
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001dfc0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fac  0801e100  0801e100  0002e100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000c0  0801f0ac  0801f0ac  0002f0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0801f16c  0801f16c  000301b4  2**0
                  CONTENTS
  5 .ARM          00000008  0801f16c  0801f16c  0002f16c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0801f174  0801f174  000301b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0801f174  0801f174  0002f174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801f178  0801f178  0002f178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000001b4  20000000  0801f17c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000020e0  200001b4  0801f330  000301b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002294  0801f330  00032294  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000301b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00045812  00000000  00000000  000301de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a3f7  00000000  00000000  000759f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003468  00000000  00000000  0007fde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003098  00000000  00000000  00083250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028adf  00000000  00000000  000862e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003ea7d  00000000  00000000  000aedc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd641  00000000  00000000  000ed844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001bae85  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000dbfc  00000000  00000000  001baed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001b4 	.word	0x200001b4
 800015c:	00000000 	.word	0x00000000
 8000160:	0801e0e8 	.word	0x0801e0e8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001b8 	.word	0x200001b8
 800017c:	0801e0e8 	.word	0x0801e0e8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__gedf2>:
 80005a8:	f04f 3cff 	mov.w	ip, #4294967295
 80005ac:	e006      	b.n	80005bc <__cmpdf2+0x4>
 80005ae:	bf00      	nop

080005b0 <__ledf2>:
 80005b0:	f04f 0c01 	mov.w	ip, #1
 80005b4:	e002      	b.n	80005bc <__cmpdf2+0x4>
 80005b6:	bf00      	nop

080005b8 <__cmpdf2>:
 80005b8:	f04f 0c01 	mov.w	ip, #1
 80005bc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005cc:	bf18      	it	ne
 80005ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80005d2:	d01b      	beq.n	800060c <__cmpdf2+0x54>
 80005d4:	b001      	add	sp, #4
 80005d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80005da:	bf0c      	ite	eq
 80005dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80005e0:	ea91 0f03 	teqne	r1, r3
 80005e4:	bf02      	ittt	eq
 80005e6:	ea90 0f02 	teqeq	r0, r2
 80005ea:	2000      	moveq	r0, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	f110 0f00 	cmn.w	r0, #0
 80005f2:	ea91 0f03 	teq	r1, r3
 80005f6:	bf58      	it	pl
 80005f8:	4299      	cmppl	r1, r3
 80005fa:	bf08      	it	eq
 80005fc:	4290      	cmpeq	r0, r2
 80005fe:	bf2c      	ite	cs
 8000600:	17d8      	asrcs	r0, r3, #31
 8000602:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000606:	f040 0001 	orr.w	r0, r0, #1
 800060a:	4770      	bx	lr
 800060c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000610:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000614:	d102      	bne.n	800061c <__cmpdf2+0x64>
 8000616:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800061a:	d107      	bne.n	800062c <__cmpdf2+0x74>
 800061c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000620:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000624:	d1d6      	bne.n	80005d4 <__cmpdf2+0x1c>
 8000626:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800062a:	d0d3      	beq.n	80005d4 <__cmpdf2+0x1c>
 800062c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <__aeabi_cdrcmple>:
 8000634:	4684      	mov	ip, r0
 8000636:	4610      	mov	r0, r2
 8000638:	4662      	mov	r2, ip
 800063a:	468c      	mov	ip, r1
 800063c:	4619      	mov	r1, r3
 800063e:	4663      	mov	r3, ip
 8000640:	e000      	b.n	8000644 <__aeabi_cdcmpeq>
 8000642:	bf00      	nop

08000644 <__aeabi_cdcmpeq>:
 8000644:	b501      	push	{r0, lr}
 8000646:	f7ff ffb7 	bl	80005b8 <__cmpdf2>
 800064a:	2800      	cmp	r0, #0
 800064c:	bf48      	it	mi
 800064e:	f110 0f00 	cmnmi.w	r0, #0
 8000652:	bd01      	pop	{r0, pc}

08000654 <__aeabi_dcmpeq>:
 8000654:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000658:	f7ff fff4 	bl	8000644 <__aeabi_cdcmpeq>
 800065c:	bf0c      	ite	eq
 800065e:	2001      	moveq	r0, #1
 8000660:	2000      	movne	r0, #0
 8000662:	f85d fb08 	ldr.w	pc, [sp], #8
 8000666:	bf00      	nop

08000668 <__aeabi_dcmplt>:
 8000668:	f84d ed08 	str.w	lr, [sp, #-8]!
 800066c:	f7ff ffea 	bl	8000644 <__aeabi_cdcmpeq>
 8000670:	bf34      	ite	cc
 8000672:	2001      	movcc	r0, #1
 8000674:	2000      	movcs	r0, #0
 8000676:	f85d fb08 	ldr.w	pc, [sp], #8
 800067a:	bf00      	nop

0800067c <__aeabi_dcmple>:
 800067c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000680:	f7ff ffe0 	bl	8000644 <__aeabi_cdcmpeq>
 8000684:	bf94      	ite	ls
 8000686:	2001      	movls	r0, #1
 8000688:	2000      	movhi	r0, #0
 800068a:	f85d fb08 	ldr.w	pc, [sp], #8
 800068e:	bf00      	nop

08000690 <__aeabi_dcmpge>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff ffce 	bl	8000634 <__aeabi_cdrcmple>
 8000698:	bf94      	ite	ls
 800069a:	2001      	movls	r0, #1
 800069c:	2000      	movhi	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_dcmpgt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffc4 	bl	8000634 <__aeabi_cdrcmple>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_d2iz>:
 80006b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80006bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80006c0:	d215      	bcs.n	80006ee <__aeabi_d2iz+0x36>
 80006c2:	d511      	bpl.n	80006e8 <__aeabi_d2iz+0x30>
 80006c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80006c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80006cc:	d912      	bls.n	80006f4 <__aeabi_d2iz+0x3c>
 80006ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80006da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006de:	fa23 f002 	lsr.w	r0, r3, r2
 80006e2:	bf18      	it	ne
 80006e4:	4240      	negne	r0, r0
 80006e6:	4770      	bx	lr
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	4770      	bx	lr
 80006ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80006f2:	d105      	bne.n	8000700 <__aeabi_d2iz+0x48>
 80006f4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80006fe:	4770      	bx	lr
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop

08000708 <__aeabi_frsub>:
 8000708:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800070c:	e002      	b.n	8000714 <__addsf3>
 800070e:	bf00      	nop

08000710 <__aeabi_fsub>:
 8000710:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000714 <__addsf3>:
 8000714:	0042      	lsls	r2, r0, #1
 8000716:	bf1f      	itttt	ne
 8000718:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800071c:	ea92 0f03 	teqne	r2, r3
 8000720:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000724:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000728:	d06a      	beq.n	8000800 <__addsf3+0xec>
 800072a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800072e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000732:	bfc1      	itttt	gt
 8000734:	18d2      	addgt	r2, r2, r3
 8000736:	4041      	eorgt	r1, r0
 8000738:	4048      	eorgt	r0, r1
 800073a:	4041      	eorgt	r1, r0
 800073c:	bfb8      	it	lt
 800073e:	425b      	neglt	r3, r3
 8000740:	2b19      	cmp	r3, #25
 8000742:	bf88      	it	hi
 8000744:	4770      	bxhi	lr
 8000746:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800074e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000752:	bf18      	it	ne
 8000754:	4240      	negne	r0, r0
 8000756:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800075a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800075e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000762:	bf18      	it	ne
 8000764:	4249      	negne	r1, r1
 8000766:	ea92 0f03 	teq	r2, r3
 800076a:	d03f      	beq.n	80007ec <__addsf3+0xd8>
 800076c:	f1a2 0201 	sub.w	r2, r2, #1
 8000770:	fa41 fc03 	asr.w	ip, r1, r3
 8000774:	eb10 000c 	adds.w	r0, r0, ip
 8000778:	f1c3 0320 	rsb	r3, r3, #32
 800077c:	fa01 f103 	lsl.w	r1, r1, r3
 8000780:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000784:	d502      	bpl.n	800078c <__addsf3+0x78>
 8000786:	4249      	negs	r1, r1
 8000788:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800078c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000790:	d313      	bcc.n	80007ba <__addsf3+0xa6>
 8000792:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000796:	d306      	bcc.n	80007a6 <__addsf3+0x92>
 8000798:	0840      	lsrs	r0, r0, #1
 800079a:	ea4f 0131 	mov.w	r1, r1, rrx
 800079e:	f102 0201 	add.w	r2, r2, #1
 80007a2:	2afe      	cmp	r2, #254	; 0xfe
 80007a4:	d251      	bcs.n	800084a <__addsf3+0x136>
 80007a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80007aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007ae:	bf08      	it	eq
 80007b0:	f020 0001 	biceq.w	r0, r0, #1
 80007b4:	ea40 0003 	orr.w	r0, r0, r3
 80007b8:	4770      	bx	lr
 80007ba:	0049      	lsls	r1, r1, #1
 80007bc:	eb40 0000 	adc.w	r0, r0, r0
 80007c0:	3a01      	subs	r2, #1
 80007c2:	bf28      	it	cs
 80007c4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80007c8:	d2ed      	bcs.n	80007a6 <__addsf3+0x92>
 80007ca:	fab0 fc80 	clz	ip, r0
 80007ce:	f1ac 0c08 	sub.w	ip, ip, #8
 80007d2:	ebb2 020c 	subs.w	r2, r2, ip
 80007d6:	fa00 f00c 	lsl.w	r0, r0, ip
 80007da:	bfaa      	itet	ge
 80007dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007e0:	4252      	neglt	r2, r2
 80007e2:	4318      	orrge	r0, r3
 80007e4:	bfbc      	itt	lt
 80007e6:	40d0      	lsrlt	r0, r2
 80007e8:	4318      	orrlt	r0, r3
 80007ea:	4770      	bx	lr
 80007ec:	f092 0f00 	teq	r2, #0
 80007f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80007f4:	bf06      	itte	eq
 80007f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80007fa:	3201      	addeq	r2, #1
 80007fc:	3b01      	subne	r3, #1
 80007fe:	e7b5      	b.n	800076c <__addsf3+0x58>
 8000800:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000804:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000808:	bf18      	it	ne
 800080a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800080e:	d021      	beq.n	8000854 <__addsf3+0x140>
 8000810:	ea92 0f03 	teq	r2, r3
 8000814:	d004      	beq.n	8000820 <__addsf3+0x10c>
 8000816:	f092 0f00 	teq	r2, #0
 800081a:	bf08      	it	eq
 800081c:	4608      	moveq	r0, r1
 800081e:	4770      	bx	lr
 8000820:	ea90 0f01 	teq	r0, r1
 8000824:	bf1c      	itt	ne
 8000826:	2000      	movne	r0, #0
 8000828:	4770      	bxne	lr
 800082a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800082e:	d104      	bne.n	800083a <__addsf3+0x126>
 8000830:	0040      	lsls	r0, r0, #1
 8000832:	bf28      	it	cs
 8000834:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000838:	4770      	bx	lr
 800083a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800083e:	bf3c      	itt	cc
 8000840:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000844:	4770      	bxcc	lr
 8000846:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800084a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800084e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000852:	4770      	bx	lr
 8000854:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000858:	bf16      	itet	ne
 800085a:	4608      	movne	r0, r1
 800085c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000860:	4601      	movne	r1, r0
 8000862:	0242      	lsls	r2, r0, #9
 8000864:	bf06      	itte	eq
 8000866:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800086a:	ea90 0f01 	teqeq	r0, r1
 800086e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000872:	4770      	bx	lr

08000874 <__aeabi_ui2f>:
 8000874:	f04f 0300 	mov.w	r3, #0
 8000878:	e004      	b.n	8000884 <__aeabi_i2f+0x8>
 800087a:	bf00      	nop

0800087c <__aeabi_i2f>:
 800087c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000880:	bf48      	it	mi
 8000882:	4240      	negmi	r0, r0
 8000884:	ea5f 0c00 	movs.w	ip, r0
 8000888:	bf08      	it	eq
 800088a:	4770      	bxeq	lr
 800088c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000890:	4601      	mov	r1, r0
 8000892:	f04f 0000 	mov.w	r0, #0
 8000896:	e01c      	b.n	80008d2 <__aeabi_l2f+0x2a>

08000898 <__aeabi_ul2f>:
 8000898:	ea50 0201 	orrs.w	r2, r0, r1
 800089c:	bf08      	it	eq
 800089e:	4770      	bxeq	lr
 80008a0:	f04f 0300 	mov.w	r3, #0
 80008a4:	e00a      	b.n	80008bc <__aeabi_l2f+0x14>
 80008a6:	bf00      	nop

080008a8 <__aeabi_l2f>:
 80008a8:	ea50 0201 	orrs.w	r2, r0, r1
 80008ac:	bf08      	it	eq
 80008ae:	4770      	bxeq	lr
 80008b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80008b4:	d502      	bpl.n	80008bc <__aeabi_l2f+0x14>
 80008b6:	4240      	negs	r0, r0
 80008b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008bc:	ea5f 0c01 	movs.w	ip, r1
 80008c0:	bf02      	ittt	eq
 80008c2:	4684      	moveq	ip, r0
 80008c4:	4601      	moveq	r1, r0
 80008c6:	2000      	moveq	r0, #0
 80008c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80008cc:	bf08      	it	eq
 80008ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80008d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80008d6:	fabc f28c 	clz	r2, ip
 80008da:	3a08      	subs	r2, #8
 80008dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008e0:	db10      	blt.n	8000904 <__aeabi_l2f+0x5c>
 80008e2:	fa01 fc02 	lsl.w	ip, r1, r2
 80008e6:	4463      	add	r3, ip
 80008e8:	fa00 fc02 	lsl.w	ip, r0, r2
 80008ec:	f1c2 0220 	rsb	r2, r2, #32
 80008f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80008f4:	fa20 f202 	lsr.w	r2, r0, r2
 80008f8:	eb43 0002 	adc.w	r0, r3, r2
 80008fc:	bf08      	it	eq
 80008fe:	f020 0001 	biceq.w	r0, r0, #1
 8000902:	4770      	bx	lr
 8000904:	f102 0220 	add.w	r2, r2, #32
 8000908:	fa01 fc02 	lsl.w	ip, r1, r2
 800090c:	f1c2 0220 	rsb	r2, r2, #32
 8000910:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000914:	fa21 f202 	lsr.w	r2, r1, r2
 8000918:	eb43 0002 	adc.w	r0, r3, r2
 800091c:	bf08      	it	eq
 800091e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000922:	4770      	bx	lr

08000924 <__aeabi_fmul>:
 8000924:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000928:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800092c:	bf1e      	ittt	ne
 800092e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000932:	ea92 0f0c 	teqne	r2, ip
 8000936:	ea93 0f0c 	teqne	r3, ip
 800093a:	d06f      	beq.n	8000a1c <__aeabi_fmul+0xf8>
 800093c:	441a      	add	r2, r3
 800093e:	ea80 0c01 	eor.w	ip, r0, r1
 8000942:	0240      	lsls	r0, r0, #9
 8000944:	bf18      	it	ne
 8000946:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800094a:	d01e      	beq.n	800098a <__aeabi_fmul+0x66>
 800094c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000950:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000954:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000958:	fba0 3101 	umull	r3, r1, r0, r1
 800095c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000960:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000964:	bf3e      	ittt	cc
 8000966:	0049      	lslcc	r1, r1, #1
 8000968:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800096c:	005b      	lslcc	r3, r3, #1
 800096e:	ea40 0001 	orr.w	r0, r0, r1
 8000972:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000976:	2afd      	cmp	r2, #253	; 0xfd
 8000978:	d81d      	bhi.n	80009b6 <__aeabi_fmul+0x92>
 800097a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800097e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000982:	bf08      	it	eq
 8000984:	f020 0001 	biceq.w	r0, r0, #1
 8000988:	4770      	bx	lr
 800098a:	f090 0f00 	teq	r0, #0
 800098e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000992:	bf08      	it	eq
 8000994:	0249      	lsleq	r1, r1, #9
 8000996:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800099a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800099e:	3a7f      	subs	r2, #127	; 0x7f
 80009a0:	bfc2      	ittt	gt
 80009a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80009a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80009aa:	4770      	bxgt	lr
 80009ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009b0:	f04f 0300 	mov.w	r3, #0
 80009b4:	3a01      	subs	r2, #1
 80009b6:	dc5d      	bgt.n	8000a74 <__aeabi_fmul+0x150>
 80009b8:	f112 0f19 	cmn.w	r2, #25
 80009bc:	bfdc      	itt	le
 80009be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80009c2:	4770      	bxle	lr
 80009c4:	f1c2 0200 	rsb	r2, r2, #0
 80009c8:	0041      	lsls	r1, r0, #1
 80009ca:	fa21 f102 	lsr.w	r1, r1, r2
 80009ce:	f1c2 0220 	rsb	r2, r2, #32
 80009d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80009d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80009da:	f140 0000 	adc.w	r0, r0, #0
 80009de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80009e2:	bf08      	it	eq
 80009e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009e8:	4770      	bx	lr
 80009ea:	f092 0f00 	teq	r2, #0
 80009ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80009f2:	bf02      	ittt	eq
 80009f4:	0040      	lsleq	r0, r0, #1
 80009f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80009fa:	3a01      	subeq	r2, #1
 80009fc:	d0f9      	beq.n	80009f2 <__aeabi_fmul+0xce>
 80009fe:	ea40 000c 	orr.w	r0, r0, ip
 8000a02:	f093 0f00 	teq	r3, #0
 8000a06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a0a:	bf02      	ittt	eq
 8000a0c:	0049      	lsleq	r1, r1, #1
 8000a0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a12:	3b01      	subeq	r3, #1
 8000a14:	d0f9      	beq.n	8000a0a <__aeabi_fmul+0xe6>
 8000a16:	ea41 010c 	orr.w	r1, r1, ip
 8000a1a:	e78f      	b.n	800093c <__aeabi_fmul+0x18>
 8000a1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a20:	ea92 0f0c 	teq	r2, ip
 8000a24:	bf18      	it	ne
 8000a26:	ea93 0f0c 	teqne	r3, ip
 8000a2a:	d00a      	beq.n	8000a42 <__aeabi_fmul+0x11e>
 8000a2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a30:	bf18      	it	ne
 8000a32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a36:	d1d8      	bne.n	80009ea <__aeabi_fmul+0xc6>
 8000a38:	ea80 0001 	eor.w	r0, r0, r1
 8000a3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a40:	4770      	bx	lr
 8000a42:	f090 0f00 	teq	r0, #0
 8000a46:	bf17      	itett	ne
 8000a48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000a4c:	4608      	moveq	r0, r1
 8000a4e:	f091 0f00 	teqne	r1, #0
 8000a52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000a56:	d014      	beq.n	8000a82 <__aeabi_fmul+0x15e>
 8000a58:	ea92 0f0c 	teq	r2, ip
 8000a5c:	d101      	bne.n	8000a62 <__aeabi_fmul+0x13e>
 8000a5e:	0242      	lsls	r2, r0, #9
 8000a60:	d10f      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a62:	ea93 0f0c 	teq	r3, ip
 8000a66:	d103      	bne.n	8000a70 <__aeabi_fmul+0x14c>
 8000a68:	024b      	lsls	r3, r1, #9
 8000a6a:	bf18      	it	ne
 8000a6c:	4608      	movne	r0, r1
 8000a6e:	d108      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a70:	ea80 0001 	eor.w	r0, r0, r1
 8000a74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a80:	4770      	bx	lr
 8000a82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_fdiv>:
 8000a8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a94:	bf1e      	ittt	ne
 8000a96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a9a:	ea92 0f0c 	teqne	r2, ip
 8000a9e:	ea93 0f0c 	teqne	r3, ip
 8000aa2:	d069      	beq.n	8000b78 <__aeabi_fdiv+0xec>
 8000aa4:	eba2 0203 	sub.w	r2, r2, r3
 8000aa8:	ea80 0c01 	eor.w	ip, r0, r1
 8000aac:	0249      	lsls	r1, r1, #9
 8000aae:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ab2:	d037      	beq.n	8000b24 <__aeabi_fdiv+0x98>
 8000ab4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ab8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000abc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ac0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ac4:	428b      	cmp	r3, r1
 8000ac6:	bf38      	it	cc
 8000ac8:	005b      	lslcc	r3, r3, #1
 8000aca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ace:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ad2:	428b      	cmp	r3, r1
 8000ad4:	bf24      	itt	cs
 8000ad6:	1a5b      	subcs	r3, r3, r1
 8000ad8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000adc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ae0:	bf24      	itt	cs
 8000ae2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ae6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000aea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000aee:	bf24      	itt	cs
 8000af0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000af4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000af8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000afc:	bf24      	itt	cs
 8000afe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b06:	011b      	lsls	r3, r3, #4
 8000b08:	bf18      	it	ne
 8000b0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b0e:	d1e0      	bne.n	8000ad2 <__aeabi_fdiv+0x46>
 8000b10:	2afd      	cmp	r2, #253	; 0xfd
 8000b12:	f63f af50 	bhi.w	80009b6 <__aeabi_fmul+0x92>
 8000b16:	428b      	cmp	r3, r1
 8000b18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b1c:	bf08      	it	eq
 8000b1e:	f020 0001 	biceq.w	r0, r0, #1
 8000b22:	4770      	bx	lr
 8000b24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b2c:	327f      	adds	r2, #127	; 0x7f
 8000b2e:	bfc2      	ittt	gt
 8000b30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b38:	4770      	bxgt	lr
 8000b3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3e:	f04f 0300 	mov.w	r3, #0
 8000b42:	3a01      	subs	r2, #1
 8000b44:	e737      	b.n	80009b6 <__aeabi_fmul+0x92>
 8000b46:	f092 0f00 	teq	r2, #0
 8000b4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000b4e:	bf02      	ittt	eq
 8000b50:	0040      	lsleq	r0, r0, #1
 8000b52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000b56:	3a01      	subeq	r2, #1
 8000b58:	d0f9      	beq.n	8000b4e <__aeabi_fdiv+0xc2>
 8000b5a:	ea40 000c 	orr.w	r0, r0, ip
 8000b5e:	f093 0f00 	teq	r3, #0
 8000b62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b66:	bf02      	ittt	eq
 8000b68:	0049      	lsleq	r1, r1, #1
 8000b6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b6e:	3b01      	subeq	r3, #1
 8000b70:	d0f9      	beq.n	8000b66 <__aeabi_fdiv+0xda>
 8000b72:	ea41 010c 	orr.w	r1, r1, ip
 8000b76:	e795      	b.n	8000aa4 <__aeabi_fdiv+0x18>
 8000b78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b7c:	ea92 0f0c 	teq	r2, ip
 8000b80:	d108      	bne.n	8000b94 <__aeabi_fdiv+0x108>
 8000b82:	0242      	lsls	r2, r0, #9
 8000b84:	f47f af7d 	bne.w	8000a82 <__aeabi_fmul+0x15e>
 8000b88:	ea93 0f0c 	teq	r3, ip
 8000b8c:	f47f af70 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000b90:	4608      	mov	r0, r1
 8000b92:	e776      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000b94:	ea93 0f0c 	teq	r3, ip
 8000b98:	d104      	bne.n	8000ba4 <__aeabi_fdiv+0x118>
 8000b9a:	024b      	lsls	r3, r1, #9
 8000b9c:	f43f af4c 	beq.w	8000a38 <__aeabi_fmul+0x114>
 8000ba0:	4608      	mov	r0, r1
 8000ba2:	e76e      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000ba4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ba8:	bf18      	it	ne
 8000baa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000bae:	d1ca      	bne.n	8000b46 <__aeabi_fdiv+0xba>
 8000bb0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000bb4:	f47f af5c 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000bb8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000bbc:	f47f af3c 	bne.w	8000a38 <__aeabi_fmul+0x114>
 8000bc0:	e75f      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_f2iz>:
 8000bc4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000bc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000bcc:	d30f      	bcc.n	8000bee <__aeabi_f2iz+0x2a>
 8000bce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000bd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bd6:	d90d      	bls.n	8000bf4 <__aeabi_f2iz+0x30>
 8000bd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000bdc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be4:	fa23 f002 	lsr.w	r0, r3, r2
 8000be8:	bf18      	it	ne
 8000bea:	4240      	negne	r0, r0
 8000bec:	4770      	bx	lr
 8000bee:	f04f 0000 	mov.w	r0, #0
 8000bf2:	4770      	bx	lr
 8000bf4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000bf8:	d101      	bne.n	8000bfe <__aeabi_f2iz+0x3a>
 8000bfa:	0242      	lsls	r2, r0, #9
 8000bfc:	d105      	bne.n	8000c0a <__aeabi_f2iz+0x46>
 8000bfe:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000c02:	bf08      	it	eq
 8000c04:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0000 	mov.w	r0, #0
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_f2uiz>:
 8000c10:	0042      	lsls	r2, r0, #1
 8000c12:	d20e      	bcs.n	8000c32 <__aeabi_f2uiz+0x22>
 8000c14:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000c18:	d30b      	bcc.n	8000c32 <__aeabi_f2uiz+0x22>
 8000c1a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000c1e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000c22:	d409      	bmi.n	8000c38 <__aeabi_f2uiz+0x28>
 8000c24:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000c28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c2c:	fa23 f002 	lsr.w	r0, r3, r2
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr
 8000c38:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000c3c:	d101      	bne.n	8000c42 <__aeabi_f2uiz+0x32>
 8000c3e:	0242      	lsls	r2, r0, #9
 8000c40:	d102      	bne.n	8000c48 <__aeabi_f2uiz+0x38>
 8000c42:	f04f 30ff 	mov.w	r0, #4294967295
 8000c46:	4770      	bx	lr
 8000c48:	f04f 0000 	mov.w	r0, #0
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_uldivmod>:
 8000c50:	b953      	cbnz	r3, 8000c68 <__aeabi_uldivmod+0x18>
 8000c52:	b94a      	cbnz	r2, 8000c68 <__aeabi_uldivmod+0x18>
 8000c54:	2900      	cmp	r1, #0
 8000c56:	bf08      	it	eq
 8000c58:	2800      	cmpeq	r0, #0
 8000c5a:	bf1c      	itt	ne
 8000c5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c60:	f04f 30ff 	movne.w	r0, #4294967295
 8000c64:	f000 b974 	b.w	8000f50 <__aeabi_idiv0>
 8000c68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c70:	f000 f806 	bl	8000c80 <__udivmoddi4>
 8000c74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7c:	b004      	add	sp, #16
 8000c7e:	4770      	bx	lr

08000c80 <__udivmoddi4>:
 8000c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c84:	9e08      	ldr	r6, [sp, #32]
 8000c86:	460d      	mov	r5, r1
 8000c88:	4604      	mov	r4, r0
 8000c8a:	4688      	mov	r8, r1
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d14d      	bne.n	8000d2c <__udivmoddi4+0xac>
 8000c90:	428a      	cmp	r2, r1
 8000c92:	4694      	mov	ip, r2
 8000c94:	d968      	bls.n	8000d68 <__udivmoddi4+0xe8>
 8000c96:	fab2 f282 	clz	r2, r2
 8000c9a:	b152      	cbz	r2, 8000cb2 <__udivmoddi4+0x32>
 8000c9c:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca0:	f1c2 0120 	rsb	r1, r2, #32
 8000ca4:	fa20 f101 	lsr.w	r1, r0, r1
 8000ca8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cac:	ea41 0803 	orr.w	r8, r1, r3
 8000cb0:	4094      	lsls	r4, r2
 8000cb2:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000cb6:	0c21      	lsrs	r1, r4, #16
 8000cb8:	fbb8 fef5 	udiv	lr, r8, r5
 8000cbc:	fa1f f78c 	uxth.w	r7, ip
 8000cc0:	fb05 831e 	mls	r3, r5, lr, r8
 8000cc4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cc8:	fb0e f107 	mul.w	r1, lr, r7
 8000ccc:	4299      	cmp	r1, r3
 8000cce:	d90b      	bls.n	8000ce8 <__udivmoddi4+0x68>
 8000cd0:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd4:	f10e 30ff 	add.w	r0, lr, #4294967295
 8000cd8:	f080 811e 	bcs.w	8000f18 <__udivmoddi4+0x298>
 8000cdc:	4299      	cmp	r1, r3
 8000cde:	f240 811b 	bls.w	8000f18 <__udivmoddi4+0x298>
 8000ce2:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ce6:	4463      	add	r3, ip
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f5 	udiv	r0, r3, r5
 8000cf0:	fb05 3310 	mls	r3, r5, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 f707 	mul.w	r7, r0, r7
 8000cfc:	42a7      	cmp	r7, r4
 8000cfe:	d90a      	bls.n	8000d16 <__udivmoddi4+0x96>
 8000d00:	eb1c 0404 	adds.w	r4, ip, r4
 8000d04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d08:	f080 8108 	bcs.w	8000f1c <__udivmoddi4+0x29c>
 8000d0c:	42a7      	cmp	r7, r4
 8000d0e:	f240 8105 	bls.w	8000f1c <__udivmoddi4+0x29c>
 8000d12:	4464      	add	r4, ip
 8000d14:	3802      	subs	r0, #2
 8000d16:	1be4      	subs	r4, r4, r7
 8000d18:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa8>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d908      	bls.n	8000d42 <__udivmoddi4+0xc2>
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	f000 80ee 	beq.w	8000f12 <__udivmoddi4+0x292>
 8000d36:	2100      	movs	r1, #0
 8000d38:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d14a      	bne.n	8000de0 <__udivmoddi4+0x160>
 8000d4a:	42ab      	cmp	r3, r5
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xd4>
 8000d4e:	4282      	cmp	r2, r0
 8000d50:	f200 80f9 	bhi.w	8000f46 <__udivmoddi4+0x2c6>
 8000d54:	1a84      	subs	r4, r0, r2
 8000d56:	eb65 0303 	sbc.w	r3, r5, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	4698      	mov	r8, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d0e2      	beq.n	8000d28 <__udivmoddi4+0xa8>
 8000d62:	e9c6 4800 	strd	r4, r8, [r6]
 8000d66:	e7df      	b.n	8000d28 <__udivmoddi4+0xa8>
 8000d68:	b902      	cbnz	r2, 8000d6c <__udivmoddi4+0xec>
 8000d6a:	deff      	udf	#255	; 0xff
 8000d6c:	fab2 f282 	clz	r2, r2
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	f040 8091 	bne.w	8000e98 <__udivmoddi4+0x218>
 8000d76:	eba1 050c 	sub.w	r5, r1, ip
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb5 f3f7 	udiv	r3, r5, r7
 8000d88:	fb07 5013 	mls	r0, r7, r3, r5
 8000d8c:	0c25      	lsrs	r5, r4, #16
 8000d8e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d92:	fb0e f003 	mul.w	r0, lr, r3
 8000d96:	42a8      	cmp	r0, r5
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x12c>
 8000d9a:	eb1c 0505 	adds.w	r5, ip, r5
 8000d9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x12a>
 8000da4:	42a8      	cmp	r0, r5
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2c0>
 8000daa:	4643      	mov	r3, r8
 8000dac:	1a2d      	subs	r5, r5, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb5 f0f7 	udiv	r0, r5, r7
 8000db4:	fb07 5510 	mls	r5, r7, r0, r5
 8000db8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x156>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x154>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2ca>
 8000dd4:	4628      	mov	r0, r5
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dde:	e79e      	b.n	8000d1e <__udivmoddi4+0x9e>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa20 f407 	lsr.w	r4, r0, r7
 8000df2:	fa05 f301 	lsl.w	r3, r5, r1
 8000df6:	431c      	orrs	r4, r3
 8000df8:	40fd      	lsrs	r5, r7
 8000dfa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfe:	fa00 f301 	lsl.w	r3, r0, r1
 8000e02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e06:	0c20      	lsrs	r0, r4, #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fb09 5518 	mls	r5, r9, r8, r5
 8000e10:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000e14:	fb08 f00e 	mul.w	r0, r8, lr
 8000e18:	42a8      	cmp	r0, r5
 8000e1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b8>
 8000e20:	eb1c 0505 	adds.w	r5, ip, r5
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2bc>
 8000e2c:	42a8      	cmp	r0, r5
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2bc>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4465      	add	r5, ip
 8000e38:	1a2d      	subs	r5, r5, r0
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000e40:	fb09 5510 	mls	r5, r9, r0, r5
 8000e44:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e4c:	45ae      	cmp	lr, r5
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1e2>
 8000e50:	eb1c 0505 	adds.w	r5, ip, r5
 8000e54:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2b4>
 8000e5a:	45ae      	cmp	lr, r5
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2b4>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4465      	add	r5, ip
 8000e62:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e66:	fba0 9402 	umull	r9, r4, r0, r2
 8000e6a:	eba5 050e 	sub.w	r5, r5, lr
 8000e6e:	42a5      	cmp	r5, r4
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46a6      	mov	lr, r4
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x2a4>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x2a0>
 8000e78:	b15e      	cbz	r6, 8000e92 <__udivmoddi4+0x212>
 8000e7a:	ebb3 0208 	subs.w	r2, r3, r8
 8000e7e:	eb65 050e 	sbc.w	r5, r5, lr
 8000e82:	fa05 f707 	lsl.w	r7, r5, r7
 8000e86:	fa22 f301 	lsr.w	r3, r2, r1
 8000e8a:	40cd      	lsrs	r5, r1
 8000e8c:	431f      	orrs	r7, r3
 8000e8e:	e9c6 7500 	strd	r7, r5, [r6]
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000ea0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ea4:	fa25 f303 	lsr.w	r3, r5, r3
 8000ea8:	4095      	lsls	r5, r2
 8000eaa:	430d      	orrs	r5, r1
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb3 f1f7 	udiv	r1, r3, r7
 8000eb8:	fb07 3011 	mls	r0, r7, r1, r3
 8000ebc:	0c2b      	lsrs	r3, r5, #16
 8000ebe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000ec2:	fb01 f00e 	mul.w	r0, r1, lr
 8000ec6:	4298      	cmp	r0, r3
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x260>
 8000ece:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed2:	f101 38ff 	add.w	r8, r1, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b8>
 8000ed8:	4298      	cmp	r0, r3
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b8>
 8000edc:	3902      	subs	r1, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	1a1b      	subs	r3, r3, r0
 8000ee2:	b2ad      	uxth	r5, r5
 8000ee4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee8:	fb07 3310 	mls	r3, r7, r0, r3
 8000eec:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ef0:	fb00 f30e 	mul.w	r3, r0, lr
 8000ef4:	42ab      	cmp	r3, r5
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x28a>
 8000ef8:	eb1c 0505 	adds.w	r5, ip, r5
 8000efc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2b0>
 8000f02:	42ab      	cmp	r3, r5
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2b0>
 8000f06:	3802      	subs	r0, #2
 8000f08:	4465      	add	r5, ip
 8000f0a:	1aed      	subs	r5, r5, r3
 8000f0c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0x104>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e707      	b.n	8000d28 <__udivmoddi4+0xa8>
 8000f18:	4686      	mov	lr, r0
 8000f1a:	e6e5      	b.n	8000ce8 <__udivmoddi4+0x68>
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	e6fa      	b.n	8000d16 <__udivmoddi4+0x96>
 8000f20:	454b      	cmp	r3, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f8>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f8>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x28a>
 8000f34:	4620      	mov	r0, r4
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1e2>
 8000f38:	4641      	mov	r1, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x260>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b8>
 8000f40:	3b02      	subs	r3, #2
 8000f42:	4465      	add	r5, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x12c>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e709      	b.n	8000d5e <__udivmoddi4+0xde>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x156>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000f6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4013      	ands	r3, r2
 8000f76:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f78:	68fb      	ldr	r3, [r7, #12]
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	43db      	mvns	r3, r3
 8000f96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	660b      	str	r3, [r1, #96]	; 0x60
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr

08000fa8 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000fac:	4b23      	ldr	r3, [pc, #140]	; (800103c <MX_ADC_Init+0x94>)
 8000fae:	4a24      	ldr	r2, [pc, #144]	; (8001040 <MX_ADC_Init+0x98>)
 8000fb0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fb2:	4b22      	ldr	r3, [pc, #136]	; (800103c <MX_ADC_Init+0x94>)
 8000fb4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000fb8:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000fba:	4b20      	ldr	r3, [pc, #128]	; (800103c <MX_ADC_Init+0x94>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	; (800103c <MX_ADC_Init+0x94>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	; (800103c <MX_ADC_Init+0x94>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	; (800103c <MX_ADC_Init+0x94>)
 8000fce:	2204      	movs	r2, #4
 8000fd0:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	; (800103c <MX_ADC_Init+0x94>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000fd8:	4b18      	ldr	r3, [pc, #96]	; (800103c <MX_ADC_Init+0x94>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000fde:	4b17      	ldr	r3, [pc, #92]	; (800103c <MX_ADC_Init+0x94>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000fe4:	4b15      	ldr	r3, [pc, #84]	; (800103c <MX_ADC_Init+0x94>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000fea:	4b14      	ldr	r3, [pc, #80]	; (800103c <MX_ADC_Init+0x94>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ff2:	4b12      	ldr	r3, [pc, #72]	; (800103c <MX_ADC_Init+0x94>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ff8:	4b10      	ldr	r3, [pc, #64]	; (800103c <MX_ADC_Init+0x94>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	; (800103c <MX_ADC_Init+0x94>)
 8001000:	2200      	movs	r2, #0
 8001002:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001006:	4b0d      	ldr	r3, [pc, #52]	; (800103c <MX_ADC_Init+0x94>)
 8001008:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800100c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800100e:	4b0b      	ldr	r3, [pc, #44]	; (800103c <MX_ADC_Init+0x94>)
 8001010:	2207      	movs	r2, #7
 8001012:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001014:	4b09      	ldr	r3, [pc, #36]	; (800103c <MX_ADC_Init+0x94>)
 8001016:	2207      	movs	r2, #7
 8001018:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 800101a:	4b08      	ldr	r3, [pc, #32]	; (800103c <MX_ADC_Init+0x94>)
 800101c:	2200      	movs	r2, #0
 800101e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <MX_ADC_Init+0x94>)
 8001024:	2200      	movs	r2, #0
 8001026:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001028:	4804      	ldr	r0, [pc, #16]	; (800103c <MX_ADC_Init+0x94>)
 800102a:	f001 ffa9 	bl	8002f80 <HAL_ADC_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001034:	f000 fbba 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001038:	bf00      	nop
 800103a:	bd80      	pop	{r7, pc}
 800103c:	200001d0 	.word	0x200001d0
 8001040:	40012400 	.word	0x40012400

08001044 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a05      	ldr	r2, [pc, #20]	; (8001068 <HAL_ADC_MspInit+0x24>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d103      	bne.n	800105e <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001056:	f44f 7000 	mov.w	r0, #512	; 0x200
 800105a:	f7ff ff7b 	bl	8000f54 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40012400 	.word	0x40012400

0800106c <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a05      	ldr	r2, [pc, #20]	; (8001090 <HAL_ADC_MspDeInit+0x24>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d103      	bne.n	8001086 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 800107e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001082:	f7ff ff7f 	bl	8000f84 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40012400 	.word	0x40012400

08001094 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001098:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <SYS_InitMeasurement+0x14>)
 800109a:	4a04      	ldr	r2, [pc, #16]	; (80010ac <SYS_InitMeasurement+0x18>)
 800109c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800109e:	bf00      	nop
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200001d0 	.word	0x200001d0
 80010ac:	40012400 	.word	0x40012400

080010b0 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80010be:	4813      	ldr	r0, [pc, #76]	; (800110c <SYS_GetBatteryLevel+0x5c>)
 80010c0:	f000 f82a 	bl	8001118 <ADC_ReadChannels>
 80010c4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	80fb      	strh	r3, [r7, #6]
 80010d0:	e016      	b.n	8001100 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80010d2:	4b0f      	ldr	r3, [pc, #60]	; (8001110 <SYS_GetBatteryLevel+0x60>)
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010da:	4293      	cmp	r3, r2
 80010dc:	d00b      	beq.n	80010f6 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80010de:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <SYS_GetBatteryLevel+0x60>)
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	461a      	mov	r2, r3
 80010e4:	f640 43e4 	movw	r3, #3300	; 0xce4
 80010e8:	fb03 f202 	mul.w	r2, r3, r2
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f2:	80fb      	strh	r3, [r7, #6]
 80010f4:	e004      	b.n	8001100 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80010f6:	4a07      	ldr	r2, [pc, #28]	; (8001114 <SYS_GetBatteryLevel+0x64>)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fe:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001100:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	b4002000 	.word	0xb4002000
 8001110:	1fff75aa 	.word	0x1fff75aa
 8001114:	004c08d8 	.word	0x004c08d8

08001118 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001124:	f107 0308 	add.w	r3, r7, #8
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001130:	f7ff ff3a 	bl	8000fa8 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001134:	481a      	ldr	r0, [pc, #104]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001136:	f002 fd52 	bl	8003bde <HAL_ADCEx_Calibration_Start>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001140:	f000 fb34 	bl	80017ac <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800114c:	2300      	movs	r3, #0
 800114e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001150:	f107 0308 	add.w	r3, r7, #8
 8001154:	4619      	mov	r1, r3
 8001156:	4812      	ldr	r0, [pc, #72]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001158:	f002 fa5e 	bl	8003618 <HAL_ADC_ConfigChannel>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001162:	f000 fb23 	bl	80017ac <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001166:	480e      	ldr	r0, [pc, #56]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001168:	f002 f93a 	bl	80033e0 <HAL_ADC_Start>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001172:	f000 fb1b 	bl	80017ac <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001176:	f04f 31ff 	mov.w	r1, #4294967295
 800117a:	4809      	ldr	r0, [pc, #36]	; (80011a0 <ADC_ReadChannels+0x88>)
 800117c:	f002 f9a8 	bl	80034d0 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001180:	4807      	ldr	r0, [pc, #28]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001182:	f002 f973 	bl	800346c <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001186:	4806      	ldr	r0, [pc, #24]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001188:	f002 fa39 	bl	80035fe <HAL_ADC_GetValue>
 800118c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800118e:	4804      	ldr	r0, [pc, #16]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001190:	f002 f8aa 	bl	80032e8 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001194:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200001d0 	.word	0x200001d0

080011a4 <LL_AHB1_GRP1_EnableClock>:
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80011ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011b0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80011b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80011bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4013      	ands	r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011c8:	68fb      	ldr	r3, [r7, #12]
}
 80011ca:	bf00      	nop
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011d8:	2004      	movs	r0, #4
 80011da:	f7ff ffe3 	bl	80011a4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011de:	2001      	movs	r0, #1
 80011e0:	f7ff ffe0 	bl	80011a4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2102      	movs	r1, #2
 80011e8:	200b      	movs	r0, #11
 80011ea:	f002 fe9e 	bl	8003f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011ee:	200b      	movs	r0, #11
 80011f0:	f002 feb5 	bl	8003f5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80011f4:	2200      	movs	r2, #0
 80011f6:	2100      	movs	r1, #0
 80011f8:	200c      	movs	r0, #12
 80011fa:	f002 fe96 	bl	8003f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80011fe:	200c      	movs	r0, #12
 8001200:	f002 fead 	bl	8003f5e <HAL_NVIC_EnableIRQ>

}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}

08001208 <LL_FLASH_IsActiveFlag_OperationSuspended>:
  * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
#if defined(CORE_CM0PLUS)
  return ((READ_BIT(FLASH->C2SR, FLASH_C2SR_PESD) == (FLASH_C2SR_PESD)) ? 1UL : 0UL);
#else
  return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <LL_FLASH_IsActiveFlag_OperationSuspended+0x20>)
 800120e:	691b      	ldr	r3, [r3, #16]
 8001210:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001214:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001218:	d101      	bne.n	800121e <LL_FLASH_IsActiveFlag_OperationSuspended+0x16>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <LL_FLASH_IsActiveFlag_OperationSuspended+0x18>
 800121e:	2300      	movs	r3, #0
#endif
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	58004000 	.word	0x58004000

0800122c <FLASH_IF_Write>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t FLASH_IF_Write(uint32_t address, uint8_t *data, uint32_t size, uint8_t *dataTempPage)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b08c      	sub	sp, #48	; 0x30
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
 8001238:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  int32_t status = FLASH_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t page_start_index = PAGE(address);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
 8001244:	4b56      	ldr	r3, [pc, #344]	; (80013a0 <FLASH_IF_Write+0x174>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	0299      	lsls	r1, r3, #10
 800124a:	4b56      	ldr	r3, [pc, #344]	; (80013a4 <FLASH_IF_Write+0x178>)
 800124c:	400b      	ands	r3, r1
 800124e:	fbb2 f1f3 	udiv	r1, r2, r3
 8001252:	fb01 f303 	mul.w	r3, r1, r3
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	0adb      	lsrs	r3, r3, #11
 800125a:	61bb      	str	r3, [r7, #24]
  uint32_t page_end_index = PAGE(address + size - 1);
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4413      	add	r3, r2
 8001262:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001266:	3b01      	subs	r3, #1
 8001268:	4a4d      	ldr	r2, [pc, #308]	; (80013a0 <FLASH_IF_Write+0x174>)
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	0291      	lsls	r1, r2, #10
 800126e:	4a4d      	ldr	r2, [pc, #308]	; (80013a4 <FLASH_IF_Write+0x178>)
 8001270:	400a      	ands	r2, r1
 8001272:	fbb3 f1f2 	udiv	r1, r3, r2
 8001276:	fb01 f202 	mul.w	r2, r1, r2
 800127a:	1a9b      	subs	r3, r3, r2
 800127c:	0adb      	lsrs	r3, r3, #11
 800127e:	617b      	str	r3, [r7, #20]
  uint32_t curr_size = size;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t curr_dest_addr = address;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t curr_src_addr = (uint32_t)data;
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	623b      	str	r3, [r7, #32]

  if ((data == NULL) || ((size % sizeof(uint64_t)) != 0) || ((address % sizeof(uint64_t)) != 0))
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d009      	beq.n	80012a6 <FLASH_IF_Write+0x7a>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f003 0307 	and.w	r3, r3, #7
 8001298:	2b00      	cmp	r3, #0
 800129a:	d104      	bne.n	80012a6 <FLASH_IF_Write+0x7a>
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d002      	beq.n	80012ac <FLASH_IF_Write+0x80>
  {
    return FLASH_PARAM_ERROR;
 80012a6:	f06f 0304 	mvn.w	r3, #4
 80012aa:	e074      	b.n	8001396 <FLASH_IF_Write+0x16a>
  }

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80012ac:	4b3e      	ldr	r3, [pc, #248]	; (80013a8 <FLASH_IF_Write+0x17c>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	da02      	bge.n	80012ba <FLASH_IF_Write+0x8e>
  {
    return FLASH_LOCK_ERROR;
 80012b4:	f06f 0303 	mvn.w	r3, #3
 80012b8:	e06d      	b.n	8001396 <FLASH_IF_Write+0x16a>
  }

  if (page_start_index != page_end_index)
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d005      	beq.n	80012ce <FLASH_IF_Write+0xa2>
  {
    curr_size = FLASH_PAGE_SIZE - (address % FLASH_PAGE_SIZE);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012c8:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80012cc:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	61fb      	str	r3, [r7, #28]
 80012d2:	e05b      	b.n	800138c <FLASH_IF_Write+0x160>
  {
    if (FLASH_IF_IsEmpty((uint8_t *)curr_dest_addr, curr_size) != FLASH_EMPTY)
 80012d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f8f8 	bl	80014ce <FLASH_IF_IsEmpty>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d037      	beq.n	8001354 <FLASH_IF_Write+0x128>
    {
      if (dataTempPage == NULL)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d102      	bne.n	80012f0 <FLASH_IF_Write+0xc4>
      {
        return FLASH_PARAM_ERROR;
 80012ea:	f06f 0304 	mvn.w	r3, #4
 80012ee:	e052      	b.n	8001396 <FLASH_IF_Write+0x16a>
      }
      /* backup initial Flash page data in RAM area */
      UTIL_MEM_cpy_8(dataTempPage, (uint8_t *)(idx * FLASH_PAGE_SIZE + FLASH_BASE), FLASH_PAGE_SIZE);
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80012f6:	02db      	lsls	r3, r3, #11
 80012f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012fc:	4619      	mov	r1, r3
 80012fe:	6838      	ldr	r0, [r7, #0]
 8001300:	f01b f812 	bl	801c328 <UTIL_MEM_cpy_8>
      /* copy fragment into RAM area */
      UTIL_MEM_cpy_8(&dataTempPage[((uint32_t)curr_dest_addr) % FLASH_PAGE_SIZE], (uint8_t *)curr_src_addr, curr_size);
 8001304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001306:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800130a:	683a      	ldr	r2, [r7, #0]
 800130c:	4413      	add	r3, r2
 800130e:	6a39      	ldr	r1, [r7, #32]
 8001310:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001312:	b292      	uxth	r2, r2
 8001314:	4618      	mov	r0, r3
 8001316:	f01b f807 	bl	801c328 <UTIL_MEM_cpy_8>

      /*  erase the Flash sector, to avoid writing twice in RAM */
      if (FLASH_IF_EraseByPages(idx, 1, 0) != FLASH_OK)
 800131a:	2200      	movs	r2, #0
 800131c:	2101      	movs	r1, #1
 800131e:	69f8      	ldr	r0, [r7, #28]
 8001320:	f000 f865 	bl	80013ee <FLASH_IF_EraseByPages>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d003      	beq.n	8001332 <FLASH_IF_Write+0x106>
      {
        status = FLASH_ERASE_ERROR;
 800132a:	f06f 0301 	mvn.w	r3, #1
 800132e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break; /* exit for loop */
 8001330:	e030      	b.n	8001394 <FLASH_IF_Write+0x168>
      }
      else
      {
        /* copy the whole flash sector including fragment from RAM to Flash*/
        if (FLASH_IF_Write_Buffer(idx * FLASH_PAGE_SIZE + FLASH_BASE, dataTempPage, FLASH_PAGE_SIZE) != FLASH_OK)
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001338:	02db      	lsls	r3, r3, #11
 800133a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800133e:	6839      	ldr	r1, [r7, #0]
 8001340:	4618      	mov	r0, r3
 8001342:	f000 f88a 	bl	800145a <FLASH_IF_Write_Buffer>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d010      	beq.n	800136e <FLASH_IF_Write+0x142>
        {
          status = FLASH_WRITE_ERROR;
 800134c:	f06f 0302 	mvn.w	r3, #2
 8001350:	62fb      	str	r3, [r7, #44]	; 0x2c
          break; /* exit for loop */
 8001352:	e01f      	b.n	8001394 <FLASH_IF_Write+0x168>
        }
      }
    }
    else
    {
      if (FLASH_IF_Write_Buffer(curr_dest_addr, (uint8_t *)curr_src_addr, curr_size) != FLASH_OK)
 8001354:	6a3b      	ldr	r3, [r7, #32]
 8001356:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001358:	4619      	mov	r1, r3
 800135a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800135c:	f000 f87d 	bl	800145a <FLASH_IF_Write_Buffer>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <FLASH_IF_Write+0x142>
      {
        status = FLASH_WRITE_ERROR;
 8001366:	f06f 0302 	mvn.w	r3, #2
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break; /* exit for loop */
 800136c:	e012      	b.n	8001394 <FLASH_IF_Write+0x168>
      }
    }

    /* 2nd part of memory overlapped on 2nd flash sector */
    curr_dest_addr += curr_size;
 800136e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001372:	4413      	add	r3, r2
 8001374:	627b      	str	r3, [r7, #36]	; 0x24
    curr_src_addr += curr_size;
 8001376:	6a3a      	ldr	r2, [r7, #32]
 8001378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800137a:	4413      	add	r3, r2
 800137c:	623b      	str	r3, [r7, #32]
    curr_size = size - curr_size;
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	62bb      	str	r3, [r7, #40]	; 0x28
  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	3301      	adds	r3, #1
 800138a:	61fb      	str	r3, [r7, #28]
 800138c:	69fa      	ldr	r2, [r7, #28]
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	429a      	cmp	r2, r3
 8001392:	d99f      	bls.n	80012d4 <FLASH_IF_Write+0xa8>
  }

  return status;
 8001394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
}
 8001396:	4618      	mov	r0, r3
 8001398:	3730      	adds	r7, #48	; 0x30
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	1fff75e0 	.word	0x1fff75e0
 80013a4:	03fffc00 	.word	0x03fffc00
 80013a8:	58004000 	.word	0x58004000

080013ac <FLASH_IF_Write64>:

int32_t FLASH_IF_Write64(uint32_t address, uint64_t data)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	e9c7 2300 	strd	r2, r3, [r7]
  /* USER CODE BEGIN FLASH_IF_Write64_1 */

  /* USER CODE END FLASH_IF_Write64_1 */
  while (*(uint64_t *)address != data)
 80013b8:	e00b      	b.n	80013d2 <FLASH_IF_Write64+0x26>
  {
    while (LL_FLASH_IsActiveFlag_OperationSuspended());
 80013ba:	bf00      	nop
 80013bc:	f7ff ff24 	bl	8001208 <LL_FLASH_IsActiveFlag_OperationSuspended>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1fa      	bne.n	80013bc <FLASH_IF_Write64+0x10>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data);
 80013c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013ca:	68f9      	ldr	r1, [r7, #12]
 80013cc:	2001      	movs	r0, #1
 80013ce:	f003 f9cd 	bl	800476c <HAL_FLASH_Program>
  while (*(uint64_t *)address != data)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013dc:	4299      	cmp	r1, r3
 80013de:	bf08      	it	eq
 80013e0:	4290      	cmpeq	r0, r2
 80013e2:	d1ea      	bne.n	80013ba <FLASH_IF_Write64+0xe>
  }

  return FLASH_OK;
 80013e4:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_Write64_2 */

  /* USER CODE END FLASH_IF_Write64_2 */
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <FLASH_IF_EraseByPages>:

int32_t FLASH_IF_EraseByPages(uint32_t page, uint16_t n, int32_t interrupt)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b08a      	sub	sp, #40	; 0x28
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	460b      	mov	r3, r1
 80013f8:	607a      	str	r2, [r7, #4]
 80013fa:	817b      	strh	r3, [r7, #10]
  /* USER CODE END FLASH_IF_EraseByPages_1 */
  HAL_StatusTypeDef hal_status;
  FLASH_EraseInitTypeDef erase_str;
  uint32_t page_error;

  erase_str.TypeErase = FLASH_TYPEERASE_PAGES;
 80013fc:	2302      	movs	r3, #2
 80013fe:	61bb      	str	r3, [r7, #24]
  erase_str.Page = page;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	61fb      	str	r3, [r7, #28]
  erase_str.NbPages = n;
 8001404:	897b      	ldrh	r3, [r7, #10]
 8001406:	623b      	str	r3, [r7, #32]

  /* Erase the Page */
  if (interrupt)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d008      	beq.n	8001420 <FLASH_IF_EraseByPages+0x32>
  {
    hal_status = HAL_FLASHEx_Erase_IT(&erase_str);
 800140e:	f107 0318 	add.w	r3, r7, #24
 8001412:	4618      	mov	r0, r3
 8001414:	f003 fb48 	bl	8004aa8 <HAL_FLASHEx_Erase_IT>
 8001418:	4603      	mov	r3, r0
 800141a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800141e:	e00a      	b.n	8001436 <FLASH_IF_EraseByPages+0x48>
  }
  else
  {
    hal_status = HAL_FLASHEx_Erase(&erase_str, &page_error);
 8001420:	f107 0214 	add.w	r2, r7, #20
 8001424:	f107 0318 	add.w	r3, r7, #24
 8001428:	4611      	mov	r1, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f003 fae4 	bl	80049f8 <HAL_FLASHEx_Erase>
 8001430:	4603      	mov	r3, r0
 8001432:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return ((hal_status == HAL_OK) ? FLASH_OK : ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERASE_ERROR));
 8001436:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800143a:	2b00      	cmp	r3, #0
 800143c:	d008      	beq.n	8001450 <FLASH_IF_EraseByPages+0x62>
 800143e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001442:	2b02      	cmp	r3, #2
 8001444:	d101      	bne.n	800144a <FLASH_IF_EraseByPages+0x5c>
 8001446:	2301      	movs	r3, #1
 8001448:	e003      	b.n	8001452 <FLASH_IF_EraseByPages+0x64>
 800144a:	f06f 0301 	mvn.w	r3, #1
 800144e:	e000      	b.n	8001452 <FLASH_IF_EraseByPages+0x64>
 8001450:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_EraseByPages_2 */

  /* USER CODE END FLASH_IF_EraseByPages_2 */
}
 8001452:	4618      	mov	r0, r3
 8001454:	3728      	adds	r7, #40	; 0x28
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <FLASH_IF_Write_Buffer>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static int32_t FLASH_IF_Write_Buffer(uint32_t pDestination, uint8_t *pSource, uint32_t uLength)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b08a      	sub	sp, #40	; 0x28
 800145e:	af00      	add	r7, sp, #0
 8001460:	60f8      	str	r0, [r7, #12]
 8001462:	60b9      	str	r1, [r7, #8]
 8001464:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN FLASH_IF_Write_Buffer_1 */

  /* USER CODE END FLASH_IF_Write_Buffer_1 */
  uint8_t *pSrc = pSource;
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	627b      	str	r3, [r7, #36]	; 0x24
  uint64_t src_value;
  int32_t status = FLASH_OK;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]

  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
 8001472:	e020      	b.n	80014b6 <FLASH_IF_Write_Buffer+0x5c>
  {
    UTIL_MEM_cpy_8(&src_value, pSrc, sizeof(uint64_t));
 8001474:	f107 0310 	add.w	r3, r7, #16
 8001478:	2208      	movs	r2, #8
 800147a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800147c:	4618      	mov	r0, r3
 800147e:	f01a ff53 	bl	801c328 <UTIL_MEM_cpy_8>

    /* Avoid writing 0xFFFFFFFFFFFFFFFFLL on erased Flash */
    if (src_value != UINT64_MAX)
 8001482:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800148a:	bf08      	it	eq
 800148c:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001490:	d005      	beq.n	800149e <FLASH_IF_Write_Buffer+0x44>
    {
      status = FLASH_IF_Write64(pDestination, src_value);
 8001492:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	f7ff ff88 	bl	80013ac <FLASH_IF_Write64>
 800149c:	6238      	str	r0, [r7, #32]
    }

    pDestination += sizeof(uint64_t);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3308      	adds	r3, #8
 80014a2:	60fb      	str	r3, [r7, #12]
    pSrc += sizeof(uint64_t);
 80014a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a6:	3308      	adds	r3, #8
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24

    if (status != FLASH_OK)
 80014aa:	6a3b      	ldr	r3, [r7, #32]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d108      	bne.n	80014c2 <FLASH_IF_Write_Buffer+0x68>
  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	3301      	adds	r3, #1
 80014b4:	61fb      	str	r3, [r7, #28]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	08db      	lsrs	r3, r3, #3
 80014ba:	69fa      	ldr	r2, [r7, #28]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d3d9      	bcc.n	8001474 <FLASH_IF_Write_Buffer+0x1a>
 80014c0:	e000      	b.n	80014c4 <FLASH_IF_Write_Buffer+0x6a>
    {
      /* exit the for loop*/
      break;
 80014c2:	bf00      	nop
    }
  }

  return status;
 80014c4:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN FLASH_IF_Write_Buffer_2 */

  /* USER CODE END FLASH_IF_Write_Buffer_2 */
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3728      	adds	r7, #40	; 0x28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <FLASH_IF_IsEmpty>:

static int32_t FLASH_IF_IsEmpty(uint8_t *addr, uint32_t size)
{
 80014ce:	b480      	push	{r7}
 80014d0:	b085      	sub	sp, #20
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	6039      	str	r1, [r7, #0]
  /* USER CODE END FLASH_IF_IsEmpty_1 */
  uint64_t *addr64;
  uint32_t i;

  /* start memory NOT 64bits aligned */
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 80014d8:	e00a      	b.n	80014f0 <FLASH_IF_IsEmpty+0x22>
  {
    if (*addr++ != UINT8_MAX)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	607a      	str	r2, [r7, #4]
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2bff      	cmp	r3, #255	; 0xff
 80014e4:	d001      	beq.n	80014ea <FLASH_IF_IsEmpty+0x1c>
    {
      return FLASH_NOT_EMPTY;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e039      	b.n	800155e <FLASH_IF_IsEmpty+0x90>
    }
    size--;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	3b01      	subs	r3, #1
 80014ee:	603b      	str	r3, [r7, #0]
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1ef      	bne.n	80014da <FLASH_IF_IsEmpty+0xc>
  }

  /* addr64 is 64 bits aligned */
  addr64 = (uint64_t *)addr;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	e010      	b.n	8001526 <FLASH_IF_IsEmpty+0x58>
  {
    if (*addr64++ != UINT64_MAX)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f103 0208 	add.w	r2, r3, #8
 800150a:	60fa      	str	r2, [r7, #12]
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001514:	bf08      	it	eq
 8001516:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 800151a:	d001      	beq.n	8001520 <FLASH_IF_IsEmpty+0x52>
    {
      return FLASH_NOT_EMPTY;
 800151c:	2301      	movs	r3, #1
 800151e:	e01e      	b.n	800155e <FLASH_IF_IsEmpty+0x90>
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	3301      	adds	r3, #1
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	08db      	lsrs	r3, r3, #3
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	429a      	cmp	r2, r3
 800152e:	d3e9      	bcc.n	8001504 <FLASH_IF_IsEmpty+0x36>
    }
  }
  size -= sizeof(uint64_t) * i;
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	00db      	lsls	r3, r3, #3
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	603b      	str	r3, [r7, #0]

  /* end memory NOT 64 bits aligned */
  addr = (uint8_t *)addr64;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	607b      	str	r3, [r7, #4]
  while (size != 0)
 800153e:	e00a      	b.n	8001556 <FLASH_IF_IsEmpty+0x88>
  {
    if (*addr++ != UINT8_MAX)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	1c5a      	adds	r2, r3, #1
 8001544:	607a      	str	r2, [r7, #4]
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2bff      	cmp	r3, #255	; 0xff
 800154a:	d001      	beq.n	8001550 <FLASH_IF_IsEmpty+0x82>
    {
      return FLASH_NOT_EMPTY;
 800154c:	2301      	movs	r3, #1
 800154e:	e006      	b.n	800155e <FLASH_IF_IsEmpty+0x90>
    }
    size--;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	3b01      	subs	r3, #1
 8001554:	603b      	str	r3, [r7, #0]
  while (size != 0)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1f1      	bne.n	8001540 <FLASH_IF_IsEmpty+0x72>
  }
  return FLASH_EMPTY;
 800155c:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_IsEmpty_2 */

  /* USER CODE END FLASH_IF_IsEmpty_2 */
}
 800155e:	4618      	mov	r0, r3
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <LL_AHB2_GRP1_EnableClock>:
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001570:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001574:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001576:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4313      	orrs	r3, r2
 800157e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001580:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001584:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4013      	ands	r3, r2
 800158a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800158c:	68fb      	ldr	r3, [r7, #12]
}
 800158e:	bf00      	nop
 8001590:	3714      	adds	r7, #20
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr

08001598 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ac:	2004      	movs	r0, #4
 80015ae:	f7ff ffdb 	bl	8001568 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b2:	2002      	movs	r0, #2
 80015b4:	f7ff ffd8 	bl	8001568 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b8:	2001      	movs	r0, #1
 80015ba:	f7ff ffd5 	bl	8001568 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DBG3_Pin|DBG4_Pin|DBG2_Pin, GPIO_PIN_RESET);
 80015be:	2200      	movs	r2, #0
 80015c0:	f44f 6183 	mov.w	r1, #1048	; 0x418
 80015c4:	4821      	ldr	r0, [pc, #132]	; (800164c <MX_GPIO_Init+0xb4>)
 80015c6:	f003 fd61 	bl	800508c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80015ca:	2201      	movs	r2, #1
 80015cc:	2120      	movs	r1, #32
 80015ce:	481f      	ldr	r0, [pc, #124]	; (800164c <MX_GPIO_Init+0xb4>)
 80015d0:	f003 fd5c 	bl	800508c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2121      	movs	r1, #33	; 0x21
 80015d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015dc:	f003 fd56 	bl	800508c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|DBG4_Pin|LED2_Pin|DBG2_Pin;
 80015e0:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80015e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e6:	2301      	movs	r3, #1
 80015e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ee:	2303      	movs	r3, #3
 80015f0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	4619      	mov	r1, r3
 80015f6:	4815      	ldr	r0, [pc, #84]	; (800164c <MX_GPIO_Init+0xb4>)
 80015f8:	f003 fb1a 	bl	8004c30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL2_Pin;
 80015fc:	2321      	movs	r3, #33	; 0x21
 80015fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001600:	2301      	movs	r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001608:	2303      	movs	r3, #3
 800160a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001614:	f003 fb0c 	bl	8004c30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001618:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800161c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800161e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001622:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001624:	2301      	movs	r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	4619      	mov	r1, r3
 800162c:	4807      	ldr	r0, [pc, #28]	; (800164c <MX_GPIO_Init+0xb4>)
 800162e:	f003 faff 	bl	8004c30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2100      	movs	r1, #0
 8001636:	2029      	movs	r0, #41	; 0x29
 8001638:	f002 fc77 	bl	8003f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800163c:	2029      	movs	r0, #41	; 0x29
 800163e:	f002 fc8e 	bl	8003f5e <HAL_NVIC_EnableIRQ>

}
 8001642:	bf00      	nop
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	48000400 	.word	0x48000400

08001650 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001658:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800165c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001660:	f023 0218 	bic.w	r2, r3, #24
 8001664:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4313      	orrs	r3, r2
 800166c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
	...

0800167c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001682:	f001 faab 	bl	8002bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001686:	f000 f837 	bl	80016f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800168a:	f7ff ff85 	bl	8001598 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 800168e:	f008 ff9d 	bl	800a5cc <MX_LoRaWAN_Init>
  /* USER CODE BEGIN 2 */
  //For the trying bellow
  uint8_t MSG[2] = {'\0'};
 8001692:	2300      	movs	r3, #0
 8001694:	81bb      	strh	r3, [r7, #12]
  uint8_t MSG_ret[12];
  //uint8_t X = 0;
  extern IRDA_HandleTypeDef hirda1;

  //MX_USART2_UART_Init();
  MX_USART1_IRDA_Init();
 8001696:	f000 ff27 	bl	80024e8 <MX_USART1_IRDA_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		for(uint8_t i = 0; i<6; i++){
 800169a:	2300      	movs	r3, #0
 800169c:	73fb      	strb	r3, [r7, #15]
 800169e:	e012      	b.n	80016c6 <main+0x4a>
		  HAL_Delay(200);
 80016a0:	20c8      	movs	r0, #200	; 0xc8
 80016a2:	f000 fb97 	bl	8001dd4 <HAL_Delay>
		  sprintf(MSG, "A\r");
 80016a6:	f107 030c 	add.w	r3, r7, #12
 80016aa:	4910      	ldr	r1, [pc, #64]	; (80016ec <main+0x70>)
 80016ac:	4618      	mov	r0, r3
 80016ae:	f01c f82d 	bl	801d70c <siprintf>
		  HAL_IRDA_Transmit(&hirda1, MSG, sizeof(MSG), 100);
 80016b2:	f107 010c 	add.w	r1, r7, #12
 80016b6:	2364      	movs	r3, #100	; 0x64
 80016b8:	2202      	movs	r2, #2
 80016ba:	480d      	ldr	r0, [pc, #52]	; (80016f0 <main+0x74>)
 80016bc:	f003 fd77 	bl	80051ae <HAL_IRDA_Transmit>
		for(uint8_t i = 0; i<6; i++){
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	3301      	adds	r3, #1
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	2b05      	cmp	r3, #5
 80016ca:	d9e9      	bls.n	80016a0 <main+0x24>
		}

	    HAL_IRDA_Receive(&hirda1, MSG_ret, sizeof(MSG_ret), 100);
 80016cc:	4639      	mov	r1, r7
 80016ce:	2364      	movs	r3, #100	; 0x64
 80016d0:	220c      	movs	r2, #12
 80016d2:	4807      	ldr	r0, [pc, #28]	; (80016f0 <main+0x74>)
 80016d4:	f003 fdf7 	bl	80052c6 <HAL_IRDA_Receive>
	    APP_LOG(TS_ON,VLEVEL_M,"%d\r\n", MSG_ret);
 80016d8:	463b      	mov	r3, r7
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <main+0x78>)
 80016de:	2201      	movs	r2, #1
 80016e0:	2100      	movs	r1, #0
 80016e2:	2002      	movs	r0, #2
 80016e4:	f01b fd68 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
		for(uint8_t i = 0; i<6; i++){
 80016e8:	e7d7      	b.n	800169a <main+0x1e>
 80016ea:	bf00      	nop
 80016ec:	0801e100 	.word	0x0801e100
 80016f0:	20000288 	.word	0x20000288
 80016f4:	0801e104 	.word	0x0801e104

080016f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b09a      	sub	sp, #104	; 0x68
 80016fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016fe:	f107 0320 	add.w	r3, r7, #32
 8001702:	2248      	movs	r2, #72	; 0x48
 8001704:	2100      	movs	r1, #0
 8001706:	4618      	mov	r0, r3
 8001708:	f01b fff8 	bl	801d6fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800170c:	f107 0308 	add.w	r3, r7, #8
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
 800171c:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800171e:	f004 fa93 	bl	8005c48 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001722:	2000      	movs	r0, #0
 8001724:	f7ff ff94 	bl	8001650 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001728:	4b1f      	ldr	r3, [pc, #124]	; (80017a8 <SystemClock_Config+0xb0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001730:	4a1d      	ldr	r2, [pc, #116]	; (80017a8 <SystemClock_Config+0xb0>)
 8001732:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001736:	6013      	str	r3, [r2, #0]
 8001738:	4b1b      	ldr	r3, [pc, #108]	; (80017a8 <SystemClock_Config+0xb0>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001740:	607b      	str	r3, [r7, #4]
 8001742:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001744:	2324      	movs	r3, #36	; 0x24
 8001746:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001748:	2381      	movs	r3, #129	; 0x81
 800174a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800174c:	2301      	movs	r3, #1
 800174e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001750:	2300      	movs	r3, #0
 8001752:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001754:	23b0      	movs	r3, #176	; 0xb0
 8001756:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001758:	2300      	movs	r3, #0
 800175a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800175c:	f107 0320 	add.w	r3, r7, #32
 8001760:	4618      	mov	r0, r3
 8001762:	f004 fd1b 	bl	800619c <HAL_RCC_OscConfig>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800176c:	f000 f81e 	bl	80017ac <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001770:	234f      	movs	r3, #79	; 0x4f
 8001772:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001780:	2300      	movs	r3, #0
 8001782:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001784:	2300      	movs	r3, #0
 8001786:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001788:	f107 0308 	add.w	r3, r7, #8
 800178c:	2102      	movs	r1, #2
 800178e:	4618      	mov	r0, r3
 8001790:	f005 f8a0 	bl	80068d4 <HAL_RCC_ClockConfig>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800179a:	f000 f807 	bl	80017ac <Error_Handler>
  }
}
 800179e:	bf00      	nop
 80017a0:	3768      	adds	r7, #104	; 0x68
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	58000400 	.word	0x58000400

080017ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b4:	e7fe      	b.n	80017b4 <Error_Handler+0x8>

080017b6 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80017ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80017ce:	bf00      	nop
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bc80      	pop	{r7}
 80017d4:	4770      	bx	lr

080017d6 <LL_APB1_GRP1_EnableClock>:
{
 80017d6:	b480      	push	{r7}
 80017d8:	b085      	sub	sp, #20
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80017de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017e2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80017ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017f2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4013      	ands	r3, r2
 80017f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017fa:	68fb      	ldr	r3, [r7, #12]
}
 80017fc:	bf00      	nop
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
	...

08001808 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b08c      	sub	sp, #48	; 0x30
 800180c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 800180e:	1d3b      	adds	r3, r7, #4
 8001810:	222c      	movs	r2, #44	; 0x2c
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f01b ff71 	bl	801d6fc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800181a:	4b22      	ldr	r3, [pc, #136]	; (80018a4 <MX_RTC_Init+0x9c>)
 800181c:	4a22      	ldr	r2, [pc, #136]	; (80018a8 <MX_RTC_Init+0xa0>)
 800181e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001820:	4b20      	ldr	r3, [pc, #128]	; (80018a4 <MX_RTC_Init+0x9c>)
 8001822:	221f      	movs	r2, #31
 8001824:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001826:	4b1f      	ldr	r3, [pc, #124]	; (80018a4 <MX_RTC_Init+0x9c>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800182c:	4b1d      	ldr	r3, [pc, #116]	; (80018a4 <MX_RTC_Init+0x9c>)
 800182e:	2200      	movs	r2, #0
 8001830:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001832:	4b1c      	ldr	r3, [pc, #112]	; (80018a4 <MX_RTC_Init+0x9c>)
 8001834:	2200      	movs	r2, #0
 8001836:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001838:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <MX_RTC_Init+0x9c>)
 800183a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800183e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001840:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <MX_RTC_Init+0x9c>)
 8001842:	2200      	movs	r2, #0
 8001844:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001846:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <MX_RTC_Init+0x9c>)
 8001848:	f44f 7280 	mov.w	r2, #256	; 0x100
 800184c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800184e:	4815      	ldr	r0, [pc, #84]	; (80018a4 <MX_RTC_Init+0x9c>)
 8001850:	f005 fcfc 	bl	800724c <HAL_RTC_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_RTC_Init+0x56>
  {
    Error_Handler();
 800185a:	f7ff ffa7 	bl	80017ac <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 800185e:	4811      	ldr	r0, [pc, #68]	; (80018a4 <MX_RTC_Init+0x9c>)
 8001860:	f005 ffea 	bl	8007838 <HAL_RTCEx_SetSSRU_IT>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800186a:	f7ff ff9f 	bl	80017ac <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001876:	2300      	movs	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800187a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800187e:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001880:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2200      	movs	r2, #0
 800188a:	4619      	mov	r1, r3
 800188c:	4805      	ldr	r0, [pc, #20]	; (80018a4 <MX_RTC_Init+0x9c>)
 800188e:	f005 fd57 	bl	8007340 <HAL_RTC_SetAlarm_IT>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001898:	f7ff ff88 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800189c:	bf00      	nop
 800189e:	3730      	adds	r7, #48	; 0x30
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000234 	.word	0x20000234
 80018a8:	40002800 	.word	0x40002800

080018ac <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b090      	sub	sp, #64	; 0x40
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018b4:	f107 0308 	add.w	r3, r7, #8
 80018b8:	2238      	movs	r2, #56	; 0x38
 80018ba:	2100      	movs	r1, #0
 80018bc:	4618      	mov	r0, r3
 80018be:	f01b ff1d 	bl	801d6fc <memset>
  if(rtcHandle->Instance==RTC)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a16      	ldr	r2, [pc, #88]	; (8001920 <HAL_RTC_MspInit+0x74>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d125      	bne.n	8001918 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018d0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80018d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018d6:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018d8:	f107 0308 	add.w	r3, r7, #8
 80018dc:	4618      	mov	r0, r3
 80018de:	f005 fb9b 	bl	8007018 <HAL_RCCEx_PeriphCLKConfig>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80018e8:	f7ff ff60 	bl	80017ac <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80018ec:	f7ff ff63 	bl	80017b6 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80018f0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80018f4:	f7ff ff6f 	bl	80017d6 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80018f8:	2200      	movs	r2, #0
 80018fa:	2100      	movs	r1, #0
 80018fc:	2002      	movs	r0, #2
 80018fe:	f002 fb14 	bl	8003f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001902:	2002      	movs	r0, #2
 8001904:	f002 fb2b 	bl	8003f5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001908:	2200      	movs	r2, #0
 800190a:	2100      	movs	r1, #0
 800190c:	202a      	movs	r0, #42	; 0x2a
 800190e:	f002 fb0c 	bl	8003f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001912:	202a      	movs	r0, #42	; 0x2a
 8001914:	f002 fb23 	bl	8003f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001918:	bf00      	nop
 800191a:	3740      	adds	r7, #64	; 0x40
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40002800 	.word	0x40002800

08001924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr

08001930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001934:	e7fe      	b.n	8001934 <NMI_Handler+0x4>

08001936 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001936:	b480      	push	{r7}
 8001938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800193a:	e7fe      	b.n	800193a <HardFault_Handler+0x4>

0800193c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001940:	e7fe      	b.n	8001940 <MemManage_Handler+0x4>

08001942 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001946:	e7fe      	b.n	8001946 <BusFault_Handler+0x4>

08001948 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800194c:	e7fe      	b.n	800194c <UsageFault_Handler+0x4>

0800194e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800194e:	b480      	push	{r7}
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr

0800195a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr

08001966 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr

08001972 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
	...

08001980 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001984:	4802      	ldr	r0, [pc, #8]	; (8001990 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001986:	f005 ff93 	bl	80078b0 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000234 	.word	0x20000234

08001994 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001998:	4802      	ldr	r0, [pc, #8]	; (80019a4 <DMA1_Channel1_IRQHandler+0x10>)
 800199a:	f002 fd77 	bl	800448c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000360 	.word	0x20000360

080019a8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80019ac:	4802      	ldr	r0, [pc, #8]	; (80019b8 <DMA1_Channel2_IRQHandler+0x10>)
 80019ae:	f002 fd6d 	bl	800448c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	200003c0 	.word	0x200003c0

080019bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_IRDA_IRQHandler(&hirda1);
 80019c0:	4802      	ldr	r0, [pc, #8]	; (80019cc <USART1_IRQHandler+0x10>)
 80019c2:	f003 fd3f 	bl	8005444 <HAL_IRDA_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000288 	.word	0x20000288

080019d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019d4:	4802      	ldr	r0, [pc, #8]	; (80019e0 <USART2_IRQHandler+0x10>)
 80019d6:	f006 fdcb 	bl	8008570 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200002d0 	.word	0x200002d0

080019e4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 80019e8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80019ec:	f003 fb66 	bl	80050bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80019f8:	4802      	ldr	r0, [pc, #8]	; (8001a04 <RTC_Alarm_IRQHandler+0x10>)
 80019fa:	f005 fe09 	bl	8007610 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000234 	.word	0x20000234

08001a08 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001a0c:	4802      	ldr	r0, [pc, #8]	; (8001a18 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001a0e:	f006 fab7 	bl	8007f80 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	2000026c 	.word	0x2000026c

08001a1c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001a24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a28:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001a2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001a34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a38:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a40:	68fb      	ldr	r3, [r7, #12]
}
 8001a42:	bf00      	nop
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <MX_SUBGHZ_Init+0x20>)
 8001a52:	2208      	movs	r2, #8
 8001a54:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001a56:	4805      	ldr	r0, [pc, #20]	; (8001a6c <MX_SUBGHZ_Init+0x20>)
 8001a58:	f006 f816 	bl	8007a88 <HAL_SUBGHZ_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001a62:	f7ff fea3 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	2000026c 	.word	0x2000026c

08001a70 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001a78:	2001      	movs	r0, #1
 8001a7a:	f7ff ffcf 	bl	8001a1c <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	2032      	movs	r0, #50	; 0x32
 8001a84:	f002 fa51 	bl	8003f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001a88:	2032      	movs	r0, #50	; 0x32
 8001a8a:	f002 fa68 	bl	8003f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001a9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001aa8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	608b      	str	r3, [r1, #8]
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001ac0:	4b02      	ldr	r3, [pc, #8]	; (8001acc <LL_FLASH_GetUDN+0x10>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr
 8001acc:	1fff7580 	.word	0x1fff7580

08001ad0 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <LL_FLASH_GetDeviceID+0x14>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	b2db      	uxtb	r3, r3
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	1fff7584 	.word	0x1fff7584

08001ae8 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001aec:	4b03      	ldr	r3, [pc, #12]	; (8001afc <LL_FLASH_GetSTCompanyID+0x14>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	0a1b      	lsrs	r3, r3, #8
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	1fff7584 	.word	0x1fff7584

08001b00 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001b04:	2000      	movs	r0, #0
 8001b06:	f7ff ffc6 	bl	8001a96 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001b0a:	f01b f897 	bl	801cc3c <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <SystemApp_Init+0x48>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8001b14:	f000 f982 	bl	8001e1c <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001b18:	f01b fb20 	bl	801d15c <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001b1c:	480b      	ldr	r0, [pc, #44]	; (8001b4c <SystemApp_Init+0x4c>)
 8001b1e:	f01b fbcb 	bl	801d2b8 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001b22:	4b0b      	ldr	r3, [pc, #44]	; (8001b50 <SystemApp_Init+0x50>)
 8001b24:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b28:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001b2a:	2002      	movs	r0, #2
 8001b2c:	f01b fbd2 	bl	801d2d4 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001b30:	f7ff fab0 	bl	8001094 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001b34:	f000 f9f8 	bl	8001f28 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001b38:	f01a fb86 	bl	801c248 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f01a fbc2 	bl	801c2c8 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000278 	.word	0x20000278
 8001b4c:	08001d0d 	.word	0x08001d0d
 8001b50:	58004000 	.word	0x58004000

08001b54 <GetBatteryLevel>:

  /* USER CODE END UTIL_SEQ_Idle_2 */
}

uint8_t GetBatteryLevel(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001b5e:	f7ff faa7 	bl	80010b0 <SYS_GetBatteryLevel>
 8001b62:	4603      	mov	r3, r0
 8001b64:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001b66:	88bb      	ldrh	r3, [r7, #4]
 8001b68:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d902      	bls.n	8001b76 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001b70:	23fe      	movs	r3, #254	; 0xfe
 8001b72:	71fb      	strb	r3, [r7, #7]
 8001b74:	e014      	b.n	8001ba0 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001b76:	88bb      	ldrh	r3, [r7, #4]
 8001b78:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001b7c:	d202      	bcs.n	8001b84 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	71fb      	strb	r3, [r7, #7]
 8001b82:	e00d      	b.n	8001ba0 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001b84:	88bb      	ldrh	r3, [r7, #4]
 8001b86:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	01db      	lsls	r3, r3, #7
 8001b90:	1a9b      	subs	r3, r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	461a      	mov	r2, r3
 8001b96:	4b05      	ldr	r3, [pc, #20]	; (8001bac <GetBatteryLevel+0x58>)
 8001b98:	fba3 2302 	umull	r2, r3, r3, r2
 8001b9c:	09db      	lsrs	r3, r3, #7
 8001b9e:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	1b4e81b5 	.word	0x1b4e81b5

08001bb0 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f989 	bl	8001ed4 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fffd 	bl	8000bc4 <__aeabi_f2iz>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001bce:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3720      	adds	r7, #32
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001bda:	b590      	push	{r4, r7, lr}
 8001bdc:	b087      	sub	sp, #28
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001be6:	f7ff ff69 	bl	8001abc <LL_FLASH_GetUDN>
 8001bea:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf2:	d138      	bne.n	8001c66 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001bf4:	f001 f812 	bl	8002c1c <HAL_GetUIDw0>
 8001bf8:	4604      	mov	r4, r0
 8001bfa:	f001 f823 	bl	8002c44 <HAL_GetUIDw2>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	4423      	add	r3, r4
 8001c02:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001c04:	f001 f814 	bl	8002c30 <HAL_GetUIDw1>
 8001c08:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	0e1a      	lsrs	r2, r3, #24
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	3307      	adds	r3, #7
 8001c12:	b2d2      	uxtb	r2, r2
 8001c14:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	0c1a      	lsrs	r2, r3, #16
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3306      	adds	r3, #6
 8001c1e:	b2d2      	uxtb	r2, r2
 8001c20:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	0a1a      	lsrs	r2, r3, #8
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	3305      	adds	r3, #5
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3304      	adds	r3, #4
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	b2d2      	uxtb	r2, r2
 8001c36:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	0e1a      	lsrs	r2, r3, #24
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3303      	adds	r3, #3
 8001c40:	b2d2      	uxtb	r2, r2
 8001c42:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	0c1a      	lsrs	r2, r3, #16
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3302      	adds	r3, #2
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	0a1a      	lsrs	r2, r3, #8
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3301      	adds	r3, #1
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001c64:	e031      	b.n	8001cca <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	3307      	adds	r3, #7
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	0a1a      	lsrs	r2, r3, #8
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3306      	adds	r3, #6
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	0c1a      	lsrs	r2, r3, #16
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3305      	adds	r3, #5
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	0e1a      	lsrs	r2, r3, #24
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3304      	adds	r3, #4
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8001c94:	f7ff ff1c 	bl	8001ad0 <LL_FLASH_GetDeviceID>
 8001c98:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	3303      	adds	r3, #3
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	b2d2      	uxtb	r2, r2
 8001ca2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8001ca4:	f7ff ff20 	bl	8001ae8 <LL_FLASH_GetSTCompanyID>
 8001ca8:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3302      	adds	r3, #2
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	b2d2      	uxtb	r2, r2
 8001cb2:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	0a1a      	lsrs	r2, r3, #8
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	b2d2      	uxtb	r2, r2
 8001cbe:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	0c1b      	lsrs	r3, r3, #16
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	701a      	strb	r2, [r3, #0]
}
 8001cca:	bf00      	nop
 8001ccc:	371c      	adds	r7, #28
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd90      	pop	{r4, r7, pc}

08001cd2 <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001cd2:	b590      	push	{r4, r7, lr}
 8001cd4:	b083      	sub	sp, #12
 8001cd6:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8001cdc:	f7ff feee 	bl	8001abc <LL_FLASH_GetUDN>
 8001ce0:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce8:	d10b      	bne.n	8001d02 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001cea:	f000 ff97 	bl	8002c1c <HAL_GetUIDw0>
 8001cee:	4604      	mov	r4, r0
 8001cf0:	f000 ff9e 	bl	8002c30 <HAL_GetUIDw1>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	405c      	eors	r4, r3
 8001cf8:	f000 ffa4 	bl	8002c44 <HAL_GetUIDw2>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	4063      	eors	r3, r4
 8001d00:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001d02:	687b      	ldr	r3, [r7, #4]

}
 8001d04:	4618      	mov	r0, r3
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd90      	pop	{r4, r7, pc}

08001d0c <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af02      	add	r7, sp, #8
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001d16:	f107 0308 	add.w	r3, r7, #8
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f01a fbde 	bl	801c4dc <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001d26:	9200      	str	r2, [sp, #0]
 8001d28:	4a07      	ldr	r2, [pc, #28]	; (8001d48 <TimestampNow+0x3c>)
 8001d2a:	2110      	movs	r1, #16
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 f81d 	bl	8001d6c <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7fe fa24 	bl	8000180 <strlen>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001d40:	bf00      	nop
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	0801e10c 	.word	0x0801e10c

08001d4c <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001d50:	2101      	movs	r1, #1
 8001d52:	2002      	movs	r0, #2
 8001d54:	f01a fa88 	bl	801c268 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001d60:	2100      	movs	r1, #0
 8001d62:	2002      	movs	r0, #2
 8001d64:	f01a fa80 	bl	801c268 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001d6c:	b40c      	push	{r2, r3}
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b084      	sub	sp, #16
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001d78:	f107 031c 	add.w	r3, r7, #28
 8001d7c:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001d7e:	6839      	ldr	r1, [r7, #0]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f01a fd7b 	bl	801c880 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d94:	b002      	add	sp, #8
 8001d96:	4770      	bx	lr

08001d98 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr

08001dac <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8001db6:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_GetTick+0x24>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d002      	beq.n	8001dc4 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8001dbe:	f000 f9b7 	bl	8002130 <TIMER_IF_GetTimerValue>
 8001dc2:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8001dc4:	687b      	ldr	r3, [r7, #4]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000278 	.word	0x20000278

08001dd4 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f000 fa2d 	bl	800223e <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001de4:	bf00      	nop
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <LL_AHB2_GRP1_EnableClock>:
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001df4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001df8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001dfa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e10:	68fb      	ldr	r3, [r7, #12]
}
 8001e12:	bf00      	nop
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr

08001e1c <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8001e22:	f000 ff19 	bl	8002c58 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8001e26:	f000 ff1d 	bl	8002c64 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8001e2a:	f000 ff21 	bl	8002c70 <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8001e2e:	1d3b      	adds	r3, r7, #4
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e44:	2303      	movs	r3, #3
 8001e46:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 8001e48:	2001      	movs	r0, #1
 8001e4a:	f7ff ffcf 	bl	8001dec <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 8001e4e:	2002      	movs	r0, #2
 8001e50:	f7ff ffcc 	bl	8001dec <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE3_CLK_ENABLE();
 8001e54:	2002      	movs	r0, #2
 8001e56:	f7ff ffc9 	bl	8001dec <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE4_CLK_ENABLE();
 8001e5a:	2002      	movs	r0, #2
 8001e5c:	f7ff ffc6 	bl	8001dec <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8001e60:	2301      	movs	r3, #1
 8001e62:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8001e64:	1d3b      	adds	r3, r7, #4
 8001e66:	4619      	mov	r1, r3
 8001e68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e6c:	f002 fee0 	bl	8004c30 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8001e70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e74:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4815      	ldr	r0, [pc, #84]	; (8001ed0 <DBG_Init+0xb4>)
 8001e7c:	f002 fed8 	bl	8004c30 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE3_PIN;
 8001e80:	2308      	movs	r3, #8
 8001e82:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE3_PORT, &GPIO_InitStruct);
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	4619      	mov	r1, r3
 8001e88:	4811      	ldr	r0, [pc, #68]	; (8001ed0 <DBG_Init+0xb4>)
 8001e8a:	f002 fed1 	bl	8004c30 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE4_PIN;
 8001e8e:	2310      	movs	r3, #16
 8001e90:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE4_PORT, &GPIO_InitStruct);
 8001e92:	1d3b      	adds	r3, r7, #4
 8001e94:	4619      	mov	r1, r3
 8001e96:	480e      	ldr	r0, [pc, #56]	; (8001ed0 <DBG_Init+0xb4>)
 8001e98:	f002 feca 	bl	8004c30 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ea4:	f003 f8f2 	bl	800508c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eae:	4808      	ldr	r0, [pc, #32]	; (8001ed0 <DBG_Init+0xb4>)
 8001eb0:	f003 f8ec 	bl	800508c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE3_PORT, PROBE_LINE3_PIN, GPIO_PIN_RESET);
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2108      	movs	r1, #8
 8001eb8:	4805      	ldr	r0, [pc, #20]	; (8001ed0 <DBG_Init+0xb4>)
 8001eba:	f003 f8e7 	bl	800508c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE4_PORT, PROBE_LINE4_PIN, GPIO_PIN_RESET);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2110      	movs	r1, #16
 8001ec2:	4803      	ldr	r0, [pc, #12]	; (8001ed0 <DBG_Init+0xb4>)
 8001ec4:	f003 f8e2 	bl	800508c <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8001ec8:	bf00      	nop
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	48000400 	.word	0x48000400

08001ed4 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b087      	sub	sp, #28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8001edc:	4b0d      	ldr	r3, [pc, #52]	; (8001f14 <EnvSensors_Read+0x40>)
 8001ede:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8001ee0:	4b0d      	ldr	r3, [pc, #52]	; (8001f18 <EnvSensors_Read+0x44>)
 8001ee2:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8001ee4:	4b0d      	ldr	r3, [pc, #52]	; (8001f1c <EnvSensors_Read+0x48>)
 8001ee6:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a08      	ldr	r2, [pc, #32]	; (8001f20 <EnvSensors_Read+0x4c>)
 8001efe:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a08      	ldr	r2, [pc, #32]	; (8001f24 <EnvSensors_Read+0x50>)
 8001f04:	611a      	str	r2, [r3, #16]

  return 0;
 8001f06:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	371c      	adds	r7, #28
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bc80      	pop	{r7}
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	42480000 	.word	0x42480000
 8001f18:	41900000 	.word	0x41900000
 8001f1c:	447a0000 	.word	0x447a0000
 8001f20:	003e090d 	.word	0x003e090d
 8001f24:	000503ab 	.word	0x000503ab

08001f28 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
#if defined( USE_IKS01A2_ENV_SENSOR_HTS221_0 ) || defined( USE_IKS01A2_ENV_SENSOR_LPS22HB_0 ) || \
    defined( USE_IKS01A3_ENV_SENSOR_HTS221_0 ) || defined( USE_IKS01A3_ENV_SENSOR_LPS22HH_0 ) || \
    defined( USE_BSP_DRIVER )
  int32_t ret = BSP_ERROR_NONE;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 8001f32:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	4770      	bx	lr
	...

08001f40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f48:	4a14      	ldr	r2, [pc, #80]	; (8001f9c <_sbrk+0x5c>)
 8001f4a:	4b15      	ldr	r3, [pc, #84]	; (8001fa0 <_sbrk+0x60>)
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f54:	4b13      	ldr	r3, [pc, #76]	; (8001fa4 <_sbrk+0x64>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d102      	bne.n	8001f62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f5c:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <_sbrk+0x64>)
 8001f5e:	4a12      	ldr	r2, [pc, #72]	; (8001fa8 <_sbrk+0x68>)
 8001f60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f62:	4b10      	ldr	r3, [pc, #64]	; (8001fa4 <_sbrk+0x64>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4413      	add	r3, r2
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d207      	bcs.n	8001f80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f70:	f01b fb9a 	bl	801d6a8 <__errno>
 8001f74:	4603      	mov	r3, r0
 8001f76:	220c      	movs	r2, #12
 8001f78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7e:	e009      	b.n	8001f94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f80:	4b08      	ldr	r3, [pc, #32]	; (8001fa4 <_sbrk+0x64>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f86:	4b07      	ldr	r3, [pc, #28]	; (8001fa4 <_sbrk+0x64>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	4a05      	ldr	r2, [pc, #20]	; (8001fa4 <_sbrk+0x64>)
 8001f90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f92:	68fb      	ldr	r3, [r7, #12]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20010000 	.word	0x20010000
 8001fa0:	00000400 	.word	0x00000400
 8001fa4:	2000027c 	.word	0x2000027c
 8001fa8:	20002298 	.word	0x20002298

08001fac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001fb0:	bf00      	nop
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr

08001fb8 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr
	...

08001fd0 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8001fda:	4b14      	ldr	r3, [pc, #80]	; (800202c <TIMER_IF_Init+0x5c>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	f083 0301 	eor.w	r3, r3, #1
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d01b      	beq.n	8002020 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001fe8:	4b11      	ldr	r3, [pc, #68]	; (8002030 <TIMER_IF_Init+0x60>)
 8001fea:	f04f 32ff 	mov.w	r2, #4294967295
 8001fee:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8001ff0:	f7ff fc0a 	bl	8001808 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8001ff4:	f000 f856 	bl	80020a4 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001ff8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ffc:	480c      	ldr	r0, [pc, #48]	; (8002030 <TIMER_IF_Init+0x60>)
 8001ffe:	f005 faab 	bl	8007558 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002002:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <TIMER_IF_Init+0x60>)
 8002004:	f04f 32ff 	mov.w	r2, #4294967295
 8002008:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800200a:	4809      	ldr	r0, [pc, #36]	; (8002030 <TIMER_IF_Init+0x60>)
 800200c:	f005 fbe2 	bl	80077d4 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002010:	2000      	movs	r0, #0
 8002012:	f000 f9d3 	bl	80023bc <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002016:	f000 f85f 	bl	80020d8 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 800201a:	4b04      	ldr	r3, [pc, #16]	; (800202c <TIMER_IF_Init+0x5c>)
 800201c:	2201      	movs	r2, #1
 800201e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002020:	79fb      	ldrb	r3, [r7, #7]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000280 	.word	0x20000280
 8002030:	20000234 	.word	0x20000234

08002034 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08e      	sub	sp, #56	; 0x38
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8002042:	f107 0308 	add.w	r3, r7, #8
 8002046:	222c      	movs	r2, #44	; 0x2c
 8002048:	2100      	movs	r1, #0
 800204a:	4618      	mov	r0, r3
 800204c:	f01b fb56 	bl	801d6fc <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002050:	f000 f828 	bl	80020a4 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002054:	4b11      	ldr	r3, [pc, #68]	; (800209c <TIMER_IF_StartTimer+0x68>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	4413      	add	r3, r2
 800205c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800205e:	2300      	movs	r3, #0
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	43db      	mvns	r3, r3
 8002066:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002068:	2300      	movs	r3, #0
 800206a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800206c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002070:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002072:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002076:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002078:	f107 0308 	add.w	r3, r7, #8
 800207c:	2201      	movs	r2, #1
 800207e:	4619      	mov	r1, r3
 8002080:	4807      	ldr	r0, [pc, #28]	; (80020a0 <TIMER_IF_StartTimer+0x6c>)
 8002082:	f005 f95d 	bl	8007340 <HAL_RTC_SetAlarm_IT>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 800208c:	f7ff fb8e 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002090:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002094:	4618      	mov	r0, r3
 8002096:	3738      	adds	r7, #56	; 0x38
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000284 	.word	0x20000284
 80020a0:	20000234 	.word	0x20000234

080020a4 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80020aa:	2300      	movs	r3, #0
 80020ac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80020ae:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <TIMER_IF_StopTimer+0x2c>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80020b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020b8:	4806      	ldr	r0, [pc, #24]	; (80020d4 <TIMER_IF_StopTimer+0x30>)
 80020ba:	f005 fa4d 	bl	8007558 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80020be:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <TIMER_IF_StopTimer+0x30>)
 80020c0:	f04f 32ff 	mov.w	r2, #4294967295
 80020c4:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80020c6:	79fb      	ldrb	r3, [r7, #7]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40002800 	.word	0x40002800
 80020d4:	20000234 	.word	0x20000234

080020d8 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 80020dc:	f000 f98e 	bl	80023fc <GetTimerTicks>
 80020e0:	4603      	mov	r3, r0
 80020e2:	4a03      	ldr	r2, [pc, #12]	; (80020f0 <TIMER_IF_SetTimerContext+0x18>)
 80020e4:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80020e6:	4b02      	ldr	r3, [pc, #8]	; (80020f0 <TIMER_IF_SetTimerContext+0x18>)
 80020e8:	681b      	ldr	r3, [r3, #0]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000284 	.word	0x20000284

080020f4 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80020f8:	4b02      	ldr	r3, [pc, #8]	; (8002104 <TIMER_IF_GetTimerContext+0x10>)
 80020fa:	681b      	ldr	r3, [r3, #0]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr
 8002104:	20000284 	.word	0x20000284

08002108 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800210e:	2300      	movs	r3, #0
 8002110:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002112:	f000 f973 	bl	80023fc <GetTimerTicks>
 8002116:	4602      	mov	r2, r0
 8002118:	4b04      	ldr	r3, [pc, #16]	; (800212c <TIMER_IF_GetTimerElapsedTime+0x24>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002120:	687b      	ldr	r3, [r7, #4]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000284 	.word	0x20000284

08002130 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <TIMER_IF_GetTimerValue+0x24>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d002      	beq.n	8002148 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002142:	f000 f95b 	bl	80023fc <GetTimerTicks>
 8002146:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002148:	687b      	ldr	r3, [r7, #4]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20000280 	.word	0x20000280

08002158 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002162:	2303      	movs	r3, #3
 8002164:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002166:	687b      	ldr	r3, [r7, #4]
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	bc80      	pop	{r7}
 8002170:	4770      	bx	lr

08002172 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002172:	b5b0      	push	{r4, r5, r7, lr}
 8002174:	b084      	sub	sp, #16
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 800217a:	2100      	movs	r1, #0
 800217c:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	2000      	movs	r0, #0
 8002182:	460a      	mov	r2, r1
 8002184:	4603      	mov	r3, r0
 8002186:	0d95      	lsrs	r5, r2, #22
 8002188:	0294      	lsls	r4, r2, #10
 800218a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800218e:	f04f 0300 	mov.w	r3, #0
 8002192:	4620      	mov	r0, r4
 8002194:	4629      	mov	r1, r5
 8002196:	f7fe fd5b 	bl	8000c50 <__aeabi_uldivmod>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4613      	mov	r3, r2
 80021a0:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 80021a2:	68fb      	ldr	r3, [r7, #12]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3710      	adds	r7, #16
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bdb0      	pop	{r4, r5, r7, pc}

080021ac <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80021ac:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80021b0:	b085      	sub	sp, #20
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80021b6:	2100      	movs	r1, #0
 80021b8:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	2000      	movs	r0, #0
 80021be:	460c      	mov	r4, r1
 80021c0:	4605      	mov	r5, r0
 80021c2:	4620      	mov	r0, r4
 80021c4:	4629      	mov	r1, r5
 80021c6:	f04f 0a00 	mov.w	sl, #0
 80021ca:	f04f 0b00 	mov.w	fp, #0
 80021ce:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80021d2:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80021d6:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80021da:	4650      	mov	r0, sl
 80021dc:	4659      	mov	r1, fp
 80021de:	1b02      	subs	r2, r0, r4
 80021e0:	eb61 0305 	sbc.w	r3, r1, r5
 80021e4:	f04f 0000 	mov.w	r0, #0
 80021e8:	f04f 0100 	mov.w	r1, #0
 80021ec:	0099      	lsls	r1, r3, #2
 80021ee:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80021f2:	0090      	lsls	r0, r2, #2
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
 80021f8:	eb12 0804 	adds.w	r8, r2, r4
 80021fc:	eb43 0905 	adc.w	r9, r3, r5
 8002200:	f04f 0200 	mov.w	r2, #0
 8002204:	f04f 0300 	mov.w	r3, #0
 8002208:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800220c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002210:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002214:	4690      	mov	r8, r2
 8002216:	4699      	mov	r9, r3
 8002218:	4640      	mov	r0, r8
 800221a:	4649      	mov	r1, r9
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	f04f 0300 	mov.w	r3, #0
 8002224:	0a82      	lsrs	r2, r0, #10
 8002226:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800222a:	0a8b      	lsrs	r3, r1, #10
 800222c:	4613      	mov	r3, r2
 800222e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002230:	68fb      	ldr	r3, [r7, #12]
}
 8002232:	4618      	mov	r0, r3
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800223c:	4770      	bx	lr

0800223e <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b084      	sub	sp, #16
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7ff ff93 	bl	8002172 <TIMER_IF_Convert_ms2Tick>
 800224c:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 800224e:	f000 f8d5 	bl	80023fc <GetTimerTicks>
 8002252:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002254:	e000      	b.n	8002258 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002256:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002258:	f000 f8d0 	bl	80023fc <GetTimerTicks>
 800225c:	4602      	mov	r2, r0
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	429a      	cmp	r2, r3
 8002266:	d8f6      	bhi.n	8002256 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002268:	bf00      	nop
 800226a:	bf00      	nop
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002272:	b580      	push	{r7, lr}
 8002274:	b082      	sub	sp, #8
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 800227a:	f01a fe2d 	bl	801ced8 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b084      	sub	sp, #16
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800228e:	f000 f8a5 	bl	80023dc <TIMER_IF_BkUp_Read_MSBticks>
 8002292:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	3301      	adds	r3, #1
 8002298:	4618      	mov	r0, r3
 800229a:	f000 f88f 	bl	80023bc <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80022a6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022aa:	b08c      	sub	sp, #48	; 0x30
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80022b4:	f000 f8a2 	bl	80023fc <GetTimerTicks>
 80022b8:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80022ba:	f000 f88f 	bl	80023dc <TIMER_IF_BkUp_Read_MSBticks>
 80022be:	6278      	str	r0, [r7, #36]	; 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80022c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c2:	2200      	movs	r2, #0
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	60fa      	str	r2, [r7, #12]
 80022c8:	f04f 0200 	mov.w	r2, #0
 80022cc:	f04f 0300 	mov.w	r3, #0
 80022d0:	68b9      	ldr	r1, [r7, #8]
 80022d2:	000b      	movs	r3, r1
 80022d4:	2200      	movs	r2, #0
 80022d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022d8:	2000      	movs	r0, #0
 80022da:	460c      	mov	r4, r1
 80022dc:	4605      	mov	r5, r0
 80022de:	eb12 0804 	adds.w	r8, r2, r4
 80022e2:	eb43 0905 	adc.w	r9, r3, r5
 80022e6:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80022ea:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	0a82      	lsrs	r2, r0, #10
 80022f8:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80022fc:	0a8b      	lsrs	r3, r1, #10
 80022fe:	4613      	mov	r3, r2
 8002300:	62fb      	str	r3, [r7, #44]	; 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	2200      	movs	r2, #0
 8002306:	603b      	str	r3, [r7, #0]
 8002308:	607a      	str	r2, [r7, #4]
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002310:	f04f 0b00 	mov.w	fp, #0
 8002314:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff ff46 	bl	80021ac <TIMER_IF_Convert_Tick2ms>
 8002320:	4603      	mov	r3, r0
 8002322:	b29a      	uxth	r2, r3
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800232a:	4618      	mov	r0, r3
 800232c:	3730      	adds	r7, #48	; 0x30
 800232e:	46bd      	mov	sp, r7
 8002330:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002334 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	2100      	movs	r1, #0
 8002340:	4803      	ldr	r0, [pc, #12]	; (8002350 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002342:	f005 fad9 	bl	80078f8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20000234 	.word	0x20000234

08002354 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	2101      	movs	r1, #1
 8002360:	4803      	ldr	r0, [pc, #12]	; (8002370 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002362:	f005 fac9 	bl	80078f8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000234 	.word	0x20000234

08002374 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 800237e:	2100      	movs	r1, #0
 8002380:	4804      	ldr	r0, [pc, #16]	; (8002394 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002382:	f005 fad1 	bl	8007928 <HAL_RTCEx_BKUPRead>
 8002386:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002388:	687b      	ldr	r3, [r7, #4]
}
 800238a:	4618      	mov	r0, r3
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000234 	.word	0x20000234

08002398 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80023a2:	2101      	movs	r1, #1
 80023a4:	4804      	ldr	r0, [pc, #16]	; (80023b8 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 80023a6:	f005 fabf 	bl	8007928 <HAL_RTCEx_BKUPRead>
 80023aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 80023ac:	687b      	ldr	r3, [r7, #4]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000234 	.word	0x20000234

080023bc <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	2102      	movs	r1, #2
 80023c8:	4803      	ldr	r0, [pc, #12]	; (80023d8 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80023ca:	f005 fa95 	bl	80078f8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000234 	.word	0x20000234

080023dc <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80023e2:	2102      	movs	r1, #2
 80023e4:	4804      	ldr	r0, [pc, #16]	; (80023f8 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80023e6:	f005 fa9f 	bl	8007928 <HAL_RTCEx_BKUPRead>
 80023ea:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80023ec:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000234 	.word	0x20000234

080023fc <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002402:	480b      	ldr	r0, [pc, #44]	; (8002430 <GetTimerTicks+0x34>)
 8002404:	f7ff fdd8 	bl	8001fb8 <LL_RTC_TIME_GetSubSecond>
 8002408:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800240a:	e003      	b.n	8002414 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 800240c:	4808      	ldr	r0, [pc, #32]	; (8002430 <GetTimerTicks+0x34>)
 800240e:	f7ff fdd3 	bl	8001fb8 <LL_RTC_TIME_GetSubSecond>
 8002412:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002414:	4806      	ldr	r0, [pc, #24]	; (8002430 <GetTimerTicks+0x34>)
 8002416:	f7ff fdcf 	bl	8001fb8 <LL_RTC_TIME_GetSubSecond>
 800241a:	4602      	mov	r2, r0
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4293      	cmp	r3, r2
 8002420:	d1f4      	bne.n	800240c <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40002800 	.word	0x40002800

08002434 <LL_AHB2_GRP1_EnableClock>:
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800243c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002440:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002442:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4313      	orrs	r3, r2
 800244a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800244c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002450:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4013      	ands	r3, r2
 8002456:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002458:	68fb      	ldr	r3, [r7, #12]
}
 800245a:	bf00      	nop
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <LL_APB1_GRP1_EnableClock>:
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800246c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002470:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002472:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4313      	orrs	r3, r2
 800247a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800247c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002480:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4013      	ands	r3, r2
 8002486:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002488:	68fb      	ldr	r3, [r7, #12]
}
 800248a:	bf00      	nop
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr

08002494 <LL_APB1_GRP1_DisableClock>:
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800249c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024aa:	4013      	ands	r3, r2
 80024ac:	658b      	str	r3, [r1, #88]	; 0x58
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr

080024b8 <LL_APB2_GRP1_EnableClock>:
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80024c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80024d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4013      	ands	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024dc:	68fb      	ldr	r3, [r7, #12]
}
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr

080024e8 <MX_USART1_IRDA_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_IRDA_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  hirda1.Instance = USART1;
 80024ec:	4b11      	ldr	r3, [pc, #68]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 80024ee:	4a12      	ldr	r2, [pc, #72]	; (8002538 <MX_USART1_IRDA_Init+0x50>)
 80024f0:	601a      	str	r2, [r3, #0]
  hirda1.Init.BaudRate = 57600;
 80024f2:	4b10      	ldr	r3, [pc, #64]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 80024f4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80024f8:	605a      	str	r2, [r3, #4]
  hirda1.Init.WordLength = IRDA_WORDLENGTH_8B;
 80024fa:	4b0e      	ldr	r3, [pc, #56]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	609a      	str	r2, [r3, #8]
  hirda1.Init.Parity = IRDA_PARITY_NONE;
 8002500:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 8002502:	2200      	movs	r2, #0
 8002504:	60da      	str	r2, [r3, #12]
  hirda1.Init.Mode = IRDA_MODE_TX_RX;
 8002506:	4b0b      	ldr	r3, [pc, #44]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 8002508:	220c      	movs	r2, #12
 800250a:	611a      	str	r2, [r3, #16]
  hirda1.Init.Prescaler = 10;
 800250c:	4b09      	ldr	r3, [pc, #36]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 800250e:	220a      	movs	r2, #10
 8002510:	751a      	strb	r2, [r3, #20]
  hirda1.Init.PowerMode = IRDA_POWERMODE_NORMAL;
 8002512:	4b08      	ldr	r3, [pc, #32]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 8002514:	2200      	movs	r2, #0
 8002516:	82da      	strh	r2, [r3, #22]
  hirda1.Init.ClockPrescaler = IRDA_PRESCALER_DIV1;
 8002518:	4b06      	ldr	r3, [pc, #24]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 800251a:	2200      	movs	r2, #0
 800251c:	619a      	str	r2, [r3, #24]
  if (HAL_IRDA_Init(&hirda1) != HAL_OK)
 800251e:	4805      	ldr	r0, [pc, #20]	; (8002534 <MX_USART1_IRDA_Init+0x4c>)
 8002520:	f002 fdf6 	bl	8005110 <HAL_IRDA_Init>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <MX_USART1_IRDA_Init+0x46>
  {
    Error_Handler();
 800252a:	f7ff f93f 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000288 	.word	0x20000288
 8002538:	40013800 	.word	0x40013800

0800253c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002540:	4b22      	ldr	r3, [pc, #136]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002542:	4a23      	ldr	r2, [pc, #140]	; (80025d0 <MX_USART2_UART_Init+0x94>)
 8002544:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002546:	4b21      	ldr	r3, [pc, #132]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800254c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800254e:	4b1f      	ldr	r3, [pc, #124]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002554:	4b1d      	ldr	r3, [pc, #116]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800255a:	4b1c      	ldr	r3, [pc, #112]	; (80025cc <MX_USART2_UART_Init+0x90>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002560:	4b1a      	ldr	r3, [pc, #104]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002562:	220c      	movs	r2, #12
 8002564:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002566:	4b19      	ldr	r3, [pc, #100]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800256c:	4b17      	ldr	r3, [pc, #92]	; (80025cc <MX_USART2_UART_Init+0x90>)
 800256e:	2200      	movs	r2, #0
 8002570:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002572:	4b16      	ldr	r3, [pc, #88]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002574:	2200      	movs	r2, #0
 8002576:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002578:	4b14      	ldr	r3, [pc, #80]	; (80025cc <MX_USART2_UART_Init+0x90>)
 800257a:	2200      	movs	r2, #0
 800257c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800257e:	4b13      	ldr	r3, [pc, #76]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002580:	2200      	movs	r2, #0
 8002582:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002584:	4811      	ldr	r0, [pc, #68]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002586:	f005 feba 	bl	80082fe <HAL_UART_Init>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002590:	f7ff f90c 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002594:	2100      	movs	r1, #0
 8002596:	480d      	ldr	r0, [pc, #52]	; (80025cc <MX_USART2_UART_Init+0x90>)
 8002598:	f007 ff2e 	bl	800a3f8 <HAL_UARTEx_SetTxFifoThreshold>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80025a2:	f7ff f903 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025a6:	2100      	movs	r1, #0
 80025a8:	4808      	ldr	r0, [pc, #32]	; (80025cc <MX_USART2_UART_Init+0x90>)
 80025aa:	f007 ff63 	bl	800a474 <HAL_UARTEx_SetRxFifoThreshold>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80025b4:	f7ff f8fa 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80025b8:	4804      	ldr	r0, [pc, #16]	; (80025cc <MX_USART2_UART_Init+0x90>)
 80025ba:	f007 fee5 	bl	800a388 <HAL_UARTEx_DisableFifoMode>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80025c4:	f7ff f8f2 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025c8:	bf00      	nop
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	200002d0 	.word	0x200002d0
 80025d0:	40004400 	.word	0x40004400

080025d4 <HAL_IRDA_MspInit>:

void HAL_IRDA_MspInit(IRDA_HandleTypeDef* irdaHandle)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b096      	sub	sp, #88	; 0x58
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025dc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	60da      	str	r2, [r3, #12]
 80025ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025ec:	f107 030c 	add.w	r3, r7, #12
 80025f0:	2238      	movs	r2, #56	; 0x38
 80025f2:	2100      	movs	r1, #0
 80025f4:	4618      	mov	r0, r3
 80025f6:	f01b f881 	bl	801d6fc <memset>
  if(irdaHandle->Instance==USART1)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a2f      	ldr	r2, [pc, #188]	; (80026bc <HAL_IRDA_MspInit+0xe8>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d156      	bne.n	80026b2 <HAL_IRDA_MspInit+0xde>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002604:	2301      	movs	r3, #1
 8002606:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002608:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800260c:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800260e:	f107 030c 	add.w	r3, r7, #12
 8002612:	4618      	mov	r0, r3
 8002614:	f004 fd00 	bl	8007018 <HAL_RCCEx_PeriphCLKConfig>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_IRDA_MspInit+0x4e>
    {
      Error_Handler();
 800261e:	f7ff f8c5 	bl	80017ac <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002622:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002626:	f7ff ff47 	bl	80024b8 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800262a:	2002      	movs	r0, #2
 800262c:	f7ff ff02 	bl	8002434 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = RX_IrDA_Pin|USARTx_TX_Pin;
 8002630:	23c0      	movs	r3, #192	; 0xc0
 8002632:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002634:	2302      	movs	r3, #2
 8002636:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	2300      	movs	r3, #0
 800263a:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800263c:	2303      	movs	r3, #3
 800263e:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002640:	2307      	movs	r3, #7
 8002642:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002644:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002648:	4619      	mov	r1, r3
 800264a:	481d      	ldr	r0, [pc, #116]	; (80026c0 <HAL_IRDA_MspInit+0xec>)
 800264c:	f002 faf0 	bl	8004c30 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002650:	4b1c      	ldr	r3, [pc, #112]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 8002652:	4a1d      	ldr	r2, [pc, #116]	; (80026c8 <HAL_IRDA_MspInit+0xf4>)
 8002654:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002656:	4b1b      	ldr	r3, [pc, #108]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 8002658:	2212      	movs	r2, #18
 800265a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800265c:	4b19      	ldr	r3, [pc, #100]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 800265e:	2210      	movs	r2, #16
 8002660:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002662:	4b18      	ldr	r3, [pc, #96]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 8002664:	2200      	movs	r2, #0
 8002666:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002668:	4b16      	ldr	r3, [pc, #88]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 800266a:	2280      	movs	r2, #128	; 0x80
 800266c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800266e:	4b15      	ldr	r3, [pc, #84]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 8002670:	2200      	movs	r2, #0
 8002672:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002674:	4b13      	ldr	r3, [pc, #76]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 8002676:	2200      	movs	r2, #0
 8002678:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800267a:	4b12      	ldr	r3, [pc, #72]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 800267c:	2200      	movs	r2, #0
 800267e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002680:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 8002682:	2200      	movs	r2, #0
 8002684:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002686:	480f      	ldr	r0, [pc, #60]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 8002688:	f001 fc86 	bl	8003f98 <HAL_DMA_Init>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <HAL_IRDA_MspInit+0xc2>
    {
      Error_Handler();
 8002692:	f7ff f88b 	bl	80017ac <Error_Handler>
    }

    __HAL_LINKDMA(irdaHandle,hdmatx,hdma_usart1_tx);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a0a      	ldr	r2, [pc, #40]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 800269a:	631a      	str	r2, [r3, #48]	; 0x30
 800269c:	4a09      	ldr	r2, [pc, #36]	; (80026c4 <HAL_IRDA_MspInit+0xf0>)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 80026a2:	2200      	movs	r2, #0
 80026a4:	2102      	movs	r1, #2
 80026a6:	2024      	movs	r0, #36	; 0x24
 80026a8:	f001 fc3f 	bl	8003f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026ac:	2024      	movs	r0, #36	; 0x24
 80026ae:	f001 fc56 	bl	8003f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80026b2:	bf00      	nop
 80026b4:	3758      	adds	r7, #88	; 0x58
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40013800 	.word	0x40013800
 80026c0:	48000400 	.word	0x48000400
 80026c4:	20000360 	.word	0x20000360
 80026c8:	40020008 	.word	0x40020008

080026cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b096      	sub	sp, #88	; 0x58
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
 80026e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026e4:	f107 030c 	add.w	r3, r7, #12
 80026e8:	2238      	movs	r2, #56	; 0x38
 80026ea:	2100      	movs	r1, #0
 80026ec:	4618      	mov	r0, r3
 80026ee:	f01b f805 	bl	801d6fc <memset>
  if(uartHandle->Instance==USART2)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a2f      	ldr	r2, [pc, #188]	; (80027b4 <HAL_UART_MspInit+0xe8>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d157      	bne.n	80027ac <HAL_UART_MspInit+0xe0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80026fc:	2302      	movs	r3, #2
 80026fe:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002700:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8002704:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002706:	f107 030c 	add.w	r3, r7, #12
 800270a:	4618      	mov	r0, r3
 800270c:	f004 fc84 	bl	8007018 <HAL_RCCEx_PeriphCLKConfig>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002716:	f7ff f849 	bl	80017ac <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800271a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800271e:	f7ff fea1 	bl	8002464 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002722:	2001      	movs	r0, #1
 8002724:	f7ff fe86 	bl	8002434 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2;
 8002728:	230c      	movs	r3, #12
 800272a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272c:	2302      	movs	r3, #2
 800272e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002734:	2300      	movs	r3, #0
 8002736:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002738:	2307      	movs	r3, #7
 800273a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002740:	4619      	mov	r1, r3
 8002742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002746:	f002 fa73 	bl	8004c30 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 800274a:	4b1b      	ldr	r3, [pc, #108]	; (80027b8 <HAL_UART_MspInit+0xec>)
 800274c:	4a1b      	ldr	r2, [pc, #108]	; (80027bc <HAL_UART_MspInit+0xf0>)
 800274e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002750:	4b19      	ldr	r3, [pc, #100]	; (80027b8 <HAL_UART_MspInit+0xec>)
 8002752:	2214      	movs	r2, #20
 8002754:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002756:	4b18      	ldr	r3, [pc, #96]	; (80027b8 <HAL_UART_MspInit+0xec>)
 8002758:	2210      	movs	r2, #16
 800275a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800275c:	4b16      	ldr	r3, [pc, #88]	; (80027b8 <HAL_UART_MspInit+0xec>)
 800275e:	2200      	movs	r2, #0
 8002760:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002762:	4b15      	ldr	r3, [pc, #84]	; (80027b8 <HAL_UART_MspInit+0xec>)
 8002764:	2280      	movs	r2, #128	; 0x80
 8002766:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002768:	4b13      	ldr	r3, [pc, #76]	; (80027b8 <HAL_UART_MspInit+0xec>)
 800276a:	2200      	movs	r2, #0
 800276c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800276e:	4b12      	ldr	r3, [pc, #72]	; (80027b8 <HAL_UART_MspInit+0xec>)
 8002770:	2200      	movs	r2, #0
 8002772:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002774:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <HAL_UART_MspInit+0xec>)
 8002776:	2200      	movs	r2, #0
 8002778:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800277a:	4b0f      	ldr	r3, [pc, #60]	; (80027b8 <HAL_UART_MspInit+0xec>)
 800277c:	2200      	movs	r2, #0
 800277e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002780:	480d      	ldr	r0, [pc, #52]	; (80027b8 <HAL_UART_MspInit+0xec>)
 8002782:	f001 fc09 	bl	8003f98 <HAL_DMA_Init>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 800278c:	f7ff f80e 	bl	80017ac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a09      	ldr	r2, [pc, #36]	; (80027b8 <HAL_UART_MspInit+0xec>)
 8002794:	679a      	str	r2, [r3, #120]	; 0x78
 8002796:	4a08      	ldr	r2, [pc, #32]	; (80027b8 <HAL_UART_MspInit+0xec>)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800279c:	2200      	movs	r2, #0
 800279e:	2100      	movs	r1, #0
 80027a0:	2025      	movs	r0, #37	; 0x25
 80027a2:	f001 fbc2 	bl	8003f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80027a6:	2025      	movs	r0, #37	; 0x25
 80027a8:	f001 fbd9 	bl	8003f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80027ac:	bf00      	nop
 80027ae:	3758      	adds	r7, #88	; 0x58
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40004400 	.word	0x40004400
 80027b8:	200003c0 	.word	0x200003c0
 80027bc:	4002001c 	.word	0x4002001c

080027c0 <HAL_UART_MspDeInit>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a0b      	ldr	r2, [pc, #44]	; (80027fc <HAL_UART_MspDeInit+0x3c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d110      	bne.n	80027f4 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80027d2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80027d6:	f7ff fe5d 	bl	8002494 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_2);
 80027da:	210c      	movs	r1, #12
 80027dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027e0:	f002 fb86 	bl	8004ef0 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027e8:	4618      	mov	r0, r3
 80027ea:	f001 fc7d 	bl	80040e8 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80027ee:	2025      	movs	r0, #37	; 0x25
 80027f0:	f001 fbc3 	bl	8003f7a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40004400 	.word	0x40004400

08002800 <LL_APB1_GRP1_ForceReset>:
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002808:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800280c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800280e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4313      	orrs	r3, r2
 8002816:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	bc80      	pop	{r7}
 8002820:	4770      	bx	lr

08002822 <LL_APB1_GRP1_ReleaseReset>:
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800282a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800282e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	43db      	mvns	r3, r3
 8002834:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002838:	4013      	ands	r3, r2
 800283a:	638b      	str	r3, [r1, #56]	; 0x38
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr
	...

08002848 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002850:	4b06      	ldr	r3, [pc, #24]	; (800286c <LL_EXTI_EnableIT_0_31+0x24>)
 8002852:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002856:	4905      	ldr	r1, [pc, #20]	; (800286c <LL_EXTI_EnableIT_0_31+0x24>)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4313      	orrs	r3, r2
 800285c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	58000800 	.word	0x58000800

08002870 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002878:	4a07      	ldr	r2, [pc, #28]	; (8002898 <vcom_Init+0x28>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 800287e:	f7fe fca9 	bl	80011d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002882:	f7ff fe5b 	bl	800253c <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8002886:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800288a:	f7ff ffdd 	bl	8002848 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 800288e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002890:	4618      	mov	r0, r3
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20000424 	.word	0x20000424

0800289c <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 80028a0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80028a4:	f7ff ffac 	bl	8002800 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 80028a8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80028ac:	f7ff ffb9 	bl	8002822 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 80028b0:	4804      	ldr	r0, [pc, #16]	; (80028c4 <vcom_DeInit+0x28>)
 80028b2:	f7ff ff85 	bl	80027c0 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80028b6:	200f      	movs	r0, #15
 80028b8:	f001 fb5f 	bl	8003f7a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80028bc:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80028be:	4618      	mov	r0, r3
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	200002d0 	.word	0x200002d0

080028c8 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	460b      	mov	r3, r1
 80028d2:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 80028d4:	887b      	ldrh	r3, [r7, #2]
 80028d6:	461a      	mov	r2, r3
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	4804      	ldr	r0, [pc, #16]	; (80028ec <vcom_Trace_DMA+0x24>)
 80028dc:	f005 fdb6 	bl	800844c <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 80028e0:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	200002d0 	.word	0x200002d0

080028f0 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80028f8:	4a19      	ldr	r2, [pc, #100]	; (8002960 <vcom_ReceiveInit+0x70>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80028fe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002902:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8002904:	f107 0308 	add.w	r3, r7, #8
 8002908:	e893 0006 	ldmia.w	r3, {r1, r2}
 800290c:	4815      	ldr	r0, [pc, #84]	; (8002964 <vcom_ReceiveInit+0x74>)
 800290e:	f007 fcae 	bl	800a26e <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8002912:	bf00      	nop
 8002914:	4b13      	ldr	r3, [pc, #76]	; (8002964 <vcom_ReceiveInit+0x74>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800291e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002922:	d0f7      	beq.n	8002914 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8002924:	bf00      	nop
 8002926:	4b0f      	ldr	r3, [pc, #60]	; (8002964 <vcom_ReceiveInit+0x74>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	69db      	ldr	r3, [r3, #28]
 800292c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002930:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002934:	d1f7      	bne.n	8002926 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8002936:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <vcom_ReceiveInit+0x74>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	4b09      	ldr	r3, [pc, #36]	; (8002964 <vcom_ReceiveInit+0x74>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002944:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8002946:	4807      	ldr	r0, [pc, #28]	; (8002964 <vcom_ReceiveInit+0x74>)
 8002948:	f007 fcec 	bl	800a324 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 800294c:	2201      	movs	r2, #1
 800294e:	4906      	ldr	r1, [pc, #24]	; (8002968 <vcom_ReceiveInit+0x78>)
 8002950:	4804      	ldr	r0, [pc, #16]	; (8002964 <vcom_ReceiveInit+0x74>)
 8002952:	f005 fd25 	bl	80083a0 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002956:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002958:	4618      	mov	r0, r3
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000428 	.word	0x20000428
 8002964:	200002d0 	.word	0x200002d0
 8002968:	20000420 	.word	0x20000420

0800296c <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a05      	ldr	r2, [pc, #20]	; (8002990 <HAL_UART_TxCpltCallback+0x24>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d103      	bne.n	8002986 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 800297e:	4b05      	ldr	r3, [pc, #20]	; (8002994 <HAL_UART_TxCpltCallback+0x28>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2000      	movs	r0, #0
 8002984:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002986:	bf00      	nop
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40004400 	.word	0x40004400
 8002994:	20000424 	.word	0x20000424

08002998 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <HAL_UART_RxCpltCallback+0x44>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d113      	bne.n	80029d2 <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 80029aa:	4b0d      	ldr	r3, [pc, #52]	; (80029e0 <HAL_UART_RxCpltCallback+0x48>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00a      	beq.n	80029c8 <HAL_UART_RxCpltCallback+0x30>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d105      	bne.n	80029c8 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 80029bc:	4b08      	ldr	r3, [pc, #32]	; (80029e0 <HAL_UART_RxCpltCallback+0x48>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2200      	movs	r2, #0
 80029c2:	2101      	movs	r1, #1
 80029c4:	4807      	ldr	r0, [pc, #28]	; (80029e4 <HAL_UART_RxCpltCallback+0x4c>)
 80029c6:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80029c8:	2201      	movs	r2, #1
 80029ca:	4906      	ldr	r1, [pc, #24]	; (80029e4 <HAL_UART_RxCpltCallback+0x4c>)
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f005 fce7 	bl	80083a0 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80029d2:	bf00      	nop
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40004400 	.word	0x40004400
 80029e0:	20000428 	.word	0x20000428
 80029e4:	20000420 	.word	0x20000420

080029e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80029e8:	480d      	ldr	r0, [pc, #52]	; (8002a20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80029ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80029ec:	f7ff fade 	bl	8001fac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029f0:	480c      	ldr	r0, [pc, #48]	; (8002a24 <LoopForever+0x6>)
  ldr r1, =_edata
 80029f2:	490d      	ldr	r1, [pc, #52]	; (8002a28 <LoopForever+0xa>)
  ldr r2, =_sidata
 80029f4:	4a0d      	ldr	r2, [pc, #52]	; (8002a2c <LoopForever+0xe>)
  movs r3, #0
 80029f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029f8:	e002      	b.n	8002a00 <LoopCopyDataInit>

080029fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029fe:	3304      	adds	r3, #4

08002a00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a04:	d3f9      	bcc.n	80029fa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a06:	4a0a      	ldr	r2, [pc, #40]	; (8002a30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a08:	4c0a      	ldr	r4, [pc, #40]	; (8002a34 <LoopForever+0x16>)
  movs r3, #0
 8002a0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a0c:	e001      	b.n	8002a12 <LoopFillZerobss>

08002a0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a10:	3204      	adds	r2, #4

08002a12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a14:	d3fb      	bcc.n	8002a0e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002a16:	f01a fe4d 	bl	801d6b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a1a:	f7fe fe2f 	bl	800167c <main>

08002a1e <LoopForever>:

LoopForever:
    b LoopForever
 8002a1e:	e7fe      	b.n	8002a1e <LoopForever>
  ldr   r0, =_estack
 8002a20:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002a24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a28:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 8002a2c:	0801f17c 	.word	0x0801f17c
  ldr r2, =_sbss
 8002a30:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 8002a34:	20002294 	.word	0x20002294

08002a38 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a38:	e7fe      	b.n	8002a38 <ADC_IRQHandler>

08002a3a <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b086      	sub	sp, #24
 8002a3e:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002a40:	1d3b      	adds	r3, r7, #4
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	605a      	str	r2, [r3, #4]
 8002a48:	609a      	str	r2, [r3, #8]
 8002a4a:	60da      	str	r2, [r3, #12]
 8002a4c:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002a4e:	2310      	movs	r3, #16
 8002a50:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002a52:	2301      	movs	r3, #1
 8002a54:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002a5e:	1d3b      	adds	r3, r7, #4
 8002a60:	4619      	mov	r1, r3
 8002a62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a66:	f002 f8e3 	bl	8004c30 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002a6a:	2320      	movs	r3, #32
 8002a6c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002a6e:	1d3b      	adds	r3, r7, #4
 8002a70:	4619      	mov	r1, r3
 8002a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a76:	f002 f8db 	bl	8004c30 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	2120      	movs	r1, #32
 8002a7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a82:	f002 fb03 	bl	800508c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002a86:	2200      	movs	r2, #0
 8002a88:	2110      	movs	r1, #16
 8002a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a8e:	f002 fafd 	bl	800508c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3718      	adds	r7, #24
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	2b03      	cmp	r3, #3
 8002aaa:	d83f      	bhi.n	8002b2c <BSP_RADIO_ConfigRFSwitch+0x90>
 8002aac:	a201      	add	r2, pc, #4	; (adr r2, 8002ab4 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab2:	bf00      	nop
 8002ab4:	08002ac5 	.word	0x08002ac5
 8002ab8:	08002adf 	.word	0x08002adf
 8002abc:	08002af9 	.word	0x08002af9
 8002ac0:	08002b13 	.word	0x08002b13
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2110      	movs	r1, #16
 8002ac8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002acc:	f002 fade 	bl	800508c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2120      	movs	r1, #32
 8002ad4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ad8:	f002 fad8 	bl	800508c <HAL_GPIO_WritePin>
      break;      
 8002adc:	e027      	b.n	8002b2e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002ade:	2201      	movs	r2, #1
 8002ae0:	2110      	movs	r1, #16
 8002ae2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ae6:	f002 fad1 	bl	800508c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002aea:	2200      	movs	r2, #0
 8002aec:	2120      	movs	r1, #32
 8002aee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002af2:	f002 facb 	bl	800508c <HAL_GPIO_WritePin>
      break;
 8002af6:	e01a      	b.n	8002b2e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002af8:	2201      	movs	r2, #1
 8002afa:	2110      	movs	r1, #16
 8002afc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b00:	f002 fac4 	bl	800508c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002b04:	2201      	movs	r2, #1
 8002b06:	2120      	movs	r1, #32
 8002b08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b0c:	f002 fabe 	bl	800508c <HAL_GPIO_WritePin>
      break;
 8002b10:	e00d      	b.n	8002b2e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002b12:	2200      	movs	r2, #0
 8002b14:	2110      	movs	r1, #16
 8002b16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b1a:	f002 fab7 	bl	800508c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002b1e:	2201      	movs	r2, #1
 8002b20:	2120      	movs	r1, #32
 8002b22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b26:	f002 fab1 	bl	800508c <HAL_GPIO_WritePin>
      break;
 8002b2a:	e000      	b.n	8002b2e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002b2c:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002b3c:	2302      	movs	r3, #2
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr

08002b46 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8002b46:	b480      	push	{r7}
 8002b48:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8002b4a:	2301      	movs	r3, #1
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr

08002b54 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8002b58:	2301      	movs	r3, #1
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr

08002b62 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b085      	sub	sp, #20
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	4603      	mov	r3, r0
 8002b6a:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d102      	bne.n	8002b78 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8002b72:	230f      	movs	r3, #15
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	e001      	b.n	8002b7c <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8002b78:	2316      	movs	r3, #22
 8002b7a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3714      	adds	r7, #20
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr

08002b88 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002b8c:	4b04      	ldr	r3, [pc, #16]	; (8002ba0 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	4a03      	ldr	r2, [pc, #12]	; (8002ba0 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002b92:	f023 0301 	bic.w	r3, r3, #1
 8002b96:	6053      	str	r3, [r2, #4]
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	e0042000 	.word	0xe0042000

08002ba4 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002ba8:	4b04      	ldr	r3, [pc, #16]	; (8002bbc <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	4a03      	ldr	r2, [pc, #12]	; (8002bbc <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002bae:	f023 0302 	bic.w	r3, r3, #2
 8002bb2:	6053      	str	r3, [r2, #4]
}
 8002bb4:	bf00      	nop
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr
 8002bbc:	e0042000 	.word	0xe0042000

08002bc0 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002bc4:	4b04      	ldr	r3, [pc, #16]	; (8002bd8 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	4a03      	ldr	r2, [pc, #12]	; (8002bd8 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002bca:	f023 0304 	bic.w	r3, r3, #4
 8002bce:	6053      	str	r3, [r2, #4]
}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr
 8002bd8:	e0042000 	.word	0xe0042000

08002bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002be6:	2003      	movs	r0, #3
 8002be8:	f001 f994 	bl	8003f14 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002bec:	f004 f836 	bl	8006c5c <HAL_RCC_GetHCLKFreq>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	4a09      	ldr	r2, [pc, #36]	; (8002c18 <HAL_Init+0x3c>)
 8002bf4:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bf6:	200f      	movs	r0, #15
 8002bf8:	f7ff f8ce 	bl	8001d98 <HAL_InitTick>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d002      	beq.n	8002c08 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	71fb      	strb	r3, [r7, #7]
 8002c06:	e001      	b.n	8002c0c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c08:	f7fe fe8c 	bl	8001924 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000000 	.word	0x20000000

08002c1c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002c20:	4b02      	ldr	r3, [pc, #8]	; (8002c2c <HAL_GetUIDw0+0x10>)
 8002c22:	681b      	ldr	r3, [r3, #0]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr
 8002c2c:	1fff7590 	.word	0x1fff7590

08002c30 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002c34:	4b02      	ldr	r3, [pc, #8]	; (8002c40 <HAL_GetUIDw1+0x10>)
 8002c36:	681b      	ldr	r3, [r3, #0]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr
 8002c40:	1fff7594 	.word	0x1fff7594

08002c44 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002c48:	4b02      	ldr	r3, [pc, #8]	; (8002c54 <HAL_GetUIDw2+0x10>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr
 8002c54:	1fff7598 	.word	0x1fff7598

08002c58 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8002c5c:	f7ff ff94 	bl	8002b88 <LL_DBGMCU_DisableDBGSleepMode>
}
 8002c60:	bf00      	nop
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8002c68:	f7ff ff9c 	bl	8002ba4 <LL_DBGMCU_DisableDBGStopMode>
}
 8002c6c:	bf00      	nop
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8002c74:	f7ff ffa4 	bl	8002bc0 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8002c78:	bf00      	nop
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	431a      	orrs	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	601a      	str	r2, [r3, #0]
}
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr

08002ca0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bc80      	pop	{r7}
 8002cb8:	4770      	bx	lr

08002cba <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b085      	sub	sp, #20
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	60f8      	str	r0, [r7, #12]
 8002cc2:	60b9      	str	r1, [r7, #8]
 8002cc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	695a      	ldr	r2, [r3, #20]
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2107      	movs	r1, #7
 8002cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	401a      	ands	r2, r3
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr

08002cf6 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	695a      	ldr	r2, [r3, #20]
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	2107      	movs	r1, #7
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bc80      	pop	{r7}
 8002d24:	4770      	bx	lr

08002d26 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e000      	b.n	8002d40 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr

08002d4a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b085      	sub	sp, #20
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	210f      	movs	r1, #15
 8002d62:	fa01 f303 	lsl.w	r3, r1, r3
 8002d66:	43db      	mvns	r3, r3
 8002d68:	401a      	ands	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	0e9b      	lsrs	r3, r3, #26
 8002d6e:	f003 010f 	and.w	r1, r3, #15
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	f003 031f 	and.w	r3, r3, #31
 8002d78:	fa01 f303 	lsl.w	r3, r1, r3
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d82:	bf00      	nop
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002da0:	431a      	orrs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr

08002db0 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr

08002dd6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b085      	sub	sp, #20
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	60f8      	str	r0, [r7, #12]
 8002dde:	60b9      	str	r1, [r7, #8]
 8002de0:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	695a      	ldr	r2, [r3, #20]
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	021b      	lsls	r3, r3, #8
 8002dea:	43db      	mvns	r3, r3
 8002dec:	401a      	ands	r2, r3
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	0219      	lsls	r1, r3, #8
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	400b      	ands	r3, r1
 8002df6:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8002dfa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002e04:	bf00      	nop
 8002e06:	3714      	adds	r7, #20
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bc80      	pop	{r7}
 8002e0c:	4770      	bx	lr

08002e0e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002e1e:	f023 0317 	bic.w	r3, r3, #23
 8002e22:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e2a:	bf00      	nop
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr

08002e34 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002e44:	f023 0317 	bic.w	r3, r3, #23
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6093      	str	r3, [r2, #8]
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr

08002e56 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b083      	sub	sp, #12
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e6a:	d101      	bne.n	8002e70 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e000      	b.n	8002e72 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e8c:	f023 0317 	bic.w	r3, r3, #23
 8002e90:	f043 0201 	orr.w	r2, r3, #1
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc80      	pop	{r7}
 8002ea0:	4770      	bx	lr

08002ea2 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002eb2:	f023 0317 	bic.w	r3, r3, #23
 8002eb6:	f043 0202 	orr.w	r2, r3, #2
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr

08002ec8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d101      	bne.n	8002ee0 <LL_ADC_IsEnabled+0x18>
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <LL_ADC_IsEnabled+0x1a>
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d101      	bne.n	8002f04 <LL_ADC_IsDisableOngoing+0x18>
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <LL_ADC_IsDisableOngoing+0x1a>
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bc80      	pop	{r7}
 8002f0e:	4770      	bx	lr

08002f10 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f20:	f023 0317 	bic.w	r3, r3, #23
 8002f24:	f043 0204 	orr.w	r2, r3, #4
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bc80      	pop	{r7}
 8002f34:	4770      	bx	lr

08002f36 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f46:	f023 0317 	bic.w	r3, r3, #23
 8002f4a:	f043 0210 	orr.w	r2, r3, #16
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 0304 	and.w	r3, r3, #4
 8002f6c:	2b04      	cmp	r3, #4
 8002f6e:	d101      	bne.n	8002f74 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr

08002f80 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b088      	sub	sp, #32
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e19e      	b.n	80032e0 <HAL_ADC_Init+0x360>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d109      	bne.n	8002fc4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7fe f847 	bl	8001044 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff44 	bl	8002e56 <LL_ADC_IsInternalRegulatorEnabled>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d115      	bne.n	8003000 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ff18 	bl	8002e0e <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fde:	4b99      	ldr	r3, [pc, #612]	; (8003244 <HAL_ADC_Init+0x2c4>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	099b      	lsrs	r3, r3, #6
 8002fe4:	4a98      	ldr	r2, [pc, #608]	; (8003248 <HAL_ADC_Init+0x2c8>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	099b      	lsrs	r3, r3, #6
 8002fec:	3301      	adds	r3, #1
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ff2:	e002      	b.n	8002ffa <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1f9      	bne.n	8002ff4 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff ff26 	bl	8002e56 <LL_ADC_IsInternalRegulatorEnabled>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10d      	bne.n	800302c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003014:	f043 0210 	orr.w	r2, r3, #16
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003020:	f043 0201 	orr.w	r2, r3, #1
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff ff93 	bl	8002f5c <LL_ADC_REG_IsConversionOngoing>
 8003036:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800303c:	f003 0310 	and.w	r3, r3, #16
 8003040:	2b00      	cmp	r3, #0
 8003042:	f040 8144 	bne.w	80032ce <HAL_ADC_Init+0x34e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2b00      	cmp	r3, #0
 800304a:	f040 8140 	bne.w	80032ce <HAL_ADC_Init+0x34e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003052:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003056:	f043 0202 	orr.w	r2, r3, #2
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff ff30 	bl	8002ec8 <LL_ADC_IsEnabled>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	f040 80a7 	bne.w	80031be <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	7e1b      	ldrb	r3, [r3, #24]
 8003078:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800307a:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	7e5b      	ldrb	r3, [r3, #25]
 8003080:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003082:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	7e9b      	ldrb	r3, [r3, #26]
 8003088:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800308a:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003090:	2a00      	cmp	r2, #0
 8003092:	d002      	beq.n	800309a <HAL_ADC_Init+0x11a>
 8003094:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003098:	e000      	b.n	800309c <HAL_ADC_Init+0x11c>
 800309a:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800309c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80030a2:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	da04      	bge.n	80030b6 <HAL_ADC_Init+0x136>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030b4:	e001      	b.n	80030ba <HAL_ADC_Init+0x13a>
 80030b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                   hadc->Init.DataAlign                                           |
 80030ba:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80030c2:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80030c4:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d114      	bne.n	8003100 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	7e9b      	ldrb	r3, [r3, #26]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d104      	bne.n	80030e8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030e4:	61bb      	str	r3, [r7, #24]
 80030e6:	e00b      	b.n	8003100 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ec:	f043 0220 	orr.w	r2, r3, #32
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f8:	f043 0201 	orr.w	r2, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	2b00      	cmp	r3, #0
 8003106:	d009      	beq.n	800311c <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310c:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003114:	4313      	orrs	r3, r2
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4313      	orrs	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8003126:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	69b9      	ldr	r1, [r7, #24]
 8003130:	430b      	orrs	r3, r1
 8003132:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003140:	4313      	orrs	r3, r2
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	4313      	orrs	r3, r2
 8003146:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800314e:	2b01      	cmp	r3, #1
 8003150:	d111      	bne.n	8003176 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800315e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003164:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800316a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	4313      	orrs	r3, r2
 8003170:	f043 0301 	orr.w	r3, r3, #1
 8003174:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	691a      	ldr	r2, [r3, #16]
 800317c:	4b33      	ldr	r3, [pc, #204]	; (800324c <HAL_ADC_Init+0x2cc>)
 800317e:	4013      	ands	r3, r2
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6812      	ldr	r2, [r2, #0]
 8003184:	6979      	ldr	r1, [r7, #20]
 8003186:	430b      	orrs	r3, r1
 8003188:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003192:	d014      	beq.n	80031be <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800319c:	d00f      	beq.n	80031be <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80031a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031a6:	d00a      	beq.n	80031be <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 80031a8:	4b29      	ldr	r3, [pc, #164]	; (8003250 <HAL_ADC_Init+0x2d0>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80031b8:	4925      	ldr	r1, [pc, #148]	; (8003250 <HAL_ADC_Init+0x2d0>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031c6:	461a      	mov	r2, r3
 80031c8:	2100      	movs	r1, #0
 80031ca:	f7ff fd76 	bl	8002cba <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6818      	ldr	r0, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d6:	461a      	mov	r2, r3
 80031d8:	491e      	ldr	r1, [pc, #120]	; (8003254 <HAL_ADC_Init+0x2d4>)
 80031da:	f7ff fd6e 	bl	8002cba <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d108      	bne.n	80031f8 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f062 020f 	orn	r2, r2, #15
 80031f4:	629a      	str	r2, [r3, #40]	; 0x28
 80031f6:	e042      	b.n	800327e <HAL_ADC_Init+0x2fe>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003200:	d13d      	bne.n	800327e <HAL_ADC_Init+0x2fe>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8003202:	2300      	movs	r3, #0
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	e00c      	b.n	8003222 <HAL_ADC_Init+0x2a2>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	fa22 f303 	lsr.w	r3, r2, r3
 8003214:	f003 030f 	and.w	r3, r3, #15
 8003218:	2b0f      	cmp	r3, #15
 800321a:	d006      	beq.n	800322a <HAL_ADC_Init+0x2aa>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	3301      	adds	r3, #1
 8003220:	613b      	str	r3, [r7, #16]
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	2b07      	cmp	r3, #7
 8003226:	d9ef      	bls.n	8003208 <HAL_ADC_Init+0x288>
 8003228:	e000      	b.n	800322c <HAL_ADC_Init+0x2ac>
            ADC_CHSELR_SQ1)
        {
          break;
 800322a:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d112      	bne.n	8003258 <HAL_ADC_Init+0x2d8>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f062 020f 	orn	r2, r2, #15
 8003240:	629a      	str	r2, [r3, #40]	; 0x28
 8003242:	e01c      	b.n	800327e <HAL_ADC_Init+0x2fe>
 8003244:	20000000 	.word	0x20000000
 8003248:	053e2d63 	.word	0x053e2d63
 800324c:	1ffffc02 	.word	0x1ffffc02
 8003250:	40012708 	.word	0x40012708
 8003254:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	3b01      	subs	r3, #1
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	f003 031c 	and.w	r3, r3, #28
 800326a:	f06f 020f 	mvn.w	r2, #15
 800326e:	fa02 f103 	lsl.w	r1, r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2100      	movs	r1, #0
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff fd36 	bl	8002cf6 <LL_ADC_GetSamplingTimeCommonChannels>
 800328a:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003290:	429a      	cmp	r2, r3
 8003292:	d10b      	bne.n	80032ac <HAL_ADC_Init+0x32c>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329e:	f023 0303 	bic.w	r3, r3, #3
 80032a2:	f043 0201 	orr.w	r2, r3, #1
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80032aa:	e018      	b.n	80032de <HAL_ADC_Init+0x35e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b0:	f023 0312 	bic.w	r3, r3, #18
 80032b4:	f043 0210 	orr.w	r2, r3, #16
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c0:	f043 0201 	orr.w	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80032cc:	e007      	b.n	80032de <HAL_ADC_Init+0x35e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d2:	f043 0210 	orr.w	r2, r3, #16
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 80032de:	7ffb      	ldrb	r3, [r7, #31]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3720      	adds	r7, #32
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e06a      	b.n	80033d0 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032fe:	f043 0202 	orr.w	r2, r3, #2
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 fabe 	bl	8003888 <ADC_ConversionStop>
 800330c:	4603      	mov	r3, r0
 800330e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10f      	bne.n	8003336 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 fb82 	bl	8003a20 <ADC_Disable>
 800331c:	4603      	mov	r3, r0
 800331e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003320:	7bfb      	ldrb	r3, [r7, #15]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d102      	bne.n	800332c <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff fd7f 	bl	8002e34 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	6812      	ldr	r2, [r2, #0]
 8003340:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8003344:	f023 0303 	bic.w	r3, r3, #3
 8003348:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f240 329f 	movw	r2, #927	; 0x39f
 8003352:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68d9      	ldr	r1, [r3, #12]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	4b1e      	ldr	r3, [pc, #120]	; (80033d8 <HAL_ADC_DeInit+0xf0>)
 8003360:	400b      	ands	r3, r1
 8003362:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	691a      	ldr	r2, [r3, #16]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8003372:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	695a      	ldr	r2, [r3, #20]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0207 	bic.w	r2, r2, #7
 8003382:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6a1a      	ldr	r2, [r3, #32]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8003392:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2200      	movs	r2, #0
 80033a0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 80033a2:	4b0e      	ldr	r3, [pc, #56]	; (80033dc <HAL_ADC_DeInit+0xf4>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a0d      	ldr	r2, [pc, #52]	; (80033dc <HAL_ADC_DeInit+0xf4>)
 80033a8:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 80033ac:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7fd fe5c 	bl	800106c <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	659a      	str	r2, [r3, #88]	; 0x58

  __HAL_UNLOCK(hadc);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 80033ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	833e0200 	.word	0x833e0200
 80033dc:	40012708 	.word	0x40012708

080033e0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff fdb5 	bl	8002f5c <LL_ADC_REG_IsConversionOngoing>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d132      	bne.n	800345e <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_ADC_Start+0x26>
 8003402:	2302      	movs	r3, #2
 8003404:	e02e      	b.n	8003464 <HAL_ADC_Start+0x84>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 fa80 	bl	8003914 <ADC_Enable>
 8003414:	4603      	mov	r3, r0
 8003416:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003418:	7bfb      	ldrb	r3, [r7, #15]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d11a      	bne.n	8003454 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003422:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003426:	f023 0301 	bic.w	r3, r3, #1
 800342a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	221c      	movs	r2, #28
 800343e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff fd5f 	bl	8002f10 <LL_ADC_REG_StartConversion>
 8003452:	e006      	b.n	8003462 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800345c:	e001      	b.n	8003462 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800345e:	2302      	movs	r3, #2
 8003460:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8003462:	7bfb      	ldrb	r3, [r7, #15]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_ADC_Stop+0x16>
 800347e:	2302      	movs	r3, #2
 8003480:	e022      	b.n	80034c8 <HAL_ADC_Stop+0x5c>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 f9fc 	bl	8003888 <ADC_ConversionStop>
 8003490:	4603      	mov	r3, r0
 8003492:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003494:	7bfb      	ldrb	r3, [r7, #15]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d111      	bne.n	80034be <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 fac0 	bl	8003a20 <ADC_Disable>
 80034a0:	4603      	mov	r3, r0
 80034a2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d109      	bne.n	80034be <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034b2:	f023 0301 	bic.w	r3, r3, #1
 80034b6:	f043 0201 	orr.w	r2, r3, #1
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d102      	bne.n	80034e8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80034e2:	2308      	movs	r3, #8
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	e010      	b.n	800350a <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d007      	beq.n	8003506 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034fa:	f043 0220 	orr.w	r2, r3, #32
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e077      	b.n	80035f6 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8003506:	2304      	movs	r3, #4
 8003508:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800350a:	f7fe fc4f 	bl	8001dac <HAL_GetTick>
 800350e:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003510:	e021      	b.n	8003556 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003518:	d01d      	beq.n	8003556 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800351a:	f7fe fc47 	bl	8001dac <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	429a      	cmp	r2, r3
 8003528:	d302      	bcc.n	8003530 <HAL_ADC_PollForConversion+0x60>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d112      	bne.n	8003556 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	4013      	ands	r3, r2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10b      	bne.n	8003556 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003542:	f043 0204 	orr.w	r2, r3, #4
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e04f      	b.n	80035f6 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	4013      	ands	r3, r2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0d6      	beq.n	8003512 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003568:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f7ff fbd6 	bl	8002d26 <LL_ADC_REG_IsTriggerSourceSWStart>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d031      	beq.n	80035e4 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	7e9b      	ldrb	r3, [r3, #26]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d12d      	bne.n	80035e4 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0308 	and.w	r3, r3, #8
 8003592:	2b08      	cmp	r3, #8
 8003594:	d126      	bne.n	80035e4 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff fcde 	bl	8002f5c <LL_ADC_REG_IsConversionOngoing>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d112      	bne.n	80035cc <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 020c 	bic.w	r2, r2, #12
 80035b4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035be:	f023 0301 	bic.w	r3, r3, #1
 80035c2:	f043 0201 	orr.w	r2, r3, #1
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	659a      	str	r2, [r3, #88]	; 0x58
 80035ca:	e00b      	b.n	80035e4 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d0:	f043 0220 	orr.w	r2, r3, #32
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035dc:	f043 0201 	orr.w	r2, r3, #1
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	7e1b      	ldrb	r3, [r3, #24]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d103      	bne.n	80035f4 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	220c      	movs	r2, #12
 80035f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80035fe:	b480      	push	{r7}
 8003600:	b083      	sub	sp, #12
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800360c:	4618      	mov	r0, r3
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr
	...

08003618 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b088      	sub	sp, #32
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003626:	2300      	movs	r3, #0
 8003628:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x28>
 800363c:	2302      	movs	r3, #2
 800363e:	e110      	b.n	8003862 <HAL_ADC_ConfigChannel+0x24a>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff fc85 	bl	8002f5c <LL_ADC_REG_IsConversionOngoing>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	f040 80f7 	bne.w	8003848 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2b02      	cmp	r3, #2
 8003660:	f000 80b1 	beq.w	80037c6 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800366c:	d004      	beq.n	8003678 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003672:	4a7e      	ldr	r2, [pc, #504]	; (800386c <HAL_ADC_ConfigChannel+0x254>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d108      	bne.n	800368a <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4619      	mov	r1, r3
 8003682:	4610      	mov	r0, r2
 8003684:	f7ff fb82 	bl	8002d8c <LL_ADC_REG_SetSequencerChAdd>
 8003688:	e041      	b.n	800370e <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 031f 	and.w	r3, r3, #31
 8003696:	210f      	movs	r1, #15
 8003698:	fa01 f303 	lsl.w	r3, r1, r3
 800369c:	43db      	mvns	r3, r3
 800369e:	401a      	ands	r2, r3
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d105      	bne.n	80036b8 <HAL_ADC_ConfigChannel+0xa0>
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	0e9b      	lsrs	r3, r3, #26
 80036b2:	f003 031f 	and.w	r3, r3, #31
 80036b6:	e011      	b.n	80036dc <HAL_ADC_ConfigChannel+0xc4>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	fa93 f3a3 	rbit	r3, r3
 80036c4:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80036d0:	2320      	movs	r3, #32
 80036d2:	e003      	b.n	80036dc <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	fab3 f383 	clz	r3, r3
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	6839      	ldr	r1, [r7, #0]
 80036de:	6849      	ldr	r1, [r1, #4]
 80036e0:	f001 011f 	and.w	r1, r1, #31
 80036e4:	408b      	lsls	r3, r1
 80036e6:	431a      	orrs	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	089b      	lsrs	r3, r3, #2
 80036f2:	1c5a      	adds	r2, r3, #1
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d808      	bhi.n	800370e <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6818      	ldr	r0, [r3, #0]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	461a      	mov	r2, r3
 800370a:	f7ff fb1e 	bl	8002d4a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6818      	ldr	r0, [r3, #0]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	6819      	ldr	r1, [r3, #0]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	461a      	mov	r2, r3
 800371c:	f7ff fb5b 	bl	8002dd6 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2b00      	cmp	r3, #0
 8003726:	f280 8097 	bge.w	8003858 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800372a:	4851      	ldr	r0, [pc, #324]	; (8003870 <HAL_ADC_ConfigChannel+0x258>)
 800372c:	f7ff fab8 	bl	8002ca0 <LL_ADC_GetCommonPathInternalCh>
 8003730:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a4f      	ldr	r2, [pc, #316]	; (8003874 <HAL_ADC_ConfigChannel+0x25c>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d120      	bne.n	800377e <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003742:	2b00      	cmp	r3, #0
 8003744:	d11b      	bne.n	800377e <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800374c:	4619      	mov	r1, r3
 800374e:	4848      	ldr	r0, [pc, #288]	; (8003870 <HAL_ADC_ConfigChannel+0x258>)
 8003750:	f7ff fa94 	bl	8002c7c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003754:	4b48      	ldr	r3, [pc, #288]	; (8003878 <HAL_ADC_ConfigChannel+0x260>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	099b      	lsrs	r3, r3, #6
 800375a:	4a48      	ldr	r2, [pc, #288]	; (800387c <HAL_ADC_ConfigChannel+0x264>)
 800375c:	fba2 2303 	umull	r2, r3, r2, r3
 8003760:	099b      	lsrs	r3, r3, #6
 8003762:	1c5a      	adds	r2, r3, #1
 8003764:	4613      	mov	r3, r2
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	4413      	add	r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800376e:	e002      	b.n	8003776 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	3b01      	subs	r3, #1
 8003774:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1f9      	bne.n	8003770 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800377c:	e06c      	b.n	8003858 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a3f      	ldr	r2, [pc, #252]	; (8003880 <HAL_ADC_ConfigChannel+0x268>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d10c      	bne.n	80037a2 <HAL_ADC_ConfigChannel+0x18a>
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d107      	bne.n	80037a2 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003798:	4619      	mov	r1, r3
 800379a:	4835      	ldr	r0, [pc, #212]	; (8003870 <HAL_ADC_ConfigChannel+0x258>)
 800379c:	f7ff fa6e 	bl	8002c7c <LL_ADC_SetCommonPathInternalCh>
 80037a0:	e05a      	b.n	8003858 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a37      	ldr	r2, [pc, #220]	; (8003884 <HAL_ADC_ConfigChannel+0x26c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d155      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d150      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037bc:	4619      	mov	r1, r3
 80037be:	482c      	ldr	r0, [pc, #176]	; (8003870 <HAL_ADC_ConfigChannel+0x258>)
 80037c0:	f7ff fa5c 	bl	8002c7c <LL_ADC_SetCommonPathInternalCh>
 80037c4:	e048      	b.n	8003858 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037ce:	d004      	beq.n	80037da <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80037d4:	4a25      	ldr	r2, [pc, #148]	; (800386c <HAL_ADC_ConfigChannel+0x254>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d107      	bne.n	80037ea <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4619      	mov	r1, r3
 80037e4:	4610      	mov	r0, r2
 80037e6:	f7ff fae3 	bl	8002db0 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	da32      	bge.n	8003858 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037f2:	481f      	ldr	r0, [pc, #124]	; (8003870 <HAL_ADC_ConfigChannel+0x258>)
 80037f4:	f7ff fa54 	bl	8002ca0 <LL_ADC_GetCommonPathInternalCh>
 80037f8:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a1d      	ldr	r2, [pc, #116]	; (8003874 <HAL_ADC_ConfigChannel+0x25c>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d107      	bne.n	8003814 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800380a:	4619      	mov	r1, r3
 800380c:	4818      	ldr	r0, [pc, #96]	; (8003870 <HAL_ADC_ConfigChannel+0x258>)
 800380e:	f7ff fa35 	bl	8002c7c <LL_ADC_SetCommonPathInternalCh>
 8003812:	e021      	b.n	8003858 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a19      	ldr	r2, [pc, #100]	; (8003880 <HAL_ADC_ConfigChannel+0x268>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d107      	bne.n	800382e <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003824:	4619      	mov	r1, r3
 8003826:	4812      	ldr	r0, [pc, #72]	; (8003870 <HAL_ADC_ConfigChannel+0x258>)
 8003828:	f7ff fa28 	bl	8002c7c <LL_ADC_SetCommonPathInternalCh>
 800382c:	e014      	b.n	8003858 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a14      	ldr	r2, [pc, #80]	; (8003884 <HAL_ADC_ConfigChannel+0x26c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d10f      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800383e:	4619      	mov	r1, r3
 8003840:	480b      	ldr	r0, [pc, #44]	; (8003870 <HAL_ADC_ConfigChannel+0x258>)
 8003842:	f7ff fa1b 	bl	8002c7c <LL_ADC_SetCommonPathInternalCh>
 8003846:	e007      	b.n	8003858 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384c:	f043 0220 	orr.w	r2, r3, #32
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003860:	7ffb      	ldrb	r3, [r7, #31]
}
 8003862:	4618      	mov	r0, r3
 8003864:	3720      	adds	r7, #32
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	80000004 	.word	0x80000004
 8003870:	40012708 	.word	0x40012708
 8003874:	b0001000 	.word	0xb0001000
 8003878:	20000000 	.word	0x20000000
 800387c:	053e2d63 	.word	0x053e2d63
 8003880:	b8004000 	.word	0xb8004000
 8003884:	b4002000 	.word	0xb4002000

08003888 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff fb61 	bl	8002f5c <LL_ADC_REG_IsConversionOngoing>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d033      	beq.n	8003908 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff fb21 	bl	8002eec <LL_ADC_IsDisableOngoing>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d104      	bne.n	80038ba <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff fb3e 	bl	8002f36 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038ba:	f7fe fa77 	bl	8001dac <HAL_GetTick>
 80038be:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80038c0:	e01b      	b.n	80038fa <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80038c2:	f7fe fa73 	bl	8001dac <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d914      	bls.n	80038fa <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 0304 	and.w	r3, r3, #4
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00d      	beq.n	80038fa <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e2:	f043 0210 	orr.w	r2, r3, #16
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ee:	f043 0201 	orr.w	r2, r3, #1
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e007      	b.n	800390a <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f003 0304 	and.w	r3, r3, #4
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1dc      	bne.n	80038c2 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
	...

08003914 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800391c:	2300      	movs	r3, #0
 800391e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff facf 	bl	8002ec8 <LL_ADC_IsEnabled>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d169      	bne.n	8003a04 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	4b36      	ldr	r3, [pc, #216]	; (8003a10 <ADC_Enable+0xfc>)
 8003938:	4013      	ands	r3, r2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00d      	beq.n	800395a <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003942:	f043 0210 	orr.w	r2, r3, #16
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800394e:	f043 0201 	orr.w	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e055      	b.n	8003a06 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff fa8c 	bl	8002e7c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003964:	482b      	ldr	r0, [pc, #172]	; (8003a14 <ADC_Enable+0x100>)
 8003966:	f7ff f99b 	bl	8002ca0 <LL_ADC_GetCommonPathInternalCh>
 800396a:	4603      	mov	r3, r0
 800396c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00f      	beq.n	8003994 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003974:	4b28      	ldr	r3, [pc, #160]	; (8003a18 <ADC_Enable+0x104>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	099b      	lsrs	r3, r3, #6
 800397a:	4a28      	ldr	r2, [pc, #160]	; (8003a1c <ADC_Enable+0x108>)
 800397c:	fba2 2303 	umull	r2, r3, r2, r3
 8003980:	099b      	lsrs	r3, r3, #6
 8003982:	3301      	adds	r3, #1
 8003984:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003986:	e002      	b.n	800398e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	3b01      	subs	r3, #1
 800398c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1f9      	bne.n	8003988 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	7e5b      	ldrb	r3, [r3, #25]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d033      	beq.n	8003a04 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800399c:	f7fe fa06 	bl	8001dac <HAL_GetTick>
 80039a0:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039a2:	e028      	b.n	80039f6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff fa8d 	bl	8002ec8 <LL_ADC_IsEnabled>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d104      	bne.n	80039be <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7ff fa5f 	bl	8002e7c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039be:	f7fe f9f5 	bl	8001dac <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d914      	bls.n	80039f6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d00d      	beq.n	80039f6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039de:	f043 0210 	orr.w	r2, r3, #16
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ea:	f043 0201 	orr.w	r2, r3, #1
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e007      	b.n	8003a06 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d1cf      	bne.n	80039a4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	80000017 	.word	0x80000017
 8003a14:	40012708 	.word	0x40012708
 8003a18:	20000000 	.word	0x20000000
 8003a1c:	053e2d63 	.word	0x053e2d63

08003a20 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff fa5d 	bl	8002eec <LL_ADC_IsDisableOngoing>
 8003a32:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff fa45 	bl	8002ec8 <LL_ADC_IsEnabled>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d047      	beq.n	8003ad4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d144      	bne.n	8003ad4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0305 	and.w	r3, r3, #5
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d10c      	bne.n	8003a72 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff fa20 	bl	8002ea2 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2203      	movs	r2, #3
 8003a68:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a6a:	f7fe f99f 	bl	8001dac <HAL_GetTick>
 8003a6e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a70:	e029      	b.n	8003ac6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a76:	f043 0210 	orr.w	r2, r3, #16
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a82:	f043 0201 	orr.w	r2, r3, #1
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e023      	b.n	8003ad6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a8e:	f7fe f98d 	bl	8001dac <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d914      	bls.n	8003ac6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00d      	beq.n	8003ac6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aae:	f043 0210 	orr.w	r2, r3, #16
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aba:	f043 0201 	orr.w	r2, r3, #1
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e007      	b.n	8003ad6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f003 0301 	and.w	r3, r3, #1
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1dc      	bne.n	8003a8e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <LL_ADC_SetCalibrationFactor>:
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
 8003ae6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003aee:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr

08003b06 <LL_ADC_GetCalibrationFactor>:
{
 8003b06:	b480      	push	{r7}
 8003b08:	b083      	sub	sp, #12
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003b14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bc80      	pop	{r7}
 8003b20:	4770      	bx	lr

08003b22 <LL_ADC_Enable>:
{
 8003b22:	b480      	push	{r7}
 8003b24:	b083      	sub	sp, #12
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b32:	f023 0317 	bic.w	r3, r3, #23
 8003b36:	f043 0201 	orr.w	r2, r3, #1
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	609a      	str	r2, [r3, #8]
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <LL_ADC_Disable>:
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b58:	f023 0317 	bic.w	r3, r3, #23
 8003b5c:	f043 0202 	orr.w	r2, r3, #2
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	609a      	str	r2, [r3, #8]
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bc80      	pop	{r7}
 8003b6c:	4770      	bx	lr

08003b6e <LL_ADC_IsEnabled>:
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d101      	bne.n	8003b86 <LL_ADC_IsEnabled+0x18>
 8003b82:	2301      	movs	r3, #1
 8003b84:	e000      	b.n	8003b88 <LL_ADC_IsEnabled+0x1a>
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr

08003b92 <LL_ADC_StartCalibration>:
{
 8003b92:	b480      	push	{r7}
 8003b94:	b083      	sub	sp, #12
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ba2:	f023 0317 	bic.w	r3, r3, #23
 8003ba6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	609a      	str	r2, [r3, #8]
}
 8003bae:	bf00      	nop
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bc80      	pop	{r7}
 8003bb6:	4770      	bx	lr

08003bb8 <LL_ADC_IsCalibrationOnGoing>:
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003bc8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003bcc:	d101      	bne.n	8003bd2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e000      	b.n	8003bd4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr

08003bde <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b088      	sub	sp, #32
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8003bea:	2300      	movs	r3, #0
 8003bec:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d101      	bne.n	8003bfc <HAL_ADCEx_Calibration_Start+0x1e>
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	e0b9      	b.n	8003d70 <HAL_ADCEx_Calibration_Start+0x192>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f7ff ff0b 	bl	8003a20 <ADC_Disable>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff ffab 	bl	8003b6e <LL_ADC_IsEnabled>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f040 809d 	bne.w	8003d5a <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c24:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003c28:	f043 0202 	orr.w	r2, r3, #2
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68da      	ldr	r2, [r3, #12]
 8003c36:	f248 0303 	movw	r3, #32771	; 0x8003
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	6812      	ldr	r2, [r2, #0]
 8003c48:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c4c:	f023 0303 	bic.w	r3, r3, #3
 8003c50:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003c52:	2300      	movs	r3, #0
 8003c54:	61fb      	str	r3, [r7, #28]
 8003c56:	e02e      	b.n	8003cb6 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7ff ff98 	bl	8003b92 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c62:	e014      	b.n	8003c8e <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	3301      	adds	r3, #1
 8003c68:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003c70:	d30d      	bcc.n	8003c8e <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c76:	f023 0312 	bic.w	r3, r3, #18
 8003c7a:	f043 0210 	orr.w	r2, r3, #16
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e070      	b.n	8003d70 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff ff90 	bl	8003bb8 <LL_ADC_IsCalibrationOnGoing>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1e2      	bne.n	8003c64 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7ff ff2f 	bl	8003b06 <LL_ADC_GetCalibrationFactor>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	4413      	add	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	61fb      	str	r3, [r7, #28]
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	2b07      	cmp	r3, #7
 8003cba:	d9cd      	bls.n	8003c58 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc4:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7ff ff29 	bl	8003b22 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	69b9      	ldr	r1, [r7, #24]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff ff01 	bl	8003ade <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff ff31 	bl	8003b48 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ce6:	f7fe f861 	bl	8001dac <HAL_GetTick>
 8003cea:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003cec:	e01c      	b.n	8003d28 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cee:	f7fe f85d 	bl	8001dac <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d915      	bls.n	8003d28 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff ff34 	bl	8003b6e <LL_ADC_IsEnabled>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00d      	beq.n	8003d28 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d10:	f043 0210 	orr.w	r2, r3, #16
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d1c:	f043 0201 	orr.w	r2, r3, #1
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e023      	b.n	8003d70 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ff1e 	bl	8003b6e <LL_ADC_IsEnabled>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1da      	bne.n	8003cee <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68d9      	ldr	r1, [r3, #12]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d4c:	f023 0303 	bic.w	r3, r3, #3
 8003d50:	f043 0201 	orr.w	r2, r3, #1
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	659a      	str	r2, [r3, #88]	; 0x58
 8003d58:	e005      	b.n	8003d66 <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5e:	f043 0210 	orr.w	r2, r3, #16
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3720      	adds	r7, #32
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f003 0307 	and.w	r3, r3, #7
 8003d86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d88:	4b0c      	ldr	r3, [pc, #48]	; (8003dbc <__NVIC_SetPriorityGrouping+0x44>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d8e:	68ba      	ldr	r2, [r7, #8]
 8003d90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d94:	4013      	ands	r3, r2
 8003d96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003da0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003da4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003daa:	4a04      	ldr	r2, [pc, #16]	; (8003dbc <__NVIC_SetPriorityGrouping+0x44>)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	60d3      	str	r3, [r2, #12]
}
 8003db0:	bf00      	nop
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bc80      	pop	{r7}
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	e000ed00 	.word	0xe000ed00

08003dc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dc4:	4b04      	ldr	r3, [pc, #16]	; (8003dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	0a1b      	lsrs	r3, r3, #8
 8003dca:	f003 0307 	and.w	r3, r3, #7
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bc80      	pop	{r7}
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	e000ed00 	.word	0xe000ed00

08003ddc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	4603      	mov	r3, r0
 8003de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	db0b      	blt.n	8003e06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dee:	79fb      	ldrb	r3, [r7, #7]
 8003df0:	f003 021f 	and.w	r2, r3, #31
 8003df4:	4906      	ldr	r1, [pc, #24]	; (8003e10 <__NVIC_EnableIRQ+0x34>)
 8003df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfa:	095b      	lsrs	r3, r3, #5
 8003dfc:	2001      	movs	r0, #1
 8003dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8003e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e06:	bf00      	nop
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bc80      	pop	{r7}
 8003e0e:	4770      	bx	lr
 8003e10:	e000e100 	.word	0xe000e100

08003e14 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	db12      	blt.n	8003e4c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e26:	79fb      	ldrb	r3, [r7, #7]
 8003e28:	f003 021f 	and.w	r2, r3, #31
 8003e2c:	490a      	ldr	r1, [pc, #40]	; (8003e58 <__NVIC_DisableIRQ+0x44>)
 8003e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e32:	095b      	lsrs	r3, r3, #5
 8003e34:	2001      	movs	r0, #1
 8003e36:	fa00 f202 	lsl.w	r2, r0, r2
 8003e3a:	3320      	adds	r3, #32
 8003e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e40:	f3bf 8f4f 	dsb	sy
}
 8003e44:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003e46:	f3bf 8f6f 	isb	sy
}
 8003e4a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bc80      	pop	{r7}
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	e000e100 	.word	0xe000e100

08003e5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	4603      	mov	r3, r0
 8003e64:	6039      	str	r1, [r7, #0]
 8003e66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	db0a      	blt.n	8003e86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	490c      	ldr	r1, [pc, #48]	; (8003ea8 <__NVIC_SetPriority+0x4c>)
 8003e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7a:	0112      	lsls	r2, r2, #4
 8003e7c:	b2d2      	uxtb	r2, r2
 8003e7e:	440b      	add	r3, r1
 8003e80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e84:	e00a      	b.n	8003e9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	b2da      	uxtb	r2, r3
 8003e8a:	4908      	ldr	r1, [pc, #32]	; (8003eac <__NVIC_SetPriority+0x50>)
 8003e8c:	79fb      	ldrb	r3, [r7, #7]
 8003e8e:	f003 030f 	and.w	r3, r3, #15
 8003e92:	3b04      	subs	r3, #4
 8003e94:	0112      	lsls	r2, r2, #4
 8003e96:	b2d2      	uxtb	r2, r2
 8003e98:	440b      	add	r3, r1
 8003e9a:	761a      	strb	r2, [r3, #24]
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bc80      	pop	{r7}
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	e000e100 	.word	0xe000e100
 8003eac:	e000ed00 	.word	0xe000ed00

08003eb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b089      	sub	sp, #36	; 0x24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f003 0307 	and.w	r3, r3, #7
 8003ec2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	f1c3 0307 	rsb	r3, r3, #7
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	bf28      	it	cs
 8003ece:	2304      	movcs	r3, #4
 8003ed0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	3304      	adds	r3, #4
 8003ed6:	2b06      	cmp	r3, #6
 8003ed8:	d902      	bls.n	8003ee0 <NVIC_EncodePriority+0x30>
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	3b03      	subs	r3, #3
 8003ede:	e000      	b.n	8003ee2 <NVIC_EncodePriority+0x32>
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	43da      	mvns	r2, r3
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	401a      	ands	r2, r3
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ef8:	f04f 31ff 	mov.w	r1, #4294967295
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	fa01 f303 	lsl.w	r3, r1, r3
 8003f02:	43d9      	mvns	r1, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f08:	4313      	orrs	r3, r2
         );
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3724      	adds	r7, #36	; 0x24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bc80      	pop	{r7}
 8003f12:	4770      	bx	lr

08003f14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f7ff ff2b 	bl	8003d78 <__NVIC_SetPriorityGrouping>
}
 8003f22:	bf00      	nop
 8003f24:	3708      	adds	r7, #8
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b086      	sub	sp, #24
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	4603      	mov	r3, r0
 8003f32:	60b9      	str	r1, [r7, #8]
 8003f34:	607a      	str	r2, [r7, #4]
 8003f36:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f38:	f7ff ff42 	bl	8003dc0 <__NVIC_GetPriorityGrouping>
 8003f3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	68b9      	ldr	r1, [r7, #8]
 8003f42:	6978      	ldr	r0, [r7, #20]
 8003f44:	f7ff ffb4 	bl	8003eb0 <NVIC_EncodePriority>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f4e:	4611      	mov	r1, r2
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7ff ff83 	bl	8003e5c <__NVIC_SetPriority>
}
 8003f56:	bf00      	nop
 8003f58:	3718      	adds	r7, #24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b082      	sub	sp, #8
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	4603      	mov	r3, r0
 8003f66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff ff35 	bl	8003ddc <__NVIC_EnableIRQ>
}
 8003f72:	bf00      	nop
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b082      	sub	sp, #8
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	4603      	mov	r3, r0
 8003f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff ff43 	bl	8003e14 <__NVIC_DisableIRQ>
}
 8003f8e:	bf00      	nop
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
	...

08003f98 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e08e      	b.n	80040c8 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	461a      	mov	r2, r3
 8003fb0:	4b47      	ldr	r3, [pc, #284]	; (80040d0 <HAL_DMA_Init+0x138>)
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d80f      	bhi.n	8003fd6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	461a      	mov	r2, r3
 8003fbc:	4b45      	ldr	r3, [pc, #276]	; (80040d4 <HAL_DMA_Init+0x13c>)
 8003fbe:	4413      	add	r3, r2
 8003fc0:	4a45      	ldr	r2, [pc, #276]	; (80040d8 <HAL_DMA_Init+0x140>)
 8003fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc6:	091b      	lsrs	r3, r3, #4
 8003fc8:	009a      	lsls	r2, r3, #2
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a42      	ldr	r2, [pc, #264]	; (80040dc <HAL_DMA_Init+0x144>)
 8003fd2:	641a      	str	r2, [r3, #64]	; 0x40
 8003fd4:	e00e      	b.n	8003ff4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	4b40      	ldr	r3, [pc, #256]	; (80040e0 <HAL_DMA_Init+0x148>)
 8003fde:	4413      	add	r3, r2
 8003fe0:	4a3d      	ldr	r2, [pc, #244]	; (80040d8 <HAL_DMA_Init+0x140>)
 8003fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe6:	091b      	lsrs	r3, r3, #4
 8003fe8:	009a      	lsls	r2, r3, #2
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a3c      	ldr	r2, [pc, #240]	; (80040e4 <HAL_DMA_Init+0x14c>)
 8003ff2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6812      	ldr	r2, [r2, #0]
 8004006:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800400a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800400e:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6819      	ldr	r1, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	689a      	ldr	r2, [r3, #8]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	431a      	orrs	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	431a      	orrs	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	431a      	orrs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	431a      	orrs	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	431a      	orrs	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 fb24 	bl	8004694 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004054:	d102      	bne.n	800405c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004064:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004068:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004072:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d010      	beq.n	800409e <HAL_DMA_Init+0x106>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	2b04      	cmp	r3, #4
 8004082:	d80c      	bhi.n	800409e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fb4d 	bl	8004724 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800409a:	605a      	str	r2, [r3, #4]
 800409c:	e008      	b.n	80040b0 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3708      	adds	r7, #8
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40020407 	.word	0x40020407
 80040d4:	bffdfff8 	.word	0xbffdfff8
 80040d8:	cccccccd 	.word	0xcccccccd
 80040dc:	40020000 	.word	0x40020000
 80040e0:	bffdfbf8 	.word	0xbffdfbf8
 80040e4:	40020400 	.word	0x40020400

080040e8 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e07b      	b.n	80041f2 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0201 	bic.w	r2, r2, #1
 8004108:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	4b3a      	ldr	r3, [pc, #232]	; (80041fc <HAL_DMA_DeInit+0x114>)
 8004112:	429a      	cmp	r2, r3
 8004114:	d80f      	bhi.n	8004136 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	4b38      	ldr	r3, [pc, #224]	; (8004200 <HAL_DMA_DeInit+0x118>)
 800411e:	4413      	add	r3, r2
 8004120:	4a38      	ldr	r2, [pc, #224]	; (8004204 <HAL_DMA_DeInit+0x11c>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	091b      	lsrs	r3, r3, #4
 8004128:	009a      	lsls	r2, r3, #2
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a35      	ldr	r2, [pc, #212]	; (8004208 <HAL_DMA_DeInit+0x120>)
 8004132:	641a      	str	r2, [r3, #64]	; 0x40
 8004134:	e00e      	b.n	8004154 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	461a      	mov	r2, r3
 800413c:	4b33      	ldr	r3, [pc, #204]	; (800420c <HAL_DMA_DeInit+0x124>)
 800413e:	4413      	add	r3, r2
 8004140:	4a30      	ldr	r2, [pc, #192]	; (8004204 <HAL_DMA_DeInit+0x11c>)
 8004142:	fba2 2303 	umull	r2, r3, r2, r3
 8004146:	091b      	lsrs	r3, r3, #4
 8004148:	009a      	lsls	r2, r3, #2
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a2f      	ldr	r2, [pc, #188]	; (8004210 <HAL_DMA_DeInit+0x128>)
 8004152:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2200      	movs	r2, #0
 800415a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004160:	f003 021c 	and.w	r2, r3, #28
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004168:	2101      	movs	r1, #1
 800416a:	fa01 f202 	lsl.w	r2, r1, r2
 800416e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 fa8f 	bl	8004694 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800417a:	2200      	movs	r2, #0
 800417c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004186:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00f      	beq.n	80041b0 <HAL_DMA_DeInit+0xc8>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2b04      	cmp	r3, #4
 8004196:	d80b      	bhi.n	80041b0 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f000 fac3 	bl	8004724 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a2:	2200      	movs	r2, #0
 80041a4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80041ae:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	40020407 	.word	0x40020407
 8004200:	bffdfff8 	.word	0xbffdfff8
 8004204:	cccccccd 	.word	0xcccccccd
 8004208:	40020000 	.word	0x40020000
 800420c:	bffdfbf8 	.word	0xbffdfbf8
 8004210:	40020400 	.word	0x40020400

08004214 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004222:	2300      	movs	r3, #0
 8004224:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800422c:	2b01      	cmp	r3, #1
 800422e:	d101      	bne.n	8004234 <HAL_DMA_Start_IT+0x20>
 8004230:	2302      	movs	r3, #2
 8004232:	e069      	b.n	8004308 <HAL_DMA_Start_IT+0xf4>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b01      	cmp	r3, #1
 8004246:	d155      	bne.n	80042f4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 0201 	bic.w	r2, r2, #1
 8004264:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	68b9      	ldr	r1, [r7, #8]
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 f9d3 	bl	8004618 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004276:	2b00      	cmp	r3, #0
 8004278:	d008      	beq.n	800428c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f042 020e 	orr.w	r2, r2, #14
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	e00f      	b.n	80042ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 0204 	bic.w	r2, r2, #4
 800429a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 020a 	orr.w	r2, r2, #10
 80042aa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d007      	beq.n	80042ca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042c8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d007      	beq.n	80042e2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042e0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f042 0201 	orr.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	e008      	b.n	8004306 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2280      	movs	r2, #128	; 0x80
 80042f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004306:	7dfb      	ldrb	r3, [r7, #23]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e04f      	b.n	80043c2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d008      	beq.n	8004340 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2204      	movs	r2, #4
 8004332:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e040      	b.n	80043c2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 020e 	bic.w	r2, r2, #14
 800434e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800435a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800435e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f022 0201 	bic.w	r2, r2, #1
 800436e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004374:	f003 021c 	and.w	r2, r3, #28
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437c:	2101      	movs	r1, #1
 800437e:	fa01 f202 	lsl.w	r2, r1, r2
 8004382:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800438c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00c      	beq.n	80043b0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043a4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80043ae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bc80      	pop	{r7}
 80043ca:	4770      	bx	lr

080043cc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043d4:	2300      	movs	r3, #0
 80043d6:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d005      	beq.n	80043f0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2204      	movs	r2, #4
 80043e8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	73fb      	strb	r3, [r7, #15]
 80043ee:	e047      	b.n	8004480 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 020e 	bic.w	r2, r2, #14
 80043fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0201 	bic.w	r2, r2, #1
 800440e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800441a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800441e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004424:	f003 021c 	and.w	r2, r3, #28
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442c:	2101      	movs	r1, #1
 800442e:	fa01 f202 	lsl.w	r2, r1, r2
 8004432:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800443c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00c      	beq.n	8004460 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004450:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004454:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800445e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	4798      	blx	r3
    }
  }
  return status;
 8004480:	7bfb      	ldrb	r3, [r7, #15]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a8:	f003 031c 	and.w	r3, r3, #28
 80044ac:	2204      	movs	r2, #4
 80044ae:	409a      	lsls	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4013      	ands	r3, r2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d027      	beq.n	8004508 <HAL_DMA_IRQHandler+0x7c>
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f003 0304 	and.w	r3, r3, #4
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d022      	beq.n	8004508 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0320 	and.w	r3, r3, #32
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d107      	bne.n	80044e0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0204 	bic.w	r2, r2, #4
 80044de:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e4:	f003 021c 	and.w	r2, r3, #28
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ec:	2104      	movs	r1, #4
 80044ee:	fa01 f202 	lsl.w	r2, r1, r2
 80044f2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f000 8081 	beq.w	8004600 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004506:	e07b      	b.n	8004600 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800450c:	f003 031c 	and.w	r3, r3, #28
 8004510:	2202      	movs	r2, #2
 8004512:	409a      	lsls	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4013      	ands	r3, r2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d03d      	beq.n	8004598 <HAL_DMA_IRQHandler+0x10c>
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d038      	beq.n	8004598 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0320 	and.w	r3, r3, #32
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10b      	bne.n	800454c <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 020a 	bic.w	r2, r2, #10
 8004542:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	461a      	mov	r2, r3
 8004552:	4b2e      	ldr	r3, [pc, #184]	; (800460c <HAL_DMA_IRQHandler+0x180>)
 8004554:	429a      	cmp	r2, r3
 8004556:	d909      	bls.n	800456c <HAL_DMA_IRQHandler+0xe0>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455c:	f003 031c 	and.w	r3, r3, #28
 8004560:	4a2b      	ldr	r2, [pc, #172]	; (8004610 <HAL_DMA_IRQHandler+0x184>)
 8004562:	2102      	movs	r1, #2
 8004564:	fa01 f303 	lsl.w	r3, r1, r3
 8004568:	6053      	str	r3, [r2, #4]
 800456a:	e008      	b.n	800457e <HAL_DMA_IRQHandler+0xf2>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004570:	f003 031c 	and.w	r3, r3, #28
 8004574:	4a27      	ldr	r2, [pc, #156]	; (8004614 <HAL_DMA_IRQHandler+0x188>)
 8004576:	2102      	movs	r1, #2
 8004578:	fa01 f303 	lsl.w	r3, r1, r3
 800457c:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458a:	2b00      	cmp	r3, #0
 800458c:	d038      	beq.n	8004600 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004596:	e033      	b.n	8004600 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459c:	f003 031c 	and.w	r3, r3, #28
 80045a0:	2208      	movs	r2, #8
 80045a2:	409a      	lsls	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	4013      	ands	r3, r2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d02a      	beq.n	8004602 <HAL_DMA_IRQHandler+0x176>
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d025      	beq.n	8004602 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 020e 	bic.w	r2, r2, #14
 80045c4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ca:	f003 021c 	and.w	r2, r3, #28
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d2:	2101      	movs	r1, #1
 80045d4:	fa01 f202 	lsl.w	r2, r1, r2
 80045d8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2201      	movs	r2, #1
 80045de:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d004      	beq.n	8004602 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004600:	bf00      	nop
 8004602:	bf00      	nop
}
 8004604:	3710      	adds	r7, #16
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	40020080 	.word	0x40020080
 8004610:	40020400 	.word	0x40020400
 8004614:	40020000 	.word	0x40020000

08004618 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
 8004624:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800462e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004634:	2b00      	cmp	r3, #0
 8004636:	d004      	beq.n	8004642 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004640:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004646:	f003 021c 	and.w	r2, r3, #28
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464e:	2101      	movs	r1, #1
 8004650:	fa01 f202 	lsl.w	r2, r1, r2
 8004654:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	683a      	ldr	r2, [r7, #0]
 800465c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	2b10      	cmp	r3, #16
 8004664:	d108      	bne.n	8004678 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004676:	e007      	b.n	8004688 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	60da      	str	r2, [r3, #12]
}
 8004688:	bf00      	nop
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	bc80      	pop	{r7}
 8004690:	4770      	bx	lr
	...

08004694 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	461a      	mov	r2, r3
 80046a2:	4b1c      	ldr	r3, [pc, #112]	; (8004714 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d813      	bhi.n	80046d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ac:	089b      	lsrs	r3, r3, #2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80046b4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	3b08      	subs	r3, #8
 80046c4:	4a14      	ldr	r2, [pc, #80]	; (8004718 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80046c6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ca:	091b      	lsrs	r3, r3, #4
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	e011      	b.n	80046f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d4:	089b      	lsrs	r3, r3, #2
 80046d6:	009a      	lsls	r2, r3, #2
 80046d8:	4b10      	ldr	r3, [pc, #64]	; (800471c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80046da:	4413      	add	r3, r2
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	3b08      	subs	r3, #8
 80046e8:	4a0b      	ldr	r2, [pc, #44]	; (8004718 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80046ea:	fba2 2303 	umull	r2, r3, r2, r3
 80046ee:	091b      	lsrs	r3, r3, #4
 80046f0:	3307      	adds	r3, #7
 80046f2:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a0a      	ldr	r2, [pc, #40]	; (8004720 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80046f8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f003 031f 	and.w	r3, r3, #31
 8004700:	2201      	movs	r2, #1
 8004702:	409a      	lsls	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004708:	bf00      	nop
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	bc80      	pop	{r7}
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	40020407 	.word	0x40020407
 8004718:	cccccccd 	.word	0xcccccccd
 800471c:	4002081c 	.word	0x4002081c
 8004720:	40020880 	.word	0x40020880

08004724 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004734:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	4b0a      	ldr	r3, [pc, #40]	; (8004764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800473a:	4413      	add	r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	461a      	mov	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a08      	ldr	r2, [pc, #32]	; (8004768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004748:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	3b01      	subs	r3, #1
 800474e:	f003 0303 	and.w	r3, r3, #3
 8004752:	2201      	movs	r2, #1
 8004754:	409a      	lsls	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800475a:	bf00      	nop
 800475c:	3714      	adds	r7, #20
 800475e:	46bd      	mov	sp, r7
 8004760:	bc80      	pop	{r7}
 8004762:	4770      	bx	lr
 8004764:	1000823f 	.word	0x1000823f
 8004768:	40020940 	.word	0x40020940

0800476c <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800477a:	4b1c      	ldr	r3, [pc, #112]	; (80047ec <HAL_FLASH_Program+0x80>)
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d101      	bne.n	8004786 <HAL_FLASH_Program+0x1a>
 8004782:	2302      	movs	r3, #2
 8004784:	e02d      	b.n	80047e2 <HAL_FLASH_Program+0x76>
 8004786:	4b19      	ldr	r3, [pc, #100]	; (80047ec <HAL_FLASH_Program+0x80>)
 8004788:	2201      	movs	r2, #1
 800478a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800478c:	4b17      	ldr	r3, [pc, #92]	; (80047ec <HAL_FLASH_Program+0x80>)
 800478e:	2200      	movs	r2, #0
 8004790:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004792:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004796:	f000 f869 	bl	800486c <FLASH_WaitForLastOperation>
 800479a:	4603      	mov	r3, r0
 800479c:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800479e:	7dfb      	ldrb	r3, [r7, #23]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d11a      	bne.n	80047da <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d105      	bne.n	80047b6 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80047aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047ae:	68b8      	ldr	r0, [r7, #8]
 80047b0:	f000 f8be 	bl	8004930 <FLASH_Program_DoubleWord>
 80047b4:	e004      	b.n	80047c0 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	4619      	mov	r1, r3
 80047ba:	68b8      	ldr	r0, [r7, #8]
 80047bc:	f000 f8de 	bl	800497c <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80047c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047c4:	f000 f852 	bl	800486c <FLASH_WaitForLastOperation>
 80047c8:	4603      	mov	r3, r0
 80047ca:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80047cc:	4b08      	ldr	r3, [pc, #32]	; (80047f0 <HAL_FLASH_Program+0x84>)
 80047ce:	695a      	ldr	r2, [r3, #20]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	43db      	mvns	r3, r3
 80047d4:	4906      	ldr	r1, [pc, #24]	; (80047f0 <HAL_FLASH_Program+0x84>)
 80047d6:	4013      	ands	r3, r2
 80047d8:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80047da:	4b04      	ldr	r3, [pc, #16]	; (80047ec <HAL_FLASH_Program+0x80>)
 80047dc:	2200      	movs	r2, #0
 80047de:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80047e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	2000042c 	.word	0x2000042c
 80047f0:	58004000 	.word	0x58004000

080047f4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80047fa:	2300      	movs	r3, #0
 80047fc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80047fe:	4b0b      	ldr	r3, [pc, #44]	; (800482c <HAL_FLASH_Unlock+0x38>)
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	2b00      	cmp	r3, #0
 8004804:	da0b      	bge.n	800481e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004806:	4b09      	ldr	r3, [pc, #36]	; (800482c <HAL_FLASH_Unlock+0x38>)
 8004808:	4a09      	ldr	r2, [pc, #36]	; (8004830 <HAL_FLASH_Unlock+0x3c>)
 800480a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800480c:	4b07      	ldr	r3, [pc, #28]	; (800482c <HAL_FLASH_Unlock+0x38>)
 800480e:	4a09      	ldr	r2, [pc, #36]	; (8004834 <HAL_FLASH_Unlock+0x40>)
 8004810:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004812:	4b06      	ldr	r3, [pc, #24]	; (800482c <HAL_FLASH_Unlock+0x38>)
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	2b00      	cmp	r3, #0
 8004818:	da01      	bge.n	800481e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800481e:	79fb      	ldrb	r3, [r7, #7]
}
 8004820:	4618      	mov	r0, r3
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	bc80      	pop	{r7}
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	58004000 	.word	0x58004000
 8004830:	45670123 	.word	0x45670123
 8004834:	cdef89ab 	.word	0xcdef89ab

08004838 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004842:	4b09      	ldr	r3, [pc, #36]	; (8004868 <HAL_FLASH_Lock+0x30>)
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	4a08      	ldr	r2, [pc, #32]	; (8004868 <HAL_FLASH_Lock+0x30>)
 8004848:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800484c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 800484e:	4b06      	ldr	r3, [pc, #24]	; (8004868 <HAL_FLASH_Lock+0x30>)
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	2b00      	cmp	r3, #0
 8004854:	db01      	blt.n	800485a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800485a:	79fb      	ldrb	r3, [r7, #7]
}
 800485c:	4618      	mov	r0, r3
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	bc80      	pop	{r7}
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	58004000 	.word	0x58004000

0800486c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8004874:	f7fd fa9a 	bl	8001dac <HAL_GetTick>
 8004878:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800487a:	e009      	b.n	8004890 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800487c:	f7fd fa96 	bl	8001dac <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	429a      	cmp	r2, r3
 800488a:	d801      	bhi.n	8004890 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e047      	b.n	8004920 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004890:	4b25      	ldr	r3, [pc, #148]	; (8004928 <FLASH_WaitForLastOperation+0xbc>)
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004898:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800489c:	d0ee      	beq.n	800487c <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 800489e:	4b22      	ldr	r3, [pc, #136]	; (8004928 <FLASH_WaitForLastOperation+0xbc>)
 80048a0:	691b      	ldr	r3, [r3, #16]
 80048a2:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d002      	beq.n	80048b4 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80048ae:	4b1e      	ldr	r3, [pc, #120]	; (8004928 <FLASH_WaitForLastOperation+0xbc>)
 80048b0:	2201      	movs	r2, #1
 80048b2:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 80048ba:	4013      	ands	r3, r2
 80048bc:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d007      	beq.n	80048d8 <FLASH_WaitForLastOperation+0x6c>
 80048c8:	4b17      	ldr	r3, [pc, #92]	; (8004928 <FLASH_WaitForLastOperation+0xbc>)
 80048ca:	699a      	ldr	r2, [r3, #24]
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80048d2:	4915      	ldr	r1, [pc, #84]	; (8004928 <FLASH_WaitForLastOperation+0xbc>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	618b      	str	r3, [r1, #24]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d004      	beq.n	80048ec <FLASH_WaitForLastOperation+0x80>
 80048e2:	4a11      	ldr	r2, [pc, #68]	; (8004928 <FLASH_WaitForLastOperation+0xbc>)
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80048ea:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00e      	beq.n	8004910 <FLASH_WaitForLastOperation+0xa4>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80048f2:	4a0e      	ldr	r2, [pc, #56]	; (800492c <FLASH_WaitForLastOperation+0xc0>)
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e011      	b.n	8004920 <FLASH_WaitForLastOperation+0xb4>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80048fc:	f7fd fa56 	bl	8001dac <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	429a      	cmp	r2, r3
 800490a:	d801      	bhi.n	8004910 <FLASH_WaitForLastOperation+0xa4>
    {
      return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e007      	b.n	8004920 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004910:	4b05      	ldr	r3, [pc, #20]	; (8004928 <FLASH_WaitForLastOperation+0xbc>)
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004918:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800491c:	d0ee      	beq.n	80048fc <FLASH_WaitForLastOperation+0x90>
    }
  }

  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	58004000 	.word	0x58004000
 800492c:	2000042c 	.word	0x2000042c

08004930 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800493c:	4b0e      	ldr	r3, [pc, #56]	; (8004978 <FLASH_Program_DoubleWord+0x48>)
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	4a0d      	ldr	r2, [pc, #52]	; (8004978 <FLASH_Program_DoubleWord+0x48>)
 8004942:	f043 0301 	orr.w	r3, r3, #1
 8004946:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	683a      	ldr	r2, [r7, #0]
 800494c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800494e:	f3bf 8f6f 	isb	sy
}
 8004952:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004954:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004958:	f04f 0200 	mov.w	r2, #0
 800495c:	f04f 0300 	mov.w	r3, #0
 8004960:	000a      	movs	r2, r1
 8004962:	2300      	movs	r3, #0
 8004964:	68f9      	ldr	r1, [r7, #12]
 8004966:	3104      	adds	r1, #4
 8004968:	4613      	mov	r3, r2
 800496a:	600b      	str	r3, [r1, #0]
}
 800496c:	bf00      	nop
 800496e:	3714      	adds	r7, #20
 8004970:	46bd      	mov	sp, r7
 8004972:	bc80      	pop	{r7}
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	58004000 	.word	0x58004000

0800497c <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 800497c:	b480      	push	{r7}
 800497e:	b089      	sub	sp, #36	; 0x24
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004986:	2340      	movs	r3, #64	; 0x40
 8004988:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004992:	4b18      	ldr	r3, [pc, #96]	; (80049f4 <FLASH_Program_Fast+0x78>)
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	4a17      	ldr	r2, [pc, #92]	; (80049f4 <FLASH_Program_Fast+0x78>)
 8004998:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800499c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800499e:	f3ef 8310 	mrs	r3, PRIMASK
 80049a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80049a4:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 80049a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80049a8:	b672      	cpsid	i
}
 80049aa:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	3304      	adds	r3, #4
 80049b8:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	3304      	adds	r3, #4
 80049be:	617b      	str	r3, [r7, #20]
    row_index--;
 80049c0:	7ffb      	ldrb	r3, [r7, #31]
 80049c2:	3b01      	subs	r3, #1
 80049c4:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 80049c6:	7ffb      	ldrb	r3, [r7, #31]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1ef      	bne.n	80049ac <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 80049cc:	bf00      	nop
 80049ce:	4b09      	ldr	r3, [pc, #36]	; (80049f4 <FLASH_Program_Fast+0x78>)
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049da:	d0f8      	beq.n	80049ce <FLASH_Program_Fast+0x52>
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	f383 8810 	msr	PRIMASK, r3
}
 80049e6:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80049e8:	bf00      	nop
 80049ea:	3724      	adds	r7, #36	; 0x24
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bc80      	pop	{r7}
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	58004000 	.word	0x58004000

080049f8 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004a02:	4b28      	ldr	r3, [pc, #160]	; (8004aa4 <HAL_FLASHEx_Erase+0xac>)
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d101      	bne.n	8004a0e <HAL_FLASHEx_Erase+0x16>
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	e046      	b.n	8004a9c <HAL_FLASHEx_Erase+0xa4>
 8004a0e:	4b25      	ldr	r3, [pc, #148]	; (8004aa4 <HAL_FLASHEx_Erase+0xac>)
 8004a10:	2201      	movs	r2, #1
 8004a12:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004a14:	4b23      	ldr	r3, [pc, #140]	; (8004aa4 <HAL_FLASHEx_Erase+0xac>)
 8004a16:	2200      	movs	r2, #0
 8004a18:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004a1a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a1e:	f7ff ff25 	bl	800486c <FLASH_WaitForLastOperation>
 8004a22:	4603      	mov	r3, r0
 8004a24:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004a26:	7bfb      	ldrb	r3, [r7, #15]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d133      	bne.n	8004a94 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d108      	bne.n	8004a46 <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8004a34:	f000 f880 	bl	8004b38 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004a38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a3c:	f7ff ff16 	bl	800486c <FLASH_WaitForLastOperation>
 8004a40:	4603      	mov	r3, r0
 8004a42:	73fb      	strb	r3, [r7, #15]
 8004a44:	e024      	b.n	8004a90 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	f04f 32ff 	mov.w	r2, #4294967295
 8004a4c:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	60bb      	str	r3, [r7, #8]
 8004a54:	e012      	b.n	8004a7c <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8004a56:	68b8      	ldr	r0, [r7, #8]
 8004a58:	f000 f87e 	bl	8004b58 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004a5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a60:	f7ff ff04 	bl	800486c <FLASH_WaitForLastOperation>
 8004a64:	4603      	mov	r3, r0
 8004a66:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8004a68:	7bfb      	ldrb	r3, [r7, #15]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	68ba      	ldr	r2, [r7, #8]
 8004a72:	601a      	str	r2, [r3, #0]
          break;
 8004a74:	e00a      	b.n	8004a8c <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	3301      	adds	r3, #1
 8004a7a:	60bb      	str	r3, [r7, #8]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	4413      	add	r3, r2
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d3e4      	bcc.n	8004a56 <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8004a8c:	f000 f8c0 	bl	8004c10 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004a90:	f000 f87a 	bl	8004b88 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004a94:	4b03      	ldr	r3, [pc, #12]	; (8004aa4 <HAL_FLASHEx_Erase+0xac>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	701a      	strb	r2, [r3, #0]

  return status;
 8004a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	2000042c 	.word	0x2000042c

08004aa8 <HAL_FLASHEx_Erase_IT>:
  * @param  pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that
  *         contains the configuration information for the erasing.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004ab0:	4b1f      	ldr	r3, [pc, #124]	; (8004b30 <HAL_FLASHEx_Erase_IT+0x88>)
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d101      	bne.n	8004abc <HAL_FLASHEx_Erase_IT+0x14>
 8004ab8:	2302      	movs	r3, #2
 8004aba:	e034      	b.n	8004b26 <HAL_FLASHEx_Erase_IT+0x7e>
 8004abc:	4b1c      	ldr	r3, [pc, #112]	; (8004b30 <HAL_FLASHEx_Erase_IT+0x88>)
 8004abe:	2201      	movs	r2, #1
 8004ac0:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004ac2:	4b1b      	ldr	r3, [pc, #108]	; (8004b30 <HAL_FLASHEx_Erase_IT+0x88>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	605a      	str	r2, [r3, #4]

  /* save procedure for interrupt treatment */
  pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a18      	ldr	r2, [pc, #96]	; (8004b30 <HAL_FLASHEx_Erase_IT+0x88>)
 8004ace:	6093      	str	r3, [r2, #8]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004ad0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ad4:	f7ff feca 	bl	800486c <FLASH_WaitForLastOperation>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK)
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_FLASHEx_Erase_IT+0x42>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004ae2:	4b13      	ldr	r3, [pc, #76]	; (8004b30 <HAL_FLASHEx_Erase_IT+0x88>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	701a      	strb	r2, [r3, #0]
 8004ae8:	e01c      	b.n	8004b24 <HAL_FLASHEx_Erase_IT+0x7c>
  }
  else
  {
    /* Enable End of Operation and Error interrupts */
    __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8004aea:	4b12      	ldr	r3, [pc, #72]	; (8004b34 <HAL_FLASHEx_Erase_IT+0x8c>)
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	4a11      	ldr	r2, [pc, #68]	; (8004b34 <HAL_FLASHEx_Erase_IT+0x8c>)
 8004af0:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8004af4:	6153      	str	r3, [r2, #20]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	d105      	bne.n	8004b0a <HAL_FLASHEx_Erase_IT+0x62>
    {
      /* Set Page to 0 for Interrupt callback management */
      pFlash.Page = 0;
 8004afe:	4b0c      	ldr	r3, [pc, #48]	; (8004b30 <HAL_FLASHEx_Erase_IT+0x88>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	611a      	str	r2, [r3, #16]

      /* Proceed to Mass Erase */
      FLASH_MassErase();
 8004b04:	f000 f818 	bl	8004b38 <FLASH_MassErase>
 8004b08:	e00c      	b.n	8004b24 <HAL_FLASHEx_Erase_IT+0x7c>
    }
    else
    {
      /* Erase by page to be done */
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	4a08      	ldr	r2, [pc, #32]	; (8004b30 <HAL_FLASHEx_Erase_IT+0x88>)
 8004b10:	6153      	str	r3, [r2, #20]
      pFlash.Page = pEraseInit->Page;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	4a06      	ldr	r2, [pc, #24]	; (8004b30 <HAL_FLASHEx_Erase_IT+0x88>)
 8004b18:	6113      	str	r3, [r2, #16]

      /*Erase 1st page and wait for IT */
      FLASH_PageErase(pEraseInit->Page);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 f81a 	bl	8004b58 <FLASH_PageErase>
    }
  }

  /* return status */
  return status;
 8004b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	2000042c 	.word	0x2000042c
 8004b34:	58004000 	.word	0x58004000

08004b38 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8004b3c:	4b05      	ldr	r3, [pc, #20]	; (8004b54 <FLASH_MassErase+0x1c>)
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	4a04      	ldr	r2, [pc, #16]	; (8004b54 <FLASH_MassErase+0x1c>)
 8004b42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b46:	f043 0304 	orr.w	r3, r3, #4
 8004b4a:	6153      	str	r3, [r2, #20]
#endif
}
 8004b4c:	bf00      	nop
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr
 8004b54:	58004000 	.word	0x58004000

08004b58 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004b60:	4b08      	ldr	r3, [pc, #32]	; (8004b84 <FLASH_PageErase+0x2c>)
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	00db      	lsls	r3, r3, #3
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	4a05      	ldr	r2, [pc, #20]	; (8004b84 <FLASH_PageErase+0x2c>)
 8004b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b74:	f043 0302 	orr.w	r3, r3, #2
 8004b78:	6153      	str	r3, [r2, #20]
#endif
}
 8004b7a:	bf00      	nop
 8004b7c:	370c      	adds	r7, #12
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bc80      	pop	{r7}
 8004b82:	4770      	bx	lr
 8004b84:	58004000 	.word	0x58004000

08004b88 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8004b8c:	4b1f      	ldr	r3, [pc, #124]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d117      	bne.n	8004bc8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004b98:	4b1c      	ldr	r3, [pc, #112]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a1b      	ldr	r2, [pc, #108]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004b9e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ba2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004ba4:	4b19      	ldr	r3, [pc, #100]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a18      	ldr	r2, [pc, #96]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004baa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004bae:	6013      	str	r3, [r2, #0]
 8004bb0:	4b16      	ldr	r3, [pc, #88]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a15      	ldr	r2, [pc, #84]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bb6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bba:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004bbc:	4b13      	ldr	r3, [pc, #76]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a12      	ldr	r2, [pc, #72]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bc6:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8004bc8:	4b10      	ldr	r3, [pc, #64]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d117      	bne.n	8004c04 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004bd4:	4b0d      	ldr	r3, [pc, #52]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a0c      	ldr	r2, [pc, #48]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bde:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004be0:	4b0a      	ldr	r3, [pc, #40]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a09      	ldr	r2, [pc, #36]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004be6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004bea:	6013      	str	r3, [r2, #0]
 8004bec:	4b07      	ldr	r3, [pc, #28]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a06      	ldr	r2, [pc, #24]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bf2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bf6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004bf8:	4b04      	ldr	r3, [pc, #16]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a03      	ldr	r2, [pc, #12]	; (8004c0c <FLASH_FlushCaches+0x84>)
 8004bfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c02:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8004c04:	bf00      	nop
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bc80      	pop	{r7}
 8004c0a:	4770      	bx	lr
 8004c0c:	58004000 	.word	0x58004000

08004c10 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8004c10:	b480      	push	{r7}
 8004c12:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004c14:	4b05      	ldr	r3, [pc, #20]	; (8004c2c <FLASH_AcknowledgePageErase+0x1c>)
 8004c16:	695b      	ldr	r3, [r3, #20]
 8004c18:	4a04      	ldr	r2, [pc, #16]	; (8004c2c <FLASH_AcknowledgePageErase+0x1c>)
 8004c1a:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8004c1e:	f023 0302 	bic.w	r3, r3, #2
 8004c22:	6153      	str	r3, [r2, #20]
#endif
}
 8004c24:	bf00      	nop
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bc80      	pop	{r7}
 8004c2a:	4770      	bx	lr
 8004c2c:	58004000 	.word	0x58004000

08004c30 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b087      	sub	sp, #28
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c3e:	e140      	b.n	8004ec2 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	2101      	movs	r1, #1
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	fa01 f303 	lsl.w	r3, r1, r3
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f000 8132 	beq.w	8004ebc <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f003 0303 	and.w	r3, r3, #3
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d005      	beq.n	8004c70 <HAL_GPIO_Init+0x40>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d130      	bne.n	8004cd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	2203      	movs	r2, #3
 8004c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c80:	43db      	mvns	r3, r3
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	4013      	ands	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	005b      	lsls	r3, r3, #1
 8004c90:	fa02 f303 	lsl.w	r3, r2, r3
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cae:	43db      	mvns	r3, r3
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	091b      	lsrs	r3, r3, #4
 8004cbc:	f003 0201 	and.w	r2, r3, #1
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	2b03      	cmp	r3, #3
 8004cdc:	d017      	beq.n	8004d0e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	2203      	movs	r2, #3
 8004cea:	fa02 f303 	lsl.w	r3, r2, r3
 8004cee:	43db      	mvns	r3, r3
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	689a      	ldr	r2, [r3, #8]
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f003 0303 	and.w	r3, r3, #3
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d123      	bne.n	8004d62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	08da      	lsrs	r2, r3, #3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	3208      	adds	r2, #8
 8004d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	220f      	movs	r2, #15
 8004d32:	fa02 f303 	lsl.w	r3, r2, r3
 8004d36:	43db      	mvns	r3, r3
 8004d38:	693a      	ldr	r2, [r7, #16]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	691a      	ldr	r2, [r3, #16]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	08da      	lsrs	r2, r3, #3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3208      	adds	r2, #8
 8004d5c:	6939      	ldr	r1, [r7, #16]
 8004d5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	2203      	movs	r2, #3
 8004d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d72:	43db      	mvns	r3, r3
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	4013      	ands	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f003 0203 	and.w	r2, r3, #3
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	005b      	lsls	r3, r3, #1
 8004d86:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 808c 	beq.w	8004ebc <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004da4:	4a4e      	ldr	r2, [pc, #312]	; (8004ee0 <HAL_GPIO_Init+0x2b0>)
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	089b      	lsrs	r3, r3, #2
 8004daa:	3302      	adds	r3, #2
 8004dac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004db0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	f003 0303 	and.w	r3, r3, #3
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	2207      	movs	r2, #7
 8004dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc0:	43db      	mvns	r3, r3
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004dce:	d00d      	beq.n	8004dec <HAL_GPIO_Init+0x1bc>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a44      	ldr	r2, [pc, #272]	; (8004ee4 <HAL_GPIO_Init+0x2b4>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d007      	beq.n	8004de8 <HAL_GPIO_Init+0x1b8>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a43      	ldr	r2, [pc, #268]	; (8004ee8 <HAL_GPIO_Init+0x2b8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d101      	bne.n	8004de4 <HAL_GPIO_Init+0x1b4>
 8004de0:	2302      	movs	r3, #2
 8004de2:	e004      	b.n	8004dee <HAL_GPIO_Init+0x1be>
 8004de4:	2307      	movs	r3, #7
 8004de6:	e002      	b.n	8004dee <HAL_GPIO_Init+0x1be>
 8004de8:	2301      	movs	r3, #1
 8004dea:	e000      	b.n	8004dee <HAL_GPIO_Init+0x1be>
 8004dec:	2300      	movs	r3, #0
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	f002 0203 	and.w	r2, r2, #3
 8004df4:	0092      	lsls	r2, r2, #2
 8004df6:	4093      	lsls	r3, r2
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004dfe:	4938      	ldr	r1, [pc, #224]	; (8004ee0 <HAL_GPIO_Init+0x2b0>)
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	089b      	lsrs	r3, r3, #2
 8004e04:	3302      	adds	r3, #2
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e0c:	4b37      	ldr	r3, [pc, #220]	; (8004eec <HAL_GPIO_Init+0x2bc>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	43db      	mvns	r3, r3
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	4013      	ands	r3, r2
 8004e1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d003      	beq.n	8004e30 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e30:	4a2e      	ldr	r2, [pc, #184]	; (8004eec <HAL_GPIO_Init+0x2bc>)
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004e36:	4b2d      	ldr	r3, [pc, #180]	; (8004eec <HAL_GPIO_Init+0x2bc>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	43db      	mvns	r3, r3
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4013      	ands	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d003      	beq.n	8004e5a <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e5a:	4a24      	ldr	r2, [pc, #144]	; (8004eec <HAL_GPIO_Init+0x2bc>)
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004e60:	4b22      	ldr	r3, [pc, #136]	; (8004eec <HAL_GPIO_Init+0x2bc>)
 8004e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e66:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	43db      	mvns	r3, r3
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004e86:	4a19      	ldr	r2, [pc, #100]	; (8004eec <HAL_GPIO_Init+0x2bc>)
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004e8e:	4b17      	ldr	r3, [pc, #92]	; (8004eec <HAL_GPIO_Init+0x2bc>)
 8004e90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e94:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	43db      	mvns	r3, r3
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004eb4:	4a0d      	ldr	r2, [pc, #52]	; (8004eec <HAL_GPIO_Init+0x2bc>)
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f47f aeb7 	bne.w	8004c40 <HAL_GPIO_Init+0x10>
  }
}
 8004ed2:	bf00      	nop
 8004ed4:	bf00      	nop
 8004ed6:	371c      	adds	r7, #28
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bc80      	pop	{r7}
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	40010000 	.word	0x40010000
 8004ee4:	48000400 	.word	0x48000400
 8004ee8:	48000800 	.word	0x48000800
 8004eec:	58000800 	.word	0x58000800

08004ef0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b087      	sub	sp, #28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004efa:	2300      	movs	r3, #0
 8004efc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004efe:	e0af      	b.n	8005060 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004f00:	2201      	movs	r2, #1
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	fa02 f303 	lsl.w	r3, r2, r3
 8004f08:	683a      	ldr	r2, [r7, #0]
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 80a2 	beq.w	800505a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004f16:	4a59      	ldr	r2, [pc, #356]	; (800507c <HAL_GPIO_DeInit+0x18c>)
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	089b      	lsrs	r3, r3, #2
 8004f1c:	3302      	adds	r3, #2
 8004f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f22:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f003 0303 	and.w	r3, r3, #3
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	2207      	movs	r2, #7
 8004f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	4013      	ands	r3, r2
 8004f36:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004f3e:	d00d      	beq.n	8004f5c <HAL_GPIO_DeInit+0x6c>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a4f      	ldr	r2, [pc, #316]	; (8005080 <HAL_GPIO_DeInit+0x190>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d007      	beq.n	8004f58 <HAL_GPIO_DeInit+0x68>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a4e      	ldr	r2, [pc, #312]	; (8005084 <HAL_GPIO_DeInit+0x194>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d101      	bne.n	8004f54 <HAL_GPIO_DeInit+0x64>
 8004f50:	2302      	movs	r3, #2
 8004f52:	e004      	b.n	8004f5e <HAL_GPIO_DeInit+0x6e>
 8004f54:	2307      	movs	r3, #7
 8004f56:	e002      	b.n	8004f5e <HAL_GPIO_DeInit+0x6e>
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <HAL_GPIO_DeInit+0x6e>
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	f002 0203 	and.w	r2, r2, #3
 8004f64:	0092      	lsls	r2, r2, #2
 8004f66:	4093      	lsls	r3, r2
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d136      	bne.n	8004fdc <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8004f6e:	4b46      	ldr	r3, [pc, #280]	; (8005088 <HAL_GPIO_DeInit+0x198>)
 8004f70:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	43db      	mvns	r3, r3
 8004f78:	4943      	ldr	r1, [pc, #268]	; (8005088 <HAL_GPIO_DeInit+0x198>)
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004f80:	4b41      	ldr	r3, [pc, #260]	; (8005088 <HAL_GPIO_DeInit+0x198>)
 8004f82:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	493f      	ldr	r1, [pc, #252]	; (8005088 <HAL_GPIO_DeInit+0x198>)
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004f92:	4b3d      	ldr	r3, [pc, #244]	; (8005088 <HAL_GPIO_DeInit+0x198>)
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	43db      	mvns	r3, r3
 8004f9a:	493b      	ldr	r1, [pc, #236]	; (8005088 <HAL_GPIO_DeInit+0x198>)
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004fa0:	4b39      	ldr	r3, [pc, #228]	; (8005088 <HAL_GPIO_DeInit+0x198>)
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	43db      	mvns	r3, r3
 8004fa8:	4937      	ldr	r1, [pc, #220]	; (8005088 <HAL_GPIO_DeInit+0x198>)
 8004faa:	4013      	ands	r3, r2
 8004fac:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f003 0303 	and.w	r3, r3, #3
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	2207      	movs	r2, #7
 8004fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fbc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004fbe:	4a2f      	ldr	r2, [pc, #188]	; (800507c <HAL_GPIO_DeInit+0x18c>)
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	089b      	lsrs	r3, r3, #2
 8004fc4:	3302      	adds	r3, #2
 8004fc6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	43da      	mvns	r2, r3
 8004fce:	482b      	ldr	r0, [pc, #172]	; (800507c <HAL_GPIO_DeInit+0x18c>)
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	089b      	lsrs	r3, r3, #2
 8004fd4:	400a      	ands	r2, r1
 8004fd6:	3302      	adds	r3, #2
 8004fd8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	2103      	movs	r1, #3
 8004fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8004fea:	431a      	orrs	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	08da      	lsrs	r2, r3, #3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3208      	adds	r2, #8
 8004ff8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	f003 0307 	and.w	r3, r3, #7
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	220f      	movs	r2, #15
 8005006:	fa02 f303 	lsl.w	r3, r2, r3
 800500a:	43db      	mvns	r3, r3
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	08d2      	lsrs	r2, r2, #3
 8005010:	4019      	ands	r1, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	3208      	adds	r2, #8
 8005016:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689a      	ldr	r2, [r3, #8]
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	005b      	lsls	r3, r3, #1
 8005022:	2103      	movs	r1, #3
 8005024:	fa01 f303 	lsl.w	r3, r1, r3
 8005028:	43db      	mvns	r3, r3
 800502a:	401a      	ands	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	2101      	movs	r1, #1
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	fa01 f303 	lsl.w	r3, r1, r3
 800503c:	43db      	mvns	r3, r3
 800503e:	401a      	ands	r2, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	005b      	lsls	r3, r3, #1
 800504c:	2103      	movs	r1, #3
 800504e:	fa01 f303 	lsl.w	r3, r1, r3
 8005052:	43db      	mvns	r3, r3
 8005054:	401a      	ands	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	60da      	str	r2, [r3, #12]
    }

    position++;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	3301      	adds	r3, #1
 800505e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005060:	683a      	ldr	r2, [r7, #0]
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	fa22 f303 	lsr.w	r3, r2, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	f47f af49 	bne.w	8004f00 <HAL_GPIO_DeInit+0x10>
  }
}
 800506e:	bf00      	nop
 8005070:	bf00      	nop
 8005072:	371c      	adds	r7, #28
 8005074:	46bd      	mov	sp, r7
 8005076:	bc80      	pop	{r7}
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	40010000 	.word	0x40010000
 8005080:	48000400 	.word	0x48000400
 8005084:	48000800 	.word	0x48000800
 8005088:	58000800 	.word	0x58000800

0800508c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	460b      	mov	r3, r1
 8005096:	807b      	strh	r3, [r7, #2]
 8005098:	4613      	mov	r3, r2
 800509a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800509c:	787b      	ldrb	r3, [r7, #1]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80050a2:	887a      	ldrh	r2, [r7, #2]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80050a8:	e002      	b.n	80050b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80050aa:	887a      	ldrh	r2, [r7, #2]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bc80      	pop	{r7}
 80050b8:	4770      	bx	lr
	...

080050bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	4603      	mov	r3, r0
 80050c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80050c6:	4b08      	ldr	r3, [pc, #32]	; (80050e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80050c8:	68da      	ldr	r2, [r3, #12]
 80050ca:	88fb      	ldrh	r3, [r7, #6]
 80050cc:	4013      	ands	r3, r2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d006      	beq.n	80050e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80050d2:	4a05      	ldr	r2, [pc, #20]	; (80050e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80050d4:	88fb      	ldrh	r3, [r7, #6]
 80050d6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80050d8:	88fb      	ldrh	r3, [r7, #6]
 80050da:	4618      	mov	r0, r3
 80050dc:	f005 fb86 	bl	800a7ec <HAL_GPIO_EXTI_Callback>
  }
}
 80050e0:	bf00      	nop
 80050e2:	3708      	adds	r7, #8
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	58000800 	.word	0x58000800

080050ec <LL_RCC_GetUSARTClockSource>:
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80050f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	401a      	ands	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	041b      	lsls	r3, r3, #16
 8005104:	4313      	orrs	r3, r2
}
 8005106:	4618      	mov	r0, r3
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	bc80      	pop	{r7}
 800510e:	4770      	bx	lr

08005110 <HAL_IRDA_Init>:
  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Check the IRDA handle allocation */
  if (hirda == NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_IRDA_Init+0x12>
  {
    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e041      	b.n	80051a6 <HAL_IRDA_Init+0x96>
  }

  /* Check the USART/UART associated to the IRDA handle */
  assert_param(IS_IRDA_INSTANCE(hirda->Instance));

  if (hirda->gState == HAL_IRDA_STATE_RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005126:	2b00      	cmp	r3, #0
 8005128:	d106      	bne.n	8005138 <HAL_IRDA_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hirda->Lock = HAL_UNLOCKED;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hirda->MspInitCallback(hirda);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_IRDA_MspInit(hirda);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f7fd fa4e 	bl	80025d4 <HAL_IRDA_MspInit>
#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
  }

  hirda->gState = HAL_IRDA_STATE_BUSY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2224      	movs	r2, #36	; 0x24
 800513c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Disable the Peripheral to update the configuration registers */
  __HAL_IRDA_DISABLE(hirda);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0201 	bic.w	r2, r2, #1
 800514c:	601a      	str	r2, [r3, #0]

  /* Set the IRDA Communication parameters */
  if (IRDA_SetConfig(hirda) == HAL_ERROR)
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fa9a 	bl	8005688 <IRDA_SetConfig>
 8005154:	4603      	mov	r3, r0
 8005156:	2b01      	cmp	r3, #1
 8005158:	d101      	bne.n	800515e <HAL_IRDA_Init+0x4e>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e023      	b.n	80051a6 <HAL_IRDA_Init+0x96>
  }

  /* In IRDA mode, the following bits must be kept cleared:
  - LINEN, STOP and CLKEN bits in the USART_CR2 register,
  - SCEN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
 800516c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 0228 	bic.w	r2, r2, #40	; 0x28
 800517c:	609a      	str	r2, [r3, #8]

  /* set the UART/USART in IRDA mode */
  hirda->Instance->CR3 |= USART_CR3_IREN;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	689a      	ldr	r2, [r3, #8]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f042 0202 	orr.w	r2, r2, #2
 800518c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_IRDA_ENABLE(hirda);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f042 0201 	orr.w	r2, r2, #1
 800519c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving hirda->gState and hirda->RxState to Ready */
  return (IRDA_CheckIdleState(hirda));
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 fbcc 	bl	800593c <IRDA_CheckIdleState>
 80051a4:	4603      	mov	r3, r0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <HAL_IRDA_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  */
#endif /* CORE_CM0PLUS */
HAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b08a      	sub	sp, #40	; 0x28
 80051b2:	af02      	add	r7, sp, #8
 80051b4:	60f8      	str	r0, [r7, #12]
 80051b6:	60b9      	str	r1, [r7, #8]
 80051b8:	603b      	str	r3, [r7, #0]
 80051ba:	4613      	mov	r3, r2
 80051bc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (hirda->gState == HAL_IRDA_STATE_READY)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	d17a      	bne.n	80052bc <HAL_IRDA_Transmit+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d002      	beq.n	80051d2 <HAL_IRDA_Transmit+0x24>
 80051cc:	88fb      	ldrh	r3, [r7, #6]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d101      	bne.n	80051d6 <HAL_IRDA_Transmit+0x28>
    {
      return  HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e073      	b.n	80052be <HAL_IRDA_Transmit+0x110>
      }
    }
#endif /* CORE_CM0PLUS */

    /* Process Locked */
    __HAL_LOCK(hirda);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d101      	bne.n	80051e4 <HAL_IRDA_Transmit+0x36>
 80051e0:	2302      	movs	r3, #2
 80051e2:	e06c      	b.n	80052be <HAL_IRDA_Transmit+0x110>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	645a      	str	r2, [r3, #68]	; 0x44
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2221      	movs	r2, #33	; 0x21
 80051f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051f8:	f7fc fdd8 	bl	8001dac <HAL_GetTick>
 80051fc:	6178      	str	r0, [r7, #20]

    hirda->TxXferSize = Size;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	88fa      	ldrh	r2, [r7, #6]
 8005202:	841a      	strh	r2, [r3, #32]
    hirda->TxXferCount = Size;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	88fa      	ldrh	r2, [r7, #6]
 8005208:	845a      	strh	r2, [r3, #34]	; 0x22

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005212:	d108      	bne.n	8005226 <HAL_IRDA_Transmit+0x78>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d104      	bne.n	8005226 <HAL_IRDA_Transmit+0x78>
    {
      pdata8bits  = NULL;
 800521c:	2300      	movs	r3, #0
 800521e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData; /* Derogation R.11.3 */
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	61bb      	str	r3, [r7, #24]
 8005224:	e003      	b.n	800522e <HAL_IRDA_Transmit+0x80>
    }
    else
    {
      pdata8bits  = pData;
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800522a:	2300      	movs	r3, #0
 800522c:	61bb      	str	r3, [r7, #24]
    }

    while (hirda->TxXferCount > 0U)
 800522e:	e02a      	b.n	8005286 <HAL_IRDA_Transmit+0xd8>
    {
      hirda->TxXferCount--;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8005234:	b29b      	uxth	r3, r3
 8005236:	3b01      	subs	r3, #1
 8005238:	b29a      	uxth	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	845a      	strh	r2, [r3, #34]	; 0x22

      if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2200      	movs	r2, #0
 8005246:	2180      	movs	r1, #128	; 0x80
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 fbbc 	bl	80059c6 <IRDA_WaitOnFlagUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d001      	beq.n	8005258 <HAL_IRDA_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8005254:	2303      	movs	r3, #3
 8005256:	e032      	b.n	80052be <HAL_IRDA_Transmit+0x110>
      }
      if (pdata8bits == NULL)
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10b      	bne.n	8005276 <HAL_IRDA_Transmit+0xc8>
      {
        hirda->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	881b      	ldrh	r3, [r3, #0]
 8005262:	461a      	mov	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800526c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	3302      	adds	r3, #2
 8005272:	61bb      	str	r3, [r7, #24]
 8005274:	e007      	b.n	8005286 <HAL_IRDA_Transmit+0xd8>
      }
      else
      {
        hirda->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	781a      	ldrb	r2, [r3, #0]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005280:	69fb      	ldr	r3, [r7, #28]
 8005282:	3301      	adds	r3, #1
 8005284:	61fb      	str	r3, [r7, #28]
    while (hirda->TxXferCount > 0U)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800528a:	b29b      	uxth	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1cf      	bne.n	8005230 <HAL_IRDA_Transmit+0x82>
      }
    }

    if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	9300      	str	r3, [sp, #0]
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	2200      	movs	r2, #0
 8005298:	2140      	movs	r1, #64	; 0x40
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 fb93 	bl	80059c6 <IRDA_WaitOnFlagUntilTimeout>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <HAL_IRDA_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e009      	b.n	80052be <HAL_IRDA_Transmit+0x110>
    }

    /* At end of Tx process, restore hirda->gState to Ready */
    hirda->gState = HAL_IRDA_STATE_READY;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2220      	movs	r2, #32
 80052ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80052b8:	2300      	movs	r3, #0
 80052ba:	e000      	b.n	80052be <HAL_IRDA_Transmit+0x110>
  }
  else
  {
    return HAL_BUSY;
 80052bc:	2302      	movs	r3, #2
  }
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3720      	adds	r7, #32
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <HAL_IRDA_Receive>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  */
#endif /* CORE_CM0PLUS */
HAL_StatusTypeDef HAL_IRDA_Receive(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b08a      	sub	sp, #40	; 0x28
 80052ca:	af02      	add	r7, sp, #8
 80052cc:	60f8      	str	r0, [r7, #12]
 80052ce:	60b9      	str	r1, [r7, #8]
 80052d0:	603b      	str	r3, [r7, #0]
 80052d2:	4613      	mov	r3, r2
 80052d4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (hirda->RxState == HAL_IRDA_STATE_READY)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052da:	2b20      	cmp	r3, #32
 80052dc:	f040 80ad 	bne.w	800543a <HAL_IRDA_Receive+0x174>
  {
    if ((pData == NULL) || (Size == 0U))
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d002      	beq.n	80052ec <HAL_IRDA_Receive+0x26>
 80052e6:	88fb      	ldrh	r3, [r7, #6]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d101      	bne.n	80052f0 <HAL_IRDA_Receive+0x2a>
    {
      return  HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e0a5      	b.n	800543c <HAL_IRDA_Receive+0x176>
      }
    }
#endif /* CORE_CM0PLUS */

    /* Process Locked */
    __HAL_LOCK(hirda);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d101      	bne.n	80052fe <HAL_IRDA_Receive+0x38>
 80052fa:	2302      	movs	r3, #2
 80052fc:	e09e      	b.n	800543c <HAL_IRDA_Receive+0x176>
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	645a      	str	r2, [r3, #68]	; 0x44
    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2222      	movs	r2, #34	; 0x22
 8005310:	641a      	str	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005312:	f7fc fd4b 	bl	8001dac <HAL_GetTick>
 8005316:	6178      	str	r0, [r7, #20]

    hirda->RxXferSize = Size;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	88fa      	ldrh	r2, [r7, #6]
 800531c:	851a      	strh	r2, [r3, #40]	; 0x28
    hirda->RxXferCount = Size;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	88fa      	ldrh	r2, [r7, #6]
 8005322:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Computation of the mask to apply to RDR register
       of the UART associated to the IRDA */
    IRDA_MASK_COMPUTATION(hirda);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800532c:	d10c      	bne.n	8005348 <HAL_IRDA_Receive+0x82>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d104      	bne.n	8005340 <HAL_IRDA_Receive+0x7a>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f240 12ff 	movw	r2, #511	; 0x1ff
 800533c:	859a      	strh	r2, [r3, #44]	; 0x2c
 800533e:	e027      	b.n	8005390 <HAL_IRDA_Receive+0xca>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	22ff      	movs	r2, #255	; 0xff
 8005344:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005346:	e023      	b.n	8005390 <HAL_IRDA_Receive+0xca>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10b      	bne.n	8005368 <HAL_IRDA_Receive+0xa2>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d103      	bne.n	8005360 <HAL_IRDA_Receive+0x9a>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	22ff      	movs	r2, #255	; 0xff
 800535c:	859a      	strh	r2, [r3, #44]	; 0x2c
 800535e:	e017      	b.n	8005390 <HAL_IRDA_Receive+0xca>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	227f      	movs	r2, #127	; 0x7f
 8005364:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005366:	e013      	b.n	8005390 <HAL_IRDA_Receive+0xca>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005370:	d10b      	bne.n	800538a <HAL_IRDA_Receive+0xc4>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d103      	bne.n	8005382 <HAL_IRDA_Receive+0xbc>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	227f      	movs	r2, #127	; 0x7f
 800537e:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005380:	e006      	b.n	8005390 <HAL_IRDA_Receive+0xca>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	223f      	movs	r2, #63	; 0x3f
 8005386:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005388:	e002      	b.n	8005390 <HAL_IRDA_Receive+0xca>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	859a      	strh	r2, [r3, #44]	; 0x2c
    uhMask = hirda->Mask;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005394:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800539e:	d108      	bne.n	80053b2 <HAL_IRDA_Receive+0xec>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d104      	bne.n	80053b2 <HAL_IRDA_Receive+0xec>
    {
      pdata8bits  = NULL;
 80053a8:	2300      	movs	r3, #0
 80053aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData; /* Derogation R.11.3 */
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	61bb      	str	r3, [r7, #24]
 80053b0:	e003      	b.n	80053ba <HAL_IRDA_Receive+0xf4>
    }
    else
    {
      pdata8bits  = pData;
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053b6:	2300      	movs	r3, #0
 80053b8:	61bb      	str	r3, [r7, #24]
    }

    /* Check data remaining to be received */
    while (hirda->RxXferCount > 0U)
 80053ba:	e030      	b.n	800541e <HAL_IRDA_Receive+0x158>
    {
      hirda->RxXferCount--;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	3b01      	subs	r3, #1
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2200      	movs	r2, #0
 80053d2:	2120      	movs	r1, #32
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 faf6 	bl	80059c6 <IRDA_WaitOnFlagUntilTimeout>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d001      	beq.n	80053e4 <HAL_IRDA_Receive+0x11e>
      {
        return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e02b      	b.n	800543c <HAL_IRDA_Receive+0x176>
      }
      if (pdata8bits == NULL)
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10c      	bne.n	8005404 <HAL_IRDA_Receive+0x13e>
      {
        *pdata16bits = (uint16_t)(hirda->Instance->RDR & uhMask);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	8a7b      	ldrh	r3, [r7, #18]
 80053f4:	4013      	ands	r3, r2
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	3302      	adds	r3, #2
 8005400:	61bb      	str	r3, [r7, #24]
 8005402:	e00c      	b.n	800541e <HAL_IRDA_Receive+0x158>
      }
      else
      {
        *pdata8bits = (uint8_t)(hirda->Instance->RDR & (uint8_t)uhMask);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540a:	b2da      	uxtb	r2, r3
 800540c:	8a7b      	ldrh	r3, [r7, #18]
 800540e:	b2db      	uxtb	r3, r3
 8005410:	4013      	ands	r3, r2
 8005412:	b2da      	uxtb	r2, r3
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	3301      	adds	r3, #1
 800541c:	61fb      	str	r3, [r7, #28]
    while (hirda->RxXferCount > 0U)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005422:	b29b      	uxth	r3, r3
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1c9      	bne.n	80053bc <HAL_IRDA_Receive+0xf6>
      }
    }

    /* At end of Rx process, restore hirda->RxState to Ready */
    hirda->RxState = HAL_IRDA_STATE_READY;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2220      	movs	r2, #32
 800542c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005436:	2300      	movs	r3, #0
 8005438:	e000      	b.n	800543c <HAL_IRDA_Receive+0x176>
  }
  else
  {
    return HAL_BUSY;
 800543a:	2302      	movs	r3, #2
  }
}
 800543c:	4618      	mov	r0, r3
 800543e:	3720      	adds	r7, #32
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <HAL_IRDA_IRQHandler>:
  * @param hirda  Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b088      	sub	sp, #32
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(hirda->Instance->ISR);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(hirda->Instance->CR1);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its;
  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	f003 030f 	and.w	r3, r3, #15
 8005462:	617b      	str	r3, [r7, #20]
  if (errorflags == 0U)
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d10d      	bne.n	8005486 <HAL_IRDA_IRQHandler+0x42>
  {
    /* IRDA in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) && ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U))
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	f003 0320 	and.w	r3, r3, #32
 8005470:	2b00      	cmp	r3, #0
 8005472:	d008      	beq.n	8005486 <HAL_IRDA_IRQHandler+0x42>
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	f003 0320 	and.w	r3, r3, #32
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <HAL_IRDA_IRQHandler+0x42>
    {
      IRDA_Receive_IT(hirda);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 fb7e 	bl	8005b80 <IRDA_Receive_IT>
      return;
 8005484:	e0df      	b.n	8005646 <HAL_IRDA_IRQHandler+0x202>
    }
  }

  /* If some errors occur */
  cr3its = READ_REG(hirda->Instance->CR3);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	613b      	str	r3, [r7, #16]
  if ((errorflags != 0U)
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 80bb 	beq.w	800560c <HAL_IRDA_IRQHandler+0x1c8>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	d105      	bne.n	80054ac <HAL_IRDA_IRQHandler+0x68>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 80b0 	beq.w	800560c <HAL_IRDA_IRQHandler+0x1c8>
  {
    /* IRDA parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00e      	beq.n	80054d4 <HAL_IRDA_IRQHandler+0x90>
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d009      	beq.n	80054d4 <HAL_IRDA_IRQHandler+0x90>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_PEF);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2201      	movs	r2, #1
 80054c6:	621a      	str	r2, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_PE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054cc:	f043 0201 	orr.w	r2, r3, #1
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* IRDA frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00e      	beq.n	80054fc <HAL_IRDA_IRQHandler+0xb8>
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d009      	beq.n	80054fc <HAL_IRDA_IRQHandler+0xb8>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_FEF);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2202      	movs	r2, #2
 80054ee:	621a      	str	r2, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_FE;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054f4:	f043 0204 	orr.w	r2, r3, #4
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* IRDA noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	f003 0304 	and.w	r3, r3, #4
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00e      	beq.n	8005524 <HAL_IRDA_IRQHandler+0xe0>
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	d009      	beq.n	8005524 <HAL_IRDA_IRQHandler+0xe0>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_NEF);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2204      	movs	r2, #4
 8005516:	621a      	str	r2, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_NE;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800551c:	f043 0202 	orr.w	r2, r3, #2
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* IRDA Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U) &&
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	f003 0308 	and.w	r3, r3, #8
 800552a:	2b00      	cmp	r3, #0
 800552c:	d013      	beq.n	8005556 <HAL_IRDA_IRQHandler+0x112>
        (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) || ((cr3its & USART_CR3_EIE) != 0U)))
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	f003 0320 	and.w	r3, r3, #32
    if (((isrflags & USART_ISR_ORE) != 0U) &&
 8005534:	2b00      	cmp	r3, #0
 8005536:	d104      	bne.n	8005542 <HAL_IRDA_IRQHandler+0xfe>
        (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) || ((cr3its & USART_CR3_EIE) != 0U)))
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	d009      	beq.n	8005556 <HAL_IRDA_IRQHandler+0x112>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_OREF);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	2208      	movs	r2, #8
 8005548:	621a      	str	r2, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_ORE;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800554e:	f043 0208 	orr.w	r2, r3, #8
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call IRDA Error Call back function if need be --------------------------*/
    if (hirda->ErrorCode != HAL_IRDA_ERROR_NONE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800555a:	2b00      	cmp	r3, #0
 800555c:	d072      	beq.n	8005644 <HAL_IRDA_IRQHandler+0x200>
    {
      /* IRDA in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) && ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U))
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	f003 0320 	and.w	r3, r3, #32
 8005564:	2b00      	cmp	r3, #0
 8005566:	d007      	beq.n	8005578 <HAL_IRDA_IRQHandler+0x134>
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <HAL_IRDA_IRQHandler+0x134>
      {
        IRDA_Receive_IT(hirda);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 fb04 	bl	8005b80 <IRDA_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = hirda->ErrorCode;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) ||
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005588:	2b40      	cmp	r3, #64	; 0x40
 800558a:	d004      	beq.n	8005596 <HAL_IRDA_IRQHandler+0x152>
          ((errorcode & HAL_IRDA_ERROR_ORE) != 0U))
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) ||
 8005592:	2b00      	cmp	r3, #0
 8005594:	d031      	beq.n	80055fa <HAL_IRDA_IRQHandler+0x1b6>
      {
        /* Blocking error : transfer is aborted
           Set the IRDA state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        IRDA_EndRxTransfer(hirda);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 fa5d 	bl	8005a56 <IRDA_EndRxTransfer>

        /* Disable the IRDA DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a6:	2b40      	cmp	r3, #64	; 0x40
 80055a8:	d123      	bne.n	80055f2 <HAL_IRDA_IRQHandler+0x1ae>
        {
          CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	689a      	ldr	r2, [r3, #8]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055b8:	609a      	str	r2, [r3, #8]

          /* Abort the IRDA DMA Rx channel */
          if (hirda->hdmarx != NULL)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d013      	beq.n	80055ea <HAL_IRDA_IRQHandler+0x1a6>
          {
            /* Set the IRDA DMA Abort callback :
               will lead to call HAL_IRDA_ErrorCallback() at end of DMA abort procedure */
            hirda->hdmarx->XferAbortCallback = IRDA_DMAAbortOnError;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c6:	4a21      	ldr	r2, [pc, #132]	; (800564c <HAL_IRDA_IRQHandler+0x208>)
 80055c8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fe fefc 	bl	80043cc <HAL_DMA_Abort_IT>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d016      	beq.n	8005608 <HAL_IRDA_IRQHandler+0x1c4>
            {
              /* Call Directly hirda->hdmarx->XferAbortCallback function in case of error */
              hirda->hdmarx->XferAbortCallback(hirda->hdmarx);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055e4:	4610      	mov	r0, r2
 80055e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 80055e8:	e00e      	b.n	8005608 <HAL_IRDA_IRQHandler+0x1c4>
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
            /* Call registered user error callback */
            hirda->ErrorCallback(hirda);
#else
            /* Call legacy weak user error callback */
            HAL_IRDA_ErrorCallback(hirda);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f842 	bl	8005674 <HAL_IRDA_ErrorCallback>
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 80055f0:	e00a      	b.n	8005608 <HAL_IRDA_IRQHandler+0x1c4>
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
          /* Call registered user error callback */
          hirda->ErrorCallback(hirda);
#else
          /* Call legacy weak user error callback */
          HAL_IRDA_ErrorCallback(hirda);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 f83e 	bl	8005674 <HAL_IRDA_ErrorCallback>
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 80055f8:	e006      	b.n	8005608 <HAL_IRDA_IRQHandler+0x1c4>
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
        /* Call registered user error callback */
        hirda->ErrorCallback(hirda);
#else
        /* Call legacy weak user error callback */
        HAL_IRDA_ErrorCallback(hirda);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 f83a 	bl	8005674 <HAL_IRDA_ErrorCallback>
#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
        hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005606:	e01d      	b.n	8005644 <HAL_IRDA_IRQHandler+0x200>
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 8005608:	bf00      	nop
    return;
 800560a:	e01b      	b.n	8005644 <HAL_IRDA_IRQHandler+0x200>

  } /* End if some error occurs */

  /* IRDA in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U) && ((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U))
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005612:	2b00      	cmp	r3, #0
 8005614:	d008      	beq.n	8005628 <HAL_IRDA_IRQHandler+0x1e4>
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800561c:	2b00      	cmp	r3, #0
 800561e:	d003      	beq.n	8005628 <HAL_IRDA_IRQHandler+0x1e4>
  {
    IRDA_Transmit_IT(hirda);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 fa48 	bl	8005ab6 <IRDA_Transmit_IT>
    return;
 8005626:	e00e      	b.n	8005646 <HAL_IRDA_IRQHandler+0x202>
  }

  /* IRDA in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562e:	2b00      	cmp	r3, #0
 8005630:	d009      	beq.n	8005646 <HAL_IRDA_IRQHandler+0x202>
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	d004      	beq.n	8005646 <HAL_IRDA_IRQHandler+0x202>
  {
    IRDA_EndTransmit_IT(hirda);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fa89 	bl	8005b54 <IRDA_EndTransmit_IT>
    return;
 8005642:	e000      	b.n	8005646 <HAL_IRDA_IRQHandler+0x202>
    return;
 8005644:	bf00      	nop
  }

}
 8005646:	3720      	adds	r7, #32
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	08005a8f 	.word	0x08005a8f

08005650 <HAL_IRDA_TxCpltCallback>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
__weak void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  UNUSED(hirda);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IRDA_TxCpltCallback can be implemented in the user file.
   */
}
 8005658:	bf00      	nop
 800565a:	370c      	adds	r7, #12
 800565c:	46bd      	mov	sp, r7
 800565e:	bc80      	pop	{r7}
 8005660:	4770      	bx	lr

08005662 <HAL_IRDA_RxCpltCallback>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
__weak void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  UNUSED(hirda);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IRDA_RxCpltCallback can be implemented in the user file.
   */
}
 800566a:	bf00      	nop
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	bc80      	pop	{r7}
 8005672:	4770      	bx	lr

08005674 <HAL_IRDA_ErrorCallback>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
__weak void HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UNUSED(hirda);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IRDA_ErrorCallback can be implemented in the user file.
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	bc80      	pop	{r7}
 8005684:	4770      	bx	lr
	...

08005688 <IRDA_SetConfig>:
  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_SetConfig(IRDA_HandleTypeDef *hirda)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  IRDA_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret = HAL_OK;
 8005690:	2300      	movs	r3, #0
 8005692:	74bb      	strb	r3, [r7, #18]
  /*-------------------------- USART CR1 Configuration -----------------------*/
  /* Configure the IRDA Word Length, Parity and transfer Mode:
     Set the M bits according to hirda->Init.WordLength value
     Set PCE and PS bits according to hirda->Init.Parity value
     Set TE and RE bits according to hirda->Init.Mode value */
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689a      	ldr	r2, [r3, #8]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	431a      	orrs	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	4b9e      	ldr	r3, [pc, #632]	; (8005928 <IRDA_SetConfig+0x2a0>)
 80056ae:	4013      	ands	r3, r2
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	6812      	ldr	r2, [r2, #0]
 80056b4:	6979      	ldr	r1, [r7, #20]
 80056b6:	430b      	orrs	r3, r1
 80056b8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f023 0204 	bic.w	r2, r3, #4
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	8adb      	ldrh	r3, [r3, #22]
 80056c8:	4619      	mov	r1, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	609a      	str	r2, [r3, #8]

  /*--------------------- USART clock PRESC Configuration ----------------*/
  /* Configure
  * - IRDA Clock Prescaler: set PRESCALER according to hirda->Init.ClockPrescaler value */
  MODIFY_REG(hirda->Instance->PRESC, USART_PRESC_PRESCALER, hirda->Init.ClockPrescaler);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d8:	f023 010f 	bic.w	r1, r3, #15
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	699a      	ldr	r2, [r3, #24]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART GTPR Configuration ----------------------*/
  MODIFY_REG(hirda->Instance->GTPR, (uint16_t)USART_GTPR_PSC, (uint16_t)hirda->Init.Prescaler);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	7d1b      	ldrb	r3, [r3, #20]
 80056f6:	4619      	mov	r1, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	430a      	orrs	r2, r1
 80056fe:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART BRR Configuration -----------------------*/
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a89      	ldr	r2, [pc, #548]	; (800592c <IRDA_SetConfig+0x2a4>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d121      	bne.n	800574e <IRDA_SetConfig+0xc6>
 800570a:	2003      	movs	r0, #3
 800570c:	f7ff fcee 	bl	80050ec <LL_RCC_GetUSARTClockSource>
 8005710:	4603      	mov	r3, r0
 8005712:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8005716:	2b03      	cmp	r3, #3
 8005718:	d816      	bhi.n	8005748 <IRDA_SetConfig+0xc0>
 800571a:	a201      	add	r2, pc, #4	; (adr r2, 8005720 <IRDA_SetConfig+0x98>)
 800571c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005720:	08005731 	.word	0x08005731
 8005724:	0800573d 	.word	0x0800573d
 8005728:	08005737 	.word	0x08005737
 800572c:	08005743 	.word	0x08005743
 8005730:	2301      	movs	r3, #1
 8005732:	74fb      	strb	r3, [r7, #19]
 8005734:	e047      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 8005736:	2302      	movs	r3, #2
 8005738:	74fb      	strb	r3, [r7, #19]
 800573a:	e044      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 800573c:	2304      	movs	r3, #4
 800573e:	74fb      	strb	r3, [r7, #19]
 8005740:	e041      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 8005742:	2310      	movs	r3, #16
 8005744:	74fb      	strb	r3, [r7, #19]
 8005746:	e03e      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 8005748:	2320      	movs	r3, #32
 800574a:	74fb      	strb	r3, [r7, #19]
 800574c:	e03b      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a77      	ldr	r2, [pc, #476]	; (8005930 <IRDA_SetConfig+0x2a8>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d134      	bne.n	80057c2 <IRDA_SetConfig+0x13a>
 8005758:	200c      	movs	r0, #12
 800575a:	f7ff fcc7 	bl	80050ec <LL_RCC_GetUSARTClockSource>
 800575e:	4603      	mov	r3, r0
 8005760:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8005764:	2b0c      	cmp	r3, #12
 8005766:	d829      	bhi.n	80057bc <IRDA_SetConfig+0x134>
 8005768:	a201      	add	r2, pc, #4	; (adr r2, 8005770 <IRDA_SetConfig+0xe8>)
 800576a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576e:	bf00      	nop
 8005770:	080057a5 	.word	0x080057a5
 8005774:	080057bd 	.word	0x080057bd
 8005778:	080057bd 	.word	0x080057bd
 800577c:	080057bd 	.word	0x080057bd
 8005780:	080057b1 	.word	0x080057b1
 8005784:	080057bd 	.word	0x080057bd
 8005788:	080057bd 	.word	0x080057bd
 800578c:	080057bd 	.word	0x080057bd
 8005790:	080057ab 	.word	0x080057ab
 8005794:	080057bd 	.word	0x080057bd
 8005798:	080057bd 	.word	0x080057bd
 800579c:	080057bd 	.word	0x080057bd
 80057a0:	080057b7 	.word	0x080057b7
 80057a4:	2300      	movs	r3, #0
 80057a6:	74fb      	strb	r3, [r7, #19]
 80057a8:	e00d      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 80057aa:	2302      	movs	r3, #2
 80057ac:	74fb      	strb	r3, [r7, #19]
 80057ae:	e00a      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 80057b0:	2304      	movs	r3, #4
 80057b2:	74fb      	strb	r3, [r7, #19]
 80057b4:	e007      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 80057b6:	2310      	movs	r3, #16
 80057b8:	74fb      	strb	r3, [r7, #19]
 80057ba:	e004      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 80057bc:	2320      	movs	r3, #32
 80057be:	74fb      	strb	r3, [r7, #19]
 80057c0:	e001      	b.n	80057c6 <IRDA_SetConfig+0x13e>
 80057c2:	2320      	movs	r3, #32
 80057c4:	74fb      	strb	r3, [r7, #19]
  tmpreg =   0U;
 80057c6:	2300      	movs	r3, #0
 80057c8:	617b      	str	r3, [r7, #20]
  switch (clocksource)
 80057ca:	7cfb      	ldrb	r3, [r7, #19]
 80057cc:	2b10      	cmp	r3, #16
 80057ce:	f200 8094 	bhi.w	80058fa <IRDA_SetConfig+0x272>
 80057d2:	a201      	add	r2, pc, #4	; (adr r2, 80057d8 <IRDA_SetConfig+0x150>)
 80057d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d8:	0800581d 	.word	0x0800581d
 80057dc:	0800584b 	.word	0x0800584b
 80057e0:	08005879 	.word	0x08005879
 80057e4:	080058fb 	.word	0x080058fb
 80057e8:	080058a1 	.word	0x080058a1
 80057ec:	080058fb 	.word	0x080058fb
 80057f0:	080058fb 	.word	0x080058fb
 80057f4:	080058fb 	.word	0x080058fb
 80057f8:	080058fb 	.word	0x080058fb
 80057fc:	080058fb 	.word	0x080058fb
 8005800:	080058fb 	.word	0x080058fb
 8005804:	080058fb 	.word	0x080058fb
 8005808:	080058fb 	.word	0x080058fb
 800580c:	080058fb 	.word	0x080058fb
 8005810:	080058fb 	.word	0x080058fb
 8005814:	080058fb 	.word	0x080058fb
 8005818:	080058cf 	.word	0x080058cf
  {
    case IRDA_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800581c:	f001 fa32 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8005820:	60f8      	str	r0, [r7, #12]
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	4a43      	ldr	r2, [pc, #268]	; (8005934 <IRDA_SetConfig+0x2ac>)
 8005828:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800582c:	461a      	mov	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	fbb3 f2f2 	udiv	r2, r3, r2
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	085b      	lsrs	r3, r3, #1
 800583a:	441a      	add	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	fbb2 f3f3 	udiv	r3, r2, r3
 8005844:	b29b      	uxth	r3, r3
 8005846:	617b      	str	r3, [r7, #20]
      break;
 8005848:	e05a      	b.n	8005900 <IRDA_SetConfig+0x278>
    case IRDA_CLOCKSOURCE_PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 800584a:	f001 fa2d 	bl	8006ca8 <HAL_RCC_GetPCLK2Freq>
 800584e:	60f8      	str	r0, [r7, #12]
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	4a37      	ldr	r2, [pc, #220]	; (8005934 <IRDA_SetConfig+0x2ac>)
 8005856:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800585a:	461a      	mov	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	085b      	lsrs	r3, r3, #1
 8005868:	441a      	add	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005872:	b29b      	uxth	r3, r3
 8005874:	617b      	str	r3, [r7, #20]
      break;
 8005876:	e043      	b.n	8005900 <IRDA_SetConfig+0x278>
    case IRDA_CLOCKSOURCE_HSI:
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(HSI_VALUE, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	4a2d      	ldr	r2, [pc, #180]	; (8005934 <IRDA_SetConfig+0x2ac>)
 800587e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005882:	461a      	mov	r2, r3
 8005884:	4b2c      	ldr	r3, [pc, #176]	; (8005938 <IRDA_SetConfig+0x2b0>)
 8005886:	fbb3 f2f2 	udiv	r2, r3, r2
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	441a      	add	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	fbb2 f3f3 	udiv	r3, r2, r3
 800589a:	b29b      	uxth	r3, r3
 800589c:	617b      	str	r3, [r7, #20]
      break;
 800589e:	e02f      	b.n	8005900 <IRDA_SetConfig+0x278>
    case IRDA_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 80058a0:	f001 f93c 	bl	8006b1c <HAL_RCC_GetSysClockFreq>
 80058a4:	60f8      	str	r0, [r7, #12]
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	4a22      	ldr	r2, [pc, #136]	; (8005934 <IRDA_SetConfig+0x2ac>)
 80058ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058b0:	461a      	mov	r2, r3
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	fbb3 f2f2 	udiv	r2, r3, r2
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	085b      	lsrs	r3, r3, #1
 80058be:	441a      	add	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	617b      	str	r3, [r7, #20]
      break;
 80058cc:	e018      	b.n	8005900 <IRDA_SetConfig+0x278>
    case IRDA_CLOCKSOURCE_LSE:
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16((uint32_t)LSE_VALUE, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	4a18      	ldr	r2, [pc, #96]	; (8005934 <IRDA_SetConfig+0x2ac>)
 80058d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80058dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	461a      	mov	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	085b      	lsrs	r3, r3, #1
 80058ea:	441a      	add	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	617b      	str	r3, [r7, #20]
      break;
 80058f8:	e002      	b.n	8005900 <IRDA_SetConfig+0x278>
    default:
      ret = HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	74bb      	strb	r3, [r7, #18]
      break;
 80058fe:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 */
  if ((tmpreg >= USART_BRR_MIN) && (tmpreg <= USART_BRR_MAX))
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	2b0f      	cmp	r3, #15
 8005904:	d908      	bls.n	8005918 <IRDA_SetConfig+0x290>
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800590c:	d204      	bcs.n	8005918 <IRDA_SetConfig+0x290>
  {
    hirda->Instance->BRR = tmpreg;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	60da      	str	r2, [r3, #12]
 8005916:	e001      	b.n	800591c <IRDA_SetConfig+0x294>
  }
  else
  {
    ret = HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	74bb      	strb	r3, [r7, #18]
  }

  return ret;
 800591c:	7cbb      	ldrb	r3, [r7, #18]
}
 800591e:	4618      	mov	r0, r3
 8005920:	3718      	adds	r7, #24
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	efffe9f3 	.word	0xefffe9f3
 800592c:	40013800 	.word	0x40013800
 8005930:	40004400 	.word	0x40004400
 8005934:	0801eb24 	.word	0x0801eb24
 8005938:	00f42400 	.word	0x00f42400

0800593c <IRDA_CheckIdleState>:
  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_CheckIdleState(IRDA_HandleTypeDef *hirda)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af02      	add	r7, sp, #8
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the IRDA ErrorCode */
  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	645a      	str	r2, [r3, #68]	; 0x44

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800594a:	f7fc fa2f 	bl	8001dac <HAL_GetTick>
 800594e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((hirda->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0308 	and.w	r3, r3, #8
 800595a:	2b08      	cmp	r3, #8
 800595c:	d10e      	bne.n	800597c <IRDA_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_TEACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 800595e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 f82a 	bl	80059c6 <IRDA_WaitOnFlagUntilTimeout>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d001      	beq.n	800597c <IRDA_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e020      	b.n	80059be <IRDA_CheckIdleState+0x82>
    }
  }
  /* Check if the Receiver is enabled */
  if ((hirda->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0304 	and.w	r3, r3, #4
 8005986:	2b04      	cmp	r3, #4
 8005988:	d10e      	bne.n	80059a8 <IRDA_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_REACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 800598a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2200      	movs	r2, #0
 8005994:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f814 	bl	80059c6 <IRDA_WaitOnFlagUntilTimeout>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d001      	beq.n	80059a8 <IRDA_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	e00a      	b.n	80059be <IRDA_CheckIdleState+0x82>
    }
  }

  /* Initialize the IRDA state*/
  hirda->gState  = HAL_IRDA_STATE_READY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2220      	movs	r2, #32
 80059ac:	63da      	str	r2, [r3, #60]	; 0x3c
  hirda->RxState = HAL_IRDA_STATE_READY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2220      	movs	r2, #32
 80059b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Process Unlocked */
  __HAL_UNLOCK(hirda);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <IRDA_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b084      	sub	sp, #16
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	60f8      	str	r0, [r7, #12]
 80059ce:	60b9      	str	r1, [r7, #8]
 80059d0:	603b      	str	r3, [r7, #0]
 80059d2:	4613      	mov	r3, r2
 80059d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
 80059d6:	e02a      	b.n	8005a2e <IRDA_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059de:	d026      	beq.n	8005a2e <IRDA_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e0:	f7fc f9e4 	bl	8001dac <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d302      	bcc.n	80059f6 <IRDA_WaitOnFlagUntilTimeout+0x30>
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d11b      	bne.n	8005a2e <IRDA_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005a04:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	689a      	ldr	r2, [r3, #8]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 0201 	bic.w	r2, r2, #1
 8005a14:	609a      	str	r2, [r3, #8]

        hirda->gState  = HAL_IRDA_STATE_READY;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	63da      	str	r2, [r3, #60]	; 0x3c
        hirda->RxState = HAL_IRDA_STATE_READY;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hirda);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e00f      	b.n	8005a4e <IRDA_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	69da      	ldr	r2, [r3, #28]
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	4013      	ands	r3, r2
 8005a38:	68ba      	ldr	r2, [r7, #8]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	bf0c      	ite	eq
 8005a3e:	2301      	moveq	r3, #1
 8005a40:	2300      	movne	r3, #0
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	461a      	mov	r2, r3
 8005a46:	79fb      	ldrb	r3, [r7, #7]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d0c5      	beq.n	80059d8 <IRDA_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <IRDA_EndRxTransfer>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a6c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689a      	ldr	r2, [r3, #8]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f022 0201 	bic.w	r2, r2, #1
 8005a7c:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore hirda->RxState to Ready */
  hirda->RxState = HAL_IRDA_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2220      	movs	r2, #32
 8005a82:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bc80      	pop	{r7}
 8005a8c:	4770      	bx	lr

08005a8e <IRDA_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void IRDA_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a8e:	b580      	push	{r7, lr}
 8005a90:	b084      	sub	sp, #16
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a9a:	60fb      	str	r3, [r7, #12]
  hirda->RxXferCount = 0U;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	855a      	strh	r2, [r3, #42]	; 0x2a
  hirda->TxXferCount = 0U;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	845a      	strh	r2, [r3, #34]	; 0x22
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
  /* Call registered user error callback */
  hirda->ErrorCallback(hirda);
#else
  /* Call legacy weak user error callback */
  HAL_IRDA_ErrorCallback(hirda);
 8005aa8:	68f8      	ldr	r0, [r7, #12]
 8005aaa:	f7ff fde3 	bl	8005674 <HAL_IRDA_ErrorCallback>
#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
}
 8005aae:	bf00      	nop
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}

08005ab6 <IRDA_Transmit_IT>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
static void IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda)
{
 8005ab6:	b480      	push	{r7}
 8005ab8:	b085      	sub	sp, #20
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (hirda->gState == HAL_IRDA_STATE_BUSY_TX)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ac2:	2b21      	cmp	r3, #33	; 0x21
 8005ac4:	d141      	bne.n	8005b4a <IRDA_Transmit_IT+0x94>
  {
    if (hirda->TxXferCount == 0U)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d110      	bne.n	8005af2 <IRDA_Transmit_IT+0x3c>
    {
      /* Disable the IRDA Transmit Data Register Empty Interrupt */
      CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ade:	601a      	str	r2, [r3, #0]

      /* Enable the IRDA Transmit Complete Interrupt */
      SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005aee:	601a      	str	r2, [r3, #0]
        hirda->pTxBuffPtr++;
      }
      hirda->TxXferCount--;
    }
  }
}
 8005af0:	e02b      	b.n	8005b4a <IRDA_Transmit_IT+0x94>
      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005afa:	d114      	bne.n	8005b26 <IRDA_Transmit_IT+0x70>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d110      	bne.n	8005b26 <IRDA_Transmit_IT+0x70>
        tmp = (const uint16_t *) hirda->pTxBuffPtr; /* Derogation R.11.3 */
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	69db      	ldr	r3, [r3, #28]
 8005b08:	60fb      	str	r3, [r7, #12]
        hirda->Instance->TDR = (uint16_t)(*tmp & 0x01FFU);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	881b      	ldrh	r3, [r3, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b18:	629a      	str	r2, [r3, #40]	; 0x28
        hirda->pTxBuffPtr += 2U;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	69db      	ldr	r3, [r3, #28]
 8005b1e:	1c9a      	adds	r2, r3, #2
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	61da      	str	r2, [r3, #28]
 8005b24:	e00a      	b.n	8005b3c <IRDA_Transmit_IT+0x86>
        hirda->Instance->TDR = (uint8_t)(*hirda->pTxBuffPtr & 0xFFU);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	69db      	ldr	r3, [r3, #28]
 8005b2a:	781a      	ldrb	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	629a      	str	r2, [r3, #40]	; 0x28
        hirda->pTxBuffPtr++;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	1c5a      	adds	r2, r3, #1
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	61da      	str	r2, [r3, #28]
      hirda->TxXferCount--;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	3b01      	subs	r3, #1
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	845a      	strh	r2, [r3, #34]	; 0x22
}
 8005b4a:	bf00      	nop
 8005b4c:	3714      	adds	r7, #20
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bc80      	pop	{r7}
 8005b52:	4770      	bx	lr

08005b54 <IRDA_EndTransmit_IT>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
static void IRDA_EndTransmit_IT(IRDA_HandleTypeDef *hirda)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* Disable the IRDA Transmit Complete Interrupt */
  CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b6a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore hirda->gState to Ready */
  hirda->gState = HAL_IRDA_STATE_READY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2220      	movs	r2, #32
 8005b70:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
  /* Call registered Tx complete callback */
  hirda->TxCpltCallback(hirda);
#else
  /* Call legacy weak Tx complete callback */
  HAL_IRDA_TxCpltCallback(hirda);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7ff fd6c 	bl	8005650 <HAL_IRDA_TxCpltCallback>
#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
}
 8005b78:	bf00      	nop
 8005b7a:	3708      	adds	r7, #8
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <IRDA_Receive_IT>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
static void IRDA_Receive_IT(IRDA_HandleTypeDef *hirda)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = hirda->Mask;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b8c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b92:	2b22      	cmp	r3, #34	; 0x22
 8005b94:	d14c      	bne.n	8005c30 <IRDA_Receive_IT+0xb0>
  {
    uhdata = (uint16_t) READ_REG(hirda->Instance->RDR);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	81bb      	strh	r3, [r7, #12]
    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ba6:	d112      	bne.n	8005bce <IRDA_Receive_IT+0x4e>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d10e      	bne.n	8005bce <IRDA_Receive_IT+0x4e>
    {
      tmp = (uint16_t *) hirda->pRxBuffPtr; /* Derogation R.11.3 */
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb4:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 8005bb6:	89ba      	ldrh	r2, [r7, #12]
 8005bb8:	89fb      	ldrh	r3, [r7, #14]
 8005bba:	4013      	ands	r3, r2
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	801a      	strh	r2, [r3, #0]
      hirda->pRxBuffPtr  += 2U;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc6:	1c9a      	adds	r2, r3, #2
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	625a      	str	r2, [r3, #36]	; 0x24
 8005bcc:	e00d      	b.n	8005bea <IRDA_Receive_IT+0x6a>
    }
    else
    {
      *hirda->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005bce:	89bb      	ldrh	r3, [r7, #12]
 8005bd0:	b2d9      	uxtb	r1, r3
 8005bd2:	89fb      	ldrh	r3, [r7, #14]
 8005bd4:	b2da      	uxtb	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bda:	400a      	ands	r2, r1
 8005bdc:	b2d2      	uxtb	r2, r2
 8005bde:	701a      	strb	r2, [r3, #0]
      hirda->pRxBuffPtr++;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be4:	1c5a      	adds	r2, r3, #1
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    hirda->RxXferCount--;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	b29a      	uxth	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hirda->RxXferCount == 0U)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d11e      	bne.n	8005c40 <IRDA_Receive_IT+0xc0>
    {
      /* Disable the IRDA Parity Error Interrupt and RXNE interrupt */
      CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c10:	601a      	str	r2, [r3, #0]

      /* Disable the IRDA Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689a      	ldr	r2, [r3, #8]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f022 0201 	bic.w	r2, r2, #1
 8005c20:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore hirda->RxState to Ready */
      hirda->RxState = HAL_IRDA_STATE_READY;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2220      	movs	r2, #32
 8005c26:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
      /* Call registered Rx complete callback */
      hirda->RxCpltCallback(hirda);
#else
      /* Call legacy weak Rx complete callback */
      HAL_IRDA_RxCpltCallback(hirda);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7ff fd1a 	bl	8005662 <HAL_IRDA_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);
  }
}
 8005c2e:	e007      	b.n	8005c40 <IRDA_Receive_IT+0xc0>
    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	699a      	ldr	r2, [r3, #24]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f042 0208 	orr.w	r2, r2, #8
 8005c3e:	619a      	str	r2, [r3, #24]
}
 8005c40:	bf00      	nop
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c4c:	4b04      	ldr	r3, [pc, #16]	; (8005c60 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a03      	ldr	r2, [pc, #12]	; (8005c60 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c56:	6013      	str	r3, [r2, #0]
}
 8005c58:	bf00      	nop
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bc80      	pop	{r7}
 8005c5e:	4770      	bx	lr
 8005c60:	58000400 	.word	0x58000400

08005c64 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005c68:	4b03      	ldr	r3, [pc, #12]	; (8005c78 <HAL_PWREx_GetVoltageRange+0x14>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bc80      	pop	{r7}
 8005c76:	4770      	bx	lr
 8005c78:	58000400 	.word	0x58000400

08005c7c <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005c80:	4b06      	ldr	r3, [pc, #24]	; (8005c9c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c8c:	d101      	bne.n	8005c92 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e000      	b.n	8005c94 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bc80      	pop	{r7}
 8005c9a:	4770      	bx	lr
 8005c9c:	58000400 	.word	0x58000400

08005ca0 <LL_RCC_HSE_EnableTcxo>:
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005ca4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005cb2:	6013      	str	r3, [r2, #0]
}
 8005cb4:	bf00      	nop
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bc80      	pop	{r7}
 8005cba:	4770      	bx	lr

08005cbc <LL_RCC_HSE_DisableTcxo>:
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005cc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005cce:	6013      	str	r3, [r2, #0]
}
 8005cd0:	bf00      	nop
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bc80      	pop	{r7}
 8005cd6:	4770      	bx	lr

08005cd8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005cd8:	b480      	push	{r7}
 8005cda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005cdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ce6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cea:	d101      	bne.n	8005cf0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005cec:	2301      	movs	r3, #1
 8005cee:	e000      	b.n	8005cf2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bc80      	pop	{r7}
 8005cf8:	4770      	bx	lr

08005cfa <LL_RCC_HSE_Enable>:
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005cfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d0c:	6013      	str	r3, [r2, #0]
}
 8005d0e:	bf00      	nop
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bc80      	pop	{r7}
 8005d14:	4770      	bx	lr

08005d16 <LL_RCC_HSE_Disable>:
{
 8005d16:	b480      	push	{r7}
 8005d18:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005d1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d28:	6013      	str	r3, [r2, #0]
}
 8005d2a:	bf00      	nop
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bc80      	pop	{r7}
 8005d30:	4770      	bx	lr

08005d32 <LL_RCC_HSE_IsReady>:
{
 8005d32:	b480      	push	{r7}
 8005d34:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005d36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d44:	d101      	bne.n	8005d4a <LL_RCC_HSE_IsReady+0x18>
 8005d46:	2301      	movs	r3, #1
 8005d48:	e000      	b.n	8005d4c <LL_RCC_HSE_IsReady+0x1a>
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bc80      	pop	{r7}
 8005d52:	4770      	bx	lr

08005d54 <LL_RCC_HSI_Enable>:
{
 8005d54:	b480      	push	{r7}
 8005d56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005d58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d66:	6013      	str	r3, [r2, #0]
}
 8005d68:	bf00      	nop
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bc80      	pop	{r7}
 8005d6e:	4770      	bx	lr

08005d70 <LL_RCC_HSI_Disable>:
{
 8005d70:	b480      	push	{r7}
 8005d72:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005d74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d82:	6013      	str	r3, [r2, #0]
}
 8005d84:	bf00      	nop
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr

08005d8c <LL_RCC_HSI_IsReady>:
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005d90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d9e:	d101      	bne.n	8005da4 <LL_RCC_HSI_IsReady+0x18>
 8005da0:	2301      	movs	r3, #1
 8005da2:	e000      	b.n	8005da6 <LL_RCC_HSI_IsReady+0x1a>
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bc80      	pop	{r7}
 8005dac:	4770      	bx	lr

08005dae <LL_RCC_HSI_SetCalibTrimming>:
{
 8005dae:	b480      	push	{r7}
 8005db0:	b083      	sub	sp, #12
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005db6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	061b      	lsls	r3, r3, #24
 8005dc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	604b      	str	r3, [r1, #4]
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bc80      	pop	{r7}
 8005dd4:	4770      	bx	lr

08005dd6 <LL_RCC_LSE_IsReady>:
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005dda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005de2:	f003 0302 	and.w	r3, r3, #2
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d101      	bne.n	8005dee <LL_RCC_LSE_IsReady+0x18>
 8005dea:	2301      	movs	r3, #1
 8005dec:	e000      	b.n	8005df0 <LL_RCC_LSE_IsReady+0x1a>
 8005dee:	2300      	movs	r3, #0
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bc80      	pop	{r7}
 8005df6:	4770      	bx	lr

08005df8 <LL_RCC_LSI_Enable>:
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005dfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e08:	f043 0301 	orr.w	r3, r3, #1
 8005e0c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005e10:	bf00      	nop
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bc80      	pop	{r7}
 8005e16:	4770      	bx	lr

08005e18 <LL_RCC_LSI_Disable>:
{
 8005e18:	b480      	push	{r7}
 8005e1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005e1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e28:	f023 0301 	bic.w	r3, r3, #1
 8005e2c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005e30:	bf00      	nop
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bc80      	pop	{r7}
 8005e36:	4770      	bx	lr

08005e38 <LL_RCC_LSI_IsReady>:
{
 8005e38:	b480      	push	{r7}
 8005e3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005e3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e44:	f003 0302 	and.w	r3, r3, #2
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d101      	bne.n	8005e50 <LL_RCC_LSI_IsReady+0x18>
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e000      	b.n	8005e52 <LL_RCC_LSI_IsReady+0x1a>
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bc80      	pop	{r7}
 8005e58:	4770      	bx	lr

08005e5a <LL_RCC_MSI_Enable>:
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005e5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e68:	f043 0301 	orr.w	r3, r3, #1
 8005e6c:	6013      	str	r3, [r2, #0]
}
 8005e6e:	bf00      	nop
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bc80      	pop	{r7}
 8005e74:	4770      	bx	lr

08005e76 <LL_RCC_MSI_Disable>:
{
 8005e76:	b480      	push	{r7}
 8005e78:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005e7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e84:	f023 0301 	bic.w	r3, r3, #1
 8005e88:	6013      	str	r3, [r2, #0]
}
 8005e8a:	bf00      	nop
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr

08005e92 <LL_RCC_MSI_IsReady>:
{
 8005e92:	b480      	push	{r7}
 8005e94:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005e96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0302 	and.w	r3, r3, #2
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d101      	bne.n	8005ea8 <LL_RCC_MSI_IsReady+0x16>
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e000      	b.n	8005eaa <LL_RCC_MSI_IsReady+0x18>
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bc80      	pop	{r7}
 8005eb0:	4770      	bx	lr

08005eb2 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005eb2:	b480      	push	{r7}
 8005eb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005eb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0308 	and.w	r3, r3, #8
 8005ec0:	2b08      	cmp	r3, #8
 8005ec2:	d101      	bne.n	8005ec8 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e000      	b.n	8005eca <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bc80      	pop	{r7}
 8005ed0:	4770      	bx	lr

08005ed2 <LL_RCC_MSI_GetRange>:
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bc80      	pop	{r7}
 8005ee6:	4770      	bx	lr

08005ee8 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005ee8:	b480      	push	{r7}
 8005eea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005eec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ef0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ef4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bc80      	pop	{r7}
 8005efe:	4770      	bx	lr

08005f00 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	021b      	lsls	r3, r3, #8
 8005f16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	604b      	str	r3, [r1, #4]
}
 8005f1e:	bf00      	nop
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bc80      	pop	{r7}
 8005f26:	4770      	bx	lr

08005f28 <LL_RCC_SetSysClkSource>:
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	f023 0203 	bic.w	r2, r3, #3
 8005f3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	608b      	str	r3, [r1, #8]
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bc80      	pop	{r7}
 8005f4c:	4770      	bx	lr

08005f4e <LL_RCC_GetSysClkSource>:
{
 8005f4e:	b480      	push	{r7}
 8005f50:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005f52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f003 030c 	and.w	r3, r3, #12
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bc80      	pop	{r7}
 8005f62:	4770      	bx	lr

08005f64 <LL_RCC_SetAHBPrescaler>:
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005f6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	608b      	str	r3, [r1, #8]
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bc80      	pop	{r7}
 8005f88:	4770      	bx	lr

08005f8a <LL_RCC_SetAHB3Prescaler>:
{
 8005f8a:	b480      	push	{r7}
 8005f8c:	b083      	sub	sp, #12
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005f92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f96:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005f9a:	f023 020f 	bic.w	r2, r3, #15
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	091b      	lsrs	r3, r3, #4
 8005fa2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr

08005fb6 <LL_RCC_SetAPB1Prescaler>:
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b083      	sub	sp, #12
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005fbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005fc8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	608b      	str	r3, [r1, #8]
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bc80      	pop	{r7}
 8005fda:	4770      	bx	lr

08005fdc <LL_RCC_SetAPB2Prescaler>:
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005fe4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005fee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	608b      	str	r3, [r1, #8]
}
 8005ff8:	bf00      	nop
 8005ffa:	370c      	adds	r7, #12
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bc80      	pop	{r7}
 8006000:	4770      	bx	lr

08006002 <LL_RCC_GetAHBPrescaler>:
{
 8006002:	b480      	push	{r7}
 8006004:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006010:	4618      	mov	r0, r3
 8006012:	46bd      	mov	sp, r7
 8006014:	bc80      	pop	{r7}
 8006016:	4770      	bx	lr

08006018 <LL_RCC_GetAHB3Prescaler>:
{
 8006018:	b480      	push	{r7}
 800601a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800601c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006020:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006024:	011b      	lsls	r3, r3, #4
 8006026:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800602a:	4618      	mov	r0, r3
 800602c:	46bd      	mov	sp, r7
 800602e:	bc80      	pop	{r7}
 8006030:	4770      	bx	lr

08006032 <LL_RCC_GetAPB1Prescaler>:
{
 8006032:	b480      	push	{r7}
 8006034:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006036:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8006040:	4618      	mov	r0, r3
 8006042:	46bd      	mov	sp, r7
 8006044:	bc80      	pop	{r7}
 8006046:	4770      	bx	lr

08006048 <LL_RCC_GetAPB2Prescaler>:
{
 8006048:	b480      	push	{r7}
 800604a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800604c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006056:	4618      	mov	r0, r3
 8006058:	46bd      	mov	sp, r7
 800605a:	bc80      	pop	{r7}
 800605c:	4770      	bx	lr

0800605e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800605e:	b480      	push	{r7}
 8006060:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006062:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800606c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006070:	6013      	str	r3, [r2, #0]
}
 8006072:	bf00      	nop
 8006074:	46bd      	mov	sp, r7
 8006076:	bc80      	pop	{r7}
 8006078:	4770      	bx	lr

0800607a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800607a:	b480      	push	{r7}
 800607c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800607e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006088:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800608c:	6013      	str	r3, [r2, #0]
}
 800608e:	bf00      	nop
 8006090:	46bd      	mov	sp, r7
 8006092:	bc80      	pop	{r7}
 8006094:	4770      	bx	lr

08006096 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006096:	b480      	push	{r7}
 8006098:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800609a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80060a8:	d101      	bne.n	80060ae <LL_RCC_PLL_IsReady+0x18>
 80060aa:	2301      	movs	r3, #1
 80060ac:	e000      	b.n	80060b0 <LL_RCC_PLL_IsReady+0x1a>
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr

080060b8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80060b8:	b480      	push	{r7}
 80060ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80060bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	0a1b      	lsrs	r3, r3, #8
 80060c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bc80      	pop	{r7}
 80060ce:	4770      	bx	lr

080060d0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80060d0:	b480      	push	{r7}
 80060d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80060d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80060de:	4618      	mov	r0, r3
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bc80      	pop	{r7}
 80060e4:	4770      	bx	lr

080060e6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80060e6:	b480      	push	{r7}
 80060e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80060ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bc80      	pop	{r7}
 80060fa:	4770      	bx	lr

080060fc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80060fc:	b480      	push	{r7}
 80060fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006100:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	f003 0303 	and.w	r3, r3, #3
}
 800610a:	4618      	mov	r0, r3
 800610c:	46bd      	mov	sp, r7
 800610e:	bc80      	pop	{r7}
 8006110:	4770      	bx	lr

08006112 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8006112:	b480      	push	{r7}
 8006114:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006116:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006120:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006124:	d101      	bne.n	800612a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006126:	2301      	movs	r3, #1
 8006128:	e000      	b.n	800612c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	46bd      	mov	sp, r7
 8006130:	bc80      	pop	{r7}
 8006132:	4770      	bx	lr

08006134 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006134:	b480      	push	{r7}
 8006136:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006138:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800613c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006148:	d101      	bne.n	800614e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800614a:	2301      	movs	r3, #1
 800614c:	e000      	b.n	8006150 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	46bd      	mov	sp, r7
 8006154:	bc80      	pop	{r7}
 8006156:	4770      	bx	lr

08006158 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006158:	b480      	push	{r7}
 800615a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800615c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006166:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800616a:	d101      	bne.n	8006170 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800616c:	2301      	movs	r3, #1
 800616e:	e000      	b.n	8006172 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	46bd      	mov	sp, r7
 8006176:	bc80      	pop	{r7}
 8006178:	4770      	bx	lr

0800617a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800617a:	b480      	push	{r7}
 800617c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800617e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006188:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800618c:	d101      	bne.n	8006192 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800618e:	2301      	movs	r3, #1
 8006190:	e000      	b.n	8006194 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr

0800619c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b088      	sub	sp, #32
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d101      	bne.n	80061ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e38b      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061ae:	f7ff fece 	bl	8005f4e <LL_RCC_GetSysClkSource>
 80061b2:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061b4:	f7ff ffa2 	bl	80060fc <LL_RCC_PLL_GetMainSource>
 80061b8:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 0320 	and.w	r3, r3, #32
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f000 80c9 	beq.w	800635a <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d005      	beq.n	80061da <HAL_RCC_OscConfig+0x3e>
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	2b0c      	cmp	r3, #12
 80061d2:	d17b      	bne.n	80062cc <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d178      	bne.n	80062cc <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80061da:	f7ff fe5a 	bl	8005e92 <LL_RCC_MSI_IsReady>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d005      	beq.n	80061f0 <HAL_RCC_OscConfig+0x54>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a1b      	ldr	r3, [r3, #32]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d101      	bne.n	80061f0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e36a      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 0308 	and.w	r3, r3, #8
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d005      	beq.n	800620e <HAL_RCC_OscConfig+0x72>
 8006202:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800620c:	e006      	b.n	800621c <HAL_RCC_OscConfig+0x80>
 800620e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006212:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006216:	091b      	lsrs	r3, r3, #4
 8006218:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800621c:	4293      	cmp	r3, r2
 800621e:	d222      	bcs.n	8006266 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006224:	4618      	mov	r0, r3
 8006226:	f000 fd51 	bl	8006ccc <RCC_SetFlashLatencyFromMSIRange>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d001      	beq.n	8006234 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	e348      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006234:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800623e:	f043 0308 	orr.w	r3, r3, #8
 8006242:	6013      	str	r3, [r2, #0]
 8006244:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006252:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006256:	4313      	orrs	r3, r2
 8006258:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625e:	4618      	mov	r0, r3
 8006260:	f7ff fe4e 	bl	8005f00 <LL_RCC_MSI_SetCalibTrimming>
 8006264:	e021      	b.n	80062aa <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006266:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006270:	f043 0308 	orr.w	r3, r3, #8
 8006274:	6013      	str	r3, [r2, #0]
 8006276:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006284:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006288:	4313      	orrs	r3, r2
 800628a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006290:	4618      	mov	r0, r3
 8006292:	f7ff fe35 	bl	8005f00 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fd16 	bl	8006ccc <RCC_SetFlashLatencyFromMSIRange>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e30d      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80062aa:	f000 fcd7 	bl	8006c5c <HAL_RCC_GetHCLKFreq>
 80062ae:	4603      	mov	r3, r0
 80062b0:	4aa1      	ldr	r2, [pc, #644]	; (8006538 <HAL_RCC_OscConfig+0x39c>)
 80062b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80062b4:	4ba1      	ldr	r3, [pc, #644]	; (800653c <HAL_RCC_OscConfig+0x3a0>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7fb fd6d 	bl	8001d98 <HAL_InitTick>
 80062be:	4603      	mov	r3, r0
 80062c0:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80062c2:	7cfb      	ldrb	r3, [r7, #19]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d047      	beq.n	8006358 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 80062c8:	7cfb      	ldrb	r3, [r7, #19]
 80062ca:	e2fc      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d02c      	beq.n	800632e <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80062d4:	f7ff fdc1 	bl	8005e5a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80062d8:	f7fb fd68 	bl	8001dac <HAL_GetTick>
 80062dc:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80062de:	e008      	b.n	80062f2 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80062e0:	f7fb fd64 	bl	8001dac <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d901      	bls.n	80062f2 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e2e9      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 80062f2:	f7ff fdce 	bl	8005e92 <LL_RCC_MSI_IsReady>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d0f1      	beq.n	80062e0 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80062fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006306:	f043 0308 	orr.w	r3, r3, #8
 800630a:	6013      	str	r3, [r2, #0]
 800630c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800631a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800631e:	4313      	orrs	r3, r2
 8006320:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006326:	4618      	mov	r0, r3
 8006328:	f7ff fdea 	bl	8005f00 <LL_RCC_MSI_SetCalibTrimming>
 800632c:	e015      	b.n	800635a <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800632e:	f7ff fda2 	bl	8005e76 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006332:	f7fb fd3b 	bl	8001dac <HAL_GetTick>
 8006336:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006338:	e008      	b.n	800634c <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800633a:	f7fb fd37 	bl	8001dac <HAL_GetTick>
 800633e:	4602      	mov	r2, r0
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	1ad3      	subs	r3, r2, r3
 8006344:	2b02      	cmp	r3, #2
 8006346:	d901      	bls.n	800634c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e2bc      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 800634c:	f7ff fda1 	bl	8005e92 <LL_RCC_MSI_IsReady>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1f1      	bne.n	800633a <HAL_RCC_OscConfig+0x19e>
 8006356:	e000      	b.n	800635a <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006358:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d05f      	beq.n	8006426 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	2b08      	cmp	r3, #8
 800636a:	d005      	beq.n	8006378 <HAL_RCC_OscConfig+0x1dc>
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	2b0c      	cmp	r3, #12
 8006370:	d10d      	bne.n	800638e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	2b03      	cmp	r3, #3
 8006376:	d10a      	bne.n	800638e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006378:	f7ff fcdb 	bl	8005d32 <LL_RCC_HSE_IsReady>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d050      	beq.n	8006424 <HAL_RCC_OscConfig+0x288>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d14c      	bne.n	8006424 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e29b      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800638e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063a0:	4313      	orrs	r3, r2
 80063a2:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063ac:	d102      	bne.n	80063b4 <HAL_RCC_OscConfig+0x218>
 80063ae:	f7ff fca4 	bl	8005cfa <LL_RCC_HSE_Enable>
 80063b2:	e00d      	b.n	80063d0 <HAL_RCC_OscConfig+0x234>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80063bc:	d104      	bne.n	80063c8 <HAL_RCC_OscConfig+0x22c>
 80063be:	f7ff fc6f 	bl	8005ca0 <LL_RCC_HSE_EnableTcxo>
 80063c2:	f7ff fc9a 	bl	8005cfa <LL_RCC_HSE_Enable>
 80063c6:	e003      	b.n	80063d0 <HAL_RCC_OscConfig+0x234>
 80063c8:	f7ff fca5 	bl	8005d16 <LL_RCC_HSE_Disable>
 80063cc:	f7ff fc76 	bl	8005cbc <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d012      	beq.n	80063fe <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d8:	f7fb fce8 	bl	8001dac <HAL_GetTick>
 80063dc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80063de:	e008      	b.n	80063f2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063e0:	f7fb fce4 	bl	8001dac <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	2b64      	cmp	r3, #100	; 0x64
 80063ec:	d901      	bls.n	80063f2 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e269      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 80063f2:	f7ff fc9e 	bl	8005d32 <LL_RCC_HSE_IsReady>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d0f1      	beq.n	80063e0 <HAL_RCC_OscConfig+0x244>
 80063fc:	e013      	b.n	8006426 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063fe:	f7fb fcd5 	bl	8001dac <HAL_GetTick>
 8006402:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006404:	e008      	b.n	8006418 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006406:	f7fb fcd1 	bl	8001dac <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	2b64      	cmp	r3, #100	; 0x64
 8006412:	d901      	bls.n	8006418 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e256      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006418:	f7ff fc8b 	bl	8005d32 <LL_RCC_HSE_IsReady>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1f1      	bne.n	8006406 <HAL_RCC_OscConfig+0x26a>
 8006422:	e000      	b.n	8006426 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006424:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0302 	and.w	r3, r3, #2
 800642e:	2b00      	cmp	r3, #0
 8006430:	d04b      	beq.n	80064ca <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	2b04      	cmp	r3, #4
 8006436:	d005      	beq.n	8006444 <HAL_RCC_OscConfig+0x2a8>
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	2b0c      	cmp	r3, #12
 800643c:	d113      	bne.n	8006466 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	2b02      	cmp	r3, #2
 8006442:	d110      	bne.n	8006466 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006444:	f7ff fca2 	bl	8005d8c <LL_RCC_HSI_IsReady>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d005      	beq.n	800645a <HAL_RCC_OscConfig+0x2be>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d101      	bne.n	800645a <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e235      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	4618      	mov	r0, r3
 8006460:	f7ff fca5 	bl	8005dae <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006464:	e031      	b.n	80064ca <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d019      	beq.n	80064a2 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800646e:	f7ff fc71 	bl	8005d54 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006472:	f7fb fc9b 	bl	8001dac <HAL_GetTick>
 8006476:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006478:	e008      	b.n	800648c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800647a:	f7fb fc97 	bl	8001dac <HAL_GetTick>
 800647e:	4602      	mov	r2, r0
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	1ad3      	subs	r3, r2, r3
 8006484:	2b02      	cmp	r3, #2
 8006486:	d901      	bls.n	800648c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e21c      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 800648c:	f7ff fc7e 	bl	8005d8c <LL_RCC_HSI_IsReady>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d0f1      	beq.n	800647a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	695b      	ldr	r3, [r3, #20]
 800649a:	4618      	mov	r0, r3
 800649c:	f7ff fc87 	bl	8005dae <LL_RCC_HSI_SetCalibTrimming>
 80064a0:	e013      	b.n	80064ca <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064a2:	f7ff fc65 	bl	8005d70 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064a6:	f7fb fc81 	bl	8001dac <HAL_GetTick>
 80064aa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80064ac:	e008      	b.n	80064c0 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064ae:	f7fb fc7d 	bl	8001dac <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	2b02      	cmp	r3, #2
 80064ba:	d901      	bls.n	80064c0 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e202      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 80064c0:	f7ff fc64 	bl	8005d8c <LL_RCC_HSI_IsReady>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1f1      	bne.n	80064ae <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d06f      	beq.n	80065b6 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d057      	beq.n	800658e <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 80064de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064e6:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	69da      	ldr	r2, [r3, #28]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f003 0310 	and.w	r3, r3, #16
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d036      	beq.n	8006564 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f003 0302 	and.w	r3, r3, #2
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d006      	beq.n	800650e <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e1db      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f003 0301 	and.w	r3, r3, #1
 8006514:	2b00      	cmp	r3, #0
 8006516:	d018      	beq.n	800654a <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 8006518:	f7ff fc7e 	bl	8005e18 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800651c:	f7fb fc46 	bl	8001dac <HAL_GetTick>
 8006520:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8006522:	e00d      	b.n	8006540 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006524:	f7fb fc42 	bl	8001dac <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	2b11      	cmp	r3, #17
 8006530:	d906      	bls.n	8006540 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e1c7      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
 8006536:	bf00      	nop
 8006538:	20000000 	.word	0x20000000
 800653c:	20000004 	.word	0x20000004
          while (LL_RCC_LSI_IsReady() != 0U)
 8006540:	f7ff fc7a 	bl	8005e38 <LL_RCC_LSI_IsReady>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1ec      	bne.n	8006524 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800654a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800654e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006552:	f023 0210 	bic.w	r2, r3, #16
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800655e:	4313      	orrs	r3, r2
 8006560:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006564:	f7ff fc48 	bl	8005df8 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006568:	f7fb fc20 	bl	8001dac <HAL_GetTick>
 800656c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800656e:	e008      	b.n	8006582 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006570:	f7fb fc1c 	bl	8001dac <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b11      	cmp	r3, #17
 800657c:	d901      	bls.n	8006582 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e1a1      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006582:	f7ff fc59 	bl	8005e38 <LL_RCC_LSI_IsReady>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d0f1      	beq.n	8006570 <HAL_RCC_OscConfig+0x3d4>
 800658c:	e013      	b.n	80065b6 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800658e:	f7ff fc43 	bl	8005e18 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006592:	f7fb fc0b 	bl	8001dac <HAL_GetTick>
 8006596:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006598:	e008      	b.n	80065ac <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800659a:	f7fb fc07 	bl	8001dac <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	2b11      	cmp	r3, #17
 80065a6:	d901      	bls.n	80065ac <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 80065a8:	2303      	movs	r3, #3
 80065aa:	e18c      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 80065ac:	f7ff fc44 	bl	8005e38 <LL_RCC_LSI_IsReady>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1f1      	bne.n	800659a <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0304 	and.w	r3, r3, #4
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f000 80d8 	beq.w	8006774 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80065c4:	f7ff fb5a 	bl	8005c7c <LL_PWR_IsEnabledBkUpAccess>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d113      	bne.n	80065f6 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80065ce:	f7ff fb3b 	bl	8005c48 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065d2:	f7fb fbeb 	bl	8001dac <HAL_GetTick>
 80065d6:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80065d8:	e008      	b.n	80065ec <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065da:	f7fb fbe7 	bl	8001dac <HAL_GetTick>
 80065de:	4602      	mov	r2, r0
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	2b02      	cmp	r3, #2
 80065e6:	d901      	bls.n	80065ec <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 80065e8:	2303      	movs	r3, #3
 80065ea:	e16c      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80065ec:	f7ff fb46 	bl	8005c7c <LL_PWR_IsEnabledBkUpAccess>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d0f1      	beq.n	80065da <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d07b      	beq.n	80066f6 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	2b85      	cmp	r3, #133	; 0x85
 8006604:	d003      	beq.n	800660e <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	2b05      	cmp	r3, #5
 800660c:	d109      	bne.n	8006622 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800660e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006616:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800661a:	f043 0304 	orr.w	r3, r3, #4
 800661e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006622:	f7fb fbc3 	bl	8001dac <HAL_GetTick>
 8006626:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006628:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800662c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006630:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006634:	f043 0301 	orr.w	r3, r3, #1
 8006638:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800663c:	e00a      	b.n	8006654 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800663e:	f7fb fbb5 	bl	8001dac <HAL_GetTick>
 8006642:	4602      	mov	r2, r0
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	f241 3288 	movw	r2, #5000	; 0x1388
 800664c:	4293      	cmp	r3, r2
 800664e:	d901      	bls.n	8006654 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8006650:	2303      	movs	r3, #3
 8006652:	e138      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006654:	f7ff fbbf 	bl	8005dd6 <LL_RCC_LSE_IsReady>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0ef      	beq.n	800663e <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	2b81      	cmp	r3, #129	; 0x81
 8006664:	d003      	beq.n	800666e <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	2b85      	cmp	r3, #133	; 0x85
 800666c:	d121      	bne.n	80066b2 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800666e:	f7fb fb9d 	bl	8001dac <HAL_GetTick>
 8006672:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800667c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006684:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006688:	e00a      	b.n	80066a0 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800668a:	f7fb fb8f 	bl	8001dac <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	f241 3288 	movw	r2, #5000	; 0x1388
 8006698:	4293      	cmp	r3, r2
 800669a:	d901      	bls.n	80066a0 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e112      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80066a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d0ec      	beq.n	800668a <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80066b0:	e060      	b.n	8006774 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066b2:	f7fb fb7b 	bl	8001dac <HAL_GetTick>
 80066b6:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80066b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80066cc:	e00a      	b.n	80066e4 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066ce:	f7fb fb6d 	bl	8001dac <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80066dc:	4293      	cmp	r3, r2
 80066de:	d901      	bls.n	80066e4 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e0f0      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80066e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d1ec      	bne.n	80066ce <HAL_RCC_OscConfig+0x532>
 80066f4:	e03e      	b.n	8006774 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f6:	f7fb fb59 	bl	8001dac <HAL_GetTick>
 80066fa:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80066fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006704:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006708:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800670c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006710:	e00a      	b.n	8006728 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006712:	f7fb fb4b 	bl	8001dac <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006720:	4293      	cmp	r3, r2
 8006722:	d901      	bls.n	8006728 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 8006724:	2303      	movs	r3, #3
 8006726:	e0ce      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006728:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800672c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006730:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1ec      	bne.n	8006712 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006738:	f7fb fb38 	bl	8001dac <HAL_GetTick>
 800673c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800673e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006742:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006746:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800674a:	f023 0301 	bic.w	r3, r3, #1
 800674e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006752:	e00a      	b.n	800676a <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006754:	f7fb fb2a 	bl	8001dac <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006762:	4293      	cmp	r3, r2
 8006764:	d901      	bls.n	800676a <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e0ad      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 800676a:	f7ff fb34 	bl	8005dd6 <LL_RCC_LSE_IsReady>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1ef      	bne.n	8006754 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 80a3 	beq.w	80068c4 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	2b0c      	cmp	r3, #12
 8006782:	d076      	beq.n	8006872 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006788:	2b02      	cmp	r3, #2
 800678a:	d14b      	bne.n	8006824 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800678c:	f7ff fc75 	bl	800607a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006790:	f7fb fb0c 	bl	8001dac <HAL_GetTick>
 8006794:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006796:	e008      	b.n	80067aa <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006798:	f7fb fb08 	bl	8001dac <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	2b0a      	cmp	r3, #10
 80067a4:	d901      	bls.n	80067aa <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	e08d      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 80067aa:	f7ff fc74 	bl	8006096 <LL_RCC_PLL_IsReady>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1f1      	bne.n	8006798 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80067b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067b8:	68da      	ldr	r2, [r3, #12]
 80067ba:	4b45      	ldr	r3, [pc, #276]	; (80068d0 <HAL_RCC_OscConfig+0x734>)
 80067bc:	4013      	ands	r3, r2
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80067c6:	4311      	orrs	r1, r2
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80067cc:	0212      	lsls	r2, r2, #8
 80067ce:	4311      	orrs	r1, r2
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80067d4:	4311      	orrs	r1, r2
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80067da:	4311      	orrs	r1, r2
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80067e0:	430a      	orrs	r2, r1
 80067e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80067e6:	4313      	orrs	r3, r2
 80067e8:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067ea:	f7ff fc38 	bl	800605e <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80067ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80067f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067fc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067fe:	f7fb fad5 	bl	8001dac <HAL_GetTick>
 8006802:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006804:	e008      	b.n	8006818 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006806:	f7fb fad1 	bl	8001dac <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	2b0a      	cmp	r3, #10
 8006812:	d901      	bls.n	8006818 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	e056      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006818:	f7ff fc3d 	bl	8006096 <LL_RCC_PLL_IsReady>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d0f1      	beq.n	8006806 <HAL_RCC_OscConfig+0x66a>
 8006822:	e04f      	b.n	80068c4 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006824:	f7ff fc29 	bl	800607a <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8006828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006832:	f023 0303 	bic.w	r3, r3, #3
 8006836:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8006838:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006842:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8006846:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800684a:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800684c:	f7fb faae 	bl	8001dac <HAL_GetTick>
 8006850:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006852:	e008      	b.n	8006866 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006854:	f7fb faaa 	bl	8001dac <HAL_GetTick>
 8006858:	4602      	mov	r2, r0
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	2b0a      	cmp	r3, #10
 8006860:	d901      	bls.n	8006866 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	e02f      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006866:	f7ff fc16 	bl	8006096 <LL_RCC_PLL_IsReady>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1f1      	bne.n	8006854 <HAL_RCC_OscConfig+0x6b8>
 8006870:	e028      	b.n	80068c4 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006876:	2b01      	cmp	r3, #1
 8006878:	d101      	bne.n	800687e <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e023      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800687e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	f003 0203 	and.w	r2, r3, #3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006890:	429a      	cmp	r2, r3
 8006892:	d115      	bne.n	80068c0 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689e:	429a      	cmp	r2, r3
 80068a0:	d10e      	bne.n	80068c0 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ac:	021b      	lsls	r3, r3, #8
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d106      	bne.n	80068c0 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068bc:	429a      	cmp	r2, r3
 80068be:	d001      	beq.n	80068c4 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	e000      	b.n	80068c6 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3720      	adds	r7, #32
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	11c1808c 	.word	0x11c1808c

080068d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d101      	bne.n	80068e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e10f      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068e8:	4b89      	ldr	r3, [pc, #548]	; (8006b10 <HAL_RCC_ClockConfig+0x23c>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0307 	and.w	r3, r3, #7
 80068f0:	683a      	ldr	r2, [r7, #0]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d91b      	bls.n	800692e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068f6:	4b86      	ldr	r3, [pc, #536]	; (8006b10 <HAL_RCC_ClockConfig+0x23c>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f023 0207 	bic.w	r2, r3, #7
 80068fe:	4984      	ldr	r1, [pc, #528]	; (8006b10 <HAL_RCC_ClockConfig+0x23c>)
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	4313      	orrs	r3, r2
 8006904:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006906:	f7fb fa51 	bl	8001dac <HAL_GetTick>
 800690a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800690c:	e008      	b.n	8006920 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800690e:	f7fb fa4d 	bl	8001dac <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d901      	bls.n	8006920 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e0f3      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006920:	4b7b      	ldr	r3, [pc, #492]	; (8006b10 <HAL_RCC_ClockConfig+0x23c>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0307 	and.w	r3, r3, #7
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	429a      	cmp	r2, r3
 800692c:	d1ef      	bne.n	800690e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0302 	and.w	r3, r3, #2
 8006936:	2b00      	cmp	r3, #0
 8006938:	d016      	beq.n	8006968 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	4618      	mov	r0, r3
 8006940:	f7ff fb10 	bl	8005f64 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006944:	f7fb fa32 	bl	8001dac <HAL_GetTick>
 8006948:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800694a:	e008      	b.n	800695e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800694c:	f7fb fa2e 	bl	8001dac <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	2b02      	cmp	r3, #2
 8006958:	d901      	bls.n	800695e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e0d4      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800695e:	f7ff fbd8 	bl	8006112 <LL_RCC_IsActiveFlag_HPRE>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d0f1      	beq.n	800694c <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006970:	2b00      	cmp	r3, #0
 8006972:	d016      	beq.n	80069a2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	4618      	mov	r0, r3
 800697a:	f7ff fb06 	bl	8005f8a <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800697e:	f7fb fa15 	bl	8001dac <HAL_GetTick>
 8006982:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006984:	e008      	b.n	8006998 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006986:	f7fb fa11 	bl	8001dac <HAL_GetTick>
 800698a:	4602      	mov	r2, r0
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	1ad3      	subs	r3, r2, r3
 8006990:	2b02      	cmp	r3, #2
 8006992:	d901      	bls.n	8006998 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006994:	2303      	movs	r3, #3
 8006996:	e0b7      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006998:	f7ff fbcc 	bl	8006134 <LL_RCC_IsActiveFlag_SHDHPRE>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d0f1      	beq.n	8006986 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0304 	and.w	r3, r3, #4
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d016      	beq.n	80069dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	4618      	mov	r0, r3
 80069b4:	f7ff faff 	bl	8005fb6 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069b8:	f7fb f9f8 	bl	8001dac <HAL_GetTick>
 80069bc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80069be:	e008      	b.n	80069d2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069c0:	f7fb f9f4 	bl	8001dac <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e09a      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80069d2:	f7ff fbc1 	bl	8006158 <LL_RCC_IsActiveFlag_PPRE1>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d0f1      	beq.n	80069c0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0308 	and.w	r3, r3, #8
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d017      	beq.n	8006a18 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	691b      	ldr	r3, [r3, #16]
 80069ec:	00db      	lsls	r3, r3, #3
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff faf4 	bl	8005fdc <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069f4:	f7fb f9da 	bl	8001dac <HAL_GetTick>
 80069f8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80069fa:	e008      	b.n	8006a0e <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069fc:	f7fb f9d6 	bl	8001dac <HAL_GetTick>
 8006a00:	4602      	mov	r2, r0
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	1ad3      	subs	r3, r2, r3
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d901      	bls.n	8006a0e <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e07c      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006a0e:	f7ff fbb4 	bl	800617a <LL_RCC_IsActiveFlag_PPRE2>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d0f1      	beq.n	80069fc <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0301 	and.w	r3, r3, #1
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d043      	beq.n	8006aac <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d106      	bne.n	8006a3a <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006a2c:	f7ff f981 	bl	8005d32 <LL_RCC_HSE_IsReady>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d11e      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e066      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	2b03      	cmp	r3, #3
 8006a40:	d106      	bne.n	8006a50 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006a42:	f7ff fb28 	bl	8006096 <LL_RCC_PLL_IsReady>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d113      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e05b      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d106      	bne.n	8006a66 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006a58:	f7ff fa1b 	bl	8005e92 <LL_RCC_MSI_IsReady>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d108      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e050      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006a66:	f7ff f991 	bl	8005d8c <LL_RCC_HSI_IsReady>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e049      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff fa55 	bl	8005f28 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a7e:	f7fb f995 	bl	8001dac <HAL_GetTick>
 8006a82:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a84:	e00a      	b.n	8006a9c <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a86:	f7fb f991 	bl	8001dac <HAL_GetTick>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d901      	bls.n	8006a9c <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e035      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a9c:	f7ff fa57 	bl	8005f4e <LL_RCC_GetSysClkSource>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d1ec      	bne.n	8006a86 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006aac:	4b18      	ldr	r3, [pc, #96]	; (8006b10 <HAL_RCC_ClockConfig+0x23c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0307 	and.w	r3, r3, #7
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d21b      	bcs.n	8006af2 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aba:	4b15      	ldr	r3, [pc, #84]	; (8006b10 <HAL_RCC_ClockConfig+0x23c>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f023 0207 	bic.w	r2, r3, #7
 8006ac2:	4913      	ldr	r1, [pc, #76]	; (8006b10 <HAL_RCC_ClockConfig+0x23c>)
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006aca:	f7fb f96f 	bl	8001dac <HAL_GetTick>
 8006ace:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ad0:	e008      	b.n	8006ae4 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006ad2:	f7fb f96b 	bl	8001dac <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d901      	bls.n	8006ae4 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e011      	b.n	8006b08 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ae4:	4b0a      	ldr	r3, [pc, #40]	; (8006b10 <HAL_RCC_ClockConfig+0x23c>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0307 	and.w	r3, r3, #7
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d1ef      	bne.n	8006ad2 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006af2:	f000 f8b3 	bl	8006c5c <HAL_RCC_GetHCLKFreq>
 8006af6:	4603      	mov	r3, r0
 8006af8:	4a06      	ldr	r2, [pc, #24]	; (8006b14 <HAL_RCC_ClockConfig+0x240>)
 8006afa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006afc:	4b06      	ldr	r3, [pc, #24]	; (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fb f949 	bl	8001d98 <HAL_InitTick>
 8006b06:	4603      	mov	r3, r0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3710      	adds	r7, #16
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	58004000 	.word	0x58004000
 8006b14:	20000000 	.word	0x20000000
 8006b18:	20000004 	.word	0x20000004

08006b1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b1c:	b590      	push	{r4, r7, lr}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006b22:	2300      	movs	r3, #0
 8006b24:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006b26:	2300      	movs	r3, #0
 8006b28:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b2a:	f7ff fa10 	bl	8005f4e <LL_RCC_GetSysClkSource>
 8006b2e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b30:	f7ff fae4 	bl	80060fc <LL_RCC_PLL_GetMainSource>
 8006b34:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d005      	beq.n	8006b48 <HAL_RCC_GetSysClockFreq+0x2c>
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2b0c      	cmp	r3, #12
 8006b40:	d139      	bne.n	8006bb6 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d136      	bne.n	8006bb6 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006b48:	f7ff f9b3 	bl	8005eb2 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d115      	bne.n	8006b7e <HAL_RCC_GetSysClockFreq+0x62>
 8006b52:	f7ff f9ae 	bl	8005eb2 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d106      	bne.n	8006b6a <HAL_RCC_GetSysClockFreq+0x4e>
 8006b5c:	f7ff f9b9 	bl	8005ed2 <LL_RCC_MSI_GetRange>
 8006b60:	4603      	mov	r3, r0
 8006b62:	0a1b      	lsrs	r3, r3, #8
 8006b64:	f003 030f 	and.w	r3, r3, #15
 8006b68:	e005      	b.n	8006b76 <HAL_RCC_GetSysClockFreq+0x5a>
 8006b6a:	f7ff f9bd 	bl	8005ee8 <LL_RCC_MSI_GetRangeAfterStandby>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	0a1b      	lsrs	r3, r3, #8
 8006b72:	f003 030f 	and.w	r3, r3, #15
 8006b76:	4a36      	ldr	r2, [pc, #216]	; (8006c50 <HAL_RCC_GetSysClockFreq+0x134>)
 8006b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b7c:	e014      	b.n	8006ba8 <HAL_RCC_GetSysClockFreq+0x8c>
 8006b7e:	f7ff f998 	bl	8005eb2 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006b82:	4603      	mov	r3, r0
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d106      	bne.n	8006b96 <HAL_RCC_GetSysClockFreq+0x7a>
 8006b88:	f7ff f9a3 	bl	8005ed2 <LL_RCC_MSI_GetRange>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	091b      	lsrs	r3, r3, #4
 8006b90:	f003 030f 	and.w	r3, r3, #15
 8006b94:	e005      	b.n	8006ba2 <HAL_RCC_GetSysClockFreq+0x86>
 8006b96:	f7ff f9a7 	bl	8005ee8 <LL_RCC_MSI_GetRangeAfterStandby>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	091b      	lsrs	r3, r3, #4
 8006b9e:	f003 030f 	and.w	r3, r3, #15
 8006ba2:	4a2b      	ldr	r2, [pc, #172]	; (8006c50 <HAL_RCC_GetSysClockFreq+0x134>)
 8006ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ba8:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d115      	bne.n	8006bdc <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006bb4:	e012      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	2b04      	cmp	r3, #4
 8006bba:	d102      	bne.n	8006bc2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006bbc:	4b25      	ldr	r3, [pc, #148]	; (8006c54 <HAL_RCC_GetSysClockFreq+0x138>)
 8006bbe:	617b      	str	r3, [r7, #20]
 8006bc0:	e00c      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	2b08      	cmp	r3, #8
 8006bc6:	d109      	bne.n	8006bdc <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006bc8:	f7ff f886 	bl	8005cd8 <LL_RCC_HSE_IsEnabledDiv2>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d102      	bne.n	8006bd8 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006bd2:	4b20      	ldr	r3, [pc, #128]	; (8006c54 <HAL_RCC_GetSysClockFreq+0x138>)
 8006bd4:	617b      	str	r3, [r7, #20]
 8006bd6:	e001      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006bd8:	4b1f      	ldr	r3, [pc, #124]	; (8006c58 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006bda:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bdc:	f7ff f9b7 	bl	8005f4e <LL_RCC_GetSysClkSource>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b0c      	cmp	r3, #12
 8006be4:	d12f      	bne.n	8006c46 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006be6:	f7ff fa89 	bl	80060fc <LL_RCC_PLL_GetMainSource>
 8006bea:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	d003      	beq.n	8006bfa <HAL_RCC_GetSysClockFreq+0xde>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b03      	cmp	r3, #3
 8006bf6:	d003      	beq.n	8006c00 <HAL_RCC_GetSysClockFreq+0xe4>
 8006bf8:	e00d      	b.n	8006c16 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006bfa:	4b16      	ldr	r3, [pc, #88]	; (8006c54 <HAL_RCC_GetSysClockFreq+0x138>)
 8006bfc:	60fb      	str	r3, [r7, #12]
        break;
 8006bfe:	e00d      	b.n	8006c1c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006c00:	f7ff f86a 	bl	8005cd8 <LL_RCC_HSE_IsEnabledDiv2>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d102      	bne.n	8006c10 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006c0a:	4b12      	ldr	r3, [pc, #72]	; (8006c54 <HAL_RCC_GetSysClockFreq+0x138>)
 8006c0c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006c0e:	e005      	b.n	8006c1c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006c10:	4b11      	ldr	r3, [pc, #68]	; (8006c58 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006c12:	60fb      	str	r3, [r7, #12]
        break;
 8006c14:	e002      	b.n	8006c1c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	60fb      	str	r3, [r7, #12]
        break;
 8006c1a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006c1c:	f7ff fa4c 	bl	80060b8 <LL_RCC_PLL_GetN>
 8006c20:	4602      	mov	r2, r0
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	fb03 f402 	mul.w	r4, r3, r2
 8006c28:	f7ff fa5d 	bl	80060e6 <LL_RCC_PLL_GetDivider>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	091b      	lsrs	r3, r3, #4
 8006c30:	3301      	adds	r3, #1
 8006c32:	fbb4 f4f3 	udiv	r4, r4, r3
 8006c36:	f7ff fa4b 	bl	80060d0 <LL_RCC_PLL_GetR>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	0f5b      	lsrs	r3, r3, #29
 8006c3e:	3301      	adds	r3, #1
 8006c40:	fbb4 f3f3 	udiv	r3, r4, r3
 8006c44:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006c46:	697b      	ldr	r3, [r7, #20]
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	371c      	adds	r7, #28
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd90      	pop	{r4, r7, pc}
 8006c50:	0801ea94 	.word	0x0801ea94
 8006c54:	00f42400 	.word	0x00f42400
 8006c58:	01e84800 	.word	0x01e84800

08006c5c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c5c:	b598      	push	{r3, r4, r7, lr}
 8006c5e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006c60:	f7ff ff5c 	bl	8006b1c <HAL_RCC_GetSysClockFreq>
 8006c64:	4604      	mov	r4, r0
 8006c66:	f7ff f9cc 	bl	8006002 <LL_RCC_GetAHBPrescaler>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	091b      	lsrs	r3, r3, #4
 8006c6e:	f003 030f 	and.w	r3, r3, #15
 8006c72:	4a03      	ldr	r2, [pc, #12]	; (8006c80 <HAL_RCC_GetHCLKFreq+0x24>)
 8006c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c78:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	bd98      	pop	{r3, r4, r7, pc}
 8006c80:	0801ea34 	.word	0x0801ea34

08006c84 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c84:	b598      	push	{r3, r4, r7, lr}
 8006c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006c88:	f7ff ffe8 	bl	8006c5c <HAL_RCC_GetHCLKFreq>
 8006c8c:	4604      	mov	r4, r0
 8006c8e:	f7ff f9d0 	bl	8006032 <LL_RCC_GetAPB1Prescaler>
 8006c92:	4603      	mov	r3, r0
 8006c94:	0a1b      	lsrs	r3, r3, #8
 8006c96:	4a03      	ldr	r2, [pc, #12]	; (8006ca4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c9c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	bd98      	pop	{r3, r4, r7, pc}
 8006ca4:	0801ea74 	.word	0x0801ea74

08006ca8 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ca8:	b598      	push	{r3, r4, r7, lr}
 8006caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006cac:	f7ff ffd6 	bl	8006c5c <HAL_RCC_GetHCLKFreq>
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	f7ff f9c9 	bl	8006048 <LL_RCC_GetAPB2Prescaler>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	0adb      	lsrs	r3, r3, #11
 8006cba:	4a03      	ldr	r2, [pc, #12]	; (8006cc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cc0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	bd98      	pop	{r3, r4, r7, pc}
 8006cc8:	0801ea74 	.word	0x0801ea74

08006ccc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006ccc:	b590      	push	{r4, r7, lr}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	091b      	lsrs	r3, r3, #4
 8006cd8:	f003 030f 	and.w	r3, r3, #15
 8006cdc:	4a10      	ldr	r2, [pc, #64]	; (8006d20 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ce2:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006ce4:	f7ff f998 	bl	8006018 <LL_RCC_GetAHB3Prescaler>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	091b      	lsrs	r3, r3, #4
 8006cec:	f003 030f 	and.w	r3, r3, #15
 8006cf0:	4a0c      	ldr	r2, [pc, #48]	; (8006d24 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cf6:	68fa      	ldr	r2, [r7, #12]
 8006cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cfc:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	4a09      	ldr	r2, [pc, #36]	; (8006d28 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006d02:	fba2 2303 	umull	r2, r3, r2, r3
 8006d06:	0c9c      	lsrs	r4, r3, #18
 8006d08:	f7fe ffac 	bl	8005c64 <HAL_PWREx_GetVoltageRange>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	4619      	mov	r1, r3
 8006d10:	4620      	mov	r0, r4
 8006d12:	f000 f80b 	bl	8006d2c <RCC_SetFlashLatency>
 8006d16:	4603      	mov	r3, r0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3714      	adds	r7, #20
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd90      	pop	{r4, r7, pc}
 8006d20:	0801ea94 	.word	0x0801ea94
 8006d24:	0801ea34 	.word	0x0801ea34
 8006d28:	431bde83 	.word	0x431bde83

08006d2c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b08e      	sub	sp, #56	; 0x38
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006d36:	4a3a      	ldr	r2, [pc, #232]	; (8006e20 <RCC_SetFlashLatency+0xf4>)
 8006d38:	f107 0320 	add.w	r3, r7, #32
 8006d3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006d40:	6018      	str	r0, [r3, #0]
 8006d42:	3304      	adds	r3, #4
 8006d44:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006d46:	4a37      	ldr	r2, [pc, #220]	; (8006e24 <RCC_SetFlashLatency+0xf8>)
 8006d48:	f107 0318 	add.w	r3, r7, #24
 8006d4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006d50:	6018      	str	r0, [r3, #0]
 8006d52:	3304      	adds	r3, #4
 8006d54:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006d56:	4a34      	ldr	r2, [pc, #208]	; (8006e28 <RCC_SetFlashLatency+0xfc>)
 8006d58:	f107 030c 	add.w	r3, r7, #12
 8006d5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8006d5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006d62:	2300      	movs	r3, #0
 8006d64:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d6c:	d11b      	bne.n	8006da6 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006d6e:	2300      	movs	r3, #0
 8006d70:	633b      	str	r3, [r7, #48]	; 0x30
 8006d72:	e014      	b.n	8006d9e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d76:	005b      	lsls	r3, r3, #1
 8006d78:	3338      	adds	r3, #56	; 0x38
 8006d7a:	443b      	add	r3, r7
 8006d7c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006d80:	461a      	mov	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d807      	bhi.n	8006d98 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	3338      	adds	r3, #56	; 0x38
 8006d8e:	443b      	add	r3, r7
 8006d90:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006d94:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d96:	e021      	b.n	8006ddc <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	633b      	str	r3, [r7, #48]	; 0x30
 8006d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	d9e7      	bls.n	8006d74 <RCC_SetFlashLatency+0x48>
 8006da4:	e01a      	b.n	8006ddc <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006da6:	2300      	movs	r3, #0
 8006da8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006daa:	e014      	b.n	8006dd6 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006dac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	3338      	adds	r3, #56	; 0x38
 8006db2:	443b      	add	r3, r7
 8006db4:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006db8:	461a      	mov	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d807      	bhi.n	8006dd0 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc2:	009b      	lsls	r3, r3, #2
 8006dc4:	3338      	adds	r3, #56	; 0x38
 8006dc6:	443b      	add	r3, r7
 8006dc8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006dcc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006dce:	e005      	b.n	8006ddc <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd8:	2b02      	cmp	r3, #2
 8006dda:	d9e7      	bls.n	8006dac <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006ddc:	4b13      	ldr	r3, [pc, #76]	; (8006e2c <RCC_SetFlashLatency+0x100>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f023 0207 	bic.w	r2, r3, #7
 8006de4:	4911      	ldr	r1, [pc, #68]	; (8006e2c <RCC_SetFlashLatency+0x100>)
 8006de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006de8:	4313      	orrs	r3, r2
 8006dea:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006dec:	f7fa ffde 	bl	8001dac <HAL_GetTick>
 8006df0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006df2:	e008      	b.n	8006e06 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006df4:	f7fa ffda 	bl	8001dac <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	2b02      	cmp	r3, #2
 8006e00:	d901      	bls.n	8006e06 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e007      	b.n	8006e16 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006e06:	4b09      	ldr	r3, [pc, #36]	; (8006e2c <RCC_SetFlashLatency+0x100>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d1ef      	bne.n	8006df4 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3738      	adds	r7, #56	; 0x38
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	0801e118 	.word	0x0801e118
 8006e24:	0801e120 	.word	0x0801e120
 8006e28:	0801e128 	.word	0x0801e128
 8006e2c:	58004000 	.word	0x58004000

08006e30 <LL_RCC_LSE_IsReady>:
{
 8006e30:	b480      	push	{r7}
 8006e32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006e34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e3c:	f003 0302 	and.w	r3, r3, #2
 8006e40:	2b02      	cmp	r3, #2
 8006e42:	d101      	bne.n	8006e48 <LL_RCC_LSE_IsReady+0x18>
 8006e44:	2301      	movs	r3, #1
 8006e46:	e000      	b.n	8006e4a <LL_RCC_LSE_IsReady+0x1a>
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bc80      	pop	{r7}
 8006e50:	4770      	bx	lr

08006e52 <LL_RCC_SetUSARTClockSource>:
{
 8006e52:	b480      	push	{r7}
 8006e54:	b083      	sub	sp, #12
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006e5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e5e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	0c1b      	lsrs	r3, r3, #16
 8006e66:	43db      	mvns	r3, r3
 8006e68:	401a      	ands	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e72:	4313      	orrs	r3, r2
 8006e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e78:	bf00      	nop
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bc80      	pop	{r7}
 8006e80:	4770      	bx	lr

08006e82 <LL_RCC_SetI2SClockSource>:
{
 8006e82:	b480      	push	{r7}
 8006e84:	b083      	sub	sp, #12
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006e8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e92:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006ea2:	bf00      	nop
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bc80      	pop	{r7}
 8006eaa:	4770      	bx	lr

08006eac <LL_RCC_SetLPUARTClockSource>:
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006eb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ebc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006ec0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bc80      	pop	{r7}
 8006ed4:	4770      	bx	lr

08006ed6 <LL_RCC_SetI2CClockSource>:
{
 8006ed6:	b480      	push	{r7}
 8006ed8:	b083      	sub	sp, #12
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006ede:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ee2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	091b      	lsrs	r3, r3, #4
 8006eea:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006eee:	43db      	mvns	r3, r3
 8006ef0:	401a      	ands	r2, r3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	011b      	lsls	r3, r3, #4
 8006ef6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006efa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006efe:	4313      	orrs	r3, r2
 8006f00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bc80      	pop	{r7}
 8006f0c:	4770      	bx	lr

08006f0e <LL_RCC_SetLPTIMClockSource>:
{
 8006f0e:	b480      	push	{r7}
 8006f10:	b083      	sub	sp, #12
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006f16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f1a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	0c1b      	lsrs	r3, r3, #16
 8006f22:	041b      	lsls	r3, r3, #16
 8006f24:	43db      	mvns	r3, r3
 8006f26:	401a      	ands	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	041b      	lsls	r3, r3, #16
 8006f2c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f30:	4313      	orrs	r3, r2
 8006f32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f36:	bf00      	nop
 8006f38:	370c      	adds	r7, #12
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bc80      	pop	{r7}
 8006f3e:	4770      	bx	lr

08006f40 <LL_RCC_SetRNGClockSource>:
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006f48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f50:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006f54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bc80      	pop	{r7}
 8006f68:	4770      	bx	lr

08006f6a <LL_RCC_SetADCClockSource>:
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006f72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f7a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006f7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f8a:	bf00      	nop
 8006f8c:	370c      	adds	r7, #12
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bc80      	pop	{r7}
 8006f92:	4770      	bx	lr

08006f94 <LL_RCC_SetRTCClockSource>:
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006f9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fa4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006fa8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bc80      	pop	{r7}
 8006fbc:	4770      	bx	lr

08006fbe <LL_RCC_GetRTCClockSource>:
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006fc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bc80      	pop	{r7}
 8006fd4:	4770      	bx	lr

08006fd6 <LL_RCC_ForceBackupDomainReset>:
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006fda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fe2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006fe6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006fee:	bf00      	nop
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bc80      	pop	{r7}
 8006ff4:	4770      	bx	lr

08006ff6 <LL_RCC_ReleaseBackupDomainReset>:
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006ffa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007002:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800700a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800700e:	bf00      	nop
 8007010:	46bd      	mov	sp, r7
 8007012:	bc80      	pop	{r7}
 8007014:	4770      	bx	lr
	...

08007018 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b086      	sub	sp, #24
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8007020:	2300      	movs	r3, #0
 8007022:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8007024:	2300      	movs	r3, #0
 8007026:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007028:	2300      	movs	r3, #0
 800702a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007034:	2b00      	cmp	r3, #0
 8007036:	d058      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8007038:	f7fe fe06 	bl	8005c48 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800703c:	f7fa feb6 	bl	8001dac <HAL_GetTick>
 8007040:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8007042:	e009      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007044:	f7fa feb2 	bl	8001dac <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b02      	cmp	r3, #2
 8007050:	d902      	bls.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	74fb      	strb	r3, [r7, #19]
        break;
 8007056:	e006      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8007058:	4b7b      	ldr	r3, [pc, #492]	; (8007248 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007060:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007064:	d1ee      	bne.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8007066:	7cfb      	ldrb	r3, [r7, #19]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d13c      	bne.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800706c:	f7ff ffa7 	bl	8006fbe <LL_RCC_GetRTCClockSource>
 8007070:	4602      	mov	r2, r0
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007076:	429a      	cmp	r2, r3
 8007078:	d00f      	beq.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800707a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800707e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007086:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007088:	f7ff ffa5 	bl	8006fd6 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800708c:	f7ff ffb3 	bl	8006ff6 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007090:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f003 0302 	and.w	r3, r3, #2
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d014      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070a4:	f7fa fe82 	bl	8001dac <HAL_GetTick>
 80070a8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80070aa:	e00b      	b.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070ac:	f7fa fe7e 	bl	8001dac <HAL_GetTick>
 80070b0:	4602      	mov	r2, r0
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d902      	bls.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	74fb      	strb	r3, [r7, #19]
            break;
 80070c2:	e004      	b.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80070c4:	f7ff feb4 	bl	8006e30 <LL_RCC_LSE_IsReady>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b01      	cmp	r3, #1
 80070cc:	d1ee      	bne.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80070ce:	7cfb      	ldrb	r3, [r7, #19]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d105      	bne.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070d8:	4618      	mov	r0, r3
 80070da:	f7ff ff5b 	bl	8006f94 <LL_RCC_SetRTCClockSource>
 80070de:	e004      	b.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80070e0:	7cfb      	ldrb	r3, [r7, #19]
 80070e2:	74bb      	strb	r3, [r7, #18]
 80070e4:	e001      	b.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070e6:	7cfb      	ldrb	r3, [r7, #19]
 80070e8:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d004      	beq.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7ff fea9 	bl	8006e52 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 0302 	and.w	r3, r3, #2
 8007108:	2b00      	cmp	r3, #0
 800710a:	d004      	beq.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	4618      	mov	r0, r3
 8007112:	f7ff fe9e 	bl	8006e52 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0320 	and.w	r3, r3, #32
 800711e:	2b00      	cmp	r3, #0
 8007120:	d004      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	4618      	mov	r0, r3
 8007128:	f7ff fec0 	bl	8006eac <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007134:	2b00      	cmp	r3, #0
 8007136:	d004      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6a1b      	ldr	r3, [r3, #32]
 800713c:	4618      	mov	r0, r3
 800713e:	f7ff fee6 	bl	8006f0e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800714a:	2b00      	cmp	r3, #0
 800714c:	d004      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007152:	4618      	mov	r0, r3
 8007154:	f7ff fedb 	bl	8006f0e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007160:	2b00      	cmp	r3, #0
 8007162:	d004      	beq.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007168:	4618      	mov	r0, r3
 800716a:	f7ff fed0 	bl	8006f0e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007176:	2b00      	cmp	r3, #0
 8007178:	d004      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	695b      	ldr	r3, [r3, #20]
 800717e:	4618      	mov	r0, r3
 8007180:	f7ff fea9 	bl	8006ed6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800718c:	2b00      	cmp	r3, #0
 800718e:	d004      	beq.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	4618      	mov	r0, r3
 8007196:	f7ff fe9e 	bl	8006ed6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d004      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7ff fe93 	bl	8006ed6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 0310 	and.w	r3, r3, #16
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d011      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7ff fe5e 	bl	8006e82 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071ce:	d107      	bne.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80071d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80071da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80071de:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d010      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7ff fea5 	bl	8006f40 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d107      	bne.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80071fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007208:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800720c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007216:	2b00      	cmp	r3, #0
 8007218:	d011      	beq.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721e:	4618      	mov	r0, r3
 8007220:	f7ff fea3 	bl	8006f6a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007228:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800722c:	d107      	bne.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800722e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800723c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800723e:	7cbb      	ldrb	r3, [r7, #18]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3718      	adds	r7, #24
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	58000400 	.word	0x58000400

0800724c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d068      	beq.n	8007330 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8007264:	b2db      	uxtb	r3, r3
 8007266:	2b00      	cmp	r3, #0
 8007268:	d106      	bne.n	8007278 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7fa fb1a 	bl	80018ac <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2202      	movs	r2, #2
 800727c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007280:	4b2e      	ldr	r3, [pc, #184]	; (800733c <HAL_RTC_Init+0xf0>)
 8007282:	22ca      	movs	r2, #202	; 0xca
 8007284:	625a      	str	r2, [r3, #36]	; 0x24
 8007286:	4b2d      	ldr	r3, [pc, #180]	; (800733c <HAL_RTC_Init+0xf0>)
 8007288:	2253      	movs	r2, #83	; 0x53
 800728a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 fa0f 	bl	80076b0 <RTC_EnterInitMode>
 8007292:	4603      	mov	r3, r0
 8007294:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8007296:	7bfb      	ldrb	r3, [r7, #15]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d13f      	bne.n	800731c <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800729c:	4b27      	ldr	r3, [pc, #156]	; (800733c <HAL_RTC_Init+0xf0>)
 800729e:	699b      	ldr	r3, [r3, #24]
 80072a0:	4a26      	ldr	r2, [pc, #152]	; (800733c <HAL_RTC_Init+0xf0>)
 80072a2:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 80072a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072aa:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80072ac:	4b23      	ldr	r3, [pc, #140]	; (800733c <HAL_RTC_Init+0xf0>)
 80072ae:	699a      	ldr	r2, [r3, #24]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6859      	ldr	r1, [r3, #4]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	4319      	orrs	r1, r3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	699b      	ldr	r3, [r3, #24]
 80072be:	430b      	orrs	r3, r1
 80072c0:	491e      	ldr	r1, [pc, #120]	; (800733c <HAL_RTC_Init+0xf0>)
 80072c2:	4313      	orrs	r3, r2
 80072c4:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	68da      	ldr	r2, [r3, #12]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	041b      	lsls	r3, r3, #16
 80072d0:	491a      	ldr	r1, [pc, #104]	; (800733c <HAL_RTC_Init+0xf0>)
 80072d2:	4313      	orrs	r3, r2
 80072d4:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80072d6:	4b19      	ldr	r3, [pc, #100]	; (800733c <HAL_RTC_Init+0xf0>)
 80072d8:	68db      	ldr	r3, [r3, #12]
 80072da:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072e6:	430b      	orrs	r3, r1
 80072e8:	4914      	ldr	r1, [pc, #80]	; (800733c <HAL_RTC_Init+0xf0>)
 80072ea:	4313      	orrs	r3, r2
 80072ec:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 fa12 	bl	8007718 <RTC_ExitInitMode>
 80072f4:	4603      	mov	r3, r0
 80072f6:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80072f8:	7bfb      	ldrb	r3, [r7, #15]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10e      	bne.n	800731c <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 80072fe:	4b0f      	ldr	r3, [pc, #60]	; (800733c <HAL_RTC_Init+0xf0>)
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a19      	ldr	r1, [r3, #32]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	69db      	ldr	r3, [r3, #28]
 800730e:	4319      	orrs	r1, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	430b      	orrs	r3, r1
 8007316:	4909      	ldr	r1, [pc, #36]	; (800733c <HAL_RTC_Init+0xf0>)
 8007318:	4313      	orrs	r3, r2
 800731a:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800731c:	4b07      	ldr	r3, [pc, #28]	; (800733c <HAL_RTC_Init+0xf0>)
 800731e:	22ff      	movs	r2, #255	; 0xff
 8007320:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8007322:	7bfb      	ldrb	r3, [r7, #15]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d103      	bne.n	8007330 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8007330:	7bfb      	ldrb	r3, [r7, #15]
}
 8007332:	4618      	mov	r0, r3
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	40002800 	.word	0x40002800

08007340 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007340:	b590      	push	{r4, r7, lr}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800734c:	2300      	movs	r3, #0
 800734e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007356:	2b01      	cmp	r3, #1
 8007358:	d101      	bne.n	800735e <HAL_RTC_SetAlarm_IT+0x1e>
 800735a:	2302      	movs	r3, #2
 800735c:	e0f3      	b.n	8007546 <HAL_RTC_SetAlarm_IT+0x206>
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2202      	movs	r2, #2
 800736a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800736e:	4b78      	ldr	r3, [pc, #480]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007376:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800737e:	d06a      	beq.n	8007456 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d13a      	bne.n	80073fc <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007386:	4b72      	ldr	r3, [pc, #456]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800738e:	2b00      	cmp	r3, #0
 8007390:	d102      	bne.n	8007398 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	2200      	movs	r2, #0
 8007396:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	695b      	ldr	r3, [r3, #20]
 800739c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	4618      	mov	r0, r3
 80073a6:	f000 f9f5 	bl	8007794 <RTC_ByteToBcd2>
 80073aa:	4603      	mov	r3, r0
 80073ac:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	785b      	ldrb	r3, [r3, #1]
 80073b2:	4618      	mov	r0, r3
 80073b4:	f000 f9ee 	bl	8007794 <RTC_ByteToBcd2>
 80073b8:	4603      	mov	r3, r0
 80073ba:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80073bc:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	789b      	ldrb	r3, [r3, #2]
 80073c2:	4618      	mov	r0, r3
 80073c4:	f000 f9e6 	bl	8007794 <RTC_ByteToBcd2>
 80073c8:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80073ca:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	78db      	ldrb	r3, [r3, #3]
 80073d2:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80073d4:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 f9d8 	bl	8007794 <RTC_ByteToBcd2>
 80073e4:	4603      	mov	r3, r0
 80073e6:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80073e8:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80073f0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80073f6:	4313      	orrs	r3, r2
 80073f8:	617b      	str	r3, [r7, #20]
 80073fa:	e02c      	b.n	8007456 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 8007404:	d00d      	beq.n	8007422 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	695b      	ldr	r3, [r3, #20]
 800740a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800740e:	d008      	beq.n	8007422 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007410:	4b4f      	ldr	r3, [pc, #316]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007418:	2b00      	cmp	r3, #0
 800741a:	d102      	bne.n	8007422 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	2200      	movs	r2, #0
 8007420:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	785b      	ldrb	r3, [r3, #1]
 800742c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800742e:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007434:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	78db      	ldrb	r3, [r3, #3]
 800743a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800743c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007444:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007446:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800744c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007452:	4313      	orrs	r3, r2
 8007454:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007456:	4b3e      	ldr	r3, [pc, #248]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007458:	22ca      	movs	r2, #202	; 0xca
 800745a:	625a      	str	r2, [r3, #36]	; 0x24
 800745c:	4b3c      	ldr	r3, [pc, #240]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 800745e:	2253      	movs	r2, #83	; 0x53
 8007460:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007466:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800746a:	d12c      	bne.n	80074c6 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800746c:	4b38      	ldr	r3, [pc, #224]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	4a37      	ldr	r2, [pc, #220]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007472:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007476:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007478:	4b35      	ldr	r3, [pc, #212]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 800747a:	2201      	movs	r2, #1
 800747c:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007484:	d107      	bne.n	8007496 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	699a      	ldr	r2, [r3, #24]
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	69db      	ldr	r3, [r3, #28]
 800748e:	4930      	ldr	r1, [pc, #192]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007490:	4313      	orrs	r3, r2
 8007492:	644b      	str	r3, [r1, #68]	; 0x44
 8007494:	e006      	b.n	80074a4 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8007496:	4a2e      	ldr	r2, [pc, #184]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800749c:	4a2c      	ldr	r2, [pc, #176]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80074a4:	4a2a      	ldr	r2, [pc, #168]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074b0:	f043 0201 	orr.w	r2, r3, #1
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80074b8:	4b25      	ldr	r3, [pc, #148]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074ba:	699b      	ldr	r3, [r3, #24]
 80074bc:	4a24      	ldr	r2, [pc, #144]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074be:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80074c2:	6193      	str	r3, [r2, #24]
 80074c4:	e02b      	b.n	800751e <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80074c6:	4b22      	ldr	r3, [pc, #136]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074c8:	699b      	ldr	r3, [r3, #24]
 80074ca:	4a21      	ldr	r2, [pc, #132]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074cc:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80074d0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80074d2:	4b1f      	ldr	r3, [pc, #124]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074d4:	2202      	movs	r2, #2
 80074d6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074de:	d107      	bne.n	80074f0 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	699a      	ldr	r2, [r3, #24]
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	69db      	ldr	r3, [r3, #28]
 80074e8:	4919      	ldr	r1, [pc, #100]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074ea:	4313      	orrs	r3, r2
 80074ec:	64cb      	str	r3, [r1, #76]	; 0x4c
 80074ee:	e006      	b.n	80074fe <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80074f0:	4a17      	ldr	r2, [pc, #92]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80074f6:	4a16      	ldr	r2, [pc, #88]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	699b      	ldr	r3, [r3, #24]
 80074fc:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80074fe:	4a14      	ldr	r2, [pc, #80]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800750a:	f043 0202 	orr.w	r2, r3, #2
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007512:	4b0f      	ldr	r3, [pc, #60]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007514:	699b      	ldr	r3, [r3, #24]
 8007516:	4a0e      	ldr	r2, [pc, #56]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007518:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800751c:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800751e:	4b0d      	ldr	r3, [pc, #52]	; (8007554 <HAL_RTC_SetAlarm_IT+0x214>)
 8007520:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007524:	4a0b      	ldr	r2, [pc, #44]	; (8007554 <HAL_RTC_SetAlarm_IT+0x214>)
 8007526:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800752a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800752e:	4b08      	ldr	r3, [pc, #32]	; (8007550 <HAL_RTC_SetAlarm_IT+0x210>)
 8007530:	22ff      	movs	r2, #255	; 0xff
 8007532:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007544:	2300      	movs	r3, #0
}
 8007546:	4618      	mov	r0, r3
 8007548:	371c      	adds	r7, #28
 800754a:	46bd      	mov	sp, r7
 800754c:	bd90      	pop	{r4, r7, pc}
 800754e:	bf00      	nop
 8007550:	40002800 	.word	0x40002800
 8007554:	58000800 	.word	0x58000800

08007558 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007568:	2b01      	cmp	r3, #1
 800756a:	d101      	bne.n	8007570 <HAL_RTC_DeactivateAlarm+0x18>
 800756c:	2302      	movs	r3, #2
 800756e:	e048      	b.n	8007602 <HAL_RTC_DeactivateAlarm+0xaa>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2202      	movs	r2, #2
 800757c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007580:	4b22      	ldr	r3, [pc, #136]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 8007582:	22ca      	movs	r2, #202	; 0xca
 8007584:	625a      	str	r2, [r3, #36]	; 0x24
 8007586:	4b21      	ldr	r3, [pc, #132]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 8007588:	2253      	movs	r2, #83	; 0x53
 800758a:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007592:	d115      	bne.n	80075c0 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007594:	4b1d      	ldr	r3, [pc, #116]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	4a1c      	ldr	r2, [pc, #112]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 800759a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800759e:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80075a0:	4b1a      	ldr	r3, [pc, #104]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075a4:	4a19      	ldr	r2, [pc, #100]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075aa:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b0:	f023 0201 	bic.w	r2, r3, #1
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80075b8:	4b14      	ldr	r3, [pc, #80]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075ba:	2201      	movs	r2, #1
 80075bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80075be:	e014      	b.n	80075ea <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80075c0:	4b12      	ldr	r3, [pc, #72]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075c2:	699b      	ldr	r3, [r3, #24]
 80075c4:	4a11      	ldr	r2, [pc, #68]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075c6:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80075ca:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80075cc:	4b0f      	ldr	r3, [pc, #60]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075d0:	4a0e      	ldr	r2, [pc, #56]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075d2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075d6:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075dc:	f023 0202 	bic.w	r2, r3, #2
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80075e4:	4b09      	ldr	r3, [pc, #36]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075e6:	2202      	movs	r2, #2
 80075e8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075ea:	4b08      	ldr	r3, [pc, #32]	; (800760c <HAL_RTC_DeactivateAlarm+0xb4>)
 80075ec:	22ff      	movs	r2, #255	; 0xff
 80075ee:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	370c      	adds	r7, #12
 8007606:	46bd      	mov	sp, r7
 8007608:	bc80      	pop	{r7}
 800760a:	4770      	bx	lr
 800760c:	40002800 	.word	0x40002800

08007610 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007618:	4b11      	ldr	r3, [pc, #68]	; (8007660 <HAL_RTC_AlarmIRQHandler+0x50>)
 800761a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007620:	4013      	ands	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f003 0301 	and.w	r3, r3, #1
 800762a:	2b00      	cmp	r3, #0
 800762c:	d005      	beq.n	800763a <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800762e:	4b0c      	ldr	r3, [pc, #48]	; (8007660 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007630:	2201      	movs	r2, #1
 8007632:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7fa fe1c 	bl	8002272 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f003 0302 	and.w	r3, r3, #2
 8007640:	2b00      	cmp	r3, #0
 8007642:	d005      	beq.n	8007650 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007644:	4b06      	ldr	r3, [pc, #24]	; (8007660 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007646:	2202      	movs	r2, #2
 8007648:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 f94a 	bl	80078e4 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8007658:	bf00      	nop
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}
 8007660:	40002800 	.word	0x40002800

08007664 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800766c:	4b0f      	ldr	r3, [pc, #60]	; (80076ac <HAL_RTC_WaitForSynchro+0x48>)
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	4a0e      	ldr	r2, [pc, #56]	; (80076ac <HAL_RTC_WaitForSynchro+0x48>)
 8007672:	f023 0320 	bic.w	r3, r3, #32
 8007676:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007678:	f7fa fb98 	bl	8001dac <HAL_GetTick>
 800767c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800767e:	e009      	b.n	8007694 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007680:	f7fa fb94 	bl	8001dac <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800768e:	d901      	bls.n	8007694 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e006      	b.n	80076a2 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007694:	4b05      	ldr	r3, [pc, #20]	; (80076ac <HAL_RTC_WaitForSynchro+0x48>)
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	f003 0320 	and.w	r3, r3, #32
 800769c:	2b00      	cmp	r3, #0
 800769e:	d0ef      	beq.n	8007680 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	40002800 	.word	0x40002800

080076b0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076b8:	2300      	movs	r3, #0
 80076ba:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80076bc:	4b15      	ldr	r3, [pc, #84]	; (8007714 <RTC_EnterInitMode+0x64>)
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d120      	bne.n	800770a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80076c8:	4b12      	ldr	r3, [pc, #72]	; (8007714 <RTC_EnterInitMode+0x64>)
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	4a11      	ldr	r2, [pc, #68]	; (8007714 <RTC_EnterInitMode+0x64>)
 80076ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076d2:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80076d4:	f7fa fb6a 	bl	8001dac <HAL_GetTick>
 80076d8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80076da:	e00d      	b.n	80076f8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80076dc:	f7fa fb66 	bl	8001dac <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80076ea:	d905      	bls.n	80076f8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2203      	movs	r2, #3
 80076f4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80076f8:	4b06      	ldr	r3, [pc, #24]	; (8007714 <RTC_EnterInitMode+0x64>)
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007700:	2b00      	cmp	r3, #0
 8007702:	d102      	bne.n	800770a <RTC_EnterInitMode+0x5a>
 8007704:	7bfb      	ldrb	r3, [r7, #15]
 8007706:	2b03      	cmp	r3, #3
 8007708:	d1e8      	bne.n	80076dc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800770a:	7bfb      	ldrb	r3, [r7, #15]
}
 800770c:	4618      	mov	r0, r3
 800770e:	3710      	adds	r7, #16
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	40002800 	.word	0x40002800

08007718 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007720:	2300      	movs	r3, #0
 8007722:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007724:	4b1a      	ldr	r3, [pc, #104]	; (8007790 <RTC_ExitInitMode+0x78>)
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	4a19      	ldr	r2, [pc, #100]	; (8007790 <RTC_ExitInitMode+0x78>)
 800772a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800772e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007730:	4b17      	ldr	r3, [pc, #92]	; (8007790 <RTC_ExitInitMode+0x78>)
 8007732:	699b      	ldr	r3, [r3, #24]
 8007734:	f003 0320 	and.w	r3, r3, #32
 8007738:	2b00      	cmp	r3, #0
 800773a:	d10c      	bne.n	8007756 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f7ff ff91 	bl	8007664 <HAL_RTC_WaitForSynchro>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d01e      	beq.n	8007786 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2203      	movs	r2, #3
 800774c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	73fb      	strb	r3, [r7, #15]
 8007754:	e017      	b.n	8007786 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007756:	4b0e      	ldr	r3, [pc, #56]	; (8007790 <RTC_ExitInitMode+0x78>)
 8007758:	699b      	ldr	r3, [r3, #24]
 800775a:	4a0d      	ldr	r2, [pc, #52]	; (8007790 <RTC_ExitInitMode+0x78>)
 800775c:	f023 0320 	bic.w	r3, r3, #32
 8007760:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f7ff ff7e 	bl	8007664 <HAL_RTC_WaitForSynchro>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d005      	beq.n	800777a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2203      	movs	r2, #3
 8007772:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8007776:	2303      	movs	r3, #3
 8007778:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800777a:	4b05      	ldr	r3, [pc, #20]	; (8007790 <RTC_ExitInitMode+0x78>)
 800777c:	699b      	ldr	r3, [r3, #24]
 800777e:	4a04      	ldr	r2, [pc, #16]	; (8007790 <RTC_ExitInitMode+0x78>)
 8007780:	f043 0320 	orr.w	r3, r3, #32
 8007784:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007786:	7bfb      	ldrb	r3, [r7, #15]
}
 8007788:	4618      	mov	r0, r3
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	40002800 	.word	0x40002800

08007794 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	4603      	mov	r3, r0
 800779c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800779e:	2300      	movs	r3, #0
 80077a0:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80077a2:	79fb      	ldrb	r3, [r7, #7]
 80077a4:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80077a6:	e005      	b.n	80077b4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	3301      	adds	r3, #1
 80077ac:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80077ae:	7afb      	ldrb	r3, [r7, #11]
 80077b0:	3b0a      	subs	r3, #10
 80077b2:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80077b4:	7afb      	ldrb	r3, [r7, #11]
 80077b6:	2b09      	cmp	r3, #9
 80077b8:	d8f6      	bhi.n	80077a8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	011b      	lsls	r3, r3, #4
 80077c0:	b2da      	uxtb	r2, r3
 80077c2:	7afb      	ldrb	r3, [r7, #11]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	b2db      	uxtb	r3, r3
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bc80      	pop	{r7}
 80077d0:	4770      	bx	lr
	...

080077d4 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d101      	bne.n	80077ea <HAL_RTCEx_EnableBypassShadow+0x16>
 80077e6:	2302      	movs	r3, #2
 80077e8:	e01f      	b.n	800782a <HAL_RTCEx_EnableBypassShadow+0x56>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2201      	movs	r2, #1
 80077ee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2202      	movs	r2, #2
 80077f6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077fa:	4b0e      	ldr	r3, [pc, #56]	; (8007834 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80077fc:	22ca      	movs	r2, #202	; 0xca
 80077fe:	625a      	str	r2, [r3, #36]	; 0x24
 8007800:	4b0c      	ldr	r3, [pc, #48]	; (8007834 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007802:	2253      	movs	r2, #83	; 0x53
 8007804:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007806:	4b0b      	ldr	r3, [pc, #44]	; (8007834 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007808:	699b      	ldr	r3, [r3, #24]
 800780a:	4a0a      	ldr	r2, [pc, #40]	; (8007834 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800780c:	f043 0320 	orr.w	r3, r3, #32
 8007810:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007812:	4b08      	ldr	r3, [pc, #32]	; (8007834 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007814:	22ff      	movs	r2, #255	; 0xff
 8007816:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	370c      	adds	r7, #12
 800782e:	46bd      	mov	sp, r7
 8007830:	bc80      	pop	{r7}
 8007832:	4770      	bx	lr
 8007834:	40002800 	.word	0x40002800

08007838 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007846:	2b01      	cmp	r3, #1
 8007848:	d101      	bne.n	800784e <HAL_RTCEx_SetSSRU_IT+0x16>
 800784a:	2302      	movs	r3, #2
 800784c:	e027      	b.n	800789e <HAL_RTCEx_SetSSRU_IT+0x66>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2201      	movs	r2, #1
 8007852:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2202      	movs	r2, #2
 800785a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800785e:	4b12      	ldr	r3, [pc, #72]	; (80078a8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007860:	22ca      	movs	r2, #202	; 0xca
 8007862:	625a      	str	r2, [r3, #36]	; 0x24
 8007864:	4b10      	ldr	r3, [pc, #64]	; (80078a8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007866:	2253      	movs	r2, #83	; 0x53
 8007868:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800786a:	4b0f      	ldr	r3, [pc, #60]	; (80078a8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800786c:	699b      	ldr	r3, [r3, #24]
 800786e:	4a0e      	ldr	r2, [pc, #56]	; (80078a8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007874:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007876:	4b0d      	ldr	r3, [pc, #52]	; (80078ac <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007878:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800787c:	4a0b      	ldr	r2, [pc, #44]	; (80078ac <HAL_RTCEx_SetSSRU_IT+0x74>)
 800787e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007882:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007886:	4b08      	ldr	r3, [pc, #32]	; (80078a8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007888:	22ff      	movs	r2, #255	; 0xff
 800788a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2200      	movs	r2, #0
 8007898:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800789c:	2300      	movs	r3, #0
}
 800789e:	4618      	mov	r0, r3
 80078a0:	370c      	adds	r7, #12
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bc80      	pop	{r7}
 80078a6:	4770      	bx	lr
 80078a8:	40002800 	.word	0x40002800
 80078ac:	58000800 	.word	0x58000800

080078b0 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80078b8:	4b09      	ldr	r3, [pc, #36]	; (80078e0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80078ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d005      	beq.n	80078d0 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80078c4:	4b06      	ldr	r3, [pc, #24]	; (80078e0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80078c6:	2240      	movs	r2, #64	; 0x40
 80078c8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f7fa fcdb 	bl	8002286 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80078d8:	bf00      	nop
 80078da:	3708      	adds	r7, #8
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	40002800 	.word	0x40002800

080078e4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80078ec:	bf00      	nop
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bc80      	pop	{r7}
 80078f4:	4770      	bx	lr
	...

080078f8 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b087      	sub	sp, #28
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007904:	4b07      	ldr	r3, [pc, #28]	; (8007924 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007906:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	697a      	ldr	r2, [r7, #20]
 800790e:	4413      	add	r3, r2
 8007910:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	601a      	str	r2, [r3, #0]
}
 8007918:	bf00      	nop
 800791a:	371c      	adds	r7, #28
 800791c:	46bd      	mov	sp, r7
 800791e:	bc80      	pop	{r7}
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	4000b100 	.word	0x4000b100

08007928 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007928:	b480      	push	{r7}
 800792a:	b085      	sub	sp, #20
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007932:	4b07      	ldr	r3, [pc, #28]	; (8007950 <HAL_RTCEx_BKUPRead+0x28>)
 8007934:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	68fa      	ldr	r2, [r7, #12]
 800793c:	4413      	add	r3, r2
 800793e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3714      	adds	r7, #20
 8007948:	46bd      	mov	sp, r7
 800794a:	bc80      	pop	{r7}
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	4000b100 	.word	0x4000b100

08007954 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800795c:	4b06      	ldr	r3, [pc, #24]	; (8007978 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007964:	4904      	ldr	r1, [pc, #16]	; (8007978 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4313      	orrs	r3, r2
 800796a:	608b      	str	r3, [r1, #8]
}
 800796c:	bf00      	nop
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	bc80      	pop	{r7}
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	58000400 	.word	0x58000400

0800797c <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 800797c:	b480      	push	{r7}
 800797e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007980:	4b05      	ldr	r3, [pc, #20]	; (8007998 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007986:	4a04      	ldr	r2, [pc, #16]	; (8007998 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007988:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800798c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007990:	bf00      	nop
 8007992:	46bd      	mov	sp, r7
 8007994:	bc80      	pop	{r7}
 8007996:	4770      	bx	lr
 8007998:	58000400 	.word	0x58000400

0800799c <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 800799c:	b480      	push	{r7}
 800799e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80079a0:	4b05      	ldr	r3, [pc, #20]	; (80079b8 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80079a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079a6:	4a04      	ldr	r2, [pc, #16]	; (80079b8 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80079a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80079ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80079b0:	bf00      	nop
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bc80      	pop	{r7}
 80079b6:	4770      	bx	lr
 80079b8:	58000400 	.word	0x58000400

080079bc <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 80079bc:	b480      	push	{r7}
 80079be:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80079c0:	4b03      	ldr	r3, [pc, #12]	; (80079d0 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80079c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80079c6:	619a      	str	r2, [r3, #24]
}
 80079c8:	bf00      	nop
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr
 80079d0:	58000400 	.word	0x58000400

080079d4 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 80079d4:	b480      	push	{r7}
 80079d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80079d8:	4b06      	ldr	r3, [pc, #24]	; (80079f4 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80079da:	695b      	ldr	r3, [r3, #20]
 80079dc:	f003 0302 	and.w	r3, r3, #2
 80079e0:	2b02      	cmp	r3, #2
 80079e2:	d101      	bne.n	80079e8 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80079e4:	2301      	movs	r3, #1
 80079e6:	e000      	b.n	80079ea <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bc80      	pop	{r7}
 80079f0:	4770      	bx	lr
 80079f2:	bf00      	nop
 80079f4:	58000400 	.word	0x58000400

080079f8 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80079f8:	b480      	push	{r7}
 80079fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80079fc:	4b06      	ldr	r3, [pc, #24]	; (8007a18 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80079fe:	695b      	ldr	r3, [r3, #20]
 8007a00:	f003 0304 	and.w	r3, r3, #4
 8007a04:	2b04      	cmp	r3, #4
 8007a06:	d101      	bne.n	8007a0c <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e000      	b.n	8007a0e <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bc80      	pop	{r7}
 8007a14:	4770      	bx	lr
 8007a16:	bf00      	nop
 8007a18:	58000400 	.word	0x58000400

08007a1c <LL_RCC_RF_DisableReset>:
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007a20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a2c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007a34:	bf00      	nop
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bc80      	pop	{r7}
 8007a3a:	4770      	bx	lr

08007a3c <LL_RCC_IsRFUnderReset>:
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007a40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a50:	d101      	bne.n	8007a56 <LL_RCC_IsRFUnderReset+0x1a>
 8007a52:	2301      	movs	r3, #1
 8007a54:	e000      	b.n	8007a58 <LL_RCC_IsRFUnderReset+0x1c>
 8007a56:	2300      	movs	r3, #0
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bc80      	pop	{r7}
 8007a5e:	4770      	bx	lr

08007a60 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007a68:	4b06      	ldr	r3, [pc, #24]	; (8007a84 <LL_EXTI_EnableIT_32_63+0x24>)
 8007a6a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007a6e:	4905      	ldr	r1, [pc, #20]	; (8007a84 <LL_EXTI_EnableIT_32_63+0x24>)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8007a78:	bf00      	nop
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bc80      	pop	{r7}
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop
 8007a84:	58000800 	.word	0x58000800

08007a88 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d103      	bne.n	8007a9e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	73fb      	strb	r3, [r7, #15]
    return status;
 8007a9a:	7bfb      	ldrb	r3, [r7, #15]
 8007a9c:	e04b      	b.n	8007b36 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	799b      	ldrb	r3, [r3, #6]
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d105      	bne.n	8007ab8 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f7f9 ffdc 	bl	8001a70 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2202      	movs	r2, #2
 8007abc:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8007abe:	f7ff ffad 	bl	8007a1c <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007ac2:	4b1f      	ldr	r3, [pc, #124]	; (8007b40 <HAL_SUBGHZ_Init+0xb8>)
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	00db      	lsls	r3, r3, #3
 8007aca:	1a9b      	subs	r3, r3, r2
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	0cdb      	lsrs	r3, r3, #19
 8007ad0:	2264      	movs	r2, #100	; 0x64
 8007ad2:	fb02 f303 	mul.w	r3, r2, r3
 8007ad6:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d105      	bne.n	8007aea <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	609a      	str	r2, [r3, #8]
      break;
 8007ae8:	e007      	b.n	8007afa <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	3b01      	subs	r3, #1
 8007aee:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007af0:	f7ff ffa4 	bl	8007a3c <LL_RCC_IsRFUnderReset>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d1ee      	bne.n	8007ad8 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8007afa:	f7ff ff3f 	bl	800797c <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007afe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007b02:	f7ff ffad 	bl	8007a60 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007b06:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007b0a:	f7ff ff23 	bl	8007954 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007b0e:	f7ff ff55 	bl	80079bc <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007b12:	7bfb      	ldrb	r3, [r7, #15]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d10a      	bne.n	8007b2e <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f000 faad 	bl	800807c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2201      	movs	r2, #1
 8007b26:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2201      	movs	r2, #1
 8007b32:	719a      	strb	r2, [r3, #6]

  return status;
 8007b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	20000000 	.word	0x20000000

08007b44 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b086      	sub	sp, #24
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	607a      	str	r2, [r7, #4]
 8007b4e:	461a      	mov	r2, r3
 8007b50:	460b      	mov	r3, r1
 8007b52:	817b      	strh	r3, [r7, #10]
 8007b54:	4613      	mov	r3, r2
 8007b56:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	799b      	ldrb	r3, [r3, #6]
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d14a      	bne.n	8007bf8 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	795b      	ldrb	r3, [r3, #5]
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d101      	bne.n	8007b6e <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007b6a:	2302      	movs	r3, #2
 8007b6c:	e045      	b.n	8007bfa <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2201      	movs	r2, #1
 8007b72:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2202      	movs	r2, #2
 8007b78:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007b7a:	68f8      	ldr	r0, [r7, #12]
 8007b7c:	f000 fb4c 	bl	8008218 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007b80:	f7ff ff0c 	bl	800799c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007b84:	210d      	movs	r1, #13
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 fa98 	bl	80080bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007b8c:	897b      	ldrh	r3, [r7, #10]
 8007b8e:	0a1b      	lsrs	r3, r3, #8
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	4619      	mov	r1, r3
 8007b96:	68f8      	ldr	r0, [r7, #12]
 8007b98:	f000 fa90 	bl	80080bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007b9c:	897b      	ldrh	r3, [r7, #10]
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f000 fa8a 	bl	80080bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007ba8:	2300      	movs	r3, #0
 8007baa:	82bb      	strh	r3, [r7, #20]
 8007bac:	e00a      	b.n	8007bc4 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007bae:	8abb      	ldrh	r3, [r7, #20]
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	f000 fa7f 	bl	80080bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007bbe:	8abb      	ldrh	r3, [r7, #20]
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	82bb      	strh	r3, [r7, #20]
 8007bc4:	8aba      	ldrh	r2, [r7, #20]
 8007bc6:	893b      	ldrh	r3, [r7, #8]
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d3f0      	bcc.n	8007bae <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007bcc:	f7ff fed6 	bl	800797c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f000 fb45 	bl	8008260 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d002      	beq.n	8007be4 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	75fb      	strb	r3, [r7, #23]
 8007be2:	e001      	b.n	8007be8 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007be4:	2300      	movs	r3, #0
 8007be6:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2201      	movs	r2, #1
 8007bec:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	715a      	strb	r2, [r3, #5]

    return status;
 8007bf4:	7dfb      	ldrb	r3, [r7, #23]
 8007bf6:	e000      	b.n	8007bfa <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007bf8:	2302      	movs	r3, #2
  }
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3718      	adds	r7, #24
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b088      	sub	sp, #32
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	60f8      	str	r0, [r7, #12]
 8007c0a:	607a      	str	r2, [r7, #4]
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	460b      	mov	r3, r1
 8007c10:	817b      	strh	r3, [r7, #10]
 8007c12:	4613      	mov	r3, r2
 8007c14:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	799b      	ldrb	r3, [r3, #6]
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d14a      	bne.n	8007cba <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	795b      	ldrb	r3, [r3, #5]
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d101      	bne.n	8007c30 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	e045      	b.n	8007cbc <HAL_SUBGHZ_ReadRegisters+0xba>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2201      	movs	r2, #1
 8007c34:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f000 faee 	bl	8008218 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007c3c:	f7ff feae 	bl	800799c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007c40:	211d      	movs	r1, #29
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f000 fa3a 	bl	80080bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007c48:	897b      	ldrh	r3, [r7, #10]
 8007c4a:	0a1b      	lsrs	r3, r3, #8
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	4619      	mov	r1, r3
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f000 fa32 	bl	80080bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007c58:	897b      	ldrh	r3, [r7, #10]
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 fa2c 	bl	80080bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007c64:	2100      	movs	r1, #0
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	f000 fa28 	bl	80080bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	82fb      	strh	r3, [r7, #22]
 8007c70:	e009      	b.n	8007c86 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007c72:	69b9      	ldr	r1, [r7, #24]
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 fa77 	bl	8008168 <SUBGHZSPI_Receive>
      pData++;
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007c80:	8afb      	ldrh	r3, [r7, #22]
 8007c82:	3301      	adds	r3, #1
 8007c84:	82fb      	strh	r3, [r7, #22]
 8007c86:	8afa      	ldrh	r2, [r7, #22]
 8007c88:	893b      	ldrh	r3, [r7, #8]
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d3f1      	bcc.n	8007c72 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c8e:	f7ff fe75 	bl	800797c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f000 fae4 	bl	8008260 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	77fb      	strb	r3, [r7, #31]
 8007ca4:	e001      	b.n	8007caa <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2201      	movs	r2, #1
 8007cae:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	715a      	strb	r2, [r3, #5]

    return status;
 8007cb6:	7ffb      	ldrb	r3, [r7, #31]
 8007cb8:	e000      	b.n	8007cbc <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007cba:	2302      	movs	r3, #2
  }
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3720      	adds	r7, #32
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b086      	sub	sp, #24
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	607a      	str	r2, [r7, #4]
 8007cce:	461a      	mov	r2, r3
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	72fb      	strb	r3, [r7, #11]
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	799b      	ldrb	r3, [r3, #6]
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d14a      	bne.n	8007d78 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	795b      	ldrb	r3, [r3, #5]
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d101      	bne.n	8007cee <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007cea:	2302      	movs	r3, #2
 8007cec:	e045      	b.n	8007d7a <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	f000 fa8f 	bl	8008218 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007cfa:	7afb      	ldrb	r3, [r7, #11]
 8007cfc:	2b84      	cmp	r3, #132	; 0x84
 8007cfe:	d002      	beq.n	8007d06 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007d00:	7afb      	ldrb	r3, [r7, #11]
 8007d02:	2b94      	cmp	r3, #148	; 0x94
 8007d04:	d103      	bne.n	8007d0e <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	711a      	strb	r2, [r3, #4]
 8007d0c:	e002      	b.n	8007d14 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d14:	f7ff fe42 	bl	800799c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007d18:	7afb      	ldrb	r3, [r7, #11]
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 f9cd 	bl	80080bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d22:	2300      	movs	r3, #0
 8007d24:	82bb      	strh	r3, [r7, #20]
 8007d26:	e00a      	b.n	8007d3e <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007d28:	8abb      	ldrh	r3, [r7, #20]
 8007d2a:	687a      	ldr	r2, [r7, #4]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	4619      	mov	r1, r3
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	f000 f9c2 	bl	80080bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007d38:	8abb      	ldrh	r3, [r7, #20]
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	82bb      	strh	r3, [r7, #20]
 8007d3e:	8aba      	ldrh	r2, [r7, #20]
 8007d40:	893b      	ldrh	r3, [r7, #8]
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d3f0      	bcc.n	8007d28 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d46:	f7ff fe19 	bl	800797c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007d4a:	7afb      	ldrb	r3, [r7, #11]
 8007d4c:	2b84      	cmp	r3, #132	; 0x84
 8007d4e:	d002      	beq.n	8007d56 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007d50:	68f8      	ldr	r0, [r7, #12]
 8007d52:	f000 fa85 	bl	8008260 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	689b      	ldr	r3, [r3, #8]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d002      	beq.n	8007d64 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	75fb      	strb	r3, [r7, #23]
 8007d62:	e001      	b.n	8007d68 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007d64:	2300      	movs	r3, #0
 8007d66:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	715a      	strb	r2, [r3, #5]

    return status;
 8007d74:	7dfb      	ldrb	r3, [r7, #23]
 8007d76:	e000      	b.n	8007d7a <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007d78:	2302      	movs	r3, #2
  }
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3718      	adds	r7, #24
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b088      	sub	sp, #32
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	60f8      	str	r0, [r7, #12]
 8007d8a:	607a      	str	r2, [r7, #4]
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	460b      	mov	r3, r1
 8007d90:	72fb      	strb	r3, [r7, #11]
 8007d92:	4613      	mov	r3, r2
 8007d94:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	799b      	ldrb	r3, [r3, #6]
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d13d      	bne.n	8007e20 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	795b      	ldrb	r3, [r3, #5]
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d101      	bne.n	8007db0 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007dac:	2302      	movs	r3, #2
 8007dae:	e038      	b.n	8007e22 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2201      	movs	r2, #1
 8007db4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	f000 fa2e 	bl	8008218 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007dbc:	f7ff fdee 	bl	800799c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007dc0:	7afb      	ldrb	r3, [r7, #11]
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	68f8      	ldr	r0, [r7, #12]
 8007dc6:	f000 f979 	bl	80080bc <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007dca:	2100      	movs	r1, #0
 8007dcc:	68f8      	ldr	r0, [r7, #12]
 8007dce:	f000 f975 	bl	80080bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	82fb      	strh	r3, [r7, #22]
 8007dd6:	e009      	b.n	8007dec <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007dd8:	69b9      	ldr	r1, [r7, #24]
 8007dda:	68f8      	ldr	r0, [r7, #12]
 8007ddc:	f000 f9c4 	bl	8008168 <SUBGHZSPI_Receive>
      pData++;
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	3301      	adds	r3, #1
 8007de4:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007de6:	8afb      	ldrh	r3, [r7, #22]
 8007de8:	3301      	adds	r3, #1
 8007dea:	82fb      	strh	r3, [r7, #22]
 8007dec:	8afa      	ldrh	r2, [r7, #22]
 8007dee:	893b      	ldrh	r3, [r7, #8]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d3f1      	bcc.n	8007dd8 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007df4:	f7ff fdc2 	bl	800797c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f000 fa31 	bl	8008260 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d002      	beq.n	8007e0c <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	77fb      	strb	r3, [r7, #31]
 8007e0a:	e001      	b.n	8007e10 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2201      	movs	r2, #1
 8007e14:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	715a      	strb	r2, [r3, #5]

    return status;
 8007e1c:	7ffb      	ldrb	r3, [r7, #31]
 8007e1e:	e000      	b.n	8007e22 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007e20:	2302      	movs	r3, #2
  }
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3720      	adds	r7, #32
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}

08007e2a <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007e2a:	b580      	push	{r7, lr}
 8007e2c:	b086      	sub	sp, #24
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	60f8      	str	r0, [r7, #12]
 8007e32:	607a      	str	r2, [r7, #4]
 8007e34:	461a      	mov	r2, r3
 8007e36:	460b      	mov	r3, r1
 8007e38:	72fb      	strb	r3, [r7, #11]
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	799b      	ldrb	r3, [r3, #6]
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d13e      	bne.n	8007ec6 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	795b      	ldrb	r3, [r3, #5]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d101      	bne.n	8007e54 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007e50:	2302      	movs	r3, #2
 8007e52:	e039      	b.n	8007ec8 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2201      	movs	r2, #1
 8007e58:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e5a:	68f8      	ldr	r0, [r7, #12]
 8007e5c:	f000 f9dc 	bl	8008218 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e60:	f7ff fd9c 	bl	800799c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007e64:	210e      	movs	r1, #14
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f000 f928 	bl	80080bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007e6c:	7afb      	ldrb	r3, [r7, #11]
 8007e6e:	4619      	mov	r1, r3
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f000 f923 	bl	80080bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007e76:	2300      	movs	r3, #0
 8007e78:	82bb      	strh	r3, [r7, #20]
 8007e7a:	e00a      	b.n	8007e92 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007e7c:	8abb      	ldrh	r3, [r7, #20]
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	4413      	add	r3, r2
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	4619      	mov	r1, r3
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	f000 f918 	bl	80080bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007e8c:	8abb      	ldrh	r3, [r7, #20]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	82bb      	strh	r3, [r7, #20]
 8007e92:	8aba      	ldrh	r2, [r7, #20]
 8007e94:	893b      	ldrh	r3, [r7, #8]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d3f0      	bcc.n	8007e7c <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e9a:	f7ff fd6f 	bl	800797c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007e9e:	68f8      	ldr	r0, [r7, #12]
 8007ea0:	f000 f9de 	bl	8008260 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d002      	beq.n	8007eb2 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	75fb      	strb	r3, [r7, #23]
 8007eb0:	e001      	b.n	8007eb6 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2201      	movs	r2, #1
 8007eba:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	715a      	strb	r2, [r3, #5]

    return status;
 8007ec2:	7dfb      	ldrb	r3, [r7, #23]
 8007ec4:	e000      	b.n	8007ec8 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007ec6:	2302      	movs	r3, #2
  }
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	607a      	str	r2, [r7, #4]
 8007eda:	461a      	mov	r2, r3
 8007edc:	460b      	mov	r3, r1
 8007ede:	72fb      	strb	r3, [r7, #11]
 8007ee0:	4613      	mov	r3, r2
 8007ee2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	799b      	ldrb	r3, [r3, #6]
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d141      	bne.n	8007f76 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	795b      	ldrb	r3, [r3, #5]
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d101      	bne.n	8007efe <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007efa:	2302      	movs	r3, #2
 8007efc:	e03c      	b.n	8007f78 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2201      	movs	r2, #1
 8007f02:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f000 f987 	bl	8008218 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007f0a:	f7ff fd47 	bl	800799c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007f0e:	211e      	movs	r1, #30
 8007f10:	68f8      	ldr	r0, [r7, #12]
 8007f12:	f000 f8d3 	bl	80080bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007f16:	7afb      	ldrb	r3, [r7, #11]
 8007f18:	4619      	mov	r1, r3
 8007f1a:	68f8      	ldr	r0, [r7, #12]
 8007f1c:	f000 f8ce 	bl	80080bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007f20:	2100      	movs	r1, #0
 8007f22:	68f8      	ldr	r0, [r7, #12]
 8007f24:	f000 f8ca 	bl	80080bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007f28:	2300      	movs	r3, #0
 8007f2a:	82fb      	strh	r3, [r7, #22]
 8007f2c:	e009      	b.n	8007f42 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007f2e:	69b9      	ldr	r1, [r7, #24]
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f000 f919 	bl	8008168 <SUBGHZSPI_Receive>
      pData++;
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	3301      	adds	r3, #1
 8007f3a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007f3c:	8afb      	ldrh	r3, [r7, #22]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	82fb      	strh	r3, [r7, #22]
 8007f42:	8afa      	ldrh	r2, [r7, #22]
 8007f44:	893b      	ldrh	r3, [r7, #8]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d3f1      	bcc.n	8007f2e <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f4a:	f7ff fd17 	bl	800797c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f000 f986 	bl	8008260 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d002      	beq.n	8007f62 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	77fb      	strb	r3, [r7, #31]
 8007f60:	e001      	b.n	8007f66 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007f62:	2300      	movs	r3, #0
 8007f64:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2201      	movs	r2, #1
 8007f6a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	715a      	strb	r2, [r3, #5]

    return status;
 8007f72:	7ffb      	ldrb	r3, [r7, #31]
 8007f74:	e000      	b.n	8007f78 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007f76:	2302      	movs	r3, #2
  }
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3720      	adds	r7, #32
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8007f88:	2300      	movs	r3, #0
 8007f8a:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8007f8c:	f107 020c 	add.w	r2, r7, #12
 8007f90:	2302      	movs	r3, #2
 8007f92:	2112      	movs	r1, #18
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f7ff fef4 	bl	8007d82 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8007f9a:	7b3b      	ldrb	r3, [r7, #12]
 8007f9c:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8007f9e:	89fb      	ldrh	r3, [r7, #14]
 8007fa0:	021b      	lsls	r3, r3, #8
 8007fa2:	b21a      	sxth	r2, r3
 8007fa4:	7b7b      	ldrb	r3, [r7, #13]
 8007fa6:	b21b      	sxth	r3, r3
 8007fa8:	4313      	orrs	r3, r2
 8007faa:	b21b      	sxth	r3, r3
 8007fac:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007fae:	89fb      	ldrh	r3, [r7, #14]
 8007fb0:	f003 0301 	and.w	r3, r3, #1
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d002      	beq.n	8007fbe <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f013 ff79 	bl	801beb0 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8007fbe:	89fb      	ldrh	r3, [r7, #14]
 8007fc0:	085b      	lsrs	r3, r3, #1
 8007fc2:	f003 0301 	and.w	r3, r3, #1
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d002      	beq.n	8007fd0 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f013 ff7e 	bl	801becc <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007fd0:	89fb      	ldrh	r3, [r7, #14]
 8007fd2:	089b      	lsrs	r3, r3, #2
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d002      	beq.n	8007fe2 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f013 ffcd 	bl	801bf7c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007fe2:	89fb      	ldrh	r3, [r7, #14]
 8007fe4:	08db      	lsrs	r3, r3, #3
 8007fe6:	f003 0301 	and.w	r3, r3, #1
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d002      	beq.n	8007ff4 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f013 ffd2 	bl	801bf98 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007ff4:	89fb      	ldrh	r3, [r7, #14]
 8007ff6:	091b      	lsrs	r3, r3, #4
 8007ff8:	f003 0301 	and.w	r3, r3, #1
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d002      	beq.n	8008006 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f013 ffd7 	bl	801bfb4 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8008006:	89fb      	ldrh	r3, [r7, #14]
 8008008:	095b      	lsrs	r3, r3, #5
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	2b00      	cmp	r3, #0
 8008010:	d002      	beq.n	8008018 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f013 ffa4 	bl	801bf60 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8008018:	89fb      	ldrh	r3, [r7, #14]
 800801a:	099b      	lsrs	r3, r3, #6
 800801c:	f003 0301 	and.w	r3, r3, #1
 8008020:	2b00      	cmp	r3, #0
 8008022:	d002      	beq.n	800802a <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f013 ff5f 	bl	801bee8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800802a:	89fb      	ldrh	r3, [r7, #14]
 800802c:	09db      	lsrs	r3, r3, #7
 800802e:	f003 0301 	and.w	r3, r3, #1
 8008032:	2b00      	cmp	r3, #0
 8008034:	d00e      	beq.n	8008054 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8008036:	89fb      	ldrh	r3, [r7, #14]
 8008038:	0a1b      	lsrs	r3, r3, #8
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b00      	cmp	r3, #0
 8008040:	d004      	beq.n	800804c <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8008042:	2101      	movs	r1, #1
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f013 ff5d 	bl	801bf04 <HAL_SUBGHZ_CADStatusCallback>
 800804a:	e003      	b.n	8008054 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800804c:	2100      	movs	r1, #0
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f013 ff58 	bl	801bf04 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8008054:	89fb      	ldrh	r3, [r7, #14]
 8008056:	0a5b      	lsrs	r3, r3, #9
 8008058:	f003 0301 	and.w	r3, r3, #1
 800805c:	2b00      	cmp	r3, #0
 800805e:	d002      	beq.n	8008066 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f013 ff6d 	bl	801bf40 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8008066:	f107 020c 	add.w	r2, r7, #12
 800806a:	2302      	movs	r3, #2
 800806c:	2102      	movs	r1, #2
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f7ff fe28 	bl	8007cc4 <HAL_SUBGHZ_ExecSetCmd>
}
 8008074:	bf00      	nop
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800807c:	b480      	push	{r7}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008084:	4b0c      	ldr	r3, [pc, #48]	; (80080b8 <SUBGHZSPI_Init+0x3c>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a0b      	ldr	r2, [pc, #44]	; (80080b8 <SUBGHZSPI_Init+0x3c>)
 800808a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800808e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8008090:	4a09      	ldr	r2, [pc, #36]	; (80080b8 <SUBGHZSPI_Init+0x3c>)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8008098:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800809a:	4b07      	ldr	r3, [pc, #28]	; (80080b8 <SUBGHZSPI_Init+0x3c>)
 800809c:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 80080a0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80080a2:	4b05      	ldr	r3, [pc, #20]	; (80080b8 <SUBGHZSPI_Init+0x3c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a04      	ldr	r2, [pc, #16]	; (80080b8 <SUBGHZSPI_Init+0x3c>)
 80080a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080ac:	6013      	str	r3, [r2, #0]
}
 80080ae:	bf00      	nop
 80080b0:	370c      	adds	r7, #12
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bc80      	pop	{r7}
 80080b6:	4770      	bx	lr
 80080b8:	58010000 	.word	0x58010000

080080bc <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80080bc:	b480      	push	{r7}
 80080be:	b087      	sub	sp, #28
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	460b      	mov	r3, r1
 80080c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80080c8:	2300      	movs	r3, #0
 80080ca:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80080cc:	4b23      	ldr	r3, [pc, #140]	; (800815c <SUBGHZSPI_Transmit+0xa0>)
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	4613      	mov	r3, r2
 80080d2:	00db      	lsls	r3, r3, #3
 80080d4:	1a9b      	subs	r3, r3, r2
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	0cdb      	lsrs	r3, r3, #19
 80080da:	2264      	movs	r2, #100	; 0x64
 80080dc:	fb02 f303 	mul.w	r3, r2, r3
 80080e0:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d105      	bne.n	80080f4 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	609a      	str	r2, [r3, #8]
      break;
 80080f2:	e008      	b.n	8008106 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	3b01      	subs	r3, #1
 80080f8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80080fa:	4b19      	ldr	r3, [pc, #100]	; (8008160 <SUBGHZSPI_Transmit+0xa4>)
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f003 0302 	and.w	r3, r3, #2
 8008102:	2b02      	cmp	r3, #2
 8008104:	d1ed      	bne.n	80080e2 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8008106:	4b17      	ldr	r3, [pc, #92]	; (8008164 <SUBGHZSPI_Transmit+0xa8>)
 8008108:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	78fa      	ldrb	r2, [r7, #3]
 800810e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008110:	4b12      	ldr	r3, [pc, #72]	; (800815c <SUBGHZSPI_Transmit+0xa0>)
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	4613      	mov	r3, r2
 8008116:	00db      	lsls	r3, r3, #3
 8008118:	1a9b      	subs	r3, r3, r2
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	0cdb      	lsrs	r3, r3, #19
 800811e:	2264      	movs	r2, #100	; 0x64
 8008120:	fb02 f303 	mul.w	r3, r2, r3
 8008124:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d105      	bne.n	8008138 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2201      	movs	r2, #1
 8008134:	609a      	str	r2, [r3, #8]
      break;
 8008136:	e008      	b.n	800814a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	3b01      	subs	r3, #1
 800813c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800813e:	4b08      	ldr	r3, [pc, #32]	; (8008160 <SUBGHZSPI_Transmit+0xa4>)
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	2b01      	cmp	r3, #1
 8008148:	d1ed      	bne.n	8008126 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800814a:	4b05      	ldr	r3, [pc, #20]	; (8008160 <SUBGHZSPI_Transmit+0xa4>)
 800814c:	68db      	ldr	r3, [r3, #12]

  return status;
 800814e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008150:	4618      	mov	r0, r3
 8008152:	371c      	adds	r7, #28
 8008154:	46bd      	mov	sp, r7
 8008156:	bc80      	pop	{r7}
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	20000000 	.word	0x20000000
 8008160:	58010000 	.word	0x58010000
 8008164:	5801000c 	.word	0x5801000c

08008168 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8008168:	b480      	push	{r7}
 800816a:	b087      	sub	sp, #28
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008172:	2300      	movs	r3, #0
 8008174:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008176:	4b25      	ldr	r3, [pc, #148]	; (800820c <SUBGHZSPI_Receive+0xa4>)
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	4613      	mov	r3, r2
 800817c:	00db      	lsls	r3, r3, #3
 800817e:	1a9b      	subs	r3, r3, r2
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	0cdb      	lsrs	r3, r3, #19
 8008184:	2264      	movs	r2, #100	; 0x64
 8008186:	fb02 f303 	mul.w	r3, r2, r3
 800818a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d105      	bne.n	800819e <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2201      	movs	r2, #1
 800819a:	609a      	str	r2, [r3, #8]
      break;
 800819c:	e008      	b.n	80081b0 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	3b01      	subs	r3, #1
 80081a2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80081a4:	4b1a      	ldr	r3, [pc, #104]	; (8008210 <SUBGHZSPI_Receive+0xa8>)
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	f003 0302 	and.w	r3, r3, #2
 80081ac:	2b02      	cmp	r3, #2
 80081ae:	d1ed      	bne.n	800818c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80081b0:	4b18      	ldr	r3, [pc, #96]	; (8008214 <SUBGHZSPI_Receive+0xac>)
 80081b2:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	22ff      	movs	r2, #255	; 0xff
 80081b8:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80081ba:	4b14      	ldr	r3, [pc, #80]	; (800820c <SUBGHZSPI_Receive+0xa4>)
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	4613      	mov	r3, r2
 80081c0:	00db      	lsls	r3, r3, #3
 80081c2:	1a9b      	subs	r3, r3, r2
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	0cdb      	lsrs	r3, r3, #19
 80081c8:	2264      	movs	r2, #100	; 0x64
 80081ca:	fb02 f303 	mul.w	r3, r2, r3
 80081ce:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d105      	bne.n	80081e2 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2201      	movs	r2, #1
 80081de:	609a      	str	r2, [r3, #8]
      break;
 80081e0:	e008      	b.n	80081f4 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	3b01      	subs	r3, #1
 80081e6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80081e8:	4b09      	ldr	r3, [pc, #36]	; (8008210 <SUBGHZSPI_Receive+0xa8>)
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	f003 0301 	and.w	r3, r3, #1
 80081f0:	2b01      	cmp	r3, #1
 80081f2:	d1ed      	bne.n	80081d0 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80081f4:	4b06      	ldr	r3, [pc, #24]	; (8008210 <SUBGHZSPI_Receive+0xa8>)
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	b2da      	uxtb	r2, r3
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	701a      	strb	r2, [r3, #0]

  return status;
 80081fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008200:	4618      	mov	r0, r3
 8008202:	371c      	adds	r7, #28
 8008204:	46bd      	mov	sp, r7
 8008206:	bc80      	pop	{r7}
 8008208:	4770      	bx	lr
 800820a:	bf00      	nop
 800820c:	20000000 	.word	0x20000000
 8008210:	58010000 	.word	0x58010000
 8008214:	5801000c 	.word	0x5801000c

08008218 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	791b      	ldrb	r3, [r3, #4]
 8008224:	2b01      	cmp	r3, #1
 8008226:	d111      	bne.n	800824c <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8008228:	4b0c      	ldr	r3, [pc, #48]	; (800825c <SUBGHZ_CheckDeviceReady+0x44>)
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	4613      	mov	r3, r2
 800822e:	005b      	lsls	r3, r3, #1
 8008230:	4413      	add	r3, r2
 8008232:	00db      	lsls	r3, r3, #3
 8008234:	0c1b      	lsrs	r3, r3, #16
 8008236:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008238:	f7ff fbb0 	bl	800799c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3b01      	subs	r3, #1
 8008240:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1f9      	bne.n	800823c <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008248:	f7ff fb98 	bl	800797c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f000 f807 	bl	8008260 <SUBGHZ_WaitOnBusy>
 8008252:	4603      	mov	r3, r0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	20000000 	.word	0x20000000

08008260 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b086      	sub	sp, #24
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8008268:	2300      	movs	r3, #0
 800826a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800826c:	4b12      	ldr	r3, [pc, #72]	; (80082b8 <SUBGHZ_WaitOnBusy+0x58>)
 800826e:	681a      	ldr	r2, [r3, #0]
 8008270:	4613      	mov	r3, r2
 8008272:	005b      	lsls	r3, r3, #1
 8008274:	4413      	add	r3, r2
 8008276:	00db      	lsls	r3, r3, #3
 8008278:	0d1b      	lsrs	r3, r3, #20
 800827a:	2264      	movs	r2, #100	; 0x64
 800827c:	fb02 f303 	mul.w	r3, r2, r3
 8008280:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8008282:	f7ff fbb9 	bl	80079f8 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8008286:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d105      	bne.n	800829a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2202      	movs	r2, #2
 8008296:	609a      	str	r2, [r3, #8]
      break;
 8008298:	e009      	b.n	80082ae <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	3b01      	subs	r3, #1
 800829e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80082a0:	f7ff fb98 	bl	80079d4 <LL_PWR_IsActiveFlag_RFBUSYS>
 80082a4:	4602      	mov	r2, r0
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	4013      	ands	r3, r2
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	d0e9      	beq.n	8008282 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80082ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3718      	adds	r7, #24
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}
 80082b8:	20000000 	.word	0x20000000

080082bc <LL_RCC_GetUSARTClockSource>:
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80082c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80082c8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	401a      	ands	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	041b      	lsls	r3, r3, #16
 80082d4:	4313      	orrs	r3, r2
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	370c      	adds	r7, #12
 80082da:	46bd      	mov	sp, r7
 80082dc:	bc80      	pop	{r7}
 80082de:	4770      	bx	lr

080082e0 <LL_RCC_GetLPUARTClockSource>:
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80082e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80082ec:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4013      	ands	r3, r2
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bc80      	pop	{r7}
 80082fc:	4770      	bx	lr

080082fe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082fe:	b580      	push	{r7, lr}
 8008300:	b082      	sub	sp, #8
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d101      	bne.n	8008310 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	e042      	b.n	8008396 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008316:	2b00      	cmp	r3, #0
 8008318:	d106      	bne.n	8008328 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f7fa f9d2 	bl	80026cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2224      	movs	r2, #36	; 0x24
 800832c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f022 0201 	bic.w	r2, r2, #1
 800833e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f000 fc4b 	bl	8008bdc <UART_SetConfig>
 8008346:	4603      	mov	r3, r0
 8008348:	2b01      	cmp	r3, #1
 800834a:	d101      	bne.n	8008350 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800834c:	2301      	movs	r3, #1
 800834e:	e022      	b.n	8008396 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008354:	2b00      	cmp	r3, #0
 8008356:	d002      	beq.n	800835e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f000 feb3 	bl	80090c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	685a      	ldr	r2, [r3, #4]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800836c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	689a      	ldr	r2, [r3, #8]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800837c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	681a      	ldr	r2, [r3, #0]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f042 0201 	orr.w	r2, r2, #1
 800838c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 ff39 	bl	8009206 <UART_CheckIdleState>
 8008394:	4603      	mov	r3, r0
}
 8008396:	4618      	mov	r0, r3
 8008398:	3708      	adds	r7, #8
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
	...

080083a0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b08a      	sub	sp, #40	; 0x28
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	4613      	mov	r3, r2
 80083ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083b4:	2b20      	cmp	r3, #32
 80083b6:	d142      	bne.n	800843e <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d002      	beq.n	80083c4 <HAL_UART_Receive_IT+0x24>
 80083be:	88fb      	ldrh	r3, [r7, #6]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d101      	bne.n	80083c8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e03b      	b.n	8008440 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d101      	bne.n	80083d6 <HAL_UART_Receive_IT+0x36>
 80083d2:	2302      	movs	r3, #2
 80083d4:	e034      	b.n	8008440 <HAL_UART_Receive_IT+0xa0>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2201      	movs	r2, #1
 80083da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a17      	ldr	r2, [pc, #92]	; (8008448 <HAL_UART_Receive_IT+0xa8>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d01f      	beq.n	800842e <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d018      	beq.n	800842e <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	e853 3f00 	ldrex	r3, [r3]
 8008408:	613b      	str	r3, [r7, #16]
   return(result);
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008410:	627b      	str	r3, [r7, #36]	; 0x24
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	461a      	mov	r2, r3
 8008418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841a:	623b      	str	r3, [r7, #32]
 800841c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841e:	69f9      	ldr	r1, [r7, #28]
 8008420:	6a3a      	ldr	r2, [r7, #32]
 8008422:	e841 2300 	strex	r3, r2, [r1]
 8008426:	61bb      	str	r3, [r7, #24]
   return(result);
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1e6      	bne.n	80083fc <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 800842e:	88fb      	ldrh	r3, [r7, #6]
 8008430:	461a      	mov	r2, r3
 8008432:	68b9      	ldr	r1, [r7, #8]
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f000 fff9 	bl	800942c <UART_Start_Receive_IT>
 800843a:	4603      	mov	r3, r0
 800843c:	e000      	b.n	8008440 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800843e:	2302      	movs	r3, #2
  }
}
 8008440:	4618      	mov	r0, r3
 8008442:	3728      	adds	r7, #40	; 0x28
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}
 8008448:	40008000 	.word	0x40008000

0800844c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b08a      	sub	sp, #40	; 0x28
 8008450:	af00      	add	r7, sp, #0
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	4613      	mov	r3, r2
 8008458:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008460:	2b20      	cmp	r3, #32
 8008462:	d17a      	bne.n	800855a <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d002      	beq.n	8008470 <HAL_UART_Transmit_DMA+0x24>
 800846a:	88fb      	ldrh	r3, [r7, #6]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	e073      	b.n	800855c <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800847a:	2b01      	cmp	r3, #1
 800847c:	d101      	bne.n	8008482 <HAL_UART_Transmit_DMA+0x36>
 800847e:	2302      	movs	r3, #2
 8008480:	e06c      	b.n	800855c <HAL_UART_Transmit_DMA+0x110>
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2201      	movs	r2, #1
 8008486:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	68ba      	ldr	r2, [r7, #8]
 800848e:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	88fa      	ldrh	r2, [r7, #6]
 8008494:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	88fa      	ldrh	r2, [r7, #6]
 800849c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2221      	movs	r2, #33	; 0x21
 80084ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d02c      	beq.n	8008512 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084bc:	4a29      	ldr	r2, [pc, #164]	; (8008564 <HAL_UART_Transmit_DMA+0x118>)
 80084be:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084c4:	4a28      	ldr	r2, [pc, #160]	; (8008568 <HAL_UART_Transmit_DMA+0x11c>)
 80084c6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084cc:	4a27      	ldr	r2, [pc, #156]	; (800856c <HAL_UART_Transmit_DMA+0x120>)
 80084ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084d4:	2200      	movs	r2, #0
 80084d6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084e0:	4619      	mov	r1, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	3328      	adds	r3, #40	; 0x28
 80084e8:	461a      	mov	r2, r3
 80084ea:	88fb      	ldrh	r3, [r7, #6]
 80084ec:	f7fb fe92 	bl	8004214 <HAL_DMA_Start_IT>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d00d      	beq.n	8008512 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2210      	movs	r2, #16
 80084fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2220      	movs	r2, #32
 800850a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800850e:	2301      	movs	r3, #1
 8008510:	e024      	b.n	800855c <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2240      	movs	r2, #64	; 0x40
 8008518:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	3308      	adds	r3, #8
 8008528:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	e853 3f00 	ldrex	r3, [r3]
 8008530:	613b      	str	r3, [r7, #16]
   return(result);
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008538:	627b      	str	r3, [r7, #36]	; 0x24
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	3308      	adds	r3, #8
 8008540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008542:	623a      	str	r2, [r7, #32]
 8008544:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008546:	69f9      	ldr	r1, [r7, #28]
 8008548:	6a3a      	ldr	r2, [r7, #32]
 800854a:	e841 2300 	strex	r3, r2, [r1]
 800854e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008550:	69bb      	ldr	r3, [r7, #24]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1e5      	bne.n	8008522 <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 8008556:	2300      	movs	r3, #0
 8008558:	e000      	b.n	800855c <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800855a:	2302      	movs	r3, #2
  }
}
 800855c:	4618      	mov	r0, r3
 800855e:	3728      	adds	r7, #40	; 0x28
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	080097c7 	.word	0x080097c7
 8008568:	08009861 	.word	0x08009861
 800856c:	0800987d 	.word	0x0800987d

08008570 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b0ba      	sub	sp, #232	; 0xe8
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	69db      	ldr	r3, [r3, #28]
 800857e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008596:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800859a:	f640 030f 	movw	r3, #2063	; 0x80f
 800859e:	4013      	ands	r3, r2
 80085a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80085a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d11b      	bne.n	80085e4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80085ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085b0:	f003 0320 	and.w	r3, r3, #32
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d015      	beq.n	80085e4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80085b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085bc:	f003 0320 	and.w	r3, r3, #32
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d105      	bne.n	80085d0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80085c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d009      	beq.n	80085e4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f000 82d6 	beq.w	8008b86 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	4798      	blx	r3
      }
      return;
 80085e2:	e2d0      	b.n	8008b86 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80085e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f000 811f 	beq.w	800882c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80085ee:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80085f2:	4b8b      	ldr	r3, [pc, #556]	; (8008820 <HAL_UART_IRQHandler+0x2b0>)
 80085f4:	4013      	ands	r3, r2
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d106      	bne.n	8008608 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80085fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80085fe:	4b89      	ldr	r3, [pc, #548]	; (8008824 <HAL_UART_IRQHandler+0x2b4>)
 8008600:	4013      	ands	r3, r2
 8008602:	2b00      	cmp	r3, #0
 8008604:	f000 8112 	beq.w	800882c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800860c:	f003 0301 	and.w	r3, r3, #1
 8008610:	2b00      	cmp	r3, #0
 8008612:	d011      	beq.n	8008638 <HAL_UART_IRQHandler+0xc8>
 8008614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800861c:	2b00      	cmp	r3, #0
 800861e:	d00b      	beq.n	8008638 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2201      	movs	r2, #1
 8008626:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800862e:	f043 0201 	orr.w	r2, r3, #1
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800863c:	f003 0302 	and.w	r3, r3, #2
 8008640:	2b00      	cmp	r3, #0
 8008642:	d011      	beq.n	8008668 <HAL_UART_IRQHandler+0xf8>
 8008644:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008648:	f003 0301 	and.w	r3, r3, #1
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00b      	beq.n	8008668 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2202      	movs	r2, #2
 8008656:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800865e:	f043 0204 	orr.w	r2, r3, #4
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800866c:	f003 0304 	and.w	r3, r3, #4
 8008670:	2b00      	cmp	r3, #0
 8008672:	d011      	beq.n	8008698 <HAL_UART_IRQHandler+0x128>
 8008674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008678:	f003 0301 	and.w	r3, r3, #1
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00b      	beq.n	8008698 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2204      	movs	r2, #4
 8008686:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800868e:	f043 0202 	orr.w	r2, r3, #2
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800869c:	f003 0308 	and.w	r3, r3, #8
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d017      	beq.n	80086d4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80086a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086a8:	f003 0320 	and.w	r3, r3, #32
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d105      	bne.n	80086bc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80086b0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80086b4:	4b5a      	ldr	r3, [pc, #360]	; (8008820 <HAL_UART_IRQHandler+0x2b0>)
 80086b6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d00b      	beq.n	80086d4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2208      	movs	r2, #8
 80086c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086ca:	f043 0208 	orr.w	r2, r3, #8
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80086d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d012      	beq.n	8008706 <HAL_UART_IRQHandler+0x196>
 80086e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00c      	beq.n	8008706 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80086f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086fc:	f043 0220 	orr.w	r2, r3, #32
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800870c:	2b00      	cmp	r3, #0
 800870e:	f000 823c 	beq.w	8008b8a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008716:	f003 0320 	and.w	r3, r3, #32
 800871a:	2b00      	cmp	r3, #0
 800871c:	d013      	beq.n	8008746 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800871e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008722:	f003 0320 	and.w	r3, r3, #32
 8008726:	2b00      	cmp	r3, #0
 8008728:	d105      	bne.n	8008736 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800872a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800872e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008732:	2b00      	cmp	r3, #0
 8008734:	d007      	beq.n	8008746 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800873a:	2b00      	cmp	r3, #0
 800873c:	d003      	beq.n	8008746 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800874c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875a:	2b40      	cmp	r3, #64	; 0x40
 800875c:	d005      	beq.n	800876a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800875e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008762:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008766:	2b00      	cmp	r3, #0
 8008768:	d04f      	beq.n	800880a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 ffc6 	bl	80096fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800877a:	2b40      	cmp	r3, #64	; 0x40
 800877c:	d141      	bne.n	8008802 <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3308      	adds	r3, #8
 8008784:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008788:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800878c:	e853 3f00 	ldrex	r3, [r3]
 8008790:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008794:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008798:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800879c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	3308      	adds	r3, #8
 80087a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80087aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80087ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80087b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80087ba:	e841 2300 	strex	r3, r2, [r1]
 80087be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80087c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1d9      	bne.n	800877e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d013      	beq.n	80087fa <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087d6:	4a14      	ldr	r2, [pc, #80]	; (8008828 <HAL_UART_IRQHandler+0x2b8>)
 80087d8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087de:	4618      	mov	r0, r3
 80087e0:	f7fb fdf4 	bl	80043cc <HAL_DMA_Abort_IT>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d017      	beq.n	800881a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80087f4:	4610      	mov	r0, r2
 80087f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087f8:	e00f      	b.n	800881a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f9d9 	bl	8008bb2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008800:	e00b      	b.n	800881a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f000 f9d5 	bl	8008bb2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008808:	e007      	b.n	800881a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 f9d1 	bl	8008bb2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2200      	movs	r2, #0
 8008814:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8008818:	e1b7      	b.n	8008b8a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800881a:	bf00      	nop
    return;
 800881c:	e1b5      	b.n	8008b8a <HAL_UART_IRQHandler+0x61a>
 800881e:	bf00      	nop
 8008820:	10000001 	.word	0x10000001
 8008824:	04000120 	.word	0x04000120
 8008828:	080098fd 	.word	0x080098fd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008830:	2b01      	cmp	r3, #1
 8008832:	f040 814a 	bne.w	8008aca <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8008836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800883a:	f003 0310 	and.w	r3, r3, #16
 800883e:	2b00      	cmp	r3, #0
 8008840:	f000 8143 	beq.w	8008aca <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008848:	f003 0310 	and.w	r3, r3, #16
 800884c:	2b00      	cmp	r3, #0
 800884e:	f000 813c 	beq.w	8008aca <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2210      	movs	r2, #16
 8008858:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008864:	2b40      	cmp	r3, #64	; 0x40
 8008866:	f040 80b5 	bne.w	80089d4 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 8008876:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800887a:	2b00      	cmp	r3, #0
 800887c:	f000 8187 	beq.w	8008b8e <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008886:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800888a:	429a      	cmp	r2, r3
 800888c:	f080 817f 	bcs.w	8008b8e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008896:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f003 0320 	and.w	r3, r3, #32
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f040 8086 	bne.w	80089b8 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80088b8:	e853 3f00 	ldrex	r3, [r3]
 80088bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80088c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	461a      	mov	r2, r3
 80088d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80088d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80088da:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80088e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80088e6:	e841 2300 	strex	r3, r2, [r1]
 80088ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80088ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d1da      	bne.n	80088ac <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	3308      	adds	r3, #8
 80088fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008900:	e853 3f00 	ldrex	r3, [r3]
 8008904:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008906:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008908:	f023 0301 	bic.w	r3, r3, #1
 800890c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	3308      	adds	r3, #8
 8008916:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800891a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800891e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008920:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008922:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008926:	e841 2300 	strex	r3, r2, [r1]
 800892a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800892c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800892e:	2b00      	cmp	r3, #0
 8008930:	d1e1      	bne.n	80088f6 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	3308      	adds	r3, #8
 8008938:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800893a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800893c:	e853 3f00 	ldrex	r3, [r3]
 8008940:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008942:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008948:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	3308      	adds	r3, #8
 8008952:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008956:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008958:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800895a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800895c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800895e:	e841 2300 	strex	r3, r2, [r1]
 8008962:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008964:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008966:	2b00      	cmp	r3, #0
 8008968:	d1e3      	bne.n	8008932 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2220      	movs	r2, #32
 800896e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2200      	movs	r2, #0
 8008976:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008980:	e853 3f00 	ldrex	r3, [r3]
 8008984:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008986:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008988:	f023 0310 	bic.w	r3, r3, #16
 800898c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	461a      	mov	r2, r3
 8008996:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800899a:	65bb      	str	r3, [r7, #88]	; 0x58
 800899c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80089a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089a2:	e841 2300 	strex	r3, r2, [r1]
 80089a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80089a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1e4      	bne.n	8008978 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fb fcac 	bl	8004310 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	1ad3      	subs	r3, r2, r3
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	4619      	mov	r1, r3
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 f8f9 	bl	8008bc4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80089d2:	e0dc      	b.n	8008b8e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	1ad3      	subs	r3, r2, r3
 80089e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f000 80ce 	beq.w	8008b92 <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 80089f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	f000 80c9 	beq.w	8008b92 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a08:	e853 3f00 	ldrex	r3, [r3]
 8008a0c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008a22:	647b      	str	r3, [r7, #68]	; 0x44
 8008a24:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a26:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a2a:	e841 2300 	strex	r3, r2, [r1]
 8008a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d1e4      	bne.n	8008a00 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	3308      	adds	r3, #8
 8008a3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a40:	e853 3f00 	ldrex	r3, [r3]
 8008a44:	623b      	str	r3, [r7, #32]
   return(result);
 8008a46:	6a3b      	ldr	r3, [r7, #32]
 8008a48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a4c:	f023 0301 	bic.w	r3, r3, #1
 8008a50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	3308      	adds	r3, #8
 8008a5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008a5e:	633a      	str	r2, [r7, #48]	; 0x30
 8008a60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a66:	e841 2300 	strex	r3, r2, [r1]
 8008a6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d1e1      	bne.n	8008a36 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2220      	movs	r2, #32
 8008a76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	e853 3f00 	ldrex	r3, [r3]
 8008a92:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f023 0310 	bic.w	r3, r3, #16
 8008a9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008aa8:	61fb      	str	r3, [r7, #28]
 8008aaa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aac:	69b9      	ldr	r1, [r7, #24]
 8008aae:	69fa      	ldr	r2, [r7, #28]
 8008ab0:	e841 2300 	strex	r3, r2, [r1]
 8008ab4:	617b      	str	r3, [r7, #20]
   return(result);
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d1e4      	bne.n	8008a86 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008abc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f87e 	bl	8008bc4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008ac8:	e063      	b.n	8008b92 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00e      	beq.n	8008af4 <HAL_UART_IRQHandler+0x584>
 8008ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d008      	beq.n	8008af4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008aea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f001 fba3 	bl	800a238 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008af2:	e051      	b.n	8008b98 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008af4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d014      	beq.n	8008b2a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d105      	bne.n	8008b18 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d008      	beq.n	8008b2a <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d03a      	beq.n	8008b96 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	4798      	blx	r3
    }
    return;
 8008b28:	e035      	b.n	8008b96 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d009      	beq.n	8008b4a <HAL_UART_IRQHandler+0x5da>
 8008b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d003      	beq.n	8008b4a <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fef0 	bl	8009928 <UART_EndTransmit_IT>
    return;
 8008b48:	e026      	b.n	8008b98 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d009      	beq.n	8008b6a <HAL_UART_IRQHandler+0x5fa>
 8008b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b5a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d003      	beq.n	8008b6a <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f001 fb7a 	bl	800a25c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b68:	e016      	b.n	8008b98 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d010      	beq.n	8008b98 <HAL_UART_IRQHandler+0x628>
 8008b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	da0c      	bge.n	8008b98 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f001 fb63 	bl	800a24a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b84:	e008      	b.n	8008b98 <HAL_UART_IRQHandler+0x628>
      return;
 8008b86:	bf00      	nop
 8008b88:	e006      	b.n	8008b98 <HAL_UART_IRQHandler+0x628>
    return;
 8008b8a:	bf00      	nop
 8008b8c:	e004      	b.n	8008b98 <HAL_UART_IRQHandler+0x628>
      return;
 8008b8e:	bf00      	nop
 8008b90:	e002      	b.n	8008b98 <HAL_UART_IRQHandler+0x628>
      return;
 8008b92:	bf00      	nop
 8008b94:	e000      	b.n	8008b98 <HAL_UART_IRQHandler+0x628>
    return;
 8008b96:	bf00      	nop
  }
}
 8008b98:	37e8      	adds	r7, #232	; 0xe8
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop

08008ba0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bc80      	pop	{r7}
 8008bb0:	4770      	bx	lr

08008bb2 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008bb2:	b480      	push	{r7}
 8008bb4:	b083      	sub	sp, #12
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008bba:	bf00      	nop
 8008bbc:	370c      	adds	r7, #12
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bc80      	pop	{r7}
 8008bc2:	4770      	bx	lr

08008bc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
 8008bcc:	460b      	mov	r3, r1
 8008bce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bc80      	pop	{r7}
 8008bd8:	4770      	bx	lr
	...

08008bdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008be0:	b08c      	sub	sp, #48	; 0x30
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008be6:	2300      	movs	r3, #0
 8008be8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	689a      	ldr	r2, [r3, #8]
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	431a      	orrs	r2, r3
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	431a      	orrs	r2, r3
 8008bfc:	697b      	ldr	r3, [r7, #20]
 8008bfe:	69db      	ldr	r3, [r3, #28]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c04:	697b      	ldr	r3, [r7, #20]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	4b94      	ldr	r3, [pc, #592]	; (8008e5c <UART_SetConfig+0x280>)
 8008c0c:	4013      	ands	r3, r2
 8008c0e:	697a      	ldr	r2, [r7, #20]
 8008c10:	6812      	ldr	r2, [r2, #0]
 8008c12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008c14:	430b      	orrs	r3, r1
 8008c16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	68da      	ldr	r2, [r3, #12]
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	430a      	orrs	r2, r1
 8008c2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a89      	ldr	r2, [pc, #548]	; (8008e60 <UART_SetConfig+0x284>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d004      	beq.n	8008c48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c44:	4313      	orrs	r3, r2
 8008c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008c52:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008c56:	697a      	ldr	r2, [r7, #20]
 8008c58:	6812      	ldr	r2, [r2, #0]
 8008c5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008c5c:	430b      	orrs	r3, r1
 8008c5e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c66:	f023 010f 	bic.w	r1, r3, #15
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	430a      	orrs	r2, r1
 8008c74:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a7a      	ldr	r2, [pc, #488]	; (8008e64 <UART_SetConfig+0x288>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d127      	bne.n	8008cd0 <UART_SetConfig+0xf4>
 8008c80:	2003      	movs	r0, #3
 8008c82:	f7ff fb1b 	bl	80082bc <LL_RCC_GetUSARTClockSource>
 8008c86:	4603      	mov	r3, r0
 8008c88:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8008c8c:	2b03      	cmp	r3, #3
 8008c8e:	d81b      	bhi.n	8008cc8 <UART_SetConfig+0xec>
 8008c90:	a201      	add	r2, pc, #4	; (adr r2, 8008c98 <UART_SetConfig+0xbc>)
 8008c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c96:	bf00      	nop
 8008c98:	08008ca9 	.word	0x08008ca9
 8008c9c:	08008cb9 	.word	0x08008cb9
 8008ca0:	08008cb1 	.word	0x08008cb1
 8008ca4:	08008cc1 	.word	0x08008cc1
 8008ca8:	2301      	movs	r3, #1
 8008caa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cae:	e080      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cb6:	e07c      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008cb8:	2304      	movs	r3, #4
 8008cba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cbe:	e078      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008cc0:	2308      	movs	r3, #8
 8008cc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cc6:	e074      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008cc8:	2310      	movs	r3, #16
 8008cca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cce:	e070      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a64      	ldr	r2, [pc, #400]	; (8008e68 <UART_SetConfig+0x28c>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d138      	bne.n	8008d4c <UART_SetConfig+0x170>
 8008cda:	200c      	movs	r0, #12
 8008cdc:	f7ff faee 	bl	80082bc <LL_RCC_GetUSARTClockSource>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8008ce6:	2b0c      	cmp	r3, #12
 8008ce8:	d82c      	bhi.n	8008d44 <UART_SetConfig+0x168>
 8008cea:	a201      	add	r2, pc, #4	; (adr r2, 8008cf0 <UART_SetConfig+0x114>)
 8008cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cf0:	08008d25 	.word	0x08008d25
 8008cf4:	08008d45 	.word	0x08008d45
 8008cf8:	08008d45 	.word	0x08008d45
 8008cfc:	08008d45 	.word	0x08008d45
 8008d00:	08008d35 	.word	0x08008d35
 8008d04:	08008d45 	.word	0x08008d45
 8008d08:	08008d45 	.word	0x08008d45
 8008d0c:	08008d45 	.word	0x08008d45
 8008d10:	08008d2d 	.word	0x08008d2d
 8008d14:	08008d45 	.word	0x08008d45
 8008d18:	08008d45 	.word	0x08008d45
 8008d1c:	08008d45 	.word	0x08008d45
 8008d20:	08008d3d 	.word	0x08008d3d
 8008d24:	2300      	movs	r3, #0
 8008d26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d2a:	e042      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d32:	e03e      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008d34:	2304      	movs	r3, #4
 8008d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d3a:	e03a      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008d3c:	2308      	movs	r3, #8
 8008d3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d42:	e036      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008d44:	2310      	movs	r3, #16
 8008d46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d4a:	e032      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a43      	ldr	r2, [pc, #268]	; (8008e60 <UART_SetConfig+0x284>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d12a      	bne.n	8008dac <UART_SetConfig+0x1d0>
 8008d56:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008d5a:	f7ff fac1 	bl	80082e0 <LL_RCC_GetLPUARTClockSource>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d64:	d01a      	beq.n	8008d9c <UART_SetConfig+0x1c0>
 8008d66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d6a:	d81b      	bhi.n	8008da4 <UART_SetConfig+0x1c8>
 8008d6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d70:	d00c      	beq.n	8008d8c <UART_SetConfig+0x1b0>
 8008d72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d76:	d815      	bhi.n	8008da4 <UART_SetConfig+0x1c8>
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d003      	beq.n	8008d84 <UART_SetConfig+0x1a8>
 8008d7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d80:	d008      	beq.n	8008d94 <UART_SetConfig+0x1b8>
 8008d82:	e00f      	b.n	8008da4 <UART_SetConfig+0x1c8>
 8008d84:	2300      	movs	r3, #0
 8008d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d8a:	e012      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008d8c:	2302      	movs	r3, #2
 8008d8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d92:	e00e      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008d94:	2304      	movs	r3, #4
 8008d96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d9a:	e00a      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008d9c:	2308      	movs	r3, #8
 8008d9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008da2:	e006      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008da4:	2310      	movs	r3, #16
 8008da6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008daa:	e002      	b.n	8008db2 <UART_SetConfig+0x1d6>
 8008dac:	2310      	movs	r3, #16
 8008dae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a2a      	ldr	r2, [pc, #168]	; (8008e60 <UART_SetConfig+0x284>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	f040 80a4 	bne.w	8008f06 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008dbe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008dc2:	2b08      	cmp	r3, #8
 8008dc4:	d823      	bhi.n	8008e0e <UART_SetConfig+0x232>
 8008dc6:	a201      	add	r2, pc, #4	; (adr r2, 8008dcc <UART_SetConfig+0x1f0>)
 8008dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dcc:	08008df1 	.word	0x08008df1
 8008dd0:	08008e0f 	.word	0x08008e0f
 8008dd4:	08008df9 	.word	0x08008df9
 8008dd8:	08008e0f 	.word	0x08008e0f
 8008ddc:	08008dff 	.word	0x08008dff
 8008de0:	08008e0f 	.word	0x08008e0f
 8008de4:	08008e0f 	.word	0x08008e0f
 8008de8:	08008e0f 	.word	0x08008e0f
 8008dec:	08008e07 	.word	0x08008e07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008df0:	f7fd ff48 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8008df4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008df6:	e010      	b.n	8008e1a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008df8:	4b1c      	ldr	r3, [pc, #112]	; (8008e6c <UART_SetConfig+0x290>)
 8008dfa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008dfc:	e00d      	b.n	8008e1a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dfe:	f7fd fe8d 	bl	8006b1c <HAL_RCC_GetSysClockFreq>
 8008e02:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e04:	e009      	b.n	8008e1a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e0c:	e005      	b.n	8008e1a <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008e12:	2301      	movs	r3, #1
 8008e14:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008e18:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	f000 8137 	beq.w	8009090 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e26:	4a12      	ldr	r2, [pc, #72]	; (8008e70 <UART_SetConfig+0x294>)
 8008e28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e30:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e34:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	685a      	ldr	r2, [r3, #4]
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	005b      	lsls	r3, r3, #1
 8008e3e:	4413      	add	r3, r2
 8008e40:	69ba      	ldr	r2, [r7, #24]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d305      	bcc.n	8008e52 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e4c:	69ba      	ldr	r2, [r7, #24]
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d910      	bls.n	8008e74 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008e58:	e11a      	b.n	8009090 <UART_SetConfig+0x4b4>
 8008e5a:	bf00      	nop
 8008e5c:	cfff69f3 	.word	0xcfff69f3
 8008e60:	40008000 	.word	0x40008000
 8008e64:	40013800 	.word	0x40013800
 8008e68:	40004400 	.word	0x40004400
 8008e6c:	00f42400 	.word	0x00f42400
 8008e70:	0801eb3c 	.word	0x0801eb3c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e76:	2200      	movs	r2, #0
 8008e78:	60bb      	str	r3, [r7, #8]
 8008e7a:	60fa      	str	r2, [r7, #12]
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e80:	4a8e      	ldr	r2, [pc, #568]	; (80090bc <UART_SetConfig+0x4e0>)
 8008e82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	2200      	movs	r2, #0
 8008e8a:	603b      	str	r3, [r7, #0]
 8008e8c:	607a      	str	r2, [r7, #4]
 8008e8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008e96:	f7f7 fedb 	bl	8000c50 <__aeabi_uldivmod>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	4610      	mov	r0, r2
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	f04f 0200 	mov.w	r2, #0
 8008ea6:	f04f 0300 	mov.w	r3, #0
 8008eaa:	020b      	lsls	r3, r1, #8
 8008eac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008eb0:	0202      	lsls	r2, r0, #8
 8008eb2:	6979      	ldr	r1, [r7, #20]
 8008eb4:	6849      	ldr	r1, [r1, #4]
 8008eb6:	0849      	lsrs	r1, r1, #1
 8008eb8:	2000      	movs	r0, #0
 8008eba:	460c      	mov	r4, r1
 8008ebc:	4605      	mov	r5, r0
 8008ebe:	eb12 0804 	adds.w	r8, r2, r4
 8008ec2:	eb43 0905 	adc.w	r9, r3, r5
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	469a      	mov	sl, r3
 8008ece:	4693      	mov	fp, r2
 8008ed0:	4652      	mov	r2, sl
 8008ed2:	465b      	mov	r3, fp
 8008ed4:	4640      	mov	r0, r8
 8008ed6:	4649      	mov	r1, r9
 8008ed8:	f7f7 feba 	bl	8000c50 <__aeabi_uldivmod>
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	4613      	mov	r3, r2
 8008ee2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ee4:	6a3b      	ldr	r3, [r7, #32]
 8008ee6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008eea:	d308      	bcc.n	8008efe <UART_SetConfig+0x322>
 8008eec:	6a3b      	ldr	r3, [r7, #32]
 8008eee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008ef2:	d204      	bcs.n	8008efe <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	6a3a      	ldr	r2, [r7, #32]
 8008efa:	60da      	str	r2, [r3, #12]
 8008efc:	e0c8      	b.n	8009090 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008f04:	e0c4      	b.n	8009090 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	69db      	ldr	r3, [r3, #28]
 8008f0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f0e:	d168      	bne.n	8008fe2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8008f10:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008f14:	2b08      	cmp	r3, #8
 8008f16:	d828      	bhi.n	8008f6a <UART_SetConfig+0x38e>
 8008f18:	a201      	add	r2, pc, #4	; (adr r2, 8008f20 <UART_SetConfig+0x344>)
 8008f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f1e:	bf00      	nop
 8008f20:	08008f45 	.word	0x08008f45
 8008f24:	08008f4d 	.word	0x08008f4d
 8008f28:	08008f55 	.word	0x08008f55
 8008f2c:	08008f6b 	.word	0x08008f6b
 8008f30:	08008f5b 	.word	0x08008f5b
 8008f34:	08008f6b 	.word	0x08008f6b
 8008f38:	08008f6b 	.word	0x08008f6b
 8008f3c:	08008f6b 	.word	0x08008f6b
 8008f40:	08008f63 	.word	0x08008f63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f44:	f7fd fe9e 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8008f48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f4a:	e014      	b.n	8008f76 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f4c:	f7fd feac 	bl	8006ca8 <HAL_RCC_GetPCLK2Freq>
 8008f50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f52:	e010      	b.n	8008f76 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f54:	4b5a      	ldr	r3, [pc, #360]	; (80090c0 <UART_SetConfig+0x4e4>)
 8008f56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008f58:	e00d      	b.n	8008f76 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f5a:	f7fd fddf 	bl	8006b1c <HAL_RCC_GetSysClockFreq>
 8008f5e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f60:	e009      	b.n	8008f76 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008f68:	e005      	b.n	8008f76 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008f74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	f000 8089 	beq.w	8009090 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f82:	4a4e      	ldr	r2, [pc, #312]	; (80090bc <UART_SetConfig+0x4e0>)
 8008f84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f88:	461a      	mov	r2, r3
 8008f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f90:	005a      	lsls	r2, r3, #1
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	085b      	lsrs	r3, r3, #1
 8008f98:	441a      	add	r2, r3
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fa6:	6a3b      	ldr	r3, [r7, #32]
 8008fa8:	2b0f      	cmp	r3, #15
 8008faa:	d916      	bls.n	8008fda <UART_SetConfig+0x3fe>
 8008fac:	6a3b      	ldr	r3, [r7, #32]
 8008fae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fb2:	d212      	bcs.n	8008fda <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008fb4:	6a3b      	ldr	r3, [r7, #32]
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	f023 030f 	bic.w	r3, r3, #15
 8008fbc:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008fbe:	6a3b      	ldr	r3, [r7, #32]
 8008fc0:	085b      	lsrs	r3, r3, #1
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	f003 0307 	and.w	r3, r3, #7
 8008fc8:	b29a      	uxth	r2, r3
 8008fca:	8bfb      	ldrh	r3, [r7, #30]
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	8bfa      	ldrh	r2, [r7, #30]
 8008fd6:	60da      	str	r2, [r3, #12]
 8008fd8:	e05a      	b.n	8009090 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008fe0:	e056      	b.n	8009090 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008fe2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008fe6:	2b08      	cmp	r3, #8
 8008fe8:	d827      	bhi.n	800903a <UART_SetConfig+0x45e>
 8008fea:	a201      	add	r2, pc, #4	; (adr r2, 8008ff0 <UART_SetConfig+0x414>)
 8008fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff0:	08009015 	.word	0x08009015
 8008ff4:	0800901d 	.word	0x0800901d
 8008ff8:	08009025 	.word	0x08009025
 8008ffc:	0800903b 	.word	0x0800903b
 8009000:	0800902b 	.word	0x0800902b
 8009004:	0800903b 	.word	0x0800903b
 8009008:	0800903b 	.word	0x0800903b
 800900c:	0800903b 	.word	0x0800903b
 8009010:	08009033 	.word	0x08009033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009014:	f7fd fe36 	bl	8006c84 <HAL_RCC_GetPCLK1Freq>
 8009018:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800901a:	e014      	b.n	8009046 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800901c:	f7fd fe44 	bl	8006ca8 <HAL_RCC_GetPCLK2Freq>
 8009020:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009022:	e010      	b.n	8009046 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009024:	4b26      	ldr	r3, [pc, #152]	; (80090c0 <UART_SetConfig+0x4e4>)
 8009026:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009028:	e00d      	b.n	8009046 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800902a:	f7fd fd77 	bl	8006b1c <HAL_RCC_GetSysClockFreq>
 800902e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009030:	e009      	b.n	8009046 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009036:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009038:	e005      	b.n	8009046 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800903a:	2300      	movs	r3, #0
 800903c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800903e:	2301      	movs	r3, #1
 8009040:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009044:	bf00      	nop
    }

    if (pclk != 0U)
 8009046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009048:	2b00      	cmp	r3, #0
 800904a:	d021      	beq.n	8009090 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009050:	4a1a      	ldr	r2, [pc, #104]	; (80090bc <UART_SetConfig+0x4e0>)
 8009052:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009056:	461a      	mov	r2, r3
 8009058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800905a:	fbb3 f2f2 	udiv	r2, r3, r2
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	085b      	lsrs	r3, r3, #1
 8009064:	441a      	add	r2, r3
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	fbb2 f3f3 	udiv	r3, r2, r3
 800906e:	b29b      	uxth	r3, r3
 8009070:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009072:	6a3b      	ldr	r3, [r7, #32]
 8009074:	2b0f      	cmp	r3, #15
 8009076:	d908      	bls.n	800908a <UART_SetConfig+0x4ae>
 8009078:	6a3b      	ldr	r3, [r7, #32]
 800907a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800907e:	d204      	bcs.n	800908a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	6a3a      	ldr	r2, [r7, #32]
 8009086:	60da      	str	r2, [r3, #12]
 8009088:	e002      	b.n	8009090 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	2201      	movs	r2, #1
 8009094:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	2201      	movs	r2, #1
 800909c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	2200      	movs	r2, #0
 80090a4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	2200      	movs	r2, #0
 80090aa:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80090ac:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3730      	adds	r7, #48	; 0x30
 80090b4:	46bd      	mov	sp, r7
 80090b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090ba:	bf00      	nop
 80090bc:	0801eb3c 	.word	0x0801eb3c
 80090c0:	00f42400 	.word	0x00f42400

080090c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b083      	sub	sp, #12
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090d0:	f003 0301 	and.w	r3, r3, #1
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d00a      	beq.n	80090ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	430a      	orrs	r2, r1
 80090ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090f2:	f003 0302 	and.w	r3, r3, #2
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00a      	beq.n	8009110 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	430a      	orrs	r2, r1
 800910e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009114:	f003 0304 	and.w	r3, r3, #4
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00a      	beq.n	8009132 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	430a      	orrs	r2, r1
 8009130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009136:	f003 0308 	and.w	r3, r3, #8
 800913a:	2b00      	cmp	r3, #0
 800913c:	d00a      	beq.n	8009154 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	430a      	orrs	r2, r1
 8009152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009158:	f003 0310 	and.w	r3, r3, #16
 800915c:	2b00      	cmp	r3, #0
 800915e:	d00a      	beq.n	8009176 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	430a      	orrs	r2, r1
 8009174:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800917a:	f003 0320 	and.w	r3, r3, #32
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00a      	beq.n	8009198 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	689b      	ldr	r3, [r3, #8]
 8009188:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	430a      	orrs	r2, r1
 8009196:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800919c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d01a      	beq.n	80091da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	430a      	orrs	r2, r1
 80091b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80091c2:	d10a      	bne.n	80091da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	430a      	orrs	r2, r1
 80091d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d00a      	beq.n	80091fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	430a      	orrs	r2, r1
 80091fa:	605a      	str	r2, [r3, #4]
  }
}
 80091fc:	bf00      	nop
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	bc80      	pop	{r7}
 8009204:	4770      	bx	lr

08009206 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009206:	b580      	push	{r7, lr}
 8009208:	b086      	sub	sp, #24
 800920a:	af02      	add	r7, sp, #8
 800920c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009216:	f7f8 fdc9 	bl	8001dac <HAL_GetTick>
 800921a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f003 0308 	and.w	r3, r3, #8
 8009226:	2b08      	cmp	r3, #8
 8009228:	d10e      	bne.n	8009248 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800922a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800922e:	9300      	str	r3, [sp, #0]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2200      	movs	r2, #0
 8009234:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 f82f 	bl	800929c <UART_WaitOnFlagUntilTimeout>
 800923e:	4603      	mov	r3, r0
 8009240:	2b00      	cmp	r3, #0
 8009242:	d001      	beq.n	8009248 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009244:	2303      	movs	r3, #3
 8009246:	e025      	b.n	8009294 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f003 0304 	and.w	r3, r3, #4
 8009252:	2b04      	cmp	r3, #4
 8009254:	d10e      	bne.n	8009274 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009256:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800925a:	9300      	str	r3, [sp, #0]
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	f000 f819 	bl	800929c <UART_WaitOnFlagUntilTimeout>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d001      	beq.n	8009274 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009270:	2303      	movs	r3, #3
 8009272:	e00f      	b.n	8009294 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2220      	movs	r2, #32
 8009278:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2220      	movs	r2, #32
 8009280:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009292:	2300      	movs	r3, #0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3710      	adds	r7, #16
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b09c      	sub	sp, #112	; 0x70
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	603b      	str	r3, [r7, #0]
 80092a8:	4613      	mov	r3, r2
 80092aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092ac:	e0a9      	b.n	8009402 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092b4:	f000 80a5 	beq.w	8009402 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092b8:	f7f8 fd78 	bl	8001dac <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d302      	bcc.n	80092ce <UART_WaitOnFlagUntilTimeout+0x32>
 80092c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d140      	bne.n	8009350 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092d6:	e853 3f00 	ldrex	r3, [r3]
 80092da:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80092dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80092e2:	667b      	str	r3, [r7, #100]	; 0x64
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	461a      	mov	r2, r3
 80092ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80092ee:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80092f2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80092f4:	e841 2300 	strex	r3, r2, [r1]
 80092f8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80092fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d1e6      	bne.n	80092ce <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	3308      	adds	r3, #8
 8009306:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009308:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800930a:	e853 3f00 	ldrex	r3, [r3]
 800930e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009312:	f023 0301 	bic.w	r3, r3, #1
 8009316:	663b      	str	r3, [r7, #96]	; 0x60
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	3308      	adds	r3, #8
 800931e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009320:	64ba      	str	r2, [r7, #72]	; 0x48
 8009322:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009324:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009326:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009328:	e841 2300 	strex	r3, r2, [r1]
 800932c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800932e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009330:	2b00      	cmp	r3, #0
 8009332:	d1e5      	bne.n	8009300 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2220      	movs	r2, #32
 8009338:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2220      	movs	r2, #32
 8009340:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2200      	movs	r2, #0
 8009348:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800934c:	2303      	movs	r3, #3
 800934e:	e069      	b.n	8009424 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f003 0304 	and.w	r3, r3, #4
 800935a:	2b00      	cmp	r3, #0
 800935c:	d051      	beq.n	8009402 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	69db      	ldr	r3, [r3, #28]
 8009364:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009368:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800936c:	d149      	bne.n	8009402 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009376:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800937e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009380:	e853 3f00 	ldrex	r3, [r3]
 8009384:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009388:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800938c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	461a      	mov	r2, r3
 8009394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009396:	637b      	str	r3, [r7, #52]	; 0x34
 8009398:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800939a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800939c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800939e:	e841 2300 	strex	r3, r2, [r1]
 80093a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80093a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d1e6      	bne.n	8009378 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	3308      	adds	r3, #8
 80093b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	e853 3f00 	ldrex	r3, [r3]
 80093b8:	613b      	str	r3, [r7, #16]
   return(result);
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	f023 0301 	bic.w	r3, r3, #1
 80093c0:	66bb      	str	r3, [r7, #104]	; 0x68
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	3308      	adds	r3, #8
 80093c8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80093ca:	623a      	str	r2, [r7, #32]
 80093cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ce:	69f9      	ldr	r1, [r7, #28]
 80093d0:	6a3a      	ldr	r2, [r7, #32]
 80093d2:	e841 2300 	strex	r3, r2, [r1]
 80093d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d1e5      	bne.n	80093aa <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2220      	movs	r2, #32
 80093e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2220      	movs	r2, #32
 80093ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2220      	movs	r2, #32
 80093f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2200      	movs	r2, #0
 80093fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80093fe:	2303      	movs	r3, #3
 8009400:	e010      	b.n	8009424 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	69da      	ldr	r2, [r3, #28]
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	4013      	ands	r3, r2
 800940c:	68ba      	ldr	r2, [r7, #8]
 800940e:	429a      	cmp	r2, r3
 8009410:	bf0c      	ite	eq
 8009412:	2301      	moveq	r3, #1
 8009414:	2300      	movne	r3, #0
 8009416:	b2db      	uxtb	r3, r3
 8009418:	461a      	mov	r2, r3
 800941a:	79fb      	ldrb	r3, [r7, #7]
 800941c:	429a      	cmp	r2, r3
 800941e:	f43f af46 	beq.w	80092ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3770      	adds	r7, #112	; 0x70
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800942c:	b480      	push	{r7}
 800942e:	b0a3      	sub	sp, #140	; 0x8c
 8009430:	af00      	add	r7, sp, #0
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	4613      	mov	r3, r2
 8009438:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	68ba      	ldr	r2, [r7, #8]
 800943e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	88fa      	ldrh	r2, [r7, #6]
 8009444:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	88fa      	ldrh	r2, [r7, #6]
 800944c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2200      	movs	r2, #0
 8009454:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800945e:	d10e      	bne.n	800947e <UART_Start_Receive_IT+0x52>
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	691b      	ldr	r3, [r3, #16]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d105      	bne.n	8009474 <UART_Start_Receive_IT+0x48>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800946e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009472:	e02d      	b.n	80094d0 <UART_Start_Receive_IT+0xa4>
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	22ff      	movs	r2, #255	; 0xff
 8009478:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800947c:	e028      	b.n	80094d0 <UART_Start_Receive_IT+0xa4>
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	689b      	ldr	r3, [r3, #8]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d10d      	bne.n	80094a2 <UART_Start_Receive_IT+0x76>
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	691b      	ldr	r3, [r3, #16]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d104      	bne.n	8009498 <UART_Start_Receive_IT+0x6c>
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	22ff      	movs	r2, #255	; 0xff
 8009492:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009496:	e01b      	b.n	80094d0 <UART_Start_Receive_IT+0xa4>
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	227f      	movs	r2, #127	; 0x7f
 800949c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80094a0:	e016      	b.n	80094d0 <UART_Start_Receive_IT+0xa4>
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80094aa:	d10d      	bne.n	80094c8 <UART_Start_Receive_IT+0x9c>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	691b      	ldr	r3, [r3, #16]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d104      	bne.n	80094be <UART_Start_Receive_IT+0x92>
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	227f      	movs	r2, #127	; 0x7f
 80094b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80094bc:	e008      	b.n	80094d0 <UART_Start_Receive_IT+0xa4>
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	223f      	movs	r2, #63	; 0x3f
 80094c2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80094c6:	e003      	b.n	80094d0 <UART_Start_Receive_IT+0xa4>
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2200      	movs	r2, #0
 80094cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2222      	movs	r2, #34	; 0x22
 80094dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	3308      	adds	r3, #8
 80094e6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094ea:	e853 3f00 	ldrex	r3, [r3]
 80094ee:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80094f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80094f2:	f043 0301 	orr.w	r3, r3, #1
 80094f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3308      	adds	r3, #8
 8009500:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009504:	673a      	str	r2, [r7, #112]	; 0x70
 8009506:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009508:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800950a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800950c:	e841 2300 	strex	r3, r2, [r1]
 8009510:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8009512:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009514:	2b00      	cmp	r3, #0
 8009516:	d1e3      	bne.n	80094e0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800951c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009520:	d153      	bne.n	80095ca <UART_Start_Receive_IT+0x19e>
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009528:	88fa      	ldrh	r2, [r7, #6]
 800952a:	429a      	cmp	r2, r3
 800952c:	d34d      	bcc.n	80095ca <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009536:	d107      	bne.n	8009548 <UART_Start_Receive_IT+0x11c>
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	691b      	ldr	r3, [r3, #16]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d103      	bne.n	8009548 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	4a4a      	ldr	r2, [pc, #296]	; (800966c <UART_Start_Receive_IT+0x240>)
 8009544:	671a      	str	r2, [r3, #112]	; 0x70
 8009546:	e002      	b.n	800954e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	4a49      	ldr	r2, [pc, #292]	; (8009670 <UART_Start_Receive_IT+0x244>)
 800954c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2200      	movs	r2, #0
 8009552:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	691b      	ldr	r3, [r3, #16]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d01a      	beq.n	8009594 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009564:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009566:	e853 3f00 	ldrex	r3, [r3]
 800956a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800956c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800956e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009572:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	461a      	mov	r2, r3
 800957c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009580:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009582:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009584:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009586:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009588:	e841 2300 	strex	r3, r2, [r1]
 800958c:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800958e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1e4      	bne.n	800955e <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	3308      	adds	r3, #8
 800959a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800959c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800959e:	e853 3f00 	ldrex	r3, [r3]
 80095a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80095a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80095aa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	3308      	adds	r3, #8
 80095b2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80095b4:	64ba      	str	r2, [r7, #72]	; 0x48
 80095b6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80095ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80095bc:	e841 2300 	strex	r3, r2, [r1]
 80095c0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80095c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d1e5      	bne.n	8009594 <UART_Start_Receive_IT+0x168>
 80095c8:	e04a      	b.n	8009660 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095d2:	d107      	bne.n	80095e4 <UART_Start_Receive_IT+0x1b8>
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	691b      	ldr	r3, [r3, #16]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d103      	bne.n	80095e4 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	4a25      	ldr	r2, [pc, #148]	; (8009674 <UART_Start_Receive_IT+0x248>)
 80095e0:	671a      	str	r2, [r3, #112]	; 0x70
 80095e2:	e002      	b.n	80095ea <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	4a24      	ldr	r2, [pc, #144]	; (8009678 <UART_Start_Receive_IT+0x24c>)
 80095e8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2200      	movs	r2, #0
 80095ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	691b      	ldr	r3, [r3, #16]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d019      	beq.n	800962e <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009602:	e853 3f00 	ldrex	r3, [r3]
 8009606:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800960a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800960e:	677b      	str	r3, [r7, #116]	; 0x74
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	461a      	mov	r2, r3
 8009616:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009618:	637b      	str	r3, [r7, #52]	; 0x34
 800961a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800961c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800961e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009620:	e841 2300 	strex	r3, r2, [r1]
 8009624:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009628:	2b00      	cmp	r3, #0
 800962a:	d1e6      	bne.n	80095fa <UART_Start_Receive_IT+0x1ce>
 800962c:	e018      	b.n	8009660 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	e853 3f00 	ldrex	r3, [r3]
 800963a:	613b      	str	r3, [r7, #16]
   return(result);
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	f043 0320 	orr.w	r3, r3, #32
 8009642:	67bb      	str	r3, [r7, #120]	; 0x78
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	461a      	mov	r2, r3
 800964a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800964c:	623b      	str	r3, [r7, #32]
 800964e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009650:	69f9      	ldr	r1, [r7, #28]
 8009652:	6a3a      	ldr	r2, [r7, #32]
 8009654:	e841 2300 	strex	r3, r2, [r1]
 8009658:	61bb      	str	r3, [r7, #24]
   return(result);
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d1e6      	bne.n	800962e <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	378c      	adds	r7, #140	; 0x8c
 8009666:	46bd      	mov	sp, r7
 8009668:	bc80      	pop	{r7}
 800966a:	4770      	bx	lr
 800966c:	08009f39 	.word	0x08009f39
 8009670:	08009c41 	.word	0x08009c41
 8009674:	08009adf 	.word	0x08009adf
 8009678:	0800997f 	.word	0x0800997f

0800967c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800967c:	b480      	push	{r7}
 800967e:	b08f      	sub	sp, #60	; 0x3c
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968a:	6a3b      	ldr	r3, [r7, #32]
 800968c:	e853 3f00 	ldrex	r3, [r3]
 8009690:	61fb      	str	r3, [r7, #28]
   return(result);
 8009692:	69fb      	ldr	r3, [r7, #28]
 8009694:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009698:	637b      	str	r3, [r7, #52]	; 0x34
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	461a      	mov	r2, r3
 80096a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80096a4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80096a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80096aa:	e841 2300 	strex	r3, r2, [r1]
 80096ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80096b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1e6      	bne.n	8009684 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	3308      	adds	r3, #8
 80096bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	e853 3f00 	ldrex	r3, [r3]
 80096c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80096cc:	633b      	str	r3, [r7, #48]	; 0x30
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	3308      	adds	r3, #8
 80096d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096d6:	61ba      	str	r2, [r7, #24]
 80096d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096da:	6979      	ldr	r1, [r7, #20]
 80096dc:	69ba      	ldr	r2, [r7, #24]
 80096de:	e841 2300 	strex	r3, r2, [r1]
 80096e2:	613b      	str	r3, [r7, #16]
   return(result);
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d1e5      	bne.n	80096b6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2220      	movs	r2, #32
 80096ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 80096f2:	bf00      	nop
 80096f4:	373c      	adds	r7, #60	; 0x3c
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bc80      	pop	{r7}
 80096fa:	4770      	bx	lr

080096fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b095      	sub	sp, #84	; 0x54
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800970c:	e853 3f00 	ldrex	r3, [r3]
 8009710:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009714:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009718:	64fb      	str	r3, [r7, #76]	; 0x4c
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	461a      	mov	r2, r3
 8009720:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009722:	643b      	str	r3, [r7, #64]	; 0x40
 8009724:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009726:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009728:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800972a:	e841 2300 	strex	r3, r2, [r1]
 800972e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009732:	2b00      	cmp	r3, #0
 8009734:	d1e6      	bne.n	8009704 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	3308      	adds	r3, #8
 800973c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800973e:	6a3b      	ldr	r3, [r7, #32]
 8009740:	e853 3f00 	ldrex	r3, [r3]
 8009744:	61fb      	str	r3, [r7, #28]
   return(result);
 8009746:	69fb      	ldr	r3, [r7, #28]
 8009748:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800974c:	f023 0301 	bic.w	r3, r3, #1
 8009750:	64bb      	str	r3, [r7, #72]	; 0x48
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	3308      	adds	r3, #8
 8009758:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800975a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800975c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009760:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009762:	e841 2300 	strex	r3, r2, [r1]
 8009766:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1e3      	bne.n	8009736 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009772:	2b01      	cmp	r3, #1
 8009774:	d118      	bne.n	80097a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	e853 3f00 	ldrex	r3, [r3]
 8009782:	60bb      	str	r3, [r7, #8]
   return(result);
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	f023 0310 	bic.w	r3, r3, #16
 800978a:	647b      	str	r3, [r7, #68]	; 0x44
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	461a      	mov	r2, r3
 8009792:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009794:	61bb      	str	r3, [r7, #24]
 8009796:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009798:	6979      	ldr	r1, [r7, #20]
 800979a:	69ba      	ldr	r2, [r7, #24]
 800979c:	e841 2300 	strex	r3, r2, [r1]
 80097a0:	613b      	str	r3, [r7, #16]
   return(result);
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1e6      	bne.n	8009776 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2220      	movs	r2, #32
 80097ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	671a      	str	r2, [r3, #112]	; 0x70
}
 80097bc:	bf00      	nop
 80097be:	3754      	adds	r7, #84	; 0x54
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bc80      	pop	{r7}
 80097c4:	4770      	bx	lr

080097c6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80097c6:	b580      	push	{r7, lr}
 80097c8:	b090      	sub	sp, #64	; 0x40
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097d2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f003 0320 	and.w	r3, r3, #32
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d137      	bne.n	8009852 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80097e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097e4:	2200      	movs	r2, #0
 80097e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80097ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3308      	adds	r3, #8
 80097f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f4:	e853 3f00 	ldrex	r3, [r3]
 80097f8:	623b      	str	r3, [r7, #32]
   return(result);
 80097fa:	6a3b      	ldr	r3, [r7, #32]
 80097fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009800:	63bb      	str	r3, [r7, #56]	; 0x38
 8009802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	3308      	adds	r3, #8
 8009808:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800980a:	633a      	str	r2, [r7, #48]	; 0x30
 800980c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800980e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009812:	e841 2300 	strex	r3, r2, [r1]
 8009816:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981a:	2b00      	cmp	r3, #0
 800981c:	d1e5      	bne.n	80097ea <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800981e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	e853 3f00 	ldrex	r3, [r3]
 800982a:	60fb      	str	r3, [r7, #12]
   return(result);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009832:	637b      	str	r3, [r7, #52]	; 0x34
 8009834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	461a      	mov	r2, r3
 800983a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800983c:	61fb      	str	r3, [r7, #28]
 800983e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009840:	69b9      	ldr	r1, [r7, #24]
 8009842:	69fa      	ldr	r2, [r7, #28]
 8009844:	e841 2300 	strex	r3, r2, [r1]
 8009848:	617b      	str	r3, [r7, #20]
   return(result);
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d1e6      	bne.n	800981e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009850:	e002      	b.n	8009858 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009852:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009854:	f7f9 f88a 	bl	800296c <HAL_UART_TxCpltCallback>
}
 8009858:	bf00      	nop
 800985a:	3740      	adds	r7, #64	; 0x40
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800986c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f7ff f996 	bl	8008ba0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009874:	bf00      	nop
 8009876:	3710      	adds	r7, #16
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b086      	sub	sp, #24
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009888:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009890:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009898:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	689b      	ldr	r3, [r3, #8]
 80098a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098a4:	2b80      	cmp	r3, #128	; 0x80
 80098a6:	d109      	bne.n	80098bc <UART_DMAError+0x40>
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	2b21      	cmp	r3, #33	; 0x21
 80098ac:	d106      	bne.n	80098bc <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80098b6:	6978      	ldr	r0, [r7, #20]
 80098b8:	f7ff fee0 	bl	800967c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	689b      	ldr	r3, [r3, #8]
 80098c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098c6:	2b40      	cmp	r3, #64	; 0x40
 80098c8:	d109      	bne.n	80098de <UART_DMAError+0x62>
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2b22      	cmp	r3, #34	; 0x22
 80098ce:	d106      	bne.n	80098de <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	2200      	movs	r2, #0
 80098d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80098d8:	6978      	ldr	r0, [r7, #20]
 80098da:	f7ff ff0f 	bl	80096fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80098e4:	f043 0210 	orr.w	r2, r3, #16
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098ee:	6978      	ldr	r0, [r7, #20]
 80098f0:	f7ff f95f 	bl	8008bb2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098f4:	bf00      	nop
 80098f6:	3718      	adds	r7, #24
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009908:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2200      	movs	r2, #0
 800990e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2200      	movs	r2, #0
 8009916:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f7ff f949 	bl	8008bb2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009920:	bf00      	nop
 8009922:	3710      	adds	r7, #16
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b088      	sub	sp, #32
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	e853 3f00 	ldrex	r3, [r3]
 800993c:	60bb      	str	r3, [r7, #8]
   return(result);
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009944:	61fb      	str	r3, [r7, #28]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	461a      	mov	r2, r3
 800994c:	69fb      	ldr	r3, [r7, #28]
 800994e:	61bb      	str	r3, [r7, #24]
 8009950:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009952:	6979      	ldr	r1, [r7, #20]
 8009954:	69ba      	ldr	r2, [r7, #24]
 8009956:	e841 2300 	strex	r3, r2, [r1]
 800995a:	613b      	str	r3, [r7, #16]
   return(result);
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d1e6      	bne.n	8009930 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2220      	movs	r2, #32
 8009966:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f7f8 fffb 	bl	800296c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009976:	bf00      	nop
 8009978:	3720      	adds	r7, #32
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}

0800997e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800997e:	b580      	push	{r7, lr}
 8009980:	b096      	sub	sp, #88	; 0x58
 8009982:	af00      	add	r7, sp, #0
 8009984:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800998c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009996:	2b22      	cmp	r3, #34	; 0x22
 8009998:	f040 8095 	bne.w	8009ac6 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099a2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80099a6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80099aa:	b2d9      	uxtb	r1, r3
 80099ac:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80099b0:	b2da      	uxtb	r2, r3
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099b6:	400a      	ands	r2, r1
 80099b8:	b2d2      	uxtb	r2, r2
 80099ba:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099c0:	1c5a      	adds	r2, r3, #1
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	3b01      	subs	r3, #1
 80099d0:	b29a      	uxth	r2, r3
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80099de:	b29b      	uxth	r3, r3
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d178      	bne.n	8009ad6 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ec:	e853 3f00 	ldrex	r3, [r3]
 80099f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80099f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80099f8:	653b      	str	r3, [r7, #80]	; 0x50
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	461a      	mov	r2, r3
 8009a00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a02:	647b      	str	r3, [r7, #68]	; 0x44
 8009a04:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a06:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009a08:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a0a:	e841 2300 	strex	r3, r2, [r1]
 8009a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d1e6      	bne.n	80099e4 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	3308      	adds	r3, #8
 8009a1c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a20:	e853 3f00 	ldrex	r3, [r3]
 8009a24:	623b      	str	r3, [r7, #32]
   return(result);
 8009a26:	6a3b      	ldr	r3, [r7, #32]
 8009a28:	f023 0301 	bic.w	r3, r3, #1
 8009a2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	3308      	adds	r3, #8
 8009a34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009a36:	633a      	str	r2, [r7, #48]	; 0x30
 8009a38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009a3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a3e:	e841 2300 	strex	r3, r2, [r1]
 8009a42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d1e5      	bne.n	8009a16 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2220      	movs	r2, #32
 8009a4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d12e      	bne.n	8009abe <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	e853 3f00 	ldrex	r3, [r3]
 8009a72:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f023 0310 	bic.w	r3, r3, #16
 8009a7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	461a      	mov	r2, r3
 8009a82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a84:	61fb      	str	r3, [r7, #28]
 8009a86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a88:	69b9      	ldr	r1, [r7, #24]
 8009a8a:	69fa      	ldr	r2, [r7, #28]
 8009a8c:	e841 2300 	strex	r3, r2, [r1]
 8009a90:	617b      	str	r3, [r7, #20]
   return(result);
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d1e6      	bne.n	8009a66 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	69db      	ldr	r3, [r3, #28]
 8009a9e:	f003 0310 	and.w	r3, r3, #16
 8009aa2:	2b10      	cmp	r3, #16
 8009aa4:	d103      	bne.n	8009aae <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2210      	movs	r2, #16
 8009aac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f7ff f884 	bl	8008bc4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009abc:	e00b      	b.n	8009ad6 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f7f8 ff6a 	bl	8002998 <HAL_UART_RxCpltCallback>
}
 8009ac4:	e007      	b.n	8009ad6 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	699a      	ldr	r2, [r3, #24]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f042 0208 	orr.w	r2, r2, #8
 8009ad4:	619a      	str	r2, [r3, #24]
}
 8009ad6:	bf00      	nop
 8009ad8:	3758      	adds	r7, #88	; 0x58
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}

08009ade <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009ade:	b580      	push	{r7, lr}
 8009ae0:	b096      	sub	sp, #88	; 0x58
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009aec:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009af6:	2b22      	cmp	r3, #34	; 0x22
 8009af8:	f040 8095 	bne.w	8009c26 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b02:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b0a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009b0c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8009b10:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009b14:	4013      	ands	r3, r2
 8009b16:	b29a      	uxth	r2, r3
 8009b18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b1a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b20:	1c9a      	adds	r2, r3, #2
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	3b01      	subs	r3, #1
 8009b30:	b29a      	uxth	r2, r3
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d178      	bne.n	8009c36 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b4c:	e853 3f00 	ldrex	r3, [r3]
 8009b50:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009b58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	461a      	mov	r2, r3
 8009b60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b62:	643b      	str	r3, [r7, #64]	; 0x40
 8009b64:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b66:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009b68:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009b6a:	e841 2300 	strex	r3, r2, [r1]
 8009b6e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1e6      	bne.n	8009b44 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	3308      	adds	r3, #8
 8009b7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b7e:	6a3b      	ldr	r3, [r7, #32]
 8009b80:	e853 3f00 	ldrex	r3, [r3]
 8009b84:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b86:	69fb      	ldr	r3, [r7, #28]
 8009b88:	f023 0301 	bic.w	r3, r3, #1
 8009b8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	3308      	adds	r3, #8
 8009b94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009b98:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b9e:	e841 2300 	strex	r3, r2, [r1]
 8009ba2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d1e5      	bne.n	8009b76 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2220      	movs	r2, #32
 8009bae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d12e      	bne.n	8009c1e <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	e853 3f00 	ldrex	r3, [r3]
 8009bd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	f023 0310 	bic.w	r3, r3, #16
 8009bda:	647b      	str	r3, [r7, #68]	; 0x44
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	461a      	mov	r2, r3
 8009be2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009be4:	61bb      	str	r3, [r7, #24]
 8009be6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be8:	6979      	ldr	r1, [r7, #20]
 8009bea:	69ba      	ldr	r2, [r7, #24]
 8009bec:	e841 2300 	strex	r3, r2, [r1]
 8009bf0:	613b      	str	r3, [r7, #16]
   return(result);
 8009bf2:	693b      	ldr	r3, [r7, #16]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d1e6      	bne.n	8009bc6 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	69db      	ldr	r3, [r3, #28]
 8009bfe:	f003 0310 	and.w	r3, r3, #16
 8009c02:	2b10      	cmp	r3, #16
 8009c04:	d103      	bne.n	8009c0e <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	2210      	movs	r2, #16
 8009c0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009c14:	4619      	mov	r1, r3
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f7fe ffd4 	bl	8008bc4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c1c:	e00b      	b.n	8009c36 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f7f8 feba 	bl	8002998 <HAL_UART_RxCpltCallback>
}
 8009c24:	e007      	b.n	8009c36 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	699a      	ldr	r2, [r3, #24]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f042 0208 	orr.w	r2, r2, #8
 8009c34:	619a      	str	r2, [r3, #24]
}
 8009c36:	bf00      	nop
 8009c38:	3758      	adds	r7, #88	; 0x58
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
	...

08009c40 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b0a6      	sub	sp, #152	; 0x98
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009c4e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	69db      	ldr	r3, [r3, #28]
 8009c58:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c76:	2b22      	cmp	r3, #34	; 0x22
 8009c78:	f040 814f 	bne.w	8009f1a <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009c82:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009c86:	e0f6      	b.n	8009e76 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c8e:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009c92:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8009c96:	b2d9      	uxtb	r1, r3
 8009c98:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8009c9c:	b2da      	uxtb	r2, r3
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ca2:	400a      	ands	r2, r1
 8009ca4:	b2d2      	uxtb	r2, r2
 8009ca6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cac:	1c5a      	adds	r2, r3, #1
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	3b01      	subs	r3, #1
 8009cbc:	b29a      	uxth	r2, r3
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	69db      	ldr	r3, [r3, #28]
 8009cca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009cce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009cd2:	f003 0307 	and.w	r3, r3, #7
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d053      	beq.n	8009d82 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009cda:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009cde:	f003 0301 	and.w	r3, r3, #1
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d011      	beq.n	8009d0a <UART_RxISR_8BIT_FIFOEN+0xca>
 8009ce6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d00b      	beq.n	8009d0a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d00:	f043 0201 	orr.w	r2, r3, #1
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d0e:	f003 0302 	and.w	r3, r3, #2
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d011      	beq.n	8009d3a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009d16:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d1a:	f003 0301 	and.w	r3, r3, #1
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d00b      	beq.n	8009d3a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2202      	movs	r2, #2
 8009d28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d30:	f043 0204 	orr.w	r2, r3, #4
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d3e:	f003 0304 	and.w	r3, r3, #4
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d011      	beq.n	8009d6a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009d46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d4a:	f003 0301 	and.w	r3, r3, #1
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00b      	beq.n	8009d6a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2204      	movs	r2, #4
 8009d58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d60:	f043 0202 	orr.w	r2, r3, #2
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d006      	beq.n	8009d82 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f7fe ff1c 	bl	8008bb2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009d88:	b29b      	uxth	r3, r3
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d173      	bne.n	8009e76 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d96:	e853 3f00 	ldrex	r3, [r3]
 8009d9a:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8009d9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009d9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009da2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	461a      	mov	r2, r3
 8009dac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009db0:	66bb      	str	r3, [r7, #104]	; 0x68
 8009db2:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009db6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009db8:	e841 2300 	strex	r3, r2, [r1]
 8009dbc:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009dbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1e4      	bne.n	8009d8e <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	3308      	adds	r3, #8
 8009dca:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009dce:	e853 3f00 	ldrex	r3, [r3]
 8009dd2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009dd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009dda:	f023 0301 	bic.w	r3, r3, #1
 8009dde:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	3308      	adds	r3, #8
 8009de6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009de8:	657a      	str	r2, [r7, #84]	; 0x54
 8009dea:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009dee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009df0:	e841 2300 	strex	r3, r2, [r1]
 8009df4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009df6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d1e3      	bne.n	8009dc4 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2220      	movs	r2, #32
 8009e00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2200      	movs	r2, #0
 8009e08:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d12e      	bne.n	8009e70 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2200      	movs	r2, #0
 8009e16:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e20:	e853 3f00 	ldrex	r3, [r3]
 8009e24:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e28:	f023 0310 	bic.w	r3, r3, #16
 8009e2c:	67bb      	str	r3, [r7, #120]	; 0x78
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	461a      	mov	r2, r3
 8009e34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e36:	643b      	str	r3, [r7, #64]	; 0x40
 8009e38:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e3a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009e3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e3e:	e841 2300 	strex	r3, r2, [r1]
 8009e42:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d1e6      	bne.n	8009e18 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	69db      	ldr	r3, [r3, #28]
 8009e50:	f003 0310 	and.w	r3, r3, #16
 8009e54:	2b10      	cmp	r3, #16
 8009e56:	d103      	bne.n	8009e60 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	2210      	movs	r2, #16
 8009e5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009e66:	4619      	mov	r1, r3
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f7fe feab 	bl	8008bc4 <HAL_UARTEx_RxEventCallback>
 8009e6e:	e002      	b.n	8009e76 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f7f8 fd91 	bl	8002998 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009e76:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d006      	beq.n	8009e8c <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009e7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009e82:	f003 0320 	and.w	r3, r3, #32
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	f47f aefe 	bne.w	8009c88 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009e92:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009e96:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d045      	beq.n	8009f2a <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009ea4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d23e      	bcs.n	8009f2a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	3308      	adds	r3, #8
 8009eb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb4:	6a3b      	ldr	r3, [r7, #32]
 8009eb6:	e853 3f00 	ldrex	r3, [r3]
 8009eba:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ebc:	69fb      	ldr	r3, [r7, #28]
 8009ebe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ec2:	673b      	str	r3, [r7, #112]	; 0x70
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	3308      	adds	r3, #8
 8009eca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009ecc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009ece:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ed2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ed4:	e841 2300 	strex	r3, r2, [r1]
 8009ed8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d1e5      	bne.n	8009eac <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	4a14      	ldr	r2, [pc, #80]	; (8009f34 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009ee4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	e853 3f00 	ldrex	r3, [r3]
 8009ef2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	f043 0320 	orr.w	r3, r3, #32
 8009efa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	461a      	mov	r2, r3
 8009f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f04:	61bb      	str	r3, [r7, #24]
 8009f06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f08:	6979      	ldr	r1, [r7, #20]
 8009f0a:	69ba      	ldr	r2, [r7, #24]
 8009f0c:	e841 2300 	strex	r3, r2, [r1]
 8009f10:	613b      	str	r3, [r7, #16]
   return(result);
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d1e6      	bne.n	8009ee6 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f18:	e007      	b.n	8009f2a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	699a      	ldr	r2, [r3, #24]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f042 0208 	orr.w	r2, r2, #8
 8009f28:	619a      	str	r2, [r3, #24]
}
 8009f2a:	bf00      	nop
 8009f2c:	3798      	adds	r7, #152	; 0x98
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
 8009f32:	bf00      	nop
 8009f34:	0800997f 	.word	0x0800997f

08009f38 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b0a8      	sub	sp, #160	; 0xa0
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009f46:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	69db      	ldr	r3, [r3, #28]
 8009f50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	689b      	ldr	r3, [r3, #8]
 8009f64:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f6e:	2b22      	cmp	r3, #34	; 0x22
 8009f70:	f040 8153 	bne.w	800a21a <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009f7a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f7e:	e0fa      	b.n	800a176 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f86:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f8e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009f92:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009f96:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009f9a:	4013      	ands	r3, r2
 8009f9c:	b29a      	uxth	r2, r3
 8009f9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009fa2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fa8:	1c9a      	adds	r2, r3, #2
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	b29a      	uxth	r2, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	69db      	ldr	r3, [r3, #28]
 8009fc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009fca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009fce:	f003 0307 	and.w	r3, r3, #7
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d053      	beq.n	800a07e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009fd6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009fda:	f003 0301 	and.w	r3, r3, #1
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d011      	beq.n	800a006 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009fe2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d00b      	beq.n	800a006 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ffc:	f043 0201 	orr.w	r2, r3, #1
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a006:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a00a:	f003 0302 	and.w	r3, r3, #2
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d011      	beq.n	800a036 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a012:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a016:	f003 0301 	and.w	r3, r3, #1
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d00b      	beq.n	800a036 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2202      	movs	r2, #2
 800a024:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a02c:	f043 0204 	orr.w	r2, r3, #4
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a036:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a03a:	f003 0304 	and.w	r3, r3, #4
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d011      	beq.n	800a066 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a042:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a046:	f003 0301 	and.w	r3, r3, #1
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d00b      	beq.n	800a066 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	2204      	movs	r2, #4
 800a054:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a05c:	f043 0202 	orr.w	r2, r3, #2
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d006      	beq.n	800a07e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f7fe fd9e 	bl	8008bb2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a084:	b29b      	uxth	r3, r3
 800a086:	2b00      	cmp	r3, #0
 800a088:	d175      	bne.n	800a176 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a090:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a092:	e853 3f00 	ldrex	r3, [r3]
 800a096:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a098:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a09a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a09e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a0ac:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a0ae:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a0b2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a0b4:	e841 2300 	strex	r3, r2, [r1]
 800a0b8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a0ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d1e4      	bne.n	800a08a <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	3308      	adds	r3, #8
 800a0c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0ca:	e853 3f00 	ldrex	r3, [r3]
 800a0ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a0d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a0d6:	f023 0301 	bic.w	r3, r3, #1
 800a0da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	3308      	adds	r3, #8
 800a0e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a0e8:	65ba      	str	r2, [r7, #88]	; 0x58
 800a0ea:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a0ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a0f0:	e841 2300 	strex	r3, r2, [r1]
 800a0f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a0f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d1e1      	bne.n	800a0c0 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2220      	movs	r2, #32
 800a100:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2200      	movs	r2, #0
 800a108:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a10e:	2b01      	cmp	r3, #1
 800a110:	d12e      	bne.n	800a170 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2200      	movs	r2, #0
 800a116:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a11e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a120:	e853 3f00 	ldrex	r3, [r3]
 800a124:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a128:	f023 0310 	bic.w	r3, r3, #16
 800a12c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	461a      	mov	r2, r3
 800a134:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a136:	647b      	str	r3, [r7, #68]	; 0x44
 800a138:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a13a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a13c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a13e:	e841 2300 	strex	r3, r2, [r1]
 800a142:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a146:	2b00      	cmp	r3, #0
 800a148:	d1e6      	bne.n	800a118 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	69db      	ldr	r3, [r3, #28]
 800a150:	f003 0310 	and.w	r3, r3, #16
 800a154:	2b10      	cmp	r3, #16
 800a156:	d103      	bne.n	800a160 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2210      	movs	r2, #16
 800a15e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a166:	4619      	mov	r1, r3
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f7fe fd2b 	bl	8008bc4 <HAL_UARTEx_RxEventCallback>
 800a16e:	e002      	b.n	800a176 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f7f8 fc11 	bl	8002998 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a176:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d006      	beq.n	800a18c <UART_RxISR_16BIT_FIFOEN+0x254>
 800a17e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a182:	f003 0320 	and.w	r3, r3, #32
 800a186:	2b00      	cmp	r3, #0
 800a188:	f47f aefa 	bne.w	8009f80 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a192:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a196:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d045      	beq.n	800a22a <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a1a4:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d23e      	bcs.n	800a22a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	3308      	adds	r3, #8
 800a1b2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b6:	e853 3f00 	ldrex	r3, [r3]
 800a1ba:	623b      	str	r3, [r7, #32]
   return(result);
 800a1bc:	6a3b      	ldr	r3, [r7, #32]
 800a1be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a1c2:	677b      	str	r3, [r7, #116]	; 0x74
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	3308      	adds	r3, #8
 800a1ca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a1cc:	633a      	str	r2, [r7, #48]	; 0x30
 800a1ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a1d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1d4:	e841 2300 	strex	r3, r2, [r1]
 800a1d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a1da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d1e5      	bne.n	800a1ac <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	4a14      	ldr	r2, [pc, #80]	; (800a234 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800a1e4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	e853 3f00 	ldrex	r3, [r3]
 800a1f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f043 0320 	orr.w	r3, r3, #32
 800a1fa:	673b      	str	r3, [r7, #112]	; 0x70
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	461a      	mov	r2, r3
 800a202:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a204:	61fb      	str	r3, [r7, #28]
 800a206:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a208:	69b9      	ldr	r1, [r7, #24]
 800a20a:	69fa      	ldr	r2, [r7, #28]
 800a20c:	e841 2300 	strex	r3, r2, [r1]
 800a210:	617b      	str	r3, [r7, #20]
   return(result);
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d1e6      	bne.n	800a1e6 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a218:	e007      	b.n	800a22a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	699a      	ldr	r2, [r3, #24]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f042 0208 	orr.w	r2, r2, #8
 800a228:	619a      	str	r2, [r3, #24]
}
 800a22a:	bf00      	nop
 800a22c:	37a0      	adds	r7, #160	; 0xa0
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	08009adf 	.word	0x08009adf

0800a238 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a238:	b480      	push	{r7}
 800a23a:	b083      	sub	sp, #12
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a240:	bf00      	nop
 800a242:	370c      	adds	r7, #12
 800a244:	46bd      	mov	sp, r7
 800a246:	bc80      	pop	{r7}
 800a248:	4770      	bx	lr

0800a24a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a24a:	b480      	push	{r7}
 800a24c:	b083      	sub	sp, #12
 800a24e:	af00      	add	r7, sp, #0
 800a250:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a252:	bf00      	nop
 800a254:	370c      	adds	r7, #12
 800a256:	46bd      	mov	sp, r7
 800a258:	bc80      	pop	{r7}
 800a25a:	4770      	bx	lr

0800a25c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a264:	bf00      	nop
 800a266:	370c      	adds	r7, #12
 800a268:	46bd      	mov	sp, r7
 800a26a:	bc80      	pop	{r7}
 800a26c:	4770      	bx	lr

0800a26e <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a26e:	b580      	push	{r7, lr}
 800a270:	b088      	sub	sp, #32
 800a272:	af02      	add	r7, sp, #8
 800a274:	60f8      	str	r0, [r7, #12]
 800a276:	1d3b      	adds	r3, r7, #4
 800a278:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a27c:	2300      	movs	r3, #0
 800a27e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a286:	2b01      	cmp	r3, #1
 800a288:	d101      	bne.n	800a28e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a28a:	2302      	movs	r3, #2
 800a28c:	e046      	b.n	800a31c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	2201      	movs	r2, #1
 800a292:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2224      	movs	r2, #36	; 0x24
 800a29a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	681a      	ldr	r2, [r3, #0]
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f022 0201 	bic.w	r2, r2, #1
 800a2ac:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	430a      	orrs	r2, r1
 800a2c0:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d105      	bne.n	800a2d4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a2c8:	1d3b      	adds	r3, r7, #4
 800a2ca:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a2ce:	68f8      	ldr	r0, [r7, #12]
 800a2d0:	f000 f90e 	bl	800a4f0 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	681a      	ldr	r2, [r3, #0]
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f042 0201 	orr.w	r2, r2, #1
 800a2e2:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a2e4:	f7f7 fd62 	bl	8001dac <HAL_GetTick>
 800a2e8:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a2ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a2ee:	9300      	str	r3, [sp, #0]
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a2f8:	68f8      	ldr	r0, [r7, #12]
 800a2fa:	f7fe ffcf 	bl	800929c <UART_WaitOnFlagUntilTimeout>
 800a2fe:	4603      	mov	r3, r0
 800a300:	2b00      	cmp	r3, #0
 800a302:	d002      	beq.n	800a30a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a304:	2303      	movs	r3, #3
 800a306:	75fb      	strb	r3, [r7, #23]
 800a308:	e003      	b.n	800a312 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2220      	movs	r2, #32
 800a30e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	2200      	movs	r2, #0
 800a316:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800a31a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3718      	adds	r7, #24
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a324:	b480      	push	{r7}
 800a326:	b089      	sub	sp, #36	; 0x24
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a332:	2b01      	cmp	r3, #1
 800a334:	d101      	bne.n	800a33a <HAL_UARTEx_EnableStopMode+0x16>
 800a336:	2302      	movs	r3, #2
 800a338:	e021      	b.n	800a37e <HAL_UARTEx_EnableStopMode+0x5a>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2201      	movs	r2, #1
 800a33e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	e853 3f00 	ldrex	r3, [r3]
 800a34e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	f043 0302 	orr.w	r3, r3, #2
 800a356:	61fb      	str	r3, [r7, #28]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	461a      	mov	r2, r3
 800a35e:	69fb      	ldr	r3, [r7, #28]
 800a360:	61bb      	str	r3, [r7, #24]
 800a362:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a364:	6979      	ldr	r1, [r7, #20]
 800a366:	69ba      	ldr	r2, [r7, #24]
 800a368:	e841 2300 	strex	r3, r2, [r1]
 800a36c:	613b      	str	r3, [r7, #16]
   return(result);
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d1e6      	bne.n	800a342 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2200      	movs	r2, #0
 800a378:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3724      	adds	r7, #36	; 0x24
 800a382:	46bd      	mov	sp, r7
 800a384:	bc80      	pop	{r7}
 800a386:	4770      	bx	lr

0800a388 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a388:	b480      	push	{r7}
 800a38a:	b085      	sub	sp, #20
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a396:	2b01      	cmp	r3, #1
 800a398:	d101      	bne.n	800a39e <HAL_UARTEx_DisableFifoMode+0x16>
 800a39a:	2302      	movs	r3, #2
 800a39c:	e027      	b.n	800a3ee <HAL_UARTEx_DisableFifoMode+0x66>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2201      	movs	r2, #1
 800a3a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2224      	movs	r2, #36	; 0x24
 800a3aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	681a      	ldr	r2, [r3, #0]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f022 0201 	bic.w	r2, r2, #1
 800a3c4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a3cc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	68fa      	ldr	r2, [r7, #12]
 800a3da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2220      	movs	r2, #32
 800a3e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a3ec:	2300      	movs	r3, #0
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3714      	adds	r7, #20
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bc80      	pop	{r7}
 800a3f6:	4770      	bx	lr

0800a3f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b084      	sub	sp, #16
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d101      	bne.n	800a410 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a40c:	2302      	movs	r3, #2
 800a40e:	e02d      	b.n	800a46c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2201      	movs	r2, #1
 800a414:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2224      	movs	r2, #36	; 0x24
 800a41c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	681a      	ldr	r2, [r3, #0]
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f022 0201 	bic.w	r2, r2, #1
 800a436:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	689b      	ldr	r3, [r3, #8]
 800a43e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	683a      	ldr	r2, [r7, #0]
 800a448:	430a      	orrs	r2, r1
 800a44a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 f871 	bl	800a534 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	68fa      	ldr	r2, [r7, #12]
 800a458:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2220      	movs	r2, #32
 800a45e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2200      	movs	r2, #0
 800a466:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a46a:	2300      	movs	r3, #0
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3710      	adds	r7, #16
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}

0800a474 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a484:	2b01      	cmp	r3, #1
 800a486:	d101      	bne.n	800a48c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a488:	2302      	movs	r3, #2
 800a48a:	e02d      	b.n	800a4e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2201      	movs	r2, #1
 800a490:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2224      	movs	r2, #36	; 0x24
 800a498:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	681a      	ldr	r2, [r3, #0]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f022 0201 	bic.w	r2, r2, #1
 800a4b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	683a      	ldr	r2, [r7, #0]
 800a4c4:	430a      	orrs	r2, r1
 800a4c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 f833 	bl	800a534 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	68fa      	ldr	r2, [r7, #12]
 800a4d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2220      	movs	r2, #32
 800a4da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a4e6:	2300      	movs	r3, #0
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3710      	adds	r7, #16
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}

0800a4f0 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b085      	sub	sp, #20
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	1d3b      	adds	r3, r7, #4
 800a4fa:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	685b      	ldr	r3, [r3, #4]
 800a504:	f023 0210 	bic.w	r2, r3, #16
 800a508:	893b      	ldrh	r3, [r7, #8]
 800a50a:	4619      	mov	r1, r3
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	430a      	orrs	r2, r1
 800a512:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	685b      	ldr	r3, [r3, #4]
 800a51a:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800a51e:	7abb      	ldrb	r3, [r7, #10]
 800a520:	061a      	lsls	r2, r3, #24
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	430a      	orrs	r2, r1
 800a528:	605a      	str	r2, [r3, #4]
}
 800a52a:	bf00      	nop
 800a52c:	3714      	adds	r7, #20
 800a52e:	46bd      	mov	sp, r7
 800a530:	bc80      	pop	{r7}
 800a532:	4770      	bx	lr

0800a534 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a534:	b480      	push	{r7}
 800a536:	b085      	sub	sp, #20
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a540:	2b00      	cmp	r3, #0
 800a542:	d108      	bne.n	800a556 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a554:	e031      	b.n	800a5ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a556:	2308      	movs	r3, #8
 800a558:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a55a:	2308      	movs	r3, #8
 800a55c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	689b      	ldr	r3, [r3, #8]
 800a564:	0e5b      	lsrs	r3, r3, #25
 800a566:	b2db      	uxtb	r3, r3
 800a568:	f003 0307 	and.w	r3, r3, #7
 800a56c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	0f5b      	lsrs	r3, r3, #29
 800a576:	b2db      	uxtb	r3, r3
 800a578:	f003 0307 	and.w	r3, r3, #7
 800a57c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a57e:	7bbb      	ldrb	r3, [r7, #14]
 800a580:	7b3a      	ldrb	r2, [r7, #12]
 800a582:	4910      	ldr	r1, [pc, #64]	; (800a5c4 <UARTEx_SetNbDataToProcess+0x90>)
 800a584:	5c8a      	ldrb	r2, [r1, r2]
 800a586:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a58a:	7b3a      	ldrb	r2, [r7, #12]
 800a58c:	490e      	ldr	r1, [pc, #56]	; (800a5c8 <UARTEx_SetNbDataToProcess+0x94>)
 800a58e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a590:	fb93 f3f2 	sdiv	r3, r3, r2
 800a594:	b29a      	uxth	r2, r3
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a59c:	7bfb      	ldrb	r3, [r7, #15]
 800a59e:	7b7a      	ldrb	r2, [r7, #13]
 800a5a0:	4908      	ldr	r1, [pc, #32]	; (800a5c4 <UARTEx_SetNbDataToProcess+0x90>)
 800a5a2:	5c8a      	ldrb	r2, [r1, r2]
 800a5a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a5a8:	7b7a      	ldrb	r2, [r7, #13]
 800a5aa:	4907      	ldr	r1, [pc, #28]	; (800a5c8 <UARTEx_SetNbDataToProcess+0x94>)
 800a5ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5ae:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5b2:	b29a      	uxth	r2, r3
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a5ba:	bf00      	nop
 800a5bc:	3714      	adds	r7, #20
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bc80      	pop	{r7}
 800a5c2:	4770      	bx	lr
 800a5c4:	0801eb54 	.word	0x0801eb54
 800a5c8:	0801eb5c 	.word	0x0801eb5c

0800a5cc <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a5d0:	f7f7 fa96 	bl	8001b00 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a5d4:	f000 f818 	bl	800a608 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a5d8:	bf00      	nop
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a5e0:	f3bf 8f4f 	dsb	sy
}
 800a5e4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a5e6:	4b06      	ldr	r3, [pc, #24]	; (800a600 <__NVIC_SystemReset+0x24>)
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a5ee:	4904      	ldr	r1, [pc, #16]	; (800a600 <__NVIC_SystemReset+0x24>)
 800a5f0:	4b04      	ldr	r3, [pc, #16]	; (800a604 <__NVIC_SystemReset+0x28>)
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a5f6:	f3bf 8f4f 	dsb	sy
}
 800a5fa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a5fc:	bf00      	nop
 800a5fe:	e7fd      	b.n	800a5fc <__NVIC_SystemReset+0x20>
 800a600:	e000ed00 	.word	0xe000ed00
 800a604:	05fa0004 	.word	0x05fa0004

0800a608 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b086      	sub	sp, #24
 800a60c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a60e:	2300      	movs	r3, #0
 800a610:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a612:	2300      	movs	r3, #0
 800a614:	9302      	str	r3, [sp, #8]
 800a616:	2302      	movs	r3, #2
 800a618:	9301      	str	r3, [sp, #4]
 800a61a:	2301      	movs	r3, #1
 800a61c:	9300      	str	r3, [sp, #0]
 800a61e:	4b5a      	ldr	r3, [pc, #360]	; (800a788 <LoRaWAN_Init+0x180>)
 800a620:	2200      	movs	r2, #0
 800a622:	2100      	movs	r1, #0
 800a624:	2002      	movs	r0, #2
 800a626:	f012 fdc7 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a62a:	2300      	movs	r3, #0
 800a62c:	9302      	str	r3, [sp, #8]
 800a62e:	2304      	movs	r3, #4
 800a630:	9301      	str	r3, [sp, #4]
 800a632:	2302      	movs	r3, #2
 800a634:	9300      	str	r3, [sp, #0]
 800a636:	4b55      	ldr	r3, [pc, #340]	; (800a78c <LoRaWAN_Init+0x184>)
 800a638:	2200      	movs	r2, #0
 800a63a:	2100      	movs	r1, #0
 800a63c:	2002      	movs	r0, #2
 800a63e:	f012 fdbb 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a642:	2300      	movs	r3, #0
 800a644:	9302      	str	r3, [sp, #8]
 800a646:	2302      	movs	r3, #2
 800a648:	9301      	str	r3, [sp, #4]
 800a64a:	2301      	movs	r3, #1
 800a64c:	9300      	str	r3, [sp, #0]
 800a64e:	4b50      	ldr	r3, [pc, #320]	; (800a790 <LoRaWAN_Init+0x188>)
 800a650:	2200      	movs	r2, #0
 800a652:	2100      	movs	r1, #0
 800a654:	2002      	movs	r0, #2
 800a656:	f012 fdaf 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a65a:	1d3b      	adds	r3, r7, #4
 800a65c:	4619      	mov	r1, r3
 800a65e:	2000      	movs	r0, #0
 800a660:	f003 f98a 	bl	800d978 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	0e1b      	lsrs	r3, r3, #24
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	461a      	mov	r2, r3
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	0c1b      	lsrs	r3, r3, #16
 800a670:	b2db      	uxtb	r3, r3
 800a672:	4619      	mov	r1, r3
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	0a1b      	lsrs	r3, r3, #8
 800a678:	b2db      	uxtb	r3, r3
 800a67a:	9302      	str	r3, [sp, #8]
 800a67c:	9101      	str	r1, [sp, #4]
 800a67e:	9200      	str	r2, [sp, #0]
 800a680:	4b44      	ldr	r3, [pc, #272]	; (800a794 <LoRaWAN_Init+0x18c>)
 800a682:	2200      	movs	r2, #0
 800a684:	2100      	movs	r1, #0
 800a686:	2002      	movs	r0, #2
 800a688:	f012 fd96 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a68c:	1d3b      	adds	r3, r7, #4
 800a68e:	4619      	mov	r1, r3
 800a690:	2001      	movs	r0, #1
 800a692:	f003 f971 	bl	800d978 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	0e1b      	lsrs	r3, r3, #24
 800a69a:	b2db      	uxtb	r3, r3
 800a69c:	461a      	mov	r2, r3
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	0c1b      	lsrs	r3, r3, #16
 800a6a2:	b2db      	uxtb	r3, r3
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	0a1b      	lsrs	r3, r3, #8
 800a6aa:	b2db      	uxtb	r3, r3
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	b2c0      	uxtb	r0, r0
 800a6b0:	9003      	str	r0, [sp, #12]
 800a6b2:	9302      	str	r3, [sp, #8]
 800a6b4:	9101      	str	r1, [sp, #4]
 800a6b6:	9200      	str	r2, [sp, #0]
 800a6b8:	4b37      	ldr	r3, [pc, #220]	; (800a798 <LoRaWAN_Init+0x190>)
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	2100      	movs	r1, #0
 800a6be:	2002      	movs	r0, #2
 800a6c0:	f012 fd7a 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	9300      	str	r3, [sp, #0]
 800a6c8:	4b34      	ldr	r3, [pc, #208]	; (800a79c <LoRaWAN_Init+0x194>)
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a6d0:	4833      	ldr	r0, [pc, #204]	; (800a7a0 <LoRaWAN_Init+0x198>)
 800a6d2:	f012 fac3 	bl	801cc5c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	9300      	str	r3, [sp, #0]
 800a6da:	4b32      	ldr	r3, [pc, #200]	; (800a7a4 <LoRaWAN_Init+0x19c>)
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a6e2:	4831      	ldr	r0, [pc, #196]	; (800a7a8 <LoRaWAN_Init+0x1a0>)
 800a6e4:	f012 faba 	bl	801cc5c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	9300      	str	r3, [sp, #0]
 800a6ec:	4b2f      	ldr	r3, [pc, #188]	; (800a7ac <LoRaWAN_Init+0x1a4>)
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a6f4:	482e      	ldr	r0, [pc, #184]	; (800a7b0 <LoRaWAN_Init+0x1a8>)
 800a6f6:	f012 fab1 	bl	801cc5c <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	4b2d      	ldr	r3, [pc, #180]	; (800a7b4 <LoRaWAN_Init+0x1ac>)
 800a700:	2200      	movs	r2, #0
 800a702:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800a706:	482c      	ldr	r0, [pc, #176]	; (800a7b8 <LoRaWAN_Init+0x1b0>)
 800a708:	f012 faa8 	bl	801cc5c <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800a70c:	4a2b      	ldr	r2, [pc, #172]	; (800a7bc <LoRaWAN_Init+0x1b4>)
 800a70e:	2100      	movs	r1, #0
 800a710:	2001      	movs	r0, #1
 800a712:	f012 fa0b 	bl	801cb2c <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800a716:	4a2a      	ldr	r2, [pc, #168]	; (800a7c0 <LoRaWAN_Init+0x1b8>)
 800a718:	2100      	movs	r1, #0
 800a71a:	2002      	movs	r0, #2
 800a71c:	f012 fa06 	bl	801cb2c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800a720:	4a28      	ldr	r2, [pc, #160]	; (800a7c4 <LoRaWAN_Init+0x1bc>)
 800a722:	2100      	movs	r1, #0
 800a724:	2004      	movs	r0, #4
 800a726:	f012 fa01 	bl	801cb2c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800a72a:	4a27      	ldr	r2, [pc, #156]	; (800a7c8 <LoRaWAN_Init+0x1c0>)
 800a72c:	2100      	movs	r1, #0
 800a72e:	2008      	movs	r0, #8
 800a730:	f012 f9fc 	bl	801cb2c <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800a734:	f000 fd3c 	bl	800b1b0 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800a738:	f04f 7181 	mov.w	r1, #16908288	; 0x1020000
 800a73c:	4823      	ldr	r0, [pc, #140]	; (800a7cc <LoRaWAN_Init+0x1c4>)
 800a73e:	f002 f9ff 	bl	800cb40 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a742:	4823      	ldr	r0, [pc, #140]	; (800a7d0 <LoRaWAN_Init+0x1c8>)
 800a744:	f002 fa5a 	bl	800cbfc <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800a748:	4819      	ldr	r0, [pc, #100]	; (800a7b0 <LoRaWAN_Init+0x1a8>)
 800a74a:	f012 fabd 	bl	801ccc8 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800a74e:	4b21      	ldr	r3, [pc, #132]	; (800a7d4 <LoRaWAN_Init+0x1cc>)
 800a750:	781b      	ldrb	r3, [r3, #0]
 800a752:	4a21      	ldr	r2, [pc, #132]	; (800a7d8 <LoRaWAN_Init+0x1d0>)
 800a754:	7812      	ldrb	r2, [r2, #0]
 800a756:	4611      	mov	r1, r2
 800a758:	4618      	mov	r0, r3
 800a75a:	f002 fbc9 	bl	800cef0 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a75e:	4b1f      	ldr	r3, [pc, #124]	; (800a7dc <LoRaWAN_Init+0x1d4>)
 800a760:	781b      	ldrb	r3, [r3, #0]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d10b      	bne.n	800a77e <LoRaWAN_Init+0x176>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a766:	4b1e      	ldr	r3, [pc, #120]	; (800a7e0 <LoRaWAN_Init+0x1d8>)
 800a768:	6819      	ldr	r1, [r3, #0]
 800a76a:	2300      	movs	r3, #0
 800a76c:	9300      	str	r3, [sp, #0]
 800a76e:	4b1d      	ldr	r3, [pc, #116]	; (800a7e4 <LoRaWAN_Init+0x1dc>)
 800a770:	2200      	movs	r2, #0
 800a772:	481d      	ldr	r0, [pc, #116]	; (800a7e8 <LoRaWAN_Init+0x1e0>)
 800a774:	f012 fa72 	bl	801cc5c <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800a778:	481b      	ldr	r0, [pc, #108]	; (800a7e8 <LoRaWAN_Init+0x1e0>)
 800a77a:	f012 faa5 	bl	801ccc8 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a77e:	bf00      	nop
 800a780:	3708      	adds	r7, #8
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}
 800a786:	bf00      	nop
 800a788:	0801e154 	.word	0x0801e154
 800a78c:	0801e178 	.word	0x0801e178
 800a790:	0801e19c 	.word	0x0801e19c
 800a794:	0801e1c0 	.word	0x0801e1c0
 800a798:	0801e1e4 	.word	0x0801e1e4
 800a79c:	0800aca1 	.word	0x0800aca1
 800a7a0:	2000056c 	.word	0x2000056c
 800a7a4:	0800acb3 	.word	0x0800acb3
 800a7a8:	20000584 	.word	0x20000584
 800a7ac:	0800acc5 	.word	0x0800acc5
 800a7b0:	2000059c 	.word	0x2000059c
 800a7b4:	0800b079 	.word	0x0800b079
 800a7b8:	20000460 	.word	0x20000460
 800a7bc:	0800ce85 	.word	0x0800ce85
 800a7c0:	0800a961 	.word	0x0800a961
 800a7c4:	0800b09d 	.word	0x0800b09d
 800a7c8:	0800aff9 	.word	0x0800aff9
 800a7cc:	20000024 	.word	0x20000024
 800a7d0:	20000070 	.word	0x20000070
 800a7d4:	20000020 	.word	0x20000020
 800a7d8:	20000021 	.word	0x20000021
 800a7dc:	20000444 	.word	0x20000444
 800a7e0:	20000084 	.word	0x20000084
 800a7e4:	0800ac7d 	.word	0x0800ac7d
 800a7e8:	20000448 	.word	0x20000448

0800a7ec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b082      	sub	sp, #8
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800a7f6:	88fb      	ldrh	r3, [r7, #6]
 800a7f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a7fc:	d104      	bne.n	800a808 <HAL_GPIO_EXTI_Callback+0x1c>
  {
    case  BUT1_Pin:
    	// XXX: always initialized
      if (EventType == TX_ON_EVENT || 1)
      {
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a7fe:	2100      	movs	r1, #0
 800a800:	2002      	movs	r0, #2
 800a802:	f012 f9b5 	bl	801cb70 <UTIL_SEQ_SetTask>
      }
      break;
 800a806:	e000      	b.n	800a80a <HAL_GPIO_EXTI_Callback+0x1e>
    default:
      break;
 800a808:	bf00      	nop
  }
}
 800a80a:	bf00      	nop
 800a80c:	3708      	adds	r7, #8
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}
	...

0800a814 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800a814:	b5b0      	push	{r4, r5, r7, lr}
 800a816:	b08a      	sub	sp, #40	; 0x28
 800a818:	af06      	add	r7, sp, #24
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800a81e:	2300      	movs	r3, #0
 800a820:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	f000 8088 	beq.w	800a93a <OnRxData+0x126>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800a82a:	4846      	ldr	r0, [pc, #280]	; (800a944 <OnRxData+0x130>)
 800a82c:	f012 fa4c 	bl	801ccc8 <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d057      	beq.n	800a8e8 <OnRxData+0xd4>
    {
      if (appData != NULL)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d054      	beq.n	800a8e8 <OnRxData+0xd4>
      {
        RxPort = appData->Port;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d04d      	beq.n	800a8e8 <OnRxData+0xd4>
        {
          switch (appData->Port)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	781b      	ldrb	r3, [r3, #0]
 800a850:	2b02      	cmp	r3, #2
 800a852:	d021      	beq.n	800a898 <OnRxData+0x84>
 800a854:	2b03      	cmp	r3, #3
 800a856:	d149      	bne.n	800a8ec <OnRxData+0xd8>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	785b      	ldrb	r3, [r3, #1]
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d117      	bne.n	800a890 <OnRxData+0x7c>
              {
                switch (appData->Buffer[0])
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	685b      	ldr	r3, [r3, #4]
 800a864:	781b      	ldrb	r3, [r3, #0]
 800a866:	2b02      	cmp	r3, #2
 800a868:	d00e      	beq.n	800a888 <OnRxData+0x74>
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	dc12      	bgt.n	800a894 <OnRxData+0x80>
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d002      	beq.n	800a878 <OnRxData+0x64>
 800a872:	2b01      	cmp	r3, #1
 800a874:	d004      	beq.n	800a880 <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800a876:	e00d      	b.n	800a894 <OnRxData+0x80>
                    LmHandlerRequestClass(CLASS_A);
 800a878:	2000      	movs	r0, #0
 800a87a:	f002 fcc5 	bl	800d208 <LmHandlerRequestClass>
                    break;
 800a87e:	e00a      	b.n	800a896 <OnRxData+0x82>
                    LmHandlerRequestClass(CLASS_B);
 800a880:	2001      	movs	r0, #1
 800a882:	f002 fcc1 	bl	800d208 <LmHandlerRequestClass>
                    break;
 800a886:	e006      	b.n	800a896 <OnRxData+0x82>
                    LmHandlerRequestClass(CLASS_C);
 800a888:	2002      	movs	r0, #2
 800a88a:	f002 fcbd 	bl	800d208 <LmHandlerRequestClass>
                    break;
 800a88e:	e002      	b.n	800a896 <OnRxData+0x82>
                }
              }
 800a890:	bf00      	nop
 800a892:	e02e      	b.n	800a8f2 <OnRxData+0xde>
                    break;
 800a894:	bf00      	nop
              break;
 800a896:	e02c      	b.n	800a8f2 <OnRxData+0xde>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	785b      	ldrb	r3, [r3, #1]
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d127      	bne.n	800a8f0 <OnRxData+0xdc>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	781b      	ldrb	r3, [r3, #0]
 800a8a6:	f003 0301 	and.w	r3, r3, #1
 800a8aa:	b2da      	uxtb	r2, r3
 800a8ac:	4b26      	ldr	r3, [pc, #152]	; (800a948 <OnRxData+0x134>)
 800a8ae:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800a8b0:	4b25      	ldr	r3, [pc, #148]	; (800a948 <OnRxData+0x134>)
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d10b      	bne.n	800a8d0 <OnRxData+0xbc>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800a8b8:	4b24      	ldr	r3, [pc, #144]	; (800a94c <OnRxData+0x138>)
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	2100      	movs	r1, #0
 800a8be:	2003      	movs	r0, #3
 800a8c0:	f012 fc7a 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	2120      	movs	r1, #32
 800a8c8:	4821      	ldr	r0, [pc, #132]	; (800a950 <OnRxData+0x13c>)
 800a8ca:	f7fa fbdf 	bl	800508c <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800a8ce:	e00f      	b.n	800a8f0 <OnRxData+0xdc>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800a8d0:	4b20      	ldr	r3, [pc, #128]	; (800a954 <OnRxData+0x140>)
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	2003      	movs	r0, #3
 800a8d8:	f012 fc6e 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800a8dc:	2200      	movs	r2, #0
 800a8de:	2120      	movs	r1, #32
 800a8e0:	481b      	ldr	r0, [pc, #108]	; (800a950 <OnRxData+0x13c>)
 800a8e2:	f7fa fbd3 	bl	800508c <HAL_GPIO_WritePin>
              break;
 800a8e6:	e003      	b.n	800a8f0 <OnRxData+0xdc>

            default:

              break;
          }
        }
 800a8e8:	bf00      	nop
 800a8ea:	e002      	b.n	800a8f2 <OnRxData+0xde>
              break;
 800a8ec:	bf00      	nop
 800a8ee:	e000      	b.n	800a8f2 <OnRxData+0xde>
              break;
 800a8f0:	bf00      	nop
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	7c1b      	ldrb	r3, [r3, #16]
 800a8f6:	2b05      	cmp	r3, #5
 800a8f8:	d81f      	bhi.n	800a93a <OnRxData+0x126>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	68db      	ldr	r3, [r3, #12]
 800a8fe:	7bfa      	ldrb	r2, [r7, #15]
 800a900:	6839      	ldr	r1, [r7, #0]
 800a902:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800a906:	460c      	mov	r4, r1
 800a908:	6839      	ldr	r1, [r7, #0]
 800a90a:	7c09      	ldrb	r1, [r1, #16]
 800a90c:	4608      	mov	r0, r1
 800a90e:	4912      	ldr	r1, [pc, #72]	; (800a958 <OnRxData+0x144>)
 800a910:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800a914:	6838      	ldr	r0, [r7, #0]
 800a916:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800a91a:	4605      	mov	r5, r0
 800a91c:	6838      	ldr	r0, [r7, #0]
 800a91e:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800a922:	9005      	str	r0, [sp, #20]
 800a924:	9504      	str	r5, [sp, #16]
 800a926:	9103      	str	r1, [sp, #12]
 800a928:	9402      	str	r4, [sp, #8]
 800a92a:	9201      	str	r2, [sp, #4]
 800a92c:	9300      	str	r3, [sp, #0]
 800a92e:	4b0b      	ldr	r3, [pc, #44]	; (800a95c <OnRxData+0x148>)
 800a930:	2200      	movs	r2, #0
 800a932:	2100      	movs	r1, #0
 800a934:	2003      	movs	r0, #3
 800a936:	f012 fc3f 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800a93a:	bf00      	nop
 800a93c:	3710      	adds	r7, #16
 800a93e:	46bd      	mov	sp, r7
 800a940:	bdb0      	pop	{r4, r5, r7, pc}
 800a942:	bf00      	nop
 800a944:	20000584 	.word	0x20000584
 800a948:	2000056a 	.word	0x2000056a
 800a94c:	0801e208 	.word	0x0801e208
 800a950:	48000400 	.word	0x48000400
 800a954:	0801e214 	.word	0x0801e214
 800a958:	20000008 	.word	0x20000008
 800a95c:	0801e220 	.word	0x0801e220

0800a960 <SendTxData>:

static void SendTxData(void)
{
 800a960:	b590      	push	{r4, r7, lr}
 800a962:	b091      	sub	sp, #68	; 0x44
 800a964:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800a966:	23ff      	movs	r3, #255	; 0xff
 800a968:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t batteryLevel = GetBatteryLevel();
 800a96c:	f7f7 f8f2 	bl	8001b54 <GetBatteryLevel>
 800a970:	4603      	mov	r3, r0
 800a972:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800a976:	2300      	movs	r3, #0
 800a978:	637b      	str	r3, [r7, #52]	; 0x34

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t pressure = 0;
 800a97a:	2300      	movs	r3, #0
 800a97c:	85bb      	strh	r3, [r7, #44]	; 0x2c
  int16_t temperature = 0;
 800a97e:	2300      	movs	r3, #0
 800a980:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t humidity = 0;
 800a982:	2300      	movs	r3, #0
 800a984:	853b      	strh	r3, [r7, #40]	; 0x28
  uint32_t i = 0;
 800a986:	2300      	movs	r3, #0
 800a988:	633b      	str	r3, [r7, #48]	; 0x30
  int32_t latitude = 0;
 800a98a:	2300      	movs	r3, #0
 800a98c:	627b      	str	r3, [r7, #36]	; 0x24
  int32_t longitude = 0;
 800a98e:	2300      	movs	r3, #0
 800a990:	623b      	str	r3, [r7, #32]
  uint16_t altitudeGps = 0;
 800a992:	2300      	movs	r3, #0
 800a994:	83fb      	strh	r3, [r7, #30]
#endif /* CAYENNE_LPP */

  EnvSensors_Read(&sensor_data);
 800a996:	1d3b      	adds	r3, r7, #4
 800a998:	4618      	mov	r0, r3
 800a99a:	f7f7 fa9b 	bl	8001ed4 <EnvSensors_Read>

  APP_LOG(TS_ON, VLEVEL_M, "VDDA: %d\r\n", batteryLevel);
 800a99e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	4b8f      	ldr	r3, [pc, #572]	; (800abe4 <SendTxData+0x284>)
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	2100      	movs	r1, #0
 800a9aa:	2002      	movs	r0, #2
 800a9ac:	f012 fc04 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "temp: %d\r\n", (int16_t)(sensor_data.temperature));
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f7f6 f906 	bl	8000bc4 <__aeabi_f2iz>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	b21b      	sxth	r3, r3
 800a9bc:	9300      	str	r3, [sp, #0]
 800a9be:	4b8a      	ldr	r3, [pc, #552]	; (800abe8 <SendTxData+0x288>)
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	2100      	movs	r1, #0
 800a9c4:	2002      	movs	r0, #2
 800a9c6:	f012 fbf7 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>

  AppData.Port = LORAWAN_USER_APP_PORT;
 800a9ca:	4b88      	ldr	r3, [pc, #544]	; (800abec <SendTxData+0x28c>)
 800a9cc:	2202      	movs	r2, #2
 800a9ce:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	4987      	ldr	r1, [pc, #540]	; (800abf0 <SendTxData+0x290>)
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f7f5 ffa5 	bl	8000924 <__aeabi_fmul>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f7f6 f917 	bl	8000c10 <__aeabi_f2uiz>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	853b      	strh	r3, [r7, #40]	; 0x28
  temperature = (int16_t)(sensor_data.temperature);
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f7f6 f8eb 	bl	8000bc4 <__aeabi_f2iz>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	857b      	strh	r3, [r7, #42]	; 0x2a
  pressure = (uint16_t)(sensor_data.pressure * 100 / 10); /* in hPa / 10 */
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	497f      	ldr	r1, [pc, #508]	; (800abf4 <SendTxData+0x294>)
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f7f5 ff94 	bl	8000924 <__aeabi_fmul>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	497c      	ldr	r1, [pc, #496]	; (800abf0 <SendTxData+0x290>)
 800aa00:	4618      	mov	r0, r3
 800aa02:	f7f6 f843 	bl	8000a8c <__aeabi_fdiv>
 800aa06:	4603      	mov	r3, r0
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f7f6 f901 	bl	8000c10 <__aeabi_f2uiz>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	85bb      	strh	r3, [r7, #44]	; 0x2c

  AppData.Buffer[i++] = AppLedStateOn;
 800aa12:	4b76      	ldr	r3, [pc, #472]	; (800abec <SendTxData+0x28c>)
 800aa14:	685a      	ldr	r2, [r3, #4]
 800aa16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa18:	1c59      	adds	r1, r3, #1
 800aa1a:	6339      	str	r1, [r7, #48]	; 0x30
 800aa1c:	4413      	add	r3, r2
 800aa1e:	4a76      	ldr	r2, [pc, #472]	; (800abf8 <SendTxData+0x298>)
 800aa20:	7812      	ldrb	r2, [r2, #0]
 800aa22:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800aa24:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800aa26:	0a1b      	lsrs	r3, r3, #8
 800aa28:	b298      	uxth	r0, r3
 800aa2a:	4b70      	ldr	r3, [pc, #448]	; (800abec <SendTxData+0x28c>)
 800aa2c:	685a      	ldr	r2, [r3, #4]
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa30:	1c59      	adds	r1, r3, #1
 800aa32:	6339      	str	r1, [r7, #48]	; 0x30
 800aa34:	4413      	add	r3, r2
 800aa36:	b2c2      	uxtb	r2, r0
 800aa38:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800aa3a:	4b6c      	ldr	r3, [pc, #432]	; (800abec <SendTxData+0x28c>)
 800aa3c:	685a      	ldr	r2, [r3, #4]
 800aa3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa40:	1c59      	adds	r1, r3, #1
 800aa42:	6339      	str	r1, [r7, #48]	; 0x30
 800aa44:	4413      	add	r3, r2
 800aa46:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800aa48:	b2d2      	uxtb	r2, r2
 800aa4a:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 800aa4c:	4b67      	ldr	r3, [pc, #412]	; (800abec <SendTxData+0x28c>)
 800aa4e:	685a      	ldr	r2, [r3, #4]
 800aa50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa52:	1c59      	adds	r1, r3, #1
 800aa54:	6339      	str	r1, [r7, #48]	; 0x30
 800aa56:	4413      	add	r3, r2
 800aa58:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800aa5a:	b2d2      	uxtb	r2, r2
 800aa5c:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800aa5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800aa60:	0a1b      	lsrs	r3, r3, #8
 800aa62:	b298      	uxth	r0, r3
 800aa64:	4b61      	ldr	r3, [pc, #388]	; (800abec <SendTxData+0x28c>)
 800aa66:	685a      	ldr	r2, [r3, #4]
 800aa68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa6a:	1c59      	adds	r1, r3, #1
 800aa6c:	6339      	str	r1, [r7, #48]	; 0x30
 800aa6e:	4413      	add	r3, r2
 800aa70:	b2c2      	uxtb	r2, r0
 800aa72:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800aa74:	4b5d      	ldr	r3, [pc, #372]	; (800abec <SendTxData+0x28c>)
 800aa76:	685a      	ldr	r2, [r3, #4]
 800aa78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa7a:	1c59      	adds	r1, r3, #1
 800aa7c:	6339      	str	r1, [r7, #48]	; 0x30
 800aa7e:	4413      	add	r3, r2
 800aa80:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800aa82:	b2d2      	uxtb	r2, r2
 800aa84:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800aa86:	4b5d      	ldr	r3, [pc, #372]	; (800abfc <SendTxData+0x29c>)
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	2b08      	cmp	r3, #8
 800aa8c:	d007      	beq.n	800aa9e <SendTxData+0x13e>
 800aa8e:	4b5b      	ldr	r3, [pc, #364]	; (800abfc <SendTxData+0x29c>)
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	2b01      	cmp	r3, #1
 800aa94:	d003      	beq.n	800aa9e <SendTxData+0x13e>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800aa96:	4b59      	ldr	r3, [pc, #356]	; (800abfc <SendTxData+0x29c>)
 800aa98:	781b      	ldrb	r3, [r3, #0]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d120      	bne.n	800aae0 <SendTxData+0x180>
  {
    AppData.Buffer[i++] = 0;
 800aa9e:	4b53      	ldr	r3, [pc, #332]	; (800abec <SendTxData+0x28c>)
 800aaa0:	685a      	ldr	r2, [r3, #4]
 800aaa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa4:	1c59      	adds	r1, r3, #1
 800aaa6:	6339      	str	r1, [r7, #48]	; 0x30
 800aaa8:	4413      	add	r3, r2
 800aaaa:	2200      	movs	r2, #0
 800aaac:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800aaae:	4b4f      	ldr	r3, [pc, #316]	; (800abec <SendTxData+0x28c>)
 800aab0:	685a      	ldr	r2, [r3, #4]
 800aab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab4:	1c59      	adds	r1, r3, #1
 800aab6:	6339      	str	r1, [r7, #48]	; 0x30
 800aab8:	4413      	add	r3, r2
 800aaba:	2200      	movs	r2, #0
 800aabc:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800aabe:	4b4b      	ldr	r3, [pc, #300]	; (800abec <SendTxData+0x28c>)
 800aac0:	685a      	ldr	r2, [r3, #4]
 800aac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aac4:	1c59      	adds	r1, r3, #1
 800aac6:	6339      	str	r1, [r7, #48]	; 0x30
 800aac8:	4413      	add	r3, r2
 800aaca:	2200      	movs	r2, #0
 800aacc:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800aace:	4b47      	ldr	r3, [pc, #284]	; (800abec <SendTxData+0x28c>)
 800aad0:	685a      	ldr	r2, [r3, #4]
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	1c59      	adds	r1, r3, #1
 800aad6:	6339      	str	r1, [r7, #48]	; 0x30
 800aad8:	4413      	add	r3, r2
 800aada:	2200      	movs	r2, #0
 800aadc:	701a      	strb	r2, [r3, #0]
 800aade:	e05b      	b.n	800ab98 <SendTxData+0x238>
  }
  else
  {
    latitude = sensor_data.latitude;
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	627b      	str	r3, [r7, #36]	; 0x24
    longitude = sensor_data.longitude;
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	623b      	str	r3, [r7, #32]

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800aae8:	4b40      	ldr	r3, [pc, #256]	; (800abec <SendTxData+0x28c>)
 800aaea:	685a      	ldr	r2, [r3, #4]
 800aaec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaee:	1c59      	adds	r1, r3, #1
 800aaf0:	6339      	str	r1, [r7, #48]	; 0x30
 800aaf2:	18d4      	adds	r4, r2, r3
 800aaf4:	f7f7 f82e 	bl	8001b54 <GetBatteryLevel>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 800aafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aafe:	1418      	asrs	r0, r3, #16
 800ab00:	4b3a      	ldr	r3, [pc, #232]	; (800abec <SendTxData+0x28c>)
 800ab02:	685a      	ldr	r2, [r3, #4]
 800ab04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab06:	1c59      	adds	r1, r3, #1
 800ab08:	6339      	str	r1, [r7, #48]	; 0x30
 800ab0a:	4413      	add	r3, r2
 800ab0c:	b2c2      	uxtb	r2, r0
 800ab0e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800ab10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab12:	1218      	asrs	r0, r3, #8
 800ab14:	4b35      	ldr	r3, [pc, #212]	; (800abec <SendTxData+0x28c>)
 800ab16:	685a      	ldr	r2, [r3, #4]
 800ab18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab1a:	1c59      	adds	r1, r3, #1
 800ab1c:	6339      	str	r1, [r7, #48]	; 0x30
 800ab1e:	4413      	add	r3, r2
 800ab20:	b2c2      	uxtb	r2, r0
 800ab22:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 800ab24:	4b31      	ldr	r3, [pc, #196]	; (800abec <SendTxData+0x28c>)
 800ab26:	685a      	ldr	r2, [r3, #4]
 800ab28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2a:	1c59      	adds	r1, r3, #1
 800ab2c:	6339      	str	r1, [r7, #48]	; 0x30
 800ab2e:	4413      	add	r3, r2
 800ab30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab32:	b2d2      	uxtb	r2, r2
 800ab34:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 800ab36:	6a3b      	ldr	r3, [r7, #32]
 800ab38:	1418      	asrs	r0, r3, #16
 800ab3a:	4b2c      	ldr	r3, [pc, #176]	; (800abec <SendTxData+0x28c>)
 800ab3c:	685a      	ldr	r2, [r3, #4]
 800ab3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab40:	1c59      	adds	r1, r3, #1
 800ab42:	6339      	str	r1, [r7, #48]	; 0x30
 800ab44:	4413      	add	r3, r2
 800ab46:	b2c2      	uxtb	r2, r0
 800ab48:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 800ab4a:	6a3b      	ldr	r3, [r7, #32]
 800ab4c:	1218      	asrs	r0, r3, #8
 800ab4e:	4b27      	ldr	r3, [pc, #156]	; (800abec <SendTxData+0x28c>)
 800ab50:	685a      	ldr	r2, [r3, #4]
 800ab52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab54:	1c59      	adds	r1, r3, #1
 800ab56:	6339      	str	r1, [r7, #48]	; 0x30
 800ab58:	4413      	add	r3, r2
 800ab5a:	b2c2      	uxtb	r2, r0
 800ab5c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 800ab5e:	4b23      	ldr	r3, [pc, #140]	; (800abec <SendTxData+0x28c>)
 800ab60:	685a      	ldr	r2, [r3, #4]
 800ab62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab64:	1c59      	adds	r1, r3, #1
 800ab66:	6339      	str	r1, [r7, #48]	; 0x30
 800ab68:	4413      	add	r3, r2
 800ab6a:	6a3a      	ldr	r2, [r7, #32]
 800ab6c:	b2d2      	uxtb	r2, r2
 800ab6e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 800ab70:	8bfb      	ldrh	r3, [r7, #30]
 800ab72:	0a1b      	lsrs	r3, r3, #8
 800ab74:	b298      	uxth	r0, r3
 800ab76:	4b1d      	ldr	r3, [pc, #116]	; (800abec <SendTxData+0x28c>)
 800ab78:	685a      	ldr	r2, [r3, #4]
 800ab7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab7c:	1c59      	adds	r1, r3, #1
 800ab7e:	6339      	str	r1, [r7, #48]	; 0x30
 800ab80:	4413      	add	r3, r2
 800ab82:	b2c2      	uxtb	r2, r0
 800ab84:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800ab86:	4b19      	ldr	r3, [pc, #100]	; (800abec <SendTxData+0x28c>)
 800ab88:	685a      	ldr	r2, [r3, #4]
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8c:	1c59      	adds	r1, r3, #1
 800ab8e:	6339      	str	r1, [r7, #48]	; 0x30
 800ab90:	4413      	add	r3, r2
 800ab92:	8bfa      	ldrh	r2, [r7, #30]
 800ab94:	b2d2      	uxtb	r2, r2
 800ab96:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 800ab98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab9a:	b2da      	uxtb	r2, r3
 800ab9c:	4b13      	ldr	r3, [pc, #76]	; (800abec <SendTxData+0x28c>)
 800ab9e:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800aba0:	4b17      	ldr	r3, [pc, #92]	; (800ac00 <SendTxData+0x2a0>)
 800aba2:	7a5b      	ldrb	r3, [r3, #9]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d007      	beq.n	800abb8 <SendTxData+0x258>
 800aba8:	f002 fa24 	bl	800cff4 <LmHandlerJoinStatus>
 800abac:	4603      	mov	r3, r0
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d102      	bne.n	800abb8 <SendTxData+0x258>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800abb2:	4813      	ldr	r0, [pc, #76]	; (800ac00 <SendTxData+0x2a0>)
 800abb4:	f012 f8f6 	bl	801cda4 <UTIL_TIMER_Stop>
#if 0   // XXX:
    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800abb8:	4b10      	ldr	r3, [pc, #64]	; (800abfc <SendTxData+0x29c>)
 800abba:	78db      	ldrb	r3, [r3, #3]
 800abbc:	2200      	movs	r2, #0
 800abbe:	4619      	mov	r1, r3
 800abc0:	480a      	ldr	r0, [pc, #40]	; (800abec <SendTxData+0x28c>)
 800abc2:	f002 fa33 	bl	800d02c <LmHandlerSend>
 800abc6:	4603      	mov	r3, r0
 800abc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (LORAMAC_HANDLER_SUCCESS == status)
 800abcc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d119      	bne.n	800ac08 <SendTxData+0x2a8>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800abd4:	4b0b      	ldr	r3, [pc, #44]	; (800ac04 <SendTxData+0x2a4>)
 800abd6:	2201      	movs	r2, #1
 800abd8:	2100      	movs	r1, #0
 800abda:	2001      	movs	r0, #1
 800abdc:	f012 faec 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800abe0:	e029      	b.n	800ac36 <SendTxData+0x2d6>
 800abe2:	bf00      	nop
 800abe4:	0801e268 	.word	0x0801e268
 800abe8:	0801e274 	.word	0x0801e274
 800abec:	20000088 	.word	0x20000088
 800abf0:	41200000 	.word	0x41200000
 800abf4:	42c80000 	.word	0x42c80000
 800abf8:	2000056a 	.word	0x2000056a
 800abfc:	20000070 	.word	0x20000070
 800ac00:	2000059c 	.word	0x2000059c
 800ac04:	0801e280 	.word	0x0801e280
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800ac08:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ac0c:	f113 0f06 	cmn.w	r3, #6
 800ac10:	d111      	bne.n	800ac36 <SendTxData+0x2d6>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800ac12:	f002 f963 	bl	800cedc <LmHandlerGetDutyCycleWaitTime>
 800ac16:	6378      	str	r0, [r7, #52]	; 0x34
    if (nextTxIn > 0)
 800ac18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d00b      	beq.n	800ac36 <SendTxData+0x2d6>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800ac1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac20:	4a11      	ldr	r2, [pc, #68]	; (800ac68 <SendTxData+0x308>)
 800ac22:	fba2 2303 	umull	r2, r3, r2, r3
 800ac26:	099b      	lsrs	r3, r3, #6
 800ac28:	9300      	str	r3, [sp, #0]
 800ac2a:	4b10      	ldr	r3, [pc, #64]	; (800ac6c <SendTxData+0x30c>)
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	2100      	movs	r1, #0
 800ac30:	2001      	movs	r0, #1
 800ac32:	f012 fac1 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800ac36:	4b0e      	ldr	r3, [pc, #56]	; (800ac70 <SendTxData+0x310>)
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d10f      	bne.n	800ac5e <SendTxData+0x2fe>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800ac3e:	480d      	ldr	r0, [pc, #52]	; (800ac74 <SendTxData+0x314>)
 800ac40:	f012 f8b0 	bl	801cda4 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800ac44:	4b0c      	ldr	r3, [pc, #48]	; (800ac78 <SendTxData+0x318>)
 800ac46:	681a      	ldr	r2, [r3, #0]
 800ac48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	bf38      	it	cc
 800ac4e:	4613      	movcc	r3, r2
 800ac50:	4619      	mov	r1, r3
 800ac52:	4808      	ldr	r0, [pc, #32]	; (800ac74 <SendTxData+0x314>)
 800ac54:	f012 f916 	bl	801ce84 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800ac58:	4806      	ldr	r0, [pc, #24]	; (800ac74 <SendTxData+0x314>)
 800ac5a:	f012 f835 	bl	801ccc8 <UTIL_TIMER_Start>
  }

  /* USER CODE END SendTxData_1 */
}
 800ac5e:	bf00      	nop
 800ac60:	373c      	adds	r7, #60	; 0x3c
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd90      	pop	{r4, r7, pc}
 800ac66:	bf00      	nop
 800ac68:	10624dd3 	.word	0x10624dd3
 800ac6c:	0801e290 	.word	0x0801e290
 800ac70:	20000444 	.word	0x20000444
 800ac74:	20000448 	.word	0x20000448
 800ac78:	20000084 	.word	0x20000084

0800ac7c <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b082      	sub	sp, #8
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800ac84:	2100      	movs	r1, #0
 800ac86:	2002      	movs	r0, #2
 800ac88:	f011 ff72 	bl	801cb70 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800ac8c:	4803      	ldr	r0, [pc, #12]	; (800ac9c <OnTxTimerEvent+0x20>)
 800ac8e:	f012 f81b 	bl	801ccc8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800ac92:	bf00      	nop
 800ac94:	3708      	adds	r7, #8
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	bf00      	nop
 800ac9c:	20000448 	.word	0x20000448

0800aca0 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800aca0:	b480      	push	{r7}
 800aca2:	b083      	sub	sp, #12
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800aca8:	bf00      	nop
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	bc80      	pop	{r7}
 800acb0:	4770      	bx	lr

0800acb2 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800acb2:	b480      	push	{r7}
 800acb4:	b083      	sub	sp, #12
 800acb6:	af00      	add	r7, sp, #0
 800acb8:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800acba:	bf00      	nop
 800acbc:	370c      	adds	r7, #12
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bc80      	pop	{r7}
 800acc2:	4770      	bx	lr

0800acc4 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b083      	sub	sp, #12
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800accc:	bf00      	nop
 800acce:	370c      	adds	r7, #12
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bc80      	pop	{r7}
 800acd4:	4770      	bx	lr
	...

0800acd8 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b086      	sub	sp, #24
 800acdc:	af04      	add	r7, sp, #16
 800acde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d041      	beq.n	800ad6a <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d03d      	beq.n	800ad6a <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800acee:	4821      	ldr	r0, [pc, #132]	; (800ad74 <OnTxData+0x9c>)
 800acf0:	f011 ffea 	bl	801ccc8 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800acf4:	4b20      	ldr	r3, [pc, #128]	; (800ad78 <OnTxData+0xa0>)
 800acf6:	2200      	movs	r2, #0
 800acf8:	2100      	movs	r1, #0
 800acfa:	2002      	movs	r0, #2
 800acfc:	f012 fa5c 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	7c12      	ldrb	r2, [r2, #16]
 800ad08:	4611      	mov	r1, r2
 800ad0a:	687a      	ldr	r2, [r7, #4]
 800ad0c:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800ad10:	4610      	mov	r0, r2
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800ad18:	9203      	str	r2, [sp, #12]
 800ad1a:	9002      	str	r0, [sp, #8]
 800ad1c:	9101      	str	r1, [sp, #4]
 800ad1e:	9300      	str	r3, [sp, #0]
 800ad20:	4b16      	ldr	r3, [pc, #88]	; (800ad7c <OnTxData+0xa4>)
 800ad22:	2200      	movs	r2, #0
 800ad24:	2100      	movs	r1, #0
 800ad26:	2003      	movs	r0, #3
 800ad28:	f012 fa46 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800ad2c:	4b14      	ldr	r3, [pc, #80]	; (800ad80 <OnTxData+0xa8>)
 800ad2e:	2200      	movs	r2, #0
 800ad30:	2100      	movs	r1, #0
 800ad32:	2003      	movs	r0, #3
 800ad34:	f012 fa40 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	7a1b      	ldrb	r3, [r3, #8]
 800ad3c:	2b01      	cmp	r3, #1
 800ad3e:	d10e      	bne.n	800ad5e <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	7a5b      	ldrb	r3, [r3, #9]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d001      	beq.n	800ad4c <OnTxData+0x74>
 800ad48:	4b0e      	ldr	r3, [pc, #56]	; (800ad84 <OnTxData+0xac>)
 800ad4a:	e000      	b.n	800ad4e <OnTxData+0x76>
 800ad4c:	4b0e      	ldr	r3, [pc, #56]	; (800ad88 <OnTxData+0xb0>)
 800ad4e:	9300      	str	r3, [sp, #0]
 800ad50:	4b0e      	ldr	r3, [pc, #56]	; (800ad8c <OnTxData+0xb4>)
 800ad52:	2200      	movs	r2, #0
 800ad54:	2100      	movs	r1, #0
 800ad56:	2003      	movs	r0, #3
 800ad58:	f012 fa2e 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800ad5c:	e005      	b.n	800ad6a <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800ad5e:	4b0c      	ldr	r3, [pc, #48]	; (800ad90 <OnTxData+0xb8>)
 800ad60:	2200      	movs	r2, #0
 800ad62:	2100      	movs	r1, #0
 800ad64:	2003      	movs	r0, #3
 800ad66:	f012 fa27 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800ad6a:	bf00      	nop
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	bf00      	nop
 800ad74:	2000056c 	.word	0x2000056c
 800ad78:	0801e2b0 	.word	0x0801e2b0
 800ad7c:	0801e2e4 	.word	0x0801e2e4
 800ad80:	0801e318 	.word	0x0801e318
 800ad84:	0801e328 	.word	0x0801e328
 800ad88:	0801e32c 	.word	0x0801e32c
 800ad8c:	0801e334 	.word	0x0801e334
 800ad90:	0801e348 	.word	0x0801e348

0800ad94 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b082      	sub	sp, #8
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d039      	beq.n	800ae16 <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d11e      	bne.n	800adea <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800adac:	2100      	movs	r1, #0
 800adae:	2004      	movs	r0, #4
 800adb0:	f011 fede 	bl	801cb70 <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800adb4:	481a      	ldr	r0, [pc, #104]	; (800ae20 <OnJoinRequest+0x8c>)
 800adb6:	f011 fff5 	bl	801cda4 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800adba:	4b1a      	ldr	r3, [pc, #104]	; (800ae24 <OnJoinRequest+0x90>)
 800adbc:	2200      	movs	r2, #0
 800adbe:	2100      	movs	r1, #0
 800adc0:	2002      	movs	r0, #2
 800adc2:	f012 f9f9 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	799b      	ldrb	r3, [r3, #6]
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d106      	bne.n	800addc <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800adce:	4b16      	ldr	r3, [pc, #88]	; (800ae28 <OnJoinRequest+0x94>)
 800add0:	2200      	movs	r2, #0
 800add2:	2100      	movs	r1, #0
 800add4:	2002      	movs	r0, #2
 800add6:	f012 f9ef 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800adda:	e01c      	b.n	800ae16 <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800addc:	4b13      	ldr	r3, [pc, #76]	; (800ae2c <OnJoinRequest+0x98>)
 800adde:	2200      	movs	r2, #0
 800ade0:	2100      	movs	r1, #0
 800ade2:	2002      	movs	r0, #2
 800ade4:	f012 f9e8 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800ade8:	e015      	b.n	800ae16 <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800adea:	4b11      	ldr	r3, [pc, #68]	; (800ae30 <OnJoinRequest+0x9c>)
 800adec:	2200      	movs	r2, #0
 800adee:	2100      	movs	r1, #0
 800adf0:	2002      	movs	r0, #2
 800adf2:	f012 f9e1 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	799b      	ldrb	r3, [r3, #6]
 800adfa:	2b02      	cmp	r3, #2
 800adfc:	d10b      	bne.n	800ae16 <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800adfe:	4b0d      	ldr	r3, [pc, #52]	; (800ae34 <OnJoinRequest+0xa0>)
 800ae00:	2200      	movs	r2, #0
 800ae02:	2100      	movs	r1, #0
 800ae04:	2002      	movs	r0, #2
 800ae06:	f012 f9d7 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800ae0a:	4b0b      	ldr	r3, [pc, #44]	; (800ae38 <OnJoinRequest+0xa4>)
 800ae0c:	781b      	ldrb	r3, [r3, #0]
 800ae0e:	2101      	movs	r1, #1
 800ae10:	4618      	mov	r0, r3
 800ae12:	f002 f86d 	bl	800cef0 <LmHandlerJoin>
}
 800ae16:	bf00      	nop
 800ae18:	3708      	adds	r7, #8
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	bf00      	nop
 800ae20:	2000059c 	.word	0x2000059c
 800ae24:	0801e358 	.word	0x0801e358
 800ae28:	0801e370 	.word	0x0801e370
 800ae2c:	0801e390 	.word	0x0801e390
 800ae30:	0801e3b0 	.word	0x0801e3b0
 800ae34:	0801e3cc 	.word	0x0801e3cc
 800ae38:	20000020 	.word	0x20000020

0800ae3c <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800ae3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae3e:	b093      	sub	sp, #76	; 0x4c
 800ae40:	af0c      	add	r7, sp, #48	; 0x30
 800ae42:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800ae44:	697b      	ldr	r3, [r7, #20]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d056      	beq.n	800aef8 <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	785b      	ldrb	r3, [r3, #1]
 800ae4e:	2b02      	cmp	r3, #2
 800ae50:	d008      	beq.n	800ae64 <OnBeaconStatusChange+0x28>
 800ae52:	2b03      	cmp	r3, #3
 800ae54:	d049      	beq.n	800aeea <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800ae56:	4b2b      	ldr	r3, [pc, #172]	; (800af04 <OnBeaconStatusChange+0xc8>)
 800ae58:	2200      	movs	r2, #0
 800ae5a:	2100      	movs	r1, #0
 800ae5c:	2002      	movs	r0, #2
 800ae5e:	f012 f9ab 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800ae62:	e04a      	b.n	800aefa <OnBeaconStatusChange+0xbe>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	7c1b      	ldrb	r3, [r3, #16]
 800ae68:	4618      	mov	r0, r3
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800ae70:	461c      	mov	r4, r3
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800ae78:	461d      	mov	r5, r3
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	68db      	ldr	r3, [r3, #12]
 800ae7e:	697a      	ldr	r2, [r7, #20]
 800ae80:	6852      	ldr	r2, [r2, #4]
 800ae82:	6979      	ldr	r1, [r7, #20]
 800ae84:	7d89      	ldrb	r1, [r1, #22]
 800ae86:	460e      	mov	r6, r1
 800ae88:	6979      	ldr	r1, [r7, #20]
 800ae8a:	7dc9      	ldrb	r1, [r1, #23]
 800ae8c:	6139      	str	r1, [r7, #16]
 800ae8e:	6979      	ldr	r1, [r7, #20]
 800ae90:	7e09      	ldrb	r1, [r1, #24]
 800ae92:	60f9      	str	r1, [r7, #12]
 800ae94:	6979      	ldr	r1, [r7, #20]
 800ae96:	7e49      	ldrb	r1, [r1, #25]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	6979      	ldr	r1, [r7, #20]
 800ae9c:	7e89      	ldrb	r1, [r1, #26]
 800ae9e:	6079      	str	r1, [r7, #4]
 800aea0:	6979      	ldr	r1, [r7, #20]
 800aea2:	7ec9      	ldrb	r1, [r1, #27]
 800aea4:	6039      	str	r1, [r7, #0]
 800aea6:	6979      	ldr	r1, [r7, #20]
 800aea8:	7f09      	ldrb	r1, [r1, #28]
 800aeaa:	910b      	str	r1, [sp, #44]	; 0x2c
 800aeac:	f8d7 c000 	ldr.w	ip, [r7]
 800aeb0:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 800aeb4:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800aeb8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800aebc:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800aec0:	f8cd c020 	str.w	ip, [sp, #32]
 800aec4:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800aec8:	f8cd c01c 	str.w	ip, [sp, #28]
 800aecc:	6939      	ldr	r1, [r7, #16]
 800aece:	9106      	str	r1, [sp, #24]
 800aed0:	9605      	str	r6, [sp, #20]
 800aed2:	9204      	str	r2, [sp, #16]
 800aed4:	9303      	str	r3, [sp, #12]
 800aed6:	9502      	str	r5, [sp, #8]
 800aed8:	9401      	str	r4, [sp, #4]
 800aeda:	9000      	str	r0, [sp, #0]
 800aedc:	4b0a      	ldr	r3, [pc, #40]	; (800af08 <OnBeaconStatusChange+0xcc>)
 800aede:	2200      	movs	r2, #0
 800aee0:	2100      	movs	r1, #0
 800aee2:	2002      	movs	r0, #2
 800aee4:	f012 f968 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800aee8:	e007      	b.n	800aefa <OnBeaconStatusChange+0xbe>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800aeea:	4b08      	ldr	r3, [pc, #32]	; (800af0c <OnBeaconStatusChange+0xd0>)
 800aeec:	2200      	movs	r2, #0
 800aeee:	2100      	movs	r1, #0
 800aef0:	2002      	movs	r0, #2
 800aef2:	f012 f961 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800aef6:	e000      	b.n	800aefa <OnBeaconStatusChange+0xbe>
      }
    }
  }
 800aef8:	bf00      	nop
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800aefa:	bf00      	nop
 800aefc:	371c      	adds	r7, #28
 800aefe:	46bd      	mov	sp, r7
 800af00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af02:	bf00      	nop
 800af04:	0801e3f0 	.word	0x0801e3f0
 800af08:	0801e408 	.word	0x0801e408
 800af0c:	0801e47c 	.word	0x0801e47c

0800af10 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af02      	add	r7, sp, #8
 800af16:	4603      	mov	r3, r0
 800af18:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800af1a:	79fb      	ldrb	r3, [r7, #7]
 800af1c:	4a06      	ldr	r2, [pc, #24]	; (800af38 <OnClassChange+0x28>)
 800af1e:	5cd3      	ldrb	r3, [r2, r3]
 800af20:	9300      	str	r3, [sp, #0]
 800af22:	4b06      	ldr	r3, [pc, #24]	; (800af3c <OnClassChange+0x2c>)
 800af24:	2200      	movs	r2, #0
 800af26:	2100      	movs	r1, #0
 800af28:	2002      	movs	r0, #2
 800af2a:	f012 f945 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800af2e:	bf00      	nop
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	0801e4b8 	.word	0x0801e4b8
 800af3c:	0801e49c 	.word	0x0801e49c

0800af40 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800af44:	2100      	movs	r1, #0
 800af46:	2001      	movs	r0, #1
 800af48:	f011 fe12 	bl	801cb70 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800af4c:	bf00      	nop
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b082      	sub	sp, #8
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800af58:	4a0d      	ldr	r2, [pc, #52]	; (800af90 <OnTxPeriodicityChanged+0x40>)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800af5e:	4b0c      	ldr	r3, [pc, #48]	; (800af90 <OnTxPeriodicityChanged+0x40>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d103      	bne.n	800af6e <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800af66:	4b0a      	ldr	r3, [pc, #40]	; (800af90 <OnTxPeriodicityChanged+0x40>)
 800af68:	f242 7210 	movw	r2, #10000	; 0x2710
 800af6c:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800af6e:	4809      	ldr	r0, [pc, #36]	; (800af94 <OnTxPeriodicityChanged+0x44>)
 800af70:	f011 ff18 	bl	801cda4 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800af74:	4b06      	ldr	r3, [pc, #24]	; (800af90 <OnTxPeriodicityChanged+0x40>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4619      	mov	r1, r3
 800af7a:	4806      	ldr	r0, [pc, #24]	; (800af94 <OnTxPeriodicityChanged+0x44>)
 800af7c:	f011 ff82 	bl	801ce84 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800af80:	4804      	ldr	r0, [pc, #16]	; (800af94 <OnTxPeriodicityChanged+0x44>)
 800af82:	f011 fea1 	bl	801ccc8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800af86:	bf00      	nop
 800af88:	3708      	adds	r7, #8
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}
 800af8e:	bf00      	nop
 800af90:	20000084 	.word	0x20000084
 800af94:	20000448 	.word	0x20000448

0800af98 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800af98:	b480      	push	{r7}
 800af9a:	b083      	sub	sp, #12
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	4603      	mov	r3, r0
 800afa0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800afa2:	4a04      	ldr	r2, [pc, #16]	; (800afb4 <OnTxFrameCtrlChanged+0x1c>)
 800afa4:	79fb      	ldrb	r3, [r7, #7]
 800afa6:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800afa8:	bf00      	nop
 800afaa:	370c      	adds	r7, #12
 800afac:	46bd      	mov	sp, r7
 800afae:	bc80      	pop	{r7}
 800afb0:	4770      	bx	lr
 800afb2:	bf00      	nop
 800afb4:	20000070 	.word	0x20000070

0800afb8 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800afb8:	b480      	push	{r7}
 800afba:	b083      	sub	sp, #12
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	4603      	mov	r3, r0
 800afc0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800afc2:	4a04      	ldr	r2, [pc, #16]	; (800afd4 <OnPingSlotPeriodicityChanged+0x1c>)
 800afc4:	79fb      	ldrb	r3, [r7, #7]
 800afc6:	7313      	strb	r3, [r2, #12]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800afc8:	bf00      	nop
 800afca:	370c      	adds	r7, #12
 800afcc:	46bd      	mov	sp, r7
 800afce:	bc80      	pop	{r7}
 800afd0:	4770      	bx	lr
 800afd2:	bf00      	nop
 800afd4:	20000070 	.word	0x20000070

0800afd8 <OnSystemReset>:

static void OnSystemReset(void)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800afdc:	f002 fcfd 	bl	800d9da <LmHandlerHalt>
 800afe0:	4603      	mov	r3, r0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d106      	bne.n	800aff4 <OnSystemReset+0x1c>
 800afe6:	f002 f805 	bl	800cff4 <LmHandlerJoinStatus>
 800afea:	4603      	mov	r3, r0
 800afec:	2b01      	cmp	r3, #1
 800afee:	d101      	bne.n	800aff4 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800aff0:	f7ff faf4 	bl	800a5dc <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800aff4:	bf00      	nop
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <StopJoin>:

static void StopJoin(void)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800affc:	4817      	ldr	r0, [pc, #92]	; (800b05c <StopJoin+0x64>)
 800affe:	f011 fed1 	bl	801cda4 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800b002:	f002 fcdd 	bl	800d9c0 <LmHandlerStop>
 800b006:	4603      	mov	r3, r0
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d006      	beq.n	800b01a <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800b00c:	4b14      	ldr	r3, [pc, #80]	; (800b060 <StopJoin+0x68>)
 800b00e:	2200      	movs	r2, #0
 800b010:	2100      	movs	r1, #0
 800b012:	2002      	movs	r0, #2
 800b014:	f012 f8d0 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800b018:	e01a      	b.n	800b050 <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800b01a:	4b12      	ldr	r3, [pc, #72]	; (800b064 <StopJoin+0x6c>)
 800b01c:	2200      	movs	r2, #0
 800b01e:	2100      	movs	r1, #0
 800b020:	2002      	movs	r0, #2
 800b022:	f012 f8c9 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800b026:	4b10      	ldr	r3, [pc, #64]	; (800b068 <StopJoin+0x70>)
 800b028:	2201      	movs	r2, #1
 800b02a:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800b02c:	4b0f      	ldr	r3, [pc, #60]	; (800b06c <StopJoin+0x74>)
 800b02e:	2200      	movs	r2, #0
 800b030:	2100      	movs	r1, #0
 800b032:	2002      	movs	r0, #2
 800b034:	f012 f8c0 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800b038:	480d      	ldr	r0, [pc, #52]	; (800b070 <StopJoin+0x78>)
 800b03a:	f001 fddf 	bl	800cbfc <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800b03e:	4b0a      	ldr	r3, [pc, #40]	; (800b068 <StopJoin+0x70>)
 800b040:	781b      	ldrb	r3, [r3, #0]
 800b042:	2101      	movs	r1, #1
 800b044:	4618      	mov	r0, r3
 800b046:	f001 ff53 	bl	800cef0 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800b04a:	4804      	ldr	r0, [pc, #16]	; (800b05c <StopJoin+0x64>)
 800b04c:	f011 fe3c 	bl	801ccc8 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800b050:	4808      	ldr	r0, [pc, #32]	; (800b074 <StopJoin+0x7c>)
 800b052:	f011 fe39 	bl	801ccc8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800b056:	bf00      	nop
 800b058:	bd80      	pop	{r7, pc}
 800b05a:	bf00      	nop
 800b05c:	20000448 	.word	0x20000448
 800b060:	0801e4bc 	.word	0x0801e4bc
 800b064:	0801e4dc 	.word	0x0801e4dc
 800b068:	20000020 	.word	0x20000020
 800b06c:	0801e4f0 	.word	0x0801e4f0
 800b070:	20000070 	.word	0x20000070
 800b074:	20000460 	.word	0x20000460

0800b078 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800b080:	4b05      	ldr	r3, [pc, #20]	; (800b098 <OnStopJoinTimerEvent+0x20>)
 800b082:	781b      	ldrb	r3, [r3, #0]
 800b084:	2b02      	cmp	r3, #2
 800b086:	d103      	bne.n	800b090 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800b088:	2100      	movs	r1, #0
 800b08a:	2008      	movs	r0, #8
 800b08c:	f011 fd70 	bl	801cb70 <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800b090:	bf00      	nop
 800b092:	3708      	adds	r7, #8
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}
 800b098:	20000020 	.word	0x20000020

0800b09c <StoreContext>:

static void StoreContext(void)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b082      	sub	sp, #8
 800b0a0:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800b0a2:	23ff      	movs	r3, #255	; 0xff
 800b0a4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800b0a6:	f002 fca5 	bl	800d9f4 <LmHandlerNvmDataStore>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800b0ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0b2:	f113 0f08 	cmn.w	r3, #8
 800b0b6:	d106      	bne.n	800b0c6 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800b0b8:	4b0a      	ldr	r3, [pc, #40]	; (800b0e4 <StoreContext+0x48>)
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	2100      	movs	r1, #0
 800b0be:	2002      	movs	r0, #2
 800b0c0:	f012 f87a 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800b0c4:	e00a      	b.n	800b0dc <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800b0c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ce:	d105      	bne.n	800b0dc <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800b0d0:	4b05      	ldr	r3, [pc, #20]	; (800b0e8 <StoreContext+0x4c>)
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	2002      	movs	r0, #2
 800b0d8:	f012 f86e 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800b0dc:	bf00      	nop
 800b0de:	3708      	adds	r7, #8
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	0801e510 	.word	0x0801e510
 800b0e8:	0801e528 	.word	0x0801e528

0800b0ec <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b082      	sub	sp, #8
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800b0f6:	79fb      	ldrb	r3, [r7, #7]
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d106      	bne.n	800b10a <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800b0fc:	4b08      	ldr	r3, [pc, #32]	; (800b120 <OnNvmDataChange+0x34>)
 800b0fe:	2200      	movs	r2, #0
 800b100:	2100      	movs	r1, #0
 800b102:	2002      	movs	r0, #2
 800b104:	f012 f858 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800b108:	e005      	b.n	800b116 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800b10a:	4b06      	ldr	r3, [pc, #24]	; (800b124 <OnNvmDataChange+0x38>)
 800b10c:	2200      	movs	r2, #0
 800b10e:	2100      	movs	r1, #0
 800b110:	2002      	movs	r0, #2
 800b112:	f012 f851 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800b116:	bf00      	nop
 800b118:	3708      	adds	r7, #8
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}
 800b11e:	bf00      	nop
 800b120:	0801e540 	.word	0x0801e540
 800b124:	0801e554 	.word	0x0801e554

0800b128 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (HAL_FLASH_Unlock() == HAL_OK)
 800b132:	f7f9 fb5f 	bl	80047f4 <HAL_FLASH_Unlock>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d11c      	bne.n	800b176 <OnStoreContextRequest+0x4e>
  {
    if (FLASH_IF_EraseByPages(PAGE(LORAWAN_NVM_BASE_ADDRESS), 1, 0U) == FLASH_OK)
 800b13c:	4b10      	ldr	r3, [pc, #64]	; (800b180 <OnStoreContextRequest+0x58>)
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	029a      	lsls	r2, r3, #10
 800b142:	4b10      	ldr	r3, [pc, #64]	; (800b184 <OnStoreContextRequest+0x5c>)
 800b144:	4013      	ands	r3, r2
 800b146:	f44f 327c 	mov.w	r2, #258048	; 0x3f000
 800b14a:	fbb2 f1f3 	udiv	r1, r2, r3
 800b14e:	fb01 f303 	mul.w	r3, r1, r3
 800b152:	1ad3      	subs	r3, r2, r3
 800b154:	0adb      	lsrs	r3, r3, #11
 800b156:	2200      	movs	r2, #0
 800b158:	2101      	movs	r1, #1
 800b15a:	4618      	mov	r0, r3
 800b15c:	f7f6 f947 	bl	80013ee <FLASH_IF_EraseByPages>
 800b160:	4603      	mov	r3, r0
 800b162:	2b00      	cmp	r3, #0
 800b164:	d105      	bne.n	800b172 <OnStoreContextRequest+0x4a>
    {
      FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (uint8_t *)nvm, nvm_size, NULL);
 800b166:	2300      	movs	r3, #0
 800b168:	683a      	ldr	r2, [r7, #0]
 800b16a:	6879      	ldr	r1, [r7, #4]
 800b16c:	4806      	ldr	r0, [pc, #24]	; (800b188 <OnStoreContextRequest+0x60>)
 800b16e:	f7f6 f85d 	bl	800122c <FLASH_IF_Write>
    }
    HAL_FLASH_Lock();
 800b172:	f7f9 fb61 	bl	8004838 <HAL_FLASH_Lock>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800b176:	bf00      	nop
 800b178:	3708      	adds	r7, #8
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	1fff75e0 	.word	0x1fff75e0
 800b184:	03fffc00 	.word	0x03fffc00
 800b188:	0803f000 	.word	0x0803f000

0800b18c <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b082      	sub	sp, #8
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  UTIL_MEM_cpy_8(nvm, (void *)LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	b29b      	uxth	r3, r3
 800b19a:	461a      	mov	r2, r3
 800b19c:	4903      	ldr	r1, [pc, #12]	; (800b1ac <OnRestoreContextRequest+0x20>)
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f011 f8c2 	bl	801c328 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800b1a4:	bf00      	nop
 800b1a6:	3708      	adds	r7, #8
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}
 800b1ac:	0803f000 	.word	0x0803f000

0800b1b0 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800b1b4:	4b18      	ldr	r3, [pc, #96]	; (800b218 <LoraInfo_Init+0x68>)
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800b1ba:	4b17      	ldr	r3, [pc, #92]	; (800b218 <LoraInfo_Init+0x68>)
 800b1bc:	2200      	movs	r2, #0
 800b1be:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800b1c0:	4b15      	ldr	r3, [pc, #84]	; (800b218 <LoraInfo_Init+0x68>)
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800b1c6:	4b14      	ldr	r3, [pc, #80]	; (800b218 <LoraInfo_Init+0x68>)
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800b1cc:	4b12      	ldr	r3, [pc, #72]	; (800b218 <LoraInfo_Init+0x68>)
 800b1ce:	685b      	ldr	r3, [r3, #4]
 800b1d0:	f043 0320 	orr.w	r3, r3, #32
 800b1d4:	4a10      	ldr	r2, [pc, #64]	; (800b218 <LoraInfo_Init+0x68>)
 800b1d6:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800b1d8:	4b0f      	ldr	r3, [pc, #60]	; (800b218 <LoraInfo_Init+0x68>)
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1e0:	4a0d      	ldr	r2, [pc, #52]	; (800b218 <LoraInfo_Init+0x68>)
 800b1e2:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800b1e4:	4b0c      	ldr	r3, [pc, #48]	; (800b218 <LoraInfo_Init+0x68>)
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d10c      	bne.n	800b206 <LoraInfo_Init+0x56>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800b1ec:	4b0b      	ldr	r3, [pc, #44]	; (800b21c <LoraInfo_Init+0x6c>)
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	2100      	movs	r1, #0
 800b1f2:	2000      	movs	r0, #0
 800b1f4:	f011 ffe0 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800b1f8:	bf00      	nop
 800b1fa:	f011 ffcb 	bl	801d194 <UTIL_ADV_TRACE_IsBufferEmpty>
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b01      	cmp	r3, #1
 800b202:	d1fa      	bne.n	800b1fa <LoraInfo_Init+0x4a>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800b204:	e7fe      	b.n	800b204 <LoraInfo_Init+0x54>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800b206:	4b04      	ldr	r3, [pc, #16]	; (800b218 <LoraInfo_Init+0x68>)
 800b208:	2200      	movs	r2, #0
 800b20a:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800b20c:	4b02      	ldr	r3, [pc, #8]	; (800b218 <LoraInfo_Init+0x68>)
 800b20e:	2203      	movs	r2, #3
 800b210:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800b212:	bf00      	nop
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	200005b4 	.word	0x200005b4
 800b21c:	0801e568 	.word	0x0801e568

0800b220 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800b220:	b480      	push	{r7}
 800b222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800b224:	4b02      	ldr	r3, [pc, #8]	; (800b230 <LoraInfo_GetPtr+0x10>)
}
 800b226:	4618      	mov	r0, r3
 800b228:	46bd      	mov	sp, r7
 800b22a:	bc80      	pop	{r7}
 800b22c:	4770      	bx	lr
 800b22e:	bf00      	nop
 800b230:	200005b4 	.word	0x200005b4

0800b234 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800b238:	f7f7 fbff 	bl	8002a3a <BSP_RADIO_Init>
 800b23c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b23e:	4618      	mov	r0, r3
 800b240:	bd80      	pop	{r7, pc}

0800b242 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800b242:	b580      	push	{r7, lr}
 800b244:	b082      	sub	sp, #8
 800b246:	af00      	add	r7, sp, #0
 800b248:	4603      	mov	r3, r0
 800b24a:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800b24c:	79fb      	ldrb	r3, [r7, #7]
 800b24e:	4618      	mov	r0, r3
 800b250:	f7f7 fc24 	bl	8002a9c <BSP_RADIO_ConfigRFSwitch>
 800b254:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b256:	4618      	mov	r0, r3
 800b258:	3708      	adds	r7, #8
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}

0800b25e <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800b25e:	b580      	push	{r7, lr}
 800b260:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800b262:	f7f7 fc69 	bl	8002b38 <BSP_RADIO_GetTxConfig>
 800b266:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b268:	4618      	mov	r0, r3
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800b270:	f7f7 fc69 	bl	8002b46 <BSP_RADIO_IsTCXO>
 800b274:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b276:	4618      	mov	r0, r3
 800b278:	bd80      	pop	{r7, pc}

0800b27a <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800b27a:	b580      	push	{r7, lr}
 800b27c:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800b27e:	f7f7 fc69 	bl	8002b54 <BSP_RADIO_IsDCDC>
 800b282:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b284:	4618      	mov	r0, r3
 800b286:	bd80      	pop	{r7, pc}

0800b288 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b082      	sub	sp, #8
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	4603      	mov	r3, r0
 800b290:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800b292:	79fb      	ldrb	r3, [r7, #7]
 800b294:	4618      	mov	r0, r3
 800b296:	f7f7 fc64 	bl	8002b62 <BSP_RADIO_GetRFOMaxPowerConfig>
 800b29a:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800b29c:	4618      	mov	r0, r3
 800b29e:	3708      	adds	r7, #8
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}

0800b2a4 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b082      	sub	sp, #8
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	33f1      	adds	r3, #241	; 0xf1
 800b2b0:	2210      	movs	r2, #16
 800b2b2:	2100      	movs	r1, #0
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f00d fda3 	bl	8018e00 <memset1>
    ctx->M_n = 0;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	22f0      	movs	r2, #240	; 0xf0
 800b2c6:	2100      	movs	r1, #0
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f00d fd99 	bl	8018e00 <memset1>
}
 800b2ce:	bf00      	nop
 800b2d0:	3708      	adds	r7, #8
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b082      	sub	sp, #8
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
 800b2de:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	461a      	mov	r2, r3
 800b2e4:	2110      	movs	r1, #16
 800b2e6:	6838      	ldr	r0, [r7, #0]
 800b2e8:	f000 fe5c 	bl	800bfa4 <lorawan_aes_set_key>
}
 800b2ec:	bf00      	nop
 800b2ee:	3708      	adds	r7, #8
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b08c      	sub	sp, #48	; 0x30
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	60f8      	str	r0, [r7, #12]
 800b2fc:	60b9      	str	r1, [r7, #8]
 800b2fe:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b306:	2b00      	cmp	r3, #0
 800b308:	f000 80a1 	beq.w	800b44e <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b312:	f1c3 0310 	rsb	r3, r3, #16
 800b316:	687a      	ldr	r2, [r7, #4]
 800b318:	4293      	cmp	r3, r2
 800b31a:	bf28      	it	cs
 800b31c:	4613      	movcs	r3, r2
 800b31e:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	f203 1201 	addw	r2, r3, #257	; 0x101
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b32c:	4413      	add	r3, r2
 800b32e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b330:	b292      	uxth	r2, r2
 800b332:	68b9      	ldr	r1, [r7, #8]
 800b334:	4618      	mov	r0, r3
 800b336:	f00d fd28 	bl	8018d8a <memcpy1>
        ctx->M_n += mlen;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800b340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b342:	441a      	add	r2, r3
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b350:	2b0f      	cmp	r3, #15
 800b352:	f240 808d 	bls.w	800b470 <AES_CMAC_Update+0x17c>
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b35a:	429a      	cmp	r2, r3
 800b35c:	f000 8088 	beq.w	800b470 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800b360:	2300      	movs	r3, #0
 800b362:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b364:	e015      	b.n	800b392 <AES_CMAC_Update+0x9e>
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b36a:	4413      	add	r3, r2
 800b36c:	33f1      	adds	r3, #241	; 0xf1
 800b36e:	781a      	ldrb	r2, [r3, #0]
 800b370:	68f9      	ldr	r1, [r7, #12]
 800b372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b374:	440b      	add	r3, r1
 800b376:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b37a:	781b      	ldrb	r3, [r3, #0]
 800b37c:	4053      	eors	r3, r2
 800b37e:	b2d9      	uxtb	r1, r3
 800b380:	68fa      	ldr	r2, [r7, #12]
 800b382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b384:	4413      	add	r3, r2
 800b386:	33f1      	adds	r3, #241	; 0xf1
 800b388:	460a      	mov	r2, r1
 800b38a:	701a      	strb	r2, [r3, #0]
 800b38c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b38e:	3301      	adds	r3, #1
 800b390:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b394:	2b0f      	cmp	r3, #15
 800b396:	dde6      	ble.n	800b366 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800b39e:	f107 0314 	add.w	r3, r7, #20
 800b3a2:	2210      	movs	r2, #16
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	f00d fcf0 	bl	8018d8a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b3aa:	68fa      	ldr	r2, [r7, #12]
 800b3ac:	f107 0114 	add.w	r1, r7, #20
 800b3b0:	f107 0314 	add.w	r3, r7, #20
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f000 fed3 	bl	800c160 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	33f1      	adds	r3, #241	; 0xf1
 800b3be:	f107 0114 	add.w	r1, r7, #20
 800b3c2:	2210      	movs	r2, #16
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f00d fce0 	bl	8018d8a <memcpy1>

        data += mlen;
 800b3ca:	68ba      	ldr	r2, [r7, #8]
 800b3cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ce:	4413      	add	r3, r2
 800b3d0:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800b3d2:	687a      	ldr	r2, [r7, #4]
 800b3d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3d6:	1ad3      	subs	r3, r2, r3
 800b3d8:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800b3da:	e038      	b.n	800b44e <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800b3dc:	2300      	movs	r3, #0
 800b3de:	62bb      	str	r3, [r7, #40]	; 0x28
 800b3e0:	e013      	b.n	800b40a <AES_CMAC_Update+0x116>
 800b3e2:	68fa      	ldr	r2, [r7, #12]
 800b3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3e6:	4413      	add	r3, r2
 800b3e8:	33f1      	adds	r3, #241	; 0xf1
 800b3ea:	781a      	ldrb	r2, [r3, #0]
 800b3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ee:	68b9      	ldr	r1, [r7, #8]
 800b3f0:	440b      	add	r3, r1
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	4053      	eors	r3, r2
 800b3f6:	b2d9      	uxtb	r1, r3
 800b3f8:	68fa      	ldr	r2, [r7, #12]
 800b3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fc:	4413      	add	r3, r2
 800b3fe:	33f1      	adds	r3, #241	; 0xf1
 800b400:	460a      	mov	r2, r1
 800b402:	701a      	strb	r2, [r3, #0]
 800b404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b406:	3301      	adds	r3, #1
 800b408:	62bb      	str	r3, [r7, #40]	; 0x28
 800b40a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b40c:	2b0f      	cmp	r3, #15
 800b40e:	dde8      	ble.n	800b3e2 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800b416:	f107 0314 	add.w	r3, r7, #20
 800b41a:	2210      	movs	r2, #16
 800b41c:	4618      	mov	r0, r3
 800b41e:	f00d fcb4 	bl	8018d8a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b422:	68fa      	ldr	r2, [r7, #12]
 800b424:	f107 0114 	add.w	r1, r7, #20
 800b428:	f107 0314 	add.w	r3, r7, #20
 800b42c:	4618      	mov	r0, r3
 800b42e:	f000 fe97 	bl	800c160 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	33f1      	adds	r3, #241	; 0xf1
 800b436:	f107 0114 	add.w	r1, r7, #20
 800b43a:	2210      	movs	r2, #16
 800b43c:	4618      	mov	r0, r3
 800b43e:	f00d fca4 	bl	8018d8a <memcpy1>

        data += 16;
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	3310      	adds	r3, #16
 800b446:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	3b10      	subs	r3, #16
 800b44c:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2b10      	cmp	r3, #16
 800b452:	d8c3      	bhi.n	800b3dc <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	b292      	uxth	r2, r2
 800b45e:	68b9      	ldr	r1, [r7, #8]
 800b460:	4618      	mov	r0, r3
 800b462:	f00d fc92 	bl	8018d8a <memcpy1>
    ctx->M_n = len;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800b46e:	e000      	b.n	800b472 <AES_CMAC_Update+0x17e>
            return;
 800b470:	bf00      	nop
}
 800b472:	3730      	adds	r7, #48	; 0x30
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b092      	sub	sp, #72	; 0x48
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800b482:	f107 031c 	add.w	r3, r7, #28
 800b486:	2210      	movs	r2, #16
 800b488:	2100      	movs	r1, #0
 800b48a:	4618      	mov	r0, r3
 800b48c:	f00d fcb8 	bl	8018e00 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800b490:	683a      	ldr	r2, [r7, #0]
 800b492:	f107 011c 	add.w	r1, r7, #28
 800b496:	f107 031c 	add.w	r3, r7, #28
 800b49a:	4618      	mov	r0, r3
 800b49c:	f000 fe60 	bl	800c160 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800b4a0:	7f3b      	ldrb	r3, [r7, #28]
 800b4a2:	b25b      	sxtb	r3, r3
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	da30      	bge.n	800b50a <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	647b      	str	r3, [r7, #68]	; 0x44
 800b4ac:	e01b      	b.n	800b4e6 <AES_CMAC_Final+0x6e>
 800b4ae:	f107 021c 	add.w	r2, r7, #28
 800b4b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4b4:	4413      	add	r3, r2
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	005b      	lsls	r3, r3, #1
 800b4ba:	b25a      	sxtb	r2, r3
 800b4bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4be:	3301      	adds	r3, #1
 800b4c0:	3348      	adds	r3, #72	; 0x48
 800b4c2:	443b      	add	r3, r7
 800b4c4:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b4c8:	09db      	lsrs	r3, r3, #7
 800b4ca:	b2db      	uxtb	r3, r3
 800b4cc:	b25b      	sxtb	r3, r3
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	b25b      	sxtb	r3, r3
 800b4d2:	b2d9      	uxtb	r1, r3
 800b4d4:	f107 021c 	add.w	r2, r7, #28
 800b4d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4da:	4413      	add	r3, r2
 800b4dc:	460a      	mov	r2, r1
 800b4de:	701a      	strb	r2, [r3, #0]
 800b4e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	647b      	str	r3, [r7, #68]	; 0x44
 800b4e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4e8:	2b0e      	cmp	r3, #14
 800b4ea:	dde0      	ble.n	800b4ae <AES_CMAC_Final+0x36>
 800b4ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b4f0:	005b      	lsls	r3, r3, #1
 800b4f2:	b2db      	uxtb	r3, r3
 800b4f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800b4f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b4fc:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800b500:	43db      	mvns	r3, r3
 800b502:	b2db      	uxtb	r3, r3
 800b504:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b508:	e027      	b.n	800b55a <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800b50a:	2300      	movs	r3, #0
 800b50c:	643b      	str	r3, [r7, #64]	; 0x40
 800b50e:	e01b      	b.n	800b548 <AES_CMAC_Final+0xd0>
 800b510:	f107 021c 	add.w	r2, r7, #28
 800b514:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b516:	4413      	add	r3, r2
 800b518:	781b      	ldrb	r3, [r3, #0]
 800b51a:	005b      	lsls	r3, r3, #1
 800b51c:	b25a      	sxtb	r2, r3
 800b51e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b520:	3301      	adds	r3, #1
 800b522:	3348      	adds	r3, #72	; 0x48
 800b524:	443b      	add	r3, r7
 800b526:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b52a:	09db      	lsrs	r3, r3, #7
 800b52c:	b2db      	uxtb	r3, r3
 800b52e:	b25b      	sxtb	r3, r3
 800b530:	4313      	orrs	r3, r2
 800b532:	b25b      	sxtb	r3, r3
 800b534:	b2d9      	uxtb	r1, r3
 800b536:	f107 021c 	add.w	r2, r7, #28
 800b53a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b53c:	4413      	add	r3, r2
 800b53e:	460a      	mov	r2, r1
 800b540:	701a      	strb	r2, [r3, #0]
 800b542:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b544:	3301      	adds	r3, #1
 800b546:	643b      	str	r3, [r7, #64]	; 0x40
 800b548:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b54a:	2b0e      	cmp	r3, #14
 800b54c:	dde0      	ble.n	800b510 <AES_CMAC_Final+0x98>
 800b54e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b552:	005b      	lsls	r3, r3, #1
 800b554:	b2db      	uxtb	r3, r3
 800b556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b560:	2b10      	cmp	r3, #16
 800b562:	d11d      	bne.n	800b5a0 <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800b564:	2300      	movs	r3, #0
 800b566:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b568:	e016      	b.n	800b598 <AES_CMAC_Final+0x120>
 800b56a:	683a      	ldr	r2, [r7, #0]
 800b56c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b56e:	4413      	add	r3, r2
 800b570:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b574:	781a      	ldrb	r2, [r3, #0]
 800b576:	f107 011c 	add.w	r1, r7, #28
 800b57a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b57c:	440b      	add	r3, r1
 800b57e:	781b      	ldrb	r3, [r3, #0]
 800b580:	4053      	eors	r3, r2
 800b582:	b2d9      	uxtb	r1, r3
 800b584:	683a      	ldr	r2, [r7, #0]
 800b586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b588:	4413      	add	r3, r2
 800b58a:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b58e:	460a      	mov	r2, r1
 800b590:	701a      	strb	r2, [r3, #0]
 800b592:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b594:	3301      	adds	r3, #1
 800b596:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b59a:	2b0f      	cmp	r3, #15
 800b59c:	dde5      	ble.n	800b56a <AES_CMAC_Final+0xf2>
 800b59e:	e096      	b.n	800b6ce <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800b5a0:	7f3b      	ldrb	r3, [r7, #28]
 800b5a2:	b25b      	sxtb	r3, r3
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	da30      	bge.n	800b60a <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	63bb      	str	r3, [r7, #56]	; 0x38
 800b5ac:	e01b      	b.n	800b5e6 <AES_CMAC_Final+0x16e>
 800b5ae:	f107 021c 	add.w	r2, r7, #28
 800b5b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5b4:	4413      	add	r3, r2
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	005b      	lsls	r3, r3, #1
 800b5ba:	b25a      	sxtb	r2, r3
 800b5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5be:	3301      	adds	r3, #1
 800b5c0:	3348      	adds	r3, #72	; 0x48
 800b5c2:	443b      	add	r3, r7
 800b5c4:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b5c8:	09db      	lsrs	r3, r3, #7
 800b5ca:	b2db      	uxtb	r3, r3
 800b5cc:	b25b      	sxtb	r3, r3
 800b5ce:	4313      	orrs	r3, r2
 800b5d0:	b25b      	sxtb	r3, r3
 800b5d2:	b2d9      	uxtb	r1, r3
 800b5d4:	f107 021c 	add.w	r2, r7, #28
 800b5d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5da:	4413      	add	r3, r2
 800b5dc:	460a      	mov	r2, r1
 800b5de:	701a      	strb	r2, [r3, #0]
 800b5e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	63bb      	str	r3, [r7, #56]	; 0x38
 800b5e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5e8:	2b0e      	cmp	r3, #14
 800b5ea:	dde0      	ble.n	800b5ae <AES_CMAC_Final+0x136>
 800b5ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b5f0:	005b      	lsls	r3, r3, #1
 800b5f2:	b2db      	uxtb	r3, r3
 800b5f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800b5f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b5fc:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800b600:	43db      	mvns	r3, r3
 800b602:	b2db      	uxtb	r3, r3
 800b604:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b608:	e027      	b.n	800b65a <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800b60a:	2300      	movs	r3, #0
 800b60c:	637b      	str	r3, [r7, #52]	; 0x34
 800b60e:	e01b      	b.n	800b648 <AES_CMAC_Final+0x1d0>
 800b610:	f107 021c 	add.w	r2, r7, #28
 800b614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b616:	4413      	add	r3, r2
 800b618:	781b      	ldrb	r3, [r3, #0]
 800b61a:	005b      	lsls	r3, r3, #1
 800b61c:	b25a      	sxtb	r2, r3
 800b61e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b620:	3301      	adds	r3, #1
 800b622:	3348      	adds	r3, #72	; 0x48
 800b624:	443b      	add	r3, r7
 800b626:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b62a:	09db      	lsrs	r3, r3, #7
 800b62c:	b2db      	uxtb	r3, r3
 800b62e:	b25b      	sxtb	r3, r3
 800b630:	4313      	orrs	r3, r2
 800b632:	b25b      	sxtb	r3, r3
 800b634:	b2d9      	uxtb	r1, r3
 800b636:	f107 021c 	add.w	r2, r7, #28
 800b63a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b63c:	4413      	add	r3, r2
 800b63e:	460a      	mov	r2, r1
 800b640:	701a      	strb	r2, [r3, #0]
 800b642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b644:	3301      	adds	r3, #1
 800b646:	637b      	str	r3, [r7, #52]	; 0x34
 800b648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b64a:	2b0e      	cmp	r3, #14
 800b64c:	dde0      	ble.n	800b610 <AES_CMAC_Final+0x198>
 800b64e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b652:	005b      	lsls	r3, r3, #1
 800b654:	b2db      	uxtb	r3, r3
 800b656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b660:	683a      	ldr	r2, [r7, #0]
 800b662:	4413      	add	r3, r2
 800b664:	2280      	movs	r2, #128	; 0x80
 800b666:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800b66a:	e007      	b.n	800b67c <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b672:	683a      	ldr	r2, [r7, #0]
 800b674:	4413      	add	r3, r2
 800b676:	2200      	movs	r2, #0
 800b678:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b682:	1c5a      	adds	r2, r3, #1
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b690:	2b0f      	cmp	r3, #15
 800b692:	d9eb      	bls.n	800b66c <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800b694:	2300      	movs	r3, #0
 800b696:	633b      	str	r3, [r7, #48]	; 0x30
 800b698:	e016      	b.n	800b6c8 <AES_CMAC_Final+0x250>
 800b69a:	683a      	ldr	r2, [r7, #0]
 800b69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b69e:	4413      	add	r3, r2
 800b6a0:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b6a4:	781a      	ldrb	r2, [r3, #0]
 800b6a6:	f107 011c 	add.w	r1, r7, #28
 800b6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ac:	440b      	add	r3, r1
 800b6ae:	781b      	ldrb	r3, [r3, #0]
 800b6b0:	4053      	eors	r3, r2
 800b6b2:	b2d9      	uxtb	r1, r3
 800b6b4:	683a      	ldr	r2, [r7, #0]
 800b6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b8:	4413      	add	r3, r2
 800b6ba:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b6be:	460a      	mov	r2, r1
 800b6c0:	701a      	strb	r2, [r3, #0]
 800b6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c4:	3301      	adds	r3, #1
 800b6c6:	633b      	str	r3, [r7, #48]	; 0x30
 800b6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ca:	2b0f      	cmp	r3, #15
 800b6cc:	dde5      	ble.n	800b69a <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b6d2:	e015      	b.n	800b700 <AES_CMAC_Final+0x288>
 800b6d4:	683a      	ldr	r2, [r7, #0]
 800b6d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6d8:	4413      	add	r3, r2
 800b6da:	33f1      	adds	r3, #241	; 0xf1
 800b6dc:	781a      	ldrb	r2, [r3, #0]
 800b6de:	6839      	ldr	r1, [r7, #0]
 800b6e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e2:	440b      	add	r3, r1
 800b6e4:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b6e8:	781b      	ldrb	r3, [r3, #0]
 800b6ea:	4053      	eors	r3, r2
 800b6ec:	b2d9      	uxtb	r1, r3
 800b6ee:	683a      	ldr	r2, [r7, #0]
 800b6f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f2:	4413      	add	r3, r2
 800b6f4:	33f1      	adds	r3, #241	; 0xf1
 800b6f6:	460a      	mov	r2, r1
 800b6f8:	701a      	strb	r2, [r3, #0]
 800b6fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6fc:	3301      	adds	r3, #1
 800b6fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b702:	2b0f      	cmp	r3, #15
 800b704:	dde6      	ble.n	800b6d4 <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800b70c:	f107 030c 	add.w	r3, r7, #12
 800b710:	2210      	movs	r2, #16
 800b712:	4618      	mov	r0, r3
 800b714:	f00d fb39 	bl	8018d8a <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800b718:	683a      	ldr	r2, [r7, #0]
 800b71a:	f107 030c 	add.w	r3, r7, #12
 800b71e:	6879      	ldr	r1, [r7, #4]
 800b720:	4618      	mov	r0, r3
 800b722:	f000 fd1d 	bl	800c160 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800b726:	f107 031c 	add.w	r3, r7, #28
 800b72a:	2210      	movs	r2, #16
 800b72c:	2100      	movs	r1, #0
 800b72e:	4618      	mov	r0, r3
 800b730:	f00d fb66 	bl	8018e00 <memset1>
}
 800b734:	bf00      	nop
 800b736:	3748      	adds	r7, #72	; 0x48
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}

0800b73c <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
 800b744:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	781a      	ldrb	r2, [r3, #0]
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	3301      	adds	r3, #1
 800b752:	683a      	ldr	r2, [r7, #0]
 800b754:	7852      	ldrb	r2, [r2, #1]
 800b756:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	3302      	adds	r3, #2
 800b75c:	683a      	ldr	r2, [r7, #0]
 800b75e:	7892      	ldrb	r2, [r2, #2]
 800b760:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	3303      	adds	r3, #3
 800b766:	683a      	ldr	r2, [r7, #0]
 800b768:	78d2      	ldrb	r2, [r2, #3]
 800b76a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	3304      	adds	r3, #4
 800b770:	683a      	ldr	r2, [r7, #0]
 800b772:	7912      	ldrb	r2, [r2, #4]
 800b774:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	3305      	adds	r3, #5
 800b77a:	683a      	ldr	r2, [r7, #0]
 800b77c:	7952      	ldrb	r2, [r2, #5]
 800b77e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	3306      	adds	r3, #6
 800b784:	683a      	ldr	r2, [r7, #0]
 800b786:	7992      	ldrb	r2, [r2, #6]
 800b788:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	3307      	adds	r3, #7
 800b78e:	683a      	ldr	r2, [r7, #0]
 800b790:	79d2      	ldrb	r2, [r2, #7]
 800b792:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	3308      	adds	r3, #8
 800b798:	683a      	ldr	r2, [r7, #0]
 800b79a:	7a12      	ldrb	r2, [r2, #8]
 800b79c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	3309      	adds	r3, #9
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	7a52      	ldrb	r2, [r2, #9]
 800b7a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	330a      	adds	r3, #10
 800b7ac:	683a      	ldr	r2, [r7, #0]
 800b7ae:	7a92      	ldrb	r2, [r2, #10]
 800b7b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	330b      	adds	r3, #11
 800b7b6:	683a      	ldr	r2, [r7, #0]
 800b7b8:	7ad2      	ldrb	r2, [r2, #11]
 800b7ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	330c      	adds	r3, #12
 800b7c0:	683a      	ldr	r2, [r7, #0]
 800b7c2:	7b12      	ldrb	r2, [r2, #12]
 800b7c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	330d      	adds	r3, #13
 800b7ca:	683a      	ldr	r2, [r7, #0]
 800b7cc:	7b52      	ldrb	r2, [r2, #13]
 800b7ce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	330e      	adds	r3, #14
 800b7d4:	683a      	ldr	r2, [r7, #0]
 800b7d6:	7b92      	ldrb	r2, [r2, #14]
 800b7d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	330f      	adds	r3, #15
 800b7de:	683a      	ldr	r2, [r7, #0]
 800b7e0:	7bd2      	ldrb	r2, [r2, #15]
 800b7e2:	701a      	strb	r2, [r3, #0]
#endif
}
 800b7e4:	bf00      	nop
 800b7e6:	370c      	adds	r7, #12
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bc80      	pop	{r7}
 800b7ec:	4770      	bx	lr

0800b7ee <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800b7ee:	b480      	push	{r7}
 800b7f0:	b085      	sub	sp, #20
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	60f8      	str	r0, [r7, #12]
 800b7f6:	60b9      	str	r1, [r7, #8]
 800b7f8:	4613      	mov	r3, r2
 800b7fa:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800b7fc:	e007      	b.n	800b80e <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800b7fe:	68ba      	ldr	r2, [r7, #8]
 800b800:	1c53      	adds	r3, r2, #1
 800b802:	60bb      	str	r3, [r7, #8]
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	1c59      	adds	r1, r3, #1
 800b808:	60f9      	str	r1, [r7, #12]
 800b80a:	7812      	ldrb	r2, [r2, #0]
 800b80c:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800b80e:	79fb      	ldrb	r3, [r7, #7]
 800b810:	1e5a      	subs	r2, r3, #1
 800b812:	71fa      	strb	r2, [r7, #7]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1f2      	bne.n	800b7fe <copy_block_nn+0x10>
}
 800b818:	bf00      	nop
 800b81a:	bf00      	nop
 800b81c:	3714      	adds	r7, #20
 800b81e:	46bd      	mov	sp, r7
 800b820:	bc80      	pop	{r7}
 800b822:	4770      	bx	lr

0800b824 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800b824:	b480      	push	{r7}
 800b826:	b083      	sub	sp, #12
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	781a      	ldrb	r2, [r3, #0]
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	4053      	eors	r3, r2
 800b838:	b2da      	uxtb	r2, r3
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	3301      	adds	r3, #1
 800b842:	7819      	ldrb	r1, [r3, #0]
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	3301      	adds	r3, #1
 800b848:	781a      	ldrb	r2, [r3, #0]
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	3301      	adds	r3, #1
 800b84e:	404a      	eors	r2, r1
 800b850:	b2d2      	uxtb	r2, r2
 800b852:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	3302      	adds	r3, #2
 800b858:	7819      	ldrb	r1, [r3, #0]
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	3302      	adds	r3, #2
 800b85e:	781a      	ldrb	r2, [r3, #0]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	3302      	adds	r3, #2
 800b864:	404a      	eors	r2, r1
 800b866:	b2d2      	uxtb	r2, r2
 800b868:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	3303      	adds	r3, #3
 800b86e:	7819      	ldrb	r1, [r3, #0]
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	3303      	adds	r3, #3
 800b874:	781a      	ldrb	r2, [r3, #0]
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	3303      	adds	r3, #3
 800b87a:	404a      	eors	r2, r1
 800b87c:	b2d2      	uxtb	r2, r2
 800b87e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	3304      	adds	r3, #4
 800b884:	7819      	ldrb	r1, [r3, #0]
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	3304      	adds	r3, #4
 800b88a:	781a      	ldrb	r2, [r3, #0]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	3304      	adds	r3, #4
 800b890:	404a      	eors	r2, r1
 800b892:	b2d2      	uxtb	r2, r2
 800b894:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	3305      	adds	r3, #5
 800b89a:	7819      	ldrb	r1, [r3, #0]
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	3305      	adds	r3, #5
 800b8a0:	781a      	ldrb	r2, [r3, #0]
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	3305      	adds	r3, #5
 800b8a6:	404a      	eors	r2, r1
 800b8a8:	b2d2      	uxtb	r2, r2
 800b8aa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	3306      	adds	r3, #6
 800b8b0:	7819      	ldrb	r1, [r3, #0]
 800b8b2:	683b      	ldr	r3, [r7, #0]
 800b8b4:	3306      	adds	r3, #6
 800b8b6:	781a      	ldrb	r2, [r3, #0]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	3306      	adds	r3, #6
 800b8bc:	404a      	eors	r2, r1
 800b8be:	b2d2      	uxtb	r2, r2
 800b8c0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	3307      	adds	r3, #7
 800b8c6:	7819      	ldrb	r1, [r3, #0]
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	3307      	adds	r3, #7
 800b8cc:	781a      	ldrb	r2, [r3, #0]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	3307      	adds	r3, #7
 800b8d2:	404a      	eors	r2, r1
 800b8d4:	b2d2      	uxtb	r2, r2
 800b8d6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	3308      	adds	r3, #8
 800b8dc:	7819      	ldrb	r1, [r3, #0]
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	3308      	adds	r3, #8
 800b8e2:	781a      	ldrb	r2, [r3, #0]
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	3308      	adds	r3, #8
 800b8e8:	404a      	eors	r2, r1
 800b8ea:	b2d2      	uxtb	r2, r2
 800b8ec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	3309      	adds	r3, #9
 800b8f2:	7819      	ldrb	r1, [r3, #0]
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	3309      	adds	r3, #9
 800b8f8:	781a      	ldrb	r2, [r3, #0]
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	3309      	adds	r3, #9
 800b8fe:	404a      	eors	r2, r1
 800b900:	b2d2      	uxtb	r2, r2
 800b902:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	330a      	adds	r3, #10
 800b908:	7819      	ldrb	r1, [r3, #0]
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	330a      	adds	r3, #10
 800b90e:	781a      	ldrb	r2, [r3, #0]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	330a      	adds	r3, #10
 800b914:	404a      	eors	r2, r1
 800b916:	b2d2      	uxtb	r2, r2
 800b918:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	330b      	adds	r3, #11
 800b91e:	7819      	ldrb	r1, [r3, #0]
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	330b      	adds	r3, #11
 800b924:	781a      	ldrb	r2, [r3, #0]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	330b      	adds	r3, #11
 800b92a:	404a      	eors	r2, r1
 800b92c:	b2d2      	uxtb	r2, r2
 800b92e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	330c      	adds	r3, #12
 800b934:	7819      	ldrb	r1, [r3, #0]
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	330c      	adds	r3, #12
 800b93a:	781a      	ldrb	r2, [r3, #0]
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	330c      	adds	r3, #12
 800b940:	404a      	eors	r2, r1
 800b942:	b2d2      	uxtb	r2, r2
 800b944:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	330d      	adds	r3, #13
 800b94a:	7819      	ldrb	r1, [r3, #0]
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	330d      	adds	r3, #13
 800b950:	781a      	ldrb	r2, [r3, #0]
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	330d      	adds	r3, #13
 800b956:	404a      	eors	r2, r1
 800b958:	b2d2      	uxtb	r2, r2
 800b95a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	330e      	adds	r3, #14
 800b960:	7819      	ldrb	r1, [r3, #0]
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	330e      	adds	r3, #14
 800b966:	781a      	ldrb	r2, [r3, #0]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	330e      	adds	r3, #14
 800b96c:	404a      	eors	r2, r1
 800b96e:	b2d2      	uxtb	r2, r2
 800b970:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	330f      	adds	r3, #15
 800b976:	7819      	ldrb	r1, [r3, #0]
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	330f      	adds	r3, #15
 800b97c:	781a      	ldrb	r2, [r3, #0]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	330f      	adds	r3, #15
 800b982:	404a      	eors	r2, r1
 800b984:	b2d2      	uxtb	r2, r2
 800b986:	701a      	strb	r2, [r3, #0]
#endif
}
 800b988:	bf00      	nop
 800b98a:	370c      	adds	r7, #12
 800b98c:	46bd      	mov	sp, r7
 800b98e:	bc80      	pop	{r7}
 800b990:	4770      	bx	lr

0800b992 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800b992:	b480      	push	{r7}
 800b994:	b085      	sub	sp, #20
 800b996:	af00      	add	r7, sp, #0
 800b998:	60f8      	str	r0, [r7, #12]
 800b99a:	60b9      	str	r1, [r7, #8]
 800b99c:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	781a      	ldrb	r2, [r3, #0]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	781b      	ldrb	r3, [r3, #0]
 800b9a6:	4053      	eors	r3, r2
 800b9a8:	b2da      	uxtb	r2, r3
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	3301      	adds	r3, #1
 800b9b2:	7819      	ldrb	r1, [r3, #0]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	3301      	adds	r3, #1
 800b9b8:	781a      	ldrb	r2, [r3, #0]
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	3301      	adds	r3, #1
 800b9be:	404a      	eors	r2, r1
 800b9c0:	b2d2      	uxtb	r2, r2
 800b9c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	3302      	adds	r3, #2
 800b9c8:	7819      	ldrb	r1, [r3, #0]
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	3302      	adds	r3, #2
 800b9ce:	781a      	ldrb	r2, [r3, #0]
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	3302      	adds	r3, #2
 800b9d4:	404a      	eors	r2, r1
 800b9d6:	b2d2      	uxtb	r2, r2
 800b9d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	3303      	adds	r3, #3
 800b9de:	7819      	ldrb	r1, [r3, #0]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	3303      	adds	r3, #3
 800b9e4:	781a      	ldrb	r2, [r3, #0]
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	3303      	adds	r3, #3
 800b9ea:	404a      	eors	r2, r1
 800b9ec:	b2d2      	uxtb	r2, r2
 800b9ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	3304      	adds	r3, #4
 800b9f4:	7819      	ldrb	r1, [r3, #0]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	3304      	adds	r3, #4
 800b9fa:	781a      	ldrb	r2, [r3, #0]
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	3304      	adds	r3, #4
 800ba00:	404a      	eors	r2, r1
 800ba02:	b2d2      	uxtb	r2, r2
 800ba04:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	3305      	adds	r3, #5
 800ba0a:	7819      	ldrb	r1, [r3, #0]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	3305      	adds	r3, #5
 800ba10:	781a      	ldrb	r2, [r3, #0]
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	3305      	adds	r3, #5
 800ba16:	404a      	eors	r2, r1
 800ba18:	b2d2      	uxtb	r2, r2
 800ba1a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	3306      	adds	r3, #6
 800ba20:	7819      	ldrb	r1, [r3, #0]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	3306      	adds	r3, #6
 800ba26:	781a      	ldrb	r2, [r3, #0]
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	3306      	adds	r3, #6
 800ba2c:	404a      	eors	r2, r1
 800ba2e:	b2d2      	uxtb	r2, r2
 800ba30:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	3307      	adds	r3, #7
 800ba36:	7819      	ldrb	r1, [r3, #0]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	3307      	adds	r3, #7
 800ba3c:	781a      	ldrb	r2, [r3, #0]
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	3307      	adds	r3, #7
 800ba42:	404a      	eors	r2, r1
 800ba44:	b2d2      	uxtb	r2, r2
 800ba46:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	3308      	adds	r3, #8
 800ba4c:	7819      	ldrb	r1, [r3, #0]
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	3308      	adds	r3, #8
 800ba52:	781a      	ldrb	r2, [r3, #0]
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	3308      	adds	r3, #8
 800ba58:	404a      	eors	r2, r1
 800ba5a:	b2d2      	uxtb	r2, r2
 800ba5c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800ba5e:	68bb      	ldr	r3, [r7, #8]
 800ba60:	3309      	adds	r3, #9
 800ba62:	7819      	ldrb	r1, [r3, #0]
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	3309      	adds	r3, #9
 800ba68:	781a      	ldrb	r2, [r3, #0]
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	3309      	adds	r3, #9
 800ba6e:	404a      	eors	r2, r1
 800ba70:	b2d2      	uxtb	r2, r2
 800ba72:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	330a      	adds	r3, #10
 800ba78:	7819      	ldrb	r1, [r3, #0]
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	330a      	adds	r3, #10
 800ba7e:	781a      	ldrb	r2, [r3, #0]
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	330a      	adds	r3, #10
 800ba84:	404a      	eors	r2, r1
 800ba86:	b2d2      	uxtb	r2, r2
 800ba88:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	330b      	adds	r3, #11
 800ba8e:	7819      	ldrb	r1, [r3, #0]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	330b      	adds	r3, #11
 800ba94:	781a      	ldrb	r2, [r3, #0]
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	330b      	adds	r3, #11
 800ba9a:	404a      	eors	r2, r1
 800ba9c:	b2d2      	uxtb	r2, r2
 800ba9e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	330c      	adds	r3, #12
 800baa4:	7819      	ldrb	r1, [r3, #0]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	330c      	adds	r3, #12
 800baaa:	781a      	ldrb	r2, [r3, #0]
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	330c      	adds	r3, #12
 800bab0:	404a      	eors	r2, r1
 800bab2:	b2d2      	uxtb	r2, r2
 800bab4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	330d      	adds	r3, #13
 800baba:	7819      	ldrb	r1, [r3, #0]
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	330d      	adds	r3, #13
 800bac0:	781a      	ldrb	r2, [r3, #0]
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	330d      	adds	r3, #13
 800bac6:	404a      	eors	r2, r1
 800bac8:	b2d2      	uxtb	r2, r2
 800baca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	330e      	adds	r3, #14
 800bad0:	7819      	ldrb	r1, [r3, #0]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	330e      	adds	r3, #14
 800bad6:	781a      	ldrb	r2, [r3, #0]
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	330e      	adds	r3, #14
 800badc:	404a      	eors	r2, r1
 800bade:	b2d2      	uxtb	r2, r2
 800bae0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	330f      	adds	r3, #15
 800bae6:	7819      	ldrb	r1, [r3, #0]
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	330f      	adds	r3, #15
 800baec:	781a      	ldrb	r2, [r3, #0]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	330f      	adds	r3, #15
 800baf2:	404a      	eors	r2, r1
 800baf4:	b2d2      	uxtb	r2, r2
 800baf6:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800baf8:	bf00      	nop
 800bafa:	3714      	adds	r7, #20
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bc80      	pop	{r7}
 800bb00:	4770      	bx	lr

0800bb02 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800bb02:	b580      	push	{r7, lr}
 800bb04:	b082      	sub	sp, #8
 800bb06:	af00      	add	r7, sp, #0
 800bb08:	6078      	str	r0, [r7, #4]
 800bb0a:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800bb0c:	6839      	ldr	r1, [r7, #0]
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f7ff fe88 	bl	800b824 <xor_block>
}
 800bb14:	bf00      	nop
 800bb16:	3708      	adds	r7, #8
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800bb1c:	b480      	push	{r7}
 800bb1e:	b085      	sub	sp, #20
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	461a      	mov	r2, r3
 800bb2a:	4b48      	ldr	r3, [pc, #288]	; (800bc4c <shift_sub_rows+0x130>)
 800bb2c:	5c9a      	ldrb	r2, [r3, r2]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	701a      	strb	r2, [r3, #0]
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	3304      	adds	r3, #4
 800bb36:	781b      	ldrb	r3, [r3, #0]
 800bb38:	4619      	mov	r1, r3
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	3304      	adds	r3, #4
 800bb3e:	4a43      	ldr	r2, [pc, #268]	; (800bc4c <shift_sub_rows+0x130>)
 800bb40:	5c52      	ldrb	r2, [r2, r1]
 800bb42:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	3308      	adds	r3, #8
 800bb48:	781b      	ldrb	r3, [r3, #0]
 800bb4a:	4619      	mov	r1, r3
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	3308      	adds	r3, #8
 800bb50:	4a3e      	ldr	r2, [pc, #248]	; (800bc4c <shift_sub_rows+0x130>)
 800bb52:	5c52      	ldrb	r2, [r2, r1]
 800bb54:	701a      	strb	r2, [r3, #0]
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	330c      	adds	r3, #12
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	4619      	mov	r1, r3
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	330c      	adds	r3, #12
 800bb62:	4a3a      	ldr	r2, [pc, #232]	; (800bc4c <shift_sub_rows+0x130>)
 800bb64:	5c52      	ldrb	r2, [r2, r1]
 800bb66:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	785b      	ldrb	r3, [r3, #1]
 800bb6c:	73fb      	strb	r3, [r7, #15]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	3305      	adds	r3, #5
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	4619      	mov	r1, r3
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	3301      	adds	r3, #1
 800bb7a:	4a34      	ldr	r2, [pc, #208]	; (800bc4c <shift_sub_rows+0x130>)
 800bb7c:	5c52      	ldrb	r2, [r2, r1]
 800bb7e:	701a      	strb	r2, [r3, #0]
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	3309      	adds	r3, #9
 800bb84:	781b      	ldrb	r3, [r3, #0]
 800bb86:	4619      	mov	r1, r3
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	3305      	adds	r3, #5
 800bb8c:	4a2f      	ldr	r2, [pc, #188]	; (800bc4c <shift_sub_rows+0x130>)
 800bb8e:	5c52      	ldrb	r2, [r2, r1]
 800bb90:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	330d      	adds	r3, #13
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	4619      	mov	r1, r3
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	3309      	adds	r3, #9
 800bb9e:	4a2b      	ldr	r2, [pc, #172]	; (800bc4c <shift_sub_rows+0x130>)
 800bba0:	5c52      	ldrb	r2, [r2, r1]
 800bba2:	701a      	strb	r2, [r3, #0]
 800bba4:	7bfa      	ldrb	r2, [r7, #15]
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	330d      	adds	r3, #13
 800bbaa:	4928      	ldr	r1, [pc, #160]	; (800bc4c <shift_sub_rows+0x130>)
 800bbac:	5c8a      	ldrb	r2, [r1, r2]
 800bbae:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	789b      	ldrb	r3, [r3, #2]
 800bbb4:	73fb      	strb	r3, [r7, #15]
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	330a      	adds	r3, #10
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	3302      	adds	r3, #2
 800bbc2:	4a22      	ldr	r2, [pc, #136]	; (800bc4c <shift_sub_rows+0x130>)
 800bbc4:	5c52      	ldrb	r2, [r2, r1]
 800bbc6:	701a      	strb	r2, [r3, #0]
 800bbc8:	7bfa      	ldrb	r2, [r7, #15]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	330a      	adds	r3, #10
 800bbce:	491f      	ldr	r1, [pc, #124]	; (800bc4c <shift_sub_rows+0x130>)
 800bbd0:	5c8a      	ldrb	r2, [r1, r2]
 800bbd2:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	799b      	ldrb	r3, [r3, #6]
 800bbd8:	73fb      	strb	r3, [r7, #15]
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	330e      	adds	r3, #14
 800bbde:	781b      	ldrb	r3, [r3, #0]
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	3306      	adds	r3, #6
 800bbe6:	4a19      	ldr	r2, [pc, #100]	; (800bc4c <shift_sub_rows+0x130>)
 800bbe8:	5c52      	ldrb	r2, [r2, r1]
 800bbea:	701a      	strb	r2, [r3, #0]
 800bbec:	7bfa      	ldrb	r2, [r7, #15]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	330e      	adds	r3, #14
 800bbf2:	4916      	ldr	r1, [pc, #88]	; (800bc4c <shift_sub_rows+0x130>)
 800bbf4:	5c8a      	ldrb	r2, [r1, r2]
 800bbf6:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	7bdb      	ldrb	r3, [r3, #15]
 800bbfc:	73fb      	strb	r3, [r7, #15]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	330b      	adds	r3, #11
 800bc02:	781b      	ldrb	r3, [r3, #0]
 800bc04:	4619      	mov	r1, r3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	330f      	adds	r3, #15
 800bc0a:	4a10      	ldr	r2, [pc, #64]	; (800bc4c <shift_sub_rows+0x130>)
 800bc0c:	5c52      	ldrb	r2, [r2, r1]
 800bc0e:	701a      	strb	r2, [r3, #0]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	3307      	adds	r3, #7
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	4619      	mov	r1, r3
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	330b      	adds	r3, #11
 800bc1c:	4a0b      	ldr	r2, [pc, #44]	; (800bc4c <shift_sub_rows+0x130>)
 800bc1e:	5c52      	ldrb	r2, [r2, r1]
 800bc20:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	3303      	adds	r3, #3
 800bc26:	781b      	ldrb	r3, [r3, #0]
 800bc28:	4619      	mov	r1, r3
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	3307      	adds	r3, #7
 800bc2e:	4a07      	ldr	r2, [pc, #28]	; (800bc4c <shift_sub_rows+0x130>)
 800bc30:	5c52      	ldrb	r2, [r2, r1]
 800bc32:	701a      	strb	r2, [r3, #0]
 800bc34:	7bfa      	ldrb	r2, [r7, #15]
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	3303      	adds	r3, #3
 800bc3a:	4904      	ldr	r1, [pc, #16]	; (800bc4c <shift_sub_rows+0x130>)
 800bc3c:	5c8a      	ldrb	r2, [r1, r2]
 800bc3e:	701a      	strb	r2, [r3, #0]
}
 800bc40:	bf00      	nop
 800bc42:	3714      	adds	r7, #20
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bc80      	pop	{r7}
 800bc48:	4770      	bx	lr
 800bc4a:	bf00      	nop
 800bc4c:	0801eb64 	.word	0x0801eb64

0800bc50 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b086      	sub	sp, #24
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800bc58:	f107 0308 	add.w	r3, r7, #8
 800bc5c:	6879      	ldr	r1, [r7, #4]
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f7ff fd6c 	bl	800b73c <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800bc64:	7a3b      	ldrb	r3, [r7, #8]
 800bc66:	461a      	mov	r2, r3
 800bc68:	4b9a      	ldr	r3, [pc, #616]	; (800bed4 <mix_sub_columns+0x284>)
 800bc6a:	5c9a      	ldrb	r2, [r3, r2]
 800bc6c:	7b7b      	ldrb	r3, [r7, #13]
 800bc6e:	4619      	mov	r1, r3
 800bc70:	4b99      	ldr	r3, [pc, #612]	; (800bed8 <mix_sub_columns+0x288>)
 800bc72:	5c5b      	ldrb	r3, [r3, r1]
 800bc74:	4053      	eors	r3, r2
 800bc76:	b2da      	uxtb	r2, r3
 800bc78:	7cbb      	ldrb	r3, [r7, #18]
 800bc7a:	4619      	mov	r1, r3
 800bc7c:	4b97      	ldr	r3, [pc, #604]	; (800bedc <mix_sub_columns+0x28c>)
 800bc7e:	5c5b      	ldrb	r3, [r3, r1]
 800bc80:	4053      	eors	r3, r2
 800bc82:	b2da      	uxtb	r2, r3
 800bc84:	7dfb      	ldrb	r3, [r7, #23]
 800bc86:	4619      	mov	r1, r3
 800bc88:	4b94      	ldr	r3, [pc, #592]	; (800bedc <mix_sub_columns+0x28c>)
 800bc8a:	5c5b      	ldrb	r3, [r3, r1]
 800bc8c:	4053      	eors	r3, r2
 800bc8e:	b2da      	uxtb	r2, r3
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800bc94:	7a3b      	ldrb	r3, [r7, #8]
 800bc96:	461a      	mov	r2, r3
 800bc98:	4b90      	ldr	r3, [pc, #576]	; (800bedc <mix_sub_columns+0x28c>)
 800bc9a:	5c9a      	ldrb	r2, [r3, r2]
 800bc9c:	7b7b      	ldrb	r3, [r7, #13]
 800bc9e:	4619      	mov	r1, r3
 800bca0:	4b8c      	ldr	r3, [pc, #560]	; (800bed4 <mix_sub_columns+0x284>)
 800bca2:	5c5b      	ldrb	r3, [r3, r1]
 800bca4:	4053      	eors	r3, r2
 800bca6:	b2da      	uxtb	r2, r3
 800bca8:	7cbb      	ldrb	r3, [r7, #18]
 800bcaa:	4619      	mov	r1, r3
 800bcac:	4b8a      	ldr	r3, [pc, #552]	; (800bed8 <mix_sub_columns+0x288>)
 800bcae:	5c5b      	ldrb	r3, [r3, r1]
 800bcb0:	4053      	eors	r3, r2
 800bcb2:	b2d9      	uxtb	r1, r3
 800bcb4:	7dfb      	ldrb	r3, [r7, #23]
 800bcb6:	461a      	mov	r2, r3
 800bcb8:	4b88      	ldr	r3, [pc, #544]	; (800bedc <mix_sub_columns+0x28c>)
 800bcba:	5c9a      	ldrb	r2, [r3, r2]
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	404a      	eors	r2, r1
 800bcc2:	b2d2      	uxtb	r2, r2
 800bcc4:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800bcc6:	7a3b      	ldrb	r3, [r7, #8]
 800bcc8:	461a      	mov	r2, r3
 800bcca:	4b84      	ldr	r3, [pc, #528]	; (800bedc <mix_sub_columns+0x28c>)
 800bccc:	5c9a      	ldrb	r2, [r3, r2]
 800bcce:	7b7b      	ldrb	r3, [r7, #13]
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	4b82      	ldr	r3, [pc, #520]	; (800bedc <mix_sub_columns+0x28c>)
 800bcd4:	5c5b      	ldrb	r3, [r3, r1]
 800bcd6:	4053      	eors	r3, r2
 800bcd8:	b2da      	uxtb	r2, r3
 800bcda:	7cbb      	ldrb	r3, [r7, #18]
 800bcdc:	4619      	mov	r1, r3
 800bcde:	4b7d      	ldr	r3, [pc, #500]	; (800bed4 <mix_sub_columns+0x284>)
 800bce0:	5c5b      	ldrb	r3, [r3, r1]
 800bce2:	4053      	eors	r3, r2
 800bce4:	b2d9      	uxtb	r1, r3
 800bce6:	7dfb      	ldrb	r3, [r7, #23]
 800bce8:	461a      	mov	r2, r3
 800bcea:	4b7b      	ldr	r3, [pc, #492]	; (800bed8 <mix_sub_columns+0x288>)
 800bcec:	5c9a      	ldrb	r2, [r3, r2]
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	3302      	adds	r3, #2
 800bcf2:	404a      	eors	r2, r1
 800bcf4:	b2d2      	uxtb	r2, r2
 800bcf6:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800bcf8:	7a3b      	ldrb	r3, [r7, #8]
 800bcfa:	461a      	mov	r2, r3
 800bcfc:	4b76      	ldr	r3, [pc, #472]	; (800bed8 <mix_sub_columns+0x288>)
 800bcfe:	5c9a      	ldrb	r2, [r3, r2]
 800bd00:	7b7b      	ldrb	r3, [r7, #13]
 800bd02:	4619      	mov	r1, r3
 800bd04:	4b75      	ldr	r3, [pc, #468]	; (800bedc <mix_sub_columns+0x28c>)
 800bd06:	5c5b      	ldrb	r3, [r3, r1]
 800bd08:	4053      	eors	r3, r2
 800bd0a:	b2da      	uxtb	r2, r3
 800bd0c:	7cbb      	ldrb	r3, [r7, #18]
 800bd0e:	4619      	mov	r1, r3
 800bd10:	4b72      	ldr	r3, [pc, #456]	; (800bedc <mix_sub_columns+0x28c>)
 800bd12:	5c5b      	ldrb	r3, [r3, r1]
 800bd14:	4053      	eors	r3, r2
 800bd16:	b2d9      	uxtb	r1, r3
 800bd18:	7dfb      	ldrb	r3, [r7, #23]
 800bd1a:	461a      	mov	r2, r3
 800bd1c:	4b6d      	ldr	r3, [pc, #436]	; (800bed4 <mix_sub_columns+0x284>)
 800bd1e:	5c9a      	ldrb	r2, [r3, r2]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	3303      	adds	r3, #3
 800bd24:	404a      	eors	r2, r1
 800bd26:	b2d2      	uxtb	r2, r2
 800bd28:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800bd2a:	7b3b      	ldrb	r3, [r7, #12]
 800bd2c:	461a      	mov	r2, r3
 800bd2e:	4b69      	ldr	r3, [pc, #420]	; (800bed4 <mix_sub_columns+0x284>)
 800bd30:	5c9a      	ldrb	r2, [r3, r2]
 800bd32:	7c7b      	ldrb	r3, [r7, #17]
 800bd34:	4619      	mov	r1, r3
 800bd36:	4b68      	ldr	r3, [pc, #416]	; (800bed8 <mix_sub_columns+0x288>)
 800bd38:	5c5b      	ldrb	r3, [r3, r1]
 800bd3a:	4053      	eors	r3, r2
 800bd3c:	b2da      	uxtb	r2, r3
 800bd3e:	7dbb      	ldrb	r3, [r7, #22]
 800bd40:	4619      	mov	r1, r3
 800bd42:	4b66      	ldr	r3, [pc, #408]	; (800bedc <mix_sub_columns+0x28c>)
 800bd44:	5c5b      	ldrb	r3, [r3, r1]
 800bd46:	4053      	eors	r3, r2
 800bd48:	b2d9      	uxtb	r1, r3
 800bd4a:	7afb      	ldrb	r3, [r7, #11]
 800bd4c:	461a      	mov	r2, r3
 800bd4e:	4b63      	ldr	r3, [pc, #396]	; (800bedc <mix_sub_columns+0x28c>)
 800bd50:	5c9a      	ldrb	r2, [r3, r2]
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	3304      	adds	r3, #4
 800bd56:	404a      	eors	r2, r1
 800bd58:	b2d2      	uxtb	r2, r2
 800bd5a:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800bd5c:	7b3b      	ldrb	r3, [r7, #12]
 800bd5e:	461a      	mov	r2, r3
 800bd60:	4b5e      	ldr	r3, [pc, #376]	; (800bedc <mix_sub_columns+0x28c>)
 800bd62:	5c9a      	ldrb	r2, [r3, r2]
 800bd64:	7c7b      	ldrb	r3, [r7, #17]
 800bd66:	4619      	mov	r1, r3
 800bd68:	4b5a      	ldr	r3, [pc, #360]	; (800bed4 <mix_sub_columns+0x284>)
 800bd6a:	5c5b      	ldrb	r3, [r3, r1]
 800bd6c:	4053      	eors	r3, r2
 800bd6e:	b2da      	uxtb	r2, r3
 800bd70:	7dbb      	ldrb	r3, [r7, #22]
 800bd72:	4619      	mov	r1, r3
 800bd74:	4b58      	ldr	r3, [pc, #352]	; (800bed8 <mix_sub_columns+0x288>)
 800bd76:	5c5b      	ldrb	r3, [r3, r1]
 800bd78:	4053      	eors	r3, r2
 800bd7a:	b2d9      	uxtb	r1, r3
 800bd7c:	7afb      	ldrb	r3, [r7, #11]
 800bd7e:	461a      	mov	r2, r3
 800bd80:	4b56      	ldr	r3, [pc, #344]	; (800bedc <mix_sub_columns+0x28c>)
 800bd82:	5c9a      	ldrb	r2, [r3, r2]
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	3305      	adds	r3, #5
 800bd88:	404a      	eors	r2, r1
 800bd8a:	b2d2      	uxtb	r2, r2
 800bd8c:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800bd8e:	7b3b      	ldrb	r3, [r7, #12]
 800bd90:	461a      	mov	r2, r3
 800bd92:	4b52      	ldr	r3, [pc, #328]	; (800bedc <mix_sub_columns+0x28c>)
 800bd94:	5c9a      	ldrb	r2, [r3, r2]
 800bd96:	7c7b      	ldrb	r3, [r7, #17]
 800bd98:	4619      	mov	r1, r3
 800bd9a:	4b50      	ldr	r3, [pc, #320]	; (800bedc <mix_sub_columns+0x28c>)
 800bd9c:	5c5b      	ldrb	r3, [r3, r1]
 800bd9e:	4053      	eors	r3, r2
 800bda0:	b2da      	uxtb	r2, r3
 800bda2:	7dbb      	ldrb	r3, [r7, #22]
 800bda4:	4619      	mov	r1, r3
 800bda6:	4b4b      	ldr	r3, [pc, #300]	; (800bed4 <mix_sub_columns+0x284>)
 800bda8:	5c5b      	ldrb	r3, [r3, r1]
 800bdaa:	4053      	eors	r3, r2
 800bdac:	b2d9      	uxtb	r1, r3
 800bdae:	7afb      	ldrb	r3, [r7, #11]
 800bdb0:	461a      	mov	r2, r3
 800bdb2:	4b49      	ldr	r3, [pc, #292]	; (800bed8 <mix_sub_columns+0x288>)
 800bdb4:	5c9a      	ldrb	r2, [r3, r2]
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	3306      	adds	r3, #6
 800bdba:	404a      	eors	r2, r1
 800bdbc:	b2d2      	uxtb	r2, r2
 800bdbe:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800bdc0:	7b3b      	ldrb	r3, [r7, #12]
 800bdc2:	461a      	mov	r2, r3
 800bdc4:	4b44      	ldr	r3, [pc, #272]	; (800bed8 <mix_sub_columns+0x288>)
 800bdc6:	5c9a      	ldrb	r2, [r3, r2]
 800bdc8:	7c7b      	ldrb	r3, [r7, #17]
 800bdca:	4619      	mov	r1, r3
 800bdcc:	4b43      	ldr	r3, [pc, #268]	; (800bedc <mix_sub_columns+0x28c>)
 800bdce:	5c5b      	ldrb	r3, [r3, r1]
 800bdd0:	4053      	eors	r3, r2
 800bdd2:	b2da      	uxtb	r2, r3
 800bdd4:	7dbb      	ldrb	r3, [r7, #22]
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	4b40      	ldr	r3, [pc, #256]	; (800bedc <mix_sub_columns+0x28c>)
 800bdda:	5c5b      	ldrb	r3, [r3, r1]
 800bddc:	4053      	eors	r3, r2
 800bdde:	b2d9      	uxtb	r1, r3
 800bde0:	7afb      	ldrb	r3, [r7, #11]
 800bde2:	461a      	mov	r2, r3
 800bde4:	4b3b      	ldr	r3, [pc, #236]	; (800bed4 <mix_sub_columns+0x284>)
 800bde6:	5c9a      	ldrb	r2, [r3, r2]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	3307      	adds	r3, #7
 800bdec:	404a      	eors	r2, r1
 800bdee:	b2d2      	uxtb	r2, r2
 800bdf0:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800bdf2:	7c3b      	ldrb	r3, [r7, #16]
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	4b37      	ldr	r3, [pc, #220]	; (800bed4 <mix_sub_columns+0x284>)
 800bdf8:	5c9a      	ldrb	r2, [r3, r2]
 800bdfa:	7d7b      	ldrb	r3, [r7, #21]
 800bdfc:	4619      	mov	r1, r3
 800bdfe:	4b36      	ldr	r3, [pc, #216]	; (800bed8 <mix_sub_columns+0x288>)
 800be00:	5c5b      	ldrb	r3, [r3, r1]
 800be02:	4053      	eors	r3, r2
 800be04:	b2da      	uxtb	r2, r3
 800be06:	7abb      	ldrb	r3, [r7, #10]
 800be08:	4619      	mov	r1, r3
 800be0a:	4b34      	ldr	r3, [pc, #208]	; (800bedc <mix_sub_columns+0x28c>)
 800be0c:	5c5b      	ldrb	r3, [r3, r1]
 800be0e:	4053      	eors	r3, r2
 800be10:	b2d9      	uxtb	r1, r3
 800be12:	7bfb      	ldrb	r3, [r7, #15]
 800be14:	461a      	mov	r2, r3
 800be16:	4b31      	ldr	r3, [pc, #196]	; (800bedc <mix_sub_columns+0x28c>)
 800be18:	5c9a      	ldrb	r2, [r3, r2]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	3308      	adds	r3, #8
 800be1e:	404a      	eors	r2, r1
 800be20:	b2d2      	uxtb	r2, r2
 800be22:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800be24:	7c3b      	ldrb	r3, [r7, #16]
 800be26:	461a      	mov	r2, r3
 800be28:	4b2c      	ldr	r3, [pc, #176]	; (800bedc <mix_sub_columns+0x28c>)
 800be2a:	5c9a      	ldrb	r2, [r3, r2]
 800be2c:	7d7b      	ldrb	r3, [r7, #21]
 800be2e:	4619      	mov	r1, r3
 800be30:	4b28      	ldr	r3, [pc, #160]	; (800bed4 <mix_sub_columns+0x284>)
 800be32:	5c5b      	ldrb	r3, [r3, r1]
 800be34:	4053      	eors	r3, r2
 800be36:	b2da      	uxtb	r2, r3
 800be38:	7abb      	ldrb	r3, [r7, #10]
 800be3a:	4619      	mov	r1, r3
 800be3c:	4b26      	ldr	r3, [pc, #152]	; (800bed8 <mix_sub_columns+0x288>)
 800be3e:	5c5b      	ldrb	r3, [r3, r1]
 800be40:	4053      	eors	r3, r2
 800be42:	b2d9      	uxtb	r1, r3
 800be44:	7bfb      	ldrb	r3, [r7, #15]
 800be46:	461a      	mov	r2, r3
 800be48:	4b24      	ldr	r3, [pc, #144]	; (800bedc <mix_sub_columns+0x28c>)
 800be4a:	5c9a      	ldrb	r2, [r3, r2]
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	3309      	adds	r3, #9
 800be50:	404a      	eors	r2, r1
 800be52:	b2d2      	uxtb	r2, r2
 800be54:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800be56:	7c3b      	ldrb	r3, [r7, #16]
 800be58:	461a      	mov	r2, r3
 800be5a:	4b20      	ldr	r3, [pc, #128]	; (800bedc <mix_sub_columns+0x28c>)
 800be5c:	5c9a      	ldrb	r2, [r3, r2]
 800be5e:	7d7b      	ldrb	r3, [r7, #21]
 800be60:	4619      	mov	r1, r3
 800be62:	4b1e      	ldr	r3, [pc, #120]	; (800bedc <mix_sub_columns+0x28c>)
 800be64:	5c5b      	ldrb	r3, [r3, r1]
 800be66:	4053      	eors	r3, r2
 800be68:	b2da      	uxtb	r2, r3
 800be6a:	7abb      	ldrb	r3, [r7, #10]
 800be6c:	4619      	mov	r1, r3
 800be6e:	4b19      	ldr	r3, [pc, #100]	; (800bed4 <mix_sub_columns+0x284>)
 800be70:	5c5b      	ldrb	r3, [r3, r1]
 800be72:	4053      	eors	r3, r2
 800be74:	b2d9      	uxtb	r1, r3
 800be76:	7bfb      	ldrb	r3, [r7, #15]
 800be78:	461a      	mov	r2, r3
 800be7a:	4b17      	ldr	r3, [pc, #92]	; (800bed8 <mix_sub_columns+0x288>)
 800be7c:	5c9a      	ldrb	r2, [r3, r2]
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	330a      	adds	r3, #10
 800be82:	404a      	eors	r2, r1
 800be84:	b2d2      	uxtb	r2, r2
 800be86:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800be88:	7c3b      	ldrb	r3, [r7, #16]
 800be8a:	461a      	mov	r2, r3
 800be8c:	4b12      	ldr	r3, [pc, #72]	; (800bed8 <mix_sub_columns+0x288>)
 800be8e:	5c9a      	ldrb	r2, [r3, r2]
 800be90:	7d7b      	ldrb	r3, [r7, #21]
 800be92:	4619      	mov	r1, r3
 800be94:	4b11      	ldr	r3, [pc, #68]	; (800bedc <mix_sub_columns+0x28c>)
 800be96:	5c5b      	ldrb	r3, [r3, r1]
 800be98:	4053      	eors	r3, r2
 800be9a:	b2da      	uxtb	r2, r3
 800be9c:	7abb      	ldrb	r3, [r7, #10]
 800be9e:	4619      	mov	r1, r3
 800bea0:	4b0e      	ldr	r3, [pc, #56]	; (800bedc <mix_sub_columns+0x28c>)
 800bea2:	5c5b      	ldrb	r3, [r3, r1]
 800bea4:	4053      	eors	r3, r2
 800bea6:	b2d9      	uxtb	r1, r3
 800bea8:	7bfb      	ldrb	r3, [r7, #15]
 800beaa:	461a      	mov	r2, r3
 800beac:	4b09      	ldr	r3, [pc, #36]	; (800bed4 <mix_sub_columns+0x284>)
 800beae:	5c9a      	ldrb	r2, [r3, r2]
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	330b      	adds	r3, #11
 800beb4:	404a      	eors	r2, r1
 800beb6:	b2d2      	uxtb	r2, r2
 800beb8:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800beba:	7d3b      	ldrb	r3, [r7, #20]
 800bebc:	461a      	mov	r2, r3
 800bebe:	4b05      	ldr	r3, [pc, #20]	; (800bed4 <mix_sub_columns+0x284>)
 800bec0:	5c9a      	ldrb	r2, [r3, r2]
 800bec2:	7a7b      	ldrb	r3, [r7, #9]
 800bec4:	4619      	mov	r1, r3
 800bec6:	4b04      	ldr	r3, [pc, #16]	; (800bed8 <mix_sub_columns+0x288>)
 800bec8:	5c5b      	ldrb	r3, [r3, r1]
 800beca:	4053      	eors	r3, r2
 800becc:	b2da      	uxtb	r2, r3
 800bece:	7bbb      	ldrb	r3, [r7, #14]
 800bed0:	4619      	mov	r1, r3
 800bed2:	e005      	b.n	800bee0 <mix_sub_columns+0x290>
 800bed4:	0801ec64 	.word	0x0801ec64
 800bed8:	0801ed64 	.word	0x0801ed64
 800bedc:	0801eb64 	.word	0x0801eb64
 800bee0:	4b2d      	ldr	r3, [pc, #180]	; (800bf98 <mix_sub_columns+0x348>)
 800bee2:	5c5b      	ldrb	r3, [r3, r1]
 800bee4:	4053      	eors	r3, r2
 800bee6:	b2d9      	uxtb	r1, r3
 800bee8:	7cfb      	ldrb	r3, [r7, #19]
 800beea:	461a      	mov	r2, r3
 800beec:	4b2a      	ldr	r3, [pc, #168]	; (800bf98 <mix_sub_columns+0x348>)
 800beee:	5c9a      	ldrb	r2, [r3, r2]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	330c      	adds	r3, #12
 800bef4:	404a      	eors	r2, r1
 800bef6:	b2d2      	uxtb	r2, r2
 800bef8:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800befa:	7d3b      	ldrb	r3, [r7, #20]
 800befc:	461a      	mov	r2, r3
 800befe:	4b26      	ldr	r3, [pc, #152]	; (800bf98 <mix_sub_columns+0x348>)
 800bf00:	5c9a      	ldrb	r2, [r3, r2]
 800bf02:	7a7b      	ldrb	r3, [r7, #9]
 800bf04:	4619      	mov	r1, r3
 800bf06:	4b25      	ldr	r3, [pc, #148]	; (800bf9c <mix_sub_columns+0x34c>)
 800bf08:	5c5b      	ldrb	r3, [r3, r1]
 800bf0a:	4053      	eors	r3, r2
 800bf0c:	b2da      	uxtb	r2, r3
 800bf0e:	7bbb      	ldrb	r3, [r7, #14]
 800bf10:	4619      	mov	r1, r3
 800bf12:	4b23      	ldr	r3, [pc, #140]	; (800bfa0 <mix_sub_columns+0x350>)
 800bf14:	5c5b      	ldrb	r3, [r3, r1]
 800bf16:	4053      	eors	r3, r2
 800bf18:	b2d9      	uxtb	r1, r3
 800bf1a:	7cfb      	ldrb	r3, [r7, #19]
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	4b1e      	ldr	r3, [pc, #120]	; (800bf98 <mix_sub_columns+0x348>)
 800bf20:	5c9a      	ldrb	r2, [r3, r2]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	330d      	adds	r3, #13
 800bf26:	404a      	eors	r2, r1
 800bf28:	b2d2      	uxtb	r2, r2
 800bf2a:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800bf2c:	7d3b      	ldrb	r3, [r7, #20]
 800bf2e:	461a      	mov	r2, r3
 800bf30:	4b19      	ldr	r3, [pc, #100]	; (800bf98 <mix_sub_columns+0x348>)
 800bf32:	5c9a      	ldrb	r2, [r3, r2]
 800bf34:	7a7b      	ldrb	r3, [r7, #9]
 800bf36:	4619      	mov	r1, r3
 800bf38:	4b17      	ldr	r3, [pc, #92]	; (800bf98 <mix_sub_columns+0x348>)
 800bf3a:	5c5b      	ldrb	r3, [r3, r1]
 800bf3c:	4053      	eors	r3, r2
 800bf3e:	b2da      	uxtb	r2, r3
 800bf40:	7bbb      	ldrb	r3, [r7, #14]
 800bf42:	4619      	mov	r1, r3
 800bf44:	4b15      	ldr	r3, [pc, #84]	; (800bf9c <mix_sub_columns+0x34c>)
 800bf46:	5c5b      	ldrb	r3, [r3, r1]
 800bf48:	4053      	eors	r3, r2
 800bf4a:	b2d9      	uxtb	r1, r3
 800bf4c:	7cfb      	ldrb	r3, [r7, #19]
 800bf4e:	461a      	mov	r2, r3
 800bf50:	4b13      	ldr	r3, [pc, #76]	; (800bfa0 <mix_sub_columns+0x350>)
 800bf52:	5c9a      	ldrb	r2, [r3, r2]
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	330e      	adds	r3, #14
 800bf58:	404a      	eors	r2, r1
 800bf5a:	b2d2      	uxtb	r2, r2
 800bf5c:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800bf5e:	7d3b      	ldrb	r3, [r7, #20]
 800bf60:	461a      	mov	r2, r3
 800bf62:	4b0f      	ldr	r3, [pc, #60]	; (800bfa0 <mix_sub_columns+0x350>)
 800bf64:	5c9a      	ldrb	r2, [r3, r2]
 800bf66:	7a7b      	ldrb	r3, [r7, #9]
 800bf68:	4619      	mov	r1, r3
 800bf6a:	4b0b      	ldr	r3, [pc, #44]	; (800bf98 <mix_sub_columns+0x348>)
 800bf6c:	5c5b      	ldrb	r3, [r3, r1]
 800bf6e:	4053      	eors	r3, r2
 800bf70:	b2da      	uxtb	r2, r3
 800bf72:	7bbb      	ldrb	r3, [r7, #14]
 800bf74:	4619      	mov	r1, r3
 800bf76:	4b08      	ldr	r3, [pc, #32]	; (800bf98 <mix_sub_columns+0x348>)
 800bf78:	5c5b      	ldrb	r3, [r3, r1]
 800bf7a:	4053      	eors	r3, r2
 800bf7c:	b2d9      	uxtb	r1, r3
 800bf7e:	7cfb      	ldrb	r3, [r7, #19]
 800bf80:	461a      	mov	r2, r3
 800bf82:	4b06      	ldr	r3, [pc, #24]	; (800bf9c <mix_sub_columns+0x34c>)
 800bf84:	5c9a      	ldrb	r2, [r3, r2]
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	330f      	adds	r3, #15
 800bf8a:	404a      	eors	r2, r1
 800bf8c:	b2d2      	uxtb	r2, r2
 800bf8e:	701a      	strb	r2, [r3, #0]
  }
 800bf90:	bf00      	nop
 800bf92:	3718      	adds	r7, #24
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	0801eb64 	.word	0x0801eb64
 800bf9c:	0801ec64 	.word	0x0801ec64
 800bfa0:	0801ed64 	.word	0x0801ed64

0800bfa4 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b086      	sub	sp, #24
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	460b      	mov	r3, r1
 800bfae:	607a      	str	r2, [r7, #4]
 800bfb0:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800bfb2:	7afb      	ldrb	r3, [r7, #11]
 800bfb4:	3b10      	subs	r3, #16
 800bfb6:	2b10      	cmp	r3, #16
 800bfb8:	bf8c      	ite	hi
 800bfba:	2201      	movhi	r2, #1
 800bfbc:	2200      	movls	r2, #0
 800bfbe:	b2d2      	uxtb	r2, r2
 800bfc0:	2a00      	cmp	r2, #0
 800bfc2:	d10d      	bne.n	800bfe0 <lorawan_aes_set_key+0x3c>
 800bfc4:	2201      	movs	r2, #1
 800bfc6:	fa02 f303 	lsl.w	r3, r2, r3
 800bfca:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800bfce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	bf14      	ite	ne
 800bfd6:	2301      	movne	r3, #1
 800bfd8:	2300      	moveq	r3, #0
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d105      	bne.n	800bfec <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800bfe8:	23ff      	movs	r3, #255	; 0xff
 800bfea:	e0b2      	b.n	800c152 <lorawan_aes_set_key+0x1ae>
        break;
 800bfec:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	7afa      	ldrb	r2, [r7, #11]
 800bff2:	68f9      	ldr	r1, [r7, #12]
 800bff4:	4618      	mov	r0, r3
 800bff6:	f7ff fbfa 	bl	800b7ee <copy_block_nn>
    hi = (keylen + 28) << 2;
 800bffa:	7afb      	ldrb	r3, [r7, #11]
 800bffc:	331c      	adds	r3, #28
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	009b      	lsls	r3, r3, #2
 800c002:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800c004:	7c7b      	ldrb	r3, [r7, #17]
 800c006:	091b      	lsrs	r3, r3, #4
 800c008:	b2db      	uxtb	r3, r3
 800c00a:	3b01      	subs	r3, #1
 800c00c:	b2da      	uxtb	r2, r3
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800c014:	7afb      	ldrb	r3, [r7, #11]
 800c016:	75fb      	strb	r3, [r7, #23]
 800c018:	2301      	movs	r3, #1
 800c01a:	75bb      	strb	r3, [r7, #22]
 800c01c:	e093      	b.n	800c146 <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800c01e:	7dfb      	ldrb	r3, [r7, #23]
 800c020:	3b04      	subs	r3, #4
 800c022:	687a      	ldr	r2, [r7, #4]
 800c024:	5cd3      	ldrb	r3, [r2, r3]
 800c026:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800c028:	7dfb      	ldrb	r3, [r7, #23]
 800c02a:	3b03      	subs	r3, #3
 800c02c:	687a      	ldr	r2, [r7, #4]
 800c02e:	5cd3      	ldrb	r3, [r2, r3]
 800c030:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800c032:	7dfb      	ldrb	r3, [r7, #23]
 800c034:	3b02      	subs	r3, #2
 800c036:	687a      	ldr	r2, [r7, #4]
 800c038:	5cd3      	ldrb	r3, [r2, r3]
 800c03a:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800c03c:	7dfb      	ldrb	r3, [r7, #23]
 800c03e:	3b01      	subs	r3, #1
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	5cd3      	ldrb	r3, [r2, r3]
 800c044:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800c046:	7dfb      	ldrb	r3, [r7, #23]
 800c048:	7afa      	ldrb	r2, [r7, #11]
 800c04a:	fbb3 f1f2 	udiv	r1, r3, r2
 800c04e:	fb01 f202 	mul.w	r2, r1, r2
 800c052:	1a9b      	subs	r3, r3, r2
 800c054:	b2db      	uxtb	r3, r3
 800c056:	2b00      	cmp	r3, #0
 800c058:	d127      	bne.n	800c0aa <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 800c05a:	7d7b      	ldrb	r3, [r7, #21]
 800c05c:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800c05e:	7d3b      	ldrb	r3, [r7, #20]
 800c060:	4a3e      	ldr	r2, [pc, #248]	; (800c15c <lorawan_aes_set_key+0x1b8>)
 800c062:	5cd2      	ldrb	r2, [r2, r3]
 800c064:	7dbb      	ldrb	r3, [r7, #22]
 800c066:	4053      	eors	r3, r2
 800c068:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800c06a:	7cfb      	ldrb	r3, [r7, #19]
 800c06c:	4a3b      	ldr	r2, [pc, #236]	; (800c15c <lorawan_aes_set_key+0x1b8>)
 800c06e:	5cd3      	ldrb	r3, [r2, r3]
 800c070:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800c072:	7cbb      	ldrb	r3, [r7, #18]
 800c074:	4a39      	ldr	r2, [pc, #228]	; (800c15c <lorawan_aes_set_key+0x1b8>)
 800c076:	5cd3      	ldrb	r3, [r2, r3]
 800c078:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800c07a:	7c3b      	ldrb	r3, [r7, #16]
 800c07c:	4a37      	ldr	r2, [pc, #220]	; (800c15c <lorawan_aes_set_key+0x1b8>)
 800c07e:	5cd3      	ldrb	r3, [r2, r3]
 800c080:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800c082:	7dbb      	ldrb	r3, [r7, #22]
 800c084:	005b      	lsls	r3, r3, #1
 800c086:	b25a      	sxtb	r2, r3
 800c088:	7dbb      	ldrb	r3, [r7, #22]
 800c08a:	09db      	lsrs	r3, r3, #7
 800c08c:	b2db      	uxtb	r3, r3
 800c08e:	4619      	mov	r1, r3
 800c090:	0049      	lsls	r1, r1, #1
 800c092:	440b      	add	r3, r1
 800c094:	4619      	mov	r1, r3
 800c096:	00c8      	lsls	r0, r1, #3
 800c098:	4619      	mov	r1, r3
 800c09a:	4603      	mov	r3, r0
 800c09c:	440b      	add	r3, r1
 800c09e:	b2db      	uxtb	r3, r3
 800c0a0:	b25b      	sxtb	r3, r3
 800c0a2:	4053      	eors	r3, r2
 800c0a4:	b25b      	sxtb	r3, r3
 800c0a6:	75bb      	strb	r3, [r7, #22]
 800c0a8:	e01c      	b.n	800c0e4 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800c0aa:	7afb      	ldrb	r3, [r7, #11]
 800c0ac:	2b18      	cmp	r3, #24
 800c0ae:	d919      	bls.n	800c0e4 <lorawan_aes_set_key+0x140>
 800c0b0:	7dfb      	ldrb	r3, [r7, #23]
 800c0b2:	7afa      	ldrb	r2, [r7, #11]
 800c0b4:	fbb3 f1f2 	udiv	r1, r3, r2
 800c0b8:	fb01 f202 	mul.w	r2, r1, r2
 800c0bc:	1a9b      	subs	r3, r3, r2
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	2b10      	cmp	r3, #16
 800c0c2:	d10f      	bne.n	800c0e4 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 800c0c4:	7d7b      	ldrb	r3, [r7, #21]
 800c0c6:	4a25      	ldr	r2, [pc, #148]	; (800c15c <lorawan_aes_set_key+0x1b8>)
 800c0c8:	5cd3      	ldrb	r3, [r2, r3]
 800c0ca:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800c0cc:	7d3b      	ldrb	r3, [r7, #20]
 800c0ce:	4a23      	ldr	r2, [pc, #140]	; (800c15c <lorawan_aes_set_key+0x1b8>)
 800c0d0:	5cd3      	ldrb	r3, [r2, r3]
 800c0d2:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800c0d4:	7cfb      	ldrb	r3, [r7, #19]
 800c0d6:	4a21      	ldr	r2, [pc, #132]	; (800c15c <lorawan_aes_set_key+0x1b8>)
 800c0d8:	5cd3      	ldrb	r3, [r2, r3]
 800c0da:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800c0dc:	7cbb      	ldrb	r3, [r7, #18]
 800c0de:	4a1f      	ldr	r2, [pc, #124]	; (800c15c <lorawan_aes_set_key+0x1b8>)
 800c0e0:	5cd3      	ldrb	r3, [r2, r3]
 800c0e2:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800c0e4:	7dfa      	ldrb	r2, [r7, #23]
 800c0e6:	7afb      	ldrb	r3, [r7, #11]
 800c0e8:	1ad3      	subs	r3, r2, r3
 800c0ea:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800c0ec:	7c3b      	ldrb	r3, [r7, #16]
 800c0ee:	687a      	ldr	r2, [r7, #4]
 800c0f0:	5cd1      	ldrb	r1, [r2, r3]
 800c0f2:	7dfb      	ldrb	r3, [r7, #23]
 800c0f4:	7d7a      	ldrb	r2, [r7, #21]
 800c0f6:	404a      	eors	r2, r1
 800c0f8:	b2d1      	uxtb	r1, r2
 800c0fa:	687a      	ldr	r2, [r7, #4]
 800c0fc:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800c0fe:	7c3b      	ldrb	r3, [r7, #16]
 800c100:	3301      	adds	r3, #1
 800c102:	687a      	ldr	r2, [r7, #4]
 800c104:	5cd1      	ldrb	r1, [r2, r3]
 800c106:	7dfb      	ldrb	r3, [r7, #23]
 800c108:	3301      	adds	r3, #1
 800c10a:	7d3a      	ldrb	r2, [r7, #20]
 800c10c:	404a      	eors	r2, r1
 800c10e:	b2d1      	uxtb	r1, r2
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800c114:	7c3b      	ldrb	r3, [r7, #16]
 800c116:	3302      	adds	r3, #2
 800c118:	687a      	ldr	r2, [r7, #4]
 800c11a:	5cd1      	ldrb	r1, [r2, r3]
 800c11c:	7dfb      	ldrb	r3, [r7, #23]
 800c11e:	3302      	adds	r3, #2
 800c120:	7cfa      	ldrb	r2, [r7, #19]
 800c122:	404a      	eors	r2, r1
 800c124:	b2d1      	uxtb	r1, r2
 800c126:	687a      	ldr	r2, [r7, #4]
 800c128:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800c12a:	7c3b      	ldrb	r3, [r7, #16]
 800c12c:	3303      	adds	r3, #3
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	5cd1      	ldrb	r1, [r2, r3]
 800c132:	7dfb      	ldrb	r3, [r7, #23]
 800c134:	3303      	adds	r3, #3
 800c136:	7cba      	ldrb	r2, [r7, #18]
 800c138:	404a      	eors	r2, r1
 800c13a:	b2d1      	uxtb	r1, r2
 800c13c:	687a      	ldr	r2, [r7, #4]
 800c13e:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800c140:	7dfb      	ldrb	r3, [r7, #23]
 800c142:	3304      	adds	r3, #4
 800c144:	75fb      	strb	r3, [r7, #23]
 800c146:	7dfa      	ldrb	r2, [r7, #23]
 800c148:	7c7b      	ldrb	r3, [r7, #17]
 800c14a:	429a      	cmp	r2, r3
 800c14c:	f4ff af67 	bcc.w	800c01e <lorawan_aes_set_key+0x7a>
    }
    return 0;
 800c150:	2300      	movs	r3, #0
}
 800c152:	4618      	mov	r0, r3
 800c154:	3718      	adds	r7, #24
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
 800c15a:	bf00      	nop
 800c15c:	0801eb64 	.word	0x0801eb64

0800c160 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b08a      	sub	sp, #40	; 0x28
 800c164:	af00      	add	r7, sp, #0
 800c166:	60f8      	str	r0, [r7, #12]
 800c168:	60b9      	str	r1, [r7, #8]
 800c16a:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800c172:	2b00      	cmp	r3, #0
 800c174:	d038      	beq.n	800c1e8 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800c176:	687a      	ldr	r2, [r7, #4]
 800c178:	f107 0314 	add.w	r3, r7, #20
 800c17c:	68f9      	ldr	r1, [r7, #12]
 800c17e:	4618      	mov	r0, r3
 800c180:	f7ff fc07 	bl	800b992 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800c184:	2301      	movs	r3, #1
 800c186:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c18a:	e014      	b.n	800c1b6 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800c18c:	f107 0314 	add.w	r3, r7, #20
 800c190:	4618      	mov	r0, r3
 800c192:	f7ff fd5d 	bl	800bc50 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c19c:	0112      	lsls	r2, r2, #4
 800c19e:	441a      	add	r2, r3
 800c1a0:	f107 0314 	add.w	r3, r7, #20
 800c1a4:	4611      	mov	r1, r2
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	f7ff fcab 	bl	800bb02 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800c1ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1b0:	3301      	adds	r3, #1
 800c1b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800c1bc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c1c0:	429a      	cmp	r2, r3
 800c1c2:	d3e3      	bcc.n	800c18c <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800c1c4:	f107 0314 	add.w	r3, r7, #20
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	f7ff fca7 	bl	800bb1c <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c1d4:	0112      	lsls	r2, r2, #4
 800c1d6:	441a      	add	r2, r3
 800c1d8:	f107 0314 	add.w	r3, r7, #20
 800c1dc:	4619      	mov	r1, r3
 800c1de:	68b8      	ldr	r0, [r7, #8]
 800c1e0:	f7ff fbd7 	bl	800b992 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	e000      	b.n	800c1ea <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800c1e8:	23ff      	movs	r3, #255	; 0xff
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3728      	adds	r7, #40	; 0x28
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
	...

0800c1f4 <PrintKey>:
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac);

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t key )
{
 800c1f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1f6:	b09d      	sub	sp, #116	; 0x74
 800c1f8:	af10      	add	r7, sp, #64	; 0x40
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800c200:	2306      	movs	r3, #6
 800c202:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    Key_t *keyItem;
    retval = SecureElementGetKeyByID(key, &keyItem);
 800c206:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c20a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c20e:	4611      	mov	r1, r2
 800c210:	4618      	mov	r0, r3
 800c212:	f000 f9af 	bl	800c574 <SecureElementGetKeyByID>
 800c216:	4603      	mov	r3, r0
 800c218:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
#else
    uint8_t extractable_key[16] = {0};
    retval = SecureElementGetKeyByID(key, (uint8_t*)extractable_key);
#endif /* LORAWAN_KMS */
    if (retval == SECURE_ELEMENT_SUCCESS)
 800c21c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c220:	2b00      	cmp	r3, #0
 800c222:	f040 80b0 	bne.w	800c386 <PrintKey+0x192>
    {
        if (key == APP_KEY)
 800c226:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d106      	bne.n	800c23c <PrintKey+0x48>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 800c22e:	4b58      	ldr	r3, [pc, #352]	; (800c390 <PrintKey+0x19c>)
 800c230:	2200      	movs	r2, #0
 800c232:	2100      	movs	r1, #0
 800c234:	2002      	movs	r0, #2
 800c236:	f010 ffbf 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800c23a:	e056      	b.n	800c2ea <PrintKey+0xf6>
        }
        else if (key == NWK_KEY)
 800c23c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c240:	2b01      	cmp	r3, #1
 800c242:	d106      	bne.n	800c252 <PrintKey+0x5e>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 800c244:	4b53      	ldr	r3, [pc, #332]	; (800c394 <PrintKey+0x1a0>)
 800c246:	2200      	movs	r2, #0
 800c248:	2100      	movs	r1, #0
 800c24a:	2002      	movs	r0, #2
 800c24c:	f010 ffb4 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800c250:	e04b      	b.n	800c2ea <PrintKey+0xf6>
        }
        else if (key == APP_S_KEY)
 800c252:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c256:	2b03      	cmp	r3, #3
 800c258:	d106      	bne.n	800c268 <PrintKey+0x74>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 800c25a:	4b4f      	ldr	r3, [pc, #316]	; (800c398 <PrintKey+0x1a4>)
 800c25c:	2200      	movs	r2, #0
 800c25e:	2100      	movs	r1, #0
 800c260:	2002      	movs	r0, #2
 800c262:	f010 ffa9 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800c266:	e040      	b.n	800c2ea <PrintKey+0xf6>
        }
        else if (key == NWK_S_KEY)
 800c268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c26c:	2b02      	cmp	r3, #2
 800c26e:	d106      	bne.n	800c27e <PrintKey+0x8a>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 800c270:	4b4a      	ldr	r3, [pc, #296]	; (800c39c <PrintKey+0x1a8>)
 800c272:	2200      	movs	r2, #0
 800c274:	2100      	movs	r1, #0
 800c276:	2002      	movs	r0, #2
 800c278:	f010 ff9e 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800c27c:	e035      	b.n	800c2ea <PrintKey+0xf6>
        }
        else if (key == MC_ROOT_KEY)
 800c27e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c282:	2b04      	cmp	r3, #4
 800c284:	d106      	bne.n	800c294 <PrintKey+0xa0>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 800c286:	4b46      	ldr	r3, [pc, #280]	; (800c3a0 <PrintKey+0x1ac>)
 800c288:	2200      	movs	r2, #0
 800c28a:	2100      	movs	r1, #0
 800c28c:	2002      	movs	r0, #2
 800c28e:	f010 ff93 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800c292:	e02a      	b.n	800c2ea <PrintKey+0xf6>
        }
        else if (key == MC_KE_KEY)
 800c294:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c298:	2b7f      	cmp	r3, #127	; 0x7f
 800c29a:	d106      	bne.n	800c2aa <PrintKey+0xb6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 800c29c:	4b41      	ldr	r3, [pc, #260]	; (800c3a4 <PrintKey+0x1b0>)
 800c29e:	2200      	movs	r2, #0
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	2002      	movs	r0, #2
 800c2a4:	f010 ff88 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800c2a8:	e01f      	b.n	800c2ea <PrintKey+0xf6>
        }
        else if (key == MC_KEY_0)
 800c2aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2ae:	2b80      	cmp	r3, #128	; 0x80
 800c2b0:	d106      	bne.n	800c2c0 <PrintKey+0xcc>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 800c2b2:	4b3d      	ldr	r3, [pc, #244]	; (800c3a8 <PrintKey+0x1b4>)
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	2100      	movs	r1, #0
 800c2b8:	2002      	movs	r0, #2
 800c2ba:	f010 ff7d 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800c2be:	e014      	b.n	800c2ea <PrintKey+0xf6>
        }
        else if (key == MC_APP_S_KEY_0)
 800c2c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2c4:	2b81      	cmp	r3, #129	; 0x81
 800c2c6:	d106      	bne.n	800c2d6 <PrintKey+0xe2>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 800c2c8:	4b38      	ldr	r3, [pc, #224]	; (800c3ac <PrintKey+0x1b8>)
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	2100      	movs	r1, #0
 800c2ce:	2002      	movs	r0, #2
 800c2d0:	f010 ff72 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 800c2d4:	e009      	b.n	800c2ea <PrintKey+0xf6>
        }
        else if (key == MC_NWK_S_KEY_0)
 800c2d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2da:	2b82      	cmp	r3, #130	; 0x82
 800c2dc:	d105      	bne.n	800c2ea <PrintKey+0xf6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 800c2de:	4b34      	ldr	r3, [pc, #208]	; (800c3b0 <PrintKey+0x1bc>)
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	2100      	movs	r1, #0
 800c2e4:	2002      	movs	r0, #2
 800c2e6:	f010 ff67 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        }
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c2ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2ec:	785b      	ldrb	r3, [r3, #1]
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2f2:	789b      	ldrb	r3, [r3, #2]
 800c2f4:	461c      	mov	r4, r3
 800c2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2f8:	78db      	ldrb	r3, [r3, #3]
 800c2fa:	461d      	mov	r5, r3
 800c2fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2fe:	791b      	ldrb	r3, [r3, #4]
 800c300:	461e      	mov	r6, r3
 800c302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c304:	795b      	ldrb	r3, [r3, #5]
 800c306:	623b      	str	r3, [r7, #32]
 800c308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c30a:	799b      	ldrb	r3, [r3, #6]
 800c30c:	61fb      	str	r3, [r7, #28]
 800c30e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c310:	79db      	ldrb	r3, [r3, #7]
 800c312:	61bb      	str	r3, [r7, #24]
 800c314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c316:	7a1b      	ldrb	r3, [r3, #8]
 800c318:	617b      	str	r3, [r7, #20]
 800c31a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c31c:	7a5b      	ldrb	r3, [r3, #9]
 800c31e:	613b      	str	r3, [r7, #16]
 800c320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c322:	7a9b      	ldrb	r3, [r3, #10]
 800c324:	60fb      	str	r3, [r7, #12]
 800c326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c328:	7adb      	ldrb	r3, [r3, #11]
 800c32a:	60bb      	str	r3, [r7, #8]
 800c32c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c32e:	7b1b      	ldrb	r3, [r3, #12]
 800c330:	607b      	str	r3, [r7, #4]
 800c332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c334:	7b5b      	ldrb	r3, [r3, #13]
 800c336:	603b      	str	r3, [r7, #0]
 800c338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c33a:	7b9b      	ldrb	r3, [r3, #14]
 800c33c:	4619      	mov	r1, r3
 800c33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c340:	7bdb      	ldrb	r3, [r3, #15]
 800c342:	461a      	mov	r2, r3
 800c344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c346:	7c1b      	ldrb	r3, [r3, #16]
 800c348:	930f      	str	r3, [sp, #60]	; 0x3c
 800c34a:	920e      	str	r2, [sp, #56]	; 0x38
 800c34c:	910d      	str	r1, [sp, #52]	; 0x34
 800c34e:	683a      	ldr	r2, [r7, #0]
 800c350:	920c      	str	r2, [sp, #48]	; 0x30
 800c352:	687a      	ldr	r2, [r7, #4]
 800c354:	920b      	str	r2, [sp, #44]	; 0x2c
 800c356:	68ba      	ldr	r2, [r7, #8]
 800c358:	920a      	str	r2, [sp, #40]	; 0x28
 800c35a:	68fa      	ldr	r2, [r7, #12]
 800c35c:	9209      	str	r2, [sp, #36]	; 0x24
 800c35e:	693a      	ldr	r2, [r7, #16]
 800c360:	9208      	str	r2, [sp, #32]
 800c362:	697a      	ldr	r2, [r7, #20]
 800c364:	9207      	str	r2, [sp, #28]
 800c366:	69ba      	ldr	r2, [r7, #24]
 800c368:	9206      	str	r2, [sp, #24]
 800c36a:	69fa      	ldr	r2, [r7, #28]
 800c36c:	9205      	str	r2, [sp, #20]
 800c36e:	6a3b      	ldr	r3, [r7, #32]
 800c370:	9304      	str	r3, [sp, #16]
 800c372:	9603      	str	r6, [sp, #12]
 800c374:	9502      	str	r5, [sp, #8]
 800c376:	9401      	str	r4, [sp, #4]
 800c378:	9000      	str	r0, [sp, #0]
 800c37a:	4b0e      	ldr	r3, [pc, #56]	; (800c3b4 <PrintKey+0x1c0>)
 800c37c:	2200      	movs	r2, #0
 800c37e:	2100      	movs	r1, #0
 800c380:	2002      	movs	r0, #2
 800c382:	f010 ff19 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
               HEX16(extractable_key));
#endif /* LORAWAN_KMS */
    }
#endif /* KEY_EXTRACTABLE */
}
 800c386:	bf00      	nop
 800c388:	3734      	adds	r7, #52	; 0x34
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c38e:	bf00      	nop
 800c390:	0801e5b8 	.word	0x0801e5b8
 800c394:	0801e5d0 	.word	0x0801e5d0
 800c398:	0801e5e8 	.word	0x0801e5e8
 800c39c:	0801e600 	.word	0x0801e600
 800c3a0:	0801e618 	.word	0x0801e618
 800c3a4:	0801e630 	.word	0x0801e630
 800c3a8:	0801e648 	.word	0x0801e648
 800c3ac:	0801e660 	.word	0x0801e660
 800c3b0:	0801e678 	.word	0x0801e678
 800c3b4:	0801e690 	.word	0x0801e690

0800c3b8 <GetKeyByID>:
 * \param [in] keyID          - Key identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	b085      	sub	sp, #20
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	4603      	mov	r3, r0
 800c3c0:	6039      	str	r1, [r7, #0]
 800c3c2:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	73fb      	strb	r3, [r7, #15]
 800c3c8:	e01a      	b.n	800c400 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c3ca:	4b12      	ldr	r3, [pc, #72]	; (800c414 <GetKeyByID+0x5c>)
 800c3cc:	6819      	ldr	r1, [r3, #0]
 800c3ce:	7bfa      	ldrb	r2, [r7, #15]
 800c3d0:	4613      	mov	r3, r2
 800c3d2:	011b      	lsls	r3, r3, #4
 800c3d4:	4413      	add	r3, r2
 800c3d6:	440b      	add	r3, r1
 800c3d8:	3310      	adds	r3, #16
 800c3da:	781b      	ldrb	r3, [r3, #0]
 800c3dc:	79fa      	ldrb	r2, [r7, #7]
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	d10b      	bne.n	800c3fa <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800c3e2:	4b0c      	ldr	r3, [pc, #48]	; (800c414 <GetKeyByID+0x5c>)
 800c3e4:	6819      	ldr	r1, [r3, #0]
 800c3e6:	7bfa      	ldrb	r2, [r7, #15]
 800c3e8:	4613      	mov	r3, r2
 800c3ea:	011b      	lsls	r3, r3, #4
 800c3ec:	4413      	add	r3, r2
 800c3ee:	3310      	adds	r3, #16
 800c3f0:	18ca      	adds	r2, r1, r3
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	e006      	b.n	800c408 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c3fa:	7bfb      	ldrb	r3, [r7, #15]
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	73fb      	strb	r3, [r7, #15]
 800c400:	7bfb      	ldrb	r3, [r7, #15]
 800c402:	2b09      	cmp	r3, #9
 800c404:	d9e1      	bls.n	800c3ca <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c406:	2303      	movs	r3, #3
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3714      	adds	r7, #20
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bc80      	pop	{r7}
 800c410:	4770      	bx	lr
 800c412:	bf00      	nop
 800c414:	200005c4 	.word	0x200005c4

0800c418 <ComputeCmac>:
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 800c418:	b590      	push	{r4, r7, lr}
 800c41a:	b0d1      	sub	sp, #324	; 0x144
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 800c422:	f5a4 749a 	sub.w	r4, r4, #308	; 0x134
 800c426:	6020      	str	r0, [r4, #0]
 800c428:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 800c42c:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800c430:	6001      	str	r1, [r0, #0]
 800c432:	4619      	mov	r1, r3
 800c434:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c438:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800c43c:	801a      	strh	r2, [r3, #0]
 800c43e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c442:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 800c446:	460a      	mov	r2, r1
 800c448:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800c44a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c44e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d003      	beq.n	800c460 <ComputeCmac+0x48>
 800c458:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d101      	bne.n	800c464 <ComputeCmac+0x4c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c460:	2302      	movs	r3, #2
 800c462:	e05c      	b.n	800c51e <ComputeCmac+0x106>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800c464:	f107 0314 	add.w	r3, r7, #20
 800c468:	4618      	mov	r0, r3
 800c46a:	f7fe ff1b 	bl	800b2a4 <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800c46e:	f107 0210 	add.w	r2, r7, #16
 800c472:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c476:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 800c47a:	781b      	ldrb	r3, [r3, #0]
 800c47c:	4611      	mov	r1, r2
 800c47e:	4618      	mov	r0, r3
 800c480:	f7ff ff9a 	bl	800c3b8 <GetKeyByID>
 800c484:	4603      	mov	r3, r0
 800c486:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c48a:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d143      	bne.n	800c51a <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800c492:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c496:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	1c5a      	adds	r2, r3, #1
 800c49e:	f107 0314 	add.w	r3, r7, #20
 800c4a2:	4611      	mov	r1, r2
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	f7fe ff16 	bl	800b2d6 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800c4aa:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c4ae:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d009      	beq.n	800c4cc <ComputeCmac+0xb4>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 800c4b8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c4bc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800c4c0:	f107 0014 	add.w	r0, r7, #20
 800c4c4:	2210      	movs	r2, #16
 800c4c6:	6819      	ldr	r1, [r3, #0]
 800c4c8:	f7fe ff14 	bl	800b2f4 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800c4cc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c4d0:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800c4d4:	881a      	ldrh	r2, [r3, #0]
 800c4d6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c4da:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800c4de:	f107 0014 	add.w	r0, r7, #20
 800c4e2:	6819      	ldr	r1, [r3, #0]
 800c4e4:	f7fe ff06 	bl	800b2f4 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800c4e8:	f107 0214 	add.w	r2, r7, #20
 800c4ec:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800c4f0:	4611      	mov	r1, r2
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	f7fe ffc0 	bl	800b478 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800c4f8:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800c4fc:	061a      	lsls	r2, r3, #24
 800c4fe:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800c502:	041b      	lsls	r3, r3, #16
 800c504:	431a      	orrs	r2, r3
 800c506:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800c50a:	021b      	lsls	r3, r3, #8
 800c50c:	4313      	orrs	r3, r2
                              ( uint32_t ) Cmac[0] );
 800c50e:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800c512:	431a      	orrs	r2, r3
 800c514:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800c518:	601a      	str	r2, [r3, #0]
    if (rv != CKR_OK)
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800c51a:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800c51e:	4618      	mov	r0, r3
 800c520:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800c524:	46bd      	mov	sp, r7
 800c526:	bd90      	pop	{r4, r7, pc}

0800c528 <SecureElementInit>:
/*
 * API functions
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b082      	sub	sp, #8
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
 800c530:	6039      	str	r1, [r7, #0]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    if( nvm == NULL )
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d101      	bne.n	800c53c <SecureElementInit+0x14>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c538:	2302      	movs	r3, #2
 800c53a:	e013      	b.n	800c564 <SecureElementInit+0x3c>
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 800c53c:	4a0b      	ldr	r2, [pc, #44]	; (800c56c <SecureElementInit+0x44>)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6013      	str	r3, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 800c542:	4b0a      	ldr	r3, [pc, #40]	; (800c56c <SecureElementInit+0x44>)
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	22c0      	movs	r2, #192	; 0xc0
 800c548:	4909      	ldr	r1, [pc, #36]	; (800c570 <SecureElementInit+0x48>)
 800c54a:	4618      	mov	r0, r3
 800c54c:	f00c fc1d 	bl	8018d8a <memcpy1>
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS */

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if( STATIC_DEVICE_EUI == 0 )
    if (seGetUniqueId != NULL)
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d005      	beq.n	800c562 <SecureElementInit+0x3a>
    {
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
 800c556:	4b05      	ldr	r3, [pc, #20]	; (800c56c <SecureElementInit+0x44>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	461a      	mov	r2, r3
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	4610      	mov	r0, r2
 800c560:	4798      	blx	r3
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 800c562:	2300      	movs	r3, #0
}
 800c564:	4618      	mov	r0, r3
 800c566:	3708      	adds	r7, #8
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}
 800c56c:	200005c4 	.word	0x200005c4
 800c570:	0801f0ac 	.word	0x0801f0ac

0800c574 <SecureElementGetKeyByID>:
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem)
#else
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, uint8_t* extractable_key )
#endif /* LORAWAN_KMS */
{
 800c574:	b480      	push	{r7}
 800c576:	b085      	sub	sp, #20
 800c578:	af00      	add	r7, sp, #0
 800c57a:	4603      	mov	r3, r0
 800c57c:	6039      	str	r1, [r7, #0]
 800c57e:	71fb      	strb	r3, [r7, #7]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800c580:	2300      	movs	r3, #0
 800c582:	73fb      	strb	r3, [r7, #15]
 800c584:	e01a      	b.n	800c5bc <SecureElementGetKeyByID+0x48>
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 800c586:	4b12      	ldr	r3, [pc, #72]	; (800c5d0 <SecureElementGetKeyByID+0x5c>)
 800c588:	6819      	ldr	r1, [r3, #0]
 800c58a:	7bfa      	ldrb	r2, [r7, #15]
 800c58c:	4613      	mov	r3, r2
 800c58e:	011b      	lsls	r3, r3, #4
 800c590:	4413      	add	r3, r2
 800c592:	440b      	add	r3, r1
 800c594:	3310      	adds	r3, #16
 800c596:	781b      	ldrb	r3, [r3, #0]
 800c598:	79fa      	ldrb	r2, [r7, #7]
 800c59a:	429a      	cmp	r2, r3
 800c59c:	d10b      	bne.n	800c5b6 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &(SeNvm->KeyList[i]);
 800c59e:	4b0c      	ldr	r3, [pc, #48]	; (800c5d0 <SecureElementGetKeyByID+0x5c>)
 800c5a0:	6819      	ldr	r1, [r3, #0]
 800c5a2:	7bfa      	ldrb	r2, [r7, #15]
 800c5a4:	4613      	mov	r3, r2
 800c5a6:	011b      	lsls	r3, r3, #4
 800c5a8:	4413      	add	r3, r2
 800c5aa:	3310      	adds	r3, #16
 800c5ac:	18ca      	adds	r2, r1, r3
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	e006      	b.n	800c5c4 <SecureElementGetKeyByID+0x50>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800c5b6:	7bfb      	ldrb	r3, [r7, #15]
 800c5b8:	3301      	adds	r3, #1
 800c5ba:	73fb      	strb	r3, [r7, #15]
 800c5bc:	7bfb      	ldrb	r3, [r7, #15]
 800c5be:	2b09      	cmp	r3, #9
 800c5c0:	d9e1      	bls.n	800c586 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c5c2:	2303      	movs	r3, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	3714      	adds	r7, #20
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bc80      	pop	{r7}
 800c5cc:	4770      	bx	lr
 800c5ce:	bf00      	nop
 800c5d0:	200005c4 	.word	0x200005c4

0800c5d4 <SecureElementPrintKeys>:

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800c5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5d6:	b08b      	sub	sp, #44	; 0x2c
 800c5d8:	af08      	add	r7, sp, #32
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800c5da:	4b3f      	ldr	r3, [pc, #252]	; (800c6d8 <SecureElementPrintKeys+0x104>)
 800c5dc:	2200      	movs	r2, #0
 800c5de:	2100      	movs	r1, #0
 800c5e0:	2002      	movs	r0, #2
 800c5e2:	f010 fde9 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 800c5e6:	2000      	movs	r0, #0
 800c5e8:	f7ff fe04 	bl	800c1f4 <PrintKey>
    PrintKey(NWK_KEY);
 800c5ec:	2001      	movs	r0, #1
 800c5ee:	f7ff fe01 	bl	800c1f4 <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800c5f2:	4b3a      	ldr	r3, [pc, #232]	; (800c6dc <SecureElementPrintKeys+0x108>)
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	2100      	movs	r1, #0
 800c5f8:	2002      	movs	r0, #2
 800c5fa:	f010 fddd 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 800c5fe:	2003      	movs	r0, #3
 800c600:	f7ff fdf8 	bl	800c1f4 <PrintKey>
    PrintKey(NWK_S_KEY);
 800c604:	2002      	movs	r0, #2
 800c606:	f7ff fdf5 	bl	800c1f4 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    MW_LOG(TS_OFF, VLEVEL_M, "###### IDs  ######\r\n");
 800c60a:	4b35      	ldr	r3, [pc, #212]	; (800c6e0 <SecureElementPrintKeys+0x10c>)
 800c60c:	2200      	movs	r2, #0
 800c60e:	2100      	movs	r1, #0
 800c610:	2002      	movs	r0, #2
 800c612:	f010 fdd1 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c616:	4b33      	ldr	r3, [pc, #204]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	461a      	mov	r2, r3
 800c61e:	4b31      	ldr	r3, [pc, #196]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	785b      	ldrb	r3, [r3, #1]
 800c624:	4619      	mov	r1, r3
 800c626:	4b2f      	ldr	r3, [pc, #188]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	789b      	ldrb	r3, [r3, #2]
 800c62c:	4618      	mov	r0, r3
 800c62e:	4b2d      	ldr	r3, [pc, #180]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	78db      	ldrb	r3, [r3, #3]
 800c634:	461c      	mov	r4, r3
 800c636:	4b2b      	ldr	r3, [pc, #172]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	791b      	ldrb	r3, [r3, #4]
 800c63c:	461d      	mov	r5, r3
 800c63e:	4b29      	ldr	r3, [pc, #164]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	795b      	ldrb	r3, [r3, #5]
 800c644:	461e      	mov	r6, r3
 800c646:	4b27      	ldr	r3, [pc, #156]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	799b      	ldrb	r3, [r3, #6]
 800c64c:	607b      	str	r3, [r7, #4]
 800c64e:	4b25      	ldr	r3, [pc, #148]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	79db      	ldrb	r3, [r3, #7]
 800c654:	9307      	str	r3, [sp, #28]
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	9306      	str	r3, [sp, #24]
 800c65a:	9605      	str	r6, [sp, #20]
 800c65c:	9504      	str	r5, [sp, #16]
 800c65e:	9403      	str	r4, [sp, #12]
 800c660:	9002      	str	r0, [sp, #8]
 800c662:	9101      	str	r1, [sp, #4]
 800c664:	9200      	str	r2, [sp, #0]
 800c666:	4b20      	ldr	r3, [pc, #128]	; (800c6e8 <SecureElementPrintKeys+0x114>)
 800c668:	2200      	movs	r2, #0
 800c66a:	2100      	movs	r1, #0
 800c66c:	2002      	movs	r0, #2
 800c66e:	f010 fda3 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c672:	4b1c      	ldr	r3, [pc, #112]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	7a1b      	ldrb	r3, [r3, #8]
 800c678:	461a      	mov	r2, r3
 800c67a:	4b1a      	ldr	r3, [pc, #104]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	7a5b      	ldrb	r3, [r3, #9]
 800c680:	4619      	mov	r1, r3
 800c682:	4b18      	ldr	r3, [pc, #96]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	7a9b      	ldrb	r3, [r3, #10]
 800c688:	4618      	mov	r0, r3
 800c68a:	4b16      	ldr	r3, [pc, #88]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	7adb      	ldrb	r3, [r3, #11]
 800c690:	461c      	mov	r4, r3
 800c692:	4b14      	ldr	r3, [pc, #80]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	7b1b      	ldrb	r3, [r3, #12]
 800c698:	461d      	mov	r5, r3
 800c69a:	4b12      	ldr	r3, [pc, #72]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	7b5b      	ldrb	r3, [r3, #13]
 800c6a0:	461e      	mov	r6, r3
 800c6a2:	4b10      	ldr	r3, [pc, #64]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	7b9b      	ldrb	r3, [r3, #14]
 800c6a8:	607b      	str	r3, [r7, #4]
 800c6aa:	4b0e      	ldr	r3, [pc, #56]	; (800c6e4 <SecureElementPrintKeys+0x110>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	7bdb      	ldrb	r3, [r3, #15]
 800c6b0:	9307      	str	r3, [sp, #28]
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	9306      	str	r3, [sp, #24]
 800c6b6:	9605      	str	r6, [sp, #20]
 800c6b8:	9504      	str	r5, [sp, #16]
 800c6ba:	9403      	str	r4, [sp, #12]
 800c6bc:	9002      	str	r0, [sp, #8]
 800c6be:	9101      	str	r1, [sp, #4]
 800c6c0:	9200      	str	r2, [sp, #0]
 800c6c2:	4b0a      	ldr	r3, [pc, #40]	; (800c6ec <SecureElementPrintKeys+0x118>)
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	2100      	movs	r1, #0
 800c6c8:	2002      	movs	r0, #2
 800c6ca:	f010 fd75 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->JoinEui));
    return SECURE_ELEMENT_SUCCESS;
 800c6ce:	2300      	movs	r3, #0
}
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	370c      	adds	r7, #12
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6d8:	0801e6e4 	.word	0x0801e6e4
 800c6dc:	0801e6fc 	.word	0x0801e6fc
 800c6e0:	0801e714 	.word	0x0801e714
 800c6e4:	200005c4 	.word	0x200005c4
 800c6e8:	0801e72c 	.word	0x0801e72c
 800c6ec:	0801e76c 	.word	0x0801e76c

0800c6f0 <SecureElementPrintSessionKeys>:
    
SecureElementStatus_t SecureElementPrintSessionKeys( void )
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	af00      	add	r7, sp, #0
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    PrintKey(MC_ROOT_KEY);
 800c6f4:	2004      	movs	r0, #4
 800c6f6:	f7ff fd7d 	bl	800c1f4 <PrintKey>
    PrintKey(MC_KE_KEY);
 800c6fa:	207f      	movs	r0, #127	; 0x7f
 800c6fc:	f7ff fd7a 	bl	800c1f4 <PrintKey>
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    PrintKey(F_NWK_S_INT_KEY);
    PrintKey(S_NWK_S_INT_KEY);
    PrintKey(NWK_S_ENC_KEY);
#else
    PrintKey(NWK_S_KEY);
 800c700:	2002      	movs	r0, #2
 800c702:	f7ff fd77 	bl	800c1f4 <PrintKey>
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    PrintKey(APP_S_KEY);
 800c706:	2003      	movs	r0, #3
 800c708:	f7ff fd74 	bl	800c1f4 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_SUCCESS;
 800c70c:	2300      	movs	r3, #0
}
 800c70e:	4618      	mov	r0, r3
 800c710:	bd80      	pop	{r7, pc}
	...

0800c714 <SecureElementSetKey>:
#endif /* LORAWAN_KMS */
}
/* ST_WORKAROUND_END */

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b088      	sub	sp, #32
 800c718:	af00      	add	r7, sp, #0
 800c71a:	4603      	mov	r3, r0
 800c71c:	6039      	str	r1, [r7, #0]
 800c71e:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d101      	bne.n	800c72a <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c726:	2302      	movs	r3, #2
 800c728:	e04c      	b.n	800c7c4 <SecureElementSetKey+0xb0>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c72a:	2300      	movs	r3, #0
 800c72c:	77fb      	strb	r3, [r7, #31]
 800c72e:	e045      	b.n	800c7bc <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c730:	4b26      	ldr	r3, [pc, #152]	; (800c7cc <SecureElementSetKey+0xb8>)
 800c732:	6819      	ldr	r1, [r3, #0]
 800c734:	7ffa      	ldrb	r2, [r7, #31]
 800c736:	4613      	mov	r3, r2
 800c738:	011b      	lsls	r3, r3, #4
 800c73a:	4413      	add	r3, r2
 800c73c:	440b      	add	r3, r1
 800c73e:	3310      	adds	r3, #16
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	79fa      	ldrb	r2, [r7, #7]
 800c744:	429a      	cmp	r2, r3
 800c746:	d136      	bne.n	800c7b6 <SecureElementSetKey+0xa2>
        {
            /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if ( keyID == MC_KEY_0 )
 800c748:	79fb      	ldrb	r3, [r7, #7]
 800c74a:	2b80      	cmp	r3, #128	; 0x80
 800c74c:	d123      	bne.n	800c796 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            /* ST_WORKAROUND_END */
            {  // Decrypt the key if its a Mckey
                SecureElementStatus_t retval           = SECURE_ELEMENT_ERROR;
 800c74e:	2306      	movs	r3, #6
 800c750:	77bb      	strb	r3, [r7, #30]
                uint8_t               decryptedKey[16] = { 0 };
 800c752:	2300      	movs	r3, #0
 800c754:	60fb      	str	r3, [r7, #12]
 800c756:	f107 0310 	add.w	r3, r7, #16
 800c75a:	2200      	movs	r2, #0
 800c75c:	601a      	str	r2, [r3, #0]
 800c75e:	605a      	str	r2, [r3, #4]
 800c760:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 800c762:	f107 030c 	add.w	r3, r7, #12
 800c766:	227f      	movs	r2, #127	; 0x7f
 800c768:	2110      	movs	r1, #16
 800c76a:	6838      	ldr	r0, [r7, #0]
 800c76c:	f000 f87d 	bl	800c86a <SecureElementAesEncrypt>
 800c770:	4603      	mov	r3, r0
 800c772:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800c774:	4b15      	ldr	r3, [pc, #84]	; (800c7cc <SecureElementSetKey+0xb8>)
 800c776:	6819      	ldr	r1, [r3, #0]
 800c778:	7ffa      	ldrb	r2, [r7, #31]
 800c77a:	4613      	mov	r3, r2
 800c77c:	011b      	lsls	r3, r3, #4
 800c77e:	4413      	add	r3, r2
 800c780:	3310      	adds	r3, #16
 800c782:	440b      	add	r3, r1
 800c784:	3301      	adds	r3, #1
 800c786:	f107 010c 	add.w	r1, r7, #12
 800c78a:	2210      	movs	r2, #16
 800c78c:	4618      	mov	r0, r3
 800c78e:	f00c fafc 	bl	8018d8a <memcpy1>
                return retval;
 800c792:	7fbb      	ldrb	r3, [r7, #30]
 800c794:	e016      	b.n	800c7c4 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800c796:	4b0d      	ldr	r3, [pc, #52]	; (800c7cc <SecureElementSetKey+0xb8>)
 800c798:	6819      	ldr	r1, [r3, #0]
 800c79a:	7ffa      	ldrb	r2, [r7, #31]
 800c79c:	4613      	mov	r3, r2
 800c79e:	011b      	lsls	r3, r3, #4
 800c7a0:	4413      	add	r3, r2
 800c7a2:	3310      	adds	r3, #16
 800c7a4:	440b      	add	r3, r1
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	2210      	movs	r2, #16
 800c7aa:	6839      	ldr	r1, [r7, #0]
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f00c faec 	bl	8018d8a <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	e006      	b.n	800c7c4 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c7b6:	7ffb      	ldrb	r3, [r7, #31]
 800c7b8:	3301      	adds	r3, #1
 800c7ba:	77fb      	strb	r3, [r7, #31]
 800c7bc:	7ffb      	ldrb	r3, [r7, #31]
 800c7be:	2b09      	cmp	r3, #9
 800c7c0:	d9b6      	bls.n	800c730 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c7c2:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	3720      	adds	r7, #32
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	bd80      	pop	{r7, pc}
 800c7cc:	200005c4 	.word	0x200005c4

0800c7d0 <SecureElementComputeAesCmac>:

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b086      	sub	sp, #24
 800c7d4:	af02      	add	r7, sp, #8
 800c7d6:	60f8      	str	r0, [r7, #12]
 800c7d8:	60b9      	str	r1, [r7, #8]
 800c7da:	4611      	mov	r1, r2
 800c7dc:	461a      	mov	r2, r3
 800c7de:	460b      	mov	r3, r1
 800c7e0:	80fb      	strh	r3, [r7, #6]
 800c7e2:	4613      	mov	r3, r2
 800c7e4:	717b      	strb	r3, [r7, #5]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 800c7e6:	797b      	ldrb	r3, [r7, #5]
 800c7e8:	2b7e      	cmp	r3, #126	; 0x7e
 800c7ea:	d901      	bls.n	800c7f0 <SecureElementComputeAesCmac+0x20>
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c7ec:	2303      	movs	r3, #3
 800c7ee:	e009      	b.n	800c804 <SecureElementComputeAesCmac+0x34>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800c7f0:	7979      	ldrb	r1, [r7, #5]
 800c7f2:	88fa      	ldrh	r2, [r7, #6]
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	9300      	str	r3, [sp, #0]
 800c7f8:	460b      	mov	r3, r1
 800c7fa:	68b9      	ldr	r1, [r7, #8]
 800c7fc:	68f8      	ldr	r0, [r7, #12]
 800c7fe:	f7ff fe0b 	bl	800c418 <ComputeCmac>
 800c802:	4603      	mov	r3, r0
}
 800c804:	4618      	mov	r0, r3
 800c806:	3710      	adds	r7, #16
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b088      	sub	sp, #32
 800c810:	af02      	add	r7, sp, #8
 800c812:	60f8      	str	r0, [r7, #12]
 800c814:	607a      	str	r2, [r7, #4]
 800c816:	461a      	mov	r2, r3
 800c818:	460b      	mov	r3, r1
 800c81a:	817b      	strh	r3, [r7, #10]
 800c81c:	4613      	mov	r3, r2
 800c81e:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL )
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d101      	bne.n	800c82a <SecureElementVerifyAesCmac+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c826:	2302      	movs	r3, #2
 800c828:	e01b      	b.n	800c862 <SecureElementVerifyAesCmac+0x56>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800c82a:	2306      	movs	r3, #6
 800c82c:	75fb      	strb	r3, [r7, #23]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 800c82e:	2300      	movs	r3, #0
 800c830:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800c832:	7a79      	ldrb	r1, [r7, #9]
 800c834:	897a      	ldrh	r2, [r7, #10]
 800c836:	f107 0310 	add.w	r3, r7, #16
 800c83a:	9300      	str	r3, [sp, #0]
 800c83c:	460b      	mov	r3, r1
 800c83e:	68f9      	ldr	r1, [r7, #12]
 800c840:	2000      	movs	r0, #0
 800c842:	f7ff fde9 	bl	800c418 <ComputeCmac>
 800c846:	4603      	mov	r3, r0
 800c848:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c84a:	7dfb      	ldrb	r3, [r7, #23]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d001      	beq.n	800c854 <SecureElementVerifyAesCmac+0x48>
    {
        return retval;
 800c850:	7dfb      	ldrb	r3, [r7, #23]
 800c852:	e006      	b.n	800c862 <SecureElementVerifyAesCmac+0x56>
    }

    if( expectedCmac != compCmac )
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	687a      	ldr	r2, [r7, #4]
 800c858:	429a      	cmp	r2, r3
 800c85a:	d001      	beq.n	800c860 <SecureElementVerifyAesCmac+0x54>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800c85c:	2301      	movs	r3, #1
 800c85e:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800c860:	7dfb      	ldrb	r3, [r7, #23]
}
 800c862:	4618      	mov	r0, r3
 800c864:	3718      	adds	r7, #24
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}

0800c86a <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 800c86a:	b580      	push	{r7, lr}
 800c86c:	b0c2      	sub	sp, #264	; 0x108
 800c86e:	af00      	add	r7, sp, #0
 800c870:	60f8      	str	r0, [r7, #12]
 800c872:	4608      	mov	r0, r1
 800c874:	4611      	mov	r1, r2
 800c876:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800c87a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800c87e:	6013      	str	r3, [r2, #0]
 800c880:	4603      	mov	r3, r0
 800c882:	817b      	strh	r3, [r7, #10]
 800c884:	460b      	mov	r3, r1
 800c886:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL || encBuffer == NULL )
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d006      	beq.n	800c89c <SecureElementAesEncrypt+0x32>
 800c88e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c892:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d101      	bne.n	800c8a0 <SecureElementAesEncrypt+0x36>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c89c:	2302      	movs	r3, #2
 800c89e:	e046      	b.n	800c92e <SecureElementAesEncrypt+0xc4>
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 800c8a0:	897b      	ldrh	r3, [r7, #10]
 800c8a2:	f003 030f 	and.w	r3, r3, #15
 800c8a6:	b29b      	uxth	r3, r3
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d001      	beq.n	800c8b0 <SecureElementAesEncrypt+0x46>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c8ac:	2305      	movs	r3, #5
 800c8ae:	e03e      	b.n	800c92e <SecureElementAesEncrypt+0xc4>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800c8b0:	f107 0314 	add.w	r3, r7, #20
 800c8b4:	22f0      	movs	r2, #240	; 0xf0
 800c8b6:	2100      	movs	r1, #0
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f00c faa1 	bl	8018e00 <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800c8be:	f107 0210 	add.w	r2, r7, #16
 800c8c2:	7a7b      	ldrb	r3, [r7, #9]
 800c8c4:	4611      	mov	r1, r2
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f7ff fd76 	bl	800c3b8 <GetKeyByID>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c8d2:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d127      	bne.n	800c92a <SecureElementAesEncrypt+0xc0>
    {
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800c8da:	693b      	ldr	r3, [r7, #16]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	f107 0214 	add.w	r2, r7, #20
 800c8e2:	2110      	movs	r1, #16
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f7ff fb5d 	bl	800bfa4 <lorawan_aes_set_key>

        uint8_t block = 0;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

        while( size != 0 )
 800c8f0:	e018      	b.n	800c924 <SecureElementAesEncrypt+0xba>
        {
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800c8f2:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800c8f6:	68fa      	ldr	r2, [r7, #12]
 800c8f8:	18d0      	adds	r0, r2, r3
 800c8fa:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800c8fe:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800c902:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800c906:	6812      	ldr	r2, [r2, #0]
 800c908:	4413      	add	r3, r2
 800c90a:	f107 0214 	add.w	r2, r7, #20
 800c90e:	4619      	mov	r1, r3
 800c910:	f7ff fc26 	bl	800c160 <lorawan_aes_encrypt>
            block = block + 16;
 800c914:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800c918:	3310      	adds	r3, #16
 800c91a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
            size  = size - 16;
 800c91e:	897b      	ldrh	r3, [r7, #10]
 800c920:	3b10      	subs	r3, #16
 800c922:	817b      	strh	r3, [r7, #10]
        while( size != 0 )
 800c924:	897b      	ldrh	r3, [r7, #10]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d1e3      	bne.n	800c8f2 <SecureElementAesEncrypt+0x88>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800c92a:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800c92e:	4618      	mov	r0, r3
 800c930:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}

0800c938 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b088      	sub	sp, #32
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
 800c940:	460b      	mov	r3, r1
 800c942:	70fb      	strb	r3, [r7, #3]
 800c944:	4613      	mov	r3, r2
 800c946:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d101      	bne.n	800c952 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c94e:	2302      	movs	r3, #2
 800c950:	e02e      	b.n	800c9b0 <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800c952:	2306      	movs	r3, #6
 800c954:	77fb      	strb	r3, [r7, #31]

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 800c956:	78bb      	ldrb	r3, [r7, #2]
 800c958:	2b7f      	cmp	r3, #127	; 0x7f
 800c95a:	d104      	bne.n	800c966 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800c95c:	78fb      	ldrb	r3, [r7, #3]
 800c95e:	2b04      	cmp	r3, #4
 800c960:	d001      	beq.n	800c966 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c962:	2303      	movs	r3, #3
 800c964:	e024      	b.n	800c9b0 <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 800c966:	2300      	movs	r3, #0
 800c968:	60fb      	str	r3, [r7, #12]
 800c96a:	f107 0310 	add.w	r3, r7, #16
 800c96e:	2200      	movs	r2, #0
 800c970:	601a      	str	r2, [r3, #0]
 800c972:	605a      	str	r2, [r3, #4]
 800c974:	609a      	str	r2, [r3, #8]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 800c976:	f107 030c 	add.w	r3, r7, #12
 800c97a:	78fa      	ldrb	r2, [r7, #3]
 800c97c:	2110      	movs	r1, #16
 800c97e:	6878      	ldr	r0, [r7, #4]
 800c980:	f7ff ff73 	bl	800c86a <SecureElementAesEncrypt>
 800c984:	4603      	mov	r3, r0
 800c986:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c988:	7ffb      	ldrb	r3, [r7, #31]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d001      	beq.n	800c992 <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800c98e:	7ffb      	ldrb	r3, [r7, #31]
 800c990:	e00e      	b.n	800c9b0 <SecureElementDeriveAndStoreKey+0x78>
    }

    // Store key
    retval = SecureElementSetKey( targetKeyID, key );
 800c992:	f107 020c 	add.w	r2, r7, #12
 800c996:	78bb      	ldrb	r3, [r7, #2]
 800c998:	4611      	mov	r1, r2
 800c99a:	4618      	mov	r0, r3
 800c99c:	f7ff feba 	bl	800c714 <SecureElementSetKey>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c9a4:	7ffb      	ldrb	r3, [r7, #31]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d001      	beq.n	800c9ae <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800c9aa:	7ffb      	ldrb	r3, [r7, #31]
 800c9ac:	e000      	b.n	800c9b0 <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c9ae:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	3720      	adds	r7, #32
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}

0800c9b8 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b086      	sub	sp, #24
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	60b9      	str	r1, [r7, #8]
 800c9c0:	607b      	str	r3, [r7, #4]
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	73fb      	strb	r3, [r7, #15]
 800c9c6:	4613      	mov	r3, r2
 800c9c8:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d005      	beq.n	800c9dc <SecureElementProcessJoinAccept+0x24>
 800c9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d002      	beq.n	800c9dc <SecureElementProcessJoinAccept+0x24>
 800c9d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d101      	bne.n	800c9e0 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c9dc:	2302      	movs	r3, #2
 800c9de:	e064      	b.n	800caaa <SecureElementProcessJoinAccept+0xf2>
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800c9e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c9e4:	2b21      	cmp	r3, #33	; 0x21
 800c9e6:	d901      	bls.n	800c9ec <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c9e8:	2305      	movs	r3, #5
 800c9ea:	e05e      	b.n	800caaa <SecureElementProcessJoinAccept+0xf2>
    }

    // Determine decryption key
    KeyIdentifier_t encKeyID = NWK_KEY;
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800c9f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c9f4:	b29b      	uxth	r3, r3
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	6879      	ldr	r1, [r7, #4]
 800c9fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c9fc:	f00c f9c5 	bl	8018d8a <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	1c58      	adds	r0, r3, #1
 800ca04:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	3b01      	subs	r3, #1
 800ca0c:	b299      	uxth	r1, r3
 800ca0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca10:	3301      	adds	r3, #1
 800ca12:	7dfa      	ldrb	r2, [r7, #23]
 800ca14:	f7ff ff29 	bl	800c86a <SecureElementAesEncrypt>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d001      	beq.n	800ca22 <SecureElementProcessJoinAccept+0x6a>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800ca1e:	2307      	movs	r3, #7
 800ca20:	e043      	b.n	800caaa <SecureElementProcessJoinAccept+0xf2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800ca22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca24:	330b      	adds	r3, #11
 800ca26:	781b      	ldrb	r3, [r3, #0]
 800ca28:	09db      	lsrs	r3, r3, #7
 800ca2a:	b2da      	uxtb	r2, r3
 800ca2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca2e:	701a      	strb	r2, [r3, #0]

    uint32_t mic = 0;
 800ca30:	2300      	movs	r3, #0
 800ca32:	613b      	str	r3, [r7, #16]

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 800ca34:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ca38:	3b04      	subs	r3, #4
 800ca3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca3c:	4413      	add	r3, r2
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 800ca42:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ca46:	3b03      	subs	r3, #3
 800ca48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca4a:	4413      	add	r3, r2
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	021b      	lsls	r3, r3, #8
 800ca50:	693a      	ldr	r2, [r7, #16]
 800ca52:	4313      	orrs	r3, r2
 800ca54:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 800ca56:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ca5a:	3b02      	subs	r3, #2
 800ca5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca5e:	4413      	add	r3, r2
 800ca60:	781b      	ldrb	r3, [r3, #0]
 800ca62:	041b      	lsls	r3, r3, #16
 800ca64:	693a      	ldr	r2, [r7, #16]
 800ca66:	4313      	orrs	r3, r2
 800ca68:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 800ca6a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ca6e:	3b01      	subs	r3, #1
 800ca70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca72:	4413      	add	r3, r2
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	061b      	lsls	r3, r3, #24
 800ca78:	693a      	ldr	r2, [r7, #16]
 800ca7a:	4313      	orrs	r3, r2
 800ca7c:	613b      	str	r3, [r7, #16]
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 800ca7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca80:	781b      	ldrb	r3, [r3, #0]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d10e      	bne.n	800caa4 <SecureElementProcessJoinAccept+0xec>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800ca86:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ca8a:	b29b      	uxth	r3, r3
 800ca8c:	3b04      	subs	r3, #4
 800ca8e:	b299      	uxth	r1, r3
 800ca90:	2301      	movs	r3, #1
 800ca92:	693a      	ldr	r2, [r7, #16]
 800ca94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ca96:	f7ff feb9 	bl	800c80c <SecureElementVerifyAesCmac>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d003      	beq.n	800caa8 <SecureElementProcessJoinAccept+0xf0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800caa0:	2301      	movs	r3, #1
 800caa2:	e002      	b.n	800caaa <SecureElementProcessJoinAccept+0xf2>
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800caa4:	2304      	movs	r3, #4
 800caa6:	e000      	b.n	800caaa <SecureElementProcessJoinAccept+0xf2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800caa8:	2300      	movs	r3, #0
}
 800caaa:	4618      	mov	r0, r3
 800caac:	3718      	adds	r7, #24
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}
	...

0800cab4 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d101      	bne.n	800cac6 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cac2:	2302      	movs	r3, #2
 800cac4:	e007      	b.n	800cad6 <SecureElementSetDevEui+0x22>
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 800cac6:	4b06      	ldr	r3, [pc, #24]	; (800cae0 <SecureElementSetDevEui+0x2c>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	2208      	movs	r2, #8
 800cacc:	6879      	ldr	r1, [r7, #4]
 800cace:	4618      	mov	r0, r3
 800cad0:	f00c f95b 	bl	8018d8a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800cad4:	2300      	movs	r3, #0
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3708      	adds	r7, #8
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	bf00      	nop
 800cae0:	200005c4 	.word	0x200005c4

0800cae4 <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
 800cae4:	b480      	push	{r7}
 800cae6:	af00      	add	r7, sp, #0
    return SeNvm->DevEui;
 800cae8:	4b02      	ldr	r3, [pc, #8]	; (800caf4 <SecureElementGetDevEui+0x10>)
 800caea:	681b      	ldr	r3, [r3, #0]
}
 800caec:	4618      	mov	r0, r3
 800caee:	46bd      	mov	sp, r7
 800caf0:	bc80      	pop	{r7}
 800caf2:	4770      	bx	lr
 800caf4:	200005c4 	.word	0x200005c4

0800caf8 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b082      	sub	sp, #8
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d101      	bne.n	800cb0a <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cb06:	2302      	movs	r3, #2
 800cb08:	e008      	b.n	800cb1c <SecureElementSetJoinEui+0x24>
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 800cb0a:	4b06      	ldr	r3, [pc, #24]	; (800cb24 <SecureElementSetJoinEui+0x2c>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	3308      	adds	r3, #8
 800cb10:	2208      	movs	r2, #8
 800cb12:	6879      	ldr	r1, [r7, #4]
 800cb14:	4618      	mov	r0, r3
 800cb16:	f00c f938 	bl	8018d8a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800cb1a:	2300      	movs	r3, #0
}
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	3708      	adds	r7, #8
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}
 800cb24:	200005c4 	.word	0x200005c4

0800cb28 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
 800cb28:	b480      	push	{r7}
 800cb2a:	af00      	add	r7, sp, #0
    return SeNvm->JoinEui;
 800cb2c:	4b03      	ldr	r3, [pc, #12]	; (800cb3c <SecureElementGetJoinEui+0x14>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	3308      	adds	r3, #8
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bc80      	pop	{r7}
 800cb38:	4770      	bx	lr
 800cb3a:	bf00      	nop
 800cb3c:	200005c4 	.word	0x200005c4

0800cb40 <LmHandlerInit>:
 */
static bool LmHandlerPackageIsInitialized(uint8_t id);

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b082      	sub	sp, #8
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
 800cb48:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800cb4a:	4a23      	ldr	r2, [pc, #140]	; (800cbd8 <LmHandlerInit+0x98>)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800cb50:	4b22      	ldr	r3, [pc, #136]	; (800cbdc <LmHandlerInit+0x9c>)
 800cb52:	4a23      	ldr	r2, [pc, #140]	; (800cbe0 <LmHandlerInit+0xa0>)
 800cb54:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800cb56:	4b21      	ldr	r3, [pc, #132]	; (800cbdc <LmHandlerInit+0x9c>)
 800cb58:	4a22      	ldr	r2, [pc, #136]	; (800cbe4 <LmHandlerInit+0xa4>)
 800cb5a:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800cb5c:	4b1f      	ldr	r3, [pc, #124]	; (800cbdc <LmHandlerInit+0x9c>)
 800cb5e:	4a22      	ldr	r2, [pc, #136]	; (800cbe8 <LmHandlerInit+0xa8>)
 800cb60:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800cb62:	4b1e      	ldr	r3, [pc, #120]	; (800cbdc <LmHandlerInit+0x9c>)
 800cb64:	4a21      	ldr	r2, [pc, #132]	; (800cbec <LmHandlerInit+0xac>)
 800cb66:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800cb68:	4b1b      	ldr	r3, [pc, #108]	; (800cbd8 <LmHandlerInit+0x98>)
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	4a20      	ldr	r2, [pc, #128]	; (800cbf0 <LmHandlerInit+0xb0>)
 800cb70:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800cb72:	4b19      	ldr	r3, [pc, #100]	; (800cbd8 <LmHandlerInit+0x98>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	685b      	ldr	r3, [r3, #4]
 800cb78:	4a1d      	ldr	r2, [pc, #116]	; (800cbf0 <LmHandlerInit+0xb0>)
 800cb7a:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800cb7c:	4b16      	ldr	r3, [pc, #88]	; (800cbd8 <LmHandlerInit+0x98>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	689b      	ldr	r3, [r3, #8]
 800cb82:	4a1b      	ldr	r2, [pc, #108]	; (800cbf0 <LmHandlerInit+0xb0>)
 800cb84:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800cb86:	4b1a      	ldr	r3, [pc, #104]	; (800cbf0 <LmHandlerInit+0xb0>)
 800cb88:	4a1a      	ldr	r2, [pc, #104]	; (800cbf4 <LmHandlerInit+0xb4>)
 800cb8a:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800cb8c:	4b12      	ldr	r3, [pc, #72]	; (800cbd8 <LmHandlerInit+0x98>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	699b      	ldr	r3, [r3, #24]
 800cb92:	4a17      	ldr	r2, [pc, #92]	; (800cbf0 <LmHandlerInit+0xb0>)
 800cb94:	6113      	str	r3, [r2, #16]

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800cb96:	4a18      	ldr	r2, [pc, #96]	; (800cbf8 <LmHandlerInit+0xb8>)
 800cb98:	683b      	ldr	r3, [r7, #0]
 800cb9a:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800cb9c:	4b0e      	ldr	r3, [pc, #56]	; (800cbd8 <LmHandlerInit+0x98>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cba2:	4a15      	ldr	r2, [pc, #84]	; (800cbf8 <LmHandlerInit+0xb8>)
 800cba4:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerCallbacks->OnTxFrameCtrlChanged;
 800cba6:	4b0c      	ldr	r3, [pc, #48]	; (800cbd8 <LmHandlerInit+0x98>)
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbac:	4a12      	ldr	r2, [pc, #72]	; (800cbf8 <LmHandlerInit+0xb8>)
 800cbae:	6093      	str	r3, [r2, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerCallbacks->OnPingSlotPeriodicityChanged;
 800cbb0:	4b09      	ldr	r3, [pc, #36]	; (800cbd8 <LmHandlerInit+0x98>)
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cbb6:	4a10      	ldr	r2, [pc, #64]	; (800cbf8 <LmHandlerInit+0xb8>)
 800cbb8:	60d3      	str	r3, [r2, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800cbba:	490f      	ldr	r1, [pc, #60]	; (800cbf8 <LmHandlerInit+0xb8>)
 800cbbc:	2000      	movs	r0, #0
 800cbbe:	f000 fd87 	bl	800d6d0 <LmHandlerPackageRegister>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d002      	beq.n	800cbce <LmHandlerInit+0x8e>
    {
        return LORAMAC_HANDLER_ERROR;
 800cbc8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbcc:	e000      	b.n	800cbd0 <LmHandlerInit+0x90>
    if (LmhpPackagesRegistrationInit() != LORAMAC_HANDLER_SUCCESS)
    {
        return LORAMAC_HANDLER_ERROR;
    }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
    return LORAMAC_HANDLER_SUCCESS;
 800cbce:	2300      	movs	r3, #0
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	3708      	adds	r7, #8
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	bd80      	pop	{r7, pc}
 800cbd8:	20000600 	.word	0x20000600
 800cbdc:	20000604 	.word	0x20000604
 800cbe0:	0800d3dd 	.word	0x0800d3dd
 800cbe4:	0800d445 	.word	0x0800d445
 800cbe8:	0800d511 	.word	0x0800d511
 800cbec:	0800d629 	.word	0x0800d629
 800cbf0:	20000614 	.word	0x20000614
 800cbf4:	0800daa5 	.word	0x0800daa5
 800cbf8:	200005c8 	.word	0x200005c8

0800cbfc <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b094      	sub	sp, #80	; 0x50
 800cc00:	af04      	add	r7, sp, #16
 800cc02:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800cc04:	2214      	movs	r2, #20
 800cc06:	6879      	ldr	r1, [r7, #4]
 800cc08:	4890      	ldr	r0, [pc, #576]	; (800ce4c <LmHandlerConfigure+0x250>)
 800cc0a:	f00f fb8d 	bl	801c328 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    IsUplinkTxPending = false;
 800cc0e:	4b90      	ldr	r3, [pc, #576]	; (800ce50 <LmHandlerConfigure+0x254>)
 800cc10:	2200      	movs	r2, #0
 800cc12:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800cc14:	f7fe fb04 	bl	800b220 <LoraInfo_GetPtr>
 800cc18:	63f8      	str	r0, [r7, #60]	; 0x3c

    if (0U == ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800cc1a:	4b8c      	ldr	r3, [pc, #560]	; (800ce4c <LmHandlerConfigure+0x250>)
 800cc1c:	781b      	ldrb	r3, [r3, #0]
 800cc1e:	461a      	mov	r2, r3
 800cc20:	2301      	movs	r3, #1
 800cc22:	4093      	lsls	r3, r2
 800cc24:	461a      	mov	r2, r3
 800cc26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc28:	685b      	ldr	r3, [r3, #4]
 800cc2a:	4013      	ands	r3, r2
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d106      	bne.n	800cc3e <LmHandlerConfigure+0x42>
    {
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800cc30:	4b88      	ldr	r3, [pc, #544]	; (800ce54 <LmHandlerConfigure+0x258>)
 800cc32:	2201      	movs	r2, #1
 800cc34:	2100      	movs	r1, #0
 800cc36:	2000      	movs	r0, #0
 800cc38:	f010 fabe 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800cc3c:	e7fe      	b.n	800cc3c <LmHandlerConfigure+0x40>
    }

    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800cc3e:	4b83      	ldr	r3, [pc, #524]	; (800ce4c <LmHandlerConfigure+0x250>)
 800cc40:	781b      	ldrb	r3, [r3, #0]
 800cc42:	461a      	mov	r2, r3
 800cc44:	4984      	ldr	r1, [pc, #528]	; (800ce58 <LmHandlerConfigure+0x25c>)
 800cc46:	4885      	ldr	r0, [pc, #532]	; (800ce5c <LmHandlerConfigure+0x260>)
 800cc48:	f004 fe8c 	bl	8011964 <LoRaMacInitialization>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d002      	beq.n	800cc58 <LmHandlerConfigure+0x5c>
    {
        return LORAMAC_HANDLER_ERROR;
 800cc52:	f04f 33ff 	mov.w	r3, #4294967295
 800cc56:	e0f5      	b.n	800ce44 <LmHandlerConfigure+0x248>
    }

    // Try the restore context from the Backup RAM structure if data retention is available
    mibReq.Type = MIB_NVM_CTXS;
 800cc58:	2327      	movs	r3, #39	; 0x27
 800cc5a:	763b      	strb	r3, [r7, #24]
    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800cc5c:	f107 0318 	add.w	r3, r7, #24
 800cc60:	4618      	mov	r0, r3
 800cc62:	f005 fbcf 	bl	8012404 <LoRaMacMibSetRequestConfirm>
 800cc66:	4603      	mov	r3, r0
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d103      	bne.n	800cc74 <LmHandlerConfigure+0x78>
    {
        CtxRestoreDone = true;
 800cc6c:	4b7c      	ldr	r3, [pc, #496]	; (800ce60 <LmHandlerConfigure+0x264>)
 800cc6e:	2201      	movs	r2, #1
 800cc70:	701a      	strb	r2, [r3, #0]
 800cc72:	e02a      	b.n	800ccca <LmHandlerConfigure+0xce>
    }
    else
    {
        // Restore context data backup from user callback (stored in FLASH)
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800cc74:	2328      	movs	r3, #40	; 0x28
 800cc76:	763b      	strb	r3, [r7, #24]
        if (LmHandlerCallbacks->OnRestoreContextRequest != NULL)
 800cc78:	4b7a      	ldr	r3, [pc, #488]	; (800ce64 <LmHandlerConfigure+0x268>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	691b      	ldr	r3, [r3, #16]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d00c      	beq.n	800cc9c <LmHandlerConfigure+0xa0>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cc82:	f107 0318 	add.w	r3, r7, #24
 800cc86:	4618      	mov	r0, r3
 800cc88:	f005 fa16 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest(mibReq.Param.BackupContexts, sizeof(LoRaMacNvmData_t));
 800cc8c:	4b75      	ldr	r3, [pc, #468]	; (800ce64 <LmHandlerConfigure+0x268>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	691b      	ldr	r3, [r3, #16]
 800cc92:	69fa      	ldr	r2, [r7, #28]
 800cc94:	f240 518c 	movw	r1, #1420	; 0x58c
 800cc98:	4610      	mov	r0, r2
 800cc9a:	4798      	blx	r3
        }
        // Restore context data from backup to main nvm structure
        mibReq.Type = MIB_NVM_CTXS;
 800cc9c:	2327      	movs	r3, #39	; 0x27
 800cc9e:	763b      	strb	r3, [r7, #24]
        if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800cca0:	f107 0318 	add.w	r3, r7, #24
 800cca4:	4618      	mov	r0, r3
 800cca6:	f005 fbad 	bl	8012404 <LoRaMacMibSetRequestConfirm>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d10c      	bne.n	800ccca <LmHandlerConfigure+0xce>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ccb0:	2301      	movs	r3, #1
 800ccb2:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800ccb4:	f107 0318 	add.w	r3, r7, #24
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f005 f9fd 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
            if (mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE)
 800ccbe:	7f3b      	ldrb	r3, [r7, #28]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d002      	beq.n	800ccca <LmHandlerConfigure+0xce>
            {
                CtxRestoreDone = true;
 800ccc4:	4b66      	ldr	r3, [pc, #408]	; (800ce60 <LmHandlerConfigure+0x264>)
 800ccc6:	2201      	movs	r2, #1
 800ccc8:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (CtxRestoreDone == true)
 800ccca:	4b65      	ldr	r3, [pc, #404]	; (800ce60 <LmHandlerConfigure+0x264>)
 800cccc:	781b      	ldrb	r3, [r3, #0]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d02a      	beq.n	800cd28 <LmHandlerConfigure+0x12c>
    {
        if ( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800ccd2:	4b64      	ldr	r3, [pc, #400]	; (800ce64 <LmHandlerConfigure+0x268>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	69db      	ldr	r3, [r3, #28]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d004      	beq.n	800cce6 <LmHandlerConfigure+0xea>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800ccdc:	4b61      	ldr	r3, [pc, #388]	; (800ce64 <LmHandlerConfigure+0x268>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	69db      	ldr	r3, [r3, #28]
 800cce2:	2000      	movs	r0, #0
 800cce4:	4798      	blx	r3
        }

        mibReq.Type = MIB_DEV_ADDR;
 800cce6:	2306      	movs	r3, #6
 800cce8:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800ccea:	f107 0318 	add.w	r3, r7, #24
 800ccee:	4618      	mov	r0, r3
 800ccf0:	f005 f9e2 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
        CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800ccf4:	69fb      	ldr	r3, [r7, #28]
 800ccf6:	4a5c      	ldr	r2, [pc, #368]	; (800ce68 <LmHandlerConfigure+0x26c>)
 800ccf8:	6153      	str	r3, [r2, #20]

        mibReq.Type = MIB_NVM_CTXS;
 800ccfa:	2327      	movs	r3, #39	; 0x27
 800ccfc:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800ccfe:	f107 0318 	add.w	r3, r7, #24
 800cd02:	4618      	mov	r0, r3
 800cd04:	f005 f9d8 	bl	80120b8 <LoRaMacMibGetRequestConfirm>

        LmHandlerParams.ActiveRegion = mibReq.Param.Contexts->MacGroup2.Region;
 800cd08:	69fb      	ldr	r3, [r7, #28]
 800cd0a:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800cd0e:	4b4f      	ldr	r3, [pc, #316]	; (800ce4c <LmHandlerConfigure+0x250>)
 800cd10:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = mibReq.Param.Contexts->MacGroup2.DeviceClass;
 800cd12:	69fb      	ldr	r3, [r7, #28]
 800cd14:	f893 2104 	ldrb.w	r2, [r3, #260]	; 0x104
 800cd18:	4b4c      	ldr	r3, [pc, #304]	; (800ce4c <LmHandlerConfigure+0x250>)
 800cd1a:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = mibReq.Param.Contexts->MacGroup2.AdrCtrlOn;
 800cd1c:	69fb      	ldr	r3, [r7, #28]
 800cd1e:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 800cd22:	4b4a      	ldr	r3, [pc, #296]	; (800ce4c <LmHandlerConfigure+0x250>)
 800cd24:	709a      	strb	r2, [r3, #2]
 800cd26:	e019      	b.n	800cd5c <LmHandlerConfigure+0x160>
    }
    else
    {
        mibReq.Type = MIB_NET_ID;
 800cd28:	2305      	movs	r3, #5
 800cd2a:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800cd30:	f107 0318 	add.w	r3, r7, #24
 800cd34:	4618      	mov	r0, r3
 800cd36:	f005 fb65 	bl	8012404 <LoRaMacMibSetRequestConfirm>

#if ( STATIC_DEVICE_ADDRESS != 1 )
        CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
 800cd3a:	4b4a      	ldr	r3, [pc, #296]	; (800ce64 <LmHandlerConfigure+0x268>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	68db      	ldr	r3, [r3, #12]
 800cd40:	4798      	blx	r3
 800cd42:	4603      	mov	r3, r0
 800cd44:	4a48      	ldr	r2, [pc, #288]	; (800ce68 <LmHandlerConfigure+0x26c>)
 800cd46:	6153      	str	r3, [r2, #20]
#endif /* STATIC_DEVICE_ADDRESS != 1 */

        mibReq.Type = MIB_DEV_ADDR;
 800cd48:	2306      	movs	r3, #6
 800cd4a:	763b      	strb	r3, [r7, #24]
        mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800cd4c:	4b46      	ldr	r3, [pc, #280]	; (800ce68 <LmHandlerConfigure+0x26c>)
 800cd4e:	695b      	ldr	r3, [r3, #20]
 800cd50:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800cd52:	f107 0318 	add.w	r3, r7, #24
 800cd56:	4618      	mov	r0, r3
 800cd58:	f005 fb54 	bl	8012404 <LoRaMacMibSetRequestConfirm>
    }
    // Read secure-element DEV_EUI and JOIN_EUI values.
    mibReq.Type = MIB_DEV_EUI;
 800cd5c:	2302      	movs	r3, #2
 800cd5e:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800cd60:	f107 0318 	add.w	r3, r7, #24
 800cd64:	4618      	mov	r0, r3
 800cd66:	f005 f9a7 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800cd6a:	69fb      	ldr	r3, [r7, #28]
 800cd6c:	2208      	movs	r2, #8
 800cd6e:	4619      	mov	r1, r3
 800cd70:	483d      	ldr	r0, [pc, #244]	; (800ce68 <LmHandlerConfigure+0x26c>)
 800cd72:	f00c f80a 	bl	8018d8a <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800cd76:	2303      	movs	r3, #3
 800cd78:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800cd7a:	f107 0318 	add.w	r3, r7, #24
 800cd7e:	4618      	mov	r0, r3
 800cd80:	f005 f99a 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800cd84:	69fb      	ldr	r3, [r7, #28]
 800cd86:	2208      	movs	r2, #8
 800cd88:	4619      	mov	r1, r3
 800cd8a:	4838      	ldr	r0, [pc, #224]	; (800ce6c <LmHandlerConfigure+0x270>)
 800cd8c:	f00b fffd 	bl	8018d8a <memcpy1>

    SecureElementPrintKeys();
 800cd90:	f7ff fc20 	bl	800c5d4 <SecureElementPrintKeys>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800cd94:	4b36      	ldr	r3, [pc, #216]	; (800ce70 <LmHandlerConfigure+0x274>)
 800cd96:	781b      	ldrb	r3, [r3, #0]
 800cd98:	461a      	mov	r2, r3
 800cd9a:	4b36      	ldr	r3, [pc, #216]	; (800ce74 <LmHandlerConfigure+0x278>)
 800cd9c:	781b      	ldrb	r3, [r3, #0]
 800cd9e:	4619      	mov	r1, r3
 800cda0:	4b35      	ldr	r3, [pc, #212]	; (800ce78 <LmHandlerConfigure+0x27c>)
 800cda2:	781b      	ldrb	r3, [r3, #0]
 800cda4:	4618      	mov	r0, r3
 800cda6:	4b35      	ldr	r3, [pc, #212]	; (800ce7c <LmHandlerConfigure+0x280>)
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	9303      	str	r3, [sp, #12]
 800cdac:	9002      	str	r0, [sp, #8]
 800cdae:	9101      	str	r1, [sp, #4]
 800cdb0:	9200      	str	r2, [sp, #0]
 800cdb2:	4b33      	ldr	r3, [pc, #204]	; (800ce80 <LmHandlerConfigure+0x284>)
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	2100      	movs	r1, #0
 800cdb8:	2002      	movs	r0, #2
 800cdba:	f010 f9fd 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800cdbe:	230f      	movs	r3, #15
 800cdc0:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800cdc6:	f107 0318 	add.w	r3, r7, #24
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f005 fb1a 	bl	8012404 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800cdd0:	2310      	movs	r3, #16
 800cdd2:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cdd8:	f107 0318 	add.w	r3, r7, #24
 800cddc:	4618      	mov	r0, r3
 800cdde:	f005 fb11 	bl	8012404 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800cde2:	2304      	movs	r3, #4
 800cde4:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800cde6:	4b19      	ldr	r3, [pc, #100]	; (800ce4c <LmHandlerConfigure+0x250>)
 800cde8:	789b      	ldrb	r3, [r3, #2]
 800cdea:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cdec:	f107 0318 	add.w	r3, r7, #24
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	f005 fb07 	bl	8012404 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800cdf6:	2338      	movs	r3, #56	; 0x38
 800cdf8:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800cdfa:	4b14      	ldr	r3, [pc, #80]	; (800ce4c <LmHandlerConfigure+0x250>)
 800cdfc:	691b      	ldr	r3, [r3, #16]
 800cdfe:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ce00:	f107 0318 	add.w	r3, r7, #24
 800ce04:	4618      	mov	r0, r3
 800ce06:	f005 fafd 	bl	8012404 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800ce0a:	230f      	movs	r3, #15
 800ce0c:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800ce0e:	4b0f      	ldr	r3, [pc, #60]	; (800ce4c <LmHandlerConfigure+0x250>)
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	f107 0210 	add.w	r2, r7, #16
 800ce16:	4611      	mov	r1, r2
 800ce18:	4618      	mov	r0, r3
 800ce1a:	f008 f9b8 	bl	801518e <RegionGetPhyParam>
 800ce1e:	4603      	mov	r3, r0
 800ce20:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	bf14      	ite	ne
 800ce28:	2301      	movne	r3, #1
 800ce2a:	2300      	moveq	r3, #0
 800ce2c:	b2da      	uxtb	r2, r3
 800ce2e:	4b07      	ldr	r3, [pc, #28]	; (800ce4c <LmHandlerConfigure+0x250>)
 800ce30:	719a      	strb	r2, [r3, #6]

    // Set system maximum tolerated rx error in milliseconds
    LmHandlerSetSystemMaxRxError( 20 );
 800ce32:	2014      	movs	r0, #20
 800ce34:	f000 faba 	bl	800d3ac <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800ce38:	4b04      	ldr	r3, [pc, #16]	; (800ce4c <LmHandlerConfigure+0x250>)
 800ce3a:	799b      	ldrb	r3, [r3, #6]
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f006 f90f 	bl	8013060 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800ce42:	2300      	movs	r3, #0
}
 800ce44:	4618      	mov	r0, r3
 800ce46:	3740      	adds	r7, #64	; 0x40
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	bd80      	pop	{r7, pc}
 800ce4c:	200005ec 	.word	0x200005ec
 800ce50:	2000062c 	.word	0x2000062c
 800ce54:	0801e7ac 	.word	0x0801e7ac
 800ce58:	20000614 	.word	0x20000614
 800ce5c:	20000604 	.word	0x20000604
 800ce60:	20000722 	.word	0x20000722
 800ce64:	20000600 	.word	0x20000600
 800ce68:	20000090 	.word	0x20000090
 800ce6c:	20000098 	.word	0x20000098
 800ce70:	200000a7 	.word	0x200000a7
 800ce74:	200000a6 	.word	0x200000a6
 800ce78:	200000a5 	.word	0x200000a5
 800ce7c:	200000a4 	.word	0x200000a4
 800ce80:	0801e7f8 	.word	0x0801e7f8

0800ce84 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b082      	sub	sp, #8
 800ce88:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    // Processes the LoRaMac events
    LoRaMacProcess( );
 800ce8a:	f002 fd49 	bl	800f920 <LoRaMacProcess>

    // Call all packages process functions
    LmHandlerPackagesProcess( );
 800ce8e:	f000 fd3f 	bl	800d910 <LmHandlerPackagesProcess>

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Check if a package transmission is pending.
    // If it is the case exit function earlier
    if( LmHandlerPackageIsTxPending( ) == true )
 800ce92:	f000 fd13 	bl	800d8bc <LmHandlerPackageIsTxPending>
 800ce96:	4603      	mov	r3, r0
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d117      	bne.n	800cecc <LmHandlerProcess+0x48>
    {
        return;
    }

    // If a MAC layer scheduled uplink is still pending try to send it.
    if( IsUplinkTxPending == true )
 800ce9c:	4b0d      	ldr	r3, [pc, #52]	; (800ced4 <LmHandlerProcess+0x50>)
 800ce9e:	781b      	ldrb	r3, [r3, #0]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d014      	beq.n	800cece <LmHandlerProcess+0x4a>
    {
        // Send an empty message
        LmHandlerAppData_t appData =
 800cea4:	2300      	movs	r3, #0
 800cea6:	703b      	strb	r3, [r7, #0]
 800cea8:	2300      	movs	r3, #0
 800ceaa:	707b      	strb	r3, [r7, #1]
 800ceac:	2300      	movs	r3, #0
 800ceae:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800ceb0:	4b09      	ldr	r3, [pc, #36]	; (800ced8 <LmHandlerProcess+0x54>)
 800ceb2:	78d9      	ldrb	r1, [r3, #3]
 800ceb4:	463b      	mov	r3, r7
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	4618      	mov	r0, r3
 800ceba:	f000 f8b7 	bl	800d02c <LmHandlerSend>
 800cebe:	4603      	mov	r3, r0
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d104      	bne.n	800cece <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800cec4:	4b03      	ldr	r3, [pc, #12]	; (800ced4 <LmHandlerProcess+0x50>)
 800cec6:	2200      	movs	r2, #0
 800cec8:	701a      	strb	r2, [r3, #0]
 800ceca:	e000      	b.n	800cece <LmHandlerProcess+0x4a>
        return;
 800cecc:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800cece:	3708      	adds	r7, #8
 800ced0:	46bd      	mov	sp, r7
 800ced2:	bd80      	pop	{r7, pc}
 800ced4:	2000062c 	.word	0x2000062c
 800ced8:	200005ec 	.word	0x200005ec

0800cedc <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800cedc:	b480      	push	{r7}
 800cede:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800cee0:	4b02      	ldr	r3, [pc, #8]	; (800ceec <LmHandlerGetDutyCycleWaitTime+0x10>)
 800cee2:	681b      	ldr	r3, [r3, #0]
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bc80      	pop	{r7}
 800ceea:	4770      	bx	lr
 800ceec:	20000628 	.word	0x20000628

0800cef0 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b090      	sub	sp, #64	; 0x40
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	4603      	mov	r3, r0
 800cef8:	460a      	mov	r2, r1
 800cefa:	71fb      	strb	r3, [r7, #7]
 800cefc:	4613      	mov	r3, r2
 800cefe:	71bb      	strb	r3, [r7, #6]
#endif /* ACTIVATION_BY_PERSONALIZATION */
#endif /* LORAWAN_KMS */

    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800cf00:	2301      	movs	r3, #1
 800cf02:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800cf06:	4b36      	ldr	r3, [pc, #216]	; (800cfe0 <LmHandlerJoin+0xf0>)
 800cf08:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cf0c:	b2db      	uxtb	r3, r3
 800cf0e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    if ( mode == ACTIVATION_TYPE_OTAA )
 800cf12:	79fb      	ldrb	r3, [r7, #7]
 800cf14:	2b02      	cmp	r3, #2
 800cf16:	d10b      	bne.n	800cf30 <LmHandlerJoin+0x40>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800cf18:	2302      	movs	r3, #2
 800cf1a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800cf1e:	4b31      	ldr	r3, [pc, #196]	; (800cfe4 <LmHandlerJoin+0xf4>)
 800cf20:	2202      	movs	r2, #2
 800cf22:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800cf24:	4a2f      	ldr	r2, [pc, #188]	; (800cfe4 <LmHandlerJoin+0xf4>)
 800cf26:	79bb      	ldrb	r3, [r7, #6]
 800cf28:	71d3      	strb	r3, [r2, #7]
        LoRaMacStart();
 800cf2a:	f004 ffd3 	bl	8011ed4 <LoRaMacStart>
 800cf2e:	e041      	b.n	800cfb4 <LmHandlerJoin+0xc4>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800cf30:	2301      	movs	r3, #1
 800cf32:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800cf36:	4b2b      	ldr	r3, [pc, #172]	; (800cfe4 <LmHandlerJoin+0xf4>)
 800cf38:	2201      	movs	r2, #1
 800cf3a:	719a      	strb	r2, [r3, #6]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800cf3c:	4b28      	ldr	r3, [pc, #160]	; (800cfe0 <LmHandlerJoin+0xf0>)
 800cf3e:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800cf42:	4b28      	ldr	r3, [pc, #160]	; (800cfe4 <LmHandlerJoin+0xf4>)
 800cf44:	711a      	strb	r2, [r3, #4]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800cf46:	4b27      	ldr	r3, [pc, #156]	; (800cfe4 <LmHandlerJoin+0xf4>)
 800cf48:	2200      	movs	r2, #0
 800cf4a:	715a      	strb	r2, [r3, #5]
        JoinParams.forceRejoin = forceRejoin;
 800cf4c:	4a25      	ldr	r2, [pc, #148]	; (800cfe4 <LmHandlerJoin+0xf4>)
 800cf4e:	79bb      	ldrb	r3, [r7, #6]
 800cf50:	71d3      	strb	r3, [r2, #7]

        if (CtxRestoreDone == false)
 800cf52:	4b25      	ldr	r3, [pc, #148]	; (800cfe8 <LmHandlerJoin+0xf8>)
 800cf54:	781b      	ldrb	r3, [r3, #0]
 800cf56:	f083 0301 	eor.w	r3, r3, #1
 800cf5a:	b2db      	uxtb	r3, r3
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d01e      	beq.n	800cf9e <LmHandlerJoin+0xae>
        {
            // Configure the default datarate
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800cf60:	231f      	movs	r3, #31
 800cf62:	723b      	strb	r3, [r7, #8]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800cf64:	4b1e      	ldr	r3, [pc, #120]	; (800cfe0 <LmHandlerJoin+0xf0>)
 800cf66:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cf6a:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cf6c:	f107 0308 	add.w	r3, r7, #8
 800cf70:	4618      	mov	r0, r3
 800cf72:	f005 fa47 	bl	8012404 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800cf76:	2320      	movs	r3, #32
 800cf78:	723b      	strb	r3, [r7, #8]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800cf7a:	4b19      	ldr	r3, [pc, #100]	; (800cfe0 <LmHandlerJoin+0xf0>)
 800cf7c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cf80:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cf82:	f107 0308 	add.w	r3, r7, #8
 800cf86:	4618      	mov	r0, r3
 800cf88:	f005 fa3c 	bl	8012404 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800cf8c:	2329      	movs	r3, #41	; 0x29
 800cf8e:	723b      	strb	r3, [r7, #8]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800cf90:	4b16      	ldr	r3, [pc, #88]	; (800cfec <LmHandlerJoin+0xfc>)
 800cf92:	60fb      	str	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800cf94:	f107 0308 	add.w	r3, r7, #8
 800cf98:	4618      	mov	r0, r3
 800cf9a:	f005 fa33 	bl	8012404 <LoRaMacMibSetRequestConfirm>
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            SecureElementSetObjHandler(APP_S_KEY, KMS_APP_S_KEY_OBJECT_HANDLE);
#endif  /* LORAWAN_KMS == 1 */
        }

        LoRaMacStart();
 800cf9e:	f004 ff99 	bl	8011ed4 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	723b      	strb	r3, [r7, #8]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800cfaa:	f107 0308 	add.w	r3, r7, #8
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f005 fa28 	bl	8012404 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
#endif
    }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if ((CtxRestoreDone == false) || (forceRejoin == true))
 800cfb4:	4b0c      	ldr	r3, [pc, #48]	; (800cfe8 <LmHandlerJoin+0xf8>)
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	f083 0301 	eor.w	r3, r3, #1
 800cfbc:	b2db      	uxtb	r3, r3
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d102      	bne.n	800cfc8 <LmHandlerJoin+0xd8>
 800cfc2:	79bb      	ldrb	r3, [r7, #6]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d004      	beq.n	800cfd2 <LmHandlerJoin+0xe2>
    {
        // Starts the join procedure
        LoRaMacMlmeRequest( &mlmeReq );
 800cfc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cfcc:	4618      	mov	r0, r3
 800cfce:	f005 fd89 	bl	8012ae4 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800cfd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cfd4:	4a06      	ldr	r2, [pc, #24]	; (800cff0 <LmHandlerJoin+0x100>)
 800cfd6:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800cfd8:	bf00      	nop
 800cfda:	3740      	adds	r7, #64	; 0x40
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}
 800cfe0:	200005ec 	.word	0x200005ec
 800cfe4:	200000a8 	.word	0x200000a8
 800cfe8:	20000722 	.word	0x20000722
 800cfec:	01000400 	.word	0x01000400
 800cff0:	20000628 	.word	0x20000628

0800cff4 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b08a      	sub	sp, #40	; 0x28
 800cff8:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800cffa:	2301      	movs	r3, #1
 800cffc:	703b      	strb	r3, [r7, #0]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800cffe:	463b      	mov	r3, r7
 800d000:	4618      	mov	r0, r3
 800d002:	f005 f859 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800d006:	4603      	mov	r3, r0
 800d008:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if( status == LORAMAC_STATUS_OK )
 800d00c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d010:	2b00      	cmp	r3, #0
 800d012:	d106      	bne.n	800d022 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800d014:	793b      	ldrb	r3, [r7, #4]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d101      	bne.n	800d01e <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800d01a:	2300      	movs	r3, #0
 800d01c:	e002      	b.n	800d024 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800d01e:	2301      	movs	r3, #1
 800d020:	e000      	b.n	800d024 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800d022:	2300      	movs	r3, #0
    }
}
 800d024:	4618      	mov	r0, r3
 800d026:	3728      	adds	r7, #40	; 0x28
 800d028:	46bd      	mov	sp, r7
 800d02a:	bd80      	pop	{r7, pc}

0800d02c <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed, bool allowDelayedTx )
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b08a      	sub	sp, #40	; 0x28
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	460b      	mov	r3, r1
 800d036:	70fb      	strb	r3, [r7, #3]
 800d038:	4613      	mov	r3, r2
 800d03a:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800d03c:	23ff      	movs	r3, #255	; 0xff
 800d03e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if (LoRaMacIsBusy() == true)
 800d042:	f002 f9cd 	bl	800f3e0 <LoRaMacIsBusy>
 800d046:	4603      	mov	r3, r0
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d002      	beq.n	800d052 <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d04c:	f06f 0301 	mvn.w	r3, #1
 800d050:	e0a3      	b.n	800d19a <LmHandlerSend+0x16e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800d052:	f7ff ffcf 	bl	800cff4 <LmHandlerJoinStatus>
 800d056:	4603      	mov	r3, r0
 800d058:	2b01      	cmp	r3, #1
 800d05a:	d00a      	beq.n	800d072 <LmHandlerSend+0x46>
    {
        // The network isn't joined, try again.
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800d05c:	4b51      	ldr	r3, [pc, #324]	; (800d1a4 <LmHandlerSend+0x178>)
 800d05e:	799b      	ldrb	r3, [r3, #6]
 800d060:	4a50      	ldr	r2, [pc, #320]	; (800d1a4 <LmHandlerSend+0x178>)
 800d062:	79d2      	ldrb	r2, [r2, #7]
 800d064:	4611      	mov	r1, r2
 800d066:	4618      	mov	r0, r3
 800d068:	f7ff ff42 	bl	800cef0 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d06c:	f06f 0302 	mvn.w	r3, #2
 800d070:	e093      	b.n	800d19a <LmHandlerSend+0x16e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800d072:	4a4d      	ldr	r2, [pc, #308]	; (800d1a8 <LmHandlerSend+0x17c>)
 800d074:	78fb      	ldrb	r3, [r7, #3]
 800d076:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800d078:	78fb      	ldrb	r3, [r7, #3]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	bf14      	ite	ne
 800d07e:	2301      	movne	r3, #1
 800d080:	2300      	moveq	r3, #0
 800d082:	b2db      	uxtb	r3, r3
 800d084:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800d086:	4b49      	ldr	r3, [pc, #292]	; (800d1ac <LmHandlerSend+0x180>)
 800d088:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d08c:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	785b      	ldrb	r3, [r3, #1]
 800d092:	f107 020c 	add.w	r2, r7, #12
 800d096:	4611      	mov	r1, r2
 800d098:	4618      	mov	r0, r3
 800d09a:	f004 ff7d 	bl	8011f98 <LoRaMacQueryTxPossible>
 800d09e:	4603      	mov	r3, r0
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d009      	beq.n	800d0b8 <LmHandlerSend+0x8c>
    {
        // Send empty frame in order to flush MAC commands
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800d0b0:	23f9      	movs	r3, #249	; 0xf9
 800d0b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d0b6:	e009      	b.n	800d0cc <LmHandlerSend+0xa0>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	781b      	ldrb	r3, [r3, #0]
 800d0bc:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	785b      	ldrb	r3, [r3, #1]
 800d0c2:	b29b      	uxth	r3, r3
 800d0c4:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	685b      	ldr	r3, [r3, #4]
 800d0ca:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800d0cc:	4b36      	ldr	r3, [pc, #216]	; (800d1a8 <LmHandlerSend+0x17c>)
 800d0ce:	687a      	ldr	r2, [r7, #4]
 800d0d0:	3310      	adds	r3, #16
 800d0d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d0d6:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800d0da:	4b34      	ldr	r3, [pc, #208]	; (800d1ac <LmHandlerSend+0x180>)
 800d0dc:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800d0e0:	4b31      	ldr	r3, [pc, #196]	; (800d1a8 <LmHandlerSend+0x17c>)
 800d0e2:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800d0e4:	78ba      	ldrb	r2, [r7, #2]
 800d0e6:	f107 0310 	add.w	r3, r7, #16
 800d0ea:	4611      	mov	r1, r2
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	f005 fe7f 	bl	8012df0 <LoRaMacMcpsRequest>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800d0f8:	6a3b      	ldr	r3, [r7, #32]
 800d0fa:	4a2d      	ldr	r2, [pc, #180]	; (800d1b0 <LmHandlerSend+0x184>)
 800d0fc:	6013      	str	r3, [r2, #0]

    switch (status)
 800d0fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d102:	2b11      	cmp	r3, #17
 800d104:	d842      	bhi.n	800d18c <LmHandlerSend+0x160>
 800d106:	a201      	add	r2, pc, #4	; (adr r2, 800d10c <LmHandlerSend+0xe0>)
 800d108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d10c:	0800d155 	.word	0x0800d155
 800d110:	0800d16d 	.word	0x0800d16d
 800d114:	0800d18d 	.word	0x0800d18d
 800d118:	0800d18d 	.word	0x0800d18d
 800d11c:	0800d18d 	.word	0x0800d18d
 800d120:	0800d18d 	.word	0x0800d18d
 800d124:	0800d18d 	.word	0x0800d18d
 800d128:	0800d175 	.word	0x0800d175
 800d12c:	0800d18d 	.word	0x0800d18d
 800d130:	0800d18d 	.word	0x0800d18d
 800d134:	0800d18d 	.word	0x0800d18d
 800d138:	0800d185 	.word	0x0800d185
 800d13c:	0800d18d 	.word	0x0800d18d
 800d140:	0800d18d 	.word	0x0800d18d
 800d144:	0800d16d 	.word	0x0800d16d
 800d148:	0800d16d 	.word	0x0800d16d
 800d14c:	0800d16d 	.word	0x0800d16d
 800d150:	0800d17d 	.word	0x0800d17d
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            IsUplinkTxPending = false;
 800d154:	4b17      	ldr	r3, [pc, #92]	; (800d1b4 <LmHandlerSend+0x188>)
 800d156:	2200      	movs	r2, #0
 800d158:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if (lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED)
 800d15a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d15e:	f113 0f07 	cmn.w	r3, #7
 800d162:	d017      	beq.n	800d194 <LmHandlerSend+0x168>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d164:	2300      	movs	r3, #0
 800d166:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 800d16a:	e013      	b.n	800d194 <LmHandlerSend+0x168>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800d16c:	23fe      	movs	r3, #254	; 0xfe
 800d16e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800d172:	e010      	b.n	800d196 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d174:	23fd      	movs	r3, #253	; 0xfd
 800d176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800d17a:	e00c      	b.n	800d196 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800d17c:	23fb      	movs	r3, #251	; 0xfb
 800d17e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800d182:	e008      	b.n	800d196 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800d184:	23fa      	movs	r3, #250	; 0xfa
 800d186:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800d18a:	e004      	b.n	800d196 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d18c:	23ff      	movs	r3, #255	; 0xff
 800d18e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800d192:	e000      	b.n	800d196 <LmHandlerSend+0x16a>
            break;
 800d194:	bf00      	nop
    }

    return lmhStatus;
 800d196:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d19a:	4618      	mov	r0, r3
 800d19c:	3728      	adds	r7, #40	; 0x28
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	bd80      	pop	{r7, pc}
 800d1a2:	bf00      	nop
 800d1a4:	200000a8 	.word	0x200000a8
 800d1a8:	200000b0 	.word	0x200000b0
 800d1ac:	200005ec 	.word	0x200005ec
 800d1b0:	20000628 	.word	0x20000628
 800d1b4:	2000062c 	.word	0x2000062c

0800d1b8 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b086      	sub	sp, #24
 800d1bc:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800d1be:	2309      	movs	r3, #9
 800d1c0:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800d1c2:	463b      	mov	r3, r7
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f005 fc8d 	bl	8012ae4 <LoRaMacMlmeRequest>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800d1ce:	693b      	ldr	r3, [r7, #16]
 800d1d0:	4a06      	ldr	r2, [pc, #24]	; (800d1ec <LmHandlerDeviceTimeReq+0x34>)
 800d1d2:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800d1d4:	7dfb      	ldrb	r3, [r7, #23]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d101      	bne.n	800d1de <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d1da:	2300      	movs	r3, #0
 800d1dc:	e001      	b.n	800d1e2 <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d1de:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3718      	adds	r7, #24
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}
 800d1ea:	bf00      	nop
 800d1ec:	20000628 	.word	0x20000628

0800d1f0 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800d1fa:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	370c      	adds	r7, #12
 800d202:	46bd      	mov	sp, r7
 800d204:	bc80      	pop	{r7}
 800d206:	4770      	bx	lr

0800d208 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b08c      	sub	sp, #48	; 0x30
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	4603      	mov	r3, r0
 800d210:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800d212:	2300      	movs	r3, #0
 800d214:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if (LoRaMacIsBusy() == true)
 800d218:	f002 f8e2 	bl	800f3e0 <LoRaMacIsBusy>
 800d21c:	4603      	mov	r3, r0
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d002      	beq.n	800d228 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d222:	f06f 0301 	mvn.w	r3, #1
 800d226:	e073      	b.n	800d310 <LmHandlerRequestClass+0x108>
    }

    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800d228:	f7ff fee4 	bl	800cff4 <LmHandlerJoinStatus>
 800d22c:	4603      	mov	r3, r0
 800d22e:	2b01      	cmp	r3, #1
 800d230:	d002      	beq.n	800d238 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d232:	f06f 0302 	mvn.w	r3, #2
 800d236:	e06b      	b.n	800d310 <LmHandlerRequestClass+0x108>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d238:	2300      	movs	r3, #0
 800d23a:	723b      	strb	r3, [r7, #8]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d23c:	f107 0308 	add.w	r3, r7, #8
 800d240:	4618      	mov	r0, r3
 800d242:	f004 ff39 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800d246:	4603      	mov	r3, r0
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d002      	beq.n	800d252 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800d24c:	f04f 33ff 	mov.w	r3, #4294967295
 800d250:	e05e      	b.n	800d310 <LmHandlerRequestClass+0x108>
    }
    currentClass = mibReq.Param.Class;
 800d252:	7b3b      	ldrb	r3, [r7, #12]
 800d254:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    // Attempt to switch only if class update
    if( currentClass != newClass )
 800d258:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800d25c:	79fb      	ldrb	r3, [r7, #7]
 800d25e:	429a      	cmp	r2, r3
 800d260:	d04d      	beq.n	800d2fe <LmHandlerRequestClass+0xf6>
    {
        switch( newClass )
 800d262:	79fb      	ldrb	r3, [r7, #7]
 800d264:	2b02      	cmp	r3, #2
 800d266:	d028      	beq.n	800d2ba <LmHandlerRequestClass+0xb2>
 800d268:	2b02      	cmp	r3, #2
 800d26a:	dc4a      	bgt.n	800d302 <LmHandlerRequestClass+0xfa>
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d002      	beq.n	800d276 <LmHandlerRequestClass+0x6e>
 800d270:	2b01      	cmp	r3, #1
 800d272:	d01e      	beq.n	800d2b2 <LmHandlerRequestClass+0xaa>
                    }
                }
            }
            break;
        default:
            break;
 800d274:	e045      	b.n	800d302 <LmHandlerRequestClass+0xfa>
                if( currentClass != CLASS_A )
 800d276:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d043      	beq.n	800d306 <LmHandlerRequestClass+0xfe>
                    mibReq.Param.Class = newClass;
 800d27e:	79fb      	ldrb	r3, [r7, #7]
 800d280:	733b      	strb	r3, [r7, #12]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d282:	f107 0308 	add.w	r3, r7, #8
 800d286:	4618      	mov	r0, r3
 800d288:	f005 f8bc 	bl	8012404 <LoRaMacMibSetRequestConfirm>
 800d28c:	4603      	mov	r3, r0
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d10b      	bne.n	800d2aa <LmHandlerRequestClass+0xa2>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800d292:	4b21      	ldr	r3, [pc, #132]	; (800d318 <LmHandlerRequestClass+0x110>)
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d034      	beq.n	800d306 <LmHandlerRequestClass+0xfe>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800d29c:	4b1e      	ldr	r3, [pc, #120]	; (800d318 <LmHandlerRequestClass+0x110>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2a2:	79fa      	ldrb	r2, [r7, #7]
 800d2a4:	4610      	mov	r0, r2
 800d2a6:	4798      	blx	r3
            break;
 800d2a8:	e02d      	b.n	800d306 <LmHandlerRequestClass+0xfe>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800d2aa:	23ff      	movs	r3, #255	; 0xff
 800d2ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d2b0:	e029      	b.n	800d306 <LmHandlerRequestClass+0xfe>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800d2b2:	23ff      	movs	r3, #255	; 0xff
 800d2b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d2b8:	e028      	b.n	800d30c <LmHandlerRequestClass+0x104>
                if( currentClass != CLASS_A )
 800d2ba:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d003      	beq.n	800d2ca <LmHandlerRequestClass+0xc2>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800d2c2:	23ff      	movs	r3, #255	; 0xff
 800d2c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d2c8:	e01f      	b.n	800d30a <LmHandlerRequestClass+0x102>
                    mibReq.Param.Class = newClass;
 800d2ca:	79fb      	ldrb	r3, [r7, #7]
 800d2cc:	733b      	strb	r3, [r7, #12]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800d2ce:	f107 0308 	add.w	r3, r7, #8
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f005 f896 	bl	8012404 <LoRaMacMibSetRequestConfirm>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d10b      	bne.n	800d2f6 <LmHandlerRequestClass+0xee>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800d2de:	4b0e      	ldr	r3, [pc, #56]	; (800d318 <LmHandlerRequestClass+0x110>)
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d010      	beq.n	800d30a <LmHandlerRequestClass+0x102>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800d2e8:	4b0b      	ldr	r3, [pc, #44]	; (800d318 <LmHandlerRequestClass+0x110>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2ee:	79fa      	ldrb	r2, [r7, #7]
 800d2f0:	4610      	mov	r0, r2
 800d2f2:	4798      	blx	r3
            break;
 800d2f4:	e009      	b.n	800d30a <LmHandlerRequestClass+0x102>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800d2f6:	23ff      	movs	r3, #255	; 0xff
 800d2f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d2fc:	e005      	b.n	800d30a <LmHandlerRequestClass+0x102>
        }
    }
 800d2fe:	bf00      	nop
 800d300:	e004      	b.n	800d30c <LmHandlerRequestClass+0x104>
            break;
 800d302:	bf00      	nop
 800d304:	e002      	b.n	800d30c <LmHandlerRequestClass+0x104>
            break;
 800d306:	bf00      	nop
 800d308:	e000      	b.n	800d30c <LmHandlerRequestClass+0x104>
            break;
 800d30a:	bf00      	nop
    return errorStatus;
 800d30c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d310:	4618      	mov	r0, r3
 800d312:	3730      	adds	r7, #48	; 0x30
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}
 800d318:	20000600 	.word	0x20000600

0800d31c <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b08c      	sub	sp, #48	; 0x30
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (deviceClass == NULL)
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d102      	bne.n	800d330 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d32a:	f04f 33ff 	mov.w	r3, #4294967295
 800d32e:	e010      	b.n	800d352 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d330:	2300      	movs	r3, #0
 800d332:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800d334:	f107 030c 	add.w	r3, r7, #12
 800d338:	4618      	mov	r0, r3
 800d33a:	f004 febd 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800d33e:	4603      	mov	r3, r0
 800d340:	2b00      	cmp	r3, #0
 800d342:	d002      	beq.n	800d34a <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d344:	f04f 33ff 	mov.w	r3, #4294967295
 800d348:	e003      	b.n	800d352 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800d34a:	7c3a      	ldrb	r2, [r7, #16]
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800d350:	2300      	movs	r3, #0
}
 800d352:	4618      	mov	r0, r3
 800d354:	3730      	adds	r7, #48	; 0x30
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}
	...

0800d35c <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b08c      	sub	sp, #48	; 0x30
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if (txDatarate == NULL)
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d102      	bne.n	800d370 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d36a:	f04f 33ff 	mov.w	r3, #4294967295
 800d36e:	e016      	b.n	800d39e <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800d370:	2320      	movs	r3, #32
 800d372:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800d374:	f107 030c 	add.w	r3, r7, #12
 800d378:	4618      	mov	r0, r3
 800d37a:	f004 fe9d 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800d37e:	4603      	mov	r3, r0
 800d380:	2b00      	cmp	r3, #0
 800d382:	d002      	beq.n	800d38a <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d384:	f04f 33ff 	mov.w	r3, #4294967295
 800d388:	e009      	b.n	800d39e <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800d38a:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f993 2000 	ldrsb.w	r2, [r3]
 800d398:	4b03      	ldr	r3, [pc, #12]	; (800d3a8 <LmHandlerGetTxDatarate+0x4c>)
 800d39a:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800d39c:	2300      	movs	r3, #0
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	3730      	adds	r7, #48	; 0x30
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}
 800d3a6:	bf00      	nop
 800d3a8:	200005ec 	.word	0x200005ec

0800d3ac <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b08c      	sub	sp, #48	; 0x30
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800d3b4:	2323      	movs	r3, #35	; 0x23
 800d3b6:	733b      	strb	r3, [r7, #12]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	613b      	str	r3, [r7, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d3bc:	f107 030c 	add.w	r3, r7, #12
 800d3c0:	4618      	mov	r0, r3
 800d3c2:	f005 f81f 	bl	8012404 <LoRaMacMibSetRequestConfirm>
 800d3c6:	4603      	mov	r3, r0
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d002      	beq.n	800d3d2 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800d3cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d3d0:	e000      	b.n	800d3d4 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800d3d2:	2300      	movs	r3, #0
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3730      	adds	r7, #48	; 0x30
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}

0800d3dc <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b082      	sub	sp, #8
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800d3e4:	4b15      	ldr	r3, [pc, #84]	; (800d43c <McpsConfirm+0x60>)
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	785a      	ldrb	r2, [r3, #1]
 800d3ee:	4b13      	ldr	r3, [pc, #76]	; (800d43c <McpsConfirm+0x60>)
 800d3f0:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	789b      	ldrb	r3, [r3, #2]
 800d3f6:	b25a      	sxtb	r2, r3
 800d3f8:	4b10      	ldr	r3, [pc, #64]	; (800d43c <McpsConfirm+0x60>)
 800d3fa:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	68db      	ldr	r3, [r3, #12]
 800d400:	4a0e      	ldr	r2, [pc, #56]	; (800d43c <McpsConfirm+0x60>)
 800d402:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800d40a:	4b0c      	ldr	r3, [pc, #48]	; (800d43c <McpsConfirm+0x60>)
 800d40c:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	691b      	ldr	r3, [r3, #16]
 800d412:	b2da      	uxtb	r2, r3
 800d414:	4b09      	ldr	r3, [pc, #36]	; (800d43c <McpsConfirm+0x60>)
 800d416:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	791b      	ldrb	r3, [r3, #4]
 800d41c:	461a      	mov	r2, r3
 800d41e:	4b07      	ldr	r3, [pc, #28]	; (800d43c <McpsConfirm+0x60>)
 800d420:	725a      	strb	r2, [r3, #9]

    LmHandlerCallbacks->OnTxData( &TxParams );
 800d422:	4b07      	ldr	r3, [pc, #28]	; (800d440 <McpsConfirm+0x64>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d428:	4804      	ldr	r0, [pc, #16]	; (800d43c <McpsConfirm+0x60>)
 800d42a:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800d42c:	6879      	ldr	r1, [r7, #4]
 800d42e:	2000      	movs	r0, #0
 800d430:	f000 f9c6 	bl	800d7c0 <LmHandlerPackagesNotify>
}
 800d434:	bf00      	nop
 800d436:	3708      	adds	r7, #8
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}
 800d43c:	200000b0 	.word	0x200000b0
 800d440:	20000600 	.word	0x20000600

0800d444 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b086      	sub	sp, #24
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800d44e:	2300      	movs	r3, #0
 800d450:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800d452:	4b2c      	ldr	r3, [pc, #176]	; (800d504 <McpsIndication+0xc0>)
 800d454:	2201      	movs	r2, #1
 800d456:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	785a      	ldrb	r2, [r3, #1]
 800d45c:	4b29      	ldr	r3, [pc, #164]	; (800d504 <McpsIndication+0xc0>)
 800d45e:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800d460:	4b28      	ldr	r3, [pc, #160]	; (800d504 <McpsIndication+0xc0>)
 800d462:	785b      	ldrb	r3, [r3, #1]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d149      	bne.n	800d4fc <McpsIndication+0xb8>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	791b      	ldrb	r3, [r3, #4]
 800d46c:	b25a      	sxtb	r2, r3
 800d46e:	4b25      	ldr	r3, [pc, #148]	; (800d504 <McpsIndication+0xc0>)
 800d470:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d478:	b25a      	sxtb	r2, r3
 800d47a:	4b22      	ldr	r3, [pc, #136]	; (800d504 <McpsIndication+0xc0>)
 800d47c:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d484:	4b1f      	ldr	r3, [pc, #124]	; (800d504 <McpsIndication+0xc0>)
 800d486:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	78da      	ldrb	r2, [r3, #3]
 800d48c:	4b1d      	ldr	r3, [pc, #116]	; (800d504 <McpsIndication+0xc0>)
 800d48e:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	691b      	ldr	r3, [r3, #16]
 800d494:	4a1b      	ldr	r2, [pc, #108]	; (800d504 <McpsIndication+0xc0>)
 800d496:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	78db      	ldrb	r3, [r3, #3]
 800d49c:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	7b1b      	ldrb	r3, [r3, #12]
 800d4a2:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	689b      	ldr	r3, [r3, #8]
 800d4a8:	617b      	str	r3, [r7, #20]

    LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800d4aa:	4b17      	ldr	r3, [pc, #92]	; (800d508 <McpsIndication+0xc4>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4b0:	f107 0210 	add.w	r2, r7, #16
 800d4b4:	4913      	ldr	r1, [pc, #76]	; (800d504 <McpsIndication+0xc0>)
 800d4b6:	4610      	mov	r0, r2
 800d4b8:	4798      	blx	r3

    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800d4ba:	4b13      	ldr	r3, [pc, #76]	; (800d508 <McpsIndication+0xc4>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d007      	beq.n	800d4d4 <McpsIndication+0x90>
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	7e1b      	ldrb	r3, [r3, #24]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d003      	beq.n	800d4d4 <McpsIndication+0x90>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800d4cc:	4b0e      	ldr	r3, [pc, #56]	; (800d508 <McpsIndication+0xc4>)
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4d2:	4798      	blx	r3
    }
    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800d4d4:	6879      	ldr	r1, [r7, #4]
 800d4d6:	2001      	movs	r0, #1
 800d4d8:	f000 f972 	bl	800d7c0 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800d4dc:	f107 030f 	add.w	r3, r7, #15
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f7ff ff1b 	bl	800d31c <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true);
    }
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if ( ( mcpsIndication->FramePending == true ) && ( deviceClass == CLASS_A ) )
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	795b      	ldrb	r3, [r3, #5]
 800d4ea:	2b01      	cmp	r3, #1
 800d4ec:	d107      	bne.n	800d4fe <McpsIndication+0xba>
 800d4ee:	7bfb      	ldrb	r3, [r7, #15]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d104      	bne.n	800d4fe <McpsIndication+0xba>
    {
        // The server signals that it has pending data to be sent.
        // We schedule an uplink as soon as possible to flush the server.
        IsUplinkTxPending = true;
 800d4f4:	4b05      	ldr	r3, [pc, #20]	; (800d50c <McpsIndication+0xc8>)
 800d4f6:	2201      	movs	r2, #1
 800d4f8:	701a      	strb	r2, [r3, #0]
 800d4fa:	e000      	b.n	800d4fe <McpsIndication+0xba>
        return;
 800d4fc:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800d4fe:	3718      	adds	r7, #24
 800d500:	46bd      	mov	sp, r7
 800d502:	bd80      	pop	{r7, pc}
 800d504:	200000cc 	.word	0x200000cc
 800d508:	20000600 	.word	0x20000600
 800d50c:	2000062c 	.word	0x2000062c

0800d510 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b08c      	sub	sp, #48	; 0x30
 800d514:	af00      	add	r7, sp, #0
 800d516:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800d518:	4b3c      	ldr	r3, [pc, #240]	; (800d60c <MlmeConfirm+0xfc>)
 800d51a:	2200      	movs	r2, #0
 800d51c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	785a      	ldrb	r2, [r3, #1]
 800d522:	4b3a      	ldr	r3, [pc, #232]	; (800d60c <MlmeConfirm+0xfc>)
 800d524:	705a      	strb	r2, [r3, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800d526:	4b3a      	ldr	r3, [pc, #232]	; (800d610 <MlmeConfirm+0x100>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d52c:	4837      	ldr	r0, [pc, #220]	; (800d60c <MlmeConfirm+0xfc>)
 800d52e:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800d530:	6879      	ldr	r1, [r7, #4]
 800d532:	2002      	movs	r0, #2
 800d534:	f000 f944 	bl	800d7c0 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	781b      	ldrb	r3, [r3, #0]
 800d53c:	3b01      	subs	r3, #1
 800d53e:	2b0b      	cmp	r3, #11
 800d540:	d85c      	bhi.n	800d5fc <MlmeConfirm+0xec>
 800d542:	a201      	add	r2, pc, #4	; (adr r2, 800d548 <MlmeConfirm+0x38>)
 800d544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d548:	0800d579 	.word	0x0800d579
 800d54c:	0800d5fd 	.word	0x0800d5fd
 800d550:	0800d5fd 	.word	0x0800d5fd
 800d554:	0800d5cb 	.word	0x0800d5cb
 800d558:	0800d5fd 	.word	0x0800d5fd
 800d55c:	0800d5fd 	.word	0x0800d5fd
 800d560:	0800d5fd 	.word	0x0800d5fd
 800d564:	0800d5fd 	.word	0x0800d5fd
 800d568:	0800d5fd 	.word	0x0800d5fd
 800d56c:	0800d5fd 	.word	0x0800d5fd
 800d570:	0800d5e3 	.word	0x0800d5e3
 800d574:	0800d5fd 	.word	0x0800d5fd
    {
    case MLME_JOIN:
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_DEV_ADDR;
 800d578:	2306      	movs	r3, #6
 800d57a:	733b      	strb	r3, [r7, #12]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d57c:	f107 030c 	add.w	r3, r7, #12
 800d580:	4618      	mov	r0, r3
 800d582:	f004 fd99 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	4a22      	ldr	r2, [pc, #136]	; (800d614 <MlmeConfirm+0x104>)
 800d58a:	6153      	str	r3, [r2, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800d58c:	4822      	ldr	r0, [pc, #136]	; (800d618 <MlmeConfirm+0x108>)
 800d58e:	f7ff fee5 	bl	800d35c <LmHandlerGetTxDatarate>

            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	785b      	ldrb	r3, [r3, #1]
 800d596:	2b00      	cmp	r3, #0
 800d598:	d108      	bne.n	800d5ac <MlmeConfirm+0x9c>
            {
                // Status is OK, node has joined the network
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800d59a:	4b20      	ldr	r3, [pc, #128]	; (800d61c <MlmeConfirm+0x10c>)
 800d59c:	2200      	movs	r2, #0
 800d59e:	715a      	strb	r2, [r3, #5]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800d5a0:	4b1f      	ldr	r3, [pc, #124]	; (800d620 <MlmeConfirm+0x110>)
 800d5a2:	785b      	ldrb	r3, [r3, #1]
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	f7ff fe2f 	bl	800d208 <LmHandlerRequestClass>
 800d5aa:	e002      	b.n	800d5b2 <MlmeConfirm+0xa2>
            }
            else
            {
                // Join was not successful. Try to join again
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800d5ac:	4b1b      	ldr	r3, [pc, #108]	; (800d61c <MlmeConfirm+0x10c>)
 800d5ae:	22ff      	movs	r2, #255	; 0xff
 800d5b0:	715a      	strb	r2, [r3, #5]
            }
            // Notify upper layer
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800d5b2:	4b17      	ldr	r3, [pc, #92]	; (800d610 <MlmeConfirm+0x100>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5b8:	4818      	ldr	r0, [pc, #96]	; (800d61c <MlmeConfirm+0x10c>)
 800d5ba:	4798      	blx	r3
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	785b      	ldrb	r3, [r3, #1]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d11d      	bne.n	800d600 <MlmeConfirm+0xf0>
            {
                SecureElementPrintSessionKeys();
 800d5c4:	f7ff f894 	bl	800c6f0 <SecureElementPrintSessionKeys>
            }
        }
        break;
 800d5c8:	e01a      	b.n	800d600 <MlmeConfirm+0xf0>
    case MLME_LINK_CHECK:
        {
            RxParams.LinkCheck = true;
 800d5ca:	4b16      	ldr	r3, [pc, #88]	; (800d624 <MlmeConfirm+0x114>)
 800d5cc:	2201      	movs	r2, #1
 800d5ce:	745a      	strb	r2, [r3, #17]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	7a1a      	ldrb	r2, [r3, #8]
 800d5d4:	4b13      	ldr	r3, [pc, #76]	; (800d624 <MlmeConfirm+0x114>)
 800d5d6:	749a      	strb	r2, [r3, #18]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	7a5a      	ldrb	r2, [r3, #9]
 800d5dc:	4b11      	ldr	r3, [pc, #68]	; (800d624 <MlmeConfirm+0x114>)
 800d5de:	74da      	strb	r2, [r3, #19]
        }
        break;
 800d5e0:	e00f      	b.n	800d602 <MlmeConfirm+0xf2>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    case MLME_BEACON_ACQUISITION:
        {
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	785b      	ldrb	r3, [r3, #1]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d105      	bne.n	800d5f6 <MlmeConfirm+0xe6>
            {
                // Beacon has been acquired
                // Request server for ping slot
                LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800d5ea:	4b0d      	ldr	r3, [pc, #52]	; (800d620 <MlmeConfirm+0x110>)
 800d5ec:	7b1b      	ldrb	r3, [r3, #12]
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	f7ff fdfe 	bl	800d1f0 <LmHandlerPingSlotReq>
                // Beacon not acquired
                // Request Device Time again.
                LmHandlerDeviceTimeReq( );
            }
        }
        break;
 800d5f4:	e005      	b.n	800d602 <MlmeConfirm+0xf2>
                LmHandlerDeviceTimeReq( );
 800d5f6:	f7ff fddf 	bl	800d1b8 <LmHandlerDeviceTimeReq>
        break;
 800d5fa:	e002      	b.n	800d602 <MlmeConfirm+0xf2>
            }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    default:
        break;
 800d5fc:	bf00      	nop
 800d5fe:	e000      	b.n	800d602 <MlmeConfirm+0xf2>
        break;
 800d600:	bf00      	nop
    }
}
 800d602:	bf00      	nop
 800d604:	3730      	adds	r7, #48	; 0x30
 800d606:	46bd      	mov	sp, r7
 800d608:	bd80      	pop	{r7, pc}
 800d60a:	bf00      	nop
 800d60c:	200000b0 	.word	0x200000b0
 800d610:	20000600 	.word	0x20000600
 800d614:	20000090 	.word	0x20000090
 800d618:	200000ac 	.word	0x200000ac
 800d61c:	200000a8 	.word	0x200000a8
 800d620:	200005ec 	.word	0x200005ec
 800d624:	200000cc 	.word	0x200000cc

0800d628 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b082      	sub	sp, #8
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
 800d630:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800d632:	4b24      	ldr	r3, [pc, #144]	; (800d6c4 <MlmeIndication+0x9c>)
 800d634:	2200      	movs	r2, #0
 800d636:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	785a      	ldrb	r2, [r3, #1]
 800d63c:	4b21      	ldr	r3, [pc, #132]	; (800d6c4 <MlmeIndication+0x9c>)
 800d63e:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	789b      	ldrb	r3, [r3, #2]
 800d644:	b25a      	sxtb	r2, r3
 800d646:	4b1f      	ldr	r3, [pc, #124]	; (800d6c4 <MlmeIndication+0x9c>)
 800d648:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d650:	b25a      	sxtb	r2, r3
 800d652:	4b1c      	ldr	r3, [pc, #112]	; (800d6c4 <MlmeIndication+0x9c>)
 800d654:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d65c:	4b19      	ldr	r3, [pc, #100]	; (800d6c4 <MlmeIndication+0x9c>)
 800d65e:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	78da      	ldrb	r2, [r3, #3]
 800d664:	4b17      	ldr	r3, [pc, #92]	; (800d6c4 <MlmeIndication+0x9c>)
 800d666:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	685b      	ldr	r3, [r3, #4]
 800d66c:	4a15      	ldr	r2, [pc, #84]	; (800d6c4 <MlmeIndication+0x9c>)
 800d66e:	60d3      	str	r3, [r2, #12]
    if ((mlmeIndication->MlmeIndication != MLME_BEACON) && (mlmeIndication->MlmeIndication != MLME_BEACON_LOST))
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	781b      	ldrb	r3, [r3, #0]
 800d674:	2b0a      	cmp	r3, #10
 800d676:	d009      	beq.n	800d68c <MlmeIndication+0x64>
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	781b      	ldrb	r3, [r3, #0]
 800d67c:	2b0e      	cmp	r3, #14
 800d67e:	d005      	beq.n	800d68c <MlmeIndication+0x64>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800d680:	4b11      	ldr	r3, [pc, #68]	; (800d6c8 <MlmeIndication+0xa0>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d686:	490f      	ldr	r1, [pc, #60]	; (800d6c4 <MlmeIndication+0x9c>)
 800d688:	2000      	movs	r0, #0
 800d68a:	4798      	blx	r3
    }

    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800d68c:	6879      	ldr	r1, [r7, #4]
 800d68e:	2003      	movs	r0, #3
 800d690:	f000 f896 	bl	800d7c0 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	2b0e      	cmp	r3, #14
 800d69a:	d00a      	beq.n	800d6b2 <MlmeIndication+0x8a>
 800d69c:	2b0e      	cmp	r3, #14
 800d69e:	dc0a      	bgt.n	800d6b6 <MlmeIndication+0x8e>
 800d6a0:	2b06      	cmp	r3, #6
 800d6a2:	d002      	beq.n	800d6aa <MlmeIndication+0x82>
 800d6a4:	2b0a      	cmp	r3, #10
 800d6a6:	d008      	beq.n	800d6ba <MlmeIndication+0x92>
            }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    default:
        break;
 800d6a8:	e005      	b.n	800d6b6 <MlmeIndication+0x8e>
            IsUplinkTxPending = true;
 800d6aa:	4b08      	ldr	r3, [pc, #32]	; (800d6cc <MlmeIndication+0xa4>)
 800d6ac:	2201      	movs	r2, #1
 800d6ae:	701a      	strb	r2, [r3, #0]
        break;
 800d6b0:	e004      	b.n	800d6bc <MlmeIndication+0x94>
        break;
 800d6b2:	bf00      	nop
 800d6b4:	e002      	b.n	800d6bc <MlmeIndication+0x94>
        break;
 800d6b6:	bf00      	nop
 800d6b8:	e000      	b.n	800d6bc <MlmeIndication+0x94>
        break;
 800d6ba:	bf00      	nop
    }
}
 800d6bc:	bf00      	nop
 800d6be:	3708      	adds	r7, #8
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	bd80      	pop	{r7, pc}
 800d6c4:	200000cc 	.word	0x200000cc
 800d6c8:	20000600 	.word	0x20000600
 800d6cc:	2000062c 	.word	0x2000062c

0800d6d0 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b084      	sub	sp, #16
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	6039      	str	r1, [r7, #0]
 800d6da:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800d6dc:	2300      	movs	r3, #0
 800d6de:	60fb      	str	r3, [r7, #12]
    switch( id )
 800d6e0:	79fb      	ldrb	r3, [r7, #7]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d103      	bne.n	800d6ee <LmHandlerPackageRegister+0x1e>
    {
        case PACKAGE_ID_COMPLIANCE:
        {
            package = LmhpCompliancePackageFactory( );
 800d6e6:	f000 fa1f 	bl	800db28 <LmhpCompliancePackageFactory>
 800d6ea:	60f8      	str	r0, [r7, #12]
            break;
 800d6ec:	e000      	b.n	800d6f0 <LmHandlerPackageRegister+0x20>
        {
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
            LmhpPackagesRegister( id, &package );
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
            break;
 800d6ee:	bf00      	nop
        }
    }
    if( package != NULL )
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d035      	beq.n	800d762 <LmHandlerPackageRegister+0x92>
    {
        LmHandlerPackages[id] = package;
 800d6f6:	79fb      	ldrb	r3, [r7, #7]
 800d6f8:	491d      	ldr	r1, [pc, #116]	; (800d770 <LmHandlerPackageRegister+0xa0>)
 800d6fa:	68fa      	ldr	r2, [r7, #12]
 800d6fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800d700:	79fb      	ldrb	r3, [r7, #7]
 800d702:	4a1b      	ldr	r2, [pc, #108]	; (800d770 <LmHandlerPackageRegister+0xa0>)
 800d704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d708:	4a1a      	ldr	r2, [pc, #104]	; (800d774 <LmHandlerPackageRegister+0xa4>)
 800d70a:	629a      	str	r2, [r3, #40]	; 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800d70c:	4b1a      	ldr	r3, [pc, #104]	; (800d778 <LmHandlerPackageRegister+0xa8>)
 800d70e:	681a      	ldr	r2, [r3, #0]
 800d710:	79fb      	ldrb	r3, [r7, #7]
 800d712:	4917      	ldr	r1, [pc, #92]	; (800d770 <LmHandlerPackageRegister+0xa0>)
 800d714:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d718:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d71a:	631a      	str	r2, [r3, #48]	; 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800d71c:	4b16      	ldr	r3, [pc, #88]	; (800d778 <LmHandlerPackageRegister+0xa8>)
 800d71e:	681a      	ldr	r2, [r3, #0]
 800d720:	79fb      	ldrb	r3, [r7, #7]
 800d722:	4913      	ldr	r1, [pc, #76]	; (800d770 <LmHandlerPackageRegister+0xa0>)
 800d724:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d728:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800d72a:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800d72c:	79fb      	ldrb	r3, [r7, #7]
 800d72e:	4a10      	ldr	r2, [pc, #64]	; (800d770 <LmHandlerPackageRegister+0xa0>)
 800d730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d734:	4a11      	ldr	r2, [pc, #68]	; (800d77c <LmHandlerPackageRegister+0xac>)
 800d736:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800d738:	4b0f      	ldr	r3, [pc, #60]	; (800d778 <LmHandlerPackageRegister+0xa8>)
 800d73a:	681a      	ldr	r2, [r3, #0]
 800d73c:	79fb      	ldrb	r3, [r7, #7]
 800d73e:	490c      	ldr	r1, [pc, #48]	; (800d770 <LmHandlerPackageRegister+0xa0>)
 800d740:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d744:	6992      	ldr	r2, [r2, #24]
 800d746:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800d748:	79fb      	ldrb	r3, [r7, #7]
 800d74a:	4a09      	ldr	r2, [pc, #36]	; (800d770 <LmHandlerPackageRegister+0xa0>)
 800d74c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d750:	685b      	ldr	r3, [r3, #4]
 800d752:	4a0b      	ldr	r2, [pc, #44]	; (800d780 <LmHandlerPackageRegister+0xb0>)
 800d754:	6851      	ldr	r1, [r2, #4]
 800d756:	4a0a      	ldr	r2, [pc, #40]	; (800d780 <LmHandlerPackageRegister+0xb0>)
 800d758:	7852      	ldrb	r2, [r2, #1]
 800d75a:	6838      	ldr	r0, [r7, #0]
 800d75c:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800d75e:	2300      	movs	r3, #0
 800d760:	e001      	b.n	800d766 <LmHandlerPackageRegister+0x96>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d762:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d766:	4618      	mov	r0, r3
 800d768:	3710      	adds	r7, #16
 800d76a:	46bd      	mov	sp, r7
 800d76c:	bd80      	pop	{r7, pc}
 800d76e:	bf00      	nop
 800d770:	200005d8 	.word	0x200005d8
 800d774:	0800cef1 	.word	0x0800cef1
 800d778:	20000600 	.word	0x20000600
 800d77c:	0800d1b9 	.word	0x0800d1b9
 800d780:	200000e0 	.word	0x200000e0

0800d784 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b082      	sub	sp, #8
 800d788:	af00      	add	r7, sp, #0
 800d78a:	4603      	mov	r3, r0
 800d78c:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800d78e:	79fb      	ldrb	r3, [r7, #7]
 800d790:	2b04      	cmp	r3, #4
 800d792:	d80e      	bhi.n	800d7b2 <LmHandlerPackageIsInitialized+0x2e>
 800d794:	79fb      	ldrb	r3, [r7, #7]
 800d796:	4a09      	ldr	r2, [pc, #36]	; (800d7bc <LmHandlerPackageIsInitialized+0x38>)
 800d798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d79c:	689b      	ldr	r3, [r3, #8]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d007      	beq.n	800d7b2 <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800d7a2:	79fb      	ldrb	r3, [r7, #7]
 800d7a4:	4a05      	ldr	r2, [pc, #20]	; (800d7bc <LmHandlerPackageIsInitialized+0x38>)
 800d7a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7aa:	689b      	ldr	r3, [r3, #8]
 800d7ac:	4798      	blx	r3
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	e000      	b.n	800d7b4 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800d7b2:	2300      	movs	r3, #0
    }
}
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	3708      	adds	r7, #8
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	bd80      	pop	{r7, pc}
 800d7bc:	200005d8 	.word	0x200005d8

0800d7c0 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b084      	sub	sp, #16
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	6039      	str	r1, [r7, #0]
 800d7ca:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	73fb      	strb	r3, [r7, #15]
 800d7d0:	e069      	b.n	800d8a6 <LmHandlerPackagesNotify+0xe6>
    {
        if( LmHandlerPackages[i] != NULL )
 800d7d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d7d6:	4a38      	ldr	r2, [pc, #224]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d7d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d051      	beq.n	800d884 <LmHandlerPackagesNotify+0xc4>
        {
            switch( notifyType )
 800d7e0:	79fb      	ldrb	r3, [r7, #7]
 800d7e2:	2b03      	cmp	r3, #3
 800d7e4:	d850      	bhi.n	800d888 <LmHandlerPackagesNotify+0xc8>
 800d7e6:	a201      	add	r2, pc, #4	; (adr r2, 800d7ec <LmHandlerPackagesNotify+0x2c>)
 800d7e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ec:	0800d7fd 	.word	0x0800d7fd
 800d7f0:	0800d81f 	.word	0x0800d81f
 800d7f4:	0800d841 	.word	0x0800d841
 800d7f8:	0800d863 	.word	0x0800d863
            {
                case PACKAGE_MCPS_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800d7fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d800:	4a2d      	ldr	r2, [pc, #180]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d806:	699b      	ldr	r3, [r3, #24]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d03f      	beq.n	800d88c <LmHandlerPackagesNotify+0xcc>
                    {
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800d80c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d810:	4a29      	ldr	r2, [pc, #164]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d816:	699b      	ldr	r3, [r3, #24]
 800d818:	6838      	ldr	r0, [r7, #0]
 800d81a:	4798      	blx	r3
                    }
                    break;
 800d81c:	e036      	b.n	800d88c <LmHandlerPackagesNotify+0xcc>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800d81e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d822:	4a25      	ldr	r2, [pc, #148]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d828:	69db      	ldr	r3, [r3, #28]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d030      	beq.n	800d890 <LmHandlerPackagesNotify+0xd0>
#endif /* LORAMAC_VERSION */
                    {
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800d82e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d832:	4a21      	ldr	r2, [pc, #132]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d838:	69db      	ldr	r3, [r3, #28]
 800d83a:	6838      	ldr	r0, [r7, #0]
 800d83c:	4798      	blx	r3
                    }
                    break;
 800d83e:	e027      	b.n	800d890 <LmHandlerPackagesNotify+0xd0>
                }
                case PACKAGE_MLME_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800d840:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d844:	4a1c      	ldr	r2, [pc, #112]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d84a:	6a1b      	ldr	r3, [r3, #32]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d021      	beq.n	800d894 <LmHandlerPackagesNotify+0xd4>
                    {
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800d850:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d854:	4a18      	ldr	r2, [pc, #96]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d85a:	6a1b      	ldr	r3, [r3, #32]
 800d85c:	6838      	ldr	r0, [r7, #0]
 800d85e:	4798      	blx	r3
                    }
                    break;
 800d860:	e018      	b.n	800d894 <LmHandlerPackagesNotify+0xd4>
                }
                case PACKAGE_MLME_INDICATION:
                {
                    if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800d862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d866:	4a14      	ldr	r2, [pc, #80]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d86c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d012      	beq.n	800d898 <LmHandlerPackagesNotify+0xd8>
                    {
                        LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800d872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d876:	4a10      	ldr	r2, [pc, #64]	; (800d8b8 <LmHandlerPackagesNotify+0xf8>)
 800d878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d87c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d87e:	6838      	ldr	r0, [r7, #0]
 800d880:	4798      	blx	r3
                    }
                    break;
 800d882:	e009      	b.n	800d898 <LmHandlerPackagesNotify+0xd8>
                default:
                {
                    break;
                }
            }
        }
 800d884:	bf00      	nop
 800d886:	e008      	b.n	800d89a <LmHandlerPackagesNotify+0xda>
                    break;
 800d888:	bf00      	nop
 800d88a:	e006      	b.n	800d89a <LmHandlerPackagesNotify+0xda>
                    break;
 800d88c:	bf00      	nop
 800d88e:	e004      	b.n	800d89a <LmHandlerPackagesNotify+0xda>
                    break;
 800d890:	bf00      	nop
 800d892:	e002      	b.n	800d89a <LmHandlerPackagesNotify+0xda>
                    break;
 800d894:	bf00      	nop
 800d896:	e000      	b.n	800d89a <LmHandlerPackagesNotify+0xda>
                    break;
 800d898:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d89a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d89e:	b2db      	uxtb	r3, r3
 800d8a0:	3301      	adds	r3, #1
 800d8a2:	b2db      	uxtb	r3, r3
 800d8a4:	73fb      	strb	r3, [r7, #15]
 800d8a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d8aa:	2b04      	cmp	r3, #4
 800d8ac:	dd91      	ble.n	800d7d2 <LmHandlerPackagesNotify+0x12>
    }
}
 800d8ae:	bf00      	nop
 800d8b0:	bf00      	nop
 800d8b2:	3710      	adds	r7, #16
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}
 800d8b8:	200005d8 	.word	0x200005d8

0800d8bc <LmHandlerPackageIsTxPending>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LmHandlerPackageIsTxPending( void )
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b082      	sub	sp, #8
 800d8c0:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	71fb      	strb	r3, [r7, #7]
 800d8c6:	e018      	b.n	800d8fa <LmHandlerPackageIsTxPending+0x3e>
    {
        if( LmHandlerPackages[i] != NULL )
 800d8c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8cc:	4a0f      	ldr	r2, [pc, #60]	; (800d90c <LmHandlerPackageIsTxPending+0x50>)
 800d8ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d00b      	beq.n	800d8ee <LmHandlerPackageIsTxPending+0x32>
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800d8d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8da:	4a0c      	ldr	r2, [pc, #48]	; (800d90c <LmHandlerPackageIsTxPending+0x50>)
 800d8dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8e0:	68db      	ldr	r3, [r3, #12]
 800d8e2:	4798      	blx	r3
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d001      	beq.n	800d8ee <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800d8ea:	2301      	movs	r3, #1
 800d8ec:	e00a      	b.n	800d904 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d8ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8f2:	b2db      	uxtb	r3, r3
 800d8f4:	3301      	adds	r3, #1
 800d8f6:	b2db      	uxtb	r3, r3
 800d8f8:	71fb      	strb	r3, [r7, #7]
 800d8fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8fe:	2b04      	cmp	r3, #4
 800d900:	dde2      	ble.n	800d8c8 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800d902:	2300      	movs	r3, #0
}
 800d904:	4618      	mov	r0, r3
 800d906:	3708      	adds	r7, #8
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}
 800d90c:	200005d8 	.word	0x200005d8

0800d910 <LmHandlerPackagesProcess>:
#endif /* LORAMAC_VERSION */

static void LmHandlerPackagesProcess( void )
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b082      	sub	sp, #8
 800d914:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d916:	2300      	movs	r3, #0
 800d918:	71fb      	strb	r3, [r7, #7]
 800d91a:	e022      	b.n	800d962 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d91c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d920:	4a14      	ldr	r2, [pc, #80]	; (800d974 <LmHandlerPackagesProcess+0x64>)
 800d922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d015      	beq.n	800d956 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d92a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d92e:	4a11      	ldr	r2, [pc, #68]	; (800d974 <LmHandlerPackagesProcess+0x64>)
 800d930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d934:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d936:	2b00      	cmp	r3, #0
 800d938:	d00d      	beq.n	800d956 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800d93a:	79fb      	ldrb	r3, [r7, #7]
 800d93c:	4618      	mov	r0, r3
 800d93e:	f7ff ff21 	bl	800d784 <LmHandlerPackageIsInitialized>
 800d942:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d944:	2b00      	cmp	r3, #0
 800d946:	d006      	beq.n	800d956 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800d948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d94c:	4a09      	ldr	r2, [pc, #36]	; (800d974 <LmHandlerPackagesProcess+0x64>)
 800d94e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d952:	691b      	ldr	r3, [r3, #16]
 800d954:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d95a:	b2db      	uxtb	r3, r3
 800d95c:	3301      	adds	r3, #1
 800d95e:	b2db      	uxtb	r3, r3
 800d960:	71fb      	strb	r3, [r7, #7]
 800d962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d966:	2b04      	cmp	r3, #4
 800d968:	ddd8      	ble.n	800d91c <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800d96a:	bf00      	nop
 800d96c:	bf00      	nop
 800d96e:	3708      	adds	r7, #8
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}
 800d974:	200005d8 	.word	0x200005d8

0800d978 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion(LmHandlerVersionType_t lmhType, uint32_t *featureVersion)
{
 800d978:	b480      	push	{r7}
 800d97a:	b083      	sub	sp, #12
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	4603      	mov	r3, r0
 800d980:	6039      	str	r1, [r7, #0]
 800d982:	71fb      	strb	r3, [r7, #7]
    if (featureVersion == NULL)
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d102      	bne.n	800d990 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800d98a:	f04f 33ff 	mov.w	r3, #4294967295
 800d98e:	e00e      	b.n	800d9ae <LmHandlerGetVersion+0x36>
    }

    switch(lmhType)
 800d990:	79fb      	ldrb	r3, [r7, #7]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d002      	beq.n	800d99c <LmHandlerGetVersion+0x24>
 800d996:	2b01      	cmp	r3, #1
 800d998:	d004      	beq.n	800d9a4 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
          break;
 800d99a:	e007      	b.n	800d9ac <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800d99c:	683b      	ldr	r3, [r7, #0]
 800d99e:	4a06      	ldr	r2, [pc, #24]	; (800d9b8 <LmHandlerGetVersion+0x40>)
 800d9a0:	601a      	str	r2, [r3, #0]
            break;
 800d9a2:	e003      	b.n	800d9ac <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	4a05      	ldr	r2, [pc, #20]	; (800d9bc <LmHandlerGetVersion+0x44>)
 800d9a8:	601a      	str	r2, [r3, #0]
            break;
 800d9aa:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d9ac:	2300      	movs	r3, #0
}
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	370c      	adds	r7, #12
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bc80      	pop	{r7}
 800d9b6:	4770      	bx	lr
 800d9b8:	01000400 	.word	0x01000400
 800d9bc:	02010001 	.word	0x02010001

0800d9c0 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop(void)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	af00      	add	r7, sp, #0
    if (LoRaMacDeInitialization() == LORAMAC_STATUS_OK)
 800d9c4:	f005 fb6a 	bl	801309c <LoRaMacDeInitialization>
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d101      	bne.n	800d9d2 <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	e001      	b.n	800d9d6 <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d9d2:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	bd80      	pop	{r7, pc}

0800d9da <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt(void)
{
 800d9da:	b580      	push	{r7, lr}
 800d9dc:	af00      	add	r7, sp, #0
    if (LoRaMacHalt() == LORAMAC_STATUS_OK)
 800d9de:	f004 faa3 	bl	8011f28 <LoRaMacHalt>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d101      	bne.n	800d9ec <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	e001      	b.n	800d9f0 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d9ec:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <LmHandlerNvmDataStore>:
        return LORAMAC_HANDLER_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b08e      	sub	sp, #56	; 0x38
 800d9f8:	af00      	add	r7, sp, #0
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    int32_t status = NVM_DATA_OK;
 800da00:	2300      	movs	r3, #0
 800da02:	633b      	str	r3, [r7, #48]	; 0x30

    lmhStatus = LmHandlerHalt();
 800da04:	f7ff ffe9 	bl	800d9da <LmHandlerHalt>
 800da08:	4603      	mov	r3, r0
 800da0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if (lmhStatus == LORAMAC_HANDLER_SUCCESS)
 800da0e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800da12:	2b00      	cmp	r3, #0
 800da14:	d12f      	bne.n	800da76 <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800da16:	f000 f859 	bl	800dacc <NvmDataMgmtStoreBegin>
 800da1a:	6338      	str	r0, [r7, #48]	; 0x30

        if (status == NVM_DATA_NO_UPDATED_DATA)
 800da1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da1e:	f113 0f02 	cmn.w	r3, #2
 800da22:	d103      	bne.n	800da2c <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800da24:	23f8      	movs	r3, #248	; 0xf8
 800da26:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800da2a:	e01c      	b.n	800da66 <LmHandlerNvmDataStore+0x72>
        }
        else if (( status != NVM_DATA_OK ) || (LmHandlerCallbacks->OnStoreContextRequest == NULL))
 800da2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d104      	bne.n	800da3c <LmHandlerNvmDataStore+0x48>
 800da32:	4b1b      	ldr	r3, [pc, #108]	; (800daa0 <LmHandlerNvmDataStore+0xac>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	695b      	ldr	r3, [r3, #20]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d103      	bne.n	800da44 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800da3c:	23ff      	movs	r3, #255	; 0xff
 800da3e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800da42:	e010      	b.n	800da66 <LmHandlerNvmDataStore+0x72>
        }
        else
        {
          MibRequestConfirm_t mibReq;
          mibReq.Type = MIB_NVM_CTXS;
 800da44:	2327      	movs	r3, #39	; 0x27
 800da46:	713b      	strb	r3, [r7, #4]
          LoRaMacMibGetRequestConfirm( &mibReq );
 800da48:	1d3b      	adds	r3, r7, #4
 800da4a:	4618      	mov	r0, r3
 800da4c:	f004 fb34 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
          nvm = mibReq.Param.Contexts;
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	62fb      	str	r3, [r7, #44]	; 0x2c
          nvm_size = ((sizeof(LoRaMacNvmData_t) + 7) & ~0x07);
 800da54:	f44f 63b2 	mov.w	r3, #1424	; 0x590
 800da58:	62bb      	str	r3, [r7, #40]	; 0x28
          LmHandlerCallbacks->OnStoreContextRequest(nvm, nvm_size);
 800da5a:	4b11      	ldr	r3, [pc, #68]	; (800daa0 <LmHandlerNvmDataStore+0xac>)
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	695b      	ldr	r3, [r3, #20]
 800da60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800da62:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800da64:	4798      	blx	r3
        }

        if ( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800da66:	f000 f847 	bl	800daf8 <NvmDataMgmtStoreEnd>
 800da6a:	4603      	mov	r3, r0
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d002      	beq.n	800da76 <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800da70:	23ff      	movs	r3, #255	; 0xff
 800da72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
    }

    if ((lmhStatus == LORAMAC_HANDLER_SUCCESS) && (LmHandlerCallbacks->OnNvmDataChange != NULL ))
 800da76:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d109      	bne.n	800da92 <LmHandlerNvmDataStore+0x9e>
 800da7e:	4b08      	ldr	r3, [pc, #32]	; (800daa0 <LmHandlerNvmDataStore+0xac>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	69db      	ldr	r3, [r3, #28]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d004      	beq.n	800da92 <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800da88:	4b05      	ldr	r3, [pc, #20]	; (800daa0 <LmHandlerNvmDataStore+0xac>)
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	69db      	ldr	r3, [r3, #28]
 800da8e:	2001      	movs	r0, #1
 800da90:	4798      	blx	r3
    }

    return lmhStatus;
 800da92:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800da96:	4618      	mov	r0, r3
 800da98:	3738      	adds	r7, #56	; 0x38
 800da9a:	46bd      	mov	sp, r7
 800da9c:	bd80      	pop	{r7, pc}
 800da9e:	bf00      	nop
 800daa0:	20000600 	.word	0x20000600

0800daa4 <NvmDataMgmtEvent>:
static uint16_t NvmNotifyFlags = 0;

#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800daa4:	b480      	push	{r7}
 800daa6:	b083      	sub	sp, #12
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	4603      	mov	r3, r0
 800daac:	80fb      	strh	r3, [r7, #6]
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800daae:	4b06      	ldr	r3, [pc, #24]	; (800dac8 <NvmDataMgmtEvent+0x24>)
 800dab0:	881a      	ldrh	r2, [r3, #0]
 800dab2:	88fb      	ldrh	r3, [r7, #6]
 800dab4:	4313      	orrs	r3, r2
 800dab6:	b29a      	uxth	r2, r3
 800dab8:	4b03      	ldr	r3, [pc, #12]	; (800dac8 <NvmDataMgmtEvent+0x24>)
 800daba:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800dabc:	bf00      	nop
 800dabe:	370c      	adds	r7, #12
 800dac0:	46bd      	mov	sp, r7
 800dac2:	bc80      	pop	{r7}
 800dac4:	4770      	bx	lr
 800dac6:	bf00      	nop
 800dac8:	20000724 	.word	0x20000724

0800dacc <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	af00      	add	r7, sp, #0
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Input checks
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800dad0:	4b08      	ldr	r3, [pc, #32]	; (800daf4 <NvmDataMgmtStoreBegin+0x28>)
 800dad2:	881b      	ldrh	r3, [r3, #0]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d102      	bne.n	800dade <NvmDataMgmtStoreBegin+0x12>
    {
        // There was no update.
        return NVM_DATA_NO_UPDATED_DATA;
 800dad8:	f06f 0301 	mvn.w	r3, #1
 800dadc:	e008      	b.n	800daf0 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800dade:	f004 fa07 	bl	8011ef0 <LoRaMacStop>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d002      	beq.n	800daee <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800dae8:	f06f 0302 	mvn.w	r3, #2
 800daec:	e000      	b.n	800daf0 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800daee:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800daf0:	4618      	mov	r0, r3
 800daf2:	bd80      	pop	{r7, pc}
 800daf4:	20000724 	.word	0x20000724

0800daf8 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	af00      	add	r7, sp, #0
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Reset notification flags
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800dafc:	4b03      	ldr	r3, [pc, #12]	; (800db0c <NvmDataMgmtStoreEnd+0x14>)
 800dafe:	2200      	movs	r2, #0
 800db00:	801a      	strh	r2, [r3, #0]

    // Resume LoRaMac
    LoRaMacStart( );
 800db02:	f004 f9e7 	bl	8011ed4 <LoRaMacStart>
    return NVM_DATA_OK;
 800db06:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800db08:	4618      	mov	r0, r3
 800db0a:	bd80      	pop	{r7, pc}
 800db0c:	20000724 	.word	0x20000724

0800db10 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800db10:	b580      	push	{r7, lr}
 800db12:	af00      	add	r7, sp, #0
    memset1( ( uint8_t* ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800db14:	2220      	movs	r2, #32
 800db16:	2100      	movs	r1, #0
 800db18:	4802      	ldr	r0, [pc, #8]	; (800db24 <ClassBStatusReset+0x14>)
 800db1a:	f00b f971 	bl	8018e00 <memset1>
}
 800db1e:	bf00      	nop
 800db20:	bd80      	pop	{r7, pc}
 800db22:	bf00      	nop
 800db24:	2000073c 	.word	0x2000073c

0800db28 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  // To be initialized by LmHandler
    .OnSystemReset           = NULL,  // To be initialized by LmHandler
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800db28:	b480      	push	{r7}
 800db2a:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800db2c:	4b02      	ldr	r3, [pc, #8]	; (800db38 <LmhpCompliancePackageFactory+0x10>)
}
 800db2e:	4618      	mov	r0, r3
 800db30:	46bd      	mov	sp, r7
 800db32:	bc80      	pop	{r7}
 800db34:	4770      	bx	lr
 800db36:	bf00      	nop
 800db38:	200000e8 	.word	0x200000e8

0800db3c <LmhpComplianceInit>:

static void LmhpComplianceInit( void* params, uint8_t* dataBuffer, uint8_t dataBufferMaxSize )
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b086      	sub	sp, #24
 800db40:	af02      	add	r7, sp, #8
 800db42:	60f8      	str	r0, [r7, #12]
 800db44:	60b9      	str	r1, [r7, #8]
 800db46:	4613      	mov	r3, r2
 800db48:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d018      	beq.n	800db82 <LmhpComplianceInit+0x46>
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d015      	beq.n	800db82 <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t* ) params;
 800db56:	4a19      	ldr	r2, [pc, #100]	; (800dbbc <LmhpComplianceInit+0x80>)
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800db5c:	4a18      	ldr	r2, [pc, #96]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800db5e:	68bb      	ldr	r3, [r7, #8]
 800db60:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800db62:	4a17      	ldr	r2, [pc, #92]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800db64:	79fb      	ldrb	r3, [r7, #7]
 800db66:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800db68:	4b15      	ldr	r3, [pc, #84]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800db6a:	2201      	movs	r2, #1
 800db6c:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800db6e:	2300      	movs	r3, #0
 800db70:	9300      	str	r3, [sp, #0]
 800db72:	4b14      	ldr	r3, [pc, #80]	; (800dbc4 <LmhpComplianceInit+0x88>)
 800db74:	2200      	movs	r2, #0
 800db76:	f04f 31ff 	mov.w	r1, #4294967295
 800db7a:	4813      	ldr	r0, [pc, #76]	; (800dbc8 <LmhpComplianceInit+0x8c>)
 800db7c:	f00f f86e 	bl	801cc5c <UTIL_TIMER_Create>
 800db80:	e005      	b.n	800db8e <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800db82:	4b0e      	ldr	r3, [pc, #56]	; (800dbbc <LmhpComplianceInit+0x80>)
 800db84:	2200      	movs	r2, #0
 800db86:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800db88:	4b0d      	ldr	r3, [pc, #52]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800db8a:	2200      	movs	r2, #0
 800db8c:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800db8e:	4b0c      	ldr	r3, [pc, #48]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800db90:	2200      	movs	r2, #0
 800db92:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800db94:	f7ff ffbc 	bl	800db10 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800db98:	4b09      	ldr	r3, [pc, #36]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800db9a:	2200      	movs	r2, #0
 800db9c:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800db9e:	4b08      	ldr	r3, [pc, #32]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800dba0:	2200      	movs	r2, #0
 800dba2:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800dba4:	4b06      	ldr	r3, [pc, #24]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800dba6:	2200      	movs	r2, #0
 800dba8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800dbac:	4b04      	ldr	r3, [pc, #16]	; (800dbc0 <LmhpComplianceInit+0x84>)
 800dbae:	2200      	movs	r2, #0
 800dbb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 800dbb4:	bf00      	nop
 800dbb6:	3710      	adds	r7, #16
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}
 800dbbc:	20000760 	.word	0x20000760
 800dbc0:	20000728 	.word	0x20000728
 800dbc4:	0800e4b1 	.word	0x0800e4b1
 800dbc8:	20000764 	.word	0x20000764

0800dbcc <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800dbcc:	b480      	push	{r7}
 800dbce:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800dbd0:	4b02      	ldr	r3, [pc, #8]	; (800dbdc <LmhpComplianceIsInitialized+0x10>)
 800dbd2:	781b      	ldrb	r3, [r3, #0]
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	bc80      	pop	{r7}
 800dbda:	4770      	bx	lr
 800dbdc:	20000728 	.word	0x20000728

0800dbe0 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800dbe4:	4b02      	ldr	r3, [pc, #8]	; (800dbf0 <LmhpComplianceIsTxPending+0x10>)
 800dbe6:	785b      	ldrb	r3, [r3, #1]
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bc80      	pop	{r7}
 800dbee:	4770      	bx	lr
 800dbf0:	20000728 	.word	0x20000728

0800dbf4 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800dbf4:	b590      	push	{r4, r7, lr}
 800dbf6:	b085      	sub	sp, #20
 800dbf8:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800dbfa:	4b33      	ldr	r3, [pc, #204]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dbfc:	785b      	ldrb	r3, [r3, #1]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d03f      	beq.n	800dc82 <LmhpComplianceProcess+0x8e>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800dc02:	f00f f9e9 	bl	801cfd8 <UTIL_TIMER_GetCurrentTime>
 800dc06:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800dc08:	4b2f      	ldr	r3, [pc, #188]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc0a:	685c      	ldr	r4, [r3, #4]
 800dc0c:	f7ff f966 	bl	800cedc <LmHandlerGetDutyCycleWaitTime>
 800dc10:	4603      	mov	r3, r0
 800dc12:	4423      	add	r3, r4
 800dc14:	68fa      	ldr	r2, [r7, #12]
 800dc16:	429a      	cmp	r2, r3
 800dc18:	d942      	bls.n	800dca0 <LmhpComplianceProcess+0xac>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800dc1a:	4b2b      	ldr	r3, [pc, #172]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc1c:	7a9b      	ldrb	r3, [r3, #10]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d03e      	beq.n	800dca0 <LmhpComplianceProcess+0xac>
            {
                // Answer commands
                LmHandlerAppData_t appData = {
 800dc22:	23e0      	movs	r3, #224	; 0xe0
 800dc24:	703b      	strb	r3, [r7, #0]
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800dc26:	4b28      	ldr	r3, [pc, #160]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc28:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData = {
 800dc2a:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800dc2c:	4b26      	ldr	r3, [pc, #152]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc2e:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData = {
 800dc30:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };
                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800dc32:	23ff      	movs	r3, #255	; 0xff
 800dc34:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800dc36:	4b24      	ldr	r3, [pc, #144]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc38:	7a19      	ldrb	r1, [r3, #8]
 800dc3a:	463b      	mov	r3, r7
 800dc3c:	2201      	movs	r2, #1
 800dc3e:	4618      	mov	r0, r3
 800dc40:	f7ff f9f4 	bl	800d02c <LmHandlerSend>
 800dc44:	4603      	mov	r3, r0
 800dc46:	72fb      	strb	r3, [r7, #11]
                if ((lmhStatus == LORAMAC_HANDLER_BUSY_ERROR) || (lmhStatus == LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED))
 800dc48:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800dc4c:	f113 0f02 	cmn.w	r3, #2
 800dc50:	d004      	beq.n	800dc5c <LmhpComplianceProcess+0x68>
 800dc52:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800dc56:	f113 0f06 	cmn.w	r3, #6
 800dc5a:	d108      	bne.n	800dc6e <LmhpComplianceProcess+0x7a>
                {
                    // try to send the message again
                    TimerSetValue( &ProcessTimer, 1000 );
 800dc5c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800dc60:	481a      	ldr	r0, [pc, #104]	; (800dccc <LmhpComplianceProcess+0xd8>)
 800dc62:	f00f f90f 	bl	801ce84 <UTIL_TIMER_SetPeriod>
                    TimerStart(&ProcessTimer);
 800dc66:	4819      	ldr	r0, [pc, #100]	; (800dccc <LmhpComplianceProcess+0xd8>)
 800dc68:	f00f f82e 	bl	801ccc8 <UTIL_TIMER_Start>
 800dc6c:	e005      	b.n	800dc7a <LmhpComplianceProcess+0x86>
                }
                else
                {
                    ComplianceTestState.IsTxPending = false;
 800dc6e:	4b16      	ldr	r3, [pc, #88]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc70:	2200      	movs	r2, #0
 800dc72:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800dc74:	4b14      	ldr	r3, [pc, #80]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc76:	2200      	movs	r2, #0
 800dc78:	729a      	strb	r2, [r3, #10]
                }
                ComplianceTestState.TxPendingTimestamp = now;
 800dc7a:	4a13      	ldr	r2, [pc, #76]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	6053      	str	r3, [r2, #4]
 800dc80:	e00e      	b.n	800dca0 <LmhpComplianceProcess+0xac>
            }
        }
    }
    else
    { // If no Tx is pending process other commands
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800dc82:	4b11      	ldr	r3, [pc, #68]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d009      	beq.n	800dca0 <LmhpComplianceProcess+0xac>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800dc8c:	4b0e      	ldr	r3, [pc, #56]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc8e:	2200      	movs	r2, #0
 800dc90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800dc94:	4b0c      	ldr	r3, [pc, #48]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dc96:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f7ff fab4 	bl	800d208 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800dca0:	4b09      	ldr	r3, [pc, #36]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dca2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d00a      	beq.n	800dcc0 <LmhpComplianceProcess+0xcc>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800dcaa:	4b07      	ldr	r3, [pc, #28]	; (800dcc8 <LmhpComplianceProcess+0xd4>)
 800dcac:	2200      	movs	r2, #0
 800dcae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        // Call platform MCU reset API
        if (CompliancePackage.OnSystemReset != NULL)
 800dcb2:	4b07      	ldr	r3, [pc, #28]	; (800dcd0 <LmhpComplianceProcess+0xdc>)
 800dcb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d002      	beq.n	800dcc0 <LmhpComplianceProcess+0xcc>
        {
            CompliancePackage.OnSystemReset( );
 800dcba:	4b05      	ldr	r3, [pc, #20]	; (800dcd0 <LmhpComplianceProcess+0xdc>)
 800dcbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcbe:	4798      	blx	r3
        }
    }
}
 800dcc0:	bf00      	nop
 800dcc2:	3714      	adds	r7, #20
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	bd90      	pop	{r4, r7, pc}
 800dcc8:	20000728 	.word	0x20000728
 800dccc:	20000764 	.word	0x20000764
 800dcd0:	200000e8 	.word	0x200000e8

0800dcd4 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t* mcpsIndication )
{
 800dcd4:	b5b0      	push	{r4, r5, r7, lr}
 800dcd6:	b0a4      	sub	sp, #144	; 0x90
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800dcdc:	2300      	movs	r3, #0
 800dcde:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800dce2:	4bce      	ldr	r3, [pc, #824]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800dce4:	781b      	ldrb	r3, [r3, #0]
 800dce6:	f083 0301 	eor.w	r3, r3, #1
 800dcea:	b2db      	uxtb	r3, r3
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	f040 83b5 	bne.w	800e45c <LmhpComplianceOnMcpsIndication+0x788>
        return;
    }

    // Increment the compliance certification protocol downlink counter
    // Not counting downlinks on FPort 0
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	78db      	ldrb	r3, [r3, #3]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d103      	bne.n	800dd02 <LmhpComplianceOnMcpsIndication+0x2e>
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	7b9b      	ldrb	r3, [r3, #14]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d005      	beq.n	800dd0e <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800dd02:	4bc6      	ldr	r3, [pc, #792]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800dd04:	8a1b      	ldrh	r3, [r3, #16]
 800dd06:	3301      	adds	r3, #1
 800dd08:	b29a      	uxth	r2, r3
 800dd0a:	4bc4      	ldr	r3, [pc, #784]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800dd0c:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	7b5b      	ldrb	r3, [r3, #13]
 800dd12:	f083 0301 	eor.w	r3, r3, #1
 800dd16:	b2db      	uxtb	r3, r3
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	f040 83a1 	bne.w	800e460 <LmhpComplianceOnMcpsIndication+0x78c>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	78db      	ldrb	r3, [r3, #3]
 800dd22:	2be0      	cmp	r3, #224	; 0xe0
 800dd24:	f040 839e 	bne.w	800e464 <LmhpComplianceOnMcpsIndication+0x790>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800dd28:	4bbc      	ldr	r3, [pc, #752]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	689a      	ldr	r2, [r3, #8]
 800dd32:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800dd36:	1c59      	adds	r1, r3, #1
 800dd38:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800dd3c:	4413      	add	r3, r2
 800dd3e:	781b      	ldrb	r3, [r3, #0]
 800dd40:	2b7f      	cmp	r3, #127	; 0x7f
 800dd42:	f200 836e 	bhi.w	800e422 <LmhpComplianceOnMcpsIndication+0x74e>
 800dd46:	a201      	add	r2, pc, #4	; (adr r2, 800dd4c <LmhpComplianceOnMcpsIndication+0x78>)
 800dd48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd4c:	0800df4d 	.word	0x0800df4d
 800dd50:	0800df91 	.word	0x0800df91
 800dd54:	0800df9b 	.word	0x0800df9b
 800dd58:	0800dfa7 	.word	0x0800dfa7
 800dd5c:	0800dfc9 	.word	0x0800dfc9
 800dd60:	0800dff7 	.word	0x0800dff7
 800dd64:	0800e025 	.word	0x0800e025
 800dd68:	0800e083 	.word	0x0800e083
 800dd6c:	0800e0db 	.word	0x0800e0db
 800dd70:	0800e147 	.word	0x0800e147
 800dd74:	0800e197 	.word	0x0800e197
 800dd78:	0800e423 	.word	0x0800e423
 800dd7c:	0800e423 	.word	0x0800e423
 800dd80:	0800e423 	.word	0x0800e423
 800dd84:	0800e423 	.word	0x0800e423
 800dd88:	0800e423 	.word	0x0800e423
 800dd8c:	0800e423 	.word	0x0800e423
 800dd90:	0800e423 	.word	0x0800e423
 800dd94:	0800e423 	.word	0x0800e423
 800dd98:	0800e423 	.word	0x0800e423
 800dd9c:	0800e423 	.word	0x0800e423
 800dda0:	0800e423 	.word	0x0800e423
 800dda4:	0800e423 	.word	0x0800e423
 800dda8:	0800e423 	.word	0x0800e423
 800ddac:	0800e423 	.word	0x0800e423
 800ddb0:	0800e423 	.word	0x0800e423
 800ddb4:	0800e423 	.word	0x0800e423
 800ddb8:	0800e423 	.word	0x0800e423
 800ddbc:	0800e423 	.word	0x0800e423
 800ddc0:	0800e423 	.word	0x0800e423
 800ddc4:	0800e423 	.word	0x0800e423
 800ddc8:	0800e423 	.word	0x0800e423
 800ddcc:	0800e19f 	.word	0x0800e19f
 800ddd0:	0800e1b1 	.word	0x0800e1b1
 800ddd4:	0800e1b9 	.word	0x0800e1b9
 800ddd8:	0800e423 	.word	0x0800e423
 800dddc:	0800e423 	.word	0x0800e423
 800dde0:	0800e423 	.word	0x0800e423
 800dde4:	0800e423 	.word	0x0800e423
 800dde8:	0800e423 	.word	0x0800e423
 800ddec:	0800e423 	.word	0x0800e423
 800ddf0:	0800e423 	.word	0x0800e423
 800ddf4:	0800e423 	.word	0x0800e423
 800ddf8:	0800e423 	.word	0x0800e423
 800ddfc:	0800e423 	.word	0x0800e423
 800de00:	0800e423 	.word	0x0800e423
 800de04:	0800e423 	.word	0x0800e423
 800de08:	0800e423 	.word	0x0800e423
 800de0c:	0800e423 	.word	0x0800e423
 800de10:	0800e423 	.word	0x0800e423
 800de14:	0800e423 	.word	0x0800e423
 800de18:	0800e423 	.word	0x0800e423
 800de1c:	0800e423 	.word	0x0800e423
 800de20:	0800e423 	.word	0x0800e423
 800de24:	0800e423 	.word	0x0800e423
 800de28:	0800e423 	.word	0x0800e423
 800de2c:	0800e423 	.word	0x0800e423
 800de30:	0800e423 	.word	0x0800e423
 800de34:	0800e423 	.word	0x0800e423
 800de38:	0800e423 	.word	0x0800e423
 800de3c:	0800e423 	.word	0x0800e423
 800de40:	0800e423 	.word	0x0800e423
 800de44:	0800e423 	.word	0x0800e423
 800de48:	0800e423 	.word	0x0800e423
 800de4c:	0800e423 	.word	0x0800e423
 800de50:	0800e423 	.word	0x0800e423
 800de54:	0800e423 	.word	0x0800e423
 800de58:	0800e423 	.word	0x0800e423
 800de5c:	0800e423 	.word	0x0800e423
 800de60:	0800e423 	.word	0x0800e423
 800de64:	0800e423 	.word	0x0800e423
 800de68:	0800e423 	.word	0x0800e423
 800de6c:	0800e423 	.word	0x0800e423
 800de70:	0800e423 	.word	0x0800e423
 800de74:	0800e423 	.word	0x0800e423
 800de78:	0800e423 	.word	0x0800e423
 800de7c:	0800e423 	.word	0x0800e423
 800de80:	0800e423 	.word	0x0800e423
 800de84:	0800e423 	.word	0x0800e423
 800de88:	0800e423 	.word	0x0800e423
 800de8c:	0800e423 	.word	0x0800e423
 800de90:	0800e423 	.word	0x0800e423
 800de94:	0800e423 	.word	0x0800e423
 800de98:	0800e423 	.word	0x0800e423
 800de9c:	0800e423 	.word	0x0800e423
 800dea0:	0800e423 	.word	0x0800e423
 800dea4:	0800e423 	.word	0x0800e423
 800dea8:	0800e423 	.word	0x0800e423
 800deac:	0800e423 	.word	0x0800e423
 800deb0:	0800e423 	.word	0x0800e423
 800deb4:	0800e423 	.word	0x0800e423
 800deb8:	0800e423 	.word	0x0800e423
 800debc:	0800e423 	.word	0x0800e423
 800dec0:	0800e423 	.word	0x0800e423
 800dec4:	0800e423 	.word	0x0800e423
 800dec8:	0800e423 	.word	0x0800e423
 800decc:	0800e423 	.word	0x0800e423
 800ded0:	0800e423 	.word	0x0800e423
 800ded4:	0800e423 	.word	0x0800e423
 800ded8:	0800e423 	.word	0x0800e423
 800dedc:	0800e423 	.word	0x0800e423
 800dee0:	0800e423 	.word	0x0800e423
 800dee4:	0800e423 	.word	0x0800e423
 800dee8:	0800e423 	.word	0x0800e423
 800deec:	0800e423 	.word	0x0800e423
 800def0:	0800e423 	.word	0x0800e423
 800def4:	0800e423 	.word	0x0800e423
 800def8:	0800e423 	.word	0x0800e423
 800defc:	0800e423 	.word	0x0800e423
 800df00:	0800e423 	.word	0x0800e423
 800df04:	0800e423 	.word	0x0800e423
 800df08:	0800e423 	.word	0x0800e423
 800df0c:	0800e423 	.word	0x0800e423
 800df10:	0800e423 	.word	0x0800e423
 800df14:	0800e423 	.word	0x0800e423
 800df18:	0800e423 	.word	0x0800e423
 800df1c:	0800e423 	.word	0x0800e423
 800df20:	0800e423 	.word	0x0800e423
 800df24:	0800e423 	.word	0x0800e423
 800df28:	0800e423 	.word	0x0800e423
 800df2c:	0800e423 	.word	0x0800e423
 800df30:	0800e423 	.word	0x0800e423
 800df34:	0800e423 	.word	0x0800e423
 800df38:	0800e423 	.word	0x0800e423
 800df3c:	0800e423 	.word	0x0800e423
 800df40:	0800e1eb 	.word	0x0800e1eb
 800df44:	0800e29b 	.word	0x0800e29b
 800df48:	0800e2cd 	.word	0x0800e2cd
    {
    case COMPLIANCE_PKG_VERSION_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800df4c:	4b33      	ldr	r3, [pc, #204]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df4e:	68da      	ldr	r2, [r3, #12]
 800df50:	4b32      	ldr	r3, [pc, #200]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df52:	7a9b      	ldrb	r3, [r3, #10]
 800df54:	1c59      	adds	r1, r3, #1
 800df56:	b2c8      	uxtb	r0, r1
 800df58:	4930      	ldr	r1, [pc, #192]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df5a:	7288      	strb	r0, [r1, #10]
 800df5c:	4413      	add	r3, r2
 800df5e:	2200      	movs	r2, #0
 800df60:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800df62:	4b2e      	ldr	r3, [pc, #184]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df64:	68da      	ldr	r2, [r3, #12]
 800df66:	4b2d      	ldr	r3, [pc, #180]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df68:	7a9b      	ldrb	r3, [r3, #10]
 800df6a:	1c59      	adds	r1, r3, #1
 800df6c:	b2c8      	uxtb	r0, r1
 800df6e:	492b      	ldr	r1, [pc, #172]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df70:	7288      	strb	r0, [r1, #10]
 800df72:	4413      	add	r3, r2
 800df74:	2206      	movs	r2, #6
 800df76:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800df78:	4b28      	ldr	r3, [pc, #160]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df7a:	68da      	ldr	r2, [r3, #12]
 800df7c:	4b27      	ldr	r3, [pc, #156]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df7e:	7a9b      	ldrb	r3, [r3, #10]
 800df80:	1c59      	adds	r1, r3, #1
 800df82:	b2c8      	uxtb	r0, r1
 800df84:	4925      	ldr	r1, [pc, #148]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df86:	7288      	strb	r0, [r1, #10]
 800df88:	4413      	add	r3, r2
 800df8a:	2201      	movs	r2, #1
 800df8c:	701a      	strb	r2, [r3, #0]
        break;
 800df8e:	e251      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DUT_RESET_REQ:
    {
        ComplianceTestState.IsResetCmdPending = true;
 800df90:	4b22      	ldr	r3, [pc, #136]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800df92:	2201      	movs	r2, #1
 800df94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        break;
 800df98:	e24c      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DUT_JOIN_REQ:
    {
        CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800df9a:	4b21      	ldr	r3, [pc, #132]	; (800e020 <LmhpComplianceOnMcpsIndication+0x34c>)
 800df9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df9e:	2101      	movs	r1, #1
 800dfa0:	2002      	movs	r0, #2
 800dfa2:	4798      	blx	r3
        break;
 800dfa4:	e246      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_SWITCH_CLASS_REQ:
    {
        // CLASS_A = 0, CLASS_B = 1, CLASS_C = 2
        ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	689a      	ldr	r2, [r3, #8]
 800dfaa:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800dfae:	1c59      	adds	r1, r3, #1
 800dfb0:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800dfb4:	4413      	add	r3, r2
 800dfb6:	781a      	ldrb	r2, [r3, #0]
 800dfb8:	4b18      	ldr	r3, [pc, #96]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800dfba:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
        ComplianceTestState.IsClassReqCmdPending = true;
 800dfbe:	4b17      	ldr	r3, [pc, #92]	; (800e01c <LmhpComplianceOnMcpsIndication+0x348>)
 800dfc0:	2201      	movs	r2, #1
 800dfc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        break;
 800dfc6:	e235      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_ADR_BIT_CHANGE_REQ:
    {
        MibRequestConfirm_t mibReq;
        mibReq.Type            = MIB_ADR;
 800dfc8:	2304      	movs	r3, #4
 800dfca:	733b      	strb	r3, [r7, #12]
        mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	689a      	ldr	r2, [r3, #8]
 800dfd0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800dfd4:	1c59      	adds	r1, r3, #1
 800dfd6:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800dfda:	4413      	add	r3, r2
 800dfdc:	781b      	ldrb	r3, [r3, #0]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	bf14      	ite	ne
 800dfe2:	2301      	movne	r3, #1
 800dfe4:	2300      	moveq	r3, #0
 800dfe6:	b2db      	uxtb	r3, r3
 800dfe8:	743b      	strb	r3, [r7, #16]

        LoRaMacMibSetRequestConfirm( &mibReq );
 800dfea:	f107 030c 	add.w	r3, r7, #12
 800dfee:	4618      	mov	r0, r3
 800dff0:	f004 fa08 	bl	8012404 <LoRaMacMibSetRequestConfirm>
        break;
 800dff4:	e21e      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
    {
        LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	689a      	ldr	r2, [r3, #8]
 800dffa:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800dffe:	1c59      	adds	r1, r3, #1
 800e000:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800e004:	4413      	add	r3, r2
 800e006:	781b      	ldrb	r3, [r3, #0]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	bf14      	ite	ne
 800e00c:	2301      	movne	r3, #1
 800e00e:	2300      	moveq	r3, #0
 800e010:	b2db      	uxtb	r3, r3
 800e012:	4618      	mov	r0, r3
 800e014:	f005 f824 	bl	8013060 <LoRaMacTestSetDutyCycleOn>
        break;
 800e018:	e20c      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
 800e01a:	bf00      	nop
 800e01c:	20000728 	.word	0x20000728
 800e020:	200000e8 	.word	0x200000e8
    }
    case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
    {
        // Periodicity in milli-seconds
        uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800e024:	4ba5      	ldr	r3, [pc, #660]	; (800e2bc <LmhpComplianceOnMcpsIndication+0x5e8>)
 800e026:	f107 040c 	add.w	r4, r7, #12
 800e02a:	461d      	mov	r5, r3
 800e02c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e02e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e030:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e032:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e034:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e038:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	689a      	ldr	r2, [r3, #8]
 800e040:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e044:	1c59      	adds	r1, r3, #1
 800e046:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800e04a:	4413      	add	r3, r2
 800e04c:	781b      	ldrb	r3, [r3, #0]
 800e04e:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

        if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800e052:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800e056:	2b0a      	cmp	r3, #10
 800e058:	f200 81e5 	bhi.w	800e426 <LmhpComplianceOnMcpsIndication+0x752>
        {
            if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800e05c:	4b98      	ldr	r3, [pc, #608]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	685b      	ldr	r3, [r3, #4]
 800e062:	2b00      	cmp	r3, #0
 800e064:	f000 81df 	beq.w	800e426 <LmhpComplianceOnMcpsIndication+0x752>
            {
                ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800e068:	4b95      	ldr	r3, [pc, #596]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	685a      	ldr	r2, [r3, #4]
 800e06e:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800e072:	009b      	lsls	r3, r3, #2
 800e074:	3390      	adds	r3, #144	; 0x90
 800e076:	443b      	add	r3, r7
 800e078:	f853 3c84 	ldr.w	r3, [r3, #-132]
 800e07c:	4618      	mov	r0, r3
 800e07e:	4790      	blx	r2
            }
        }
        break;
 800e080:	e1d1      	b.n	800e426 <LmhpComplianceOnMcpsIndication+0x752>
    }
    case COMPLIANCE_TX_FRAMES_CTRL_REQ:
    {
        uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	689a      	ldr	r2, [r3, #8]
 800e086:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e08a:	1c59      	adds	r1, r3, #1
 800e08c:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800e090:	4413      	add	r3, r2
 800e092:	781b      	ldrb	r3, [r3, #0]
 800e094:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

        if( ( frameType == 1 ) || ( frameType == 2 ) )
 800e098:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800e09c:	2b01      	cmp	r3, #1
 800e09e:	d004      	beq.n	800e0aa <LmhpComplianceOnMcpsIndication+0x3d6>
 800e0a0:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800e0a4:	2b02      	cmp	r3, #2
 800e0a6:	f040 81c0 	bne.w	800e42a <LmhpComplianceOnMcpsIndication+0x756>
        {
            ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800e0aa:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800e0ae:	2b01      	cmp	r3, #1
 800e0b0:	bf14      	ite	ne
 800e0b2:	2301      	movne	r3, #1
 800e0b4:	2300      	moveq	r3, #0
 800e0b6:	b2db      	uxtb	r3, r3
 800e0b8:	461a      	mov	r2, r3
 800e0ba:	4b82      	ldr	r3, [pc, #520]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e0bc:	721a      	strb	r2, [r3, #8]

            if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800e0be:	4b80      	ldr	r3, [pc, #512]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	689b      	ldr	r3, [r3, #8]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	f000 81b0 	beq.w	800e42a <LmhpComplianceOnMcpsIndication+0x756>
            {
                ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800e0ca:	4b7d      	ldr	r3, [pc, #500]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	689b      	ldr	r3, [r3, #8]
 800e0d0:	4a7c      	ldr	r2, [pc, #496]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e0d2:	7a12      	ldrb	r2, [r2, #8]
 800e0d4:	4610      	mov	r0, r2
 800e0d6:	4798      	blx	r3
            }
        }
        break;
 800e0d8:	e1a7      	b.n	800e42a <LmhpComplianceOnMcpsIndication+0x756>
    }
    case COMPLIANCE_ECHO_PAYLOAD_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800e0da:	4b7a      	ldr	r3, [pc, #488]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e0dc:	68da      	ldr	r2, [r3, #12]
 800e0de:	4b79      	ldr	r3, [pc, #484]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e0e0:	7a9b      	ldrb	r3, [r3, #10]
 800e0e2:	1c59      	adds	r1, r3, #1
 800e0e4:	b2c8      	uxtb	r0, r1
 800e0e6:	4977      	ldr	r1, [pc, #476]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e0e8:	7288      	strb	r0, [r1, #10]
 800e0ea:	4413      	add	r3, r2
 800e0ec:	2208      	movs	r2, #8
 800e0ee:	701a      	strb	r2, [r3, #0]

        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800e0f0:	2301      	movs	r3, #1
 800e0f2:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 800e0f6:	e019      	b.n	800e12c <LmhpComplianceOnMcpsIndication+0x458>
             i++ )
        {
            ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	689a      	ldr	r2, [r3, #8]
 800e0fc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e100:	1c59      	adds	r1, r3, #1
 800e102:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800e106:	4413      	add	r3, r2
 800e108:	781a      	ldrb	r2, [r3, #0]
 800e10a:	4b6e      	ldr	r3, [pc, #440]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e10c:	68d9      	ldr	r1, [r3, #12]
 800e10e:	4b6d      	ldr	r3, [pc, #436]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e110:	7a9b      	ldrb	r3, [r3, #10]
 800e112:	1c58      	adds	r0, r3, #1
 800e114:	b2c4      	uxtb	r4, r0
 800e116:	486b      	ldr	r0, [pc, #428]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e118:	7284      	strb	r4, [r0, #10]
 800e11a:	440b      	add	r3, r1
 800e11c:	3201      	adds	r2, #1
 800e11e:	b2d2      	uxtb	r2, r2
 800e120:	701a      	strb	r2, [r3, #0]
             i++ )
 800e122:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800e126:	3301      	adds	r3, #1
 800e128:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800e12c:	4b65      	ldr	r3, [pc, #404]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e12e:	7a5a      	ldrb	r2, [r3, #9]
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	7b1b      	ldrb	r3, [r3, #12]
 800e134:	4293      	cmp	r3, r2
 800e136:	bf28      	it	cs
 800e138:	4613      	movcs	r3, r2
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 800e140:	429a      	cmp	r2, r3
 800e142:	d3d9      	bcc.n	800e0f8 <LmhpComplianceOnMcpsIndication+0x424>
        }
        break;
 800e144:	e176      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_RX_APP_CNT_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800e146:	4b5f      	ldr	r3, [pc, #380]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e148:	68da      	ldr	r2, [r3, #12]
 800e14a:	4b5e      	ldr	r3, [pc, #376]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e14c:	7a9b      	ldrb	r3, [r3, #10]
 800e14e:	1c59      	adds	r1, r3, #1
 800e150:	b2c8      	uxtb	r0, r1
 800e152:	495c      	ldr	r1, [pc, #368]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e154:	7288      	strb	r0, [r1, #10]
 800e156:	4413      	add	r3, r2
 800e158:	2209      	movs	r2, #9
 800e15a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800e15c:	4b59      	ldr	r3, [pc, #356]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e15e:	8a18      	ldrh	r0, [r3, #16]
 800e160:	4b58      	ldr	r3, [pc, #352]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e162:	68da      	ldr	r2, [r3, #12]
 800e164:	4b57      	ldr	r3, [pc, #348]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e166:	7a9b      	ldrb	r3, [r3, #10]
 800e168:	1c59      	adds	r1, r3, #1
 800e16a:	b2cc      	uxtb	r4, r1
 800e16c:	4955      	ldr	r1, [pc, #340]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e16e:	728c      	strb	r4, [r1, #10]
 800e170:	4413      	add	r3, r2
 800e172:	b2c2      	uxtb	r2, r0
 800e174:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800e176:	4b53      	ldr	r3, [pc, #332]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e178:	8a1b      	ldrh	r3, [r3, #16]
 800e17a:	0a1b      	lsrs	r3, r3, #8
 800e17c:	b298      	uxth	r0, r3
 800e17e:	4b51      	ldr	r3, [pc, #324]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e180:	68da      	ldr	r2, [r3, #12]
 800e182:	4b50      	ldr	r3, [pc, #320]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e184:	7a9b      	ldrb	r3, [r3, #10]
 800e186:	1c59      	adds	r1, r3, #1
 800e188:	b2cc      	uxtb	r4, r1
 800e18a:	494e      	ldr	r1, [pc, #312]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e18c:	728c      	strb	r4, [r1, #10]
 800e18e:	4413      	add	r3, r2
 800e190:	b2c2      	uxtb	r2, r0
 800e192:	701a      	strb	r2, [r3, #0]
        break;
 800e194:	e14e      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_RX_APP_CNT_RESET_REQ:
    {
        ComplianceTestState.RxAppCnt = 0;
 800e196:	4b4b      	ldr	r3, [pc, #300]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e198:	2200      	movs	r2, #0
 800e19a:	821a      	strh	r2, [r3, #16]
        break;
 800e19c:	e14a      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_LINK_CHECK_REQ:
    {
        MlmeReq_t mlmeReq;
        mlmeReq.Type = MLME_LINK_CHECK;
 800e19e:	2304      	movs	r3, #4
 800e1a0:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

        LoRaMacMlmeRequest( &mlmeReq );
 800e1a4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	f004 fc9b 	bl	8012ae4 <LoRaMacMlmeRequest>
        break;
 800e1ae:	e141      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DEVICE_TIME_REQ:
    {
        CompliancePackage.OnDeviceTimeRequest( );
 800e1b0:	4b45      	ldr	r3, [pc, #276]	; (800e2c8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e1b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1b4:	4798      	blx	r3
        break;
 800e1b6:	e13d      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_PING_SLOT_INFO_REQ:
    {
        ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	689a      	ldr	r2, [r3, #8]
 800e1bc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e1c0:	1c59      	adds	r1, r3, #1
 800e1c2:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800e1c6:	4413      	add	r3, r2
 800e1c8:	781a      	ldrb	r2, [r3, #0]
 800e1ca:	4b3e      	ldr	r3, [pc, #248]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e1cc:	755a      	strb	r2, [r3, #21]
        if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800e1ce:	4b3c      	ldr	r3, [pc, #240]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	68db      	ldr	r3, [r3, #12]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	f000 812a 	beq.w	800e42e <LmhpComplianceOnMcpsIndication+0x75a>
        {
        ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800e1da:	4b39      	ldr	r3, [pc, #228]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	68db      	ldr	r3, [r3, #12]
 800e1e0:	4a38      	ldr	r2, [pc, #224]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e1e2:	7d52      	ldrb	r2, [r2, #21]
 800e1e4:	4610      	mov	r0, r2
 800e1e6:	4798      	blx	r3
        }
        break;
 800e1e8:	e121      	b.n	800e42e <LmhpComplianceOnMcpsIndication+0x75a>
#endif
    /* ST_WORKAROUND_END */
    case COMPLIANCE_TX_CW_REQ:
    {
        MlmeReq_t mlmeReq;
        if( mcpsIndication->BufferSize == 7 )
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	7b1b      	ldrb	r3, [r3, #12]
 800e1ee:	2b07      	cmp	r3, #7
 800e1f0:	f040 811f 	bne.w	800e432 <LmhpComplianceOnMcpsIndication+0x75e>
        {
            mlmeReq.Type = MLME_TXCW;
 800e1f4:	2305      	movs	r3, #5
 800e1f6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
            mlmeReq.Req.TxCw.Timeout =
                ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	689a      	ldr	r2, [r3, #8]
 800e1fe:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e202:	4413      	add	r3, r2
 800e204:	781b      	ldrb	r3, [r3, #0]
 800e206:	b21a      	sxth	r2, r3
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	6899      	ldr	r1, [r3, #8]
 800e20c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e210:	3301      	adds	r3, #1
 800e212:	440b      	add	r3, r1
 800e214:	781b      	ldrb	r3, [r3, #0]
 800e216:	021b      	lsls	r3, r3, #8
 800e218:	b21b      	sxth	r3, r3
 800e21a:	4313      	orrs	r3, r2
 800e21c:	b21b      	sxth	r3, r3
 800e21e:	b29b      	uxth	r3, r3
            mlmeReq.Req.TxCw.Timeout =
 800e220:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            cmdIndex += 2;
 800e224:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e228:	3302      	adds	r3, #2
 800e22a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
            mlmeReq.Req.TxCw.Frequency =
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	689a      	ldr	r2, [r3, #8]
 800e232:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e236:	4413      	add	r3, r2
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	4619      	mov	r1, r3
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	689a      	ldr	r2, [r3, #8]
 800e240:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e244:	3301      	adds	r3, #1
 800e246:	4413      	add	r3, r2
 800e248:	781b      	ldrb	r3, [r3, #0]
 800e24a:	021b      	lsls	r3, r3, #8
 800e24c:	ea41 0203 	orr.w	r2, r1, r3
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	6899      	ldr	r1, [r3, #8]
 800e254:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e258:	3302      	adds	r3, #2
 800e25a:	440b      	add	r3, r1
 800e25c:	781b      	ldrb	r3, [r3, #0]
 800e25e:	041b      	lsls	r3, r3, #16
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e260:	4313      	orrs	r3, r2
 800e262:	461a      	mov	r2, r3
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e264:	2364      	movs	r3, #100	; 0x64
 800e266:	fb02 f303 	mul.w	r3, r2, r3
            mlmeReq.Req.TxCw.Frequency =
 800e26a:	64bb      	str	r3, [r7, #72]	; 0x48
                100;
            cmdIndex += 3;
 800e26c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e270:	3303      	adds	r3, #3
 800e272:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
            mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	689a      	ldr	r2, [r3, #8]
 800e27a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e27e:	1c59      	adds	r1, r3, #1
 800e280:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800e284:	4413      	add	r3, r2
 800e286:	781b      	ldrb	r3, [r3, #0]
 800e288:	b25b      	sxtb	r3, r3
 800e28a:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

            LoRaMacMlmeRequest( &mlmeReq );
 800e28e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e292:	4618      	mov	r0, r3
 800e294:	f004 fc26 	bl	8012ae4 <LoRaMacMlmeRequest>
        }
        break;
 800e298:	e0cb      	b.n	800e432 <LmhpComplianceOnMcpsIndication+0x75e>
    }
    case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
    {
        mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800e29a:	2339      	movs	r3, #57	; 0x39
 800e29c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
        mibReq.Param.IsCertPortOn = false;
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
        LoRaMacMibSetRequestConfirm( &mibReq );
 800e2a6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	f004 f8aa 	bl	8012404 <LoRaMacMibSetRequestConfirm>

        ComplianceTestState.IsResetCmdPending = true;
 800e2b0:	4b04      	ldr	r3, [pc, #16]	; (800e2c4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e2b2:	2201      	movs	r2, #1
 800e2b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        break;
 800e2b8:	e0bc      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
 800e2ba:	bf00      	nop
 800e2bc:	0801e824 	.word	0x0801e824
 800e2c0:	20000760 	.word	0x20000760
 800e2c4:	20000728 	.word	0x20000728
 800e2c8:	200000e8 	.word	0x200000e8
    {
        Version_t           lrwanVersion;
        Version_t           lrwanRpVersion;
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_LORAWAN_VERSION;
 800e2cc:	232a      	movs	r3, #42	; 0x2a
 800e2ce:	733b      	strb	r3, [r7, #12]

        LoRaMacMibGetRequestConfirm( &mibReq );
 800e2d0:	f107 030c 	add.w	r3, r7, #12
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	f003 feef 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
        lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800e2da:	693b      	ldr	r3, [r7, #16]
 800e2dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800e2de:	697b      	ldr	r3, [r7, #20]
 800e2e0:	63bb      	str	r3, [r7, #56]	; 0x38

        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800e2e2:	4b62      	ldr	r3, [pc, #392]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e2e4:	68da      	ldr	r2, [r3, #12]
 800e2e6:	4b61      	ldr	r3, [pc, #388]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e2e8:	7a9b      	ldrb	r3, [r3, #10]
 800e2ea:	1c59      	adds	r1, r3, #1
 800e2ec:	b2c8      	uxtb	r0, r1
 800e2ee:	495f      	ldr	r1, [pc, #380]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e2f0:	7288      	strb	r0, [r1, #10]
 800e2f2:	4413      	add	r3, r2
 800e2f4:	227f      	movs	r2, #127	; 0x7f
 800e2f6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800e2f8:	4b5d      	ldr	r3, [pc, #372]	; (800e470 <LmhpComplianceOnMcpsIndication+0x79c>)
 800e2fa:	681a      	ldr	r2, [r3, #0]
 800e2fc:	4b5b      	ldr	r3, [pc, #364]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e2fe:	68d9      	ldr	r1, [r3, #12]
 800e300:	4b5a      	ldr	r3, [pc, #360]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e302:	7a9b      	ldrb	r3, [r3, #10]
 800e304:	1c58      	adds	r0, r3, #1
 800e306:	b2c4      	uxtb	r4, r0
 800e308:	4858      	ldr	r0, [pc, #352]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e30a:	7284      	strb	r4, [r0, #10]
 800e30c:	440b      	add	r3, r1
 800e30e:	78d2      	ldrb	r2, [r2, #3]
 800e310:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800e312:	4b57      	ldr	r3, [pc, #348]	; (800e470 <LmhpComplianceOnMcpsIndication+0x79c>)
 800e314:	681a      	ldr	r2, [r3, #0]
 800e316:	4b55      	ldr	r3, [pc, #340]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e318:	68d9      	ldr	r1, [r3, #12]
 800e31a:	4b54      	ldr	r3, [pc, #336]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e31c:	7a9b      	ldrb	r3, [r3, #10]
 800e31e:	1c58      	adds	r0, r3, #1
 800e320:	b2c4      	uxtb	r4, r0
 800e322:	4852      	ldr	r0, [pc, #328]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e324:	7284      	strb	r4, [r0, #10]
 800e326:	440b      	add	r3, r1
 800e328:	7892      	ldrb	r2, [r2, #2]
 800e32a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800e32c:	4b50      	ldr	r3, [pc, #320]	; (800e470 <LmhpComplianceOnMcpsIndication+0x79c>)
 800e32e:	681a      	ldr	r2, [r3, #0]
 800e330:	4b4e      	ldr	r3, [pc, #312]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e332:	68d9      	ldr	r1, [r3, #12]
 800e334:	4b4d      	ldr	r3, [pc, #308]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e336:	7a9b      	ldrb	r3, [r3, #10]
 800e338:	1c58      	adds	r0, r3, #1
 800e33a:	b2c4      	uxtb	r4, r0
 800e33c:	484b      	ldr	r0, [pc, #300]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e33e:	7284      	strb	r4, [r0, #10]
 800e340:	440b      	add	r3, r1
 800e342:	7852      	ldrb	r2, [r2, #1]
 800e344:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800e346:	4b4a      	ldr	r3, [pc, #296]	; (800e470 <LmhpComplianceOnMcpsIndication+0x79c>)
 800e348:	681a      	ldr	r2, [r3, #0]
 800e34a:	4b48      	ldr	r3, [pc, #288]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e34c:	68d9      	ldr	r1, [r3, #12]
 800e34e:	4b47      	ldr	r3, [pc, #284]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e350:	7a9b      	ldrb	r3, [r3, #10]
 800e352:	1c58      	adds	r0, r3, #1
 800e354:	b2c4      	uxtb	r4, r0
 800e356:	4845      	ldr	r0, [pc, #276]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e358:	7284      	strb	r4, [r0, #10]
 800e35a:	440b      	add	r3, r1
 800e35c:	7812      	ldrb	r2, [r2, #0]
 800e35e:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800e360:	4b42      	ldr	r3, [pc, #264]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e362:	68da      	ldr	r2, [r3, #12]
 800e364:	4b41      	ldr	r3, [pc, #260]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e366:	7a9b      	ldrb	r3, [r3, #10]
 800e368:	1c59      	adds	r1, r3, #1
 800e36a:	b2c8      	uxtb	r0, r1
 800e36c:	493f      	ldr	r1, [pc, #252]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e36e:	7288      	strb	r0, [r1, #10]
 800e370:	4413      	add	r3, r2
 800e372:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800e376:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800e378:	4b3c      	ldr	r3, [pc, #240]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e37a:	68da      	ldr	r2, [r3, #12]
 800e37c:	4b3b      	ldr	r3, [pc, #236]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e37e:	7a9b      	ldrb	r3, [r3, #10]
 800e380:	1c59      	adds	r1, r3, #1
 800e382:	b2c8      	uxtb	r0, r1
 800e384:	4939      	ldr	r1, [pc, #228]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e386:	7288      	strb	r0, [r1, #10]
 800e388:	4413      	add	r3, r2
 800e38a:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 800e38e:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800e390:	4b36      	ldr	r3, [pc, #216]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e392:	68da      	ldr	r2, [r3, #12]
 800e394:	4b35      	ldr	r3, [pc, #212]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e396:	7a9b      	ldrb	r3, [r3, #10]
 800e398:	1c59      	adds	r1, r3, #1
 800e39a:	b2c8      	uxtb	r0, r1
 800e39c:	4933      	ldr	r1, [pc, #204]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e39e:	7288      	strb	r0, [r1, #10]
 800e3a0:	4413      	add	r3, r2
 800e3a2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800e3a6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800e3a8:	4b30      	ldr	r3, [pc, #192]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3aa:	68da      	ldr	r2, [r3, #12]
 800e3ac:	4b2f      	ldr	r3, [pc, #188]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3ae:	7a9b      	ldrb	r3, [r3, #10]
 800e3b0:	1c59      	adds	r1, r3, #1
 800e3b2:	b2c8      	uxtb	r0, r1
 800e3b4:	492d      	ldr	r1, [pc, #180]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3b6:	7288      	strb	r0, [r1, #10]
 800e3b8:	4413      	add	r3, r2
 800e3ba:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800e3be:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800e3c0:	4b2a      	ldr	r3, [pc, #168]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3c2:	68da      	ldr	r2, [r3, #12]
 800e3c4:	4b29      	ldr	r3, [pc, #164]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3c6:	7a9b      	ldrb	r3, [r3, #10]
 800e3c8:	1c59      	adds	r1, r3, #1
 800e3ca:	b2c8      	uxtb	r0, r1
 800e3cc:	4927      	ldr	r1, [pc, #156]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3ce:	7288      	strb	r0, [r1, #10]
 800e3d0:	4413      	add	r3, r2
 800e3d2:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800e3d6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800e3d8:	4b24      	ldr	r3, [pc, #144]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3da:	68da      	ldr	r2, [r3, #12]
 800e3dc:	4b23      	ldr	r3, [pc, #140]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3de:	7a9b      	ldrb	r3, [r3, #10]
 800e3e0:	1c59      	adds	r1, r3, #1
 800e3e2:	b2c8      	uxtb	r0, r1
 800e3e4:	4921      	ldr	r1, [pc, #132]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3e6:	7288      	strb	r0, [r1, #10]
 800e3e8:	4413      	add	r3, r2
 800e3ea:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800e3ee:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800e3f0:	4b1e      	ldr	r3, [pc, #120]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3f2:	68da      	ldr	r2, [r3, #12]
 800e3f4:	4b1d      	ldr	r3, [pc, #116]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3f6:	7a9b      	ldrb	r3, [r3, #10]
 800e3f8:	1c59      	adds	r1, r3, #1
 800e3fa:	b2c8      	uxtb	r0, r1
 800e3fc:	491b      	ldr	r1, [pc, #108]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e3fe:	7288      	strb	r0, [r1, #10]
 800e400:	4413      	add	r3, r2
 800e402:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 800e406:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800e408:	4b18      	ldr	r3, [pc, #96]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e40a:	68da      	ldr	r2, [r3, #12]
 800e40c:	4b17      	ldr	r3, [pc, #92]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e40e:	7a9b      	ldrb	r3, [r3, #10]
 800e410:	1c59      	adds	r1, r3, #1
 800e412:	b2c8      	uxtb	r0, r1
 800e414:	4915      	ldr	r1, [pc, #84]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e416:	7288      	strb	r0, [r1, #10]
 800e418:	4413      	add	r3, r2
 800e41a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e41e:	701a      	strb	r2, [r3, #0]
        break;
 800e420:	e008      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
    }
    default:
    {
        break;
 800e422:	bf00      	nop
 800e424:	e006      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800e426:	bf00      	nop
 800e428:	e004      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800e42a:	bf00      	nop
 800e42c:	e002      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800e42e:	bf00      	nop
 800e430:	e000      	b.n	800e434 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800e432:	bf00      	nop
    }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800e434:	4b0d      	ldr	r3, [pc, #52]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e436:	7a9b      	ldrb	r3, [r3, #10]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d008      	beq.n	800e44e <LmhpComplianceOnMcpsIndication+0x77a>
    {
        TimerSetValue( &ProcessTimer, 1000 );
 800e43c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800e440:	480c      	ldr	r0, [pc, #48]	; (800e474 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800e442:	f00e fd1f 	bl	801ce84 <UTIL_TIMER_SetPeriod>
        TimerStart(&ProcessTimer);
 800e446:	480b      	ldr	r0, [pc, #44]	; (800e474 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800e448:	f00e fc3e 	bl	801ccc8 <UTIL_TIMER_Start>
 800e44c:	e00b      	b.n	800e466 <LmhpComplianceOnMcpsIndication+0x792>
    }
    else
    {
        // Abort any pending Tx as a new command has been processed
        TimerStop(&ProcessTimer);
 800e44e:	4809      	ldr	r0, [pc, #36]	; (800e474 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800e450:	f00e fca8 	bl	801cda4 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800e454:	4b05      	ldr	r3, [pc, #20]	; (800e46c <LmhpComplianceOnMcpsIndication+0x798>)
 800e456:	2200      	movs	r2, #0
 800e458:	705a      	strb	r2, [r3, #1]
 800e45a:	e004      	b.n	800e466 <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800e45c:	bf00      	nop
 800e45e:	e002      	b.n	800e466 <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800e460:	bf00      	nop
 800e462:	e000      	b.n	800e466 <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800e464:	bf00      	nop
    }
}
 800e466:	3790      	adds	r7, #144	; 0x90
 800e468:	46bd      	mov	sp, r7
 800e46a:	bdb0      	pop	{r4, r5, r7, pc}
 800e46c:	20000728 	.word	0x20000728
 800e470:	20000760 	.word	0x20000760
 800e474:	20000764 	.word	0x20000764

0800e478 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e478:	b480      	push	{r7}
 800e47a:	b083      	sub	sp, #12
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
        break;
    }
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
 800e480:	bf00      	nop
    }
}
 800e482:	bf00      	nop
 800e484:	370c      	adds	r7, #12
 800e486:	46bd      	mov	sp, r7
 800e488:	bc80      	pop	{r7}
 800e48a:	4770      	bx	lr

0800e48c <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t* mlmeIndication )
{
 800e48c:	b480      	push	{r7}
 800e48e:	b083      	sub	sp, #12
 800e490:	af00      	add	r7, sp, #0
 800e492:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e494:	4b05      	ldr	r3, [pc, #20]	; (800e4ac <LmhpComplianceOnMlmeIndication+0x20>)
 800e496:	781b      	ldrb	r3, [r3, #0]
 800e498:	f083 0301 	eor.w	r3, r3, #1
 800e49c:	b2db      	uxtb	r3, r3
 800e49e:	2b00      	cmp	r3, #0
    {
        return;
 800e4a0:	bf00      	nop
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
    }
}
 800e4a2:	370c      	adds	r7, #12
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	bc80      	pop	{r7}
 800e4a8:	4770      	bx	lr
 800e4aa:	bf00      	nop
 800e4ac:	20000728 	.word	0x20000728

0800e4b0 <OnProcessTimer>:
}
#endif
/* ST_WORKAROUND_END */

static void OnProcessTimer( void *context )
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b082      	sub	sp, #8
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
    ComplianceTestState.IsTxPending = true;
 800e4b8:	4b04      	ldr	r3, [pc, #16]	; (800e4cc <OnProcessTimer+0x1c>)
 800e4ba:	2201      	movs	r2, #1
 800e4bc:	705a      	strb	r2, [r3, #1]
    CompliancePackage.OnPackageProcessEvent();
 800e4be:	4b04      	ldr	r3, [pc, #16]	; (800e4d0 <OnProcessTimer+0x20>)
 800e4c0:	695b      	ldr	r3, [r3, #20]
 800e4c2:	4798      	blx	r3
}
 800e4c4:	bf00      	nop
 800e4c6:	3708      	adds	r7, #8
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}
 800e4cc:	20000728 	.word	0x20000728
 800e4d0:	200000e8 	.word	0x200000e8

0800e4d4 <OnRadioTxDone>:
    int16_t Rssi;
    int8_t Snr;
}RxDoneParams;

static void OnRadioTxDone( void )
{
 800e4d4:	b590      	push	{r4, r7, lr}
 800e4d6:	b083      	sub	sp, #12
 800e4d8:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800e4da:	f00e fd7d 	bl	801cfd8 <UTIL_TIMER_GetCurrentTime>
 800e4de:	4603      	mov	r3, r0
 800e4e0:	4a16      	ldr	r2, [pc, #88]	; (800e53c <OnRadioTxDone+0x68>)
 800e4e2:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800e4e4:	4c16      	ldr	r4, [pc, #88]	; (800e540 <OnRadioTxDone+0x6c>)
 800e4e6:	463b      	mov	r3, r7
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f00d fff7 	bl	801c4dc <SysTimeGet>
 800e4ee:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800e4f2:	463a      	mov	r2, r7
 800e4f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e4f8:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800e4fc:	4a11      	ldr	r2, [pc, #68]	; (800e544 <OnRadioTxDone+0x70>)
 800e4fe:	7813      	ldrb	r3, [r2, #0]
 800e500:	f043 0320 	orr.w	r3, r3, #32
 800e504:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e506:	4b0e      	ldr	r3, [pc, #56]	; (800e540 <OnRadioTxDone+0x6c>)
 800e508:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d00a      	beq.n	800e526 <OnRadioTxDone+0x52>
 800e510:	4b0b      	ldr	r3, [pc, #44]	; (800e540 <OnRadioTxDone+0x6c>)
 800e512:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e516:	691b      	ldr	r3, [r3, #16]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d004      	beq.n	800e526 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e51c:	4b08      	ldr	r3, [pc, #32]	; (800e540 <OnRadioTxDone+0x6c>)
 800e51e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e522:	691b      	ldr	r3, [r3, #16]
 800e524:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800e526:	4b08      	ldr	r3, [pc, #32]	; (800e548 <OnRadioTxDone+0x74>)
 800e528:	2201      	movs	r2, #1
 800e52a:	2100      	movs	r1, #0
 800e52c:	2002      	movs	r0, #2
 800e52e:	f00e fe43 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800e532:	bf00      	nop
 800e534:	370c      	adds	r7, #12
 800e536:	46bd      	mov	sp, r7
 800e538:	bd90      	pop	{r4, r7, pc}
 800e53a:	bf00      	nop
 800e53c:	20001848 	.word	0x20001848
 800e540:	2000077c 	.word	0x2000077c
 800e544:	20001844 	.word	0x20001844
 800e548:	0801e850 	.word	0x0801e850

0800e54c <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b084      	sub	sp, #16
 800e550:	af00      	add	r7, sp, #0
 800e552:	60f8      	str	r0, [r7, #12]
 800e554:	4608      	mov	r0, r1
 800e556:	4611      	mov	r1, r2
 800e558:	461a      	mov	r2, r3
 800e55a:	4603      	mov	r3, r0
 800e55c:	817b      	strh	r3, [r7, #10]
 800e55e:	460b      	mov	r3, r1
 800e560:	813b      	strh	r3, [r7, #8]
 800e562:	4613      	mov	r3, r2
 800e564:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800e566:	f00e fd37 	bl	801cfd8 <UTIL_TIMER_GetCurrentTime>
 800e56a:	4603      	mov	r3, r0
 800e56c:	4a18      	ldr	r2, [pc, #96]	; (800e5d0 <OnRadioRxDone+0x84>)
 800e56e:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800e570:	4a17      	ldr	r2, [pc, #92]	; (800e5d0 <OnRadioRxDone+0x84>)
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800e576:	4a16      	ldr	r2, [pc, #88]	; (800e5d0 <OnRadioRxDone+0x84>)
 800e578:	897b      	ldrh	r3, [r7, #10]
 800e57a:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800e57c:	4a14      	ldr	r2, [pc, #80]	; (800e5d0 <OnRadioRxDone+0x84>)
 800e57e:	893b      	ldrh	r3, [r7, #8]
 800e580:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800e582:	4a13      	ldr	r2, [pc, #76]	; (800e5d0 <OnRadioRxDone+0x84>)
 800e584:	79fb      	ldrb	r3, [r7, #7]
 800e586:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800e588:	4a12      	ldr	r2, [pc, #72]	; (800e5d4 <OnRadioRxDone+0x88>)
 800e58a:	7813      	ldrb	r3, [r2, #0]
 800e58c:	f043 0310 	orr.w	r3, r3, #16
 800e590:	7013      	strb	r3, [r2, #0]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800e592:	4a10      	ldr	r2, [pc, #64]	; (800e5d4 <OnRadioRxDone+0x88>)
 800e594:	7813      	ldrb	r3, [r2, #0]
 800e596:	f043 0301 	orr.w	r3, r3, #1
 800e59a:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e59c:	4b0e      	ldr	r3, [pc, #56]	; (800e5d8 <OnRadioRxDone+0x8c>)
 800e59e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d00a      	beq.n	800e5bc <OnRadioRxDone+0x70>
 800e5a6:	4b0c      	ldr	r3, [pc, #48]	; (800e5d8 <OnRadioRxDone+0x8c>)
 800e5a8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e5ac:	691b      	ldr	r3, [r3, #16]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d004      	beq.n	800e5bc <OnRadioRxDone+0x70>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e5b2:	4b09      	ldr	r3, [pc, #36]	; (800e5d8 <OnRadioRxDone+0x8c>)
 800e5b4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e5b8:	691b      	ldr	r3, [r3, #16]
 800e5ba:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800e5bc:	4b07      	ldr	r3, [pc, #28]	; (800e5dc <OnRadioRxDone+0x90>)
 800e5be:	2201      	movs	r2, #1
 800e5c0:	2100      	movs	r1, #0
 800e5c2:	2002      	movs	r0, #2
 800e5c4:	f00e fdf8 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800e5c8:	bf00      	nop
 800e5ca:	3710      	adds	r7, #16
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}
 800e5d0:	2000184c 	.word	0x2000184c
 800e5d4:	20001844 	.word	0x20001844
 800e5d8:	2000077c 	.word	0x2000077c
 800e5dc:	0801e860 	.word	0x0801e860

0800e5e0 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800e5e4:	4a0e      	ldr	r2, [pc, #56]	; (800e620 <OnRadioTxTimeout+0x40>)
 800e5e6:	7813      	ldrb	r3, [r2, #0]
 800e5e8:	f043 0308 	orr.w	r3, r3, #8
 800e5ec:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e5ee:	4b0d      	ldr	r3, [pc, #52]	; (800e624 <OnRadioTxTimeout+0x44>)
 800e5f0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d00a      	beq.n	800e60e <OnRadioTxTimeout+0x2e>
 800e5f8:	4b0a      	ldr	r3, [pc, #40]	; (800e624 <OnRadioTxTimeout+0x44>)
 800e5fa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e5fe:	691b      	ldr	r3, [r3, #16]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d004      	beq.n	800e60e <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e604:	4b07      	ldr	r3, [pc, #28]	; (800e624 <OnRadioTxTimeout+0x44>)
 800e606:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e60a:	691b      	ldr	r3, [r3, #16]
 800e60c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800e60e:	4b06      	ldr	r3, [pc, #24]	; (800e628 <OnRadioTxTimeout+0x48>)
 800e610:	2201      	movs	r2, #1
 800e612:	2100      	movs	r1, #0
 800e614:	2002      	movs	r0, #2
 800e616:	f00e fdcf 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800e61a:	bf00      	nop
 800e61c:	bd80      	pop	{r7, pc}
 800e61e:	bf00      	nop
 800e620:	20001844 	.word	0x20001844
 800e624:	2000077c 	.word	0x2000077c
 800e628:	0801e870 	.word	0x0801e870

0800e62c <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800e630:	4a0b      	ldr	r2, [pc, #44]	; (800e660 <OnRadioRxError+0x34>)
 800e632:	7813      	ldrb	r3, [r2, #0]
 800e634:	f043 0304 	orr.w	r3, r3, #4
 800e638:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e63a:	4b0a      	ldr	r3, [pc, #40]	; (800e664 <OnRadioRxError+0x38>)
 800e63c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e640:	2b00      	cmp	r3, #0
 800e642:	d00a      	beq.n	800e65a <OnRadioRxError+0x2e>
 800e644:	4b07      	ldr	r3, [pc, #28]	; (800e664 <OnRadioRxError+0x38>)
 800e646:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e64a:	691b      	ldr	r3, [r3, #16]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d004      	beq.n	800e65a <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e650:	4b04      	ldr	r3, [pc, #16]	; (800e664 <OnRadioRxError+0x38>)
 800e652:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e656:	691b      	ldr	r3, [r3, #16]
 800e658:	4798      	blx	r3
    }
}
 800e65a:	bf00      	nop
 800e65c:	bd80      	pop	{r7, pc}
 800e65e:	bf00      	nop
 800e660:	20001844 	.word	0x20001844
 800e664:	2000077c 	.word	0x2000077c

0800e668 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800e668:	b580      	push	{r7, lr}
 800e66a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800e66c:	4a0e      	ldr	r2, [pc, #56]	; (800e6a8 <OnRadioRxTimeout+0x40>)
 800e66e:	7813      	ldrb	r3, [r2, #0]
 800e670:	f043 0302 	orr.w	r3, r3, #2
 800e674:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e676:	4b0d      	ldr	r3, [pc, #52]	; (800e6ac <OnRadioRxTimeout+0x44>)
 800e678:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d00a      	beq.n	800e696 <OnRadioRxTimeout+0x2e>
 800e680:	4b0a      	ldr	r3, [pc, #40]	; (800e6ac <OnRadioRxTimeout+0x44>)
 800e682:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e686:	691b      	ldr	r3, [r3, #16]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d004      	beq.n	800e696 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e68c:	4b07      	ldr	r3, [pc, #28]	; (800e6ac <OnRadioRxTimeout+0x44>)
 800e68e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e692:	691b      	ldr	r3, [r3, #16]
 800e694:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800e696:	4b06      	ldr	r3, [pc, #24]	; (800e6b0 <OnRadioRxTimeout+0x48>)
 800e698:	2201      	movs	r2, #1
 800e69a:	2100      	movs	r1, #0
 800e69c:	2002      	movs	r0, #2
 800e69e:	f00e fd8b 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800e6a2:	bf00      	nop
 800e6a4:	bd80      	pop	{r7, pc}
 800e6a6:	bf00      	nop
 800e6a8:	20001844 	.word	0x20001844
 800e6ac:	2000077c 	.word	0x2000077c
 800e6b0:	0801e880 	.word	0x0801e880

0800e6b4 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e6b8:	4b08      	ldr	r3, [pc, #32]	; (800e6dc <UpdateRxSlotIdleState+0x28>)
 800e6ba:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e6be:	2b02      	cmp	r3, #2
 800e6c0:	d004      	beq.n	800e6cc <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800e6c2:	4b07      	ldr	r3, [pc, #28]	; (800e6e0 <UpdateRxSlotIdleState+0x2c>)
 800e6c4:	2206      	movs	r2, #6
 800e6c6:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800e6ca:	e003      	b.n	800e6d4 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e6cc:	4b04      	ldr	r3, [pc, #16]	; (800e6e0 <UpdateRxSlotIdleState+0x2c>)
 800e6ce:	2202      	movs	r2, #2
 800e6d0:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
}
 800e6d4:	bf00      	nop
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	bc80      	pop	{r7}
 800e6da:	4770      	bx	lr
 800e6dc:	20000c9c 	.word	0x20000c9c
 800e6e0:	2000077c 	.word	0x2000077c

0800e6e4 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b08e      	sub	sp, #56	; 0x38
 800e6e8:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e6ea:	4b3e      	ldr	r3, [pc, #248]	; (800e7e4 <ProcessRadioTxDone+0x100>)
 800e6ec:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e6f0:	2b02      	cmp	r3, #2
 800e6f2:	d002      	beq.n	800e6fa <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800e6f4:	4b3c      	ldr	r3, [pc, #240]	; (800e7e8 <ProcessRadioTxDone+0x104>)
 800e6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6f8:	4798      	blx	r3
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800e6fa:	4b3c      	ldr	r3, [pc, #240]	; (800e7ec <ProcessRadioTxDone+0x108>)
 800e6fc:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800e700:	4619      	mov	r1, r3
 800e702:	483b      	ldr	r0, [pc, #236]	; (800e7f0 <ProcessRadioTxDone+0x10c>)
 800e704:	f00e fbbe 	bl	801ce84 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800e708:	4839      	ldr	r0, [pc, #228]	; (800e7f0 <ProcessRadioTxDone+0x10c>)
 800e70a:	f00e fadd 	bl	801ccc8 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800e70e:	4b37      	ldr	r3, [pc, #220]	; (800e7ec <ProcessRadioTxDone+0x108>)
 800e710:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800e714:	4619      	mov	r1, r3
 800e716:	4837      	ldr	r0, [pc, #220]	; (800e7f4 <ProcessRadioTxDone+0x110>)
 800e718:	f00e fbb4 	bl	801ce84 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800e71c:	4835      	ldr	r0, [pc, #212]	; (800e7f4 <ProcessRadioTxDone+0x110>)
 800e71e:	f00e fad3 	bl	801ccc8 <UTIL_TIMER_Start>
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( MacCtx.NodeAckRequested == true )
 800e722:	4b32      	ldr	r3, [pc, #200]	; (800e7ec <ProcessRadioTxDone+0x108>)
 800e724:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d01a      	beq.n	800e762 <ProcessRadioTxDone+0x7e>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800e72c:	2315      	movs	r3, #21
 800e72e:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e732:	4b2c      	ldr	r3, [pc, #176]	; (800e7e4 <ProcessRadioTxDone+0x100>)
 800e734:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e738:	f107 0220 	add.w	r2, r7, #32
 800e73c:	4611      	mov	r1, r2
 800e73e:	4618      	mov	r0, r3
 800e740:	f006 fd25 	bl	801518e <RegionGetPhyParam>
 800e744:	4603      	mov	r3, r0
 800e746:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800e748:	4b28      	ldr	r3, [pc, #160]	; (800e7ec <ProcessRadioTxDone+0x108>)
 800e74a:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800e74e:	69fb      	ldr	r3, [r7, #28]
 800e750:	4413      	add	r3, r2
 800e752:	4619      	mov	r1, r3
 800e754:	4828      	ldr	r0, [pc, #160]	; (800e7f8 <ProcessRadioTxDone+0x114>)
 800e756:	f00e fb95 	bl	801ce84 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800e75a:	4827      	ldr	r0, [pc, #156]	; (800e7f8 <ProcessRadioTxDone+0x114>)
 800e75c:	f00e fab4 	bl	801ccc8 <UTIL_TIMER_Start>
 800e760:	e003      	b.n	800e76a <ProcessRadioTxDone+0x86>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e762:	4b22      	ldr	r3, [pc, #136]	; (800e7ec <ProcessRadioTxDone+0x108>)
 800e764:	2200      	movs	r2, #0
 800e766:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800e76a:	4b24      	ldr	r3, [pc, #144]	; (800e7fc <ProcessRadioTxDone+0x118>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	4a1d      	ldr	r2, [pc, #116]	; (800e7e4 <ProcessRadioTxDone+0x100>)
 800e770:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800e772:	4b1e      	ldr	r3, [pc, #120]	; (800e7ec <ProcessRadioTxDone+0x108>)
 800e774:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 800e778:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800e77a:	4b20      	ldr	r3, [pc, #128]	; (800e7fc <ProcessRadioTxDone+0x118>)
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800e780:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e784:	4618      	mov	r0, r3
 800e786:	f00d fee1 	bl	801c54c <SysTimeGetMcuTime>
 800e78a:	4638      	mov	r0, r7
 800e78c:	4b15      	ldr	r3, [pc, #84]	; (800e7e4 <ProcessRadioTxDone+0x100>)
 800e78e:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800e792:	9200      	str	r2, [sp, #0]
 800e794:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800e798:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800e79c:	ca06      	ldmia	r2, {r1, r2}
 800e79e:	f00d fe36 	bl	801c40e <SysTimeSub>
 800e7a2:	f107 0314 	add.w	r3, r7, #20
 800e7a6:	463a      	mov	r2, r7
 800e7a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e7ac:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800e7b0:	4b0e      	ldr	r3, [pc, #56]	; (800e7ec <ProcessRadioTxDone+0x108>)
 800e7b2:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 800e7b6:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800e7b8:	2301      	movs	r3, #1
 800e7ba:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800e7bc:	4b09      	ldr	r3, [pc, #36]	; (800e7e4 <ProcessRadioTxDone+0x100>)
 800e7be:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d101      	bne.n	800e7ca <ProcessRadioTxDone+0xe6>
    {
        txDone.Joined  = false;
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800e7ca:	4b06      	ldr	r3, [pc, #24]	; (800e7e4 <ProcessRadioTxDone+0x100>)
 800e7cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e7d0:	f107 0208 	add.w	r2, r7, #8
 800e7d4:	4611      	mov	r1, r2
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	f006 fcfa 	bl	80151d0 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800e7dc:	bf00      	nop
 800e7de:	3730      	adds	r7, #48	; 0x30
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bd80      	pop	{r7, pc}
 800e7e4:	20000c9c 	.word	0x20000c9c
 800e7e8:	0801ef30 	.word	0x0801ef30
 800e7ec:	2000077c 	.word	0x2000077c
 800e7f0:	20000afc 	.word	0x20000afc
 800e7f4:	20000b14 	.word	0x20000b14
 800e7f8:	20000b80 	.word	0x20000b80
 800e7fc:	20001848 	.word	0x20001848

0800e800 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800e800:	b580      	push	{r7, lr}
 800e802:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800e804:	4b10      	ldr	r3, [pc, #64]	; (800e848 <PrepareRxDoneAbort+0x48>)
 800e806:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e80a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e80e:	4a0e      	ldr	r2, [pc, #56]	; (800e848 <PrepareRxDoneAbort+0x48>)
 800e810:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800e814:	4b0c      	ldr	r3, [pc, #48]	; (800e848 <PrepareRxDoneAbort+0x48>)
 800e816:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d002      	beq.n	800e824 <PrepareRxDoneAbort+0x24>
    {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        OnRetransmitTimeoutTimerEvent( NULL );
 800e81e:	2000      	movs	r0, #0
 800e820:	f001 f99c 	bl	800fb5c <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800e824:	4a08      	ldr	r2, [pc, #32]	; (800e848 <PrepareRxDoneAbort+0x48>)
 800e826:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800e82a:	f043 0302 	orr.w	r3, r3, #2
 800e82e:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    MacCtx.MacFlags.Bits.MacDone = 1;
 800e832:	4a05      	ldr	r2, [pc, #20]	; (800e848 <PrepareRxDoneAbort+0x48>)
 800e834:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800e838:	f043 0320 	orr.w	r3, r3, #32
 800e83c:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495

    UpdateRxSlotIdleState( );
 800e840:	f7ff ff38 	bl	800e6b4 <UpdateRxSlotIdleState>
}
 800e844:	bf00      	nop
 800e846:	bd80      	pop	{r7, pc}
 800e848:	2000077c 	.word	0x2000077c

0800e84c <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800e84c:	b590      	push	{r4, r7, lr}
 800e84e:	b0a7      	sub	sp, #156	; 0x9c
 800e850:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e852:	2312      	movs	r3, #18
 800e854:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800e858:	4bbd      	ldr	r3, [pc, #756]	; (800eb50 <ProcessRadioRxDone+0x304>)
 800e85a:	685b      	ldr	r3, [r3, #4]
 800e85c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint16_t size = RxDoneParams.Size;
 800e860:	4bbb      	ldr	r3, [pc, #748]	; (800eb50 <ProcessRadioRxDone+0x304>)
 800e862:	891b      	ldrh	r3, [r3, #8]
 800e864:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
    int16_t rssi = RxDoneParams.Rssi;
 800e868:	4bb9      	ldr	r3, [pc, #740]	; (800eb50 <ProcessRadioRxDone+0x304>)
 800e86a:	895b      	ldrh	r3, [r3, #10]
 800e86c:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
    int8_t snr = RxDoneParams.Snr;
 800e870:	4bb7      	ldr	r3, [pc, #732]	; (800eb50 <ProcessRadioRxDone+0x304>)
 800e872:	7b1b      	ldrb	r3, [r3, #12]
 800e874:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

    uint8_t pktHeaderLen = 0;
 800e878:	2300      	movs	r3, #0
 800e87a:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e

    uint32_t downLinkCounter = 0;
 800e87e:	2300      	movs	r3, #0
 800e880:	60bb      	str	r3, [r7, #8]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800e882:	4bb4      	ldr	r3, [pc, #720]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800e884:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800e888:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint8_t multicast = 0;
 800e88c:	2300      	movs	r3, #0
 800e88e:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800e892:	2301      	movs	r3, #1
 800e894:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
    FCntIdentifier_t fCntID;

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800e898:	4aaf      	ldr	r2, [pc, #700]	; (800eb58 <ProcessRadioRxDone+0x30c>)
 800e89a:	7813      	ldrb	r3, [r2, #0]
 800e89c:	f36f 0300 	bfc	r3, #0, #1
 800e8a0:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800e8a2:	4bae      	ldr	r3, [pc, #696]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
    MacCtx.RxStatus.Rssi = rssi;
 800e8aa:	4aac      	ldr	r2, [pc, #688]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8ac:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800e8b0:	f8a2 3490 	strh.w	r3, [r2, #1168]	; 0x490
    MacCtx.RxStatus.Snr = snr;
 800e8b4:	4aa9      	ldr	r2, [pc, #676]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8b6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e8ba:	f882 3492 	strb.w	r3, [r2, #1170]	; 0x492
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800e8be:	4ba7      	ldr	r3, [pc, #668]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8c0:	f893 2494 	ldrb.w	r2, [r3, #1172]	; 0x494
 800e8c4:	4ba5      	ldr	r3, [pc, #660]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8c6:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
    MacCtx.McpsIndication.Port = 0;
 800e8ca:	4ba4      	ldr	r3, [pc, #656]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
    MacCtx.McpsIndication.Multicast = 0;
 800e8d2:	4ba2      	ldr	r3, [pc, #648]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8d4:	2200      	movs	r2, #0
 800e8d6:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
    MacCtx.McpsIndication.FramePending = 0;
 800e8da:	4ba0      	ldr	r3, [pc, #640]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8dc:	2200      	movs	r2, #0
 800e8de:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.Buffer = NULL;
 800e8e2:	4b9e      	ldr	r3, [pc, #632]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8e4:	2200      	movs	r2, #0
 800e8e6:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
    MacCtx.McpsIndication.BufferSize = 0;
 800e8ea:	4b9c      	ldr	r3, [pc, #624]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.RxData = false;
 800e8f2:	4b9a      	ldr	r3, [pc, #616]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8f4:	2200      	movs	r2, #0
 800e8f6:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
    MacCtx.McpsIndication.AckReceived = false;
 800e8fa:	4b98      	ldr	r3, [pc, #608]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e8fc:	2200      	movs	r2, #0
 800e8fe:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800e902:	4b96      	ldr	r3, [pc, #600]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e904:	2200      	movs	r2, #0
 800e906:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800e90a:	4b94      	ldr	r3, [pc, #592]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e90c:	2200      	movs	r2, #0
 800e90e:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.DevAddress = 0;
 800e912:	4b92      	ldr	r3, [pc, #584]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e914:	2200      	movs	r2, #0
 800e916:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800e91a:	4b90      	ldr	r3, [pc, #576]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e91c:	2200      	movs	r2, #0
 800e91e:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800e922:	4b8e      	ldr	r3, [pc, #568]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e924:	2200      	movs	r2, #0
 800e926:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800e92a:	4b8d      	ldr	r3, [pc, #564]	; (800eb60 <ProcessRadioRxDone+0x314>)
 800e92c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e92e:	4798      	blx	r3

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800e930:	4b8a      	ldr	r3, [pc, #552]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e932:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800e936:	2b00      	cmp	r3, #0
 800e938:	d102      	bne.n	800e940 <ProcessRadioRxDone+0xf4>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800e93a:	488a      	ldr	r0, [pc, #552]	; (800eb64 <ProcessRadioRxDone+0x318>)
 800e93c:	f00e fa32 	bl	801cda4 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800e940:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800e944:	4619      	mov	r1, r3
 800e946:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800e94a:	f004 fccf 	bl	80132ec <LoRaMacClassBRxBeacon>
 800e94e:	4603      	mov	r3, r0
 800e950:	2b00      	cmp	r3, #0
 800e952:	d00b      	beq.n	800e96c <ProcessRadioRxDone+0x120>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800e954:	4a81      	ldr	r2, [pc, #516]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e956:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800e95a:	f8a2 3482 	strh.w	r3, [r2, #1154]	; 0x482
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800e95e:	4a7f      	ldr	r2, [pc, #508]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e960:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e964:	f882 3484 	strb.w	r3, [r2, #1156]	; 0x484
        return;
 800e968:	f000 bc22 	b.w	800f1b0 <ProcessRadioRxDone+0x964>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e96c:	4b79      	ldr	r3, [pc, #484]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800e96e:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e972:	2b01      	cmp	r3, #1
 800e974:	d11e      	bne.n	800e9b4 <ProcessRadioRxDone+0x168>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e976:	f004 fccc 	bl	8013312 <LoRaMacClassBIsPingExpected>
 800e97a:	4603      	mov	r3, r0
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d00a      	beq.n	800e996 <ProcessRadioRxDone+0x14a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e980:	2000      	movs	r0, #0
 800e982:	f004 fc7d 	bl	8013280 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800e986:	2000      	movs	r0, #0
 800e988:	f004 fc9e 	bl	80132c8 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800e98c:	4b73      	ldr	r3, [pc, #460]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e98e:	2204      	movs	r2, #4
 800e990:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 800e994:	e00e      	b.n	800e9b4 <ProcessRadioRxDone+0x168>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e996:	f004 fcc3 	bl	8013320 <LoRaMacClassBIsMulticastExpected>
 800e99a:	4603      	mov	r3, r0
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d009      	beq.n	800e9b4 <ProcessRadioRxDone+0x168>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e9a0:	2000      	movs	r0, #0
 800e9a2:	f004 fc77 	bl	8013294 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e9a6:	2000      	movs	r0, #0
 800e9a8:	f004 fc97 	bl	80132da <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800e9ac:	4b6b      	ldr	r3, [pc, #428]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800e9ae:	2205      	movs	r2, #5
 800e9b0:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800e9b4:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800e9b8:	1c5a      	adds	r2, r3, #1
 800e9ba:	f887 207e 	strb.w	r2, [r7, #126]	; 0x7e
 800e9be:	461a      	mov	r2, r3
 800e9c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e9c4:	4413      	add	r3, r2
 800e9c6:	781b      	ldrb	r3, [r3, #0]
 800e9c8:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c

    switch( macHdr.Bits.MType )
 800e9cc:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800e9d0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e9d4:	b2db      	uxtb	r3, r3
 800e9d6:	3b01      	subs	r3, #1
 800e9d8:	2b06      	cmp	r3, #6
 800e9da:	f200 83bd 	bhi.w	800f158 <ProcessRadioRxDone+0x90c>
 800e9de:	a201      	add	r2, pc, #4	; (adr r2, 800e9e4 <ProcessRadioRxDone+0x198>)
 800e9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9e4:	0800ea01 	.word	0x0800ea01
 800e9e8:	0800f159 	.word	0x0800f159
 800e9ec:	0800eb95 	.word	0x0800eb95
 800e9f0:	0800f159 	.word	0x0800f159
 800e9f4:	0800eb8d 	.word	0x0800eb8d
 800e9f8:	0800f159 	.word	0x0800f159
 800e9fc:	0800f0eb 	.word	0x0800f0eb
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800ea00:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ea04:	2b10      	cmp	r3, #16
 800ea06:	d806      	bhi.n	800ea16 <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ea08:	4b54      	ldr	r3, [pc, #336]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800ea0a:	2201      	movs	r2, #1
 800ea0c:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800ea10:	f7ff fef6 	bl	800e800 <PrepareRxDoneAbort>
                return;
 800ea14:	e3cc      	b.n	800f1b0 <ProcessRadioRxDone+0x964>
            }
            macMsgJoinAccept.Buffer = payload;
 800ea16:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ea1a:	60fb      	str	r3, [r7, #12]
            macMsgJoinAccept.BufSize = size;
 800ea1c:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ea20:	b2db      	uxtb	r3, r3
 800ea22:	743b      	strb	r3, [r7, #16]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800ea24:	4b4b      	ldr	r3, [pc, #300]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800ea26:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d006      	beq.n	800ea3c <ProcessRadioRxDone+0x1f0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ea2e:	4b4b      	ldr	r3, [pc, #300]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800ea30:	2201      	movs	r2, #1
 800ea32:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800ea36:	f7ff fee3 	bl	800e800 <PrepareRxDoneAbort>
                return;
 800ea3a:	e3b9      	b.n	800f1b0 <ProcessRadioRxDone+0x964>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800ea3c:	f7fe f874 	bl	800cb28 <SecureElementGetJoinEui>
 800ea40:	4601      	mov	r1, r0
 800ea42:	f107 030c 	add.w	r3, r7, #12
 800ea46:	461a      	mov	r2, r3
 800ea48:	20ff      	movs	r0, #255	; 0xff
 800ea4a:	f005 fe1f 	bl	801468c <LoRaMacCryptoHandleJoinAccept>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800ea54:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	f040 8085 	bne.w	800eb68 <ProcessRadioRxDone+0x31c>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800ea5e:	7d7b      	ldrb	r3, [r7, #21]
 800ea60:	461a      	mov	r2, r3
 800ea62:	4b3c      	ldr	r3, [pc, #240]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800ea64:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800ea68:	4b3a      	ldr	r3, [pc, #232]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800ea6a:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800ea6e:	7dbb      	ldrb	r3, [r7, #22]
 800ea70:	021b      	lsls	r3, r3, #8
 800ea72:	4313      	orrs	r3, r2
 800ea74:	4a37      	ldr	r2, [pc, #220]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800ea76:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800ea7a:	4b36      	ldr	r3, [pc, #216]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800ea7c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800ea80:	7dfb      	ldrb	r3, [r7, #23]
 800ea82:	041b      	lsls	r3, r3, #16
 800ea84:	4313      	orrs	r3, r2
 800ea86:	4a33      	ldr	r2, [pc, #204]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800ea88:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800ea8c:	69bb      	ldr	r3, [r7, #24]
 800ea8e:	4a31      	ldr	r2, [pc, #196]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800ea90:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800ea94:	7f3b      	ldrb	r3, [r7, #28]
 800ea96:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ea9a:	b2db      	uxtb	r3, r3
 800ea9c:	461a      	mov	r2, r3
 800ea9e:	4b2d      	ldr	r3, [pc, #180]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eaa0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800eaa4:	7f3b      	ldrb	r3, [r7, #28]
 800eaa6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800eaaa:	b2db      	uxtb	r3, r3
 800eaac:	461a      	mov	r2, r3
 800eaae:	4b29      	ldr	r3, [pc, #164]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eab0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800eab4:	7f3b      	ldrb	r3, [r7, #28]
 800eab6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800eaba:	b2db      	uxtb	r3, r3
 800eabc:	461a      	mov	r2, r3
 800eabe:	4b25      	ldr	r3, [pc, #148]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eac0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800eac4:	7f7b      	ldrb	r3, [r7, #29]
 800eac6:	461a      	mov	r2, r3
 800eac8:	4b22      	ldr	r3, [pc, #136]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eaca:	651a      	str	r2, [r3, #80]	; 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800eacc:	4b21      	ldr	r3, [pc, #132]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d102      	bne.n	800eada <ProcessRadioRxDone+0x28e>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800ead4:	4b1f      	ldr	r3, [pc, #124]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800ead6:	2201      	movs	r2, #1
 800ead8:	651a      	str	r2, [r3, #80]	; 0x50
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800eada:	4b1e      	ldr	r3, [pc, #120]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eadc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eade:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800eae2:	fb02 f303 	mul.w	r3, r2, r3
 800eae6:	4a1b      	ldr	r2, [pc, #108]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eae8:	6513      	str	r3, [r2, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800eaea:	4b1a      	ldr	r3, [pc, #104]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eaec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eaee:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800eaf2:	4a18      	ldr	r2, [pc, #96]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eaf4:	6553      	str	r3, [r2, #84]	; 0x54

                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800eaf6:	4b17      	ldr	r3, [pc, #92]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eaf8:	2200      	movs	r2, #0
 800eafa:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800eafe:	f107 030c 	add.w	r3, r7, #12
 800eb02:	3312      	adds	r3, #18
 800eb04:	677b      	str	r3, [r7, #116]	; 0x74
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800eb06:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800eb0a:	b2db      	uxtb	r3, r3
 800eb0c:	3b11      	subs	r3, #17
 800eb0e:	b2db      	uxtb	r3, r3
 800eb10:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800eb14:	4b11      	ldr	r3, [pc, #68]	; (800eb5c <ProcessRadioRxDone+0x310>)
 800eb16:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 800eb1a:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800eb1e:	4b0d      	ldr	r3, [pc, #52]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eb20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800eb24:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800eb28:	4611      	mov	r1, r2
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f006 fba0 	bl	8015270 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800eb30:	4b08      	ldr	r3, [pc, #32]	; (800eb54 <ProcessRadioRxDone+0x308>)
 800eb32:	2202      	movs	r2, #2
 800eb34:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800eb38:	2001      	movs	r0, #1
 800eb3a:	f005 f8cf 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 800eb3e:	4603      	mov	r3, r0
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d01b      	beq.n	800eb7c <ProcessRadioRxDone+0x330>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800eb44:	2101      	movs	r1, #1
 800eb46:	2000      	movs	r0, #0
 800eb48:	f005 f83c 	bl	8013bc4 <LoRaMacConfirmQueueSetStatus>
 800eb4c:	e016      	b.n	800eb7c <ProcessRadioRxDone+0x330>
 800eb4e:	bf00      	nop
 800eb50:	2000184c 	.word	0x2000184c
 800eb54:	20000c9c 	.word	0x20000c9c
 800eb58:	20001844 	.word	0x20001844
 800eb5c:	2000077c 	.word	0x2000077c
 800eb60:	0801ef30 	.word	0x0801ef30
 800eb64:	20000b14 	.word	0x20000b14
                }
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800eb68:	2001      	movs	r0, #1
 800eb6a:	f005 f8b7 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 800eb6e:	4603      	mov	r3, r0
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d003      	beq.n	800eb7c <ProcessRadioRxDone+0x330>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800eb74:	2101      	movs	r1, #1
 800eb76:	2007      	movs	r0, #7
 800eb78:	f005 f824 	bl	8013bc4 <LoRaMacConfirmQueueSetStatus>
                }
            }
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 800eb7c:	4ab9      	ldr	r2, [pc, #740]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800eb7e:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800eb82:	f043 0308 	orr.w	r3, r3, #8
 800eb86:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            break;
 800eb8a:	e2ec      	b.n	800f166 <ProcessRadioRxDone+0x91a>
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800eb8c:	4bb5      	ldr	r3, [pc, #724]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800eb8e:	2201      	movs	r2, #1
 800eb90:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800eb94:	4bb4      	ldr	r3, [pc, #720]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800eb96:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800eb9a:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800eb9e:	4bb1      	ldr	r3, [pc, #708]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800eba0:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 800eba4:	b25b      	sxtb	r3, r3
 800eba6:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800ebaa:	230d      	movs	r3, #13
 800ebac:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

            /* ST_WORKAROUND_BEGIN: Keep repeater feature */
            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800ebb0:	4bad      	ldr	r3, [pc, #692]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ebb2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d002      	beq.n	800ebc0 <ProcessRadioRxDone+0x374>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ebba:	230e      	movs	r3, #14
 800ebbc:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
            }
            /* ST_WORKAROUND_END */

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ebc0:	4ba9      	ldr	r3, [pc, #676]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ebc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ebc6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800ebca:	4611      	mov	r1, r2
 800ebcc:	4618      	mov	r0, r3
 800ebce:	f006 fade 	bl	801518e <RegionGetPhyParam>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	667b      	str	r3, [r7, #100]	; 0x64
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800ebd6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ebda:	3b0d      	subs	r3, #13
 800ebdc:	b29b      	uxth	r3, r3
 800ebde:	b21b      	sxth	r3, r3
 800ebe0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ebe4:	b21a      	sxth	r2, r3
 800ebe6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ebe8:	b21b      	sxth	r3, r3
 800ebea:	429a      	cmp	r2, r3
 800ebec:	dc03      	bgt.n	800ebf6 <ProcessRadioRxDone+0x3aa>
 800ebee:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ebf2:	2b0b      	cmp	r3, #11
 800ebf4:	d806      	bhi.n	800ec04 <ProcessRadioRxDone+0x3b8>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ebf6:	4b9b      	ldr	r3, [pc, #620]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ebf8:	2201      	movs	r2, #1
 800ebfa:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800ebfe:	f7ff fdff 	bl	800e800 <PrepareRxDoneAbort>
                return;
 800ec02:	e2d5      	b.n	800f1b0 <ProcessRadioRxDone+0x964>
            }
            macMsgData.Buffer = payload;
 800ec04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ec08:	637b      	str	r3, [r7, #52]	; 0x34
            macMsgData.BufSize = size;
 800ec0a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ec0e:	b2db      	uxtb	r3, r3
 800ec10:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800ec14:	4b95      	ldr	r3, [pc, #596]	; (800ee6c <ProcessRadioRxDone+0x620>)
 800ec16:	65bb      	str	r3, [r7, #88]	; 0x58
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800ec18:	23ff      	movs	r3, #255	; 0xff
 800ec1a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800ec1e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ec22:	4618      	mov	r0, r3
 800ec24:	f006 f831 	bl	8014c8a <LoRaMacParserData>
 800ec28:	4603      	mov	r3, r0
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d006      	beq.n	800ec3c <ProcessRadioRxDone+0x3f0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ec2e:	4b8d      	ldr	r3, [pc, #564]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ec30:	2201      	movs	r2, #1
 800ec32:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800ec36:	f7ff fde3 	bl	800e800 <PrepareRxDoneAbort>
                return;
 800ec3a:	e2b9      	b.n	800f1b0 <ProcessRadioRxDone+0x964>
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ec3c:	4b8a      	ldr	r3, [pc, #552]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ec3e:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800ec42:	2b01      	cmp	r3, #1
 800ec44:	d132      	bne.n	800ecac <ProcessRadioRxDone+0x460>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800ec46:	f004 fb64 	bl	8013312 <LoRaMacClassBIsPingExpected>
 800ec4a:	4603      	mov	r3, r0
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d014      	beq.n	800ec7a <ProcessRadioRxDone+0x42e>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ec50:	2000      	movs	r0, #0
 800ec52:	f004 fb15 	bl	8013280 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800ec56:	2000      	movs	r0, #0
 800ec58:	f004 fb36 	bl	80132c8 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800ec5c:	4b81      	ldr	r3, [pc, #516]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ec5e:	2204      	movs	r2, #4
 800ec60:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800ec64:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ec66:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ec6a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ec6e:	b2db      	uxtb	r3, r3
 800ec70:	4619      	mov	r1, r3
 800ec72:	4610      	mov	r0, r2
 800ec74:	f004 fbd6 	bl	8013424 <LoRaMacClassBSetFPendingBit>
 800ec78:	e018      	b.n	800ecac <ProcessRadioRxDone+0x460>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800ec7a:	f004 fb51 	bl	8013320 <LoRaMacClassBIsMulticastExpected>
 800ec7e:	4603      	mov	r3, r0
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d013      	beq.n	800ecac <ProcessRadioRxDone+0x460>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ec84:	2000      	movs	r0, #0
 800ec86:	f004 fb05 	bl	8013294 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800ec8a:	2000      	movs	r0, #0
 800ec8c:	f004 fb25 	bl	80132da <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800ec90:	4b74      	ldr	r3, [pc, #464]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ec92:	2205      	movs	r2, #5
 800ec94:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800ec98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ec9a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ec9e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800eca2:	b2db      	uxtb	r3, r3
 800eca4:	4619      	mov	r1, r3
 800eca6:	4610      	mov	r0, r2
 800eca8:	f004 fbbc 	bl	8013424 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800ecac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecae:	4a6d      	ldr	r2, [pc, #436]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ecb0:	f8c2 3438 	str.w	r3, [r2, #1080]	; 0x438

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800ecb4:	1dba      	adds	r2, r7, #6
 800ecb6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ecba:	4611      	mov	r1, r2
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	f002 fd13 	bl	80116e8 <DetermineFrameType>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d006      	beq.n	800ecd6 <ProcessRadioRxDone+0x48a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ecc8:	4b66      	ldr	r3, [pc, #408]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ecca:	2201      	movs	r2, #1
 800eccc:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800ecd0:	f7ff fd96 	bl	800e800 <PrepareRxDoneAbort>
                return;
 800ecd4:	e26c      	b.n	800f1b0 <ProcessRadioRxDone+0x964>
            }

            //Check if it is a multicast message
            multicast = 0;
 800ecd6:	2300      	movs	r3, #0
 800ecd8:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
            downLinkCounter = 0;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	60bb      	str	r3, [r7, #8]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ece0:	2300      	movs	r3, #0
 800ece2:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
 800ece6:	e049      	b.n	800ed7c <ProcessRadioRxDone+0x530>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800ece8:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ecec:	4a5e      	ldr	r2, [pc, #376]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ecee:	212c      	movs	r1, #44	; 0x2c
 800ecf0:	fb01 f303 	mul.w	r3, r1, r3
 800ecf4:	4413      	add	r3, r2
 800ecf6:	33dc      	adds	r3, #220	; 0xdc
 800ecf8:	681a      	ldr	r2, [r3, #0]
 800ecfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecfc:	429a      	cmp	r2, r3
 800ecfe:	d138      	bne.n	800ed72 <ProcessRadioRxDone+0x526>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800ed00:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ed04:	4a58      	ldr	r2, [pc, #352]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ed06:	212c      	movs	r1, #44	; 0x2c
 800ed08:	fb01 f303 	mul.w	r3, r1, r3
 800ed0c:	4413      	add	r3, r2
 800ed0e:	33da      	adds	r3, #218	; 0xda
 800ed10:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d02d      	beq.n	800ed72 <ProcessRadioRxDone+0x526>
                {
                    multicast = 1;
 800ed16:	2301      	movs	r3, #1
 800ed18:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800ed1c:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ed20:	4a51      	ldr	r2, [pc, #324]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ed22:	212c      	movs	r1, #44	; 0x2c
 800ed24:	fb01 f303 	mul.w	r3, r1, r3
 800ed28:	4413      	add	r3, r2
 800ed2a:	33db      	adds	r3, #219	; 0xdb
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800ed32:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ed36:	4a4c      	ldr	r2, [pc, #304]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ed38:	212c      	movs	r1, #44	; 0x2c
 800ed3a:	fb01 f303 	mul.w	r3, r1, r3
 800ed3e:	4413      	add	r3, r2
 800ed40:	33f8      	adds	r3, #248	; 0xf8
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	60bb      	str	r3, [r7, #8]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800ed48:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ed4c:	4a46      	ldr	r2, [pc, #280]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ed4e:	212c      	movs	r1, #44	; 0x2c
 800ed50:	fb01 f303 	mul.w	r3, r1, r3
 800ed54:	4413      	add	r3, r2
 800ed56:	33dc      	adds	r3, #220	; 0xdc
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800ed5e:	4b42      	ldr	r3, [pc, #264]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800ed60:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800ed64:	2b02      	cmp	r3, #2
 800ed66:	d10e      	bne.n	800ed86 <ProcessRadioRxDone+0x53a>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800ed68:	4b3e      	ldr	r3, [pc, #248]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ed6a:	2203      	movs	r2, #3
 800ed6c:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
                    }
                    break;
 800ed70:	e009      	b.n	800ed86 <ProcessRadioRxDone+0x53a>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ed72:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ed76:	3301      	adds	r3, #1
 800ed78:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
 800ed7c:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d0b1      	beq.n	800ece8 <ProcessRadioRxDone+0x49c>
 800ed84:	e000      	b.n	800ed88 <ProcessRadioRxDone+0x53c>
                    break;
 800ed86:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ed88:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800ed8c:	2b01      	cmp	r3, #1
 800ed8e:	d117      	bne.n	800edc0 <ProcessRadioRxDone+0x574>
 800ed90:	79bb      	ldrb	r3, [r7, #6]
 800ed92:	2b03      	cmp	r3, #3
 800ed94:	d10d      	bne.n	800edb2 <ProcessRadioRxDone+0x566>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ed96:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ed9a:	f003 0320 	and.w	r3, r3, #32
 800ed9e:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d106      	bne.n	800edb2 <ProcessRadioRxDone+0x566>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800eda4:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800eda8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edac:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d006      	beq.n	800edc0 <ProcessRadioRxDone+0x574>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800edb2:	4b2c      	ldr	r3, [pc, #176]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800edb4:	2201      	movs	r2, #1
 800edb6:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800edba:	f7ff fd21 	bl	800e800 <PrepareRxDoneAbort>
                return;
 800edbe:	e1f7      	b.n	800f1b0 <ProcessRadioRxDone+0x964>
                PrepareRxDoneAbort( );
                return;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800edc0:	79b9      	ldrb	r1, [r7, #6]
 800edc2:	4c29      	ldr	r4, [pc, #164]	; (800ee68 <ProcessRadioRxDone+0x61c>)
 800edc4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800edc8:	f897 008a 	ldrb.w	r0, [r7, #138]	; 0x8a
 800edcc:	f107 0308 	add.w	r3, r7, #8
 800edd0:	9301      	str	r3, [sp, #4]
 800edd2:	1dfb      	adds	r3, r7, #7
 800edd4:	9300      	str	r3, [sp, #0]
 800edd6:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 800edda:	f000 fee7 	bl	800fbac <GetFCntDown>
 800edde:	4603      	mov	r3, r0
 800ede0:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800ede4:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d017      	beq.n	800ee1c <ProcessRadioRxDone+0x5d0>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800edec:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800edf0:	2b07      	cmp	r3, #7
 800edf2:	d104      	bne.n	800edfe <ProcessRadioRxDone+0x5b2>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800edf4:	4b1b      	ldr	r3, [pc, #108]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800edf6:	2208      	movs	r2, #8
 800edf8:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
 800edfc:	e003      	b.n	800ee06 <ProcessRadioRxDone+0x5ba>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800edfe:	4b19      	ldr	r3, [pc, #100]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ee00:	2201      	movs	r2, #1
 800ee02:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800ee06:	68bb      	ldr	r3, [r7, #8]
 800ee08:	4a16      	ldr	r2, [pc, #88]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ee0a:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800ee0e:	68bb      	ldr	r3, [r7, #8]
 800ee10:	4a14      	ldr	r2, [pc, #80]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ee12:	f8c2 3470 	str.w	r3, [r2, #1136]	; 0x470
                PrepareRxDoneAbort( );
 800ee16:	f7ff fcf3 	bl	800e800 <PrepareRxDoneAbort>
                return;
 800ee1a:	e1c9      	b.n	800f1b0 <ProcessRadioRxDone+0x964>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800ee1c:	79fa      	ldrb	r2, [r7, #7]
 800ee1e:	68b9      	ldr	r1, [r7, #8]
 800ee20:	f897 008a 	ldrb.w	r0, [r7, #138]	; 0x8a
 800ee24:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ee28:	9300      	str	r3, [sp, #0]
 800ee2a:	460b      	mov	r3, r1
 800ee2c:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800ee30:	f005 fd78 	bl	8014924 <LoRaMacCryptoUnsecureMessage>
 800ee34:	4603      	mov	r3, r0
 800ee36:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800ee3a:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d016      	beq.n	800ee70 <ProcessRadioRxDone+0x624>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800ee42:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800ee46:	2b02      	cmp	r3, #2
 800ee48:	d104      	bne.n	800ee54 <ProcessRadioRxDone+0x608>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800ee4a:	4b06      	ldr	r3, [pc, #24]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ee4c:	220a      	movs	r2, #10
 800ee4e:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
 800ee52:	e003      	b.n	800ee5c <ProcessRadioRxDone+0x610>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800ee54:	4b03      	ldr	r3, [pc, #12]	; (800ee64 <ProcessRadioRxDone+0x618>)
 800ee56:	220b      	movs	r2, #11
 800ee58:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                }
                PrepareRxDoneAbort( );
 800ee5c:	f7ff fcd0 	bl	800e800 <PrepareRxDoneAbort>
                return;
 800ee60:	e1a6      	b.n	800f1b0 <ProcessRadioRxDone+0x964>
 800ee62:	bf00      	nop
 800ee64:	2000077c 	.word	0x2000077c
 800ee68:	20000c9c 	.word	0x20000c9c
 800ee6c:	200009b4 	.word	0x200009b4
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ee70:	4bb5      	ldr	r3, [pc, #724]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ee72:	2200      	movs	r2, #0
 800ee74:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
            MacCtx.McpsIndication.Multicast = multicast;
 800ee78:	4ab3      	ldr	r2, [pc, #716]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ee7a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800ee7e:	f882 3426 	strb.w	r3, [r2, #1062]	; 0x426
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800ee82:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ee86:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ee8a:	b2db      	uxtb	r3, r3
 800ee8c:	461a      	mov	r2, r3
 800ee8e:	4bae      	ldr	r3, [pc, #696]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ee90:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
            MacCtx.McpsIndication.Buffer = NULL;
 800ee94:	4bac      	ldr	r3, [pc, #688]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ee96:	2200      	movs	r2, #0
 800ee98:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
            MacCtx.McpsIndication.BufferSize = 0;
 800ee9c:	4baa      	ldr	r3, [pc, #680]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ee9e:	2200      	movs	r2, #0
 800eea0:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	4aa8      	ldr	r2, [pc, #672]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eea8:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800eeac:	68bb      	ldr	r3, [r7, #8]
 800eeae:	4aa6      	ldr	r2, [pc, #664]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eeb0:	f8c2 3470 	str.w	r3, [r2, #1136]	; 0x470
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800eeb4:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800eeb8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800eebc:	b2db      	uxtb	r3, r3
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	bf14      	ite	ne
 800eec2:	2301      	movne	r3, #1
 800eec4:	2300      	moveq	r3, #0
 800eec6:	b2da      	uxtb	r2, r3
 800eec8:	4b9f      	ldr	r3, [pc, #636]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eeca:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800eece:	4b9e      	ldr	r3, [pc, #632]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eed0:	2200      	movs	r2, #0
 800eed2:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800eed6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800eeda:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800eede:	b2db      	uxtb	r3, r3
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	bf14      	ite	ne
 800eee4:	2301      	movne	r3, #1
 800eee6:	2300      	moveq	r3, #0
 800eee8:	b2da      	uxtb	r2, r3
 800eeea:	4b97      	ldr	r3, [pc, #604]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eeec:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800eef0:	4b95      	ldr	r3, [pc, #596]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eef2:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d004      	beq.n	800ef04 <ProcessRadioRxDone+0x6b8>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800eefa:	4b93      	ldr	r3, [pc, #588]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eefc:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800ef00:	2b01      	cmp	r3, #1
 800ef02:	d106      	bne.n	800ef12 <ProcessRadioRxDone+0x6c6>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800ef04:	4b91      	ldr	r3, [pc, #580]	; (800f14c <ProcessRadioRxDone+0x900>)
 800ef06:	2200      	movs	r2, #0
 800ef08:	629a      	str	r2, [r3, #40]	; 0x28
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                Nvm.MacGroup2.DownlinkReceived = true;
 800ef0a:	4b90      	ldr	r3, [pc, #576]	; (800f14c <ProcessRadioRxDone+0x900>)
 800ef0c:	2201      	movs	r2, #1
 800ef0e:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800ef12:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800ef16:	2b01      	cmp	r3, #1
 800ef18:	d104      	bne.n	800ef24 <ProcessRadioRxDone+0x6d8>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800ef1a:	4b8b      	ldr	r3, [pc, #556]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef1c:	2202      	movs	r2, #2
 800ef1e:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
 800ef22:	e034      	b.n	800ef8e <ProcessRadioRxDone+0x742>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800ef24:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800ef28:	f023 031f 	bic.w	r3, r3, #31
 800ef2c:	b2db      	uxtb	r3, r3
 800ef2e:	2ba0      	cmp	r3, #160	; 0xa0
 800ef30:	d125      	bne.n	800ef7e <ProcessRadioRxDone+0x732>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800ef32:	4b86      	ldr	r3, [pc, #536]	; (800f14c <ProcessRadioRxDone+0x900>)
 800ef34:	2201      	movs	r2, #1
 800ef36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800ef3a:	4b84      	ldr	r3, [pc, #528]	; (800f14c <ProcessRadioRxDone+0x900>)
 800ef3c:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d102      	bne.n	800ef4a <ProcessRadioRxDone+0x6fe>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800ef44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ef46:	4a81      	ldr	r2, [pc, #516]	; (800f14c <ProcessRadioRxDone+0x900>)
 800ef48:	6353      	str	r3, [r2, #52]	; 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800ef4a:	4b7f      	ldr	r3, [pc, #508]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef4c:	2201      	movs	r2, #1
 800ef4e:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800ef52:	4b7d      	ldr	r3, [pc, #500]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef54:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d018      	beq.n	800ef8e <ProcessRadioRxDone+0x742>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800ef5c:	4b7a      	ldr	r3, [pc, #488]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef5e:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800ef62:	2b01      	cmp	r3, #1
 800ef64:	d013      	beq.n	800ef8e <ProcessRadioRxDone+0x742>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800ef66:	4b79      	ldr	r3, [pc, #484]	; (800f14c <ProcessRadioRxDone+0x900>)
 800ef68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ef6c:	4a76      	ldr	r2, [pc, #472]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef6e:	f8c2 3440 	str.w	r3, [r2, #1088]	; 0x440
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800ef72:	4b77      	ldr	r3, [pc, #476]	; (800f150 <ProcessRadioRxDone+0x904>)
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	4a74      	ldr	r2, [pc, #464]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef78:	f8c2 349c 	str.w	r3, [r2, #1180]	; 0x49c
 800ef7c:	e007      	b.n	800ef8e <ProcessRadioRxDone+0x742>
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800ef7e:	4b73      	ldr	r3, [pc, #460]	; (800f14c <ProcessRadioRxDone+0x900>)
 800ef80:	2200      	movs	r2, #0
 800ef82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800ef86:	4b70      	ldr	r3, [pc, #448]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef88:	2200      	movs	r2, #0
 800ef8a:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
                }
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800ef8e:	4b6e      	ldr	r3, [pc, #440]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef90:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800ef94:	4a6c      	ldr	r2, [pc, #432]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800ef96:	f892 2444 	ldrb.w	r2, [r2, #1092]	; 0x444
 800ef9a:	f897 1040 	ldrb.w	r1, [r7, #64]	; 0x40
 800ef9e:	4618      	mov	r0, r3
 800efa0:	f001 ff88 	bl	8010eb4 <RemoveMacCommands>

            switch( fType )
 800efa4:	79bb      	ldrb	r3, [r7, #6]
 800efa6:	2b03      	cmp	r3, #3
 800efa8:	d873      	bhi.n	800f092 <ProcessRadioRxDone+0x846>
 800efaa:	a201      	add	r2, pc, #4	; (adr r2, 800efb0 <ProcessRadioRxDone+0x764>)
 800efac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efb0:	0800efc1 	.word	0x0800efc1
 800efb4:	0800f011 	.word	0x0800f011
 800efb8:	0800f047 	.word	0x0800f047
 800efbc:	0800f06d 	.word	0x0800f06d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800efc0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800efc4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800efc8:	b2db      	uxtb	r3, r3
 800efca:	461c      	mov	r4, r3
 800efcc:	4b5e      	ldr	r3, [pc, #376]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800efce:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800efd2:	f997 107f 	ldrsb.w	r1, [r7, #127]	; 0x7f
 800efd6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800efda:	f102 0010 	add.w	r0, r2, #16
 800efde:	9300      	str	r3, [sp, #0]
 800efe0:	460b      	mov	r3, r1
 800efe2:	4622      	mov	r2, r4
 800efe4:	2100      	movs	r1, #0
 800efe6:	f000 ff45 	bl	800fe74 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800efea:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800efee:	4b56      	ldr	r3, [pc, #344]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eff0:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800eff4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800eff6:	4a54      	ldr	r2, [pc, #336]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800eff8:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800effc:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800f000:	4b51      	ldr	r3, [pc, #324]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f002:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
                    MacCtx.McpsIndication.RxData = true;
 800f006:	4b50      	ldr	r3, [pc, #320]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f008:	2201      	movs	r2, #1
 800f00a:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
                    break;
 800f00e:	e047      	b.n	800f0a0 <ProcessRadioRxDone+0x854>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f010:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800f014:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f018:	b2db      	uxtb	r3, r3
 800f01a:	461c      	mov	r4, r3
 800f01c:	4b4a      	ldr	r3, [pc, #296]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f01e:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800f022:	f997 107f 	ldrsb.w	r1, [r7, #127]	; 0x7f
 800f026:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800f02a:	f102 0010 	add.w	r0, r2, #16
 800f02e:	9300      	str	r3, [sp, #0]
 800f030:	460b      	mov	r3, r1
 800f032:	4622      	mov	r2, r4
 800f034:	2100      	movs	r1, #0
 800f036:	f000 ff1d 	bl	800fe74 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f03a:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800f03e:	4b42      	ldr	r3, [pc, #264]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f040:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    break;
 800f044:	e02c      	b.n	800f0a0 <ProcessRadioRxDone+0x854>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800f046:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f048:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800f04c:	4b3e      	ldr	r3, [pc, #248]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f04e:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800f052:	f997 107f 	ldrsb.w	r1, [r7, #127]	; 0x7f
 800f056:	9300      	str	r3, [sp, #0]
 800f058:	460b      	mov	r3, r1
 800f05a:	2100      	movs	r1, #0
 800f05c:	f000 ff0a 	bl	800fe74 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f060:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800f064:	4b38      	ldr	r3, [pc, #224]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f066:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    break;
 800f06a:	e019      	b.n	800f0a0 <ProcessRadioRxDone+0x854>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f06c:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800f070:	4b35      	ldr	r3, [pc, #212]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f072:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f076:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f078:	4a33      	ldr	r2, [pc, #204]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f07a:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f07e:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800f082:	4b31      	ldr	r3, [pc, #196]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f084:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
                    MacCtx.McpsIndication.RxData = true;
 800f088:	4b2f      	ldr	r3, [pc, #188]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f08a:	2201      	movs	r2, #1
 800f08c:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
                    break;
 800f090:	e006      	b.n	800f0a0 <ProcessRadioRxDone+0x854>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f092:	4b2d      	ldr	r3, [pc, #180]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f094:	2201      	movs	r2, #1
 800f096:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                    PrepareRxDoneAbort( );
 800f09a:	f7ff fbb1 	bl	800e800 <PrepareRxDoneAbort>
                    break;
 800f09e:	bf00      	nop
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800f0a0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800f0a4:	2be0      	cmp	r3, #224	; 0xe0
 800f0a6:	d118      	bne.n	800f0da <ProcessRadioRxDone+0x88e>
 800f0a8:	4b28      	ldr	r3, [pc, #160]	; (800f14c <ProcessRadioRxDone+0x900>)
 800f0aa:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 800f0ae:	f083 0301 	eor.w	r3, r3, #1
 800f0b2:	b2db      	uxtb	r3, r3
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d010      	beq.n	800f0da <ProcessRadioRxDone+0x88e>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f0b8:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800f0bc:	4b22      	ldr	r3, [pc, #136]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f0be:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                MacCtx.McpsIndication.Buffer = NULL;
 800f0c2:	4b21      	ldr	r3, [pc, #132]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f0c4:	2200      	movs	r2, #0
 800f0c6:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
                MacCtx.McpsIndication.BufferSize = 0;
 800f0ca:	4b1f      	ldr	r3, [pc, #124]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
                MacCtx.McpsIndication.RxData = false;
 800f0d2:	4b1d      	ldr	r3, [pc, #116]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f0da:	4a1b      	ldr	r2, [pc, #108]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f0dc:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f0e0:	f043 0302 	orr.w	r3, r3, #2
 800f0e4:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495

            break;
 800f0e8:	e03d      	b.n	800f166 <ProcessRadioRxDone+0x91a>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800f0ea:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800f0ee:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800f0f2:	18d1      	adds	r1, r2, r3
 800f0f4:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800f0f8:	b29b      	uxth	r3, r3
 800f0fa:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
 800f0fe:	1ad3      	subs	r3, r2, r3
 800f100:	b29b      	uxth	r3, r3
 800f102:	461a      	mov	r2, r3
 800f104:	4813      	ldr	r0, [pc, #76]	; (800f154 <ProcessRadioRxDone+0x908>)
 800f106:	f009 fe40 	bl	8018d8a <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800f10a:	4b0f      	ldr	r3, [pc, #60]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f10c:	2203      	movs	r2, #3
 800f10e:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f112:	4b0d      	ldr	r3, [pc, #52]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f114:	2200      	movs	r2, #0
 800f116:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800f11a:	4b0b      	ldr	r3, [pc, #44]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f11c:	4a0d      	ldr	r2, [pc, #52]	; (800f154 <ProcessRadioRxDone+0x908>)
 800f11e:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800f122:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800f126:	b2da      	uxtb	r2, r3
 800f128:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800f12c:	1ad3      	subs	r3, r2, r3
 800f12e:	b2da      	uxtb	r2, r3
 800f130:	4b05      	ldr	r3, [pc, #20]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f132:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f136:	4a04      	ldr	r2, [pc, #16]	; (800f148 <ProcessRadioRxDone+0x8fc>)
 800f138:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f13c:	f043 0302 	orr.w	r3, r3, #2
 800f140:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            break;
 800f144:	e00f      	b.n	800f166 <ProcessRadioRxDone+0x91a>
 800f146:	bf00      	nop
 800f148:	2000077c 	.word	0x2000077c
 800f14c:	20000c9c 	.word	0x20000c9c
 800f150:	2000184c 	.word	0x2000184c
 800f154:	200009b4 	.word	0x200009b4
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f158:	4b17      	ldr	r3, [pc, #92]	; (800f1b8 <ProcessRadioRxDone+0x96c>)
 800f15a:	2201      	movs	r2, #1
 800f15c:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
            PrepareRxDoneAbort( );
 800f160:	f7ff fb4e 	bl	800e800 <PrepareRxDoneAbort>
            break;
 800f164:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only aplies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f166:	4b14      	ldr	r3, [pc, #80]	; (800f1b8 <ProcessRadioRxDone+0x96c>)
 800f168:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d004      	beq.n	800f17a <ProcessRadioRxDone+0x92e>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f170:	4b11      	ldr	r3, [pc, #68]	; (800f1b8 <ProcessRadioRxDone+0x96c>)
 800f172:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f176:	2b01      	cmp	r3, #1
 800f178:	d10c      	bne.n	800f194 <ProcessRadioRxDone+0x948>
    {
        if( MacCtx.NodeAckRequested == true )
 800f17a:	4b0f      	ldr	r3, [pc, #60]	; (800f1b8 <ProcessRadioRxDone+0x96c>)
 800f17c:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800f180:	2b00      	cmp	r3, #0
 800f182:	d007      	beq.n	800f194 <ProcessRadioRxDone+0x948>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800f184:	4b0c      	ldr	r3, [pc, #48]	; (800f1b8 <ProcessRadioRxDone+0x96c>)
 800f186:	f893 3448 	ldrb.w	r3, [r3, #1096]	; 0x448
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d002      	beq.n	800f194 <ProcessRadioRxDone+0x948>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800f18e:	2000      	movs	r0, #0
 800f190:	f000 fce4 	bl	800fb5c <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800f194:	4b08      	ldr	r3, [pc, #32]	; (800f1b8 <ProcessRadioRxDone+0x96c>)
 800f196:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800f19a:	2b02      	cmp	r3, #2
 800f19c:	d006      	beq.n	800f1ac <ProcessRadioRxDone+0x960>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800f19e:	4a06      	ldr	r2, [pc, #24]	; (800f1b8 <ProcessRadioRxDone+0x96c>)
 800f1a0:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f1a4:	f043 0320 	orr.w	r3, r3, #32
 800f1a8:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800f1ac:	f7ff fa82 	bl	800e6b4 <UpdateRxSlotIdleState>
}
 800f1b0:	3794      	adds	r7, #148	; 0x94
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	bd90      	pop	{r4, r7, pc}
 800f1b6:	bf00      	nop
 800f1b8:	2000077c 	.word	0x2000077c

0800f1bc <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f1c0:	4b11      	ldr	r3, [pc, #68]	; (800f208 <ProcessRadioTxTimeout+0x4c>)
 800f1c2:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800f1c6:	2b02      	cmp	r3, #2
 800f1c8:	d002      	beq.n	800f1d0 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800f1ca:	4b10      	ldr	r3, [pc, #64]	; (800f20c <ProcessRadioTxTimeout+0x50>)
 800f1cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1ce:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800f1d0:	f7ff fa70 	bl	800e6b4 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800f1d4:	4b0e      	ldr	r3, [pc, #56]	; (800f210 <ProcessRadioTxTimeout+0x54>)
 800f1d6:	2202      	movs	r2, #2
 800f1d8:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800f1dc:	2002      	movs	r0, #2
 800f1de:	f004 fd49 	bl	8013c74 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800f1e2:	4b0b      	ldr	r3, [pc, #44]	; (800f210 <ProcessRadioTxTimeout+0x54>)
 800f1e4:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d003      	beq.n	800f1f4 <ProcessRadioTxTimeout+0x38>
    {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        MacCtx.RetransmitTimeoutRetry = true;
 800f1ec:	4b08      	ldr	r3, [pc, #32]	; (800f210 <ProcessRadioTxTimeout+0x54>)
 800f1ee:	2201      	movs	r2, #1
 800f1f0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f1f4:	4a06      	ldr	r2, [pc, #24]	; (800f210 <ProcessRadioTxTimeout+0x54>)
 800f1f6:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f1fa:	f043 0320 	orr.w	r3, r3, #32
 800f1fe:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
}
 800f202:	bf00      	nop
 800f204:	bd80      	pop	{r7, pc}
 800f206:	bf00      	nop
 800f208:	20000c9c 	.word	0x20000c9c
 800f20c:	0801ef30 	.word	0x0801ef30
 800f210:	2000077c 	.word	0x2000077c

0800f214 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b084      	sub	sp, #16
 800f218:	af00      	add	r7, sp, #0
 800f21a:	4603      	mov	r3, r0
 800f21c:	460a      	mov	r2, r1
 800f21e:	71fb      	strb	r3, [r7, #7]
 800f220:	4613      	mov	r3, r2
 800f222:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800f224:	2300      	movs	r3, #0
 800f226:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f228:	4b3d      	ldr	r3, [pc, #244]	; (800f320 <HandleRadioRxErrorTimeout+0x10c>)
 800f22a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800f22e:	2b02      	cmp	r3, #2
 800f230:	d002      	beq.n	800f238 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800f232:	4b3c      	ldr	r3, [pc, #240]	; (800f324 <HandleRadioRxErrorTimeout+0x110>)
 800f234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f236:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800f238:	f004 f864 	bl	8013304 <LoRaMacClassBIsBeaconExpected>
 800f23c:	4603      	mov	r3, r0
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d007      	beq.n	800f252 <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800f242:	2002      	movs	r0, #2
 800f244:	f004 f812 	bl	801326c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800f248:	2000      	movs	r0, #0
 800f24a:	f004 f834 	bl	80132b6 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800f24e:	2301      	movs	r3, #1
 800f250:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f252:	4b33      	ldr	r3, [pc, #204]	; (800f320 <HandleRadioRxErrorTimeout+0x10c>)
 800f254:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800f258:	2b01      	cmp	r3, #1
 800f25a:	d119      	bne.n	800f290 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f25c:	f004 f859 	bl	8013312 <LoRaMacClassBIsPingExpected>
 800f260:	4603      	mov	r3, r0
 800f262:	2b00      	cmp	r3, #0
 800f264:	d007      	beq.n	800f276 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f266:	2000      	movs	r0, #0
 800f268:	f004 f80a 	bl	8013280 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f26c:	2000      	movs	r0, #0
 800f26e:	f004 f82b 	bl	80132c8 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800f272:	2301      	movs	r3, #1
 800f274:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f276:	f004 f853 	bl	8013320 <LoRaMacClassBIsMulticastExpected>
 800f27a:	4603      	mov	r3, r0
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d007      	beq.n	800f290 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f280:	2000      	movs	r0, #0
 800f282:	f004 f807 	bl	8013294 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f286:	2000      	movs	r0, #0
 800f288:	f004 f827 	bl	80132da <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800f28c:	2301      	movs	r3, #1
 800f28e:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800f290:	7bfb      	ldrb	r3, [r7, #15]
 800f292:	f083 0301 	eor.w	r3, r3, #1
 800f296:	b2db      	uxtb	r3, r3
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d03b      	beq.n	800f314 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f29c:	4b22      	ldr	r3, [pc, #136]	; (800f328 <HandleRadioRxErrorTimeout+0x114>)
 800f29e:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d122      	bne.n	800f2ec <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800f2a6:	4b20      	ldr	r3, [pc, #128]	; (800f328 <HandleRadioRxErrorTimeout+0x114>)
 800f2a8:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d003      	beq.n	800f2b8 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800f2b0:	4a1d      	ldr	r2, [pc, #116]	; (800f328 <HandleRadioRxErrorTimeout+0x114>)
 800f2b2:	79fb      	ldrb	r3, [r7, #7]
 800f2b4:	f882 3445 	strb.w	r3, [r2, #1093]	; 0x445
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800f2b8:	79fb      	ldrb	r3, [r7, #7]
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	f004 fcda 	bl	8013c74 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800f2c0:	4b17      	ldr	r3, [pc, #92]	; (800f320 <HandleRadioRxErrorTimeout+0x10c>)
 800f2c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2c4:	4618      	mov	r0, r3
 800f2c6:	f00d fe99 	bl	801cffc <UTIL_TIMER_GetElapsedTime>
 800f2ca:	4602      	mov	r2, r0
 800f2cc:	4b16      	ldr	r3, [pc, #88]	; (800f328 <HandleRadioRxErrorTimeout+0x114>)
 800f2ce:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800f2d2:	429a      	cmp	r2, r3
 800f2d4:	d31e      	bcc.n	800f314 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800f2d6:	4815      	ldr	r0, [pc, #84]	; (800f32c <HandleRadioRxErrorTimeout+0x118>)
 800f2d8:	f00d fd64 	bl	801cda4 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800f2dc:	4a12      	ldr	r2, [pc, #72]	; (800f328 <HandleRadioRxErrorTimeout+0x114>)
 800f2de:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f2e2:	f043 0320 	orr.w	r3, r3, #32
 800f2e6:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
 800f2ea:	e013      	b.n	800f314 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800f2ec:	4b0e      	ldr	r3, [pc, #56]	; (800f328 <HandleRadioRxErrorTimeout+0x114>)
 800f2ee:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d003      	beq.n	800f2fe <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800f2f6:	4a0c      	ldr	r2, [pc, #48]	; (800f328 <HandleRadioRxErrorTimeout+0x114>)
 800f2f8:	79bb      	ldrb	r3, [r7, #6]
 800f2fa:	f882 3445 	strb.w	r3, [r2, #1093]	; 0x445
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800f2fe:	79bb      	ldrb	r3, [r7, #6]
 800f300:	4618      	mov	r0, r3
 800f302:	f004 fcb7 	bl	8013c74 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.MacFlags.Bits.MacDone = 1;
 800f306:	4a08      	ldr	r2, [pc, #32]	; (800f328 <HandleRadioRxErrorTimeout+0x114>)
 800f308:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f30c:	f043 0320 	orr.w	r3, r3, #32
 800f310:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800f314:	f7ff f9ce 	bl	800e6b4 <UpdateRxSlotIdleState>
}
 800f318:	bf00      	nop
 800f31a:	3710      	adds	r7, #16
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}
 800f320:	20000c9c 	.word	0x20000c9c
 800f324:	0801ef30 	.word	0x0801ef30
 800f328:	2000077c 	.word	0x2000077c
 800f32c:	20000b14 	.word	0x20000b14

0800f330 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800f330:	b580      	push	{r7, lr}
 800f332:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800f334:	2106      	movs	r1, #6
 800f336:	2005      	movs	r0, #5
 800f338:	f7ff ff6c 	bl	800f214 <HandleRadioRxErrorTimeout>
}
 800f33c:	bf00      	nop
 800f33e:	bd80      	pop	{r7, pc}

0800f340 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800f340:	b580      	push	{r7, lr}
 800f342:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800f344:	2104      	movs	r1, #4
 800f346:	2003      	movs	r0, #3
 800f348:	f7ff ff64 	bl	800f214 <HandleRadioRxErrorTimeout>
}
 800f34c:	bf00      	nop
 800f34e:	bd80      	pop	{r7, pc}

0800f350 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b084      	sub	sp, #16
 800f354:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f356:	f3ef 8310 	mrs	r3, PRIMASK
 800f35a:	607b      	str	r3, [r7, #4]
  return(result);
 800f35c:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800f35e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800f360:	b672      	cpsid	i
}
 800f362:	bf00      	nop
    events = LoRaMacRadioEvents;
 800f364:	4b1d      	ldr	r3, [pc, #116]	; (800f3dc <LoRaMacHandleIrqEvents+0x8c>)
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800f36a:	4b1c      	ldr	r3, [pc, #112]	; (800f3dc <LoRaMacHandleIrqEvents+0x8c>)
 800f36c:	2200      	movs	r2, #0
 800f36e:	601a      	str	r2, [r3, #0]
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f374:	68bb      	ldr	r3, [r7, #8]
 800f376:	f383 8810 	msr	PRIMASK, r3
}
 800f37a:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d027      	beq.n	800f3d2 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800f382:	783b      	ldrb	r3, [r7, #0]
 800f384:	f003 0320 	and.w	r3, r3, #32
 800f388:	b2db      	uxtb	r3, r3
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d001      	beq.n	800f392 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800f38e:	f7ff f9a9 	bl	800e6e4 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800f392:	783b      	ldrb	r3, [r7, #0]
 800f394:	f003 0310 	and.w	r3, r3, #16
 800f398:	b2db      	uxtb	r3, r3
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d001      	beq.n	800f3a2 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800f39e:	f7ff fa55 	bl	800e84c <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800f3a2:	783b      	ldrb	r3, [r7, #0]
 800f3a4:	f003 0308 	and.w	r3, r3, #8
 800f3a8:	b2db      	uxtb	r3, r3
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d001      	beq.n	800f3b2 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800f3ae:	f7ff ff05 	bl	800f1bc <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800f3b2:	783b      	ldrb	r3, [r7, #0]
 800f3b4:	f003 0304 	and.w	r3, r3, #4
 800f3b8:	b2db      	uxtb	r3, r3
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d001      	beq.n	800f3c2 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800f3be:	f7ff ffb7 	bl	800f330 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800f3c2:	783b      	ldrb	r3, [r7, #0]
 800f3c4:	f003 0302 	and.w	r3, r3, #2
 800f3c8:	b2db      	uxtb	r3, r3
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d001      	beq.n	800f3d2 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800f3ce:	f7ff ffb7 	bl	800f340 <ProcessRadioRxTimeout>
        }
    }
}
 800f3d2:	bf00      	nop
 800f3d4:	3710      	adds	r7, #16
 800f3d6:	46bd      	mov	sp, r7
 800f3d8:	bd80      	pop	{r7, pc}
 800f3da:	bf00      	nop
 800f3dc:	20001844 	.word	0x20001844

0800f3e0 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800f3e0:	b480      	push	{r7}
 800f3e2:	af00      	add	r7, sp, #0
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800f3e4:	4b0c      	ldr	r3, [pc, #48]	; (800f418 <LoRaMacIsBusy+0x38>)
 800f3e6:	781b      	ldrb	r3, [r3, #0]
 800f3e8:	f003 0301 	and.w	r3, r3, #1
 800f3ec:	b2db      	uxtb	r3, r3
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d001      	beq.n	800f3f6 <LoRaMacIsBusy+0x16>
    {
        return true;
 800f3f2:	2301      	movs	r3, #1
 800f3f4:	e00c      	b.n	800f410 <LoRaMacIsBusy+0x30>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f3f6:	4b09      	ldr	r3, [pc, #36]	; (800f41c <LoRaMacIsBusy+0x3c>)
 800f3f8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d106      	bne.n	800f40e <LoRaMacIsBusy+0x2e>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f400:	4b06      	ldr	r3, [pc, #24]	; (800f41c <LoRaMacIsBusy+0x3c>)
 800f402:	f893 3496 	ldrb.w	r3, [r3, #1174]	; 0x496
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f406:	2b01      	cmp	r3, #1
 800f408:	d101      	bne.n	800f40e <LoRaMacIsBusy+0x2e>
    {
        return false;
 800f40a:	2300      	movs	r3, #0
 800f40c:	e000      	b.n	800f410 <LoRaMacIsBusy+0x30>
    }
    return true;
 800f40e:	2301      	movs	r3, #1
}
 800f410:	4618      	mov	r0, r3
 800f412:	46bd      	mov	sp, r7
 800f414:	bc80      	pop	{r7}
 800f416:	4770      	bx	lr
 800f418:	20001844 	.word	0x20001844
 800f41c:	2000077c 	.word	0x2000077c

0800f420 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800f420:	b480      	push	{r7}
 800f422:	b083      	sub	sp, #12
 800f424:	af00      	add	r7, sp, #0
 800f426:	4603      	mov	r3, r0
 800f428:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800f42a:	4a04      	ldr	r2, [pc, #16]	; (800f43c <LoRaMacEnableRequests+0x1c>)
 800f42c:	79fb      	ldrb	r3, [r7, #7]
 800f42e:	f882 3496 	strb.w	r3, [r2, #1174]	; 0x496
}
 800f432:	bf00      	nop
 800f434:	370c      	adds	r7, #12
 800f436:	46bd      	mov	sp, r7
 800f438:	bc80      	pop	{r7}
 800f43a:	4770      	bx	lr
 800f43c:	2000077c 	.word	0x2000077c

0800f440 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800f440:	b580      	push	{r7, lr}
 800f442:	b082      	sub	sp, #8
 800f444:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800f446:	4b2c      	ldr	r3, [pc, #176]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f448:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f44c:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800f44e:	4b2a      	ldr	r3, [pc, #168]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f450:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f454:	2b00      	cmp	r3, #0
 800f456:	d14a      	bne.n	800f4ee <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f458:	4b27      	ldr	r3, [pc, #156]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f45a:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f45e:	f003 0301 	and.w	r3, r3, #1
 800f462:	b2db      	uxtb	r3, r3
 800f464:	2b00      	cmp	r3, #0
 800f466:	d006      	beq.n	800f476 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800f468:	4a23      	ldr	r2, [pc, #140]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f46a:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f46e:	f36f 0300 	bfc	r3, #0, #1
 800f472:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f476:	4b20      	ldr	r3, [pc, #128]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f478:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f47c:	f003 0304 	and.w	r3, r3, #4
 800f480:	b2db      	uxtb	r3, r3
 800f482:	2b00      	cmp	r3, #0
 800f484:	d006      	beq.n	800f494 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800f486:	4a1c      	ldr	r2, [pc, #112]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f488:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f48c:	f36f 0382 	bfc	r3, #2, #1
 800f490:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f494:	2001      	movs	r0, #1
 800f496:	f7ff ffc3 	bl	800f420 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800f49a:	793b      	ldrb	r3, [r7, #4]
 800f49c:	f003 0301 	and.w	r3, r3, #1
 800f4a0:	b2db      	uxtb	r3, r3
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d005      	beq.n	800f4b2 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800f4a6:	4b14      	ldr	r3, [pc, #80]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f4a8:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	4813      	ldr	r0, [pc, #76]	; (800f4fc <LoRaMacHandleRequestEvents+0xbc>)
 800f4b0:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800f4b2:	793b      	ldrb	r3, [r7, #4]
 800f4b4:	f003 0304 	and.w	r3, r3, #4
 800f4b8:	b2db      	uxtb	r3, r3
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d00e      	beq.n	800f4dc <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800f4be:	4810      	ldr	r0, [pc, #64]	; (800f500 <LoRaMacHandleRequestEvents+0xc0>)
 800f4c0:	f004 fc26 	bl	8013d10 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800f4c4:	f004 fc70 	bl	8013da8 <LoRaMacConfirmQueueGetCnt>
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d006      	beq.n	800f4dc <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800f4ce:	4a0a      	ldr	r2, [pc, #40]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f4d0:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f4d4:	f043 0304 	orr.w	r3, r3, #4
 800f4d8:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800f4dc:	f003 ff3e 	bl	801335c <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800f4e0:	4a05      	ldr	r2, [pc, #20]	; (800f4f8 <LoRaMacHandleRequestEvents+0xb8>)
 800f4e2:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f4e6:	f36f 1345 	bfc	r3, #5, #1
 800f4ea:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
}
 800f4ee:	bf00      	nop
 800f4f0:	3708      	adds	r7, #8
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
 800f4f6:	bf00      	nop
 800f4f8:	2000077c 	.word	0x2000077c
 800f4fc:	20000bc0 	.word	0x20000bc0
 800f500:	20000bd4 	.word	0x20000bd4

0800f504 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b082      	sub	sp, #8
 800f508:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800f50a:	4b07      	ldr	r3, [pc, #28]	; (800f528 <LoRaMacHandleScheduleUplinkEvent+0x24>)
 800f50c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f510:	2b00      	cmp	r3, #0
 800f512:	d105      	bne.n	800f520 <LoRaMacHandleScheduleUplinkEvent+0x1c>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800f514:	2300      	movs	r3, #0
 800f516:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800f518:	1dfb      	adds	r3, r7, #7
 800f51a:	4618      	mov	r0, r3
 800f51c:	f004 f9de 	bl	80138dc <LoRaMacCommandsStickyCmdsPending>
        {// Setup MLME indication
            /* ST_WORKAROUND: remove unnecessary mlme operation to prevent uplinks burst */
            //SetMlmeScheduleUplinkIndication( );
        }
    }
}
 800f520:	bf00      	nop
 800f522:	3708      	adds	r7, #8
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}
 800f528:	2000077c 	.word	0x2000077c

0800f52c <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800f530:	4b16      	ldr	r3, [pc, #88]	; (800f58c <LoRaMacHandleIndicationEvents+0x60>)
 800f532:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f536:	f003 0308 	and.w	r3, r3, #8
 800f53a:	b2db      	uxtb	r3, r3
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d00d      	beq.n	800f55c <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800f540:	4a12      	ldr	r2, [pc, #72]	; (800f58c <LoRaMacHandleIndicationEvents+0x60>)
 800f542:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f546:	f36f 03c3 	bfc	r3, #3, #1
 800f54a:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800f54e:	4b0f      	ldr	r3, [pc, #60]	; (800f58c <LoRaMacHandleIndicationEvents+0x60>)
 800f550:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f554:	68db      	ldr	r3, [r3, #12]
 800f556:	490e      	ldr	r1, [pc, #56]	; (800f590 <LoRaMacHandleIndicationEvents+0x64>)
 800f558:	480e      	ldr	r0, [pc, #56]	; (800f594 <LoRaMacHandleIndicationEvents+0x68>)
 800f55a:	4798      	blx	r3
    }
    */
    /*ST_WORKAROUND_END */

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f55c:	4b0b      	ldr	r3, [pc, #44]	; (800f58c <LoRaMacHandleIndicationEvents+0x60>)
 800f55e:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f562:	f003 0302 	and.w	r3, r3, #2
 800f566:	b2db      	uxtb	r3, r3
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d00d      	beq.n	800f588 <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800f56c:	4a07      	ldr	r2, [pc, #28]	; (800f58c <LoRaMacHandleIndicationEvents+0x60>)
 800f56e:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f572:	f36f 0341 	bfc	r3, #1, #1
 800f576:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800f57a:	4b04      	ldr	r3, [pc, #16]	; (800f58c <LoRaMacHandleIndicationEvents+0x60>)
 800f57c:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f580:	685b      	ldr	r3, [r3, #4]
 800f582:	4903      	ldr	r1, [pc, #12]	; (800f590 <LoRaMacHandleIndicationEvents+0x64>)
 800f584:	4804      	ldr	r0, [pc, #16]	; (800f598 <LoRaMacHandleIndicationEvents+0x6c>)
 800f586:	4798      	blx	r3
    }
}
 800f588:	bf00      	nop
 800f58a:	bd80      	pop	{r7, pc}
 800f58c:	2000077c 	.word	0x2000077c
 800f590:	20000c0c 	.word	0x20000c0c
 800f594:	20000be8 	.word	0x20000be8
 800f598:	20000ba0 	.word	0x20000ba0

0800f59c <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800f59c:	b580      	push	{r7, lr}
 800f59e:	b082      	sub	sp, #8
 800f5a0:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f5a2:	4b2a      	ldr	r3, [pc, #168]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f5a4:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f5a8:	f003 0301 	and.w	r3, r3, #1
 800f5ac:	b2db      	uxtb	r3, r3
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d048      	beq.n	800f644 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f5ba:	4b24      	ldr	r3, [pc, #144]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f5bc:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d004      	beq.n	800f5ce <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800f5c4:	4b21      	ldr	r3, [pc, #132]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f5c6:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f5ca:	2b03      	cmp	r3, #3
 800f5cc:	d104      	bne.n	800f5d8 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800f5ce:	f002 f8ed 	bl	80117ac <CheckRetransUnconfirmedUplink>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	71fb      	strb	r3, [r7, #7]
 800f5d6:	e010      	b.n	800f5fa <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800f5d8:	4b1c      	ldr	r3, [pc, #112]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f5da:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
 800f5de:	2b01      	cmp	r3, #1
 800f5e0:	d10b      	bne.n	800f5fa <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( MacCtx.RetransmitTimeoutRetry == true )
 800f5e2:	4b1a      	ldr	r3, [pc, #104]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f5e4:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d004      	beq.n	800f5f6 <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800f5ec:	f002 f90a 	bl	8011804 <CheckRetransConfirmedUplink>
 800f5f0:	4603      	mov	r3, r0
 800f5f2:	71fb      	strb	r3, [r7, #7]
 800f5f4:	e001      	b.n	800f5fa <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800f5fa:	79fb      	ldrb	r3, [r7, #7]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d00d      	beq.n	800f61c <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800f600:	4813      	ldr	r0, [pc, #76]	; (800f650 <LoRaMacHandleMcpsRequest+0xb4>)
 800f602:	f00d fbcf 	bl	801cda4 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f606:	4b11      	ldr	r3, [pc, #68]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f608:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f60c:	f023 0320 	bic.w	r3, r3, #32
 800f610:	4a0e      	ldr	r2, [pc, #56]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f612:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800f616:	f002 f92f 	bl	8011878 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800f61a:	e013      	b.n	800f644 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 800f61c:	79bb      	ldrb	r3, [r7, #6]
 800f61e:	f083 0301 	eor.w	r3, r3, #1
 800f622:	b2db      	uxtb	r3, r3
 800f624:	2b00      	cmp	r3, #0
 800f626:	d00d      	beq.n	800f644 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800f628:	4a08      	ldr	r2, [pc, #32]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f62a:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f62e:	f36f 1345 	bfc	r3, #5, #1
 800f632:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            MacCtx.RetransmitTimeoutRetry = false;
 800f636:	4b05      	ldr	r3, [pc, #20]	; (800f64c <LoRaMacHandleMcpsRequest+0xb0>)
 800f638:	2200      	movs	r2, #0
 800f63a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            OnTxDelayedTimerEvent( NULL );
 800f63e:	2000      	movs	r0, #0
 800f640:	f000 f9c8 	bl	800f9d4 <OnTxDelayedTimerEvent>
}
 800f644:	bf00      	nop
 800f646:	3708      	adds	r7, #8
 800f648:	46bd      	mov	sp, r7
 800f64a:	bd80      	pop	{r7, pc}
 800f64c:	2000077c 	.word	0x2000077c
 800f650:	20000ae4 	.word	0x20000ae4

0800f654 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800f654:	b580      	push	{r7, lr}
 800f656:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f658:	4b18      	ldr	r3, [pc, #96]	; (800f6bc <LoRaMacHandleMlmeRequest+0x68>)
 800f65a:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f65e:	f003 0304 	and.w	r3, r3, #4
 800f662:	b2db      	uxtb	r3, r3
 800f664:	2b00      	cmp	r3, #0
 800f666:	d026      	beq.n	800f6b6 <LoRaMacHandleMlmeRequest+0x62>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f668:	2001      	movs	r0, #1
 800f66a:	f004 fb37 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 800f66e:	4603      	mov	r3, r0
 800f670:	2b00      	cmp	r3, #0
 800f672:	d012      	beq.n	800f69a <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800f674:	2001      	movs	r0, #1
 800f676:	f004 fad3 	bl	8013c20 <LoRaMacConfirmQueueGetStatus>
 800f67a:	4603      	mov	r3, r0
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d103      	bne.n	800f688 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800f680:	4b0e      	ldr	r3, [pc, #56]	; (800f6bc <LoRaMacHandleMlmeRequest+0x68>)
 800f682:	2200      	movs	r2, #0
 800f684:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f688:	4b0c      	ldr	r3, [pc, #48]	; (800f6bc <LoRaMacHandleMlmeRequest+0x68>)
 800f68a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f68e:	f023 0302 	bic.w	r3, r3, #2
 800f692:	4a0a      	ldr	r2, [pc, #40]	; (800f6bc <LoRaMacHandleMlmeRequest+0x68>)
 800f694:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 800f698:	e00d      	b.n	800f6b6 <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 800f69a:	2005      	movs	r0, #5
 800f69c:	f004 fb1e 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 800f6a0:	4603      	mov	r3, r0
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d007      	beq.n	800f6b6 <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f6a6:	4b05      	ldr	r3, [pc, #20]	; (800f6bc <LoRaMacHandleMlmeRequest+0x68>)
 800f6a8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f6ac:	f023 0302 	bic.w	r3, r3, #2
 800f6b0:	4a02      	ldr	r2, [pc, #8]	; (800f6bc <LoRaMacHandleMlmeRequest+0x68>)
 800f6b2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800f6b6:	bf00      	nop
 800f6b8:	bd80      	pop	{r7, pc}
 800f6ba:	bf00      	nop
 800f6bc:	2000077c 	.word	0x2000077c

0800f6c0 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f6c4:	200b      	movs	r0, #11
 800f6c6:	f004 fb09 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 800f6ca:	4603      	mov	r3, r0
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d019      	beq.n	800f704 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800f6d0:	4b0e      	ldr	r3, [pc, #56]	; (800f70c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f6d2:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f6d6:	f003 0301 	and.w	r3, r3, #1
 800f6da:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d111      	bne.n	800f704 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f6e0:	4b0a      	ldr	r3, [pc, #40]	; (800f70c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f6e2:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f6e6:	f003 0304 	and.w	r3, r3, #4
 800f6ea:	b2db      	uxtb	r3, r3
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d009      	beq.n	800f704 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f6f0:	4b06      	ldr	r3, [pc, #24]	; (800f70c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f6f2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f6f6:	f023 0302 	bic.w	r3, r3, #2
 800f6fa:	4a04      	ldr	r2, [pc, #16]	; (800f70c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f6fc:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800f700:	2301      	movs	r3, #1
 800f702:	e000      	b.n	800f706 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800f704:	2300      	movs	r3, #0
}
 800f706:	4618      	mov	r0, r3
 800f708:	bd80      	pop	{r7, pc}
 800f70a:	bf00      	nop
 800f70c:	2000077c 	.word	0x2000077c

0800f710 <CheckForMinimumAbpDatarate>:

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 800f710:	b480      	push	{r7}
 800f712:	b083      	sub	sp, #12
 800f714:	af00      	add	r7, sp, #0
 800f716:	4603      	mov	r3, r0
 800f718:	71fb      	strb	r3, [r7, #7]
 800f71a:	460b      	mov	r3, r1
 800f71c:	71bb      	strb	r3, [r7, #6]
 800f71e:	4613      	mov	r3, r2
 800f720:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 800f722:	79fb      	ldrb	r3, [r7, #7]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d00a      	beq.n	800f73e <CheckForMinimumAbpDatarate+0x2e>
 800f728:	79bb      	ldrb	r3, [r7, #6]
 800f72a:	2b01      	cmp	r3, #1
 800f72c:	d107      	bne.n	800f73e <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 800f72e:	797b      	ldrb	r3, [r7, #5]
 800f730:	f083 0301 	eor.w	r3, r3, #1
 800f734:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 800f736:	2b00      	cmp	r3, #0
 800f738:	d001      	beq.n	800f73e <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 800f73a:	2301      	movs	r3, #1
 800f73c:	e000      	b.n	800f740 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 800f73e:	2300      	movs	r3, #0
}
 800f740:	4618      	mov	r0, r3
 800f742:	370c      	adds	r7, #12
 800f744:	46bd      	mov	sp, r7
 800f746:	bc80      	pop	{r7}
 800f748:	4770      	bx	lr
	...

0800f74c <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 800f74c:	b480      	push	{r7}
 800f74e:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800f750:	4b0d      	ldr	r3, [pc, #52]	; (800f788 <LoRaMacCheckForRxAbort+0x3c>)
 800f752:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d00f      	beq.n	800f77e <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800f75e:	4b0a      	ldr	r3, [pc, #40]	; (800f788 <LoRaMacCheckForRxAbort+0x3c>)
 800f760:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f764:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f768:	4a07      	ldr	r2, [pc, #28]	; (800f788 <LoRaMacCheckForRxAbort+0x3c>)
 800f76a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f76e:	4b06      	ldr	r3, [pc, #24]	; (800f788 <LoRaMacCheckForRxAbort+0x3c>)
 800f770:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f774:	f023 0302 	bic.w	r3, r3, #2
 800f778:	4a03      	ldr	r2, [pc, #12]	; (800f788 <LoRaMacCheckForRxAbort+0x3c>)
 800f77a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800f77e:	bf00      	nop
 800f780:	46bd      	mov	sp, r7
 800f782:	bc80      	pop	{r7}
 800f784:	4770      	bx	lr
 800f786:	bf00      	nop
 800f788:	2000077c 	.word	0x2000077c

0800f78c <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b084      	sub	sp, #16
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800f794:	2300      	movs	r3, #0
 800f796:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800f798:	2300      	movs	r3, #0
 800f79a:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800f79c:	4b50      	ldr	r3, [pc, #320]	; (800f8e0 <LoRaMacHandleNvm+0x154>)
 800f79e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	f040 8098 	bne.w	800f8d8 <LoRaMacHandleNvm+0x14c>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	2124      	movs	r1, #36	; 0x24
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	f009 fb41 	bl	8018e34 <Crc32>
 800f7b2:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7b8:	68ba      	ldr	r2, [r7, #8]
 800f7ba:	429a      	cmp	r2, r3
 800f7bc:	d006      	beq.n	800f7cc <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	68ba      	ldr	r2, [r7, #8]
 800f7c2:	625a      	str	r2, [r3, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800f7c4:	89fb      	ldrh	r3, [r7, #14]
 800f7c6:	f043 0301 	orr.w	r3, r3, #1
 800f7ca:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	3328      	adds	r3, #40	; 0x28
 800f7d0:	2114      	movs	r1, #20
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	f009 fb2e 	bl	8018e34 <Crc32>
 800f7d8:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f7de:	68ba      	ldr	r2, [r7, #8]
 800f7e0:	429a      	cmp	r2, r3
 800f7e2:	d006      	beq.n	800f7f2 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	68ba      	ldr	r2, [r7, #8]
 800f7e8:	63da      	str	r2, [r3, #60]	; 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800f7ea:	89fb      	ldrh	r3, [r7, #14]
 800f7ec:	f043 0302 	orr.w	r3, r3, #2
 800f7f0:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	3340      	adds	r3, #64	; 0x40
 800f7f6:	21e0      	movs	r1, #224	; 0xe0
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	f009 fb1b 	bl	8018e34 <Crc32>
 800f7fe:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800f806:	68ba      	ldr	r2, [r7, #8]
 800f808:	429a      	cmp	r2, r3
 800f80a:	d007      	beq.n	800f81c <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	68ba      	ldr	r2, [r7, #8]
 800f810:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800f814:	89fb      	ldrh	r3, [r7, #14]
 800f816:	f043 0304 	orr.w	r3, r3, #4
 800f81a:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800f822:	21bc      	movs	r1, #188	; 0xbc
 800f824:	4618      	mov	r0, r3
 800f826:	f009 fb05 	bl	8018e34 <Crc32>
 800f82a:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800f832:	68ba      	ldr	r2, [r7, #8]
 800f834:	429a      	cmp	r2, r3
 800f836:	d007      	beq.n	800f848 <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	68ba      	ldr	r2, [r7, #8]
 800f83c:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800f840:	89fb      	ldrh	r3, [r7, #14]
 800f842:	f043 0308 	orr.w	r3, r3, #8
 800f846:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f84e:	2110      	movs	r1, #16
 800f850:	4618      	mov	r0, r3
 800f852:	f009 faef 	bl	8018e34 <Crc32>
 800f856:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800f85e:	68ba      	ldr	r2, [r7, #8]
 800f860:	429a      	cmp	r2, r3
 800f862:	d007      	beq.n	800f874 <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	68ba      	ldr	r2, [r7, #8]
 800f868:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800f86c:	89fb      	ldrh	r3, [r7, #14]
 800f86e:	f043 0310 	orr.w	r3, r3, #16
 800f872:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800f87a:	f44f 715e 	mov.w	r1, #888	; 0x378
 800f87e:	4618      	mov	r0, r3
 800f880:	f009 fad8 	bl	8018e34 <Crc32>
 800f884:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	f8d3 3570 	ldr.w	r3, [r3, #1392]	; 0x570
 800f88c:	68ba      	ldr	r2, [r7, #8]
 800f88e:	429a      	cmp	r2, r3
 800f890:	d007      	beq.n	800f8a2 <LoRaMacHandleNvm+0x116>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	68ba      	ldr	r2, [r7, #8]
 800f896:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800f89a:	89fb      	ldrh	r3, [r7, #14]
 800f89c:	f043 0320 	orr.w	r3, r3, #32
 800f8a0:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	f203 5374 	addw	r3, r3, #1396	; 0x574
 800f8a8:	2114      	movs	r1, #20
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	f009 fac2 	bl	8018e34 <Crc32>
 800f8b0:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	f8d3 3588 	ldr.w	r3, [r3, #1416]	; 0x588
 800f8b8:	68ba      	ldr	r2, [r7, #8]
 800f8ba:	429a      	cmp	r2, r3
 800f8bc:	d007      	beq.n	800f8ce <LoRaMacHandleNvm+0x142>
    {
        nvmData->ClassB.Crc32 = crc;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	68ba      	ldr	r2, [r7, #8]
 800f8c2:	f8c3 2588 	str.w	r2, [r3, #1416]	; 0x588
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800f8c6:	89fb      	ldrh	r3, [r7, #14]
 800f8c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f8cc:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800f8ce:	89fb      	ldrh	r3, [r7, #14]
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	f002 f80d 	bl	80118f0 <CallNvmDataChangeCallback>
 800f8d6:	e000      	b.n	800f8da <LoRaMacHandleNvm+0x14e>
        return;
 800f8d8:	bf00      	nop
}
 800f8da:	3710      	adds	r7, #16
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	bd80      	pop	{r7, pc}
 800f8e0:	2000077c 	.word	0x2000077c

0800f8e4 <LoRaMacHandleResponseTimeout>:

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	b084      	sub	sp, #16
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	6078      	str	r0, [r7, #4]
 800f8ec:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d00d      	beq.n	800f910 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 800f8f4:	6838      	ldr	r0, [r7, #0]
 800f8f6:	f00d fb81 	bl	801cffc <UTIL_TIMER_GetElapsedTime>
 800f8fa:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 800f8fc:	68fa      	ldr	r2, [r7, #12]
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	429a      	cmp	r2, r3
 800f902:	d905      	bls.n	800f910 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 800f904:	4b05      	ldr	r3, [pc, #20]	; (800f91c <LoRaMacHandleResponseTimeout+0x38>)
 800f906:	2200      	movs	r2, #0
 800f908:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
            return true;
 800f90c:	2301      	movs	r3, #1
 800f90e:	e000      	b.n	800f912 <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 800f910:	2300      	movs	r3, #0
}
 800f912:	4618      	mov	r0, r3
 800f914:	3710      	adds	r7, #16
 800f916:	46bd      	mov	sp, r7
 800f918:	bd80      	pop	{r7, pc}
 800f91a:	bf00      	nop
 800f91c:	20000c9c 	.word	0x20000c9c

0800f920 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b082      	sub	sp, #8
 800f924:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800f926:	2300      	movs	r3, #0
 800f928:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800f92a:	f7ff fd11 	bl	800f350 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800f92e:	f003 fd84 	bl	801343a <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800f932:	4b26      	ldr	r3, [pc, #152]	; (800f9cc <LoRaMacProcess+0xac>)
 800f934:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f938:	f003 0320 	and.w	r3, r3, #32
 800f93c:	b2db      	uxtb	r3, r3
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d025      	beq.n	800f98e <LoRaMacProcess+0x6e>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800f942:	2000      	movs	r0, #0
 800f944:	f7ff fd6c 	bl	800f420 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800f948:	f7ff ff00 	bl	800f74c <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800f94c:	f001 ffee 	bl	801192c <IsRequestPending>
 800f950:	4603      	mov	r3, r0
 800f952:	2b00      	cmp	r3, #0
 800f954:	d006      	beq.n	800f964 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800f956:	f7ff feb3 	bl	800f6c0 <LoRaMacCheckForBeaconAcquisition>
 800f95a:	4603      	mov	r3, r0
 800f95c:	461a      	mov	r2, r3
 800f95e:	79fb      	ldrb	r3, [r7, #7]
 800f960:	4313      	orrs	r3, r2
 800f962:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800f964:	79fb      	ldrb	r3, [r7, #7]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d103      	bne.n	800f972 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800f96a:	f7ff fe73 	bl	800f654 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800f96e:	f7ff fe15 	bl	800f59c <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800f972:	f7ff fd65 	bl	800f440 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800f976:	f7ff fdc5 	bl	800f504 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f97a:	2001      	movs	r0, #1
 800f97c:	f7ff fd50 	bl	800f420 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800f980:	4a12      	ldr	r2, [pc, #72]	; (800f9cc <LoRaMacProcess+0xac>)
 800f982:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f986:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f98a:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
    LoRaMacHandleIndicationEvents( );
 800f98e:	f7ff fdcd 	bl	800f52c <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800f992:	4b0e      	ldr	r3, [pc, #56]	; (800f9cc <LoRaMacProcess+0xac>)
 800f994:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800f998:	2b02      	cmp	r3, #2
 800f99a:	d101      	bne.n	800f9a0 <LoRaMacProcess+0x80>
    {
        OpenContinuousRxCWindow( );
 800f99c:	f001 fbe0 	bl	8011160 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800f9a0:	4b0a      	ldr	r3, [pc, #40]	; (800f9cc <LoRaMacProcess+0xac>)
 800f9a2:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f9a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f9aa:	b2db      	uxtb	r3, r3
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d009      	beq.n	800f9c4 <LoRaMacProcess+0xa4>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800f9b0:	4a06      	ldr	r2, [pc, #24]	; (800f9cc <LoRaMacProcess+0xac>)
 800f9b2:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f9b6:	f36f 1386 	bfc	r3, #6, #1
 800f9ba:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        LoRaMacHandleNvm( &Nvm );
 800f9be:	4804      	ldr	r0, [pc, #16]	; (800f9d0 <LoRaMacProcess+0xb0>)
 800f9c0:	f7ff fee4 	bl	800f78c <LoRaMacHandleNvm>
    }
}
 800f9c4:	bf00      	nop
 800f9c6:	3708      	adds	r7, #8
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bd80      	pop	{r7, pc}
 800f9cc:	2000077c 	.word	0x2000077c
 800f9d0:	20000c9c 	.word	0x20000c9c

0800f9d4 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800f9d4:	b580      	push	{r7, lr}
 800f9d6:	b082      	sub	sp, #8
 800f9d8:	af00      	add	r7, sp, #0
 800f9da:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800f9dc:	481e      	ldr	r0, [pc, #120]	; (800fa58 <OnTxDelayedTimerEvent+0x84>)
 800f9de:	f00d f9e1 	bl	801cda4 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f9e2:	4b1e      	ldr	r3, [pc, #120]	; (800fa5c <OnTxDelayedTimerEvent+0x88>)
 800f9e4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f9e8:	f023 0320 	bic.w	r3, r3, #32
 800f9ec:	4a1b      	ldr	r2, [pc, #108]	; (800fa5c <OnTxDelayedTimerEvent+0x88>)
 800f9ee:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800f9f2:	4b1b      	ldr	r3, [pc, #108]	; (800fa60 <OnTxDelayedTimerEvent+0x8c>)
 800f9f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f9f8:	4a18      	ldr	r2, [pc, #96]	; (800fa5c <OnTxDelayedTimerEvent+0x88>)
 800f9fa:	f8d2 249c 	ldr.w	r2, [r2, #1180]	; 0x49c
 800f9fe:	4611      	mov	r1, r2
 800fa00:	4618      	mov	r0, r3
 800fa02:	f7ff ff6f 	bl	800f8e4 <LoRaMacHandleResponseTimeout>
 800fa06:	4603      	mov	r3, r0
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d11e      	bne.n	800fa4a <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800fa0c:	2001      	movs	r0, #1
 800fa0e:	f001 f92d 	bl	8010c6c <ScheduleTx>
 800fa12:	4603      	mov	r3, r0
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d01a      	beq.n	800fa4e <OnTxDelayedTimerEvent+0x7a>
 800fa18:	2b0b      	cmp	r3, #11
 800fa1a:	d018      	beq.n	800fa4e <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800fa1c:	4b10      	ldr	r3, [pc, #64]	; (800fa60 <OnTxDelayedTimerEvent+0x8c>)
 800fa1e:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800fa22:	b2da      	uxtb	r2, r3
 800fa24:	4b0d      	ldr	r3, [pc, #52]	; (800fa5c <OnTxDelayedTimerEvent+0x88>)
 800fa26:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800fa2a:	4b0c      	ldr	r3, [pc, #48]	; (800fa5c <OnTxDelayedTimerEvent+0x88>)
 800fa2c:	f893 241c 	ldrb.w	r2, [r3, #1052]	; 0x41c
 800fa30:	4b0a      	ldr	r3, [pc, #40]	; (800fa5c <OnTxDelayedTimerEvent+0x88>)
 800fa32:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800fa36:	4b09      	ldr	r3, [pc, #36]	; (800fa5c <OnTxDelayedTimerEvent+0x88>)
 800fa38:	2209      	movs	r2, #9
 800fa3a:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800fa3e:	2009      	movs	r0, #9
 800fa40:	f004 f918 	bl	8013c74 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800fa44:	f001 ff18 	bl	8011878 <StopRetransmission>
            break;
 800fa48:	e002      	b.n	800fa50 <OnTxDelayedTimerEvent+0x7c>
        return;
 800fa4a:	bf00      	nop
 800fa4c:	e000      	b.n	800fa50 <OnTxDelayedTimerEvent+0x7c>
            break;
 800fa4e:	bf00      	nop
        }
    }
}
 800fa50:	3708      	adds	r7, #8
 800fa52:	46bd      	mov	sp, r7
 800fa54:	bd80      	pop	{r7, pc}
 800fa56:	bf00      	nop
 800fa58:	20000ae4 	.word	0x20000ae4
 800fa5c:	2000077c 	.word	0x2000077c
 800fa60:	20000c9c 	.word	0x20000c9c

0800fa64 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800fa64:	b580      	push	{r7, lr}
 800fa66:	b082      	sub	sp, #8
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800fa6c:	4b17      	ldr	r3, [pc, #92]	; (800facc <OnRxWindow1TimerEvent+0x68>)
 800fa6e:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 800fa72:	4b16      	ldr	r3, [pc, #88]	; (800facc <OnRxWindow1TimerEvent+0x68>)
 800fa74:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800fa78:	4b15      	ldr	r3, [pc, #84]	; (800fad0 <OnRxWindow1TimerEvent+0x6c>)
 800fa7a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800fa7e:	b25a      	sxtb	r2, r3
 800fa80:	4b12      	ldr	r3, [pc, #72]	; (800facc <OnRxWindow1TimerEvent+0x68>)
 800fa82:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fa86:	4b12      	ldr	r3, [pc, #72]	; (800fad0 <OnRxWindow1TimerEvent+0x6c>)
 800fa88:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800fa8c:	4b0f      	ldr	r3, [pc, #60]	; (800facc <OnRxWindow1TimerEvent+0x68>)
 800fa8e:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800fa92:	4b0f      	ldr	r3, [pc, #60]	; (800fad0 <OnRxWindow1TimerEvent+0x6c>)
 800fa94:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800fa98:	4b0c      	ldr	r3, [pc, #48]	; (800facc <OnRxWindow1TimerEvent+0x68>)
 800fa9a:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800fa9e:	4b0b      	ldr	r3, [pc, #44]	; (800facc <OnRxWindow1TimerEvent+0x68>)
 800faa0:	2200      	movs	r2, #0
 800faa2:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800faa6:	4b09      	ldr	r3, [pc, #36]	; (800facc <OnRxWindow1TimerEvent+0x68>)
 800faa8:	2200      	movs	r2, #0
 800faaa:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800faae:	4b08      	ldr	r3, [pc, #32]	; (800fad0 <OnRxWindow1TimerEvent+0x6c>)
 800fab0:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 800fab4:	4b05      	ldr	r3, [pc, #20]	; (800facc <OnRxWindow1TimerEvent+0x68>)
 800fab6:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800faba:	4906      	ldr	r1, [pc, #24]	; (800fad4 <OnRxWindow1TimerEvent+0x70>)
 800fabc:	4806      	ldr	r0, [pc, #24]	; (800fad8 <OnRxWindow1TimerEvent+0x74>)
 800fabe:	f001 fb1b 	bl	80110f8 <RxWindowSetup>
}
 800fac2:	bf00      	nop
 800fac4:	3708      	adds	r7, #8
 800fac6:	46bd      	mov	sp, r7
 800fac8:	bd80      	pop	{r7, pc}
 800faca:	bf00      	nop
 800facc:	2000077c 	.word	0x2000077c
 800fad0:	20000c9c 	.word	0x20000c9c
 800fad4:	20000b34 	.word	0x20000b34
 800fad8:	20000afc 	.word	0x20000afc

0800fadc <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800fadc:	b580      	push	{r7, lr}
 800fade:	b082      	sub	sp, #8
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800fae4:	4b19      	ldr	r3, [pc, #100]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800fae6:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800faea:	2b00      	cmp	r3, #0
 800faec:	d029      	beq.n	800fb42 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800faee:	4b17      	ldr	r3, [pc, #92]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800faf0:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 800faf4:	4b15      	ldr	r3, [pc, #84]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800faf6:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800fafa:	4b15      	ldr	r3, [pc, #84]	; (800fb50 <OnRxWindow2TimerEvent+0x74>)
 800fafc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fafe:	4a13      	ldr	r2, [pc, #76]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800fb00:	f8c2 33d4 	str.w	r3, [r2, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fb04:	4b12      	ldr	r3, [pc, #72]	; (800fb50 <OnRxWindow2TimerEvent+0x74>)
 800fb06:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800fb0a:	4b10      	ldr	r3, [pc, #64]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800fb0c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800fb10:	4b0f      	ldr	r3, [pc, #60]	; (800fb50 <OnRxWindow2TimerEvent+0x74>)
 800fb12:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800fb16:	4b0d      	ldr	r3, [pc, #52]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800fb18:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800fb1c:	4b0b      	ldr	r3, [pc, #44]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800fb1e:	2200      	movs	r2, #0
 800fb20:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800fb24:	4b09      	ldr	r3, [pc, #36]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800fb26:	2201      	movs	r2, #1
 800fb28:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800fb2c:	4b08      	ldr	r3, [pc, #32]	; (800fb50 <OnRxWindow2TimerEvent+0x74>)
 800fb2e:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 800fb32:	4b06      	ldr	r3, [pc, #24]	; (800fb4c <OnRxWindow2TimerEvent+0x70>)
 800fb34:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800fb38:	4906      	ldr	r1, [pc, #24]	; (800fb54 <OnRxWindow2TimerEvent+0x78>)
 800fb3a:	4807      	ldr	r0, [pc, #28]	; (800fb58 <OnRxWindow2TimerEvent+0x7c>)
 800fb3c:	f001 fadc 	bl	80110f8 <RxWindowSetup>
 800fb40:	e000      	b.n	800fb44 <OnRxWindow2TimerEvent+0x68>
        return;
 800fb42:	bf00      	nop
}
 800fb44:	3708      	adds	r7, #8
 800fb46:	46bd      	mov	sp, r7
 800fb48:	bd80      	pop	{r7, pc}
 800fb4a:	bf00      	nop
 800fb4c:	2000077c 	.word	0x2000077c
 800fb50:	20000c9c 	.word	0x20000c9c
 800fb54:	20000b4c 	.word	0x20000b4c
 800fb58:	20000b14 	.word	0x20000b14

0800fb5c <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b082      	sub	sp, #8
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 800fb64:	480f      	ldr	r0, [pc, #60]	; (800fba4 <OnRetransmitTimeoutTimerEvent+0x48>)
 800fb66:	f00d f91d 	bl	801cda4 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800fb6a:	4b0f      	ldr	r3, [pc, #60]	; (800fba8 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800fb6c:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d003      	beq.n	800fb7c <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 800fb74:	4b0c      	ldr	r3, [pc, #48]	; (800fba8 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800fb76:	2201      	movs	r2, #1
 800fb78:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800fb7c:	4b0a      	ldr	r3, [pc, #40]	; (800fba8 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800fb7e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d00a      	beq.n	800fb9c <OnRetransmitTimeoutTimerEvent+0x40>
 800fb86:	4b08      	ldr	r3, [pc, #32]	; (800fba8 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800fb88:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fb8c:	691b      	ldr	r3, [r3, #16]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d004      	beq.n	800fb9c <OnRetransmitTimeoutTimerEvent+0x40>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800fb92:	4b05      	ldr	r3, [pc, #20]	; (800fba8 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800fb94:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fb98:	691b      	ldr	r3, [r3, #16]
 800fb9a:	4798      	blx	r3
    }
}
 800fb9c:	bf00      	nop
 800fb9e:	3708      	adds	r7, #8
 800fba0:	46bd      	mov	sp, r7
 800fba2:	bd80      	pop	{r7, pc}
 800fba4:	20000b80 	.word	0x20000b80
 800fba8:	2000077c 	.word	0x2000077c

0800fbac <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b084      	sub	sp, #16
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	60ba      	str	r2, [r7, #8]
 800fbb4:	607b      	str	r3, [r7, #4]
 800fbb6:	4603      	mov	r3, r0
 800fbb8:	73fb      	strb	r3, [r7, #15]
 800fbba:	460b      	mov	r3, r1
 800fbbc:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800fbbe:	68bb      	ldr	r3, [r7, #8]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d005      	beq.n	800fbd0 <GetFCntDown+0x24>
 800fbc4:	69bb      	ldr	r3, [r7, #24]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d002      	beq.n	800fbd0 <GetFCntDown+0x24>
 800fbca:	69fb      	ldr	r3, [r7, #28]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d101      	bne.n	800fbd4 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fbd0:	2309      	movs	r3, #9
 800fbd2:	e028      	b.n	800fc26 <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800fbd4:	7bfb      	ldrb	r3, [r7, #15]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d016      	beq.n	800fc08 <GetFCntDown+0x5c>
 800fbda:	2b01      	cmp	r3, #1
 800fbdc:	d118      	bne.n	800fc10 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800fbde:	79bb      	ldrb	r3, [r7, #6]
 800fbe0:	2b01      	cmp	r3, #1
 800fbe2:	d10d      	bne.n	800fc00 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800fbe4:	7bbb      	ldrb	r3, [r7, #14]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d002      	beq.n	800fbf0 <GetFCntDown+0x44>
 800fbea:	7bbb      	ldrb	r3, [r7, #14]
 800fbec:	2b03      	cmp	r3, #3
 800fbee:	d103      	bne.n	800fbf8 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800fbf0:	69bb      	ldr	r3, [r7, #24]
 800fbf2:	2202      	movs	r2, #2
 800fbf4:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800fbf6:	e00d      	b.n	800fc14 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800fbf8:	69bb      	ldr	r3, [r7, #24]
 800fbfa:	2201      	movs	r2, #1
 800fbfc:	701a      	strb	r2, [r3, #0]
            break;
 800fbfe:	e009      	b.n	800fc14 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800fc00:	69bb      	ldr	r3, [r7, #24]
 800fc02:	2203      	movs	r2, #3
 800fc04:	701a      	strb	r2, [r3, #0]
            break;
 800fc06:	e005      	b.n	800fc14 <GetFCntDown+0x68>
        /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800fc08:	69bb      	ldr	r3, [r7, #24]
 800fc0a:	2204      	movs	r2, #4
 800fc0c:	701a      	strb	r2, [r3, #0]
            break;
 800fc0e:	e001      	b.n	800fc14 <GetFCntDown+0x68>
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        /* ST_WORKAROUND_END */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800fc10:	2305      	movs	r3, #5
 800fc12:	e008      	b.n	800fc26 <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 800fc14:	69bb      	ldr	r3, [r7, #24]
 800fc16:	7818      	ldrb	r0, [r3, #0]
 800fc18:	68bb      	ldr	r3, [r7, #8]
 800fc1a:	89db      	ldrh	r3, [r3, #14]
 800fc1c:	69fa      	ldr	r2, [r7, #28]
 800fc1e:	4619      	mov	r1, r3
 800fc20:	f004 fc52 	bl	80144c8 <LoRaMacCryptoGetFCntDown>
 800fc24:	4603      	mov	r3, r0
}
 800fc26:	4618      	mov	r0, r3
 800fc28:	3710      	adds	r7, #16
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	bd80      	pop	{r7, pc}
	...

0800fc30 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800fc30:	b5b0      	push	{r4, r5, r7, lr}
 800fc32:	b084      	sub	sp, #16
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	4603      	mov	r3, r0
 800fc38:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc3a:	2303      	movs	r3, #3
 800fc3c:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800fc3e:	4b62      	ldr	r3, [pc, #392]	; (800fdc8 <SwitchClass+0x198>)
 800fc40:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800fc44:	2b02      	cmp	r3, #2
 800fc46:	f000 80a7 	beq.w	800fd98 <SwitchClass+0x168>
 800fc4a:	2b02      	cmp	r3, #2
 800fc4c:	f300 80b6 	bgt.w	800fdbc <SwitchClass+0x18c>
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d003      	beq.n	800fc5c <SwitchClass+0x2c>
 800fc54:	2b01      	cmp	r3, #1
 800fc56:	f000 8091 	beq.w	800fd7c <SwitchClass+0x14c>
 800fc5a:	e0af      	b.n	800fdbc <SwitchClass+0x18c>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800fc5c:	79fb      	ldrb	r3, [r7, #7]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d107      	bne.n	800fc72 <SwitchClass+0x42>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800fc62:	4b59      	ldr	r3, [pc, #356]	; (800fdc8 <SwitchClass+0x198>)
 800fc64:	4a58      	ldr	r2, [pc, #352]	; (800fdc8 <SwitchClass+0x198>)
 800fc66:	336c      	adds	r3, #108	; 0x6c
 800fc68:	3264      	adds	r2, #100	; 0x64
 800fc6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fc6e:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800fc72:	79fb      	ldrb	r3, [r7, #7]
 800fc74:	2b01      	cmp	r3, #1
 800fc76:	d10c      	bne.n	800fc92 <SwitchClass+0x62>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800fc78:	79fb      	ldrb	r3, [r7, #7]
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	f003 fb74 	bl	8013368 <LoRaMacClassBSwitchClass>
 800fc80:	4603      	mov	r3, r0
 800fc82:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800fc84:	7bfb      	ldrb	r3, [r7, #15]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d103      	bne.n	800fc92 <SwitchClass+0x62>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800fc8a:	4a4f      	ldr	r2, [pc, #316]	; (800fdc8 <SwitchClass+0x198>)
 800fc8c:	79fb      	ldrb	r3, [r7, #7]
 800fc8e:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
                }
            }

            if( deviceClass == CLASS_C )
 800fc92:	79fb      	ldrb	r3, [r7, #7]
 800fc94:	2b02      	cmp	r3, #2
 800fc96:	f040 808c 	bne.w	800fdb2 <SwitchClass+0x182>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fc9a:	4a4b      	ldr	r2, [pc, #300]	; (800fdc8 <SwitchClass+0x198>)
 800fc9c:	79fb      	ldrb	r3, [r7, #7]
 800fc9e:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800fca2:	4a4a      	ldr	r2, [pc, #296]	; (800fdcc <SwitchClass+0x19c>)
 800fca4:	4b49      	ldr	r3, [pc, #292]	; (800fdcc <SwitchClass+0x19c>)
 800fca6:	f502 747a 	add.w	r4, r2, #1000	; 0x3e8
 800fcaa:	f503 7574 	add.w	r5, r3, #976	; 0x3d0
 800fcae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fcb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fcb2:	e895 0003 	ldmia.w	r5, {r0, r1}
 800fcb6:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800fcba:	4b44      	ldr	r3, [pc, #272]	; (800fdcc <SwitchClass+0x19c>)
 800fcbc:	2202      	movs	r2, #2
 800fcbe:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	73bb      	strb	r3, [r7, #14]
 800fcc6:	e049      	b.n	800fd5c <SwitchClass+0x12c>
                {
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800fcc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fccc:	4a3e      	ldr	r2, [pc, #248]	; (800fdc8 <SwitchClass+0x198>)
 800fcce:	212c      	movs	r1, #44	; 0x2c
 800fcd0:	fb01 f303 	mul.w	r3, r1, r3
 800fcd4:	4413      	add	r3, r2
 800fcd6:	33da      	adds	r3, #218	; 0xda
 800fcd8:	781b      	ldrb	r3, [r3, #0]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d038      	beq.n	800fd50 <SwitchClass+0x120>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800fcde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fce2:	4a39      	ldr	r2, [pc, #228]	; (800fdc8 <SwitchClass+0x198>)
 800fce4:	212c      	movs	r1, #44	; 0x2c
 800fce6:	fb01 f303 	mul.w	r3, r1, r3
 800fcea:	4413      	add	r3, r2
 800fcec:	33f0      	adds	r3, #240	; 0xf0
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	4a35      	ldr	r2, [pc, #212]	; (800fdc8 <SwitchClass+0x198>)
 800fcf2:	66d3      	str	r3, [r2, #108]	; 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800fcf4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fcf8:	4a33      	ldr	r2, [pc, #204]	; (800fdc8 <SwitchClass+0x198>)
 800fcfa:	212c      	movs	r1, #44	; 0x2c
 800fcfc:	fb01 f303 	mul.w	r3, r1, r3
 800fd00:	4413      	add	r3, r2
 800fd02:	33f4      	adds	r3, #244	; 0xf4
 800fd04:	f993 3000 	ldrsb.w	r3, [r3]
 800fd08:	b2da      	uxtb	r2, r3
 800fd0a:	4b2f      	ldr	r3, [pc, #188]	; (800fdc8 <SwitchClass+0x198>)
 800fd0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800fd10:	4b2e      	ldr	r3, [pc, #184]	; (800fdcc <SwitchClass+0x19c>)
 800fd12:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 800fd16:	4b2d      	ldr	r3, [pc, #180]	; (800fdcc <SwitchClass+0x19c>)
 800fd18:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800fd1c:	4b2a      	ldr	r3, [pc, #168]	; (800fdc8 <SwitchClass+0x198>)
 800fd1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fd20:	4a2a      	ldr	r2, [pc, #168]	; (800fdcc <SwitchClass+0x19c>)
 800fd22:	f8c2 33ec 	str.w	r3, [r2, #1004]	; 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fd26:	4b28      	ldr	r3, [pc, #160]	; (800fdc8 <SwitchClass+0x198>)
 800fd28:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800fd2c:	4b27      	ldr	r3, [pc, #156]	; (800fdcc <SwitchClass+0x19c>)
 800fd2e:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800fd32:	4b25      	ldr	r3, [pc, #148]	; (800fdc8 <SwitchClass+0x198>)
 800fd34:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800fd38:	4b24      	ldr	r3, [pc, #144]	; (800fdcc <SwitchClass+0x19c>)
 800fd3a:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800fd3e:	4b23      	ldr	r3, [pc, #140]	; (800fdcc <SwitchClass+0x19c>)
 800fd40:	2203      	movs	r2, #3
 800fd42:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800fd46:	4b21      	ldr	r3, [pc, #132]	; (800fdcc <SwitchClass+0x19c>)
 800fd48:	2201      	movs	r2, #1
 800fd4a:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
                        break;
 800fd4e:	e009      	b.n	800fd64 <SwitchClass+0x134>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fd50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fd54:	b2db      	uxtb	r3, r3
 800fd56:	3301      	adds	r3, #1
 800fd58:	b2db      	uxtb	r3, r3
 800fd5a:	73bb      	strb	r3, [r7, #14]
 800fd5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	ddb1      	ble.n	800fcc8 <SwitchClass+0x98>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800fd64:	4b19      	ldr	r3, [pc, #100]	; (800fdcc <SwitchClass+0x19c>)
 800fd66:	2200      	movs	r2, #0
 800fd68:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800fd6c:	4b18      	ldr	r3, [pc, #96]	; (800fdd0 <SwitchClass+0x1a0>)
 800fd6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd70:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800fd72:	f001 f9f5 	bl	8011160 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800fd76:	2300      	movs	r3, #0
 800fd78:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800fd7a:	e01a      	b.n	800fdb2 <SwitchClass+0x182>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800fd7c:	79fb      	ldrb	r3, [r7, #7]
 800fd7e:	4618      	mov	r0, r3
 800fd80:	f003 faf2 	bl	8013368 <LoRaMacClassBSwitchClass>
 800fd84:	4603      	mov	r3, r0
 800fd86:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800fd88:	7bfb      	ldrb	r3, [r7, #15]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d113      	bne.n	800fdb6 <SwitchClass+0x186>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fd8e:	4a0e      	ldr	r2, [pc, #56]	; (800fdc8 <SwitchClass+0x198>)
 800fd90:	79fb      	ldrb	r3, [r7, #7]
 800fd92:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
            }
            break;
 800fd96:	e00e      	b.n	800fdb6 <SwitchClass+0x186>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800fd98:	79fb      	ldrb	r3, [r7, #7]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d10d      	bne.n	800fdba <SwitchClass+0x18a>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fd9e:	4a0a      	ldr	r2, [pc, #40]	; (800fdc8 <SwitchClass+0x198>)
 800fda0:	79fb      	ldrb	r3, [r7, #7]
 800fda2:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800fda6:	4b0a      	ldr	r3, [pc, #40]	; (800fdd0 <SwitchClass+0x1a0>)
 800fda8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fdaa:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800fdac:	2300      	movs	r3, #0
 800fdae:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800fdb0:	e003      	b.n	800fdba <SwitchClass+0x18a>
            break;
 800fdb2:	bf00      	nop
 800fdb4:	e002      	b.n	800fdbc <SwitchClass+0x18c>
            break;
 800fdb6:	bf00      	nop
 800fdb8:	e000      	b.n	800fdbc <SwitchClass+0x18c>
            break;
 800fdba:	bf00      	nop
        }
    }

    return status;
 800fdbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800fdbe:	4618      	mov	r0, r3
 800fdc0:	3710      	adds	r7, #16
 800fdc2:	46bd      	mov	sp, r7
 800fdc4:	bdb0      	pop	{r4, r5, r7, pc}
 800fdc6:	bf00      	nop
 800fdc8:	20000c9c 	.word	0x20000c9c
 800fdcc:	2000077c 	.word	0x2000077c
 800fdd0:	0801ef30 	.word	0x0801ef30

0800fdd4 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b086      	sub	sp, #24
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	4603      	mov	r3, r0
 800fddc:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800fdde:	4b10      	ldr	r3, [pc, #64]	; (800fe20 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fde0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800fde4:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800fde6:	79fb      	ldrb	r3, [r7, #7]
 800fde8:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800fdea:	230d      	movs	r3, #13
 800fdec:	743b      	strb	r3, [r7, #16]
    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800fdee:	4b0c      	ldr	r3, [pc, #48]	; (800fe20 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fdf0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d001      	beq.n	800fdfc <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800fdf8:	230e      	movs	r3, #14
 800fdfa:	743b      	strb	r3, [r7, #16]
    }
    /* ST_WORKAROUND_END */
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800fdfc:	4b08      	ldr	r3, [pc, #32]	; (800fe20 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fdfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fe02:	f107 0210 	add.w	r2, r7, #16
 800fe06:	4611      	mov	r1, r2
 800fe08:	4618      	mov	r0, r3
 800fe0a:	f005 f9c0 	bl	801518e <RegionGetPhyParam>
 800fe0e:	4603      	mov	r3, r0
 800fe10:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	b2db      	uxtb	r3, r3
}
 800fe16:	4618      	mov	r0, r3
 800fe18:	3718      	adds	r7, #24
 800fe1a:	46bd      	mov	sp, r7
 800fe1c:	bd80      	pop	{r7, pc}
 800fe1e:	bf00      	nop
 800fe20:	20000c9c 	.word	0x20000c9c

0800fe24 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800fe24:	b580      	push	{r7, lr}
 800fe26:	b084      	sub	sp, #16
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	71fb      	strb	r3, [r7, #7]
 800fe2e:	460b      	mov	r3, r1
 800fe30:	71bb      	strb	r3, [r7, #6]
 800fe32:	4613      	mov	r3, r2
 800fe34:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800fe36:	2300      	movs	r3, #0
 800fe38:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800fe3e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800fe42:	4618      	mov	r0, r3
 800fe44:	f7ff ffc6 	bl	800fdd4 <GetMaxAppPayloadWithoutFOptsLength>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800fe4c:	79fb      	ldrb	r3, [r7, #7]
 800fe4e:	b29a      	uxth	r2, r3
 800fe50:	797b      	ldrb	r3, [r7, #5]
 800fe52:	b29b      	uxth	r3, r3
 800fe54:	4413      	add	r3, r2
 800fe56:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800fe58:	89ba      	ldrh	r2, [r7, #12]
 800fe5a:	89fb      	ldrh	r3, [r7, #14]
 800fe5c:	429a      	cmp	r2, r3
 800fe5e:	d804      	bhi.n	800fe6a <ValidatePayloadLength+0x46>
 800fe60:	89bb      	ldrh	r3, [r7, #12]
 800fe62:	2bff      	cmp	r3, #255	; 0xff
 800fe64:	d801      	bhi.n	800fe6a <ValidatePayloadLength+0x46>
    {
        return true;
 800fe66:	2301      	movs	r3, #1
 800fe68:	e000      	b.n	800fe6c <ValidatePayloadLength+0x48>
    }
    return false;
 800fe6a:	2300      	movs	r3, #0
}
 800fe6c:	4618      	mov	r0, r3
 800fe6e:	3710      	adds	r7, #16
 800fe70:	46bd      	mov	sp, r7
 800fe72:	bd80      	pop	{r7, pc}

0800fe74 <ProcessMacCommands>:
}
*/
/*ST_WORKAROUND_END */

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800fe74:	b590      	push	{r4, r7, lr}
 800fe76:	b0a5      	sub	sp, #148	; 0x94
 800fe78:	af02      	add	r7, sp, #8
 800fe7a:	6078      	str	r0, [r7, #4]
 800fe7c:	4608      	mov	r0, r1
 800fe7e:	4611      	mov	r1, r2
 800fe80:	461a      	mov	r2, r3
 800fe82:	4603      	mov	r3, r0
 800fe84:	70fb      	strb	r3, [r7, #3]
 800fe86:	460b      	mov	r3, r1
 800fe88:	70bb      	strb	r3, [r7, #2]
 800fe8a:	4613      	mov	r3, r2
 800fe8c:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800fe8e:	2300      	movs	r3, #0
 800fe90:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800fe94:	2300      	movs	r3, #0
 800fe96:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 800fea0:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	f000 84ab 	beq.w	8010800 <ProcessMacCommands+0x98c>
 800feaa:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 800feae:	2b01      	cmp	r3, #1
 800feb0:	f040 84ac 	bne.w	801080c <ProcessMacCommands+0x998>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 800feb4:	f000 bca4 	b.w	8010800 <ProcessMacCommands+0x98c>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800feb8:	78fb      	ldrb	r3, [r7, #3]
 800feba:	687a      	ldr	r2, [r7, #4]
 800febc:	4413      	add	r3, r2
 800febe:	781b      	ldrb	r3, [r3, #0]
 800fec0:	4618      	mov	r0, r3
 800fec2:	f003 fd33 	bl	801392c <LoRaMacCommandsGetCmdSize>
 800fec6:	4603      	mov	r3, r0
 800fec8:	461a      	mov	r2, r3
 800feca:	78fb      	ldrb	r3, [r7, #3]
 800fecc:	441a      	add	r2, r3
 800fece:	78bb      	ldrb	r3, [r7, #2]
 800fed0:	429a      	cmp	r2, r3
 800fed2:	f300 849d 	bgt.w	8010810 <ProcessMacCommands+0x99c>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800fed6:	78fb      	ldrb	r3, [r7, #3]
 800fed8:	1c5a      	adds	r2, r3, #1
 800feda:	70fa      	strb	r2, [r7, #3]
 800fedc:	461a      	mov	r2, r3
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	4413      	add	r3, r2
 800fee2:	781b      	ldrb	r3, [r3, #0]
 800fee4:	3b02      	subs	r3, #2
 800fee6:	2b11      	cmp	r3, #17
 800fee8:	f200 8494 	bhi.w	8010814 <ProcessMacCommands+0x9a0>
 800feec:	a201      	add	r2, pc, #4	; (adr r2, 800fef4 <ProcessMacCommands+0x80>)
 800feee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fef2:	bf00      	nop
 800fef4:	0800ff3d 	.word	0x0800ff3d
 800fef8:	0800ff7f 	.word	0x0800ff7f
 800fefc:	080100fb 	.word	0x080100fb
 800ff00:	08010139 	.word	0x08010139
 800ff04:	08010231 	.word	0x08010231
 800ff08:	08010281 	.word	0x08010281
 800ff0c:	0801033d 	.word	0x0801033d
 800ff10:	08010393 	.word	0x08010393
 800ff14:	08010477 	.word	0x08010477
 800ff18:	08010815 	.word	0x08010815
 800ff1c:	08010815 	.word	0x08010815
 800ff20:	08010521 	.word	0x08010521
 800ff24:	08010815 	.word	0x08010815
 800ff28:	08010815 	.word	0x08010815
 800ff2c:	08010641 	.word	0x08010641
 800ff30:	08010675 	.word	0x08010675
 800ff34:	08010705 	.word	0x08010705
 800ff38:	0801077b 	.word	0x0801077b
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800ff3c:	2004      	movs	r0, #4
 800ff3e:	f003 fecd 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 800ff42:	4603      	mov	r3, r0
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	f000 845b 	beq.w	8010800 <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800ff4a:	2104      	movs	r1, #4
 800ff4c:	2000      	movs	r0, #0
 800ff4e:	f003 fe39 	bl	8013bc4 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800ff52:	78fb      	ldrb	r3, [r7, #3]
 800ff54:	1c5a      	adds	r2, r3, #1
 800ff56:	70fa      	strb	r2, [r7, #3]
 800ff58:	461a      	mov	r2, r3
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	4413      	add	r3, r2
 800ff5e:	781a      	ldrb	r2, [r3, #0]
 800ff60:	4bb0      	ldr	r3, [pc, #704]	; (8010224 <ProcessMacCommands+0x3b0>)
 800ff62:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800ff66:	78fb      	ldrb	r3, [r7, #3]
 800ff68:	1c5a      	adds	r2, r3, #1
 800ff6a:	70fa      	strb	r2, [r7, #3]
 800ff6c:	461a      	mov	r2, r3
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	4413      	add	r3, r2
 800ff72:	781a      	ldrb	r2, [r3, #0]
 800ff74:	4bab      	ldr	r3, [pc, #684]	; (8010224 <ProcessMacCommands+0x3b0>)
 800ff76:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
                }
                break;
 800ff7a:	f000 bc41 	b.w	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800ff7e:	2300      	movs	r3, #0
 800ff80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800ff84:	2300      	movs	r3, #0
 800ff86:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800ff90:	2300      	movs	r3, #0
 800ff92:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                if( adrBlockFound == false )
 800ff96:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800ff9a:	f083 0301 	eor.w	r3, r3, #1
 800ff9e:	b2db      	uxtb	r3, r3
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	f000 80a5 	beq.w	80100f0 <ProcessMacCommands+0x27c>
                {
                    adrBlockFound = true;
 800ffa6:	2301      	movs	r3, #1
 800ffa8:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 800ffac:	78fb      	ldrb	r3, [r7, #3]
 800ffae:	3b01      	subs	r3, #1
 800ffb0:	687a      	ldr	r2, [r7, #4]
 800ffb2:	4413      	add	r3, r2
 800ffb4:	65fb      	str	r3, [r7, #92]	; 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800ffb6:	4b9c      	ldr	r3, [pc, #624]	; (8010228 <ProcessMacCommands+0x3b4>)
 800ffb8:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800ffbc:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800ffc0:	4b99      	ldr	r3, [pc, #612]	; (8010228 <ProcessMacCommands+0x3b4>)
 800ffc2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ffc6:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800ffca:	4b97      	ldr	r3, [pc, #604]	; (8010228 <ProcessMacCommands+0x3b4>)
 800ffcc:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800ffd0:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800ffd4:	4b94      	ldr	r3, [pc, #592]	; (8010228 <ProcessMacCommands+0x3b4>)
 800ffd6:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800ffda:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800ffde:	4b92      	ldr	r3, [pc, #584]	; (8010228 <ProcessMacCommands+0x3b4>)
 800ffe0:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800ffe4:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 800ffe8:	4b8f      	ldr	r3, [pc, #572]	; (8010228 <ProcessMacCommands+0x3b4>)
 800ffea:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800ffee:	65bb      	str	r3, [r7, #88]	; 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800fff0:	4b8d      	ldr	r3, [pc, #564]	; (8010228 <ProcessMacCommands+0x3b4>)
 800fff2:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d008      	beq.n	801000c <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800fffa:	78ba      	ldrb	r2, [r7, #2]
 800fffc:	78fb      	ldrb	r3, [r7, #3]
 800fffe:	1ad3      	subs	r3, r2, r3
 8010000:	b2db      	uxtb	r3, r3
 8010002:	3301      	adds	r3, #1
 8010004:	b2db      	uxtb	r3, r3
 8010006:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 801000a:	e002      	b.n	8010012 <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 801000c:	2305      	movs	r3, #5
 801000e:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 8010012:	4b85      	ldr	r3, [pc, #532]	; (8010228 <ProcessMacCommands+0x3b4>)
 8010014:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8010018:	f107 0456 	add.w	r4, r7, #86	; 0x56
 801001c:	f107 0257 	add.w	r2, r7, #87	; 0x57
 8010020:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8010024:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8010028:	9301      	str	r3, [sp, #4]
 801002a:	f107 0355 	add.w	r3, r7, #85	; 0x55
 801002e:	9300      	str	r3, [sp, #0]
 8010030:	4623      	mov	r3, r4
 8010032:	f005 f9b3 	bl	801539c <RegionLinkAdrReq>
 8010036:	4603      	mov	r3, r0
 8010038:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 801003c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8010040:	f003 0307 	and.w	r3, r3, #7
 8010044:	2b07      	cmp	r3, #7
 8010046:	d119      	bne.n	801007c <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 8010048:	4b77      	ldr	r3, [pc, #476]	; (8010228 <ProcessMacCommands+0x3b4>)
 801004a:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 801004e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8010052:	429a      	cmp	r2, r3
 8010054:	da03      	bge.n	801005e <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 8010056:	4b74      	ldr	r3, [pc, #464]	; (8010228 <ProcessMacCommands+0x3b4>)
 8010058:	2201      	movs	r2, #1
 801005a:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 801005e:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 8010062:	4b71      	ldr	r3, [pc, #452]	; (8010228 <ProcessMacCommands+0x3b4>)
 8010064:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8010068:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 801006c:	4b6e      	ldr	r3, [pc, #440]	; (8010228 <ProcessMacCommands+0x3b4>)
 801006e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 8010072:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8010076:	4b6c      	ldr	r3, [pc, #432]	; (8010228 <ProcessMacCommands+0x3b4>)
 8010078:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 801007c:	2300      	movs	r3, #0
 801007e:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8010082:	e00b      	b.n	801009c <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8010084:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 8010088:	2201      	movs	r2, #1
 801008a:	4619      	mov	r1, r3
 801008c:	2003      	movs	r0, #3
 801008e:	f003 fafd 	bl	801368c <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010092:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8010096:	3301      	adds	r3, #1
 8010098:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 801009c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80100a0:	4a62      	ldr	r2, [pc, #392]	; (801022c <ProcessMacCommands+0x3b8>)
 80100a2:	fba2 2303 	umull	r2, r3, r2, r3
 80100a6:	089b      	lsrs	r3, r3, #2
 80100a8:	b2db      	uxtb	r3, r3
 80100aa:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 80100ae:	429a      	cmp	r2, r3
 80100b0:	d3e8      	bcc.n	8010084 <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 80100b2:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 80100b6:	78fb      	ldrb	r3, [r7, #3]
 80100b8:	4413      	add	r3, r2
 80100ba:	b2db      	uxtb	r3, r3
 80100bc:	3b01      	subs	r3, #1
 80100be:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 80100c0:	78fa      	ldrb	r2, [r7, #3]
 80100c2:	78bb      	ldrb	r3, [r7, #2]
 80100c4:	429a      	cmp	r2, r3
 80100c6:	d20a      	bcs.n	80100de <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 80100c8:	78fb      	ldrb	r3, [r7, #3]
 80100ca:	1c5a      	adds	r2, r3, #1
 80100cc:	70fa      	strb	r2, [r7, #3]
 80100ce:	461a      	mov	r2, r3
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	4413      	add	r3, r2
 80100d4:	781b      	ldrb	r3, [r3, #0]
 80100d6:	2b03      	cmp	r3, #3
 80100d8:	f43f af68 	beq.w	800ffac <ProcessMacCommands+0x138>
 80100dc:	e000      	b.n	80100e0 <ProcessMacCommands+0x26c>
                            break;
 80100de:	bf00      	nop

                    if( macIndex < commandsSize )
 80100e0:	78fa      	ldrb	r2, [r7, #3]
 80100e2:	78bb      	ldrb	r3, [r7, #2]
 80100e4:	429a      	cmp	r2, r3
 80100e6:	d206      	bcs.n	80100f6 <ProcessMacCommands+0x282>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 80100e8:	78fb      	ldrb	r3, [r7, #3]
 80100ea:	3b01      	subs	r3, #1
 80100ec:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 80100ee:	e002      	b.n	80100f6 <ProcessMacCommands+0x282>
                    macIndex += 4;
 80100f0:	78fb      	ldrb	r3, [r7, #3]
 80100f2:	3304      	adds	r3, #4
 80100f4:	70fb      	strb	r3, [r7, #3]
                break;
 80100f6:	bf00      	nop
 80100f8:	e382      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 80100fa:	78fb      	ldrb	r3, [r7, #3]
 80100fc:	1c5a      	adds	r2, r3, #1
 80100fe:	70fa      	strb	r2, [r7, #3]
 8010100:	461a      	mov	r2, r3
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	4413      	add	r3, r2
 8010106:	781b      	ldrb	r3, [r3, #0]
 8010108:	f003 030f 	and.w	r3, r3, #15
 801010c:	b2da      	uxtb	r2, r3
 801010e:	4b46      	ldr	r3, [pc, #280]	; (8010228 <ProcessMacCommands+0x3b4>)
 8010110:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8010114:	4b44      	ldr	r3, [pc, #272]	; (8010228 <ProcessMacCommands+0x3b4>)
 8010116:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 801011a:	461a      	mov	r2, r3
 801011c:	2301      	movs	r3, #1
 801011e:	4093      	lsls	r3, r2
 8010120:	b29a      	uxth	r2, r3
 8010122:	4b41      	ldr	r3, [pc, #260]	; (8010228 <ProcessMacCommands+0x3b4>)
 8010124:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8010128:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801012c:	2200      	movs	r2, #0
 801012e:	4619      	mov	r1, r3
 8010130:	2004      	movs	r0, #4
 8010132:	f003 faab 	bl	801368c <LoRaMacCommandsAddCmd>
                break;
 8010136:	e363      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8010138:	2307      	movs	r3, #7
 801013a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 801013e:	78fb      	ldrb	r3, [r7, #3]
 8010140:	687a      	ldr	r2, [r7, #4]
 8010142:	4413      	add	r3, r2
 8010144:	781b      	ldrb	r3, [r3, #0]
 8010146:	091b      	lsrs	r3, r3, #4
 8010148:	b2db      	uxtb	r3, r3
 801014a:	b25b      	sxtb	r3, r3
 801014c:	f003 0307 	and.w	r3, r3, #7
 8010150:	b25b      	sxtb	r3, r3
 8010152:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8010156:	78fb      	ldrb	r3, [r7, #3]
 8010158:	687a      	ldr	r2, [r7, #4]
 801015a:	4413      	add	r3, r2
 801015c:	781b      	ldrb	r3, [r3, #0]
 801015e:	b25b      	sxtb	r3, r3
 8010160:	f003 030f 	and.w	r3, r3, #15
 8010164:	b25b      	sxtb	r3, r3
 8010166:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 801016a:	78fb      	ldrb	r3, [r7, #3]
 801016c:	3301      	adds	r3, #1
 801016e:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8010170:	78fb      	ldrb	r3, [r7, #3]
 8010172:	1c5a      	adds	r2, r3, #1
 8010174:	70fa      	strb	r2, [r7, #3]
 8010176:	461a      	mov	r2, r3
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	4413      	add	r3, r2
 801017c:	781b      	ldrb	r3, [r3, #0]
 801017e:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010180:	78fb      	ldrb	r3, [r7, #3]
 8010182:	1c5a      	adds	r2, r3, #1
 8010184:	70fa      	strb	r2, [r7, #3]
 8010186:	461a      	mov	r2, r3
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	4413      	add	r3, r2
 801018c:	781b      	ldrb	r3, [r3, #0]
 801018e:	021a      	lsls	r2, r3, #8
 8010190:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010192:	4313      	orrs	r3, r2
 8010194:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010196:	78fb      	ldrb	r3, [r7, #3]
 8010198:	1c5a      	adds	r2, r3, #1
 801019a:	70fa      	strb	r2, [r7, #3]
 801019c:	461a      	mov	r2, r3
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	4413      	add	r3, r2
 80101a2:	781b      	ldrb	r3, [r3, #0]
 80101a4:	041a      	lsls	r2, r3, #16
 80101a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101a8:	4313      	orrs	r3, r2
 80101aa:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 80101ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101ae:	2264      	movs	r2, #100	; 0x64
 80101b0:	fb02 f303 	mul.w	r3, r2, r3
 80101b4:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 80101b6:	4b1c      	ldr	r3, [pc, #112]	; (8010228 <ProcessMacCommands+0x3b4>)
 80101b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80101bc:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80101c0:	4611      	mov	r1, r2
 80101c2:	4618      	mov	r0, r3
 80101c4:	f005 f911 	bl	80153ea <RegionRxParamSetupReq>
 80101c8:	4603      	mov	r3, r0
 80101ca:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80101ce:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80101d2:	f003 0307 	and.w	r3, r3, #7
 80101d6:	2b07      	cmp	r3, #7
 80101d8:	d117      	bne.n	801020a <ProcessMacCommands+0x396>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80101da:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80101de:	b2da      	uxtb	r2, r3
 80101e0:	4b11      	ldr	r3, [pc, #68]	; (8010228 <ProcessMacCommands+0x3b4>)
 80101e2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80101e6:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80101ea:	b2da      	uxtb	r2, r3
 80101ec:	4b0e      	ldr	r3, [pc, #56]	; (8010228 <ProcessMacCommands+0x3b4>)
 80101ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80101f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101f4:	4a0c      	ldr	r2, [pc, #48]	; (8010228 <ProcessMacCommands+0x3b4>)
 80101f6:	6653      	str	r3, [r2, #100]	; 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 80101f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101fa:	4a0b      	ldr	r2, [pc, #44]	; (8010228 <ProcessMacCommands+0x3b4>)
 80101fc:	66d3      	str	r3, [r2, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 80101fe:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8010202:	b2da      	uxtb	r2, r3
 8010204:	4b08      	ldr	r3, [pc, #32]	; (8010228 <ProcessMacCommands+0x3b4>)
 8010206:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                }
                macCmdPayload[0] = status;
 801020a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801020e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8010212:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010216:	2201      	movs	r2, #1
 8010218:	4619      	mov	r1, r3
 801021a:	2005      	movs	r0, #5
 801021c:	f003 fa36 	bl	801368c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
                break;
 8010220:	bf00      	nop
 8010222:	e2ed      	b.n	8010800 <ProcessMacCommands+0x98c>
 8010224:	2000077c 	.word	0x2000077c
 8010228:	20000c9c 	.word	0x20000c9c
 801022c:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8010230:	23ff      	movs	r3, #255	; 0xff
 8010232:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8010236:	4bb7      	ldr	r3, [pc, #732]	; (8010514 <ProcessMacCommands+0x6a0>)
 8010238:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801023c:	2b00      	cmp	r3, #0
 801023e:	d00d      	beq.n	801025c <ProcessMacCommands+0x3e8>
 8010240:	4bb4      	ldr	r3, [pc, #720]	; (8010514 <ProcessMacCommands+0x6a0>)
 8010242:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d007      	beq.n	801025c <ProcessMacCommands+0x3e8>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 801024c:	4bb1      	ldr	r3, [pc, #708]	; (8010514 <ProcessMacCommands+0x6a0>)
 801024e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	4798      	blx	r3
 8010256:	4603      	mov	r3, r0
 8010258:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 801025c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8010260:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8010264:	787b      	ldrb	r3, [r7, #1]
 8010266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801026a:	b2db      	uxtb	r3, r3
 801026c:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8010270:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010274:	2202      	movs	r2, #2
 8010276:	4619      	mov	r1, r3
 8010278:	2006      	movs	r0, #6
 801027a:	f003 fa07 	bl	801368c <LoRaMacCommandsAddCmd>
                break;
 801027e:	e2bf      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8010280:	2303      	movs	r3, #3
 8010282:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8010286:	78fb      	ldrb	r3, [r7, #3]
 8010288:	1c5a      	adds	r2, r3, #1
 801028a:	70fa      	strb	r2, [r7, #3]
 801028c:	461a      	mov	r2, r3
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	4413      	add	r3, r2
 8010292:	781b      	ldrb	r3, [r3, #0]
 8010294:	b25b      	sxtb	r3, r3
 8010296:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 801029a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801029e:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80102a0:	78fb      	ldrb	r3, [r7, #3]
 80102a2:	1c5a      	adds	r2, r3, #1
 80102a4:	70fa      	strb	r2, [r7, #3]
 80102a6:	461a      	mov	r2, r3
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	4413      	add	r3, r2
 80102ac:	781b      	ldrb	r3, [r3, #0]
 80102ae:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80102b0:	78fb      	ldrb	r3, [r7, #3]
 80102b2:	1c5a      	adds	r2, r3, #1
 80102b4:	70fa      	strb	r2, [r7, #3]
 80102b6:	461a      	mov	r2, r3
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	4413      	add	r3, r2
 80102bc:	781b      	ldrb	r3, [r3, #0]
 80102be:	021a      	lsls	r2, r3, #8
 80102c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102c2:	4313      	orrs	r3, r2
 80102c4:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80102c6:	78fb      	ldrb	r3, [r7, #3]
 80102c8:	1c5a      	adds	r2, r3, #1
 80102ca:	70fa      	strb	r2, [r7, #3]
 80102cc:	461a      	mov	r2, r3
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	4413      	add	r3, r2
 80102d2:	781b      	ldrb	r3, [r3, #0]
 80102d4:	041a      	lsls	r2, r3, #16
 80102d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102d8:	4313      	orrs	r3, r2
 80102da:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 80102dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102de:	2264      	movs	r2, #100	; 0x64
 80102e0:	fb02 f303 	mul.w	r3, r2, r3
 80102e4:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 80102e6:	2300      	movs	r3, #0
 80102e8:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 80102ea:	78fb      	ldrb	r3, [r7, #3]
 80102ec:	1c5a      	adds	r2, r3, #1
 80102ee:	70fa      	strb	r2, [r7, #3]
 80102f0:	461a      	mov	r2, r3
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	4413      	add	r3, r2
 80102f6:	781b      	ldrb	r3, [r3, #0]
 80102f8:	b25b      	sxtb	r3, r3
 80102fa:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 80102fe:	4b86      	ldr	r3, [pc, #536]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010300:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010304:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8010308:	4611      	mov	r1, r2
 801030a:	4618      	mov	r0, r3
 801030c:	f005 f888 	bl	8015420 <RegionNewChannelReq>
 8010310:	4603      	mov	r3, r0
 8010312:	b2db      	uxtb	r3, r3
 8010314:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 8010318:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801031c:	b25b      	sxtb	r3, r3
 801031e:	2b00      	cmp	r3, #0
 8010320:	db0a      	blt.n	8010338 <ProcessMacCommands+0x4c4>
                {
                    macCmdPayload[0] = status;
 8010322:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8010326:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 801032a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801032e:	2201      	movs	r2, #1
 8010330:	4619      	mov	r1, r3
 8010332:	2007      	movs	r0, #7
 8010334:	f003 f9aa 	bl	801368c <LoRaMacCommandsAddCmd>
                }
                break;
 8010338:	bf00      	nop
 801033a:	e261      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 801033c:	78fb      	ldrb	r3, [r7, #3]
 801033e:	1c5a      	adds	r2, r3, #1
 8010340:	70fa      	strb	r2, [r7, #3]
 8010342:	461a      	mov	r2, r3
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	4413      	add	r3, r2
 8010348:	781b      	ldrb	r3, [r3, #0]
 801034a:	f003 030f 	and.w	r3, r3, #15
 801034e:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 8010352:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8010356:	2b00      	cmp	r3, #0
 8010358:	d104      	bne.n	8010364 <ProcessMacCommands+0x4f0>
                {
                    delay++;
 801035a:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 801035e:	3301      	adds	r3, #1
 8010360:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8010364:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8010368:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801036c:	fb02 f303 	mul.w	r3, r2, r3
 8010370:	461a      	mov	r2, r3
 8010372:	4b69      	ldr	r3, [pc, #420]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010374:	651a      	str	r2, [r3, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8010376:	4b68      	ldr	r3, [pc, #416]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801037a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801037e:	4a66      	ldr	r2, [pc, #408]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010380:	6553      	str	r3, [r2, #84]	; 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8010382:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010386:	2200      	movs	r2, #0
 8010388:	4619      	mov	r1, r3
 801038a:	2008      	movs	r0, #8
 801038c:	f003 f97e 	bl	801368c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
                break;
 8010390:	e236      	b.n	8010800 <ProcessMacCommands+0x98c>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8010392:	78fb      	ldrb	r3, [r7, #3]
 8010394:	1c5a      	adds	r2, r3, #1
 8010396:	70fa      	strb	r2, [r7, #3]
 8010398:	461a      	mov	r2, r3
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	4413      	add	r3, r2
 801039e:	781b      	ldrb	r3, [r3, #0]
 80103a0:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80103a4:	2300      	movs	r3, #0
 80103a6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80103aa:	2300      	movs	r3, #0
 80103ac:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80103b0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80103b4:	f003 0320 	and.w	r3, r3, #32
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d002      	beq.n	80103c2 <ProcessMacCommands+0x54e>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80103bc:	2301      	movs	r3, #1
 80103be:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80103c2:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80103c6:	f003 0310 	and.w	r3, r3, #16
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d002      	beq.n	80103d4 <ProcessMacCommands+0x560>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80103ce:	2301      	movs	r3, #1
 80103d0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80103d4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80103d8:	f003 030f 	and.w	r3, r3, #15
 80103dc:	b2db      	uxtb	r3, r3
 80103de:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 80103e2:	4b4d      	ldr	r3, [pc, #308]	; (8010518 <ProcessMacCommands+0x6a4>)
 80103e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80103e8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80103ec:	4611      	mov	r1, r2
 80103ee:	4618      	mov	r0, r3
 80103f0:	f005 f831 	bl	8015456 <RegionTxParamSetupReq>
 80103f4:	4603      	mov	r3, r0
 80103f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103fa:	d03a      	beq.n	8010472 <ProcessMacCommands+0x5fe>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 80103fc:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8010400:	4b45      	ldr	r3, [pc, #276]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010402:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8010406:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 801040a:	4b43      	ldr	r3, [pc, #268]	; (8010518 <ProcessMacCommands+0x6a4>)
 801040c:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8010410:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010414:	461a      	mov	r2, r3
 8010416:	4b41      	ldr	r3, [pc, #260]	; (801051c <ProcessMacCommands+0x6a8>)
 8010418:	5c9b      	ldrb	r3, [r3, r2]
 801041a:	4618      	mov	r0, r3
 801041c:	f7f0 fa2a 	bl	8000874 <__aeabi_ui2f>
 8010420:	4603      	mov	r3, r0
 8010422:	4a3d      	ldr	r2, [pc, #244]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010424:	6793      	str	r3, [r2, #120]	; 0x78
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8010426:	2302      	movs	r3, #2
 8010428:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801042c:	4b3a      	ldr	r3, [pc, #232]	; (8010518 <ProcessMacCommands+0x6a4>)
 801042e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8010432:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010436:	4b38      	ldr	r3, [pc, #224]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010438:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801043c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8010440:	4611      	mov	r1, r2
 8010442:	4618      	mov	r0, r3
 8010444:	f004 fea3 	bl	801518e <RegionGetPhyParam>
 8010448:	4603      	mov	r3, r0
 801044a:	62bb      	str	r3, [r7, #40]	; 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 801044c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801044e:	b25a      	sxtb	r2, r3
 8010450:	4b31      	ldr	r3, [pc, #196]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010452:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8010456:	4293      	cmp	r3, r2
 8010458:	bfb8      	it	lt
 801045a:	4613      	movlt	r3, r2
 801045c:	b25a      	sxtb	r2, r3
 801045e:	4b2e      	ldr	r3, [pc, #184]	; (8010518 <ProcessMacCommands+0x6a4>)
 8010460:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8010464:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010468:	2200      	movs	r2, #0
 801046a:	4619      	mov	r1, r3
 801046c:	2009      	movs	r0, #9
 801046e:	f003 f90d 	bl	801368c <LoRaMacCommandsAddCmd>
                }
                break;
 8010472:	bf00      	nop
 8010474:	e1c4      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8010476:	2303      	movs	r3, #3
 8010478:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 801047c:	78fb      	ldrb	r3, [r7, #3]
 801047e:	1c5a      	adds	r2, r3, #1
 8010480:	70fa      	strb	r2, [r7, #3]
 8010482:	461a      	mov	r2, r3
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	4413      	add	r3, r2
 8010488:	781b      	ldrb	r3, [r3, #0]
 801048a:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 801048e:	78fb      	ldrb	r3, [r7, #3]
 8010490:	1c5a      	adds	r2, r3, #1
 8010492:	70fa      	strb	r2, [r7, #3]
 8010494:	461a      	mov	r2, r3
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	4413      	add	r3, r2
 801049a:	781b      	ldrb	r3, [r3, #0]
 801049c:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801049e:	78fb      	ldrb	r3, [r7, #3]
 80104a0:	1c5a      	adds	r2, r3, #1
 80104a2:	70fa      	strb	r2, [r7, #3]
 80104a4:	461a      	mov	r2, r3
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	4413      	add	r3, r2
 80104aa:	781b      	ldrb	r3, [r3, #0]
 80104ac:	021a      	lsls	r2, r3, #8
 80104ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104b0:	4313      	orrs	r3, r2
 80104b2:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80104b4:	78fb      	ldrb	r3, [r7, #3]
 80104b6:	1c5a      	adds	r2, r3, #1
 80104b8:	70fa      	strb	r2, [r7, #3]
 80104ba:	461a      	mov	r2, r3
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	4413      	add	r3, r2
 80104c0:	781b      	ldrb	r3, [r3, #0]
 80104c2:	041a      	lsls	r2, r3, #16
 80104c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104c6:	4313      	orrs	r3, r2
 80104c8:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 80104ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104cc:	2264      	movs	r2, #100	; 0x64
 80104ce:	fb02 f303 	mul.w	r3, r2, r3
 80104d2:	627b      	str	r3, [r7, #36]	; 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 80104d4:	4b10      	ldr	r3, [pc, #64]	; (8010518 <ProcessMacCommands+0x6a4>)
 80104d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80104da:	f107 0220 	add.w	r2, r7, #32
 80104de:	4611      	mov	r1, r2
 80104e0:	4618      	mov	r0, r3
 80104e2:	f004 ffd3 	bl	801548c <RegionDlChannelReq>
 80104e6:	4603      	mov	r3, r0
 80104e8:	b2db      	uxtb	r3, r3
 80104ea:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 80104ee:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80104f2:	b25b      	sxtb	r3, r3
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	db0a      	blt.n	801050e <ProcessMacCommands+0x69a>
                {
                    macCmdPayload[0] = status;
 80104f8:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80104fc:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8010500:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010504:	2201      	movs	r2, #1
 8010506:	4619      	mov	r1, r3
 8010508:	200a      	movs	r0, #10
 801050a:	f003 f8bf 	bl	801368c <LoRaMacCommandsAddCmd>
                    /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                    // Setup indication to inform the application
                    /* SetMlmeScheduleUplinkIndication( ); */
                    /*ST_WORKAROUND_END */
                }
                break;
 801050e:	bf00      	nop
 8010510:	e176      	b.n	8010800 <ProcessMacCommands+0x98c>
 8010512:	bf00      	nop
 8010514:	2000077c 	.word	0x2000077c
 8010518:	20000c9c 	.word	0x20000c9c
 801051c:	0801ee64 	.word	0x0801ee64
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8010520:	2009      	movs	r0, #9
 8010522:	f003 fbdb 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 8010526:	4603      	mov	r3, r0
 8010528:	2b00      	cmp	r3, #0
 801052a:	f000 8084 	beq.w	8010636 <ProcessMacCommands+0x7c2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801052e:	2109      	movs	r1, #9
 8010530:	2000      	movs	r0, #0
 8010532:	f003 fb47 	bl	8013bc4 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8010536:	f107 0318 	add.w	r3, r7, #24
 801053a:	2200      	movs	r2, #0
 801053c:	601a      	str	r2, [r3, #0]
 801053e:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8010540:	f107 0310 	add.w	r3, r7, #16
 8010544:	2200      	movs	r2, #0
 8010546:	601a      	str	r2, [r3, #0]
 8010548:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 801054a:	f107 0308 	add.w	r3, r7, #8
 801054e:	2200      	movs	r2, #0
 8010550:	601a      	str	r2, [r3, #0]
 8010552:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8010554:	78fb      	ldrb	r3, [r7, #3]
 8010556:	1c5a      	adds	r2, r3, #1
 8010558:	70fa      	strb	r2, [r7, #3]
 801055a:	461a      	mov	r2, r3
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	4413      	add	r3, r2
 8010560:	781b      	ldrb	r3, [r3, #0]
 8010562:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8010564:	78fb      	ldrb	r3, [r7, #3]
 8010566:	1c5a      	adds	r2, r3, #1
 8010568:	70fa      	strb	r2, [r7, #3]
 801056a:	461a      	mov	r2, r3
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	4413      	add	r3, r2
 8010570:	781b      	ldrb	r3, [r3, #0]
 8010572:	021a      	lsls	r2, r3, #8
 8010574:	69bb      	ldr	r3, [r7, #24]
 8010576:	4313      	orrs	r3, r2
 8010578:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 801057a:	78fb      	ldrb	r3, [r7, #3]
 801057c:	1c5a      	adds	r2, r3, #1
 801057e:	70fa      	strb	r2, [r7, #3]
 8010580:	461a      	mov	r2, r3
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	4413      	add	r3, r2
 8010586:	781b      	ldrb	r3, [r3, #0]
 8010588:	041a      	lsls	r2, r3, #16
 801058a:	69bb      	ldr	r3, [r7, #24]
 801058c:	4313      	orrs	r3, r2
 801058e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8010590:	78fb      	ldrb	r3, [r7, #3]
 8010592:	1c5a      	adds	r2, r3, #1
 8010594:	70fa      	strb	r2, [r7, #3]
 8010596:	461a      	mov	r2, r3
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	4413      	add	r3, r2
 801059c:	781b      	ldrb	r3, [r3, #0]
 801059e:	061a      	lsls	r2, r3, #24
 80105a0:	69bb      	ldr	r3, [r7, #24]
 80105a2:	4313      	orrs	r3, r2
 80105a4:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 80105a6:	78fb      	ldrb	r3, [r7, #3]
 80105a8:	1c5a      	adds	r2, r3, #1
 80105aa:	70fa      	strb	r2, [r7, #3]
 80105ac:	461a      	mov	r2, r3
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	4413      	add	r3, r2
 80105b2:	781b      	ldrb	r3, [r3, #0]
 80105b4:	b21b      	sxth	r3, r3
 80105b6:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80105b8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80105bc:	461a      	mov	r2, r3
 80105be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80105c2:	fb02 f303 	mul.w	r3, r2, r3
 80105c6:	121b      	asrs	r3, r3, #8
 80105c8:	b21b      	sxth	r3, r3
 80105ca:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 80105cc:	f107 0310 	add.w	r3, r7, #16
 80105d0:	f107 0218 	add.w	r2, r7, #24
 80105d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80105d8:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 80105dc:	693a      	ldr	r2, [r7, #16]
 80105de:	4b8f      	ldr	r3, [pc, #572]	; (801081c <ProcessMacCommands+0x9a8>)
 80105e0:	4413      	add	r3, r2
 80105e2:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 80105e4:	f107 0308 	add.w	r3, r7, #8
 80105e8:	4618      	mov	r0, r3
 80105ea:	f00b ff77 	bl	801c4dc <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 80105ee:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 80105f2:	4b8b      	ldr	r3, [pc, #556]	; (8010820 <ProcessMacCommands+0x9ac>)
 80105f4:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 80105f8:	9200      	str	r2, [sp, #0]
 80105fa:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 80105fe:	f107 0210 	add.w	r2, r7, #16
 8010602:	ca06      	ldmia	r2, {r1, r2}
 8010604:	f00b ff03 	bl	801c40e <SysTimeSub>
 8010608:	f107 0010 	add.w	r0, r7, #16
 801060c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801060e:	9300      	str	r3, [sp, #0]
 8010610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010612:	f107 0208 	add.w	r2, r7, #8
 8010616:	ca06      	ldmia	r2, {r1, r2}
 8010618:	f00b fec0 	bl	801c39c <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 801061c:	f107 0310 	add.w	r3, r7, #16
 8010620:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010624:	f00b ff2c 	bl	801c480 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8010628:	f002 fedc 	bl	80133e4 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 801062c:	4b7c      	ldr	r3, [pc, #496]	; (8010820 <ProcessMacCommands+0x9ac>)
 801062e:	2201      	movs	r2, #1
 8010630:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8010634:	e0e4      	b.n	8010800 <ProcessMacCommands+0x98c>
                }
                else
                {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8010636:	4b7a      	ldr	r3, [pc, #488]	; (8010820 <ProcessMacCommands+0x9ac>)
 8010638:	2200      	movs	r2, #0
 801063a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
#endif /* LORAMAC_VERSION */
                }
                break;
 801063e:	e0df      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8010640:	200c      	movs	r0, #12
 8010642:	f003 fb4b 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 8010646:	4603      	mov	r3, r0
 8010648:	2b00      	cmp	r3, #0
 801064a:	f000 80d9 	beq.w	8010800 <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 801064e:	210c      	movs	r1, #12
 8010650:	2000      	movs	r0, #0
 8010652:	f003 fab7 	bl	8013bc4 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8010656:	4b72      	ldr	r3, [pc, #456]	; (8010820 <ProcessMacCommands+0x9ac>)
 8010658:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 801065c:	2b04      	cmp	r3, #4
 801065e:	f000 80cf 	beq.w	8010800 <ProcessMacCommands+0x98c>
 8010662:	4b6f      	ldr	r3, [pc, #444]	; (8010820 <ProcessMacCommands+0x9ac>)
 8010664:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8010668:	2b05      	cmp	r3, #5
 801066a:	f000 80c9 	beq.w	8010800 <ProcessMacCommands+0x98c>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 801066e:	f002 fe9a 	bl	80133a6 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8010672:	e0c5      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8010674:	2303      	movs	r3, #3
 8010676:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 801067a:	2300      	movs	r3, #0
 801067c:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 801067e:	78fb      	ldrb	r3, [r7, #3]
 8010680:	1c5a      	adds	r2, r3, #1
 8010682:	70fa      	strb	r2, [r7, #3]
 8010684:	461a      	mov	r2, r3
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	4413      	add	r3, r2
 801068a:	781b      	ldrb	r3, [r3, #0]
 801068c:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 801068e:	78fb      	ldrb	r3, [r7, #3]
 8010690:	1c5a      	adds	r2, r3, #1
 8010692:	70fa      	strb	r2, [r7, #3]
 8010694:	461a      	mov	r2, r3
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	4413      	add	r3, r2
 801069a:	781b      	ldrb	r3, [r3, #0]
 801069c:	021b      	lsls	r3, r3, #8
 801069e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80106a0:	4313      	orrs	r3, r2
 80106a2:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 80106a4:	78fb      	ldrb	r3, [r7, #3]
 80106a6:	1c5a      	adds	r2, r3, #1
 80106a8:	70fa      	strb	r2, [r7, #3]
 80106aa:	461a      	mov	r2, r3
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	4413      	add	r3, r2
 80106b0:	781b      	ldrb	r3, [r3, #0]
 80106b2:	041b      	lsls	r3, r3, #16
 80106b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80106b6:	4313      	orrs	r3, r2
 80106b8:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 80106ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80106bc:	2264      	movs	r2, #100	; 0x64
 80106be:	fb02 f303 	mul.w	r3, r2, r3
 80106c2:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 80106c4:	78fb      	ldrb	r3, [r7, #3]
 80106c6:	1c5a      	adds	r2, r3, #1
 80106c8:	70fa      	strb	r2, [r7, #3]
 80106ca:	461a      	mov	r2, r3
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	4413      	add	r3, r2
 80106d0:	781b      	ldrb	r3, [r3, #0]
 80106d2:	f003 030f 	and.w	r3, r3, #15
 80106d6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 80106da:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80106de:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80106e0:	4618      	mov	r0, r3
 80106e2:	f002 fe66 	bl	80133b2 <LoRaMacClassBPingSlotChannelReq>
 80106e6:	4603      	mov	r3, r0
 80106e8:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 80106ec:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80106f0:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 80106f4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80106f8:	2201      	movs	r2, #1
 80106fa:	4619      	mov	r1, r3
 80106fc:	2011      	movs	r0, #17
 80106fe:	f002 ffc5 	bl	801368c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
#endif /* LORAMAC_VERSION */
                break;
 8010702:	e07d      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010704:	200d      	movs	r0, #13
 8010706:	f003 fae9 	bl	8013cdc <LoRaMacConfirmQueueIsCmdActive>
 801070a:	4603      	mov	r3, r0
 801070c:	2b00      	cmp	r3, #0
 801070e:	d077      	beq.n	8010800 <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8010710:	210d      	movs	r1, #13
 8010712:	2000      	movs	r0, #0
 8010714:	f003 fa56 	bl	8013bc4 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8010718:	2300      	movs	r3, #0
 801071a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 801071e:	2300      	movs	r3, #0
 8010720:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8010724:	78fb      	ldrb	r3, [r7, #3]
 8010726:	1c5a      	adds	r2, r3, #1
 8010728:	70fa      	strb	r2, [r7, #3]
 801072a:	461a      	mov	r2, r3
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	4413      	add	r3, r2
 8010730:	781b      	ldrb	r3, [r3, #0]
 8010732:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8010736:	78fb      	ldrb	r3, [r7, #3]
 8010738:	1c5a      	adds	r2, r3, #1
 801073a:	70fa      	strb	r2, [r7, #3]
 801073c:	461a      	mov	r2, r3
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	4413      	add	r3, r2
 8010742:	781b      	ldrb	r3, [r3, #0]
 8010744:	021b      	lsls	r3, r3, #8
 8010746:	b21a      	sxth	r2, r3
 8010748:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 801074c:	4313      	orrs	r3, r2
 801074e:	b21b      	sxth	r3, r3
 8010750:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8010754:	78fb      	ldrb	r3, [r7, #3]
 8010756:	1c5a      	adds	r2, r3, #1
 8010758:	70fa      	strb	r2, [r7, #3]
 801075a:	461a      	mov	r2, r3
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	4413      	add	r3, r2
 8010760:	781b      	ldrb	r3, [r3, #0]
 8010762:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8010766:	4b2f      	ldr	r3, [pc, #188]	; (8010824 <ProcessMacCommands+0x9b0>)
 8010768:	681a      	ldr	r2, [r3, #0]
 801076a:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 801076e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8010772:	4618      	mov	r0, r3
 8010774:	f002 fe29 	bl	80133ca <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8010778:	e042      	b.n	8010800 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 801077a:	2300      	movs	r3, #0
 801077c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8010780:	78fb      	ldrb	r3, [r7, #3]
 8010782:	1c5a      	adds	r2, r3, #1
 8010784:	70fa      	strb	r2, [r7, #3]
 8010786:	461a      	mov	r2, r3
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	4413      	add	r3, r2
 801078c:	781b      	ldrb	r3, [r3, #0]
 801078e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8010792:	78fb      	ldrb	r3, [r7, #3]
 8010794:	1c5a      	adds	r2, r3, #1
 8010796:	70fa      	strb	r2, [r7, #3]
 8010798:	461a      	mov	r2, r3
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	4413      	add	r3, r2
 801079e:	781b      	ldrb	r3, [r3, #0]
 80107a0:	021b      	lsls	r3, r3, #8
 80107a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80107a6:	4313      	orrs	r3, r2
 80107a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80107ac:	78fb      	ldrb	r3, [r7, #3]
 80107ae:	1c5a      	adds	r2, r3, #1
 80107b0:	70fa      	strb	r2, [r7, #3]
 80107b2:	461a      	mov	r2, r3
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	4413      	add	r3, r2
 80107b8:	781b      	ldrb	r3, [r3, #0]
 80107ba:	041b      	lsls	r3, r3, #16
 80107bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80107c0:	4313      	orrs	r3, r2
 80107c2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 80107c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80107ca:	2264      	movs	r2, #100	; 0x64
 80107cc:	fb02 f303 	mul.w	r3, r2, r3
 80107d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 80107d4:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80107d8:	f002 fe0a 	bl	80133f0 <LoRaMacClassBBeaconFreqReq>
 80107dc:	4603      	mov	r3, r0
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d003      	beq.n	80107ea <ProcessMacCommands+0x976>
                    {
                        macCmdPayload[0] = 1;
 80107e2:	2301      	movs	r3, #1
 80107e4:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 80107e8:	e002      	b.n	80107f0 <ProcessMacCommands+0x97c>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 80107ea:	2300      	movs	r3, #0
 80107ec:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 80107f0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80107f4:	2201      	movs	r2, #1
 80107f6:	4619      	mov	r1, r3
 80107f8:	2013      	movs	r0, #19
 80107fa:	f002 ff47 	bl	801368c <LoRaMacCommandsAddCmd>
                }
                break;
 80107fe:	bf00      	nop
    while( macIndex < commandsSize )
 8010800:	78fa      	ldrb	r2, [r7, #3]
 8010802:	78bb      	ldrb	r3, [r7, #2]
 8010804:	429a      	cmp	r2, r3
 8010806:	f4ff ab57 	bcc.w	800feb8 <ProcessMacCommands+0x44>
 801080a:	e004      	b.n	8010816 <ProcessMacCommands+0x9a2>
        return;
 801080c:	bf00      	nop
 801080e:	e002      	b.n	8010816 <ProcessMacCommands+0x9a2>
            return;
 8010810:	bf00      	nop
 8010812:	e000      	b.n	8010816 <ProcessMacCommands+0x9a2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8010814:	bf00      	nop
        }
    }
}
 8010816:	378c      	adds	r7, #140	; 0x8c
 8010818:	46bd      	mov	sp, r7
 801081a:	bd90      	pop	{r4, r7, pc}
 801081c:	12d53d80 	.word	0x12d53d80
 8010820:	2000077c 	.word	0x2000077c
 8010824:	2000184c 	.word	0x2000184c

08010828 <Send>:

/* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b08e      	sub	sp, #56	; 0x38
 801082c:	af02      	add	r7, sp, #8
 801082e:	60f8      	str	r0, [r7, #12]
 8010830:	607a      	str	r2, [r7, #4]
 8010832:	461a      	mov	r2, r3
 8010834:	460b      	mov	r3, r1
 8010836:	72fb      	strb	r3, [r7, #11]
 8010838:	4613      	mov	r3, r2
 801083a:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801083c:	2303      	movs	r3, #3
 801083e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010842:	4b66      	ldr	r3, [pc, #408]	; (80109dc <Send+0x1b4>)
 8010844:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010848:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 801084c:	4b63      	ldr	r3, [pc, #396]	; (80109dc <Send+0x1b4>)
 801084e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010852:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010856:	4b61      	ldr	r3, [pc, #388]	; (80109dc <Send+0x1b4>)
 8010858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801085a:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 801085c:	4b5f      	ldr	r3, [pc, #380]	; (80109dc <Send+0x1b4>)
 801085e:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8010862:	2b00      	cmp	r3, #0
 8010864:	d101      	bne.n	801086a <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8010866:	2307      	movs	r3, #7
 8010868:	e0b4      	b.n	80109d4 <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 801086a:	4b5c      	ldr	r3, [pc, #368]	; (80109dc <Send+0x1b4>)
 801086c:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8010870:	2b00      	cmp	r3, #0
 8010872:	d102      	bne.n	801087a <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8010874:	4b59      	ldr	r3, [pc, #356]	; (80109dc <Send+0x1b4>)
 8010876:	2200      	movs	r2, #0
 8010878:	631a      	str	r2, [r3, #48]	; 0x30
    }

    fCtrl.Value = 0;
 801087a:	2300      	movs	r3, #0
 801087c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8010880:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010884:	f36f 0303 	bfc	r3, #0, #4
 8010888:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 801088c:	4b53      	ldr	r3, [pc, #332]	; (80109dc <Send+0x1b4>)
 801088e:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 8010892:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010896:	f362 13c7 	bfi	r3, r2, #7, #1
 801089a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801089e:	4b4f      	ldr	r3, [pc, #316]	; (80109dc <Send+0x1b4>)
 80108a0:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80108a4:	2b01      	cmp	r3, #1
 80108a6:	d106      	bne.n	80108b6 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 80108a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80108ac:	f043 0310 	orr.w	r3, r3, #16
 80108b0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80108b4:	e005      	b.n	80108c2 <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 80108b6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80108ba:	f36f 1304 	bfc	r3, #4, #1
 80108be:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 80108c2:	4b46      	ldr	r3, [pc, #280]	; (80109dc <Send+0x1b4>)
 80108c4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d005      	beq.n	80108d8 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 80108cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80108d0:	f043 0320 	orr.w	r3, r3, #32
 80108d4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    adrNext.Region = Nvm.MacGroup2.Region;

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.UpdateChanMask = true;
 80108d8:	2301      	movs	r3, #1
 80108da:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 80108dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80108e0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80108e4:	b2db      	uxtb	r3, r3
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	bf14      	ite	ne
 80108ea:	2301      	movne	r3, #1
 80108ec:	2300      	moveq	r3, #0
 80108ee:	b2db      	uxtb	r3, r3
 80108f0:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80108f2:	4b3a      	ldr	r3, [pc, #232]	; (80109dc <Send+0x1b4>)
 80108f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108f6:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 80108f8:	4b39      	ldr	r3, [pc, #228]	; (80109e0 <Send+0x1b8>)
 80108fa:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80108fe:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8010900:	4b37      	ldr	r3, [pc, #220]	; (80109e0 <Send+0x1b8>)
 8010902:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8010906:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010908:	4b34      	ldr	r3, [pc, #208]	; (80109dc <Send+0x1b4>)
 801090a:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801090e:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010912:	4b32      	ldr	r3, [pc, #200]	; (80109dc <Send+0x1b4>)
 8010914:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8010918:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 801091c:	4b2f      	ldr	r3, [pc, #188]	; (80109dc <Send+0x1b4>)
 801091e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8010922:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010926:	4b2d      	ldr	r3, [pc, #180]	; (80109dc <Send+0x1b4>)
 8010928:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 801092c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8010930:	4b2a      	ldr	r3, [pc, #168]	; (80109dc <Send+0x1b4>)
 8010932:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010936:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 801093a:	f107 0014 	add.w	r0, r7, #20
 801093e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010942:	9300      	str	r3, [sp, #0]
 8010944:	4b27      	ldr	r3, [pc, #156]	; (80109e4 <Send+0x1bc>)
 8010946:	4a28      	ldr	r2, [pc, #160]	; (80109e8 <Send+0x1c0>)
 8010948:	4928      	ldr	r1, [pc, #160]	; (80109ec <Send+0x1c4>)
 801094a:	f002 fbcb 	bl	80130e4 <LoRaMacAdrCalcNext>
 801094e:	4603      	mov	r3, r0
 8010950:	461a      	mov	r2, r3
 8010952:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010956:	f362 1386 	bfi	r3, r2, #6, #1
 801095a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 801095e:	7afa      	ldrb	r2, [r7, #11]
 8010960:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8010964:	893b      	ldrh	r3, [r7, #8]
 8010966:	9300      	str	r3, [sp, #0]
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	68f8      	ldr	r0, [r7, #12]
 801096c:	f000 fc42 	bl	80111f4 <PrepareFrame>
 8010970:	4603      	mov	r3, r0
 8010972:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8010976:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801097a:	2b00      	cmp	r3, #0
 801097c:	d003      	beq.n	8010986 <Send+0x15e>
 801097e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010982:	2b0a      	cmp	r3, #10
 8010984:	d107      	bne.n	8010996 <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8010986:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 801098a:	4618      	mov	r0, r3
 801098c:	f000 f96e 	bl	8010c6c <ScheduleTx>
 8010990:	4603      	mov	r3, r0
 8010992:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8010996:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801099a:	2b00      	cmp	r3, #0
 801099c:	d00a      	beq.n	80109b4 <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 801099e:	4a0f      	ldr	r2, [pc, #60]	; (80109dc <Send+0x1b4>)
 80109a0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80109a4:	f882 3039 	strb.w	r3, [r2, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 80109a8:	4a0c      	ldr	r2, [pc, #48]	; (80109dc <Send+0x1b4>)
 80109aa:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80109ae:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
 80109b2:	e00d      	b.n	80109d0 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 80109b4:	4b09      	ldr	r3, [pc, #36]	; (80109dc <Send+0x1b4>)
 80109b6:	2200      	movs	r2, #0
 80109b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 80109bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109be:	4a07      	ldr	r2, [pc, #28]	; (80109dc <Send+0x1b4>)
 80109c0:	6293      	str	r3, [r2, #40]	; 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 80109c2:	f002 fedb 	bl	801377c <LoRaMacCommandsRemoveNoneStickyCmds>
 80109c6:	4603      	mov	r3, r0
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d001      	beq.n	80109d0 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80109cc:	2313      	movs	r3, #19
 80109ce:	e001      	b.n	80109d4 <Send+0x1ac>
        }
    }
    return status;
 80109d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80109d4:	4618      	mov	r0, r3
 80109d6:	3730      	adds	r7, #48	; 0x30
 80109d8:	46bd      	mov	sp, r7
 80109da:	bd80      	pop	{r7, pc}
 80109dc:	20000c9c 	.word	0x20000c9c
 80109e0:	2000077c 	.word	0x2000077c
 80109e4:	20000cfc 	.word	0x20000cfc
 80109e8:	20000cd4 	.word	0x20000cd4
 80109ec:	20000cd5 	.word	0x20000cd5

080109f0 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b084      	sub	sp, #16
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	4603      	mov	r3, r0
 80109f8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80109fa:	2300      	movs	r3, #0
 80109fc:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 80109fe:	2300      	movs	r3, #0
 8010a00:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8010a02:	2301      	movs	r3, #1
 8010a04:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8010a06:	79fb      	ldrb	r3, [r7, #7]
 8010a08:	2bff      	cmp	r3, #255	; 0xff
 8010a0a:	d129      	bne.n	8010a60 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8010a0c:	2000      	movs	r0, #0
 8010a0e:	f7ff f90f 	bl	800fc30 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8010a12:	4b1a      	ldr	r3, [pc, #104]	; (8010a7c <SendReJoinReq+0x8c>)
 8010a14:	2200      	movs	r2, #0
 8010a16:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8010a1a:	4b18      	ldr	r3, [pc, #96]	; (8010a7c <SendReJoinReq+0x8c>)
 8010a1c:	4a18      	ldr	r2, [pc, #96]	; (8010a80 <SendReJoinReq+0x90>)
 8010a1e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8010a22:	4b16      	ldr	r3, [pc, #88]	; (8010a7c <SendReJoinReq+0x8c>)
 8010a24:	22ff      	movs	r2, #255	; 0xff
 8010a26:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8010a2a:	7b3b      	ldrb	r3, [r7, #12]
 8010a2c:	f36f 1347 	bfc	r3, #5, #3
 8010a30:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8010a32:	7b3a      	ldrb	r2, [r7, #12]
 8010a34:	4b11      	ldr	r3, [pc, #68]	; (8010a7c <SendReJoinReq+0x8c>)
 8010a36:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 8010a3a:	f7fc f875 	bl	800cb28 <SecureElementGetJoinEui>
 8010a3e:	4603      	mov	r3, r0
 8010a40:	2208      	movs	r2, #8
 8010a42:	4619      	mov	r1, r3
 8010a44:	480f      	ldr	r0, [pc, #60]	; (8010a84 <SendReJoinReq+0x94>)
 8010a46:	f008 f9a0 	bl	8018d8a <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 8010a4a:	f7fc f84b 	bl	800cae4 <SecureElementGetDevEui>
 8010a4e:	4603      	mov	r3, r0
 8010a50:	2208      	movs	r2, #8
 8010a52:	4619      	mov	r1, r3
 8010a54:	480c      	ldr	r0, [pc, #48]	; (8010a88 <SendReJoinReq+0x98>)
 8010a56:	f008 f998 	bl	8018d8a <memcpy1>

            allowDelayedTx = false;
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	73fb      	strb	r3, [r7, #15]

            break;
 8010a5e:	e002      	b.n	8010a66 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010a60:	2302      	movs	r3, #2
 8010a62:	73bb      	strb	r3, [r7, #14]
            break;
 8010a64:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8010a66:	7bfb      	ldrb	r3, [r7, #15]
 8010a68:	4618      	mov	r0, r3
 8010a6a:	f000 f8ff 	bl	8010c6c <ScheduleTx>
 8010a6e:	4603      	mov	r3, r0
 8010a70:	73bb      	strb	r3, [r7, #14]
    return status;
 8010a72:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a74:	4618      	mov	r0, r3
 8010a76:	3710      	adds	r7, #16
 8010a78:	46bd      	mov	sp, r7
 8010a7a:	bd80      	pop	{r7, pc}
 8010a7c:	2000077c 	.word	0x2000077c
 8010a80:	2000077e 	.word	0x2000077e
 8010a84:	2000088a 	.word	0x2000088a
 8010a88:	20000892 	.word	0x20000892

08010a8c <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010a90:	f002 fc38 	bl	8013304 <LoRaMacClassBIsBeaconExpected>
 8010a94:	4603      	mov	r3, r0
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d001      	beq.n	8010a9e <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8010a9a:	230e      	movs	r3, #14
 8010a9c:	e013      	b.n	8010ac6 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8010a9e:	4b0b      	ldr	r3, [pc, #44]	; (8010acc <CheckForClassBCollision+0x40>)
 8010aa0:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8010aa4:	2b01      	cmp	r3, #1
 8010aa6:	d10d      	bne.n	8010ac4 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010aa8:	f002 fc33 	bl	8013312 <LoRaMacClassBIsPingExpected>
 8010aac:	4603      	mov	r3, r0
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d001      	beq.n	8010ab6 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010ab2:	230f      	movs	r3, #15
 8010ab4:	e007      	b.n	8010ac6 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010ab6:	f002 fc33 	bl	8013320 <LoRaMacClassBIsMulticastExpected>
 8010aba:	4603      	mov	r3, r0
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d001      	beq.n	8010ac4 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010ac0:	230f      	movs	r3, #15
 8010ac2:	e000      	b.n	8010ac6 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8010ac4:	2300      	movs	r3, #0
}
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	bd80      	pop	{r7, pc}
 8010aca:	bf00      	nop
 8010acc:	20000c9c 	.word	0x20000c9c

08010ad0 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8010ad0:	b590      	push	{r4, r7, lr}
 8010ad2:	b083      	sub	sp, #12
 8010ad4:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010ad6:	4b2d      	ldr	r3, [pc, #180]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010ad8:	f893 4040 	ldrb.w	r4, [r3, #64]	; 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010adc:	4b2b      	ldr	r3, [pc, #172]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010ade:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8010ae2:	4b2a      	ldr	r3, [pc, #168]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010ae4:	f893 1075 	ldrb.w	r1, [r3, #117]	; 0x75
 8010ae8:	4b28      	ldr	r3, [pc, #160]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010aea:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 8010aee:	4b27      	ldr	r3, [pc, #156]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010af0:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010af4:	b25b      	sxtb	r3, r3
 8010af6:	f004 fd2d 	bl	8015554 <RegionApplyDrOffset>
 8010afa:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010afc:	b259      	sxtb	r1, r3
 8010afe:	4b23      	ldr	r3, [pc, #140]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b00:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010b04:	4b21      	ldr	r3, [pc, #132]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b08:	4821      	ldr	r0, [pc, #132]	; (8010b90 <ComputeRxWindowParameters+0xc0>)
 8010b0a:	9000      	str	r0, [sp, #0]
 8010b0c:	4620      	mov	r0, r4
 8010b0e:	f004 fbe2 	bl	80152d6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010b12:	4b1e      	ldr	r3, [pc, #120]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b14:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8010b18:	4b1c      	ldr	r3, [pc, #112]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b1a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010b1e:	b259      	sxtb	r1, r3
 8010b20:	4b1a      	ldr	r3, [pc, #104]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b22:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010b26:	4b19      	ldr	r3, [pc, #100]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b2a:	4c1a      	ldr	r4, [pc, #104]	; (8010b94 <ComputeRxWindowParameters+0xc4>)
 8010b2c:	9400      	str	r4, [sp, #0]
 8010b2e:	f004 fbd2 	bl	80152d6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010b32:	4b16      	ldr	r3, [pc, #88]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b36:	4a18      	ldr	r2, [pc, #96]	; (8010b98 <ComputeRxWindowParameters+0xc8>)
 8010b38:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8010b3c:	4413      	add	r3, r2
 8010b3e:	4a16      	ldr	r2, [pc, #88]	; (8010b98 <ComputeRxWindowParameters+0xc8>)
 8010b40:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010b44:	4b11      	ldr	r3, [pc, #68]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b48:	4a13      	ldr	r2, [pc, #76]	; (8010b98 <ComputeRxWindowParameters+0xc8>)
 8010b4a:	f8d2 23dc 	ldr.w	r2, [r2, #988]	; 0x3dc
 8010b4e:	4413      	add	r3, r2
 8010b50:	4a11      	ldr	r2, [pc, #68]	; (8010b98 <ComputeRxWindowParameters+0xc8>)
 8010b52:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010b56:	4b0d      	ldr	r3, [pc, #52]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b58:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d111      	bne.n	8010b84 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010b60:	4b0a      	ldr	r3, [pc, #40]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010b64:	4a0c      	ldr	r2, [pc, #48]	; (8010b98 <ComputeRxWindowParameters+0xc8>)
 8010b66:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8010b6a:	4413      	add	r3, r2
 8010b6c:	4a0a      	ldr	r2, [pc, #40]	; (8010b98 <ComputeRxWindowParameters+0xc8>)
 8010b6e:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010b72:	4b06      	ldr	r3, [pc, #24]	; (8010b8c <ComputeRxWindowParameters+0xbc>)
 8010b74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010b76:	4a08      	ldr	r2, [pc, #32]	; (8010b98 <ComputeRxWindowParameters+0xc8>)
 8010b78:	f8d2 23dc 	ldr.w	r2, [r2, #988]	; 0x3dc
 8010b7c:	4413      	add	r3, r2
 8010b7e:	4a06      	ldr	r2, [pc, #24]	; (8010b98 <ComputeRxWindowParameters+0xc8>)
 8010b80:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 8010b84:	bf00      	nop
 8010b86:	3704      	adds	r7, #4
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bd90      	pop	{r4, r7, pc}
 8010b8c:	20000c9c 	.word	0x20000c9c
 8010b90:	20000b34 	.word	0x20000b34
 8010b94:	20000b4c 	.word	0x20000b4c
 8010b98:	2000077c 	.word	0x2000077c

08010b9c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8010b9c:	b580      	push	{r7, lr}
 8010b9e:	b082      	sub	sp, #8
 8010ba0:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8010ba6:	4b13      	ldr	r3, [pc, #76]	; (8010bf4 <VerifyTxFrame+0x58>)
 8010ba8:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d01b      	beq.n	8010be8 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010bb0:	1d3b      	adds	r3, r7, #4
 8010bb2:	4618      	mov	r0, r3
 8010bb4:	f002 fe28 	bl	8013808 <LoRaMacCommandsGetSizeSerializedCmds>
 8010bb8:	4603      	mov	r3, r0
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d001      	beq.n	8010bc2 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010bbe:	2313      	movs	r3, #19
 8010bc0:	e013      	b.n	8010bea <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8010bc2:	4b0d      	ldr	r3, [pc, #52]	; (8010bf8 <VerifyTxFrame+0x5c>)
 8010bc4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8010bc8:	4a0a      	ldr	r2, [pc, #40]	; (8010bf4 <VerifyTxFrame+0x58>)
 8010bca:	f992 1039 	ldrsb.w	r1, [r2, #57]	; 0x39
 8010bce:	687a      	ldr	r2, [r7, #4]
 8010bd0:	b2d2      	uxtb	r2, r2
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	f7ff f926 	bl	800fe24 <ValidatePayloadLength>
 8010bd8:	4603      	mov	r3, r0
 8010bda:	f083 0301 	eor.w	r3, r3, #1
 8010bde:	b2db      	uxtb	r3, r3
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d001      	beq.n	8010be8 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8010be4:	2308      	movs	r3, #8
 8010be6:	e000      	b.n	8010bea <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8010be8:	2300      	movs	r3, #0
}
 8010bea:	4618      	mov	r0, r3
 8010bec:	3708      	adds	r7, #8
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	bd80      	pop	{r7, pc}
 8010bf2:	bf00      	nop
 8010bf4:	20000c9c 	.word	0x20000c9c
 8010bf8:	2000077c 	.word	0x2000077c

08010bfc <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8010bfc:	b580      	push	{r7, lr}
 8010bfe:	b082      	sub	sp, #8
 8010c00:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8010c02:	4b18      	ldr	r3, [pc, #96]	; (8010c64 <SerializeTxFrame+0x68>)
 8010c04:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d002      	beq.n	8010c12 <SerializeTxFrame+0x16>
 8010c0c:	2b04      	cmp	r3, #4
 8010c0e:	d011      	beq.n	8010c34 <SerializeTxFrame+0x38>
 8010c10:	e021      	b.n	8010c56 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010c12:	4815      	ldr	r0, [pc, #84]	; (8010c68 <SerializeTxFrame+0x6c>)
 8010c14:	f004 f92d 	bl	8014e72 <LoRaMacSerializerJoinRequest>
 8010c18:	4603      	mov	r3, r0
 8010c1a:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010c1c:	79fb      	ldrb	r3, [r7, #7]
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d001      	beq.n	8010c26 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010c22:	2311      	movs	r3, #17
 8010c24:	e01a      	b.n	8010c5c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010c26:	4b0f      	ldr	r3, [pc, #60]	; (8010c64 <SerializeTxFrame+0x68>)
 8010c28:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010c2c:	b29a      	uxth	r2, r3
 8010c2e:	4b0d      	ldr	r3, [pc, #52]	; (8010c64 <SerializeTxFrame+0x68>)
 8010c30:	801a      	strh	r2, [r3, #0]
            break;
 8010c32:	e012      	b.n	8010c5a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8010c34:	480c      	ldr	r0, [pc, #48]	; (8010c68 <SerializeTxFrame+0x6c>)
 8010c36:	f004 f99e 	bl	8014f76 <LoRaMacSerializerData>
 8010c3a:	4603      	mov	r3, r0
 8010c3c:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010c3e:	79fb      	ldrb	r3, [r7, #7]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d001      	beq.n	8010c48 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010c44:	2311      	movs	r3, #17
 8010c46:	e009      	b.n	8010c5c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010c48:	4b06      	ldr	r3, [pc, #24]	; (8010c64 <SerializeTxFrame+0x68>)
 8010c4a:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010c4e:	b29a      	uxth	r2, r3
 8010c50:	4b04      	ldr	r3, [pc, #16]	; (8010c64 <SerializeTxFrame+0x68>)
 8010c52:	801a      	strh	r2, [r3, #0]
            break;
 8010c54:	e001      	b.n	8010c5a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010c56:	2303      	movs	r3, #3
 8010c58:	e000      	b.n	8010c5c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8010c5a:	2300      	movs	r3, #0
}
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	3708      	adds	r7, #8
 8010c60:	46bd      	mov	sp, r7
 8010c62:	bd80      	pop	{r7, pc}
 8010c64:	2000077c 	.word	0x2000077c
 8010c68:	20000884 	.word	0x20000884

08010c6c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b090      	sub	sp, #64	; 0x40
 8010c70:	af02      	add	r7, sp, #8
 8010c72:	4603      	mov	r3, r0
 8010c74:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010c76:	2303      	movs	r3, #3
 8010c78:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8010c7c:	f7ff ff06 	bl	8010a8c <CheckForClassBCollision>
 8010c80:	4603      	mov	r3, r0
 8010c82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010c86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d002      	beq.n	8010c94 <ScheduleTx+0x28>
    {
        return status;
 8010c8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010c92:	e08f      	b.n	8010db4 <ScheduleTx+0x148>
    }

    // Update back-off
    CalculateBackOff( );
 8010c94:	f000 f8f4 	bl	8010e80 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8010c98:	f7ff ffb0 	bl	8010bfc <SerializeTxFrame>
 8010c9c:	4603      	mov	r3, r0
 8010c9e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010ca2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d002      	beq.n	8010cb0 <ScheduleTx+0x44>
    {
        return status;
 8010caa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010cae:	e081      	b.n	8010db4 <ScheduleTx+0x148>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8010cb0:	4b42      	ldr	r3, [pc, #264]	; (8010dbc <ScheduleTx+0x150>)
 8010cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010cb4:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010cb6:	4b41      	ldr	r3, [pc, #260]	; (8010dbc <ScheduleTx+0x150>)
 8010cb8:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8010cbc:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8010cbe:	4b3f      	ldr	r3, [pc, #252]	; (8010dbc <ScheduleTx+0x150>)
 8010cc0:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8010cc4:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8010cc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f00b fc3e 	bl	801c54c <SysTimeGetMcuTime>
 8010cd0:	4638      	mov	r0, r7
 8010cd2:	4b3a      	ldr	r3, [pc, #232]	; (8010dbc <ScheduleTx+0x150>)
 8010cd4:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8010cd8:	9200      	str	r2, [sp, #0]
 8010cda:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8010cde:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8010ce2:	ca06      	ldmia	r2, {r1, r2}
 8010ce4:	f00b fb93 	bl	801c40e <SysTimeSub>
 8010ce8:	f107 0320 	add.w	r3, r7, #32
 8010cec:	463a      	mov	r2, r7
 8010cee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010cf2:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8010cf6:	4b31      	ldr	r3, [pc, #196]	; (8010dbc <ScheduleTx+0x150>)
 8010cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cfa:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8010cfc:	2300      	movs	r3, #0
 8010cfe:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 8010d02:	2301      	movs	r3, #1
 8010d04:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8010d06:	4b2e      	ldr	r3, [pc, #184]	; (8010dc0 <ScheduleTx+0x154>)
 8010d08:	881b      	ldrh	r3, [r3, #0]
 8010d0a:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010d0c:	4b2b      	ldr	r3, [pc, #172]	; (8010dbc <ScheduleTx+0x150>)
 8010d0e:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d104      	bne.n	8010d20 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8010d16:	2301      	movs	r3, #1
 8010d18:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8010d20:	4b26      	ldr	r3, [pc, #152]	; (8010dbc <ScheduleTx+0x150>)
 8010d22:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8010d26:	f107 0114 	add.w	r1, r7, #20
 8010d2a:	4b26      	ldr	r3, [pc, #152]	; (8010dc4 <ScheduleTx+0x158>)
 8010d2c:	9300      	str	r3, [sp, #0]
 8010d2e:	4b26      	ldr	r3, [pc, #152]	; (8010dc8 <ScheduleTx+0x15c>)
 8010d30:	4a26      	ldr	r2, [pc, #152]	; (8010dcc <ScheduleTx+0x160>)
 8010d32:	f004 fbec 	bl	801550e <RegionNextChannel>
 8010d36:	4603      	mov	r3, r0
 8010d38:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 8010d3c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d022      	beq.n	8010d8a <ScheduleTx+0x11e>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8010d44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010d48:	2b0b      	cmp	r3, #11
 8010d4a:	d11b      	bne.n	8010d84 <ScheduleTx+0x118>
 8010d4c:	7bfb      	ldrb	r3, [r7, #15]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d018      	beq.n	8010d84 <ScheduleTx+0x118>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8010d52:	4b1b      	ldr	r3, [pc, #108]	; (8010dc0 <ScheduleTx+0x154>)
 8010d54:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d011      	beq.n	8010d80 <ScheduleTx+0x114>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8010d5c:	4b18      	ldr	r3, [pc, #96]	; (8010dc0 <ScheduleTx+0x154>)
 8010d5e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010d62:	f043 0320 	orr.w	r3, r3, #32
 8010d66:	4a16      	ldr	r2, [pc, #88]	; (8010dc0 <ScheduleTx+0x154>)
 8010d68:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8010d6c:	4b14      	ldr	r3, [pc, #80]	; (8010dc0 <ScheduleTx+0x154>)
 8010d6e:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 8010d72:	4619      	mov	r1, r3
 8010d74:	4816      	ldr	r0, [pc, #88]	; (8010dd0 <ScheduleTx+0x164>)
 8010d76:	f00c f885 	bl	801ce84 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 8010d7a:	4815      	ldr	r0, [pc, #84]	; (8010dd0 <ScheduleTx+0x164>)
 8010d7c:	f00b ffa4 	bl	801ccc8 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 8010d80:	2300      	movs	r3, #0
 8010d82:	e017      	b.n	8010db4 <ScheduleTx+0x148>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8010d84:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010d88:	e014      	b.n	8010db4 <ScheduleTx+0x148>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8010d8a:	f7ff fea1 	bl	8010ad0 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8010d8e:	f7ff ff05 	bl	8010b9c <VerifyTxFrame>
 8010d92:	4603      	mov	r3, r0
 8010d94:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010d98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d002      	beq.n	8010da6 <ScheduleTx+0x13a>
    {
        return status;
 8010da0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010da4:	e006      	b.n	8010db4 <ScheduleTx+0x148>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8010da6:	4b06      	ldr	r3, [pc, #24]	; (8010dc0 <ScheduleTx+0x154>)
 8010da8:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 8010dac:	4618      	mov	r0, r3
 8010dae:	f000 fb3d 	bl	801142c <SendFrameOnChannel>
 8010db2:	4603      	mov	r3, r0
}
 8010db4:	4618      	mov	r0, r3
 8010db6:	3738      	adds	r7, #56	; 0x38
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}
 8010dbc:	20000c9c 	.word	0x20000c9c
 8010dc0:	2000077c 	.word	0x2000077c
 8010dc4:	20000ccc 	.word	0x20000ccc
 8010dc8:	20000c14 	.word	0x20000c14
 8010dcc:	20000b9b 	.word	0x20000b9b
 8010dd0:	20000ae4 	.word	0x20000ae4

08010dd4 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8010dd4:	b580      	push	{r7, lr}
 8010dd6:	b084      	sub	sp, #16
 8010dd8:	af00      	add	r7, sp, #0
 8010dda:	4603      	mov	r3, r0
 8010ddc:	460a      	mov	r2, r1
 8010dde:	71fb      	strb	r3, [r7, #7]
 8010de0:	4613      	mov	r3, r2
 8010de2:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8010de4:	2312      	movs	r3, #18
 8010de6:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8010de8:	2300      	movs	r3, #0
 8010dea:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8010dec:	4b22      	ldr	r3, [pc, #136]	; (8010e78 <SecureFrame+0xa4>)
 8010dee:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d002      	beq.n	8010dfc <SecureFrame+0x28>
 8010df6:	2b04      	cmp	r3, #4
 8010df8:	d011      	beq.n	8010e1e <SecureFrame+0x4a>
 8010dfa:	e036      	b.n	8010e6a <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010dfc:	481f      	ldr	r0, [pc, #124]	; (8010e7c <SecureFrame+0xa8>)
 8010dfe:	f003 fc07 	bl	8014610 <LoRaMacCryptoPrepareJoinRequest>
 8010e02:	4603      	mov	r3, r0
 8010e04:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010e06:	7bfb      	ldrb	r3, [r7, #15]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d001      	beq.n	8010e10 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010e0c:	2311      	movs	r3, #17
 8010e0e:	e02f      	b.n	8010e70 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010e10:	4b19      	ldr	r3, [pc, #100]	; (8010e78 <SecureFrame+0xa4>)
 8010e12:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010e16:	b29a      	uxth	r2, r3
 8010e18:	4b17      	ldr	r3, [pc, #92]	; (8010e78 <SecureFrame+0xa4>)
 8010e1a:	801a      	strh	r2, [r3, #0]
            break;
 8010e1c:	e027      	b.n	8010e6e <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8010e1e:	f107 0308 	add.w	r3, r7, #8
 8010e22:	4618      	mov	r0, r3
 8010e24:	f003 fb38 	bl	8014498 <LoRaMacCryptoGetFCntUp>
 8010e28:	4603      	mov	r3, r0
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d001      	beq.n	8010e32 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8010e2e:	2312      	movs	r3, #18
 8010e30:	e01e      	b.n	8010e70 <SecureFrame+0x9c>
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8010e32:	4b11      	ldr	r3, [pc, #68]	; (8010e78 <SecureFrame+0xa4>)
 8010e34:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d002      	beq.n	8010e42 <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8010e3c:	68bb      	ldr	r3, [r7, #8]
 8010e3e:	3b01      	subs	r3, #1
 8010e40:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8010e42:	68b8      	ldr	r0, [r7, #8]
 8010e44:	79ba      	ldrb	r2, [r7, #6]
 8010e46:	79f9      	ldrb	r1, [r7, #7]
 8010e48:	4b0c      	ldr	r3, [pc, #48]	; (8010e7c <SecureFrame+0xa8>)
 8010e4a:	f003 fcf3 	bl	8014834 <LoRaMacCryptoSecureMessage>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010e52:	7bfb      	ldrb	r3, [r7, #15]
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d001      	beq.n	8010e5c <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010e58:	2311      	movs	r3, #17
 8010e5a:	e009      	b.n	8010e70 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010e5c:	4b06      	ldr	r3, [pc, #24]	; (8010e78 <SecureFrame+0xa4>)
 8010e5e:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010e62:	b29a      	uxth	r2, r3
 8010e64:	4b04      	ldr	r3, [pc, #16]	; (8010e78 <SecureFrame+0xa4>)
 8010e66:	801a      	strh	r2, [r3, #0]
            break;
 8010e68:	e001      	b.n	8010e6e <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010e6a:	2303      	movs	r3, #3
 8010e6c:	e000      	b.n	8010e70 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8010e6e:	2300      	movs	r3, #0
}
 8010e70:	4618      	mov	r0, r3
 8010e72:	3710      	adds	r7, #16
 8010e74:	46bd      	mov	sp, r7
 8010e76:	bd80      	pop	{r7, pc}
 8010e78:	2000077c 	.word	0x2000077c
 8010e7c:	20000884 	.word	0x20000884

08010e80 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8010e80:	b480      	push	{r7}
 8010e82:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8010e84:	4b09      	ldr	r3, [pc, #36]	; (8010eac <CalculateBackOff+0x2c>)
 8010e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d10a      	bne.n	8010ea2 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8010e8c:	4b07      	ldr	r3, [pc, #28]	; (8010eac <CalculateBackOff+0x2c>)
 8010e8e:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
 8010e92:	3b01      	subs	r3, #1
 8010e94:	4a06      	ldr	r2, [pc, #24]	; (8010eb0 <CalculateBackOff+0x30>)
 8010e96:	f8d2 2420 	ldr.w	r2, [r2, #1056]	; 0x420
 8010e9a:	fb02 f303 	mul.w	r3, r2, r3
 8010e9e:	4a03      	ldr	r2, [pc, #12]	; (8010eac <CalculateBackOff+0x2c>)
 8010ea0:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 8010ea2:	bf00      	nop
 8010ea4:	46bd      	mov	sp, r7
 8010ea6:	bc80      	pop	{r7}
 8010ea8:	4770      	bx	lr
 8010eaa:	bf00      	nop
 8010eac:	20000c9c 	.word	0x20000c9c
 8010eb0:	2000077c 	.word	0x2000077c

08010eb4 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8010eb4:	b580      	push	{r7, lr}
 8010eb6:	b082      	sub	sp, #8
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	4603      	mov	r3, r0
 8010ebc:	7139      	strb	r1, [r7, #4]
 8010ebe:	71fb      	strb	r3, [r7, #7]
 8010ec0:	4613      	mov	r3, r2
 8010ec2:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8010ec4:	79fb      	ldrb	r3, [r7, #7]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d002      	beq.n	8010ed0 <RemoveMacCommands+0x1c>
 8010eca:	79fb      	ldrb	r3, [r7, #7]
 8010ecc:	2b01      	cmp	r3, #1
 8010ece:	d10d      	bne.n	8010eec <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8010ed0:	79bb      	ldrb	r3, [r7, #6]
 8010ed2:	2b01      	cmp	r3, #1
 8010ed4:	d108      	bne.n	8010ee8 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8010ed6:	793b      	ldrb	r3, [r7, #4]
 8010ed8:	f003 0320 	and.w	r3, r3, #32
 8010edc:	b2db      	uxtb	r3, r3
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d004      	beq.n	8010eec <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8010ee2:	f002 fc6f 	bl	80137c4 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8010ee6:	e001      	b.n	8010eec <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8010ee8:	f002 fc6c 	bl	80137c4 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8010eec:	bf00      	nop
 8010eee:	3708      	adds	r7, #8
 8010ef0:	46bd      	mov	sp, r7
 8010ef2:	bd80      	pop	{r7, pc}

08010ef4 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 8010ef4:	b5b0      	push	{r4, r5, r7, lr}
 8010ef6:	b090      	sub	sp, #64	; 0x40
 8010ef8:	af00      	add	r7, sp, #0
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8010efa:	4b70      	ldr	r3, [pc, #448]	; (80110bc <ResetMacParameters+0x1c8>)
 8010efc:	2200      	movs	r2, #0
 8010efe:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8010f02:	4b6e      	ldr	r3, [pc, #440]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f04:	2200      	movs	r2, #0
 8010f06:	629a      	str	r2, [r3, #40]	; 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8010f08:	4b6d      	ldr	r3, [pc, #436]	; (80110c0 <ResetMacParameters+0x1cc>)
 8010f0a:	2200      	movs	r2, #0
 8010f0c:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 8010f10:	4b6b      	ldr	r3, [pc, #428]	; (80110c0 <ResetMacParameters+0x1cc>)
 8010f12:	2200      	movs	r2, #0
 8010f14:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
    MacCtx.ResponseTimeoutStartTime = 0;
 8010f18:	4b69      	ldr	r3, [pc, #420]	; (80110c0 <ResetMacParameters+0x1cc>)
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	f8c3 249c 	str.w	r2, [r3, #1180]	; 0x49c
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8010f20:	4b66      	ldr	r3, [pc, #408]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f22:	2200      	movs	r2, #0
 8010f24:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8010f28:	4b64      	ldr	r3, [pc, #400]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f2a:	2201      	movs	r2, #1
 8010f2c:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8010f30:	4b62      	ldr	r3, [pc, #392]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f32:	f993 20cc 	ldrsb.w	r2, [r3, #204]	; 0xcc
 8010f36:	4b61      	ldr	r3, [pc, #388]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8010f3c:	4b5f      	ldr	r3, [pc, #380]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f3e:	f993 20cd 	ldrsb.w	r2, [r3, #205]	; 0xcd
 8010f42:	4b5e      	ldr	r3, [pc, #376]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8010f48:	4b5c      	ldr	r3, [pc, #368]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f4a:	f893 20a5 	ldrb.w	r2, [r3, #165]	; 0xa5
 8010f4e:	4b5b      	ldr	r3, [pc, #364]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f50:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8010f54:	4b59      	ldr	r3, [pc, #356]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f56:	4a59      	ldr	r2, [pc, #356]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f58:	3364      	adds	r3, #100	; 0x64
 8010f5a:	32a8      	adds	r2, #168	; 0xa8
 8010f5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010f60:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8010f64:	4b55      	ldr	r3, [pc, #340]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f66:	4a55      	ldr	r2, [pc, #340]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f68:	336c      	adds	r3, #108	; 0x6c
 8010f6a:	32b0      	adds	r2, #176	; 0xb0
 8010f6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010f70:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8010f74:	4b51      	ldr	r3, [pc, #324]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f76:	f893 20b8 	ldrb.w	r2, [r3, #184]	; 0xb8
 8010f7a:	4b50      	ldr	r3, [pc, #320]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8010f80:	4b4e      	ldr	r3, [pc, #312]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f82:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8010f86:	4b4d      	ldr	r3, [pc, #308]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f88:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8010f8c:	4b4b      	ldr	r3, [pc, #300]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f8e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8010f92:	4a4a      	ldr	r2, [pc, #296]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f94:	6793      	str	r3, [r2, #120]	; 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8010f96:	4b49      	ldr	r3, [pc, #292]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010f9c:	4a47      	ldr	r2, [pc, #284]	; (80110bc <ResetMacParameters+0x1c8>)
 8010f9e:	67d3      	str	r3, [r2, #124]	; 0x7c

    MacCtx.NodeAckRequested = false;
 8010fa0:	4b47      	ldr	r3, [pc, #284]	; (80110c0 <ResetMacParameters+0x1cc>)
 8010fa2:	2200      	movs	r2, #0
 8010fa4:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    Nvm.MacGroup1.SrvAckRequested = false;
 8010fa8:	4b44      	ldr	r3, [pc, #272]	; (80110bc <ResetMacParameters+0x1c8>)
 8010faa:	2200      	movs	r2, #0
 8010fac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8010fb0:	4b42      	ldr	r3, [pc, #264]	; (80110bc <ResetMacParameters+0x1c8>)
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
    Nvm.MacGroup2.DownlinkReceived = false;
 8010fb8:	4b40      	ldr	r3, [pc, #256]	; (80110bc <ResetMacParameters+0x1c8>)
 8010fba:	2200      	movs	r2, #0
 8010fbc:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
#endif /* LORAMAC_VERSION */

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8010fc0:	2301      	movs	r3, #1
 8010fc2:	743b      	strb	r3, [r7, #16]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8010fc4:	4b3f      	ldr	r3, [pc, #252]	; (80110c4 <ResetMacParameters+0x1d0>)
 8010fc6:	607b      	str	r3, [r7, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8010fc8:	4b3f      	ldr	r3, [pc, #252]	; (80110c8 <ResetMacParameters+0x1d4>)
 8010fca:	60bb      	str	r3, [r7, #8]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    params.Bands = &RegionBands;
 8010fcc:	4b3f      	ldr	r3, [pc, #252]	; (80110cc <ResetMacParameters+0x1d8>)
 8010fce:	60fb      	str	r3, [r7, #12]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8010fd0:	4b3a      	ldr	r3, [pc, #232]	; (80110bc <ResetMacParameters+0x1c8>)
 8010fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010fd6:	1d3a      	adds	r2, r7, #4
 8010fd8:	4611      	mov	r1, r2
 8010fda:	4618      	mov	r0, r3
 8010fdc:	f004 f90f 	bl	80151fe <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8010fe0:	4b37      	ldr	r3, [pc, #220]	; (80110c0 <ResetMacParameters+0x1cc>)
 8010fe2:	2200      	movs	r2, #0
 8010fe4:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8010fe8:	4b35      	ldr	r3, [pc, #212]	; (80110c0 <ResetMacParameters+0x1cc>)
 8010fea:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 8010fee:	4b34      	ldr	r3, [pc, #208]	; (80110c0 <ResetMacParameters+0x1cc>)
 8010ff0:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8010ff4:	4b31      	ldr	r3, [pc, #196]	; (80110bc <ResetMacParameters+0x1c8>)
 8010ff6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010ff8:	4a31      	ldr	r2, [pc, #196]	; (80110c0 <ResetMacParameters+0x1cc>)
 8010ffa:	f8c2 33d4 	str.w	r3, [r2, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010ffe:	4b2f      	ldr	r3, [pc, #188]	; (80110bc <ResetMacParameters+0x1c8>)
 8011000:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 8011004:	4b2e      	ldr	r3, [pc, #184]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011006:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 801100a:	4b2c      	ldr	r3, [pc, #176]	; (80110bc <ResetMacParameters+0x1c8>)
 801100c:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8011010:	4b2b      	ldr	r3, [pc, #172]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011012:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8011016:	4b2a      	ldr	r3, [pc, #168]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011018:	2200      	movs	r2, #0
 801101a:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 801101e:	4b28      	ldr	r3, [pc, #160]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011020:	2201      	movs	r2, #1
 8011022:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011026:	4b25      	ldr	r3, [pc, #148]	; (80110bc <ResetMacParameters+0x1c8>)
 8011028:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 801102c:	4b24      	ldr	r3, [pc, #144]	; (80110c0 <ResetMacParameters+0x1cc>)
 801102e:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8011032:	4a23      	ldr	r2, [pc, #140]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011034:	4b22      	ldr	r3, [pc, #136]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011036:	f502 747a 	add.w	r4, r2, #1000	; 0x3e8
 801103a:	f503 7574 	add.w	r5, r3, #976	; 0x3d0
 801103e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011040:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011042:	e895 0003 	ldmia.w	r5, {r0, r1}
 8011046:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801104a:	4b1d      	ldr	r3, [pc, #116]	; (80110c0 <ResetMacParameters+0x1cc>)
 801104c:	2201      	movs	r2, #1
 801104e:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011052:	4b1b      	ldr	r3, [pc, #108]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011054:	2202      	movs	r2, #2
 8011056:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 801105a:	2300      	movs	r3, #0
 801105c:	63bb      	str	r3, [r7, #56]	; 0x38
    classBCallbacks.MacProcessNotify = NULL;
 801105e:	2300      	movs	r3, #0
 8011060:	63fb      	str	r3, [r7, #60]	; 0x3c

    if( MacCtx.MacCallbacks != NULL )
 8011062:	4b17      	ldr	r3, [pc, #92]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011064:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011068:	2b00      	cmp	r3, #0
 801106a:	d009      	beq.n	8011080 <ResetMacParameters+0x18c>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 801106c:	4b14      	ldr	r3, [pc, #80]	; (80110c0 <ResetMacParameters+0x1cc>)
 801106e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011072:	685b      	ldr	r3, [r3, #4]
 8011074:	63bb      	str	r3, [r7, #56]	; 0x38
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8011076:	4b12      	ldr	r3, [pc, #72]	; (80110c0 <ResetMacParameters+0x1cc>)
 8011078:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801107c:	691b      	ldr	r3, [r3, #16]
 801107e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8011080:	4b13      	ldr	r3, [pc, #76]	; (80110d0 <ResetMacParameters+0x1dc>)
 8011082:	617b      	str	r3, [r7, #20]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8011084:	4b13      	ldr	r3, [pc, #76]	; (80110d4 <ResetMacParameters+0x1e0>)
 8011086:	61bb      	str	r3, [r7, #24]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8011088:	4b13      	ldr	r3, [pc, #76]	; (80110d8 <ResetMacParameters+0x1e4>)
 801108a:	61fb      	str	r3, [r7, #28]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 801108c:	4b13      	ldr	r3, [pc, #76]	; (80110dc <ResetMacParameters+0x1e8>)
 801108e:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8011090:	4b13      	ldr	r3, [pc, #76]	; (80110e0 <ResetMacParameters+0x1ec>)
 8011092:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8011094:	4b13      	ldr	r3, [pc, #76]	; (80110e4 <ResetMacParameters+0x1f0>)
 8011096:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8011098:	4b13      	ldr	r3, [pc, #76]	; (80110e8 <ResetMacParameters+0x1f4>)
 801109a:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 801109c:	4b13      	ldr	r3, [pc, #76]	; (80110ec <ResetMacParameters+0x1f8>)
 801109e:	633b      	str	r3, [r7, #48]	; 0x30
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 80110a0:	4b13      	ldr	r3, [pc, #76]	; (80110f0 <ResetMacParameters+0x1fc>)
 80110a2:	637b      	str	r3, [r7, #52]	; 0x34
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 80110a4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80110a8:	f107 0314 	add.w	r3, r7, #20
 80110ac:	4a11      	ldr	r2, [pc, #68]	; (80110f4 <ResetMacParameters+0x200>)
 80110ae:	4618      	mov	r0, r3
 80110b0:	f002 f8d1 	bl	8013256 <LoRaMacClassBInit>
}
 80110b4:	bf00      	nop
 80110b6:	3740      	adds	r7, #64	; 0x40
 80110b8:	46bd      	mov	sp, r7
 80110ba:	bdb0      	pop	{r4, r5, r7, pc}
 80110bc:	20000c9c 	.word	0x20000c9c
 80110c0:	2000077c 	.word	0x2000077c
 80110c4:	20000e80 	.word	0x20000e80
 80110c8:	20000e94 	.word	0x20000e94
 80110cc:	200017b4 	.word	0x200017b4
 80110d0:	20000be8 	.word	0x20000be8
 80110d4:	20000ba0 	.word	0x20000ba0
 80110d8:	20000bd4 	.word	0x20000bd4
 80110dc:	20000c11 	.word	0x20000c11
 80110e0:	20000d70 	.word	0x20000d70
 80110e4:	20000cdc 	.word	0x20000cdc
 80110e8:	20000ce0 	.word	0x20000ce0
 80110ec:	20000d74 	.word	0x20000d74
 80110f0:	20000db8 	.word	0x20000db8
 80110f4:	20001210 	.word	0x20001210

080110f8 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b082      	sub	sp, #8
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]
 8011100:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8011102:	6878      	ldr	r0, [r7, #4]
 8011104:	f00b fe4e 	bl	801cda4 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8011108:	4b11      	ldr	r3, [pc, #68]	; (8011150 <RxWindowSetup+0x58>)
 801110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801110c:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801110e:	4b11      	ldr	r3, [pc, #68]	; (8011154 <RxWindowSetup+0x5c>)
 8011110:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011114:	4a10      	ldr	r2, [pc, #64]	; (8011158 <RxWindowSetup+0x60>)
 8011116:	6839      	ldr	r1, [r7, #0]
 8011118:	4618      	mov	r0, r3
 801111a:	f004 f900 	bl	801531e <RegionRxConfig>
 801111e:	4603      	mov	r3, r0
 8011120:	2b00      	cmp	r3, #0
 8011122:	d010      	beq.n	8011146 <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011124:	4b0d      	ldr	r3, [pc, #52]	; (801115c <RxWindowSetup+0x64>)
 8011126:	f893 2428 	ldrb.w	r2, [r3, #1064]	; 0x428
 801112a:	4b0c      	ldr	r3, [pc, #48]	; (801115c <RxWindowSetup+0x64>)
 801112c:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8011130:	4b07      	ldr	r3, [pc, #28]	; (8011150 <RxWindowSetup+0x58>)
 8011132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011134:	4a07      	ldr	r2, [pc, #28]	; (8011154 <RxWindowSetup+0x5c>)
 8011136:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8011138:	4610      	mov	r0, r2
 801113a:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 801113c:	683b      	ldr	r3, [r7, #0]
 801113e:	7cda      	ldrb	r2, [r3, #19]
 8011140:	4b06      	ldr	r3, [pc, #24]	; (801115c <RxWindowSetup+0x64>)
 8011142:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
    }
}
 8011146:	bf00      	nop
 8011148:	3708      	adds	r7, #8
 801114a:	46bd      	mov	sp, r7
 801114c:	bd80      	pop	{r7, pc}
 801114e:	bf00      	nop
 8011150:	0801ef30 	.word	0x0801ef30
 8011154:	20000c9c 	.word	0x20000c9c
 8011158:	20000ba4 	.word	0x20000ba4
 801115c:	2000077c 	.word	0x2000077c

08011160 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8011160:	b590      	push	{r4, r7, lr}
 8011162:	b083      	sub	sp, #12
 8011164:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011166:	4b1e      	ldr	r3, [pc, #120]	; (80111e0 <OpenContinuousRxCWindow+0x80>)
 8011168:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 801116c:	4b1c      	ldr	r3, [pc, #112]	; (80111e0 <OpenContinuousRxCWindow+0x80>)
 801116e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011172:	b259      	sxtb	r1, r3
 8011174:	4b1a      	ldr	r3, [pc, #104]	; (80111e0 <OpenContinuousRxCWindow+0x80>)
 8011176:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 801117a:	4b19      	ldr	r3, [pc, #100]	; (80111e0 <OpenContinuousRxCWindow+0x80>)
 801117c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801117e:	4c19      	ldr	r4, [pc, #100]	; (80111e4 <OpenContinuousRxCWindow+0x84>)
 8011180:	9400      	str	r4, [sp, #0]
 8011182:	f004 f8a8 	bl	80152d6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011186:	4b18      	ldr	r3, [pc, #96]	; (80111e8 <OpenContinuousRxCWindow+0x88>)
 8011188:	2202      	movs	r2, #2
 801118a:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 801118e:	4b14      	ldr	r3, [pc, #80]	; (80111e0 <OpenContinuousRxCWindow+0x80>)
 8011190:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 8011194:	4b14      	ldr	r3, [pc, #80]	; (80111e8 <OpenContinuousRxCWindow+0x88>)
 8011196:	f883 23fc 	strb.w	r2, [r3, #1020]	; 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801119a:	4b13      	ldr	r3, [pc, #76]	; (80111e8 <OpenContinuousRxCWindow+0x88>)
 801119c:	2201      	movs	r2, #1
 801119e:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80111a2:	4b0f      	ldr	r3, [pc, #60]	; (80111e0 <OpenContinuousRxCWindow+0x80>)
 80111a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80111a8:	4a10      	ldr	r2, [pc, #64]	; (80111ec <OpenContinuousRxCWindow+0x8c>)
 80111aa:	490e      	ldr	r1, [pc, #56]	; (80111e4 <OpenContinuousRxCWindow+0x84>)
 80111ac:	4618      	mov	r0, r3
 80111ae:	f004 f8b6 	bl	801531e <RegionRxConfig>
 80111b2:	4603      	mov	r3, r0
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d00f      	beq.n	80111d8 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80111b8:	4b0b      	ldr	r3, [pc, #44]	; (80111e8 <OpenContinuousRxCWindow+0x88>)
 80111ba:	f893 2428 	ldrb.w	r2, [r3, #1064]	; 0x428
 80111be:	4b0a      	ldr	r3, [pc, #40]	; (80111e8 <OpenContinuousRxCWindow+0x88>)
 80111c0:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
        Radio.Rx( 0 ); // Continuous mode
 80111c4:	4b0a      	ldr	r3, [pc, #40]	; (80111f0 <OpenContinuousRxCWindow+0x90>)
 80111c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111c8:	2000      	movs	r0, #0
 80111ca:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 80111cc:	4b06      	ldr	r3, [pc, #24]	; (80111e8 <OpenContinuousRxCWindow+0x88>)
 80111ce:	f893 23fb 	ldrb.w	r2, [r3, #1019]	; 0x3fb
 80111d2:	4b05      	ldr	r3, [pc, #20]	; (80111e8 <OpenContinuousRxCWindow+0x88>)
 80111d4:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
    }
}
 80111d8:	bf00      	nop
 80111da:	3704      	adds	r7, #4
 80111dc:	46bd      	mov	sp, r7
 80111de:	bd90      	pop	{r4, r7, pc}
 80111e0:	20000c9c 	.word	0x20000c9c
 80111e4:	20000b64 	.word	0x20000b64
 80111e8:	2000077c 	.word	0x2000077c
 80111ec:	20000ba4 	.word	0x20000ba4
 80111f0:	0801ef30 	.word	0x0801ef30

080111f4 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 80111f4:	b580      	push	{r7, lr}
 80111f6:	b088      	sub	sp, #32
 80111f8:	af00      	add	r7, sp, #0
 80111fa:	60f8      	str	r0, [r7, #12]
 80111fc:	60b9      	str	r1, [r7, #8]
 80111fe:	603b      	str	r3, [r7, #0]
 8011200:	4613      	mov	r3, r2
 8011202:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8011204:	4b82      	ldr	r3, [pc, #520]	; (8011410 <PrepareFrame+0x21c>)
 8011206:	2200      	movs	r2, #0
 8011208:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 801120a:	4b81      	ldr	r3, [pc, #516]	; (8011410 <PrepareFrame+0x21c>)
 801120c:	2200      	movs	r2, #0
 801120e:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    uint32_t fCntUp = 0;
 8011212:	2300      	movs	r3, #0
 8011214:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8011216:	2300      	movs	r3, #0
 8011218:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 801121a:	2300      	movs	r3, #0
 801121c:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 801121e:	683b      	ldr	r3, [r7, #0]
 8011220:	2b00      	cmp	r3, #0
 8011222:	d101      	bne.n	8011228 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8011224:	2300      	movs	r3, #0
 8011226:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8011228:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801122a:	461a      	mov	r2, r3
 801122c:	6839      	ldr	r1, [r7, #0]
 801122e:	4879      	ldr	r0, [pc, #484]	; (8011414 <PrepareFrame+0x220>)
 8011230:	f007 fdab 	bl	8018d8a <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8011234:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011236:	b2da      	uxtb	r2, r3
 8011238:	4b75      	ldr	r3, [pc, #468]	; (8011410 <PrepareFrame+0x21c>)
 801123a:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	781a      	ldrb	r2, [r3, #0]
 8011242:	4b73      	ldr	r3, [pc, #460]	; (8011410 <PrepareFrame+0x21c>)
 8011244:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	781b      	ldrb	r3, [r3, #0]
 801124a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 801124e:	b2db      	uxtb	r3, r3
 8011250:	2b07      	cmp	r3, #7
 8011252:	f000 80b9 	beq.w	80113c8 <PrepareFrame+0x1d4>
 8011256:	2b07      	cmp	r3, #7
 8011258:	f300 80d0 	bgt.w	80113fc <PrepareFrame+0x208>
 801125c:	2b02      	cmp	r3, #2
 801125e:	d006      	beq.n	801126e <PrepareFrame+0x7a>
 8011260:	2b04      	cmp	r3, #4
 8011262:	f040 80cb 	bne.w	80113fc <PrepareFrame+0x208>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8011266:	4b6a      	ldr	r3, [pc, #424]	; (8011410 <PrepareFrame+0x21c>)
 8011268:	2201      	movs	r2, #1
 801126a:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 801126e:	4b68      	ldr	r3, [pc, #416]	; (8011410 <PrepareFrame+0x21c>)
 8011270:	2204      	movs	r2, #4
 8011272:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8011276:	4b66      	ldr	r3, [pc, #408]	; (8011410 <PrepareFrame+0x21c>)
 8011278:	4a67      	ldr	r2, [pc, #412]	; (8011418 <PrepareFrame+0x224>)
 801127a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 801127e:	4b64      	ldr	r3, [pc, #400]	; (8011410 <PrepareFrame+0x21c>)
 8011280:	22ff      	movs	r2, #255	; 0xff
 8011282:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	781a      	ldrb	r2, [r3, #0]
 801128a:	4b61      	ldr	r3, [pc, #388]	; (8011410 <PrepareFrame+0x21c>)
 801128c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8011290:	4a5f      	ldr	r2, [pc, #380]	; (8011410 <PrepareFrame+0x21c>)
 8011292:	79fb      	ldrb	r3, [r7, #7]
 8011294:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8011298:	4b60      	ldr	r3, [pc, #384]	; (801141c <PrepareFrame+0x228>)
 801129a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 801129e:	4a5c      	ldr	r2, [pc, #368]	; (8011410 <PrepareFrame+0x21c>)
 80112a0:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80112a4:	68bb      	ldr	r3, [r7, #8]
 80112a6:	781a      	ldrb	r2, [r3, #0]
 80112a8:	4b59      	ldr	r3, [pc, #356]	; (8011410 <PrepareFrame+0x21c>)
 80112aa:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 80112ae:	4b58      	ldr	r3, [pc, #352]	; (8011410 <PrepareFrame+0x21c>)
 80112b0:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 80112b4:	4b56      	ldr	r3, [pc, #344]	; (8011410 <PrepareFrame+0x21c>)
 80112b6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 80112ba:	4b55      	ldr	r3, [pc, #340]	; (8011410 <PrepareFrame+0x21c>)
 80112bc:	4a55      	ldr	r2, [pc, #340]	; (8011414 <PrepareFrame+0x220>)
 80112be:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80112c2:	f107 0318 	add.w	r3, r7, #24
 80112c6:	4618      	mov	r0, r3
 80112c8:	f003 f8e6 	bl	8014498 <LoRaMacCryptoGetFCntUp>
 80112cc:	4603      	mov	r3, r0
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d001      	beq.n	80112d6 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80112d2:	2312      	movs	r3, #18
 80112d4:	e098      	b.n	8011408 <PrepareFrame+0x214>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 80112d6:	69bb      	ldr	r3, [r7, #24]
 80112d8:	b29a      	uxth	r2, r3
 80112da:	4b4d      	ldr	r3, [pc, #308]	; (8011410 <PrepareFrame+0x21c>)
 80112dc:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.McpsConfirm.NbTrans = 0;
 80112e0:	4b4b      	ldr	r3, [pc, #300]	; (8011410 <PrepareFrame+0x21c>)
 80112e2:	2200      	movs	r2, #0
 80112e4:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 80112e8:	4b49      	ldr	r3, [pc, #292]	; (8011410 <PrepareFrame+0x21c>)
 80112ea:	2200      	movs	r2, #0
 80112ec:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 80112f0:	69bb      	ldr	r3, [r7, #24]
 80112f2:	4a47      	ldr	r2, [pc, #284]	; (8011410 <PrepareFrame+0x21c>)
 80112f4:	f8c2 3450 	str.w	r3, [r2, #1104]	; 0x450

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80112f8:	f107 0314 	add.w	r3, r7, #20
 80112fc:	4618      	mov	r0, r3
 80112fe:	f002 fa83 	bl	8013808 <LoRaMacCommandsGetSizeSerializedCmds>
 8011302:	4603      	mov	r3, r0
 8011304:	2b00      	cmp	r3, #0
 8011306:	d001      	beq.n	801130c <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011308:	2313      	movs	r3, #19
 801130a:	e07d      	b.n	8011408 <PrepareFrame+0x214>
            }

            if( macCmdsSize > 0 )
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	2b00      	cmp	r3, #0
 8011310:	d076      	beq.n	8011400 <PrepareFrame+0x20c>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8011312:	4b42      	ldr	r3, [pc, #264]	; (801141c <PrepareFrame+0x228>)
 8011314:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011318:	4618      	mov	r0, r3
 801131a:	f7fe fd5b 	bl	800fdd4 <GetMaxAppPayloadWithoutFOptsLength>
 801131e:	4603      	mov	r3, r0
 8011320:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011322:	4b3b      	ldr	r3, [pc, #236]	; (8011410 <PrepareFrame+0x21c>)
 8011324:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8011328:	2b00      	cmp	r3, #0
 801132a:	d01d      	beq.n	8011368 <PrepareFrame+0x174>
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	2b0f      	cmp	r3, #15
 8011330:	d81a      	bhi.n	8011368 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8011332:	f107 0314 	add.w	r3, r7, #20
 8011336:	4a3a      	ldr	r2, [pc, #232]	; (8011420 <PrepareFrame+0x22c>)
 8011338:	4619      	mov	r1, r3
 801133a:	200f      	movs	r0, #15
 801133c:	f002 fa7a 	bl	8013834 <LoRaMacCommandsSerializeCmds>
 8011340:	4603      	mov	r3, r0
 8011342:	2b00      	cmp	r3, #0
 8011344:	d001      	beq.n	801134a <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011346:	2313      	movs	r3, #19
 8011348:	e05e      	b.n	8011408 <PrepareFrame+0x214>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 801134a:	697b      	ldr	r3, [r7, #20]
 801134c:	f003 030f 	and.w	r3, r3, #15
 8011350:	b2d9      	uxtb	r1, r3
 8011352:	68ba      	ldr	r2, [r7, #8]
 8011354:	7813      	ldrb	r3, [r2, #0]
 8011356:	f361 0303 	bfi	r3, r1, #0, #4
 801135a:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 801135c:	68bb      	ldr	r3, [r7, #8]
 801135e:	781a      	ldrb	r2, [r3, #0]
 8011360:	4b2b      	ldr	r3, [pc, #172]	; (8011410 <PrepareFrame+0x21c>)
 8011362:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8011366:	e04b      	b.n	8011400 <PrepareFrame+0x20c>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011368:	4b29      	ldr	r3, [pc, #164]	; (8011410 <PrepareFrame+0x21c>)
 801136a:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 801136e:	2b00      	cmp	r3, #0
 8011370:	d010      	beq.n	8011394 <PrepareFrame+0x1a0>
 8011372:	697b      	ldr	r3, [r7, #20]
 8011374:	2b0f      	cmp	r3, #15
 8011376:	d90d      	bls.n	8011394 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011378:	7ffb      	ldrb	r3, [r7, #31]
 801137a:	f107 0114 	add.w	r1, r7, #20
 801137e:	4a29      	ldr	r2, [pc, #164]	; (8011424 <PrepareFrame+0x230>)
 8011380:	4618      	mov	r0, r3
 8011382:	f002 fa57 	bl	8013834 <LoRaMacCommandsSerializeCmds>
 8011386:	4603      	mov	r3, r0
 8011388:	2b00      	cmp	r3, #0
 801138a:	d001      	beq.n	8011390 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801138c:	2313      	movs	r3, #19
 801138e:	e03b      	b.n	8011408 <PrepareFrame+0x214>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8011390:	230a      	movs	r3, #10
 8011392:	e039      	b.n	8011408 <PrepareFrame+0x214>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011394:	7ffb      	ldrb	r3, [r7, #31]
 8011396:	f107 0114 	add.w	r1, r7, #20
 801139a:	4a22      	ldr	r2, [pc, #136]	; (8011424 <PrepareFrame+0x230>)
 801139c:	4618      	mov	r0, r3
 801139e:	f002 fa49 	bl	8013834 <LoRaMacCommandsSerializeCmds>
 80113a2:	4603      	mov	r3, r0
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d001      	beq.n	80113ac <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80113a8:	2313      	movs	r3, #19
 80113aa:	e02d      	b.n	8011408 <PrepareFrame+0x214>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 80113ac:	4b18      	ldr	r3, [pc, #96]	; (8011410 <PrepareFrame+0x21c>)
 80113ae:	2200      	movs	r2, #0
 80113b0:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 80113b4:	4b16      	ldr	r3, [pc, #88]	; (8011410 <PrepareFrame+0x21c>)
 80113b6:	4a1b      	ldr	r2, [pc, #108]	; (8011424 <PrepareFrame+0x230>)
 80113b8:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	b2da      	uxtb	r2, r3
 80113c0:	4b13      	ldr	r3, [pc, #76]	; (8011410 <PrepareFrame+0x21c>)
 80113c2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 80113c6:	e01b      	b.n	8011400 <PrepareFrame+0x20c>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 80113c8:	683b      	ldr	r3, [r7, #0]
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d01a      	beq.n	8011404 <PrepareFrame+0x210>
 80113ce:	4b10      	ldr	r3, [pc, #64]	; (8011410 <PrepareFrame+0x21c>)
 80113d0:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d015      	beq.n	8011404 <PrepareFrame+0x210>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 80113d8:	4813      	ldr	r0, [pc, #76]	; (8011428 <PrepareFrame+0x234>)
 80113da:	4b0d      	ldr	r3, [pc, #52]	; (8011410 <PrepareFrame+0x21c>)
 80113dc:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80113e0:	b29b      	uxth	r3, r3
 80113e2:	461a      	mov	r2, r3
 80113e4:	6839      	ldr	r1, [r7, #0]
 80113e6:	f007 fcd0 	bl	8018d8a <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 80113ea:	4b09      	ldr	r3, [pc, #36]	; (8011410 <PrepareFrame+0x21c>)
 80113ec:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80113f0:	b29b      	uxth	r3, r3
 80113f2:	3301      	adds	r3, #1
 80113f4:	b29a      	uxth	r2, r3
 80113f6:	4b06      	ldr	r3, [pc, #24]	; (8011410 <PrepareFrame+0x21c>)
 80113f8:	801a      	strh	r2, [r3, #0]
            }
            break;
 80113fa:	e003      	b.n	8011404 <PrepareFrame+0x210>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80113fc:	2302      	movs	r3, #2
 80113fe:	e003      	b.n	8011408 <PrepareFrame+0x214>
            break;
 8011400:	bf00      	nop
 8011402:	e000      	b.n	8011406 <PrepareFrame+0x212>
            break;
 8011404:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8011406:	2300      	movs	r3, #0
}
 8011408:	4618      	mov	r0, r3
 801140a:	3720      	adds	r7, #32
 801140c:	46bd      	mov	sp, r7
 801140e:	bd80      	pop	{r7, pc}
 8011410:	2000077c 	.word	0x2000077c
 8011414:	200008b4 	.word	0x200008b4
 8011418:	2000077e 	.word	0x2000077e
 801141c:	20000c9c 	.word	0x20000c9c
 8011420:	20000894 	.word	0x20000894
 8011424:	20000c1c 	.word	0x20000c1c
 8011428:	2000077f 	.word	0x2000077f

0801142c <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b08a      	sub	sp, #40	; 0x28
 8011430:	af00      	add	r7, sp, #0
 8011432:	4603      	mov	r3, r0
 8011434:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011436:	2303      	movs	r3, #3
 8011438:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 801143c:	2300      	movs	r3, #0
 801143e:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8011440:	79fb      	ldrb	r3, [r7, #7]
 8011442:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011444:	4b4a      	ldr	r3, [pc, #296]	; (8011570 <SendFrameOnChannel+0x144>)
 8011446:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801144a:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 801144c:	4b48      	ldr	r3, [pc, #288]	; (8011570 <SendFrameOnChannel+0x144>)
 801144e:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8011452:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8011454:	4b46      	ldr	r3, [pc, #280]	; (8011570 <SendFrameOnChannel+0x144>)
 8011456:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011458:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 801145a:	4b45      	ldr	r3, [pc, #276]	; (8011570 <SendFrameOnChannel+0x144>)
 801145c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801145e:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8011460:	4b44      	ldr	r3, [pc, #272]	; (8011574 <SendFrameOnChannel+0x148>)
 8011462:	881b      	ldrh	r3, [r3, #0]
 8011464:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011466:	4b42      	ldr	r3, [pc, #264]	; (8011570 <SendFrameOnChannel+0x144>)
 8011468:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 801146c:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 801146e:	4b40      	ldr	r3, [pc, #256]	; (8011570 <SendFrameOnChannel+0x144>)
 8011470:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8011474:	f107 020f 	add.w	r2, r7, #15
 8011478:	f107 0110 	add.w	r1, r7, #16
 801147c:	4b3e      	ldr	r3, [pc, #248]	; (8011578 <SendFrameOnChannel+0x14c>)
 801147e:	f003 ff6c 	bl	801535a <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011482:	4b3c      	ldr	r3, [pc, #240]	; (8011574 <SendFrameOnChannel+0x148>)
 8011484:	2201      	movs	r2, #1
 8011486:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801148a:	4b39      	ldr	r3, [pc, #228]	; (8011570 <SendFrameOnChannel+0x144>)
 801148c:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011490:	b2da      	uxtb	r2, r3
 8011492:	4b38      	ldr	r3, [pc, #224]	; (8011574 <SendFrameOnChannel+0x148>)
 8011494:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
    MacCtx.McpsConfirm.TxPower = txPower;
 8011498:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801149c:	4b35      	ldr	r3, [pc, #212]	; (8011574 <SendFrameOnChannel+0x148>)
 801149e:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
    MacCtx.McpsConfirm.Channel = channel;
 80114a2:	79fb      	ldrb	r3, [r7, #7]
 80114a4:	4a33      	ldr	r2, [pc, #204]	; (8011574 <SendFrameOnChannel+0x148>)
 80114a6:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 80114aa:	4b32      	ldr	r3, [pc, #200]	; (8011574 <SendFrameOnChannel+0x148>)
 80114ac:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80114b0:	4a30      	ldr	r2, [pc, #192]	; (8011574 <SendFrameOnChannel+0x148>)
 80114b2:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 80114b6:	4b2f      	ldr	r3, [pc, #188]	; (8011574 <SendFrameOnChannel+0x148>)
 80114b8:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80114bc:	4a2d      	ldr	r2, [pc, #180]	; (8011574 <SendFrameOnChannel+0x148>)
 80114be:	f8c2 345c 	str.w	r3, [r2, #1116]	; 0x45c

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 80114c2:	f001 ff34 	bl	801332e <LoRaMacClassBIsBeaconModeActive>
 80114c6:	4603      	mov	r3, r0
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d00b      	beq.n	80114e4 <SendFrameOnChannel+0xb8>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 80114cc:	4b29      	ldr	r3, [pc, #164]	; (8011574 <SendFrameOnChannel+0x148>)
 80114ce:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80114d2:	4618      	mov	r0, r3
 80114d4:	f001 ff96 	bl	8013404 <LoRaMacClassBIsUplinkCollision>
 80114d8:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 80114da:	6a3b      	ldr	r3, [r7, #32]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d001      	beq.n	80114e4 <SendFrameOnChannel+0xb8>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 80114e0:	2310      	movs	r3, #16
 80114e2:	e040      	b.n	8011566 <SendFrameOnChannel+0x13a>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80114e4:	4b22      	ldr	r3, [pc, #136]	; (8011570 <SendFrameOnChannel+0x144>)
 80114e6:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80114ea:	2b01      	cmp	r3, #1
 80114ec:	d101      	bne.n	80114f2 <SendFrameOnChannel+0xc6>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 80114ee:	f001 ff93 	bl	8013418 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 80114f2:	f001 ff2d 	bl	8013350 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 80114f6:	4b1e      	ldr	r3, [pc, #120]	; (8011570 <SendFrameOnChannel+0x144>)
 80114f8:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80114fc:	b2db      	uxtb	r3, r3
 80114fe:	4a1d      	ldr	r2, [pc, #116]	; (8011574 <SendFrameOnChannel+0x148>)
 8011500:	f892 241f 	ldrb.w	r2, [r2, #1055]	; 0x41f
 8011504:	4611      	mov	r1, r2
 8011506:	4618      	mov	r0, r3
 8011508:	f7ff fc64 	bl	8010dd4 <SecureFrame>
 801150c:	4603      	mov	r3, r0
 801150e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 8011512:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011516:	2b00      	cmp	r3, #0
 8011518:	d002      	beq.n	8011520 <SendFrameOnChannel+0xf4>
    {
        return status;
 801151a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801151e:	e022      	b.n	8011566 <SendFrameOnChannel+0x13a>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011520:	4b14      	ldr	r3, [pc, #80]	; (8011574 <SendFrameOnChannel+0x148>)
 8011522:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011526:	f043 0302 	orr.w	r3, r3, #2
 801152a:	4a12      	ldr	r2, [pc, #72]	; (8011574 <SendFrameOnChannel+0x148>)
 801152c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.ChannelsNbTransCounter++;
 8011530:	4b10      	ldr	r3, [pc, #64]	; (8011574 <SendFrameOnChannel+0x148>)
 8011532:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8011536:	3301      	adds	r3, #1
 8011538:	b2da      	uxtb	r2, r3
 801153a:	4b0e      	ldr	r3, [pc, #56]	; (8011574 <SendFrameOnChannel+0x148>)
 801153c:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 8011540:	4b0c      	ldr	r3, [pc, #48]	; (8011574 <SendFrameOnChannel+0x148>)
 8011542:	f893 241c 	ldrb.w	r2, [r3, #1052]	; 0x41c
 8011546:	4b0b      	ldr	r3, [pc, #44]	; (8011574 <SendFrameOnChannel+0x148>)
 8011548:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
    MacCtx.ResponseTimeoutStartTime = 0;
 801154c:	4b09      	ldr	r3, [pc, #36]	; (8011574 <SendFrameOnChannel+0x148>)
 801154e:	2200      	movs	r2, #0
 8011550:	f8c3 249c 	str.w	r2, [r3, #1180]	; 0x49c
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8011554:	4b09      	ldr	r3, [pc, #36]	; (801157c <SendFrameOnChannel+0x150>)
 8011556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011558:	4a06      	ldr	r2, [pc, #24]	; (8011574 <SendFrameOnChannel+0x148>)
 801155a:	8812      	ldrh	r2, [r2, #0]
 801155c:	b2d2      	uxtb	r2, r2
 801155e:	4611      	mov	r1, r2
 8011560:	4807      	ldr	r0, [pc, #28]	; (8011580 <SendFrameOnChannel+0x154>)
 8011562:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8011564:	2300      	movs	r3, #0
}
 8011566:	4618      	mov	r0, r3
 8011568:	3728      	adds	r7, #40	; 0x28
 801156a:	46bd      	mov	sp, r7
 801156c:	bd80      	pop	{r7, pc}
 801156e:	bf00      	nop
 8011570:	20000c9c 	.word	0x20000c9c
 8011574:	2000077c 	.word	0x2000077c
 8011578:	20000b9c 	.word	0x20000b9c
 801157c:	0801ef30 	.word	0x0801ef30
 8011580:	2000077e 	.word	0x2000077e

08011584 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8011584:	b580      	push	{r7, lr}
 8011586:	b082      	sub	sp, #8
 8011588:	af00      	add	r7, sp, #0
 801158a:	4603      	mov	r3, r0
 801158c:	6039      	str	r1, [r7, #0]
 801158e:	80fb      	strh	r3, [r7, #6]
 8011590:	4613      	mov	r3, r2
 8011592:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8011594:	4b09      	ldr	r3, [pc, #36]	; (80115bc <SetTxContinuousWave+0x38>)
 8011596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011598:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801159c:	88fa      	ldrh	r2, [r7, #6]
 801159e:	6838      	ldr	r0, [r7, #0]
 80115a0:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80115a2:	4b07      	ldr	r3, [pc, #28]	; (80115c0 <SetTxContinuousWave+0x3c>)
 80115a4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80115a8:	f043 0302 	orr.w	r3, r3, #2
 80115ac:	4a04      	ldr	r2, [pc, #16]	; (80115c0 <SetTxContinuousWave+0x3c>)
 80115ae:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 80115b2:	2300      	movs	r3, #0
}
 80115b4:	4618      	mov	r0, r3
 80115b6:	3708      	adds	r7, #8
 80115b8:	46bd      	mov	sp, r7
 80115ba:	bd80      	pop	{r7, pc}
 80115bc:	0801ef30 	.word	0x0801ef30
 80115c0:	2000077c 	.word	0x2000077c

080115c4 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 80115c4:	b580      	push	{r7, lr}
 80115c6:	b082      	sub	sp, #8
 80115c8:	af00      	add	r7, sp, #0
    uint32_t crc = 0;
 80115ca:	2300      	movs	r3, #0
 80115cc:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 80115ce:	4b3e      	ldr	r3, [pc, #248]	; (80116c8 <RestoreNvmData+0x104>)
 80115d0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80115d4:	2b01      	cmp	r3, #1
 80115d6:	d001      	beq.n	80115dc <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 80115d8:	2301      	movs	r3, #1
 80115da:	e071      	b.n	80116c0 <RestoreNvmData+0xfc>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 80115dc:	2124      	movs	r1, #36	; 0x24
 80115de:	483b      	ldr	r0, [pc, #236]	; (80116cc <RestoreNvmData+0x108>)
 80115e0:	f007 fc28 	bl	8018e34 <Crc32>
 80115e4:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 80115e6:	4b39      	ldr	r3, [pc, #228]	; (80116cc <RestoreNvmData+0x108>)
 80115e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115ea:	687a      	ldr	r2, [r7, #4]
 80115ec:	429a      	cmp	r2, r3
 80115ee:	d001      	beq.n	80115f4 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80115f0:	2317      	movs	r3, #23
 80115f2:	e065      	b.n	80116c0 <RestoreNvmData+0xfc>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 80115f4:	2114      	movs	r1, #20
 80115f6:	4836      	ldr	r0, [pc, #216]	; (80116d0 <RestoreNvmData+0x10c>)
 80115f8:	f007 fc1c 	bl	8018e34 <Crc32>
 80115fc:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 80115fe:	4b33      	ldr	r3, [pc, #204]	; (80116cc <RestoreNvmData+0x108>)
 8011600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011602:	687a      	ldr	r2, [r7, #4]
 8011604:	429a      	cmp	r2, r3
 8011606:	d001      	beq.n	801160c <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011608:	2317      	movs	r3, #23
 801160a:	e059      	b.n	80116c0 <RestoreNvmData+0xfc>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 801160c:	21e0      	movs	r1, #224	; 0xe0
 801160e:	4831      	ldr	r0, [pc, #196]	; (80116d4 <RestoreNvmData+0x110>)
 8011610:	f007 fc10 	bl	8018e34 <Crc32>
 8011614:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8011616:	4b2d      	ldr	r3, [pc, #180]	; (80116cc <RestoreNvmData+0x108>)
 8011618:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 801161c:	687a      	ldr	r2, [r7, #4]
 801161e:	429a      	cmp	r2, r3
 8011620:	d001      	beq.n	8011626 <RestoreNvmData+0x62>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011622:	2317      	movs	r3, #23
 8011624:	e04c      	b.n	80116c0 <RestoreNvmData+0xfc>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8011626:	21bc      	movs	r1, #188	; 0xbc
 8011628:	482b      	ldr	r0, [pc, #172]	; (80116d8 <RestoreNvmData+0x114>)
 801162a:	f007 fc03 	bl	8018e34 <Crc32>
 801162e:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 8011630:	4b26      	ldr	r3, [pc, #152]	; (80116cc <RestoreNvmData+0x108>)
 8011632:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8011636:	687a      	ldr	r2, [r7, #4]
 8011638:	429a      	cmp	r2, r3
 801163a:	d001      	beq.n	8011640 <RestoreNvmData+0x7c>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801163c:	2317      	movs	r3, #23
 801163e:	e03f      	b.n	80116c0 <RestoreNvmData+0xfc>
    }

    // Region
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 8011640:	2110      	movs	r1, #16
 8011642:	4826      	ldr	r0, [pc, #152]	; (80116dc <RestoreNvmData+0x118>)
 8011644:	f007 fbf6 	bl	8018e34 <Crc32>
 8011648:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 801164a:	4b20      	ldr	r3, [pc, #128]	; (80116cc <RestoreNvmData+0x108>)
 801164c:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8011650:	687a      	ldr	r2, [r7, #4]
 8011652:	429a      	cmp	r2, r3
 8011654:	d001      	beq.n	801165a <RestoreNvmData+0x96>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011656:	2317      	movs	r3, #23
 8011658:	e032      	b.n	80116c0 <RestoreNvmData+0xfc>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 801165a:	2114      	movs	r1, #20
 801165c:	4820      	ldr	r0, [pc, #128]	; (80116e0 <RestoreNvmData+0x11c>)
 801165e:	f007 fbe9 	bl	8018e34 <Crc32>
 8011662:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 8011664:	4b19      	ldr	r3, [pc, #100]	; (80116cc <RestoreNvmData+0x108>)
 8011666:	f8d3 3588 	ldr.w	r3, [r3, #1416]	; 0x588
 801166a:	687a      	ldr	r2, [r7, #4]
 801166c:	429a      	cmp	r2, r3
 801166e:	d001      	beq.n	8011674 <RestoreNvmData+0xb0>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011670:	2317      	movs	r3, #23
 8011672:	e025      	b.n	80116c0 <RestoreNvmData+0xfc>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 8011674:	f240 528c 	movw	r2, #1420	; 0x58c
 8011678:	4914      	ldr	r1, [pc, #80]	; (80116cc <RestoreNvmData+0x108>)
 801167a:	481a      	ldr	r0, [pc, #104]	; (80116e4 <RestoreNvmData+0x120>)
 801167c:	f007 fb85 	bl	8018d8a <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8011680:	f240 528c 	movw	r2, #1420	; 0x58c
 8011684:	2100      	movs	r1, #0
 8011686:	4811      	ldr	r0, [pc, #68]	; (80116cc <RestoreNvmData+0x108>)
 8011688:	f007 fbba 	bl	8018e00 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801168c:	4b0e      	ldr	r3, [pc, #56]	; (80116c8 <RestoreNvmData+0x104>)
 801168e:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 8011692:	4b0d      	ldr	r3, [pc, #52]	; (80116c8 <RestoreNvmData+0x104>)
 8011694:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8011698:	4b12      	ldr	r3, [pc, #72]	; (80116e4 <RestoreNvmData+0x120>)
 801169a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801169c:	4a0a      	ldr	r2, [pc, #40]	; (80116c8 <RestoreNvmData+0x104>)
 801169e:	f8c2 33ec 	str.w	r3, [r2, #1004]	; 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80116a2:	4b10      	ldr	r3, [pc, #64]	; (80116e4 <RestoreNvmData+0x120>)
 80116a4:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 80116a8:	4b07      	ldr	r3, [pc, #28]	; (80116c8 <RestoreNvmData+0x104>)
 80116aa:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80116ae:	4b06      	ldr	r3, [pc, #24]	; (80116c8 <RestoreNvmData+0x104>)
 80116b0:	2201      	movs	r2, #1
 80116b2:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80116b6:	4b04      	ldr	r3, [pc, #16]	; (80116c8 <RestoreNvmData+0x104>)
 80116b8:	2202      	movs	r2, #2
 80116ba:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

    return LORAMAC_STATUS_OK;
 80116be:	2300      	movs	r3, #0
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	3708      	adds	r7, #8
 80116c4:	46bd      	mov	sp, r7
 80116c6:	bd80      	pop	{r7, pc}
 80116c8:	2000077c 	.word	0x2000077c
 80116cc:	20001228 	.word	0x20001228
 80116d0:	20001250 	.word	0x20001250
 80116d4:	20001268 	.word	0x20001268
 80116d8:	2000134c 	.word	0x2000134c
 80116dc:	2000140c 	.word	0x2000140c
 80116e0:	2000179c 	.word	0x2000179c
 80116e4:	20000c9c 	.word	0x20000c9c

080116e8 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 80116e8:	b480      	push	{r7}
 80116ea:	b083      	sub	sp, #12
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	6078      	str	r0, [r7, #4]
 80116f0:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d002      	beq.n	80116fe <DetermineFrameType+0x16>
 80116f8:	683b      	ldr	r3, [r7, #0]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d101      	bne.n	8011702 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80116fe:	2303      	movs	r3, #3
 8011700:	e03b      	b.n	801177a <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	7b1b      	ldrb	r3, [r3, #12]
 8011706:	f003 030f 	and.w	r3, r3, #15
 801170a:	b2db      	uxtb	r3, r3
 801170c:	2b00      	cmp	r3, #0
 801170e:	d008      	beq.n	8011722 <DetermineFrameType+0x3a>
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011716:	2b00      	cmp	r3, #0
 8011718:	d003      	beq.n	8011722 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 801171a:	683b      	ldr	r3, [r7, #0]
 801171c:	2200      	movs	r2, #0
 801171e:	701a      	strb	r2, [r3, #0]
 8011720:	e02a      	b.n	8011778 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011728:	2b00      	cmp	r3, #0
 801172a:	d103      	bne.n	8011734 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 801172c:	683b      	ldr	r3, [r7, #0]
 801172e:	2201      	movs	r2, #1
 8011730:	701a      	strb	r2, [r3, #0]
 8011732:	e021      	b.n	8011778 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	7b1b      	ldrb	r3, [r3, #12]
 8011738:	f003 030f 	and.w	r3, r3, #15
 801173c:	b2db      	uxtb	r3, r3
 801173e:	2b00      	cmp	r3, #0
 8011740:	d108      	bne.n	8011754 <DetermineFrameType+0x6c>
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011748:	2b00      	cmp	r3, #0
 801174a:	d103      	bne.n	8011754 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 801174c:	683b      	ldr	r3, [r7, #0]
 801174e:	2202      	movs	r2, #2
 8011750:	701a      	strb	r2, [r3, #0]
 8011752:	e011      	b.n	8011778 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	7b1b      	ldrb	r3, [r3, #12]
 8011758:	f003 030f 	and.w	r3, r3, #15
 801175c:	b2db      	uxtb	r3, r3
 801175e:	2b00      	cmp	r3, #0
 8011760:	d108      	bne.n	8011774 <DetermineFrameType+0x8c>
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011768:	2b00      	cmp	r3, #0
 801176a:	d003      	beq.n	8011774 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	2203      	movs	r2, #3
 8011770:	701a      	strb	r2, [r3, #0]
 8011772:	e001      	b.n	8011778 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8011774:	2318      	movs	r3, #24
 8011776:	e000      	b.n	801177a <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8011778:	2300      	movs	r3, #0
}
 801177a:	4618      	mov	r0, r3
 801177c:	370c      	adds	r7, #12
 801177e:	46bd      	mov	sp, r7
 8011780:	bc80      	pop	{r7}
 8011782:	4770      	bx	lr

08011784 <CheckRetrans>:
    }
    return false;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 8011784:	b480      	push	{r7}
 8011786:	b083      	sub	sp, #12
 8011788:	af00      	add	r7, sp, #0
 801178a:	4603      	mov	r3, r0
 801178c:	460a      	mov	r2, r1
 801178e:	71fb      	strb	r3, [r7, #7]
 8011790:	4613      	mov	r3, r2
 8011792:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 8011794:	79fa      	ldrb	r2, [r7, #7]
 8011796:	79bb      	ldrb	r3, [r7, #6]
 8011798:	429a      	cmp	r2, r3
 801179a:	d301      	bcc.n	80117a0 <CheckRetrans+0x1c>
    {
        return true;
 801179c:	2301      	movs	r3, #1
 801179e:	e000      	b.n	80117a2 <CheckRetrans+0x1e>
    }
    return false;
 80117a0:	2300      	movs	r3, #0
}
 80117a2:	4618      	mov	r0, r3
 80117a4:	370c      	adds	r7, #12
 80117a6:	46bd      	mov	sp, r7
 80117a8:	bc80      	pop	{r7}
 80117aa:	4770      	bx	lr

080117ac <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80117b0:	4b12      	ldr	r3, [pc, #72]	; (80117fc <CheckRetransUnconfirmedUplink+0x50>)
 80117b2:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 80117b6:	4a12      	ldr	r2, [pc, #72]	; (8011800 <CheckRetransUnconfirmedUplink+0x54>)
 80117b8:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80117bc:	4611      	mov	r1, r2
 80117be:	4618      	mov	r0, r3
 80117c0:	f7ff ffe0 	bl	8011784 <CheckRetrans>
 80117c4:	4603      	mov	r3, r0
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d001      	beq.n	80117ce <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80117ca:	2301      	movs	r3, #1
 80117cc:	e014      	b.n	80117f8 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80117ce:	4b0b      	ldr	r3, [pc, #44]	; (80117fc <CheckRetransUnconfirmedUplink+0x50>)
 80117d0:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 80117d4:	f003 0302 	and.w	r3, r3, #2
 80117d8:	b2db      	uxtb	r3, r3
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d00b      	beq.n	80117f6 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80117de:	4b07      	ldr	r3, [pc, #28]	; (80117fc <CheckRetransUnconfirmedUplink+0x50>)
 80117e0:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d004      	beq.n	80117f2 <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 80117e8:	4b04      	ldr	r3, [pc, #16]	; (80117fc <CheckRetransUnconfirmedUplink+0x50>)
 80117ea:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80117ee:	2b01      	cmp	r3, #1
 80117f0:	d101      	bne.n	80117f6 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 80117f2:	2301      	movs	r3, #1
 80117f4:	e000      	b.n	80117f8 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 80117f6:	2300      	movs	r3, #0
}
 80117f8:	4618      	mov	r0, r3
 80117fa:	bd80      	pop	{r7, pc}
 80117fc:	2000077c 	.word	0x2000077c
 8011800:	20000c9c 	.word	0x20000c9c

08011804 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8011804:	b580      	push	{r7, lr}
 8011806:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8011808:	4b10      	ldr	r3, [pc, #64]	; (801184c <CheckRetransConfirmedUplink+0x48>)
 801180a:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 801180e:	4a10      	ldr	r2, [pc, #64]	; (8011850 <CheckRetransConfirmedUplink+0x4c>)
 8011810:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8011814:	4611      	mov	r1, r2
 8011816:	4618      	mov	r0, r3
 8011818:	f7ff ffb4 	bl	8011784 <CheckRetrans>
 801181c:	4603      	mov	r3, r0
 801181e:	2b00      	cmp	r3, #0
 8011820:	d001      	beq.n	8011826 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8011822:	2301      	movs	r3, #1
 8011824:	e00f      	b.n	8011846 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8011826:	4b09      	ldr	r3, [pc, #36]	; (801184c <CheckRetransConfirmedUplink+0x48>)
 8011828:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 801182c:	f003 0302 	and.w	r3, r3, #2
 8011830:	b2db      	uxtb	r3, r3
 8011832:	2b00      	cmp	r3, #0
 8011834:	d006      	beq.n	8011844 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8011836:	4b05      	ldr	r3, [pc, #20]	; (801184c <CheckRetransConfirmedUplink+0x48>)
 8011838:	f893 3448 	ldrb.w	r3, [r3, #1096]	; 0x448
 801183c:	2b00      	cmp	r3, #0
 801183e:	d001      	beq.n	8011844 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 8011840:	2301      	movs	r3, #1
 8011842:	e000      	b.n	8011846 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8011844:	2300      	movs	r3, #0
}
 8011846:	4618      	mov	r0, r3
 8011848:	bd80      	pop	{r7, pc}
 801184a:	bf00      	nop
 801184c:	2000077c 	.word	0x2000077c
 8011850:	20000c9c 	.word	0x20000c9c

08011854 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8011854:	b480      	push	{r7}
 8011856:	b083      	sub	sp, #12
 8011858:	af00      	add	r7, sp, #0
 801185a:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011862:	d002      	beq.n	801186a <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	3301      	adds	r3, #1
 8011868:	607b      	str	r3, [r7, #4]
    }
    return counter;
 801186a:	687b      	ldr	r3, [r7, #4]
}
 801186c:	4618      	mov	r0, r3
 801186e:	370c      	adds	r7, #12
 8011870:	46bd      	mov	sp, r7
 8011872:	bc80      	pop	{r7}
 8011874:	4770      	bx	lr
	...

08011878 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8011878:	b580      	push	{r7, lr}
 801187a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801187c:	4b1a      	ldr	r3, [pc, #104]	; (80118e8 <StopRetransmission+0x70>)
 801187e:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8011882:	f003 0302 	and.w	r3, r3, #2
 8011886:	b2db      	uxtb	r3, r3
 8011888:	2b00      	cmp	r3, #0
 801188a:	d009      	beq.n	80118a0 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 801188c:	4b16      	ldr	r3, [pc, #88]	; (80118e8 <StopRetransmission+0x70>)
 801188e:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8011892:	2b00      	cmp	r3, #0
 8011894:	d011      	beq.n	80118ba <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8011896:	4b14      	ldr	r3, [pc, #80]	; (80118e8 <StopRetransmission+0x70>)
 8011898:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 801189c:	2b01      	cmp	r3, #1
 801189e:	d00c      	beq.n	80118ba <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80118a0:	4b12      	ldr	r3, [pc, #72]	; (80118ec <StopRetransmission+0x74>)
 80118a2:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d007      	beq.n	80118ba <StopRetransmission+0x42>
        {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 80118aa:	4b10      	ldr	r3, [pc, #64]	; (80118ec <StopRetransmission+0x74>)
 80118ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118ae:	4618      	mov	r0, r3
 80118b0:	f7ff ffd0 	bl	8011854 <IncreaseAdrAckCounter>
 80118b4:	4603      	mov	r3, r0
 80118b6:	4a0d      	ldr	r2, [pc, #52]	; (80118ec <StopRetransmission+0x74>)
 80118b8:	6293      	str	r3, [r2, #40]	; 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80118ba:	4b0b      	ldr	r3, [pc, #44]	; (80118e8 <StopRetransmission+0x70>)
 80118bc:	2200      	movs	r2, #0
 80118be:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.NodeAckRequested = false;
 80118c2:	4b09      	ldr	r3, [pc, #36]	; (80118e8 <StopRetransmission+0x70>)
 80118c4:	2200      	movs	r2, #0
 80118c6:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 80118ca:	4b07      	ldr	r3, [pc, #28]	; (80118e8 <StopRetransmission+0x70>)
 80118cc:	2200      	movs	r2, #0
 80118ce:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80118d2:	4b05      	ldr	r3, [pc, #20]	; (80118e8 <StopRetransmission+0x70>)
 80118d4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80118d8:	f023 0302 	bic.w	r3, r3, #2
 80118dc:	4a02      	ldr	r2, [pc, #8]	; (80118e8 <StopRetransmission+0x70>)
 80118de:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 80118e2:	2301      	movs	r3, #1
}
 80118e4:	4618      	mov	r0, r3
 80118e6:	bd80      	pop	{r7, pc}
 80118e8:	2000077c 	.word	0x2000077c
 80118ec:	20000c9c 	.word	0x20000c9c

080118f0 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 80118f0:	b580      	push	{r7, lr}
 80118f2:	b082      	sub	sp, #8
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	4603      	mov	r3, r0
 80118f8:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 80118fa:	4b0b      	ldr	r3, [pc, #44]	; (8011928 <CallNvmDataChangeCallback+0x38>)
 80118fc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011900:	2b00      	cmp	r3, #0
 8011902:	d00c      	beq.n	801191e <CallNvmDataChangeCallback+0x2e>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8011904:	4b08      	ldr	r3, [pc, #32]	; (8011928 <CallNvmDataChangeCallback+0x38>)
 8011906:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801190a:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 801190c:	2b00      	cmp	r3, #0
 801190e:	d006      	beq.n	801191e <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8011910:	4b05      	ldr	r3, [pc, #20]	; (8011928 <CallNvmDataChangeCallback+0x38>)
 8011912:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011916:	68db      	ldr	r3, [r3, #12]
 8011918:	88fa      	ldrh	r2, [r7, #6]
 801191a:	4610      	mov	r0, r2
 801191c:	4798      	blx	r3
    }
}
 801191e:	bf00      	nop
 8011920:	3708      	adds	r7, #8
 8011922:	46bd      	mov	sp, r7
 8011924:	bd80      	pop	{r7, pc}
 8011926:	bf00      	nop
 8011928:	2000077c 	.word	0x2000077c

0801192c <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 801192c:	b480      	push	{r7}
 801192e:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011930:	4b0b      	ldr	r3, [pc, #44]	; (8011960 <IsRequestPending+0x34>)
 8011932:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8011936:	f003 0304 	and.w	r3, r3, #4
 801193a:	b2db      	uxtb	r3, r3
 801193c:	2b00      	cmp	r3, #0
 801193e:	d107      	bne.n	8011950 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8011940:	4b07      	ldr	r3, [pc, #28]	; (8011960 <IsRequestPending+0x34>)
 8011942:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8011946:	f003 0301 	and.w	r3, r3, #1
 801194a:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801194c:	2b00      	cmp	r3, #0
 801194e:	d001      	beq.n	8011954 <IsRequestPending+0x28>
    {
        return 1;
 8011950:	2301      	movs	r3, #1
 8011952:	e000      	b.n	8011956 <IsRequestPending+0x2a>
    }
    return 0;
 8011954:	2300      	movs	r3, #0
}
 8011956:	4618      	mov	r0, r3
 8011958:	46bd      	mov	sp, r7
 801195a:	bc80      	pop	{r7}
 801195c:	4770      	bx	lr
 801195e:	bf00      	nop
 8011960:	2000077c 	.word	0x2000077c

08011964 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8011964:	b590      	push	{r4, r7, lr}
 8011966:	b091      	sub	sp, #68	; 0x44
 8011968:	af02      	add	r7, sp, #8
 801196a:	6178      	str	r0, [r7, #20]
 801196c:	6139      	str	r1, [r7, #16]
 801196e:	4613      	mov	r3, r2
 8011970:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 8011972:	697b      	ldr	r3, [r7, #20]
 8011974:	2b00      	cmp	r3, #0
 8011976:	d002      	beq.n	801197e <LoRaMacInitialization+0x1a>
 8011978:	693b      	ldr	r3, [r7, #16]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d101      	bne.n	8011982 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801197e:	2303      	movs	r3, #3
 8011980:	e27c      	b.n	8011e7c <LoRaMacInitialization+0x518>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8011982:	697b      	ldr	r3, [r7, #20]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d00b      	beq.n	80119a2 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 801198a:	697b      	ldr	r3, [r7, #20]
 801198c:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801198e:	2b00      	cmp	r3, #0
 8011990:	d007      	beq.n	80119a2 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8011992:	697b      	ldr	r3, [r7, #20]
 8011994:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8011996:	2b00      	cmp	r3, #0
 8011998:	d003      	beq.n	80119a2 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 801199a:	697b      	ldr	r3, [r7, #20]
 801199c:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d101      	bne.n	80119a6 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80119a2:	2303      	movs	r3, #3
 80119a4:	e26a      	b.n	8011e7c <LoRaMacInitialization+0x518>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 80119a6:	7bfb      	ldrb	r3, [r7, #15]
 80119a8:	4618      	mov	r0, r3
 80119aa:	f003 fbdb 	bl	8015164 <RegionIsActive>
 80119ae:	4603      	mov	r3, r0
 80119b0:	f083 0301 	eor.w	r3, r3, #1
 80119b4:	b2db      	uxtb	r3, r3
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d001      	beq.n	80119be <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80119ba:	2309      	movs	r3, #9
 80119bc:	e25e      	b.n	8011e7c <LoRaMacInitialization+0x518>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 80119be:	6978      	ldr	r0, [r7, #20]
 80119c0:	f002 f882 	bl	8013ac8 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 80119c4:	f240 528c 	movw	r2, #1420	; 0x58c
 80119c8:	2100      	movs	r1, #0
 80119ca:	48c7      	ldr	r0, [pc, #796]	; (8011ce8 <LoRaMacInitialization+0x384>)
 80119cc:	f007 fa18 	bl	8018e00 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80119d0:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 80119d4:	2100      	movs	r1, #0
 80119d6:	48c5      	ldr	r0, [pc, #788]	; (8011cec <LoRaMacInitialization+0x388>)
 80119d8:	f007 fa12 	bl	8018e00 <memset1>
    // Set non zero variables to its default value
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 80119dc:	4ac2      	ldr	r2, [pc, #776]	; (8011ce8 <LoRaMacInitialization+0x384>)
 80119de:	7bfb      	ldrb	r3, [r7, #15]
 80119e0:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 80119e4:	4bc0      	ldr	r3, [pc, #768]	; (8011ce8 <LoRaMacInitialization+0x384>)
 80119e6:	2200      	movs	r2, #0
 80119e8:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 80119ec:	4bbe      	ldr	r3, [pc, #760]	; (8011ce8 <LoRaMacInitialization+0x384>)
 80119ee:	2200      	movs	r2, #0
 80119f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 80119f4:	4bbc      	ldr	r3, [pc, #752]	; (8011ce8 <LoRaMacInitialization+0x384>)
 80119f6:	4abe      	ldr	r2, [pc, #760]	; (8011cf0 <LoRaMacInitialization+0x38c>)
 80119f8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80119fc:	2300      	movs	r3, #0
 80119fe:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011a02:	4bbc      	ldr	r3, [pc, #752]	; (8011cf4 <LoRaMacInitialization+0x390>)
 8011a04:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011a06:	4bbc      	ldr	r3, [pc, #752]	; (8011cf8 <LoRaMacInitialization+0x394>)
 8011a08:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 8011a0a:	4bbc      	ldr	r3, [pc, #752]	; (8011cfc <LoRaMacInitialization+0x398>)
 8011a0c:	627b      	str	r3, [r7, #36]	; 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011a0e:	4bb6      	ldr	r3, [pc, #728]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011a10:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011a14:	f107 021c 	add.w	r2, r7, #28
 8011a18:	4611      	mov	r1, r2
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	f003 fbef 	bl	80151fe <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8011a20:	230f      	movs	r3, #15
 8011a22:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a26:	4bb0      	ldr	r3, [pc, #704]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011a28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011a2c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011a30:	4611      	mov	r1, r2
 8011a32:	4618      	mov	r0, r3
 8011a34:	f003 fbab 	bl	801518e <RegionGetPhyParam>
 8011a38:	4603      	mov	r3, r0
 8011a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8011a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	bf14      	ite	ne
 8011a42:	2301      	movne	r3, #1
 8011a44:	2300      	moveq	r3, #0
 8011a46:	b2da      	uxtb	r2, r3
 8011a48:	4ba7      	ldr	r3, [pc, #668]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011a4a:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8011a4e:	230a      	movs	r3, #10
 8011a50:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a54:	4ba4      	ldr	r3, [pc, #656]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011a56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011a5a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011a5e:	4611      	mov	r1, r2
 8011a60:	4618      	mov	r0, r3
 8011a62:	f003 fb94 	bl	801518e <RegionGetPhyParam>
 8011a66:	4603      	mov	r3, r0
 8011a68:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8011a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a6c:	b25a      	sxtb	r2, r3
 8011a6e:	4b9e      	ldr	r3, [pc, #632]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011a70:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8011a74:	2306      	movs	r3, #6
 8011a76:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a7a:	4b9b      	ldr	r3, [pc, #620]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011a7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011a80:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011a84:	4611      	mov	r1, r2
 8011a86:	4618      	mov	r0, r3
 8011a88:	f003 fb81 	bl	801518e <RegionGetPhyParam>
 8011a8c:	4603      	mov	r3, r0
 8011a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8011a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a92:	b25a      	sxtb	r2, r3
 8011a94:	4b94      	ldr	r3, [pc, #592]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011a96:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8011a9a:	2310      	movs	r3, #16
 8011a9c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011aa0:	4b91      	ldr	r3, [pc, #580]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011aa2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011aa6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011aaa:	4611      	mov	r1, r2
 8011aac:	4618      	mov	r0, r3
 8011aae:	f003 fb6e 	bl	801518e <RegionGetPhyParam>
 8011ab2:	4603      	mov	r3, r0
 8011ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8011ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ab8:	4a8b      	ldr	r2, [pc, #556]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011aba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8011abe:	2311      	movs	r3, #17
 8011ac0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011ac4:	4b88      	ldr	r3, [pc, #544]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011ac6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011aca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011ace:	4611      	mov	r1, r2
 8011ad0:	4618      	mov	r0, r3
 8011ad2:	f003 fb5c 	bl	801518e <RegionGetPhyParam>
 8011ad6:	4603      	mov	r3, r0
 8011ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8011ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011adc:	4a82      	ldr	r2, [pc, #520]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011ade:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8011ae2:	2312      	movs	r3, #18
 8011ae4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011ae8:	4b7f      	ldr	r3, [pc, #508]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011aea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011aee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011af2:	4611      	mov	r1, r2
 8011af4:	4618      	mov	r0, r3
 8011af6:	f003 fb4a 	bl	801518e <RegionGetPhyParam>
 8011afa:	4603      	mov	r3, r0
 8011afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8011afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b00:	4a79      	ldr	r2, [pc, #484]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b02:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8011b06:	2313      	movs	r3, #19
 8011b08:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b0c:	4b76      	ldr	r3, [pc, #472]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011b12:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011b16:	4611      	mov	r1, r2
 8011b18:	4618      	mov	r0, r3
 8011b1a:	f003 fb38 	bl	801518e <RegionGetPhyParam>
 8011b1e:	4603      	mov	r3, r0
 8011b20:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8011b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b24:	4a70      	ldr	r2, [pc, #448]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b26:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8011b2a:	2314      	movs	r3, #20
 8011b2c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b30:	4b6d      	ldr	r3, [pc, #436]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011b36:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011b3a:	4611      	mov	r1, r2
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	f003 fb26 	bl	801518e <RegionGetPhyParam>
 8011b42:	4603      	mov	r3, r0
 8011b44:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8011b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b48:	4a67      	ldr	r2, [pc, #412]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b4a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8011b4e:	2316      	movs	r3, #22
 8011b50:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b54:	4b64      	ldr	r3, [pc, #400]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011b5a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011b5e:	4611      	mov	r1, r2
 8011b60:	4618      	mov	r0, r3
 8011b62:	f003 fb14 	bl	801518e <RegionGetPhyParam>
 8011b66:	4603      	mov	r3, r0
 8011b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8011b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b6c:	b2da      	uxtb	r2, r3
 8011b6e:	4b5e      	ldr	r3, [pc, #376]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b70:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8011b74:	2317      	movs	r3, #23
 8011b76:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b7a:	4b5b      	ldr	r3, [pc, #364]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011b80:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011b84:	4611      	mov	r1, r2
 8011b86:	4618      	mov	r0, r3
 8011b88:	f003 fb01 	bl	801518e <RegionGetPhyParam>
 8011b8c:	4603      	mov	r3, r0
 8011b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8011b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b92:	4a55      	ldr	r2, [pc, #340]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b94:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8011b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b9a:	4a53      	ldr	r2, [pc, #332]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011b9c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8011ba0:	2318      	movs	r3, #24
 8011ba2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011ba6:	4b50      	ldr	r3, [pc, #320]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011ba8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011bac:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011bb0:	4611      	mov	r1, r2
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	f003 faeb 	bl	801518e <RegionGetPhyParam>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8011bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bbe:	b2da      	uxtb	r2, r3
 8011bc0:	4b49      	ldr	r3, [pc, #292]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011bc2:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8011bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bc8:	b2da      	uxtb	r2, r3
 8011bca:	4b47      	ldr	r3, [pc, #284]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011bcc:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8011bd0:	231d      	movs	r3, #29
 8011bd2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011bd6:	4b44      	ldr	r3, [pc, #272]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011bd8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011bdc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011be0:	4611      	mov	r1, r2
 8011be2:	4618      	mov	r0, r3
 8011be4:	f003 fad3 	bl	801518e <RegionGetPhyParam>
 8011be8:	4603      	mov	r3, r0
 8011bea:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8011bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bee:	b2da      	uxtb	r2, r3
 8011bf0:	4b3d      	ldr	r3, [pc, #244]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011bf2:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8011bf6:	231e      	movs	r3, #30
 8011bf8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011bfc:	4b3a      	ldr	r3, [pc, #232]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011bfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c02:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011c06:	4611      	mov	r1, r2
 8011c08:	4618      	mov	r0, r3
 8011c0a:	f003 fac0 	bl	801518e <RegionGetPhyParam>
 8011c0e:	4603      	mov	r3, r0
 8011c10:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8011c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c14:	b2da      	uxtb	r2, r3
 8011c16:	4b34      	ldr	r3, [pc, #208]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011c18:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8011c1c:	231f      	movs	r3, #31
 8011c1e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c22:	4b31      	ldr	r3, [pc, #196]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011c24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c28:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011c2c:	4611      	mov	r1, r2
 8011c2e:	4618      	mov	r0, r3
 8011c30:	f003 faad 	bl	801518e <RegionGetPhyParam>
 8011c34:	4603      	mov	r3, r0
 8011c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8011c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c3a:	4a2b      	ldr	r2, [pc, #172]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011c3c:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8011c40:	2320      	movs	r3, #32
 8011c42:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c46:	4b28      	ldr	r3, [pc, #160]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011c48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c4c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011c50:	4611      	mov	r1, r2
 8011c52:	4618      	mov	r0, r3
 8011c54:	f003 fa9b 	bl	801518e <RegionGetPhyParam>
 8011c58:	4603      	mov	r3, r0
 8011c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8011c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c5e:	4a22      	ldr	r2, [pc, #136]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011c60:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8011c64:	230b      	movs	r3, #11
 8011c66:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c6a:	4b1f      	ldr	r3, [pc, #124]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011c6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c70:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011c74:	4611      	mov	r1, r2
 8011c76:	4618      	mov	r0, r3
 8011c78:	f003 fa89 	bl	801518e <RegionGetPhyParam>
 8011c7c:	4603      	mov	r3, r0
 8011c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    MacCtx.AdrAckLimit = phyParam.Value;
 8011c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c82:	b29a      	uxth	r2, r3
 8011c84:	4b19      	ldr	r3, [pc, #100]	; (8011cec <LoRaMacInitialization+0x388>)
 8011c86:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8011c8a:	230c      	movs	r3, #12
 8011c8c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c90:	4b15      	ldr	r3, [pc, #84]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011c92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c96:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011c9a:	4611      	mov	r1, r2
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	f003 fa76 	bl	801518e <RegionGetPhyParam>
 8011ca2:	4603      	mov	r3, r0
 8011ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
    MacCtx.AdrAckDelay = phyParam.Value;
 8011ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ca8:	b29a      	uxth	r2, r3
 8011caa:	4b10      	ldr	r3, [pc, #64]	; (8011cec <LoRaMacInitialization+0x388>)
 8011cac:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8011cb0:	4b0d      	ldr	r3, [pc, #52]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011cb2:	2201      	movs	r2, #1
 8011cb4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8011cb8:	4b0b      	ldr	r3, [pc, #44]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011cba:	220a      	movs	r2, #10
 8011cbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8011cc0:	4b09      	ldr	r3, [pc, #36]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011cc2:	2206      	movs	r2, #6
 8011cc4:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8011cc8:	4b07      	ldr	r3, [pc, #28]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011cce:	4a06      	ldr	r2, [pc, #24]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011cd0:	6453      	str	r3, [r2, #68]	; 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8011cd2:	4b05      	ldr	r3, [pc, #20]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011cd4:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8011cd8:	4b03      	ldr	r3, [pc, #12]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011cda:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8011cde:	4b02      	ldr	r3, [pc, #8]	; (8011ce8 <LoRaMacInitialization+0x384>)
 8011ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011ce4:	e00c      	b.n	8011d00 <LoRaMacInitialization+0x39c>
 8011ce6:	bf00      	nop
 8011ce8:	20000c9c 	.word	0x20000c9c
 8011cec:	2000077c 	.word	0x2000077c
 8011cf0:	01000400 	.word	0x01000400
 8011cf4:	20000e80 	.word	0x20000e80
 8011cf8:	20000e94 	.word	0x20000e94
 8011cfc:	200017b4 	.word	0x200017b4
 8011d00:	4a60      	ldr	r2, [pc, #384]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d02:	64d3      	str	r3, [r2, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8011d04:	4b5f      	ldr	r3, [pc, #380]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011d0a:	4a5e      	ldr	r2, [pc, #376]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d0c:	6513      	str	r3, [r2, #80]	; 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8011d0e:	4b5d      	ldr	r3, [pc, #372]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011d14:	4a5b      	ldr	r2, [pc, #364]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d16:	6553      	str	r3, [r2, #84]	; 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8011d18:	4b5a      	ldr	r3, [pc, #360]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8011d1e:	4a59      	ldr	r2, [pc, #356]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d20:	6593      	str	r3, [r2, #88]	; 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8011d22:	4b58      	ldr	r3, [pc, #352]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d24:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8011d28:	4a56      	ldr	r2, [pc, #344]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d2a:	65d3      	str	r3, [r2, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8011d2c:	4b55      	ldr	r3, [pc, #340]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d2e:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8011d32:	4b54      	ldr	r3, [pc, #336]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d34:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8011d38:	4b52      	ldr	r3, [pc, #328]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d3a:	2201      	movs	r2, #1
 8011d3c:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8011d40:	4a51      	ldr	r2, [pc, #324]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011d42:	693b      	ldr	r3, [r7, #16]
 8011d44:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    ResetMacParameters( );
 8011d48:	f7ff f8d4 	bl	8010ef4 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8011d4c:	4b4d      	ldr	r3, [pc, #308]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d4e:	2201      	movs	r2, #1
 8011d50:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105

    MacCtx.MacPrimitives = primitives;
 8011d54:	4a4c      	ldr	r2, [pc, #304]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011d56:	697b      	ldr	r3, [r7, #20]
 8011d58:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 8011d5c:	4b4a      	ldr	r3, [pc, #296]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011d5e:	2200      	movs	r2, #0
 8011d60:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    MacCtx.MacState = LORAMAC_STOPPED;
 8011d64:	4b48      	ldr	r3, [pc, #288]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011d66:	2201      	movs	r2, #1
 8011d68:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8011d6c:	4b45      	ldr	r3, [pc, #276]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d6e:	2200      	movs	r2, #0
 8011d70:	62da      	str	r2, [r3, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011d72:	4b44      	ldr	r3, [pc, #272]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011d74:	2200      	movs	r2, #0
 8011d76:	631a      	str	r2, [r3, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8011d78:	2300      	movs	r3, #0
 8011d7a:	9300      	str	r3, [sp, #0]
 8011d7c:	4b43      	ldr	r3, [pc, #268]	; (8011e8c <LoRaMacInitialization+0x528>)
 8011d7e:	2200      	movs	r2, #0
 8011d80:	f04f 31ff 	mov.w	r1, #4294967295
 8011d84:	4842      	ldr	r0, [pc, #264]	; (8011e90 <LoRaMacInitialization+0x52c>)
 8011d86:	f00a ff69 	bl	801cc5c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	9300      	str	r3, [sp, #0]
 8011d8e:	4b41      	ldr	r3, [pc, #260]	; (8011e94 <LoRaMacInitialization+0x530>)
 8011d90:	2200      	movs	r2, #0
 8011d92:	f04f 31ff 	mov.w	r1, #4294967295
 8011d96:	4840      	ldr	r0, [pc, #256]	; (8011e98 <LoRaMacInitialization+0x534>)
 8011d98:	f00a ff60 	bl	801cc5c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	9300      	str	r3, [sp, #0]
 8011da0:	4b3e      	ldr	r3, [pc, #248]	; (8011e9c <LoRaMacInitialization+0x538>)
 8011da2:	2200      	movs	r2, #0
 8011da4:	f04f 31ff 	mov.w	r1, #4294967295
 8011da8:	483d      	ldr	r0, [pc, #244]	; (8011ea0 <LoRaMacInitialization+0x53c>)
 8011daa:	f00a ff57 	bl	801cc5c <UTIL_TIMER_Create>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8011dae:	2300      	movs	r3, #0
 8011db0:	9300      	str	r3, [sp, #0]
 8011db2:	4b3c      	ldr	r3, [pc, #240]	; (8011ea4 <LoRaMacInitialization+0x540>)
 8011db4:	2200      	movs	r2, #0
 8011db6:	f04f 31ff 	mov.w	r1, #4294967295
 8011dba:	483b      	ldr	r0, [pc, #236]	; (8011ea8 <LoRaMacInitialization+0x544>)
 8011dbc:	f00a ff4e 	bl	801cc5c <UTIL_TIMER_Create>
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8011dc0:	4c30      	ldr	r4, [pc, #192]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011dc2:	463b      	mov	r3, r7
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	f00a fbc1 	bl	801c54c <SysTimeGetMcuTime>
 8011dca:	f504 7388 	add.w	r3, r4, #272	; 0x110
 8011dce:	463a      	mov	r2, r7
 8011dd0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011dd4:	e883 0003 	stmia.w	r3, {r0, r1}

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8011dd8:	4b34      	ldr	r3, [pc, #208]	; (8011eac <LoRaMacInitialization+0x548>)
 8011dda:	2200      	movs	r2, #0
 8011ddc:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8011dde:	4b2a      	ldr	r3, [pc, #168]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011de0:	4a33      	ldr	r2, [pc, #204]	; (8011eb0 <LoRaMacInitialization+0x54c>)
 8011de2:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8011de6:	4b28      	ldr	r3, [pc, #160]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011de8:	4a32      	ldr	r2, [pc, #200]	; (8011eb4 <LoRaMacInitialization+0x550>)
 8011dea:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8011dee:	4b26      	ldr	r3, [pc, #152]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011df0:	4a31      	ldr	r2, [pc, #196]	; (8011eb8 <LoRaMacInitialization+0x554>)
 8011df2:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8011df6:	4b24      	ldr	r3, [pc, #144]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011df8:	4a30      	ldr	r2, [pc, #192]	; (8011ebc <LoRaMacInitialization+0x558>)
 8011dfa:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8011dfe:	4b22      	ldr	r3, [pc, #136]	; (8011e88 <LoRaMacInitialization+0x524>)
 8011e00:	4a2f      	ldr	r2, [pc, #188]	; (8011ec0 <LoRaMacInitialization+0x55c>)
 8011e02:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8011e06:	4b2f      	ldr	r3, [pc, #188]	; (8011ec4 <LoRaMacInitialization+0x560>)
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	482f      	ldr	r0, [pc, #188]	; (8011ec8 <LoRaMacInitialization+0x564>)
 8011e0c:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 8011e0e:	693b      	ldr	r3, [r7, #16]
 8011e10:	689b      	ldr	r3, [r3, #8]
 8011e12:	4619      	mov	r1, r3
 8011e14:	482d      	ldr	r0, [pc, #180]	; (8011ecc <LoRaMacInitialization+0x568>)
 8011e16:	f7fa fb87 	bl	800c528 <SecureElementInit>
 8011e1a:	4603      	mov	r3, r0
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d001      	beq.n	8011e24 <LoRaMacInitialization+0x4c0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e20:	2311      	movs	r3, #17
 8011e22:	e02b      	b.n	8011e7c <LoRaMacInitialization+0x518>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8011e24:	4817      	ldr	r0, [pc, #92]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011e26:	f002 fafb 	bl	8014420 <LoRaMacCryptoInit>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d001      	beq.n	8011e34 <LoRaMacInitialization+0x4d0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e30:	2311      	movs	r3, #17
 8011e32:	e023      	b.n	8011e7c <LoRaMacInitialization+0x518>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8011e34:	f001 fc1a 	bl	801366c <LoRaMacCommandsInit>
 8011e38:	4603      	mov	r3, r0
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d001      	beq.n	8011e42 <LoRaMacInitialization+0x4de>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011e3e:	2313      	movs	r3, #19
 8011e40:	e01c      	b.n	8011e7c <LoRaMacInitialization+0x518>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8011e42:	4823      	ldr	r0, [pc, #140]	; (8011ed0 <LoRaMacInitialization+0x56c>)
 8011e44:	f002 fb8c 	bl	8014560 <LoRaMacCryptoSetMulticastReference>
 8011e48:	4603      	mov	r3, r0
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d001      	beq.n	8011e52 <LoRaMacInitialization+0x4ee>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e4e:	2311      	movs	r3, #17
 8011e50:	e014      	b.n	8011e7c <LoRaMacInitialization+0x518>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8011e52:	4b1c      	ldr	r3, [pc, #112]	; (8011ec4 <LoRaMacInitialization+0x560>)
 8011e54:	695b      	ldr	r3, [r3, #20]
 8011e56:	4798      	blx	r3
 8011e58:	4603      	mov	r3, r0
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	f006 ff70 	bl	8018d40 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011e60:	4b18      	ldr	r3, [pc, #96]	; (8011ec4 <LoRaMacInitialization+0x560>)
 8011e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011e64:	4a07      	ldr	r2, [pc, #28]	; (8011e84 <LoRaMacInitialization+0x520>)
 8011e66:	f892 2105 	ldrb.w	r2, [r2, #261]	; 0x105
 8011e6a:	4610      	mov	r0, r2
 8011e6c:	4798      	blx	r3
    Radio.Sleep( );
 8011e6e:	4b15      	ldr	r3, [pc, #84]	; (8011ec4 <LoRaMacInitialization+0x560>)
 8011e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e72:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8011e74:	2001      	movs	r0, #1
 8011e76:	f7fd fad3 	bl	800f420 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8011e7a:	2300      	movs	r3, #0
}
 8011e7c:	4618      	mov	r0, r3
 8011e7e:	373c      	adds	r7, #60	; 0x3c
 8011e80:	46bd      	mov	sp, r7
 8011e82:	bd90      	pop	{r4, r7, pc}
 8011e84:	20000c9c 	.word	0x20000c9c
 8011e88:	2000077c 	.word	0x2000077c
 8011e8c:	0800f9d5 	.word	0x0800f9d5
 8011e90:	20000ae4 	.word	0x20000ae4
 8011e94:	0800fa65 	.word	0x0800fa65
 8011e98:	20000afc 	.word	0x20000afc
 8011e9c:	0800fadd 	.word	0x0800fadd
 8011ea0:	20000b14 	.word	0x20000b14
 8011ea4:	0800fb5d 	.word	0x0800fb5d
 8011ea8:	20000b80 	.word	0x20000b80
 8011eac:	20001844 	.word	0x20001844
 8011eb0:	0800e4d5 	.word	0x0800e4d5
 8011eb4:	0800e54d 	.word	0x0800e54d
 8011eb8:	0800e62d 	.word	0x0800e62d
 8011ebc:	0800e5e1 	.word	0x0800e5e1
 8011ec0:	0800e669 	.word	0x0800e669
 8011ec4:	0801ef30 	.word	0x0801ef30
 8011ec8:	20000ac8 	.word	0x20000ac8
 8011ecc:	20000dc0 	.word	0x20000dc0
 8011ed0:	20000d74 	.word	0x20000d74

08011ed4 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8011ed4:	b480      	push	{r7}
 8011ed6:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8011ed8:	4b04      	ldr	r3, [pc, #16]	; (8011eec <LoRaMacStart+0x18>)
 8011eda:	2200      	movs	r2, #0
 8011edc:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 8011ee0:	2300      	movs	r3, #0
}
 8011ee2:	4618      	mov	r0, r3
 8011ee4:	46bd      	mov	sp, r7
 8011ee6:	bc80      	pop	{r7}
 8011ee8:	4770      	bx	lr
 8011eea:	bf00      	nop
 8011eec:	2000077c 	.word	0x2000077c

08011ef0 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8011ef0:	b580      	push	{r7, lr}
 8011ef2:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8011ef4:	f7fd fa74 	bl	800f3e0 <LoRaMacIsBusy>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	f083 0301 	eor.w	r3, r3, #1
 8011efe:	b2db      	uxtb	r3, r3
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d005      	beq.n	8011f10 <LoRaMacStop+0x20>
    {
        MacCtx.MacState = LORAMAC_STOPPED;
 8011f04:	4b07      	ldr	r3, [pc, #28]	; (8011f24 <LoRaMacStop+0x34>)
 8011f06:	2201      	movs	r2, #1
 8011f08:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
        return LORAMAC_STATUS_OK;
 8011f0c:	2300      	movs	r3, #0
 8011f0e:	e007      	b.n	8011f20 <LoRaMacStop+0x30>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8011f10:	4b04      	ldr	r3, [pc, #16]	; (8011f24 <LoRaMacStop+0x34>)
 8011f12:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011f16:	2b01      	cmp	r3, #1
 8011f18:	d101      	bne.n	8011f1e <LoRaMacStop+0x2e>
    {
        return LORAMAC_STATUS_OK;
 8011f1a:	2300      	movs	r3, #0
 8011f1c:	e000      	b.n	8011f20 <LoRaMacStop+0x30>
    }
    return LORAMAC_STATUS_BUSY;
 8011f1e:	2301      	movs	r3, #1
}
 8011f20:	4618      	mov	r0, r3
 8011f22:	bd80      	pop	{r7, pc}
 8011f24:	2000077c 	.word	0x2000077c

08011f28 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8011f28:	b580      	push	{r7, lr}
 8011f2a:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8011f2c:	4812      	ldr	r0, [pc, #72]	; (8011f78 <LoRaMacHalt+0x50>)
 8011f2e:	f00a ff39 	bl	801cda4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 8011f32:	4812      	ldr	r0, [pc, #72]	; (8011f7c <LoRaMacHalt+0x54>)
 8011f34:	f00a ff36 	bl	801cda4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8011f38:	4811      	ldr	r0, [pc, #68]	; (8011f80 <LoRaMacHalt+0x58>)
 8011f3a:	f00a ff33 	bl	801cda4 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8011f3e:	4811      	ldr	r0, [pc, #68]	; (8011f84 <LoRaMacHalt+0x5c>)
 8011f40:	f00a ff30 	bl	801cda4 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8011f44:	f001 fa04 	bl	8013350 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8011f48:	4b0f      	ldr	r3, [pc, #60]	; (8011f88 <LoRaMacHalt+0x60>)
 8011f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f4c:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8011f4e:	4b0f      	ldr	r3, [pc, #60]	; (8011f8c <LoRaMacHalt+0x64>)
 8011f50:	2200      	movs	r2, #0
 8011f52:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    LoRaMacHandleNvm( &Nvm );
 8011f56:	480e      	ldr	r0, [pc, #56]	; (8011f90 <LoRaMacHalt+0x68>)
 8011f58:	f7fd fc18 	bl	800f78c <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8011f5c:	f240 528c 	movw	r2, #1420	; 0x58c
 8011f60:	490b      	ldr	r1, [pc, #44]	; (8011f90 <LoRaMacHalt+0x68>)
 8011f62:	480c      	ldr	r0, [pc, #48]	; (8011f94 <LoRaMacHalt+0x6c>)
 8011f64:	f006 ff11 	bl	8018d8a <memcpy1>

    MacCtx.MacState = LORAMAC_STOPPED;
 8011f68:	4b08      	ldr	r3, [pc, #32]	; (8011f8c <LoRaMacHalt+0x64>)
 8011f6a:	2201      	movs	r2, #1
 8011f6c:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8011f70:	2300      	movs	r3, #0
}
 8011f72:	4618      	mov	r0, r3
 8011f74:	bd80      	pop	{r7, pc}
 8011f76:	bf00      	nop
 8011f78:	20000ae4 	.word	0x20000ae4
 8011f7c:	20000afc 	.word	0x20000afc
 8011f80:	20000b14 	.word	0x20000b14
 8011f84:	20000b80 	.word	0x20000b80
 8011f88:	0801ef30 	.word	0x0801ef30
 8011f8c:	2000077c 	.word	0x2000077c
 8011f90:	20000c9c 	.word	0x20000c9c
 8011f94:	20001228 	.word	0x20001228

08011f98 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8011f98:	b590      	push	{r4, r7, lr}
 8011f9a:	b08d      	sub	sp, #52	; 0x34
 8011f9c:	af02      	add	r7, sp, #8
 8011f9e:	4603      	mov	r3, r0
 8011fa0:	6039      	str	r1, [r7, #0]
 8011fa2:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011fa4:	4b42      	ldr	r3, [pc, #264]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fa8:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011faa:	4b41      	ldr	r3, [pc, #260]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fac:	f993 30cd 	ldrsb.w	r3, [r3, #205]	; 0xcd
 8011fb0:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011fb2:	4b3f      	ldr	r3, [pc, #252]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fb4:	f993 30cc 	ldrsb.w	r3, [r3, #204]	; 0xcc
 8011fb8:	73bb      	strb	r3, [r7, #14]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8011fba:	4b3e      	ldr	r3, [pc, #248]	; (80120b4 <LoRaMacQueryTxPossible+0x11c>)
 8011fbc:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8011fc0:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8011fc6:	683b      	ldr	r3, [r7, #0]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d101      	bne.n	8011fd0 <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011fcc:	2303      	movs	r3, #3
 8011fce:	e06b      	b.n	80120a8 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8011fd4:	4b36      	ldr	r3, [pc, #216]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fd6:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8011fda:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011fdc:	4b34      	ldr	r3, [pc, #208]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fe0:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8011fe2:	4b34      	ldr	r3, [pc, #208]	; (80120b4 <LoRaMacQueryTxPossible+0x11c>)
 8011fe4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8011fe8:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8011fea:	4b32      	ldr	r3, [pc, #200]	; (80120b4 <LoRaMacQueryTxPossible+0x11c>)
 8011fec:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8011ff0:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011ff2:	4b2f      	ldr	r3, [pc, #188]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011ff4:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011ff8:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011ffc:	4b2c      	ldr	r3, [pc, #176]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011ffe:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8012002:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8012006:	4b2b      	ldr	r3, [pc, #172]	; (80120b4 <LoRaMacQueryTxPossible+0x11c>)
 8012008:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 801200c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012010:	4b27      	ldr	r3, [pc, #156]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8012012:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 801201a:	4b25      	ldr	r3, [pc, #148]	; (80120b0 <LoRaMacQueryTxPossible+0x118>)
 801201c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012020:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 8012024:	f107 040d 	add.w	r4, r7, #13
 8012028:	f107 020e 	add.w	r2, r7, #14
 801202c:	f107 010f 	add.w	r1, r7, #15
 8012030:	f107 0014 	add.w	r0, r7, #20
 8012034:	f107 0310 	add.w	r3, r7, #16
 8012038:	9300      	str	r3, [sp, #0]
 801203a:	4623      	mov	r3, r4
 801203c:	f001 f852 	bl	80130e4 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8012040:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012044:	4618      	mov	r0, r3
 8012046:	f7fd fec5 	bl	800fdd4 <GetMaxAppPayloadWithoutFOptsLength>
 801204a:	4603      	mov	r3, r0
 801204c:	461a      	mov	r2, r3
 801204e:	683b      	ldr	r3, [r7, #0]
 8012050:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8012052:	f107 0308 	add.w	r3, r7, #8
 8012056:	4618      	mov	r0, r3
 8012058:	f001 fbd6 	bl	8013808 <LoRaMacCommandsGetSizeSerializedCmds>
 801205c:	4603      	mov	r3, r0
 801205e:	2b00      	cmp	r3, #0
 8012060:	d001      	beq.n	8012066 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012062:	2313      	movs	r3, #19
 8012064:	e020      	b.n	80120a8 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8012066:	68bb      	ldr	r3, [r7, #8]
 8012068:	2b0f      	cmp	r3, #15
 801206a:	d819      	bhi.n	80120a0 <LoRaMacQueryTxPossible+0x108>
 801206c:	683b      	ldr	r3, [r7, #0]
 801206e:	785b      	ldrb	r3, [r3, #1]
 8012070:	461a      	mov	r2, r3
 8012072:	68bb      	ldr	r3, [r7, #8]
 8012074:	429a      	cmp	r2, r3
 8012076:	d313      	bcc.n	80120a0 <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	785a      	ldrb	r2, [r3, #1]
 801207c:	68bb      	ldr	r3, [r7, #8]
 801207e:	b2db      	uxtb	r3, r3
 8012080:	1ad3      	subs	r3, r2, r3
 8012082:	b2da      	uxtb	r2, r3
 8012084:	683b      	ldr	r3, [r7, #0]
 8012086:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	785b      	ldrb	r3, [r3, #1]
 801208c:	4619      	mov	r1, r3
 801208e:	79fa      	ldrb	r2, [r7, #7]
 8012090:	68bb      	ldr	r3, [r7, #8]
 8012092:	4413      	add	r3, r2
 8012094:	4299      	cmp	r1, r3
 8012096:	d301      	bcc.n	801209c <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8012098:	2300      	movs	r3, #0
 801209a:	e005      	b.n	80120a8 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 801209c:	2308      	movs	r3, #8
 801209e:	e003      	b.n	80120a8 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 80120a0:	683b      	ldr	r3, [r7, #0]
 80120a2:	2200      	movs	r2, #0
 80120a4:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 80120a6:	2308      	movs	r3, #8
    }
}
 80120a8:	4618      	mov	r0, r3
 80120aa:	372c      	adds	r7, #44	; 0x2c
 80120ac:	46bd      	mov	sp, r7
 80120ae:	bd90      	pop	{r4, r7, pc}
 80120b0:	20000c9c 	.word	0x20000c9c
 80120b4:	2000077c 	.word	0x2000077c

080120b8 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80120b8:	b590      	push	{r4, r7, lr}
 80120ba:	b087      	sub	sp, #28
 80120bc:	af00      	add	r7, sp, #0
 80120be:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80120c0:	2300      	movs	r3, #0
 80120c2:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d101      	bne.n	80120ce <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80120ca:	2303      	movs	r3, #3
 80120cc:	e191      	b.n	80123f2 <LoRaMacMibGetRequestConfirm+0x33a>
    }

    switch( mibGet->Type )
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	781b      	ldrb	r3, [r3, #0]
 80120d2:	2b39      	cmp	r3, #57	; 0x39
 80120d4:	f200 8186 	bhi.w	80123e4 <LoRaMacMibGetRequestConfirm+0x32c>
 80120d8:	a201      	add	r2, pc, #4	; (adr r2, 80120e0 <LoRaMacMibGetRequestConfirm+0x28>)
 80120da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120de:	bf00      	nop
 80120e0:	080121c9 	.word	0x080121c9
 80120e4:	080121d5 	.word	0x080121d5
 80120e8:	080121e1 	.word	0x080121e1
 80120ec:	080121ed 	.word	0x080121ed
 80120f0:	080121f9 	.word	0x080121f9
 80120f4:	08012205 	.word	0x08012205
 80120f8:	08012211 	.word	0x08012211
 80120fc:	080123e5 	.word	0x080123e5
 8012100:	080123e5 	.word	0x080123e5
 8012104:	080123e5 	.word	0x080123e5
 8012108:	080123e5 	.word	0x080123e5
 801210c:	080123e5 	.word	0x080123e5
 8012110:	080123e5 	.word	0x080123e5
 8012114:	080123e5 	.word	0x080123e5
 8012118:	080123e5 	.word	0x080123e5
 801211c:	0801221d 	.word	0x0801221d
 8012120:	08012229 	.word	0x08012229
 8012124:	08012235 	.word	0x08012235
 8012128:	08012257 	.word	0x08012257
 801212c:	08012269 	.word	0x08012269
 8012130:	0801227b 	.word	0x0801227b
 8012134:	0801228d 	.word	0x0801228d
 8012138:	080122c1 	.word	0x080122c1
 801213c:	0801229f 	.word	0x0801229f
 8012140:	080122e3 	.word	0x080122e3
 8012144:	080122ef 	.word	0x080122ef
 8012148:	080122f9 	.word	0x080122f9
 801214c:	08012303 	.word	0x08012303
 8012150:	0801230d 	.word	0x0801230d
 8012154:	08012317 	.word	0x08012317
 8012158:	08012321 	.word	0x08012321
 801215c:	0801234d 	.word	0x0801234d
 8012160:	08012359 	.word	0x08012359
 8012164:	08012371 	.word	0x08012371
 8012168:	08012365 	.word	0x08012365
 801216c:	0801237d 	.word	0x0801237d
 8012170:	08012387 	.word	0x08012387
 8012174:	08012393 	.word	0x08012393
 8012178:	080123ad 	.word	0x080123ad
 801217c:	0801239d 	.word	0x0801239d
 8012180:	080123a5 	.word	0x080123a5
 8012184:	080123e5 	.word	0x080123e5
 8012188:	080123b9 	.word	0x080123b9
 801218c:	080123e5 	.word	0x080123e5
 8012190:	080123e5 	.word	0x080123e5
 8012194:	080123e5 	.word	0x080123e5
 8012198:	080123e5 	.word	0x080123e5
 801219c:	080123e5 	.word	0x080123e5
 80121a0:	080123e5 	.word	0x080123e5
 80121a4:	080123e5 	.word	0x080123e5
 80121a8:	080123e5 	.word	0x080123e5
 80121ac:	080123e5 	.word	0x080123e5
 80121b0:	080123e5 	.word	0x080123e5
 80121b4:	080123e5 	.word	0x080123e5
 80121b8:	080123e5 	.word	0x080123e5
 80121bc:	080123e5 	.word	0x080123e5
 80121c0:	080123cd 	.word	0x080123cd
 80121c4:	080123d9 	.word	0x080123d9
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80121c8:	4b8c      	ldr	r3, [pc, #560]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80121ca:	f893 2104 	ldrb.w	r2, [r3, #260]	; 0x104
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	711a      	strb	r2, [r3, #4]
            break;
 80121d2:	e10d      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80121d4:	4b89      	ldr	r3, [pc, #548]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80121d6:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	711a      	strb	r2, [r3, #4]
            break;
 80121de:	e107      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 80121e0:	f7fa fc80 	bl	800cae4 <SecureElementGetDevEui>
 80121e4:	4602      	mov	r2, r0
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	605a      	str	r2, [r3, #4]
            break;
 80121ea:	e101      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 80121ec:	f7fa fc9c 	bl	800cb28 <SecureElementGetJoinEui>
 80121f0:	4602      	mov	r2, r0
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	605a      	str	r2, [r3, #4]
            break;
 80121f6:	e0fb      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 80121f8:	4b80      	ldr	r3, [pc, #512]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80121fa:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	711a      	strb	r2, [r3, #4]
            break;
 8012202:	e0f5      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8012204:	4b7d      	ldr	r3, [pc, #500]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012206:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	605a      	str	r2, [r3, #4]
            break;
 801220e:	e0ef      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 8012210:	4b7a      	ldr	r3, [pc, #488]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012212:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	605a      	str	r2, [r3, #4]
            break;
 801221a:	e0e9      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 801221c:	4b77      	ldr	r3, [pc, #476]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801221e:	f893 2105 	ldrb.w	r2, [r3, #261]	; 0x105
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	711a      	strb	r2, [r3, #4]
            break;
 8012226:	e0e3      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012228:	4b74      	ldr	r3, [pc, #464]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801222a:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	711a      	strb	r2, [r3, #4]
            break;
 8012232:	e0dd      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        /* ST_WORKAROUND_END */
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8012234:	231c      	movs	r3, #28
 8012236:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012238:	4b70      	ldr	r3, [pc, #448]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801223a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801223e:	f107 0210 	add.w	r2, r7, #16
 8012242:	4611      	mov	r1, r2
 8012244:	4618      	mov	r0, r3
 8012246:	f002 ffa2 	bl	801518e <RegionGetPhyParam>
 801224a:	4603      	mov	r3, r0
 801224c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 801224e:	68fa      	ldr	r2, [r7, #12]
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	605a      	str	r2, [r3, #4]
            break;
 8012254:	e0cc      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	4a68      	ldr	r2, [pc, #416]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801225a:	3304      	adds	r3, #4
 801225c:	3264      	adds	r2, #100	; 0x64
 801225e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012262:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012266:	e0c3      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	4a64      	ldr	r2, [pc, #400]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801226c:	3304      	adds	r3, #4
 801226e:	32a8      	adds	r2, #168	; 0xa8
 8012270:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012274:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012278:	e0ba      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	4a5f      	ldr	r2, [pc, #380]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801227e:	3304      	adds	r3, #4
 8012280:	326c      	adds	r2, #108	; 0x6c
 8012282:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012286:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801228a:	e0b1      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	4a5b      	ldr	r2, [pc, #364]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012290:	3304      	adds	r3, #4
 8012292:	32b0      	adds	r2, #176	; 0xb0
 8012294:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012298:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801229c:	e0a8      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 801229e:	231a      	movs	r3, #26
 80122a0:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80122a2:	4b56      	ldr	r3, [pc, #344]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80122a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80122a8:	f107 0210 	add.w	r2, r7, #16
 80122ac:	4611      	mov	r1, r2
 80122ae:	4618      	mov	r0, r3
 80122b0:	f002 ff6d 	bl	801518e <RegionGetPhyParam>
 80122b4:	4603      	mov	r3, r0
 80122b6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80122b8:	68fa      	ldr	r2, [r7, #12]
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	605a      	str	r2, [r3, #4]
            break;
 80122be:	e097      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80122c0:	2319      	movs	r3, #25
 80122c2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80122c4:	4b4d      	ldr	r3, [pc, #308]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80122c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80122ca:	f107 0210 	add.w	r2, r7, #16
 80122ce:	4611      	mov	r1, r2
 80122d0:	4618      	mov	r0, r3
 80122d2:	f002 ff5c 	bl	801518e <RegionGetPhyParam>
 80122d6:	4603      	mov	r3, r0
 80122d8:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 80122da:	68fa      	ldr	r2, [r7, #12]
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	605a      	str	r2, [r3, #4]
            break;
 80122e0:	e086      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80122e2:	4b46      	ldr	r3, [pc, #280]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80122e4:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	711a      	strb	r2, [r3, #4]
            break;
 80122ec:	e080      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 80122ee:	4b43      	ldr	r3, [pc, #268]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80122f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	605a      	str	r2, [r3, #4]
            break;
 80122f6:	e07b      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 80122f8:	4b40      	ldr	r3, [pc, #256]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80122fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	605a      	str	r2, [r3, #4]
            break;
 8012300:	e076      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8012302:	4b3e      	ldr	r3, [pc, #248]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012304:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	605a      	str	r2, [r3, #4]
            break;
 801230a:	e071      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 801230c:	4b3b      	ldr	r3, [pc, #236]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801230e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	605a      	str	r2, [r3, #4]
            break;
 8012314:	e06c      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8012316:	4b39      	ldr	r3, [pc, #228]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012318:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	605a      	str	r2, [r3, #4]
            break;
 801231e:	e067      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8012320:	2302      	movs	r3, #2
 8012322:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012324:	4b35      	ldr	r3, [pc, #212]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012326:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 801232a:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801232c:	4b33      	ldr	r3, [pc, #204]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801232e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012332:	f107 0210 	add.w	r2, r7, #16
 8012336:	4611      	mov	r1, r2
 8012338:	4618      	mov	r0, r3
 801233a:	f002 ff28 	bl	801518e <RegionGetPhyParam>
 801233e:	4603      	mov	r3, r0
 8012340:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	b25a      	sxtb	r2, r3
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	711a      	strb	r2, [r3, #4]
            break;
 801234a:	e051      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 801234c:	4b2b      	ldr	r3, [pc, #172]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801234e:	f993 20cd 	ldrsb.w	r2, [r3, #205]	; 0xcd
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	711a      	strb	r2, [r3, #4]
            break;
 8012356:	e04b      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8012358:	4b28      	ldr	r3, [pc, #160]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801235a:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	711a      	strb	r2, [r3, #4]
            break;
 8012362:	e045      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012364:	4b25      	ldr	r3, [pc, #148]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012366:	f993 20cc 	ldrsb.w	r2, [r3, #204]	; 0xcc
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	711a      	strb	r2, [r3, #4]
            break;
 801236e:	e03f      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012370:	4b22      	ldr	r3, [pc, #136]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012372:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	711a      	strb	r2, [r3, #4]
            break;
 801237a:	e039      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 801237c:	4b1f      	ldr	r3, [pc, #124]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 801237e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	605a      	str	r2, [r3, #4]
            break;
 8012384:	e034      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8012386:	4b1d      	ldr	r3, [pc, #116]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012388:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	711a      	strb	r2, [r3, #4]
            break;
 8012390:	e02e      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8012392:	4b1a      	ldr	r3, [pc, #104]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 8012394:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	605a      	str	r2, [r3, #4]
            break;
 801239a:	e029      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	4a17      	ldr	r2, [pc, #92]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80123a0:	605a      	str	r2, [r3, #4]
            break;
 80123a2:	e025      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NVM_BKP_CTXS:
        {
            mibGet->Param.BackupContexts = &NvmBackup;
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	4a16      	ldr	r2, [pc, #88]	; (8012400 <LoRaMacMibGetRequestConfirm+0x348>)
 80123a8:	605a      	str	r2, [r3, #4]
            break;
 80123aa:	e021      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80123ac:	4b13      	ldr	r3, [pc, #76]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80123ae:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	605a      	str	r2, [r3, #4]
            break;
 80123b6:	e01b      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	4a10      	ldr	r2, [pc, #64]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80123bc:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 80123c0:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 80123c2:	687c      	ldr	r4, [r7, #4]
 80123c4:	f003 f8f4 	bl	80155b0 <RegionGetVersion>
 80123c8:	60a0      	str	r0, [r4, #8]
            break;
 80123ca:	e011      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 80123cc:	4b0b      	ldr	r3, [pc, #44]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80123ce:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	605a      	str	r2, [r3, #4]
            break;
 80123d6:	e00b      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 80123d8:	4b08      	ldr	r3, [pc, #32]	; (80123fc <LoRaMacMibGetRequestConfirm+0x344>)
 80123da:	f893 210b 	ldrb.w	r2, [r3, #267]	; 0x10b
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	711a      	strb	r2, [r3, #4]
            break;
 80123e2:	e005      	b.n	80123f0 <LoRaMacMibGetRequestConfirm+0x338>
        }
#endif /* LORAMAC_VERSION */
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 80123e4:	6878      	ldr	r0, [r7, #4]
 80123e6:	f000 ffca 	bl	801337e <LoRaMacClassBMibGetRequestConfirm>
 80123ea:	4603      	mov	r3, r0
 80123ec:	75fb      	strb	r3, [r7, #23]
            break;
 80123ee:	bf00      	nop
        }
    }
    return status;
 80123f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80123f2:	4618      	mov	r0, r3
 80123f4:	371c      	adds	r7, #28
 80123f6:	46bd      	mov	sp, r7
 80123f8:	bd90      	pop	{r4, r7, pc}
 80123fa:	bf00      	nop
 80123fc:	20000c9c 	.word	0x20000c9c
 8012400:	20001228 	.word	0x20001228

08012404 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8012404:	b580      	push	{r7, lr}
 8012406:	b086      	sub	sp, #24
 8012408:	af00      	add	r7, sp, #0
 801240a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801240c:	2300      	movs	r3, #0
 801240e:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	2b00      	cmp	r3, #0
 8012414:	d101      	bne.n	801241a <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012416:	2303      	movs	r3, #3
 8012418:	e35c      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 801241a:	4bb9      	ldr	r3, [pc, #740]	; (8012700 <LoRaMacMibSetRequestConfirm+0x2fc>)
 801241c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012420:	f003 0302 	and.w	r3, r3, #2
 8012424:	2b00      	cmp	r3, #0
 8012426:	d001      	beq.n	801242c <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8012428:	2301      	movs	r3, #1
 801242a:	e353      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
    }

    switch( mibSet->Type )
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	781b      	ldrb	r3, [r3, #0]
 8012430:	2b39      	cmp	r3, #57	; 0x39
 8012432:	f200 8323 	bhi.w	8012a7c <LoRaMacMibSetRequestConfirm+0x678>
 8012436:	a201      	add	r2, pc, #4	; (adr r2, 801243c <LoRaMacMibSetRequestConfirm+0x38>)
 8012438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801243c:	08012525 	.word	0x08012525
 8012440:	08012535 	.word	0x08012535
 8012444:	0801254f 	.word	0x0801254f
 8012448:	08012567 	.word	0x08012567
 801244c:	0801257f 	.word	0x0801257f
 8012450:	0801258b 	.word	0x0801258b
 8012454:	08012597 	.word	0x08012597
 8012458:	080125a3 	.word	0x080125a3
 801245c:	080125c9 	.word	0x080125c9
 8012460:	080125ef 	.word	0x080125ef
 8012464:	08012615 	.word	0x08012615
 8012468:	0801263b 	.word	0x0801263b
 801246c:	08012661 	.word	0x08012661
 8012470:	08012687 	.word	0x08012687
 8012474:	080126ad 	.word	0x080126ad
 8012478:	080126d3 	.word	0x080126d3
 801247c:	080126f3 	.word	0x080126f3
 8012480:	08012a7d 	.word	0x08012a7d
 8012484:	0801270d 	.word	0x0801270d
 8012488:	0801277d 	.word	0x0801277d
 801248c:	080127bd 	.word	0x080127bd
 8012490:	0801281f 	.word	0x0801281f
 8012494:	0801288f 	.word	0x0801288f
 8012498:	0801285f 	.word	0x0801285f
 801249c:	080128bf 	.word	0x080128bf
 80124a0:	080128e1 	.word	0x080128e1
 80124a4:	080128eb 	.word	0x080128eb
 80124a8:	080128f5 	.word	0x080128f5
 80124ac:	080128ff 	.word	0x080128ff
 80124b0:	08012909 	.word	0x08012909
 80124b4:	08012a7d 	.word	0x08012a7d
 80124b8:	08012913 	.word	0x08012913
 80124bc:	08012945 	.word	0x08012945
 80124c0:	080129b1 	.word	0x080129b1
 80124c4:	0801297f 	.word	0x0801297f
 80124c8:	080129ed 	.word	0x080129ed
 80124cc:	08012a03 	.word	0x08012a03
 80124d0:	08012a1b 	.word	0x08012a1b
 80124d4:	08012a25 	.word	0x08012a25
 80124d8:	08012a31 	.word	0x08012a31
 80124dc:	08012a7d 	.word	0x08012a7d
 80124e0:	08012a3b 	.word	0x08012a3b
 80124e4:	08012a7d 	.word	0x08012a7d
 80124e8:	08012a7d 	.word	0x08012a7d
 80124ec:	08012a7d 	.word	0x08012a7d
 80124f0:	08012a7d 	.word	0x08012a7d
 80124f4:	08012a7d 	.word	0x08012a7d
 80124f8:	08012a7d 	.word	0x08012a7d
 80124fc:	08012a7d 	.word	0x08012a7d
 8012500:	08012a7d 	.word	0x08012a7d
 8012504:	08012a7d 	.word	0x08012a7d
 8012508:	08012a7d 	.word	0x08012a7d
 801250c:	08012a7d 	.word	0x08012a7d
 8012510:	08012a7d 	.word	0x08012a7d
 8012514:	08012a7d 	.word	0x08012a7d
 8012518:	08012a7d 	.word	0x08012a7d
 801251c:	08012a65 	.word	0x08012a65
 8012520:	08012a71 	.word	0x08012a71
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	791b      	ldrb	r3, [r3, #4]
 8012528:	4618      	mov	r0, r3
 801252a:	f7fd fb81 	bl	800fc30 <SwitchClass>
 801252e:	4603      	mov	r3, r0
 8012530:	75fb      	strb	r3, [r7, #23]
            break;
 8012532:	e2c4      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	791b      	ldrb	r3, [r3, #4]
 8012538:	2b02      	cmp	r3, #2
 801253a:	d005      	beq.n	8012548 <LoRaMacMibSetRequestConfirm+0x144>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	791a      	ldrb	r2, [r3, #4]
 8012540:	4b70      	ldr	r3, [pc, #448]	; (8012704 <LoRaMacMibSetRequestConfirm+0x300>)
 8012542:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012546:	e2ba      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012548:	2303      	movs	r3, #3
 801254a:	75fb      	strb	r3, [r7, #23]
            break;
 801254c:	e2b7      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	685b      	ldr	r3, [r3, #4]
 8012552:	4618      	mov	r0, r3
 8012554:	f7fa faae 	bl	800cab4 <SecureElementSetDevEui>
 8012558:	4603      	mov	r3, r0
 801255a:	2b00      	cmp	r3, #0
 801255c:	f000 8294 	beq.w	8012a88 <LoRaMacMibSetRequestConfirm+0x684>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012560:	2303      	movs	r3, #3
 8012562:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012564:	e290      	b.n	8012a88 <LoRaMacMibSetRequestConfirm+0x684>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	685b      	ldr	r3, [r3, #4]
 801256a:	4618      	mov	r0, r3
 801256c:	f7fa fac4 	bl	800caf8 <SecureElementSetJoinEui>
 8012570:	4603      	mov	r3, r0
 8012572:	2b00      	cmp	r3, #0
 8012574:	f000 828a 	beq.w	8012a8c <LoRaMacMibSetRequestConfirm+0x688>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012578:	2303      	movs	r3, #3
 801257a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801257c:	e286      	b.n	8012a8c <LoRaMacMibSetRequestConfirm+0x688>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	791a      	ldrb	r2, [r3, #4]
 8012582:	4b60      	ldr	r3, [pc, #384]	; (8012704 <LoRaMacMibSetRequestConfirm+0x300>)
 8012584:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
            break;
 8012588:	e299      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	685b      	ldr	r3, [r3, #4]
 801258e:	4a5d      	ldr	r2, [pc, #372]	; (8012704 <LoRaMacMibSetRequestConfirm+0x300>)
 8012590:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
            break;
 8012594:	e293      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEV_ADDR:
        {
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	685b      	ldr	r3, [r3, #4]
 801259a:	4a5a      	ldr	r2, [pc, #360]	; (8012704 <LoRaMacMibSetRequestConfirm+0x300>)
 801259c:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
            break;
 80125a0:	e28d      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	685b      	ldr	r3, [r3, #4]
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d00b      	beq.n	80125c2 <LoRaMacMibSetRequestConfirm+0x1be>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	685b      	ldr	r3, [r3, #4]
 80125ae:	4619      	mov	r1, r3
 80125b0:	2000      	movs	r0, #0
 80125b2:	f001 fffd 	bl	80145b0 <LoRaMacCryptoSetKey>
 80125b6:	4603      	mov	r3, r0
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	f000 8269 	beq.w	8012a90 <LoRaMacMibSetRequestConfirm+0x68c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80125be:	2311      	movs	r3, #17
 80125c0:	e288      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125c2:	2303      	movs	r3, #3
 80125c4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80125c6:	e263      	b.n	8012a90 <LoRaMacMibSetRequestConfirm+0x68c>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	685b      	ldr	r3, [r3, #4]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d00b      	beq.n	80125e8 <LoRaMacMibSetRequestConfirm+0x1e4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	685b      	ldr	r3, [r3, #4]
 80125d4:	4619      	mov	r1, r3
 80125d6:	2001      	movs	r0, #1
 80125d8:	f001 ffea 	bl	80145b0 <LoRaMacCryptoSetKey>
 80125dc:	4603      	mov	r3, r0
 80125de:	2b00      	cmp	r3, #0
 80125e0:	f000 8258 	beq.w	8012a94 <LoRaMacMibSetRequestConfirm+0x690>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80125e4:	2311      	movs	r3, #17
 80125e6:	e275      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125e8:	2303      	movs	r3, #3
 80125ea:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80125ec:	e252      	b.n	8012a94 <LoRaMacMibSetRequestConfirm+0x690>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	685b      	ldr	r3, [r3, #4]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d00b      	beq.n	801260e <LoRaMacMibSetRequestConfirm+0x20a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	685b      	ldr	r3, [r3, #4]
 80125fa:	4619      	mov	r1, r3
 80125fc:	2002      	movs	r0, #2
 80125fe:	f001 ffd7 	bl	80145b0 <LoRaMacCryptoSetKey>
 8012602:	4603      	mov	r3, r0
 8012604:	2b00      	cmp	r3, #0
 8012606:	f000 8247 	beq.w	8012a98 <LoRaMacMibSetRequestConfirm+0x694>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801260a:	2311      	movs	r3, #17
 801260c:	e262      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801260e:	2303      	movs	r3, #3
 8012610:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012612:	e241      	b.n	8012a98 <LoRaMacMibSetRequestConfirm+0x694>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	685b      	ldr	r3, [r3, #4]
 8012618:	2b00      	cmp	r3, #0
 801261a:	d00b      	beq.n	8012634 <LoRaMacMibSetRequestConfirm+0x230>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	685b      	ldr	r3, [r3, #4]
 8012620:	4619      	mov	r1, r3
 8012622:	2003      	movs	r0, #3
 8012624:	f001 ffc4 	bl	80145b0 <LoRaMacCryptoSetKey>
 8012628:	4603      	mov	r3, r0
 801262a:	2b00      	cmp	r3, #0
 801262c:	f000 8236 	beq.w	8012a9c <LoRaMacMibSetRequestConfirm+0x698>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012630:	2311      	movs	r3, #17
 8012632:	e24f      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012634:	2303      	movs	r3, #3
 8012636:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012638:	e230      	b.n	8012a9c <LoRaMacMibSetRequestConfirm+0x698>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	685b      	ldr	r3, [r3, #4]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d00b      	beq.n	801265a <LoRaMacMibSetRequestConfirm+0x256>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	685b      	ldr	r3, [r3, #4]
 8012646:	4619      	mov	r1, r3
 8012648:	207f      	movs	r0, #127	; 0x7f
 801264a:	f001 ffb1 	bl	80145b0 <LoRaMacCryptoSetKey>
 801264e:	4603      	mov	r3, r0
 8012650:	2b00      	cmp	r3, #0
 8012652:	f000 8225 	beq.w	8012aa0 <LoRaMacMibSetRequestConfirm+0x69c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012656:	2311      	movs	r3, #17
 8012658:	e23c      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801265a:	2303      	movs	r3, #3
 801265c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801265e:	e21f      	b.n	8012aa0 <LoRaMacMibSetRequestConfirm+0x69c>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 ) /* ST_WORKAROUND: reduced LORAMAC_MAX_MC_CTX */
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	685b      	ldr	r3, [r3, #4]
 8012664:	2b00      	cmp	r3, #0
 8012666:	d00b      	beq.n	8012680 <LoRaMacMibSetRequestConfirm+0x27c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	685b      	ldr	r3, [r3, #4]
 801266c:	4619      	mov	r1, r3
 801266e:	2080      	movs	r0, #128	; 0x80
 8012670:	f001 ff9e 	bl	80145b0 <LoRaMacCryptoSetKey>
 8012674:	4603      	mov	r3, r0
 8012676:	2b00      	cmp	r3, #0
 8012678:	f000 8214 	beq.w	8012aa4 <LoRaMacMibSetRequestConfirm+0x6a0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801267c:	2311      	movs	r3, #17
 801267e:	e229      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012680:	2303      	movs	r3, #3
 8012682:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012684:	e20e      	b.n	8012aa4 <LoRaMacMibSetRequestConfirm+0x6a0>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	685b      	ldr	r3, [r3, #4]
 801268a:	2b00      	cmp	r3, #0
 801268c:	d00b      	beq.n	80126a6 <LoRaMacMibSetRequestConfirm+0x2a2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	685b      	ldr	r3, [r3, #4]
 8012692:	4619      	mov	r1, r3
 8012694:	2081      	movs	r0, #129	; 0x81
 8012696:	f001 ff8b 	bl	80145b0 <LoRaMacCryptoSetKey>
 801269a:	4603      	mov	r3, r0
 801269c:	2b00      	cmp	r3, #0
 801269e:	f000 8203 	beq.w	8012aa8 <LoRaMacMibSetRequestConfirm+0x6a4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80126a2:	2311      	movs	r3, #17
 80126a4:	e216      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126a6:	2303      	movs	r3, #3
 80126a8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80126aa:	e1fd      	b.n	8012aa8 <LoRaMacMibSetRequestConfirm+0x6a4>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	685b      	ldr	r3, [r3, #4]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d00b      	beq.n	80126cc <LoRaMacMibSetRequestConfirm+0x2c8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	685b      	ldr	r3, [r3, #4]
 80126b8:	4619      	mov	r1, r3
 80126ba:	2082      	movs	r0, #130	; 0x82
 80126bc:	f001 ff78 	bl	80145b0 <LoRaMacCryptoSetKey>
 80126c0:	4603      	mov	r3, r0
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	f000 81f2 	beq.w	8012aac <LoRaMacMibSetRequestConfirm+0x6a8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80126c8:	2311      	movs	r3, #17
 80126ca:	e203      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126cc:	2303      	movs	r3, #3
 80126ce:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80126d0:	e1ec      	b.n	8012aac <LoRaMacMibSetRequestConfirm+0x6a8>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	791a      	ldrb	r2, [r3, #4]
 80126d6:	4b0b      	ldr	r3, [pc, #44]	; (8012704 <LoRaMacMibSetRequestConfirm+0x300>)
 80126d8:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 80126dc:	4b0a      	ldr	r3, [pc, #40]	; (8012708 <LoRaMacMibSetRequestConfirm+0x304>)
 80126de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80126e0:	4a08      	ldr	r2, [pc, #32]	; (8012704 <LoRaMacMibSetRequestConfirm+0x300>)
 80126e2:	f892 2105 	ldrb.w	r2, [r2, #261]	; 0x105
 80126e6:	4610      	mov	r0, r2
 80126e8:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 80126ea:	4b07      	ldr	r3, [pc, #28]	; (8012708 <LoRaMacMibSetRequestConfirm+0x304>)
 80126ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80126ee:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 80126f0:	e1e5      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	791a      	ldrb	r2, [r3, #4]
 80126f6:	4b03      	ldr	r3, [pc, #12]	; (8012704 <LoRaMacMibSetRequestConfirm+0x300>)
 80126f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            break;
 80126fc:	e1df      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
 80126fe:	bf00      	nop
 8012700:	2000077c 	.word	0x2000077c
 8012704:	20000c9c 	.word	0x20000c9c
 8012708:	0801ef30 	.word	0x0801ef30
        }
        /* ST_WORKAROUND_END */
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	7a1b      	ldrb	r3, [r3, #8]
 8012710:	b25b      	sxtb	r3, r3
 8012712:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012714:	4bb3      	ldr	r3, [pc, #716]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012716:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 801271a:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 801271c:	4bb1      	ldr	r3, [pc, #708]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801271e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012722:	f107 0108 	add.w	r1, r7, #8
 8012726:	2207      	movs	r2, #7
 8012728:	4618      	mov	r0, r3
 801272a:	f002 fd80 	bl	801522e <RegionVerify>
 801272e:	4603      	mov	r3, r0
 8012730:	f083 0301 	eor.w	r3, r3, #1
 8012734:	b2db      	uxtb	r3, r3
 8012736:	2b00      	cmp	r3, #0
 8012738:	d002      	beq.n	8012740 <LoRaMacMibSetRequestConfirm+0x33c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801273a:	2303      	movs	r3, #3
 801273c:	75fb      	strb	r3, [r7, #23]
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 801273e:	e1be      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	685b      	ldr	r3, [r3, #4]
 8012744:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 8012746:	4ba7      	ldr	r3, [pc, #668]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012748:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801274c:	f107 0108 	add.w	r1, r7, #8
 8012750:	2200      	movs	r2, #0
 8012752:	4618      	mov	r0, r3
 8012754:	f002 fd6b 	bl	801522e <RegionVerify>
 8012758:	4603      	mov	r3, r0
 801275a:	f083 0301 	eor.w	r3, r3, #1
 801275e:	b2db      	uxtb	r3, r3
 8012760:	2b00      	cmp	r3, #0
 8012762:	d002      	beq.n	801276a <LoRaMacMibSetRequestConfirm+0x366>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012764:	2303      	movs	r3, #3
 8012766:	75fb      	strb	r3, [r7, #23]
            break;
 8012768:	e1a9      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 801276a:	4b9e      	ldr	r3, [pc, #632]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801276c:	687a      	ldr	r2, [r7, #4]
 801276e:	3364      	adds	r3, #100	; 0x64
 8012770:	3204      	adds	r2, #4
 8012772:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012776:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801277a:	e1a0      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	7a1b      	ldrb	r3, [r3, #8]
 8012780:	b25b      	sxtb	r3, r3
 8012782:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012784:	4b97      	ldr	r3, [pc, #604]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012786:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 801278a:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 801278c:	4b95      	ldr	r3, [pc, #596]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801278e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012792:	f107 0108 	add.w	r1, r7, #8
 8012796:	2207      	movs	r2, #7
 8012798:	4618      	mov	r0, r3
 801279a:	f002 fd48 	bl	801522e <RegionVerify>
 801279e:	4603      	mov	r3, r0
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d008      	beq.n	80127b6 <LoRaMacMibSetRequestConfirm+0x3b2>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80127a4:	4b8f      	ldr	r3, [pc, #572]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127a6:	687a      	ldr	r2, [r7, #4]
 80127a8:	33a8      	adds	r3, #168	; 0xa8
 80127aa:	3204      	adds	r2, #4
 80127ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80127b0:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80127b4:	e183      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80127b6:	2303      	movs	r3, #3
 80127b8:	75fb      	strb	r3, [r7, #23]
            break;
 80127ba:	e180      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	7a1b      	ldrb	r3, [r3, #8]
 80127c0:	b25b      	sxtb	r3, r3
 80127c2:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80127c4:	4b87      	ldr	r3, [pc, #540]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127c6:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80127ca:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80127cc:	4b85      	ldr	r3, [pc, #532]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80127d2:	f107 0108 	add.w	r1, r7, #8
 80127d6:	2207      	movs	r2, #7
 80127d8:	4618      	mov	r0, r3
 80127da:	f002 fd28 	bl	801522e <RegionVerify>
 80127de:	4603      	mov	r3, r0
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d019      	beq.n	8012818 <LoRaMacMibSetRequestConfirm+0x414>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 80127e4:	4b7f      	ldr	r3, [pc, #508]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127e6:	687a      	ldr	r2, [r7, #4]
 80127e8:	336c      	adds	r3, #108	; 0x6c
 80127ea:	3204      	adds	r2, #4
 80127ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80127f0:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 80127f4:	4b7b      	ldr	r3, [pc, #492]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127f6:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80127fa:	2b02      	cmp	r3, #2
 80127fc:	f040 8158 	bne.w	8012ab0 <LoRaMacMibSetRequestConfirm+0x6ac>
 8012800:	4b78      	ldr	r3, [pc, #480]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012802:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8012806:	2b00      	cmp	r3, #0
 8012808:	f000 8152 	beq.w	8012ab0 <LoRaMacMibSetRequestConfirm+0x6ac>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 801280c:	4b76      	ldr	r3, [pc, #472]	; (80129e8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801280e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012810:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8012812:	f7fe fca5 	bl	8011160 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012816:	e14b      	b.n	8012ab0 <LoRaMacMibSetRequestConfirm+0x6ac>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012818:	2303      	movs	r3, #3
 801281a:	75fb      	strb	r3, [r7, #23]
            break;
 801281c:	e148      	b.n	8012ab0 <LoRaMacMibSetRequestConfirm+0x6ac>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	7a1b      	ldrb	r3, [r3, #8]
 8012822:	b25b      	sxtb	r3, r3
 8012824:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012826:	4b6f      	ldr	r3, [pc, #444]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012828:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 801282c:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 801282e:	4b6d      	ldr	r3, [pc, #436]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012830:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012834:	f107 0108 	add.w	r1, r7, #8
 8012838:	2207      	movs	r2, #7
 801283a:	4618      	mov	r0, r3
 801283c:	f002 fcf7 	bl	801522e <RegionVerify>
 8012840:	4603      	mov	r3, r0
 8012842:	2b00      	cmp	r3, #0
 8012844:	d008      	beq.n	8012858 <LoRaMacMibSetRequestConfirm+0x454>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8012846:	4b67      	ldr	r3, [pc, #412]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012848:	687a      	ldr	r2, [r7, #4]
 801284a:	33b0      	adds	r3, #176	; 0xb0
 801284c:	3204      	adds	r2, #4
 801284e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012852:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012856:	e132      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012858:	2303      	movs	r3, #3
 801285a:	75fb      	strb	r3, [r7, #23]
            break;
 801285c:	e12f      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	685b      	ldr	r3, [r3, #4]
 8012862:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8012864:	2301      	movs	r3, #1
 8012866:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012868:	4b5e      	ldr	r3, [pc, #376]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801286a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801286e:	f107 020c 	add.w	r2, r7, #12
 8012872:	4611      	mov	r1, r2
 8012874:	4618      	mov	r0, r3
 8012876:	f002 fd13 	bl	80152a0 <RegionChanMaskSet>
 801287a:	4603      	mov	r3, r0
 801287c:	f083 0301 	eor.w	r3, r3, #1
 8012880:	b2db      	uxtb	r3, r3
 8012882:	2b00      	cmp	r3, #0
 8012884:	f000 8116 	beq.w	8012ab4 <LoRaMacMibSetRequestConfirm+0x6b0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012888:	2303      	movs	r3, #3
 801288a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801288c:	e112      	b.n	8012ab4 <LoRaMacMibSetRequestConfirm+0x6b0>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	685b      	ldr	r3, [r3, #4]
 8012892:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8012894:	2300      	movs	r3, #0
 8012896:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012898:	4b52      	ldr	r3, [pc, #328]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801289a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801289e:	f107 020c 	add.w	r2, r7, #12
 80128a2:	4611      	mov	r1, r2
 80128a4:	4618      	mov	r0, r3
 80128a6:	f002 fcfb 	bl	80152a0 <RegionChanMaskSet>
 80128aa:	4603      	mov	r3, r0
 80128ac:	f083 0301 	eor.w	r3, r3, #1
 80128b0:	b2db      	uxtb	r3, r3
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	f000 8100 	beq.w	8012ab8 <LoRaMacMibSetRequestConfirm+0x6b4>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128b8:	2303      	movs	r3, #3
 80128ba:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80128bc:	e0fc      	b.n	8012ab8 <LoRaMacMibSetRequestConfirm+0x6b4>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	791b      	ldrb	r3, [r3, #4]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d009      	beq.n	80128da <LoRaMacMibSetRequestConfirm+0x4d6>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80128ca:	2b0f      	cmp	r3, #15
 80128cc:	d805      	bhi.n	80128da <LoRaMacMibSetRequestConfirm+0x4d6>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	791a      	ldrb	r2, [r3, #4]
 80128d2:	4b44      	ldr	r3, [pc, #272]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80128d4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80128d8:	e0f1      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128da:	2303      	movs	r3, #3
 80128dc:	75fb      	strb	r3, [r7, #23]
            break;
 80128de:	e0ee      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	685b      	ldr	r3, [r3, #4]
 80128e4:	4a3f      	ldr	r2, [pc, #252]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80128e6:	64d3      	str	r3, [r2, #76]	; 0x4c
            break;
 80128e8:	e0e9      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	685b      	ldr	r3, [r3, #4]
 80128ee:	4a3d      	ldr	r2, [pc, #244]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80128f0:	6513      	str	r3, [r2, #80]	; 0x50
            break;
 80128f2:	e0e4      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	685b      	ldr	r3, [r3, #4]
 80128f8:	4a3a      	ldr	r2, [pc, #232]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80128fa:	6553      	str	r3, [r2, #84]	; 0x54
            break;
 80128fc:	e0df      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	685b      	ldr	r3, [r3, #4]
 8012902:	4a38      	ldr	r2, [pc, #224]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012904:	6593      	str	r3, [r2, #88]	; 0x58
            break;
 8012906:	e0da      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	685b      	ldr	r3, [r3, #4]
 801290c:	4a35      	ldr	r2, [pc, #212]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801290e:	65d3      	str	r3, [r2, #92]	; 0x5c
            break;
 8012910:	e0d5      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012918:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 801291a:	4b32      	ldr	r3, [pc, #200]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801291c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012920:	f107 0108 	add.w	r1, r7, #8
 8012924:	2206      	movs	r2, #6
 8012926:	4618      	mov	r0, r3
 8012928:	f002 fc81 	bl	801522e <RegionVerify>
 801292c:	4603      	mov	r3, r0
 801292e:	2b00      	cmp	r3, #0
 8012930:	d005      	beq.n	801293e <LoRaMacMibSetRequestConfirm+0x53a>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 8012932:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012936:	4b2b      	ldr	r3, [pc, #172]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012938:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801293c:	e0bf      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801293e:	2303      	movs	r3, #3
 8012940:	75fb      	strb	r3, [r7, #23]
            break;
 8012942:	e0bc      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801294a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801294c:	4b25      	ldr	r3, [pc, #148]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801294e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012952:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012954:	4b23      	ldr	r3, [pc, #140]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012956:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801295a:	f107 0108 	add.w	r1, r7, #8
 801295e:	2205      	movs	r2, #5
 8012960:	4618      	mov	r0, r3
 8012962:	f002 fc64 	bl	801522e <RegionVerify>
 8012966:	4603      	mov	r3, r0
 8012968:	2b00      	cmp	r3, #0
 801296a:	d005      	beq.n	8012978 <LoRaMacMibSetRequestConfirm+0x574>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 801296c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012970:	4b1c      	ldr	r3, [pc, #112]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012972:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012976:	e0a2      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012978:	2303      	movs	r3, #3
 801297a:	75fb      	strb	r3, [r7, #23]
            break;
 801297c:	e09f      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012984:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8012986:	4b17      	ldr	r3, [pc, #92]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012988:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801298c:	f107 0108 	add.w	r1, r7, #8
 8012990:	220a      	movs	r2, #10
 8012992:	4618      	mov	r0, r3
 8012994:	f002 fc4b 	bl	801522e <RegionVerify>
 8012998:	4603      	mov	r3, r0
 801299a:	2b00      	cmp	r3, #0
 801299c:	d005      	beq.n	80129aa <LoRaMacMibSetRequestConfirm+0x5a6>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 801299e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80129a2:	4b10      	ldr	r3, [pc, #64]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80129a4:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80129a8:	e089      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80129aa:	2303      	movs	r3, #3
 80129ac:	75fb      	strb	r3, [r7, #23]
            break;
 80129ae:	e086      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80129b6:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 80129b8:	4b0a      	ldr	r3, [pc, #40]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80129ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80129be:	f107 0108 	add.w	r1, r7, #8
 80129c2:	2209      	movs	r2, #9
 80129c4:	4618      	mov	r0, r3
 80129c6:	f002 fc32 	bl	801522e <RegionVerify>
 80129ca:	4603      	mov	r3, r0
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d005      	beq.n	80129dc <LoRaMacMibSetRequestConfirm+0x5d8>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 80129d0:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80129d4:	4b03      	ldr	r3, [pc, #12]	; (80129e4 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80129d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80129da:	e070      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80129dc:	2303      	movs	r3, #3
 80129de:	75fb      	strb	r3, [r7, #23]
            break;
 80129e0:	e06d      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
 80129e2:	bf00      	nop
 80129e4:	20000c9c 	.word	0x20000c9c
 80129e8:	0801ef30 	.word	0x0801ef30
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	685b      	ldr	r3, [r3, #4]
 80129f0:	4a3a      	ldr	r2, [pc, #232]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 80129f2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80129f6:	4b39      	ldr	r3, [pc, #228]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 80129f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80129fc:	4a37      	ldr	r2, [pc, #220]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 80129fe:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 8012a00:	e05d      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	791a      	ldrb	r2, [r3, #4]
 8012a06:	4b35      	ldr	r3, [pc, #212]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012a08:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8012a0c:	4b33      	ldr	r3, [pc, #204]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012a0e:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8012a12:	4b32      	ldr	r3, [pc, #200]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012a14:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            break;
 8012a18:	e051      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	685b      	ldr	r3, [r3, #4]
 8012a1e:	4a2f      	ldr	r2, [pc, #188]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012a20:	67d3      	str	r3, [r2, #124]	; 0x7c
            break;
 8012a22:	e04c      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	685b      	ldr	r3, [r3, #4]
 8012a28:	4a2c      	ldr	r2, [pc, #176]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012a2a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
            break;
 8012a2e:	e046      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 8012a30:	f7fe fdc8 	bl	80115c4 <RestoreNvmData>
 8012a34:	4603      	mov	r3, r0
 8012a36:	75fb      	strb	r3, [r7, #23]
            break;
 8012a38:	e041      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	799b      	ldrb	r3, [r3, #6]
 8012a3e:	2b01      	cmp	r3, #1
 8012a40:	d80d      	bhi.n	8012a5e <LoRaMacMibSetRequestConfirm+0x65a>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8012a42:	4a26      	ldr	r2, [pc, #152]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	685b      	ldr	r3, [r3, #4]
 8012a48:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	6858      	ldr	r0, [r3, #4]
 8012a50:	f001 fd12 	bl	8014478 <LoRaMacCryptoSetLrWanVersion>
 8012a54:	4603      	mov	r3, r0
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d030      	beq.n	8012abc <LoRaMacMibSetRequestConfirm+0x6b8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012a5a:	2311      	movs	r3, #17
 8012a5c:	e03a      	b.n	8012ad4 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012a5e:	2303      	movs	r3, #3
 8012a60:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012a62:	e02b      	b.n	8012abc <LoRaMacMibSetRequestConfirm+0x6b8>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	685b      	ldr	r3, [r3, #4]
 8012a68:	4a1c      	ldr	r2, [pc, #112]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012a6a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
            break;
 8012a6e:	e026      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	791a      	ldrb	r2, [r3, #4]
 8012a74:	4b19      	ldr	r3, [pc, #100]	; (8012adc <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012a76:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
            break;
 8012a7a:	e020      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
        }
#endif /* LORAMAC_VERSION */
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8012a7c:	6878      	ldr	r0, [r7, #4]
 8012a7e:	f000 fc88 	bl	8013392 <LoRaMacMibClassBSetRequestConfirm>
 8012a82:	4603      	mov	r3, r0
 8012a84:	75fb      	strb	r3, [r7, #23]
            break;
 8012a86:	e01a      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012a88:	bf00      	nop
 8012a8a:	e018      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012a8c:	bf00      	nop
 8012a8e:	e016      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012a90:	bf00      	nop
 8012a92:	e014      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012a94:	bf00      	nop
 8012a96:	e012      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012a98:	bf00      	nop
 8012a9a:	e010      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012a9c:	bf00      	nop
 8012a9e:	e00e      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012aa0:	bf00      	nop
 8012aa2:	e00c      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012aa4:	bf00      	nop
 8012aa6:	e00a      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012aa8:	bf00      	nop
 8012aaa:	e008      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012aac:	bf00      	nop
 8012aae:	e006      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012ab0:	bf00      	nop
 8012ab2:	e004      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012ab4:	bf00      	nop
 8012ab6:	e002      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012ab8:	bf00      	nop
 8012aba:	e000      	b.n	8012abe <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012abc:	bf00      	nop
        }
    }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( status == LORAMAC_STATUS_OK )
 8012abe:	7dfb      	ldrb	r3, [r7, #23]
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d106      	bne.n	8012ad2 <LoRaMacMibSetRequestConfirm+0x6ce>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8012ac4:	4a06      	ldr	r2, [pc, #24]	; (8012ae0 <LoRaMacMibSetRequestConfirm+0x6dc>)
 8012ac6:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012aca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012ace:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
#endif /* LORAMAC_VERSION */
    return status;
 8012ad2:	7dfb      	ldrb	r3, [r7, #23]
}
 8012ad4:	4618      	mov	r0, r3
 8012ad6:	3718      	adds	r7, #24
 8012ad8:	46bd      	mov	sp, r7
 8012ada:	bd80      	pop	{r7, pc}
 8012adc:	20000c9c 	.word	0x20000c9c
 8012ae0:	2000077c 	.word	0x2000077c

08012ae4 <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8012ae4:	b580      	push	{r7, lr}
 8012ae6:	b08a      	sub	sp, #40	; 0x28
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012aec:	2302      	movs	r3, #2
 8012aee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8012af2:	2300      	movs	r3, #0
 8012af4:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d101      	bne.n	8012b00 <LoRaMacMlmeRequest+0x1c>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012afc:	2303      	movs	r3, #3
 8012afe:	e16c      	b.n	8012dda <LoRaMacMlmeRequest+0x2f6>
    }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	2200      	movs	r2, #0
 8012b04:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8012b06:	f7fc fc6b 	bl	800f3e0 <LoRaMacIsBusy>
 8012b0a:	4603      	mov	r3, r0
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d001      	beq.n	8012b14 <LoRaMacMlmeRequest+0x30>
    {
        return LORAMAC_STATUS_BUSY;
 8012b10:	2301      	movs	r3, #1
 8012b12:	e162      	b.n	8012dda <LoRaMacMlmeRequest+0x2f6>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8012b14:	f001 f954 	bl	8013dc0 <LoRaMacConfirmQueueIsFull>
 8012b18:	4603      	mov	r3, r0
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d001      	beq.n	8012b22 <LoRaMacMlmeRequest+0x3e>
    {
        return LORAMAC_STATUS_BUSY;
 8012b1e:	2301      	movs	r3, #1
 8012b20:	e15b      	b.n	8012dda <LoRaMacMlmeRequest+0x2f6>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012b22:	f001 f941 	bl	8013da8 <LoRaMacConfirmQueueGetCnt>
 8012b26:	4603      	mov	r3, r0
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d104      	bne.n	8012b36 <LoRaMacMlmeRequest+0x52>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8012b2c:	2214      	movs	r2, #20
 8012b2e:	2100      	movs	r1, #0
 8012b30:	48ac      	ldr	r0, [pc, #688]	; (8012de4 <LoRaMacMlmeRequest+0x300>)
 8012b32:	f006 f965 	bl	8018e00 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012b36:	4bac      	ldr	r3, [pc, #688]	; (8012de8 <LoRaMacMlmeRequest+0x304>)
 8012b38:	2201      	movs	r2, #1
 8012b3a:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8012b3e:	4aaa      	ldr	r2, [pc, #680]	; (8012de8 <LoRaMacMlmeRequest+0x304>)
 8012b40:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012b44:	f043 0304 	orr.w	r3, r3, #4
 8012b48:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    queueElement.Request = mlmeRequest->Type;
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	781b      	ldrb	r3, [r3, #0]
 8012b50:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012b54:	2301      	movs	r3, #1
 8012b56:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    queueElement.ReadyToHandle = false;
 8012b60:	2300      	movs	r3, #0
 8012b62:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	781b      	ldrb	r3, [r3, #0]
 8012b6a:	3b01      	subs	r3, #1
 8012b6c:	2b0c      	cmp	r3, #12
 8012b6e:	f200 8108 	bhi.w	8012d82 <LoRaMacMlmeRequest+0x29e>
 8012b72:	a201      	add	r2, pc, #4	; (adr r2, 8012b78 <LoRaMacMlmeRequest+0x94>)
 8012b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b78:	08012bad 	.word	0x08012bad
 8012b7c:	08012d83 	.word	0x08012d83
 8012b80:	08012d83 	.word	0x08012d83
 8012b84:	08012c83 	.word	0x08012c83
 8012b88:	08012ca5 	.word	0x08012ca5
 8012b8c:	08012d83 	.word	0x08012d83
 8012b90:	08012d83 	.word	0x08012d83
 8012b94:	08012d83 	.word	0x08012d83
 8012b98:	08012cc3 	.word	0x08012cc3
 8012b9c:	08012d83 	.word	0x08012d83
 8012ba0:	08012d51 	.word	0x08012d51
 8012ba4:	08012ce5 	.word	0x08012ce5
 8012ba8:	08012d2f 	.word	0x08012d2f
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8012bac:	4b8e      	ldr	r3, [pc, #568]	; (8012de8 <LoRaMacMlmeRequest+0x304>)
 8012bae:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012bb2:	f003 0320 	and.w	r3, r3, #32
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d001      	beq.n	8012bbe <LoRaMacMlmeRequest+0xda>
            {
                return LORAMAC_STATUS_BUSY;
 8012bba:	2301      	movs	r3, #1
 8012bbc:	e10d      	b.n	8012dda <LoRaMacMlmeRequest+0x2f6>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	791b      	ldrb	r3, [r3, #4]
 8012bc2:	2b02      	cmp	r3, #2
 8012bc4:	d12e      	bne.n	8012c24 <LoRaMacMlmeRequest+0x140>
            {
                ResetMacParameters( );
 8012bc6:	f7fe f995 	bl	8010ef4 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8012bca:	4b88      	ldr	r3, [pc, #544]	; (8012dec <LoRaMacMlmeRequest+0x308>)
 8012bcc:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	795b      	ldrb	r3, [r3, #5]
 8012bd4:	b25b      	sxtb	r3, r3
 8012bd6:	2200      	movs	r2, #0
 8012bd8:	4619      	mov	r1, r3
 8012bda:	f002 fc72 	bl	80154c2 <RegionAlternateDr>
 8012bde:	4603      	mov	r3, r0
 8012be0:	461a      	mov	r2, r3
 8012be2:	4b82      	ldr	r3, [pc, #520]	; (8012dec <LoRaMacMlmeRequest+0x308>)
 8012be4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8012be8:	2307      	movs	r3, #7
 8012bea:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

                status = SendReJoinReq( JOIN_REQ );
 8012bee:	20ff      	movs	r0, #255	; 0xff
 8012bf0:	f7fd fefe 	bl	80109f0 <SendReJoinReq>
 8012bf4:	4603      	mov	r3, r0
 8012bf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                if( status != LORAMAC_STATUS_OK )
 8012bfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	f000 80c1 	beq.w	8012d86 <LoRaMacMlmeRequest+0x2a2>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8012c04:	4b79      	ldr	r3, [pc, #484]	; (8012dec <LoRaMacMlmeRequest+0x308>)
 8012c06:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	795b      	ldrb	r3, [r3, #5]
 8012c0e:	b25b      	sxtb	r3, r3
 8012c10:	2201      	movs	r2, #1
 8012c12:	4619      	mov	r1, r3
 8012c14:	f002 fc55 	bl	80154c2 <RegionAlternateDr>
 8012c18:	4603      	mov	r3, r0
 8012c1a:	461a      	mov	r2, r3
 8012c1c:	4b73      	ldr	r3, [pc, #460]	; (8012dec <LoRaMacMlmeRequest+0x308>)
 8012c1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                MacCtx.MacCallbacks->MacProcessNotify( );
                MacCtx.MacFlags.Bits.MacDone = 1;
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8012c22:	e0b0      	b.n	8012d86 <LoRaMacMlmeRequest+0x2a2>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	791b      	ldrb	r3, [r3, #4]
 8012c28:	2b01      	cmp	r3, #1
 8012c2a:	f040 80ac 	bne.w	8012d86 <LoRaMacMlmeRequest+0x2a2>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8012c2e:	4b6f      	ldr	r3, [pc, #444]	; (8012dec <LoRaMacMlmeRequest+0x308>)
 8012c30:	2200      	movs	r2, #0
 8012c32:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8012c36:	2302      	movs	r3, #2
 8012c38:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012c3a:	4b6c      	ldr	r3, [pc, #432]	; (8012dec <LoRaMacMlmeRequest+0x308>)
 8012c3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012c40:	f107 020c 	add.w	r2, r7, #12
 8012c44:	4611      	mov	r1, r2
 8012c46:	4618      	mov	r0, r3
 8012c48:	f002 fad9 	bl	80151fe <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	791a      	ldrb	r2, [r3, #4]
 8012c50:	4b66      	ldr	r3, [pc, #408]	; (8012dec <LoRaMacMlmeRequest+0x308>)
 8012c52:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012c56:	2300      	movs	r3, #0
 8012c58:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
                queueElement.ReadyToHandle = true;
 8012c5c:	2301      	movs	r3, #1
 8012c5e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                MacCtx.MacCallbacks->MacProcessNotify( );
 8012c62:	4b61      	ldr	r3, [pc, #388]	; (8012de8 <LoRaMacMlmeRequest+0x304>)
 8012c64:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012c68:	691b      	ldr	r3, [r3, #16]
 8012c6a:	4798      	blx	r3
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012c6c:	4a5e      	ldr	r2, [pc, #376]	; (8012de8 <LoRaMacMlmeRequest+0x304>)
 8012c6e:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012c72:	f043 0320 	orr.w	r3, r3, #32
 8012c76:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
                status = LORAMAC_STATUS_OK;
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8012c80:	e081      	b.n	8012d86 <LoRaMacMlmeRequest+0x2a2>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012c82:	2300      	movs	r3, #0
 8012c84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012c88:	f107 031c 	add.w	r3, r7, #28
 8012c8c:	2200      	movs	r2, #0
 8012c8e:	4619      	mov	r1, r3
 8012c90:	2002      	movs	r0, #2
 8012c92:	f000 fcfb 	bl	801368c <LoRaMacCommandsAddCmd>
 8012c96:	4603      	mov	r3, r0
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d076      	beq.n	8012d8a <LoRaMacMlmeRequest+0x2a6>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012c9c:	2313      	movs	r3, #19
 8012c9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8012ca2:	e072      	b.n	8012d8a <LoRaMacMlmeRequest+0x2a6>
            break;
        }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	8898      	ldrh	r0, [r3, #4]
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	6899      	ldr	r1, [r3, #8]
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8012cb2:	b2db      	uxtb	r3, r3
 8012cb4:	461a      	mov	r2, r3
 8012cb6:	f7fe fc65 	bl	8011584 <SetTxContinuousWave>
 8012cba:	4603      	mov	r3, r0
 8012cbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8012cc0:	e06a      	b.n	8012d98 <LoRaMacMlmeRequest+0x2b4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012cc2:	2300      	movs	r3, #0
 8012cc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012cc8:	f107 031c 	add.w	r3, r7, #28
 8012ccc:	2200      	movs	r2, #0
 8012cce:	4619      	mov	r1, r3
 8012cd0:	200d      	movs	r0, #13
 8012cd2:	f000 fcdb 	bl	801368c <LoRaMacCommandsAddCmd>
 8012cd6:	4603      	mov	r3, r0
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d058      	beq.n	8012d8e <LoRaMacMlmeRequest+0x2aa>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012cdc:	2313      	movs	r3, #19
 8012cde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8012ce2:	e054      	b.n	8012d8e <LoRaMacMlmeRequest+0x2aa>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8012ce4:	4b41      	ldr	r3, [pc, #260]	; (8012dec <LoRaMacMlmeRequest+0x308>)
 8012ce6:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	d151      	bne.n	8012d92 <LoRaMacMlmeRequest+0x2ae>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	791b      	ldrb	r3, [r3, #4]
 8012cf2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	791b      	ldrb	r3, [r3, #4]
 8012cfa:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8012cfe:	b2db      	uxtb	r3, r3
 8012d00:	4618      	mov	r0, r3
 8012d02:	f000 fb1b 	bl	801333c <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8012d06:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012d0a:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 8012d0c:	2300      	movs	r3, #0
 8012d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8012d12:	f107 031c 	add.w	r3, r7, #28
 8012d16:	2201      	movs	r2, #1
 8012d18:	4619      	mov	r1, r3
 8012d1a:	2010      	movs	r0, #16
 8012d1c:	f000 fcb6 	bl	801368c <LoRaMacCommandsAddCmd>
 8012d20:	4603      	mov	r3, r0
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d035      	beq.n	8012d92 <LoRaMacMlmeRequest+0x2ae>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012d26:	2313      	movs	r3, #19
 8012d28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }
            }
            break;
 8012d2c:	e031      	b.n	8012d92 <LoRaMacMlmeRequest+0x2ae>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012d2e:	2300      	movs	r3, #0
 8012d30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012d34:	f107 031c 	add.w	r3, r7, #28
 8012d38:	2200      	movs	r2, #0
 8012d3a:	4619      	mov	r1, r3
 8012d3c:	2012      	movs	r0, #18
 8012d3e:	f000 fca5 	bl	801368c <LoRaMacCommandsAddCmd>
 8012d42:	4603      	mov	r3, r0
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d026      	beq.n	8012d96 <LoRaMacMlmeRequest+0x2b2>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012d48:	2313      	movs	r3, #19
 8012d4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8012d4e:	e022      	b.n	8012d96 <LoRaMacMlmeRequest+0x2b2>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8012d50:	2301      	movs	r3, #1
 8012d52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8012d56:	f000 faa7 	bl	80132a8 <LoRaMacClassBIsAcquisitionInProgress>
 8012d5a:	4603      	mov	r3, r0
 8012d5c:	f083 0301 	eor.w	r3, r3, #1
 8012d60:	b2db      	uxtb	r3, r3
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d009      	beq.n	8012d7a <LoRaMacMlmeRequest+0x296>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8012d66:	2000      	movs	r0, #0
 8012d68:	f000 fa80 	bl	801326c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8012d6c:	2000      	movs	r0, #0
 8012d6e:	f000 faa2 	bl	80132b6 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8012d72:	2300      	movs	r3, #0
 8012d74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8012d78:	e00e      	b.n	8012d98 <LoRaMacMlmeRequest+0x2b4>
                status = LORAMAC_STATUS_BUSY;
 8012d7a:	2301      	movs	r3, #1
 8012d7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8012d80:	e00a      	b.n	8012d98 <LoRaMacMlmeRequest+0x2b4>
        }
        default:
            break;
 8012d82:	bf00      	nop
 8012d84:	e008      	b.n	8012d98 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012d86:	bf00      	nop
 8012d88:	e006      	b.n	8012d98 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012d8a:	bf00      	nop
 8012d8c:	e004      	b.n	8012d98 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012d8e:	bf00      	nop
 8012d90:	e002      	b.n	8012d98 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012d92:	bf00      	nop
 8012d94:	e000      	b.n	8012d98 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012d96:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012d98:	4b13      	ldr	r3, [pc, #76]	; (8012de8 <LoRaMacMlmeRequest+0x304>)
 8012d9a:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8012da2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d010      	beq.n	8012dcc <LoRaMacMlmeRequest+0x2e8>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012daa:	f000 fffd 	bl	8013da8 <LoRaMacConfirmQueueGetCnt>
 8012dae:	4603      	mov	r3, r0
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d110      	bne.n	8012dd6 <LoRaMacMlmeRequest+0x2f2>
        {
            MacCtx.NodeAckRequested = false;
 8012db4:	4b0c      	ldr	r3, [pc, #48]	; (8012de8 <LoRaMacMlmeRequest+0x304>)
 8012db6:	2200      	movs	r2, #0
 8012db8:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8012dbc:	4a0a      	ldr	r2, [pc, #40]	; (8012de8 <LoRaMacMlmeRequest+0x304>)
 8012dbe:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012dc2:	f36f 0382 	bfc	r3, #2, #1
 8012dc6:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
 8012dca:	e004      	b.n	8012dd6 <LoRaMacMlmeRequest+0x2f2>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8012dcc:	f107 0320 	add.w	r3, r7, #32
 8012dd0:	4618      	mov	r0, r3
 8012dd2:	f000 fe9b 	bl	8013b0c <LoRaMacConfirmQueueAdd>
    }
    return status;
 8012dd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8012dda:	4618      	mov	r0, r3
 8012ddc:	3728      	adds	r7, #40	; 0x28
 8012dde:	46bd      	mov	sp, r7
 8012de0:	bd80      	pop	{r7, pc}
 8012de2:	bf00      	nop
 8012de4:	20000bd4 	.word	0x20000bd4
 8012de8:	2000077c 	.word	0x2000077c
 8012dec:	20000c9c 	.word	0x20000c9c

08012df0 <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8012df0:	b5b0      	push	{r4, r5, r7, lr}
 8012df2:	b092      	sub	sp, #72	; 0x48
 8012df4:	af02      	add	r7, sp, #8
 8012df6:	6078      	str	r0, [r7, #4]
 8012df8:	460b      	mov	r3, r1
 8012dfa:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012dfc:	2302      	movs	r3, #2
 8012dfe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8012e02:	2300      	movs	r3, #0
 8012e04:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    /* ST_WORKAROUND_BEGIN: remove GCC9 warning */
    void* fBuffer = NULL;
 8012e08:	2300      	movs	r3, #0
 8012e0a:	63bb      	str	r3, [r7, #56]	; 0x38
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8012e0c:	2300      	movs	r3, #0
 8012e0e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    bool readyToSend = false;
 8012e12:	2300      	movs	r3, #0
 8012e14:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    if( mcpsRequest == NULL )
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d101      	bne.n	8012e22 <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012e1e:	2303      	movs	r3, #3
 8012e20:	e113      	b.n	801304a <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	2200      	movs	r2, #0
 8012e26:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8012e28:	f7fc fada 	bl	800f3e0 <LoRaMacIsBusy>
 8012e2c:	4603      	mov	r3, r0
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d001      	beq.n	8012e36 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8012e32:	2301      	movs	r3, #1
 8012e34:	e109      	b.n	801304a <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	f107 040c 	add.w	r4, r7, #12
 8012e3c:	461d      	mov	r5, r3
 8012e3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012e40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012e42:	682b      	ldr	r3, [r5, #0]
 8012e44:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8012e46:	2300      	movs	r3, #0
 8012e48:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8012e4c:	2214      	movs	r2, #20
 8012e4e:	2100      	movs	r1, #0
 8012e50:	4880      	ldr	r0, [pc, #512]	; (8013054 <LoRaMacMcpsRequest+0x264>)
 8012e52:	f005 ffd5 	bl	8018e00 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012e56:	4b80      	ldr	r3, [pc, #512]	; (8013058 <LoRaMacMcpsRequest+0x268>)
 8012e58:	2201      	movs	r2, #1
 8012e5a:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8012e5e:	4b7f      	ldr	r3, [pc, #508]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012e60:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8012e64:	2b02      	cmp	r3, #2
 8012e66:	d111      	bne.n	8012e8c <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8012e68:	4b7c      	ldr	r3, [pc, #496]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012e6a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8012e6e:	2b02      	cmp	r3, #2
 8012e70:	d10c      	bne.n	8012e8c <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8012e72:	4b7a      	ldr	r3, [pc, #488]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012e74:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8012e78:	f083 0301 	eor.w	r3, r3, #1
 8012e7c:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d004      	beq.n	8012e8c <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 8012e82:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d101      	bne.n	8012e8c <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8012e88:	2301      	movs	r3, #1
 8012e8a:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8012e8c:	7b3b      	ldrb	r3, [r7, #12]
 8012e8e:	2b03      	cmp	r3, #3
 8012e90:	d030      	beq.n	8012ef4 <LoRaMacMcpsRequest+0x104>
 8012e92:	2b03      	cmp	r3, #3
 8012e94:	dc3f      	bgt.n	8012f16 <LoRaMacMcpsRequest+0x126>
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d002      	beq.n	8012ea0 <LoRaMacMcpsRequest+0xb0>
 8012e9a:	2b01      	cmp	r3, #1
 8012e9c:	d015      	beq.n	8012eca <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8012e9e:	e03a      	b.n	8012f16 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 8012ea0:	2301      	movs	r3, #1
 8012ea2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8012ea6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012eaa:	2202      	movs	r2, #2
 8012eac:	f362 1347 	bfi	r3, r2, #5, #3
 8012eb0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8012eb4:	7c3b      	ldrb	r3, [r7, #16]
 8012eb6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8012eba:	697b      	ldr	r3, [r7, #20]
 8012ebc:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 8012ebe:	8b3b      	ldrh	r3, [r7, #24]
 8012ec0:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 8012ec2:	7ebb      	ldrb	r3, [r7, #26]
 8012ec4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8012ec8:	e026      	b.n	8012f18 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8012eca:	2301      	movs	r3, #1
 8012ecc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8012ed0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012ed4:	2204      	movs	r2, #4
 8012ed6:	f362 1347 	bfi	r3, r2, #5, #3
 8012eda:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fPort = request.Req.Confirmed.fPort;
 8012ede:	7c3b      	ldrb	r3, [r7, #16]
 8012ee0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 8012ee4:	697b      	ldr	r3, [r7, #20]
 8012ee6:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 8012ee8:	8b3b      	ldrh	r3, [r7, #24]
 8012eea:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Confirmed.Datarate;
 8012eec:	7ebb      	ldrb	r3, [r7, #26]
 8012eee:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8012ef2:	e011      	b.n	8012f18 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8012ef4:	2301      	movs	r3, #1
 8012ef6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8012efa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012efe:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8012f02:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 8012f06:	693b      	ldr	r3, [r7, #16]
 8012f08:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 8012f0a:	8abb      	ldrh	r3, [r7, #20]
 8012f0c:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Proprietary.Datarate;
 8012f0e:	7dbb      	ldrb	r3, [r7, #22]
 8012f10:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8012f14:	e000      	b.n	8012f18 <LoRaMacMcpsRequest+0x128>
            break;
 8012f16:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 8012f18:	2302      	movs	r3, #2
 8012f1a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012f1e:	4b4f      	ldr	r3, [pc, #316]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f20:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012f24:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012f28:	4b4c      	ldr	r3, [pc, #304]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012f2e:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8012f32:	4611      	mov	r1, r2
 8012f34:	4618      	mov	r0, r3
 8012f36:	f002 f92a 	bl	801518e <RegionGetPhyParam>
 8012f3a:	4603      	mov	r3, r0
 8012f3c:	62bb      	str	r3, [r7, #40]	; 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8012f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f40:	b25b      	sxtb	r3, r3
 8012f42:	f997 2035 	ldrsb.w	r2, [r7, #53]	; 0x35
 8012f46:	4293      	cmp	r3, r2
 8012f48:	bfb8      	it	lt
 8012f4a:	4613      	movlt	r3, r2
 8012f4c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8012f50:	4b42      	ldr	r3, [pc, #264]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f52:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8012f56:	4a41      	ldr	r2, [pc, #260]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f58:	f892 111c 	ldrb.w	r1, [r2, #284]	; 0x11c
 8012f5c:	4a3f      	ldr	r2, [pc, #252]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f5e:	f892 2109 	ldrb.w	r2, [r2, #265]	; 0x109
 8012f62:	4618      	mov	r0, r3
 8012f64:	f7fc fbd4 	bl	800f710 <CheckForMinimumAbpDatarate>
 8012f68:	4603      	mov	r3, r0
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d002      	beq.n	8012f74 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 8012f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f70:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if( readyToSend == true )
 8012f74:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d05f      	beq.n	801303c <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8012f7c:	4b37      	ldr	r3, [pc, #220]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f7e:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8012f82:	f083 0301 	eor.w	r3, r3, #1
 8012f86:	b2db      	uxtb	r3, r3
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d10e      	bne.n	8012faa <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8012f8c:	4b33      	ldr	r3, [pc, #204]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f8e:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8012f92:	4a32      	ldr	r2, [pc, #200]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f94:	f892 111c 	ldrb.w	r1, [r2, #284]	; 0x11c
 8012f98:	4a30      	ldr	r2, [pc, #192]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012f9a:	f892 2109 	ldrb.w	r2, [r2, #265]	; 0x109
 8012f9e:	4618      	mov	r0, r3
 8012fa0:	f7fc fbb6 	bl	800f710 <CheckForMinimumAbpDatarate>
 8012fa4:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d01c      	beq.n	8012fe4 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8012faa:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8012fae:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012fb2:	4b2a      	ldr	r3, [pc, #168]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012fb4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012fb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012fbc:	4b27      	ldr	r3, [pc, #156]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012fc2:	f107 0120 	add.w	r1, r7, #32
 8012fc6:	2205      	movs	r2, #5
 8012fc8:	4618      	mov	r0, r3
 8012fca:	f002 f930 	bl	801522e <RegionVerify>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d005      	beq.n	8012fe0 <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8012fd4:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8012fd8:	4b20      	ldr	r3, [pc, #128]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012fda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8012fde:	e001      	b.n	8012fe4 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8012fe0:	2303      	movs	r3, #3
 8012fe2:	e032      	b.n	801304a <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8012fe4:	4b1d      	ldr	r3, [pc, #116]	; (801305c <LoRaMacMcpsRequest+0x26c>)
 8012fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012fea:	4a1b      	ldr	r2, [pc, #108]	; (8013058 <LoRaMacMcpsRequest+0x268>)
 8012fec:	f8d2 249c 	ldr.w	r2, [r2, #1180]	; 0x49c
 8012ff0:	4611      	mov	r1, r2
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	f7fc fc76 	bl	800f8e4 <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8012ff8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8012ffa:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 8012ffe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8013002:	78fb      	ldrb	r3, [r7, #3]
 8013004:	9300      	str	r3, [sp, #0]
 8013006:	4613      	mov	r3, r2
 8013008:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801300a:	f7fd fc0d 	bl	8010828 <Send>
 801300e:	4603      	mov	r3, r0
 8013010:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if( status == LORAMAC_STATUS_OK )
 8013014:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013018:	2b00      	cmp	r3, #0
 801301a:	d10b      	bne.n	8013034 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 801301c:	7b3a      	ldrb	r2, [r7, #12]
 801301e:	4b0e      	ldr	r3, [pc, #56]	; (8013058 <LoRaMacMcpsRequest+0x268>)
 8013020:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8013024:	4a0c      	ldr	r2, [pc, #48]	; (8013058 <LoRaMacMcpsRequest+0x268>)
 8013026:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 801302a:	f043 0301 	orr.w	r3, r3, #1
 801302e:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
 8013032:	e003      	b.n	801303c <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8013034:	4b08      	ldr	r3, [pc, #32]	; (8013058 <LoRaMacMcpsRequest+0x268>)
 8013036:	2200      	movs	r2, #0
 8013038:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801303c:	4b06      	ldr	r3, [pc, #24]	; (8013058 <LoRaMacMcpsRequest+0x268>)
 801303e:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	611a      	str	r2, [r3, #16]

    return status;
 8013046:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801304a:	4618      	mov	r0, r3
 801304c:	3740      	adds	r7, #64	; 0x40
 801304e:	46bd      	mov	sp, r7
 8013050:	bdb0      	pop	{r4, r5, r7, pc}
 8013052:	bf00      	nop
 8013054:	20000bc0 	.word	0x20000bc0
 8013058:	2000077c 	.word	0x2000077c
 801305c:	20000c9c 	.word	0x20000c9c

08013060 <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8013060:	b580      	push	{r7, lr}
 8013062:	b084      	sub	sp, #16
 8013064:	af00      	add	r7, sp, #0
 8013066:	4603      	mov	r3, r0
 8013068:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 801306a:	79fb      	ldrb	r3, [r7, #7]
 801306c:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 801306e:	4b0a      	ldr	r3, [pc, #40]	; (8013098 <LoRaMacTestSetDutyCycleOn+0x38>)
 8013070:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8013074:	f107 010c 	add.w	r1, r7, #12
 8013078:	220f      	movs	r2, #15
 801307a:	4618      	mov	r0, r3
 801307c:	f002 f8d7 	bl	801522e <RegionVerify>
 8013080:	4603      	mov	r3, r0
 8013082:	2b00      	cmp	r3, #0
 8013084:	d003      	beq.n	801308e <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8013086:	4a04      	ldr	r2, [pc, #16]	; (8013098 <LoRaMacTestSetDutyCycleOn+0x38>)
 8013088:	79fb      	ldrb	r3, [r7, #7]
 801308a:	f882 3108 	strb.w	r3, [r2, #264]	; 0x108
    }
}
 801308e:	bf00      	nop
 8013090:	3710      	adds	r7, #16
 8013092:	46bd      	mov	sp, r7
 8013094:	bd80      	pop	{r7, pc}
 8013096:	bf00      	nop
 8013098:	20000c9c 	.word	0x20000c9c

0801309c <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 801309c:	b580      	push	{r7, lr}
 801309e:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 80130a0:	f7fe ff26 	bl	8011ef0 <LoRaMacStop>
 80130a4:	4603      	mov	r3, r0
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d111      	bne.n	80130ce <LoRaMacDeInitialization+0x32>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 80130aa:	480a      	ldr	r0, [pc, #40]	; (80130d4 <LoRaMacDeInitialization+0x38>)
 80130ac:	f009 fe7a 	bl	801cda4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 80130b0:	4809      	ldr	r0, [pc, #36]	; (80130d8 <LoRaMacDeInitialization+0x3c>)
 80130b2:	f009 fe77 	bl	801cda4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 80130b6:	4809      	ldr	r0, [pc, #36]	; (80130dc <LoRaMacDeInitialization+0x40>)
 80130b8:	f009 fe74 	bl	801cda4 <UTIL_TIMER_Stop>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 80130bc:	f000 f948 	bl	8013350 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( );
 80130c0:	f7fd ff18 	bl	8010ef4 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 80130c4:	4b06      	ldr	r3, [pc, #24]	; (80130e0 <LoRaMacDeInitialization+0x44>)
 80130c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80130c8:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 80130ca:	2300      	movs	r3, #0
 80130cc:	e000      	b.n	80130d0 <LoRaMacDeInitialization+0x34>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 80130ce:	2301      	movs	r3, #1
    }
}
 80130d0:	4618      	mov	r0, r3
 80130d2:	bd80      	pop	{r7, pc}
 80130d4:	20000ae4 	.word	0x20000ae4
 80130d8:	20000afc 	.word	0x20000afc
 80130dc:	20000b14 	.word	0x20000b14
 80130e0:	0801ef30 	.word	0x0801ef30

080130e4 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 80130e4:	b580      	push	{r7, lr}
 80130e6:	b08c      	sub	sp, #48	; 0x30
 80130e8:	af00      	add	r7, sp, #0
 80130ea:	60f8      	str	r0, [r7, #12]
 80130ec:	60b9      	str	r1, [r7, #8]
 80130ee:	607a      	str	r2, [r7, #4]
 80130f0:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80130f2:	2300      	movs	r3, #0
 80130f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = adrNext->Datarate;
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	7b1b      	ldrb	r3, [r3, #12]
 80130fc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = adrNext->TxPower;
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	7b5b      	ldrb	r3, [r3, #13]
 8013104:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	7b9b      	ldrb	r3, [r3, #14]
 801310c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	685a      	ldr	r2, [r3, #4]
 8013114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013116:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	785b      	ldrb	r3, [r3, #1]
 801311c:	2b00      	cmp	r3, #0
 801311e:	f000 8088 	beq.w	8013232 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8013122:	2302      	movs	r3, #2
 8013124:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	7bdb      	ldrb	r3, [r3, #15]
 801312c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	7c1b      	ldrb	r3, [r3, #16]
 8013134:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8013138:	4611      	mov	r1, r2
 801313a:	4618      	mov	r0, r3
 801313c:	f002 f827 	bl	801518e <RegionGetPhyParam>
 8013140:	4603      	mov	r3, r0
 8013142:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8013144:	6a3b      	ldr	r3, [r7, #32]
 8013146:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        datarate = MAX( datarate, minTxDatarate );
 801314a:	f997 202b 	ldrsb.w	r2, [r7, #43]	; 0x2b
 801314e:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8013152:	4293      	cmp	r3, r2
 8013154:	bfb8      	it	lt
 8013156:	4613      	movlt	r3, r2
 8013158:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 801315c:	68fb      	ldr	r3, [r7, #12]
 801315e:	685b      	ldr	r3, [r3, #4]
 8013160:	68fa      	ldr	r2, [r7, #12]
 8013162:	8912      	ldrh	r2, [r2, #8]
 8013164:	4293      	cmp	r3, r2
 8013166:	d302      	bcc.n	801316e <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8013168:	2301      	movs	r3, #1
 801316a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	685b      	ldr	r3, [r3, #4]
 8013172:	68fa      	ldr	r2, [r7, #12]
 8013174:	8912      	ldrh	r2, [r2, #8]
 8013176:	4611      	mov	r1, r2
 8013178:	68fa      	ldr	r2, [r7, #12]
 801317a:	8952      	ldrh	r2, [r2, #10]
 801317c:	440a      	add	r2, r1
 801317e:	4293      	cmp	r3, r2
 8013180:	d30f      	bcc.n	80131a2 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8013182:	230a      	movs	r3, #10
 8013184:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013188:	68fb      	ldr	r3, [r7, #12]
 801318a:	7c1b      	ldrb	r3, [r3, #16]
 801318c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8013190:	4611      	mov	r1, r2
 8013192:	4618      	mov	r0, r3
 8013194:	f001 fffb 	bl	801518e <RegionGetPhyParam>
 8013198:	4603      	mov	r3, r0
 801319a:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 801319c:	6a3b      	ldr	r3, [r7, #32]
 801319e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	685b      	ldr	r3, [r3, #4]
 80131a6:	68fa      	ldr	r2, [r7, #12]
 80131a8:	8912      	ldrh	r2, [r2, #8]
 80131aa:	4611      	mov	r1, r2
 80131ac:	68fa      	ldr	r2, [r7, #12]
 80131ae:	8952      	ldrh	r2, [r2, #10]
 80131b0:	0052      	lsls	r2, r2, #1
 80131b2:	440a      	add	r2, r1
 80131b4:	4293      	cmp	r3, r2
 80131b6:	d33c      	bcc.n	8013232 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	685b      	ldr	r3, [r3, #4]
 80131bc:	68fa      	ldr	r2, [r7, #12]
 80131be:	8912      	ldrh	r2, [r2, #8]
 80131c0:	1a9b      	subs	r3, r3, r2
 80131c2:	68fa      	ldr	r2, [r7, #12]
 80131c4:	8952      	ldrh	r2, [r2, #10]
 80131c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80131ca:	fb01 f202 	mul.w	r2, r1, r2
 80131ce:	1a9b      	subs	r3, r3, r2
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d12e      	bne.n	8013232 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 80131d4:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 80131d8:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80131dc:	429a      	cmp	r2, r3
 80131de:	d110      	bne.n	8013202 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	781b      	ldrb	r3, [r3, #0]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d009      	beq.n	80131fc <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80131e8:	2302      	movs	r3, #2
 80131ea:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	7c1b      	ldrb	r3, [r3, #16]
 80131f0:	f107 0210 	add.w	r2, r7, #16
 80131f4:	4611      	mov	r1, r2
 80131f6:	4618      	mov	r0, r3
 80131f8:	f002 f801 	bl	80151fe <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 80131fc:	2301      	movs	r3, #1
 80131fe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8013202:	2321      	movs	r3, #33	; 0x21
 8013204:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                getPhy.Datarate = datarate;
 8013208:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801320c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	7bdb      	ldrb	r3, [r3, #15]
 8013214:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	7c1b      	ldrb	r3, [r3, #16]
 801321c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8013220:	4611      	mov	r1, r2
 8013222:	4618      	mov	r0, r3
 8013224:	f001 ffb3 	bl	801518e <RegionGetPhyParam>
 8013228:	4603      	mov	r3, r0
 801322a:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 801322c:	6a3b      	ldr	r3, [r7, #32]
 801322e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            }
        }
    }

    *drOut = datarate;
 8013232:	68bb      	ldr	r3, [r7, #8]
 8013234:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8013238:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8013240:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8013242:	683b      	ldr	r3, [r7, #0]
 8013244:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8013248:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 801324a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801324e:	4618      	mov	r0, r3
 8013250:	3730      	adds	r7, #48	; 0x30
 8013252:	46bd      	mov	sp, r7
 8013254:	bd80      	pop	{r7, pc}

08013256 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 8013256:	b480      	push	{r7}
 8013258:	b085      	sub	sp, #20
 801325a:	af00      	add	r7, sp, #0
 801325c:	60f8      	str	r0, [r7, #12]
 801325e:	60b9      	str	r1, [r7, #8]
 8013260:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013262:	bf00      	nop
 8013264:	3714      	adds	r7, #20
 8013266:	46bd      	mov	sp, r7
 8013268:	bc80      	pop	{r7}
 801326a:	4770      	bx	lr

0801326c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 801326c:	b480      	push	{r7}
 801326e:	b083      	sub	sp, #12
 8013270:	af00      	add	r7, sp, #0
 8013272:	4603      	mov	r3, r0
 8013274:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013276:	bf00      	nop
 8013278:	370c      	adds	r7, #12
 801327a:	46bd      	mov	sp, r7
 801327c:	bc80      	pop	{r7}
 801327e:	4770      	bx	lr

08013280 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8013280:	b480      	push	{r7}
 8013282:	b083      	sub	sp, #12
 8013284:	af00      	add	r7, sp, #0
 8013286:	4603      	mov	r3, r0
 8013288:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801328a:	bf00      	nop
 801328c:	370c      	adds	r7, #12
 801328e:	46bd      	mov	sp, r7
 8013290:	bc80      	pop	{r7}
 8013292:	4770      	bx	lr

08013294 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8013294:	b480      	push	{r7}
 8013296:	b083      	sub	sp, #12
 8013298:	af00      	add	r7, sp, #0
 801329a:	4603      	mov	r3, r0
 801329c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801329e:	bf00      	nop
 80132a0:	370c      	adds	r7, #12
 80132a2:	46bd      	mov	sp, r7
 80132a4:	bc80      	pop	{r7}
 80132a6:	4770      	bx	lr

080132a8 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 80132a8:	b480      	push	{r7}
 80132aa:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 80132ac:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132ae:	4618      	mov	r0, r3
 80132b0:	46bd      	mov	sp, r7
 80132b2:	bc80      	pop	{r7}
 80132b4:	4770      	bx	lr

080132b6 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 80132b6:	b480      	push	{r7}
 80132b8:	b083      	sub	sp, #12
 80132ba:	af00      	add	r7, sp, #0
 80132bc:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132be:	bf00      	nop
 80132c0:	370c      	adds	r7, #12
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bc80      	pop	{r7}
 80132c6:	4770      	bx	lr

080132c8 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 80132c8:	b480      	push	{r7}
 80132ca:	b083      	sub	sp, #12
 80132cc:	af00      	add	r7, sp, #0
 80132ce:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132d0:	bf00      	nop
 80132d2:	370c      	adds	r7, #12
 80132d4:	46bd      	mov	sp, r7
 80132d6:	bc80      	pop	{r7}
 80132d8:	4770      	bx	lr

080132da <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 80132da:	b480      	push	{r7}
 80132dc:	b083      	sub	sp, #12
 80132de:	af00      	add	r7, sp, #0
 80132e0:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132e2:	bf00      	nop
 80132e4:	370c      	adds	r7, #12
 80132e6:	46bd      	mov	sp, r7
 80132e8:	bc80      	pop	{r7}
 80132ea:	4770      	bx	lr

080132ec <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 80132ec:	b480      	push	{r7}
 80132ee:	b083      	sub	sp, #12
 80132f0:	af00      	add	r7, sp, #0
 80132f2:	6078      	str	r0, [r7, #4]
 80132f4:	460b      	mov	r3, r1
 80132f6:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 80132f8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132fa:	4618      	mov	r0, r3
 80132fc:	370c      	adds	r7, #12
 80132fe:	46bd      	mov	sp, r7
 8013300:	bc80      	pop	{r7}
 8013302:	4770      	bx	lr

08013304 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8013304:	b480      	push	{r7}
 8013306:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013308:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801330a:	4618      	mov	r0, r3
 801330c:	46bd      	mov	sp, r7
 801330e:	bc80      	pop	{r7}
 8013310:	4770      	bx	lr

08013312 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8013312:	b480      	push	{r7}
 8013314:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013316:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013318:	4618      	mov	r0, r3
 801331a:	46bd      	mov	sp, r7
 801331c:	bc80      	pop	{r7}
 801331e:	4770      	bx	lr

08013320 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8013320:	b480      	push	{r7}
 8013322:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013324:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013326:	4618      	mov	r0, r3
 8013328:	46bd      	mov	sp, r7
 801332a:	bc80      	pop	{r7}
 801332c:	4770      	bx	lr

0801332e <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 801332e:	b480      	push	{r7}
 8013330:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013332:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013334:	4618      	mov	r0, r3
 8013336:	46bd      	mov	sp, r7
 8013338:	bc80      	pop	{r7}
 801333a:	4770      	bx	lr

0801333c <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 801333c:	b480      	push	{r7}
 801333e:	b083      	sub	sp, #12
 8013340:	af00      	add	r7, sp, #0
 8013342:	4603      	mov	r3, r0
 8013344:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013346:	bf00      	nop
 8013348:	370c      	adds	r7, #12
 801334a:	46bd      	mov	sp, r7
 801334c:	bc80      	pop	{r7}
 801334e:	4770      	bx	lr

08013350 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8013350:	b480      	push	{r7}
 8013352:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013354:	bf00      	nop
 8013356:	46bd      	mov	sp, r7
 8013358:	bc80      	pop	{r7}
 801335a:	4770      	bx	lr

0801335c <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 801335c:	b480      	push	{r7}
 801335e:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013360:	bf00      	nop
 8013362:	46bd      	mov	sp, r7
 8013364:	bc80      	pop	{r7}
 8013366:	4770      	bx	lr

08013368 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8013368:	b480      	push	{r7}
 801336a:	b083      	sub	sp, #12
 801336c:	af00      	add	r7, sp, #0
 801336e:	4603      	mov	r3, r0
 8013370:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013372:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013374:	4618      	mov	r0, r3
 8013376:	370c      	adds	r7, #12
 8013378:	46bd      	mov	sp, r7
 801337a:	bc80      	pop	{r7}
 801337c:	4770      	bx	lr

0801337e <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 801337e:	b480      	push	{r7}
 8013380:	b083      	sub	sp, #12
 8013382:	af00      	add	r7, sp, #0
 8013384:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013386:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013388:	4618      	mov	r0, r3
 801338a:	370c      	adds	r7, #12
 801338c:	46bd      	mov	sp, r7
 801338e:	bc80      	pop	{r7}
 8013390:	4770      	bx	lr

08013392 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8013392:	b480      	push	{r7}
 8013394:	b083      	sub	sp, #12
 8013396:	af00      	add	r7, sp, #0
 8013398:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801339a:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801339c:	4618      	mov	r0, r3
 801339e:	370c      	adds	r7, #12
 80133a0:	46bd      	mov	sp, r7
 80133a2:	bc80      	pop	{r7}
 80133a4:	4770      	bx	lr

080133a6 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80133a6:	b480      	push	{r7}
 80133a8:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80133aa:	bf00      	nop
 80133ac:	46bd      	mov	sp, r7
 80133ae:	bc80      	pop	{r7}
 80133b0:	4770      	bx	lr

080133b2 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80133b2:	b480      	push	{r7}
 80133b4:	b083      	sub	sp, #12
 80133b6:	af00      	add	r7, sp, #0
 80133b8:	4603      	mov	r3, r0
 80133ba:	6039      	str	r1, [r7, #0]
 80133bc:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 80133be:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80133c0:	4618      	mov	r0, r3
 80133c2:	370c      	adds	r7, #12
 80133c4:	46bd      	mov	sp, r7
 80133c6:	bc80      	pop	{r7}
 80133c8:	4770      	bx	lr

080133ca <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80133ca:	b480      	push	{r7}
 80133cc:	b083      	sub	sp, #12
 80133ce:	af00      	add	r7, sp, #0
 80133d0:	4603      	mov	r3, r0
 80133d2:	603a      	str	r2, [r7, #0]
 80133d4:	80fb      	strh	r3, [r7, #6]
 80133d6:	460b      	mov	r3, r1
 80133d8:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80133da:	bf00      	nop
 80133dc:	370c      	adds	r7, #12
 80133de:	46bd      	mov	sp, r7
 80133e0:	bc80      	pop	{r7}
 80133e2:	4770      	bx	lr

080133e4 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 80133e4:	b480      	push	{r7}
 80133e6:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80133e8:	bf00      	nop
 80133ea:	46bd      	mov	sp, r7
 80133ec:	bc80      	pop	{r7}
 80133ee:	4770      	bx	lr

080133f0 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 80133f0:	b480      	push	{r7}
 80133f2:	b083      	sub	sp, #12
 80133f4:	af00      	add	r7, sp, #0
 80133f6:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 80133f8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80133fa:	4618      	mov	r0, r3
 80133fc:	370c      	adds	r7, #12
 80133fe:	46bd      	mov	sp, r7
 8013400:	bc80      	pop	{r7}
 8013402:	4770      	bx	lr

08013404 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8013404:	b480      	push	{r7}
 8013406:	b083      	sub	sp, #12
 8013408:	af00      	add	r7, sp, #0
 801340a:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 801340c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801340e:	4618      	mov	r0, r3
 8013410:	370c      	adds	r7, #12
 8013412:	46bd      	mov	sp, r7
 8013414:	bc80      	pop	{r7}
 8013416:	4770      	bx	lr

08013418 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8013418:	b480      	push	{r7}
 801341a:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801341c:	bf00      	nop
 801341e:	46bd      	mov	sp, r7
 8013420:	bc80      	pop	{r7}
 8013422:	4770      	bx	lr

08013424 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8013424:	b480      	push	{r7}
 8013426:	b083      	sub	sp, #12
 8013428:	af00      	add	r7, sp, #0
 801342a:	6078      	str	r0, [r7, #4]
 801342c:	460b      	mov	r3, r1
 801342e:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013430:	bf00      	nop
 8013432:	370c      	adds	r7, #12
 8013434:	46bd      	mov	sp, r7
 8013436:	bc80      	pop	{r7}
 8013438:	4770      	bx	lr

0801343a <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 801343a:	b480      	push	{r7}
 801343c:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801343e:	bf00      	nop
 8013440:	46bd      	mov	sp, r7
 8013442:	bc80      	pop	{r7}
 8013444:	4770      	bx	lr

08013446 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8013446:	b480      	push	{r7}
 8013448:	b085      	sub	sp, #20
 801344a:	af00      	add	r7, sp, #0
 801344c:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013452:	2300      	movs	r3, #0
 8013454:	81fb      	strh	r3, [r7, #14]
 8013456:	e00a      	b.n	801346e <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8013458:	89fb      	ldrh	r3, [r7, #14]
 801345a:	68ba      	ldr	r2, [r7, #8]
 801345c:	4413      	add	r3, r2
 801345e:	781b      	ldrb	r3, [r3, #0]
 8013460:	2b00      	cmp	r3, #0
 8013462:	d001      	beq.n	8013468 <IsSlotFree+0x22>
        {
            return false;
 8013464:	2300      	movs	r3, #0
 8013466:	e006      	b.n	8013476 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013468:	89fb      	ldrh	r3, [r7, #14]
 801346a:	3301      	adds	r3, #1
 801346c:	81fb      	strh	r3, [r7, #14]
 801346e:	89fb      	ldrh	r3, [r7, #14]
 8013470:	2b0f      	cmp	r3, #15
 8013472:	d9f1      	bls.n	8013458 <IsSlotFree+0x12>
        }
    }
    return true;
 8013474:	2301      	movs	r3, #1
}
 8013476:	4618      	mov	r0, r3
 8013478:	3714      	adds	r7, #20
 801347a:	46bd      	mov	sp, r7
 801347c:	bc80      	pop	{r7}
 801347e:	4770      	bx	lr

08013480 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b082      	sub	sp, #8
 8013484:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8013486:	2300      	movs	r3, #0
 8013488:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801348a:	e007      	b.n	801349c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 801348c:	79fb      	ldrb	r3, [r7, #7]
 801348e:	3301      	adds	r3, #1
 8013490:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8013492:	79fb      	ldrb	r3, [r7, #7]
 8013494:	2b20      	cmp	r3, #32
 8013496:	d101      	bne.n	801349c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8013498:	2300      	movs	r3, #0
 801349a:	e012      	b.n	80134c2 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801349c:	79fb      	ldrb	r3, [r7, #7]
 801349e:	011b      	lsls	r3, r3, #4
 80134a0:	3308      	adds	r3, #8
 80134a2:	4a0a      	ldr	r2, [pc, #40]	; (80134cc <MallocNewMacCommandSlot+0x4c>)
 80134a4:	4413      	add	r3, r2
 80134a6:	4618      	mov	r0, r3
 80134a8:	f7ff ffcd 	bl	8013446 <IsSlotFree>
 80134ac:	4603      	mov	r3, r0
 80134ae:	f083 0301 	eor.w	r3, r3, #1
 80134b2:	b2db      	uxtb	r3, r3
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d1e9      	bne.n	801348c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 80134b8:	79fb      	ldrb	r3, [r7, #7]
 80134ba:	011b      	lsls	r3, r3, #4
 80134bc:	3308      	adds	r3, #8
 80134be:	4a03      	ldr	r2, [pc, #12]	; (80134cc <MallocNewMacCommandSlot+0x4c>)
 80134c0:	4413      	add	r3, r2
}
 80134c2:	4618      	mov	r0, r3
 80134c4:	3708      	adds	r7, #8
 80134c6:	46bd      	mov	sp, r7
 80134c8:	bd80      	pop	{r7, pc}
 80134ca:	bf00      	nop
 80134cc:	2000185c 	.word	0x2000185c

080134d0 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 80134d0:	b580      	push	{r7, lr}
 80134d2:	b082      	sub	sp, #8
 80134d4:	af00      	add	r7, sp, #0
 80134d6:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d101      	bne.n	80134e2 <FreeMacCommandSlot+0x12>
    {
        return false;
 80134de:	2300      	movs	r3, #0
 80134e0:	e005      	b.n	80134ee <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 80134e2:	2210      	movs	r2, #16
 80134e4:	2100      	movs	r1, #0
 80134e6:	6878      	ldr	r0, [r7, #4]
 80134e8:	f005 fc8a 	bl	8018e00 <memset1>

    return true;
 80134ec:	2301      	movs	r3, #1
}
 80134ee:	4618      	mov	r0, r3
 80134f0:	3708      	adds	r7, #8
 80134f2:	46bd      	mov	sp, r7
 80134f4:	bd80      	pop	{r7, pc}

080134f6 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 80134f6:	b480      	push	{r7}
 80134f8:	b083      	sub	sp, #12
 80134fa:	af00      	add	r7, sp, #0
 80134fc:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	2b00      	cmp	r3, #0
 8013502:	d101      	bne.n	8013508 <LinkedListInit+0x12>
    {
        return false;
 8013504:	2300      	movs	r3, #0
 8013506:	e006      	b.n	8013516 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	2200      	movs	r2, #0
 801350c:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	2200      	movs	r2, #0
 8013512:	605a      	str	r2, [r3, #4]

    return true;
 8013514:	2301      	movs	r3, #1
}
 8013516:	4618      	mov	r0, r3
 8013518:	370c      	adds	r7, #12
 801351a:	46bd      	mov	sp, r7
 801351c:	bc80      	pop	{r7}
 801351e:	4770      	bx	lr

08013520 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8013520:	b480      	push	{r7}
 8013522:	b083      	sub	sp, #12
 8013524:	af00      	add	r7, sp, #0
 8013526:	6078      	str	r0, [r7, #4]
 8013528:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	2b00      	cmp	r3, #0
 801352e:	d002      	beq.n	8013536 <LinkedListAdd+0x16>
 8013530:	683b      	ldr	r3, [r7, #0]
 8013532:	2b00      	cmp	r3, #0
 8013534:	d101      	bne.n	801353a <LinkedListAdd+0x1a>
    {
        return false;
 8013536:	2300      	movs	r3, #0
 8013538:	e015      	b.n	8013566 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	681b      	ldr	r3, [r3, #0]
 801353e:	2b00      	cmp	r3, #0
 8013540:	d102      	bne.n	8013548 <LinkedListAdd+0x28>
    {
        list->First = element;
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	683a      	ldr	r2, [r7, #0]
 8013546:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	685b      	ldr	r3, [r3, #4]
 801354c:	2b00      	cmp	r3, #0
 801354e:	d003      	beq.n	8013558 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	685b      	ldr	r3, [r3, #4]
 8013554:	683a      	ldr	r2, [r7, #0]
 8013556:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8013558:	683b      	ldr	r3, [r7, #0]
 801355a:	2200      	movs	r2, #0
 801355c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	683a      	ldr	r2, [r7, #0]
 8013562:	605a      	str	r2, [r3, #4]

    return true;
 8013564:	2301      	movs	r3, #1
}
 8013566:	4618      	mov	r0, r3
 8013568:	370c      	adds	r7, #12
 801356a:	46bd      	mov	sp, r7
 801356c:	bc80      	pop	{r7}
 801356e:	4770      	bx	lr

08013570 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8013570:	b480      	push	{r7}
 8013572:	b085      	sub	sp, #20
 8013574:	af00      	add	r7, sp, #0
 8013576:	6078      	str	r0, [r7, #4]
 8013578:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	2b00      	cmp	r3, #0
 801357e:	d002      	beq.n	8013586 <LinkedListGetPrevious+0x16>
 8013580:	683b      	ldr	r3, [r7, #0]
 8013582:	2b00      	cmp	r3, #0
 8013584:	d101      	bne.n	801358a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8013586:	2300      	movs	r3, #0
 8013588:	e016      	b.n	80135b8 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8013590:	683a      	ldr	r2, [r7, #0]
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	429a      	cmp	r2, r3
 8013596:	d00c      	beq.n	80135b2 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8013598:	e002      	b.n	80135a0 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d007      	beq.n	80135b6 <LinkedListGetPrevious+0x46>
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	683a      	ldr	r2, [r7, #0]
 80135ac:	429a      	cmp	r2, r3
 80135ae:	d1f4      	bne.n	801359a <LinkedListGetPrevious+0x2a>
 80135b0:	e001      	b.n	80135b6 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80135b2:	2300      	movs	r3, #0
 80135b4:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 80135b6:	68fb      	ldr	r3, [r7, #12]
}
 80135b8:	4618      	mov	r0, r3
 80135ba:	3714      	adds	r7, #20
 80135bc:	46bd      	mov	sp, r7
 80135be:	bc80      	pop	{r7}
 80135c0:	4770      	bx	lr

080135c2 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80135c2:	b580      	push	{r7, lr}
 80135c4:	b084      	sub	sp, #16
 80135c6:	af00      	add	r7, sp, #0
 80135c8:	6078      	str	r0, [r7, #4]
 80135ca:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d002      	beq.n	80135d8 <LinkedListRemove+0x16>
 80135d2:	683b      	ldr	r3, [r7, #0]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d101      	bne.n	80135dc <LinkedListRemove+0x1a>
    {
        return false;
 80135d8:	2300      	movs	r3, #0
 80135da:	e020      	b.n	801361e <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 80135dc:	6839      	ldr	r1, [r7, #0]
 80135de:	6878      	ldr	r0, [r7, #4]
 80135e0:	f7ff ffc6 	bl	8013570 <LinkedListGetPrevious>
 80135e4:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	683a      	ldr	r2, [r7, #0]
 80135ec:	429a      	cmp	r2, r3
 80135ee:	d103      	bne.n	80135f8 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 80135f0:	683b      	ldr	r3, [r7, #0]
 80135f2:	681a      	ldr	r2, [r3, #0]
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	685b      	ldr	r3, [r3, #4]
 80135fc:	683a      	ldr	r2, [r7, #0]
 80135fe:	429a      	cmp	r2, r3
 8013600:	d102      	bne.n	8013608 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	68fa      	ldr	r2, [r7, #12]
 8013606:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d003      	beq.n	8013616 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 801360e:	683b      	ldr	r3, [r7, #0]
 8013610:	681a      	ldr	r2, [r3, #0]
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8013616:	683b      	ldr	r3, [r7, #0]
 8013618:	2200      	movs	r2, #0
 801361a:	601a      	str	r2, [r3, #0]

    return true;
 801361c:	2301      	movs	r3, #1
}
 801361e:	4618      	mov	r0, r3
 8013620:	3710      	adds	r7, #16
 8013622:	46bd      	mov	sp, r7
 8013624:	bd80      	pop	{r7, pc}
	...

08013628 <IsSticky>:
 * \param [in]  cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8013628:	b480      	push	{r7}
 801362a:	b083      	sub	sp, #12
 801362c:	af00      	add	r7, sp, #0
 801362e:	4603      	mov	r3, r0
 8013630:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8013632:	79fb      	ldrb	r3, [r7, #7]
 8013634:	2b11      	cmp	r3, #17
 8013636:	bf8c      	ite	hi
 8013638:	2201      	movhi	r2, #1
 801363a:	2200      	movls	r2, #0
 801363c:	b2d2      	uxtb	r2, r2
 801363e:	2a00      	cmp	r2, #0
 8013640:	d10c      	bne.n	801365c <IsSticky+0x34>
 8013642:	2201      	movs	r2, #1
 8013644:	409a      	lsls	r2, r3
 8013646:	4b08      	ldr	r3, [pc, #32]	; (8013668 <IsSticky+0x40>)
 8013648:	4013      	ands	r3, r2
 801364a:	2b00      	cmp	r3, #0
 801364c:	bf14      	ite	ne
 801364e:	2301      	movne	r3, #1
 8013650:	2300      	moveq	r3, #0
 8013652:	b2db      	uxtb	r3, r3
 8013654:	2b00      	cmp	r3, #0
 8013656:	d001      	beq.n	801365c <IsSticky+0x34>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8013658:	2301      	movs	r3, #1
 801365a:	e000      	b.n	801365e <IsSticky+0x36>
        default:
            return false;
 801365c:	2300      	movs	r3, #0
    }
}
 801365e:	4618      	mov	r0, r3
 8013660:	370c      	adds	r7, #12
 8013662:	46bd      	mov	sp, r7
 8013664:	bc80      	pop	{r7}
 8013666:	4770      	bx	lr
 8013668:	00020720 	.word	0x00020720

0801366c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 801366c:	b580      	push	{r7, lr}
 801366e:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8013670:	f44f 7203 	mov.w	r2, #524	; 0x20c
 8013674:	2100      	movs	r1, #0
 8013676:	4804      	ldr	r0, [pc, #16]	; (8013688 <LoRaMacCommandsInit+0x1c>)
 8013678:	f005 fbc2 	bl	8018e00 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 801367c:	4802      	ldr	r0, [pc, #8]	; (8013688 <LoRaMacCommandsInit+0x1c>)
 801367e:	f7ff ff3a 	bl	80134f6 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8013682:	2300      	movs	r3, #0
}
 8013684:	4618      	mov	r0, r3
 8013686:	bd80      	pop	{r7, pc}
 8013688:	2000185c 	.word	0x2000185c

0801368c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 801368c:	b580      	push	{r7, lr}
 801368e:	b086      	sub	sp, #24
 8013690:	af00      	add	r7, sp, #0
 8013692:	4603      	mov	r3, r0
 8013694:	60b9      	str	r1, [r7, #8]
 8013696:	607a      	str	r2, [r7, #4]
 8013698:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 801369a:	68bb      	ldr	r3, [r7, #8]
 801369c:	2b00      	cmp	r3, #0
 801369e:	d101      	bne.n	80136a4 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80136a0:	2301      	movs	r3, #1
 80136a2:	e033      	b.n	801370c <LoRaMacCommandsAddCmd+0x80>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 80136a4:	f7ff feec 	bl	8013480 <MallocNewMacCommandSlot>
 80136a8:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 80136aa:	697b      	ldr	r3, [r7, #20]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d101      	bne.n	80136b4 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80136b0:	2302      	movs	r3, #2
 80136b2:	e02b      	b.n	801370c <LoRaMacCommandsAddCmd+0x80>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 80136b4:	6979      	ldr	r1, [r7, #20]
 80136b6:	4817      	ldr	r0, [pc, #92]	; (8013714 <LoRaMacCommandsAddCmd+0x88>)
 80136b8:	f7ff ff32 	bl	8013520 <LinkedListAdd>
 80136bc:	4603      	mov	r3, r0
 80136be:	f083 0301 	eor.w	r3, r3, #1
 80136c2:	b2db      	uxtb	r3, r3
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d001      	beq.n	80136cc <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 80136c8:	2305      	movs	r3, #5
 80136ca:	e01f      	b.n	801370c <LoRaMacCommandsAddCmd+0x80>
    }

    // Set Values
    newCmd->CID = cid;
 80136cc:	697b      	ldr	r3, [r7, #20]
 80136ce:	7bfa      	ldrb	r2, [r7, #15]
 80136d0:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80136d2:	697b      	ldr	r3, [r7, #20]
 80136d4:	687a      	ldr	r2, [r7, #4]
 80136d6:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80136d8:	697b      	ldr	r3, [r7, #20]
 80136da:	3305      	adds	r3, #5
 80136dc:	687a      	ldr	r2, [r7, #4]
 80136de:	b292      	uxth	r2, r2
 80136e0:	68b9      	ldr	r1, [r7, #8]
 80136e2:	4618      	mov	r0, r3
 80136e4:	f005 fb51 	bl	8018d8a <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80136e8:	7bfb      	ldrb	r3, [r7, #15]
 80136ea:	4618      	mov	r0, r3
 80136ec:	f7ff ff9c 	bl	8013628 <IsSticky>
 80136f0:	4603      	mov	r3, r0
 80136f2:	461a      	mov	r2, r3
 80136f4:	697b      	ldr	r3, [r7, #20]
 80136f6:	731a      	strb	r2, [r3, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80136f8:	4b06      	ldr	r3, [pc, #24]	; (8013714 <LoRaMacCommandsAddCmd+0x88>)
 80136fa:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	4413      	add	r3, r2
 8013702:	3301      	adds	r3, #1
 8013704:	4a03      	ldr	r2, [pc, #12]	; (8013714 <LoRaMacCommandsAddCmd+0x88>)
 8013706:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 801370a:	2300      	movs	r3, #0
}
 801370c:	4618      	mov	r0, r3
 801370e:	3718      	adds	r7, #24
 8013710:	46bd      	mov	sp, r7
 8013712:	bd80      	pop	{r7, pc}
 8013714:	2000185c 	.word	0x2000185c

08013718 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b082      	sub	sp, #8
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d101      	bne.n	801372a <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013726:	2301      	movs	r3, #1
 8013728:	e021      	b.n	801376e <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 801372a:	6879      	ldr	r1, [r7, #4]
 801372c:	4812      	ldr	r0, [pc, #72]	; (8013778 <LoRaMacCommandsRemoveCmd+0x60>)
 801372e:	f7ff ff48 	bl	80135c2 <LinkedListRemove>
 8013732:	4603      	mov	r3, r0
 8013734:	f083 0301 	eor.w	r3, r3, #1
 8013738:	b2db      	uxtb	r3, r3
 801373a:	2b00      	cmp	r3, #0
 801373c:	d001      	beq.n	8013742 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801373e:	2303      	movs	r3, #3
 8013740:	e015      	b.n	801376e <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8013742:	4b0d      	ldr	r3, [pc, #52]	; (8013778 <LoRaMacCommandsRemoveCmd+0x60>)
 8013744:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	689b      	ldr	r3, [r3, #8]
 801374c:	1ad3      	subs	r3, r2, r3
 801374e:	3b01      	subs	r3, #1
 8013750:	4a09      	ldr	r2, [pc, #36]	; (8013778 <LoRaMacCommandsRemoveCmd+0x60>)
 8013752:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8013756:	6878      	ldr	r0, [r7, #4]
 8013758:	f7ff feba 	bl	80134d0 <FreeMacCommandSlot>
 801375c:	4603      	mov	r3, r0
 801375e:	f083 0301 	eor.w	r3, r3, #1
 8013762:	b2db      	uxtb	r3, r3
 8013764:	2b00      	cmp	r3, #0
 8013766:	d001      	beq.n	801376c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013768:	2305      	movs	r3, #5
 801376a:	e000      	b.n	801376e <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801376c:	2300      	movs	r3, #0
}
 801376e:	4618      	mov	r0, r3
 8013770:	3708      	adds	r7, #8
 8013772:	46bd      	mov	sp, r7
 8013774:	bd80      	pop	{r7, pc}
 8013776:	bf00      	nop
 8013778:	2000185c 	.word	0x2000185c

0801377c <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 801377c:	b580      	push	{r7, lr}
 801377e:	b082      	sub	sp, #8
 8013780:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013782:	4b0f      	ldr	r3, [pc, #60]	; (80137c0 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8013788:	e012      	b.n	80137b0 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	7b1b      	ldrb	r3, [r3, #12]
 801378e:	f083 0301 	eor.w	r3, r3, #1
 8013792:	b2db      	uxtb	r3, r3
 8013794:	2b00      	cmp	r3, #0
 8013796:	d008      	beq.n	80137aa <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 801379e:	6878      	ldr	r0, [r7, #4]
 80137a0:	f7ff ffba 	bl	8013718 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80137a4:	683b      	ldr	r3, [r7, #0]
 80137a6:	607b      	str	r3, [r7, #4]
 80137a8:	e002      	b.n	80137b0 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d1e9      	bne.n	801378a <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80137b6:	2300      	movs	r3, #0
}
 80137b8:	4618      	mov	r0, r3
 80137ba:	3708      	adds	r7, #8
 80137bc:	46bd      	mov	sp, r7
 80137be:	bd80      	pop	{r7, pc}
 80137c0:	2000185c 	.word	0x2000185c

080137c4 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 80137c4:	b580      	push	{r7, lr}
 80137c6:	b082      	sub	sp, #8
 80137c8:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80137ca:	4b0e      	ldr	r3, [pc, #56]	; (8013804 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>)
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80137d0:	e00f      	b.n	80137f2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	681b      	ldr	r3, [r3, #0]
 80137d6:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	791b      	ldrb	r3, [r3, #4]
 80137dc:	4618      	mov	r0, r3
 80137de:	f7ff ff23 	bl	8013628 <IsSticky>
 80137e2:	4603      	mov	r3, r0
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d002      	beq.n	80137ee <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80137e8:	6878      	ldr	r0, [r7, #4]
 80137ea:	f7ff ff95 	bl	8013718 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80137ee:	683b      	ldr	r3, [r7, #0]
 80137f0:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d1ec      	bne.n	80137d2 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80137f8:	2300      	movs	r3, #0
}
 80137fa:	4618      	mov	r0, r3
 80137fc:	3708      	adds	r7, #8
 80137fe:	46bd      	mov	sp, r7
 8013800:	bd80      	pop	{r7, pc}
 8013802:	bf00      	nop
 8013804:	2000185c 	.word	0x2000185c

08013808 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8013808:	b480      	push	{r7}
 801380a:	b083      	sub	sp, #12
 801380c:	af00      	add	r7, sp, #0
 801380e:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d101      	bne.n	801381a <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013816:	2301      	movs	r3, #1
 8013818:	e005      	b.n	8013826 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 801381a:	4b05      	ldr	r3, [pc, #20]	; (8013830 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 801381c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8013824:	2300      	movs	r3, #0
}
 8013826:	4618      	mov	r0, r3
 8013828:	370c      	adds	r7, #12
 801382a:	46bd      	mov	sp, r7
 801382c:	bc80      	pop	{r7}
 801382e:	4770      	bx	lr
 8013830:	2000185c 	.word	0x2000185c

08013834 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8013834:	b580      	push	{r7, lr}
 8013836:	b088      	sub	sp, #32
 8013838:	af00      	add	r7, sp, #0
 801383a:	60f8      	str	r0, [r7, #12]
 801383c:	60b9      	str	r1, [r7, #8]
 801383e:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8013840:	4b25      	ldr	r3, [pc, #148]	; (80138d8 <LoRaMacCommandsSerializeCmds+0xa4>)
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8013846:	2300      	movs	r3, #0
 8013848:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	2b00      	cmp	r3, #0
 801384e:	d002      	beq.n	8013856 <LoRaMacCommandsSerializeCmds+0x22>
 8013850:	68bb      	ldr	r3, [r7, #8]
 8013852:	2b00      	cmp	r3, #0
 8013854:	d126      	bne.n	80138a4 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013856:	2301      	movs	r3, #1
 8013858:	e039      	b.n	80138ce <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 801385a:	7efb      	ldrb	r3, [r7, #27]
 801385c:	68fa      	ldr	r2, [r7, #12]
 801385e:	1ad2      	subs	r2, r2, r3
 8013860:	69fb      	ldr	r3, [r7, #28]
 8013862:	689b      	ldr	r3, [r3, #8]
 8013864:	3301      	adds	r3, #1
 8013866:	429a      	cmp	r2, r3
 8013868:	d320      	bcc.n	80138ac <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 801386a:	7efb      	ldrb	r3, [r7, #27]
 801386c:	1c5a      	adds	r2, r3, #1
 801386e:	76fa      	strb	r2, [r7, #27]
 8013870:	461a      	mov	r2, r3
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	4413      	add	r3, r2
 8013876:	69fa      	ldr	r2, [r7, #28]
 8013878:	7912      	ldrb	r2, [r2, #4]
 801387a:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 801387c:	7efb      	ldrb	r3, [r7, #27]
 801387e:	687a      	ldr	r2, [r7, #4]
 8013880:	18d0      	adds	r0, r2, r3
 8013882:	69fb      	ldr	r3, [r7, #28]
 8013884:	1d59      	adds	r1, r3, #5
 8013886:	69fb      	ldr	r3, [r7, #28]
 8013888:	689b      	ldr	r3, [r3, #8]
 801388a:	b29b      	uxth	r3, r3
 801388c:	461a      	mov	r2, r3
 801388e:	f005 fa7c 	bl	8018d8a <memcpy1>
            itr += curElement->PayloadSize;
 8013892:	69fb      	ldr	r3, [r7, #28]
 8013894:	689b      	ldr	r3, [r3, #8]
 8013896:	b2da      	uxtb	r2, r3
 8013898:	7efb      	ldrb	r3, [r7, #27]
 801389a:	4413      	add	r3, r2
 801389c:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 801389e:	69fb      	ldr	r3, [r7, #28]
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80138a4:	69fb      	ldr	r3, [r7, #28]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d1d7      	bne.n	801385a <LoRaMacCommandsSerializeCmds+0x26>
 80138aa:	e009      	b.n	80138c0 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 80138ac:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 80138ae:	e007      	b.n	80138c0 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 80138b0:	69fb      	ldr	r3, [r7, #28]
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 80138b6:	69f8      	ldr	r0, [r7, #28]
 80138b8:	f7ff ff2e 	bl	8013718 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 80138bc:	697b      	ldr	r3, [r7, #20]
 80138be:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80138c0:	69fb      	ldr	r3, [r7, #28]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d1f4      	bne.n	80138b0 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 80138c6:	68b8      	ldr	r0, [r7, #8]
 80138c8:	f7ff ff9e 	bl	8013808 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80138cc:	2300      	movs	r3, #0
}
 80138ce:	4618      	mov	r0, r3
 80138d0:	3720      	adds	r7, #32
 80138d2:	46bd      	mov	sp, r7
 80138d4:	bd80      	pop	{r7, pc}
 80138d6:	bf00      	nop
 80138d8:	2000185c 	.word	0x2000185c

080138dc <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 80138dc:	b480      	push	{r7}
 80138de:	b085      	sub	sp, #20
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	d101      	bne.n	80138ee <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80138ea:	2301      	movs	r3, #1
 80138ec:	e016      	b.n	801391c <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 80138ee:	4b0e      	ldr	r3, [pc, #56]	; (8013928 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80138f0:	681b      	ldr	r3, [r3, #0]
 80138f2:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	2200      	movs	r2, #0
 80138f8:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80138fa:	e00b      	b.n	8013914 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	7b1b      	ldrb	r3, [r3, #12]
 8013900:	2b00      	cmp	r3, #0
 8013902:	d004      	beq.n	801390e <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	2201      	movs	r2, #1
 8013908:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 801390a:	2300      	movs	r3, #0
 801390c:	e006      	b.n	801391c <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 801390e:	68fb      	ldr	r3, [r7, #12]
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8013914:	68fb      	ldr	r3, [r7, #12]
 8013916:	2b00      	cmp	r3, #0
 8013918:	d1f0      	bne.n	80138fc <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801391a:	2300      	movs	r3, #0
}
 801391c:	4618      	mov	r0, r3
 801391e:	3714      	adds	r7, #20
 8013920:	46bd      	mov	sp, r7
 8013922:	bc80      	pop	{r7}
 8013924:	4770      	bx	lr
 8013926:	bf00      	nop
 8013928:	2000185c 	.word	0x2000185c

0801392c <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 801392c:	b480      	push	{r7}
 801392e:	b085      	sub	sp, #20
 8013930:	af00      	add	r7, sp, #0
 8013932:	4603      	mov	r3, r0
 8013934:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8013936:	2300      	movs	r3, #0
 8013938:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 801393a:	79fb      	ldrb	r3, [r7, #7]
 801393c:	3b02      	subs	r3, #2
 801393e:	2b11      	cmp	r3, #17
 8013940:	d850      	bhi.n	80139e4 <LoRaMacCommandsGetCmdSize+0xb8>
 8013942:	a201      	add	r2, pc, #4	; (adr r2, 8013948 <LoRaMacCommandsGetCmdSize+0x1c>)
 8013944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013948:	08013991 	.word	0x08013991
 801394c:	08013997 	.word	0x08013997
 8013950:	0801399d 	.word	0x0801399d
 8013954:	080139a3 	.word	0x080139a3
 8013958:	080139a9 	.word	0x080139a9
 801395c:	080139af 	.word	0x080139af
 8013960:	080139b5 	.word	0x080139b5
 8013964:	080139bb 	.word	0x080139bb
 8013968:	080139c1 	.word	0x080139c1
 801396c:	080139e5 	.word	0x080139e5
 8013970:	080139e5 	.word	0x080139e5
 8013974:	080139c7 	.word	0x080139c7
 8013978:	080139e5 	.word	0x080139e5
 801397c:	080139e5 	.word	0x080139e5
 8013980:	080139cd 	.word	0x080139cd
 8013984:	080139d3 	.word	0x080139d3
 8013988:	080139d9 	.word	0x080139d9
 801398c:	080139df 	.word	0x080139df
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8013990:	2303      	movs	r3, #3
 8013992:	73fb      	strb	r3, [r7, #15]
            break;
 8013994:	e027      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8013996:	2305      	movs	r3, #5
 8013998:	73fb      	strb	r3, [r7, #15]
            break;
 801399a:	e024      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 801399c:	2302      	movs	r3, #2
 801399e:	73fb      	strb	r3, [r7, #15]
            break;
 80139a0:	e021      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80139a2:	2305      	movs	r3, #5
 80139a4:	73fb      	strb	r3, [r7, #15]
            break;
 80139a6:	e01e      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80139a8:	2301      	movs	r3, #1
 80139aa:	73fb      	strb	r3, [r7, #15]
            break;
 80139ac:	e01b      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80139ae:	2306      	movs	r3, #6
 80139b0:	73fb      	strb	r3, [r7, #15]
            break;
 80139b2:	e018      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80139b4:	2302      	movs	r3, #2
 80139b6:	73fb      	strb	r3, [r7, #15]
            break;
 80139b8:	e015      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80139ba:	2302      	movs	r3, #2
 80139bc:	73fb      	strb	r3, [r7, #15]
            break;
 80139be:	e012      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80139c0:	2305      	movs	r3, #5
 80139c2:	73fb      	strb	r3, [r7, #15]
            break;
 80139c4:	e00f      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80139c6:	2306      	movs	r3, #6
 80139c8:	73fb      	strb	r3, [r7, #15]
            break;
 80139ca:	e00c      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80139cc:	2301      	movs	r3, #1
 80139ce:	73fb      	strb	r3, [r7, #15]
            break;
 80139d0:	e009      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80139d2:	2305      	movs	r3, #5
 80139d4:	73fb      	strb	r3, [r7, #15]
            break;
 80139d6:	e006      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80139d8:	2304      	movs	r3, #4
 80139da:	73fb      	strb	r3, [r7, #15]
            break;
 80139dc:	e003      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80139de:	2304      	movs	r3, #4
 80139e0:	73fb      	strb	r3, [r7, #15]
            break;
 80139e2:	e000      	b.n	80139e6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80139e4:	bf00      	nop
        }
    }
    return cidSize;
 80139e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80139e8:	4618      	mov	r0, r3
 80139ea:	3714      	adds	r7, #20
 80139ec:	46bd      	mov	sp, r7
 80139ee:	bc80      	pop	{r7}
 80139f0:	4770      	bx	lr
 80139f2:	bf00      	nop

080139f4 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 80139f4:	b480      	push	{r7}
 80139f6:	b083      	sub	sp, #12
 80139f8:	af00      	add	r7, sp, #0
 80139fa:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	4a07      	ldr	r2, [pc, #28]	; (8013a1c <IncreaseBufferPointer+0x28>)
 8013a00:	4293      	cmp	r3, r2
 8013a02:	d102      	bne.n	8013a0a <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013a04:	4b06      	ldr	r3, [pc, #24]	; (8013a20 <IncreaseBufferPointer+0x2c>)
 8013a06:	607b      	str	r3, [r7, #4]
 8013a08:	e002      	b.n	8013a10 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	3304      	adds	r3, #4
 8013a0e:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8013a10:	687b      	ldr	r3, [r7, #4]
}
 8013a12:	4618      	mov	r0, r3
 8013a14:	370c      	adds	r7, #12
 8013a16:	46bd      	mov	sp, r7
 8013a18:	bc80      	pop	{r7}
 8013a1a:	4770      	bx	lr
 8013a1c:	20001a84 	.word	0x20001a84
 8013a20:	20001a74 	.word	0x20001a74

08013a24 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8013a24:	b480      	push	{r7}
 8013a26:	b083      	sub	sp, #12
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	4603      	mov	r3, r0
 8013a2c:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8013a2e:	79fb      	ldrb	r3, [r7, #7]
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	d101      	bne.n	8013a38 <IsListEmpty+0x14>
    {
        return true;
 8013a34:	2301      	movs	r3, #1
 8013a36:	e000      	b.n	8013a3a <IsListEmpty+0x16>
    }
    return false;
 8013a38:	2300      	movs	r3, #0
}
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	370c      	adds	r7, #12
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	bc80      	pop	{r7}
 8013a42:	4770      	bx	lr

08013a44 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8013a44:	b480      	push	{r7}
 8013a46:	b083      	sub	sp, #12
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	4603      	mov	r3, r0
 8013a4c:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8013a4e:	79fb      	ldrb	r3, [r7, #7]
 8013a50:	2b04      	cmp	r3, #4
 8013a52:	d901      	bls.n	8013a58 <IsListFull+0x14>
    {
        return true;
 8013a54:	2301      	movs	r3, #1
 8013a56:	e000      	b.n	8013a5a <IsListFull+0x16>
    }
    return false;
 8013a58:	2300      	movs	r3, #0
}
 8013a5a:	4618      	mov	r0, r3
 8013a5c:	370c      	adds	r7, #12
 8013a5e:	46bd      	mov	sp, r7
 8013a60:	bc80      	pop	{r7}
 8013a62:	4770      	bx	lr

08013a64 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b086      	sub	sp, #24
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	4603      	mov	r3, r0
 8013a6c:	60b9      	str	r1, [r7, #8]
 8013a6e:	607a      	str	r2, [r7, #4]
 8013a70:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8013a72:	68bb      	ldr	r3, [r7, #8]
 8013a74:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013a76:	4b13      	ldr	r3, [pc, #76]	; (8013ac4 <GetElement+0x60>)
 8013a78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013a7c:	4618      	mov	r0, r3
 8013a7e:	f7ff ffd1 	bl	8013a24 <IsListEmpty>
 8013a82:	4603      	mov	r3, r0
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d001      	beq.n	8013a8c <GetElement+0x28>
    {
        return NULL;
 8013a88:	2300      	movs	r3, #0
 8013a8a:	e017      	b.n	8013abc <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013a8c:	2300      	movs	r3, #0
 8013a8e:	74fb      	strb	r3, [r7, #19]
 8013a90:	e00d      	b.n	8013aae <GetElement+0x4a>
    {
        if( element->Request == request )
 8013a92:	697b      	ldr	r3, [r7, #20]
 8013a94:	781b      	ldrb	r3, [r3, #0]
 8013a96:	7bfa      	ldrb	r2, [r7, #15]
 8013a98:	429a      	cmp	r2, r3
 8013a9a:	d101      	bne.n	8013aa0 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8013a9c:	697b      	ldr	r3, [r7, #20]
 8013a9e:	e00d      	b.n	8013abc <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8013aa0:	6978      	ldr	r0, [r7, #20]
 8013aa2:	f7ff ffa7 	bl	80139f4 <IncreaseBufferPointer>
 8013aa6:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013aa8:	7cfb      	ldrb	r3, [r7, #19]
 8013aaa:	3301      	adds	r3, #1
 8013aac:	74fb      	strb	r3, [r7, #19]
 8013aae:	4b05      	ldr	r3, [pc, #20]	; (8013ac4 <GetElement+0x60>)
 8013ab0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013ab4:	7cfa      	ldrb	r2, [r7, #19]
 8013ab6:	429a      	cmp	r2, r3
 8013ab8:	d3eb      	bcc.n	8013a92 <GetElement+0x2e>
    }

    return NULL;
 8013aba:	2300      	movs	r3, #0
}
 8013abc:	4618      	mov	r0, r3
 8013abe:	3718      	adds	r7, #24
 8013ac0:	46bd      	mov	sp, r7
 8013ac2:	bd80      	pop	{r7, pc}
 8013ac4:	20001a68 	.word	0x20001a68

08013ac8 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8013ac8:	b580      	push	{r7, lr}
 8013aca:	b082      	sub	sp, #8
 8013acc:	af00      	add	r7, sp, #0
 8013ace:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8013ad0:	4a0c      	ldr	r2, [pc, #48]	; (8013b04 <LoRaMacConfirmQueueInit+0x3c>)
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8013ad6:	4b0b      	ldr	r3, [pc, #44]	; (8013b04 <LoRaMacConfirmQueueInit+0x3c>)
 8013ad8:	2200      	movs	r2, #0
 8013ada:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013ade:	4b09      	ldr	r3, [pc, #36]	; (8013b04 <LoRaMacConfirmQueueInit+0x3c>)
 8013ae0:	4a09      	ldr	r2, [pc, #36]	; (8013b08 <LoRaMacConfirmQueueInit+0x40>)
 8013ae2:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013ae4:	4b07      	ldr	r3, [pc, #28]	; (8013b04 <LoRaMacConfirmQueueInit+0x3c>)
 8013ae6:	4a08      	ldr	r2, [pc, #32]	; (8013b08 <LoRaMacConfirmQueueInit+0x40>)
 8013ae8:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8013aea:	2214      	movs	r2, #20
 8013aec:	21ff      	movs	r1, #255	; 0xff
 8013aee:	4806      	ldr	r0, [pc, #24]	; (8013b08 <LoRaMacConfirmQueueInit+0x40>)
 8013af0:	f005 f986 	bl	8018e00 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013af4:	4b03      	ldr	r3, [pc, #12]	; (8013b04 <LoRaMacConfirmQueueInit+0x3c>)
 8013af6:	2201      	movs	r2, #1
 8013af8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8013afc:	bf00      	nop
 8013afe:	3708      	adds	r7, #8
 8013b00:	46bd      	mov	sp, r7
 8013b02:	bd80      	pop	{r7, pc}
 8013b04:	20001a68 	.word	0x20001a68
 8013b08:	20001a74 	.word	0x20001a74

08013b0c <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8013b0c:	b580      	push	{r7, lr}
 8013b0e:	b082      	sub	sp, #8
 8013b10:	af00      	add	r7, sp, #0
 8013b12:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013b14:	4b19      	ldr	r3, [pc, #100]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f7ff ff92 	bl	8013a44 <IsListFull>
 8013b20:	4603      	mov	r3, r0
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d001      	beq.n	8013b2a <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8013b26:	2300      	movs	r3, #0
 8013b28:	e024      	b.n	8013b74 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8013b2a:	4b14      	ldr	r3, [pc, #80]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b2c:	689b      	ldr	r3, [r3, #8]
 8013b2e:	687a      	ldr	r2, [r7, #4]
 8013b30:	7812      	ldrb	r2, [r2, #0]
 8013b32:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8013b34:	4b11      	ldr	r3, [pc, #68]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b36:	689b      	ldr	r3, [r3, #8]
 8013b38:	687a      	ldr	r2, [r7, #4]
 8013b3a:	7852      	ldrb	r2, [r2, #1]
 8013b3c:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8013b3e:	4b0f      	ldr	r3, [pc, #60]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b40:	689b      	ldr	r3, [r3, #8]
 8013b42:	687a      	ldr	r2, [r7, #4]
 8013b44:	78d2      	ldrb	r2, [r2, #3]
 8013b46:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8013b48:	4b0c      	ldr	r3, [pc, #48]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b4a:	689b      	ldr	r3, [r3, #8]
 8013b4c:	687a      	ldr	r2, [r7, #4]
 8013b4e:	7892      	ldrb	r2, [r2, #2]
 8013b50:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8013b52:	4b0a      	ldr	r3, [pc, #40]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013b58:	3301      	adds	r3, #1
 8013b5a:	b2da      	uxtb	r2, r3
 8013b5c:	4b07      	ldr	r3, [pc, #28]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b5e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8013b62:	4b06      	ldr	r3, [pc, #24]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b64:	689b      	ldr	r3, [r3, #8]
 8013b66:	4618      	mov	r0, r3
 8013b68:	f7ff ff44 	bl	80139f4 <IncreaseBufferPointer>
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	4a03      	ldr	r2, [pc, #12]	; (8013b7c <LoRaMacConfirmQueueAdd+0x70>)
 8013b70:	6093      	str	r3, [r2, #8]

    return true;
 8013b72:	2301      	movs	r3, #1
}
 8013b74:	4618      	mov	r0, r3
 8013b76:	3708      	adds	r7, #8
 8013b78:	46bd      	mov	sp, r7
 8013b7a:	bd80      	pop	{r7, pc}
 8013b7c:	20001a68 	.word	0x20001a68

08013b80 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013b84:	4b0e      	ldr	r3, [pc, #56]	; (8013bc0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013b86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013b8a:	4618      	mov	r0, r3
 8013b8c:	f7ff ff4a 	bl	8013a24 <IsListEmpty>
 8013b90:	4603      	mov	r3, r0
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d001      	beq.n	8013b9a <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8013b96:	2300      	movs	r3, #0
 8013b98:	e010      	b.n	8013bbc <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8013b9a:	4b09      	ldr	r3, [pc, #36]	; (8013bc0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013b9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013ba0:	3b01      	subs	r3, #1
 8013ba2:	b2da      	uxtb	r2, r3
 8013ba4:	4b06      	ldr	r3, [pc, #24]	; (8013bc0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013ba6:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8013baa:	4b05      	ldr	r3, [pc, #20]	; (8013bc0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013bac:	685b      	ldr	r3, [r3, #4]
 8013bae:	4618      	mov	r0, r3
 8013bb0:	f7ff ff20 	bl	80139f4 <IncreaseBufferPointer>
 8013bb4:	4603      	mov	r3, r0
 8013bb6:	4a02      	ldr	r2, [pc, #8]	; (8013bc0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013bb8:	6053      	str	r3, [r2, #4]

    return true;
 8013bba:	2301      	movs	r3, #1
}
 8013bbc:	4618      	mov	r0, r3
 8013bbe:	bd80      	pop	{r7, pc}
 8013bc0:	20001a68 	.word	0x20001a68

08013bc4 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	b084      	sub	sp, #16
 8013bc8:	af00      	add	r7, sp, #0
 8013bca:	4603      	mov	r3, r0
 8013bcc:	460a      	mov	r2, r1
 8013bce:	71fb      	strb	r3, [r7, #7]
 8013bd0:	4613      	mov	r3, r2
 8013bd2:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8013bd4:	2300      	movs	r3, #0
 8013bd6:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013bd8:	4b10      	ldr	r3, [pc, #64]	; (8013c1c <LoRaMacConfirmQueueSetStatus+0x58>)
 8013bda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013bde:	4618      	mov	r0, r3
 8013be0:	f7ff ff20 	bl	8013a24 <IsListEmpty>
 8013be4:	4603      	mov	r3, r0
 8013be6:	f083 0301 	eor.w	r3, r3, #1
 8013bea:	b2db      	uxtb	r3, r3
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d011      	beq.n	8013c14 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013bf0:	4b0a      	ldr	r3, [pc, #40]	; (8013c1c <LoRaMacConfirmQueueSetStatus+0x58>)
 8013bf2:	6859      	ldr	r1, [r3, #4]
 8013bf4:	4b09      	ldr	r3, [pc, #36]	; (8013c1c <LoRaMacConfirmQueueSetStatus+0x58>)
 8013bf6:	689a      	ldr	r2, [r3, #8]
 8013bf8:	79bb      	ldrb	r3, [r7, #6]
 8013bfa:	4618      	mov	r0, r3
 8013bfc:	f7ff ff32 	bl	8013a64 <GetElement>
 8013c00:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d005      	beq.n	8013c14 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8013c08:	68fb      	ldr	r3, [r7, #12]
 8013c0a:	79fa      	ldrb	r2, [r7, #7]
 8013c0c:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	2201      	movs	r2, #1
 8013c12:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8013c14:	bf00      	nop
 8013c16:	3710      	adds	r7, #16
 8013c18:	46bd      	mov	sp, r7
 8013c1a:	bd80      	pop	{r7, pc}
 8013c1c:	20001a68 	.word	0x20001a68

08013c20 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8013c20:	b580      	push	{r7, lr}
 8013c22:	b084      	sub	sp, #16
 8013c24:	af00      	add	r7, sp, #0
 8013c26:	4603      	mov	r3, r0
 8013c28:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8013c2a:	2300      	movs	r3, #0
 8013c2c:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013c2e:	4b10      	ldr	r3, [pc, #64]	; (8013c70 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013c30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013c34:	4618      	mov	r0, r3
 8013c36:	f7ff fef5 	bl	8013a24 <IsListEmpty>
 8013c3a:	4603      	mov	r3, r0
 8013c3c:	f083 0301 	eor.w	r3, r3, #1
 8013c40:	b2db      	uxtb	r3, r3
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	d00e      	beq.n	8013c64 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013c46:	4b0a      	ldr	r3, [pc, #40]	; (8013c70 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013c48:	6859      	ldr	r1, [r3, #4]
 8013c4a:	4b09      	ldr	r3, [pc, #36]	; (8013c70 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013c4c:	689a      	ldr	r2, [r3, #8]
 8013c4e:	79fb      	ldrb	r3, [r7, #7]
 8013c50:	4618      	mov	r0, r3
 8013c52:	f7ff ff07 	bl	8013a64 <GetElement>
 8013c56:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013c58:	68fb      	ldr	r3, [r7, #12]
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d002      	beq.n	8013c64 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	785b      	ldrb	r3, [r3, #1]
 8013c62:	e000      	b.n	8013c66 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013c64:	2301      	movs	r3, #1
}
 8013c66:	4618      	mov	r0, r3
 8013c68:	3710      	adds	r7, #16
 8013c6a:	46bd      	mov	sp, r7
 8013c6c:	bd80      	pop	{r7, pc}
 8013c6e:	bf00      	nop
 8013c70:	20001a68 	.word	0x20001a68

08013c74 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8013c74:	b580      	push	{r7, lr}
 8013c76:	b084      	sub	sp, #16
 8013c78:	af00      	add	r7, sp, #0
 8013c7a:	4603      	mov	r3, r0
 8013c7c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8013c7e:	4b16      	ldr	r3, [pc, #88]	; (8013cd8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013c80:	685b      	ldr	r3, [r3, #4]
 8013c82:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8013c84:	4a14      	ldr	r2, [pc, #80]	; (8013cd8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013c86:	79fb      	ldrb	r3, [r7, #7]
 8013c88:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013c8c:	4b12      	ldr	r3, [pc, #72]	; (8013cd8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013c8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013c92:	4618      	mov	r0, r3
 8013c94:	f7ff fec6 	bl	8013a24 <IsListEmpty>
 8013c98:	4603      	mov	r3, r0
 8013c9a:	f083 0301 	eor.w	r3, r3, #1
 8013c9e:	b2db      	uxtb	r3, r3
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d015      	beq.n	8013cd0 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	79fa      	ldrb	r2, [r7, #7]
 8013ca8:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	78db      	ldrb	r3, [r3, #3]
 8013cae:	f083 0301 	eor.w	r3, r3, #1
 8013cb2:	b2db      	uxtb	r3, r3
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d002      	beq.n	8013cbe <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	2201      	movs	r2, #1
 8013cbc:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8013cbe:	68f8      	ldr	r0, [r7, #12]
 8013cc0:	f7ff fe98 	bl	80139f4 <IncreaseBufferPointer>
 8013cc4:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8013cc6:	4b04      	ldr	r3, [pc, #16]	; (8013cd8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013cc8:	689b      	ldr	r3, [r3, #8]
 8013cca:	68fa      	ldr	r2, [r7, #12]
 8013ccc:	429a      	cmp	r2, r3
 8013cce:	d1e9      	bne.n	8013ca4 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8013cd0:	bf00      	nop
 8013cd2:	3710      	adds	r7, #16
 8013cd4:	46bd      	mov	sp, r7
 8013cd6:	bd80      	pop	{r7, pc}
 8013cd8:	20001a68 	.word	0x20001a68

08013cdc <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8013cdc:	b580      	push	{r7, lr}
 8013cde:	b082      	sub	sp, #8
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	4603      	mov	r3, r0
 8013ce4:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8013ce6:	4b09      	ldr	r3, [pc, #36]	; (8013d0c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013ce8:	6859      	ldr	r1, [r3, #4]
 8013cea:	4b08      	ldr	r3, [pc, #32]	; (8013d0c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013cec:	689a      	ldr	r2, [r3, #8]
 8013cee:	79fb      	ldrb	r3, [r7, #7]
 8013cf0:	4618      	mov	r0, r3
 8013cf2:	f7ff feb7 	bl	8013a64 <GetElement>
 8013cf6:	4603      	mov	r3, r0
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d001      	beq.n	8013d00 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8013cfc:	2301      	movs	r3, #1
 8013cfe:	e000      	b.n	8013d02 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8013d00:	2300      	movs	r3, #0
}
 8013d02:	4618      	mov	r0, r3
 8013d04:	3708      	adds	r7, #8
 8013d06:	46bd      	mov	sp, r7
 8013d08:	bd80      	pop	{r7, pc}
 8013d0a:	bf00      	nop
 8013d0c:	20001a68 	.word	0x20001a68

08013d10 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8013d10:	b580      	push	{r7, lr}
 8013d12:	b084      	sub	sp, #16
 8013d14:	af00      	add	r7, sp, #0
 8013d16:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8013d18:	4b22      	ldr	r3, [pc, #136]	; (8013da4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013d1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013d1e:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8013d20:	2300      	movs	r3, #0
 8013d22:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8013d24:	2300      	movs	r3, #0
 8013d26:	73fb      	strb	r3, [r7, #15]
 8013d28:	e032      	b.n	8013d90 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8013d2a:	4b1e      	ldr	r3, [pc, #120]	; (8013da4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013d2c:	685b      	ldr	r3, [r3, #4]
 8013d2e:	781a      	ldrb	r2, [r3, #0]
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8013d34:	4b1b      	ldr	r3, [pc, #108]	; (8013da4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013d36:	685b      	ldr	r3, [r3, #4]
 8013d38:	785a      	ldrb	r2, [r3, #1]
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8013d3e:	4b19      	ldr	r3, [pc, #100]	; (8013da4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013d40:	685b      	ldr	r3, [r3, #4]
 8013d42:	789b      	ldrb	r3, [r3, #2]
 8013d44:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8013d46:	7b7b      	ldrb	r3, [r7, #13]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d005      	beq.n	8013d58 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8013d4c:	4b15      	ldr	r3, [pc, #84]	; (8013da4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	689b      	ldr	r3, [r3, #8]
 8013d52:	6878      	ldr	r0, [r7, #4]
 8013d54:	4798      	blx	r3
 8013d56:	e00b      	b.n	8013d70 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8013d58:	4b12      	ldr	r3, [pc, #72]	; (8013da4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013d5a:	685b      	ldr	r3, [r3, #4]
 8013d5c:	781b      	ldrb	r3, [r3, #0]
 8013d5e:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8013d60:	4b10      	ldr	r3, [pc, #64]	; (8013da4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013d62:	685b      	ldr	r3, [r3, #4]
 8013d64:	785b      	ldrb	r3, [r3, #1]
 8013d66:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8013d68:	4b0e      	ldr	r3, [pc, #56]	; (8013da4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013d6a:	685b      	ldr	r3, [r3, #4]
 8013d6c:	78db      	ldrb	r3, [r3, #3]
 8013d6e:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8013d70:	f7ff ff06 	bl	8013b80 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8013d74:	7b7b      	ldrb	r3, [r7, #13]
 8013d76:	f083 0301 	eor.w	r3, r3, #1
 8013d7a:	b2db      	uxtb	r3, r3
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d004      	beq.n	8013d8a <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8013d80:	f107 0308 	add.w	r3, r7, #8
 8013d84:	4618      	mov	r0, r3
 8013d86:	f7ff fec1 	bl	8013b0c <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8013d8a:	7bfb      	ldrb	r3, [r7, #15]
 8013d8c:	3301      	adds	r3, #1
 8013d8e:	73fb      	strb	r3, [r7, #15]
 8013d90:	7bfa      	ldrb	r2, [r7, #15]
 8013d92:	7bbb      	ldrb	r3, [r7, #14]
 8013d94:	429a      	cmp	r2, r3
 8013d96:	d3c8      	bcc.n	8013d2a <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8013d98:	bf00      	nop
 8013d9a:	bf00      	nop
 8013d9c:	3710      	adds	r7, #16
 8013d9e:	46bd      	mov	sp, r7
 8013da0:	bd80      	pop	{r7, pc}
 8013da2:	bf00      	nop
 8013da4:	20001a68 	.word	0x20001a68

08013da8 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8013da8:	b480      	push	{r7}
 8013daa:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8013dac:	4b03      	ldr	r3, [pc, #12]	; (8013dbc <LoRaMacConfirmQueueGetCnt+0x14>)
 8013dae:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8013db2:	4618      	mov	r0, r3
 8013db4:	46bd      	mov	sp, r7
 8013db6:	bc80      	pop	{r7}
 8013db8:	4770      	bx	lr
 8013dba:	bf00      	nop
 8013dbc:	20001a68 	.word	0x20001a68

08013dc0 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8013dc0:	b580      	push	{r7, lr}
 8013dc2:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013dc4:	4b06      	ldr	r3, [pc, #24]	; (8013de0 <LoRaMacConfirmQueueIsFull+0x20>)
 8013dc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013dca:	4618      	mov	r0, r3
 8013dcc:	f7ff fe3a 	bl	8013a44 <IsListFull>
 8013dd0:	4603      	mov	r3, r0
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d001      	beq.n	8013dda <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8013dd6:	2301      	movs	r3, #1
 8013dd8:	e000      	b.n	8013ddc <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8013dda:	2300      	movs	r3, #0
    }
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	bd80      	pop	{r7, pc}
 8013de0:	20001a68 	.word	0x20001a68

08013de4 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8013de4:	b580      	push	{r7, lr}
 8013de6:	b08e      	sub	sp, #56	; 0x38
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	60f8      	str	r0, [r7, #12]
 8013dec:	607b      	str	r3, [r7, #4]
 8013dee:	460b      	mov	r3, r1
 8013df0:	817b      	strh	r3, [r7, #10]
 8013df2:	4613      	mov	r3, r2
 8013df4:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8013df6:	68fb      	ldr	r3, [r7, #12]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d101      	bne.n	8013e00 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013dfc:	2309      	movs	r3, #9
 8013dfe:	e086      	b.n	8013f0e <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8013e00:	2300      	movs	r3, #0
 8013e02:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8013e06:	2301      	movs	r3, #1
 8013e08:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8013e0a:	2300      	movs	r3, #0
 8013e0c:	623b      	str	r3, [r7, #32]
 8013e0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8013e12:	2200      	movs	r2, #0
 8013e14:	601a      	str	r2, [r3, #0]
 8013e16:	605a      	str	r2, [r3, #4]
 8013e18:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8013e1a:	2300      	movs	r3, #0
 8013e1c:	613b      	str	r3, [r7, #16]
 8013e1e:	f107 0314 	add.w	r3, r7, #20
 8013e22:	2200      	movs	r2, #0
 8013e24:	601a      	str	r2, [r3, #0]
 8013e26:	605a      	str	r2, [r3, #4]
 8013e28:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8013e2a:	2301      	movs	r3, #1
 8013e2c:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8013e2e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8013e32:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	b2db      	uxtb	r3, r3
 8013e38:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	0a1b      	lsrs	r3, r3, #8
 8013e3e:	b2db      	uxtb	r3, r3
 8013e40:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	0c1b      	lsrs	r3, r3, #16
 8013e46:	b2db      	uxtb	r3, r3
 8013e48:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	0e1b      	lsrs	r3, r3, #24
 8013e4e:	b2db      	uxtb	r3, r3
 8013e50:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8013e52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e54:	b2db      	uxtb	r3, r3
 8013e56:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8013e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e5a:	0a1b      	lsrs	r3, r3, #8
 8013e5c:	b2db      	uxtb	r3, r3
 8013e5e:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8013e60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e62:	0c1b      	lsrs	r3, r3, #16
 8013e64:	b2db      	uxtb	r3, r3
 8013e66:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8013e68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013e6a:	0e1b      	lsrs	r3, r3, #24
 8013e6c:	b2db      	uxtb	r3, r3
 8013e6e:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8013e70:	e048      	b.n	8013f04 <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 8013e72:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013e74:	b2db      	uxtb	r3, r3
 8013e76:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8013e78:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013e7a:	3301      	adds	r3, #1
 8013e7c:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8013e7e:	f107 0320 	add.w	r3, r7, #32
 8013e82:	7a7a      	ldrb	r2, [r7, #9]
 8013e84:	f107 0010 	add.w	r0, r7, #16
 8013e88:	2110      	movs	r1, #16
 8013e8a:	f7f8 fcee 	bl	800c86a <SecureElementAesEncrypt>
 8013e8e:	4603      	mov	r3, r0
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	d001      	beq.n	8013e98 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013e94:	230e      	movs	r3, #14
 8013e96:	e03a      	b.n	8013f0e <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013e98:	2300      	movs	r3, #0
 8013e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013e9e:	e01e      	b.n	8013ede <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8013ea0:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8013ea4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013ea8:	4413      	add	r3, r2
 8013eaa:	461a      	mov	r2, r3
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	4413      	add	r3, r2
 8013eb0:	7819      	ldrb	r1, [r3, #0]
 8013eb2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013eb6:	3338      	adds	r3, #56	; 0x38
 8013eb8:	443b      	add	r3, r7
 8013eba:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8013ebe:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8013ec2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013ec6:	4403      	add	r3, r0
 8013ec8:	4618      	mov	r0, r3
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	4403      	add	r3, r0
 8013ece:	404a      	eors	r2, r1
 8013ed0:	b2d2      	uxtb	r2, r2
 8013ed2:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013ed4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013ed8:	3301      	adds	r3, #1
 8013eda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013ede:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013ee2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8013ee6:	2a10      	cmp	r2, #16
 8013ee8:	bfa8      	it	ge
 8013eea:	2210      	movge	r2, #16
 8013eec:	b212      	sxth	r2, r2
 8013eee:	4293      	cmp	r3, r2
 8013ef0:	dbd6      	blt.n	8013ea0 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8013ef2:	897b      	ldrh	r3, [r7, #10]
 8013ef4:	3b10      	subs	r3, #16
 8013ef6:	b29b      	uxth	r3, r3
 8013ef8:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8013efa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013efe:	3310      	adds	r3, #16
 8013f00:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8013f04:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	dcb2      	bgt.n	8013e72 <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013f0c:	2300      	movs	r3, #0
}
 8013f0e:	4618      	mov	r0, r3
 8013f10:	3738      	adds	r7, #56	; 0x38
 8013f12:	46bd      	mov	sp, r7
 8013f14:	bd80      	pop	{r7, pc}

08013f16 <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8013f16:	b490      	push	{r4, r7}
 8013f18:	b082      	sub	sp, #8
 8013f1a:	af00      	add	r7, sp, #0
 8013f1c:	4604      	mov	r4, r0
 8013f1e:	4608      	mov	r0, r1
 8013f20:	4611      	mov	r1, r2
 8013f22:	461a      	mov	r2, r3
 8013f24:	4623      	mov	r3, r4
 8013f26:	80fb      	strh	r3, [r7, #6]
 8013f28:	4603      	mov	r3, r0
 8013f2a:	717b      	strb	r3, [r7, #5]
 8013f2c:	460b      	mov	r3, r1
 8013f2e:	713b      	strb	r3, [r7, #4]
 8013f30:	4613      	mov	r3, r2
 8013f32:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8013f34:	69bb      	ldr	r3, [r7, #24]
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d101      	bne.n	8013f3e <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013f3a:	2309      	movs	r3, #9
 8013f3c:	e04e      	b.n	8013fdc <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8013f3e:	69bb      	ldr	r3, [r7, #24]
 8013f40:	2249      	movs	r2, #73	; 0x49
 8013f42:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8013f44:	69bb      	ldr	r3, [r7, #24]
 8013f46:	3301      	adds	r3, #1
 8013f48:	2200      	movs	r2, #0
 8013f4a:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8013f4c:	69bb      	ldr	r3, [r7, #24]
 8013f4e:	3302      	adds	r3, #2
 8013f50:	2200      	movs	r2, #0
 8013f52:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8013f54:	69bb      	ldr	r3, [r7, #24]
 8013f56:	3303      	adds	r3, #3
 8013f58:	2200      	movs	r2, #0
 8013f5a:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8013f5c:	69bb      	ldr	r3, [r7, #24]
 8013f5e:	3304      	adds	r3, #4
 8013f60:	2200      	movs	r2, #0
 8013f62:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8013f64:	69bb      	ldr	r3, [r7, #24]
 8013f66:	3305      	adds	r3, #5
 8013f68:	78fa      	ldrb	r2, [r7, #3]
 8013f6a:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8013f6c:	69bb      	ldr	r3, [r7, #24]
 8013f6e:	3306      	adds	r3, #6
 8013f70:	693a      	ldr	r2, [r7, #16]
 8013f72:	b2d2      	uxtb	r2, r2
 8013f74:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8013f76:	693b      	ldr	r3, [r7, #16]
 8013f78:	0a1a      	lsrs	r2, r3, #8
 8013f7a:	69bb      	ldr	r3, [r7, #24]
 8013f7c:	3307      	adds	r3, #7
 8013f7e:	b2d2      	uxtb	r2, r2
 8013f80:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8013f82:	693b      	ldr	r3, [r7, #16]
 8013f84:	0c1a      	lsrs	r2, r3, #16
 8013f86:	69bb      	ldr	r3, [r7, #24]
 8013f88:	3308      	adds	r3, #8
 8013f8a:	b2d2      	uxtb	r2, r2
 8013f8c:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8013f8e:	693b      	ldr	r3, [r7, #16]
 8013f90:	0e1a      	lsrs	r2, r3, #24
 8013f92:	69bb      	ldr	r3, [r7, #24]
 8013f94:	3309      	adds	r3, #9
 8013f96:	b2d2      	uxtb	r2, r2
 8013f98:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8013f9a:	69bb      	ldr	r3, [r7, #24]
 8013f9c:	330a      	adds	r3, #10
 8013f9e:	697a      	ldr	r2, [r7, #20]
 8013fa0:	b2d2      	uxtb	r2, r2
 8013fa2:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8013fa4:	697b      	ldr	r3, [r7, #20]
 8013fa6:	0a1a      	lsrs	r2, r3, #8
 8013fa8:	69bb      	ldr	r3, [r7, #24]
 8013faa:	330b      	adds	r3, #11
 8013fac:	b2d2      	uxtb	r2, r2
 8013fae:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8013fb0:	697b      	ldr	r3, [r7, #20]
 8013fb2:	0c1a      	lsrs	r2, r3, #16
 8013fb4:	69bb      	ldr	r3, [r7, #24]
 8013fb6:	330c      	adds	r3, #12
 8013fb8:	b2d2      	uxtb	r2, r2
 8013fba:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8013fbc:	697b      	ldr	r3, [r7, #20]
 8013fbe:	0e1a      	lsrs	r2, r3, #24
 8013fc0:	69bb      	ldr	r3, [r7, #24]
 8013fc2:	330d      	adds	r3, #13
 8013fc4:	b2d2      	uxtb	r2, r2
 8013fc6:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8013fc8:	69bb      	ldr	r3, [r7, #24]
 8013fca:	330e      	adds	r3, #14
 8013fcc:	2200      	movs	r2, #0
 8013fce:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8013fd0:	69bb      	ldr	r3, [r7, #24]
 8013fd2:	330f      	adds	r3, #15
 8013fd4:	88fa      	ldrh	r2, [r7, #6]
 8013fd6:	b2d2      	uxtb	r2, r2
 8013fd8:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8013fda:	2300      	movs	r3, #0
}
 8013fdc:	4618      	mov	r0, r3
 8013fde:	3708      	adds	r7, #8
 8013fe0:	46bd      	mov	sp, r7
 8013fe2:	bc90      	pop	{r4, r7}
 8013fe4:	4770      	bx	lr

08013fe6 <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8013fe6:	b590      	push	{r4, r7, lr}
 8013fe8:	b08b      	sub	sp, #44	; 0x2c
 8013fea:	af04      	add	r7, sp, #16
 8013fec:	6078      	str	r0, [r7, #4]
 8013fee:	4608      	mov	r0, r1
 8013ff0:	4611      	mov	r1, r2
 8013ff2:	461a      	mov	r2, r3
 8013ff4:	4603      	mov	r3, r0
 8013ff6:	807b      	strh	r3, [r7, #2]
 8013ff8:	460b      	mov	r3, r1
 8013ffa:	707b      	strb	r3, [r7, #1]
 8013ffc:	4613      	mov	r3, r2
 8013ffe:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	2b00      	cmp	r3, #0
 8014004:	d002      	beq.n	801400c <ComputeCmacB0+0x26>
 8014006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014008:	2b00      	cmp	r3, #0
 801400a:	d101      	bne.n	8014010 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801400c:	2309      	movs	r3, #9
 801400e:	e024      	b.n	801405a <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8014010:	887b      	ldrh	r3, [r7, #2]
 8014012:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014016:	d901      	bls.n	801401c <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8014018:	230d      	movs	r3, #13
 801401a:	e01e      	b.n	801405a <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801401c:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8014020:	783a      	ldrb	r2, [r7, #0]
 8014022:	7879      	ldrb	r1, [r7, #1]
 8014024:	8878      	ldrh	r0, [r7, #2]
 8014026:	f107 0308 	add.w	r3, r7, #8
 801402a:	9302      	str	r3, [sp, #8]
 801402c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801402e:	9301      	str	r3, [sp, #4]
 8014030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014032:	9300      	str	r3, [sp, #0]
 8014034:	4623      	mov	r3, r4
 8014036:	f7ff ff6e 	bl	8013f16 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 801403a:	7879      	ldrb	r1, [r7, #1]
 801403c:	887a      	ldrh	r2, [r7, #2]
 801403e:	f107 0008 	add.w	r0, r7, #8
 8014042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014044:	9300      	str	r3, [sp, #0]
 8014046:	460b      	mov	r3, r1
 8014048:	6879      	ldr	r1, [r7, #4]
 801404a:	f7f8 fbc1 	bl	800c7d0 <SecureElementComputeAesCmac>
 801404e:	4603      	mov	r3, r0
 8014050:	2b00      	cmp	r3, #0
 8014052:	d001      	beq.n	8014058 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014054:	230e      	movs	r3, #14
 8014056:	e000      	b.n	801405a <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014058:	2300      	movs	r3, #0
}
 801405a:	4618      	mov	r0, r3
 801405c:	371c      	adds	r7, #28
 801405e:	46bd      	mov	sp, r7
 8014060:	bd90      	pop	{r4, r7, pc}

08014062 <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8014062:	b590      	push	{r4, r7, lr}
 8014064:	b0cd      	sub	sp, #308	; 0x134
 8014066:	af04      	add	r7, sp, #16
 8014068:	f507 7490 	add.w	r4, r7, #288	; 0x120
 801406c:	f5a4 748e 	sub.w	r4, r4, #284	; 0x11c
 8014070:	6020      	str	r0, [r4, #0]
 8014072:	460c      	mov	r4, r1
 8014074:	4610      	mov	r0, r2
 8014076:	4619      	mov	r1, r3
 8014078:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801407c:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8014080:	4622      	mov	r2, r4
 8014082:	801a      	strh	r2, [r3, #0]
 8014084:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8014088:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 801408c:	4602      	mov	r2, r0
 801408e:	701a      	strb	r2, [r3, #0]
 8014090:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8014094:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8014098:	460a      	mov	r2, r1
 801409a:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 801409c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80140a0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d101      	bne.n	80140ae <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80140aa:	2309      	movs	r3, #9
 80140ac:	e063      	b.n	8014176 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80140ae:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80140b2:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 80140b6:	881b      	ldrh	r3, [r3, #0]
 80140b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80140bc:	d901      	bls.n	80140c2 <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80140be:	230d      	movs	r3, #13
 80140c0:	e059      	b.n	8014176 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80140c2:	f107 030c 	add.w	r3, r7, #12
 80140c6:	f44f 7288 	mov.w	r2, #272	; 0x110
 80140ca:	2100      	movs	r1, #0
 80140cc:	4618      	mov	r0, r3
 80140ce:	f004 fe97 	bl	8018e00 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80140d2:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 80140d6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80140da:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80140de:	781a      	ldrb	r2, [r3, #0]
 80140e0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80140e4:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 80140e8:	7819      	ldrb	r1, [r3, #0]
 80140ea:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80140ee:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 80140f2:	8818      	ldrh	r0, [r3, #0]
 80140f4:	f107 030c 	add.w	r3, r7, #12
 80140f8:	9302      	str	r3, [sp, #8]
 80140fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80140fe:	9301      	str	r3, [sp, #4]
 8014100:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8014104:	9300      	str	r3, [sp, #0]
 8014106:	4623      	mov	r3, r4
 8014108:	f7ff ff05 	bl	8013f16 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 801410c:	f107 030c 	add.w	r3, r7, #12
 8014110:	3310      	adds	r3, #16
 8014112:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8014116:	f5a2 728f 	sub.w	r2, r2, #286	; 0x11e
 801411a:	8812      	ldrh	r2, [r2, #0]
 801411c:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8014120:	f5a1 718e 	sub.w	r1, r1, #284	; 0x11c
 8014124:	6809      	ldr	r1, [r1, #0]
 8014126:	4618      	mov	r0, r3
 8014128:	f004 fe2f 	bl	8018d8a <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801412c:	2306      	movs	r3, #6
 801412e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8014132:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8014136:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801413a:	881b      	ldrh	r3, [r3, #0]
 801413c:	3310      	adds	r3, #16
 801413e:	b299      	uxth	r1, r3
 8014140:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8014144:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8014148:	781b      	ldrb	r3, [r3, #0]
 801414a:	f107 000c 	add.w	r0, r7, #12
 801414e:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8014152:	f7f8 fb5b 	bl	800c80c <SecureElementVerifyAesCmac>
 8014156:	4603      	mov	r3, r0
 8014158:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 801415c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8014160:	2b00      	cmp	r3, #0
 8014162:	d101      	bne.n	8014168 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8014164:	2300      	movs	r3, #0
 8014166:	e006      	b.n	8014176 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8014168:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 801416c:	2b01      	cmp	r3, #1
 801416e:	d101      	bne.n	8014174 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8014170:	2301      	movs	r3, #1
 8014172:	e000      	b.n	8014176 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014174:	230e      	movs	r3, #14
}
 8014176:	4618      	mov	r0, r3
 8014178:	f507 7792 	add.w	r7, r7, #292	; 0x124
 801417c:	46bd      	mov	sp, r7
 801417e:	bd90      	pop	{r4, r7, pc}

08014180 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8014180:	b480      	push	{r7}
 8014182:	b085      	sub	sp, #20
 8014184:	af00      	add	r7, sp, #0
 8014186:	4603      	mov	r3, r0
 8014188:	6039      	str	r1, [r7, #0]
 801418a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801418c:	2300      	movs	r3, #0
 801418e:	73fb      	strb	r3, [r7, #15]
 8014190:	e011      	b.n	80141b6 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8014192:	7bfb      	ldrb	r3, [r7, #15]
 8014194:	4a0c      	ldr	r2, [pc, #48]	; (80141c8 <GetKeyAddrItem+0x48>)
 8014196:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 801419a:	79fa      	ldrb	r2, [r7, #7]
 801419c:	429a      	cmp	r2, r3
 801419e:	d107      	bne.n	80141b0 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80141a0:	7bfb      	ldrb	r3, [r7, #15]
 80141a2:	009b      	lsls	r3, r3, #2
 80141a4:	4a08      	ldr	r2, [pc, #32]	; (80141c8 <GetKeyAddrItem+0x48>)
 80141a6:	441a      	add	r2, r3
 80141a8:	683b      	ldr	r3, [r7, #0]
 80141aa:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80141ac:	2300      	movs	r3, #0
 80141ae:	e006      	b.n	80141be <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80141b0:	7bfb      	ldrb	r3, [r7, #15]
 80141b2:	3301      	adds	r3, #1
 80141b4:	73fb      	strb	r3, [r7, #15]
 80141b6:	7bfb      	ldrb	r3, [r7, #15]
 80141b8:	2b01      	cmp	r3, #1
 80141ba:	d9ea      	bls.n	8014192 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80141bc:	230b      	movs	r3, #11
}
 80141be:	4618      	mov	r0, r3
 80141c0:	3714      	adds	r7, #20
 80141c2:	46bd      	mov	sp, r7
 80141c4:	bc80      	pop	{r7}
 80141c6:	4770      	bx	lr
 80141c8:	20000120 	.word	0x20000120

080141cc <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80141cc:	b580      	push	{r7, lr}
 80141ce:	b088      	sub	sp, #32
 80141d0:	af00      	add	r7, sp, #0
 80141d2:	60b9      	str	r1, [r7, #8]
 80141d4:	607a      	str	r2, [r7, #4]
 80141d6:	461a      	mov	r2, r3
 80141d8:	4603      	mov	r3, r0
 80141da:	73fb      	strb	r3, [r7, #15]
 80141dc:	4613      	mov	r3, r2
 80141de:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 80141e0:	2300      	movs	r3, #0
 80141e2:	613b      	str	r3, [r7, #16]
 80141e4:	f107 0314 	add.w	r3, r7, #20
 80141e8:	2200      	movs	r2, #0
 80141ea:	601a      	str	r2, [r3, #0]
 80141ec:	605a      	str	r2, [r3, #4]
 80141ee:	609a      	str	r2, [r3, #8]

    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
    switch( keyID )
 80141f0:	7bfb      	ldrb	r3, [r7, #15]
 80141f2:	2b02      	cmp	r3, #2
 80141f4:	d002      	beq.n	80141fc <DeriveSessionKey10x+0x30>
 80141f6:	2b03      	cmp	r3, #3
 80141f8:	d003      	beq.n	8014202 <DeriveSessionKey10x+0x36>
 80141fa:	e005      	b.n	8014208 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 80141fc:	2301      	movs	r3, #1
 80141fe:	743b      	strb	r3, [r7, #16]
            break;
 8014200:	e004      	b.n	801420c <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8014202:	2302      	movs	r3, #2
 8014204:	743b      	strb	r3, [r7, #16]
            break;
 8014206:	e001      	b.n	801420c <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014208:	230a      	movs	r3, #10
 801420a:	e02a      	b.n	8014262 <DeriveSessionKey10x+0x96>
    }
   /* ST_WORKAROUND_END */

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 801420c:	68bb      	ldr	r3, [r7, #8]
 801420e:	b2db      	uxtb	r3, r3
 8014210:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8014212:	68bb      	ldr	r3, [r7, #8]
 8014214:	0a1b      	lsrs	r3, r3, #8
 8014216:	b2db      	uxtb	r3, r3
 8014218:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 801421a:	68bb      	ldr	r3, [r7, #8]
 801421c:	0c1b      	lsrs	r3, r3, #16
 801421e:	b2db      	uxtb	r3, r3
 8014220:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	b2db      	uxtb	r3, r3
 8014226:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	0a1b      	lsrs	r3, r3, #8
 801422c:	b2db      	uxtb	r3, r3
 801422e:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	0c1b      	lsrs	r3, r3, #16
 8014234:	b2db      	uxtb	r3, r3
 8014236:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8014238:	89bb      	ldrh	r3, [r7, #12]
 801423a:	b2db      	uxtb	r3, r3
 801423c:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 801423e:	89bb      	ldrh	r3, [r7, #12]
 8014240:	0a1b      	lsrs	r3, r3, #8
 8014242:	b29b      	uxth	r3, r3
 8014244:	b2db      	uxtb	r3, r3
 8014246:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8014248:	7bfa      	ldrb	r2, [r7, #15]
 801424a:	f107 0310 	add.w	r3, r7, #16
 801424e:	2101      	movs	r1, #1
 8014250:	4618      	mov	r0, r3
 8014252:	f7f8 fb71 	bl	800c938 <SecureElementDeriveAndStoreKey>
 8014256:	4603      	mov	r3, r0
 8014258:	2b00      	cmp	r3, #0
 801425a:	d001      	beq.n	8014260 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801425c:	230e      	movs	r3, #14
 801425e:	e000      	b.n	8014262 <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014260:	2300      	movs	r3, #0
}
 8014262:	4618      	mov	r0, r3
 8014264:	3720      	adds	r7, #32
 8014266:	46bd      	mov	sp, r7
 8014268:	bd80      	pop	{r7, pc}
	...

0801426c <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 801426c:	b480      	push	{r7}
 801426e:	b083      	sub	sp, #12
 8014270:	af00      	add	r7, sp, #0
 8014272:	4603      	mov	r3, r0
 8014274:	6039      	str	r1, [r7, #0]
 8014276:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8014278:	683b      	ldr	r3, [r7, #0]
 801427a:	2b00      	cmp	r3, #0
 801427c:	d101      	bne.n	8014282 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801427e:	2309      	movs	r3, #9
 8014280:	e03b      	b.n	80142fa <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8014282:	79fb      	ldrb	r3, [r7, #7]
 8014284:	3b01      	subs	r3, #1
 8014286:	2b03      	cmp	r3, #3
 8014288:	d834      	bhi.n	80142f4 <GetLastFcntDown+0x88>
 801428a:	a201      	add	r2, pc, #4	; (adr r2, 8014290 <GetLastFcntDown+0x24>)
 801428c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014290:	080142a1 	.word	0x080142a1
 8014294:	080142b9 	.word	0x080142b9
 8014298:	080142d1 	.word	0x080142d1
 801429c:	080142e9 	.word	0x080142e9
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 80142a0:	4b18      	ldr	r3, [pc, #96]	; (8014304 <GetLastFcntDown+0x98>)
 80142a2:	681b      	ldr	r3, [r3, #0]
 80142a4:	691a      	ldr	r2, [r3, #16]
 80142a6:	683b      	ldr	r3, [r7, #0]
 80142a8:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 80142aa:	4b16      	ldr	r3, [pc, #88]	; (8014304 <GetLastFcntDown+0x98>)
 80142ac:	681a      	ldr	r2, [r3, #0]
 80142ae:	4b15      	ldr	r3, [pc, #84]	; (8014304 <GetLastFcntDown+0x98>)
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	6912      	ldr	r2, [r2, #16]
 80142b4:	621a      	str	r2, [r3, #32]
            break;
 80142b6:	e01f      	b.n	80142f8 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80142b8:	4b12      	ldr	r3, [pc, #72]	; (8014304 <GetLastFcntDown+0x98>)
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	695a      	ldr	r2, [r3, #20]
 80142be:	683b      	ldr	r3, [r7, #0]
 80142c0:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 80142c2:	4b10      	ldr	r3, [pc, #64]	; (8014304 <GetLastFcntDown+0x98>)
 80142c4:	681a      	ldr	r2, [r3, #0]
 80142c6:	4b0f      	ldr	r3, [pc, #60]	; (8014304 <GetLastFcntDown+0x98>)
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	6952      	ldr	r2, [r2, #20]
 80142cc:	621a      	str	r2, [r3, #32]
            break;
 80142ce:	e013      	b.n	80142f8 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 80142d0:	4b0c      	ldr	r3, [pc, #48]	; (8014304 <GetLastFcntDown+0x98>)
 80142d2:	681b      	ldr	r3, [r3, #0]
 80142d4:	699a      	ldr	r2, [r3, #24]
 80142d6:	683b      	ldr	r3, [r7, #0]
 80142d8:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80142da:	4b0a      	ldr	r3, [pc, #40]	; (8014304 <GetLastFcntDown+0x98>)
 80142dc:	681a      	ldr	r2, [r3, #0]
 80142de:	4b09      	ldr	r3, [pc, #36]	; (8014304 <GetLastFcntDown+0x98>)
 80142e0:	681b      	ldr	r3, [r3, #0]
 80142e2:	6992      	ldr	r2, [r2, #24]
 80142e4:	621a      	str	r2, [r3, #32]
            break;
 80142e6:	e007      	b.n	80142f8 <GetLastFcntDown+0x8c>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 80142e8:	4b06      	ldr	r3, [pc, #24]	; (8014304 <GetLastFcntDown+0x98>)
 80142ea:	681b      	ldr	r3, [r3, #0]
 80142ec:	69da      	ldr	r2, [r3, #28]
 80142ee:	683b      	ldr	r3, [r7, #0]
 80142f0:	601a      	str	r2, [r3, #0]
            break;
 80142f2:	e001      	b.n	80142f8 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80142f4:	2305      	movs	r3, #5
 80142f6:	e000      	b.n	80142fa <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80142f8:	2300      	movs	r3, #0
}
 80142fa:	4618      	mov	r0, r3
 80142fc:	370c      	adds	r7, #12
 80142fe:	46bd      	mov	sp, r7
 8014300:	bc80      	pop	{r7}
 8014302:	4770      	bx	lr
 8014304:	20001a8c 	.word	0x20001a8c

08014308 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014308:	b580      	push	{r7, lr}
 801430a:	b084      	sub	sp, #16
 801430c:	af00      	add	r7, sp, #0
 801430e:	4603      	mov	r3, r0
 8014310:	6039      	str	r1, [r7, #0]
 8014312:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8014314:	2300      	movs	r3, #0
 8014316:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8014318:	f107 020c 	add.w	r2, r7, #12
 801431c:	79fb      	ldrb	r3, [r7, #7]
 801431e:	4611      	mov	r1, r2
 8014320:	4618      	mov	r0, r3
 8014322:	f7ff ffa3 	bl	801426c <GetLastFcntDown>
 8014326:	4603      	mov	r3, r0
 8014328:	2b00      	cmp	r3, #0
 801432a:	d001      	beq.n	8014330 <CheckFCntDown+0x28>
    {
        return false;
 801432c:	2300      	movs	r3, #0
 801432e:	e00a      	b.n	8014346 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	683a      	ldr	r2, [r7, #0]
 8014334:	429a      	cmp	r2, r3
 8014336:	d803      	bhi.n	8014340 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8014338:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801433a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801433e:	d101      	bne.n	8014344 <CheckFCntDown+0x3c>
    {
        return true;
 8014340:	2301      	movs	r3, #1
 8014342:	e000      	b.n	8014346 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8014344:	2300      	movs	r3, #0
    }
}
 8014346:	4618      	mov	r0, r3
 8014348:	3710      	adds	r7, #16
 801434a:	46bd      	mov	sp, r7
 801434c:	bd80      	pop	{r7, pc}
	...

08014350 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014350:	b480      	push	{r7}
 8014352:	b083      	sub	sp, #12
 8014354:	af00      	add	r7, sp, #0
 8014356:	4603      	mov	r3, r0
 8014358:	6039      	str	r1, [r7, #0]
 801435a:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 801435c:	79fb      	ldrb	r3, [r7, #7]
 801435e:	3b01      	subs	r3, #1
 8014360:	2b03      	cmp	r3, #3
 8014362:	d81f      	bhi.n	80143a4 <UpdateFCntDown+0x54>
 8014364:	a201      	add	r2, pc, #4	; (adr r2, 801436c <UpdateFCntDown+0x1c>)
 8014366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801436a:	bf00      	nop
 801436c:	0801437d 	.word	0x0801437d
 8014370:	08014387 	.word	0x08014387
 8014374:	08014391 	.word	0x08014391
 8014378:	0801439b 	.word	0x0801439b
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 801437c:	4b0c      	ldr	r3, [pc, #48]	; (80143b0 <UpdateFCntDown+0x60>)
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	683a      	ldr	r2, [r7, #0]
 8014382:	611a      	str	r2, [r3, #16]
            break;
 8014384:	e00f      	b.n	80143a6 <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8014386:	4b0a      	ldr	r3, [pc, #40]	; (80143b0 <UpdateFCntDown+0x60>)
 8014388:	681b      	ldr	r3, [r3, #0]
 801438a:	683a      	ldr	r2, [r7, #0]
 801438c:	615a      	str	r2, [r3, #20]
            break;
 801438e:	e00a      	b.n	80143a6 <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8014390:	4b07      	ldr	r3, [pc, #28]	; (80143b0 <UpdateFCntDown+0x60>)
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	683a      	ldr	r2, [r7, #0]
 8014396:	619a      	str	r2, [r3, #24]
            break;
 8014398:	e005      	b.n	80143a6 <UpdateFCntDown+0x56>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 801439a:	4b05      	ldr	r3, [pc, #20]	; (80143b0 <UpdateFCntDown+0x60>)
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	683a      	ldr	r2, [r7, #0]
 80143a0:	61da      	str	r2, [r3, #28]
            break;
 80143a2:	e000      	b.n	80143a6 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 80143a4:	bf00      	nop
    }
}
 80143a6:	bf00      	nop
 80143a8:	370c      	adds	r7, #12
 80143aa:	46bd      	mov	sp, r7
 80143ac:	bc80      	pop	{r7}
 80143ae:	4770      	bx	lr
 80143b0:	20001a8c 	.word	0x20001a8c

080143b4 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80143b4:	b480      	push	{r7}
 80143b6:	b083      	sub	sp, #12
 80143b8:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 80143ba:	4b18      	ldr	r3, [pc, #96]	; (801441c <ResetFCnts+0x68>)
 80143bc:	681b      	ldr	r3, [r3, #0]
 80143be:	2200      	movs	r2, #0
 80143c0:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80143c2:	4b16      	ldr	r3, [pc, #88]	; (801441c <ResetFCnts+0x68>)
 80143c4:	681b      	ldr	r3, [r3, #0]
 80143c6:	f04f 32ff 	mov.w	r2, #4294967295
 80143ca:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80143cc:	4b13      	ldr	r3, [pc, #76]	; (801441c <ResetFCnts+0x68>)
 80143ce:	681b      	ldr	r3, [r3, #0]
 80143d0:	f04f 32ff 	mov.w	r2, #4294967295
 80143d4:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80143d6:	4b11      	ldr	r3, [pc, #68]	; (801441c <ResetFCnts+0x68>)
 80143d8:	681b      	ldr	r3, [r3, #0]
 80143da:	f04f 32ff 	mov.w	r2, #4294967295
 80143de:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80143e0:	4b0e      	ldr	r3, [pc, #56]	; (801441c <ResetFCnts+0x68>)
 80143e2:	681a      	ldr	r2, [r3, #0]
 80143e4:	4b0d      	ldr	r3, [pc, #52]	; (801441c <ResetFCnts+0x68>)
 80143e6:	681b      	ldr	r3, [r3, #0]
 80143e8:	6992      	ldr	r2, [r2, #24]
 80143ea:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80143ec:	2300      	movs	r3, #0
 80143ee:	607b      	str	r3, [r7, #4]
 80143f0:	e00b      	b.n	801440a <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 80143f2:	4b0a      	ldr	r3, [pc, #40]	; (801441c <ResetFCnts+0x68>)
 80143f4:	681a      	ldr	r2, [r3, #0]
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	3306      	adds	r3, #6
 80143fa:	009b      	lsls	r3, r3, #2
 80143fc:	4413      	add	r3, r2
 80143fe:	f04f 32ff 	mov.w	r2, #4294967295
 8014402:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	3301      	adds	r3, #1
 8014408:	607b      	str	r3, [r7, #4]
 801440a:	687b      	ldr	r3, [r7, #4]
 801440c:	2b00      	cmp	r3, #0
 801440e:	ddf0      	ble.n	80143f2 <ResetFCnts+0x3e>
    }
}
 8014410:	bf00      	nop
 8014412:	bf00      	nop
 8014414:	370c      	adds	r7, #12
 8014416:	46bd      	mov	sp, r7
 8014418:	bc80      	pop	{r7}
 801441a:	4770      	bx	lr
 801441c:	20001a8c 	.word	0x20001a8c

08014420 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8014420:	b580      	push	{r7, lr}
 8014422:	b082      	sub	sp, #8
 8014424:	af00      	add	r7, sp, #0
 8014426:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d101      	bne.n	8014432 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 801442e:	2308      	movs	r3, #8
 8014430:	e01c      	b.n	801446c <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8014432:	4a10      	ldr	r2, [pc, #64]	; (8014474 <LoRaMacCryptoInit+0x54>)
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8014438:	4b0e      	ldr	r3, [pc, #56]	; (8014474 <LoRaMacCryptoInit+0x54>)
 801443a:	681b      	ldr	r3, [r3, #0]
 801443c:	2228      	movs	r2, #40	; 0x28
 801443e:	2100      	movs	r1, #0
 8014440:	4618      	mov	r0, r3
 8014442:	f004 fcdd 	bl	8018e00 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8014446:	4b0b      	ldr	r3, [pc, #44]	; (8014474 <LoRaMacCryptoInit+0x54>)
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	2201      	movs	r2, #1
 801444c:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 801444e:	4b09      	ldr	r3, [pc, #36]	; (8014474 <LoRaMacCryptoInit+0x54>)
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	2201      	movs	r2, #1
 8014454:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8014456:	4b07      	ldr	r3, [pc, #28]	; (8014474 <LoRaMacCryptoInit+0x54>)
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	2201      	movs	r2, #1
 801445c:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 801445e:	4b05      	ldr	r3, [pc, #20]	; (8014474 <LoRaMacCryptoInit+0x54>)
 8014460:	681b      	ldr	r3, [r3, #0]
 8014462:	2200      	movs	r2, #0
 8014464:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8014466:	f7ff ffa5 	bl	80143b4 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 801446a:	2300      	movs	r3, #0
}
 801446c:	4618      	mov	r0, r3
 801446e:	3708      	adds	r7, #8
 8014470:	46bd      	mov	sp, r7
 8014472:	bd80      	pop	{r7, pc}
 8014474:	20001a8c 	.word	0x20001a8c

08014478 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8014478:	b480      	push	{r7}
 801447a:	b083      	sub	sp, #12
 801447c:	af00      	add	r7, sp, #0
 801447e:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8014480:	4b04      	ldr	r3, [pc, #16]	; (8014494 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8014482:	681b      	ldr	r3, [r3, #0]
 8014484:	687a      	ldr	r2, [r7, #4]
 8014486:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8014488:	2300      	movs	r3, #0
}
 801448a:	4618      	mov	r0, r3
 801448c:	370c      	adds	r7, #12
 801448e:	46bd      	mov	sp, r7
 8014490:	bc80      	pop	{r7}
 8014492:	4770      	bx	lr
 8014494:	20001a8c 	.word	0x20001a8c

08014498 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8014498:	b480      	push	{r7}
 801449a:	b083      	sub	sp, #12
 801449c:	af00      	add	r7, sp, #0
 801449e:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d101      	bne.n	80144aa <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80144a6:	2309      	movs	r3, #9
 80144a8:	e006      	b.n	80144b8 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 80144aa:	4b06      	ldr	r3, [pc, #24]	; (80144c4 <LoRaMacCryptoGetFCntUp+0x2c>)
 80144ac:	681b      	ldr	r3, [r3, #0]
 80144ae:	68db      	ldr	r3, [r3, #12]
 80144b0:	1c5a      	adds	r2, r3, #1
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80144b6:	2300      	movs	r3, #0
}
 80144b8:	4618      	mov	r0, r3
 80144ba:	370c      	adds	r7, #12
 80144bc:	46bd      	mov	sp, r7
 80144be:	bc80      	pop	{r7}
 80144c0:	4770      	bx	lr
 80144c2:	bf00      	nop
 80144c4:	20001a8c 	.word	0x20001a8c

080144c8 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 80144c8:	b580      	push	{r7, lr}
 80144ca:	b088      	sub	sp, #32
 80144cc:	af00      	add	r7, sp, #0
 80144ce:	4603      	mov	r3, r0
 80144d0:	60b9      	str	r1, [r7, #8]
 80144d2:	607a      	str	r2, [r7, #4]
 80144d4:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 80144d6:	2300      	movs	r3, #0
 80144d8:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 80144da:	2300      	movs	r3, #0
 80144dc:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 80144de:	2312      	movs	r3, #18
 80144e0:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	d101      	bne.n	80144ec <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80144e8:	2309      	movs	r3, #9
 80144ea:	e035      	b.n	8014558 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 80144ec:	f107 0214 	add.w	r2, r7, #20
 80144f0:	7bfb      	ldrb	r3, [r7, #15]
 80144f2:	4611      	mov	r1, r2
 80144f4:	4618      	mov	r0, r3
 80144f6:	f7ff feb9 	bl	801426c <GetLastFcntDown>
 80144fa:	4603      	mov	r3, r0
 80144fc:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80144fe:	7efb      	ldrb	r3, [r7, #27]
 8014500:	2b00      	cmp	r3, #0
 8014502:	d001      	beq.n	8014508 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8014504:	7efb      	ldrb	r3, [r7, #27]
 8014506:	e027      	b.n	8014558 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8014508:	697b      	ldr	r3, [r7, #20]
 801450a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801450e:	d103      	bne.n	8014518 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	68ba      	ldr	r2, [r7, #8]
 8014514:	601a      	str	r2, [r3, #0]
 8014516:	e01e      	b.n	8014556 <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8014518:	697b      	ldr	r3, [r7, #20]
 801451a:	b29b      	uxth	r3, r3
 801451c:	68ba      	ldr	r2, [r7, #8]
 801451e:	1ad3      	subs	r3, r2, r3
 8014520:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8014522:	69fb      	ldr	r3, [r7, #28]
 8014524:	2b00      	cmp	r3, #0
 8014526:	dd05      	ble.n	8014534 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8014528:	697a      	ldr	r2, [r7, #20]
 801452a:	69fb      	ldr	r3, [r7, #28]
 801452c:	441a      	add	r2, r3
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	601a      	str	r2, [r3, #0]
 8014532:	e010      	b.n	8014556 <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8014534:	69fb      	ldr	r3, [r7, #28]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d104      	bne.n	8014544 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 801453a:	697a      	ldr	r2, [r7, #20]
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8014540:	2307      	movs	r3, #7
 8014542:	e009      	b.n	8014558 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8014544:	697b      	ldr	r3, [r7, #20]
 8014546:	0c1b      	lsrs	r3, r3, #16
 8014548:	041b      	lsls	r3, r3, #16
 801454a:	68ba      	ldr	r2, [r7, #8]
 801454c:	4413      	add	r3, r2
 801454e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014556:	2300      	movs	r3, #0
}
 8014558:	4618      	mov	r0, r3
 801455a:	3720      	adds	r7, #32
 801455c:	46bd      	mov	sp, r7
 801455e:	bd80      	pop	{r7, pc}

08014560 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8014560:	b480      	push	{r7}
 8014562:	b085      	sub	sp, #20
 8014564:	af00      	add	r7, sp, #0
 8014566:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	2b00      	cmp	r3, #0
 801456c:	d101      	bne.n	8014572 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801456e:	2309      	movs	r3, #9
 8014570:	e017      	b.n	80145a2 <LoRaMacCryptoSetMulticastReference+0x42>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014572:	2300      	movs	r3, #0
 8014574:	60fb      	str	r3, [r7, #12]
 8014576:	e010      	b.n	801459a <LoRaMacCryptoSetMulticastReference+0x3a>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8014578:	4b0c      	ldr	r3, [pc, #48]	; (80145ac <LoRaMacCryptoSetMulticastReference+0x4c>)
 801457a:	6819      	ldr	r1, [r3, #0]
 801457c:	68fb      	ldr	r3, [r7, #12]
 801457e:	222c      	movs	r2, #44	; 0x2c
 8014580:	fb02 f303 	mul.w	r3, r2, r3
 8014584:	687a      	ldr	r2, [r7, #4]
 8014586:	4413      	add	r3, r2
 8014588:	68fa      	ldr	r2, [r7, #12]
 801458a:	3206      	adds	r2, #6
 801458c:	0092      	lsls	r2, r2, #2
 801458e:	440a      	add	r2, r1
 8014590:	3204      	adds	r2, #4
 8014592:	621a      	str	r2, [r3, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014594:	68fb      	ldr	r3, [r7, #12]
 8014596:	3301      	adds	r3, #1
 8014598:	60fb      	str	r3, [r7, #12]
 801459a:	68fb      	ldr	r3, [r7, #12]
 801459c:	2b00      	cmp	r3, #0
 801459e:	ddeb      	ble.n	8014578 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80145a0:	2300      	movs	r3, #0
}
 80145a2:	4618      	mov	r0, r3
 80145a4:	3714      	adds	r7, #20
 80145a6:	46bd      	mov	sp, r7
 80145a8:	bc80      	pop	{r7}
 80145aa:	4770      	bx	lr
 80145ac:	20001a8c 	.word	0x20001a8c

080145b0 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 80145b0:	b580      	push	{r7, lr}
 80145b2:	b082      	sub	sp, #8
 80145b4:	af00      	add	r7, sp, #0
 80145b6:	4603      	mov	r3, r0
 80145b8:	6039      	str	r1, [r7, #0]
 80145ba:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 80145bc:	79fb      	ldrb	r3, [r7, #7]
 80145be:	6839      	ldr	r1, [r7, #0]
 80145c0:	4618      	mov	r0, r3
 80145c2:	f7f8 f8a7 	bl	800c714 <SecureElementSetKey>
 80145c6:	4603      	mov	r3, r0
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d001      	beq.n	80145d0 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80145cc:	230e      	movs	r3, #14
 80145ce:	e018      	b.n	8014602 <LoRaMacCryptoSetKey+0x52>
    }
    if( keyID == APP_KEY )
 80145d0:	79fb      	ldrb	r3, [r7, #7]
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d114      	bne.n	8014600 <LoRaMacCryptoSetKey+0x50>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 80145d6:	4b0d      	ldr	r3, [pc, #52]	; (801460c <LoRaMacCryptoSetKey+0x5c>)
 80145d8:	681b      	ldr	r3, [r3, #0]
 80145da:	789b      	ldrb	r3, [r3, #2]
 80145dc:	79fa      	ldrb	r2, [r7, #7]
 80145de:	4611      	mov	r1, r2
 80145e0:	4618      	mov	r0, r3
 80145e2:	f000 fa39 	bl	8014a58 <LoRaMacCryptoDeriveMcRootKey>
 80145e6:	4603      	mov	r3, r0
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d001      	beq.n	80145f0 <LoRaMacCryptoSetKey+0x40>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80145ec:	230e      	movs	r3, #14
 80145ee:	e008      	b.n	8014602 <LoRaMacCryptoSetKey+0x52>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80145f0:	2004      	movs	r0, #4
 80145f2:	f000 fa5c 	bl	8014aae <LoRaMacCryptoDeriveMcKEKey>
 80145f6:	4603      	mov	r3, r0
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d001      	beq.n	8014600 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80145fc:	230e      	movs	r3, #14
 80145fe:	e000      	b.n	8014602 <LoRaMacCryptoSetKey+0x52>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014600:	2300      	movs	r3, #0
}
 8014602:	4618      	mov	r0, r3
 8014604:	3708      	adds	r7, #8
 8014606:	46bd      	mov	sp, r7
 8014608:	bd80      	pop	{r7, pc}
 801460a:	bf00      	nop
 801460c:	20001a8c 	.word	0x20001a8c

08014610 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014610:	b580      	push	{r7, lr}
 8014612:	b086      	sub	sp, #24
 8014614:	af02      	add	r7, sp, #8
 8014616:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d101      	bne.n	8014622 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801461e:	2309      	movs	r3, #9
 8014620:	e02d      	b.n	801467e <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8014622:	2301      	movs	r3, #1
 8014624:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8014626:	4b18      	ldr	r3, [pc, #96]	; (8014688 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	889a      	ldrh	r2, [r3, #4]
 801462c:	3201      	adds	r2, #1
 801462e:	b292      	uxth	r2, r2
 8014630:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8014632:	4b15      	ldr	r3, [pc, #84]	; (8014688 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014634:	681b      	ldr	r3, [r3, #0]
 8014636:	889a      	ldrh	r2, [r3, #4]
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801463c:	6878      	ldr	r0, [r7, #4]
 801463e:	f000 fc18 	bl	8014e72 <LoRaMacSerializerJoinRequest>
 8014642:	4603      	mov	r3, r0
 8014644:	2b00      	cmp	r3, #0
 8014646:	d001      	beq.n	801464c <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014648:	2310      	movs	r3, #16
 801464a:	e018      	b.n	801467e <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	6819      	ldr	r1, [r3, #0]
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	3318      	adds	r3, #24
 8014654:	7bfa      	ldrb	r2, [r7, #15]
 8014656:	9300      	str	r3, [sp, #0]
 8014658:	4613      	mov	r3, r2
 801465a:	2213      	movs	r2, #19
 801465c:	2000      	movs	r0, #0
 801465e:	f7f8 f8b7 	bl	800c7d0 <SecureElementComputeAesCmac>
 8014662:	4603      	mov	r3, r0
 8014664:	2b00      	cmp	r3, #0
 8014666:	d001      	beq.n	801466c <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014668:	230e      	movs	r3, #14
 801466a:	e008      	b.n	801467e <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801466c:	6878      	ldr	r0, [r7, #4]
 801466e:	f000 fc00 	bl	8014e72 <LoRaMacSerializerJoinRequest>
 8014672:	4603      	mov	r3, r0
 8014674:	2b00      	cmp	r3, #0
 8014676:	d001      	beq.n	801467c <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014678:	2310      	movs	r3, #16
 801467a:	e000      	b.n	801467e <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801467c:	2300      	movs	r3, #0
}
 801467e:	4618      	mov	r0, r3
 8014680:	3710      	adds	r7, #16
 8014682:	46bd      	mov	sp, r7
 8014684:	bd80      	pop	{r7, pc}
 8014686:	bf00      	nop
 8014688:	20001a8c 	.word	0x20001a8c

0801468c <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 801468c:	b590      	push	{r4, r7, lr}
 801468e:	b097      	sub	sp, #92	; 0x5c
 8014690:	af04      	add	r7, sp, #16
 8014692:	4603      	mov	r3, r0
 8014694:	60b9      	str	r1, [r7, #8]
 8014696:	607a      	str	r2, [r7, #4]
 8014698:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d002      	beq.n	80146a6 <LoRaMacCryptoHandleJoinAccept+0x1a>
 80146a0:	68bb      	ldr	r3, [r7, #8]
 80146a2:	2b00      	cmp	r3, #0
 80146a4:	d101      	bne.n	80146aa <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80146a6:	2309      	movs	r3, #9
 80146a8:	e0bd      	b.n	8014826 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80146aa:	2312      	movs	r3, #18
 80146ac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 80146b0:	2300      	movs	r3, #0
 80146b2:	61bb      	str	r3, [r7, #24]
 80146b4:	f107 031c 	add.w	r3, r7, #28
 80146b8:	221d      	movs	r2, #29
 80146ba:	2100      	movs	r1, #0
 80146bc:	4618      	mov	r0, r3
 80146be:	f009 f81d 	bl	801d6fc <memset>
    uint8_t versionMinor         = 0;
 80146c2:	2300      	movs	r3, #0
 80146c4:	75fb      	strb	r3, [r7, #23]
    uint16_t nonce               = CryptoNvm->DevNonce;
 80146c6:	4b5a      	ldr	r3, [pc, #360]	; (8014830 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	889b      	ldrh	r3, [r3, #4]
 80146cc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 80146d0:	687b      	ldr	r3, [r7, #4]
 80146d2:	681c      	ldr	r4, [r3, #0]
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	791b      	ldrb	r3, [r3, #4]
 80146d8:	f8b7 1044 	ldrh.w	r1, [r7, #68]	; 0x44
 80146dc:	7bf8      	ldrb	r0, [r7, #15]
 80146de:	f107 0217 	add.w	r2, r7, #23
 80146e2:	9202      	str	r2, [sp, #8]
 80146e4:	f107 0218 	add.w	r2, r7, #24
 80146e8:	9201      	str	r2, [sp, #4]
 80146ea:	9300      	str	r3, [sp, #0]
 80146ec:	4623      	mov	r3, r4
 80146ee:	460a      	mov	r2, r1
 80146f0:	68b9      	ldr	r1, [r7, #8]
 80146f2:	f7f8 f961 	bl	800c9b8 <SecureElementProcessJoinAccept>
 80146f6:	4603      	mov	r3, r0
 80146f8:	2b00      	cmp	r3, #0
 80146fa:	d001      	beq.n	8014700 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80146fc:	230e      	movs	r3, #14
 80146fe:	e092      	b.n	8014826 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	6818      	ldr	r0, [r3, #0]
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	791b      	ldrb	r3, [r3, #4]
 8014708:	b29a      	uxth	r2, r3
 801470a:	f107 0318 	add.w	r3, r7, #24
 801470e:	4619      	mov	r1, r3
 8014710:	f004 fb3b 	bl	8018d8a <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014714:	6878      	ldr	r0, [r7, #4]
 8014716:	f000 f9ed 	bl	8014af4 <LoRaMacParserJoinAccept>
 801471a:	4603      	mov	r3, r0
 801471c:	2b00      	cmp	r3, #0
 801471e:	d001      	beq.n	8014724 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014720:	230f      	movs	r3, #15
 8014722:	e080      	b.n	8014826 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    uint32_t currentJoinNonce;

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	799b      	ldrb	r3, [r3, #6]
 8014728:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 801472a:	687b      	ldr	r3, [r7, #4]
 801472c:	79db      	ldrb	r3, [r3, #7]
 801472e:	021b      	lsls	r3, r3, #8
 8014730:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014732:	4313      	orrs	r3, r2
 8014734:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8014736:	687b      	ldr	r3, [r7, #4]
 8014738:	7a1b      	ldrb	r3, [r3, #8]
 801473a:	041b      	lsls	r3, r3, #16
 801473c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801473e:	4313      	orrs	r3, r2
 8014740:	643b      	str	r3, [r7, #64]	; 0x40
#if( USE_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    if( currentJoinNonce > CryptoNvm->JoinNonce )
#else
    // Check if the JoinNonce is different from the previous one
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 8014742:	4b3b      	ldr	r3, [pc, #236]	; (8014830 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014744:	681b      	ldr	r3, [r3, #0]
 8014746:	689b      	ldr	r3, [r3, #8]
 8014748:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801474a:	429a      	cmp	r2, r3
 801474c:	d010      	beq.n	8014770 <LoRaMacCryptoHandleJoinAccept+0xe4>
#endif /* USE_JOIN_NONCE_COUNTER_CHECK */
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 801474e:	4b38      	ldr	r3, [pc, #224]	; (8014830 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014754:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 8014756:	7dfb      	ldrb	r3, [r7, #23]
 8014758:	2100      	movs	r1, #0
 801475a:	4618      	mov	r0, r3
 801475c:	f000 f97c 	bl	8014a58 <LoRaMacCryptoDeriveMcRootKey>
 8014760:	4603      	mov	r3, r0
 8014762:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014766:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801476a:	2b00      	cmp	r3, #0
 801476c:	d005      	beq.n	801477a <LoRaMacCryptoHandleJoinAccept+0xee>
 801476e:	e001      	b.n	8014774 <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8014770:	2303      	movs	r3, #3
 8014772:	e058      	b.n	8014826 <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        return retval;
 8014774:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014778:	e055      	b.n	8014826 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 801477a:	2004      	movs	r0, #4
 801477c:	f000 f997 	bl	8014aae <LoRaMacCryptoDeriveMcKEKey>
 8014780:	4603      	mov	r3, r0
 8014782:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014786:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801478a:	2b00      	cmp	r3, #0
 801478c:	d002      	beq.n	8014794 <LoRaMacCryptoHandleJoinAccept+0x108>
    {
        return retval;
 801478e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014792:	e048      	b.n	8014826 <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	7a5b      	ldrb	r3, [r3, #9]
 8014798:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	7a9b      	ldrb	r3, [r3, #10]
 801479e:	021b      	lsls	r3, r3, #8
 80147a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80147a2:	4313      	orrs	r3, r2
 80147a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	7adb      	ldrb	r3, [r3, #11]
 80147aa:	041b      	lsls	r3, r3, #16
 80147ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80147ae:	4313      	orrs	r3, r2
 80147b0:	63fb      	str	r3, [r7, #60]	; 0x3c

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 80147b2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80147b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80147b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80147ba:	2003      	movs	r0, #3
 80147bc:	f7ff fd06 	bl	80141cc <DeriveSessionKey10x>
 80147c0:	4603      	mov	r3, r0
 80147c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80147c6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d002      	beq.n	80147d4 <LoRaMacCryptoHandleJoinAccept+0x148>
        {
            return retval;
 80147ce:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80147d2:	e028      	b.n	8014826 <LoRaMacCryptoHandleJoinAccept+0x19a>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 80147d4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80147d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80147da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80147dc:	2002      	movs	r0, #2
 80147de:	f7ff fcf5 	bl	80141cc <DeriveSessionKey10x>
 80147e2:	4603      	mov	r3, r0
 80147e4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80147e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	d002      	beq.n	80147f6 <LoRaMacCryptoHandleJoinAccept+0x16a>
        {
            return retval;
 80147f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80147f4:	e017      	b.n	8014826 <LoRaMacCryptoHandleJoinAccept+0x19a>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 80147f6:	4b0e      	ldr	r3, [pc, #56]	; (8014830 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80147f8:	681b      	ldr	r3, [r3, #0]
 80147fa:	7dfa      	ldrb	r2, [r7, #23]
 80147fc:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    RJcount0 = 0;
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    CryptoNvm->FCntList.FCntUp = 0;
 80147fe:	4b0c      	ldr	r3, [pc, #48]	; (8014830 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014800:	681b      	ldr	r3, [r3, #0]
 8014802:	2200      	movs	r2, #0
 8014804:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8014806:	4b0a      	ldr	r3, [pc, #40]	; (8014830 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	f04f 32ff 	mov.w	r2, #4294967295
 801480e:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8014810:	4b07      	ldr	r3, [pc, #28]	; (8014830 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014812:	681b      	ldr	r3, [r3, #0]
 8014814:	f04f 32ff 	mov.w	r2, #4294967295
 8014818:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 801481a:	4b05      	ldr	r3, [pc, #20]	; (8014830 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 801481c:	681b      	ldr	r3, [r3, #0]
 801481e:	f04f 32ff 	mov.w	r2, #4294967295
 8014822:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8014824:	2300      	movs	r3, #0
}
 8014826:	4618      	mov	r0, r3
 8014828:	374c      	adds	r7, #76	; 0x4c
 801482a:	46bd      	mov	sp, r7
 801482c:	bd90      	pop	{r4, r7, pc}
 801482e:	bf00      	nop
 8014830:	20001a8c 	.word	0x20001a8c

08014834 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8014834:	b590      	push	{r4, r7, lr}
 8014836:	b08b      	sub	sp, #44	; 0x2c
 8014838:	af04      	add	r7, sp, #16
 801483a:	60f8      	str	r0, [r7, #12]
 801483c:	607b      	str	r3, [r7, #4]
 801483e:	460b      	mov	r3, r1
 8014840:	72fb      	strb	r3, [r7, #11]
 8014842:	4613      	mov	r3, r2
 8014844:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014846:	2312      	movs	r3, #18
 8014848:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801484a:	2303      	movs	r3, #3
 801484c:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 801484e:	687b      	ldr	r3, [r7, #4]
 8014850:	2b00      	cmp	r3, #0
 8014852:	d101      	bne.n	8014858 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014854:	2309      	movs	r3, #9
 8014856:	e05f      	b.n	8014918 <LoRaMacCryptoSecureMessage+0xe4>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8014858:	4b31      	ldr	r3, [pc, #196]	; (8014920 <LoRaMacCryptoSecureMessage+0xec>)
 801485a:	681b      	ldr	r3, [r3, #0]
 801485c:	68db      	ldr	r3, [r3, #12]
 801485e:	68fa      	ldr	r2, [r7, #12]
 8014860:	429a      	cmp	r2, r3
 8014862:	d201      	bcs.n	8014868 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8014864:	2306      	movs	r3, #6
 8014866:	e057      	b.n	8014918 <LoRaMacCryptoSecureMessage+0xe4>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801486e:	2b00      	cmp	r3, #0
 8014870:	d101      	bne.n	8014876 <LoRaMacCryptoSecureMessage+0x42>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8014872:	2302      	movs	r3, #2
 8014874:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8014876:	4b2a      	ldr	r3, [pc, #168]	; (8014920 <LoRaMacCryptoSecureMessage+0xec>)
 8014878:	681b      	ldr	r3, [r3, #0]
 801487a:	68db      	ldr	r3, [r3, #12]
 801487c:	68fa      	ldr	r2, [r7, #12]
 801487e:	429a      	cmp	r2, r3
 8014880:	d916      	bls.n	80148b0 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801488c:	b219      	sxth	r1, r3
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	689c      	ldr	r4, [r3, #8]
 8014892:	7dfa      	ldrb	r2, [r7, #23]
 8014894:	68fb      	ldr	r3, [r7, #12]
 8014896:	9301      	str	r3, [sp, #4]
 8014898:	2300      	movs	r3, #0
 801489a:	9300      	str	r3, [sp, #0]
 801489c:	4623      	mov	r3, r4
 801489e:	f7ff faa1 	bl	8013de4 <PayloadEncrypt>
 80148a2:	4603      	mov	r3, r0
 80148a4:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80148a6:	7dbb      	ldrb	r3, [r7, #22]
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d001      	beq.n	80148b0 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 80148ac:	7dbb      	ldrb	r3, [r7, #22]
 80148ae:	e033      	b.n	8014918 <LoRaMacCryptoSecureMessage+0xe4>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80148b0:	6878      	ldr	r0, [r7, #4]
 80148b2:	f000 fb60 	bl	8014f76 <LoRaMacSerializerData>
 80148b6:	4603      	mov	r3, r0
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	d001      	beq.n	80148c0 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80148bc:	2310      	movs	r3, #16
 80148be:	e02b      	b.n	8014918 <LoRaMacCryptoSecureMessage+0xe4>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80148c0:	2302      	movs	r3, #2
 80148c2:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	6818      	ldr	r0, [r3, #0]
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	791b      	ldrb	r3, [r3, #4]
 80148cc:	b29b      	uxth	r3, r3
 80148ce:	3b04      	subs	r3, #4
 80148d0:	b299      	uxth	r1, r3
 80148d2:	687b      	ldr	r3, [r7, #4]
 80148d4:	689b      	ldr	r3, [r3, #8]
 80148d6:	687a      	ldr	r2, [r7, #4]
 80148d8:	322c      	adds	r2, #44	; 0x2c
 80148da:	7dfc      	ldrb	r4, [r7, #23]
 80148dc:	9203      	str	r2, [sp, #12]
 80148de:	68fa      	ldr	r2, [r7, #12]
 80148e0:	9202      	str	r2, [sp, #8]
 80148e2:	9301      	str	r3, [sp, #4]
 80148e4:	2300      	movs	r3, #0
 80148e6:	9300      	str	r3, [sp, #0]
 80148e8:	2300      	movs	r3, #0
 80148ea:	4622      	mov	r2, r4
 80148ec:	f7ff fb7b 	bl	8013fe6 <ComputeCmacB0>
 80148f0:	4603      	mov	r3, r0
 80148f2:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80148f4:	7dbb      	ldrb	r3, [r7, #22]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d001      	beq.n	80148fe <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 80148fa:	7dbb      	ldrb	r3, [r7, #22]
 80148fc:	e00c      	b.n	8014918 <LoRaMacCryptoSecureMessage+0xe4>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80148fe:	6878      	ldr	r0, [r7, #4]
 8014900:	f000 fb39 	bl	8014f76 <LoRaMacSerializerData>
 8014904:	4603      	mov	r3, r0
 8014906:	2b00      	cmp	r3, #0
 8014908:	d001      	beq.n	801490e <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801490a:	2310      	movs	r3, #16
 801490c:	e004      	b.n	8014918 <LoRaMacCryptoSecureMessage+0xe4>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 801490e:	4b04      	ldr	r3, [pc, #16]	; (8014920 <LoRaMacCryptoSecureMessage+0xec>)
 8014910:	681b      	ldr	r3, [r3, #0]
 8014912:	68fa      	ldr	r2, [r7, #12]
 8014914:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8014916:	2300      	movs	r3, #0
}
 8014918:	4618      	mov	r0, r3
 801491a:	371c      	adds	r7, #28
 801491c:	46bd      	mov	sp, r7
 801491e:	bd90      	pop	{r4, r7, pc}
 8014920:	20001a8c 	.word	0x20001a8c

08014924 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8014924:	b590      	push	{r4, r7, lr}
 8014926:	b08b      	sub	sp, #44	; 0x2c
 8014928:	af04      	add	r7, sp, #16
 801492a:	60b9      	str	r1, [r7, #8]
 801492c:	607b      	str	r3, [r7, #4]
 801492e:	4603      	mov	r3, r0
 8014930:	73fb      	strb	r3, [r7, #15]
 8014932:	4613      	mov	r3, r2
 8014934:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8014936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014938:	2b00      	cmp	r3, #0
 801493a:	d101      	bne.n	8014940 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801493c:	2309      	movs	r3, #9
 801493e:	e084      	b.n	8014a4a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8014940:	7bbb      	ldrb	r3, [r7, #14]
 8014942:	6879      	ldr	r1, [r7, #4]
 8014944:	4618      	mov	r0, r3
 8014946:	f7ff fcdf 	bl	8014308 <CheckFCntDown>
 801494a:	4603      	mov	r3, r0
 801494c:	f083 0301 	eor.w	r3, r3, #1
 8014950:	b2db      	uxtb	r3, r3
 8014952:	2b00      	cmp	r3, #0
 8014954:	d001      	beq.n	801495a <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8014956:	2306      	movs	r3, #6
 8014958:	e077      	b.n	8014a4a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801495a:	2312      	movs	r3, #18
 801495c:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801495e:	2303      	movs	r3, #3
 8014960:	75fb      	strb	r3, [r7, #23]
    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8014962:	2302      	movs	r3, #2
 8014964:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014966:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014968:	f000 f98f 	bl	8014c8a <LoRaMacParserData>
 801496c:	4603      	mov	r3, r0
 801496e:	2b00      	cmp	r3, #0
 8014970:	d001      	beq.n	8014976 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014972:	230f      	movs	r3, #15
 8014974:	e069      	b.n	8014a4a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8014976:	f107 0210 	add.w	r2, r7, #16
 801497a:	7bfb      	ldrb	r3, [r7, #15]
 801497c:	4611      	mov	r1, r2
 801497e:	4618      	mov	r0, r3
 8014980:	f7ff fbfe 	bl	8014180 <GetKeyAddrItem>
 8014984:	4603      	mov	r3, r0
 8014986:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014988:	7d7b      	ldrb	r3, [r7, #21]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d001      	beq.n	8014992 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 801498e:	7d7b      	ldrb	r3, [r7, #21]
 8014990:	e05b      	b.n	8014a4a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8014992:	693b      	ldr	r3, [r7, #16]
 8014994:	785b      	ldrb	r3, [r3, #1]
 8014996:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8014998:	693b      	ldr	r3, [r7, #16]
 801499a:	789b      	ldrb	r3, [r3, #2]
 801499c:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 801499e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149a0:	689b      	ldr	r3, [r3, #8]
 80149a2:	68ba      	ldr	r2, [r7, #8]
 80149a4:	429a      	cmp	r2, r3
 80149a6:	d001      	beq.n	80149ac <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 80149a8:	2302      	movs	r3, #2
 80149aa:	e04e      	b.n	8014a4a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 80149ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149ae:	7b1b      	ldrb	r3, [r3, #12]
 80149b0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80149b4:	b2db      	uxtb	r3, r3
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	bf14      	ite	ne
 80149ba:	2301      	movne	r3, #1
 80149bc:	2300      	moveq	r3, #0
 80149be:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 80149c0:	4b24      	ldr	r3, [pc, #144]	; (8014a54 <LoRaMacCryptoUnsecureMessage+0x130>)
 80149c2:	681b      	ldr	r3, [r3, #0]
 80149c4:	789b      	ldrb	r3, [r3, #2]
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	d101      	bne.n	80149ce <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 80149ca:	2300      	movs	r3, #0
 80149cc:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 80149ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149d0:	6818      	ldr	r0, [r3, #0]
 80149d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149d4:	791b      	ldrb	r3, [r3, #4]
 80149d6:	b29b      	uxth	r3, r3
 80149d8:	3b04      	subs	r3, #4
 80149da:	b299      	uxth	r1, r3
 80149dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149e0:	7dbc      	ldrb	r4, [r7, #22]
 80149e2:	7d3a      	ldrb	r2, [r7, #20]
 80149e4:	9303      	str	r3, [sp, #12]
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	9302      	str	r3, [sp, #8]
 80149ea:	68bb      	ldr	r3, [r7, #8]
 80149ec:	9301      	str	r3, [sp, #4]
 80149ee:	2301      	movs	r3, #1
 80149f0:	9300      	str	r3, [sp, #0]
 80149f2:	4623      	mov	r3, r4
 80149f4:	f7ff fb35 	bl	8014062 <VerifyCmacB0>
 80149f8:	4603      	mov	r3, r0
 80149fa:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80149fc:	7d7b      	ldrb	r3, [r7, #21]
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	d001      	beq.n	8014a06 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8014a02:	7d7b      	ldrb	r3, [r7, #21]
 8014a04:	e021      	b.n	8014a4a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8014a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d101      	bne.n	8014a14 <LoRaMacCryptoUnsecureMessage+0xf0>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8014a10:	2302      	movs	r3, #2
 8014a12:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8014a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a16:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8014a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014a1e:	b219      	sxth	r1, r3
 8014a20:	7dfa      	ldrb	r2, [r7, #23]
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	9301      	str	r3, [sp, #4]
 8014a26:	2301      	movs	r3, #1
 8014a28:	9300      	str	r3, [sp, #0]
 8014a2a:	68bb      	ldr	r3, [r7, #8]
 8014a2c:	f7ff f9da 	bl	8013de4 <PayloadEncrypt>
 8014a30:	4603      	mov	r3, r0
 8014a32:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014a34:	7d7b      	ldrb	r3, [r7, #21]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d001      	beq.n	8014a3e <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 8014a3a:	7d7b      	ldrb	r3, [r7, #21]
 8014a3c:	e005      	b.n	8014a4a <LoRaMacCryptoUnsecureMessage+0x126>
            }
        }
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 8014a3e:	7bbb      	ldrb	r3, [r7, #14]
 8014a40:	6879      	ldr	r1, [r7, #4]
 8014a42:	4618      	mov	r0, r3
 8014a44:	f7ff fc84 	bl	8014350 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8014a48:	2300      	movs	r3, #0
}
 8014a4a:	4618      	mov	r0, r3
 8014a4c:	371c      	adds	r7, #28
 8014a4e:	46bd      	mov	sp, r7
 8014a50:	bd90      	pop	{r4, r7, pc}
 8014a52:	bf00      	nop
 8014a54:	20001a8c 	.word	0x20001a8c

08014a58 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8014a58:	b580      	push	{r7, lr}
 8014a5a:	b086      	sub	sp, #24
 8014a5c:	af00      	add	r7, sp, #0
 8014a5e:	4603      	mov	r3, r0
 8014a60:	460a      	mov	r2, r1
 8014a62:	71fb      	strb	r3, [r7, #7]
 8014a64:	4613      	mov	r3, r2
 8014a66:	71bb      	strb	r3, [r7, #6]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8014a68:	79bb      	ldrb	r3, [r7, #6]
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d001      	beq.n	8014a72 <LoRaMacCryptoDeriveMcRootKey+0x1a>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014a6e:	230a      	movs	r3, #10
 8014a70:	e019      	b.n	8014aa6 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }
    uint8_t compBase[16] = { 0 };
 8014a72:	2300      	movs	r3, #0
 8014a74:	60bb      	str	r3, [r7, #8]
 8014a76:	f107 030c 	add.w	r3, r7, #12
 8014a7a:	2200      	movs	r2, #0
 8014a7c:	601a      	str	r2, [r3, #0]
 8014a7e:	605a      	str	r2, [r3, #4]
 8014a80:	609a      	str	r2, [r3, #8]

    if( versionMinor == 1 )
 8014a82:	79fb      	ldrb	r3, [r7, #7]
 8014a84:	2b01      	cmp	r3, #1
 8014a86:	d101      	bne.n	8014a8c <LoRaMacCryptoDeriveMcRootKey+0x34>
    {
        compBase[0] = 0x20;
 8014a88:	2320      	movs	r3, #32
 8014a8a:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 8014a8c:	79b9      	ldrb	r1, [r7, #6]
 8014a8e:	f107 0308 	add.w	r3, r7, #8
 8014a92:	2204      	movs	r2, #4
 8014a94:	4618      	mov	r0, r3
 8014a96:	f7f7 ff4f 	bl	800c938 <SecureElementDeriveAndStoreKey>
 8014a9a:	4603      	mov	r3, r0
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	d001      	beq.n	8014aa4 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014aa0:	230e      	movs	r3, #14
 8014aa2:	e000      	b.n	8014aa6 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014aa4:	2300      	movs	r3, #0
}
 8014aa6:	4618      	mov	r0, r3
 8014aa8:	3718      	adds	r7, #24
 8014aaa:	46bd      	mov	sp, r7
 8014aac:	bd80      	pop	{r7, pc}

08014aae <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8014aae:	b580      	push	{r7, lr}
 8014ab0:	b086      	sub	sp, #24
 8014ab2:	af00      	add	r7, sp, #0
 8014ab4:	4603      	mov	r3, r0
 8014ab6:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8014ab8:	79fb      	ldrb	r3, [r7, #7]
 8014aba:	2b04      	cmp	r3, #4
 8014abc:	d001      	beq.n	8014ac2 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014abe:	230a      	movs	r3, #10
 8014ac0:	e014      	b.n	8014aec <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }
    uint8_t compBase[16] = { 0 };
 8014ac2:	2300      	movs	r3, #0
 8014ac4:	60bb      	str	r3, [r7, #8]
 8014ac6:	f107 030c 	add.w	r3, r7, #12
 8014aca:	2200      	movs	r2, #0
 8014acc:	601a      	str	r2, [r3, #0]
 8014ace:	605a      	str	r2, [r3, #4]
 8014ad0:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8014ad2:	79f9      	ldrb	r1, [r7, #7]
 8014ad4:	f107 0308 	add.w	r3, r7, #8
 8014ad8:	227f      	movs	r2, #127	; 0x7f
 8014ada:	4618      	mov	r0, r3
 8014adc:	f7f7 ff2c 	bl	800c938 <SecureElementDeriveAndStoreKey>
 8014ae0:	4603      	mov	r3, r0
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d001      	beq.n	8014aea <LoRaMacCryptoDeriveMcKEKey+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014ae6:	230e      	movs	r3, #14
 8014ae8:	e000      	b.n	8014aec <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014aea:	2300      	movs	r3, #0
}
 8014aec:	4618      	mov	r0, r3
 8014aee:	3718      	adds	r7, #24
 8014af0:	46bd      	mov	sp, r7
 8014af2:	bd80      	pop	{r7, pc}

08014af4 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8014af4:	b580      	push	{r7, lr}
 8014af6:	b084      	sub	sp, #16
 8014af8:	af00      	add	r7, sp, #0
 8014afa:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d003      	beq.n	8014b0a <LoRaMacParserJoinAccept+0x16>
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	681b      	ldr	r3, [r3, #0]
 8014b06:	2b00      	cmp	r3, #0
 8014b08:	d101      	bne.n	8014b0e <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014b0a:	2302      	movs	r3, #2
 8014b0c:	e0b9      	b.n	8014c82 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8014b0e:	2300      	movs	r3, #0
 8014b10:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	681a      	ldr	r2, [r3, #0]
 8014b16:	89fb      	ldrh	r3, [r7, #14]
 8014b18:	1c59      	adds	r1, r3, #1
 8014b1a:	81f9      	strh	r1, [r7, #14]
 8014b1c:	4413      	add	r3, r2
 8014b1e:	781a      	ldrb	r2, [r3, #0]
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	1d98      	adds	r0, r3, #6
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	681a      	ldr	r2, [r3, #0]
 8014b2c:	89fb      	ldrh	r3, [r7, #14]
 8014b2e:	4413      	add	r3, r2
 8014b30:	2203      	movs	r2, #3
 8014b32:	4619      	mov	r1, r3
 8014b34:	f004 f929 	bl	8018d8a <memcpy1>
    bufItr = bufItr + 3;
 8014b38:	89fb      	ldrh	r3, [r7, #14]
 8014b3a:	3303      	adds	r3, #3
 8014b3c:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	f103 0009 	add.w	r0, r3, #9
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	681a      	ldr	r2, [r3, #0]
 8014b48:	89fb      	ldrh	r3, [r7, #14]
 8014b4a:	4413      	add	r3, r2
 8014b4c:	2203      	movs	r2, #3
 8014b4e:	4619      	mov	r1, r3
 8014b50:	f004 f91b 	bl	8018d8a <memcpy1>
    bufItr = bufItr + 3;
 8014b54:	89fb      	ldrh	r3, [r7, #14]
 8014b56:	3303      	adds	r3, #3
 8014b58:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	681a      	ldr	r2, [r3, #0]
 8014b5e:	89fb      	ldrh	r3, [r7, #14]
 8014b60:	1c59      	adds	r1, r3, #1
 8014b62:	81f9      	strh	r1, [r7, #14]
 8014b64:	4413      	add	r3, r2
 8014b66:	781b      	ldrb	r3, [r3, #0]
 8014b68:	461a      	mov	r2, r3
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	681a      	ldr	r2, [r3, #0]
 8014b72:	89fb      	ldrh	r3, [r7, #14]
 8014b74:	1c59      	adds	r1, r3, #1
 8014b76:	81f9      	strh	r1, [r7, #14]
 8014b78:	4413      	add	r3, r2
 8014b7a:	781b      	ldrb	r3, [r3, #0]
 8014b7c:	021a      	lsls	r2, r3, #8
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	68db      	ldr	r3, [r3, #12]
 8014b82:	431a      	orrs	r2, r3
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	681a      	ldr	r2, [r3, #0]
 8014b8c:	89fb      	ldrh	r3, [r7, #14]
 8014b8e:	1c59      	adds	r1, r3, #1
 8014b90:	81f9      	strh	r1, [r7, #14]
 8014b92:	4413      	add	r3, r2
 8014b94:	781b      	ldrb	r3, [r3, #0]
 8014b96:	041a      	lsls	r2, r3, #16
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	68db      	ldr	r3, [r3, #12]
 8014b9c:	431a      	orrs	r2, r3
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	681a      	ldr	r2, [r3, #0]
 8014ba6:	89fb      	ldrh	r3, [r7, #14]
 8014ba8:	1c59      	adds	r1, r3, #1
 8014baa:	81f9      	strh	r1, [r7, #14]
 8014bac:	4413      	add	r3, r2
 8014bae:	781b      	ldrb	r3, [r3, #0]
 8014bb0:	061a      	lsls	r2, r3, #24
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	68db      	ldr	r3, [r3, #12]
 8014bb6:	431a      	orrs	r2, r3
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	681a      	ldr	r2, [r3, #0]
 8014bc0:	89fb      	ldrh	r3, [r7, #14]
 8014bc2:	1c59      	adds	r1, r3, #1
 8014bc4:	81f9      	strh	r1, [r7, #14]
 8014bc6:	4413      	add	r3, r2
 8014bc8:	781a      	ldrb	r2, [r3, #0]
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	681a      	ldr	r2, [r3, #0]
 8014bd2:	89fb      	ldrh	r3, [r7, #14]
 8014bd4:	1c59      	adds	r1, r3, #1
 8014bd6:	81f9      	strh	r1, [r7, #14]
 8014bd8:	4413      	add	r3, r2
 8014bda:	781a      	ldrb	r2, [r3, #0]
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	791b      	ldrb	r3, [r3, #4]
 8014be4:	1f1a      	subs	r2, r3, #4
 8014be6:	89fb      	ldrh	r3, [r7, #14]
 8014be8:	1ad3      	subs	r3, r2, r3
 8014bea:	2b10      	cmp	r3, #16
 8014bec:	d10e      	bne.n	8014c0c <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	f103 0012 	add.w	r0, r3, #18
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	681a      	ldr	r2, [r3, #0]
 8014bf8:	89fb      	ldrh	r3, [r7, #14]
 8014bfa:	4413      	add	r3, r2
 8014bfc:	2210      	movs	r2, #16
 8014bfe:	4619      	mov	r1, r3
 8014c00:	f004 f8c3 	bl	8018d8a <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8014c04:	89fb      	ldrh	r3, [r7, #14]
 8014c06:	3310      	adds	r3, #16
 8014c08:	81fb      	strh	r3, [r7, #14]
 8014c0a:	e008      	b.n	8014c1e <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	791b      	ldrb	r3, [r3, #4]
 8014c10:	1f1a      	subs	r2, r3, #4
 8014c12:	89fb      	ldrh	r3, [r7, #14]
 8014c14:	1ad3      	subs	r3, r2, r3
 8014c16:	2b00      	cmp	r3, #0
 8014c18:	dd01      	ble.n	8014c1e <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8014c1a:	2301      	movs	r3, #1
 8014c1c:	e031      	b.n	8014c82 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	681a      	ldr	r2, [r3, #0]
 8014c22:	89fb      	ldrh	r3, [r7, #14]
 8014c24:	1c59      	adds	r1, r3, #1
 8014c26:	81f9      	strh	r1, [r7, #14]
 8014c28:	4413      	add	r3, r2
 8014c2a:	781b      	ldrb	r3, [r3, #0]
 8014c2c:	461a      	mov	r2, r3
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	681a      	ldr	r2, [r3, #0]
 8014c36:	89fb      	ldrh	r3, [r7, #14]
 8014c38:	1c59      	adds	r1, r3, #1
 8014c3a:	81f9      	strh	r1, [r7, #14]
 8014c3c:	4413      	add	r3, r2
 8014c3e:	781b      	ldrb	r3, [r3, #0]
 8014c40:	021a      	lsls	r2, r3, #8
 8014c42:	687b      	ldr	r3, [r7, #4]
 8014c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c46:	431a      	orrs	r2, r3
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	681a      	ldr	r2, [r3, #0]
 8014c50:	89fb      	ldrh	r3, [r7, #14]
 8014c52:	1c59      	adds	r1, r3, #1
 8014c54:	81f9      	strh	r1, [r7, #14]
 8014c56:	4413      	add	r3, r2
 8014c58:	781b      	ldrb	r3, [r3, #0]
 8014c5a:	041a      	lsls	r2, r3, #16
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c60:	431a      	orrs	r2, r3
 8014c62:	687b      	ldr	r3, [r7, #4]
 8014c64:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	681a      	ldr	r2, [r3, #0]
 8014c6a:	89fb      	ldrh	r3, [r7, #14]
 8014c6c:	1c59      	adds	r1, r3, #1
 8014c6e:	81f9      	strh	r1, [r7, #14]
 8014c70:	4413      	add	r3, r2
 8014c72:	781b      	ldrb	r3, [r3, #0]
 8014c74:	061a      	lsls	r2, r3, #24
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c7a:	431a      	orrs	r2, r3
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8014c80:	2300      	movs	r3, #0
}
 8014c82:	4618      	mov	r0, r3
 8014c84:	3710      	adds	r7, #16
 8014c86:	46bd      	mov	sp, r7
 8014c88:	bd80      	pop	{r7, pc}

08014c8a <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8014c8a:	b580      	push	{r7, lr}
 8014c8c:	b084      	sub	sp, #16
 8014c8e:	af00      	add	r7, sp, #0
 8014c90:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d003      	beq.n	8014ca0 <LoRaMacParserData+0x16>
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	681b      	ldr	r3, [r3, #0]
 8014c9c:	2b00      	cmp	r3, #0
 8014c9e:	d101      	bne.n	8014ca4 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014ca0:	2302      	movs	r3, #2
 8014ca2:	e0e2      	b.n	8014e6a <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8014ca4:	2300      	movs	r3, #0
 8014ca6:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	681a      	ldr	r2, [r3, #0]
 8014cac:	89fb      	ldrh	r3, [r7, #14]
 8014cae:	1c59      	adds	r1, r3, #1
 8014cb0:	81f9      	strh	r1, [r7, #14]
 8014cb2:	4413      	add	r3, r2
 8014cb4:	781a      	ldrb	r2, [r3, #0]
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	681a      	ldr	r2, [r3, #0]
 8014cbe:	89fb      	ldrh	r3, [r7, #14]
 8014cc0:	1c59      	adds	r1, r3, #1
 8014cc2:	81f9      	strh	r1, [r7, #14]
 8014cc4:	4413      	add	r3, r2
 8014cc6:	781b      	ldrb	r3, [r3, #0]
 8014cc8:	461a      	mov	r2, r3
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	681a      	ldr	r2, [r3, #0]
 8014cd2:	89fb      	ldrh	r3, [r7, #14]
 8014cd4:	1c59      	adds	r1, r3, #1
 8014cd6:	81f9      	strh	r1, [r7, #14]
 8014cd8:	4413      	add	r3, r2
 8014cda:	781b      	ldrb	r3, [r3, #0]
 8014cdc:	021a      	lsls	r2, r3, #8
 8014cde:	687b      	ldr	r3, [r7, #4]
 8014ce0:	689b      	ldr	r3, [r3, #8]
 8014ce2:	431a      	orrs	r2, r3
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	681a      	ldr	r2, [r3, #0]
 8014cec:	89fb      	ldrh	r3, [r7, #14]
 8014cee:	1c59      	adds	r1, r3, #1
 8014cf0:	81f9      	strh	r1, [r7, #14]
 8014cf2:	4413      	add	r3, r2
 8014cf4:	781b      	ldrb	r3, [r3, #0]
 8014cf6:	041a      	lsls	r2, r3, #16
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	689b      	ldr	r3, [r3, #8]
 8014cfc:	431a      	orrs	r2, r3
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	681a      	ldr	r2, [r3, #0]
 8014d06:	89fb      	ldrh	r3, [r7, #14]
 8014d08:	1c59      	adds	r1, r3, #1
 8014d0a:	81f9      	strh	r1, [r7, #14]
 8014d0c:	4413      	add	r3, r2
 8014d0e:	781b      	ldrb	r3, [r3, #0]
 8014d10:	061a      	lsls	r2, r3, #24
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	689b      	ldr	r3, [r3, #8]
 8014d16:	431a      	orrs	r2, r3
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	681a      	ldr	r2, [r3, #0]
 8014d20:	89fb      	ldrh	r3, [r7, #14]
 8014d22:	1c59      	adds	r1, r3, #1
 8014d24:	81f9      	strh	r1, [r7, #14]
 8014d26:	4413      	add	r3, r2
 8014d28:	781a      	ldrb	r2, [r3, #0]
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	681a      	ldr	r2, [r3, #0]
 8014d32:	89fb      	ldrh	r3, [r7, #14]
 8014d34:	1c59      	adds	r1, r3, #1
 8014d36:	81f9      	strh	r1, [r7, #14]
 8014d38:	4413      	add	r3, r2
 8014d3a:	781b      	ldrb	r3, [r3, #0]
 8014d3c:	b29a      	uxth	r2, r3
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	681a      	ldr	r2, [r3, #0]
 8014d46:	89fb      	ldrh	r3, [r7, #14]
 8014d48:	1c59      	adds	r1, r3, #1
 8014d4a:	81f9      	strh	r1, [r7, #14]
 8014d4c:	4413      	add	r3, r2
 8014d4e:	781b      	ldrb	r3, [r3, #0]
 8014d50:	0219      	lsls	r1, r3, #8
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	89db      	ldrh	r3, [r3, #14]
 8014d56:	b21a      	sxth	r2, r3
 8014d58:	b20b      	sxth	r3, r1
 8014d5a:	4313      	orrs	r3, r2
 8014d5c:	b21b      	sxth	r3, r3
 8014d5e:	b29a      	uxth	r2, r3
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	f103 0010 	add.w	r0, r3, #16
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	681a      	ldr	r2, [r3, #0]
 8014d6e:	89fb      	ldrh	r3, [r7, #14]
 8014d70:	18d1      	adds	r1, r2, r3
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	7b1b      	ldrb	r3, [r3, #12]
 8014d76:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014d7a:	b2db      	uxtb	r3, r3
 8014d7c:	b29b      	uxth	r3, r3
 8014d7e:	461a      	mov	r2, r3
 8014d80:	f004 f803 	bl	8018d8a <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	7b1b      	ldrb	r3, [r3, #12]
 8014d88:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014d8c:	b2db      	uxtb	r3, r3
 8014d8e:	b29a      	uxth	r2, r3
 8014d90:	89fb      	ldrh	r3, [r7, #14]
 8014d92:	4413      	add	r3, r2
 8014d94:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	2200      	movs	r2, #0
 8014d9a:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	2200      	movs	r2, #0
 8014da2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	791b      	ldrb	r3, [r3, #4]
 8014daa:	461a      	mov	r2, r3
 8014dac:	89fb      	ldrh	r3, [r7, #14]
 8014dae:	1ad3      	subs	r3, r2, r3
 8014db0:	2b04      	cmp	r3, #4
 8014db2:	dd28      	ble.n	8014e06 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	681a      	ldr	r2, [r3, #0]
 8014db8:	89fb      	ldrh	r3, [r7, #14]
 8014dba:	1c59      	adds	r1, r3, #1
 8014dbc:	81f9      	strh	r1, [r7, #14]
 8014dbe:	4413      	add	r3, r2
 8014dc0:	781a      	ldrb	r2, [r3, #0]
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	791a      	ldrb	r2, [r3, #4]
 8014dcc:	89fb      	ldrh	r3, [r7, #14]
 8014dce:	b2db      	uxtb	r3, r3
 8014dd0:	1ad3      	subs	r3, r2, r3
 8014dd2:	b2db      	uxtb	r3, r3
 8014dd4:	3b04      	subs	r3, #4
 8014dd6:	b2da      	uxtb	r2, r3
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	681a      	ldr	r2, [r3, #0]
 8014de6:	89fb      	ldrh	r3, [r7, #14]
 8014de8:	18d1      	adds	r1, r2, r3
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014df0:	b29b      	uxth	r3, r3
 8014df2:	461a      	mov	r2, r3
 8014df4:	f003 ffc9 	bl	8018d8a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014dfe:	b29a      	uxth	r2, r3
 8014e00:	89fb      	ldrh	r3, [r7, #14]
 8014e02:	4413      	add	r3, r2
 8014e04:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	681a      	ldr	r2, [r3, #0]
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	791b      	ldrb	r3, [r3, #4]
 8014e0e:	3b04      	subs	r3, #4
 8014e10:	4413      	add	r3, r2
 8014e12:	781b      	ldrb	r3, [r3, #0]
 8014e14:	461a      	mov	r2, r3
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	6819      	ldr	r1, [r3, #0]
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	791b      	ldrb	r3, [r3, #4]
 8014e26:	3b03      	subs	r3, #3
 8014e28:	440b      	add	r3, r1
 8014e2a:	781b      	ldrb	r3, [r3, #0]
 8014e2c:	021b      	lsls	r3, r3, #8
 8014e2e:	431a      	orrs	r2, r3
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	6819      	ldr	r1, [r3, #0]
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	791b      	ldrb	r3, [r3, #4]
 8014e40:	3b02      	subs	r3, #2
 8014e42:	440b      	add	r3, r1
 8014e44:	781b      	ldrb	r3, [r3, #0]
 8014e46:	041b      	lsls	r3, r3, #16
 8014e48:	431a      	orrs	r2, r3
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	6819      	ldr	r1, [r3, #0]
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	791b      	ldrb	r3, [r3, #4]
 8014e5a:	3b01      	subs	r3, #1
 8014e5c:	440b      	add	r3, r1
 8014e5e:	781b      	ldrb	r3, [r3, #0]
 8014e60:	061b      	lsls	r3, r3, #24
 8014e62:	431a      	orrs	r2, r3
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8014e68:	2300      	movs	r3, #0
}
 8014e6a:	4618      	mov	r0, r3
 8014e6c:	3710      	adds	r7, #16
 8014e6e:	46bd      	mov	sp, r7
 8014e70:	bd80      	pop	{r7, pc}

08014e72 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014e72:	b580      	push	{r7, lr}
 8014e74:	b084      	sub	sp, #16
 8014e76:	af00      	add	r7, sp, #0
 8014e78:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d003      	beq.n	8014e88 <LoRaMacSerializerJoinRequest+0x16>
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	2b00      	cmp	r3, #0
 8014e86:	d101      	bne.n	8014e8c <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014e88:	2301      	movs	r3, #1
 8014e8a:	e070      	b.n	8014f6e <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8014e8c:	2300      	movs	r3, #0
 8014e8e:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	791b      	ldrb	r3, [r3, #4]
 8014e94:	2b16      	cmp	r3, #22
 8014e96:	d801      	bhi.n	8014e9c <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014e98:	2302      	movs	r3, #2
 8014e9a:	e068      	b.n	8014f6e <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	681a      	ldr	r2, [r3, #0]
 8014ea0:	89fb      	ldrh	r3, [r7, #14]
 8014ea2:	1c59      	adds	r1, r3, #1
 8014ea4:	81f9      	strh	r1, [r7, #14]
 8014ea6:	4413      	add	r3, r2
 8014ea8:	687a      	ldr	r2, [r7, #4]
 8014eaa:	7952      	ldrb	r2, [r2, #5]
 8014eac:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	681a      	ldr	r2, [r3, #0]
 8014eb2:	89fb      	ldrh	r3, [r7, #14]
 8014eb4:	18d0      	adds	r0, r2, r3
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	3306      	adds	r3, #6
 8014eba:	2208      	movs	r2, #8
 8014ebc:	4619      	mov	r1, r3
 8014ebe:	f003 ff7f 	bl	8018dc0 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8014ec2:	89fb      	ldrh	r3, [r7, #14]
 8014ec4:	3308      	adds	r3, #8
 8014ec6:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	681a      	ldr	r2, [r3, #0]
 8014ecc:	89fb      	ldrh	r3, [r7, #14]
 8014ece:	18d0      	adds	r0, r2, r3
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	330e      	adds	r3, #14
 8014ed4:	2208      	movs	r2, #8
 8014ed6:	4619      	mov	r1, r3
 8014ed8:	f003 ff72 	bl	8018dc0 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8014edc:	89fb      	ldrh	r3, [r7, #14]
 8014ede:	3308      	adds	r3, #8
 8014ee0:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	8ad9      	ldrh	r1, [r3, #22]
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	681a      	ldr	r2, [r3, #0]
 8014eea:	89fb      	ldrh	r3, [r7, #14]
 8014eec:	1c58      	adds	r0, r3, #1
 8014eee:	81f8      	strh	r0, [r7, #14]
 8014ef0:	4413      	add	r3, r2
 8014ef2:	b2ca      	uxtb	r2, r1
 8014ef4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	8adb      	ldrh	r3, [r3, #22]
 8014efa:	0a1b      	lsrs	r3, r3, #8
 8014efc:	b299      	uxth	r1, r3
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	681a      	ldr	r2, [r3, #0]
 8014f02:	89fb      	ldrh	r3, [r7, #14]
 8014f04:	1c58      	adds	r0, r3, #1
 8014f06:	81f8      	strh	r0, [r7, #14]
 8014f08:	4413      	add	r3, r2
 8014f0a:	b2ca      	uxtb	r2, r1
 8014f0c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	6999      	ldr	r1, [r3, #24]
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	681a      	ldr	r2, [r3, #0]
 8014f16:	89fb      	ldrh	r3, [r7, #14]
 8014f18:	1c58      	adds	r0, r3, #1
 8014f1a:	81f8      	strh	r0, [r7, #14]
 8014f1c:	4413      	add	r3, r2
 8014f1e:	b2ca      	uxtb	r2, r1
 8014f20:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	699b      	ldr	r3, [r3, #24]
 8014f26:	0a19      	lsrs	r1, r3, #8
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	681a      	ldr	r2, [r3, #0]
 8014f2c:	89fb      	ldrh	r3, [r7, #14]
 8014f2e:	1c58      	adds	r0, r3, #1
 8014f30:	81f8      	strh	r0, [r7, #14]
 8014f32:	4413      	add	r3, r2
 8014f34:	b2ca      	uxtb	r2, r1
 8014f36:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	699b      	ldr	r3, [r3, #24]
 8014f3c:	0c19      	lsrs	r1, r3, #16
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	681a      	ldr	r2, [r3, #0]
 8014f42:	89fb      	ldrh	r3, [r7, #14]
 8014f44:	1c58      	adds	r0, r3, #1
 8014f46:	81f8      	strh	r0, [r7, #14]
 8014f48:	4413      	add	r3, r2
 8014f4a:	b2ca      	uxtb	r2, r1
 8014f4c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	699b      	ldr	r3, [r3, #24]
 8014f52:	0e19      	lsrs	r1, r3, #24
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	681a      	ldr	r2, [r3, #0]
 8014f58:	89fb      	ldrh	r3, [r7, #14]
 8014f5a:	1c58      	adds	r0, r3, #1
 8014f5c:	81f8      	strh	r0, [r7, #14]
 8014f5e:	4413      	add	r3, r2
 8014f60:	b2ca      	uxtb	r2, r1
 8014f62:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8014f64:	89fb      	ldrh	r3, [r7, #14]
 8014f66:	b2da      	uxtb	r2, r3
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8014f6c:	2300      	movs	r3, #0
}
 8014f6e:	4618      	mov	r0, r3
 8014f70:	3710      	adds	r7, #16
 8014f72:	46bd      	mov	sp, r7
 8014f74:	bd80      	pop	{r7, pc}

08014f76 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8014f76:	b580      	push	{r7, lr}
 8014f78:	b084      	sub	sp, #16
 8014f7a:	af00      	add	r7, sp, #0
 8014f7c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d003      	beq.n	8014f8c <LoRaMacSerializerData+0x16>
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d101      	bne.n	8014f90 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014f8c:	2301      	movs	r3, #1
 8014f8e:	e0e5      	b.n	801515c <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8014f90:	2300      	movs	r3, #0
 8014f92:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8014f94:	2308      	movs	r3, #8
 8014f96:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	7b1b      	ldrb	r3, [r3, #12]
 8014f9c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014fa0:	b2db      	uxtb	r3, r3
 8014fa2:	b29a      	uxth	r2, r3
 8014fa4:	89bb      	ldrh	r3, [r7, #12]
 8014fa6:	4413      	add	r3, r2
 8014fa8:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d002      	beq.n	8014fba <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8014fb4:	89bb      	ldrh	r3, [r7, #12]
 8014fb6:	3301      	adds	r3, #1
 8014fb8:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014fc0:	b29a      	uxth	r2, r3
 8014fc2:	89bb      	ldrh	r3, [r7, #12]
 8014fc4:	4413      	add	r3, r2
 8014fc6:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8014fc8:	89bb      	ldrh	r3, [r7, #12]
 8014fca:	3304      	adds	r3, #4
 8014fcc:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	791b      	ldrb	r3, [r3, #4]
 8014fd2:	b29b      	uxth	r3, r3
 8014fd4:	89ba      	ldrh	r2, [r7, #12]
 8014fd6:	429a      	cmp	r2, r3
 8014fd8:	d901      	bls.n	8014fde <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014fda:	2302      	movs	r3, #2
 8014fdc:	e0be      	b.n	801515c <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	681a      	ldr	r2, [r3, #0]
 8014fe2:	89fb      	ldrh	r3, [r7, #14]
 8014fe4:	1c59      	adds	r1, r3, #1
 8014fe6:	81f9      	strh	r1, [r7, #14]
 8014fe8:	4413      	add	r3, r2
 8014fea:	687a      	ldr	r2, [r7, #4]
 8014fec:	7952      	ldrb	r2, [r2, #5]
 8014fee:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	6899      	ldr	r1, [r3, #8]
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	681a      	ldr	r2, [r3, #0]
 8014ff8:	89fb      	ldrh	r3, [r7, #14]
 8014ffa:	1c58      	adds	r0, r3, #1
 8014ffc:	81f8      	strh	r0, [r7, #14]
 8014ffe:	4413      	add	r3, r2
 8015000:	b2ca      	uxtb	r2, r1
 8015002:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	689b      	ldr	r3, [r3, #8]
 8015008:	0a19      	lsrs	r1, r3, #8
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	681a      	ldr	r2, [r3, #0]
 801500e:	89fb      	ldrh	r3, [r7, #14]
 8015010:	1c58      	adds	r0, r3, #1
 8015012:	81f8      	strh	r0, [r7, #14]
 8015014:	4413      	add	r3, r2
 8015016:	b2ca      	uxtb	r2, r1
 8015018:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	689b      	ldr	r3, [r3, #8]
 801501e:	0c19      	lsrs	r1, r3, #16
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	681a      	ldr	r2, [r3, #0]
 8015024:	89fb      	ldrh	r3, [r7, #14]
 8015026:	1c58      	adds	r0, r3, #1
 8015028:	81f8      	strh	r0, [r7, #14]
 801502a:	4413      	add	r3, r2
 801502c:	b2ca      	uxtb	r2, r1
 801502e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	689b      	ldr	r3, [r3, #8]
 8015034:	0e19      	lsrs	r1, r3, #24
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	681a      	ldr	r2, [r3, #0]
 801503a:	89fb      	ldrh	r3, [r7, #14]
 801503c:	1c58      	adds	r0, r3, #1
 801503e:	81f8      	strh	r0, [r7, #14]
 8015040:	4413      	add	r3, r2
 8015042:	b2ca      	uxtb	r2, r1
 8015044:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	681a      	ldr	r2, [r3, #0]
 801504a:	89fb      	ldrh	r3, [r7, #14]
 801504c:	1c59      	adds	r1, r3, #1
 801504e:	81f9      	strh	r1, [r7, #14]
 8015050:	4413      	add	r3, r2
 8015052:	687a      	ldr	r2, [r7, #4]
 8015054:	7b12      	ldrb	r2, [r2, #12]
 8015056:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	89d9      	ldrh	r1, [r3, #14]
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	681a      	ldr	r2, [r3, #0]
 8015060:	89fb      	ldrh	r3, [r7, #14]
 8015062:	1c58      	adds	r0, r3, #1
 8015064:	81f8      	strh	r0, [r7, #14]
 8015066:	4413      	add	r3, r2
 8015068:	b2ca      	uxtb	r2, r1
 801506a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	89db      	ldrh	r3, [r3, #14]
 8015070:	0a1b      	lsrs	r3, r3, #8
 8015072:	b299      	uxth	r1, r3
 8015074:	687b      	ldr	r3, [r7, #4]
 8015076:	681a      	ldr	r2, [r3, #0]
 8015078:	89fb      	ldrh	r3, [r7, #14]
 801507a:	1c58      	adds	r0, r3, #1
 801507c:	81f8      	strh	r0, [r7, #14]
 801507e:	4413      	add	r3, r2
 8015080:	b2ca      	uxtb	r2, r1
 8015082:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	681a      	ldr	r2, [r3, #0]
 8015088:	89fb      	ldrh	r3, [r7, #14]
 801508a:	18d0      	adds	r0, r2, r3
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	f103 0110 	add.w	r1, r3, #16
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	7b1b      	ldrb	r3, [r3, #12]
 8015096:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801509a:	b2db      	uxtb	r3, r3
 801509c:	b29b      	uxth	r3, r3
 801509e:	461a      	mov	r2, r3
 80150a0:	f003 fe73 	bl	8018d8a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	7b1b      	ldrb	r3, [r3, #12]
 80150a8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80150ac:	b2db      	uxtb	r3, r3
 80150ae:	b29a      	uxth	r2, r3
 80150b0:	89fb      	ldrh	r3, [r7, #14]
 80150b2:	4413      	add	r3, r2
 80150b4:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d009      	beq.n	80150d4 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	681a      	ldr	r2, [r3, #0]
 80150c4:	89fb      	ldrh	r3, [r7, #14]
 80150c6:	1c59      	adds	r1, r3, #1
 80150c8:	81f9      	strh	r1, [r7, #14]
 80150ca:	4413      	add	r3, r2
 80150cc:	687a      	ldr	r2, [r7, #4]
 80150ce:	f892 2020 	ldrb.w	r2, [r2, #32]
 80150d2:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	681a      	ldr	r2, [r3, #0]
 80150d8:	89fb      	ldrh	r3, [r7, #14]
 80150da:	18d0      	adds	r0, r2, r3
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80150e6:	b29b      	uxth	r3, r3
 80150e8:	461a      	mov	r2, r3
 80150ea:	f003 fe4e 	bl	8018d8a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80150f4:	b29a      	uxth	r2, r3
 80150f6:	89fb      	ldrh	r3, [r7, #14]
 80150f8:	4413      	add	r3, r2
 80150fa:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	681a      	ldr	r2, [r3, #0]
 8015104:	89fb      	ldrh	r3, [r7, #14]
 8015106:	1c58      	adds	r0, r3, #1
 8015108:	81f8      	strh	r0, [r7, #14]
 801510a:	4413      	add	r3, r2
 801510c:	b2ca      	uxtb	r2, r1
 801510e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015114:	0a19      	lsrs	r1, r3, #8
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	681a      	ldr	r2, [r3, #0]
 801511a:	89fb      	ldrh	r3, [r7, #14]
 801511c:	1c58      	adds	r0, r3, #1
 801511e:	81f8      	strh	r0, [r7, #14]
 8015120:	4413      	add	r3, r2
 8015122:	b2ca      	uxtb	r2, r1
 8015124:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801512a:	0c19      	lsrs	r1, r3, #16
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	681a      	ldr	r2, [r3, #0]
 8015130:	89fb      	ldrh	r3, [r7, #14]
 8015132:	1c58      	adds	r0, r3, #1
 8015134:	81f8      	strh	r0, [r7, #14]
 8015136:	4413      	add	r3, r2
 8015138:	b2ca      	uxtb	r2, r1
 801513a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801513c:	687b      	ldr	r3, [r7, #4]
 801513e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015140:	0e19      	lsrs	r1, r3, #24
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	681a      	ldr	r2, [r3, #0]
 8015146:	89fb      	ldrh	r3, [r7, #14]
 8015148:	1c58      	adds	r0, r3, #1
 801514a:	81f8      	strh	r0, [r7, #14]
 801514c:	4413      	add	r3, r2
 801514e:	b2ca      	uxtb	r2, r1
 8015150:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8015152:	89fb      	ldrh	r3, [r7, #14]
 8015154:	b2da      	uxtb	r2, r3
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801515a:	2300      	movs	r3, #0
}
 801515c:	4618      	mov	r0, r3
 801515e:	3710      	adds	r7, #16
 8015160:	46bd      	mov	sp, r7
 8015162:	bd80      	pop	{r7, pc}

08015164 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8015164:	b480      	push	{r7}
 8015166:	b083      	sub	sp, #12
 8015168:	af00      	add	r7, sp, #0
 801516a:	4603      	mov	r3, r0
 801516c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801516e:	79fb      	ldrb	r3, [r7, #7]
 8015170:	2b05      	cmp	r3, #5
 8015172:	d002      	beq.n	801517a <RegionIsActive+0x16>
 8015174:	2b08      	cmp	r3, #8
 8015176:	d002      	beq.n	801517e <RegionIsActive+0x1a>
 8015178:	e003      	b.n	8015182 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 801517a:	2301      	movs	r3, #1
 801517c:	e002      	b.n	8015184 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 801517e:	2301      	movs	r3, #1
 8015180:	e000      	b.n	8015184 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8015182:	2300      	movs	r3, #0
        }
    }
}
 8015184:	4618      	mov	r0, r3
 8015186:	370c      	adds	r7, #12
 8015188:	46bd      	mov	sp, r7
 801518a:	bc80      	pop	{r7}
 801518c:	4770      	bx	lr

0801518e <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 801518e:	b580      	push	{r7, lr}
 8015190:	b084      	sub	sp, #16
 8015192:	af00      	add	r7, sp, #0
 8015194:	4603      	mov	r3, r0
 8015196:	6039      	str	r1, [r7, #0]
 8015198:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 801519a:	2300      	movs	r3, #0
 801519c:	60bb      	str	r3, [r7, #8]
    switch( region )
 801519e:	79fb      	ldrb	r3, [r7, #7]
 80151a0:	2b05      	cmp	r3, #5
 80151a2:	d002      	beq.n	80151aa <RegionGetPhyParam+0x1c>
 80151a4:	2b08      	cmp	r3, #8
 80151a6:	d006      	beq.n	80151b6 <RegionGetPhyParam+0x28>
 80151a8:	e00b      	b.n	80151c2 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 80151aa:	6838      	ldr	r0, [r7, #0]
 80151ac:	f001 fad4 	bl	8016758 <RegionEU868GetPhyParam>
 80151b0:	4603      	mov	r3, r0
 80151b2:	60fb      	str	r3, [r7, #12]
 80151b4:	e007      	b.n	80151c6 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 80151b6:	6838      	ldr	r0, [r7, #0]
 80151b8:	f002 fc4e 	bl	8017a58 <RegionUS915GetPhyParam>
 80151bc:	4603      	mov	r3, r0
 80151be:	60fb      	str	r3, [r7, #12]
 80151c0:	e001      	b.n	80151c6 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 80151c2:	68bb      	ldr	r3, [r7, #8]
 80151c4:	60fb      	str	r3, [r7, #12]
        }
    }
}
 80151c6:	68fb      	ldr	r3, [r7, #12]
 80151c8:	4618      	mov	r0, r3
 80151ca:	3710      	adds	r7, #16
 80151cc:	46bd      	mov	sp, r7
 80151ce:	bd80      	pop	{r7, pc}

080151d0 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 80151d0:	b580      	push	{r7, lr}
 80151d2:	b082      	sub	sp, #8
 80151d4:	af00      	add	r7, sp, #0
 80151d6:	4603      	mov	r3, r0
 80151d8:	6039      	str	r1, [r7, #0]
 80151da:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80151dc:	79fb      	ldrb	r3, [r7, #7]
 80151de:	2b05      	cmp	r3, #5
 80151e0:	d002      	beq.n	80151e8 <RegionSetBandTxDone+0x18>
 80151e2:	2b08      	cmp	r3, #8
 80151e4:	d004      	beq.n	80151f0 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 80151e6:	e007      	b.n	80151f8 <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 80151e8:	6838      	ldr	r0, [r7, #0]
 80151ea:	f001 fbfb 	bl	80169e4 <RegionEU868SetBandTxDone>
 80151ee:	e003      	b.n	80151f8 <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 80151f0:	6838      	ldr	r0, [r7, #0]
 80151f2:	f002 fd8d 	bl	8017d10 <RegionUS915SetBandTxDone>
 80151f6:	bf00      	nop
        }
    }
}
 80151f8:	3708      	adds	r7, #8
 80151fa:	46bd      	mov	sp, r7
 80151fc:	bd80      	pop	{r7, pc}

080151fe <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 80151fe:	b580      	push	{r7, lr}
 8015200:	b082      	sub	sp, #8
 8015202:	af00      	add	r7, sp, #0
 8015204:	4603      	mov	r3, r0
 8015206:	6039      	str	r1, [r7, #0]
 8015208:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801520a:	79fb      	ldrb	r3, [r7, #7]
 801520c:	2b05      	cmp	r3, #5
 801520e:	d002      	beq.n	8015216 <RegionInitDefaults+0x18>
 8015210:	2b08      	cmp	r3, #8
 8015212:	d004      	beq.n	801521e <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8015214:	e007      	b.n	8015226 <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 8015216:	6838      	ldr	r0, [r7, #0]
 8015218:	f001 fc10 	bl	8016a3c <RegionEU868InitDefaults>
 801521c:	e003      	b.n	8015226 <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 801521e:	6838      	ldr	r0, [r7, #0]
 8015220:	f002 fda2 	bl	8017d68 <RegionUS915InitDefaults>
 8015224:	bf00      	nop
        }
    }
}
 8015226:	bf00      	nop
 8015228:	3708      	adds	r7, #8
 801522a:	46bd      	mov	sp, r7
 801522c:	bd80      	pop	{r7, pc}

0801522e <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801522e:	b580      	push	{r7, lr}
 8015230:	b082      	sub	sp, #8
 8015232:	af00      	add	r7, sp, #0
 8015234:	4603      	mov	r3, r0
 8015236:	6039      	str	r1, [r7, #0]
 8015238:	71fb      	strb	r3, [r7, #7]
 801523a:	4613      	mov	r3, r2
 801523c:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801523e:	79fb      	ldrb	r3, [r7, #7]
 8015240:	2b05      	cmp	r3, #5
 8015242:	d002      	beq.n	801524a <RegionVerify+0x1c>
 8015244:	2b08      	cmp	r3, #8
 8015246:	d007      	beq.n	8015258 <RegionVerify+0x2a>
 8015248:	e00d      	b.n	8015266 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 801524a:	79bb      	ldrb	r3, [r7, #6]
 801524c:	4619      	mov	r1, r3
 801524e:	6838      	ldr	r0, [r7, #0]
 8015250:	f001 fc92 	bl	8016b78 <RegionEU868Verify>
 8015254:	4603      	mov	r3, r0
 8015256:	e007      	b.n	8015268 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8015258:	79bb      	ldrb	r3, [r7, #6]
 801525a:	4619      	mov	r1, r3
 801525c:	6838      	ldr	r0, [r7, #0]
 801525e:	f002 feb5 	bl	8017fcc <RegionUS915Verify>
 8015262:	4603      	mov	r3, r0
 8015264:	e000      	b.n	8015268 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 8015266:	2300      	movs	r3, #0
        }
    }
}
 8015268:	4618      	mov	r0, r3
 801526a:	3708      	adds	r7, #8
 801526c:	46bd      	mov	sp, r7
 801526e:	bd80      	pop	{r7, pc}

08015270 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8015270:	b580      	push	{r7, lr}
 8015272:	b082      	sub	sp, #8
 8015274:	af00      	add	r7, sp, #0
 8015276:	4603      	mov	r3, r0
 8015278:	6039      	str	r1, [r7, #0]
 801527a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801527c:	79fb      	ldrb	r3, [r7, #7]
 801527e:	2b05      	cmp	r3, #5
 8015280:	d002      	beq.n	8015288 <RegionApplyCFList+0x18>
 8015282:	2b08      	cmp	r3, #8
 8015284:	d004      	beq.n	8015290 <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8015286:	e007      	b.n	8015298 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 8015288:	6838      	ldr	r0, [r7, #0]
 801528a:	f001 fcf1 	bl	8016c70 <RegionEU868ApplyCFList>
 801528e:	e003      	b.n	8015298 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 8015290:	6838      	ldr	r0, [r7, #0]
 8015292:	f002 ff11 	bl	80180b8 <RegionUS915ApplyCFList>
 8015296:	bf00      	nop
        }
    }
}
 8015298:	bf00      	nop
 801529a:	3708      	adds	r7, #8
 801529c:	46bd      	mov	sp, r7
 801529e:	bd80      	pop	{r7, pc}

080152a0 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 80152a0:	b580      	push	{r7, lr}
 80152a2:	b082      	sub	sp, #8
 80152a4:	af00      	add	r7, sp, #0
 80152a6:	4603      	mov	r3, r0
 80152a8:	6039      	str	r1, [r7, #0]
 80152aa:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80152ac:	79fb      	ldrb	r3, [r7, #7]
 80152ae:	2b05      	cmp	r3, #5
 80152b0:	d002      	beq.n	80152b8 <RegionChanMaskSet+0x18>
 80152b2:	2b08      	cmp	r3, #8
 80152b4:	d005      	beq.n	80152c2 <RegionChanMaskSet+0x22>
 80152b6:	e009      	b.n	80152cc <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 80152b8:	6838      	ldr	r0, [r7, #0]
 80152ba:	f001 fd4d 	bl	8016d58 <RegionEU868ChanMaskSet>
 80152be:	4603      	mov	r3, r0
 80152c0:	e005      	b.n	80152ce <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 80152c2:	6838      	ldr	r0, [r7, #0]
 80152c4:	f002 ff6c 	bl	80181a0 <RegionUS915ChanMaskSet>
 80152c8:	4603      	mov	r3, r0
 80152ca:	e000      	b.n	80152ce <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 80152cc:	2300      	movs	r3, #0
        }
    }
}
 80152ce:	4618      	mov	r0, r3
 80152d0:	3708      	adds	r7, #8
 80152d2:	46bd      	mov	sp, r7
 80152d4:	bd80      	pop	{r7, pc}

080152d6 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80152d6:	b580      	push	{r7, lr}
 80152d8:	b082      	sub	sp, #8
 80152da:	af00      	add	r7, sp, #0
 80152dc:	603b      	str	r3, [r7, #0]
 80152de:	4603      	mov	r3, r0
 80152e0:	71fb      	strb	r3, [r7, #7]
 80152e2:	460b      	mov	r3, r1
 80152e4:	71bb      	strb	r3, [r7, #6]
 80152e6:	4613      	mov	r3, r2
 80152e8:	717b      	strb	r3, [r7, #5]
    switch( region )
 80152ea:	79fb      	ldrb	r3, [r7, #7]
 80152ec:	2b05      	cmp	r3, #5
 80152ee:	d002      	beq.n	80152f6 <RegionComputeRxWindowParameters+0x20>
 80152f0:	2b08      	cmp	r3, #8
 80152f2:	d008      	beq.n	8015306 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 80152f4:	e00f      	b.n	8015316 <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 80152f6:	7979      	ldrb	r1, [r7, #5]
 80152f8:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80152fc:	693b      	ldr	r3, [r7, #16]
 80152fe:	683a      	ldr	r2, [r7, #0]
 8015300:	f001 fd54 	bl	8016dac <RegionEU868ComputeRxWindowParameters>
 8015304:	e007      	b.n	8015316 <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015306:	7979      	ldrb	r1, [r7, #5]
 8015308:	f997 0006 	ldrsb.w	r0, [r7, #6]
 801530c:	693b      	ldr	r3, [r7, #16]
 801530e:	683a      	ldr	r2, [r7, #0]
 8015310:	f002 ffae 	bl	8018270 <RegionUS915ComputeRxWindowParameters>
 8015314:	bf00      	nop
        }
    }
}
 8015316:	bf00      	nop
 8015318:	3708      	adds	r7, #8
 801531a:	46bd      	mov	sp, r7
 801531c:	bd80      	pop	{r7, pc}

0801531e <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801531e:	b580      	push	{r7, lr}
 8015320:	b084      	sub	sp, #16
 8015322:	af00      	add	r7, sp, #0
 8015324:	4603      	mov	r3, r0
 8015326:	60b9      	str	r1, [r7, #8]
 8015328:	607a      	str	r2, [r7, #4]
 801532a:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801532c:	7bfb      	ldrb	r3, [r7, #15]
 801532e:	2b05      	cmp	r3, #5
 8015330:	d002      	beq.n	8015338 <RegionRxConfig+0x1a>
 8015332:	2b08      	cmp	r3, #8
 8015334:	d006      	beq.n	8015344 <RegionRxConfig+0x26>
 8015336:	e00b      	b.n	8015350 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8015338:	6879      	ldr	r1, [r7, #4]
 801533a:	68b8      	ldr	r0, [r7, #8]
 801533c:	f001 fd90 	bl	8016e60 <RegionEU868RxConfig>
 8015340:	4603      	mov	r3, r0
 8015342:	e006      	b.n	8015352 <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8015344:	6879      	ldr	r1, [r7, #4]
 8015346:	68b8      	ldr	r0, [r7, #8]
 8015348:	f002 ffdc 	bl	8018304 <RegionUS915RxConfig>
 801534c:	4603      	mov	r3, r0
 801534e:	e000      	b.n	8015352 <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8015350:	2300      	movs	r3, #0
        }
    }
}
 8015352:	4618      	mov	r0, r3
 8015354:	3710      	adds	r7, #16
 8015356:	46bd      	mov	sp, r7
 8015358:	bd80      	pop	{r7, pc}

0801535a <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801535a:	b580      	push	{r7, lr}
 801535c:	b084      	sub	sp, #16
 801535e:	af00      	add	r7, sp, #0
 8015360:	60b9      	str	r1, [r7, #8]
 8015362:	607a      	str	r2, [r7, #4]
 8015364:	603b      	str	r3, [r7, #0]
 8015366:	4603      	mov	r3, r0
 8015368:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801536a:	7bfb      	ldrb	r3, [r7, #15]
 801536c:	2b05      	cmp	r3, #5
 801536e:	d002      	beq.n	8015376 <RegionTxConfig+0x1c>
 8015370:	2b08      	cmp	r3, #8
 8015372:	d007      	beq.n	8015384 <RegionTxConfig+0x2a>
 8015374:	e00d      	b.n	8015392 <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8015376:	683a      	ldr	r2, [r7, #0]
 8015378:	6879      	ldr	r1, [r7, #4]
 801537a:	68b8      	ldr	r0, [r7, #8]
 801537c:	f001 fe40 	bl	8017000 <RegionEU868TxConfig>
 8015380:	4603      	mov	r3, r0
 8015382:	e007      	b.n	8015394 <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8015384:	683a      	ldr	r2, [r7, #0]
 8015386:	6879      	ldr	r1, [r7, #4]
 8015388:	68b8      	ldr	r0, [r7, #8]
 801538a:	f003 f83f 	bl	801840c <RegionUS915TxConfig>
 801538e:	4603      	mov	r3, r0
 8015390:	e000      	b.n	8015394 <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8015392:	2300      	movs	r3, #0
        }
    }
}
 8015394:	4618      	mov	r0, r3
 8015396:	3710      	adds	r7, #16
 8015398:	46bd      	mov	sp, r7
 801539a:	bd80      	pop	{r7, pc}

0801539c <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801539c:	b580      	push	{r7, lr}
 801539e:	b086      	sub	sp, #24
 80153a0:	af02      	add	r7, sp, #8
 80153a2:	60b9      	str	r1, [r7, #8]
 80153a4:	607a      	str	r2, [r7, #4]
 80153a6:	603b      	str	r3, [r7, #0]
 80153a8:	4603      	mov	r3, r0
 80153aa:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80153ac:	7bfb      	ldrb	r3, [r7, #15]
 80153ae:	2b05      	cmp	r3, #5
 80153b0:	d002      	beq.n	80153b8 <RegionLinkAdrReq+0x1c>
 80153b2:	2b08      	cmp	r3, #8
 80153b4:	d00a      	beq.n	80153cc <RegionLinkAdrReq+0x30>
 80153b6:	e013      	b.n	80153e0 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 80153b8:	69fb      	ldr	r3, [r7, #28]
 80153ba:	9300      	str	r3, [sp, #0]
 80153bc:	69bb      	ldr	r3, [r7, #24]
 80153be:	683a      	ldr	r2, [r7, #0]
 80153c0:	6879      	ldr	r1, [r7, #4]
 80153c2:	68b8      	ldr	r0, [r7, #8]
 80153c4:	f001 feec 	bl	80171a0 <RegionEU868LinkAdrReq>
 80153c8:	4603      	mov	r3, r0
 80153ca:	e00a      	b.n	80153e2 <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 80153cc:	69fb      	ldr	r3, [r7, #28]
 80153ce:	9300      	str	r3, [sp, #0]
 80153d0:	69bb      	ldr	r3, [r7, #24]
 80153d2:	683a      	ldr	r2, [r7, #0]
 80153d4:	6879      	ldr	r1, [r7, #4]
 80153d6:	68b8      	ldr	r0, [r7, #8]
 80153d8:	f003 f8c2 	bl	8018560 <RegionUS915LinkAdrReq>
 80153dc:	4603      	mov	r3, r0
 80153de:	e000      	b.n	80153e2 <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 80153e0:	2300      	movs	r3, #0
        }
    }
}
 80153e2:	4618      	mov	r0, r3
 80153e4:	3710      	adds	r7, #16
 80153e6:	46bd      	mov	sp, r7
 80153e8:	bd80      	pop	{r7, pc}

080153ea <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 80153ea:	b580      	push	{r7, lr}
 80153ec:	b082      	sub	sp, #8
 80153ee:	af00      	add	r7, sp, #0
 80153f0:	4603      	mov	r3, r0
 80153f2:	6039      	str	r1, [r7, #0]
 80153f4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80153f6:	79fb      	ldrb	r3, [r7, #7]
 80153f8:	2b05      	cmp	r3, #5
 80153fa:	d002      	beq.n	8015402 <RegionRxParamSetupReq+0x18>
 80153fc:	2b08      	cmp	r3, #8
 80153fe:	d005      	beq.n	801540c <RegionRxParamSetupReq+0x22>
 8015400:	e009      	b.n	8015416 <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8015402:	6838      	ldr	r0, [r7, #0]
 8015404:	f001 ffee 	bl	80173e4 <RegionEU868RxParamSetupReq>
 8015408:	4603      	mov	r3, r0
 801540a:	e005      	b.n	8015418 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 801540c:	6838      	ldr	r0, [r7, #0]
 801540e:	f003 fac1 	bl	8018994 <RegionUS915RxParamSetupReq>
 8015412:	4603      	mov	r3, r0
 8015414:	e000      	b.n	8015418 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015416:	2300      	movs	r3, #0
        }
    }
}
 8015418:	4618      	mov	r0, r3
 801541a:	3708      	adds	r7, #8
 801541c:	46bd      	mov	sp, r7
 801541e:	bd80      	pop	{r7, pc}

08015420 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8015420:	b580      	push	{r7, lr}
 8015422:	b082      	sub	sp, #8
 8015424:	af00      	add	r7, sp, #0
 8015426:	4603      	mov	r3, r0
 8015428:	6039      	str	r1, [r7, #0]
 801542a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801542c:	79fb      	ldrb	r3, [r7, #7]
 801542e:	2b05      	cmp	r3, #5
 8015430:	d002      	beq.n	8015438 <RegionNewChannelReq+0x18>
 8015432:	2b08      	cmp	r3, #8
 8015434:	d005      	beq.n	8015442 <RegionNewChannelReq+0x22>
 8015436:	e009      	b.n	801544c <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8015438:	6838      	ldr	r0, [r7, #0]
 801543a:	f002 f811 	bl	8017460 <RegionEU868NewChannelReq>
 801543e:	4603      	mov	r3, r0
 8015440:	e005      	b.n	801544e <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8015442:	6838      	ldr	r0, [r7, #0]
 8015444:	f003 faf2 	bl	8018a2c <RegionUS915NewChannelReq>
 8015448:	4603      	mov	r3, r0
 801544a:	e000      	b.n	801544e <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 801544c:	2300      	movs	r3, #0
        }
    }
}
 801544e:	4618      	mov	r0, r3
 8015450:	3708      	adds	r7, #8
 8015452:	46bd      	mov	sp, r7
 8015454:	bd80      	pop	{r7, pc}

08015456 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8015456:	b580      	push	{r7, lr}
 8015458:	b082      	sub	sp, #8
 801545a:	af00      	add	r7, sp, #0
 801545c:	4603      	mov	r3, r0
 801545e:	6039      	str	r1, [r7, #0]
 8015460:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015462:	79fb      	ldrb	r3, [r7, #7]
 8015464:	2b05      	cmp	r3, #5
 8015466:	d002      	beq.n	801546e <RegionTxParamSetupReq+0x18>
 8015468:	2b08      	cmp	r3, #8
 801546a:	d005      	beq.n	8015478 <RegionTxParamSetupReq+0x22>
 801546c:	e009      	b.n	8015482 <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 801546e:	6838      	ldr	r0, [r7, #0]
 8015470:	f002 f854 	bl	801751c <RegionEU868TxParamSetupReq>
 8015474:	4603      	mov	r3, r0
 8015476:	e005      	b.n	8015484 <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8015478:	6838      	ldr	r0, [r7, #0]
 801547a:	f003 fae2 	bl	8018a42 <RegionUS915TxParamSetupReq>
 801547e:	4603      	mov	r3, r0
 8015480:	e000      	b.n	8015484 <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015482:	2300      	movs	r3, #0
        }
    }
}
 8015484:	4618      	mov	r0, r3
 8015486:	3708      	adds	r7, #8
 8015488:	46bd      	mov	sp, r7
 801548a:	bd80      	pop	{r7, pc}

0801548c <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 801548c:	b580      	push	{r7, lr}
 801548e:	b082      	sub	sp, #8
 8015490:	af00      	add	r7, sp, #0
 8015492:	4603      	mov	r3, r0
 8015494:	6039      	str	r1, [r7, #0]
 8015496:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015498:	79fb      	ldrb	r3, [r7, #7]
 801549a:	2b05      	cmp	r3, #5
 801549c:	d002      	beq.n	80154a4 <RegionDlChannelReq+0x18>
 801549e:	2b08      	cmp	r3, #8
 80154a0:	d005      	beq.n	80154ae <RegionDlChannelReq+0x22>
 80154a2:	e009      	b.n	80154b8 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 80154a4:	6838      	ldr	r0, [r7, #0]
 80154a6:	f002 f845 	bl	8017534 <RegionEU868DlChannelReq>
 80154aa:	4603      	mov	r3, r0
 80154ac:	e005      	b.n	80154ba <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 80154ae:	6838      	ldr	r0, [r7, #0]
 80154b0:	f003 fad2 	bl	8018a58 <RegionUS915DlChannelReq>
 80154b4:	4603      	mov	r3, r0
 80154b6:	e000      	b.n	80154ba <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 80154b8:	2300      	movs	r3, #0
        }
    }
}
 80154ba:	4618      	mov	r0, r3
 80154bc:	3708      	adds	r7, #8
 80154be:	46bd      	mov	sp, r7
 80154c0:	bd80      	pop	{r7, pc}

080154c2 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 80154c2:	b580      	push	{r7, lr}
 80154c4:	b082      	sub	sp, #8
 80154c6:	af00      	add	r7, sp, #0
 80154c8:	4603      	mov	r3, r0
 80154ca:	71fb      	strb	r3, [r7, #7]
 80154cc:	460b      	mov	r3, r1
 80154ce:	71bb      	strb	r3, [r7, #6]
 80154d0:	4613      	mov	r3, r2
 80154d2:	717b      	strb	r3, [r7, #5]
    switch( region )
 80154d4:	79fb      	ldrb	r3, [r7, #7]
 80154d6:	2b05      	cmp	r3, #5
 80154d8:	d002      	beq.n	80154e0 <RegionAlternateDr+0x1e>
 80154da:	2b08      	cmp	r3, #8
 80154dc:	d009      	beq.n	80154f2 <RegionAlternateDr+0x30>
 80154de:	e011      	b.n	8015504 <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 80154e0:	797a      	ldrb	r2, [r7, #5]
 80154e2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80154e6:	4611      	mov	r1, r2
 80154e8:	4618      	mov	r0, r3
 80154ea:	f002 f867 	bl	80175bc <RegionEU868AlternateDr>
 80154ee:	4603      	mov	r3, r0
 80154f0:	e009      	b.n	8015506 <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 80154f2:	797a      	ldrb	r2, [r7, #5]
 80154f4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80154f8:	4611      	mov	r1, r2
 80154fa:	4618      	mov	r0, r3
 80154fc:	f003 fab8 	bl	8018a70 <RegionUS915AlternateDr>
 8015500:	4603      	mov	r3, r0
 8015502:	e000      	b.n	8015506 <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8015504:	2300      	movs	r3, #0
        }
    }
}
 8015506:	4618      	mov	r0, r3
 8015508:	3708      	adds	r7, #8
 801550a:	46bd      	mov	sp, r7
 801550c:	bd80      	pop	{r7, pc}

0801550e <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801550e:	b580      	push	{r7, lr}
 8015510:	b084      	sub	sp, #16
 8015512:	af00      	add	r7, sp, #0
 8015514:	60b9      	str	r1, [r7, #8]
 8015516:	607a      	str	r2, [r7, #4]
 8015518:	603b      	str	r3, [r7, #0]
 801551a:	4603      	mov	r3, r0
 801551c:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801551e:	7bfb      	ldrb	r3, [r7, #15]
 8015520:	2b05      	cmp	r3, #5
 8015522:	d002      	beq.n	801552a <RegionNextChannel+0x1c>
 8015524:	2b08      	cmp	r3, #8
 8015526:	d008      	beq.n	801553a <RegionNextChannel+0x2c>
 8015528:	e00f      	b.n	801554a <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 801552a:	69bb      	ldr	r3, [r7, #24]
 801552c:	683a      	ldr	r2, [r7, #0]
 801552e:	6879      	ldr	r1, [r7, #4]
 8015530:	68b8      	ldr	r0, [r7, #8]
 8015532:	f002 f853 	bl	80175dc <RegionEU868NextChannel>
 8015536:	4603      	mov	r3, r0
 8015538:	e008      	b.n	801554c <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 801553a:	69bb      	ldr	r3, [r7, #24]
 801553c:	683a      	ldr	r2, [r7, #0]
 801553e:	6879      	ldr	r1, [r7, #4]
 8015540:	68b8      	ldr	r0, [r7, #8]
 8015542:	f003 facb 	bl	8018adc <RegionUS915NextChannel>
 8015546:	4603      	mov	r3, r0
 8015548:	e000      	b.n	801554c <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 801554a:	2309      	movs	r3, #9
        }
    }
}
 801554c:	4618      	mov	r0, r3
 801554e:	3710      	adds	r7, #16
 8015550:	46bd      	mov	sp, r7
 8015552:	bd80      	pop	{r7, pc}

08015554 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8015554:	b590      	push	{r4, r7, lr}
 8015556:	b083      	sub	sp, #12
 8015558:	af00      	add	r7, sp, #0
 801555a:	4604      	mov	r4, r0
 801555c:	4608      	mov	r0, r1
 801555e:	4611      	mov	r1, r2
 8015560:	461a      	mov	r2, r3
 8015562:	4623      	mov	r3, r4
 8015564:	71fb      	strb	r3, [r7, #7]
 8015566:	4603      	mov	r3, r0
 8015568:	71bb      	strb	r3, [r7, #6]
 801556a:	460b      	mov	r3, r1
 801556c:	717b      	strb	r3, [r7, #5]
 801556e:	4613      	mov	r3, r2
 8015570:	713b      	strb	r3, [r7, #4]
    switch( region )
 8015572:	79fb      	ldrb	r3, [r7, #7]
 8015574:	2b05      	cmp	r3, #5
 8015576:	d002      	beq.n	801557e <RegionApplyDrOffset+0x2a>
 8015578:	2b08      	cmp	r3, #8
 801557a:	d00a      	beq.n	8015592 <RegionApplyDrOffset+0x3e>
 801557c:	e013      	b.n	80155a6 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 801557e:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8015582:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015586:	79bb      	ldrb	r3, [r7, #6]
 8015588:	4618      	mov	r0, r3
 801558a:	f002 f9a1 	bl	80178d0 <RegionEU868ApplyDrOffset>
 801558e:	4603      	mov	r3, r0
 8015590:	e00a      	b.n	80155a8 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8015592:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8015596:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801559a:	79bb      	ldrb	r3, [r7, #6]
 801559c:	4618      	mov	r0, r3
 801559e:	f003 fb8b 	bl	8018cb8 <RegionUS915ApplyDrOffset>
 80155a2:	4603      	mov	r3, r0
 80155a4:	e000      	b.n	80155a8 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80155a6:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 80155a8:	4618      	mov	r0, r3
 80155aa:	370c      	adds	r7, #12
 80155ac:	46bd      	mov	sp, r7
 80155ae:	bd90      	pop	{r4, r7, pc}

080155b0 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 80155b0:	b480      	push	{r7}
 80155b2:	b083      	sub	sp, #12
 80155b4:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 80155b6:	4b04      	ldr	r3, [pc, #16]	; (80155c8 <RegionGetVersion+0x18>)
 80155b8:	607b      	str	r3, [r7, #4]

    return version;
 80155ba:	687b      	ldr	r3, [r7, #4]
}
 80155bc:	4618      	mov	r0, r3
 80155be:	370c      	adds	r7, #12
 80155c0:	46bd      	mov	sp, r7
 80155c2:	bc80      	pop	{r7}
 80155c4:	4770      	bx	lr
 80155c6:	bf00      	nop
 80155c8:	02010001 	.word	0x02010001

080155cc <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 80155cc:	b480      	push	{r7}
 80155ce:	b087      	sub	sp, #28
 80155d0:	af00      	add	r7, sp, #0
 80155d2:	4603      	mov	r3, r0
 80155d4:	60b9      	str	r1, [r7, #8]
 80155d6:	607a      	str	r2, [r7, #4]
 80155d8:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 80155da:	68bb      	ldr	r3, [r7, #8]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d002      	beq.n	80155e6 <FindAvailable125kHzChannels+0x1a>
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	d101      	bne.n	80155ea <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80155e6:	2303      	movs	r3, #3
 80155e8:	e021      	b.n	801562e <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	2200      	movs	r2, #0
 80155ee:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80155f0:	2300      	movs	r3, #0
 80155f2:	75fb      	strb	r3, [r7, #23]
 80155f4:	e017      	b.n	8015626 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 80155f6:	89fa      	ldrh	r2, [r7, #14]
 80155f8:	7dfb      	ldrb	r3, [r7, #23]
 80155fa:	fa42 f303 	asr.w	r3, r2, r3
 80155fe:	f003 0301 	and.w	r3, r3, #1
 8015602:	2b00      	cmp	r3, #0
 8015604:	d00c      	beq.n	8015620 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	781b      	ldrb	r3, [r3, #0]
 801560a:	461a      	mov	r2, r3
 801560c:	68bb      	ldr	r3, [r7, #8]
 801560e:	4413      	add	r3, r2
 8015610:	7dfa      	ldrb	r2, [r7, #23]
 8015612:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	781b      	ldrb	r3, [r3, #0]
 8015618:	3301      	adds	r3, #1
 801561a:	b2da      	uxtb	r2, r3
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8015620:	7dfb      	ldrb	r3, [r7, #23]
 8015622:	3301      	adds	r3, #1
 8015624:	75fb      	strb	r3, [r7, #23]
 8015626:	7dfb      	ldrb	r3, [r7, #23]
 8015628:	2b07      	cmp	r3, #7
 801562a:	d9e4      	bls.n	80155f6 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 801562c:	2300      	movs	r3, #0
}
 801562e:	4618      	mov	r0, r3
 8015630:	371c      	adds	r7, #28
 8015632:	46bd      	mov	sp, r7
 8015634:	bc80      	pop	{r7}
 8015636:	4770      	bx	lr

08015638 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8015638:	b590      	push	{r4, r7, lr}
 801563a:	b089      	sub	sp, #36	; 0x24
 801563c:	af00      	add	r7, sp, #0
 801563e:	60f8      	str	r0, [r7, #12]
 8015640:	60b9      	str	r1, [r7, #8]
 8015642:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8015644:	2300      	movs	r3, #0
 8015646:	617b      	str	r3, [r7, #20]
 8015648:	2300      	movs	r3, #0
 801564a:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 801564c:	2300      	movs	r3, #0
 801564e:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8015650:	68fb      	ldr	r3, [r7, #12]
 8015652:	2b00      	cmp	r3, #0
 8015654:	d005      	beq.n	8015662 <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8015656:	68bb      	ldr	r3, [r7, #8]
 8015658:	2b00      	cmp	r3, #0
 801565a:	d002      	beq.n	8015662 <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	2b00      	cmp	r3, #0
 8015660:	d101      	bne.n	8015666 <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015662:	2303      	movs	r3, #3
 8015664:	e055      	b.n	8015712 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8015666:	68bb      	ldr	r3, [r7, #8]
 8015668:	781b      	ldrb	r3, [r3, #0]
 801566a:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 801566c:	7f7b      	ldrb	r3, [r7, #29]
 801566e:	085b      	lsrs	r3, r3, #1
 8015670:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8015672:	7f7b      	ldrb	r3, [r7, #29]
 8015674:	f003 0301 	and.w	r3, r3, #1
 8015678:	b2db      	uxtb	r3, r3
 801567a:	2b00      	cmp	r3, #0
 801567c:	d107      	bne.n	801568e <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 801567e:	7f3b      	ldrb	r3, [r7, #28]
 8015680:	005b      	lsls	r3, r3, #1
 8015682:	68fa      	ldr	r2, [r7, #12]
 8015684:	4413      	add	r3, r2
 8015686:	881b      	ldrh	r3, [r3, #0]
 8015688:	b2db      	uxtb	r3, r3
 801568a:	83fb      	strh	r3, [r7, #30]
 801568c:	e006      	b.n	801569c <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 801568e:	7f3b      	ldrb	r3, [r7, #28]
 8015690:	005b      	lsls	r3, r3, #1
 8015692:	68fa      	ldr	r2, [r7, #12]
 8015694:	4413      	add	r3, r2
 8015696:	881b      	ldrh	r3, [r3, #0]
 8015698:	0a1b      	lsrs	r3, r3, #8
 801569a:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801569c:	f107 0213 	add.w	r2, r7, #19
 80156a0:	f107 0114 	add.w	r1, r7, #20
 80156a4:	8bfb      	ldrh	r3, [r7, #30]
 80156a6:	4618      	mov	r0, r3
 80156a8:	f7ff ff90 	bl	80155cc <FindAvailable125kHzChannels>
 80156ac:	4603      	mov	r3, r0
 80156ae:	2b03      	cmp	r3, #3
 80156b0:	d101      	bne.n	80156b6 <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80156b2:	2303      	movs	r3, #3
 80156b4:	e02d      	b.n	8015712 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 80156b6:	7cfb      	ldrb	r3, [r7, #19]
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d011      	beq.n	80156e0 <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 80156bc:	7f7b      	ldrb	r3, [r7, #29]
 80156be:	00db      	lsls	r3, r3, #3
 80156c0:	b2dc      	uxtb	r4, r3
 80156c2:	7cfb      	ldrb	r3, [r7, #19]
 80156c4:	3b01      	subs	r3, #1
 80156c6:	4619      	mov	r1, r3
 80156c8:	2000      	movs	r0, #0
 80156ca:	f003 fb47 	bl	8018d5c <randr>
 80156ce:	4603      	mov	r3, r0
 80156d0:	3320      	adds	r3, #32
 80156d2:	443b      	add	r3, r7
 80156d4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80156d8:	4423      	add	r3, r4
 80156da:	b2da      	uxtb	r2, r3
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 80156e0:	7f7b      	ldrb	r3, [r7, #29]
 80156e2:	3301      	adds	r3, #1
 80156e4:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 80156e6:	7f7b      	ldrb	r3, [r7, #29]
 80156e8:	2b07      	cmp	r3, #7
 80156ea:	d901      	bls.n	80156f0 <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 80156ec:	2300      	movs	r3, #0
 80156ee:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 80156f0:	7cfb      	ldrb	r3, [r7, #19]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d104      	bne.n	8015700 <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 80156f6:	68bb      	ldr	r3, [r7, #8]
 80156f8:	781b      	ldrb	r3, [r3, #0]
 80156fa:	7f7a      	ldrb	r2, [r7, #29]
 80156fc:	429a      	cmp	r2, r3
 80156fe:	d1b5      	bne.n	801566c <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 8015700:	7cfb      	ldrb	r3, [r7, #19]
 8015702:	2b00      	cmp	r3, #0
 8015704:	d004      	beq.n	8015710 <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 8015706:	68bb      	ldr	r3, [r7, #8]
 8015708:	7f7a      	ldrb	r2, [r7, #29]
 801570a:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 801570c:	2300      	movs	r3, #0
 801570e:	e000      	b.n	8015712 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8015710:	2303      	movs	r3, #3
}
 8015712:	4618      	mov	r0, r3
 8015714:	3724      	adds	r7, #36	; 0x24
 8015716:	46bd      	mov	sp, r7
 8015718:	bd90      	pop	{r4, r7, pc}

0801571a <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 801571a:	b480      	push	{r7}
 801571c:	b085      	sub	sp, #20
 801571e:	af00      	add	r7, sp, #0
 8015720:	4603      	mov	r3, r0
 8015722:	60b9      	str	r1, [r7, #8]
 8015724:	607a      	str	r2, [r7, #4]
 8015726:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8015728:	7bfb      	ldrb	r3, [r7, #15]
 801572a:	687a      	ldr	r2, [r7, #4]
 801572c:	fb03 f202 	mul.w	r2, r3, r2
 8015730:	68bb      	ldr	r3, [r7, #8]
 8015732:	4413      	add	r3, r2
}
 8015734:	4618      	mov	r0, r3
 8015736:	3714      	adds	r7, #20
 8015738:	46bd      	mov	sp, r7
 801573a:	bc80      	pop	{r7}
 801573c:	4770      	bx	lr

0801573e <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801573e:	b480      	push	{r7}
 8015740:	b087      	sub	sp, #28
 8015742:	af00      	add	r7, sp, #0
 8015744:	60f8      	str	r0, [r7, #12]
 8015746:	4608      	mov	r0, r1
 8015748:	4639      	mov	r1, r7
 801574a:	e881 000c 	stmia.w	r1, {r2, r3}
 801574e:	4603      	mov	r3, r0
 8015750:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	881b      	ldrh	r3, [r3, #0]
 8015756:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8015758:	7afb      	ldrb	r3, [r7, #11]
 801575a:	f083 0301 	eor.w	r3, r3, #1
 801575e:	b2db      	uxtb	r3, r3
 8015760:	2b00      	cmp	r3, #0
 8015762:	d01b      	beq.n	801579c <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 8015764:	f242 7310 	movw	r3, #10000	; 0x2710
 8015768:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 801576a:	683b      	ldr	r3, [r7, #0]
 801576c:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8015770:	d202      	bcs.n	8015778 <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 8015772:	2364      	movs	r3, #100	; 0x64
 8015774:	82bb      	strh	r3, [r7, #20]
 8015776:	e00b      	b.n	8015790 <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8015778:	683b      	ldr	r3, [r7, #0]
 801577a:	f649 22af 	movw	r2, #39599	; 0x9aaf
 801577e:	4293      	cmp	r3, r2
 8015780:	d803      	bhi.n	801578a <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 8015782:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8015786:	82bb      	strh	r3, [r7, #20]
 8015788:	e002      	b.n	8015790 <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 801578a:	f242 7310 	movw	r3, #10000	; 0x2710
 801578e:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8015790:	8aba      	ldrh	r2, [r7, #20]
 8015792:	8afb      	ldrh	r3, [r7, #22]
 8015794:	4293      	cmp	r3, r2
 8015796:	bf38      	it	cc
 8015798:	4613      	movcc	r3, r2
 801579a:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 801579c:	8afb      	ldrh	r3, [r7, #22]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d101      	bne.n	80157a6 <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 80157a2:	2301      	movs	r3, #1
 80157a4:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 80157a6:	8afb      	ldrh	r3, [r7, #22]
}
 80157a8:	4618      	mov	r0, r3
 80157aa:	371c      	adds	r7, #28
 80157ac:	46bd      	mov	sp, r7
 80157ae:	bc80      	pop	{r7}
 80157b0:	4770      	bx	lr
	...

080157b4 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 80157b4:	b580      	push	{r7, lr}
 80157b6:	b08e      	sub	sp, #56	; 0x38
 80157b8:	af02      	add	r7, sp, #8
 80157ba:	60f8      	str	r0, [r7, #12]
 80157bc:	4608      	mov	r0, r1
 80157be:	4639      	mov	r1, r7
 80157c0:	e881 000c 	stmia.w	r1, {r2, r3}
 80157c4:	4603      	mov	r3, r0
 80157c6:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 80157c8:	68fb      	ldr	r3, [r7, #12]
 80157ca:	881b      	ldrh	r3, [r3, #0]
 80157cc:	857b      	strh	r3, [r7, #42]	; 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 80157ce:	4b4b      	ldr	r3, [pc, #300]	; (80158fc <SetMaxTimeCredits+0x148>)
 80157d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 80157d2:	463b      	mov	r3, r7
 80157d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80157d8:	f006 fed8 	bl	801c58c <SysTimeToMs>
 80157dc:	6278      	str	r0, [r7, #36]	; 0x24
    SysTime_t timeDiff = { 0 };
 80157de:	f107 0314 	add.w	r3, r7, #20
 80157e2:	2200      	movs	r2, #0
 80157e4:	601a      	str	r2, [r3, #0]
 80157e6:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80157e8:	7af9      	ldrb	r1, [r7, #11]
 80157ea:	463b      	mov	r3, r7
 80157ec:	cb0c      	ldmia	r3, {r2, r3}
 80157ee:	68f8      	ldr	r0, [r7, #12]
 80157f0:	f7ff ffa5 	bl	801573e <GetDutyCycle>
 80157f4:	4603      	mov	r3, r0
 80157f6:	857b      	strh	r3, [r7, #42]	; 0x2a

    if( joined == false )
 80157f8:	7afb      	ldrb	r3, [r7, #11]
 80157fa:	f083 0301 	eor.w	r3, r3, #1
 80157fe:	b2db      	uxtb	r3, r3
 8015800:	2b00      	cmp	r3, #0
 8015802:	d062      	beq.n	80158ca <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8015804:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8015806:	2b64      	cmp	r3, #100	; 0x64
 8015808:	d105      	bne.n	8015816 <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801580a:	4b3c      	ldr	r3, [pc, #240]	; (80158fc <SetMaxTimeCredits+0x148>)
 801580c:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 801580e:	68fb      	ldr	r3, [r7, #12]
 8015810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015812:	609a      	str	r2, [r3, #8]
 8015814:	e00b      	b.n	801582e <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8015816:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8015818:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801581c:	d105      	bne.n	801582a <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 801581e:	4b38      	ldr	r3, [pc, #224]	; (8015900 <SetMaxTimeCredits+0x14c>)
 8015820:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8015822:	68fb      	ldr	r3, [r7, #12]
 8015824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015826:	609a      	str	r2, [r3, #8]
 8015828:	e001      	b.n	801582e <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 801582a:	4b36      	ldr	r3, [pc, #216]	; (8015904 <SetMaxTimeCredits+0x150>)
 801582c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 801582e:	68fb      	ldr	r3, [r7, #12]
 8015830:	689a      	ldr	r2, [r3, #8]
 8015832:	f107 031c 	add.w	r3, r7, #28
 8015836:	4611      	mov	r1, r2
 8015838:	4618      	mov	r0, r3
 801583a:	f006 fecf 	bl	801c5dc <SysTimeFromMs>
 801583e:	f107 0014 	add.w	r0, r7, #20
 8015842:	6a3b      	ldr	r3, [r7, #32]
 8015844:	9300      	str	r3, [sp, #0]
 8015846:	69fb      	ldr	r3, [r7, #28]
 8015848:	463a      	mov	r2, r7
 801584a:	ca06      	ldmia	r2, {r1, r2}
 801584c:	f006 fddf 	bl	801c40e <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8015850:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8015854:	f083 0301 	eor.w	r3, r3, #1
 8015858:	b2db      	uxtb	r3, r3
 801585a:	2b00      	cmp	r3, #0
 801585c:	d006      	beq.n	801586c <SetMaxTimeCredits+0xb8>
 801585e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8015862:	f083 0301 	eor.w	r3, r3, #1
 8015866:	b2db      	uxtb	r3, r3
 8015868:	2b00      	cmp	r3, #0
 801586a:	d108      	bne.n	801587e <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 801586c:	68fb      	ldr	r3, [r7, #12]
 801586e:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8015870:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015872:	429a      	cmp	r2, r3
 8015874:	d103      	bne.n	801587e <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 8015876:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 8015878:	4a23      	ldr	r2, [pc, #140]	; (8015908 <SetMaxTimeCredits+0x154>)
 801587a:	4293      	cmp	r3, r2
 801587c:	d92f      	bls.n	80158de <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 801587e:	68fb      	ldr	r3, [r7, #12]
 8015880:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015882:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8015884:	683b      	ldr	r3, [r7, #0]
 8015886:	4a21      	ldr	r2, [pc, #132]	; (801590c <SetMaxTimeCredits+0x158>)
 8015888:	4293      	cmp	r3, r2
 801588a:	d928      	bls.n	80158de <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 801588c:	683b      	ldr	r3, [r7, #0]
 801588e:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8015892:	3b30      	subs	r3, #48	; 0x30
 8015894:	4a1e      	ldr	r2, [pc, #120]	; (8015910 <SetMaxTimeCredits+0x15c>)
 8015896:	fba2 2303 	umull	r2, r3, r2, r3
 801589a:	0c1b      	lsrs	r3, r3, #16
 801589c:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 801589e:	697b      	ldr	r3, [r7, #20]
 80158a0:	4a1c      	ldr	r2, [pc, #112]	; (8015914 <SetMaxTimeCredits+0x160>)
 80158a2:	fb02 f303 	mul.w	r3, r2, r3
 80158a6:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80158a8:	697b      	ldr	r3, [r7, #20]
 80158aa:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 80158ae:	3330      	adds	r3, #48	; 0x30
 80158b0:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 80158b2:	2300      	movs	r3, #0
 80158b4:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 80158b6:	f107 0314 	add.w	r3, r7, #20
 80158ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80158be:	f006 fe65 	bl	801c58c <SysTimeToMs>
 80158c2:	4602      	mov	r2, r0
 80158c4:	68fb      	ldr	r3, [r7, #12]
 80158c6:	609a      	str	r2, [r3, #8]
 80158c8:	e009      	b.n	80158de <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 80158ca:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80158ce:	f083 0301 	eor.w	r3, r3, #1
 80158d2:	b2db      	uxtb	r3, r3
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d002      	beq.n	80158de <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 80158d8:	68fb      	ldr	r3, [r7, #12]
 80158da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80158dc:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 80158de:	68fb      	ldr	r3, [r7, #12]
 80158e0:	685b      	ldr	r3, [r3, #4]
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d102      	bne.n	80158ec <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 80158e6:	68fb      	ldr	r3, [r7, #12]
 80158e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80158ea:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 80158ec:	68fb      	ldr	r3, [r7, #12]
 80158ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80158f0:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 80158f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
}
 80158f4:	4618      	mov	r0, r3
 80158f6:	3730      	adds	r7, #48	; 0x30
 80158f8:	46bd      	mov	sp, r7
 80158fa:	bd80      	pop	{r7, pc}
 80158fc:	001b7740 	.word	0x001b7740
 8015900:	0112a880 	.word	0x0112a880
 8015904:	02932e00 	.word	0x02932e00
 8015908:	0001517f 	.word	0x0001517f
 801590c:	0001ec2f 	.word	0x0001ec2f
 8015910:	c22e4507 	.word	0xc22e4507
 8015914:	00015180 	.word	0x00015180

08015918 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8015918:	b580      	push	{r7, lr}
 801591a:	b086      	sub	sp, #24
 801591c:	af02      	add	r7, sp, #8
 801591e:	6078      	str	r0, [r7, #4]
 8015920:	4608      	mov	r0, r1
 8015922:	4611      	mov	r1, r2
 8015924:	461a      	mov	r2, r3
 8015926:	4603      	mov	r3, r0
 8015928:	70fb      	strb	r3, [r7, #3]
 801592a:	460b      	mov	r3, r1
 801592c:	70bb      	strb	r3, [r7, #2]
 801592e:	4613      	mov	r3, r2
 8015930:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8015932:	78f9      	ldrb	r1, [r7, #3]
 8015934:	787b      	ldrb	r3, [r7, #1]
 8015936:	9301      	str	r3, [sp, #4]
 8015938:	78bb      	ldrb	r3, [r7, #2]
 801593a:	9300      	str	r3, [sp, #0]
 801593c:	f107 0318 	add.w	r3, r7, #24
 8015940:	cb0c      	ldmia	r3, {r2, r3}
 8015942:	6878      	ldr	r0, [r7, #4]
 8015944:	f7ff ff36 	bl	80157b4 <SetMaxTimeCredits>
 8015948:	4603      	mov	r3, r0
 801594a:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 801594c:	78fb      	ldrb	r3, [r7, #3]
 801594e:	2b00      	cmp	r3, #0
 8015950:	d00a      	beq.n	8015968 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	685b      	ldr	r3, [r3, #4]
 8015956:	4618      	mov	r0, r3
 8015958:	f007 fb50 	bl	801cffc <UTIL_TIMER_GetElapsedTime>
 801595c:	4602      	mov	r2, r0
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	68db      	ldr	r3, [r3, #12]
 8015962:	441a      	add	r2, r3
 8015964:	687b      	ldr	r3, [r7, #4]
 8015966:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8015968:	687b      	ldr	r3, [r7, #4]
 801596a:	68da      	ldr	r2, [r3, #12]
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	691b      	ldr	r3, [r3, #16]
 8015970:	429a      	cmp	r2, r3
 8015972:	d903      	bls.n	801597c <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	691a      	ldr	r2, [r3, #16]
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 801597c:	687b      	ldr	r3, [r7, #4]
 801597e:	6a3a      	ldr	r2, [r7, #32]
 8015980:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8015982:	89fb      	ldrh	r3, [r7, #14]
}
 8015984:	4618      	mov	r0, r3
 8015986:	3710      	adds	r7, #16
 8015988:	46bd      	mov	sp, r7
 801598a:	bd80      	pop	{r7, pc}

0801598c <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 801598c:	b480      	push	{r7}
 801598e:	b085      	sub	sp, #20
 8015990:	af00      	add	r7, sp, #0
 8015992:	4603      	mov	r3, r0
 8015994:	460a      	mov	r2, r1
 8015996:	80fb      	strh	r3, [r7, #6]
 8015998:	4613      	mov	r3, r2
 801599a:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 801599c:	2300      	movs	r3, #0
 801599e:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80159a0:	2300      	movs	r3, #0
 80159a2:	73bb      	strb	r3, [r7, #14]
 80159a4:	e011      	b.n	80159ca <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80159a6:	88fa      	ldrh	r2, [r7, #6]
 80159a8:	7bbb      	ldrb	r3, [r7, #14]
 80159aa:	2101      	movs	r1, #1
 80159ac:	fa01 f303 	lsl.w	r3, r1, r3
 80159b0:	401a      	ands	r2, r3
 80159b2:	7bbb      	ldrb	r3, [r7, #14]
 80159b4:	2101      	movs	r1, #1
 80159b6:	fa01 f303 	lsl.w	r3, r1, r3
 80159ba:	429a      	cmp	r2, r3
 80159bc:	d102      	bne.n	80159c4 <CountChannels+0x38>
        {
            nbActiveBits++;
 80159be:	7bfb      	ldrb	r3, [r7, #15]
 80159c0:	3301      	adds	r3, #1
 80159c2:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80159c4:	7bbb      	ldrb	r3, [r7, #14]
 80159c6:	3301      	adds	r3, #1
 80159c8:	73bb      	strb	r3, [r7, #14]
 80159ca:	7bba      	ldrb	r2, [r7, #14]
 80159cc:	797b      	ldrb	r3, [r7, #5]
 80159ce:	429a      	cmp	r2, r3
 80159d0:	d3e9      	bcc.n	80159a6 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 80159d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80159d4:	4618      	mov	r0, r3
 80159d6:	3714      	adds	r7, #20
 80159d8:	46bd      	mov	sp, r7
 80159da:	bc80      	pop	{r7}
 80159dc:	4770      	bx	lr

080159de <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 80159de:	b580      	push	{r7, lr}
 80159e0:	b084      	sub	sp, #16
 80159e2:	af00      	add	r7, sp, #0
 80159e4:	6039      	str	r1, [r7, #0]
 80159e6:	4611      	mov	r1, r2
 80159e8:	461a      	mov	r2, r3
 80159ea:	4603      	mov	r3, r0
 80159ec:	71fb      	strb	r3, [r7, #7]
 80159ee:	460b      	mov	r3, r1
 80159f0:	71bb      	strb	r3, [r7, #6]
 80159f2:	4613      	mov	r3, r2
 80159f4:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 80159f6:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80159fa:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80159fe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015a02:	4618      	mov	r0, r3
 8015a04:	f000 f85d 	bl	8015ac2 <RegionCommonValueInRange>
 8015a08:	4603      	mov	r3, r0
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d101      	bne.n	8015a12 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8015a0e:	2300      	movs	r3, #0
 8015a10:	e053      	b.n	8015aba <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8015a12:	2300      	movs	r3, #0
 8015a14:	73fb      	strb	r3, [r7, #15]
 8015a16:	2300      	movs	r3, #0
 8015a18:	73bb      	strb	r3, [r7, #14]
 8015a1a:	e049      	b.n	8015ab0 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8015a1c:	2300      	movs	r3, #0
 8015a1e:	737b      	strb	r3, [r7, #13]
 8015a20:	e03d      	b.n	8015a9e <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8015a22:	7bbb      	ldrb	r3, [r7, #14]
 8015a24:	005b      	lsls	r3, r3, #1
 8015a26:	683a      	ldr	r2, [r7, #0]
 8015a28:	4413      	add	r3, r2
 8015a2a:	881b      	ldrh	r3, [r3, #0]
 8015a2c:	461a      	mov	r2, r3
 8015a2e:	7b7b      	ldrb	r3, [r7, #13]
 8015a30:	fa42 f303 	asr.w	r3, r2, r3
 8015a34:	f003 0301 	and.w	r3, r3, #1
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d02d      	beq.n	8015a98 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8015a3c:	7bfa      	ldrb	r2, [r7, #15]
 8015a3e:	7b7b      	ldrb	r3, [r7, #13]
 8015a40:	4413      	add	r3, r2
 8015a42:	461a      	mov	r2, r3
 8015a44:	4613      	mov	r3, r2
 8015a46:	005b      	lsls	r3, r3, #1
 8015a48:	4413      	add	r3, r2
 8015a4a:	009b      	lsls	r3, r3, #2
 8015a4c:	461a      	mov	r2, r3
 8015a4e:	69fb      	ldr	r3, [r7, #28]
 8015a50:	4413      	add	r3, r2
 8015a52:	7a1b      	ldrb	r3, [r3, #8]
 8015a54:	f343 0303 	sbfx	r3, r3, #0, #4
 8015a58:	b25b      	sxtb	r3, r3
 8015a5a:	f003 030f 	and.w	r3, r3, #15
 8015a5e:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8015a60:	7bfa      	ldrb	r2, [r7, #15]
 8015a62:	7b7b      	ldrb	r3, [r7, #13]
 8015a64:	4413      	add	r3, r2
 8015a66:	461a      	mov	r2, r3
 8015a68:	4613      	mov	r3, r2
 8015a6a:	005b      	lsls	r3, r3, #1
 8015a6c:	4413      	add	r3, r2
 8015a6e:	009b      	lsls	r3, r3, #2
 8015a70:	461a      	mov	r2, r3
 8015a72:	69fb      	ldr	r3, [r7, #28]
 8015a74:	4413      	add	r3, r2
 8015a76:	7a1b      	ldrb	r3, [r3, #8]
 8015a78:	f343 1303 	sbfx	r3, r3, #4, #4
 8015a7c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8015a7e:	f003 030f 	and.w	r3, r3, #15
 8015a82:	b25a      	sxtb	r2, r3
 8015a84:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015a88:	4618      	mov	r0, r3
 8015a8a:	f000 f81a 	bl	8015ac2 <RegionCommonValueInRange>
 8015a8e:	4603      	mov	r3, r0
 8015a90:	2b01      	cmp	r3, #1
 8015a92:	d101      	bne.n	8015a98 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8015a94:	2301      	movs	r3, #1
 8015a96:	e010      	b.n	8015aba <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8015a98:	7b7b      	ldrb	r3, [r7, #13]
 8015a9a:	3301      	adds	r3, #1
 8015a9c:	737b      	strb	r3, [r7, #13]
 8015a9e:	7b7b      	ldrb	r3, [r7, #13]
 8015aa0:	2b0f      	cmp	r3, #15
 8015aa2:	d9be      	bls.n	8015a22 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8015aa4:	7bfb      	ldrb	r3, [r7, #15]
 8015aa6:	3310      	adds	r3, #16
 8015aa8:	73fb      	strb	r3, [r7, #15]
 8015aaa:	7bbb      	ldrb	r3, [r7, #14]
 8015aac:	3301      	adds	r3, #1
 8015aae:	73bb      	strb	r3, [r7, #14]
 8015ab0:	7bfa      	ldrb	r2, [r7, #15]
 8015ab2:	79fb      	ldrb	r3, [r7, #7]
 8015ab4:	429a      	cmp	r2, r3
 8015ab6:	d3b1      	bcc.n	8015a1c <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8015ab8:	2300      	movs	r3, #0
}
 8015aba:	4618      	mov	r0, r3
 8015abc:	3710      	adds	r7, #16
 8015abe:	46bd      	mov	sp, r7
 8015ac0:	bd80      	pop	{r7, pc}

08015ac2 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8015ac2:	b480      	push	{r7}
 8015ac4:	b083      	sub	sp, #12
 8015ac6:	af00      	add	r7, sp, #0
 8015ac8:	4603      	mov	r3, r0
 8015aca:	71fb      	strb	r3, [r7, #7]
 8015acc:	460b      	mov	r3, r1
 8015ace:	71bb      	strb	r3, [r7, #6]
 8015ad0:	4613      	mov	r3, r2
 8015ad2:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8015ad4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015ad8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015adc:	429a      	cmp	r2, r3
 8015ade:	db07      	blt.n	8015af0 <RegionCommonValueInRange+0x2e>
 8015ae0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015ae4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8015ae8:	429a      	cmp	r2, r3
 8015aea:	dc01      	bgt.n	8015af0 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8015aec:	2301      	movs	r3, #1
 8015aee:	e000      	b.n	8015af2 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8015af0:	2300      	movs	r3, #0
}
 8015af2:	4618      	mov	r0, r3
 8015af4:	370c      	adds	r7, #12
 8015af6:	46bd      	mov	sp, r7
 8015af8:	bc80      	pop	{r7}
 8015afa:	4770      	bx	lr

08015afc <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8015afc:	b480      	push	{r7}
 8015afe:	b085      	sub	sp, #20
 8015b00:	af00      	add	r7, sp, #0
 8015b02:	6078      	str	r0, [r7, #4]
 8015b04:	460b      	mov	r3, r1
 8015b06:	70fb      	strb	r3, [r7, #3]
 8015b08:	4613      	mov	r3, r2
 8015b0a:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8015b0c:	78fb      	ldrb	r3, [r7, #3]
 8015b0e:	091b      	lsrs	r3, r3, #4
 8015b10:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8015b12:	78bb      	ldrb	r3, [r7, #2]
 8015b14:	091b      	lsrs	r3, r3, #4
 8015b16:	b2db      	uxtb	r3, r3
 8015b18:	7bfa      	ldrb	r2, [r7, #15]
 8015b1a:	429a      	cmp	r2, r3
 8015b1c:	d803      	bhi.n	8015b26 <RegionCommonChanDisable+0x2a>
 8015b1e:	78fa      	ldrb	r2, [r7, #3]
 8015b20:	78bb      	ldrb	r3, [r7, #2]
 8015b22:	429a      	cmp	r2, r3
 8015b24:	d301      	bcc.n	8015b2a <RegionCommonChanDisable+0x2e>
    {
        return false;
 8015b26:	2300      	movs	r3, #0
 8015b28:	e017      	b.n	8015b5a <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8015b2a:	7bfb      	ldrb	r3, [r7, #15]
 8015b2c:	005b      	lsls	r3, r3, #1
 8015b2e:	687a      	ldr	r2, [r7, #4]
 8015b30:	4413      	add	r3, r2
 8015b32:	881b      	ldrh	r3, [r3, #0]
 8015b34:	b21a      	sxth	r2, r3
 8015b36:	78fb      	ldrb	r3, [r7, #3]
 8015b38:	f003 030f 	and.w	r3, r3, #15
 8015b3c:	2101      	movs	r1, #1
 8015b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8015b42:	b21b      	sxth	r3, r3
 8015b44:	43db      	mvns	r3, r3
 8015b46:	b21b      	sxth	r3, r3
 8015b48:	4013      	ands	r3, r2
 8015b4a:	b219      	sxth	r1, r3
 8015b4c:	7bfb      	ldrb	r3, [r7, #15]
 8015b4e:	005b      	lsls	r3, r3, #1
 8015b50:	687a      	ldr	r2, [r7, #4]
 8015b52:	4413      	add	r3, r2
 8015b54:	b28a      	uxth	r2, r1
 8015b56:	801a      	strh	r2, [r3, #0]

    return true;
 8015b58:	2301      	movs	r3, #1
}
 8015b5a:	4618      	mov	r0, r3
 8015b5c:	3714      	adds	r7, #20
 8015b5e:	46bd      	mov	sp, r7
 8015b60:	bc80      	pop	{r7}
 8015b62:	4770      	bx	lr

08015b64 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8015b64:	b580      	push	{r7, lr}
 8015b66:	b084      	sub	sp, #16
 8015b68:	af00      	add	r7, sp, #0
 8015b6a:	6078      	str	r0, [r7, #4]
 8015b6c:	460b      	mov	r3, r1
 8015b6e:	70fb      	strb	r3, [r7, #3]
 8015b70:	4613      	mov	r3, r2
 8015b72:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8015b74:	2300      	movs	r3, #0
 8015b76:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d101      	bne.n	8015b82 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8015b7e:	2300      	movs	r3, #0
 8015b80:	e018      	b.n	8015bb4 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8015b82:	78fb      	ldrb	r3, [r7, #3]
 8015b84:	73bb      	strb	r3, [r7, #14]
 8015b86:	e010      	b.n	8015baa <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8015b88:	7bbb      	ldrb	r3, [r7, #14]
 8015b8a:	005b      	lsls	r3, r3, #1
 8015b8c:	687a      	ldr	r2, [r7, #4]
 8015b8e:	4413      	add	r3, r2
 8015b90:	881b      	ldrh	r3, [r3, #0]
 8015b92:	2110      	movs	r1, #16
 8015b94:	4618      	mov	r0, r3
 8015b96:	f7ff fef9 	bl	801598c <CountChannels>
 8015b9a:	4603      	mov	r3, r0
 8015b9c:	461a      	mov	r2, r3
 8015b9e:	7bfb      	ldrb	r3, [r7, #15]
 8015ba0:	4413      	add	r3, r2
 8015ba2:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8015ba4:	7bbb      	ldrb	r3, [r7, #14]
 8015ba6:	3301      	adds	r3, #1
 8015ba8:	73bb      	strb	r3, [r7, #14]
 8015baa:	7bba      	ldrb	r2, [r7, #14]
 8015bac:	78bb      	ldrb	r3, [r7, #2]
 8015bae:	429a      	cmp	r2, r3
 8015bb0:	d3ea      	bcc.n	8015b88 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8015bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8015bb4:	4618      	mov	r0, r3
 8015bb6:	3710      	adds	r7, #16
 8015bb8:	46bd      	mov	sp, r7
 8015bba:	bd80      	pop	{r7, pc}

08015bbc <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8015bbc:	b480      	push	{r7}
 8015bbe:	b087      	sub	sp, #28
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	60f8      	str	r0, [r7, #12]
 8015bc4:	60b9      	str	r1, [r7, #8]
 8015bc6:	4613      	mov	r3, r2
 8015bc8:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d016      	beq.n	8015bfe <RegionCommonChanMaskCopy+0x42>
 8015bd0:	68bb      	ldr	r3, [r7, #8]
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d013      	beq.n	8015bfe <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8015bd6:	2300      	movs	r3, #0
 8015bd8:	75fb      	strb	r3, [r7, #23]
 8015bda:	e00c      	b.n	8015bf6 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8015bdc:	7dfb      	ldrb	r3, [r7, #23]
 8015bde:	005b      	lsls	r3, r3, #1
 8015be0:	68ba      	ldr	r2, [r7, #8]
 8015be2:	441a      	add	r2, r3
 8015be4:	7dfb      	ldrb	r3, [r7, #23]
 8015be6:	005b      	lsls	r3, r3, #1
 8015be8:	68f9      	ldr	r1, [r7, #12]
 8015bea:	440b      	add	r3, r1
 8015bec:	8812      	ldrh	r2, [r2, #0]
 8015bee:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8015bf0:	7dfb      	ldrb	r3, [r7, #23]
 8015bf2:	3301      	adds	r3, #1
 8015bf4:	75fb      	strb	r3, [r7, #23]
 8015bf6:	7dfa      	ldrb	r2, [r7, #23]
 8015bf8:	79fb      	ldrb	r3, [r7, #7]
 8015bfa:	429a      	cmp	r2, r3
 8015bfc:	d3ee      	bcc.n	8015bdc <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8015bfe:	bf00      	nop
 8015c00:	371c      	adds	r7, #28
 8015c02:	46bd      	mov	sp, r7
 8015c04:	bc80      	pop	{r7}
 8015c06:	4770      	bx	lr

08015c08 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8015c08:	b082      	sub	sp, #8
 8015c0a:	b580      	push	{r7, lr}
 8015c0c:	b086      	sub	sp, #24
 8015c0e:	af00      	add	r7, sp, #0
 8015c10:	60f8      	str	r0, [r7, #12]
 8015c12:	60b9      	str	r1, [r7, #8]
 8015c14:	627b      	str	r3, [r7, #36]	; 0x24
 8015c16:	4613      	mov	r3, r2
 8015c18:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8015c1a:	79f9      	ldrb	r1, [r7, #7]
 8015c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015c20:	cb0c      	ldmia	r3, {r2, r3}
 8015c22:	68f8      	ldr	r0, [r7, #12]
 8015c24:	f7ff fd8b 	bl	801573e <GetDutyCycle>
 8015c28:	4603      	mov	r3, r0
 8015c2a:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	68da      	ldr	r2, [r3, #12]
 8015c30:	8afb      	ldrh	r3, [r7, #22]
 8015c32:	68b9      	ldr	r1, [r7, #8]
 8015c34:	fb01 f303 	mul.w	r3, r1, r3
 8015c38:	429a      	cmp	r2, r3
 8015c3a:	d909      	bls.n	8015c50 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8015c3c:	68fb      	ldr	r3, [r7, #12]
 8015c3e:	68da      	ldr	r2, [r3, #12]
 8015c40:	8afb      	ldrh	r3, [r7, #22]
 8015c42:	68b9      	ldr	r1, [r7, #8]
 8015c44:	fb01 f303 	mul.w	r3, r1, r3
 8015c48:	1ad2      	subs	r2, r2, r3
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8015c4e:	e002      	b.n	8015c56 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8015c50:	68fb      	ldr	r3, [r7, #12]
 8015c52:	2200      	movs	r2, #0
 8015c54:	60da      	str	r2, [r3, #12]
}
 8015c56:	bf00      	nop
 8015c58:	3718      	adds	r7, #24
 8015c5a:	46bd      	mov	sp, r7
 8015c5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015c60:	b002      	add	sp, #8
 8015c62:	4770      	bx	lr

08015c64 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8015c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015c66:	b08f      	sub	sp, #60	; 0x3c
 8015c68:	af04      	add	r7, sp, #16
 8015c6a:	6039      	str	r1, [r7, #0]
 8015c6c:	4611      	mov	r1, r2
 8015c6e:	461a      	mov	r2, r3
 8015c70:	4603      	mov	r3, r0
 8015c72:	71fb      	strb	r3, [r7, #7]
 8015c74:	460b      	mov	r3, r1
 8015c76:	71bb      	strb	r3, [r7, #6]
 8015c78:	4613      	mov	r3, r2
 8015c7a:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8015c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8015c80:	627b      	str	r3, [r7, #36]	; 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8015c82:	f007 f9a9 	bl	801cfd8 <UTIL_TIMER_GetCurrentTime>
 8015c86:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 8015c88:	2300      	movs	r3, #0
 8015c8a:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 8015c8c:	2301      	movs	r3, #1
 8015c8e:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 8015c90:	2300      	movs	r3, #0
 8015c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8015c96:	2300      	movs	r3, #0
 8015c98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8015c9c:	e0ba      	b.n	8015e14 <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8015c9e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015ca2:	4613      	mov	r3, r2
 8015ca4:	005b      	lsls	r3, r3, #1
 8015ca6:	4413      	add	r3, r2
 8015ca8:	00db      	lsls	r3, r3, #3
 8015caa:	461a      	mov	r2, r3
 8015cac:	683b      	ldr	r3, [r7, #0]
 8015cae:	189c      	adds	r4, r3, r2
 8015cb0:	f897 6040 	ldrb.w	r6, [r7, #64]	; 0x40
 8015cb4:	797a      	ldrb	r2, [r7, #5]
 8015cb6:	79fd      	ldrb	r5, [r7, #7]
 8015cb8:	69fb      	ldr	r3, [r7, #28]
 8015cba:	9302      	str	r3, [sp, #8]
 8015cbc:	46ec      	mov	ip, sp
 8015cbe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8015cc2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015cc6:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015cca:	4633      	mov	r3, r6
 8015ccc:	4629      	mov	r1, r5
 8015cce:	4620      	mov	r0, r4
 8015cd0:	f7ff fe22 	bl	8015918 <UpdateTimeCredits>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8015cd8:	8afa      	ldrh	r2, [r7, #22]
 8015cda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015cdc:	fb02 f303 	mul.w	r3, r2, r3
 8015ce0:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8015ce2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015ce6:	4613      	mov	r3, r2
 8015ce8:	005b      	lsls	r3, r3, #1
 8015cea:	4413      	add	r3, r2
 8015cec:	00db      	lsls	r3, r3, #3
 8015cee:	461a      	mov	r2, r3
 8015cf0:	683b      	ldr	r3, [r7, #0]
 8015cf2:	4413      	add	r3, r2
 8015cf4:	68db      	ldr	r3, [r3, #12]
 8015cf6:	69ba      	ldr	r2, [r7, #24]
 8015cf8:	429a      	cmp	r2, r3
 8015cfa:	d308      	bcc.n	8015d0e <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8015cfc:	797b      	ldrb	r3, [r7, #5]
 8015cfe:	f083 0301 	eor.w	r3, r3, #1
 8015d02:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8015d04:	2b00      	cmp	r3, #0
 8015d06:	d013      	beq.n	8015d30 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8015d08:	79fb      	ldrb	r3, [r7, #7]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d010      	beq.n	8015d30 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8015d0e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015d12:	4613      	mov	r3, r2
 8015d14:	005b      	lsls	r3, r3, #1
 8015d16:	4413      	add	r3, r2
 8015d18:	00db      	lsls	r3, r3, #3
 8015d1a:	461a      	mov	r2, r3
 8015d1c:	683b      	ldr	r3, [r7, #0]
 8015d1e:	4413      	add	r3, r2
 8015d20:	2201      	movs	r2, #1
 8015d22:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8015d24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015d28:	3301      	adds	r3, #1
 8015d2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8015d2e:	e06c      	b.n	8015e0a <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8015d30:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015d34:	4613      	mov	r3, r2
 8015d36:	005b      	lsls	r3, r3, #1
 8015d38:	4413      	add	r3, r2
 8015d3a:	00db      	lsls	r3, r3, #3
 8015d3c:	461a      	mov	r2, r3
 8015d3e:	683b      	ldr	r3, [r7, #0]
 8015d40:	4413      	add	r3, r2
 8015d42:	2200      	movs	r2, #0
 8015d44:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8015d46:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015d4a:	4613      	mov	r3, r2
 8015d4c:	005b      	lsls	r3, r3, #1
 8015d4e:	4413      	add	r3, r2
 8015d50:	00db      	lsls	r3, r3, #3
 8015d52:	461a      	mov	r2, r3
 8015d54:	683b      	ldr	r3, [r7, #0]
 8015d56:	4413      	add	r3, r2
 8015d58:	691b      	ldr	r3, [r3, #16]
 8015d5a:	69ba      	ldr	r2, [r7, #24]
 8015d5c:	429a      	cmp	r2, r3
 8015d5e:	d215      	bcs.n	8015d8c <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8015d60:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015d64:	4613      	mov	r3, r2
 8015d66:	005b      	lsls	r3, r3, #1
 8015d68:	4413      	add	r3, r2
 8015d6a:	00db      	lsls	r3, r3, #3
 8015d6c:	461a      	mov	r2, r3
 8015d6e:	683b      	ldr	r3, [r7, #0]
 8015d70:	4413      	add	r3, r2
 8015d72:	68db      	ldr	r3, [r3, #12]
 8015d74:	69ba      	ldr	r2, [r7, #24]
 8015d76:	1ad3      	subs	r3, r2, r3
 8015d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015d7a:	4293      	cmp	r3, r2
 8015d7c:	bf28      	it	cs
 8015d7e:	4613      	movcs	r3, r2
 8015d80:	627b      	str	r3, [r7, #36]	; 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8015d82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015d86:	3301      	adds	r3, #1
 8015d88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 8015d8c:	79fb      	ldrb	r3, [r7, #7]
 8015d8e:	f083 0301 	eor.w	r3, r3, #1
 8015d92:	b2db      	uxtb	r3, r3
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	d038      	beq.n	8015e0a <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 8015d98:	2300      	movs	r3, #0
 8015d9a:	60fb      	str	r3, [r7, #12]
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 8015da0:	8afb      	ldrh	r3, [r7, #22]
 8015da2:	2b64      	cmp	r3, #100	; 0x64
 8015da4:	d103      	bne.n	8015dae <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 8015da6:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8015daa:	60fb      	str	r3, [r7, #12]
 8015dac:	e009      	b.n	8015dc2 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8015dae:	8afb      	ldrh	r3, [r7, #22]
 8015db0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015db4:	d103      	bne.n	8015dbe <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 8015db6:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 8015dba:	60fb      	str	r3, [r7, #12]
 8015dbc:	e001      	b.n	8015dc2 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8015dbe:	4b1e      	ldr	r3, [pc, #120]	; (8015e38 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8015dc0:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8015dc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015dc4:	4a1c      	ldr	r2, [pc, #112]	; (8015e38 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8015dc6:	4293      	cmp	r3, r2
 8015dc8:	d90e      	bls.n	8015de8 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8015dca:	68fa      	ldr	r2, [r7, #12]
 8015dcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015dce:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8015dd2:	3b30      	subs	r3, #48	; 0x30
 8015dd4:	4919      	ldr	r1, [pc, #100]	; (8015e3c <RegionCommonUpdateBandTimeOff+0x1d8>)
 8015dd6:	fba1 1303 	umull	r1, r3, r1, r3
 8015dda:	0c1b      	lsrs	r3, r3, #16
 8015ddc:	3301      	adds	r3, #1
 8015dde:	4918      	ldr	r1, [pc, #96]	; (8015e40 <RegionCommonUpdateBandTimeOff+0x1dc>)
 8015de0:	fb01 f303 	mul.w	r3, r1, r3
 8015de4:	4413      	add	r3, r2
 8015de6:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8015de8:	f107 000c 	add.w	r0, r7, #12
 8015dec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015dee:	9300      	str	r3, [sp, #0]
 8015df0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015df2:	f107 020c 	add.w	r2, r7, #12
 8015df6:	ca06      	ldmia	r2, {r1, r2}
 8015df8:	f006 fb09 	bl	801c40e <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8015dfc:	f107 030c 	add.w	r3, r7, #12
 8015e00:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015e04:	f006 fbc2 	bl	801c58c <SysTimeToMs>
 8015e08:	6278      	str	r0, [r7, #36]	; 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 8015e0a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8015e0e:	3301      	adds	r3, #1
 8015e10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8015e14:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015e18:	79bb      	ldrb	r3, [r7, #6]
 8015e1a:	429a      	cmp	r2, r3
 8015e1c:	f4ff af3f 	bcc.w	8015c9e <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }

    if( validBands == 0 )
 8015e20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015e24:	2b00      	cmp	r3, #0
 8015e26:	d102      	bne.n	8015e2e <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8015e28:	f04f 33ff 	mov.w	r3, #4294967295
 8015e2c:	e000      	b.n	8015e30 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 8015e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015e30:	4618      	mov	r0, r3
 8015e32:	372c      	adds	r7, #44	; 0x2c
 8015e34:	46bd      	mov	sp, r7
 8015e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e38:	0001ec30 	.word	0x0001ec30
 8015e3c:	c22e4507 	.word	0xc22e4507
 8015e40:	00015180 	.word	0x00015180

08015e44 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8015e44:	b480      	push	{r7}
 8015e46:	b085      	sub	sp, #20
 8015e48:	af00      	add	r7, sp, #0
 8015e4a:	6078      	str	r0, [r7, #4]
 8015e4c:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8015e4e:	2300      	movs	r3, #0
 8015e50:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	781b      	ldrb	r3, [r3, #0]
 8015e56:	2b03      	cmp	r3, #3
 8015e58:	d13f      	bne.n	8015eda <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	3301      	adds	r3, #1
 8015e5e:	781b      	ldrb	r3, [r3, #0]
 8015e60:	b25a      	sxtb	r2, r3
 8015e62:	683b      	ldr	r3, [r7, #0]
 8015e64:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8015e66:	683b      	ldr	r3, [r7, #0]
 8015e68:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015e6c:	f003 030f 	and.w	r3, r3, #15
 8015e70:	b25a      	sxtb	r2, r3
 8015e72:	683b      	ldr	r3, [r7, #0]
 8015e74:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8015e76:	683b      	ldr	r3, [r7, #0]
 8015e78:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015e7c:	b2db      	uxtb	r3, r3
 8015e7e:	091b      	lsrs	r3, r3, #4
 8015e80:	b2db      	uxtb	r3, r3
 8015e82:	b25a      	sxtb	r2, r3
 8015e84:	683b      	ldr	r3, [r7, #0]
 8015e86:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8015e88:	687b      	ldr	r3, [r7, #4]
 8015e8a:	3302      	adds	r3, #2
 8015e8c:	781b      	ldrb	r3, [r3, #0]
 8015e8e:	b29a      	uxth	r2, r3
 8015e90:	683b      	ldr	r3, [r7, #0]
 8015e92:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8015e94:	683b      	ldr	r3, [r7, #0]
 8015e96:	889b      	ldrh	r3, [r3, #4]
 8015e98:	b21a      	sxth	r2, r3
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	3303      	adds	r3, #3
 8015e9e:	781b      	ldrb	r3, [r3, #0]
 8015ea0:	021b      	lsls	r3, r3, #8
 8015ea2:	b21b      	sxth	r3, r3
 8015ea4:	4313      	orrs	r3, r2
 8015ea6:	b21b      	sxth	r3, r3
 8015ea8:	b29a      	uxth	r2, r3
 8015eaa:	683b      	ldr	r3, [r7, #0]
 8015eac:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	791a      	ldrb	r2, [r3, #4]
 8015eb2:	683b      	ldr	r3, [r7, #0]
 8015eb4:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8015eb6:	683b      	ldr	r3, [r7, #0]
 8015eb8:	781b      	ldrb	r3, [r3, #0]
 8015eba:	091b      	lsrs	r3, r3, #4
 8015ebc:	b2db      	uxtb	r3, r3
 8015ebe:	f003 0307 	and.w	r3, r3, #7
 8015ec2:	b2da      	uxtb	r2, r3
 8015ec4:	683b      	ldr	r3, [r7, #0]
 8015ec6:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8015ec8:	683b      	ldr	r3, [r7, #0]
 8015eca:	781b      	ldrb	r3, [r3, #0]
 8015ecc:	f003 030f 	and.w	r3, r3, #15
 8015ed0:	b2da      	uxtb	r2, r3
 8015ed2:	683b      	ldr	r3, [r7, #0]
 8015ed4:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8015ed6:	2305      	movs	r3, #5
 8015ed8:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8015eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8015edc:	4618      	mov	r0, r3
 8015ede:	3714      	adds	r7, #20
 8015ee0:	46bd      	mov	sp, r7
 8015ee2:	bc80      	pop	{r7}
 8015ee4:	4770      	bx	lr

08015ee6 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8015ee6:	b5b0      	push	{r4, r5, r7, lr}
 8015ee8:	b088      	sub	sp, #32
 8015eea:	af02      	add	r7, sp, #8
 8015eec:	60f8      	str	r0, [r7, #12]
 8015eee:	60b9      	str	r1, [r7, #8]
 8015ef0:	607a      	str	r2, [r7, #4]
 8015ef2:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8015ef4:	68fb      	ldr	r3, [r7, #12]
 8015ef6:	791b      	ldrb	r3, [r3, #4]
 8015ef8:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8015efa:	68fb      	ldr	r3, [r7, #12]
 8015efc:	799b      	ldrb	r3, [r3, #6]
 8015efe:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8015f00:	68fb      	ldr	r3, [r7, #12]
 8015f02:	79db      	ldrb	r3, [r3, #7]
 8015f04:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8015f06:	68fb      	ldr	r3, [r7, #12]
 8015f08:	7a1b      	ldrb	r3, [r3, #8]
 8015f0a:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8015f0c:	68fb      	ldr	r3, [r7, #12]
 8015f0e:	795b      	ldrb	r3, [r3, #5]
 8015f10:	f083 0301 	eor.w	r3, r3, #1
 8015f14:	b2db      	uxtb	r3, r3
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d008      	beq.n	8015f2c <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8015f1a:	68fb      	ldr	r3, [r7, #12]
 8015f1c:	7adb      	ldrb	r3, [r3, #11]
 8015f1e:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8015f20:	68fb      	ldr	r3, [r7, #12]
 8015f22:	7a5b      	ldrb	r3, [r3, #9]
 8015f24:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8015f26:	68fb      	ldr	r3, [r7, #12]
 8015f28:	7a9b      	ldrb	r3, [r3, #10]
 8015f2a:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8015f2c:	7dfb      	ldrb	r3, [r7, #23]
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d04a      	beq.n	8015fc8 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8015f32:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8015f36:	2b0f      	cmp	r3, #15
 8015f38:	d103      	bne.n	8015f42 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	7a5b      	ldrb	r3, [r3, #9]
 8015f3e:	75bb      	strb	r3, [r7, #22]
 8015f40:	e01d      	b.n	8015f7e <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8015f42:	68fb      	ldr	r3, [r7, #12]
 8015f44:	7b18      	ldrb	r0, [r3, #12]
 8015f46:	68fb      	ldr	r3, [r7, #12]
 8015f48:	6919      	ldr	r1, [r3, #16]
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8015f50:	68fb      	ldr	r3, [r7, #12]
 8015f52:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8015f56:	68fa      	ldr	r2, [r7, #12]
 8015f58:	6992      	ldr	r2, [r2, #24]
 8015f5a:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8015f5e:	9201      	str	r2, [sp, #4]
 8015f60:	9300      	str	r3, [sp, #0]
 8015f62:	462b      	mov	r3, r5
 8015f64:	4622      	mov	r2, r4
 8015f66:	f7ff fd3a 	bl	80159de <RegionCommonChanVerifyDr>
 8015f6a:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8015f6c:	f083 0301 	eor.w	r3, r3, #1
 8015f70:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8015f72:	2b00      	cmp	r3, #0
 8015f74:	d003      	beq.n	8015f7e <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8015f76:	7dfb      	ldrb	r3, [r7, #23]
 8015f78:	f023 0302 	bic.w	r3, r3, #2
 8015f7c:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8015f7e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8015f82:	2b0f      	cmp	r3, #15
 8015f84:	d103      	bne.n	8015f8e <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 8015f86:	68fb      	ldr	r3, [r7, #12]
 8015f88:	7a9b      	ldrb	r3, [r3, #10]
 8015f8a:	757b      	strb	r3, [r7, #21]
 8015f8c:	e01c      	b.n	8015fc8 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8015f8e:	68fb      	ldr	r3, [r7, #12]
 8015f90:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8015f94:	68fb      	ldr	r3, [r7, #12]
 8015f96:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8015f9a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8015f9e:	4618      	mov	r0, r3
 8015fa0:	f7ff fd8f 	bl	8015ac2 <RegionCommonValueInRange>
 8015fa4:	4603      	mov	r3, r0
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	d10e      	bne.n	8015fc8 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8015faa:	68fb      	ldr	r3, [r7, #12]
 8015fac:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8015fb0:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8015fb4:	429a      	cmp	r2, r3
 8015fb6:	da03      	bge.n	8015fc0 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8015fb8:	68fb      	ldr	r3, [r7, #12]
 8015fba:	7f5b      	ldrb	r3, [r3, #29]
 8015fbc:	757b      	strb	r3, [r7, #21]
 8015fbe:	e003      	b.n	8015fc8 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8015fc0:	7dfb      	ldrb	r3, [r7, #23]
 8015fc2:	f023 0304 	bic.w	r3, r3, #4
 8015fc6:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8015fc8:	7dfb      	ldrb	r3, [r7, #23]
 8015fca:	2b07      	cmp	r3, #7
 8015fcc:	d105      	bne.n	8015fda <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8015fce:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8015fd2:	2b00      	cmp	r3, #0
 8015fd4:	d101      	bne.n	8015fda <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8015fd6:	2301      	movs	r3, #1
 8015fd8:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8015fda:	68bb      	ldr	r3, [r7, #8]
 8015fdc:	7dba      	ldrb	r2, [r7, #22]
 8015fde:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	7d7a      	ldrb	r2, [r7, #21]
 8015fe4:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8015fe6:	7d3a      	ldrb	r2, [r7, #20]
 8015fe8:	683b      	ldr	r3, [r7, #0]
 8015fea:	701a      	strb	r2, [r3, #0]

    return status;
 8015fec:	7dfb      	ldrb	r3, [r7, #23]
}
 8015fee:	4618      	mov	r0, r3
 8015ff0:	3718      	adds	r7, #24
 8015ff2:	46bd      	mov	sp, r7
 8015ff4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08015ff8 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8015ff8:	b480      	push	{r7}
 8015ffa:	b083      	sub	sp, #12
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	4603      	mov	r3, r0
 8016000:	6039      	str	r1, [r7, #0]
 8016002:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8016004:	79fb      	ldrb	r3, [r7, #7]
 8016006:	4a06      	ldr	r2, [pc, #24]	; (8016020 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8016008:	fa02 f303 	lsl.w	r3, r2, r3
 801600c:	461a      	mov	r2, r3
 801600e:	683b      	ldr	r3, [r7, #0]
 8016010:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8016014:	4618      	mov	r0, r3
 8016016:	370c      	adds	r7, #12
 8016018:	46bd      	mov	sp, r7
 801601a:	bc80      	pop	{r7}
 801601c:	4770      	bx	lr
 801601e:	bf00      	nop
 8016020:	000f4240 	.word	0x000f4240

08016024 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8016024:	b480      	push	{r7}
 8016026:	b083      	sub	sp, #12
 8016028:	af00      	add	r7, sp, #0
 801602a:	4603      	mov	r3, r0
 801602c:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 801602e:	79fb      	ldrb	r3, [r7, #7]
 8016030:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8016034:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8016038:	4618      	mov	r0, r3
 801603a:	370c      	adds	r7, #12
 801603c:	46bd      	mov	sp, r7
 801603e:	bc80      	pop	{r7}
 8016040:	4770      	bx	lr
	...

08016044 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8016044:	b480      	push	{r7}
 8016046:	b085      	sub	sp, #20
 8016048:	af00      	add	r7, sp, #0
 801604a:	60f8      	str	r0, [r7, #12]
 801604c:	607a      	str	r2, [r7, #4]
 801604e:	603b      	str	r3, [r7, #0]
 8016050:	460b      	mov	r3, r1
 8016052:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8016054:	7afa      	ldrb	r2, [r7, #11]
 8016056:	7afb      	ldrb	r3, [r7, #11]
 8016058:	3b04      	subs	r3, #4
 801605a:	4619      	mov	r1, r3
 801605c:	68fb      	ldr	r3, [r7, #12]
 801605e:	fb03 f101 	mul.w	r1, r3, r1
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8016068:	fb00 f303 	mul.w	r3, r0, r3
 801606c:	440b      	add	r3, r1
 801606e:	005b      	lsls	r3, r3, #1
 8016070:	2b00      	cmp	r3, #0
 8016072:	d013      	beq.n	801609c <RegionCommonComputeRxWindowParameters+0x58>
 8016074:	7afb      	ldrb	r3, [r7, #11]
 8016076:	3b04      	subs	r3, #4
 8016078:	4619      	mov	r1, r3
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	fb03 f101 	mul.w	r1, r3, r1
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8016086:	fb00 f303 	mul.w	r3, r0, r3
 801608a:	440b      	add	r3, r1
 801608c:	0059      	lsls	r1, r3, #1
 801608e:	68fb      	ldr	r3, [r7, #12]
 8016090:	440b      	add	r3, r1
 8016092:	1e59      	subs	r1, r3, #1
 8016094:	68fb      	ldr	r3, [r7, #12]
 8016096:	fbb1 f3f3 	udiv	r3, r1, r3
 801609a:	e00f      	b.n	80160bc <RegionCommonComputeRxWindowParameters+0x78>
 801609c:	7afb      	ldrb	r3, [r7, #11]
 801609e:	3b04      	subs	r3, #4
 80160a0:	4619      	mov	r1, r3
 80160a2:	68fb      	ldr	r3, [r7, #12]
 80160a4:	fb03 f101 	mul.w	r1, r3, r1
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80160ae:	fb00 f303 	mul.w	r3, r0, r3
 80160b2:	440b      	add	r3, r1
 80160b4:	0059      	lsls	r1, r3, #1
 80160b6:	68fb      	ldr	r3, [r7, #12]
 80160b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80160bc:	429a      	cmp	r2, r3
 80160be:	bf38      	it	cc
 80160c0:	461a      	movcc	r2, r3
 80160c2:	69bb      	ldr	r3, [r7, #24]
 80160c4:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	009b      	lsls	r3, r3, #2
 80160ca:	4619      	mov	r1, r3
 80160cc:	69bb      	ldr	r3, [r7, #24]
 80160ce:	681b      	ldr	r3, [r3, #0]
 80160d0:	68fa      	ldr	r2, [r7, #12]
 80160d2:	fb02 f303 	mul.w	r3, r2, r3
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d007      	beq.n	80160ea <RegionCommonComputeRxWindowParameters+0xa6>
 80160da:	69bb      	ldr	r3, [r7, #24]
 80160dc:	681b      	ldr	r3, [r3, #0]
 80160de:	68fa      	ldr	r2, [r7, #12]
 80160e0:	fb02 f303 	mul.w	r3, r2, r3
 80160e4:	3301      	adds	r3, #1
 80160e6:	085b      	lsrs	r3, r3, #1
 80160e8:	e005      	b.n	80160f6 <RegionCommonComputeRxWindowParameters+0xb2>
 80160ea:	69bb      	ldr	r3, [r7, #24]
 80160ec:	681b      	ldr	r3, [r3, #0]
 80160ee:	68fa      	ldr	r2, [r7, #12]
 80160f0:	fb02 f303 	mul.w	r3, r2, r3
 80160f4:	085b      	lsrs	r3, r3, #1
 80160f6:	1acb      	subs	r3, r1, r3
 80160f8:	683a      	ldr	r2, [r7, #0]
 80160fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80160fe:	fb01 f202 	mul.w	r2, r1, r2
 8016102:	1a9b      	subs	r3, r3, r2
 8016104:	2b00      	cmp	r3, #0
 8016106:	dd27      	ble.n	8016158 <RegionCommonComputeRxWindowParameters+0x114>
 8016108:	68fb      	ldr	r3, [r7, #12]
 801610a:	009b      	lsls	r3, r3, #2
 801610c:	4619      	mov	r1, r3
 801610e:	69bb      	ldr	r3, [r7, #24]
 8016110:	681b      	ldr	r3, [r3, #0]
 8016112:	68fa      	ldr	r2, [r7, #12]
 8016114:	fb02 f303 	mul.w	r3, r2, r3
 8016118:	2b00      	cmp	r3, #0
 801611a:	d007      	beq.n	801612c <RegionCommonComputeRxWindowParameters+0xe8>
 801611c:	69bb      	ldr	r3, [r7, #24]
 801611e:	681b      	ldr	r3, [r3, #0]
 8016120:	68fa      	ldr	r2, [r7, #12]
 8016122:	fb02 f303 	mul.w	r3, r2, r3
 8016126:	3301      	adds	r3, #1
 8016128:	085b      	lsrs	r3, r3, #1
 801612a:	e005      	b.n	8016138 <RegionCommonComputeRxWindowParameters+0xf4>
 801612c:	69bb      	ldr	r3, [r7, #24]
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	68fa      	ldr	r2, [r7, #12]
 8016132:	fb02 f303 	mul.w	r3, r2, r3
 8016136:	085b      	lsrs	r3, r3, #1
 8016138:	1acb      	subs	r3, r1, r3
 801613a:	683a      	ldr	r2, [r7, #0]
 801613c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016140:	fb01 f202 	mul.w	r2, r1, r2
 8016144:	1a9b      	subs	r3, r3, r2
 8016146:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 801614a:	4a19      	ldr	r2, [pc, #100]	; (80161b0 <RegionCommonComputeRxWindowParameters+0x16c>)
 801614c:	fb82 1203 	smull	r1, r2, r2, r3
 8016150:	1192      	asrs	r2, r2, #6
 8016152:	17db      	asrs	r3, r3, #31
 8016154:	1ad3      	subs	r3, r2, r3
 8016156:	e024      	b.n	80161a2 <RegionCommonComputeRxWindowParameters+0x15e>
 8016158:	68fb      	ldr	r3, [r7, #12]
 801615a:	009b      	lsls	r3, r3, #2
 801615c:	4619      	mov	r1, r3
 801615e:	69bb      	ldr	r3, [r7, #24]
 8016160:	681b      	ldr	r3, [r3, #0]
 8016162:	68fa      	ldr	r2, [r7, #12]
 8016164:	fb02 f303 	mul.w	r3, r2, r3
 8016168:	2b00      	cmp	r3, #0
 801616a:	d007      	beq.n	801617c <RegionCommonComputeRxWindowParameters+0x138>
 801616c:	69bb      	ldr	r3, [r7, #24]
 801616e:	681b      	ldr	r3, [r3, #0]
 8016170:	68fa      	ldr	r2, [r7, #12]
 8016172:	fb02 f303 	mul.w	r3, r2, r3
 8016176:	3301      	adds	r3, #1
 8016178:	085b      	lsrs	r3, r3, #1
 801617a:	e005      	b.n	8016188 <RegionCommonComputeRxWindowParameters+0x144>
 801617c:	69bb      	ldr	r3, [r7, #24]
 801617e:	681b      	ldr	r3, [r3, #0]
 8016180:	68fa      	ldr	r2, [r7, #12]
 8016182:	fb02 f303 	mul.w	r3, r2, r3
 8016186:	085b      	lsrs	r3, r3, #1
 8016188:	1acb      	subs	r3, r1, r3
 801618a:	683a      	ldr	r2, [r7, #0]
 801618c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016190:	fb01 f202 	mul.w	r2, r1, r2
 8016194:	1a9b      	subs	r3, r3, r2
 8016196:	4a06      	ldr	r2, [pc, #24]	; (80161b0 <RegionCommonComputeRxWindowParameters+0x16c>)
 8016198:	fb82 1203 	smull	r1, r2, r2, r3
 801619c:	1192      	asrs	r2, r2, #6
 801619e:	17db      	asrs	r3, r3, #31
 80161a0:	1ad3      	subs	r3, r2, r3
 80161a2:	69fa      	ldr	r2, [r7, #28]
 80161a4:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 80161a6:	bf00      	nop
 80161a8:	3714      	adds	r7, #20
 80161aa:	46bd      	mov	sp, r7
 80161ac:	bc80      	pop	{r7}
 80161ae:	4770      	bx	lr
 80161b0:	10624dd3 	.word	0x10624dd3

080161b4 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80161b4:	b580      	push	{r7, lr}
 80161b6:	b086      	sub	sp, #24
 80161b8:	af00      	add	r7, sp, #0
 80161ba:	4603      	mov	r3, r0
 80161bc:	60b9      	str	r1, [r7, #8]
 80161be:	607a      	str	r2, [r7, #4]
 80161c0:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80161c2:	2300      	movs	r3, #0
 80161c4:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 80161c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80161ca:	005b      	lsls	r3, r3, #1
 80161cc:	4618      	mov	r0, r3
 80161ce:	f7ea fb51 	bl	8000874 <__aeabi_ui2f>
 80161d2:	4603      	mov	r3, r0
 80161d4:	4619      	mov	r1, r3
 80161d6:	68b8      	ldr	r0, [r7, #8]
 80161d8:	f7ea fa9a 	bl	8000710 <__aeabi_fsub>
 80161dc:	4603      	mov	r3, r0
 80161de:	6879      	ldr	r1, [r7, #4]
 80161e0:	4618      	mov	r0, r3
 80161e2:	f7ea fa95 	bl	8000710 <__aeabi_fsub>
 80161e6:	4603      	mov	r3, r0
 80161e8:	4618      	mov	r0, r3
 80161ea:	f7ea f985 	bl	80004f8 <__aeabi_f2d>
 80161ee:	4602      	mov	r2, r0
 80161f0:	460b      	mov	r3, r1
 80161f2:	4610      	mov	r0, r2
 80161f4:	4619      	mov	r1, r3
 80161f6:	f007 fef7 	bl	801dfe8 <floor>
 80161fa:	4602      	mov	r2, r0
 80161fc:	460b      	mov	r3, r1
 80161fe:	4610      	mov	r0, r2
 8016200:	4619      	mov	r1, r3
 8016202:	f7ea fa59 	bl	80006b8 <__aeabi_d2iz>
 8016206:	4603      	mov	r3, r0
 8016208:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801620a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801620e:	4618      	mov	r0, r3
 8016210:	3718      	adds	r7, #24
 8016212:	46bd      	mov	sp, r7
 8016214:	bd80      	pop	{r7, pc}

08016216 <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8016216:	b590      	push	{r4, r7, lr}
 8016218:	b087      	sub	sp, #28
 801621a:	af00      	add	r7, sp, #0
 801621c:	60f8      	str	r0, [r7, #12]
 801621e:	60b9      	str	r1, [r7, #8]
 8016220:	607a      	str	r2, [r7, #4]
 8016222:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8016224:	2300      	movs	r3, #0
 8016226:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8016228:	2300      	movs	r3, #0
 801622a:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801622c:	2300      	movs	r3, #0
 801622e:	757b      	strb	r3, [r7, #21]
 8016230:	2300      	movs	r3, #0
 8016232:	753b      	strb	r3, [r7, #20]
 8016234:	e09c      	b.n	8016370 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8016236:	2300      	movs	r3, #0
 8016238:	74fb      	strb	r3, [r7, #19]
 801623a:	e08f      	b.n	801635c <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 801623c:	68fb      	ldr	r3, [r7, #12]
 801623e:	685a      	ldr	r2, [r3, #4]
 8016240:	7d3b      	ldrb	r3, [r7, #20]
 8016242:	005b      	lsls	r3, r3, #1
 8016244:	4413      	add	r3, r2
 8016246:	881b      	ldrh	r3, [r3, #0]
 8016248:	461a      	mov	r2, r3
 801624a:	7cfb      	ldrb	r3, [r7, #19]
 801624c:	fa42 f303 	asr.w	r3, r2, r3
 8016250:	f003 0301 	and.w	r3, r3, #1
 8016254:	2b00      	cmp	r3, #0
 8016256:	d07e      	beq.n	8016356 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8016258:	68fb      	ldr	r3, [r7, #12]
 801625a:	689a      	ldr	r2, [r3, #8]
 801625c:	7d79      	ldrb	r1, [r7, #21]
 801625e:	7cfb      	ldrb	r3, [r7, #19]
 8016260:	440b      	add	r3, r1
 8016262:	4619      	mov	r1, r3
 8016264:	460b      	mov	r3, r1
 8016266:	005b      	lsls	r3, r3, #1
 8016268:	440b      	add	r3, r1
 801626a:	009b      	lsls	r3, r3, #2
 801626c:	4413      	add	r3, r2
 801626e:	681b      	ldr	r3, [r3, #0]
 8016270:	2b00      	cmp	r3, #0
 8016272:	d06b      	beq.n	801634c <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8016274:	68fb      	ldr	r3, [r7, #12]
 8016276:	781b      	ldrb	r3, [r3, #0]
 8016278:	f083 0301 	eor.w	r3, r3, #1
 801627c:	b2db      	uxtb	r3, r3
 801627e:	2b00      	cmp	r3, #0
 8016280:	d011      	beq.n	80162a6 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8016282:	68fb      	ldr	r3, [r7, #12]
 8016284:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8016286:	2b00      	cmp	r3, #0
 8016288:	d00d      	beq.n	80162a6 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 801628a:	68fb      	ldr	r3, [r7, #12]
 801628c:	695a      	ldr	r2, [r3, #20]
 801628e:	7d3b      	ldrb	r3, [r7, #20]
 8016290:	005b      	lsls	r3, r3, #1
 8016292:	4413      	add	r3, r2
 8016294:	881b      	ldrh	r3, [r3, #0]
 8016296:	461a      	mov	r2, r3
 8016298:	7cfb      	ldrb	r3, [r7, #19]
 801629a:	fa42 f303 	asr.w	r3, r2, r3
 801629e:	f003 0301 	and.w	r3, r3, #1
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	d054      	beq.n	8016350 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80162a6:	68fb      	ldr	r3, [r7, #12]
 80162a8:	785b      	ldrb	r3, [r3, #1]
 80162aa:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	689a      	ldr	r2, [r3, #8]
 80162b0:	7d79      	ldrb	r1, [r7, #21]
 80162b2:	7cfb      	ldrb	r3, [r7, #19]
 80162b4:	440b      	add	r3, r1
 80162b6:	4619      	mov	r1, r3
 80162b8:	460b      	mov	r3, r1
 80162ba:	005b      	lsls	r3, r3, #1
 80162bc:	440b      	add	r3, r1
 80162be:	009b      	lsls	r3, r3, #2
 80162c0:	4413      	add	r3, r2
 80162c2:	7a1b      	ldrb	r3, [r3, #8]
 80162c4:	f343 0303 	sbfx	r3, r3, #0, #4
 80162c8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80162ca:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 80162cc:	68fb      	ldr	r3, [r7, #12]
 80162ce:	689a      	ldr	r2, [r3, #8]
 80162d0:	7d79      	ldrb	r1, [r7, #21]
 80162d2:	7cfb      	ldrb	r3, [r7, #19]
 80162d4:	440b      	add	r3, r1
 80162d6:	4619      	mov	r1, r3
 80162d8:	460b      	mov	r3, r1
 80162da:	005b      	lsls	r3, r3, #1
 80162dc:	440b      	add	r3, r1
 80162de:	009b      	lsls	r3, r3, #2
 80162e0:	4413      	add	r3, r2
 80162e2:	7a1b      	ldrb	r3, [r3, #8]
 80162e4:	f343 1303 	sbfx	r3, r3, #4, #4
 80162e8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80162ea:	461a      	mov	r2, r3
 80162ec:	4621      	mov	r1, r4
 80162ee:	f7ff fbe8 	bl	8015ac2 <RegionCommonValueInRange>
 80162f2:	4603      	mov	r3, r0
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d02d      	beq.n	8016354 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 80162f8:	68fb      	ldr	r3, [r7, #12]
 80162fa:	68da      	ldr	r2, [r3, #12]
 80162fc:	68fb      	ldr	r3, [r7, #12]
 80162fe:	6899      	ldr	r1, [r3, #8]
 8016300:	7d78      	ldrb	r0, [r7, #21]
 8016302:	7cfb      	ldrb	r3, [r7, #19]
 8016304:	4403      	add	r3, r0
 8016306:	4618      	mov	r0, r3
 8016308:	4603      	mov	r3, r0
 801630a:	005b      	lsls	r3, r3, #1
 801630c:	4403      	add	r3, r0
 801630e:	009b      	lsls	r3, r3, #2
 8016310:	440b      	add	r3, r1
 8016312:	7a5b      	ldrb	r3, [r3, #9]
 8016314:	4619      	mov	r1, r3
 8016316:	460b      	mov	r3, r1
 8016318:	005b      	lsls	r3, r3, #1
 801631a:	440b      	add	r3, r1
 801631c:	00db      	lsls	r3, r3, #3
 801631e:	4413      	add	r3, r2
 8016320:	7d1b      	ldrb	r3, [r3, #20]
 8016322:	f083 0301 	eor.w	r3, r3, #1
 8016326:	b2db      	uxtb	r3, r3
 8016328:	2b00      	cmp	r3, #0
 801632a:	d003      	beq.n	8016334 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 801632c:	7dbb      	ldrb	r3, [r7, #22]
 801632e:	3301      	adds	r3, #1
 8016330:	75bb      	strb	r3, [r7, #22]
                    continue;
 8016332:	e010      	b.n	8016356 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8016334:	7dfb      	ldrb	r3, [r7, #23]
 8016336:	1c5a      	adds	r2, r3, #1
 8016338:	75fa      	strb	r2, [r7, #23]
 801633a:	461a      	mov	r2, r3
 801633c:	68bb      	ldr	r3, [r7, #8]
 801633e:	4413      	add	r3, r2
 8016340:	7d79      	ldrb	r1, [r7, #21]
 8016342:	7cfa      	ldrb	r2, [r7, #19]
 8016344:	440a      	add	r2, r1
 8016346:	b2d2      	uxtb	r2, r2
 8016348:	701a      	strb	r2, [r3, #0]
 801634a:	e004      	b.n	8016356 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 801634c:	bf00      	nop
 801634e:	e002      	b.n	8016356 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8016350:	bf00      	nop
 8016352:	e000      	b.n	8016356 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8016354:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8016356:	7cfb      	ldrb	r3, [r7, #19]
 8016358:	3301      	adds	r3, #1
 801635a:	74fb      	strb	r3, [r7, #19]
 801635c:	7cfb      	ldrb	r3, [r7, #19]
 801635e:	2b0f      	cmp	r3, #15
 8016360:	f67f af6c 	bls.w	801623c <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8016364:	7d7b      	ldrb	r3, [r7, #21]
 8016366:	3310      	adds	r3, #16
 8016368:	757b      	strb	r3, [r7, #21]
 801636a:	7d3b      	ldrb	r3, [r7, #20]
 801636c:	3301      	adds	r3, #1
 801636e:	753b      	strb	r3, [r7, #20]
 8016370:	7d7b      	ldrb	r3, [r7, #21]
 8016372:	b29a      	uxth	r2, r3
 8016374:	68fb      	ldr	r3, [r7, #12]
 8016376:	8a1b      	ldrh	r3, [r3, #16]
 8016378:	429a      	cmp	r2, r3
 801637a:	f4ff af5c 	bcc.w	8016236 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	7dfa      	ldrb	r2, [r7, #23]
 8016382:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8016384:	683b      	ldr	r3, [r7, #0]
 8016386:	7dba      	ldrb	r2, [r7, #22]
 8016388:	701a      	strb	r2, [r3, #0]
}
 801638a:	bf00      	nop
 801638c:	371c      	adds	r7, #28
 801638e:	46bd      	mov	sp, r7
 8016390:	bd90      	pop	{r4, r7, pc}

08016392 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8016392:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016394:	b08b      	sub	sp, #44	; 0x2c
 8016396:	af04      	add	r7, sp, #16
 8016398:	60f8      	str	r0, [r7, #12]
 801639a:	60b9      	str	r1, [r7, #8]
 801639c:	607a      	str	r2, [r7, #4]
 801639e:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 80163a0:	68fb      	ldr	r3, [r7, #12]
 80163a2:	685b      	ldr	r3, [r3, #4]
 80163a4:	4618      	mov	r0, r3
 80163a6:	f006 fe29 	bl	801cffc <UTIL_TIMER_GetElapsedTime>
 80163aa:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 80163ac:	68fb      	ldr	r3, [r7, #12]
 80163ae:	681a      	ldr	r2, [r3, #0]
 80163b0:	697b      	ldr	r3, [r7, #20]
 80163b2:	1ad2      	subs	r2, r2, r3
 80163b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80163b6:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 80163b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80163ba:	2201      	movs	r2, #1
 80163bc:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 80163be:	683b      	ldr	r3, [r7, #0]
 80163c0:	2200      	movs	r2, #0
 80163c2:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80163c4:	68fb      	ldr	r3, [r7, #12]
 80163c6:	685b      	ldr	r3, [r3, #4]
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	d004      	beq.n	80163d6 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 80163cc:	68fb      	ldr	r3, [r7, #12]
 80163ce:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80163d0:	697a      	ldr	r2, [r7, #20]
 80163d2:	429a      	cmp	r2, r3
 80163d4:	d32b      	bcc.n	801642e <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 80163d6:	68bb      	ldr	r3, [r7, #8]
 80163d8:	2200      	movs	r2, #0
 80163da:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80163dc:	68fb      	ldr	r3, [r7, #12]
 80163de:	69db      	ldr	r3, [r3, #28]
 80163e0:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 80163e2:	68fb      	ldr	r3, [r7, #12]
 80163e4:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80163e6:	68dd      	ldr	r5, [r3, #12]
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	7a5e      	ldrb	r6, [r3, #9]
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	f893 c008 	ldrb.w	ip, [r3, #8]
 80163f2:	68fb      	ldr	r3, [r7, #12]
 80163f4:	7d1b      	ldrb	r3, [r3, #20]
 80163f6:	68fa      	ldr	r2, [r7, #12]
 80163f8:	6992      	ldr	r2, [r2, #24]
 80163fa:	9203      	str	r2, [sp, #12]
 80163fc:	68fa      	ldr	r2, [r7, #12]
 80163fe:	f10d 0e04 	add.w	lr, sp, #4
 8016402:	320c      	adds	r2, #12
 8016404:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016408:	e88e 0003 	stmia.w	lr, {r0, r1}
 801640c:	9300      	str	r3, [sp, #0]
 801640e:	4663      	mov	r3, ip
 8016410:	4632      	mov	r2, r6
 8016412:	4629      	mov	r1, r5
 8016414:	4620      	mov	r0, r4
 8016416:	f7ff fc25 	bl	8015c64 <RegionCommonUpdateBandTimeOff>
 801641a:	4602      	mov	r2, r0
 801641c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801641e:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8016420:	68fb      	ldr	r3, [r7, #12]
 8016422:	69d8      	ldr	r0, [r3, #28]
 8016424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016426:	683a      	ldr	r2, [r7, #0]
 8016428:	6879      	ldr	r1, [r7, #4]
 801642a:	f7ff fef4 	bl	8016216 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801642e:	683b      	ldr	r3, [r7, #0]
 8016430:	781b      	ldrb	r3, [r3, #0]
 8016432:	2b00      	cmp	r3, #0
 8016434:	d004      	beq.n	8016440 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8016436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016438:	2200      	movs	r2, #0
 801643a:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 801643c:	2300      	movs	r3, #0
 801643e:	e006      	b.n	801644e <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8016440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016442:	781b      	ldrb	r3, [r3, #0]
 8016444:	2b00      	cmp	r3, #0
 8016446:	d001      	beq.n	801644c <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8016448:	230b      	movs	r3, #11
 801644a:	e000      	b.n	801644e <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801644c:	230c      	movs	r3, #12
    }
}
 801644e:	4618      	mov	r0, r3
 8016450:	371c      	adds	r7, #28
 8016452:	46bd      	mov	sp, r7
 8016454:	bdf0      	pop	{r4, r5, r6, r7, pc}

08016456 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8016456:	b5b0      	push	{r4, r5, r7, lr}
 8016458:	b086      	sub	sp, #24
 801645a:	af02      	add	r7, sp, #8
 801645c:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	781b      	ldrb	r3, [r3, #0]
 8016462:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	f993 2000 	ldrsb.w	r2, [r3]
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016470:	429a      	cmp	r2, r3
 8016472:	d103      	bne.n	801647c <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801647a:	e026      	b.n	80164ca <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 801647c:	7bfb      	ldrb	r3, [r7, #15]
 801647e:	3b01      	subs	r3, #1
 8016480:	b2db      	uxtb	r3, r3
 8016482:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	f993 3002 	ldrsb.w	r3, [r3, #2]
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 801648a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801648e:	429a      	cmp	r2, r3
 8016490:	d019      	beq.n	80164c6 <RegionCommonGetNextLowerTxDr+0x70>
 8016492:	687b      	ldr	r3, [r7, #4]
 8016494:	78d8      	ldrb	r0, [r3, #3]
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	6859      	ldr	r1, [r3, #4]
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	f993 5002 	ldrsb.w	r5, [r3, #2]
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80164a6:	687a      	ldr	r2, [r7, #4]
 80164a8:	6892      	ldr	r2, [r2, #8]
 80164aa:	f997 400f 	ldrsb.w	r4, [r7, #15]
 80164ae:	9201      	str	r2, [sp, #4]
 80164b0:	9300      	str	r3, [sp, #0]
 80164b2:	462b      	mov	r3, r5
 80164b4:	4622      	mov	r2, r4
 80164b6:	f7ff fa92 	bl	80159de <RegionCommonChanVerifyDr>
 80164ba:	4603      	mov	r3, r0
 80164bc:	f083 0301 	eor.w	r3, r3, #1
 80164c0:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	d1da      	bne.n	801647c <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 80164c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 80164ca:	4618      	mov	r0, r3
 80164cc:	3710      	adds	r7, #16
 80164ce:	46bd      	mov	sp, r7
 80164d0:	bdb0      	pop	{r4, r5, r7, pc}

080164d2 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 80164d2:	b480      	push	{r7}
 80164d4:	b083      	sub	sp, #12
 80164d6:	af00      	add	r7, sp, #0
 80164d8:	4603      	mov	r3, r0
 80164da:	460a      	mov	r2, r1
 80164dc:	71fb      	strb	r3, [r7, #7]
 80164de:	4613      	mov	r3, r2
 80164e0:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 80164e2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80164e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80164ea:	4293      	cmp	r3, r2
 80164ec:	bfb8      	it	lt
 80164ee:	4613      	movlt	r3, r2
 80164f0:	b25b      	sxtb	r3, r3
}
 80164f2:	4618      	mov	r0, r3
 80164f4:	370c      	adds	r7, #12
 80164f6:	46bd      	mov	sp, r7
 80164f8:	bc80      	pop	{r7}
 80164fa:	4770      	bx	lr

080164fc <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 80164fc:	b480      	push	{r7}
 80164fe:	b083      	sub	sp, #12
 8016500:	af00      	add	r7, sp, #0
 8016502:	6078      	str	r0, [r7, #4]
 8016504:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	009b      	lsls	r3, r3, #2
 801650a:	683a      	ldr	r2, [r7, #0]
 801650c:	4413      	add	r3, r2
 801650e:	681b      	ldr	r3, [r3, #0]
 8016510:	4a07      	ldr	r2, [pc, #28]	; (8016530 <RegionCommonGetBandwidth+0x34>)
 8016512:	4293      	cmp	r3, r2
 8016514:	d004      	beq.n	8016520 <RegionCommonGetBandwidth+0x24>
 8016516:	4a07      	ldr	r2, [pc, #28]	; (8016534 <RegionCommonGetBandwidth+0x38>)
 8016518:	4293      	cmp	r3, r2
 801651a:	d003      	beq.n	8016524 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 801651c:	2300      	movs	r3, #0
 801651e:	e002      	b.n	8016526 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8016520:	2301      	movs	r3, #1
 8016522:	e000      	b.n	8016526 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8016524:	2302      	movs	r3, #2
    }
}
 8016526:	4618      	mov	r0, r3
 8016528:	370c      	adds	r7, #12
 801652a:	46bd      	mov	sp, r7
 801652c:	bc80      	pop	{r7}
 801652e:	4770      	bx	lr
 8016530:	0003d090 	.word	0x0003d090
 8016534:	0007a120 	.word	0x0007a120

08016538 <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8016538:	b580      	push	{r7, lr}
 801653a:	b086      	sub	sp, #24
 801653c:	af04      	add	r7, sp, #16
 801653e:	4603      	mov	r3, r0
 8016540:	6039      	str	r1, [r7, #0]
 8016542:	71fb      	strb	r3, [r7, #7]
 8016544:	4613      	mov	r3, r2
 8016546:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8016548:	79fb      	ldrb	r3, [r7, #7]
 801654a:	2b05      	cmp	r3, #5
 801654c:	d810      	bhi.n	8016570 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 801654e:	79fb      	ldrb	r3, [r7, #7]
 8016550:	4a0f      	ldr	r2, [pc, #60]	; (8016590 <RegionCommonRxConfigPrint+0x58>)
 8016552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016556:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801655a:	9202      	str	r2, [sp, #8]
 801655c:	683a      	ldr	r2, [r7, #0]
 801655e:	9201      	str	r2, [sp, #4]
 8016560:	9300      	str	r3, [sp, #0]
 8016562:	4b0c      	ldr	r3, [pc, #48]	; (8016594 <RegionCommonRxConfigPrint+0x5c>)
 8016564:	2201      	movs	r2, #1
 8016566:	2100      	movs	r1, #0
 8016568:	2002      	movs	r0, #2
 801656a:	f006 fe25 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801656e:	e00a      	b.n	8016586 <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8016570:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016574:	9301      	str	r3, [sp, #4]
 8016576:	683b      	ldr	r3, [r7, #0]
 8016578:	9300      	str	r3, [sp, #0]
 801657a:	4b07      	ldr	r3, [pc, #28]	; (8016598 <RegionCommonRxConfigPrint+0x60>)
 801657c:	2201      	movs	r2, #1
 801657e:	2100      	movs	r1, #0
 8016580:	2002      	movs	r0, #2
 8016582:	f006 fe19 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 8016586:	bf00      	nop
 8016588:	3708      	adds	r7, #8
 801658a:	46bd      	mov	sp, r7
 801658c:	bd80      	pop	{r7, pc}
 801658e:	bf00      	nop
 8016590:	20000128 	.word	0x20000128
 8016594:	0801e8d0 	.word	0x0801e8d0
 8016598:	0801e8f0 	.word	0x0801e8f0

0801659c <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 801659c:	b580      	push	{r7, lr}
 801659e:	b084      	sub	sp, #16
 80165a0:	af02      	add	r7, sp, #8
 80165a2:	6078      	str	r0, [r7, #4]
 80165a4:	460b      	mov	r3, r1
 80165a6:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 80165a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80165ac:	9301      	str	r3, [sp, #4]
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	9300      	str	r3, [sp, #0]
 80165b2:	4b05      	ldr	r3, [pc, #20]	; (80165c8 <RegionCommonTxConfigPrint+0x2c>)
 80165b4:	2201      	movs	r2, #1
 80165b6:	2100      	movs	r1, #0
 80165b8:	2002      	movs	r0, #2
 80165ba:	f006 fdfd 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
}
 80165be:	bf00      	nop
 80165c0:	3708      	adds	r7, #8
 80165c2:	46bd      	mov	sp, r7
 80165c4:	bd80      	pop	{r7, pc}
 80165c6:	bf00      	nop
 80165c8:	0801e90c 	.word	0x0801e90c

080165cc <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 80165cc:	b580      	push	{r7, lr}
 80165ce:	b082      	sub	sp, #8
 80165d0:	af00      	add	r7, sp, #0
 80165d2:	6078      	str	r0, [r7, #4]
 80165d4:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80165d6:	4b2d      	ldr	r3, [pc, #180]	; (801668c <VerifyRfFreq+0xc0>)
 80165d8:	6a1b      	ldr	r3, [r3, #32]
 80165da:	6878      	ldr	r0, [r7, #4]
 80165dc:	4798      	blx	r3
 80165de:	4603      	mov	r3, r0
 80165e0:	f083 0301 	eor.w	r3, r3, #1
 80165e4:	b2db      	uxtb	r3, r3
 80165e6:	2b00      	cmp	r3, #0
 80165e8:	d001      	beq.n	80165ee <VerifyRfFreq+0x22>
    {
        return false;
 80165ea:	2300      	movs	r3, #0
 80165ec:	e04a      	b.n	8016684 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	4a27      	ldr	r2, [pc, #156]	; (8016690 <VerifyRfFreq+0xc4>)
 80165f2:	4293      	cmp	r3, r2
 80165f4:	d307      	bcc.n	8016606 <VerifyRfFreq+0x3a>
 80165f6:	687b      	ldr	r3, [r7, #4]
 80165f8:	4a26      	ldr	r2, [pc, #152]	; (8016694 <VerifyRfFreq+0xc8>)
 80165fa:	4293      	cmp	r3, r2
 80165fc:	d803      	bhi.n	8016606 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 80165fe:	683b      	ldr	r3, [r7, #0]
 8016600:	2202      	movs	r2, #2
 8016602:	701a      	strb	r2, [r3, #0]
 8016604:	e03d      	b.n	8016682 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	4a22      	ldr	r2, [pc, #136]	; (8016694 <VerifyRfFreq+0xc8>)
 801660a:	4293      	cmp	r3, r2
 801660c:	d907      	bls.n	801661e <VerifyRfFreq+0x52>
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	4a21      	ldr	r2, [pc, #132]	; (8016698 <VerifyRfFreq+0xcc>)
 8016612:	4293      	cmp	r3, r2
 8016614:	d803      	bhi.n	801661e <VerifyRfFreq+0x52>
    {
        *band = 0;
 8016616:	683b      	ldr	r3, [r7, #0]
 8016618:	2200      	movs	r2, #0
 801661a:	701a      	strb	r2, [r3, #0]
 801661c:	e031      	b.n	8016682 <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	4a1d      	ldr	r2, [pc, #116]	; (8016698 <VerifyRfFreq+0xcc>)
 8016622:	4293      	cmp	r3, r2
 8016624:	d907      	bls.n	8016636 <VerifyRfFreq+0x6a>
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	4a1c      	ldr	r2, [pc, #112]	; (801669c <VerifyRfFreq+0xd0>)
 801662a:	4293      	cmp	r3, r2
 801662c:	d803      	bhi.n	8016636 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 801662e:	683b      	ldr	r3, [r7, #0]
 8016630:	2201      	movs	r2, #1
 8016632:	701a      	strb	r2, [r3, #0]
 8016634:	e025      	b.n	8016682 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	4a19      	ldr	r2, [pc, #100]	; (80166a0 <VerifyRfFreq+0xd4>)
 801663a:	4293      	cmp	r3, r2
 801663c:	d907      	bls.n	801664e <VerifyRfFreq+0x82>
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	4a18      	ldr	r2, [pc, #96]	; (80166a4 <VerifyRfFreq+0xd8>)
 8016642:	4293      	cmp	r3, r2
 8016644:	d803      	bhi.n	801664e <VerifyRfFreq+0x82>
    {
        *band = 5;
 8016646:	683b      	ldr	r3, [r7, #0]
 8016648:	2205      	movs	r2, #5
 801664a:	701a      	strb	r2, [r3, #0]
 801664c:	e019      	b.n	8016682 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	4a15      	ldr	r2, [pc, #84]	; (80166a8 <VerifyRfFreq+0xdc>)
 8016652:	4293      	cmp	r3, r2
 8016654:	d907      	bls.n	8016666 <VerifyRfFreq+0x9a>
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	4a14      	ldr	r2, [pc, #80]	; (80166ac <VerifyRfFreq+0xe0>)
 801665a:	4293      	cmp	r3, r2
 801665c:	d803      	bhi.n	8016666 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 801665e:	683b      	ldr	r3, [r7, #0]
 8016660:	2203      	movs	r2, #3
 8016662:	701a      	strb	r2, [r3, #0]
 8016664:	e00d      	b.n	8016682 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	4a11      	ldr	r2, [pc, #68]	; (80166b0 <VerifyRfFreq+0xe4>)
 801666a:	4293      	cmp	r3, r2
 801666c:	d307      	bcc.n	801667e <VerifyRfFreq+0xb2>
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	4a10      	ldr	r2, [pc, #64]	; (80166b4 <VerifyRfFreq+0xe8>)
 8016672:	4293      	cmp	r3, r2
 8016674:	d803      	bhi.n	801667e <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8016676:	683b      	ldr	r3, [r7, #0]
 8016678:	2204      	movs	r2, #4
 801667a:	701a      	strb	r2, [r3, #0]
 801667c:	e001      	b.n	8016682 <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 801667e:	2300      	movs	r3, #0
 8016680:	e000      	b.n	8016684 <VerifyRfFreq+0xb8>
    }
    return true;
 8016682:	2301      	movs	r3, #1
}
 8016684:	4618      	mov	r0, r3
 8016686:	3708      	adds	r7, #8
 8016688:	46bd      	mov	sp, r7
 801668a:	bd80      	pop	{r7, pc}
 801668c:	0801ef30 	.word	0x0801ef30
 8016690:	337055c0 	.word	0x337055c0
 8016694:	338eda3f 	.word	0x338eda3f
 8016698:	33bca100 	.word	0x33bca100
 801669c:	33c5c8c0 	.word	0x33c5c8c0
 80166a0:	33c74f5f 	.word	0x33c74f5f
 80166a4:	33cef080 	.word	0x33cef080
 80166a8:	33d1fdbf 	.word	0x33d1fdbf
 80166ac:	33d5ce50 	.word	0x33d5ce50
 80166b0:	33d691a0 	.word	0x33d691a0
 80166b4:	33db2580 	.word	0x33db2580

080166b8 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80166b8:	b590      	push	{r4, r7, lr}
 80166ba:	b08b      	sub	sp, #44	; 0x2c
 80166bc:	af04      	add	r7, sp, #16
 80166be:	4603      	mov	r3, r0
 80166c0:	460a      	mov	r2, r1
 80166c2:	71fb      	strb	r3, [r7, #7]
 80166c4:	4613      	mov	r3, r2
 80166c6:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 80166c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80166cc:	4a1f      	ldr	r2, [pc, #124]	; (801674c <GetTimeOnAir+0x94>)
 80166ce:	5cd3      	ldrb	r3, [r2, r3]
 80166d0:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 80166d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80166d6:	491e      	ldr	r1, [pc, #120]	; (8016750 <GetTimeOnAir+0x98>)
 80166d8:	4618      	mov	r0, r3
 80166da:	f7ff ff0f 	bl	80164fc <RegionCommonGetBandwidth>
 80166de:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 80166e0:	2300      	movs	r3, #0
 80166e2:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 80166e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80166e8:	2b07      	cmp	r3, #7
 80166ea:	d118      	bne.n	801671e <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 80166ec:	4b19      	ldr	r3, [pc, #100]	; (8016754 <GetTimeOnAir+0x9c>)
 80166ee:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80166f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80166f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80166f8:	fb02 f303 	mul.w	r3, r2, r3
 80166fc:	4619      	mov	r1, r3
 80166fe:	88bb      	ldrh	r3, [r7, #4]
 8016700:	b2db      	uxtb	r3, r3
 8016702:	2201      	movs	r2, #1
 8016704:	9203      	str	r2, [sp, #12]
 8016706:	9302      	str	r3, [sp, #8]
 8016708:	2300      	movs	r3, #0
 801670a:	9301      	str	r3, [sp, #4]
 801670c:	2305      	movs	r3, #5
 801670e:	9300      	str	r3, [sp, #0]
 8016710:	2300      	movs	r3, #0
 8016712:	460a      	mov	r2, r1
 8016714:	68f9      	ldr	r1, [r7, #12]
 8016716:	2000      	movs	r0, #0
 8016718:	47a0      	blx	r4
 801671a:	6178      	str	r0, [r7, #20]
 801671c:	e011      	b.n	8016742 <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801671e:	4b0d      	ldr	r3, [pc, #52]	; (8016754 <GetTimeOnAir+0x9c>)
 8016720:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8016722:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8016726:	88bb      	ldrh	r3, [r7, #4]
 8016728:	b2db      	uxtb	r3, r3
 801672a:	2101      	movs	r1, #1
 801672c:	9103      	str	r1, [sp, #12]
 801672e:	9302      	str	r3, [sp, #8]
 8016730:	2300      	movs	r3, #0
 8016732:	9301      	str	r3, [sp, #4]
 8016734:	2308      	movs	r3, #8
 8016736:	9300      	str	r3, [sp, #0]
 8016738:	2301      	movs	r3, #1
 801673a:	68f9      	ldr	r1, [r7, #12]
 801673c:	2001      	movs	r0, #1
 801673e:	47a0      	blx	r4
 8016740:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8016742:	697b      	ldr	r3, [r7, #20]
}
 8016744:	4618      	mov	r0, r3
 8016746:	371c      	adds	r7, #28
 8016748:	46bd      	mov	sp, r7
 801674a:	bd90      	pop	{r4, r7, pc}
 801674c:	0801ee74 	.word	0x0801ee74
 8016750:	0801ee7c 	.word	0x0801ee7c
 8016754:	0801ef30 	.word	0x0801ef30

08016758 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8016758:	b580      	push	{r7, lr}
 801675a:	b088      	sub	sp, #32
 801675c:	af00      	add	r7, sp, #0
 801675e:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8016760:	2300      	movs	r3, #0
 8016762:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8016764:	687b      	ldr	r3, [r7, #4]
 8016766:	781b      	ldrb	r3, [r3, #0]
 8016768:	3b01      	subs	r3, #1
 801676a:	2b37      	cmp	r3, #55	; 0x37
 801676c:	f200 8122 	bhi.w	80169b4 <RegionEU868GetPhyParam+0x25c>
 8016770:	a201      	add	r2, pc, #4	; (adr r2, 8016778 <RegionEU868GetPhyParam+0x20>)
 8016772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016776:	bf00      	nop
 8016778:	08016859 	.word	0x08016859
 801677c:	0801685f 	.word	0x0801685f
 8016780:	080169b5 	.word	0x080169b5
 8016784:	080169b5 	.word	0x080169b5
 8016788:	080169b5 	.word	0x080169b5
 801678c:	08016865 	.word	0x08016865
 8016790:	080169b5 	.word	0x080169b5
 8016794:	0801689f 	.word	0x0801689f
 8016798:	080169b5 	.word	0x080169b5
 801679c:	080168a5 	.word	0x080168a5
 80167a0:	080168ab 	.word	0x080168ab
 80167a4:	080168b1 	.word	0x080168b1
 80167a8:	080168b7 	.word	0x080168b7
 80167ac:	080168c7 	.word	0x080168c7
 80167b0:	080168d7 	.word	0x080168d7
 80167b4:	080168dd 	.word	0x080168dd
 80167b8:	080168e5 	.word	0x080168e5
 80167bc:	080168ed 	.word	0x080168ed
 80167c0:	080168f5 	.word	0x080168f5
 80167c4:	080168fd 	.word	0x080168fd
 80167c8:	08016905 	.word	0x08016905
 80167cc:	08016919 	.word	0x08016919
 80167d0:	0801691f 	.word	0x0801691f
 80167d4:	08016925 	.word	0x08016925
 80167d8:	0801692b 	.word	0x0801692b
 80167dc:	08016937 	.word	0x08016937
 80167e0:	08016943 	.word	0x08016943
 80167e4:	08016949 	.word	0x08016949
 80167e8:	08016951 	.word	0x08016951
 80167ec:	08016957 	.word	0x08016957
 80167f0:	0801695d 	.word	0x0801695d
 80167f4:	08016965 	.word	0x08016965
 80167f8:	0801686b 	.word	0x0801686b
 80167fc:	080169b5 	.word	0x080169b5
 8016800:	080169b5 	.word	0x080169b5
 8016804:	080169b5 	.word	0x080169b5
 8016808:	080169b5 	.word	0x080169b5
 801680c:	080169b5 	.word	0x080169b5
 8016810:	080169b5 	.word	0x080169b5
 8016814:	080169b5 	.word	0x080169b5
 8016818:	080169b5 	.word	0x080169b5
 801681c:	080169b5 	.word	0x080169b5
 8016820:	080169b5 	.word	0x080169b5
 8016824:	080169b5 	.word	0x080169b5
 8016828:	080169b5 	.word	0x080169b5
 801682c:	080169b5 	.word	0x080169b5
 8016830:	0801696b 	.word	0x0801696b
 8016834:	08016971 	.word	0x08016971
 8016838:	0801697f 	.word	0x0801697f
 801683c:	080169b5 	.word	0x080169b5
 8016840:	080169b5 	.word	0x080169b5
 8016844:	08016985 	.word	0x08016985
 8016848:	0801698b 	.word	0x0801698b
 801684c:	080169b5 	.word	0x080169b5
 8016850:	08016991 	.word	0x08016991
 8016854:	080169a1 	.word	0x080169a1
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8016858:	2300      	movs	r3, #0
 801685a:	61bb      	str	r3, [r7, #24]
            break;
 801685c:	e0ab      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 801685e:	2300      	movs	r3, #0
 8016860:	61bb      	str	r3, [r7, #24]
            break;
 8016862:	e0a8      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8016864:	2300      	movs	r3, #0
 8016866:	61bb      	str	r3, [r7, #24]
            break;
 8016868:	e0a5      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016870:	733b      	strb	r3, [r7, #12]
 8016872:	2307      	movs	r3, #7
 8016874:	737b      	strb	r3, [r7, #13]
 8016876:	2300      	movs	r3, #0
 8016878:	73bb      	strb	r3, [r7, #14]
 801687a:	2310      	movs	r3, #16
 801687c:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801687e:	4b51      	ldr	r3, [pc, #324]	; (80169c4 <RegionEU868GetPhyParam+0x26c>)
 8016880:	681b      	ldr	r3, [r3, #0]
 8016882:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016886:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8016888:	4b4e      	ldr	r3, [pc, #312]	; (80169c4 <RegionEU868GetPhyParam+0x26c>)
 801688a:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801688c:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801688e:	f107 030c 	add.w	r3, r7, #12
 8016892:	4618      	mov	r0, r3
 8016894:	f7ff fddf 	bl	8016456 <RegionCommonGetNextLowerTxDr>
 8016898:	4603      	mov	r3, r0
 801689a:	61bb      	str	r3, [r7, #24]
            break;
 801689c:	e08b      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 801689e:	2300      	movs	r3, #0
 80168a0:	61bb      	str	r3, [r7, #24]
            break;
 80168a2:	e088      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 80168a4:	2300      	movs	r3, #0
 80168a6:	61bb      	str	r3, [r7, #24]
            break;
 80168a8:	e085      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80168aa:	2340      	movs	r3, #64	; 0x40
 80168ac:	61bb      	str	r3, [r7, #24]
            break;
 80168ae:	e082      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80168b0:	2320      	movs	r3, #32
 80168b2:	61bb      	str	r3, [r7, #24]
            break;
 80168b4:	e07f      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80168bc:	461a      	mov	r2, r3
 80168be:	4b42      	ldr	r3, [pc, #264]	; (80169c8 <RegionEU868GetPhyParam+0x270>)
 80168c0:	5c9b      	ldrb	r3, [r3, r2]
 80168c2:	61bb      	str	r3, [r7, #24]
            break;
 80168c4:	e077      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80168cc:	461a      	mov	r2, r3
 80168ce:	4b3f      	ldr	r3, [pc, #252]	; (80169cc <RegionEU868GetPhyParam+0x274>)
 80168d0:	5c9b      	ldrb	r3, [r3, r2]
 80168d2:	61bb      	str	r3, [r7, #24]
            break;
 80168d4:	e06f      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 80168d6:	2301      	movs	r3, #1
 80168d8:	61bb      	str	r3, [r7, #24]
            break;
 80168da:	e06c      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 80168dc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80168e0:	61bb      	str	r3, [r7, #24]
            break;
 80168e2:	e068      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 80168e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80168e8:	61bb      	str	r3, [r7, #24]
            break;
 80168ea:	e064      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 80168ec:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80168f0:	61bb      	str	r3, [r7, #24]
            break;
 80168f2:	e060      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 80168f4:	f241 3388 	movw	r3, #5000	; 0x1388
 80168f8:	61bb      	str	r3, [r7, #24]
            break;
 80168fa:	e05c      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 80168fc:	f241 7370 	movw	r3, #6000	; 0x1770
 8016900:	61bb      	str	r3, [r7, #24]
            break;
 8016902:	e058      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))

        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8016904:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016908:	4831      	ldr	r0, [pc, #196]	; (80169d0 <RegionEU868GetPhyParam+0x278>)
 801690a:	f002 fa27 	bl	8018d5c <randr>
 801690e:	4603      	mov	r3, r0
 8016910:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8016914:	61bb      	str	r3, [r7, #24]
            break;
 8016916:	e04e      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8016918:	2300      	movs	r3, #0
 801691a:	61bb      	str	r3, [r7, #24]
            break;
 801691c:	e04b      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 801691e:	4b2d      	ldr	r3, [pc, #180]	; (80169d4 <RegionEU868GetPhyParam+0x27c>)
 8016920:	61bb      	str	r3, [r7, #24]
            break;
 8016922:	e048      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8016924:	2300      	movs	r3, #0
 8016926:	61bb      	str	r3, [r7, #24]
            break;
 8016928:	e045      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801692a:	4b26      	ldr	r3, [pc, #152]	; (80169c4 <RegionEU868GetPhyParam+0x26c>)
 801692c:	681b      	ldr	r3, [r3, #0]
 801692e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8016932:	61bb      	str	r3, [r7, #24]
            break;
 8016934:	e03f      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8016936:	4b23      	ldr	r3, [pc, #140]	; (80169c4 <RegionEU868GetPhyParam+0x26c>)
 8016938:	681b      	ldr	r3, [r3, #0]
 801693a:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801693e:	61bb      	str	r3, [r7, #24]
            break;
 8016940:	e039      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8016942:	2310      	movs	r3, #16
 8016944:	61bb      	str	r3, [r7, #24]
            break;
 8016946:	e036      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8016948:	4b1e      	ldr	r3, [pc, #120]	; (80169c4 <RegionEU868GetPhyParam+0x26c>)
 801694a:	681b      	ldr	r3, [r3, #0]
 801694c:	61bb      	str	r3, [r7, #24]
            break;
 801694e:	e032      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 8016950:	2300      	movs	r3, #0
 8016952:	61bb      	str	r3, [r7, #24]
            break;
 8016954:	e02f      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8016956:	2300      	movs	r3, #0
 8016958:	61bb      	str	r3, [r7, #24]
            break;
 801695a:	e02c      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 801695c:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8016960:	61bb      	str	r3, [r7, #24]
            break;
 8016962:	e028      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8016964:	4b1c      	ldr	r3, [pc, #112]	; (80169d8 <RegionEU868GetPhyParam+0x280>)
 8016966:	61bb      	str	r3, [r7, #24]
            break;
 8016968:	e025      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801696a:	4b1a      	ldr	r3, [pc, #104]	; (80169d4 <RegionEU868GetPhyParam+0x27c>)
 801696c:	61bb      	str	r3, [r7, #24]
            break;
 801696e:	e022      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8016970:	2311      	movs	r3, #17
 8016972:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8016974:	2301      	movs	r3, #1
 8016976:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8016978:	2300      	movs	r3, #0
 801697a:	76bb      	strb	r3, [r7, #26]
            break;
 801697c:	e01b      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801697e:	2303      	movs	r3, #3
 8016980:	61bb      	str	r3, [r7, #24]
            break;
 8016982:	e018      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8016984:	4b13      	ldr	r3, [pc, #76]	; (80169d4 <RegionEU868GetPhyParam+0x27c>)
 8016986:	61bb      	str	r3, [r7, #24]
            break;
 8016988:	e015      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 801698a:	2303      	movs	r3, #3
 801698c:	61bb      	str	r3, [r7, #24]
            break;
 801698e:	e012      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016996:	461a      	mov	r2, r3
 8016998:	4b10      	ldr	r3, [pc, #64]	; (80169dc <RegionEU868GetPhyParam+0x284>)
 801699a:	5c9b      	ldrb	r3, [r3, r2]
 801699c:	61bb      	str	r3, [r7, #24]
            break;
 801699e:	e00a      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80169a6:	490e      	ldr	r1, [pc, #56]	; (80169e0 <RegionEU868GetPhyParam+0x288>)
 80169a8:	4618      	mov	r0, r3
 80169aa:	f7ff fda7 	bl	80164fc <RegionCommonGetBandwidth>
 80169ae:	4603      	mov	r3, r0
 80169b0:	61bb      	str	r3, [r7, #24]
            break;
 80169b2:	e000      	b.n	80169b6 <RegionEU868GetPhyParam+0x25e>
        }
        default:
        {
            break;
 80169b4:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 80169b6:	69bb      	ldr	r3, [r7, #24]
 80169b8:	61fb      	str	r3, [r7, #28]
 80169ba:	69fb      	ldr	r3, [r7, #28]
}
 80169bc:	4618      	mov	r0, r3
 80169be:	3720      	adds	r7, #32
 80169c0:	46bd      	mov	sp, r7
 80169c2:	bd80      	pop	{r7, pc}
 80169c4:	20001a90 	.word	0x20001a90
 80169c8:	0801ee9c 	.word	0x0801ee9c
 80169cc:	0801eea4 	.word	0x0801eea4
 80169d0:	fffffc18 	.word	0xfffffc18
 80169d4:	33d3e608 	.word	0x33d3e608
 80169d8:	4009999a 	.word	0x4009999a
 80169dc:	0801ee74 	.word	0x0801ee74
 80169e0:	0801ee7c 	.word	0x0801ee7c

080169e4 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80169e4:	b590      	push	{r4, r7, lr}
 80169e6:	b085      	sub	sp, #20
 80169e8:	af02      	add	r7, sp, #8
 80169ea:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 80169ec:	4b11      	ldr	r3, [pc, #68]	; (8016a34 <RegionEU868SetBandTxDone+0x50>)
 80169ee:	681a      	ldr	r2, [r3, #0]
 80169f0:	4b11      	ldr	r3, [pc, #68]	; (8016a38 <RegionEU868SetBandTxDone+0x54>)
 80169f2:	6819      	ldr	r1, [r3, #0]
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	781b      	ldrb	r3, [r3, #0]
 80169f8:	4618      	mov	r0, r3
 80169fa:	4603      	mov	r3, r0
 80169fc:	005b      	lsls	r3, r3, #1
 80169fe:	4403      	add	r3, r0
 8016a00:	009b      	lsls	r3, r3, #2
 8016a02:	440b      	add	r3, r1
 8016a04:	3309      	adds	r3, #9
 8016a06:	781b      	ldrb	r3, [r3, #0]
 8016a08:	4619      	mov	r1, r3
 8016a0a:	460b      	mov	r3, r1
 8016a0c:	005b      	lsls	r3, r3, #1
 8016a0e:	440b      	add	r3, r1
 8016a10:	00db      	lsls	r3, r3, #3
 8016a12:	18d0      	adds	r0, r2, r3
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	6899      	ldr	r1, [r3, #8]
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	785c      	ldrb	r4, [r3, #1]
 8016a1c:	687b      	ldr	r3, [r7, #4]
 8016a1e:	691a      	ldr	r2, [r3, #16]
 8016a20:	9200      	str	r2, [sp, #0]
 8016a22:	68db      	ldr	r3, [r3, #12]
 8016a24:	4622      	mov	r2, r4
 8016a26:	f7ff f8ef 	bl	8015c08 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 8016a2a:	bf00      	nop
 8016a2c:	370c      	adds	r7, #12
 8016a2e:	46bd      	mov	sp, r7
 8016a30:	bd90      	pop	{r4, r7, pc}
 8016a32:	bf00      	nop
 8016a34:	20001a94 	.word	0x20001a94
 8016a38:	20001a90 	.word	0x20001a90

08016a3c <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8016a3c:	b580      	push	{r7, lr}
 8016a3e:	b0b0      	sub	sp, #192	; 0xc0
 8016a40:	af00      	add	r7, sp, #0
 8016a42:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8016a44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8016a48:	2290      	movs	r2, #144	; 0x90
 8016a4a:	2100      	movs	r1, #0
 8016a4c:	4618      	mov	r0, r3
 8016a4e:	f006 fe55 	bl	801d6fc <memset>
 8016a52:	2364      	movs	r3, #100	; 0x64
 8016a54:	863b      	strh	r3, [r7, #48]	; 0x30
 8016a56:	2364      	movs	r3, #100	; 0x64
 8016a58:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8016a5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8016a60:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 8016a64:	230a      	movs	r3, #10
 8016a66:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8016a6a:	2364      	movs	r3, #100	; 0x64
 8016a6c:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 8016a70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8016a74:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8016a78:	687b      	ldr	r3, [r7, #4]
 8016a7a:	7b1b      	ldrb	r3, [r3, #12]
 8016a7c:	2b02      	cmp	r3, #2
 8016a7e:	d05d      	beq.n	8016b3c <RegionEU868InitDefaults+0x100>
 8016a80:	2b02      	cmp	r3, #2
 8016a82:	dc6a      	bgt.n	8016b5a <RegionEU868InitDefaults+0x11e>
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d002      	beq.n	8016a8e <RegionEU868InitDefaults+0x52>
 8016a88:	2b01      	cmp	r3, #1
 8016a8a:	d03e      	beq.n	8016b0a <RegionEU868InitDefaults+0xce>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8016a8c:	e065      	b.n	8016b5a <RegionEU868InitDefaults+0x11e>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	681b      	ldr	r3, [r3, #0]
 8016a92:	2b00      	cmp	r3, #0
 8016a94:	d062      	beq.n	8016b5c <RegionEU868InitDefaults+0x120>
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	685b      	ldr	r3, [r3, #4]
 8016a9a:	2b00      	cmp	r3, #0
 8016a9c:	d05e      	beq.n	8016b5c <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	685b      	ldr	r3, [r3, #4]
 8016aa2:	4a30      	ldr	r2, [pc, #192]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016aa4:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	689b      	ldr	r3, [r3, #8]
 8016aaa:	4a2f      	ldr	r2, [pc, #188]	; (8016b68 <RegionEU868InitDefaults+0x12c>)
 8016aac:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8016aae:	4b2e      	ldr	r3, [pc, #184]	; (8016b68 <RegionEU868InitDefaults+0x12c>)
 8016ab0:	681b      	ldr	r3, [r3, #0]
 8016ab2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8016ab6:	2290      	movs	r2, #144	; 0x90
 8016ab8:	4618      	mov	r0, r3
 8016aba:	f002 f966 	bl	8018d8a <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8016abe:	4b29      	ldr	r3, [pc, #164]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016ac0:	681b      	ldr	r3, [r3, #0]
 8016ac2:	4a2a      	ldr	r2, [pc, #168]	; (8016b6c <RegionEU868InitDefaults+0x130>)
 8016ac4:	ca07      	ldmia	r2, {r0, r1, r2}
 8016ac6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8016aca:	4b26      	ldr	r3, [pc, #152]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	4a28      	ldr	r2, [pc, #160]	; (8016b70 <RegionEU868InitDefaults+0x134>)
 8016ad0:	330c      	adds	r3, #12
 8016ad2:	ca07      	ldmia	r2, {r0, r1, r2}
 8016ad4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8016ad8:	4b22      	ldr	r3, [pc, #136]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016ada:	681b      	ldr	r3, [r3, #0]
 8016adc:	4a25      	ldr	r2, [pc, #148]	; (8016b74 <RegionEU868InitDefaults+0x138>)
 8016ade:	3318      	adds	r3, #24
 8016ae0:	ca07      	ldmia	r2, {r0, r1, r2}
 8016ae2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8016ae6:	4b1f      	ldr	r3, [pc, #124]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016ae8:	681b      	ldr	r3, [r3, #0]
 8016aea:	2207      	movs	r2, #7
 8016aec:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016af0:	4b1c      	ldr	r3, [pc, #112]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016af2:	681b      	ldr	r3, [r3, #0]
 8016af4:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016af8:	4b1a      	ldr	r3, [pc, #104]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016afa:	681b      	ldr	r3, [r3, #0]
 8016afc:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8016b00:	2201      	movs	r2, #1
 8016b02:	4619      	mov	r1, r3
 8016b04:	f7ff f85a 	bl	8015bbc <RegionCommonChanMaskCopy>
 8016b08:	e028      	b.n	8016b5c <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8016b0a:	4b16      	ldr	r3, [pc, #88]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016b0c:	681b      	ldr	r3, [r3, #0]
 8016b0e:	2200      	movs	r2, #0
 8016b10:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 8016b12:	4b14      	ldr	r3, [pc, #80]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016b14:	681b      	ldr	r3, [r3, #0]
 8016b16:	2200      	movs	r2, #0
 8016b18:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 8016b1a:	4b12      	ldr	r3, [pc, #72]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016b1c:	681b      	ldr	r3, [r3, #0]
 8016b1e:	2200      	movs	r2, #0
 8016b20:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016b22:	4b10      	ldr	r3, [pc, #64]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016b24:	681b      	ldr	r3, [r3, #0]
 8016b26:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016b2a:	4b0e      	ldr	r3, [pc, #56]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016b2c:	681b      	ldr	r3, [r3, #0]
 8016b2e:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8016b32:	2201      	movs	r2, #1
 8016b34:	4619      	mov	r1, r3
 8016b36:	f7ff f841 	bl	8015bbc <RegionCommonChanMaskCopy>
            break;
 8016b3a:	e00f      	b.n	8016b5c <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 8016b3c:	4b09      	ldr	r3, [pc, #36]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016b3e:	681b      	ldr	r3, [r3, #0]
 8016b40:	f8b3 1360 	ldrh.w	r1, [r3, #864]	; 0x360
 8016b44:	4b07      	ldr	r3, [pc, #28]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016b46:	681b      	ldr	r3, [r3, #0]
 8016b48:	f8b3 236c 	ldrh.w	r2, [r3, #876]	; 0x36c
 8016b4c:	4b05      	ldr	r3, [pc, #20]	; (8016b64 <RegionEU868InitDefaults+0x128>)
 8016b4e:	681b      	ldr	r3, [r3, #0]
 8016b50:	430a      	orrs	r2, r1
 8016b52:	b292      	uxth	r2, r2
 8016b54:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
            break;
 8016b58:	e000      	b.n	8016b5c <RegionEU868InitDefaults+0x120>
            break;
 8016b5a:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8016b5c:	37c0      	adds	r7, #192	; 0xc0
 8016b5e:	46bd      	mov	sp, r7
 8016b60:	bd80      	pop	{r7, pc}
 8016b62:	bf00      	nop
 8016b64:	20001a90 	.word	0x20001a90
 8016b68:	20001a94 	.word	0x20001a94
 8016b6c:	0801e928 	.word	0x0801e928
 8016b70:	0801e934 	.word	0x0801e934
 8016b74:	0801e940 	.word	0x0801e940

08016b78 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016b78:	b580      	push	{r7, lr}
 8016b7a:	b084      	sub	sp, #16
 8016b7c:	af00      	add	r7, sp, #0
 8016b7e:	6078      	str	r0, [r7, #4]
 8016b80:	460b      	mov	r3, r1
 8016b82:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8016b84:	78fb      	ldrb	r3, [r7, #3]
 8016b86:	2b0f      	cmp	r3, #15
 8016b88:	d86c      	bhi.n	8016c64 <RegionEU868Verify+0xec>
 8016b8a:	a201      	add	r2, pc, #4	; (adr r2, 8016b90 <RegionEU868Verify+0x18>)
 8016b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b90:	08016bd1 	.word	0x08016bd1
 8016b94:	08016c65 	.word	0x08016c65
 8016b98:	08016c65 	.word	0x08016c65
 8016b9c:	08016c65 	.word	0x08016c65
 8016ba0:	08016c65 	.word	0x08016c65
 8016ba4:	08016be9 	.word	0x08016be9
 8016ba8:	08016c07 	.word	0x08016c07
 8016bac:	08016c25 	.word	0x08016c25
 8016bb0:	08016c65 	.word	0x08016c65
 8016bb4:	08016c43 	.word	0x08016c43
 8016bb8:	08016c43 	.word	0x08016c43
 8016bbc:	08016c65 	.word	0x08016c65
 8016bc0:	08016c65 	.word	0x08016c65
 8016bc4:	08016c65 	.word	0x08016c65
 8016bc8:	08016c65 	.word	0x08016c65
 8016bcc:	08016c61 	.word	0x08016c61
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8016bd0:	2300      	movs	r3, #0
 8016bd2:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	681b      	ldr	r3, [r3, #0]
 8016bd8:	f107 020f 	add.w	r2, r7, #15
 8016bdc:	4611      	mov	r1, r2
 8016bde:	4618      	mov	r0, r3
 8016be0:	f7ff fcf4 	bl	80165cc <VerifyRfFreq>
 8016be4:	4603      	mov	r3, r0
 8016be6:	e03e      	b.n	8016c66 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8016be8:	687b      	ldr	r3, [r7, #4]
 8016bea:	f993 3000 	ldrsb.w	r3, [r3]
 8016bee:	2207      	movs	r2, #7
 8016bf0:	2100      	movs	r1, #0
 8016bf2:	4618      	mov	r0, r3
 8016bf4:	f7fe ff65 	bl	8015ac2 <RegionCommonValueInRange>
 8016bf8:	4603      	mov	r3, r0
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	bf14      	ite	ne
 8016bfe:	2301      	movne	r3, #1
 8016c00:	2300      	moveq	r3, #0
 8016c02:	b2db      	uxtb	r3, r3
 8016c04:	e02f      	b.n	8016c66 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	f993 3000 	ldrsb.w	r3, [r3]
 8016c0c:	2205      	movs	r2, #5
 8016c0e:	2100      	movs	r1, #0
 8016c10:	4618      	mov	r0, r3
 8016c12:	f7fe ff56 	bl	8015ac2 <RegionCommonValueInRange>
 8016c16:	4603      	mov	r3, r0
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	bf14      	ite	ne
 8016c1c:	2301      	movne	r3, #1
 8016c1e:	2300      	moveq	r3, #0
 8016c20:	b2db      	uxtb	r3, r3
 8016c22:	e020      	b.n	8016c66 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	f993 3000 	ldrsb.w	r3, [r3]
 8016c2a:	2207      	movs	r2, #7
 8016c2c:	2100      	movs	r1, #0
 8016c2e:	4618      	mov	r0, r3
 8016c30:	f7fe ff47 	bl	8015ac2 <RegionCommonValueInRange>
 8016c34:	4603      	mov	r3, r0
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	bf14      	ite	ne
 8016c3a:	2301      	movne	r3, #1
 8016c3c:	2300      	moveq	r3, #0
 8016c3e:	b2db      	uxtb	r3, r3
 8016c40:	e011      	b.n	8016c66 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8016c42:	687b      	ldr	r3, [r7, #4]
 8016c44:	f993 3000 	ldrsb.w	r3, [r3]
 8016c48:	2207      	movs	r2, #7
 8016c4a:	2100      	movs	r1, #0
 8016c4c:	4618      	mov	r0, r3
 8016c4e:	f7fe ff38 	bl	8015ac2 <RegionCommonValueInRange>
 8016c52:	4603      	mov	r3, r0
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	bf14      	ite	ne
 8016c58:	2301      	movne	r3, #1
 8016c5a:	2300      	moveq	r3, #0
 8016c5c:	b2db      	uxtb	r3, r3
 8016c5e:	e002      	b.n	8016c66 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8016c60:	2301      	movs	r3, #1
 8016c62:	e000      	b.n	8016c66 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8016c64:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8016c66:	4618      	mov	r0, r3
 8016c68:	3710      	adds	r7, #16
 8016c6a:	46bd      	mov	sp, r7
 8016c6c:	bd80      	pop	{r7, pc}
 8016c6e:	bf00      	nop

08016c70 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016c70:	b580      	push	{r7, lr}
 8016c72:	b08a      	sub	sp, #40	; 0x28
 8016c74:	af00      	add	r7, sp, #0
 8016c76:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8016c78:	2350      	movs	r3, #80	; 0x50
 8016c7a:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	7a1b      	ldrb	r3, [r3, #8]
 8016c82:	2b10      	cmp	r3, #16
 8016c84:	d162      	bne.n	8016d4c <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	685b      	ldr	r3, [r3, #4]
 8016c8a:	330f      	adds	r3, #15
 8016c8c:	781b      	ldrb	r3, [r3, #0]
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d15e      	bne.n	8016d50 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8016c92:	2300      	movs	r3, #0
 8016c94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016c98:	2303      	movs	r3, #3
 8016c9a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016c9e:	e050      	b.n	8016d42 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8016ca0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016ca4:	2b07      	cmp	r3, #7
 8016ca6:	d824      	bhi.n	8016cf2 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	685a      	ldr	r2, [r3, #4]
 8016cac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cb0:	4413      	add	r3, r2
 8016cb2:	781b      	ldrb	r3, [r3, #0]
 8016cb4:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8016cb6:	69ba      	ldr	r2, [r7, #24]
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	6859      	ldr	r1, [r3, #4]
 8016cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cc0:	3301      	adds	r3, #1
 8016cc2:	440b      	add	r3, r1
 8016cc4:	781b      	ldrb	r3, [r3, #0]
 8016cc6:	021b      	lsls	r3, r3, #8
 8016cc8:	4313      	orrs	r3, r2
 8016cca:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8016ccc:	69ba      	ldr	r2, [r7, #24]
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	6859      	ldr	r1, [r3, #4]
 8016cd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cd6:	3302      	adds	r3, #2
 8016cd8:	440b      	add	r3, r1
 8016cda:	781b      	ldrb	r3, [r3, #0]
 8016cdc:	041b      	lsls	r3, r3, #16
 8016cde:	4313      	orrs	r3, r2
 8016ce0:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8016ce2:	69bb      	ldr	r3, [r7, #24]
 8016ce4:	2264      	movs	r2, #100	; 0x64
 8016ce6:	fb02 f303 	mul.w	r3, r2, r3
 8016cea:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8016cec:	2300      	movs	r3, #0
 8016cee:	61fb      	str	r3, [r7, #28]
 8016cf0:	e006      	b.n	8016d00 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8016cf2:	2300      	movs	r3, #0
 8016cf4:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8016cf6:	2300      	movs	r3, #0
 8016cf8:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8016cfc:	2300      	movs	r3, #0
 8016cfe:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8016d00:	69bb      	ldr	r3, [r7, #24]
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	d00b      	beq.n	8016d1e <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8016d06:	f107 0318 	add.w	r3, r7, #24
 8016d0a:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8016d0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016d10:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8016d12:	f107 0310 	add.w	r3, r7, #16
 8016d16:	4618      	mov	r0, r3
 8016d18:	f000 fd0e 	bl	8017738 <RegionEU868ChannelAdd>
 8016d1c:	e007      	b.n	8016d2e <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8016d1e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016d22:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8016d24:	f107 030c 	add.w	r3, r7, #12
 8016d28:	4618      	mov	r0, r3
 8016d2a:	f000 fda7 	bl	801787c <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8016d2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d32:	3303      	adds	r3, #3
 8016d34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016d38:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016d3c:	3301      	adds	r3, #1
 8016d3e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016d42:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016d46:	2b0f      	cmp	r3, #15
 8016d48:	d9aa      	bls.n	8016ca0 <RegionEU868ApplyCFList+0x30>
 8016d4a:	e002      	b.n	8016d52 <RegionEU868ApplyCFList+0xe2>
        return;
 8016d4c:	bf00      	nop
 8016d4e:	e000      	b.n	8016d52 <RegionEU868ApplyCFList+0xe2>
        return;
 8016d50:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8016d52:	3728      	adds	r7, #40	; 0x28
 8016d54:	46bd      	mov	sp, r7
 8016d56:	bd80      	pop	{r7, pc}

08016d58 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8016d58:	b580      	push	{r7, lr}
 8016d5a:	b082      	sub	sp, #8
 8016d5c:	af00      	add	r7, sp, #0
 8016d5e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	791b      	ldrb	r3, [r3, #4]
 8016d64:	2b00      	cmp	r3, #0
 8016d66:	d002      	beq.n	8016d6e <RegionEU868ChanMaskSet+0x16>
 8016d68:	2b01      	cmp	r3, #1
 8016d6a:	d00b      	beq.n	8016d84 <RegionEU868ChanMaskSet+0x2c>
 8016d6c:	e015      	b.n	8016d9a <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016d6e:	4b0e      	ldr	r3, [pc, #56]	; (8016da8 <RegionEU868ChanMaskSet+0x50>)
 8016d70:	681b      	ldr	r3, [r3, #0]
 8016d72:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	2201      	movs	r2, #1
 8016d7c:	4619      	mov	r1, r3
 8016d7e:	f7fe ff1d 	bl	8015bbc <RegionCommonChanMaskCopy>
            break;
 8016d82:	e00c      	b.n	8016d9e <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016d84:	4b08      	ldr	r3, [pc, #32]	; (8016da8 <RegionEU868ChanMaskSet+0x50>)
 8016d86:	681b      	ldr	r3, [r3, #0]
 8016d88:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	681b      	ldr	r3, [r3, #0]
 8016d90:	2201      	movs	r2, #1
 8016d92:	4619      	mov	r1, r3
 8016d94:	f7fe ff12 	bl	8015bbc <RegionCommonChanMaskCopy>
            break;
 8016d98:	e001      	b.n	8016d9e <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8016d9a:	2300      	movs	r3, #0
 8016d9c:	e000      	b.n	8016da0 <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8016d9e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8016da0:	4618      	mov	r0, r3
 8016da2:	3708      	adds	r7, #8
 8016da4:	46bd      	mov	sp, r7
 8016da6:	bd80      	pop	{r7, pc}
 8016da8:	20001a90 	.word	0x20001a90

08016dac <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016dac:	b580      	push	{r7, lr}
 8016dae:	b088      	sub	sp, #32
 8016db0:	af02      	add	r7, sp, #8
 8016db2:	60ba      	str	r2, [r7, #8]
 8016db4:	607b      	str	r3, [r7, #4]
 8016db6:	4603      	mov	r3, r0
 8016db8:	73fb      	strb	r3, [r7, #15]
 8016dba:	460b      	mov	r3, r1
 8016dbc:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 8016dbe:	2300      	movs	r3, #0
 8016dc0:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8016dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016dc6:	2b07      	cmp	r3, #7
 8016dc8:	bfa8      	it	ge
 8016dca:	2307      	movge	r3, #7
 8016dcc:	b25a      	sxtb	r2, r3
 8016dce:	687b      	ldr	r3, [r7, #4]
 8016dd0:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016dd8:	491e      	ldr	r1, [pc, #120]	; (8016e54 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8016dda:	4618      	mov	r0, r3
 8016ddc:	f7ff fb8e 	bl	80164fc <RegionCommonGetBandwidth>
 8016de0:	4603      	mov	r3, r0
 8016de2:	b2da      	uxtb	r2, r3
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8016de8:	687b      	ldr	r3, [r7, #4]
 8016dea:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016dee:	2b07      	cmp	r3, #7
 8016df0:	d10a      	bne.n	8016e08 <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016df8:	461a      	mov	r2, r3
 8016dfa:	4b17      	ldr	r3, [pc, #92]	; (8016e58 <RegionEU868ComputeRxWindowParameters+0xac>)
 8016dfc:	5c9b      	ldrb	r3, [r3, r2]
 8016dfe:	4618      	mov	r0, r3
 8016e00:	f7ff f910 	bl	8016024 <RegionCommonComputeSymbolTimeFsk>
 8016e04:	6178      	str	r0, [r7, #20]
 8016e06:	e011      	b.n	8016e2c <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e0e:	461a      	mov	r2, r3
 8016e10:	4b11      	ldr	r3, [pc, #68]	; (8016e58 <RegionEU868ComputeRxWindowParameters+0xac>)
 8016e12:	5c9a      	ldrb	r2, [r3, r2]
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e1a:	4619      	mov	r1, r3
 8016e1c:	4b0d      	ldr	r3, [pc, #52]	; (8016e54 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8016e1e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016e22:	4619      	mov	r1, r3
 8016e24:	4610      	mov	r0, r2
 8016e26:	f7ff f8e7 	bl	8015ff8 <RegionCommonComputeSymbolTimeLoRa>
 8016e2a:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8016e2c:	4b0b      	ldr	r3, [pc, #44]	; (8016e5c <RegionEU868ComputeRxWindowParameters+0xb0>)
 8016e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8016e30:	4798      	blx	r3
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	3308      	adds	r3, #8
 8016e36:	687a      	ldr	r2, [r7, #4]
 8016e38:	320c      	adds	r2, #12
 8016e3a:	7bb9      	ldrb	r1, [r7, #14]
 8016e3c:	9201      	str	r2, [sp, #4]
 8016e3e:	9300      	str	r3, [sp, #0]
 8016e40:	4603      	mov	r3, r0
 8016e42:	68ba      	ldr	r2, [r7, #8]
 8016e44:	6978      	ldr	r0, [r7, #20]
 8016e46:	f7ff f8fd 	bl	8016044 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 8016e4a:	bf00      	nop
 8016e4c:	3718      	adds	r7, #24
 8016e4e:	46bd      	mov	sp, r7
 8016e50:	bd80      	pop	{r7, pc}
 8016e52:	bf00      	nop
 8016e54:	0801ee7c 	.word	0x0801ee7c
 8016e58:	0801ee74 	.word	0x0801ee74
 8016e5c:	0801ef30 	.word	0x0801ef30

08016e60 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016e60:	b5b0      	push	{r4, r5, r7, lr}
 8016e62:	b090      	sub	sp, #64	; 0x40
 8016e64:	af0a      	add	r7, sp, #40	; 0x28
 8016e66:	6078      	str	r0, [r7, #4]
 8016e68:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	785b      	ldrb	r3, [r3, #1]
 8016e6e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8016e70:	2300      	movs	r3, #0
 8016e72:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8016e74:	2300      	movs	r3, #0
 8016e76:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	685b      	ldr	r3, [r3, #4]
 8016e7c:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8016e7e:	4b5a      	ldr	r3, [pc, #360]	; (8016fe8 <RegionEU868RxConfig+0x188>)
 8016e80:	685b      	ldr	r3, [r3, #4]
 8016e82:	4798      	blx	r3
 8016e84:	4603      	mov	r3, r0
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d001      	beq.n	8016e8e <RegionEU868RxConfig+0x2e>
    {
        return false;
 8016e8a:	2300      	movs	r3, #0
 8016e8c:	e0a8      	b.n	8016fe0 <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	7cdb      	ldrb	r3, [r3, #19]
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	d126      	bne.n	8016ee4 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8016e96:	4b55      	ldr	r3, [pc, #340]	; (8016fec <RegionEU868RxConfig+0x18c>)
 8016e98:	681a      	ldr	r2, [r3, #0]
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	781b      	ldrb	r3, [r3, #0]
 8016e9e:	4619      	mov	r1, r3
 8016ea0:	460b      	mov	r3, r1
 8016ea2:	005b      	lsls	r3, r3, #1
 8016ea4:	440b      	add	r3, r1
 8016ea6:	009b      	lsls	r3, r3, #2
 8016ea8:	4413      	add	r3, r2
 8016eaa:	681b      	ldr	r3, [r3, #0]
 8016eac:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8016eae:	4b4f      	ldr	r3, [pc, #316]	; (8016fec <RegionEU868RxConfig+0x18c>)
 8016eb0:	681a      	ldr	r2, [r3, #0]
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	781b      	ldrb	r3, [r3, #0]
 8016eb6:	4619      	mov	r1, r3
 8016eb8:	460b      	mov	r3, r1
 8016eba:	005b      	lsls	r3, r3, #1
 8016ebc:	440b      	add	r3, r1
 8016ebe:	009b      	lsls	r3, r3, #2
 8016ec0:	4413      	add	r3, r2
 8016ec2:	3304      	adds	r3, #4
 8016ec4:	681b      	ldr	r3, [r3, #0]
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d00c      	beq.n	8016ee4 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8016eca:	4b48      	ldr	r3, [pc, #288]	; (8016fec <RegionEU868RxConfig+0x18c>)
 8016ecc:	681a      	ldr	r2, [r3, #0]
 8016ece:	687b      	ldr	r3, [r7, #4]
 8016ed0:	781b      	ldrb	r3, [r3, #0]
 8016ed2:	4619      	mov	r1, r3
 8016ed4:	460b      	mov	r3, r1
 8016ed6:	005b      	lsls	r3, r3, #1
 8016ed8:	440b      	add	r3, r1
 8016eda:	009b      	lsls	r3, r3, #2
 8016edc:	4413      	add	r3, r2
 8016ede:	3304      	adds	r3, #4
 8016ee0:	681b      	ldr	r3, [r3, #0]
 8016ee2:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8016ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016ee8:	4a41      	ldr	r2, [pc, #260]	; (8016ff0 <RegionEU868RxConfig+0x190>)
 8016eea:	5cd3      	ldrb	r3, [r2, r3]
 8016eec:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8016eee:	4b3e      	ldr	r3, [pc, #248]	; (8016fe8 <RegionEU868RxConfig+0x188>)
 8016ef0:	68db      	ldr	r3, [r3, #12]
 8016ef2:	6938      	ldr	r0, [r7, #16]
 8016ef4:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8016ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016efa:	2b07      	cmp	r3, #7
 8016efc:	d128      	bne.n	8016f50 <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 8016efe:	2300      	movs	r3, #0
 8016f00:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8016f02:	4b39      	ldr	r3, [pc, #228]	; (8016fe8 <RegionEU868RxConfig+0x188>)
 8016f04:	699c      	ldr	r4, [r3, #24]
 8016f06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016f0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016f0e:	fb02 f303 	mul.w	r3, r2, r3
 8016f12:	4619      	mov	r1, r3
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	689b      	ldr	r3, [r3, #8]
 8016f18:	b29b      	uxth	r3, r3
 8016f1a:	687a      	ldr	r2, [r7, #4]
 8016f1c:	7c92      	ldrb	r2, [r2, #18]
 8016f1e:	7df8      	ldrb	r0, [r7, #23]
 8016f20:	9209      	str	r2, [sp, #36]	; 0x24
 8016f22:	2200      	movs	r2, #0
 8016f24:	9208      	str	r2, [sp, #32]
 8016f26:	2200      	movs	r2, #0
 8016f28:	9207      	str	r2, [sp, #28]
 8016f2a:	2200      	movs	r2, #0
 8016f2c:	9206      	str	r2, [sp, #24]
 8016f2e:	2201      	movs	r2, #1
 8016f30:	9205      	str	r2, [sp, #20]
 8016f32:	2200      	movs	r2, #0
 8016f34:	9204      	str	r2, [sp, #16]
 8016f36:	2200      	movs	r2, #0
 8016f38:	9203      	str	r2, [sp, #12]
 8016f3a:	9302      	str	r3, [sp, #8]
 8016f3c:	2305      	movs	r3, #5
 8016f3e:	9301      	str	r3, [sp, #4]
 8016f40:	4b2c      	ldr	r3, [pc, #176]	; (8016ff4 <RegionEU868RxConfig+0x194>)
 8016f42:	9300      	str	r3, [sp, #0]
 8016f44:	2300      	movs	r3, #0
 8016f46:	460a      	mov	r2, r1
 8016f48:	f24c 3150 	movw	r1, #50000	; 0xc350
 8016f4c:	47a0      	blx	r4
 8016f4e:	e024      	b.n	8016f9a <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8016f50:	2301      	movs	r3, #1
 8016f52:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8016f54:	4b24      	ldr	r3, [pc, #144]	; (8016fe8 <RegionEU868RxConfig+0x188>)
 8016f56:	699c      	ldr	r4, [r3, #24]
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	789b      	ldrb	r3, [r3, #2]
 8016f5c:	461d      	mov	r5, r3
 8016f5e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	689b      	ldr	r3, [r3, #8]
 8016f66:	b29b      	uxth	r3, r3
 8016f68:	687a      	ldr	r2, [r7, #4]
 8016f6a:	7c92      	ldrb	r2, [r2, #18]
 8016f6c:	7df8      	ldrb	r0, [r7, #23]
 8016f6e:	9209      	str	r2, [sp, #36]	; 0x24
 8016f70:	2201      	movs	r2, #1
 8016f72:	9208      	str	r2, [sp, #32]
 8016f74:	2200      	movs	r2, #0
 8016f76:	9207      	str	r2, [sp, #28]
 8016f78:	2200      	movs	r2, #0
 8016f7a:	9206      	str	r2, [sp, #24]
 8016f7c:	2200      	movs	r2, #0
 8016f7e:	9205      	str	r2, [sp, #20]
 8016f80:	2200      	movs	r2, #0
 8016f82:	9204      	str	r2, [sp, #16]
 8016f84:	2200      	movs	r2, #0
 8016f86:	9203      	str	r2, [sp, #12]
 8016f88:	9302      	str	r3, [sp, #8]
 8016f8a:	2308      	movs	r3, #8
 8016f8c:	9301      	str	r3, [sp, #4]
 8016f8e:	2300      	movs	r3, #0
 8016f90:	9300      	str	r3, [sp, #0]
 8016f92:	2301      	movs	r3, #1
 8016f94:	460a      	mov	r2, r1
 8016f96:	4629      	mov	r1, r5
 8016f98:	47a0      	blx	r4
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 8016f9a:	687b      	ldr	r3, [r7, #4]
 8016f9c:	7c5b      	ldrb	r3, [r3, #17]
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	d005      	beq.n	8016fae <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8016fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016fa6:	4a14      	ldr	r2, [pc, #80]	; (8016ff8 <RegionEU868RxConfig+0x198>)
 8016fa8:	5cd3      	ldrb	r3, [r2, r3]
 8016faa:	75bb      	strb	r3, [r7, #22]
 8016fac:	e004      	b.n	8016fb8 <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8016fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016fb2:	4a12      	ldr	r2, [pc, #72]	; (8016ffc <RegionEU868RxConfig+0x19c>)
 8016fb4:	5cd3      	ldrb	r3, [r2, r3]
 8016fb6:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8016fb8:	4b0b      	ldr	r3, [pc, #44]	; (8016fe8 <RegionEU868RxConfig+0x188>)
 8016fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016fbc:	7dba      	ldrb	r2, [r7, #22]
 8016fbe:	320d      	adds	r2, #13
 8016fc0:	b2d1      	uxtb	r1, r2
 8016fc2:	7dfa      	ldrb	r2, [r7, #23]
 8016fc4:	4610      	mov	r0, r2
 8016fc6:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8016fc8:	687b      	ldr	r3, [r7, #4]
 8016fca:	7cdb      	ldrb	r3, [r3, #19]
 8016fcc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016fd0:	6939      	ldr	r1, [r7, #16]
 8016fd2:	4618      	mov	r0, r3
 8016fd4:	f7ff fab0 	bl	8016538 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8016fd8:	683b      	ldr	r3, [r7, #0]
 8016fda:	7bfa      	ldrb	r2, [r7, #15]
 8016fdc:	701a      	strb	r2, [r3, #0]
    return true;
 8016fde:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8016fe0:	4618      	mov	r0, r3
 8016fe2:	3718      	adds	r7, #24
 8016fe4:	46bd      	mov	sp, r7
 8016fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8016fe8:	0801ef30 	.word	0x0801ef30
 8016fec:	20001a90 	.word	0x20001a90
 8016ff0:	0801ee74 	.word	0x0801ee74
 8016ff4:	00014585 	.word	0x00014585
 8016ff8:	0801eea4 	.word	0x0801eea4
 8016ffc:	0801ee9c 	.word	0x0801ee9c

08017000 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8017000:	b590      	push	{r4, r7, lr}
 8017002:	b093      	sub	sp, #76	; 0x4c
 8017004:	af0a      	add	r7, sp, #40	; 0x28
 8017006:	60f8      	str	r0, [r7, #12]
 8017008:	60b9      	str	r1, [r7, #8]
 801700a:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 801700c:	68fb      	ldr	r3, [r7, #12]
 801700e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017012:	461a      	mov	r2, r3
 8017014:	4b5d      	ldr	r3, [pc, #372]	; (801718c <RegionEU868TxConfig+0x18c>)
 8017016:	5c9b      	ldrb	r3, [r3, r2]
 8017018:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 801701a:	68fb      	ldr	r3, [r7, #12]
 801701c:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8017020:	4b5b      	ldr	r3, [pc, #364]	; (8017190 <RegionEU868TxConfig+0x190>)
 8017022:	681a      	ldr	r2, [r3, #0]
 8017024:	4b5b      	ldr	r3, [pc, #364]	; (8017194 <RegionEU868TxConfig+0x194>)
 8017026:	6819      	ldr	r1, [r3, #0]
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	781b      	ldrb	r3, [r3, #0]
 801702c:	461c      	mov	r4, r3
 801702e:	4623      	mov	r3, r4
 8017030:	005b      	lsls	r3, r3, #1
 8017032:	4423      	add	r3, r4
 8017034:	009b      	lsls	r3, r3, #2
 8017036:	440b      	add	r3, r1
 8017038:	3309      	adds	r3, #9
 801703a:	781b      	ldrb	r3, [r3, #0]
 801703c:	4619      	mov	r1, r3
 801703e:	460b      	mov	r3, r1
 8017040:	005b      	lsls	r3, r3, #1
 8017042:	440b      	add	r3, r1
 8017044:	00db      	lsls	r3, r3, #3
 8017046:	4413      	add	r3, r2
 8017048:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801704c:	4619      	mov	r1, r3
 801704e:	f7ff fa40 	bl	80164d2 <RegionCommonLimitTxPower>
 8017052:	4603      	mov	r3, r0
 8017054:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8017056:	68fb      	ldr	r3, [r7, #12]
 8017058:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801705c:	494e      	ldr	r1, [pc, #312]	; (8017198 <RegionEU868TxConfig+0x198>)
 801705e:	4618      	mov	r0, r3
 8017060:	f7ff fa4c 	bl	80164fc <RegionCommonGetBandwidth>
 8017064:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8017066:	2300      	movs	r3, #0
 8017068:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801706a:	68fb      	ldr	r3, [r7, #12]
 801706c:	6859      	ldr	r1, [r3, #4]
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	689a      	ldr	r2, [r3, #8]
 8017072:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8017076:	4618      	mov	r0, r3
 8017078:	f7ff f89c 	bl	80161b4 <RegionCommonComputeTxPower>
 801707c:	4603      	mov	r3, r0
 801707e:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8017080:	4b46      	ldr	r3, [pc, #280]	; (801719c <RegionEU868TxConfig+0x19c>)
 8017082:	68da      	ldr	r2, [r3, #12]
 8017084:	4b43      	ldr	r3, [pc, #268]	; (8017194 <RegionEU868TxConfig+0x194>)
 8017086:	6819      	ldr	r1, [r3, #0]
 8017088:	68fb      	ldr	r3, [r7, #12]
 801708a:	781b      	ldrb	r3, [r3, #0]
 801708c:	4618      	mov	r0, r3
 801708e:	4603      	mov	r3, r0
 8017090:	005b      	lsls	r3, r3, #1
 8017092:	4403      	add	r3, r0
 8017094:	009b      	lsls	r3, r3, #2
 8017096:	440b      	add	r3, r1
 8017098:	681b      	ldr	r3, [r3, #0]
 801709a:	4618      	mov	r0, r3
 801709c:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801709e:	68fb      	ldr	r3, [r7, #12]
 80170a0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80170a4:	2b07      	cmp	r3, #7
 80170a6:	d124      	bne.n	80170f2 <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 80170a8:	2300      	movs	r3, #0
 80170aa:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 80170ac:	4b3b      	ldr	r3, [pc, #236]	; (801719c <RegionEU868TxConfig+0x19c>)
 80170ae:	69dc      	ldr	r4, [r3, #28]
 80170b0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80170b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80170b8:	fb02 f303 	mul.w	r3, r2, r3
 80170bc:	461a      	mov	r2, r3
 80170be:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80170c2:	7ff8      	ldrb	r0, [r7, #31]
 80170c4:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80170c8:	9308      	str	r3, [sp, #32]
 80170ca:	2300      	movs	r3, #0
 80170cc:	9307      	str	r3, [sp, #28]
 80170ce:	2300      	movs	r3, #0
 80170d0:	9306      	str	r3, [sp, #24]
 80170d2:	2300      	movs	r3, #0
 80170d4:	9305      	str	r3, [sp, #20]
 80170d6:	2301      	movs	r3, #1
 80170d8:	9304      	str	r3, [sp, #16]
 80170da:	2300      	movs	r3, #0
 80170dc:	9303      	str	r3, [sp, #12]
 80170de:	2305      	movs	r3, #5
 80170e0:	9302      	str	r3, [sp, #8]
 80170e2:	2300      	movs	r3, #0
 80170e4:	9301      	str	r3, [sp, #4]
 80170e6:	9200      	str	r2, [sp, #0]
 80170e8:	69bb      	ldr	r3, [r7, #24]
 80170ea:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80170ee:	47a0      	blx	r4
 80170f0:	e01d      	b.n	801712e <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 80170f2:	2301      	movs	r3, #1
 80170f4:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80170f6:	4b29      	ldr	r3, [pc, #164]	; (801719c <RegionEU868TxConfig+0x19c>)
 80170f8:	69dc      	ldr	r4, [r3, #28]
 80170fa:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80170fe:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8017102:	7ff8      	ldrb	r0, [r7, #31]
 8017104:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8017108:	9208      	str	r2, [sp, #32]
 801710a:	2200      	movs	r2, #0
 801710c:	9207      	str	r2, [sp, #28]
 801710e:	2200      	movs	r2, #0
 8017110:	9206      	str	r2, [sp, #24]
 8017112:	2200      	movs	r2, #0
 8017114:	9205      	str	r2, [sp, #20]
 8017116:	2201      	movs	r2, #1
 8017118:	9204      	str	r2, [sp, #16]
 801711a:	2200      	movs	r2, #0
 801711c:	9203      	str	r2, [sp, #12]
 801711e:	2208      	movs	r2, #8
 8017120:	9202      	str	r2, [sp, #8]
 8017122:	2201      	movs	r2, #1
 8017124:	9201      	str	r2, [sp, #4]
 8017126:	9300      	str	r3, [sp, #0]
 8017128:	69bb      	ldr	r3, [r7, #24]
 801712a:	2200      	movs	r2, #0
 801712c:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801712e:	4b19      	ldr	r3, [pc, #100]	; (8017194 <RegionEU868TxConfig+0x194>)
 8017130:	681a      	ldr	r2, [r3, #0]
 8017132:	68fb      	ldr	r3, [r7, #12]
 8017134:	781b      	ldrb	r3, [r3, #0]
 8017136:	4619      	mov	r1, r3
 8017138:	460b      	mov	r3, r1
 801713a:	005b      	lsls	r3, r3, #1
 801713c:	440b      	add	r3, r1
 801713e:	009b      	lsls	r3, r3, #2
 8017140:	4413      	add	r3, r2
 8017142:	681a      	ldr	r2, [r3, #0]
 8017144:	68fb      	ldr	r3, [r7, #12]
 8017146:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801714a:	4619      	mov	r1, r3
 801714c:	4610      	mov	r0, r2
 801714e:	f7ff fa25 	bl	801659c <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8017152:	68fb      	ldr	r3, [r7, #12]
 8017154:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	899b      	ldrh	r3, [r3, #12]
 801715c:	4619      	mov	r1, r3
 801715e:	4610      	mov	r0, r2
 8017160:	f7ff faaa 	bl	80166b8 <GetTimeOnAir>
 8017164:	4602      	mov	r2, r0
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 801716a:	4b0c      	ldr	r3, [pc, #48]	; (801719c <RegionEU868TxConfig+0x19c>)
 801716c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801716e:	68fa      	ldr	r2, [r7, #12]
 8017170:	8992      	ldrh	r2, [r2, #12]
 8017172:	b2d1      	uxtb	r1, r2
 8017174:	7ffa      	ldrb	r2, [r7, #31]
 8017176:	4610      	mov	r0, r2
 8017178:	4798      	blx	r3

    *txPower = txPowerLimited;
 801717a:	68bb      	ldr	r3, [r7, #8]
 801717c:	7f7a      	ldrb	r2, [r7, #29]
 801717e:	701a      	strb	r2, [r3, #0]
    return true;
 8017180:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8017182:	4618      	mov	r0, r3
 8017184:	3724      	adds	r7, #36	; 0x24
 8017186:	46bd      	mov	sp, r7
 8017188:	bd90      	pop	{r4, r7, pc}
 801718a:	bf00      	nop
 801718c:	0801ee74 	.word	0x0801ee74
 8017190:	20001a94 	.word	0x20001a94
 8017194:	20001a90 	.word	0x20001a90
 8017198:	0801ee7c 	.word	0x0801ee7c
 801719c:	0801ef30 	.word	0x0801ef30

080171a0 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80171a0:	b590      	push	{r4, r7, lr}
 80171a2:	b093      	sub	sp, #76	; 0x4c
 80171a4:	af00      	add	r7, sp, #0
 80171a6:	60f8      	str	r0, [r7, #12]
 80171a8:	60b9      	str	r1, [r7, #8]
 80171aa:	607a      	str	r2, [r7, #4]
 80171ac:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80171ae:	2307      	movs	r3, #7
 80171b0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80171b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80171b8:	2200      	movs	r2, #0
 80171ba:	601a      	str	r2, [r3, #0]
 80171bc:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80171be:	2300      	movs	r3, #0
 80171c0:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 80171c4:	2300      	movs	r3, #0
 80171c6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 80171ca:	2300      	movs	r3, #0
 80171cc:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80171ce:	e085      	b.n	80172dc <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80171d0:	68fb      	ldr	r3, [r7, #12]
 80171d2:	685a      	ldr	r2, [r3, #4]
 80171d4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80171d8:	4413      	add	r3, r2
 80171da:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80171de:	4611      	mov	r1, r2
 80171e0:	4618      	mov	r0, r3
 80171e2:	f7fe fe2f 	bl	8015e44 <RegionCommonParseLinkAdrReq>
 80171e6:	4603      	mov	r3, r0
 80171e8:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 80171ec:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80171f0:	2b00      	cmp	r3, #0
 80171f2:	d07b      	beq.n	80172ec <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80171f4:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80171f8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80171fc:	4413      	add	r3, r2
 80171fe:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8017202:	2307      	movs	r3, #7
 8017204:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8017208:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801720c:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801720e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8017212:	2b00      	cmp	r3, #0
 8017214:	d109      	bne.n	801722a <RegionEU868LinkAdrReq+0x8a>
 8017216:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017218:	2b00      	cmp	r3, #0
 801721a:	d106      	bne.n	801722a <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 801721c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8017220:	f023 0301 	bic.w	r3, r3, #1
 8017224:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8017228:	e058      	b.n	80172dc <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801722a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801722e:	2b00      	cmp	r3, #0
 8017230:	d003      	beq.n	801723a <RegionEU868LinkAdrReq+0x9a>
 8017232:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8017236:	2b05      	cmp	r3, #5
 8017238:	d903      	bls.n	8017242 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801723a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801723e:	2b06      	cmp	r3, #6
 8017240:	d906      	bls.n	8017250 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8017242:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8017246:	f023 0301 	bic.w	r3, r3, #1
 801724a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801724e:	e045      	b.n	80172dc <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8017250:	2300      	movs	r3, #0
 8017252:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8017256:	e03d      	b.n	80172d4 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8017258:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801725c:	2b06      	cmp	r3, #6
 801725e:	d118      	bne.n	8017292 <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8017260:	4b5f      	ldr	r3, [pc, #380]	; (80173e0 <RegionEU868LinkAdrReq+0x240>)
 8017262:	6819      	ldr	r1, [r3, #0]
 8017264:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8017268:	4613      	mov	r3, r2
 801726a:	005b      	lsls	r3, r3, #1
 801726c:	4413      	add	r3, r2
 801726e:	009b      	lsls	r3, r3, #2
 8017270:	440b      	add	r3, r1
 8017272:	681b      	ldr	r3, [r3, #0]
 8017274:	2b00      	cmp	r3, #0
 8017276:	d028      	beq.n	80172ca <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 8017278:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801727c:	2201      	movs	r2, #1
 801727e:	fa02 f303 	lsl.w	r3, r2, r3
 8017282:	b21a      	sxth	r2, r3
 8017284:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017286:	b21b      	sxth	r3, r3
 8017288:	4313      	orrs	r3, r2
 801728a:	b21b      	sxth	r3, r3
 801728c:	b29b      	uxth	r3, r3
 801728e:	877b      	strh	r3, [r7, #58]	; 0x3a
 8017290:	e01b      	b.n	80172ca <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8017292:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017294:	461a      	mov	r2, r3
 8017296:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801729a:	fa42 f303 	asr.w	r3, r2, r3
 801729e:	f003 0301 	and.w	r3, r3, #1
 80172a2:	2b00      	cmp	r3, #0
 80172a4:	d011      	beq.n	80172ca <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 80172a6:	4b4e      	ldr	r3, [pc, #312]	; (80173e0 <RegionEU868LinkAdrReq+0x240>)
 80172a8:	6819      	ldr	r1, [r3, #0]
 80172aa:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80172ae:	4613      	mov	r3, r2
 80172b0:	005b      	lsls	r3, r3, #1
 80172b2:	4413      	add	r3, r2
 80172b4:	009b      	lsls	r3, r3, #2
 80172b6:	440b      	add	r3, r1
 80172b8:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d105      	bne.n	80172ca <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 80172be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80172c2:	f023 0301 	bic.w	r3, r3, #1
 80172c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80172ca:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80172ce:	3301      	adds	r3, #1
 80172d0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80172d4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80172d8:	2b0f      	cmp	r3, #15
 80172da:	d9bd      	bls.n	8017258 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 80172dc:	68fb      	ldr	r3, [r7, #12]
 80172de:	7a1b      	ldrb	r3, [r3, #8]
 80172e0:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80172e4:	429a      	cmp	r2, r3
 80172e6:	f4ff af73 	bcc.w	80171d0 <RegionEU868LinkAdrReq+0x30>
 80172ea:	e000      	b.n	80172ee <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 80172ec:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80172ee:	2302      	movs	r3, #2
 80172f0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80172f4:	68fb      	ldr	r3, [r7, #12]
 80172f6:	7a5b      	ldrb	r3, [r3, #9]
 80172f8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 80172fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8017300:	4618      	mov	r0, r3
 8017302:	f7ff fa29 	bl	8016758 <RegionEU868GetPhyParam>
 8017306:	4603      	mov	r3, r0
 8017308:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 801730a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801730e:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8017310:	68fb      	ldr	r3, [r7, #12]
 8017312:	7a9b      	ldrb	r3, [r3, #10]
 8017314:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8017316:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 801731a:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801731c:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 8017320:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8017322:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017326:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8017328:	68fb      	ldr	r3, [r7, #12]
 801732a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801732e:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8017330:	68fb      	ldr	r3, [r7, #12]
 8017332:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8017336:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	7b5b      	ldrb	r3, [r3, #13]
 801733c:	b25b      	sxtb	r3, r3
 801733e:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8017340:	2310      	movs	r3, #16
 8017342:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8017344:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8017348:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801734a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801734c:	b25b      	sxtb	r3, r3
 801734e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8017352:	2307      	movs	r3, #7
 8017354:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8017358:	4b21      	ldr	r3, [pc, #132]	; (80173e0 <RegionEU868LinkAdrReq+0x240>)
 801735a:	681b      	ldr	r3, [r3, #0]
 801735c:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801735e:	2307      	movs	r3, #7
 8017360:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8017364:	2300      	movs	r3, #0
 8017366:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801736a:	68fb      	ldr	r3, [r7, #12]
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8017370:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8017374:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8017378:	1c9a      	adds	r2, r3, #2
 801737a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801737e:	1c59      	adds	r1, r3, #1
 8017380:	f107 0010 	add.w	r0, r7, #16
 8017384:	4623      	mov	r3, r4
 8017386:	f7fe fdae 	bl	8015ee6 <RegionCommonLinkAdrReqVerifyParams>
 801738a:	4603      	mov	r3, r0
 801738c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8017390:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8017394:	2b07      	cmp	r3, #7
 8017396:	d10d      	bne.n	80173b4 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8017398:	4b11      	ldr	r3, [pc, #68]	; (80173e0 <RegionEU868LinkAdrReq+0x240>)
 801739a:	681b      	ldr	r3, [r3, #0]
 801739c:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80173a0:	220c      	movs	r2, #12
 80173a2:	2100      	movs	r1, #0
 80173a4:	4618      	mov	r0, r3
 80173a6:	f001 fd2b 	bl	8018e00 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 80173aa:	4b0d      	ldr	r3, [pc, #52]	; (80173e0 <RegionEU868LinkAdrReq+0x240>)
 80173ac:	681b      	ldr	r3, [r3, #0]
 80173ae:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80173b0:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80173b4:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 80173b8:	68bb      	ldr	r3, [r7, #8]
 80173ba:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80173bc:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80173c4:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80173c8:	683b      	ldr	r3, [r7, #0]
 80173ca:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80173cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80173ce:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80173d2:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 80173d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80173d8:	4618      	mov	r0, r3
 80173da:	374c      	adds	r7, #76	; 0x4c
 80173dc:	46bd      	mov	sp, r7
 80173de:	bd90      	pop	{r4, r7, pc}
 80173e0:	20001a90 	.word	0x20001a90

080173e4 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80173e4:	b580      	push	{r7, lr}
 80173e6:	b084      	sub	sp, #16
 80173e8:	af00      	add	r7, sp, #0
 80173ea:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 80173ec:	2307      	movs	r3, #7
 80173ee:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 80173f0:	2300      	movs	r3, #0
 80173f2:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	685b      	ldr	r3, [r3, #4]
 80173f8:	f107 020e 	add.w	r2, r7, #14
 80173fc:	4611      	mov	r1, r2
 80173fe:	4618      	mov	r0, r3
 8017400:	f7ff f8e4 	bl	80165cc <VerifyRfFreq>
 8017404:	4603      	mov	r3, r0
 8017406:	f083 0301 	eor.w	r3, r3, #1
 801740a:	b2db      	uxtb	r3, r3
 801740c:	2b00      	cmp	r3, #0
 801740e:	d003      	beq.n	8017418 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8017410:	7bfb      	ldrb	r3, [r7, #15]
 8017412:	f023 0301 	bic.w	r3, r3, #1
 8017416:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	f993 3000 	ldrsb.w	r3, [r3]
 801741e:	2207      	movs	r2, #7
 8017420:	2100      	movs	r1, #0
 8017422:	4618      	mov	r0, r3
 8017424:	f7fe fb4d 	bl	8015ac2 <RegionCommonValueInRange>
 8017428:	4603      	mov	r3, r0
 801742a:	2b00      	cmp	r3, #0
 801742c:	d103      	bne.n	8017436 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 801742e:	7bfb      	ldrb	r3, [r7, #15]
 8017430:	f023 0302 	bic.w	r3, r3, #2
 8017434:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8017436:	687b      	ldr	r3, [r7, #4]
 8017438:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801743c:	2205      	movs	r2, #5
 801743e:	2100      	movs	r1, #0
 8017440:	4618      	mov	r0, r3
 8017442:	f7fe fb3e 	bl	8015ac2 <RegionCommonValueInRange>
 8017446:	4603      	mov	r3, r0
 8017448:	2b00      	cmp	r3, #0
 801744a:	d103      	bne.n	8017454 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801744c:	7bfb      	ldrb	r3, [r7, #15]
 801744e:	f023 0304 	bic.w	r3, r3, #4
 8017452:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 8017454:	7bfb      	ldrb	r3, [r7, #15]
}
 8017456:	4618      	mov	r0, r3
 8017458:	3710      	adds	r7, #16
 801745a:	46bd      	mov	sp, r7
 801745c:	bd80      	pop	{r7, pc}
	...

08017460 <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8017460:	b580      	push	{r7, lr}
 8017462:	b086      	sub	sp, #24
 8017464:	af00      	add	r7, sp, #0
 8017466:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8017468:	2303      	movs	r3, #3
 801746a:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	681b      	ldr	r3, [r3, #0]
 8017470:	681b      	ldr	r3, [r3, #0]
 8017472:	2b00      	cmp	r3, #0
 8017474:	d114      	bne.n	80174a0 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8017476:	687b      	ldr	r3, [r7, #4]
 8017478:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801747c:	b2db      	uxtb	r3, r3
 801747e:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8017480:	f107 0308 	add.w	r3, r7, #8
 8017484:	4618      	mov	r0, r3
 8017486:	f000 f9f9 	bl	801787c <RegionEU868ChannelsRemove>
 801748a:	4603      	mov	r3, r0
 801748c:	f083 0301 	eor.w	r3, r3, #1
 8017490:	b2db      	uxtb	r3, r3
 8017492:	2b00      	cmp	r3, #0
 8017494:	d03b      	beq.n	801750e <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8017496:	7dfb      	ldrb	r3, [r7, #23]
 8017498:	f023 0303 	bic.w	r3, r3, #3
 801749c:	75fb      	strb	r3, [r7, #23]
 801749e:	e036      	b.n	801750e <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 80174a0:	687b      	ldr	r3, [r7, #4]
 80174a2:	681b      	ldr	r3, [r3, #0]
 80174a4:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80174ac:	b2db      	uxtb	r3, r3
 80174ae:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 80174b0:	f107 030c 	add.w	r3, r7, #12
 80174b4:	4618      	mov	r0, r3
 80174b6:	f000 f93f 	bl	8017738 <RegionEU868ChannelAdd>
 80174ba:	4603      	mov	r3, r0
 80174bc:	2b06      	cmp	r3, #6
 80174be:	d820      	bhi.n	8017502 <RegionEU868NewChannelReq+0xa2>
 80174c0:	a201      	add	r2, pc, #4	; (adr r2, 80174c8 <RegionEU868NewChannelReq+0x68>)
 80174c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80174c6:	bf00      	nop
 80174c8:	0801750d 	.word	0x0801750d
 80174cc:	08017503 	.word	0x08017503
 80174d0:	08017503 	.word	0x08017503
 80174d4:	08017503 	.word	0x08017503
 80174d8:	080174e5 	.word	0x080174e5
 80174dc:	080174ef 	.word	0x080174ef
 80174e0:	080174f9 	.word	0x080174f9
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 80174e4:	7dfb      	ldrb	r3, [r7, #23]
 80174e6:	f023 0301 	bic.w	r3, r3, #1
 80174ea:	75fb      	strb	r3, [r7, #23]
                break;
 80174ec:	e00f      	b.n	801750e <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 80174ee:	7dfb      	ldrb	r3, [r7, #23]
 80174f0:	f023 0302 	bic.w	r3, r3, #2
 80174f4:	75fb      	strb	r3, [r7, #23]
                break;
 80174f6:	e00a      	b.n	801750e <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 80174f8:	7dfb      	ldrb	r3, [r7, #23]
 80174fa:	f023 0303 	bic.w	r3, r3, #3
 80174fe:	75fb      	strb	r3, [r7, #23]
                break;
 8017500:	e005      	b.n	801750e <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8017502:	7dfb      	ldrb	r3, [r7, #23]
 8017504:	f023 0303 	bic.w	r3, r3, #3
 8017508:	75fb      	strb	r3, [r7, #23]
                break;
 801750a:	e000      	b.n	801750e <RegionEU868NewChannelReq+0xae>
                break;
 801750c:	bf00      	nop
            }
        }
    }

    return status;
 801750e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017512:	4618      	mov	r0, r3
 8017514:	3718      	adds	r7, #24
 8017516:	46bd      	mov	sp, r7
 8017518:	bd80      	pop	{r7, pc}
 801751a:	bf00      	nop

0801751c <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801751c:	b480      	push	{r7}
 801751e:	b083      	sub	sp, #12
 8017520:	af00      	add	r7, sp, #0
 8017522:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8017524:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017528:	4618      	mov	r0, r3
 801752a:	370c      	adds	r7, #12
 801752c:	46bd      	mov	sp, r7
 801752e:	bc80      	pop	{r7}
 8017530:	4770      	bx	lr
	...

08017534 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8017534:	b580      	push	{r7, lr}
 8017536:	b084      	sub	sp, #16
 8017538:	af00      	add	r7, sp, #0
 801753a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801753c:	2303      	movs	r3, #3
 801753e:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8017540:	2300      	movs	r3, #0
 8017542:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8017544:	687b      	ldr	r3, [r7, #4]
 8017546:	685b      	ldr	r3, [r3, #4]
 8017548:	f107 020e 	add.w	r2, r7, #14
 801754c:	4611      	mov	r1, r2
 801754e:	4618      	mov	r0, r3
 8017550:	f7ff f83c 	bl	80165cc <VerifyRfFreq>
 8017554:	4603      	mov	r3, r0
 8017556:	f083 0301 	eor.w	r3, r3, #1
 801755a:	b2db      	uxtb	r3, r3
 801755c:	2b00      	cmp	r3, #0
 801755e:	d003      	beq.n	8017568 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 8017560:	7bfb      	ldrb	r3, [r7, #15]
 8017562:	f023 0301 	bic.w	r3, r3, #1
 8017566:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8017568:	4b13      	ldr	r3, [pc, #76]	; (80175b8 <RegionEU868DlChannelReq+0x84>)
 801756a:	681a      	ldr	r2, [r3, #0]
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	781b      	ldrb	r3, [r3, #0]
 8017570:	4619      	mov	r1, r3
 8017572:	460b      	mov	r3, r1
 8017574:	005b      	lsls	r3, r3, #1
 8017576:	440b      	add	r3, r1
 8017578:	009b      	lsls	r3, r3, #2
 801757a:	4413      	add	r3, r2
 801757c:	681b      	ldr	r3, [r3, #0]
 801757e:	2b00      	cmp	r3, #0
 8017580:	d103      	bne.n	801758a <RegionEU868DlChannelReq+0x56>
    {
        status &= 0xFD;
 8017582:	7bfb      	ldrb	r3, [r7, #15]
 8017584:	f023 0302 	bic.w	r3, r3, #2
 8017588:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801758a:	7bfb      	ldrb	r3, [r7, #15]
 801758c:	2b03      	cmp	r3, #3
 801758e:	d10d      	bne.n	80175ac <RegionEU868DlChannelReq+0x78>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8017590:	4b09      	ldr	r3, [pc, #36]	; (80175b8 <RegionEU868DlChannelReq+0x84>)
 8017592:	6819      	ldr	r1, [r3, #0]
 8017594:	687b      	ldr	r3, [r7, #4]
 8017596:	781b      	ldrb	r3, [r3, #0]
 8017598:	4618      	mov	r0, r3
 801759a:	687b      	ldr	r3, [r7, #4]
 801759c:	685a      	ldr	r2, [r3, #4]
 801759e:	4603      	mov	r3, r0
 80175a0:	005b      	lsls	r3, r3, #1
 80175a2:	4403      	add	r3, r0
 80175a4:	009b      	lsls	r3, r3, #2
 80175a6:	440b      	add	r3, r1
 80175a8:	3304      	adds	r3, #4
 80175aa:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 80175ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80175b0:	4618      	mov	r0, r3
 80175b2:	3710      	adds	r7, #16
 80175b4:	46bd      	mov	sp, r7
 80175b6:	bd80      	pop	{r7, pc}
 80175b8:	20001a90 	.word	0x20001a90

080175bc <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80175bc:	b480      	push	{r7}
 80175be:	b083      	sub	sp, #12
 80175c0:	af00      	add	r7, sp, #0
 80175c2:	4603      	mov	r3, r0
 80175c4:	460a      	mov	r2, r1
 80175c6:	71fb      	strb	r3, [r7, #7]
 80175c8:	4613      	mov	r3, r2
 80175ca:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 80175cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 80175d0:	4618      	mov	r0, r3
 80175d2:	370c      	adds	r7, #12
 80175d4:	46bd      	mov	sp, r7
 80175d6:	bc80      	pop	{r7}
 80175d8:	4770      	bx	lr
	...

080175dc <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80175dc:	b580      	push	{r7, lr}
 80175de:	b09a      	sub	sp, #104	; 0x68
 80175e0:	af02      	add	r7, sp, #8
 80175e2:	60f8      	str	r0, [r7, #12]
 80175e4:	60b9      	str	r1, [r7, #8]
 80175e6:	607a      	str	r2, [r7, #4]
 80175e8:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 80175ea:	2300      	movs	r3, #0
 80175ec:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    uint8_t nbRestrictedChannels = 0;
 80175f0:	2300      	movs	r3, #0
 80175f2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 80175f6:	2300      	movs	r3, #0
 80175f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80175fa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80175fe:	2200      	movs	r2, #0
 8017600:	601a      	str	r2, [r3, #0]
 8017602:	605a      	str	r2, [r3, #4]
 8017604:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017606:	230c      	movs	r3, #12
 8017608:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 801760c:	2307      	movs	r3, #7
 801760e:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8017610:	4b47      	ldr	r3, [pc, #284]	; (8017730 <RegionEU868NextChannel+0x154>)
 8017612:	681b      	ldr	r3, [r3, #0]
 8017614:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017618:	2201      	movs	r2, #1
 801761a:	2100      	movs	r1, #0
 801761c:	4618      	mov	r0, r3
 801761e:	f7fe faa1 	bl	8015b64 <RegionCommonCountChannels>
 8017622:	4603      	mov	r3, r0
 8017624:	2b00      	cmp	r3, #0
 8017626:	d10a      	bne.n	801763e <RegionEU868NextChannel+0x62>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8017628:	4b41      	ldr	r3, [pc, #260]	; (8017730 <RegionEU868NextChannel+0x154>)
 801762a:	681b      	ldr	r3, [r3, #0]
 801762c:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 8017630:	4b3f      	ldr	r3, [pc, #252]	; (8017730 <RegionEU868NextChannel+0x154>)
 8017632:	681b      	ldr	r3, [r3, #0]
 8017634:	f042 0207 	orr.w	r2, r2, #7
 8017638:	b292      	uxth	r2, r2
 801763a:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	7a5b      	ldrb	r3, [r3, #9]
 8017642:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8017644:	68fb      	ldr	r3, [r7, #12]
 8017646:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801764a:	b2db      	uxtb	r3, r3
 801764c:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801764e:	4b38      	ldr	r3, [pc, #224]	; (8017730 <RegionEU868NextChannel+0x154>)
 8017650:	681b      	ldr	r3, [r3, #0]
 8017652:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017656:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8017658:	4b35      	ldr	r3, [pc, #212]	; (8017730 <RegionEU868NextChannel+0x154>)
 801765a:	681b      	ldr	r3, [r3, #0]
 801765c:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 801765e:	4b35      	ldr	r3, [pc, #212]	; (8017734 <RegionEU868NextChannel+0x158>)
 8017660:	681b      	ldr	r3, [r3, #0]
 8017662:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8017664:	2310      	movs	r3, #16
 8017666:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8017668:	f107 0312 	add.w	r3, r7, #18
 801766c:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801766e:	68fb      	ldr	r3, [r7, #12]
 8017670:	681b      	ldr	r3, [r3, #0]
 8017672:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8017674:	68fb      	ldr	r3, [r7, #12]
 8017676:	685b      	ldr	r3, [r3, #4]
 8017678:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801767a:	68fb      	ldr	r3, [r7, #12]
 801767c:	7a9b      	ldrb	r3, [r3, #10]
 801767e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8017682:	2306      	movs	r3, #6
 8017684:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8017688:	68fa      	ldr	r2, [r7, #12]
 801768a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801768e:	320c      	adds	r2, #12
 8017690:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017694:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8017698:	68fb      	ldr	r3, [r7, #12]
 801769a:	7d1b      	ldrb	r3, [r3, #20]
 801769c:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80176a0:	68fb      	ldr	r3, [r7, #12]
 80176a2:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80176a6:	68fb      	ldr	r3, [r7, #12]
 80176a8:	8adb      	ldrh	r3, [r3, #22]
 80176aa:	4619      	mov	r1, r3
 80176ac:	4610      	mov	r0, r2
 80176ae:	f7ff f803 	bl	80166b8 <GetTimeOnAir>
 80176b2:	4603      	mov	r3, r0
 80176b4:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80176b6:	f107 0314 	add.w	r3, r7, #20
 80176ba:	64bb      	str	r3, [r7, #72]	; 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80176bc:	f107 015e 	add.w	r1, r7, #94	; 0x5e
 80176c0:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80176c4:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80176c8:	687b      	ldr	r3, [r7, #4]
 80176ca:	9301      	str	r3, [sp, #4]
 80176cc:	f107 035d 	add.w	r3, r7, #93	; 0x5d
 80176d0:	9300      	str	r3, [sp, #0]
 80176d2:	460b      	mov	r3, r1
 80176d4:	6839      	ldr	r1, [r7, #0]
 80176d6:	f7fe fe5c 	bl	8016392 <RegionCommonIdentifyChannels>
 80176da:	4603      	mov	r3, r0
 80176dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 80176e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80176e4:	2b00      	cmp	r3, #0
 80176e6:	d10e      	bne.n	8017706 <RegionEU868NextChannel+0x12a>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 80176e8:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80176ec:	3b01      	subs	r3, #1
 80176ee:	4619      	mov	r1, r3
 80176f0:	2000      	movs	r0, #0
 80176f2:	f001 fb33 	bl	8018d5c <randr>
 80176f6:	4603      	mov	r3, r0
 80176f8:	3360      	adds	r3, #96	; 0x60
 80176fa:	443b      	add	r3, r7
 80176fc:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8017700:	68bb      	ldr	r3, [r7, #8]
 8017702:	701a      	strb	r2, [r3, #0]
 8017704:	e00e      	b.n	8017724 <RegionEU868NextChannel+0x148>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8017706:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801770a:	2b0c      	cmp	r3, #12
 801770c:	d10a      	bne.n	8017724 <RegionEU868NextChannel+0x148>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801770e:	4b08      	ldr	r3, [pc, #32]	; (8017730 <RegionEU868NextChannel+0x154>)
 8017710:	681b      	ldr	r3, [r3, #0]
 8017712:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 8017716:	4b06      	ldr	r3, [pc, #24]	; (8017730 <RegionEU868NextChannel+0x154>)
 8017718:	681b      	ldr	r3, [r3, #0]
 801771a:	f042 0207 	orr.w	r2, r2, #7
 801771e:	b292      	uxth	r2, r2
 8017720:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }
    return status;
 8017724:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8017728:	4618      	mov	r0, r3
 801772a:	3760      	adds	r7, #96	; 0x60
 801772c:	46bd      	mov	sp, r7
 801772e:	bd80      	pop	{r7, pc}
 8017730:	20001a90 	.word	0x20001a90
 8017734:	20001a94 	.word	0x20001a94

08017738 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8017738:	b580      	push	{r7, lr}
 801773a:	b084      	sub	sp, #16
 801773c:	af00      	add	r7, sp, #0
 801773e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8017740:	2300      	movs	r3, #0
 8017742:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8017744:	2300      	movs	r3, #0
 8017746:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8017748:	2300      	movs	r3, #0
 801774a:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	791b      	ldrb	r3, [r3, #4]
 8017750:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8017752:	7b7b      	ldrb	r3, [r7, #13]
 8017754:	2b02      	cmp	r3, #2
 8017756:	d801      	bhi.n	801775c <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8017758:	2306      	movs	r3, #6
 801775a:	e089      	b.n	8017870 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 801775c:	7b7b      	ldrb	r3, [r7, #13]
 801775e:	2b0f      	cmp	r3, #15
 8017760:	d901      	bls.n	8017766 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017762:	2303      	movs	r3, #3
 8017764:	e084      	b.n	8017870 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	681b      	ldr	r3, [r3, #0]
 801776a:	7a1b      	ldrb	r3, [r3, #8]
 801776c:	f343 0303 	sbfx	r3, r3, #0, #4
 8017770:	b25b      	sxtb	r3, r3
 8017772:	2207      	movs	r2, #7
 8017774:	2100      	movs	r1, #0
 8017776:	4618      	mov	r0, r3
 8017778:	f7fe f9a3 	bl	8015ac2 <RegionCommonValueInRange>
 801777c:	4603      	mov	r3, r0
 801777e:	2b00      	cmp	r3, #0
 8017780:	d101      	bne.n	8017786 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8017782:	2301      	movs	r3, #1
 8017784:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8017786:	687b      	ldr	r3, [r7, #4]
 8017788:	681b      	ldr	r3, [r3, #0]
 801778a:	7a1b      	ldrb	r3, [r3, #8]
 801778c:	f343 1303 	sbfx	r3, r3, #4, #4
 8017790:	b25b      	sxtb	r3, r3
 8017792:	2207      	movs	r2, #7
 8017794:	2100      	movs	r1, #0
 8017796:	4618      	mov	r0, r3
 8017798:	f7fe f993 	bl	8015ac2 <RegionCommonValueInRange>
 801779c:	4603      	mov	r3, r0
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d101      	bne.n	80177a6 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 80177a2:	2301      	movs	r3, #1
 80177a4:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 80177a6:	687b      	ldr	r3, [r7, #4]
 80177a8:	681b      	ldr	r3, [r3, #0]
 80177aa:	7a1b      	ldrb	r3, [r3, #8]
 80177ac:	f343 0303 	sbfx	r3, r3, #0, #4
 80177b0:	b25a      	sxtb	r2, r3
 80177b2:	687b      	ldr	r3, [r7, #4]
 80177b4:	681b      	ldr	r3, [r3, #0]
 80177b6:	7a1b      	ldrb	r3, [r3, #8]
 80177b8:	f343 1303 	sbfx	r3, r3, #4, #4
 80177bc:	b25b      	sxtb	r3, r3
 80177be:	429a      	cmp	r2, r3
 80177c0:	dd01      	ble.n	80177c6 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 80177c2:	2301      	movs	r3, #1
 80177c4:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 80177c6:	7bbb      	ldrb	r3, [r7, #14]
 80177c8:	f083 0301 	eor.w	r3, r3, #1
 80177cc:	b2db      	uxtb	r3, r3
 80177ce:	2b00      	cmp	r3, #0
 80177d0:	d010      	beq.n	80177f4 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 80177d2:	687b      	ldr	r3, [r7, #4]
 80177d4:	681b      	ldr	r3, [r3, #0]
 80177d6:	681b      	ldr	r3, [r3, #0]
 80177d8:	f107 020c 	add.w	r2, r7, #12
 80177dc:	4611      	mov	r1, r2
 80177de:	4618      	mov	r0, r3
 80177e0:	f7fe fef4 	bl	80165cc <VerifyRfFreq>
 80177e4:	4603      	mov	r3, r0
 80177e6:	f083 0301 	eor.w	r3, r3, #1
 80177ea:	b2db      	uxtb	r3, r3
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	d001      	beq.n	80177f4 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 80177f0:	2301      	movs	r3, #1
 80177f2:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 80177f4:	7bfb      	ldrb	r3, [r7, #15]
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d004      	beq.n	8017804 <RegionEU868ChannelAdd+0xcc>
 80177fa:	7bbb      	ldrb	r3, [r7, #14]
 80177fc:	2b00      	cmp	r3, #0
 80177fe:	d001      	beq.n	8017804 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8017800:	2306      	movs	r3, #6
 8017802:	e035      	b.n	8017870 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8017804:	7bfb      	ldrb	r3, [r7, #15]
 8017806:	2b00      	cmp	r3, #0
 8017808:	d001      	beq.n	801780e <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 801780a:	2305      	movs	r3, #5
 801780c:	e030      	b.n	8017870 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 801780e:	7bbb      	ldrb	r3, [r7, #14]
 8017810:	2b00      	cmp	r3, #0
 8017812:	d001      	beq.n	8017818 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8017814:	2304      	movs	r3, #4
 8017816:	e02b      	b.n	8017870 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8017818:	4b17      	ldr	r3, [pc, #92]	; (8017878 <RegionEU868ChannelAdd+0x140>)
 801781a:	6819      	ldr	r1, [r3, #0]
 801781c:	7b7a      	ldrb	r2, [r7, #13]
 801781e:	4613      	mov	r3, r2
 8017820:	005b      	lsls	r3, r3, #1
 8017822:	4413      	add	r3, r2
 8017824:	009b      	lsls	r3, r3, #2
 8017826:	18c8      	adds	r0, r1, r3
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	681b      	ldr	r3, [r3, #0]
 801782c:	220c      	movs	r2, #12
 801782e:	4619      	mov	r1, r3
 8017830:	f001 faab 	bl	8018d8a <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8017834:	4b10      	ldr	r3, [pc, #64]	; (8017878 <RegionEU868ChannelAdd+0x140>)
 8017836:	6819      	ldr	r1, [r3, #0]
 8017838:	7b7a      	ldrb	r2, [r7, #13]
 801783a:	7b38      	ldrb	r0, [r7, #12]
 801783c:	4613      	mov	r3, r2
 801783e:	005b      	lsls	r3, r3, #1
 8017840:	4413      	add	r3, r2
 8017842:	009b      	lsls	r3, r3, #2
 8017844:	440b      	add	r3, r1
 8017846:	3309      	adds	r3, #9
 8017848:	4602      	mov	r2, r0
 801784a:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 801784c:	4b0a      	ldr	r3, [pc, #40]	; (8017878 <RegionEU868ChannelAdd+0x140>)
 801784e:	681b      	ldr	r3, [r3, #0]
 8017850:	f8b3 3360 	ldrh.w	r3, [r3, #864]	; 0x360
 8017854:	b21a      	sxth	r2, r3
 8017856:	7b7b      	ldrb	r3, [r7, #13]
 8017858:	2101      	movs	r1, #1
 801785a:	fa01 f303 	lsl.w	r3, r1, r3
 801785e:	b21b      	sxth	r3, r3
 8017860:	4313      	orrs	r3, r2
 8017862:	b21a      	sxth	r2, r3
 8017864:	4b04      	ldr	r3, [pc, #16]	; (8017878 <RegionEU868ChannelAdd+0x140>)
 8017866:	681b      	ldr	r3, [r3, #0]
 8017868:	b292      	uxth	r2, r2
 801786a:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    return LORAMAC_STATUS_OK;
 801786e:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8017870:	4618      	mov	r0, r3
 8017872:	3710      	adds	r7, #16
 8017874:	46bd      	mov	sp, r7
 8017876:	bd80      	pop	{r7, pc}
 8017878:	20001a90 	.word	0x20001a90

0801787c <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 801787c:	b580      	push	{r7, lr}
 801787e:	b086      	sub	sp, #24
 8017880:	af00      	add	r7, sp, #0
 8017882:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8017884:	687b      	ldr	r3, [r7, #4]
 8017886:	781b      	ldrb	r3, [r3, #0]
 8017888:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801788a:	7dfb      	ldrb	r3, [r7, #23]
 801788c:	2b02      	cmp	r3, #2
 801788e:	d801      	bhi.n	8017894 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8017890:	2300      	movs	r3, #0
 8017892:	e016      	b.n	80178c2 <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8017894:	4b0d      	ldr	r3, [pc, #52]	; (80178cc <RegionEU868ChannelsRemove+0x50>)
 8017896:	6819      	ldr	r1, [r3, #0]
 8017898:	7dfa      	ldrb	r2, [r7, #23]
 801789a:	4613      	mov	r3, r2
 801789c:	005b      	lsls	r3, r3, #1
 801789e:	4413      	add	r3, r2
 80178a0:	009b      	lsls	r3, r3, #2
 80178a2:	440b      	add	r3, r1
 80178a4:	461a      	mov	r2, r3
 80178a6:	2300      	movs	r3, #0
 80178a8:	6013      	str	r3, [r2, #0]
 80178aa:	6053      	str	r3, [r2, #4]
 80178ac:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 80178ae:	4b07      	ldr	r3, [pc, #28]	; (80178cc <RegionEU868ChannelsRemove+0x50>)
 80178b0:	681b      	ldr	r3, [r3, #0]
 80178b2:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80178b6:	7df9      	ldrb	r1, [r7, #23]
 80178b8:	2210      	movs	r2, #16
 80178ba:	4618      	mov	r0, r3
 80178bc:	f7fe f91e 	bl	8015afc <RegionCommonChanDisable>
 80178c0:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 80178c2:	4618      	mov	r0, r3
 80178c4:	3718      	adds	r7, #24
 80178c6:	46bd      	mov	sp, r7
 80178c8:	bd80      	pop	{r7, pc}
 80178ca:	bf00      	nop
 80178cc:	20001a90 	.word	0x20001a90

080178d0 <RegionEU868ApplyDrOffset>:
#endif /* REGION_EU868 */
}
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80178d0:	b480      	push	{r7}
 80178d2:	b085      	sub	sp, #20
 80178d4:	af00      	add	r7, sp, #0
 80178d6:	4603      	mov	r3, r0
 80178d8:	71fb      	strb	r3, [r7, #7]
 80178da:	460b      	mov	r3, r1
 80178dc:	71bb      	strb	r3, [r7, #6]
 80178de:	4613      	mov	r3, r2
 80178e0:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 80178e2:	79ba      	ldrb	r2, [r7, #6]
 80178e4:	797b      	ldrb	r3, [r7, #5]
 80178e6:	1ad3      	subs	r3, r2, r3
 80178e8:	b2db      	uxtb	r3, r3
 80178ea:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 80178ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	da01      	bge.n	80178f8 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 80178f4:	2300      	movs	r3, #0
 80178f6:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 80178f8:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 80178fa:	4618      	mov	r0, r3
 80178fc:	3714      	adds	r7, #20
 80178fe:	46bd      	mov	sp, r7
 8017900:	bc80      	pop	{r7}
 8017902:	4770      	bx	lr

08017904 <LimitTxPower>:
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8017904:	b580      	push	{r7, lr}
 8017906:	b084      	sub	sp, #16
 8017908:	af00      	add	r7, sp, #0
 801790a:	603b      	str	r3, [r7, #0]
 801790c:	4603      	mov	r3, r0
 801790e:	71fb      	strb	r3, [r7, #7]
 8017910:	460b      	mov	r3, r1
 8017912:	71bb      	strb	r3, [r7, #6]
 8017914:	4613      	mov	r3, r2
 8017916:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8017918:	79fb      	ldrb	r3, [r7, #7]
 801791a:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 801791c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017924:	4611      	mov	r1, r2
 8017926:	4618      	mov	r0, r3
 8017928:	f7fe fdd3 	bl	80164d2 <RegionCommonLimitTxPower>
 801792c:	4603      	mov	r3, r0
 801792e:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8017930:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8017934:	2b04      	cmp	r3, #4
 8017936:	d106      	bne.n	8017946 <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8017938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801793c:	2b02      	cmp	r3, #2
 801793e:	bfb8      	it	lt
 8017940:	2302      	movlt	r3, #2
 8017942:	73fb      	strb	r3, [r7, #15]
 8017944:	e00d      	b.n	8017962 <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8017946:	2204      	movs	r2, #4
 8017948:	2100      	movs	r1, #0
 801794a:	6838      	ldr	r0, [r7, #0]
 801794c:	f7fe f90a 	bl	8015b64 <RegionCommonCountChannels>
 8017950:	4603      	mov	r3, r0
 8017952:	2b31      	cmp	r3, #49	; 0x31
 8017954:	d805      	bhi.n	8017962 <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8017956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801795a:	2b05      	cmp	r3, #5
 801795c:	bfb8      	it	lt
 801795e:	2305      	movlt	r3, #5
 8017960:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8017962:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017966:	4618      	mov	r0, r3
 8017968:	3710      	adds	r7, #16
 801796a:	46bd      	mov	sp, r7
 801796c:	bd80      	pop	{r7, pc}
	...

08017970 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8017970:	b580      	push	{r7, lr}
 8017972:	b082      	sub	sp, #8
 8017974:	af00      	add	r7, sp, #0
 8017976:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8017978:	4b18      	ldr	r3, [pc, #96]	; (80179dc <VerifyRfFreq+0x6c>)
 801797a:	6a1b      	ldr	r3, [r3, #32]
 801797c:	6878      	ldr	r0, [r7, #4]
 801797e:	4798      	blx	r3
 8017980:	4603      	mov	r3, r0
 8017982:	f083 0301 	eor.w	r3, r3, #1
 8017986:	b2db      	uxtb	r3, r3
 8017988:	2b00      	cmp	r3, #0
 801798a:	d001      	beq.n	8017990 <VerifyRfFreq+0x20>
    {
        return false;
 801798c:	2300      	movs	r3, #0
 801798e:	e021      	b.n	80179d4 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8017990:	687b      	ldr	r3, [r7, #4]
 8017992:	4a13      	ldr	r2, [pc, #76]	; (80179e0 <VerifyRfFreq+0x70>)
 8017994:	4293      	cmp	r3, r2
 8017996:	d910      	bls.n	80179ba <VerifyRfFreq+0x4a>
 8017998:	687b      	ldr	r3, [r7, #4]
 801799a:	4a12      	ldr	r2, [pc, #72]	; (80179e4 <VerifyRfFreq+0x74>)
 801799c:	4293      	cmp	r3, r2
 801799e:	d80c      	bhi.n	80179ba <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80179a0:	687a      	ldr	r2, [r7, #4]
 80179a2:	4b11      	ldr	r3, [pc, #68]	; (80179e8 <VerifyRfFreq+0x78>)
 80179a4:	4413      	add	r3, r2
 80179a6:	4a11      	ldr	r2, [pc, #68]	; (80179ec <VerifyRfFreq+0x7c>)
 80179a8:	fba2 1203 	umull	r1, r2, r2, r3
 80179ac:	0c92      	lsrs	r2, r2, #18
 80179ae:	4910      	ldr	r1, [pc, #64]	; (80179f0 <VerifyRfFreq+0x80>)
 80179b0:	fb01 f202 	mul.w	r2, r1, r2
 80179b4:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 80179b6:	2a00      	cmp	r2, #0
 80179b8:	d001      	beq.n	80179be <VerifyRfFreq+0x4e>
    {
        return false;
 80179ba:	2300      	movs	r3, #0
 80179bc:	e00a      	b.n	80179d4 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 80179be:	687b      	ldr	r3, [r7, #4]
 80179c0:	4a0c      	ldr	r2, [pc, #48]	; (80179f4 <VerifyRfFreq+0x84>)
 80179c2:	4293      	cmp	r3, r2
 80179c4:	d903      	bls.n	80179ce <VerifyRfFreq+0x5e>
 80179c6:	687b      	ldr	r3, [r7, #4]
 80179c8:	4a06      	ldr	r2, [pc, #24]	; (80179e4 <VerifyRfFreq+0x74>)
 80179ca:	4293      	cmp	r3, r2
 80179cc:	d901      	bls.n	80179d2 <VerifyRfFreq+0x62>
    {
        return false;
 80179ce:	2300      	movs	r3, #0
 80179d0:	e000      	b.n	80179d4 <VerifyRfFreq+0x64>
    }
    return true;
 80179d2:	2301      	movs	r3, #1
}
 80179d4:	4618      	mov	r0, r3
 80179d6:	3708      	adds	r7, #8
 80179d8:	46bd      	mov	sp, r7
 80179da:	bd80      	pop	{r7, pc}
 80179dc:	0801ef30 	.word	0x0801ef30
 80179e0:	3708709f 	.word	0x3708709f
 80179e4:	374886e0 	.word	0x374886e0
 80179e8:	c8f78f60 	.word	0xc8f78f60
 80179ec:	6fd91d85 	.word	0x6fd91d85
 80179f0:	000927c0 	.word	0x000927c0
 80179f4:	35c8015f 	.word	0x35c8015f

080179f8 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80179f8:	b590      	push	{r4, r7, lr}
 80179fa:	b089      	sub	sp, #36	; 0x24
 80179fc:	af04      	add	r7, sp, #16
 80179fe:	4603      	mov	r3, r0
 8017a00:	460a      	mov	r2, r1
 8017a02:	71fb      	strb	r3, [r7, #7]
 8017a04:	4613      	mov	r3, r2
 8017a06:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8017a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017a0c:	4a0f      	ldr	r2, [pc, #60]	; (8017a4c <GetTimeOnAir+0x54>)
 8017a0e:	5cd3      	ldrb	r3, [r2, r3]
 8017a10:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 8017a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017a16:	490e      	ldr	r1, [pc, #56]	; (8017a50 <GetTimeOnAir+0x58>)
 8017a18:	4618      	mov	r0, r3
 8017a1a:	f7fe fd6f 	bl	80164fc <RegionCommonGetBandwidth>
 8017a1e:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8017a20:	4b0c      	ldr	r3, [pc, #48]	; (8017a54 <GetTimeOnAir+0x5c>)
 8017a22:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8017a24:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017a28:	88bb      	ldrh	r3, [r7, #4]
 8017a2a:	b2db      	uxtb	r3, r3
 8017a2c:	2101      	movs	r1, #1
 8017a2e:	9103      	str	r1, [sp, #12]
 8017a30:	9302      	str	r3, [sp, #8]
 8017a32:	2300      	movs	r3, #0
 8017a34:	9301      	str	r3, [sp, #4]
 8017a36:	2308      	movs	r3, #8
 8017a38:	9300      	str	r3, [sp, #0]
 8017a3a:	2301      	movs	r3, #1
 8017a3c:	68b9      	ldr	r1, [r7, #8]
 8017a3e:	2001      	movs	r0, #1
 8017a40:	47a0      	blx	r4
 8017a42:	4603      	mov	r3, r0
}
 8017a44:	4618      	mov	r0, r3
 8017a46:	3714      	adds	r7, #20
 8017a48:	46bd      	mov	sp, r7
 8017a4a:	bd90      	pop	{r4, r7, pc}
 8017a4c:	0801eeac 	.word	0x0801eeac
 8017a50:	0801eebc 	.word	0x0801eebc
 8017a54:	0801ef30 	.word	0x0801ef30

08017a58 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8017a58:	b580      	push	{r7, lr}
 8017a5a:	b088      	sub	sp, #32
 8017a5c:	af00      	add	r7, sp, #0
 8017a5e:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8017a60:	2300      	movs	r3, #0
 8017a62:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	781b      	ldrb	r3, [r3, #0]
 8017a68:	3b01      	subs	r3, #1
 8017a6a:	2b37      	cmp	r3, #55	; 0x37
 8017a6c:	f200 8136 	bhi.w	8017cdc <RegionUS915GetPhyParam+0x284>
 8017a70:	a201      	add	r2, pc, #4	; (adr r2, 8017a78 <RegionUS915GetPhyParam+0x20>)
 8017a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017a76:	bf00      	nop
 8017a78:	08017b59 	.word	0x08017b59
 8017a7c:	08017b5f 	.word	0x08017b5f
 8017a80:	08017cdd 	.word	0x08017cdd
 8017a84:	08017cdd 	.word	0x08017cdd
 8017a88:	08017cdd 	.word	0x08017cdd
 8017a8c:	08017b65 	.word	0x08017b65
 8017a90:	08017cdd 	.word	0x08017cdd
 8017a94:	08017b9f 	.word	0x08017b9f
 8017a98:	08017cdd 	.word	0x08017cdd
 8017a9c:	08017ba5 	.word	0x08017ba5
 8017aa0:	08017bab 	.word	0x08017bab
 8017aa4:	08017bb1 	.word	0x08017bb1
 8017aa8:	08017bb7 	.word	0x08017bb7
 8017aac:	08017bc7 	.word	0x08017bc7
 8017ab0:	08017bd7 	.word	0x08017bd7
 8017ab4:	08017bdd 	.word	0x08017bdd
 8017ab8:	08017be5 	.word	0x08017be5
 8017abc:	08017bed 	.word	0x08017bed
 8017ac0:	08017bf5 	.word	0x08017bf5
 8017ac4:	08017bfd 	.word	0x08017bfd
 8017ac8:	08017c05 	.word	0x08017c05
 8017acc:	08017c19 	.word	0x08017c19
 8017ad0:	08017c1f 	.word	0x08017c1f
 8017ad4:	08017c25 	.word	0x08017c25
 8017ad8:	08017c2b 	.word	0x08017c2b
 8017adc:	08017c37 	.word	0x08017c37
 8017ae0:	08017c43 	.word	0x08017c43
 8017ae4:	08017c49 	.word	0x08017c49
 8017ae8:	08017c51 	.word	0x08017c51
 8017aec:	08017c57 	.word	0x08017c57
 8017af0:	08017c5d 	.word	0x08017c5d
 8017af4:	08017c63 	.word	0x08017c63
 8017af8:	08017b6b 	.word	0x08017b6b
 8017afc:	08017cdd 	.word	0x08017cdd
 8017b00:	08017cdd 	.word	0x08017cdd
 8017b04:	08017cdd 	.word	0x08017cdd
 8017b08:	08017cdd 	.word	0x08017cdd
 8017b0c:	08017cdd 	.word	0x08017cdd
 8017b10:	08017cdd 	.word	0x08017cdd
 8017b14:	08017cdd 	.word	0x08017cdd
 8017b18:	08017cdd 	.word	0x08017cdd
 8017b1c:	08017cdd 	.word	0x08017cdd
 8017b20:	08017cdd 	.word	0x08017cdd
 8017b24:	08017cdd 	.word	0x08017cdd
 8017b28:	08017cdd 	.word	0x08017cdd
 8017b2c:	08017cdd 	.word	0x08017cdd
 8017b30:	08017c6b 	.word	0x08017c6b
 8017b34:	08017c7f 	.word	0x08017c7f
 8017b38:	08017c8d 	.word	0x08017c8d
 8017b3c:	08017c93 	.word	0x08017c93
 8017b40:	08017cdd 	.word	0x08017cdd
 8017b44:	08017c99 	.word	0x08017c99
 8017b48:	08017cad 	.word	0x08017cad
 8017b4c:	08017cb3 	.word	0x08017cb3
 8017b50:	08017cb9 	.word	0x08017cb9
 8017b54:	08017cc9 	.word	0x08017cc9
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8017b58:	2308      	movs	r3, #8
 8017b5a:	61bb      	str	r3, [r7, #24]
            break;
 8017b5c:	e0bf      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8017b5e:	2300      	movs	r3, #0
 8017b60:	61bb      	str	r3, [r7, #24]
            break;
 8017b62:	e0bc      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8017b64:	2300      	movs	r3, #0
 8017b66:	61bb      	str	r3, [r7, #24]
            break;
 8017b68:	e0b9      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017b70:	733b      	strb	r3, [r7, #12]
 8017b72:	2304      	movs	r3, #4
 8017b74:	737b      	strb	r3, [r7, #13]
 8017b76:	2300      	movs	r3, #0
 8017b78:	73bb      	strb	r3, [r7, #14]
 8017b7a:	2348      	movs	r3, #72	; 0x48
 8017b7c:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8017b7e:	4b5b      	ldr	r3, [pc, #364]	; (8017cec <RegionUS915GetPhyParam+0x294>)
 8017b80:	681b      	ldr	r3, [r3, #0]
 8017b82:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017b86:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8017b88:	4b58      	ldr	r3, [pc, #352]	; (8017cec <RegionUS915GetPhyParam+0x294>)
 8017b8a:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017b8c:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8017b8e:	f107 030c 	add.w	r3, r7, #12
 8017b92:	4618      	mov	r0, r3
 8017b94:	f7fe fc5f 	bl	8016456 <RegionCommonGetNextLowerTxDr>
 8017b98:	4603      	mov	r3, r0
 8017b9a:	61bb      	str	r3, [r7, #24]
            break;
 8017b9c:	e09f      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8017b9e:	2300      	movs	r3, #0
 8017ba0:	61bb      	str	r3, [r7, #24]
            break;
 8017ba2:	e09c      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 8017ba4:	2300      	movs	r3, #0
 8017ba6:	61bb      	str	r3, [r7, #24]
            break;
 8017ba8:	e099      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8017baa:	2340      	movs	r3, #64	; 0x40
 8017bac:	61bb      	str	r3, [r7, #24]
            break;
 8017bae:	e096      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8017bb0:	2320      	movs	r3, #32
 8017bb2:	61bb      	str	r3, [r7, #24]
            break;
 8017bb4:	e093      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017bbc:	461a      	mov	r2, r3
 8017bbe:	4b4c      	ldr	r3, [pc, #304]	; (8017cf0 <RegionUS915GetPhyParam+0x298>)
 8017bc0:	5c9b      	ldrb	r3, [r3, r2]
 8017bc2:	61bb      	str	r3, [r7, #24]
            break;
 8017bc4:	e08b      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017bcc:	461a      	mov	r2, r3
 8017bce:	4b49      	ldr	r3, [pc, #292]	; (8017cf4 <RegionUS915GetPhyParam+0x29c>)
 8017bd0:	5c9b      	ldrb	r3, [r3, r2]
 8017bd2:	61bb      	str	r3, [r7, #24]
            break;
 8017bd4:	e083      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 8017bd6:	2300      	movs	r3, #0
 8017bd8:	61bb      	str	r3, [r7, #24]
            break;
 8017bda:	e080      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8017bdc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8017be0:	61bb      	str	r3, [r7, #24]
            break;
 8017be2:	e07c      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8017be4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8017be8:	61bb      	str	r3, [r7, #24]
            break;
 8017bea:	e078      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8017bec:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8017bf0:	61bb      	str	r3, [r7, #24]
            break;
 8017bf2:	e074      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8017bf4:	f241 3388 	movw	r3, #5000	; 0x1388
 8017bf8:	61bb      	str	r3, [r7, #24]
            break;
 8017bfa:	e070      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8017bfc:	f241 7370 	movw	r3, #6000	; 0x1770
 8017c00:	61bb      	str	r3, [r7, #24]
            break;
 8017c02:	e06c      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
            break;
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8017c04:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8017c08:	483b      	ldr	r0, [pc, #236]	; (8017cf8 <RegionUS915GetPhyParam+0x2a0>)
 8017c0a:	f001 f8a7 	bl	8018d5c <randr>
 8017c0e:	4603      	mov	r3, r0
 8017c10:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8017c14:	61bb      	str	r3, [r7, #24]
            break;
 8017c16:	e062      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8017c18:	2300      	movs	r3, #0
 8017c1a:	61bb      	str	r3, [r7, #24]
            break;
 8017c1c:	e05f      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 8017c1e:	4b37      	ldr	r3, [pc, #220]	; (8017cfc <RegionUS915GetPhyParam+0x2a4>)
 8017c20:	61bb      	str	r3, [r7, #24]
            break;
 8017c22:	e05c      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8017c24:	2308      	movs	r3, #8
 8017c26:	61bb      	str	r3, [r7, #24]
            break;
 8017c28:	e059      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8017c2a:	4b30      	ldr	r3, [pc, #192]	; (8017cec <RegionUS915GetPhyParam+0x294>)
 8017c2c:	681b      	ldr	r3, [r3, #0]
 8017c2e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017c32:	61bb      	str	r3, [r7, #24]
            break;
 8017c34:	e053      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8017c36:	4b2d      	ldr	r3, [pc, #180]	; (8017cec <RegionUS915GetPhyParam+0x294>)
 8017c38:	681b      	ldr	r3, [r3, #0]
 8017c3a:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017c3e:	61bb      	str	r3, [r7, #24]
            break;
 8017c40:	e04d      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8017c42:	2348      	movs	r3, #72	; 0x48
 8017c44:	61bb      	str	r3, [r7, #24]
            break;
 8017c46:	e04a      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8017c48:	4b28      	ldr	r3, [pc, #160]	; (8017cec <RegionUS915GetPhyParam+0x294>)
 8017c4a:	681b      	ldr	r3, [r3, #0]
 8017c4c:	61bb      	str	r3, [r7, #24]
            break;
 8017c4e:	e046      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 8017c50:	2300      	movs	r3, #0
 8017c52:	61bb      	str	r3, [r7, #24]
            break;
 8017c54:	e043      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8017c56:	2300      	movs	r3, #0
 8017c58:	61bb      	str	r3, [r7, #24]
            break;
 8017c5a:	e040      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8017c5c:	4b28      	ldr	r3, [pc, #160]	; (8017d00 <RegionUS915GetPhyParam+0x2a8>)
 8017c5e:	61bb      	str	r3, [r7, #24]
            break;
 8017c60:	e03d      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 8017c62:	f04f 0300 	mov.w	r3, #0
 8017c66:	61bb      	str	r3, [r7, #24]
            break;
 8017c68:	e039      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	791b      	ldrb	r3, [r3, #4]
 8017c6e:	4a25      	ldr	r2, [pc, #148]	; (8017d04 <RegionUS915GetPhyParam+0x2ac>)
 8017c70:	4922      	ldr	r1, [pc, #136]	; (8017cfc <RegionUS915GetPhyParam+0x2a4>)
 8017c72:	4618      	mov	r0, r3
 8017c74:	f7fd fd51 	bl	801571a <RegionBaseUSCalcDownlinkFrequency>
 8017c78:	4603      	mov	r3, r0
 8017c7a:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8017c7c:	e02f      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8017c7e:	2317      	movs	r3, #23
 8017c80:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 8017c82:	2304      	movs	r3, #4
 8017c84:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8017c86:	2303      	movs	r3, #3
 8017c88:	76bb      	strb	r3, [r7, #26]
            break;
 8017c8a:	e028      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8017c8c:	2308      	movs	r3, #8
 8017c8e:	61bb      	str	r3, [r7, #24]
            break;
 8017c90:	e025      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8017c92:	2308      	movs	r3, #8
 8017c94:	61bb      	str	r3, [r7, #24]
            break;
 8017c96:	e022      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	791b      	ldrb	r3, [r3, #4]
 8017c9c:	4a19      	ldr	r2, [pc, #100]	; (8017d04 <RegionUS915GetPhyParam+0x2ac>)
 8017c9e:	4917      	ldr	r1, [pc, #92]	; (8017cfc <RegionUS915GetPhyParam+0x2a4>)
 8017ca0:	4618      	mov	r0, r3
 8017ca2:	f7fd fd3a 	bl	801571a <RegionBaseUSCalcDownlinkFrequency>
 8017ca6:	4603      	mov	r3, r0
 8017ca8:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8017caa:	e018      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8017cac:	2308      	movs	r3, #8
 8017cae:	61bb      	str	r3, [r7, #24]
            break;
 8017cb0:	e015      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8017cb2:	2308      	movs	r3, #8
 8017cb4:	61bb      	str	r3, [r7, #24]
            break;
 8017cb6:	e012      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017cbe:	461a      	mov	r2, r3
 8017cc0:	4b11      	ldr	r3, [pc, #68]	; (8017d08 <RegionUS915GetPhyParam+0x2b0>)
 8017cc2:	5c9b      	ldrb	r3, [r3, r2]
 8017cc4:	61bb      	str	r3, [r7, #24]
            break;
 8017cc6:	e00a      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 8017cc8:	687b      	ldr	r3, [r7, #4]
 8017cca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017cce:	490f      	ldr	r1, [pc, #60]	; (8017d0c <RegionUS915GetPhyParam+0x2b4>)
 8017cd0:	4618      	mov	r0, r3
 8017cd2:	f7fe fc13 	bl	80164fc <RegionCommonGetBandwidth>
 8017cd6:	4603      	mov	r3, r0
 8017cd8:	61bb      	str	r3, [r7, #24]
            break;
 8017cda:	e000      	b.n	8017cde <RegionUS915GetPhyParam+0x286>
        }
        default:
        {
            break;
 8017cdc:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 8017cde:	69bb      	ldr	r3, [r7, #24]
 8017ce0:	61fb      	str	r3, [r7, #28]
 8017ce2:	69fb      	ldr	r3, [r7, #28]
}
 8017ce4:	4618      	mov	r0, r3
 8017ce6:	3720      	adds	r7, #32
 8017ce8:	46bd      	mov	sp, r7
 8017cea:	bd80      	pop	{r7, pc}
 8017cec:	20001a9c 	.word	0x20001a9c
 8017cf0:	0801ef10 	.word	0x0801ef10
 8017cf4:	0801ef20 	.word	0x0801ef20
 8017cf8:	fffffc18 	.word	0xfffffc18
 8017cfc:	370870a0 	.word	0x370870a0
 8017d00:	4200999a 	.word	0x4200999a
 8017d04:	000927c0 	.word	0x000927c0
 8017d08:	0801eeac 	.word	0x0801eeac
 8017d0c:	0801eebc 	.word	0x0801eebc

08017d10 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8017d10:	b590      	push	{r4, r7, lr}
 8017d12:	b085      	sub	sp, #20
 8017d14:	af02      	add	r7, sp, #8
 8017d16:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8017d18:	4b11      	ldr	r3, [pc, #68]	; (8017d60 <RegionUS915SetBandTxDone+0x50>)
 8017d1a:	681a      	ldr	r2, [r3, #0]
 8017d1c:	4b11      	ldr	r3, [pc, #68]	; (8017d64 <RegionUS915SetBandTxDone+0x54>)
 8017d1e:	6819      	ldr	r1, [r3, #0]
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	781b      	ldrb	r3, [r3, #0]
 8017d24:	4618      	mov	r0, r3
 8017d26:	4603      	mov	r3, r0
 8017d28:	005b      	lsls	r3, r3, #1
 8017d2a:	4403      	add	r3, r0
 8017d2c:	009b      	lsls	r3, r3, #2
 8017d2e:	440b      	add	r3, r1
 8017d30:	3309      	adds	r3, #9
 8017d32:	781b      	ldrb	r3, [r3, #0]
 8017d34:	4619      	mov	r1, r3
 8017d36:	460b      	mov	r3, r1
 8017d38:	005b      	lsls	r3, r3, #1
 8017d3a:	440b      	add	r3, r1
 8017d3c:	00db      	lsls	r3, r3, #3
 8017d3e:	18d0      	adds	r0, r2, r3
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	6899      	ldr	r1, [r3, #8]
 8017d44:	687b      	ldr	r3, [r7, #4]
 8017d46:	785c      	ldrb	r4, [r3, #1]
 8017d48:	687b      	ldr	r3, [r7, #4]
 8017d4a:	691a      	ldr	r2, [r3, #16]
 8017d4c:	9200      	str	r2, [sp, #0]
 8017d4e:	68db      	ldr	r3, [r3, #12]
 8017d50:	4622      	mov	r2, r4
 8017d52:	f7fd ff59 	bl	8015c08 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 8017d56:	bf00      	nop
 8017d58:	370c      	adds	r7, #12
 8017d5a:	46bd      	mov	sp, r7
 8017d5c:	bd90      	pop	{r4, r7, pc}
 8017d5e:	bf00      	nop
 8017d60:	20001aa0 	.word	0x20001aa0
 8017d64:	20001a9c 	.word	0x20001a9c

08017d68 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8017d68:	b580      	push	{r7, lr}
 8017d6a:	b08a      	sub	sp, #40	; 0x28
 8017d6c:	af00      	add	r7, sp, #0
 8017d6e:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8017d70:	2301      	movs	r3, #1
 8017d72:	81bb      	strh	r3, [r7, #12]
 8017d74:	2300      	movs	r3, #0
 8017d76:	73bb      	strb	r3, [r7, #14]
 8017d78:	2300      	movs	r3, #0
 8017d7a:	613b      	str	r3, [r7, #16]
 8017d7c:	2300      	movs	r3, #0
 8017d7e:	617b      	str	r3, [r7, #20]
 8017d80:	2300      	movs	r3, #0
 8017d82:	61bb      	str	r3, [r7, #24]
 8017d84:	2300      	movs	r3, #0
 8017d86:	61fb      	str	r3, [r7, #28]
 8017d88:	2300      	movs	r3, #0
 8017d8a:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 8017d8e:	687b      	ldr	r3, [r7, #4]
 8017d90:	7b1b      	ldrb	r3, [r3, #12]
 8017d92:	2b00      	cmp	r3, #0
 8017d94:	d007      	beq.n	8017da6 <RegionUS915InitDefaults+0x3e>
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	f2c0 8104 	blt.w	8017fa4 <RegionUS915InitDefaults+0x23c>
 8017d9c:	3b01      	subs	r3, #1
 8017d9e:	2b01      	cmp	r3, #1
 8017da0:	f200 8100 	bhi.w	8017fa4 <RegionUS915InitDefaults+0x23c>
 8017da4:	e0ce      	b.n	8017f44 <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	681b      	ldr	r3, [r3, #0]
 8017daa:	2b00      	cmp	r3, #0
 8017dac:	f000 80fc 	beq.w	8017fa8 <RegionUS915InitDefaults+0x240>
 8017db0:	687b      	ldr	r3, [r7, #4]
 8017db2:	685b      	ldr	r3, [r3, #4]
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	f000 80f7 	beq.w	8017fa8 <RegionUS915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8017dba:	687b      	ldr	r3, [r7, #4]
 8017dbc:	681b      	ldr	r3, [r3, #0]
 8017dbe:	4a7c      	ldr	r2, [pc, #496]	; (8017fb0 <RegionUS915InitDefaults+0x248>)
 8017dc0:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8017dc2:	687b      	ldr	r3, [r7, #4]
 8017dc4:	685b      	ldr	r3, [r3, #4]
 8017dc6:	4a7b      	ldr	r2, [pc, #492]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017dc8:	6013      	str	r3, [r2, #0]
            RegionNvmGroup1->JoinTrialsCounter = 0;

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            RegionBands = (Band_t*) params->Bands;
 8017dca:	687b      	ldr	r3, [r7, #4]
 8017dcc:	689b      	ldr	r3, [r3, #8]
 8017dce:	4a7a      	ldr	r2, [pc, #488]	; (8017fb8 <RegionUS915InitDefaults+0x250>)
 8017dd0:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8017dd2:	4b77      	ldr	r3, [pc, #476]	; (8017fb0 <RegionUS915InitDefaults+0x248>)
 8017dd4:	681b      	ldr	r3, [r3, #0]
 8017dd6:	2200      	movs	r2, #0
 8017dd8:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8017dda:	4b75      	ldr	r3, [pc, #468]	; (8017fb0 <RegionUS915InitDefaults+0x248>)
 8017ddc:	681b      	ldr	r3, [r3, #0]
 8017dde:	2200      	movs	r2, #0
 8017de0:	735a      	strb	r2, [r3, #13]

            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8017de2:	4b75      	ldr	r3, [pc, #468]	; (8017fb8 <RegionUS915InitDefaults+0x250>)
 8017de4:	681b      	ldr	r3, [r3, #0]
 8017de6:	f107 010c 	add.w	r1, r7, #12
 8017dea:	2218      	movs	r2, #24
 8017dec:	4618      	mov	r0, r3
 8017dee:	f000 ffcc 	bl	8018d8a <memcpy1>
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8017df2:	2300      	movs	r3, #0
 8017df4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017df8:	e02e      	b.n	8017e58 <RegionUS915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 8017dfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017dfe:	4a6f      	ldr	r2, [pc, #444]	; (8017fbc <RegionUS915InitDefaults+0x254>)
 8017e00:	fb03 f202 	mul.w	r2, r3, r2
 8017e04:	4b6e      	ldr	r3, [pc, #440]	; (8017fc0 <RegionUS915InitDefaults+0x258>)
 8017e06:	4413      	add	r3, r2
 8017e08:	4a6a      	ldr	r2, [pc, #424]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017e0a:	6811      	ldr	r1, [r2, #0]
 8017e0c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017e10:	4618      	mov	r0, r3
 8017e12:	4613      	mov	r3, r2
 8017e14:	005b      	lsls	r3, r3, #1
 8017e16:	4413      	add	r3, r2
 8017e18:	009b      	lsls	r3, r3, #2
 8017e1a:	440b      	add	r3, r1
 8017e1c:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8017e1e:	4b65      	ldr	r3, [pc, #404]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017e20:	6819      	ldr	r1, [r3, #0]
 8017e22:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017e26:	4613      	mov	r3, r2
 8017e28:	005b      	lsls	r3, r3, #1
 8017e2a:	4413      	add	r3, r2
 8017e2c:	009b      	lsls	r3, r3, #2
 8017e2e:	440b      	add	r3, r1
 8017e30:	3308      	adds	r3, #8
 8017e32:	2230      	movs	r2, #48	; 0x30
 8017e34:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8017e36:	4b5f      	ldr	r3, [pc, #380]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017e38:	6819      	ldr	r1, [r3, #0]
 8017e3a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017e3e:	4613      	mov	r3, r2
 8017e40:	005b      	lsls	r3, r3, #1
 8017e42:	4413      	add	r3, r2
 8017e44:	009b      	lsls	r3, r3, #2
 8017e46:	440b      	add	r3, r1
 8017e48:	3309      	adds	r3, #9
 8017e4a:	2200      	movs	r2, #0
 8017e4c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8017e4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017e52:	3301      	adds	r3, #1
 8017e54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017e58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017e5c:	2b3f      	cmp	r3, #63	; 0x3f
 8017e5e:	d9cc      	bls.n	8017dfa <RegionUS915InitDefaults+0x92>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8017e60:	2340      	movs	r3, #64	; 0x40
 8017e62:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017e66:	e02f      	b.n	8017ec8 <RegionUS915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8017e68:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017e6c:	3b40      	subs	r3, #64	; 0x40
 8017e6e:	4a55      	ldr	r2, [pc, #340]	; (8017fc4 <RegionUS915InitDefaults+0x25c>)
 8017e70:	fb03 f202 	mul.w	r2, r3, r2
 8017e74:	4b54      	ldr	r3, [pc, #336]	; (8017fc8 <RegionUS915InitDefaults+0x260>)
 8017e76:	4413      	add	r3, r2
 8017e78:	4a4e      	ldr	r2, [pc, #312]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017e7a:	6811      	ldr	r1, [r2, #0]
 8017e7c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017e80:	4618      	mov	r0, r3
 8017e82:	4613      	mov	r3, r2
 8017e84:	005b      	lsls	r3, r3, #1
 8017e86:	4413      	add	r3, r2
 8017e88:	009b      	lsls	r3, r3, #2
 8017e8a:	440b      	add	r3, r1
 8017e8c:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8017e8e:	4b49      	ldr	r3, [pc, #292]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017e90:	6819      	ldr	r1, [r3, #0]
 8017e92:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017e96:	4613      	mov	r3, r2
 8017e98:	005b      	lsls	r3, r3, #1
 8017e9a:	4413      	add	r3, r2
 8017e9c:	009b      	lsls	r3, r3, #2
 8017e9e:	440b      	add	r3, r1
 8017ea0:	3308      	adds	r3, #8
 8017ea2:	2244      	movs	r2, #68	; 0x44
 8017ea4:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8017ea6:	4b43      	ldr	r3, [pc, #268]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017ea8:	6819      	ldr	r1, [r3, #0]
 8017eaa:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017eae:	4613      	mov	r3, r2
 8017eb0:	005b      	lsls	r3, r3, #1
 8017eb2:	4413      	add	r3, r2
 8017eb4:	009b      	lsls	r3, r3, #2
 8017eb6:	440b      	add	r3, r1
 8017eb8:	3309      	adds	r3, #9
 8017eba:	2200      	movs	r2, #0
 8017ebc:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8017ebe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017ec2:	3301      	adds	r3, #1
 8017ec4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017ec8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017ecc:	2b47      	cmp	r3, #71	; 0x47
 8017ece:	d9cb      	bls.n	8017e68 <RegionUS915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8017ed0:	4b38      	ldr	r3, [pc, #224]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017ed2:	681b      	ldr	r3, [r3, #0]
 8017ed4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017ed8:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8017edc:	4b35      	ldr	r3, [pc, #212]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017ede:	681b      	ldr	r3, [r3, #0]
 8017ee0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017ee4:	f8a3 236e 	strh.w	r2, [r3, #878]	; 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8017ee8:	4b32      	ldr	r3, [pc, #200]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017eea:	681b      	ldr	r3, [r3, #0]
 8017eec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017ef0:	f8a3 2370 	strh.w	r2, [r3, #880]	; 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8017ef4:	4b2f      	ldr	r3, [pc, #188]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017ef6:	681b      	ldr	r3, [r3, #0]
 8017ef8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017efc:	f8a3 2372 	strh.w	r2, [r3, #882]	; 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8017f00:	4b2c      	ldr	r3, [pc, #176]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017f02:	681b      	ldr	r3, [r3, #0]
 8017f04:	22ff      	movs	r2, #255	; 0xff
 8017f06:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8017f0a:	4b2a      	ldr	r3, [pc, #168]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017f0c:	681b      	ldr	r3, [r3, #0]
 8017f0e:	2200      	movs	r2, #0
 8017f10:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8017f14:	4b27      	ldr	r3, [pc, #156]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017f16:	681b      	ldr	r3, [r3, #0]
 8017f18:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8017f1c:	4b25      	ldr	r3, [pc, #148]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017f1e:	681b      	ldr	r3, [r3, #0]
 8017f20:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017f24:	2206      	movs	r2, #6
 8017f26:	4619      	mov	r1, r3
 8017f28:	f7fd fe48 	bl	8015bbc <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8017f2c:	4b20      	ldr	r3, [pc, #128]	; (8017fb0 <RegionUS915InitDefaults+0x248>)
 8017f2e:	681b      	ldr	r3, [r3, #0]
 8017f30:	4618      	mov	r0, r3
 8017f32:	4b20      	ldr	r3, [pc, #128]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017f34:	681b      	ldr	r3, [r3, #0]
 8017f36:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017f3a:	2206      	movs	r2, #6
 8017f3c:	4619      	mov	r1, r3
 8017f3e:	f7fd fe3d 	bl	8015bbc <RegionCommonChanMaskCopy>
            break;
 8017f42:	e032      	b.n	8017faa <RegionUS915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8017f44:	4b1b      	ldr	r3, [pc, #108]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017f46:	681b      	ldr	r3, [r3, #0]
 8017f48:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8017f4c:	4b19      	ldr	r3, [pc, #100]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017f4e:	681b      	ldr	r3, [r3, #0]
 8017f50:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017f54:	2206      	movs	r2, #6
 8017f56:	4619      	mov	r1, r3
 8017f58:	f7fd fe30 	bl	8015bbc <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            for( uint8_t i = 0; i < 6; i++ )
 8017f5c:	2300      	movs	r3, #0
 8017f5e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8017f62:	e01a      	b.n	8017f9a <RegionUS915InitDefaults+0x232>
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8017f64:	4b12      	ldr	r3, [pc, #72]	; (8017fb0 <RegionUS915InitDefaults+0x248>)
 8017f66:	681b      	ldr	r3, [r3, #0]
 8017f68:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017f6c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8017f70:	4b10      	ldr	r3, [pc, #64]	; (8017fb4 <RegionUS915InitDefaults+0x24c>)
 8017f72:	681b      	ldr	r3, [r3, #0]
 8017f74:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017f78:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017f7c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017f80:	4b0b      	ldr	r3, [pc, #44]	; (8017fb0 <RegionUS915InitDefaults+0x248>)
 8017f82:	681b      	ldr	r3, [r3, #0]
 8017f84:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017f88:	4001      	ands	r1, r0
 8017f8a:	b289      	uxth	r1, r1
 8017f8c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8017f90:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8017f94:	3301      	adds	r3, #1
 8017f96:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8017f9a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8017f9e:	2b05      	cmp	r3, #5
 8017fa0:	d9e0      	bls.n	8017f64 <RegionUS915InitDefaults+0x1fc>
            }
            break;
 8017fa2:	e002      	b.n	8017faa <RegionUS915InitDefaults+0x242>
        }
        default:
        {
            break;
 8017fa4:	bf00      	nop
 8017fa6:	e000      	b.n	8017faa <RegionUS915InitDefaults+0x242>
                return;
 8017fa8:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 8017faa:	3728      	adds	r7, #40	; 0x28
 8017fac:	46bd      	mov	sp, r7
 8017fae:	bd80      	pop	{r7, pc}
 8017fb0:	20001a98 	.word	0x20001a98
 8017fb4:	20001a9c 	.word	0x20001a9c
 8017fb8:	20001aa0 	.word	0x20001aa0
 8017fbc:	00030d40 	.word	0x00030d40
 8017fc0:	35c80160 	.word	0x35c80160
 8017fc4:	00186a00 	.word	0x00186a00
 8017fc8:	35d2afc0 	.word	0x35d2afc0

08017fcc <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8017fcc:	b580      	push	{r7, lr}
 8017fce:	b082      	sub	sp, #8
 8017fd0:	af00      	add	r7, sp, #0
 8017fd2:	6078      	str	r0, [r7, #4]
 8017fd4:	460b      	mov	r3, r1
 8017fd6:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 8017fd8:	78fb      	ldrb	r3, [r7, #3]
 8017fda:	2b0f      	cmp	r3, #15
 8017fdc:	d867      	bhi.n	80180ae <RegionUS915Verify+0xe2>
 8017fde:	a201      	add	r2, pc, #4	; (adr r2, 8017fe4 <RegionUS915Verify+0x18>)
 8017fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017fe4:	08018025 	.word	0x08018025
 8017fe8:	080180af 	.word	0x080180af
 8017fec:	080180af 	.word	0x080180af
 8017ff0:	080180af 	.word	0x080180af
 8017ff4:	080180af 	.word	0x080180af
 8017ff8:	08018033 	.word	0x08018033
 8017ffc:	08018051 	.word	0x08018051
 8018000:	0801806f 	.word	0x0801806f
 8018004:	080180af 	.word	0x080180af
 8018008:	0801808d 	.word	0x0801808d
 801800c:	0801808d 	.word	0x0801808d
 8018010:	080180af 	.word	0x080180af
 8018014:	080180af 	.word	0x080180af
 8018018:	080180af 	.word	0x080180af
 801801c:	080180af 	.word	0x080180af
 8018020:	080180ab 	.word	0x080180ab
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8018024:	687b      	ldr	r3, [r7, #4]
 8018026:	681b      	ldr	r3, [r3, #0]
 8018028:	4618      	mov	r0, r3
 801802a:	f7ff fca1 	bl	8017970 <VerifyRfFreq>
 801802e:	4603      	mov	r3, r0
 8018030:	e03e      	b.n	80180b0 <RegionUS915Verify+0xe4>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 8018032:	687b      	ldr	r3, [r7, #4]
 8018034:	f993 3000 	ldrsb.w	r3, [r3]
 8018038:	2204      	movs	r2, #4
 801803a:	2100      	movs	r1, #0
 801803c:	4618      	mov	r0, r3
 801803e:	f7fd fd40 	bl	8015ac2 <RegionCommonValueInRange>
 8018042:	4603      	mov	r3, r0
 8018044:	2b00      	cmp	r3, #0
 8018046:	bf14      	ite	ne
 8018048:	2301      	movne	r3, #1
 801804a:	2300      	moveq	r3, #0
 801804c:	b2db      	uxtb	r3, r3
 801804e:	e02f      	b.n	80180b0 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8018050:	687b      	ldr	r3, [r7, #4]
 8018052:	f993 3000 	ldrsb.w	r3, [r3]
 8018056:	2205      	movs	r2, #5
 8018058:	2100      	movs	r1, #0
 801805a:	4618      	mov	r0, r3
 801805c:	f7fd fd31 	bl	8015ac2 <RegionCommonValueInRange>
 8018060:	4603      	mov	r3, r0
 8018062:	2b00      	cmp	r3, #0
 8018064:	bf14      	ite	ne
 8018066:	2301      	movne	r3, #1
 8018068:	2300      	moveq	r3, #0
 801806a:	b2db      	uxtb	r3, r3
 801806c:	e020      	b.n	80180b0 <RegionUS915Verify+0xe4>
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	f993 3000 	ldrsb.w	r3, [r3]
 8018074:	220d      	movs	r2, #13
 8018076:	2108      	movs	r1, #8
 8018078:	4618      	mov	r0, r3
 801807a:	f7fd fd22 	bl	8015ac2 <RegionCommonValueInRange>
 801807e:	4603      	mov	r3, r0
 8018080:	2b00      	cmp	r3, #0
 8018082:	bf14      	ite	ne
 8018084:	2301      	movne	r3, #1
 8018086:	2300      	moveq	r3, #0
 8018088:	b2db      	uxtb	r3, r3
 801808a:	e011      	b.n	80180b0 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801808c:	687b      	ldr	r3, [r7, #4]
 801808e:	f993 3000 	ldrsb.w	r3, [r3]
 8018092:	220e      	movs	r2, #14
 8018094:	2100      	movs	r1, #0
 8018096:	4618      	mov	r0, r3
 8018098:	f7fd fd13 	bl	8015ac2 <RegionCommonValueInRange>
 801809c:	4603      	mov	r3, r0
 801809e:	2b00      	cmp	r3, #0
 80180a0:	bf14      	ite	ne
 80180a2:	2301      	movne	r3, #1
 80180a4:	2300      	moveq	r3, #0
 80180a6:	b2db      	uxtb	r3, r3
 80180a8:	e002      	b.n	80180b0 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 80180aa:	2300      	movs	r3, #0
 80180ac:	e000      	b.n	80180b0 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 80180ae:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 80180b0:	4618      	mov	r0, r3
 80180b2:	3708      	adds	r7, #8
 80180b4:	46bd      	mov	sp, r7
 80180b6:	bd80      	pop	{r7, pc}

080180b8 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80180b8:	b480      	push	{r7}
 80180ba:	b085      	sub	sp, #20
 80180bc:	af00      	add	r7, sp, #0
 80180be:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 80180c0:	687b      	ldr	r3, [r7, #4]
 80180c2:	7a1b      	ldrb	r3, [r3, #8]
 80180c4:	2b10      	cmp	r3, #16
 80180c6:	d160      	bne.n	801818a <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 80180c8:	687b      	ldr	r3, [r7, #4]
 80180ca:	685b      	ldr	r3, [r3, #4]
 80180cc:	330f      	adds	r3, #15
 80180ce:	781b      	ldrb	r3, [r3, #0]
 80180d0:	2b01      	cmp	r3, #1
 80180d2:	d15c      	bne.n	801818e <RegionUS915ApplyCFList+0xd6>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 80180d4:	2300      	movs	r3, #0
 80180d6:	73fb      	strb	r3, [r7, #15]
 80180d8:	2300      	movs	r3, #0
 80180da:	73bb      	strb	r3, [r7, #14]
 80180dc:	e051      	b.n	8018182 <RegionUS915ApplyCFList+0xca>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 80180de:	687b      	ldr	r3, [r7, #4]
 80180e0:	685a      	ldr	r2, [r3, #4]
 80180e2:	7bbb      	ldrb	r3, [r7, #14]
 80180e4:	4413      	add	r3, r2
 80180e6:	7819      	ldrb	r1, [r3, #0]
 80180e8:	4b2b      	ldr	r3, [pc, #172]	; (8018198 <RegionUS915ApplyCFList+0xe0>)
 80180ea:	681b      	ldr	r3, [r3, #0]
 80180ec:	7bfa      	ldrb	r2, [r7, #15]
 80180ee:	b289      	uxth	r1, r1
 80180f0:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 80180f4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 80180f8:	4b27      	ldr	r3, [pc, #156]	; (8018198 <RegionUS915ApplyCFList+0xe0>)
 80180fa:	681b      	ldr	r3, [r3, #0]
 80180fc:	7bfa      	ldrb	r2, [r7, #15]
 80180fe:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8018102:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8018106:	687b      	ldr	r3, [r7, #4]
 8018108:	685a      	ldr	r2, [r3, #4]
 801810a:	7bbb      	ldrb	r3, [r7, #14]
 801810c:	3301      	adds	r3, #1
 801810e:	4413      	add	r3, r2
 8018110:	781b      	ldrb	r3, [r3, #0]
 8018112:	b29b      	uxth	r3, r3
 8018114:	021b      	lsls	r3, r3, #8
 8018116:	b299      	uxth	r1, r3
 8018118:	4b1f      	ldr	r3, [pc, #124]	; (8018198 <RegionUS915ApplyCFList+0xe0>)
 801811a:	681b      	ldr	r3, [r3, #0]
 801811c:	7bfa      	ldrb	r2, [r7, #15]
 801811e:	4301      	orrs	r1, r0
 8018120:	b289      	uxth	r1, r1
 8018122:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8018126:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801812a:	7bfb      	ldrb	r3, [r7, #15]
 801812c:	2b04      	cmp	r3, #4
 801812e:	d10f      	bne.n	8018150 <RegionUS915ApplyCFList+0x98>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8018130:	4b19      	ldr	r3, [pc, #100]	; (8018198 <RegionUS915ApplyCFList+0xe0>)
 8018132:	681b      	ldr	r3, [r3, #0]
 8018134:	7bfa      	ldrb	r2, [r7, #15]
 8018136:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801813a:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801813e:	4b16      	ldr	r3, [pc, #88]	; (8018198 <RegionUS915ApplyCFList+0xe0>)
 8018140:	681b      	ldr	r3, [r3, #0]
 8018142:	7bfa      	ldrb	r2, [r7, #15]
 8018144:	b2c9      	uxtb	r1, r1
 8018146:	b289      	uxth	r1, r1
 8018148:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801814c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8018150:	4b12      	ldr	r3, [pc, #72]	; (801819c <RegionUS915ApplyCFList+0xe4>)
 8018152:	681b      	ldr	r3, [r3, #0]
 8018154:	7bfa      	ldrb	r2, [r7, #15]
 8018156:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801815a:	4b0f      	ldr	r3, [pc, #60]	; (8018198 <RegionUS915ApplyCFList+0xe0>)
 801815c:	681b      	ldr	r3, [r3, #0]
 801815e:	7bfa      	ldrb	r2, [r7, #15]
 8018160:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8018164:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8018168:	4b0c      	ldr	r3, [pc, #48]	; (801819c <RegionUS915ApplyCFList+0xe4>)
 801816a:	681b      	ldr	r3, [r3, #0]
 801816c:	7bfa      	ldrb	r2, [r7, #15]
 801816e:	4001      	ands	r1, r0
 8018170:	b289      	uxth	r1, r1
 8018172:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8018176:	7bfb      	ldrb	r3, [r7, #15]
 8018178:	3301      	adds	r3, #1
 801817a:	73fb      	strb	r3, [r7, #15]
 801817c:	7bbb      	ldrb	r3, [r7, #14]
 801817e:	3302      	adds	r3, #2
 8018180:	73bb      	strb	r3, [r7, #14]
 8018182:	7bfb      	ldrb	r3, [r7, #15]
 8018184:	2b04      	cmp	r3, #4
 8018186:	d9aa      	bls.n	80180de <RegionUS915ApplyCFList+0x26>
 8018188:	e002      	b.n	8018190 <RegionUS915ApplyCFList+0xd8>
        return;
 801818a:	bf00      	nop
 801818c:	e000      	b.n	8018190 <RegionUS915ApplyCFList+0xd8>
        return;
 801818e:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 8018190:	3714      	adds	r7, #20
 8018192:	46bd      	mov	sp, r7
 8018194:	bc80      	pop	{r7}
 8018196:	4770      	bx	lr
 8018198:	20001a9c 	.word	0x20001a9c
 801819c:	20001a98 	.word	0x20001a98

080181a0 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80181a0:	b580      	push	{r7, lr}
 80181a2:	b084      	sub	sp, #16
 80181a4:	af00      	add	r7, sp, #0
 80181a6:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 80181a8:	687b      	ldr	r3, [r7, #4]
 80181aa:	681b      	ldr	r3, [r3, #0]
 80181ac:	2204      	movs	r2, #4
 80181ae:	2100      	movs	r1, #0
 80181b0:	4618      	mov	r0, r3
 80181b2:	f7fd fcd7 	bl	8015b64 <RegionCommonCountChannels>
 80181b6:	4603      	mov	r3, r0
 80181b8:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 80181ba:	7bbb      	ldrb	r3, [r7, #14]
 80181bc:	2b01      	cmp	r3, #1
 80181be:	d804      	bhi.n	80181ca <RegionUS915ChanMaskSet+0x2a>
 80181c0:	7bbb      	ldrb	r3, [r7, #14]
 80181c2:	2b00      	cmp	r3, #0
 80181c4:	d001      	beq.n	80181ca <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 80181c6:	2300      	movs	r3, #0
 80181c8:	e04a      	b.n	8018260 <RegionUS915ChanMaskSet+0xc0>
    }

    switch( chanMaskSet->ChannelsMaskType )
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	791b      	ldrb	r3, [r3, #4]
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d002      	beq.n	80181d8 <RegionUS915ChanMaskSet+0x38>
 80181d2:	2b01      	cmp	r3, #1
 80181d4:	d036      	beq.n	8018244 <RegionUS915ChanMaskSet+0xa4>
 80181d6:	e040      	b.n	801825a <RegionUS915ChanMaskSet+0xba>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80181d8:	4b23      	ldr	r3, [pc, #140]	; (8018268 <RegionUS915ChanMaskSet+0xc8>)
 80181da:	681b      	ldr	r3, [r3, #0]
 80181dc:	f503 7058 	add.w	r0, r3, #864	; 0x360
 80181e0:	687b      	ldr	r3, [r7, #4]
 80181e2:	681b      	ldr	r3, [r3, #0]
 80181e4:	2206      	movs	r2, #6
 80181e6:	4619      	mov	r1, r3
 80181e8:	f7fd fce8 	bl	8015bbc <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 80181ec:	4b1e      	ldr	r3, [pc, #120]	; (8018268 <RegionUS915ChanMaskSet+0xc8>)
 80181ee:	681b      	ldr	r3, [r3, #0]
 80181f0:	f8b3 2374 	ldrh.w	r2, [r3, #884]	; 0x374
 80181f4:	4b1c      	ldr	r3, [pc, #112]	; (8018268 <RegionUS915ChanMaskSet+0xc8>)
 80181f6:	681b      	ldr	r3, [r3, #0]
 80181f8:	b2d2      	uxtb	r2, r2
 80181fa:	b292      	uxth	r2, r2
 80181fc:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8018200:	4b19      	ldr	r3, [pc, #100]	; (8018268 <RegionUS915ChanMaskSet+0xc8>)
 8018202:	681b      	ldr	r3, [r3, #0]
 8018204:	2200      	movs	r2, #0
 8018206:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801820a:	2300      	movs	r3, #0
 801820c:	73fb      	strb	r3, [r7, #15]
 801820e:	e015      	b.n	801823c <RegionUS915ChanMaskSet+0x9c>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8018210:	4b16      	ldr	r3, [pc, #88]	; (801826c <RegionUS915ChanMaskSet+0xcc>)
 8018212:	681b      	ldr	r3, [r3, #0]
 8018214:	7bfa      	ldrb	r2, [r7, #15]
 8018216:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801821a:	4b13      	ldr	r3, [pc, #76]	; (8018268 <RegionUS915ChanMaskSet+0xc8>)
 801821c:	681b      	ldr	r3, [r3, #0]
 801821e:	7bfa      	ldrb	r2, [r7, #15]
 8018220:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8018224:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8018228:	4b10      	ldr	r3, [pc, #64]	; (801826c <RegionUS915ChanMaskSet+0xcc>)
 801822a:	681b      	ldr	r3, [r3, #0]
 801822c:	7bfa      	ldrb	r2, [r7, #15]
 801822e:	4001      	ands	r1, r0
 8018230:	b289      	uxth	r1, r1
 8018232:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8018236:	7bfb      	ldrb	r3, [r7, #15]
 8018238:	3301      	adds	r3, #1
 801823a:	73fb      	strb	r3, [r7, #15]
 801823c:	7bfb      	ldrb	r3, [r7, #15]
 801823e:	2b05      	cmp	r3, #5
 8018240:	d9e6      	bls.n	8018210 <RegionUS915ChanMaskSet+0x70>
            }
            break;
 8018242:	e00c      	b.n	801825e <RegionUS915ChanMaskSet+0xbe>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018244:	4b08      	ldr	r3, [pc, #32]	; (8018268 <RegionUS915ChanMaskSet+0xc8>)
 8018246:	681b      	ldr	r3, [r3, #0]
 8018248:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 801824c:	687b      	ldr	r3, [r7, #4]
 801824e:	681b      	ldr	r3, [r3, #0]
 8018250:	2206      	movs	r2, #6
 8018252:	4619      	mov	r1, r3
 8018254:	f7fd fcb2 	bl	8015bbc <RegionCommonChanMaskCopy>
            break;
 8018258:	e001      	b.n	801825e <RegionUS915ChanMaskSet+0xbe>
        }
        default:
            return false;
 801825a:	2300      	movs	r3, #0
 801825c:	e000      	b.n	8018260 <RegionUS915ChanMaskSet+0xc0>
    }
    return true;
 801825e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 8018260:	4618      	mov	r0, r3
 8018262:	3710      	adds	r7, #16
 8018264:	46bd      	mov	sp, r7
 8018266:	bd80      	pop	{r7, pc}
 8018268:	20001a9c 	.word	0x20001a9c
 801826c:	20001a98 	.word	0x20001a98

08018270 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8018270:	b580      	push	{r7, lr}
 8018272:	b088      	sub	sp, #32
 8018274:	af02      	add	r7, sp, #8
 8018276:	60ba      	str	r2, [r7, #8]
 8018278:	607b      	str	r3, [r7, #4]
 801827a:	4603      	mov	r3, r0
 801827c:	73fb      	strb	r3, [r7, #15]
 801827e:	460b      	mov	r3, r1
 8018280:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 8018282:	2300      	movs	r3, #0
 8018284:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8018286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801828a:	2b0d      	cmp	r3, #13
 801828c:	bfa8      	it	ge
 801828e:	230d      	movge	r3, #13
 8018290:	b25a      	sxtb	r2, r3
 8018292:	687b      	ldr	r3, [r7, #4]
 8018294:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 8018296:	687b      	ldr	r3, [r7, #4]
 8018298:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801829c:	4916      	ldr	r1, [pc, #88]	; (80182f8 <RegionUS915ComputeRxWindowParameters+0x88>)
 801829e:	4618      	mov	r0, r3
 80182a0:	f7fe f92c 	bl	80164fc <RegionCommonGetBandwidth>
 80182a4:	4603      	mov	r3, r0
 80182a6:	b2da      	uxtb	r2, r3
 80182a8:	687b      	ldr	r3, [r7, #4]
 80182aa:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 80182ac:	687b      	ldr	r3, [r7, #4]
 80182ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80182b2:	461a      	mov	r2, r3
 80182b4:	4b11      	ldr	r3, [pc, #68]	; (80182fc <RegionUS915ComputeRxWindowParameters+0x8c>)
 80182b6:	5c9a      	ldrb	r2, [r3, r2]
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80182be:	4619      	mov	r1, r3
 80182c0:	4b0d      	ldr	r3, [pc, #52]	; (80182f8 <RegionUS915ComputeRxWindowParameters+0x88>)
 80182c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80182c6:	4619      	mov	r1, r3
 80182c8:	4610      	mov	r0, r2
 80182ca:	f7fd fe95 	bl	8015ff8 <RegionCommonComputeSymbolTimeLoRa>
 80182ce:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80182d0:	4b0b      	ldr	r3, [pc, #44]	; (8018300 <RegionUS915ComputeRxWindowParameters+0x90>)
 80182d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80182d4:	4798      	blx	r3
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	3308      	adds	r3, #8
 80182da:	687a      	ldr	r2, [r7, #4]
 80182dc:	320c      	adds	r2, #12
 80182de:	7bb9      	ldrb	r1, [r7, #14]
 80182e0:	9201      	str	r2, [sp, #4]
 80182e2:	9300      	str	r3, [sp, #0]
 80182e4:	4603      	mov	r3, r0
 80182e6:	68ba      	ldr	r2, [r7, #8]
 80182e8:	6978      	ldr	r0, [r7, #20]
 80182ea:	f7fd feab 	bl	8016044 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 80182ee:	bf00      	nop
 80182f0:	3718      	adds	r7, #24
 80182f2:	46bd      	mov	sp, r7
 80182f4:	bd80      	pop	{r7, pc}
 80182f6:	bf00      	nop
 80182f8:	0801eebc 	.word	0x0801eebc
 80182fc:	0801eeac 	.word	0x0801eeac
 8018300:	0801ef30 	.word	0x0801ef30

08018304 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018304:	b590      	push	{r4, r7, lr}
 8018306:	b091      	sub	sp, #68	; 0x44
 8018308:	af0a      	add	r7, sp, #40	; 0x28
 801830a:	6078      	str	r0, [r7, #4]
 801830c:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801830e:	687b      	ldr	r3, [r7, #4]
 8018310:	785b      	ldrb	r3, [r3, #1]
 8018312:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8018314:	2300      	movs	r3, #0
 8018316:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8018318:	2300      	movs	r3, #0
 801831a:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801831c:	687b      	ldr	r3, [r7, #4]
 801831e:	685b      	ldr	r3, [r3, #4]
 8018320:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8018322:	4b34      	ldr	r3, [pc, #208]	; (80183f4 <RegionUS915RxConfig+0xf0>)
 8018324:	685b      	ldr	r3, [r3, #4]
 8018326:	4798      	blx	r3
 8018328:	4603      	mov	r3, r0
 801832a:	2b00      	cmp	r3, #0
 801832c:	d001      	beq.n	8018332 <RegionUS915RxConfig+0x2e>
    {
        return false;
 801832e:	2300      	movs	r3, #0
 8018330:	e05c      	b.n	80183ec <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	7cdb      	ldrb	r3, [r3, #19]
 8018336:	2b00      	cmp	r3, #0
 8018338:	d109      	bne.n	801834e <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801833a:	687b      	ldr	r3, [r7, #4]
 801833c:	781b      	ldrb	r3, [r3, #0]
 801833e:	f003 0307 	and.w	r3, r3, #7
 8018342:	4a2d      	ldr	r2, [pc, #180]	; (80183f8 <RegionUS915RxConfig+0xf4>)
 8018344:	fb03 f202 	mul.w	r2, r3, r2
 8018348:	4b2c      	ldr	r3, [pc, #176]	; (80183fc <RegionUS915RxConfig+0xf8>)
 801834a:	4413      	add	r3, r2
 801834c:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801834e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018352:	4a2b      	ldr	r2, [pc, #172]	; (8018400 <RegionUS915RxConfig+0xfc>)
 8018354:	5cd3      	ldrb	r3, [r2, r3]
 8018356:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8018358:	4b26      	ldr	r3, [pc, #152]	; (80183f4 <RegionUS915RxConfig+0xf0>)
 801835a:	68db      	ldr	r3, [r3, #12]
 801835c:	6938      	ldr	r0, [r7, #16]
 801835e:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8018360:	4b24      	ldr	r3, [pc, #144]	; (80183f4 <RegionUS915RxConfig+0xf0>)
 8018362:	699c      	ldr	r4, [r3, #24]
 8018364:	687b      	ldr	r3, [r7, #4]
 8018366:	789b      	ldrb	r3, [r3, #2]
 8018368:	4618      	mov	r0, r3
 801836a:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801836e:	687b      	ldr	r3, [r7, #4]
 8018370:	689b      	ldr	r3, [r3, #8]
 8018372:	b29b      	uxth	r3, r3
 8018374:	687a      	ldr	r2, [r7, #4]
 8018376:	7c92      	ldrb	r2, [r2, #18]
 8018378:	9209      	str	r2, [sp, #36]	; 0x24
 801837a:	2201      	movs	r2, #1
 801837c:	9208      	str	r2, [sp, #32]
 801837e:	2200      	movs	r2, #0
 8018380:	9207      	str	r2, [sp, #28]
 8018382:	2200      	movs	r2, #0
 8018384:	9206      	str	r2, [sp, #24]
 8018386:	2200      	movs	r2, #0
 8018388:	9205      	str	r2, [sp, #20]
 801838a:	2200      	movs	r2, #0
 801838c:	9204      	str	r2, [sp, #16]
 801838e:	2200      	movs	r2, #0
 8018390:	9203      	str	r2, [sp, #12]
 8018392:	9302      	str	r3, [sp, #8]
 8018394:	2308      	movs	r3, #8
 8018396:	9301      	str	r3, [sp, #4]
 8018398:	2300      	movs	r3, #0
 801839a:	9300      	str	r3, [sp, #0]
 801839c:	2301      	movs	r3, #1
 801839e:	460a      	mov	r2, r1
 80183a0:	4601      	mov	r1, r0
 80183a2:	2001      	movs	r0, #1
 80183a4:	47a0      	blx	r4

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 80183a6:	687b      	ldr	r3, [r7, #4]
 80183a8:	7c5b      	ldrb	r3, [r3, #17]
 80183aa:	2b00      	cmp	r3, #0
 80183ac:	d005      	beq.n	80183ba <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 80183ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80183b2:	4a14      	ldr	r2, [pc, #80]	; (8018404 <RegionUS915RxConfig+0x100>)
 80183b4:	5cd3      	ldrb	r3, [r2, r3]
 80183b6:	75fb      	strb	r3, [r7, #23]
 80183b8:	e004      	b.n	80183c4 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 80183ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80183be:	4a12      	ldr	r2, [pc, #72]	; (8018408 <RegionUS915RxConfig+0x104>)
 80183c0:	5cd3      	ldrb	r3, [r2, r3]
 80183c2:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80183c4:	4b0b      	ldr	r3, [pc, #44]	; (80183f4 <RegionUS915RxConfig+0xf0>)
 80183c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80183c8:	7dfa      	ldrb	r2, [r7, #23]
 80183ca:	320d      	adds	r2, #13
 80183cc:	b2d2      	uxtb	r2, r2
 80183ce:	4611      	mov	r1, r2
 80183d0:	2001      	movs	r0, #1
 80183d2:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	7cdb      	ldrb	r3, [r3, #19]
 80183d8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80183dc:	6939      	ldr	r1, [r7, #16]
 80183de:	4618      	mov	r0, r3
 80183e0:	f7fe f8aa 	bl	8016538 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 80183e4:	683b      	ldr	r3, [r7, #0]
 80183e6:	7bfa      	ldrb	r2, [r7, #15]
 80183e8:	701a      	strb	r2, [r3, #0]
    return true;
 80183ea:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 80183ec:	4618      	mov	r0, r3
 80183ee:	371c      	adds	r7, #28
 80183f0:	46bd      	mov	sp, r7
 80183f2:	bd90      	pop	{r4, r7, pc}
 80183f4:	0801ef30 	.word	0x0801ef30
 80183f8:	000927c0 	.word	0x000927c0
 80183fc:	370870a0 	.word	0x370870a0
 8018400:	0801eeac 	.word	0x0801eeac
 8018404:	0801ef20 	.word	0x0801ef20
 8018408:	0801ef10 	.word	0x0801ef10

0801840c <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801840c:	b590      	push	{r4, r7, lr}
 801840e:	b093      	sub	sp, #76	; 0x4c
 8018410:	af0a      	add	r7, sp, #40	; 0x28
 8018412:	60f8      	str	r0, [r7, #12]
 8018414:	60b9      	str	r1, [r7, #8]
 8018416:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8018418:	68fb      	ldr	r3, [r7, #12]
 801841a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801841e:	461a      	mov	r2, r3
 8018420:	4b49      	ldr	r3, [pc, #292]	; (8018548 <RegionUS915TxConfig+0x13c>)
 8018422:	5c9b      	ldrb	r3, [r3, r2]
 8018424:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 8018426:	68fb      	ldr	r3, [r7, #12]
 8018428:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801842c:	4b47      	ldr	r3, [pc, #284]	; (801854c <RegionUS915TxConfig+0x140>)
 801842e:	681a      	ldr	r2, [r3, #0]
 8018430:	4b47      	ldr	r3, [pc, #284]	; (8018550 <RegionUS915TxConfig+0x144>)
 8018432:	6819      	ldr	r1, [r3, #0]
 8018434:	68fb      	ldr	r3, [r7, #12]
 8018436:	781b      	ldrb	r3, [r3, #0]
 8018438:	461c      	mov	r4, r3
 801843a:	4623      	mov	r3, r4
 801843c:	005b      	lsls	r3, r3, #1
 801843e:	4423      	add	r3, r4
 8018440:	009b      	lsls	r3, r3, #2
 8018442:	440b      	add	r3, r1
 8018444:	3309      	adds	r3, #9
 8018446:	781b      	ldrb	r3, [r3, #0]
 8018448:	4619      	mov	r1, r3
 801844a:	460b      	mov	r3, r1
 801844c:	005b      	lsls	r3, r3, #1
 801844e:	440b      	add	r3, r1
 8018450:	00db      	lsls	r3, r3, #3
 8018452:	4413      	add	r3, r2
 8018454:	f993 1002 	ldrsb.w	r1, [r3, #2]
 8018458:	68fb      	ldr	r3, [r7, #12]
 801845a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801845e:	4b3c      	ldr	r3, [pc, #240]	; (8018550 <RegionUS915TxConfig+0x144>)
 8018460:	681b      	ldr	r3, [r3, #0]
 8018462:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8018466:	f7ff fa4d 	bl	8017904 <LimitTxPower>
 801846a:	4603      	mov	r3, r0
 801846c:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801846e:	68fb      	ldr	r3, [r7, #12]
 8018470:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018474:	4937      	ldr	r1, [pc, #220]	; (8018554 <RegionUS915TxConfig+0x148>)
 8018476:	4618      	mov	r0, r3
 8018478:	f7fe f840 	bl	80164fc <RegionCommonGetBandwidth>
 801847c:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801847e:	2300      	movs	r3, #0
 8018480:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8018482:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8018486:	f04f 0200 	mov.w	r2, #0
 801848a:	4933      	ldr	r1, [pc, #204]	; (8018558 <RegionUS915TxConfig+0x14c>)
 801848c:	4618      	mov	r0, r3
 801848e:	f7fd fe91 	bl	80161b4 <RegionCommonComputeTxPower>
 8018492:	4603      	mov	r3, r0
 8018494:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8018496:	4b31      	ldr	r3, [pc, #196]	; (801855c <RegionUS915TxConfig+0x150>)
 8018498:	68da      	ldr	r2, [r3, #12]
 801849a:	4b2d      	ldr	r3, [pc, #180]	; (8018550 <RegionUS915TxConfig+0x144>)
 801849c:	6819      	ldr	r1, [r3, #0]
 801849e:	68fb      	ldr	r3, [r7, #12]
 80184a0:	781b      	ldrb	r3, [r3, #0]
 80184a2:	4618      	mov	r0, r3
 80184a4:	4603      	mov	r3, r0
 80184a6:	005b      	lsls	r3, r3, #1
 80184a8:	4403      	add	r3, r0
 80184aa:	009b      	lsls	r3, r3, #2
 80184ac:	440b      	add	r3, r1
 80184ae:	681b      	ldr	r3, [r3, #0]
 80184b0:	4618      	mov	r0, r3
 80184b2:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80184b4:	4b29      	ldr	r3, [pc, #164]	; (801855c <RegionUS915TxConfig+0x150>)
 80184b6:	69dc      	ldr	r4, [r3, #28]
 80184b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80184bc:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80184c0:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80184c4:	9208      	str	r2, [sp, #32]
 80184c6:	2200      	movs	r2, #0
 80184c8:	9207      	str	r2, [sp, #28]
 80184ca:	2200      	movs	r2, #0
 80184cc:	9206      	str	r2, [sp, #24]
 80184ce:	2200      	movs	r2, #0
 80184d0:	9205      	str	r2, [sp, #20]
 80184d2:	2201      	movs	r2, #1
 80184d4:	9204      	str	r2, [sp, #16]
 80184d6:	2200      	movs	r2, #0
 80184d8:	9203      	str	r2, [sp, #12]
 80184da:	2208      	movs	r2, #8
 80184dc:	9202      	str	r2, [sp, #8]
 80184de:	2201      	movs	r2, #1
 80184e0:	9201      	str	r2, [sp, #4]
 80184e2:	9300      	str	r3, [sp, #0]
 80184e4:	69bb      	ldr	r3, [r7, #24]
 80184e6:	2200      	movs	r2, #0
 80184e8:	2001      	movs	r0, #1
 80184ea:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80184ec:	4b18      	ldr	r3, [pc, #96]	; (8018550 <RegionUS915TxConfig+0x144>)
 80184ee:	681a      	ldr	r2, [r3, #0]
 80184f0:	68fb      	ldr	r3, [r7, #12]
 80184f2:	781b      	ldrb	r3, [r3, #0]
 80184f4:	4619      	mov	r1, r3
 80184f6:	460b      	mov	r3, r1
 80184f8:	005b      	lsls	r3, r3, #1
 80184fa:	440b      	add	r3, r1
 80184fc:	009b      	lsls	r3, r3, #2
 80184fe:	4413      	add	r3, r2
 8018500:	681a      	ldr	r2, [r3, #0]
 8018502:	68fb      	ldr	r3, [r7, #12]
 8018504:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018508:	4619      	mov	r1, r3
 801850a:	4610      	mov	r0, r2
 801850c:	f7fe f846 	bl	801659c <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8018510:	4b12      	ldr	r3, [pc, #72]	; (801855c <RegionUS915TxConfig+0x150>)
 8018512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8018514:	68fa      	ldr	r2, [r7, #12]
 8018516:	8992      	ldrh	r2, [r2, #12]
 8018518:	b2d2      	uxtb	r2, r2
 801851a:	4611      	mov	r1, r2
 801851c:	2001      	movs	r0, #1
 801851e:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8018520:	68fb      	ldr	r3, [r7, #12]
 8018522:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8018526:	68fb      	ldr	r3, [r7, #12]
 8018528:	899b      	ldrh	r3, [r3, #12]
 801852a:	4619      	mov	r1, r3
 801852c:	4610      	mov	r0, r2
 801852e:	f7ff fa63 	bl	80179f8 <GetTimeOnAir>
 8018532:	4602      	mov	r2, r0
 8018534:	687b      	ldr	r3, [r7, #4]
 8018536:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8018538:	68bb      	ldr	r3, [r7, #8]
 801853a:	7fba      	ldrb	r2, [r7, #30]
 801853c:	701a      	strb	r2, [r3, #0]
    return true;
 801853e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 8018540:	4618      	mov	r0, r3
 8018542:	3724      	adds	r7, #36	; 0x24
 8018544:	46bd      	mov	sp, r7
 8018546:	bd90      	pop	{r4, r7, pc}
 8018548:	0801eeac 	.word	0x0801eeac
 801854c:	20001aa0 	.word	0x20001aa0
 8018550:	20001a9c 	.word	0x20001a9c
 8018554:	0801eebc 	.word	0x0801eebc
 8018558:	41f00000 	.word	0x41f00000
 801855c:	0801ef30 	.word	0x0801ef30

08018560 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8018560:	b590      	push	{r4, r7, lr}
 8018562:	b097      	sub	sp, #92	; 0x5c
 8018564:	af00      	add	r7, sp, #0
 8018566:	60f8      	str	r0, [r7, #12]
 8018568:	60b9      	str	r1, [r7, #8]
 801856a:	607a      	str	r2, [r7, #4]
 801856c:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801856e:	2307      	movs	r3, #7
 8018570:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8018574:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8018578:	2200      	movs	r2, #0
 801857a:	601a      	str	r2, [r3, #0]
 801857c:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801857e:	2300      	movs	r3, #0
 8018580:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 8018584:	2300      	movs	r3, #0
 8018586:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801858a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801858e:	2200      	movs	r2, #0
 8018590:	601a      	str	r2, [r3, #0]
 8018592:	605a      	str	r2, [r3, #4]
 8018594:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8018596:	4b97      	ldr	r3, [pc, #604]	; (80187f4 <RegionUS915LinkAdrReq+0x294>)
 8018598:	681b      	ldr	r3, [r3, #0]
 801859a:	f503 7158 	add.w	r1, r3, #864	; 0x360
 801859e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80185a2:	2206      	movs	r2, #6
 80185a4:	4618      	mov	r0, r3
 80185a6:	f7fd fb09 	bl	8015bbc <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80185aa:	e11b      	b.n	80187e4 <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80185ac:	68fb      	ldr	r3, [r7, #12]
 80185ae:	685a      	ldr	r2, [r3, #4]
 80185b0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80185b4:	4413      	add	r3, r2
 80185b6:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80185ba:	4611      	mov	r1, r2
 80185bc:	4618      	mov	r0, r3
 80185be:	f7fd fc41 	bl	8015e44 <RegionCommonParseLinkAdrReq>
 80185c2:	4603      	mov	r3, r0
 80185c4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 80185c8:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80185cc:	2b00      	cmp	r3, #0
 80185ce:	f000 8113 	beq.w	80187f8 <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80185d2:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80185d6:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80185da:	4413      	add	r3, r2
 80185dc:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 80185e0:	2307      	movs	r3, #7
 80185e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 80185e6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80185ea:	2b06      	cmp	r3, #6
 80185ec:	d116      	bne.n	801861c <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 80185ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80185f2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 80185f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80185fa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 80185fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018602:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 8018606:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801860a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801860e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8018612:	b2db      	uxtb	r3, r3
 8018614:	b29b      	uxth	r3, r3
 8018616:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801861a:	e0e3      	b.n	80187e4 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801861c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018620:	2b07      	cmp	r3, #7
 8018622:	d112      	bne.n	801864a <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8018624:	2300      	movs	r3, #0
 8018626:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801862a:	2300      	movs	r3, #0
 801862c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 8018630:	2300      	movs	r3, #0
 8018632:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 8018636:	2300      	movs	r3, #0
 8018638:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801863c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8018640:	b2db      	uxtb	r3, r3
 8018642:	b29b      	uxth	r3, r3
 8018644:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8018648:	e0cc      	b.n	80187e4 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801864a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801864e:	2b05      	cmp	r3, #5
 8018650:	f040 80bf 	bne.w	80187d2 <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8018654:	2301      	movs	r3, #1
 8018656:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801865a:	2300      	movs	r3, #0
 801865c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8018660:	2300      	movs	r3, #0
 8018662:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8018666:	e0ae      	b.n	80187c6 <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8018668:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801866c:	b2da      	uxtb	r2, r3
 801866e:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8018672:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018676:	fa01 f303 	lsl.w	r3, r1, r3
 801867a:	4013      	ands	r3, r2
 801867c:	2b00      	cmp	r3, #0
 801867e:	d04d      	beq.n	801871c <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 8018680:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018684:	f003 0301 	and.w	r3, r3, #1
 8018688:	b2db      	uxtb	r3, r3
 801868a:	2b00      	cmp	r3, #0
 801868c:	d120      	bne.n	80186d0 <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801868e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018692:	005b      	lsls	r3, r3, #1
 8018694:	3358      	adds	r3, #88	; 0x58
 8018696:	443b      	add	r3, r7
 8018698:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801869c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80186a0:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 80186a4:	b292      	uxth	r2, r2
 80186a6:	005b      	lsls	r3, r3, #1
 80186a8:	3358      	adds	r3, #88	; 0x58
 80186aa:	443b      	add	r3, r7
 80186ac:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80186b0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80186b4:	b21a      	sxth	r2, r3
 80186b6:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80186ba:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80186be:	fa01 f303 	lsl.w	r3, r1, r3
 80186c2:	b21b      	sxth	r3, r3
 80186c4:	4313      	orrs	r3, r2
 80186c6:	b21b      	sxth	r3, r3
 80186c8:	b29b      	uxth	r3, r3
 80186ca:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80186ce:	e075      	b.n	80187bc <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 80186d0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80186d4:	005b      	lsls	r3, r3, #1
 80186d6:	3358      	adds	r3, #88	; 0x58
 80186d8:	443b      	add	r3, r7
 80186da:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80186de:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80186e2:	f062 02ff 	orn	r2, r2, #255	; 0xff
 80186e6:	b292      	uxth	r2, r2
 80186e8:	005b      	lsls	r3, r3, #1
 80186ea:	3358      	adds	r3, #88	; 0x58
 80186ec:	443b      	add	r3, r7
 80186ee:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80186f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80186f6:	b21a      	sxth	r2, r3
 80186f8:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80186fc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018700:	fa01 f303 	lsl.w	r3, r1, r3
 8018704:	b21b      	sxth	r3, r3
 8018706:	4313      	orrs	r3, r2
 8018708:	b21b      	sxth	r3, r3
 801870a:	b29b      	uxth	r3, r3
 801870c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8018710:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018714:	3301      	adds	r3, #1
 8018716:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 801871a:	e04f      	b.n	80187bc <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801871c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018720:	f003 0301 	and.w	r3, r3, #1
 8018724:	b2db      	uxtb	r3, r3
 8018726:	2b00      	cmp	r3, #0
 8018728:	d122      	bne.n	8018770 <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801872a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801872e:	005b      	lsls	r3, r3, #1
 8018730:	3358      	adds	r3, #88	; 0x58
 8018732:	443b      	add	r3, r7
 8018734:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8018738:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801873c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8018740:	b292      	uxth	r2, r2
 8018742:	005b      	lsls	r3, r3, #1
 8018744:	3358      	adds	r3, #88	; 0x58
 8018746:	443b      	add	r3, r7
 8018748:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801874c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8018750:	b21a      	sxth	r2, r3
 8018752:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8018756:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801875a:	fa01 f303 	lsl.w	r3, r1, r3
 801875e:	b21b      	sxth	r3, r3
 8018760:	43db      	mvns	r3, r3
 8018762:	b21b      	sxth	r3, r3
 8018764:	4013      	ands	r3, r2
 8018766:	b21b      	sxth	r3, r3
 8018768:	b29b      	uxth	r3, r3
 801876a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801876e:	e025      	b.n	80187bc <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8018770:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018774:	005b      	lsls	r3, r3, #1
 8018776:	3358      	adds	r3, #88	; 0x58
 8018778:	443b      	add	r3, r7
 801877a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801877e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018782:	b2d2      	uxtb	r2, r2
 8018784:	b292      	uxth	r2, r2
 8018786:	005b      	lsls	r3, r3, #1
 8018788:	3358      	adds	r3, #88	; 0x58
 801878a:	443b      	add	r3, r7
 801878c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8018790:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8018794:	b21a      	sxth	r2, r3
 8018796:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801879a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801879e:	fa01 f303 	lsl.w	r3, r1, r3
 80187a2:	b21b      	sxth	r3, r3
 80187a4:	43db      	mvns	r3, r3
 80187a6:	b21b      	sxth	r3, r3
 80187a8:	4013      	ands	r3, r2
 80187aa:	b21b      	sxth	r3, r3
 80187ac:	b29b      	uxth	r3, r3
 80187ae:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80187b2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80187b6:	3301      	adds	r3, #1
 80187b8:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 80187bc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80187c0:	3301      	adds	r3, #1
 80187c2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 80187c6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80187ca:	2b07      	cmp	r3, #7
 80187cc:	f67f af4c 	bls.w	8018668 <RegionUS915LinkAdrReq+0x108>
 80187d0:	e008      	b.n	80187e4 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 80187d2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80187d6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80187da:	005b      	lsls	r3, r3, #1
 80187dc:	3358      	adds	r3, #88	; 0x58
 80187de:	443b      	add	r3, r7
 80187e0:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 80187e4:	68fb      	ldr	r3, [r7, #12]
 80187e6:	7a1b      	ldrb	r3, [r3, #8]
 80187e8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80187ec:	429a      	cmp	r2, r3
 80187ee:	f4ff aedd 	bcc.w	80185ac <RegionUS915LinkAdrReq+0x4c>
 80187f2:	e002      	b.n	80187fa <RegionUS915LinkAdrReq+0x29a>
 80187f4:	20001a9c 	.word	0x20001a9c
            break; // break loop, since no more request has been found
 80187f8:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 80187fa:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80187fe:	2b03      	cmp	r3, #3
 8018800:	dc0f      	bgt.n	8018822 <RegionUS915LinkAdrReq+0x2c2>
 8018802:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018806:	2204      	movs	r2, #4
 8018808:	2100      	movs	r1, #0
 801880a:	4618      	mov	r0, r3
 801880c:	f7fd f9aa 	bl	8015b64 <RegionCommonCountChannels>
 8018810:	4603      	mov	r3, r0
 8018812:	2b01      	cmp	r3, #1
 8018814:	d805      	bhi.n	8018822 <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 8018816:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801881a:	f023 0301 	bic.w	r3, r3, #1
 801881e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8018822:	2302      	movs	r3, #2
 8018824:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8018828:	68fb      	ldr	r3, [r7, #12]
 801882a:	7a5b      	ldrb	r3, [r3, #9]
 801882c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8018830:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8018834:	4618      	mov	r0, r3
 8018836:	f7ff f90f 	bl	8017a58 <RegionUS915GetPhyParam>
 801883a:	4603      	mov	r3, r0
 801883c:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801883e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8018842:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8018844:	68fb      	ldr	r3, [r7, #12]
 8018846:	7a9b      	ldrb	r3, [r3, #10]
 8018848:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801884a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801884e:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8018850:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8018854:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8018856:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801885a:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801885c:	68fb      	ldr	r3, [r7, #12]
 801885e:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8018862:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8018864:	68fb      	ldr	r3, [r7, #12]
 8018866:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801886a:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801886c:	68fb      	ldr	r3, [r7, #12]
 801886e:	7b5b      	ldrb	r3, [r3, #13]
 8018870:	b25b      	sxtb	r3, r3
 8018872:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 8018874:	2348      	movs	r3, #72	; 0x48
 8018876:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801887a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801887e:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8018880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018882:	b25b      	sxtb	r3, r3
 8018884:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 8018888:	2304      	movs	r3, #4
 801888a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801888e:	4b3f      	ldr	r3, [pc, #252]	; (801898c <RegionUS915LinkAdrReq+0x42c>)
 8018890:	681b      	ldr	r3, [r3, #0]
 8018892:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 8018894:	230e      	movs	r3, #14
 8018896:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801889a:	2300      	movs	r3, #0
 801889c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80188a0:	68fb      	ldr	r3, [r7, #12]
 80188a2:	681b      	ldr	r3, [r3, #0]
 80188a4:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80188a6:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80188aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80188ae:	1c9a      	adds	r2, r3, #2
 80188b0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80188b4:	1c59      	adds	r1, r3, #1
 80188b6:	f107 0014 	add.w	r0, r7, #20
 80188ba:	4623      	mov	r3, r4
 80188bc:	f7fd fb13 	bl	8015ee6 <RegionCommonLinkAdrReqVerifyParams>
 80188c0:	4603      	mov	r3, r0
 80188c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80188c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80188ca:	2b07      	cmp	r3, #7
 80188cc:	d147      	bne.n	801895e <RegionUS915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 80188ce:	4b2f      	ldr	r3, [pc, #188]	; (801898c <RegionUS915LinkAdrReq+0x42c>)
 80188d0:	681b      	ldr	r3, [r3, #0]
 80188d2:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80188d6:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80188da:	2206      	movs	r2, #6
 80188dc:	4618      	mov	r0, r3
 80188de:	f7fd f96d 	bl	8015bbc <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 80188e2:	4b2b      	ldr	r3, [pc, #172]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 80188e4:	681b      	ldr	r3, [r3, #0]
 80188e6:	8819      	ldrh	r1, [r3, #0]
 80188e8:	4b28      	ldr	r3, [pc, #160]	; (801898c <RegionUS915LinkAdrReq+0x42c>)
 80188ea:	681b      	ldr	r3, [r3, #0]
 80188ec:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 80188f0:	4b27      	ldr	r3, [pc, #156]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 80188f2:	681b      	ldr	r3, [r3, #0]
 80188f4:	400a      	ands	r2, r1
 80188f6:	b292      	uxth	r2, r2
 80188f8:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 80188fa:	4b25      	ldr	r3, [pc, #148]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 80188fc:	681b      	ldr	r3, [r3, #0]
 80188fe:	8859      	ldrh	r1, [r3, #2]
 8018900:	4b22      	ldr	r3, [pc, #136]	; (801898c <RegionUS915LinkAdrReq+0x42c>)
 8018902:	681b      	ldr	r3, [r3, #0]
 8018904:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 8018908:	4b21      	ldr	r3, [pc, #132]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 801890a:	681b      	ldr	r3, [r3, #0]
 801890c:	400a      	ands	r2, r1
 801890e:	b292      	uxth	r2, r2
 8018910:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 8018912:	4b1f      	ldr	r3, [pc, #124]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 8018914:	681b      	ldr	r3, [r3, #0]
 8018916:	8899      	ldrh	r1, [r3, #4]
 8018918:	4b1c      	ldr	r3, [pc, #112]	; (801898c <RegionUS915LinkAdrReq+0x42c>)
 801891a:	681b      	ldr	r3, [r3, #0]
 801891c:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8018920:	4b1b      	ldr	r3, [pc, #108]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 8018922:	681b      	ldr	r3, [r3, #0]
 8018924:	400a      	ands	r2, r1
 8018926:	b292      	uxth	r2, r2
 8018928:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 801892a:	4b19      	ldr	r3, [pc, #100]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 801892c:	681b      	ldr	r3, [r3, #0]
 801892e:	88d9      	ldrh	r1, [r3, #6]
 8018930:	4b16      	ldr	r3, [pc, #88]	; (801898c <RegionUS915LinkAdrReq+0x42c>)
 8018932:	681b      	ldr	r3, [r3, #0]
 8018934:	f8b3 2366 	ldrh.w	r2, [r3, #870]	; 0x366
 8018938:	4b15      	ldr	r3, [pc, #84]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 801893a:	681b      	ldr	r3, [r3, #0]
 801893c:	400a      	ands	r2, r1
 801893e:	b292      	uxth	r2, r2
 8018940:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8018942:	4b12      	ldr	r3, [pc, #72]	; (801898c <RegionUS915LinkAdrReq+0x42c>)
 8018944:	681a      	ldr	r2, [r3, #0]
 8018946:	4b12      	ldr	r3, [pc, #72]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 8018948:	681b      	ldr	r3, [r3, #0]
 801894a:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 801894e:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 8018950:	4b0e      	ldr	r3, [pc, #56]	; (801898c <RegionUS915LinkAdrReq+0x42c>)
 8018952:	681a      	ldr	r2, [r3, #0]
 8018954:	4b0e      	ldr	r3, [pc, #56]	; (8018990 <RegionUS915LinkAdrReq+0x430>)
 8018956:	681b      	ldr	r3, [r3, #0]
 8018958:	f8b2 236a 	ldrh.w	r2, [r2, #874]	; 0x36a
 801895c:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801895e:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 8018962:	68bb      	ldr	r3, [r7, #8]
 8018964:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8018966:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 801896a:	687b      	ldr	r3, [r7, #4]
 801896c:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801896e:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8018972:	683b      	ldr	r3, [r7, #0]
 8018974:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8018976:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8018978:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801897c:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801897e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8018982:	4618      	mov	r0, r3
 8018984:	375c      	adds	r7, #92	; 0x5c
 8018986:	46bd      	mov	sp, r7
 8018988:	bd90      	pop	{r4, r7, pc}
 801898a:	bf00      	nop
 801898c:	20001a9c 	.word	0x20001a9c
 8018990:	20001a98 	.word	0x20001a98

08018994 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8018994:	b580      	push	{r7, lr}
 8018996:	b084      	sub	sp, #16
 8018998:	af00      	add	r7, sp, #0
 801899a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801899c:	2307      	movs	r3, #7
 801899e:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	685b      	ldr	r3, [r3, #4]
 80189a4:	4618      	mov	r0, r3
 80189a6:	f7fe ffe3 	bl	8017970 <VerifyRfFreq>
 80189aa:	4603      	mov	r3, r0
 80189ac:	f083 0301 	eor.w	r3, r3, #1
 80189b0:	b2db      	uxtb	r3, r3
 80189b2:	2b00      	cmp	r3, #0
 80189b4:	d003      	beq.n	80189be <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 80189b6:	7bfb      	ldrb	r3, [r7, #15]
 80189b8:	f023 0301 	bic.w	r3, r3, #1
 80189bc:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 80189be:	687b      	ldr	r3, [r7, #4]
 80189c0:	f993 3000 	ldrsb.w	r3, [r3]
 80189c4:	220d      	movs	r2, #13
 80189c6:	2108      	movs	r1, #8
 80189c8:	4618      	mov	r0, r3
 80189ca:	f7fd f87a 	bl	8015ac2 <RegionCommonValueInRange>
 80189ce:	4603      	mov	r3, r0
 80189d0:	2b00      	cmp	r3, #0
 80189d2:	d103      	bne.n	80189dc <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 80189d4:	7bfb      	ldrb	r3, [r7, #15]
 80189d6:	f023 0302 	bic.w	r3, r3, #2
 80189da:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 80189dc:	687b      	ldr	r3, [r7, #4]
 80189de:	f993 3000 	ldrsb.w	r3, [r3]
 80189e2:	2207      	movs	r2, #7
 80189e4:	2105      	movs	r1, #5
 80189e6:	4618      	mov	r0, r3
 80189e8:	f7fd f86b 	bl	8015ac2 <RegionCommonValueInRange>
 80189ec:	4603      	mov	r3, r0
 80189ee:	2b01      	cmp	r3, #1
 80189f0:	d004      	beq.n	80189fc <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 80189f2:	687b      	ldr	r3, [r7, #4]
 80189f4:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 80189f8:	2b0d      	cmp	r3, #13
 80189fa:	dd03      	ble.n	8018a04 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 80189fc:	7bfb      	ldrb	r3, [r7, #15]
 80189fe:	f023 0302 	bic.w	r3, r3, #2
 8018a02:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8018a04:	687b      	ldr	r3, [r7, #4]
 8018a06:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018a0a:	2203      	movs	r2, #3
 8018a0c:	2100      	movs	r1, #0
 8018a0e:	4618      	mov	r0, r3
 8018a10:	f7fd f857 	bl	8015ac2 <RegionCommonValueInRange>
 8018a14:	4603      	mov	r3, r0
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	d103      	bne.n	8018a22 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8018a1a:	7bfb      	ldrb	r3, [r7, #15]
 8018a1c:	f023 0304 	bic.w	r3, r3, #4
 8018a20:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 8018a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8018a24:	4618      	mov	r0, r3
 8018a26:	3710      	adds	r7, #16
 8018a28:	46bd      	mov	sp, r7
 8018a2a:	bd80      	pop	{r7, pc}

08018a2c <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8018a2c:	b480      	push	{r7}
 8018a2e:	b083      	sub	sp, #12
 8018a30:	af00      	add	r7, sp, #0
 8018a32:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018a34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018a38:	4618      	mov	r0, r3
 8018a3a:	370c      	adds	r7, #12
 8018a3c:	46bd      	mov	sp, r7
 8018a3e:	bc80      	pop	{r7}
 8018a40:	4770      	bx	lr

08018a42 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8018a42:	b480      	push	{r7}
 8018a44:	b083      	sub	sp, #12
 8018a46:	af00      	add	r7, sp, #0
 8018a48:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018a4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018a4e:	4618      	mov	r0, r3
 8018a50:	370c      	adds	r7, #12
 8018a52:	46bd      	mov	sp, r7
 8018a54:	bc80      	pop	{r7}
 8018a56:	4770      	bx	lr

08018a58 <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8018a58:	b480      	push	{r7}
 8018a5a:	b083      	sub	sp, #12
 8018a5c:	af00      	add	r7, sp, #0
 8018a5e:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018a60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018a64:	4618      	mov	r0, r3
 8018a66:	370c      	adds	r7, #12
 8018a68:	46bd      	mov	sp, r7
 8018a6a:	bc80      	pop	{r7}
 8018a6c:	4770      	bx	lr
	...

08018a70 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8018a70:	b480      	push	{r7}
 8018a72:	b083      	sub	sp, #12
 8018a74:	af00      	add	r7, sp, #0
 8018a76:	4603      	mov	r3, r0
 8018a78:	460a      	mov	r2, r1
 8018a7a:	71fb      	strb	r3, [r7, #7]
 8018a7c:	4613      	mov	r3, r2
 8018a7e:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8018a80:	79bb      	ldrb	r3, [r7, #6]
 8018a82:	2b00      	cmp	r3, #0
 8018a84:	d106      	bne.n	8018a94 <RegionUS915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 8018a86:	4b13      	ldr	r3, [pc, #76]	; (8018ad4 <RegionUS915AlternateDr+0x64>)
 8018a88:	681b      	ldr	r3, [r3, #0]
 8018a8a:	7b5a      	ldrb	r2, [r3, #13]
 8018a8c:	3201      	adds	r2, #1
 8018a8e:	b2d2      	uxtb	r2, r2
 8018a90:	735a      	strb	r2, [r3, #13]
 8018a92:	e005      	b.n	8018aa0 <RegionUS915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 8018a94:	4b0f      	ldr	r3, [pc, #60]	; (8018ad4 <RegionUS915AlternateDr+0x64>)
 8018a96:	681b      	ldr	r3, [r3, #0]
 8018a98:	7b5a      	ldrb	r2, [r3, #13]
 8018a9a:	3a01      	subs	r2, #1
 8018a9c:	b2d2      	uxtb	r2, r2
 8018a9e:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 8018aa0:	4b0c      	ldr	r3, [pc, #48]	; (8018ad4 <RegionUS915AlternateDr+0x64>)
 8018aa2:	681b      	ldr	r3, [r3, #0]
 8018aa4:	7b5a      	ldrb	r2, [r3, #13]
 8018aa6:	4b0c      	ldr	r3, [pc, #48]	; (8018ad8 <RegionUS915AlternateDr+0x68>)
 8018aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8018aac:	0859      	lsrs	r1, r3, #1
 8018aae:	460b      	mov	r3, r1
 8018ab0:	00db      	lsls	r3, r3, #3
 8018ab2:	440b      	add	r3, r1
 8018ab4:	1ad3      	subs	r3, r2, r3
 8018ab6:	b2db      	uxtb	r3, r3
 8018ab8:	2b00      	cmp	r3, #0
 8018aba:	d102      	bne.n	8018ac2 <RegionUS915AlternateDr+0x52>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 8018abc:	2304      	movs	r3, #4
 8018abe:	71fb      	strb	r3, [r7, #7]
 8018ac0:	e001      	b.n	8018ac6 <RegionUS915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_0;
 8018ac2:	2300      	movs	r3, #0
 8018ac4:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8018ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 8018aca:	4618      	mov	r0, r3
 8018acc:	370c      	adds	r7, #12
 8018ace:	46bd      	mov	sp, r7
 8018ad0:	bc80      	pop	{r7}
 8018ad2:	4770      	bx	lr
 8018ad4:	20001a98 	.word	0x20001a98
 8018ad8:	38e38e39 	.word	0x38e38e39

08018adc <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8018adc:	b580      	push	{r7, lr}
 8018ade:	b0a8      	sub	sp, #160	; 0xa0
 8018ae0:	af02      	add	r7, sp, #8
 8018ae2:	60f8      	str	r0, [r7, #12]
 8018ae4:	60b9      	str	r1, [r7, #8]
 8018ae6:	607a      	str	r2, [r7, #4]
 8018ae8:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 8018aea:	2300      	movs	r3, #0
 8018aec:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 8018af0:	2300      	movs	r3, #0
 8018af2:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 8018af6:	2300      	movs	r3, #0
 8018af8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8018afa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8018afe:	2244      	movs	r2, #68	; 0x44
 8018b00:	2100      	movs	r1, #0
 8018b02:	4618      	mov	r0, r3
 8018b04:	f004 fdfa 	bl	801d6fc <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018b08:	230c      	movs	r3, #12
 8018b0a:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 8018b0e:	4b67      	ldr	r3, [pc, #412]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018b10:	681b      	ldr	r3, [r3, #0]
 8018b12:	2204      	movs	r2, #4
 8018b14:	2100      	movs	r1, #0
 8018b16:	4618      	mov	r0, r3
 8018b18:	f7fd f824 	bl	8015b64 <RegionCommonCountChannels>
 8018b1c:	4603      	mov	r3, r0
 8018b1e:	2b00      	cmp	r3, #0
 8018b20:	d10e      	bne.n	8018b40 <RegionUS915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 8018b22:	4b62      	ldr	r3, [pc, #392]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018b24:	681b      	ldr	r3, [r3, #0]
 8018b26:	4618      	mov	r0, r3
 8018b28:	4b61      	ldr	r3, [pc, #388]	; (8018cb0 <RegionUS915NextChannel+0x1d4>)
 8018b2a:	681b      	ldr	r3, [r3, #0]
 8018b2c:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8018b30:	2204      	movs	r2, #4
 8018b32:	4619      	mov	r1, r3
 8018b34:	f7fd f842 	bl	8015bbc <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8018b38:	4b5c      	ldr	r3, [pc, #368]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018b3a:	681b      	ldr	r3, [r3, #0]
 8018b3c:	2200      	movs	r2, #0
 8018b3e:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 8018b40:	68fb      	ldr	r3, [r7, #12]
 8018b42:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018b46:	2b03      	cmp	r3, #3
 8018b48:	dd0c      	ble.n	8018b64 <RegionUS915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8018b4a:	4b58      	ldr	r3, [pc, #352]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018b4c:	681b      	ldr	r3, [r3, #0]
 8018b4e:	891b      	ldrh	r3, [r3, #8]
 8018b50:	b2db      	uxtb	r3, r3
 8018b52:	2b00      	cmp	r3, #0
 8018b54:	d106      	bne.n	8018b64 <RegionUS915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8018b56:	4b56      	ldr	r3, [pc, #344]	; (8018cb0 <RegionUS915NextChannel+0x1d4>)
 8018b58:	681a      	ldr	r2, [r3, #0]
 8018b5a:	4b54      	ldr	r3, [pc, #336]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018b5c:	681b      	ldr	r3, [r3, #0]
 8018b5e:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 8018b62:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8018b64:	68fb      	ldr	r3, [r7, #12]
 8018b66:	7a5b      	ldrb	r3, [r3, #9]
 8018b68:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8018b6a:	68fb      	ldr	r3, [r7, #12]
 8018b6c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018b70:	b2db      	uxtb	r3, r3
 8018b72:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8018b74:	4b4d      	ldr	r3, [pc, #308]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018b76:	681b      	ldr	r3, [r3, #0]
 8018b78:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8018b7a:	4b4d      	ldr	r3, [pc, #308]	; (8018cb0 <RegionUS915NextChannel+0x1d4>)
 8018b7c:	681b      	ldr	r3, [r3, #0]
 8018b7e:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 8018b80:	4b4c      	ldr	r3, [pc, #304]	; (8018cb4 <RegionUS915NextChannel+0x1d8>)
 8018b82:	681b      	ldr	r3, [r3, #0]
 8018b84:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 8018b86:	2348      	movs	r3, #72	; 0x48
 8018b88:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = NULL;
 8018b8a:	2300      	movs	r3, #0
 8018b8c:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8018b8e:	68fb      	ldr	r3, [r7, #12]
 8018b90:	681b      	ldr	r3, [r3, #0]
 8018b92:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8018b94:	68fb      	ldr	r3, [r7, #12]
 8018b96:	685b      	ldr	r3, [r3, #4]
 8018b98:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8018b9a:	68fb      	ldr	r3, [r7, #12]
 8018b9c:	7a9b      	ldrb	r3, [r3, #10]
 8018b9e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 8018ba2:	2301      	movs	r3, #1
 8018ba4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8018ba8:	f107 0314 	add.w	r3, r7, #20
 8018bac:	64bb      	str	r3, [r7, #72]	; 0x48

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8018bae:	68fa      	ldr	r2, [r7, #12]
 8018bb0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8018bb4:	320c      	adds	r2, #12
 8018bb6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018bba:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8018bbe:	68fb      	ldr	r3, [r7, #12]
 8018bc0:	7d1b      	ldrb	r3, [r3, #20]
 8018bc2:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8018bc6:	68fb      	ldr	r3, [r7, #12]
 8018bc8:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8018bcc:	68fb      	ldr	r3, [r7, #12]
 8018bce:	8adb      	ldrh	r3, [r3, #22]
 8018bd0:	4619      	mov	r1, r3
 8018bd2:	4610      	mov	r0, r2
 8018bd4:	f7fe ff10 	bl	80179f8 <GetTimeOnAir>
 8018bd8:	4603      	mov	r3, r0
 8018bda:	647b      	str	r3, [r7, #68]	; 0x44
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8018bdc:	f107 0195 	add.w	r1, r7, #149	; 0x95
 8018be0:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8018be4:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8018be8:	687b      	ldr	r3, [r7, #4]
 8018bea:	9301      	str	r3, [sp, #4]
 8018bec:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8018bf0:	9300      	str	r3, [sp, #0]
 8018bf2:	460b      	mov	r3, r1
 8018bf4:	6839      	ldr	r1, [r7, #0]
 8018bf6:	f7fd fbcc 	bl	8016392 <RegionCommonIdentifyChannels>
 8018bfa:	4603      	mov	r3, r0
 8018bfc:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8018c00:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8018c04:	2b00      	cmp	r3, #0
 8018c06:	d14a      	bne.n	8018c9e <RegionUS915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 8018c08:	68fb      	ldr	r3, [r7, #12]
 8018c0a:	7a5b      	ldrb	r3, [r3, #9]
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	d00e      	beq.n	8018c2e <RegionUS915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8018c10:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8018c14:	3b01      	subs	r3, #1
 8018c16:	4619      	mov	r1, r3
 8018c18:	2000      	movs	r0, #0
 8018c1a:	f000 f89f 	bl	8018d5c <randr>
 8018c1e:	4603      	mov	r3, r0
 8018c20:	3398      	adds	r3, #152	; 0x98
 8018c22:	443b      	add	r3, r7
 8018c24:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8018c28:	68bb      	ldr	r3, [r7, #8]
 8018c2a:	701a      	strb	r2, [r3, #0]
 8018c2c:	e02e      	b.n	8018c8c <RegionUS915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 8018c2e:	68fb      	ldr	r3, [r7, #12]
 8018c30:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018c34:	2b00      	cmp	r3, #0
 8018c36:	d10e      	bne.n	8018c56 <RegionUS915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8018c38:	4b1c      	ldr	r3, [pc, #112]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018c3a:	681b      	ldr	r3, [r3, #0]
 8018c3c:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8018c3e:	4b1b      	ldr	r3, [pc, #108]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018c40:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8018c42:	330c      	adds	r3, #12
 8018c44:	68ba      	ldr	r2, [r7, #8]
 8018c46:	4619      	mov	r1, r3
 8018c48:	f7fc fcf6 	bl	8015638 <RegionBaseUSComputeNext125kHzJoinChannel>
 8018c4c:	4603      	mov	r3, r0
 8018c4e:	2b03      	cmp	r3, #3
 8018c50:	d11c      	bne.n	8018c8c <RegionUS915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8018c52:	2303      	movs	r3, #3
 8018c54:	e025      	b.n	8018ca2 <RegionUS915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8018c56:	2300      	movs	r3, #0
 8018c58:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8018c5c:	e004      	b.n	8018c68 <RegionUS915NextChannel+0x18c>
                {
                    i++;
 8018c5e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018c62:	3301      	adds	r3, #1
 8018c64:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8018c68:	4b10      	ldr	r3, [pc, #64]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018c6a:	681b      	ldr	r3, [r3, #0]
 8018c6c:	891b      	ldrh	r3, [r3, #8]
 8018c6e:	b2da      	uxtb	r2, r3
 8018c70:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018c74:	fa42 f303 	asr.w	r3, r2, r3
 8018c78:	f003 0301 	and.w	r3, r3, #1
 8018c7c:	2b00      	cmp	r3, #0
 8018c7e:	d0ee      	beq.n	8018c5e <RegionUS915NextChannel+0x182>
                }
                *channel = 64 + i;
 8018c80:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018c84:	3340      	adds	r3, #64	; 0x40
 8018c86:	b2da      	uxtb	r2, r3
 8018c88:	68bb      	ldr	r3, [r7, #8]
 8018c8a:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 8018c8c:	4b07      	ldr	r3, [pc, #28]	; (8018cac <RegionUS915NextChannel+0x1d0>)
 8018c8e:	681b      	ldr	r3, [r3, #0]
 8018c90:	4618      	mov	r0, r3
 8018c92:	68bb      	ldr	r3, [r7, #8]
 8018c94:	781b      	ldrb	r3, [r3, #0]
 8018c96:	2248      	movs	r2, #72	; 0x48
 8018c98:	4619      	mov	r1, r3
 8018c9a:	f7fc ff2f 	bl	8015afc <RegionCommonChanDisable>
    }
    return status;
 8018c9e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 8018ca2:	4618      	mov	r0, r3
 8018ca4:	3798      	adds	r7, #152	; 0x98
 8018ca6:	46bd      	mov	sp, r7
 8018ca8:	bd80      	pop	{r7, pc}
 8018caa:	bf00      	nop
 8018cac:	20001a98 	.word	0x20001a98
 8018cb0:	20001a9c 	.word	0x20001a9c
 8018cb4:	20001aa0 	.word	0x20001aa0

08018cb8 <RegionUS915ApplyDrOffset>:
#endif /* REGION_US915 */
}
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8018cb8:	b480      	push	{r7}
 8018cba:	b085      	sub	sp, #20
 8018cbc:	af00      	add	r7, sp, #0
 8018cbe:	4603      	mov	r3, r0
 8018cc0:	71fb      	strb	r3, [r7, #7]
 8018cc2:	460b      	mov	r3, r1
 8018cc4:	71bb      	strb	r3, [r7, #6]
 8018cc6:	4613      	mov	r3, r2
 8018cc8:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 8018cca:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018cce:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8018cd2:	4909      	ldr	r1, [pc, #36]	; (8018cf8 <RegionUS915ApplyDrOffset+0x40>)
 8018cd4:	0092      	lsls	r2, r2, #2
 8018cd6:	440a      	add	r2, r1
 8018cd8:	4413      	add	r3, r2
 8018cda:	781b      	ldrb	r3, [r3, #0]
 8018cdc:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8018cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018ce2:	2b00      	cmp	r3, #0
 8018ce4:	da01      	bge.n	8018cea <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 8018ce6:	2300      	movs	r3, #0
 8018ce8:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8018cea:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 8018cec:	4618      	mov	r0, r3
 8018cee:	3714      	adds	r7, #20
 8018cf0:	46bd      	mov	sp, r7
 8018cf2:	bc80      	pop	{r7}
 8018cf4:	4770      	bx	lr
 8018cf6:	bf00      	nop
 8018cf8:	0801eefc 	.word	0x0801eefc

08018cfc <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8018cfc:	b480      	push	{r7}
 8018cfe:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8018d00:	4b0d      	ldr	r3, [pc, #52]	; (8018d38 <rand1+0x3c>)
 8018d02:	681b      	ldr	r3, [r3, #0]
 8018d04:	4a0d      	ldr	r2, [pc, #52]	; (8018d3c <rand1+0x40>)
 8018d06:	fb02 f303 	mul.w	r3, r2, r3
 8018d0a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8018d0e:	3339      	adds	r3, #57	; 0x39
 8018d10:	4a09      	ldr	r2, [pc, #36]	; (8018d38 <rand1+0x3c>)
 8018d12:	6013      	str	r3, [r2, #0]
 8018d14:	4b08      	ldr	r3, [pc, #32]	; (8018d38 <rand1+0x3c>)
 8018d16:	681a      	ldr	r2, [r3, #0]
 8018d18:	2303      	movs	r3, #3
 8018d1a:	fba3 1302 	umull	r1, r3, r3, r2
 8018d1e:	1ad1      	subs	r1, r2, r3
 8018d20:	0849      	lsrs	r1, r1, #1
 8018d22:	440b      	add	r3, r1
 8018d24:	0f99      	lsrs	r1, r3, #30
 8018d26:	460b      	mov	r3, r1
 8018d28:	07db      	lsls	r3, r3, #31
 8018d2a:	1a5b      	subs	r3, r3, r1
 8018d2c:	1ad1      	subs	r1, r2, r3
 8018d2e:	460b      	mov	r3, r1
}
 8018d30:	4618      	mov	r0, r3
 8018d32:	46bd      	mov	sp, r7
 8018d34:	bc80      	pop	{r7}
 8018d36:	4770      	bx	lr
 8018d38:	20000140 	.word	0x20000140
 8018d3c:	41c64e6d 	.word	0x41c64e6d

08018d40 <srand1>:

void srand1( uint32_t seed )
{
 8018d40:	b480      	push	{r7}
 8018d42:	b083      	sub	sp, #12
 8018d44:	af00      	add	r7, sp, #0
 8018d46:	6078      	str	r0, [r7, #4]
    next = seed;
 8018d48:	4a03      	ldr	r2, [pc, #12]	; (8018d58 <srand1+0x18>)
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	6013      	str	r3, [r2, #0]
}
 8018d4e:	bf00      	nop
 8018d50:	370c      	adds	r7, #12
 8018d52:	46bd      	mov	sp, r7
 8018d54:	bc80      	pop	{r7}
 8018d56:	4770      	bx	lr
 8018d58:	20000140 	.word	0x20000140

08018d5c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8018d5c:	b580      	push	{r7, lr}
 8018d5e:	b082      	sub	sp, #8
 8018d60:	af00      	add	r7, sp, #0
 8018d62:	6078      	str	r0, [r7, #4]
 8018d64:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8018d66:	f7ff ffc9 	bl	8018cfc <rand1>
 8018d6a:	4602      	mov	r2, r0
 8018d6c:	6839      	ldr	r1, [r7, #0]
 8018d6e:	687b      	ldr	r3, [r7, #4]
 8018d70:	1acb      	subs	r3, r1, r3
 8018d72:	3301      	adds	r3, #1
 8018d74:	fb92 f1f3 	sdiv	r1, r2, r3
 8018d78:	fb01 f303 	mul.w	r3, r1, r3
 8018d7c:	1ad2      	subs	r2, r2, r3
 8018d7e:	687b      	ldr	r3, [r7, #4]
 8018d80:	4413      	add	r3, r2
}
 8018d82:	4618      	mov	r0, r3
 8018d84:	3708      	adds	r7, #8
 8018d86:	46bd      	mov	sp, r7
 8018d88:	bd80      	pop	{r7, pc}

08018d8a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018d8a:	b480      	push	{r7}
 8018d8c:	b085      	sub	sp, #20
 8018d8e:	af00      	add	r7, sp, #0
 8018d90:	60f8      	str	r0, [r7, #12]
 8018d92:	60b9      	str	r1, [r7, #8]
 8018d94:	4613      	mov	r3, r2
 8018d96:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8018d98:	e007      	b.n	8018daa <memcpy1+0x20>
    {
        *dst++ = *src++;
 8018d9a:	68ba      	ldr	r2, [r7, #8]
 8018d9c:	1c53      	adds	r3, r2, #1
 8018d9e:	60bb      	str	r3, [r7, #8]
 8018da0:	68fb      	ldr	r3, [r7, #12]
 8018da2:	1c59      	adds	r1, r3, #1
 8018da4:	60f9      	str	r1, [r7, #12]
 8018da6:	7812      	ldrb	r2, [r2, #0]
 8018da8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018daa:	88fb      	ldrh	r3, [r7, #6]
 8018dac:	1e5a      	subs	r2, r3, #1
 8018dae:	80fa      	strh	r2, [r7, #6]
 8018db0:	2b00      	cmp	r3, #0
 8018db2:	d1f2      	bne.n	8018d9a <memcpy1+0x10>
    }
}
 8018db4:	bf00      	nop
 8018db6:	bf00      	nop
 8018db8:	3714      	adds	r7, #20
 8018dba:	46bd      	mov	sp, r7
 8018dbc:	bc80      	pop	{r7}
 8018dbe:	4770      	bx	lr

08018dc0 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018dc0:	b480      	push	{r7}
 8018dc2:	b085      	sub	sp, #20
 8018dc4:	af00      	add	r7, sp, #0
 8018dc6:	60f8      	str	r0, [r7, #12]
 8018dc8:	60b9      	str	r1, [r7, #8]
 8018dca:	4613      	mov	r3, r2
 8018dcc:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8018dce:	88fb      	ldrh	r3, [r7, #6]
 8018dd0:	3b01      	subs	r3, #1
 8018dd2:	68fa      	ldr	r2, [r7, #12]
 8018dd4:	4413      	add	r3, r2
 8018dd6:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8018dd8:	e007      	b.n	8018dea <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8018dda:	68ba      	ldr	r2, [r7, #8]
 8018ddc:	1c53      	adds	r3, r2, #1
 8018dde:	60bb      	str	r3, [r7, #8]
 8018de0:	68fb      	ldr	r3, [r7, #12]
 8018de2:	1e59      	subs	r1, r3, #1
 8018de4:	60f9      	str	r1, [r7, #12]
 8018de6:	7812      	ldrb	r2, [r2, #0]
 8018de8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018dea:	88fb      	ldrh	r3, [r7, #6]
 8018dec:	1e5a      	subs	r2, r3, #1
 8018dee:	80fa      	strh	r2, [r7, #6]
 8018df0:	2b00      	cmp	r3, #0
 8018df2:	d1f2      	bne.n	8018dda <memcpyr+0x1a>
    }
}
 8018df4:	bf00      	nop
 8018df6:	bf00      	nop
 8018df8:	3714      	adds	r7, #20
 8018dfa:	46bd      	mov	sp, r7
 8018dfc:	bc80      	pop	{r7}
 8018dfe:	4770      	bx	lr

08018e00 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8018e00:	b480      	push	{r7}
 8018e02:	b083      	sub	sp, #12
 8018e04:	af00      	add	r7, sp, #0
 8018e06:	6078      	str	r0, [r7, #4]
 8018e08:	460b      	mov	r3, r1
 8018e0a:	70fb      	strb	r3, [r7, #3]
 8018e0c:	4613      	mov	r3, r2
 8018e0e:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8018e10:	e004      	b.n	8018e1c <memset1+0x1c>
    {
        *dst++ = value;
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	1c5a      	adds	r2, r3, #1
 8018e16:	607a      	str	r2, [r7, #4]
 8018e18:	78fa      	ldrb	r2, [r7, #3]
 8018e1a:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018e1c:	883b      	ldrh	r3, [r7, #0]
 8018e1e:	1e5a      	subs	r2, r3, #1
 8018e20:	803a      	strh	r2, [r7, #0]
 8018e22:	2b00      	cmp	r3, #0
 8018e24:	d1f5      	bne.n	8018e12 <memset1+0x12>
    }
}
 8018e26:	bf00      	nop
 8018e28:	bf00      	nop
 8018e2a:	370c      	adds	r7, #12
 8018e2c:	46bd      	mov	sp, r7
 8018e2e:	bc80      	pop	{r7}
 8018e30:	4770      	bx	lr
	...

08018e34 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8018e34:	b480      	push	{r7}
 8018e36:	b085      	sub	sp, #20
 8018e38:	af00      	add	r7, sp, #0
 8018e3a:	6078      	str	r0, [r7, #4]
 8018e3c:	460b      	mov	r3, r1
 8018e3e:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8018e40:	f04f 33ff 	mov.w	r3, #4294967295
 8018e44:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 8018e46:	687b      	ldr	r3, [r7, #4]
 8018e48:	2b00      	cmp	r3, #0
 8018e4a:	d101      	bne.n	8018e50 <Crc32+0x1c>
    {
        return 0;
 8018e4c:	2300      	movs	r3, #0
 8018e4e:	e026      	b.n	8018e9e <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 8018e50:	2300      	movs	r3, #0
 8018e52:	817b      	strh	r3, [r7, #10]
 8018e54:	e01d      	b.n	8018e92 <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 8018e56:	897b      	ldrh	r3, [r7, #10]
 8018e58:	687a      	ldr	r2, [r7, #4]
 8018e5a:	4413      	add	r3, r2
 8018e5c:	781b      	ldrb	r3, [r3, #0]
 8018e5e:	461a      	mov	r2, r3
 8018e60:	68fb      	ldr	r3, [r7, #12]
 8018e62:	4053      	eors	r3, r2
 8018e64:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018e66:	2300      	movs	r3, #0
 8018e68:	813b      	strh	r3, [r7, #8]
 8018e6a:	e00c      	b.n	8018e86 <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8018e6c:	68fb      	ldr	r3, [r7, #12]
 8018e6e:	085a      	lsrs	r2, r3, #1
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	f003 0301 	and.w	r3, r3, #1
 8018e76:	425b      	negs	r3, r3
 8018e78:	490b      	ldr	r1, [pc, #44]	; (8018ea8 <Crc32+0x74>)
 8018e7a:	400b      	ands	r3, r1
 8018e7c:	4053      	eors	r3, r2
 8018e7e:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018e80:	893b      	ldrh	r3, [r7, #8]
 8018e82:	3301      	adds	r3, #1
 8018e84:	813b      	strh	r3, [r7, #8]
 8018e86:	893b      	ldrh	r3, [r7, #8]
 8018e88:	2b07      	cmp	r3, #7
 8018e8a:	d9ef      	bls.n	8018e6c <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 8018e8c:	897b      	ldrh	r3, [r7, #10]
 8018e8e:	3301      	adds	r3, #1
 8018e90:	817b      	strh	r3, [r7, #10]
 8018e92:	897a      	ldrh	r2, [r7, #10]
 8018e94:	887b      	ldrh	r3, [r7, #2]
 8018e96:	429a      	cmp	r2, r3
 8018e98:	d3dd      	bcc.n	8018e56 <Crc32+0x22>
        }
    }

    return ~crc;
 8018e9a:	68fb      	ldr	r3, [r7, #12]
 8018e9c:	43db      	mvns	r3, r3
}
 8018e9e:	4618      	mov	r0, r3
 8018ea0:	3714      	adds	r7, #20
 8018ea2:	46bd      	mov	sp, r7
 8018ea4:	bc80      	pop	{r7}
 8018ea6:	4770      	bx	lr
 8018ea8:	edb88320 	.word	0xedb88320

08018eac <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8018eac:	b580      	push	{r7, lr}
 8018eae:	b084      	sub	sp, #16
 8018eb0:	af02      	add	r7, sp, #8
 8018eb2:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8018eb4:	4a24      	ldr	r2, [pc, #144]	; (8018f48 <RadioInit+0x9c>)
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8018eba:	4b24      	ldr	r3, [pc, #144]	; (8018f4c <RadioInit+0xa0>)
 8018ebc:	2200      	movs	r2, #0
 8018ebe:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8018ec0:	4b22      	ldr	r3, [pc, #136]	; (8018f4c <RadioInit+0xa0>)
 8018ec2:	2200      	movs	r2, #0
 8018ec4:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8018ec6:	4b21      	ldr	r3, [pc, #132]	; (8018f4c <RadioInit+0xa0>)
 8018ec8:	2200      	movs	r2, #0
 8018eca:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8018ecc:	4b1f      	ldr	r3, [pc, #124]	; (8018f4c <RadioInit+0xa0>)
 8018ece:	2200      	movs	r2, #0
 8018ed0:	659a      	str	r2, [r3, #88]	; 0x58

    SUBGRF_Init( RadioOnDioIrq );
 8018ed2:	481f      	ldr	r0, [pc, #124]	; (8018f50 <RadioInit+0xa4>)
 8018ed4:	f001 ff88 	bl	801ade8 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8018ed8:	4b1c      	ldr	r3, [pc, #112]	; (8018f4c <RadioInit+0xa0>)
 8018eda:	2200      	movs	r2, #0
 8018edc:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8018ede:	4b1b      	ldr	r3, [pc, #108]	; (8018f4c <RadioInit+0xa0>)
 8018ee0:	2200      	movs	r2, #0
 8018ee2:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8018ee4:	f002 fa16 	bl	801b314 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8018ee8:	2100      	movs	r1, #0
 8018eea:	2000      	movs	r0, #0
 8018eec:	f002 fdde 	bl	801baac <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8018ef0:	2204      	movs	r2, #4
 8018ef2:	2100      	movs	r1, #0
 8018ef4:	2001      	movs	r0, #1
 8018ef6:	f002 fb9b 	bl	801b630 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018efa:	2300      	movs	r3, #0
 8018efc:	2200      	movs	r2, #0
 8018efe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8018f02:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8018f06:	f002 facb 	bl	801b4a0 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8018f0a:	f000 fe83 	bl	8019c14 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8018f0e:	2300      	movs	r3, #0
 8018f10:	9300      	str	r3, [sp, #0]
 8018f12:	4b10      	ldr	r3, [pc, #64]	; (8018f54 <RadioInit+0xa8>)
 8018f14:	2200      	movs	r2, #0
 8018f16:	f04f 31ff 	mov.w	r1, #4294967295
 8018f1a:	480f      	ldr	r0, [pc, #60]	; (8018f58 <RadioInit+0xac>)
 8018f1c:	f003 fe9e 	bl	801cc5c <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8018f20:	2300      	movs	r3, #0
 8018f22:	9300      	str	r3, [sp, #0]
 8018f24:	4b0d      	ldr	r3, [pc, #52]	; (8018f5c <RadioInit+0xb0>)
 8018f26:	2200      	movs	r2, #0
 8018f28:	f04f 31ff 	mov.w	r1, #4294967295
 8018f2c:	480c      	ldr	r0, [pc, #48]	; (8018f60 <RadioInit+0xb4>)
 8018f2e:	f003 fe95 	bl	801cc5c <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8018f32:	4809      	ldr	r0, [pc, #36]	; (8018f58 <RadioInit+0xac>)
 8018f34:	f003 ff36 	bl	801cda4 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8018f38:	4809      	ldr	r0, [pc, #36]	; (8018f60 <RadioInit+0xb4>)
 8018f3a:	f003 ff33 	bl	801cda4 <UTIL_TIMER_Stop>
}
 8018f3e:	bf00      	nop
 8018f40:	3708      	adds	r7, #8
 8018f42:	46bd      	mov	sp, r7
 8018f44:	bd80      	pop	{r7, pc}
 8018f46:	bf00      	nop
 8018f48:	20001ba4 	.word	0x20001ba4
 8018f4c:	20001ba8 	.word	0x20001ba8
 8018f50:	0801a001 	.word	0x0801a001
 8018f54:	08019f89 	.word	0x08019f89
 8018f58:	20001c04 	.word	0x20001c04
 8018f5c:	08019f9d 	.word	0x08019f9d
 8018f60:	20001c1c 	.word	0x20001c1c

08018f64 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8018f64:	b580      	push	{r7, lr}
 8018f66:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8018f68:	f001 ff80 	bl	801ae6c <SUBGRF_GetOperatingMode>
 8018f6c:	4603      	mov	r3, r0
 8018f6e:	2b07      	cmp	r3, #7
 8018f70:	d00a      	beq.n	8018f88 <RadioGetStatus+0x24>
 8018f72:	2b07      	cmp	r3, #7
 8018f74:	dc0a      	bgt.n	8018f8c <RadioGetStatus+0x28>
 8018f76:	2b04      	cmp	r3, #4
 8018f78:	d002      	beq.n	8018f80 <RadioGetStatus+0x1c>
 8018f7a:	2b05      	cmp	r3, #5
 8018f7c:	d002      	beq.n	8018f84 <RadioGetStatus+0x20>
 8018f7e:	e005      	b.n	8018f8c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8018f80:	2302      	movs	r3, #2
 8018f82:	e004      	b.n	8018f8e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8018f84:	2301      	movs	r3, #1
 8018f86:	e002      	b.n	8018f8e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8018f88:	2303      	movs	r3, #3
 8018f8a:	e000      	b.n	8018f8e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8018f8c:	2300      	movs	r3, #0
    }
}
 8018f8e:	4618      	mov	r0, r3
 8018f90:	bd80      	pop	{r7, pc}
	...

08018f94 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8018f94:	b580      	push	{r7, lr}
 8018f96:	b082      	sub	sp, #8
 8018f98:	af00      	add	r7, sp, #0
 8018f9a:	4603      	mov	r3, r0
 8018f9c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8018f9e:	4a2a      	ldr	r2, [pc, #168]	; (8019048 <RadioSetModem+0xb4>)
 8018fa0:	79fb      	ldrb	r3, [r7, #7]
 8018fa2:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8018fa4:	79fb      	ldrb	r3, [r7, #7]
 8018fa6:	4618      	mov	r0, r3
 8018fa8:	f003 f943 	bl	801c232 <RFW_SetRadioModem>
    switch( modem )
 8018fac:	79fb      	ldrb	r3, [r7, #7]
 8018fae:	2b05      	cmp	r3, #5
 8018fb0:	d80e      	bhi.n	8018fd0 <RadioSetModem+0x3c>
 8018fb2:	a201      	add	r2, pc, #4	; (adr r2, 8018fb8 <RadioSetModem+0x24>)
 8018fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018fb8:	08018fdf 	.word	0x08018fdf
 8018fbc:	08018fed 	.word	0x08018fed
 8018fc0:	08018fd1 	.word	0x08018fd1
 8018fc4:	08019013 	.word	0x08019013
 8018fc8:	08019021 	.word	0x08019021
 8018fcc:	0801902f 	.word	0x0801902f
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8018fd0:	2003      	movs	r0, #3
 8018fd2:	f002 fb07 	bl	801b5e4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018fd6:	4b1c      	ldr	r3, [pc, #112]	; (8019048 <RadioSetModem+0xb4>)
 8018fd8:	2200      	movs	r2, #0
 8018fda:	735a      	strb	r2, [r3, #13]
        break;
 8018fdc:	e02f      	b.n	801903e <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8018fde:	2000      	movs	r0, #0
 8018fe0:	f002 fb00 	bl	801b5e4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018fe4:	4b18      	ldr	r3, [pc, #96]	; (8019048 <RadioSetModem+0xb4>)
 8018fe6:	2200      	movs	r2, #0
 8018fe8:	735a      	strb	r2, [r3, #13]
        break;
 8018fea:	e028      	b.n	801903e <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8018fec:	2001      	movs	r0, #1
 8018fee:	f002 faf9 	bl	801b5e4 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8018ff2:	4b15      	ldr	r3, [pc, #84]	; (8019048 <RadioSetModem+0xb4>)
 8018ff4:	7b5a      	ldrb	r2, [r3, #13]
 8018ff6:	4b14      	ldr	r3, [pc, #80]	; (8019048 <RadioSetModem+0xb4>)
 8018ff8:	7b1b      	ldrb	r3, [r3, #12]
 8018ffa:	429a      	cmp	r2, r3
 8018ffc:	d01e      	beq.n	801903c <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8018ffe:	4b12      	ldr	r3, [pc, #72]	; (8019048 <RadioSetModem+0xb4>)
 8019000:	7b1a      	ldrb	r2, [r3, #12]
 8019002:	4b11      	ldr	r3, [pc, #68]	; (8019048 <RadioSetModem+0xb4>)
 8019004:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8019006:	4b10      	ldr	r3, [pc, #64]	; (8019048 <RadioSetModem+0xb4>)
 8019008:	7b5b      	ldrb	r3, [r3, #13]
 801900a:	4618      	mov	r0, r3
 801900c:	f000 ff86 	bl	8019f1c <RadioSetPublicNetwork>
        }
        break;
 8019010:	e014      	b.n	801903c <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8019012:	2002      	movs	r0, #2
 8019014:	f002 fae6 	bl	801b5e4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8019018:	4b0b      	ldr	r3, [pc, #44]	; (8019048 <RadioSetModem+0xb4>)
 801901a:	2200      	movs	r2, #0
 801901c:	735a      	strb	r2, [r3, #13]
        break;
 801901e:	e00e      	b.n	801903e <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8019020:	2002      	movs	r0, #2
 8019022:	f002 fadf 	bl	801b5e4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8019026:	4b08      	ldr	r3, [pc, #32]	; (8019048 <RadioSetModem+0xb4>)
 8019028:	2200      	movs	r2, #0
 801902a:	735a      	strb	r2, [r3, #13]
        break;
 801902c:	e007      	b.n	801903e <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801902e:	2000      	movs	r0, #0
 8019030:	f002 fad8 	bl	801b5e4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8019034:	4b04      	ldr	r3, [pc, #16]	; (8019048 <RadioSetModem+0xb4>)
 8019036:	2200      	movs	r2, #0
 8019038:	735a      	strb	r2, [r3, #13]
        break;
 801903a:	e000      	b.n	801903e <RadioSetModem+0xaa>
        break;
 801903c:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801903e:	bf00      	nop
 8019040:	3708      	adds	r7, #8
 8019042:	46bd      	mov	sp, r7
 8019044:	bd80      	pop	{r7, pc}
 8019046:	bf00      	nop
 8019048:	20001ba8 	.word	0x20001ba8

0801904c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801904c:	b580      	push	{r7, lr}
 801904e:	b082      	sub	sp, #8
 8019050:	af00      	add	r7, sp, #0
 8019052:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8019054:	6878      	ldr	r0, [r7, #4]
 8019056:	f002 fa7f 	bl	801b558 <SUBGRF_SetRfFrequency>
}
 801905a:	bf00      	nop
 801905c:	3708      	adds	r7, #8
 801905e:	46bd      	mov	sp, r7
 8019060:	bd80      	pop	{r7, pc}

08019062 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8019062:	b580      	push	{r7, lr}
 8019064:	b090      	sub	sp, #64	; 0x40
 8019066:	af0a      	add	r7, sp, #40	; 0x28
 8019068:	60f8      	str	r0, [r7, #12]
 801906a:	60b9      	str	r1, [r7, #8]
 801906c:	603b      	str	r3, [r7, #0]
 801906e:	4613      	mov	r3, r2
 8019070:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8019072:	2301      	movs	r3, #1
 8019074:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8019076:	2300      	movs	r3, #0
 8019078:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801907a:	2300      	movs	r3, #0
 801907c:	613b      	str	r3, [r7, #16]

    RadioStandby( );  /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 801907e:	f000 fddc 	bl	8019c3a <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8019082:	2000      	movs	r0, #0
 8019084:	f7ff ff86 	bl	8018f94 <RadioSetModem>

    RadioSetChannel( freq );
 8019088:	68f8      	ldr	r0, [r7, #12]
 801908a:	f7ff ffdf 	bl	801904c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801908e:	2301      	movs	r3, #1
 8019090:	9309      	str	r3, [sp, #36]	; 0x24
 8019092:	2300      	movs	r3, #0
 8019094:	9308      	str	r3, [sp, #32]
 8019096:	2300      	movs	r3, #0
 8019098:	9307      	str	r3, [sp, #28]
 801909a:	2300      	movs	r3, #0
 801909c:	9306      	str	r3, [sp, #24]
 801909e:	2300      	movs	r3, #0
 80190a0:	9305      	str	r3, [sp, #20]
 80190a2:	2300      	movs	r3, #0
 80190a4:	9304      	str	r3, [sp, #16]
 80190a6:	2300      	movs	r3, #0
 80190a8:	9303      	str	r3, [sp, #12]
 80190aa:	2300      	movs	r3, #0
 80190ac:	9302      	str	r3, [sp, #8]
 80190ae:	2303      	movs	r3, #3
 80190b0:	9301      	str	r3, [sp, #4]
 80190b2:	68bb      	ldr	r3, [r7, #8]
 80190b4:	9300      	str	r3, [sp, #0]
 80190b6:	2300      	movs	r3, #0
 80190b8:	f44f 7216 	mov.w	r2, #600	; 0x258
 80190bc:	68b9      	ldr	r1, [r7, #8]
 80190be:	2000      	movs	r0, #0
 80190c0:	f000 f83c 	bl	801913c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80190c4:	2000      	movs	r0, #0
 80190c6:	f000 fdbf 	bl	8019c48 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80190ca:	f000 ff55 	bl	8019f78 <RadioGetWakeupTime>
 80190ce:	4603      	mov	r3, r0
 80190d0:	4618      	mov	r0, r3
 80190d2:	f7e8 fe7f 	bl	8001dd4 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80190d6:	f003 ff7f 	bl	801cfd8 <UTIL_TIMER_GetCurrentTime>
 80190da:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80190dc:	e00d      	b.n	80190fa <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80190de:	2000      	movs	r0, #0
 80190e0:	f000 fe9a 	bl	8019e18 <RadioRssi>
 80190e4:	4603      	mov	r3, r0
 80190e6:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80190e8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80190ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80190f0:	429a      	cmp	r2, r3
 80190f2:	dd02      	ble.n	80190fa <RadioIsChannelFree+0x98>
        {
            status = false;
 80190f4:	2300      	movs	r3, #0
 80190f6:	75fb      	strb	r3, [r7, #23]
            break;
 80190f8:	e006      	b.n	8019108 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80190fa:	6938      	ldr	r0, [r7, #16]
 80190fc:	f003 ff7e 	bl	801cffc <UTIL_TIMER_GetElapsedTime>
 8019100:	4602      	mov	r2, r0
 8019102:	683b      	ldr	r3, [r7, #0]
 8019104:	4293      	cmp	r3, r2
 8019106:	d8ea      	bhi.n	80190de <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( ); /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 8019108:	f000 fd97 	bl	8019c3a <RadioStandby>

    return status;
 801910c:	7dfb      	ldrb	r3, [r7, #23]
}
 801910e:	4618      	mov	r0, r3
 8019110:	3718      	adds	r7, #24
 8019112:	46bd      	mov	sp, r7
 8019114:	bd80      	pop	{r7, pc}

08019116 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8019116:	b580      	push	{r7, lr}
 8019118:	b082      	sub	sp, #8
 801911a:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801911c:	2300      	movs	r3, #0
 801911e:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8019120:	2300      	movs	r3, #0
 8019122:	2200      	movs	r2, #0
 8019124:	2100      	movs	r1, #0
 8019126:	2000      	movs	r0, #0
 8019128:	f002 f9ba 	bl	801b4a0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801912c:	f001 ff6f 	bl	801b00e <SUBGRF_GetRandom>
 8019130:	6078      	str	r0, [r7, #4]

    return rnd;
 8019132:	687b      	ldr	r3, [r7, #4]
}
 8019134:	4618      	mov	r0, r3
 8019136:	3708      	adds	r7, #8
 8019138:	46bd      	mov	sp, r7
 801913a:	bd80      	pop	{r7, pc}

0801913c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801913c:	b580      	push	{r7, lr}
 801913e:	b08a      	sub	sp, #40	; 0x28
 8019140:	af00      	add	r7, sp, #0
 8019142:	60b9      	str	r1, [r7, #8]
 8019144:	607a      	str	r2, [r7, #4]
 8019146:	461a      	mov	r2, r3
 8019148:	4603      	mov	r3, r0
 801914a:	73fb      	strb	r3, [r7, #15]
 801914c:	4613      	mov	r3, r2
 801914e:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8019150:	4ab9      	ldr	r2, [pc, #740]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019152:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8019156:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8019158:	f003 f829 	bl	801c1ae <RFW_DeInit>
    if( rxContinuous == true )
 801915c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8019160:	2b00      	cmp	r3, #0
 8019162:	d001      	beq.n	8019168 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8019164:	2300      	movs	r3, #0
 8019166:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8019168:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801916c:	2b00      	cmp	r3, #0
 801916e:	d004      	beq.n	801917a <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8019170:	4ab2      	ldr	r2, [pc, #712]	; (801943c <RadioSetRxConfig+0x300>)
 8019172:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8019176:	7013      	strb	r3, [r2, #0]
 8019178:	e002      	b.n	8019180 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801917a:	4bb0      	ldr	r3, [pc, #704]	; (801943c <RadioSetRxConfig+0x300>)
 801917c:	22ff      	movs	r2, #255	; 0xff
 801917e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8019180:	7bfb      	ldrb	r3, [r7, #15]
 8019182:	2b05      	cmp	r3, #5
 8019184:	d009      	beq.n	801919a <RadioSetRxConfig+0x5e>
 8019186:	2b05      	cmp	r3, #5
 8019188:	f300 81ca 	bgt.w	8019520 <RadioSetRxConfig+0x3e4>
 801918c:	2b00      	cmp	r3, #0
 801918e:	f000 80bf 	beq.w	8019310 <RadioSetRxConfig+0x1d4>
 8019192:	2b01      	cmp	r3, #1
 8019194:	f000 8124 	beq.w	80193e0 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8019198:	e1c2      	b.n	8019520 <RadioSetRxConfig+0x3e4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801919a:	2001      	movs	r0, #1
 801919c:	f002 f87c 	bl	801b298 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80191a0:	4ba5      	ldr	r3, [pc, #660]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191a2:	2200      	movs	r2, #0
 80191a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80191a8:	4aa3      	ldr	r2, [pc, #652]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80191ae:	4ba2      	ldr	r3, [pc, #648]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191b0:	2209      	movs	r2, #9
 80191b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80191b6:	4ba0      	ldr	r3, [pc, #640]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191b8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80191bc:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80191be:	68b8      	ldr	r0, [r7, #8]
 80191c0:	f002 ff28 	bl	801c014 <SUBGRF_GetFskBandwidthRegValue>
 80191c4:	4603      	mov	r3, r0
 80191c6:	461a      	mov	r2, r3
 80191c8:	4b9b      	ldr	r3, [pc, #620]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80191ce:	4b9a      	ldr	r3, [pc, #616]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191d0:	2200      	movs	r2, #0
 80191d2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80191d4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80191d6:	00db      	lsls	r3, r3, #3
 80191d8:	b29a      	uxth	r2, r3
 80191da:	4b97      	ldr	r3, [pc, #604]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191dc:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80191de:	4b96      	ldr	r3, [pc, #600]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191e0:	2200      	movs	r2, #0
 80191e2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80191e4:	4b94      	ldr	r3, [pc, #592]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191e6:	2210      	movs	r2, #16
 80191e8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80191ea:	4b93      	ldr	r3, [pc, #588]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191ec:	2200      	movs	r2, #0
 80191ee:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80191f0:	4b91      	ldr	r3, [pc, #580]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191f2:	2200      	movs	r2, #0
 80191f4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80191f6:	4b91      	ldr	r3, [pc, #580]	; (801943c <RadioSetRxConfig+0x300>)
 80191f8:	781a      	ldrb	r2, [r3, #0]
 80191fa:	4b8f      	ldr	r3, [pc, #572]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80191fc:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80191fe:	4b8e      	ldr	r3, [pc, #568]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019200:	2201      	movs	r2, #1
 8019202:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8019204:	4b8c      	ldr	r3, [pc, #560]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019206:	2200      	movs	r2, #0
 8019208:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801920a:	2005      	movs	r0, #5
 801920c:	f7ff fec2 	bl	8018f94 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019210:	488b      	ldr	r0, [pc, #556]	; (8019440 <RadioSetRxConfig+0x304>)
 8019212:	f002 fadb 	bl	801b7cc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019216:	488b      	ldr	r0, [pc, #556]	; (8019444 <RadioSetRxConfig+0x308>)
 8019218:	f002 fbaa 	bl	801b970 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801921c:	4a8a      	ldr	r2, [pc, #552]	; (8019448 <RadioSetRxConfig+0x30c>)
 801921e:	f107 031c 	add.w	r3, r7, #28
 8019222:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019226:	e883 0003 	stmia.w	r3, {r0, r1}
 801922a:	f107 031c 	add.w	r3, r7, #28
 801922e:	4618      	mov	r0, r3
 8019230:	f001 fe6b 	bl	801af0a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019234:	f240 10ff 	movw	r0, #511	; 0x1ff
 8019238:	f001 feb6 	bl	801afa8 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801923c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8019240:	f000 fe09 	bl	8019e56 <RadioRead>
 8019244:	4603      	mov	r3, r0
 8019246:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801924a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801924e:	f023 0310 	bic.w	r3, r3, #16
 8019252:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8019256:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801925a:	4619      	mov	r1, r3
 801925c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8019260:	f000 fde7 	bl	8019e32 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8019264:	2104      	movs	r1, #4
 8019266:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801926a:	f000 fde2 	bl	8019e32 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801926e:	f640 009b 	movw	r0, #2203	; 0x89b
 8019272:	f000 fdf0 	bl	8019e56 <RadioRead>
 8019276:	4603      	mov	r3, r0
 8019278:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801927c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019280:	f023 031c 	bic.w	r3, r3, #28
 8019284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8019288:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801928c:	f043 0308 	orr.w	r3, r3, #8
 8019290:	b2db      	uxtb	r3, r3
 8019292:	4619      	mov	r1, r3
 8019294:	f640 009b 	movw	r0, #2203	; 0x89b
 8019298:	f000 fdcb 	bl	8019e32 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801929c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80192a0:	f000 fdd9 	bl	8019e56 <RadioRead>
 80192a4:	4603      	mov	r3, r0
 80192a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80192aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80192ae:	f023 0318 	bic.w	r3, r3, #24
 80192b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 80192b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80192ba:	f043 0318 	orr.w	r3, r3, #24
 80192be:	b2db      	uxtb	r3, r3
 80192c0:	4619      	mov	r1, r3
 80192c2:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80192c6:	f000 fdb4 	bl	8019e32 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 80192ca:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80192ce:	f000 fdc2 	bl	8019e56 <RadioRead>
 80192d2:	4603      	mov	r3, r0
 80192d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80192d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80192dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80192e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 80192e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80192e8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80192ec:	b2db      	uxtb	r3, r3
 80192ee:	4619      	mov	r1, r3
 80192f0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80192f4:	f000 fd9d 	bl	8019e32 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80192f8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80192fa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80192fe:	fb02 f303 	mul.w	r3, r2, r3
 8019302:	461a      	mov	r2, r3
 8019304:	687b      	ldr	r3, [r7, #4]
 8019306:	fbb2 f3f3 	udiv	r3, r2, r3
 801930a:	4a4b      	ldr	r2, [pc, #300]	; (8019438 <RadioSetRxConfig+0x2fc>)
 801930c:	6093      	str	r3, [r2, #8]
            break;
 801930e:	e108      	b.n	8019522 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8019310:	2000      	movs	r0, #0
 8019312:	f001 ffc1 	bl	801b298 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019316:	4b48      	ldr	r3, [pc, #288]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019318:	2200      	movs	r2, #0
 801931a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801931e:	4a46      	ldr	r2, [pc, #280]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019320:	687b      	ldr	r3, [r7, #4]
 8019322:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8019324:	4b44      	ldr	r3, [pc, #272]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019326:	220b      	movs	r2, #11
 8019328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801932c:	68b8      	ldr	r0, [r7, #8]
 801932e:	f002 fe71 	bl	801c014 <SUBGRF_GetFskBandwidthRegValue>
 8019332:	4603      	mov	r3, r0
 8019334:	461a      	mov	r2, r3
 8019336:	4b40      	ldr	r3, [pc, #256]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019338:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801933c:	4b3e      	ldr	r3, [pc, #248]	; (8019438 <RadioSetRxConfig+0x2fc>)
 801933e:	2200      	movs	r2, #0
 8019340:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019342:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019344:	00db      	lsls	r3, r3, #3
 8019346:	b29a      	uxth	r2, r3
 8019348:	4b3b      	ldr	r3, [pc, #236]	; (8019438 <RadioSetRxConfig+0x2fc>)
 801934a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801934c:	4b3a      	ldr	r3, [pc, #232]	; (8019438 <RadioSetRxConfig+0x2fc>)
 801934e:	2204      	movs	r2, #4
 8019350:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8019352:	4b39      	ldr	r3, [pc, #228]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019354:	2218      	movs	r2, #24
 8019356:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8019358:	4b37      	ldr	r3, [pc, #220]	; (8019438 <RadioSetRxConfig+0x2fc>)
 801935a:	2200      	movs	r2, #0
 801935c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801935e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8019362:	f083 0301 	eor.w	r3, r3, #1
 8019366:	b2db      	uxtb	r3, r3
 8019368:	461a      	mov	r2, r3
 801936a:	4b33      	ldr	r3, [pc, #204]	; (8019438 <RadioSetRxConfig+0x2fc>)
 801936c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801936e:	4b33      	ldr	r3, [pc, #204]	; (801943c <RadioSetRxConfig+0x300>)
 8019370:	781a      	ldrb	r2, [r3, #0]
 8019372:	4b31      	ldr	r3, [pc, #196]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019374:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8019376:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801937a:	2b00      	cmp	r3, #0
 801937c:	d003      	beq.n	8019386 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801937e:	4b2e      	ldr	r3, [pc, #184]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019380:	22f2      	movs	r2, #242	; 0xf2
 8019382:	75da      	strb	r2, [r3, #23]
 8019384:	e002      	b.n	801938c <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019386:	4b2c      	ldr	r3, [pc, #176]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019388:	2201      	movs	r2, #1
 801938a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801938c:	4b2a      	ldr	r3, [pc, #168]	; (8019438 <RadioSetRxConfig+0x2fc>)
 801938e:	2201      	movs	r2, #1
 8019390:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019392:	f000 fc52 	bl	8019c3a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8019396:	2000      	movs	r0, #0
 8019398:	f7ff fdfc 	bl	8018f94 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801939c:	4828      	ldr	r0, [pc, #160]	; (8019440 <RadioSetRxConfig+0x304>)
 801939e:	f002 fa15 	bl	801b7cc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80193a2:	4828      	ldr	r0, [pc, #160]	; (8019444 <RadioSetRxConfig+0x308>)
 80193a4:	f002 fae4 	bl	801b970 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80193a8:	4a28      	ldr	r2, [pc, #160]	; (801944c <RadioSetRxConfig+0x310>)
 80193aa:	f107 0314 	add.w	r3, r7, #20
 80193ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80193b2:	e883 0003 	stmia.w	r3, {r0, r1}
 80193b6:	f107 0314 	add.w	r3, r7, #20
 80193ba:	4618      	mov	r0, r3
 80193bc:	f001 fda5 	bl	801af0a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80193c0:	f240 10ff 	movw	r0, #511	; 0x1ff
 80193c4:	f001 fdf0 	bl	801afa8 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80193c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80193ca:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80193ce:	fb02 f303 	mul.w	r3, r2, r3
 80193d2:	461a      	mov	r2, r3
 80193d4:	687b      	ldr	r3, [r7, #4]
 80193d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80193da:	4a17      	ldr	r2, [pc, #92]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80193dc:	6093      	str	r3, [r2, #8]
            break;
 80193de:	e0a0      	b.n	8019522 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80193e0:	2000      	movs	r0, #0
 80193e2:	f001 ff59 	bl	801b298 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80193e6:	4b14      	ldr	r3, [pc, #80]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80193e8:	2201      	movs	r2, #1
 80193ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80193ee:	687b      	ldr	r3, [r7, #4]
 80193f0:	b2da      	uxtb	r2, r3
 80193f2:	4b11      	ldr	r3, [pc, #68]	; (8019438 <RadioSetRxConfig+0x2fc>)
 80193f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80193f8:	4a15      	ldr	r2, [pc, #84]	; (8019450 <RadioSetRxConfig+0x314>)
 80193fa:	68bb      	ldr	r3, [r7, #8]
 80193fc:	4413      	add	r3, r2
 80193fe:	781a      	ldrb	r2, [r3, #0]
 8019400:	4b0d      	ldr	r3, [pc, #52]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019402:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8019406:	4a0c      	ldr	r2, [pc, #48]	; (8019438 <RadioSetRxConfig+0x2fc>)
 8019408:	7bbb      	ldrb	r3, [r7, #14]
 801940a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801940e:	68bb      	ldr	r3, [r7, #8]
 8019410:	2b00      	cmp	r3, #0
 8019412:	d105      	bne.n	8019420 <RadioSetRxConfig+0x2e4>
 8019414:	687b      	ldr	r3, [r7, #4]
 8019416:	2b0b      	cmp	r3, #11
 8019418:	d008      	beq.n	801942c <RadioSetRxConfig+0x2f0>
 801941a:	687b      	ldr	r3, [r7, #4]
 801941c:	2b0c      	cmp	r3, #12
 801941e:	d005      	beq.n	801942c <RadioSetRxConfig+0x2f0>
 8019420:	68bb      	ldr	r3, [r7, #8]
 8019422:	2b01      	cmp	r3, #1
 8019424:	d116      	bne.n	8019454 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	2b0c      	cmp	r3, #12
 801942a:	d113      	bne.n	8019454 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801942c:	4b02      	ldr	r3, [pc, #8]	; (8019438 <RadioSetRxConfig+0x2fc>)
 801942e:	2201      	movs	r2, #1
 8019430:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8019434:	e012      	b.n	801945c <RadioSetRxConfig+0x320>
 8019436:	bf00      	nop
 8019438:	20001ba8 	.word	0x20001ba8
 801943c:	20000144 	.word	0x20000144
 8019440:	20001be0 	.word	0x20001be0
 8019444:	20001bb6 	.word	0x20001bb6
 8019448:	0801e94c 	.word	0x0801e94c
 801944c:	0801e954 	.word	0x0801e954
 8019450:	0801efb4 	.word	0x0801efb4
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8019454:	4b35      	ldr	r3, [pc, #212]	; (801952c <RadioSetRxConfig+0x3f0>)
 8019456:	2200      	movs	r2, #0
 8019458:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801945c:	4b33      	ldr	r3, [pc, #204]	; (801952c <RadioSetRxConfig+0x3f0>)
 801945e:	2201      	movs	r2, #1
 8019460:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019462:	4b32      	ldr	r3, [pc, #200]	; (801952c <RadioSetRxConfig+0x3f0>)
 8019464:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8019468:	2b05      	cmp	r3, #5
 801946a:	d004      	beq.n	8019476 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801946c:	4b2f      	ldr	r3, [pc, #188]	; (801952c <RadioSetRxConfig+0x3f0>)
 801946e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019472:	2b06      	cmp	r3, #6
 8019474:	d10a      	bne.n	801948c <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8019476:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019478:	2b0b      	cmp	r3, #11
 801947a:	d803      	bhi.n	8019484 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801947c:	4b2b      	ldr	r3, [pc, #172]	; (801952c <RadioSetRxConfig+0x3f0>)
 801947e:	220c      	movs	r2, #12
 8019480:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8019482:	e006      	b.n	8019492 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019484:	4a29      	ldr	r2, [pc, #164]	; (801952c <RadioSetRxConfig+0x3f0>)
 8019486:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019488:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801948a:	e002      	b.n	8019492 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801948c:	4a27      	ldr	r2, [pc, #156]	; (801952c <RadioSetRxConfig+0x3f0>)
 801948e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019490:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8019492:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8019496:	4b25      	ldr	r3, [pc, #148]	; (801952c <RadioSetRxConfig+0x3f0>)
 8019498:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801949a:	4b25      	ldr	r3, [pc, #148]	; (8019530 <RadioSetRxConfig+0x3f4>)
 801949c:	781a      	ldrb	r2, [r3, #0]
 801949e:	4b23      	ldr	r3, [pc, #140]	; (801952c <RadioSetRxConfig+0x3f0>)
 80194a0:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80194a2:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 80194a6:	4b21      	ldr	r3, [pc, #132]	; (801952c <RadioSetRxConfig+0x3f0>)
 80194a8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80194ac:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80194b0:	4b1e      	ldr	r3, [pc, #120]	; (801952c <RadioSetRxConfig+0x3f0>)
 80194b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80194b6:	f000 fbc0 	bl	8019c3a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80194ba:	2001      	movs	r0, #1
 80194bc:	f7ff fd6a 	bl	8018f94 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80194c0:	481c      	ldr	r0, [pc, #112]	; (8019534 <RadioSetRxConfig+0x3f8>)
 80194c2:	f002 f983 	bl	801b7cc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80194c6:	481c      	ldr	r0, [pc, #112]	; (8019538 <RadioSetRxConfig+0x3fc>)
 80194c8:	f002 fa52 	bl	801b970 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80194cc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80194ce:	b2db      	uxtb	r3, r3
 80194d0:	4618      	mov	r0, r3
 80194d2:	f001 fef0 	bl	801b2b6 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80194d6:	4b15      	ldr	r3, [pc, #84]	; (801952c <RadioSetRxConfig+0x3f0>)
 80194d8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80194dc:	2b01      	cmp	r3, #1
 80194de:	d10d      	bne.n	80194fc <RadioSetRxConfig+0x3c0>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80194e0:	f240 7036 	movw	r0, #1846	; 0x736
 80194e4:	f002 fba0 	bl	801bc28 <SUBGRF_ReadRegister>
 80194e8:	4603      	mov	r3, r0
 80194ea:	f023 0304 	bic.w	r3, r3, #4
 80194ee:	b2db      	uxtb	r3, r3
 80194f0:	4619      	mov	r1, r3
 80194f2:	f240 7036 	movw	r0, #1846	; 0x736
 80194f6:	f002 fb83 	bl	801bc00 <SUBGRF_WriteRegister>
 80194fa:	e00c      	b.n	8019516 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80194fc:	f240 7036 	movw	r0, #1846	; 0x736
 8019500:	f002 fb92 	bl	801bc28 <SUBGRF_ReadRegister>
 8019504:	4603      	mov	r3, r0
 8019506:	f043 0304 	orr.w	r3, r3, #4
 801950a:	b2db      	uxtb	r3, r3
 801950c:	4619      	mov	r1, r3
 801950e:	f240 7036 	movw	r0, #1846	; 0x736
 8019512:	f002 fb75 	bl	801bc00 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8019516:	4b05      	ldr	r3, [pc, #20]	; (801952c <RadioSetRxConfig+0x3f0>)
 8019518:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801951c:	609a      	str	r2, [r3, #8]
            break;
 801951e:	e000      	b.n	8019522 <RadioSetRxConfig+0x3e6>
            break;
 8019520:	bf00      	nop
    }
}
 8019522:	bf00      	nop
 8019524:	3728      	adds	r7, #40	; 0x28
 8019526:	46bd      	mov	sp, r7
 8019528:	bd80      	pop	{r7, pc}
 801952a:	bf00      	nop
 801952c:	20001ba8 	.word	0x20001ba8
 8019530:	20000144 	.word	0x20000144
 8019534:	20001be0 	.word	0x20001be0
 8019538:	20001bb6 	.word	0x20001bb6

0801953c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801953c:	b580      	push	{r7, lr}
 801953e:	b086      	sub	sp, #24
 8019540:	af00      	add	r7, sp, #0
 8019542:	60ba      	str	r2, [r7, #8]
 8019544:	607b      	str	r3, [r7, #4]
 8019546:	4603      	mov	r3, r0
 8019548:	73fb      	strb	r3, [r7, #15]
 801954a:	460b      	mov	r3, r1
 801954c:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 801954e:	f002 fe2e 	bl	801c1ae <RFW_DeInit>
    switch( modem )
 8019552:	7bfb      	ldrb	r3, [r7, #15]
 8019554:	2b04      	cmp	r3, #4
 8019556:	f000 80c7 	beq.w	80196e8 <RadioSetTxConfig+0x1ac>
 801955a:	2b04      	cmp	r3, #4
 801955c:	f300 80d6 	bgt.w	801970c <RadioSetTxConfig+0x1d0>
 8019560:	2b00      	cmp	r3, #0
 8019562:	d002      	beq.n	801956a <RadioSetTxConfig+0x2e>
 8019564:	2b01      	cmp	r3, #1
 8019566:	d059      	beq.n	801961c <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8019568:	e0d0      	b.n	801970c <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801956a:	4b74      	ldr	r3, [pc, #464]	; (801973c <RadioSetTxConfig+0x200>)
 801956c:	2200      	movs	r2, #0
 801956e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8019572:	4a72      	ldr	r2, [pc, #456]	; (801973c <RadioSetTxConfig+0x200>)
 8019574:	6a3b      	ldr	r3, [r7, #32]
 8019576:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8019578:	4b70      	ldr	r3, [pc, #448]	; (801973c <RadioSetTxConfig+0x200>)
 801957a:	220b      	movs	r2, #11
 801957c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8019580:	6878      	ldr	r0, [r7, #4]
 8019582:	f002 fd47 	bl	801c014 <SUBGRF_GetFskBandwidthRegValue>
 8019586:	4603      	mov	r3, r0
 8019588:	461a      	mov	r2, r3
 801958a:	4b6c      	ldr	r3, [pc, #432]	; (801973c <RadioSetTxConfig+0x200>)
 801958c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8019590:	4a6a      	ldr	r2, [pc, #424]	; (801973c <RadioSetTxConfig+0x200>)
 8019592:	68bb      	ldr	r3, [r7, #8]
 8019594:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019596:	4b69      	ldr	r3, [pc, #420]	; (801973c <RadioSetTxConfig+0x200>)
 8019598:	2200      	movs	r2, #0
 801959a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801959c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801959e:	00db      	lsls	r3, r3, #3
 80195a0:	b29a      	uxth	r2, r3
 80195a2:	4b66      	ldr	r3, [pc, #408]	; (801973c <RadioSetTxConfig+0x200>)
 80195a4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80195a6:	4b65      	ldr	r3, [pc, #404]	; (801973c <RadioSetTxConfig+0x200>)
 80195a8:	2204      	movs	r2, #4
 80195aa:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80195ac:	4b63      	ldr	r3, [pc, #396]	; (801973c <RadioSetTxConfig+0x200>)
 80195ae:	2218      	movs	r2, #24
 80195b0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80195b2:	4b62      	ldr	r3, [pc, #392]	; (801973c <RadioSetTxConfig+0x200>)
 80195b4:	2200      	movs	r2, #0
 80195b6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80195b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80195bc:	f083 0301 	eor.w	r3, r3, #1
 80195c0:	b2db      	uxtb	r3, r3
 80195c2:	461a      	mov	r2, r3
 80195c4:	4b5d      	ldr	r3, [pc, #372]	; (801973c <RadioSetTxConfig+0x200>)
 80195c6:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80195c8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80195cc:	2b00      	cmp	r3, #0
 80195ce:	d003      	beq.n	80195d8 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80195d0:	4b5a      	ldr	r3, [pc, #360]	; (801973c <RadioSetTxConfig+0x200>)
 80195d2:	22f2      	movs	r2, #242	; 0xf2
 80195d4:	75da      	strb	r2, [r3, #23]
 80195d6:	e002      	b.n	80195de <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80195d8:	4b58      	ldr	r3, [pc, #352]	; (801973c <RadioSetTxConfig+0x200>)
 80195da:	2201      	movs	r2, #1
 80195dc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80195de:	4b57      	ldr	r3, [pc, #348]	; (801973c <RadioSetTxConfig+0x200>)
 80195e0:	2201      	movs	r2, #1
 80195e2:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80195e4:	f000 fb29 	bl	8019c3a <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 80195e8:	2000      	movs	r0, #0
 80195ea:	f7ff fcd3 	bl	8018f94 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80195ee:	4854      	ldr	r0, [pc, #336]	; (8019740 <RadioSetTxConfig+0x204>)
 80195f0:	f002 f8ec 	bl	801b7cc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80195f4:	4853      	ldr	r0, [pc, #332]	; (8019744 <RadioSetTxConfig+0x208>)
 80195f6:	f002 f9bb 	bl	801b970 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80195fa:	4a53      	ldr	r2, [pc, #332]	; (8019748 <RadioSetTxConfig+0x20c>)
 80195fc:	f107 0310 	add.w	r3, r7, #16
 8019600:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019604:	e883 0003 	stmia.w	r3, {r0, r1}
 8019608:	f107 0310 	add.w	r3, r7, #16
 801960c:	4618      	mov	r0, r3
 801960e:	f001 fc7c 	bl	801af0a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019612:	f240 10ff 	movw	r0, #511	; 0x1ff
 8019616:	f001 fcc7 	bl	801afa8 <SUBGRF_SetWhiteningSeed>
            break;
 801961a:	e078      	b.n	801970e <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801961c:	4b47      	ldr	r3, [pc, #284]	; (801973c <RadioSetTxConfig+0x200>)
 801961e:	2201      	movs	r2, #1
 8019620:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8019624:	6a3b      	ldr	r3, [r7, #32]
 8019626:	b2da      	uxtb	r2, r3
 8019628:	4b44      	ldr	r3, [pc, #272]	; (801973c <RadioSetTxConfig+0x200>)
 801962a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801962e:	4a47      	ldr	r2, [pc, #284]	; (801974c <RadioSetTxConfig+0x210>)
 8019630:	687b      	ldr	r3, [r7, #4]
 8019632:	4413      	add	r3, r2
 8019634:	781a      	ldrb	r2, [r3, #0]
 8019636:	4b41      	ldr	r3, [pc, #260]	; (801973c <RadioSetTxConfig+0x200>)
 8019638:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801963c:	4a3f      	ldr	r2, [pc, #252]	; (801973c <RadioSetTxConfig+0x200>)
 801963e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019642:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019646:	687b      	ldr	r3, [r7, #4]
 8019648:	2b00      	cmp	r3, #0
 801964a:	d105      	bne.n	8019658 <RadioSetTxConfig+0x11c>
 801964c:	6a3b      	ldr	r3, [r7, #32]
 801964e:	2b0b      	cmp	r3, #11
 8019650:	d008      	beq.n	8019664 <RadioSetTxConfig+0x128>
 8019652:	6a3b      	ldr	r3, [r7, #32]
 8019654:	2b0c      	cmp	r3, #12
 8019656:	d005      	beq.n	8019664 <RadioSetTxConfig+0x128>
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	2b01      	cmp	r3, #1
 801965c:	d107      	bne.n	801966e <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801965e:	6a3b      	ldr	r3, [r7, #32]
 8019660:	2b0c      	cmp	r3, #12
 8019662:	d104      	bne.n	801966e <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019664:	4b35      	ldr	r3, [pc, #212]	; (801973c <RadioSetTxConfig+0x200>)
 8019666:	2201      	movs	r2, #1
 8019668:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801966c:	e003      	b.n	8019676 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801966e:	4b33      	ldr	r3, [pc, #204]	; (801973c <RadioSetTxConfig+0x200>)
 8019670:	2200      	movs	r2, #0
 8019672:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8019676:	4b31      	ldr	r3, [pc, #196]	; (801973c <RadioSetTxConfig+0x200>)
 8019678:	2201      	movs	r2, #1
 801967a:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801967c:	4b2f      	ldr	r3, [pc, #188]	; (801973c <RadioSetTxConfig+0x200>)
 801967e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8019682:	2b05      	cmp	r3, #5
 8019684:	d004      	beq.n	8019690 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8019686:	4b2d      	ldr	r3, [pc, #180]	; (801973c <RadioSetTxConfig+0x200>)
 8019688:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801968c:	2b06      	cmp	r3, #6
 801968e:	d10a      	bne.n	80196a6 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8019690:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019692:	2b0b      	cmp	r3, #11
 8019694:	d803      	bhi.n	801969e <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8019696:	4b29      	ldr	r3, [pc, #164]	; (801973c <RadioSetTxConfig+0x200>)
 8019698:	220c      	movs	r2, #12
 801969a:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801969c:	e006      	b.n	80196ac <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801969e:	4a27      	ldr	r2, [pc, #156]	; (801973c <RadioSetTxConfig+0x200>)
 80196a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80196a2:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80196a4:	e002      	b.n	80196ac <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80196a6:	4a25      	ldr	r2, [pc, #148]	; (801973c <RadioSetTxConfig+0x200>)
 80196a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80196aa:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80196ac:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80196b0:	4b22      	ldr	r3, [pc, #136]	; (801973c <RadioSetTxConfig+0x200>)
 80196b2:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80196b4:	4b26      	ldr	r3, [pc, #152]	; (8019750 <RadioSetTxConfig+0x214>)
 80196b6:	781a      	ldrb	r2, [r3, #0]
 80196b8:	4b20      	ldr	r3, [pc, #128]	; (801973c <RadioSetTxConfig+0x200>)
 80196ba:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80196bc:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80196c0:	4b1e      	ldr	r3, [pc, #120]	; (801973c <RadioSetTxConfig+0x200>)
 80196c2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80196c6:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80196ca:	4b1c      	ldr	r3, [pc, #112]	; (801973c <RadioSetTxConfig+0x200>)
 80196cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80196d0:	f000 fab3 	bl	8019c3a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80196d4:	2001      	movs	r0, #1
 80196d6:	f7ff fc5d 	bl	8018f94 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80196da:	4819      	ldr	r0, [pc, #100]	; (8019740 <RadioSetTxConfig+0x204>)
 80196dc:	f002 f876 	bl	801b7cc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80196e0:	4818      	ldr	r0, [pc, #96]	; (8019744 <RadioSetTxConfig+0x208>)
 80196e2:	f002 f945 	bl	801b970 <SUBGRF_SetPacketParams>
            break;
 80196e6:	e012      	b.n	801970e <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 80196e8:	2004      	movs	r0, #4
 80196ea:	f7ff fc53 	bl	8018f94 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80196ee:	4b13      	ldr	r3, [pc, #76]	; (801973c <RadioSetTxConfig+0x200>)
 80196f0:	2202      	movs	r2, #2
 80196f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 80196f6:	4a11      	ldr	r2, [pc, #68]	; (801973c <RadioSetTxConfig+0x200>)
 80196f8:	6a3b      	ldr	r3, [r7, #32]
 80196fa:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80196fc:	4b0f      	ldr	r3, [pc, #60]	; (801973c <RadioSetTxConfig+0x200>)
 80196fe:	2216      	movs	r2, #22
 8019700:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019704:	480e      	ldr	r0, [pc, #56]	; (8019740 <RadioSetTxConfig+0x204>)
 8019706:	f002 f861 	bl	801b7cc <SUBGRF_SetModulationParams>
            break;
 801970a:	e000      	b.n	801970e <RadioSetTxConfig+0x1d2>
            break;
 801970c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801970e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019712:	4618      	mov	r0, r3
 8019714:	f002 fb90 	bl	801be38 <SUBGRF_SetRfTxPower>
 8019718:	4603      	mov	r3, r0
 801971a:	461a      	mov	r2, r3
 801971c:	4b07      	ldr	r3, [pc, #28]	; (801973c <RadioSetTxConfig+0x200>)
 801971e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 8019722:	4b06      	ldr	r3, [pc, #24]	; (801973c <RadioSetTxConfig+0x200>)
 8019724:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019728:	4618      	mov	r0, r3
 801972a:	f002 fd54 	bl	801c1d6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801972e:	4a03      	ldr	r2, [pc, #12]	; (801973c <RadioSetTxConfig+0x200>)
 8019730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019732:	6053      	str	r3, [r2, #4]
}
 8019734:	bf00      	nop
 8019736:	3718      	adds	r7, #24
 8019738:	46bd      	mov	sp, r7
 801973a:	bd80      	pop	{r7, pc}
 801973c:	20001ba8 	.word	0x20001ba8
 8019740:	20001be0 	.word	0x20001be0
 8019744:	20001bb6 	.word	0x20001bb6
 8019748:	0801e954 	.word	0x0801e954
 801974c:	0801efb4 	.word	0x0801efb4
 8019750:	20000144 	.word	0x20000144

08019754 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8019754:	b480      	push	{r7}
 8019756:	b083      	sub	sp, #12
 8019758:	af00      	add	r7, sp, #0
 801975a:	6078      	str	r0, [r7, #4]
    return true;
 801975c:	2301      	movs	r3, #1
}
 801975e:	4618      	mov	r0, r3
 8019760:	370c      	adds	r7, #12
 8019762:	46bd      	mov	sp, r7
 8019764:	bc80      	pop	{r7}
 8019766:	4770      	bx	lr

08019768 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8019768:	b480      	push	{r7}
 801976a:	b085      	sub	sp, #20
 801976c:	af00      	add	r7, sp, #0
 801976e:	4603      	mov	r3, r0
 8019770:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8019772:	2300      	movs	r3, #0
 8019774:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8019776:	79fb      	ldrb	r3, [r7, #7]
 8019778:	2b0a      	cmp	r3, #10
 801977a:	d83e      	bhi.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
 801977c:	a201      	add	r2, pc, #4	; (adr r2, 8019784 <RadioGetLoRaBandwidthInHz+0x1c>)
 801977e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019782:	bf00      	nop
 8019784:	080197b1 	.word	0x080197b1
 8019788:	080197c1 	.word	0x080197c1
 801978c:	080197d1 	.word	0x080197d1
 8019790:	080197e1 	.word	0x080197e1
 8019794:	080197e9 	.word	0x080197e9
 8019798:	080197ef 	.word	0x080197ef
 801979c:	080197f5 	.word	0x080197f5
 80197a0:	080197fb 	.word	0x080197fb
 80197a4:	080197b9 	.word	0x080197b9
 80197a8:	080197c9 	.word	0x080197c9
 80197ac:	080197d9 	.word	0x080197d9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80197b0:	f641 6384 	movw	r3, #7812	; 0x1e84
 80197b4:	60fb      	str	r3, [r7, #12]
        break;
 80197b6:	e020      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80197b8:	f642 03b1 	movw	r3, #10417	; 0x28b1
 80197bc:	60fb      	str	r3, [r7, #12]
        break;
 80197be:	e01c      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80197c0:	f643 5309 	movw	r3, #15625	; 0x3d09
 80197c4:	60fb      	str	r3, [r7, #12]
        break;
 80197c6:	e018      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80197c8:	f245 1361 	movw	r3, #20833	; 0x5161
 80197cc:	60fb      	str	r3, [r7, #12]
        break;
 80197ce:	e014      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80197d0:	f647 2312 	movw	r3, #31250	; 0x7a12
 80197d4:	60fb      	str	r3, [r7, #12]
        break;
 80197d6:	e010      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 80197d8:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 80197dc:	60fb      	str	r3, [r7, #12]
        break;
 80197de:	e00c      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 80197e0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80197e4:	60fb      	str	r3, [r7, #12]
        break;
 80197e6:	e008      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 80197e8:	4b07      	ldr	r3, [pc, #28]	; (8019808 <RadioGetLoRaBandwidthInHz+0xa0>)
 80197ea:	60fb      	str	r3, [r7, #12]
        break;
 80197ec:	e005      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 80197ee:	4b07      	ldr	r3, [pc, #28]	; (801980c <RadioGetLoRaBandwidthInHz+0xa4>)
 80197f0:	60fb      	str	r3, [r7, #12]
        break;
 80197f2:	e002      	b.n	80197fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 80197f4:	4b06      	ldr	r3, [pc, #24]	; (8019810 <RadioGetLoRaBandwidthInHz+0xa8>)
 80197f6:	60fb      	str	r3, [r7, #12]
        break;
 80197f8:	bf00      	nop
    }

    return bandwidthInHz;
 80197fa:	68fb      	ldr	r3, [r7, #12]
}
 80197fc:	4618      	mov	r0, r3
 80197fe:	3714      	adds	r7, #20
 8019800:	46bd      	mov	sp, r7
 8019802:	bc80      	pop	{r7}
 8019804:	4770      	bx	lr
 8019806:	bf00      	nop
 8019808:	0001e848 	.word	0x0001e848
 801980c:	0003d090 	.word	0x0003d090
 8019810:	0007a120 	.word	0x0007a120

08019814 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8019814:	b480      	push	{r7}
 8019816:	b083      	sub	sp, #12
 8019818:	af00      	add	r7, sp, #0
 801981a:	6078      	str	r0, [r7, #4]
 801981c:	4608      	mov	r0, r1
 801981e:	4611      	mov	r1, r2
 8019820:	461a      	mov	r2, r3
 8019822:	4603      	mov	r3, r0
 8019824:	70fb      	strb	r3, [r7, #3]
 8019826:	460b      	mov	r3, r1
 8019828:	803b      	strh	r3, [r7, #0]
 801982a:	4613      	mov	r3, r2
 801982c:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801982e:	883b      	ldrh	r3, [r7, #0]
 8019830:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8019832:	78ba      	ldrb	r2, [r7, #2]
 8019834:	f082 0201 	eor.w	r2, r2, #1
 8019838:	b2d2      	uxtb	r2, r2
 801983a:	2a00      	cmp	r2, #0
 801983c:	d001      	beq.n	8019842 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801983e:	2208      	movs	r2, #8
 8019840:	e000      	b.n	8019844 <RadioGetGfskTimeOnAirNumerator+0x30>
 8019842:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8019844:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8019846:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801984a:	7c3b      	ldrb	r3, [r7, #16]
 801984c:	7d39      	ldrb	r1, [r7, #20]
 801984e:	2900      	cmp	r1, #0
 8019850:	d001      	beq.n	8019856 <RadioGetGfskTimeOnAirNumerator+0x42>
 8019852:	2102      	movs	r1, #2
 8019854:	e000      	b.n	8019858 <RadioGetGfskTimeOnAirNumerator+0x44>
 8019856:	2100      	movs	r1, #0
 8019858:	440b      	add	r3, r1
 801985a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801985c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801985e:	4618      	mov	r0, r3
 8019860:	370c      	adds	r7, #12
 8019862:	46bd      	mov	sp, r7
 8019864:	bc80      	pop	{r7}
 8019866:	4770      	bx	lr

08019868 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8019868:	b480      	push	{r7}
 801986a:	b08b      	sub	sp, #44	; 0x2c
 801986c:	af00      	add	r7, sp, #0
 801986e:	60f8      	str	r0, [r7, #12]
 8019870:	60b9      	str	r1, [r7, #8]
 8019872:	4611      	mov	r1, r2
 8019874:	461a      	mov	r2, r3
 8019876:	460b      	mov	r3, r1
 8019878:	71fb      	strb	r3, [r7, #7]
 801987a:	4613      	mov	r3, r2
 801987c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801987e:	79fb      	ldrb	r3, [r7, #7]
 8019880:	3304      	adds	r3, #4
 8019882:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8019884:	2300      	movs	r3, #0
 8019886:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801988a:	68bb      	ldr	r3, [r7, #8]
 801988c:	2b05      	cmp	r3, #5
 801988e:	d002      	beq.n	8019896 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8019890:	68bb      	ldr	r3, [r7, #8]
 8019892:	2b06      	cmp	r3, #6
 8019894:	d104      	bne.n	80198a0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8019896:	88bb      	ldrh	r3, [r7, #4]
 8019898:	2b0b      	cmp	r3, #11
 801989a:	d801      	bhi.n	80198a0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801989c:	230c      	movs	r3, #12
 801989e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80198a0:	68fb      	ldr	r3, [r7, #12]
 80198a2:	2b00      	cmp	r3, #0
 80198a4:	d105      	bne.n	80198b2 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80198a6:	68bb      	ldr	r3, [r7, #8]
 80198a8:	2b0b      	cmp	r3, #11
 80198aa:	d008      	beq.n	80198be <RadioGetLoRaTimeOnAirNumerator+0x56>
 80198ac:	68bb      	ldr	r3, [r7, #8]
 80198ae:	2b0c      	cmp	r3, #12
 80198b0:	d005      	beq.n	80198be <RadioGetLoRaTimeOnAirNumerator+0x56>
 80198b2:	68fb      	ldr	r3, [r7, #12]
 80198b4:	2b01      	cmp	r3, #1
 80198b6:	d105      	bne.n	80198c4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80198b8:	68bb      	ldr	r3, [r7, #8]
 80198ba:	2b0c      	cmp	r3, #12
 80198bc:	d102      	bne.n	80198c4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80198be:	2301      	movs	r3, #1
 80198c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80198c4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80198c8:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 80198ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80198ce:	2a00      	cmp	r2, #0
 80198d0:	d001      	beq.n	80198d6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 80198d2:	2210      	movs	r2, #16
 80198d4:	e000      	b.n	80198d8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 80198d6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80198d8:	4413      	add	r3, r2
 80198da:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 80198dc:	68bb      	ldr	r3, [r7, #8]
 80198de:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 80198e0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 80198e2:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80198e6:	2a00      	cmp	r2, #0
 80198e8:	d001      	beq.n	80198ee <RadioGetLoRaTimeOnAirNumerator+0x86>
 80198ea:	2200      	movs	r2, #0
 80198ec:	e000      	b.n	80198f0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 80198ee:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 80198f0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80198f2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 80198f4:	68bb      	ldr	r3, [r7, #8]
 80198f6:	2b06      	cmp	r3, #6
 80198f8:	d803      	bhi.n	8019902 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 80198fa:	68bb      	ldr	r3, [r7, #8]
 80198fc:	009b      	lsls	r3, r3, #2
 80198fe:	623b      	str	r3, [r7, #32]
 8019900:	e00e      	b.n	8019920 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8019902:	69fb      	ldr	r3, [r7, #28]
 8019904:	3308      	adds	r3, #8
 8019906:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8019908:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801990c:	2b00      	cmp	r3, #0
 801990e:	d004      	beq.n	801991a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8019910:	68bb      	ldr	r3, [r7, #8]
 8019912:	3b02      	subs	r3, #2
 8019914:	009b      	lsls	r3, r3, #2
 8019916:	623b      	str	r3, [r7, #32]
 8019918:	e002      	b.n	8019920 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801991a:	68bb      	ldr	r3, [r7, #8]
 801991c:	009b      	lsls	r3, r3, #2
 801991e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8019920:	69fb      	ldr	r3, [r7, #28]
 8019922:	2b00      	cmp	r3, #0
 8019924:	da01      	bge.n	801992a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8019926:	2300      	movs	r3, #0
 8019928:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801992a:	69fa      	ldr	r2, [r7, #28]
 801992c:	6a3b      	ldr	r3, [r7, #32]
 801992e:	4413      	add	r3, r2
 8019930:	1e5a      	subs	r2, r3, #1
 8019932:	6a3b      	ldr	r3, [r7, #32]
 8019934:	fb92 f3f3 	sdiv	r3, r2, r3
 8019938:	697a      	ldr	r2, [r7, #20]
 801993a:	fb03 f202 	mul.w	r2, r3, r2
 801993e:	88bb      	ldrh	r3, [r7, #4]
 8019940:	4413      	add	r3, r2
    int32_t intermediate =
 8019942:	330c      	adds	r3, #12
 8019944:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8019946:	68bb      	ldr	r3, [r7, #8]
 8019948:	2b06      	cmp	r3, #6
 801994a:	d802      	bhi.n	8019952 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801994c:	69bb      	ldr	r3, [r7, #24]
 801994e:	3302      	adds	r3, #2
 8019950:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8019952:	69bb      	ldr	r3, [r7, #24]
 8019954:	009b      	lsls	r3, r3, #2
 8019956:	1c5a      	adds	r2, r3, #1
 8019958:	68bb      	ldr	r3, [r7, #8]
 801995a:	3b02      	subs	r3, #2
 801995c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8019960:	4618      	mov	r0, r3
 8019962:	372c      	adds	r7, #44	; 0x2c
 8019964:	46bd      	mov	sp, r7
 8019966:	bc80      	pop	{r7}
 8019968:	4770      	bx	lr
	...

0801996c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801996c:	b580      	push	{r7, lr}
 801996e:	b08a      	sub	sp, #40	; 0x28
 8019970:	af04      	add	r7, sp, #16
 8019972:	60b9      	str	r1, [r7, #8]
 8019974:	607a      	str	r2, [r7, #4]
 8019976:	461a      	mov	r2, r3
 8019978:	4603      	mov	r3, r0
 801997a:	73fb      	strb	r3, [r7, #15]
 801997c:	4613      	mov	r3, r2
 801997e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8019980:	2300      	movs	r3, #0
 8019982:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8019984:	2301      	movs	r3, #1
 8019986:	613b      	str	r3, [r7, #16]

    switch( modem )
 8019988:	7bfb      	ldrb	r3, [r7, #15]
 801998a:	2b00      	cmp	r3, #0
 801998c:	d002      	beq.n	8019994 <RadioTimeOnAir+0x28>
 801998e:	2b01      	cmp	r3, #1
 8019990:	d017      	beq.n	80199c2 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8019992:	e035      	b.n	8019a00 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8019994:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8019998:	8c3a      	ldrh	r2, [r7, #32]
 801999a:	7bb9      	ldrb	r1, [r7, #14]
 801999c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80199a0:	9301      	str	r3, [sp, #4]
 80199a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80199a6:	9300      	str	r3, [sp, #0]
 80199a8:	4603      	mov	r3, r0
 80199aa:	6878      	ldr	r0, [r7, #4]
 80199ac:	f7ff ff32 	bl	8019814 <RadioGetGfskTimeOnAirNumerator>
 80199b0:	4603      	mov	r3, r0
 80199b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80199b6:	fb02 f303 	mul.w	r3, r2, r3
 80199ba:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80199bc:	687b      	ldr	r3, [r7, #4]
 80199be:	613b      	str	r3, [r7, #16]
        break;
 80199c0:	e01e      	b.n	8019a00 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 80199c2:	8c39      	ldrh	r1, [r7, #32]
 80199c4:	7bba      	ldrb	r2, [r7, #14]
 80199c6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80199ca:	9302      	str	r3, [sp, #8]
 80199cc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80199d0:	9301      	str	r3, [sp, #4]
 80199d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80199d6:	9300      	str	r3, [sp, #0]
 80199d8:	460b      	mov	r3, r1
 80199da:	6879      	ldr	r1, [r7, #4]
 80199dc:	68b8      	ldr	r0, [r7, #8]
 80199de:	f7ff ff43 	bl	8019868 <RadioGetLoRaTimeOnAirNumerator>
 80199e2:	4603      	mov	r3, r0
 80199e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80199e8:	fb02 f303 	mul.w	r3, r2, r3
 80199ec:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80199ee:	4a0a      	ldr	r2, [pc, #40]	; (8019a18 <RadioTimeOnAir+0xac>)
 80199f0:	68bb      	ldr	r3, [r7, #8]
 80199f2:	4413      	add	r3, r2
 80199f4:	781b      	ldrb	r3, [r3, #0]
 80199f6:	4618      	mov	r0, r3
 80199f8:	f7ff feb6 	bl	8019768 <RadioGetLoRaBandwidthInHz>
 80199fc:	6138      	str	r0, [r7, #16]
        break;
 80199fe:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator ); /* ST_WORKAROUND : simplified calculation with macro usage */
 8019a00:	697a      	ldr	r2, [r7, #20]
 8019a02:	693b      	ldr	r3, [r7, #16]
 8019a04:	4413      	add	r3, r2
 8019a06:	1e5a      	subs	r2, r3, #1
 8019a08:	693b      	ldr	r3, [r7, #16]
 8019a0a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8019a0e:	4618      	mov	r0, r3
 8019a10:	3718      	adds	r7, #24
 8019a12:	46bd      	mov	sp, r7
 8019a14:	bd80      	pop	{r7, pc}
 8019a16:	bf00      	nop
 8019a18:	0801efb4 	.word	0x0801efb4

08019a1c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8019a1c:	b580      	push	{r7, lr}
 8019a1e:	b084      	sub	sp, #16
 8019a20:	af00      	add	r7, sp, #0
 8019a22:	6078      	str	r0, [r7, #4]
 8019a24:	460b      	mov	r3, r1
 8019a26:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8019a28:	2300      	movs	r3, #0
 8019a2a:	2200      	movs	r2, #0
 8019a2c:	f240 2101 	movw	r1, #513	; 0x201
 8019a30:	f240 2001 	movw	r0, #513	; 0x201
 8019a34:	f001 fd34 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8019a38:	4b71      	ldr	r3, [pc, #452]	; (8019c00 <RadioSend+0x1e4>)
 8019a3a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019a3e:	2101      	movs	r1, #1
 8019a40:	4618      	mov	r0, r3
 8019a42:	f002 f9d1 	bl	801bde8 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8019a46:	4b6e      	ldr	r3, [pc, #440]	; (8019c00 <RadioSend+0x1e4>)
 8019a48:	781b      	ldrb	r3, [r3, #0]
 8019a4a:	2b01      	cmp	r3, #1
 8019a4c:	d112      	bne.n	8019a74 <RadioSend+0x58>
 8019a4e:	4b6c      	ldr	r3, [pc, #432]	; (8019c00 <RadioSend+0x1e4>)
 8019a50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8019a54:	2b06      	cmp	r3, #6
 8019a56:	d10d      	bne.n	8019a74 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8019a58:	f640 0089 	movw	r0, #2185	; 0x889
 8019a5c:	f002 f8e4 	bl	801bc28 <SUBGRF_ReadRegister>
 8019a60:	4603      	mov	r3, r0
 8019a62:	f023 0304 	bic.w	r3, r3, #4
 8019a66:	b2db      	uxtb	r3, r3
 8019a68:	4619      	mov	r1, r3
 8019a6a:	f640 0089 	movw	r0, #2185	; 0x889
 8019a6e:	f002 f8c7 	bl	801bc00 <SUBGRF_WriteRegister>
 8019a72:	e00c      	b.n	8019a8e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8019a74:	f640 0089 	movw	r0, #2185	; 0x889
 8019a78:	f002 f8d6 	bl	801bc28 <SUBGRF_ReadRegister>
 8019a7c:	4603      	mov	r3, r0
 8019a7e:	f043 0304 	orr.w	r3, r3, #4
 8019a82:	b2db      	uxtb	r3, r3
 8019a84:	4619      	mov	r1, r3
 8019a86:	f640 0089 	movw	r0, #2185	; 0x889
 8019a8a:	f002 f8b9 	bl	801bc00 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch( SubgRf.Modem )
 8019a8e:	4b5c      	ldr	r3, [pc, #368]	; (8019c00 <RadioSend+0x1e4>)
 8019a90:	781b      	ldrb	r3, [r3, #0]
 8019a92:	2b04      	cmp	r3, #4
 8019a94:	f200 80a7 	bhi.w	8019be6 <RadioSend+0x1ca>
 8019a98:	a201      	add	r2, pc, #4	; (adr r2, 8019aa0 <RadioSend+0x84>)
 8019a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019a9e:	bf00      	nop
 8019aa0:	08019acf 	.word	0x08019acf
 8019aa4:	08019ab5 	.word	0x08019ab5
 8019aa8:	08019acf 	.word	0x08019acf
 8019aac:	08019b2f 	.word	0x08019b2f
 8019ab0:	08019b4f 	.word	0x08019b4f
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8019ab4:	4a52      	ldr	r2, [pc, #328]	; (8019c00 <RadioSend+0x1e4>)
 8019ab6:	78fb      	ldrb	r3, [r7, #3]
 8019ab8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019aba:	4852      	ldr	r0, [pc, #328]	; (8019c04 <RadioSend+0x1e8>)
 8019abc:	f001 ff58 	bl	801b970 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8019ac0:	78fb      	ldrb	r3, [r7, #3]
 8019ac2:	2200      	movs	r2, #0
 8019ac4:	4619      	mov	r1, r3
 8019ac6:	6878      	ldr	r0, [r7, #4]
 8019ac8:	f001 fa0c 	bl	801aee4 <SUBGRF_SendPayload>
            break;
 8019acc:	e08c      	b.n	8019be8 <RadioSend+0x1cc>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8019ace:	f002 fb74 	bl	801c1ba <RFW_Is_Init>
 8019ad2:	4603      	mov	r3, r0
 8019ad4:	2b01      	cmp	r3, #1
 8019ad6:	d11d      	bne.n	8019b14 <RadioSend+0xf8>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8019ad8:	f107 020d 	add.w	r2, r7, #13
 8019adc:	78fb      	ldrb	r3, [r7, #3]
 8019ade:	4619      	mov	r1, r3
 8019ae0:	6878      	ldr	r0, [r7, #4]
 8019ae2:	f002 fb82 	bl	801c1ea <RFW_TransmitInit>
 8019ae6:	4603      	mov	r3, r0
 8019ae8:	2b00      	cmp	r3, #0
 8019aea:	d10c      	bne.n	8019b06 <RadioSend+0xea>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8019aec:	7b7a      	ldrb	r2, [r7, #13]
 8019aee:	4b44      	ldr	r3, [pc, #272]	; (8019c00 <RadioSend+0x1e4>)
 8019af0:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019af2:	4844      	ldr	r0, [pc, #272]	; (8019c04 <RadioSend+0x1e8>)
 8019af4:	f001 ff3c 	bl	801b970 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8019af8:	7b7b      	ldrb	r3, [r7, #13]
 8019afa:	2200      	movs	r2, #0
 8019afc:	4619      	mov	r1, r3
 8019afe:	6878      	ldr	r0, [r7, #4]
 8019b00:	f001 f9f0 	bl	801aee4 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8019b04:	e070      	b.n	8019be8 <RadioSend+0x1cc>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 8019b06:	4b40      	ldr	r3, [pc, #256]	; (8019c08 <RadioSend+0x1ec>)
 8019b08:	2201      	movs	r2, #1
 8019b0a:	2100      	movs	r1, #0
 8019b0c:	2002      	movs	r0, #2
 8019b0e:	f003 fb53 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
 8019b12:	e072      	b.n	8019bfa <RadioSend+0x1de>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8019b14:	4a3a      	ldr	r2, [pc, #232]	; (8019c00 <RadioSend+0x1e4>)
 8019b16:	78fb      	ldrb	r3, [r7, #3]
 8019b18:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019b1a:	483a      	ldr	r0, [pc, #232]	; (8019c04 <RadioSend+0x1e8>)
 8019b1c:	f001 ff28 	bl	801b970 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8019b20:	78fb      	ldrb	r3, [r7, #3]
 8019b22:	2200      	movs	r2, #0
 8019b24:	4619      	mov	r1, r3
 8019b26:	6878      	ldr	r0, [r7, #4]
 8019b28:	f001 f9dc 	bl	801aee4 <SUBGRF_SendPayload>
            break;
 8019b2c:	e05c      	b.n	8019be8 <RadioSend+0x1cc>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8019b2e:	4b34      	ldr	r3, [pc, #208]	; (8019c00 <RadioSend+0x1e4>)
 8019b30:	2202      	movs	r2, #2
 8019b32:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8019b34:	4a32      	ldr	r2, [pc, #200]	; (8019c00 <RadioSend+0x1e4>)
 8019b36:	78fb      	ldrb	r3, [r7, #3]
 8019b38:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019b3a:	4832      	ldr	r0, [pc, #200]	; (8019c04 <RadioSend+0x1e8>)
 8019b3c:	f001 ff18 	bl	801b970 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8019b40:	78fb      	ldrb	r3, [r7, #3]
 8019b42:	2200      	movs	r2, #0
 8019b44:	4619      	mov	r1, r3
 8019b46:	6878      	ldr	r0, [r7, #4]
 8019b48:	f001 f9cc 	bl	801aee4 <SUBGRF_SendPayload>
            break;
 8019b4c:	e04c      	b.n	8019be8 <RadioSend+0x1cc>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8019b4e:	78fb      	ldrb	r3, [r7, #3]
 8019b50:	461a      	mov	r2, r3
 8019b52:	6879      	ldr	r1, [r7, #4]
 8019b54:	482d      	ldr	r0, [pc, #180]	; (8019c0c <RadioSend+0x1f0>)
 8019b56:	f000 fcbc 	bl	801a4d2 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8019b5a:	4b29      	ldr	r3, [pc, #164]	; (8019c00 <RadioSend+0x1e4>)
 8019b5c:	2202      	movs	r2, #2
 8019b5e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8019b60:	78fb      	ldrb	r3, [r7, #3]
 8019b62:	3301      	adds	r3, #1
 8019b64:	b2da      	uxtb	r2, r3
 8019b66:	4b26      	ldr	r3, [pc, #152]	; (8019c00 <RadioSend+0x1e4>)
 8019b68:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019b6a:	4826      	ldr	r0, [pc, #152]	; (8019c04 <RadioSend+0x1e8>)
 8019b6c:	f001 ff00 	bl	801b970 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8019b70:	2100      	movs	r1, #0
 8019b72:	20f1      	movs	r0, #241	; 0xf1
 8019b74:	f000 f95d 	bl	8019e32 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8019b78:	2100      	movs	r1, #0
 8019b7a:	20f0      	movs	r0, #240	; 0xf0
 8019b7c:	f000 f959 	bl	8019e32 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8019b80:	4b1f      	ldr	r3, [pc, #124]	; (8019c00 <RadioSend+0x1e4>)
 8019b82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8019b84:	2b64      	cmp	r3, #100	; 0x64
 8019b86:	d108      	bne.n	8019b9a <RadioSend+0x17e>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8019b88:	2170      	movs	r1, #112	; 0x70
 8019b8a:	20f3      	movs	r0, #243	; 0xf3
 8019b8c:	f000 f951 	bl	8019e32 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8019b90:	211d      	movs	r1, #29
 8019b92:	20f2      	movs	r0, #242	; 0xf2
 8019b94:	f000 f94d 	bl	8019e32 <RadioWrite>
 8019b98:	e007      	b.n	8019baa <RadioSend+0x18e>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8019b9a:	21e1      	movs	r1, #225	; 0xe1
 8019b9c:	20f3      	movs	r0, #243	; 0xf3
 8019b9e:	f000 f948 	bl	8019e32 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8019ba2:	2104      	movs	r1, #4
 8019ba4:	20f2      	movs	r0, #242	; 0xf2
 8019ba6:	f000 f944 	bl	8019e32 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8019baa:	78fb      	ldrb	r3, [r7, #3]
 8019bac:	b29b      	uxth	r3, r3
 8019bae:	00db      	lsls	r3, r3, #3
 8019bb0:	b29b      	uxth	r3, r3
 8019bb2:	3302      	adds	r3, #2
 8019bb4:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8019bb6:	89fb      	ldrh	r3, [r7, #14]
 8019bb8:	0a1b      	lsrs	r3, r3, #8
 8019bba:	b29b      	uxth	r3, r3
 8019bbc:	b2db      	uxtb	r3, r3
 8019bbe:	4619      	mov	r1, r3
 8019bc0:	20f4      	movs	r0, #244	; 0xf4
 8019bc2:	f000 f936 	bl	8019e32 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8019bc6:	89fb      	ldrh	r3, [r7, #14]
 8019bc8:	b2db      	uxtb	r3, r3
 8019bca:	4619      	mov	r1, r3
 8019bcc:	20f5      	movs	r0, #245	; 0xf5
 8019bce:	f000 f930 	bl	8019e32 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8019bd2:	78fb      	ldrb	r3, [r7, #3]
 8019bd4:	3301      	adds	r3, #1
 8019bd6:	b2db      	uxtb	r3, r3
 8019bd8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8019bdc:	4619      	mov	r1, r3
 8019bde:	480b      	ldr	r0, [pc, #44]	; (8019c0c <RadioSend+0x1f0>)
 8019be0:	f001 f980 	bl	801aee4 <SUBGRF_SendPayload>
            break;
 8019be4:	e000      	b.n	8019be8 <RadioSend+0x1cc>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8019be6:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8019be8:	4b05      	ldr	r3, [pc, #20]	; (8019c00 <RadioSend+0x1e4>)
 8019bea:	685b      	ldr	r3, [r3, #4]
 8019bec:	4619      	mov	r1, r3
 8019bee:	4808      	ldr	r0, [pc, #32]	; (8019c10 <RadioSend+0x1f4>)
 8019bf0:	f003 f948 	bl	801ce84 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019bf4:	4806      	ldr	r0, [pc, #24]	; (8019c10 <RadioSend+0x1f4>)
 8019bf6:	f003 f867 	bl	801ccc8 <UTIL_TIMER_Start>
}
 8019bfa:	3710      	adds	r7, #16
 8019bfc:	46bd      	mov	sp, r7
 8019bfe:	bd80      	pop	{r7, pc}
 8019c00:	20001ba8 	.word	0x20001ba8
 8019c04:	20001bb6 	.word	0x20001bb6
 8019c08:	0801e95c 	.word	0x0801e95c
 8019c0c:	20001aa4 	.word	0x20001aa4
 8019c10:	20001c04 	.word	0x20001c04

08019c14 <RadioSleep>:

static void RadioSleep( void )
{
 8019c14:	b580      	push	{r7, lr}
 8019c16:	b082      	sub	sp, #8
 8019c18:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8019c1a:	2300      	movs	r3, #0
 8019c1c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8019c1e:	793b      	ldrb	r3, [r7, #4]
 8019c20:	f043 0304 	orr.w	r3, r3, #4
 8019c24:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8019c26:	7938      	ldrb	r0, [r7, #4]
 8019c28:	f001 fa38 	bl	801b09c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8019c2c:	2002      	movs	r0, #2
 8019c2e:	f7e8 f8d1 	bl	8001dd4 <HAL_Delay>
}
 8019c32:	bf00      	nop
 8019c34:	3708      	adds	r7, #8
 8019c36:	46bd      	mov	sp, r7
 8019c38:	bd80      	pop	{r7, pc}

08019c3a <RadioStandby>:

static void RadioStandby( void )
{
 8019c3a:	b580      	push	{r7, lr}
 8019c3c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8019c3e:	2000      	movs	r0, #0
 8019c40:	f001 fa5e 	bl	801b100 <SUBGRF_SetStandby>
}
 8019c44:	bf00      	nop
 8019c46:	bd80      	pop	{r7, pc}

08019c48 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8019c48:	b580      	push	{r7, lr}
 8019c4a:	b082      	sub	sp, #8
 8019c4c:	af00      	add	r7, sp, #0
 8019c4e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init( ) )
 8019c50:	f002 fab3 	bl	801c1ba <RFW_Is_Init>
 8019c54:	4603      	mov	r3, r0
 8019c56:	2b01      	cmp	r3, #1
 8019c58:	d102      	bne.n	8019c60 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8019c5a:	f002 fad6 	bl	801c20a <RFW_ReceiveInit>
 8019c5e:	e007      	b.n	8019c70 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019c60:	2300      	movs	r3, #0
 8019c62:	2200      	movs	r2, #0
 8019c64:	f240 2162 	movw	r1, #610	; 0x262
 8019c68:	f240 2062 	movw	r0, #610	; 0x262
 8019c6c:	f001 fc18 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8019c70:	687b      	ldr	r3, [r7, #4]
 8019c72:	2b00      	cmp	r3, #0
 8019c74:	d006      	beq.n	8019c84 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019c76:	6879      	ldr	r1, [r7, #4]
 8019c78:	4811      	ldr	r0, [pc, #68]	; (8019cc0 <RadioRx+0x78>)
 8019c7a:	f003 f903 	bl	801ce84 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019c7e:	4810      	ldr	r0, [pc, #64]	; (8019cc0 <RadioRx+0x78>)
 8019c80:	f003 f822 	bl	801ccc8 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019c84:	4b0f      	ldr	r3, [pc, #60]	; (8019cc4 <RadioRx+0x7c>)
 8019c86:	2200      	movs	r2, #0
 8019c88:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019c8a:	4b0e      	ldr	r3, [pc, #56]	; (8019cc4 <RadioRx+0x7c>)
 8019c8c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019c90:	2100      	movs	r1, #0
 8019c92:	4618      	mov	r0, r3
 8019c94:	f002 f8a8 	bl	801bde8 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8019c98:	4b0a      	ldr	r3, [pc, #40]	; (8019cc4 <RadioRx+0x7c>)
 8019c9a:	785b      	ldrb	r3, [r3, #1]
 8019c9c:	2b00      	cmp	r3, #0
 8019c9e:	d004      	beq.n	8019caa <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8019ca0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8019ca4:	f001 fa68 	bl	801b178 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8019ca8:	e005      	b.n	8019cb6 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8019caa:	4b06      	ldr	r3, [pc, #24]	; (8019cc4 <RadioRx+0x7c>)
 8019cac:	689b      	ldr	r3, [r3, #8]
 8019cae:	019b      	lsls	r3, r3, #6
 8019cb0:	4618      	mov	r0, r3
 8019cb2:	f001 fa61 	bl	801b178 <SUBGRF_SetRx>
}
 8019cb6:	bf00      	nop
 8019cb8:	3708      	adds	r7, #8
 8019cba:	46bd      	mov	sp, r7
 8019cbc:	bd80      	pop	{r7, pc}
 8019cbe:	bf00      	nop
 8019cc0:	20001c1c 	.word	0x20001c1c
 8019cc4:	20001ba8 	.word	0x20001ba8

08019cc8 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8019cc8:	b580      	push	{r7, lr}
 8019cca:	b082      	sub	sp, #8
 8019ccc:	af00      	add	r7, sp, #0
 8019cce:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init() )
 8019cd0:	f002 fa73 	bl	801c1ba <RFW_Is_Init>
 8019cd4:	4603      	mov	r3, r0
 8019cd6:	2b01      	cmp	r3, #1
 8019cd8:	d102      	bne.n	8019ce0 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8019cda:	f002 fa96 	bl	801c20a <RFW_ReceiveInit>
 8019cde:	e007      	b.n	8019cf0 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019ce0:	2300      	movs	r3, #0
 8019ce2:	2200      	movs	r2, #0
 8019ce4:	f240 2162 	movw	r1, #610	; 0x262
 8019ce8:	f240 2062 	movw	r0, #610	; 0x262
 8019cec:	f001 fbd8 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8019cf0:	687b      	ldr	r3, [r7, #4]
 8019cf2:	2b00      	cmp	r3, #0
 8019cf4:	d006      	beq.n	8019d04 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019cf6:	6879      	ldr	r1, [r7, #4]
 8019cf8:	4811      	ldr	r0, [pc, #68]	; (8019d40 <RadioRxBoosted+0x78>)
 8019cfa:	f003 f8c3 	bl	801ce84 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019cfe:	4810      	ldr	r0, [pc, #64]	; (8019d40 <RadioRxBoosted+0x78>)
 8019d00:	f002 ffe2 	bl	801ccc8 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019d04:	4b0f      	ldr	r3, [pc, #60]	; (8019d44 <RadioRxBoosted+0x7c>)
 8019d06:	2200      	movs	r2, #0
 8019d08:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019d0a:	4b0e      	ldr	r3, [pc, #56]	; (8019d44 <RadioRxBoosted+0x7c>)
 8019d0c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019d10:	2100      	movs	r1, #0
 8019d12:	4618      	mov	r0, r3
 8019d14:	f002 f868 	bl	801bde8 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8019d18:	4b0a      	ldr	r3, [pc, #40]	; (8019d44 <RadioRxBoosted+0x7c>)
 8019d1a:	785b      	ldrb	r3, [r3, #1]
 8019d1c:	2b00      	cmp	r3, #0
 8019d1e:	d004      	beq.n	8019d2a <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8019d20:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8019d24:	f001 fa48 	bl	801b1b8 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8019d28:	e005      	b.n	8019d36 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8019d2a:	4b06      	ldr	r3, [pc, #24]	; (8019d44 <RadioRxBoosted+0x7c>)
 8019d2c:	689b      	ldr	r3, [r3, #8]
 8019d2e:	019b      	lsls	r3, r3, #6
 8019d30:	4618      	mov	r0, r3
 8019d32:	f001 fa41 	bl	801b1b8 <SUBGRF_SetRxBoosted>
}
 8019d36:	bf00      	nop
 8019d38:	3708      	adds	r7, #8
 8019d3a:	46bd      	mov	sp, r7
 8019d3c:	bd80      	pop	{r7, pc}
 8019d3e:	bf00      	nop
 8019d40:	20001c1c 	.word	0x20001c1c
 8019d44:	20001ba8 	.word	0x20001ba8

08019d48 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8019d48:	b580      	push	{r7, lr}
 8019d4a:	b082      	sub	sp, #8
 8019d4c:	af00      	add	r7, sp, #0
 8019d4e:	6078      	str	r0, [r7, #4]
 8019d50:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8019d52:	687b      	ldr	r3, [r7, #4]
 8019d54:	005a      	lsls	r2, r3, #1
 8019d56:	683b      	ldr	r3, [r7, #0]
 8019d58:	4413      	add	r3, r2
 8019d5a:	4a0c      	ldr	r2, [pc, #48]	; (8019d8c <RadioSetRxDutyCycle+0x44>)
 8019d5c:	6593      	str	r3, [r2, #88]	; 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8019d5e:	2300      	movs	r3, #0
 8019d60:	2200      	movs	r2, #0
 8019d62:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8019d66:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8019d6a:	f001 fb99 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019d6e:	4b07      	ldr	r3, [pc, #28]	; (8019d8c <RadioSetRxDutyCycle+0x44>)
 8019d70:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019d74:	2100      	movs	r1, #0
 8019d76:	4618      	mov	r0, r3
 8019d78:	f002 f836 	bl	801bde8 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8019d7c:	6839      	ldr	r1, [r7, #0]
 8019d7e:	6878      	ldr	r0, [r7, #4]
 8019d80:	f001 fa3e 	bl	801b200 <SUBGRF_SetRxDutyCycle>
}
 8019d84:	bf00      	nop
 8019d86:	3708      	adds	r7, #8
 8019d88:	46bd      	mov	sp, r7
 8019d8a:	bd80      	pop	{r7, pc}
 8019d8c:	20001ba8 	.word	0x20001ba8

08019d90 <RadioStartCad>:

static void RadioStartCad( void )
{
 8019d90:	b580      	push	{r7, lr}
 8019d92:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019d94:	4b09      	ldr	r3, [pc, #36]	; (8019dbc <RadioStartCad+0x2c>)
 8019d96:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019d9a:	2100      	movs	r1, #0
 8019d9c:	4618      	mov	r0, r3
 8019d9e:	f002 f823 	bl	801bde8 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8019da2:	2300      	movs	r3, #0
 8019da4:	2200      	movs	r2, #0
 8019da6:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8019daa:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8019dae:	f001 fb77 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8019db2:	f001 fa51 	bl	801b258 <SUBGRF_SetCad>
}
 8019db6:	bf00      	nop
 8019db8:	bd80      	pop	{r7, pc}
 8019dba:	bf00      	nop
 8019dbc:	20001ba8 	.word	0x20001ba8

08019dc0 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8019dc0:	b580      	push	{r7, lr}
 8019dc2:	b084      	sub	sp, #16
 8019dc4:	af00      	add	r7, sp, #0
 8019dc6:	6078      	str	r0, [r7, #4]
 8019dc8:	460b      	mov	r3, r1
 8019dca:	70fb      	strb	r3, [r7, #3]
 8019dcc:	4613      	mov	r3, r2
 8019dce:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 8019dd0:	883b      	ldrh	r3, [r7, #0]
 8019dd2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019dd6:	fb02 f303 	mul.w	r3, r2, r3
 8019dda:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8019ddc:	6878      	ldr	r0, [r7, #4]
 8019dde:	f001 fbbb 	bl	801b558 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8019de2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019de6:	4618      	mov	r0, r3
 8019de8:	f002 f826 	bl	801be38 <SUBGRF_SetRfTxPower>
 8019dec:	4603      	mov	r3, r0
 8019dee:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8019df0:	7afb      	ldrb	r3, [r7, #11]
 8019df2:	2101      	movs	r1, #1
 8019df4:	4618      	mov	r0, r3
 8019df6:	f001 fff7 	bl	801bde8 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8019dfa:	f001 fa3b 	bl	801b274 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8019dfe:	68f9      	ldr	r1, [r7, #12]
 8019e00:	4804      	ldr	r0, [pc, #16]	; (8019e14 <RadioSetTxContinuousWave+0x54>)
 8019e02:	f003 f83f 	bl	801ce84 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019e06:	4803      	ldr	r0, [pc, #12]	; (8019e14 <RadioSetTxContinuousWave+0x54>)
 8019e08:	f002 ff5e 	bl	801ccc8 <UTIL_TIMER_Start>
}
 8019e0c:	bf00      	nop
 8019e0e:	3710      	adds	r7, #16
 8019e10:	46bd      	mov	sp, r7
 8019e12:	bd80      	pop	{r7, pc}
 8019e14:	20001c04 	.word	0x20001c04

08019e18 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8019e18:	b580      	push	{r7, lr}
 8019e1a:	b082      	sub	sp, #8
 8019e1c:	af00      	add	r7, sp, #0
 8019e1e:	4603      	mov	r3, r0
 8019e20:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8019e22:	f001 fe5a 	bl	801bada <SUBGRF_GetRssiInst>
 8019e26:	4603      	mov	r3, r0
 8019e28:	b21b      	sxth	r3, r3
}
 8019e2a:	4618      	mov	r0, r3
 8019e2c:	3708      	adds	r7, #8
 8019e2e:	46bd      	mov	sp, r7
 8019e30:	bd80      	pop	{r7, pc}

08019e32 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8019e32:	b580      	push	{r7, lr}
 8019e34:	b082      	sub	sp, #8
 8019e36:	af00      	add	r7, sp, #0
 8019e38:	4603      	mov	r3, r0
 8019e3a:	460a      	mov	r2, r1
 8019e3c:	80fb      	strh	r3, [r7, #6]
 8019e3e:	4613      	mov	r3, r2
 8019e40:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8019e42:	797a      	ldrb	r2, [r7, #5]
 8019e44:	88fb      	ldrh	r3, [r7, #6]
 8019e46:	4611      	mov	r1, r2
 8019e48:	4618      	mov	r0, r3
 8019e4a:	f001 fed9 	bl	801bc00 <SUBGRF_WriteRegister>
}
 8019e4e:	bf00      	nop
 8019e50:	3708      	adds	r7, #8
 8019e52:	46bd      	mov	sp, r7
 8019e54:	bd80      	pop	{r7, pc}

08019e56 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8019e56:	b580      	push	{r7, lr}
 8019e58:	b082      	sub	sp, #8
 8019e5a:	af00      	add	r7, sp, #0
 8019e5c:	4603      	mov	r3, r0
 8019e5e:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8019e60:	88fb      	ldrh	r3, [r7, #6]
 8019e62:	4618      	mov	r0, r3
 8019e64:	f001 fee0 	bl	801bc28 <SUBGRF_ReadRegister>
 8019e68:	4603      	mov	r3, r0
}
 8019e6a:	4618      	mov	r0, r3
 8019e6c:	3708      	adds	r7, #8
 8019e6e:	46bd      	mov	sp, r7
 8019e70:	bd80      	pop	{r7, pc}

08019e72 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019e72:	b580      	push	{r7, lr}
 8019e74:	b082      	sub	sp, #8
 8019e76:	af00      	add	r7, sp, #0
 8019e78:	4603      	mov	r3, r0
 8019e7a:	6039      	str	r1, [r7, #0]
 8019e7c:	80fb      	strh	r3, [r7, #6]
 8019e7e:	4613      	mov	r3, r2
 8019e80:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8019e82:	797b      	ldrb	r3, [r7, #5]
 8019e84:	b29a      	uxth	r2, r3
 8019e86:	88fb      	ldrh	r3, [r7, #6]
 8019e88:	6839      	ldr	r1, [r7, #0]
 8019e8a:	4618      	mov	r0, r3
 8019e8c:	f001 fee0 	bl	801bc50 <SUBGRF_WriteRegisters>
}
 8019e90:	bf00      	nop
 8019e92:	3708      	adds	r7, #8
 8019e94:	46bd      	mov	sp, r7
 8019e96:	bd80      	pop	{r7, pc}

08019e98 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019e98:	b580      	push	{r7, lr}
 8019e9a:	b082      	sub	sp, #8
 8019e9c:	af00      	add	r7, sp, #0
 8019e9e:	4603      	mov	r3, r0
 8019ea0:	6039      	str	r1, [r7, #0]
 8019ea2:	80fb      	strh	r3, [r7, #6]
 8019ea4:	4613      	mov	r3, r2
 8019ea6:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8019ea8:	797b      	ldrb	r3, [r7, #5]
 8019eaa:	b29a      	uxth	r2, r3
 8019eac:	88fb      	ldrh	r3, [r7, #6]
 8019eae:	6839      	ldr	r1, [r7, #0]
 8019eb0:	4618      	mov	r0, r3
 8019eb2:	f001 feef 	bl	801bc94 <SUBGRF_ReadRegisters>
}
 8019eb6:	bf00      	nop
 8019eb8:	3708      	adds	r7, #8
 8019eba:	46bd      	mov	sp, r7
 8019ebc:	bd80      	pop	{r7, pc}
	...

08019ec0 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8019ec0:	b580      	push	{r7, lr}
 8019ec2:	b082      	sub	sp, #8
 8019ec4:	af00      	add	r7, sp, #0
 8019ec6:	4603      	mov	r3, r0
 8019ec8:	460a      	mov	r2, r1
 8019eca:	71fb      	strb	r3, [r7, #7]
 8019ecc:	4613      	mov	r3, r2
 8019ece:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8019ed0:	79fb      	ldrb	r3, [r7, #7]
 8019ed2:	2b01      	cmp	r3, #1
 8019ed4:	d10a      	bne.n	8019eec <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8019ed6:	4a0e      	ldr	r2, [pc, #56]	; (8019f10 <RadioSetMaxPayloadLength+0x50>)
 8019ed8:	79bb      	ldrb	r3, [r7, #6]
 8019eda:	7013      	strb	r3, [r2, #0]
 8019edc:	4b0c      	ldr	r3, [pc, #48]	; (8019f10 <RadioSetMaxPayloadLength+0x50>)
 8019ede:	781a      	ldrb	r2, [r3, #0]
 8019ee0:	4b0c      	ldr	r3, [pc, #48]	; (8019f14 <RadioSetMaxPayloadLength+0x54>)
 8019ee2:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019ee4:	480c      	ldr	r0, [pc, #48]	; (8019f18 <RadioSetMaxPayloadLength+0x58>)
 8019ee6:	f001 fd43 	bl	801b970 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8019eea:	e00d      	b.n	8019f08 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8019eec:	4b09      	ldr	r3, [pc, #36]	; (8019f14 <RadioSetMaxPayloadLength+0x54>)
 8019eee:	7d5b      	ldrb	r3, [r3, #21]
 8019ef0:	2b01      	cmp	r3, #1
 8019ef2:	d109      	bne.n	8019f08 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8019ef4:	4a06      	ldr	r2, [pc, #24]	; (8019f10 <RadioSetMaxPayloadLength+0x50>)
 8019ef6:	79bb      	ldrb	r3, [r7, #6]
 8019ef8:	7013      	strb	r3, [r2, #0]
 8019efa:	4b05      	ldr	r3, [pc, #20]	; (8019f10 <RadioSetMaxPayloadLength+0x50>)
 8019efc:	781a      	ldrb	r2, [r3, #0]
 8019efe:	4b05      	ldr	r3, [pc, #20]	; (8019f14 <RadioSetMaxPayloadLength+0x54>)
 8019f00:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019f02:	4805      	ldr	r0, [pc, #20]	; (8019f18 <RadioSetMaxPayloadLength+0x58>)
 8019f04:	f001 fd34 	bl	801b970 <SUBGRF_SetPacketParams>
}
 8019f08:	bf00      	nop
 8019f0a:	3708      	adds	r7, #8
 8019f0c:	46bd      	mov	sp, r7
 8019f0e:	bd80      	pop	{r7, pc}
 8019f10:	20000144 	.word	0x20000144
 8019f14:	20001ba8 	.word	0x20001ba8
 8019f18:	20001bb6 	.word	0x20001bb6

08019f1c <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8019f1c:	b580      	push	{r7, lr}
 8019f1e:	b082      	sub	sp, #8
 8019f20:	af00      	add	r7, sp, #0
 8019f22:	4603      	mov	r3, r0
 8019f24:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8019f26:	4a13      	ldr	r2, [pc, #76]	; (8019f74 <RadioSetPublicNetwork+0x58>)
 8019f28:	79fb      	ldrb	r3, [r7, #7]
 8019f2a:	7313      	strb	r3, [r2, #12]
 8019f2c:	4b11      	ldr	r3, [pc, #68]	; (8019f74 <RadioSetPublicNetwork+0x58>)
 8019f2e:	7b1a      	ldrb	r2, [r3, #12]
 8019f30:	4b10      	ldr	r3, [pc, #64]	; (8019f74 <RadioSetPublicNetwork+0x58>)
 8019f32:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8019f34:	2001      	movs	r0, #1
 8019f36:	f7ff f82d 	bl	8018f94 <RadioSetModem>
    if( enable == true )
 8019f3a:	79fb      	ldrb	r3, [r7, #7]
 8019f3c:	2b00      	cmp	r3, #0
 8019f3e:	d00a      	beq.n	8019f56 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8019f40:	2134      	movs	r1, #52	; 0x34
 8019f42:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8019f46:	f001 fe5b 	bl	801bc00 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8019f4a:	2144      	movs	r1, #68	; 0x44
 8019f4c:	f240 7041 	movw	r0, #1857	; 0x741
 8019f50:	f001 fe56 	bl	801bc00 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8019f54:	e009      	b.n	8019f6a <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8019f56:	2114      	movs	r1, #20
 8019f58:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8019f5c:	f001 fe50 	bl	801bc00 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8019f60:	2124      	movs	r1, #36	; 0x24
 8019f62:	f240 7041 	movw	r0, #1857	; 0x741
 8019f66:	f001 fe4b 	bl	801bc00 <SUBGRF_WriteRegister>
}
 8019f6a:	bf00      	nop
 8019f6c:	3708      	adds	r7, #8
 8019f6e:	46bd      	mov	sp, r7
 8019f70:	bd80      	pop	{r7, pc}
 8019f72:	bf00      	nop
 8019f74:	20001ba8 	.word	0x20001ba8

08019f78 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8019f78:	b580      	push	{r7, lr}
 8019f7a:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8019f7c:	f001 ff90 	bl	801bea0 <SUBGRF_GetRadioWakeUpTime>
 8019f80:	4603      	mov	r3, r0
 8019f82:	3303      	adds	r3, #3
}
 8019f84:	4618      	mov	r0, r3
 8019f86:	bd80      	pop	{r7, pc}

08019f88 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8019f88:	b580      	push	{r7, lr}
 8019f8a:	b082      	sub	sp, #8
 8019f8c:	af00      	add	r7, sp, #0
 8019f8e:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8019f90:	f000 f80e 	bl	8019fb0 <RadioOnTxTimeoutProcess>
}
 8019f94:	bf00      	nop
 8019f96:	3708      	adds	r7, #8
 8019f98:	46bd      	mov	sp, r7
 8019f9a:	bd80      	pop	{r7, pc}

08019f9c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8019f9c:	b580      	push	{r7, lr}
 8019f9e:	b082      	sub	sp, #8
 8019fa0:	af00      	add	r7, sp, #0
 8019fa2:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8019fa4:	f000 f818 	bl	8019fd8 <RadioOnRxTimeoutProcess>
}
 8019fa8:	bf00      	nop
 8019faa:	3708      	adds	r7, #8
 8019fac:	46bd      	mov	sp, r7
 8019fae:	bd80      	pop	{r7, pc}

08019fb0 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8019fb0:	b580      	push	{r7, lr}
 8019fb2:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8019fb4:	4b07      	ldr	r3, [pc, #28]	; (8019fd4 <RadioOnTxTimeoutProcess+0x24>)
 8019fb6:	681b      	ldr	r3, [r3, #0]
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	d008      	beq.n	8019fce <RadioOnTxTimeoutProcess+0x1e>
 8019fbc:	4b05      	ldr	r3, [pc, #20]	; (8019fd4 <RadioOnTxTimeoutProcess+0x24>)
 8019fbe:	681b      	ldr	r3, [r3, #0]
 8019fc0:	685b      	ldr	r3, [r3, #4]
 8019fc2:	2b00      	cmp	r3, #0
 8019fc4:	d003      	beq.n	8019fce <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8019fc6:	4b03      	ldr	r3, [pc, #12]	; (8019fd4 <RadioOnTxTimeoutProcess+0x24>)
 8019fc8:	681b      	ldr	r3, [r3, #0]
 8019fca:	685b      	ldr	r3, [r3, #4]
 8019fcc:	4798      	blx	r3
    }
}
 8019fce:	bf00      	nop
 8019fd0:	bd80      	pop	{r7, pc}
 8019fd2:	bf00      	nop
 8019fd4:	20001ba4 	.word	0x20001ba4

08019fd8 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8019fd8:	b580      	push	{r7, lr}
 8019fda:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8019fdc:	4b07      	ldr	r3, [pc, #28]	; (8019ffc <RadioOnRxTimeoutProcess+0x24>)
 8019fde:	681b      	ldr	r3, [r3, #0]
 8019fe0:	2b00      	cmp	r3, #0
 8019fe2:	d008      	beq.n	8019ff6 <RadioOnRxTimeoutProcess+0x1e>
 8019fe4:	4b05      	ldr	r3, [pc, #20]	; (8019ffc <RadioOnRxTimeoutProcess+0x24>)
 8019fe6:	681b      	ldr	r3, [r3, #0]
 8019fe8:	68db      	ldr	r3, [r3, #12]
 8019fea:	2b00      	cmp	r3, #0
 8019fec:	d003      	beq.n	8019ff6 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8019fee:	4b03      	ldr	r3, [pc, #12]	; (8019ffc <RadioOnRxTimeoutProcess+0x24>)
 8019ff0:	681b      	ldr	r3, [r3, #0]
 8019ff2:	68db      	ldr	r3, [r3, #12]
 8019ff4:	4798      	blx	r3
    }
}
 8019ff6:	bf00      	nop
 8019ff8:	bd80      	pop	{r7, pc}
 8019ffa:	bf00      	nop
 8019ffc:	20001ba4 	.word	0x20001ba4

0801a000 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801a000:	b580      	push	{r7, lr}
 801a002:	b082      	sub	sp, #8
 801a004:	af00      	add	r7, sp, #0
 801a006:	4603      	mov	r3, r0
 801a008:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801a00a:	4a05      	ldr	r2, [pc, #20]	; (801a020 <RadioOnDioIrq+0x20>)
 801a00c:	88fb      	ldrh	r3, [r7, #6]
 801a00e:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 801a012:	f000 f807 	bl	801a024 <RadioIrqProcess>
}
 801a016:	bf00      	nop
 801a018:	3708      	adds	r7, #8
 801a01a:	46bd      	mov	sp, r7
 801a01c:	bd80      	pop	{r7, pc}
 801a01e:	bf00      	nop
 801a020:	20001ba8 	.word	0x20001ba8

0801a024 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801a024:	b590      	push	{r4, r7, lr}
 801a026:	b083      	sub	sp, #12
 801a028:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801a02a:	2300      	movs	r3, #0
 801a02c:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801a02e:	2300      	movs	r3, #0
 801a030:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801a032:	4ba8      	ldr	r3, [pc, #672]	; (801a2d4 <RadioIrqProcess+0x2b0>)
 801a034:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801a038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a03c:	f000 810c 	beq.w	801a258 <RadioIrqProcess+0x234>
 801a040:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a044:	f300 81e8 	bgt.w	801a418 <RadioIrqProcess+0x3f4>
 801a048:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a04c:	f000 80f0 	beq.w	801a230 <RadioIrqProcess+0x20c>
 801a050:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a054:	f300 81e0 	bgt.w	801a418 <RadioIrqProcess+0x3f4>
 801a058:	2b80      	cmp	r3, #128	; 0x80
 801a05a:	f000 80d5 	beq.w	801a208 <RadioIrqProcess+0x1e4>
 801a05e:	2b80      	cmp	r3, #128	; 0x80
 801a060:	f300 81da 	bgt.w	801a418 <RadioIrqProcess+0x3f4>
 801a064:	2b20      	cmp	r3, #32
 801a066:	dc49      	bgt.n	801a0fc <RadioIrqProcess+0xd8>
 801a068:	2b00      	cmp	r3, #0
 801a06a:	f340 81d5 	ble.w	801a418 <RadioIrqProcess+0x3f4>
 801a06e:	3b01      	subs	r3, #1
 801a070:	2b1f      	cmp	r3, #31
 801a072:	f200 81d1 	bhi.w	801a418 <RadioIrqProcess+0x3f4>
 801a076:	a201      	add	r2, pc, #4	; (adr r2, 801a07c <RadioIrqProcess+0x58>)
 801a078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a07c:	0801a105 	.word	0x0801a105
 801a080:	0801a13f 	.word	0x0801a13f
 801a084:	0801a419 	.word	0x0801a419
 801a088:	0801a2f5 	.word	0x0801a2f5
 801a08c:	0801a419 	.word	0x0801a419
 801a090:	0801a419 	.word	0x0801a419
 801a094:	0801a419 	.word	0x0801a419
 801a098:	0801a371 	.word	0x0801a371
 801a09c:	0801a419 	.word	0x0801a419
 801a0a0:	0801a419 	.word	0x0801a419
 801a0a4:	0801a419 	.word	0x0801a419
 801a0a8:	0801a419 	.word	0x0801a419
 801a0ac:	0801a419 	.word	0x0801a419
 801a0b0:	0801a419 	.word	0x0801a419
 801a0b4:	0801a419 	.word	0x0801a419
 801a0b8:	0801a38d 	.word	0x0801a38d
 801a0bc:	0801a419 	.word	0x0801a419
 801a0c0:	0801a419 	.word	0x0801a419
 801a0c4:	0801a419 	.word	0x0801a419
 801a0c8:	0801a419 	.word	0x0801a419
 801a0cc:	0801a419 	.word	0x0801a419
 801a0d0:	0801a419 	.word	0x0801a419
 801a0d4:	0801a419 	.word	0x0801a419
 801a0d8:	0801a419 	.word	0x0801a419
 801a0dc:	0801a419 	.word	0x0801a419
 801a0e0:	0801a419 	.word	0x0801a419
 801a0e4:	0801a419 	.word	0x0801a419
 801a0e8:	0801a419 	.word	0x0801a419
 801a0ec:	0801a419 	.word	0x0801a419
 801a0f0:	0801a419 	.word	0x0801a419
 801a0f4:	0801a419 	.word	0x0801a419
 801a0f8:	0801a39b 	.word	0x0801a39b
 801a0fc:	2b40      	cmp	r3, #64	; 0x40
 801a0fe:	f000 816d 	beq.w	801a3dc <RadioIrqProcess+0x3b8>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 801a102:	e189      	b.n	801a418 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 801a104:	4874      	ldr	r0, [pc, #464]	; (801a2d8 <RadioIrqProcess+0x2b4>)
 801a106:	f002 fe4d 	bl	801cda4 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801a10a:	2000      	movs	r0, #0
 801a10c:	f000 fff8 	bl	801b100 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801a110:	f002 f85a 	bl	801c1c8 <RFW_Is_LongPacketModeEnabled>
 801a114:	4603      	mov	r3, r0
 801a116:	2b01      	cmp	r3, #1
 801a118:	d101      	bne.n	801a11e <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801a11a:	f002 f87e 	bl	801c21a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801a11e:	4b6f      	ldr	r3, [pc, #444]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a120:	681b      	ldr	r3, [r3, #0]
 801a122:	2b00      	cmp	r3, #0
 801a124:	f000 817a 	beq.w	801a41c <RadioIrqProcess+0x3f8>
 801a128:	4b6c      	ldr	r3, [pc, #432]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a12a:	681b      	ldr	r3, [r3, #0]
 801a12c:	681b      	ldr	r3, [r3, #0]
 801a12e:	2b00      	cmp	r3, #0
 801a130:	f000 8174 	beq.w	801a41c <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 801a134:	4b69      	ldr	r3, [pc, #420]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a136:	681b      	ldr	r3, [r3, #0]
 801a138:	681b      	ldr	r3, [r3, #0]
 801a13a:	4798      	blx	r3
        break;
 801a13c:	e16e      	b.n	801a41c <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801a13e:	4868      	ldr	r0, [pc, #416]	; (801a2e0 <RadioIrqProcess+0x2bc>)
 801a140:	f002 fe30 	bl	801cda4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a144:	4b63      	ldr	r3, [pc, #396]	; (801a2d4 <RadioIrqProcess+0x2b0>)
 801a146:	785b      	ldrb	r3, [r3, #1]
 801a148:	f083 0301 	eor.w	r3, r3, #1
 801a14c:	b2db      	uxtb	r3, r3
 801a14e:	2b00      	cmp	r3, #0
 801a150:	d014      	beq.n	801a17c <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801a152:	2000      	movs	r0, #0
 801a154:	f000 ffd4 	bl	801b100 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801a158:	2100      	movs	r1, #0
 801a15a:	f640 1002 	movw	r0, #2306	; 0x902
 801a15e:	f001 fd4f 	bl	801bc00 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801a162:	f640 1044 	movw	r0, #2372	; 0x944
 801a166:	f001 fd5f 	bl	801bc28 <SUBGRF_ReadRegister>
 801a16a:	4603      	mov	r3, r0
 801a16c:	f043 0302 	orr.w	r3, r3, #2
 801a170:	b2db      	uxtb	r3, r3
 801a172:	4619      	mov	r1, r3
 801a174:	f640 1044 	movw	r0, #2372	; 0x944
 801a178:	f001 fd42 	bl	801bc00 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801a17c:	1dfb      	adds	r3, r7, #7
 801a17e:	22ff      	movs	r2, #255	; 0xff
 801a180:	4619      	mov	r1, r3
 801a182:	4858      	ldr	r0, [pc, #352]	; (801a2e4 <RadioIrqProcess+0x2c0>)
 801a184:	f000 fe8c 	bl	801aea0 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801a188:	4857      	ldr	r0, [pc, #348]	; (801a2e8 <RadioIrqProcess+0x2c4>)
 801a18a:	f001 fce7 	bl	801bb5c <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801a18e:	4b53      	ldr	r3, [pc, #332]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a190:	681b      	ldr	r3, [r3, #0]
 801a192:	2b00      	cmp	r3, #0
 801a194:	d036      	beq.n	801a204 <RadioIrqProcess+0x1e0>
 801a196:	4b51      	ldr	r3, [pc, #324]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a198:	681b      	ldr	r3, [r3, #0]
 801a19a:	689b      	ldr	r3, [r3, #8]
 801a19c:	2b00      	cmp	r3, #0
 801a19e:	d031      	beq.n	801a204 <RadioIrqProcess+0x1e0>
            switch( SubgRf.PacketStatus.packetType )
 801a1a0:	4b4c      	ldr	r3, [pc, #304]	; (801a2d4 <RadioIrqProcess+0x2b0>)
 801a1a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a1a6:	2b01      	cmp	r3, #1
 801a1a8:	d10e      	bne.n	801a1c8 <RadioIrqProcess+0x1a4>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801a1aa:	4b4c      	ldr	r3, [pc, #304]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a1ac:	681b      	ldr	r3, [r3, #0]
 801a1ae:	689c      	ldr	r4, [r3, #8]
 801a1b0:	79fb      	ldrb	r3, [r7, #7]
 801a1b2:	b299      	uxth	r1, r3
 801a1b4:	4b47      	ldr	r3, [pc, #284]	; (801a2d4 <RadioIrqProcess+0x2b0>)
 801a1b6:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801a1ba:	b21a      	sxth	r2, r3
 801a1bc:	4b45      	ldr	r3, [pc, #276]	; (801a2d4 <RadioIrqProcess+0x2b0>)
 801a1be:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801a1c2:	4848      	ldr	r0, [pc, #288]	; (801a2e4 <RadioIrqProcess+0x2c0>)
 801a1c4:	47a0      	blx	r4
                break;
 801a1c6:	e01e      	b.n	801a206 <RadioIrqProcess+0x1e2>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801a1c8:	4b42      	ldr	r3, [pc, #264]	; (801a2d4 <RadioIrqProcess+0x2b0>)
 801a1ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a1cc:	463a      	mov	r2, r7
 801a1ce:	4611      	mov	r1, r2
 801a1d0:	4618      	mov	r0, r3
 801a1d2:	f001 ff47 	bl	801c064 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 801a1d6:	4b41      	ldr	r3, [pc, #260]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a1d8:	681b      	ldr	r3, [r3, #0]
 801a1da:	689c      	ldr	r4, [r3, #8]
 801a1dc:	79fb      	ldrb	r3, [r7, #7]
 801a1de:	b299      	uxth	r1, r3
 801a1e0:	4b3c      	ldr	r3, [pc, #240]	; (801a2d4 <RadioIrqProcess+0x2b0>)
 801a1e2:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801a1e6:	b218      	sxth	r0, r3
 801a1e8:	683b      	ldr	r3, [r7, #0]
 801a1ea:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801a1ee:	4a3f      	ldr	r2, [pc, #252]	; (801a2ec <RadioIrqProcess+0x2c8>)
 801a1f0:	fb82 c203 	smull	ip, r2, r2, r3
 801a1f4:	1192      	asrs	r2, r2, #6
 801a1f6:	17db      	asrs	r3, r3, #31
 801a1f8:	1ad3      	subs	r3, r2, r3
 801a1fa:	b25b      	sxtb	r3, r3
 801a1fc:	4602      	mov	r2, r0
 801a1fe:	4839      	ldr	r0, [pc, #228]	; (801a2e4 <RadioIrqProcess+0x2c0>)
 801a200:	47a0      	blx	r4
                break;
 801a202:	e000      	b.n	801a206 <RadioIrqProcess+0x1e2>
        }
 801a204:	bf00      	nop
        break;
 801a206:	e118      	b.n	801a43a <RadioIrqProcess+0x416>
        SUBGRF_SetStandby( STDBY_RC );
 801a208:	2000      	movs	r0, #0
 801a20a:	f000 ff79 	bl	801b100 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801a20e:	4b33      	ldr	r3, [pc, #204]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a210:	681b      	ldr	r3, [r3, #0]
 801a212:	2b00      	cmp	r3, #0
 801a214:	f000 8104 	beq.w	801a420 <RadioIrqProcess+0x3fc>
 801a218:	4b30      	ldr	r3, [pc, #192]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a21a:	681b      	ldr	r3, [r3, #0]
 801a21c:	699b      	ldr	r3, [r3, #24]
 801a21e:	2b00      	cmp	r3, #0
 801a220:	f000 80fe 	beq.w	801a420 <RadioIrqProcess+0x3fc>
            RadioEvents->CadDone( false );
 801a224:	4b2d      	ldr	r3, [pc, #180]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a226:	681b      	ldr	r3, [r3, #0]
 801a228:	699b      	ldr	r3, [r3, #24]
 801a22a:	2000      	movs	r0, #0
 801a22c:	4798      	blx	r3
        break;
 801a22e:	e0f7      	b.n	801a420 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801a230:	2000      	movs	r0, #0
 801a232:	f000 ff65 	bl	801b100 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801a236:	4b29      	ldr	r3, [pc, #164]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a238:	681b      	ldr	r3, [r3, #0]
 801a23a:	2b00      	cmp	r3, #0
 801a23c:	f000 80f2 	beq.w	801a424 <RadioIrqProcess+0x400>
 801a240:	4b26      	ldr	r3, [pc, #152]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a242:	681b      	ldr	r3, [r3, #0]
 801a244:	699b      	ldr	r3, [r3, #24]
 801a246:	2b00      	cmp	r3, #0
 801a248:	f000 80ec 	beq.w	801a424 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( true );
 801a24c:	4b23      	ldr	r3, [pc, #140]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a24e:	681b      	ldr	r3, [r3, #0]
 801a250:	699b      	ldr	r3, [r3, #24]
 801a252:	2001      	movs	r0, #1
 801a254:	4798      	blx	r3
        break;
 801a256:	e0e5      	b.n	801a424 <RadioIrqProcess+0x400>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801a258:	4b25      	ldr	r3, [pc, #148]	; (801a2f0 <RadioIrqProcess+0x2cc>)
 801a25a:	2201      	movs	r2, #1
 801a25c:	2100      	movs	r1, #0
 801a25e:	2002      	movs	r0, #2
 801a260:	f002 ffaa 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801a264:	f000 fe02 	bl	801ae6c <SUBGRF_GetOperatingMode>
 801a268:	4603      	mov	r3, r0
 801a26a:	2b04      	cmp	r3, #4
 801a26c:	d115      	bne.n	801a29a <RadioIrqProcess+0x276>
            TimerStop( &TxTimeoutTimer );
 801a26e:	481a      	ldr	r0, [pc, #104]	; (801a2d8 <RadioIrqProcess+0x2b4>)
 801a270:	f002 fd98 	bl	801cda4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801a274:	2000      	movs	r0, #0
 801a276:	f000 ff43 	bl	801b100 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801a27a:	4b18      	ldr	r3, [pc, #96]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a27c:	681b      	ldr	r3, [r3, #0]
 801a27e:	2b00      	cmp	r3, #0
 801a280:	f000 80d2 	beq.w	801a428 <RadioIrqProcess+0x404>
 801a284:	4b15      	ldr	r3, [pc, #84]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a286:	681b      	ldr	r3, [r3, #0]
 801a288:	685b      	ldr	r3, [r3, #4]
 801a28a:	2b00      	cmp	r3, #0
 801a28c:	f000 80cc 	beq.w	801a428 <RadioIrqProcess+0x404>
                RadioEvents->TxTimeout( );
 801a290:	4b12      	ldr	r3, [pc, #72]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a292:	681b      	ldr	r3, [r3, #0]
 801a294:	685b      	ldr	r3, [r3, #4]
 801a296:	4798      	blx	r3
        break;
 801a298:	e0c6      	b.n	801a428 <RadioIrqProcess+0x404>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801a29a:	f000 fde7 	bl	801ae6c <SUBGRF_GetOperatingMode>
 801a29e:	4603      	mov	r3, r0
 801a2a0:	2b05      	cmp	r3, #5
 801a2a2:	f040 80c1 	bne.w	801a428 <RadioIrqProcess+0x404>
            TimerStop( &RxTimeoutTimer );
 801a2a6:	480e      	ldr	r0, [pc, #56]	; (801a2e0 <RadioIrqProcess+0x2bc>)
 801a2a8:	f002 fd7c 	bl	801cda4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801a2ac:	2000      	movs	r0, #0
 801a2ae:	f000 ff27 	bl	801b100 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a2b2:	4b0a      	ldr	r3, [pc, #40]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a2b4:	681b      	ldr	r3, [r3, #0]
 801a2b6:	2b00      	cmp	r3, #0
 801a2b8:	f000 80b6 	beq.w	801a428 <RadioIrqProcess+0x404>
 801a2bc:	4b07      	ldr	r3, [pc, #28]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a2be:	681b      	ldr	r3, [r3, #0]
 801a2c0:	68db      	ldr	r3, [r3, #12]
 801a2c2:	2b00      	cmp	r3, #0
 801a2c4:	f000 80b0 	beq.w	801a428 <RadioIrqProcess+0x404>
                RadioEvents->RxTimeout( );
 801a2c8:	4b04      	ldr	r3, [pc, #16]	; (801a2dc <RadioIrqProcess+0x2b8>)
 801a2ca:	681b      	ldr	r3, [r3, #0]
 801a2cc:	68db      	ldr	r3, [r3, #12]
 801a2ce:	4798      	blx	r3
        break;
 801a2d0:	e0aa      	b.n	801a428 <RadioIrqProcess+0x404>
 801a2d2:	bf00      	nop
 801a2d4:	20001ba8 	.word	0x20001ba8
 801a2d8:	20001c04 	.word	0x20001c04
 801a2dc:	20001ba4 	.word	0x20001ba4
 801a2e0:	20001c1c 	.word	0x20001c1c
 801a2e4:	20001aa4 	.word	0x20001aa4
 801a2e8:	20001bcc 	.word	0x20001bcc
 801a2ec:	10624dd3 	.word	0x10624dd3
 801a2f0:	0801e974 	.word	0x0801e974
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801a2f4:	4b53      	ldr	r3, [pc, #332]	; (801a444 <RadioIrqProcess+0x420>)
 801a2f6:	2201      	movs	r2, #1
 801a2f8:	2100      	movs	r1, #0
 801a2fa:	2002      	movs	r0, #2
 801a2fc:	f002 ff5c 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801a300:	4b51      	ldr	r3, [pc, #324]	; (801a448 <RadioIrqProcess+0x424>)
 801a302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a304:	2b00      	cmp	r3, #0
 801a306:	f000 8091 	beq.w	801a42c <RadioIrqProcess+0x408>
          Radio.Write(SUBGHZ_RTCPRDR2, (SubgRf.RxDcPreambleDetectTimeout>>16)&0xFF); /*Update Radio RTC Period MSB*/
 801a30a:	4a50      	ldr	r2, [pc, #320]	; (801a44c <RadioIrqProcess+0x428>)
 801a30c:	4b4e      	ldr	r3, [pc, #312]	; (801a448 <RadioIrqProcess+0x424>)
 801a30e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a310:	0c1b      	lsrs	r3, r3, #16
 801a312:	b2db      	uxtb	r3, r3
 801a314:	4619      	mov	r1, r3
 801a316:	f640 1003 	movw	r0, #2307	; 0x903
 801a31a:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR1, (SubgRf.RxDcPreambleDetectTimeout>>8)&0xFF); /*Update Radio RTC Period MidByte*/
 801a31c:	4a4b      	ldr	r2, [pc, #300]	; (801a44c <RadioIrqProcess+0x428>)
 801a31e:	4b4a      	ldr	r3, [pc, #296]	; (801a448 <RadioIrqProcess+0x424>)
 801a320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a322:	0a1b      	lsrs	r3, r3, #8
 801a324:	b2db      	uxtb	r3, r3
 801a326:	4619      	mov	r1, r3
 801a328:	f640 1004 	movw	r0, #2308	; 0x904
 801a32c:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR0, (SubgRf.RxDcPreambleDetectTimeout)&0xFF); /*Update Radio RTC Period lsb*/
 801a32e:	4a47      	ldr	r2, [pc, #284]	; (801a44c <RadioIrqProcess+0x428>)
 801a330:	4b45      	ldr	r3, [pc, #276]	; (801a448 <RadioIrqProcess+0x424>)
 801a332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a334:	b2db      	uxtb	r3, r3
 801a336:	4619      	mov	r1, r3
 801a338:	f640 1005 	movw	r0, #2309	; 0x905
 801a33c:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCCTLR, Radio.Read(SUBGHZ_RTCCTLR)|0x1); /*restart Radio RTC*/
 801a33e:	4c43      	ldr	r4, [pc, #268]	; (801a44c <RadioIrqProcess+0x428>)
 801a340:	4b43      	ldr	r3, [pc, #268]	; (801a450 <RadioIrqProcess+0x42c>)
 801a342:	f640 1002 	movw	r0, #2306	; 0x902
 801a346:	4798      	blx	r3
 801a348:	4603      	mov	r3, r0
 801a34a:	f043 0301 	orr.w	r3, r3, #1
 801a34e:	b2db      	uxtb	r3, r3
 801a350:	4619      	mov	r1, r3
 801a352:	f640 1002 	movw	r0, #2306	; 0x902
 801a356:	47a0      	blx	r4
          SubgRf.RxDcPreambleDetectTimeout = 0;
 801a358:	4b3b      	ldr	r3, [pc, #236]	; (801a448 <RadioIrqProcess+0x424>)
 801a35a:	2200      	movs	r2, #0
 801a35c:	659a      	str	r2, [r3, #88]	; 0x58
          SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801a35e:	2300      	movs	r3, #0
 801a360:	2200      	movs	r2, #0
 801a362:	f240 2162 	movw	r1, #610	; 0x262
 801a366:	f240 2062 	movw	r0, #610	; 0x262
 801a36a:	f001 f899 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
        break;
 801a36e:	e05d      	b.n	801a42c <RadioIrqProcess+0x408>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801a370:	4b38      	ldr	r3, [pc, #224]	; (801a454 <RadioIrqProcess+0x430>)
 801a372:	2201      	movs	r2, #1
 801a374:	2100      	movs	r1, #0
 801a376:	2002      	movs	r0, #2
 801a378:	f002 ff1e 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801a37c:	f001 ff1d 	bl	801c1ba <RFW_Is_Init>
 801a380:	4603      	mov	r3, r0
 801a382:	2b01      	cmp	r3, #1
 801a384:	d154      	bne.n	801a430 <RadioIrqProcess+0x40c>
            RFW_ReceivePayload( );
 801a386:	f001 ff4e 	bl	801c226 <RFW_ReceivePayload>
        break;
 801a38a:	e051      	b.n	801a430 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801a38c:	4b32      	ldr	r3, [pc, #200]	; (801a458 <RadioIrqProcess+0x434>)
 801a38e:	2201      	movs	r2, #1
 801a390:	2100      	movs	r1, #0
 801a392:	2002      	movs	r0, #2
 801a394:	f002 ff10 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a398:	e04f      	b.n	801a43a <RadioIrqProcess+0x416>
        TimerStop( &RxTimeoutTimer );
 801a39a:	4830      	ldr	r0, [pc, #192]	; (801a45c <RadioIrqProcess+0x438>)
 801a39c:	f002 fd02 	bl	801cda4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a3a0:	4b29      	ldr	r3, [pc, #164]	; (801a448 <RadioIrqProcess+0x424>)
 801a3a2:	785b      	ldrb	r3, [r3, #1]
 801a3a4:	f083 0301 	eor.w	r3, r3, #1
 801a3a8:	b2db      	uxtb	r3, r3
 801a3aa:	2b00      	cmp	r3, #0
 801a3ac:	d002      	beq.n	801a3b4 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801a3ae:	2000      	movs	r0, #0
 801a3b0:	f000 fea6 	bl	801b100 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a3b4:	4b2a      	ldr	r3, [pc, #168]	; (801a460 <RadioIrqProcess+0x43c>)
 801a3b6:	681b      	ldr	r3, [r3, #0]
 801a3b8:	2b00      	cmp	r3, #0
 801a3ba:	d03b      	beq.n	801a434 <RadioIrqProcess+0x410>
 801a3bc:	4b28      	ldr	r3, [pc, #160]	; (801a460 <RadioIrqProcess+0x43c>)
 801a3be:	681b      	ldr	r3, [r3, #0]
 801a3c0:	68db      	ldr	r3, [r3, #12]
 801a3c2:	2b00      	cmp	r3, #0
 801a3c4:	d036      	beq.n	801a434 <RadioIrqProcess+0x410>
            RadioEvents->RxTimeout( );
 801a3c6:	4b26      	ldr	r3, [pc, #152]	; (801a460 <RadioIrqProcess+0x43c>)
 801a3c8:	681b      	ldr	r3, [r3, #0]
 801a3ca:	68db      	ldr	r3, [r3, #12]
 801a3cc:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801a3ce:	4b25      	ldr	r3, [pc, #148]	; (801a464 <RadioIrqProcess+0x440>)
 801a3d0:	2201      	movs	r2, #1
 801a3d2:	2100      	movs	r1, #0
 801a3d4:	2002      	movs	r0, #2
 801a3d6:	f002 feef 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a3da:	e02b      	b.n	801a434 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801a3dc:	4b22      	ldr	r3, [pc, #136]	; (801a468 <RadioIrqProcess+0x444>)
 801a3de:	2201      	movs	r2, #1
 801a3e0:	2100      	movs	r1, #0
 801a3e2:	2002      	movs	r0, #2
 801a3e4:	f002 fee8 	bl	801d1b8 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801a3e8:	4b17      	ldr	r3, [pc, #92]	; (801a448 <RadioIrqProcess+0x424>)
 801a3ea:	785b      	ldrb	r3, [r3, #1]
 801a3ec:	f083 0301 	eor.w	r3, r3, #1
 801a3f0:	b2db      	uxtb	r3, r3
 801a3f2:	2b00      	cmp	r3, #0
 801a3f4:	d002      	beq.n	801a3fc <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801a3f6:	2000      	movs	r0, #0
 801a3f8:	f000 fe82 	bl	801b100 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801a3fc:	4b18      	ldr	r3, [pc, #96]	; (801a460 <RadioIrqProcess+0x43c>)
 801a3fe:	681b      	ldr	r3, [r3, #0]
 801a400:	2b00      	cmp	r3, #0
 801a402:	d019      	beq.n	801a438 <RadioIrqProcess+0x414>
 801a404:	4b16      	ldr	r3, [pc, #88]	; (801a460 <RadioIrqProcess+0x43c>)
 801a406:	681b      	ldr	r3, [r3, #0]
 801a408:	691b      	ldr	r3, [r3, #16]
 801a40a:	2b00      	cmp	r3, #0
 801a40c:	d014      	beq.n	801a438 <RadioIrqProcess+0x414>
            RadioEvents->RxError( );
 801a40e:	4b14      	ldr	r3, [pc, #80]	; (801a460 <RadioIrqProcess+0x43c>)
 801a410:	681b      	ldr	r3, [r3, #0]
 801a412:	691b      	ldr	r3, [r3, #16]
 801a414:	4798      	blx	r3
        break;
 801a416:	e00f      	b.n	801a438 <RadioIrqProcess+0x414>
        break;
 801a418:	bf00      	nop
 801a41a:	e00e      	b.n	801a43a <RadioIrqProcess+0x416>
        break;
 801a41c:	bf00      	nop
 801a41e:	e00c      	b.n	801a43a <RadioIrqProcess+0x416>
        break;
 801a420:	bf00      	nop
 801a422:	e00a      	b.n	801a43a <RadioIrqProcess+0x416>
        break;
 801a424:	bf00      	nop
 801a426:	e008      	b.n	801a43a <RadioIrqProcess+0x416>
        break;
 801a428:	bf00      	nop
 801a42a:	e006      	b.n	801a43a <RadioIrqProcess+0x416>
        break;
 801a42c:	bf00      	nop
 801a42e:	e004      	b.n	801a43a <RadioIrqProcess+0x416>
        break;
 801a430:	bf00      	nop
 801a432:	e002      	b.n	801a43a <RadioIrqProcess+0x416>
        break;
 801a434:	bf00      	nop
 801a436:	e000      	b.n	801a43a <RadioIrqProcess+0x416>
        break;
 801a438:	bf00      	nop
    }
}
 801a43a:	bf00      	nop
 801a43c:	370c      	adds	r7, #12
 801a43e:	46bd      	mov	sp, r7
 801a440:	bd90      	pop	{r4, r7, pc}
 801a442:	bf00      	nop
 801a444:	0801e988 	.word	0x0801e988
 801a448:	20001ba8 	.word	0x20001ba8
 801a44c:	08019e33 	.word	0x08019e33
 801a450:	08019e57 	.word	0x08019e57
 801a454:	0801e994 	.word	0x0801e994
 801a458:	0801e9a0 	.word	0x0801e9a0
 801a45c:	20001c1c 	.word	0x20001c1c
 801a460:	20001ba4 	.word	0x20001ba4
 801a464:	0801e9ac 	.word	0x0801e9ac
 801a468:	0801e9b8 	.word	0x0801e9b8

0801a46c <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801a46c:	b580      	push	{r7, lr}
 801a46e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801a470:	4b09      	ldr	r3, [pc, #36]	; (801a498 <RadioTxPrbs+0x2c>)
 801a472:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801a476:	2101      	movs	r1, #1
 801a478:	4618      	mov	r0, r3
 801a47a:	f001 fcb5 	bl	801bde8 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801a47e:	4b07      	ldr	r3, [pc, #28]	; (801a49c <RadioTxPrbs+0x30>)
 801a480:	212d      	movs	r1, #45	; 0x2d
 801a482:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801a486:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801a488:	f000 fefd 	bl	801b286 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801a48c:	4804      	ldr	r0, [pc, #16]	; (801a4a0 <RadioTxPrbs+0x34>)
 801a48e:	f000 fe53 	bl	801b138 <SUBGRF_SetTx>
}
 801a492:	bf00      	nop
 801a494:	bd80      	pop	{r7, pc}
 801a496:	bf00      	nop
 801a498:	20001ba8 	.word	0x20001ba8
 801a49c:	08019e33 	.word	0x08019e33
 801a4a0:	000fffff 	.word	0x000fffff

0801a4a4 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801a4a4:	b580      	push	{r7, lr}
 801a4a6:	b084      	sub	sp, #16
 801a4a8:	af00      	add	r7, sp, #0
 801a4aa:	4603      	mov	r3, r0
 801a4ac:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801a4ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a4b2:	4618      	mov	r0, r3
 801a4b4:	f001 fcc0 	bl	801be38 <SUBGRF_SetRfTxPower>
 801a4b8:	4603      	mov	r3, r0
 801a4ba:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801a4bc:	7bfb      	ldrb	r3, [r7, #15]
 801a4be:	2101      	movs	r1, #1
 801a4c0:	4618      	mov	r0, r3
 801a4c2:	f001 fc91 	bl	801bde8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801a4c6:	f000 fed5 	bl	801b274 <SUBGRF_SetTxContinuousWave>
}
 801a4ca:	bf00      	nop
 801a4cc:	3710      	adds	r7, #16
 801a4ce:	46bd      	mov	sp, r7
 801a4d0:	bd80      	pop	{r7, pc}

0801a4d2 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801a4d2:	b480      	push	{r7}
 801a4d4:	b089      	sub	sp, #36	; 0x24
 801a4d6:	af00      	add	r7, sp, #0
 801a4d8:	60f8      	str	r0, [r7, #12]
 801a4da:	60b9      	str	r1, [r7, #8]
 801a4dc:	4613      	mov	r3, r2
 801a4de:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801a4e0:	2300      	movs	r3, #0
 801a4e2:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801a4e4:	2300      	movs	r3, #0
 801a4e6:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801a4e8:	2300      	movs	r3, #0
 801a4ea:	61bb      	str	r3, [r7, #24]
 801a4ec:	e011      	b.n	801a512 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801a4ee:	69bb      	ldr	r3, [r7, #24]
 801a4f0:	68ba      	ldr	r2, [r7, #8]
 801a4f2:	4413      	add	r3, r2
 801a4f4:	781a      	ldrb	r2, [r3, #0]
 801a4f6:	69bb      	ldr	r3, [r7, #24]
 801a4f8:	68b9      	ldr	r1, [r7, #8]
 801a4fa:	440b      	add	r3, r1
 801a4fc:	43d2      	mvns	r2, r2
 801a4fe:	b2d2      	uxtb	r2, r2
 801a500:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801a502:	69bb      	ldr	r3, [r7, #24]
 801a504:	68fa      	ldr	r2, [r7, #12]
 801a506:	4413      	add	r3, r2
 801a508:	2200      	movs	r2, #0
 801a50a:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801a50c:	69bb      	ldr	r3, [r7, #24]
 801a50e:	3301      	adds	r3, #1
 801a510:	61bb      	str	r3, [r7, #24]
 801a512:	79fb      	ldrb	r3, [r7, #7]
 801a514:	69ba      	ldr	r2, [r7, #24]
 801a516:	429a      	cmp	r2, r3
 801a518:	dbe9      	blt.n	801a4ee <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801a51a:	2300      	movs	r3, #0
 801a51c:	61bb      	str	r3, [r7, #24]
 801a51e:	e049      	b.n	801a5b4 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801a520:	69bb      	ldr	r3, [r7, #24]
 801a522:	425a      	negs	r2, r3
 801a524:	f003 0307 	and.w	r3, r3, #7
 801a528:	f002 0207 	and.w	r2, r2, #7
 801a52c:	bf58      	it	pl
 801a52e:	4253      	negpl	r3, r2
 801a530:	b2db      	uxtb	r3, r3
 801a532:	f1c3 0307 	rsb	r3, r3, #7
 801a536:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801a538:	69bb      	ldr	r3, [r7, #24]
 801a53a:	2b00      	cmp	r3, #0
 801a53c:	da00      	bge.n	801a540 <payload_integration+0x6e>
 801a53e:	3307      	adds	r3, #7
 801a540:	10db      	asrs	r3, r3, #3
 801a542:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801a544:	69bb      	ldr	r3, [r7, #24]
 801a546:	3301      	adds	r3, #1
 801a548:	425a      	negs	r2, r3
 801a54a:	f003 0307 	and.w	r3, r3, #7
 801a54e:	f002 0207 	and.w	r2, r2, #7
 801a552:	bf58      	it	pl
 801a554:	4253      	negpl	r3, r2
 801a556:	b2db      	uxtb	r3, r3
 801a558:	f1c3 0307 	rsb	r3, r3, #7
 801a55c:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801a55e:	69bb      	ldr	r3, [r7, #24]
 801a560:	3301      	adds	r3, #1
 801a562:	2b00      	cmp	r3, #0
 801a564:	da00      	bge.n	801a568 <payload_integration+0x96>
 801a566:	3307      	adds	r3, #7
 801a568:	10db      	asrs	r3, r3, #3
 801a56a:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801a56c:	7dbb      	ldrb	r3, [r7, #22]
 801a56e:	68ba      	ldr	r2, [r7, #8]
 801a570:	4413      	add	r3, r2
 801a572:	781b      	ldrb	r3, [r3, #0]
 801a574:	461a      	mov	r2, r3
 801a576:	7dfb      	ldrb	r3, [r7, #23]
 801a578:	fa42 f303 	asr.w	r3, r2, r3
 801a57c:	b2db      	uxtb	r3, r3
 801a57e:	f003 0301 	and.w	r3, r3, #1
 801a582:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801a584:	7ffa      	ldrb	r2, [r7, #31]
 801a586:	7cfb      	ldrb	r3, [r7, #19]
 801a588:	4053      	eors	r3, r2
 801a58a:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801a58c:	7d3b      	ldrb	r3, [r7, #20]
 801a58e:	68fa      	ldr	r2, [r7, #12]
 801a590:	4413      	add	r3, r2
 801a592:	781b      	ldrb	r3, [r3, #0]
 801a594:	b25a      	sxtb	r2, r3
 801a596:	7ff9      	ldrb	r1, [r7, #31]
 801a598:	7d7b      	ldrb	r3, [r7, #21]
 801a59a:	fa01 f303 	lsl.w	r3, r1, r3
 801a59e:	b25b      	sxtb	r3, r3
 801a5a0:	4313      	orrs	r3, r2
 801a5a2:	b259      	sxtb	r1, r3
 801a5a4:	7d3b      	ldrb	r3, [r7, #20]
 801a5a6:	68fa      	ldr	r2, [r7, #12]
 801a5a8:	4413      	add	r3, r2
 801a5aa:	b2ca      	uxtb	r2, r1
 801a5ac:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801a5ae:	69bb      	ldr	r3, [r7, #24]
 801a5b0:	3301      	adds	r3, #1
 801a5b2:	61bb      	str	r3, [r7, #24]
 801a5b4:	79fb      	ldrb	r3, [r7, #7]
 801a5b6:	00db      	lsls	r3, r3, #3
 801a5b8:	69ba      	ldr	r2, [r7, #24]
 801a5ba:	429a      	cmp	r2, r3
 801a5bc:	dbb0      	blt.n	801a520 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801a5be:	7ffb      	ldrb	r3, [r7, #31]
 801a5c0:	01db      	lsls	r3, r3, #7
 801a5c2:	b25a      	sxtb	r2, r3
 801a5c4:	7ffb      	ldrb	r3, [r7, #31]
 801a5c6:	019b      	lsls	r3, r3, #6
 801a5c8:	b25b      	sxtb	r3, r3
 801a5ca:	4313      	orrs	r3, r2
 801a5cc:	b25b      	sxtb	r3, r3
 801a5ce:	7ffa      	ldrb	r2, [r7, #31]
 801a5d0:	2a00      	cmp	r2, #0
 801a5d2:	d101      	bne.n	801a5d8 <payload_integration+0x106>
 801a5d4:	2220      	movs	r2, #32
 801a5d6:	e000      	b.n	801a5da <payload_integration+0x108>
 801a5d8:	2200      	movs	r2, #0
 801a5da:	4313      	orrs	r3, r2
 801a5dc:	b259      	sxtb	r1, r3
 801a5de:	79fb      	ldrb	r3, [r7, #7]
 801a5e0:	68fa      	ldr	r2, [r7, #12]
 801a5e2:	4413      	add	r3, r2
 801a5e4:	b2ca      	uxtb	r2, r1
 801a5e6:	701a      	strb	r2, [r3, #0]
}
 801a5e8:	bf00      	nop
 801a5ea:	3724      	adds	r7, #36	; 0x24
 801a5ec:	46bd      	mov	sp, r7
 801a5ee:	bc80      	pop	{r7}
 801a5f0:	4770      	bx	lr
	...

0801a5f4 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 801a5f4:	b580      	push	{r7, lr}
 801a5f6:	b08c      	sub	sp, #48	; 0x30
 801a5f8:	af00      	add	r7, sp, #0
 801a5fa:	60b9      	str	r1, [r7, #8]
 801a5fc:	607a      	str	r2, [r7, #4]
 801a5fe:	603b      	str	r3, [r7, #0]
 801a600:	4603      	mov	r3, r0
 801a602:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801a604:	2300      	movs	r3, #0
 801a606:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t syncword[8] = {0};
 801a608:	2300      	movs	r3, #0
 801a60a:	623b      	str	r3, [r7, #32]
 801a60c:	2300      	movs	r3, #0
 801a60e:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a610:	f001 fdcd 	bl	801c1ae <RFW_DeInit>

    if( rxContinuous != 0 )
 801a614:	687b      	ldr	r3, [r7, #4]
 801a616:	2b00      	cmp	r3, #0
 801a618:	d001      	beq.n	801a61e <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801a61a:	2300      	movs	r3, #0
 801a61c:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801a61e:	687b      	ldr	r3, [r7, #4]
 801a620:	2b00      	cmp	r3, #0
 801a622:	bf14      	ite	ne
 801a624:	2301      	movne	r3, #1
 801a626:	2300      	moveq	r3, #0
 801a628:	b2da      	uxtb	r2, r3
 801a62a:	4ba3      	ldr	r3, [pc, #652]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a62c:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801a62e:	7bfb      	ldrb	r3, [r7, #15]
 801a630:	2b00      	cmp	r3, #0
 801a632:	d003      	beq.n	801a63c <RadioSetRxGenericConfig+0x48>
 801a634:	2b01      	cmp	r3, #1
 801a636:	f000 80dc 	beq.w	801a7f2 <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801a63a:	e194      	b.n	801a966 <RadioSetRxGenericConfig+0x372>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801a63c:	68bb      	ldr	r3, [r7, #8]
 801a63e:	689b      	ldr	r3, [r3, #8]
 801a640:	2b00      	cmp	r3, #0
 801a642:	d003      	beq.n	801a64c <RadioSetRxGenericConfig+0x58>
 801a644:	68bb      	ldr	r3, [r7, #8]
 801a646:	68db      	ldr	r3, [r3, #12]
 801a648:	2b00      	cmp	r3, #0
 801a64a:	d102      	bne.n	801a652 <RadioSetRxGenericConfig+0x5e>
            return -1;
 801a64c:	f04f 33ff 	mov.w	r3, #4294967295
 801a650:	e18a      	b.n	801a968 <RadioSetRxGenericConfig+0x374>
        if( config->fsk.SyncWordLength > 8 )
 801a652:	68bb      	ldr	r3, [r7, #8]
 801a654:	7f9b      	ldrb	r3, [r3, #30]
 801a656:	2b08      	cmp	r3, #8
 801a658:	d902      	bls.n	801a660 <RadioSetRxGenericConfig+0x6c>
            return -1;
 801a65a:	f04f 33ff 	mov.w	r3, #4294967295
 801a65e:	e183      	b.n	801a968 <RadioSetRxGenericConfig+0x374>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801a660:	68bb      	ldr	r3, [r7, #8]
 801a662:	6919      	ldr	r1, [r3, #16]
 801a664:	68bb      	ldr	r3, [r7, #8]
 801a666:	7f9b      	ldrb	r3, [r3, #30]
 801a668:	b29a      	uxth	r2, r3
 801a66a:	f107 0320 	add.w	r3, r7, #32
 801a66e:	4618      	mov	r0, r3
 801a670:	f001 fe5a 	bl	801c328 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a674:	68bb      	ldr	r3, [r7, #8]
 801a676:	681b      	ldr	r3, [r3, #0]
 801a678:	2b00      	cmp	r3, #0
 801a67a:	bf14      	ite	ne
 801a67c:	2301      	movne	r3, #1
 801a67e:	2300      	moveq	r3, #0
 801a680:	b2db      	uxtb	r3, r3
 801a682:	4618      	mov	r0, r3
 801a684:	f000 fe08 	bl	801b298 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a688:	4b8b      	ldr	r3, [pc, #556]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a68a:	2200      	movs	r2, #0
 801a68c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a690:	68bb      	ldr	r3, [r7, #8]
 801a692:	689b      	ldr	r3, [r3, #8]
 801a694:	4a88      	ldr	r2, [pc, #544]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a696:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801a698:	68bb      	ldr	r3, [r7, #8]
 801a69a:	f893 2020 	ldrb.w	r2, [r3, #32]
 801a69e:	4b86      	ldr	r3, [pc, #536]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a6a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801a6a4:	68bb      	ldr	r3, [r7, #8]
 801a6a6:	685b      	ldr	r3, [r3, #4]
 801a6a8:	4618      	mov	r0, r3
 801a6aa:	f001 fcb3 	bl	801c014 <SUBGRF_GetFskBandwidthRegValue>
 801a6ae:	4603      	mov	r3, r0
 801a6b0:	461a      	mov	r2, r3
 801a6b2:	4b81      	ldr	r3, [pc, #516]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a6b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a6b8:	4b7f      	ldr	r3, [pc, #508]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a6ba:	2200      	movs	r2, #0
 801a6bc:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801a6be:	68bb      	ldr	r3, [r7, #8]
 801a6c0:	68db      	ldr	r3, [r3, #12]
 801a6c2:	b29b      	uxth	r3, r3
 801a6c4:	00db      	lsls	r3, r3, #3
 801a6c6:	b29a      	uxth	r2, r3
 801a6c8:	4b7b      	ldr	r3, [pc, #492]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a6ca:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801a6cc:	68bb      	ldr	r3, [r7, #8]
 801a6ce:	7fda      	ldrb	r2, [r3, #31]
 801a6d0:	4b79      	ldr	r3, [pc, #484]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a6d2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a6d4:	68bb      	ldr	r3, [r7, #8]
 801a6d6:	7f9b      	ldrb	r3, [r3, #30]
 801a6d8:	00db      	lsls	r3, r3, #3
 801a6da:	b2da      	uxtb	r2, r3
 801a6dc:	4b76      	ldr	r3, [pc, #472]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a6de:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801a6e0:	68bb      	ldr	r3, [r7, #8]
 801a6e2:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 801a6e6:	4b74      	ldr	r3, [pc, #464]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a6e8:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801a6ea:	68bb      	ldr	r3, [r7, #8]
 801a6ec:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	d105      	bne.n	801a700 <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801a6f4:	68bb      	ldr	r3, [r7, #8]
 801a6f6:	695b      	ldr	r3, [r3, #20]
 801a6f8:	b2da      	uxtb	r2, r3
 801a6fa:	4b6f      	ldr	r3, [pc, #444]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a6fc:	759a      	strb	r2, [r3, #22]
 801a6fe:	e00b      	b.n	801a718 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801a700:	68bb      	ldr	r3, [r7, #8]
 801a702:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801a706:	2b02      	cmp	r3, #2
 801a708:	d103      	bne.n	801a712 <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a70a:	4b6b      	ldr	r3, [pc, #428]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a70c:	22ff      	movs	r2, #255	; 0xff
 801a70e:	759a      	strb	r2, [r3, #22]
 801a710:	e002      	b.n	801a718 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a712:	4b69      	ldr	r3, [pc, #420]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a714:	22ff      	movs	r2, #255	; 0xff
 801a716:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a718:	68bb      	ldr	r3, [r7, #8]
 801a71a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a71e:	2b02      	cmp	r3, #2
 801a720:	d004      	beq.n	801a72c <RadioSetRxGenericConfig+0x138>
 801a722:	68bb      	ldr	r3, [r7, #8]
 801a724:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801a728:	2b02      	cmp	r3, #2
 801a72a:	d12d      	bne.n	801a788 <RadioSetRxGenericConfig+0x194>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a72c:	68bb      	ldr	r3, [r7, #8]
 801a72e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a732:	2bf1      	cmp	r3, #241	; 0xf1
 801a734:	d00c      	beq.n	801a750 <RadioSetRxGenericConfig+0x15c>
 801a736:	68bb      	ldr	r3, [r7, #8]
 801a738:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a73c:	2bf2      	cmp	r3, #242	; 0xf2
 801a73e:	d007      	beq.n	801a750 <RadioSetRxGenericConfig+0x15c>
 801a740:	68bb      	ldr	r3, [r7, #8]
 801a742:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a746:	2b01      	cmp	r3, #1
 801a748:	d002      	beq.n	801a750 <RadioSetRxGenericConfig+0x15c>
            return -1;
 801a74a:	f04f 33ff 	mov.w	r3, #4294967295
 801a74e:	e10b      	b.n	801a968 <RadioSetRxGenericConfig+0x374>
          ConfigGeneric.rtx = CONFIG_RX;
 801a750:	2300      	movs	r3, #0
 801a752:	773b      	strb	r3, [r7, #28]
          ConfigGeneric.RxConfig = config;
 801a754:	68bb      	ldr	r3, [r7, #8]
 801a756:	61bb      	str	r3, [r7, #24]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801a758:	4b58      	ldr	r3, [pc, #352]	; (801a8bc <RadioSetRxGenericConfig+0x2c8>)
 801a75a:	6819      	ldr	r1, [r3, #0]
 801a75c:	f107 0314 	add.w	r3, r7, #20
 801a760:	4a57      	ldr	r2, [pc, #348]	; (801a8c0 <RadioSetRxGenericConfig+0x2cc>)
 801a762:	4618      	mov	r0, r3
 801a764:	f001 fd16 	bl	801c194 <RFW_Init>
 801a768:	4603      	mov	r3, r0
 801a76a:	2b00      	cmp	r3, #0
 801a76c:	d002      	beq.n	801a774 <RadioSetRxGenericConfig+0x180>
            return -1;
 801a76e:	f04f 33ff 	mov.w	r3, #4294967295
 801a772:	e0f9      	b.n	801a968 <RadioSetRxGenericConfig+0x374>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a774:	4b50      	ldr	r3, [pc, #320]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a776:	2200      	movs	r2, #0
 801a778:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a77a:	4b4f      	ldr	r3, [pc, #316]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a77c:	2201      	movs	r2, #1
 801a77e:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a780:	4b4d      	ldr	r3, [pc, #308]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a782:	2200      	movs	r2, #0
 801a784:	755a      	strb	r2, [r3, #21]
        {
 801a786:	e00e      	b.n	801a7a6 <RadioSetRxGenericConfig+0x1b2>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801a788:	68bb      	ldr	r3, [r7, #8]
 801a78a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801a78e:	4b4a      	ldr	r3, [pc, #296]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a790:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801a792:	68bb      	ldr	r3, [r7, #8]
 801a794:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801a798:	4b47      	ldr	r3, [pc, #284]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a79a:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801a79c:	68bb      	ldr	r3, [r7, #8]
 801a79e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801a7a2:	4b45      	ldr	r3, [pc, #276]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a7a4:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801a7a6:	f7ff fa48 	bl	8019c3a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801a7aa:	2000      	movs	r0, #0
 801a7ac:	f7fe fbf2 	bl	8018f94 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a7b0:	4844      	ldr	r0, [pc, #272]	; (801a8c4 <RadioSetRxGenericConfig+0x2d0>)
 801a7b2:	f001 f80b 	bl	801b7cc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a7b6:	4844      	ldr	r0, [pc, #272]	; (801a8c8 <RadioSetRxGenericConfig+0x2d4>)
 801a7b8:	f001 f8da 	bl	801b970 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a7bc:	f107 0320 	add.w	r3, r7, #32
 801a7c0:	4618      	mov	r0, r3
 801a7c2:	f000 fba2 	bl	801af0a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801a7c6:	68bb      	ldr	r3, [r7, #8]
 801a7c8:	8b9b      	ldrh	r3, [r3, #28]
 801a7ca:	4618      	mov	r0, r3
 801a7cc:	f000 fbec 	bl	801afa8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801a7d0:	68bb      	ldr	r3, [r7, #8]
 801a7d2:	8b1b      	ldrh	r3, [r3, #24]
 801a7d4:	4618      	mov	r0, r3
 801a7d6:	f000 fbc7 	bl	801af68 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801a7da:	683b      	ldr	r3, [r7, #0]
 801a7dc:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801a7e0:	fb03 f202 	mul.w	r2, r3, r2
 801a7e4:	68bb      	ldr	r3, [r7, #8]
 801a7e6:	689b      	ldr	r3, [r3, #8]
 801a7e8:	fbb2 f3f3 	udiv	r3, r2, r3
 801a7ec:	4a32      	ldr	r2, [pc, #200]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a7ee:	6093      	str	r3, [r2, #8]
        break;
 801a7f0:	e0b9      	b.n	801a966 <RadioSetRxGenericConfig+0x372>
        if( config->lora.PreambleLen == 0 )
 801a7f2:	68bb      	ldr	r3, [r7, #8]
 801a7f4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 801a7f6:	2b00      	cmp	r3, #0
 801a7f8:	d102      	bne.n	801a800 <RadioSetRxGenericConfig+0x20c>
            return -1;
 801a7fa:	f04f 33ff 	mov.w	r3, #4294967295
 801a7fe:	e0b3      	b.n	801a968 <RadioSetRxGenericConfig+0x374>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801a800:	68bb      	ldr	r3, [r7, #8]
 801a802:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 801a806:	2b01      	cmp	r3, #1
 801a808:	d104      	bne.n	801a814 <RadioSetRxGenericConfig+0x220>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 801a80a:	68bb      	ldr	r3, [r7, #8]
 801a80c:	695b      	ldr	r3, [r3, #20]
 801a80e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801a812:	e002      	b.n	801a81a <RadioSetRxGenericConfig+0x226>
            MaxPayloadLength = 0xFF;
 801a814:	23ff      	movs	r3, #255	; 0xff
 801a816:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a81a:	68bb      	ldr	r3, [r7, #8]
 801a81c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a81e:	2b00      	cmp	r3, #0
 801a820:	bf14      	ite	ne
 801a822:	2301      	movne	r3, #1
 801a824:	2300      	moveq	r3, #0
 801a826:	b2db      	uxtb	r3, r3
 801a828:	4618      	mov	r0, r3
 801a82a:	f000 fd35 	bl	801b298 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801a82e:	683b      	ldr	r3, [r7, #0]
 801a830:	b2db      	uxtb	r3, r3
 801a832:	4618      	mov	r0, r3
 801a834:	f000 fd3f 	bl	801b2b6 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801a838:	4b1f      	ldr	r3, [pc, #124]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a83a:	2201      	movs	r2, #1
 801a83c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801a840:	68bb      	ldr	r3, [r7, #8]
 801a842:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801a846:	4b1c      	ldr	r3, [pc, #112]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a848:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801a84c:	68bb      	ldr	r3, [r7, #8]
 801a84e:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 801a852:	4b19      	ldr	r3, [pc, #100]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a854:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801a858:	68bb      	ldr	r3, [r7, #8]
 801a85a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 801a85e:	4b16      	ldr	r3, [pc, #88]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a860:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801a864:	68bb      	ldr	r3, [r7, #8]
 801a866:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801a86a:	2b02      	cmp	r3, #2
 801a86c:	d010      	beq.n	801a890 <RadioSetRxGenericConfig+0x29c>
 801a86e:	2b02      	cmp	r3, #2
 801a870:	dc2c      	bgt.n	801a8cc <RadioSetRxGenericConfig+0x2d8>
 801a872:	2b00      	cmp	r3, #0
 801a874:	d002      	beq.n	801a87c <RadioSetRxGenericConfig+0x288>
 801a876:	2b01      	cmp	r3, #1
 801a878:	d005      	beq.n	801a886 <RadioSetRxGenericConfig+0x292>
            break;
 801a87a:	e027      	b.n	801a8cc <RadioSetRxGenericConfig+0x2d8>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a87c:	4b0e      	ldr	r3, [pc, #56]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a87e:	2200      	movs	r2, #0
 801a880:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a884:	e023      	b.n	801a8ce <RadioSetRxGenericConfig+0x2da>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a886:	4b0c      	ldr	r3, [pc, #48]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a888:	2201      	movs	r2, #1
 801a88a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a88e:	e01e      	b.n	801a8ce <RadioSetRxGenericConfig+0x2da>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801a890:	68bb      	ldr	r3, [r7, #8]
 801a892:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801a896:	2b0b      	cmp	r3, #11
 801a898:	d004      	beq.n	801a8a4 <RadioSetRxGenericConfig+0x2b0>
 801a89a:	68bb      	ldr	r3, [r7, #8]
 801a89c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801a8a0:	2b0c      	cmp	r3, #12
 801a8a2:	d104      	bne.n	801a8ae <RadioSetRxGenericConfig+0x2ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a8a4:	4b04      	ldr	r3, [pc, #16]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a8a6:	2201      	movs	r2, #1
 801a8a8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a8ac:	e00f      	b.n	801a8ce <RadioSetRxGenericConfig+0x2da>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a8ae:	4b02      	ldr	r3, [pc, #8]	; (801a8b8 <RadioSetRxGenericConfig+0x2c4>)
 801a8b0:	2200      	movs	r2, #0
 801a8b2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a8b6:	e00a      	b.n	801a8ce <RadioSetRxGenericConfig+0x2da>
 801a8b8:	20001ba8 	.word	0x20001ba8
 801a8bc:	20001ba4 	.word	0x20001ba4
 801a8c0:	20001c1c 	.word	0x20001c1c
 801a8c4:	20001be0 	.word	0x20001be0
 801a8c8:	20001bb6 	.word	0x20001bb6
            break;
 801a8cc:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801a8ce:	4b28      	ldr	r3, [pc, #160]	; (801a970 <RadioSetRxGenericConfig+0x37c>)
 801a8d0:	2201      	movs	r2, #1
 801a8d2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801a8d4:	68bb      	ldr	r3, [r7, #8]
 801a8d6:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 801a8d8:	4b25      	ldr	r3, [pc, #148]	; (801a970 <RadioSetRxGenericConfig+0x37c>)
 801a8da:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801a8dc:	68bb      	ldr	r3, [r7, #8]
 801a8de:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801a8e2:	4b23      	ldr	r3, [pc, #140]	; (801a970 <RadioSetRxGenericConfig+0x37c>)
 801a8e4:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801a8e6:	4a22      	ldr	r2, [pc, #136]	; (801a970 <RadioSetRxGenericConfig+0x37c>)
 801a8e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a8ec:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801a8ee:	68bb      	ldr	r3, [r7, #8]
 801a8f0:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 801a8f4:	4b1e      	ldr	r3, [pc, #120]	; (801a970 <RadioSetRxGenericConfig+0x37c>)
 801a8f6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801a8fa:	68bb      	ldr	r3, [r7, #8]
 801a8fc:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801a900:	4b1b      	ldr	r3, [pc, #108]	; (801a970 <RadioSetRxGenericConfig+0x37c>)
 801a902:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 801a906:	f7ff f998 	bl	8019c3a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801a90a:	2001      	movs	r0, #1
 801a90c:	f7fe fb42 	bl	8018f94 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a910:	4818      	ldr	r0, [pc, #96]	; (801a974 <RadioSetRxGenericConfig+0x380>)
 801a912:	f000 ff5b 	bl	801b7cc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a916:	4818      	ldr	r0, [pc, #96]	; (801a978 <RadioSetRxGenericConfig+0x384>)
 801a918:	f001 f82a 	bl	801b970 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801a91c:	4b14      	ldr	r3, [pc, #80]	; (801a970 <RadioSetRxGenericConfig+0x37c>)
 801a91e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801a922:	2b01      	cmp	r3, #1
 801a924:	d10d      	bne.n	801a942 <RadioSetRxGenericConfig+0x34e>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801a926:	f240 7036 	movw	r0, #1846	; 0x736
 801a92a:	f001 f97d 	bl	801bc28 <SUBGRF_ReadRegister>
 801a92e:	4603      	mov	r3, r0
 801a930:	f023 0304 	bic.w	r3, r3, #4
 801a934:	b2db      	uxtb	r3, r3
 801a936:	4619      	mov	r1, r3
 801a938:	f240 7036 	movw	r0, #1846	; 0x736
 801a93c:	f001 f960 	bl	801bc00 <SUBGRF_WriteRegister>
 801a940:	e00c      	b.n	801a95c <RadioSetRxGenericConfig+0x368>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801a942:	f240 7036 	movw	r0, #1846	; 0x736
 801a946:	f001 f96f 	bl	801bc28 <SUBGRF_ReadRegister>
 801a94a:	4603      	mov	r3, r0
 801a94c:	f043 0304 	orr.w	r3, r3, #4
 801a950:	b2db      	uxtb	r3, r3
 801a952:	4619      	mov	r1, r3
 801a954:	f240 7036 	movw	r0, #1846	; 0x736
 801a958:	f001 f952 	bl	801bc00 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801a95c:	4b04      	ldr	r3, [pc, #16]	; (801a970 <RadioSetRxGenericConfig+0x37c>)
 801a95e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a962:	609a      	str	r2, [r3, #8]
        break;
 801a964:	bf00      	nop
    }
    return status;
 801a966:	6abb      	ldr	r3, [r7, #40]	; 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801a968:	4618      	mov	r0, r3
 801a96a:	3730      	adds	r7, #48	; 0x30
 801a96c:	46bd      	mov	sp, r7
 801a96e:	bd80      	pop	{r7, pc}
 801a970:	20001ba8 	.word	0x20001ba8
 801a974:	20001be0 	.word	0x20001be0
 801a978:	20001bb6 	.word	0x20001bb6

0801a97c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801a97c:	b580      	push	{r7, lr}
 801a97e:	b08e      	sub	sp, #56	; 0x38
 801a980:	af00      	add	r7, sp, #0
 801a982:	60b9      	str	r1, [r7, #8]
 801a984:	607b      	str	r3, [r7, #4]
 801a986:	4603      	mov	r3, r0
 801a988:	73fb      	strb	r3, [r7, #15]
 801a98a:	4613      	mov	r3, r2
 801a98c:	73bb      	strb	r3, [r7, #14]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801a98e:	2300      	movs	r3, #0
 801a990:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a992:	2300      	movs	r3, #0
 801a994:	633b      	str	r3, [r7, #48]	; 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a996:	f001 fc0a 	bl	801c1ae <RFW_DeInit>
    switch( modem )
 801a99a:	7bfb      	ldrb	r3, [r7, #15]
 801a99c:	2b03      	cmp	r3, #3
 801a99e:	f200 8204 	bhi.w	801adaa <RadioSetTxGenericConfig+0x42e>
 801a9a2:	a201      	add	r2, pc, #4	; (adr r2, 801a9a8 <RadioSetTxGenericConfig+0x2c>)
 801a9a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a9a8:	0801ab2d 	.word	0x0801ab2d
 801a9ac:	0801ac75 	.word	0x0801ac75
 801a9b0:	0801ad6d 	.word	0x0801ad6d
 801a9b4:	0801a9b9 	.word	0x0801a9b9
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801a9b8:	68bb      	ldr	r3, [r7, #8]
 801a9ba:	7c9b      	ldrb	r3, [r3, #18]
 801a9bc:	2b08      	cmp	r3, #8
 801a9be:	d902      	bls.n	801a9c6 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 801a9c0:	f04f 33ff 	mov.w	r3, #4294967295
 801a9c4:	e206      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
          RADIO_MEMCPY8(syncword, config->msk.SyncWord, config->msk.SyncWordLength);
 801a9c6:	68bb      	ldr	r3, [r7, #8]
 801a9c8:	6899      	ldr	r1, [r3, #8]
 801a9ca:	68bb      	ldr	r3, [r7, #8]
 801a9cc:	7c9b      	ldrb	r3, [r3, #18]
 801a9ce:	b29a      	uxth	r2, r3
 801a9d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801a9d4:	4618      	mov	r0, r3
 801a9d6:	f001 fca7 	bl	801c328 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801a9da:	68bb      	ldr	r3, [r7, #8]
 801a9dc:	681b      	ldr	r3, [r3, #0]
 801a9de:	2b00      	cmp	r3, #0
 801a9e0:	d102      	bne.n	801a9e8 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 801a9e2:	f04f 33ff 	mov.w	r3, #4294967295
 801a9e6:	e1f5      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
        }
        else if (config->msk.BitRate<= 10000)
 801a9e8:	68bb      	ldr	r3, [r7, #8]
 801a9ea:	681b      	ldr	r3, [r3, #0]
 801a9ec:	f242 7210 	movw	r2, #10000	; 0x2710
 801a9f0:	4293      	cmp	r3, r2
 801a9f2:	d813      	bhi.n	801aa1c <RadioSetTxGenericConfig+0xa0>
        {
          /*max msk modulator datarate is 10kbps*/
          radio_modem= MODEM_MSK;
 801a9f4:	2302      	movs	r3, #2
 801a9f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801a9fa:	4b99      	ldr	r3, [pc, #612]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801a9fc:	2203      	movs	r2, #3
 801a9fe:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801aa00:	4b97      	ldr	r3, [pc, #604]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa02:	2203      	movs	r2, #3
 801aa04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801aa08:	68bb      	ldr	r3, [r7, #8]
 801aa0a:	681b      	ldr	r3, [r3, #0]
 801aa0c:	4a94      	ldr	r2, [pc, #592]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa0e:	63d3      	str	r3, [r2, #60]	; 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801aa10:	68bb      	ldr	r3, [r7, #8]
 801aa12:	7cda      	ldrb	r2, [r3, #19]
 801aa14:	4b92      	ldr	r3, [pc, #584]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801aa1a:	e017      	b.n	801aa4c <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
          radio_modem= MODEM_FSK;
 801aa1c:	2300      	movs	r3, #0
 801aa1e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801aa22:	4b8f      	ldr	r3, [pc, #572]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa24:	2200      	movs	r2, #0
 801aa26:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801aa28:	4b8d      	ldr	r3, [pc, #564]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa2a:	2200      	movs	r2, #0
 801aa2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801aa30:	68bb      	ldr	r3, [r7, #8]
 801aa32:	681b      	ldr	r3, [r3, #0]
 801aa34:	4a8a      	ldr	r2, [pc, #552]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa36:	63d3      	str	r3, [r2, #60]	; 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801aa38:	68bb      	ldr	r3, [r7, #8]
 801aa3a:	7cda      	ldrb	r2, [r3, #19]
 801aa3c:	4b88      	ldr	r3, [pc, #544]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
          /*do msk with gfsk modulator*/
          SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate/4;
 801aa42:	68bb      	ldr	r3, [r7, #8]
 801aa44:	681b      	ldr	r3, [r3, #0]
 801aa46:	089b      	lsrs	r3, r3, #2
 801aa48:	4a85      	ldr	r2, [pc, #532]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa4a:	6413      	str	r3, [r2, #64]	; 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801aa4c:	68bb      	ldr	r3, [r7, #8]
 801aa4e:	685b      	ldr	r3, [r3, #4]
 801aa50:	b29b      	uxth	r3, r3
 801aa52:	00db      	lsls	r3, r3, #3
 801aa54:	b29a      	uxth	r2, r3
 801aa56:	4b82      	ldr	r3, [pc, #520]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa58:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801aa5a:	4b81      	ldr	r3, [pc, #516]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa5c:	2204      	movs	r2, #4
 801aa5e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801aa60:	68bb      	ldr	r3, [r7, #8]
 801aa62:	7c9b      	ldrb	r3, [r3, #18]
 801aa64:	00db      	lsls	r3, r3, #3
 801aa66:	b2da      	uxtb	r2, r3
 801aa68:	4b7d      	ldr	r3, [pc, #500]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa6a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801aa6c:	4b7c      	ldr	r3, [pc, #496]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aa6e:	2200      	movs	r2, #0
 801aa70:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801aa72:	68bb      	ldr	r3, [r7, #8]
 801aa74:	7d9b      	ldrb	r3, [r3, #22]
 801aa76:	2b02      	cmp	r3, #2
 801aa78:	d003      	beq.n	801aa82 <RadioSetTxGenericConfig+0x106>
 801aa7a:	68bb      	ldr	r3, [r7, #8]
 801aa7c:	7d1b      	ldrb	r3, [r3, #20]
 801aa7e:	2b02      	cmp	r3, #2
 801aa80:	d12b      	bne.n	801aada <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801aa82:	68bb      	ldr	r3, [r7, #8]
 801aa84:	7d5b      	ldrb	r3, [r3, #21]
 801aa86:	2bf1      	cmp	r3, #241	; 0xf1
 801aa88:	d00a      	beq.n	801aaa0 <RadioSetTxGenericConfig+0x124>
 801aa8a:	68bb      	ldr	r3, [r7, #8]
 801aa8c:	7d5b      	ldrb	r3, [r3, #21]
 801aa8e:	2bf2      	cmp	r3, #242	; 0xf2
 801aa90:	d006      	beq.n	801aaa0 <RadioSetTxGenericConfig+0x124>
 801aa92:	68bb      	ldr	r3, [r7, #8]
 801aa94:	7d5b      	ldrb	r3, [r3, #21]
 801aa96:	2b01      	cmp	r3, #1
 801aa98:	d002      	beq.n	801aaa0 <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 801aa9a:	f04f 33ff 	mov.w	r3, #4294967295
 801aa9e:	e199      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig= config;
 801aaa0:	68bb      	ldr	r3, [r7, #8]
 801aaa2:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801aaa4:	2301      	movs	r3, #1
 801aaa6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801aaaa:	4b6e      	ldr	r3, [pc, #440]	; (801ac64 <RadioSetTxGenericConfig+0x2e8>)
 801aaac:	6819      	ldr	r1, [r3, #0]
 801aaae:	f107 0320 	add.w	r3, r7, #32
 801aab2:	4a6d      	ldr	r2, [pc, #436]	; (801ac68 <RadioSetTxGenericConfig+0x2ec>)
 801aab4:	4618      	mov	r0, r3
 801aab6:	f001 fb6d 	bl	801c194 <RFW_Init>
 801aaba:	4603      	mov	r3, r0
 801aabc:	2b00      	cmp	r3, #0
 801aabe:	d002      	beq.n	801aac6 <RadioSetTxGenericConfig+0x14a>
            {
              return -1;
 801aac0:	f04f 33ff 	mov.w	r3, #4294967295
 801aac4:	e186      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801aac6:	4b66      	ldr	r3, [pc, #408]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aac8:	2200      	movs	r2, #0
 801aaca:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 801aacc:	4b64      	ldr	r3, [pc, #400]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aace:	2201      	movs	r2, #1
 801aad0:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801aad2:	4b63      	ldr	r3, [pc, #396]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aad4:	2200      	movs	r2, #0
 801aad6:	755a      	strb	r2, [r3, #21]
        {
 801aad8:	e00b      	b.n	801aaf2 <RadioSetTxGenericConfig+0x176>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801aada:	68bb      	ldr	r3, [r7, #8]
 801aadc:	7d5a      	ldrb	r2, [r3, #21]
 801aade:	4b60      	ldr	r3, [pc, #384]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aae0:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801aae2:	68bb      	ldr	r3, [r7, #8]
 801aae4:	7d9a      	ldrb	r2, [r3, #22]
 801aae6:	4b5e      	ldr	r3, [pc, #376]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aae8:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801aaea:	68bb      	ldr	r3, [r7, #8]
 801aaec:	7d1a      	ldrb	r2, [r3, #20]
 801aaee:	4b5c      	ldr	r3, [pc, #368]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aaf0:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801aaf2:	f7ff f8a2 	bl	8019c3a <RadioStandby>
        RadioSetModem( radio_modem );
 801aaf6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801aafa:	4618      	mov	r0, r3
 801aafc:	f7fe fa4a 	bl	8018f94 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ab00:	485a      	ldr	r0, [pc, #360]	; (801ac6c <RadioSetTxGenericConfig+0x2f0>)
 801ab02:	f000 fe63 	bl	801b7cc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ab06:	485a      	ldr	r0, [pc, #360]	; (801ac70 <RadioSetTxGenericConfig+0x2f4>)
 801ab08:	f000 ff32 	bl	801b970 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801ab0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801ab10:	4618      	mov	r0, r3
 801ab12:	f000 f9fa 	bl	801af0a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801ab16:	68bb      	ldr	r3, [r7, #8]
 801ab18:	8a1b      	ldrh	r3, [r3, #16]
 801ab1a:	4618      	mov	r0, r3
 801ab1c:	f000 fa44 	bl	801afa8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->msk.CrcPolynomial );
 801ab20:	68bb      	ldr	r3, [r7, #8]
 801ab22:	899b      	ldrh	r3, [r3, #12]
 801ab24:	4618      	mov	r0, r3
 801ab26:	f000 fa1f 	bl	801af68 <SUBGRF_SetCrcPolynomial>
        break;
 801ab2a:	e13f      	b.n	801adac <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801ab2c:	68bb      	ldr	r3, [r7, #8]
 801ab2e:	681b      	ldr	r3, [r3, #0]
 801ab30:	2b00      	cmp	r3, #0
 801ab32:	d102      	bne.n	801ab3a <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 801ab34:	f04f 33ff 	mov.w	r3, #4294967295
 801ab38:	e14c      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 801ab3a:	68bb      	ldr	r3, [r7, #8]
 801ab3c:	7c9b      	ldrb	r3, [r3, #18]
 801ab3e:	2b08      	cmp	r3, #8
 801ab40:	d902      	bls.n	801ab48 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 801ab42:	f04f 33ff 	mov.w	r3, #4294967295
 801ab46:	e145      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8(syncword, config->fsk.SyncWord, config->fsk.SyncWordLength);
 801ab48:	68bb      	ldr	r3, [r7, #8]
 801ab4a:	6899      	ldr	r1, [r3, #8]
 801ab4c:	68bb      	ldr	r3, [r7, #8]
 801ab4e:	7c9b      	ldrb	r3, [r3, #18]
 801ab50:	b29a      	uxth	r2, r3
 801ab52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801ab56:	4618      	mov	r0, r3
 801ab58:	f001 fbe6 	bl	801c328 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801ab5c:	4b40      	ldr	r3, [pc, #256]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ab5e:	2200      	movs	r2, #0
 801ab60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801ab64:	68bb      	ldr	r3, [r7, #8]
 801ab66:	681b      	ldr	r3, [r3, #0]
 801ab68:	4a3d      	ldr	r2, [pc, #244]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ab6a:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801ab6c:	68bb      	ldr	r3, [r7, #8]
 801ab6e:	7cda      	ldrb	r2, [r3, #19]
 801ab70:	4b3b      	ldr	r3, [pc, #236]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ab72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801ab76:	68bb      	ldr	r3, [r7, #8]
 801ab78:	699b      	ldr	r3, [r3, #24]
 801ab7a:	4a39      	ldr	r2, [pc, #228]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ab7c:	6413      	str	r3, [r2, #64]	; 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ab7e:	4b38      	ldr	r3, [pc, #224]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ab80:	2200      	movs	r2, #0
 801ab82:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801ab84:	68bb      	ldr	r3, [r7, #8]
 801ab86:	685b      	ldr	r3, [r3, #4]
 801ab88:	b29b      	uxth	r3, r3
 801ab8a:	00db      	lsls	r3, r3, #3
 801ab8c:	b29a      	uxth	r2, r3
 801ab8e:	4b34      	ldr	r3, [pc, #208]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ab90:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801ab92:	4b33      	ldr	r3, [pc, #204]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ab94:	2204      	movs	r2, #4
 801ab96:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801ab98:	68bb      	ldr	r3, [r7, #8]
 801ab9a:	7c9b      	ldrb	r3, [r3, #18]
 801ab9c:	00db      	lsls	r3, r3, #3
 801ab9e:	b2da      	uxtb	r2, r3
 801aba0:	4b2f      	ldr	r3, [pc, #188]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aba2:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801aba4:	4b2e      	ldr	r3, [pc, #184]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801aba6:	2200      	movs	r2, #0
 801aba8:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801abaa:	68bb      	ldr	r3, [r7, #8]
 801abac:	7d9b      	ldrb	r3, [r3, #22]
 801abae:	2b02      	cmp	r3, #2
 801abb0:	d003      	beq.n	801abba <RadioSetTxGenericConfig+0x23e>
 801abb2:	68bb      	ldr	r3, [r7, #8]
 801abb4:	7d1b      	ldrb	r3, [r3, #20]
 801abb6:	2b02      	cmp	r3, #2
 801abb8:	d12a      	bne.n	801ac10 <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801abba:	68bb      	ldr	r3, [r7, #8]
 801abbc:	7d5b      	ldrb	r3, [r3, #21]
 801abbe:	2bf1      	cmp	r3, #241	; 0xf1
 801abc0:	d00a      	beq.n	801abd8 <RadioSetTxGenericConfig+0x25c>
 801abc2:	68bb      	ldr	r3, [r7, #8]
 801abc4:	7d5b      	ldrb	r3, [r3, #21]
 801abc6:	2bf2      	cmp	r3, #242	; 0xf2
 801abc8:	d006      	beq.n	801abd8 <RadioSetTxGenericConfig+0x25c>
 801abca:	68bb      	ldr	r3, [r7, #8]
 801abcc:	7d5b      	ldrb	r3, [r3, #21]
 801abce:	2b01      	cmp	r3, #1
 801abd0:	d002      	beq.n	801abd8 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 801abd2:	f04f 33ff 	mov.w	r3, #4294967295
 801abd6:	e0fd      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801abd8:	2301      	movs	r3, #1
 801abda:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801abdc:	68bb      	ldr	r3, [r7, #8]
 801abde:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801abe0:	4b20      	ldr	r3, [pc, #128]	; (801ac64 <RadioSetTxGenericConfig+0x2e8>)
 801abe2:	6819      	ldr	r1, [r3, #0]
 801abe4:	f107 0314 	add.w	r3, r7, #20
 801abe8:	4a1f      	ldr	r2, [pc, #124]	; (801ac68 <RadioSetTxGenericConfig+0x2ec>)
 801abea:	4618      	mov	r0, r3
 801abec:	f001 fad2 	bl	801c194 <RFW_Init>
 801abf0:	4603      	mov	r3, r0
 801abf2:	2b00      	cmp	r3, #0
 801abf4:	d002      	beq.n	801abfc <RadioSetTxGenericConfig+0x280>
            {
              return -1;
 801abf6:	f04f 33ff 	mov.w	r3, #4294967295
 801abfa:	e0eb      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801abfc:	4b18      	ldr	r3, [pc, #96]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801abfe:	2200      	movs	r2, #0
 801ac00:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 801ac02:	4b17      	ldr	r3, [pc, #92]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ac04:	2201      	movs	r2, #1
 801ac06:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801ac08:	4b15      	ldr	r3, [pc, #84]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ac0a:	2200      	movs	r2, #0
 801ac0c:	755a      	strb	r2, [r3, #21]
        {
 801ac0e:	e00b      	b.n	801ac28 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801ac10:	68bb      	ldr	r3, [r7, #8]
 801ac12:	7d5a      	ldrb	r2, [r3, #21]
 801ac14:	4b12      	ldr	r3, [pc, #72]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ac16:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801ac18:	68bb      	ldr	r3, [r7, #8]
 801ac1a:	7d9a      	ldrb	r2, [r3, #22]
 801ac1c:	4b10      	ldr	r3, [pc, #64]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ac1e:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801ac20:	68bb      	ldr	r3, [r7, #8]
 801ac22:	7d1a      	ldrb	r2, [r3, #20]
 801ac24:	4b0e      	ldr	r3, [pc, #56]	; (801ac60 <RadioSetTxGenericConfig+0x2e4>)
 801ac26:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801ac28:	f7ff f807 	bl	8019c3a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801ac2c:	2000      	movs	r0, #0
 801ac2e:	f7fe f9b1 	bl	8018f94 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ac32:	480e      	ldr	r0, [pc, #56]	; (801ac6c <RadioSetTxGenericConfig+0x2f0>)
 801ac34:	f000 fdca 	bl	801b7cc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ac38:	480d      	ldr	r0, [pc, #52]	; (801ac70 <RadioSetTxGenericConfig+0x2f4>)
 801ac3a:	f000 fe99 	bl	801b970 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801ac3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801ac42:	4618      	mov	r0, r3
 801ac44:	f000 f961 	bl	801af0a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801ac48:	68bb      	ldr	r3, [r7, #8]
 801ac4a:	8a1b      	ldrh	r3, [r3, #16]
 801ac4c:	4618      	mov	r0, r3
 801ac4e:	f000 f9ab 	bl	801afa8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801ac52:	68bb      	ldr	r3, [r7, #8]
 801ac54:	899b      	ldrh	r3, [r3, #12]
 801ac56:	4618      	mov	r0, r3
 801ac58:	f000 f986 	bl	801af68 <SUBGRF_SetCrcPolynomial>
        break;
 801ac5c:	e0a6      	b.n	801adac <RadioSetTxGenericConfig+0x430>
 801ac5e:	bf00      	nop
 801ac60:	20001ba8 	.word	0x20001ba8
 801ac64:	20001ba4 	.word	0x20001ba4
 801ac68:	20001c04 	.word	0x20001c04
 801ac6c:	20001be0 	.word	0x20001be0
 801ac70:	20001bb6 	.word	0x20001bb6
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801ac74:	4b59      	ldr	r3, [pc, #356]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ac76:	2201      	movs	r2, #1
 801ac78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801ac7c:	68bb      	ldr	r3, [r7, #8]
 801ac7e:	781a      	ldrb	r2, [r3, #0]
 801ac80:	4b56      	ldr	r3, [pc, #344]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ac82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801ac86:	68bb      	ldr	r3, [r7, #8]
 801ac88:	785a      	ldrb	r2, [r3, #1]
 801ac8a:	4b54      	ldr	r3, [pc, #336]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ac8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801ac90:	68bb      	ldr	r3, [r7, #8]
 801ac92:	789a      	ldrb	r2, [r3, #2]
 801ac94:	4b51      	ldr	r3, [pc, #324]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ac96:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801ac9a:	68bb      	ldr	r3, [r7, #8]
 801ac9c:	78db      	ldrb	r3, [r3, #3]
 801ac9e:	2b02      	cmp	r3, #2
 801aca0:	d010      	beq.n	801acc4 <RadioSetTxGenericConfig+0x348>
 801aca2:	2b02      	cmp	r3, #2
 801aca4:	dc20      	bgt.n	801ace8 <RadioSetTxGenericConfig+0x36c>
 801aca6:	2b00      	cmp	r3, #0
 801aca8:	d002      	beq.n	801acb0 <RadioSetTxGenericConfig+0x334>
 801acaa:	2b01      	cmp	r3, #1
 801acac:	d005      	beq.n	801acba <RadioSetTxGenericConfig+0x33e>
            {
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
          default:
            break;
 801acae:	e01b      	b.n	801ace8 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801acb0:	4b4a      	ldr	r3, [pc, #296]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801acb2:	2200      	movs	r2, #0
 801acb4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801acb8:	e017      	b.n	801acea <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801acba:	4b48      	ldr	r3, [pc, #288]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801acbc:	2201      	movs	r2, #1
 801acbe:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801acc2:	e012      	b.n	801acea <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801acc4:	68bb      	ldr	r3, [r7, #8]
 801acc6:	781b      	ldrb	r3, [r3, #0]
 801acc8:	2b0b      	cmp	r3, #11
 801acca:	d003      	beq.n	801acd4 <RadioSetTxGenericConfig+0x358>
 801accc:	68bb      	ldr	r3, [r7, #8]
 801acce:	781b      	ldrb	r3, [r3, #0]
 801acd0:	2b0c      	cmp	r3, #12
 801acd2:	d104      	bne.n	801acde <RadioSetTxGenericConfig+0x362>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801acd4:	4b41      	ldr	r3, [pc, #260]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801acd6:	2201      	movs	r2, #1
 801acd8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801acdc:	e005      	b.n	801acea <RadioSetTxGenericConfig+0x36e>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801acde:	4b3f      	ldr	r3, [pc, #252]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ace0:	2200      	movs	r2, #0
 801ace2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801ace6:	e000      	b.n	801acea <RadioSetTxGenericConfig+0x36e>
            break;
 801ace8:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801acea:	4b3c      	ldr	r3, [pc, #240]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801acec:	2201      	movs	r2, #1
 801acee:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801acf0:	68bb      	ldr	r3, [r7, #8]
 801acf2:	889a      	ldrh	r2, [r3, #4]
 801acf4:	4b39      	ldr	r3, [pc, #228]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801acf6:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801acf8:	68bb      	ldr	r3, [r7, #8]
 801acfa:	799a      	ldrb	r2, [r3, #6]
 801acfc:	4b37      	ldr	r3, [pc, #220]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801acfe:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801ad00:	68bb      	ldr	r3, [r7, #8]
 801ad02:	79da      	ldrb	r2, [r3, #7]
 801ad04:	4b35      	ldr	r3, [pc, #212]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ad06:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801ad0a:	68bb      	ldr	r3, [r7, #8]
 801ad0c:	7a1a      	ldrb	r2, [r3, #8]
 801ad0e:	4b33      	ldr	r3, [pc, #204]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ad10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        RadioStandby( );
 801ad14:	f7fe ff91 	bl	8019c3a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801ad18:	2001      	movs	r0, #1
 801ad1a:	f7fe f93b 	bl	8018f94 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ad1e:	4830      	ldr	r0, [pc, #192]	; (801ade0 <RadioSetTxGenericConfig+0x464>)
 801ad20:	f000 fd54 	bl	801b7cc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ad24:	482f      	ldr	r0, [pc, #188]	; (801ade4 <RadioSetTxGenericConfig+0x468>)
 801ad26:	f000 fe23 	bl	801b970 <SUBGRF_SetPacketParams>

        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801ad2a:	4b2c      	ldr	r3, [pc, #176]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ad2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801ad30:	2b06      	cmp	r3, #6
 801ad32:	d10d      	bne.n	801ad50 <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801ad34:	f640 0089 	movw	r0, #2185	; 0x889
 801ad38:	f000 ff76 	bl	801bc28 <SUBGRF_ReadRegister>
 801ad3c:	4603      	mov	r3, r0
 801ad3e:	f023 0304 	bic.w	r3, r3, #4
 801ad42:	b2db      	uxtb	r3, r3
 801ad44:	4619      	mov	r1, r3
 801ad46:	f640 0089 	movw	r0, #2185	; 0x889
 801ad4a:	f000 ff59 	bl	801bc00 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        // WORKAROUND END
        break;
 801ad4e:	e02d      	b.n	801adac <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801ad50:	f640 0089 	movw	r0, #2185	; 0x889
 801ad54:	f000 ff68 	bl	801bc28 <SUBGRF_ReadRegister>
 801ad58:	4603      	mov	r3, r0
 801ad5a:	f043 0304 	orr.w	r3, r3, #4
 801ad5e:	b2db      	uxtb	r3, r3
 801ad60:	4619      	mov	r1, r3
 801ad62:	f640 0089 	movw	r0, #2185	; 0x889
 801ad66:	f000 ff4b 	bl	801bc00 <SUBGRF_WriteRegister>
        break;
 801ad6a:	e01f      	b.n	801adac <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801ad6c:	68bb      	ldr	r3, [r7, #8]
 801ad6e:	681b      	ldr	r3, [r3, #0]
 801ad70:	2b00      	cmp	r3, #0
 801ad72:	d004      	beq.n	801ad7e <RadioSetTxGenericConfig+0x402>
 801ad74:	68bb      	ldr	r3, [r7, #8]
 801ad76:	681b      	ldr	r3, [r3, #0]
 801ad78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801ad7c:	d902      	bls.n	801ad84 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 801ad7e:	f04f 33ff 	mov.w	r3, #4294967295
 801ad82:	e027      	b.n	801add4 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 801ad84:	2003      	movs	r0, #3
 801ad86:	f7fe f905 	bl	8018f94 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801ad8a:	4b14      	ldr	r3, [pc, #80]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ad8c:	2202      	movs	r2, #2
 801ad8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801ad92:	68bb      	ldr	r3, [r7, #8]
 801ad94:	681b      	ldr	r3, [r3, #0]
 801ad96:	4a11      	ldr	r2, [pc, #68]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ad98:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801ad9a:	4b10      	ldr	r3, [pc, #64]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801ad9c:	2216      	movs	r2, #22
 801ad9e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ada2:	480f      	ldr	r0, [pc, #60]	; (801ade0 <RadioSetTxGenericConfig+0x464>)
 801ada4:	f000 fd12 	bl	801b7cc <SUBGRF_SetModulationParams>
        break;
 801ada8:	e000      	b.n	801adac <RadioSetTxGenericConfig+0x430>
    default:
        break;
 801adaa:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801adac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801adb0:	4618      	mov	r0, r3
 801adb2:	f001 f841 	bl	801be38 <SUBGRF_SetRfTxPower>
 801adb6:	4603      	mov	r3, r0
 801adb8:	461a      	mov	r2, r3
 801adba:	4b08      	ldr	r3, [pc, #32]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801adbc:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801adc0:	4b06      	ldr	r3, [pc, #24]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801adc2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801adc6:	4618      	mov	r0, r3
 801adc8:	f001 fa05 	bl	801c1d6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801adcc:	4a03      	ldr	r2, [pc, #12]	; (801addc <RadioSetTxGenericConfig+0x460>)
 801adce:	687b      	ldr	r3, [r7, #4]
 801add0:	6053      	str	r3, [r2, #4]
    return 0;
 801add2:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801add4:	4618      	mov	r0, r3
 801add6:	3738      	adds	r7, #56	; 0x38
 801add8:	46bd      	mov	sp, r7
 801adda:	bd80      	pop	{r7, pc}
 801addc:	20001ba8 	.word	0x20001ba8
 801ade0:	20001be0 	.word	0x20001be0
 801ade4:	20001bb6 	.word	0x20001bb6

0801ade8 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801ade8:	b580      	push	{r7, lr}
 801adea:	b084      	sub	sp, #16
 801adec:	af00      	add	r7, sp, #0
 801adee:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801adf0:	687b      	ldr	r3, [r7, #4]
 801adf2:	2b00      	cmp	r3, #0
 801adf4:	d002      	beq.n	801adfc <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801adf6:	4a1a      	ldr	r2, [pc, #104]	; (801ae60 <SUBGRF_Init+0x78>)
 801adf8:	687b      	ldr	r3, [r7, #4]
 801adfa:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801adfc:	f7e6 fe26 	bl	8001a4c <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801ae00:	2002      	movs	r0, #2
 801ae02:	f001 f8e5 	bl	801bfd0 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801ae06:	4b17      	ldr	r3, [pc, #92]	; (801ae64 <SUBGRF_Init+0x7c>)
 801ae08:	2200      	movs	r2, #0
 801ae0a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801ae0c:	2000      	movs	r0, #0
 801ae0e:	f000 f977 	bl	801b100 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801ae12:	f7f0 fa2b 	bl	800b26c <RBI_IsTCXO>
 801ae16:	4603      	mov	r3, r0
 801ae18:	2b01      	cmp	r3, #1
 801ae1a:	d10e      	bne.n	801ae3a <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801ae1c:	2140      	movs	r1, #64	; 0x40
 801ae1e:	2001      	movs	r0, #1
 801ae20:	f000 fb78 	bl	801b514 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801ae24:	2100      	movs	r1, #0
 801ae26:	f640 1011 	movw	r0, #2321	; 0x911
 801ae2a:	f000 fee9 	bl	801bc00 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801ae2e:	237f      	movs	r3, #127	; 0x7f
 801ae30:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801ae32:	7b38      	ldrb	r0, [r7, #12]
 801ae34:	f000 fa85 	bl	801b342 <SUBGRF_Calibrate>
 801ae38:	e009      	b.n	801ae4e <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801ae3a:	2120      	movs	r1, #32
 801ae3c:	f640 1011 	movw	r0, #2321	; 0x911
 801ae40:	f000 fede 	bl	801bc00 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801ae44:	2120      	movs	r1, #32
 801ae46:	f640 1012 	movw	r0, #2322	; 0x912
 801ae4a:	f000 fed9 	bl	801bc00 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801ae4e:	f7f0 f9f1 	bl	800b234 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801ae52:	4b05      	ldr	r3, [pc, #20]	; (801ae68 <SUBGRF_Init+0x80>)
 801ae54:	2201      	movs	r2, #1
 801ae56:	701a      	strb	r2, [r3, #0]
}
 801ae58:	bf00      	nop
 801ae5a:	3710      	adds	r7, #16
 801ae5c:	46bd      	mov	sp, r7
 801ae5e:	bd80      	pop	{r7, pc}
 801ae60:	20001c40 	.word	0x20001c40
 801ae64:	20001c3c 	.word	0x20001c3c
 801ae68:	20001c34 	.word	0x20001c34

0801ae6c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801ae6c:	b480      	push	{r7}
 801ae6e:	af00      	add	r7, sp, #0
    return OperatingMode;
 801ae70:	4b02      	ldr	r3, [pc, #8]	; (801ae7c <SUBGRF_GetOperatingMode+0x10>)
 801ae72:	781b      	ldrb	r3, [r3, #0]
}
 801ae74:	4618      	mov	r0, r3
 801ae76:	46bd      	mov	sp, r7
 801ae78:	bc80      	pop	{r7}
 801ae7a:	4770      	bx	lr
 801ae7c:	20001c34 	.word	0x20001c34

0801ae80 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801ae80:	b580      	push	{r7, lr}
 801ae82:	b082      	sub	sp, #8
 801ae84:	af00      	add	r7, sp, #0
 801ae86:	6078      	str	r0, [r7, #4]
 801ae88:	460b      	mov	r3, r1
 801ae8a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801ae8c:	78fb      	ldrb	r3, [r7, #3]
 801ae8e:	461a      	mov	r2, r3
 801ae90:	6879      	ldr	r1, [r7, #4]
 801ae92:	2000      	movs	r0, #0
 801ae94:	f000 ff20 	bl	801bcd8 <SUBGRF_WriteBuffer>
}
 801ae98:	bf00      	nop
 801ae9a:	3708      	adds	r7, #8
 801ae9c:	46bd      	mov	sp, r7
 801ae9e:	bd80      	pop	{r7, pc}

0801aea0 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801aea0:	b580      	push	{r7, lr}
 801aea2:	b086      	sub	sp, #24
 801aea4:	af00      	add	r7, sp, #0
 801aea6:	60f8      	str	r0, [r7, #12]
 801aea8:	60b9      	str	r1, [r7, #8]
 801aeaa:	4613      	mov	r3, r2
 801aeac:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801aeae:	2300      	movs	r3, #0
 801aeb0:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801aeb2:	f107 0317 	add.w	r3, r7, #23
 801aeb6:	4619      	mov	r1, r3
 801aeb8:	68b8      	ldr	r0, [r7, #8]
 801aeba:	f000 fe23 	bl	801bb04 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801aebe:	68bb      	ldr	r3, [r7, #8]
 801aec0:	781b      	ldrb	r3, [r3, #0]
 801aec2:	79fa      	ldrb	r2, [r7, #7]
 801aec4:	429a      	cmp	r2, r3
 801aec6:	d201      	bcs.n	801aecc <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801aec8:	2301      	movs	r3, #1
 801aeca:	e007      	b.n	801aedc <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801aecc:	7df8      	ldrb	r0, [r7, #23]
 801aece:	68bb      	ldr	r3, [r7, #8]
 801aed0:	781b      	ldrb	r3, [r3, #0]
 801aed2:	461a      	mov	r2, r3
 801aed4:	68f9      	ldr	r1, [r7, #12]
 801aed6:	f000 ff21 	bl	801bd1c <SUBGRF_ReadBuffer>

    return 0;
 801aeda:	2300      	movs	r3, #0
}
 801aedc:	4618      	mov	r0, r3
 801aede:	3718      	adds	r7, #24
 801aee0:	46bd      	mov	sp, r7
 801aee2:	bd80      	pop	{r7, pc}

0801aee4 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801aee4:	b580      	push	{r7, lr}
 801aee6:	b084      	sub	sp, #16
 801aee8:	af00      	add	r7, sp, #0
 801aeea:	60f8      	str	r0, [r7, #12]
 801aeec:	460b      	mov	r3, r1
 801aeee:	607a      	str	r2, [r7, #4]
 801aef0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801aef2:	7afb      	ldrb	r3, [r7, #11]
 801aef4:	4619      	mov	r1, r3
 801aef6:	68f8      	ldr	r0, [r7, #12]
 801aef8:	f7ff ffc2 	bl	801ae80 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801aefc:	6878      	ldr	r0, [r7, #4]
 801aefe:	f000 f91b 	bl	801b138 <SUBGRF_SetTx>
}
 801af02:	bf00      	nop
 801af04:	3710      	adds	r7, #16
 801af06:	46bd      	mov	sp, r7
 801af08:	bd80      	pop	{r7, pc}

0801af0a <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801af0a:	b580      	push	{r7, lr}
 801af0c:	b082      	sub	sp, #8
 801af0e:	af00      	add	r7, sp, #0
 801af10:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801af12:	2208      	movs	r2, #8
 801af14:	6879      	ldr	r1, [r7, #4]
 801af16:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801af1a:	f000 fe99 	bl	801bc50 <SUBGRF_WriteRegisters>
    return 0;
 801af1e:	2300      	movs	r3, #0
}
 801af20:	4618      	mov	r0, r3
 801af22:	3708      	adds	r7, #8
 801af24:	46bd      	mov	sp, r7
 801af26:	bd80      	pop	{r7, pc}

0801af28 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801af28:	b580      	push	{r7, lr}
 801af2a:	b084      	sub	sp, #16
 801af2c:	af00      	add	r7, sp, #0
 801af2e:	4603      	mov	r3, r0
 801af30:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801af32:	88fb      	ldrh	r3, [r7, #6]
 801af34:	0a1b      	lsrs	r3, r3, #8
 801af36:	b29b      	uxth	r3, r3
 801af38:	b2db      	uxtb	r3, r3
 801af3a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801af3c:	88fb      	ldrh	r3, [r7, #6]
 801af3e:	b2db      	uxtb	r3, r3
 801af40:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801af42:	f000 fb6b 	bl	801b61c <SUBGRF_GetPacketType>
 801af46:	4603      	mov	r3, r0
 801af48:	2b00      	cmp	r3, #0
 801af4a:	d108      	bne.n	801af5e <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801af4c:	f107 030c 	add.w	r3, r7, #12
 801af50:	2202      	movs	r2, #2
 801af52:	4619      	mov	r1, r3
 801af54:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801af58:	f000 fe7a 	bl	801bc50 <SUBGRF_WriteRegisters>
            break;
 801af5c:	e000      	b.n	801af60 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801af5e:	bf00      	nop
    }
}
 801af60:	bf00      	nop
 801af62:	3710      	adds	r7, #16
 801af64:	46bd      	mov	sp, r7
 801af66:	bd80      	pop	{r7, pc}

0801af68 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801af68:	b580      	push	{r7, lr}
 801af6a:	b084      	sub	sp, #16
 801af6c:	af00      	add	r7, sp, #0
 801af6e:	4603      	mov	r3, r0
 801af70:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801af72:	88fb      	ldrh	r3, [r7, #6]
 801af74:	0a1b      	lsrs	r3, r3, #8
 801af76:	b29b      	uxth	r3, r3
 801af78:	b2db      	uxtb	r3, r3
 801af7a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801af7c:	88fb      	ldrh	r3, [r7, #6]
 801af7e:	b2db      	uxtb	r3, r3
 801af80:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801af82:	f000 fb4b 	bl	801b61c <SUBGRF_GetPacketType>
 801af86:	4603      	mov	r3, r0
 801af88:	2b00      	cmp	r3, #0
 801af8a:	d108      	bne.n	801af9e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801af8c:	f107 030c 	add.w	r3, r7, #12
 801af90:	2202      	movs	r2, #2
 801af92:	4619      	mov	r1, r3
 801af94:	f240 60be 	movw	r0, #1726	; 0x6be
 801af98:	f000 fe5a 	bl	801bc50 <SUBGRF_WriteRegisters>
            break;
 801af9c:	e000      	b.n	801afa0 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801af9e:	bf00      	nop
    }
}
 801afa0:	bf00      	nop
 801afa2:	3710      	adds	r7, #16
 801afa4:	46bd      	mov	sp, r7
 801afa6:	bd80      	pop	{r7, pc}

0801afa8 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801afa8:	b580      	push	{r7, lr}
 801afaa:	b084      	sub	sp, #16
 801afac:	af00      	add	r7, sp, #0
 801afae:	4603      	mov	r3, r0
 801afb0:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801afb2:	2300      	movs	r3, #0
 801afb4:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801afb6:	f000 fb31 	bl	801b61c <SUBGRF_GetPacketType>
 801afba:	4603      	mov	r3, r0
 801afbc:	2b00      	cmp	r3, #0
 801afbe:	d121      	bne.n	801b004 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801afc0:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801afc4:	f000 fe30 	bl	801bc28 <SUBGRF_ReadRegister>
 801afc8:	4603      	mov	r3, r0
 801afca:	f023 0301 	bic.w	r3, r3, #1
 801afce:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801afd0:	88fb      	ldrh	r3, [r7, #6]
 801afd2:	0a1b      	lsrs	r3, r3, #8
 801afd4:	b29b      	uxth	r3, r3
 801afd6:	b25b      	sxtb	r3, r3
 801afd8:	f003 0301 	and.w	r3, r3, #1
 801afdc:	b25a      	sxtb	r2, r3
 801afde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801afe2:	4313      	orrs	r3, r2
 801afe4:	b25b      	sxtb	r3, r3
 801afe6:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801afe8:	7bfb      	ldrb	r3, [r7, #15]
 801afea:	4619      	mov	r1, r3
 801afec:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801aff0:	f000 fe06 	bl	801bc00 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801aff4:	88fb      	ldrh	r3, [r7, #6]
 801aff6:	b2db      	uxtb	r3, r3
 801aff8:	4619      	mov	r1, r3
 801affa:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801affe:	f000 fdff 	bl	801bc00 <SUBGRF_WriteRegister>
            break;
 801b002:	e000      	b.n	801b006 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801b004:	bf00      	nop
    }
}
 801b006:	bf00      	nop
 801b008:	3710      	adds	r7, #16
 801b00a:	46bd      	mov	sp, r7
 801b00c:	bd80      	pop	{r7, pc}

0801b00e <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801b00e:	b580      	push	{r7, lr}
 801b010:	b082      	sub	sp, #8
 801b012:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801b014:	2300      	movs	r3, #0
 801b016:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801b018:	2300      	movs	r3, #0
 801b01a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801b01c:	2300      	movs	r3, #0
 801b01e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801b020:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801b024:	f000 fe00 	bl	801bc28 <SUBGRF_ReadRegister>
 801b028:	4603      	mov	r3, r0
 801b02a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801b02c:	79fb      	ldrb	r3, [r7, #7]
 801b02e:	f023 0301 	bic.w	r3, r3, #1
 801b032:	b2db      	uxtb	r3, r3
 801b034:	4619      	mov	r1, r3
 801b036:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801b03a:	f000 fde1 	bl	801bc00 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801b03e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801b042:	f000 fdf1 	bl	801bc28 <SUBGRF_ReadRegister>
 801b046:	4603      	mov	r3, r0
 801b048:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801b04a:	79bb      	ldrb	r3, [r7, #6]
 801b04c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b050:	b2db      	uxtb	r3, r3
 801b052:	4619      	mov	r1, r3
 801b054:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801b058:	f000 fdd2 	bl	801bc00 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801b05c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801b060:	f000 f88a 	bl	801b178 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801b064:	463b      	mov	r3, r7
 801b066:	2204      	movs	r2, #4
 801b068:	4619      	mov	r1, r3
 801b06a:	f640 0019 	movw	r0, #2073	; 0x819
 801b06e:	f000 fe11 	bl	801bc94 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801b072:	2000      	movs	r0, #0
 801b074:	f000 f844 	bl	801b100 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801b078:	79fb      	ldrb	r3, [r7, #7]
 801b07a:	4619      	mov	r1, r3
 801b07c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801b080:	f000 fdbe 	bl	801bc00 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801b084:	79bb      	ldrb	r3, [r7, #6]
 801b086:	4619      	mov	r1, r3
 801b088:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801b08c:	f000 fdb8 	bl	801bc00 <SUBGRF_WriteRegister>

    return number;
 801b090:	683b      	ldr	r3, [r7, #0]
}
 801b092:	4618      	mov	r0, r3
 801b094:	3708      	adds	r7, #8
 801b096:	46bd      	mov	sp, r7
 801b098:	bd80      	pop	{r7, pc}
	...

0801b09c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801b09c:	b580      	push	{r7, lr}
 801b09e:	b084      	sub	sp, #16
 801b0a0:	af00      	add	r7, sp, #0
 801b0a2:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801b0a4:	2000      	movs	r0, #0
 801b0a6:	f7f0 f8cc 	bl	800b242 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801b0aa:	2002      	movs	r0, #2
 801b0ac:	f000 ff90 	bl	801bfd0 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b0b0:	793b      	ldrb	r3, [r7, #4]
 801b0b2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b0b6:	b2db      	uxtb	r3, r3
 801b0b8:	009b      	lsls	r3, r3, #2
 801b0ba:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801b0bc:	793b      	ldrb	r3, [r7, #4]
 801b0be:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b0c2:	b2db      	uxtb	r3, r3
 801b0c4:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b0c6:	b25b      	sxtb	r3, r3
 801b0c8:	4313      	orrs	r3, r2
 801b0ca:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801b0cc:	793b      	ldrb	r3, [r7, #4]
 801b0ce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b0d2:	b2db      	uxtb	r3, r3
 801b0d4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801b0d6:	4313      	orrs	r3, r2
 801b0d8:	b25b      	sxtb	r3, r3
 801b0da:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b0dc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801b0de:	f107 030f 	add.w	r3, r7, #15
 801b0e2:	2201      	movs	r2, #1
 801b0e4:	4619      	mov	r1, r3
 801b0e6:	2084      	movs	r0, #132	; 0x84
 801b0e8:	f000 fe3a 	bl	801bd60 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801b0ec:	4b03      	ldr	r3, [pc, #12]	; (801b0fc <SUBGRF_SetSleep+0x60>)
 801b0ee:	2200      	movs	r2, #0
 801b0f0:	701a      	strb	r2, [r3, #0]
}
 801b0f2:	bf00      	nop
 801b0f4:	3710      	adds	r7, #16
 801b0f6:	46bd      	mov	sp, r7
 801b0f8:	bd80      	pop	{r7, pc}
 801b0fa:	bf00      	nop
 801b0fc:	20001c34 	.word	0x20001c34

0801b100 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801b100:	b580      	push	{r7, lr}
 801b102:	b082      	sub	sp, #8
 801b104:	af00      	add	r7, sp, #0
 801b106:	4603      	mov	r3, r0
 801b108:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801b10a:	1dfb      	adds	r3, r7, #7
 801b10c:	2201      	movs	r2, #1
 801b10e:	4619      	mov	r1, r3
 801b110:	2080      	movs	r0, #128	; 0x80
 801b112:	f000 fe25 	bl	801bd60 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801b116:	79fb      	ldrb	r3, [r7, #7]
 801b118:	2b00      	cmp	r3, #0
 801b11a:	d103      	bne.n	801b124 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801b11c:	4b05      	ldr	r3, [pc, #20]	; (801b134 <SUBGRF_SetStandby+0x34>)
 801b11e:	2201      	movs	r2, #1
 801b120:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801b122:	e002      	b.n	801b12a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801b124:	4b03      	ldr	r3, [pc, #12]	; (801b134 <SUBGRF_SetStandby+0x34>)
 801b126:	2202      	movs	r2, #2
 801b128:	701a      	strb	r2, [r3, #0]
}
 801b12a:	bf00      	nop
 801b12c:	3708      	adds	r7, #8
 801b12e:	46bd      	mov	sp, r7
 801b130:	bd80      	pop	{r7, pc}
 801b132:	bf00      	nop
 801b134:	20001c34 	.word	0x20001c34

0801b138 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801b138:	b580      	push	{r7, lr}
 801b13a:	b084      	sub	sp, #16
 801b13c:	af00      	add	r7, sp, #0
 801b13e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801b140:	4b0c      	ldr	r3, [pc, #48]	; (801b174 <SUBGRF_SetTx+0x3c>)
 801b142:	2204      	movs	r2, #4
 801b144:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b146:	687b      	ldr	r3, [r7, #4]
 801b148:	0c1b      	lsrs	r3, r3, #16
 801b14a:	b2db      	uxtb	r3, r3
 801b14c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b14e:	687b      	ldr	r3, [r7, #4]
 801b150:	0a1b      	lsrs	r3, r3, #8
 801b152:	b2db      	uxtb	r3, r3
 801b154:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b156:	687b      	ldr	r3, [r7, #4]
 801b158:	b2db      	uxtb	r3, r3
 801b15a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801b15c:	f107 030c 	add.w	r3, r7, #12
 801b160:	2203      	movs	r2, #3
 801b162:	4619      	mov	r1, r3
 801b164:	2083      	movs	r0, #131	; 0x83
 801b166:	f000 fdfb 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b16a:	bf00      	nop
 801b16c:	3710      	adds	r7, #16
 801b16e:	46bd      	mov	sp, r7
 801b170:	bd80      	pop	{r7, pc}
 801b172:	bf00      	nop
 801b174:	20001c34 	.word	0x20001c34

0801b178 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801b178:	b580      	push	{r7, lr}
 801b17a:	b084      	sub	sp, #16
 801b17c:	af00      	add	r7, sp, #0
 801b17e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b180:	4b0c      	ldr	r3, [pc, #48]	; (801b1b4 <SUBGRF_SetRx+0x3c>)
 801b182:	2205      	movs	r2, #5
 801b184:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b186:	687b      	ldr	r3, [r7, #4]
 801b188:	0c1b      	lsrs	r3, r3, #16
 801b18a:	b2db      	uxtb	r3, r3
 801b18c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b18e:	687b      	ldr	r3, [r7, #4]
 801b190:	0a1b      	lsrs	r3, r3, #8
 801b192:	b2db      	uxtb	r3, r3
 801b194:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b196:	687b      	ldr	r3, [r7, #4]
 801b198:	b2db      	uxtb	r3, r3
 801b19a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b19c:	f107 030c 	add.w	r3, r7, #12
 801b1a0:	2203      	movs	r2, #3
 801b1a2:	4619      	mov	r1, r3
 801b1a4:	2082      	movs	r0, #130	; 0x82
 801b1a6:	f000 fddb 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b1aa:	bf00      	nop
 801b1ac:	3710      	adds	r7, #16
 801b1ae:	46bd      	mov	sp, r7
 801b1b0:	bd80      	pop	{r7, pc}
 801b1b2:	bf00      	nop
 801b1b4:	20001c34 	.word	0x20001c34

0801b1b8 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801b1b8:	b580      	push	{r7, lr}
 801b1ba:	b084      	sub	sp, #16
 801b1bc:	af00      	add	r7, sp, #0
 801b1be:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b1c0:	4b0e      	ldr	r3, [pc, #56]	; (801b1fc <SUBGRF_SetRxBoosted+0x44>)
 801b1c2:	2205      	movs	r2, #5
 801b1c4:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801b1c6:	2197      	movs	r1, #151	; 0x97
 801b1c8:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801b1cc:	f000 fd18 	bl	801bc00 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b1d0:	687b      	ldr	r3, [r7, #4]
 801b1d2:	0c1b      	lsrs	r3, r3, #16
 801b1d4:	b2db      	uxtb	r3, r3
 801b1d6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b1d8:	687b      	ldr	r3, [r7, #4]
 801b1da:	0a1b      	lsrs	r3, r3, #8
 801b1dc:	b2db      	uxtb	r3, r3
 801b1de:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b1e0:	687b      	ldr	r3, [r7, #4]
 801b1e2:	b2db      	uxtb	r3, r3
 801b1e4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b1e6:	f107 030c 	add.w	r3, r7, #12
 801b1ea:	2203      	movs	r2, #3
 801b1ec:	4619      	mov	r1, r3
 801b1ee:	2082      	movs	r0, #130	; 0x82
 801b1f0:	f000 fdb6 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b1f4:	bf00      	nop
 801b1f6:	3710      	adds	r7, #16
 801b1f8:	46bd      	mov	sp, r7
 801b1fa:	bd80      	pop	{r7, pc}
 801b1fc:	20001c34 	.word	0x20001c34

0801b200 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801b200:	b580      	push	{r7, lr}
 801b202:	b084      	sub	sp, #16
 801b204:	af00      	add	r7, sp, #0
 801b206:	6078      	str	r0, [r7, #4]
 801b208:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801b20a:	687b      	ldr	r3, [r7, #4]
 801b20c:	0c1b      	lsrs	r3, r3, #16
 801b20e:	b2db      	uxtb	r3, r3
 801b210:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801b212:	687b      	ldr	r3, [r7, #4]
 801b214:	0a1b      	lsrs	r3, r3, #8
 801b216:	b2db      	uxtb	r3, r3
 801b218:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801b21a:	687b      	ldr	r3, [r7, #4]
 801b21c:	b2db      	uxtb	r3, r3
 801b21e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801b220:	683b      	ldr	r3, [r7, #0]
 801b222:	0c1b      	lsrs	r3, r3, #16
 801b224:	b2db      	uxtb	r3, r3
 801b226:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801b228:	683b      	ldr	r3, [r7, #0]
 801b22a:	0a1b      	lsrs	r3, r3, #8
 801b22c:	b2db      	uxtb	r3, r3
 801b22e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801b230:	683b      	ldr	r3, [r7, #0]
 801b232:	b2db      	uxtb	r3, r3
 801b234:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801b236:	f107 0308 	add.w	r3, r7, #8
 801b23a:	2206      	movs	r2, #6
 801b23c:	4619      	mov	r1, r3
 801b23e:	2094      	movs	r0, #148	; 0x94
 801b240:	f000 fd8e 	bl	801bd60 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801b244:	4b03      	ldr	r3, [pc, #12]	; (801b254 <SUBGRF_SetRxDutyCycle+0x54>)
 801b246:	2206      	movs	r2, #6
 801b248:	701a      	strb	r2, [r3, #0]
}
 801b24a:	bf00      	nop
 801b24c:	3710      	adds	r7, #16
 801b24e:	46bd      	mov	sp, r7
 801b250:	bd80      	pop	{r7, pc}
 801b252:	bf00      	nop
 801b254:	20001c34 	.word	0x20001c34

0801b258 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801b258:	b580      	push	{r7, lr}
 801b25a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801b25c:	2200      	movs	r2, #0
 801b25e:	2100      	movs	r1, #0
 801b260:	20c5      	movs	r0, #197	; 0xc5
 801b262:	f000 fd7d 	bl	801bd60 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801b266:	4b02      	ldr	r3, [pc, #8]	; (801b270 <SUBGRF_SetCad+0x18>)
 801b268:	2207      	movs	r2, #7
 801b26a:	701a      	strb	r2, [r3, #0]
}
 801b26c:	bf00      	nop
 801b26e:	bd80      	pop	{r7, pc}
 801b270:	20001c34 	.word	0x20001c34

0801b274 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801b274:	b580      	push	{r7, lr}
 801b276:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801b278:	2200      	movs	r2, #0
 801b27a:	2100      	movs	r1, #0
 801b27c:	20d1      	movs	r0, #209	; 0xd1
 801b27e:	f000 fd6f 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b282:	bf00      	nop
 801b284:	bd80      	pop	{r7, pc}

0801b286 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801b286:	b580      	push	{r7, lr}
 801b288:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801b28a:	2200      	movs	r2, #0
 801b28c:	2100      	movs	r1, #0
 801b28e:	20d2      	movs	r0, #210	; 0xd2
 801b290:	f000 fd66 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b294:	bf00      	nop
 801b296:	bd80      	pop	{r7, pc}

0801b298 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801b298:	b580      	push	{r7, lr}
 801b29a:	b082      	sub	sp, #8
 801b29c:	af00      	add	r7, sp, #0
 801b29e:	4603      	mov	r3, r0
 801b2a0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801b2a2:	1dfb      	adds	r3, r7, #7
 801b2a4:	2201      	movs	r2, #1
 801b2a6:	4619      	mov	r1, r3
 801b2a8:	209f      	movs	r0, #159	; 0x9f
 801b2aa:	f000 fd59 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b2ae:	bf00      	nop
 801b2b0:	3708      	adds	r7, #8
 801b2b2:	46bd      	mov	sp, r7
 801b2b4:	bd80      	pop	{r7, pc}

0801b2b6 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801b2b6:	b580      	push	{r7, lr}
 801b2b8:	b084      	sub	sp, #16
 801b2ba:	af00      	add	r7, sp, #0
 801b2bc:	4603      	mov	r3, r0
 801b2be:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801b2c0:	1dfb      	adds	r3, r7, #7
 801b2c2:	2201      	movs	r2, #1
 801b2c4:	4619      	mov	r1, r3
 801b2c6:	20a0      	movs	r0, #160	; 0xa0
 801b2c8:	f000 fd4a 	bl	801bd60 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801b2cc:	79fb      	ldrb	r3, [r7, #7]
 801b2ce:	2b3f      	cmp	r3, #63	; 0x3f
 801b2d0:	d91c      	bls.n	801b30c <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801b2d2:	79fb      	ldrb	r3, [r7, #7]
 801b2d4:	085b      	lsrs	r3, r3, #1
 801b2d6:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801b2d8:	2300      	movs	r3, #0
 801b2da:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801b2dc:	2300      	movs	r3, #0
 801b2de:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801b2e0:	e005      	b.n	801b2ee <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801b2e2:	7bfb      	ldrb	r3, [r7, #15]
 801b2e4:	089b      	lsrs	r3, r3, #2
 801b2e6:	73fb      	strb	r3, [r7, #15]
            exp++;
 801b2e8:	7bbb      	ldrb	r3, [r7, #14]
 801b2ea:	3301      	adds	r3, #1
 801b2ec:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801b2ee:	7bfb      	ldrb	r3, [r7, #15]
 801b2f0:	2b1f      	cmp	r3, #31
 801b2f2:	d8f6      	bhi.n	801b2e2 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801b2f4:	7bfb      	ldrb	r3, [r7, #15]
 801b2f6:	00db      	lsls	r3, r3, #3
 801b2f8:	b2da      	uxtb	r2, r3
 801b2fa:	7bbb      	ldrb	r3, [r7, #14]
 801b2fc:	4413      	add	r3, r2
 801b2fe:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801b300:	7b7b      	ldrb	r3, [r7, #13]
 801b302:	4619      	mov	r1, r3
 801b304:	f240 7006 	movw	r0, #1798	; 0x706
 801b308:	f000 fc7a 	bl	801bc00 <SUBGRF_WriteRegister>
    }
}
 801b30c:	bf00      	nop
 801b30e:	3710      	adds	r7, #16
 801b310:	46bd      	mov	sp, r7
 801b312:	bd80      	pop	{r7, pc}

0801b314 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801b314:	b580      	push	{r7, lr}
 801b316:	b082      	sub	sp, #8
 801b318:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801b31a:	f7ef ffae 	bl	800b27a <RBI_IsDCDC>
 801b31e:	4603      	mov	r3, r0
 801b320:	2b01      	cmp	r3, #1
 801b322:	d102      	bne.n	801b32a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801b324:	2301      	movs	r3, #1
 801b326:	71fb      	strb	r3, [r7, #7]
 801b328:	e001      	b.n	801b32e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801b32a:	2300      	movs	r3, #0
 801b32c:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801b32e:	1dfb      	adds	r3, r7, #7
 801b330:	2201      	movs	r2, #1
 801b332:	4619      	mov	r1, r3
 801b334:	2096      	movs	r0, #150	; 0x96
 801b336:	f000 fd13 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b33a:	bf00      	nop
 801b33c:	3708      	adds	r7, #8
 801b33e:	46bd      	mov	sp, r7
 801b340:	bd80      	pop	{r7, pc}

0801b342 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801b342:	b580      	push	{r7, lr}
 801b344:	b084      	sub	sp, #16
 801b346:	af00      	add	r7, sp, #0
 801b348:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b34a:	793b      	ldrb	r3, [r7, #4]
 801b34c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801b350:	b2db      	uxtb	r3, r3
 801b352:	019b      	lsls	r3, r3, #6
 801b354:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b356:	793b      	ldrb	r3, [r7, #4]
 801b358:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801b35c:	b2db      	uxtb	r3, r3
 801b35e:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b360:	b25b      	sxtb	r3, r3
 801b362:	4313      	orrs	r3, r2
 801b364:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b366:	793b      	ldrb	r3, [r7, #4]
 801b368:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801b36c:	b2db      	uxtb	r3, r3
 801b36e:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b370:	b25b      	sxtb	r3, r3
 801b372:	4313      	orrs	r3, r2
 801b374:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b376:	793b      	ldrb	r3, [r7, #4]
 801b378:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801b37c:	b2db      	uxtb	r3, r3
 801b37e:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b380:	b25b      	sxtb	r3, r3
 801b382:	4313      	orrs	r3, r2
 801b384:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b386:	793b      	ldrb	r3, [r7, #4]
 801b388:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b38c:	b2db      	uxtb	r3, r3
 801b38e:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b390:	b25b      	sxtb	r3, r3
 801b392:	4313      	orrs	r3, r2
 801b394:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b396:	793b      	ldrb	r3, [r7, #4]
 801b398:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b39c:	b2db      	uxtb	r3, r3
 801b39e:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b3a0:	b25b      	sxtb	r3, r3
 801b3a2:	4313      	orrs	r3, r2
 801b3a4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801b3a6:	793b      	ldrb	r3, [r7, #4]
 801b3a8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b3ac:	b2db      	uxtb	r3, r3
 801b3ae:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b3b0:	4313      	orrs	r3, r2
 801b3b2:	b25b      	sxtb	r3, r3
 801b3b4:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b3b6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801b3b8:	f107 030f 	add.w	r3, r7, #15
 801b3bc:	2201      	movs	r2, #1
 801b3be:	4619      	mov	r1, r3
 801b3c0:	2089      	movs	r0, #137	; 0x89
 801b3c2:	f000 fccd 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b3c6:	bf00      	nop
 801b3c8:	3710      	adds	r7, #16
 801b3ca:	46bd      	mov	sp, r7
 801b3cc:	bd80      	pop	{r7, pc}
	...

0801b3d0 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801b3d0:	b580      	push	{r7, lr}
 801b3d2:	b084      	sub	sp, #16
 801b3d4:	af00      	add	r7, sp, #0
 801b3d6:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801b3d8:	687b      	ldr	r3, [r7, #4]
 801b3da:	4a1b      	ldr	r2, [pc, #108]	; (801b448 <SUBGRF_CalibrateImage+0x78>)
 801b3dc:	4293      	cmp	r3, r2
 801b3de:	d904      	bls.n	801b3ea <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801b3e0:	23e1      	movs	r3, #225	; 0xe1
 801b3e2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801b3e4:	23e9      	movs	r3, #233	; 0xe9
 801b3e6:	737b      	strb	r3, [r7, #13]
 801b3e8:	e022      	b.n	801b430 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801b3ea:	687b      	ldr	r3, [r7, #4]
 801b3ec:	4a17      	ldr	r2, [pc, #92]	; (801b44c <SUBGRF_CalibrateImage+0x7c>)
 801b3ee:	4293      	cmp	r3, r2
 801b3f0:	d904      	bls.n	801b3fc <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801b3f2:	23d7      	movs	r3, #215	; 0xd7
 801b3f4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801b3f6:	23db      	movs	r3, #219	; 0xdb
 801b3f8:	737b      	strb	r3, [r7, #13]
 801b3fa:	e019      	b.n	801b430 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801b3fc:	687b      	ldr	r3, [r7, #4]
 801b3fe:	4a14      	ldr	r2, [pc, #80]	; (801b450 <SUBGRF_CalibrateImage+0x80>)
 801b400:	4293      	cmp	r3, r2
 801b402:	d904      	bls.n	801b40e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801b404:	23c1      	movs	r3, #193	; 0xc1
 801b406:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801b408:	23c5      	movs	r3, #197	; 0xc5
 801b40a:	737b      	strb	r3, [r7, #13]
 801b40c:	e010      	b.n	801b430 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801b40e:	687b      	ldr	r3, [r7, #4]
 801b410:	4a10      	ldr	r2, [pc, #64]	; (801b454 <SUBGRF_CalibrateImage+0x84>)
 801b412:	4293      	cmp	r3, r2
 801b414:	d904      	bls.n	801b420 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801b416:	2375      	movs	r3, #117	; 0x75
 801b418:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801b41a:	2381      	movs	r3, #129	; 0x81
 801b41c:	737b      	strb	r3, [r7, #13]
 801b41e:	e007      	b.n	801b430 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801b420:	687b      	ldr	r3, [r7, #4]
 801b422:	4a0d      	ldr	r2, [pc, #52]	; (801b458 <SUBGRF_CalibrateImage+0x88>)
 801b424:	4293      	cmp	r3, r2
 801b426:	d903      	bls.n	801b430 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801b428:	236b      	movs	r3, #107	; 0x6b
 801b42a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801b42c:	236f      	movs	r3, #111	; 0x6f
 801b42e:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801b430:	f107 030c 	add.w	r3, r7, #12
 801b434:	2202      	movs	r2, #2
 801b436:	4619      	mov	r1, r3
 801b438:	2098      	movs	r0, #152	; 0x98
 801b43a:	f000 fc91 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b43e:	bf00      	nop
 801b440:	3710      	adds	r7, #16
 801b442:	46bd      	mov	sp, r7
 801b444:	bd80      	pop	{r7, pc}
 801b446:	bf00      	nop
 801b448:	35a4e900 	.word	0x35a4e900
 801b44c:	32a9f880 	.word	0x32a9f880
 801b450:	2de54480 	.word	0x2de54480
 801b454:	1b6b0b00 	.word	0x1b6b0b00
 801b458:	1954fc40 	.word	0x1954fc40

0801b45c <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801b45c:	b590      	push	{r4, r7, lr}
 801b45e:	b085      	sub	sp, #20
 801b460:	af00      	add	r7, sp, #0
 801b462:	4604      	mov	r4, r0
 801b464:	4608      	mov	r0, r1
 801b466:	4611      	mov	r1, r2
 801b468:	461a      	mov	r2, r3
 801b46a:	4623      	mov	r3, r4
 801b46c:	71fb      	strb	r3, [r7, #7]
 801b46e:	4603      	mov	r3, r0
 801b470:	71bb      	strb	r3, [r7, #6]
 801b472:	460b      	mov	r3, r1
 801b474:	717b      	strb	r3, [r7, #5]
 801b476:	4613      	mov	r3, r2
 801b478:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801b47a:	79fb      	ldrb	r3, [r7, #7]
 801b47c:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801b47e:	79bb      	ldrb	r3, [r7, #6]
 801b480:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801b482:	797b      	ldrb	r3, [r7, #5]
 801b484:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801b486:	793b      	ldrb	r3, [r7, #4]
 801b488:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801b48a:	f107 030c 	add.w	r3, r7, #12
 801b48e:	2204      	movs	r2, #4
 801b490:	4619      	mov	r1, r3
 801b492:	2095      	movs	r0, #149	; 0x95
 801b494:	f000 fc64 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b498:	bf00      	nop
 801b49a:	3714      	adds	r7, #20
 801b49c:	46bd      	mov	sp, r7
 801b49e:	bd90      	pop	{r4, r7, pc}

0801b4a0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801b4a0:	b590      	push	{r4, r7, lr}
 801b4a2:	b085      	sub	sp, #20
 801b4a4:	af00      	add	r7, sp, #0
 801b4a6:	4604      	mov	r4, r0
 801b4a8:	4608      	mov	r0, r1
 801b4aa:	4611      	mov	r1, r2
 801b4ac:	461a      	mov	r2, r3
 801b4ae:	4623      	mov	r3, r4
 801b4b0:	80fb      	strh	r3, [r7, #6]
 801b4b2:	4603      	mov	r3, r0
 801b4b4:	80bb      	strh	r3, [r7, #4]
 801b4b6:	460b      	mov	r3, r1
 801b4b8:	807b      	strh	r3, [r7, #2]
 801b4ba:	4613      	mov	r3, r2
 801b4bc:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801b4be:	88fb      	ldrh	r3, [r7, #6]
 801b4c0:	0a1b      	lsrs	r3, r3, #8
 801b4c2:	b29b      	uxth	r3, r3
 801b4c4:	b2db      	uxtb	r3, r3
 801b4c6:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801b4c8:	88fb      	ldrh	r3, [r7, #6]
 801b4ca:	b2db      	uxtb	r3, r3
 801b4cc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801b4ce:	88bb      	ldrh	r3, [r7, #4]
 801b4d0:	0a1b      	lsrs	r3, r3, #8
 801b4d2:	b29b      	uxth	r3, r3
 801b4d4:	b2db      	uxtb	r3, r3
 801b4d6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801b4d8:	88bb      	ldrh	r3, [r7, #4]
 801b4da:	b2db      	uxtb	r3, r3
 801b4dc:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801b4de:	887b      	ldrh	r3, [r7, #2]
 801b4e0:	0a1b      	lsrs	r3, r3, #8
 801b4e2:	b29b      	uxth	r3, r3
 801b4e4:	b2db      	uxtb	r3, r3
 801b4e6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801b4e8:	887b      	ldrh	r3, [r7, #2]
 801b4ea:	b2db      	uxtb	r3, r3
 801b4ec:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801b4ee:	883b      	ldrh	r3, [r7, #0]
 801b4f0:	0a1b      	lsrs	r3, r3, #8
 801b4f2:	b29b      	uxth	r3, r3
 801b4f4:	b2db      	uxtb	r3, r3
 801b4f6:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801b4f8:	883b      	ldrh	r3, [r7, #0]
 801b4fa:	b2db      	uxtb	r3, r3
 801b4fc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801b4fe:	f107 0308 	add.w	r3, r7, #8
 801b502:	2208      	movs	r2, #8
 801b504:	4619      	mov	r1, r3
 801b506:	2008      	movs	r0, #8
 801b508:	f000 fc2a 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b50c:	bf00      	nop
 801b50e:	3714      	adds	r7, #20
 801b510:	46bd      	mov	sp, r7
 801b512:	bd90      	pop	{r4, r7, pc}

0801b514 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801b514:	b580      	push	{r7, lr}
 801b516:	b084      	sub	sp, #16
 801b518:	af00      	add	r7, sp, #0
 801b51a:	4603      	mov	r3, r0
 801b51c:	6039      	str	r1, [r7, #0]
 801b51e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801b520:	79fb      	ldrb	r3, [r7, #7]
 801b522:	f003 0307 	and.w	r3, r3, #7
 801b526:	b2db      	uxtb	r3, r3
 801b528:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b52a:	683b      	ldr	r3, [r7, #0]
 801b52c:	0c1b      	lsrs	r3, r3, #16
 801b52e:	b2db      	uxtb	r3, r3
 801b530:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b532:	683b      	ldr	r3, [r7, #0]
 801b534:	0a1b      	lsrs	r3, r3, #8
 801b536:	b2db      	uxtb	r3, r3
 801b538:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801b53a:	683b      	ldr	r3, [r7, #0]
 801b53c:	b2db      	uxtb	r3, r3
 801b53e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801b540:	f107 030c 	add.w	r3, r7, #12
 801b544:	2204      	movs	r2, #4
 801b546:	4619      	mov	r1, r3
 801b548:	2097      	movs	r0, #151	; 0x97
 801b54a:	f000 fc09 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b54e:	bf00      	nop
 801b550:	3710      	adds	r7, #16
 801b552:	46bd      	mov	sp, r7
 801b554:	bd80      	pop	{r7, pc}
	...

0801b558 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801b558:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b55c:	b084      	sub	sp, #16
 801b55e:	af00      	add	r7, sp, #0
 801b560:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801b562:	2300      	movs	r3, #0
 801b564:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801b566:	4b1d      	ldr	r3, [pc, #116]	; (801b5dc <SUBGRF_SetRfFrequency+0x84>)
 801b568:	781b      	ldrb	r3, [r3, #0]
 801b56a:	f083 0301 	eor.w	r3, r3, #1
 801b56e:	b2db      	uxtb	r3, r3
 801b570:	2b00      	cmp	r3, #0
 801b572:	d005      	beq.n	801b580 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801b574:	6878      	ldr	r0, [r7, #4]
 801b576:	f7ff ff2b 	bl	801b3d0 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801b57a:	4b18      	ldr	r3, [pc, #96]	; (801b5dc <SUBGRF_SetRfFrequency+0x84>)
 801b57c:	2201      	movs	r2, #1
 801b57e:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801b580:	687b      	ldr	r3, [r7, #4]
 801b582:	2200      	movs	r2, #0
 801b584:	461c      	mov	r4, r3
 801b586:	4615      	mov	r5, r2
 801b588:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b58c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b590:	4a13      	ldr	r2, [pc, #76]	; (801b5e0 <SUBGRF_SetRfFrequency+0x88>)
 801b592:	f04f 0300 	mov.w	r3, #0
 801b596:	4640      	mov	r0, r8
 801b598:	4649      	mov	r1, r9
 801b59a:	f7e5 fb59 	bl	8000c50 <__aeabi_uldivmod>
 801b59e:	4602      	mov	r2, r0
 801b5a0:	460b      	mov	r3, r1
 801b5a2:	4613      	mov	r3, r2
 801b5a4:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801b5a6:	68fb      	ldr	r3, [r7, #12]
 801b5a8:	0e1b      	lsrs	r3, r3, #24
 801b5aa:	b2db      	uxtb	r3, r3
 801b5ac:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801b5ae:	68fb      	ldr	r3, [r7, #12]
 801b5b0:	0c1b      	lsrs	r3, r3, #16
 801b5b2:	b2db      	uxtb	r3, r3
 801b5b4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801b5b6:	68fb      	ldr	r3, [r7, #12]
 801b5b8:	0a1b      	lsrs	r3, r3, #8
 801b5ba:	b2db      	uxtb	r3, r3
 801b5bc:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801b5be:	68fb      	ldr	r3, [r7, #12]
 801b5c0:	b2db      	uxtb	r3, r3
 801b5c2:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801b5c4:	f107 0308 	add.w	r3, r7, #8
 801b5c8:	2204      	movs	r2, #4
 801b5ca:	4619      	mov	r1, r3
 801b5cc:	2086      	movs	r0, #134	; 0x86
 801b5ce:	f000 fbc7 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b5d2:	bf00      	nop
 801b5d4:	3710      	adds	r7, #16
 801b5d6:	46bd      	mov	sp, r7
 801b5d8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b5dc:	20001c3c 	.word	0x20001c3c
 801b5e0:	01e84800 	.word	0x01e84800

0801b5e4 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801b5e4:	b580      	push	{r7, lr}
 801b5e6:	b082      	sub	sp, #8
 801b5e8:	af00      	add	r7, sp, #0
 801b5ea:	4603      	mov	r3, r0
 801b5ec:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801b5ee:	79fa      	ldrb	r2, [r7, #7]
 801b5f0:	4b09      	ldr	r3, [pc, #36]	; (801b618 <SUBGRF_SetPacketType+0x34>)
 801b5f2:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801b5f4:	79fb      	ldrb	r3, [r7, #7]
 801b5f6:	2b00      	cmp	r3, #0
 801b5f8:	d104      	bne.n	801b604 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801b5fa:	2100      	movs	r1, #0
 801b5fc:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801b600:	f000 fafe 	bl	801bc00 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801b604:	1dfb      	adds	r3, r7, #7
 801b606:	2201      	movs	r2, #1
 801b608:	4619      	mov	r1, r3
 801b60a:	208a      	movs	r0, #138	; 0x8a
 801b60c:	f000 fba8 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b610:	bf00      	nop
 801b612:	3708      	adds	r7, #8
 801b614:	46bd      	mov	sp, r7
 801b616:	bd80      	pop	{r7, pc}
 801b618:	20001c35 	.word	0x20001c35

0801b61c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801b61c:	b480      	push	{r7}
 801b61e:	af00      	add	r7, sp, #0
    return PacketType;
 801b620:	4b02      	ldr	r3, [pc, #8]	; (801b62c <SUBGRF_GetPacketType+0x10>)
 801b622:	781b      	ldrb	r3, [r3, #0]
}
 801b624:	4618      	mov	r0, r3
 801b626:	46bd      	mov	sp, r7
 801b628:	bc80      	pop	{r7}
 801b62a:	4770      	bx	lr
 801b62c:	20001c35 	.word	0x20001c35

0801b630 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801b630:	b580      	push	{r7, lr}
 801b632:	b084      	sub	sp, #16
 801b634:	af00      	add	r7, sp, #0
 801b636:	4603      	mov	r3, r0
 801b638:	71fb      	strb	r3, [r7, #7]
 801b63a:	460b      	mov	r3, r1
 801b63c:	71bb      	strb	r3, [r7, #6]
 801b63e:	4613      	mov	r3, r2
 801b640:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801b642:	79fb      	ldrb	r3, [r7, #7]
 801b644:	2b01      	cmp	r3, #1
 801b646:	d149      	bne.n	801b6dc <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801b648:	2000      	movs	r0, #0
 801b64a:	f7ef fe1d 	bl	800b288 <RBI_GetRFOMaxPowerConfig>
 801b64e:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801b650:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b654:	68fa      	ldr	r2, [r7, #12]
 801b656:	429a      	cmp	r2, r3
 801b658:	da01      	bge.n	801b65e <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801b65a:	68fb      	ldr	r3, [r7, #12]
 801b65c:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801b65e:	68fb      	ldr	r3, [r7, #12]
 801b660:	2b0e      	cmp	r3, #14
 801b662:	d10e      	bne.n	801b682 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801b664:	2301      	movs	r3, #1
 801b666:	2201      	movs	r2, #1
 801b668:	2100      	movs	r1, #0
 801b66a:	2004      	movs	r0, #4
 801b66c:	f7ff fef6 	bl	801b45c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b670:	79ba      	ldrb	r2, [r7, #6]
 801b672:	68fb      	ldr	r3, [r7, #12]
 801b674:	b2db      	uxtb	r3, r3
 801b676:	1ad3      	subs	r3, r2, r3
 801b678:	b2db      	uxtb	r3, r3
 801b67a:	330e      	adds	r3, #14
 801b67c:	b2db      	uxtb	r3, r3
 801b67e:	71bb      	strb	r3, [r7, #6]
 801b680:	e01f      	b.n	801b6c2 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801b682:	68fb      	ldr	r3, [r7, #12]
 801b684:	2b0a      	cmp	r3, #10
 801b686:	d10e      	bne.n	801b6a6 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801b688:	2301      	movs	r3, #1
 801b68a:	2201      	movs	r2, #1
 801b68c:	2100      	movs	r1, #0
 801b68e:	2001      	movs	r0, #1
 801b690:	f7ff fee4 	bl	801b45c <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801b694:	79ba      	ldrb	r2, [r7, #6]
 801b696:	68fb      	ldr	r3, [r7, #12]
 801b698:	b2db      	uxtb	r3, r3
 801b69a:	1ad3      	subs	r3, r2, r3
 801b69c:	b2db      	uxtb	r3, r3
 801b69e:	330d      	adds	r3, #13
 801b6a0:	b2db      	uxtb	r3, r3
 801b6a2:	71bb      	strb	r3, [r7, #6]
 801b6a4:	e00d      	b.n	801b6c2 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 801b6a6:	2301      	movs	r3, #1
 801b6a8:	2201      	movs	r2, #1
 801b6aa:	2100      	movs	r1, #0
 801b6ac:	2006      	movs	r0, #6
 801b6ae:	f7ff fed5 	bl	801b45c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b6b2:	79ba      	ldrb	r2, [r7, #6]
 801b6b4:	68fb      	ldr	r3, [r7, #12]
 801b6b6:	b2db      	uxtb	r3, r3
 801b6b8:	1ad3      	subs	r3, r2, r3
 801b6ba:	b2db      	uxtb	r3, r3
 801b6bc:	330e      	adds	r3, #14
 801b6be:	b2db      	uxtb	r3, r3
 801b6c0:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801b6c2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b6c6:	f113 0f11 	cmn.w	r3, #17
 801b6ca:	da01      	bge.n	801b6d0 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801b6cc:	23ef      	movs	r3, #239	; 0xef
 801b6ce:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801b6d0:	2118      	movs	r1, #24
 801b6d2:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801b6d6:	f000 fa93 	bl	801bc00 <SUBGRF_WriteRegister>
 801b6da:	e067      	b.n	801b7ac <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801b6dc:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801b6e0:	f000 faa2 	bl	801bc28 <SUBGRF_ReadRegister>
 801b6e4:	4603      	mov	r3, r0
 801b6e6:	f043 031e 	orr.w	r3, r3, #30
 801b6ea:	b2db      	uxtb	r3, r3
 801b6ec:	4619      	mov	r1, r3
 801b6ee:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801b6f2:	f000 fa85 	bl	801bc00 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801b6f6:	2001      	movs	r0, #1
 801b6f8:	f7ef fdc6 	bl	800b288 <RBI_GetRFOMaxPowerConfig>
 801b6fc:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801b6fe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b702:	68fa      	ldr	r2, [r7, #12]
 801b704:	429a      	cmp	r2, r3
 801b706:	da01      	bge.n	801b70c <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801b708:	68fb      	ldr	r3, [r7, #12]
 801b70a:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801b70c:	68fb      	ldr	r3, [r7, #12]
 801b70e:	2b14      	cmp	r3, #20
 801b710:	d10e      	bne.n	801b730 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801b712:	2301      	movs	r3, #1
 801b714:	2200      	movs	r2, #0
 801b716:	2105      	movs	r1, #5
 801b718:	2003      	movs	r0, #3
 801b71a:	f7ff fe9f 	bl	801b45c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b71e:	79ba      	ldrb	r2, [r7, #6]
 801b720:	68fb      	ldr	r3, [r7, #12]
 801b722:	b2db      	uxtb	r3, r3
 801b724:	1ad3      	subs	r3, r2, r3
 801b726:	b2db      	uxtb	r3, r3
 801b728:	3316      	adds	r3, #22
 801b72a:	b2db      	uxtb	r3, r3
 801b72c:	71bb      	strb	r3, [r7, #6]
 801b72e:	e031      	b.n	801b794 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801b730:	68fb      	ldr	r3, [r7, #12]
 801b732:	2b11      	cmp	r3, #17
 801b734:	d10e      	bne.n	801b754 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801b736:	2301      	movs	r3, #1
 801b738:	2200      	movs	r2, #0
 801b73a:	2103      	movs	r1, #3
 801b73c:	2002      	movs	r0, #2
 801b73e:	f7ff fe8d 	bl	801b45c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b742:	79ba      	ldrb	r2, [r7, #6]
 801b744:	68fb      	ldr	r3, [r7, #12]
 801b746:	b2db      	uxtb	r3, r3
 801b748:	1ad3      	subs	r3, r2, r3
 801b74a:	b2db      	uxtb	r3, r3
 801b74c:	3316      	adds	r3, #22
 801b74e:	b2db      	uxtb	r3, r3
 801b750:	71bb      	strb	r3, [r7, #6]
 801b752:	e01f      	b.n	801b794 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801b754:	68fb      	ldr	r3, [r7, #12]
 801b756:	2b0e      	cmp	r3, #14
 801b758:	d10e      	bne.n	801b778 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801b75a:	2301      	movs	r3, #1
 801b75c:	2200      	movs	r2, #0
 801b75e:	2102      	movs	r1, #2
 801b760:	2002      	movs	r0, #2
 801b762:	f7ff fe7b 	bl	801b45c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b766:	79ba      	ldrb	r2, [r7, #6]
 801b768:	68fb      	ldr	r3, [r7, #12]
 801b76a:	b2db      	uxtb	r3, r3
 801b76c:	1ad3      	subs	r3, r2, r3
 801b76e:	b2db      	uxtb	r3, r3
 801b770:	330e      	adds	r3, #14
 801b772:	b2db      	uxtb	r3, r3
 801b774:	71bb      	strb	r3, [r7, #6]
 801b776:	e00d      	b.n	801b794 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801b778:	2301      	movs	r3, #1
 801b77a:	2200      	movs	r2, #0
 801b77c:	2107      	movs	r1, #7
 801b77e:	2004      	movs	r0, #4
 801b780:	f7ff fe6c 	bl	801b45c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b784:	79ba      	ldrb	r2, [r7, #6]
 801b786:	68fb      	ldr	r3, [r7, #12]
 801b788:	b2db      	uxtb	r3, r3
 801b78a:	1ad3      	subs	r3, r2, r3
 801b78c:	b2db      	uxtb	r3, r3
 801b78e:	3316      	adds	r3, #22
 801b790:	b2db      	uxtb	r3, r3
 801b792:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801b794:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b798:	f113 0f09 	cmn.w	r3, #9
 801b79c:	da01      	bge.n	801b7a2 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801b79e:	23f7      	movs	r3, #247	; 0xf7
 801b7a0:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801b7a2:	2138      	movs	r1, #56	; 0x38
 801b7a4:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801b7a8:	f000 fa2a 	bl	801bc00 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801b7ac:	79bb      	ldrb	r3, [r7, #6]
 801b7ae:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801b7b0:	797b      	ldrb	r3, [r7, #5]
 801b7b2:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801b7b4:	f107 0308 	add.w	r3, r7, #8
 801b7b8:	2202      	movs	r2, #2
 801b7ba:	4619      	mov	r1, r3
 801b7bc:	208e      	movs	r0, #142	; 0x8e
 801b7be:	f000 facf 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801b7c2:	bf00      	nop
 801b7c4:	3710      	adds	r7, #16
 801b7c6:	46bd      	mov	sp, r7
 801b7c8:	bd80      	pop	{r7, pc}
	...

0801b7cc <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801b7cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b7d0:	b086      	sub	sp, #24
 801b7d2:	af00      	add	r7, sp, #0
 801b7d4:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801b7d6:	2300      	movs	r3, #0
 801b7d8:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b7da:	4a61      	ldr	r2, [pc, #388]	; (801b960 <SUBGRF_SetModulationParams+0x194>)
 801b7dc:	f107 0308 	add.w	r3, r7, #8
 801b7e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b7e4:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801b7e8:	687b      	ldr	r3, [r7, #4]
 801b7ea:	781a      	ldrb	r2, [r3, #0]
 801b7ec:	4b5d      	ldr	r3, [pc, #372]	; (801b964 <SUBGRF_SetModulationParams+0x198>)
 801b7ee:	781b      	ldrb	r3, [r3, #0]
 801b7f0:	429a      	cmp	r2, r3
 801b7f2:	d004      	beq.n	801b7fe <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801b7f4:	687b      	ldr	r3, [r7, #4]
 801b7f6:	781b      	ldrb	r3, [r3, #0]
 801b7f8:	4618      	mov	r0, r3
 801b7fa:	f7ff fef3 	bl	801b5e4 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801b7fe:	687b      	ldr	r3, [r7, #4]
 801b800:	781b      	ldrb	r3, [r3, #0]
 801b802:	2b03      	cmp	r3, #3
 801b804:	f200 80a5 	bhi.w	801b952 <SUBGRF_SetModulationParams+0x186>
 801b808:	a201      	add	r2, pc, #4	; (adr r2, 801b810 <SUBGRF_SetModulationParams+0x44>)
 801b80a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b80e:	bf00      	nop
 801b810:	0801b821 	.word	0x0801b821
 801b814:	0801b8e1 	.word	0x0801b8e1
 801b818:	0801b8a3 	.word	0x0801b8a3
 801b81c:	0801b90f 	.word	0x0801b90f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801b820:	2308      	movs	r3, #8
 801b822:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801b824:	687b      	ldr	r3, [r7, #4]
 801b826:	685b      	ldr	r3, [r3, #4]
 801b828:	4a4f      	ldr	r2, [pc, #316]	; (801b968 <SUBGRF_SetModulationParams+0x19c>)
 801b82a:	fbb2 f3f3 	udiv	r3, r2, r3
 801b82e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b830:	697b      	ldr	r3, [r7, #20]
 801b832:	0c1b      	lsrs	r3, r3, #16
 801b834:	b2db      	uxtb	r3, r3
 801b836:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b838:	697b      	ldr	r3, [r7, #20]
 801b83a:	0a1b      	lsrs	r3, r3, #8
 801b83c:	b2db      	uxtb	r3, r3
 801b83e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b840:	697b      	ldr	r3, [r7, #20]
 801b842:	b2db      	uxtb	r3, r3
 801b844:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b846:	687b      	ldr	r3, [r7, #4]
 801b848:	7b1b      	ldrb	r3, [r3, #12]
 801b84a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b84c:	687b      	ldr	r3, [r7, #4]
 801b84e:	7b5b      	ldrb	r3, [r3, #13]
 801b850:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801b852:	687b      	ldr	r3, [r7, #4]
 801b854:	689b      	ldr	r3, [r3, #8]
 801b856:	2200      	movs	r2, #0
 801b858:	461c      	mov	r4, r3
 801b85a:	4615      	mov	r5, r2
 801b85c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b860:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b864:	4a41      	ldr	r2, [pc, #260]	; (801b96c <SUBGRF_SetModulationParams+0x1a0>)
 801b866:	f04f 0300 	mov.w	r3, #0
 801b86a:	4640      	mov	r0, r8
 801b86c:	4649      	mov	r1, r9
 801b86e:	f7e5 f9ef 	bl	8000c50 <__aeabi_uldivmod>
 801b872:	4602      	mov	r2, r0
 801b874:	460b      	mov	r3, r1
 801b876:	4613      	mov	r3, r2
 801b878:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801b87a:	697b      	ldr	r3, [r7, #20]
 801b87c:	0c1b      	lsrs	r3, r3, #16
 801b87e:	b2db      	uxtb	r3, r3
 801b880:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801b882:	697b      	ldr	r3, [r7, #20]
 801b884:	0a1b      	lsrs	r3, r3, #8
 801b886:	b2db      	uxtb	r3, r3
 801b888:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801b88a:	697b      	ldr	r3, [r7, #20]
 801b88c:	b2db      	uxtb	r3, r3
 801b88e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b890:	7cfb      	ldrb	r3, [r7, #19]
 801b892:	b29a      	uxth	r2, r3
 801b894:	f107 0308 	add.w	r3, r7, #8
 801b898:	4619      	mov	r1, r3
 801b89a:	208b      	movs	r0, #139	; 0x8b
 801b89c:	f000 fa60 	bl	801bd60 <SUBGRF_WriteCommand>
        break;
 801b8a0:	e058      	b.n	801b954 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801b8a2:	2304      	movs	r3, #4
 801b8a4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801b8a6:	687b      	ldr	r3, [r7, #4]
 801b8a8:	691b      	ldr	r3, [r3, #16]
 801b8aa:	4a2f      	ldr	r2, [pc, #188]	; (801b968 <SUBGRF_SetModulationParams+0x19c>)
 801b8ac:	fbb2 f3f3 	udiv	r3, r2, r3
 801b8b0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b8b2:	697b      	ldr	r3, [r7, #20]
 801b8b4:	0c1b      	lsrs	r3, r3, #16
 801b8b6:	b2db      	uxtb	r3, r3
 801b8b8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b8ba:	697b      	ldr	r3, [r7, #20]
 801b8bc:	0a1b      	lsrs	r3, r3, #8
 801b8be:	b2db      	uxtb	r3, r3
 801b8c0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b8c2:	697b      	ldr	r3, [r7, #20]
 801b8c4:	b2db      	uxtb	r3, r3
 801b8c6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801b8c8:	687b      	ldr	r3, [r7, #4]
 801b8ca:	7d1b      	ldrb	r3, [r3, #20]
 801b8cc:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b8ce:	7cfb      	ldrb	r3, [r7, #19]
 801b8d0:	b29a      	uxth	r2, r3
 801b8d2:	f107 0308 	add.w	r3, r7, #8
 801b8d6:	4619      	mov	r1, r3
 801b8d8:	208b      	movs	r0, #139	; 0x8b
 801b8da:	f000 fa41 	bl	801bd60 <SUBGRF_WriteCommand>
        break;
 801b8de:	e039      	b.n	801b954 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801b8e0:	2304      	movs	r3, #4
 801b8e2:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801b8e4:	687b      	ldr	r3, [r7, #4]
 801b8e6:	7e1b      	ldrb	r3, [r3, #24]
 801b8e8:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801b8ea:	687b      	ldr	r3, [r7, #4]
 801b8ec:	7e5b      	ldrb	r3, [r3, #25]
 801b8ee:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801b8f0:	687b      	ldr	r3, [r7, #4]
 801b8f2:	7e9b      	ldrb	r3, [r3, #26]
 801b8f4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801b8f6:	687b      	ldr	r3, [r7, #4]
 801b8f8:	7edb      	ldrb	r3, [r3, #27]
 801b8fa:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b8fc:	7cfb      	ldrb	r3, [r7, #19]
 801b8fe:	b29a      	uxth	r2, r3
 801b900:	f107 0308 	add.w	r3, r7, #8
 801b904:	4619      	mov	r1, r3
 801b906:	208b      	movs	r0, #139	; 0x8b
 801b908:	f000 fa2a 	bl	801bd60 <SUBGRF_WriteCommand>

        break;
 801b90c:	e022      	b.n	801b954 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801b90e:	2305      	movs	r3, #5
 801b910:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801b912:	687b      	ldr	r3, [r7, #4]
 801b914:	685b      	ldr	r3, [r3, #4]
 801b916:	4a14      	ldr	r2, [pc, #80]	; (801b968 <SUBGRF_SetModulationParams+0x19c>)
 801b918:	fbb2 f3f3 	udiv	r3, r2, r3
 801b91c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b91e:	697b      	ldr	r3, [r7, #20]
 801b920:	0c1b      	lsrs	r3, r3, #16
 801b922:	b2db      	uxtb	r3, r3
 801b924:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b926:	697b      	ldr	r3, [r7, #20]
 801b928:	0a1b      	lsrs	r3, r3, #8
 801b92a:	b2db      	uxtb	r3, r3
 801b92c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b92e:	697b      	ldr	r3, [r7, #20]
 801b930:	b2db      	uxtb	r3, r3
 801b932:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b934:	687b      	ldr	r3, [r7, #4]
 801b936:	7b1b      	ldrb	r3, [r3, #12]
 801b938:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b93a:	687b      	ldr	r3, [r7, #4]
 801b93c:	7b5b      	ldrb	r3, [r3, #13]
 801b93e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b940:	7cfb      	ldrb	r3, [r7, #19]
 801b942:	b29a      	uxth	r2, r3
 801b944:	f107 0308 	add.w	r3, r7, #8
 801b948:	4619      	mov	r1, r3
 801b94a:	208b      	movs	r0, #139	; 0x8b
 801b94c:	f000 fa08 	bl	801bd60 <SUBGRF_WriteCommand>
        break;
 801b950:	e000      	b.n	801b954 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801b952:	bf00      	nop
    }
}
 801b954:	bf00      	nop
 801b956:	3718      	adds	r7, #24
 801b958:	46bd      	mov	sp, r7
 801b95a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b95e:	bf00      	nop
 801b960:	0801e9c8 	.word	0x0801e9c8
 801b964:	20001c35 	.word	0x20001c35
 801b968:	3d090000 	.word	0x3d090000
 801b96c:	01e84800 	.word	0x01e84800

0801b970 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801b970:	b580      	push	{r7, lr}
 801b972:	b086      	sub	sp, #24
 801b974:	af00      	add	r7, sp, #0
 801b976:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801b978:	2300      	movs	r3, #0
 801b97a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b97c:	4a48      	ldr	r2, [pc, #288]	; (801baa0 <SUBGRF_SetPacketParams+0x130>)
 801b97e:	f107 030c 	add.w	r3, r7, #12
 801b982:	ca07      	ldmia	r2, {r0, r1, r2}
 801b984:	c303      	stmia	r3!, {r0, r1}
 801b986:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801b988:	687b      	ldr	r3, [r7, #4]
 801b98a:	781a      	ldrb	r2, [r3, #0]
 801b98c:	4b45      	ldr	r3, [pc, #276]	; (801baa4 <SUBGRF_SetPacketParams+0x134>)
 801b98e:	781b      	ldrb	r3, [r3, #0]
 801b990:	429a      	cmp	r2, r3
 801b992:	d004      	beq.n	801b99e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801b994:	687b      	ldr	r3, [r7, #4]
 801b996:	781b      	ldrb	r3, [r3, #0]
 801b998:	4618      	mov	r0, r3
 801b99a:	f7ff fe23 	bl	801b5e4 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801b99e:	687b      	ldr	r3, [r7, #4]
 801b9a0:	781b      	ldrb	r3, [r3, #0]
 801b9a2:	2b03      	cmp	r3, #3
 801b9a4:	d878      	bhi.n	801ba98 <SUBGRF_SetPacketParams+0x128>
 801b9a6:	a201      	add	r2, pc, #4	; (adr r2, 801b9ac <SUBGRF_SetPacketParams+0x3c>)
 801b9a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b9ac:	0801b9bd 	.word	0x0801b9bd
 801b9b0:	0801ba4d 	.word	0x0801ba4d
 801b9b4:	0801ba41 	.word	0x0801ba41
 801b9b8:	0801b9bd 	.word	0x0801b9bd
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801b9bc:	687b      	ldr	r3, [r7, #4]
 801b9be:	7a5b      	ldrb	r3, [r3, #9]
 801b9c0:	2bf1      	cmp	r3, #241	; 0xf1
 801b9c2:	d10a      	bne.n	801b9da <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801b9c4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801b9c8:	f7ff faae 	bl	801af28 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801b9cc:	f248 0005 	movw	r0, #32773	; 0x8005
 801b9d0:	f7ff faca 	bl	801af68 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801b9d4:	2302      	movs	r3, #2
 801b9d6:	75bb      	strb	r3, [r7, #22]
 801b9d8:	e011      	b.n	801b9fe <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801b9da:	687b      	ldr	r3, [r7, #4]
 801b9dc:	7a5b      	ldrb	r3, [r3, #9]
 801b9de:	2bf2      	cmp	r3, #242	; 0xf2
 801b9e0:	d10a      	bne.n	801b9f8 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801b9e2:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801b9e6:	f7ff fa9f 	bl	801af28 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801b9ea:	f241 0021 	movw	r0, #4129	; 0x1021
 801b9ee:	f7ff fabb 	bl	801af68 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801b9f2:	2306      	movs	r3, #6
 801b9f4:	75bb      	strb	r3, [r7, #22]
 801b9f6:	e002      	b.n	801b9fe <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801b9f8:	687b      	ldr	r3, [r7, #4]
 801b9fa:	7a5b      	ldrb	r3, [r3, #9]
 801b9fc:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801b9fe:	2309      	movs	r3, #9
 801ba00:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801ba02:	687b      	ldr	r3, [r7, #4]
 801ba04:	885b      	ldrh	r3, [r3, #2]
 801ba06:	0a1b      	lsrs	r3, r3, #8
 801ba08:	b29b      	uxth	r3, r3
 801ba0a:	b2db      	uxtb	r3, r3
 801ba0c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801ba0e:	687b      	ldr	r3, [r7, #4]
 801ba10:	885b      	ldrh	r3, [r3, #2]
 801ba12:	b2db      	uxtb	r3, r3
 801ba14:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801ba16:	687b      	ldr	r3, [r7, #4]
 801ba18:	791b      	ldrb	r3, [r3, #4]
 801ba1a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801ba1c:	687b      	ldr	r3, [r7, #4]
 801ba1e:	795b      	ldrb	r3, [r3, #5]
 801ba20:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801ba22:	687b      	ldr	r3, [r7, #4]
 801ba24:	799b      	ldrb	r3, [r3, #6]
 801ba26:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801ba28:	687b      	ldr	r3, [r7, #4]
 801ba2a:	79db      	ldrb	r3, [r3, #7]
 801ba2c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801ba2e:	687b      	ldr	r3, [r7, #4]
 801ba30:	7a1b      	ldrb	r3, [r3, #8]
 801ba32:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801ba34:	7dbb      	ldrb	r3, [r7, #22]
 801ba36:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801ba38:	687b      	ldr	r3, [r7, #4]
 801ba3a:	7a9b      	ldrb	r3, [r3, #10]
 801ba3c:	753b      	strb	r3, [r7, #20]
        break;
 801ba3e:	e022      	b.n	801ba86 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801ba40:	2301      	movs	r3, #1
 801ba42:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801ba44:	687b      	ldr	r3, [r7, #4]
 801ba46:	7b1b      	ldrb	r3, [r3, #12]
 801ba48:	733b      	strb	r3, [r7, #12]
        break;
 801ba4a:	e01c      	b.n	801ba86 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801ba4c:	2306      	movs	r3, #6
 801ba4e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801ba50:	687b      	ldr	r3, [r7, #4]
 801ba52:	89db      	ldrh	r3, [r3, #14]
 801ba54:	0a1b      	lsrs	r3, r3, #8
 801ba56:	b29b      	uxth	r3, r3
 801ba58:	b2db      	uxtb	r3, r3
 801ba5a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801ba5c:	687b      	ldr	r3, [r7, #4]
 801ba5e:	89db      	ldrh	r3, [r3, #14]
 801ba60:	b2db      	uxtb	r3, r3
 801ba62:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801ba64:	687b      	ldr	r3, [r7, #4]
 801ba66:	7c1a      	ldrb	r2, [r3, #16]
 801ba68:	4b0f      	ldr	r3, [pc, #60]	; (801baa8 <SUBGRF_SetPacketParams+0x138>)
 801ba6a:	4611      	mov	r1, r2
 801ba6c:	7019      	strb	r1, [r3, #0]
 801ba6e:	4613      	mov	r3, r2
 801ba70:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801ba72:	687b      	ldr	r3, [r7, #4]
 801ba74:	7c5b      	ldrb	r3, [r3, #17]
 801ba76:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801ba78:	687b      	ldr	r3, [r7, #4]
 801ba7a:	7c9b      	ldrb	r3, [r3, #18]
 801ba7c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801ba7e:	687b      	ldr	r3, [r7, #4]
 801ba80:	7cdb      	ldrb	r3, [r3, #19]
 801ba82:	747b      	strb	r3, [r7, #17]
        break;
 801ba84:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801ba86:	7dfb      	ldrb	r3, [r7, #23]
 801ba88:	b29a      	uxth	r2, r3
 801ba8a:	f107 030c 	add.w	r3, r7, #12
 801ba8e:	4619      	mov	r1, r3
 801ba90:	208c      	movs	r0, #140	; 0x8c
 801ba92:	f000 f965 	bl	801bd60 <SUBGRF_WriteCommand>
 801ba96:	e000      	b.n	801ba9a <SUBGRF_SetPacketParams+0x12a>
        return;
 801ba98:	bf00      	nop
}
 801ba9a:	3718      	adds	r7, #24
 801ba9c:	46bd      	mov	sp, r7
 801ba9e:	bd80      	pop	{r7, pc}
 801baa0:	0801e9d0 	.word	0x0801e9d0
 801baa4:	20001c35 	.word	0x20001c35
 801baa8:	20001c36 	.word	0x20001c36

0801baac <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801baac:	b580      	push	{r7, lr}
 801baae:	b084      	sub	sp, #16
 801bab0:	af00      	add	r7, sp, #0
 801bab2:	4603      	mov	r3, r0
 801bab4:	460a      	mov	r2, r1
 801bab6:	71fb      	strb	r3, [r7, #7]
 801bab8:	4613      	mov	r3, r2
 801baba:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801babc:	79fb      	ldrb	r3, [r7, #7]
 801babe:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801bac0:	79bb      	ldrb	r3, [r7, #6]
 801bac2:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801bac4:	f107 030c 	add.w	r3, r7, #12
 801bac8:	2202      	movs	r2, #2
 801baca:	4619      	mov	r1, r3
 801bacc:	208f      	movs	r0, #143	; 0x8f
 801bace:	f000 f947 	bl	801bd60 <SUBGRF_WriteCommand>
}
 801bad2:	bf00      	nop
 801bad4:	3710      	adds	r7, #16
 801bad6:	46bd      	mov	sp, r7
 801bad8:	bd80      	pop	{r7, pc}

0801bada <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801bada:	b580      	push	{r7, lr}
 801badc:	b082      	sub	sp, #8
 801bade:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801bae0:	2300      	movs	r3, #0
 801bae2:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801bae4:	1d3b      	adds	r3, r7, #4
 801bae6:	2201      	movs	r2, #1
 801bae8:	4619      	mov	r1, r3
 801baea:	2015      	movs	r0, #21
 801baec:	f000 f95a 	bl	801bda4 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801baf0:	793b      	ldrb	r3, [r7, #4]
 801baf2:	425b      	negs	r3, r3
 801baf4:	105b      	asrs	r3, r3, #1
 801baf6:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801baf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801bafc:	4618      	mov	r0, r3
 801bafe:	3708      	adds	r7, #8
 801bb00:	46bd      	mov	sp, r7
 801bb02:	bd80      	pop	{r7, pc}

0801bb04 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801bb04:	b580      	push	{r7, lr}
 801bb06:	b084      	sub	sp, #16
 801bb08:	af00      	add	r7, sp, #0
 801bb0a:	6078      	str	r0, [r7, #4]
 801bb0c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801bb0e:	f107 030c 	add.w	r3, r7, #12
 801bb12:	2202      	movs	r2, #2
 801bb14:	4619      	mov	r1, r3
 801bb16:	2013      	movs	r0, #19
 801bb18:	f000 f944 	bl	801bda4 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801bb1c:	f7ff fd7e 	bl	801b61c <SUBGRF_GetPacketType>
 801bb20:	4603      	mov	r3, r0
 801bb22:	2b01      	cmp	r3, #1
 801bb24:	d10d      	bne.n	801bb42 <SUBGRF_GetRxBufferStatus+0x3e>
 801bb26:	4b0c      	ldr	r3, [pc, #48]	; (801bb58 <SUBGRF_GetRxBufferStatus+0x54>)
 801bb28:	781b      	ldrb	r3, [r3, #0]
 801bb2a:	b2db      	uxtb	r3, r3
 801bb2c:	2b01      	cmp	r3, #1
 801bb2e:	d108      	bne.n	801bb42 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801bb30:	f240 7002 	movw	r0, #1794	; 0x702
 801bb34:	f000 f878 	bl	801bc28 <SUBGRF_ReadRegister>
 801bb38:	4603      	mov	r3, r0
 801bb3a:	461a      	mov	r2, r3
 801bb3c:	687b      	ldr	r3, [r7, #4]
 801bb3e:	701a      	strb	r2, [r3, #0]
 801bb40:	e002      	b.n	801bb48 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801bb42:	7b3a      	ldrb	r2, [r7, #12]
 801bb44:	687b      	ldr	r3, [r7, #4]
 801bb46:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801bb48:	7b7a      	ldrb	r2, [r7, #13]
 801bb4a:	683b      	ldr	r3, [r7, #0]
 801bb4c:	701a      	strb	r2, [r3, #0]
}
 801bb4e:	bf00      	nop
 801bb50:	3710      	adds	r7, #16
 801bb52:	46bd      	mov	sp, r7
 801bb54:	bd80      	pop	{r7, pc}
 801bb56:	bf00      	nop
 801bb58:	20001c36 	.word	0x20001c36

0801bb5c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801bb5c:	b580      	push	{r7, lr}
 801bb5e:	b084      	sub	sp, #16
 801bb60:	af00      	add	r7, sp, #0
 801bb62:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801bb64:	f107 030c 	add.w	r3, r7, #12
 801bb68:	2203      	movs	r2, #3
 801bb6a:	4619      	mov	r1, r3
 801bb6c:	2014      	movs	r0, #20
 801bb6e:	f000 f919 	bl	801bda4 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801bb72:	f7ff fd53 	bl	801b61c <SUBGRF_GetPacketType>
 801bb76:	4603      	mov	r3, r0
 801bb78:	461a      	mov	r2, r3
 801bb7a:	687b      	ldr	r3, [r7, #4]
 801bb7c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801bb7e:	687b      	ldr	r3, [r7, #4]
 801bb80:	781b      	ldrb	r3, [r3, #0]
 801bb82:	2b00      	cmp	r3, #0
 801bb84:	d002      	beq.n	801bb8c <SUBGRF_GetPacketStatus+0x30>
 801bb86:	2b01      	cmp	r3, #1
 801bb88:	d013      	beq.n	801bbb2 <SUBGRF_GetPacketStatus+0x56>
 801bb8a:	e02a      	b.n	801bbe2 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801bb8c:	7b3a      	ldrb	r2, [r7, #12]
 801bb8e:	687b      	ldr	r3, [r7, #4]
 801bb90:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801bb92:	7b7b      	ldrb	r3, [r7, #13]
 801bb94:	425b      	negs	r3, r3
 801bb96:	105b      	asrs	r3, r3, #1
 801bb98:	b25a      	sxtb	r2, r3
 801bb9a:	687b      	ldr	r3, [r7, #4]
 801bb9c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801bb9e:	7bbb      	ldrb	r3, [r7, #14]
 801bba0:	425b      	negs	r3, r3
 801bba2:	105b      	asrs	r3, r3, #1
 801bba4:	b25a      	sxtb	r2, r3
 801bba6:	687b      	ldr	r3, [r7, #4]
 801bba8:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801bbaa:	687b      	ldr	r3, [r7, #4]
 801bbac:	2200      	movs	r2, #0
 801bbae:	609a      	str	r2, [r3, #8]
            break;
 801bbb0:	e020      	b.n	801bbf4 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801bbb2:	7b3b      	ldrb	r3, [r7, #12]
 801bbb4:	425b      	negs	r3, r3
 801bbb6:	105b      	asrs	r3, r3, #1
 801bbb8:	b25a      	sxtb	r2, r3
 801bbba:	687b      	ldr	r3, [r7, #4]
 801bbbc:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801bbbe:	7b7b      	ldrb	r3, [r7, #13]
 801bbc0:	b25b      	sxtb	r3, r3
 801bbc2:	3302      	adds	r3, #2
 801bbc4:	109b      	asrs	r3, r3, #2
 801bbc6:	b25a      	sxtb	r2, r3
 801bbc8:	687b      	ldr	r3, [r7, #4]
 801bbca:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801bbcc:	7bbb      	ldrb	r3, [r7, #14]
 801bbce:	425b      	negs	r3, r3
 801bbd0:	105b      	asrs	r3, r3, #1
 801bbd2:	b25a      	sxtb	r2, r3
 801bbd4:	687b      	ldr	r3, [r7, #4]
 801bbd6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801bbd8:	4b08      	ldr	r3, [pc, #32]	; (801bbfc <SUBGRF_GetPacketStatus+0xa0>)
 801bbda:	681a      	ldr	r2, [r3, #0]
 801bbdc:	687b      	ldr	r3, [r7, #4]
 801bbde:	611a      	str	r2, [r3, #16]
            break;
 801bbe0:	e008      	b.n	801bbf4 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801bbe2:	2214      	movs	r2, #20
 801bbe4:	2100      	movs	r1, #0
 801bbe6:	6878      	ldr	r0, [r7, #4]
 801bbe8:	f000 fbbd 	bl	801c366 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801bbec:	687b      	ldr	r3, [r7, #4]
 801bbee:	220f      	movs	r2, #15
 801bbf0:	701a      	strb	r2, [r3, #0]
            break;
 801bbf2:	bf00      	nop
    }
}
 801bbf4:	bf00      	nop
 801bbf6:	3710      	adds	r7, #16
 801bbf8:	46bd      	mov	sp, r7
 801bbfa:	bd80      	pop	{r7, pc}
 801bbfc:	20001c38 	.word	0x20001c38

0801bc00 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801bc00:	b580      	push	{r7, lr}
 801bc02:	b082      	sub	sp, #8
 801bc04:	af00      	add	r7, sp, #0
 801bc06:	4603      	mov	r3, r0
 801bc08:	460a      	mov	r2, r1
 801bc0a:	80fb      	strh	r3, [r7, #6]
 801bc0c:	4613      	mov	r3, r2
 801bc0e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801bc10:	1d7a      	adds	r2, r7, #5
 801bc12:	88f9      	ldrh	r1, [r7, #6]
 801bc14:	2301      	movs	r3, #1
 801bc16:	4803      	ldr	r0, [pc, #12]	; (801bc24 <SUBGRF_WriteRegister+0x24>)
 801bc18:	f7eb ff94 	bl	8007b44 <HAL_SUBGHZ_WriteRegisters>
}
 801bc1c:	bf00      	nop
 801bc1e:	3708      	adds	r7, #8
 801bc20:	46bd      	mov	sp, r7
 801bc22:	bd80      	pop	{r7, pc}
 801bc24:	2000026c 	.word	0x2000026c

0801bc28 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801bc28:	b580      	push	{r7, lr}
 801bc2a:	b084      	sub	sp, #16
 801bc2c:	af00      	add	r7, sp, #0
 801bc2e:	4603      	mov	r3, r0
 801bc30:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801bc32:	f107 020f 	add.w	r2, r7, #15
 801bc36:	88f9      	ldrh	r1, [r7, #6]
 801bc38:	2301      	movs	r3, #1
 801bc3a:	4804      	ldr	r0, [pc, #16]	; (801bc4c <SUBGRF_ReadRegister+0x24>)
 801bc3c:	f7eb ffe1 	bl	8007c02 <HAL_SUBGHZ_ReadRegisters>
    return data;
 801bc40:	7bfb      	ldrb	r3, [r7, #15]
}
 801bc42:	4618      	mov	r0, r3
 801bc44:	3710      	adds	r7, #16
 801bc46:	46bd      	mov	sp, r7
 801bc48:	bd80      	pop	{r7, pc}
 801bc4a:	bf00      	nop
 801bc4c:	2000026c 	.word	0x2000026c

0801bc50 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801bc50:	b580      	push	{r7, lr}
 801bc52:	b086      	sub	sp, #24
 801bc54:	af00      	add	r7, sp, #0
 801bc56:	4603      	mov	r3, r0
 801bc58:	6039      	str	r1, [r7, #0]
 801bc5a:	80fb      	strh	r3, [r7, #6]
 801bc5c:	4613      	mov	r3, r2
 801bc5e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bc60:	f3ef 8310 	mrs	r3, PRIMASK
 801bc64:	60fb      	str	r3, [r7, #12]
  return(result);
 801bc66:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bc68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bc6a:	b672      	cpsid	i
}
 801bc6c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801bc6e:	88bb      	ldrh	r3, [r7, #4]
 801bc70:	88f9      	ldrh	r1, [r7, #6]
 801bc72:	683a      	ldr	r2, [r7, #0]
 801bc74:	4806      	ldr	r0, [pc, #24]	; (801bc90 <SUBGRF_WriteRegisters+0x40>)
 801bc76:	f7eb ff65 	bl	8007b44 <HAL_SUBGHZ_WriteRegisters>
 801bc7a:	697b      	ldr	r3, [r7, #20]
 801bc7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc7e:	693b      	ldr	r3, [r7, #16]
 801bc80:	f383 8810 	msr	PRIMASK, r3
}
 801bc84:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bc86:	bf00      	nop
 801bc88:	3718      	adds	r7, #24
 801bc8a:	46bd      	mov	sp, r7
 801bc8c:	bd80      	pop	{r7, pc}
 801bc8e:	bf00      	nop
 801bc90:	2000026c 	.word	0x2000026c

0801bc94 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801bc94:	b580      	push	{r7, lr}
 801bc96:	b086      	sub	sp, #24
 801bc98:	af00      	add	r7, sp, #0
 801bc9a:	4603      	mov	r3, r0
 801bc9c:	6039      	str	r1, [r7, #0]
 801bc9e:	80fb      	strh	r3, [r7, #6]
 801bca0:	4613      	mov	r3, r2
 801bca2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bca4:	f3ef 8310 	mrs	r3, PRIMASK
 801bca8:	60fb      	str	r3, [r7, #12]
  return(result);
 801bcaa:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bcac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bcae:	b672      	cpsid	i
}
 801bcb0:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801bcb2:	88bb      	ldrh	r3, [r7, #4]
 801bcb4:	88f9      	ldrh	r1, [r7, #6]
 801bcb6:	683a      	ldr	r2, [r7, #0]
 801bcb8:	4806      	ldr	r0, [pc, #24]	; (801bcd4 <SUBGRF_ReadRegisters+0x40>)
 801bcba:	f7eb ffa2 	bl	8007c02 <HAL_SUBGHZ_ReadRegisters>
 801bcbe:	697b      	ldr	r3, [r7, #20]
 801bcc0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bcc2:	693b      	ldr	r3, [r7, #16]
 801bcc4:	f383 8810 	msr	PRIMASK, r3
}
 801bcc8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bcca:	bf00      	nop
 801bccc:	3718      	adds	r7, #24
 801bcce:	46bd      	mov	sp, r7
 801bcd0:	bd80      	pop	{r7, pc}
 801bcd2:	bf00      	nop
 801bcd4:	2000026c 	.word	0x2000026c

0801bcd8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bcd8:	b580      	push	{r7, lr}
 801bcda:	b086      	sub	sp, #24
 801bcdc:	af00      	add	r7, sp, #0
 801bcde:	4603      	mov	r3, r0
 801bce0:	6039      	str	r1, [r7, #0]
 801bce2:	71fb      	strb	r3, [r7, #7]
 801bce4:	4613      	mov	r3, r2
 801bce6:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bce8:	f3ef 8310 	mrs	r3, PRIMASK
 801bcec:	60fb      	str	r3, [r7, #12]
  return(result);
 801bcee:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bcf0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bcf2:	b672      	cpsid	i
}
 801bcf4:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801bcf6:	79bb      	ldrb	r3, [r7, #6]
 801bcf8:	b29b      	uxth	r3, r3
 801bcfa:	79f9      	ldrb	r1, [r7, #7]
 801bcfc:	683a      	ldr	r2, [r7, #0]
 801bcfe:	4806      	ldr	r0, [pc, #24]	; (801bd18 <SUBGRF_WriteBuffer+0x40>)
 801bd00:	f7ec f893 	bl	8007e2a <HAL_SUBGHZ_WriteBuffer>
 801bd04:	697b      	ldr	r3, [r7, #20]
 801bd06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bd08:	693b      	ldr	r3, [r7, #16]
 801bd0a:	f383 8810 	msr	PRIMASK, r3
}
 801bd0e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bd10:	bf00      	nop
 801bd12:	3718      	adds	r7, #24
 801bd14:	46bd      	mov	sp, r7
 801bd16:	bd80      	pop	{r7, pc}
 801bd18:	2000026c 	.word	0x2000026c

0801bd1c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bd1c:	b580      	push	{r7, lr}
 801bd1e:	b086      	sub	sp, #24
 801bd20:	af00      	add	r7, sp, #0
 801bd22:	4603      	mov	r3, r0
 801bd24:	6039      	str	r1, [r7, #0]
 801bd26:	71fb      	strb	r3, [r7, #7]
 801bd28:	4613      	mov	r3, r2
 801bd2a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bd2c:	f3ef 8310 	mrs	r3, PRIMASK
 801bd30:	60fb      	str	r3, [r7, #12]
  return(result);
 801bd32:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bd34:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bd36:	b672      	cpsid	i
}
 801bd38:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801bd3a:	79bb      	ldrb	r3, [r7, #6]
 801bd3c:	b29b      	uxth	r3, r3
 801bd3e:	79f9      	ldrb	r1, [r7, #7]
 801bd40:	683a      	ldr	r2, [r7, #0]
 801bd42:	4806      	ldr	r0, [pc, #24]	; (801bd5c <SUBGRF_ReadBuffer+0x40>)
 801bd44:	f7ec f8c4 	bl	8007ed0 <HAL_SUBGHZ_ReadBuffer>
 801bd48:	697b      	ldr	r3, [r7, #20]
 801bd4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bd4c:	693b      	ldr	r3, [r7, #16]
 801bd4e:	f383 8810 	msr	PRIMASK, r3
}
 801bd52:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bd54:	bf00      	nop
 801bd56:	3718      	adds	r7, #24
 801bd58:	46bd      	mov	sp, r7
 801bd5a:	bd80      	pop	{r7, pc}
 801bd5c:	2000026c 	.word	0x2000026c

0801bd60 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bd60:	b580      	push	{r7, lr}
 801bd62:	b086      	sub	sp, #24
 801bd64:	af00      	add	r7, sp, #0
 801bd66:	4603      	mov	r3, r0
 801bd68:	6039      	str	r1, [r7, #0]
 801bd6a:	71fb      	strb	r3, [r7, #7]
 801bd6c:	4613      	mov	r3, r2
 801bd6e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bd70:	f3ef 8310 	mrs	r3, PRIMASK
 801bd74:	60fb      	str	r3, [r7, #12]
  return(result);
 801bd76:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bd78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bd7a:	b672      	cpsid	i
}
 801bd7c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801bd7e:	88bb      	ldrh	r3, [r7, #4]
 801bd80:	79f9      	ldrb	r1, [r7, #7]
 801bd82:	683a      	ldr	r2, [r7, #0]
 801bd84:	4806      	ldr	r0, [pc, #24]	; (801bda0 <SUBGRF_WriteCommand+0x40>)
 801bd86:	f7eb ff9d 	bl	8007cc4 <HAL_SUBGHZ_ExecSetCmd>
 801bd8a:	697b      	ldr	r3, [r7, #20]
 801bd8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bd8e:	693b      	ldr	r3, [r7, #16]
 801bd90:	f383 8810 	msr	PRIMASK, r3
}
 801bd94:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bd96:	bf00      	nop
 801bd98:	3718      	adds	r7, #24
 801bd9a:	46bd      	mov	sp, r7
 801bd9c:	bd80      	pop	{r7, pc}
 801bd9e:	bf00      	nop
 801bda0:	2000026c 	.word	0x2000026c

0801bda4 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bda4:	b580      	push	{r7, lr}
 801bda6:	b086      	sub	sp, #24
 801bda8:	af00      	add	r7, sp, #0
 801bdaa:	4603      	mov	r3, r0
 801bdac:	6039      	str	r1, [r7, #0]
 801bdae:	71fb      	strb	r3, [r7, #7]
 801bdb0:	4613      	mov	r3, r2
 801bdb2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bdb4:	f3ef 8310 	mrs	r3, PRIMASK
 801bdb8:	60fb      	str	r3, [r7, #12]
  return(result);
 801bdba:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bdbc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bdbe:	b672      	cpsid	i
}
 801bdc0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801bdc2:	88bb      	ldrh	r3, [r7, #4]
 801bdc4:	79f9      	ldrb	r1, [r7, #7]
 801bdc6:	683a      	ldr	r2, [r7, #0]
 801bdc8:	4806      	ldr	r0, [pc, #24]	; (801bde4 <SUBGRF_ReadCommand+0x40>)
 801bdca:	f7eb ffda 	bl	8007d82 <HAL_SUBGHZ_ExecGetCmd>
 801bdce:	697b      	ldr	r3, [r7, #20]
 801bdd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bdd2:	693b      	ldr	r3, [r7, #16]
 801bdd4:	f383 8810 	msr	PRIMASK, r3
}
 801bdd8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bdda:	bf00      	nop
 801bddc:	3718      	adds	r7, #24
 801bdde:	46bd      	mov	sp, r7
 801bde0:	bd80      	pop	{r7, pc}
 801bde2:	bf00      	nop
 801bde4:	2000026c 	.word	0x2000026c

0801bde8 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801bde8:	b580      	push	{r7, lr}
 801bdea:	b084      	sub	sp, #16
 801bdec:	af00      	add	r7, sp, #0
 801bdee:	4603      	mov	r3, r0
 801bdf0:	460a      	mov	r2, r1
 801bdf2:	71fb      	strb	r3, [r7, #7]
 801bdf4:	4613      	mov	r3, r2
 801bdf6:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801bdf8:	2301      	movs	r3, #1
 801bdfa:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801bdfc:	79bb      	ldrb	r3, [r7, #6]
 801bdfe:	2b01      	cmp	r3, #1
 801be00:	d10d      	bne.n	801be1e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801be02:	79fb      	ldrb	r3, [r7, #7]
 801be04:	2b01      	cmp	r3, #1
 801be06:	d104      	bne.n	801be12 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801be08:	2302      	movs	r3, #2
 801be0a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801be0c:	2004      	movs	r0, #4
 801be0e:	f000 f8df 	bl	801bfd0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801be12:	79fb      	ldrb	r3, [r7, #7]
 801be14:	2b02      	cmp	r3, #2
 801be16:	d107      	bne.n	801be28 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801be18:	2303      	movs	r3, #3
 801be1a:	73fb      	strb	r3, [r7, #15]
 801be1c:	e004      	b.n	801be28 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801be1e:	79bb      	ldrb	r3, [r7, #6]
 801be20:	2b00      	cmp	r3, #0
 801be22:	d101      	bne.n	801be28 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801be24:	2301      	movs	r3, #1
 801be26:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801be28:	7bfb      	ldrb	r3, [r7, #15]
 801be2a:	4618      	mov	r0, r3
 801be2c:	f7ef fa09 	bl	800b242 <RBI_ConfigRFSwitch>
}
 801be30:	bf00      	nop
 801be32:	3710      	adds	r7, #16
 801be34:	46bd      	mov	sp, r7
 801be36:	bd80      	pop	{r7, pc}

0801be38 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801be38:	b580      	push	{r7, lr}
 801be3a:	b084      	sub	sp, #16
 801be3c:	af00      	add	r7, sp, #0
 801be3e:	4603      	mov	r3, r0
 801be40:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801be42:	2301      	movs	r3, #1
 801be44:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801be46:	f7ef fa0a 	bl	800b25e <RBI_GetTxConfig>
 801be4a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801be4c:	68bb      	ldr	r3, [r7, #8]
 801be4e:	2b02      	cmp	r3, #2
 801be50:	d016      	beq.n	801be80 <SUBGRF_SetRfTxPower+0x48>
 801be52:	68bb      	ldr	r3, [r7, #8]
 801be54:	2b02      	cmp	r3, #2
 801be56:	dc16      	bgt.n	801be86 <SUBGRF_SetRfTxPower+0x4e>
 801be58:	68bb      	ldr	r3, [r7, #8]
 801be5a:	2b00      	cmp	r3, #0
 801be5c:	d003      	beq.n	801be66 <SUBGRF_SetRfTxPower+0x2e>
 801be5e:	68bb      	ldr	r3, [r7, #8]
 801be60:	2b01      	cmp	r3, #1
 801be62:	d00a      	beq.n	801be7a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801be64:	e00f      	b.n	801be86 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801be66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801be6a:	2b0f      	cmp	r3, #15
 801be6c:	dd02      	ble.n	801be74 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801be6e:	2302      	movs	r3, #2
 801be70:	73fb      	strb	r3, [r7, #15]
            break;
 801be72:	e009      	b.n	801be88 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801be74:	2301      	movs	r3, #1
 801be76:	73fb      	strb	r3, [r7, #15]
            break;
 801be78:	e006      	b.n	801be88 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801be7a:	2301      	movs	r3, #1
 801be7c:	73fb      	strb	r3, [r7, #15]
            break;
 801be7e:	e003      	b.n	801be88 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801be80:	2302      	movs	r3, #2
 801be82:	73fb      	strb	r3, [r7, #15]
            break;
 801be84:	e000      	b.n	801be88 <SUBGRF_SetRfTxPower+0x50>
            break;
 801be86:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801be88:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801be8c:	7bfb      	ldrb	r3, [r7, #15]
 801be8e:	2202      	movs	r2, #2
 801be90:	4618      	mov	r0, r3
 801be92:	f7ff fbcd 	bl	801b630 <SUBGRF_SetTxParams>

    return paSelect;
 801be96:	7bfb      	ldrb	r3, [r7, #15]
}
 801be98:	4618      	mov	r0, r3
 801be9a:	3710      	adds	r7, #16
 801be9c:	46bd      	mov	sp, r7
 801be9e:	bd80      	pop	{r7, pc}

0801bea0 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801bea0:	b480      	push	{r7}
 801bea2:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801bea4:	2301      	movs	r3, #1
}
 801bea6:	4618      	mov	r0, r3
 801bea8:	46bd      	mov	sp, r7
 801beaa:	bc80      	pop	{r7}
 801beac:	4770      	bx	lr
	...

0801beb0 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801beb0:	b580      	push	{r7, lr}
 801beb2:	b082      	sub	sp, #8
 801beb4:	af00      	add	r7, sp, #0
 801beb6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801beb8:	4b03      	ldr	r3, [pc, #12]	; (801bec8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801beba:	681b      	ldr	r3, [r3, #0]
 801bebc:	2001      	movs	r0, #1
 801bebe:	4798      	blx	r3
}
 801bec0:	bf00      	nop
 801bec2:	3708      	adds	r7, #8
 801bec4:	46bd      	mov	sp, r7
 801bec6:	bd80      	pop	{r7, pc}
 801bec8:	20001c40 	.word	0x20001c40

0801becc <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801becc:	b580      	push	{r7, lr}
 801bece:	b082      	sub	sp, #8
 801bed0:	af00      	add	r7, sp, #0
 801bed2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801bed4:	4b03      	ldr	r3, [pc, #12]	; (801bee4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801bed6:	681b      	ldr	r3, [r3, #0]
 801bed8:	2002      	movs	r0, #2
 801beda:	4798      	blx	r3
}
 801bedc:	bf00      	nop
 801bede:	3708      	adds	r7, #8
 801bee0:	46bd      	mov	sp, r7
 801bee2:	bd80      	pop	{r7, pc}
 801bee4:	20001c40 	.word	0x20001c40

0801bee8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801bee8:	b580      	push	{r7, lr}
 801beea:	b082      	sub	sp, #8
 801beec:	af00      	add	r7, sp, #0
 801beee:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801bef0:	4b03      	ldr	r3, [pc, #12]	; (801bf00 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801bef2:	681b      	ldr	r3, [r3, #0]
 801bef4:	2040      	movs	r0, #64	; 0x40
 801bef6:	4798      	blx	r3
}
 801bef8:	bf00      	nop
 801befa:	3708      	adds	r7, #8
 801befc:	46bd      	mov	sp, r7
 801befe:	bd80      	pop	{r7, pc}
 801bf00:	20001c40 	.word	0x20001c40

0801bf04 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801bf04:	b580      	push	{r7, lr}
 801bf06:	b082      	sub	sp, #8
 801bf08:	af00      	add	r7, sp, #0
 801bf0a:	6078      	str	r0, [r7, #4]
 801bf0c:	460b      	mov	r3, r1
 801bf0e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801bf10:	78fb      	ldrb	r3, [r7, #3]
 801bf12:	2b00      	cmp	r3, #0
 801bf14:	d002      	beq.n	801bf1c <HAL_SUBGHZ_CADStatusCallback+0x18>
 801bf16:	2b01      	cmp	r3, #1
 801bf18:	d005      	beq.n	801bf26 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801bf1a:	e00a      	b.n	801bf32 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801bf1c:	4b07      	ldr	r3, [pc, #28]	; (801bf3c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bf1e:	681b      	ldr	r3, [r3, #0]
 801bf20:	2080      	movs	r0, #128	; 0x80
 801bf22:	4798      	blx	r3
            break;
 801bf24:	e005      	b.n	801bf32 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801bf26:	4b05      	ldr	r3, [pc, #20]	; (801bf3c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bf28:	681b      	ldr	r3, [r3, #0]
 801bf2a:	f44f 7080 	mov.w	r0, #256	; 0x100
 801bf2e:	4798      	blx	r3
            break;
 801bf30:	bf00      	nop
    }
}
 801bf32:	bf00      	nop
 801bf34:	3708      	adds	r7, #8
 801bf36:	46bd      	mov	sp, r7
 801bf38:	bd80      	pop	{r7, pc}
 801bf3a:	bf00      	nop
 801bf3c:	20001c40 	.word	0x20001c40

0801bf40 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bf40:	b580      	push	{r7, lr}
 801bf42:	b082      	sub	sp, #8
 801bf44:	af00      	add	r7, sp, #0
 801bf46:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801bf48:	4b04      	ldr	r3, [pc, #16]	; (801bf5c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801bf4a:	681b      	ldr	r3, [r3, #0]
 801bf4c:	f44f 7000 	mov.w	r0, #512	; 0x200
 801bf50:	4798      	blx	r3
}
 801bf52:	bf00      	nop
 801bf54:	3708      	adds	r7, #8
 801bf56:	46bd      	mov	sp, r7
 801bf58:	bd80      	pop	{r7, pc}
 801bf5a:	bf00      	nop
 801bf5c:	20001c40 	.word	0x20001c40

0801bf60 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bf60:	b580      	push	{r7, lr}
 801bf62:	b082      	sub	sp, #8
 801bf64:	af00      	add	r7, sp, #0
 801bf66:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801bf68:	4b03      	ldr	r3, [pc, #12]	; (801bf78 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801bf6a:	681b      	ldr	r3, [r3, #0]
 801bf6c:	2020      	movs	r0, #32
 801bf6e:	4798      	blx	r3
}
 801bf70:	bf00      	nop
 801bf72:	3708      	adds	r7, #8
 801bf74:	46bd      	mov	sp, r7
 801bf76:	bd80      	pop	{r7, pc}
 801bf78:	20001c40 	.word	0x20001c40

0801bf7c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bf7c:	b580      	push	{r7, lr}
 801bf7e:	b082      	sub	sp, #8
 801bf80:	af00      	add	r7, sp, #0
 801bf82:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801bf84:	4b03      	ldr	r3, [pc, #12]	; (801bf94 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801bf86:	681b      	ldr	r3, [r3, #0]
 801bf88:	2004      	movs	r0, #4
 801bf8a:	4798      	blx	r3
}
 801bf8c:	bf00      	nop
 801bf8e:	3708      	adds	r7, #8
 801bf90:	46bd      	mov	sp, r7
 801bf92:	bd80      	pop	{r7, pc}
 801bf94:	20001c40 	.word	0x20001c40

0801bf98 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bf98:	b580      	push	{r7, lr}
 801bf9a:	b082      	sub	sp, #8
 801bf9c:	af00      	add	r7, sp, #0
 801bf9e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801bfa0:	4b03      	ldr	r3, [pc, #12]	; (801bfb0 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801bfa2:	681b      	ldr	r3, [r3, #0]
 801bfa4:	2008      	movs	r0, #8
 801bfa6:	4798      	blx	r3
}
 801bfa8:	bf00      	nop
 801bfaa:	3708      	adds	r7, #8
 801bfac:	46bd      	mov	sp, r7
 801bfae:	bd80      	pop	{r7, pc}
 801bfb0:	20001c40 	.word	0x20001c40

0801bfb4 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bfb4:	b580      	push	{r7, lr}
 801bfb6:	b082      	sub	sp, #8
 801bfb8:	af00      	add	r7, sp, #0
 801bfba:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801bfbc:	4b03      	ldr	r3, [pc, #12]	; (801bfcc <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801bfbe:	681b      	ldr	r3, [r3, #0]
 801bfc0:	2010      	movs	r0, #16
 801bfc2:	4798      	blx	r3
}
 801bfc4:	bf00      	nop
 801bfc6:	3708      	adds	r7, #8
 801bfc8:	46bd      	mov	sp, r7
 801bfca:	bd80      	pop	{r7, pc}
 801bfcc:	20001c40 	.word	0x20001c40

0801bfd0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801bfd0:	b580      	push	{r7, lr}
 801bfd2:	b084      	sub	sp, #16
 801bfd4:	af00      	add	r7, sp, #0
 801bfd6:	4603      	mov	r3, r0
 801bfd8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801bfda:	f7ef f94e 	bl	800b27a <RBI_IsDCDC>
 801bfde:	4603      	mov	r3, r0
 801bfe0:	2b01      	cmp	r3, #1
 801bfe2:	d112      	bne.n	801c00a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801bfe4:	f640 1023 	movw	r0, #2339	; 0x923
 801bfe8:	f7ff fe1e 	bl	801bc28 <SUBGRF_ReadRegister>
 801bfec:	4603      	mov	r3, r0
 801bfee:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801bff0:	7bfb      	ldrb	r3, [r7, #15]
 801bff2:	f023 0306 	bic.w	r3, r3, #6
 801bff6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801bff8:	7bfa      	ldrb	r2, [r7, #15]
 801bffa:	79fb      	ldrb	r3, [r7, #7]
 801bffc:	4313      	orrs	r3, r2
 801bffe:	b2db      	uxtb	r3, r3
 801c000:	4619      	mov	r1, r3
 801c002:	f640 1023 	movw	r0, #2339	; 0x923
 801c006:	f7ff fdfb 	bl	801bc00 <SUBGRF_WriteRegister>
  }
}
 801c00a:	bf00      	nop
 801c00c:	3710      	adds	r7, #16
 801c00e:	46bd      	mov	sp, r7
 801c010:	bd80      	pop	{r7, pc}
	...

0801c014 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801c014:	b480      	push	{r7}
 801c016:	b085      	sub	sp, #20
 801c018:	af00      	add	r7, sp, #0
 801c01a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801c01c:	687b      	ldr	r3, [r7, #4]
 801c01e:	2b00      	cmp	r3, #0
 801c020:	d101      	bne.n	801c026 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801c022:	231f      	movs	r3, #31
 801c024:	e016      	b.n	801c054 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801c026:	2300      	movs	r3, #0
 801c028:	73fb      	strb	r3, [r7, #15]
 801c02a:	e00f      	b.n	801c04c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801c02c:	7bfb      	ldrb	r3, [r7, #15]
 801c02e:	4a0c      	ldr	r2, [pc, #48]	; (801c060 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801c030:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801c034:	687a      	ldr	r2, [r7, #4]
 801c036:	429a      	cmp	r2, r3
 801c038:	d205      	bcs.n	801c046 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801c03a:	7bfb      	ldrb	r3, [r7, #15]
 801c03c:	4a08      	ldr	r2, [pc, #32]	; (801c060 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801c03e:	00db      	lsls	r3, r3, #3
 801c040:	4413      	add	r3, r2
 801c042:	791b      	ldrb	r3, [r3, #4]
 801c044:	e006      	b.n	801c054 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801c046:	7bfb      	ldrb	r3, [r7, #15]
 801c048:	3301      	adds	r3, #1
 801c04a:	73fb      	strb	r3, [r7, #15]
 801c04c:	7bfb      	ldrb	r3, [r7, #15]
 801c04e:	2b15      	cmp	r3, #21
 801c050:	d9ec      	bls.n	801c02c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801c052:	e7fe      	b.n	801c052 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801c054:	4618      	mov	r0, r3
 801c056:	3714      	adds	r7, #20
 801c058:	46bd      	mov	sp, r7
 801c05a:	bc80      	pop	{r7}
 801c05c:	4770      	bx	lr
 801c05e:	bf00      	nop
 801c060:	0801efb8 	.word	0x0801efb8

0801c064 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801c064:	b580      	push	{r7, lr}
 801c066:	b08a      	sub	sp, #40	; 0x28
 801c068:	af00      	add	r7, sp, #0
 801c06a:	6078      	str	r0, [r7, #4]
 801c06c:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801c06e:	4b35      	ldr	r3, [pc, #212]	; (801c144 <SUBGRF_GetCFO+0xe0>)
 801c070:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801c072:	f640 0007 	movw	r0, #2055	; 0x807
 801c076:	f7ff fdd7 	bl	801bc28 <SUBGRF_ReadRegister>
 801c07a:	4603      	mov	r3, r0
 801c07c:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801c07e:	7ffb      	ldrb	r3, [r7, #31]
 801c080:	08db      	lsrs	r3, r3, #3
 801c082:	b2db      	uxtb	r3, r3
 801c084:	f003 0303 	and.w	r3, r3, #3
 801c088:	3328      	adds	r3, #40	; 0x28
 801c08a:	443b      	add	r3, r7
 801c08c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801c090:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801c092:	7ffb      	ldrb	r3, [r7, #31]
 801c094:	f003 0307 	and.w	r3, r3, #7
 801c098:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 801c09a:	7fba      	ldrb	r2, [r7, #30]
 801c09c:	7f7b      	ldrb	r3, [r7, #29]
 801c09e:	3b01      	subs	r3, #1
 801c0a0:	fa02 f303 	lsl.w	r3, r2, r3
 801c0a4:	461a      	mov	r2, r3
 801c0a6:	4b28      	ldr	r3, [pc, #160]	; (801c148 <SUBGRF_GetCFO+0xe4>)
 801c0a8:	fbb3 f3f2 	udiv	r3, r3, r2
 801c0ac:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801c0ae:	69ba      	ldr	r2, [r7, #24]
 801c0b0:	687b      	ldr	r3, [r7, #4]
 801c0b2:	fbb2 f3f3 	udiv	r3, r2, r3
 801c0b6:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801c0b8:	2301      	movs	r3, #1
 801c0ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801c0be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c0c2:	697a      	ldr	r2, [r7, #20]
 801c0c4:	fb02 f303 	mul.w	r3, r2, r3
 801c0c8:	2b07      	cmp	r3, #7
 801c0ca:	d802      	bhi.n	801c0d2 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801c0cc:	2302      	movs	r3, #2
 801c0ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 801c0d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c0d6:	697a      	ldr	r2, [r7, #20]
 801c0d8:	fb02 f303 	mul.w	r3, r2, r3
 801c0dc:	2b03      	cmp	r3, #3
 801c0de:	d802      	bhi.n	801c0e6 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801c0e0:	2304      	movs	r3, #4
 801c0e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801c0e6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c0ea:	69bb      	ldr	r3, [r7, #24]
 801c0ec:	fb02 f303 	mul.w	r3, r2, r3
 801c0f0:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801c0f2:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 801c0f6:	f7ff fd97 	bl	801bc28 <SUBGRF_ReadRegister>
 801c0fa:	4603      	mov	r3, r0
 801c0fc:	021b      	lsls	r3, r3, #8
 801c0fe:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801c102:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801c104:	f240 60b1 	movw	r0, #1713	; 0x6b1
 801c108:	f7ff fd8e 	bl	801bc28 <SUBGRF_ReadRegister>
 801c10c:	4603      	mov	r3, r0
 801c10e:	461a      	mov	r2, r3
 801c110:	6a3b      	ldr	r3, [r7, #32]
 801c112:	4313      	orrs	r3, r2
 801c114:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801c116:	6a3b      	ldr	r3, [r7, #32]
 801c118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801c11c:	2b00      	cmp	r3, #0
 801c11e:	d005      	beq.n	801c12c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801c120:	6a3b      	ldr	r3, [r7, #32]
 801c122:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801c126:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801c12a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801c12c:	693b      	ldr	r3, [r7, #16]
 801c12e:	095b      	lsrs	r3, r3, #5
 801c130:	6a3a      	ldr	r2, [r7, #32]
 801c132:	fb02 f303 	mul.w	r3, r2, r3
 801c136:	11da      	asrs	r2, r3, #7
 801c138:	683b      	ldr	r3, [r7, #0]
 801c13a:	601a      	str	r2, [r3, #0]
}
 801c13c:	bf00      	nop
 801c13e:	3728      	adds	r7, #40	; 0x28
 801c140:	46bd      	mov	sp, r7
 801c142:	bd80      	pop	{r7, pc}
 801c144:	0c0a0804 	.word	0x0c0a0804
 801c148:	01e84800 	.word	0x01e84800

0801c14c <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 801c14c:	b480      	push	{r7}
 801c14e:	b087      	sub	sp, #28
 801c150:	af00      	add	r7, sp, #0
 801c152:	4603      	mov	r3, r0
 801c154:	60b9      	str	r1, [r7, #8]
 801c156:	607a      	str	r2, [r7, #4]
 801c158:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 801c15a:	2300      	movs	r3, #0
 801c15c:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 801c15e:	f04f 33ff 	mov.w	r3, #4294967295
 801c162:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801c164:	697b      	ldr	r3, [r7, #20]
}
 801c166:	4618      	mov	r0, r3
 801c168:	371c      	adds	r7, #28
 801c16a:	46bd      	mov	sp, r7
 801c16c:	bc80      	pop	{r7}
 801c16e:	4770      	bx	lr

0801c170 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 801c170:	b480      	push	{r7}
 801c172:	b087      	sub	sp, #28
 801c174:	af00      	add	r7, sp, #0
 801c176:	4603      	mov	r3, r0
 801c178:	60b9      	str	r1, [r7, #8]
 801c17a:	607a      	str	r2, [r7, #4]
 801c17c:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 801c17e:	2300      	movs	r3, #0
 801c180:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 801c182:	f04f 33ff 	mov.w	r3, #4294967295
 801c186:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801c188:	697b      	ldr	r3, [r7, #20]
}
 801c18a:	4618      	mov	r0, r3
 801c18c:	371c      	adds	r7, #28
 801c18e:	46bd      	mov	sp, r7
 801c190:	bc80      	pop	{r7}
 801c192:	4770      	bx	lr

0801c194 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 801c194:	b480      	push	{r7}
 801c196:	b085      	sub	sp, #20
 801c198:	af00      	add	r7, sp, #0
 801c19a:	60f8      	str	r0, [r7, #12]
 801c19c:	60b9      	str	r1, [r7, #8]
 801c19e:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 801c1a0:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801c1a4:	4618      	mov	r0, r3
 801c1a6:	3714      	adds	r7, #20
 801c1a8:	46bd      	mov	sp, r7
 801c1aa:	bc80      	pop	{r7}
 801c1ac:	4770      	bx	lr

0801c1ae <RFW_DeInit>:

void RFW_DeInit( void)
{
 801c1ae:	b480      	push	{r7}
 801c1b0:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 801c1b2:	bf00      	nop
 801c1b4:	46bd      	mov	sp, r7
 801c1b6:	bc80      	pop	{r7}
 801c1b8:	4770      	bx	lr

0801c1ba <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 801c1ba:	b480      	push	{r7}
 801c1bc:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 801c1be:	2300      	movs	r3, #0
#endif
}
 801c1c0:	4618      	mov	r0, r3
 801c1c2:	46bd      	mov	sp, r7
 801c1c4:	bc80      	pop	{r7}
 801c1c6:	4770      	bx	lr

0801c1c8 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 801c1c8:	b480      	push	{r7}
 801c1ca:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 801c1cc:	2300      	movs	r3, #0
#endif
}
 801c1ce:	4618      	mov	r0, r3
 801c1d0:	46bd      	mov	sp, r7
 801c1d2:	bc80      	pop	{r7}
 801c1d4:	4770      	bx	lr

0801c1d6 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 801c1d6:	b480      	push	{r7}
 801c1d8:	b083      	sub	sp, #12
 801c1da:	af00      	add	r7, sp, #0
 801c1dc:	4603      	mov	r3, r0
 801c1de:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 801c1e0:	bf00      	nop
 801c1e2:	370c      	adds	r7, #12
 801c1e4:	46bd      	mov	sp, r7
 801c1e6:	bc80      	pop	{r7}
 801c1e8:	4770      	bx	lr

0801c1ea <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 801c1ea:	b480      	push	{r7}
 801c1ec:	b087      	sub	sp, #28
 801c1ee:	af00      	add	r7, sp, #0
 801c1f0:	60f8      	str	r0, [r7, #12]
 801c1f2:	460b      	mov	r3, r1
 801c1f4:	607a      	str	r2, [r7, #4]
 801c1f6:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 801c1f8:	f04f 33ff 	mov.w	r3, #4294967295
 801c1fc:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;

    status= 0;
  }
#endif
  return status;
 801c1fe:	697b      	ldr	r3, [r7, #20]
}
 801c200:	4618      	mov	r0, r3
 801c202:	371c      	adds	r7, #28
 801c204:	46bd      	mov	sp, r7
 801c206:	bc80      	pop	{r7}
 801c208:	4770      	bx	lr

0801c20a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801c20a:	b480      	push	{r7}
 801c20c:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;

  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 801c20e:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801c212:	4618      	mov	r0, r3
 801c214:	46bd      	mov	sp, r7
 801c216:	bc80      	pop	{r7}
 801c218:	4770      	bx	lr

0801c21a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 801c21a:	b480      	push	{r7}
 801c21c:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_GPKTCTL1AR);
  SUBGRF_WriteRegister(SUBGHZ_GPKTCTL1AR, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_GRTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 801c21e:	bf00      	nop
 801c220:	46bd      	mov	sp, r7
 801c222:	bc80      	pop	{r7}
 801c224:	4770      	bx	lr

0801c226 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801c226:	b480      	push	{r7}
 801c228:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 801c22a:	bf00      	nop
 801c22c:	46bd      	mov	sp, r7
 801c22e:	bc80      	pop	{r7}
 801c230:	4770      	bx	lr

0801c232 <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 801c232:	b480      	push	{r7}
 801c234:	b083      	sub	sp, #12
 801c236:	af00      	add	r7, sp, #0
 801c238:	4603      	mov	r3, r0
 801c23a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 801c23c:	bf00      	nop
 801c23e:	370c      	adds	r7, #12
 801c240:	46bd      	mov	sp, r7
 801c242:	bc80      	pop	{r7}
 801c244:	4770      	bx	lr
	...

0801c248 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801c248:	b480      	push	{r7}
 801c24a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801c24c:	4b04      	ldr	r3, [pc, #16]	; (801c260 <UTIL_LPM_Init+0x18>)
 801c24e:	2200      	movs	r2, #0
 801c250:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801c252:	4b04      	ldr	r3, [pc, #16]	; (801c264 <UTIL_LPM_Init+0x1c>)
 801c254:	2200      	movs	r2, #0
 801c256:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801c258:	bf00      	nop
 801c25a:	46bd      	mov	sp, r7
 801c25c:	bc80      	pop	{r7}
 801c25e:	4770      	bx	lr
 801c260:	20001c44 	.word	0x20001c44
 801c264:	20001c48 	.word	0x20001c48

0801c268 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c268:	b480      	push	{r7}
 801c26a:	b087      	sub	sp, #28
 801c26c:	af00      	add	r7, sp, #0
 801c26e:	6078      	str	r0, [r7, #4]
 801c270:	460b      	mov	r3, r1
 801c272:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c274:	f3ef 8310 	mrs	r3, PRIMASK
 801c278:	613b      	str	r3, [r7, #16]
  return(result);
 801c27a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c27c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c27e:	b672      	cpsid	i
}
 801c280:	bf00      	nop
  
  switch( state )
 801c282:	78fb      	ldrb	r3, [r7, #3]
 801c284:	2b00      	cmp	r3, #0
 801c286:	d008      	beq.n	801c29a <UTIL_LPM_SetStopMode+0x32>
 801c288:	2b01      	cmp	r3, #1
 801c28a:	d10e      	bne.n	801c2aa <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801c28c:	4b0d      	ldr	r3, [pc, #52]	; (801c2c4 <UTIL_LPM_SetStopMode+0x5c>)
 801c28e:	681a      	ldr	r2, [r3, #0]
 801c290:	687b      	ldr	r3, [r7, #4]
 801c292:	4313      	orrs	r3, r2
 801c294:	4a0b      	ldr	r2, [pc, #44]	; (801c2c4 <UTIL_LPM_SetStopMode+0x5c>)
 801c296:	6013      	str	r3, [r2, #0]
      break;
 801c298:	e008      	b.n	801c2ac <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801c29a:	687b      	ldr	r3, [r7, #4]
 801c29c:	43da      	mvns	r2, r3
 801c29e:	4b09      	ldr	r3, [pc, #36]	; (801c2c4 <UTIL_LPM_SetStopMode+0x5c>)
 801c2a0:	681b      	ldr	r3, [r3, #0]
 801c2a2:	4013      	ands	r3, r2
 801c2a4:	4a07      	ldr	r2, [pc, #28]	; (801c2c4 <UTIL_LPM_SetStopMode+0x5c>)
 801c2a6:	6013      	str	r3, [r2, #0]
      break;
 801c2a8:	e000      	b.n	801c2ac <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801c2aa:	bf00      	nop
 801c2ac:	697b      	ldr	r3, [r7, #20]
 801c2ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c2b0:	68fb      	ldr	r3, [r7, #12]
 801c2b2:	f383 8810 	msr	PRIMASK, r3
}
 801c2b6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c2b8:	bf00      	nop
 801c2ba:	371c      	adds	r7, #28
 801c2bc:	46bd      	mov	sp, r7
 801c2be:	bc80      	pop	{r7}
 801c2c0:	4770      	bx	lr
 801c2c2:	bf00      	nop
 801c2c4:	20001c44 	.word	0x20001c44

0801c2c8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c2c8:	b480      	push	{r7}
 801c2ca:	b087      	sub	sp, #28
 801c2cc:	af00      	add	r7, sp, #0
 801c2ce:	6078      	str	r0, [r7, #4]
 801c2d0:	460b      	mov	r3, r1
 801c2d2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c2d4:	f3ef 8310 	mrs	r3, PRIMASK
 801c2d8:	613b      	str	r3, [r7, #16]
  return(result);
 801c2da:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c2dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c2de:	b672      	cpsid	i
}
 801c2e0:	bf00      	nop
  
  switch(state)
 801c2e2:	78fb      	ldrb	r3, [r7, #3]
 801c2e4:	2b00      	cmp	r3, #0
 801c2e6:	d008      	beq.n	801c2fa <UTIL_LPM_SetOffMode+0x32>
 801c2e8:	2b01      	cmp	r3, #1
 801c2ea:	d10e      	bne.n	801c30a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801c2ec:	4b0d      	ldr	r3, [pc, #52]	; (801c324 <UTIL_LPM_SetOffMode+0x5c>)
 801c2ee:	681a      	ldr	r2, [r3, #0]
 801c2f0:	687b      	ldr	r3, [r7, #4]
 801c2f2:	4313      	orrs	r3, r2
 801c2f4:	4a0b      	ldr	r2, [pc, #44]	; (801c324 <UTIL_LPM_SetOffMode+0x5c>)
 801c2f6:	6013      	str	r3, [r2, #0]
      break;
 801c2f8:	e008      	b.n	801c30c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801c2fa:	687b      	ldr	r3, [r7, #4]
 801c2fc:	43da      	mvns	r2, r3
 801c2fe:	4b09      	ldr	r3, [pc, #36]	; (801c324 <UTIL_LPM_SetOffMode+0x5c>)
 801c300:	681b      	ldr	r3, [r3, #0]
 801c302:	4013      	ands	r3, r2
 801c304:	4a07      	ldr	r2, [pc, #28]	; (801c324 <UTIL_LPM_SetOffMode+0x5c>)
 801c306:	6013      	str	r3, [r2, #0]
      break;
 801c308:	e000      	b.n	801c30c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801c30a:	bf00      	nop
 801c30c:	697b      	ldr	r3, [r7, #20]
 801c30e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c310:	68fb      	ldr	r3, [r7, #12]
 801c312:	f383 8810 	msr	PRIMASK, r3
}
 801c316:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c318:	bf00      	nop
 801c31a:	371c      	adds	r7, #28
 801c31c:	46bd      	mov	sp, r7
 801c31e:	bc80      	pop	{r7}
 801c320:	4770      	bx	lr
 801c322:	bf00      	nop
 801c324:	20001c48 	.word	0x20001c48

0801c328 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801c328:	b480      	push	{r7}
 801c32a:	b087      	sub	sp, #28
 801c32c:	af00      	add	r7, sp, #0
 801c32e:	60f8      	str	r0, [r7, #12]
 801c330:	60b9      	str	r1, [r7, #8]
 801c332:	4613      	mov	r3, r2
 801c334:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801c336:	68fb      	ldr	r3, [r7, #12]
 801c338:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801c33a:	68bb      	ldr	r3, [r7, #8]
 801c33c:	613b      	str	r3, [r7, #16]

  while( size-- )
 801c33e:	e007      	b.n	801c350 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801c340:	693a      	ldr	r2, [r7, #16]
 801c342:	1c53      	adds	r3, r2, #1
 801c344:	613b      	str	r3, [r7, #16]
 801c346:	697b      	ldr	r3, [r7, #20]
 801c348:	1c59      	adds	r1, r3, #1
 801c34a:	6179      	str	r1, [r7, #20]
 801c34c:	7812      	ldrb	r2, [r2, #0]
 801c34e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c350:	88fb      	ldrh	r3, [r7, #6]
 801c352:	1e5a      	subs	r2, r3, #1
 801c354:	80fa      	strh	r2, [r7, #6]
 801c356:	2b00      	cmp	r3, #0
 801c358:	d1f2      	bne.n	801c340 <UTIL_MEM_cpy_8+0x18>
    }
}
 801c35a:	bf00      	nop
 801c35c:	bf00      	nop
 801c35e:	371c      	adds	r7, #28
 801c360:	46bd      	mov	sp, r7
 801c362:	bc80      	pop	{r7}
 801c364:	4770      	bx	lr

0801c366 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801c366:	b480      	push	{r7}
 801c368:	b085      	sub	sp, #20
 801c36a:	af00      	add	r7, sp, #0
 801c36c:	6078      	str	r0, [r7, #4]
 801c36e:	460b      	mov	r3, r1
 801c370:	70fb      	strb	r3, [r7, #3]
 801c372:	4613      	mov	r3, r2
 801c374:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801c376:	687b      	ldr	r3, [r7, #4]
 801c378:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801c37a:	e004      	b.n	801c386 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801c37c:	68fb      	ldr	r3, [r7, #12]
 801c37e:	1c5a      	adds	r2, r3, #1
 801c380:	60fa      	str	r2, [r7, #12]
 801c382:	78fa      	ldrb	r2, [r7, #3]
 801c384:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c386:	883b      	ldrh	r3, [r7, #0]
 801c388:	1e5a      	subs	r2, r3, #1
 801c38a:	803a      	strh	r2, [r7, #0]
 801c38c:	2b00      	cmp	r3, #0
 801c38e:	d1f5      	bne.n	801c37c <UTIL_MEM_set_8+0x16>
  }
}
 801c390:	bf00      	nop
 801c392:	bf00      	nop
 801c394:	3714      	adds	r7, #20
 801c396:	46bd      	mov	sp, r7
 801c398:	bc80      	pop	{r7}
 801c39a:	4770      	bx	lr

0801c39c <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801c39c:	b082      	sub	sp, #8
 801c39e:	b480      	push	{r7}
 801c3a0:	b087      	sub	sp, #28
 801c3a2:	af00      	add	r7, sp, #0
 801c3a4:	60f8      	str	r0, [r7, #12]
 801c3a6:	1d38      	adds	r0, r7, #4
 801c3a8:	e880 0006 	stmia.w	r0, {r1, r2}
 801c3ac:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801c3ae:	2300      	movs	r3, #0
 801c3b0:	613b      	str	r3, [r7, #16]
 801c3b2:	2300      	movs	r3, #0
 801c3b4:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801c3b6:	687a      	ldr	r2, [r7, #4]
 801c3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c3ba:	4413      	add	r3, r2
 801c3bc:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801c3be:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c3c2:	b29a      	uxth	r2, r3
 801c3c4:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801c3c8:	b29b      	uxth	r3, r3
 801c3ca:	4413      	add	r3, r2
 801c3cc:	b29b      	uxth	r3, r3
 801c3ce:	b21b      	sxth	r3, r3
 801c3d0:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801c3d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c3d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801c3da:	db0a      	blt.n	801c3f2 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801c3dc:	693b      	ldr	r3, [r7, #16]
 801c3de:	3301      	adds	r3, #1
 801c3e0:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801c3e2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c3e6:	b29b      	uxth	r3, r3
 801c3e8:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801c3ec:	b29b      	uxth	r3, r3
 801c3ee:	b21b      	sxth	r3, r3
 801c3f0:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c3f2:	68fb      	ldr	r3, [r7, #12]
 801c3f4:	461a      	mov	r2, r3
 801c3f6:	f107 0310 	add.w	r3, r7, #16
 801c3fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c3fe:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c402:	68f8      	ldr	r0, [r7, #12]
 801c404:	371c      	adds	r7, #28
 801c406:	46bd      	mov	sp, r7
 801c408:	bc80      	pop	{r7}
 801c40a:	b002      	add	sp, #8
 801c40c:	4770      	bx	lr

0801c40e <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801c40e:	b082      	sub	sp, #8
 801c410:	b480      	push	{r7}
 801c412:	b087      	sub	sp, #28
 801c414:	af00      	add	r7, sp, #0
 801c416:	60f8      	str	r0, [r7, #12]
 801c418:	1d38      	adds	r0, r7, #4
 801c41a:	e880 0006 	stmia.w	r0, {r1, r2}
 801c41e:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801c420:	2300      	movs	r3, #0
 801c422:	613b      	str	r3, [r7, #16]
 801c424:	2300      	movs	r3, #0
 801c426:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801c428:	687a      	ldr	r2, [r7, #4]
 801c42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c42c:	1ad3      	subs	r3, r2, r3
 801c42e:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801c430:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c434:	b29a      	uxth	r2, r3
 801c436:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801c43a:	b29b      	uxth	r3, r3
 801c43c:	1ad3      	subs	r3, r2, r3
 801c43e:	b29b      	uxth	r3, r3
 801c440:	b21b      	sxth	r3, r3
 801c442:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801c444:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c448:	2b00      	cmp	r3, #0
 801c44a:	da0a      	bge.n	801c462 <SysTimeSub+0x54>
  {
    c.Seconds--;
 801c44c:	693b      	ldr	r3, [r7, #16]
 801c44e:	3b01      	subs	r3, #1
 801c450:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801c452:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c456:	b29b      	uxth	r3, r3
 801c458:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801c45c:	b29b      	uxth	r3, r3
 801c45e:	b21b      	sxth	r3, r3
 801c460:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c462:	68fb      	ldr	r3, [r7, #12]
 801c464:	461a      	mov	r2, r3
 801c466:	f107 0310 	add.w	r3, r7, #16
 801c46a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c46e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c472:	68f8      	ldr	r0, [r7, #12]
 801c474:	371c      	adds	r7, #28
 801c476:	46bd      	mov	sp, r7
 801c478:	bc80      	pop	{r7}
 801c47a:	b002      	add	sp, #8
 801c47c:	4770      	bx	lr
	...

0801c480 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801c480:	b580      	push	{r7, lr}
 801c482:	b088      	sub	sp, #32
 801c484:	af02      	add	r7, sp, #8
 801c486:	463b      	mov	r3, r7
 801c488:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c48c:	2300      	movs	r3, #0
 801c48e:	60bb      	str	r3, [r7, #8]
 801c490:	2300      	movs	r3, #0
 801c492:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c494:	4b10      	ldr	r3, [pc, #64]	; (801c4d8 <SysTimeSet+0x58>)
 801c496:	691b      	ldr	r3, [r3, #16]
 801c498:	f107 0208 	add.w	r2, r7, #8
 801c49c:	3204      	adds	r2, #4
 801c49e:	4610      	mov	r0, r2
 801c4a0:	4798      	blx	r3
 801c4a2:	4603      	mov	r3, r0
 801c4a4:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801c4a6:	f107 0010 	add.w	r0, r7, #16
 801c4aa:	68fb      	ldr	r3, [r7, #12]
 801c4ac:	9300      	str	r3, [sp, #0]
 801c4ae:	68bb      	ldr	r3, [r7, #8]
 801c4b0:	463a      	mov	r2, r7
 801c4b2:	ca06      	ldmia	r2, {r1, r2}
 801c4b4:	f7ff ffab 	bl	801c40e <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801c4b8:	4b07      	ldr	r3, [pc, #28]	; (801c4d8 <SysTimeSet+0x58>)
 801c4ba:	681b      	ldr	r3, [r3, #0]
 801c4bc:	693a      	ldr	r2, [r7, #16]
 801c4be:	4610      	mov	r0, r2
 801c4c0:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801c4c2:	4b05      	ldr	r3, [pc, #20]	; (801c4d8 <SysTimeSet+0x58>)
 801c4c4:	689b      	ldr	r3, [r3, #8]
 801c4c6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801c4ca:	4610      	mov	r0, r2
 801c4cc:	4798      	blx	r3
}
 801c4ce:	bf00      	nop
 801c4d0:	3718      	adds	r7, #24
 801c4d2:	46bd      	mov	sp, r7
 801c4d4:	bd80      	pop	{r7, pc}
 801c4d6:	bf00      	nop
 801c4d8:	0801eb00 	.word	0x0801eb00

0801c4dc <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801c4dc:	b580      	push	{r7, lr}
 801c4de:	b08a      	sub	sp, #40	; 0x28
 801c4e0:	af02      	add	r7, sp, #8
 801c4e2:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c4e4:	2300      	movs	r3, #0
 801c4e6:	61bb      	str	r3, [r7, #24]
 801c4e8:	2300      	movs	r3, #0
 801c4ea:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801c4ec:	2300      	movs	r3, #0
 801c4ee:	613b      	str	r3, [r7, #16]
 801c4f0:	2300      	movs	r3, #0
 801c4f2:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c4f4:	4b14      	ldr	r3, [pc, #80]	; (801c548 <SysTimeGet+0x6c>)
 801c4f6:	691b      	ldr	r3, [r3, #16]
 801c4f8:	f107 0218 	add.w	r2, r7, #24
 801c4fc:	3204      	adds	r2, #4
 801c4fe:	4610      	mov	r0, r2
 801c500:	4798      	blx	r3
 801c502:	4603      	mov	r3, r0
 801c504:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c506:	4b10      	ldr	r3, [pc, #64]	; (801c548 <SysTimeGet+0x6c>)
 801c508:	68db      	ldr	r3, [r3, #12]
 801c50a:	4798      	blx	r3
 801c50c:	4603      	mov	r3, r0
 801c50e:	b21b      	sxth	r3, r3
 801c510:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c512:	4b0d      	ldr	r3, [pc, #52]	; (801c548 <SysTimeGet+0x6c>)
 801c514:	685b      	ldr	r3, [r3, #4]
 801c516:	4798      	blx	r3
 801c518:	4603      	mov	r3, r0
 801c51a:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801c51c:	f107 0010 	add.w	r0, r7, #16
 801c520:	69fb      	ldr	r3, [r7, #28]
 801c522:	9300      	str	r3, [sp, #0]
 801c524:	69bb      	ldr	r3, [r7, #24]
 801c526:	f107 0208 	add.w	r2, r7, #8
 801c52a:	ca06      	ldmia	r2, {r1, r2}
 801c52c:	f7ff ff36 	bl	801c39c <SysTimeAdd>

  return sysTime;
 801c530:	687b      	ldr	r3, [r7, #4]
 801c532:	461a      	mov	r2, r3
 801c534:	f107 0310 	add.w	r3, r7, #16
 801c538:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c53c:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c540:	6878      	ldr	r0, [r7, #4]
 801c542:	3720      	adds	r7, #32
 801c544:	46bd      	mov	sp, r7
 801c546:	bd80      	pop	{r7, pc}
 801c548:	0801eb00 	.word	0x0801eb00

0801c54c <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801c54c:	b580      	push	{r7, lr}
 801c54e:	b084      	sub	sp, #16
 801c550:	af00      	add	r7, sp, #0
 801c552:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c554:	2300      	movs	r3, #0
 801c556:	60bb      	str	r3, [r7, #8]
 801c558:	2300      	movs	r3, #0
 801c55a:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c55c:	4b0a      	ldr	r3, [pc, #40]	; (801c588 <SysTimeGetMcuTime+0x3c>)
 801c55e:	691b      	ldr	r3, [r3, #16]
 801c560:	f107 0208 	add.w	r2, r7, #8
 801c564:	3204      	adds	r2, #4
 801c566:	4610      	mov	r0, r2
 801c568:	4798      	blx	r3
 801c56a:	4603      	mov	r3, r0
 801c56c:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801c56e:	687b      	ldr	r3, [r7, #4]
 801c570:	461a      	mov	r2, r3
 801c572:	f107 0308 	add.w	r3, r7, #8
 801c576:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c57a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c57e:	6878      	ldr	r0, [r7, #4]
 801c580:	3710      	adds	r7, #16
 801c582:	46bd      	mov	sp, r7
 801c584:	bd80      	pop	{r7, pc}
 801c586:	bf00      	nop
 801c588:	0801eb00 	.word	0x0801eb00

0801c58c <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801c58c:	b580      	push	{r7, lr}
 801c58e:	b088      	sub	sp, #32
 801c590:	af02      	add	r7, sp, #8
 801c592:	463b      	mov	r3, r7
 801c594:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c598:	4b0f      	ldr	r3, [pc, #60]	; (801c5d8 <SysTimeToMs+0x4c>)
 801c59a:	68db      	ldr	r3, [r3, #12]
 801c59c:	4798      	blx	r3
 801c59e:	4603      	mov	r3, r0
 801c5a0:	b21b      	sxth	r3, r3
 801c5a2:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c5a4:	4b0c      	ldr	r3, [pc, #48]	; (801c5d8 <SysTimeToMs+0x4c>)
 801c5a6:	685b      	ldr	r3, [r3, #4]
 801c5a8:	4798      	blx	r3
 801c5aa:	4603      	mov	r3, r0
 801c5ac:	613b      	str	r3, [r7, #16]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801c5ae:	f107 0008 	add.w	r0, r7, #8
 801c5b2:	697b      	ldr	r3, [r7, #20]
 801c5b4:	9300      	str	r3, [sp, #0]
 801c5b6:	693b      	ldr	r3, [r7, #16]
 801c5b8:	463a      	mov	r2, r7
 801c5ba:	ca06      	ldmia	r2, {r1, r2}
 801c5bc:	f7ff ff27 	bl	801c40e <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801c5c0:	68bb      	ldr	r3, [r7, #8]
 801c5c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801c5c6:	fb02 f303 	mul.w	r3, r2, r3
 801c5ca:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801c5ce:	4413      	add	r3, r2
}
 801c5d0:	4618      	mov	r0, r3
 801c5d2:	3718      	adds	r7, #24
 801c5d4:	46bd      	mov	sp, r7
 801c5d6:	bd80      	pop	{r7, pc}
 801c5d8:	0801eb00 	.word	0x0801eb00

0801c5dc <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801c5dc:	b580      	push	{r7, lr}
 801c5de:	b08a      	sub	sp, #40	; 0x28
 801c5e0:	af02      	add	r7, sp, #8
 801c5e2:	6078      	str	r0, [r7, #4]
 801c5e4:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801c5e6:	683b      	ldr	r3, [r7, #0]
 801c5e8:	4a19      	ldr	r2, [pc, #100]	; (801c650 <SysTimeFromMs+0x74>)
 801c5ea:	fba2 2303 	umull	r2, r3, r2, r3
 801c5ee:	099b      	lsrs	r3, r3, #6
 801c5f0:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801c5f2:	69fb      	ldr	r3, [r7, #28]
 801c5f4:	617b      	str	r3, [r7, #20]
 801c5f6:	683b      	ldr	r3, [r7, #0]
 801c5f8:	b29a      	uxth	r2, r3
 801c5fa:	69fb      	ldr	r3, [r7, #28]
 801c5fc:	b29b      	uxth	r3, r3
 801c5fe:	4619      	mov	r1, r3
 801c600:	0149      	lsls	r1, r1, #5
 801c602:	1ac9      	subs	r1, r1, r3
 801c604:	0089      	lsls	r1, r1, #2
 801c606:	440b      	add	r3, r1
 801c608:	00db      	lsls	r3, r3, #3
 801c60a:	b29b      	uxth	r3, r3
 801c60c:	1ad3      	subs	r3, r2, r3
 801c60e:	b29b      	uxth	r3, r3
 801c610:	b21b      	sxth	r3, r3
 801c612:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801c614:	f107 030c 	add.w	r3, r7, #12
 801c618:	2200      	movs	r2, #0
 801c61a:	601a      	str	r2, [r3, #0]
 801c61c:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c61e:	4b0d      	ldr	r3, [pc, #52]	; (801c654 <SysTimeFromMs+0x78>)
 801c620:	68db      	ldr	r3, [r3, #12]
 801c622:	4798      	blx	r3
 801c624:	4603      	mov	r3, r0
 801c626:	b21b      	sxth	r3, r3
 801c628:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c62a:	4b0a      	ldr	r3, [pc, #40]	; (801c654 <SysTimeFromMs+0x78>)
 801c62c:	685b      	ldr	r3, [r3, #4]
 801c62e:	4798      	blx	r3
 801c630:	4603      	mov	r3, r0
 801c632:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801c634:	6878      	ldr	r0, [r7, #4]
 801c636:	693b      	ldr	r3, [r7, #16]
 801c638:	9300      	str	r3, [sp, #0]
 801c63a:	68fb      	ldr	r3, [r7, #12]
 801c63c:	f107 0214 	add.w	r2, r7, #20
 801c640:	ca06      	ldmia	r2, {r1, r2}
 801c642:	f7ff feab 	bl	801c39c <SysTimeAdd>
}
 801c646:	6878      	ldr	r0, [r7, #4]
 801c648:	3720      	adds	r7, #32
 801c64a:	46bd      	mov	sp, r7
 801c64c:	bd80      	pop	{r7, pc}
 801c64e:	bf00      	nop
 801c650:	10624dd3 	.word	0x10624dd3
 801c654:	0801eb00 	.word	0x0801eb00

0801c658 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801c658:	b480      	push	{r7}
 801c65a:	b085      	sub	sp, #20
 801c65c:	af00      	add	r7, sp, #0
 801c65e:	6078      	str	r0, [r7, #4]
  int i = 0;
 801c660:	2300      	movs	r3, #0
 801c662:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801c664:	e00e      	b.n	801c684 <ee_skip_atoi+0x2c>
 801c666:	68fa      	ldr	r2, [r7, #12]
 801c668:	4613      	mov	r3, r2
 801c66a:	009b      	lsls	r3, r3, #2
 801c66c:	4413      	add	r3, r2
 801c66e:	005b      	lsls	r3, r3, #1
 801c670:	4618      	mov	r0, r3
 801c672:	687b      	ldr	r3, [r7, #4]
 801c674:	681b      	ldr	r3, [r3, #0]
 801c676:	1c59      	adds	r1, r3, #1
 801c678:	687a      	ldr	r2, [r7, #4]
 801c67a:	6011      	str	r1, [r2, #0]
 801c67c:	781b      	ldrb	r3, [r3, #0]
 801c67e:	4403      	add	r3, r0
 801c680:	3b30      	subs	r3, #48	; 0x30
 801c682:	60fb      	str	r3, [r7, #12]
 801c684:	687b      	ldr	r3, [r7, #4]
 801c686:	681b      	ldr	r3, [r3, #0]
 801c688:	781b      	ldrb	r3, [r3, #0]
 801c68a:	2b2f      	cmp	r3, #47	; 0x2f
 801c68c:	d904      	bls.n	801c698 <ee_skip_atoi+0x40>
 801c68e:	687b      	ldr	r3, [r7, #4]
 801c690:	681b      	ldr	r3, [r3, #0]
 801c692:	781b      	ldrb	r3, [r3, #0]
 801c694:	2b39      	cmp	r3, #57	; 0x39
 801c696:	d9e6      	bls.n	801c666 <ee_skip_atoi+0xe>
  return i;
 801c698:	68fb      	ldr	r3, [r7, #12]
}
 801c69a:	4618      	mov	r0, r3
 801c69c:	3714      	adds	r7, #20
 801c69e:	46bd      	mov	sp, r7
 801c6a0:	bc80      	pop	{r7}
 801c6a2:	4770      	bx	lr

0801c6a4 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801c6a4:	b480      	push	{r7}
 801c6a6:	b099      	sub	sp, #100	; 0x64
 801c6a8:	af00      	add	r7, sp, #0
 801c6aa:	60f8      	str	r0, [r7, #12]
 801c6ac:	60b9      	str	r1, [r7, #8]
 801c6ae:	607a      	str	r2, [r7, #4]
 801c6b0:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801c6b2:	4b71      	ldr	r3, [pc, #452]	; (801c878 <ee_number+0x1d4>)
 801c6b4:	681b      	ldr	r3, [r3, #0]
 801c6b6:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801c6b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c6ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c6be:	2b00      	cmp	r3, #0
 801c6c0:	d002      	beq.n	801c6c8 <ee_number+0x24>
 801c6c2:	4b6e      	ldr	r3, [pc, #440]	; (801c87c <ee_number+0x1d8>)
 801c6c4:	681b      	ldr	r3, [r3, #0]
 801c6c6:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801c6c8:	683b      	ldr	r3, [r7, #0]
 801c6ca:	2b01      	cmp	r3, #1
 801c6cc:	dd02      	ble.n	801c6d4 <ee_number+0x30>
 801c6ce:	683b      	ldr	r3, [r7, #0]
 801c6d0:	2b24      	cmp	r3, #36	; 0x24
 801c6d2:	dd01      	ble.n	801c6d8 <ee_number+0x34>
 801c6d4:	2300      	movs	r3, #0
 801c6d6:	e0ca      	b.n	801c86e <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801c6d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c6da:	f003 0301 	and.w	r3, r3, #1
 801c6de:	2b00      	cmp	r3, #0
 801c6e0:	d001      	beq.n	801c6e6 <ee_number+0x42>
 801c6e2:	2330      	movs	r3, #48	; 0x30
 801c6e4:	e000      	b.n	801c6e8 <ee_number+0x44>
 801c6e6:	2320      	movs	r3, #32
 801c6e8:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801c6ec:	2300      	movs	r3, #0
 801c6ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 801c6f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c6f4:	f003 0302 	and.w	r3, r3, #2
 801c6f8:	2b00      	cmp	r3, #0
 801c6fa:	d00b      	beq.n	801c714 <ee_number+0x70>
  {
    if (num < 0)
 801c6fc:	687b      	ldr	r3, [r7, #4]
 801c6fe:	2b00      	cmp	r3, #0
 801c700:	da08      	bge.n	801c714 <ee_number+0x70>
    {
      sign = '-';
 801c702:	232d      	movs	r3, #45	; 0x2d
 801c704:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801c708:	687b      	ldr	r3, [r7, #4]
 801c70a:	425b      	negs	r3, r3
 801c70c:	607b      	str	r3, [r7, #4]
      size--;
 801c70e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c710:	3b01      	subs	r3, #1
 801c712:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801c714:	2300      	movs	r3, #0
 801c716:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801c718:	687b      	ldr	r3, [r7, #4]
 801c71a:	2b00      	cmp	r3, #0
 801c71c:	d11e      	bne.n	801c75c <ee_number+0xb8>
    tmp[i++] = '0';
 801c71e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c720:	1c5a      	adds	r2, r3, #1
 801c722:	657a      	str	r2, [r7, #84]	; 0x54
 801c724:	3360      	adds	r3, #96	; 0x60
 801c726:	443b      	add	r3, r7
 801c728:	2230      	movs	r2, #48	; 0x30
 801c72a:	f803 2c50 	strb.w	r2, [r3, #-80]
 801c72e:	e018      	b.n	801c762 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801c730:	687b      	ldr	r3, [r7, #4]
 801c732:	683a      	ldr	r2, [r7, #0]
 801c734:	fbb3 f1f2 	udiv	r1, r3, r2
 801c738:	fb01 f202 	mul.w	r2, r1, r2
 801c73c:	1a9b      	subs	r3, r3, r2
 801c73e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801c740:	441a      	add	r2, r3
 801c742:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c744:	1c59      	adds	r1, r3, #1
 801c746:	6579      	str	r1, [r7, #84]	; 0x54
 801c748:	7812      	ldrb	r2, [r2, #0]
 801c74a:	3360      	adds	r3, #96	; 0x60
 801c74c:	443b      	add	r3, r7
 801c74e:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801c752:	687a      	ldr	r2, [r7, #4]
 801c754:	683b      	ldr	r3, [r7, #0]
 801c756:	fbb2 f3f3 	udiv	r3, r2, r3
 801c75a:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801c75c:	687b      	ldr	r3, [r7, #4]
 801c75e:	2b00      	cmp	r3, #0
 801c760:	d1e6      	bne.n	801c730 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801c762:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801c764:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801c766:	429a      	cmp	r2, r3
 801c768:	dd01      	ble.n	801c76e <ee_number+0xca>
 801c76a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c76c:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 801c76e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801c770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801c772:	1ad3      	subs	r3, r2, r3
 801c774:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801c776:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c778:	f003 0301 	and.w	r3, r3, #1
 801c77c:	2b00      	cmp	r3, #0
 801c77e:	d112      	bne.n	801c7a6 <ee_number+0x102>
 801c780:	e00c      	b.n	801c79c <ee_number+0xf8>
 801c782:	68fb      	ldr	r3, [r7, #12]
 801c784:	1c5a      	adds	r2, r3, #1
 801c786:	60fa      	str	r2, [r7, #12]
 801c788:	2220      	movs	r2, #32
 801c78a:	701a      	strb	r2, [r3, #0]
 801c78c:	68bb      	ldr	r3, [r7, #8]
 801c78e:	3b01      	subs	r3, #1
 801c790:	60bb      	str	r3, [r7, #8]
 801c792:	68bb      	ldr	r3, [r7, #8]
 801c794:	2b00      	cmp	r3, #0
 801c796:	d101      	bne.n	801c79c <ee_number+0xf8>
 801c798:	68fb      	ldr	r3, [r7, #12]
 801c79a:	e068      	b.n	801c86e <ee_number+0x1ca>
 801c79c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c79e:	1e5a      	subs	r2, r3, #1
 801c7a0:	66ba      	str	r2, [r7, #104]	; 0x68
 801c7a2:	2b00      	cmp	r3, #0
 801c7a4:	dced      	bgt.n	801c782 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801c7a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d01b      	beq.n	801c7e6 <ee_number+0x142>
 801c7ae:	68fb      	ldr	r3, [r7, #12]
 801c7b0:	1c5a      	adds	r2, r3, #1
 801c7b2:	60fa      	str	r2, [r7, #12]
 801c7b4:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801c7b8:	701a      	strb	r2, [r3, #0]
 801c7ba:	68bb      	ldr	r3, [r7, #8]
 801c7bc:	3b01      	subs	r3, #1
 801c7be:	60bb      	str	r3, [r7, #8]
 801c7c0:	68bb      	ldr	r3, [r7, #8]
 801c7c2:	2b00      	cmp	r3, #0
 801c7c4:	d10f      	bne.n	801c7e6 <ee_number+0x142>
 801c7c6:	68fb      	ldr	r3, [r7, #12]
 801c7c8:	e051      	b.n	801c86e <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801c7ca:	68fb      	ldr	r3, [r7, #12]
 801c7cc:	1c5a      	adds	r2, r3, #1
 801c7ce:	60fa      	str	r2, [r7, #12]
 801c7d0:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 801c7d4:	701a      	strb	r2, [r3, #0]
 801c7d6:	68bb      	ldr	r3, [r7, #8]
 801c7d8:	3b01      	subs	r3, #1
 801c7da:	60bb      	str	r3, [r7, #8]
 801c7dc:	68bb      	ldr	r3, [r7, #8]
 801c7de:	2b00      	cmp	r3, #0
 801c7e0:	d101      	bne.n	801c7e6 <ee_number+0x142>
 801c7e2:	68fb      	ldr	r3, [r7, #12]
 801c7e4:	e043      	b.n	801c86e <ee_number+0x1ca>
 801c7e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c7e8:	1e5a      	subs	r2, r3, #1
 801c7ea:	66ba      	str	r2, [r7, #104]	; 0x68
 801c7ec:	2b00      	cmp	r3, #0
 801c7ee:	dcec      	bgt.n	801c7ca <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801c7f0:	e00c      	b.n	801c80c <ee_number+0x168>
 801c7f2:	68fb      	ldr	r3, [r7, #12]
 801c7f4:	1c5a      	adds	r2, r3, #1
 801c7f6:	60fa      	str	r2, [r7, #12]
 801c7f8:	2230      	movs	r2, #48	; 0x30
 801c7fa:	701a      	strb	r2, [r3, #0]
 801c7fc:	68bb      	ldr	r3, [r7, #8]
 801c7fe:	3b01      	subs	r3, #1
 801c800:	60bb      	str	r3, [r7, #8]
 801c802:	68bb      	ldr	r3, [r7, #8]
 801c804:	2b00      	cmp	r3, #0
 801c806:	d101      	bne.n	801c80c <ee_number+0x168>
 801c808:	68fb      	ldr	r3, [r7, #12]
 801c80a:	e030      	b.n	801c86e <ee_number+0x1ca>
 801c80c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801c80e:	1e5a      	subs	r2, r3, #1
 801c810:	66fa      	str	r2, [r7, #108]	; 0x6c
 801c812:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801c814:	429a      	cmp	r2, r3
 801c816:	dbec      	blt.n	801c7f2 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801c818:	e010      	b.n	801c83c <ee_number+0x198>
 801c81a:	68fb      	ldr	r3, [r7, #12]
 801c81c:	1c5a      	adds	r2, r3, #1
 801c81e:	60fa      	str	r2, [r7, #12]
 801c820:	f107 0110 	add.w	r1, r7, #16
 801c824:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801c826:	440a      	add	r2, r1
 801c828:	7812      	ldrb	r2, [r2, #0]
 801c82a:	701a      	strb	r2, [r3, #0]
 801c82c:	68bb      	ldr	r3, [r7, #8]
 801c82e:	3b01      	subs	r3, #1
 801c830:	60bb      	str	r3, [r7, #8]
 801c832:	68bb      	ldr	r3, [r7, #8]
 801c834:	2b00      	cmp	r3, #0
 801c836:	d101      	bne.n	801c83c <ee_number+0x198>
 801c838:	68fb      	ldr	r3, [r7, #12]
 801c83a:	e018      	b.n	801c86e <ee_number+0x1ca>
 801c83c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c83e:	1e5a      	subs	r2, r3, #1
 801c840:	657a      	str	r2, [r7, #84]	; 0x54
 801c842:	2b00      	cmp	r3, #0
 801c844:	dce9      	bgt.n	801c81a <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801c846:	e00c      	b.n	801c862 <ee_number+0x1be>
 801c848:	68fb      	ldr	r3, [r7, #12]
 801c84a:	1c5a      	adds	r2, r3, #1
 801c84c:	60fa      	str	r2, [r7, #12]
 801c84e:	2220      	movs	r2, #32
 801c850:	701a      	strb	r2, [r3, #0]
 801c852:	68bb      	ldr	r3, [r7, #8]
 801c854:	3b01      	subs	r3, #1
 801c856:	60bb      	str	r3, [r7, #8]
 801c858:	68bb      	ldr	r3, [r7, #8]
 801c85a:	2b00      	cmp	r3, #0
 801c85c:	d101      	bne.n	801c862 <ee_number+0x1be>
 801c85e:	68fb      	ldr	r3, [r7, #12]
 801c860:	e005      	b.n	801c86e <ee_number+0x1ca>
 801c862:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c864:	1e5a      	subs	r2, r3, #1
 801c866:	66ba      	str	r2, [r7, #104]	; 0x68
 801c868:	2b00      	cmp	r3, #0
 801c86a:	dced      	bgt.n	801c848 <ee_number+0x1a4>

  return str;
 801c86c:	68fb      	ldr	r3, [r7, #12]
}
 801c86e:	4618      	mov	r0, r3
 801c870:	3764      	adds	r7, #100	; 0x64
 801c872:	46bd      	mov	sp, r7
 801c874:	bc80      	pop	{r7}
 801c876:	4770      	bx	lr
 801c878:	20000148 	.word	0x20000148
 801c87c:	2000014c 	.word	0x2000014c

0801c880 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801c880:	b580      	push	{r7, lr}
 801c882:	b092      	sub	sp, #72	; 0x48
 801c884:	af04      	add	r7, sp, #16
 801c886:	60f8      	str	r0, [r7, #12]
 801c888:	60b9      	str	r1, [r7, #8]
 801c88a:	607a      	str	r2, [r7, #4]
 801c88c:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801c88e:	68bb      	ldr	r3, [r7, #8]
 801c890:	2b00      	cmp	r3, #0
 801c892:	dc01      	bgt.n	801c898 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801c894:	2300      	movs	r3, #0
 801c896:	e142      	b.n	801cb1e <tiny_vsnprintf_like+0x29e>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c898:	68fb      	ldr	r3, [r7, #12]
 801c89a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c89c:	e12a      	b.n	801caf4 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 801c89e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c8a0:	68fb      	ldr	r3, [r7, #12]
 801c8a2:	1ad2      	subs	r2, r2, r3
 801c8a4:	68bb      	ldr	r3, [r7, #8]
 801c8a6:	3b01      	subs	r3, #1
 801c8a8:	429a      	cmp	r2, r3
 801c8aa:	f280 8131 	bge.w	801cb10 <tiny_vsnprintf_like+0x290>

    if (*fmt != '%')
 801c8ae:	687b      	ldr	r3, [r7, #4]
 801c8b0:	781b      	ldrb	r3, [r3, #0]
 801c8b2:	2b25      	cmp	r3, #37	; 0x25
 801c8b4:	d006      	beq.n	801c8c4 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801c8b6:	687a      	ldr	r2, [r7, #4]
 801c8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c8ba:	1c59      	adds	r1, r3, #1
 801c8bc:	62f9      	str	r1, [r7, #44]	; 0x2c
 801c8be:	7812      	ldrb	r2, [r2, #0]
 801c8c0:	701a      	strb	r2, [r3, #0]
      continue;
 801c8c2:	e114      	b.n	801caee <tiny_vsnprintf_like+0x26e>
    }

    // Process flags
    flags = 0;
 801c8c4:	2300      	movs	r3, #0
 801c8c6:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801c8c8:	687b      	ldr	r3, [r7, #4]
 801c8ca:	3301      	adds	r3, #1
 801c8cc:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801c8ce:	687b      	ldr	r3, [r7, #4]
 801c8d0:	781b      	ldrb	r3, [r3, #0]
 801c8d2:	2b30      	cmp	r3, #48	; 0x30
 801c8d4:	d103      	bne.n	801c8de <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801c8d6:	6a3b      	ldr	r3, [r7, #32]
 801c8d8:	f043 0301 	orr.w	r3, r3, #1
 801c8dc:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801c8de:	f04f 33ff 	mov.w	r3, #4294967295
 801c8e2:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801c8e4:	687b      	ldr	r3, [r7, #4]
 801c8e6:	781b      	ldrb	r3, [r3, #0]
 801c8e8:	2b2f      	cmp	r3, #47	; 0x2f
 801c8ea:	d908      	bls.n	801c8fe <tiny_vsnprintf_like+0x7e>
 801c8ec:	687b      	ldr	r3, [r7, #4]
 801c8ee:	781b      	ldrb	r3, [r3, #0]
 801c8f0:	2b39      	cmp	r3, #57	; 0x39
 801c8f2:	d804      	bhi.n	801c8fe <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801c8f4:	1d3b      	adds	r3, r7, #4
 801c8f6:	4618      	mov	r0, r3
 801c8f8:	f7ff feae 	bl	801c658 <ee_skip_atoi>
 801c8fc:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801c8fe:	f04f 33ff 	mov.w	r3, #4294967295
 801c902:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801c904:	f04f 33ff 	mov.w	r3, #4294967295
 801c908:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801c90a:	230a      	movs	r3, #10
 801c90c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801c90e:	687b      	ldr	r3, [r7, #4]
 801c910:	781b      	ldrb	r3, [r3, #0]
 801c912:	3b58      	subs	r3, #88	; 0x58
 801c914:	2b20      	cmp	r3, #32
 801c916:	f200 8094 	bhi.w	801ca42 <tiny_vsnprintf_like+0x1c2>
 801c91a:	a201      	add	r2, pc, #4	; (adr r2, 801c920 <tiny_vsnprintf_like+0xa0>)
 801c91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c920:	0801ca2b 	.word	0x0801ca2b
 801c924:	0801ca43 	.word	0x0801ca43
 801c928:	0801ca43 	.word	0x0801ca43
 801c92c:	0801ca43 	.word	0x0801ca43
 801c930:	0801ca43 	.word	0x0801ca43
 801c934:	0801ca43 	.word	0x0801ca43
 801c938:	0801ca43 	.word	0x0801ca43
 801c93c:	0801ca43 	.word	0x0801ca43
 801c940:	0801ca43 	.word	0x0801ca43
 801c944:	0801ca43 	.word	0x0801ca43
 801c948:	0801ca43 	.word	0x0801ca43
 801c94c:	0801c9af 	.word	0x0801c9af
 801c950:	0801ca39 	.word	0x0801ca39
 801c954:	0801ca43 	.word	0x0801ca43
 801c958:	0801ca43 	.word	0x0801ca43
 801c95c:	0801ca43 	.word	0x0801ca43
 801c960:	0801ca43 	.word	0x0801ca43
 801c964:	0801ca39 	.word	0x0801ca39
 801c968:	0801ca43 	.word	0x0801ca43
 801c96c:	0801ca43 	.word	0x0801ca43
 801c970:	0801ca43 	.word	0x0801ca43
 801c974:	0801ca43 	.word	0x0801ca43
 801c978:	0801ca43 	.word	0x0801ca43
 801c97c:	0801ca43 	.word	0x0801ca43
 801c980:	0801ca43 	.word	0x0801ca43
 801c984:	0801ca43 	.word	0x0801ca43
 801c988:	0801ca43 	.word	0x0801ca43
 801c98c:	0801c9cf 	.word	0x0801c9cf
 801c990:	0801ca43 	.word	0x0801ca43
 801c994:	0801ca8f 	.word	0x0801ca8f
 801c998:	0801ca43 	.word	0x0801ca43
 801c99c:	0801ca43 	.word	0x0801ca43
 801c9a0:	0801ca33 	.word	0x0801ca33
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801c9a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c9a6:	1c5a      	adds	r2, r3, #1
 801c9a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 801c9aa:	2220      	movs	r2, #32
 801c9ac:	701a      	strb	r2, [r3, #0]
 801c9ae:	69fb      	ldr	r3, [r7, #28]
 801c9b0:	3b01      	subs	r3, #1
 801c9b2:	61fb      	str	r3, [r7, #28]
 801c9b4:	69fb      	ldr	r3, [r7, #28]
 801c9b6:	2b00      	cmp	r3, #0
 801c9b8:	dcf4      	bgt.n	801c9a4 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801c9ba:	683b      	ldr	r3, [r7, #0]
 801c9bc:	1d1a      	adds	r2, r3, #4
 801c9be:	603a      	str	r2, [r7, #0]
 801c9c0:	6819      	ldr	r1, [r3, #0]
 801c9c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c9c4:	1c5a      	adds	r2, r3, #1
 801c9c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 801c9c8:	b2ca      	uxtb	r2, r1
 801c9ca:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801c9cc:	e08f      	b.n	801caee <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 801c9ce:	683b      	ldr	r3, [r7, #0]
 801c9d0:	1d1a      	adds	r2, r3, #4
 801c9d2:	603a      	str	r2, [r7, #0]
 801c9d4:	681b      	ldr	r3, [r3, #0]
 801c9d6:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801c9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c9da:	2b00      	cmp	r3, #0
 801c9dc:	d101      	bne.n	801c9e2 <tiny_vsnprintf_like+0x162>
 801c9de:	4b52      	ldr	r3, [pc, #328]	; (801cb28 <tiny_vsnprintf_like+0x2a8>)
 801c9e0:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801c9e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c9e4:	f7e3 fbcc 	bl	8000180 <strlen>
 801c9e8:	4603      	mov	r3, r0
 801c9ea:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801c9ec:	e004      	b.n	801c9f8 <tiny_vsnprintf_like+0x178>
 801c9ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c9f0:	1c5a      	adds	r2, r3, #1
 801c9f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 801c9f4:	2220      	movs	r2, #32
 801c9f6:	701a      	strb	r2, [r3, #0]
 801c9f8:	69fb      	ldr	r3, [r7, #28]
 801c9fa:	1e5a      	subs	r2, r3, #1
 801c9fc:	61fa      	str	r2, [r7, #28]
 801c9fe:	693a      	ldr	r2, [r7, #16]
 801ca00:	429a      	cmp	r2, r3
 801ca02:	dbf4      	blt.n	801c9ee <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801ca04:	2300      	movs	r3, #0
 801ca06:	62bb      	str	r3, [r7, #40]	; 0x28
 801ca08:	e00a      	b.n	801ca20 <tiny_vsnprintf_like+0x1a0>
 801ca0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801ca0c:	1c53      	adds	r3, r2, #1
 801ca0e:	627b      	str	r3, [r7, #36]	; 0x24
 801ca10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ca12:	1c59      	adds	r1, r3, #1
 801ca14:	62f9      	str	r1, [r7, #44]	; 0x2c
 801ca16:	7812      	ldrb	r2, [r2, #0]
 801ca18:	701a      	strb	r2, [r3, #0]
 801ca1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ca1c:	3301      	adds	r3, #1
 801ca1e:	62bb      	str	r3, [r7, #40]	; 0x28
 801ca20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801ca22:	693b      	ldr	r3, [r7, #16]
 801ca24:	429a      	cmp	r2, r3
 801ca26:	dbf0      	blt.n	801ca0a <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801ca28:	e061      	b.n	801caee <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801ca2a:	6a3b      	ldr	r3, [r7, #32]
 801ca2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ca30:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801ca32:	2310      	movs	r3, #16
 801ca34:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801ca36:	e02d      	b.n	801ca94 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 801ca38:	6a3b      	ldr	r3, [r7, #32]
 801ca3a:	f043 0302 	orr.w	r3, r3, #2
 801ca3e:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801ca40:	e025      	b.n	801ca8e <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801ca42:	687b      	ldr	r3, [r7, #4]
 801ca44:	781b      	ldrb	r3, [r3, #0]
 801ca46:	2b25      	cmp	r3, #37	; 0x25
 801ca48:	d004      	beq.n	801ca54 <tiny_vsnprintf_like+0x1d4>
 801ca4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ca4c:	1c5a      	adds	r2, r3, #1
 801ca4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 801ca50:	2225      	movs	r2, #37	; 0x25
 801ca52:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801ca54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801ca56:	68fb      	ldr	r3, [r7, #12]
 801ca58:	1ad2      	subs	r2, r2, r3
 801ca5a:	68bb      	ldr	r3, [r7, #8]
 801ca5c:	3b01      	subs	r3, #1
 801ca5e:	429a      	cmp	r2, r3
 801ca60:	da17      	bge.n	801ca92 <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801ca62:	687b      	ldr	r3, [r7, #4]
 801ca64:	781b      	ldrb	r3, [r3, #0]
 801ca66:	2b00      	cmp	r3, #0
 801ca68:	d006      	beq.n	801ca78 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801ca6a:	687a      	ldr	r2, [r7, #4]
 801ca6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ca6e:	1c59      	adds	r1, r3, #1
 801ca70:	62f9      	str	r1, [r7, #44]	; 0x2c
 801ca72:	7812      	ldrb	r2, [r2, #0]
 801ca74:	701a      	strb	r2, [r3, #0]
 801ca76:	e002      	b.n	801ca7e <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801ca78:	687b      	ldr	r3, [r7, #4]
 801ca7a:	3b01      	subs	r3, #1
 801ca7c:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801ca7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801ca80:	68fb      	ldr	r3, [r7, #12]
 801ca82:	1ad2      	subs	r2, r2, r3
 801ca84:	68bb      	ldr	r3, [r7, #8]
 801ca86:	3b01      	subs	r3, #1
 801ca88:	429a      	cmp	r2, r3
 801ca8a:	db2f      	blt.n	801caec <tiny_vsnprintf_like+0x26c>
 801ca8c:	e002      	b.n	801ca94 <tiny_vsnprintf_like+0x214>
        break;
 801ca8e:	bf00      	nop
 801ca90:	e000      	b.n	801ca94 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 801ca92:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801ca94:	697b      	ldr	r3, [r7, #20]
 801ca96:	2b6c      	cmp	r3, #108	; 0x6c
 801ca98:	d105      	bne.n	801caa6 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 801ca9a:	683b      	ldr	r3, [r7, #0]
 801ca9c:	1d1a      	adds	r2, r3, #4
 801ca9e:	603a      	str	r2, [r7, #0]
 801caa0:	681b      	ldr	r3, [r3, #0]
 801caa2:	637b      	str	r3, [r7, #52]	; 0x34
 801caa4:	e00f      	b.n	801cac6 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 801caa6:	6a3b      	ldr	r3, [r7, #32]
 801caa8:	f003 0302 	and.w	r3, r3, #2
 801caac:	2b00      	cmp	r3, #0
 801caae:	d005      	beq.n	801cabc <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 801cab0:	683b      	ldr	r3, [r7, #0]
 801cab2:	1d1a      	adds	r2, r3, #4
 801cab4:	603a      	str	r2, [r7, #0]
 801cab6:	681b      	ldr	r3, [r3, #0]
 801cab8:	637b      	str	r3, [r7, #52]	; 0x34
 801caba:	e004      	b.n	801cac6 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 801cabc:	683b      	ldr	r3, [r7, #0]
 801cabe:	1d1a      	adds	r2, r3, #4
 801cac0:	603a      	str	r2, [r7, #0]
 801cac2:	681b      	ldr	r3, [r3, #0]
 801cac4:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801cac6:	68bb      	ldr	r3, [r7, #8]
 801cac8:	1e5a      	subs	r2, r3, #1
 801caca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801cacc:	68fb      	ldr	r3, [r7, #12]
 801cace:	1acb      	subs	r3, r1, r3
 801cad0:	1ad1      	subs	r1, r2, r3
 801cad2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801cad4:	6a3b      	ldr	r3, [r7, #32]
 801cad6:	9302      	str	r3, [sp, #8]
 801cad8:	69bb      	ldr	r3, [r7, #24]
 801cada:	9301      	str	r3, [sp, #4]
 801cadc:	69fb      	ldr	r3, [r7, #28]
 801cade:	9300      	str	r3, [sp, #0]
 801cae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cae2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801cae4:	f7ff fdde 	bl	801c6a4 <ee_number>
 801cae8:	62f8      	str	r0, [r7, #44]	; 0x2c
 801caea:	e000      	b.n	801caee <tiny_vsnprintf_like+0x26e>
        continue;
 801caec:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801caee:	687b      	ldr	r3, [r7, #4]
 801caf0:	3301      	adds	r3, #1
 801caf2:	607b      	str	r3, [r7, #4]
 801caf4:	687b      	ldr	r3, [r7, #4]
 801caf6:	781b      	ldrb	r3, [r3, #0]
 801caf8:	2b00      	cmp	r3, #0
 801cafa:	f47f aed0 	bne.w	801c89e <tiny_vsnprintf_like+0x1e>
 801cafe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801cb00:	68fb      	ldr	r3, [r7, #12]
 801cb02:	1ad2      	subs	r2, r2, r3
 801cb04:	68bb      	ldr	r3, [r7, #8]
 801cb06:	3b01      	subs	r3, #1
 801cb08:	429a      	cmp	r2, r3
 801cb0a:	f6bf aec8 	bge.w	801c89e <tiny_vsnprintf_like+0x1e>
 801cb0e:	e000      	b.n	801cb12 <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801cb10:	bf00      	nop
  }

  *str = '\0';
 801cb12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cb14:	2200      	movs	r2, #0
 801cb16:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801cb18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801cb1a:	68fb      	ldr	r3, [r7, #12]
 801cb1c:	1ad3      	subs	r3, r2, r3
}
 801cb1e:	4618      	mov	r0, r3
 801cb20:	3738      	adds	r7, #56	; 0x38
 801cb22:	46bd      	mov	sp, r7
 801cb24:	bd80      	pop	{r7, pc}
 801cb26:	bf00      	nop
 801cb28:	0801ea2c 	.word	0x0801ea2c

0801cb2c <UTIL_SEQ_RegTask>:

  return;
}

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801cb2c:	b580      	push	{r7, lr}
 801cb2e:	b088      	sub	sp, #32
 801cb30:	af00      	add	r7, sp, #0
 801cb32:	60f8      	str	r0, [r7, #12]
 801cb34:	60b9      	str	r1, [r7, #8]
 801cb36:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cb38:	f3ef 8310 	mrs	r3, PRIMASK
 801cb3c:	617b      	str	r3, [r7, #20]
  return(result);
 801cb3e:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801cb40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801cb42:	b672      	cpsid	i
}
 801cb44:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801cb46:	68f8      	ldr	r0, [r7, #12]
 801cb48:	f000 f83e 	bl	801cbc8 <SEQ_BitPosition>
 801cb4c:	4603      	mov	r3, r0
 801cb4e:	4619      	mov	r1, r3
 801cb50:	4a06      	ldr	r2, [pc, #24]	; (801cb6c <UTIL_SEQ_RegTask+0x40>)
 801cb52:	687b      	ldr	r3, [r7, #4]
 801cb54:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801cb58:	69fb      	ldr	r3, [r7, #28]
 801cb5a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cb5c:	69bb      	ldr	r3, [r7, #24]
 801cb5e:	f383 8810 	msr	PRIMASK, r3
}
 801cb62:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801cb64:	bf00      	nop
}
 801cb66:	3720      	adds	r7, #32
 801cb68:	46bd      	mov	sp, r7
 801cb6a:	bd80      	pop	{r7, pc}
 801cb6c:	20001c50 	.word	0x20001c50

0801cb70 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801cb70:	b480      	push	{r7}
 801cb72:	b087      	sub	sp, #28
 801cb74:	af00      	add	r7, sp, #0
 801cb76:	6078      	str	r0, [r7, #4]
 801cb78:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cb7a:	f3ef 8310 	mrs	r3, PRIMASK
 801cb7e:	60fb      	str	r3, [r7, #12]
  return(result);
 801cb80:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801cb82:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801cb84:	b672      	cpsid	i
}
 801cb86:	bf00      	nop

  TaskSet |= TaskId_bm;
 801cb88:	4b0d      	ldr	r3, [pc, #52]	; (801cbc0 <UTIL_SEQ_SetTask+0x50>)
 801cb8a:	681a      	ldr	r2, [r3, #0]
 801cb8c:	687b      	ldr	r3, [r7, #4]
 801cb8e:	4313      	orrs	r3, r2
 801cb90:	4a0b      	ldr	r2, [pc, #44]	; (801cbc0 <UTIL_SEQ_SetTask+0x50>)
 801cb92:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801cb94:	4a0b      	ldr	r2, [pc, #44]	; (801cbc4 <UTIL_SEQ_SetTask+0x54>)
 801cb96:	683b      	ldr	r3, [r7, #0]
 801cb98:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801cb9c:	687b      	ldr	r3, [r7, #4]
 801cb9e:	431a      	orrs	r2, r3
 801cba0:	4908      	ldr	r1, [pc, #32]	; (801cbc4 <UTIL_SEQ_SetTask+0x54>)
 801cba2:	683b      	ldr	r3, [r7, #0]
 801cba4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801cba8:	697b      	ldr	r3, [r7, #20]
 801cbaa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cbac:	693b      	ldr	r3, [r7, #16]
 801cbae:	f383 8810 	msr	PRIMASK, r3
}
 801cbb2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801cbb4:	bf00      	nop
}
 801cbb6:	371c      	adds	r7, #28
 801cbb8:	46bd      	mov	sp, r7
 801cbba:	bc80      	pop	{r7}
 801cbbc:	4770      	bx	lr
 801cbbe:	bf00      	nop
 801cbc0:	20001c4c 	.word	0x20001c4c
 801cbc4:	20001c60 	.word	0x20001c60

0801cbc8 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801cbc8:	b480      	push	{r7}
 801cbca:	b085      	sub	sp, #20
 801cbcc:	af00      	add	r7, sp, #0
 801cbce:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801cbd0:	2300      	movs	r3, #0
 801cbd2:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801cbd4:	687b      	ldr	r3, [r7, #4]
 801cbd6:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801cbd8:	68bb      	ldr	r3, [r7, #8]
 801cbda:	0c1b      	lsrs	r3, r3, #16
 801cbdc:	041b      	lsls	r3, r3, #16
 801cbde:	2b00      	cmp	r3, #0
 801cbe0:	d104      	bne.n	801cbec <SEQ_BitPosition+0x24>
 801cbe2:	2310      	movs	r3, #16
 801cbe4:	73fb      	strb	r3, [r7, #15]
 801cbe6:	68bb      	ldr	r3, [r7, #8]
 801cbe8:	041b      	lsls	r3, r3, #16
 801cbea:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801cbec:	68bb      	ldr	r3, [r7, #8]
 801cbee:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801cbf2:	2b00      	cmp	r3, #0
 801cbf4:	d105      	bne.n	801cc02 <SEQ_BitPosition+0x3a>
 801cbf6:	7bfb      	ldrb	r3, [r7, #15]
 801cbf8:	3308      	adds	r3, #8
 801cbfa:	73fb      	strb	r3, [r7, #15]
 801cbfc:	68bb      	ldr	r3, [r7, #8]
 801cbfe:	021b      	lsls	r3, r3, #8
 801cc00:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801cc02:	68bb      	ldr	r3, [r7, #8]
 801cc04:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801cc08:	2b00      	cmp	r3, #0
 801cc0a:	d105      	bne.n	801cc18 <SEQ_BitPosition+0x50>
 801cc0c:	7bfb      	ldrb	r3, [r7, #15]
 801cc0e:	3304      	adds	r3, #4
 801cc10:	73fb      	strb	r3, [r7, #15]
 801cc12:	68bb      	ldr	r3, [r7, #8]
 801cc14:	011b      	lsls	r3, r3, #4
 801cc16:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801cc18:	68bb      	ldr	r3, [r7, #8]
 801cc1a:	0f1b      	lsrs	r3, r3, #28
 801cc1c:	4a06      	ldr	r2, [pc, #24]	; (801cc38 <SEQ_BitPosition+0x70>)
 801cc1e:	5cd2      	ldrb	r2, [r2, r3]
 801cc20:	7bfb      	ldrb	r3, [r7, #15]
 801cc22:	4413      	add	r3, r2
 801cc24:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801cc26:	7bfb      	ldrb	r3, [r7, #15]
 801cc28:	f1c3 031f 	rsb	r3, r3, #31
 801cc2c:	b2db      	uxtb	r3, r3
}
 801cc2e:	4618      	mov	r0, r3
 801cc30:	3714      	adds	r7, #20
 801cc32:	46bd      	mov	sp, r7
 801cc34:	bc80      	pop	{r7}
 801cc36:	4770      	bx	lr
 801cc38:	0801f068 	.word	0x0801f068

0801cc3c <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801cc3c:	b580      	push	{r7, lr}
 801cc3e:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801cc40:	4b04      	ldr	r3, [pc, #16]	; (801cc54 <UTIL_TIMER_Init+0x18>)
 801cc42:	2200      	movs	r2, #0
 801cc44:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801cc46:	4b04      	ldr	r3, [pc, #16]	; (801cc58 <UTIL_TIMER_Init+0x1c>)
 801cc48:	681b      	ldr	r3, [r3, #0]
 801cc4a:	4798      	blx	r3
 801cc4c:	4603      	mov	r3, r0
}
 801cc4e:	4618      	mov	r0, r3
 801cc50:	bd80      	pop	{r7, pc}
 801cc52:	bf00      	nop
 801cc54:	20001c68 	.word	0x20001c68
 801cc58:	0801ead4 	.word	0x0801ead4

0801cc5c <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801cc5c:	b580      	push	{r7, lr}
 801cc5e:	b084      	sub	sp, #16
 801cc60:	af00      	add	r7, sp, #0
 801cc62:	60f8      	str	r0, [r7, #12]
 801cc64:	60b9      	str	r1, [r7, #8]
 801cc66:	603b      	str	r3, [r7, #0]
 801cc68:	4613      	mov	r3, r2
 801cc6a:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801cc6c:	68fb      	ldr	r3, [r7, #12]
 801cc6e:	2b00      	cmp	r3, #0
 801cc70:	d023      	beq.n	801ccba <UTIL_TIMER_Create+0x5e>
 801cc72:	683b      	ldr	r3, [r7, #0]
 801cc74:	2b00      	cmp	r3, #0
 801cc76:	d020      	beq.n	801ccba <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801cc78:	68fb      	ldr	r3, [r7, #12]
 801cc7a:	2200      	movs	r2, #0
 801cc7c:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801cc7e:	4b11      	ldr	r3, [pc, #68]	; (801ccc4 <UTIL_TIMER_Create+0x68>)
 801cc80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cc82:	68b8      	ldr	r0, [r7, #8]
 801cc84:	4798      	blx	r3
 801cc86:	4602      	mov	r2, r0
 801cc88:	68fb      	ldr	r3, [r7, #12]
 801cc8a:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801cc8c:	68fb      	ldr	r3, [r7, #12]
 801cc8e:	2200      	movs	r2, #0
 801cc90:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801cc92:	68fb      	ldr	r3, [r7, #12]
 801cc94:	2200      	movs	r2, #0
 801cc96:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cc98:	68fb      	ldr	r3, [r7, #12]
 801cc9a:	2200      	movs	r2, #0
 801cc9c:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801cc9e:	68fb      	ldr	r3, [r7, #12]
 801cca0:	683a      	ldr	r2, [r7, #0]
 801cca2:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801cca4:	68fb      	ldr	r3, [r7, #12]
 801cca6:	69ba      	ldr	r2, [r7, #24]
 801cca8:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801ccaa:	68fb      	ldr	r3, [r7, #12]
 801ccac:	79fa      	ldrb	r2, [r7, #7]
 801ccae:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801ccb0:	68fb      	ldr	r3, [r7, #12]
 801ccb2:	2200      	movs	r2, #0
 801ccb4:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801ccb6:	2300      	movs	r3, #0
 801ccb8:	e000      	b.n	801ccbc <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801ccba:	2301      	movs	r3, #1
  }
}
 801ccbc:	4618      	mov	r0, r3
 801ccbe:	3710      	adds	r7, #16
 801ccc0:	46bd      	mov	sp, r7
 801ccc2:	bd80      	pop	{r7, pc}
 801ccc4:	0801ead4 	.word	0x0801ead4

0801ccc8 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801ccc8:	b580      	push	{r7, lr}
 801ccca:	b08a      	sub	sp, #40	; 0x28
 801cccc:	af00      	add	r7, sp, #0
 801ccce:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ccd0:	2300      	movs	r3, #0
 801ccd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801ccd6:	687b      	ldr	r3, [r7, #4]
 801ccd8:	2b00      	cmp	r3, #0
 801ccda:	d056      	beq.n	801cd8a <UTIL_TIMER_Start+0xc2>
 801ccdc:	6878      	ldr	r0, [r7, #4]
 801ccde:	f000 f9a9 	bl	801d034 <TimerExists>
 801cce2:	4603      	mov	r3, r0
 801cce4:	f083 0301 	eor.w	r3, r3, #1
 801cce8:	b2db      	uxtb	r3, r3
 801ccea:	2b00      	cmp	r3, #0
 801ccec:	d04d      	beq.n	801cd8a <UTIL_TIMER_Start+0xc2>
 801ccee:	687b      	ldr	r3, [r7, #4]
 801ccf0:	7a5b      	ldrb	r3, [r3, #9]
 801ccf2:	2b00      	cmp	r3, #0
 801ccf4:	d149      	bne.n	801cd8a <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ccf6:	f3ef 8310 	mrs	r3, PRIMASK
 801ccfa:	613b      	str	r3, [r7, #16]
  return(result);
 801ccfc:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ccfe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801cd00:	b672      	cpsid	i
}
 801cd02:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801cd04:	687b      	ldr	r3, [r7, #4]
 801cd06:	685b      	ldr	r3, [r3, #4]
 801cd08:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801cd0a:	4b24      	ldr	r3, [pc, #144]	; (801cd9c <UTIL_TIMER_Start+0xd4>)
 801cd0c:	6a1b      	ldr	r3, [r3, #32]
 801cd0e:	4798      	blx	r3
 801cd10:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801cd12:	6a3a      	ldr	r2, [r7, #32]
 801cd14:	69bb      	ldr	r3, [r7, #24]
 801cd16:	429a      	cmp	r2, r3
 801cd18:	d201      	bcs.n	801cd1e <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801cd1a:	69bb      	ldr	r3, [r7, #24]
 801cd1c:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801cd1e:	687b      	ldr	r3, [r7, #4]
 801cd20:	6a3a      	ldr	r2, [r7, #32]
 801cd22:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801cd24:	687b      	ldr	r3, [r7, #4]
 801cd26:	2200      	movs	r2, #0
 801cd28:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801cd2a:	687b      	ldr	r3, [r7, #4]
 801cd2c:	2201      	movs	r2, #1
 801cd2e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cd30:	687b      	ldr	r3, [r7, #4]
 801cd32:	2200      	movs	r2, #0
 801cd34:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801cd36:	4b1a      	ldr	r3, [pc, #104]	; (801cda0 <UTIL_TIMER_Start+0xd8>)
 801cd38:	681b      	ldr	r3, [r3, #0]
 801cd3a:	2b00      	cmp	r3, #0
 801cd3c:	d106      	bne.n	801cd4c <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801cd3e:	4b17      	ldr	r3, [pc, #92]	; (801cd9c <UTIL_TIMER_Start+0xd4>)
 801cd40:	691b      	ldr	r3, [r3, #16]
 801cd42:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801cd44:	6878      	ldr	r0, [r7, #4]
 801cd46:	f000 f9eb 	bl	801d120 <TimerInsertNewHeadTimer>
 801cd4a:	e017      	b.n	801cd7c <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801cd4c:	4b13      	ldr	r3, [pc, #76]	; (801cd9c <UTIL_TIMER_Start+0xd4>)
 801cd4e:	699b      	ldr	r3, [r3, #24]
 801cd50:	4798      	blx	r3
 801cd52:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801cd54:	687b      	ldr	r3, [r7, #4]
 801cd56:	681a      	ldr	r2, [r3, #0]
 801cd58:	697b      	ldr	r3, [r7, #20]
 801cd5a:	441a      	add	r2, r3
 801cd5c:	687b      	ldr	r3, [r7, #4]
 801cd5e:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801cd60:	687b      	ldr	r3, [r7, #4]
 801cd62:	681a      	ldr	r2, [r3, #0]
 801cd64:	4b0e      	ldr	r3, [pc, #56]	; (801cda0 <UTIL_TIMER_Start+0xd8>)
 801cd66:	681b      	ldr	r3, [r3, #0]
 801cd68:	681b      	ldr	r3, [r3, #0]
 801cd6a:	429a      	cmp	r2, r3
 801cd6c:	d203      	bcs.n	801cd76 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801cd6e:	6878      	ldr	r0, [r7, #4]
 801cd70:	f000 f9d6 	bl	801d120 <TimerInsertNewHeadTimer>
 801cd74:	e002      	b.n	801cd7c <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801cd76:	6878      	ldr	r0, [r7, #4]
 801cd78:	f000 f9a2 	bl	801d0c0 <TimerInsertTimer>
 801cd7c:	69fb      	ldr	r3, [r7, #28]
 801cd7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cd80:	68fb      	ldr	r3, [r7, #12]
 801cd82:	f383 8810 	msr	PRIMASK, r3
}
 801cd86:	bf00      	nop
  {
 801cd88:	e002      	b.n	801cd90 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801cd8a:	2301      	movs	r3, #1
 801cd8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 801cd90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801cd94:	4618      	mov	r0, r3
 801cd96:	3728      	adds	r7, #40	; 0x28
 801cd98:	46bd      	mov	sp, r7
 801cd9a:	bd80      	pop	{r7, pc}
 801cd9c:	0801ead4 	.word	0x0801ead4
 801cda0:	20001c68 	.word	0x20001c68

0801cda4 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801cda4:	b580      	push	{r7, lr}
 801cda6:	b088      	sub	sp, #32
 801cda8:	af00      	add	r7, sp, #0
 801cdaa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cdac:	2300      	movs	r3, #0
 801cdae:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801cdb0:	687b      	ldr	r3, [r7, #4]
 801cdb2:	2b00      	cmp	r3, #0
 801cdb4:	d05b      	beq.n	801ce6e <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cdb6:	f3ef 8310 	mrs	r3, PRIMASK
 801cdba:	60fb      	str	r3, [r7, #12]
  return(result);
 801cdbc:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cdbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801cdc0:	b672      	cpsid	i
}
 801cdc2:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801cdc4:	4b2d      	ldr	r3, [pc, #180]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801cdc6:	681b      	ldr	r3, [r3, #0]
 801cdc8:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801cdca:	4b2c      	ldr	r3, [pc, #176]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801cdcc:	681b      	ldr	r3, [r3, #0]
 801cdce:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801cdd0:	687b      	ldr	r3, [r7, #4]
 801cdd2:	2201      	movs	r2, #1
 801cdd4:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801cdd6:	4b29      	ldr	r3, [pc, #164]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801cdd8:	681b      	ldr	r3, [r3, #0]
 801cdda:	2b00      	cmp	r3, #0
 801cddc:	d041      	beq.n	801ce62 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801cdde:	687b      	ldr	r3, [r7, #4]
 801cde0:	2200      	movs	r2, #0
 801cde2:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801cde4:	4b25      	ldr	r3, [pc, #148]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801cde6:	681b      	ldr	r3, [r3, #0]
 801cde8:	687a      	ldr	r2, [r7, #4]
 801cdea:	429a      	cmp	r2, r3
 801cdec:	d134      	bne.n	801ce58 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801cdee:	4b23      	ldr	r3, [pc, #140]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801cdf0:	681b      	ldr	r3, [r3, #0]
 801cdf2:	2200      	movs	r2, #0
 801cdf4:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801cdf6:	4b21      	ldr	r3, [pc, #132]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801cdf8:	681b      	ldr	r3, [r3, #0]
 801cdfa:	695b      	ldr	r3, [r3, #20]
 801cdfc:	2b00      	cmp	r3, #0
 801cdfe:	d00a      	beq.n	801ce16 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801ce00:	4b1e      	ldr	r3, [pc, #120]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801ce02:	681b      	ldr	r3, [r3, #0]
 801ce04:	695b      	ldr	r3, [r3, #20]
 801ce06:	4a1d      	ldr	r2, [pc, #116]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801ce08:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801ce0a:	4b1c      	ldr	r3, [pc, #112]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801ce0c:	681b      	ldr	r3, [r3, #0]
 801ce0e:	4618      	mov	r0, r3
 801ce10:	f000 f92c 	bl	801d06c <TimerSetTimeout>
 801ce14:	e023      	b.n	801ce5e <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801ce16:	4b1a      	ldr	r3, [pc, #104]	; (801ce80 <UTIL_TIMER_Stop+0xdc>)
 801ce18:	68db      	ldr	r3, [r3, #12]
 801ce1a:	4798      	blx	r3
            TimerListHead = NULL;
 801ce1c:	4b17      	ldr	r3, [pc, #92]	; (801ce7c <UTIL_TIMER_Stop+0xd8>)
 801ce1e:	2200      	movs	r2, #0
 801ce20:	601a      	str	r2, [r3, #0]
 801ce22:	e01c      	b.n	801ce5e <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801ce24:	697a      	ldr	r2, [r7, #20]
 801ce26:	687b      	ldr	r3, [r7, #4]
 801ce28:	429a      	cmp	r2, r3
 801ce2a:	d110      	bne.n	801ce4e <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801ce2c:	697b      	ldr	r3, [r7, #20]
 801ce2e:	695b      	ldr	r3, [r3, #20]
 801ce30:	2b00      	cmp	r3, #0
 801ce32:	d006      	beq.n	801ce42 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801ce34:	697b      	ldr	r3, [r7, #20]
 801ce36:	695b      	ldr	r3, [r3, #20]
 801ce38:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801ce3a:	69bb      	ldr	r3, [r7, #24]
 801ce3c:	697a      	ldr	r2, [r7, #20]
 801ce3e:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801ce40:	e00d      	b.n	801ce5e <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801ce42:	2300      	movs	r3, #0
 801ce44:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801ce46:	69bb      	ldr	r3, [r7, #24]
 801ce48:	697a      	ldr	r2, [r7, #20]
 801ce4a:	615a      	str	r2, [r3, #20]
            break;
 801ce4c:	e007      	b.n	801ce5e <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801ce4e:	697b      	ldr	r3, [r7, #20]
 801ce50:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801ce52:	697b      	ldr	r3, [r7, #20]
 801ce54:	695b      	ldr	r3, [r3, #20]
 801ce56:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801ce58:	697b      	ldr	r3, [r7, #20]
 801ce5a:	2b00      	cmp	r3, #0
 801ce5c:	d1e2      	bne.n	801ce24 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801ce5e:	2300      	movs	r3, #0
 801ce60:	77fb      	strb	r3, [r7, #31]
 801ce62:	693b      	ldr	r3, [r7, #16]
 801ce64:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ce66:	68bb      	ldr	r3, [r7, #8]
 801ce68:	f383 8810 	msr	PRIMASK, r3
}
 801ce6c:	e001      	b.n	801ce72 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801ce6e:	2301      	movs	r3, #1
 801ce70:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801ce72:	7ffb      	ldrb	r3, [r7, #31]
}
 801ce74:	4618      	mov	r0, r3
 801ce76:	3720      	adds	r7, #32
 801ce78:	46bd      	mov	sp, r7
 801ce7a:	bd80      	pop	{r7, pc}
 801ce7c:	20001c68 	.word	0x20001c68
 801ce80:	0801ead4 	.word	0x0801ead4

0801ce84 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801ce84:	b580      	push	{r7, lr}
 801ce86:	b084      	sub	sp, #16
 801ce88:	af00      	add	r7, sp, #0
 801ce8a:	6078      	str	r0, [r7, #4]
 801ce8c:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ce8e:	2300      	movs	r3, #0
 801ce90:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801ce92:	687b      	ldr	r3, [r7, #4]
 801ce94:	2b00      	cmp	r3, #0
 801ce96:	d102      	bne.n	801ce9e <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801ce98:	2301      	movs	r3, #1
 801ce9a:	73fb      	strb	r3, [r7, #15]
 801ce9c:	e014      	b.n	801cec8 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801ce9e:	4b0d      	ldr	r3, [pc, #52]	; (801ced4 <UTIL_TIMER_SetPeriod+0x50>)
 801cea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cea2:	6838      	ldr	r0, [r7, #0]
 801cea4:	4798      	blx	r3
 801cea6:	4602      	mov	r2, r0
 801cea8:	687b      	ldr	r3, [r7, #4]
 801ceaa:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801ceac:	6878      	ldr	r0, [r7, #4]
 801ceae:	f000 f8c1 	bl	801d034 <TimerExists>
 801ceb2:	4603      	mov	r3, r0
 801ceb4:	2b00      	cmp	r3, #0
 801ceb6:	d007      	beq.n	801cec8 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801ceb8:	6878      	ldr	r0, [r7, #4]
 801ceba:	f7ff ff73 	bl	801cda4 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801cebe:	6878      	ldr	r0, [r7, #4]
 801cec0:	f7ff ff02 	bl	801ccc8 <UTIL_TIMER_Start>
 801cec4:	4603      	mov	r3, r0
 801cec6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801cec8:	7bfb      	ldrb	r3, [r7, #15]
}
 801ceca:	4618      	mov	r0, r3
 801cecc:	3710      	adds	r7, #16
 801cece:	46bd      	mov	sp, r7
 801ced0:	bd80      	pop	{r7, pc}
 801ced2:	bf00      	nop
 801ced4:	0801ead4 	.word	0x0801ead4

0801ced8 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801ced8:	b590      	push	{r4, r7, lr}
 801ceda:	b089      	sub	sp, #36	; 0x24
 801cedc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cede:	f3ef 8310 	mrs	r3, PRIMASK
 801cee2:	60bb      	str	r3, [r7, #8]
  return(result);
 801cee4:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cee6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801cee8:	b672      	cpsid	i
}
 801ceea:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801ceec:	4b38      	ldr	r3, [pc, #224]	; (801cfd0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801ceee:	695b      	ldr	r3, [r3, #20]
 801cef0:	4798      	blx	r3
 801cef2:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801cef4:	4b36      	ldr	r3, [pc, #216]	; (801cfd0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cef6:	691b      	ldr	r3, [r3, #16]
 801cef8:	4798      	blx	r3
 801cefa:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801cefc:	693a      	ldr	r2, [r7, #16]
 801cefe:	697b      	ldr	r3, [r7, #20]
 801cf00:	1ad3      	subs	r3, r2, r3
 801cf02:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801cf04:	4b33      	ldr	r3, [pc, #204]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf06:	681b      	ldr	r3, [r3, #0]
 801cf08:	2b00      	cmp	r3, #0
 801cf0a:	d037      	beq.n	801cf7c <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801cf0c:	4b31      	ldr	r3, [pc, #196]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf0e:	681b      	ldr	r3, [r3, #0]
 801cf10:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801cf12:	69fb      	ldr	r3, [r7, #28]
 801cf14:	681b      	ldr	r3, [r3, #0]
 801cf16:	68fa      	ldr	r2, [r7, #12]
 801cf18:	429a      	cmp	r2, r3
 801cf1a:	d206      	bcs.n	801cf2a <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801cf1c:	69fb      	ldr	r3, [r7, #28]
 801cf1e:	681a      	ldr	r2, [r3, #0]
 801cf20:	68fb      	ldr	r3, [r7, #12]
 801cf22:	1ad2      	subs	r2, r2, r3
 801cf24:	69fb      	ldr	r3, [r7, #28]
 801cf26:	601a      	str	r2, [r3, #0]
 801cf28:	e002      	b.n	801cf30 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801cf2a:	69fb      	ldr	r3, [r7, #28]
 801cf2c:	2200      	movs	r2, #0
 801cf2e:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801cf30:	69fb      	ldr	r3, [r7, #28]
 801cf32:	695b      	ldr	r3, [r3, #20]
 801cf34:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801cf36:	69fb      	ldr	r3, [r7, #28]
 801cf38:	2b00      	cmp	r3, #0
 801cf3a:	d1ea      	bne.n	801cf12 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801cf3c:	e01e      	b.n	801cf7c <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801cf3e:	4b25      	ldr	r3, [pc, #148]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf40:	681b      	ldr	r3, [r3, #0]
 801cf42:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801cf44:	4b23      	ldr	r3, [pc, #140]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf46:	681b      	ldr	r3, [r3, #0]
 801cf48:	695b      	ldr	r3, [r3, #20]
 801cf4a:	4a22      	ldr	r2, [pc, #136]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf4c:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801cf4e:	69fb      	ldr	r3, [r7, #28]
 801cf50:	2200      	movs	r2, #0
 801cf52:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801cf54:	69fb      	ldr	r3, [r7, #28]
 801cf56:	2200      	movs	r2, #0
 801cf58:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801cf5a:	69fb      	ldr	r3, [r7, #28]
 801cf5c:	68db      	ldr	r3, [r3, #12]
 801cf5e:	69fa      	ldr	r2, [r7, #28]
 801cf60:	6912      	ldr	r2, [r2, #16]
 801cf62:	4610      	mov	r0, r2
 801cf64:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801cf66:	69fb      	ldr	r3, [r7, #28]
 801cf68:	7adb      	ldrb	r3, [r3, #11]
 801cf6a:	2b01      	cmp	r3, #1
 801cf6c:	d106      	bne.n	801cf7c <UTIL_TIMER_IRQ_Handler+0xa4>
 801cf6e:	69fb      	ldr	r3, [r7, #28]
 801cf70:	7a9b      	ldrb	r3, [r3, #10]
 801cf72:	2b00      	cmp	r3, #0
 801cf74:	d102      	bne.n	801cf7c <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801cf76:	69f8      	ldr	r0, [r7, #28]
 801cf78:	f7ff fea6 	bl	801ccc8 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801cf7c:	4b15      	ldr	r3, [pc, #84]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf7e:	681b      	ldr	r3, [r3, #0]
 801cf80:	2b00      	cmp	r3, #0
 801cf82:	d00d      	beq.n	801cfa0 <UTIL_TIMER_IRQ_Handler+0xc8>
 801cf84:	4b13      	ldr	r3, [pc, #76]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf86:	681b      	ldr	r3, [r3, #0]
 801cf88:	681b      	ldr	r3, [r3, #0]
 801cf8a:	2b00      	cmp	r3, #0
 801cf8c:	d0d7      	beq.n	801cf3e <UTIL_TIMER_IRQ_Handler+0x66>
 801cf8e:	4b11      	ldr	r3, [pc, #68]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf90:	681b      	ldr	r3, [r3, #0]
 801cf92:	681c      	ldr	r4, [r3, #0]
 801cf94:	4b0e      	ldr	r3, [pc, #56]	; (801cfd0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cf96:	699b      	ldr	r3, [r3, #24]
 801cf98:	4798      	blx	r3
 801cf9a:	4603      	mov	r3, r0
 801cf9c:	429c      	cmp	r4, r3
 801cf9e:	d3ce      	bcc.n	801cf3e <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801cfa0:	4b0c      	ldr	r3, [pc, #48]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cfa2:	681b      	ldr	r3, [r3, #0]
 801cfa4:	2b00      	cmp	r3, #0
 801cfa6:	d009      	beq.n	801cfbc <UTIL_TIMER_IRQ_Handler+0xe4>
 801cfa8:	4b0a      	ldr	r3, [pc, #40]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cfaa:	681b      	ldr	r3, [r3, #0]
 801cfac:	7a1b      	ldrb	r3, [r3, #8]
 801cfae:	2b00      	cmp	r3, #0
 801cfb0:	d104      	bne.n	801cfbc <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801cfb2:	4b08      	ldr	r3, [pc, #32]	; (801cfd4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cfb4:	681b      	ldr	r3, [r3, #0]
 801cfb6:	4618      	mov	r0, r3
 801cfb8:	f000 f858 	bl	801d06c <TimerSetTimeout>
 801cfbc:	69bb      	ldr	r3, [r7, #24]
 801cfbe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cfc0:	687b      	ldr	r3, [r7, #4]
 801cfc2:	f383 8810 	msr	PRIMASK, r3
}
 801cfc6:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801cfc8:	bf00      	nop
 801cfca:	3724      	adds	r7, #36	; 0x24
 801cfcc:	46bd      	mov	sp, r7
 801cfce:	bd90      	pop	{r4, r7, pc}
 801cfd0:	0801ead4 	.word	0x0801ead4
 801cfd4:	20001c68 	.word	0x20001c68

0801cfd8 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801cfd8:	b580      	push	{r7, lr}
 801cfda:	b082      	sub	sp, #8
 801cfdc:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801cfde:	4b06      	ldr	r3, [pc, #24]	; (801cff8 <UTIL_TIMER_GetCurrentTime+0x20>)
 801cfe0:	69db      	ldr	r3, [r3, #28]
 801cfe2:	4798      	blx	r3
 801cfe4:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801cfe6:	4b04      	ldr	r3, [pc, #16]	; (801cff8 <UTIL_TIMER_GetCurrentTime+0x20>)
 801cfe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801cfea:	6878      	ldr	r0, [r7, #4]
 801cfec:	4798      	blx	r3
 801cfee:	4603      	mov	r3, r0
}
 801cff0:	4618      	mov	r0, r3
 801cff2:	3708      	adds	r7, #8
 801cff4:	46bd      	mov	sp, r7
 801cff6:	bd80      	pop	{r7, pc}
 801cff8:	0801ead4 	.word	0x0801ead4

0801cffc <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801cffc:	b580      	push	{r7, lr}
 801cffe:	b084      	sub	sp, #16
 801d000:	af00      	add	r7, sp, #0
 801d002:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801d004:	4b0a      	ldr	r3, [pc, #40]	; (801d030 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d006:	69db      	ldr	r3, [r3, #28]
 801d008:	4798      	blx	r3
 801d00a:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801d00c:	4b08      	ldr	r3, [pc, #32]	; (801d030 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d00e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d010:	6878      	ldr	r0, [r7, #4]
 801d012:	4798      	blx	r3
 801d014:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801d016:	4b06      	ldr	r3, [pc, #24]	; (801d030 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d01a:	68f9      	ldr	r1, [r7, #12]
 801d01c:	68ba      	ldr	r2, [r7, #8]
 801d01e:	1a8a      	subs	r2, r1, r2
 801d020:	4610      	mov	r0, r2
 801d022:	4798      	blx	r3
 801d024:	4603      	mov	r3, r0
}
 801d026:	4618      	mov	r0, r3
 801d028:	3710      	adds	r7, #16
 801d02a:	46bd      	mov	sp, r7
 801d02c:	bd80      	pop	{r7, pc}
 801d02e:	bf00      	nop
 801d030:	0801ead4 	.word	0x0801ead4

0801d034 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801d034:	b480      	push	{r7}
 801d036:	b085      	sub	sp, #20
 801d038:	af00      	add	r7, sp, #0
 801d03a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d03c:	4b0a      	ldr	r3, [pc, #40]	; (801d068 <TimerExists+0x34>)
 801d03e:	681b      	ldr	r3, [r3, #0]
 801d040:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801d042:	e008      	b.n	801d056 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801d044:	68fa      	ldr	r2, [r7, #12]
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	429a      	cmp	r2, r3
 801d04a:	d101      	bne.n	801d050 <TimerExists+0x1c>
    {
      return true;
 801d04c:	2301      	movs	r3, #1
 801d04e:	e006      	b.n	801d05e <TimerExists+0x2a>
    }
    cur = cur->Next;
 801d050:	68fb      	ldr	r3, [r7, #12]
 801d052:	695b      	ldr	r3, [r3, #20]
 801d054:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801d056:	68fb      	ldr	r3, [r7, #12]
 801d058:	2b00      	cmp	r3, #0
 801d05a:	d1f3      	bne.n	801d044 <TimerExists+0x10>
  }
  return false;
 801d05c:	2300      	movs	r3, #0
}
 801d05e:	4618      	mov	r0, r3
 801d060:	3714      	adds	r7, #20
 801d062:	46bd      	mov	sp, r7
 801d064:	bc80      	pop	{r7}
 801d066:	4770      	bx	lr
 801d068:	20001c68 	.word	0x20001c68

0801d06c <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801d06c:	b590      	push	{r4, r7, lr}
 801d06e:	b085      	sub	sp, #20
 801d070:	af00      	add	r7, sp, #0
 801d072:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801d074:	4b11      	ldr	r3, [pc, #68]	; (801d0bc <TimerSetTimeout+0x50>)
 801d076:	6a1b      	ldr	r3, [r3, #32]
 801d078:	4798      	blx	r3
 801d07a:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801d07c:	687b      	ldr	r3, [r7, #4]
 801d07e:	2201      	movs	r2, #1
 801d080:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801d082:	687b      	ldr	r3, [r7, #4]
 801d084:	681c      	ldr	r4, [r3, #0]
 801d086:	4b0d      	ldr	r3, [pc, #52]	; (801d0bc <TimerSetTimeout+0x50>)
 801d088:	699b      	ldr	r3, [r3, #24]
 801d08a:	4798      	blx	r3
 801d08c:	4602      	mov	r2, r0
 801d08e:	68fb      	ldr	r3, [r7, #12]
 801d090:	4413      	add	r3, r2
 801d092:	429c      	cmp	r4, r3
 801d094:	d207      	bcs.n	801d0a6 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801d096:	4b09      	ldr	r3, [pc, #36]	; (801d0bc <TimerSetTimeout+0x50>)
 801d098:	699b      	ldr	r3, [r3, #24]
 801d09a:	4798      	blx	r3
 801d09c:	4602      	mov	r2, r0
 801d09e:	68fb      	ldr	r3, [r7, #12]
 801d0a0:	441a      	add	r2, r3
 801d0a2:	687b      	ldr	r3, [r7, #4]
 801d0a4:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801d0a6:	4b05      	ldr	r3, [pc, #20]	; (801d0bc <TimerSetTimeout+0x50>)
 801d0a8:	689b      	ldr	r3, [r3, #8]
 801d0aa:	687a      	ldr	r2, [r7, #4]
 801d0ac:	6812      	ldr	r2, [r2, #0]
 801d0ae:	4610      	mov	r0, r2
 801d0b0:	4798      	blx	r3
}
 801d0b2:	bf00      	nop
 801d0b4:	3714      	adds	r7, #20
 801d0b6:	46bd      	mov	sp, r7
 801d0b8:	bd90      	pop	{r4, r7, pc}
 801d0ba:	bf00      	nop
 801d0bc:	0801ead4 	.word	0x0801ead4

0801d0c0 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801d0c0:	b480      	push	{r7}
 801d0c2:	b085      	sub	sp, #20
 801d0c4:	af00      	add	r7, sp, #0
 801d0c6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d0c8:	4b14      	ldr	r3, [pc, #80]	; (801d11c <TimerInsertTimer+0x5c>)
 801d0ca:	681b      	ldr	r3, [r3, #0]
 801d0cc:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801d0ce:	4b13      	ldr	r3, [pc, #76]	; (801d11c <TimerInsertTimer+0x5c>)
 801d0d0:	681b      	ldr	r3, [r3, #0]
 801d0d2:	695b      	ldr	r3, [r3, #20]
 801d0d4:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801d0d6:	e012      	b.n	801d0fe <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801d0d8:	687b      	ldr	r3, [r7, #4]
 801d0da:	681a      	ldr	r2, [r3, #0]
 801d0dc:	68bb      	ldr	r3, [r7, #8]
 801d0de:	681b      	ldr	r3, [r3, #0]
 801d0e0:	429a      	cmp	r2, r3
 801d0e2:	d905      	bls.n	801d0f0 <TimerInsertTimer+0x30>
    {
        cur = next;
 801d0e4:	68bb      	ldr	r3, [r7, #8]
 801d0e6:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801d0e8:	68bb      	ldr	r3, [r7, #8]
 801d0ea:	695b      	ldr	r3, [r3, #20]
 801d0ec:	60bb      	str	r3, [r7, #8]
 801d0ee:	e006      	b.n	801d0fe <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801d0f0:	68fb      	ldr	r3, [r7, #12]
 801d0f2:	687a      	ldr	r2, [r7, #4]
 801d0f4:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801d0f6:	687b      	ldr	r3, [r7, #4]
 801d0f8:	68ba      	ldr	r2, [r7, #8]
 801d0fa:	615a      	str	r2, [r3, #20]
        return;
 801d0fc:	e009      	b.n	801d112 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801d0fe:	68fb      	ldr	r3, [r7, #12]
 801d100:	695b      	ldr	r3, [r3, #20]
 801d102:	2b00      	cmp	r3, #0
 801d104:	d1e8      	bne.n	801d0d8 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801d106:	68fb      	ldr	r3, [r7, #12]
 801d108:	687a      	ldr	r2, [r7, #4]
 801d10a:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801d10c:	687b      	ldr	r3, [r7, #4]
 801d10e:	2200      	movs	r2, #0
 801d110:	615a      	str	r2, [r3, #20]
}
 801d112:	3714      	adds	r7, #20
 801d114:	46bd      	mov	sp, r7
 801d116:	bc80      	pop	{r7}
 801d118:	4770      	bx	lr
 801d11a:	bf00      	nop
 801d11c:	20001c68 	.word	0x20001c68

0801d120 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801d120:	b580      	push	{r7, lr}
 801d122:	b084      	sub	sp, #16
 801d124:	af00      	add	r7, sp, #0
 801d126:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d128:	4b0b      	ldr	r3, [pc, #44]	; (801d158 <TimerInsertNewHeadTimer+0x38>)
 801d12a:	681b      	ldr	r3, [r3, #0]
 801d12c:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801d12e:	68fb      	ldr	r3, [r7, #12]
 801d130:	2b00      	cmp	r3, #0
 801d132:	d002      	beq.n	801d13a <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801d134:	68fb      	ldr	r3, [r7, #12]
 801d136:	2200      	movs	r2, #0
 801d138:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801d13a:	687b      	ldr	r3, [r7, #4]
 801d13c:	68fa      	ldr	r2, [r7, #12]
 801d13e:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801d140:	4a05      	ldr	r2, [pc, #20]	; (801d158 <TimerInsertNewHeadTimer+0x38>)
 801d142:	687b      	ldr	r3, [r7, #4]
 801d144:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801d146:	4b04      	ldr	r3, [pc, #16]	; (801d158 <TimerInsertNewHeadTimer+0x38>)
 801d148:	681b      	ldr	r3, [r3, #0]
 801d14a:	4618      	mov	r0, r3
 801d14c:	f7ff ff8e 	bl	801d06c <TimerSetTimeout>
}
 801d150:	bf00      	nop
 801d152:	3710      	adds	r7, #16
 801d154:	46bd      	mov	sp, r7
 801d156:	bd80      	pop	{r7, pc}
 801d158:	20001c68 	.word	0x20001c68

0801d15c <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801d15c:	b580      	push	{r7, lr}
 801d15e:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801d160:	2218      	movs	r2, #24
 801d162:	2100      	movs	r1, #0
 801d164:	4807      	ldr	r0, [pc, #28]	; (801d184 <UTIL_ADV_TRACE_Init+0x28>)
 801d166:	f7ff f8fe 	bl	801c366 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801d16a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801d16e:	2100      	movs	r1, #0
 801d170:	4805      	ldr	r0, [pc, #20]	; (801d188 <UTIL_ADV_TRACE_Init+0x2c>)
 801d172:	f7ff f8f8 	bl	801c366 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801d176:	4b05      	ldr	r3, [pc, #20]	; (801d18c <UTIL_ADV_TRACE_Init+0x30>)
 801d178:	681b      	ldr	r3, [r3, #0]
 801d17a:	4805      	ldr	r0, [pc, #20]	; (801d190 <UTIL_ADV_TRACE_Init+0x34>)
 801d17c:	4798      	blx	r3
 801d17e:	4603      	mov	r3, r0
}
 801d180:	4618      	mov	r0, r3
 801d182:	bd80      	pop	{r7, pc}
 801d184:	20001c6c 	.word	0x20001c6c
 801d188:	20001c84 	.word	0x20001c84
 801d18c:	0801eb14 	.word	0x0801eb14
 801d190:	0801d3fd 	.word	0x0801d3fd

0801d194 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801d194:	b480      	push	{r7}
 801d196:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d198:	4b06      	ldr	r3, [pc, #24]	; (801d1b4 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801d19a:	8a5a      	ldrh	r2, [r3, #18]
 801d19c:	4b05      	ldr	r3, [pc, #20]	; (801d1b4 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801d19e:	8a1b      	ldrh	r3, [r3, #16]
 801d1a0:	429a      	cmp	r2, r3
 801d1a2:	d101      	bne.n	801d1a8 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801d1a4:	2301      	movs	r3, #1
 801d1a6:	e000      	b.n	801d1aa <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801d1a8:	2300      	movs	r3, #0
}
 801d1aa:	4618      	mov	r0, r3
 801d1ac:	46bd      	mov	sp, r7
 801d1ae:	bc80      	pop	{r7}
 801d1b0:	4770      	bx	lr
 801d1b2:	bf00      	nop
 801d1b4:	20001c6c 	.word	0x20001c6c

0801d1b8 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801d1b8:	b408      	push	{r3}
 801d1ba:	b580      	push	{r7, lr}
 801d1bc:	b08d      	sub	sp, #52	; 0x34
 801d1be:	af00      	add	r7, sp, #0
 801d1c0:	60f8      	str	r0, [r7, #12]
 801d1c2:	60b9      	str	r1, [r7, #8]
 801d1c4:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801d1c6:	2300      	movs	r3, #0
 801d1c8:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801d1ca:	2300      	movs	r3, #0
 801d1cc:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801d1ce:	4b37      	ldr	r3, [pc, #220]	; (801d2ac <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d1d0:	7a1b      	ldrb	r3, [r3, #8]
 801d1d2:	461a      	mov	r2, r3
 801d1d4:	68fb      	ldr	r3, [r7, #12]
 801d1d6:	4293      	cmp	r3, r2
 801d1d8:	d902      	bls.n	801d1e0 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801d1da:	f06f 0304 	mvn.w	r3, #4
 801d1de:	e05e      	b.n	801d29e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801d1e0:	4b32      	ldr	r3, [pc, #200]	; (801d2ac <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d1e2:	68da      	ldr	r2, [r3, #12]
 801d1e4:	68bb      	ldr	r3, [r7, #8]
 801d1e6:	4013      	ands	r3, r2
 801d1e8:	68ba      	ldr	r2, [r7, #8]
 801d1ea:	429a      	cmp	r2, r3
 801d1ec:	d002      	beq.n	801d1f4 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801d1ee:	f06f 0305 	mvn.w	r3, #5
 801d1f2:	e054      	b.n	801d29e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801d1f4:	4b2d      	ldr	r3, [pc, #180]	; (801d2ac <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d1f6:	685b      	ldr	r3, [r3, #4]
 801d1f8:	2b00      	cmp	r3, #0
 801d1fa:	d00a      	beq.n	801d212 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801d1fc:	687b      	ldr	r3, [r7, #4]
 801d1fe:	2b00      	cmp	r3, #0
 801d200:	d007      	beq.n	801d212 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801d202:	4b2a      	ldr	r3, [pc, #168]	; (801d2ac <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d204:	685b      	ldr	r3, [r3, #4]
 801d206:	f107 0116 	add.w	r1, r7, #22
 801d20a:	f107 0218 	add.w	r2, r7, #24
 801d20e:	4610      	mov	r0, r2
 801d210:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801d212:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d216:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d21a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801d21c:	f44f 7100 	mov.w	r1, #512	; 0x200
 801d220:	4823      	ldr	r0, [pc, #140]	; (801d2b0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801d222:	f7ff fb2d 	bl	801c880 <tiny_vsnprintf_like>
 801d226:	4603      	mov	r3, r0
 801d228:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 801d22a:	f000 f9f1 	bl	801d610 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801d22e:	8afa      	ldrh	r2, [r7, #22]
 801d230:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801d232:	4413      	add	r3, r2
 801d234:	b29b      	uxth	r3, r3
 801d236:	f107 0214 	add.w	r2, r7, #20
 801d23a:	4611      	mov	r1, r2
 801d23c:	4618      	mov	r0, r3
 801d23e:	f000 f969 	bl	801d514 <TRACE_AllocateBufer>
 801d242:	4603      	mov	r3, r0
 801d244:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d248:	d025      	beq.n	801d296 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801d24a:	2300      	movs	r3, #0
 801d24c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801d24e:	e00e      	b.n	801d26e <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801d250:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801d252:	8aba      	ldrh	r2, [r7, #20]
 801d254:	3330      	adds	r3, #48	; 0x30
 801d256:	443b      	add	r3, r7
 801d258:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801d25c:	4b15      	ldr	r3, [pc, #84]	; (801d2b4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d25e:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801d260:	8abb      	ldrh	r3, [r7, #20]
 801d262:	3301      	adds	r3, #1
 801d264:	b29b      	uxth	r3, r3
 801d266:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801d268:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801d26a:	3301      	adds	r3, #1
 801d26c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801d26e:	8afb      	ldrh	r3, [r7, #22]
 801d270:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801d272:	429a      	cmp	r2, r3
 801d274:	d3ec      	bcc.n	801d250 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d276:	8abb      	ldrh	r3, [r7, #20]
 801d278:	461a      	mov	r2, r3
 801d27a:	4b0e      	ldr	r3, [pc, #56]	; (801d2b4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d27c:	18d0      	adds	r0, r2, r3
 801d27e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d280:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801d282:	f44f 7100 	mov.w	r1, #512	; 0x200
 801d286:	f7ff fafb 	bl	801c880 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801d28a:	f000 f9df 	bl	801d64c <TRACE_UnLock>

    return TRACE_Send();
 801d28e:	f000 f831 	bl	801d2f4 <TRACE_Send>
 801d292:	4603      	mov	r3, r0
 801d294:	e003      	b.n	801d29e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801d296:	f000 f9d9 	bl	801d64c <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801d29a:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801d29e:	4618      	mov	r0, r3
 801d2a0:	3734      	adds	r7, #52	; 0x34
 801d2a2:	46bd      	mov	sp, r7
 801d2a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801d2a8:	b001      	add	sp, #4
 801d2aa:	4770      	bx	lr
 801d2ac:	20001c6c 	.word	0x20001c6c
 801d2b0:	20002084 	.word	0x20002084
 801d2b4:	20001c84 	.word	0x20001c84

0801d2b8 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801d2b8:	b480      	push	{r7}
 801d2ba:	b083      	sub	sp, #12
 801d2bc:	af00      	add	r7, sp, #0
 801d2be:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801d2c0:	4a03      	ldr	r2, [pc, #12]	; (801d2d0 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801d2c2:	687b      	ldr	r3, [r7, #4]
 801d2c4:	6053      	str	r3, [r2, #4]
}
 801d2c6:	bf00      	nop
 801d2c8:	370c      	adds	r7, #12
 801d2ca:	46bd      	mov	sp, r7
 801d2cc:	bc80      	pop	{r7}
 801d2ce:	4770      	bx	lr
 801d2d0:	20001c6c 	.word	0x20001c6c

0801d2d4 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801d2d4:	b480      	push	{r7}
 801d2d6:	b083      	sub	sp, #12
 801d2d8:	af00      	add	r7, sp, #0
 801d2da:	4603      	mov	r3, r0
 801d2dc:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801d2de:	4a04      	ldr	r2, [pc, #16]	; (801d2f0 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801d2e0:	79fb      	ldrb	r3, [r7, #7]
 801d2e2:	7213      	strb	r3, [r2, #8]
}
 801d2e4:	bf00      	nop
 801d2e6:	370c      	adds	r7, #12
 801d2e8:	46bd      	mov	sp, r7
 801d2ea:	bc80      	pop	{r7}
 801d2ec:	4770      	bx	lr
 801d2ee:	bf00      	nop
 801d2f0:	20001c6c 	.word	0x20001c6c

0801d2f4 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801d2f4:	b580      	push	{r7, lr}
 801d2f6:	b088      	sub	sp, #32
 801d2f8:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801d2fa:	2300      	movs	r3, #0
 801d2fc:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801d2fe:	2300      	movs	r3, #0
 801d300:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d302:	f3ef 8310 	mrs	r3, PRIMASK
 801d306:	613b      	str	r3, [r7, #16]
  return(result);
 801d308:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d30a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d30c:	b672      	cpsid	i
}
 801d30e:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801d310:	f000 f9ba 	bl	801d688 <TRACE_IsLocked>
 801d314:	4603      	mov	r3, r0
 801d316:	2b00      	cmp	r3, #0
 801d318:	d15d      	bne.n	801d3d6 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801d31a:	f000 f979 	bl	801d610 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801d31e:	4b34      	ldr	r3, [pc, #208]	; (801d3f0 <TRACE_Send+0xfc>)
 801d320:	8a1a      	ldrh	r2, [r3, #16]
 801d322:	4b33      	ldr	r3, [pc, #204]	; (801d3f0 <TRACE_Send+0xfc>)
 801d324:	8a5b      	ldrh	r3, [r3, #18]
 801d326:	429a      	cmp	r2, r3
 801d328:	d04d      	beq.n	801d3c6 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d32a:	4b31      	ldr	r3, [pc, #196]	; (801d3f0 <TRACE_Send+0xfc>)
 801d32c:	789b      	ldrb	r3, [r3, #2]
 801d32e:	2b01      	cmp	r3, #1
 801d330:	d117      	bne.n	801d362 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801d332:	4b2f      	ldr	r3, [pc, #188]	; (801d3f0 <TRACE_Send+0xfc>)
 801d334:	881a      	ldrh	r2, [r3, #0]
 801d336:	4b2e      	ldr	r3, [pc, #184]	; (801d3f0 <TRACE_Send+0xfc>)
 801d338:	8a1b      	ldrh	r3, [r3, #16]
 801d33a:	1ad3      	subs	r3, r2, r3
 801d33c:	b29a      	uxth	r2, r3
 801d33e:	4b2c      	ldr	r3, [pc, #176]	; (801d3f0 <TRACE_Send+0xfc>)
 801d340:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d342:	4b2b      	ldr	r3, [pc, #172]	; (801d3f0 <TRACE_Send+0xfc>)
 801d344:	2202      	movs	r2, #2
 801d346:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d348:	4b29      	ldr	r3, [pc, #164]	; (801d3f0 <TRACE_Send+0xfc>)
 801d34a:	2200      	movs	r2, #0
 801d34c:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d34e:	4b28      	ldr	r3, [pc, #160]	; (801d3f0 <TRACE_Send+0xfc>)
 801d350:	8a9b      	ldrh	r3, [r3, #20]
 801d352:	2b00      	cmp	r3, #0
 801d354:	d105      	bne.n	801d362 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d356:	4b26      	ldr	r3, [pc, #152]	; (801d3f0 <TRACE_Send+0xfc>)
 801d358:	2200      	movs	r2, #0
 801d35a:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d35c:	4b24      	ldr	r3, [pc, #144]	; (801d3f0 <TRACE_Send+0xfc>)
 801d35e:	2200      	movs	r2, #0
 801d360:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d362:	4b23      	ldr	r3, [pc, #140]	; (801d3f0 <TRACE_Send+0xfc>)
 801d364:	789b      	ldrb	r3, [r3, #2]
 801d366:	2b00      	cmp	r3, #0
 801d368:	d115      	bne.n	801d396 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d36a:	4b21      	ldr	r3, [pc, #132]	; (801d3f0 <TRACE_Send+0xfc>)
 801d36c:	8a5a      	ldrh	r2, [r3, #18]
 801d36e:	4b20      	ldr	r3, [pc, #128]	; (801d3f0 <TRACE_Send+0xfc>)
 801d370:	8a1b      	ldrh	r3, [r3, #16]
 801d372:	429a      	cmp	r2, r3
 801d374:	d908      	bls.n	801d388 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d376:	4b1e      	ldr	r3, [pc, #120]	; (801d3f0 <TRACE_Send+0xfc>)
 801d378:	8a5a      	ldrh	r2, [r3, #18]
 801d37a:	4b1d      	ldr	r3, [pc, #116]	; (801d3f0 <TRACE_Send+0xfc>)
 801d37c:	8a1b      	ldrh	r3, [r3, #16]
 801d37e:	1ad3      	subs	r3, r2, r3
 801d380:	b29a      	uxth	r2, r3
 801d382:	4b1b      	ldr	r3, [pc, #108]	; (801d3f0 <TRACE_Send+0xfc>)
 801d384:	829a      	strh	r2, [r3, #20]
 801d386:	e006      	b.n	801d396 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d388:	4b19      	ldr	r3, [pc, #100]	; (801d3f0 <TRACE_Send+0xfc>)
 801d38a:	8a1b      	ldrh	r3, [r3, #16]
 801d38c:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801d390:	b29a      	uxth	r2, r3
 801d392:	4b17      	ldr	r3, [pc, #92]	; (801d3f0 <TRACE_Send+0xfc>)
 801d394:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d396:	4b16      	ldr	r3, [pc, #88]	; (801d3f0 <TRACE_Send+0xfc>)
 801d398:	8a1b      	ldrh	r3, [r3, #16]
 801d39a:	461a      	mov	r2, r3
 801d39c:	4b15      	ldr	r3, [pc, #84]	; (801d3f4 <TRACE_Send+0x100>)
 801d39e:	4413      	add	r3, r2
 801d3a0:	61bb      	str	r3, [r7, #24]
 801d3a2:	697b      	ldr	r3, [r7, #20]
 801d3a4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3a6:	68fb      	ldr	r3, [r7, #12]
 801d3a8:	f383 8810 	msr	PRIMASK, r3
}
 801d3ac:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801d3ae:	f7e4 fccd 	bl	8001d4c <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d3b2:	4b11      	ldr	r3, [pc, #68]	; (801d3f8 <TRACE_Send+0x104>)
 801d3b4:	68db      	ldr	r3, [r3, #12]
 801d3b6:	4a0e      	ldr	r2, [pc, #56]	; (801d3f0 <TRACE_Send+0xfc>)
 801d3b8:	8a92      	ldrh	r2, [r2, #20]
 801d3ba:	4611      	mov	r1, r2
 801d3bc:	69b8      	ldr	r0, [r7, #24]
 801d3be:	4798      	blx	r3
 801d3c0:	4603      	mov	r3, r0
 801d3c2:	77fb      	strb	r3, [r7, #31]
 801d3c4:	e00d      	b.n	801d3e2 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801d3c6:	f000 f941 	bl	801d64c <TRACE_UnLock>
 801d3ca:	697b      	ldr	r3, [r7, #20]
 801d3cc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3ce:	68bb      	ldr	r3, [r7, #8]
 801d3d0:	f383 8810 	msr	PRIMASK, r3
}
 801d3d4:	e005      	b.n	801d3e2 <TRACE_Send+0xee>
 801d3d6:	697b      	ldr	r3, [r7, #20]
 801d3d8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3da:	687b      	ldr	r3, [r7, #4]
 801d3dc:	f383 8810 	msr	PRIMASK, r3
}
 801d3e0:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801d3e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801d3e6:	4618      	mov	r0, r3
 801d3e8:	3720      	adds	r7, #32
 801d3ea:	46bd      	mov	sp, r7
 801d3ec:	bd80      	pop	{r7, pc}
 801d3ee:	bf00      	nop
 801d3f0:	20001c6c 	.word	0x20001c6c
 801d3f4:	20001c84 	.word	0x20001c84
 801d3f8:	0801eb14 	.word	0x0801eb14

0801d3fc <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801d3fc:	b580      	push	{r7, lr}
 801d3fe:	b088      	sub	sp, #32
 801d400:	af00      	add	r7, sp, #0
 801d402:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801d404:	2300      	movs	r3, #0
 801d406:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d408:	f3ef 8310 	mrs	r3, PRIMASK
 801d40c:	617b      	str	r3, [r7, #20]
  return(result);
 801d40e:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d410:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801d412:	b672      	cpsid	i
}
 801d414:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801d416:	4b3c      	ldr	r3, [pc, #240]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d418:	789b      	ldrb	r3, [r3, #2]
 801d41a:	2b02      	cmp	r3, #2
 801d41c:	d106      	bne.n	801d42c <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d41e:	4b3a      	ldr	r3, [pc, #232]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d420:	2200      	movs	r2, #0
 801d422:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d424:	4b38      	ldr	r3, [pc, #224]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d426:	2200      	movs	r2, #0
 801d428:	821a      	strh	r2, [r3, #16]
 801d42a:	e00a      	b.n	801d442 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d42c:	4b36      	ldr	r3, [pc, #216]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d42e:	8a1a      	ldrh	r2, [r3, #16]
 801d430:	4b35      	ldr	r3, [pc, #212]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d432:	8a9b      	ldrh	r3, [r3, #20]
 801d434:	4413      	add	r3, r2
 801d436:	b29b      	uxth	r3, r3
 801d438:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d43c:	b29a      	uxth	r2, r3
 801d43e:	4b32      	ldr	r3, [pc, #200]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d440:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801d442:	4b31      	ldr	r3, [pc, #196]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d444:	8a1a      	ldrh	r2, [r3, #16]
 801d446:	4b30      	ldr	r3, [pc, #192]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d448:	8a5b      	ldrh	r3, [r3, #18]
 801d44a:	429a      	cmp	r2, r3
 801d44c:	d04d      	beq.n	801d4ea <TRACE_TxCpltCallback+0xee>
 801d44e:	4b2e      	ldr	r3, [pc, #184]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d450:	8adb      	ldrh	r3, [r3, #22]
 801d452:	2b01      	cmp	r3, #1
 801d454:	d149      	bne.n	801d4ea <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d456:	4b2c      	ldr	r3, [pc, #176]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d458:	789b      	ldrb	r3, [r3, #2]
 801d45a:	2b01      	cmp	r3, #1
 801d45c:	d117      	bne.n	801d48e <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801d45e:	4b2a      	ldr	r3, [pc, #168]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d460:	881a      	ldrh	r2, [r3, #0]
 801d462:	4b29      	ldr	r3, [pc, #164]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d464:	8a1b      	ldrh	r3, [r3, #16]
 801d466:	1ad3      	subs	r3, r2, r3
 801d468:	b29a      	uxth	r2, r3
 801d46a:	4b27      	ldr	r3, [pc, #156]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d46c:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d46e:	4b26      	ldr	r3, [pc, #152]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d470:	2202      	movs	r2, #2
 801d472:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d474:	4b24      	ldr	r3, [pc, #144]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d476:	2200      	movs	r2, #0
 801d478:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d47a:	4b23      	ldr	r3, [pc, #140]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d47c:	8a9b      	ldrh	r3, [r3, #20]
 801d47e:	2b00      	cmp	r3, #0
 801d480:	d105      	bne.n	801d48e <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d482:	4b21      	ldr	r3, [pc, #132]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d484:	2200      	movs	r2, #0
 801d486:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d488:	4b1f      	ldr	r3, [pc, #124]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d48a:	2200      	movs	r2, #0
 801d48c:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d48e:	4b1e      	ldr	r3, [pc, #120]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d490:	789b      	ldrb	r3, [r3, #2]
 801d492:	2b00      	cmp	r3, #0
 801d494:	d115      	bne.n	801d4c2 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d496:	4b1c      	ldr	r3, [pc, #112]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d498:	8a5a      	ldrh	r2, [r3, #18]
 801d49a:	4b1b      	ldr	r3, [pc, #108]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d49c:	8a1b      	ldrh	r3, [r3, #16]
 801d49e:	429a      	cmp	r2, r3
 801d4a0:	d908      	bls.n	801d4b4 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d4a2:	4b19      	ldr	r3, [pc, #100]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d4a4:	8a5a      	ldrh	r2, [r3, #18]
 801d4a6:	4b18      	ldr	r3, [pc, #96]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d4a8:	8a1b      	ldrh	r3, [r3, #16]
 801d4aa:	1ad3      	subs	r3, r2, r3
 801d4ac:	b29a      	uxth	r2, r3
 801d4ae:	4b16      	ldr	r3, [pc, #88]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d4b0:	829a      	strh	r2, [r3, #20]
 801d4b2:	e006      	b.n	801d4c2 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d4b4:	4b14      	ldr	r3, [pc, #80]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d4b6:	8a1b      	ldrh	r3, [r3, #16]
 801d4b8:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801d4bc:	b29a      	uxth	r2, r3
 801d4be:	4b12      	ldr	r3, [pc, #72]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d4c0:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d4c2:	4b11      	ldr	r3, [pc, #68]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d4c4:	8a1b      	ldrh	r3, [r3, #16]
 801d4c6:	461a      	mov	r2, r3
 801d4c8:	4b10      	ldr	r3, [pc, #64]	; (801d50c <TRACE_TxCpltCallback+0x110>)
 801d4ca:	4413      	add	r3, r2
 801d4cc:	61fb      	str	r3, [r7, #28]
 801d4ce:	69bb      	ldr	r3, [r7, #24]
 801d4d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d4d2:	693b      	ldr	r3, [r7, #16]
 801d4d4:	f383 8810 	msr	PRIMASK, r3
}
 801d4d8:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d4da:	4b0d      	ldr	r3, [pc, #52]	; (801d510 <TRACE_TxCpltCallback+0x114>)
 801d4dc:	68db      	ldr	r3, [r3, #12]
 801d4de:	4a0a      	ldr	r2, [pc, #40]	; (801d508 <TRACE_TxCpltCallback+0x10c>)
 801d4e0:	8a92      	ldrh	r2, [r2, #20]
 801d4e2:	4611      	mov	r1, r2
 801d4e4:	69f8      	ldr	r0, [r7, #28]
 801d4e6:	4798      	blx	r3
 801d4e8:	e00a      	b.n	801d500 <TRACE_TxCpltCallback+0x104>
 801d4ea:	69bb      	ldr	r3, [r7, #24]
 801d4ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d4ee:	68fb      	ldr	r3, [r7, #12]
 801d4f0:	f383 8810 	msr	PRIMASK, r3
}
 801d4f4:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801d4f6:	f7e4 fc31 	bl	8001d5c <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801d4fa:	f000 f8a7 	bl	801d64c <TRACE_UnLock>
  }
}
 801d4fe:	bf00      	nop
 801d500:	bf00      	nop
 801d502:	3720      	adds	r7, #32
 801d504:	46bd      	mov	sp, r7
 801d506:	bd80      	pop	{r7, pc}
 801d508:	20001c6c 	.word	0x20001c6c
 801d50c:	20001c84 	.word	0x20001c84
 801d510:	0801eb14 	.word	0x0801eb14

0801d514 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801d514:	b480      	push	{r7}
 801d516:	b087      	sub	sp, #28
 801d518:	af00      	add	r7, sp, #0
 801d51a:	4603      	mov	r3, r0
 801d51c:	6039      	str	r1, [r7, #0]
 801d51e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801d520:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d524:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d526:	f3ef 8310 	mrs	r3, PRIMASK
 801d52a:	60fb      	str	r3, [r7, #12]
  return(result);
 801d52c:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d52e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801d530:	b672      	cpsid	i
}
 801d532:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d534:	4b35      	ldr	r3, [pc, #212]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d536:	8a5a      	ldrh	r2, [r3, #18]
 801d538:	4b34      	ldr	r3, [pc, #208]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d53a:	8a1b      	ldrh	r3, [r3, #16]
 801d53c:	429a      	cmp	r2, r3
 801d53e:	d11b      	bne.n	801d578 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d540:	4b32      	ldr	r3, [pc, #200]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d542:	8a5b      	ldrh	r3, [r3, #18]
 801d544:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801d548:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801d54a:	88fa      	ldrh	r2, [r7, #6]
 801d54c:	8afb      	ldrh	r3, [r7, #22]
 801d54e:	429a      	cmp	r2, r3
 801d550:	d33a      	bcc.n	801d5c8 <TRACE_AllocateBufer+0xb4>
 801d552:	4b2e      	ldr	r3, [pc, #184]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d554:	8a1b      	ldrh	r3, [r3, #16]
 801d556:	88fa      	ldrh	r2, [r7, #6]
 801d558:	429a      	cmp	r2, r3
 801d55a:	d235      	bcs.n	801d5c8 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d55c:	4b2b      	ldr	r3, [pc, #172]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d55e:	2201      	movs	r2, #1
 801d560:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d562:	4b2a      	ldr	r3, [pc, #168]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d564:	8a5a      	ldrh	r2, [r3, #18]
 801d566:	4b29      	ldr	r3, [pc, #164]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d568:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d56a:	4b28      	ldr	r3, [pc, #160]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d56c:	8a1b      	ldrh	r3, [r3, #16]
 801d56e:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d570:	4b26      	ldr	r3, [pc, #152]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d572:	2200      	movs	r2, #0
 801d574:	825a      	strh	r2, [r3, #18]
 801d576:	e027      	b.n	801d5c8 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d578:	4b24      	ldr	r3, [pc, #144]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d57a:	8a5a      	ldrh	r2, [r3, #18]
 801d57c:	4b23      	ldr	r3, [pc, #140]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d57e:	8a1b      	ldrh	r3, [r3, #16]
 801d580:	429a      	cmp	r2, r3
 801d582:	d91b      	bls.n	801d5bc <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d584:	4b21      	ldr	r3, [pc, #132]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d586:	8a5b      	ldrh	r3, [r3, #18]
 801d588:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801d58c:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801d58e:	88fa      	ldrh	r2, [r7, #6]
 801d590:	8afb      	ldrh	r3, [r7, #22]
 801d592:	429a      	cmp	r2, r3
 801d594:	d318      	bcc.n	801d5c8 <TRACE_AllocateBufer+0xb4>
 801d596:	4b1d      	ldr	r3, [pc, #116]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d598:	8a1b      	ldrh	r3, [r3, #16]
 801d59a:	88fa      	ldrh	r2, [r7, #6]
 801d59c:	429a      	cmp	r2, r3
 801d59e:	d213      	bcs.n	801d5c8 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d5a0:	4b1a      	ldr	r3, [pc, #104]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5a2:	2201      	movs	r2, #1
 801d5a4:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d5a6:	4b19      	ldr	r3, [pc, #100]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5a8:	8a5a      	ldrh	r2, [r3, #18]
 801d5aa:	4b18      	ldr	r3, [pc, #96]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5ac:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d5ae:	4b17      	ldr	r3, [pc, #92]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5b0:	8a1b      	ldrh	r3, [r3, #16]
 801d5b2:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d5b4:	4b15      	ldr	r3, [pc, #84]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5b6:	2200      	movs	r2, #0
 801d5b8:	825a      	strh	r2, [r3, #18]
 801d5ba:	e005      	b.n	801d5c8 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801d5bc:	4b13      	ldr	r3, [pc, #76]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5be:	8a1a      	ldrh	r2, [r3, #16]
 801d5c0:	4b12      	ldr	r3, [pc, #72]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5c2:	8a5b      	ldrh	r3, [r3, #18]
 801d5c4:	1ad3      	subs	r3, r2, r3
 801d5c6:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801d5c8:	8afa      	ldrh	r2, [r7, #22]
 801d5ca:	88fb      	ldrh	r3, [r7, #6]
 801d5cc:	429a      	cmp	r2, r3
 801d5ce:	d90f      	bls.n	801d5f0 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801d5d0:	4b0e      	ldr	r3, [pc, #56]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5d2:	8a5a      	ldrh	r2, [r3, #18]
 801d5d4:	683b      	ldr	r3, [r7, #0]
 801d5d6:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d5d8:	4b0c      	ldr	r3, [pc, #48]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5da:	8a5a      	ldrh	r2, [r3, #18]
 801d5dc:	88fb      	ldrh	r3, [r7, #6]
 801d5de:	4413      	add	r3, r2
 801d5e0:	b29b      	uxth	r3, r3
 801d5e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d5e6:	b29a      	uxth	r2, r3
 801d5e8:	4b08      	ldr	r3, [pc, #32]	; (801d60c <TRACE_AllocateBufer+0xf8>)
 801d5ea:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801d5ec:	2300      	movs	r3, #0
 801d5ee:	82bb      	strh	r3, [r7, #20]
 801d5f0:	693b      	ldr	r3, [r7, #16]
 801d5f2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d5f4:	68bb      	ldr	r3, [r7, #8]
 801d5f6:	f383 8810 	msr	PRIMASK, r3
}
 801d5fa:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801d5fc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801d600:	4618      	mov	r0, r3
 801d602:	371c      	adds	r7, #28
 801d604:	46bd      	mov	sp, r7
 801d606:	bc80      	pop	{r7}
 801d608:	4770      	bx	lr
 801d60a:	bf00      	nop
 801d60c:	20001c6c 	.word	0x20001c6c

0801d610 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801d610:	b480      	push	{r7}
 801d612:	b085      	sub	sp, #20
 801d614:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d616:	f3ef 8310 	mrs	r3, PRIMASK
 801d61a:	607b      	str	r3, [r7, #4]
  return(result);
 801d61c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d61e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d620:	b672      	cpsid	i
}
 801d622:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801d624:	4b08      	ldr	r3, [pc, #32]	; (801d648 <TRACE_Lock+0x38>)
 801d626:	8adb      	ldrh	r3, [r3, #22]
 801d628:	3301      	adds	r3, #1
 801d62a:	b29a      	uxth	r2, r3
 801d62c:	4b06      	ldr	r3, [pc, #24]	; (801d648 <TRACE_Lock+0x38>)
 801d62e:	82da      	strh	r2, [r3, #22]
 801d630:	68fb      	ldr	r3, [r7, #12]
 801d632:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d634:	68bb      	ldr	r3, [r7, #8]
 801d636:	f383 8810 	msr	PRIMASK, r3
}
 801d63a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d63c:	bf00      	nop
 801d63e:	3714      	adds	r7, #20
 801d640:	46bd      	mov	sp, r7
 801d642:	bc80      	pop	{r7}
 801d644:	4770      	bx	lr
 801d646:	bf00      	nop
 801d648:	20001c6c 	.word	0x20001c6c

0801d64c <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801d64c:	b480      	push	{r7}
 801d64e:	b085      	sub	sp, #20
 801d650:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d652:	f3ef 8310 	mrs	r3, PRIMASK
 801d656:	607b      	str	r3, [r7, #4]
  return(result);
 801d658:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d65a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d65c:	b672      	cpsid	i
}
 801d65e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801d660:	4b08      	ldr	r3, [pc, #32]	; (801d684 <TRACE_UnLock+0x38>)
 801d662:	8adb      	ldrh	r3, [r3, #22]
 801d664:	3b01      	subs	r3, #1
 801d666:	b29a      	uxth	r2, r3
 801d668:	4b06      	ldr	r3, [pc, #24]	; (801d684 <TRACE_UnLock+0x38>)
 801d66a:	82da      	strh	r2, [r3, #22]
 801d66c:	68fb      	ldr	r3, [r7, #12]
 801d66e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d670:	68bb      	ldr	r3, [r7, #8]
 801d672:	f383 8810 	msr	PRIMASK, r3
}
 801d676:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d678:	bf00      	nop
 801d67a:	3714      	adds	r7, #20
 801d67c:	46bd      	mov	sp, r7
 801d67e:	bc80      	pop	{r7}
 801d680:	4770      	bx	lr
 801d682:	bf00      	nop
 801d684:	20001c6c 	.word	0x20001c6c

0801d688 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801d688:	b480      	push	{r7}
 801d68a:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801d68c:	4b05      	ldr	r3, [pc, #20]	; (801d6a4 <TRACE_IsLocked+0x1c>)
 801d68e:	8adb      	ldrh	r3, [r3, #22]
 801d690:	2b00      	cmp	r3, #0
 801d692:	bf14      	ite	ne
 801d694:	2301      	movne	r3, #1
 801d696:	2300      	moveq	r3, #0
 801d698:	b2db      	uxtb	r3, r3
}
 801d69a:	4618      	mov	r0, r3
 801d69c:	46bd      	mov	sp, r7
 801d69e:	bc80      	pop	{r7}
 801d6a0:	4770      	bx	lr
 801d6a2:	bf00      	nop
 801d6a4:	20001c6c 	.word	0x20001c6c

0801d6a8 <__errno>:
 801d6a8:	4b01      	ldr	r3, [pc, #4]	; (801d6b0 <__errno+0x8>)
 801d6aa:	6818      	ldr	r0, [r3, #0]
 801d6ac:	4770      	bx	lr
 801d6ae:	bf00      	nop
 801d6b0:	20000150 	.word	0x20000150

0801d6b4 <__libc_init_array>:
 801d6b4:	b570      	push	{r4, r5, r6, lr}
 801d6b6:	4d0d      	ldr	r5, [pc, #52]	; (801d6ec <__libc_init_array+0x38>)
 801d6b8:	4c0d      	ldr	r4, [pc, #52]	; (801d6f0 <__libc_init_array+0x3c>)
 801d6ba:	1b64      	subs	r4, r4, r5
 801d6bc:	10a4      	asrs	r4, r4, #2
 801d6be:	2600      	movs	r6, #0
 801d6c0:	42a6      	cmp	r6, r4
 801d6c2:	d109      	bne.n	801d6d8 <__libc_init_array+0x24>
 801d6c4:	4d0b      	ldr	r5, [pc, #44]	; (801d6f4 <__libc_init_array+0x40>)
 801d6c6:	4c0c      	ldr	r4, [pc, #48]	; (801d6f8 <__libc_init_array+0x44>)
 801d6c8:	f000 fd0e 	bl	801e0e8 <_init>
 801d6cc:	1b64      	subs	r4, r4, r5
 801d6ce:	10a4      	asrs	r4, r4, #2
 801d6d0:	2600      	movs	r6, #0
 801d6d2:	42a6      	cmp	r6, r4
 801d6d4:	d105      	bne.n	801d6e2 <__libc_init_array+0x2e>
 801d6d6:	bd70      	pop	{r4, r5, r6, pc}
 801d6d8:	f855 3b04 	ldr.w	r3, [r5], #4
 801d6dc:	4798      	blx	r3
 801d6de:	3601      	adds	r6, #1
 801d6e0:	e7ee      	b.n	801d6c0 <__libc_init_array+0xc>
 801d6e2:	f855 3b04 	ldr.w	r3, [r5], #4
 801d6e6:	4798      	blx	r3
 801d6e8:	3601      	adds	r6, #1
 801d6ea:	e7f2      	b.n	801d6d2 <__libc_init_array+0x1e>
 801d6ec:	0801f174 	.word	0x0801f174
 801d6f0:	0801f174 	.word	0x0801f174
 801d6f4:	0801f174 	.word	0x0801f174
 801d6f8:	0801f178 	.word	0x0801f178

0801d6fc <memset>:
 801d6fc:	4402      	add	r2, r0
 801d6fe:	4603      	mov	r3, r0
 801d700:	4293      	cmp	r3, r2
 801d702:	d100      	bne.n	801d706 <memset+0xa>
 801d704:	4770      	bx	lr
 801d706:	f803 1b01 	strb.w	r1, [r3], #1
 801d70a:	e7f9      	b.n	801d700 <memset+0x4>

0801d70c <siprintf>:
 801d70c:	b40e      	push	{r1, r2, r3}
 801d70e:	b500      	push	{lr}
 801d710:	b09c      	sub	sp, #112	; 0x70
 801d712:	ab1d      	add	r3, sp, #116	; 0x74
 801d714:	9002      	str	r0, [sp, #8]
 801d716:	9006      	str	r0, [sp, #24]
 801d718:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d71c:	4809      	ldr	r0, [pc, #36]	; (801d744 <siprintf+0x38>)
 801d71e:	9107      	str	r1, [sp, #28]
 801d720:	9104      	str	r1, [sp, #16]
 801d722:	4909      	ldr	r1, [pc, #36]	; (801d748 <siprintf+0x3c>)
 801d724:	f853 2b04 	ldr.w	r2, [r3], #4
 801d728:	9105      	str	r1, [sp, #20]
 801d72a:	6800      	ldr	r0, [r0, #0]
 801d72c:	9301      	str	r3, [sp, #4]
 801d72e:	a902      	add	r1, sp, #8
 801d730:	f000 f868 	bl	801d804 <_svfiprintf_r>
 801d734:	9b02      	ldr	r3, [sp, #8]
 801d736:	2200      	movs	r2, #0
 801d738:	701a      	strb	r2, [r3, #0]
 801d73a:	b01c      	add	sp, #112	; 0x70
 801d73c:	f85d eb04 	ldr.w	lr, [sp], #4
 801d740:	b003      	add	sp, #12
 801d742:	4770      	bx	lr
 801d744:	20000150 	.word	0x20000150
 801d748:	ffff0208 	.word	0xffff0208

0801d74c <__ssputs_r>:
 801d74c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d750:	688e      	ldr	r6, [r1, #8]
 801d752:	429e      	cmp	r6, r3
 801d754:	4682      	mov	sl, r0
 801d756:	460c      	mov	r4, r1
 801d758:	4690      	mov	r8, r2
 801d75a:	461f      	mov	r7, r3
 801d75c:	d838      	bhi.n	801d7d0 <__ssputs_r+0x84>
 801d75e:	898a      	ldrh	r2, [r1, #12]
 801d760:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801d764:	d032      	beq.n	801d7cc <__ssputs_r+0x80>
 801d766:	6825      	ldr	r5, [r4, #0]
 801d768:	6909      	ldr	r1, [r1, #16]
 801d76a:	eba5 0901 	sub.w	r9, r5, r1
 801d76e:	6965      	ldr	r5, [r4, #20]
 801d770:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d774:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d778:	3301      	adds	r3, #1
 801d77a:	444b      	add	r3, r9
 801d77c:	106d      	asrs	r5, r5, #1
 801d77e:	429d      	cmp	r5, r3
 801d780:	bf38      	it	cc
 801d782:	461d      	movcc	r5, r3
 801d784:	0553      	lsls	r3, r2, #21
 801d786:	d531      	bpl.n	801d7ec <__ssputs_r+0xa0>
 801d788:	4629      	mov	r1, r5
 801d78a:	f000 fb61 	bl	801de50 <_malloc_r>
 801d78e:	4606      	mov	r6, r0
 801d790:	b950      	cbnz	r0, 801d7a8 <__ssputs_r+0x5c>
 801d792:	230c      	movs	r3, #12
 801d794:	f8ca 3000 	str.w	r3, [sl]
 801d798:	89a3      	ldrh	r3, [r4, #12]
 801d79a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d79e:	81a3      	strh	r3, [r4, #12]
 801d7a0:	f04f 30ff 	mov.w	r0, #4294967295
 801d7a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d7a8:	6921      	ldr	r1, [r4, #16]
 801d7aa:	464a      	mov	r2, r9
 801d7ac:	f000 fabe 	bl	801dd2c <memcpy>
 801d7b0:	89a3      	ldrh	r3, [r4, #12]
 801d7b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801d7b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d7ba:	81a3      	strh	r3, [r4, #12]
 801d7bc:	6126      	str	r6, [r4, #16]
 801d7be:	6165      	str	r5, [r4, #20]
 801d7c0:	444e      	add	r6, r9
 801d7c2:	eba5 0509 	sub.w	r5, r5, r9
 801d7c6:	6026      	str	r6, [r4, #0]
 801d7c8:	60a5      	str	r5, [r4, #8]
 801d7ca:	463e      	mov	r6, r7
 801d7cc:	42be      	cmp	r6, r7
 801d7ce:	d900      	bls.n	801d7d2 <__ssputs_r+0x86>
 801d7d0:	463e      	mov	r6, r7
 801d7d2:	6820      	ldr	r0, [r4, #0]
 801d7d4:	4632      	mov	r2, r6
 801d7d6:	4641      	mov	r1, r8
 801d7d8:	f000 fab6 	bl	801dd48 <memmove>
 801d7dc:	68a3      	ldr	r3, [r4, #8]
 801d7de:	1b9b      	subs	r3, r3, r6
 801d7e0:	60a3      	str	r3, [r4, #8]
 801d7e2:	6823      	ldr	r3, [r4, #0]
 801d7e4:	4433      	add	r3, r6
 801d7e6:	6023      	str	r3, [r4, #0]
 801d7e8:	2000      	movs	r0, #0
 801d7ea:	e7db      	b.n	801d7a4 <__ssputs_r+0x58>
 801d7ec:	462a      	mov	r2, r5
 801d7ee:	f000 fba3 	bl	801df38 <_realloc_r>
 801d7f2:	4606      	mov	r6, r0
 801d7f4:	2800      	cmp	r0, #0
 801d7f6:	d1e1      	bne.n	801d7bc <__ssputs_r+0x70>
 801d7f8:	6921      	ldr	r1, [r4, #16]
 801d7fa:	4650      	mov	r0, sl
 801d7fc:	f000 fabe 	bl	801dd7c <_free_r>
 801d800:	e7c7      	b.n	801d792 <__ssputs_r+0x46>
	...

0801d804 <_svfiprintf_r>:
 801d804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d808:	4698      	mov	r8, r3
 801d80a:	898b      	ldrh	r3, [r1, #12]
 801d80c:	061b      	lsls	r3, r3, #24
 801d80e:	b09d      	sub	sp, #116	; 0x74
 801d810:	4607      	mov	r7, r0
 801d812:	460d      	mov	r5, r1
 801d814:	4614      	mov	r4, r2
 801d816:	d50e      	bpl.n	801d836 <_svfiprintf_r+0x32>
 801d818:	690b      	ldr	r3, [r1, #16]
 801d81a:	b963      	cbnz	r3, 801d836 <_svfiprintf_r+0x32>
 801d81c:	2140      	movs	r1, #64	; 0x40
 801d81e:	f000 fb17 	bl	801de50 <_malloc_r>
 801d822:	6028      	str	r0, [r5, #0]
 801d824:	6128      	str	r0, [r5, #16]
 801d826:	b920      	cbnz	r0, 801d832 <_svfiprintf_r+0x2e>
 801d828:	230c      	movs	r3, #12
 801d82a:	603b      	str	r3, [r7, #0]
 801d82c:	f04f 30ff 	mov.w	r0, #4294967295
 801d830:	e0d1      	b.n	801d9d6 <_svfiprintf_r+0x1d2>
 801d832:	2340      	movs	r3, #64	; 0x40
 801d834:	616b      	str	r3, [r5, #20]
 801d836:	2300      	movs	r3, #0
 801d838:	9309      	str	r3, [sp, #36]	; 0x24
 801d83a:	2320      	movs	r3, #32
 801d83c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801d840:	f8cd 800c 	str.w	r8, [sp, #12]
 801d844:	2330      	movs	r3, #48	; 0x30
 801d846:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801d9f0 <_svfiprintf_r+0x1ec>
 801d84a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801d84e:	f04f 0901 	mov.w	r9, #1
 801d852:	4623      	mov	r3, r4
 801d854:	469a      	mov	sl, r3
 801d856:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d85a:	b10a      	cbz	r2, 801d860 <_svfiprintf_r+0x5c>
 801d85c:	2a25      	cmp	r2, #37	; 0x25
 801d85e:	d1f9      	bne.n	801d854 <_svfiprintf_r+0x50>
 801d860:	ebba 0b04 	subs.w	fp, sl, r4
 801d864:	d00b      	beq.n	801d87e <_svfiprintf_r+0x7a>
 801d866:	465b      	mov	r3, fp
 801d868:	4622      	mov	r2, r4
 801d86a:	4629      	mov	r1, r5
 801d86c:	4638      	mov	r0, r7
 801d86e:	f7ff ff6d 	bl	801d74c <__ssputs_r>
 801d872:	3001      	adds	r0, #1
 801d874:	f000 80aa 	beq.w	801d9cc <_svfiprintf_r+0x1c8>
 801d878:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d87a:	445a      	add	r2, fp
 801d87c:	9209      	str	r2, [sp, #36]	; 0x24
 801d87e:	f89a 3000 	ldrb.w	r3, [sl]
 801d882:	2b00      	cmp	r3, #0
 801d884:	f000 80a2 	beq.w	801d9cc <_svfiprintf_r+0x1c8>
 801d888:	2300      	movs	r3, #0
 801d88a:	f04f 32ff 	mov.w	r2, #4294967295
 801d88e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d892:	f10a 0a01 	add.w	sl, sl, #1
 801d896:	9304      	str	r3, [sp, #16]
 801d898:	9307      	str	r3, [sp, #28]
 801d89a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801d89e:	931a      	str	r3, [sp, #104]	; 0x68
 801d8a0:	4654      	mov	r4, sl
 801d8a2:	2205      	movs	r2, #5
 801d8a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d8a8:	4851      	ldr	r0, [pc, #324]	; (801d9f0 <_svfiprintf_r+0x1ec>)
 801d8aa:	f7e2 fc71 	bl	8000190 <memchr>
 801d8ae:	9a04      	ldr	r2, [sp, #16]
 801d8b0:	b9d8      	cbnz	r0, 801d8ea <_svfiprintf_r+0xe6>
 801d8b2:	06d0      	lsls	r0, r2, #27
 801d8b4:	bf44      	itt	mi
 801d8b6:	2320      	movmi	r3, #32
 801d8b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d8bc:	0711      	lsls	r1, r2, #28
 801d8be:	bf44      	itt	mi
 801d8c0:	232b      	movmi	r3, #43	; 0x2b
 801d8c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d8c6:	f89a 3000 	ldrb.w	r3, [sl]
 801d8ca:	2b2a      	cmp	r3, #42	; 0x2a
 801d8cc:	d015      	beq.n	801d8fa <_svfiprintf_r+0xf6>
 801d8ce:	9a07      	ldr	r2, [sp, #28]
 801d8d0:	4654      	mov	r4, sl
 801d8d2:	2000      	movs	r0, #0
 801d8d4:	f04f 0c0a 	mov.w	ip, #10
 801d8d8:	4621      	mov	r1, r4
 801d8da:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d8de:	3b30      	subs	r3, #48	; 0x30
 801d8e0:	2b09      	cmp	r3, #9
 801d8e2:	d94e      	bls.n	801d982 <_svfiprintf_r+0x17e>
 801d8e4:	b1b0      	cbz	r0, 801d914 <_svfiprintf_r+0x110>
 801d8e6:	9207      	str	r2, [sp, #28]
 801d8e8:	e014      	b.n	801d914 <_svfiprintf_r+0x110>
 801d8ea:	eba0 0308 	sub.w	r3, r0, r8
 801d8ee:	fa09 f303 	lsl.w	r3, r9, r3
 801d8f2:	4313      	orrs	r3, r2
 801d8f4:	9304      	str	r3, [sp, #16]
 801d8f6:	46a2      	mov	sl, r4
 801d8f8:	e7d2      	b.n	801d8a0 <_svfiprintf_r+0x9c>
 801d8fa:	9b03      	ldr	r3, [sp, #12]
 801d8fc:	1d19      	adds	r1, r3, #4
 801d8fe:	681b      	ldr	r3, [r3, #0]
 801d900:	9103      	str	r1, [sp, #12]
 801d902:	2b00      	cmp	r3, #0
 801d904:	bfbb      	ittet	lt
 801d906:	425b      	neglt	r3, r3
 801d908:	f042 0202 	orrlt.w	r2, r2, #2
 801d90c:	9307      	strge	r3, [sp, #28]
 801d90e:	9307      	strlt	r3, [sp, #28]
 801d910:	bfb8      	it	lt
 801d912:	9204      	strlt	r2, [sp, #16]
 801d914:	7823      	ldrb	r3, [r4, #0]
 801d916:	2b2e      	cmp	r3, #46	; 0x2e
 801d918:	d10c      	bne.n	801d934 <_svfiprintf_r+0x130>
 801d91a:	7863      	ldrb	r3, [r4, #1]
 801d91c:	2b2a      	cmp	r3, #42	; 0x2a
 801d91e:	d135      	bne.n	801d98c <_svfiprintf_r+0x188>
 801d920:	9b03      	ldr	r3, [sp, #12]
 801d922:	1d1a      	adds	r2, r3, #4
 801d924:	681b      	ldr	r3, [r3, #0]
 801d926:	9203      	str	r2, [sp, #12]
 801d928:	2b00      	cmp	r3, #0
 801d92a:	bfb8      	it	lt
 801d92c:	f04f 33ff 	movlt.w	r3, #4294967295
 801d930:	3402      	adds	r4, #2
 801d932:	9305      	str	r3, [sp, #20]
 801d934:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 801d9f4 <_svfiprintf_r+0x1f0>
 801d938:	7821      	ldrb	r1, [r4, #0]
 801d93a:	2203      	movs	r2, #3
 801d93c:	4650      	mov	r0, sl
 801d93e:	f7e2 fc27 	bl	8000190 <memchr>
 801d942:	b140      	cbz	r0, 801d956 <_svfiprintf_r+0x152>
 801d944:	2340      	movs	r3, #64	; 0x40
 801d946:	eba0 000a 	sub.w	r0, r0, sl
 801d94a:	fa03 f000 	lsl.w	r0, r3, r0
 801d94e:	9b04      	ldr	r3, [sp, #16]
 801d950:	4303      	orrs	r3, r0
 801d952:	3401      	adds	r4, #1
 801d954:	9304      	str	r3, [sp, #16]
 801d956:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d95a:	4827      	ldr	r0, [pc, #156]	; (801d9f8 <_svfiprintf_r+0x1f4>)
 801d95c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801d960:	2206      	movs	r2, #6
 801d962:	f7e2 fc15 	bl	8000190 <memchr>
 801d966:	2800      	cmp	r0, #0
 801d968:	d038      	beq.n	801d9dc <_svfiprintf_r+0x1d8>
 801d96a:	4b24      	ldr	r3, [pc, #144]	; (801d9fc <_svfiprintf_r+0x1f8>)
 801d96c:	bb1b      	cbnz	r3, 801d9b6 <_svfiprintf_r+0x1b2>
 801d96e:	9b03      	ldr	r3, [sp, #12]
 801d970:	3307      	adds	r3, #7
 801d972:	f023 0307 	bic.w	r3, r3, #7
 801d976:	3308      	adds	r3, #8
 801d978:	9303      	str	r3, [sp, #12]
 801d97a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d97c:	4433      	add	r3, r6
 801d97e:	9309      	str	r3, [sp, #36]	; 0x24
 801d980:	e767      	b.n	801d852 <_svfiprintf_r+0x4e>
 801d982:	fb0c 3202 	mla	r2, ip, r2, r3
 801d986:	460c      	mov	r4, r1
 801d988:	2001      	movs	r0, #1
 801d98a:	e7a5      	b.n	801d8d8 <_svfiprintf_r+0xd4>
 801d98c:	2300      	movs	r3, #0
 801d98e:	3401      	adds	r4, #1
 801d990:	9305      	str	r3, [sp, #20]
 801d992:	4619      	mov	r1, r3
 801d994:	f04f 0c0a 	mov.w	ip, #10
 801d998:	4620      	mov	r0, r4
 801d99a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d99e:	3a30      	subs	r2, #48	; 0x30
 801d9a0:	2a09      	cmp	r2, #9
 801d9a2:	d903      	bls.n	801d9ac <_svfiprintf_r+0x1a8>
 801d9a4:	2b00      	cmp	r3, #0
 801d9a6:	d0c5      	beq.n	801d934 <_svfiprintf_r+0x130>
 801d9a8:	9105      	str	r1, [sp, #20]
 801d9aa:	e7c3      	b.n	801d934 <_svfiprintf_r+0x130>
 801d9ac:	fb0c 2101 	mla	r1, ip, r1, r2
 801d9b0:	4604      	mov	r4, r0
 801d9b2:	2301      	movs	r3, #1
 801d9b4:	e7f0      	b.n	801d998 <_svfiprintf_r+0x194>
 801d9b6:	ab03      	add	r3, sp, #12
 801d9b8:	9300      	str	r3, [sp, #0]
 801d9ba:	462a      	mov	r2, r5
 801d9bc:	4b10      	ldr	r3, [pc, #64]	; (801da00 <_svfiprintf_r+0x1fc>)
 801d9be:	a904      	add	r1, sp, #16
 801d9c0:	4638      	mov	r0, r7
 801d9c2:	f3af 8000 	nop.w
 801d9c6:	1c42      	adds	r2, r0, #1
 801d9c8:	4606      	mov	r6, r0
 801d9ca:	d1d6      	bne.n	801d97a <_svfiprintf_r+0x176>
 801d9cc:	89ab      	ldrh	r3, [r5, #12]
 801d9ce:	065b      	lsls	r3, r3, #25
 801d9d0:	f53f af2c 	bmi.w	801d82c <_svfiprintf_r+0x28>
 801d9d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801d9d6:	b01d      	add	sp, #116	; 0x74
 801d9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d9dc:	ab03      	add	r3, sp, #12
 801d9de:	9300      	str	r3, [sp, #0]
 801d9e0:	462a      	mov	r2, r5
 801d9e2:	4b07      	ldr	r3, [pc, #28]	; (801da00 <_svfiprintf_r+0x1fc>)
 801d9e4:	a904      	add	r1, sp, #16
 801d9e6:	4638      	mov	r0, r7
 801d9e8:	f000 f87a 	bl	801dae0 <_printf_i>
 801d9ec:	e7eb      	b.n	801d9c6 <_svfiprintf_r+0x1c2>
 801d9ee:	bf00      	nop
 801d9f0:	0801f078 	.word	0x0801f078
 801d9f4:	0801f07e 	.word	0x0801f07e
 801d9f8:	0801f082 	.word	0x0801f082
 801d9fc:	00000000 	.word	0x00000000
 801da00:	0801d74d 	.word	0x0801d74d

0801da04 <_printf_common>:
 801da04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801da08:	4616      	mov	r6, r2
 801da0a:	4699      	mov	r9, r3
 801da0c:	688a      	ldr	r2, [r1, #8]
 801da0e:	690b      	ldr	r3, [r1, #16]
 801da10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801da14:	4293      	cmp	r3, r2
 801da16:	bfb8      	it	lt
 801da18:	4613      	movlt	r3, r2
 801da1a:	6033      	str	r3, [r6, #0]
 801da1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801da20:	4607      	mov	r7, r0
 801da22:	460c      	mov	r4, r1
 801da24:	b10a      	cbz	r2, 801da2a <_printf_common+0x26>
 801da26:	3301      	adds	r3, #1
 801da28:	6033      	str	r3, [r6, #0]
 801da2a:	6823      	ldr	r3, [r4, #0]
 801da2c:	0699      	lsls	r1, r3, #26
 801da2e:	bf42      	ittt	mi
 801da30:	6833      	ldrmi	r3, [r6, #0]
 801da32:	3302      	addmi	r3, #2
 801da34:	6033      	strmi	r3, [r6, #0]
 801da36:	6825      	ldr	r5, [r4, #0]
 801da38:	f015 0506 	ands.w	r5, r5, #6
 801da3c:	d106      	bne.n	801da4c <_printf_common+0x48>
 801da3e:	f104 0a19 	add.w	sl, r4, #25
 801da42:	68e3      	ldr	r3, [r4, #12]
 801da44:	6832      	ldr	r2, [r6, #0]
 801da46:	1a9b      	subs	r3, r3, r2
 801da48:	42ab      	cmp	r3, r5
 801da4a:	dc26      	bgt.n	801da9a <_printf_common+0x96>
 801da4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801da50:	1e13      	subs	r3, r2, #0
 801da52:	6822      	ldr	r2, [r4, #0]
 801da54:	bf18      	it	ne
 801da56:	2301      	movne	r3, #1
 801da58:	0692      	lsls	r2, r2, #26
 801da5a:	d42b      	bmi.n	801dab4 <_printf_common+0xb0>
 801da5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801da60:	4649      	mov	r1, r9
 801da62:	4638      	mov	r0, r7
 801da64:	47c0      	blx	r8
 801da66:	3001      	adds	r0, #1
 801da68:	d01e      	beq.n	801daa8 <_printf_common+0xa4>
 801da6a:	6823      	ldr	r3, [r4, #0]
 801da6c:	68e5      	ldr	r5, [r4, #12]
 801da6e:	6832      	ldr	r2, [r6, #0]
 801da70:	f003 0306 	and.w	r3, r3, #6
 801da74:	2b04      	cmp	r3, #4
 801da76:	bf08      	it	eq
 801da78:	1aad      	subeq	r5, r5, r2
 801da7a:	68a3      	ldr	r3, [r4, #8]
 801da7c:	6922      	ldr	r2, [r4, #16]
 801da7e:	bf0c      	ite	eq
 801da80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801da84:	2500      	movne	r5, #0
 801da86:	4293      	cmp	r3, r2
 801da88:	bfc4      	itt	gt
 801da8a:	1a9b      	subgt	r3, r3, r2
 801da8c:	18ed      	addgt	r5, r5, r3
 801da8e:	2600      	movs	r6, #0
 801da90:	341a      	adds	r4, #26
 801da92:	42b5      	cmp	r5, r6
 801da94:	d11a      	bne.n	801dacc <_printf_common+0xc8>
 801da96:	2000      	movs	r0, #0
 801da98:	e008      	b.n	801daac <_printf_common+0xa8>
 801da9a:	2301      	movs	r3, #1
 801da9c:	4652      	mov	r2, sl
 801da9e:	4649      	mov	r1, r9
 801daa0:	4638      	mov	r0, r7
 801daa2:	47c0      	blx	r8
 801daa4:	3001      	adds	r0, #1
 801daa6:	d103      	bne.n	801dab0 <_printf_common+0xac>
 801daa8:	f04f 30ff 	mov.w	r0, #4294967295
 801daac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801dab0:	3501      	adds	r5, #1
 801dab2:	e7c6      	b.n	801da42 <_printf_common+0x3e>
 801dab4:	18e1      	adds	r1, r4, r3
 801dab6:	1c5a      	adds	r2, r3, #1
 801dab8:	2030      	movs	r0, #48	; 0x30
 801daba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801dabe:	4422      	add	r2, r4
 801dac0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801dac4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801dac8:	3302      	adds	r3, #2
 801daca:	e7c7      	b.n	801da5c <_printf_common+0x58>
 801dacc:	2301      	movs	r3, #1
 801dace:	4622      	mov	r2, r4
 801dad0:	4649      	mov	r1, r9
 801dad2:	4638      	mov	r0, r7
 801dad4:	47c0      	blx	r8
 801dad6:	3001      	adds	r0, #1
 801dad8:	d0e6      	beq.n	801daa8 <_printf_common+0xa4>
 801dada:	3601      	adds	r6, #1
 801dadc:	e7d9      	b.n	801da92 <_printf_common+0x8e>
	...

0801dae0 <_printf_i>:
 801dae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801dae4:	7e0f      	ldrb	r7, [r1, #24]
 801dae6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801dae8:	2f78      	cmp	r7, #120	; 0x78
 801daea:	4691      	mov	r9, r2
 801daec:	4680      	mov	r8, r0
 801daee:	460c      	mov	r4, r1
 801daf0:	469a      	mov	sl, r3
 801daf2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801daf6:	d807      	bhi.n	801db08 <_printf_i+0x28>
 801daf8:	2f62      	cmp	r7, #98	; 0x62
 801dafa:	d80a      	bhi.n	801db12 <_printf_i+0x32>
 801dafc:	2f00      	cmp	r7, #0
 801dafe:	f000 80d8 	beq.w	801dcb2 <_printf_i+0x1d2>
 801db02:	2f58      	cmp	r7, #88	; 0x58
 801db04:	f000 80a3 	beq.w	801dc4e <_printf_i+0x16e>
 801db08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801db0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801db10:	e03a      	b.n	801db88 <_printf_i+0xa8>
 801db12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801db16:	2b15      	cmp	r3, #21
 801db18:	d8f6      	bhi.n	801db08 <_printf_i+0x28>
 801db1a:	a101      	add	r1, pc, #4	; (adr r1, 801db20 <_printf_i+0x40>)
 801db1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801db20:	0801db79 	.word	0x0801db79
 801db24:	0801db8d 	.word	0x0801db8d
 801db28:	0801db09 	.word	0x0801db09
 801db2c:	0801db09 	.word	0x0801db09
 801db30:	0801db09 	.word	0x0801db09
 801db34:	0801db09 	.word	0x0801db09
 801db38:	0801db8d 	.word	0x0801db8d
 801db3c:	0801db09 	.word	0x0801db09
 801db40:	0801db09 	.word	0x0801db09
 801db44:	0801db09 	.word	0x0801db09
 801db48:	0801db09 	.word	0x0801db09
 801db4c:	0801dc99 	.word	0x0801dc99
 801db50:	0801dbbd 	.word	0x0801dbbd
 801db54:	0801dc7b 	.word	0x0801dc7b
 801db58:	0801db09 	.word	0x0801db09
 801db5c:	0801db09 	.word	0x0801db09
 801db60:	0801dcbb 	.word	0x0801dcbb
 801db64:	0801db09 	.word	0x0801db09
 801db68:	0801dbbd 	.word	0x0801dbbd
 801db6c:	0801db09 	.word	0x0801db09
 801db70:	0801db09 	.word	0x0801db09
 801db74:	0801dc83 	.word	0x0801dc83
 801db78:	682b      	ldr	r3, [r5, #0]
 801db7a:	1d1a      	adds	r2, r3, #4
 801db7c:	681b      	ldr	r3, [r3, #0]
 801db7e:	602a      	str	r2, [r5, #0]
 801db80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801db84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801db88:	2301      	movs	r3, #1
 801db8a:	e0a3      	b.n	801dcd4 <_printf_i+0x1f4>
 801db8c:	6820      	ldr	r0, [r4, #0]
 801db8e:	6829      	ldr	r1, [r5, #0]
 801db90:	0606      	lsls	r6, r0, #24
 801db92:	f101 0304 	add.w	r3, r1, #4
 801db96:	d50a      	bpl.n	801dbae <_printf_i+0xce>
 801db98:	680e      	ldr	r6, [r1, #0]
 801db9a:	602b      	str	r3, [r5, #0]
 801db9c:	2e00      	cmp	r6, #0
 801db9e:	da03      	bge.n	801dba8 <_printf_i+0xc8>
 801dba0:	232d      	movs	r3, #45	; 0x2d
 801dba2:	4276      	negs	r6, r6
 801dba4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801dba8:	485e      	ldr	r0, [pc, #376]	; (801dd24 <_printf_i+0x244>)
 801dbaa:	230a      	movs	r3, #10
 801dbac:	e019      	b.n	801dbe2 <_printf_i+0x102>
 801dbae:	680e      	ldr	r6, [r1, #0]
 801dbb0:	602b      	str	r3, [r5, #0]
 801dbb2:	f010 0f40 	tst.w	r0, #64	; 0x40
 801dbb6:	bf18      	it	ne
 801dbb8:	b236      	sxthne	r6, r6
 801dbba:	e7ef      	b.n	801db9c <_printf_i+0xbc>
 801dbbc:	682b      	ldr	r3, [r5, #0]
 801dbbe:	6820      	ldr	r0, [r4, #0]
 801dbc0:	1d19      	adds	r1, r3, #4
 801dbc2:	6029      	str	r1, [r5, #0]
 801dbc4:	0601      	lsls	r1, r0, #24
 801dbc6:	d501      	bpl.n	801dbcc <_printf_i+0xec>
 801dbc8:	681e      	ldr	r6, [r3, #0]
 801dbca:	e002      	b.n	801dbd2 <_printf_i+0xf2>
 801dbcc:	0646      	lsls	r6, r0, #25
 801dbce:	d5fb      	bpl.n	801dbc8 <_printf_i+0xe8>
 801dbd0:	881e      	ldrh	r6, [r3, #0]
 801dbd2:	4854      	ldr	r0, [pc, #336]	; (801dd24 <_printf_i+0x244>)
 801dbd4:	2f6f      	cmp	r7, #111	; 0x6f
 801dbd6:	bf0c      	ite	eq
 801dbd8:	2308      	moveq	r3, #8
 801dbda:	230a      	movne	r3, #10
 801dbdc:	2100      	movs	r1, #0
 801dbde:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801dbe2:	6865      	ldr	r5, [r4, #4]
 801dbe4:	60a5      	str	r5, [r4, #8]
 801dbe6:	2d00      	cmp	r5, #0
 801dbe8:	bfa2      	ittt	ge
 801dbea:	6821      	ldrge	r1, [r4, #0]
 801dbec:	f021 0104 	bicge.w	r1, r1, #4
 801dbf0:	6021      	strge	r1, [r4, #0]
 801dbf2:	b90e      	cbnz	r6, 801dbf8 <_printf_i+0x118>
 801dbf4:	2d00      	cmp	r5, #0
 801dbf6:	d04d      	beq.n	801dc94 <_printf_i+0x1b4>
 801dbf8:	4615      	mov	r5, r2
 801dbfa:	fbb6 f1f3 	udiv	r1, r6, r3
 801dbfe:	fb03 6711 	mls	r7, r3, r1, r6
 801dc02:	5dc7      	ldrb	r7, [r0, r7]
 801dc04:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801dc08:	4637      	mov	r7, r6
 801dc0a:	42bb      	cmp	r3, r7
 801dc0c:	460e      	mov	r6, r1
 801dc0e:	d9f4      	bls.n	801dbfa <_printf_i+0x11a>
 801dc10:	2b08      	cmp	r3, #8
 801dc12:	d10b      	bne.n	801dc2c <_printf_i+0x14c>
 801dc14:	6823      	ldr	r3, [r4, #0]
 801dc16:	07de      	lsls	r6, r3, #31
 801dc18:	d508      	bpl.n	801dc2c <_printf_i+0x14c>
 801dc1a:	6923      	ldr	r3, [r4, #16]
 801dc1c:	6861      	ldr	r1, [r4, #4]
 801dc1e:	4299      	cmp	r1, r3
 801dc20:	bfde      	ittt	le
 801dc22:	2330      	movle	r3, #48	; 0x30
 801dc24:	f805 3c01 	strble.w	r3, [r5, #-1]
 801dc28:	f105 35ff 	addle.w	r5, r5, #4294967295
 801dc2c:	1b52      	subs	r2, r2, r5
 801dc2e:	6122      	str	r2, [r4, #16]
 801dc30:	f8cd a000 	str.w	sl, [sp]
 801dc34:	464b      	mov	r3, r9
 801dc36:	aa03      	add	r2, sp, #12
 801dc38:	4621      	mov	r1, r4
 801dc3a:	4640      	mov	r0, r8
 801dc3c:	f7ff fee2 	bl	801da04 <_printf_common>
 801dc40:	3001      	adds	r0, #1
 801dc42:	d14c      	bne.n	801dcde <_printf_i+0x1fe>
 801dc44:	f04f 30ff 	mov.w	r0, #4294967295
 801dc48:	b004      	add	sp, #16
 801dc4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801dc4e:	4835      	ldr	r0, [pc, #212]	; (801dd24 <_printf_i+0x244>)
 801dc50:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801dc54:	6829      	ldr	r1, [r5, #0]
 801dc56:	6823      	ldr	r3, [r4, #0]
 801dc58:	f851 6b04 	ldr.w	r6, [r1], #4
 801dc5c:	6029      	str	r1, [r5, #0]
 801dc5e:	061d      	lsls	r5, r3, #24
 801dc60:	d514      	bpl.n	801dc8c <_printf_i+0x1ac>
 801dc62:	07df      	lsls	r7, r3, #31
 801dc64:	bf44      	itt	mi
 801dc66:	f043 0320 	orrmi.w	r3, r3, #32
 801dc6a:	6023      	strmi	r3, [r4, #0]
 801dc6c:	b91e      	cbnz	r6, 801dc76 <_printf_i+0x196>
 801dc6e:	6823      	ldr	r3, [r4, #0]
 801dc70:	f023 0320 	bic.w	r3, r3, #32
 801dc74:	6023      	str	r3, [r4, #0]
 801dc76:	2310      	movs	r3, #16
 801dc78:	e7b0      	b.n	801dbdc <_printf_i+0xfc>
 801dc7a:	6823      	ldr	r3, [r4, #0]
 801dc7c:	f043 0320 	orr.w	r3, r3, #32
 801dc80:	6023      	str	r3, [r4, #0]
 801dc82:	2378      	movs	r3, #120	; 0x78
 801dc84:	4828      	ldr	r0, [pc, #160]	; (801dd28 <_printf_i+0x248>)
 801dc86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801dc8a:	e7e3      	b.n	801dc54 <_printf_i+0x174>
 801dc8c:	0659      	lsls	r1, r3, #25
 801dc8e:	bf48      	it	mi
 801dc90:	b2b6      	uxthmi	r6, r6
 801dc92:	e7e6      	b.n	801dc62 <_printf_i+0x182>
 801dc94:	4615      	mov	r5, r2
 801dc96:	e7bb      	b.n	801dc10 <_printf_i+0x130>
 801dc98:	682b      	ldr	r3, [r5, #0]
 801dc9a:	6826      	ldr	r6, [r4, #0]
 801dc9c:	6961      	ldr	r1, [r4, #20]
 801dc9e:	1d18      	adds	r0, r3, #4
 801dca0:	6028      	str	r0, [r5, #0]
 801dca2:	0635      	lsls	r5, r6, #24
 801dca4:	681b      	ldr	r3, [r3, #0]
 801dca6:	d501      	bpl.n	801dcac <_printf_i+0x1cc>
 801dca8:	6019      	str	r1, [r3, #0]
 801dcaa:	e002      	b.n	801dcb2 <_printf_i+0x1d2>
 801dcac:	0670      	lsls	r0, r6, #25
 801dcae:	d5fb      	bpl.n	801dca8 <_printf_i+0x1c8>
 801dcb0:	8019      	strh	r1, [r3, #0]
 801dcb2:	2300      	movs	r3, #0
 801dcb4:	6123      	str	r3, [r4, #16]
 801dcb6:	4615      	mov	r5, r2
 801dcb8:	e7ba      	b.n	801dc30 <_printf_i+0x150>
 801dcba:	682b      	ldr	r3, [r5, #0]
 801dcbc:	1d1a      	adds	r2, r3, #4
 801dcbe:	602a      	str	r2, [r5, #0]
 801dcc0:	681d      	ldr	r5, [r3, #0]
 801dcc2:	6862      	ldr	r2, [r4, #4]
 801dcc4:	2100      	movs	r1, #0
 801dcc6:	4628      	mov	r0, r5
 801dcc8:	f7e2 fa62 	bl	8000190 <memchr>
 801dccc:	b108      	cbz	r0, 801dcd2 <_printf_i+0x1f2>
 801dcce:	1b40      	subs	r0, r0, r5
 801dcd0:	6060      	str	r0, [r4, #4]
 801dcd2:	6863      	ldr	r3, [r4, #4]
 801dcd4:	6123      	str	r3, [r4, #16]
 801dcd6:	2300      	movs	r3, #0
 801dcd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801dcdc:	e7a8      	b.n	801dc30 <_printf_i+0x150>
 801dcde:	6923      	ldr	r3, [r4, #16]
 801dce0:	462a      	mov	r2, r5
 801dce2:	4649      	mov	r1, r9
 801dce4:	4640      	mov	r0, r8
 801dce6:	47d0      	blx	sl
 801dce8:	3001      	adds	r0, #1
 801dcea:	d0ab      	beq.n	801dc44 <_printf_i+0x164>
 801dcec:	6823      	ldr	r3, [r4, #0]
 801dcee:	079b      	lsls	r3, r3, #30
 801dcf0:	d413      	bmi.n	801dd1a <_printf_i+0x23a>
 801dcf2:	68e0      	ldr	r0, [r4, #12]
 801dcf4:	9b03      	ldr	r3, [sp, #12]
 801dcf6:	4298      	cmp	r0, r3
 801dcf8:	bfb8      	it	lt
 801dcfa:	4618      	movlt	r0, r3
 801dcfc:	e7a4      	b.n	801dc48 <_printf_i+0x168>
 801dcfe:	2301      	movs	r3, #1
 801dd00:	4632      	mov	r2, r6
 801dd02:	4649      	mov	r1, r9
 801dd04:	4640      	mov	r0, r8
 801dd06:	47d0      	blx	sl
 801dd08:	3001      	adds	r0, #1
 801dd0a:	d09b      	beq.n	801dc44 <_printf_i+0x164>
 801dd0c:	3501      	adds	r5, #1
 801dd0e:	68e3      	ldr	r3, [r4, #12]
 801dd10:	9903      	ldr	r1, [sp, #12]
 801dd12:	1a5b      	subs	r3, r3, r1
 801dd14:	42ab      	cmp	r3, r5
 801dd16:	dcf2      	bgt.n	801dcfe <_printf_i+0x21e>
 801dd18:	e7eb      	b.n	801dcf2 <_printf_i+0x212>
 801dd1a:	2500      	movs	r5, #0
 801dd1c:	f104 0619 	add.w	r6, r4, #25
 801dd20:	e7f5      	b.n	801dd0e <_printf_i+0x22e>
 801dd22:	bf00      	nop
 801dd24:	0801f089 	.word	0x0801f089
 801dd28:	0801f09a 	.word	0x0801f09a

0801dd2c <memcpy>:
 801dd2c:	440a      	add	r2, r1
 801dd2e:	4291      	cmp	r1, r2
 801dd30:	f100 33ff 	add.w	r3, r0, #4294967295
 801dd34:	d100      	bne.n	801dd38 <memcpy+0xc>
 801dd36:	4770      	bx	lr
 801dd38:	b510      	push	{r4, lr}
 801dd3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801dd3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801dd42:	4291      	cmp	r1, r2
 801dd44:	d1f9      	bne.n	801dd3a <memcpy+0xe>
 801dd46:	bd10      	pop	{r4, pc}

0801dd48 <memmove>:
 801dd48:	4288      	cmp	r0, r1
 801dd4a:	b510      	push	{r4, lr}
 801dd4c:	eb01 0402 	add.w	r4, r1, r2
 801dd50:	d902      	bls.n	801dd58 <memmove+0x10>
 801dd52:	4284      	cmp	r4, r0
 801dd54:	4623      	mov	r3, r4
 801dd56:	d807      	bhi.n	801dd68 <memmove+0x20>
 801dd58:	1e43      	subs	r3, r0, #1
 801dd5a:	42a1      	cmp	r1, r4
 801dd5c:	d008      	beq.n	801dd70 <memmove+0x28>
 801dd5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801dd62:	f803 2f01 	strb.w	r2, [r3, #1]!
 801dd66:	e7f8      	b.n	801dd5a <memmove+0x12>
 801dd68:	4402      	add	r2, r0
 801dd6a:	4601      	mov	r1, r0
 801dd6c:	428a      	cmp	r2, r1
 801dd6e:	d100      	bne.n	801dd72 <memmove+0x2a>
 801dd70:	bd10      	pop	{r4, pc}
 801dd72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801dd76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801dd7a:	e7f7      	b.n	801dd6c <memmove+0x24>

0801dd7c <_free_r>:
 801dd7c:	b538      	push	{r3, r4, r5, lr}
 801dd7e:	4605      	mov	r5, r0
 801dd80:	2900      	cmp	r1, #0
 801dd82:	d041      	beq.n	801de08 <_free_r+0x8c>
 801dd84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801dd88:	1f0c      	subs	r4, r1, #4
 801dd8a:	2b00      	cmp	r3, #0
 801dd8c:	bfb8      	it	lt
 801dd8e:	18e4      	addlt	r4, r4, r3
 801dd90:	f000 f912 	bl	801dfb8 <__malloc_lock>
 801dd94:	4a1d      	ldr	r2, [pc, #116]	; (801de0c <_free_r+0x90>)
 801dd96:	6813      	ldr	r3, [r2, #0]
 801dd98:	b933      	cbnz	r3, 801dda8 <_free_r+0x2c>
 801dd9a:	6063      	str	r3, [r4, #4]
 801dd9c:	6014      	str	r4, [r2, #0]
 801dd9e:	4628      	mov	r0, r5
 801dda0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801dda4:	f000 b90e 	b.w	801dfc4 <__malloc_unlock>
 801dda8:	42a3      	cmp	r3, r4
 801ddaa:	d908      	bls.n	801ddbe <_free_r+0x42>
 801ddac:	6820      	ldr	r0, [r4, #0]
 801ddae:	1821      	adds	r1, r4, r0
 801ddb0:	428b      	cmp	r3, r1
 801ddb2:	bf01      	itttt	eq
 801ddb4:	6819      	ldreq	r1, [r3, #0]
 801ddb6:	685b      	ldreq	r3, [r3, #4]
 801ddb8:	1809      	addeq	r1, r1, r0
 801ddba:	6021      	streq	r1, [r4, #0]
 801ddbc:	e7ed      	b.n	801dd9a <_free_r+0x1e>
 801ddbe:	461a      	mov	r2, r3
 801ddc0:	685b      	ldr	r3, [r3, #4]
 801ddc2:	b10b      	cbz	r3, 801ddc8 <_free_r+0x4c>
 801ddc4:	42a3      	cmp	r3, r4
 801ddc6:	d9fa      	bls.n	801ddbe <_free_r+0x42>
 801ddc8:	6811      	ldr	r1, [r2, #0]
 801ddca:	1850      	adds	r0, r2, r1
 801ddcc:	42a0      	cmp	r0, r4
 801ddce:	d10b      	bne.n	801dde8 <_free_r+0x6c>
 801ddd0:	6820      	ldr	r0, [r4, #0]
 801ddd2:	4401      	add	r1, r0
 801ddd4:	1850      	adds	r0, r2, r1
 801ddd6:	4283      	cmp	r3, r0
 801ddd8:	6011      	str	r1, [r2, #0]
 801ddda:	d1e0      	bne.n	801dd9e <_free_r+0x22>
 801dddc:	6818      	ldr	r0, [r3, #0]
 801ddde:	685b      	ldr	r3, [r3, #4]
 801dde0:	6053      	str	r3, [r2, #4]
 801dde2:	4401      	add	r1, r0
 801dde4:	6011      	str	r1, [r2, #0]
 801dde6:	e7da      	b.n	801dd9e <_free_r+0x22>
 801dde8:	d902      	bls.n	801ddf0 <_free_r+0x74>
 801ddea:	230c      	movs	r3, #12
 801ddec:	602b      	str	r3, [r5, #0]
 801ddee:	e7d6      	b.n	801dd9e <_free_r+0x22>
 801ddf0:	6820      	ldr	r0, [r4, #0]
 801ddf2:	1821      	adds	r1, r4, r0
 801ddf4:	428b      	cmp	r3, r1
 801ddf6:	bf04      	itt	eq
 801ddf8:	6819      	ldreq	r1, [r3, #0]
 801ddfa:	685b      	ldreq	r3, [r3, #4]
 801ddfc:	6063      	str	r3, [r4, #4]
 801ddfe:	bf04      	itt	eq
 801de00:	1809      	addeq	r1, r1, r0
 801de02:	6021      	streq	r1, [r4, #0]
 801de04:	6054      	str	r4, [r2, #4]
 801de06:	e7ca      	b.n	801dd9e <_free_r+0x22>
 801de08:	bd38      	pop	{r3, r4, r5, pc}
 801de0a:	bf00      	nop
 801de0c:	20002284 	.word	0x20002284

0801de10 <sbrk_aligned>:
 801de10:	b570      	push	{r4, r5, r6, lr}
 801de12:	4e0e      	ldr	r6, [pc, #56]	; (801de4c <sbrk_aligned+0x3c>)
 801de14:	460c      	mov	r4, r1
 801de16:	6831      	ldr	r1, [r6, #0]
 801de18:	4605      	mov	r5, r0
 801de1a:	b911      	cbnz	r1, 801de22 <sbrk_aligned+0x12>
 801de1c:	f000 f8bc 	bl	801df98 <_sbrk_r>
 801de20:	6030      	str	r0, [r6, #0]
 801de22:	4621      	mov	r1, r4
 801de24:	4628      	mov	r0, r5
 801de26:	f000 f8b7 	bl	801df98 <_sbrk_r>
 801de2a:	1c43      	adds	r3, r0, #1
 801de2c:	d00a      	beq.n	801de44 <sbrk_aligned+0x34>
 801de2e:	1cc4      	adds	r4, r0, #3
 801de30:	f024 0403 	bic.w	r4, r4, #3
 801de34:	42a0      	cmp	r0, r4
 801de36:	d007      	beq.n	801de48 <sbrk_aligned+0x38>
 801de38:	1a21      	subs	r1, r4, r0
 801de3a:	4628      	mov	r0, r5
 801de3c:	f000 f8ac 	bl	801df98 <_sbrk_r>
 801de40:	3001      	adds	r0, #1
 801de42:	d101      	bne.n	801de48 <sbrk_aligned+0x38>
 801de44:	f04f 34ff 	mov.w	r4, #4294967295
 801de48:	4620      	mov	r0, r4
 801de4a:	bd70      	pop	{r4, r5, r6, pc}
 801de4c:	20002288 	.word	0x20002288

0801de50 <_malloc_r>:
 801de50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801de54:	1ccd      	adds	r5, r1, #3
 801de56:	f025 0503 	bic.w	r5, r5, #3
 801de5a:	3508      	adds	r5, #8
 801de5c:	2d0c      	cmp	r5, #12
 801de5e:	bf38      	it	cc
 801de60:	250c      	movcc	r5, #12
 801de62:	2d00      	cmp	r5, #0
 801de64:	4607      	mov	r7, r0
 801de66:	db01      	blt.n	801de6c <_malloc_r+0x1c>
 801de68:	42a9      	cmp	r1, r5
 801de6a:	d905      	bls.n	801de78 <_malloc_r+0x28>
 801de6c:	230c      	movs	r3, #12
 801de6e:	603b      	str	r3, [r7, #0]
 801de70:	2600      	movs	r6, #0
 801de72:	4630      	mov	r0, r6
 801de74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801de78:	4e2e      	ldr	r6, [pc, #184]	; (801df34 <_malloc_r+0xe4>)
 801de7a:	f000 f89d 	bl	801dfb8 <__malloc_lock>
 801de7e:	6833      	ldr	r3, [r6, #0]
 801de80:	461c      	mov	r4, r3
 801de82:	bb34      	cbnz	r4, 801ded2 <_malloc_r+0x82>
 801de84:	4629      	mov	r1, r5
 801de86:	4638      	mov	r0, r7
 801de88:	f7ff ffc2 	bl	801de10 <sbrk_aligned>
 801de8c:	1c43      	adds	r3, r0, #1
 801de8e:	4604      	mov	r4, r0
 801de90:	d14d      	bne.n	801df2e <_malloc_r+0xde>
 801de92:	6834      	ldr	r4, [r6, #0]
 801de94:	4626      	mov	r6, r4
 801de96:	2e00      	cmp	r6, #0
 801de98:	d140      	bne.n	801df1c <_malloc_r+0xcc>
 801de9a:	6823      	ldr	r3, [r4, #0]
 801de9c:	4631      	mov	r1, r6
 801de9e:	4638      	mov	r0, r7
 801dea0:	eb04 0803 	add.w	r8, r4, r3
 801dea4:	f000 f878 	bl	801df98 <_sbrk_r>
 801dea8:	4580      	cmp	r8, r0
 801deaa:	d13a      	bne.n	801df22 <_malloc_r+0xd2>
 801deac:	6821      	ldr	r1, [r4, #0]
 801deae:	3503      	adds	r5, #3
 801deb0:	1a6d      	subs	r5, r5, r1
 801deb2:	f025 0503 	bic.w	r5, r5, #3
 801deb6:	3508      	adds	r5, #8
 801deb8:	2d0c      	cmp	r5, #12
 801deba:	bf38      	it	cc
 801debc:	250c      	movcc	r5, #12
 801debe:	4629      	mov	r1, r5
 801dec0:	4638      	mov	r0, r7
 801dec2:	f7ff ffa5 	bl	801de10 <sbrk_aligned>
 801dec6:	3001      	adds	r0, #1
 801dec8:	d02b      	beq.n	801df22 <_malloc_r+0xd2>
 801deca:	6823      	ldr	r3, [r4, #0]
 801decc:	442b      	add	r3, r5
 801dece:	6023      	str	r3, [r4, #0]
 801ded0:	e00e      	b.n	801def0 <_malloc_r+0xa0>
 801ded2:	6822      	ldr	r2, [r4, #0]
 801ded4:	1b52      	subs	r2, r2, r5
 801ded6:	d41e      	bmi.n	801df16 <_malloc_r+0xc6>
 801ded8:	2a0b      	cmp	r2, #11
 801deda:	d916      	bls.n	801df0a <_malloc_r+0xba>
 801dedc:	1961      	adds	r1, r4, r5
 801dede:	42a3      	cmp	r3, r4
 801dee0:	6025      	str	r5, [r4, #0]
 801dee2:	bf18      	it	ne
 801dee4:	6059      	strne	r1, [r3, #4]
 801dee6:	6863      	ldr	r3, [r4, #4]
 801dee8:	bf08      	it	eq
 801deea:	6031      	streq	r1, [r6, #0]
 801deec:	5162      	str	r2, [r4, r5]
 801deee:	604b      	str	r3, [r1, #4]
 801def0:	4638      	mov	r0, r7
 801def2:	f104 060b 	add.w	r6, r4, #11
 801def6:	f000 f865 	bl	801dfc4 <__malloc_unlock>
 801defa:	f026 0607 	bic.w	r6, r6, #7
 801defe:	1d23      	adds	r3, r4, #4
 801df00:	1af2      	subs	r2, r6, r3
 801df02:	d0b6      	beq.n	801de72 <_malloc_r+0x22>
 801df04:	1b9b      	subs	r3, r3, r6
 801df06:	50a3      	str	r3, [r4, r2]
 801df08:	e7b3      	b.n	801de72 <_malloc_r+0x22>
 801df0a:	6862      	ldr	r2, [r4, #4]
 801df0c:	42a3      	cmp	r3, r4
 801df0e:	bf0c      	ite	eq
 801df10:	6032      	streq	r2, [r6, #0]
 801df12:	605a      	strne	r2, [r3, #4]
 801df14:	e7ec      	b.n	801def0 <_malloc_r+0xa0>
 801df16:	4623      	mov	r3, r4
 801df18:	6864      	ldr	r4, [r4, #4]
 801df1a:	e7b2      	b.n	801de82 <_malloc_r+0x32>
 801df1c:	4634      	mov	r4, r6
 801df1e:	6876      	ldr	r6, [r6, #4]
 801df20:	e7b9      	b.n	801de96 <_malloc_r+0x46>
 801df22:	230c      	movs	r3, #12
 801df24:	603b      	str	r3, [r7, #0]
 801df26:	4638      	mov	r0, r7
 801df28:	f000 f84c 	bl	801dfc4 <__malloc_unlock>
 801df2c:	e7a1      	b.n	801de72 <_malloc_r+0x22>
 801df2e:	6025      	str	r5, [r4, #0]
 801df30:	e7de      	b.n	801def0 <_malloc_r+0xa0>
 801df32:	bf00      	nop
 801df34:	20002284 	.word	0x20002284

0801df38 <_realloc_r>:
 801df38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801df3c:	4680      	mov	r8, r0
 801df3e:	4614      	mov	r4, r2
 801df40:	460e      	mov	r6, r1
 801df42:	b921      	cbnz	r1, 801df4e <_realloc_r+0x16>
 801df44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801df48:	4611      	mov	r1, r2
 801df4a:	f7ff bf81 	b.w	801de50 <_malloc_r>
 801df4e:	b92a      	cbnz	r2, 801df5c <_realloc_r+0x24>
 801df50:	f7ff ff14 	bl	801dd7c <_free_r>
 801df54:	4625      	mov	r5, r4
 801df56:	4628      	mov	r0, r5
 801df58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801df5c:	f000 f838 	bl	801dfd0 <_malloc_usable_size_r>
 801df60:	4284      	cmp	r4, r0
 801df62:	4607      	mov	r7, r0
 801df64:	d802      	bhi.n	801df6c <_realloc_r+0x34>
 801df66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801df6a:	d812      	bhi.n	801df92 <_realloc_r+0x5a>
 801df6c:	4621      	mov	r1, r4
 801df6e:	4640      	mov	r0, r8
 801df70:	f7ff ff6e 	bl	801de50 <_malloc_r>
 801df74:	4605      	mov	r5, r0
 801df76:	2800      	cmp	r0, #0
 801df78:	d0ed      	beq.n	801df56 <_realloc_r+0x1e>
 801df7a:	42bc      	cmp	r4, r7
 801df7c:	4622      	mov	r2, r4
 801df7e:	4631      	mov	r1, r6
 801df80:	bf28      	it	cs
 801df82:	463a      	movcs	r2, r7
 801df84:	f7ff fed2 	bl	801dd2c <memcpy>
 801df88:	4631      	mov	r1, r6
 801df8a:	4640      	mov	r0, r8
 801df8c:	f7ff fef6 	bl	801dd7c <_free_r>
 801df90:	e7e1      	b.n	801df56 <_realloc_r+0x1e>
 801df92:	4635      	mov	r5, r6
 801df94:	e7df      	b.n	801df56 <_realloc_r+0x1e>
	...

0801df98 <_sbrk_r>:
 801df98:	b538      	push	{r3, r4, r5, lr}
 801df9a:	4d06      	ldr	r5, [pc, #24]	; (801dfb4 <_sbrk_r+0x1c>)
 801df9c:	2300      	movs	r3, #0
 801df9e:	4604      	mov	r4, r0
 801dfa0:	4608      	mov	r0, r1
 801dfa2:	602b      	str	r3, [r5, #0]
 801dfa4:	f7e3 ffcc 	bl	8001f40 <_sbrk>
 801dfa8:	1c43      	adds	r3, r0, #1
 801dfaa:	d102      	bne.n	801dfb2 <_sbrk_r+0x1a>
 801dfac:	682b      	ldr	r3, [r5, #0]
 801dfae:	b103      	cbz	r3, 801dfb2 <_sbrk_r+0x1a>
 801dfb0:	6023      	str	r3, [r4, #0]
 801dfb2:	bd38      	pop	{r3, r4, r5, pc}
 801dfb4:	2000228c 	.word	0x2000228c

0801dfb8 <__malloc_lock>:
 801dfb8:	4801      	ldr	r0, [pc, #4]	; (801dfc0 <__malloc_lock+0x8>)
 801dfba:	f000 b811 	b.w	801dfe0 <__retarget_lock_acquire_recursive>
 801dfbe:	bf00      	nop
 801dfc0:	20002290 	.word	0x20002290

0801dfc4 <__malloc_unlock>:
 801dfc4:	4801      	ldr	r0, [pc, #4]	; (801dfcc <__malloc_unlock+0x8>)
 801dfc6:	f000 b80c 	b.w	801dfe2 <__retarget_lock_release_recursive>
 801dfca:	bf00      	nop
 801dfcc:	20002290 	.word	0x20002290

0801dfd0 <_malloc_usable_size_r>:
 801dfd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801dfd4:	1f18      	subs	r0, r3, #4
 801dfd6:	2b00      	cmp	r3, #0
 801dfd8:	bfbc      	itt	lt
 801dfda:	580b      	ldrlt	r3, [r1, r0]
 801dfdc:	18c0      	addlt	r0, r0, r3
 801dfde:	4770      	bx	lr

0801dfe0 <__retarget_lock_acquire_recursive>:
 801dfe0:	4770      	bx	lr

0801dfe2 <__retarget_lock_release_recursive>:
 801dfe2:	4770      	bx	lr
 801dfe4:	0000      	movs	r0, r0
	...

0801dfe8 <floor>:
 801dfe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801dfec:	f3c1 580a 	ubfx	r8, r1, #20, #11
 801dff0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801dff4:	2e13      	cmp	r6, #19
 801dff6:	4602      	mov	r2, r0
 801dff8:	460b      	mov	r3, r1
 801dffa:	4607      	mov	r7, r0
 801dffc:	460c      	mov	r4, r1
 801dffe:	4605      	mov	r5, r0
 801e000:	dc33      	bgt.n	801e06a <floor+0x82>
 801e002:	2e00      	cmp	r6, #0
 801e004:	da14      	bge.n	801e030 <floor+0x48>
 801e006:	a334      	add	r3, pc, #208	; (adr r3, 801e0d8 <floor+0xf0>)
 801e008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e00c:	f7e2 f916 	bl	800023c <__adddf3>
 801e010:	2200      	movs	r2, #0
 801e012:	2300      	movs	r3, #0
 801e014:	f7e2 fb46 	bl	80006a4 <__aeabi_dcmpgt>
 801e018:	b138      	cbz	r0, 801e02a <floor+0x42>
 801e01a:	2c00      	cmp	r4, #0
 801e01c:	da58      	bge.n	801e0d0 <floor+0xe8>
 801e01e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801e022:	431d      	orrs	r5, r3
 801e024:	d001      	beq.n	801e02a <floor+0x42>
 801e026:	4c2e      	ldr	r4, [pc, #184]	; (801e0e0 <floor+0xf8>)
 801e028:	2500      	movs	r5, #0
 801e02a:	4623      	mov	r3, r4
 801e02c:	462f      	mov	r7, r5
 801e02e:	e025      	b.n	801e07c <floor+0x94>
 801e030:	4a2c      	ldr	r2, [pc, #176]	; (801e0e4 <floor+0xfc>)
 801e032:	fa42 f806 	asr.w	r8, r2, r6
 801e036:	ea01 0208 	and.w	r2, r1, r8
 801e03a:	4302      	orrs	r2, r0
 801e03c:	d01e      	beq.n	801e07c <floor+0x94>
 801e03e:	a326      	add	r3, pc, #152	; (adr r3, 801e0d8 <floor+0xf0>)
 801e040:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e044:	f7e2 f8fa 	bl	800023c <__adddf3>
 801e048:	2200      	movs	r2, #0
 801e04a:	2300      	movs	r3, #0
 801e04c:	f7e2 fb2a 	bl	80006a4 <__aeabi_dcmpgt>
 801e050:	2800      	cmp	r0, #0
 801e052:	d0ea      	beq.n	801e02a <floor+0x42>
 801e054:	2c00      	cmp	r4, #0
 801e056:	bfbe      	ittt	lt
 801e058:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801e05c:	fa43 f606 	asrlt.w	r6, r3, r6
 801e060:	19a4      	addlt	r4, r4, r6
 801e062:	ea24 0408 	bic.w	r4, r4, r8
 801e066:	2500      	movs	r5, #0
 801e068:	e7df      	b.n	801e02a <floor+0x42>
 801e06a:	2e33      	cmp	r6, #51	; 0x33
 801e06c:	dd0a      	ble.n	801e084 <floor+0x9c>
 801e06e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801e072:	d103      	bne.n	801e07c <floor+0x94>
 801e074:	f7e2 f8e2 	bl	800023c <__adddf3>
 801e078:	4607      	mov	r7, r0
 801e07a:	460b      	mov	r3, r1
 801e07c:	4638      	mov	r0, r7
 801e07e:	4619      	mov	r1, r3
 801e080:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e084:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801e088:	f04f 32ff 	mov.w	r2, #4294967295
 801e08c:	fa22 f808 	lsr.w	r8, r2, r8
 801e090:	ea18 0f00 	tst.w	r8, r0
 801e094:	d0f2      	beq.n	801e07c <floor+0x94>
 801e096:	a310      	add	r3, pc, #64	; (adr r3, 801e0d8 <floor+0xf0>)
 801e098:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e09c:	f7e2 f8ce 	bl	800023c <__adddf3>
 801e0a0:	2200      	movs	r2, #0
 801e0a2:	2300      	movs	r3, #0
 801e0a4:	f7e2 fafe 	bl	80006a4 <__aeabi_dcmpgt>
 801e0a8:	2800      	cmp	r0, #0
 801e0aa:	d0be      	beq.n	801e02a <floor+0x42>
 801e0ac:	2c00      	cmp	r4, #0
 801e0ae:	da02      	bge.n	801e0b6 <floor+0xce>
 801e0b0:	2e14      	cmp	r6, #20
 801e0b2:	d103      	bne.n	801e0bc <floor+0xd4>
 801e0b4:	3401      	adds	r4, #1
 801e0b6:	ea25 0508 	bic.w	r5, r5, r8
 801e0ba:	e7b6      	b.n	801e02a <floor+0x42>
 801e0bc:	2301      	movs	r3, #1
 801e0be:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801e0c2:	fa03 f606 	lsl.w	r6, r3, r6
 801e0c6:	4435      	add	r5, r6
 801e0c8:	42bd      	cmp	r5, r7
 801e0ca:	bf38      	it	cc
 801e0cc:	18e4      	addcc	r4, r4, r3
 801e0ce:	e7f2      	b.n	801e0b6 <floor+0xce>
 801e0d0:	2500      	movs	r5, #0
 801e0d2:	462c      	mov	r4, r5
 801e0d4:	e7a9      	b.n	801e02a <floor+0x42>
 801e0d6:	bf00      	nop
 801e0d8:	8800759c 	.word	0x8800759c
 801e0dc:	7e37e43c 	.word	0x7e37e43c
 801e0e0:	bff00000 	.word	0xbff00000
 801e0e4:	000fffff 	.word	0x000fffff

0801e0e8 <_init>:
 801e0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e0ea:	bf00      	nop
 801e0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e0ee:	bc08      	pop	{r3}
 801e0f0:	469e      	mov	lr, r3
 801e0f2:	4770      	bx	lr

0801e0f4 <_fini>:
 801e0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e0f6:	bf00      	nop
 801e0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e0fa:	bc08      	pop	{r3}
 801e0fc:	469e      	mov	lr, r3
 801e0fe:	4770      	bx	lr
