<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>input_0_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_0_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_0_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_0_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_0_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_0_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_1_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_1_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_1_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_1_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_1_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_1_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_2_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_2_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_2_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_2_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_2_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_2_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_3_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_3_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_3_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_3_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_3_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_3_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_4_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_4_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_4_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_4_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_4_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_4_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_5_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_5_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_5_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_5_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_5_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_5_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_6_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_6_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_6_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_6_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_6_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_6_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_7_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_7_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_7_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_7_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_7_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_7_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_8_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_8_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_8_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_8_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_8_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_8_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_9_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_9_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_9_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_9_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_9_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_9_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_10_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_10_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_10_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_10_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_10_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_10_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_11_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_11_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_11_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_11_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_11_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_11_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_12_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_12_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_12_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_12_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_12_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_12_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_13_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_13_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_13_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_13_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_13_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_13_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_14_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_14_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_14_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_14_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_14_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_14_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_15_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_15_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_15_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_15_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_15_q0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_15_q1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_r_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_r_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_r_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_r_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_r_d0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_r_d1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_r_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_r_we1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>831</latency>
    <II>832</II>
  </modelParameters>
</AdditionalInfo>
