;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -100, -300
	ADD -7, <420
	ADD 270, 9
	ADD -710, 60
	ADD -710, 60
	SUB -117, <-28
	JMN 0, #42
	SUB -50, 160
	SUB #500, -600
	SUB @0, @2
	SUB @121, 106
	SUB #500, -600
	SUB @121, 106
	ADD 210, 60
	SLT @123, 106
	SPL 0, <42
	SUB @0, @-702
	ADD 130, 9
	MOV #12, @0
	ADD 210, 60
	SUB @0, @-702
	SUB @10, 0
	SUB @0, @-702
	ADD 210, 8
	SUB @121, 106
	JMN 0, #42
	ADD -710, 60
	SUB @0, @2
	ADD -710, 60
	SUB @0, @2
	SPL 0, <-2
	SUB @0, @2
	ADD -710, 60
	SUB #12, @300
	SUB @0, @2
	SUB #12, @300
	MOV #12, @0
	ADD 215, 60
	ADD 215, 60
	SPL 0, -202
	MOV -1, <-20
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-20
	SPL 0, -202
	SPL 0, -202
