	component LT24_System is
		port (
			clk_clk                                      : in    std_logic                     := 'X';             -- clk
			reset_reset_n                                : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                                   : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                                     : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                                  : out   std_logic;                                        -- cas_n
			sdram_cke                                    : out   std_logic;                                        -- cke
			sdram_cs_n                                   : out   std_logic;                                        -- cs_n
			sdram_dq                                     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                                    : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n                                  : out   std_logic;                                        -- ras_n
			sdram_we_n                                   : out   std_logic;                                        -- we_n
			pll_sdram_clk                                : out   std_logic;                                        -- clk
			pll_areset_export                            : in    std_logic                     := 'X';             -- export
			pll_locked_export                            : out   std_logic;                                        -- export
			pll_phasedone_export                         : out   std_logic;                                        -- export
			lt24_ctrl_0_lcd_reset_n_export               : out   std_logic;                                        -- export
			lt24_ctrl_0_lcd_on_export                    : out   std_logic;                                        -- export
			lt24_ctrl_0_csx_export                       : out   std_logic;                                        -- export
			lt24_ctrl_0_dcx_export                       : out   std_logic;                                        -- export
			lt24_ctrl_0_wrx_export                       : out   std_logic;                                        -- export
			lt24_ctrl_0_rdx_export                       : out   std_logic;                                        -- export
			lt24_ctrl_0_data_out_export                  : out   std_logic_vector(15 downto 0);                    -- export
			lt24_ctrl_0_wait_request_master_debug_export : out   std_logic;                                        -- export
			lt24_ctrl_0_read_master_debug_export         : out   std_logic;                                        -- export
			lt24_ctrl_0_read_data_master_debug_export    : out   std_logic_vector(31 downto 0);                    -- export
			lt24_ctrl_0_address_master_debug_export      : out   std_logic_vector(31 downto 0);                    -- export
			pll_c2_conduit_export                        : out   std_logic                                         -- export
		);
	end component LT24_System;

