Version 3.2 HI-TECH Software Intermediate Code
"4131 C:\Program Files (x86)\HI-TECH Software\PICC-18\9.80\include\pic18f4620.h
[v _TMR0IF `Vb ~T0 0 e@32658 ]
[t ~ __deprecated__ ]
[t T17 __deprecated__ ]
"3873
[v _RC0 `Vb ~T17 0 e@31760 ]
"3917
[v _RD3 `Vb ~T17 0 e@31771 ]
"3915
[v _RD2 `Vb ~T17 0 e@31770 ]
"170
[v _PORTD `Vuc ~T0 0 e@3971 ]
"790
[v _TRISD `Vuc ~T0 0 e@3989 ]
"3911
[v _RD1 `Vb ~T17 0 e@31769 ]
[p mainexit ]
"601
[v _TRISA `Vuc ~T0 0 e@3986 ]
"664
[v _TRISB `Vuc ~T0 0 e@3987 ]
"727
[v _TRISC `Vuc ~T0 0 e@3988 ]
"1782
[v _ADCON1 `Vuc ~T0 0 e@4033 ]
"4071
[v _T0CS `Vb ~T0 0 e@32429 ]
"2368
[v _T0CON `Vuc ~T0 0 e@4053 ]
"4135
[v _TMR0ON `Vb ~T0 0 e@32431 ]
"4129
[v _TMR0IE `Vb ~T0 0 e@32661 ]
"4133
[v _TMR0IP `Vb ~T0 0 e@32650 ]
"3781
[v _PEIE `Vb ~T0 0 e@32662 ]
"3385
[v _GIE `Vb ~T0 0 e@32663 ]
"2392
[v _TMR0 `Vus ~T0 0 e@4054 ]
[; ;pic18f4620.h: 17: extern volatile unsigned char PORTA @ 0xF80;
"19 C:\Program Files (x86)\HI-TECH Software\PICC-18\9.80\include\pic18f4620.h
[; ;pic18f4620.h: 19: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4620.h: 22: extern volatile union {
[; ;pic18f4620.h: 23: struct {
[; ;pic18f4620.h: 24: unsigned RA0 :1;
[; ;pic18f4620.h: 25: unsigned RA1 :1;
[; ;pic18f4620.h: 26: unsigned RA2 :1;
[; ;pic18f4620.h: 27: unsigned RA3 :1;
[; ;pic18f4620.h: 28: unsigned RA4 :1;
[; ;pic18f4620.h: 29: unsigned RA5 :1;
[; ;pic18f4620.h: 30: unsigned RA6 :1;
[; ;pic18f4620.h: 31: unsigned RA7 :1;
[; ;pic18f4620.h: 32: };
[; ;pic18f4620.h: 33: struct {
[; ;pic18f4620.h: 34: unsigned RA :8;
[; ;pic18f4620.h: 35: };
[; ;pic18f4620.h: 36: struct {
[; ;pic18f4620.h: 37: unsigned :4;
[; ;pic18f4620.h: 38: unsigned T0CKI :1;
[; ;pic18f4620.h: 39: unsigned AN4 :1;
[; ;pic18f4620.h: 40: };
[; ;pic18f4620.h: 41: struct {
[; ;pic18f4620.h: 42: unsigned :5;
[; ;pic18f4620.h: 43: unsigned SS :1;
[; ;pic18f4620.h: 44: };
[; ;pic18f4620.h: 45: struct {
[; ;pic18f4620.h: 46: unsigned :5;
[; ;pic18f4620.h: 47: unsigned NOT_SS :1;
[; ;pic18f4620.h: 48: };
[; ;pic18f4620.h: 49: struct {
[; ;pic18f4620.h: 50: unsigned :5;
[; ;pic18f4620.h: 51: unsigned nSS :1;
[; ;pic18f4620.h: 52: };
[; ;pic18f4620.h: 53: struct {
[; ;pic18f4620.h: 54: unsigned :5;
[; ;pic18f4620.h: 55: unsigned LVDIN :1;
[; ;pic18f4620.h: 56: };
[; ;pic18f4620.h: 57: struct {
[; ;pic18f4620.h: 58: unsigned :5;
[; ;pic18f4620.h: 59: unsigned HLVDIN :1;
[; ;pic18f4620.h: 60: };
[; ;pic18f4620.h: 61: struct {
[; ;pic18f4620.h: 62: unsigned :7;
[; ;pic18f4620.h: 63: unsigned RJPU :1;
[; ;pic18f4620.h: 64: };
[; ;pic18f4620.h: 65: struct {
[; ;pic18f4620.h: 66: unsigned ULPWUIN :1;
[; ;pic18f4620.h: 67: };
[; ;pic18f4620.h: 68: } PORTAbits @ 0xF80;
[; ;pic18f4620.h: 71: extern volatile unsigned char PORTB @ 0xF81;
"73
[; ;pic18f4620.h: 73: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4620.h: 76: extern volatile union {
[; ;pic18f4620.h: 77: struct {
[; ;pic18f4620.h: 78: unsigned RB0 :1;
[; ;pic18f4620.h: 79: unsigned RB1 :1;
[; ;pic18f4620.h: 80: unsigned RB2 :1;
[; ;pic18f4620.h: 81: unsigned RB3 :1;
[; ;pic18f4620.h: 82: unsigned RB4 :1;
[; ;pic18f4620.h: 83: unsigned RB5 :1;
[; ;pic18f4620.h: 84: unsigned RB6 :1;
[; ;pic18f4620.h: 85: unsigned RB7 :1;
[; ;pic18f4620.h: 86: };
[; ;pic18f4620.h: 87: struct {
[; ;pic18f4620.h: 88: unsigned RB :8;
[; ;pic18f4620.h: 89: };
[; ;pic18f4620.h: 90: struct {
[; ;pic18f4620.h: 91: unsigned INT0 :1;
[; ;pic18f4620.h: 92: unsigned INT1 :1;
[; ;pic18f4620.h: 93: unsigned INT2 :1;
[; ;pic18f4620.h: 94: unsigned CCP2 :1;
[; ;pic18f4620.h: 95: unsigned KBI0 :1;
[; ;pic18f4620.h: 96: unsigned KBI1 :1;
[; ;pic18f4620.h: 97: unsigned KBI2 :1;
[; ;pic18f4620.h: 98: unsigned KBI3 :1;
[; ;pic18f4620.h: 99: };
[; ;pic18f4620.h: 100: struct {
[; ;pic18f4620.h: 101: unsigned AN12 :1;
[; ;pic18f4620.h: 102: unsigned AN10 :1;
[; ;pic18f4620.h: 103: unsigned AN8 :1;
[; ;pic18f4620.h: 104: unsigned AN9 :1;
[; ;pic18f4620.h: 105: unsigned AN11 :1;
[; ;pic18f4620.h: 106: unsigned PGM :1;
[; ;pic18f4620.h: 107: unsigned PGC :1;
[; ;pic18f4620.h: 108: unsigned PGD :1;
[; ;pic18f4620.h: 109: };
[; ;pic18f4620.h: 110: struct {
[; ;pic18f4620.h: 111: unsigned :3;
[; ;pic18f4620.h: 112: unsigned CCP2_PA2 :1;
[; ;pic18f4620.h: 113: };
[; ;pic18f4620.h: 114: } PORTBbits @ 0xF81;
[; ;pic18f4620.h: 117: extern volatile unsigned char PORTC @ 0xF82;
"119
[; ;pic18f4620.h: 119: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4620.h: 122: extern volatile union {
[; ;pic18f4620.h: 123: struct {
[; ;pic18f4620.h: 124: unsigned RC0 :1;
[; ;pic18f4620.h: 125: unsigned RC1 :1;
[; ;pic18f4620.h: 126: unsigned RC2 :1;
[; ;pic18f4620.h: 127: unsigned RC3 :1;
[; ;pic18f4620.h: 128: unsigned RC4 :1;
[; ;pic18f4620.h: 129: unsigned RC5 :1;
[; ;pic18f4620.h: 130: unsigned RC6 :1;
[; ;pic18f4620.h: 131: unsigned RC7 :1;
[; ;pic18f4620.h: 132: };
[; ;pic18f4620.h: 133: struct {
[; ;pic18f4620.h: 134: unsigned RC :8;
[; ;pic18f4620.h: 135: };
[; ;pic18f4620.h: 136: struct {
[; ;pic18f4620.h: 137: unsigned T1OSO :1;
[; ;pic18f4620.h: 138: unsigned T1OSI :1;
[; ;pic18f4620.h: 139: unsigned CCP1 :1;
[; ;pic18f4620.h: 140: unsigned SCK :1;
[; ;pic18f4620.h: 141: unsigned SDI :1;
[; ;pic18f4620.h: 142: unsigned SDO :1;
[; ;pic18f4620.h: 143: unsigned TX :1;
[; ;pic18f4620.h: 144: unsigned RX :1;
[; ;pic18f4620.h: 145: };
[; ;pic18f4620.h: 146: struct {
[; ;pic18f4620.h: 147: unsigned T13CKI :1;
[; ;pic18f4620.h: 148: unsigned CCP2 :1;
[; ;pic18f4620.h: 149: unsigned :1;
[; ;pic18f4620.h: 150: unsigned SCL :1;
[; ;pic18f4620.h: 151: unsigned SDA :1;
[; ;pic18f4620.h: 152: unsigned :1;
[; ;pic18f4620.h: 153: unsigned CK :1;
[; ;pic18f4620.h: 154: unsigned DT :1;
[; ;pic18f4620.h: 155: };
[; ;pic18f4620.h: 156: struct {
[; ;pic18f4620.h: 157: unsigned T1CKI :1;
[; ;pic18f4620.h: 158: };
[; ;pic18f4620.h: 159: struct {
[; ;pic18f4620.h: 160: unsigned :2;
[; ;pic18f4620.h: 161: unsigned PA1 :1;
[; ;pic18f4620.h: 162: };
[; ;pic18f4620.h: 163: struct {
[; ;pic18f4620.h: 164: unsigned :1;
[; ;pic18f4620.h: 165: unsigned PA2 :1;
[; ;pic18f4620.h: 166: };
[; ;pic18f4620.h: 167: } PORTCbits @ 0xF82;
[; ;pic18f4620.h: 170: extern volatile unsigned char PORTD @ 0xF83;
"172
[; ;pic18f4620.h: 172: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4620.h: 175: extern volatile union {
[; ;pic18f4620.h: 176: struct {
[; ;pic18f4620.h: 177: unsigned RD0 :1;
[; ;pic18f4620.h: 178: unsigned RD1 :1;
[; ;pic18f4620.h: 179: unsigned RD2 :1;
[; ;pic18f4620.h: 180: unsigned RD3 :1;
[; ;pic18f4620.h: 181: unsigned RD4 :1;
[; ;pic18f4620.h: 182: unsigned RD5 :1;
[; ;pic18f4620.h: 183: unsigned RD6 :1;
[; ;pic18f4620.h: 184: unsigned RD7 :1;
[; ;pic18f4620.h: 185: };
[; ;pic18f4620.h: 186: struct {
[; ;pic18f4620.h: 187: unsigned RD :8;
[; ;pic18f4620.h: 188: };
[; ;pic18f4620.h: 189: struct {
[; ;pic18f4620.h: 190: unsigned PSP0 :1;
[; ;pic18f4620.h: 191: unsigned PSP1 :1;
[; ;pic18f4620.h: 192: unsigned PSP2 :1;
[; ;pic18f4620.h: 193: unsigned PSP3 :1;
[; ;pic18f4620.h: 194: unsigned PSP4 :1;
[; ;pic18f4620.h: 195: unsigned PSP5 :1;
[; ;pic18f4620.h: 196: unsigned PSP6 :1;
[; ;pic18f4620.h: 197: unsigned PSP7 :1;
[; ;pic18f4620.h: 198: };
[; ;pic18f4620.h: 199: struct {
[; ;pic18f4620.h: 200: unsigned :5;
[; ;pic18f4620.h: 201: unsigned P1B :1;
[; ;pic18f4620.h: 202: unsigned P1C :1;
[; ;pic18f4620.h: 203: unsigned P1D :1;
[; ;pic18f4620.h: 204: };
[; ;pic18f4620.h: 205: struct {
[; ;pic18f4620.h: 206: unsigned :7;
[; ;pic18f4620.h: 207: unsigned SS2 :1;
[; ;pic18f4620.h: 208: };
[; ;pic18f4620.h: 209: } PORTDbits @ 0xF83;
[; ;pic18f4620.h: 212: extern volatile unsigned char PORTE @ 0xF84;
"214
[; ;pic18f4620.h: 214: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4620.h: 217: extern volatile union {
[; ;pic18f4620.h: 218: struct {
[; ;pic18f4620.h: 219: unsigned RE0 :1;
[; ;pic18f4620.h: 220: unsigned RE1 :1;
[; ;pic18f4620.h: 221: unsigned RE2 :1;
[; ;pic18f4620.h: 222: unsigned RE3 :1;
[; ;pic18f4620.h: 223: };
[; ;pic18f4620.h: 224: struct {
[; ;pic18f4620.h: 225: unsigned RE :8;
[; ;pic18f4620.h: 226: };
[; ;pic18f4620.h: 227: struct {
[; ;pic18f4620.h: 228: unsigned RD :1;
[; ;pic18f4620.h: 229: unsigned WR :1;
[; ;pic18f4620.h: 230: unsigned CS :1;
[; ;pic18f4620.h: 231: unsigned MCLR :1;
[; ;pic18f4620.h: 232: };
[; ;pic18f4620.h: 233: struct {
[; ;pic18f4620.h: 234: unsigned NOT_RD :1;
[; ;pic18f4620.h: 235: };
[; ;pic18f4620.h: 236: struct {
[; ;pic18f4620.h: 237: unsigned :1;
[; ;pic18f4620.h: 238: unsigned NOT_WR :1;
[; ;pic18f4620.h: 239: };
[; ;pic18f4620.h: 240: struct {
[; ;pic18f4620.h: 241: unsigned :2;
[; ;pic18f4620.h: 242: unsigned NOT_CS :1;
[; ;pic18f4620.h: 243: };
[; ;pic18f4620.h: 244: struct {
[; ;pic18f4620.h: 245: unsigned :3;
[; ;pic18f4620.h: 246: unsigned NOT_MCLR :1;
[; ;pic18f4620.h: 247: };
[; ;pic18f4620.h: 248: struct {
[; ;pic18f4620.h: 249: unsigned nRD :1;
[; ;pic18f4620.h: 250: unsigned nWR :1;
[; ;pic18f4620.h: 251: unsigned nCS :1;
[; ;pic18f4620.h: 252: unsigned nMCLR :1;
[; ;pic18f4620.h: 253: };
[; ;pic18f4620.h: 254: struct {
[; ;pic18f4620.h: 255: unsigned AN5 :1;
[; ;pic18f4620.h: 256: unsigned AN6 :1;
[; ;pic18f4620.h: 257: unsigned AN7 :1;
[; ;pic18f4620.h: 258: unsigned VPP :1;
[; ;pic18f4620.h: 259: };
[; ;pic18f4620.h: 260: struct {
[; ;pic18f4620.h: 261: unsigned :2;
[; ;pic18f4620.h: 262: unsigned CCP10 :1;
[; ;pic18f4620.h: 263: };
[; ;pic18f4620.h: 264: struct {
[; ;pic18f4620.h: 265: unsigned :7;
[; ;pic18f4620.h: 266: unsigned CCP2E :1;
[; ;pic18f4620.h: 267: };
[; ;pic18f4620.h: 268: struct {
[; ;pic18f4620.h: 269: unsigned :6;
[; ;pic18f4620.h: 270: unsigned CCP6E :1;
[; ;pic18f4620.h: 271: };
[; ;pic18f4620.h: 272: struct {
[; ;pic18f4620.h: 273: unsigned :5;
[; ;pic18f4620.h: 274: unsigned CCP7E :1;
[; ;pic18f4620.h: 275: };
[; ;pic18f4620.h: 276: struct {
[; ;pic18f4620.h: 277: unsigned :4;
[; ;pic18f4620.h: 278: unsigned CCP8E :1;
[; ;pic18f4620.h: 279: };
[; ;pic18f4620.h: 280: struct {
[; ;pic18f4620.h: 281: unsigned :3;
[; ;pic18f4620.h: 282: unsigned CCP9E :1;
[; ;pic18f4620.h: 283: };
[; ;pic18f4620.h: 284: struct {
[; ;pic18f4620.h: 285: unsigned :7;
[; ;pic18f4620.h: 286: unsigned PA2E :1;
[; ;pic18f4620.h: 287: };
[; ;pic18f4620.h: 288: struct {
[; ;pic18f4620.h: 289: unsigned :6;
[; ;pic18f4620.h: 290: unsigned PB1E :1;
[; ;pic18f4620.h: 291: };
[; ;pic18f4620.h: 292: struct {
[; ;pic18f4620.h: 293: unsigned :2;
[; ;pic18f4620.h: 294: unsigned PB2 :1;
[; ;pic18f4620.h: 295: };
[; ;pic18f4620.h: 296: struct {
[; ;pic18f4620.h: 297: unsigned :4;
[; ;pic18f4620.h: 298: unsigned PB3E :1;
[; ;pic18f4620.h: 299: };
[; ;pic18f4620.h: 300: struct {
[; ;pic18f4620.h: 301: unsigned :5;
[; ;pic18f4620.h: 302: unsigned PC1E :1;
[; ;pic18f4620.h: 303: };
[; ;pic18f4620.h: 304: struct {
[; ;pic18f4620.h: 305: unsigned :1;
[; ;pic18f4620.h: 306: unsigned PC2 :1;
[; ;pic18f4620.h: 307: };
[; ;pic18f4620.h: 308: struct {
[; ;pic18f4620.h: 309: unsigned :3;
[; ;pic18f4620.h: 310: unsigned PC3E :1;
[; ;pic18f4620.h: 311: };
[; ;pic18f4620.h: 312: struct {
[; ;pic18f4620.h: 313: unsigned PD2 :1;
[; ;pic18f4620.h: 314: };
[; ;pic18f4620.h: 315: struct {
[; ;pic18f4620.h: 316: unsigned RDE :1;
[; ;pic18f4620.h: 317: };
[; ;pic18f4620.h: 318: struct {
[; ;pic18f4620.h: 319: unsigned :4;
[; ;pic18f4620.h: 320: unsigned RE4 :1;
[; ;pic18f4620.h: 321: };
[; ;pic18f4620.h: 322: struct {
[; ;pic18f4620.h: 323: unsigned :5;
[; ;pic18f4620.h: 324: unsigned RE5 :1;
[; ;pic18f4620.h: 325: };
[; ;pic18f4620.h: 326: struct {
[; ;pic18f4620.h: 327: unsigned :6;
[; ;pic18f4620.h: 328: unsigned RE6 :1;
[; ;pic18f4620.h: 329: };
[; ;pic18f4620.h: 330: struct {
[; ;pic18f4620.h: 331: unsigned :7;
[; ;pic18f4620.h: 332: unsigned RE7 :1;
[; ;pic18f4620.h: 333: };
[; ;pic18f4620.h: 334: struct {
[; ;pic18f4620.h: 335: unsigned :1;
[; ;pic18f4620.h: 336: unsigned WRE :1;
[; ;pic18f4620.h: 337: };
[; ;pic18f4620.h: 338: } PORTEbits @ 0xF84;
[; ;pic18f4620.h: 341: extern volatile unsigned char LATA @ 0xF89;
"343
[; ;pic18f4620.h: 343: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4620.h: 346: extern volatile union {
[; ;pic18f4620.h: 347: struct {
[; ;pic18f4620.h: 348: unsigned LATA0 :1;
[; ;pic18f4620.h: 349: unsigned LATA1 :1;
[; ;pic18f4620.h: 350: unsigned LATA2 :1;
[; ;pic18f4620.h: 351: unsigned LATA3 :1;
[; ;pic18f4620.h: 352: unsigned LATA4 :1;
[; ;pic18f4620.h: 353: unsigned LATA5 :1;
[; ;pic18f4620.h: 354: unsigned LATA6 :1;
[; ;pic18f4620.h: 355: unsigned LATA7 :1;
[; ;pic18f4620.h: 356: };
[; ;pic18f4620.h: 357: struct {
[; ;pic18f4620.h: 358: unsigned LATA :8;
[; ;pic18f4620.h: 359: };
[; ;pic18f4620.h: 360: struct {
[; ;pic18f4620.h: 361: unsigned LA0 :1;
[; ;pic18f4620.h: 362: };
[; ;pic18f4620.h: 363: struct {
[; ;pic18f4620.h: 364: unsigned :1;
[; ;pic18f4620.h: 365: unsigned LA1 :1;
[; ;pic18f4620.h: 366: };
[; ;pic18f4620.h: 367: struct {
[; ;pic18f4620.h: 368: unsigned :2;
[; ;pic18f4620.h: 369: unsigned LA2 :1;
[; ;pic18f4620.h: 370: };
[; ;pic18f4620.h: 371: struct {
[; ;pic18f4620.h: 372: unsigned :3;
[; ;pic18f4620.h: 373: unsigned LA3 :1;
[; ;pic18f4620.h: 374: };
[; ;pic18f4620.h: 375: struct {
[; ;pic18f4620.h: 376: unsigned :4;
[; ;pic18f4620.h: 377: unsigned LA4 :1;
[; ;pic18f4620.h: 378: };
[; ;pic18f4620.h: 379: struct {
[; ;pic18f4620.h: 380: unsigned :5;
[; ;pic18f4620.h: 381: unsigned LA5 :1;
[; ;pic18f4620.h: 382: };
[; ;pic18f4620.h: 383: struct {
[; ;pic18f4620.h: 384: unsigned :6;
[; ;pic18f4620.h: 385: unsigned LA6 :1;
[; ;pic18f4620.h: 386: };
[; ;pic18f4620.h: 387: struct {
[; ;pic18f4620.h: 388: unsigned :7;
[; ;pic18f4620.h: 389: unsigned LA7 :1;
[; ;pic18f4620.h: 390: };
[; ;pic18f4620.h: 391: } LATAbits @ 0xF89;
[; ;pic18f4620.h: 394: extern volatile unsigned char LATB @ 0xF8A;
"396
[; ;pic18f4620.h: 396: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4620.h: 399: extern volatile union {
[; ;pic18f4620.h: 400: struct {
[; ;pic18f4620.h: 401: unsigned LATB0 :1;
[; ;pic18f4620.h: 402: unsigned LATB1 :1;
[; ;pic18f4620.h: 403: unsigned LATB2 :1;
[; ;pic18f4620.h: 404: unsigned LATB3 :1;
[; ;pic18f4620.h: 405: unsigned LATB4 :1;
[; ;pic18f4620.h: 406: unsigned LATB5 :1;
[; ;pic18f4620.h: 407: unsigned LATB6 :1;
[; ;pic18f4620.h: 408: unsigned LATB7 :1;
[; ;pic18f4620.h: 409: };
[; ;pic18f4620.h: 410: struct {
[; ;pic18f4620.h: 411: unsigned LATB :8;
[; ;pic18f4620.h: 412: };
[; ;pic18f4620.h: 413: struct {
[; ;pic18f4620.h: 414: unsigned LB0 :1;
[; ;pic18f4620.h: 415: };
[; ;pic18f4620.h: 416: struct {
[; ;pic18f4620.h: 417: unsigned :1;
[; ;pic18f4620.h: 418: unsigned LB1 :1;
[; ;pic18f4620.h: 419: };
[; ;pic18f4620.h: 420: struct {
[; ;pic18f4620.h: 421: unsigned :2;
[; ;pic18f4620.h: 422: unsigned LB2 :1;
[; ;pic18f4620.h: 423: };
[; ;pic18f4620.h: 424: struct {
[; ;pic18f4620.h: 425: unsigned :3;
[; ;pic18f4620.h: 426: unsigned LB3 :1;
[; ;pic18f4620.h: 427: };
[; ;pic18f4620.h: 428: struct {
[; ;pic18f4620.h: 429: unsigned :4;
[; ;pic18f4620.h: 430: unsigned LB4 :1;
[; ;pic18f4620.h: 431: };
[; ;pic18f4620.h: 432: struct {
[; ;pic18f4620.h: 433: unsigned :5;
[; ;pic18f4620.h: 434: unsigned LB5 :1;
[; ;pic18f4620.h: 435: };
[; ;pic18f4620.h: 436: struct {
[; ;pic18f4620.h: 437: unsigned :6;
[; ;pic18f4620.h: 438: unsigned LB6 :1;
[; ;pic18f4620.h: 439: };
[; ;pic18f4620.h: 440: struct {
[; ;pic18f4620.h: 441: unsigned :7;
[; ;pic18f4620.h: 442: unsigned LB7 :1;
[; ;pic18f4620.h: 443: };
[; ;pic18f4620.h: 444: } LATBbits @ 0xF8A;
[; ;pic18f4620.h: 447: extern volatile unsigned char LATC @ 0xF8B;
"449
[; ;pic18f4620.h: 449: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4620.h: 452: extern volatile union {
[; ;pic18f4620.h: 453: struct {
[; ;pic18f4620.h: 454: unsigned LATC0 :1;
[; ;pic18f4620.h: 455: unsigned LATC1 :1;
[; ;pic18f4620.h: 456: unsigned LATC2 :1;
[; ;pic18f4620.h: 457: unsigned LATC3 :1;
[; ;pic18f4620.h: 458: unsigned LATC4 :1;
[; ;pic18f4620.h: 459: unsigned LATC5 :1;
[; ;pic18f4620.h: 460: unsigned LATC6 :1;
[; ;pic18f4620.h: 461: unsigned LATC7 :1;
[; ;pic18f4620.h: 462: };
[; ;pic18f4620.h: 463: struct {
[; ;pic18f4620.h: 464: unsigned LATC :8;
[; ;pic18f4620.h: 465: };
[; ;pic18f4620.h: 466: struct {
[; ;pic18f4620.h: 467: unsigned LC0 :1;
[; ;pic18f4620.h: 468: };
[; ;pic18f4620.h: 469: struct {
[; ;pic18f4620.h: 470: unsigned :1;
[; ;pic18f4620.h: 471: unsigned LC1 :1;
[; ;pic18f4620.h: 472: };
[; ;pic18f4620.h: 473: struct {
[; ;pic18f4620.h: 474: unsigned :2;
[; ;pic18f4620.h: 475: unsigned LC2 :1;
[; ;pic18f4620.h: 476: };
[; ;pic18f4620.h: 477: struct {
[; ;pic18f4620.h: 478: unsigned :3;
[; ;pic18f4620.h: 479: unsigned LC3 :1;
[; ;pic18f4620.h: 480: };
[; ;pic18f4620.h: 481: struct {
[; ;pic18f4620.h: 482: unsigned :4;
[; ;pic18f4620.h: 483: unsigned LC4 :1;
[; ;pic18f4620.h: 484: };
[; ;pic18f4620.h: 485: struct {
[; ;pic18f4620.h: 486: unsigned :5;
[; ;pic18f4620.h: 487: unsigned LC5 :1;
[; ;pic18f4620.h: 488: };
[; ;pic18f4620.h: 489: struct {
[; ;pic18f4620.h: 490: unsigned :6;
[; ;pic18f4620.h: 491: unsigned LC6 :1;
[; ;pic18f4620.h: 492: };
[; ;pic18f4620.h: 493: struct {
[; ;pic18f4620.h: 494: unsigned :7;
[; ;pic18f4620.h: 495: unsigned LC7 :1;
[; ;pic18f4620.h: 496: };
[; ;pic18f4620.h: 497: } LATCbits @ 0xF8B;
[; ;pic18f4620.h: 500: extern volatile unsigned char LATD @ 0xF8C;
"502
[; ;pic18f4620.h: 502: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4620.h: 505: extern volatile union {
[; ;pic18f4620.h: 506: struct {
[; ;pic18f4620.h: 507: unsigned LATD0 :1;
[; ;pic18f4620.h: 508: unsigned LATD1 :1;
[; ;pic18f4620.h: 509: unsigned LATD2 :1;
[; ;pic18f4620.h: 510: unsigned LATD3 :1;
[; ;pic18f4620.h: 511: unsigned LATD4 :1;
[; ;pic18f4620.h: 512: unsigned LATD5 :1;
[; ;pic18f4620.h: 513: unsigned LATD6 :1;
[; ;pic18f4620.h: 514: unsigned LATD7 :1;
[; ;pic18f4620.h: 515: };
[; ;pic18f4620.h: 516: struct {
[; ;pic18f4620.h: 517: unsigned LATD :8;
[; ;pic18f4620.h: 518: };
[; ;pic18f4620.h: 519: struct {
[; ;pic18f4620.h: 520: unsigned LD0 :1;
[; ;pic18f4620.h: 521: };
[; ;pic18f4620.h: 522: struct {
[; ;pic18f4620.h: 523: unsigned :1;
[; ;pic18f4620.h: 524: unsigned LD1 :1;
[; ;pic18f4620.h: 525: };
[; ;pic18f4620.h: 526: struct {
[; ;pic18f4620.h: 527: unsigned :2;
[; ;pic18f4620.h: 528: unsigned LD2 :1;
[; ;pic18f4620.h: 529: };
[; ;pic18f4620.h: 530: struct {
[; ;pic18f4620.h: 531: unsigned :3;
[; ;pic18f4620.h: 532: unsigned LD3 :1;
[; ;pic18f4620.h: 533: };
[; ;pic18f4620.h: 534: struct {
[; ;pic18f4620.h: 535: unsigned :4;
[; ;pic18f4620.h: 536: unsigned LD4 :1;
[; ;pic18f4620.h: 537: };
[; ;pic18f4620.h: 538: struct {
[; ;pic18f4620.h: 539: unsigned :5;
[; ;pic18f4620.h: 540: unsigned LD5 :1;
[; ;pic18f4620.h: 541: };
[; ;pic18f4620.h: 542: struct {
[; ;pic18f4620.h: 543: unsigned :6;
[; ;pic18f4620.h: 544: unsigned LD6 :1;
[; ;pic18f4620.h: 545: };
[; ;pic18f4620.h: 546: struct {
[; ;pic18f4620.h: 547: unsigned :7;
[; ;pic18f4620.h: 548: unsigned LD7 :1;
[; ;pic18f4620.h: 549: };
[; ;pic18f4620.h: 550: } LATDbits @ 0xF8C;
[; ;pic18f4620.h: 553: extern volatile unsigned char LATE @ 0xF8D;
"555
[; ;pic18f4620.h: 555: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4620.h: 558: extern volatile union {
[; ;pic18f4620.h: 559: struct {
[; ;pic18f4620.h: 560: unsigned LATE0 :1;
[; ;pic18f4620.h: 561: unsigned LATE1 :1;
[; ;pic18f4620.h: 562: unsigned LATE2 :1;
[; ;pic18f4620.h: 563: };
[; ;pic18f4620.h: 564: struct {
[; ;pic18f4620.h: 565: unsigned LATE :8;
[; ;pic18f4620.h: 566: };
[; ;pic18f4620.h: 567: struct {
[; ;pic18f4620.h: 568: unsigned LE0 :1;
[; ;pic18f4620.h: 569: };
[; ;pic18f4620.h: 570: struct {
[; ;pic18f4620.h: 571: unsigned :1;
[; ;pic18f4620.h: 572: unsigned LE1 :1;
[; ;pic18f4620.h: 573: };
[; ;pic18f4620.h: 574: struct {
[; ;pic18f4620.h: 575: unsigned :2;
[; ;pic18f4620.h: 576: unsigned LE2 :1;
[; ;pic18f4620.h: 577: };
[; ;pic18f4620.h: 578: struct {
[; ;pic18f4620.h: 579: unsigned :3;
[; ;pic18f4620.h: 580: unsigned LE3 :1;
[; ;pic18f4620.h: 581: };
[; ;pic18f4620.h: 582: struct {
[; ;pic18f4620.h: 583: unsigned :4;
[; ;pic18f4620.h: 584: unsigned LE4 :1;
[; ;pic18f4620.h: 585: };
[; ;pic18f4620.h: 586: struct {
[; ;pic18f4620.h: 587: unsigned :5;
[; ;pic18f4620.h: 588: unsigned LE5 :1;
[; ;pic18f4620.h: 589: };
[; ;pic18f4620.h: 590: struct {
[; ;pic18f4620.h: 591: unsigned :6;
[; ;pic18f4620.h: 592: unsigned LE6 :1;
[; ;pic18f4620.h: 593: };
[; ;pic18f4620.h: 594: struct {
[; ;pic18f4620.h: 595: unsigned :7;
[; ;pic18f4620.h: 596: unsigned LE7 :1;
[; ;pic18f4620.h: 597: };
[; ;pic18f4620.h: 598: } LATEbits @ 0xF8D;
[; ;pic18f4620.h: 601: extern volatile unsigned char TRISA @ 0xF92;
"603
[; ;pic18f4620.h: 603: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4620.h: 606: extern volatile unsigned char DDRA @ 0xF92;
"608
[; ;pic18f4620.h: 608: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4620.h: 611: extern volatile union {
[; ;pic18f4620.h: 612: struct {
[; ;pic18f4620.h: 613: unsigned TRISA0 :1;
[; ;pic18f4620.h: 614: unsigned TRISA1 :1;
[; ;pic18f4620.h: 615: unsigned TRISA2 :1;
[; ;pic18f4620.h: 616: unsigned TRISA3 :1;
[; ;pic18f4620.h: 617: unsigned TRISA4 :1;
[; ;pic18f4620.h: 618: unsigned TRISA5 :1;
[; ;pic18f4620.h: 619: unsigned TRISA6 :1;
[; ;pic18f4620.h: 620: unsigned TRISA7 :1;
[; ;pic18f4620.h: 621: };
[; ;pic18f4620.h: 622: struct {
[; ;pic18f4620.h: 623: unsigned TRISA :8;
[; ;pic18f4620.h: 624: };
[; ;pic18f4620.h: 625: struct {
[; ;pic18f4620.h: 626: unsigned RA0 :1;
[; ;pic18f4620.h: 627: unsigned RA1 :1;
[; ;pic18f4620.h: 628: unsigned RA2 :1;
[; ;pic18f4620.h: 629: unsigned RA3 :1;
[; ;pic18f4620.h: 630: unsigned RA4 :1;
[; ;pic18f4620.h: 631: unsigned RA5 :1;
[; ;pic18f4620.h: 632: unsigned RA6 :1;
[; ;pic18f4620.h: 633: unsigned RA7 :1;
[; ;pic18f4620.h: 634: };
[; ;pic18f4620.h: 635: } TRISAbits @ 0xF92;
[; ;pic18f4620.h: 637: extern volatile union {
[; ;pic18f4620.h: 638: struct {
[; ;pic18f4620.h: 639: unsigned TRISA0 :1;
[; ;pic18f4620.h: 640: unsigned TRISA1 :1;
[; ;pic18f4620.h: 641: unsigned TRISA2 :1;
[; ;pic18f4620.h: 642: unsigned TRISA3 :1;
[; ;pic18f4620.h: 643: unsigned TRISA4 :1;
[; ;pic18f4620.h: 644: unsigned TRISA5 :1;
[; ;pic18f4620.h: 645: unsigned TRISA6 :1;
[; ;pic18f4620.h: 646: unsigned TRISA7 :1;
[; ;pic18f4620.h: 647: };
[; ;pic18f4620.h: 648: struct {
[; ;pic18f4620.h: 649: unsigned TRISA :8;
[; ;pic18f4620.h: 650: };
[; ;pic18f4620.h: 651: struct {
[; ;pic18f4620.h: 652: unsigned RA0 :1;
[; ;pic18f4620.h: 653: unsigned RA1 :1;
[; ;pic18f4620.h: 654: unsigned RA2 :1;
[; ;pic18f4620.h: 655: unsigned RA3 :1;
[; ;pic18f4620.h: 656: unsigned RA4 :1;
[; ;pic18f4620.h: 657: unsigned RA5 :1;
[; ;pic18f4620.h: 658: unsigned RA6 :1;
[; ;pic18f4620.h: 659: unsigned RA7 :1;
[; ;pic18f4620.h: 660: };
[; ;pic18f4620.h: 661: } DDRAbits @ 0xF92;
[; ;pic18f4620.h: 664: extern volatile unsigned char TRISB @ 0xF93;
"666
[; ;pic18f4620.h: 666: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4620.h: 669: extern volatile unsigned char DDRB @ 0xF93;
"671
[; ;pic18f4620.h: 671: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4620.h: 674: extern volatile union {
[; ;pic18f4620.h: 675: struct {
[; ;pic18f4620.h: 676: unsigned TRISB0 :1;
[; ;pic18f4620.h: 677: unsigned TRISB1 :1;
[; ;pic18f4620.h: 678: unsigned TRISB2 :1;
[; ;pic18f4620.h: 679: unsigned TRISB3 :1;
[; ;pic18f4620.h: 680: unsigned TRISB4 :1;
[; ;pic18f4620.h: 681: unsigned TRISB5 :1;
[; ;pic18f4620.h: 682: unsigned TRISB6 :1;
[; ;pic18f4620.h: 683: unsigned TRISB7 :1;
[; ;pic18f4620.h: 684: };
[; ;pic18f4620.h: 685: struct {
[; ;pic18f4620.h: 686: unsigned TRISB :8;
[; ;pic18f4620.h: 687: };
[; ;pic18f4620.h: 688: struct {
[; ;pic18f4620.h: 689: unsigned RB0 :1;
[; ;pic18f4620.h: 690: unsigned RB1 :1;
[; ;pic18f4620.h: 691: unsigned RB2 :1;
[; ;pic18f4620.h: 692: unsigned RB3 :1;
[; ;pic18f4620.h: 693: unsigned RB4 :1;
[; ;pic18f4620.h: 694: unsigned RB5 :1;
[; ;pic18f4620.h: 695: unsigned RB6 :1;
[; ;pic18f4620.h: 696: unsigned RB7 :1;
[; ;pic18f4620.h: 697: };
[; ;pic18f4620.h: 698: } TRISBbits @ 0xF93;
[; ;pic18f4620.h: 700: extern volatile union {
[; ;pic18f4620.h: 701: struct {
[; ;pic18f4620.h: 702: unsigned TRISB0 :1;
[; ;pic18f4620.h: 703: unsigned TRISB1 :1;
[; ;pic18f4620.h: 704: unsigned TRISB2 :1;
[; ;pic18f4620.h: 705: unsigned TRISB3 :1;
[; ;pic18f4620.h: 706: unsigned TRISB4 :1;
[; ;pic18f4620.h: 707: unsigned TRISB5 :1;
[; ;pic18f4620.h: 708: unsigned TRISB6 :1;
[; ;pic18f4620.h: 709: unsigned TRISB7 :1;
[; ;pic18f4620.h: 710: };
[; ;pic18f4620.h: 711: struct {
[; ;pic18f4620.h: 712: unsigned TRISB :8;
[; ;pic18f4620.h: 713: };
[; ;pic18f4620.h: 714: struct {
[; ;pic18f4620.h: 715: unsigned RB0 :1;
[; ;pic18f4620.h: 716: unsigned RB1 :1;
[; ;pic18f4620.h: 717: unsigned RB2 :1;
[; ;pic18f4620.h: 718: unsigned RB3 :1;
[; ;pic18f4620.h: 719: unsigned RB4 :1;
[; ;pic18f4620.h: 720: unsigned RB5 :1;
[; ;pic18f4620.h: 721: unsigned RB6 :1;
[; ;pic18f4620.h: 722: unsigned RB7 :1;
[; ;pic18f4620.h: 723: };
[; ;pic18f4620.h: 724: } DDRBbits @ 0xF93;
[; ;pic18f4620.h: 727: extern volatile unsigned char TRISC @ 0xF94;
"729
[; ;pic18f4620.h: 729: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4620.h: 732: extern volatile unsigned char DDRC @ 0xF94;
"734
[; ;pic18f4620.h: 734: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4620.h: 737: extern volatile union {
[; ;pic18f4620.h: 738: struct {
[; ;pic18f4620.h: 739: unsigned TRISC0 :1;
[; ;pic18f4620.h: 740: unsigned TRISC1 :1;
[; ;pic18f4620.h: 741: unsigned TRISC2 :1;
[; ;pic18f4620.h: 742: unsigned TRISC3 :1;
[; ;pic18f4620.h: 743: unsigned TRISC4 :1;
[; ;pic18f4620.h: 744: unsigned TRISC5 :1;
[; ;pic18f4620.h: 745: unsigned TRISC6 :1;
[; ;pic18f4620.h: 746: unsigned TRISC7 :1;
[; ;pic18f4620.h: 747: };
[; ;pic18f4620.h: 748: struct {
[; ;pic18f4620.h: 749: unsigned TRISC :8;
[; ;pic18f4620.h: 750: };
[; ;pic18f4620.h: 751: struct {
[; ;pic18f4620.h: 752: unsigned RC0 :1;
[; ;pic18f4620.h: 753: unsigned RC1 :1;
[; ;pic18f4620.h: 754: unsigned RC2 :1;
[; ;pic18f4620.h: 755: unsigned RC3 :1;
[; ;pic18f4620.h: 756: unsigned RC4 :1;
[; ;pic18f4620.h: 757: unsigned RC5 :1;
[; ;pic18f4620.h: 758: unsigned RC6 :1;
[; ;pic18f4620.h: 759: unsigned RC7 :1;
[; ;pic18f4620.h: 760: };
[; ;pic18f4620.h: 761: } TRISCbits @ 0xF94;
[; ;pic18f4620.h: 763: extern volatile union {
[; ;pic18f4620.h: 764: struct {
[; ;pic18f4620.h: 765: unsigned TRISC0 :1;
[; ;pic18f4620.h: 766: unsigned TRISC1 :1;
[; ;pic18f4620.h: 767: unsigned TRISC2 :1;
[; ;pic18f4620.h: 768: unsigned TRISC3 :1;
[; ;pic18f4620.h: 769: unsigned TRISC4 :1;
[; ;pic18f4620.h: 770: unsigned TRISC5 :1;
[; ;pic18f4620.h: 771: unsigned TRISC6 :1;
[; ;pic18f4620.h: 772: unsigned TRISC7 :1;
[; ;pic18f4620.h: 773: };
[; ;pic18f4620.h: 774: struct {
[; ;pic18f4620.h: 775: unsigned TRISC :8;
[; ;pic18f4620.h: 776: };
[; ;pic18f4620.h: 777: struct {
[; ;pic18f4620.h: 778: unsigned RC0 :1;
[; ;pic18f4620.h: 779: unsigned RC1 :1;
[; ;pic18f4620.h: 780: unsigned RC2 :1;
[; ;pic18f4620.h: 781: unsigned RC3 :1;
[; ;pic18f4620.h: 782: unsigned RC4 :1;
[; ;pic18f4620.h: 783: unsigned RC5 :1;
[; ;pic18f4620.h: 784: unsigned RC6 :1;
[; ;pic18f4620.h: 785: unsigned RC7 :1;
[; ;pic18f4620.h: 786: };
[; ;pic18f4620.h: 787: } DDRCbits @ 0xF94;
[; ;pic18f4620.h: 790: extern volatile unsigned char TRISD @ 0xF95;
"792
[; ;pic18f4620.h: 792: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4620.h: 795: extern volatile unsigned char DDRD @ 0xF95;
"797
[; ;pic18f4620.h: 797: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4620.h: 800: extern volatile union {
[; ;pic18f4620.h: 801: struct {
[; ;pic18f4620.h: 802: unsigned TRISD0 :1;
[; ;pic18f4620.h: 803: unsigned TRISD1 :1;
[; ;pic18f4620.h: 804: unsigned TRISD2 :1;
[; ;pic18f4620.h: 805: unsigned TRISD3 :1;
[; ;pic18f4620.h: 806: unsigned TRISD4 :1;
[; ;pic18f4620.h: 807: unsigned TRISD5 :1;
[; ;pic18f4620.h: 808: unsigned TRISD6 :1;
[; ;pic18f4620.h: 809: unsigned TRISD7 :1;
[; ;pic18f4620.h: 810: };
[; ;pic18f4620.h: 811: struct {
[; ;pic18f4620.h: 812: unsigned TRISD :8;
[; ;pic18f4620.h: 813: };
[; ;pic18f4620.h: 814: struct {
[; ;pic18f4620.h: 815: unsigned RD0 :1;
[; ;pic18f4620.h: 816: unsigned RD1 :1;
[; ;pic18f4620.h: 817: unsigned RD2 :1;
[; ;pic18f4620.h: 818: unsigned RD3 :1;
[; ;pic18f4620.h: 819: unsigned RD4 :1;
[; ;pic18f4620.h: 820: unsigned RD5 :1;
[; ;pic18f4620.h: 821: unsigned RD6 :1;
[; ;pic18f4620.h: 822: unsigned RD7 :1;
[; ;pic18f4620.h: 823: };
[; ;pic18f4620.h: 824: } TRISDbits @ 0xF95;
[; ;pic18f4620.h: 826: extern volatile union {
[; ;pic18f4620.h: 827: struct {
[; ;pic18f4620.h: 828: unsigned TRISD0 :1;
[; ;pic18f4620.h: 829: unsigned TRISD1 :1;
[; ;pic18f4620.h: 830: unsigned TRISD2 :1;
[; ;pic18f4620.h: 831: unsigned TRISD3 :1;
[; ;pic18f4620.h: 832: unsigned TRISD4 :1;
[; ;pic18f4620.h: 833: unsigned TRISD5 :1;
[; ;pic18f4620.h: 834: unsigned TRISD6 :1;
[; ;pic18f4620.h: 835: unsigned TRISD7 :1;
[; ;pic18f4620.h: 836: };
[; ;pic18f4620.h: 837: struct {
[; ;pic18f4620.h: 838: unsigned TRISD :8;
[; ;pic18f4620.h: 839: };
[; ;pic18f4620.h: 840: struct {
[; ;pic18f4620.h: 841: unsigned RD0 :1;
[; ;pic18f4620.h: 842: unsigned RD1 :1;
[; ;pic18f4620.h: 843: unsigned RD2 :1;
[; ;pic18f4620.h: 844: unsigned RD3 :1;
[; ;pic18f4620.h: 845: unsigned RD4 :1;
[; ;pic18f4620.h: 846: unsigned RD5 :1;
[; ;pic18f4620.h: 847: unsigned RD6 :1;
[; ;pic18f4620.h: 848: unsigned RD7 :1;
[; ;pic18f4620.h: 849: };
[; ;pic18f4620.h: 850: } DDRDbits @ 0xF95;
[; ;pic18f4620.h: 853: extern volatile unsigned char TRISE @ 0xF96;
"855
[; ;pic18f4620.h: 855: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4620.h: 858: extern volatile unsigned char DDRE @ 0xF96;
"860
[; ;pic18f4620.h: 860: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4620.h: 863: extern volatile union {
[; ;pic18f4620.h: 864: struct {
[; ;pic18f4620.h: 865: unsigned TRISE0 :1;
[; ;pic18f4620.h: 866: unsigned TRISE1 :1;
[; ;pic18f4620.h: 867: unsigned TRISE2 :1;
[; ;pic18f4620.h: 868: unsigned :1;
[; ;pic18f4620.h: 869: unsigned PSPMODE :1;
[; ;pic18f4620.h: 870: unsigned IBOV :1;
[; ;pic18f4620.h: 871: unsigned OBF :1;
[; ;pic18f4620.h: 872: unsigned IBF :1;
[; ;pic18f4620.h: 873: };
[; ;pic18f4620.h: 874: struct {
[; ;pic18f4620.h: 875: unsigned TRISE :8;
[; ;pic18f4620.h: 876: };
[; ;pic18f4620.h: 877: struct {
[; ;pic18f4620.h: 878: unsigned RE0 :1;
[; ;pic18f4620.h: 879: unsigned RE1 :1;
[; ;pic18f4620.h: 880: unsigned RE2 :1;
[; ;pic18f4620.h: 881: unsigned RE3 :1;
[; ;pic18f4620.h: 882: };
[; ;pic18f4620.h: 883: } TRISEbits @ 0xF96;
[; ;pic18f4620.h: 885: extern volatile union {
[; ;pic18f4620.h: 886: struct {
[; ;pic18f4620.h: 887: unsigned TRISE0 :1;
[; ;pic18f4620.h: 888: unsigned TRISE1 :1;
[; ;pic18f4620.h: 889: unsigned TRISE2 :1;
[; ;pic18f4620.h: 890: unsigned :1;
[; ;pic18f4620.h: 891: unsigned PSPMODE :1;
[; ;pic18f4620.h: 892: unsigned IBOV :1;
[; ;pic18f4620.h: 893: unsigned OBF :1;
[; ;pic18f4620.h: 894: unsigned IBF :1;
[; ;pic18f4620.h: 895: };
[; ;pic18f4620.h: 896: struct {
[; ;pic18f4620.h: 897: unsigned TRISE :8;
[; ;pic18f4620.h: 898: };
[; ;pic18f4620.h: 899: struct {
[; ;pic18f4620.h: 900: unsigned RE0 :1;
[; ;pic18f4620.h: 901: unsigned RE1 :1;
[; ;pic18f4620.h: 902: unsigned RE2 :1;
[; ;pic18f4620.h: 903: unsigned RE3 :1;
[; ;pic18f4620.h: 904: };
[; ;pic18f4620.h: 905: } DDREbits @ 0xF96;
[; ;pic18f4620.h: 908: extern volatile unsigned char OSCTUNE @ 0xF9B;
"910
[; ;pic18f4620.h: 910: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4620.h: 913: extern volatile union {
[; ;pic18f4620.h: 914: struct {
[; ;pic18f4620.h: 915: unsigned TUN :5;
[; ;pic18f4620.h: 916: unsigned :1;
[; ;pic18f4620.h: 917: unsigned PLLEN :1;
[; ;pic18f4620.h: 918: unsigned INTSRC :1;
[; ;pic18f4620.h: 919: };
[; ;pic18f4620.h: 920: struct {
[; ;pic18f4620.h: 921: unsigned TUN0 :1;
[; ;pic18f4620.h: 922: unsigned TUN1 :1;
[; ;pic18f4620.h: 923: unsigned TUN2 :1;
[; ;pic18f4620.h: 924: unsigned TUN3 :1;
[; ;pic18f4620.h: 925: unsigned TUN4 :1;
[; ;pic18f4620.h: 926: };
[; ;pic18f4620.h: 927: } OSCTUNEbits @ 0xF9B;
[; ;pic18f4620.h: 930: extern volatile unsigned char PIE1 @ 0xF9D;
"932
[; ;pic18f4620.h: 932: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4620.h: 935: extern volatile union {
[; ;pic18f4620.h: 936: struct {
[; ;pic18f4620.h: 937: unsigned TMR1IE :1;
[; ;pic18f4620.h: 938: unsigned TMR2IE :1;
[; ;pic18f4620.h: 939: unsigned CCP1IE :1;
[; ;pic18f4620.h: 940: unsigned SSPIE :1;
[; ;pic18f4620.h: 941: unsigned TXIE :1;
[; ;pic18f4620.h: 942: unsigned RCIE :1;
[; ;pic18f4620.h: 943: unsigned ADIE :1;
[; ;pic18f4620.h: 944: unsigned PSPIE :1;
[; ;pic18f4620.h: 945: };
[; ;pic18f4620.h: 946: struct {
[; ;pic18f4620.h: 947: unsigned :5;
[; ;pic18f4620.h: 948: unsigned RC1IE :1;
[; ;pic18f4620.h: 949: };
[; ;pic18f4620.h: 950: struct {
[; ;pic18f4620.h: 951: unsigned :4;
[; ;pic18f4620.h: 952: unsigned TX1IE :1;
[; ;pic18f4620.h: 953: };
[; ;pic18f4620.h: 954: } PIE1bits @ 0xF9D;
[; ;pic18f4620.h: 957: extern volatile unsigned char PIR1 @ 0xF9E;
"959
[; ;pic18f4620.h: 959: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4620.h: 962: extern volatile union {
[; ;pic18f4620.h: 963: struct {
[; ;pic18f4620.h: 964: unsigned TMR1IF :1;
[; ;pic18f4620.h: 965: unsigned TMR2IF :1;
[; ;pic18f4620.h: 966: unsigned CCP1IF :1;
[; ;pic18f4620.h: 967: unsigned SSPIF :1;
[; ;pic18f4620.h: 968: unsigned TXIF :1;
[; ;pic18f4620.h: 969: unsigned RCIF :1;
[; ;pic18f4620.h: 970: unsigned ADIF :1;
[; ;pic18f4620.h: 971: unsigned PSPIF :1;
[; ;pic18f4620.h: 972: };
[; ;pic18f4620.h: 973: struct {
[; ;pic18f4620.h: 974: unsigned TMR1IF :1;
[; ;pic18f4620.h: 975: unsigned TMR2IF :1;
[; ;pic18f4620.h: 976: unsigned CCP1IF :1;
[; ;pic18f4620.h: 977: unsigned SSPIF :1;
[; ;pic18f4620.h: 978: unsigned :2;
[; ;pic18f4620.h: 979: unsigned ADIF :1;
[; ;pic18f4620.h: 980: unsigned PSPIF :1;
[; ;pic18f4620.h: 981: };
[; ;pic18f4620.h: 982: struct {
[; ;pic18f4620.h: 983: unsigned :5;
[; ;pic18f4620.h: 984: unsigned RC1IF :1;
[; ;pic18f4620.h: 985: };
[; ;pic18f4620.h: 986: struct {
[; ;pic18f4620.h: 987: unsigned :4;
[; ;pic18f4620.h: 988: unsigned TX1IF :1;
[; ;pic18f4620.h: 989: };
[; ;pic18f4620.h: 990: } PIR1bits @ 0xF9E;
[; ;pic18f4620.h: 993: extern volatile unsigned char IPR1 @ 0xF9F;
"995
[; ;pic18f4620.h: 995: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4620.h: 998: extern volatile union {
[; ;pic18f4620.h: 999: struct {
[; ;pic18f4620.h: 1000: unsigned TMR1IP :1;
[; ;pic18f4620.h: 1001: unsigned TMR2IP :1;
[; ;pic18f4620.h: 1002: unsigned CCP1IP :1;
[; ;pic18f4620.h: 1003: unsigned SSPIP :1;
[; ;pic18f4620.h: 1004: unsigned TXIP :1;
[; ;pic18f4620.h: 1005: unsigned RCIP :1;
[; ;pic18f4620.h: 1006: unsigned ADIP :1;
[; ;pic18f4620.h: 1007: unsigned PSPIP :1;
[; ;pic18f4620.h: 1008: };
[; ;pic18f4620.h: 1009: struct {
[; ;pic18f4620.h: 1010: unsigned :5;
[; ;pic18f4620.h: 1011: unsigned RC1IP :1;
[; ;pic18f4620.h: 1012: };
[; ;pic18f4620.h: 1013: struct {
[; ;pic18f4620.h: 1014: unsigned :4;
[; ;pic18f4620.h: 1015: unsigned TX1IP :1;
[; ;pic18f4620.h: 1016: };
[; ;pic18f4620.h: 1017: } IPR1bits @ 0xF9F;
[; ;pic18f4620.h: 1020: extern volatile unsigned char PIE2 @ 0xFA0;
"1022
[; ;pic18f4620.h: 1022: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4620.h: 1025: extern volatile union {
[; ;pic18f4620.h: 1026: struct {
[; ;pic18f4620.h: 1027: unsigned CCP2IE :1;
[; ;pic18f4620.h: 1028: unsigned TMR3IE :1;
[; ;pic18f4620.h: 1029: unsigned HLVDIE :1;
[; ;pic18f4620.h: 1030: unsigned BCLIE :1;
[; ;pic18f4620.h: 1031: unsigned EEIE :1;
[; ;pic18f4620.h: 1032: unsigned :1;
[; ;pic18f4620.h: 1033: unsigned CMIE :1;
[; ;pic18f4620.h: 1034: unsigned OSCFIE :1;
[; ;pic18f4620.h: 1035: };
[; ;pic18f4620.h: 1036: struct {
[; ;pic18f4620.h: 1037: unsigned :2;
[; ;pic18f4620.h: 1038: unsigned LVDIE :1;
[; ;pic18f4620.h: 1039: };
[; ;pic18f4620.h: 1040: } PIE2bits @ 0xFA0;
[; ;pic18f4620.h: 1043: extern volatile unsigned char PIR2 @ 0xFA1;
"1045
[; ;pic18f4620.h: 1045: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4620.h: 1048: extern volatile union {
[; ;pic18f4620.h: 1049: struct {
[; ;pic18f4620.h: 1050: unsigned CCP2IF :1;
[; ;pic18f4620.h: 1051: unsigned TMR3IF :1;
[; ;pic18f4620.h: 1052: unsigned HLVDIF :1;
[; ;pic18f4620.h: 1053: unsigned BCLIF :1;
[; ;pic18f4620.h: 1054: unsigned EEIF :1;
[; ;pic18f4620.h: 1055: unsigned :1;
[; ;pic18f4620.h: 1056: unsigned CMIF :1;
[; ;pic18f4620.h: 1057: unsigned OSCFIF :1;
[; ;pic18f4620.h: 1058: };
[; ;pic18f4620.h: 1059: struct {
[; ;pic18f4620.h: 1060: unsigned :2;
[; ;pic18f4620.h: 1061: unsigned LVDIF :1;
[; ;pic18f4620.h: 1062: };
[; ;pic18f4620.h: 1063: } PIR2bits @ 0xFA1;
[; ;pic18f4620.h: 1066: extern volatile unsigned char IPR2 @ 0xFA2;
"1068
[; ;pic18f4620.h: 1068: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4620.h: 1071: extern volatile union {
[; ;pic18f4620.h: 1072: struct {
[; ;pic18f4620.h: 1073: unsigned CCP2IP :1;
[; ;pic18f4620.h: 1074: unsigned TMR3IP :1;
[; ;pic18f4620.h: 1075: unsigned HLVDIP :1;
[; ;pic18f4620.h: 1076: unsigned BCLIP :1;
[; ;pic18f4620.h: 1077: unsigned EEIP :1;
[; ;pic18f4620.h: 1078: unsigned :1;
[; ;pic18f4620.h: 1079: unsigned CMIP :1;
[; ;pic18f4620.h: 1080: unsigned OSCFIP :1;
[; ;pic18f4620.h: 1081: };
[; ;pic18f4620.h: 1082: struct {
[; ;pic18f4620.h: 1083: unsigned :2;
[; ;pic18f4620.h: 1084: unsigned LVDIP :1;
[; ;pic18f4620.h: 1085: };
[; ;pic18f4620.h: 1086: } IPR2bits @ 0xFA2;
[; ;pic18f4620.h: 1089: extern volatile unsigned char EECON1 @ 0xFA6;
"1091
[; ;pic18f4620.h: 1091: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4620.h: 1094: extern volatile union {
[; ;pic18f4620.h: 1095: struct {
[; ;pic18f4620.h: 1096: unsigned RD :1;
[; ;pic18f4620.h: 1097: unsigned WR :1;
[; ;pic18f4620.h: 1098: unsigned WREN :1;
[; ;pic18f4620.h: 1099: unsigned WRERR :1;
[; ;pic18f4620.h: 1100: unsigned FREE :1;
[; ;pic18f4620.h: 1101: unsigned :1;
[; ;pic18f4620.h: 1102: unsigned CFGS :1;
[; ;pic18f4620.h: 1103: unsigned EEPGD :1;
[; ;pic18f4620.h: 1104: };
[; ;pic18f4620.h: 1105: struct {
[; ;pic18f4620.h: 1106: unsigned :6;
[; ;pic18f4620.h: 1107: unsigned EEFS :1;
[; ;pic18f4620.h: 1108: };
[; ;pic18f4620.h: 1109: } EECON1bits @ 0xFA6;
[; ;pic18f4620.h: 1112: extern volatile unsigned char EECON2 @ 0xFA7;
"1114
[; ;pic18f4620.h: 1114: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4620.h: 1117: extern volatile union {
[; ;pic18f4620.h: 1118: struct {
[; ;pic18f4620.h: 1119: unsigned EECON2 :8;
[; ;pic18f4620.h: 1120: };
[; ;pic18f4620.h: 1121: } EECON2bits @ 0xFA7;
[; ;pic18f4620.h: 1124: extern volatile unsigned char EEDATA @ 0xFA8;
"1126
[; ;pic18f4620.h: 1126: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4620.h: 1129: extern volatile union {
[; ;pic18f4620.h: 1130: struct {
[; ;pic18f4620.h: 1131: unsigned EEDATA :8;
[; ;pic18f4620.h: 1132: };
[; ;pic18f4620.h: 1133: } EEDATAbits @ 0xFA8;
[; ;pic18f4620.h: 1136: extern volatile unsigned char EEADR @ 0xFA9;
"1138
[; ;pic18f4620.h: 1138: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4620.h: 1141: extern volatile union {
[; ;pic18f4620.h: 1142: struct {
[; ;pic18f4620.h: 1143: unsigned EEADR :8;
[; ;pic18f4620.h: 1144: };
[; ;pic18f4620.h: 1145: } EEADRbits @ 0xFA9;
[; ;pic18f4620.h: 1148: extern volatile unsigned char EEADRH @ 0xFAA;
"1150
[; ;pic18f4620.h: 1150: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f4620.h: 1153: extern volatile union {
[; ;pic18f4620.h: 1154: struct {
[; ;pic18f4620.h: 1155: unsigned EEADRH :2;
[; ;pic18f4620.h: 1156: };
[; ;pic18f4620.h: 1157: } EEADRHbits @ 0xFAA;
[; ;pic18f4620.h: 1160: extern volatile unsigned char RCSTA @ 0xFAB;
"1162
[; ;pic18f4620.h: 1162: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4620.h: 1165: extern volatile unsigned char RCSTA1 @ 0xFAB;
"1167
[; ;pic18f4620.h: 1167: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4620.h: 1170: extern volatile union {
[; ;pic18f4620.h: 1171: struct {
[; ;pic18f4620.h: 1172: unsigned RX9D :1;
[; ;pic18f4620.h: 1173: unsigned OERR :1;
[; ;pic18f4620.h: 1174: unsigned FERR :1;
[; ;pic18f4620.h: 1175: unsigned ADDEN :1;
[; ;pic18f4620.h: 1176: unsigned CREN :1;
[; ;pic18f4620.h: 1177: unsigned SREN :1;
[; ;pic18f4620.h: 1178: unsigned RX9 :1;
[; ;pic18f4620.h: 1179: unsigned SPEN :1;
[; ;pic18f4620.h: 1180: };
[; ;pic18f4620.h: 1181: struct {
[; ;pic18f4620.h: 1182: unsigned :3;
[; ;pic18f4620.h: 1183: unsigned ADEN :1;
[; ;pic18f4620.h: 1184: };
[; ;pic18f4620.h: 1185: struct {
[; ;pic18f4620.h: 1186: unsigned :5;
[; ;pic18f4620.h: 1187: unsigned SRENA :1;
[; ;pic18f4620.h: 1188: };
[; ;pic18f4620.h: 1189: } RCSTAbits @ 0xFAB;
[; ;pic18f4620.h: 1191: extern volatile union {
[; ;pic18f4620.h: 1192: struct {
[; ;pic18f4620.h: 1193: unsigned RX9D :1;
[; ;pic18f4620.h: 1194: unsigned OERR :1;
[; ;pic18f4620.h: 1195: unsigned FERR :1;
[; ;pic18f4620.h: 1196: unsigned ADDEN :1;
[; ;pic18f4620.h: 1197: unsigned CREN :1;
[; ;pic18f4620.h: 1198: unsigned SREN :1;
[; ;pic18f4620.h: 1199: unsigned RX9 :1;
[; ;pic18f4620.h: 1200: unsigned SPEN :1;
[; ;pic18f4620.h: 1201: };
[; ;pic18f4620.h: 1202: struct {
[; ;pic18f4620.h: 1203: unsigned :3;
[; ;pic18f4620.h: 1204: unsigned ADEN :1;
[; ;pic18f4620.h: 1205: };
[; ;pic18f4620.h: 1206: struct {
[; ;pic18f4620.h: 1207: unsigned :5;
[; ;pic18f4620.h: 1208: unsigned SRENA :1;
[; ;pic18f4620.h: 1209: };
[; ;pic18f4620.h: 1210: } RCSTA1bits @ 0xFAB;
[; ;pic18f4620.h: 1213: extern volatile unsigned char TXSTA @ 0xFAC;
"1215
[; ;pic18f4620.h: 1215: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4620.h: 1218: extern volatile unsigned char TXSTA1 @ 0xFAC;
"1220
[; ;pic18f4620.h: 1220: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4620.h: 1223: extern volatile union {
[; ;pic18f4620.h: 1224: struct {
[; ;pic18f4620.h: 1225: unsigned TX9D :1;
[; ;pic18f4620.h: 1226: unsigned TRMT :1;
[; ;pic18f4620.h: 1227: unsigned BRGH :1;
[; ;pic18f4620.h: 1228: unsigned SENDB :1;
[; ;pic18f4620.h: 1229: unsigned SYNC :1;
[; ;pic18f4620.h: 1230: unsigned TXEN :1;
[; ;pic18f4620.h: 1231: unsigned TX9 :1;
[; ;pic18f4620.h: 1232: unsigned CSRC :1;
[; ;pic18f4620.h: 1233: };
[; ;pic18f4620.h: 1234: struct {
[; ;pic18f4620.h: 1235: unsigned :2;
[; ;pic18f4620.h: 1236: unsigned BRGH1 :1;
[; ;pic18f4620.h: 1237: };
[; ;pic18f4620.h: 1238: struct {
[; ;pic18f4620.h: 1239: unsigned :7;
[; ;pic18f4620.h: 1240: unsigned CSRC1 :1;
[; ;pic18f4620.h: 1241: };
[; ;pic18f4620.h: 1242: struct {
[; ;pic18f4620.h: 1243: unsigned :3;
[; ;pic18f4620.h: 1244: unsigned SENDB1 :1;
[; ;pic18f4620.h: 1245: };
[; ;pic18f4620.h: 1246: struct {
[; ;pic18f4620.h: 1247: unsigned :4;
[; ;pic18f4620.h: 1248: unsigned SYNC1 :1;
[; ;pic18f4620.h: 1249: };
[; ;pic18f4620.h: 1250: struct {
[; ;pic18f4620.h: 1251: unsigned :1;
[; ;pic18f4620.h: 1252: unsigned TRMT1 :1;
[; ;pic18f4620.h: 1253: };
[; ;pic18f4620.h: 1254: struct {
[; ;pic18f4620.h: 1255: unsigned :6;
[; ;pic18f4620.h: 1256: unsigned TX91 :1;
[; ;pic18f4620.h: 1257: };
[; ;pic18f4620.h: 1258: struct {
[; ;pic18f4620.h: 1259: unsigned TX9D1 :1;
[; ;pic18f4620.h: 1260: };
[; ;pic18f4620.h: 1261: struct {
[; ;pic18f4620.h: 1262: unsigned :5;
[; ;pic18f4620.h: 1263: unsigned TXEN1 :1;
[; ;pic18f4620.h: 1264: };
[; ;pic18f4620.h: 1265: } TXSTAbits @ 0xFAC;
[; ;pic18f4620.h: 1267: extern volatile union {
[; ;pic18f4620.h: 1268: struct {
[; ;pic18f4620.h: 1269: unsigned TX9D :1;
[; ;pic18f4620.h: 1270: unsigned TRMT :1;
[; ;pic18f4620.h: 1271: unsigned BRGH :1;
[; ;pic18f4620.h: 1272: unsigned SENDB :1;
[; ;pic18f4620.h: 1273: unsigned SYNC :1;
[; ;pic18f4620.h: 1274: unsigned TXEN :1;
[; ;pic18f4620.h: 1275: unsigned TX9 :1;
[; ;pic18f4620.h: 1276: unsigned CSRC :1;
[; ;pic18f4620.h: 1277: };
[; ;pic18f4620.h: 1278: struct {
[; ;pic18f4620.h: 1279: unsigned :2;
[; ;pic18f4620.h: 1280: unsigned BRGH1 :1;
[; ;pic18f4620.h: 1281: };
[; ;pic18f4620.h: 1282: struct {
[; ;pic18f4620.h: 1283: unsigned :7;
[; ;pic18f4620.h: 1284: unsigned CSRC1 :1;
[; ;pic18f4620.h: 1285: };
[; ;pic18f4620.h: 1286: struct {
[; ;pic18f4620.h: 1287: unsigned :3;
[; ;pic18f4620.h: 1288: unsigned SENDB1 :1;
[; ;pic18f4620.h: 1289: };
[; ;pic18f4620.h: 1290: struct {
[; ;pic18f4620.h: 1291: unsigned :4;
[; ;pic18f4620.h: 1292: unsigned SYNC1 :1;
[; ;pic18f4620.h: 1293: };
[; ;pic18f4620.h: 1294: struct {
[; ;pic18f4620.h: 1295: unsigned :1;
[; ;pic18f4620.h: 1296: unsigned TRMT1 :1;
[; ;pic18f4620.h: 1297: };
[; ;pic18f4620.h: 1298: struct {
[; ;pic18f4620.h: 1299: unsigned :6;
[; ;pic18f4620.h: 1300: unsigned TX91 :1;
[; ;pic18f4620.h: 1301: };
[; ;pic18f4620.h: 1302: struct {
[; ;pic18f4620.h: 1303: unsigned TX9D1 :1;
[; ;pic18f4620.h: 1304: };
[; ;pic18f4620.h: 1305: struct {
[; ;pic18f4620.h: 1306: unsigned :5;
[; ;pic18f4620.h: 1307: unsigned TXEN1 :1;
[; ;pic18f4620.h: 1308: };
[; ;pic18f4620.h: 1309: } TXSTA1bits @ 0xFAC;
[; ;pic18f4620.h: 1312: extern volatile unsigned char TXREG @ 0xFAD;
"1314
[; ;pic18f4620.h: 1314: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4620.h: 1317: extern volatile unsigned char TXREG1 @ 0xFAD;
"1319
[; ;pic18f4620.h: 1319: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4620.h: 1322: extern volatile union {
[; ;pic18f4620.h: 1323: struct {
[; ;pic18f4620.h: 1324: unsigned TXREG :8;
[; ;pic18f4620.h: 1325: };
[; ;pic18f4620.h: 1326: } TXREGbits @ 0xFAD;
[; ;pic18f4620.h: 1328: extern volatile union {
[; ;pic18f4620.h: 1329: struct {
[; ;pic18f4620.h: 1330: unsigned TXREG :8;
[; ;pic18f4620.h: 1331: };
[; ;pic18f4620.h: 1332: } TXREG1bits @ 0xFAD;
[; ;pic18f4620.h: 1335: extern volatile unsigned char RCREG @ 0xFAE;
"1337
[; ;pic18f4620.h: 1337: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4620.h: 1340: extern volatile unsigned char RCREG1 @ 0xFAE;
"1342
[; ;pic18f4620.h: 1342: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4620.h: 1345: extern volatile union {
[; ;pic18f4620.h: 1346: struct {
[; ;pic18f4620.h: 1347: unsigned RCREG :8;
[; ;pic18f4620.h: 1348: };
[; ;pic18f4620.h: 1349: } RCREGbits @ 0xFAE;
[; ;pic18f4620.h: 1351: extern volatile union {
[; ;pic18f4620.h: 1352: struct {
[; ;pic18f4620.h: 1353: unsigned RCREG :8;
[; ;pic18f4620.h: 1354: };
[; ;pic18f4620.h: 1355: } RCREG1bits @ 0xFAE;
[; ;pic18f4620.h: 1358: extern volatile unsigned char SPBRG @ 0xFAF;
"1360
[; ;pic18f4620.h: 1360: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4620.h: 1363: extern volatile unsigned char SPBRG1 @ 0xFAF;
"1365
[; ;pic18f4620.h: 1365: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4620.h: 1368: extern volatile union {
[; ;pic18f4620.h: 1369: struct {
[; ;pic18f4620.h: 1370: unsigned SPBRG :8;
[; ;pic18f4620.h: 1371: };
[; ;pic18f4620.h: 1372: } SPBRGbits @ 0xFAF;
[; ;pic18f4620.h: 1374: extern volatile union {
[; ;pic18f4620.h: 1375: struct {
[; ;pic18f4620.h: 1376: unsigned SPBRG :8;
[; ;pic18f4620.h: 1377: };
[; ;pic18f4620.h: 1378: } SPBRG1bits @ 0xFAF;
[; ;pic18f4620.h: 1381: extern volatile unsigned char SPBRGH @ 0xFB0;
"1383
[; ;pic18f4620.h: 1383: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4620.h: 1386: extern volatile union {
[; ;pic18f4620.h: 1387: struct {
[; ;pic18f4620.h: 1388: unsigned SPBRGH :8;
[; ;pic18f4620.h: 1389: };
[; ;pic18f4620.h: 1390: } SPBRGHbits @ 0xFB0;
[; ;pic18f4620.h: 1393: extern volatile unsigned char T3CON @ 0xFB1;
"1395
[; ;pic18f4620.h: 1395: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4620.h: 1398: extern volatile union {
[; ;pic18f4620.h: 1399: struct {
[; ;pic18f4620.h: 1400: unsigned :2;
[; ;pic18f4620.h: 1401: unsigned NOT_T3SYNC :1;
[; ;pic18f4620.h: 1402: };
[; ;pic18f4620.h: 1403: struct {
[; ;pic18f4620.h: 1404: unsigned TMR3ON :1;
[; ;pic18f4620.h: 1405: unsigned TMR3CS :1;
[; ;pic18f4620.h: 1406: unsigned nT3SYNC :1;
[; ;pic18f4620.h: 1407: unsigned T3CCP1 :1;
[; ;pic18f4620.h: 1408: unsigned T3CKPS :2;
[; ;pic18f4620.h: 1409: unsigned T3CCP2 :1;
[; ;pic18f4620.h: 1410: unsigned RD16 :1;
[; ;pic18f4620.h: 1411: };
[; ;pic18f4620.h: 1412: struct {
[; ;pic18f4620.h: 1413: unsigned :2;
[; ;pic18f4620.h: 1414: unsigned T3SYNC :1;
[; ;pic18f4620.h: 1415: unsigned :1;
[; ;pic18f4620.h: 1416: unsigned T3CKPS0 :1;
[; ;pic18f4620.h: 1417: unsigned T3CKPS1 :1;
[; ;pic18f4620.h: 1418: };
[; ;pic18f4620.h: 1419: struct {
[; ;pic18f4620.h: 1420: unsigned :7;
[; ;pic18f4620.h: 1421: unsigned RD163 :1;
[; ;pic18f4620.h: 1422: };
[; ;pic18f4620.h: 1423: struct {
[; ;pic18f4620.h: 1424: unsigned :3;
[; ;pic18f4620.h: 1425: unsigned SOSCEN3 :1;
[; ;pic18f4620.h: 1426: };
[; ;pic18f4620.h: 1427: struct {
[; ;pic18f4620.h: 1428: unsigned :7;
[; ;pic18f4620.h: 1429: unsigned T3RD16 :1;
[; ;pic18f4620.h: 1430: };
[; ;pic18f4620.h: 1431: } T3CONbits @ 0xFB1;
[; ;pic18f4620.h: 1434: extern volatile unsigned short TMR3 @ 0xFB2;
"1436
[; ;pic18f4620.h: 1436: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4620.h: 1439: extern volatile union {
[; ;pic18f4620.h: 1440: struct {
[; ;pic18f4620.h: 1441: unsigned TMR3 :16;
[; ;pic18f4620.h: 1442: };
[; ;pic18f4620.h: 1443: } TMR3bits @ 0xFB2;
[; ;pic18f4620.h: 1446: extern volatile unsigned char TMR3L @ 0xFB2;
"1448
[; ;pic18f4620.h: 1448: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4620.h: 1451: extern volatile union {
[; ;pic18f4620.h: 1452: struct {
[; ;pic18f4620.h: 1453: unsigned TMR3L :8;
[; ;pic18f4620.h: 1454: };
[; ;pic18f4620.h: 1455: } TMR3Lbits @ 0xFB2;
[; ;pic18f4620.h: 1458: extern volatile unsigned char TMR3H @ 0xFB3;
"1460
[; ;pic18f4620.h: 1460: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4620.h: 1463: extern volatile union {
[; ;pic18f4620.h: 1464: struct {
[; ;pic18f4620.h: 1465: unsigned TMR3H :8;
[; ;pic18f4620.h: 1466: };
[; ;pic18f4620.h: 1467: } TMR3Hbits @ 0xFB3;
[; ;pic18f4620.h: 1470: extern volatile unsigned char CMCON @ 0xFB4;
"1472
[; ;pic18f4620.h: 1472: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4620.h: 1475: extern volatile union {
[; ;pic18f4620.h: 1476: struct {
[; ;pic18f4620.h: 1477: unsigned CM :3;
[; ;pic18f4620.h: 1478: unsigned CIS :1;
[; ;pic18f4620.h: 1479: unsigned C1INV :1;
[; ;pic18f4620.h: 1480: unsigned C2INV :1;
[; ;pic18f4620.h: 1481: unsigned C1OUT :1;
[; ;pic18f4620.h: 1482: unsigned C2OUT :1;
[; ;pic18f4620.h: 1483: };
[; ;pic18f4620.h: 1484: struct {
[; ;pic18f4620.h: 1485: unsigned CM0 :1;
[; ;pic18f4620.h: 1486: unsigned CM1 :1;
[; ;pic18f4620.h: 1487: unsigned CM2 :1;
[; ;pic18f4620.h: 1488: };
[; ;pic18f4620.h: 1489: struct {
[; ;pic18f4620.h: 1490: unsigned CMEN0 :1;
[; ;pic18f4620.h: 1491: };
[; ;pic18f4620.h: 1492: struct {
[; ;pic18f4620.h: 1493: unsigned :1;
[; ;pic18f4620.h: 1494: unsigned CMEN1 :1;
[; ;pic18f4620.h: 1495: };
[; ;pic18f4620.h: 1496: struct {
[; ;pic18f4620.h: 1497: unsigned :2;
[; ;pic18f4620.h: 1498: unsigned CMEN2 :1;
[; ;pic18f4620.h: 1499: };
[; ;pic18f4620.h: 1500: } CMCONbits @ 0xFB4;
[; ;pic18f4620.h: 1503: extern volatile unsigned char CVRCON @ 0xFB5;
"1505
[; ;pic18f4620.h: 1505: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4620.h: 1508: extern volatile union {
[; ;pic18f4620.h: 1509: struct {
[; ;pic18f4620.h: 1510: unsigned CVR :4;
[; ;pic18f4620.h: 1511: unsigned CVRSS :1;
[; ;pic18f4620.h: 1512: unsigned CVRR :1;
[; ;pic18f4620.h: 1513: unsigned CVROE :1;
[; ;pic18f4620.h: 1514: unsigned CVREN :1;
[; ;pic18f4620.h: 1515: };
[; ;pic18f4620.h: 1516: struct {
[; ;pic18f4620.h: 1517: unsigned CVR0 :1;
[; ;pic18f4620.h: 1518: unsigned CVR1 :1;
[; ;pic18f4620.h: 1519: unsigned CVR2 :1;
[; ;pic18f4620.h: 1520: unsigned CVR3 :1;
[; ;pic18f4620.h: 1521: };
[; ;pic18f4620.h: 1522: struct {
[; ;pic18f4620.h: 1523: unsigned :6;
[; ;pic18f4620.h: 1524: unsigned CVROEN :1;
[; ;pic18f4620.h: 1525: };
[; ;pic18f4620.h: 1526: } CVRCONbits @ 0xFB5;
[; ;pic18f4620.h: 1529: extern volatile unsigned char ECCP1AS @ 0xFB6;
"1531
[; ;pic18f4620.h: 1531: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4620.h: 1534: extern volatile union {
[; ;pic18f4620.h: 1535: struct {
[; ;pic18f4620.h: 1536: unsigned PSSBD :2;
[; ;pic18f4620.h: 1537: unsigned PSSAC :2;
[; ;pic18f4620.h: 1538: unsigned ECCPAS :3;
[; ;pic18f4620.h: 1539: unsigned ECCPASE :1;
[; ;pic18f4620.h: 1540: };
[; ;pic18f4620.h: 1541: struct {
[; ;pic18f4620.h: 1542: unsigned PSSBD0 :1;
[; ;pic18f4620.h: 1543: unsigned PSSBD1 :1;
[; ;pic18f4620.h: 1544: unsigned PSSAC0 :1;
[; ;pic18f4620.h: 1545: unsigned PSSAC1 :1;
[; ;pic18f4620.h: 1546: unsigned ECCPAS0 :1;
[; ;pic18f4620.h: 1547: unsigned ECCPAS1 :1;
[; ;pic18f4620.h: 1548: unsigned ECCPAS2 :1;
[; ;pic18f4620.h: 1549: };
[; ;pic18f4620.h: 1550: } ECCP1ASbits @ 0xFB6;
[; ;pic18f4620.h: 1553: extern volatile unsigned char PWM1CON @ 0xFB7;
"1555
[; ;pic18f4620.h: 1555: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4620.h: 1558: extern volatile union {
[; ;pic18f4620.h: 1559: struct {
[; ;pic18f4620.h: 1560: unsigned PDC :7;
[; ;pic18f4620.h: 1561: unsigned PRSEN :1;
[; ;pic18f4620.h: 1562: };
[; ;pic18f4620.h: 1563: struct {
[; ;pic18f4620.h: 1564: unsigned PDC0 :1;
[; ;pic18f4620.h: 1565: unsigned PDC1 :1;
[; ;pic18f4620.h: 1566: unsigned PDC2 :1;
[; ;pic18f4620.h: 1567: unsigned PDC3 :1;
[; ;pic18f4620.h: 1568: unsigned PDC4 :1;
[; ;pic18f4620.h: 1569: unsigned PDC5 :1;
[; ;pic18f4620.h: 1570: unsigned PDC6 :1;
[; ;pic18f4620.h: 1571: };
[; ;pic18f4620.h: 1572: } PWM1CONbits @ 0xFB7;
[; ;pic18f4620.h: 1575: extern volatile unsigned char BAUDCON @ 0xFB8;
"1577
[; ;pic18f4620.h: 1577: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4620.h: 1580: extern volatile unsigned char BAUDCTL @ 0xFB8;
"1582
[; ;pic18f4620.h: 1582: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4620.h: 1585: extern volatile union {
[; ;pic18f4620.h: 1586: struct {
[; ;pic18f4620.h: 1587: unsigned ABDEN :1;
[; ;pic18f4620.h: 1588: unsigned WUE :1;
[; ;pic18f4620.h: 1589: unsigned :1;
[; ;pic18f4620.h: 1590: unsigned BRG16 :1;
[; ;pic18f4620.h: 1591: unsigned TXCKP :1;
[; ;pic18f4620.h: 1592: unsigned RXDTP :1;
[; ;pic18f4620.h: 1593: unsigned RCIDL :1;
[; ;pic18f4620.h: 1594: unsigned ABDOVF :1;
[; ;pic18f4620.h: 1595: };
[; ;pic18f4620.h: 1596: struct {
[; ;pic18f4620.h: 1597: unsigned :4;
[; ;pic18f4620.h: 1598: unsigned SCKP :1;
[; ;pic18f4620.h: 1599: unsigned RXCKP :1;
[; ;pic18f4620.h: 1600: unsigned RCMT :1;
[; ;pic18f4620.h: 1601: };
[; ;pic18f4620.h: 1602: struct {
[; ;pic18f4620.h: 1603: unsigned :1;
[; ;pic18f4620.h: 1604: unsigned W4E :1;
[; ;pic18f4620.h: 1605: };
[; ;pic18f4620.h: 1606: } BAUDCONbits @ 0xFB8;
[; ;pic18f4620.h: 1608: extern volatile union {
[; ;pic18f4620.h: 1609: struct {
[; ;pic18f4620.h: 1610: unsigned ABDEN :1;
[; ;pic18f4620.h: 1611: unsigned WUE :1;
[; ;pic18f4620.h: 1612: unsigned :1;
[; ;pic18f4620.h: 1613: unsigned BRG16 :1;
[; ;pic18f4620.h: 1614: unsigned TXCKP :1;
[; ;pic18f4620.h: 1615: unsigned RXDTP :1;
[; ;pic18f4620.h: 1616: unsigned RCIDL :1;
[; ;pic18f4620.h: 1617: unsigned ABDOVF :1;
[; ;pic18f4620.h: 1618: };
[; ;pic18f4620.h: 1619: struct {
[; ;pic18f4620.h: 1620: unsigned :4;
[; ;pic18f4620.h: 1621: unsigned SCKP :1;
[; ;pic18f4620.h: 1622: unsigned RXCKP :1;
[; ;pic18f4620.h: 1623: unsigned RCMT :1;
[; ;pic18f4620.h: 1624: };
[; ;pic18f4620.h: 1625: struct {
[; ;pic18f4620.h: 1626: unsigned :1;
[; ;pic18f4620.h: 1627: unsigned W4E :1;
[; ;pic18f4620.h: 1628: };
[; ;pic18f4620.h: 1629: } BAUDCTLbits @ 0xFB8;
[; ;pic18f4620.h: 1632: extern volatile unsigned char CCP2CON @ 0xFBA;
"1634
[; ;pic18f4620.h: 1634: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4620.h: 1637: extern volatile union {
[; ;pic18f4620.h: 1638: struct {
[; ;pic18f4620.h: 1639: unsigned CCP2M :4;
[; ;pic18f4620.h: 1640: unsigned DC2B :2;
[; ;pic18f4620.h: 1641: };
[; ;pic18f4620.h: 1642: struct {
[; ;pic18f4620.h: 1643: unsigned CCP2M0 :1;
[; ;pic18f4620.h: 1644: unsigned CCP2M1 :1;
[; ;pic18f4620.h: 1645: unsigned CCP2M2 :1;
[; ;pic18f4620.h: 1646: unsigned CCP2M3 :1;
[; ;pic18f4620.h: 1647: unsigned CCP2Y :1;
[; ;pic18f4620.h: 1648: unsigned CCP2X :1;
[; ;pic18f4620.h: 1649: };
[; ;pic18f4620.h: 1650: struct {
[; ;pic18f4620.h: 1651: unsigned :4;
[; ;pic18f4620.h: 1652: unsigned DC2B0 :1;
[; ;pic18f4620.h: 1653: unsigned DC2B1 :1;
[; ;pic18f4620.h: 1654: };
[; ;pic18f4620.h: 1655: } CCP2CONbits @ 0xFBA;
[; ;pic18f4620.h: 1658: extern volatile unsigned short CCPR2 @ 0xFBB;
"1660
[; ;pic18f4620.h: 1660: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4620.h: 1663: extern volatile union {
[; ;pic18f4620.h: 1664: struct {
[; ;pic18f4620.h: 1665: unsigned CCPR2 :16;
[; ;pic18f4620.h: 1666: };
[; ;pic18f4620.h: 1667: } CCPR2bits @ 0xFBB;
[; ;pic18f4620.h: 1670: extern volatile unsigned char CCPR2L @ 0xFBB;
"1672
[; ;pic18f4620.h: 1672: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4620.h: 1675: extern volatile union {
[; ;pic18f4620.h: 1676: struct {
[; ;pic18f4620.h: 1677: unsigned CCPR2L :8;
[; ;pic18f4620.h: 1678: };
[; ;pic18f4620.h: 1679: } CCPR2Lbits @ 0xFBB;
[; ;pic18f4620.h: 1682: extern volatile unsigned char CCPR2H @ 0xFBC;
"1684
[; ;pic18f4620.h: 1684: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4620.h: 1687: extern volatile union {
[; ;pic18f4620.h: 1688: struct {
[; ;pic18f4620.h: 1689: unsigned CCPR2H :8;
[; ;pic18f4620.h: 1690: };
[; ;pic18f4620.h: 1691: } CCPR2Hbits @ 0xFBC;
[; ;pic18f4620.h: 1694: extern volatile unsigned char CCP1CON @ 0xFBD;
"1696
[; ;pic18f4620.h: 1696: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4620.h: 1699: extern volatile union {
[; ;pic18f4620.h: 1700: struct {
[; ;pic18f4620.h: 1701: unsigned CCP1M :4;
[; ;pic18f4620.h: 1702: unsigned DC1B :2;
[; ;pic18f4620.h: 1703: unsigned P1M :2;
[; ;pic18f4620.h: 1704: };
[; ;pic18f4620.h: 1705: struct {
[; ;pic18f4620.h: 1706: unsigned CCP1M0 :1;
[; ;pic18f4620.h: 1707: unsigned CCP1M1 :1;
[; ;pic18f4620.h: 1708: unsigned CCP1M2 :1;
[; ;pic18f4620.h: 1709: unsigned CCP1M3 :1;
[; ;pic18f4620.h: 1710: unsigned CCP1Y :1;
[; ;pic18f4620.h: 1711: unsigned CCP1X :1;
[; ;pic18f4620.h: 1712: unsigned P1M0 :1;
[; ;pic18f4620.h: 1713: unsigned P1M1 :1;
[; ;pic18f4620.h: 1714: };
[; ;pic18f4620.h: 1715: struct {
[; ;pic18f4620.h: 1716: unsigned :4;
[; ;pic18f4620.h: 1717: unsigned DC1B0 :1;
[; ;pic18f4620.h: 1718: unsigned DC1B1 :1;
[; ;pic18f4620.h: 1719: };
[; ;pic18f4620.h: 1720: } CCP1CONbits @ 0xFBD;
[; ;pic18f4620.h: 1723: extern volatile unsigned short CCPR1 @ 0xFBE;
"1725
[; ;pic18f4620.h: 1725: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4620.h: 1728: extern volatile union {
[; ;pic18f4620.h: 1729: struct {
[; ;pic18f4620.h: 1730: unsigned CCPR1 :16;
[; ;pic18f4620.h: 1731: };
[; ;pic18f4620.h: 1732: } CCPR1bits @ 0xFBE;
[; ;pic18f4620.h: 1735: extern volatile unsigned char CCPR1L @ 0xFBE;
"1737
[; ;pic18f4620.h: 1737: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4620.h: 1740: extern volatile union {
[; ;pic18f4620.h: 1741: struct {
[; ;pic18f4620.h: 1742: unsigned CCPR1L :8;
[; ;pic18f4620.h: 1743: };
[; ;pic18f4620.h: 1744: } CCPR1Lbits @ 0xFBE;
[; ;pic18f4620.h: 1747: extern volatile unsigned char CCPR1H @ 0xFBF;
"1749
[; ;pic18f4620.h: 1749: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4620.h: 1752: extern volatile union {
[; ;pic18f4620.h: 1753: struct {
[; ;pic18f4620.h: 1754: unsigned CCPR1H :8;
[; ;pic18f4620.h: 1755: };
[; ;pic18f4620.h: 1756: } CCPR1Hbits @ 0xFBF;
[; ;pic18f4620.h: 1759: extern volatile unsigned char ADCON2 @ 0xFC0;
"1761
[; ;pic18f4620.h: 1761: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4620.h: 1764: extern volatile union {
[; ;pic18f4620.h: 1765: struct {
[; ;pic18f4620.h: 1766: unsigned ADCS :3;
[; ;pic18f4620.h: 1767: unsigned ACQT :3;
[; ;pic18f4620.h: 1768: unsigned :1;
[; ;pic18f4620.h: 1769: unsigned ADFM :1;
[; ;pic18f4620.h: 1770: };
[; ;pic18f4620.h: 1771: struct {
[; ;pic18f4620.h: 1772: unsigned ADCS0 :1;
[; ;pic18f4620.h: 1773: unsigned ADCS1 :1;
[; ;pic18f4620.h: 1774: unsigned ADCS2 :1;
[; ;pic18f4620.h: 1775: unsigned ACQT0 :1;
[; ;pic18f4620.h: 1776: unsigned ACQT1 :1;
[; ;pic18f4620.h: 1777: unsigned ACQT2 :1;
[; ;pic18f4620.h: 1778: };
[; ;pic18f4620.h: 1779: } ADCON2bits @ 0xFC0;
[; ;pic18f4620.h: 1782: extern volatile unsigned char ADCON1 @ 0xFC1;
"1784
[; ;pic18f4620.h: 1784: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4620.h: 1787: extern volatile union {
[; ;pic18f4620.h: 1788: struct {
[; ;pic18f4620.h: 1789: unsigned PCFG :4;
[; ;pic18f4620.h: 1790: unsigned VCFG :2;
[; ;pic18f4620.h: 1791: };
[; ;pic18f4620.h: 1792: struct {
[; ;pic18f4620.h: 1793: unsigned PCFG0 :1;
[; ;pic18f4620.h: 1794: unsigned PCFG1 :1;
[; ;pic18f4620.h: 1795: unsigned PCFG2 :1;
[; ;pic18f4620.h: 1796: unsigned PCFG3 :1;
[; ;pic18f4620.h: 1797: unsigned VCFG0 :1;
[; ;pic18f4620.h: 1798: unsigned VCFG1 :1;
[; ;pic18f4620.h: 1799: };
[; ;pic18f4620.h: 1800: struct {
[; ;pic18f4620.h: 1801: unsigned :3;
[; ;pic18f4620.h: 1802: unsigned CHSN3 :1;
[; ;pic18f4620.h: 1803: };
[; ;pic18f4620.h: 1804: struct {
[; ;pic18f4620.h: 1805: unsigned :4;
[; ;pic18f4620.h: 1806: unsigned VCFG01 :1;
[; ;pic18f4620.h: 1807: };
[; ;pic18f4620.h: 1808: struct {
[; ;pic18f4620.h: 1809: unsigned :5;
[; ;pic18f4620.h: 1810: unsigned VCFG11 :1;
[; ;pic18f4620.h: 1811: };
[; ;pic18f4620.h: 1812: } ADCON1bits @ 0xFC1;
[; ;pic18f4620.h: 1815: extern volatile unsigned char ADCON0 @ 0xFC2;
"1817
[; ;pic18f4620.h: 1817: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4620.h: 1820: extern volatile union {
[; ;pic18f4620.h: 1821: struct {
[; ;pic18f4620.h: 1822: unsigned :1;
[; ;pic18f4620.h: 1823: unsigned GO_NOT_DONE :1;
[; ;pic18f4620.h: 1824: };
[; ;pic18f4620.h: 1825: struct {
[; ;pic18f4620.h: 1826: unsigned ADON :1;
[; ;pic18f4620.h: 1827: unsigned GO_nDONE :1;
[; ;pic18f4620.h: 1828: unsigned CHS :4;
[; ;pic18f4620.h: 1829: };
[; ;pic18f4620.h: 1830: struct {
[; ;pic18f4620.h: 1831: unsigned :1;
[; ;pic18f4620.h: 1832: unsigned GO_NOT_DONE :1;
[; ;pic18f4620.h: 1833: };
[; ;pic18f4620.h: 1834: struct {
[; ;pic18f4620.h: 1835: unsigned ADON :1;
[; ;pic18f4620.h: 1836: unsigned GO_nDONE :1;
[; ;pic18f4620.h: 1837: unsigned CHS :4;
[; ;pic18f4620.h: 1838: };
[; ;pic18f4620.h: 1839: struct {
[; ;pic18f4620.h: 1840: unsigned :1;
[; ;pic18f4620.h: 1841: unsigned GO :1;
[; ;pic18f4620.h: 1842: unsigned CHS0 :1;
[; ;pic18f4620.h: 1843: unsigned CHS1 :1;
[; ;pic18f4620.h: 1844: unsigned CHS2 :1;
[; ;pic18f4620.h: 1845: unsigned CHS3 :1;
[; ;pic18f4620.h: 1846: };
[; ;pic18f4620.h: 1847: struct {
[; ;pic18f4620.h: 1848: unsigned :1;
[; ;pic18f4620.h: 1849: unsigned DONE :1;
[; ;pic18f4620.h: 1850: };
[; ;pic18f4620.h: 1851: struct {
[; ;pic18f4620.h: 1852: unsigned :1;
[; ;pic18f4620.h: 1853: unsigned NOT_DONE :1;
[; ;pic18f4620.h: 1854: };
[; ;pic18f4620.h: 1855: struct {
[; ;pic18f4620.h: 1856: unsigned :1;
[; ;pic18f4620.h: 1857: unsigned nDONE :1;
[; ;pic18f4620.h: 1858: };
[; ;pic18f4620.h: 1859: struct {
[; ;pic18f4620.h: 1860: unsigned :1;
[; ;pic18f4620.h: 1861: unsigned GO_DONE :1;
[; ;pic18f4620.h: 1862: };
[; ;pic18f4620.h: 1863: struct {
[; ;pic18f4620.h: 1864: unsigned :1;
[; ;pic18f4620.h: 1865: unsigned GODONE :1;
[; ;pic18f4620.h: 1866: };
[; ;pic18f4620.h: 1867: } ADCON0bits @ 0xFC2;
[; ;pic18f4620.h: 1870: extern volatile unsigned short ADRES @ 0xFC3;
"1872
[; ;pic18f4620.h: 1872: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4620.h: 1875: extern volatile union {
[; ;pic18f4620.h: 1876: struct {
[; ;pic18f4620.h: 1877: unsigned ADRES :16;
[; ;pic18f4620.h: 1878: };
[; ;pic18f4620.h: 1879: } ADRESbits @ 0xFC3;
[; ;pic18f4620.h: 1882: extern volatile unsigned char ADRESL @ 0xFC3;
"1884
[; ;pic18f4620.h: 1884: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4620.h: 1887: extern volatile union {
[; ;pic18f4620.h: 1888: struct {
[; ;pic18f4620.h: 1889: unsigned ADRESL :8;
[; ;pic18f4620.h: 1890: };
[; ;pic18f4620.h: 1891: } ADRESLbits @ 0xFC3;
[; ;pic18f4620.h: 1894: extern volatile unsigned char ADRESH @ 0xFC4;
"1896
[; ;pic18f4620.h: 1896: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4620.h: 1899: extern volatile union {
[; ;pic18f4620.h: 1900: struct {
[; ;pic18f4620.h: 1901: unsigned ADRESH :8;
[; ;pic18f4620.h: 1902: };
[; ;pic18f4620.h: 1903: } ADRESHbits @ 0xFC4;
[; ;pic18f4620.h: 1906: extern volatile unsigned char SSPCON2 @ 0xFC5;
"1908
[; ;pic18f4620.h: 1908: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4620.h: 1911: extern volatile union {
[; ;pic18f4620.h: 1912: struct {
[; ;pic18f4620.h: 1913: unsigned SEN :1;
[; ;pic18f4620.h: 1914: unsigned RSEN :1;
[; ;pic18f4620.h: 1915: unsigned PEN :1;
[; ;pic18f4620.h: 1916: unsigned RCEN :1;
[; ;pic18f4620.h: 1917: unsigned ACKEN :1;
[; ;pic18f4620.h: 1918: unsigned ACKDT :1;
[; ;pic18f4620.h: 1919: unsigned ACKSTAT :1;
[; ;pic18f4620.h: 1920: unsigned GCEN :1;
[; ;pic18f4620.h: 1921: };
[; ;pic18f4620.h: 1922: } SSPCON2bits @ 0xFC5;
[; ;pic18f4620.h: 1925: extern volatile unsigned char SSPCON1 @ 0xFC6;
"1927
[; ;pic18f4620.h: 1927: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4620.h: 1930: extern volatile union {
[; ;pic18f4620.h: 1931: struct {
[; ;pic18f4620.h: 1932: unsigned SSPM :4;
[; ;pic18f4620.h: 1933: unsigned CKP :1;
[; ;pic18f4620.h: 1934: unsigned SSPEN :1;
[; ;pic18f4620.h: 1935: unsigned SSPOV :1;
[; ;pic18f4620.h: 1936: unsigned WCOL :1;
[; ;pic18f4620.h: 1937: };
[; ;pic18f4620.h: 1938: struct {
[; ;pic18f4620.h: 1939: unsigned SSPM0 :1;
[; ;pic18f4620.h: 1940: unsigned SSPM1 :1;
[; ;pic18f4620.h: 1941: unsigned SSPM2 :1;
[; ;pic18f4620.h: 1942: unsigned SSPM3 :1;
[; ;pic18f4620.h: 1943: };
[; ;pic18f4620.h: 1944: } SSPCON1bits @ 0xFC6;
[; ;pic18f4620.h: 1947: extern volatile unsigned char SSPSTAT @ 0xFC7;
"1949
[; ;pic18f4620.h: 1949: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4620.h: 1952: extern volatile union {
[; ;pic18f4620.h: 1953: struct {
[; ;pic18f4620.h: 1954: unsigned :2;
[; ;pic18f4620.h: 1955: unsigned R_NOT_W :1;
[; ;pic18f4620.h: 1956: };
[; ;pic18f4620.h: 1957: struct {
[; ;pic18f4620.h: 1958: unsigned :5;
[; ;pic18f4620.h: 1959: unsigned D_NOT_A :1;
[; ;pic18f4620.h: 1960: };
[; ;pic18f4620.h: 1961: struct {
[; ;pic18f4620.h: 1962: unsigned BF :1;
[; ;pic18f4620.h: 1963: unsigned UA :1;
[; ;pic18f4620.h: 1964: unsigned R_nW :1;
[; ;pic18f4620.h: 1965: unsigned S :1;
[; ;pic18f4620.h: 1966: unsigned P :1;
[; ;pic18f4620.h: 1967: unsigned D_nA :1;
[; ;pic18f4620.h: 1968: unsigned CKE :1;
[; ;pic18f4620.h: 1969: unsigned SMP :1;
[; ;pic18f4620.h: 1970: };
[; ;pic18f4620.h: 1971: struct {
[; ;pic18f4620.h: 1972: unsigned :2;
[; ;pic18f4620.h: 1973: unsigned R_NOT_W :1;
[; ;pic18f4620.h: 1974: };
[; ;pic18f4620.h: 1975: struct {
[; ;pic18f4620.h: 1976: unsigned :5;
[; ;pic18f4620.h: 1977: unsigned D_NOT_A :1;
[; ;pic18f4620.h: 1978: };
[; ;pic18f4620.h: 1979: struct {
[; ;pic18f4620.h: 1980: unsigned BF :1;
[; ;pic18f4620.h: 1981: unsigned UA :1;
[; ;pic18f4620.h: 1982: unsigned R_nW :1;
[; ;pic18f4620.h: 1983: unsigned S :1;
[; ;pic18f4620.h: 1984: unsigned P :1;
[; ;pic18f4620.h: 1985: unsigned D_nA :1;
[; ;pic18f4620.h: 1986: unsigned CKE :1;
[; ;pic18f4620.h: 1987: unsigned SMP :1;
[; ;pic18f4620.h: 1988: };
[; ;pic18f4620.h: 1989: struct {
[; ;pic18f4620.h: 1990: unsigned :2;
[; ;pic18f4620.h: 1991: unsigned R :1;
[; ;pic18f4620.h: 1992: unsigned :2;
[; ;pic18f4620.h: 1993: unsigned D :1;
[; ;pic18f4620.h: 1994: };
[; ;pic18f4620.h: 1995: struct {
[; ;pic18f4620.h: 1996: unsigned :2;
[; ;pic18f4620.h: 1997: unsigned W :1;
[; ;pic18f4620.h: 1998: unsigned :2;
[; ;pic18f4620.h: 1999: unsigned A :1;
[; ;pic18f4620.h: 2000: };
[; ;pic18f4620.h: 2001: struct {
[; ;pic18f4620.h: 2002: unsigned :2;
[; ;pic18f4620.h: 2003: unsigned nW :1;
[; ;pic18f4620.h: 2004: unsigned :2;
[; ;pic18f4620.h: 2005: unsigned nA :1;
[; ;pic18f4620.h: 2006: };
[; ;pic18f4620.h: 2007: struct {
[; ;pic18f4620.h: 2008: unsigned :2;
[; ;pic18f4620.h: 2009: unsigned R_W :1;
[; ;pic18f4620.h: 2010: unsigned :2;
[; ;pic18f4620.h: 2011: unsigned D_A :1;
[; ;pic18f4620.h: 2012: };
[; ;pic18f4620.h: 2013: struct {
[; ;pic18f4620.h: 2014: unsigned :2;
[; ;pic18f4620.h: 2015: unsigned NOT_WRITE :1;
[; ;pic18f4620.h: 2016: };
[; ;pic18f4620.h: 2017: struct {
[; ;pic18f4620.h: 2018: unsigned :5;
[; ;pic18f4620.h: 2019: unsigned NOT_ADDRESS :1;
[; ;pic18f4620.h: 2020: };
[; ;pic18f4620.h: 2021: struct {
[; ;pic18f4620.h: 2022: unsigned :2;
[; ;pic18f4620.h: 2023: unsigned nWRITE :1;
[; ;pic18f4620.h: 2024: unsigned :2;
[; ;pic18f4620.h: 2025: unsigned nADDRESS :1;
[; ;pic18f4620.h: 2026: };
[; ;pic18f4620.h: 2027: struct {
[; ;pic18f4620.h: 2028: unsigned :5;
[; ;pic18f4620.h: 2029: unsigned DA :1;
[; ;pic18f4620.h: 2030: };
[; ;pic18f4620.h: 2031: struct {
[; ;pic18f4620.h: 2032: unsigned :2;
[; ;pic18f4620.h: 2033: unsigned RW :1;
[; ;pic18f4620.h: 2034: };
[; ;pic18f4620.h: 2035: struct {
[; ;pic18f4620.h: 2036: unsigned :3;
[; ;pic18f4620.h: 2037: unsigned START :1;
[; ;pic18f4620.h: 2038: };
[; ;pic18f4620.h: 2039: struct {
[; ;pic18f4620.h: 2040: unsigned :4;
[; ;pic18f4620.h: 2041: unsigned STOP :1;
[; ;pic18f4620.h: 2042: };
[; ;pic18f4620.h: 2043: struct {
[; ;pic18f4620.h: 2044: unsigned :2;
[; ;pic18f4620.h: 2045: unsigned NOT_W :1;
[; ;pic18f4620.h: 2046: };
[; ;pic18f4620.h: 2047: struct {
[; ;pic18f4620.h: 2048: unsigned :5;
[; ;pic18f4620.h: 2049: unsigned NOT_A :1;
[; ;pic18f4620.h: 2050: };
[; ;pic18f4620.h: 2051: } SSPSTATbits @ 0xFC7;
[; ;pic18f4620.h: 2054: extern volatile unsigned char SSPADD @ 0xFC8;
"2056
[; ;pic18f4620.h: 2056: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4620.h: 2059: extern volatile union {
[; ;pic18f4620.h: 2060: struct {
[; ;pic18f4620.h: 2061: unsigned SSPADD :8;
[; ;pic18f4620.h: 2062: };
[; ;pic18f4620.h: 2063: } SSPADDbits @ 0xFC8;
[; ;pic18f4620.h: 2066: extern volatile unsigned char SSPBUF @ 0xFC9;
"2068
[; ;pic18f4620.h: 2068: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4620.h: 2071: extern volatile union {
[; ;pic18f4620.h: 2072: struct {
[; ;pic18f4620.h: 2073: unsigned SSPBUF :8;
[; ;pic18f4620.h: 2074: };
[; ;pic18f4620.h: 2075: } SSPBUFbits @ 0xFC9;
[; ;pic18f4620.h: 2078: extern volatile unsigned char T2CON @ 0xFCA;
"2080
[; ;pic18f4620.h: 2080: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4620.h: 2083: extern volatile union {
[; ;pic18f4620.h: 2084: struct {
[; ;pic18f4620.h: 2085: unsigned T2CKPS :2;
[; ;pic18f4620.h: 2086: unsigned TMR2ON :1;
[; ;pic18f4620.h: 2087: unsigned TOUTPS :4;
[; ;pic18f4620.h: 2088: };
[; ;pic18f4620.h: 2089: struct {
[; ;pic18f4620.h: 2090: unsigned T2CKPS0 :1;
[; ;pic18f4620.h: 2091: unsigned T2CKPS1 :1;
[; ;pic18f4620.h: 2092: unsigned :1;
[; ;pic18f4620.h: 2093: unsigned T2OUTPS0 :1;
[; ;pic18f4620.h: 2094: unsigned T2OUTPS1 :1;
[; ;pic18f4620.h: 2095: unsigned T2OUTPS2 :1;
[; ;pic18f4620.h: 2096: unsigned T2OUTPS3 :1;
[; ;pic18f4620.h: 2097: };
[; ;pic18f4620.h: 2098: } T2CONbits @ 0xFCA;
[; ;pic18f4620.h: 2101: extern volatile unsigned char PR2 @ 0xFCB;
"2103
[; ;pic18f4620.h: 2103: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4620.h: 2106: extern volatile unsigned char MEMCON @ 0xFCB;
"2108
[; ;pic18f4620.h: 2108: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4620.h: 2111: extern volatile union {
[; ;pic18f4620.h: 2112: struct {
[; ;pic18f4620.h: 2113: unsigned PR2 :8;
[; ;pic18f4620.h: 2114: };
[; ;pic18f4620.h: 2115: } PR2bits @ 0xFCB;
[; ;pic18f4620.h: 2117: extern volatile union {
[; ;pic18f4620.h: 2118: struct {
[; ;pic18f4620.h: 2119: unsigned PR2 :8;
[; ;pic18f4620.h: 2120: };
[; ;pic18f4620.h: 2121: } MEMCONbits @ 0xFCB;
[; ;pic18f4620.h: 2124: extern volatile unsigned char TMR2 @ 0xFCC;
"2126
[; ;pic18f4620.h: 2126: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4620.h: 2129: extern volatile union {
[; ;pic18f4620.h: 2130: struct {
[; ;pic18f4620.h: 2131: unsigned TMR2 :8;
[; ;pic18f4620.h: 2132: };
[; ;pic18f4620.h: 2133: } TMR2bits @ 0xFCC;
[; ;pic18f4620.h: 2136: extern volatile unsigned char T1CON @ 0xFCD;
"2138
[; ;pic18f4620.h: 2138: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4620.h: 2141: extern volatile union {
[; ;pic18f4620.h: 2142: struct {
[; ;pic18f4620.h: 2143: unsigned :2;
[; ;pic18f4620.h: 2144: unsigned NOT_T1SYNC :1;
[; ;pic18f4620.h: 2145: };
[; ;pic18f4620.h: 2146: struct {
[; ;pic18f4620.h: 2147: unsigned TMR1ON :1;
[; ;pic18f4620.h: 2148: unsigned TMR1CS :1;
[; ;pic18f4620.h: 2149: unsigned nT1SYNC :1;
[; ;pic18f4620.h: 2150: unsigned T1OSCEN :1;
[; ;pic18f4620.h: 2151: unsigned T1CKPS :2;
[; ;pic18f4620.h: 2152: unsigned T1RUN :1;
[; ;pic18f4620.h: 2153: unsigned RD16 :1;
[; ;pic18f4620.h: 2154: };
[; ;pic18f4620.h: 2155: struct {
[; ;pic18f4620.h: 2156: unsigned :2;
[; ;pic18f4620.h: 2157: unsigned T1SYNC :1;
[; ;pic18f4620.h: 2158: unsigned :1;
[; ;pic18f4620.h: 2159: unsigned T1CKPS0 :1;
[; ;pic18f4620.h: 2160: unsigned T1CKPS1 :1;
[; ;pic18f4620.h: 2161: };
[; ;pic18f4620.h: 2162: struct {
[; ;pic18f4620.h: 2163: unsigned :3;
[; ;pic18f4620.h: 2164: unsigned SOSCEN :1;
[; ;pic18f4620.h: 2165: };
[; ;pic18f4620.h: 2166: struct {
[; ;pic18f4620.h: 2167: unsigned :7;
[; ;pic18f4620.h: 2168: unsigned T1RD16 :1;
[; ;pic18f4620.h: 2169: };
[; ;pic18f4620.h: 2170: } T1CONbits @ 0xFCD;
[; ;pic18f4620.h: 2173: extern volatile unsigned short TMR1 @ 0xFCE;
"2175
[; ;pic18f4620.h: 2175: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4620.h: 2178: extern volatile union {
[; ;pic18f4620.h: 2179: struct {
[; ;pic18f4620.h: 2180: unsigned TMR1 :16;
[; ;pic18f4620.h: 2181: };
[; ;pic18f4620.h: 2182: } TMR1bits @ 0xFCE;
[; ;pic18f4620.h: 2185: extern volatile unsigned char TMR1L @ 0xFCE;
"2187
[; ;pic18f4620.h: 2187: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4620.h: 2190: extern volatile union {
[; ;pic18f4620.h: 2191: struct {
[; ;pic18f4620.h: 2192: unsigned TMR1L :8;
[; ;pic18f4620.h: 2193: };
[; ;pic18f4620.h: 2194: } TMR1Lbits @ 0xFCE;
[; ;pic18f4620.h: 2197: extern volatile unsigned char TMR1H @ 0xFCF;
"2199
[; ;pic18f4620.h: 2199: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4620.h: 2202: extern volatile union {
[; ;pic18f4620.h: 2203: struct {
[; ;pic18f4620.h: 2204: unsigned TMR1H :8;
[; ;pic18f4620.h: 2205: };
[; ;pic18f4620.h: 2206: } TMR1Hbits @ 0xFCF;
[; ;pic18f4620.h: 2209: extern volatile unsigned char RCON @ 0xFD0;
"2211
[; ;pic18f4620.h: 2211: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4620.h: 2214: extern volatile union {
[; ;pic18f4620.h: 2215: struct {
[; ;pic18f4620.h: 2216: unsigned NOT_BOR :1;
[; ;pic18f4620.h: 2217: };
[; ;pic18f4620.h: 2218: struct {
[; ;pic18f4620.h: 2219: unsigned :1;
[; ;pic18f4620.h: 2220: unsigned NOT_POR :1;
[; ;pic18f4620.h: 2221: };
[; ;pic18f4620.h: 2222: struct {
[; ;pic18f4620.h: 2223: unsigned :2;
[; ;pic18f4620.h: 2224: unsigned NOT_PD :1;
[; ;pic18f4620.h: 2225: };
[; ;pic18f4620.h: 2226: struct {
[; ;pic18f4620.h: 2227: unsigned :3;
[; ;pic18f4620.h: 2228: unsigned NOT_TO :1;
[; ;pic18f4620.h: 2229: };
[; ;pic18f4620.h: 2230: struct {
[; ;pic18f4620.h: 2231: unsigned :4;
[; ;pic18f4620.h: 2232: unsigned NOT_RI :1;
[; ;pic18f4620.h: 2233: };
[; ;pic18f4620.h: 2234: struct {
[; ;pic18f4620.h: 2235: unsigned nBOR :1;
[; ;pic18f4620.h: 2236: unsigned nPOR :1;
[; ;pic18f4620.h: 2237: unsigned nPD :1;
[; ;pic18f4620.h: 2238: unsigned nTO :1;
[; ;pic18f4620.h: 2239: unsigned nRI :1;
[; ;pic18f4620.h: 2240: unsigned :1;
[; ;pic18f4620.h: 2241: unsigned SBOREN :1;
[; ;pic18f4620.h: 2242: unsigned IPEN :1;
[; ;pic18f4620.h: 2243: };
[; ;pic18f4620.h: 2244: struct {
[; ;pic18f4620.h: 2245: unsigned BOR :1;
[; ;pic18f4620.h: 2246: unsigned POR :1;
[; ;pic18f4620.h: 2247: unsigned PD :1;
[; ;pic18f4620.h: 2248: unsigned TO :1;
[; ;pic18f4620.h: 2249: unsigned RI :1;
[; ;pic18f4620.h: 2250: };
[; ;pic18f4620.h: 2251: } RCONbits @ 0xFD0;
[; ;pic18f4620.h: 2254: extern volatile unsigned char WDTCON @ 0xFD1;
"2256
[; ;pic18f4620.h: 2256: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4620.h: 2259: extern volatile union {
[; ;pic18f4620.h: 2260: struct {
[; ;pic18f4620.h: 2261: unsigned SWDTEN :1;
[; ;pic18f4620.h: 2262: };
[; ;pic18f4620.h: 2263: struct {
[; ;pic18f4620.h: 2264: unsigned SWDTE :1;
[; ;pic18f4620.h: 2265: };
[; ;pic18f4620.h: 2266: } WDTCONbits @ 0xFD1;
[; ;pic18f4620.h: 2269: extern volatile unsigned char HLVDCON @ 0xFD2;
"2271
[; ;pic18f4620.h: 2271: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4620.h: 2274: extern volatile unsigned char LVDCON @ 0xFD2;
"2276
[; ;pic18f4620.h: 2276: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4620.h: 2279: extern volatile union {
[; ;pic18f4620.h: 2280: struct {
[; ;pic18f4620.h: 2281: unsigned HLVDL :4;
[; ;pic18f4620.h: 2282: unsigned HLVDEN :1;
[; ;pic18f4620.h: 2283: unsigned IVRST :1;
[; ;pic18f4620.h: 2284: unsigned :1;
[; ;pic18f4620.h: 2285: unsigned VDIRMAG :1;
[; ;pic18f4620.h: 2286: };
[; ;pic18f4620.h: 2287: struct {
[; ;pic18f4620.h: 2288: unsigned HLVDL0 :1;
[; ;pic18f4620.h: 2289: unsigned HLVDL1 :1;
[; ;pic18f4620.h: 2290: unsigned HLVDL2 :1;
[; ;pic18f4620.h: 2291: unsigned HLVDL3 :1;
[; ;pic18f4620.h: 2292: };
[; ;pic18f4620.h: 2293: struct {
[; ;pic18f4620.h: 2294: unsigned LVDL0 :1;
[; ;pic18f4620.h: 2295: unsigned LVDL1 :1;
[; ;pic18f4620.h: 2296: unsigned LVDL2 :1;
[; ;pic18f4620.h: 2297: unsigned LVDL3 :1;
[; ;pic18f4620.h: 2298: unsigned LVDEN :1;
[; ;pic18f4620.h: 2299: unsigned IRVST :1;
[; ;pic18f4620.h: 2300: };
[; ;pic18f4620.h: 2301: struct {
[; ;pic18f4620.h: 2302: unsigned LVV0 :1;
[; ;pic18f4620.h: 2303: unsigned LVV1 :1;
[; ;pic18f4620.h: 2304: unsigned LVV2 :1;
[; ;pic18f4620.h: 2305: unsigned LVV3 :1;
[; ;pic18f4620.h: 2306: unsigned :1;
[; ;pic18f4620.h: 2307: unsigned BGST :1;
[; ;pic18f4620.h: 2308: };
[; ;pic18f4620.h: 2309: } HLVDCONbits @ 0xFD2;
[; ;pic18f4620.h: 2311: extern volatile union {
[; ;pic18f4620.h: 2312: struct {
[; ;pic18f4620.h: 2313: unsigned HLVDL :4;
[; ;pic18f4620.h: 2314: unsigned HLVDEN :1;
[; ;pic18f4620.h: 2315: unsigned IVRST :1;
[; ;pic18f4620.h: 2316: unsigned :1;
[; ;pic18f4620.h: 2317: unsigned VDIRMAG :1;
[; ;pic18f4620.h: 2318: };
[; ;pic18f4620.h: 2319: struct {
[; ;pic18f4620.h: 2320: unsigned HLVDL0 :1;
[; ;pic18f4620.h: 2321: unsigned HLVDL1 :1;
[; ;pic18f4620.h: 2322: unsigned HLVDL2 :1;
[; ;pic18f4620.h: 2323: unsigned HLVDL3 :1;
[; ;pic18f4620.h: 2324: };
[; ;pic18f4620.h: 2325: struct {
[; ;pic18f4620.h: 2326: unsigned LVDL0 :1;
[; ;pic18f4620.h: 2327: unsigned LVDL1 :1;
[; ;pic18f4620.h: 2328: unsigned LVDL2 :1;
[; ;pic18f4620.h: 2329: unsigned LVDL3 :1;
[; ;pic18f4620.h: 2330: unsigned LVDEN :1;
[; ;pic18f4620.h: 2331: unsigned IRVST :1;
[; ;pic18f4620.h: 2332: };
[; ;pic18f4620.h: 2333: struct {
[; ;pic18f4620.h: 2334: unsigned LVV0 :1;
[; ;pic18f4620.h: 2335: unsigned LVV1 :1;
[; ;pic18f4620.h: 2336: unsigned LVV2 :1;
[; ;pic18f4620.h: 2337: unsigned LVV3 :1;
[; ;pic18f4620.h: 2338: unsigned :1;
[; ;pic18f4620.h: 2339: unsigned BGST :1;
[; ;pic18f4620.h: 2340: };
[; ;pic18f4620.h: 2341: } LVDCONbits @ 0xFD2;
[; ;pic18f4620.h: 2344: extern volatile unsigned char OSCCON @ 0xFD3;
"2346
[; ;pic18f4620.h: 2346: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4620.h: 2349: extern volatile union {
[; ;pic18f4620.h: 2350: struct {
[; ;pic18f4620.h: 2351: unsigned SCS :2;
[; ;pic18f4620.h: 2352: unsigned IOFS :1;
[; ;pic18f4620.h: 2353: unsigned OSTS :1;
[; ;pic18f4620.h: 2354: unsigned IRCF :3;
[; ;pic18f4620.h: 2355: unsigned IDLEN :1;
[; ;pic18f4620.h: 2356: };
[; ;pic18f4620.h: 2357: struct {
[; ;pic18f4620.h: 2358: unsigned SCS0 :1;
[; ;pic18f4620.h: 2359: unsigned SCS1 :1;
[; ;pic18f4620.h: 2360: unsigned :2;
[; ;pic18f4620.h: 2361: unsigned IRCF0 :1;
[; ;pic18f4620.h: 2362: unsigned IRCF1 :1;
[; ;pic18f4620.h: 2363: unsigned IRCF2 :1;
[; ;pic18f4620.h: 2364: };
[; ;pic18f4620.h: 2365: } OSCCONbits @ 0xFD3;
[; ;pic18f4620.h: 2368: extern volatile unsigned char T0CON @ 0xFD5;
"2370
[; ;pic18f4620.h: 2370: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4620.h: 2373: extern volatile union {
[; ;pic18f4620.h: 2374: struct {
[; ;pic18f4620.h: 2375: unsigned T0PS :3;
[; ;pic18f4620.h: 2376: unsigned PSA :1;
[; ;pic18f4620.h: 2377: unsigned T0SE :1;
[; ;pic18f4620.h: 2378: unsigned T0CS :1;
[; ;pic18f4620.h: 2379: unsigned T08BIT :1;
[; ;pic18f4620.h: 2380: unsigned TMR0ON :1;
[; ;pic18f4620.h: 2381: };
[; ;pic18f4620.h: 2382: struct {
[; ;pic18f4620.h: 2383: unsigned T0PS0 :1;
[; ;pic18f4620.h: 2384: unsigned T0PS1 :1;
[; ;pic18f4620.h: 2385: unsigned T0PS2 :1;
[; ;pic18f4620.h: 2386: unsigned :3;
[; ;pic18f4620.h: 2387: unsigned T016BIT :1;
[; ;pic18f4620.h: 2388: };
[; ;pic18f4620.h: 2389: } T0CONbits @ 0xFD5;
[; ;pic18f4620.h: 2392: extern volatile unsigned short TMR0 @ 0xFD6;
"2394
[; ;pic18f4620.h: 2394: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4620.h: 2397: extern volatile union {
[; ;pic18f4620.h: 2398: struct {
[; ;pic18f4620.h: 2399: unsigned TMR0 :16;
[; ;pic18f4620.h: 2400: };
[; ;pic18f4620.h: 2401: } TMR0bits @ 0xFD6;
[; ;pic18f4620.h: 2404: extern volatile unsigned char TMR0L @ 0xFD6;
"2406
[; ;pic18f4620.h: 2406: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4620.h: 2409: extern volatile union {
[; ;pic18f4620.h: 2410: struct {
[; ;pic18f4620.h: 2411: unsigned TMR0L :8;
[; ;pic18f4620.h: 2412: };
[; ;pic18f4620.h: 2413: } TMR0Lbits @ 0xFD6;
[; ;pic18f4620.h: 2416: extern volatile unsigned char TMR0H @ 0xFD7;
"2418
[; ;pic18f4620.h: 2418: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4620.h: 2421: extern volatile union {
[; ;pic18f4620.h: 2422: struct {
[; ;pic18f4620.h: 2423: unsigned TMR0H :8;
[; ;pic18f4620.h: 2424: };
[; ;pic18f4620.h: 2425: } TMR0Hbits @ 0xFD7;
[; ;pic18f4620.h: 2428: extern volatile unsigned char STATUS @ 0xFD8;
"2430
[; ;pic18f4620.h: 2430: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4620.h: 2433: extern volatile union {
[; ;pic18f4620.h: 2434: struct {
[; ;pic18f4620.h: 2435: unsigned C :1;
[; ;pic18f4620.h: 2436: unsigned DC :1;
[; ;pic18f4620.h: 2437: unsigned Z :1;
[; ;pic18f4620.h: 2438: unsigned OV :1;
[; ;pic18f4620.h: 2439: unsigned N :1;
[; ;pic18f4620.h: 2440: };
[; ;pic18f4620.h: 2441: struct {
[; ;pic18f4620.h: 2442: unsigned CARRY :1;
[; ;pic18f4620.h: 2443: };
[; ;pic18f4620.h: 2444: struct {
[; ;pic18f4620.h: 2445: unsigned :4;
[; ;pic18f4620.h: 2446: unsigned NEGATIVE :1;
[; ;pic18f4620.h: 2447: };
[; ;pic18f4620.h: 2448: struct {
[; ;pic18f4620.h: 2449: unsigned :3;
[; ;pic18f4620.h: 2450: unsigned OVERFLOW :1;
[; ;pic18f4620.h: 2451: };
[; ;pic18f4620.h: 2452: struct {
[; ;pic18f4620.h: 2453: unsigned :2;
[; ;pic18f4620.h: 2454: unsigned ZERO :1;
[; ;pic18f4620.h: 2455: };
[; ;pic18f4620.h: 2456: } STATUSbits @ 0xFD8;
[; ;pic18f4620.h: 2459: extern volatile unsigned short FSR2 @ 0xFD9;
"2461
[; ;pic18f4620.h: 2461: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4620.h: 2464: extern volatile union {
[; ;pic18f4620.h: 2465: struct {
[; ;pic18f4620.h: 2466: unsigned FSR2 :12;
[; ;pic18f4620.h: 2467: };
[; ;pic18f4620.h: 2468: } FSR2bits @ 0xFD9;
[; ;pic18f4620.h: 2471: extern volatile unsigned char FSR2L @ 0xFD9;
"2473
[; ;pic18f4620.h: 2473: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4620.h: 2476: extern volatile union {
[; ;pic18f4620.h: 2477: struct {
[; ;pic18f4620.h: 2478: unsigned FSR2L :8;
[; ;pic18f4620.h: 2479: };
[; ;pic18f4620.h: 2480: } FSR2Lbits @ 0xFD9;
[; ;pic18f4620.h: 2483: extern volatile unsigned char FSR2H @ 0xFDA;
"2485
[; ;pic18f4620.h: 2485: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4620.h: 2488: extern volatile union {
[; ;pic18f4620.h: 2489: struct {
[; ;pic18f4620.h: 2490: unsigned FSR2H :4;
[; ;pic18f4620.h: 2491: };
[; ;pic18f4620.h: 2492: } FSR2Hbits @ 0xFDA;
[; ;pic18f4620.h: 2495: extern volatile unsigned char PLUSW2 @ 0xFDB;
"2497
[; ;pic18f4620.h: 2497: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4620.h: 2500: extern volatile union {
[; ;pic18f4620.h: 2501: struct {
[; ;pic18f4620.h: 2502: unsigned PLUSW2 :8;
[; ;pic18f4620.h: 2503: };
[; ;pic18f4620.h: 2504: } PLUSW2bits @ 0xFDB;
[; ;pic18f4620.h: 2507: extern volatile unsigned char PREINC2 @ 0xFDC;
"2509
[; ;pic18f4620.h: 2509: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4620.h: 2512: extern volatile union {
[; ;pic18f4620.h: 2513: struct {
[; ;pic18f4620.h: 2514: unsigned PREINC2 :8;
[; ;pic18f4620.h: 2515: };
[; ;pic18f4620.h: 2516: } PREINC2bits @ 0xFDC;
[; ;pic18f4620.h: 2519: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"2521
[; ;pic18f4620.h: 2521: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4620.h: 2524: extern volatile union {
[; ;pic18f4620.h: 2525: struct {
[; ;pic18f4620.h: 2526: unsigned POSTDEC2 :8;
[; ;pic18f4620.h: 2527: };
[; ;pic18f4620.h: 2528: } POSTDEC2bits @ 0xFDD;
[; ;pic18f4620.h: 2531: extern volatile unsigned char POSTINC2 @ 0xFDE;
"2533
[; ;pic18f4620.h: 2533: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4620.h: 2536: extern volatile union {
[; ;pic18f4620.h: 2537: struct {
[; ;pic18f4620.h: 2538: unsigned POSTINC2 :8;
[; ;pic18f4620.h: 2539: };
[; ;pic18f4620.h: 2540: } POSTINC2bits @ 0xFDE;
[; ;pic18f4620.h: 2543: extern volatile unsigned char INDF2 @ 0xFDF;
"2545
[; ;pic18f4620.h: 2545: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4620.h: 2548: extern volatile union {
[; ;pic18f4620.h: 2549: struct {
[; ;pic18f4620.h: 2550: unsigned INDF2 :8;
[; ;pic18f4620.h: 2551: };
[; ;pic18f4620.h: 2552: } INDF2bits @ 0xFDF;
[; ;pic18f4620.h: 2555: extern volatile unsigned char BSR @ 0xFE0;
"2557
[; ;pic18f4620.h: 2557: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4620.h: 2560: extern volatile union {
[; ;pic18f4620.h: 2561: struct {
[; ;pic18f4620.h: 2562: unsigned BSR :4;
[; ;pic18f4620.h: 2563: };
[; ;pic18f4620.h: 2564: } BSRbits @ 0xFE0;
[; ;pic18f4620.h: 2567: extern volatile unsigned short FSR1 @ 0xFE1;
"2569
[; ;pic18f4620.h: 2569: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4620.h: 2572: extern volatile union {
[; ;pic18f4620.h: 2573: struct {
[; ;pic18f4620.h: 2574: unsigned FSR1 :12;
[; ;pic18f4620.h: 2575: };
[; ;pic18f4620.h: 2576: } FSR1bits @ 0xFE1;
[; ;pic18f4620.h: 2579: extern volatile unsigned char FSR1L @ 0xFE1;
"2581
[; ;pic18f4620.h: 2581: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4620.h: 2584: extern volatile union {
[; ;pic18f4620.h: 2585: struct {
[; ;pic18f4620.h: 2586: unsigned FSR1L :8;
[; ;pic18f4620.h: 2587: };
[; ;pic18f4620.h: 2588: } FSR1Lbits @ 0xFE1;
[; ;pic18f4620.h: 2591: extern volatile unsigned char FSR1H @ 0xFE2;
"2593
[; ;pic18f4620.h: 2593: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4620.h: 2596: extern volatile union {
[; ;pic18f4620.h: 2597: struct {
[; ;pic18f4620.h: 2598: unsigned FSR1H :4;
[; ;pic18f4620.h: 2599: };
[; ;pic18f4620.h: 2600: } FSR1Hbits @ 0xFE2;
[; ;pic18f4620.h: 2603: extern volatile unsigned char PLUSW1 @ 0xFE3;
"2605
[; ;pic18f4620.h: 2605: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4620.h: 2608: extern volatile union {
[; ;pic18f4620.h: 2609: struct {
[; ;pic18f4620.h: 2610: unsigned PLUSW1 :8;
[; ;pic18f4620.h: 2611: };
[; ;pic18f4620.h: 2612: } PLUSW1bits @ 0xFE3;
[; ;pic18f4620.h: 2615: extern volatile unsigned char PREINC1 @ 0xFE4;
"2617
[; ;pic18f4620.h: 2617: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4620.h: 2620: extern volatile union {
[; ;pic18f4620.h: 2621: struct {
[; ;pic18f4620.h: 2622: unsigned PREINC1 :8;
[; ;pic18f4620.h: 2623: };
[; ;pic18f4620.h: 2624: } PREINC1bits @ 0xFE4;
[; ;pic18f4620.h: 2627: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"2629
[; ;pic18f4620.h: 2629: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4620.h: 2632: extern volatile union {
[; ;pic18f4620.h: 2633: struct {
[; ;pic18f4620.h: 2634: unsigned POSTDEC1 :8;
[; ;pic18f4620.h: 2635: };
[; ;pic18f4620.h: 2636: } POSTDEC1bits @ 0xFE5;
[; ;pic18f4620.h: 2639: extern volatile unsigned char POSTINC1 @ 0xFE6;
"2641
[; ;pic18f4620.h: 2641: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4620.h: 2644: extern volatile union {
[; ;pic18f4620.h: 2645: struct {
[; ;pic18f4620.h: 2646: unsigned POSTINC1 :8;
[; ;pic18f4620.h: 2647: };
[; ;pic18f4620.h: 2648: } POSTINC1bits @ 0xFE6;
[; ;pic18f4620.h: 2651: extern volatile unsigned char INDF1 @ 0xFE7;
"2653
[; ;pic18f4620.h: 2653: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4620.h: 2656: extern volatile union {
[; ;pic18f4620.h: 2657: struct {
[; ;pic18f4620.h: 2658: unsigned INDF1 :8;
[; ;pic18f4620.h: 2659: };
[; ;pic18f4620.h: 2660: } INDF1bits @ 0xFE7;
[; ;pic18f4620.h: 2663: extern volatile unsigned char WREG @ 0xFE8;
"2665
[; ;pic18f4620.h: 2665: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4620.h: 2673: extern volatile union {
[; ;pic18f4620.h: 2674: struct {
[; ;pic18f4620.h: 2675: unsigned WREG :8;
[; ;pic18f4620.h: 2676: };
[; ;pic18f4620.h: 2677: } WREGbits @ 0xFE8;
[; ;pic18f4620.h: 2679: extern volatile union {
[; ;pic18f4620.h: 2680: struct {
[; ;pic18f4620.h: 2681: unsigned WREG :8;
[; ;pic18f4620.h: 2682: };
[; ;pic18f4620.h: 2683: } Wbits @ 0xFE8;
[; ;pic18f4620.h: 2686: extern volatile unsigned short FSR0 @ 0xFE9;
"2688
[; ;pic18f4620.h: 2688: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4620.h: 2691: extern volatile union {
[; ;pic18f4620.h: 2692: struct {
[; ;pic18f4620.h: 2693: unsigned FSR0 :12;
[; ;pic18f4620.h: 2694: };
[; ;pic18f4620.h: 2695: } FSR0bits @ 0xFE9;
[; ;pic18f4620.h: 2698: extern volatile unsigned char FSR0L @ 0xFE9;
"2700
[; ;pic18f4620.h: 2700: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4620.h: 2703: extern volatile union {
[; ;pic18f4620.h: 2704: struct {
[; ;pic18f4620.h: 2705: unsigned FSR0L :8;
[; ;pic18f4620.h: 2706: };
[; ;pic18f4620.h: 2707: } FSR0Lbits @ 0xFE9;
[; ;pic18f4620.h: 2710: extern volatile unsigned char FSR0H @ 0xFEA;
"2712
[; ;pic18f4620.h: 2712: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4620.h: 2715: extern volatile union {
[; ;pic18f4620.h: 2716: struct {
[; ;pic18f4620.h: 2717: unsigned FSR0H :4;
[; ;pic18f4620.h: 2718: };
[; ;pic18f4620.h: 2719: } FSR0Hbits @ 0xFEA;
[; ;pic18f4620.h: 2722: extern volatile unsigned char PLUSW0 @ 0xFEB;
"2724
[; ;pic18f4620.h: 2724: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4620.h: 2727: extern volatile union {
[; ;pic18f4620.h: 2728: struct {
[; ;pic18f4620.h: 2729: unsigned PLUSW0 :8;
[; ;pic18f4620.h: 2730: };
[; ;pic18f4620.h: 2731: } PLUSW0bits @ 0xFEB;
[; ;pic18f4620.h: 2734: extern volatile unsigned char PREINC0 @ 0xFEC;
"2736
[; ;pic18f4620.h: 2736: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4620.h: 2739: extern volatile union {
[; ;pic18f4620.h: 2740: struct {
[; ;pic18f4620.h: 2741: unsigned PREINC0 :8;
[; ;pic18f4620.h: 2742: };
[; ;pic18f4620.h: 2743: } PREINC0bits @ 0xFEC;
[; ;pic18f4620.h: 2746: extern volatile unsigned char POSTDEC0 @ 0xFED;
"2748
[; ;pic18f4620.h: 2748: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4620.h: 2751: extern volatile union {
[; ;pic18f4620.h: 2752: struct {
[; ;pic18f4620.h: 2753: unsigned POSTDEC0 :8;
[; ;pic18f4620.h: 2754: };
[; ;pic18f4620.h: 2755: } POSTDEC0bits @ 0xFED;
[; ;pic18f4620.h: 2758: extern volatile unsigned char POSTINC0 @ 0xFEE;
"2760
[; ;pic18f4620.h: 2760: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4620.h: 2763: extern volatile union {
[; ;pic18f4620.h: 2764: struct {
[; ;pic18f4620.h: 2765: unsigned POSTINC0 :8;
[; ;pic18f4620.h: 2766: };
[; ;pic18f4620.h: 2767: } POSTINC0bits @ 0xFEE;
[; ;pic18f4620.h: 2770: extern volatile unsigned char INDF0 @ 0xFEF;
"2772
[; ;pic18f4620.h: 2772: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4620.h: 2775: extern volatile union {
[; ;pic18f4620.h: 2776: struct {
[; ;pic18f4620.h: 2777: unsigned INDF0 :8;
[; ;pic18f4620.h: 2778: };
[; ;pic18f4620.h: 2779: } INDF0bits @ 0xFEF;
[; ;pic18f4620.h: 2782: extern volatile unsigned char INTCON3 @ 0xFF0;
"2784
[; ;pic18f4620.h: 2784: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4620.h: 2787: extern volatile union {
[; ;pic18f4620.h: 2788: struct {
[; ;pic18f4620.h: 2789: unsigned INT1IF :1;
[; ;pic18f4620.h: 2790: unsigned INT2IF :1;
[; ;pic18f4620.h: 2791: unsigned :1;
[; ;pic18f4620.h: 2792: unsigned INT1IE :1;
[; ;pic18f4620.h: 2793: unsigned INT2IE :1;
[; ;pic18f4620.h: 2794: unsigned :1;
[; ;pic18f4620.h: 2795: unsigned INT1IP :1;
[; ;pic18f4620.h: 2796: unsigned INT2IP :1;
[; ;pic18f4620.h: 2797: };
[; ;pic18f4620.h: 2798: struct {
[; ;pic18f4620.h: 2799: unsigned INT1F :1;
[; ;pic18f4620.h: 2800: unsigned INT2F :1;
[; ;pic18f4620.h: 2801: unsigned :1;
[; ;pic18f4620.h: 2802: unsigned INT1E :1;
[; ;pic18f4620.h: 2803: unsigned INT2E :1;
[; ;pic18f4620.h: 2804: unsigned :1;
[; ;pic18f4620.h: 2805: unsigned INT1P :1;
[; ;pic18f4620.h: 2806: unsigned INT2P :1;
[; ;pic18f4620.h: 2807: };
[; ;pic18f4620.h: 2808: } INTCON3bits @ 0xFF0;
[; ;pic18f4620.h: 2811: extern volatile unsigned char INTCON2 @ 0xFF1;
"2813
[; ;pic18f4620.h: 2813: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4620.h: 2816: extern volatile union {
[; ;pic18f4620.h: 2817: struct {
[; ;pic18f4620.h: 2818: unsigned :7;
[; ;pic18f4620.h: 2819: unsigned NOT_RBPU :1;
[; ;pic18f4620.h: 2820: };
[; ;pic18f4620.h: 2821: struct {
[; ;pic18f4620.h: 2822: unsigned RBIP :1;
[; ;pic18f4620.h: 2823: unsigned :1;
[; ;pic18f4620.h: 2824: unsigned TMR0IP :1;
[; ;pic18f4620.h: 2825: unsigned :1;
[; ;pic18f4620.h: 2826: unsigned INTEDG2 :1;
[; ;pic18f4620.h: 2827: unsigned INTEDG1 :1;
[; ;pic18f4620.h: 2828: unsigned INTEDG0 :1;
[; ;pic18f4620.h: 2829: unsigned nRBPU :1;
[; ;pic18f4620.h: 2830: };
[; ;pic18f4620.h: 2831: struct {
[; ;pic18f4620.h: 2832: unsigned :7;
[; ;pic18f4620.h: 2833: unsigned RBPU :1;
[; ;pic18f4620.h: 2834: };
[; ;pic18f4620.h: 2835: } INTCON2bits @ 0xFF1;
[; ;pic18f4620.h: 2838: extern volatile unsigned char INTCON @ 0xFF2;
"2840
[; ;pic18f4620.h: 2840: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4620.h: 2843: extern volatile union {
[; ;pic18f4620.h: 2844: struct {
[; ;pic18f4620.h: 2845: unsigned RBIF :1;
[; ;pic18f4620.h: 2846: unsigned INT0IF :1;
[; ;pic18f4620.h: 2847: unsigned TMR0IF :1;
[; ;pic18f4620.h: 2848: unsigned RBIE :1;
[; ;pic18f4620.h: 2849: unsigned INT0IE :1;
[; ;pic18f4620.h: 2850: unsigned TMR0IE :1;
[; ;pic18f4620.h: 2851: unsigned PEIE_GIEL :1;
[; ;pic18f4620.h: 2852: unsigned GIE_GIEH :1;
[; ;pic18f4620.h: 2853: };
[; ;pic18f4620.h: 2854: struct {
[; ;pic18f4620.h: 2855: unsigned RBIF :1;
[; ;pic18f4620.h: 2856: unsigned INT0IF :1;
[; ;pic18f4620.h: 2857: unsigned TMR0IF :1;
[; ;pic18f4620.h: 2858: unsigned RBIE :1;
[; ;pic18f4620.h: 2859: unsigned INT0IE :1;
[; ;pic18f4620.h: 2860: unsigned TMR0IE :1;
[; ;pic18f4620.h: 2861: unsigned PEIE :1;
[; ;pic18f4620.h: 2862: unsigned GIE :1;
[; ;pic18f4620.h: 2863: };
[; ;pic18f4620.h: 2864: struct {
[; ;pic18f4620.h: 2865: unsigned RBIF :1;
[; ;pic18f4620.h: 2866: unsigned INT0IF :1;
[; ;pic18f4620.h: 2867: unsigned TMR0IF :1;
[; ;pic18f4620.h: 2868: unsigned RBIE :1;
[; ;pic18f4620.h: 2869: unsigned INT0IE :1;
[; ;pic18f4620.h: 2870: unsigned TMR0IE :1;
[; ;pic18f4620.h: 2871: unsigned GIEL :1;
[; ;pic18f4620.h: 2872: unsigned GIEH :1;
[; ;pic18f4620.h: 2873: };
[; ;pic18f4620.h: 2874: struct {
[; ;pic18f4620.h: 2875: unsigned RBIF :1;
[; ;pic18f4620.h: 2876: unsigned INT0IF :1;
[; ;pic18f4620.h: 2877: unsigned TMR0IF :1;
[; ;pic18f4620.h: 2878: unsigned RBIE :1;
[; ;pic18f4620.h: 2879: unsigned INT0IE :1;
[; ;pic18f4620.h: 2880: unsigned TMR0IE :1;
[; ;pic18f4620.h: 2881: unsigned PEIE_GIEL :1;
[; ;pic18f4620.h: 2882: unsigned GIE_GIEH :1;
[; ;pic18f4620.h: 2883: };
[; ;pic18f4620.h: 2884: struct {
[; ;pic18f4620.h: 2885: unsigned :1;
[; ;pic18f4620.h: 2886: unsigned INT0F :1;
[; ;pic18f4620.h: 2887: unsigned T0IF :1;
[; ;pic18f4620.h: 2888: unsigned :1;
[; ;pic18f4620.h: 2889: unsigned INT0E :1;
[; ;pic18f4620.h: 2890: unsigned T0IE :1;
[; ;pic18f4620.h: 2891: unsigned PEIE :1;
[; ;pic18f4620.h: 2892: unsigned GIE :1;
[; ;pic18f4620.h: 2893: };
[; ;pic18f4620.h: 2894: struct {
[; ;pic18f4620.h: 2895: unsigned :6;
[; ;pic18f4620.h: 2896: unsigned GIEL :1;
[; ;pic18f4620.h: 2897: unsigned GIEH :1;
[; ;pic18f4620.h: 2898: };
[; ;pic18f4620.h: 2899: } INTCONbits @ 0xFF2;
[; ;pic18f4620.h: 2902: extern volatile unsigned short PROD @ 0xFF3;
"2904
[; ;pic18f4620.h: 2904: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4620.h: 2907: extern volatile union {
[; ;pic18f4620.h: 2908: struct {
[; ;pic18f4620.h: 2909: unsigned PROD :16;
[; ;pic18f4620.h: 2910: };
[; ;pic18f4620.h: 2911: } PRODbits @ 0xFF3;
[; ;pic18f4620.h: 2914: extern volatile unsigned char PRODL @ 0xFF3;
"2916
[; ;pic18f4620.h: 2916: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4620.h: 2919: extern volatile union {
[; ;pic18f4620.h: 2920: struct {
[; ;pic18f4620.h: 2921: unsigned PRODL :8;
[; ;pic18f4620.h: 2922: };
[; ;pic18f4620.h: 2923: } PRODLbits @ 0xFF3;
[; ;pic18f4620.h: 2926: extern volatile unsigned char PRODH @ 0xFF4;
"2928
[; ;pic18f4620.h: 2928: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4620.h: 2931: extern volatile union {
[; ;pic18f4620.h: 2932: struct {
[; ;pic18f4620.h: 2933: unsigned PRODH :8;
[; ;pic18f4620.h: 2934: };
[; ;pic18f4620.h: 2935: } PRODHbits @ 0xFF4;
[; ;pic18f4620.h: 2938: extern volatile unsigned char TABLAT @ 0xFF5;
"2940
[; ;pic18f4620.h: 2940: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4620.h: 2943: extern volatile union {
[; ;pic18f4620.h: 2944: struct {
[; ;pic18f4620.h: 2945: unsigned TABLAT :8;
[; ;pic18f4620.h: 2946: };
[; ;pic18f4620.h: 2947: } TABLATbits @ 0xFF5;
[; ;pic18f4620.h: 2950: extern volatile unsigned short long TBLPTR @ 0xFF6;
"2952
[; ;pic18f4620.h: 2952: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4620.h: 2955: extern volatile union {
[; ;pic18f4620.h: 2956: struct {
[; ;pic18f4620.h: 2957: unsigned TBLPTR :21;
[; ;pic18f4620.h: 2958: unsigned ACSS :1;
[; ;pic18f4620.h: 2959: };
[; ;pic18f4620.h: 2960: } TBLPTRbits @ 0xFF6;
[; ;pic18f4620.h: 2963: extern volatile unsigned char TBLPTRL @ 0xFF6;
"2965
[; ;pic18f4620.h: 2965: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4620.h: 2968: extern volatile union {
[; ;pic18f4620.h: 2969: struct {
[; ;pic18f4620.h: 2970: unsigned TBLPTRL :8;
[; ;pic18f4620.h: 2971: };
[; ;pic18f4620.h: 2972: } TBLPTRLbits @ 0xFF6;
[; ;pic18f4620.h: 2975: extern volatile unsigned char TBLPTRH @ 0xFF7;
"2977
[; ;pic18f4620.h: 2977: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4620.h: 2980: extern volatile union {
[; ;pic18f4620.h: 2981: struct {
[; ;pic18f4620.h: 2982: unsigned TBLPTRH :8;
[; ;pic18f4620.h: 2983: };
[; ;pic18f4620.h: 2984: } TBLPTRHbits @ 0xFF7;
[; ;pic18f4620.h: 2987: extern volatile unsigned char TBLPTRU @ 0xFF8;
"2989
[; ;pic18f4620.h: 2989: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4620.h: 2992: extern volatile union {
[; ;pic18f4620.h: 2993: struct {
[; ;pic18f4620.h: 2994: unsigned TBLPTRU :5;
[; ;pic18f4620.h: 2995: unsigned ACSS :1;
[; ;pic18f4620.h: 2996: };
[; ;pic18f4620.h: 2997: } TBLPTRUbits @ 0xFF8;
[; ;pic18f4620.h: 3000: extern volatile unsigned short long PCLAT @ 0xFF9;
"3002
[; ;pic18f4620.h: 3002: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4620.h: 3005: extern volatile unsigned short long PC @ 0xFF9;
"3007
[; ;pic18f4620.h: 3007: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4620.h: 3010: extern volatile union {
[; ;pic18f4620.h: 3011: struct {
[; ;pic18f4620.h: 3012: unsigned PCLAT :21;
[; ;pic18f4620.h: 3013: };
[; ;pic18f4620.h: 3014: } PCLATbits @ 0xFF9;
[; ;pic18f4620.h: 3016: extern volatile union {
[; ;pic18f4620.h: 3017: struct {
[; ;pic18f4620.h: 3018: unsigned PCLAT :21;
[; ;pic18f4620.h: 3019: };
[; ;pic18f4620.h: 3020: } PCbits @ 0xFF9;
[; ;pic18f4620.h: 3023: extern volatile unsigned char PCL @ 0xFF9;
"3025
[; ;pic18f4620.h: 3025: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4620.h: 3028: extern volatile union {
[; ;pic18f4620.h: 3029: struct {
[; ;pic18f4620.h: 3030: unsigned PCL :8;
[; ;pic18f4620.h: 3031: };
[; ;pic18f4620.h: 3032: } PCLbits @ 0xFF9;
[; ;pic18f4620.h: 3035: extern volatile unsigned char PCLATH @ 0xFFA;
"3037
[; ;pic18f4620.h: 3037: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4620.h: 3040: extern volatile union {
[; ;pic18f4620.h: 3041: struct {
[; ;pic18f4620.h: 3042: unsigned PCH :8;
[; ;pic18f4620.h: 3043: };
[; ;pic18f4620.h: 3044: } PCLATHbits @ 0xFFA;
[; ;pic18f4620.h: 3047: extern volatile unsigned char PCLATU @ 0xFFB;
"3049
[; ;pic18f4620.h: 3049: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4620.h: 3052: extern volatile union {
[; ;pic18f4620.h: 3053: struct {
[; ;pic18f4620.h: 3054: unsigned PCU :5;
[; ;pic18f4620.h: 3055: };
[; ;pic18f4620.h: 3056: } PCLATUbits @ 0xFFB;
[; ;pic18f4620.h: 3059: extern volatile unsigned char STKPTR @ 0xFFC;
"3061
[; ;pic18f4620.h: 3061: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4620.h: 3064: extern volatile union {
[; ;pic18f4620.h: 3065: struct {
[; ;pic18f4620.h: 3066: unsigned STKPTR :5;
[; ;pic18f4620.h: 3067: unsigned :1;
[; ;pic18f4620.h: 3068: unsigned STKUNF :1;
[; ;pic18f4620.h: 3069: unsigned STKFUL :1;
[; ;pic18f4620.h: 3070: };
[; ;pic18f4620.h: 3071: struct {
[; ;pic18f4620.h: 3072: unsigned STKPTR0 :1;
[; ;pic18f4620.h: 3073: unsigned STKPTR1 :1;
[; ;pic18f4620.h: 3074: unsigned STKPTR2 :1;
[; ;pic18f4620.h: 3075: unsigned STKPTR3 :1;
[; ;pic18f4620.h: 3076: unsigned STKPTR4 :1;
[; ;pic18f4620.h: 3077: unsigned :2;
[; ;pic18f4620.h: 3078: unsigned STKOVF :1;
[; ;pic18f4620.h: 3079: };
[; ;pic18f4620.h: 3080: struct {
[; ;pic18f4620.h: 3081: unsigned SP0 :1;
[; ;pic18f4620.h: 3082: unsigned SP1 :1;
[; ;pic18f4620.h: 3083: unsigned SP2 :1;
[; ;pic18f4620.h: 3084: unsigned SP3 :1;
[; ;pic18f4620.h: 3085: unsigned SP4 :1;
[; ;pic18f4620.h: 3086: };
[; ;pic18f4620.h: 3087: } STKPTRbits @ 0xFFC;
[; ;pic18f4620.h: 3090: extern volatile unsigned short long TOS @ 0xFFD;
"3092
[; ;pic18f4620.h: 3092: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4620.h: 3095: extern volatile union {
[; ;pic18f4620.h: 3096: struct {
[; ;pic18f4620.h: 3097: unsigned TOS :21;
[; ;pic18f4620.h: 3098: };
[; ;pic18f4620.h: 3099: } TOSbits @ 0xFFD;
[; ;pic18f4620.h: 3102: extern volatile unsigned char TOSL @ 0xFFD;
"3104
[; ;pic18f4620.h: 3104: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4620.h: 3107: extern volatile union {
[; ;pic18f4620.h: 3108: struct {
[; ;pic18f4620.h: 3109: unsigned TOSL :8;
[; ;pic18f4620.h: 3110: };
[; ;pic18f4620.h: 3111: } TOSLbits @ 0xFFD;
[; ;pic18f4620.h: 3114: extern volatile unsigned char TOSH @ 0xFFE;
"3116
[; ;pic18f4620.h: 3116: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4620.h: 3119: extern volatile union {
[; ;pic18f4620.h: 3120: struct {
[; ;pic18f4620.h: 3121: unsigned TOSH :8;
[; ;pic18f4620.h: 3122: };
[; ;pic18f4620.h: 3123: } TOSHbits @ 0xFFE;
[; ;pic18f4620.h: 3126: extern volatile unsigned char TOSU @ 0xFFF;
"3128
[; ;pic18f4620.h: 3128: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4620.h: 3131: extern volatile union {
[; ;pic18f4620.h: 3132: struct {
[; ;pic18f4620.h: 3133: unsigned TOSU :5;
[; ;pic18f4620.h: 3134: };
[; ;pic18f4620.h: 3135: } TOSUbits @ 0xFFF;
[; ;pic18f4620.h: 3141: extern volatile bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4620.h: 3143: extern volatile bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4620.h: 3145: extern volatile bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4620.h: 3147: extern volatile bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4620.h: 3149: extern volatile bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4620.h: 3151: extern volatile bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4620.h: 3153: extern volatile bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4620.h: 3155: extern volatile bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4620.h: 3157: extern volatile bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4620.h: 3159: extern volatile bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4620.h: 3161: extern volatile bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4620.h: 3163: extern volatile bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4620.h: 3165: extern volatile bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4620.h: 3167: extern volatile bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4620.h: 3169: extern volatile bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4620.h: 3171: extern volatile bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4620.h: 3173: extern volatile bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4620.h: 3175: extern volatile bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4620.h: 3177: extern volatile bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 3179: extern volatile bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 3181: extern volatile bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 3183: extern volatile bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 3185: extern volatile bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 3187: extern volatile bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 3189: extern volatile bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 3191: extern volatile bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 3193: extern volatile bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 3195: extern volatile bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4620.h: 3197: extern volatile bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4620.h: 3199: extern volatile bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4620.h: 3201: extern volatile bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4620.h: 3203: extern volatile bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 3205: extern volatile bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 3207: extern volatile bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4620.h: 3209: extern volatile bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4620.h: 3211: extern volatile bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4620.h: 3213: extern volatile bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4620.h: 3215: extern volatile bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4620.h: 3217: extern volatile bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4620.h: 3219: extern volatile bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4620.h: 3221: extern volatile bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4620.h: 3223: extern volatile bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 3225: extern volatile bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 3227: extern volatile bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4620.h: 3229: extern volatile bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4620.h: 3231: extern volatile bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4620.h: 3233: extern volatile bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4620.h: 3235: extern volatile bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4620.h: 3237: extern volatile bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4620.h: 3239: extern volatile bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4620.h: 3241: extern volatile bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4620.h: 3243: extern volatile bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4620.h: 3245: extern volatile bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4620.h: 3247: extern volatile bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4620.h: 3249: extern volatile bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4620.h: 3251: extern volatile bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4620.h: 3253: extern volatile bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4620.h: 3255: extern volatile bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4620.h: 3257: extern volatile bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4620.h: 3259: extern volatile bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4620.h: 3261: extern volatile bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4620.h: 3263: extern volatile bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4620.h: 3265: extern volatile bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 3267: extern volatile bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4620.h: 3269: extern volatile bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4620.h: 3271: extern volatile bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4620.h: 3273: extern volatile bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 3275: extern volatile bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4620.h: 3277: extern volatile bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4620.h: 3279: extern volatile bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4620.h: 3281: extern volatile bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4620.h: 3283: extern volatile bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4620.h: 3285: extern volatile bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4620.h: 3287: extern volatile bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4620.h: 3289: extern volatile bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 3291: extern volatile bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4620.h: 3293: extern volatile bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4620.h: 3295: extern volatile bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4620.h: 3297: extern volatile bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4620.h: 3299: extern volatile bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4620.h: 3301: extern volatile bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4620.h: 3303: extern volatile bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4620.h: 3305: extern volatile bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4620.h: 3307: extern volatile bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4620.h: 3309: extern volatile bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4620.h: 3311: extern volatile bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4620.h: 3313: extern volatile bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4620.h: 3315: extern volatile bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 3317: extern volatile bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4620.h: 3319: extern volatile bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4620.h: 3321: extern volatile bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4620.h: 3323: extern volatile bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4620.h: 3325: extern volatile bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4620.h: 3327: extern volatile bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4620.h: 3329: extern volatile bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4620.h: 3331: extern volatile bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4620.h: 3333: extern volatile bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4620.h: 3335: extern volatile bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4620.h: 3337: extern volatile bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4620.h: 3339: extern volatile bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 3341: extern volatile bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4620.h: 3343: extern volatile bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4620.h: 3345: extern volatile bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4620.h: 3347: extern volatile bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4620.h: 3349: extern volatile bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4620.h: 3351: extern volatile bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 3353: extern volatile bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 3355: extern volatile bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 3357: extern volatile bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 3359: extern volatile bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 3361: extern volatile bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4620.h: 3363: extern volatile bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4620.h: 3365: extern volatile bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4620.h: 3367: extern volatile bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4620.h: 3369: extern volatile bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4620.h: 3371: extern volatile bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4620.h: 3373: extern volatile bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4620.h: 3375: extern volatile bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4620.h: 3377: extern volatile bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4620.h: 3379: extern volatile bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4620.h: 3381: extern volatile bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4620.h: 3383: extern volatile bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4620.h: 3385: extern volatile bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 3387: extern volatile bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 3389: extern volatile bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 3391: extern volatile bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 3393: extern volatile bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 3395: extern volatile bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 3397: extern volatile bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 3399: extern volatile bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 3401: extern volatile bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 3403: extern volatile bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4620.h: 3405: extern volatile bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4620.h: 3407: extern volatile bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4620.h: 3409: extern volatile bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 3411: extern volatile bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4620.h: 3413: extern volatile bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 3415: extern volatile bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 3417: extern volatile bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 3419: extern volatile bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 3421: extern volatile bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f4620.h: 3423: extern volatile bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f4620.h: 3425: extern volatile bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4620.h: 3427: extern volatile bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 3429: extern volatile bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4620.h: 3431: extern volatile bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4620.h: 3433: extern volatile bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4620.h: 3435: extern volatile bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4620.h: 3437: extern volatile bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 3439: extern volatile bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4620.h: 3441: extern volatile bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4620.h: 3443: extern volatile bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4620.h: 3445: extern volatile bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4620.h: 3447: extern volatile bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4620.h: 3449: extern volatile bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4620.h: 3451: extern volatile bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 3453: extern volatile bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4620.h: 3455: extern volatile bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4620.h: 3457: extern volatile bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4620.h: 3459: extern volatile bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4620.h: 3461: extern volatile bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4620.h: 3463: extern volatile bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4620.h: 3465: extern volatile bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4620.h: 3467: extern volatile bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4620.h: 3469: extern volatile bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4620.h: 3471: extern volatile bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4620.h: 3473: extern volatile bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4620.h: 3475: extern volatile bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4620.h: 3477: extern volatile bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4620.h: 3479: extern volatile bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4620.h: 3481: extern volatile bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4620.h: 3483: extern volatile bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 3485: extern volatile bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 3487: extern volatile bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 3489: extern volatile bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 3491: extern volatile bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 3493: extern volatile bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 3495: extern volatile bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4620.h: 3497: extern volatile bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4620.h: 3499: extern volatile bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4620.h: 3501: extern volatile bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4620.h: 3503: extern volatile bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4620.h: 3505: extern volatile bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4620.h: 3507: extern volatile bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4620.h: 3509: extern volatile bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4620.h: 3511: extern volatile bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4620.h: 3513: extern volatile bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4620.h: 3515: extern volatile bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4620.h: 3517: extern volatile bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4620.h: 3519: extern volatile bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4620.h: 3521: extern volatile bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4620.h: 3523: extern volatile bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4620.h: 3525: extern volatile bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4620.h: 3527: extern volatile bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4620.h: 3529: extern volatile bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4620.h: 3531: extern volatile bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4620.h: 3533: extern volatile bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4620.h: 3535: extern volatile bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4620.h: 3537: extern volatile bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4620.h: 3539: extern volatile bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4620.h: 3541: extern volatile bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4620.h: 3543: extern volatile bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4620.h: 3545: extern volatile bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4620.h: 3547: extern volatile bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4620.h: 3549: extern volatile bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4620.h: 3551: extern volatile bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4620.h: 3553: extern volatile bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4620.h: 3555: extern volatile bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4620.h: 3557: extern volatile bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4620.h: 3559: extern volatile bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4620.h: 3561: extern volatile bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4620.h: 3563: extern volatile bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4620.h: 3565: extern volatile bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4620.h: 3567: extern volatile bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4620.h: 3569: extern volatile bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4620.h: 3571: extern volatile bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4620.h: 3573: extern volatile bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4620.h: 3575: extern volatile bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4620.h: 3577: extern volatile bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4620.h: 3579: extern volatile bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4620.h: 3581: extern volatile bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4620.h: 3583: extern volatile bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4620.h: 3585: extern volatile bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4620.h: 3587: extern volatile bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4620.h: 3589: extern volatile bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4620.h: 3591: extern volatile bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4620.h: 3593: extern volatile bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4620.h: 3595: extern volatile bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4620.h: 3597: extern volatile bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4620.h: 3599: extern volatile bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4620.h: 3601: extern volatile bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4620.h: 3603: extern volatile bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4620.h: 3605: extern volatile bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4620.h: 3607: extern volatile bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4620.h: 3609: extern volatile bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4620.h: 3611: extern volatile bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4620.h: 3613: extern volatile bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4620.h: 3615: extern volatile bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4620.h: 3617: extern volatile bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4620.h: 3619: extern volatile bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4620.h: 3621: extern volatile bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4620.h: 3623: extern volatile bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4620.h: 3625: extern volatile bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4620.h: 3627: extern volatile bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4620.h: 3629: extern volatile bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4620.h: 3631: extern volatile bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4620.h: 3633: extern volatile bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4620.h: 3635: extern volatile bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f4620.h: 3637: extern volatile bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f4620.h: 3639: extern volatile bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f4620.h: 3641: extern volatile bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f4620.h: 3643: extern volatile bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f4620.h: 3645: extern volatile bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4620.h: 3647: extern volatile bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4620.h: 3649: extern volatile bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4620.h: 3651: extern volatile bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 3653: extern volatile bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4620.h: 3655: extern volatile bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 3657: extern volatile bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 3659: extern volatile bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 3661: extern volatile bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 3663: extern volatile bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 3665: extern volatile bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 3667: extern volatile bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 3669: extern volatile bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 3671: extern volatile bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 3673: extern volatile bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4620.h: 3675: extern volatile bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 3677: extern volatile bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 3679: extern volatile bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 3681: extern volatile bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 3683: extern volatile bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 3685: extern volatile bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 3687: extern volatile bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 3689: extern volatile bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 3691: extern volatile bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 3693: extern volatile bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 3695: extern volatile bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 3697: extern volatile bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 3699: extern volatile bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 3701: extern volatile bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 3703: extern volatile bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 3705: extern volatile bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 3707: extern volatile bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 3709: extern volatile bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 3711: extern volatile bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f4620.h: 3713: extern volatile bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4620.h: 3715: extern volatile bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4620.h: 3717: extern volatile bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4620.h: 3719: extern volatile bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4620.h: 3721: extern volatile bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4620.h: 3723: extern volatile bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4620.h: 3725: extern volatile bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4620.h: 3727: extern volatile bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 3729: extern volatile bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 3731: extern volatile bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 3733: extern volatile bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4620.h: 3735: extern volatile bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4620.h: 3737: extern volatile bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 3739: extern volatile bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 3741: extern volatile bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4620.h: 3743: extern volatile bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4620.h: 3745: extern volatile bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 3747: extern volatile bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4620.h: 3749: extern volatile bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4620.h: 3751: extern volatile bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 3753: extern volatile bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 3755: extern volatile bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4620.h: 3757: extern volatile bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4620.h: 3759: extern volatile bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4620.h: 3761: extern volatile bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4620.h: 3763: extern volatile bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 3765: extern volatile bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 3767: extern volatile bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f4620.h: 3769: extern volatile bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f4620.h: 3771: extern volatile bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f4620.h: 3773: extern volatile bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f4620.h: 3775: extern volatile bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f4620.h: 3777: extern volatile bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f4620.h: 3779: extern volatile bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f4620.h: 3781: extern volatile bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 3783: extern volatile bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 3785: extern volatile bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4620.h: 3787: extern volatile bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 3789: extern volatile bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 3791: extern volatile bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 3793: extern volatile bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f4620.h: 3795: extern volatile bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 3797: extern volatile bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f4620.h: 3799: extern volatile bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4620.h: 3801: extern volatile bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4620.h: 3803: extern volatile bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4620.h: 3805: extern volatile bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4620.h: 3807: extern volatile bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4620.h: 3809: extern volatile bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4620.h: 3811: extern volatile bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 3813: extern volatile bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 3815: extern volatile bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 3817: extern volatile bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4620.h: 3819: extern volatile bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4620.h: 3821: extern volatile bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4620.h: 3823: extern volatile bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f4620.h: 3825: extern volatile bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4620.h: 3827: extern volatile bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4620.h: 3829: extern volatile bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4620.h: 3831: extern volatile bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4620.h: 3833: extern volatile bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4620.h: 3835: extern volatile bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4620.h: 3837: extern volatile bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4620.h: 3839: extern volatile bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4620.h: 3841: extern volatile bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4620.h: 3843: extern volatile bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 3845: extern volatile bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4620.h: 3847: extern volatile bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4620.h: 3849: extern volatile bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 3851: extern volatile bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 3853: extern volatile bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 3855: extern volatile bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 3857: extern volatile bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 3859: extern volatile bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 3861: extern volatile bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 3863: extern volatile bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 3865: extern volatile bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4620.h: 3867: extern volatile bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4620.h: 3869: extern volatile bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4620.h: 3871: extern volatile bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 3873: extern volatile bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 3875: extern volatile bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 3877: extern volatile bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4620.h: 3879: extern volatile bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4620.h: 3881: extern volatile bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4620.h: 3883: extern volatile bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 3885: extern volatile bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 3887: extern volatile bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 3889: extern volatile bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4620.h: 3891: extern volatile bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 3893: extern volatile bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 3895: extern volatile bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4620.h: 3897: extern volatile bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4620.h: 3899: extern volatile bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4620.h: 3901: extern volatile bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4620.h: 3903: extern volatile bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4620.h: 3905: extern volatile bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4620.h: 3907: extern volatile bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4620.h: 3909: extern volatile bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4620.h: 3911: extern volatile bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4620.h: 3913: extern volatile bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4620.h: 3915: extern volatile bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4620.h: 3917: extern volatile bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4620.h: 3919: extern volatile bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4620.h: 3921: extern volatile bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 3923: extern volatile bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 3925: extern volatile bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 3927: extern volatile bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 3929: extern volatile bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 3931: extern volatile bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 3933: extern volatile bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 3935: extern volatile bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 3937: extern volatile bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4620.h: 3939: extern volatile bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4620.h: 3941: extern volatile bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4620.h: 3943: extern volatile bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4620.h: 3945: extern volatile bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 3947: extern volatile bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4620.h: 3949: extern volatile bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4620.h: 3951: extern volatile bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 3953: extern volatile bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 3955: extern volatile bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4620.h: 3957: extern volatile bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4620.h: 3959: extern volatile bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4620.h: 3961: extern volatile bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4620.h: 3963: extern volatile bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 3965: extern volatile bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 3967: extern volatile bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 3969: extern volatile bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4620.h: 3971: extern volatile bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 3973: extern volatile bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4620.h: 3975: extern volatile bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 3977: extern volatile bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4620.h: 3979: extern volatile bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4620.h: 3981: extern volatile bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 3983: extern volatile bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 3985: extern volatile bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4620.h: 3987: extern volatile bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4620.h: 3989: extern volatile bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4620.h: 3991: extern volatile bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4620.h: 3993: extern volatile bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4620.h: 3995: extern volatile bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4620.h: 3997: extern volatile bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4620.h: 3999: extern volatile bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4620.h: 4001: extern volatile bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4620.h: 4003: extern volatile bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4620.h: 4005: extern volatile bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4620.h: 4007: extern volatile bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4620.h: 4009: extern volatile bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4620.h: 4011: extern volatile bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4620.h: 4013: extern volatile bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4620.h: 4015: extern volatile bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 4017: extern volatile bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 4019: extern volatile bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4620.h: 4021: extern volatile bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4620.h: 4023: extern volatile bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4620.h: 4025: extern volatile bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4620.h: 4027: extern volatile bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4620.h: 4029: extern volatile bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4620.h: 4031: extern volatile bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4620.h: 4033: extern volatile bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4620.h: 4035: extern volatile bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4620.h: 4037: extern volatile bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4620.h: 4039: extern volatile bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4620.h: 4041: extern volatile bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4620.h: 4043: extern volatile bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4620.h: 4045: extern volatile bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4620.h: 4047: extern volatile bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4620.h: 4049: extern volatile bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4620.h: 4051: extern volatile bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4620.h: 4053: extern volatile bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4620.h: 4055: extern volatile bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4620.h: 4057: extern volatile bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4620.h: 4059: extern volatile bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4620.h: 4061: extern volatile bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4620.h: 4063: extern volatile bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4620.h: 4065: extern volatile bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4620.h: 4067: extern volatile bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4620.h: 4069: extern volatile bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4620.h: 4071: extern volatile bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4620.h: 4073: extern volatile bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4620.h: 4075: extern volatile bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4620.h: 4077: extern volatile bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4620.h: 4079: extern volatile bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4620.h: 4081: extern volatile bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4620.h: 4083: extern volatile bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4620.h: 4085: extern volatile bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 4087: extern volatile bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 4089: extern volatile bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4620.h: 4091: extern volatile bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4620.h: 4093: extern volatile bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4620.h: 4095: extern volatile bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 4097: extern volatile bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 4099: extern volatile bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4620.h: 4101: extern volatile bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4620.h: 4103: extern volatile bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 4105: extern volatile bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4620.h: 4107: extern volatile bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4620.h: 4109: extern volatile bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4620.h: 4111: extern volatile bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4620.h: 4113: extern volatile bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4620.h: 4115: extern volatile bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4620.h: 4117: extern volatile bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4620.h: 4119: extern volatile bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4620.h: 4121: extern volatile bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4620.h: 4123: extern volatile bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4620.h: 4125: extern volatile bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4620.h: 4127: extern volatile bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 4129: extern volatile bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4620.h: 4131: extern volatile bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4620.h: 4133: extern volatile bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4620.h: 4135: extern volatile bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4620.h: 4137: extern volatile bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4620.h: 4139: extern volatile bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4620.h: 4141: extern volatile bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4620.h: 4143: extern volatile bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4620.h: 4145: extern volatile bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4620.h: 4147: extern volatile bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4620.h: 4149: extern volatile bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4620.h: 4151: extern volatile bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4620.h: 4153: extern volatile bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4620.h: 4155: extern volatile bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4620.h: 4157: extern volatile bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4620.h: 4159: extern volatile bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4620.h: 4161: extern volatile bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4620.h: 4163: extern volatile bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4620.h: 4165: extern volatile bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 4167: extern volatile bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4620.h: 4169: extern volatile bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4620.h: 4171: extern volatile bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4620.h: 4173: extern volatile bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4620.h: 4175: extern volatile bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4620.h: 4177: extern volatile bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4620.h: 4179: extern volatile bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4620.h: 4181: extern volatile bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f4620.h: 4183: extern volatile bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4620.h: 4185: extern volatile bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4620.h: 4187: extern volatile bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4620.h: 4189: extern volatile bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4620.h: 4191: extern volatile bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4620.h: 4193: extern volatile bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4620.h: 4195: extern volatile bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4620.h: 4197: extern volatile bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4620.h: 4199: extern volatile bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4620.h: 4201: extern volatile bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4620.h: 4203: extern volatile bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4620.h: 4205: extern volatile bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4620.h: 4207: extern volatile bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f4620.h: 4209: extern volatile bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f4620.h: 4211: extern volatile bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4620.h: 4213: extern volatile bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4620.h: 4215: extern volatile bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4620.h: 4217: extern volatile bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4620.h: 4219: extern volatile bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4620.h: 4221: extern volatile bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4620.h: 4223: extern volatile bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4620.h: 4225: extern volatile bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4620.h: 4227: extern volatile bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4620.h: 4229: extern volatile bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4620.h: 4231: extern volatile bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4620.h: 4233: extern volatile bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4620.h: 4235: extern volatile bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4620.h: 4237: extern volatile bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4620.h: 4239: extern volatile bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4620.h: 4241: extern volatile bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4620.h: 4243: extern volatile bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4620.h: 4245: extern volatile bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4620.h: 4247: extern volatile bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4620.h: 4249: extern volatile bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4620.h: 4251: extern volatile bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 4253: extern volatile bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4620.h: 4255: extern volatile bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4620.h: 4257: extern volatile bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4620.h: 4259: extern volatile bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4620.h: 4261: extern volatile bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4620.h: 4263: extern volatile bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4620.h: 4265: extern volatile bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4620.h: 4267: extern volatile bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4620.h: 4269: extern volatile bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4620.h: 4271: extern volatile bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4620.h: 4273: extern volatile bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4620.h: 4275: extern volatile bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4620.h: 4277: extern volatile bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4620.h: 4279: extern volatile bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4620.h: 4281: extern volatile bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4620.h: 4283: extern volatile bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4620.h: 4285: extern volatile bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4620.h: 4287: extern volatile bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4620.h: 4289: extern volatile bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4620.h: 4291: extern volatile bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4620.h: 4293: extern volatile bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 4295: extern volatile bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4620.h: 4297: extern volatile bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4620.h: 4299: extern volatile bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4620.h: 4301: extern volatile bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 4303: extern volatile bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4620.h: 4305: extern volatile bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4620.h: 4307: extern volatile bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4620.h: 4309: extern volatile bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4620.h: 4311: extern volatile bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 4313: extern volatile bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 4315: extern volatile bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 4317: extern volatile bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 4319: extern volatile bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 4321: extern volatile bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 4323: extern volatile bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 4325: extern volatile bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 4327: extern volatile bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 4329: extern volatile bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 4331: extern volatile bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 4333: extern volatile bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 4335: extern volatile bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 4337: extern volatile bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 4339: extern volatile bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 4341: extern volatile bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 4343: extern volatile bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 4345: extern volatile bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;adc.h: 971: union ADCResult
[; ;adc.h: 972: {
[; ;adc.h: 973: int lr;
[; ;adc.h: 974: char br[2];
[; ;adc.h: 975: };
[; ;adc.h: 977: char BusyADC (void);
[; ;adc.h: 979: void ConvertADC (void);
[; ;adc.h: 981: int ReadADC(void);
[; ;adc.h: 983: void CloseADC(void);
[; ;adc.h: 996: void OpenADC ( unsigned char ,
[; ;adc.h: 997: unsigned char ,
[; ;adc.h: 998: unsigned char );
[; ;adc.h: 1028: void SetChanADC(unsigned char );
[; ;adc.h: 1031: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 38: void Close_ancomp( void );
[; ;ancomp.h: 39: void Open_ancomp(unsigned char config);
[; ;spi.h: 584: void OpenSPI( unsigned char sync_mode,
[; ;spi.h: 585: unsigned char bus_mode,
[; ;spi.h: 586: unsigned char smp_phase );
[; ;spi.h: 588: unsigned char WriteSPI( unsigned char data_out );
[; ;spi.h: 590: void getsSPI( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 592: void putsSPI( unsigned char *wrptr );
[; ;spi.h: 594: unsigned char ReadSPI( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: unsigned char CAN2510Init(  unsigned short long BufferConfig,
[; ;can2510.h: 422: unsigned short long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: unsigned char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: unsigned char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: unsigned char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: unsigned char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: unsigned char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 72: struct
[; ;capture.h: 73: {
[; ;capture.h: 76: unsigned Cap1OVF:1;
[; ;capture.h: 81: unsigned Cap2OVF:1;
[; ;capture.h: 114: };
[; ;capture.h: 116: unsigned :8;
[; ;capture.h: 118: };
[; ;capture.h: 120: extern union capstatus CapStatus;
[; ;capture.h: 122: union CapResult
[; ;capture.h: 123: {
[; ;capture.h: 124: unsigned int lc;
[; ;capture.h: 125: char bc[2];
[; ;capture.h: 126: };
[; ;capture.h: 425: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 426: unsigned int ReadCapture1 (void);
[; ;capture.h: 427: void CloseCapture1 (void);
[; ;capture.h: 435: void OpenCapture2 ( unsigned char config);
[; ;capture.h: 436: unsigned int ReadCapture2 (void);
[; ;capture.h: 437: void CloseCapture2 (void);
[; ;compare.h: 336: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 337: void CloseCompare1(void);
[; ;compare.h: 343: void OpenCompare2(unsigned char config, unsigned int period);
[; ;compare.h: 344: void CloseCompare2(void);
[; ;EEP.h: 36: void Busy_eep ( void );
[; ;EEP.h: 37: unsigned char Read_b_eep( unsigned int badd );
[; ;EEP.h: 38: void Write_b_eep( unsigned int badd, unsigned char bdata );
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 769: void IdleI2C( void );
[; ;i2c.h: 771: void OpenI2C( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 773: unsigned char WriteI2C( unsigned char data_out );
[; ;i2c.h: 775: signed char putsI2C( unsigned char *wrptr );
[; ;i2c.h: 777: unsigned char ReadI2C( void );
[; ;i2c.h: 779: void CloseI2C( void );
[; ;i2c.h: 893: unsigned char WriteI2C( unsigned char data_out );
[; ;i2c.h: 895: unsigned char getsI2C( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 902: unsigned char EEAckPolling( unsigned char control );
[; ;i2c.h: 904: unsigned char EEByteWrite( unsigned char control,
[; ;i2c.h: 905: unsigned char address,
[; ;i2c.h: 906: unsigned char data );
[; ;i2c.h: 908: unsigned int EECurrentAddRead( unsigned char control );
[; ;i2c.h: 910: unsigned char EEPageWrite( unsigned char control,
[; ;i2c.h: 911: unsigned char address,
[; ;i2c.h: 912: unsigned char *wrptr );
[; ;i2c.h: 914: unsigned int EERandomRead( unsigned char control, unsigned char address );
[; ;i2c.h: 916: unsigned char EESequentialRead( unsigned char control,
[; ;i2c.h: 917: unsigned char address,
[; ;i2c.h: 918: unsigned char *rdptr,
[; ;i2c.h: 919: unsigned char length );
[; ;mwire.h: 295: void OpenMwire( unsigned char sync_mode );
[; ;mwire.h: 297: unsigned char ReadMwire( unsigned char high_byte,
[; ;mwire.h: 298: unsigned char low_byte );
[; ;mwire.h: 311: unsigned char WriteMwire( unsigned char data_out );
[; ;mwire.h: 324: void getsMwire( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 162: void OpenRB0INT( unsigned char config);
[; ;portb.h: 180: void OpenRB1INT( unsigned char config);
[; ;portb.h: 197: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 416: void OpenPWM1 ( char period);
[; ;pwm.h: 417: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 423: void SetOutputPWM1 ( unsigned char output_config,
[; ;pwm.h: 424: unsigned char pwm_mode);
[; ;pwm.h: 426: void ClosePWM1 (void);
[; ;pwm.h: 434: void OpenPWM2 ( char period);
[; ;pwm.h: 435: void SetDCPWM2( unsigned int duty_cycle);
[; ;pwm.h: 441: void ClosePWM2 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 509: void Open_RTCC(void);
[; ;rtcc.h: 510: void Close_RTCC(void);
[; ;rtcc.h: 511: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: unsigned int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 110: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 111: void CloseTimer0 (void);
[; ;timers.h: 112: unsigned int ReadTimer0 (void);
[; ;timers.h: 113: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 222: void OpenTimer1 ( unsigned char config);
[; ;timers.h: 223: void CloseTimer1 (void);
[; ;timers.h: 224: unsigned int ReadTimer1 (void);
[; ;timers.h: 225: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 311: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 312: void CloseTimer2 (void);
[; ;timers.h: 377: void OpenTimer3 ( unsigned char config);
[; ;timers.h: 378: void CloseTimer3 (void);
[; ;timers.h: 379: unsigned int ReadTimer3 (void);
[; ;timers.h: 380: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 1141: void SetTmrCCPSrc( unsigned char );
[; ;usart.h: 392: union USART
[; ;usart.h: 393: {
[; ;usart.h: 394: unsigned char val;
[; ;usart.h: 395: struct
[; ;usart.h: 396: {
[; ;usart.h: 397: unsigned RX_NINE:1;
[; ;usart.h: 398: unsigned TX_NINE:1;
[; ;usart.h: 399: unsigned FRAME_ERROR:1;
[; ;usart.h: 400: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 401: unsigned fill:4;
[; ;usart.h: 402: };
[; ;usart.h: 403: };
[; ;usart.h: 404: extern union USART USART_Status;
[; ;usart.h: 405: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 420: char ReadUSART (void);
[; ;usart.h: 421: void WriteUSART ( char data);
[; ;usart.h: 422: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 423: void putsUSART ( char *data);
[; ;usart.h: 424: void putrsUSART ( const  char *data);
[; ;usart.h: 478: void baudUSART ( unsigned char baudconfig);
[; ;xlcd.h: 79: void OpenXLCD( unsigned char);
[; ;xlcd.h: 84: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 89: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 94: unsigned char BusyXLCD(void);
[; ;xlcd.h: 99: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 104: char ReadDataXLCD(void);
[; ;xlcd.h: 109: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 114: void WriteDataXLCD( char);
[; ;xlcd.h: 124: void putsXLCD( char *);
[; ;xlcd.h: 129: void putrsXLCD(const char *);
[; ;xlcd.h: 132: extern void DelayFor18TCY(void);
[; ;xlcd.h: 133: extern void DelayPORXLCD(void);
[; ;xlcd.h: 134: extern void DelayXLCD(void);
[; ;pic18.h: 18: __attribute__((unsupported("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, far unsigned char *)
[; ;pic18.h: 60: extern unsigned char idloc_read(unsigned char reg_no);
[; ;pic18.h: 61: extern void idloc_write(unsigned char reg_no,unsigned char data);
[; ;pic18.h: 186: extern void _delay(unsigned long);
[; ;pic18.h: 188: extern void _delaywdt(unsigned long);
[; ;pic18.h: 190: extern void _delay3(unsigned char);
[; ;math.h: 3: extern double fabs(double);
[; ;math.h: 4: extern double floor(double);
[; ;math.h: 5: extern double ceil(double);
[; ;math.h: 6: extern double modf(double, double *);
[; ;math.h: 7: extern double sqrt(double);
[; ;math.h: 8: extern double atof(const char *);
[; ;math.h: 9: extern double sin(double);
[; ;math.h: 10: extern double cos(double);
[; ;math.h: 11: extern double tan(double);
[; ;math.h: 12: extern double asin(double);
[; ;math.h: 13: extern double acos(double);
[; ;math.h: 14: extern double atan(double);
[; ;math.h: 15: extern double atan2(double, double);
[; ;math.h: 16: extern double log(double);
[; ;math.h: 17: extern double log10(double);
[; ;math.h: 18: extern double pow(double, double);
[; ;math.h: 19: extern double exp(double);
[; ;math.h: 20: extern double sinh(double);
[; ;math.h: 21: extern double cosh(double);
[; ;math.h: 22: extern double tanh(double);
[; ;math.h: 23: extern double eval_poly(double, const double *, int);
[; ;math.h: 24: extern double frexp(double, int *);
[; ;math.h: 25: extern double ldexp(double, int);
[; ;math.h: 26: extern double fmod(double, double);
[; ;math.h: 27: extern double trunc(double);
[; ;math.h: 28: extern double round(double);
"5 C:\Users\Rich\Google Drive\NDSU file\Junior Year\Spring 2018\Embedded System\Homework\Hw Solutions\HW8_Timer_Interrupts\Messing with Glower Code\Timing, wait\timer0.c
[v _TIME `ul ~T0 1 e ]
[; ;timer0.c: 5: unsigned long int TIME;
"10
[v F4403 `(v ~T0 1 tf ]
[v _IntServe `IF4403 ~T0 1 e ]
{
[; ;timer0.c: 9: void interrupt IntServe(void)
[; ;timer0.c: 10: {
[e :U _IntServe ]
[f ]
[; ;timer0.c: 11: if (TMR0IF) {
"11
[e $ ! _TMR0IF 550  ]
{
[; ;timer0.c: 12: TIME = TIME + 0x10000;
"12
[e = _TIME + _TIME -> -> 65536 `l `ul ]
[; ;timer0.c: 13: RC0 = !RC0;
"13
[e = _RC0 ! _RC0 ]
[; ;timer0.c: 14: TMR0IF = 0;
"14
[e = _TMR0IF -> -> 0 `i `b ]
"15
}
[e :U 550 ]
[; ;timer0.c: 15: }
[; ;timer0.c: 16: }
"16
[e :UE 549 ]
}
"16 C:\Users\Rich\Google Drive\NDSU file\Junior Year\Spring 2018\Embedded System\Homework\Hw Solutions\HW8_Timer_Interrupts\Messing with Glower Code\Timing, wait\lcd_portd.c
[v _Wait_ms `(v ~T0 1 ef1`ui ]
{
[; ;lcd_portd.c: 15: void Wait_ms(unsigned int X)
[; ;lcd_portd.c: 16: {
[e :U _Wait_ms ]
[v _X `ui ~T0 1 r1 ]
[f ]
"17
[v _i `ui ~T0 1 a ]
[v _j `ui ~T0 1 a ]
[; ;lcd_portd.c: 17: unsigned int i, j;
[; ;lcd_portd.c: 19: for (i=0; i<X; i++)
"19
{
[e = _i -> -> 0 `i `ui ]
[e $U 555  ]
"20
[e :U 552 ]
[; ;lcd_portd.c: 20: for (j=0; j<617; j++);
{
[e = _j -> -> 0 `i `ui ]
[e $ < _j -> -> 617 `i `ui 556  ]
[e $U 557  ]
[e :U 556 ]
[e ++ _j -> -> 1 `i `ui ]
[e $ < _j -> -> 617 `i `ui 556  ]
[e :U 557 ]
}
"19
[e ++ _i -> -> 1 `i `ui ]
[e :U 555 ]
[e $ < _i _X 552  ]
[e :U 553 ]
"20
}
[; ;lcd_portd.c: 21: }
"21
[e :UE 551 ]
}
"25
[v _LCD_Pause `(v ~T0 1 ef ]
{
[; ;lcd_portd.c: 24: void LCD_Pause(void)
[; ;lcd_portd.c: 25: {
[e :U _LCD_Pause ]
[f ]
"26
[v _x `uc ~T0 1 a ]
[; ;lcd_portd.c: 26: unsigned char x;
[; ;lcd_portd.c: 27: for (x=0; x<20; x++);
"27
{
[e = _x -> -> 0 `i `uc ]
[e $ < -> _x `i -> 20 `i 560  ]
[e $U 561  ]
[e :U 560 ]
[e ++ _x -> -> 1 `i `uc ]
[e $ < -> _x `i -> 20 `i 560  ]
[e :U 561 ]
}
[; ;lcd_portd.c: 28: }
"28
[e :UE 559 ]
}
"32
[v _LCD_Strobe `(v ~T0 1 ef ]
{
[; ;lcd_portd.c: 31: void LCD_Strobe(void)
[; ;lcd_portd.c: 32: {
[e :U _LCD_Strobe ]
[f ]
[; ;lcd_portd.c: 33: RD3 = 0;
"33
[e = _RD3 -> -> 0 `i `b ]
[; ;lcd_portd.c: 34: LCD_Pause();
"34
[e ( _LCD_Pause ..  ]
[; ;lcd_portd.c: 35: RD3 = 1;
"35
[e = _RD3 -> -> 1 `i `b ]
[; ;lcd_portd.c: 36: LCD_Pause();
"36
[e ( _LCD_Pause ..  ]
[; ;lcd_portd.c: 37: RD3 = 0;
"37
[e = _RD3 -> -> 0 `i `b ]
[; ;lcd_portd.c: 38: LCD_Pause();
"38
[e ( _LCD_Pause ..  ]
[; ;lcd_portd.c: 39: }
"39
[e :UE 563 ]
}
"44
[v _LCD_Inst `(v ~T0 1 ef1`uc ]
{
[; ;lcd_portd.c: 43: void LCD_Inst(unsigned char c)
[; ;lcd_portd.c: 44: {
[e :U _LCD_Inst ]
[v _c `uc ~T0 1 r1 ]
[f ]
[; ;lcd_portd.c: 45: RD2 = 0;
"45
[e = _RD2 -> -> 0 `i `b ]
[; ;lcd_portd.c: 46: PORTD = (PORTD & 0x0F) | (c & 0xF0);
"46
[e = _PORTD -> | & -> _PORTD `i -> 15 `i & -> _c `i -> 240 `i `uc ]
[; ;lcd_portd.c: 47: LCD_Strobe();
"47
[e ( _LCD_Strobe ..  ]
[; ;lcd_portd.c: 48: PORTD = (PORTD & 0x0F) | ((c<<4) & 0xF0);
"48
[e = _PORTD -> | & -> _PORTD `i -> 15 `i & << -> _c `i -> 4 `i -> 240 `i `uc ]
[; ;lcd_portd.c: 49: LCD_Strobe();
"49
[e ( _LCD_Strobe ..  ]
[; ;lcd_portd.c: 50: Wait_ms(10);
"50
[e ( _Wait_ms (1 -> -> 10 `i `ui ]
[; ;lcd_portd.c: 51: }
"51
[e :UE 564 ]
}
"54
[v _LCD_Move `(v ~T0 1 ef2`uc`uc ]
{
[; ;lcd_portd.c: 53: void LCD_Move(unsigned char Row, unsigned char Col)
[; ;lcd_portd.c: 54: {
[e :U _LCD_Move ]
[v _Row `uc ~T0 1 r1 ]
[v _Col `uc ~T0 1 r2 ]
[f ]
[; ;lcd_portd.c: 55: if (Row == 0) LCD_Inst(0x80 + Col);
"55
[e $ ! == -> _Row `i -> 0 `i 566  ]
[e ( _LCD_Inst (1 -> + -> 128 `i -> _Col `i `uc ]
[e :U 566 ]
[; ;lcd_portd.c: 56: if (Row == 1) LCD_Inst(0xC0 + Col);
"56
[e $ ! == -> _Row `i -> 1 `i 567  ]
[e ( _LCD_Inst (1 -> + -> 192 `i -> _Col `i `uc ]
[e :U 567 ]
[; ;lcd_portd.c: 57: if (Row == 2) LCD_Inst(0x94 + Col);
"57
[e $ ! == -> _Row `i -> 2 `i 568  ]
[e ( _LCD_Inst (1 -> + -> 148 `i -> _Col `i `uc ]
[e :U 568 ]
[; ;lcd_portd.c: 58: if (Row == 3) LCD_Inst(0xD4 + Col);
"58
[e $ ! == -> _Row `i -> 3 `i 569  ]
[e ( _LCD_Inst (1 -> + -> 212 `i -> _Col `i `uc ]
[e :U 569 ]
[; ;lcd_portd.c: 59: }
"59
[e :UE 565 ]
}
"62
[v _LCD_Write `(v ~T0 1 ef1`uc ]
{
[; ;lcd_portd.c: 61: void LCD_Write(unsigned char c)
[; ;lcd_portd.c: 62: {
[e :U _LCD_Write ]
[v _c `uc ~T0 1 r1 ]
[f ]
[; ;lcd_portd.c: 63: RD2 = 1;
"63
[e = _RD2 -> -> 1 `i `b ]
[; ;lcd_portd.c: 64: PORTD = (PORTD & 0x0F) | (c & 0xF0);
"64
[e = _PORTD -> | & -> _PORTD `i -> 15 `i & -> _c `i -> 240 `i `uc ]
[; ;lcd_portd.c: 65: LCD_Strobe();
"65
[e ( _LCD_Strobe ..  ]
[; ;lcd_portd.c: 66: PORTD = (PORTD & 0x0F) | ((c<<4) & 0xF0);
"66
[e = _PORTD -> | & -> _PORTD `i -> 15 `i & << -> _c `i -> 4 `i -> 240 `i `uc ]
[; ;lcd_portd.c: 67: LCD_Strobe();
"67
[e ( _LCD_Strobe ..  ]
[; ;lcd_portd.c: 69: }
"69
[e :UE 570 ]
}
"73
[v _LCD_Init `(v ~T0 1 ef ]
{
[; ;lcd_portd.c: 72: void LCD_Init(void)
[; ;lcd_portd.c: 73: {
[e :U _LCD_Init ]
[f ]
[; ;lcd_portd.c: 74: TRISD = 0x01;
"74
[e = _TRISD -> -> 1 `i `uc ]
[; ;lcd_portd.c: 75: RD1 = 0;
"75
[e = _RD1 -> -> 0 `i `b ]
[; ;lcd_portd.c: 76: LCD_Inst(0x33);
"76
[e ( _LCD_Inst (1 -> -> 51 `i `uc ]
[; ;lcd_portd.c: 77: LCD_Inst(0x32);
"77
[e ( _LCD_Inst (1 -> -> 50 `i `uc ]
[; ;lcd_portd.c: 78: LCD_Inst(0x28);
"78
[e ( _LCD_Inst (1 -> -> 40 `i `uc ]
[; ;lcd_portd.c: 79: LCD_Inst(0x0E);
"79
[e ( _LCD_Inst (1 -> -> 14 `i `uc ]
[; ;lcd_portd.c: 80: LCD_Inst(0x01);
"80
[e ( _LCD_Inst (1 -> -> 1 `i `uc ]
[; ;lcd_portd.c: 81: LCD_Inst(0x06);
"81
[e ( _LCD_Inst (1 -> -> 6 `i `uc ]
[; ;lcd_portd.c: 82: }
"82
[e :UE 571 ]
}
"23 C:\Users\Rich\Google Drive\NDSU file\Junior Year\Spring 2018\Embedded System\Homework\Hw Solutions\HW8_Timer_Interrupts\Messing with Glower Code\Timing, wait\timer0.c
[v _LCD_Out `(v ~T0 1 ef2`ul`uc ]
{
[; ;timer0.c: 22: void LCD_Out(unsigned long int DATA, unsigned char N)
[; ;timer0.c: 23: {
[e :U _LCD_Out ]
[v _DATA `ul ~T0 1 r1 ]
[v _N `uc ~T0 1 r2 ]
[f ]
"24
[v _A `uc ~T0 -> 10 `i a ]
[v _i `uc ~T0 1 a ]
[; ;timer0.c: 24: unsigned char A[10], i;
[; ;timer0.c: 26: for (i=0; i<10; i++) {
"26
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 10 `i 573  ]
[e $U 574  ]
[e :U 573 ]
{
[; ;timer0.c: 27: A[i] = DATA % 10;
"27
[e = *U + &U _A * -> _i `ux -> -> # *U &U _A `ui `ux -> % _DATA -> -> -> 10 `i `l `ul `uc ]
[; ;timer0.c: 28: DATA = DATA / 10;
"28
[e = _DATA / _DATA -> -> -> 10 `i `l `ul ]
"29
}
"26
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 10 `i 573  ]
[e :U 574 ]
"29
}
[; ;timer0.c: 29: }
[; ;timer0.c: 30: for (i=10; i>0; i--) {
"30
{
[e = _i -> -> 10 `i `uc ]
[e $ > -> _i `i -> 0 `i 576  ]
[e $U 577  ]
[e :U 576 ]
{
[; ;timer0.c: 31: if (i == N) LCD_Write('.');
"31
[e $ ! == -> _i `i -> _N `i 579  ]
[e ( _LCD_Write (1 -> -> 46 `ui `uc ]
[e :U 579 ]
[; ;timer0.c: 32: LCD_Write(A[i-1] + '0');
"32
[e ( _LCD_Write (1 -> + -> *U + &U _A * -> -> - -> _i `i -> 1 `i `ui `ux -> -> # *U &U _A `ui `ux `ui -> 48 `ui `uc ]
"33
}
"30
[e -- _i -> -> 1 `i `uc ]
[e $ > -> _i `i -> 0 `i 576  ]
[e :U 577 ]
"33
}
[; ;timer0.c: 33: }
[; ;timer0.c: 34: }
"34
[e :UE 572 ]
}
"41
[v _main `(v ~T0 1 ef ]
{
[; ;timer0.c: 40: void main(void)
[; ;timer0.c: 41: {
[e :U _main ]
[f ]
"42
[v _A `f ~T0 1 a ]
"43
[v _TIME1 `ul ~T0 1 a ]
[v _TIME0 `ul ~T0 1 a ]
[; ;timer0.c: 42: float A;
[; ;timer0.c: 43: unsigned long int TIME1, TIME0;
[; ;timer0.c: 45: TRISA = 0;
"45
[e = _TRISA -> -> 0 `i `uc ]
[; ;timer0.c: 46: TRISB = 0;
"46
[e = _TRISB -> -> 0 `i `uc ]
[; ;timer0.c: 47: TRISC = 0;
"47
[e = _TRISC -> -> 0 `i `uc ]
[; ;timer0.c: 48: TRISD = 0;
"48
[e = _TRISD -> -> 0 `i `uc ]
[; ;timer0.c: 49: ADCON1 = 0x0F;
"49
[e = _ADCON1 -> -> 15 `i `uc ]
[; ;timer0.c: 52: T0CS = 0;
"52
[e = _T0CS -> -> 0 `i `b ]
[; ;timer0.c: 53: T0CON = 0x88;
"53
[e = _T0CON -> -> 136 `i `uc ]
[; ;timer0.c: 54: TMR0ON = 1;
"54
[e = _TMR0ON -> -> 1 `i `b ]
[; ;timer0.c: 55: TMR0IE = 1;
"55
[e = _TMR0IE -> -> 1 `i `b ]
[; ;timer0.c: 56: TMR0IP = 1;
"56
[e = _TMR0IP -> -> 1 `i `b ]
[; ;timer0.c: 57: PEIE = 1;
"57
[e = _PEIE -> -> 1 `i `b ]
[; ;timer0.c: 60: LCD_Init();
"60
[e ( _LCD_Init ..  ]
[; ;timer0.c: 61: Wait_ms(100);
"61
[e ( _Wait_ms (1 -> -> 100 `i `ui ]
[; ;timer0.c: 63: TIME = 0;
"63
[e = _TIME -> -> -> 0 `i `l `ul ]
[; ;timer0.c: 66: GIE = 1;
"66
[e = _GIE -> -> 1 `i `b ]
[; ;timer0.c: 69: while(1) {
"69
[e :U 582 ]
{
[; ;timer0.c: 70: TIME0 = TIME + TMR0;
"70
[e = _TIME0 + _TIME -> _TMR0 `ul ]
[; ;timer0.c: 71: Wait_ms(2000);
"71
[e ( _Wait_ms (1 -> -> 2000 `i `ui ]
[; ;timer0.c: 72: TIME1 = TIME + TMR0;
"72
[e = _TIME1 + _TIME -> _TMR0 `ul ]
[; ;timer0.c: 73: LCD_Move(0,0);
"73
[e ( _LCD_Move (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;timer0.c: 74: LCD_Out(TIME1 - TIME0, 7);
"74
[e ( _LCD_Out (2 , - _TIME1 _TIME0 -> -> 7 `i `uc ]
[; ;timer0.c: 75: Wait_ms(1000);
"75
[e ( _Wait_ms (1 -> -> 1000 `i `ui ]
"77
}
[e :U 581 ]
"69
[e $U 582  ]
[e :U 583 ]
[; ;timer0.c: 77: }
[; ;timer0.c: 78: }
"78
[e :UE 580 ]
}
