Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jul  4 20:28:28 2021
| Host         : LAPTOP-TLHLP7T6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MiniMIPS32_SYS_control_sets_placed.rpt
| Design       : MiniMIPS32_SYS
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            1 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             156 |           33 |
| No           | No                    | Yes                    |              16 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           21 |
| Yes          | No                    | Yes                    |            1984 |          404 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+
|                Clock Signal                |                Enable Signal               |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/led_g_reg_reg_0            | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                1 |              2 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/led_r_reg                  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                1 |              2 |
|  CPU/CONTROLUNIT/ALUControl_reg[3]_i_2_n_1 |                                            |                                       |                2 |              8 |
|  sys_clk_IBUF_BUFG                         |                                            | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                5 |             16 |
|  CPU/CONTROLUNIT/MemtoReg_reg_i_2_n_1      |                                            |                                       |                3 |             18 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[19][0][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                9 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[18][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                7 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[0][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               12 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[12][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               11 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[11][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               14 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[15][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               15 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[16][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                9 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[10][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               12 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[13][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               11 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[14][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               12 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[17][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                7 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[31][31][0]  |                                       |               21 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[22][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               17 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[29][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               11 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[4][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               12 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[28][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               10 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[1][31]_1[0] | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                7 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[23][0][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               26 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[27][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               14 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[20][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               11 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[24][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               12 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[21][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               15 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[3][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                9 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[5][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               16 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[6][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               15 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[26][0][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                9 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[2][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               11 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[30][31][0]  | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               20 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[7][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               19 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[8][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               20 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/regs_32_32_reg[9][31][0]   | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |               22 |             64 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/E[0]                       | CPU/REGFILE32/regs_32_32_reg[0][24]_0 |                9 |             64 |
|  n_0_1236_BUFG                             |                                            |                                       |               28 |            130 |
|  sys_clk_IBUF_BUFG                         | CPU/CONTROLUNIT/we                         |                                       |               32 |            256 |
+--------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+


