{
    // verilog
    "verilog.linting.iverilog.arguments": "-g2012 -Wall -Wno-timescale -DSIM -y rtl -Y .sv",
    "verilog.linting.linter": "iverilog",
    "verilog.linting.iverilog.runAtFileLocation": false,

    // Auto Formatting
    "files.trimTrailingWhitespace": true,
    "files.insertFinalNewline": true,

    // fusesoc
    "files.associations": {
        "*.xci": "xml",
        "*.core": "yaml"
    }
}
