# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# 20 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# 21 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim work.cpu_tb 
# Start time: 15:58:38 on Apr 14,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(178): (vopt-2241) Connection width does not match width of port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(178): (vopt-2241) Connection width does not match width of port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(24).
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v(41): (vopt-2241) Connection width does not match width of port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(87): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(87): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v(46): (vopt-2958) Implicit wire 'alu_out' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading work.cpu_tb(fast)
vsim work.cpu_tb -voptargs=+acc
# End time: 15:58:54 on Apr 14,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 20
# vsim work.cpu_tb -voptargs="+acc" 
# Start time: 15:58:54 on Apr 14,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(87): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(87): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(24).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 178
add wave -position insertpoint sim:/cpu_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlft2szgq6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2szgq6
add wave -position insertpoint  \
sim:/cpu_tb/cpu_inst/reg_file_inst/registers
add wave -position insertpoint sim:/cpu_tb/cpu_inst/*
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint  \
sim:/cpu_tb/cpu_inst/reg_file_inst/registers
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# 21 compiles, 0 failed with no errors.
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(24).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 178
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(24).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 178
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v(42): Module 'hazard_detection_unit' is not defined.
#  For instance 'hazard_detection_unit_inst' at path 'cpu_tb.cpu_inst.id_stage_inst'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# No Design Loaded!

vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 15:58:54 on Apr 14,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(129): (vopt-2912) Port 'reg_rs1_addr_i' not found in module 'id_ex_register' (13th connection).
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(129): (vopt-2912) Port 'reg_rs2_addr_i' not found in module 'id_ex_register' (14th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 16:36:06 on Apr 14,2023, Elapsed time: 0:37:12
# Errors: 3, Warnings: 3
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 16:36:59 on Apr 14,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(81): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(81): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'reg_addr1_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/id_stage_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'reg_addr2_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v(18).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/id_stage_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 176
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 176
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'rs1_addr_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/reg_file_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 242
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'rs2_addr_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/reg_file_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 242
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlftgk279a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgk279a
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/id_ex_reg_rs1_addr'. 
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/id_ex_reg_rs2_addr'. 
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/ex_mem_reg_rs1_addr'. 
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/ex_mem_reg_rs2_addr'. 
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/mem_wb_reg_rs1_addr'. 
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/mem_wb_reg_rs2_addr'. 
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(82): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(82): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'reg_addr1_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/id_stage_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'reg_addr2_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v(18).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/id_stage_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 177
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 177
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'rs1_addr_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/reg_file_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'rs2_addr_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/reg_file_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 243
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "program.hex". (Max is 8.)    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v(15)
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/rom_init
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint  \
sim:/cpu_tb/cpu_inst/reg_file_inst/registers
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'alu_out'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_stage_inst/br_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'lsu_op_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu_inst/ex_mem_register_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 180
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ns  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
