Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fast_accel_top glbl -Oenable_linking_all_libraries -prj fast_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s fast_accel -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_axi_s_img_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_img_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_axi_s_img_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_img_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fast_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_fast_accel_Pipeline_Compute_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_fast_accel_Pipeline_Compute_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_regslice_both
INFO: [VRFC 10-311] analyzing module fast_accel_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fast_accel_flow_control_loop_pip...
Compiling module xil_defaultlib.fast_accel_fast_accel_Pipeline_C...
Compiling module xil_defaultlib.fast_accel_regslice_both(DataWid...
Compiling module xil_defaultlib.fast_accel
Compiling module xil_defaultlib.fifo(DEPTH=17000,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_img_in
Compiling module xil_defaultlib.AESL_axi_s_img_out
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fast_accel_top
Compiling module work.glbl
Built simulation snapshot fast_accel
