vendor_name = ModelSim
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/instrMem.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/three_to_eight_decoder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/registerFile.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/oneBit8to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/oneBit5to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBitRegister.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBitComparator.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBitAddSub.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/ALUCtrlUnit.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/ALUControlUnit.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/alu.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/threebitshiftregister.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/threebitregister.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/threebitcomparator.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/threebitadder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/tFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/srlatch.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/onebitcomparator.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/onebitadder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/jkFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/endFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/enardFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/enabledsrlatch.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/dFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/counter.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/controlLogicUnit.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBitAdder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/dataMem.qip
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/dataMem.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/db/lab2.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/1-School/CEG-3156-Lab2/db/altsyncram_o7i1.tdf
source_file = 1, C:/1-School/CEG-3156-Lab2/MIFs/memTest.mif
design_name = dataMem
instance = comp, \q[0]~output\, q[0]~output, dataMem, 1
instance = comp, \q[1]~output\, q[1]~output, dataMem, 1
instance = comp, \q[2]~output\, q[2]~output, dataMem, 1
instance = comp, \q[3]~output\, q[3]~output, dataMem, 1
instance = comp, \q[4]~output\, q[4]~output, dataMem, 1
instance = comp, \q[5]~output\, q[5]~output, dataMem, 1
instance = comp, \q[6]~output\, q[6]~output, dataMem, 1
instance = comp, \q[7]~output\, q[7]~output, dataMem, 1
instance = comp, \wren~input\, wren~input, dataMem, 1
instance = comp, \clock~input\, clock~input, dataMem, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, dataMem, 1
instance = comp, \data[0]~input\, data[0]~input, dataMem, 1
instance = comp, \address[0]~input\, address[0]~input, dataMem, 1
instance = comp, \address[1]~input\, address[1]~input, dataMem, 1
instance = comp, \address[2]~input\, address[2]~input, dataMem, 1
instance = comp, \address[3]~input\, address[3]~input, dataMem, 1
instance = comp, \address[4]~input\, address[4]~input, dataMem, 1
instance = comp, \address[5]~input\, address[5]~input, dataMem, 1
instance = comp, \address[6]~input\, address[6]~input, dataMem, 1
instance = comp, \address[7]~input\, address[7]~input, dataMem, 1
instance = comp, \data[1]~input\, data[1]~input, dataMem, 1
instance = comp, \data[2]~input\, data[2]~input, dataMem, 1
instance = comp, \data[3]~input\, data[3]~input, dataMem, 1
instance = comp, \data[4]~input\, data[4]~input, dataMem, 1
instance = comp, \data[5]~input\, data[5]~input, dataMem, 1
instance = comp, \data[6]~input\, data[6]~input, dataMem, 1
instance = comp, \data[7]~input\, data[7]~input, dataMem, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0\, altsyncram_component|auto_generated|ram_block1a0, dataMem, 1
