// Seed: 3396885255
module module_0 (
    output supply0 id_0,
    output tri id_1
);
  wire  id_3;
  logic id_4 = 1;
  wire  id_5;
  wire  module_0;
  ;
  assign id_0 = -1;
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd91
) (
    input wor _id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    output wand id_6
);
  assign id_6 = 1;
  wire [-1 : id_0] id_8;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire id_9;
endmodule
