
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                      Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)
	S4= GPR[rT]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S16= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S17= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S16)
	S18= PC.Out=>ICache.IEA                                     Premise(F10)
	S19= ICache.IEA=addr                                        Path(S6,S18)
	S20= ICache.Hit=ICacheHit(addr)                             ICache-Search(S19)
	S21= ICache.Out=>ICacheReg.In                               Premise(F11)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S23= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S20,S22)
	S24= ICache.Out=>IR_ID.In                                   Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S27= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S30= FU.ICacheHit=ICacheHit(addr)                           Path(S20,S29)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S33= CtrlASIDIn=0                                           Premise(F21)
	S34= CtrlCP0=0                                              Premise(F22)
	S35= CP0[ASID]=pid                                          CP0-Hold(S0,S34)
	S36= CtrlEPCIn=0                                            Premise(F23)
	S37= CtrlExCodeIn=0                                         Premise(F24)
	S38= CtrlIMMU=0                                             Premise(F25)
	S39= CtrlPC=0                                               Premise(F26)
	S40= CtrlPCInc=0                                            Premise(F27)
	S41= PC[Out]=addr                                           PC-Hold(S1,S39,S40)
	S42= CtrlIAddrReg=1                                         Premise(F28)
	S43= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S14,S42)
	S44= CtrlICache=0                                           Premise(F29)
	S45= CtrlIR_IMMU=1                                          Premise(F30)
	S46= CtrlICacheReg=1                                        Premise(F31)
	S47= CtrlIR_ID=0                                            Premise(F32)
	S48= CtrlIMem=0                                             Premise(F33)
	S49= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                     IMem-Hold(S2,S48)
	S50= CtrlIRMux=0                                            Premise(F34)
	S51= CtrlGPR=0                                              Premise(F35)
	S52= GPR[rS]=a                                              GPR-Hold(S3,S51)
	S53= GPR[rT]=b                                              GPR-Hold(S4,S51)
	S54= CtrlA_EX=0                                             Premise(F36)
	S55= CtrlB_EX=0                                             Premise(F37)
	S56= CtrlIR_EX=0                                            Premise(F38)
	S57= CtrlALUOut_MEM=0                                       Premise(F39)
	S58= CtrlIR_MEM=0                                           Premise(F40)
	S59= CtrlIR_DMMU1=0                                         Premise(F41)
	S60= CtrlIR_WB=0                                            Premise(F42)
	S61= CtrlA_MEM=0                                            Premise(F43)
	S62= CtrlA_WB=0                                             Premise(F44)
	S63= CtrlB_MEM=0                                            Premise(F45)
	S64= CtrlB_WB=0                                             Premise(F46)
	S65= CtrlALUOut_DMMU1=0                                     Premise(F47)
	S66= CtrlALUOut_WB=0                                        Premise(F48)
	S67= CtrlIR_DMMU2=0                                         Premise(F49)
	S68= CtrlALUOut_DMMU2=0                                     Premise(F50)

IF(IMMU)	S69= CP0.ASID=pid                                           CP0-Read-ASID(S35)
	S70= PC.Out=addr                                            PC-Out(S41)
	S71= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S43)
	S72= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S43)
	S73= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S43)
	S74= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F51)
	S75= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F52)
	S76= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F53)
	S77= IAddrReg.Out=>IMem.RAddr                               Premise(F54)
	S78= IMem.RAddr={pid,addr}                                  Path(S71,S77)
	S79= IMem.Out={0,rS,rT,rD,0,43}                             IMem-Read(S78,S49)
	S80= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S78,S49)
	S81= IMem.Out=>IRMux.MemData                                Premise(F55)
	S82= IRMux.MemData={0,rS,rT,rD,0,43}                        Path(S79,S81)
	S83= IRMux.Out={0,rS,rT,rD,0,43}                            IRMux-Select2(S82)
	S84= ICacheReg.Out=>IRMux.CacheData                         Premise(F56)
	S85= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F57)
	S86= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F58)
	S87= IRMux.Out=>IR_ID.In                                    Premise(F59)
	S88= IR_ID.In={0,rS,rT,rD,0,43}                             Path(S83,S87)
	S89= IMem.MEM8WordOut=>ICache.WData                         Premise(F60)
	S90= ICache.WData=IMemGet8Word({pid,addr})                  Path(S80,S89)
	S91= PC.Out=>ICache.IEA                                     Premise(F61)
	S92= ICache.IEA=addr                                        Path(S70,S91)
	S93= ICache.Hit=ICacheHit(addr)                             ICache-Search(S92)
	S94= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F62)
	S95= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F63)
	S96= CtrlASIDIn=0                                           Premise(F64)
	S97= CtrlCP0=0                                              Premise(F65)
	S98= CP0[ASID]=pid                                          CP0-Hold(S35,S97)
	S99= CtrlEPCIn=0                                            Premise(F66)
	S100= CtrlExCodeIn=0                                        Premise(F67)
	S101= CtrlIMMU=0                                            Premise(F68)
	S102= CtrlPC=0                                              Premise(F69)
	S103= CtrlPCInc=1                                           Premise(F70)
	S104= PC[Out]=addr+4                                        PC-Inc(S41,S102,S103)
	S105= PC[CIA]=addr                                          PC-Inc(S41,S102,S103)
	S106= CtrlIAddrReg=0                                        Premise(F71)
	S107= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S43,S106)
	S108= CtrlICache=1                                          Premise(F72)
	S109= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S92,S90,S108)
	S110= CtrlIR_IMMU=0                                         Premise(F73)
	S111= CtrlICacheReg=0                                       Premise(F74)
	S112= CtrlIR_ID=1                                           Premise(F75)
	S113= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Write(S88,S112)
	S114= CtrlIMem=0                                            Premise(F76)
	S115= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S49,S114)
	S116= CtrlIRMux=0                                           Premise(F77)
	S117= CtrlGPR=0                                             Premise(F78)
	S118= GPR[rS]=a                                             GPR-Hold(S52,S117)
	S119= GPR[rT]=b                                             GPR-Hold(S53,S117)
	S120= CtrlA_EX=0                                            Premise(F79)
	S121= CtrlB_EX=0                                            Premise(F80)
	S122= CtrlIR_EX=0                                           Premise(F81)
	S123= CtrlALUOut_MEM=0                                      Premise(F82)
	S124= CtrlIR_MEM=0                                          Premise(F83)
	S125= CtrlIR_DMMU1=0                                        Premise(F84)
	S126= CtrlIR_WB=0                                           Premise(F85)
	S127= CtrlA_MEM=0                                           Premise(F86)
	S128= CtrlA_WB=0                                            Premise(F87)
	S129= CtrlB_MEM=0                                           Premise(F88)
	S130= CtrlB_WB=0                                            Premise(F89)
	S131= CtrlALUOut_DMMU1=0                                    Premise(F90)
	S132= CtrlALUOut_WB=0                                       Premise(F91)
	S133= CtrlIR_DMMU2=0                                        Premise(F92)
	S134= CtrlALUOut_DMMU2=0                                    Premise(F93)

ID	S135= CP0.ASID=pid                                          CP0-Read-ASID(S98)
	S136= PC.Out=addr+4                                         PC-Out(S104)
	S137= PC.CIA=addr                                           PC-Out(S105)
	S138= PC.CIA31_28=addr[31:28]                               PC-Out(S105)
	S139= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S107)
	S140= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S107)
	S141= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S107)
	S142= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S113)
	S143= IR_ID.Out31_26=0                                      IR-Out(S113)
	S144= IR_ID.Out25_21=rS                                     IR-Out(S113)
	S145= IR_ID.Out20_16=rT                                     IR-Out(S113)
	S146= IR_ID.Out15_11=rD                                     IR-Out(S113)
	S147= IR_ID.Out10_6=0                                       IR-Out(S113)
	S148= IR_ID.Out5_0=43                                       IR-Out(S113)
	S149= IR_ID.Out=>FU.IR_ID                                   Premise(F94)
	S150= FU.IR_ID={0,rS,rT,rD,0,43}                            Path(S142,S149)
	S151= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F95)
	S152= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F96)
	S153= IR_ID.Out31_26=>CU_ID.Op                              Premise(F97)
	S154= CU_ID.Op=0                                            Path(S143,S153)
	S155= IR_ID.Out25_21=>GPR.RReg1                             Premise(F98)
	S156= GPR.RReg1=rS                                          Path(S144,S155)
	S157= GPR.Rdata1=a                                          GPR-Read(S156,S118)
	S158= IR_ID.Out20_16=>GPR.RReg2                             Premise(F99)
	S159= GPR.RReg2=rT                                          Path(S145,S158)
	S160= GPR.Rdata2=b                                          GPR-Read(S159,S119)
	S161= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F100)
	S162= CU_ID.IRFunc=43                                       Path(S148,S161)
	S163= GPR.Rdata1=>FU.InID1                                  Premise(F101)
	S164= FU.InID1=a                                            Path(S157,S163)
	S165= FU.OutID1=FU(a)                                       FU-Forward(S164)
	S166= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F102)
	S167= FU.InID1_RReg=rS                                      Path(S144,S166)
	S168= FU.OutID1=>A_EX.In                                    Premise(F103)
	S169= A_EX.In=FU(a)                                         Path(S165,S168)
	S170= GPR.Rdata2=>FU.InID2                                  Premise(F104)
	S171= FU.InID2=b                                            Path(S160,S170)
	S172= FU.OutID2=FU(b)                                       FU-Forward(S171)
	S173= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F105)
	S174= FU.InID2_RReg=rT                                      Path(S145,S173)
	S175= FU.OutID2=>B_EX.In                                    Premise(F106)
	S176= B_EX.In=FU(b)                                         Path(S172,S175)
	S177= IR_ID.Out=>IR_EX.In                                   Premise(F107)
	S178= IR_EX.In={0,rS,rT,rD,0,43}                            Path(S142,S177)
	S179= FU.Halt_ID=>CU_ID.Halt                                Premise(F108)
	S180= FU.Bub_ID=>CU_ID.Bub                                  Premise(F109)
	S181= CtrlASIDIn=0                                          Premise(F110)
	S182= CtrlCP0=0                                             Premise(F111)
	S183= CP0[ASID]=pid                                         CP0-Hold(S98,S182)
	S184= CtrlEPCIn=0                                           Premise(F112)
	S185= CtrlExCodeIn=0                                        Premise(F113)
	S186= CtrlIMMU=0                                            Premise(F114)
	S187= CtrlPC=0                                              Premise(F115)
	S188= CtrlPCInc=0                                           Premise(F116)
	S189= PC[CIA]=addr                                          PC-Hold(S105,S188)
	S190= PC[Out]=addr+4                                        PC-Hold(S104,S187,S188)
	S191= CtrlIAddrReg=0                                        Premise(F117)
	S192= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S107,S191)
	S193= CtrlICache=0                                          Premise(F118)
	S194= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S109,S193)
	S195= CtrlIR_IMMU=0                                         Premise(F119)
	S196= CtrlICacheReg=0                                       Premise(F120)
	S197= CtrlIR_ID=0                                           Premise(F121)
	S198= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S113,S197)
	S199= CtrlIMem=0                                            Premise(F122)
	S200= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S115,S199)
	S201= CtrlIRMux=0                                           Premise(F123)
	S202= CtrlGPR=0                                             Premise(F124)
	S203= GPR[rS]=a                                             GPR-Hold(S118,S202)
	S204= GPR[rT]=b                                             GPR-Hold(S119,S202)
	S205= CtrlA_EX=1                                            Premise(F125)
	S206= [A_EX]=FU(a)                                          A_EX-Write(S169,S205)
	S207= CtrlB_EX=1                                            Premise(F126)
	S208= [B_EX]=FU(b)                                          B_EX-Write(S176,S207)
	S209= CtrlIR_EX=1                                           Premise(F127)
	S210= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Write(S178,S209)
	S211= CtrlALUOut_MEM=0                                      Premise(F128)
	S212= CtrlIR_MEM=0                                          Premise(F129)
	S213= CtrlIR_DMMU1=0                                        Premise(F130)
	S214= CtrlIR_WB=0                                           Premise(F131)
	S215= CtrlA_MEM=0                                           Premise(F132)
	S216= CtrlA_WB=0                                            Premise(F133)
	S217= CtrlB_MEM=0                                           Premise(F134)
	S218= CtrlB_WB=0                                            Premise(F135)
	S219= CtrlALUOut_DMMU1=0                                    Premise(F136)
	S220= CtrlALUOut_WB=0                                       Premise(F137)
	S221= CtrlIR_DMMU2=0                                        Premise(F138)
	S222= CtrlALUOut_DMMU2=0                                    Premise(F139)

EX	S223= CP0.ASID=pid                                          CP0-Read-ASID(S183)
	S224= PC.CIA=addr                                           PC-Out(S189)
	S225= PC.CIA31_28=addr[31:28]                               PC-Out(S189)
	S226= PC.Out=addr+4                                         PC-Out(S190)
	S227= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S192)
	S228= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S192)
	S229= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S192)
	S230= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S198)
	S231= IR_ID.Out31_26=0                                      IR-Out(S198)
	S232= IR_ID.Out25_21=rS                                     IR-Out(S198)
	S233= IR_ID.Out20_16=rT                                     IR-Out(S198)
	S234= IR_ID.Out15_11=rD                                     IR-Out(S198)
	S235= IR_ID.Out10_6=0                                       IR-Out(S198)
	S236= IR_ID.Out5_0=43                                       IR-Out(S198)
	S237= A_EX.Out=FU(a)                                        A_EX-Out(S206)
	S238= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S206)
	S239= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S206)
	S240= B_EX.Out=FU(b)                                        B_EX-Out(S208)
	S241= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S208)
	S242= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S208)
	S243= IR_EX.Out={0,rS,rT,rD,0,43}                           IR_EX-Out(S210)
	S244= IR_EX.Out31_26=0                                      IR_EX-Out(S210)
	S245= IR_EX.Out25_21=rS                                     IR_EX-Out(S210)
	S246= IR_EX.Out20_16=rT                                     IR_EX-Out(S210)
	S247= IR_EX.Out15_11=rD                                     IR_EX-Out(S210)
	S248= IR_EX.Out10_6=0                                       IR_EX-Out(S210)
	S249= IR_EX.Out5_0=43                                       IR_EX-Out(S210)
	S250= IR_EX.Out=>FU.IR_EX                                   Premise(F140)
	S251= FU.IR_EX={0,rS,rT,rD,0,43}                            Path(S243,S250)
	S252= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F141)
	S253= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F142)
	S254= IR_EX.Out31_26=>CU_EX.Op                              Premise(F143)
	S255= CU_EX.Op=0                                            Path(S244,S254)
	S256= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F144)
	S257= CU_EX.IRFunc=43                                       Path(S249,S256)
	S258= A_EX.Out=>ALU.A                                       Premise(F145)
	S259= ALU.A=FU(a)                                           Path(S237,S258)
	S260= B_EX.Out=>ALU.B                                       Premise(F146)
	S261= ALU.B=FU(b)                                           Path(S240,S260)
	S262= ALU.Func=6'b000111                                    Premise(F147)
	S263= ALU.Out={31{0},(FU(a)<uFU(b))}                        ALU(S259,S261)
	S264= ALU.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]              ALU(S259,S261)
	S265= ALU.CMP=Compare0({31{0},(FU(a)<uFU(b))})              ALU(S259,S261)
	S266= ALU.OV=OverFlow({31{0},(FU(a)<uFU(b))})               ALU(S259,S261)
	S267= ALU.CA=Carry({31{0},(FU(a)<uFU(b))})                  ALU(S259,S261)
	S268= ALU.Out=>ALUOut_MEM.In                                Premise(F148)
	S269= ALUOut_MEM.In={31{0},(FU(a)<uFU(b))}                  Path(S263,S268)
	S270= ALU.Out=>FU.InEX                                      Premise(F149)
	S271= FU.InEX={31{0},(FU(a)<uFU(b))}                        Path(S263,S270)
	S272= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F150)
	S273= FU.InEX_WReg=rD                                       Path(S247,S272)
	S274= IR_EX.Out=>IR_MEM.In                                  Premise(F151)
	S275= IR_MEM.In={0,rS,rT,rD,0,43}                           Path(S243,S274)
	S276= CtrlASIDIn=0                                          Premise(F152)
	S277= CtrlCP0=0                                             Premise(F153)
	S278= CP0[ASID]=pid                                         CP0-Hold(S183,S277)
	S279= CtrlEPCIn=0                                           Premise(F154)
	S280= CtrlExCodeIn=0                                        Premise(F155)
	S281= CtrlIMMU=0                                            Premise(F156)
	S282= CtrlPC=0                                              Premise(F157)
	S283= CtrlPCInc=0                                           Premise(F158)
	S284= PC[CIA]=addr                                          PC-Hold(S189,S283)
	S285= PC[Out]=addr+4                                        PC-Hold(S190,S282,S283)
	S286= CtrlIAddrReg=0                                        Premise(F159)
	S287= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S192,S286)
	S288= CtrlICache=0                                          Premise(F160)
	S289= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S194,S288)
	S290= CtrlIR_IMMU=0                                         Premise(F161)
	S291= CtrlICacheReg=0                                       Premise(F162)
	S292= CtrlIR_ID=0                                           Premise(F163)
	S293= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S198,S292)
	S294= CtrlIMem=0                                            Premise(F164)
	S295= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S200,S294)
	S296= CtrlIRMux=0                                           Premise(F165)
	S297= CtrlGPR=0                                             Premise(F166)
	S298= GPR[rS]=a                                             GPR-Hold(S203,S297)
	S299= GPR[rT]=b                                             GPR-Hold(S204,S297)
	S300= CtrlA_EX=0                                            Premise(F167)
	S301= [A_EX]=FU(a)                                          A_EX-Hold(S206,S300)
	S302= CtrlB_EX=0                                            Premise(F168)
	S303= [B_EX]=FU(b)                                          B_EX-Hold(S208,S302)
	S304= CtrlIR_EX=0                                           Premise(F169)
	S305= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Hold(S210,S304)
	S306= CtrlALUOut_MEM=1                                      Premise(F170)
	S307= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                   ALUOut_MEM-Write(S269,S306)
	S308= CtrlIR_MEM=1                                          Premise(F171)
	S309= [IR_MEM]={0,rS,rT,rD,0,43}                            IR_MEM-Write(S275,S308)
	S310= CtrlIR_DMMU1=0                                        Premise(F172)
	S311= CtrlIR_WB=0                                           Premise(F173)
	S312= CtrlA_MEM=0                                           Premise(F174)
	S313= CtrlA_WB=0                                            Premise(F175)
	S314= CtrlB_MEM=0                                           Premise(F176)
	S315= CtrlB_WB=0                                            Premise(F177)
	S316= CtrlALUOut_DMMU1=0                                    Premise(F178)
	S317= CtrlALUOut_WB=0                                       Premise(F179)
	S318= CtrlIR_DMMU2=0                                        Premise(F180)
	S319= CtrlALUOut_DMMU2=0                                    Premise(F181)

MEM	S320= CP0.ASID=pid                                          CP0-Read-ASID(S278)
	S321= PC.CIA=addr                                           PC-Out(S284)
	S322= PC.CIA31_28=addr[31:28]                               PC-Out(S284)
	S323= PC.Out=addr+4                                         PC-Out(S285)
	S324= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S287)
	S325= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S287)
	S326= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S287)
	S327= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S293)
	S328= IR_ID.Out31_26=0                                      IR-Out(S293)
	S329= IR_ID.Out25_21=rS                                     IR-Out(S293)
	S330= IR_ID.Out20_16=rT                                     IR-Out(S293)
	S331= IR_ID.Out15_11=rD                                     IR-Out(S293)
	S332= IR_ID.Out10_6=0                                       IR-Out(S293)
	S333= IR_ID.Out5_0=43                                       IR-Out(S293)
	S334= A_EX.Out=FU(a)                                        A_EX-Out(S301)
	S335= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S301)
	S336= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S301)
	S337= B_EX.Out=FU(b)                                        B_EX-Out(S303)
	S338= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S303)
	S339= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S303)
	S340= IR_EX.Out={0,rS,rT,rD,0,43}                           IR_EX-Out(S305)
	S341= IR_EX.Out31_26=0                                      IR_EX-Out(S305)
	S342= IR_EX.Out25_21=rS                                     IR_EX-Out(S305)
	S343= IR_EX.Out20_16=rT                                     IR_EX-Out(S305)
	S344= IR_EX.Out15_11=rD                                     IR_EX-Out(S305)
	S345= IR_EX.Out10_6=0                                       IR_EX-Out(S305)
	S346= IR_EX.Out5_0=43                                       IR_EX-Out(S305)
	S347= ALUOut_MEM.Out={31{0},(FU(a)<uFU(b))}                 ALUOut_MEM-Out(S307)
	S348= ALUOut_MEM.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]       ALUOut_MEM-Out(S307)
	S349= ALUOut_MEM.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]       ALUOut_MEM-Out(S307)
	S350= IR_MEM.Out={0,rS,rT,rD,0,43}                          IR_MEM-Out(S309)
	S351= IR_MEM.Out31_26=0                                     IR_MEM-Out(S309)
	S352= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S309)
	S353= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S309)
	S354= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S309)
	S355= IR_MEM.Out10_6=0                                      IR_MEM-Out(S309)
	S356= IR_MEM.Out5_0=43                                      IR_MEM-Out(S309)
	S357= IR_MEM.Out=>FU.IR_MEM                                 Premise(F182)
	S358= FU.IR_MEM={0,rS,rT,rD,0,43}                           Path(S350,S357)
	S359= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F183)
	S360= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F184)
	S361= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F185)
	S362= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F186)
	S363= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F187)
	S364= CU_MEM.Op=0                                           Path(S351,S363)
	S365= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F188)
	S366= CU_MEM.IRFunc=43                                      Path(S356,S365)
	S367= IR_MEM.Out=>IR_DMMU1.In                               Premise(F189)
	S368= IR_DMMU1.In={0,rS,rT,rD,0,43}                         Path(S350,S367)
	S369= IR_MEM.Out=>IR_WB.In                                  Premise(F190)
	S370= IR_WB.In={0,rS,rT,rD,0,43}                            Path(S350,S369)
	S371= A_MEM.Out=>A_WB.In                                    Premise(F191)
	S372= B_MEM.Out=>B_WB.In                                    Premise(F192)
	S373= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F193)
	S374= ALUOut_DMMU1.In={31{0},(FU(a)<uFU(b))}                Path(S347,S373)
	S375= ALUOut_MEM.Out=>FU.InMEM                              Premise(F194)
	S376= FU.InMEM={31{0},(FU(a)<uFU(b))}                       Path(S347,S375)
	S377= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F195)
	S378= FU.InMEM_WReg=rD                                      Path(S354,S377)
	S379= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F196)
	S380= ALUOut_WB.In={31{0},(FU(a)<uFU(b))}                   Path(S347,S379)
	S381= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F197)
	S382= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F198)
	S383= CtrlASIDIn=0                                          Premise(F199)
	S384= CtrlCP0=0                                             Premise(F200)
	S385= CP0[ASID]=pid                                         CP0-Hold(S278,S384)
	S386= CtrlEPCIn=0                                           Premise(F201)
	S387= CtrlExCodeIn=0                                        Premise(F202)
	S388= CtrlIMMU=0                                            Premise(F203)
	S389= CtrlPC=0                                              Premise(F204)
	S390= CtrlPCInc=0                                           Premise(F205)
	S391= PC[CIA]=addr                                          PC-Hold(S284,S390)
	S392= PC[Out]=addr+4                                        PC-Hold(S285,S389,S390)
	S393= CtrlIAddrReg=0                                        Premise(F206)
	S394= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S287,S393)
	S395= CtrlICache=0                                          Premise(F207)
	S396= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S289,S395)
	S397= CtrlIR_IMMU=0                                         Premise(F208)
	S398= CtrlICacheReg=0                                       Premise(F209)
	S399= CtrlIR_ID=0                                           Premise(F210)
	S400= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S293,S399)
	S401= CtrlIMem=0                                            Premise(F211)
	S402= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S295,S401)
	S403= CtrlIRMux=0                                           Premise(F212)
	S404= CtrlGPR=0                                             Premise(F213)
	S405= GPR[rS]=a                                             GPR-Hold(S298,S404)
	S406= GPR[rT]=b                                             GPR-Hold(S299,S404)
	S407= CtrlA_EX=0                                            Premise(F214)
	S408= [A_EX]=FU(a)                                          A_EX-Hold(S301,S407)
	S409= CtrlB_EX=0                                            Premise(F215)
	S410= [B_EX]=FU(b)                                          B_EX-Hold(S303,S409)
	S411= CtrlIR_EX=0                                           Premise(F216)
	S412= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Hold(S305,S411)
	S413= CtrlALUOut_MEM=0                                      Premise(F217)
	S414= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                   ALUOut_MEM-Hold(S307,S413)
	S415= CtrlIR_MEM=0                                          Premise(F218)
	S416= [IR_MEM]={0,rS,rT,rD,0,43}                            IR_MEM-Hold(S309,S415)
	S417= CtrlIR_DMMU1=1                                        Premise(F219)
	S418= [IR_DMMU1]={0,rS,rT,rD,0,43}                          IR_DMMU1-Write(S368,S417)
	S419= CtrlIR_WB=1                                           Premise(F220)
	S420= [IR_WB]={0,rS,rT,rD,0,43}                             IR_WB-Write(S370,S419)
	S421= CtrlA_MEM=0                                           Premise(F221)
	S422= CtrlA_WB=1                                            Premise(F222)
	S423= CtrlB_MEM=0                                           Premise(F223)
	S424= CtrlB_WB=1                                            Premise(F224)
	S425= CtrlALUOut_DMMU1=1                                    Premise(F225)
	S426= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU1-Write(S374,S425)
	S427= CtrlALUOut_WB=1                                       Premise(F226)
	S428= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                    ALUOut_WB-Write(S380,S427)
	S429= CtrlIR_DMMU2=0                                        Premise(F227)
	S430= CtrlALUOut_DMMU2=0                                    Premise(F228)

MEM(DMMU1)	S431= CP0.ASID=pid                                          CP0-Read-ASID(S385)
	S432= PC.CIA=addr                                           PC-Out(S391)
	S433= PC.CIA31_28=addr[31:28]                               PC-Out(S391)
	S434= PC.Out=addr+4                                         PC-Out(S392)
	S435= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S394)
	S436= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S394)
	S437= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S394)
	S438= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S400)
	S439= IR_ID.Out31_26=0                                      IR-Out(S400)
	S440= IR_ID.Out25_21=rS                                     IR-Out(S400)
	S441= IR_ID.Out20_16=rT                                     IR-Out(S400)
	S442= IR_ID.Out15_11=rD                                     IR-Out(S400)
	S443= IR_ID.Out10_6=0                                       IR-Out(S400)
	S444= IR_ID.Out5_0=43                                       IR-Out(S400)
	S445= A_EX.Out=FU(a)                                        A_EX-Out(S408)
	S446= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S408)
	S447= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S408)
	S448= B_EX.Out=FU(b)                                        B_EX-Out(S410)
	S449= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S410)
	S450= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S410)
	S451= IR_EX.Out={0,rS,rT,rD,0,43}                           IR_EX-Out(S412)
	S452= IR_EX.Out31_26=0                                      IR_EX-Out(S412)
	S453= IR_EX.Out25_21=rS                                     IR_EX-Out(S412)
	S454= IR_EX.Out20_16=rT                                     IR_EX-Out(S412)
	S455= IR_EX.Out15_11=rD                                     IR_EX-Out(S412)
	S456= IR_EX.Out10_6=0                                       IR_EX-Out(S412)
	S457= IR_EX.Out5_0=43                                       IR_EX-Out(S412)
	S458= ALUOut_MEM.Out={31{0},(FU(a)<uFU(b))}                 ALUOut_MEM-Out(S414)
	S459= ALUOut_MEM.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]       ALUOut_MEM-Out(S414)
	S460= ALUOut_MEM.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]       ALUOut_MEM-Out(S414)
	S461= IR_MEM.Out={0,rS,rT,rD,0,43}                          IR_MEM-Out(S416)
	S462= IR_MEM.Out31_26=0                                     IR_MEM-Out(S416)
	S463= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S416)
	S464= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S416)
	S465= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S416)
	S466= IR_MEM.Out10_6=0                                      IR_MEM-Out(S416)
	S467= IR_MEM.Out5_0=43                                      IR_MEM-Out(S416)
	S468= IR_DMMU1.Out={0,rS,rT,rD,0,43}                        IR_DMMU1-Out(S418)
	S469= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S418)
	S470= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S418)
	S471= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S418)
	S472= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S418)
	S473= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S418)
	S474= IR_DMMU1.Out5_0=43                                    IR_DMMU1-Out(S418)
	S475= IR_WB.Out={0,rS,rT,rD,0,43}                           IR-Out(S420)
	S476= IR_WB.Out31_26=0                                      IR-Out(S420)
	S477= IR_WB.Out25_21=rS                                     IR-Out(S420)
	S478= IR_WB.Out20_16=rT                                     IR-Out(S420)
	S479= IR_WB.Out15_11=rD                                     IR-Out(S420)
	S480= IR_WB.Out10_6=0                                       IR-Out(S420)
	S481= IR_WB.Out5_0=43                                       IR-Out(S420)
	S482= ALUOut_DMMU1.Out={31{0},(FU(a)<uFU(b))}               ALUOut_DMMU1-Out(S426)
	S483= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]     ALUOut_DMMU1-Out(S426)
	S484= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]     ALUOut_DMMU1-Out(S426)
	S485= ALUOut_WB.Out={31{0},(FU(a)<uFU(b))}                  ALUOut_WB-Out(S428)
	S486= ALUOut_WB.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]        ALUOut_WB-Out(S428)
	S487= ALUOut_WB.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]        ALUOut_WB-Out(S428)
	S488= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F229)
	S489= FU.IR_DMMU1={0,rS,rT,rD,0,43}                         Path(S468,S488)
	S490= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F230)
	S491= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F231)
	S492= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F232)
	S493= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F233)
	S494= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F234)
	S495= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F235)
	S496= CU_DMMU1.Op=0                                         Path(S469,S495)
	S497= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F236)
	S498= CU_DMMU1.IRFunc=43                                    Path(S474,S497)
	S499= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F237)
	S500= IR_DMMU2.In={0,rS,rT,rD,0,43}                         Path(S468,S499)
	S501= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F238)
	S502= ALUOut_DMMU2.In={31{0},(FU(a)<uFU(b))}                Path(S482,S501)
	S503= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F239)
	S504= FU.InDMMU1={31{0},(FU(a)<uFU(b))}                     Path(S482,S503)
	S505= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F240)
	S506= FU.InDMMU1_WReg=rD                                    Path(S472,S505)
	S507= CtrlASIDIn=0                                          Premise(F241)
	S508= CtrlCP0=0                                             Premise(F242)
	S509= CP0[ASID]=pid                                         CP0-Hold(S385,S508)
	S510= CtrlEPCIn=0                                           Premise(F243)
	S511= CtrlExCodeIn=0                                        Premise(F244)
	S512= CtrlIMMU=0                                            Premise(F245)
	S513= CtrlPC=0                                              Premise(F246)
	S514= CtrlPCInc=0                                           Premise(F247)
	S515= PC[CIA]=addr                                          PC-Hold(S391,S514)
	S516= PC[Out]=addr+4                                        PC-Hold(S392,S513,S514)
	S517= CtrlIAddrReg=0                                        Premise(F248)
	S518= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S394,S517)
	S519= CtrlICache=0                                          Premise(F249)
	S520= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S396,S519)
	S521= CtrlIR_IMMU=0                                         Premise(F250)
	S522= CtrlICacheReg=0                                       Premise(F251)
	S523= CtrlIR_ID=0                                           Premise(F252)
	S524= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S400,S523)
	S525= CtrlIMem=0                                            Premise(F253)
	S526= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S402,S525)
	S527= CtrlIRMux=0                                           Premise(F254)
	S528= CtrlGPR=0                                             Premise(F255)
	S529= GPR[rS]=a                                             GPR-Hold(S405,S528)
	S530= GPR[rT]=b                                             GPR-Hold(S406,S528)
	S531= CtrlA_EX=0                                            Premise(F256)
	S532= [A_EX]=FU(a)                                          A_EX-Hold(S408,S531)
	S533= CtrlB_EX=0                                            Premise(F257)
	S534= [B_EX]=FU(b)                                          B_EX-Hold(S410,S533)
	S535= CtrlIR_EX=0                                           Premise(F258)
	S536= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Hold(S412,S535)
	S537= CtrlALUOut_MEM=0                                      Premise(F259)
	S538= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                   ALUOut_MEM-Hold(S414,S537)
	S539= CtrlIR_MEM=0                                          Premise(F260)
	S540= [IR_MEM]={0,rS,rT,rD,0,43}                            IR_MEM-Hold(S416,S539)
	S541= CtrlIR_DMMU1=0                                        Premise(F261)
	S542= [IR_DMMU1]={0,rS,rT,rD,0,43}                          IR_DMMU1-Hold(S418,S541)
	S543= CtrlIR_WB=0                                           Premise(F262)
	S544= [IR_WB]={0,rS,rT,rD,0,43}                             IR_WB-Hold(S420,S543)
	S545= CtrlA_MEM=0                                           Premise(F263)
	S546= CtrlA_WB=0                                            Premise(F264)
	S547= CtrlB_MEM=0                                           Premise(F265)
	S548= CtrlB_WB=0                                            Premise(F266)
	S549= CtrlALUOut_DMMU1=0                                    Premise(F267)
	S550= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU1-Hold(S426,S549)
	S551= CtrlALUOut_WB=0                                       Premise(F268)
	S552= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                    ALUOut_WB-Hold(S428,S551)
	S553= CtrlIR_DMMU2=1                                        Premise(F269)
	S554= [IR_DMMU2]={0,rS,rT,rD,0,43}                          IR_DMMU2-Write(S500,S553)
	S555= CtrlALUOut_DMMU2=1                                    Premise(F270)
	S556= [ALUOut_DMMU2]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU2-Write(S502,S555)

MEM(DMMU2)	S557= CP0.ASID=pid                                          CP0-Read-ASID(S509)
	S558= PC.CIA=addr                                           PC-Out(S515)
	S559= PC.CIA31_28=addr[31:28]                               PC-Out(S515)
	S560= PC.Out=addr+4                                         PC-Out(S516)
	S561= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S518)
	S562= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S518)
	S563= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S518)
	S564= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S524)
	S565= IR_ID.Out31_26=0                                      IR-Out(S524)
	S566= IR_ID.Out25_21=rS                                     IR-Out(S524)
	S567= IR_ID.Out20_16=rT                                     IR-Out(S524)
	S568= IR_ID.Out15_11=rD                                     IR-Out(S524)
	S569= IR_ID.Out10_6=0                                       IR-Out(S524)
	S570= IR_ID.Out5_0=43                                       IR-Out(S524)
	S571= A_EX.Out=FU(a)                                        A_EX-Out(S532)
	S572= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S532)
	S573= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S532)
	S574= B_EX.Out=FU(b)                                        B_EX-Out(S534)
	S575= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S534)
	S576= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S534)
	S577= IR_EX.Out={0,rS,rT,rD,0,43}                           IR_EX-Out(S536)
	S578= IR_EX.Out31_26=0                                      IR_EX-Out(S536)
	S579= IR_EX.Out25_21=rS                                     IR_EX-Out(S536)
	S580= IR_EX.Out20_16=rT                                     IR_EX-Out(S536)
	S581= IR_EX.Out15_11=rD                                     IR_EX-Out(S536)
	S582= IR_EX.Out10_6=0                                       IR_EX-Out(S536)
	S583= IR_EX.Out5_0=43                                       IR_EX-Out(S536)
	S584= ALUOut_MEM.Out={31{0},(FU(a)<uFU(b))}                 ALUOut_MEM-Out(S538)
	S585= ALUOut_MEM.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]       ALUOut_MEM-Out(S538)
	S586= ALUOut_MEM.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]       ALUOut_MEM-Out(S538)
	S587= IR_MEM.Out={0,rS,rT,rD,0,43}                          IR_MEM-Out(S540)
	S588= IR_MEM.Out31_26=0                                     IR_MEM-Out(S540)
	S589= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S540)
	S590= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S540)
	S591= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S540)
	S592= IR_MEM.Out10_6=0                                      IR_MEM-Out(S540)
	S593= IR_MEM.Out5_0=43                                      IR_MEM-Out(S540)
	S594= IR_DMMU1.Out={0,rS,rT,rD,0,43}                        IR_DMMU1-Out(S542)
	S595= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S542)
	S596= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S542)
	S597= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S542)
	S598= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S542)
	S599= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S542)
	S600= IR_DMMU1.Out5_0=43                                    IR_DMMU1-Out(S542)
	S601= IR_WB.Out={0,rS,rT,rD,0,43}                           IR-Out(S544)
	S602= IR_WB.Out31_26=0                                      IR-Out(S544)
	S603= IR_WB.Out25_21=rS                                     IR-Out(S544)
	S604= IR_WB.Out20_16=rT                                     IR-Out(S544)
	S605= IR_WB.Out15_11=rD                                     IR-Out(S544)
	S606= IR_WB.Out10_6=0                                       IR-Out(S544)
	S607= IR_WB.Out5_0=43                                       IR-Out(S544)
	S608= ALUOut_DMMU1.Out={31{0},(FU(a)<uFU(b))}               ALUOut_DMMU1-Out(S550)
	S609= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]     ALUOut_DMMU1-Out(S550)
	S610= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]     ALUOut_DMMU1-Out(S550)
	S611= ALUOut_WB.Out={31{0},(FU(a)<uFU(b))}                  ALUOut_WB-Out(S552)
	S612= ALUOut_WB.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]        ALUOut_WB-Out(S552)
	S613= ALUOut_WB.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]        ALUOut_WB-Out(S552)
	S614= IR_DMMU2.Out={0,rS,rT,rD,0,43}                        IR_DMMU2-Out(S554)
	S615= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S554)
	S616= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S554)
	S617= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S554)
	S618= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S554)
	S619= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S554)
	S620= IR_DMMU2.Out5_0=43                                    IR_DMMU2-Out(S554)
	S621= ALUOut_DMMU2.Out={31{0},(FU(a)<uFU(b))}               ALUOut_DMMU2-Out(S556)
	S622= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]     ALUOut_DMMU2-Out(S556)
	S623= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]     ALUOut_DMMU2-Out(S556)
	S624= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F271)
	S625= FU.IR_DMMU2={0,rS,rT,rD,0,43}                         Path(S614,S624)
	S626= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F272)
	S627= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F273)
	S628= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F274)
	S629= CU_DMMU2.Op=0                                         Path(S615,S628)
	S630= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F275)
	S631= CU_DMMU2.IRFunc=43                                    Path(S620,S630)
	S632= IR_DMMU2.Out=>IR_WB.In                                Premise(F276)
	S633= IR_WB.In={0,rS,rT,rD,0,43}                            Path(S614,S632)
	S634= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F277)
	S635= ALUOut_WB.In={31{0},(FU(a)<uFU(b))}                   Path(S621,S634)
	S636= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F278)
	S637= FU.InDMMU2={31{0},(FU(a)<uFU(b))}                     Path(S621,S636)
	S638= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F279)
	S639= FU.InDMMU2_WReg=rD                                    Path(S618,S638)
	S640= CtrlASIDIn=0                                          Premise(F280)
	S641= CtrlCP0=0                                             Premise(F281)
	S642= CP0[ASID]=pid                                         CP0-Hold(S509,S641)
	S643= CtrlEPCIn=0                                           Premise(F282)
	S644= CtrlExCodeIn=0                                        Premise(F283)
	S645= CtrlIMMU=0                                            Premise(F284)
	S646= CtrlPC=0                                              Premise(F285)
	S647= CtrlPCInc=0                                           Premise(F286)
	S648= PC[CIA]=addr                                          PC-Hold(S515,S647)
	S649= PC[Out]=addr+4                                        PC-Hold(S516,S646,S647)
	S650= CtrlIAddrReg=0                                        Premise(F287)
	S651= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S518,S650)
	S652= CtrlICache=0                                          Premise(F288)
	S653= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S520,S652)
	S654= CtrlIR_IMMU=0                                         Premise(F289)
	S655= CtrlICacheReg=0                                       Premise(F290)
	S656= CtrlIR_ID=0                                           Premise(F291)
	S657= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S524,S656)
	S658= CtrlIMem=0                                            Premise(F292)
	S659= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S526,S658)
	S660= CtrlIRMux=0                                           Premise(F293)
	S661= CtrlGPR=0                                             Premise(F294)
	S662= GPR[rS]=a                                             GPR-Hold(S529,S661)
	S663= GPR[rT]=b                                             GPR-Hold(S530,S661)
	S664= CtrlA_EX=0                                            Premise(F295)
	S665= [A_EX]=FU(a)                                          A_EX-Hold(S532,S664)
	S666= CtrlB_EX=0                                            Premise(F296)
	S667= [B_EX]=FU(b)                                          B_EX-Hold(S534,S666)
	S668= CtrlIR_EX=0                                           Premise(F297)
	S669= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Hold(S536,S668)
	S670= CtrlALUOut_MEM=0                                      Premise(F298)
	S671= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                   ALUOut_MEM-Hold(S538,S670)
	S672= CtrlIR_MEM=0                                          Premise(F299)
	S673= [IR_MEM]={0,rS,rT,rD,0,43}                            IR_MEM-Hold(S540,S672)
	S674= CtrlIR_DMMU1=0                                        Premise(F300)
	S675= [IR_DMMU1]={0,rS,rT,rD,0,43}                          IR_DMMU1-Hold(S542,S674)
	S676= CtrlIR_WB=1                                           Premise(F301)
	S677= [IR_WB]={0,rS,rT,rD,0,43}                             IR_WB-Write(S633,S676)
	S678= CtrlA_MEM=0                                           Premise(F302)
	S679= CtrlA_WB=0                                            Premise(F303)
	S680= CtrlB_MEM=0                                           Premise(F304)
	S681= CtrlB_WB=0                                            Premise(F305)
	S682= CtrlALUOut_DMMU1=0                                    Premise(F306)
	S683= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU1-Hold(S550,S682)
	S684= CtrlALUOut_WB=1                                       Premise(F307)
	S685= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                    ALUOut_WB-Write(S635,S684)
	S686= CtrlIR_DMMU2=0                                        Premise(F308)
	S687= [IR_DMMU2]={0,rS,rT,rD,0,43}                          IR_DMMU2-Hold(S554,S686)
	S688= CtrlALUOut_DMMU2=0                                    Premise(F309)
	S689= [ALUOut_DMMU2]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU2-Hold(S556,S688)

WB	S690= CP0.ASID=pid                                          CP0-Read-ASID(S642)
	S691= PC.CIA=addr                                           PC-Out(S648)
	S692= PC.CIA31_28=addr[31:28]                               PC-Out(S648)
	S693= PC.Out=addr+4                                         PC-Out(S649)
	S694= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S651)
	S695= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S651)
	S696= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S651)
	S697= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S657)
	S698= IR_ID.Out31_26=0                                      IR-Out(S657)
	S699= IR_ID.Out25_21=rS                                     IR-Out(S657)
	S700= IR_ID.Out20_16=rT                                     IR-Out(S657)
	S701= IR_ID.Out15_11=rD                                     IR-Out(S657)
	S702= IR_ID.Out10_6=0                                       IR-Out(S657)
	S703= IR_ID.Out5_0=43                                       IR-Out(S657)
	S704= A_EX.Out=FU(a)                                        A_EX-Out(S665)
	S705= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S665)
	S706= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S665)
	S707= B_EX.Out=FU(b)                                        B_EX-Out(S667)
	S708= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S667)
	S709= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S667)
	S710= IR_EX.Out={0,rS,rT,rD,0,43}                           IR_EX-Out(S669)
	S711= IR_EX.Out31_26=0                                      IR_EX-Out(S669)
	S712= IR_EX.Out25_21=rS                                     IR_EX-Out(S669)
	S713= IR_EX.Out20_16=rT                                     IR_EX-Out(S669)
	S714= IR_EX.Out15_11=rD                                     IR_EX-Out(S669)
	S715= IR_EX.Out10_6=0                                       IR_EX-Out(S669)
	S716= IR_EX.Out5_0=43                                       IR_EX-Out(S669)
	S717= ALUOut_MEM.Out={31{0},(FU(a)<uFU(b))}                 ALUOut_MEM-Out(S671)
	S718= ALUOut_MEM.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]       ALUOut_MEM-Out(S671)
	S719= ALUOut_MEM.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]       ALUOut_MEM-Out(S671)
	S720= IR_MEM.Out={0,rS,rT,rD,0,43}                          IR_MEM-Out(S673)
	S721= IR_MEM.Out31_26=0                                     IR_MEM-Out(S673)
	S722= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S673)
	S723= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S673)
	S724= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S673)
	S725= IR_MEM.Out10_6=0                                      IR_MEM-Out(S673)
	S726= IR_MEM.Out5_0=43                                      IR_MEM-Out(S673)
	S727= IR_DMMU1.Out={0,rS,rT,rD,0,43}                        IR_DMMU1-Out(S675)
	S728= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S675)
	S729= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S675)
	S730= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S675)
	S731= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S675)
	S732= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S675)
	S733= IR_DMMU1.Out5_0=43                                    IR_DMMU1-Out(S675)
	S734= IR_WB.Out={0,rS,rT,rD,0,43}                           IR-Out(S677)
	S735= IR_WB.Out31_26=0                                      IR-Out(S677)
	S736= IR_WB.Out25_21=rS                                     IR-Out(S677)
	S737= IR_WB.Out20_16=rT                                     IR-Out(S677)
	S738= IR_WB.Out15_11=rD                                     IR-Out(S677)
	S739= IR_WB.Out10_6=0                                       IR-Out(S677)
	S740= IR_WB.Out5_0=43                                       IR-Out(S677)
	S741= ALUOut_DMMU1.Out={31{0},(FU(a)<uFU(b))}               ALUOut_DMMU1-Out(S683)
	S742= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]     ALUOut_DMMU1-Out(S683)
	S743= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]     ALUOut_DMMU1-Out(S683)
	S744= ALUOut_WB.Out={31{0},(FU(a)<uFU(b))}                  ALUOut_WB-Out(S685)
	S745= ALUOut_WB.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]        ALUOut_WB-Out(S685)
	S746= ALUOut_WB.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]        ALUOut_WB-Out(S685)
	S747= IR_DMMU2.Out={0,rS,rT,rD,0,43}                        IR_DMMU2-Out(S687)
	S748= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S687)
	S749= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S687)
	S750= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S687)
	S751= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S687)
	S752= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S687)
	S753= IR_DMMU2.Out5_0=43                                    IR_DMMU2-Out(S687)
	S754= ALUOut_DMMU2.Out={31{0},(FU(a)<uFU(b))}               ALUOut_DMMU2-Out(S689)
	S755= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]     ALUOut_DMMU2-Out(S689)
	S756= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]     ALUOut_DMMU2-Out(S689)
	S757= IR_WB.Out=>FU.IR_WB                                   Premise(F310)
	S758= FU.IR_WB={0,rS,rT,rD,0,43}                            Path(S734,S757)
	S759= IR_WB.Out31_26=>CU_WB.Op                              Premise(F311)
	S760= CU_WB.Op=0                                            Path(S735,S759)
	S761= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F312)
	S762= CU_WB.IRFunc=43                                       Path(S740,S761)
	S763= IR_WB.Out15_11=>GPR.WReg                              Premise(F313)
	S764= GPR.WReg=rD                                           Path(S738,S763)
	S765= ALUOut_WB.Out=>GPR.WData                              Premise(F314)
	S766= GPR.WData={31{0},(FU(a)<uFU(b))}                      Path(S744,S765)
	S767= ALUOut_WB.Out=>FU.InWB                                Premise(F315)
	S768= FU.InWB={31{0},(FU(a)<uFU(b))}                        Path(S744,S767)
	S769= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F316)
	S770= FU.InWB_WReg=rD                                       Path(S738,S769)
	S771= CtrlASIDIn=0                                          Premise(F317)
	S772= CtrlCP0=0                                             Premise(F318)
	S773= CP0[ASID]=pid                                         CP0-Hold(S642,S772)
	S774= CtrlEPCIn=0                                           Premise(F319)
	S775= CtrlExCodeIn=0                                        Premise(F320)
	S776= CtrlIMMU=0                                            Premise(F321)
	S777= CtrlPC=0                                              Premise(F322)
	S778= CtrlPCInc=0                                           Premise(F323)
	S779= PC[CIA]=addr                                          PC-Hold(S648,S778)
	S780= PC[Out]=addr+4                                        PC-Hold(S649,S777,S778)
	S781= CtrlIAddrReg=0                                        Premise(F324)
	S782= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S651,S781)
	S783= CtrlICache=0                                          Premise(F325)
	S784= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S653,S783)
	S785= CtrlIR_IMMU=0                                         Premise(F326)
	S786= CtrlICacheReg=0                                       Premise(F327)
	S787= CtrlIR_ID=0                                           Premise(F328)
	S788= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S657,S787)
	S789= CtrlIMem=0                                            Premise(F329)
	S790= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S659,S789)
	S791= CtrlIRMux=0                                           Premise(F330)
	S792= CtrlGPR=1                                             Premise(F331)
	S793= GPR[rD]={31{0},(FU(a)<uFU(b))}                        GPR-Write(S764,S766,S792)
	S794= CtrlA_EX=0                                            Premise(F332)
	S795= [A_EX]=FU(a)                                          A_EX-Hold(S665,S794)
	S796= CtrlB_EX=0                                            Premise(F333)
	S797= [B_EX]=FU(b)                                          B_EX-Hold(S667,S796)
	S798= CtrlIR_EX=0                                           Premise(F334)
	S799= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Hold(S669,S798)
	S800= CtrlALUOut_MEM=0                                      Premise(F335)
	S801= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                   ALUOut_MEM-Hold(S671,S800)
	S802= CtrlIR_MEM=0                                          Premise(F336)
	S803= [IR_MEM]={0,rS,rT,rD,0,43}                            IR_MEM-Hold(S673,S802)
	S804= CtrlIR_DMMU1=0                                        Premise(F337)
	S805= [IR_DMMU1]={0,rS,rT,rD,0,43}                          IR_DMMU1-Hold(S675,S804)
	S806= CtrlIR_WB=0                                           Premise(F338)
	S807= [IR_WB]={0,rS,rT,rD,0,43}                             IR_WB-Hold(S677,S806)
	S808= CtrlA_MEM=0                                           Premise(F339)
	S809= CtrlA_WB=0                                            Premise(F340)
	S810= CtrlB_MEM=0                                           Premise(F341)
	S811= CtrlB_WB=0                                            Premise(F342)
	S812= CtrlALUOut_DMMU1=0                                    Premise(F343)
	S813= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU1-Hold(S683,S812)
	S814= CtrlALUOut_WB=0                                       Premise(F344)
	S815= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                    ALUOut_WB-Hold(S685,S814)
	S816= CtrlIR_DMMU2=0                                        Premise(F345)
	S817= [IR_DMMU2]={0,rS,rT,rD,0,43}                          IR_DMMU2-Hold(S687,S816)
	S818= CtrlALUOut_DMMU2=0                                    Premise(F346)
	S819= [ALUOut_DMMU2]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU2-Hold(S689,S818)

POST	S773= CP0[ASID]=pid                                         CP0-Hold(S642,S772)
	S779= PC[CIA]=addr                                          PC-Hold(S648,S778)
	S780= PC[Out]=addr+4                                        PC-Hold(S649,S777,S778)
	S782= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S651,S781)
	S784= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S653,S783)
	S788= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S657,S787)
	S790= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S659,S789)
	S793= GPR[rD]={31{0},(FU(a)<uFU(b))}                        GPR-Write(S764,S766,S792)
	S795= [A_EX]=FU(a)                                          A_EX-Hold(S665,S794)
	S797= [B_EX]=FU(b)                                          B_EX-Hold(S667,S796)
	S799= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Hold(S669,S798)
	S801= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                   ALUOut_MEM-Hold(S671,S800)
	S803= [IR_MEM]={0,rS,rT,rD,0,43}                            IR_MEM-Hold(S673,S802)
	S805= [IR_DMMU1]={0,rS,rT,rD,0,43}                          IR_DMMU1-Hold(S675,S804)
	S807= [IR_WB]={0,rS,rT,rD,0,43}                             IR_WB-Hold(S677,S806)
	S813= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU1-Hold(S683,S812)
	S815= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                    ALUOut_WB-Hold(S685,S814)
	S817= [IR_DMMU2]={0,rS,rT,rD,0,43}                          IR_DMMU2-Hold(S687,S816)
	S819= [ALUOut_DMMU2]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU2-Hold(S689,S818)

