#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Oct  3 16:30:59 2018
# Process ID: 20140
# Current directory: C:/Users/Tayo/Documents/Digital Design/Adder/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27152 C:\Users\Tayo\Documents\Digital Design\Adder\Adder\Adder.xpr
# Log file: C:/Users/Tayo/Documents/Digital Design/Adder/Adder/vivado.log
# Journal file: C:/Users/Tayo/Documents/Digital Design/Adder/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Tayo/Desktop/Digital Design/Full_Adder/Adder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 702.301 ; gain = 42.805
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity two_bit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sim_1/new/two_bit_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity two_bit_testbench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9ee84419824e45b51f6ecf43e51079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_testbench_behav xil_defaultlib.two_bit_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.two_bit_adder [two_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.two_bit_testbench
Built simulation snapshot two_bit_testbench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tayo/Documents/Digital -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Tayo/Documents/Digital" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  3 16:36:18 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 716.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_testbench_behav -key {Behavioral:sim_1:Functional:two_bit_testbench} -tclbatch {two_bit_testbench.tcl} -view {{C:/Users/Tayo/Documents/Digital Design/Adder/Adder/two_bit_testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config {C:/Users/Tayo/Documents/Digital Design/Adder/Adder/two_bit_testbench_behav.wcfg}
source two_bit_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 726.348 ; gain = 9.695
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 726.348 ; gain = 9.695
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Wed Oct  3 16:40:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.runs/synth_1/runme.log
[Wed Oct  3 16:40:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: two_bit_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 848.625 ; gain = 75.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'two_bit_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd:44]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/half_adder.vhd:34' bound to instance 'half' of component 'half_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd:67]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/half_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/half_adder.vhd:42]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'full' of component 'full_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd:68]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/full_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/full_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'two_bit_adder' (3#1) [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 887.586 ; gain = 114.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 887.586 ; gain = 114.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/constrs_1/new/half_adder.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'JI5' is not a valid site or package pin name. [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/constrs_1/new/half_adder.xdc:8]
Finished Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/constrs_1/new/half_adder.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1232.570 ; gain = 459.449
12 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1232.570 ; gain = 459.449
place_ports A0 V10
place_ports A1 V11
place_ports B0 V12
place_ports B1 H6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1335.301 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: two_bit_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'two_bit_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd:44]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/half_adder.vhd:34' bound to instance 'half' of component 'half_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd:67]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/half_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/half_adder.vhd:42]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'full' of component 'full_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd:68]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/full_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/full_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'two_bit_adder' (3#1) [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/sources_1/new/two_bit_adder.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1335.301 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1335.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/constrs_1/new/half_adder.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.srcs/constrs_1/new/half_adder.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1335.301 ; gain = 0.000
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1335.301 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct  3 16:55:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.runs/synth_1/runme.log
[Wed Oct  3 16:55:55 2018] Launched impl_1...
Run output will be captured here: C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9DAA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1875.316 ; gain = 540.016
set_property PROGRAM.FILE {C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.runs/impl_1/two_bit_adder.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.runs/impl_1/two_bit_adder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4B9DAA
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 22:26:30 2018...
