Analysis & Synthesis report for UNITL
Mon Aug 19 18:43:09 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0|altsyncram_66v:auto_generated
 14. Parameter Settings for Inferred Entity Instance: NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 19 18:43:09 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; UNITL                                           ;
; Top-level Entity Name              ; UNITL                                           ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 160                                             ;
;     Total combinational functions  ; 155                                             ;
;     Dedicated logic registers      ; 67                                              ;
; Total registers                    ; 67                                              ;
; Total pins                         ; 52                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; UNITL              ; UNITL              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; Memoria/REG1.bdf                 ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Memoria/REG1.bdf                                                  ;         ;
; partes/ULA_encoder.bdf           ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/partes/ULA_encoder.bdf                                            ;         ;
; partes/OPCODE_decoder.bdf        ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/partes/OPCODE_decoder.bdf                                         ;         ;
; Clock/div_freq24.bdf             ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Clock/div_freq24.bdf                                              ;         ;
; Clock/div_freq4.bdf              ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Clock/div_freq4.bdf                                               ;         ;
; Clock/div_freq2.bdf              ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Clock/div_freq2.bdf                                               ;         ;
; ConversorDisplay/G.bdf           ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/ConversorDisplay/G.bdf                                            ;         ;
; ConversorDisplay/F.bdf           ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/ConversorDisplay/F.bdf                                            ;         ;
; ConversorDisplay/E.bdf           ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/ConversorDisplay/E.bdf                                            ;         ;
; ConversorDisplay/D.bdf           ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/ConversorDisplay/D.bdf                                            ;         ;
; ConversorDisplay/C.bdf           ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/ConversorDisplay/C.bdf                                            ;         ;
; ConversorDisplay/B.bdf           ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/ConversorDisplay/B.bdf                                            ;         ;
; ConversorDisplay/A.bdf           ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/ConversorDisplay/A.bdf                                            ;         ;
; Soma/RCA8.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Soma/RCA8.bdf                                                     ;         ;
; Soma/HA.bdf                      ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Soma/HA.bdf                                                       ;         ;
; Etc/OR4b.bdf                     ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/OR4b.bdf                                                      ;         ;
; Etc/NOT4b.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/NOT4b.bdf                                                     ;         ;
; Etc/MUX2x8.bdf                   ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/MUX2x8.bdf                                                    ;         ;
; Etc/MUX2x1.bdf                   ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/MUX2x1.bdf                                                    ;         ;
; Etc/AND4b.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/AND4b.bdf                                                     ;         ;
; Soma/RCA4.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Soma/RCA4.bdf                                                     ;         ;
; Soma/FAC.bdf                     ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Soma/FAC.bdf                                                      ;         ;
; IO/Switch.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/IO/Switch.bdf                                                     ;         ;
; UNITL.bdf                        ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/UNITL.bdf                                                         ;         ;
; ConversorDisplay/C7S.bdf         ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/ConversorDisplay/C7S.bdf                                          ;         ;
; IO/Display0.bdf                  ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/IO/Display0.bdf                                                   ;         ;
; IO/Display1.bdf                  ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/IO/Display1.bdf                                                   ;         ;
; Soma/INC8.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Soma/INC8.bdf                                                     ;         ;
; IO/Button.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/IO/Button.bdf                                                     ;         ;
; IO/Clock.bdf                     ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/IO/Clock.bdf                                                      ;         ;
; Memoria/DFF3.bdf                 ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Memoria/DFF3.bdf                                                  ;         ;
; Soma/INC3.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Soma/INC3.bdf                                                     ;         ;
; partes/Temporizador.bdf          ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/partes/Temporizador.bdf                                           ;         ;
; Etc/DEMUX1x2.bdf                 ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/DEMUX1x2.bdf                                                  ;         ;
; Etc/DEMUX1x8.bdf                 ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/DEMUX1x8.bdf                                                  ;         ;
; partes/UC.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/partes/UC.bdf                                                     ;         ;
; Etc/MUX2x3.bdf                   ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/MUX2x3.bdf                                                    ;         ;
; partes/ULA8.bdf                  ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/partes/ULA8.bdf                                                   ;         ;
; partes/ROM.vhd                   ; yes             ; User VHDL File                                        ; C:/CD/partes/ROM.vhd                                                    ;         ;
; IO/Display2.bdf                  ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/IO/Display2.bdf                                                   ;         ;
; IO/Display3.bdf                  ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/IO/Display3.bdf                                                   ;         ;
; NEANDER.bdf                      ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/NEANDER.bdf                                                       ;         ;
; Memoria/DFFR8.bdf                ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Memoria/DFFR8.bdf                                                 ;         ;
; Memoria/REG8.bdf                 ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Memoria/REG8.bdf                                                  ;         ;
; partes/PC.bdf                    ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/partes/PC.bdf                                                     ;         ;
; Clock/div_freq25.bdf             ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Clock/div_freq25.bdf                                              ;         ;
; Etc/DEMUX1x16.bdf                ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/Etc/DEMUX1x16.bdf                                                 ;         ;
; IO/LedS.bdf                      ; yes             ; User Block Diagram/Schematic File                     ; C:/CD/IO/LedS.bdf                                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_66v.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/CD/db/altsyncram_66v.tdf                                             ;         ;
; UNITL.UNITL0.rtl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/CD/db/UNITL.UNITL0.rtl.mif                                           ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 160      ;
;                                             ;          ;
; Total combinational functions               ; 155      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 103      ;
;     -- 3 input functions                    ; 18       ;
;     -- <=2 input functions                  ; 34       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 155      ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 67       ;
;     -- Dedicated logic registers            ; 67       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 52       ;
; Total memory bits                           ; 2048     ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; H2~input ;
; Maximum fan-out                             ; 55       ;
; Total fan-out                               ; 882      ;
; Average fan-out                             ; 2.64     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                              ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |UNITL                                      ; 155 (0)           ; 67 (0)       ; 2048        ; 0            ; 0       ; 0         ; 52   ; 0            ; |UNITL                                                                                  ; work         ;
;    |C7S:inst11|                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst11                                                                       ; work         ;
;       |A:inst7|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst11|A:inst7                                                               ; work         ;
;       |B:inst1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst11|B:inst1                                                               ; work         ;
;       |C:inst2|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst11|C:inst2                                                               ; work         ;
;       |D:inst3|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst11|D:inst3                                                               ; work         ;
;       |E:inst4|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst11|E:inst4                                                               ; work         ;
;       |F:inst5|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst11|F:inst5                                                               ; work         ;
;       |G:inst6|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst11|G:inst6                                                               ; work         ;
;    |C7S:inst12|                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst12                                                                       ; work         ;
;       |A:inst7|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst12|A:inst7                                                               ; work         ;
;       |B:inst1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst12|B:inst1                                                               ; work         ;
;       |C:inst2|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst12|C:inst2                                                               ; work         ;
;       |D:inst3|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst12|D:inst3                                                               ; work         ;
;       |E:inst4|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst12|E:inst4                                                               ; work         ;
;       |F:inst5|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst12|F:inst5                                                               ; work         ;
;       |G:inst6|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst12|G:inst6                                                               ; work         ;
;    |C7S:inst8|                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst8                                                                        ; work         ;
;       |A:inst7|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst8|A:inst7                                                                ; work         ;
;       |B:inst1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst8|B:inst1                                                                ; work         ;
;       |C:inst2|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst8|C:inst2                                                                ; work         ;
;       |D:inst3|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst8|D:inst3                                                                ; work         ;
;       |E:inst4|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst8|E:inst4                                                                ; work         ;
;       |F:inst5|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst8|F:inst5                                                                ; work         ;
;       |G:inst6|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst8|G:inst6                                                                ; work         ;
;    |C7S:inst9|                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst9                                                                        ; work         ;
;       |A:inst7|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst9|A:inst7                                                                ; work         ;
;       |B:inst1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst9|B:inst1                                                                ; work         ;
;       |C:inst2|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst9|C:inst2                                                                ; work         ;
;       |D:inst3|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst9|D:inst3                                                                ; work         ;
;       |E:inst4|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst9|E:inst4                                                                ; work         ;
;       |F:inst5|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst9|F:inst5                                                                ; work         ;
;       |G:inst6|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|C7S:inst9|G:inst6                                                                ; work         ;
;    |NEANDER:inst2|                          ; 127 (2)           ; 67 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2                                                                    ; work         ;
;       |MUX2x1:inst6|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|MUX2x1:inst6                                                       ; work         ;
;       |OPCODE_decoder:inst11|               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|OPCODE_decoder:inst11                                              ; work         ;
;          |DEMUX1x16:inst|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|OPCODE_decoder:inst11|DEMUX1x16:inst                               ; work         ;
;             |DEMUX1x8:inst1|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|OPCODE_decoder:inst11|DEMUX1x16:inst|DEMUX1x8:inst1                ; work         ;
;                |DEMUX1x2:inst9|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|OPCODE_decoder:inst11|DEMUX1x16:inst|DEMUX1x8:inst1|DEMUX1x2:inst9 ; work         ;
;             |DEMUX1x8:inst|                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|OPCODE_decoder:inst11|DEMUX1x16:inst|DEMUX1x8:inst                 ; work         ;
;                |DEMUX1x2:inst6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|OPCODE_decoder:inst11|DEMUX1x16:inst|DEMUX1x8:inst|DEMUX1x2:inst6  ; work         ;
;       |PC:inst10|                           ; 15 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10                                                          ; work         ;
;          |DFFR8:inst|                       ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|DFFR8:inst                                               ; work         ;
;          |INC8:inst2|                       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|INC8:inst2                                               ; work         ;
;             |HA:inst10|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|INC8:inst2|HA:inst10                                     ; work         ;
;             |HA:inst12|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|INC8:inst2|HA:inst12                                     ; work         ;
;             |HA:inst8|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|INC8:inst2|HA:inst8                                      ; work         ;
;             |HA:inst9|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|INC8:inst2|HA:inst9                                      ; work         ;
;          |MUX2x8:inst4|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4                                             ; work         ;
;             |MUX2x1:inst1|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4|MUX2x1:inst1                                ; work         ;
;             |MUX2x1:inst2|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4|MUX2x1:inst2                                ; work         ;
;             |MUX2x1:inst3|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4|MUX2x1:inst3                                ; work         ;
;             |MUX2x1:inst4|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4|MUX2x1:inst4                                ; work         ;
;             |MUX2x1:inst5|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4|MUX2x1:inst5                                ; work         ;
;             |MUX2x1:inst6|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4|MUX2x1:inst6                                ; work         ;
;             |MUX2x1:inst7|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4|MUX2x1:inst7                                ; work         ;
;             |MUX2x1:inst|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|PC:inst10|MUX2x8:inst4|MUX2x1:inst                                 ; work         ;
;       |REG1:inst18|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG1:inst18                                                        ; work         ;
;       |REG1:inst19|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG1:inst19                                                        ; work         ;
;       |REG8:inst13|                         ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13                                                        ; work         ;
;          |DFFR8:inst|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|DFFR8:inst                                             ; work         ;
;          |MUX2x8:inst4|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4                                           ; work         ;
;             |MUX2x1:inst1|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4|MUX2x1:inst1                              ; work         ;
;             |MUX2x1:inst2|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4|MUX2x1:inst2                              ; work         ;
;             |MUX2x1:inst3|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4|MUX2x1:inst3                              ; work         ;
;             |MUX2x1:inst4|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4|MUX2x1:inst4                              ; work         ;
;             |MUX2x1:inst5|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4|MUX2x1:inst5                              ; work         ;
;             |MUX2x1:inst6|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4|MUX2x1:inst6                              ; work         ;
;             |MUX2x1:inst7|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4|MUX2x1:inst7                              ; work         ;
;             |MUX2x1:inst|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst13|MUX2x8:inst4|MUX2x1:inst                               ; work         ;
;       |REG8:inst14|                         ; 8 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst14                                                        ; work         ;
;          |DFFR8:inst|                       ; 8 (8)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst14|DFFR8:inst                                             ; work         ;
;       |REG8:inst15|                         ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst15                                                        ; work         ;
;          |DFFR8:inst|                       ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst15|DFFR8:inst                                             ; work         ;
;       |REG8:inst17|                         ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst17                                                        ; work         ;
;          |DFFR8:inst|                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|REG8:inst17|DFFR8:inst                                             ; work         ;
;       |ROM:inst3|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ROM:inst3                                                          ; work         ;
;          |altsyncram:Mux5_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0                                    ; work         ;
;             |altsyncram_66v:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0|altsyncram_66v:auto_generated      ; work         ;
;       |Temporizador:inst1|                  ; 7 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1                                                 ; work         ;
;          |DEMUX1x8:inst15|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1|DEMUX1x8:inst15                                 ; work         ;
;             |DEMUX1x2:inst7|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1|DEMUX1x8:inst15|DEMUX1x2:inst7                  ; work         ;
;             |DEMUX1x2:inst8|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1|DEMUX1x8:inst15|DEMUX1x2:inst8                  ; work         ;
;             |DEMUX1x2:inst9|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1|DEMUX1x8:inst15|DEMUX1x2:inst9                  ; work         ;
;          |DFF3:inst11|                      ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1|DFF3:inst11                                     ; work         ;
;          |MUX2x3:inst|                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1|MUX2x3:inst                                     ; work         ;
;             |MUX2x1:inst2|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1|MUX2x3:inst|MUX2x1:inst2                        ; work         ;
;             |MUX2x1:inst3|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|Temporizador:inst1|MUX2x3:inst|MUX2x1:inst3                        ; work         ;
;       |UC:inst4|                            ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|UC:inst4                                                           ; work         ;
;       |ULA8:inst|                           ; 35 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst                                                          ; work         ;
;          |MUX2x8:inst2|                     ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2                                             ; work         ;
;             |MUX2x1:inst1|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst1                                ; work         ;
;             |MUX2x1:inst2|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst2                                ; work         ;
;             |MUX2x1:inst3|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst3                                ; work         ;
;             |MUX2x1:inst4|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst4                                ; work         ;
;             |MUX2x1:inst5|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst5                                ; work         ;
;             |MUX2x1:inst6|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst6                                ; work         ;
;             |MUX2x1:inst7|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst7                                ; work         ;
;             |MUX2x1:inst|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst                                 ; work         ;
;          |RCA8:inst4|                       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4                                               ; work         ;
;             |RCA4:inst2|                    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst2                                    ; work         ;
;                |FAC:inst1|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst2|FAC:inst1                          ; work         ;
;                |FAC:inst3|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst2|FAC:inst3                          ; work         ;
;                |FAC:inst4|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst2|FAC:inst4                          ; work         ;
;             |RCA4:inst3|                    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst3                                    ; work         ;
;                |FAC:inst1|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst3|FAC:inst1                          ; work         ;
;                |FAC:inst3|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst3|FAC:inst3                          ; work         ;
;                |FAC:inst|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst3|FAC:inst                           ; work         ;
;       |ULA_encoder:inst2|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|ULA_encoder:inst2                                                  ; work         ;
;       |div_freq25:inst7|                    ; 25 (1)            ; 25 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7                                                   ; work         ;
;          |div_freq24:inst1|                 ; 24 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1                                  ; work         ;
;             |div_freq4:inst1|               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst1                  ; work         ;
;                |div_freq2:inst1|            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst1|div_freq2:inst1  ; work         ;
;                |div_freq2:inst|             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst1|div_freq2:inst   ; work         ;
;             |div_freq4:inst2|               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst2                  ; work         ;
;                |div_freq2:inst1|            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst2|div_freq2:inst1  ; work         ;
;                |div_freq2:inst|             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst2|div_freq2:inst   ; work         ;
;             |div_freq4:inst3|               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst3                  ; work         ;
;                |div_freq2:inst1|            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst3|div_freq2:inst1  ; work         ;
;                |div_freq2:inst|             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst3|div_freq2:inst   ; work         ;
;             |div_freq4:inst4|               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst4                  ; work         ;
;                |div_freq2:inst1|            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst4|div_freq2:inst1  ; work         ;
;                |div_freq2:inst|             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst4|div_freq2:inst   ; work         ;
;             |div_freq4:inst5|               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst5                  ; work         ;
;                |div_freq2:inst1|            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst5|div_freq2:inst1  ; work         ;
;                |div_freq2:inst|             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst5|div_freq2:inst   ; work         ;
;             |div_freq4:inst|                ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst                   ; work         ;
;                |div_freq2:inst1|            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst|div_freq2:inst1   ; work         ;
;                |div_freq2:inst|             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UNITL|NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst|div_freq2:inst    ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------+
; Name                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                  ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------+
; NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0|altsyncram_66v:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; UNITL.UNITL0.rtl.mif ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------+


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+----------------------------------------------+----------------------------------------------------------+
; Register name                                ; Reason for Removal                                       ;
+----------------------------------------------+----------------------------------------------------------+
; NEANDER:inst2|REG8:inst15|DFFR8:inst|inst7   ; Merged with NEANDER:inst2|REG1:inst18|inst               ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst2   ; Lost fanout                                              ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst    ; Lost fanout                                              ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8   ; Lost fanout                                              ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst3   ; Lost fanout                                              ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst4   ; Lost fanout                                              ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst6   ; Lost fanout                                              ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst5   ; Lost fanout                                              ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst7   ; Lost fanout                                              ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst4~0 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst6~0 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst6~0 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst5~0 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst5~0 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst7~0 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst7~0 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst2~0 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst2~0 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst3~0 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst3~0 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst~0  ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst~0  ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~0 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst2~3 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~3 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst~3  ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~3 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst3~3 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~3 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst4~3 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~3 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst6~3 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~3 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst5~3 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~3 ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst7~3 ; Merged with NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~3 ;
; Total Number of Removed Registers = 23       ;                                                          ;
+----------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 55    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+----------------------------------------------+------------------------------------+------+
; Register Name                                ; Megafunction                       ; Type ;
+----------------------------------------------+------------------------------------+------+
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst2~2 ; NEANDER:inst2|ROM:inst3|Mux5_rtl_0 ; ROM  ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst~2  ; NEANDER:inst2|ROM:inst3|Mux5_rtl_0 ; ROM  ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst8~2 ; NEANDER:inst2|ROM:inst3|Mux5_rtl_0 ; ROM  ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst3~2 ; NEANDER:inst2|ROM:inst3|Mux5_rtl_0 ; ROM  ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst4~2 ; NEANDER:inst2|ROM:inst3|Mux5_rtl_0 ; ROM  ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst6~2 ; NEANDER:inst2|ROM:inst3|Mux5_rtl_0 ; ROM  ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst5~2 ; NEANDER:inst2|ROM:inst3|Mux5_rtl_0 ; ROM  ;
; NEANDER:inst2|REG8:inst14|DFFR8:inst|inst7~2 ; NEANDER:inst2|ROM:inst3|Mux5_rtl_0 ; ROM  ;
+----------------------------------------------+------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |UNITL|NEANDER:inst2|PC:inst10|DFFR8:inst|inst2               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UNITL|NEANDER:inst2|REG8:inst13|DFFR8:inst|inst7             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |UNITL|NEANDER:inst2|ULA8:inst|MUX2x8:inst2|MUX2x1:inst4|inst ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0|altsyncram_66v:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Untyped                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNITL.UNITL0.rtl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_66v       ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 19 18:43:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UNITL -c UNITL
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file memoria/reg1.bdf
    Info (12023): Found entity 1: REG1
Info (12021): Found 1 design units, including 1 entities, in source file partes/ula_encoder.bdf
    Info (12023): Found entity 1: ULA_encoder
Info (12021): Found 1 design units, including 1 entities, in source file partes/opcode_decoder.bdf
    Info (12023): Found entity 1: OPCODE_decoder
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq24.bdf
    Info (12023): Found entity 1: div_freq24
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq4.bdf
    Info (12023): Found entity 1: div_freq4
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq2.bdf
    Info (12023): Found entity 1: div_freq2
Info (12021): Found 1 design units, including 1 entities, in source file partes/ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/g.bdf
    Info (12023): Found entity 1: G
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/f.bdf
    Info (12023): Found entity 1: F
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/e.bdf
    Info (12023): Found entity 1: E
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/d.bdf
    Info (12023): Found entity 1: D
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/c.bdf
    Info (12023): Found entity 1: C
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/b.bdf
    Info (12023): Found entity 1: B
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/a.bdf
    Info (12023): Found entity 1: A
Info (12021): Found 1 design units, including 1 entities, in source file soma/rca16.bdf
    Info (12023): Found entity 1: RCA16
Info (12021): Found 1 design units, including 1 entities, in source file soma/rca8.bdf
    Info (12023): Found entity 1: RCA8
Info (12021): Found 1 design units, including 1 entities, in source file soma/ha.bdf
    Info (12023): Found entity 1: HA
Info (12021): Found 1 design units, including 1 entities, in source file soma/fapg.bdf
    Info (12023): Found entity 1: FAPG
Info (12021): Found 1 design units, including 1 entities, in source file soma/clau4.bdf
    Info (12023): Found entity 1: CLAU4
Info (12021): Found 1 design units, including 1 entities, in source file soma/cla4.bdf
    Info (12023): Found entity 1: CLA4
Info (12021): Found 1 design units, including 1 entities, in source file etc/or4b.bdf
    Info (12023): Found entity 1: OR4b
Info (12021): Found 1 design units, including 1 entities, in source file etc/not4b.bdf
    Info (12023): Found entity 1: NOT4b
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux2x8.bdf
    Info (12023): Found entity 1: MUX2x8
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux2x4.bdf
    Info (12023): Found entity 1: MUX2x4
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux2x1.bdf
    Info (12023): Found entity 1: MUX2x1
Info (12021): Found 1 design units, including 1 entities, in source file etc/mul8.bdf
    Info (12023): Found entity 1: MUL8
Info (12021): Found 1 design units, including 1 entities, in source file etc/and4b.bdf
    Info (12023): Found entity 1: AND4b
Info (12021): Found 1 design units, including 1 entities, in source file soma/rca4.bdf
    Info (12023): Found entity 1: RCA4
Info (12021): Found 1 design units, including 1 entities, in source file soma/fac.bdf
    Info (12023): Found entity 1: FAC
Info (12021): Found 1 design units, including 1 entities, in source file io/led.bdf
    Info (12023): Found entity 1: Led
Info (12021): Found 1 design units, including 1 entities, in source file io/switch.bdf
    Info (12023): Found entity 1: Switch
Info (12021): Found 1 design units, including 1 entities, in source file unitl.bdf
    Info (12023): Found entity 1: UNITL
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/c7s.bdf
    Info (12023): Found entity 1: C7S
Info (12021): Found 1 design units, including 1 entities, in source file io/display0.bdf
    Info (12023): Found entity 1: Display0
Warning (12019): Can't analyze file -- file IO/empty.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file empty.bdf
    Info (12023): Found entity 1: empty
Info (12021): Found 1 design units, including 1 entities, in source file io/display1.bdf
    Info (12023): Found entity 1: Display1
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux4x8.bdf
    Info (12023): Found entity 1: MUX4x8
Info (12021): Found 1 design units, including 1 entities, in source file soma/inc8.bdf
    Info (12023): Found entity 1: INC8
Info (12021): Found 1 design units, including 1 entities, in source file soma/hd.bdf
    Info (12023): Found entity 1: HD
Info (12021): Found 1 design units, including 1 entities, in source file soma/dec8.bdf
    Info (12023): Found entity 1: DEC8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/dff8.bdf
    Info (12023): Found entity 1: DFF8
Info (12021): Found 1 design units, including 1 entities, in source file partes/cud8.bdf
    Info (12023): Found entity 1: CUD8
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq26.bdf
    Info (12023): Found entity 1: div_freq26
Info (12021): Found 1 design units, including 1 entities, in source file io/button.bdf
    Info (12023): Found entity 1: Button
Info (12021): Found 1 design units, including 1 entities, in source file io/clock.bdf
    Info (12023): Found entity 1: Clock
Info (12021): Found 1 design units, including 1 entities, in source file memoria/dff3.bdf
    Info (12023): Found entity 1: DFF3
Info (12021): Found 1 design units, including 1 entities, in source file soma/inc3.bdf
    Info (12023): Found entity 1: INC3
Info (12021): Found 1 design units, including 1 entities, in source file partes/temporizador.bdf
    Info (12023): Found entity 1: Temporizador
Info (12021): Found 1 design units, including 1 entities, in source file etc/demux1x2.bdf
    Info (12023): Found entity 1: DEMUX1x2
Info (12021): Found 1 design units, including 1 entities, in source file etc/demux1x8.bdf
    Info (12023): Found entity 1: DEMUX1x8
Info (12021): Found 1 design units, including 1 entities, in source file partes/uc.bdf
    Info (12023): Found entity 1: UC
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux2x3.bdf
    Info (12023): Found entity 1: MUX2x3
Info (12021): Found 1 design units, including 1 entities, in source file partes/ula8.bdf
    Info (12023): Found entity 1: ULA8
Info (12021): Found 2 design units, including 1 entities, in source file partes/rom.vhd
    Info (12022): Found design unit 1: ROM-arch
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file io/display2.bdf
    Info (12023): Found entity 1: Display2
Info (12021): Found 1 design units, including 1 entities, in source file io/display3.bdf
    Info (12023): Found entity 1: Display3
Info (12021): Found 1 design units, including 1 entities, in source file neander.bdf
    Info (12023): Found entity 1: NEANDER
Info (12021): Found 1 design units, including 1 entities, in source file memoria/dffr8.bdf
    Info (12023): Found entity 1: DFFR8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/reg8.bdf
    Info (12023): Found entity 1: REG8
Info (12021): Found 1 design units, including 1 entities, in source file partes/pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq25.bdf
    Info (12023): Found entity 1: div_freq25
Info (12021): Found 1 design units, including 1 entities, in source file etc/demux1x16.bdf
    Info (12023): Found entity 1: DEMUX1x16
Info (12021): Found 1 design units, including 1 entities, in source file io/leds.bdf
    Info (12023): Found entity 1: LedS
Info (12021): Found 1 design units, including 1 entities, in source file soma/dec3.bdf
    Info (12023): Found entity 1: DEC3
Info (12021): Found 1 design units, including 1 entities, in source file fsm/cud3.bdf
    Info (12023): Found entity 1: CUD3
Info (12021): Found 1 design units, including 1 entities, in source file fsm/elevador.bdf
    Info (12023): Found entity 1: Elevador
Info (12021): Found 1 design units, including 1 entities, in source file memoria/btn_reg8.bdf
    Info (12023): Found entity 1: BTN_REG8
Info (12021): Found 1 design units, including 1 entities, in source file fsm/porta.bdf
    Info (12023): Found entity 1: porta
Info (12127): Elaborating entity "UNITL" for the top level hierarchy
Info (12128): Elaborating entity "Display0" for hierarchy "Display0:inst10"
Info (12128): Elaborating entity "C7S" for hierarchy "C7S:inst8"
Info (12128): Elaborating entity "A" for hierarchy "C7S:inst8|A:inst7"
Info (12128): Elaborating entity "B" for hierarchy "C7S:inst8|B:inst1"
Info (12128): Elaborating entity "C" for hierarchy "C7S:inst8|C:inst2"
Info (12128): Elaborating entity "D" for hierarchy "C7S:inst8|D:inst3"
Info (12128): Elaborating entity "E" for hierarchy "C7S:inst8|E:inst4"
Info (12128): Elaborating entity "F" for hierarchy "C7S:inst8|F:inst5"
Info (12128): Elaborating entity "G" for hierarchy "C7S:inst8|G:inst6"
Info (12128): Elaborating entity "NEANDER" for hierarchy "NEANDER:inst2"
Info (12128): Elaborating entity "REG1" for hierarchy "NEANDER:inst2|REG1:inst18"
Info (12128): Elaborating entity "MUX2x1" for hierarchy "NEANDER:inst2|REG1:inst18|MUX2x1:inst1"
Info (12128): Elaborating entity "ULA8" for hierarchy "NEANDER:inst2|ULA8:inst"
Warning (275008): Primitive "GND" of instance "inst6" not used
Info (12128): Elaborating entity "MUX2x8" for hierarchy "NEANDER:inst2|ULA8:inst|MUX2x8:inst2"
Info (12128): Elaborating entity "RCA8" for hierarchy "NEANDER:inst2|ULA8:inst|RCA8:inst4"
Info (12128): Elaborating entity "RCA4" for hierarchy "NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst3"
Warning (275011): Block or symbol "FAC" of instance "inst" overlaps another block or symbol
Info (12128): Elaborating entity "FAC" for hierarchy "NEANDER:inst2|ULA8:inst|RCA8:inst4|RCA4:inst3|FAC:inst4"
Warning (275011): Block or symbol "AND2" of instance "inst3" overlaps another block or symbol
Info (12128): Elaborating entity "NOT4b" for hierarchy "NEANDER:inst2|ULA8:inst|NOT4b:inst11"
Info (12128): Elaborating entity "AND4b" for hierarchy "NEANDER:inst2|ULA8:inst|AND4b:inst9"
Info (12128): Elaborating entity "OR4b" for hierarchy "NEANDER:inst2|ULA8:inst|OR4b:inst8"
Info (12128): Elaborating entity "ULA_encoder" for hierarchy "NEANDER:inst2|ULA_encoder:inst2"
Warning (275009): Pin "ULA_Y" not connected
Info (12128): Elaborating entity "UC" for hierarchy "NEANDER:inst2|UC:inst4"
Info (12128): Elaborating entity "OPCODE_decoder" for hierarchy "NEANDER:inst2|OPCODE_decoder:inst11"
Info (12128): Elaborating entity "DEMUX1x16" for hierarchy "NEANDER:inst2|OPCODE_decoder:inst11|DEMUX1x16:inst"
Info (12128): Elaborating entity "DEMUX1x8" for hierarchy "NEANDER:inst2|OPCODE_decoder:inst11|DEMUX1x16:inst|DEMUX1x8:inst"
Info (12128): Elaborating entity "DEMUX1x2" for hierarchy "NEANDER:inst2|OPCODE_decoder:inst11|DEMUX1x16:inst|DEMUX1x8:inst|DEMUX1x2:inst6"
Info (12128): Elaborating entity "REG8" for hierarchy "NEANDER:inst2|REG8:inst17"
Info (12128): Elaborating entity "DFFR8" for hierarchy "NEANDER:inst2|REG8:inst17|DFFR8:inst"
Info (12128): Elaborating entity "div_freq25" for hierarchy "NEANDER:inst2|div_freq25:inst7"
Info (12128): Elaborating entity "div_freq24" for hierarchy "NEANDER:inst2|div_freq25:inst7|div_freq24:inst1"
Info (12128): Elaborating entity "div_freq4" for hierarchy "NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst3"
Info (12128): Elaborating entity "div_freq2" for hierarchy "NEANDER:inst2|div_freq25:inst7|div_freq24:inst1|div_freq4:inst3|div_freq2:inst1"
Info (12128): Elaborating entity "ROM" for hierarchy "NEANDER:inst2|ROM:inst3"
Info (12128): Elaborating entity "PC" for hierarchy "NEANDER:inst2|PC:inst10"
Info (12128): Elaborating entity "INC8" for hierarchy "NEANDER:inst2|PC:inst10|INC8:inst2"
Info (12128): Elaborating entity "HA" for hierarchy "NEANDER:inst2|PC:inst10|INC8:inst2|HA:inst13"
Info (12128): Elaborating entity "Temporizador" for hierarchy "NEANDER:inst2|Temporizador:inst1"
Info (12128): Elaborating entity "DFF3" for hierarchy "NEANDER:inst2|Temporizador:inst1|DFF3:inst11"
Info (12128): Elaborating entity "MUX2x3" for hierarchy "NEANDER:inst2|Temporizador:inst1|MUX2x3:inst1"
Info (12128): Elaborating entity "INC3" for hierarchy "NEANDER:inst2|Temporizador:inst1|INC3:inst13"
Info (12128): Elaborating entity "Switch" for hierarchy "Switch:inst4"
Info (12128): Elaborating entity "Button" for hierarchy "Button:inst1"
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:inst7"
Info (12128): Elaborating entity "Display2" for hierarchy "Display2:inst15"
Info (12128): Elaborating entity "Display3" for hierarchy "Display3:inst16"
Info (12128): Elaborating entity "LedS" for hierarchy "LedS:inst3"
Warning (275080): Converted elements in bus name "LED" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LED[0]" to "LED0"
    Warning (275081): Converted element name(s) from "LED[1]" to "LED1"
    Warning (275081): Converted element name(s) from "LED[2]" to "LED2"
    Warning (275081): Converted element name(s) from "LED[3]" to "LED3"
    Warning (275081): Converted element name(s) from "LED[4]" to "LED4"
    Warning (275081): Converted element name(s) from "LED[5]" to "LED5"
    Warning (275081): Converted element name(s) from "LED[6]" to "LED6"
    Warning (275081): Converted element name(s) from "LED[7]" to "LED7"
    Warning (275081): Converted element name(s) from "LED[8]" to "LED8"
    Warning (275081): Converted element name(s) from "LED[9]" to "LED9"
Info (12128): Elaborating entity "Display1" for hierarchy "Display1:inst"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer NEANDER:inst2|MUX2x1:inst6|inst~synth
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "NEANDER:inst2|ROM:inst3|Mux5_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to UNITL.UNITL0.rtl.mif
Info (12130): Elaborated megafunction instantiation "NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0"
Info (12133): Instantiated megafunction "NEANDER:inst2|ROM:inst3|altsyncram:Mux5_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "UNITL.UNITL0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66v.tdf
    Info (12023): Found entity 1: altsyncram_66v
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "J3" is stuck at GND
    Warning (13410): Pin "H1" is stuck at GND
    Warning (13410): Pin "F2" is stuck at GND
    Warning (13410): Pin "C1" is stuck at GND
    Warning (13410): Pin "C2" is stuck at GND
    Warning (13410): Pin "B2" is stuck at GND
    Warning (13410): Pin "B1" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "H5"
    Warning (15610): No output dependent on input pin "H6"
    Warning (15610): No output dependent on input pin "G4"
    Warning (15610): No output dependent on input pin "G5"
    Warning (15610): No output dependent on input pin "J7"
    Warning (15610): No output dependent on input pin "H7"
    Warning (15610): No output dependent on input pin "E3"
    Warning (15610): No output dependent on input pin "E4"
    Warning (15610): No output dependent on input pin "D2"
    Warning (15610): No output dependent on input pin "F1"
Info (21057): Implemented 236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 176 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Mon Aug 19 18:43:09 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


