// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="get_legendre_segment,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=2.700000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.519000,HLS_SYN_LAT=47,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=2,HLS_SYN_FF=8973,HLS_SYN_LUT=6283,HLS_VERSION=2019_1}" *)

module get_legendre_segment (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        region,
        hls_sin_val_V,
        hls_cos_val_V,
        hls_LT_r_global_V,
        roi_offset_z_V,
        roi_offset_R_V,
        geo_pos_R_V,
        geo_pos_Z_V,
        res_max_bin_count_V,
        res_max_bin_theta_V,
        res_max_bin_r_V,
        hls_LT_theta_global_V,
        hls_LT_theta_V,
        hls_LT_r_V,
        LE_output_V,
        LE_output_V_ap_vld,
        LE_tb_output_V,
        LE_tb_output_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] region;
input  [23:0] hls_sin_val_V;
input  [23:0] hls_cos_val_V;
input  [12:0] hls_LT_r_global_V;
input  [18:0] roi_offset_z_V;
input  [18:0] roi_offset_R_V;
input  [18:0] geo_pos_R_V;
input  [18:0] geo_pos_Z_V;
input  [3:0] res_max_bin_count_V;
input  [6:0] res_max_bin_theta_V;
input  [6:0] res_max_bin_r_V;
input  [14:0] hls_LT_theta_global_V;
input  [14:0] hls_LT_theta_V;
input  [12:0] hls_LT_r_V;
output  [383:0] LE_output_V;
output   LE_output_V_ap_vld;
output  [511:0] LE_tb_output_V;
output   LE_tb_output_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg LE_output_V_ap_vld;
reg LE_tb_output_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
reg    ap_block_pp0_stage0_11001;
reg   [12:0] hls_LT_r_V_read_reg_419;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter1_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter2_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter3_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter4_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter5_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter6_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter7_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter8_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter9_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter10_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter11_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter12_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter13_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter14_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter15_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter16_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter17_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter18_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter19_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter20_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter21_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter22_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter23_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter24_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter25_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter26_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter27_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter28_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter29_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter30_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter31_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter32_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter33_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter34_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter35_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter36_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter37_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter38_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter39_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter40_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter41_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter42_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter43_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter44_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter45_reg;
reg   [12:0] hls_LT_r_V_read_reg_419_pp0_iter46_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter1_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter2_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter3_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter4_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter5_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter6_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter7_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter8_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter9_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter10_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter11_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter12_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter13_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter14_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter15_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter16_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter17_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter18_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter19_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter20_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter21_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter22_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter23_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter24_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter25_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter26_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter27_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter28_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter29_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter30_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter31_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter32_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter33_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter34_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter35_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter36_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter37_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter38_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter39_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter40_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter41_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter42_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter43_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter44_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter45_reg;
reg   [14:0] hls_LT_theta_V_read_reg_424_pp0_iter46_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter1_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter2_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter3_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter4_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter5_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter6_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter7_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter8_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter9_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter10_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter11_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter12_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter13_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter14_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter15_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter16_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter17_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter18_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter19_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter20_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter21_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter22_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter23_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter24_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter25_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter26_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter27_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter28_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter29_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter30_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter31_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter32_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter33_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter34_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter35_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter36_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter37_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter38_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter39_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter40_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter41_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter42_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter43_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter44_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter45_reg;
reg   [14:0] hls_LT_theta_global_s_reg_429_pp0_iter46_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter1_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter2_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter3_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter4_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter5_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter6_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter7_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter8_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter9_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter10_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter11_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter12_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter13_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter14_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter15_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter16_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter17_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter18_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter19_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter20_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter21_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter22_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter23_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter24_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter25_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter26_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter27_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter28_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter29_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter30_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter31_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter32_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter33_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter34_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter35_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter36_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter37_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter38_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter39_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter40_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter41_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter42_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter43_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter44_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter45_reg;
reg   [6:0] res_max_bin_r_V_read_reg_434_pp0_iter46_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter1_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter2_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter3_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter4_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter5_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter6_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter7_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter8_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter9_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter10_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter11_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter12_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter13_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter14_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter15_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter16_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter17_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter18_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter19_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter20_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter21_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter22_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter23_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter24_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter25_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter26_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter27_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter28_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter29_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter30_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter31_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter32_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter33_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter34_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter35_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter36_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter37_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter38_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter39_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter40_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter41_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter42_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter43_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter44_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter45_reg;
reg   [6:0] res_max_bin_theta_V_s_reg_439_pp0_iter46_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter1_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter2_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter3_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter4_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter5_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter6_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter7_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter8_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter9_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter10_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter11_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter12_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter13_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter14_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter15_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter16_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter17_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter18_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter19_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter20_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter21_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter22_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter23_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter24_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter25_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter26_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter27_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter28_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter29_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter30_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter31_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter32_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter33_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter34_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter35_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter36_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter37_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter38_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter39_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter40_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter41_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter42_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter43_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter44_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter45_reg;
reg   [3:0] res_max_bin_count_V_s_reg_444_pp0_iter46_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter1_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter2_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter3_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter4_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter5_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter6_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter7_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter8_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter9_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter10_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter11_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter12_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter13_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter14_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter15_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter16_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter17_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter18_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter19_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter20_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter21_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter22_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter23_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter24_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter25_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter26_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter27_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter28_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter29_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter30_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter31_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter32_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter33_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter34_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter35_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter36_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter37_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter38_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter39_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter40_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter41_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter42_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter43_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter44_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter45_reg;
reg   [18:0] geo_pos_Z_V_read_reg_449_pp0_iter46_reg;
reg   [18:0] geo_pos_R_V_read_reg_455;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter1_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter2_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter3_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter4_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter5_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter6_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter7_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter8_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter9_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter10_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter11_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter12_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter13_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter14_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter15_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter16_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter17_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter18_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter19_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter20_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter21_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter22_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter23_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter24_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter25_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter26_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter27_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter28_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter29_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter30_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter31_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter32_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter33_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter34_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter35_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter36_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter37_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter38_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter39_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter40_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter41_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter42_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter43_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter44_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter45_reg;
reg   [18:0] geo_pos_R_V_read_reg_455_pp0_iter46_reg;
reg   [18:0] roi_offset_R_V_read_reg_460;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter1_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter2_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter3_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter4_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter5_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter6_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter7_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter8_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter9_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter10_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter11_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter12_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter13_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter14_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter15_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter16_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter17_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter18_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter19_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter20_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter21_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter22_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter23_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter24_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter25_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter26_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter27_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter28_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter29_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter30_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter31_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter32_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter33_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter34_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter35_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter36_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter37_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter38_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter39_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter40_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter41_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter42_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter43_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter44_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter45_reg;
reg   [18:0] roi_offset_R_V_read_reg_460_pp0_iter46_reg;
reg   [18:0] roi_offset_z_V_read_reg_466;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter1_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter2_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter3_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter4_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter5_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter6_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter7_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter8_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter9_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter10_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter11_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter12_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter13_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter14_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter15_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter16_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter17_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter18_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter19_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter20_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter21_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter22_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter23_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter24_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter25_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter26_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter27_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter28_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter29_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter30_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter31_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter32_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter33_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter34_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter35_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter36_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter37_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter38_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter39_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter40_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter41_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter42_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter43_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter44_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter45_reg;
reg   [18:0] roi_offset_z_V_read_reg_466_pp0_iter46_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter1_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter2_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter3_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter4_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter5_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter6_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter7_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter8_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter9_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter10_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter11_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter12_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter13_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter14_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter15_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter16_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter17_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter18_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter19_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter20_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter21_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter22_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter23_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter24_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter25_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter26_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter27_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter28_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter29_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter30_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter31_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter32_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter33_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter34_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter35_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter36_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter37_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter38_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter39_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter40_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter41_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter42_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter43_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter44_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter45_reg;
reg  signed [12:0] hls_LT_r_global_V_re_reg_472_pp0_iter46_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter1_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter2_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter3_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter4_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter5_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter6_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter7_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter8_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter9_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter10_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter11_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter12_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter13_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter14_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter15_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter16_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter17_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter18_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter19_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter20_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter21_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter22_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter23_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter24_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter25_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter26_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter27_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter28_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter29_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter30_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter31_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter32_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter33_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter34_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter35_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter36_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter37_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter38_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter39_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter40_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter41_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter42_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter43_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter44_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter45_reg;
reg  signed [23:0] hls_cos_val_V_read_reg_479_pp0_iter46_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter1_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter2_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter3_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter4_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter5_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter6_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter7_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter8_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter9_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter10_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter11_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter12_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter13_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter14_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter15_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter16_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter17_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter18_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter19_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter20_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter21_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter22_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter23_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter24_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter25_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter26_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter27_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter28_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter29_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter30_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter31_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter32_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter33_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter34_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter35_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter36_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter37_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter38_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter39_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter40_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter41_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter42_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter43_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter44_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter45_reg;
reg  signed [23:0] hls_sin_val_V_read_reg_486_pp0_iter46_reg;
wire   [0:0] icmp_ln128_fu_206_p2;
reg   [0:0] icmp_ln128_reg_493;
reg   [0:0] icmp_ln128_reg_493_pp0_iter1_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter2_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter3_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter4_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter5_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter6_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter7_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter8_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter9_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter10_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter11_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter12_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter13_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter14_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter15_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter16_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter17_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter18_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter19_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter20_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter21_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter22_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter23_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter24_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter25_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter26_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter27_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter28_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter29_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter30_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter31_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter32_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter33_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter34_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter35_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter36_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter37_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter38_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter39_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter40_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter41_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter42_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter43_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter44_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter45_reg;
reg   [0:0] icmp_ln128_reg_493_pp0_iter46_reg;
wire   [0:0] icmp_ln147_fu_212_p2;
reg   [0:0] icmp_ln147_reg_497;
reg   [0:0] icmp_ln147_reg_497_pp0_iter1_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter2_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter3_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter4_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter5_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter6_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter7_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter8_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter9_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter10_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter11_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter12_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter13_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter14_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter15_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter16_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter17_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter18_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter19_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter20_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter21_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter22_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter23_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter24_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter25_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter26_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter27_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter28_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter29_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter30_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter31_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter32_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter33_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter34_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter35_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter36_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter37_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter38_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter39_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter40_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter41_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter42_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter43_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter44_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter45_reg;
reg   [0:0] icmp_ln147_reg_497_pp0_iter46_reg;
wire   [18:0] r_0_V_fu_218_p2;
reg  signed [18:0] r_0_V_reg_501;
wire   [18:0] z_0_V_fu_224_p2;
reg  signed [18:0] z_0_V_reg_506;
wire  signed [38:0] grp_fu_407_p2;
reg  signed [38:0] ret_V_3_reg_531;
wire  signed [38:0] grp_fu_413_p2;
reg  signed [38:0] ret_V_2_reg_536;
wire   [18:0] r_2_V_fu_254_p2;
reg   [18:0] r_2_V_reg_541;
wire   [18:0] z_2_V_fu_272_p2;
reg   [18:0] z_2_V_reg_546;
wire   [18:0] grp_fu_288_p2;
reg   [18:0] sdiv_ln1148_1_reg_571;
wire   [18:0] grp_fu_304_p2;
reg   [18:0] sdiv_ln1148_reg_576;
reg    ap_block_pp0_stage0_subdone;
reg   [18:0] ap_phi_mux_p_Val2_11_phi_fu_186_p6;
wire   [18:0] ap_phi_reg_pp0_iter47_p_Val2_11_reg_182;
wire    ap_block_pp0_stage0;
wire   [18:0] add_ln703_2_fu_313_p2;
reg   [18:0] ap_phi_mux_p_Val2_s_phi_fu_198_p6;
wire   [18:0] add_ln703_fu_322_p2;
reg   [18:0] ap_phi_reg_pp0_iter47_p_Val2_s_reg_195;
wire   [18:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter2_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter3_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter4_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter5_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter6_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter7_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter8_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter9_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter10_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter11_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter12_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter13_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter14_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter15_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter16_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter17_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter18_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter19_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter20_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter21_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter22_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter23_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter24_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter25_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter26_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter27_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter28_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter29_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter30_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter31_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter32_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter33_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter34_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter35_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter36_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter37_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter38_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter39_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter40_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter41_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter42_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter43_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter44_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter45_p_Val2_s_reg_195;
reg   [18:0] ap_phi_reg_pp0_iter46_p_Val2_s_reg_195;
reg    ap_block_pp0_stage0_01001;
wire   [18:0] r_fixed_int_shift_V_fu_242_p4;
wire  signed [18:0] sext_ln703_1_fu_251_p1;
wire   [18:0] z_0_fixed_int_shift_s_fu_260_p4;
wire  signed [18:0] sext_ln703_fu_269_p1;
wire   [38:0] grp_fu_288_p0;
wire   [38:0] grp_fu_304_p0;
wire   [18:0] r_3_V_fu_310_p1;
wire   [18:0] z_3_V_fu_319_p1;
wire   [63:0] zext_ln215_4_fu_342_p1;
wire   [63:0] zext_ln215_3_fu_339_p1;
wire   [63:0] zext_ln215_2_fu_336_p1;
wire   [63:0] zext_ln215_1_fu_332_p1;
wire   [63:0] zext_ln215_fu_328_p1;
wire   [332:0] tmp_fu_345_p7;
wire   [63:0] zext_ln215_10_fu_380_p1;
wire   [63:0] zext_ln215_9_fu_377_p1;
wire   [63:0] zext_ln215_8_fu_374_p1;
wire   [63:0] zext_ln215_7_fu_371_p1;
wire   [63:0] zext_ln215_6_fu_368_p1;
wire   [63:0] zext_ln215_5_fu_365_p1;
wire   [466:0] tmp_1_fu_383_p9;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to46;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_222;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
end

get_legendre_segment_sdiv_39ns_24s_19_43_1 #(
    .ID( 1 ),
    .NUM_STAGE( 43 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 19 ))
get_legendre_segment_sdiv_39ns_24s_19_43_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_288_p0),
    .din1(hls_sin_val_V_read_reg_486_pp0_iter3_reg),
    .ce(1'b1),
    .dout(grp_fu_288_p2)
);

get_legendre_segment_sdiv_39ns_24s_19_43_1 #(
    .ID( 1 ),
    .NUM_STAGE( 43 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 19 ))
get_legendre_segment_sdiv_39ns_24s_19_43_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_304_p0),
    .din1(hls_cos_val_V_read_reg_479_pp0_iter3_reg),
    .ce(1'b1),
    .dout(grp_fu_304_p2)
);

get_legendre_segment_mul_mul_24s_19s_39_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 39 ))
get_legendre_segment_mul_mul_24s_19s_39_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_cos_val_V_read_reg_479),
    .din1(r_0_V_reg_501),
    .ce(1'b1),
    .dout(grp_fu_407_p2)
);

get_legendre_segment_mul_mul_24s_19s_39_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 39 ))
get_legendre_segment_mul_mul_24s_19s_39_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_sin_val_V_read_reg_486),
    .din1(z_0_V_reg_506),
    .ce(1'b1),
    .dout(grp_fu_413_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_222)) begin
        if (((icmp_ln147_fu_212_p2 == 1'd0) & (icmp_ln128_fu_206_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_Val2_s_reg_195 <= geo_pos_Z_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_195;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter9_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter10_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter11_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter12_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter13_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter14_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter15_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter16_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter17_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter18_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter19_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter20_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter21_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter22_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter23_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter24_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter25_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter26_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter27_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter28_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter1_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter29_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter30_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter31_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter32_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter33_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter34_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter35_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter36_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter37_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter38_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter2_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter39_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter40_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter41_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter42_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter43_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter44_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter45_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter46_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter3_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter4_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter5_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter6_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter7_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_p_Val2_s_reg_195 <= ap_phi_reg_pp0_iter8_p_Val2_s_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        geo_pos_R_V_read_reg_455 <= geo_pos_R_V;
        geo_pos_R_V_read_reg_455_pp0_iter1_reg <= geo_pos_R_V_read_reg_455;
        geo_pos_Z_V_read_reg_449 <= geo_pos_Z_V;
        geo_pos_Z_V_read_reg_449_pp0_iter1_reg <= geo_pos_Z_V_read_reg_449;
        hls_LT_r_V_read_reg_419 <= hls_LT_r_V;
        hls_LT_r_V_read_reg_419_pp0_iter1_reg <= hls_LT_r_V_read_reg_419;
        hls_LT_r_global_V_re_reg_472 <= hls_LT_r_global_V;
        hls_LT_r_global_V_re_reg_472_pp0_iter1_reg <= hls_LT_r_global_V_re_reg_472;
        hls_LT_theta_V_read_reg_424 <= hls_LT_theta_V;
        hls_LT_theta_V_read_reg_424_pp0_iter1_reg <= hls_LT_theta_V_read_reg_424;
        hls_LT_theta_global_s_reg_429 <= hls_LT_theta_global_V;
        hls_LT_theta_global_s_reg_429_pp0_iter1_reg <= hls_LT_theta_global_s_reg_429;
        hls_cos_val_V_read_reg_479 <= hls_cos_val_V;
        hls_cos_val_V_read_reg_479_pp0_iter1_reg <= hls_cos_val_V_read_reg_479;
        hls_sin_val_V_read_reg_486 <= hls_sin_val_V;
        hls_sin_val_V_read_reg_486_pp0_iter1_reg <= hls_sin_val_V_read_reg_486;
        icmp_ln128_reg_493 <= icmp_ln128_fu_206_p2;
        icmp_ln128_reg_493_pp0_iter1_reg <= icmp_ln128_reg_493;
        icmp_ln147_reg_497_pp0_iter1_reg <= icmp_ln147_reg_497;
        res_max_bin_count_V_s_reg_444 <= res_max_bin_count_V;
        res_max_bin_count_V_s_reg_444_pp0_iter1_reg <= res_max_bin_count_V_s_reg_444;
        res_max_bin_r_V_read_reg_434 <= res_max_bin_r_V;
        res_max_bin_r_V_read_reg_434_pp0_iter1_reg <= res_max_bin_r_V_read_reg_434;
        res_max_bin_theta_V_s_reg_439 <= res_max_bin_theta_V;
        res_max_bin_theta_V_s_reg_439_pp0_iter1_reg <= res_max_bin_theta_V_s_reg_439;
        roi_offset_R_V_read_reg_460 <= roi_offset_R_V;
        roi_offset_R_V_read_reg_460_pp0_iter1_reg <= roi_offset_R_V_read_reg_460;
        roi_offset_z_V_read_reg_466 <= roi_offset_z_V;
        roi_offset_z_V_read_reg_466_pp0_iter1_reg <= roi_offset_z_V_read_reg_466;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        geo_pos_R_V_read_reg_455_pp0_iter10_reg <= geo_pos_R_V_read_reg_455_pp0_iter9_reg;
        geo_pos_R_V_read_reg_455_pp0_iter11_reg <= geo_pos_R_V_read_reg_455_pp0_iter10_reg;
        geo_pos_R_V_read_reg_455_pp0_iter12_reg <= geo_pos_R_V_read_reg_455_pp0_iter11_reg;
        geo_pos_R_V_read_reg_455_pp0_iter13_reg <= geo_pos_R_V_read_reg_455_pp0_iter12_reg;
        geo_pos_R_V_read_reg_455_pp0_iter14_reg <= geo_pos_R_V_read_reg_455_pp0_iter13_reg;
        geo_pos_R_V_read_reg_455_pp0_iter15_reg <= geo_pos_R_V_read_reg_455_pp0_iter14_reg;
        geo_pos_R_V_read_reg_455_pp0_iter16_reg <= geo_pos_R_V_read_reg_455_pp0_iter15_reg;
        geo_pos_R_V_read_reg_455_pp0_iter17_reg <= geo_pos_R_V_read_reg_455_pp0_iter16_reg;
        geo_pos_R_V_read_reg_455_pp0_iter18_reg <= geo_pos_R_V_read_reg_455_pp0_iter17_reg;
        geo_pos_R_V_read_reg_455_pp0_iter19_reg <= geo_pos_R_V_read_reg_455_pp0_iter18_reg;
        geo_pos_R_V_read_reg_455_pp0_iter20_reg <= geo_pos_R_V_read_reg_455_pp0_iter19_reg;
        geo_pos_R_V_read_reg_455_pp0_iter21_reg <= geo_pos_R_V_read_reg_455_pp0_iter20_reg;
        geo_pos_R_V_read_reg_455_pp0_iter22_reg <= geo_pos_R_V_read_reg_455_pp0_iter21_reg;
        geo_pos_R_V_read_reg_455_pp0_iter23_reg <= geo_pos_R_V_read_reg_455_pp0_iter22_reg;
        geo_pos_R_V_read_reg_455_pp0_iter24_reg <= geo_pos_R_V_read_reg_455_pp0_iter23_reg;
        geo_pos_R_V_read_reg_455_pp0_iter25_reg <= geo_pos_R_V_read_reg_455_pp0_iter24_reg;
        geo_pos_R_V_read_reg_455_pp0_iter26_reg <= geo_pos_R_V_read_reg_455_pp0_iter25_reg;
        geo_pos_R_V_read_reg_455_pp0_iter27_reg <= geo_pos_R_V_read_reg_455_pp0_iter26_reg;
        geo_pos_R_V_read_reg_455_pp0_iter28_reg <= geo_pos_R_V_read_reg_455_pp0_iter27_reg;
        geo_pos_R_V_read_reg_455_pp0_iter29_reg <= geo_pos_R_V_read_reg_455_pp0_iter28_reg;
        geo_pos_R_V_read_reg_455_pp0_iter2_reg <= geo_pos_R_V_read_reg_455_pp0_iter1_reg;
        geo_pos_R_V_read_reg_455_pp0_iter30_reg <= geo_pos_R_V_read_reg_455_pp0_iter29_reg;
        geo_pos_R_V_read_reg_455_pp0_iter31_reg <= geo_pos_R_V_read_reg_455_pp0_iter30_reg;
        geo_pos_R_V_read_reg_455_pp0_iter32_reg <= geo_pos_R_V_read_reg_455_pp0_iter31_reg;
        geo_pos_R_V_read_reg_455_pp0_iter33_reg <= geo_pos_R_V_read_reg_455_pp0_iter32_reg;
        geo_pos_R_V_read_reg_455_pp0_iter34_reg <= geo_pos_R_V_read_reg_455_pp0_iter33_reg;
        geo_pos_R_V_read_reg_455_pp0_iter35_reg <= geo_pos_R_V_read_reg_455_pp0_iter34_reg;
        geo_pos_R_V_read_reg_455_pp0_iter36_reg <= geo_pos_R_V_read_reg_455_pp0_iter35_reg;
        geo_pos_R_V_read_reg_455_pp0_iter37_reg <= geo_pos_R_V_read_reg_455_pp0_iter36_reg;
        geo_pos_R_V_read_reg_455_pp0_iter38_reg <= geo_pos_R_V_read_reg_455_pp0_iter37_reg;
        geo_pos_R_V_read_reg_455_pp0_iter39_reg <= geo_pos_R_V_read_reg_455_pp0_iter38_reg;
        geo_pos_R_V_read_reg_455_pp0_iter3_reg <= geo_pos_R_V_read_reg_455_pp0_iter2_reg;
        geo_pos_R_V_read_reg_455_pp0_iter40_reg <= geo_pos_R_V_read_reg_455_pp0_iter39_reg;
        geo_pos_R_V_read_reg_455_pp0_iter41_reg <= geo_pos_R_V_read_reg_455_pp0_iter40_reg;
        geo_pos_R_V_read_reg_455_pp0_iter42_reg <= geo_pos_R_V_read_reg_455_pp0_iter41_reg;
        geo_pos_R_V_read_reg_455_pp0_iter43_reg <= geo_pos_R_V_read_reg_455_pp0_iter42_reg;
        geo_pos_R_V_read_reg_455_pp0_iter44_reg <= geo_pos_R_V_read_reg_455_pp0_iter43_reg;
        geo_pos_R_V_read_reg_455_pp0_iter45_reg <= geo_pos_R_V_read_reg_455_pp0_iter44_reg;
        geo_pos_R_V_read_reg_455_pp0_iter46_reg <= geo_pos_R_V_read_reg_455_pp0_iter45_reg;
        geo_pos_R_V_read_reg_455_pp0_iter4_reg <= geo_pos_R_V_read_reg_455_pp0_iter3_reg;
        geo_pos_R_V_read_reg_455_pp0_iter5_reg <= geo_pos_R_V_read_reg_455_pp0_iter4_reg;
        geo_pos_R_V_read_reg_455_pp0_iter6_reg <= geo_pos_R_V_read_reg_455_pp0_iter5_reg;
        geo_pos_R_V_read_reg_455_pp0_iter7_reg <= geo_pos_R_V_read_reg_455_pp0_iter6_reg;
        geo_pos_R_V_read_reg_455_pp0_iter8_reg <= geo_pos_R_V_read_reg_455_pp0_iter7_reg;
        geo_pos_R_V_read_reg_455_pp0_iter9_reg <= geo_pos_R_V_read_reg_455_pp0_iter8_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter10_reg <= geo_pos_Z_V_read_reg_449_pp0_iter9_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter11_reg <= geo_pos_Z_V_read_reg_449_pp0_iter10_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter12_reg <= geo_pos_Z_V_read_reg_449_pp0_iter11_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter13_reg <= geo_pos_Z_V_read_reg_449_pp0_iter12_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter14_reg <= geo_pos_Z_V_read_reg_449_pp0_iter13_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter15_reg <= geo_pos_Z_V_read_reg_449_pp0_iter14_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter16_reg <= geo_pos_Z_V_read_reg_449_pp0_iter15_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter17_reg <= geo_pos_Z_V_read_reg_449_pp0_iter16_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter18_reg <= geo_pos_Z_V_read_reg_449_pp0_iter17_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter19_reg <= geo_pos_Z_V_read_reg_449_pp0_iter18_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter20_reg <= geo_pos_Z_V_read_reg_449_pp0_iter19_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter21_reg <= geo_pos_Z_V_read_reg_449_pp0_iter20_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter22_reg <= geo_pos_Z_V_read_reg_449_pp0_iter21_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter23_reg <= geo_pos_Z_V_read_reg_449_pp0_iter22_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter24_reg <= geo_pos_Z_V_read_reg_449_pp0_iter23_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter25_reg <= geo_pos_Z_V_read_reg_449_pp0_iter24_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter26_reg <= geo_pos_Z_V_read_reg_449_pp0_iter25_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter27_reg <= geo_pos_Z_V_read_reg_449_pp0_iter26_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter28_reg <= geo_pos_Z_V_read_reg_449_pp0_iter27_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter29_reg <= geo_pos_Z_V_read_reg_449_pp0_iter28_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter2_reg <= geo_pos_Z_V_read_reg_449_pp0_iter1_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter30_reg <= geo_pos_Z_V_read_reg_449_pp0_iter29_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter31_reg <= geo_pos_Z_V_read_reg_449_pp0_iter30_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter32_reg <= geo_pos_Z_V_read_reg_449_pp0_iter31_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter33_reg <= geo_pos_Z_V_read_reg_449_pp0_iter32_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter34_reg <= geo_pos_Z_V_read_reg_449_pp0_iter33_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter35_reg <= geo_pos_Z_V_read_reg_449_pp0_iter34_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter36_reg <= geo_pos_Z_V_read_reg_449_pp0_iter35_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter37_reg <= geo_pos_Z_V_read_reg_449_pp0_iter36_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter38_reg <= geo_pos_Z_V_read_reg_449_pp0_iter37_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter39_reg <= geo_pos_Z_V_read_reg_449_pp0_iter38_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter3_reg <= geo_pos_Z_V_read_reg_449_pp0_iter2_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter40_reg <= geo_pos_Z_V_read_reg_449_pp0_iter39_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter41_reg <= geo_pos_Z_V_read_reg_449_pp0_iter40_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter42_reg <= geo_pos_Z_V_read_reg_449_pp0_iter41_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter43_reg <= geo_pos_Z_V_read_reg_449_pp0_iter42_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter44_reg <= geo_pos_Z_V_read_reg_449_pp0_iter43_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter45_reg <= geo_pos_Z_V_read_reg_449_pp0_iter44_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter46_reg <= geo_pos_Z_V_read_reg_449_pp0_iter45_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter4_reg <= geo_pos_Z_V_read_reg_449_pp0_iter3_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter5_reg <= geo_pos_Z_V_read_reg_449_pp0_iter4_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter6_reg <= geo_pos_Z_V_read_reg_449_pp0_iter5_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter7_reg <= geo_pos_Z_V_read_reg_449_pp0_iter6_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter8_reg <= geo_pos_Z_V_read_reg_449_pp0_iter7_reg;
        geo_pos_Z_V_read_reg_449_pp0_iter9_reg <= geo_pos_Z_V_read_reg_449_pp0_iter8_reg;
        hls_LT_r_V_read_reg_419_pp0_iter10_reg <= hls_LT_r_V_read_reg_419_pp0_iter9_reg;
        hls_LT_r_V_read_reg_419_pp0_iter11_reg <= hls_LT_r_V_read_reg_419_pp0_iter10_reg;
        hls_LT_r_V_read_reg_419_pp0_iter12_reg <= hls_LT_r_V_read_reg_419_pp0_iter11_reg;
        hls_LT_r_V_read_reg_419_pp0_iter13_reg <= hls_LT_r_V_read_reg_419_pp0_iter12_reg;
        hls_LT_r_V_read_reg_419_pp0_iter14_reg <= hls_LT_r_V_read_reg_419_pp0_iter13_reg;
        hls_LT_r_V_read_reg_419_pp0_iter15_reg <= hls_LT_r_V_read_reg_419_pp0_iter14_reg;
        hls_LT_r_V_read_reg_419_pp0_iter16_reg <= hls_LT_r_V_read_reg_419_pp0_iter15_reg;
        hls_LT_r_V_read_reg_419_pp0_iter17_reg <= hls_LT_r_V_read_reg_419_pp0_iter16_reg;
        hls_LT_r_V_read_reg_419_pp0_iter18_reg <= hls_LT_r_V_read_reg_419_pp0_iter17_reg;
        hls_LT_r_V_read_reg_419_pp0_iter19_reg <= hls_LT_r_V_read_reg_419_pp0_iter18_reg;
        hls_LT_r_V_read_reg_419_pp0_iter20_reg <= hls_LT_r_V_read_reg_419_pp0_iter19_reg;
        hls_LT_r_V_read_reg_419_pp0_iter21_reg <= hls_LT_r_V_read_reg_419_pp0_iter20_reg;
        hls_LT_r_V_read_reg_419_pp0_iter22_reg <= hls_LT_r_V_read_reg_419_pp0_iter21_reg;
        hls_LT_r_V_read_reg_419_pp0_iter23_reg <= hls_LT_r_V_read_reg_419_pp0_iter22_reg;
        hls_LT_r_V_read_reg_419_pp0_iter24_reg <= hls_LT_r_V_read_reg_419_pp0_iter23_reg;
        hls_LT_r_V_read_reg_419_pp0_iter25_reg <= hls_LT_r_V_read_reg_419_pp0_iter24_reg;
        hls_LT_r_V_read_reg_419_pp0_iter26_reg <= hls_LT_r_V_read_reg_419_pp0_iter25_reg;
        hls_LT_r_V_read_reg_419_pp0_iter27_reg <= hls_LT_r_V_read_reg_419_pp0_iter26_reg;
        hls_LT_r_V_read_reg_419_pp0_iter28_reg <= hls_LT_r_V_read_reg_419_pp0_iter27_reg;
        hls_LT_r_V_read_reg_419_pp0_iter29_reg <= hls_LT_r_V_read_reg_419_pp0_iter28_reg;
        hls_LT_r_V_read_reg_419_pp0_iter2_reg <= hls_LT_r_V_read_reg_419_pp0_iter1_reg;
        hls_LT_r_V_read_reg_419_pp0_iter30_reg <= hls_LT_r_V_read_reg_419_pp0_iter29_reg;
        hls_LT_r_V_read_reg_419_pp0_iter31_reg <= hls_LT_r_V_read_reg_419_pp0_iter30_reg;
        hls_LT_r_V_read_reg_419_pp0_iter32_reg <= hls_LT_r_V_read_reg_419_pp0_iter31_reg;
        hls_LT_r_V_read_reg_419_pp0_iter33_reg <= hls_LT_r_V_read_reg_419_pp0_iter32_reg;
        hls_LT_r_V_read_reg_419_pp0_iter34_reg <= hls_LT_r_V_read_reg_419_pp0_iter33_reg;
        hls_LT_r_V_read_reg_419_pp0_iter35_reg <= hls_LT_r_V_read_reg_419_pp0_iter34_reg;
        hls_LT_r_V_read_reg_419_pp0_iter36_reg <= hls_LT_r_V_read_reg_419_pp0_iter35_reg;
        hls_LT_r_V_read_reg_419_pp0_iter37_reg <= hls_LT_r_V_read_reg_419_pp0_iter36_reg;
        hls_LT_r_V_read_reg_419_pp0_iter38_reg <= hls_LT_r_V_read_reg_419_pp0_iter37_reg;
        hls_LT_r_V_read_reg_419_pp0_iter39_reg <= hls_LT_r_V_read_reg_419_pp0_iter38_reg;
        hls_LT_r_V_read_reg_419_pp0_iter3_reg <= hls_LT_r_V_read_reg_419_pp0_iter2_reg;
        hls_LT_r_V_read_reg_419_pp0_iter40_reg <= hls_LT_r_V_read_reg_419_pp0_iter39_reg;
        hls_LT_r_V_read_reg_419_pp0_iter41_reg <= hls_LT_r_V_read_reg_419_pp0_iter40_reg;
        hls_LT_r_V_read_reg_419_pp0_iter42_reg <= hls_LT_r_V_read_reg_419_pp0_iter41_reg;
        hls_LT_r_V_read_reg_419_pp0_iter43_reg <= hls_LT_r_V_read_reg_419_pp0_iter42_reg;
        hls_LT_r_V_read_reg_419_pp0_iter44_reg <= hls_LT_r_V_read_reg_419_pp0_iter43_reg;
        hls_LT_r_V_read_reg_419_pp0_iter45_reg <= hls_LT_r_V_read_reg_419_pp0_iter44_reg;
        hls_LT_r_V_read_reg_419_pp0_iter46_reg <= hls_LT_r_V_read_reg_419_pp0_iter45_reg;
        hls_LT_r_V_read_reg_419_pp0_iter4_reg <= hls_LT_r_V_read_reg_419_pp0_iter3_reg;
        hls_LT_r_V_read_reg_419_pp0_iter5_reg <= hls_LT_r_V_read_reg_419_pp0_iter4_reg;
        hls_LT_r_V_read_reg_419_pp0_iter6_reg <= hls_LT_r_V_read_reg_419_pp0_iter5_reg;
        hls_LT_r_V_read_reg_419_pp0_iter7_reg <= hls_LT_r_V_read_reg_419_pp0_iter6_reg;
        hls_LT_r_V_read_reg_419_pp0_iter8_reg <= hls_LT_r_V_read_reg_419_pp0_iter7_reg;
        hls_LT_r_V_read_reg_419_pp0_iter9_reg <= hls_LT_r_V_read_reg_419_pp0_iter8_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter10_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter9_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter11_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter10_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter12_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter11_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter13_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter12_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter14_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter13_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter15_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter14_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter16_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter15_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter17_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter16_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter18_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter17_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter19_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter18_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter20_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter19_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter21_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter20_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter22_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter21_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter23_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter22_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter24_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter23_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter25_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter24_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter26_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter25_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter27_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter26_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter28_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter27_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter29_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter28_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter2_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter1_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter30_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter29_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter31_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter30_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter32_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter31_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter33_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter32_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter34_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter33_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter35_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter34_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter36_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter35_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter37_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter36_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter38_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter37_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter39_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter38_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter3_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter2_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter40_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter39_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter41_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter40_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter42_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter41_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter43_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter42_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter44_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter43_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter45_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter44_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter46_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter45_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter4_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter3_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter5_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter4_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter6_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter5_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter7_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter6_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter8_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter7_reg;
        hls_LT_r_global_V_re_reg_472_pp0_iter9_reg <= hls_LT_r_global_V_re_reg_472_pp0_iter8_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter10_reg <= hls_LT_theta_V_read_reg_424_pp0_iter9_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter11_reg <= hls_LT_theta_V_read_reg_424_pp0_iter10_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter12_reg <= hls_LT_theta_V_read_reg_424_pp0_iter11_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter13_reg <= hls_LT_theta_V_read_reg_424_pp0_iter12_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter14_reg <= hls_LT_theta_V_read_reg_424_pp0_iter13_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter15_reg <= hls_LT_theta_V_read_reg_424_pp0_iter14_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter16_reg <= hls_LT_theta_V_read_reg_424_pp0_iter15_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter17_reg <= hls_LT_theta_V_read_reg_424_pp0_iter16_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter18_reg <= hls_LT_theta_V_read_reg_424_pp0_iter17_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter19_reg <= hls_LT_theta_V_read_reg_424_pp0_iter18_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter20_reg <= hls_LT_theta_V_read_reg_424_pp0_iter19_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter21_reg <= hls_LT_theta_V_read_reg_424_pp0_iter20_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter22_reg <= hls_LT_theta_V_read_reg_424_pp0_iter21_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter23_reg <= hls_LT_theta_V_read_reg_424_pp0_iter22_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter24_reg <= hls_LT_theta_V_read_reg_424_pp0_iter23_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter25_reg <= hls_LT_theta_V_read_reg_424_pp0_iter24_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter26_reg <= hls_LT_theta_V_read_reg_424_pp0_iter25_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter27_reg <= hls_LT_theta_V_read_reg_424_pp0_iter26_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter28_reg <= hls_LT_theta_V_read_reg_424_pp0_iter27_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter29_reg <= hls_LT_theta_V_read_reg_424_pp0_iter28_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter2_reg <= hls_LT_theta_V_read_reg_424_pp0_iter1_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter30_reg <= hls_LT_theta_V_read_reg_424_pp0_iter29_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter31_reg <= hls_LT_theta_V_read_reg_424_pp0_iter30_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter32_reg <= hls_LT_theta_V_read_reg_424_pp0_iter31_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter33_reg <= hls_LT_theta_V_read_reg_424_pp0_iter32_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter34_reg <= hls_LT_theta_V_read_reg_424_pp0_iter33_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter35_reg <= hls_LT_theta_V_read_reg_424_pp0_iter34_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter36_reg <= hls_LT_theta_V_read_reg_424_pp0_iter35_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter37_reg <= hls_LT_theta_V_read_reg_424_pp0_iter36_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter38_reg <= hls_LT_theta_V_read_reg_424_pp0_iter37_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter39_reg <= hls_LT_theta_V_read_reg_424_pp0_iter38_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter3_reg <= hls_LT_theta_V_read_reg_424_pp0_iter2_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter40_reg <= hls_LT_theta_V_read_reg_424_pp0_iter39_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter41_reg <= hls_LT_theta_V_read_reg_424_pp0_iter40_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter42_reg <= hls_LT_theta_V_read_reg_424_pp0_iter41_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter43_reg <= hls_LT_theta_V_read_reg_424_pp0_iter42_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter44_reg <= hls_LT_theta_V_read_reg_424_pp0_iter43_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter45_reg <= hls_LT_theta_V_read_reg_424_pp0_iter44_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter46_reg <= hls_LT_theta_V_read_reg_424_pp0_iter45_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter4_reg <= hls_LT_theta_V_read_reg_424_pp0_iter3_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter5_reg <= hls_LT_theta_V_read_reg_424_pp0_iter4_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter6_reg <= hls_LT_theta_V_read_reg_424_pp0_iter5_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter7_reg <= hls_LT_theta_V_read_reg_424_pp0_iter6_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter8_reg <= hls_LT_theta_V_read_reg_424_pp0_iter7_reg;
        hls_LT_theta_V_read_reg_424_pp0_iter9_reg <= hls_LT_theta_V_read_reg_424_pp0_iter8_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter10_reg <= hls_LT_theta_global_s_reg_429_pp0_iter9_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter11_reg <= hls_LT_theta_global_s_reg_429_pp0_iter10_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter12_reg <= hls_LT_theta_global_s_reg_429_pp0_iter11_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter13_reg <= hls_LT_theta_global_s_reg_429_pp0_iter12_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter14_reg <= hls_LT_theta_global_s_reg_429_pp0_iter13_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter15_reg <= hls_LT_theta_global_s_reg_429_pp0_iter14_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter16_reg <= hls_LT_theta_global_s_reg_429_pp0_iter15_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter17_reg <= hls_LT_theta_global_s_reg_429_pp0_iter16_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter18_reg <= hls_LT_theta_global_s_reg_429_pp0_iter17_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter19_reg <= hls_LT_theta_global_s_reg_429_pp0_iter18_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter20_reg <= hls_LT_theta_global_s_reg_429_pp0_iter19_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter21_reg <= hls_LT_theta_global_s_reg_429_pp0_iter20_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter22_reg <= hls_LT_theta_global_s_reg_429_pp0_iter21_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter23_reg <= hls_LT_theta_global_s_reg_429_pp0_iter22_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter24_reg <= hls_LT_theta_global_s_reg_429_pp0_iter23_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter25_reg <= hls_LT_theta_global_s_reg_429_pp0_iter24_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter26_reg <= hls_LT_theta_global_s_reg_429_pp0_iter25_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter27_reg <= hls_LT_theta_global_s_reg_429_pp0_iter26_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter28_reg <= hls_LT_theta_global_s_reg_429_pp0_iter27_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter29_reg <= hls_LT_theta_global_s_reg_429_pp0_iter28_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter2_reg <= hls_LT_theta_global_s_reg_429_pp0_iter1_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter30_reg <= hls_LT_theta_global_s_reg_429_pp0_iter29_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter31_reg <= hls_LT_theta_global_s_reg_429_pp0_iter30_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter32_reg <= hls_LT_theta_global_s_reg_429_pp0_iter31_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter33_reg <= hls_LT_theta_global_s_reg_429_pp0_iter32_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter34_reg <= hls_LT_theta_global_s_reg_429_pp0_iter33_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter35_reg <= hls_LT_theta_global_s_reg_429_pp0_iter34_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter36_reg <= hls_LT_theta_global_s_reg_429_pp0_iter35_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter37_reg <= hls_LT_theta_global_s_reg_429_pp0_iter36_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter38_reg <= hls_LT_theta_global_s_reg_429_pp0_iter37_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter39_reg <= hls_LT_theta_global_s_reg_429_pp0_iter38_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter3_reg <= hls_LT_theta_global_s_reg_429_pp0_iter2_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter40_reg <= hls_LT_theta_global_s_reg_429_pp0_iter39_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter41_reg <= hls_LT_theta_global_s_reg_429_pp0_iter40_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter42_reg <= hls_LT_theta_global_s_reg_429_pp0_iter41_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter43_reg <= hls_LT_theta_global_s_reg_429_pp0_iter42_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter44_reg <= hls_LT_theta_global_s_reg_429_pp0_iter43_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter45_reg <= hls_LT_theta_global_s_reg_429_pp0_iter44_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter46_reg <= hls_LT_theta_global_s_reg_429_pp0_iter45_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter4_reg <= hls_LT_theta_global_s_reg_429_pp0_iter3_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter5_reg <= hls_LT_theta_global_s_reg_429_pp0_iter4_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter6_reg <= hls_LT_theta_global_s_reg_429_pp0_iter5_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter7_reg <= hls_LT_theta_global_s_reg_429_pp0_iter6_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter8_reg <= hls_LT_theta_global_s_reg_429_pp0_iter7_reg;
        hls_LT_theta_global_s_reg_429_pp0_iter9_reg <= hls_LT_theta_global_s_reg_429_pp0_iter8_reg;
        hls_cos_val_V_read_reg_479_pp0_iter10_reg <= hls_cos_val_V_read_reg_479_pp0_iter9_reg;
        hls_cos_val_V_read_reg_479_pp0_iter11_reg <= hls_cos_val_V_read_reg_479_pp0_iter10_reg;
        hls_cos_val_V_read_reg_479_pp0_iter12_reg <= hls_cos_val_V_read_reg_479_pp0_iter11_reg;
        hls_cos_val_V_read_reg_479_pp0_iter13_reg <= hls_cos_val_V_read_reg_479_pp0_iter12_reg;
        hls_cos_val_V_read_reg_479_pp0_iter14_reg <= hls_cos_val_V_read_reg_479_pp0_iter13_reg;
        hls_cos_val_V_read_reg_479_pp0_iter15_reg <= hls_cos_val_V_read_reg_479_pp0_iter14_reg;
        hls_cos_val_V_read_reg_479_pp0_iter16_reg <= hls_cos_val_V_read_reg_479_pp0_iter15_reg;
        hls_cos_val_V_read_reg_479_pp0_iter17_reg <= hls_cos_val_V_read_reg_479_pp0_iter16_reg;
        hls_cos_val_V_read_reg_479_pp0_iter18_reg <= hls_cos_val_V_read_reg_479_pp0_iter17_reg;
        hls_cos_val_V_read_reg_479_pp0_iter19_reg <= hls_cos_val_V_read_reg_479_pp0_iter18_reg;
        hls_cos_val_V_read_reg_479_pp0_iter20_reg <= hls_cos_val_V_read_reg_479_pp0_iter19_reg;
        hls_cos_val_V_read_reg_479_pp0_iter21_reg <= hls_cos_val_V_read_reg_479_pp0_iter20_reg;
        hls_cos_val_V_read_reg_479_pp0_iter22_reg <= hls_cos_val_V_read_reg_479_pp0_iter21_reg;
        hls_cos_val_V_read_reg_479_pp0_iter23_reg <= hls_cos_val_V_read_reg_479_pp0_iter22_reg;
        hls_cos_val_V_read_reg_479_pp0_iter24_reg <= hls_cos_val_V_read_reg_479_pp0_iter23_reg;
        hls_cos_val_V_read_reg_479_pp0_iter25_reg <= hls_cos_val_V_read_reg_479_pp0_iter24_reg;
        hls_cos_val_V_read_reg_479_pp0_iter26_reg <= hls_cos_val_V_read_reg_479_pp0_iter25_reg;
        hls_cos_val_V_read_reg_479_pp0_iter27_reg <= hls_cos_val_V_read_reg_479_pp0_iter26_reg;
        hls_cos_val_V_read_reg_479_pp0_iter28_reg <= hls_cos_val_V_read_reg_479_pp0_iter27_reg;
        hls_cos_val_V_read_reg_479_pp0_iter29_reg <= hls_cos_val_V_read_reg_479_pp0_iter28_reg;
        hls_cos_val_V_read_reg_479_pp0_iter2_reg <= hls_cos_val_V_read_reg_479_pp0_iter1_reg;
        hls_cos_val_V_read_reg_479_pp0_iter30_reg <= hls_cos_val_V_read_reg_479_pp0_iter29_reg;
        hls_cos_val_V_read_reg_479_pp0_iter31_reg <= hls_cos_val_V_read_reg_479_pp0_iter30_reg;
        hls_cos_val_V_read_reg_479_pp0_iter32_reg <= hls_cos_val_V_read_reg_479_pp0_iter31_reg;
        hls_cos_val_V_read_reg_479_pp0_iter33_reg <= hls_cos_val_V_read_reg_479_pp0_iter32_reg;
        hls_cos_val_V_read_reg_479_pp0_iter34_reg <= hls_cos_val_V_read_reg_479_pp0_iter33_reg;
        hls_cos_val_V_read_reg_479_pp0_iter35_reg <= hls_cos_val_V_read_reg_479_pp0_iter34_reg;
        hls_cos_val_V_read_reg_479_pp0_iter36_reg <= hls_cos_val_V_read_reg_479_pp0_iter35_reg;
        hls_cos_val_V_read_reg_479_pp0_iter37_reg <= hls_cos_val_V_read_reg_479_pp0_iter36_reg;
        hls_cos_val_V_read_reg_479_pp0_iter38_reg <= hls_cos_val_V_read_reg_479_pp0_iter37_reg;
        hls_cos_val_V_read_reg_479_pp0_iter39_reg <= hls_cos_val_V_read_reg_479_pp0_iter38_reg;
        hls_cos_val_V_read_reg_479_pp0_iter3_reg <= hls_cos_val_V_read_reg_479_pp0_iter2_reg;
        hls_cos_val_V_read_reg_479_pp0_iter40_reg <= hls_cos_val_V_read_reg_479_pp0_iter39_reg;
        hls_cos_val_V_read_reg_479_pp0_iter41_reg <= hls_cos_val_V_read_reg_479_pp0_iter40_reg;
        hls_cos_val_V_read_reg_479_pp0_iter42_reg <= hls_cos_val_V_read_reg_479_pp0_iter41_reg;
        hls_cos_val_V_read_reg_479_pp0_iter43_reg <= hls_cos_val_V_read_reg_479_pp0_iter42_reg;
        hls_cos_val_V_read_reg_479_pp0_iter44_reg <= hls_cos_val_V_read_reg_479_pp0_iter43_reg;
        hls_cos_val_V_read_reg_479_pp0_iter45_reg <= hls_cos_val_V_read_reg_479_pp0_iter44_reg;
        hls_cos_val_V_read_reg_479_pp0_iter46_reg <= hls_cos_val_V_read_reg_479_pp0_iter45_reg;
        hls_cos_val_V_read_reg_479_pp0_iter4_reg <= hls_cos_val_V_read_reg_479_pp0_iter3_reg;
        hls_cos_val_V_read_reg_479_pp0_iter5_reg <= hls_cos_val_V_read_reg_479_pp0_iter4_reg;
        hls_cos_val_V_read_reg_479_pp0_iter6_reg <= hls_cos_val_V_read_reg_479_pp0_iter5_reg;
        hls_cos_val_V_read_reg_479_pp0_iter7_reg <= hls_cos_val_V_read_reg_479_pp0_iter6_reg;
        hls_cos_val_V_read_reg_479_pp0_iter8_reg <= hls_cos_val_V_read_reg_479_pp0_iter7_reg;
        hls_cos_val_V_read_reg_479_pp0_iter9_reg <= hls_cos_val_V_read_reg_479_pp0_iter8_reg;
        hls_sin_val_V_read_reg_486_pp0_iter10_reg <= hls_sin_val_V_read_reg_486_pp0_iter9_reg;
        hls_sin_val_V_read_reg_486_pp0_iter11_reg <= hls_sin_val_V_read_reg_486_pp0_iter10_reg;
        hls_sin_val_V_read_reg_486_pp0_iter12_reg <= hls_sin_val_V_read_reg_486_pp0_iter11_reg;
        hls_sin_val_V_read_reg_486_pp0_iter13_reg <= hls_sin_val_V_read_reg_486_pp0_iter12_reg;
        hls_sin_val_V_read_reg_486_pp0_iter14_reg <= hls_sin_val_V_read_reg_486_pp0_iter13_reg;
        hls_sin_val_V_read_reg_486_pp0_iter15_reg <= hls_sin_val_V_read_reg_486_pp0_iter14_reg;
        hls_sin_val_V_read_reg_486_pp0_iter16_reg <= hls_sin_val_V_read_reg_486_pp0_iter15_reg;
        hls_sin_val_V_read_reg_486_pp0_iter17_reg <= hls_sin_val_V_read_reg_486_pp0_iter16_reg;
        hls_sin_val_V_read_reg_486_pp0_iter18_reg <= hls_sin_val_V_read_reg_486_pp0_iter17_reg;
        hls_sin_val_V_read_reg_486_pp0_iter19_reg <= hls_sin_val_V_read_reg_486_pp0_iter18_reg;
        hls_sin_val_V_read_reg_486_pp0_iter20_reg <= hls_sin_val_V_read_reg_486_pp0_iter19_reg;
        hls_sin_val_V_read_reg_486_pp0_iter21_reg <= hls_sin_val_V_read_reg_486_pp0_iter20_reg;
        hls_sin_val_V_read_reg_486_pp0_iter22_reg <= hls_sin_val_V_read_reg_486_pp0_iter21_reg;
        hls_sin_val_V_read_reg_486_pp0_iter23_reg <= hls_sin_val_V_read_reg_486_pp0_iter22_reg;
        hls_sin_val_V_read_reg_486_pp0_iter24_reg <= hls_sin_val_V_read_reg_486_pp0_iter23_reg;
        hls_sin_val_V_read_reg_486_pp0_iter25_reg <= hls_sin_val_V_read_reg_486_pp0_iter24_reg;
        hls_sin_val_V_read_reg_486_pp0_iter26_reg <= hls_sin_val_V_read_reg_486_pp0_iter25_reg;
        hls_sin_val_V_read_reg_486_pp0_iter27_reg <= hls_sin_val_V_read_reg_486_pp0_iter26_reg;
        hls_sin_val_V_read_reg_486_pp0_iter28_reg <= hls_sin_val_V_read_reg_486_pp0_iter27_reg;
        hls_sin_val_V_read_reg_486_pp0_iter29_reg <= hls_sin_val_V_read_reg_486_pp0_iter28_reg;
        hls_sin_val_V_read_reg_486_pp0_iter2_reg <= hls_sin_val_V_read_reg_486_pp0_iter1_reg;
        hls_sin_val_V_read_reg_486_pp0_iter30_reg <= hls_sin_val_V_read_reg_486_pp0_iter29_reg;
        hls_sin_val_V_read_reg_486_pp0_iter31_reg <= hls_sin_val_V_read_reg_486_pp0_iter30_reg;
        hls_sin_val_V_read_reg_486_pp0_iter32_reg <= hls_sin_val_V_read_reg_486_pp0_iter31_reg;
        hls_sin_val_V_read_reg_486_pp0_iter33_reg <= hls_sin_val_V_read_reg_486_pp0_iter32_reg;
        hls_sin_val_V_read_reg_486_pp0_iter34_reg <= hls_sin_val_V_read_reg_486_pp0_iter33_reg;
        hls_sin_val_V_read_reg_486_pp0_iter35_reg <= hls_sin_val_V_read_reg_486_pp0_iter34_reg;
        hls_sin_val_V_read_reg_486_pp0_iter36_reg <= hls_sin_val_V_read_reg_486_pp0_iter35_reg;
        hls_sin_val_V_read_reg_486_pp0_iter37_reg <= hls_sin_val_V_read_reg_486_pp0_iter36_reg;
        hls_sin_val_V_read_reg_486_pp0_iter38_reg <= hls_sin_val_V_read_reg_486_pp0_iter37_reg;
        hls_sin_val_V_read_reg_486_pp0_iter39_reg <= hls_sin_val_V_read_reg_486_pp0_iter38_reg;
        hls_sin_val_V_read_reg_486_pp0_iter3_reg <= hls_sin_val_V_read_reg_486_pp0_iter2_reg;
        hls_sin_val_V_read_reg_486_pp0_iter40_reg <= hls_sin_val_V_read_reg_486_pp0_iter39_reg;
        hls_sin_val_V_read_reg_486_pp0_iter41_reg <= hls_sin_val_V_read_reg_486_pp0_iter40_reg;
        hls_sin_val_V_read_reg_486_pp0_iter42_reg <= hls_sin_val_V_read_reg_486_pp0_iter41_reg;
        hls_sin_val_V_read_reg_486_pp0_iter43_reg <= hls_sin_val_V_read_reg_486_pp0_iter42_reg;
        hls_sin_val_V_read_reg_486_pp0_iter44_reg <= hls_sin_val_V_read_reg_486_pp0_iter43_reg;
        hls_sin_val_V_read_reg_486_pp0_iter45_reg <= hls_sin_val_V_read_reg_486_pp0_iter44_reg;
        hls_sin_val_V_read_reg_486_pp0_iter46_reg <= hls_sin_val_V_read_reg_486_pp0_iter45_reg;
        hls_sin_val_V_read_reg_486_pp0_iter4_reg <= hls_sin_val_V_read_reg_486_pp0_iter3_reg;
        hls_sin_val_V_read_reg_486_pp0_iter5_reg <= hls_sin_val_V_read_reg_486_pp0_iter4_reg;
        hls_sin_val_V_read_reg_486_pp0_iter6_reg <= hls_sin_val_V_read_reg_486_pp0_iter5_reg;
        hls_sin_val_V_read_reg_486_pp0_iter7_reg <= hls_sin_val_V_read_reg_486_pp0_iter6_reg;
        hls_sin_val_V_read_reg_486_pp0_iter8_reg <= hls_sin_val_V_read_reg_486_pp0_iter7_reg;
        hls_sin_val_V_read_reg_486_pp0_iter9_reg <= hls_sin_val_V_read_reg_486_pp0_iter8_reg;
        icmp_ln128_reg_493_pp0_iter10_reg <= icmp_ln128_reg_493_pp0_iter9_reg;
        icmp_ln128_reg_493_pp0_iter11_reg <= icmp_ln128_reg_493_pp0_iter10_reg;
        icmp_ln128_reg_493_pp0_iter12_reg <= icmp_ln128_reg_493_pp0_iter11_reg;
        icmp_ln128_reg_493_pp0_iter13_reg <= icmp_ln128_reg_493_pp0_iter12_reg;
        icmp_ln128_reg_493_pp0_iter14_reg <= icmp_ln128_reg_493_pp0_iter13_reg;
        icmp_ln128_reg_493_pp0_iter15_reg <= icmp_ln128_reg_493_pp0_iter14_reg;
        icmp_ln128_reg_493_pp0_iter16_reg <= icmp_ln128_reg_493_pp0_iter15_reg;
        icmp_ln128_reg_493_pp0_iter17_reg <= icmp_ln128_reg_493_pp0_iter16_reg;
        icmp_ln128_reg_493_pp0_iter18_reg <= icmp_ln128_reg_493_pp0_iter17_reg;
        icmp_ln128_reg_493_pp0_iter19_reg <= icmp_ln128_reg_493_pp0_iter18_reg;
        icmp_ln128_reg_493_pp0_iter20_reg <= icmp_ln128_reg_493_pp0_iter19_reg;
        icmp_ln128_reg_493_pp0_iter21_reg <= icmp_ln128_reg_493_pp0_iter20_reg;
        icmp_ln128_reg_493_pp0_iter22_reg <= icmp_ln128_reg_493_pp0_iter21_reg;
        icmp_ln128_reg_493_pp0_iter23_reg <= icmp_ln128_reg_493_pp0_iter22_reg;
        icmp_ln128_reg_493_pp0_iter24_reg <= icmp_ln128_reg_493_pp0_iter23_reg;
        icmp_ln128_reg_493_pp0_iter25_reg <= icmp_ln128_reg_493_pp0_iter24_reg;
        icmp_ln128_reg_493_pp0_iter26_reg <= icmp_ln128_reg_493_pp0_iter25_reg;
        icmp_ln128_reg_493_pp0_iter27_reg <= icmp_ln128_reg_493_pp0_iter26_reg;
        icmp_ln128_reg_493_pp0_iter28_reg <= icmp_ln128_reg_493_pp0_iter27_reg;
        icmp_ln128_reg_493_pp0_iter29_reg <= icmp_ln128_reg_493_pp0_iter28_reg;
        icmp_ln128_reg_493_pp0_iter2_reg <= icmp_ln128_reg_493_pp0_iter1_reg;
        icmp_ln128_reg_493_pp0_iter30_reg <= icmp_ln128_reg_493_pp0_iter29_reg;
        icmp_ln128_reg_493_pp0_iter31_reg <= icmp_ln128_reg_493_pp0_iter30_reg;
        icmp_ln128_reg_493_pp0_iter32_reg <= icmp_ln128_reg_493_pp0_iter31_reg;
        icmp_ln128_reg_493_pp0_iter33_reg <= icmp_ln128_reg_493_pp0_iter32_reg;
        icmp_ln128_reg_493_pp0_iter34_reg <= icmp_ln128_reg_493_pp0_iter33_reg;
        icmp_ln128_reg_493_pp0_iter35_reg <= icmp_ln128_reg_493_pp0_iter34_reg;
        icmp_ln128_reg_493_pp0_iter36_reg <= icmp_ln128_reg_493_pp0_iter35_reg;
        icmp_ln128_reg_493_pp0_iter37_reg <= icmp_ln128_reg_493_pp0_iter36_reg;
        icmp_ln128_reg_493_pp0_iter38_reg <= icmp_ln128_reg_493_pp0_iter37_reg;
        icmp_ln128_reg_493_pp0_iter39_reg <= icmp_ln128_reg_493_pp0_iter38_reg;
        icmp_ln128_reg_493_pp0_iter3_reg <= icmp_ln128_reg_493_pp0_iter2_reg;
        icmp_ln128_reg_493_pp0_iter40_reg <= icmp_ln128_reg_493_pp0_iter39_reg;
        icmp_ln128_reg_493_pp0_iter41_reg <= icmp_ln128_reg_493_pp0_iter40_reg;
        icmp_ln128_reg_493_pp0_iter42_reg <= icmp_ln128_reg_493_pp0_iter41_reg;
        icmp_ln128_reg_493_pp0_iter43_reg <= icmp_ln128_reg_493_pp0_iter42_reg;
        icmp_ln128_reg_493_pp0_iter44_reg <= icmp_ln128_reg_493_pp0_iter43_reg;
        icmp_ln128_reg_493_pp0_iter45_reg <= icmp_ln128_reg_493_pp0_iter44_reg;
        icmp_ln128_reg_493_pp0_iter46_reg <= icmp_ln128_reg_493_pp0_iter45_reg;
        icmp_ln128_reg_493_pp0_iter4_reg <= icmp_ln128_reg_493_pp0_iter3_reg;
        icmp_ln128_reg_493_pp0_iter5_reg <= icmp_ln128_reg_493_pp0_iter4_reg;
        icmp_ln128_reg_493_pp0_iter6_reg <= icmp_ln128_reg_493_pp0_iter5_reg;
        icmp_ln128_reg_493_pp0_iter7_reg <= icmp_ln128_reg_493_pp0_iter6_reg;
        icmp_ln128_reg_493_pp0_iter8_reg <= icmp_ln128_reg_493_pp0_iter7_reg;
        icmp_ln128_reg_493_pp0_iter9_reg <= icmp_ln128_reg_493_pp0_iter8_reg;
        icmp_ln147_reg_497_pp0_iter10_reg <= icmp_ln147_reg_497_pp0_iter9_reg;
        icmp_ln147_reg_497_pp0_iter11_reg <= icmp_ln147_reg_497_pp0_iter10_reg;
        icmp_ln147_reg_497_pp0_iter12_reg <= icmp_ln147_reg_497_pp0_iter11_reg;
        icmp_ln147_reg_497_pp0_iter13_reg <= icmp_ln147_reg_497_pp0_iter12_reg;
        icmp_ln147_reg_497_pp0_iter14_reg <= icmp_ln147_reg_497_pp0_iter13_reg;
        icmp_ln147_reg_497_pp0_iter15_reg <= icmp_ln147_reg_497_pp0_iter14_reg;
        icmp_ln147_reg_497_pp0_iter16_reg <= icmp_ln147_reg_497_pp0_iter15_reg;
        icmp_ln147_reg_497_pp0_iter17_reg <= icmp_ln147_reg_497_pp0_iter16_reg;
        icmp_ln147_reg_497_pp0_iter18_reg <= icmp_ln147_reg_497_pp0_iter17_reg;
        icmp_ln147_reg_497_pp0_iter19_reg <= icmp_ln147_reg_497_pp0_iter18_reg;
        icmp_ln147_reg_497_pp0_iter20_reg <= icmp_ln147_reg_497_pp0_iter19_reg;
        icmp_ln147_reg_497_pp0_iter21_reg <= icmp_ln147_reg_497_pp0_iter20_reg;
        icmp_ln147_reg_497_pp0_iter22_reg <= icmp_ln147_reg_497_pp0_iter21_reg;
        icmp_ln147_reg_497_pp0_iter23_reg <= icmp_ln147_reg_497_pp0_iter22_reg;
        icmp_ln147_reg_497_pp0_iter24_reg <= icmp_ln147_reg_497_pp0_iter23_reg;
        icmp_ln147_reg_497_pp0_iter25_reg <= icmp_ln147_reg_497_pp0_iter24_reg;
        icmp_ln147_reg_497_pp0_iter26_reg <= icmp_ln147_reg_497_pp0_iter25_reg;
        icmp_ln147_reg_497_pp0_iter27_reg <= icmp_ln147_reg_497_pp0_iter26_reg;
        icmp_ln147_reg_497_pp0_iter28_reg <= icmp_ln147_reg_497_pp0_iter27_reg;
        icmp_ln147_reg_497_pp0_iter29_reg <= icmp_ln147_reg_497_pp0_iter28_reg;
        icmp_ln147_reg_497_pp0_iter2_reg <= icmp_ln147_reg_497_pp0_iter1_reg;
        icmp_ln147_reg_497_pp0_iter30_reg <= icmp_ln147_reg_497_pp0_iter29_reg;
        icmp_ln147_reg_497_pp0_iter31_reg <= icmp_ln147_reg_497_pp0_iter30_reg;
        icmp_ln147_reg_497_pp0_iter32_reg <= icmp_ln147_reg_497_pp0_iter31_reg;
        icmp_ln147_reg_497_pp0_iter33_reg <= icmp_ln147_reg_497_pp0_iter32_reg;
        icmp_ln147_reg_497_pp0_iter34_reg <= icmp_ln147_reg_497_pp0_iter33_reg;
        icmp_ln147_reg_497_pp0_iter35_reg <= icmp_ln147_reg_497_pp0_iter34_reg;
        icmp_ln147_reg_497_pp0_iter36_reg <= icmp_ln147_reg_497_pp0_iter35_reg;
        icmp_ln147_reg_497_pp0_iter37_reg <= icmp_ln147_reg_497_pp0_iter36_reg;
        icmp_ln147_reg_497_pp0_iter38_reg <= icmp_ln147_reg_497_pp0_iter37_reg;
        icmp_ln147_reg_497_pp0_iter39_reg <= icmp_ln147_reg_497_pp0_iter38_reg;
        icmp_ln147_reg_497_pp0_iter3_reg <= icmp_ln147_reg_497_pp0_iter2_reg;
        icmp_ln147_reg_497_pp0_iter40_reg <= icmp_ln147_reg_497_pp0_iter39_reg;
        icmp_ln147_reg_497_pp0_iter41_reg <= icmp_ln147_reg_497_pp0_iter40_reg;
        icmp_ln147_reg_497_pp0_iter42_reg <= icmp_ln147_reg_497_pp0_iter41_reg;
        icmp_ln147_reg_497_pp0_iter43_reg <= icmp_ln147_reg_497_pp0_iter42_reg;
        icmp_ln147_reg_497_pp0_iter44_reg <= icmp_ln147_reg_497_pp0_iter43_reg;
        icmp_ln147_reg_497_pp0_iter45_reg <= icmp_ln147_reg_497_pp0_iter44_reg;
        icmp_ln147_reg_497_pp0_iter46_reg <= icmp_ln147_reg_497_pp0_iter45_reg;
        icmp_ln147_reg_497_pp0_iter4_reg <= icmp_ln147_reg_497_pp0_iter3_reg;
        icmp_ln147_reg_497_pp0_iter5_reg <= icmp_ln147_reg_497_pp0_iter4_reg;
        icmp_ln147_reg_497_pp0_iter6_reg <= icmp_ln147_reg_497_pp0_iter5_reg;
        icmp_ln147_reg_497_pp0_iter7_reg <= icmp_ln147_reg_497_pp0_iter6_reg;
        icmp_ln147_reg_497_pp0_iter8_reg <= icmp_ln147_reg_497_pp0_iter7_reg;
        icmp_ln147_reg_497_pp0_iter9_reg <= icmp_ln147_reg_497_pp0_iter8_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter10_reg <= res_max_bin_count_V_s_reg_444_pp0_iter9_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter11_reg <= res_max_bin_count_V_s_reg_444_pp0_iter10_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter12_reg <= res_max_bin_count_V_s_reg_444_pp0_iter11_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter13_reg <= res_max_bin_count_V_s_reg_444_pp0_iter12_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter14_reg <= res_max_bin_count_V_s_reg_444_pp0_iter13_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter15_reg <= res_max_bin_count_V_s_reg_444_pp0_iter14_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter16_reg <= res_max_bin_count_V_s_reg_444_pp0_iter15_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter17_reg <= res_max_bin_count_V_s_reg_444_pp0_iter16_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter18_reg <= res_max_bin_count_V_s_reg_444_pp0_iter17_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter19_reg <= res_max_bin_count_V_s_reg_444_pp0_iter18_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter20_reg <= res_max_bin_count_V_s_reg_444_pp0_iter19_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter21_reg <= res_max_bin_count_V_s_reg_444_pp0_iter20_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter22_reg <= res_max_bin_count_V_s_reg_444_pp0_iter21_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter23_reg <= res_max_bin_count_V_s_reg_444_pp0_iter22_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter24_reg <= res_max_bin_count_V_s_reg_444_pp0_iter23_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter25_reg <= res_max_bin_count_V_s_reg_444_pp0_iter24_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter26_reg <= res_max_bin_count_V_s_reg_444_pp0_iter25_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter27_reg <= res_max_bin_count_V_s_reg_444_pp0_iter26_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter28_reg <= res_max_bin_count_V_s_reg_444_pp0_iter27_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter29_reg <= res_max_bin_count_V_s_reg_444_pp0_iter28_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter2_reg <= res_max_bin_count_V_s_reg_444_pp0_iter1_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter30_reg <= res_max_bin_count_V_s_reg_444_pp0_iter29_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter31_reg <= res_max_bin_count_V_s_reg_444_pp0_iter30_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter32_reg <= res_max_bin_count_V_s_reg_444_pp0_iter31_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter33_reg <= res_max_bin_count_V_s_reg_444_pp0_iter32_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter34_reg <= res_max_bin_count_V_s_reg_444_pp0_iter33_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter35_reg <= res_max_bin_count_V_s_reg_444_pp0_iter34_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter36_reg <= res_max_bin_count_V_s_reg_444_pp0_iter35_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter37_reg <= res_max_bin_count_V_s_reg_444_pp0_iter36_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter38_reg <= res_max_bin_count_V_s_reg_444_pp0_iter37_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter39_reg <= res_max_bin_count_V_s_reg_444_pp0_iter38_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter3_reg <= res_max_bin_count_V_s_reg_444_pp0_iter2_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter40_reg <= res_max_bin_count_V_s_reg_444_pp0_iter39_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter41_reg <= res_max_bin_count_V_s_reg_444_pp0_iter40_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter42_reg <= res_max_bin_count_V_s_reg_444_pp0_iter41_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter43_reg <= res_max_bin_count_V_s_reg_444_pp0_iter42_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter44_reg <= res_max_bin_count_V_s_reg_444_pp0_iter43_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter45_reg <= res_max_bin_count_V_s_reg_444_pp0_iter44_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter46_reg <= res_max_bin_count_V_s_reg_444_pp0_iter45_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter4_reg <= res_max_bin_count_V_s_reg_444_pp0_iter3_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter5_reg <= res_max_bin_count_V_s_reg_444_pp0_iter4_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter6_reg <= res_max_bin_count_V_s_reg_444_pp0_iter5_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter7_reg <= res_max_bin_count_V_s_reg_444_pp0_iter6_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter8_reg <= res_max_bin_count_V_s_reg_444_pp0_iter7_reg;
        res_max_bin_count_V_s_reg_444_pp0_iter9_reg <= res_max_bin_count_V_s_reg_444_pp0_iter8_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter10_reg <= res_max_bin_r_V_read_reg_434_pp0_iter9_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter11_reg <= res_max_bin_r_V_read_reg_434_pp0_iter10_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter12_reg <= res_max_bin_r_V_read_reg_434_pp0_iter11_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter13_reg <= res_max_bin_r_V_read_reg_434_pp0_iter12_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter14_reg <= res_max_bin_r_V_read_reg_434_pp0_iter13_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter15_reg <= res_max_bin_r_V_read_reg_434_pp0_iter14_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter16_reg <= res_max_bin_r_V_read_reg_434_pp0_iter15_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter17_reg <= res_max_bin_r_V_read_reg_434_pp0_iter16_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter18_reg <= res_max_bin_r_V_read_reg_434_pp0_iter17_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter19_reg <= res_max_bin_r_V_read_reg_434_pp0_iter18_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter20_reg <= res_max_bin_r_V_read_reg_434_pp0_iter19_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter21_reg <= res_max_bin_r_V_read_reg_434_pp0_iter20_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter22_reg <= res_max_bin_r_V_read_reg_434_pp0_iter21_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter23_reg <= res_max_bin_r_V_read_reg_434_pp0_iter22_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter24_reg <= res_max_bin_r_V_read_reg_434_pp0_iter23_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter25_reg <= res_max_bin_r_V_read_reg_434_pp0_iter24_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter26_reg <= res_max_bin_r_V_read_reg_434_pp0_iter25_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter27_reg <= res_max_bin_r_V_read_reg_434_pp0_iter26_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter28_reg <= res_max_bin_r_V_read_reg_434_pp0_iter27_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter29_reg <= res_max_bin_r_V_read_reg_434_pp0_iter28_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter2_reg <= res_max_bin_r_V_read_reg_434_pp0_iter1_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter30_reg <= res_max_bin_r_V_read_reg_434_pp0_iter29_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter31_reg <= res_max_bin_r_V_read_reg_434_pp0_iter30_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter32_reg <= res_max_bin_r_V_read_reg_434_pp0_iter31_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter33_reg <= res_max_bin_r_V_read_reg_434_pp0_iter32_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter34_reg <= res_max_bin_r_V_read_reg_434_pp0_iter33_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter35_reg <= res_max_bin_r_V_read_reg_434_pp0_iter34_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter36_reg <= res_max_bin_r_V_read_reg_434_pp0_iter35_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter37_reg <= res_max_bin_r_V_read_reg_434_pp0_iter36_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter38_reg <= res_max_bin_r_V_read_reg_434_pp0_iter37_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter39_reg <= res_max_bin_r_V_read_reg_434_pp0_iter38_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter3_reg <= res_max_bin_r_V_read_reg_434_pp0_iter2_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter40_reg <= res_max_bin_r_V_read_reg_434_pp0_iter39_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter41_reg <= res_max_bin_r_V_read_reg_434_pp0_iter40_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter42_reg <= res_max_bin_r_V_read_reg_434_pp0_iter41_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter43_reg <= res_max_bin_r_V_read_reg_434_pp0_iter42_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter44_reg <= res_max_bin_r_V_read_reg_434_pp0_iter43_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter45_reg <= res_max_bin_r_V_read_reg_434_pp0_iter44_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter46_reg <= res_max_bin_r_V_read_reg_434_pp0_iter45_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter4_reg <= res_max_bin_r_V_read_reg_434_pp0_iter3_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter5_reg <= res_max_bin_r_V_read_reg_434_pp0_iter4_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter6_reg <= res_max_bin_r_V_read_reg_434_pp0_iter5_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter7_reg <= res_max_bin_r_V_read_reg_434_pp0_iter6_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter8_reg <= res_max_bin_r_V_read_reg_434_pp0_iter7_reg;
        res_max_bin_r_V_read_reg_434_pp0_iter9_reg <= res_max_bin_r_V_read_reg_434_pp0_iter8_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter10_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter9_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter11_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter10_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter12_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter11_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter13_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter12_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter14_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter13_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter15_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter14_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter16_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter15_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter17_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter16_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter18_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter17_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter19_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter18_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter20_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter19_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter21_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter20_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter22_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter21_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter23_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter22_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter24_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter23_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter25_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter24_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter26_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter25_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter27_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter26_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter28_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter27_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter29_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter28_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter2_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter1_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter30_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter29_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter31_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter30_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter32_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter31_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter33_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter32_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter34_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter33_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter35_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter34_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter36_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter35_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter37_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter36_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter38_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter37_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter39_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter38_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter3_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter2_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter40_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter39_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter41_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter40_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter42_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter41_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter43_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter42_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter44_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter43_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter45_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter44_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter46_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter45_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter4_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter3_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter5_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter4_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter6_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter5_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter7_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter6_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter8_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter7_reg;
        res_max_bin_theta_V_s_reg_439_pp0_iter9_reg <= res_max_bin_theta_V_s_reg_439_pp0_iter8_reg;
        roi_offset_R_V_read_reg_460_pp0_iter10_reg <= roi_offset_R_V_read_reg_460_pp0_iter9_reg;
        roi_offset_R_V_read_reg_460_pp0_iter11_reg <= roi_offset_R_V_read_reg_460_pp0_iter10_reg;
        roi_offset_R_V_read_reg_460_pp0_iter12_reg <= roi_offset_R_V_read_reg_460_pp0_iter11_reg;
        roi_offset_R_V_read_reg_460_pp0_iter13_reg <= roi_offset_R_V_read_reg_460_pp0_iter12_reg;
        roi_offset_R_V_read_reg_460_pp0_iter14_reg <= roi_offset_R_V_read_reg_460_pp0_iter13_reg;
        roi_offset_R_V_read_reg_460_pp0_iter15_reg <= roi_offset_R_V_read_reg_460_pp0_iter14_reg;
        roi_offset_R_V_read_reg_460_pp0_iter16_reg <= roi_offset_R_V_read_reg_460_pp0_iter15_reg;
        roi_offset_R_V_read_reg_460_pp0_iter17_reg <= roi_offset_R_V_read_reg_460_pp0_iter16_reg;
        roi_offset_R_V_read_reg_460_pp0_iter18_reg <= roi_offset_R_V_read_reg_460_pp0_iter17_reg;
        roi_offset_R_V_read_reg_460_pp0_iter19_reg <= roi_offset_R_V_read_reg_460_pp0_iter18_reg;
        roi_offset_R_V_read_reg_460_pp0_iter20_reg <= roi_offset_R_V_read_reg_460_pp0_iter19_reg;
        roi_offset_R_V_read_reg_460_pp0_iter21_reg <= roi_offset_R_V_read_reg_460_pp0_iter20_reg;
        roi_offset_R_V_read_reg_460_pp0_iter22_reg <= roi_offset_R_V_read_reg_460_pp0_iter21_reg;
        roi_offset_R_V_read_reg_460_pp0_iter23_reg <= roi_offset_R_V_read_reg_460_pp0_iter22_reg;
        roi_offset_R_V_read_reg_460_pp0_iter24_reg <= roi_offset_R_V_read_reg_460_pp0_iter23_reg;
        roi_offset_R_V_read_reg_460_pp0_iter25_reg <= roi_offset_R_V_read_reg_460_pp0_iter24_reg;
        roi_offset_R_V_read_reg_460_pp0_iter26_reg <= roi_offset_R_V_read_reg_460_pp0_iter25_reg;
        roi_offset_R_V_read_reg_460_pp0_iter27_reg <= roi_offset_R_V_read_reg_460_pp0_iter26_reg;
        roi_offset_R_V_read_reg_460_pp0_iter28_reg <= roi_offset_R_V_read_reg_460_pp0_iter27_reg;
        roi_offset_R_V_read_reg_460_pp0_iter29_reg <= roi_offset_R_V_read_reg_460_pp0_iter28_reg;
        roi_offset_R_V_read_reg_460_pp0_iter2_reg <= roi_offset_R_V_read_reg_460_pp0_iter1_reg;
        roi_offset_R_V_read_reg_460_pp0_iter30_reg <= roi_offset_R_V_read_reg_460_pp0_iter29_reg;
        roi_offset_R_V_read_reg_460_pp0_iter31_reg <= roi_offset_R_V_read_reg_460_pp0_iter30_reg;
        roi_offset_R_V_read_reg_460_pp0_iter32_reg <= roi_offset_R_V_read_reg_460_pp0_iter31_reg;
        roi_offset_R_V_read_reg_460_pp0_iter33_reg <= roi_offset_R_V_read_reg_460_pp0_iter32_reg;
        roi_offset_R_V_read_reg_460_pp0_iter34_reg <= roi_offset_R_V_read_reg_460_pp0_iter33_reg;
        roi_offset_R_V_read_reg_460_pp0_iter35_reg <= roi_offset_R_V_read_reg_460_pp0_iter34_reg;
        roi_offset_R_V_read_reg_460_pp0_iter36_reg <= roi_offset_R_V_read_reg_460_pp0_iter35_reg;
        roi_offset_R_V_read_reg_460_pp0_iter37_reg <= roi_offset_R_V_read_reg_460_pp0_iter36_reg;
        roi_offset_R_V_read_reg_460_pp0_iter38_reg <= roi_offset_R_V_read_reg_460_pp0_iter37_reg;
        roi_offset_R_V_read_reg_460_pp0_iter39_reg <= roi_offset_R_V_read_reg_460_pp0_iter38_reg;
        roi_offset_R_V_read_reg_460_pp0_iter3_reg <= roi_offset_R_V_read_reg_460_pp0_iter2_reg;
        roi_offset_R_V_read_reg_460_pp0_iter40_reg <= roi_offset_R_V_read_reg_460_pp0_iter39_reg;
        roi_offset_R_V_read_reg_460_pp0_iter41_reg <= roi_offset_R_V_read_reg_460_pp0_iter40_reg;
        roi_offset_R_V_read_reg_460_pp0_iter42_reg <= roi_offset_R_V_read_reg_460_pp0_iter41_reg;
        roi_offset_R_V_read_reg_460_pp0_iter43_reg <= roi_offset_R_V_read_reg_460_pp0_iter42_reg;
        roi_offset_R_V_read_reg_460_pp0_iter44_reg <= roi_offset_R_V_read_reg_460_pp0_iter43_reg;
        roi_offset_R_V_read_reg_460_pp0_iter45_reg <= roi_offset_R_V_read_reg_460_pp0_iter44_reg;
        roi_offset_R_V_read_reg_460_pp0_iter46_reg <= roi_offset_R_V_read_reg_460_pp0_iter45_reg;
        roi_offset_R_V_read_reg_460_pp0_iter4_reg <= roi_offset_R_V_read_reg_460_pp0_iter3_reg;
        roi_offset_R_V_read_reg_460_pp0_iter5_reg <= roi_offset_R_V_read_reg_460_pp0_iter4_reg;
        roi_offset_R_V_read_reg_460_pp0_iter6_reg <= roi_offset_R_V_read_reg_460_pp0_iter5_reg;
        roi_offset_R_V_read_reg_460_pp0_iter7_reg <= roi_offset_R_V_read_reg_460_pp0_iter6_reg;
        roi_offset_R_V_read_reg_460_pp0_iter8_reg <= roi_offset_R_V_read_reg_460_pp0_iter7_reg;
        roi_offset_R_V_read_reg_460_pp0_iter9_reg <= roi_offset_R_V_read_reg_460_pp0_iter8_reg;
        roi_offset_z_V_read_reg_466_pp0_iter10_reg <= roi_offset_z_V_read_reg_466_pp0_iter9_reg;
        roi_offset_z_V_read_reg_466_pp0_iter11_reg <= roi_offset_z_V_read_reg_466_pp0_iter10_reg;
        roi_offset_z_V_read_reg_466_pp0_iter12_reg <= roi_offset_z_V_read_reg_466_pp0_iter11_reg;
        roi_offset_z_V_read_reg_466_pp0_iter13_reg <= roi_offset_z_V_read_reg_466_pp0_iter12_reg;
        roi_offset_z_V_read_reg_466_pp0_iter14_reg <= roi_offset_z_V_read_reg_466_pp0_iter13_reg;
        roi_offset_z_V_read_reg_466_pp0_iter15_reg <= roi_offset_z_V_read_reg_466_pp0_iter14_reg;
        roi_offset_z_V_read_reg_466_pp0_iter16_reg <= roi_offset_z_V_read_reg_466_pp0_iter15_reg;
        roi_offset_z_V_read_reg_466_pp0_iter17_reg <= roi_offset_z_V_read_reg_466_pp0_iter16_reg;
        roi_offset_z_V_read_reg_466_pp0_iter18_reg <= roi_offset_z_V_read_reg_466_pp0_iter17_reg;
        roi_offset_z_V_read_reg_466_pp0_iter19_reg <= roi_offset_z_V_read_reg_466_pp0_iter18_reg;
        roi_offset_z_V_read_reg_466_pp0_iter20_reg <= roi_offset_z_V_read_reg_466_pp0_iter19_reg;
        roi_offset_z_V_read_reg_466_pp0_iter21_reg <= roi_offset_z_V_read_reg_466_pp0_iter20_reg;
        roi_offset_z_V_read_reg_466_pp0_iter22_reg <= roi_offset_z_V_read_reg_466_pp0_iter21_reg;
        roi_offset_z_V_read_reg_466_pp0_iter23_reg <= roi_offset_z_V_read_reg_466_pp0_iter22_reg;
        roi_offset_z_V_read_reg_466_pp0_iter24_reg <= roi_offset_z_V_read_reg_466_pp0_iter23_reg;
        roi_offset_z_V_read_reg_466_pp0_iter25_reg <= roi_offset_z_V_read_reg_466_pp0_iter24_reg;
        roi_offset_z_V_read_reg_466_pp0_iter26_reg <= roi_offset_z_V_read_reg_466_pp0_iter25_reg;
        roi_offset_z_V_read_reg_466_pp0_iter27_reg <= roi_offset_z_V_read_reg_466_pp0_iter26_reg;
        roi_offset_z_V_read_reg_466_pp0_iter28_reg <= roi_offset_z_V_read_reg_466_pp0_iter27_reg;
        roi_offset_z_V_read_reg_466_pp0_iter29_reg <= roi_offset_z_V_read_reg_466_pp0_iter28_reg;
        roi_offset_z_V_read_reg_466_pp0_iter2_reg <= roi_offset_z_V_read_reg_466_pp0_iter1_reg;
        roi_offset_z_V_read_reg_466_pp0_iter30_reg <= roi_offset_z_V_read_reg_466_pp0_iter29_reg;
        roi_offset_z_V_read_reg_466_pp0_iter31_reg <= roi_offset_z_V_read_reg_466_pp0_iter30_reg;
        roi_offset_z_V_read_reg_466_pp0_iter32_reg <= roi_offset_z_V_read_reg_466_pp0_iter31_reg;
        roi_offset_z_V_read_reg_466_pp0_iter33_reg <= roi_offset_z_V_read_reg_466_pp0_iter32_reg;
        roi_offset_z_V_read_reg_466_pp0_iter34_reg <= roi_offset_z_V_read_reg_466_pp0_iter33_reg;
        roi_offset_z_V_read_reg_466_pp0_iter35_reg <= roi_offset_z_V_read_reg_466_pp0_iter34_reg;
        roi_offset_z_V_read_reg_466_pp0_iter36_reg <= roi_offset_z_V_read_reg_466_pp0_iter35_reg;
        roi_offset_z_V_read_reg_466_pp0_iter37_reg <= roi_offset_z_V_read_reg_466_pp0_iter36_reg;
        roi_offset_z_V_read_reg_466_pp0_iter38_reg <= roi_offset_z_V_read_reg_466_pp0_iter37_reg;
        roi_offset_z_V_read_reg_466_pp0_iter39_reg <= roi_offset_z_V_read_reg_466_pp0_iter38_reg;
        roi_offset_z_V_read_reg_466_pp0_iter3_reg <= roi_offset_z_V_read_reg_466_pp0_iter2_reg;
        roi_offset_z_V_read_reg_466_pp0_iter40_reg <= roi_offset_z_V_read_reg_466_pp0_iter39_reg;
        roi_offset_z_V_read_reg_466_pp0_iter41_reg <= roi_offset_z_V_read_reg_466_pp0_iter40_reg;
        roi_offset_z_V_read_reg_466_pp0_iter42_reg <= roi_offset_z_V_read_reg_466_pp0_iter41_reg;
        roi_offset_z_V_read_reg_466_pp0_iter43_reg <= roi_offset_z_V_read_reg_466_pp0_iter42_reg;
        roi_offset_z_V_read_reg_466_pp0_iter44_reg <= roi_offset_z_V_read_reg_466_pp0_iter43_reg;
        roi_offset_z_V_read_reg_466_pp0_iter45_reg <= roi_offset_z_V_read_reg_466_pp0_iter44_reg;
        roi_offset_z_V_read_reg_466_pp0_iter46_reg <= roi_offset_z_V_read_reg_466_pp0_iter45_reg;
        roi_offset_z_V_read_reg_466_pp0_iter4_reg <= roi_offset_z_V_read_reg_466_pp0_iter3_reg;
        roi_offset_z_V_read_reg_466_pp0_iter5_reg <= roi_offset_z_V_read_reg_466_pp0_iter4_reg;
        roi_offset_z_V_read_reg_466_pp0_iter6_reg <= roi_offset_z_V_read_reg_466_pp0_iter5_reg;
        roi_offset_z_V_read_reg_466_pp0_iter7_reg <= roi_offset_z_V_read_reg_466_pp0_iter6_reg;
        roi_offset_z_V_read_reg_466_pp0_iter8_reg <= roi_offset_z_V_read_reg_466_pp0_iter7_reg;
        roi_offset_z_V_read_reg_466_pp0_iter9_reg <= roi_offset_z_V_read_reg_466_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln128_fu_206_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln147_reg_497 <= icmp_ln147_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_fu_212_p2 == 1'd1) & (icmp_ln128_fu_206_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_V_reg_501 <= r_0_V_fu_218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_reg_497_pp0_iter2_reg == 1'd1) & (icmp_ln128_reg_493_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_2_V_reg_541 <= r_2_V_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln128_reg_493_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_2_reg_536 <= grp_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_reg_497_pp0_iter1_reg == 1'd1) & (icmp_ln128_reg_493_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_3_reg_531 <= grp_fu_407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_reg_497_pp0_iter45_reg == 1'd1) & (icmp_ln128_reg_493_pp0_iter45_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sdiv_ln1148_1_reg_571 <= grp_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln128_reg_493_pp0_iter45_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sdiv_ln1148_reg_576 <= grp_fu_304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln128_fu_206_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_0_V_reg_506 <= z_0_V_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln128_reg_493_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        z_2_V_reg_546 <= z_2_V_fu_272_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        LE_output_V_ap_vld = 1'b1;
    end else begin
        LE_output_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        LE_tb_output_V_ap_vld = 1'b1;
    end else begin
        LE_tb_output_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to46 = 1'b1;
    end else begin
        ap_idle_pp0_0to46 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter47 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((icmp_ln147_reg_497_pp0_iter46_reg == 1'd1) & (icmp_ln128_reg_493_pp0_iter46_reg == 1'd0))) begin
            ap_phi_mux_p_Val2_11_phi_fu_186_p6 = add_ln703_2_fu_313_p2;
        end else if ((icmp_ln128_reg_493_pp0_iter46_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_11_phi_fu_186_p6 = geo_pos_R_V_read_reg_455_pp0_iter46_reg;
        end else begin
            ap_phi_mux_p_Val2_11_phi_fu_186_p6 = ap_phi_reg_pp0_iter47_p_Val2_11_reg_182;
        end
    end else begin
        ap_phi_mux_p_Val2_11_phi_fu_186_p6 = ap_phi_reg_pp0_iter47_p_Val2_11_reg_182;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter47 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((icmp_ln147_reg_497_pp0_iter46_reg == 1'd1) & (icmp_ln128_reg_493_pp0_iter46_reg == 1'd0))) begin
            ap_phi_mux_p_Val2_s_phi_fu_198_p6 = geo_pos_Z_V_read_reg_449_pp0_iter46_reg;
        end else if ((icmp_ln128_reg_493_pp0_iter46_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_s_phi_fu_198_p6 = add_ln703_fu_322_p2;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_198_p6 = ap_phi_reg_pp0_iter47_p_Val2_s_reg_195;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_198_p6 = ap_phi_reg_pp0_iter47_p_Val2_s_reg_195;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to46 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LE_output_V = tmp_fu_345_p7;

assign LE_tb_output_V = tmp_1_fu_383_p9;

assign add_ln703_2_fu_313_p2 = (roi_offset_R_V_read_reg_460_pp0_iter46_reg + r_3_V_fu_310_p1);

assign add_ln703_fu_322_p2 = (roi_offset_z_V_read_reg_466_pp0_iter46_reg + z_3_V_fu_319_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_222 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_195 = 'bx;

assign ap_phi_reg_pp0_iter47_p_Val2_11_reg_182 = 'bx;

assign grp_fu_288_p0 = {{r_2_V_reg_541}, {20'd0}};

assign grp_fu_304_p0 = {{z_2_V_reg_546}, {20'd0}};

assign icmp_ln128_fu_206_p2 = ((region == 8'd66) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_212_p2 = ((region == 8'd69) ? 1'b1 : 1'b0);

assign r_0_V_fu_218_p2 = (roi_offset_z_V - geo_pos_Z_V);

assign r_2_V_fu_254_p2 = ($signed(r_fixed_int_shift_V_fu_242_p4) + $signed(sext_ln703_1_fu_251_p1));

assign r_3_V_fu_310_p1 = sdiv_ln1148_1_reg_571[18:0];

assign r_fixed_int_shift_V_fu_242_p4 = {{ret_V_3_reg_531[38:20]}};

assign sext_ln703_1_fu_251_p1 = hls_LT_r_global_V_re_reg_472_pp0_iter2_reg;

assign sext_ln703_fu_269_p1 = hls_LT_r_global_V_re_reg_472_pp0_iter2_reg;

assign tmp_1_fu_383_p9 = {{{{{{{{roi_offset_R_V_read_reg_460_pp0_iter46_reg}, {zext_ln215_10_fu_380_p1}}, {zext_ln215_2_fu_336_p1}}, {zext_ln215_9_fu_377_p1}}, {zext_ln215_8_fu_374_p1}}, {zext_ln215_7_fu_371_p1}}, {zext_ln215_6_fu_368_p1}}, {zext_ln215_5_fu_365_p1}};

assign tmp_fu_345_p7 = {{{{{{hls_LT_r_V_read_reg_419_pp0_iter46_reg}, {zext_ln215_4_fu_342_p1}}, {zext_ln215_3_fu_339_p1}}, {zext_ln215_2_fu_336_p1}}, {zext_ln215_1_fu_332_p1}}, {zext_ln215_fu_328_p1}};

assign z_0_V_fu_224_p2 = (roi_offset_R_V - geo_pos_R_V);

assign z_0_fixed_int_shift_s_fu_260_p4 = {{ret_V_2_reg_536[38:20]}};

assign z_2_V_fu_272_p2 = ($signed(z_0_fixed_int_shift_s_fu_260_p4) + $signed(sext_ln703_fu_269_p1));

assign z_3_V_fu_319_p1 = sdiv_ln1148_reg_576[18:0];

assign zext_ln215_10_fu_380_p1 = roi_offset_z_V_read_reg_466_pp0_iter46_reg;

assign zext_ln215_1_fu_332_p1 = ap_phi_mux_p_Val2_11_phi_fu_186_p6;

assign zext_ln215_2_fu_336_p1 = $unsigned(hls_LT_r_global_V_re_reg_472_pp0_iter46_reg);

assign zext_ln215_3_fu_339_p1 = hls_LT_theta_global_s_reg_429_pp0_iter46_reg;

assign zext_ln215_4_fu_342_p1 = hls_LT_theta_V_read_reg_424_pp0_iter46_reg;

assign zext_ln215_5_fu_365_p1 = res_max_bin_count_V_s_reg_444_pp0_iter46_reg;

assign zext_ln215_6_fu_368_p1 = res_max_bin_theta_V_s_reg_439_pp0_iter46_reg;

assign zext_ln215_7_fu_371_p1 = res_max_bin_r_V_read_reg_434_pp0_iter46_reg;

assign zext_ln215_8_fu_374_p1 = $unsigned(hls_sin_val_V_read_reg_486_pp0_iter46_reg);

assign zext_ln215_9_fu_377_p1 = $unsigned(hls_cos_val_V_read_reg_479_pp0_iter46_reg);

assign zext_ln215_fu_328_p1 = ap_phi_mux_p_Val2_s_phi_fu_198_p6;

endmodule //get_legendre_segment
