<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>3 Interrupts on HW/SW codesign</title>
    <link>http://localhost:1313/course_hwswcodesign/40_interrupts/</link>
    <description>Recent content in 3 Interrupts on HW/SW codesign</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-uk</language>
    <managingEditor>&lt;i&gt;fname&lt;/i&gt;.&lt;i&gt;lname&lt;/i&gt;A T&lt;i&gt;kuleuven.be&lt;/i&gt; (Jo Vliegen)</managingEditor>
    <webMaster>&lt;i&gt;fname&lt;/i&gt;.&lt;i&gt;lname&lt;/i&gt;A T&lt;i&gt;kuleuven.be&lt;/i&gt; (Jo Vliegen)</webMaster>
    <atom:link href="http://localhost:1313/course_hwswcodesign/40_interrupts/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>1 - Interrupt</title>
      <link>http://localhost:1313/course_hwswcodesign/40_interrupts/41_interrupt/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><author>&lt;i&gt;fname&lt;/i&gt;.&lt;i&gt;lname&lt;/i&gt;A T&lt;i&gt;kuleuven.be&lt;/i&gt; (Jo Vliegen)</author>
      <guid>http://localhost:1313/course_hwswcodesign/40_interrupts/41_interrupt/</guid>
      <description>An exception or interrupt is essentially an unscheduled procedure call.</description>
    </item>
    <item>
      <title>x - Manual</title>
      <link>http://localhost:1313/course_hwswcodesign/40_interrupts/49_manual/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><author>&lt;i&gt;fname&lt;/i&gt;.&lt;i&gt;lname&lt;/i&gt;A T&lt;i&gt;kuleuven.be&lt;/i&gt; (Jo Vliegen)</author>
      <guid>http://localhost:1313/course_hwswcodesign/40_interrupts/49_manual/</guid>
      <description>This manual will guide you through the changes that are required to include the Zicsr extension.&#xA;Th</description>
    </item>
    <item>
      <title></title>
      <link>http://localhost:1313/course_hwswcodesign/40_interrupts/41_wip/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><author>&lt;i&gt;fname&lt;/i&gt;.&lt;i&gt;lname&lt;/i&gt;A T&lt;i&gt;kuleuven.be&lt;/i&gt; (Jo Vliegen)</author>
      <guid>http://localhost:1313/course_hwswcodesign/40_interrupts/41_wip/</guid>
      <description>RISC-V refers to an external asynchronous event that may cause a RISC-V core to execute an unexpected transfer of control as interrupt. Similarly, an unusual condition occurring at the run time (due to invalid instructions etc.) is referred to as exceptions. The term trap is used to collectively refer to interrupt or exception.&#xA;RISC-V supports two main trap handling mechanisms: direct and vectored. Based on the last 2 bits of the mtvec register (or stvec for ‘S’ mode), it could be either perform Direct handling (bit values – 00) or Vectored handling (bit values – 01).</description>
    </item>
  </channel>
</rss>
