// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1830\sampleModel1830_2_sub\Mysubsystem_30.v
// Created: 2024-08-14 15:52:25
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_30
// Source Path: sampleModel1830_2_sub/Subsystem/Mysubsystem_30
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_30
          (In1,
           In2,
           In3,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [7:0] Out1;  // uint8
  output  [15:0] Out2;  // ufix16_En7


  wire [7:0] cfblk43_out1;  // uint8
  wire [7:0] cfblk122_out1;  // uint8
  wire [15:0] cfblk81_out1;  // ufix16_En7


  assign cfblk43_out1 = In1 + In2;



  assign cfblk122_out1 = In3 + cfblk43_out1;



  assign Out1 = cfblk122_out1;

  assign cfblk81_out1 = {1'b0, {cfblk43_out1, 7'b0000000}};



  assign Out2 = cfblk81_out1;

endmodule  // Mysubsystem_30

