****************************************
Report : Averaged Power
	-hierarchy
	-verbose
Design : mips_processor
Version: M-2017.06-SP2
Date   : Mon Nov 18 21:47:52 2019
****************************************

Library(s) Used:

    saed32rvt_tt1p05v125c (File: /apps/synopsys2017/cafe/SAED/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v125c.db)
    saed32rvt_tt1p05v25c (File: /apps/synopsys2017/cafe/SAED/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db)
    saed32rvt_tt1p05vn40c (File: /apps/synopsys2017/cafe/SAED/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05vn40c.db)


Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c
Wire Load Model Mode: enclosed

Cell               Design       Wire_model  Library       Selection_type
--------------------------------------------------------------------------------
                   mips_processor
                                35000       saed32rvt_tt1p05v125c
                                                          automatic-by-area
a_control          alu_control  ForQA       saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath           mips_datapath
                                35000       saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/aluOutReg register_width32_1
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/Registers reg_file     16000       saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/m_alu     alu          8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/m_alu/r65 alu_DW01_cmp6_0
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/m_alu/add_49
                   alu_DW01_add_0
                                ForQA       saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/m_alu/srl_65
                   alu_DW_rash_0
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/m_alu/sub_50
                   alu_DW01_sub_0
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/m_alu/sll_64
                   alu_DW01_ash_0
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/IR        register_width32_5
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/A         register_width32_3
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/B         register_width32_2
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/MDR       register_width32_4
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
datapath/PC        register_width32_0
                                8000        saed32rvt_tt1p05v125c
                                                          automatic-by-area
control            mips_control ForQA       saed32rvt_tt1p05v125c
                                                          automatic-by-area

Power-specific unit information :
    Voltage Units = 1 V
    Capacitance Units = 1 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
mips_processor                        6.21e-05 3.88e-06 4.49e-04  5.14e-04 100.0
  a_control (alu_control)             1.59e-08 8.20e-09 2.10e-06  2.12e-06   0.4
  control (mips_control)              2.62e-07 9.19e-08 4.69e-06  5.05e-06   1.0
  datapath (mips_datapath)            6.16e-05 3.67e-06 4.42e-04  5.07e-04  98.5
    aluOutReg (register_width32_1)    9.18e-07 8.21e-09 6.72e-06  7.64e-06   1.5
    Registers (reg_file)              5.00e-05 2.57e-06 3.13e-04  3.66e-04  71.1
    m_alu (alu)                       1.19e-06 1.87e-07 7.49e-05  7.63e-05  14.8
      r65 (alu_DW01_cmp6_0)           1.22e-07 3.74e-08 1.26e-05  1.28e-05   2.5
      add_49 (alu_DW01_add_0)         6.20e-08 4.17e-09 5.45e-06  5.51e-06   1.1
      srl_65 (alu_DW_rash_0)          3.04e-08 8.76e-09 9.09e-06  9.13e-06   1.8
      sub_50 (alu_DW01_sub_0)         7.14e-07 6.13e-08 7.11e-06  7.89e-06   1.5
      sll_64 (alu_DW01_ash_0)         6.31e-08 1.87e-08 1.30e-05  1.30e-05   2.5
    IR (register_width32_5)           9.24e-07 4.83e-08 6.72e-06  7.69e-06   1.5
    A (register_width32_3)            8.88e-07 2.93e-09 6.72e-06  7.61e-06   1.5
    B (register_width32_2)            8.73e-07 2.50e-08 6.86e-06  7.76e-06   1.5
    MDR (register_width32_4)          8.86e-07 1.01e-08 6.72e-06  7.61e-06   1.5
    PC (register_width32_0)           9.53e-07 4.62e-08 6.77e-06  7.76e-06   1.5
1
