============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Jul 15 2025  12:02:51 am
  Module:                 Top
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-30 ps) Setup Check with Pin Mem_MemInst_stage_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) Mem_MemInst_tagArray_reg[36][6]/CK
          Clock: (R) realClock
       Endpoint: (F) Mem_MemInst_stage_reg[0]/D
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-      46                  
     Required Time:=     754                  
      Launch Clock:-       0                  
         Data Path:-     784                  
             Slack:=     -30                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  Mem_MemInst_tagArray_reg[36][6]/CK -       -     R     (arrival)     25    -     0     0       0    (-,-) 
  Mem_MemInst_tagArray_reg[36][6]/Q  -       CK->Q F     DFFHQX4        1  5.5    30   134     134    (-,-) 
  g129434__2802/Y                    -       A1->Y R     AOI22X4        1  7.5    98    69     203    (-,-) 
  g130324/Y                          -       A->Y  F     NAND2X8        1  7.0    63    71     274    (-,-) 
  g130323/Y                          -       A->Y  R     NOR2X8         1  7.5    47    53     327    (-,-) 
  g59/Y                              -       A->Y  F     NAND2X8        1  7.0    52    54     381    (-,-) 
  g130322/Y                          -       A->Y  R     NOR2X8         2  9.3    51    53     434    (-,-) 
  g130095/Y                          -       A1->Y F     OAI21X4        1  7.0    88    72     505    (-,-) 
  g130197/Y                          -       A->Y  R     NOR2X8         1  7.5    52    60     566    (-,-) 
  g13/Y                              -       A->Y  F     NAND2X8        1  7.0    53    55     621    (-,-) 
  g16/Y                              -       A->Y  R     NOR2X8         1  5.0    38    46     666    (-,-) 
  g128927__2398/Y                    -       B->Y  R     CLKAND2X6      2  7.7    28    62     728    (-,-) 
  g128924__7410/Y                    -       A1->Y F     AOI21X4        1  4.2    62    56     784    (-,-) 
  Mem_MemInst_stage_reg[0]/D         -       -     F     DFFRHQX1       1    -     -     0     784    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 2: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130342/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130336/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130344/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130230/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 6: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130337/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130341/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 8: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130339/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130340/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130343/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 11: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130240/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 12: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130184/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 13: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130231/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 14: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130338/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 15: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130345/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 16: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130239/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 17: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g49/Y                                       -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 18: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     665                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g130349/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     665    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     665    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 19: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     102                  
     Required Time:=     698                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105083__5122/Y                              -       A->Y  R     NOR2X1           1  4.1   149   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 20: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     102                  
     Required Time:=     698                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105077__5526/Y                              -       A->Y  R     NOR2X1           1  4.1   149   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (36 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-     102                  
     Required Time:=     698                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      36                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105075__4319/Y                              -       A->Y  R     NOR2X1           1  4.1   149   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 22: MET (40 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     702                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      40                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105086__6131/Y                              -       A->Y  R     NOR2X1           1  4.1   138   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 23: MET (40 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     702                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      40                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105089__7482/Y                              -       A->Y  R     NOR2X1           1  4.1   138   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 24: MET (40 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     702                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      40                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105088__5115/Y                              -       A->Y  R     NOR2X1           1  4.1   137   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 25: MET (40 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     702                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      40                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105090__4733/Y                              -       A->Y  R     NOR2X1           1  4.1   137   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 26: MET (40 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     702                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      40                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105076__8428/Y                              -       A->Y  R     NOR2X1           1  4.1   137   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 27: MET (40 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     702                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      40                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105097__7410/Y                             -       A->Y  R     NOR2X1           1  4.1   137   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 28: MET (42 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     704                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      42                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105080__1617/Y                             -       A->Y  R     NOR2X1           1  4.1   133   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 29: MET (42 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     704                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      42                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105087__1881/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (42 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     704                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      42                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105073__5107/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 31: MET (42 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     704                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      42                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105078__6783/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 32: MET (42 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     704                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      42                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105072__2398/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (42 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     704                  
      Launch Clock:-       0                  
         Data Path:-     662                  
             Slack:=      42                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3 10.0   135   196     196    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX1            1  4.7    92   106     303    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   200     502    (-,-) 
  g105074__6260/Y                             -       A->Y  R     NOR2X1           1  4.1   133   160     662    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     662    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

