<paper id="1506423869"><title>Masked dual-rail pre-charge logic: DPA-resistance without routing constraints</title><year>2005</year><authors><author org="Institute for Applied Information Processing and Communications (IAIK), TU Graz, Graz, Austria#TAB#" id="2137618640">Thomas Popp</author><author org="Institute for Applied Information Processing and Communications (IAIK), TU Graz, Graz, Austria#TAB#" id="339490103">Stefan Mangard</author></authors><n_citation>283</n_citation><doc_type>Conference</doc_type><references><reference>83781150</reference><reference>1514141030</reference><reference>1520049216</reference><reference>1522953023</reference><reference>1548656471</reference><reference>1575446397</reference><reference>1594464909</reference><reference>1837001584</reference><reference>1897761346</reference><reference>2099664430</reference><reference>2099724084</reference><reference>2105114022</reference><reference>2144630005</reference><reference>2171992767</reference></references><venue id="1127098075" type="C">Cryptographic Hardware and Embedded Systems</venue><doi>10.1007/11545262_13</doi><keywords><keyword weight="0.5931">Pass transistor logic</keyword><keyword weight="0.60289">Logic optimization</keyword><keyword weight="0.42997">Computer science</keyword><keyword weight="0.43097">Parallel computing</keyword><keyword weight="0.42417">Algorithm</keyword><keyword weight="0.50076">Circuit design</keyword><keyword weight="0.45862">Pre-charge</keyword><keyword weight="0.50835">CMOS</keyword><keyword weight="0.49266">Side channel attack</keyword><keyword weight="0.52164">Standard cell</keyword><keyword weight="0.48964">Integrated circuit</keyword><keyword weight="0.44214">Embedded system</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>During the last years, several logic styles that counteract side-channel attacks have been proposed. They all have in common that their level of resistance heavily depends on implementation constraints that are costly to satisfy. For example, the capacitive load of complementary wires in an integrated circuit may need to be balanced. This article describes a novel side-channel analysis resistant logic style called MDPL that completely avoids such constraints. It is a masked and dual-rail pre-charge logic style and can be implemented using common CMOS standard cell libraries. This makes MDPL perfectly suitable for semi-custom designs.</abstract></paper>