Start time: 16:38:52 on Mar 27,2017
qverilog -f example_03-03_run.f 
-- Compiling module alu
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
#  
# input port a type is wire signed[31:0]
# input port b type is wire signed[31:0]
# input port opcode type is wire[3:0]
#  
# output port result type is reg signed[31:0]
# output port overflow type is reg
# output port error type is reg
#  
# ** Note: $finish    : example_03-03_testbench.sv(31)
#    Time: 10 ns  Iteration: 0  Instance: /top/test
# End time: 16:38:54 on Mar 27,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
