WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14255862 heartbeat IPC: 1.08 cumulative IPC: 0.6246 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 30312750 heartbeat IPC: 0.6228 cumulative IPC: 0.6234 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 46321167 heartbeat IPC: 0.6247 cumulative IPC: 0.6239 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 62427632 heartbeat IPC: 0.6209 cumulative IPC: 0.623 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 78493569 heartbeat IPC: 0.6224 cumulative IPC: 0.6229 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 94332698 heartbeat IPC: 0.6313 cumulative IPC: 0.6244 (Simulation time: 00 hr 06 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv185.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000002 cycles: 110215827 heartbeat IPC: 0.6296 cumulative IPC: 0.6252 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 126097002 heartbeat IPC: 0.6297 cumulative IPC: 0.6258 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 141991652 heartbeat IPC: 0.6291 cumulative IPC: 0.6262 (Simulation time: 00 hr 10 min 00 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 157921631 heartbeat IPC: 0.6277 cumulative IPC: 0.6264 (Simulation time: 00 hr 11 min 04 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 159652764 cumulative IPC: 0.6264 (Simulation time: 00 hr 11 min 36 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 159652764 cumulative IPC: 0.6264 (Simulation time: 00 hr 11 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv185.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6264 instructions: 100000003 cycles: 159652764
CPU 0 Branch Prediction Accuracy: 71.94% MPKI: 50.4 Average ROB Occupancy at Mispredict: 3.785
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.609
BRANCH_INDIRECT: 34.9
BRANCH_CONDITIONAL: 9.6
BRANCH_DIRECT_CALL: 1.78
BRANCH_INDIRECT_CALL: 2.16
BRANCH_RETURN: 1.34

L1D TOTAL        ACCESS:   33787552 HIT:   29672721 MISS:    4114831
L1D LOAD         ACCESS:   20484373 HIT:   17972843 MISS:    2511530
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13290097 HIT:   11699811 MISS:    1590286
L1D TRANSLATION  ACCESS:      13082 HIT:         67 MISS:      13015
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 8.092 cycles
L1I TOTAL        ACCESS:   12736616 HIT:    5002385 MISS:    7734231
L1I LOAD         ACCESS:   12736616 HIT:    5002385 MISS:    7734231
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.589 cycles
L2C TOTAL        ACCESS:    9917324 HIT:    9385800 MISS:     531524
L2C LOAD         ACCESS:    8269458 HIT:    7779420 MISS:     490038
L2C RFO          ACCESS:     570060 HIT:     547737 MISS:      22323
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1064792 HIT:    1051116 MISS:      13676
L2C TRANSLATION  ACCESS:      13014 HIT:       7527 MISS:       5487
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 25.87 cycles
LLC TOTAL        ACCESS:     551044 HIT:     531322 MISS:      19722
LLC LOAD         ACCESS:     490038 HIT:     474923 MISS:      15115
LLC RFO          ACCESS:      22323 HIT:      18823 MISS:       3500
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      33196 HIT:      32927 MISS:        269
LLC TRANSLATION  ACCESS:       5487 HIT:       4649 MISS:        838
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 171.1 cycles
cpu0_DTLB TOTAL        ACCESS:   26902455 HIT:   25718224 MISS:    1184231
cpu0_DTLB LOAD         ACCESS:   26902455 HIT:   25718224 MISS:    1184231
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.68 cycles
cpu0_ITLB TOTAL        ACCESS:   11299513 HIT:    9101401 MISS:    2198112
cpu0_ITLB LOAD         ACCESS:   11299513 HIT:    9101401 MISS:    2198112
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.996 cycles
cpu0_STLB TOTAL        ACCESS:    2035956 HIT:    2023205 MISS:      12751
cpu0_STLB LOAD         ACCESS:    2035956 HIT:    2023205 MISS:      12751
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 44.73 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9200
  ROW_BUFFER_MISS:      10253
 AVG DBUS CONGESTED CYCLE: 3.919
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         30
  FULL:        390
