<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Oct 13 16:46:46 2023" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys4_ddr:part0:1.1" DEVICE="7a100t" NAME="swerv_soc" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="clk"/>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="clk_i_wrapper"/>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_clk_i"/>
        <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_clk_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dmi_hard_reset_0" SIGIS="rst" SIGNAME="External_Ports_dmi_hard_reset_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_hard_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="dmi_reg_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_addr_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dmi_reg_en_0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dmi_reg_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_dmi_reg_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="dmi_reg_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_wdata_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dmi_reg_wr_en_0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_wr_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_wr_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="extintsrc_req_0" RIGHT="1" SIGIS="undef" SIGNAME="External_Ports_extintsrc_req_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="extintsrc_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="rst"/>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="rst_ni_wrapper"/>
        <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_rst"/>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_rst"/>
        <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_rst_i"/>
        <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_rst_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="AN_0" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_AN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="AN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="Digits_Bits_0" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_Digits_Bits">
      <CONNECTIONS>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="Digits_Bits"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_init_error_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_init_error_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_ram_init_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_init_done_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_init_done_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_ram_init_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="bidir" RIGHT="0" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="o_led" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="15" NAME="i_sw" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="ram_wlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ram_bready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ram_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ram_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ram_awready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ram_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ram_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ram_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ram_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ram_rvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ram_arlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ram_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ram_rlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ram_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ram_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ram_wready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ram_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ram_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ram_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ram_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ram_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="ram_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ram_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ram_bvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ram_rready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ram_awvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ram_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ram_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ram_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ram_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ram_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ram_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ram_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ram_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ram_arready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ram_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ram_wvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ram_arvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ram_awlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ram_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ram_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_uart_rx" SIGIS="undef" SIGNAME="External_Ports_i_uart_rx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="i_uart_rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_uart_tx" SIGIS="undef" SIGNAME="wb_uart_wrapper_0_o_uart_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="o_uart_tx"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi2wb_intcon_wrapper_0_o_ram_axi4" DATAWIDTH="64" NAME="ram" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="ram_wlast"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ram_bready"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="ram_awlen"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="ram_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ram_awready"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="ram_arburst"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="ram_awprot"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ram_rresp"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="ram_arprot"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ram_rvalid"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ram_arlock"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="ram_awid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="ram_rlast"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="ram_arid"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ram_awcache"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ram_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ram_wstrb"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ram_bresp"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="ram_bid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="ram_arlen"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="ram_arqos"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ram_rdata"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ram_arcache"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ram_bvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ram_rready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ram_awvalid"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="ram_arregion"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ram_arsize"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ram_wdata"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="ram_awsize"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="ram_rid"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="ram_awregion"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ram_araddr"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ram_awaddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ram_arready"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ram_wvalid"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ram_arvalid"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ram_awlock"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="ram_awburst"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="5" FULLNAME="/axi2wb_intcon_wrapper_0" HWVERSION="1.0" INSTANCE="axi2wb_intcon_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi2wb_intcon_wrapper" VLNV="xilinx.com:user:axi2wb_intcon_wrapper:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="i_ifu_axi4" NAME="reg0" RANGE="4294967296" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="swerv_soc_axi2wb_intcon_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_i_wrapper" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_ni_wrapper" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_ifu_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_ifu_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_ifu_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_ifu_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_ifu_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ifu_arlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_ifu_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_ifu_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_ifu_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_ifu_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ifu_arvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ifu_rready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ifu_arready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ifu_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_ifu_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_ifu_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ifu_rlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ifu_rvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_lsu_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_lsu_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_lsu_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_lsu_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_awlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_lsu_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_awvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="i_lsu_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_lsu_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_wlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_wvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_lsu_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_lsu_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_lsu_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_lsu_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_arlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_lsu_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_arvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_bready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_rready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_awready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_arready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_wready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_lsu_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_lsu_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_bvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_lsu_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_lsu_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_lsu_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_rlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_rvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_sb_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_sb_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_sb_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_sb_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_sb_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_awlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_sb_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_awvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="i_sb_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_sb_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_wlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_wvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_awready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_bready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_sb_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_sb_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_sb_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_sb_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_sb_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_arlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_sb_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_arvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_arready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_wready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_sb_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_sb_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_bvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_sb_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_sb_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_sb_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_rlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_rvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_rready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="o_ram_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_ram_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_ram_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ram_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_ram_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_awlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ram_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_awvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_awready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="o_ram_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_ram_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_ram_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ram_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_ram_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_arlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ram_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_arvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_arready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_ram_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_ram_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_wlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_wvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_wready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="i_ram_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_ram_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_bvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_bready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="i_ram_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="i_ram_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_ram_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_rlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_rvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ram_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_rready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ram_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_soc_imp" PORT="ram_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="o_user_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_user_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="o_user_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="o_user_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="o_user_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_user_awlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="o_user_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="o_user_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="o_user_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="o_user_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_user_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_user_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="o_user_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_user_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="o_user_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="o_user_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="o_user_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_user_arlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="o_user_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="o_user_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="o_user_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="o_user_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_user_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_user_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="o_user_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="o_user_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_user_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_user_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_user_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="i_user_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="i_user_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_user_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_user_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="i_user_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="i_user_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="i_user_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_user_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_user_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_user_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_rom_adr_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_rom_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wb_rom_sel_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_rom_we_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_rom_cyc_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_cyc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_rom_stb_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_stb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_rom_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="bootrom_wrapper_0_o_wb_rdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="o_wb_rdt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_rom_ack_i" SIGIS="undef" SIGNAME="bootrom_wrapper_0_o_wb_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="o_wb_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_spi_flash_adr_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_spi_flash_dat_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="wb_spi_flash_sel_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_flash_we_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_flash_cyc_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_flash_stb_o" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="wb_spi_flash_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_spi_flash_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_spi_flash_dat_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_flash_ack_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_flash_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_flash_rty_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_sys_adr_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_sys_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wb_sys_sel_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_sys_we_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_sys_cyc_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_cyc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_sys_stb_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_stb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="wb_sys_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_sys_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_sys_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_wb_rdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_wb_rdt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_sys_ack_i" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_wb_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_wb_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_sys_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_sys_rty_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_uart_adr_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_adr_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_uart_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_dat_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wb_uart_sel_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_sel_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_uart_we_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_we_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_uart_cyc_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_cyc_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_uart_stb_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_stb_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="wb_uart_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_uart_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_uart_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="wb_uart_wrapper_0_wb_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_uart_ack_i" SIGIS="undef" SIGNAME="wb_uart_wrapper_0_wb_ack_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_uart_wrapper_0" PORT="wb_ack_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_uart_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_uart_rty_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="wb_gpio_adr_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_adr_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_gpio_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_dat_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wb_gpio_sel_o" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_sel_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_gpio_we_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_we_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_gpio_cyc_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_cyc_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_gpio_stb_o" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_stb_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_gpio_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_wb_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_gpio_ack_i" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_wb_ack_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_ack_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_gpio_err_i" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_wb_err_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_err_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_ptc_adr_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_ptc_dat_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="wb_ptc_sel_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_ptc_we_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_ptc_cyc_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_ptc_stb_o" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="wb_ptc_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_ptc_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_ptc_dat_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_ptc_ack_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_ptc_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_ptc_rty_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_spi_accel_adr_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_spi_accel_dat_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="wb_spi_accel_sel_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_accel_we_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_accel_cyc_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_accel_stb_o" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="wb_spi_accel_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_spi_accel_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_spi_accel_dat_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_accel_ack_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_accel_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_accel_rty_i" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="swerv_wrapper_verilog_0_ifu_axi" DATAWIDTH="64" NAME="i_ifu_axi4" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="i_ifu_arcache"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="i_ifu_rready"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="i_ifu_arburst"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="i_ifu_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="i_ifu_arsize"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="o_ifu_rresp"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="i_ifu_arprot"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="o_ifu_rid"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="o_ifu_rvalid"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="i_ifu_arlock"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="i_ifu_araddr"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="o_ifu_rlast"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="i_ifu_arid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="o_ifu_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="i_ifu_arvalid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="i_ifu_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="i_ifu_arqos"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="o_ifu_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="swerv_wrapper_verilog_0_lsu_axi" DATAWIDTH="64" NAME="i_lsu_axi4" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="i_lsu_wlast"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="i_lsu_bready"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="i_lsu_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="i_lsu_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="o_lsu_awready"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="i_lsu_arburst"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="i_lsu_awprot"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="o_lsu_rresp"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="i_lsu_arprot"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="o_lsu_rvalid"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="i_lsu_arlock"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="i_lsu_awid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="o_lsu_rlast"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="i_lsu_arid"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="i_lsu_awcache"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="o_lsu_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="i_lsu_wstrb"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="o_lsu_bresp"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="o_lsu_bid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="i_lsu_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="i_lsu_arqos"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="o_lsu_rdata"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="i_lsu_arcache"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="o_lsu_bvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="i_lsu_rready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="i_lsu_awvalid"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="i_lsu_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="i_lsu_arsize"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="i_lsu_wdata"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="i_lsu_awsize"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="o_lsu_rid"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="i_lsu_awregion"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="i_lsu_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="i_lsu_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="o_lsu_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="i_lsu_wvalid"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="i_lsu_arvalid"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="i_lsu_awlock"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="i_lsu_awburst"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="swerv_wrapper_verilog_0_sb_axi" DATAWIDTH="64" NAME="i_sb_axi4" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="i_sb_wlast"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="i_sb_bready"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="i_sb_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="i_sb_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="o_sb_awready"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="i_sb_arburst"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="i_sb_awprot"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="o_sb_rresp"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="i_sb_arprot"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="o_sb_rvalid"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="i_sb_arlock"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="i_sb_awid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="o_sb_rlast"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="i_sb_arid"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="i_sb_awcache"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="o_sb_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="i_sb_wstrb"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="o_sb_bresp"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="o_sb_bid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="i_sb_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="i_sb_arqos"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="o_sb_rdata"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="o_sb_bvalid"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="i_sb_arcache"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="i_sb_rready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="i_sb_awvalid"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="i_sb_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="i_sb_arsize"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="i_sb_wdata"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="i_sb_awsize"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="o_sb_rid"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="i_sb_awregion"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="i_sb_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="i_sb_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="o_sb_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="i_sb_wvalid"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="i_sb_arvalid"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="i_sb_awlock"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="i_sb_awburst"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi2wb_intcon_wrapper_0_o_ram_axi4" DATAWIDTH="64" NAME="o_ram_axi4" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="o_ram_wlast"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="o_ram_bready"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="o_ram_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="o_ram_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="i_ram_awready"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="o_ram_arburst"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="o_ram_awprot"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="i_ram_rresp"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="o_ram_arprot"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="i_ram_rvalid"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="o_ram_arlock"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="o_ram_awid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="i_ram_rlast"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="o_ram_arid"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="o_ram_awcache"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="i_ram_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="o_ram_wstrb"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="i_ram_bresp"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="i_ram_bid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="o_ram_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="o_ram_arqos"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="i_ram_rdata"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="o_ram_arcache"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="i_ram_bvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="o_ram_rready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="o_ram_awvalid"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="o_ram_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="o_ram_arsize"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="o_ram_wdata"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="o_ram_awsize"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="i_ram_rid"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="o_ram_awregion"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="o_ram_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="o_ram_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="i_ram_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="o_ram_wvalid"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="o_ram_arvalid"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="o_ram_awlock"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="o_ram_awburst"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="64" NAME="o_user_axi4" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="o_user_wlast"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="o_user_bready"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="o_user_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="o_user_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="i_user_awready"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="o_user_arburst"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="o_user_awprot"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="i_user_rresp"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="o_user_arprot"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="i_user_rvalid"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="o_user_arlock"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="o_user_awid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="i_user_rlast"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="o_user_arid"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="o_user_awcache"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="i_user_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="o_user_wstrb"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="i_user_bresp"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="i_user_bid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="o_user_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="o_user_arqos"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="i_user_rdata"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="o_user_arcache"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="i_user_bvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="o_user_rready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="o_user_awvalid"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="o_user_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="o_user_arsize"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="o_user_wdata"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="o_user_awsize"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="i_user_rid"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="o_user_awregion"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="o_user_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="o_user_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="i_user_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="o_user_wvalid"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="o_user_arvalid"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="o_user_awlock"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="o_user_awburst"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x07FFFFFF" INSTANCE="ram" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="o_ram_axi4" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ram"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bootrom_wrapper_0" HWVERSION="1.0" INSTANCE="bootrom_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bootrom_wrapper" VLNV="xilinx.com:module_ref:bootrom_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="swerv_soc_bootrom_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_wb_adr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_rom_adr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_wb_dat" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_rom_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_wb_sel" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_rom_sel_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_we" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_rom_we_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_cyc" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_rom_cyc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_stb" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_rom_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_rom_stb_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_wb_ack" SIGIS="undef" SIGNAME="bootrom_wrapper_0_o_wb_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_rom_ack_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_wb_rdt" RIGHT="0" SIGIS="undef" SIGNAME="bootrom_wrapper_0_o_wb_rdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_rom_dat_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/swerv_wrapper_verilog_0" HWVERSION="1.0" INSTANCE="swerv_wrapper_verilog_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="swerv_wrapper_verilog" VLNV="xilinx.com:user:swerv_wrapper_verilog:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="swerv_soc_swerv_wrapper_verilog_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nmi_int" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_nmi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_nmi_int"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nmi_vec" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_nmi_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_nmi_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_awvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_awready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="lsu_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="lsu_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="lsu_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="lsu_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_awlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="lsu_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_wvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_wready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="lsu_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="lsu_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_wlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_bvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_bready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="lsu_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="lsu_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_arvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_arready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="lsu_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="lsu_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="lsu_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="lsu_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_arlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="lsu_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_rvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_rready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_lsu_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_lsu_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="lsu_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="lsu_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="lsu_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_rlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_lsu_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_lsu_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ifu_axi_arvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ifu_axi_arready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ifu_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ifu_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ifu_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ifu_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ifu_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ifu_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ifu_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ifu_axi_arlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ifu_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ifu_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ifu_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ifu_axi_rvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ifu_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ifu_axi_rready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_ifu_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_ifu_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ifu_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ifu_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="ifu_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ifu_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ifu_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ifu_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ifu_axi_rlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_ifu_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_ifu_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_awvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_awready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sb_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sb_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sb_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="sb_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="sb_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_awlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="sb_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_wvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_wready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="sb_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sb_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_wlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_bvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_bready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sb_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sb_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_arvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_arready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sb_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sb_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sb_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="sb_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="sb_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_arlock" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="sb_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_rvalid" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_rready" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_i_sb_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="i_sb_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sb_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="sb_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sb_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_rlast" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_o_sb_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="o_sb_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="timer_int" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_timer_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_timer_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="extintsrc_req" RIGHT="1" SIGIS="undef" SIGNAME="External_Ports_extintsrc_req_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="extintsrc_req_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dmi_reg_en" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="dmi_reg_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dmi_reg_wr_en" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_wr_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_wr_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dmi_reg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dmi_reg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_dmi_reg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dmi_hard_reset" SIGIS="rst" SIGNAME="External_Ports_dmi_hard_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_hard_reset_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="swerv_wrapper_verilog_0_ifu_axi" DATAWIDTH="64" NAME="ifu_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ifu_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ifu_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ifu_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ifu_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ifu_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ifu_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ifu_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ifu_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="ifu_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="ifu_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ifu_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ifu_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ifu_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ifu_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ifu_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ifu_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ifu_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ifu_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="swerv_wrapper_verilog_0_lsu_axi" DATAWIDTH="64" NAME="lsu_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="lsu_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="lsu_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="lsu_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="lsu_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="lsu_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="lsu_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="lsu_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="lsu_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="lsu_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="lsu_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="lsu_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="lsu_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="lsu_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="lsu_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="lsu_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="lsu_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="lsu_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="lsu_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="lsu_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="lsu_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="lsu_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="lsu_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="lsu_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="lsu_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="lsu_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="lsu_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="lsu_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="lsu_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="lsu_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="lsu_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="lsu_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="lsu_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="lsu_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="lsu_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="lsu_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="lsu_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="lsu_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="lsu_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="lsu_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="swerv_wrapper_verilog_0_sb_axi" DATAWIDTH="64" NAME="sb_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="swerv_soc_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="sb_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="sb_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="sb_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="sb_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="sb_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="sb_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="sb_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="sb_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="sb_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="sb_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="sb_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="sb_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="sb_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="sb_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="sb_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="sb_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="sb_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="sb_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="sb_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="sb_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="sb_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="sb_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="sb_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="sb_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="sb_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="sb_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="sb_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="sb_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="sb_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="sb_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="sb_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="sb_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="sb_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="sb_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="sb_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="sb_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="sb_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="sb_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="sb_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="axi2wb_intcon_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ifu_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="i_ifu_axi4"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="axi2wb_intcon_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="lsu_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="i_lsu_axi4"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="axi2wb_intcon_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="sb_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="i_sb_axi4"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi2wb_intcon_wrapper_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/syscon_wrapper_0" HWVERSION="1.0" INSTANCE="syscon_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="syscon_wrapper" VLNV="xilinx.com:module_ref:syscon_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="swerv_soc_syscon_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="wb_gpio_wrapper_0_wb_inta_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wb_gpio_wrapper_0" PORT="wb_inta_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ptc_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="o_timer_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="syscon_wrapper_0_o_timer_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="timer_int"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_init_done" SIGIS="undef" SIGNAME="External_Ports_i_ram_init_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_init_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_init_error" SIGIS="undef" SIGNAME="External_Ports_i_ram_init_error_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_init_error_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_nmi_vec" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_nmi_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="nmi_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_nmi_int" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_nmi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="nmi_int"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_wb_adr" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_sys_adr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_wb_dat" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_sys_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_wb_sel" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_sys_sel_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_we" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_sys_we_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_cyc" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_sys_cyc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_stb" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_sys_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_sys_stb_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_wb_rdt" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_wb_rdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_sys_dat_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_wb_ack" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_wb_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_sys_ack_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="AN" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_AN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="Digits_Bits" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_Digits_Bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Digits_Bits_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/wb_gpio_wrapper_0" HWVERSION="1.0" INSTANCE="wb_gpio_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="wb_gpio_wrapper" VLNV="xilinx.com:user:wb_gpio_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="swerv_soc_wb_gpio_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="wb_clk_i" SIGIS="undef" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_rst_i" SIGIS="undef" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_cyc_i" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_cyc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wb_adr_i" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_adr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wb_sel_i" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_sel_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_we_i" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_we_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_stb_i" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_gpio_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_stb_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_wb_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_dat_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_ack_o" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_wb_ack_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_ack_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_err_o" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_wb_err_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_gpio_err_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_inta_o" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_wb_inta_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="gpio_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bidir" RIGHT="0" SIGIS="undef" SIGNAME="wb_gpio_wrapper_0_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/wb_uart_wrapper_0" HWVERSION="1.0" INSTANCE="wb_uart_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="wb_uart_wrapper" VLNV="xilinx.com:module_ref:wb_uart_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="swerv_soc_wb_uart_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="wb_clk_i" SIGIS="undef" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_rst_i" SIGIS="undef" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_adr_i" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_uart_adr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_uart_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="wb_uart_wrapper_0_wb_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_uart_dat_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_we_i" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_uart_we_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_stb_i" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_uart_stb_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_cyc_i" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_uart_cyc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wb_sel_i" RIGHT="0" SIGIS="undef" SIGNAME="axi2wb_intcon_wrapper_0_wb_uart_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_uart_sel_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_ack_o" SIGIS="undef" SIGNAME="wb_uart_wrapper_0_wb_ack_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi2wb_intcon_wrapper_0" PORT="wb_uart_ack_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_uart_rx" SIGIS="undef" SIGNAME="External_Ports_i_uart_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_uart_rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_uart_tx" SIGIS="undef" SIGNAME="wb_uart_wrapper_0_o_uart_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_uart_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
