\documentclass[10pt,conference]{IEEEtran}
\IEEEoverridecommandlockouts

\usepackage{graphicx}
\usepackage{tikz}
\usepackage{pgfplots}
\pgfplotsset{compat=1.18}
\usepackage{amsmath}
\usepackage{booktabs}
\usepackage{cite}
\usepackage{url}
\usepackage{hyperref}

\title{HBM+FeRAM/FeFET for Mobile Edge AI:\\
Chiplet Integration and Monolithic Prospects}

\author{
  \IEEEauthorblockN{Shinichi Samizo}
  \IEEEauthorblockA{Project Design Hub (Samizo-AITL), Japan\\
  Email: \href{mailto:shin3t72@gmail.com}{shin3t72@gmail.com}}
}

\begin{document}
\maketitle

\input{sections/introduction}
\input{sections/device_process}
\input{sections/results}
\input{sections/outlook}
\input{sections/conclusion}

\bibliographystyle{IEEEtran}
\bibliography{references}

\begin{IEEEbiography}[]{Shinichi Samizo}
received the M.S. degree in Electrical and Electronic Engineering from Shinshu University, Japan.  
He joined Seiko Epson Corporation in 1997, where he worked as an engineer in semiconductor memory and mixed-signal device development.  
He is currently leading the Project Design Hub (Samizo-AITL), focusing on semiconductor process/device education, memory architecture, and AI system integration.  
His recent work explores hybrid memory architectures such as HBM+FeRAM/FeFET for mobile edge AI.  

Email: \href{mailto:shin3t72@gmail.com}{shin3t72@gmail.com} \\
GitHub: \href{https://github.com/Samizo-AITL}{https://github.com/Samizo-AITL} \\
X (Twitter): \href{https://x.com/shin3t72}{@shin3t72}
\end{IEEEbiography}

\end{document}
