<Qucs Library 0.0.18 "OpAmp_544">

<Component 544ud1>
  <Description>
Authors: Vadim Kuznetsov <ra3xdh@gmail.com> and Timofey Moiseev <voig1396@gmail.com>
  </Description>
  <Spice>
.subckt	OpAmp_544_544UD1 gnd 1 2 3 4 5
c1   11 12 2.887E-12
c2	6  7 10.00E-12
dc	5 53 dx
de   54  5 dx
dlp  90 91 dx
dln  92 90 dx
dp	4  3 dx
egnd 99  0 poly(2) (3,0) (4,0) 0 .5 .5
fb	7 99 poly(5) vb	vc ve vlp vln 0	39.78E6	-40E6 40E6 40E6	-40E6
ga	6  0 11	12 62.84E-6
gcm	0  6 10	99 41.89E-9
iss	3 10 dc	20.00E-6
hlim 90  0 vlim 1K
j1   11  2 10	jx
j2   12  1 10	jx
r2	6  9 100.0E3
rd1	4 11 15.91E3
rd2	4 12 15.91E3
ro1	8  5 100
ro2	7 99 20
rp	3  4 9.000E3
rss  10 99 10.00E6
vb	9  0 dc	0
vc	3 53 dc	5
ve   54  4 dc	5
vlim	7  8 dc	0
vlp  91  0 dc	15
vln	0 92 dc	15
.model dx D(Is=800.0E-18)
.model jx PJF(Is=15.00E-12 Beta=394.9E-6 Vto=-1)
.ends
.end
  </Spice>
  <Model>
.Def:OpAmp_544_544ud1 _net0 _net4 _net1 _net2 _net3
Sub:X1 _net2 _net3 _net0 _net4 _net1 gnd Type="n544ud1_cir"
.Def:End
.Def:n544ud1_cir _net4 _net5 _net1 _net2 _net3 _ref
  .Def:X544UD1 _ref _net1 _net2 _net3 _net4 _net5
  CCCS:FB _cnet11 _net99 _net7 gnd G="1"
  Eqn:EqnFBI1 FB.I1="+3.978e+07*V2-4e+07*V3+4e+07*V4+4e+07*V5-4e+07*V6" Export="no"
  Eqn:EqnFBQ1 FB.Q1="0" Export="no"
  Eqn:EqnFBI2 FB.I2="0" Export="no"
  Eqn:EqnFBQ2 FB.Q2="0" Export="no"
  CCVS:FBV2 _ref _cnet9 gnd _cnet10 G="1"
  Eqn:EqnFBI3 FB.I3="0" Export="no"
  Eqn:EqnFBQ3 FB.Q3="0" Export="no"
  CCVS:FBV3 _net91 _cnet7 gnd _cnet8 G="1"
  Eqn:EqnFBI4 FB.I4="0" Export="no"
  Eqn:EqnFBQ4 FB.Q4="0" Export="no"
  CCVS:FBV4 _net54 _cnet5 gnd _cnet6 G="1"
  Eqn:EqnFBI5 FB.I5="0" Export="no"
  Eqn:EqnFBQ5 FB.Q5="0" Export="no"
  CCVS:FBV5 _net3 _cnet3 gnd _cnet4 G="1"
  Eqn:EqnFBI6 FB.I6="0" Export="no"
  Eqn:EqnFBQ6 FB.Q6="0" Export="no"
  CCVS:FBV6 _net9 _cnet1 gnd _cnet2 G="1"
  CCVS:EGND _cnet0 _ref _net99 gnd G="1"
  Eqn:EqnEGNDI1 EGND.I1="+0.5*V2+0.5*V3" Export="no"
  Eqn:EqnEGNDQ1 EGND.Q1="0" Export="no"
  Eqn:EqnEGNDI2 EGND.I2="0" Export="no"
  Eqn:EqnEGNDQ2 EGND.Q2="0" Export="no"
  Eqn:EqnEGNDI3 EGND.I3="0" Export="no"
  Eqn:EqnEGNDQ3 EGND.Q3="0" Export="no"
  C:C1 _net11 _net12 C="2.887e-12"
  C:C2 _net6 _net7 C="1e-11"
  Diode:DC _net53 _net5 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DE _net5 _net54 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DLP _net91 _net90 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DLN _net90 _net92 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DP _net3 _net4 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  EDD:EGND _cnet0 gnd _net3 _ref _net4 _ref I1="EGND.I1" Q1="EGND.Q1" I2="EGND.I2" Q2="EGND.Q2" I3="EGND.I3" Q3="EGND.Q3"
  EDD:FB _cnet11 gnd _cnet1 gnd _cnet3 gnd _cnet5 gnd _cnet7 gnd _cnet9 gnd I1="FB.I1" Q1="FB.Q1" I2="FB.I2" Q2="FB.Q2" I3="FB.I3" Q3="FB.Q3" I4="FB.I4" Q4="FB.Q4" I5="FB.I5" Q5="FB.Q5" I6="FB.I6" Q6="FB.Q6"
  VCCS:GA _net11 _net6 _ref _net12 G="6.284e-05"
  VCCS:GCM _net10 _ref _net6 _net99 G="4.189e-08"
  Idc:ISS _net10 _net3 I="2e-05"
  CCVS:HLIM _net7 _net90 _ref _cnet12 G="1k"
  JFET:J1 _net2 _net11 _net10 Type="pfet" Is="1.5e-11" Beta="0.0003949" Vt0="-1" N="1" Lambda="0" M="0.5" Pb="1" Fc="0.5" Cgs="0" Cgd="0"
  JFET:J2 _net1 _net12 _net10 Type="pfet" Is="1.5e-11" Beta="0.0003949" Vt0="-1" N="1" Lambda="0" M="0.5" Pb="1" Fc="0.5" Cgs="0" Cgd="0"
  R:R2 _net6 _net9 R="100000"
  R:RD1 _net4 _net11 R="15910"
  R:RD2 _net4 _net12 R="15910"
  R:RO1 _net8 _net5 R="100"
  R:RO2 _net7 _net99 R="20"
  R:RP _net3 _net4 R="9000"
  R:RSS _net10 _net99 R="1e+07"
  Vdc:VB _cnet2 _ref U="0"
  Vdc:VC _cnet4 _net53 U="5"
  Vdc:VE _cnet6 _net4 U="5"
  Vdc:VLIM _cnet12 _net8 U="0"
  Vdc:VLP _cnet8 _ref U="15"
  Vdc:VLN _cnet10 _net92 U="15"
  .Def:End
  Sub:X1 _ref _net1 _net2 _net3 _net4 _net5 Type="X544UD1"
.Def:End
  </Model>
  <Symbol>
    <Line -20 -40 0 80 #000080 2 1>
    <Line -20 -40 60 40 #000080 2 1>
    <Line -20 40 60 -40 #000080 2 1>
    <Line 40 0 20 0 #000080 2 1>
    <Line -40 -20 20 0 #000080 2 1>
    <Line -40 20 20 0 #000080 2 1>
    <Line -15 20 10 0 #000000 2 1>
    <Line -10 -25 0 10 #ff0000 0 1>
    <Line -15 -20 10 0 #ff0000 0 1>
    <Line 10 -20 0 -20 #000080 2 1>
    <Line 10 20 0 20 #000080 2 1>
    <.PortSym -40 20 2 0>
    <.PortSym 60 0 5 180>
    <.PortSym 10 -40 3 270>
    <.PortSym 10 40 4 90>
    <.PortSym -40 -20 1 0>
    <.ID 40 64 OP>
  </Symbol>
</Component>

<Component 544ud2>
  <Description>
Authors: Vadim Kuznetsov <ra3xdh@gmail.com> and Timofey Moiseev <voig1396@gmail.com>
  </Description>
  <Spice>
.subckt OpAmp_544_544ud2 gnd 1 2 3 4 5 6 7
c1   11 12 174.6E-15
dc    5 53 dx
de   54  5 dx
dlp  90 91 dx
dln  92 90 dx
dp    4  3 dx
egnd 99  0 poly(2) (3,0) (4,0) 0 .5 .5
fb    7 99 poly(5) vb vc ve vlp vln 0 127.3E6 -100E6 100E6 100E6 -100E6
ga    6  0 11 12 1.885E-3
gcm   0  6 10 99 188.5E-9
iss   3 10 dc 400.0E-6
hlim 90  0 vlim 1K
j1   11  2 10 jx
j2   12  1 10 jx
r2    6  9 100.0E3
rd1   4 11 530.5
rd2   4 12 530.5
ro1   8  5 50
ro2   7 99 25
rp    3  4 9.000E3
rss  10 99 500.0E3
vb    9  0 dc 0
vc    3 53 dc 2
ve   54  4 dc 2
vlim  7  8 dc 0
vlp  91  0 dc 20
vln   0 92 dc 20
.model dx D(Is=800.0E-18)
.model jx PJF(Is=15.00E-12 Beta=17.77E-3 Vto=-1)
.ends
  </Spice>
  <Model>
.Def:OpAmp_544_544ud2 _net4 _net5 _net6 _net0 _net1 _net2 _net3
Sub:X1 _net0 _net1 _net2 _net3 _net4 _net5 _net6 gnd Type="n544ud2_cir"
.Def:End
.Def:n544ud2_cir _net4 _net5 _net6 _net7 _net1 _net2 _net3 _ref
  .Def:K544UD2 _ref _net1 _net2 _net3 _net4 _net5 _net6 _net7
  CCCS:FB _cnet11 _net99 _net7 gnd G="1"
  Eqn:EqnFBI1 FB.I1="+1.273e+08*V2-1e+08*V3+1e+08*V4+1e+08*V5-1e+08*V6" Export="no"
  Eqn:EqnFBQ1 FB.Q1="0" Export="no"
  Eqn:EqnFBI2 FB.I2="0" Export="no"
  Eqn:EqnFBQ2 FB.Q2="0" Export="no"
  CCVS:FBV2 _ref _cnet9 gnd _cnet10 G="1"
  Eqn:EqnFBI3 FB.I3="0" Export="no"
  Eqn:EqnFBQ3 FB.Q3="0" Export="no"
  CCVS:FBV3 _net91 _cnet7 gnd _cnet8 G="1"
  Eqn:EqnFBI4 FB.I4="0" Export="no"
  Eqn:EqnFBQ4 FB.Q4="0" Export="no"
  CCVS:FBV4 _net54 _cnet5 gnd _cnet6 G="1"
  Eqn:EqnFBI5 FB.I5="0" Export="no"
  Eqn:EqnFBQ5 FB.Q5="0" Export="no"
  CCVS:FBV5 _net3 _cnet3 gnd _cnet4 G="1"
  Eqn:EqnFBI6 FB.I6="0" Export="no"
  Eqn:EqnFBQ6 FB.Q6="0" Export="no"
  CCVS:FBV6 _net9 _cnet1 gnd _cnet2 G="1"
  CCVS:EGND _cnet0 _ref _net99 gnd G="1"
  Eqn:EqnEGNDI1 EGND.I1="+0.5*V2+0.5*V3" Export="no"
  Eqn:EqnEGNDQ1 EGND.Q1="0" Export="no"
  Eqn:EqnEGNDI2 EGND.I2="0" Export="no"
  Eqn:EqnEGNDQ2 EGND.Q2="0" Export="no"
  Eqn:EqnEGNDI3 EGND.I3="0" Export="no"
  Eqn:EqnEGNDQ3 EGND.Q3="0" Export="no"
  C:C1 _net11 _net12 C="1.746e-13"
  Diode:DC _net53 _net5 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DE _net5 _net54 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DLP _net91 _net90 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DLN _net90 _net92 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DP _net3 _net4 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  EDD:EGND _cnet0 gnd _net3 _ref _net4 _ref I1="EGND.I1" Q1="EGND.Q1" I2="EGND.I2" Q2="EGND.Q2" I3="EGND.I3" Q3="EGND.Q3"
  EDD:FB _cnet11 gnd _cnet1 gnd _cnet3 gnd _cnet5 gnd _cnet7 gnd _cnet9 gnd I1="FB.I1" Q1="FB.Q1" I2="FB.I2" Q2="FB.Q2" I3="FB.I3" Q3="FB.Q3" I4="FB.I4" Q4="FB.Q4" I5="FB.I5" Q5="FB.Q5" I6="FB.I6" Q6="FB.Q6"
  VCCS:GA _net11 _net6 _ref _net12 G="0.001885"
  VCCS:GCM _net10 _ref _net6 _net99 G="1.885e-07"
  Idc:ISS _net10 _net3 I="0.0004"
  CCVS:HLIM _net7 _net90 _ref _cnet12 G="1k"
  JFET:J1 _net2 _net11 _net10 Type="pfet" Is="1.5e-11" Beta="0.01777" Vt0="-1" N="1" Lambda="0" M="0.5" Pb="1" Fc="0.5" Cgs="0" Cgd="0"
  JFET:J2 _net1 _net12 _net10 Type="pfet" Is="1.5e-11" Beta="0.01777" Vt0="-1" N="1" Lambda="0" M="0.5" Pb="1" Fc="0.5" Cgs="0" Cgd="0"
  R:R2 _net6 _net9 R="100000"
  R:RD1 _net4 _net11 R="530.5"
  R:RD2 _net4 _net12 R="530.5"
  R:RO1 _net8 _net5 R="50"
  R:RO2 _net7 _net99 R="25"
  R:RP _net3 _net4 R="9000"
  R:RSS _net10 _net99 R="500000"
  Vdc:VB _cnet2 _ref U="0"
  Vdc:VC _cnet4 _net53 U="2"
  Vdc:VE _cnet6 _net4 U="2"
  Vdc:VLIM _cnet12 _net8 U="0"
  Vdc:VLP _cnet8 _ref U="20"
  Vdc:VLN _cnet10 _net92 U="20"
  .Def:End
  Sub:X1 _ref _net1 _net2 _net3 _net4 _net5 _net6 _net7 Type="K544UD2"
.Def:End
  </Model>
  <Symbol>
    <Line -30 -40 0 80 #000080 2 1>
    <Line -30 -40 80 40 #000080 2 1>
    <Line -30 40 80 -40 #000080 2 1>
    <Line -50 -20 20 0 #000080 2 1>
    <Line -50 20 20 0 #000080 2 1>
    <Line -25 20 10 0 #000000 2 1>
    <Line -20 -25 0 10 #ff0000 0 1>
    <Line -25 -20 10 0 #ff0000 0 1>
    <.PortSym -50 -20 1 0>
    <.PortSym -50 20 2 0>
    <.ID 30 44 OP>
    <.PortSym 70 0 5 180>
    <Line 50 0 20 0 #000080 2 1>
    <Line -10 -30 0 -30 #000080 2 1>
    <Line -10 30 0 20 #000080 2 1>
    <.PortSym -10 50 4 90>
    <Line 30 -10 0 -50 #000080 2 1>
    <.PortSym -10 -60 3 270>
    <.PortSym 10 -60 6 270>
    <.PortSym 30 -60 7 270>
    <Line 10 -20 0 -40 #000080 2 1>
  </Symbol>
</Component>

<Component 544ud2a>
  <Description>
Authors: Vadim Kuznetsov <ra3xdh@gmail.com> and Timofey Moiseev <voig1396@gmail.com>
  </Description>
  <Spice>
.subckt	OpAmp_544_544ud2a gnd 1 2 3 4 5
c1   11 12 2.99E-12
c2	6  7 15.00E-12
dc	5 53 dx
de   54  5 dx
dlp  90 91 dx
dln  92 90 dx
dp	4  3 dx
egnd 99  0 poly(2) (3,0) (4,0) 0 .5 .5
fb	7 99 poly(5) vb	vc ve vlp vln 0	353.7E3	-40E3 40E3 40E3	-40E3
ga	6  0 11	12 2.827E-3
gcm	0  6 10	99 80.78E-9
iss  10  4 dc	300.0E-6
hlim 90  0 vlim 1K
j1   11  2 10	jx
j2   12  1 10	jx
r2	6  9 100.0E3
rd1	3 11 353.7
rd2	3 12 353.7
ro1	8  5 25
ro2	7 99 25
rp	3  4 4.286E3
rss  10 99 666.7E3
vb	9  0 dc	0
vc	3 53 dc	5
ve   54  4 dc	5
vlim	7  8 dc	0
vlp  91  0 dc	15
vln	0 92 dc	15
.model dx D(Is=800.0E-18)
.model jx NJF(Is=15.00E-12 Beta=26.65E-3 Vto=-1)
.ends
  </Spice>
  <Model>
.Def:OpAmp_544_544ud2a _net0 _net1 _net2 _net3 _net4
Sub:X1 _net3 _net4 _net0 _net1 _net2 gnd Type="n544UD2A_cir"
.Def:End
.Def:n544UD2A_cir _net4 _net5 _net1 _net2 _net3 _ref
  .Def:X544UD2A _ref _net1 _net2 _net3 _net4 _net5
  CCCS:FB _cnet11 _net99 _net7 gnd G="1"
  Eqn:EqnFBI1 FB.I1="+353700*V2-40000*V3+40000*V4+40000*V5-40000*V6" Export="no"
  Eqn:EqnFBQ1 FB.Q1="0" Export="no"
  Eqn:EqnFBI2 FB.I2="0" Export="no"
  Eqn:EqnFBQ2 FB.Q2="0" Export="no"
  CCVS:FBV2 _ref _cnet9 gnd _cnet10 G="1"
  Eqn:EqnFBI3 FB.I3="0" Export="no"
  Eqn:EqnFBQ3 FB.Q3="0" Export="no"
  CCVS:FBV3 _net91 _cnet7 gnd _cnet8 G="1"
  Eqn:EqnFBI4 FB.I4="0" Export="no"
  Eqn:EqnFBQ4 FB.Q4="0" Export="no"
  CCVS:FBV4 _net54 _cnet5 gnd _cnet6 G="1"
  Eqn:EqnFBI5 FB.I5="0" Export="no"
  Eqn:EqnFBQ5 FB.Q5="0" Export="no"
  CCVS:FBV5 _net3 _cnet3 gnd _cnet4 G="1"
  Eqn:EqnFBI6 FB.I6="0" Export="no"
  Eqn:EqnFBQ6 FB.Q6="0" Export="no"
  CCVS:FBV6 _net9 _cnet1 gnd _cnet2 G="1"
  CCVS:EGND _cnet0 _ref _net99 gnd G="1"
  Eqn:EqnEGNDI1 EGND.I1="+0.5*V2+0.5*V3" Export="no"
  Eqn:EqnEGNDQ1 EGND.Q1="0" Export="no"
  Eqn:EqnEGNDI2 EGND.I2="0" Export="no"
  Eqn:EqnEGNDQ2 EGND.Q2="0" Export="no"
  Eqn:EqnEGNDI3 EGND.I3="0" Export="no"
  Eqn:EqnEGNDQ3 EGND.Q3="0" Export="no"
  C:C1 _net11 _net12 C="2.99e-12"
  C:C2 _net6 _net7 C="1.5e-11"
  Diode:DC _net53 _net5 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DE _net5 _net54 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DLP _net91 _net90 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DLN _net90 _net92 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:DP _net3 _net4 Is="8e-16" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  EDD:EGND _cnet0 gnd _net3 _ref _net4 _ref I1="EGND.I1" Q1="EGND.Q1" I2="EGND.I2" Q2="EGND.Q2" I3="EGND.I3" Q3="EGND.Q3"
  EDD:FB _cnet11 gnd _cnet1 gnd _cnet3 gnd _cnet5 gnd _cnet7 gnd _cnet9 gnd I1="FB.I1" Q1="FB.Q1" I2="FB.I2" Q2="FB.Q2" I3="FB.I3" Q3="FB.Q3" I4="FB.I4" Q4="FB.Q4" I5="FB.I5" Q5="FB.Q5" I6="FB.I6" Q6="FB.Q6"
  VCCS:GA _net11 _net6 _ref _net12 G="0.002827"
  VCCS:GCM _net10 _ref _net6 _net99 G="8.078e-08"
  Idc:ISS _net4 _net10 I="0.0003"
  CCVS:HLIM _net7 _net90 _ref _cnet12 G="1k"
  JFET:J1 _net2 _net11 _net10 Type="nfet" Is="1.5e-11" Beta="0.02665" Vt0="-1" N="1" Lambda="0" M="0.5" Pb="1" Fc="0.5" Cgs="0" Cgd="0"
  JFET:J2 _net1 _net12 _net10 Type="nfet" Is="1.5e-11" Beta="0.02665" Vt0="-1" N="1" Lambda="0" M="0.5" Pb="1" Fc="0.5" Cgs="0" Cgd="0"
  R:R2 _net6 _net9 R="100000"
  R:RD1 _net3 _net11 R="353.7"
  R:RD2 _net3 _net12 R="353.7"
  R:RO1 _net8 _net5 R="25"
  R:RO2 _net7 _net99 R="25"
  R:RP _net3 _net4 R="4286"
  R:RSS _net10 _net99 R="666700"
  Vdc:VB _cnet2 _ref U="0"
  Vdc:VC _cnet4 _net53 U="5"
  Vdc:VE _cnet6 _net4 U="5"
  Vdc:VLIM _cnet12 _net8 U="0"
  Vdc:VLP _cnet8 _ref U="15"
  Vdc:VLN _cnet10 _net92 U="15"
  .Def:End
  Sub:X1 _ref _net1 _net2 _net3 _net4 _net5 Type="X544UD2A"
.Def:End
  </Model>
  <Symbol>
    <Line -20 -40 0 80 #000080 2 1>
    <Line -20 -40 60 40 #000080 2 1>
    <Line -20 40 60 -40 #000080 2 1>
    <Line 40 0 20 0 #000080 2 1>
    <Line -40 -20 20 0 #000080 2 1>
    <Line -40 20 20 0 #000080 2 1>
    <Line -15 20 10 0 #000000 2 1>
    <Line -10 -25 0 10 #ff0000 0 1>
    <Line -15 -20 10 0 #ff0000 0 1>
    <Line 10 -20 0 -20 #000080 2 1>
    <Line 10 20 0 20 #000080 2 1>
    <.PortSym -40 -20 1 0>
    <.PortSym -40 20 2 0>
    <.PortSym 60 0 5 180>
    <.PortSym 10 -40 3 270>
    <.PortSym 10 40 4 90>
    <.ID 50 34 OP>
  </Symbol>
</Component>

