{"vcs1":{"timestamp_begin":1679950231.214903980, "rt":0.48, "ut":0.18, "st":0.12}}
{"vcselab":{"timestamp_begin":1679950231.727383307, "rt":0.54, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1679950232.291545314, "rt":0.21, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679950230.963941449}
{"VCS_COMP_START_TIME": 1679950230.963941449}
{"VCS_COMP_END_TIME": 1679950232.542094434}
{"VCS_USER_OPTIONS": "-sverilog -nc hw7prob4.sv library.sv hw7prob4_tests.sve"}
{"vcs1": {"peak_mem": 338548}}
{"stitch_vcselab": {"peak_mem": 222652}}
