100__GraphicsLevel_2_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_100__GraphicsLevel_2_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_101__GraphicsLevel_2_ActivityLevel_MASK 0xffff
#define DPM_TABLE_101__GraphicsLevel_2_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_101__GraphicsLevel_2_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_101__GraphicsLevel_2_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_101__GraphicsLevel_2_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_101__GraphicsLevel_2_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_102__GraphicsLevel_2_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_102__GraphicsLevel_2_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_103__GraphicsLevel_2_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_103__GraphicsLevel_2_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_104__GraphicsLevel_2_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_104__GraphicsLevel_2_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_105__GraphicsLevel_2_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_105__GraphicsLevel_2_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_106__GraphicsLevel_2_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_106__GraphicsLevel_2_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_107__GraphicsLevel_2_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_107__GraphicsLevel_2_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_108__GraphicsLevel_2_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_108__GraphicsLevel_2_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_108__GraphicsLevel_2_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_108__GraphicsLevel_2_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_108__GraphicsLevel_2_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_108__GraphicsLevel_2_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_108__GraphicsLevel_2_SclkDid_MASK 0xff000000
#define DPM_TABLE_108__GraphicsLevel_2_SclkDid__SHIFT 0x18
#define DPM_TABLE_109__GraphicsLevel_2_PowerThrottle_MASK 0xff
#define DPM_TABLE_109__GraphicsLevel_2_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_109__GraphicsLevel_2_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_109__GraphicsLevel_2_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_109__GraphicsLevel_2_DownHyst_MASK 0xff0000
#define DPM_TABLE_109__GraphicsLevel_2_DownHyst__SHIFT 0x10
#define DPM_TABLE_109__GraphicsLevel_2_UpHyst_MASK 0xff000000
#define DPM_TABLE_109__GraphicsLevel_2_UpHyst__SHIFT 0x18
#define DPM_TABLE_110__GraphicsLevel_3_MinVddc_MASK 0xffffffff
#define DPM_TABLE_110__GraphicsLevel_3_MinVddc__SHIFT 0x0
#define DPM_TABLE_111__GraphicsLevel_3_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_111__GraphicsLevel_3_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_112__GraphicsLevel_3_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_112__GraphicsLevel_3_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_113__GraphicsLevel_3_ActivityLevel_MASK 0xffff
#define DPM_TABLE_113__GraphicsLevel_3_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_113__GraphicsLevel_3_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_113__GraphicsLevel_3_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_113__GraphicsLevel_3_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_113__GraphicsLevel_3_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_114__GraphicsLevel_3_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_114__GraphicsLevel_3_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_115__GraphicsLevel_3_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_115__GraphicsLevel_3_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_116__GraphicsLevel_3_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_116__GraphicsLevel_3_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_117__GraphicsLevel_3_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_117__GraphicsLevel_3_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_118__GraphicsLevel_3_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_118__GraphicsLevel_3_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_119__GraphicsLevel_3_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_119__GraphicsLevel_3_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_120__GraphicsLevel_3_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_120__GraphicsLevel_3_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_120__GraphicsLevel_3_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_120__GraphicsLevel_3_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_120__GraphicsLevel_3_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_120__GraphicsLevel_3_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_120__GraphicsLevel_3_SclkDid_MASK 0xff000000
#define DPM_TABLE_120__GraphicsLevel_3_SclkDid__SHIFT 0x18
#define DPM_TABLE_121__GraphicsLevel_3_PowerThrottle_MASK 0xff
#define DPM_TABLE_121__GraphicsLevel_3_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_121__GraphicsLevel_3_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_121__GraphicsLevel_3_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_121__GraphicsLevel_3_DownHyst_MASK 0xff0000
#define DPM_TABLE_121__GraphicsLevel_3_DownHyst__SHIFT 0x10
#define DPM_TABLE_121__GraphicsLevel_3_UpHyst_MASK 0xff000000
#define DPM_TABLE_121__GraphicsLevel_3_UpHyst__SHIFT 0x18
#define DPM_TABLE_122__GraphicsLevel_4_MinVddc_MASK 0xffffffff
#define DPM_TABLE_122__GraphicsLevel_4_MinVddc__SHIFT 0x0
#define DPM_TABLE_123__GraphicsLevel_4_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_123__GraphicsLevel_4_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_124__GraphicsLevel_4_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_124__GraphicsLevel_4_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_125__GraphicsLevel_4_ActivityLevel_MASK 0xffff
#define DPM_TABLE_125__GraphicsLevel_4_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_125__GraphicsLevel_4_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_125__GraphicsLevel_4_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_125__GraphicsLevel_4_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_125__GraphicsLevel_4_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_126__GraphicsLevel_4_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_126__GraphicsLevel_4_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_127__GraphicsLevel_4_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_127__GraphicsLevel_4_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_128__GraphicsLevel_4_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_128__GraphicsLevel_4_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_129__GraphicsLevel_4_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_129__GraphicsLevel_4_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_130__GraphicsLevel_4_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_130__GraphicsLevel_4_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_131__GraphicsLevel_4_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_131__GraphicsLevel_4_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_132__GraphicsLevel_4_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_132__GraphicsLevel_4_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_132__GraphicsLevel_4_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_132__GraphicsLevel_4_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_132__GraphicsLevel_4_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_132__GraphicsLevel_4_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_132__GraphicsLevel_4_SclkDid_MASK 0xff000000
#define DPM_TABLE_132__GraphicsLevel_4_SclkDid__SHIFT 0x18
#define DPM_TABLE_133__GraphicsLevel_4_PowerThrottle_MASK 0xff
#define DPM_TABLE_133__GraphicsLevel_4_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_133__GraphicsLevel_4_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_133__GraphicsLevel_4_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_133__GraphicsLevel_4_DownHyst_MASK 0xff0000
#define DPM_TABLE_133__GraphicsLevel_4_DownHyst__SHIFT 0x10
#define DPM_TABLE_133__GraphicsLevel_4_UpHyst_MASK 0xff000000
#define DPM_TABLE_133__GraphicsLevel_4_UpHyst__SHIFT 0x18
#define DPM_TABLE_134__GraphicsLevel_5_MinVddc_MASK 0xffffffff
#define DPM_TABLE_134__GraphicsLevel_5_MinVddc__SHIFT 0x0
#define DPM_TABLE_135__GraphicsLevel_5_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_135__GraphicsLevel_5_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_136__GraphicsLevel_5_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_136__GraphicsLevel_5_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_137__GraphicsLevel_5_ActivityLevel_MASK 0xffff
#define DPM_TABLE_137__GraphicsLevel_5_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_137__GraphicsLevel_5_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_137__GraphicsLevel_5_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_137__GraphicsLevel_5_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_137__GraphicsLevel_5_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_138__GraphicsLevel_5_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_138__GraphicsLevel_5_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_139__GraphicsLevel_5_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_139__GraphicsLevel_5_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_140__GraphicsLevel_5_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_140__GraphicsLevel_5_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_141__GraphicsLevel_5_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_141__GraphicsLevel_5_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_142__GraphicsLevel_5_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_142__GraphicsLevel_5_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_143__GraphicsLevel_5_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_143__GraphicsLevel_5_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_144__GraphicsLevel_5_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_144__GraphicsLevel_5_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_144__GraphicsLevel_5_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_144__GraphicsLevel_5_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_144__GraphicsLevel_5_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_144__GraphicsLevel_5_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_144__GraphicsLevel_5_SclkDid_MASK 0xff000000
#define DPM_TABLE_144__GraphicsLevel_5_SclkDid__SHIFT 0x18
#define DPM_TABLE_145__GraphicsLevel_5_PowerThrottle_MASK 0xff
#define DPM_TABLE_145__GraphicsLevel_5_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_145__GraphicsLevel_5_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_145__GraphicsLevel_5_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_145__GraphicsLevel_5_DownHyst_MASK 0xff0000
#define DPM_TABLE_145__GraphicsLevel_5_DownHyst__SHIFT 0x10
#define DPM_TABLE_145__GraphicsLevel_5_UpHyst_MASK 0xff000000
#define DPM_TABLE_145__GraphicsLevel_5_UpHyst__SHIFT 0x18
#define DPM_TABLE_146__GraphicsLevel_6_MinVddc_MASK 0xffffffff
#define DPM_TABLE_146__GraphicsLevel_6_MinVddc__SHIFT 0x0
#define DPM_TABLE_147__GraphicsLevel_6_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_147__GraphicsLevel_6_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_148__GraphicsLevel_6_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_148__GraphicsLevel_6_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_149__GraphicsLevel_6_ActivityLevel_MASK 0xffff
#define DPM_TABLE_149__GraphicsLevel_6_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_149__GraphicsLevel_6_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_149__GraphicsLevel_6_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_149__GraphicsLevel_6_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_149__GraphicsLevel_6_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_150__GraphicsLevel_6_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_150__GraphicsLevel_6_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_151__GraphicsLevel_6_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_151__GraphicsLevel_6_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_152__GraphicsLevel_6_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_152__GraphicsLevel_6_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_153__GraphicsLevel_6_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_153__GraphicsLevel_6_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_154__GraphicsLevel_6_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_154__GraphicsLevel_6_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_155__GraphicsLevel_6_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_155__GraphicsLevel_6_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_156__GraphicsLevel_6_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_156__GraphicsLevel_6_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_156__GraphicsLevel_6_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_156__GraphicsLevel_6_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_156__GraphicsLevel_6_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_156__GraphicsLevel_6_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_156__GraphicsLevel_6_SclkDid_MASK 0xff000000
#define DPM_TABLE_156__GraphicsLevel_6_SclkDid__SHIFT 0x18
#define DPM_TABLE_157__GraphicsLevel_6_PowerThrottle_MASK 0xff
#define DPM_TABLE_157__GraphicsLevel_6_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_157__GraphicsLevel_6_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_157__GraphicsLevel_6_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_157__GraphicsLevel_6_DownHyst_MASK 0xff0000
#define DPM_TABLE_157__GraphicsLevel_6_DownHyst__SHIFT 0x10
#define DPM_TABLE_157__GraphicsLevel_6_UpHyst_MASK 0xff000000
#define DPM_TABLE_157__GraphicsLevel_6_UpHyst__SHIFT 0x18
#define DPM_TABLE_158__GraphicsLevel_7_MinVddc_MASK 0xffffffff
#define DPM_TABLE_158__GraphicsLevel_7_MinVddc__SHIFT 0x0
#define DPM_TABLE_159__GraphicsLevel_7_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_159__GraphicsLevel_7_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_160__GraphicsLevel_7_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_160__GraphicsLevel_7_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_161__GraphicsLevel_7_ActivityLevel_MASK 0xffff
#define DPM_TABLE_161__GraphicsLevel_7_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_161__GraphicsLevel_7_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_161__GraphicsLevel_7_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_161__GraphicsLevel_7_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_161__GraphicsLevel_7_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_162__GraphicsLevel_7_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_162__GraphicsLevel_7_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_163__GraphicsLevel_7_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_163__GraphicsLevel_7_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_164__GraphicsLevel_7_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_164__GraphicsLevel_7_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_165__GraphicsLevel_7_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_165__GraphicsLevel_7_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_166__GraphicsLevel_7_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_166__GraphicsLevel_7_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_167__GraphicsLevel_7_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_167__GraphicsLevel_7_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_168__GraphicsLevel_7_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_168__GraphicsLevel_7_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_168__GraphicsLevel_7_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_168__GraphicsLevel_7_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_168__GraphicsLevel_7_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_168__GraphicsLevel_7_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_168__GraphicsLevel_7_SclkDid_MASK 0xff000000
#define DPM_TABLE_168__GraphicsLevel_7_SclkDid__SHIFT 0x18
#define DPM_TABLE_169__GraphicsLevel_7_PowerThrottle_MASK 0xff
#define DPM_TABLE_169__GraphicsLevel_7_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_169__GraphicsLevel_7_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_169__GraphicsLevel_7_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_169__GraphicsLevel_7_DownHyst_MASK 0xff0000
#define DPM_TABLE_169__GraphicsLevel_7_DownHyst__SHIFT 0x10
#define DPM_TABLE_169__GraphicsLevel_7_UpHyst_MASK 0xff000000
#define DPM_TABLE_169__GraphicsLevel_7_UpHyst__SHIFT 0x18
#define DPM_TABLE_170__MemoryACPILevel_MinVddc_MASK 0xffffffff
#define DPM_TABLE_170__MemoryACPILevel_MinVddc__SHIFT 0x0
#define DPM_TABLE_171__MemoryACPILevel_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_171__MemoryACPILevel_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_172__MemoryACPILevel_MinVddci_MASK 0xffffffff
#define DPM_TABLE_172__MemoryACPILevel_MinVddci__SHIFT 0x0
#define DPM_TABLE_173__MemoryACPILevel_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_173__MemoryACPILevel_MinMvdd__SHIFT 0x0
#define DPM_TABLE_174__MemoryACPILevel_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_174__MemoryACPILevel_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_175__MemoryACPILevel_StutterEnable_MASK 0xff
#define DPM_TABLE_175__MemoryACPILevel_StutterEnable__SHIFT 0x0
#define DPM_TABLE_175__MemoryACPILevel_RttEnable_MASK 0xff00
#define DPM_TABLE_175__MemoryACPILevel_RttEnable__SHIFT 0x8
#define DPM_TABLE_175__MemoryACPILevel_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_175__MemoryACPILevel_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_175__MemoryACPILevel_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_175__MemoryACPILevel_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_176__MemoryACPILevel_EnabledForActivity_MASK 0xff
#define DPM_TABLE_176__MemoryACPILevel_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_176__MemoryACPILevel_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_176__MemoryACPILevel_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_176__MemoryACPILevel_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_176__MemoryACPILevel_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_176__MemoryACPILevel_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_176__MemoryACPILevel_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_177__MemoryACPILevel_padding_MASK 0xff
#define DPM_TABLE_177__MemoryACPILevel_padding__SHIFT 0x0
#define DPM_TABLE_177__MemoryACPILevel_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_177__MemoryACPILevel_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_177__MemoryACPILevel_DownHyst_MASK 0xff0000
#define DPM_TABLE_177__MemoryACPILevel_DownHyst__SHIFT 0x10
#define DPM_TABLE_177__MemoryACPILevel_UpHyst_MASK 0xff000000
#define DPM_TABLE_177__MemoryACPILevel_UpHyst__SHIFT 0x18
#define DPM_TABLE_178__MemoryACPILevel_padding1_MASK 0xff
#define DPM_TABLE_178__MemoryACPILevel_padding1__SHIFT 0x0
#define DPM_TABLE_178__MemoryACPILevel_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_178__MemoryACPILevel_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_178__MemoryACPILevel_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_178__MemoryACPILevel_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_179__MemoryACPILevel_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_179__MemoryACPILevel_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_180__MemoryACPILevel_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_180__MemoryACPILevel_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_181__MemoryACPILevel_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_181__MemoryACPILevel_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_182__MemoryACPILevel_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_182__MemoryACPILevel_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_183__MemoryACPILevel_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_183__MemoryACPILevel_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_184__MemoryACPILevel_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_184__MemoryACPILevel_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_185__MemoryACPILevel_DllCntl_MASK 0xffffffff
#define DPM_TABLE_185__MemoryACPILevel_DllCntl__SHIFT 0x0
#define DPM_TABLE_186__MemoryACPILevel_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_186__MemoryACPILevel_MpllSs1__SHIFT 0x0
#define DPM_TABLE_187__MemoryACPILevel_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_187__MemoryACPILevel_MpllSs2__SHIFT 0x0
#define DPM_TABLE_188__MemoryLevel_0_MinVddc_MASK 0xffffffff
#define DPM_TABLE_188__MemoryLevel_0_MinVddc__SHIFT 0x0
#define DPM_TABLE_189__MemoryLevel_0_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_189__MemoryLevel_0_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_190__MemoryLevel_0_MinVddci_MASK 0xffffffff
#define DPM_TABLE_190__MemoryLevel_0_MinVddci__SHIFT 0x0
#define DPM_TABLE_191__MemoryLevel_0_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_191__MemoryLevel_0_MinMvdd__SHIFT 0x0
#define DPM_TABLE_192__MemoryLevel_0_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_192__MemoryLevel_0_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_193__MemoryLevel_0_StutterEnable_MASK 0xff
#define DPM_TABLE_193__MemoryLevel_0_StutterEnable__SHIFT 0x0
#define DPM_TABLE_193__MemoryLevel_0_RttEnable_MASK 0xff00
#define DPM_TABLE_193__MemoryLevel_0_RttEnable__SHIFT 0x8
#define DPM_TABLE_193__MemoryLevel_0_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_193__MemoryLevel_0_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_193__MemoryLevel_0_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_193__MemoryLevel_0_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_194__MemoryLevel_0_EnabledForActivity_MASK 0xff
#define DPM_TABLE_194__MemoryLevel_0_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_194__MemoryLevel_0_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_194__MemoryLevel_0_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_194__MemoryLevel_0_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_194__MemoryLevel_0_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_194__MemoryLevel_0_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_194__MemoryLevel_0_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_195__MemoryLevel_0_padding_MASK 0xff
#define DPM_TABLE_195__MemoryLevel_0_padding__SHIFT 0x0
#define DPM_TABLE_195__MemoryLevel_0_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_195__MemoryLevel_0_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_195__MemoryLevel_0_DownHyst_MASK 0xff0000
#define DPM_TABLE_195__MemoryLevel_0_DownHyst__SHIFT 0x10
#define DPM_TABLE_195__MemoryLevel_0_UpHyst_MASK 0xff000000
#define DPM_TABLE_195__MemoryLevel_0_UpHyst__SHIFT 0x18
#define DPM_TABLE_196__MemoryLevel_0_padding1_MASK 0xff
#define DPM_TABLE_196__MemoryLevel_0_padding1__SHIFT 0x0
#define DPM_TABLE_196__MemoryLevel_0_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_196__MemoryLevel_0_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_196__MemoryLevel_0_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_196__MemoryLevel_0_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_197__MemoryLevel_0_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_197__MemoryLevel_0_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_198__MemoryLevel_0_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_198__MemoryLevel_0_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_199__MemoryLevel_0_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_199__MemoryLevel_0_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_200__MemoryLevel_0_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_200__MemoryLevel_0_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_201__MemoryLevel_0_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_201__MemoryLevel_0_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_202__MemoryLevel_0_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_202__MemoryLevel_0_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_203__MemoryLevel_0_DllCntl_MASK 0xffffffff
#define DPM_TABLE_203__MemoryLevel_0_DllCntl__SHIFT 0x0
#define DPM_TABLE_204__MemoryLevel_0_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_204__MemoryLevel_0_MpllSs1__SHIFT 0x0
#define DPM_TABLE_205__MemoryLevel_0_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_205__MemoryLevel_0_MpllSs2__SHIFT 0x0
#define DPM_TABLE_206__MemoryLevel_1_MinVddc_MASK 0xffffffff
#define DPM_TABLE_206__MemoryLevel_1_MinVddc__SHIFT 0x0
#define DPM_TABLE_207__MemoryLevel_1_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_207__MemoryLevel_1_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_208__MemoryLevel_1_MinVddci_MASK 0xffffffff
#define DPM_TABLE_208__MemoryLevel_1_MinVddci__SHIFT 0x0
#define DPM_TABLE_209__MemoryLevel_1_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_209__MemoryLevel_1_MinMvdd__SHIFT 0x0
#define DPM_TABLE_210__MemoryLevel_1_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_210__MemoryLevel_1_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_211__MemoryLevel_1_StutterEnable_MASK 0xff
#define DPM_TABLE_211__MemoryLevel_1_StutterEnable__SHIFT 0x0
#define DPM_TABLE_211__MemoryLevel_1_RttEnable_MASK 0xff00
#define DPM_TABLE_211__MemoryLevel_1_RttEnable__SHIFT 0x8
#define DPM_TABLE_211__MemoryLevel_1_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_211__MemoryLevel_1_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_211__MemoryLevel_1_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_211__MemoryLevel_1_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_212__MemoryLevel_1_EnabledForActivity_MASK 0xff
#define DPM_TABLE_212__MemoryLevel_1_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_212__MemoryLevel_1_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_212__MemoryLevel_1_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_212__MemoryLevel_1_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_212__MemoryLevel_1_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_212__MemoryLevel_1_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_212__MemoryLevel_1_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_213__MemoryLevel_1_padding_MASK 0xff
#define DPM_TABLE_213__MemoryLevel_1_padding__SHIFT 0x0
#define DPM_TABLE_213__MemoryLevel_1_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_213__MemoryLevel_1_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_213__MemoryLevel_1_DownHyst_MASK 0xff0000
#define DPM_TABLE_213__MemoryLevel_1_DownHyst__SHIFT 0x10
#define DPM_TABLE_213__MemoryLevel_1_UpHyst_MASK 0xff000000
#define DPM_TABLE_213__MemoryLevel_1_UpHyst__SHIFT 0x18
#define DPM_TABLE_214__MemoryLevel_1_padding1_MASK 0xff
#define DPM_TABLE_214__MemoryLevel_1_padding1__SHIFT 0x0
#define DPM_TABLE_214__MemoryLevel_1_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_214__MemoryLevel_1_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_214__MemoryLevel_1_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_214__MemoryLevel_1_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_215__MemoryLevel_1_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_215__MemoryLevel_1_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_216__MemoryLevel_1_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_216__MemoryLevel_1_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_217__MemoryLevel_1_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_217__MemoryLevel_1_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_218__MemoryLevel_1_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_218__MemoryLevel_1_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_219__MemoryLevel_1_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_219__MemoryLevel_1_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_220__MemoryLevel_1_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_220__MemoryLevel_1_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_221__MemoryLevel_1_DllCntl_MASK 0xffffffff
#define DPM_TABLE_221__MemoryLevel_1_DllCntl__SHIFT 0x0
#define DPM_TABLE_222__MemoryLevel_1_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_222__MemoryLevel_1_MpllSs1__SHIFT 0x0
#define DPM_TABLE_223__MemoryLevel_1_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_223__MemoryLevel_1_MpllSs2__SHIFT 0x0
#define DPM_TABLE_224__MemoryLevel_2_MinVddc_MASK 0xffffffff
#define DPM_TABLE_224__MemoryLevel_2_MinVddc__SHIFT 0x0
#define DPM_TABLE_225__MemoryLevel_2_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_225__MemoryLevel_2_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_226__MemoryLevel_2_MinVddci_MASK 0xffffffff
#define DPM_TABLE_226__MemoryLevel_2_MinVddci__SHIFT 0x0
#define DPM_TABLE_227__MemoryLevel_2_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_227__MemoryLevel_2_MinMvdd__SHIFT 0x0
#define DPM_TABLE_228__MemoryLevel_2_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_228__MemoryLevel_2_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_229__MemoryLevel_2_StutterEnable_MASK 0xff
#define DPM_TABLE_229__MemoryLevel_2_StutterEnable__SHIFT 0x0
#define DPM_TABLE_229__MemoryLevel_2_RttEnable_MASK 0xff00
#define DPM_TABLE_229__MemoryLevel_2_RttEnable__SHIFT 0x8
#define DPM_TABLE_229__MemoryLevel_2_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_229__MemoryLevel_2_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_229__MemoryLevel_2_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_229__MemoryLevel_2_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_230__MemoryLevel_2_EnabledForActivity_MASK 0xff
#define DPM_TABLE_230__MemoryLevel_2_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_230__MemoryLevel_2_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_230__MemoryLevel_2_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_230__MemoryLevel_2_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_230__MemoryLevel_2_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_230__MemoryLevel_2_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_230__MemoryLevel_2_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_231__MemoryLevel_2_padding_MASK 0xff
#define DPM_TABLE_231__MemoryLevel_2_padding__SHIFT 0x0
#define DPM_TABLE_231__MemoryLevel_2_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_231__MemoryLevel_2_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_231__MemoryLevel_2_DownHyst_MASK 0xff0000
#define DPM_TABLE_231__MemoryLevel_2_DownHyst__SHIFT 0x10
#define DPM_TABLE_231__MemoryLevel_2_UpHyst_MASK 0xff000000
#define DPM_TABLE_231__MemoryLevel_2_UpHyst__SHIFT 0x18
#define DPM_TABLE_232__MemoryLevel_2_padding1_MASK 0xff
#define DPM_TABLE_232__MemoryLevel_2_padding1__SHIFT 0x0
#define DPM_TABLE_232__MemoryLevel_2_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_232__MemoryLevel_2_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_232__MemoryLevel_2_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_232__MemoryLevel_2_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_233__MemoryLevel_2_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_233__MemoryLevel_2_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_234__MemoryLevel_2_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_234__MemoryLevel_2_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_235__MemoryLevel_2_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_235__MemoryLevel_2_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_236__MemoryLevel_2_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_236__MemoryLevel_2_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_237__MemoryLevel_2_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_237__MemoryLevel_2_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_238__MemoryLevel_2_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_238__MemoryLevel_2_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_239__MemoryLevel_2_DllCntl_MASK 0xffffffff
#define DPM_TABLE_239__MemoryLevel_2_DllCntl__SHIFT 0x0
#define DPM_TABLE_240__MemoryLevel_2_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_240__MemoryLevel_2_MpllSs1__SHIFT 0x0
#define DPM_TABLE_241__MemoryLevel_2_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_241__MemoryLevel_2_MpllSs2__SHIFT 0x0
#define DPM_TABLE_242__MemoryLevel_3_MinVddc_MASK 0xffffffff
#define DPM_TABLE_242__MemoryLevel_3_MinVddc__SHIFT 0x0
#define DPM_TABLE_243__MemoryLevel_3_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_243__MemoryLevel_3_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_244__MemoryLevel_3_MinVddci_MASK 0xffffffff
#define DPM_TABLE_244__MemoryLevel_3_MinVddci__SHIFT 0x0
#define DPM_TABLE_245__MemoryLevel_3_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_245__MemoryLevel_3_MinMvdd__SHIFT 0x0
#define DPM_TABLE_246__MemoryLevel_3_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_246__MemoryLevel_3_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_247__MemoryLevel_3_StutterEnable_MASK 0xff
#define DPM_TABLE_247__MemoryLevel_3_StutterEnable__SHIFT 0x0
#define DPM_TABLE_247__MemoryLevel_3_RttEnable_MASK 0xff00
#define DPM_TABLE_247__MemoryLevel_3_RttEnable__SHIFT 0x8
#define DPM_TABLE_247__MemoryLevel_3_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_247__MemoryLevel_3_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_247__MemoryLevel_3_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_247__MemoryLevel_3_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_248__MemoryLevel_3_EnabledForActivity_MASK 0xff
#define DPM_TABLE_248__MemoryLevel_3_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_248__MemoryLevel_3_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_248__MemoryLevel_3_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_248__MemoryLevel_3_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_248__MemoryLevel_3_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_248__MemoryLevel_3_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_248__MemoryLevel_3_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_249__MemoryLevel_3_padding_MASK 0xff
#define DPM_TABLE_249__MemoryLevel_3_padding__SHIFT 0x0
#define DPM_TABLE_249__MemoryLevel_3_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_249__MemoryLevel_3_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_249__MemoryLevel_3_DownHyst_MASK 0xff0000
#define DPM_TABLE_249__MemoryLevel_3_DownHyst__SHIFT 0x10
#define DPM_TABLE_249__MemoryLevel_3_UpHyst_MASK 0xff000000
#define DPM_TABLE_249__MemoryLevel_3_UpHyst__SHIFT 0x18
#define DPM_TABLE_250__MemoryLevel_3_padding1_MASK 0xff
#define DPM_TABLE_250__MemoryLevel_3_padding1__SHIFT 0x0
#define DPM_TABLE_250__MemoryLevel_3_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_250__MemoryLevel_3_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_250__MemoryLevel_3_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_250__MemoryLevel_3_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_251__MemoryLevel_3_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_251__MemoryLevel_3_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_252__MemoryLevel_3_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_252__MemoryLevel_3_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_253__MemoryLevel_3_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_253__MemoryLevel_3_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_254__MemoryLevel_3_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_254__MemoryLevel_3_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_255__MemoryLevel_3_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_255__MemoryLevel_3_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_256__MemoryLevel_3_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_256__MemoryLevel_3_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_257__MemoryLevel_3_DllCntl_MASK 0xffffffff
#define DPM_TABLE_257__MemoryLevel_3_DllCntl__SHIFT 0x0
#define DPM_TABLE_258__MemoryLevel_3_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_258__MemoryLevel_3_MpllSs1__SHIFT 0x0
#define DPM_TABLE_259__MemoryLevel_3_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_259__MemoryLevel_3_MpllSs2__SHIFT 0x0
#define DPM_TABLE_260__LinkLevel_0_SPC_MASK 0xff
#define DPM_TABLE_260__LinkLevel_0_SPC__SHIFT 0x0
#define DPM_TABLE_260__LinkLevel_0_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_260__LinkLevel_0_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_260__LinkLevel_0_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_260__LinkLevel_0_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_260__LinkLevel_0_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_260__LinkLevel_0_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_261__LinkLevel_0_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_261__LinkLevel_0_DownThreshold__SHIFT 0x0
#define DPM_TABLE_262__LinkLevel_0_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_262__LinkLevel_0_UpThreshold__SHIFT 0x0
#define DPM_TABLE_263__LinkLevel_0_Reserved_MASK 0xffffffff
#define DPM_TABLE_263__LinkLevel_0_Reserved__SHIFT 0x0
#define DPM_TABLE_264__LinkLevel_1_SPC_MASK 0xff
#define DPM_TABLE_264__LinkLevel_1_SPC__SHIFT 0x0
#define DPM_TABLE_264__LinkLevel_1_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_264__LinkLevel_1_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_264__LinkLevel_1_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_264__LinkLevel_1_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_264__LinkLevel_1_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_264__LinkLevel_1_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_265__LinkLevel_1_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_265__LinkLevel_1_DownThreshold__SHIFT 0x0
#define DPM_TABLE_266__LinkLevel_1_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_266__LinkLevel_1_UpThreshold__SHIFT 0x0
#define DPM_TABLE_267__LinkLevel_1_Reserved_MASK 0xffffffff
#define DPM_TABLE_267__LinkLevel_1_Reserved__SHIFT 0x0
#define DPM_TABLE_268__LinkLevel_2_SPC_MASK 0xff
#define DPM_TABLE_268__LinkLevel_2_SPC__SHIFT 0x0
#define DPM_TABLE_268__LinkLevel_2_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_268__LinkLevel_2_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_268__LinkLevel_2_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_268__LinkLevel_2_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_268__LinkLevel_2_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_268__LinkLevel_2_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_269__LinkLevel_2_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_269__LinkLevel_2_DownThreshold__SHIFT 0x0
#define DPM_TABLE_270__LinkLevel_2_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_270__LinkLevel_2_UpThreshold__SHIFT 0x0
#define DPM_TABLE_271__LinkLevel_2_Reserved_MASK 0xffffffff
#define DPM_TABLE_271__LinkLevel_2_Reserved__SHIFT 0x0
#define DPM_TABLE_272__LinkLevel_3_SPC_MASK 0xff
#define DPM_TABLE_272__LinkLevel_3_SPC__SHIFT 0x0
#define DPM_TABLE_272__LinkLevel_3_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_272__LinkLevel_3_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_272__LinkLevel_3_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_272__LinkLevel_3_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_272__LinkLevel_3_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_272__LinkLevel_3_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_273__LinkLevel_3_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_273__LinkLevel_3_DownThreshold__SHIFT 0x0
#define DPM_TABLE_274__LinkLevel_3_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_274__LinkLevel_3_UpThreshold__SHIFT 0x0
#define DPM_TABLE_275__LinkLevel_3_Reserved_MASK 0xffffffff
#define DPM_TABLE_275__LinkLevel_3_Reserved__SHIFT 0x0
#define DPM_TABLE_276__LinkLevel_4_SPC_MASK 0xff
#define DPM_TABLE_276__LinkLevel_4_SPC__SHIFT 0x0
#define DPM_TABLE_276__LinkLevel_4_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_276__LinkLevel_4_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_276__LinkLevel_4_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_276__LinkLevel_4_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_276__LinkLevel_4_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_276__LinkLevel_4_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_277__LinkLevel_4_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_277__LinkLevel_4_DownThreshold__SHIFT 0x0
#define DPM_TABLE_278__LinkLevel_4_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_278__LinkLevel_4_UpThreshold__SHIFT 0x0
#define DPM_TABLE_279__LinkLevel_4_Reserved_MASK 0xffffffff
#define DPM_TABLE_279__LinkLevel_4_Reserved__SHIFT 0x0
#define DPM_TABLE_280__LinkLevel_5_SPC_MASK 0xff
#define DPM_TABLE_280__LinkLevel_5_SPC__SHIFT 0x0
#define DPM_TABLE_280__LinkLevel_5_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_280__LinkLevel_5_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_280__LinkLevel_5_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_280__LinkLevel_5_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_280__LinkLevel_5_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_280__LinkLevel_5_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_281__LinkLevel_5_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_281__LinkLevel_5_DownThreshold__SHIFT 0x0
#define DPM_TABLE_282__LinkLevel_5_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_282__LinkLevel_5_UpThreshold__SHIFT 0x0
#define DPM_TABLE_283__LinkLevel_5_Reserved_MASK 0xffffffff
#define DPM_TABLE_283__LinkLevel_5_Reserved__SHIFT 0x0
#define DPM_TABLE_284__LinkLevel_6_SPC_MASK 0xff
#define DPM_TABLE_284__LinkLevel_6_SPC__SHIFT 0x0
#define DPM_TABLE_284__LinkLevel_6_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_284__LinkLevel_6_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_284__LinkLevel_6_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_284__LinkLevel_6_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_284__LinkLevel_6_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_284__LinkLevel_6_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_285__LinkLevel_6_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_285__LinkLevel_6_DownThreshold__SHIFT 0x0
#define DPM_TABLE_286__LinkLevel_6_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_286__LinkLevel_6_UpThreshold__SHIFT 0x0
#define DPM_TABLE_287__LinkLevel_6_Reserved_MASK 0xffffffff
#define DPM_TABLE_287__LinkLevel_6_Reserved__SHIFT 0x0
#define DPM_TABLE_288__LinkLevel_7_SPC_MASK 0xff
#define DPM_TABLE_288__LinkLevel_7_SPC__SHIFT 0x0
#define DPM_TABLE_288__LinkLevel_7_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_288__LinkLevel_7_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_288__LinkLevel_7_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_288__LinkLevel_7_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_288__LinkLevel_7_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_288__LinkLevel_7_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_289__LinkLevel_7_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_289__LinkLevel_7_DownThreshold__SHIFT 0x0
#define DPM_TABLE_290__LinkLevel_7_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_290__LinkLevel_7_UpThreshold__SHIFT 0x0
#define DPM_TABLE_291__LinkLevel_7_Reserved_MASK 0xffffffff
#define DPM_TABLE_291__LinkLevel_7_Reserved__SHIFT 0x0
#define DPM_TABLE_292__ACPILevel_Flags_MASK 0xffffffff
#define DPM_TABLE_292__ACPILevel_Flags__SHIFT 0x0
#define DPM_TABLE_293__ACPILevel_MinVddc_MASK 0xffffffff
#define DPM_TABLE_293__ACPILevel_MinVddc__SHIFT 0x0
#define DPM_TABLE_294__ACPILevel_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_294__ACPILevel_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_295__ACPILevel_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_295__ACPILevel_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_296__ACPILevel_padding_MASK 0xff
#define DPM_TABLE_296__ACPILevel_padding__SHIFT 0x0
#define DPM_TABLE_296__ACPILevel_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_296__ACPILevel_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_296__ACPILevel_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_296__ACPILevel_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_296__ACPILevel_SclkDid_MASK 0xff000000
#define DPM_TABLE_296__ACPILevel_SclkDid__SHIFT 0x18
#define DPM_TABLE_297__ACPILevel_CgSpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_297__ACPILevel_CgSpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_298__ACPILevel_CgSpllFuncCntl2_MASK 0xffffffff
#define DPM_TABLE_298__ACPILevel_CgSpllFuncCntl2__SHIFT 0x0
#define DPM_TABLE_299__ACPILevel_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_299__ACPILevel_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_300__ACPILevel_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_300__ACPILevel_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_301__ACPILevel_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_301__ACPILevel_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_302__ACPILevel_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_302__ACPILevel_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_303__ACPILevel_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_303__ACPILevel_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_304__ACPILevel_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_304__ACPILevel_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_305__SclkStepSize_MASK 0xffffffff
#define DPM_TABLE_305__SclkStepSize__SHIFT 0x0
#define DPM_TABLE_306__Smio_0_MASK 0xffffffff
#define DPM_TABLE_306__Smio_0__SHIFT 0x0
#defi