{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652782264188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652782264188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 12:11:04 2022 " "Processing started: Tue May 17 12:11:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652782264188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652782264188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Exercise_7_1 -c Exercise_7_1 --generate_functional_sim_netlist " "Command: quartus_map Exercise_7_1 -c Exercise_7_1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652782264188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652782264683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch-synch_impl " "Found design unit 1: synch-synch_impl" {  } { { "../Exercise_7/synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652782265198 ""} { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "../Exercise_7/synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652782265198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652782265198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_tester-code_lock_tester_impl " "Found design unit 1: code_lock_tester-code_lock_tester_impl" {  } { { "../Exercise_7/code_lock_tester.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_tester.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652782265201 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_tester " "Found entity 1: code_lock_tester" {  } { { "../Exercise_7/code_lock_tester.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652782265201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652782265201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_simple_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_simple_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_simple_fsm-code_lock_simple_fsm_impl " "Found design unit 1: code_lock_simple_fsm-code_lock_simple_fsm_impl" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652782265203 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_simple_fsm " "Found entity 1: code_lock_simple_fsm" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652782265203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652782265203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_simple-code_lock_simple_impl " "Found design unit 1: code_lock_simple-code_lock_simple_impl" {  } { { "../Exercise_7/Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652782265206 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_simple " "Found entity 1: code_lock_simple" {  } { { "../Exercise_7/Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652782265206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652782265206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Code_lock_simple " "Elaborating entity \"Code_lock_simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652782265245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "synch synch:synchronizer A:synch_impl " "Elaborating entity \"synch\" using architecture \"A:synch_impl\" for hierarchy \"synch:synchronizer\"" {  } { { "../Exercise_7/Code_lock_simple.vhd" "synchronizer" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652782265254 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resync synch.vhd(20) " "VHDL Process Statement warning at synch.vhd(20): inferring latch(es) for signal or variable \"resync\", which holds its previous value in one or more paths through the process" {  } { { "../Exercise_7/synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1652782265255 "|Code_lock_simple|synch:synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync1:resync\[3\] synch.vhd(23) " "Inferred latch for \"sync1:resync\[3\]\" at synch.vhd(23)" {  } { { "../Exercise_7/synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652782265255 "|Code_lock_simple|synch:synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync1:resync\[2\] synch.vhd(23) " "Inferred latch for \"sync1:resync\[2\]\" at synch.vhd(23)" {  } { { "../Exercise_7/synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652782265255 "|Code_lock_simple|synch:synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "code_lock_simple_fsm code_lock_simple_fsm:code_lock_fsm A:code_lock_simple_fsm_impl " "Elaborating entity \"code_lock_simple_fsm\" using architecture \"A:code_lock_simple_fsm_impl\" for hierarchy \"code_lock_simple_fsm:code_lock_fsm\"" {  } { { "../Exercise_7/Code_lock_simple.vhd" "code_lock_fsm" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652782265260 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset code_lock_simple_fsm.vhd(23) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652782265261 "|Code_lock_simple|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 code_lock_simple_fsm.vhd(54) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(54): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652782265261 "|Code_lock_simple|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 code_lock_simple_fsm.vhd(66) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(66): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652782265261 "|Code_lock_simple|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652782265431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 12:11:05 2022 " "Processing ended: Tue May 17 12:11:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652782265431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652782265431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652782265431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652782265431 ""}
