# vhdl2v
vhdl translator to verilog
Doesnt work partculary well. I switched to use GHDL in Synthesis mode and translating the result to verilog. 
preserves net names and produces reasonable code.
