$date
	Sat Jul  8 18:14:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SPIBlock_tb $end
$var wire 32 ! wSUsiRd [31:0] $end
$var wire 1 " wFpgaSck $end
$var wire 1 # wFpgaMosi $end
$var wire 1 $ wFpgaCs $end
$var wire 1 % wFlashRomSck $end
$var wire 1 & wFlashRomMosi $end
$var wire 1 ' wFlashRomCs $end
$var wire 1 ( wExMasterMiso $end
$var reg 1 ) rExMasterCs $end
$var reg 1 * rExMasterMosi $end
$var reg 1 + rExMasterSck $end
$var reg 1 , rFlashRomMiso $end
$var reg 1 - rFpgaMiso $end
$var reg 1 . rSCLK $end
$var reg 1 / rSRST $end
$var reg 32 0 rSUsiAdrs [31:0] $end
$var reg 32 1 rSUsiWd [31:0] $end
$scope module SPI_BLOCK $end
$var wire 1 , iFlashRomMiso $end
$var wire 32 2 iMUsiRd [31:0] $end
$var wire 1 . iSCLK $end
$var wire 1 / iSRST $end
$var wire 32 3 iSUsiAdrs [31:0] $end
$var wire 32 4 iSUsiWd [31:0] $end
$var wire 1 ) iSpiCs $end
$var wire 1 5 iSpiDir $end
$var wire 1 - iSpiMiso $end
$var wire 1 * iSpiMosi $end
$var wire 1 + iSpiSck $end
$var wire 32 6 wSpiRd [31:0] $end
$var wire 1 7 wSpiREd $end
$var wire 32 8 wSpiAdrs [31:0] $end
$var wire 1 9 wSPIEnCsr $end
$var wire 16 : wSPIDivCsr [15:0] $end
$var wire 8 ; wMWdCsr [7:0] $end
$var wire 32 < wMUsiRd [31:0] $end
$var wire 1 = wMSpiIntrCsr $end
$var wire 1 > wMSpiCsCsr $end
$var wire 8 ? wMRdCsr [7:0] $end
$var wire 8 @ wFlashWdCsr [7:0] $end
$var wire 1 A wFlashSpiIntrCsr $end
$var wire 1 B wFlashSpiEnCsr $end
$var wire 16 C wFlashSpiDivCsr [15:0] $end
$var wire 8 D wFlashRdCsr [7:0] $end
$var wire 1 E wFlashDivCke $end
$var wire 1 F wFlashCsOutCtrlCsr $end
$var wire 1 G wDivCke $end
$var wire 1 H onSpiDir $end
$var wire 1 " oSpiSck $end
$var wire 1 # oSpiMosi $end
$var wire 1 ( oSpiMiso $end
$var wire 1 I oSpiDir $end
$var wire 1 $ oSpiCs $end
$var wire 32 J oSUsiRd [31:0] $end
$var wire 32 K oMUsiWd [31:0] $end
$var wire 32 L oMUsiAdrs [31:0] $end
$var wire 1 % oFlashRomSck $end
$var wire 1 & oFlashRomMosi $end
$var wire 1 ' oFlashRomCs $end
$scope module FlashSpiCkeGen $end
$var wire 1 . iCLK $end
$var wire 1 / iRST $end
$var wire 1 E oCke $end
$var wire 16 M iDiv [15:0] $end
$var wire 1 B iCke $end
$scope function fBitWidth $end
$var reg 32 N iVAL [31:0] $end
$var integer 32 O i [31:0] $end
$upscope $end
$scope begin genblk2 $end
$var reg 1 P qCke $end
$var reg 1 Q rCke $end
$var reg 16 R rTmpCount [15:0] $end
$upscope $end
$upscope $end
$scope module SPISignal $end
$var wire 1 - iMasterMiso $end
$var wire 1 . iSCLK $end
$var wire 1 / iSRST $end
$var wire 1 ) iSlaveCs $end
$var wire 1 * iSlaveMosi $end
$var wire 1 + iSlaveSck $end
$var wire 1 5 iSpiDir $end
$var wire 8 S oMRd [7:0] $end
$var wire 1 = oMSpiIntr $end
$var wire 1 $ oMasterCs $end
$var wire 1 " oMasterSck $end
$var wire 32 T oSpiAdrs [31:0] $end
$var wire 1 7 oSpiREd $end
$var wire 32 U oSpiRd [31:0] $end
$var wire 1 H onSpiDir $end
$var wire 1 I oSpiDir $end
$var wire 1 ( oSlaveMiso $end
$var wire 1 # oMasterMosi $end
$var wire 1 9 iSPIEn $end
$var wire 8 V iMWd [7:0] $end
$var wire 32 W iMUsiRd [31:0] $end
$var wire 1 > iMSPICs $end
$var wire 1 G iDivCke $end
$var reg 1 X qGetDataSelCke $end
$var reg 1 Y qMHoldTimeCke $end
$var reg 1 Z qMSckCntCke $end
$var reg 1 [ qNedgeSck $end
$var reg 1 \ qPedgeSck $end
$var reg 1 ] qSSckCntNegCke $end
$var reg 1 ^ rGetDataSel $end
$var reg 3 _ rMHoldTime [2:0] $end
$var reg 1 ` rMHoldTimeState $end
$var reg 8 a rMMosi [7:0] $end
$var reg 8 b rMRd [7:0] $end
$var reg 3 c rMSckNegCnt [2:0] $end
$var reg 1 d rMScl $end
$var reg 1 e rMSpiIntr $end
$var reg 32 f rSAdrs [31:0] $end
$var reg 32 g rSRd [31:0] $end
$var reg 5 h rSSckCntNeg [4:0] $end
$var reg 3 i rSlaveCs [2:0] $end
$var reg 32 j rSlaveMiso [31:0] $end
$var reg 2 k rSlaveMosi [1:0] $end
$var reg 3 l rSlaveSck [2:0] $end
$var reg 3 m rSpiDir [2:0] $end
$var reg 1 n rSpiREd $end
$var reg 1 o rnSpiDir $end
$upscope $end
$scope module SPISignalMux $end
$var wire 32 p iMUsiRd [31:0] $end
$var wire 1 . iSCLK $end
$var wire 1 / iSRST $end
$var wire 32 q iSpiAdrs [31:0] $end
$var wire 1 7 iSpiREd $end
$var wire 32 r iSpiRd [31:0] $end
$var wire 32 s oMUsiAdrs [31:0] $end
$var wire 32 t oMUsiRd [31:0] $end
$var wire 32 u oMUsiWd [31:0] $end
$var reg 32 v rMUsiAdrs [31:0] $end
$var reg 32 w rMUsiWd [31:0] $end
$upscope $end
$scope module SPI_CSR $end
$var wire 8 x iMRd [7:0] $end
$var wire 1 = iMSpiIntr $end
$var wire 1 . iSCLK $end
$var wire 1 / iSRST $end
$var wire 32 y iSUsiAdrs [31:0] $end
$var wire 32 z iSUsiWd [31:0] $end
$var wire 16 { oFlashSpiDiv [15:0] $end
$var wire 1 B oFlashSpiEn $end
$var wire 8 | oFlashWd [7:0] $end
$var wire 8 } oMWd [7:0] $end
$var wire 16 ~ oSPIDiv [15:0] $end
$var wire 1 9 oSPIEn $end
$var wire 32 !" oSUsiRd [31:0] $end
$var wire 1 > oMSpiCs $end
$var wire 1 F oFlashCsOutCtrl $end
$var wire 1 A iFlashSpiIntr $end
$var wire 8 "" iFlashRd [7:0] $end
$var reg 1 #" qCsrWCke00 $end
$var reg 1 $" qCsrWCke04 $end
$var reg 1 %" qCsrWCke08 $end
$var reg 1 &" qCsrWCke0c $end
$var reg 1 '" qCsrWCke10 $end
$var reg 1 (" qCsrWCke14 $end
$var reg 1 )" qCsrWCke18 $end
$var reg 1 *" qCsrWCke1c $end
$var reg 1 +" qCsrWCke88 $end
$var reg 1 F rFlashCsOutCtrl $end
$var reg 1 ," rFlashIntrMon $end
$var reg 8 -" rFlashRd [7:0] $end
$var reg 16 ." rFlashSpiDiv [15:0] $end
$var reg 1 /" rFlashSpiEn $end
$var reg 8 0" rFlashWd [7:0] $end
$var reg 8 1" rMRd [7:0] $end
$var reg 1 > rMSpiCs $end
$var reg 8 2" rMWd [7:0] $end
$var reg 16 3" rSPIDiv [15:0] $end
$var reg 1 4" rSPIEn $end
$var reg 32 5" rSUsiRd [31:0] $end
$upscope $end
$scope module SpiCkeGen $end
$var wire 1 . iCLK $end
$var wire 1 9 iCke $end
$var wire 16 6" iDiv [15:0] $end
$var wire 1 / iRST $end
$var wire 1 G oCke $end
$scope function fBitWidth $end
$var reg 32 7" iVAL [31:0] $end
$var integer 32 8" i [31:0] $end
$upscope $end
$scope begin genblk2 $end
$var reg 1 9" qCke $end
$var reg 1 :" rCke $end
$var reg 16 ;" rTmpCount [15:0] $end
$upscope $end
$upscope $end
$scope module SpiFlashRom $end
$var wire 1 F iCsOutCtrl $end
$var wire 1 E iDivCke $end
$var wire 1 , iFlashRomMiso $end
$var wire 1 . iSCLK $end
$var wire 1 / iSRST $end
$var wire 1 B iSpiEn $end
$var wire 8 <" iWd [7:0] $end
$var wire 1 ' oFlashRomCs $end
$var wire 1 % oFlashRomSck $end
$var wire 8 =" oRd [7:0] $end
$var wire 1 A oSpiIntr $end
$var wire 1 & oFlashRomMosi $end
$var reg 1 >" qHoldTimeCke $end
$var reg 1 ?" qSckCntCke $end
$var reg 3 @" rHoldTime [2:0] $end
$var reg 1 A" rHoldTimeState $end
$var reg 8 B" rMosi [7:0] $end
$var reg 8 C" rRd [7:0] $end
$var reg 1 D" rSck $end
$var reg 3 E" rSckNegCnt [2:0] $end
$var reg 1 F" rSpiIntr $end
$upscope $end
$upscope $end
$scope task reset_init $end
$upscope $end
$scope task usi_csr_setting $end
$var reg 32 G" adrs [31:0] $end
$var reg 32 H" wd [31:0] $end
$upscope $end
$scope task wait_flag $end
$var reg 32 I" flag [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx I"
bx H"
bx G"
xF"
bx E"
xD"
bx C"
bx B"
xA"
bx @"
x?"
x>"
bx ="
bx <"
bx ;"
x:"
x9"
bx 8"
bx 7"
bx 6"
bx 5"
x4"
bx 3"
bx 2"
bx 1"
bx 0"
x/"
bx ."
bx -"
x,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
bx ""
bx !"
bx ~
bx }
bx |
bx {
b0 z
b0 y
bx x
bx w
bx v
bx u
b0 t
bx s
bx r
bx q
b0 p
xo
xn
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
xe
xd
bx c
bx b
bx a
x`
bx _
x^
x]
x\
x[
xZ
xY
xX
b0 W
bx V
bx U
bx T
bx S
bx R
xQ
xP
bx O
bx N
bx M
bx L
bx K
bx J
xI
xH
xG
xF
xE
bx D
bx C
xB
xA
bx @
bx ?
x>
x=
b0 <
bx ;
bx :
x9
bx 8
x7
bx 6
05
b0 4
b0 3
b0 2
b0 1
b0 0
1/
0.
0-
0,
0+
0*
0)
x(
x'
x&
x%
x$
x#
x"
bx !
$end
#1000
0X
0[
0\
0Y
0Z
0>"
0?"
09"
1I
0(
0P
0,"
b0 -"
1'
1F
b0 @
b0 |
b0 <"
b0 0"
b1111111111111111 C
b1111111111111111 M
b1111111111111111 {
b1111111111111111 ."
0B
0/"
b0 1"
1$
1>
b0 ;
b0 V
b0 }
b0 2"
b1111111111111111 :
b1111111111111111 ~
b1111111111111111 6"
b1111111111111111 3"
09
04"
b0x !
b0x J
b0x !"
b0x 5"
0G
0:"
b0 ;"
b0 L
b0 s
b0 v
b111 m
b0 j
07
0n
b111 i
b0 l
b0 k
0=
0e
b0 _
0`
b0 c
0A
0F"
b0 @"
0A"
b0 E"
0E
0Q
b0 R
1.
#2000
0.
#3000
0]
0&
0#
b0 B"
0%
0D"
b0 a
0"
0d
b0 h
0^
b110 i
0H
0o
b0 !
b0 J
b0 !"
b0 5"
1.
#4000
0.
#5000
b100 i
1.
#6000
0.
#7000
b0 i
1.
#8000
0.
#9000
1.
#10000
0.
0/
#11000
b110 m
bx 1"
1.
#12000
0.
#13000
b100 m
1.
#14000
0.
#15000
0I
1H
1o
b0 m
1.
#16000
0.
#17000
b111 i
1.
#18000
0.
#19000
1.
#20000
1("
0.
b1000000000000010000000000010100 0
b1000000000000010000000000010100 3
b1000000000000010000000000010100 y
b10000 1
b10000 4
b10000 z
b1000000000000010000000000010100 G"
b10000 H"
#21000
b10000 C
b10000 M
b10000 {
b10000 ."
b1111111111111111 !
b1111111111111111 J
b1111111111111111 !"
b1111111111111111 5"
1.
#22000
1)"
0("
0.
b1000000000000010000000000011000 0
b1000000000000010000000000011000 3
b1000000000000010000000000011000 y
b10101010 1
b10101010 4
b10101010 z
b1000000000000010000000000011000 G"
b10101010 H"
#23000
b0 !
b0 J
b0 !"
b0 5"
b10101010 @
b10101010 |
b10101010 <"
b10101010 0"
1.
#24000
1*"
0)"
0.
b1000000000000010000000000011100 0
b1000000000000010000000000011100 3
b1000000000000010000000000011100 y
b0 1
b0 4
b0 z
b1000000000000010000000000011100 G"
b0 H"
#25000
1&
0'
0F
b1 !
b1 J
b1 !"
b1 5"
b10101010 B"
1.
#26000
0*"
1'"
0.
b1000000000000010000000000010000 0
b1000000000000010000000000010000 3
b1000000000000010000000000010000 y
b1 1
b1 4
b1 z
b1000000000000010000000000010000 G"
b1 H"
#27000
b0 !
b0 J
b0 !"
b0 5"
1B
1/"
1.
#28000
1+"
0'"
0.
b1000000000000010000000010001000 0
b1000000000000010000000010001000 3
b1000000000000010000000010001000 y
b1000000000000010000000010001000 G"
#29000
b1 R
1.
#30000
0.
b0 I"
#31000
b10 R
1.
#32000
0.
#33000
b11 R
1.
#34000
0.
#35000
b100 R
1.
#36000
0.
#37000
b101 R
1.
#38000
0.
#39000
b110 R
1.
#40000
0.
#41000
b111 R
1.
#42000
0.
#43000
b1000 R
1.
#44000
0.
#45000
b1001 R
1.
#46000
0.
#47000
b1010 R
1.
#48000
0.
#49000
b1011 R
1.
#50000
0.
#51000
b1100 R
1.
#52000
0.
#53000
b1101 R
1.
#54000
0.
#55000
b1110 R
1.
#56000
0.
#57000
b1111 R
1.
#58000
0.
#59000
b10000 R
1.
#60000
0.
#61000
1P
b10001 R
1.
#62000
0.
#63000
0P
1E
1Q
b0 R
1.
#64000
0.
#65000
bx0 D
bx0 ""
bx0 ="
bx0 C"
1%
1D"
0E
0Q
b1 R
1.
#66000
0.
#67000
b10 R
1.
#68000
0.
#69000
b11 R
1.
#70000
0.
#71000
b100 R
1.
#72000
0.
#73000
b101 R
1.
#74000
0.
#75000
b110 R
1.
#76000
0.
#77000
b111 R
1.
#78000
0.
#79000
b1000 R
1.
#80000
0.
#81000
b1001 R
1.
#82000
0.
#83000
b1010 R
1.
#84000
0.
#85000
b1011 R
1.
#86000
0.
#87000
b1100 R
1.
#88000
0.
#89000
b1101 R
1.
#90000
0.
#91000
b1110 R
1.
#92000
0.
#93000
b1111 R
1.
#94000
0.
#95000
b10000 R
1.
#96000
0.
#97000
1P
b10001 R
1.
#98000
0.
#99000
0P
1E
1Q
b0 R
1.
#100000
0.
#101000
1A"
b1 E"
0%
0D"
0E
0Q
b1 R
1.
#102000
0.
#103000
b10 R
b1 @"
1.
#104000
0.
#105000
1>"
b10 @"
b11 R
1.
#106000
0.
#107000
0>"
0&
b100 R
b1010101 B"
b0 @"
0A"
1.
#108000
0.
#109000
b101 R
1.
#110000
0.
#111000
b110 R
1.
#112000
0.
#113000
b111 R
1.
#114000
0.
#115000
b1000 R
1.
#116000
0.
#117000
b1001 R
1.
#118000
0.
#119000
b1010 R
1.
#120000
0.
#121000
b1011 R
1.
#122000
0.
#123000
b1100 R
1.
#124000
0.
#125000
b1101 R
1.
#126000
0.
#127000
b1110 R
1.
#128000
0.
#129000
b1111 R
1.
#130000
0.
#131000
b10000 R
1.
#132000
0.
#133000
1P
b10001 R
1.
#134000
0.
#135000
0P
1E
1Q
b0 R
1.
#136000
0.
#137000
bx00 D
bx00 ""
bx00 ="
bx00 C"
1%
1D"
0E
0Q
b1 R
1.
#138000
0.
#139000
b10 R
1.
#140000
0.
#141000
b11 R
1.
#142000
0.
#143000
b100 R
1.
#144000
0.
#145000
b101 R
1.
#146000
0.
#147000
b110 R
1.
#148000
0.
#149000
b111 R
1.
#150000
0.
#151000
b1000 R
1.
#152000
0.
#153000
b1001 R
1.
#154000
0.
#155000
b1010 R
1.
#156000
0.
#157000
b1011 R
1.
#158000
0.
#159000
b1100 R
1.
#160000
0.
#161000
b1101 R
1.
#162000
0.
#163000
b1110 R
1.
#164000
0.
#165000
b1111 R
1.
#166000
0.
#167000
b10000 R
1.
#168000
0.
#169000
1P
b10001 R
1.
#170000
0.
#171000
0P
1E
1Q
b0 R
1.
#172000
0.
#173000
1A"
b10 E"
0%
0D"
0E
0Q
b1 R
1.
#174000
0.
#175000
b10 R
b1 @"
1.
#176000
0.
#177000
1>"
b10 @"
b11 R
1.
#178000
0.
#179000
0>"
1&
b100 R
b10101011 B"
b0 @"
0A"
1.
#180000
0.
#181000
b101 R
1.
#182000
0.
#183000
b110 R
1.
#184000
0.
#185000
b111 R
1.
#186000
0.
#187000
b1000 R
1.
#188000
0.
#189000
b1001 R
1.
#190000
0.
#191000
b1010 R
1.
#192000
0.
#193000
b1011 R
1.
#194000
0.
#195000
b1100 R
1.
#196000
0.
#197000
b1101 R
1.
#198000
0.
#199000
b1110 R
1.
#200000
0.
#201000
b1111 R
1.
#202000
0.
#203000
b10000 R
1.
#204000
0.
#205000
1P
b10001 R
1.
#206000
0.
#207000
0P
1E
1Q
b0 R
1.
#208000
0.
#209000
bx000 D
bx000 ""
bx000 ="
bx000 C"
1%
1D"
0E
0Q
b1 R
1.
#210000
0.
#211000
b10 R
1.
#212000
0.
#213000
b11 R
1.
#214000
0.
#215000
b100 R
1.
#216000
0.
#217000
b101 R
1.
#218000
0.
#219000
b110 R
1.
#220000
0.
#221000
b111 R
1.
#222000
0.
#223000
b1000 R
1.
#224000
0.
#225000
b1001 R
1.
#226000
0.
#227000
b1010 R
1.
#228000
0.
#229000
b1011 R
1.
#230000
0.
#231000
b1100 R
1.
#232000
0.
#233000
b1101 R
1.
#234000
0.
#235000
b1110 R
1.
#236000
0.
#237000
b1111 R
1.
#238000
0.
#239000
b10000 R
1.
#240000
0.
#241000
1P
b10001 R
1.
#242000
0.
#243000
0P
1E
1Q
b0 R
1.
#244000
0.
#245000
1A"
b11 E"
0%
0D"
0E
0Q
b1 R
1.
#246000
0.
#247000
b10 R
b1 @"
1.
#248000
0.
#249000
1>"
b10 @"
b11 R
1.
#250000
0.
#251000
0>"
0&
b100 R
b1010111 B"
b0 @"
0A"
1.
#252000
0.
#253000
b101 R
1.
#254000
0.
#255000
b110 R
1.
#256000
0.
#257000
b111 R
1.
#258000
0.
#259000
b1000 R
1.
#260000
0.
#261000
b1001 R
1.
#262000
0.
#263000
b1010 R
1.
#264000
0.
#265000
b1011 R
1.
#266000
0.
#267000
b1100 R
1.
#268000
0.
#269000
b1101 R
1.
#270000
0.
#271000
b1110 R
1.
#272000
0.
#273000
b1111 R
1.
#274000
0.
#275000
b10000 R
1.
#276000
0.
#277000
1P
b10001 R
1.
#278000
0.
#279000
0P
1E
1Q
b0 R
1.
#280000
0.
#281000
bx0000 D
bx0000 ""
bx0000 ="
bx0000 C"
1%
1D"
0E
0Q
b1 R
1.
#282000
0.
#283000
b10 R
1.
#284000
0.
#285000
b11 R
1.
#286000
0.
#287000
b100 R
1.
#288000
0.
#289000
b101 R
1.
#290000
0.
#291000
b110 R
1.
#292000
0.
#293000
b111 R
1.
#294000
0.
#295000
b1000 R
1.
#296000
0.
#297000
b1001 R
1.
#298000
0.
#299000
b1010 R
1.
#300000
0.
#301000
b1011 R
1.
#302000
0.
#303000
b1100 R
1.
#304000
0.
#305000
b1101 R
1.
#306000
0.
#307000
b1110 R
1.
#308000
0.
#309000
b1111 R
1.
#310000
0.
#311000
b10000 R
1.
#312000
0.
#313000
1P
b10001 R
1.
#314000
0.
#315000
0P
1E
1Q
b0 R
1.
#316000
0.
#317000
1A"
b100 E"
0%
0D"
0E
0Q
b1 R
1.
#318000
0.
#319000
b10 R
b1 @"
1.
#320000
0.
#321000
1>"
b10 @"
b11 R
1.
#322000
0.
#323000
0>"
1&
b100 R
b10101111 B"
b0 @"
0A"
1.
#324000
0.
#325000
b101 R
1.
#326000
0.
#327000
b110 R
1.
#328000
0.
#329000
b111 R
1.
#330000
0.
#331000
b1000 R
1.
#332000
0.
#333000
b1001 R
1.
#334000
0.
#335000
b1010 R
1.
#336000
0.
#337000
b1011 R
1.
#338000
0.
#339000
b1100 R
1.
#340000
0.
#341000
b1101 R
1.
#342000
0.
#343000
b1110 R
1.
#344000
0.
#345000
b1111 R
1.
#346000
0.
#347000
b10000 R
1.
#348000
0.
#349000
1P
b10001 R
1.
#350000
0.
#351000
0P
1E
1Q
b0 R
1.
#352000
0.
#353000
bx00000 D
bx00000 ""
bx00000 ="
bx00000 C"
1%
1D"
0E
0Q
b1 R
1.
#354000
0.
#355000
b10 R
1.
#356000
0.
#357000
b11 R
1.
#358000
0.
#359000
b100 R
1.
#360000
0.
#361000
b101 R
1.
#362000
0.
#363000
b110 R
1.
#364000
0.
#365000
b111 R
1.
#366000
0.
#367000
b1000 R
1.
#368000
0.
#369000
b1001 R
1.
#370000
0.
#371000
b1010 R
1.
#372000
0.
#373000
b1011 R
1.
#374000
0.
#375000
b1100 R
1.
#376000
0.
#377000
b1101 R
1.
#378000
0.
#379000
b1110 R
1.
#380000
0.
#381000
b1111 R
1.
#382000
0.
#383000
b10000 R
1.
#384000
0.
#385000
1P
b10001 R
1.
#386000
0.
#387000
0P
1E
1Q
b0 R
1.
#388000
0.
#389000
1A"
b101 E"
0%
0D"
0E
0Q
b1 R
1.
#390000
0.
#391000
b10 R
b1 @"
1.
#392000
0.
#393000
1>"
b10 @"
b11 R
1.
#394000
0.
#395000
0>"
0&
b100 R
b1011111 B"
b0 @"
0A"
1.
#396000
0.
#397000
b101 R
1.
#398000
0.
#399000
b110 R
1.
#400000
0.
#401000
b111 R
1.
#402000
0.
#403000
b1000 R
1.
#404000
0.
#405000
b1001 R
1.
#406000
0.
#407000
b1010 R
1.
#408000
0.
#409000
b1011 R
1.
#410000
0.
#411000
b1100 R
1.
#412000
0.
#413000
b1101 R
1.
#414000
0.
#415000
b1110 R
1.
#416000
0.
#417000
b1111 R
1.
#418000
0.
#419000
b10000 R
1.
#420000
0.
#421000
1P
b10001 R
1.
#422000
0.
#423000
0P
1E
1Q
b0 R
1.
#424000
0.
#425000
bx000000 D
bx000000 ""
bx000000 ="
bx000000 C"
1%
1D"
0E
0Q
b1 R
1.
#426000
0.
#427000
b10 R
1.
#428000
0.
#429000
b11 R
1.
#430000
0.
#431000
b100 R
1.
#432000
0.
#433000
b101 R
1.
#434000
0.
#435000
b110 R
1.
#436000
0.
#437000
b111 R
1.
#438000
0.
#439000
b1000 R
1.
#440000
0.
#441000
b1001 R
1.
#442000
0.
#443000
b1010 R
1.
#444000
0.
#445000
b1011 R
1.
#446000
0.
#447000
b1100 R
1.
#448000
0.
#449000
b1101 R
1.
#450000
0.
#451000
b1110 R
1.
#452000
0.
#453000
b1111 R
1.
#454000
0.
#455000
b10000 R
1.
#456000
0.
#457000
1P
b10001 R
1.
#458000
0.
#459000
0P
1E
1Q
b0 R
1.
#460000
0.
#461000
1A"
b110 E"
0%
0D"
0E
0Q
b1 R
1.
#462000
0.
#463000
b10 R
b1 @"
1.
#464000
0.
#465000
1>"
b10 @"
b11 R
1.
#466000
0.
#467000
0>"
1&
b100 R
b10111111 B"
b0 @"
0A"
1.
#468000
0.
#469000
b101 R
1.
#470000
0.
#471000
b110 R
1.
#472000
0.
#473000
b111 R
1.
#474000
0.
#475000
b1000 R
1.
#476000
0.
#477000
b1001 R
1.
#478000
0.
#479000
b1010 R
1.
#480000
0.
#481000
b1011 R
1.
#482000
0.
#483000
b1100 R
1.
#484000
0.
#485000
b1101 R
1.
#486000
0.
#487000
b1110 R
1.
#488000
0.
#489000
b1111 R
1.
#490000
0.
#491000
b10000 R
1.
#492000
0.
#493000
1P
b10001 R
1.
#494000
0.
#495000
0P
1E
1Q
b0 R
1.
#496000
0.
#497000
bx0000000 D
bx0000000 ""
bx0000000 ="
bx0000000 C"
1%
1D"
0E
0Q
b1 R
1.
#498000
0.
#499000
b10 R
1.
#500000
0.
#501000
b11 R
1.
#502000
0.
#503000
b100 R
1.
#504000
0.
#505000
b101 R
1.
#506000
0.
#507000
b110 R
1.
#508000
0.
#509000
b111 R
1.
#510000
0.
#511000
b1000 R
1.
#512000
0.
#513000
b1001 R
1.
#514000
0.
#515000
b1010 R
1.
#516000
0.
#517000
b1011 R
1.
#518000
0.
#519000
b1100 R
1.
#520000
0.
#521000
b1101 R
1.
#522000
0.
#523000
b1110 R
1.
#524000
0.
#525000
b1111 R
1.
#526000
0.
#527000
b10000 R
1.
#528000
0.
#529000
1P
b10001 R
1.
#530000
0.
#531000
0P
1E
1Q
b0 R
1.
#532000
0.
#533000
1?"
1A"
b111 E"
0%
0D"
0E
0Q
b1 R
1.
#534000
0.
#535000
b10 R
b1 @"
1.
#536000
0.
#537000
1>"
b10 @"
b11 R
1.
#538000
0.
#539000
0>"
0&
b100 R
b1111111 B"
b0 @"
0A"
1.
#540000
0.
#541000
b101 R
1.
#542000
0.
#543000
b110 R
1.
#544000
0.
#545000
b111 R
1.
#546000
0.
#547000
b1000 R
1.
#548000
0.
#549000
b1001 R
1.
#550000
0.
#551000
b1010 R
1.
#552000
0.
#553000
b1011 R
1.
#554000
0.
#555000
b1100 R
1.
#556000
0.
#557000
b1101 R
1.
#558000
0.
#559000
b1110 R
1.
#560000
0.
#561000
b1111 R
1.
#562000
0.
#563000
b10000 R
1.
#564000
0.
#565000
1P
b10001 R
1.
#566000
0.
#567000
0P
1E
1Q
b0 R
1.
#568000
0.
#569000
b0 D
b0 ""
b0 ="
b0 C"
1%
1D"
0E
0Q
b1 R
1.
#570000
0.
#571000
b10 R
1.
#572000
0.
#573000
b11 R
1.
#574000
0.
#575000
b100 R
1.
#576000
0.
#577000
b101 R
1.
#578000
0.
#579000
b110 R
1.
#580000
0.
#581000
b111 R
1.
#582000
0.
#583000
b1000 R
1.
#584000
0.
#585000
b1001 R
1.
#586000
0.
#587000
b1010 R
1.
#588000
0.
#589000
b1011 R
1.
#590000
0.
#591000
b1100 R
1.
#592000
0.
#593000
b1101 R
1.
#594000
0.
#595000
b1110 R
1.
#596000
0.
#597000
b1111 R
1.
#598000
0.
#599000
b10000 R
1.
#600000
0.
#601000
1P
b10001 R
1.
#602000
0.
#603000
0P
1E
1Q
b0 R
1.
#604000
0.
#605000
0?"
1A
1F"
1A"
b0 E"
0%
0D"
0E
0Q
b1 R
1.
#606000
0.
#607000
b10 R
0A
0F"
b1 @"
1,"
0B
0/"
1.
#608000
0.
#609000
1>"
1&
0,"
b1 !
b1 J
b1 !"
b1 5"
b10101010 B"
b10 @"
0A"
b0 R
1.
#610000
0+"
1*"
0.
b1000000000000010000000000011100 0
b1000000000000010000000000011100 3
b1000000000000010000000000011100 y
b1000000000000010000000000011100 G"
#611000
0>"
b0 @"
b0 !
b0 J
b0 !"
b0 5"
1'
1F
1.
#612000
0.
#613000
b1 !
b1 J
b1 !"
b1 5"
1.
#614000
0.
#615000
1.
#616000
0.
#617000
1.
#618000
0.
#619000
1.
#620000
0.
#621000
1.
#622000
0.
#623000
1.
#624000
0.
#625000
1.
#626000
0.
#627000
1.
#628000
0.
#629000
1.
#630000
0.
#631000
1.
#632000
0.
#633000
1.
#634000
0.
#635000
1.
#636000
0.
#637000
1.
#638000
0.
#639000
1.
#640000
0.
#641000
1.
#642000
0.
#643000
1.
#644000
0.
#645000
1.
#646000
0.
#647000
1.
#648000
0.
#649000
1.
#650000
0.
#651000
1.
#652000
0.
#653000
1.
#654000
0.
#655000
1.
#656000
0.
#657000
1.
#658000
0.
#659000
1.
#660000
0.
#661000
1.
#662000
0.
#663000
1.
#664000
0.
#665000
1.
#666000
0.
#667000
1.
#668000
0.
#669000
1.
#670000
0.
#671000
1.
#672000
0.
#673000
1.
#674000
0.
#675000
1.
#676000
0.
#677000
1.
#678000
0.
#679000
1.
#680000
0.
#681000
1.
#682000
0.
#683000
1.
#684000
0.
#685000
1.
#686000
0.
#687000
1.
#688000
0.
#689000
1.
#690000
0.
#691000
1.
#692000
0.
#693000
1.
#694000
0.
#695000
1.
#696000
0.
#697000
1.
#698000
0.
#699000
1.
#700000
0.
#701000
1.
#702000
0.
#703000
1.
#704000
0.
#705000
1.
#706000
0.
#707000
1.
#708000
0.
#709000
1.
#710000
0.
#711000
1.
#712000
0.
#713000
1.
#714000
0.
#715000
1.
#716000
0.
#717000
1.
#718000
0.
#719000
1.
#720000
0.
#721000
1.
#722000
0.
#723000
1.
#724000
0.
#725000
1.
#726000
0.
#727000
1.
#728000
0.
#729000
1.
#730000
0.
#731000
1.
#732000
0.
#733000
1.
#734000
0.
#735000
1.
#736000
0.
#737000
1.
#738000
0.
#739000
1.
#740000
0.
#741000
1.
#742000
0.
#743000
1.
#744000
0.
#745000
1.
#746000
0.
#747000
1.
#748000
0.
#749000
1.
#750000
0.
#751000
1.
#752000
0.
#753000
1.
#754000
0.
#755000
1.
#756000
0.
#757000
1.
#758000
0.
#759000
1.
#760000
0.
#761000
1.
#762000
0.
#763000
1.
#764000
0.
#765000
1.
#766000
0.
#767000
1.
#768000
0.
#769000
1.
#770000
0.
#771000
1.
#772000
0.
#773000
1.
#774000
0.
#775000
1.
#776000
0.
#777000
1.
#778000
0.
#779000
1.
#780000
0.
#781000
1.
#782000
0.
#783000
1.
#784000
0.
#785000
1.
#786000
0.
#787000
1.
#788000
0.
#789000
1.
#790000
0.
#791000
1.
#792000
0.
#793000
1.
#794000
0.
#795000
1.
#796000
0.
#797000
1.
#798000
0.
#799000
1.
#800000
0.
#801000
1.
#802000
0.
#803000
1.
#804000
0.
#805000
1.
#806000
0.
#807000
1.
#808000
0.
#809000
1.
#810000
0.
#811000
1.
#812000
0.
