// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: Memd.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
// ************************************************************


//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, Altera MegaCore Function License 
//Agreement, or other applicable license agreement, including, 
//without limitation, that your use is for the sole purpose of 
//programming logic devices manufactured by Altera and sold by 
//Altera or its authorized distributors.  Please refer to the 
//applicable agreement for further details.


//altsyncram ADDRESS_REG_B="CLOCK0" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_INPUT_B="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_B="BYPASS" DEVICE_FAMILY="Cyclone II" INIT_FILE="./Lab2-asm-files/PipelineData.mif" NUMWORDS_A=16384 NUMWORDS_B=16384 OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="NONE" OUTDATA_REG_B="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" RDCONTROL_REG_B="CLOCK0" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" WIDTH_A=32 WIDTH_B=32 WIDTH_BYTEENA_A=1 WIDTHAD_A=14 WIDTHAD_B=14 address_a address_b clock0 data_a q_b rden_b wren_a
//VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:04:00:SJ cbx_cycloneii 2013:06:12:18:04:00:SJ cbx_lpm_add_sub 2013:06:12:18:04:00:SJ cbx_lpm_compare 2013:06:12:18:04:00:SJ cbx_lpm_decode 2013:06:12:18:04:00:SJ cbx_lpm_mux 2013:06:12:18:04:00:SJ cbx_mgl 2013:06:12:18:04:42:SJ cbx_stratix 2013:06:12:18:04:00:SJ cbx_stratixii 2013:06:12:18:04:00:SJ cbx_stratixiii 2013:06:12:18:04:00:SJ cbx_stratixv 2013:06:12:18:04:00:SJ cbx_util_mgl 2013:06:12:18:04:00:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone II" LPM_DECODES=4 LPM_WIDTH=2 data enable eq
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:06:12:18:04:00:SJ cbx_lpm_add_sub 2013:06:12:18:04:00:SJ cbx_lpm_compare 2013:06:12:18:04:00:SJ cbx_lpm_decode 2013:06:12:18:04:00:SJ cbx_mgl 2013:06:12:18:04:42:SJ cbx_stratix 2013:06:12:18:04:00:SJ cbx_stratixii 2013:06:12:18:04:00:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  Memd_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	input   enable;
	output   [3:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  enable_wire;
	wire  [3:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode1066w;
	wire  [2:0]  w_anode1079w;
	wire  [2:0]  w_anode1087w;
	wire  [2:0]  w_anode1095w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[3:0],
		eq_wire = {w_anode1095w[2], w_anode1087w[2], w_anode1079w[2], w_anode1066w[2]},
		w_anode1066w = {(w_anode1066w[1] & (~ data_wire[1])), (w_anode1066w[0] & (~ data_wire[0])), enable_wire},
		w_anode1079w = {(w_anode1079w[1] & (~ data_wire[1])), (w_anode1079w[0] & data_wire[0]), enable_wire},
		w_anode1087w = {(w_anode1087w[1] & data_wire[1]), (w_anode1087w[0] & (~ data_wire[0])), enable_wire},
		w_anode1095w = {(w_anode1095w[1] & data_wire[1]), (w_anode1095w[0] & data_wire[0]), enable_wire};
endmodule //Memd_decode


//lpm_mux DEVICE_FAMILY="Cyclone II" LPM_SIZE=4 LPM_WIDTH=32 LPM_WIDTHS=2 data result sel
//VERSION_BEGIN 13.0 cbx_lpm_mux 2013:06:12:18:04:00:SJ cbx_mgl 2013:06:12:18:04:42:SJ  VERSION_END

//synthesis_resources = lut 64 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  Memd_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [127:0]  data;
	output   [31:0]  result;
	input   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [127:0]  data;
	tri0   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [31:0]  result_node;
	wire  [1:0]  sel_node;
	wire  [3:0]  w_data1107w;
	wire  [3:0]  w_data1137w;
	wire  [3:0]  w_data1162w;
	wire  [3:0]  w_data1187w;
	wire  [3:0]  w_data1212w;
	wire  [3:0]  w_data1237w;
	wire  [3:0]  w_data1262w;
	wire  [3:0]  w_data1287w;
	wire  [3:0]  w_data1312w;
	wire  [3:0]  w_data1337w;
	wire  [3:0]  w_data1362w;
	wire  [3:0]  w_data1387w;
	wire  [3:0]  w_data1412w;
	wire  [3:0]  w_data1437w;
	wire  [3:0]  w_data1462w;
	wire  [3:0]  w_data1487w;
	wire  [3:0]  w_data1512w;
	wire  [3:0]  w_data1537w;
	wire  [3:0]  w_data1562w;
	wire  [3:0]  w_data1587w;
	wire  [3:0]  w_data1612w;
	wire  [3:0]  w_data1637w;
	wire  [3:0]  w_data1662w;
	wire  [3:0]  w_data1687w;
	wire  [3:0]  w_data1712w;
	wire  [3:0]  w_data1737w;
	wire  [3:0]  w_data1762w;
	wire  [3:0]  w_data1787w;
	wire  [3:0]  w_data1812w;
	wire  [3:0]  w_data1837w;
	wire  [3:0]  w_data1862w;
	wire  [3:0]  w_data1887w;

	assign
		result = result_node,
		result_node = {(((w_data1887w[1] & sel_node[0]) & (~ (((w_data1887w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1887w[2]))))) | ((((w_data1887w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1887w[2]))) & (w_data1887w[3] | (~ sel_node[0])))), (((w_data1862w[1] & sel_node[0]) & (~ (((w_data1862w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1862w[2]))))) | ((((w_data1862w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1862w[2]))) & (w_data1862w[3] | (~ sel_node[0])))), (((w_data1837w[1] & sel_node[0]) & (~ (((w_data1837w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1837w[2]))))) | ((((w_data1837w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1837w[2]))) & (w_data1837w[3] | (~ sel_node[0])))), (((w_data1812w[1] & sel_node[0]) & (~ (((w_data1812w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1812w[2]))))) | ((((w_data1812w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1812w[2]))) & (w_data1812w[3] | (~ sel_node[0])))), (((w_data1787w[1] & sel_node[0]) & (~ (((w_data1787w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1787w[2]))))) | ((((w_data1787w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1787w[2]))) & (w_data1787w[3] | (~ sel_node[0])))), (((w_data1762w[1] & sel_node[0]) & (~ (((w_data1762w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1762w[2]))))) | ((((w_data1762w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1762w[2]))) & (w_data1762w[3] | (~ sel_node[0])))), (((w_data1737w[1] & sel_node[0]) & (~ (((w_data1737w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1737w[2]))))) | ((((w_data1737w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1737w[2]))) & (w_data1737w[3]
 | (~ sel_node[0])))), (((w_data1712w[1] & sel_node[0]) & (~ (((w_data1712w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1712w[2]))))) | ((((w_data1712w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1712w[2]))) & (w_data1712w[3] | (~ sel_node[0])))), (((w_data1687w[1] & sel_node[0]) & (~ (((w_data1687w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1687w[2]))))) | ((((w_data1687w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1687w[2]))) & (w_data1687w[3] | (~ sel_node[0])))), (((w_data1662w[1] & sel_node[0]) & (~ (((w_data1662w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1662w[2]))))) | ((((w_data1662w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1662w[2]))) & (w_data1662w[3] | (~ sel_node[0])))), (((w_data1637w[1] & sel_node[0]) & (~ (((w_data1637w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1637w[2]))))) | ((((w_data1637w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1637w[2]))) & (w_data1637w[3] | (~ sel_node[0])))), (((w_data1612w[1] & sel_node[0]) & (~ (((w_data1612w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1612w[2]))))) | ((((w_data1612w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1612w[2]))) & (w_data1612w[3] | (~ sel_node[0])))), (((w_data1587w[1] & sel_node[0]) & (~ (((w_data1587w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1587w[2]))))) | ((((w_data1587w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1587w[2]))) & (w_data1587w[3] | (~ sel_node[0])))), (((w_data1562w[1] & sel_node[0]) & (~ (((w_data1562w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1562w[2]))))) | ((((w_data1562w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1562w[2]))) 
& (w_data1562w[3] | (~ sel_node[0])))), (((w_data1537w[1] & sel_node[0]) & (~ (((w_data1537w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1537w[2]))))) | ((((w_data1537w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1537w[2]))) & (w_data1537w[3] | (~ sel_node[0])))), (((w_data1512w[1] & sel_node[0]) & (~ (((w_data1512w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1512w[2]))))) | ((((w_data1512w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1512w[2]))) & (w_data1512w[3] | (~ sel_node[0])))), (((w_data1487w[1] & sel_node[0]) & (~ (((w_data1487w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1487w[2]))))) | ((((w_data1487w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1487w[2]))) & (w_data1487w[3] | (~ sel_node[0])))), (((w_data1462w[1] & sel_node[0]) & (~ (((w_data1462w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1462w[2]))))) | ((((w_data1462w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1462w[2]))) & (w_data1462w[3] | (~ sel_node[0])))), (((w_data1437w[1] & sel_node[0]) & (~ (((w_data1437w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1437w[2]))))) | ((((w_data1437w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1437w[2]))) & (w_data1437w[3] | (~ sel_node[0])))), (((w_data1412w[1] & sel_node[0]) & (~ (((w_data1412w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1412w[2]))))) | ((((w_data1412w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1412w[2]))) & (w_data1412w[3] | (~ sel_node[0])))), (((w_data1387w[1] & sel_node[0]) & (~ (((w_data1387w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1387w[2]))))) | ((((w_data1387w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1387w[2]
))) & (w_data1387w[3] | (~ sel_node[0])))), (((w_data1362w[1] & sel_node[0]) & (~ (((w_data1362w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1362w[2]))))) | ((((w_data1362w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1362w[2]))) & (w_data1362w[3] | (~ sel_node[0])))), (((w_data1337w[1] & sel_node[0]) & (~ (((w_data1337w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1337w[2]))))) | ((((w_data1337w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1337w[2]))) & (w_data1337w[3] | (~ sel_node[0])))), (((w_data1312w[1] & sel_node[0]) & (~ (((w_data1312w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1312w[2]))))) | ((((w_data1312w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1312w[2]))) & (w_data1312w[3] | (~ sel_node[0])))), (((w_data1287w[1] & sel_node[0]) & (~ (((w_data1287w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1287w[2]))))) | ((((w_data1287w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1287w[2]))) & (w_data1287w[3] | (~ sel_node[0])))), (((w_data1262w[1] & sel_node[0]) & (~ (((w_data1262w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1262w[2]))))) | ((((w_data1262w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1262w[2]))) & (w_data1262w[3] | (~ sel_node[0])))), (((w_data1237w[1] & sel_node[0]) & (~ (((w_data1237w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1237w[2]))))) | ((((w_data1237w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1237w[2]))) & (w_data1237w[3] | (~ sel_node[0])))), (((w_data1212w[1] & sel_node[0]) & (~ (((w_data1212w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1212w[2]))))) | ((((w_data1212w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0]
 | w_data1212w[2]))) & (w_data1212w[3] | (~ sel_node[0])))), (((w_data1187w[1] & sel_node[0]) & (~ (((w_data1187w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1187w[2]))))) | ((((w_data1187w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1187w[2]))) & (w_data1187w[3] | (~ sel_node[0])))), (((w_data1162w[1] & sel_node[0]) & (~ (((w_data1162w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1162w[2]))))) | ((((w_data1162w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1162w[2]))) & (w_data1162w[3] | (~ sel_node[0])))), (((w_data1137w[1] & sel_node[0]) & (~ (((w_data1137w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1137w[2]))))) | ((((w_data1137w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1137w[2]))) & (w_data1137w[3] | (~ sel_node[0])))), (((w_data1107w[1] & sel_node[0]) & (~ (((w_data1107w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1107w[2]))))) | ((((w_data1107w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1107w[2]))) & (w_data1107w[3] | (~ sel_node[0]))))},
		sel_node = {sel[1:0]},
		w_data1107w = {data[96], data[64], data[32], data[0]},
		w_data1137w = {data[97], data[65], data[33], data[1]},
		w_data1162w = {data[98], data[66], data[34], data[2]},
		w_data1187w = {data[99], data[67], data[35], data[3]},
		w_data1212w = {data[100], data[68], data[36], data[4]},
		w_data1237w = {data[101], data[69], data[37], data[5]},
		w_data1262w = {data[102], data[70], data[38], data[6]},
		w_data1287w = {data[103], data[71], data[39], data[7]},
		w_data1312w = {data[104], data[72], data[40], data[8]},
		w_data1337w = {data[105], data[73], data[41], data[9]},
		w_data1362w = {data[106], data[74], data[42], data[10]},
		w_data1387w = {data[107], data[75], data[43], data[11]},
		w_data1412w = {data[108], data[76], data[44], data[12]},
		w_data1437w = {data[109], data[77], data[45], data[13]},
		w_data1462w = {data[110], data[78], data[46], data[14]},
		w_data1487w = {data[111], data[79], data[47], data[15]},
		w_data1512w = {data[112], data[80], data[48], data[16]},
		w_data1537w = {data[113], data[81], data[49], data[17]},
		w_data1562w = {data[114], data[82], data[50], data[18]},
		w_data1587w = {data[115], data[83], data[51], data[19]},
		w_data1612w = {data[116], data[84], data[52], data[20]},
		w_data1637w = {data[117], data[85], data[53], data[21]},
		w_data1662w = {data[118], data[86], data[54], data[22]},
		w_data1687w = {data[119], data[87], data[55], data[23]},
		w_data1712w = {data[120], data[88], data[56], data[24]},
		w_data1737w = {data[121], data[89], data[57], data[25]},
		w_data1762w = {data[122], data[90], data[58], data[26]},
		w_data1787w = {data[123], data[91], data[59], data[27]},
		w_data1812w = {data[124], data[92], data[60], data[28]},
		w_data1837w = {data[125], data[93], data[61], data[29]},
		w_data1862w = {data[126], data[94], data[62], data[30]},
		w_data1887w = {data[127], data[95], data[63], data[31]};
endmodule //Memd_mux

//synthesis_resources = lut 68 M4K 128 reg 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  Memd_altsyncram
	( 
	address_a,
	address_b,
	clock0,
	data_a,
	q_b,
	rden_b,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [13:0]  address_a;
	input   [13:0]  address_b;
	input   clock0;
	input   [31:0]  data_a;
	output   [31:0]  q_b;
	input   rden_b;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [13:0]  address_b;
	tri1   clock0;
	tri1   [31:0]  data_a;
	tri1   rden_b;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[1:0]	address_reg_b;
	reg	[1:0]	out_address_reg_b;
	wire  [3:0]   wire_decode2_eq;
	wire  [31:0]   wire_mux3_result;
	wire  [0:0]   wire_ram_block1a_0portbdataout;
	wire  [0:0]   wire_ram_block1a_1portbdataout;
	wire  [0:0]   wire_ram_block1a_2portbdataout;
	wire  [0:0]   wire_ram_block1a_3portbdataout;
	wire  [0:0]   wire_ram_block1a_4portbdataout;
	wire  [0:0]   wire_ram_block1a_5portbdataout;
	wire  [0:0]   wire_ram_block1a_6portbdataout;
	wire  [0:0]   wire_ram_block1a_7portbdataout;
	wire  [0:0]   wire_ram_block1a_8portbdataout;
	wire  [0:0]   wire_ram_block1a_9portbdataout;
	wire  [0:0]   wire_ram_block1a_10portbdataout;
	wire  [0:0]   wire_ram_block1a_11portbdataout;
	wire  [0:0]   wire_ram_block1a_12portbdataout;
	wire  [0:0]   wire_ram_block1a_13portbdataout;
	wire  [0:0]   wire_ram_block1a_14portbdataout;
	wire  [0:0]   wire_ram_block1a_15portbdataout;
	wire  [0:0]   wire_ram_block1a_16portbdataout;
	wire  [0:0]   wire_ram_block1a_17portbdataout;
	wire  [0:0]   wire_ram_block1a_18portbdataout;
	wire  [0:0]   wire_ram_block1a_19portbdataout;
	wire  [0:0]   wire_ram_block1a_20portbdataout;
	wire  [0:0]   wire_ram_block1a_21portbdataout;
	wire  [0:0]   wire_ram_block1a_22portbdataout;
	wire  [0:0]   wire_ram_block1a_23portbdataout;
	wire  [0:0]   wire_ram_block1a_24portbdataout;
	wire  [0:0]   wire_ram_block1a_25portbdataout;
	wire  [0:0]   wire_ram_block1a_26portbdataout;
	wire  [0:0]   wire_ram_block1a_27portbdataout;
	wire  [0:0]   wire_ram_block1a_28portbdataout;
	wire  [0:0]   wire_ram_block1a_29portbdataout;
	wire  [0:0]   wire_ram_block1a_30portbdataout;
	wire  [0:0]   wire_ram_block1a_31portbdataout;
	wire  [0:0]   wire_ram_block1a_32portbdataout;
	wire  [0:0]   wire_ram_block1a_33portbdataout;
	wire  [0:0]   wire_ram_block1a_34portbdataout;
	wire  [0:0]   wire_ram_block1a_35portbdataout;
	wire  [0:0]   wire_ram_block1a_36portbdataout;
	wire  [0:0]   wire_ram_block1a_37portbdataout;
	wire  [0:0]   wire_ram_block1a_38portbdataout;
	wire  [0:0]   wire_ram_block1a_39portbdataout;
	wire  [0:0]   wire_ram_block1a_40portbdataout;
	wire  [0:0]   wire_ram_block1a_41portbdataout;
	wire  [0:0]   wire_ram_block1a_42portbdataout;
	wire  [0:0]   wire_ram_block1a_43portbdataout;
	wire  [0:0]   wire_ram_block1a_44portbdataout;
	wire  [0:0]   wire_ram_block1a_45portbdataout;
	wire  [0:0]   wire_ram_block1a_46portbdataout;
	wire  [0:0]   wire_ram_block1a_47portbdataout;
	wire  [0:0]   wire_ram_block1a_48portbdataout;
	wire  [0:0]   wire_ram_block1a_49portbdataout;
	wire  [0:0]   wire_ram_block1a_50portbdataout;
	wire  [0:0]   wire_ram_block1a_51portbdataout;
	wire  [0:0]   wire_ram_block1a_52portbdataout;
	wire  [0:0]   wire_ram_block1a_53portbdataout;
	wire  [0:0]   wire_ram_block1a_54portbdataout;
	wire  [0:0]   wire_ram_block1a_55portbdataout;
	wire  [0:0]   wire_ram_block1a_56portbdataout;
	wire  [0:0]   wire_ram_block1a_57portbdataout;
	wire  [0:0]   wire_ram_block1a_58portbdataout;
	wire  [0:0]   wire_ram_block1a_59portbdataout;
	wire  [0:0]   wire_ram_block1a_60portbdataout;
	wire  [0:0]   wire_ram_block1a_61portbdataout;
	wire  [0:0]   wire_ram_block1a_62portbdataout;
	wire  [0:0]   wire_ram_block1a_63portbdataout;
	wire  [0:0]   wire_ram_block1a_64portbdataout;
	wire  [0:0]   wire_ram_block1a_65portbdataout;
	wire  [0:0]   wire_ram_block1a_66portbdataout;
	wire  [0:0]   wire_ram_block1a_67portbdataout;
	wire  [0:0]   wire_ram_block1a_68portbdataout;
	wire  [0:0]   wire_ram_block1a_69portbdataout;
	wire  [0:0]   wire_ram_block1a_70portbdataout;
	wire  [0:0]   wire_ram_block1a_71portbdataout;
	wire  [0:0]   wire_ram_block1a_72portbdataout;
	wire  [0:0]   wire_ram_block1a_73portbdataout;
	wire  [0:0]   wire_ram_block1a_74portbdataout;
	wire  [0:0]   wire_ram_block1a_75portbdataout;
	wire  [0:0]   wire_ram_block1a_76portbdataout;
	wire  [0:0]   wire_ram_block1a_77portbdataout;
	wire  [0:0]   wire_ram_block1a_78portbdataout;
	wire  [0:0]   wire_ram_block1a_79portbdataout;
	wire  [0:0]   wire_ram_block1a_80portbdataout;
	wire  [0:0]   wire_ram_block1a_81portbdataout;
	wire  [0:0]   wire_ram_block1a_82portbdataout;
	wire  [0:0]   wire_ram_block1a_83portbdataout;
	wire  [0:0]   wire_ram_block1a_84portbdataout;
	wire  [0:0]   wire_ram_block1a_85portbdataout;
	wire  [0:0]   wire_ram_block1a_86portbdataout;
	wire  [0:0]   wire_ram_block1a_87portbdataout;
	wire  [0:0]   wire_ram_block1a_88portbdataout;
	wire  [0:0]   wire_ram_block1a_89portbdataout;
	wire  [0:0]   wire_ram_block1a_90portbdataout;
	wire  [0:0]   wire_ram_block1a_91portbdataout;
	wire  [0:0]   wire_ram_block1a_92portbdataout;
	wire  [0:0]   wire_ram_block1a_93portbdataout;
	wire  [0:0]   wire_ram_block1a_94portbdataout;
	wire  [0:0]   wire_ram_block1a_95portbdataout;
	wire  [0:0]   wire_ram_block1a_96portbdataout;
	wire  [0:0]   wire_ram_block1a_97portbdataout;
	wire  [0:0]   wire_ram_block1a_98portbdataout;
	wire  [0:0]   wire_ram_block1a_99portbdataout;
	wire  [0:0]   wire_ram_block1a_100portbdataout;
	wire  [0:0]   wire_ram_block1a_101portbdataout;
	wire  [0:0]   wire_ram_block1a_102portbdataout;
	wire  [0:0]   wire_ram_block1a_103portbdataout;
	wire  [0:0]   wire_ram_block1a_104portbdataout;
	wire  [0:0]   wire_ram_block1a_105portbdataout;
	wire  [0:0]   wire_ram_block1a_106portbdataout;
	wire  [0:0]   wire_ram_block1a_107portbdataout;
	wire  [0:0]   wire_ram_block1a_108portbdataout;
	wire  [0:0]   wire_ram_block1a_109portbdataout;
	wire  [0:0]   wire_ram_block1a_110portbdataout;
	wire  [0:0]   wire_ram_block1a_111portbdataout;
	wire  [0:0]   wire_ram_block1a_112portbdataout;
	wire  [0:0]   wire_ram_block1a_113portbdataout;
	wire  [0:0]   wire_ram_block1a_114portbdataout;
	wire  [0:0]   wire_ram_block1a_115portbdataout;
	wire  [0:0]   wire_ram_block1a_116portbdataout;
	wire  [0:0]   wire_ram_block1a_117portbdataout;
	wire  [0:0]   wire_ram_block1a_118portbdataout;
	wire  [0:0]   wire_ram_block1a_119portbdataout;
	wire  [0:0]   wire_ram_block1a_120portbdataout;
	wire  [0:0]   wire_ram_block1a_121portbdataout;
	wire  [0:0]   wire_ram_block1a_122portbdataout;
	wire  [0:0]   wire_ram_block1a_123portbdataout;
	wire  [0:0]   wire_ram_block1a_124portbdataout;
	wire  [0:0]   wire_ram_block1a_125portbdataout;
	wire  [0:0]   wire_ram_block1a_126portbdataout;
	wire  [0:0]   wire_ram_block1a_127portbdataout;
	wire  [13:0]  address_a_wire;
	wire  [1:0]  address_b_sel;
	wire  [13:0]  address_b_wire;

	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		if (rden_b == 1'b1)   address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_b <= address_reg_b;
	Memd_decode   decode2
	( 
	.data(address_a_wire[13:12]),
	.enable(wren_a),
	.eq(wire_decode2_eq));
	Memd_mux   mux3
	( 
	.data({wire_ram_block1a_127portbdataout[0], wire_ram_block1a_126portbdataout[0], wire_ram_block1a_125portbdataout[0], wire_ram_block1a_124portbdataout[0], wire_ram_block1a_123portbdataout[0], wire_ram_block1a_122portbdataout[0], wire_ram_block1a_121portbdataout[0], wire_ram_block1a_120portbdataout[0], wire_ram_block1a_119portbdataout[0], wire_ram_block1a_118portbdataout[0], wire_ram_block1a_117portbdataout[0], wire_ram_block1a_116portbdataout[0], wire_ram_block1a_115portbdataout[0], wire_ram_block1a_114portbdataout[0], wire_ram_block1a_113portbdataout[0], wire_ram_block1a_112portbdataout[0], wire_ram_block1a_111portbdataout[0], wire_ram_block1a_110portbdataout[0], wire_ram_block1a_109portbdataout[0], wire_ram_block1a_108portbdataout[0], wire_ram_block1a_107portbdataout[0], wire_ram_block1a_106portbdataout[0], wire_ram_block1a_105portbdataout[0], wire_ram_block1a_104portbdataout[0], wire_ram_block1a_103portbdataout[0], wire_ram_block1a_102portbdataout[0], wire_ram_block1a_101portbdataout[0], wire_ram_block1a_100portbdataout[0], wire_ram_block1a_99portbdataout[0], wire_ram_block1a_98portbdataout[0], wire_ram_block1a_97portbdataout[0], wire_ram_block1a_96portbdataout[0], wire_ram_block1a_95portbdataout[0], wire_ram_block1a_94portbdataout[0], wire_ram_block1a_93portbdataout[0], wire_ram_block1a_92portbdataout[0], wire_ram_block1a_91portbdataout[0], wire_ram_block1a_90portbdataout[0], wire_ram_block1a_89portbdataout[0], wire_ram_block1a_88portbdataout[0], wire_ram_block1a_87portbdataout[0], wire_ram_block1a_86portbdataout[0], wire_ram_block1a_85portbdataout[0], wire_ram_block1a_84portbdataout[0], wire_ram_block1a_83portbdataout[0], wire_ram_block1a_82portbdataout[0], wire_ram_block1a_81portbdataout[0], wire_ram_block1a_80portbdataout[0], wire_ram_block1a_79portbdataout[0], wire_ram_block1a_78portbdataout[0], wire_ram_block1a_77portbdataout[0], wire_ram_block1a_76portbdataout[0], wire_ram_block1a_75portbdataout[0], wire_ram_block1a_74portbdataout[0], wire_ram_block1a_73portbdataout[0], wire_ram_block1a_72portbdataout[0]
, wire_ram_block1a_71portbdataout[0], wire_ram_block1a_70portbdataout[0], wire_ram_block1a_69portbdataout[0], wire_ram_block1a_68portbdataout[0], wire_ram_block1a_67portbdataout[0], wire_ram_block1a_66portbdataout[0], wire_ram_block1a_65portbdataout[0], wire_ram_block1a_64portbdataout[0], wire_ram_block1a_63portbdataout[0], wire_ram_block1a_62portbdataout[0], wire_ram_block1a_61portbdataout[0], wire_ram_block1a_60portbdataout[0], wire_ram_block1a_59portbdataout[0], wire_ram_block1a_58portbdataout[0], wire_ram_block1a_57portbdataout[0], wire_ram_block1a_56portbdataout[0], wire_ram_block1a_55portbdataout[0], wire_ram_block1a_54portbdataout[0], wire_ram_block1a_53portbdataout[0], wire_ram_block1a_52portbdataout[0], wire_ram_block1a_51portbdataout[0], wire_ram_block1a_50portbdataout[0], wire_ram_block1a_49portbdataout[0], wire_ram_block1a_48portbdataout[0], wire_ram_block1a_47portbdataout[0], wire_ram_block1a_46portbdataout[0], wire_ram_block1a_45portbdataout[0], wire_ram_block1a_44portbdataout[0], wire_ram_block1a_43portbdataout[0], wire_ram_block1a_42portbdataout[0], wire_ram_block1a_41portbdataout[0], wire_ram_block1a_40portbdataout[0], wire_ram_block1a_39portbdataout[0], wire_ram_block1a_38portbdataout[0], wire_ram_block1a_37portbdataout[0], wire_ram_block1a_36portbdataout[0], wire_ram_block1a_35portbdataout[0], wire_ram_block1a_34portbdataout[0], wire_ram_block1a_33portbdataout[0], wire_ram_block1a_32portbdataout[0], wire_ram_block1a_31portbdataout[0], wire_ram_block1a_30portbdataout[0], wire_ram_block1a_29portbdataout[0], wire_ram_block1a_28portbdataout[0], wire_ram_block1a_27portbdataout[0], wire_ram_block1a_26portbdataout[0], wire_ram_block1a_25portbdataout[0], wire_ram_block1a_24portbdataout[0], wire_ram_block1a_23portbdataout[0], wire_ram_block1a_22portbdataout[0], wire_ram_block1a_21portbdataout[0], wire_ram_block1a_20portbdataout[0], wire_ram_block1a_19portbdataout[0], wire_ram_block1a_18portbdataout[0], wire_ram_block1a_17portbdataout[0], wire_ram_block1a_16portbdataout[0], wire_ram_block1a_15portbdataout[0]
, wire_ram_block1a_14portbdataout[0], wire_ram_block1a_13portbdataout[0], wire_ram_block1a_12portbdataout[0], wire_ram_block1a_11portbdataout[0], wire_ram_block1a_10portbdataout[0], wire_ram_block1a_9portbdataout[0], wire_ram_block1a_8portbdataout[0], wire_ram_block1a_7portbdataout[0], wire_ram_block1a_6portbdataout[0], wire_ram_block1a_5portbdataout[0], wire_ram_block1a_4portbdataout[0], wire_ram_block1a_3portbdataout[0], wire_ram_block1a_2portbdataout[0], wire_ram_block1a_1portbdataout[0], wire_ram_block1a_0portbdataout[0]}),
	.result(wire_mux3_result),
	.sel(out_address_reg_b));
	cycloneii_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_0portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_0.init_file_layout = "port_b",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005,
		ram_block1a_0.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_0.operation_mode = "dual_port",
		ram_block1a_0.port_a_address_width = 12,
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 4095,
		ram_block1a_0.port_a_logical_ram_depth = 16384,
		ram_block1a_0.port_a_logical_ram_width = 32,
		ram_block1a_0.port_b_address_clock = "clock0",
		ram_block1a_0.port_b_address_width = 12,
		ram_block1a_0.port_b_data_out_clear = "none",
		ram_block1a_0.port_b_data_out_clock = "clock0",
		ram_block1a_0.port_b_data_width = 1,
		ram_block1a_0.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_0.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_0.port_b_first_address = 0,
		ram_block1a_0.port_b_first_bit_number = 0,
		ram_block1a_0.port_b_last_address = 4095,
		ram_block1a_0.port_b_logical_ram_depth = 16384,
		ram_block1a_0.port_b_logical_ram_width = 32,
		ram_block1a_0.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cycloneii_ram_block",
		ram_block1a_0.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_1portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_1.init_file_layout = "port_b",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006,
		ram_block1a_1.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_1.operation_mode = "dual_port",
		ram_block1a_1.port_a_address_width = 12,
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 4095,
		ram_block1a_1.port_a_logical_ram_depth = 16384,
		ram_block1a_1.port_a_logical_ram_width = 32,
		ram_block1a_1.port_b_address_clock = "clock0",
		ram_block1a_1.port_b_address_width = 12,
		ram_block1a_1.port_b_data_out_clear = "none",
		ram_block1a_1.port_b_data_out_clock = "clock0",
		ram_block1a_1.port_b_data_width = 1,
		ram_block1a_1.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_1.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_1.port_b_first_address = 0,
		ram_block1a_1.port_b_first_bit_number = 1,
		ram_block1a_1.port_b_last_address = 4095,
		ram_block1a_1.port_b_logical_ram_depth = 16384,
		ram_block1a_1.port_b_logical_ram_width = 32,
		ram_block1a_1.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cycloneii_ram_block",
		ram_block1a_1.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_2portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_2.init_file_layout = "port_b",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008,
		ram_block1a_2.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_2.operation_mode = "dual_port",
		ram_block1a_2.port_a_address_width = 12,
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 4095,
		ram_block1a_2.port_a_logical_ram_depth = 16384,
		ram_block1a_2.port_a_logical_ram_width = 32,
		ram_block1a_2.port_b_address_clock = "clock0",
		ram_block1a_2.port_b_address_width = 12,
		ram_block1a_2.port_b_data_out_clear = "none",
		ram_block1a_2.port_b_data_out_clock = "clock0",
		ram_block1a_2.port_b_data_width = 1,
		ram_block1a_2.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_2.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_2.port_b_first_address = 0,
		ram_block1a_2.port_b_first_bit_number = 2,
		ram_block1a_2.port_b_last_address = 4095,
		ram_block1a_2.port_b_logical_ram_depth = 16384,
		ram_block1a_2.port_b_logical_ram_width = 32,
		ram_block1a_2.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cycloneii_ram_block",
		ram_block1a_2.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_3portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_3.init_file_layout = "port_b",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_3.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_3.operation_mode = "dual_port",
		ram_block1a_3.port_a_address_width = 12,
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 4095,
		ram_block1a_3.port_a_logical_ram_depth = 16384,
		ram_block1a_3.port_a_logical_ram_width = 32,
		ram_block1a_3.port_b_address_clock = "clock0",
		ram_block1a_3.port_b_address_width = 12,
		ram_block1a_3.port_b_data_out_clear = "none",
		ram_block1a_3.port_b_data_out_clock = "clock0",
		ram_block1a_3.port_b_data_width = 1,
		ram_block1a_3.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_3.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_3.port_b_first_address = 0,
		ram_block1a_3.port_b_first_bit_number = 3,
		ram_block1a_3.port_b_last_address = 4095,
		ram_block1a_3.port_b_logical_ram_depth = 16384,
		ram_block1a_3.port_b_logical_ram_width = 32,
		ram_block1a_3.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cycloneii_ram_block",
		ram_block1a_3.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_4portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_4.init_file_layout = "port_b",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_4.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_4.operation_mode = "dual_port",
		ram_block1a_4.port_a_address_width = 12,
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 4095,
		ram_block1a_4.port_a_logical_ram_depth = 16384,
		ram_block1a_4.port_a_logical_ram_width = 32,
		ram_block1a_4.port_b_address_clock = "clock0",
		ram_block1a_4.port_b_address_width = 12,
		ram_block1a_4.port_b_data_out_clear = "none",
		ram_block1a_4.port_b_data_out_clock = "clock0",
		ram_block1a_4.port_b_data_width = 1,
		ram_block1a_4.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_4.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_4.port_b_first_address = 0,
		ram_block1a_4.port_b_first_bit_number = 4,
		ram_block1a_4.port_b_last_address = 4095,
		ram_block1a_4.port_b_logical_ram_depth = 16384,
		ram_block1a_4.port_b_logical_ram_width = 32,
		ram_block1a_4.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cycloneii_ram_block",
		ram_block1a_4.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_5portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_5.init_file_layout = "port_b",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_5.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_5.operation_mode = "dual_port",
		ram_block1a_5.port_a_address_width = 12,
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 4095,
		ram_block1a_5.port_a_logical_ram_depth = 16384,
		ram_block1a_5.port_a_logical_ram_width = 32,
		ram_block1a_5.port_b_address_clock = "clock0",
		ram_block1a_5.port_b_address_width = 12,
		ram_block1a_5.port_b_data_out_clear = "none",
		ram_block1a_5.port_b_data_out_clock = "clock0",
		ram_block1a_5.port_b_data_width = 1,
		ram_block1a_5.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_5.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_5.port_b_first_address = 0,
		ram_block1a_5.port_b_first_bit_number = 5,
		ram_block1a_5.port_b_last_address = 4095,
		ram_block1a_5.port_b_logical_ram_depth = 16384,
		ram_block1a_5.port_b_logical_ram_width = 32,
		ram_block1a_5.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cycloneii_ram_block",
		ram_block1a_5.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_6portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_6.init_file_layout = "port_b",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_6.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_6.operation_mode = "dual_port",
		ram_block1a_6.port_a_address_width = 12,
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 4095,
		ram_block1a_6.port_a_logical_ram_depth = 16384,
		ram_block1a_6.port_a_logical_ram_width = 32,
		ram_block1a_6.port_b_address_clock = "clock0",
		ram_block1a_6.port_b_address_width = 12,
		ram_block1a_6.port_b_data_out_clear = "none",
		ram_block1a_6.port_b_data_out_clock = "clock0",
		ram_block1a_6.port_b_data_width = 1,
		ram_block1a_6.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_6.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_6.port_b_first_address = 0,
		ram_block1a_6.port_b_first_bit_number = 6,
		ram_block1a_6.port_b_last_address = 4095,
		ram_block1a_6.port_b_logical_ram_depth = 16384,
		ram_block1a_6.port_b_logical_ram_width = 32,
		ram_block1a_6.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cycloneii_ram_block",
		ram_block1a_6.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_7portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_7.init_file_layout = "port_b",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_7.operation_mode = "dual_port",
		ram_block1a_7.port_a_address_width = 12,
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 4095,
		ram_block1a_7.port_a_logical_ram_depth = 16384,
		ram_block1a_7.port_a_logical_ram_width = 32,
		ram_block1a_7.port_b_address_clock = "clock0",
		ram_block1a_7.port_b_address_width = 12,
		ram_block1a_7.port_b_data_out_clear = "none",
		ram_block1a_7.port_b_data_out_clock = "clock0",
		ram_block1a_7.port_b_data_width = 1,
		ram_block1a_7.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_7.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_7.port_b_first_address = 0,
		ram_block1a_7.port_b_first_bit_number = 7,
		ram_block1a_7.port_b_last_address = 4095,
		ram_block1a_7.port_b_logical_ram_depth = 16384,
		ram_block1a_7.port_b_logical_ram_width = 32,
		ram_block1a_7.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cycloneii_ram_block",
		ram_block1a_7.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_8portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_8.init_file_layout = "port_b",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_8.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_8.operation_mode = "dual_port",
		ram_block1a_8.port_a_address_width = 12,
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 4095,
		ram_block1a_8.port_a_logical_ram_depth = 16384,
		ram_block1a_8.port_a_logical_ram_width = 32,
		ram_block1a_8.port_b_address_clock = "clock0",
		ram_block1a_8.port_b_address_width = 12,
		ram_block1a_8.port_b_data_out_clear = "none",
		ram_block1a_8.port_b_data_out_clock = "clock0",
		ram_block1a_8.port_b_data_width = 1,
		ram_block1a_8.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_8.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_8.port_b_first_address = 0,
		ram_block1a_8.port_b_first_bit_number = 8,
		ram_block1a_8.port_b_last_address = 4095,
		ram_block1a_8.port_b_logical_ram_depth = 16384,
		ram_block1a_8.port_b_logical_ram_width = 32,
		ram_block1a_8.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cycloneii_ram_block",
		ram_block1a_8.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_9portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_9.init_file_layout = "port_b",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_9.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_9.operation_mode = "dual_port",
		ram_block1a_9.port_a_address_width = 12,
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 4095,
		ram_block1a_9.port_a_logical_ram_depth = 16384,
		ram_block1a_9.port_a_logical_ram_width = 32,
		ram_block1a_9.port_b_address_clock = "clock0",
		ram_block1a_9.port_b_address_width = 12,
		ram_block1a_9.port_b_data_out_clear = "none",
		ram_block1a_9.port_b_data_out_clock = "clock0",
		ram_block1a_9.port_b_data_width = 1,
		ram_block1a_9.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_9.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_9.port_b_first_address = 0,
		ram_block1a_9.port_b_first_bit_number = 9,
		ram_block1a_9.port_b_last_address = 4095,
		ram_block1a_9.port_b_logical_ram_depth = 16384,
		ram_block1a_9.port_b_logical_ram_width = 32,
		ram_block1a_9.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cycloneii_ram_block",
		ram_block1a_9.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_10portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_10.init_file_layout = "port_b",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_10.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_10.operation_mode = "dual_port",
		ram_block1a_10.port_a_address_width = 12,
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 4095,
		ram_block1a_10.port_a_logical_ram_depth = 16384,
		ram_block1a_10.port_a_logical_ram_width = 32,
		ram_block1a_10.port_b_address_clock = "clock0",
		ram_block1a_10.port_b_address_width = 12,
		ram_block1a_10.port_b_data_out_clear = "none",
		ram_block1a_10.port_b_data_out_clock = "clock0",
		ram_block1a_10.port_b_data_width = 1,
		ram_block1a_10.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_10.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_10.port_b_first_address = 0,
		ram_block1a_10.port_b_first_bit_number = 10,
		ram_block1a_10.port_b_last_address = 4095,
		ram_block1a_10.port_b_logical_ram_depth = 16384,
		ram_block1a_10.port_b_logical_ram_width = 32,
		ram_block1a_10.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cycloneii_ram_block",
		ram_block1a_10.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_11portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_11.init_file_layout = "port_b",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_11.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_11.operation_mode = "dual_port",
		ram_block1a_11.port_a_address_width = 12,
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 4095,
		ram_block1a_11.port_a_logical_ram_depth = 16384,
		ram_block1a_11.port_a_logical_ram_width = 32,
		ram_block1a_11.port_b_address_clock = "clock0",
		ram_block1a_11.port_b_address_width = 12,
		ram_block1a_11.port_b_data_out_clear = "none",
		ram_block1a_11.port_b_data_out_clock = "clock0",
		ram_block1a_11.port_b_data_width = 1,
		ram_block1a_11.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_11.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_11.port_b_first_address = 0,
		ram_block1a_11.port_b_first_bit_number = 11,
		ram_block1a_11.port_b_last_address = 4095,
		ram_block1a_11.port_b_logical_ram_depth = 16384,
		ram_block1a_11.port_b_logical_ram_width = 32,
		ram_block1a_11.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cycloneii_ram_block",
		ram_block1a_11.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_12portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_12.init_file_layout = "port_b",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_12.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_12.operation_mode = "dual_port",
		ram_block1a_12.port_a_address_width = 12,
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 4095,
		ram_block1a_12.port_a_logical_ram_depth = 16384,
		ram_block1a_12.port_a_logical_ram_width = 32,
		ram_block1a_12.port_b_address_clock = "clock0",
		ram_block1a_12.port_b_address_width = 12,
		ram_block1a_12.port_b_data_out_clear = "none",
		ram_block1a_12.port_b_data_out_clock = "clock0",
		ram_block1a_12.port_b_data_width = 1,
		ram_block1a_12.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_12.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_12.port_b_first_address = 0,
		ram_block1a_12.port_b_first_bit_number = 12,
		ram_block1a_12.port_b_last_address = 4095,
		ram_block1a_12.port_b_logical_ram_depth = 16384,
		ram_block1a_12.port_b_logical_ram_width = 32,
		ram_block1a_12.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cycloneii_ram_block",
		ram_block1a_12.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_13portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_13.init_file_layout = "port_b",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_13.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_13.operation_mode = "dual_port",
		ram_block1a_13.port_a_address_width = 12,
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 4095,
		ram_block1a_13.port_a_logical_ram_depth = 16384,
		ram_block1a_13.port_a_logical_ram_width = 32,
		ram_block1a_13.port_b_address_clock = "clock0",
		ram_block1a_13.port_b_address_width = 12,
		ram_block1a_13.port_b_data_out_clear = "none",
		ram_block1a_13.port_b_data_out_clock = "clock0",
		ram_block1a_13.port_b_data_width = 1,
		ram_block1a_13.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_13.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_13.port_b_first_address = 0,
		ram_block1a_13.port_b_first_bit_number = 13,
		ram_block1a_13.port_b_last_address = 4095,
		ram_block1a_13.port_b_logical_ram_depth = 16384,
		ram_block1a_13.port_b_logical_ram_width = 32,
		ram_block1a_13.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cycloneii_ram_block",
		ram_block1a_13.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_14portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_14.init_file_layout = "port_b",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_14.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_14.operation_mode = "dual_port",
		ram_block1a_14.port_a_address_width = 12,
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 4095,
		ram_block1a_14.port_a_logical_ram_depth = 16384,
		ram_block1a_14.port_a_logical_ram_width = 32,
		ram_block1a_14.port_b_address_clock = "clock0",
		ram_block1a_14.port_b_address_width = 12,
		ram_block1a_14.port_b_data_out_clear = "none",
		ram_block1a_14.port_b_data_out_clock = "clock0",
		ram_block1a_14.port_b_data_width = 1,
		ram_block1a_14.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_14.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_14.port_b_first_address = 0,
		ram_block1a_14.port_b_first_bit_number = 14,
		ram_block1a_14.port_b_last_address = 4095,
		ram_block1a_14.port_b_logical_ram_depth = 16384,
		ram_block1a_14.port_b_logical_ram_width = 32,
		ram_block1a_14.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cycloneii_ram_block",
		ram_block1a_14.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_15portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_15.init_file_layout = "port_b",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_15.operation_mode = "dual_port",
		ram_block1a_15.port_a_address_width = 12,
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 4095,
		ram_block1a_15.port_a_logical_ram_depth = 16384,
		ram_block1a_15.port_a_logical_ram_width = 32,
		ram_block1a_15.port_b_address_clock = "clock0",
		ram_block1a_15.port_b_address_width = 12,
		ram_block1a_15.port_b_data_out_clear = "none",
		ram_block1a_15.port_b_data_out_clock = "clock0",
		ram_block1a_15.port_b_data_width = 1,
		ram_block1a_15.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_15.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_15.port_b_first_address = 0,
		ram_block1a_15.port_b_first_bit_number = 15,
		ram_block1a_15.port_b_last_address = 4095,
		ram_block1a_15.port_b_logical_ram_depth = 16384,
		ram_block1a_15.port_b_logical_ram_width = 32,
		ram_block1a_15.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cycloneii_ram_block",
		ram_block1a_15.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[16]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_16portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_16.init_file_layout = "port_b",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_16.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_16.operation_mode = "dual_port",
		ram_block1a_16.port_a_address_width = 12,
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_16.port_a_first_address = 0,
		ram_block1a_16.port_a_first_bit_number = 16,
		ram_block1a_16.port_a_last_address = 4095,
		ram_block1a_16.port_a_logical_ram_depth = 16384,
		ram_block1a_16.port_a_logical_ram_width = 32,
		ram_block1a_16.port_b_address_clock = "clock0",
		ram_block1a_16.port_b_address_width = 12,
		ram_block1a_16.port_b_data_out_clear = "none",
		ram_block1a_16.port_b_data_out_clock = "clock0",
		ram_block1a_16.port_b_data_width = 1,
		ram_block1a_16.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_16.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_16.port_b_first_address = 0,
		ram_block1a_16.port_b_first_bit_number = 16,
		ram_block1a_16.port_b_last_address = 4095,
		ram_block1a_16.port_b_logical_ram_depth = 16384,
		ram_block1a_16.port_b_logical_ram_width = 32,
		ram_block1a_16.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cycloneii_ram_block",
		ram_block1a_16.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[17]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_17portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_17.init_file_layout = "port_b",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_17.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_17.operation_mode = "dual_port",
		ram_block1a_17.port_a_address_width = 12,
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_17.port_a_first_address = 0,
		ram_block1a_17.port_a_first_bit_number = 17,
		ram_block1a_17.port_a_last_address = 4095,
		ram_block1a_17.port_a_logical_ram_depth = 16384,
		ram_block1a_17.port_a_logical_ram_width = 32,
		ram_block1a_17.port_b_address_clock = "clock0",
		ram_block1a_17.port_b_address_width = 12,
		ram_block1a_17.port_b_data_out_clear = "none",
		ram_block1a_17.port_b_data_out_clock = "clock0",
		ram_block1a_17.port_b_data_width = 1,
		ram_block1a_17.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_17.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_17.port_b_first_address = 0,
		ram_block1a_17.port_b_first_bit_number = 17,
		ram_block1a_17.port_b_last_address = 4095,
		ram_block1a_17.port_b_logical_ram_depth = 16384,
		ram_block1a_17.port_b_logical_ram_width = 32,
		ram_block1a_17.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cycloneii_ram_block",
		ram_block1a_17.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[18]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_18portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_18.init_file_layout = "port_b",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_18.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_18.operation_mode = "dual_port",
		ram_block1a_18.port_a_address_width = 12,
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_18.port_a_first_address = 0,
		ram_block1a_18.port_a_first_bit_number = 18,
		ram_block1a_18.port_a_last_address = 4095,
		ram_block1a_18.port_a_logical_ram_depth = 16384,
		ram_block1a_18.port_a_logical_ram_width = 32,
		ram_block1a_18.port_b_address_clock = "clock0",
		ram_block1a_18.port_b_address_width = 12,
		ram_block1a_18.port_b_data_out_clear = "none",
		ram_block1a_18.port_b_data_out_clock = "clock0",
		ram_block1a_18.port_b_data_width = 1,
		ram_block1a_18.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_18.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_18.port_b_first_address = 0,
		ram_block1a_18.port_b_first_bit_number = 18,
		ram_block1a_18.port_b_last_address = 4095,
		ram_block1a_18.port_b_logical_ram_depth = 16384,
		ram_block1a_18.port_b_logical_ram_width = 32,
		ram_block1a_18.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cycloneii_ram_block",
		ram_block1a_18.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[19]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_19portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_19.init_file_layout = "port_b",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_19.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_19.operation_mode = "dual_port",
		ram_block1a_19.port_a_address_width = 12,
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_19.port_a_first_address = 0,
		ram_block1a_19.port_a_first_bit_number = 19,
		ram_block1a_19.port_a_last_address = 4095,
		ram_block1a_19.port_a_logical_ram_depth = 16384,
		ram_block1a_19.port_a_logical_ram_width = 32,
		ram_block1a_19.port_b_address_clock = "clock0",
		ram_block1a_19.port_b_address_width = 12,
		ram_block1a_19.port_b_data_out_clear = "none",
		ram_block1a_19.port_b_data_out_clock = "clock0",
		ram_block1a_19.port_b_data_width = 1,
		ram_block1a_19.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_19.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_19.port_b_first_address = 0,
		ram_block1a_19.port_b_first_bit_number = 19,
		ram_block1a_19.port_b_last_address = 4095,
		ram_block1a_19.port_b_logical_ram_depth = 16384,
		ram_block1a_19.port_b_logical_ram_width = 32,
		ram_block1a_19.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cycloneii_ram_block",
		ram_block1a_19.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[20]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_20portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_20.init_file_layout = "port_b",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_20.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_20.operation_mode = "dual_port",
		ram_block1a_20.port_a_address_width = 12,
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_20.port_a_first_address = 0,
		ram_block1a_20.port_a_first_bit_number = 20,
		ram_block1a_20.port_a_last_address = 4095,
		ram_block1a_20.port_a_logical_ram_depth = 16384,
		ram_block1a_20.port_a_logical_ram_width = 32,
		ram_block1a_20.port_b_address_clock = "clock0",
		ram_block1a_20.port_b_address_width = 12,
		ram_block1a_20.port_b_data_out_clear = "none",
		ram_block1a_20.port_b_data_out_clock = "clock0",
		ram_block1a_20.port_b_data_width = 1,
		ram_block1a_20.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_20.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_20.port_b_first_address = 0,
		ram_block1a_20.port_b_first_bit_number = 20,
		ram_block1a_20.port_b_last_address = 4095,
		ram_block1a_20.port_b_logical_ram_depth = 16384,
		ram_block1a_20.port_b_logical_ram_width = 32,
		ram_block1a_20.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cycloneii_ram_block",
		ram_block1a_20.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[21]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_21portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_21.init_file_layout = "port_b",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_21.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_21.operation_mode = "dual_port",
		ram_block1a_21.port_a_address_width = 12,
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_21.port_a_first_address = 0,
		ram_block1a_21.port_a_first_bit_number = 21,
		ram_block1a_21.port_a_last_address = 4095,
		ram_block1a_21.port_a_logical_ram_depth = 16384,
		ram_block1a_21.port_a_logical_ram_width = 32,
		ram_block1a_21.port_b_address_clock = "clock0",
		ram_block1a_21.port_b_address_width = 12,
		ram_block1a_21.port_b_data_out_clear = "none",
		ram_block1a_21.port_b_data_out_clock = "clock0",
		ram_block1a_21.port_b_data_width = 1,
		ram_block1a_21.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_21.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_21.port_b_first_address = 0,
		ram_block1a_21.port_b_first_bit_number = 21,
		ram_block1a_21.port_b_last_address = 4095,
		ram_block1a_21.port_b_logical_ram_depth = 16384,
		ram_block1a_21.port_b_logical_ram_width = 32,
		ram_block1a_21.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cycloneii_ram_block",
		ram_block1a_21.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[22]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_22portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_22.init_file_layout = "port_b",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_22.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_22.operation_mode = "dual_port",
		ram_block1a_22.port_a_address_width = 12,
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_22.port_a_first_address = 0,
		ram_block1a_22.port_a_first_bit_number = 22,
		ram_block1a_22.port_a_last_address = 4095,
		ram_block1a_22.port_a_logical_ram_depth = 16384,
		ram_block1a_22.port_a_logical_ram_width = 32,
		ram_block1a_22.port_b_address_clock = "clock0",
		ram_block1a_22.port_b_address_width = 12,
		ram_block1a_22.port_b_data_out_clear = "none",
		ram_block1a_22.port_b_data_out_clock = "clock0",
		ram_block1a_22.port_b_data_width = 1,
		ram_block1a_22.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_22.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_22.port_b_first_address = 0,
		ram_block1a_22.port_b_first_bit_number = 22,
		ram_block1a_22.port_b_last_address = 4095,
		ram_block1a_22.port_b_logical_ram_depth = 16384,
		ram_block1a_22.port_b_logical_ram_width = 32,
		ram_block1a_22.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cycloneii_ram_block",
		ram_block1a_22.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[23]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_23portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_23.init_file_layout = "port_b",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_23.operation_mode = "dual_port",
		ram_block1a_23.port_a_address_width = 12,
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_23.port_a_first_address = 0,
		ram_block1a_23.port_a_first_bit_number = 23,
		ram_block1a_23.port_a_last_address = 4095,
		ram_block1a_23.port_a_logical_ram_depth = 16384,
		ram_block1a_23.port_a_logical_ram_width = 32,
		ram_block1a_23.port_b_address_clock = "clock0",
		ram_block1a_23.port_b_address_width = 12,
		ram_block1a_23.port_b_data_out_clear = "none",
		ram_block1a_23.port_b_data_out_clock = "clock0",
		ram_block1a_23.port_b_data_width = 1,
		ram_block1a_23.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_23.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_23.port_b_first_address = 0,
		ram_block1a_23.port_b_first_bit_number = 23,
		ram_block1a_23.port_b_last_address = 4095,
		ram_block1a_23.port_b_logical_ram_depth = 16384,
		ram_block1a_23.port_b_logical_ram_width = 32,
		ram_block1a_23.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cycloneii_ram_block",
		ram_block1a_23.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[24]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_24portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_24.init_file_layout = "port_b",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_24.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_24.operation_mode = "dual_port",
		ram_block1a_24.port_a_address_width = 12,
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_24.port_a_first_address = 0,
		ram_block1a_24.port_a_first_bit_number = 24,
		ram_block1a_24.port_a_last_address = 4095,
		ram_block1a_24.port_a_logical_ram_depth = 16384,
		ram_block1a_24.port_a_logical_ram_width = 32,
		ram_block1a_24.port_b_address_clock = "clock0",
		ram_block1a_24.port_b_address_width = 12,
		ram_block1a_24.port_b_data_out_clear = "none",
		ram_block1a_24.port_b_data_out_clock = "clock0",
		ram_block1a_24.port_b_data_width = 1,
		ram_block1a_24.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_24.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_24.port_b_first_address = 0,
		ram_block1a_24.port_b_first_bit_number = 24,
		ram_block1a_24.port_b_last_address = 4095,
		ram_block1a_24.port_b_logical_ram_depth = 16384,
		ram_block1a_24.port_b_logical_ram_width = 32,
		ram_block1a_24.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cycloneii_ram_block",
		ram_block1a_24.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[25]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_25portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_25.init_file_layout = "port_b",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_25.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_25.operation_mode = "dual_port",
		ram_block1a_25.port_a_address_width = 12,
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_25.port_a_first_address = 0,
		ram_block1a_25.port_a_first_bit_number = 25,
		ram_block1a_25.port_a_last_address = 4095,
		ram_block1a_25.port_a_logical_ram_depth = 16384,
		ram_block1a_25.port_a_logical_ram_width = 32,
		ram_block1a_25.port_b_address_clock = "clock0",
		ram_block1a_25.port_b_address_width = 12,
		ram_block1a_25.port_b_data_out_clear = "none",
		ram_block1a_25.port_b_data_out_clock = "clock0",
		ram_block1a_25.port_b_data_width = 1,
		ram_block1a_25.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_25.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_25.port_b_first_address = 0,
		ram_block1a_25.port_b_first_bit_number = 25,
		ram_block1a_25.port_b_last_address = 4095,
		ram_block1a_25.port_b_logical_ram_depth = 16384,
		ram_block1a_25.port_b_logical_ram_width = 32,
		ram_block1a_25.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cycloneii_ram_block",
		ram_block1a_25.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[26]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_26portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_26.init_file_layout = "port_b",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_26.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_26.operation_mode = "dual_port",
		ram_block1a_26.port_a_address_width = 12,
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_26.port_a_first_address = 0,
		ram_block1a_26.port_a_first_bit_number = 26,
		ram_block1a_26.port_a_last_address = 4095,
		ram_block1a_26.port_a_logical_ram_depth = 16384,
		ram_block1a_26.port_a_logical_ram_width = 32,
		ram_block1a_26.port_b_address_clock = "clock0",
		ram_block1a_26.port_b_address_width = 12,
		ram_block1a_26.port_b_data_out_clear = "none",
		ram_block1a_26.port_b_data_out_clock = "clock0",
		ram_block1a_26.port_b_data_width = 1,
		ram_block1a_26.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_26.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_26.port_b_first_address = 0,
		ram_block1a_26.port_b_first_bit_number = 26,
		ram_block1a_26.port_b_last_address = 4095,
		ram_block1a_26.port_b_logical_ram_depth = 16384,
		ram_block1a_26.port_b_logical_ram_width = 32,
		ram_block1a_26.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cycloneii_ram_block",
		ram_block1a_26.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[27]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_27portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_27.init_file_layout = "port_b",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_27.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_27.operation_mode = "dual_port",
		ram_block1a_27.port_a_address_width = 12,
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_27.port_a_first_address = 0,
		ram_block1a_27.port_a_first_bit_number = 27,
		ram_block1a_27.port_a_last_address = 4095,
		ram_block1a_27.port_a_logical_ram_depth = 16384,
		ram_block1a_27.port_a_logical_ram_width = 32,
		ram_block1a_27.port_b_address_clock = "clock0",
		ram_block1a_27.port_b_address_width = 12,
		ram_block1a_27.port_b_data_out_clear = "none",
		ram_block1a_27.port_b_data_out_clock = "clock0",
		ram_block1a_27.port_b_data_width = 1,
		ram_block1a_27.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_27.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_27.port_b_first_address = 0,
		ram_block1a_27.port_b_first_bit_number = 27,
		ram_block1a_27.port_b_last_address = 4095,
		ram_block1a_27.port_b_logical_ram_depth = 16384,
		ram_block1a_27.port_b_logical_ram_width = 32,
		ram_block1a_27.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cycloneii_ram_block",
		ram_block1a_27.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[28]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_28portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_28.init_file_layout = "port_b",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_28.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_28.operation_mode = "dual_port",
		ram_block1a_28.port_a_address_width = 12,
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_28.port_a_first_address = 0,
		ram_block1a_28.port_a_first_bit_number = 28,
		ram_block1a_28.port_a_last_address = 4095,
		ram_block1a_28.port_a_logical_ram_depth = 16384,
		ram_block1a_28.port_a_logical_ram_width = 32,
		ram_block1a_28.port_b_address_clock = "clock0",
		ram_block1a_28.port_b_address_width = 12,
		ram_block1a_28.port_b_data_out_clear = "none",
		ram_block1a_28.port_b_data_out_clock = "clock0",
		ram_block1a_28.port_b_data_width = 1,
		ram_block1a_28.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_28.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_28.port_b_first_address = 0,
		ram_block1a_28.port_b_first_bit_number = 28,
		ram_block1a_28.port_b_last_address = 4095,
		ram_block1a_28.port_b_logical_ram_depth = 16384,
		ram_block1a_28.port_b_logical_ram_width = 32,
		ram_block1a_28.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cycloneii_ram_block",
		ram_block1a_28.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[29]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_29portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_29.init_file_layout = "port_b",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_29.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_29.operation_mode = "dual_port",
		ram_block1a_29.port_a_address_width = 12,
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_29.port_a_first_address = 0,
		ram_block1a_29.port_a_first_bit_number = 29,
		ram_block1a_29.port_a_last_address = 4095,
		ram_block1a_29.port_a_logical_ram_depth = 16384,
		ram_block1a_29.port_a_logical_ram_width = 32,
		ram_block1a_29.port_b_address_clock = "clock0",
		ram_block1a_29.port_b_address_width = 12,
		ram_block1a_29.port_b_data_out_clear = "none",
		ram_block1a_29.port_b_data_out_clock = "clock0",
		ram_block1a_29.port_b_data_width = 1,
		ram_block1a_29.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_29.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_29.port_b_first_address = 0,
		ram_block1a_29.port_b_first_bit_number = 29,
		ram_block1a_29.port_b_last_address = 4095,
		ram_block1a_29.port_b_logical_ram_depth = 16384,
		ram_block1a_29.port_b_logical_ram_width = 32,
		ram_block1a_29.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cycloneii_ram_block",
		ram_block1a_29.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[30]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_30portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_30.init_file_layout = "port_b",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_30.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_30.operation_mode = "dual_port",
		ram_block1a_30.port_a_address_width = 12,
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_30.port_a_first_address = 0,
		ram_block1a_30.port_a_first_bit_number = 30,
		ram_block1a_30.port_a_last_address = 4095,
		ram_block1a_30.port_a_logical_ram_depth = 16384,
		ram_block1a_30.port_a_logical_ram_width = 32,
		ram_block1a_30.port_b_address_clock = "clock0",
		ram_block1a_30.port_b_address_width = 12,
		ram_block1a_30.port_b_data_out_clear = "none",
		ram_block1a_30.port_b_data_out_clock = "clock0",
		ram_block1a_30.port_b_data_width = 1,
		ram_block1a_30.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_30.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_30.port_b_first_address = 0,
		ram_block1a_30.port_b_first_bit_number = 30,
		ram_block1a_30.port_b_last_address = 4095,
		ram_block1a_30.port_b_logical_ram_depth = 16384,
		ram_block1a_30.port_b_logical_ram_width = 32,
		ram_block1a_30.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cycloneii_ram_block",
		ram_block1a_30.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[31]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_31portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_31.init_file_layout = "port_b",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_31.operation_mode = "dual_port",
		ram_block1a_31.port_a_address_width = 12,
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_31.port_a_first_address = 0,
		ram_block1a_31.port_a_first_bit_number = 31,
		ram_block1a_31.port_a_last_address = 4095,
		ram_block1a_31.port_a_logical_ram_depth = 16384,
		ram_block1a_31.port_a_logical_ram_width = 32,
		ram_block1a_31.port_b_address_clock = "clock0",
		ram_block1a_31.port_b_address_width = 12,
		ram_block1a_31.port_b_data_out_clear = "none",
		ram_block1a_31.port_b_data_out_clock = "clock0",
		ram_block1a_31.port_b_data_width = 1,
		ram_block1a_31.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_31.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_31.port_b_first_address = 0,
		ram_block1a_31.port_b_first_bit_number = 31,
		ram_block1a_31.port_b_last_address = 4095,
		ram_block1a_31.port_b_logical_ram_depth = 16384,
		ram_block1a_31.port_b_logical_ram_width = 32,
		ram_block1a_31.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cycloneii_ram_block",
		ram_block1a_31.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_32portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_32.init_file_layout = "port_b",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_32.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_32.operation_mode = "dual_port",
		ram_block1a_32.port_a_address_width = 12,
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_32.port_a_first_address = 4096,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 8191,
		ram_block1a_32.port_a_logical_ram_depth = 16384,
		ram_block1a_32.port_a_logical_ram_width = 32,
		ram_block1a_32.port_b_address_clock = "clock0",
		ram_block1a_32.port_b_address_width = 12,
		ram_block1a_32.port_b_data_out_clear = "none",
		ram_block1a_32.port_b_data_out_clock = "clock0",
		ram_block1a_32.port_b_data_width = 1,
		ram_block1a_32.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_32.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_32.port_b_first_address = 4096,
		ram_block1a_32.port_b_first_bit_number = 0,
		ram_block1a_32.port_b_last_address = 8191,
		ram_block1a_32.port_b_logical_ram_depth = 16384,
		ram_block1a_32.port_b_logical_ram_width = 32,
		ram_block1a_32.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cycloneii_ram_block",
		ram_block1a_32.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_33portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_33.init_file_layout = "port_b",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_33.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_33.operation_mode = "dual_port",
		ram_block1a_33.port_a_address_width = 12,
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_33.port_a_first_address = 4096,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 8191,
		ram_block1a_33.port_a_logical_ram_depth = 16384,
		ram_block1a_33.port_a_logical_ram_width = 32,
		ram_block1a_33.port_b_address_clock = "clock0",
		ram_block1a_33.port_b_address_width = 12,
		ram_block1a_33.port_b_data_out_clear = "none",
		ram_block1a_33.port_b_data_out_clock = "clock0",
		ram_block1a_33.port_b_data_width = 1,
		ram_block1a_33.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_33.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_33.port_b_first_address = 4096,
		ram_block1a_33.port_b_first_bit_number = 1,
		ram_block1a_33.port_b_last_address = 8191,
		ram_block1a_33.port_b_logical_ram_depth = 16384,
		ram_block1a_33.port_b_logical_ram_width = 32,
		ram_block1a_33.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cycloneii_ram_block",
		ram_block1a_33.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_34portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_34.init_file_layout = "port_b",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_34.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_34.operation_mode = "dual_port",
		ram_block1a_34.port_a_address_width = 12,
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_34.port_a_first_address = 4096,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 8191,
		ram_block1a_34.port_a_logical_ram_depth = 16384,
		ram_block1a_34.port_a_logical_ram_width = 32,
		ram_block1a_34.port_b_address_clock = "clock0",
		ram_block1a_34.port_b_address_width = 12,
		ram_block1a_34.port_b_data_out_clear = "none",
		ram_block1a_34.port_b_data_out_clock = "clock0",
		ram_block1a_34.port_b_data_width = 1,
		ram_block1a_34.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_34.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_34.port_b_first_address = 4096,
		ram_block1a_34.port_b_first_bit_number = 2,
		ram_block1a_34.port_b_last_address = 8191,
		ram_block1a_34.port_b_logical_ram_depth = 16384,
		ram_block1a_34.port_b_logical_ram_width = 32,
		ram_block1a_34.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cycloneii_ram_block",
		ram_block1a_34.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_35portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_35.init_file_layout = "port_b",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_35.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_35.operation_mode = "dual_port",
		ram_block1a_35.port_a_address_width = 12,
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_35.port_a_first_address = 4096,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 8191,
		ram_block1a_35.port_a_logical_ram_depth = 16384,
		ram_block1a_35.port_a_logical_ram_width = 32,
		ram_block1a_35.port_b_address_clock = "clock0",
		ram_block1a_35.port_b_address_width = 12,
		ram_block1a_35.port_b_data_out_clear = "none",
		ram_block1a_35.port_b_data_out_clock = "clock0",
		ram_block1a_35.port_b_data_width = 1,
		ram_block1a_35.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_35.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_35.port_b_first_address = 4096,
		ram_block1a_35.port_b_first_bit_number = 3,
		ram_block1a_35.port_b_last_address = 8191,
		ram_block1a_35.port_b_logical_ram_depth = 16384,
		ram_block1a_35.port_b_logical_ram_width = 32,
		ram_block1a_35.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cycloneii_ram_block",
		ram_block1a_35.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_36portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_36.init_file_layout = "port_b",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_36.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_36.operation_mode = "dual_port",
		ram_block1a_36.port_a_address_width = 12,
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_36.port_a_first_address = 4096,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 8191,
		ram_block1a_36.port_a_logical_ram_depth = 16384,
		ram_block1a_36.port_a_logical_ram_width = 32,
		ram_block1a_36.port_b_address_clock = "clock0",
		ram_block1a_36.port_b_address_width = 12,
		ram_block1a_36.port_b_data_out_clear = "none",
		ram_block1a_36.port_b_data_out_clock = "clock0",
		ram_block1a_36.port_b_data_width = 1,
		ram_block1a_36.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_36.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_36.port_b_first_address = 4096,
		ram_block1a_36.port_b_first_bit_number = 4,
		ram_block1a_36.port_b_last_address = 8191,
		ram_block1a_36.port_b_logical_ram_depth = 16384,
		ram_block1a_36.port_b_logical_ram_width = 32,
		ram_block1a_36.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cycloneii_ram_block",
		ram_block1a_36.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_37portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_37.init_file_layout = "port_b",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_37.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_37.operation_mode = "dual_port",
		ram_block1a_37.port_a_address_width = 12,
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_37.port_a_first_address = 4096,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 8191,
		ram_block1a_37.port_a_logical_ram_depth = 16384,
		ram_block1a_37.port_a_logical_ram_width = 32,
		ram_block1a_37.port_b_address_clock = "clock0",
		ram_block1a_37.port_b_address_width = 12,
		ram_block1a_37.port_b_data_out_clear = "none",
		ram_block1a_37.port_b_data_out_clock = "clock0",
		ram_block1a_37.port_b_data_width = 1,
		ram_block1a_37.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_37.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_37.port_b_first_address = 4096,
		ram_block1a_37.port_b_first_bit_number = 5,
		ram_block1a_37.port_b_last_address = 8191,
		ram_block1a_37.port_b_logical_ram_depth = 16384,
		ram_block1a_37.port_b_logical_ram_width = 32,
		ram_block1a_37.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cycloneii_ram_block",
		ram_block1a_37.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_38portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_38.init_file_layout = "port_b",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_38.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_38.operation_mode = "dual_port",
		ram_block1a_38.port_a_address_width = 12,
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_38.port_a_first_address = 4096,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 8191,
		ram_block1a_38.port_a_logical_ram_depth = 16384,
		ram_block1a_38.port_a_logical_ram_width = 32,
		ram_block1a_38.port_b_address_clock = "clock0",
		ram_block1a_38.port_b_address_width = 12,
		ram_block1a_38.port_b_data_out_clear = "none",
		ram_block1a_38.port_b_data_out_clock = "clock0",
		ram_block1a_38.port_b_data_width = 1,
		ram_block1a_38.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_38.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_38.port_b_first_address = 4096,
		ram_block1a_38.port_b_first_bit_number = 6,
		ram_block1a_38.port_b_last_address = 8191,
		ram_block1a_38.port_b_logical_ram_depth = 16384,
		ram_block1a_38.port_b_logical_ram_width = 32,
		ram_block1a_38.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cycloneii_ram_block",
		ram_block1a_38.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_39portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_39.init_file_layout = "port_b",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_39.operation_mode = "dual_port",
		ram_block1a_39.port_a_address_width = 12,
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_39.port_a_first_address = 4096,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 8191,
		ram_block1a_39.port_a_logical_ram_depth = 16384,
		ram_block1a_39.port_a_logical_ram_width = 32,
		ram_block1a_39.port_b_address_clock = "clock0",
		ram_block1a_39.port_b_address_width = 12,
		ram_block1a_39.port_b_data_out_clear = "none",
		ram_block1a_39.port_b_data_out_clock = "clock0",
		ram_block1a_39.port_b_data_width = 1,
		ram_block1a_39.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_39.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_39.port_b_first_address = 4096,
		ram_block1a_39.port_b_first_bit_number = 7,
		ram_block1a_39.port_b_last_address = 8191,
		ram_block1a_39.port_b_logical_ram_depth = 16384,
		ram_block1a_39.port_b_logical_ram_width = 32,
		ram_block1a_39.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cycloneii_ram_block",
		ram_block1a_39.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_40portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_40.init_file_layout = "port_b",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_40.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_40.operation_mode = "dual_port",
		ram_block1a_40.port_a_address_width = 12,
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_40.port_a_first_address = 4096,
		ram_block1a_40.port_a_first_bit_number = 8,
		ram_block1a_40.port_a_last_address = 8191,
		ram_block1a_40.port_a_logical_ram_depth = 16384,
		ram_block1a_40.port_a_logical_ram_width = 32,
		ram_block1a_40.port_b_address_clock = "clock0",
		ram_block1a_40.port_b_address_width = 12,
		ram_block1a_40.port_b_data_out_clear = "none",
		ram_block1a_40.port_b_data_out_clock = "clock0",
		ram_block1a_40.port_b_data_width = 1,
		ram_block1a_40.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_40.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_40.port_b_first_address = 4096,
		ram_block1a_40.port_b_first_bit_number = 8,
		ram_block1a_40.port_b_last_address = 8191,
		ram_block1a_40.port_b_logical_ram_depth = 16384,
		ram_block1a_40.port_b_logical_ram_width = 32,
		ram_block1a_40.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cycloneii_ram_block",
		ram_block1a_40.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_41portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_41.init_file_layout = "port_b",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_41.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_41.operation_mode = "dual_port",
		ram_block1a_41.port_a_address_width = 12,
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_41.port_a_first_address = 4096,
		ram_block1a_41.port_a_first_bit_number = 9,
		ram_block1a_41.port_a_last_address = 8191,
		ram_block1a_41.port_a_logical_ram_depth = 16384,
		ram_block1a_41.port_a_logical_ram_width = 32,
		ram_block1a_41.port_b_address_clock = "clock0",
		ram_block1a_41.port_b_address_width = 12,
		ram_block1a_41.port_b_data_out_clear = "none",
		ram_block1a_41.port_b_data_out_clock = "clock0",
		ram_block1a_41.port_b_data_width = 1,
		ram_block1a_41.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_41.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_41.port_b_first_address = 4096,
		ram_block1a_41.port_b_first_bit_number = 9,
		ram_block1a_41.port_b_last_address = 8191,
		ram_block1a_41.port_b_logical_ram_depth = 16384,
		ram_block1a_41.port_b_logical_ram_width = 32,
		ram_block1a_41.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cycloneii_ram_block",
		ram_block1a_41.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_42portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_42.init_file_layout = "port_b",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_42.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_42.operation_mode = "dual_port",
		ram_block1a_42.port_a_address_width = 12,
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_42.port_a_first_address = 4096,
		ram_block1a_42.port_a_first_bit_number = 10,
		ram_block1a_42.port_a_last_address = 8191,
		ram_block1a_42.port_a_logical_ram_depth = 16384,
		ram_block1a_42.port_a_logical_ram_width = 32,
		ram_block1a_42.port_b_address_clock = "clock0",
		ram_block1a_42.port_b_address_width = 12,
		ram_block1a_42.port_b_data_out_clear = "none",
		ram_block1a_42.port_b_data_out_clock = "clock0",
		ram_block1a_42.port_b_data_width = 1,
		ram_block1a_42.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_42.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_42.port_b_first_address = 4096,
		ram_block1a_42.port_b_first_bit_number = 10,
		ram_block1a_42.port_b_last_address = 8191,
		ram_block1a_42.port_b_logical_ram_depth = 16384,
		ram_block1a_42.port_b_logical_ram_width = 32,
		ram_block1a_42.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cycloneii_ram_block",
		ram_block1a_42.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_43portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_43.init_file_layout = "port_b",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_43.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_43.operation_mode = "dual_port",
		ram_block1a_43.port_a_address_width = 12,
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_43.port_a_first_address = 4096,
		ram_block1a_43.port_a_first_bit_number = 11,
		ram_block1a_43.port_a_last_address = 8191,
		ram_block1a_43.port_a_logical_ram_depth = 16384,
		ram_block1a_43.port_a_logical_ram_width = 32,
		ram_block1a_43.port_b_address_clock = "clock0",
		ram_block1a_43.port_b_address_width = 12,
		ram_block1a_43.port_b_data_out_clear = "none",
		ram_block1a_43.port_b_data_out_clock = "clock0",
		ram_block1a_43.port_b_data_width = 1,
		ram_block1a_43.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_43.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_43.port_b_first_address = 4096,
		ram_block1a_43.port_b_first_bit_number = 11,
		ram_block1a_43.port_b_last_address = 8191,
		ram_block1a_43.port_b_logical_ram_depth = 16384,
		ram_block1a_43.port_b_logical_ram_width = 32,
		ram_block1a_43.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cycloneii_ram_block",
		ram_block1a_43.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_44portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_44.init_file_layout = "port_b",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_44.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_44.operation_mode = "dual_port",
		ram_block1a_44.port_a_address_width = 12,
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_44.port_a_first_address = 4096,
		ram_block1a_44.port_a_first_bit_number = 12,
		ram_block1a_44.port_a_last_address = 8191,
		ram_block1a_44.port_a_logical_ram_depth = 16384,
		ram_block1a_44.port_a_logical_ram_width = 32,
		ram_block1a_44.port_b_address_clock = "clock0",
		ram_block1a_44.port_b_address_width = 12,
		ram_block1a_44.port_b_data_out_clear = "none",
		ram_block1a_44.port_b_data_out_clock = "clock0",
		ram_block1a_44.port_b_data_width = 1,
		ram_block1a_44.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_44.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_44.port_b_first_address = 4096,
		ram_block1a_44.port_b_first_bit_number = 12,
		ram_block1a_44.port_b_last_address = 8191,
		ram_block1a_44.port_b_logical_ram_depth = 16384,
		ram_block1a_44.port_b_logical_ram_width = 32,
		ram_block1a_44.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cycloneii_ram_block",
		ram_block1a_44.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_45portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_45.init_file_layout = "port_b",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_45.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_45.operation_mode = "dual_port",
		ram_block1a_45.port_a_address_width = 12,
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_45.port_a_first_address = 4096,
		ram_block1a_45.port_a_first_bit_number = 13,
		ram_block1a_45.port_a_last_address = 8191,
		ram_block1a_45.port_a_logical_ram_depth = 16384,
		ram_block1a_45.port_a_logical_ram_width = 32,
		ram_block1a_45.port_b_address_clock = "clock0",
		ram_block1a_45.port_b_address_width = 12,
		ram_block1a_45.port_b_data_out_clear = "none",
		ram_block1a_45.port_b_data_out_clock = "clock0",
		ram_block1a_45.port_b_data_width = 1,
		ram_block1a_45.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_45.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_45.port_b_first_address = 4096,
		ram_block1a_45.port_b_first_bit_number = 13,
		ram_block1a_45.port_b_last_address = 8191,
		ram_block1a_45.port_b_logical_ram_depth = 16384,
		ram_block1a_45.port_b_logical_ram_width = 32,
		ram_block1a_45.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cycloneii_ram_block",
		ram_block1a_45.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_46portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_46.init_file_layout = "port_b",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_46.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_46.operation_mode = "dual_port",
		ram_block1a_46.port_a_address_width = 12,
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_46.port_a_first_address = 4096,
		ram_block1a_46.port_a_first_bit_number = 14,
		ram_block1a_46.port_a_last_address = 8191,
		ram_block1a_46.port_a_logical_ram_depth = 16384,
		ram_block1a_46.port_a_logical_ram_width = 32,
		ram_block1a_46.port_b_address_clock = "clock0",
		ram_block1a_46.port_b_address_width = 12,
		ram_block1a_46.port_b_data_out_clear = "none",
		ram_block1a_46.port_b_data_out_clock = "clock0",
		ram_block1a_46.port_b_data_width = 1,
		ram_block1a_46.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_46.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_46.port_b_first_address = 4096,
		ram_block1a_46.port_b_first_bit_number = 14,
		ram_block1a_46.port_b_last_address = 8191,
		ram_block1a_46.port_b_logical_ram_depth = 16384,
		ram_block1a_46.port_b_logical_ram_width = 32,
		ram_block1a_46.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cycloneii_ram_block",
		ram_block1a_46.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_47portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_47.init_file_layout = "port_b",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_47.operation_mode = "dual_port",
		ram_block1a_47.port_a_address_width = 12,
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_47.port_a_first_address = 4096,
		ram_block1a_47.port_a_first_bit_number = 15,
		ram_block1a_47.port_a_last_address = 8191,
		ram_block1a_47.port_a_logical_ram_depth = 16384,
		ram_block1a_47.port_a_logical_ram_width = 32,
		ram_block1a_47.port_b_address_clock = "clock0",
		ram_block1a_47.port_b_address_width = 12,
		ram_block1a_47.port_b_data_out_clear = "none",
		ram_block1a_47.port_b_data_out_clock = "clock0",
		ram_block1a_47.port_b_data_width = 1,
		ram_block1a_47.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_47.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_47.port_b_first_address = 4096,
		ram_block1a_47.port_b_first_bit_number = 15,
		ram_block1a_47.port_b_last_address = 8191,
		ram_block1a_47.port_b_logical_ram_depth = 16384,
		ram_block1a_47.port_b_logical_ram_width = 32,
		ram_block1a_47.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cycloneii_ram_block",
		ram_block1a_47.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[16]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_48portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_48.init_file_layout = "port_b",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_48.operation_mode = "dual_port",
		ram_block1a_48.port_a_address_width = 12,
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_48.port_a_first_address = 4096,
		ram_block1a_48.port_a_first_bit_number = 16,
		ram_block1a_48.port_a_last_address = 8191,
		ram_block1a_48.port_a_logical_ram_depth = 16384,
		ram_block1a_48.port_a_logical_ram_width = 32,
		ram_block1a_48.port_b_address_clock = "clock0",
		ram_block1a_48.port_b_address_width = 12,
		ram_block1a_48.port_b_data_out_clear = "none",
		ram_block1a_48.port_b_data_out_clock = "clock0",
		ram_block1a_48.port_b_data_width = 1,
		ram_block1a_48.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_48.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_48.port_b_first_address = 4096,
		ram_block1a_48.port_b_first_bit_number = 16,
		ram_block1a_48.port_b_last_address = 8191,
		ram_block1a_48.port_b_logical_ram_depth = 16384,
		ram_block1a_48.port_b_logical_ram_width = 32,
		ram_block1a_48.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cycloneii_ram_block",
		ram_block1a_48.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[17]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_49portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_49.init_file_layout = "port_b",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_49.operation_mode = "dual_port",
		ram_block1a_49.port_a_address_width = 12,
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_49.port_a_first_address = 4096,
		ram_block1a_49.port_a_first_bit_number = 17,
		ram_block1a_49.port_a_last_address = 8191,
		ram_block1a_49.port_a_logical_ram_depth = 16384,
		ram_block1a_49.port_a_logical_ram_width = 32,
		ram_block1a_49.port_b_address_clock = "clock0",
		ram_block1a_49.port_b_address_width = 12,
		ram_block1a_49.port_b_data_out_clear = "none",
		ram_block1a_49.port_b_data_out_clock = "clock0",
		ram_block1a_49.port_b_data_width = 1,
		ram_block1a_49.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_49.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_49.port_b_first_address = 4096,
		ram_block1a_49.port_b_first_bit_number = 17,
		ram_block1a_49.port_b_last_address = 8191,
		ram_block1a_49.port_b_logical_ram_depth = 16384,
		ram_block1a_49.port_b_logical_ram_width = 32,
		ram_block1a_49.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cycloneii_ram_block",
		ram_block1a_49.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[18]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_50portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_50.init_file_layout = "port_b",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_50.operation_mode = "dual_port",
		ram_block1a_50.port_a_address_width = 12,
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_50.port_a_first_address = 4096,
		ram_block1a_50.port_a_first_bit_number = 18,
		ram_block1a_50.port_a_last_address = 8191,
		ram_block1a_50.port_a_logical_ram_depth = 16384,
		ram_block1a_50.port_a_logical_ram_width = 32,
		ram_block1a_50.port_b_address_clock = "clock0",
		ram_block1a_50.port_b_address_width = 12,
		ram_block1a_50.port_b_data_out_clear = "none",
		ram_block1a_50.port_b_data_out_clock = "clock0",
		ram_block1a_50.port_b_data_width = 1,
		ram_block1a_50.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_50.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_50.port_b_first_address = 4096,
		ram_block1a_50.port_b_first_bit_number = 18,
		ram_block1a_50.port_b_last_address = 8191,
		ram_block1a_50.port_b_logical_ram_depth = 16384,
		ram_block1a_50.port_b_logical_ram_width = 32,
		ram_block1a_50.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cycloneii_ram_block",
		ram_block1a_50.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[19]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_51portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_51.init_file_layout = "port_b",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_51.operation_mode = "dual_port",
		ram_block1a_51.port_a_address_width = 12,
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_51.port_a_first_address = 4096,
		ram_block1a_51.port_a_first_bit_number = 19,
		ram_block1a_51.port_a_last_address = 8191,
		ram_block1a_51.port_a_logical_ram_depth = 16384,
		ram_block1a_51.port_a_logical_ram_width = 32,
		ram_block1a_51.port_b_address_clock = "clock0",
		ram_block1a_51.port_b_address_width = 12,
		ram_block1a_51.port_b_data_out_clear = "none",
		ram_block1a_51.port_b_data_out_clock = "clock0",
		ram_block1a_51.port_b_data_width = 1,
		ram_block1a_51.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_51.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_51.port_b_first_address = 4096,
		ram_block1a_51.port_b_first_bit_number = 19,
		ram_block1a_51.port_b_last_address = 8191,
		ram_block1a_51.port_b_logical_ram_depth = 16384,
		ram_block1a_51.port_b_logical_ram_width = 32,
		ram_block1a_51.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cycloneii_ram_block",
		ram_block1a_51.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[20]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_52portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_52.init_file_layout = "port_b",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_52.operation_mode = "dual_port",
		ram_block1a_52.port_a_address_width = 12,
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_52.port_a_first_address = 4096,
		ram_block1a_52.port_a_first_bit_number = 20,
		ram_block1a_52.port_a_last_address = 8191,
		ram_block1a_52.port_a_logical_ram_depth = 16384,
		ram_block1a_52.port_a_logical_ram_width = 32,
		ram_block1a_52.port_b_address_clock = "clock0",
		ram_block1a_52.port_b_address_width = 12,
		ram_block1a_52.port_b_data_out_clear = "none",
		ram_block1a_52.port_b_data_out_clock = "clock0",
		ram_block1a_52.port_b_data_width = 1,
		ram_block1a_52.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_52.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_52.port_b_first_address = 4096,
		ram_block1a_52.port_b_first_bit_number = 20,
		ram_block1a_52.port_b_last_address = 8191,
		ram_block1a_52.port_b_logical_ram_depth = 16384,
		ram_block1a_52.port_b_logical_ram_width = 32,
		ram_block1a_52.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cycloneii_ram_block",
		ram_block1a_52.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[21]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_53portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_53.init_file_layout = "port_b",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_53.operation_mode = "dual_port",
		ram_block1a_53.port_a_address_width = 12,
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_53.port_a_first_address = 4096,
		ram_block1a_53.port_a_first_bit_number = 21,
		ram_block1a_53.port_a_last_address = 8191,
		ram_block1a_53.port_a_logical_ram_depth = 16384,
		ram_block1a_53.port_a_logical_ram_width = 32,
		ram_block1a_53.port_b_address_clock = "clock0",
		ram_block1a_53.port_b_address_width = 12,
		ram_block1a_53.port_b_data_out_clear = "none",
		ram_block1a_53.port_b_data_out_clock = "clock0",
		ram_block1a_53.port_b_data_width = 1,
		ram_block1a_53.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_53.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_53.port_b_first_address = 4096,
		ram_block1a_53.port_b_first_bit_number = 21,
		ram_block1a_53.port_b_last_address = 8191,
		ram_block1a_53.port_b_logical_ram_depth = 16384,
		ram_block1a_53.port_b_logical_ram_width = 32,
		ram_block1a_53.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cycloneii_ram_block",
		ram_block1a_53.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[22]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_54portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_54.init_file_layout = "port_b",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_54.operation_mode = "dual_port",
		ram_block1a_54.port_a_address_width = 12,
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_54.port_a_first_address = 4096,
		ram_block1a_54.port_a_first_bit_number = 22,
		ram_block1a_54.port_a_last_address = 8191,
		ram_block1a_54.port_a_logical_ram_depth = 16384,
		ram_block1a_54.port_a_logical_ram_width = 32,
		ram_block1a_54.port_b_address_clock = "clock0",
		ram_block1a_54.port_b_address_width = 12,
		ram_block1a_54.port_b_data_out_clear = "none",
		ram_block1a_54.port_b_data_out_clock = "clock0",
		ram_block1a_54.port_b_data_width = 1,
		ram_block1a_54.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_54.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_54.port_b_first_address = 4096,
		ram_block1a_54.port_b_first_bit_number = 22,
		ram_block1a_54.port_b_last_address = 8191,
		ram_block1a_54.port_b_logical_ram_depth = 16384,
		ram_block1a_54.port_b_logical_ram_width = 32,
		ram_block1a_54.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cycloneii_ram_block",
		ram_block1a_54.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[23]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_55portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_55.init_file_layout = "port_b",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_55.operation_mode = "dual_port",
		ram_block1a_55.port_a_address_width = 12,
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_55.port_a_first_address = 4096,
		ram_block1a_55.port_a_first_bit_number = 23,
		ram_block1a_55.port_a_last_address = 8191,
		ram_block1a_55.port_a_logical_ram_depth = 16384,
		ram_block1a_55.port_a_logical_ram_width = 32,
		ram_block1a_55.port_b_address_clock = "clock0",
		ram_block1a_55.port_b_address_width = 12,
		ram_block1a_55.port_b_data_out_clear = "none",
		ram_block1a_55.port_b_data_out_clock = "clock0",
		ram_block1a_55.port_b_data_width = 1,
		ram_block1a_55.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_55.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_55.port_b_first_address = 4096,
		ram_block1a_55.port_b_first_bit_number = 23,
		ram_block1a_55.port_b_last_address = 8191,
		ram_block1a_55.port_b_logical_ram_depth = 16384,
		ram_block1a_55.port_b_logical_ram_width = 32,
		ram_block1a_55.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cycloneii_ram_block",
		ram_block1a_55.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[24]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_56portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_56.init_file_layout = "port_b",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_56.operation_mode = "dual_port",
		ram_block1a_56.port_a_address_width = 12,
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_56.port_a_first_address = 4096,
		ram_block1a_56.port_a_first_bit_number = 24,
		ram_block1a_56.port_a_last_address = 8191,
		ram_block1a_56.port_a_logical_ram_depth = 16384,
		ram_block1a_56.port_a_logical_ram_width = 32,
		ram_block1a_56.port_b_address_clock = "clock0",
		ram_block1a_56.port_b_address_width = 12,
		ram_block1a_56.port_b_data_out_clear = "none",
		ram_block1a_56.port_b_data_out_clock = "clock0",
		ram_block1a_56.port_b_data_width = 1,
		ram_block1a_56.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_56.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_56.port_b_first_address = 4096,
		ram_block1a_56.port_b_first_bit_number = 24,
		ram_block1a_56.port_b_last_address = 8191,
		ram_block1a_56.port_b_logical_ram_depth = 16384,
		ram_block1a_56.port_b_logical_ram_width = 32,
		ram_block1a_56.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cycloneii_ram_block",
		ram_block1a_56.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[25]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_57portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_57.init_file_layout = "port_b",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_57.operation_mode = "dual_port",
		ram_block1a_57.port_a_address_width = 12,
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_57.port_a_first_address = 4096,
		ram_block1a_57.port_a_first_bit_number = 25,
		ram_block1a_57.port_a_last_address = 8191,
		ram_block1a_57.port_a_logical_ram_depth = 16384,
		ram_block1a_57.port_a_logical_ram_width = 32,
		ram_block1a_57.port_b_address_clock = "clock0",
		ram_block1a_57.port_b_address_width = 12,
		ram_block1a_57.port_b_data_out_clear = "none",
		ram_block1a_57.port_b_data_out_clock = "clock0",
		ram_block1a_57.port_b_data_width = 1,
		ram_block1a_57.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_57.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_57.port_b_first_address = 4096,
		ram_block1a_57.port_b_first_bit_number = 25,
		ram_block1a_57.port_b_last_address = 8191,
		ram_block1a_57.port_b_logical_ram_depth = 16384,
		ram_block1a_57.port_b_logical_ram_width = 32,
		ram_block1a_57.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cycloneii_ram_block",
		ram_block1a_57.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[26]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_58portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_58.init_file_layout = "port_b",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_58.operation_mode = "dual_port",
		ram_block1a_58.port_a_address_width = 12,
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_58.port_a_first_address = 4096,
		ram_block1a_58.port_a_first_bit_number = 26,
		ram_block1a_58.port_a_last_address = 8191,
		ram_block1a_58.port_a_logical_ram_depth = 16384,
		ram_block1a_58.port_a_logical_ram_width = 32,
		ram_block1a_58.port_b_address_clock = "clock0",
		ram_block1a_58.port_b_address_width = 12,
		ram_block1a_58.port_b_data_out_clear = "none",
		ram_block1a_58.port_b_data_out_clock = "clock0",
		ram_block1a_58.port_b_data_width = 1,
		ram_block1a_58.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_58.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_58.port_b_first_address = 4096,
		ram_block1a_58.port_b_first_bit_number = 26,
		ram_block1a_58.port_b_last_address = 8191,
		ram_block1a_58.port_b_logical_ram_depth = 16384,
		ram_block1a_58.port_b_logical_ram_width = 32,
		ram_block1a_58.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cycloneii_ram_block",
		ram_block1a_58.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[27]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_59portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_59.init_file_layout = "port_b",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_59.operation_mode = "dual_port",
		ram_block1a_59.port_a_address_width = 12,
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_59.port_a_first_address = 4096,
		ram_block1a_59.port_a_first_bit_number = 27,
		ram_block1a_59.port_a_last_address = 8191,
		ram_block1a_59.port_a_logical_ram_depth = 16384,
		ram_block1a_59.port_a_logical_ram_width = 32,
		ram_block1a_59.port_b_address_clock = "clock0",
		ram_block1a_59.port_b_address_width = 12,
		ram_block1a_59.port_b_data_out_clear = "none",
		ram_block1a_59.port_b_data_out_clock = "clock0",
		ram_block1a_59.port_b_data_width = 1,
		ram_block1a_59.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_59.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_59.port_b_first_address = 4096,
		ram_block1a_59.port_b_first_bit_number = 27,
		ram_block1a_59.port_b_last_address = 8191,
		ram_block1a_59.port_b_logical_ram_depth = 16384,
		ram_block1a_59.port_b_logical_ram_width = 32,
		ram_block1a_59.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cycloneii_ram_block",
		ram_block1a_59.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[28]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_60portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_60.init_file_layout = "port_b",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_60.operation_mode = "dual_port",
		ram_block1a_60.port_a_address_width = 12,
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_60.port_a_first_address = 4096,
		ram_block1a_60.port_a_first_bit_number = 28,
		ram_block1a_60.port_a_last_address = 8191,
		ram_block1a_60.port_a_logical_ram_depth = 16384,
		ram_block1a_60.port_a_logical_ram_width = 32,
		ram_block1a_60.port_b_address_clock = "clock0",
		ram_block1a_60.port_b_address_width = 12,
		ram_block1a_60.port_b_data_out_clear = "none",
		ram_block1a_60.port_b_data_out_clock = "clock0",
		ram_block1a_60.port_b_data_width = 1,
		ram_block1a_60.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_60.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_60.port_b_first_address = 4096,
		ram_block1a_60.port_b_first_bit_number = 28,
		ram_block1a_60.port_b_last_address = 8191,
		ram_block1a_60.port_b_logical_ram_depth = 16384,
		ram_block1a_60.port_b_logical_ram_width = 32,
		ram_block1a_60.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cycloneii_ram_block",
		ram_block1a_60.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[29]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_61portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_61.init_file_layout = "port_b",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_61.operation_mode = "dual_port",
		ram_block1a_61.port_a_address_width = 12,
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_61.port_a_first_address = 4096,
		ram_block1a_61.port_a_first_bit_number = 29,
		ram_block1a_61.port_a_last_address = 8191,
		ram_block1a_61.port_a_logical_ram_depth = 16384,
		ram_block1a_61.port_a_logical_ram_width = 32,
		ram_block1a_61.port_b_address_clock = "clock0",
		ram_block1a_61.port_b_address_width = 12,
		ram_block1a_61.port_b_data_out_clear = "none",
		ram_block1a_61.port_b_data_out_clock = "clock0",
		ram_block1a_61.port_b_data_width = 1,
		ram_block1a_61.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_61.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_61.port_b_first_address = 4096,
		ram_block1a_61.port_b_first_bit_number = 29,
		ram_block1a_61.port_b_last_address = 8191,
		ram_block1a_61.port_b_logical_ram_depth = 16384,
		ram_block1a_61.port_b_logical_ram_width = 32,
		ram_block1a_61.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cycloneii_ram_block",
		ram_block1a_61.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[30]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_62portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_62.init_file_layout = "port_b",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_62.operation_mode = "dual_port",
		ram_block1a_62.port_a_address_width = 12,
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_62.port_a_first_address = 4096,
		ram_block1a_62.port_a_first_bit_number = 30,
		ram_block1a_62.port_a_last_address = 8191,
		ram_block1a_62.port_a_logical_ram_depth = 16384,
		ram_block1a_62.port_a_logical_ram_width = 32,
		ram_block1a_62.port_b_address_clock = "clock0",
		ram_block1a_62.port_b_address_width = 12,
		ram_block1a_62.port_b_data_out_clear = "none",
		ram_block1a_62.port_b_data_out_clock = "clock0",
		ram_block1a_62.port_b_data_width = 1,
		ram_block1a_62.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_62.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_62.port_b_first_address = 4096,
		ram_block1a_62.port_b_first_bit_number = 30,
		ram_block1a_62.port_b_last_address = 8191,
		ram_block1a_62.port_b_logical_ram_depth = 16384,
		ram_block1a_62.port_b_logical_ram_width = 32,
		ram_block1a_62.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cycloneii_ram_block",
		ram_block1a_62.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[31]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_63portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_63.init_file_layout = "port_b",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_63.operation_mode = "dual_port",
		ram_block1a_63.port_a_address_width = 12,
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_63.port_a_first_address = 4096,
		ram_block1a_63.port_a_first_bit_number = 31,
		ram_block1a_63.port_a_last_address = 8191,
		ram_block1a_63.port_a_logical_ram_depth = 16384,
		ram_block1a_63.port_a_logical_ram_width = 32,
		ram_block1a_63.port_b_address_clock = "clock0",
		ram_block1a_63.port_b_address_width = 12,
		ram_block1a_63.port_b_data_out_clear = "none",
		ram_block1a_63.port_b_data_out_clock = "clock0",
		ram_block1a_63.port_b_data_width = 1,
		ram_block1a_63.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_63.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_63.port_b_first_address = 4096,
		ram_block1a_63.port_b_first_bit_number = 31,
		ram_block1a_63.port_b_last_address = 8191,
		ram_block1a_63.port_b_logical_ram_depth = 16384,
		ram_block1a_63.port_b_logical_ram_width = 32,
		ram_block1a_63.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cycloneii_ram_block",
		ram_block1a_63.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_64portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_64.init_file_layout = "port_b",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_64.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_64.operation_mode = "dual_port",
		ram_block1a_64.port_a_address_width = 12,
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_64.port_a_first_address = 8192,
		ram_block1a_64.port_a_first_bit_number = 0,
		ram_block1a_64.port_a_last_address = 12287,
		ram_block1a_64.port_a_logical_ram_depth = 16384,
		ram_block1a_64.port_a_logical_ram_width = 32,
		ram_block1a_64.port_b_address_clock = "clock0",
		ram_block1a_64.port_b_address_width = 12,
		ram_block1a_64.port_b_data_out_clear = "none",
		ram_block1a_64.port_b_data_out_clock = "clock0",
		ram_block1a_64.port_b_data_width = 1,
		ram_block1a_64.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_64.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_64.port_b_first_address = 8192,
		ram_block1a_64.port_b_first_bit_number = 0,
		ram_block1a_64.port_b_last_address = 12287,
		ram_block1a_64.port_b_logical_ram_depth = 16384,
		ram_block1a_64.port_b_logical_ram_width = 32,
		ram_block1a_64.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_64.power_up_uninitialized = "false",
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "cycloneii_ram_block",
		ram_block1a_64.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_65portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_65.init_file_layout = "port_b",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_65.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_65.operation_mode = "dual_port",
		ram_block1a_65.port_a_address_width = 12,
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_65.port_a_first_address = 8192,
		ram_block1a_65.port_a_first_bit_number = 1,
		ram_block1a_65.port_a_last_address = 12287,
		ram_block1a_65.port_a_logical_ram_depth = 16384,
		ram_block1a_65.port_a_logical_ram_width = 32,
		ram_block1a_65.port_b_address_clock = "clock0",
		ram_block1a_65.port_b_address_width = 12,
		ram_block1a_65.port_b_data_out_clear = "none",
		ram_block1a_65.port_b_data_out_clock = "clock0",
		ram_block1a_65.port_b_data_width = 1,
		ram_block1a_65.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_65.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_65.port_b_first_address = 8192,
		ram_block1a_65.port_b_first_bit_number = 1,
		ram_block1a_65.port_b_last_address = 12287,
		ram_block1a_65.port_b_logical_ram_depth = 16384,
		ram_block1a_65.port_b_logical_ram_width = 32,
		ram_block1a_65.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_65.power_up_uninitialized = "false",
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "cycloneii_ram_block",
		ram_block1a_65.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_66portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_66.init_file_layout = "port_b",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_66.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_66.operation_mode = "dual_port",
		ram_block1a_66.port_a_address_width = 12,
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_66.port_a_first_address = 8192,
		ram_block1a_66.port_a_first_bit_number = 2,
		ram_block1a_66.port_a_last_address = 12287,
		ram_block1a_66.port_a_logical_ram_depth = 16384,
		ram_block1a_66.port_a_logical_ram_width = 32,
		ram_block1a_66.port_b_address_clock = "clock0",
		ram_block1a_66.port_b_address_width = 12,
		ram_block1a_66.port_b_data_out_clear = "none",
		ram_block1a_66.port_b_data_out_clock = "clock0",
		ram_block1a_66.port_b_data_width = 1,
		ram_block1a_66.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_66.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_66.port_b_first_address = 8192,
		ram_block1a_66.port_b_first_bit_number = 2,
		ram_block1a_66.port_b_last_address = 12287,
		ram_block1a_66.port_b_logical_ram_depth = 16384,
		ram_block1a_66.port_b_logical_ram_width = 32,
		ram_block1a_66.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_66.power_up_uninitialized = "false",
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "cycloneii_ram_block",
		ram_block1a_66.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_67portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_67.init_file_layout = "port_b",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_67.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_67.operation_mode = "dual_port",
		ram_block1a_67.port_a_address_width = 12,
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_67.port_a_first_address = 8192,
		ram_block1a_67.port_a_first_bit_number = 3,
		ram_block1a_67.port_a_last_address = 12287,
		ram_block1a_67.port_a_logical_ram_depth = 16384,
		ram_block1a_67.port_a_logical_ram_width = 32,
		ram_block1a_67.port_b_address_clock = "clock0",
		ram_block1a_67.port_b_address_width = 12,
		ram_block1a_67.port_b_data_out_clear = "none",
		ram_block1a_67.port_b_data_out_clock = "clock0",
		ram_block1a_67.port_b_data_width = 1,
		ram_block1a_67.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_67.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_67.port_b_first_address = 8192,
		ram_block1a_67.port_b_first_bit_number = 3,
		ram_block1a_67.port_b_last_address = 12287,
		ram_block1a_67.port_b_logical_ram_depth = 16384,
		ram_block1a_67.port_b_logical_ram_width = 32,
		ram_block1a_67.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_67.power_up_uninitialized = "false",
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "cycloneii_ram_block",
		ram_block1a_67.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_68portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_68.init_file_layout = "port_b",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_68.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_68.operation_mode = "dual_port",
		ram_block1a_68.port_a_address_width = 12,
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_68.port_a_first_address = 8192,
		ram_block1a_68.port_a_first_bit_number = 4,
		ram_block1a_68.port_a_last_address = 12287,
		ram_block1a_68.port_a_logical_ram_depth = 16384,
		ram_block1a_68.port_a_logical_ram_width = 32,
		ram_block1a_68.port_b_address_clock = "clock0",
		ram_block1a_68.port_b_address_width = 12,
		ram_block1a_68.port_b_data_out_clear = "none",
		ram_block1a_68.port_b_data_out_clock = "clock0",
		ram_block1a_68.port_b_data_width = 1,
		ram_block1a_68.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_68.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_68.port_b_first_address = 8192,
		ram_block1a_68.port_b_first_bit_number = 4,
		ram_block1a_68.port_b_last_address = 12287,
		ram_block1a_68.port_b_logical_ram_depth = 16384,
		ram_block1a_68.port_b_logical_ram_width = 32,
		ram_block1a_68.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_68.power_up_uninitialized = "false",
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "cycloneii_ram_block",
		ram_block1a_68.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_69portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_69.init_file_layout = "port_b",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_69.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_69.operation_mode = "dual_port",
		ram_block1a_69.port_a_address_width = 12,
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_69.port_a_first_address = 8192,
		ram_block1a_69.port_a_first_bit_number = 5,
		ram_block1a_69.port_a_last_address = 12287,
		ram_block1a_69.port_a_logical_ram_depth = 16384,
		ram_block1a_69.port_a_logical_ram_width = 32,
		ram_block1a_69.port_b_address_clock = "clock0",
		ram_block1a_69.port_b_address_width = 12,
		ram_block1a_69.port_b_data_out_clear = "none",
		ram_block1a_69.port_b_data_out_clock = "clock0",
		ram_block1a_69.port_b_data_width = 1,
		ram_block1a_69.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_69.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_69.port_b_first_address = 8192,
		ram_block1a_69.port_b_first_bit_number = 5,
		ram_block1a_69.port_b_last_address = 12287,
		ram_block1a_69.port_b_logical_ram_depth = 16384,
		ram_block1a_69.port_b_logical_ram_width = 32,
		ram_block1a_69.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_69.power_up_uninitialized = "false",
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "cycloneii_ram_block",
		ram_block1a_69.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_70portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_70.init_file_layout = "port_b",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_70.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_70.operation_mode = "dual_port",
		ram_block1a_70.port_a_address_width = 12,
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_70.port_a_first_address = 8192,
		ram_block1a_70.port_a_first_bit_number = 6,
		ram_block1a_70.port_a_last_address = 12287,
		ram_block1a_70.port_a_logical_ram_depth = 16384,
		ram_block1a_70.port_a_logical_ram_width = 32,
		ram_block1a_70.port_b_address_clock = "clock0",
		ram_block1a_70.port_b_address_width = 12,
		ram_block1a_70.port_b_data_out_clear = "none",
		ram_block1a_70.port_b_data_out_clock = "clock0",
		ram_block1a_70.port_b_data_width = 1,
		ram_block1a_70.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_70.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_70.port_b_first_address = 8192,
		ram_block1a_70.port_b_first_bit_number = 6,
		ram_block1a_70.port_b_last_address = 12287,
		ram_block1a_70.port_b_logical_ram_depth = 16384,
		ram_block1a_70.port_b_logical_ram_width = 32,
		ram_block1a_70.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_70.power_up_uninitialized = "false",
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "cycloneii_ram_block",
		ram_block1a_70.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_71portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_71.init_file_layout = "port_b",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_71.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_71.operation_mode = "dual_port",
		ram_block1a_71.port_a_address_width = 12,
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_71.port_a_first_address = 8192,
		ram_block1a_71.port_a_first_bit_number = 7,
		ram_block1a_71.port_a_last_address = 12287,
		ram_block1a_71.port_a_logical_ram_depth = 16384,
		ram_block1a_71.port_a_logical_ram_width = 32,
		ram_block1a_71.port_b_address_clock = "clock0",
		ram_block1a_71.port_b_address_width = 12,
		ram_block1a_71.port_b_data_out_clear = "none",
		ram_block1a_71.port_b_data_out_clock = "clock0",
		ram_block1a_71.port_b_data_width = 1,
		ram_block1a_71.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_71.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_71.port_b_first_address = 8192,
		ram_block1a_71.port_b_first_bit_number = 7,
		ram_block1a_71.port_b_last_address = 12287,
		ram_block1a_71.port_b_logical_ram_depth = 16384,
		ram_block1a_71.port_b_logical_ram_width = 32,
		ram_block1a_71.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_71.power_up_uninitialized = "false",
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "cycloneii_ram_block",
		ram_block1a_71.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_72portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_72.init_file_layout = "port_b",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_72.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_72.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_72.operation_mode = "dual_port",
		ram_block1a_72.port_a_address_width = 12,
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_72.port_a_first_address = 8192,
		ram_block1a_72.port_a_first_bit_number = 8,
		ram_block1a_72.port_a_last_address = 12287,
		ram_block1a_72.port_a_logical_ram_depth = 16384,
		ram_block1a_72.port_a_logical_ram_width = 32,
		ram_block1a_72.port_b_address_clock = "clock0",
		ram_block1a_72.port_b_address_width = 12,
		ram_block1a_72.port_b_data_out_clear = "none",
		ram_block1a_72.port_b_data_out_clock = "clock0",
		ram_block1a_72.port_b_data_width = 1,
		ram_block1a_72.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_72.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_72.port_b_first_address = 8192,
		ram_block1a_72.port_b_first_bit_number = 8,
		ram_block1a_72.port_b_last_address = 12287,
		ram_block1a_72.port_b_logical_ram_depth = 16384,
		ram_block1a_72.port_b_logical_ram_width = 32,
		ram_block1a_72.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_72.power_up_uninitialized = "false",
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "cycloneii_ram_block",
		ram_block1a_72.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_73portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_73.init_file_layout = "port_b",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_73.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_73.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_73.operation_mode = "dual_port",
		ram_block1a_73.port_a_address_width = 12,
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_73.port_a_first_address = 8192,
		ram_block1a_73.port_a_first_bit_number = 9,
		ram_block1a_73.port_a_last_address = 12287,
		ram_block1a_73.port_a_logical_ram_depth = 16384,
		ram_block1a_73.port_a_logical_ram_width = 32,
		ram_block1a_73.port_b_address_clock = "clock0",
		ram_block1a_73.port_b_address_width = 12,
		ram_block1a_73.port_b_data_out_clear = "none",
		ram_block1a_73.port_b_data_out_clock = "clock0",
		ram_block1a_73.port_b_data_width = 1,
		ram_block1a_73.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_73.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_73.port_b_first_address = 8192,
		ram_block1a_73.port_b_first_bit_number = 9,
		ram_block1a_73.port_b_last_address = 12287,
		ram_block1a_73.port_b_logical_ram_depth = 16384,
		ram_block1a_73.port_b_logical_ram_width = 32,
		ram_block1a_73.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_73.power_up_uninitialized = "false",
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "cycloneii_ram_block",
		ram_block1a_73.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_74portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_74.init_file_layout = "port_b",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_74.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_74.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_74.operation_mode = "dual_port",
		ram_block1a_74.port_a_address_width = 12,
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_74.port_a_first_address = 8192,
		ram_block1a_74.port_a_first_bit_number = 10,
		ram_block1a_74.port_a_last_address = 12287,
		ram_block1a_74.port_a_logical_ram_depth = 16384,
		ram_block1a_74.port_a_logical_ram_width = 32,
		ram_block1a_74.port_b_address_clock = "clock0",
		ram_block1a_74.port_b_address_width = 12,
		ram_block1a_74.port_b_data_out_clear = "none",
		ram_block1a_74.port_b_data_out_clock = "clock0",
		ram_block1a_74.port_b_data_width = 1,
		ram_block1a_74.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_74.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_74.port_b_first_address = 8192,
		ram_block1a_74.port_b_first_bit_number = 10,
		ram_block1a_74.port_b_last_address = 12287,
		ram_block1a_74.port_b_logical_ram_depth = 16384,
		ram_block1a_74.port_b_logical_ram_width = 32,
		ram_block1a_74.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_74.power_up_uninitialized = "false",
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "cycloneii_ram_block",
		ram_block1a_74.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_75portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_75.init_file_layout = "port_b",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_75.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_75.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_75.operation_mode = "dual_port",
		ram_block1a_75.port_a_address_width = 12,
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_75.port_a_first_address = 8192,
		ram_block1a_75.port_a_first_bit_number = 11,
		ram_block1a_75.port_a_last_address = 12287,
		ram_block1a_75.port_a_logical_ram_depth = 16384,
		ram_block1a_75.port_a_logical_ram_width = 32,
		ram_block1a_75.port_b_address_clock = "clock0",
		ram_block1a_75.port_b_address_width = 12,
		ram_block1a_75.port_b_data_out_clear = "none",
		ram_block1a_75.port_b_data_out_clock = "clock0",
		ram_block1a_75.port_b_data_width = 1,
		ram_block1a_75.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_75.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_75.port_b_first_address = 8192,
		ram_block1a_75.port_b_first_bit_number = 11,
		ram_block1a_75.port_b_last_address = 12287,
		ram_block1a_75.port_b_logical_ram_depth = 16384,
		ram_block1a_75.port_b_logical_ram_width = 32,
		ram_block1a_75.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_75.power_up_uninitialized = "false",
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "cycloneii_ram_block",
		ram_block1a_75.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_76portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_76.init_file_layout = "port_b",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_76.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_76.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_76.operation_mode = "dual_port",
		ram_block1a_76.port_a_address_width = 12,
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_76.port_a_first_address = 8192,
		ram_block1a_76.port_a_first_bit_number = 12,
		ram_block1a_76.port_a_last_address = 12287,
		ram_block1a_76.port_a_logical_ram_depth = 16384,
		ram_block1a_76.port_a_logical_ram_width = 32,
		ram_block1a_76.port_b_address_clock = "clock0",
		ram_block1a_76.port_b_address_width = 12,
		ram_block1a_76.port_b_data_out_clear = "none",
		ram_block1a_76.port_b_data_out_clock = "clock0",
		ram_block1a_76.port_b_data_width = 1,
		ram_block1a_76.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_76.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_76.port_b_first_address = 8192,
		ram_block1a_76.port_b_first_bit_number = 12,
		ram_block1a_76.port_b_last_address = 12287,
		ram_block1a_76.port_b_logical_ram_depth = 16384,
		ram_block1a_76.port_b_logical_ram_width = 32,
		ram_block1a_76.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_76.power_up_uninitialized = "false",
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "cycloneii_ram_block",
		ram_block1a_76.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_77portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_77.init_file_layout = "port_b",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_77.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_77.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_77.operation_mode = "dual_port",
		ram_block1a_77.port_a_address_width = 12,
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_77.port_a_first_address = 8192,
		ram_block1a_77.port_a_first_bit_number = 13,
		ram_block1a_77.port_a_last_address = 12287,
		ram_block1a_77.port_a_logical_ram_depth = 16384,
		ram_block1a_77.port_a_logical_ram_width = 32,
		ram_block1a_77.port_b_address_clock = "clock0",
		ram_block1a_77.port_b_address_width = 12,
		ram_block1a_77.port_b_data_out_clear = "none",
		ram_block1a_77.port_b_data_out_clock = "clock0",
		ram_block1a_77.port_b_data_width = 1,
		ram_block1a_77.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_77.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_77.port_b_first_address = 8192,
		ram_block1a_77.port_b_first_bit_number = 13,
		ram_block1a_77.port_b_last_address = 12287,
		ram_block1a_77.port_b_logical_ram_depth = 16384,
		ram_block1a_77.port_b_logical_ram_width = 32,
		ram_block1a_77.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_77.power_up_uninitialized = "false",
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "cycloneii_ram_block",
		ram_block1a_77.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_78portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_78.init_file_layout = "port_b",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_78.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_78.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_78.operation_mode = "dual_port",
		ram_block1a_78.port_a_address_width = 12,
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_78.port_a_first_address = 8192,
		ram_block1a_78.port_a_first_bit_number = 14,
		ram_block1a_78.port_a_last_address = 12287,
		ram_block1a_78.port_a_logical_ram_depth = 16384,
		ram_block1a_78.port_a_logical_ram_width = 32,
		ram_block1a_78.port_b_address_clock = "clock0",
		ram_block1a_78.port_b_address_width = 12,
		ram_block1a_78.port_b_data_out_clear = "none",
		ram_block1a_78.port_b_data_out_clock = "clock0",
		ram_block1a_78.port_b_data_width = 1,
		ram_block1a_78.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_78.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_78.port_b_first_address = 8192,
		ram_block1a_78.port_b_first_bit_number = 14,
		ram_block1a_78.port_b_last_address = 12287,
		ram_block1a_78.port_b_logical_ram_depth = 16384,
		ram_block1a_78.port_b_logical_ram_width = 32,
		ram_block1a_78.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_78.power_up_uninitialized = "false",
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "cycloneii_ram_block",
		ram_block1a_78.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_79portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_79.init_file_layout = "port_b",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_79.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_79.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_79.operation_mode = "dual_port",
		ram_block1a_79.port_a_address_width = 12,
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_79.port_a_first_address = 8192,
		ram_block1a_79.port_a_first_bit_number = 15,
		ram_block1a_79.port_a_last_address = 12287,
		ram_block1a_79.port_a_logical_ram_depth = 16384,
		ram_block1a_79.port_a_logical_ram_width = 32,
		ram_block1a_79.port_b_address_clock = "clock0",
		ram_block1a_79.port_b_address_width = 12,
		ram_block1a_79.port_b_data_out_clear = "none",
		ram_block1a_79.port_b_data_out_clock = "clock0",
		ram_block1a_79.port_b_data_width = 1,
		ram_block1a_79.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_79.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_79.port_b_first_address = 8192,
		ram_block1a_79.port_b_first_bit_number = 15,
		ram_block1a_79.port_b_last_address = 12287,
		ram_block1a_79.port_b_logical_ram_depth = 16384,
		ram_block1a_79.port_b_logical_ram_width = 32,
		ram_block1a_79.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_79.power_up_uninitialized = "false",
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "cycloneii_ram_block",
		ram_block1a_79.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[16]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_80portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_80.init_file_layout = "port_b",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_80.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_80.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_80.operation_mode = "dual_port",
		ram_block1a_80.port_a_address_width = 12,
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_80.port_a_first_address = 8192,
		ram_block1a_80.port_a_first_bit_number = 16,
		ram_block1a_80.port_a_last_address = 12287,
		ram_block1a_80.port_a_logical_ram_depth = 16384,
		ram_block1a_80.port_a_logical_ram_width = 32,
		ram_block1a_80.port_b_address_clock = "clock0",
		ram_block1a_80.port_b_address_width = 12,
		ram_block1a_80.port_b_data_out_clear = "none",
		ram_block1a_80.port_b_data_out_clock = "clock0",
		ram_block1a_80.port_b_data_width = 1,
		ram_block1a_80.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_80.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_80.port_b_first_address = 8192,
		ram_block1a_80.port_b_first_bit_number = 16,
		ram_block1a_80.port_b_last_address = 12287,
		ram_block1a_80.port_b_logical_ram_depth = 16384,
		ram_block1a_80.port_b_logical_ram_width = 32,
		ram_block1a_80.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_80.power_up_uninitialized = "false",
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "cycloneii_ram_block",
		ram_block1a_80.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[17]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_81portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_81.init_file_layout = "port_b",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_81.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_81.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_81.operation_mode = "dual_port",
		ram_block1a_81.port_a_address_width = 12,
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_81.port_a_first_address = 8192,
		ram_block1a_81.port_a_first_bit_number = 17,
		ram_block1a_81.port_a_last_address = 12287,
		ram_block1a_81.port_a_logical_ram_depth = 16384,
		ram_block1a_81.port_a_logical_ram_width = 32,
		ram_block1a_81.port_b_address_clock = "clock0",
		ram_block1a_81.port_b_address_width = 12,
		ram_block1a_81.port_b_data_out_clear = "none",
		ram_block1a_81.port_b_data_out_clock = "clock0",
		ram_block1a_81.port_b_data_width = 1,
		ram_block1a_81.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_81.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_81.port_b_first_address = 8192,
		ram_block1a_81.port_b_first_bit_number = 17,
		ram_block1a_81.port_b_last_address = 12287,
		ram_block1a_81.port_b_logical_ram_depth = 16384,
		ram_block1a_81.port_b_logical_ram_width = 32,
		ram_block1a_81.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_81.power_up_uninitialized = "false",
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "cycloneii_ram_block",
		ram_block1a_81.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[18]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_82portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_82.init_file_layout = "port_b",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_82.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_82.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_82.operation_mode = "dual_port",
		ram_block1a_82.port_a_address_width = 12,
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_82.port_a_first_address = 8192,
		ram_block1a_82.port_a_first_bit_number = 18,
		ram_block1a_82.port_a_last_address = 12287,
		ram_block1a_82.port_a_logical_ram_depth = 16384,
		ram_block1a_82.port_a_logical_ram_width = 32,
		ram_block1a_82.port_b_address_clock = "clock0",
		ram_block1a_82.port_b_address_width = 12,
		ram_block1a_82.port_b_data_out_clear = "none",
		ram_block1a_82.port_b_data_out_clock = "clock0",
		ram_block1a_82.port_b_data_width = 1,
		ram_block1a_82.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_82.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_82.port_b_first_address = 8192,
		ram_block1a_82.port_b_first_bit_number = 18,
		ram_block1a_82.port_b_last_address = 12287,
		ram_block1a_82.port_b_logical_ram_depth = 16384,
		ram_block1a_82.port_b_logical_ram_width = 32,
		ram_block1a_82.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_82.power_up_uninitialized = "false",
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "cycloneii_ram_block",
		ram_block1a_82.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[19]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_83portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_83.init_file_layout = "port_b",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_83.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_83.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_83.operation_mode = "dual_port",
		ram_block1a_83.port_a_address_width = 12,
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_83.port_a_first_address = 8192,
		ram_block1a_83.port_a_first_bit_number = 19,
		ram_block1a_83.port_a_last_address = 12287,
		ram_block1a_83.port_a_logical_ram_depth = 16384,
		ram_block1a_83.port_a_logical_ram_width = 32,
		ram_block1a_83.port_b_address_clock = "clock0",
		ram_block1a_83.port_b_address_width = 12,
		ram_block1a_83.port_b_data_out_clear = "none",
		ram_block1a_83.port_b_data_out_clock = "clock0",
		ram_block1a_83.port_b_data_width = 1,
		ram_block1a_83.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_83.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_83.port_b_first_address = 8192,
		ram_block1a_83.port_b_first_bit_number = 19,
		ram_block1a_83.port_b_last_address = 12287,
		ram_block1a_83.port_b_logical_ram_depth = 16384,
		ram_block1a_83.port_b_logical_ram_width = 32,
		ram_block1a_83.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_83.power_up_uninitialized = "false",
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "cycloneii_ram_block",
		ram_block1a_83.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[20]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_84portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_84.init_file_layout = "port_b",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_84.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_84.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_84.operation_mode = "dual_port",
		ram_block1a_84.port_a_address_width = 12,
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_84.port_a_first_address = 8192,
		ram_block1a_84.port_a_first_bit_number = 20,
		ram_block1a_84.port_a_last_address = 12287,
		ram_block1a_84.port_a_logical_ram_depth = 16384,
		ram_block1a_84.port_a_logical_ram_width = 32,
		ram_block1a_84.port_b_address_clock = "clock0",
		ram_block1a_84.port_b_address_width = 12,
		ram_block1a_84.port_b_data_out_clear = "none",
		ram_block1a_84.port_b_data_out_clock = "clock0",
		ram_block1a_84.port_b_data_width = 1,
		ram_block1a_84.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_84.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_84.port_b_first_address = 8192,
		ram_block1a_84.port_b_first_bit_number = 20,
		ram_block1a_84.port_b_last_address = 12287,
		ram_block1a_84.port_b_logical_ram_depth = 16384,
		ram_block1a_84.port_b_logical_ram_width = 32,
		ram_block1a_84.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_84.power_up_uninitialized = "false",
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "cycloneii_ram_block",
		ram_block1a_84.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[21]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_85portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_85.init_file_layout = "port_b",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_85.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_85.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_85.operation_mode = "dual_port",
		ram_block1a_85.port_a_address_width = 12,
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_85.port_a_first_address = 8192,
		ram_block1a_85.port_a_first_bit_number = 21,
		ram_block1a_85.port_a_last_address = 12287,
		ram_block1a_85.port_a_logical_ram_depth = 16384,
		ram_block1a_85.port_a_logical_ram_width = 32,
		ram_block1a_85.port_b_address_clock = "clock0",
		ram_block1a_85.port_b_address_width = 12,
		ram_block1a_85.port_b_data_out_clear = "none",
		ram_block1a_85.port_b_data_out_clock = "clock0",
		ram_block1a_85.port_b_data_width = 1,
		ram_block1a_85.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_85.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_85.port_b_first_address = 8192,
		ram_block1a_85.port_b_first_bit_number = 21,
		ram_block1a_85.port_b_last_address = 12287,
		ram_block1a_85.port_b_logical_ram_depth = 16384,
		ram_block1a_85.port_b_logical_ram_width = 32,
		ram_block1a_85.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_85.power_up_uninitialized = "false",
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "cycloneii_ram_block",
		ram_block1a_85.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[22]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_86portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_86.init_file_layout = "port_b",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_86.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_86.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_86.operation_mode = "dual_port",
		ram_block1a_86.port_a_address_width = 12,
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_86.port_a_first_address = 8192,
		ram_block1a_86.port_a_first_bit_number = 22,
		ram_block1a_86.port_a_last_address = 12287,
		ram_block1a_86.port_a_logical_ram_depth = 16384,
		ram_block1a_86.port_a_logical_ram_width = 32,
		ram_block1a_86.port_b_address_clock = "clock0",
		ram_block1a_86.port_b_address_width = 12,
		ram_block1a_86.port_b_data_out_clear = "none",
		ram_block1a_86.port_b_data_out_clock = "clock0",
		ram_block1a_86.port_b_data_width = 1,
		ram_block1a_86.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_86.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_86.port_b_first_address = 8192,
		ram_block1a_86.port_b_first_bit_number = 22,
		ram_block1a_86.port_b_last_address = 12287,
		ram_block1a_86.port_b_logical_ram_depth = 16384,
		ram_block1a_86.port_b_logical_ram_width = 32,
		ram_block1a_86.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_86.power_up_uninitialized = "false",
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "cycloneii_ram_block",
		ram_block1a_86.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[23]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_87portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_87.init_file_layout = "port_b",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_87.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_87.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_87.operation_mode = "dual_port",
		ram_block1a_87.port_a_address_width = 12,
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_87.port_a_first_address = 8192,
		ram_block1a_87.port_a_first_bit_number = 23,
		ram_block1a_87.port_a_last_address = 12287,
		ram_block1a_87.port_a_logical_ram_depth = 16384,
		ram_block1a_87.port_a_logical_ram_width = 32,
		ram_block1a_87.port_b_address_clock = "clock0",
		ram_block1a_87.port_b_address_width = 12,
		ram_block1a_87.port_b_data_out_clear = "none",
		ram_block1a_87.port_b_data_out_clock = "clock0",
		ram_block1a_87.port_b_data_width = 1,
		ram_block1a_87.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_87.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_87.port_b_first_address = 8192,
		ram_block1a_87.port_b_first_bit_number = 23,
		ram_block1a_87.port_b_last_address = 12287,
		ram_block1a_87.port_b_logical_ram_depth = 16384,
		ram_block1a_87.port_b_logical_ram_width = 32,
		ram_block1a_87.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_87.power_up_uninitialized = "false",
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "cycloneii_ram_block",
		ram_block1a_87.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[24]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_88portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_88.init_file_layout = "port_b",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_88.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_88.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_88.operation_mode = "dual_port",
		ram_block1a_88.port_a_address_width = 12,
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_88.port_a_first_address = 8192,
		ram_block1a_88.port_a_first_bit_number = 24,
		ram_block1a_88.port_a_last_address = 12287,
		ram_block1a_88.port_a_logical_ram_depth = 16384,
		ram_block1a_88.port_a_logical_ram_width = 32,
		ram_block1a_88.port_b_address_clock = "clock0",
		ram_block1a_88.port_b_address_width = 12,
		ram_block1a_88.port_b_data_out_clear = "none",
		ram_block1a_88.port_b_data_out_clock = "clock0",
		ram_block1a_88.port_b_data_width = 1,
		ram_block1a_88.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_88.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_88.port_b_first_address = 8192,
		ram_block1a_88.port_b_first_bit_number = 24,
		ram_block1a_88.port_b_last_address = 12287,
		ram_block1a_88.port_b_logical_ram_depth = 16384,
		ram_block1a_88.port_b_logical_ram_width = 32,
		ram_block1a_88.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_88.power_up_uninitialized = "false",
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "cycloneii_ram_block",
		ram_block1a_88.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[25]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_89portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_89.init_file_layout = "port_b",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_89.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_89.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_89.operation_mode = "dual_port",
		ram_block1a_89.port_a_address_width = 12,
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_89.port_a_first_address = 8192,
		ram_block1a_89.port_a_first_bit_number = 25,
		ram_block1a_89.port_a_last_address = 12287,
		ram_block1a_89.port_a_logical_ram_depth = 16384,
		ram_block1a_89.port_a_logical_ram_width = 32,
		ram_block1a_89.port_b_address_clock = "clock0",
		ram_block1a_89.port_b_address_width = 12,
		ram_block1a_89.port_b_data_out_clear = "none",
		ram_block1a_89.port_b_data_out_clock = "clock0",
		ram_block1a_89.port_b_data_width = 1,
		ram_block1a_89.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_89.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_89.port_b_first_address = 8192,
		ram_block1a_89.port_b_first_bit_number = 25,
		ram_block1a_89.port_b_last_address = 12287,
		ram_block1a_89.port_b_logical_ram_depth = 16384,
		ram_block1a_89.port_b_logical_ram_width = 32,
		ram_block1a_89.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_89.power_up_uninitialized = "false",
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "cycloneii_ram_block",
		ram_block1a_89.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[26]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_90portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_90.init_file_layout = "port_b",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_90.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_90.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_90.operation_mode = "dual_port",
		ram_block1a_90.port_a_address_width = 12,
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_90.port_a_first_address = 8192,
		ram_block1a_90.port_a_first_bit_number = 26,
		ram_block1a_90.port_a_last_address = 12287,
		ram_block1a_90.port_a_logical_ram_depth = 16384,
		ram_block1a_90.port_a_logical_ram_width = 32,
		ram_block1a_90.port_b_address_clock = "clock0",
		ram_block1a_90.port_b_address_width = 12,
		ram_block1a_90.port_b_data_out_clear = "none",
		ram_block1a_90.port_b_data_out_clock = "clock0",
		ram_block1a_90.port_b_data_width = 1,
		ram_block1a_90.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_90.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_90.port_b_first_address = 8192,
		ram_block1a_90.port_b_first_bit_number = 26,
		ram_block1a_90.port_b_last_address = 12287,
		ram_block1a_90.port_b_logical_ram_depth = 16384,
		ram_block1a_90.port_b_logical_ram_width = 32,
		ram_block1a_90.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_90.power_up_uninitialized = "false",
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "cycloneii_ram_block",
		ram_block1a_90.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[27]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_91portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_91.init_file_layout = "port_b",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_91.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_91.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_91.operation_mode = "dual_port",
		ram_block1a_91.port_a_address_width = 12,
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_91.port_a_first_address = 8192,
		ram_block1a_91.port_a_first_bit_number = 27,
		ram_block1a_91.port_a_last_address = 12287,
		ram_block1a_91.port_a_logical_ram_depth = 16384,
		ram_block1a_91.port_a_logical_ram_width = 32,
		ram_block1a_91.port_b_address_clock = "clock0",
		ram_block1a_91.port_b_address_width = 12,
		ram_block1a_91.port_b_data_out_clear = "none",
		ram_block1a_91.port_b_data_out_clock = "clock0",
		ram_block1a_91.port_b_data_width = 1,
		ram_block1a_91.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_91.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_91.port_b_first_address = 8192,
		ram_block1a_91.port_b_first_bit_number = 27,
		ram_block1a_91.port_b_last_address = 12287,
		ram_block1a_91.port_b_logical_ram_depth = 16384,
		ram_block1a_91.port_b_logical_ram_width = 32,
		ram_block1a_91.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_91.power_up_uninitialized = "false",
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "cycloneii_ram_block",
		ram_block1a_91.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[28]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_92portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_92.init_file_layout = "port_b",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_92.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_92.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_92.operation_mode = "dual_port",
		ram_block1a_92.port_a_address_width = 12,
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_92.port_a_first_address = 8192,
		ram_block1a_92.port_a_first_bit_number = 28,
		ram_block1a_92.port_a_last_address = 12287,
		ram_block1a_92.port_a_logical_ram_depth = 16384,
		ram_block1a_92.port_a_logical_ram_width = 32,
		ram_block1a_92.port_b_address_clock = "clock0",
		ram_block1a_92.port_b_address_width = 12,
		ram_block1a_92.port_b_data_out_clear = "none",
		ram_block1a_92.port_b_data_out_clock = "clock0",
		ram_block1a_92.port_b_data_width = 1,
		ram_block1a_92.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_92.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_92.port_b_first_address = 8192,
		ram_block1a_92.port_b_first_bit_number = 28,
		ram_block1a_92.port_b_last_address = 12287,
		ram_block1a_92.port_b_logical_ram_depth = 16384,
		ram_block1a_92.port_b_logical_ram_width = 32,
		ram_block1a_92.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_92.power_up_uninitialized = "false",
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "cycloneii_ram_block",
		ram_block1a_92.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[29]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_93portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_93.init_file_layout = "port_b",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_93.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_93.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_93.operation_mode = "dual_port",
		ram_block1a_93.port_a_address_width = 12,
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_93.port_a_first_address = 8192,
		ram_block1a_93.port_a_first_bit_number = 29,
		ram_block1a_93.port_a_last_address = 12287,
		ram_block1a_93.port_a_logical_ram_depth = 16384,
		ram_block1a_93.port_a_logical_ram_width = 32,
		ram_block1a_93.port_b_address_clock = "clock0",
		ram_block1a_93.port_b_address_width = 12,
		ram_block1a_93.port_b_data_out_clear = "none",
		ram_block1a_93.port_b_data_out_clock = "clock0",
		ram_block1a_93.port_b_data_width = 1,
		ram_block1a_93.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_93.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_93.port_b_first_address = 8192,
		ram_block1a_93.port_b_first_bit_number = 29,
		ram_block1a_93.port_b_last_address = 12287,
		ram_block1a_93.port_b_logical_ram_depth = 16384,
		ram_block1a_93.port_b_logical_ram_width = 32,
		ram_block1a_93.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_93.power_up_uninitialized = "false",
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "cycloneii_ram_block",
		ram_block1a_93.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[30]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_94portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_94.init_file_layout = "port_b",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_94.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_94.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_94.operation_mode = "dual_port",
		ram_block1a_94.port_a_address_width = 12,
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_94.port_a_first_address = 8192,
		ram_block1a_94.port_a_first_bit_number = 30,
		ram_block1a_94.port_a_last_address = 12287,
		ram_block1a_94.port_a_logical_ram_depth = 16384,
		ram_block1a_94.port_a_logical_ram_width = 32,
		ram_block1a_94.port_b_address_clock = "clock0",
		ram_block1a_94.port_b_address_width = 12,
		ram_block1a_94.port_b_data_out_clear = "none",
		ram_block1a_94.port_b_data_out_clock = "clock0",
		ram_block1a_94.port_b_data_width = 1,
		ram_block1a_94.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_94.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_94.port_b_first_address = 8192,
		ram_block1a_94.port_b_first_bit_number = 30,
		ram_block1a_94.port_b_last_address = 12287,
		ram_block1a_94.port_b_logical_ram_depth = 16384,
		ram_block1a_94.port_b_logical_ram_width = 32,
		ram_block1a_94.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_94.power_up_uninitialized = "false",
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "cycloneii_ram_block",
		ram_block1a_94.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[31]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_95portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_95.init_file_layout = "port_b",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_95.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_95.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_95.operation_mode = "dual_port",
		ram_block1a_95.port_a_address_width = 12,
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_95.port_a_first_address = 8192,
		ram_block1a_95.port_a_first_bit_number = 31,
		ram_block1a_95.port_a_last_address = 12287,
		ram_block1a_95.port_a_logical_ram_depth = 16384,
		ram_block1a_95.port_a_logical_ram_width = 32,
		ram_block1a_95.port_b_address_clock = "clock0",
		ram_block1a_95.port_b_address_width = 12,
		ram_block1a_95.port_b_data_out_clear = "none",
		ram_block1a_95.port_b_data_out_clock = "clock0",
		ram_block1a_95.port_b_data_width = 1,
		ram_block1a_95.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_95.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_95.port_b_first_address = 8192,
		ram_block1a_95.port_b_first_bit_number = 31,
		ram_block1a_95.port_b_last_address = 12287,
		ram_block1a_95.port_b_logical_ram_depth = 16384,
		ram_block1a_95.port_b_logical_ram_width = 32,
		ram_block1a_95.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_95.power_up_uninitialized = "false",
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "cycloneii_ram_block",
		ram_block1a_95.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_96portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_96.init_file_layout = "port_b",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_96.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_96.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_96.operation_mode = "dual_port",
		ram_block1a_96.port_a_address_width = 12,
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_96.port_a_first_address = 12288,
		ram_block1a_96.port_a_first_bit_number = 0,
		ram_block1a_96.port_a_last_address = 16383,
		ram_block1a_96.port_a_logical_ram_depth = 16384,
		ram_block1a_96.port_a_logical_ram_width = 32,
		ram_block1a_96.port_b_address_clock = "clock0",
		ram_block1a_96.port_b_address_width = 12,
		ram_block1a_96.port_b_data_out_clear = "none",
		ram_block1a_96.port_b_data_out_clock = "clock0",
		ram_block1a_96.port_b_data_width = 1,
		ram_block1a_96.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_96.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_96.port_b_first_address = 12288,
		ram_block1a_96.port_b_first_bit_number = 0,
		ram_block1a_96.port_b_last_address = 16383,
		ram_block1a_96.port_b_logical_ram_depth = 16384,
		ram_block1a_96.port_b_logical_ram_width = 32,
		ram_block1a_96.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_96.power_up_uninitialized = "false",
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "cycloneii_ram_block",
		ram_block1a_96.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_97portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_97.init_file_layout = "port_b",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_97.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_97.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_97.operation_mode = "dual_port",
		ram_block1a_97.port_a_address_width = 12,
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_97.port_a_first_address = 12288,
		ram_block1a_97.port_a_first_bit_number = 1,
		ram_block1a_97.port_a_last_address = 16383,
		ram_block1a_97.port_a_logical_ram_depth = 16384,
		ram_block1a_97.port_a_logical_ram_width = 32,
		ram_block1a_97.port_b_address_clock = "clock0",
		ram_block1a_97.port_b_address_width = 12,
		ram_block1a_97.port_b_data_out_clear = "none",
		ram_block1a_97.port_b_data_out_clock = "clock0",
		ram_block1a_97.port_b_data_width = 1,
		ram_block1a_97.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_97.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_97.port_b_first_address = 12288,
		ram_block1a_97.port_b_first_bit_number = 1,
		ram_block1a_97.port_b_last_address = 16383,
		ram_block1a_97.port_b_logical_ram_depth = 16384,
		ram_block1a_97.port_b_logical_ram_width = 32,
		ram_block1a_97.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_97.power_up_uninitialized = "false",
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "cycloneii_ram_block",
		ram_block1a_97.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_98portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_98.init_file_layout = "port_b",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_98.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_98.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_98.operation_mode = "dual_port",
		ram_block1a_98.port_a_address_width = 12,
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_98.port_a_first_address = 12288,
		ram_block1a_98.port_a_first_bit_number = 2,
		ram_block1a_98.port_a_last_address = 16383,
		ram_block1a_98.port_a_logical_ram_depth = 16384,
		ram_block1a_98.port_a_logical_ram_width = 32,
		ram_block1a_98.port_b_address_clock = "clock0",
		ram_block1a_98.port_b_address_width = 12,
		ram_block1a_98.port_b_data_out_clear = "none",
		ram_block1a_98.port_b_data_out_clock = "clock0",
		ram_block1a_98.port_b_data_width = 1,
		ram_block1a_98.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_98.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_98.port_b_first_address = 12288,
		ram_block1a_98.port_b_first_bit_number = 2,
		ram_block1a_98.port_b_last_address = 16383,
		ram_block1a_98.port_b_logical_ram_depth = 16384,
		ram_block1a_98.port_b_logical_ram_width = 32,
		ram_block1a_98.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_98.power_up_uninitialized = "false",
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "cycloneii_ram_block",
		ram_block1a_98.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_99portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_99.init_file_layout = "port_b",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_99.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_99.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_99.operation_mode = "dual_port",
		ram_block1a_99.port_a_address_width = 12,
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_99.port_a_first_address = 12288,
		ram_block1a_99.port_a_first_bit_number = 3,
		ram_block1a_99.port_a_last_address = 16383,
		ram_block1a_99.port_a_logical_ram_depth = 16384,
		ram_block1a_99.port_a_logical_ram_width = 32,
		ram_block1a_99.port_b_address_clock = "clock0",
		ram_block1a_99.port_b_address_width = 12,
		ram_block1a_99.port_b_data_out_clear = "none",
		ram_block1a_99.port_b_data_out_clock = "clock0",
		ram_block1a_99.port_b_data_width = 1,
		ram_block1a_99.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_99.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_99.port_b_first_address = 12288,
		ram_block1a_99.port_b_first_bit_number = 3,
		ram_block1a_99.port_b_last_address = 16383,
		ram_block1a_99.port_b_logical_ram_depth = 16384,
		ram_block1a_99.port_b_logical_ram_width = 32,
		ram_block1a_99.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_99.power_up_uninitialized = "false",
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "cycloneii_ram_block",
		ram_block1a_99.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_100portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_100.init_file_layout = "port_b",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_100.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_100.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_100.operation_mode = "dual_port",
		ram_block1a_100.port_a_address_width = 12,
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_100.port_a_first_address = 12288,
		ram_block1a_100.port_a_first_bit_number = 4,
		ram_block1a_100.port_a_last_address = 16383,
		ram_block1a_100.port_a_logical_ram_depth = 16384,
		ram_block1a_100.port_a_logical_ram_width = 32,
		ram_block1a_100.port_b_address_clock = "clock0",
		ram_block1a_100.port_b_address_width = 12,
		ram_block1a_100.port_b_data_out_clear = "none",
		ram_block1a_100.port_b_data_out_clock = "clock0",
		ram_block1a_100.port_b_data_width = 1,
		ram_block1a_100.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_100.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_100.port_b_first_address = 12288,
		ram_block1a_100.port_b_first_bit_number = 4,
		ram_block1a_100.port_b_last_address = 16383,
		ram_block1a_100.port_b_logical_ram_depth = 16384,
		ram_block1a_100.port_b_logical_ram_width = 32,
		ram_block1a_100.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_100.power_up_uninitialized = "false",
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "cycloneii_ram_block",
		ram_block1a_100.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_101portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_101.init_file_layout = "port_b",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_101.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_101.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_101.operation_mode = "dual_port",
		ram_block1a_101.port_a_address_width = 12,
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_101.port_a_first_address = 12288,
		ram_block1a_101.port_a_first_bit_number = 5,
		ram_block1a_101.port_a_last_address = 16383,
		ram_block1a_101.port_a_logical_ram_depth = 16384,
		ram_block1a_101.port_a_logical_ram_width = 32,
		ram_block1a_101.port_b_address_clock = "clock0",
		ram_block1a_101.port_b_address_width = 12,
		ram_block1a_101.port_b_data_out_clear = "none",
		ram_block1a_101.port_b_data_out_clock = "clock0",
		ram_block1a_101.port_b_data_width = 1,
		ram_block1a_101.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_101.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_101.port_b_first_address = 12288,
		ram_block1a_101.port_b_first_bit_number = 5,
		ram_block1a_101.port_b_last_address = 16383,
		ram_block1a_101.port_b_logical_ram_depth = 16384,
		ram_block1a_101.port_b_logical_ram_width = 32,
		ram_block1a_101.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_101.power_up_uninitialized = "false",
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "cycloneii_ram_block",
		ram_block1a_101.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_102portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_102.init_file_layout = "port_b",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_102.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_102.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_102.operation_mode = "dual_port",
		ram_block1a_102.port_a_address_width = 12,
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_102.port_a_first_address = 12288,
		ram_block1a_102.port_a_first_bit_number = 6,
		ram_block1a_102.port_a_last_address = 16383,
		ram_block1a_102.port_a_logical_ram_depth = 16384,
		ram_block1a_102.port_a_logical_ram_width = 32,
		ram_block1a_102.port_b_address_clock = "clock0",
		ram_block1a_102.port_b_address_width = 12,
		ram_block1a_102.port_b_data_out_clear = "none",
		ram_block1a_102.port_b_data_out_clock = "clock0",
		ram_block1a_102.port_b_data_width = 1,
		ram_block1a_102.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_102.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_102.port_b_first_address = 12288,
		ram_block1a_102.port_b_first_bit_number = 6,
		ram_block1a_102.port_b_last_address = 16383,
		ram_block1a_102.port_b_logical_ram_depth = 16384,
		ram_block1a_102.port_b_logical_ram_width = 32,
		ram_block1a_102.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_102.power_up_uninitialized = "false",
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "cycloneii_ram_block",
		ram_block1a_102.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_103portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_103.init_file_layout = "port_b",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_103.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_103.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_103.operation_mode = "dual_port",
		ram_block1a_103.port_a_address_width = 12,
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_103.port_a_first_address = 12288,
		ram_block1a_103.port_a_first_bit_number = 7,
		ram_block1a_103.port_a_last_address = 16383,
		ram_block1a_103.port_a_logical_ram_depth = 16384,
		ram_block1a_103.port_a_logical_ram_width = 32,
		ram_block1a_103.port_b_address_clock = "clock0",
		ram_block1a_103.port_b_address_width = 12,
		ram_block1a_103.port_b_data_out_clear = "none",
		ram_block1a_103.port_b_data_out_clock = "clock0",
		ram_block1a_103.port_b_data_width = 1,
		ram_block1a_103.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_103.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_103.port_b_first_address = 12288,
		ram_block1a_103.port_b_first_bit_number = 7,
		ram_block1a_103.port_b_last_address = 16383,
		ram_block1a_103.port_b_logical_ram_depth = 16384,
		ram_block1a_103.port_b_logical_ram_width = 32,
		ram_block1a_103.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_103.power_up_uninitialized = "false",
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "cycloneii_ram_block",
		ram_block1a_103.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_104portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_104.init_file_layout = "port_b",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_104.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_104.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_104.operation_mode = "dual_port",
		ram_block1a_104.port_a_address_width = 12,
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_104.port_a_first_address = 12288,
		ram_block1a_104.port_a_first_bit_number = 8,
		ram_block1a_104.port_a_last_address = 16383,
		ram_block1a_104.port_a_logical_ram_depth = 16384,
		ram_block1a_104.port_a_logical_ram_width = 32,
		ram_block1a_104.port_b_address_clock = "clock0",
		ram_block1a_104.port_b_address_width = 12,
		ram_block1a_104.port_b_data_out_clear = "none",
		ram_block1a_104.port_b_data_out_clock = "clock0",
		ram_block1a_104.port_b_data_width = 1,
		ram_block1a_104.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_104.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_104.port_b_first_address = 12288,
		ram_block1a_104.port_b_first_bit_number = 8,
		ram_block1a_104.port_b_last_address = 16383,
		ram_block1a_104.port_b_logical_ram_depth = 16384,
		ram_block1a_104.port_b_logical_ram_width = 32,
		ram_block1a_104.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_104.power_up_uninitialized = "false",
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "cycloneii_ram_block",
		ram_block1a_104.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_105portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_105.init_file_layout = "port_b",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_105.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_105.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_105.operation_mode = "dual_port",
		ram_block1a_105.port_a_address_width = 12,
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_105.port_a_first_address = 12288,
		ram_block1a_105.port_a_first_bit_number = 9,
		ram_block1a_105.port_a_last_address = 16383,
		ram_block1a_105.port_a_logical_ram_depth = 16384,
		ram_block1a_105.port_a_logical_ram_width = 32,
		ram_block1a_105.port_b_address_clock = "clock0",
		ram_block1a_105.port_b_address_width = 12,
		ram_block1a_105.port_b_data_out_clear = "none",
		ram_block1a_105.port_b_data_out_clock = "clock0",
		ram_block1a_105.port_b_data_width = 1,
		ram_block1a_105.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_105.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_105.port_b_first_address = 12288,
		ram_block1a_105.port_b_first_bit_number = 9,
		ram_block1a_105.port_b_last_address = 16383,
		ram_block1a_105.port_b_logical_ram_depth = 16384,
		ram_block1a_105.port_b_logical_ram_width = 32,
		ram_block1a_105.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_105.power_up_uninitialized = "false",
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "cycloneii_ram_block",
		ram_block1a_105.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_106portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_106.init_file_layout = "port_b",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_106.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_106.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_106.operation_mode = "dual_port",
		ram_block1a_106.port_a_address_width = 12,
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_106.port_a_first_address = 12288,
		ram_block1a_106.port_a_first_bit_number = 10,
		ram_block1a_106.port_a_last_address = 16383,
		ram_block1a_106.port_a_logical_ram_depth = 16384,
		ram_block1a_106.port_a_logical_ram_width = 32,
		ram_block1a_106.port_b_address_clock = "clock0",
		ram_block1a_106.port_b_address_width = 12,
		ram_block1a_106.port_b_data_out_clear = "none",
		ram_block1a_106.port_b_data_out_clock = "clock0",
		ram_block1a_106.port_b_data_width = 1,
		ram_block1a_106.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_106.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_106.port_b_first_address = 12288,
		ram_block1a_106.port_b_first_bit_number = 10,
		ram_block1a_106.port_b_last_address = 16383,
		ram_block1a_106.port_b_logical_ram_depth = 16384,
		ram_block1a_106.port_b_logical_ram_width = 32,
		ram_block1a_106.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_106.power_up_uninitialized = "false",
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "cycloneii_ram_block",
		ram_block1a_106.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_107portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_107.init_file_layout = "port_b",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_107.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_107.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_107.operation_mode = "dual_port",
		ram_block1a_107.port_a_address_width = 12,
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_107.port_a_first_address = 12288,
		ram_block1a_107.port_a_first_bit_number = 11,
		ram_block1a_107.port_a_last_address = 16383,
		ram_block1a_107.port_a_logical_ram_depth = 16384,
		ram_block1a_107.port_a_logical_ram_width = 32,
		ram_block1a_107.port_b_address_clock = "clock0",
		ram_block1a_107.port_b_address_width = 12,
		ram_block1a_107.port_b_data_out_clear = "none",
		ram_block1a_107.port_b_data_out_clock = "clock0",
		ram_block1a_107.port_b_data_width = 1,
		ram_block1a_107.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_107.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_107.port_b_first_address = 12288,
		ram_block1a_107.port_b_first_bit_number = 11,
		ram_block1a_107.port_b_last_address = 16383,
		ram_block1a_107.port_b_logical_ram_depth = 16384,
		ram_block1a_107.port_b_logical_ram_width = 32,
		ram_block1a_107.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_107.power_up_uninitialized = "false",
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "cycloneii_ram_block",
		ram_block1a_107.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_108portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_108.init_file_layout = "port_b",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_108.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_108.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_108.operation_mode = "dual_port",
		ram_block1a_108.port_a_address_width = 12,
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_108.port_a_first_address = 12288,
		ram_block1a_108.port_a_first_bit_number = 12,
		ram_block1a_108.port_a_last_address = 16383,
		ram_block1a_108.port_a_logical_ram_depth = 16384,
		ram_block1a_108.port_a_logical_ram_width = 32,
		ram_block1a_108.port_b_address_clock = "clock0",
		ram_block1a_108.port_b_address_width = 12,
		ram_block1a_108.port_b_data_out_clear = "none",
		ram_block1a_108.port_b_data_out_clock = "clock0",
		ram_block1a_108.port_b_data_width = 1,
		ram_block1a_108.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_108.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_108.port_b_first_address = 12288,
		ram_block1a_108.port_b_first_bit_number = 12,
		ram_block1a_108.port_b_last_address = 16383,
		ram_block1a_108.port_b_logical_ram_depth = 16384,
		ram_block1a_108.port_b_logical_ram_width = 32,
		ram_block1a_108.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_108.power_up_uninitialized = "false",
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "cycloneii_ram_block",
		ram_block1a_108.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_109portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_109.init_file_layout = "port_b",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_109.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_109.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_109.operation_mode = "dual_port",
		ram_block1a_109.port_a_address_width = 12,
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_109.port_a_first_address = 12288,
		ram_block1a_109.port_a_first_bit_number = 13,
		ram_block1a_109.port_a_last_address = 16383,
		ram_block1a_109.port_a_logical_ram_depth = 16384,
		ram_block1a_109.port_a_logical_ram_width = 32,
		ram_block1a_109.port_b_address_clock = "clock0",
		ram_block1a_109.port_b_address_width = 12,
		ram_block1a_109.port_b_data_out_clear = "none",
		ram_block1a_109.port_b_data_out_clock = "clock0",
		ram_block1a_109.port_b_data_width = 1,
		ram_block1a_109.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_109.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_109.port_b_first_address = 12288,
		ram_block1a_109.port_b_first_bit_number = 13,
		ram_block1a_109.port_b_last_address = 16383,
		ram_block1a_109.port_b_logical_ram_depth = 16384,
		ram_block1a_109.port_b_logical_ram_width = 32,
		ram_block1a_109.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_109.power_up_uninitialized = "false",
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "cycloneii_ram_block",
		ram_block1a_109.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_110portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_110.init_file_layout = "port_b",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_110.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_110.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_110.operation_mode = "dual_port",
		ram_block1a_110.port_a_address_width = 12,
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_110.port_a_first_address = 12288,
		ram_block1a_110.port_a_first_bit_number = 14,
		ram_block1a_110.port_a_last_address = 16383,
		ram_block1a_110.port_a_logical_ram_depth = 16384,
		ram_block1a_110.port_a_logical_ram_width = 32,
		ram_block1a_110.port_b_address_clock = "clock0",
		ram_block1a_110.port_b_address_width = 12,
		ram_block1a_110.port_b_data_out_clear = "none",
		ram_block1a_110.port_b_data_out_clock = "clock0",
		ram_block1a_110.port_b_data_width = 1,
		ram_block1a_110.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_110.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_110.port_b_first_address = 12288,
		ram_block1a_110.port_b_first_bit_number = 14,
		ram_block1a_110.port_b_last_address = 16383,
		ram_block1a_110.port_b_logical_ram_depth = 16384,
		ram_block1a_110.port_b_logical_ram_width = 32,
		ram_block1a_110.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_110.power_up_uninitialized = "false",
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "cycloneii_ram_block",
		ram_block1a_110.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_111portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_111.init_file_layout = "port_b",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_111.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_111.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_111.operation_mode = "dual_port",
		ram_block1a_111.port_a_address_width = 12,
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_111.port_a_first_address = 12288,
		ram_block1a_111.port_a_first_bit_number = 15,
		ram_block1a_111.port_a_last_address = 16383,
		ram_block1a_111.port_a_logical_ram_depth = 16384,
		ram_block1a_111.port_a_logical_ram_width = 32,
		ram_block1a_111.port_b_address_clock = "clock0",
		ram_block1a_111.port_b_address_width = 12,
		ram_block1a_111.port_b_data_out_clear = "none",
		ram_block1a_111.port_b_data_out_clock = "clock0",
		ram_block1a_111.port_b_data_width = 1,
		ram_block1a_111.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_111.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_111.port_b_first_address = 12288,
		ram_block1a_111.port_b_first_bit_number = 15,
		ram_block1a_111.port_b_last_address = 16383,
		ram_block1a_111.port_b_logical_ram_depth = 16384,
		ram_block1a_111.port_b_logical_ram_width = 32,
		ram_block1a_111.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_111.power_up_uninitialized = "false",
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "cycloneii_ram_block",
		ram_block1a_111.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[16]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_112portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_112.init_file_layout = "port_b",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_112.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_112.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_112.operation_mode = "dual_port",
		ram_block1a_112.port_a_address_width = 12,
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_112.port_a_first_address = 12288,
		ram_block1a_112.port_a_first_bit_number = 16,
		ram_block1a_112.port_a_last_address = 16383,
		ram_block1a_112.port_a_logical_ram_depth = 16384,
		ram_block1a_112.port_a_logical_ram_width = 32,
		ram_block1a_112.port_b_address_clock = "clock0",
		ram_block1a_112.port_b_address_width = 12,
		ram_block1a_112.port_b_data_out_clear = "none",
		ram_block1a_112.port_b_data_out_clock = "clock0",
		ram_block1a_112.port_b_data_width = 1,
		ram_block1a_112.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_112.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_112.port_b_first_address = 12288,
		ram_block1a_112.port_b_first_bit_number = 16,
		ram_block1a_112.port_b_last_address = 16383,
		ram_block1a_112.port_b_logical_ram_depth = 16384,
		ram_block1a_112.port_b_logical_ram_width = 32,
		ram_block1a_112.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_112.power_up_uninitialized = "false",
		ram_block1a_112.ram_block_type = "AUTO",
		ram_block1a_112.lpm_type = "cycloneii_ram_block",
		ram_block1a_112.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[17]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_113portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_113.init_file_layout = "port_b",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_113.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_113.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_113.operation_mode = "dual_port",
		ram_block1a_113.port_a_address_width = 12,
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_113.port_a_first_address = 12288,
		ram_block1a_113.port_a_first_bit_number = 17,
		ram_block1a_113.port_a_last_address = 16383,
		ram_block1a_113.port_a_logical_ram_depth = 16384,
		ram_block1a_113.port_a_logical_ram_width = 32,
		ram_block1a_113.port_b_address_clock = "clock0",
		ram_block1a_113.port_b_address_width = 12,
		ram_block1a_113.port_b_data_out_clear = "none",
		ram_block1a_113.port_b_data_out_clock = "clock0",
		ram_block1a_113.port_b_data_width = 1,
		ram_block1a_113.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_113.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_113.port_b_first_address = 12288,
		ram_block1a_113.port_b_first_bit_number = 17,
		ram_block1a_113.port_b_last_address = 16383,
		ram_block1a_113.port_b_logical_ram_depth = 16384,
		ram_block1a_113.port_b_logical_ram_width = 32,
		ram_block1a_113.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_113.power_up_uninitialized = "false",
		ram_block1a_113.ram_block_type = "AUTO",
		ram_block1a_113.lpm_type = "cycloneii_ram_block",
		ram_block1a_113.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[18]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_114portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_114.init_file_layout = "port_b",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_114.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_114.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_114.operation_mode = "dual_port",
		ram_block1a_114.port_a_address_width = 12,
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_114.port_a_first_address = 12288,
		ram_block1a_114.port_a_first_bit_number = 18,
		ram_block1a_114.port_a_last_address = 16383,
		ram_block1a_114.port_a_logical_ram_depth = 16384,
		ram_block1a_114.port_a_logical_ram_width = 32,
		ram_block1a_114.port_b_address_clock = "clock0",
		ram_block1a_114.port_b_address_width = 12,
		ram_block1a_114.port_b_data_out_clear = "none",
		ram_block1a_114.port_b_data_out_clock = "clock0",
		ram_block1a_114.port_b_data_width = 1,
		ram_block1a_114.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_114.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_114.port_b_first_address = 12288,
		ram_block1a_114.port_b_first_bit_number = 18,
		ram_block1a_114.port_b_last_address = 16383,
		ram_block1a_114.port_b_logical_ram_depth = 16384,
		ram_block1a_114.port_b_logical_ram_width = 32,
		ram_block1a_114.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_114.power_up_uninitialized = "false",
		ram_block1a_114.ram_block_type = "AUTO",
		ram_block1a_114.lpm_type = "cycloneii_ram_block",
		ram_block1a_114.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[19]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_115portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_115.init_file_layout = "port_b",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_115.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_115.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_115.operation_mode = "dual_port",
		ram_block1a_115.port_a_address_width = 12,
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_115.port_a_first_address = 12288,
		ram_block1a_115.port_a_first_bit_number = 19,
		ram_block1a_115.port_a_last_address = 16383,
		ram_block1a_115.port_a_logical_ram_depth = 16384,
		ram_block1a_115.port_a_logical_ram_width = 32,
		ram_block1a_115.port_b_address_clock = "clock0",
		ram_block1a_115.port_b_address_width = 12,
		ram_block1a_115.port_b_data_out_clear = "none",
		ram_block1a_115.port_b_data_out_clock = "clock0",
		ram_block1a_115.port_b_data_width = 1,
		ram_block1a_115.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_115.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_115.port_b_first_address = 12288,
		ram_block1a_115.port_b_first_bit_number = 19,
		ram_block1a_115.port_b_last_address = 16383,
		ram_block1a_115.port_b_logical_ram_depth = 16384,
		ram_block1a_115.port_b_logical_ram_width = 32,
		ram_block1a_115.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_115.power_up_uninitialized = "false",
		ram_block1a_115.ram_block_type = "AUTO",
		ram_block1a_115.lpm_type = "cycloneii_ram_block",
		ram_block1a_115.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[20]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_116portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_116.init_file_layout = "port_b",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_116.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_116.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_116.operation_mode = "dual_port",
		ram_block1a_116.port_a_address_width = 12,
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_116.port_a_first_address = 12288,
		ram_block1a_116.port_a_first_bit_number = 20,
		ram_block1a_116.port_a_last_address = 16383,
		ram_block1a_116.port_a_logical_ram_depth = 16384,
		ram_block1a_116.port_a_logical_ram_width = 32,
		ram_block1a_116.port_b_address_clock = "clock0",
		ram_block1a_116.port_b_address_width = 12,
		ram_block1a_116.port_b_data_out_clear = "none",
		ram_block1a_116.port_b_data_out_clock = "clock0",
		ram_block1a_116.port_b_data_width = 1,
		ram_block1a_116.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_116.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_116.port_b_first_address = 12288,
		ram_block1a_116.port_b_first_bit_number = 20,
		ram_block1a_116.port_b_last_address = 16383,
		ram_block1a_116.port_b_logical_ram_depth = 16384,
		ram_block1a_116.port_b_logical_ram_width = 32,
		ram_block1a_116.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_116.power_up_uninitialized = "false",
		ram_block1a_116.ram_block_type = "AUTO",
		ram_block1a_116.lpm_type = "cycloneii_ram_block",
		ram_block1a_116.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[21]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_117portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_117.init_file_layout = "port_b",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_117.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_117.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_117.operation_mode = "dual_port",
		ram_block1a_117.port_a_address_width = 12,
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_117.port_a_first_address = 12288,
		ram_block1a_117.port_a_first_bit_number = 21,
		ram_block1a_117.port_a_last_address = 16383,
		ram_block1a_117.port_a_logical_ram_depth = 16384,
		ram_block1a_117.port_a_logical_ram_width = 32,
		ram_block1a_117.port_b_address_clock = "clock0",
		ram_block1a_117.port_b_address_width = 12,
		ram_block1a_117.port_b_data_out_clear = "none",
		ram_block1a_117.port_b_data_out_clock = "clock0",
		ram_block1a_117.port_b_data_width = 1,
		ram_block1a_117.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_117.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_117.port_b_first_address = 12288,
		ram_block1a_117.port_b_first_bit_number = 21,
		ram_block1a_117.port_b_last_address = 16383,
		ram_block1a_117.port_b_logical_ram_depth = 16384,
		ram_block1a_117.port_b_logical_ram_width = 32,
		ram_block1a_117.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_117.power_up_uninitialized = "false",
		ram_block1a_117.ram_block_type = "AUTO",
		ram_block1a_117.lpm_type = "cycloneii_ram_block",
		ram_block1a_117.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[22]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_118portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_118.init_file_layout = "port_b",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_118.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_118.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_118.operation_mode = "dual_port",
		ram_block1a_118.port_a_address_width = 12,
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_118.port_a_first_address = 12288,
		ram_block1a_118.port_a_first_bit_number = 22,
		ram_block1a_118.port_a_last_address = 16383,
		ram_block1a_118.port_a_logical_ram_depth = 16384,
		ram_block1a_118.port_a_logical_ram_width = 32,
		ram_block1a_118.port_b_address_clock = "clock0",
		ram_block1a_118.port_b_address_width = 12,
		ram_block1a_118.port_b_data_out_clear = "none",
		ram_block1a_118.port_b_data_out_clock = "clock0",
		ram_block1a_118.port_b_data_width = 1,
		ram_block1a_118.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_118.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_118.port_b_first_address = 12288,
		ram_block1a_118.port_b_first_bit_number = 22,
		ram_block1a_118.port_b_last_address = 16383,
		ram_block1a_118.port_b_logical_ram_depth = 16384,
		ram_block1a_118.port_b_logical_ram_width = 32,
		ram_block1a_118.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_118.power_up_uninitialized = "false",
		ram_block1a_118.ram_block_type = "AUTO",
		ram_block1a_118.lpm_type = "cycloneii_ram_block",
		ram_block1a_118.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[23]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_119portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_119.init_file_layout = "port_b",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_119.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_119.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_119.operation_mode = "dual_port",
		ram_block1a_119.port_a_address_width = 12,
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_119.port_a_first_address = 12288,
		ram_block1a_119.port_a_first_bit_number = 23,
		ram_block1a_119.port_a_last_address = 16383,
		ram_block1a_119.port_a_logical_ram_depth = 16384,
		ram_block1a_119.port_a_logical_ram_width = 32,
		ram_block1a_119.port_b_address_clock = "clock0",
		ram_block1a_119.port_b_address_width = 12,
		ram_block1a_119.port_b_data_out_clear = "none",
		ram_block1a_119.port_b_data_out_clock = "clock0",
		ram_block1a_119.port_b_data_width = 1,
		ram_block1a_119.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_119.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_119.port_b_first_address = 12288,
		ram_block1a_119.port_b_first_bit_number = 23,
		ram_block1a_119.port_b_last_address = 16383,
		ram_block1a_119.port_b_logical_ram_depth = 16384,
		ram_block1a_119.port_b_logical_ram_width = 32,
		ram_block1a_119.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_119.power_up_uninitialized = "false",
		ram_block1a_119.ram_block_type = "AUTO",
		ram_block1a_119.lpm_type = "cycloneii_ram_block",
		ram_block1a_119.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[24]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_120portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_120.init_file_layout = "port_b",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_120.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_120.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_120.operation_mode = "dual_port",
		ram_block1a_120.port_a_address_width = 12,
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_120.port_a_first_address = 12288,
		ram_block1a_120.port_a_first_bit_number = 24,
		ram_block1a_120.port_a_last_address = 16383,
		ram_block1a_120.port_a_logical_ram_depth = 16384,
		ram_block1a_120.port_a_logical_ram_width = 32,
		ram_block1a_120.port_b_address_clock = "clock0",
		ram_block1a_120.port_b_address_width = 12,
		ram_block1a_120.port_b_data_out_clear = "none",
		ram_block1a_120.port_b_data_out_clock = "clock0",
		ram_block1a_120.port_b_data_width = 1,
		ram_block1a_120.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_120.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_120.port_b_first_address = 12288,
		ram_block1a_120.port_b_first_bit_number = 24,
		ram_block1a_120.port_b_last_address = 16383,
		ram_block1a_120.port_b_logical_ram_depth = 16384,
		ram_block1a_120.port_b_logical_ram_width = 32,
		ram_block1a_120.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_120.power_up_uninitialized = "false",
		ram_block1a_120.ram_block_type = "AUTO",
		ram_block1a_120.lpm_type = "cycloneii_ram_block",
		ram_block1a_120.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[25]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_121portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_121.init_file_layout = "port_b",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_121.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_121.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_121.operation_mode = "dual_port",
		ram_block1a_121.port_a_address_width = 12,
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_121.port_a_first_address = 12288,
		ram_block1a_121.port_a_first_bit_number = 25,
		ram_block1a_121.port_a_last_address = 16383,
		ram_block1a_121.port_a_logical_ram_depth = 16384,
		ram_block1a_121.port_a_logical_ram_width = 32,
		ram_block1a_121.port_b_address_clock = "clock0",
		ram_block1a_121.port_b_address_width = 12,
		ram_block1a_121.port_b_data_out_clear = "none",
		ram_block1a_121.port_b_data_out_clock = "clock0",
		ram_block1a_121.port_b_data_width = 1,
		ram_block1a_121.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_121.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_121.port_b_first_address = 12288,
		ram_block1a_121.port_b_first_bit_number = 25,
		ram_block1a_121.port_b_last_address = 16383,
		ram_block1a_121.port_b_logical_ram_depth = 16384,
		ram_block1a_121.port_b_logical_ram_width = 32,
		ram_block1a_121.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_121.power_up_uninitialized = "false",
		ram_block1a_121.ram_block_type = "AUTO",
		ram_block1a_121.lpm_type = "cycloneii_ram_block",
		ram_block1a_121.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[26]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_122portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_122.init_file_layout = "port_b",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_122.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_122.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_122.operation_mode = "dual_port",
		ram_block1a_122.port_a_address_width = 12,
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_122.port_a_first_address = 12288,
		ram_block1a_122.port_a_first_bit_number = 26,
		ram_block1a_122.port_a_last_address = 16383,
		ram_block1a_122.port_a_logical_ram_depth = 16384,
		ram_block1a_122.port_a_logical_ram_width = 32,
		ram_block1a_122.port_b_address_clock = "clock0",
		ram_block1a_122.port_b_address_width = 12,
		ram_block1a_122.port_b_data_out_clear = "none",
		ram_block1a_122.port_b_data_out_clock = "clock0",
		ram_block1a_122.port_b_data_width = 1,
		ram_block1a_122.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_122.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_122.port_b_first_address = 12288,
		ram_block1a_122.port_b_first_bit_number = 26,
		ram_block1a_122.port_b_last_address = 16383,
		ram_block1a_122.port_b_logical_ram_depth = 16384,
		ram_block1a_122.port_b_logical_ram_width = 32,
		ram_block1a_122.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_122.power_up_uninitialized = "false",
		ram_block1a_122.ram_block_type = "AUTO",
		ram_block1a_122.lpm_type = "cycloneii_ram_block",
		ram_block1a_122.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[27]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_123portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_123.init_file_layout = "port_b",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_123.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_123.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_123.operation_mode = "dual_port",
		ram_block1a_123.port_a_address_width = 12,
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_123.port_a_first_address = 12288,
		ram_block1a_123.port_a_first_bit_number = 27,
		ram_block1a_123.port_a_last_address = 16383,
		ram_block1a_123.port_a_logical_ram_depth = 16384,
		ram_block1a_123.port_a_logical_ram_width = 32,
		ram_block1a_123.port_b_address_clock = "clock0",
		ram_block1a_123.port_b_address_width = 12,
		ram_block1a_123.port_b_data_out_clear = "none",
		ram_block1a_123.port_b_data_out_clock = "clock0",
		ram_block1a_123.port_b_data_width = 1,
		ram_block1a_123.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_123.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_123.port_b_first_address = 12288,
		ram_block1a_123.port_b_first_bit_number = 27,
		ram_block1a_123.port_b_last_address = 16383,
		ram_block1a_123.port_b_logical_ram_depth = 16384,
		ram_block1a_123.port_b_logical_ram_width = 32,
		ram_block1a_123.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_123.power_up_uninitialized = "false",
		ram_block1a_123.ram_block_type = "AUTO",
		ram_block1a_123.lpm_type = "cycloneii_ram_block",
		ram_block1a_123.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[28]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_124portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_124.init_file_layout = "port_b",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_124.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_124.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_124.operation_mode = "dual_port",
		ram_block1a_124.port_a_address_width = 12,
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_124.port_a_first_address = 12288,
		ram_block1a_124.port_a_first_bit_number = 28,
		ram_block1a_124.port_a_last_address = 16383,
		ram_block1a_124.port_a_logical_ram_depth = 16384,
		ram_block1a_124.port_a_logical_ram_width = 32,
		ram_block1a_124.port_b_address_clock = "clock0",
		ram_block1a_124.port_b_address_width = 12,
		ram_block1a_124.port_b_data_out_clear = "none",
		ram_block1a_124.port_b_data_out_clock = "clock0",
		ram_block1a_124.port_b_data_width = 1,
		ram_block1a_124.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_124.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_124.port_b_first_address = 12288,
		ram_block1a_124.port_b_first_bit_number = 28,
		ram_block1a_124.port_b_last_address = 16383,
		ram_block1a_124.port_b_logical_ram_depth = 16384,
		ram_block1a_124.port_b_logical_ram_width = 32,
		ram_block1a_124.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_124.power_up_uninitialized = "false",
		ram_block1a_124.ram_block_type = "AUTO",
		ram_block1a_124.lpm_type = "cycloneii_ram_block",
		ram_block1a_124.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[29]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_125portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_125.init_file_layout = "port_b",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_125.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_125.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_125.operation_mode = "dual_port",
		ram_block1a_125.port_a_address_width = 12,
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_125.port_a_first_address = 12288,
		ram_block1a_125.port_a_first_bit_number = 29,
		ram_block1a_125.port_a_last_address = 16383,
		ram_block1a_125.port_a_logical_ram_depth = 16384,
		ram_block1a_125.port_a_logical_ram_width = 32,
		ram_block1a_125.port_b_address_clock = "clock0",
		ram_block1a_125.port_b_address_width = 12,
		ram_block1a_125.port_b_data_out_clear = "none",
		ram_block1a_125.port_b_data_out_clock = "clock0",
		ram_block1a_125.port_b_data_width = 1,
		ram_block1a_125.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_125.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_125.port_b_first_address = 12288,
		ram_block1a_125.port_b_first_bit_number = 29,
		ram_block1a_125.port_b_last_address = 16383,
		ram_block1a_125.port_b_logical_ram_depth = 16384,
		ram_block1a_125.port_b_logical_ram_width = 32,
		ram_block1a_125.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_125.power_up_uninitialized = "false",
		ram_block1a_125.ram_block_type = "AUTO",
		ram_block1a_125.lpm_type = "cycloneii_ram_block",
		ram_block1a_125.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[30]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_126portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_126.init_file_layout = "port_b",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_126.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_126.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_126.operation_mode = "dual_port",
		ram_block1a_126.port_a_address_width = 12,
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_126.port_a_first_address = 12288,
		ram_block1a_126.port_a_first_bit_number = 30,
		ram_block1a_126.port_a_last_address = 16383,
		ram_block1a_126.port_a_logical_ram_depth = 16384,
		ram_block1a_126.port_a_logical_ram_width = 32,
		ram_block1a_126.port_b_address_clock = "clock0",
		ram_block1a_126.port_b_address_width = 12,
		ram_block1a_126.port_b_data_out_clear = "none",
		ram_block1a_126.port_b_data_out_clock = "clock0",
		ram_block1a_126.port_b_data_width = 1,
		ram_block1a_126.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_126.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_126.port_b_first_address = 12288,
		ram_block1a_126.port_b_first_bit_number = 30,
		ram_block1a_126.port_b_last_address = 16383,
		ram_block1a_126.port_b_logical_ram_depth = 16384,
		ram_block1a_126.port_b_logical_ram_width = 32,
		ram_block1a_126.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_126.power_up_uninitialized = "false",
		ram_block1a_126.ram_block_type = "AUTO",
		ram_block1a_126.lpm_type = "cycloneii_ram_block",
		ram_block1a_126.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[31]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_127portbdataout[0:0]),
	.portbrewe(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.init_file = "./Lab2-asm-files/PipelineData.mif",
		ram_block1a_127.init_file_layout = "port_b",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_127.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_127.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_127.operation_mode = "dual_port",
		ram_block1a_127.port_a_address_width = 12,
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_127.port_a_first_address = 12288,
		ram_block1a_127.port_a_first_bit_number = 31,
		ram_block1a_127.port_a_last_address = 16383,
		ram_block1a_127.port_a_logical_ram_depth = 16384,
		ram_block1a_127.port_a_logical_ram_width = 32,
		ram_block1a_127.port_b_address_clock = "clock0",
		ram_block1a_127.port_b_address_width = 12,
		ram_block1a_127.port_b_data_out_clear = "none",
		ram_block1a_127.port_b_data_out_clock = "clock0",
		ram_block1a_127.port_b_data_width = 1,
		ram_block1a_127.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_127.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_127.port_b_first_address = 12288,
		ram_block1a_127.port_b_first_bit_number = 31,
		ram_block1a_127.port_b_last_address = 16383,
		ram_block1a_127.port_b_logical_ram_depth = 16384,
		ram_block1a_127.port_b_logical_ram_width = 32,
		ram_block1a_127.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_127.power_up_uninitialized = "false",
		ram_block1a_127.ram_block_type = "AUTO",
		ram_block1a_127.lpm_type = "cycloneii_ram_block",
		ram_block1a_127.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	assign
		address_a_wire = address_a,
		address_b_sel = address_b[13:12],
		address_b_wire = address_b,
		q_b = wire_mux3_result;
endmodule //Memd_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module Memd (
	clock,
	data,
	rdaddress,
	rden,
	wraddress,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	  clock;
	input	[31:0]  data;
	input	[13:0]  rdaddress;
	input	  rden;
	input	[13:0]  wraddress;
	input	  wren;
	output	[31:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
	tri1	  rden;
	tri0	  wren;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [31:0] sub_wire0;
	wire [31:0] q = sub_wire0[31:0];

	Memd_altsyncram	Memd_altsyncram_component (
				.address_a (wraddress),
				.clock0 (clock),
				.data_a (data),
				.rden_b (rden),
				.wren_a (wren),
				.address_b (rdaddress),
				.q_b (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLRdata NUMERIC "0"
// Retrieval info: PRIVATE: CLRq NUMERIC "0"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRrren NUMERIC "0"
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRwren NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "524288"
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "1"
// Retrieval info: PRIVATE: MIFfilename STRING "./Lab2-asm-files/PipelineData.mif"
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "2"
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REGq NUMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "1"
// Retrieval info: PRIVATE: REGrren NUMERIC "1"
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
// Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: VarWidth NUMERIC "0"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "32"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "32"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "32"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "32"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "./Lab2-asm-files/PipelineData.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "16384"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "16384"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: RDCONTROL_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "14"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "14"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "32"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "32"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
// Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
// Retrieval info: USED_PORT: rdaddress 0 0 14 0 INPUT NODEFVAL "rdaddress[13..0]"
// Retrieval info: USED_PORT: rden 0 0 0 0 INPUT VCC "rden"
// Retrieval info: USED_PORT: wraddress 0 0 14 0 INPUT NODEFVAL "wraddress[13..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND "wren"
// Retrieval info: CONNECT: @address_a 0 0 14 0 wraddress 0 0 14 0
// Retrieval info: CONNECT: @address_b 0 0 14 0 rdaddress 0 0 14 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 32 0 data 0 0 32 0
// Retrieval info: CONNECT: @rden_b 0 0 0 0 rden 0 0 0 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 32 0 @q_b 0 0 32 0
// Retrieval info: GEN_FILE: TYPE_NORMAL Memd.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL Memd.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL Memd.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL Memd.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL Memd_inst.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL Memd_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
