

================================================================
== Vitis HLS Report for 'conv_fprop1'
================================================================
* Date:           Fri Mar 14 16:54:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop1_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_96_2      |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_52_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_54_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 25 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 8 
14 --> 15 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 14 
25 --> 26 
26 --> 27 
27 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:93]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 29 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c1_conv_layer1_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c1_conv_layer1_map_w" [../source/hls.cpp:92]   --->   Operation 30 'read' 'c1_conv_layer1_map_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c1_conv_layer1_map_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c1_conv_layer1_map_h" [../source/hls.cpp:92]   --->   Operation 31 'read' 'c1_conv_layer1_map_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.29ns)   --->   "%size = mul i32 %c1_conv_layer1_map_h_read, i32 %c1_conv_layer1_map_w_read" [../source/hls.cpp:92]   --->   Operation 32 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %c1_conv_layer1_map_w_read" [../source/hls.cpp:93]   --->   Operation 33 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln93 = store i31 0, i31 %i" [../source/hls.cpp:93]   --->   Operation 34 'store' 'store_ln93' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 35 [1/2] (2.29ns)   --->   "%size = mul i32 %c1_conv_layer1_map_h_read, i32 %c1_conv_layer1_map_w_read" [../source/hls.cpp:92]   --->   Operation 35 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln83 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:83]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_layer1_map_w"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer1_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_layer1_map_h"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer1_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_layer1_map_count"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer1_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_layer1_kernel_w"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer1_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_layer1_kernel_h"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer1_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_layer1_kernel_count"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer1_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_layer2_data"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer2_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_layer2_error"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer2_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_layer2_b"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer2_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_layer2_db"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_layer2_W"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer2_dW, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_layer2_dW"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer2_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_layer2_map_common"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c1_conv_layer1_map_w"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1_conv_layer1_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c1_conv_layer1_map_h"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1_conv_layer1_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c1_conv_layer1_map_count"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1_conv_layer1_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c1_conv_layer1_kernel_w"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1_conv_layer1_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c1_conv_layer1_kernel_h"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1_conv_layer1_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c1_conv_layer1_kernel_count"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1_conv_layer1_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c1_conv_layer2_data"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer2_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c1_conv_layer2_error"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer2_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c1_conv_layer2_b"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer2_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c1_conv_layer2_db"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c1_conv_layer2_W"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer2_dW, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c1_conv_layer2_dW"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer2_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c1_conv_layer2_map_common"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pconnection, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pconnection"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%c1_conv_layer1_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c1_conv_layer1_map_count"   --->   Operation 97 'read' 'c1_conv_layer1_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.88ns)   --->   "%empty = icmp_eq  i32 %size, i32 0" [../source/hls.cpp:92]   --->   Operation 98 'icmp' 'empty' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%input_layer1_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_layer1_map_count"   --->   Operation 99 'read' 'input_layer1_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %c1_conv_layer1_map_count_read"   --->   Operation 100 'trunc' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body" [../source/hls.cpp:93]   --->   Operation 101 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [../source/hls.cpp:93]   --->   Operation 102 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i31 %i_2" [../source/hls.cpp:93]   --->   Operation 103 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.88ns)   --->   "%icmp_ln93 = icmp_slt  i32 %zext_ln93_1, i32 %c1_conv_layer1_map_count_read" [../source/hls.cpp:93]   --->   Operation 104 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.87ns)   --->   "%add_ln93 = add i31 %i_2, i31 1" [../source/hls.cpp:93]   --->   Operation 105 'add' 'add_ln93' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.end42.loopexit, void %for.body.split" [../source/hls.cpp:93]   --->   Operation 106 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i31 %i_2" [../source/hls.cpp:93]   --->   Operation 107 'trunc' 'trunc_ln93_1' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %i_2" [../source/hls.cpp:93]   --->   Operation 108 'zext' 'zext_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln93_1, i10 0" [../source/hls.cpp:112]   --->   Operation 109 'bitconcatenate' 'tmp' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = trunc i31 %i_2" [../source/hls.cpp:93]   --->   Operation 110 'trunc' 'trunc_ln93_2' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../source/hls.cpp:93]   --->   Operation 111 'specloopname' 'specloopname_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %empty, void %memset.loop.preheader, void %VITIS_LOOP_96_2" [../source/hls.cpp:95]   --->   Operation 112 'br' 'br_ln95' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (1.26ns)   --->   "%call_ln92 = call void @conv_fprop1_Pipeline_1, i64 %c1_conv_layer2_map_common, i32 %size" [../source/hls.cpp:92]   --->   Operation 113 'call' 'call_ln92' <Predicate = (icmp_ln93 & !empty)> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [../source/hls.cpp:115]   --->   Operation 114 'ret' 'ret_ln115' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 115 [1/2] (2.38ns)   --->   "%call_ln92 = call void @conv_fprop1_Pipeline_1, i64 %c1_conv_layer2_map_common, i32 %size" [../source/hls.cpp:92]   --->   Operation 115 'call' 'call_ln92' <Predicate = (!empty)> <Delay = 2.38> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_96_2"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%c1_conv_layer1_kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c1_conv_layer1_kernel_w" [../source/hls.cpp:106]   --->   Operation 117 'read' 'c1_conv_layer1_kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %c1_conv_layer1_kernel_w_read" [../source/hls.cpp:48->../source/hls.cpp:104]   --->   Operation 118 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%c1_conv_layer1_kernel_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c1_conv_layer1_kernel_h" [../source/hls.cpp:106]   --->   Operation 119 'read' 'c1_conv_layer1_kernel_h_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %c1_conv_layer1_kernel_h_read" [../source/hls.cpp:48->../source/hls.cpp:104]   --->   Operation 120 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %c1_conv_layer1_kernel_w_read" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 121 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.88ns)   --->   "%empty_20 = icmp_sgt  i32 %c1_conv_layer1_kernel_h_read, i32 0" [../source/hls.cpp:106]   --->   Operation 122 'icmp' 'empty_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_20, i31 %trunc_ln48_1, i31 0" [../source/hls.cpp:106]   --->   Operation 123 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.88ns)   --->   "%empty_21 = icmp_sgt  i32 %c1_conv_layer1_kernel_w_read, i32 0" [../source/hls.cpp:106]   --->   Operation 124 'icmp' 'empty_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.25ns)   --->   "%smax1 = select i1 %empty_21, i31 %trunc_ln48, i31 0" [../source/hls.cpp:106]   --->   Operation 125 'select' 'smax1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i31 %smax" [../source/hls.cpp:105]   --->   Operation 126 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i31 %smax1" [../source/hls.cpp:105]   --->   Operation 127 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [2/2] (2.29ns)   --->   "%mul_ln105 = mul i62 %zext_ln105, i62 %zext_ln105_1" [../source/hls.cpp:105]   --->   Operation 128 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%input_layer1_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_layer1_map_w" [../source/hls.cpp:105]   --->   Operation 129 'read' 'input_layer1_map_w_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i32 %input_layer1_map_w_read" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 130 'trunc' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (2.29ns)   --->   "%mul_ln105 = mul i62 %zext_ln105, i62 %zext_ln105_1" [../source/hls.cpp:105]   --->   Operation 131 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.body6" [../source/hls.cpp:96]   --->   Operation 132 'br' 'br_ln96' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.26>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_96_2, i31 %add_ln96, void %for.inc" [../source/hls.cpp:96]   --->   Operation 133 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i31 %j" [../source/hls.cpp:96]   --->   Operation 134 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.88ns)   --->   "%icmp_ln96 = icmp_slt  i32 %zext_ln96, i32 %input_layer1_map_count_read" [../source/hls.cpp:96]   --->   Operation 135 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.87ns)   --->   "%add_ln96 = add i31 %j, i31 1" [../source/hls.cpp:96]   --->   Operation 136 'add' 'add_ln96' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %VITIS_LOOP_110_3.loopexit, void %for.body6.split" [../source/hls.cpp:96]   --->   Operation 137 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i31 %j" [../source/hls.cpp:96]   --->   Operation 138 'trunc' 'trunc_ln96' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i31 %j" [../source/hls.cpp:96]   --->   Operation 139 'trunc' 'trunc_ln96_1' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 140 [3/3] (0.99ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i11 %trunc_ln96_1, i11 %empty_19" [../source/hls.cpp:98]   --->   Operation 140 'mul' 'mul_ln98' <Predicate = (icmp_ln96)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%c1_conv_layer2_b_addr = getelementptr i64 %c1_conv_layer2_b, i64 0, i64 %zext_ln93" [../source/hls.cpp:93]   --->   Operation 141 'getelementptr' 'c1_conv_layer2_b_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (1.20ns)   --->   "%c1_conv_layer2_b_load = load i7 %c1_conv_layer2_b_addr" [../source/hls.cpp:93]   --->   Operation 142 'load' 'c1_conv_layer2_b_load' <Predicate = (!icmp_ln96)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_8 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln93 = store i31 %add_ln93, i31 %i" [../source/hls.cpp:93]   --->   Operation 143 'store' 'store_ln93' <Predicate = (!icmp_ln96)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 144 [2/3] (0.99ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i11 %trunc_ln96_1, i11 %empty_19" [../source/hls.cpp:98]   --->   Operation 144 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i11 %trunc_ln96_1, i11 %empty_19" [../source/hls.cpp:98]   --->   Operation 145 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 146 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98 = add i11 %mul_ln98, i11 %trunc_ln93_2" [../source/hls.cpp:98]   --->   Operation 146 'add' 'add_ln98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.18>
ST_11 : Operation 147 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98 = add i11 %mul_ln98, i11 %trunc_ln93_2" [../source/hls.cpp:98]   --->   Operation 147 'add' 'add_ln98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i11 %add_ln98" [../source/hls.cpp:99]   --->   Operation 148 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%pconnection_addr = getelementptr i1 %pconnection, i64 0, i64 %zext_ln99" [../source/hls.cpp:99]   --->   Operation 149 'getelementptr' 'pconnection_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [2/2] (0.53ns)   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:99]   --->   Operation 150 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 1.86>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln96, i10 0" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 151 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../source/hls.cpp:96]   --->   Operation 152 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i11 %add_ln98" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 153 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.86ns)   --->   "%mul_ln61 = mul i16 %zext_ln61, i16 25" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 154 'mul' 'mul_ln61' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/2] ( I:0.53ns O:0.53ns )   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:99]   --->   Operation 155 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %pconnection_load, void %for.inc, void %VITIS_LOOP_54_2.i.preheader" [../source/hls.cpp:99]   --->   Operation 156 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.38ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 157 'br' 'br_ln52' <Predicate = (pconnection_load)> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.70>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln52, void %for.inc32.i.loopexit, i31 0, void %VITIS_LOOP_54_2.i.preheader" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 158 'phi' 'i_1' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 159 'zext' 'zext_ln52' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.88ns)   --->   "%icmp_ln52 = icmp_slt  i32 %zext_ln52, i32 %c1_conv_layer1_map_h_read" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 160 'icmp' 'icmp_ln52' <Predicate = (pconnection_load)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.87ns)   --->   "%add_ln52 = add i31 %i_1, i31 1" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 161 'add' 'add_ln52' <Predicate = (pconnection_load)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc.loopexit, void %VITIS_LOOP_54_2.i.split" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 162 'br' 'br_ln52' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = trunc i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 163 'trunc' 'trunc_ln52_2' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = trunc i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 164 'trunc' 'trunc_ln52_3' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 165 'specloopname' 'specloopname_ln52' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (1.70ns)   --->   "%empty_22 = mul i10 %trunc_ln52_3, i10 %trunc_ln93" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 166 'mul' 'empty_22' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3.i" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 167 'br' 'br_ln54' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.38>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 168 'br' 'br_ln0' <Predicate = (pconnection_load & !icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.body6" [../source/hls.cpp:96]   --->   Operation 169 'br' 'br_ln96' <Predicate = (!icmp_ln52) | (!pconnection_load)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.92>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %VITIS_LOOP_54_2.i.split, i31 %add_ln54, void %VITIS_LOOP_57_3.i.split" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 170 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 171 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.88ns)   --->   "%icmp_ln54 = icmp_slt  i32 %zext_ln54, i32 %c1_conv_layer1_map_w_read" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 172 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.87ns)   --->   "%add_ln54 = add i31 %j_1, i31 1" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 173 'add' 'add_ln54' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc32.i.loopexit, void %VITIS_LOOP_57_3.i.split" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 174 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 175 'trunc' 'trunc_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 176 'trunc' 'trunc_ln54_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 177 [2/2] (0.00ns)   --->   "%call_ln106 = call void @conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, i32 %c1_conv_layer1_kernel_w_read, i62 %mul_ln105, i17 %trunc_ln52_2, i17 %trunc_ln52_1, i16 %trunc_ln52, i17 %trunc_ln54, i17 %tmp_1, i64 %input_layer2_data, i16 %mul_ln61, i64 %c1_conv_layer2_W, i64 %sum_loc" [../source/hls.cpp:106]   --->   Operation 177 'call' 'call_ln106' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 178 [1/1] (0.72ns)   --->   "%add_ln64 = add i10 %trunc_ln54_1, i10 %empty_22" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 178 'add' 'add_ln64' <Predicate = (icmp_ln54)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %add_ln64" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 179 'zext' 'zext_ln64' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%c1_conv_layer2_map_common_addr = getelementptr i64 %c1_conv_layer2_map_common, i64 0, i64 %zext_ln64" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 180 'getelementptr' 'c1_conv_layer2_map_common_addr' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 181 [2/2] (1.20ns)   --->   "%c1_conv_layer2_map_common_load = load i10 %c1_conv_layer2_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 181 'load' 'c1_conv_layer2_map_common_load' <Predicate = (icmp_ln54)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [../source/hls.cpp:52->../source/hls.cpp:104]   --->   Operation 182 'br' 'br_ln52' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.20>
ST_15 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln106 = call void @conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, i32 %c1_conv_layer1_kernel_w_read, i62 %mul_ln105, i17 %trunc_ln52_2, i17 %trunc_ln52_1, i16 %trunc_ln52, i17 %trunc_ln54, i17 %tmp_1, i64 %input_layer2_data, i16 %mul_ln61, i64 %c1_conv_layer2_W, i64 %sum_loc" [../source/hls.cpp:106]   --->   Operation 183 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 184 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c1_conv_layer2_map_common_load = load i10 %c1_conv_layer2_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 184 'load' 'c1_conv_layer2_map_common_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 185 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i64 %c1_conv_layer2_map_common_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 186 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [8/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 187 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 188 [7/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 188 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 189 [6/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 189 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 190 [5/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 190 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 191 [4/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 191 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 192 [3/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 192 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 193 [2/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 193 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 194 [1/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 194 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.20>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 195 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i64 %add28_i" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 196 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln64 = store i64 %bitcast_ln64_1, i10 %c1_conv_layer2_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:104]   --->   Operation 197 'store' 'store_ln64' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3.i" [../source/hls.cpp:54->../source/hls.cpp:104]   --->   Operation 198 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.20>
ST_25 : Operation 199 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c1_conv_layer2_b_load = load i7 %c1_conv_layer2_b_addr" [../source/hls.cpp:93]   --->   Operation 199 'load' 'c1_conv_layer2_b_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 26 <SV = 9> <Delay = 1.26>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%empty_23 = bitcast i64 %c1_conv_layer2_b_load" [../source/hls.cpp:93]   --->   Operation 200 'bitcast' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [2/2] (1.26ns)   --->   "%call_ln92 = call void @conv_fprop1_Pipeline_VITIS_LOOP_110_3, i32 %size, i17 %tmp, i64 %c1_conv_layer2_data, i64 %c1_conv_layer2_map_common, i64 %empty_23" [../source/hls.cpp:92]   --->   Operation 201 'call' 'call_ln92' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 10> <Delay = 0.00>
ST_27 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln92 = call void @conv_fprop1_Pipeline_VITIS_LOOP_110_3, i32 %size, i17 %tmp, i64 %c1_conv_layer2_data, i64 %c1_conv_layer2_map_common, i64 %empty_23" [../source/hls.cpp:92]   --->   Operation 202 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body" [../source/hls.cpp:93]   --->   Operation 203 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 2.291ns
The critical path consists of the following:
	wire read operation ('out_w', ../source/hls.cpp:92) on port 'c1_conv_layer1_map_w' (../source/hls.cpp:92) [94]  (0.000 ns)
	'mul' operation 32 bit ('size', ../source/hls.cpp:92) [96]  (2.291 ns)

 <State 2>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('size', ../source/hls.cpp:92) [96]  (2.291 ns)

 <State 3>: 0.880ns
The critical path consists of the following:
	'icmp' operation 1 bit ('empty', ../source/hls.cpp:92) [98]  (0.880 ns)

 <State 4>: 2.147ns
The critical path consists of the following:
	'load' operation 31 bit ('i', ../source/hls.cpp:93) on local variable 'i', ../source/hls.cpp:93 [105]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln93', ../source/hls.cpp:93) [107]  (0.880 ns)
	'call' operation 0 bit ('call_ln92', ../source/hls.cpp:92) to 'conv_fprop1_Pipeline_1' [118]  (1.267 ns)

 <State 5>: 2.389ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln92', ../source/hls.cpp:92) to 'conv_fprop1_Pipeline_1' [118]  (2.389 ns)

 <State 6>: 2.293ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln105', ../source/hls.cpp:105) [134]  (2.293 ns)

 <State 7>: 2.293ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln105', ../source/hls.cpp:105) [134]  (2.293 ns)

 <State 8>: 1.267ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('c1_conv_layer2_b_addr', ../source/hls.cpp:93) [197]  (0.000 ns)
	'load' operation 64 bit ('c1_conv_layer2_b_load', ../source/hls.cpp:93) on array 'c1_conv_layer2_b' [198]  (1.200 ns)
	blocking operation 0.067 ns on control path)

 <State 9>: 0.996ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[148] ('mul_ln98', ../source/hls.cpp:98) [147]  (0.996 ns)

 <State 10>: 0.645ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[148] ('mul_ln98', ../source/hls.cpp:98) [147]  (0.000 ns)
	'add' operation 11 bit of DSP[148] ('add_ln98', ../source/hls.cpp:98) [148]  (0.645 ns)

 <State 11>: 1.182ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[148] ('add_ln98', ../source/hls.cpp:98) [148]  (0.645 ns)
	'getelementptr' operation 7 bit ('pconnection_addr', ../source/hls.cpp:99) [152]  (0.000 ns)
	'load' operation 1 bit ('pconnection_load', ../source/hls.cpp:99) on array 'pconnection' [153]  (0.537 ns)

 <State 12>: 1.860ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln61', ../source/hls.cpp:61->../source/hls.cpp:104) [151]  (1.860 ns)

 <State 13>: 1.700ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', ../source/hls.cpp:52->../source/hls.cpp:104) with incoming values : ('add_ln52', ../source/hls.cpp:52->../source/hls.cpp:104) [158]  (0.000 ns)
	'mul' operation 10 bit ('empty_22', ../source/hls.cpp:52->../source/hls.cpp:104) [167]  (1.700 ns)

 <State 14>: 1.925ns
The critical path consists of the following:
	'phi' operation 31 bit ('j', ../source/hls.cpp:54->../source/hls.cpp:104) with incoming values : ('add_ln54', ../source/hls.cpp:54->../source/hls.cpp:104) [170]  (0.000 ns)
	'add' operation 10 bit ('add_ln64', ../source/hls.cpp:64->../source/hls.cpp:104) [181]  (0.725 ns)
	'getelementptr' operation 10 bit ('c1_conv_layer2_map_common_addr', ../source/hls.cpp:64->../source/hls.cpp:104) [183]  (0.000 ns)
	'load' operation 64 bit ('c1_conv_layer2_map_common_load', ../source/hls.cpp:64->../source/hls.cpp:104) on array 'c1_conv_layer2_map_common' [184]  (1.200 ns)

 <State 15>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('c1_conv_layer2_map_common_load', ../source/hls.cpp:64->../source/hls.cpp:104) on array 'c1_conv_layer2_map_common' [184]  (1.200 ns)

 <State 16>: 1.905ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_loc_load') on local variable 'sum_loc' [180]  (0.000 ns)
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:104) [186]  (1.905 ns)

 <State 17>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:104) [186]  (1.905 ns)

 <State 18>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:104) [186]  (1.905 ns)

 <State 19>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:104) [186]  (1.905 ns)

 <State 20>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:104) [186]  (1.905 ns)

 <State 21>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:104) [186]  (1.905 ns)

 <State 22>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:104) [186]  (1.905 ns)

 <State 23>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:104) [186]  (1.905 ns)

 <State 24>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', ../source/hls.cpp:64->../source/hls.cpp:104) of variable 'bitcast_ln64_1', ../source/hls.cpp:64->../source/hls.cpp:104 on array 'c1_conv_layer2_map_common' [188]  (1.200 ns)

 <State 25>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('c1_conv_layer2_b_load', ../source/hls.cpp:93) on array 'c1_conv_layer2_b' [198]  (1.200 ns)

 <State 26>: 1.267ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln92', ../source/hls.cpp:92) to 'conv_fprop1_Pipeline_VITIS_LOOP_110_3' [200]  (1.267 ns)

 <State 27>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
