<profile>

<section name = "Vitis HLS Report for 'STEPMUL'" level="0">
<item name = "Date">Tue Mar 18 15:42:25 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.580 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 32.000 ns, 32.000 ns, 5, 5, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 135, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 0, 12, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 31, -</column>
<column name="Register">-, -, 168, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16ns_16ns_32_1_1_U1">mul_16ns_16ns_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16ns_16ns_32_1_1_U2">mul_16ns_16ns_32_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3">ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1, (i0 + i1) * i2 - i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="a_plus_b_fu_101_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln63_fu_141_p2">+, 0, 0, 40, 33, 33</column>
<column name="res">+, 0, 0, 71, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ac_reg_210">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="bd_reg_216">32, 0, 32, 0</column>
<column name="input1_high_reg_195">16, 0, 16, 0</column>
<column name="input1_low_reg_185">16, 0, 16, 0</column>
<column name="input2_high_reg_200">16, 0, 16, 0</column>
<column name="input2_low_reg_190">16, 0, 16, 0</column>
<column name="sub_ln63_reg_227">35, 0, 35, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, STEPMUL, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, STEPMUL, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, STEPMUL, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, STEPMUL, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, STEPMUL, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, STEPMUL, return value</column>
<column name="input1">in, 32, ap_none, input1, pointer</column>
<column name="input2">in, 32, ap_none, input2, pointer</column>
<column name="res">out, 64, ap_vld, res, pointer</column>
<column name="res_ap_vld">out, 1, ap_vld, res, pointer</column>
</table>
</item>
</section>
</profile>
