# 1 "arch/arm64/boot/dts/qcom/msm8917-hannah-p0.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8917-hannah-p0.dts"
# 13 "arch/arm64/boot/dts/qcom/msm8917-hannah-p0.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917.dtsi"
# 1 "arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "include/dt-bindings/clock/msm-clocks-8952.h" 1
# 16 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "include/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 17 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "include/dt-bindings/spmi/spmi.h" 1
# 18 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 19 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8917";
 compatible = "qcom,msm8917";
 qcom,msm-id = <303 0x0>, <308 0x0>, <309 0x0>;
 interrupt-parent = <&wakegic>;

 chosen {
  bootargs = "sched_enable_hmp=1";
 };

 aliases {

  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd4 = &smdtty_mbalbridge;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  spi3 = &spi_3;
  spi6 = &spi_6;
  i2c2 = &i2c_2;
  i2c5 = &i2c_5;
  i2c3 = &i2c_3;
  i2c4 = &i2c_4;
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   vbmeta {
    compatible = "android,vbmeta";
    parts = "vbmeta,boot,system,vendor,dtbo,recovery";
   };

   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait,avb";
     status = "ok";
    };
   };
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  other_ext_mem: other_ext_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x85b00000 0x0 0xd00000>;
  };

  modem_mem: modem_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86800000 0x0 0x5500000>;
  };

  adsp_fw_mem: adsp_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8bd00000 0x0 0x1100000>;
  };

  wcnss_fw_mem: wcnss_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8ce00000 0x0 0x700000>;
  };

  venus_mem: venus_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
   alignment = <0 0x400000>;
   size = <0 0x0800000>;
  };

  secure_mem: secure_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x7000000>;
   status = "disabled";
  };

  qseecom_mem: qseecom_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1000000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x400000>;
  };

  adsp_mem: adsp_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x400000>;
  };

  cont_splash_mem: splash_region@83000000 {
   reg = <0x0 0x90000000 0x0 0x1400000>;
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x400000>;
  };
 };

 soc: soc { };
 vendor: vendor {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";
 };
};

# 1 "arch/arm64/boot/dts/qcom/msm8917-pinctrl.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8917-pinctrl";
  reg = <0x1000000 0x300000>;
  reg-names = "pinctrl_regs";
  interrupts-extended = <&wakegic 0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  interrupt-parent = <&wakegpio>;
  #interrupt-cells = <2>;

# 1 "arch/arm64/boot/dts/qcom/msm8917-camera-pinctrl.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-camera-pinctrl.dtsi"
cci {
 cci0_active: cci0_active {

  mux {

   pins = "gpio29", "gpio30";
   function = "cci_i2c";
  };

  config {
   pins = "gpio29", "gpio30";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci0_suspend: cci0_suspend {

  mux {

   pins = "gpio29", "gpio30";
   function = "cci_i2c";
  };

  config {
   pins = "gpio29", "gpio30";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci1_active: cci1_active {

  mux {

   pins = "gpio31", "gpio32";
   function = "cci_i2c";
  };

  config {
   pins = "gpio31", "gpio32";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci1_suspend: cci1_suspend {

  mux {

   pins = "gpio31", "gpio32";
   function = "cci_i2c";
  };

  config {
   pins = "gpio31", "gpio32";
   drive-strength = <2>;
   bias-disable;
  };
 };
};


cam_sensor_mclk0_default: cam_sensor_mclk0_default {

 mux {

  pins = "gpio26";
  function = "cam_mclk";
 };

 config {
  pins = "gpio26";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

 mux {

  pins = "gpio26";
  function = "cam_mclk";
 };

 config {
  pins = "gpio26";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_rear_default: cam_sensor_rear_default {

 mux {
  pins = "gpio36", "gpio35";
  function = "gpio";
 };

 config {
  pins = "gpio36","gpio35";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_sleep: cam_sensor_rear_sleep {

 mux {
  pins = "gpio36","gpio35";
  function = "gpio";
 };

 config {
  pins = "gpio36","gpio35";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig: cam_sensor_rear_vdig {

 mux {
  pins = "gpio62";
  function = "gpio";
 };

 config {
  pins = "gpio62";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig_sleep: cam_sensor_rear_vdig_sleep {

 mux {
  pins = "gpio62";
  function = "gpio";
 };

 config {
  pins = "gpio62";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig_qm215: cam_sensor_rear_vdig_qm215 {

 mux {
  pins = "gpio25";
  function = "gpio";
 };

 config {
  pins = "gpio25";
  output-high;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig_sleep_qm215: cam_sensor_rear_vdig_sleep_qm215 {

 mux {
  pins = "gpio25";
  function = "gpio";
 };

 config {
  pins = "gpio25";
  output-low;
  drive-strength = <2>;
 };
};
cam_sensor_mclk1_default: cam_sensor_mclk1_default {

 mux {

  pins = "gpio27";
  function = "cam_mclk";
 };

 config {
  pins = "gpio27";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

 mux {

  pins = "gpio27";
  function = "cam_mclk";
 };

 config {
  pins = "gpio27";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_front_default: cam_sensor_front_default {

 mux {
  pins = "gpio38","gpio50";
  function = "gpio";
 };

 config {
  pins = "gpio38","gpio50";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_front_sleep: cam_sensor_front_sleep {

 mux {
  pins = "gpio38","gpio50";
  function = "gpio";
 };

 config {
  pins = "gpio38","gpio50";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk2_default: cam_sensor_mclk2_default {

 mux {

  pins = "gpio28";
  function = "cam_mclk";
 };

 config {
  pins = "gpio28";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

 mux {

  pins = "gpio28";
  function = "cam_mclk";
 };

 config {
  pins = "gpio28";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_front1_default: cam_sensor_front1_default {

 mux {
  pins = "gpio40", "gpio39";
  function = "gpio";
 };

 config {
  pins = "gpio40", "gpio39";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_front1_sleep: cam_sensor_front1_sleep {

 mux {
  pins = "gpio40", "gpio39";
  function = "gpio";
 };

 config {
  pins = "gpio40", "gpio39";
  bias-disable;
  drive-strength = <2>;
 };
};
# 27 "arch/arm64/boot/dts/qcom/msm8917-pinctrl.dtsi" 2

  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

  };

  blsp1_uart1 {
   blsp1_uart1_active: blsp1_uart1_active {
    mux {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     function = "blsp_uart1";
    };

    config {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart1_sleep: blsp1_uart1_sleep {
    mux {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  cdc_mclk2_pin {
   cdc_mclk2_sleep: cdc_mclk2_sleep {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   cdc_mclk2_active: cdc_mclk2_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio60", "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio60", "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

   pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
    };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  pmx_sdc1_rclk {
   sdc1_rclk_on: sdc1_rclk_on {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_rclk_off: sdc1_rclk_off {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };
  };

  pmx_sdc1_clk {
   sdc1_clk_on: sdc1_clk_on {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };

   sdc1_clk_off: sdc1_clk_off {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_cmd {
   sdc1_cmd_on: sdc1_cmd_on {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_cmd_off: sdc1_cmd_off {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_data {
   sdc1_data_on: sdc1_data_on {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_data_off: sdc1_data_off {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  sdhc2_cd_pin {
   sdc2_cd_on: cd_on {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_cd_off: cd_off {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_sdc2_clk {
   sdc2_clk_on: sdc2_clk_on {
    config {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };
   };

   sdc2_clk_off: sdc2_clk_off {
    config {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_cmd {
   sdc2_cmd_on: sdc2_cmd_on {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_cmd_off: sdc2_cmd_off {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_data {
   sdc2_data_on: sdc2_data_on {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_data_off: sdc2_data_off {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
    };
  };

  sdc2_wlan_gpio {
   sdc2_wlan_gpio_active: sdc2_wlan_gpio_active {
    config {
     pins = "gpio99";
     output-high;
     drive-strength = <8>;
     bias-pull-up;
    };
   };
   sdc2_wlan_gpio_sleep: sdc2_wlan_gpio_sleep {
    config {
     pins = "gpio99";
     output-low;
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  pri_mi2s_mclk_b_lines {
   pri_mi2s_mclk_b_default: pri_mi2s_mclk_default {
    mux {
     pins = "gpio69";
     function = "pri_mi2s_mclk_b";
    };
    config {
     pins = "gpio69";
     drive-strength = <8>;
     bias-disable;
     input-enable;
    };
   };
  };

  sec_mi2s_mclk_a_lines {
   sec_mi2s_mclk_a_active: sec_mi2s_mclk_a_active {
    mux {
     pins = "gpio25";
     function = "sec_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
     bias-disable;
    };
   };

   sec_mi2s_mclk_a_sleep: sec_mi2s_mclk_a_sleep {
    mux {
     pins = "gpio25";
     function = "sec_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
     pins = "gpio85", "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85", "gpio88";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
     pins = "gpio85", "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85", "gpio88";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  spi6 {
   spi6_default: spi6_default {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_sleep: spi6_sleep {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi6_cs0_active: cs0_active {

    mux {
     pins = "gpio47";
     function = "blsp6_spi";
    };

    config {
     pins = "gpio47";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio47";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi6_cs1_active: cs1_active {

    mux {
     pins = "gpio22";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio22";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_cs1_sleep: cs1_sleep {

    mux {
     pins = "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  fpc_reset_int {
   fpc_reset_low: reset_low {
    mux {
     pins = "gpio124";
     function = "fpc_reset_gpio_low";
    };

    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   fpc_reset_high: reset_high {
    mux {
     pins = "gpio124";
     function = "fpc_reset_gpio_high";
    };

    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };

   fpc_int_low: int_low {
    mux {
     pins = "gpio48";
    };
    config {
     pins = "gpio48";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };


  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  i2c_4 {
   i2c_4_active: i2c_4_active {

    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_4_sleep: i2c_4_sleep {

    mux {
     pins = "gpio14", "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_6 {
   i2c_6_active: i2c_6_active {

    mux {
     pins = "gpio22", "gpio23";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_6_sleep: i2c_6_sleep {

    mux {
     pins = "gpio22", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_disable_active: nfc_disable_active {

    mux {

     pins = "gpio16", "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio130";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_disable_suspend: nfc_disable_suspend {

    mux {

     pins = "gpio16", "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio130";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  tlmm_pmi_flash_led {
   rear_flash_led_enable: rear_flash_led_enable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <16>;
     output-high;
    };
   };

   rear_flash_led_disable: rear_flash_led_disable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <2>;
     output-low;
    };
   };

   front_flash_led_enable: front_flash_led_enable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <16>;
     output-high;
    };
   };

   front_flash_led_disable: front_flash_led_disable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     output-low;
    };
   };
  };

  usbc_int_default: usbc_int_default {
   mux {
    pins = "gpio97", "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio97", "gpio131";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio85";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio85";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio88";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio88";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio86";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio86";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio86";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio86";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };
  sec_mi2s_ws {
   sec_mi2s_ws_sleep: sec_mi2s_ws_sleep {
    mux {
     pins = "gpio95";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_ws_active: sec_mi2s_ws_active {
    mux {
     pins = "gpio95";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio95";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };
  sec_mi2s_sck {
   sec_mi2s_sck_sleep: sec_mi2s_sck_sleep {
    mux {
     pins = "gpio94";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio94";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_sck_active: sec_mi2s_sck_active {
    mux {
     pins = "gpio94";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio94";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio12";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio12";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio13";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio13";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  usb_mode_select: usb_mode_select {
   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };

  usb2533_hub_reset: usb2533_hub_reset {
   mux {
    pins = "gpio100";
    function = "gpio";
   };

   config {
    pins = "gpio100";
    drive-strength = <2>;
    output-low;
   };
  };
 };
};
# 163 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-camera.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-camera.dtsi"
&soc {
 qcom,msm-cam@1b00000 {
  compatible = "qcom,msm-cam";
  reg = <0x1b00000 0x40000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 160000000 320000000 320000000>;
 };

 qcom,csiphy@1b34000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.4.2", "qcom,csiphy";
  reg = <0x1b34000 0x1000>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0 0>;
 };

 qcom,csiphy@1b35000 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.4.2", "qcom,csiphy";
  reg = <0x1b35000 0x1000>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0 0>;
 };

 qcom,csid@1b30000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csid-v3.4.3", "qcom,csid";
  reg = <0x1b30000 0x400>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8937_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b30400 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csid-v3.4.3", "qcom,csid";
  reg = <0x1b30400 0x400>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8937_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b30800 {
  status = "ok";
  cell-index = <2>;
  compatible = "qcom,csid-v3.4.3", "qcom,csid";
  reg = <0x1b30800 0x400>;
  reg-names = "csid";
  interrupts = <0 153 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8937_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xf3f25940>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,ispif@1b31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b31000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  vfe0-vdd-supply = <&gdsc_vfe>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  qcom,vdd-names = "vfe0-vdd", "vfe1-vdd";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>;
  clock-names = "ispif_ahb_clk",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "camss_ahb_src",
   "csi0_src_clk", "csi0_clk",
   "csi0_rdi_clk", "csi0_pix_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_rdi_clk", "csi1_pix_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_rdi_clk", "csi2_pix_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk", "vfe1_clk_src",
   "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = <61540000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-cntl-support;
  qcom,clock-control = "SET_RATE","NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE";
 };

 vfe0: qcom,vfe0@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk", "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <400000000>;
  max-clk-turbo = <432000000>;
 };

 vfe1: qcom,vfe1@1b14000 {
  cell-index = <1>;
  compatible = "qcom,vfe40";
  reg = <0x1b14000 0x1000>,
   <0x1ba0000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 29 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe1>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>,
   <&clock_gcc 0x634a738a>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <400000000>;
  max-clk-turbo = <432000000>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 qcom,cam_smmu {
  status = "ok";
  compatible = "qcom,msm-cam-smmu";
  msm_cam_smmu_cb1: msm_cam_smmu_cb1 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_iommu 0x400 0x00>,
    <&apps_iommu 0x2400 0x00>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb2: msm_cam_smmu_cb2 {
   compatible = "qcom,msm-cam-smmu-cb";
   label = "vfe_secure";
   qcom,secure-context;
  };

  msm_cam_smmu_cb3: msm_cam_smmu_cb3 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_iommu 0x1c00 0x00>;
   label = "cpp";
  };

  msm_cam_smmu_cb4: msm_cam_smmu_cb4 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_iommu 0x1800 0x00>;
   label = "jpeg_enc0";
  };
 };

 qcom,jpeg@1b1c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  qcom,vdd-names = "vdd";
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3bfa7603>,
   <&clock_gcc 0x3e278896>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>;
  qcom,clock-rates = <266670000 0 0 0 0>;
  qcom,qos-reg-settings = <0x28 0x0000555e>,
   <0xc8 0x00005555>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 800000 800000>;
  qcom,vbif-reg-settings = <0xc0 0x10101000>,
   <0xb0 0x10100010>;
 };

 qcom,irqrouter@1b00000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
   <0x1b80000 0x200>,
   <0x1b18000 0x018>,
   <0x1858078 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "vdd";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x8382f56d>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0xbbf73861>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "ispif_ahb_clk", "cpp_core_clk",
   "camss_top_ahb_clk", "camss_vfe_cpp_ahb_clk",
   "camss_vfe_cpp_axi_clk", "camss_vfe_cpp_clk",
   "micro_iface_clk", "camss_ahb_clk";
  qcom,clock-rates = <61540000 180000000 0 0 0 180000000 0 0>;
  qcom,min-clock-rate = <133000000>;
  resets = <&clock_gcc 0>;
  reset-names = "micro_iface_reset";
  qcom,bus-master = <1>;
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,micro-reset;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <156>;
   qcom,plane-base = <141>;
   qcom,stripe-size = <27>;
   qcom,plane-size = <5>;
   qcom,fe-ptr-off = <5>;
   qcom,we-ptr-off = <11>;
  };
 };

 cci: qcom,cci@1b0c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x822f3d97>,
   <&clock_gcc 0xa81c11ba>,
   <&clock_gcc 0xb7dd8824>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "ispif_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk", "camss_top_ahb_clk";
  qcom,clock-rates = <61540000 19200000 0 0 0 0>,
    <61540000 37500000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 29 0>,
   <&tlmm 30 0>,
   <&tlmm 31 0>,
   <&tlmm 32 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
      "CCI_I2C_CLK0",
      "CCI_I2C_DATA1",
      "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };

  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <19>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 164 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-cpu.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-cpu.dtsi"
/ {
 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {

   cluster0 {
   };

   cluster1 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  CPU0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;

         qcom,dump-size = <0x0>;
   };
   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU2: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU3: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

 };

 energy_costs: energy-costs {
  compatible = "sched-energy";

  CPU_COST_0: core-cost0 {
   busy-cost-data = <
     960000 159
     998400 172
    1094400 207
    1209600 244
    1248000 256
    1305600 283
    1401000 327
    1497600 343
   >;
   idle-cost-data = <
    100 80 60 40
   >;
  };
  CLUSTER_COST_0: cluster-cost0 {
   busy-cost-data = <
     960000 53
     998400 55
    1094400 61
    1209600 68
    1248000 71
    1305600 77
    1401000 85
    1497600 88
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
 };
};

&soc {
 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l2_dump1 {

   qcom,dump-node = <&L2_1>;
   qcom,dump-id = <0xC1>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x83>;
  };
 };
};
# 165 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-pm.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-pm.dtsi"
# 1 "include/dt-bindings/msm/pm.h" 1
# 15 "arch/arm64/boot/dts/qcom/msm8917-pm.dtsi" 2

&soc {
 qcom,spm@b012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb012000 0x1000>;
  qcom,name = "perf-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C11840A>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0{
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "perf";
   qcom,psci-mode-shift = <4>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "perf-l2-wfi";
    qcom,psci-mode = <1>;
    qcom,latency-us = <180>;
    qcom,ss-power = <429>;
    qcom,energy-overhead = <162991>;
    qcom,time-overhead = <305>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "perf-l2-gdhs";
    qcom,psci-mode = <4>;
    qcom,latency-us = <280>;
    qcom,ss-power = <421>;
    qcom,energy-overhead = <257510>;
    qcom,time-overhead = <520>;
    qcom,min-child-idx = <1>;
    qcom,reset-level = <2>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "perf-l2-retention";
    qcom,psci-mode = <2>;
    qcom,latency-us = <650>;
    qcom,ss-power = <350>;
    qcom,energy-overhead = <651061>;
    qcom,time-overhead = <1350>;
    qcom,min-child-idx = <1>;
    qcom,reset-level = <1>;
   };

   qcom,pm-cluster-level@3{
    reg = <3>;
    label = "perf-l2-pc";
    qcom,psci-mode = <5>;
    qcom,latency-us = <11200>;
    qcom,ss-power = <320>;
    qcom,energy-overhead = <917561>;
    qcom,time-overhead = <1700>;
    qcom,min-child-idx = <1>;
    qcom,is-reset;
    qcom,notify-rpm;
    qcom,reset-level = <3>;
   };

   qcom,pm-cpu {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

    qcom,pm-cpu-level@0 {
     reg = <0>;
     label = "wfi";
     qcom,psci-cpu-mode = <1>;
     qcom,latency-us = <12>;
     qcom,ss-power = <463>;
     qcom,energy-overhead = <23520>;
     qcom,time-overhead = <25>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     label = "pc";
     qcom,psci-cpu-mode = <3>;
     qcom,latency-us = <180>;
     qcom,ss-power = <429>;
     qcom,energy-overhead = <162991>;
     qcom,time-overhead = <305>;
     qcom,use-broadcast-timer;
     qcom,is-reset;
     qcom,reset-level = <3>;
    };
   };
  };
 };

 qcom,rpm-stats@29dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>, <0x290014 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x5000>;
  qcom,masters = "APSS", "MPSS", "PRONTO", "TZ", "LPASS";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
};
# 166 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-ion.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@8 {
   reg = <8>;
   memory-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 167 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-smp2p.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/msm8917-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@b011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss@b011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 qcom,smp2p-adsp@b011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 291 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 168 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-coresight.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-coresight.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8937-coresight.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8937-coresight.dtsi"
&soc {
 tmc_etr: tmc@6028000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6028000 0x1000>,
    <0x6044000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  arm,buffer-size = <0x100000>;
  arm,sg-enable;
  qcom,force-reg-dump;

  coresight-name = "coresight-tmc-etr";
  coresight-csr = <&csr>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   tmc_etr_in_replicator: endpoint {
    slave-mode;
    remote-endpoint = <&replicator_out_tmc_etr>;
   };
  };
 };

 tmc_etf: tmc@6027000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6027000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";
  coresight-csr = <&csr>;

  arm,default-sink;
  qcom,force-reg-dump;

  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    tmc_etf_out_replicator:endpoint {
     remote-endpoint =
      <&replicator_in_tmc_etf>;
    };
   };

   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_in0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_tmc_etf>;
    };
   };
  };
 };

 replicator: replicator@6026000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6026000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    replicator_out_tmc_etr: endpoint {
     remote-endpoint =
      <&tmc_etr_in_replicator>;
    };
   };

   port@1 {
    reg = <0>;
    replicator_in_tmc_etf: endpoint {
     slave-mode;
     remote-endpoint =
      <&tmc_etf_out_replicator>;
    };
   };
  };
 };

 funnel_in0: funnel@6021000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6021000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_in0_out_tmc_etf: endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_in0>;
    };
   };

   port@1 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };

   port@2 {
    reg = <6>;
    funnel_in0_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_in0>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_in0_in_funnel_center: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_center_out_funnel_in0>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_in0_in_funnel_right: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_right_out_funnel_in0>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_in0_in_funnel_mm: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_mm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_center: funnel@6100000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6100000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-center";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_center_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_center>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_center_in_rpm_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&rpm_etm0_out_funnel_center>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_center_in_dbgui: endpoint {
     slave-mode;
     remote-endpoint =
      <&dbgui_out_funnel_center>;
    };
   };
  };
 };

 funnel_right: funnel@6120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6120000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-right";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_right_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_right>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_right_in_modem_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&modem_etm0_out_funnel_right>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_right_in_funnel_apss: endpoint {
     slave-mode;
     remote-endpoint =
            <&funnel_apss_out_funnel_right>;
    };
   };
  };
 };

 funnel_mm: funnel@6130000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6130000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-mm";
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_mm_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_mm>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_mm_in_wcn_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&wcn_etm0_out_funnel_mm>;
    };
   };

   port@2 {
    reg = <4>;
    funnel_mm_in_funnel_cam: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_cam_out_funnel_mm>;
    };
   };

   port@3 {
    reg = <5>;
    funnel_mm_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&audio_etm0_out_funnel_mm>;
    };
   };

   port@4 {
    reg = <6>;
    funnel_mm_in_gfx: endpoint {
     slave-mode;
     remote-endpoint =
      <&gfx_out_funnel_mm>;
    };
   };
  };
 };

 funnel_cam: funnel@6132000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6132000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-cam";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   funnel_cam_out_funnel_mm: endpoint {
    remote-endpoint = <&funnel_mm_in_funnel_cam>;
   };
  };
 };

 funnel_apss: funnel@61a1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x61a1000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_apss_out_funnel_right: endpoint {
     remote-endpoint =
      <&funnel_right_in_funnel_apss>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss0_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss0>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_apss0_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss0>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_apss0_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss0>;
    };
   };

   port@4 {
    reg = <3>;
    funnel_apss0_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss0>;
    };
   };

   port@5 {
    reg = <4>;
    funnel_apss0_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss0>;
    };
   };

   port@6 {
    reg = <5>;
    funnel_apss0_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss0>;
    };
   };

   port@7 {
    reg = <6>;
    funnel_apss0_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss0>;
     };
   };

   port@8 {
    reg = <7>;
    funnel_apss0_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss0>;
    };
   };
  };
 };

 etm4: etm@619c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x619c000 0x1000>;
  cpu = <&CPU4>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm4";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm4_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm4>;
   };
  };
 };

 etm5: etm@619d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x619d000 0x1000>;
  cpu = <&CPU5>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm5";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm5_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm5>;
   };
  };
 };

 etm6: etm@619e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x619e000 0x1000>;
  cpu = <&CPU6>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm6";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm6_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm6>;
   };
  };
 };

 etm7: etm@619f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x619f000 0x1000>;
  cpu = <&CPU7>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm7";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm7_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm7>;
   };
  };
 };

 etm0: etm@61bc000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x61bc000 0x1000>;
  cpu = <&CPU0>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm0_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm0>;
   };
  };
 };

 etm1: etm@61bd000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x61bd000 0x1000>;
  cpu = <&CPU1>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm1_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm1>;
   };
  };
 };

 etm2: etm@61be000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x61be000 0x1000>;
  cpu = <&CPU2>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm2";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm2_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm2>;
   };
  };
 };

 etm3: etm@61bf000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x61bf000 0x1000>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm3";
  cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm3_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm3>;
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x6002000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-stimulus-base";

  coresight-name = "coresight-stm";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };
 };

 cti0: cti@6010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti1: cti@6011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti2: cti@6012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti2";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti3: cti@6013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti3";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti4: cti@6014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti4";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti5: cti@6015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti5";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti6: cti@6016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti6";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti7: cti@6017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti7";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti8: cti@6018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti8";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti9: cti@6019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti9";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti10: cti@601a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti10";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti11: cti@601b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti11";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti12: cti@601c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti12";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti13: cti@601d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti13";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti14: cti@601e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti14";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti15: cti@601f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti15";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu0: cti@61b8000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x61b8000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;
  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu1: cti@61b9000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x61b9000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;
  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu2: cti@61ba000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x61ba000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;
  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu3: cti@61bb000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x61bb000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;
  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu4: cti@6198000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6198000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;
  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu5: cti@6199000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6199000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;
  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu6: cti@619a000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x619a000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;
  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu7: cti@619b000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x619b000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;
  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_modem_cpu0: cti@6124000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6124000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-modem-cpu0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };


 cti_video_cpu0: cti@6035000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6035000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-video-cpu0";

  status = "disabled";
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };


 cti_wcn_cpu0: cti@6039000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6039000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-wcn-cpu0";

  status = "disabled";
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };


 cti_audio_cpu0: cti@613c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x613c000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-audio-cpu0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_rpm_cpu0: cti@610c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x610c000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-rpm-cpu0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };


 wcn_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-wcn-etm0";
  qcom,inst-id = <3>;

  port {
   wcn_etm0_out_funnel_mm: endpoint {
    remote-endpoint = <&funnel_mm_in_wcn_etm0>;
   };
  };
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-rpm-etm0";
  qcom,inst-id = <4>;

  port {
   rpm_etm0_out_funnel_center: endpoint {
    remote-endpoint = <&funnel_center_in_rpm_etm0>;
   };
  };
 };


 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port {
   audio_etm0_out_funnel_mm: endpoint {
    remote-endpoint = <&funnel_mm_in_audio_etm0>;
   };
  };
 };


 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <2>;

  port {
   modem_etm0_out_funnel_right: endpoint {
    remote-endpoint = <&funnel_right_in_modem_etm0>;
   };
  };
 };


 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";
  coresight-name = "coresight-csr";

  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;

  qcom,blk-size = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 dbgui: dbgui@6108000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x6108000 0x1000>;
  reg-names = "dbgui-base";
  coresight-name = "coresight-dbgui";

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0x130>;
  qcom,dbgui-size = <64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   dbgui_out_funnel_center: endpoint {
    remote-endpoint = <&funnel_center_in_dbgui>;
   };
  };
 };

 tpda: tpda@6003000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;

  reg = <0x6003000 0x1000>;
  reg-names = "tpda-base";
  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
    #address-cells = <1>;
    #size-cells = <0>;

   port@0 {
    tpda_out_funnel_in0: endpoint {
     remote-endpoint = <&funnel_in0_in_tpda>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
      remote-endpoint =
       <&tpdm_dcc_out_tpda>;
    };
   };
  };
 };

 tpdm_dcc: tpdm@6110000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;

  reg = <0x6110000 0x1000>;
  reg-names = "tpdm-base";
  coresight-name = "coresight-tpdm-dcc";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   tpdm_dcc_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 hwevent: hwevent@6101000 {
  compatible = "qcom,coresight-hwevent";

  reg = <0x6101000 0x148>,
        <0x6101fb0 0x4>,
        <0x6121000 0x148>,
        <0x6121fb0 0x4>,
        <0x6131000 0x148>,
        <0x6131fb0 0x4>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;

  reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
    "right-wrapper-mux", "right-wrapper-lockaccess",
    "mm-wrapper-mux", "mm-wrapper-lockaccess",
    "usbbam-mux", "blsp-mux";

  coresight-name = "coresight-hwevent";
  coresight-csr = <&csr>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

};
# 15 "arch/arm64/boot/dts/qcom/msm8917-coresight.dtsi" 2

&funnel_apss {
 ports {
  /delete-node/ port@1;
  /delete-node/ port@2;
  /delete-node/ port@3;
  /delete-node/ port@4;
 };
};

&funnel_mm {
 ports {
  /delete-node/ port@4;
 };
};

&soc {
 /delete-node/ etm@619c000;
 /delete-node/ etm@619d000;
 /delete-node/ etm@619e000;
 /delete-node/ etm@619f000;
 /delete-node/ cti@6198000;
 /delete-node/ cti@6199000;
 /delete-node/ cti@619a000;
 /delete-node/ cti@619b000;
};

&dbgui {
 qcom,dbgui-size = <32>;
};
# 169 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-bus.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-bus.dtsi"
# 1 "include/dt-bindings/msm/msm-bus-ids.h" 1
# 15 "arch/arm64/boot/dts/qcom/msm8917-bus.dtsi" 2

&soc {

 ad_hoc_bus: ad-hoc-bus@580000 {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x16080>,
   <0x580000 0x16080>,
   <0x400000 0x5a000>,
   <0x500000 0x13080>;
  reg-names = "snoc-base", "snoc-mm-base",
       "bimc-base", "pcnoc-base";


  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd212feea>,
   <&clock_gcc 0x71d1a499>;
  };

  fab_pcnoc: fab-pcnoc {
   cell-id = <4096>;
   label = "fab-pcnoc";
   qcom,fab-dev;
   qcom,base-name = "pcnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x2b53b688>,
    <&clock_gcc 0x9753a54f>;
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xe6900bb6>,
    <&clock_gcc 0x5d4683bd>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd61e5721>,
    <&clock_gcc 0x50600f1b>;
  };


  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_snoc_bimc_0: mas-snoc-bimc-0 {
   cell-id = <10007>;
   label = "mas-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_bimc_2: mas-snoc-bimc-2 {
   cell-id = <10045>;
   label = "mas-snoc-bimc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <108>;
  };

  mas_snoc_bimc_1: mas-snoc-bimc-1 {
   cell-id = <10008>;
   label = "mas-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <76>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };


  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <50>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <39>;
  };

  mas_usb_hs1: mas-usb-hs1 {
   cell-id = <87>;
   label = "mas-usb-hs1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <42>;
  };

  mas_xi_usb_hs1: mas-xi-usb-hs1 {
   cell-id = <110>;
   label = "mas-xi-usb-hs1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <138>;
  };

  mas_crypto: mas-crypto {
   cell-id = <55>;
   label = "mas-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_snoc_pcnoc: mas-snoc-pcnoc {
   cell-id = <10041>;
   label = "mas-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_s_7
     &pcnoc_int_2 &pcnoc_int_3>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <77>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&snoc_int_0
     &snoc_int_1 &snoc_int_2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <7>;
  };

  mas_mdp: mas-mdp {
   cell-id = <22>;
   label = "mas-mdp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <8>;
  };

  mas_pcnoc_snoc: mas-pcnoc-snoc {
   cell-id = <10010>;
   label = "mas-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <29>;
   qcom,blacklist = <&slv_snoc_pcnoc>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <8>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <9>;
  };

  mas_vfe0: mas-vfe0 {
   cell-id = <29>;
   label = "mas-vfe0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <11>;
  };

  mas_vfe1: mas-vfe1 {
   cell-id = <109>;
   label = "mas-vfe1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <133>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <115>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
  };


  pcnoc_m_0: pcnoc-m-0 {
   cell-id = <10014>;
   label = "pcnoc-m-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <87>;
   qcom,slv-rpm-id = <116>;
  };

  pcnoc_m_1: pcnoc-m-1 {
   cell-id = <10015>;
   label = "pcnoc-m-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <88>;
   qcom,slv-rpm-id = <117>;
  };

  pcnoc_int_0: pcnoc-int-0 {
   cell-id = <10012>;
   label = "pcnoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pcnoc_snoc
     &pcnoc_s_7 &pcnoc_int_3 &pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <85>;
   qcom,slv-rpm-id = <114>;
  };

  pcnoc_int_1: pcnoc-int-1 {
   cell-id = <10013>;
   label = "pcnoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pcnoc_snoc
    &pcnoc_s_7 &pcnoc_int_3 &pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <86>;
   qcom,slv-rpm-id = <115>;
  };

  pcnoc_int_2: pcnoc-int-2 {
   cell-id = <10049>;
   label = "pcnoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_s_2
    &pcnoc_s_3 &pcnoc_s_6 &pcnoc_s_8>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <124>;
   qcom,slv-rpm-id = <184>;
  };

  pcnoc_int_3: pcnoc-int-3 {
   cell-id = <10050>;
   label = "pcnoc-int-3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = < &pcnoc_s_1 &pcnoc_s_0 &pcnoc_s_4
     &slv_gpu_cfg &slv_tcu >;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <125>;
   qcom,slv-rpm-id = <185>;
  };

  pcnoc_s_0: pcnoc-s-0 {
   cell-id = <10018>;
   label = "pcnoc-s-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_spdm &slv_pdm &slv_prng
    &slv_sdcc_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <89>;
   qcom,slv-rpm-id = <118>;
  };

  pcnoc_s_1: pcnoc-s-1 {
   cell-id = <10019>;
   label = "pcnoc-s-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tcsr>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <90>;
   qcom,slv-rpm-id = <119>;
  };

  pcnoc_s_2: pcnoc-s-2 {
   cell-id = <10020>;
   label = "pcnoc-s-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_snoc_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <91>;
   qcom,slv-rpm-id = <120>;
  };

  pcnoc_s_3: pcnoc-s-3 {
   cell-id = <10021>;
   label = "pcnoc-s-3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_message_ram>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <92>;
   qcom,slv-rpm-id = <121>;
  };

  pcnoc_s_4: pcnoc-s-4 {
   cell-id = <10022>;
   label = "pcnoc-s-4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_camera_ss_cfg
    &slv_disp_ss_cfg &slv_venus_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <93>;
   qcom,slv-rpm-id = <122>;
  };

  pcnoc_s_6: pcnoc-s-6 {
   cell-id = <721>;
   label = "pcnoc-s-6";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tlmm &slv_blsp_1 &slv_blsp_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <94>;
   qcom,slv-rpm-id = <123>;
  };

  pcnoc_s_7: pcnoc-s-7 {
   cell-id = <10048>;
   label = "pcnoc-s-7";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_sdcc_1 &slv_pmic_arb>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <95>;
   qcom,slv-rpm-id = <124>;
  };

  pcnoc_s_8: pcnoc-s-8 {
   cell-id = <10023>;
   label = "pcnoc-s-8";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_usb_hs &slv_crypto_0_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <96>;
   qcom,slv-rpm-id = <125>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <98>;
   qcom,slv-rpm-id = <128>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_lpass
    &slv_wcss &slv_kpss_ahb>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qdss_stm
     &slv_imem &slv_snoc_pcnoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
  };

  snoc_int_2: snoc-int-2 {
   cell-id = <10066>;
   label = "snoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_cats_0 &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <134>;
   qcom,slv-rpm-id = <197>;
  };


  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_spdm:slv-spdm {
   cell-id = <633>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_camera_ss_cfg:slv-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_disp_ss_cfg:slv-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_gpu_cfg:slv-gpu-cfg {
   cell-id = <598>;
   label = "slv-gpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_tlmm:slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_blsp_2:slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_crypto_0_cfg:slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_usb_hs:slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <40>;
  };

  slv_tcu:slv-tcu {
   cell-id = <672>;
   label = "slv-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_pcnoc_snoc:slv-pcnoc-snoc {
   cell-id = <10011>;
   label = "slv-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,connections = <&mas_pcnoc_snoc>;
   qcom,slv-rpm-id = <45>;
  };

  slv_kpss_ahb:slv-kpss-ahb {
   cell-id = <673>;
   label = "slv-kpss-ahb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_wcss:slv-wcss {
   cell-id = <584>;
   label = "slv-wcss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <23>;
  };

  slv_snoc_bimc_0:slv-snoc-bimc-0 {
   cell-id = <10025>;
   label = "slv-snoc-bimc-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_0>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_bimc_1:slv-snoc-bimc-1 {
   cell-id = <10026>;
   label = "slv-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_1>;
   qcom,slv-rpm-id = <104>;
  };

  slv_snoc_bimc_2:slv-snoc-bimc-2 {
   cell-id = <10046>;
   label = "slv-snoc-bimc-2";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_2>;
   qcom,slv-rpm-id = <137>;
  };

  slv_imem:slv-imem {
   cell-id = <585>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_snoc_pcnoc:slv-snoc-pcnoc {
   cell-id = <10042>;
   label = "slv-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pcnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_cats_0:slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,slv-rpm-id = <106>;
  };

  slv_cats_1:slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
  };

  slv_lpass:slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0xcf28e63a>;

  qcom,bw-upstep = <400>;
  qcom,bw-dwnstep = <2800>;
  qcom,max-vote = <2800>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <50>;

  qcom,ports = <11>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <310000 570000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <5000 5000 5000 5000 2000 2000>;

  qcom,cci-response-time-us = <3000 3000 4000 4000 2000 2000>;
  qcom,max-cci-freq = <1300000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 170 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-mdss.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-mdss.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8937-mdss.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8937-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x01a00000 0x90000>,
        <0x01ab0000 0x1040>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2048>;
  qcom,max-pipe-width = <2048>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-per-pipe-panic-luts = <0x000f>,
      <0xffff>,
      <0xfffc>,
      <0xff00>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <3100000>;
  qcom,max-bandwidth-high-kbps = <3100000>;
  qcom,max-bandwidth-per-pipe-kbps = <2300000>;


  qcom,max-bw-settings = <1 3100000>,
           <2 1700000>;

  qcom,max-clk-rate = <320000000>;
  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <16>;

  qcom,mdss-pipe-vig-off = <0x00005000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-cursor-off = <0x00035000>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;
  qcom,mdss-pipe-cursor-xin-id = <7>;


  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>,
            <0x2B4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3A8 16 15>;


  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-wb-off = <0x00065000 0x00066000>;
  qcom,mdss-intf-off = <0x00000000 0x0006B800 0x0006C000>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-cdm-off = <0x0007a200>;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-highest-bank-bit = <0x1>;
  qcom,mdss-has-decimation;
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-rotator-downscale;
  qcom,mdss-rot-downscale-min = <2>;
  qcom,mdss-rot-downscale-max = <16>;
  qcom,mdss-idle-power-collapse-enabled;
  qcom,mdss-rot-block-size = <64>;

  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc_mdss 0x588460a4>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";

  qcom,mdp-settings = <0x0506c 0x00000000>,
        <0x1506c 0x00000000>,
        <0x1706c 0x00000000>,
        <0x2506c 0x00000000>;

  qcom,vbif-settings = <0x0d0 0x00000010>;

  qcom,regs-dump-mdp = <0x01000 0x01454>,
         <0x02000 0x02064>,
         <0x02200 0x02264>,
         <0x02400 0x02464>,
         <0x05000 0x05150>,
         <0x05200 0x05230>,
         <0x15000 0x15150>,
         <0x17000 0x17150>,
         <0x25000 0x25150>,
         <0x35000 0x35150>,
         <0x45000 0x452bc>,
         <0x46000 0x462bc>,
         <0x55000 0x5522c>,
         <0x65000 0x652c0>,
         <0x66000 0x662c0>,
         <0x6b800 0x6ba68>,
         <0x6c000 0x6c268>,
         <0x71000 0x710d4>,
         <0x71800 0x718d4>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2",
   "VIG0_SSPP", "VIG0",
   "RGB0_SSPP", "RGB1_SSPP",
   "DMA0_SSPP",
   "CURSOR0_SSPP",
   "LAYER_0", "LAYER_1",
   "DSPP_0",
   "WB_0", "WB_2",
   "INTF_1", "INTF_2",
   "PP_0", "PP_1";


  qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;

  qcom,mdss-pp-offsets {
   qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
   qcom,mdss-sspp-vig-pcc-off = <0x1780>;
   qcom,mdss-sspp-rgb-pcc-off = <0x380>;
   qcom,mdss-sspp-dma-pcc-off = <0x380>;
   qcom,mdss-lm-pgc-off = <0x3C0>;
   qcom,mdss-dspp-pcc-off = <0x1700>;
   qcom,mdss-dspp-pgc-off = <0x17C0>;
  };

  qcom,mdss-reg-bus {

   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 160000>,
    <1 590 0 320000>;
  };

  qcom,mdss-hw-rt-bus {

   qcom,msm-bus,name = "mdss_hw_rt";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
   iommus = <&apps_iommu 0x2800 0>;
  };
  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
   iommus = <&apps_iommu 0x2801 0>;
  };

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_secondary {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  hw-config = "single_dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8937_l2>;
  vddio-supply = <&pm8937_l6>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  ranges = <0x1a94000 0x1a94000 0x300
   0x1a94400 0x1a94400 0x280
   0x1a94b80 0x1a94b80 0x30
   0x193e000 0x193e000 0x30
   0x1a96000 0x1a96000 0x300
   0x1a96400 0x1a96400 0x280
   0x1a96b80 0x1a96b80 0x30
   0x193e000 0x193e000 0x30>;

  clocks = <&clock_gcc_mdss 0x588460a4>,
   <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc 0x668f51de>,
   <&clock_gcc_mdss 0xfb32f31e>,
   <&clock_gcc_mdss 0x585ef6d4>,
   <&clock_gcc_mdss 0x087c1612>,
   <&clock_gcc_mdss 0x8067c5a3>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
   "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk",
   "ext_pixel1_clk";

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,mdss-fb-map-prim = <&mdss_fb0>;
  qcom,mdss-fb-map-sec = <&mdss_fb2>;
  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@1a94000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0x1a94000 0x300>,
    <0x1a94400 0x280>,
    <0x1a94b80 0x30>,
    <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
         "dsi_phy_regulator", "mmss_misc_phys";

   qcom,timing-db-mode;
   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8937_l17>;
   vddio-supply = <&pm8937_l6>;

   clocks = <&clock_gcc_mdss 0x35da7862>,
    <&clock_gcc_mdss 0xcc5c5c77>,
    <&clock_gcc 0xaec5cb25>,
    <&clock_gcc_mdss 0x75cc885b>,
    <&clock_gcc_mdss 0xccac1f35>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg";

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings = [03 08 07 00
    20 07 01];
   qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
    01 c0 00 00 05 00 00 01 97
    01 c0 00 00 0a 00 00 01 97
    01 c0 00 00 0f 00 00 01 97
    00 40 00 00 00 00 00 01 ff];
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@1a96000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0x1a96000 0x300>,
         <0x1a96400 0x280>,
         <0x1a94b80 0x30>,
         <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
         "dsi_phy_regulator", "mmss_misc_phys";

   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8937_l17>;
   vddio-supply = <&pm8937_l6>;

   clocks = <&clock_gcc_mdss 0x41f97fd8>,
    <&clock_gcc_mdss 0x9a9c430d>,
    <&clock_gcc 0x34653cc7>,
    <&clock_gcc_mdss 0x63c2c955>,
    <&clock_gcc_mdss 0x090f68ac>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg";

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings = [03 08 07 00
    20 07 01];
   qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
    01 c0 00 00 05 00 00 01 97
    01 c0 00 00 0a 00 00 01 97
    01 c0 00 00 0f 00 00 01 97
    00 40 00 00 00 00 00 01 ff];

  };

 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 640>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,mdss_rotator";
  qcom,mdss-wb-count = <1>;
  qcom,mdss-has-downscale;
  qcom,mdss-has-ubwc;

  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&gdsc_mdss>;
  qcom,supply-names = "rot-vdd";
  qcom,mdss-has-reg-bus;
  clocks = <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc_mdss 0x5b1f675e>;
  clock-names = "iface_clk", "rot_core_clk";

  qcom,mdss-rot-reg-bus {

   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8917-mdss.dtsi" 2

&mdss_dsi {
 vdda-supply = <&pm8937_l2>;
 vddio-supply = <&pm8937_l6>;

 ranges = <0x1a94000 0x1a94000 0x300
  0x1a94400 0x1a94400 0x280
  0x1a94b80 0x1a94b80 0x30
  0x193e000 0x193e000 0x30>;

 clocks = <&clock_gcc_mdss 0x588460a4>,
  <&clock_gcc 0xbfb92ed3>,
  <&clock_gcc 0x668f51de>,
  <&clock_gcc_mdss 0xfb32f31e>,
  <&clock_gcc_mdss 0x087c1612>;
 clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
  "ext_byte0_clk", "ext_pixel0_clk";

 /delete-property/ qcom,mdss-fb-map-sec;

};

&mdss_dsi0 {
 vdd-supply = <&pm8937_l17>;
 vddio-supply = <&pm8937_l6>;
};

/delete-node/ &mdss_dsi1;

&mdss_mdp {
 qcom,max-bandwidth-low-kbps = <1800000>;
 qcom,max-bandwidth-high-kbps = <1800000>;
 qcom,max-bandwidth-per-pipe-kbps = <1000000>;

 qcom,mdss-intf-off = <0x00000000 0x0006B800>;
 qcom,mdss-pingpong-off = <0x00071000>;
 qcom,mdss-mixer-intf-off = <0x00045000>;
 qcom,mdss-mixer-wb-off = <0x00046000>;
 qcom,mdss-wfd-mode = "dedicated";
 qcom,mdss-per-pipe-panic-luts = <0x000f>,
     <0x0>,
     <0xfffc>,
     <0x0>;

 /delete-property/ qcom,mdss-highest-bank-bit;
 /delete-property/ qcom,vbif-settings;

 qcom,regs-dump-mdp = <0x01000 0x01454>,
        <0x02000 0x02064>,
        <0x02200 0x02264>,
        <0x02400 0x02464>,
        <0x05000 0x05150>,
        <0x05200 0x05230>,
        <0x15000 0x15150>,
        <0x17000 0x17150>,
        <0x25000 0x25150>,
        <0x35000 0x35150>,
        <0x45000 0x452bc>,
        <0x46000 0x462bc>,
        <0x55000 0x5522c>,
        <0x65000 0x652c0>,
        <0x66000 0x662c0>,
        <0x6b800 0x6ba68>,
        <0x71000 0x710d4>;

 qcom,regs-dump-names-mdp = "MDP",
  "CTL_0", "CTL_1", "CTL_2",
  "VIG0_SSPP", "VIG0",
  "RGB0_SSPP", "RGB1_SSPP",
  "DMA0_SSPP",
  "CURSOR0_SSPP",
  "LAYER_0", "LAYER_1",
  "DSPP_0",
  "WB_0", "WB_2",
  "INTF_1",
  "PP_0";
};

&mdss_rotator {
 /delete-property/ qcom,mdss-has-ubwc;
};

/delete-node/ &mdss_fb2;
# 171 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-mdss-pll.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-mdss-pll.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8937-mdss-pll.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8937-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1a94a00 {
  compatible = "qcom,mdss_dsi_pll_8937";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x001a94a00 0xd4>,
   <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8937_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,ssc-frequency-hz = <30000>;
  qcom,ssc-ppm = <5000>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@1a96a00 {
  compatible = "qcom,mdss_dsi_pll_8937";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0x001a96a00 0xd4>,
   <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8937_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,ssc-frequency-hz = <30000>;
  qcom,ssc-ppm = <5000>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8917-mdss-pll.dtsi" 2

&mdss_dsi0_pll {
 vddio-supply = <&pm8937_l6>;
};
/delete-node/ &mdss_dsi1_pll;
# 172 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-arm-smmu-8917.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-arm-smmu-8917.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  status = "ok";
  compatible = "qcom,qsmmu-v500";
  reg = <0x1f00000 0x10000>,
   <0x1ee2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <1>;
  qcom,tz-device-id = "GPU";
  qcom,skip-init;
  qcom,enable-static-cb;
  qcom,dynamic;
  qcom,use-3-lvl-tables;
  #global-interrupts = <0>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 240 4>,
    <0 241 4>,
    <0 242 4>,
    <0 243 4>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
 };

 apps_iommu: qcom,iommu@1e00000 {
  status = "okay";
  compatible = "qcom,qsmmu-v500";
  reg = <0x1e00000 0x40000>,
   <0x1ee2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,tz-device-id = "APPS";
  qcom,skip-init;
  qcom,disable-atos;
  ranges;
  qcom,enable-static-cb;
  qcom,use-3-lvl-tables;
  #global-interrupts = <0>;
  #size-cells = <1>;
  #address-cells = <1>;
  interrupts = <0 253 4>,
    <0 254 4>,
    <0 255 4>,
    <0 53 4>,
    <0 54 4>,
    <0 58 4>,
    <0 60 4>,
    <0 61 4>,
    <0 76 4>,
    <0 77 4>,
    <0 80 4>,
    <0 94 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 119 4>,
    <0 120 4>,
    <0 121 4>,
    <0 122 4>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
 };
};
# 173 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-gpu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-gpu.dtsi"
&soc {
 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };


 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;




  qcom,active-only;
  qcom,bw-tbl =
   < 0 >,
   < 769 >,
   < 1611 >,
   < 2270 >,
   < 2929 >,
   < 4248 >,
   < 4541 >,
   < 5126 >,
   < 5639 >;
 };

 msm_gpu: qcom,kgsl-3d0@1c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0x1c00000 0x10000
         0x1c10000 0x10000
         0x00a0000 0x06fff>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory",
    "qfprom_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x03000620>;

  qcom,initial-pwrlevel = <3>;

  qcom,idle-timeout = <80>;
  qcom,strtstp-sleepwake;
  qcom,gpu-bimc-interface-clk-freq = <400000000>;

  clocks = <&clock_gcc 0x49a51fd9>,
   <&clock_gcc 0xd15c8a00>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x19922503>,
   <&clock_gcc 0xb432168e>,
   <&clock_gcc 0x59505e55>,
   <&clock_gcc 0x18bb9a90>,
   <&clock_gcc 0xd3e0a327>;

  clock-names = "core_clk", "iface_clk", "mem_iface_clk",
    "alt_mem_iface_clk", "gtcu_iface_clk",
    "gtcu_clk", "gtbu_clk", "bimc_gpu_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,bus-width = <16>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 806400>,
    <26 512 0 1689600>,
    <26 512 0 2380800>,
    <26 512 0 3072000>,
    <26 512 0 4454400>,
    <26 512 0 4761600>,
    <26 512 0 5376000>,
    <26 512 0 5913600>;


  regulator-names = "vdd";

  vdd-supply = <&gdsc_oxili_gx>;


  qcom,pm-qos-active-latency = <651>;


  #cooling-cells = <2>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <598000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <7>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <523200000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <484800000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <6>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <270000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
  };
 };
};

 kgsl_msm_iommu: qcom,kgsl-iommu@1f00000 {
  compatible = "qcom,kgsl-smmu-v2";
  reg = <0x1f00000 0x10000>;




  qcom,protect = <0xa000 0x1000>;
  clocks = <&clock_gcc 0x75eaefa5>,
   <&clock_gcc 0x59505e55>,
   <&clock_gcc 0xb432168e>,
   <&clock_gcc 0x18bb9a90>;
  clock-names = "scfg_clk", "gtcu_clk", "gtcu_iface_clk",
    "gtbu_clk";
  qcom,retention;
  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&gfx_iommu 0>;
   qcom,gpu-offset = <0xa000>;
  };
 };
};
# 174 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-vidc.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-vidc.dtsi"
&soc {
 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  qcom,hfi-version = "3xx";
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,slave-side-cp;
  qcom,dcvs-tbl =
   <108000 108000 244800 0x00000004>,
   <108000 108000 244800 0x0c000000>;
  qcom,dcvs-limit =
   <8160 30>,
   <8160 30>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xe0020 0x05555556>,
   <0xe0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,qdss-presets = <0x826000 0x1000>,
   <0x827000 0x1000>,
   <0x822000 0x1000>,
   <0x803000 0x1000>,
   <0x9180000 0x1000>,
   <0x9181000 0x1000>;
  qcom,max-hw-load = <352800>;
  qcom,pm-qos-latency-us = <651>;
  qcom,firmware-name = "venus";
  qcom,allowed-clock-rates = <360000000 329140000
   308570000 270000000 200000000>;
  qcom,clock-freq-tbl {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,cycles-per-mb = <2470>;
    qcom,low-power-mode-factor = <32768>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xf3ffffff>;
    qcom,cycles-per-mb = <788>;
   };
   qcom,profile-hevcdec {
    qcom,codec-mask = <0x0c000000>;
    qcom,cycles-per-mb = <1015>;
   };
  };

  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus = <&apps_iommu 0x800 0x00>,
    <&apps_iommu 0x807 0x00>,
    <&apps_iommu 0x808 0x27>,
    <&apps_iommu 0x811 0x20>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x5dc00000 0x7f000000
    0xdcc00000 0x1000000>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus = <&apps_iommu 0x900 0x00>,
    <&apps_iommu 0x90a 0x04>,
    <&apps_iommu 0x909 0x22>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus = <&apps_iommu 0x90c 0x20>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus = <&apps_iommu 0x940 0x00>,
    <&apps_iommu 0x907 0x08>,
    <&apps_iommu 0x908 0x20>,
    <&apps_iommu 0x90d 0x20>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-context-bank;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "venus-ddr-gov";
   qcom,bus-range-kbps = <1000 917000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };
 };

 venus-ddr-gov {
  compatible = "qcom,msm-vidc,governor,table";
  name = "venus-ddr-gov";
  status = "ok";
  qcom,bus-freq-table {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,load-busfreq-tbl =
     <244800 841000>,
     <216000 740000>,
     <194400 680000>,
     <144000 496000>,
     <108000 370000>,
     <97200 340000>,
     <48600 170000>,
     <72000 248000>,
     <36000 124000>,
     <18000 70000>,
     <9000 35000>,
     <0 0>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xffffffff>;
    qcom,load-busfreq-tbl =
     <244800 605000>,
     <216000 540000>,
     <194400 484000>,
     <144000 360000>,
     <108000 270000>,
     <97200 242000>,
     <48600 121000>,
     <72000 180000>,
     <36000 90000>,
     <18000 45000>,
     <0 0>;
   };
  };
 };
};
# 175 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
   <0x0b002000 0x1000>;
 };

 dcc: dcc@b3000 {
  compatible = "qcom,dcc";
  reg = <0xb3000 0x1000>,
   <0xb4000 0x2000>;
  reg-names = "dcc-base", "dcc-ram-base";

  clocks = <&clock_gcc 0xd1000c50>;
  clock-names = "apb_pclk";

  qcom,save-reg;
 };

 wakegic: wake-gic {
  compatible = "qcom,mpm-gic-msm8937", "qcom,mpm-gic";
  interrupts = <0 171 1>;
  reg = <0x601d0 0x1000>,
   <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  qcom,num-mpm-irqs = <64>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <3>;
 };

 wakegpio: wake-gpio {
  compatible = "qcom,mpm-gpio-msm8937", "qcom,mpm-gpio";
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <2>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xff08>,
        <1 3 0xff08>,
        <1 4 0xff08>,
        <1 1 0xff08>;
  clock-frequency = <19200000>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,pipe-attr-ee;
 };

 thermal_zones: thermal-zones {};

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  rpm_sw_dump {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic_dump {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xe4>;
  };

  vsense_dump {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe9>;
  };

  tmc_etf_dump {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xf0>;
  };

  tmc_etr_reg_dump {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  tmc_etf_reg_dump {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x101>;
  };

  misc_data_dump {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };

 };

 tsens0: tsens@4a8000 {
  compatible = "qcom,msm8937-tsens";
  reg = <0x4a8000 0x1000>,
   <0x4a9000 0x1000>,
   <0xa4000 0x1000>;
  reg-names = "tsens_srot_physical",
    "tsens_tm_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  #thermal-sensor-cells = <1>;
 };

 timer@b120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb120000 0x1000>;
  clock-frequency = <19200000>;

  frame@b121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb121000 0x1000>,
         <0xb122000 0x1000>;
  };

  frame@b123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb123000 0x1000>;
   status = "disabled";
  };

  frame@b124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb124000 0x1000>;
   status = "disabled";
  };

  frame@b125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb125000 0x1000>;
   status = "disabled";
  };

  frame@b126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb126000 0x1000>;
   status = "disabled";
  };

  frame@b127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb127000 0x1000>;
   status = "disabled";
  };

  frame@b128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb128000 0x1000>;
   status = "disabled";
  };
 };

 qcom,rmtfs_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00180000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
   <0x193d100 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 0xff00>;
 };

 slim_msm: slim@c140000{
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xc140000 0x2c000>,
        <0xc104000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 180 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x600000>;
  qcom,ea-pc = <0x230>;
  status = "disabled";
 };


 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  clocks = <&clock_gcc 0xf8a61c96>,
   <&clock_gcc 0x8caa5b4f>;
  clock-names = "core", "iface";
  status = "disabled";
 };

 blsp1_uart1: uart@78af000 {
  compatible = "qcom,msm-hsuart-v14";
  #address-cells = <0>;
  #interrupt-cells = <1>;
  reg = <0x78af000 0x200>,
   <0x7884000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-parent = <&blsp1_uart1>;
  interrupts = <0 1 2>;
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  interrupt-map = <0 &intc 0 107 0
    1 &intc 0 238 0
    2 &tlmm 1 0>;
  interrupt-map-mask = <0xffffffff>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xc7c62f90>,
   <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart1_sleep>;
  pinctrl-1 = <&blsp1_uart1_active>;

  qcom,msm-bus,name = "blsp1_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <86 512 0 0>,
    <86 512 500 800>;
  status = "disabled";
 };

 dma_blsp1: qcom,sps-dma@7884000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7884000 0x1f000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <10>;
 };

 dma_blsp2: qcom,sps-dma@7ac4000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7ac4000 0x1f000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <10>;
 };




 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xd7f40f6f>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
  <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8917";
  reg = <0x1800000 0x80000>,
   <0xb016000 0x00040>,
   <0x00a6018 0x00004>;
  reg-names = "cc_base", "apcs_c1_base", "efuse";
  vdd_dig-supply = <&pm8937_s2_level>;
  vdd_hf_dig-supply = <&pm8937_s2_level_ao>;
  vdd_hf_pll-supply = <&pm8937_l7_ao>;
  qcom,gfx3d_clk_src-opp-store-vcorner = <&msm_gpu>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8917";
  reg = <0x1874000 0x4>,
        <0xb01101c 0x8>;
  reg-names = "cc_base", "meas";
  #clock-cells = <1>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1800000 {
  compatible = "qcom,gcc-mdss-8917";
  clocks = <&mdss_dsi0_pll 0x5767c287>,
  <&mdss_dsi0_pll 0x44539836>;
  clock-names = "pclk0_src", "byte0_src";
  #clock-cells = <1>;
 };

 clock_cpu: qcom,cpu-clock-8939@b111050 {
  compatible = "qcom,cpu-clock-8917";
  reg = <0xb011050 0x8>,
   <0x00a412c 0x8>;
  reg-names = "apcs-c1-rcg-base", "efuse";
  qcom,num-cluster;
  vdd-c1-supply = <&apc_vreg_corner>;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xfbc57bbd>;
  clock-names = "clk-c1-4", "clk-c1-5";
  qcom,speed0-bin-v0-c1 =
   < 0 0>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1248000000 3>,
   < 1401000000 4>;

  qcom,speed1-bin-v0-c1 =
   < 0 0>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1248000000 3>,
   < 1401000000 4>,
   < 1497600000 5>;

  qcom,speed2-bin-v0-c1 =
   < 0 0>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1209600000 3>;

  qcom,speed3-bin-v0-c1 =
   < 0 0>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1248000000 3>,
   < 1305600000 4>;

  #clock-cells = <1>;
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk";
  clocks = <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>;

  qcom,cpufreq-table =
    < 960000 >,
    < 1094400 >,
    < 1209600 >,
    < 1248000 >,
    < 1305600 >,
    < 1401000 >,
    < 1497600 >;
 };

 i2c_2: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b6000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x1076f220>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2c_3: i2c@78b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x9e25ac82>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2c_5: i2c@7af5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x7af5000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 299 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x9ace11dd>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <84>;
  dmas = <&dma_blsp2 4 64 0x20000020 0x20>,
   <&dma_blsp2 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 spi_3: spi@78b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78b7000 0x600>,
   <0x7884000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi3_default &spi3_cs0_active>;
  pinctrl-1 = <&spi3_sleep &spi3_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xfb978880>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
  status = "disabled";
 };

 usb_otg: usb@78db000 {
  compatible = "qcom,hsusb-otg";
  reg = <0x78db000 0x400>, <0x6c000 0x200>;
  reg-names = "core", "phy_csr";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 134 0>,<0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8937_l2>;
  HSUSB_1p8-supply = <&pm8937_l7>;
  HSUSB_3p3-supply = <&pm8937_l13>;
  qcom,vdd-voltage-level = <0 1200000 1200000>;
  vbus_otg-supply = <&smbcharger_charger_otg>;

  qcom,hsusb-otg-phy-type = <3>;
  qcom,hsusb-otg-mode = <3>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,dp-manual-pullup;
  qcom,phy-dvdd-always-on;
  qcom,boost-sysclk-with-streaming;
  qcom,axi-prefetch-enable;
  qcom,enable-sdp-typec-current-limit;
  qcom,hsusb-otg-delay-lpm;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 80000 0>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_gcc 0xea410834>,
    <&clock_gcc 0x34b7821b>,
    <&clock_gcc 0x11d6a74e>,
    <&clock_gcc 0x996884d5>,
    <&clock_gcc 0x0047179d>,
    <&clock_gcc 0xe13808fd>,
    <&clock_gcc 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "phy_reset_clk", "phy_por_clk", "phy_csr_clk",
    "xo";
  qcom,bus-clk-rate = <595200000 200000000 100000000>;
  qcom,max-nominal-sysclk-rate = <133330000>;

  resets = <&clock_gcc 2>,
   <&clock_gcc 4>,
   <&clock_gcc 3>;
  reset-names = "core_reset", "phy_reset", "phy_por_reset";

  qcom,usbbam@78c4000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x78c4000 0x17000>;
   interrupt-parent = <&intc>;
   interrupts = <0 135 0>;

   qcom,bam-type = <1>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,usb-bam-fifo-baseaddr = <0x08605000>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,reset-bam-on-disconnect;

   qcom,pipe0 {
    label = "hsusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6044000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0xe00>;
    qcom,descriptor-fifo-offset = <0xe00>;
    qcom,descriptor-fifo-size = <0x200>;
   };
  };
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2270 >,
   < 2929 >,
   < 4248 >,
   < 4541 >,
   < 5126 >,
   < 5645 >;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2270 >,
   < 2929 >,
   < 4248 >,
   < 4541 >,
   < 5126 >,
   < 5645 >;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon2";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
  target-dev = <&cpubw>;
  cpu-to-dev-map =
   < 998400 4248 >,
   < 1094400 4541 >,
   < 1497600 5645 >;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map =
    < 998400 2270 >,
    < 1094400 4248 >,
    < 1497600 4248 >;
  };
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <1>;
   label = "modem";
  };
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x800000>,
   <0x2c00000 0x800000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 190 0>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 12>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 200>;
  };
 };

  jtag_fuse: jtagfuse@a601c {
  compatible = "qcom,jtag-fuse-v2";
  reg = <0xa601c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@61bc000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bc000 0x1000>,
   <0x61b0000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm1: jtagmm@61bd000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bd000 0x1000>,
   <0x61b2000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
   <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm2: jtagmm@61be000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61be000 0x1000>,
   <0x61b4000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
   <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm3: jtagmm@61bf000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bf000 0x1000>,
   <0x61b6000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0xb011008 0x4>,
   <0x60000 0x8000>,
   <0x193d000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
    "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 289 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 290 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-data2 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA2";
   qcom,smdpkt-dev-name = "at_mdm0";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom_tzlog: tz-log@8600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x2000>;
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 bam_dmux: qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 162 1>;
  qcom,rx-ring-size = <32>;
  qcom,max-rx-mtu = <4096>;
  qcom,fast-shutdown;
  qcom,no-cpu-affinity;
 };

 sdcc1_ice: sdcc1ice@7803000 {
  compatible = "qcom,ice";
  reg = <0x7803000 0x8000>;
  interrupt-names = "sdcc_ice_nonsec_level_irq",
      "sdcc_ice_sec_level_irq";
  interrupts = <0 312 0>, <0 313 0>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 0xfd6a4301>,
    <&clock_gcc 0x0fd5680a>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x691e0caa>;
  qcom,op-freq-hz = <200000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <78 512 0 0>,
   <78 512 1000 0>;
  qcom,bus-vector-names = "MIN", "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@7824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7824900 0x500>, <0x7824000 0x800>, <0x7824e00 0x200>;
  reg-names = "hc_mem", "core_mem", "cmdq_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  sdhc-msm-crypto = <&sdcc1_ice>;
  qcom,bus-width = <8>;
  qcom,large-address-bus;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <13 651>;

  qcom,pm-qos-cpu-groups = <0x0f>;
  qcom,pm-qos-cmdq-latency-us = <13 651>;

  qcom,pm-qos-legacy-latency-us = <13 651>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1046 3200>,
   <78 512 52286 160000>,
   <78 512 65360 200000>,
   <78 512 130718 400000>,
   <78 512 130718 400000>,
   <78 512 261438 800000>,
   <78 512 261438 800000>,
   <78 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000
   50000000 100000000 200000000 400000000 4294967295>;

  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x0fd5680a>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";
  qcom,ice-clk-rates = <200000000 100000000>;

  qcom,scaling-lower-bus-speed-mode = "DDR52";
  status = "disabled";
 };

 sdhc_2: sdhci@7864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7864900 0x500>, <0x7864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <13 651>;

  qcom,pm-qos-cpu-groups = <0x0f>;
  qcom,pm-qos-legacy-latency-us = <13 651>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
   <81 512 1046 3200>,
   <81 512 52286 160000>,
   <81 512 65360 200000>,
   <81 512 130718 400000>,
   <81 512 261438 800000>,
   <81 512 261438 800000>,
   <81 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 4294967295>;

  qcom,devfreq,freq-table = <50000000 200000000>;
  clocks = <&clock_gcc 0x23d5727f>,
   <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  status = "disabled";
 };

 qcom_seecom: qseecom@85b00000 {
  compatible = "qcom,qseecom";
  reg = <0x85b00000 0x800000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 0 0>,
   <55 512 120000 1200000>,
   <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
   <&clock_gcc 0x00d390d2>,
   <&clock_gcc 0x94de4919>,
   <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x04080000 0x100>,
   <0x0194f000 0x010>,
   <0x01950000 0x008>,
   <0x01951000 0x008>,
   <0x04020000 0x040>,
   <0x01871000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
   "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8937_s1>;
  vdd_cx-supply = <&pm8937_s2_level>;
  vdd_cx-voltage = <384>;
  vdd_mx-supply = <&pm8937_l3_level_ao>;
  vdd_mx-uV = <384>;
  vdd_pll-supply = <&pm8937_l7>;
  qcom,vdd_pll = <1800000>;
  vdd_mss-uV = <384>;

  clocks = <&clock_gcc 0xe97a8354>,
  <&clock_gcc 0x111cde81>,
  <&clock_gcc 0x67544d62>,
  <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sequential-fw-load;
  qcom,override-acc-1 = <0x80800000>;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,qdsp6v56-1-8-inrush-current;
  qcom,reset-clk;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;

  memory-region = <&modem_mem>;
 };

 qcom,lpass@c200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xc200000 0x00100>;
  interrupts = <0 293 1>;

  vdd_cx-supply = <&pm8937_s2_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_gcc 0xb72aa4c9>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;
  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,mas-crypto = <&mas_crypto>;
  qcom,pas-id = <1>;
  qcom,complete-ramdump;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  memory-region = <&adsp_fw_mem>;
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8937_l7>;
  proxy-reg-names = "vdd_pronto_pll";
  vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_gcc 0x89dae6d0>,
  <&clock_gcc 0x00d390d2>,
  <&clock_gcc 0x94de4919>,
  <&clock_gcc 0xd4415c9b>,
  <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
   "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src = <80000000>;

  qcom,mas-crypto = <&mas_crypto>;
  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  memory-region = <&wcnss_fw_mem>;
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk", "bus_clk",
    "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";

  qcom,proxy-clock-names = "core_clk", "iface_clk",
      "bus_clk", "scm_core_clk",
      "scm_iface_clk", "scm_bus_clk",
      "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;

  qcom,mas-crypto = <&mas_crypto>;
  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&venus_mem>;
 };

 qcom_rng: qrng@e3000 {
  compatible = "qcom,msm-rng";
  reg = <0xe3000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
   <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
   <&clock_gcc 0x00d390d2>,
   <&clock_gcc 0x94de4919>,
   <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-hmac-algo;
  qcom,use-sw-aead-algo;
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
   <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
   <&clock_gcc 0x00d390d2>,
   <&clock_gcc 0x94de4919>,
   <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-legacy-compute";
  qcom,msm_fastrpc_compute_cb {
   compatible = "qcom,msm-fastrpc-legacy-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_iommu 0x2008 0x7>;
   sids = <0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
  };
 };

 spi_6: spi@7af6000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x7af6000 0x600>,
   <0x7ac4000 0x1d000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 300 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi6_default &spi6_cs0_active>;
  pinctrl-1 = <&spi6_sleep &spi6_cs0_sleep>;
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0xbf54ca6d>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <6>;
  qcom,bam-producer-pipe-index = <7>;
  qcom,master-id = <84>;
  status = "disabled";
 };

 qcom,wcnss-wlan@a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0xa000000 0x280000>,
        <0xb011008 0x4>,
        <0xa21b000 0x3000>,
        <0x3204000 0x100>,
        <0x3200800 0x200>,
        <0xa100400 0x200>,
        <0xa205050 0x200>,
        <0xa219000 0x20>,
        <0xa080488 0x8>,
        <0xa080fb0 0x8>,
        <0xa08040c 0x8>,
        <0xa0120a8 0x8>,
        <0xa012448 0x8>,
        <0xa080c00 0x1>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8937_l3_level_ao>;
  qcom,pronto-vddcx-supply = <&pm8937_s2_level>;
  qcom,pronto-vddpx-supply = <&pm8937_l5>;
  qcom,iris-vddxo-supply = <&pm8937_l7>;
  qcom,iris-vddrfa-supply = <&pm8937_l19>;
  qcom,iris-vddpa-supply = <&pm8937_l9>;
  qcom,iris-vdddig-supply = <&pm8937_l5>;

  qcom,iris-vddxo-voltage-level = <1800000 0 1800000>;
  qcom,iris-vddrfa-voltage-level = <1300000 0 1300000>;
  qcom,iris-vddpa-voltage-level = <3300000 0 3300000>;
  qcom,iris-vdddig-voltage-level = <1800000 0 1800000>;

  qcom,vddmx-voltage-level = <384
           0
           384>;
  qcom,vddcx-voltage-level = <256
           0
           384>;
  qcom,vddpx-voltage-level = <1800000 0 1800000>;

  qcom,iris-vddxo-current = <10000>;
  qcom,iris-vddrfa-current = <100000>;
  qcom,iris-vddpa-current = <515000>;
  qcom,iris-vdddig-current = <10000>;

  qcom,pronto-vddmx-current = <0>;
  qcom,pronto-vddcx-current = <0>;
  qcom,pronto-vddpx-current = <0>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
    "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&tlmm 76 0>, <&tlmm 77 0>, <&tlmm 78 0>,
   <&tlmm 79 0>, <&tlmm 80 0>;

  clocks = <&clock_gcc 0x0116b76f>,
    <&clock_gcc 0x24a30992>,
    <&clock_debug 0x917968c2>,
    <&clock_gcc 0x709f430b>;

  clock-names = "xo", "rf_clk", "measure", "wcnss_debug";

  qcom,has-autodetect-xo;
  qcom,is-pronto-v3;
  qcom,has-pronto-hw;
  qcom,has-vsys-adc-channel;
  qcom,wcnss-adc_tm = <&pm8937_adc_tm>;
 };

 ssc_sensors: qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };
};

# 1 "arch/arm64/boot/dts/qcom/pm8937-rpm-regulator.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/pm8937-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 1726 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-regulator.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-regulator.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8937-regulator.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8937-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  status = "okay";
  pm8937_s1: regulator-s1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8937_s2_level: regulator-s2-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-level;
  };

  pm8937_s2_floor_level: regulator-s2-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm8937_s2_level_ao: regulator-s2-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-level;
  };

  pm8937_cx_cdev: regulator-cx-cdev {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&pm8937_s2_floor_level>;
   regulator-levels = <320
     16>;
   #cooling-cells = <2>;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8937_s3: regulator-s3 {
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1300000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8937_s4: regulator-s4 {
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8937_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa3 {
  status = "okay";
  pm8937_l3_level_ao: regulator-l3-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8937_l3_level_so: regulator-l3-level-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l3_level_so";
   qcom,set = <2>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,init-voltage-level =
    <16>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8937_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8937_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8937_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8937_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8937_l8: regulator-l8 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8937_l9: regulator-l9 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8937_l10: regulator-l10 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8937_l11: regulator-l11 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8937_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8937_l13: regulator-l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8937_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8937_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8937_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8937_l17: regulator-l17 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8937_l19: regulator-l19 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1350000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8937_l22: regulator-l22 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8937_l23: regulator-l23 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };
};


&spmi_bus {
 qcom,pm8937@1 {

  pm8937_s5: spm-regulator@2000 {
   compatible = "qcom,spm-regulator";
   reg = <0x2000 0x100>;
   regulator-name = "pm8937_s5";
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1350000>;
  };
 };
};

&soc {
 mem_acc_vreg_corner: regulator@01946004 {
  compatible = "qcom,mem-acc-regulator";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-reg-addr-list =
   <0x01942138 0x01942130 0x01942120
    0x01942124 0x01946000 0x01946004>;

  qcom,acc-init-reg-config = <1 0xff>, <2 0x5555>, <6 0x55>;

  qcom,num-acc-corners = <3>;
  qcom,boot-acc-corner = <2>;
  qcom,corner1-reg-config =

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 5 0x2020202>,
   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 5 0x2020202>,
   < 3 0x0>, < 4 0x0>, < 5 0x0>;

  qcom,corner2-reg-config =

   < 3 0x30c30c3>, < 4 0x30c3>, < 5 0x6060606>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x0>, < 4 0x0>, < 5 0x0>;

  qcom,corner3-reg-config =

   < 3 0x1041041>, < 4 0x1041>, < 5 0x2020202>,
   < 3 0x30c30c3>, < 4 0x30c3>, < 5 0x6060606>,

   < 3 0x1041041>, < 4 0x1041>, < 5 0x2020202>,
   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0xa4000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;

  qcom,cpr-fuse-corners = <3>;
  qcom,cpr-voltage-ceiling = <1155000 1225000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1090000>;
  vdd-apc-supply = <&pm8937_s5>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <10>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <67 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <60 57 54>;
  qcom,cpr-init-voltage-ref = <1155000 1225000 1350000>;
  qcom,cpr-fuse-init-voltage =
     <67 36 6 0>,
     <67 18 6 0>,
     <67 0 6 0>;
  qcom,cpr-fuse-quot-offset =
     <71 26 6 0>,
     <71 20 6 0>,
     <70 54 7 0>;
  qcom,cpr-fuse-quot-offset-scale = <5 5 5>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-corner-map = <1 2 3 3 3 3 3>;
  qcom,cpr-corner-frequency-map =
    <1 960000000>,
    <2 1094400000>,
    <3 1209600000>,
    <4 1248000000>,
    <5 1344000000>,
    <6 1401000000>,
    <7 1497600000>;
  qcom,speed-bin-fuse-sel = <37 34 3 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 0 1 2 6>,
     <1 0 1 2 7>,
     <2 0 1 2 3>;
  qcom,cpr-fuse-revision = <69 39 3 0>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 1400 1400>;
  qcom,cpr-voltage-scaling-factor-max = <0 2000 2000>;
  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-fuse-version-map =
   <0 (-1) 1 (-1) (-1) (-1)>,
   <(-1) (-1) 2 (-1) (-1) (-1)>,
   <(-1) (-1) 3 (-1) (-1) (-1)>,
   <(-1) (-1) (-1) (-1) (-1) (-1)>;
  qcom,cpr-quotient-adjustment =
    <(-20) (-40) (-20)>,
    <0 (-40) (20)>,
    <0 0 (20)>,
    <0 0 0>;
  qcom,cpr-init-voltage-adjustment =
    <0 0 0>,
    <(10000) (15000) (20000)>,
    <0 0 0>,
    <0 0 0>;
  qcom,cpr-enable;
 };

 eldo2_pm8937: eldo2 {
  compatible = "regulator-fixed";
  regulator-name = "eldo2_pm8937";
  startup-delay-us = <0>;
  enable-active-high;
  gpio = <&pm8937_gpios 7 0>;
  regulator-always-on;
 };

 adv_vreg: adv_vreg {
  compatible = "regulator-fixed";
  regulator-name = "adv_vreg";
  startup-delay-us = <400>;
  enable-active-high;
  gpio = <&pm8937_gpios 8 0>;
 };

};
# 15 "arch/arm64/boot/dts/qcom/msm8917-regulator.dtsi" 2

&soc {

 /delete-node/ regulator@b018000;
 /delete-node/ regulator@01946004;

 mem_acc_vreg_corner: regulator@01946004 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0xa4000 0x1000>;
  reg-names = "efuse_addr";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-reg-addr-list =
   <0x01942138 0x01942130 0x01942120 0x01942124>;

  qcom,acc-init-reg-config = <1 0xff>, <2 0x5555>;

  qcom,num-acc-corners = <3>;
  qcom,boot-acc-corner = <2>;
  qcom,corner1-reg-config =

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x0>,
   < 4 0x0>;

  qcom,corner2-reg-config =

   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x0>, < 4 0x0>;

  qcom,corner3-reg-config =

   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>;

  qcom,override-acc-fuse-sel = <71 17 3 0>;
  qcom,override-fuse-version-map = <1>,
       <2>,
       <3>,
       <4>;
  qcom,override-corner1-addr-val-map =


   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x1>,
   < 4 0x0>,



   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x3>,
   < 4 0x0>,



   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041043>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x0>,
   < 4 0x0>,



   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041043>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x1>,
   < 4 0x0>;

  qcom,override-corner2-addr-val-map =


   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x1>, < 4 0x0>,



   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x3>, < 4 0x0>,



   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x0>, < 4 0x0>,



   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x1>, < 4 0x0>;

  qcom,override-corner3-addr-val-map =


   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,



   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,



   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041043>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,



   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041043>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0xa4000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <5>;

  qcom,cpr-fuse-corners = <3>;
  qcom,cpr-voltage-ceiling = <1155000 1225000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1090000>;
  vdd-apc-supply = <&pm8937_s5>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <16>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <67 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <60 57 54>;
  qcom,cpr-init-voltage-ref = <1155000 1225000 1350000>;
  qcom,cpr-fuse-init-voltage =
     <67 36 6 0>,
     <67 18 6 0>,
     <67 0 6 0>;
  qcom,cpr-fuse-quot-offset =
     <71 26 6 0>,
     <71 20 6 0>,
     <70 54 7 0>;
  qcom,cpr-fuse-quot-offset-scale = <5 5 5>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-corner-map = <1 2 3 3 3>;
  qcom,cpr-corner-frequency-map =
    <1 960000000>,
    <2 1094400000>,
    <3 1248000000>,
    <4 1401000000>,
    <5 1497600000>;
  qcom,speed-bin-fuse-sel = <37 34 3 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 (-1) 1 2 4>,
     <1 (-1) 1 2 5>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 1400 1400>;
  qcom,cpr-voltage-scaling-factor-max = <0 2000 2000>;
  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-fuse-revision = <69 39 3 0>;
  qcom,pvs-version-fuse-sel = <37 40 3 0>;
  qcom,cpr-fuse-version-map =
   < 1 0 3 (-1) (-1) (-1)>,
   < 1 5 3 (-1) (-1) (-1)>,
   <(-1) 0 1 (-1) (-1) (-1)>,
   <(-1) 0 2 (-1) (-1) (-1)>,
   <(-1) 5 1 (-1) (-1) (-1)>,
   <(-1) 5 2 (-1) (-1) (-1)>,
   <(-1) (-1) (-1) (-1) (-1) (-1)>;
  qcom,cpr-quotient-adjustment =
    <50 40 50>,
    <0 0 40>,
    <50 40 100>,
    <50 40 50>,
    <0 0 100>,
    <0 0 50>,
    <0 0 0>;
  qcom,cpr-init-voltage-adjustment =
    <30000 5000 10000>,
    <0 0 0>,
    <30000 5000 35000>,
    <30000 5000 10000>,
    <0 0 20000>,
    <0 0 0>,
    <0 0 0>;
  qcom,cpr-enable;
 };

 eldo2_pm8937: eldo2 {
  compatible = "regulator-fixed";
  regulator-name = "eldo2_pm8937";
  startup-delay-us = <0>;
  enable-active-high;
  gpio = <&pm8937_gpios 7 0>;
  regulator-always-on;
 };
};
# 1727 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8937.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/pm8937.dtsi"
&spmi_bus {

 qcom,pm8937@0 {
  compatible ="qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8937_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 0>,
         <0x0 0x8 0x1 0>,
         <0x0 0x8 0x4 0>,
         <0x0 0x8 0x5 0>;
   interrupt-names = "kpdpwr", "resin",
    "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8937_temp_alarm: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 1>;
   label = "pm8937_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8937_vadc>;
   #thermal-sensor-cells = <0>;
  };

  pm8937_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm8937_rtc: qcom,pm8937_rtc {
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8937_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };

   qcom,pm8937_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1 0>;
   };
  };

  pm8937_mpps: mpps {
   compatible = "qcom,spmi-mpp";
   reg = <0xa000 0x400>;
   interrupts = <0x0 0xa0 0 0>,
         <0x0 0xa1 0 0>,
         <0x0 0xa2 0 0>,
         <0x0 0xa3 0 0>;
   interrupt-names = "pm8937_mpp1", "pm8937_mpp2",
       "pm8937_mpp3", "pm8937_mpp4";
   gpio-controller;
   #gpio-cells = <2>;

   case_therm {
    cas_therm_default: cas_therm_default {
     pins = "mpp4";
     function = "analog";
     input-enable;
     qcom,amux-route = <3>;
    };
   };

   pa_therm1 {
    pa_therm1_default: pa_therm1_default {
     pins = "mpp2";
     function = "analog";
     input-enable;
     qcom,amux-route = <1>;
    };
   };
  };

  pm8937_gpios: gpios {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x800>;
   interrupts = <0x0 0xc0 0 0>,
         <0x0 0xc1 0 0>,
         <0x0 0xc4 0 0>,
         <0x0 0xc6 0 0>,
         <0x0 0xc7 0 0>;
   interrupt-names = "pm8937_gpio1", "pm8937_gpio2",
       "pm8937_gpio5", "pmi8937_gpio7",
       "pm8937_gpio8";
   gpio-controller;
   #gpio-cells = <2>;
   qcom,gpios-disallowed = <3 4 6>;
  };

  pm8937_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   #thermal-sensor-cells = <1>;
   pinctrl-names = "default";
   pinctrl-0 = <&pa_therm1_default &cas_therm_default>;

   chan@5 {
    label = "vcoin";
    reg = <5>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@c {
    label = "ref_buf_625mv";
    reg = <0xc>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@11 {
    label = "pa_therm1";
    reg = <0x11>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@32 {
    label = "xo_therm";
    reg = <0x32>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@3c {
    label = "xo_therm_buf";
    reg = <0x3c>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@13 {
    label = "case_therm";
    reg = <0x13>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };
  };

  pm8937_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0 1>,
     <0x0 0x34 0x3 1>,
     <0x0 0x34 0x4 1>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8937_vadc>;
   #thermal-sensor-cells = <1>;

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,btm-channel-number = <0x48>;
    qcom,thermal-node;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <0x7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,btm-channel-number = <0x68>;
   };
  };

 };

 pm8937_1: qcom,pm8937@1 {
  compatible = "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8937_pwm: pwm@bc00 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };
 };
};

&thermal_zones {
 pa-therm1-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8937_vadc 0x11>;
  thermal-governor = "user_space";
  wake-capable-sensor;

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 xo-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8937_vadc 0x32>;
  thermal-governor = "user_space";
  wake-capable-sensor;

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 xo-therm-buf-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8937_vadc 0x3c>;
  thermal-governor = "user_space";
  wake-capable-sensor;

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 case-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8937_vadc 0x13>;
  thermal-governor = "user_space";
  wake-capable-sensor;

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 pa-therm0-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8937_adc_tm 0x36>;
  thermal-governor = "user_space";
  wake-capable-sensor;

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 pm8937_tz {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8937_temp_alarm>;
  wake-capable-sensor;

  trips {
   pm8937_trip0: pm8937-trip0 {
    temperature = <105000>;
    hysteresis = <0>;
    type = "passive";
   };
   pm8937_trip1: pm8937-trip1 {
    temperature = <125000>;
    hysteresis = <0>;
    type = "passive";
   };
   pm8937_trip2: pm8937-trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 1728 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@185806c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0x185806c 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@1858078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0x1858078 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@185904c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0x185904c 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@183f078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x183f078 0x4>;
  status = "disabled";
 };
};
# 1729 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-thermal.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-thermal.dtsi"
# 1 "include/dt-bindings/thermal/thermal.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-thermal.dtsi" 2

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi_cooling_devices";

  modem {
   qcom,instance-id = <0x0>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_proc: modem_proc {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_vdd: modem_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };
 };
};

&thermal_zones {
 aoss0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mdm-core-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 q6-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-cpu0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-cpu1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-cpu2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-cpu3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 penta-cpu-max-step {
  polling-delay-passive = <50>;
  polling-delay = <100>;
  thermal-governor = "step_wise";
  trips {
   cpu_trip:cpu-trip {
    temperature = <85000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU0 (~0)
      (((~0) - 1)-1)>;
   };
   cpu1_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU1 (~0)
      (((~0) - 1)-1)>;
   };
   cpu2_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU2 (~0)
      (((~0) - 1)-1)>;
   };
   cpu3_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU3 (~0)
      (((~0) - 1)-1)>;
   };
  };
 };

 gpu0-step {
  polling-delay-passive = <250>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "step_wise";
  trips {
   gpu_step_trip: gpu-step-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   gpu_cdev0 {
    trip = <&gpu_step_trip>;
    cooling-device =
     <&msm_gpu (~0)
      (~0)>;
   };
  };
 };

 apc1-cpu0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  thermal-governor = "step_wise";
  trips {
   apc1_cpu0_trip: apc1-cpu0-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&apc1_cpu0_trip>;
    cooling-device =
     <&CPU0 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc1-cpu1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  thermal-governor = "step_wise";
  trips {
   apc1_cpu1_trip: apc1-cpu1--trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu1_cdev {
    trip = <&apc1_cpu1_trip>;
    cooling-device =
     <&CPU1 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc1-cpu2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "step_wise";
  trips {
   apc1_cpu2_trip: apc1-cpu2-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu2_cdev {
    trip = <&apc1_cpu2_trip>;
    cooling-device =
     <&CPU2 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc1-cpu3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "step_wise";
  trips {
   apc1_cpu3_trip: apc1-cpu3-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu3_cdev {
    trip = <&apc1_cpu3_trip>;
    cooling-device =
     <&CPU3 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 aoss0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 0>;
  tracks-low;
  trips {
   aoss_lowf: aoss-lowf {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&aoss_lowf>;
    cooling-device = <&CPU0 (((~0) - 1)-2)
       (((~0) - 1)-2)>;
   };
   cx_vdd_cdev {
    trip = <&aoss_lowf>;
    cooling-device = <&pm8937_cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&aoss_lowf>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };
};
# 1730 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names ="core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0x668f51de>;
 status = "okay";
};

&gdsc_jpeg {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3e278896>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_vfe1 {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xb1ef6e8b>;
 status = "okay";
};

&gdsc_cpp {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xbbf73861>;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_root_clk", "gfx_clk";
 clocks =<&clock_gcc 0x917f76ef>,
  <&clock_gcc 0x49a51fd9>;
 qcom,enable-root-clk;
 qcom,clk-dis-wait-val = <0x5>;
 status = "okay";
};


&msm_gpu {

 qcom,gpu-speed-bin-vectors =
  <0x6018 0x80000000 31>,
  <0x0164 0x00000400 9>;
 /delete-node/qcom,gpu-pwrlevels;

 qcom,gpu-pwrlevel-bins {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible="qcom,gpu-pwrlevel-bins";

  qcom,gpu-pwrlevels-0 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <0>;
   qcom,initial-pwrlevel = <3>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <598000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <7>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <523200000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <484800000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <6>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <270000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };

  qcom,gpu-pwrlevels-1 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <1>;
   qcom,initial-pwrlevel = <3>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <650000000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <8>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <523200000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <484800000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <6>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <270000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };

  qcom,gpu-pwrlevels-2 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <2>;
   qcom,initial-pwrlevel = <1>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <465000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <270000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8917-hannah-p0.dts" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-hannah.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-hannah.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi"
# 1 "arch/arm64/boot/dts/qcom/pmi8950.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/pmi8950.dtsi"
# 1 "include/dt-bindings/msm/power-on.h" 1
# 14 "arch/arm64/boot/dts/qcom/pmi8950.dtsi" 2



&spmi_bus {
 qcom,pmi8950@2 {
  compatible ="qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,hard-reset-poweroff-type =
    <0x04>;

   pon_perph_reg: qcom,pon_perph_reg {
    regulator-name = "pon_spare_reg";
    qcom,pon-spare-reg-addr = <0x8c>;
    qcom,pon-spare-reg-bit = <1>;
   };
  };

  pmi8950_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   #thermal-sensor-cells = <1>;

   chan@0 {
    label = "usbin";
    reg = <0>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@1 {
    label = "dcin";
    reg = <1>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@3 {
    label = "vchg_sns";
    reg = <3>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@d {
    label = "chg_temp";
    reg = <0xd>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <16>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@43 {
    label = "usb_dp";
    reg = <0x43>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@44 {
    label = "usb_dm";
    reg = <0x44>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pmi8950_gpios: gpios {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x200>;

   interrupts = <0x2 0xc0 0 0>,
    <0x2 0xc1 0 0>;
   interrupt-names = "pmi8950_gpio1", "pmi8950_gpio2";

   gpio-controller;
   #gpio-cells = <2>;
  };

  pmi8950_mpps: mpps {
   compatible = "qcom,spmi-mpp";
   reg = <0xa000 0x400>;

   interrupts = <0x2 0xa0 0 0>,
    <0x2 0xa1 0 0>,
    <0x2 0xa2 0 0>,
    <0x2 0xa3 0 0>;
   interrupt-names = "pmi8950_mpp1", "pmi8950_mpp2",
       "pmi8950_mpp3", "pmi8950_mpp4";

   gpio-controller;
   #gpio-cells = <2>;
  };

  qpnp_smbcharger: qcom,qpnp-smbcharger {
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <100>;
   qcom,float-voltage-mv = <4200>;
   qcom,resume-delta-mv = <200>;
   qcom,chg-inhibit-fg;
   qcom,rparasitic-uohm = <100000>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-usb-9v-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,force-aicl-rerun;
   qcom,aicl-rerun-period-s = <180>;
   qcom,autoadjust-vfloat;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0 0>,
      <0x2 0x10 0x1 0>,
      <0x2 0x10 0x2 0>,
      <0x2 0x10 0x3 0>,
      <0x2 0x10 0x4 0>,
      <0x2 0x10 0x5 0>,
      <0x2 0x10 0x6 0>,
      <0x2 0x10 0x7 0>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
    interrupts = <0x2 0x11 0x0 0>,
      <0x2 0x11 0x1 0>,
      <0x2 0x11 0x3 0>;
    interrupt-names = "otg-fail",
       "otg-oc",
      "usbid-change";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0 0>,
      <0x2 0x12 0x1 0>,
      <0x2 0x12 0x2 0>,
      <0x2 0x12 0x3 0>,
      <0x2 0x12 0x4 0>,
      <0x2 0x12 0x5 0>,
      <0x2 0x12 0x6 0>,
      <0x2 0x12 0x7 0>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
      "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0 0>,
      <0x2 0x13 0x1 0>,
      <0x2 0x13 0x2 0>,
      <0x2 0x13 0x5 0>;

    interrupt-names = "usbin-uv",
      "usbin-ov",
       "usbin-src-det",
       "aicl-done";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0 0>,
      <0x2 0x14 0x1 0>;
    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0 0>,
      <0x2 0x16 0x1 0>,
      <0x2 0x16 0x2 0>,
      <0x2 0x16 0x3 0>,
      <0x2 0x16 0x4 0>,
      <0x2 0x16 0x5 0>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "wdog-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };

   smbcharger_charger_otg: qcom,smbcharger-boost-otg {
    regulator-name = "smbcharger_charger_otg";
   };
  };

  qpnp_fg: qcom,fg {
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <95>;
   status = "okay";
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,bcl-mh-threshold-ma = <405>;
   qcom,fg-iterm-ma = <150>;
   qcom,fg-chg-iterm-ma = <100>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,fg-cutoff-voltage-mv = <3500>;
   qcom,cycle-counter-en;
   qcom,capacity-learning-on;

   qcom,fg-soc@4000 {
   status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0 0>,
      <0x2 0x40 0x1 0>,
      <0x2 0x40 0x2 0>,
      <0x2 0x40 0x3 0>,
      <0x2 0x40 0x4 0>,
      <0x2 0x40 0x5 0>,
      <0x2 0x40 0x6 0>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "update-soc";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0 0>,
      <0x2 0x41 0x1 0>,
      <0x2 0x41 0x2 0>,
      <0x2 0x41 0x3 0>,
      <0x2 0x41 0x4 0>,
      <0x2 0x41 0x5 0>,
      <0x2 0x41 0x6 0>,
      <0x2 0x41 0x7 0>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,revid-tp-rev@1f1 {
    reg = <0x1f1 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0 0>,
      <0x2 0x44 0x2 0>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF 0x88E 0x2>;
   reg-names = "fg_user_adc", "pon_spare";
   interrupts = <0x2 0x42 0x0 0>,
     <0x2 0x42 0x1 0>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <100>;
   qcom,inhibit-derating-ua = <550000>;
  };

  qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pmi8950@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_pwm: pwm@b000 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xb000 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,qpnp-labibb-mode = "lcd";

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <1000>;

    qcom,qpnp-ibb-discharge-resistor = <32>;
    qcom,qpnp-ibb-lab-pwrup-delay = <8000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <8000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency =
         <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <800>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency =
         <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <40>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <500>;
   };

  };

  wled: qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2 1>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,dim-method = "linear";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <20000>;
   qcom,led-strings-list = [00 01];
   qcom,en-ext-pfet-sc-pro;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,cons-sync-write-delay-us = <1000>;
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <100>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;
   qcom,vph-pwr-droop-threshold = <3000>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;
   qcom,pmic-revid = <&pmi8950_revid>;

   pmi8950_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <0>;
    qcom,current = <625>;
   };

   pmi8950_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <1>;
    qcom,current = <625>;
   };

   pmi8950_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <200>;
    qcom,id = <0>;
    qcom,current = <120>;
   };

   pmi8950_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,max-current = <200>;
    qcom,id = <1>;
    qcom,current = <120>;
   };

   pmi8950_switch: qcom,switch {
    label = "switch";
    qcom,led-name = "led:switch";
    qcom,default-led-trigger =
      "switch_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <2>;
    qcom,current = <625>;
    reg0 {
     regulator-name = "pon_spare_reg";
    };
   };
  };

  pmi_haptic: qcom,haptics@c000 {
   compatible = "qcom,qpnp-haptics";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0 (2 | 1)>,
     <0x3 0xc0 0x1 (2 | 1)>;
   interrupt-names = "hap-sc-irq", "hap-play-irq";
   qcom,pmic-revid = <&pmi8950_revid>;
   vcc_pon-supply = <&pon_perph_reg>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = <0>;
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,en-brake;
   qcom,brake-pattern = <0x3 0x3 0x0 0x0>;
   qcom,wave-samples = <0x3e 0x3e 0x3e 0x3e 0x3e
       0x3e 0x3e 0x3e>;
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
  };
 };
};

&thermal_zones {
 chg-temp-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pmi8950_vadc 0xd>;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };
};

&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0 &pmi8950_flash1>;
  qcom,torch-source = <&pmi8950_torch0 &pmi8950_torch1>;
  qcom,switch-source = <&pmi8950_switch>;
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-pinctrl.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8917-pinctrl";
  reg = <0x1000000 0x300000>;
  reg-names = "pinctrl_regs";
  interrupts-extended = <&wakegic 0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  interrupt-parent = <&wakegpio>;
  #interrupt-cells = <2>;

# 1 "arch/arm64/boot/dts/qcom/msm8917-camera-pinctrl.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-camera-pinctrl.dtsi"
cci {
 cci0_active: cci0_active {

  mux {

   pins = "gpio29", "gpio30";
   function = "cci_i2c";
  };

  config {
   pins = "gpio29", "gpio30";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci0_suspend: cci0_suspend {

  mux {

   pins = "gpio29", "gpio30";
   function = "cci_i2c";
  };

  config {
   pins = "gpio29", "gpio30";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci1_active: cci1_active {

  mux {

   pins = "gpio31", "gpio32";
   function = "cci_i2c";
  };

  config {
   pins = "gpio31", "gpio32";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci1_suspend: cci1_suspend {

  mux {

   pins = "gpio31", "gpio32";
   function = "cci_i2c";
  };

  config {
   pins = "gpio31", "gpio32";
   drive-strength = <2>;
   bias-disable;
  };
 };
};


cam_sensor_mclk0_default: cam_sensor_mclk0_default {

 mux {

  pins = "gpio26";
  function = "cam_mclk";
 };

 config {
  pins = "gpio26";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

 mux {

  pins = "gpio26";
  function = "cam_mclk";
 };

 config {
  pins = "gpio26";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_rear_default: cam_sensor_rear_default {

 mux {
  pins = "gpio36", "gpio35";
  function = "gpio";
 };

 config {
  pins = "gpio36","gpio35";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_sleep: cam_sensor_rear_sleep {

 mux {
  pins = "gpio36","gpio35";
  function = "gpio";
 };

 config {
  pins = "gpio36","gpio35";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig: cam_sensor_rear_vdig {

 mux {
  pins = "gpio62";
  function = "gpio";
 };

 config {
  pins = "gpio62";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig_sleep: cam_sensor_rear_vdig_sleep {

 mux {
  pins = "gpio62";
  function = "gpio";
 };

 config {
  pins = "gpio62";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig_qm215: cam_sensor_rear_vdig_qm215 {

 mux {
  pins = "gpio25";
  function = "gpio";
 };

 config {
  pins = "gpio25";
  output-high;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig_sleep_qm215: cam_sensor_rear_vdig_sleep_qm215 {

 mux {
  pins = "gpio25";
  function = "gpio";
 };

 config {
  pins = "gpio25";
  output-low;
  drive-strength = <2>;
 };
};
cam_sensor_mclk1_default: cam_sensor_mclk1_default {

 mux {

  pins = "gpio27";
  function = "cam_mclk";
 };

 config {
  pins = "gpio27";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

 mux {

  pins = "gpio27";
  function = "cam_mclk";
 };

 config {
  pins = "gpio27";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_front_default: cam_sensor_front_default {

 mux {
  pins = "gpio38","gpio50";
  function = "gpio";
 };

 config {
  pins = "gpio38","gpio50";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_front_sleep: cam_sensor_front_sleep {

 mux {
  pins = "gpio38","gpio50";
  function = "gpio";
 };

 config {
  pins = "gpio38","gpio50";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk2_default: cam_sensor_mclk2_default {

 mux {

  pins = "gpio28";
  function = "cam_mclk";
 };

 config {
  pins = "gpio28";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

 mux {

  pins = "gpio28";
  function = "cam_mclk";
 };

 config {
  pins = "gpio28";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_front1_default: cam_sensor_front1_default {

 mux {
  pins = "gpio40", "gpio39";
  function = "gpio";
 };

 config {
  pins = "gpio40", "gpio39";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_front1_sleep: cam_sensor_front1_sleep {

 mux {
  pins = "gpio40", "gpio39";
  function = "gpio";
 };

 config {
  pins = "gpio40", "gpio39";
  bias-disable;
  drive-strength = <2>;
 };
};
# 27 "arch/arm64/boot/dts/qcom/msm8917-pinctrl.dtsi" 2

  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

  };

  blsp1_uart1 {
   blsp1_uart1_active: blsp1_uart1_active {
    mux {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     function = "blsp_uart1";
    };

    config {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart1_sleep: blsp1_uart1_sleep {
    mux {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  cdc_mclk2_pin {
   cdc_mclk2_sleep: cdc_mclk2_sleep {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   cdc_mclk2_active: cdc_mclk2_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio60", "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio60", "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

   pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
    };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  pmx_sdc1_rclk {
   sdc1_rclk_on: sdc1_rclk_on {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_rclk_off: sdc1_rclk_off {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };
  };

  pmx_sdc1_clk {
   sdc1_clk_on: sdc1_clk_on {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };

   sdc1_clk_off: sdc1_clk_off {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_cmd {
   sdc1_cmd_on: sdc1_cmd_on {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_cmd_off: sdc1_cmd_off {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_data {
   sdc1_data_on: sdc1_data_on {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_data_off: sdc1_data_off {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  sdhc2_cd_pin {
   sdc2_cd_on: cd_on {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_cd_off: cd_off {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_sdc2_clk {
   sdc2_clk_on: sdc2_clk_on {
    config {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };
   };

   sdc2_clk_off: sdc2_clk_off {
    config {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_cmd {
   sdc2_cmd_on: sdc2_cmd_on {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_cmd_off: sdc2_cmd_off {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_data {
   sdc2_data_on: sdc2_data_on {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_data_off: sdc2_data_off {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
    };
  };

  sdc2_wlan_gpio {
   sdc2_wlan_gpio_active: sdc2_wlan_gpio_active {
    config {
     pins = "gpio99";
     output-high;
     drive-strength = <8>;
     bias-pull-up;
    };
   };
   sdc2_wlan_gpio_sleep: sdc2_wlan_gpio_sleep {
    config {
     pins = "gpio99";
     output-low;
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  pri_mi2s_mclk_b_lines {
   pri_mi2s_mclk_b_default: pri_mi2s_mclk_default {
    mux {
     pins = "gpio69";
     function = "pri_mi2s_mclk_b";
    };
    config {
     pins = "gpio69";
     drive-strength = <8>;
     bias-disable;
     input-enable;
    };
   };
  };

  sec_mi2s_mclk_a_lines {
   sec_mi2s_mclk_a_active: sec_mi2s_mclk_a_active {
    mux {
     pins = "gpio25";
     function = "sec_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
     bias-disable;
    };
   };

   sec_mi2s_mclk_a_sleep: sec_mi2s_mclk_a_sleep {
    mux {
     pins = "gpio25";
     function = "sec_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
     pins = "gpio85", "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85", "gpio88";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
     pins = "gpio85", "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85", "gpio88";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  spi6 {
   spi6_default: spi6_default {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_sleep: spi6_sleep {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi6_cs0_active: cs0_active {

    mux {
     pins = "gpio47";
     function = "blsp6_spi";
    };

    config {
     pins = "gpio47";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio47";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi6_cs1_active: cs1_active {

    mux {
     pins = "gpio22";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio22";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_cs1_sleep: cs1_sleep {

    mux {
     pins = "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  fpc_reset_int {
   fpc_reset_low: reset_low {
    mux {
     pins = "gpio124";
     function = "fpc_reset_gpio_low";
    };

    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   fpc_reset_high: reset_high {
    mux {
     pins = "gpio124";
     function = "fpc_reset_gpio_high";
    };

    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };

   fpc_int_low: int_low {
    mux {
     pins = "gpio48";
    };
    config {
     pins = "gpio48";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };


  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  i2c_4 {
   i2c_4_active: i2c_4_active {

    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_4_sleep: i2c_4_sleep {

    mux {
     pins = "gpio14", "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_6 {
   i2c_6_active: i2c_6_active {

    mux {
     pins = "gpio22", "gpio23";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_6_sleep: i2c_6_sleep {

    mux {
     pins = "gpio22", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_disable_active: nfc_disable_active {

    mux {

     pins = "gpio16", "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio130";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_disable_suspend: nfc_disable_suspend {

    mux {

     pins = "gpio16", "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio130";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  tlmm_pmi_flash_led {
   rear_flash_led_enable: rear_flash_led_enable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <16>;
     output-high;
    };
   };

   rear_flash_led_disable: rear_flash_led_disable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <2>;
     output-low;
    };
   };

   front_flash_led_enable: front_flash_led_enable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <16>;
     output-high;
    };
   };

   front_flash_led_disable: front_flash_led_disable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     output-low;
    };
   };
  };

  usbc_int_default: usbc_int_default {
   mux {
    pins = "gpio97", "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio97", "gpio131";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio85";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio85";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio88";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio88";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio86";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio86";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio86";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio86";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };
  sec_mi2s_ws {
   sec_mi2s_ws_sleep: sec_mi2s_ws_sleep {
    mux {
     pins = "gpio95";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_ws_active: sec_mi2s_ws_active {
    mux {
     pins = "gpio95";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio95";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };
  sec_mi2s_sck {
   sec_mi2s_sck_sleep: sec_mi2s_sck_sleep {
    mux {
     pins = "gpio94";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio94";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_sck_active: sec_mi2s_sck_active {
    mux {
     pins = "gpio94";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio94";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio12";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio12";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio13";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio13";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  usb_mode_select: usb_mode_select {
   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };

  usb2533_hub_reset: usb2533_hub_reset {
   mux {
    pins = "gpio100";
    function = "gpio";
   };

   config {
    pins = "gpio100";
    drive-strength = <2>;
    output-low;
   };
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-moto-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-moto-pinctrl.dtsi"
&tlmm{

 nfc_irq_default: nfc_irq_default {
  config {
   pins = "gpio17";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 nfc_ven_default: nfc_ven_default {
  config {
   pins = "gpio16";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 nfc_firm_default: nfc_firm_default {
  config {
   pins = "gpio130";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 i2c_3 {
  i2c_3_active: i2c_3_active {

   mux {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
   };

   config {
    pins = "gpio10", "gpio11";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_3_sleep: i2c_3_sleep {

   mux {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
   };

   config {
    pins = "gpio10", "gpio11";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 i2c_4 {
  i2c_4_active: i2c_4_active {

   mux {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
  };

  config {
    pins = "gpio14", "gpio15";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_4_sleep: i2c_4_sleep {

   mux {
    pins = "gpio14", "gpio15";
    function = "gpio";
   };

   config {
    pins = "gpio14", "gpio15";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 touch_reset_n {


  touch_reset_default: default {
   mux {
    pins = "gpio64";
    function = "gpio";
   };

   config {
    pins = "gpio64";
    output-low;
   };
  };

  touch_reset_active: active {
   mux {
    pins = "gpio64";
    function = "gpio";
   };

   config {
    pins = "gpio64";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };

 touch_int_n {


  touch_int_default: default {
   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-disable;
   };
  };

  touch_int_active: active {
   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };

 sx9310 {
  sx9310_int_default: default {
       mux {
        pins = "gpio31";
        function = "gpio";
       };

       config {
        pins = "gpio31";
        drive-strength = <2>;
        bias-pull-up;
        input-enable;
       };
      };
 };

 tlmm_gpio_key {
  gpio_key_active: gpio_key_active {
   mux {
    pins = "gpio91";
    function = "gpio";
   };

   config {
    pins = "gpio91";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  gpio_key_suspend: gpio_key_suspend {
   mux {
    pins = "gpio91";
    function = "gpio";
   };

   config {
    pins = "gpio91";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };

 usb_id_pin {
  usbid_default: default {
   mux {
    pins = "gpio97";
    function = "gpio";
   };
   config {
    pins = "gpio97";
    drive-strength = <8>;
    bias-pull-up;
   };
  };
  usbid_off: usbid_off {
   mux {
    pins = "gpio97";
    function = "gpio";
   };
   config {
    pins = "gpio97";
    drive-strength = <8>;
    bias-disable;
   };
  };
 };

 fps: fps {
  rst_active: rst_active {

   mux {
    pins = "gpio127";
    function = "gpio";
   };

   config {
    pins = "gpio127";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  rst_suspend: rst_suspend{

   mux {
    pins = "gpio127";
    function = "gpio";
   };

   config {
    pins = "gpio127";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  int_active: int_active {

   mux {
    pins = "gpio128";
    function = "gpio";
   };

   config {
    pins = "gpio128";
    drive-strength = <2>;
    input-enable;
   };
  };

  int_suspend: int_suspend{

   mux {
    pins = "gpio128";
    function = "gpio";
   };

   config {
    pins = "gpio128";
    drive-strength = <2>;
    input-enable;
   };
  };

  ldo_en_active: ldo_en_active {

   mux {
    pins = "gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio132";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  ldo_en_suspend: ldo_en_suspend{

   mux {
    pins = "gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio132";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  ldo3_en_active: ldo3_en_active {

   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  ldo3_en_suspend: ldo3_en_suspend{

   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };
 };


 bma25x_int1 {
  bma25x_int1_default: default {
   mux {
    pins = "gpio41";
    function = "gpio";
   };
   config {
    pins = "gpio41";
    drive-strength = <6>;
    bias-disable;
   };
  };

  bma25x_int1_sleep: sleep {
   mux {
    pins = "gpio41";
    function = "gpio";
   };
   config {
    pins = "gpio41";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 bma25x_int2 {
  bma25x_int2_default: default {
   mux {
    pins = "gpio42";
    function = "gpio";
   };
   config {
    pins = "gpio42";
    drive-strength = <6>;
    bias-disable;
   };
  };

  bma25x_int2_sleep: sleep {
   mux {
    pins = "gpio42";
    function = "gpio";
   };
   config {
    pins = "gpio42";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 epl8802_int {
  epl8802_active: active {
   mux {
    pins = "gpio43";
    function = "gpio";
   };
   config {
    pins = "gpio43";
    drive-strength = <2>;
    bias-disable;
   };
  };

  epl8802_suspend: suspend {
   mux {
    pins = "gpio43";
    function = "gpio";
   };
   config {
    pins = "gpio43";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 akm_int {
  akm_default: default {
   mux {
    pins = "gpio44";
    function = "gpio";
   };
   config {
    pins = "gpio44";
    drive-strength = <2>;
    bias-disable;
   };
  };

  akm_sleep: sleep {
   mux {
    pins = "gpio44";
    function = "gpio";
   };
   config {
    pins = "gpio44";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-dummy-qhd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-dummy-qhd-video.dtsi"
&mdss_mdp {
 mot_dummy_vid_qhd: qcom,mdss_dsi_mot_dummy_qhd_video {
  qcom,mdss-dsi-panel-name = "mipi_mot_video_dummy_qhd";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-supplier = "video_dummy";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <540>;
  qcom,mdss-dsi-panel-height = <960>;
  qcom,mdss-pan-physical-width-dimension = <54>;
  qcom,mdss-pan-physical-height-dimension = <95>;
  qcom,mdss-dsi-h-front-porch = <32>;
  qcom,mdss-dsi-h-back-porch = <4>;
  qcom,mdss-dsi-h-pulse-width = <32>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <15>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-panel-timings = [00 06 02 01 02 09 02 02 01 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x0c>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>;

  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-no-panel-read-support;
 };
};
# 17 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/carrier-channel-ids.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/carrier-channel-ids.dtsi"
/ {
 channel-id-map =
  "acg",
  "amxbr",
  "amxpr",
  "amxmx",
  "amxcl",
  "amxar",
  "amxla",
  "amxpe",
  "amxco",
  "tefbr",
  "tefmx",
  "tefar",
  "tefcl",
  "tefpe",
  "tefco",
  "perar",
  "entcl",
  "iusmx",
  "niibr",
  "niicl",
  "niimx",
  "niipe",
  "oibr",
  "timbr",
  "tigco",
  "retbr",
  "retar",
  "retla",
  "retcl",
  "tefla",
  "retla1st",
  "tefunl",
  "tigca",
  "tigca1st",
  "retmx",
  "attmx",
  "womcl",
  "avaco",
  "retpe",
  "openla",
  "opencl",
  "openmx",
  "altmx",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "reteu",
  "retgb",
  "retfr",
  "retes",
  "retie",
  "retde",
  "vfgb",
  "vfde",
  "vffr",
  "o2gb",
  "o2de",
  "orafr",
  "bouyfr",
  "eegb",
  "tescogb",
  "yoigo",
  "oraes",
  "retapac",
  "retmea",
  "vfit",
  "vfes",
  "vfeu",
  "3gb",
  "tescoie",
  "altfr",
  "3ie",
  "altpt",
  "timit",
  "retma",
  "windit",
  "vfhu",
  "vfro",
  "telhu",
  "playpl",
  "oraeu",
  "dteu",
  "teleu",
  "pluspl",
  "dtpl",
  "tefes",
  "altice",
  "vipeu",
  "veoneu",
  "openeu",
  "reteu2",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "retca",
  "bwaca",
  "tkpca",
  "vzw",
  "att",
  "tmo",
  "sprint",
  "repw",
  "attpre",
  "cricket",
  "cc",
  "usc",
  "tracfone",
  "retus",
  "metropcs",
  "rcica",
  "wndca",
  "dmc",
  "bby",
  "amz",
  "acg",
  "lra",
  "comcast",
  "fi",
  "vzwpre",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "retin",
  "retcn",
  "telstra",
  "vfau",
  "amzin",
  "jioin",
  "airin",
  "retid",
  "cmcc",
  "ctcn",
  "cucn",
  "retmm",
  "gt4gtw",
  "retth",
  "retru",
  "trueth",
  "smarthk",
  "mobilpk",
  "retsea",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined";
};
# 18 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/include/moto-mem-reserve.h" 1
# 19 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-audio.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8917-audio.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi"
&soc {

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24608>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <24577>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 msm_audio_ion: qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <2>;
  qcom,smmu-enabled;
  iommus = <&apps_smmu 0x1821 0x0>;
 };

 qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 msm_dai_tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8917-audio.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-wsa881x.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-wsa881x.dtsi"
&slim_msm {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   qcom,swr-num-dev = <2>;
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8917-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_iommu 0x2001 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&soc {
 qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  msm_audio_apr_dummy {
   compatible = "qcom,msm-audio-apr-dummy";
  };
 };

 qcom,avtimer@c0a300c {
  compatible = "qcom,avtimer";
  reg = <0x0c0a300c 0x4>,
   <0x0c0a3010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 int_codec: sound {
  status = "okay";
  compatible = "qcom,msm8952-audio-codec";
  qcom,model = "msm8952-snd-card-mtp";
  reg = <0xc051000 0x4>,
   <0xc051004 0x4>,
   <0xc055000 0x4>,
   <0xc052000 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
   "csr_gp_io_mux_spkr_ctl",
   "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
   "csr_gp_io_mux_quin_ctl";

  qcom,msm-ext-pa = "primary";
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,msm-hs-micbias-type = "external";
  qcom,msm-micbias1-ext-cap;

  qcom,audio-routing =
    "RX_BIAS", "MCLK",
    "SPK_RX_BIAS", "MCLK",
    "INT_LDO_H", "MCLK",
    "RX_I2S_CLK", "MCLK",
    "TX_I2S_CLK", "MCLK",
    "MIC BIAS External", "Handset Mic",
    "MIC BIAS External2", "Headset Mic",
    "MIC BIAS External", "Secondary Mic",
    "AMIC1", "MIC BIAS External",
    "AMIC2", "MIC BIAS External2",
    "AMIC3", "MIC BIAS External",
    "ADC1_IN", "ADC1_OUT",
    "ADC2_IN", "ADC2_OUT",
    "ADC3_IN", "ADC3_OUT",
    "PDM_IN_RX1", "PDM_OUT_RX1",
    "PDM_IN_RX2", "PDM_OUT_RX2",
    "PDM_IN_RX3", "PDM_OUT_RX3",
    "WSA_SPK OUT", "VDD_WSA_SWITCH",
    "SpkrMono WSA_IN", "WSA_SPK OUT";

  qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
  qcom,cdc-us-eu-gpios = <&cdc_us_euro_sw>;
  qcom,pri-mi2s-gpios = <&cdc_pri_mi2s_gpios>;
  qcom,quin-mi2s-gpios = <&cdc_quin_mi2s_gpios>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_pri_auxpcm>,
   <&dai_mi2s0>, <&dai_mi2s1>,
   <&dai_mi2s2>, <&dai_mi2s3>,
   <&dai_mi2s4>, <&dai_mi2s5>,
   <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
   <&sb_3_rx>, <&sb_3_tx>, <&sb_4_rx>, <&sb_4_tx>,
   <&bt_sco_rx>, <&bt_sco_tx>,
   <&int_fm_rx>, <&int_fm_tx>,
   <&afe_pcm_rx>, <&afe_pcm_tx>,
   <&afe_proxy_rx>, <&afe_proxy_tx>,
   <&incall_record_rx>, <&incall_record_tx>,
   <&incall_music_rx>, <&incall_music_2_rx>,
   <&proxy_rx>, <&proxy_tx>;

  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.6",
    "msm-dai-q6-dev.16384", "msmdai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";

  asoc-codec = <&stub_codec>, <&msm_digital_codec>,
    <&pmic_analog_codec>;
  asoc-codec-names = "msm-stub-codec.1", "msm-dig-codec",
     "analog-codec";
  asoc-wsa-codec-names = "wsa881x-i2c-codec.2-000f";
  asoc-wsa-codec-prefixes = "SpkrMono";
  msm-vdd-wsa-switch-supply = <&pm8937_l5>;
  qcom,msm-vdd-wsa-switch-voltage = <1800000>;
  qcom,msm-vdd-wsa-switch-current = <10000>;
 };

 cdc_us_euro_sw: msm_cdc_pinctrl_us_euro_sw {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cross_conn_det_act>;
  pinctrl-1 = <&cross_conn_det_sus>;
 };

 cdc_pri_mi2s_gpios: msm_cdc_pinctrl_pri {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_pdm_lines_act &cdc_pdm_lines_2_act>;
  pinctrl-1 = <&cdc_pdm_lines_sus &cdc_pdm_lines_2_sus>;
 };

 cdc_quin_mi2s_gpios: msm_cdc_pinctrl_quin {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-1 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 };


 i2c@78b6000 {
  status = "okay";
  #address-cells = <1>;
  #size-cells = <0>;
  wsa881x_i2c_f: wsa881x-i2c-codec@f {
   status = "okay";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x0f>;
   qcom,wsa-analog-vi-gpio = <&wsa881x_analog_vi_gpio>;
   qcom,wsa-analog-clk-gpio = <&wsa881x_analog_clk_gpio>;
   qcom,wsa-analog-reset-gpio =
    <&wsa881x_analog_reset_gpio>;
  };
  wsa881x_i2c_45: wsa881x-i2c-codec@45 {
   status = "okay";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x45>;
  };
 };

 wsa881x_analog_vi_gpio: wsa881x_analog_vi_pctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_vi_on>;
  pinctrl-1 = <&wsa_vi_off>;
 };
 wsa881x_analog_clk_gpio: wsa881x_analog_clk_pctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_clk_on>;
  pinctrl-1 = <&wsa_clk_off>;
 };
 wsa881x_analog_reset_gpio: wsa881x_analog_reset_pctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_reset_on>;
  pinctrl-1 = <&wsa_reset_off>;
 };

 ext_codec: sound-9335 {
  status = "disabled";
  compatible = "qcom,msm8952-audio-slim-codec";
  qcom,model = "msm8952-tasha-snd-card";

  reg = <0xc051000 0x4>,
   <0xc051004 0x4>,
   <0xc055000 0x4>,
   <0xc052000 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
   "csr_gp_io_mux_spkr_ctl",
   "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
   "csr_gp_io_mux_quin_ctl";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "AIF4 VI", "MICBIAS_REGULATOR",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AIF4 MAD", "MICBIAS_REGULATOR",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "MIC BIAS1", "MICBIAS_REGULATOR",
   "MIC BIAS2", "MICBIAS_REGULATOR",
   "MIC BIAS3", "MICBIAS_REGULATOR",
   "MIC BIAS4", "MICBIAS_REGULATOR",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,tasha-mclk-clk-freq = <9600000>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing";

  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s5>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
    <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>,
    <&sb_5_rx>, <&bt_sco_rx>, <&bt_sco_tx>,
    <&int_fm_rx>, <&int_fm_tx>, <&sb_6_rx>,
    <&proxy_rx>, <&proxy_tx>;

  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.5", "msm-dai-q6-dev.16384",
    "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386",
    "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388",
    "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390",
    "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392",
    "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.16394", "msm-dai-q6-dev.12288",
    "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292",
    "msm-dai-q6-dev.12293", "msm-dai-q6-dev.16396",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";

  qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;

  qcom,wsa-max-devs = <2>;
  qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_212>,
    <&wsa881x_213>, <&wsa881x_214>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
    "SpkrLeft", "SpkrRight";
 };

 wcd9xxx_intc: wcd9xxx-irq {
  status = "disabled";
  interrupt-parent = <&tlmm>;
  interrupts = <73 0>;
  qcom,gpio-connect = <&tlmm 73 0>;
 };

 clock_audio: audio_ext_clk {
  status = "disabled";
  compatible = "qcom,audio-ref-clk";
  clock-names = "osr_clk";
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
  qcom,audio-ref-clk-gpio = <&pm8937_gpios 1 0>;
  qcom,lpass-mclk-id = "pri_mclk";
  clocks = <&clock_gcc 0xd454019f>;
  pinctrl-0 = <&cdc_mclk2_sleep>;
  pinctrl-1 = <&cdc_mclk2_active>;
 };

 wcd_rst_gpio: wcd_gpio_ctrl {
  status = "disabled";
  qcom,cdc-rst-n-gpio = <&tlmm 68 0>;
 };
};

&slim_msm {
 status = "disabled";
 wcd9335: tasha_codec {
  status = "disabled";
  compatible = "qcom,tasha-slim-pgd";
  clock-names = "wcd_clk", "wcd_native_clk";
  clocks = <&clock_audio 0xb7ba2274>,
   <&clock_audio 0xf0fbaf5b>;

  qcom,cdc-reset-gpio = <&tlmm 68 0>;

  cdc-vdd-buck-supply = <&eldo2_pm8937>;
  qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
  qcom,cdc-vdd-buck-current = <650000>;

  cdc-buck-sido-supply = <&eldo2_pm8937>;
  qcom,cdc-buck-sido-voltage = <1800000 1800000>;
  qcom,cdc-buck-sido-current = <250000>;

  cdc-vdd-tx-h-supply = <&pm8937_l5>;
  qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-tx-h-current = <25000>;

  cdc-vdd-rx-h-supply = <&pm8937_l5>;
  qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-rx-h-current = <25000>;

  cdc-vdd-px-supply = <&pm8937_l5>;
  qcom,cdc-vdd-px-voltage = <1800000 1800000>;
  qcom,cdc-vdd-px-current = <10000>;

  cdc-vdd-mic-bias-supply = <&pm8937_l13>;
  qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
  qcom,cdc-vdd-mic-bias-current = <15000>;
 };
};

&pm8937_gpios {
 gpio@c000 {
  status = "ok";
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  qcom,out-strength = <2>;
 };
};

&pm8937_1 {
 pmic_analog_codec: analog-codec@f000 {
  status = "okay";
  compatible = "qcom,pmic-analog-codec";
  reg = <0xf000 0x200>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf0 0x0 0>,
   <0x1 0xf0 0x1 0>,
   <0x1 0xf0 0x2 0>,
   <0x1 0xf0 0x3 0>,
   <0x1 0xf0 0x4 0>,
   <0x1 0xf0 0x5 0>,
   <0x1 0xf0 0x6 0>,
   <0x1 0xf0 0x7 0>,
   <0x1 0xf1 0x0 0>,
   <0x1 0xf1 0x1 0>,
   <0x1 0xf1 0x2 0>,
   <0x1 0xf1 0x3 0>,
   <0x1 0xf1 0x4 0>,
   <0x1 0xf1 0x5 0>;
  interrupt-names = "spk_cnp_int",
    "spk_clip_int",
    "spk_ocp_int",
    "ins_rem_det1",
    "but_rel_det",
    "but_press_det",
    "ins_rem_det",
    "mbhc_int",
    "ear_ocp_int",
    "hphr_ocp_int",
    "hphl_ocp_det",
    "ear_cnp_int",
    "hphr_cnp_int",
    "hphl_cnp_int";

  cdc-vdda-cp-supply = <&pm8937_s4>;
  qcom,cdc-vdda-cp-voltage = <2050000 2050000>;
  qcom,cdc-vdda-cp-current = <210000>;

  cdc-vdd-io-supply = <&pm8937_l5>;
  qcom,cdc-vdd-io-voltage = <1800000 1800000>;
  qcom,cdc-vdd-io-current = <5000>;

  cdc-vdd-pa-supply = <&pm8937_s4>;
  qcom,cdc-vdd-pa-voltage = <1900000 2050000>;
  qcom,cdc-vdd-pa-current = <260000>;

  cdc-vdd-mic-bias-supply = <&pm8937_l13>;
  qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
  qcom,cdc-vdd-mic-bias-current = <5000>;

  qcom,cdc-mclk-clk-rate = <9600000>;

  qcom,cdc-static-supplies = "cdc-vdd-io",
     "cdc-vdd-pa",
     "cdc-vdda-cp";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";

  msm_digital_codec: msm-dig-codec {
   compatible = "qcom,msm-digital-codec";
   reg = <0xc0f0000 0x0>;
  };
 };
};
# 20 "arch/arm64/boot/dts/qcom/msm8917-moto-common.dtsi" 2

/ {
 aliases {
  i2c3 = &i2c_3;
  i2c4 = &i2c_4;
  i2c5 = &i2c_5;
  /delete-property/ spi3;

 };

 utags {
  compatible = "mmi,utags";
  mmi,main-utags = "/dev/block/bootdevice/by-name/utags";
  mmi,backup-utags = "/dev/block/bootdevice/by-name/utagsBackup";
 };

 hw {
  compatible = "mmi,utags";
  mmi,dir-name = "hw";
  mmi,main-utags = "/dev/block/bootdevice/by-name/hw";
 };
};

&reserved_memory {
 ramoops_mem: ramoops_mem_region {
  compatible = "ramoops";
  ramoops-annotate-size = <0x800>;
  no-map;
  console-size = <0x40000>;
  pmsg-size = <0x40000>;
  record-size = <0x3F800>;
  reg = <0x0 0xae000000 0x0 0x80000>;
  label = "ramoops_mem";
 };
 tzlog_dump_mem: tzlog_dump_mem_region {
  no-map;
  reg = <0x0 ((0xae000000 -0x400000) - 0x400000)
   0x0 0x30000>;
  label = "tzlog_bck_mem";
 };
 wdog_cpuctx_mem: wdog_cpuctx_region {
  no-map;
  reg = <0x0 (0xae000000 -0x400000)
   0x0 (0x5c00 * 4)>;
 };
 mmi_annotate_mem: mmi_annotate_mem_region {
   no-map;
   reg = <0x0 (((0xae000000 -0x400000) - 0x400000) - 0x800)
     0x0 0x800>;
 };
};


&soc{
 /delete-node/ spi@78b7000;
 /delete-node/ sound-9335;
 /delete-node/ i2c@7af5000;

 alsa_to_h2w {
  compatible = "mmi,alsa-to-h2w";
 };

 i2c_3: i2c@78b7000 {
  status = "okay";
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x9e25ac82>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xd7f40f6f>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 i2c_5: i2c@7af5000 {
  status = "okay";
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x7af5000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 299 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x9ace11dd>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <84>;
  dmas = <&dma_blsp2 4 64 0x20000020 0x20>,
   <&dma_blsp2 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 et320: et320{
  compatible = "egistec,et320";
  status = "/chosen", "mmi,fps", "true";
  interrupt-parent = <&tlmm>;
  interrupts = <128 0x0>;
  egistec,gpio_irq = <&tlmm 128 0x1>;
  egistec,gpio_rst = <&tlmm 127 0x2>;
  egistec,gpio_ldo1p8_en = <&tlmm 132 0x0>;
  egistec,gpio_ldo3p3_en = <&tlmm 133 0x0>;
  pinctrl-names = "default", "suspend";
  pinctrl-0 = <&rst_active &int_active &ldo_en_active &ldo3_en_active>;
  pinctrl-1 = <&rst_suspend &int_suspend &ldo_en_suspend &ldo3_en_suspend>;
 };
 fp_id: fp_id {
  status = "ok";
  compatible = "fp_id,fp_id";
  interrupt-parent = <&tlmm>;
  fp,gpio-id = <&tlmm 25 0x0>;
 };

 qcom,msm-thermal {
  qcom,config-info = "cedric";
 };

 qcom,sensor-information {
  sensor_information12: qcom,sensor-information-12 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "chg_therm";
  };

  sensor_information14: qcom,sensor-information-14 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "msm_therm";
   qcom,scaling-factor = <1>;
  };

  sensor_information17: qcom,sensor-information-17 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "battery";
   qcom,alias-name = "batt_therm";
   qcom,scaling-factor = <1000>;
  };

  sensor_information18: qcom,sensor-information-18 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "front_temp";
   qcom,scaling-factor = <1000>;
  };

  sensor_information19: qcom,sensor-information-19 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "back_temp";
   qcom,scaling-factor = <1000>;
  };

 };

 sys_temp_support {
  compatible = "mmi,sys-temp";
  mmi,temperature-names = "front_temp",
     "back_temp";
  status = "ok";
 };

 restart@4ab000 {
  qcom,force-warm-reboot;
 };

 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  vol_up {
   label = "volume_up";
   gpios = <&tlmm 91 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   debounce-interval = <15>;
  };
 };

 sound {
  status = "okay";
  qcom,model = "msm8952-snd-card";
  qcom,msm-mbhc-hphl-swh = <1>;
  qcom,msm-mbhc-gnd-swh = <1>;
  qcom,msm-hs-micbias-type = "internal";
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS Internal2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS Internal2",
   "AMIC3", "MIC BIAS External";
  /delete-property/ qcom,hdmi-dba-codec-rx;

  asoc-codec = <&stub_codec>, <&pmic_analog_codec>;
  asoc-codec-names = "msm-stub-codec.1", "analogue_codec";
 };

 ramoops {
  compatible = "ramoops";
  status = "ok";

  android,ramoops-buffer-start = <0xae000000>;
  android,ramoops-buffer-size = <0x80000>;
  android,ramoops-console-size = <0x40000>;
  android,ramoops-record-size = <0x3f800>;
  android,ramoops-annotate-size = <0x800>;
  android,ramoops-dump-oops = <0x1>;

  linux,contiguous-region = <&ramoops_mem>;
 };

 wdog_cputctx {
  compatible = "mmi,watchdog_cpu_ctx";
  memory-region = <&wdog_cpuctx_mem>;
 };

 tzlog_dump {
  compatible = "mmi,tzlog-dump";
  memory-region = <&tzlog_dump_mem>;
 };

 mmi_annotate {
  compatible = "mmi,annotate";
  memory-region = <&mmi_annotate_mem>;
  mem-size = <0x20000>;
 };

 wdog: qcom,wdt@b017000 {
  qcom,bark-time = <22000>;
  linux,contiguous-region = <&wdog_cpuctx_mem>;
 };

 qcom_tzlog: tz-log@8600720 {
  status = "okay";
  linux,contiguous-region = <&tzlog_dump_mem>;
 };
};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_active>;
};

&sdhc_1 {

 vdd-supply = <&pm8937_l8>;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 570000>;


 vdd-io-supply = <&pm8937_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000
        384000000>;
 qcom,nonremovable;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

 status = "ok";
};

&sdhc_2 {

 vdd-supply = <&pm8937_l11>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <15000 800000>;


 vdd-io-supply = <&pm8937_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
  1 &intc 0 221 0
  2 &tlmm 67 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&tlmm 67 0x1>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
        200000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 status = "ok";
};

&mdss_dsi_active {
 config {
  /delete-property/ output-high;
 };
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi0 {
 qcom,display-id = "primary";
};

&other_ext_mem {
 reg = <0x0 0x84300000 0x0 0x2500000>;
};

&qcom_seecom {
 reg = <0x84300000 0x2000000>;
};


&qpnp_smbcharger {
 status = "okay";
 /delete-property/ qcom,iterm-ma;
 qcom,iterm-disabled;
 qcom,usbid-disabled;
 /delete-property/ qcom,autoadjust-vfloat;
 qcom,fastchg-current-ma = <2500>;
 qcom,float-voltage-mv = <4400>;
 qcom,resume-delta-mv = <200>;
 qcom,chg-inhibit-fg;
 qcom,rparasitic-uohm = <100000>;
 qcom,bms-psy-name = "bms";
 qcom,charge-unknown-battery;
 qcom,chg-thermal-mitigation = <2500>, <2000>, <1600>, <1200>, <1000>,
          <700>, <500>, <300>;
 qcom,dc-thermal-mitigation = <950>, <700>, <600>, <500>, <400>, <300>;
 qcom,parallel-charge-current-map = <2500 2500 0>,
        <2000 2000 0>,
        <1600 1600 0>,
        <1200 1200 0>,
        <1000 1000 0>,
        <700 700 0>,
        <500 500 0>,
        <300 300 0>;
 qcom,stepchg-voltage-mv = <4200>;
 qcom,stepchg-current-ma = <2500>;
 qcom,stepchg-taper-ma = <2000>;
 qcom,stepchg-iterm-ma = <146>;
 qcom,hot-temp-c = <60>;
 qcom,cold-temp-c = <(-20)>;
 qcom,warm-temp-c = <45>;
 qcom,cool-temp-c = <0>;
 qcom,ext-temp-volt-mv = <4200>;
 qcom,hotspot-thrs-c = <50>;
 qcom,charging-timeout-mins = <0>;
 qcom,precharging-timeout-mins = <0>;
 qcom,bmd-algo-disabled;
 qcom,bmd-pin-src = "bpd_none";
 qcom,usbid-disabled;
 qcom,force-aicl-rerun;
 qcom,auto-voltage-comp-mv = <150>;
 qcom,enable-hvdcp-9v;
};
/{
 mot_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <100>;
 };
};

&qpnp_fg {
 status = "okay";
 qcom,warm-bat-decidegc = <450>;
 qcom,cool-bat-decidegc = <0>;
 qcom,hot-bat-decidegc = <600>;
 qcom,cold-bat-decidegc = <(-200)>;
 /delete-property/ qcom,ext-sense-type;
 qcom,thermal-coefficients = /bits/ 16 <0x6986 0x5D4B 0x6235>;
 qcom,resume-soc = <99>;
 qcom,bcl-lm-threshold-ma = <126>;
 qcom,bcl-mh-threshold-ma = <400>;
 qcom,fg-iterm-ma = <150>;
 qcom,irq-volt-empty-mv = <3000>;
 qcom,fg-cutoff-voltage-mv = <3200>;
 qcom,fg-vbat-estimate-diff-mv = <1000>;
 qcom,fg-delta-soc = <1>;
 qcom,fg-max-soc = <100>;
 qcom,fg-min-soc = <0>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,battery-data = <&mot_batterydata>;
};
&spmi_bus {
 qcom,pm8953@0{
  qcom,power-on@800{
   /delete-property/ qcom,store-hard-reset-reason;
  };
 };
 qcom,pmi8950@2 {
  qcom,power-on@800 {
   qcom,shipmode;
  };
 };
};

&pm8937_vadc {
 chan@11 {
  label = "chg_therm";
 };

 chan@13 {
  label = "msm_therm";
 };
};

&pmi8950_mpps {
 mpp@a000 {

  status = "ok";
  qcom,mode = <4>;
  qcom,ain-route = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
 };
};

&pmi8950_vadc {
 chan@10 {
  label = "host_det";
  reg = <0x10>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };
};

&usb_otg {
 qcom,usbin-vadc = <&pmi8950_vadc>;
 qcom,usbid-gpio = <&tlmm 97 0>;
 pinctrl-names = "default", "usbid-off";
 pinctrl-0 = <&usbid_default>;
 pinctrl-1 = <&usbid_off>;
};

&rpm_bus {
 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "okay";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8917_l18";
   qcom,set = <3>;
   status = "okay";
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8917-hannah.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi"
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-571-720p-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-571-720p-video.dtsi"
&mdss_mdp {
 mot_tianma_571_720p_vid_v0: qcom,mdss_dsi_mot_tianma_571_720p_video_v0 {
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-571-720p-video-common.dtsi" 1

compatible = "qcom,mdss-dsi-panel";
qcom,mdss-dsi-panel-name = "mipi_mot_video_tianma_720p_571";
qcom,mdss-dsi-panel-supplier = "tianma";
qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
qcom,mdss-dsi-panel-type = "dsi_video_mode";
qcom,mdss-dsi-panel-destination = "display_1";
qcom,mdss-dsi-panel-framerate = <60>;
qcom,mdss-dsi-virtual-channel-id = <0>;
qcom,mdss-dsi-stream = <0>;
qcom,mdss-dsi-panel-width = <720>;
qcom,mdss-dsi-panel-height = <1440>;
qcom,mdss-pan-physical-width-dimension = <62>;
qcom,mdss-pan-physical-height-dimension = <110>;

qcom,mdss-dsi-h-front-porch = <25>;
qcom,mdss-dsi-h-back-porch = <25>;
qcom,mdss-dsi-h-pulse-width = <14>;
qcom,mdss-dsi-h-sync-skew = <0>;
qcom,mdss-dsi-v-back-porch = <50>;
qcom,mdss-dsi-v-front-porch = <100>;
qcom,mdss-dsi-v-pulse-width = <8>;
qcom,mdss-dsi-h-left-border = <0>;
qcom,mdss-dsi-h-right-border = <0>;
qcom,mdss-dsi-v-top-border = <0>;
qcom,mdss-dsi-v-bottom-border = <0>;
qcom,mdss-dsi-bpp = <24>;
qcom,mdss-dsi-underflow-color = <0xff>;
qcom,mdss-dsi-border-color = <0>;

qcom,mdss-dsi-reset-sequence = <1 1>, <0 10>, <1 20>;
qcom,mdss-dsi-dis-reset-sequence = <1 10>, <0 0>;

qcom,mdss-dsi-on-command = [
 05 01 00 00 78 00 01 11
 05 01 00 00 14 00 01 29];

qcom,mdss-dsi-off-command = [
 05 01 00 00 14 00 01 28
 05 01 00 00 78 00 01 10];

qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

qcom,mdss-dsi-cabc-ui-command = [15 01 00 00 00 00 02 55 01];
qcom,mdss-dsi-cabc-ui-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-mv-command = [15 01 00 00 00 00 02 55 03];
qcom,mdss-dsi-cabc-mv-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-dis-command = [15 01 00 00 00 00 02 55 00];
qcom,mdss-dsi-cabc-dis-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-on-command = [39 01 00 00 00 00 03 51 0F FF];
qcom,mdss-dsi-hbm-on-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-off-command = [39 01 00 00 00 00 03 51 0C F4];
qcom,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";


qcom,mdss-dsi-h-sync-pulse = <1>;
qcom,mdss-dsi-traffic-mode = "burst_mode";
qcom,mdss-dsi-bllp-eof-power-mode;
qcom,mdss-dsi-bllp-power-mode;
qcom,mdss-dsi-lp11-init;
qcom,mdss-dsi-tx-eot-append;
qcom,mdss-dsi-dma-trigger = "trigger_sw";
qcom,mdss-dsi-mdp-trigger = "none";
qcom,mdss-dsi-lane-0-state;
qcom,mdss-dsi-lane-1-state;
qcom,mdss-dsi-lane-2-state;
qcom,mdss-dsi-lane-3-state;

qcom,mdss-dsi-panel-timings = [87 1C 12 00 42 42 18 20 17 03 04 00];
qcom,mdss-dsi-t-clk-post = <0x04>;
qcom,mdss-dsi-t-clk-pre = <0x1b>;

qcom,mdss-dsi-bl-min-level = <1>;
qcom,mdss-dsi-bl-max-level = <4095>;
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

qcom,cont-splash-enabled;
qcom,esd-check-disabled;
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0A];
qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";


qcom,panel-supply-entries {
 #address-cells = <1>;
 #size-cells = <0>;
 qcom,panel-supply-entry@0 {
  qcom,supply-name = "vddio_disp";
  qcom,supply-min-voltage = <1800000>;
  qcom,supply-max-voltage = <1800000>;
  qcom,supply-enable-load = <300000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <0>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <0>;
 };
 qcom,panel-supply-entry@1 {
  qcom,supply-name = "vsp_disp";
  qcom,supply-min-voltage = <5000000>;
  qcom,supply-max-voltage = <5000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <2>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <2>;
 };
 qcom,panel-supply-entry@2 {
  qcom,supply-name = "vsn_disp";
  qcom,supply-min-voltage = <5000000>;
  qcom,supply-max-voltage = <5000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <10>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <2>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-571-720p-video.dtsi" 2
 };
};
# 13 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-djn-599-hd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-djn-599-hd-video.dtsi"
&mdss_mdp {
 mot_djn_599_hd_vid_v0: qcom,mdss_dsi_mot_djn_599_hd_video_v0 {
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-djn-599-hd-video-common.dtsi" 1

compatible = "qcom,mdss-dsi-panel";
qcom,mdss-dsi-panel-name = "mipi_mot_video_djn_hd_599";
qcom,mdss-dsi-panel-supplier = "djn";
qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
qcom,mdss-dsi-panel-type = "dsi_video_mode";
qcom,mdss-dsi-panel-destination = "display_1";
qcom,mdss-dsi-panel-framerate = <60>;
qcom,mdss-dsi-virtual-channel-id = <0>;
qcom,mdss-dsi-stream = <0>;
qcom,mdss-dsi-panel-width = <720>;
qcom,mdss-dsi-panel-height = <1440>;
qcom,mdss-pan-physical-width-dimension = <68>;
qcom,mdss-pan-physical-height-dimension = <136>;

qcom,mdss-dsi-h-front-porch = <240>;
qcom,mdss-dsi-h-back-porch = <20>;
qcom,mdss-dsi-h-pulse-width = <8>;
qcom,mdss-dsi-h-sync-skew = <0>;
qcom,mdss-dsi-v-back-porch = <6>;
qcom,mdss-dsi-v-front-porch = <172>;
qcom,mdss-dsi-v-pulse-width = <2>;
qcom,mdss-dsi-h-left-border = <0>;
qcom,mdss-dsi-h-right-border = <0>;
qcom,mdss-dsi-v-top-border = <0>;
qcom,mdss-dsi-v-bottom-border = <0>;
qcom,mdss-dsi-bpp = <24>;
qcom,mdss-dsi-underflow-color = <0xff>;
qcom,mdss-dsi-border-color = <0>;

qcom,mdss-dsi-reset-sequence = <1 1>, <0 10>, <1 50>;
qcom,mdss-dsi-dis-reset-sequence = <1 10>, <0 0>;

qcom,mdss-dsi-on-command = [05 01 00 00 78 00 01 11
 05 01 00 00 14 00 01 29
 39 01 00 00 00 00 03 51 0C F4
 39 01 00 00 00 00 04 B9 83 10 2B
 39 01 00 00 00 00 05 C9 04 07 D0 00
 15 01 00 00 00 00 02 55 01
 15 01 00 00 00 00 02 53 24];

qcom,mdss-dsi-off-command = [
 05 01 00 00 14 00 01 28
 05 01 00 00 78 00 01 10];

qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

qcom,mdss-dsi-cabc-ui-command = [15 01 00 00 00 00 02 55 01];
qcom,mdss-dsi-cabc-ui-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-mv-command = [15 01 00 00 00 00 02 55 03];
qcom,mdss-dsi-cabc-mv-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-dis-command = [15 01 00 00 00 00 02 55 00];
qcom,mdss-dsi-cabc-dis-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-on-command = [39 01 00 00 00 00 03 51 0F FF];
qcom,mdss-dsi-hbm-on-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-off-command = [39 01 00 00 00 00 03 51 0C F4];
qcom,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-type = "lcd-dcs-wled";

qcom,mdss-dsi-h-sync-pulse = <0>;
qcom,mdss-dsi-traffic-mode = "burst_mode";
qcom,mdss-dsi-bllp-eof-power-mode;
qcom,mdss-dsi-bllp-power-mode;
qcom,mdss-dsi-hfp-power-mode;
qcom,mdss-dsi-lp11-init;
qcom,mdss-dsi-tx-eot-append;
qcom,mdss-dsi-dma-trigger = "trigger_sw";
qcom,mdss-dsi-mdp-trigger = "none";
qcom,mdss-dsi-lane-0-state;
qcom,mdss-dsi-lane-1-state;
qcom,mdss-dsi-lane-2-state;
qcom,mdss-dsi-lane-3-state;

qcom,mdss-dsi-panel-timings = [9C 24 18 00 4C 50 1C 28 1C 03 04 00];
qcom,mdss-dsi-t-clk-post = <0x04>;
qcom,mdss-dsi-t-clk-pre = <0x1f>;

qcom,mdss-dsi-bl-min-level = <1>;
qcom,mdss-dsi-bl-max-level = <4095>;
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

qcom,cont-splash-enabled;
qcom,esd-check-enabled;
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A
    06 01 00 01 05 00 01 09
    06 01 00 01 05 00 01 D5];
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
qcom,mdss-dsi-panel-status-read-length = <4 4 10>;
qcom,mdss-dsi-panel-status-valid-params = <1 3 10>;
qcom,mdss-dsi-panel-status-value = <0x9D 0x80 0x73 0x04 0x18 0x18 0x18 0x18 0x25 0x24 0x27 0x26 0x11 0x10>;
qcom,mdss-dsi-panel-on-check-value = <0x9d>;

qcom,panel-supply-entries {
 #address-cells = <1>;
 #size-cells = <0>;
 qcom,panel-supply-entry@0 {
  qcom,supply-name = "vddio_disp";
  qcom,supply-min-voltage = <1800000>;
  qcom,supply-max-voltage = <1800000>;
  qcom,supply-enable-load = <300000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <0>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <0>;
 };
 qcom,panel-supply-entry@1 {
  qcom,supply-name = "vsp_disp";
  qcom,supply-min-voltage = <6000000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <2>;
  qcom,supply-pre-off-sleep = <2>;
  qcom,supply-post-off-sleep = <2>;
 };
 qcom,panel-supply-entry@2 {
  qcom,supply-name = "vsn_disp";
  qcom,supply-min-voltage = <6000000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <10>;
  qcom,supply-pre-off-sleep = <2>;
  qcom,supply-post-off-sleep = <2>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/dsi-panel-mot-djn-599-hd-video.dtsi" 2
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-599-hd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-599-hd-video.dtsi"
&mdss_mdp {
 mot_tianma_599_hd_vid_v0: qcom,mdss_dsi_mot_tianma_599_hd_video_v0 {
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-599-hd-video-common.dtsi" 1

compatible = "qcom,mdss-dsi-panel";
qcom,mdss-dsi-panel-name = "mipi_mot_video_tianma_hd_599";
qcom,mdss-dsi-panel-supplier = "tianma";
qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
qcom,mdss-dsi-panel-type = "dsi_video_mode";
qcom,mdss-dsi-panel-destination = "display_1";
qcom,mdss-dsi-panel-framerate = <60>;
qcom,mdss-dsi-virtual-channel-id = <0>;
qcom,mdss-dsi-stream = <0>;
qcom,mdss-dsi-panel-width = <720>;
qcom,mdss-dsi-panel-height = <1440>;
qcom,mdss-pan-physical-width-dimension = <68>;
qcom,mdss-pan-physical-height-dimension = <136>;

qcom,mdss-dsi-h-sync-skew = <0>;
qcom,mdss-dsi-h-left-border = <0>;
qcom,mdss-dsi-h-right-border = <0>;
qcom,mdss-dsi-v-top-border = <0>;
qcom,mdss-dsi-v-bottom-border = <0>;
qcom,mdss-dsi-bpp = <24>;
qcom,mdss-dsi-underflow-color = <0xff>;
qcom,mdss-dsi-border-color = <0>;

qcom,mdss-dsi-reset-sequence = <1 1>, <0 10>, <1 20>;
qcom,mdss-dsi-dis-reset-sequence = <1 10>, <0 0>;

qcom,mdss-dsi-on-command = [
        15 01 00 00 00 00 02 FF 23
 15 01 00 00 00 00 02 08 04
 15 01 00 00 00 00 02 FB 01
 15 01 00 00 00 00 02 FF 24
 15 01 00 00 00 00 02 FB 01
 15 01 00 00 00 00 02 0B 20
 15 01 00 00 00 00 02 0C 20
 15 01 00 00 00 00 02 16 20
 15 01 00 00 00 00 02 21 20
 15 01 00 00 00 00 02 22 20
 15 01 00 00 00 00 02 FF 10
 15 00 00 00 00 00 02 51 CC
 15 00 00 00 00 00 02 53 2C
 15 00 00 00 00 00 02 55 01
 05 01 00 00 78 00 01 11
 05 01 00 00 14 00 01 29];

qcom,mdss-dsi-off-command = [
 05 01 00 00 14 00 01 28
 05 01 00 00 78 00 01 10];

qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

qcom,mdss-dsi-cabc-ui-command = [15 01 00 00 00 00 02 55 01];
qcom,mdss-dsi-cabc-ui-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-mv-command = [15 01 00 00 00 00 02 55 03];
qcom,mdss-dsi-cabc-mv-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-dis-command = [15 01 00 00 00 00 02 55 00];
qcom,mdss-dsi-cabc-dis-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-on-command = [15 01 00 00 00 00 02 51 FF];
qcom,mdss-dsi-hbm-on-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-off-command = [15 01 00 00 00 00 02 51 CC];
qcom,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-type = "lcd-dcs-wled";

qcom,mdss-dsi-h-sync-pulse = <0>;
qcom,mdss-dsi-traffic-mode = "burst_mode";
qcom,mdss-dsi-bllp-eof-power-mode;
qcom,mdss-dsi-bllp-power-mode;
qcom,mdss-dsi-lp11-init;
qcom,mdss-dsi-tx-eot-append;
qcom,mdss-dsi-hfp-power-mode;
qcom,mdss-dsi-dma-trigger = "trigger_sw";
qcom,mdss-dsi-mdp-trigger = "none";
qcom,mdss-dsi-lane-0-state;
qcom,mdss-dsi-lane-1-state;
qcom,mdss-dsi-lane-2-state;
qcom,mdss-dsi-lane-3-state;


qcom,mdss-dsi-bl-min-level = <1>;
qcom,mdss-dsi-bl-max-level = <4095>;
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

qcom,cont-splash-enabled;
qcom,esd-check-enabled;
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0A];
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
qcom,mdss-dsi-panel-status-read-length = <4>;
qcom,mdss-dsi-panel-status-valid-params = <1>;
qcom,mdss-dsi-panel-status-value = <0x9C>;

qcom,panel-supply-entries {
 #address-cells = <1>;
 #size-cells = <0>;
 qcom,panel-supply-entry@0 {
  qcom,supply-name = "vddio_disp";
  qcom,supply-min-voltage = <1800000>;
  qcom,supply-max-voltage = <1800000>;
  qcom,supply-enable-load = <300000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <0>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <0>;
 };
 qcom,panel-supply-entry@1 {
  qcom,supply-name = "vsp_disp";
  qcom,supply-min-voltage = <6000000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <2>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <2>;
 };
 qcom,panel-supply-entry@2 {
  qcom,supply-name = "vsn_disp";
  qcom,supply-min-voltage = <6000000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <10>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <2>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-599-hd-video.dtsi" 2
 };
 mot_tianma_599_hd_ex_vid_v0: qcom,mdss_dsi_mot_tianma_599_hd_ex_video_v0 {
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-599-hd-video-common.dtsi" 1

compatible = "qcom,mdss-dsi-panel";
qcom,mdss-dsi-panel-name = "mipi_mot_video_tianma_hd_599";
qcom,mdss-dsi-panel-supplier = "tianma";
qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
qcom,mdss-dsi-panel-type = "dsi_video_mode";
qcom,mdss-dsi-panel-destination = "display_1";
qcom,mdss-dsi-panel-framerate = <60>;
qcom,mdss-dsi-virtual-channel-id = <0>;
qcom,mdss-dsi-stream = <0>;
qcom,mdss-dsi-panel-width = <720>;
qcom,mdss-dsi-panel-height = <1440>;
qcom,mdss-pan-physical-width-dimension = <68>;
qcom,mdss-pan-physical-height-dimension = <136>;

qcom,mdss-dsi-h-sync-skew = <0>;
qcom,mdss-dsi-h-left-border = <0>;
qcom,mdss-dsi-h-right-border = <0>;
qcom,mdss-dsi-v-top-border = <0>;
qcom,mdss-dsi-v-bottom-border = <0>;
qcom,mdss-dsi-bpp = <24>;
qcom,mdss-dsi-underflow-color = <0xff>;
qcom,mdss-dsi-border-color = <0>;

qcom,mdss-dsi-reset-sequence = <1 1>, <0 10>, <1 20>;
qcom,mdss-dsi-dis-reset-sequence = <1 10>, <0 0>;

qcom,mdss-dsi-on-command = [
        15 01 00 00 00 00 02 FF 23
 15 01 00 00 00 00 02 08 04
 15 01 00 00 00 00 02 FB 01
 15 01 00 00 00 00 02 FF 24
 15 01 00 00 00 00 02 FB 01
 15 01 00 00 00 00 02 0B 20
 15 01 00 00 00 00 02 0C 20
 15 01 00 00 00 00 02 16 20
 15 01 00 00 00 00 02 21 20
 15 01 00 00 00 00 02 22 20
 15 01 00 00 00 00 02 FF 10
 15 00 00 00 00 00 02 51 CC
 15 00 00 00 00 00 02 53 2C
 15 00 00 00 00 00 02 55 01
 05 01 00 00 78 00 01 11
 05 01 00 00 14 00 01 29];

qcom,mdss-dsi-off-command = [
 05 01 00 00 14 00 01 28
 05 01 00 00 78 00 01 10];

qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

qcom,mdss-dsi-cabc-ui-command = [15 01 00 00 00 00 02 55 01];
qcom,mdss-dsi-cabc-ui-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-mv-command = [15 01 00 00 00 00 02 55 03];
qcom,mdss-dsi-cabc-mv-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-dis-command = [15 01 00 00 00 00 02 55 00];
qcom,mdss-dsi-cabc-dis-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-on-command = [15 01 00 00 00 00 02 51 FF];
qcom,mdss-dsi-hbm-on-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-off-command = [15 01 00 00 00 00 02 51 CC];
qcom,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-type = "lcd-dcs-wled";

qcom,mdss-dsi-h-sync-pulse = <0>;
qcom,mdss-dsi-traffic-mode = "burst_mode";
qcom,mdss-dsi-bllp-eof-power-mode;
qcom,mdss-dsi-bllp-power-mode;
qcom,mdss-dsi-lp11-init;
qcom,mdss-dsi-tx-eot-append;
qcom,mdss-dsi-hfp-power-mode;
qcom,mdss-dsi-dma-trigger = "trigger_sw";
qcom,mdss-dsi-mdp-trigger = "none";
qcom,mdss-dsi-lane-0-state;
qcom,mdss-dsi-lane-1-state;
qcom,mdss-dsi-lane-2-state;
qcom,mdss-dsi-lane-3-state;


qcom,mdss-dsi-bl-min-level = <1>;
qcom,mdss-dsi-bl-max-level = <4095>;
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

qcom,cont-splash-enabled;
qcom,esd-check-enabled;
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0A];
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
qcom,mdss-dsi-panel-status-read-length = <4>;
qcom,mdss-dsi-panel-status-valid-params = <1>;
qcom,mdss-dsi-panel-status-value = <0x9C>;

qcom,panel-supply-entries {
 #address-cells = <1>;
 #size-cells = <0>;
 qcom,panel-supply-entry@0 {
  qcom,supply-name = "vddio_disp";
  qcom,supply-min-voltage = <1800000>;
  qcom,supply-max-voltage = <1800000>;
  qcom,supply-enable-load = <300000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <0>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <0>;
 };
 qcom,panel-supply-entry@1 {
  qcom,supply-name = "vsp_disp";
  qcom,supply-min-voltage = <6000000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <2>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <2>;
 };
 qcom,panel-supply-entry@2 {
  qcom,supply-name = "vsn_disp";
  qcom,supply-min-voltage = <6000000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <10>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <2>;
 };
};
# 19 "arch/arm64/boot/dts/qcom/dsi-panel-mot-tianma-599-hd-video.dtsi" 2
 };
};

&mot_tianma_599_hd_vid_v0 {
 qcom,mdss-dsi-h-front-porch = <364>;
 qcom,mdss-dsi-h-back-porch = <40>;
 qcom,mdss-dsi-h-pulse-width = <20>;
 qcom,mdss-dsi-v-back-porch = <8>;
 qcom,mdss-dsi-v-front-porch = <10>;
 qcom,mdss-dsi-v-pulse-width = <2>;
 qcom,mdss-dsi-panel-timings = [A9 26 18 00 4E 52 1C 2A 1D 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x04>;
 qcom,mdss-dsi-t-clk-pre = <0x21>;
};

&mot_tianma_599_hd_ex_vid_v0 {
 qcom,mdss-dsi-h-front-porch = <312>;
 qcom,mdss-dsi-h-back-porch = <24>;
 qcom,mdss-dsi-h-pulse-width = <20>;
 qcom,mdss-dsi-v-back-porch = <8>;
 qcom,mdss-dsi-v-front-porch = <10>;
 qcom,mdss-dsi-v-pulse-width = <2>;
 qcom,mdss-dsi-panel-timings = [9B 22 18 00 4A 4E 1C 26 1B 03 04 00];
 qcom,mdss-dsi-t-clk-post = <0x04>;
 qcom,mdss-dsi-t-clk-pre = <0x1f>;
};
# 15 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-djn-600-hd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-djn-600-hd-video.dtsi"
&mdss_mdp {
 mot_djn_600_hd_vid_v0: qcom,mdss_dsi_mot_djn_600_hd_video_v0 {
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-djn-600-hd-video-common.dtsi" 1

compatible = "qcom,mdss-dsi-panel";
qcom,mdss-dsi-panel-name = "mipi_mot_video_djn_hd_600";
qcom,mdss-dsi-panel-supplier = "djn";
qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
qcom,mdss-dsi-panel-type = "dsi_video_mode";
qcom,mdss-dsi-panel-destination = "display_1";
qcom,mdss-dsi-panel-framerate = <60>;
qcom,mdss-dsi-virtual-channel-id = <0>;
qcom,mdss-dsi-stream = <0>;
qcom,mdss-dsi-panel-width = <720>;
qcom,mdss-dsi-panel-height = <1440>;
qcom,mdss-pan-physical-width-dimension = <68>;
qcom,mdss-pan-physical-height-dimension = <136>;

qcom,mdss-dsi-h-front-porch = <312>;
qcom,mdss-dsi-h-back-porch = <24>;
qcom,mdss-dsi-h-pulse-width = <20>;
qcom,mdss-dsi-h-sync-skew = <0>;
qcom,mdss-dsi-v-back-porch = <6>;
qcom,mdss-dsi-v-front-porch = <8>;
qcom,mdss-dsi-v-pulse-width = <2>;
qcom,mdss-dsi-h-left-border = <0>;
qcom,mdss-dsi-h-right-border = <0>;
qcom,mdss-dsi-v-top-border = <0>;
qcom,mdss-dsi-v-bottom-border = <0>;
qcom,mdss-dsi-bpp = <24>;
qcom,mdss-dsi-underflow-color = <0xff>;
qcom,mdss-dsi-border-color = <0>;

qcom,mdss-dsi-reset-sequence = <1 1>, <0 10>, <1 20>;
qcom,mdss-dsi-dis-reset-sequence = <1 10>, <0 0>;

qcom,mdss-dsi-on-command = [
   15 01 00 00 00 00 02 FF 23
   15 01 00 00 00 00 02 FB 01
   15 01 00 00 00 00 02 AF 01
   15 01 00 00 00 00 02 FF E0
   15 01 00 00 00 00 02 FB 01
   15 01 00 00 00 00 02 9E 00
   15 01 00 00 00 00 02 FF 10
   15 01 00 00 00 00 02 FB 01
   15 01 00 00 00 00 02 B0 01
   15 01 00 00 00 00 02 51 D0
   15 01 00 00 00 00 02 53 2C
   15 01 00 00 00 00 02 55 01
   05 01 00 00 00 00 02 29 00
   05 01 00 00 64 00 02 11 00];

qcom,mdss-dsi-off-command = [
 05 01 00 00 14 00 01 28
 05 01 00 00 78 00 01 10];

qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

qcom,mdss-dsi-cabc-ui-command = [15 01 00 00 00 00 02 55 01];
qcom,mdss-dsi-cabc-ui-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-mv-command = [15 01 00 00 00 00 02 55 03];
qcom,mdss-dsi-cabc-mv-command-state = "dsi_hs_mode";
qcom,mdss-dsi-cabc-dis-command = [15 01 00 00 00 00 02 55 00];
qcom,mdss-dsi-cabc-dis-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-on-command = [15 01 00 00 00 00 02 51 FF];
qcom,mdss-dsi-hbm-on-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-off-command = [15 01 00 00 00 00 02 51 CC];
qcom,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
qcom,mdss-dsi-hbm-type = "lcd-dcs-wled";

qcom,mdss-dsi-h-sync-pulse = <0>;
qcom,mdss-dsi-traffic-mode = "burst_mode";
qcom,mdss-dsi-bllp-eof-power-mode;
qcom,mdss-dsi-bllp-power-mode;
qcom,mdss-dsi-lp11-init;
qcom,mdss-dsi-tx-eot-append;
qcom,mdss-dsi-hfp-power-mode;
qcom,mdss-dsi-dma-trigger = "trigger_sw";
qcom,mdss-dsi-mdp-trigger = "none";
qcom,mdss-dsi-lane-0-state;
qcom,mdss-dsi-lane-1-state;
qcom,mdss-dsi-lane-2-state;
qcom,mdss-dsi-lane-3-state;

qcom,mdss-dsi-panel-timings = [9B 22 18 00 4A 4E 1C 26 1B 03 04 00];
qcom,mdss-dsi-t-clk-post = <0x04>;
qcom,mdss-dsi-t-clk-pre = <0x1f>;

qcom,mdss-dsi-bl-min-level = <1>;
qcom,mdss-dsi-bl-max-level = <4095>;
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

qcom,cont-splash-enabled;
qcom,esd-check-enabled;
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0A];
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
qcom,mdss-dsi-panel-status-read-length = <4>;
qcom,mdss-dsi-panel-status-valid-params = <1>;
qcom,mdss-dsi-panel-status-value = <0x9C>;

qcom,panel-supply-entries {
 #address-cells = <1>;
 #size-cells = <0>;
 qcom,panel-supply-entry@0 {
  qcom,supply-name = "vddio_disp";
  qcom,supply-min-voltage = <1800000>;
  qcom,supply-max-voltage = <1800000>;
  qcom,supply-enable-load = <300000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <0>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <0>;
 };
 qcom,panel-supply-entry@1 {
  qcom,supply-name = "vsp_disp";
  qcom,supply-min-voltage = <6000000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <2>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <2>;
 };
 qcom,panel-supply-entry@2 {
  qcom,supply-name = "vsn_disp";
  qcom,supply-min-voltage = <6000000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <10>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <2>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/dsi-panel-mot-djn-600-hd-video.dtsi" 2
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-moto-common-fps.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/msm8917-moto-common-fps.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8917-moto-fps-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-moto-fps-pinctrl.dtsi"
&tlmm{
 /delete-node/ fps;
 fps: fps {
  rst_active: rst_active {

   mux {
    pins = "gpio127";
    function = "gpio";
   };

   config {
    pins = "gpio127";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  rst_suspend: rst_suspend{

   mux {
    pins = "gpio127";
    function = "gpio";
   };

   config {
    pins = "gpio127";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  int_active: int_active {

   mux {
    pins = "gpio48";
    function = "gpio";
   };

   config {
    pins = "gpio48";
    drive-strength = <2>;
    input-enable;
   };
  };

  int_suspend: int_suspend{

   mux {
    pins = "gpio48";
    function = "gpio";
   };

   config {
    pins = "gpio48";
    drive-strength = <2>;
    input-enable;
   };
  };

  ldo_en_active: ldo_en_active {

   mux {
    pins = "gpio31";
    function = "gpio";
   };

   config {
    pins = "gpio31";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  ldo_en_suspend: ldo_en_suspend{

   mux {
    pins = "gpio31";
    function = "gpio";
   };

   config {
    pins = "gpio31";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  ldo3_en_active: ldo3_en_active {

   mux {
    pins = "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio45";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  ldo3_en_suspend: ldo3_en_suspend{

   mux {
    pins = "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio45";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/msm8917-moto-common-fps.dtsi" 2
&soc{
 et320: et320{
  compatible = "egistec,et320";
  status = "ok";
  interrupt-parent = <&tlmm>;
  interrupts = <48 0x0>;
  egistec,gpio_irq = <&tlmm 48 0x1>;
  egistec,gpio_rst = <&tlmm 127 0x2>;
  egistec,gpio_ldo1p8_en = <&tlmm 31 0x0>;
  egistec,gpio_ldo3p3_en = <&tlmm 45 0x0>;
  pinctrl-names = "default", "suspend";
  pinctrl-0 =
  <&rst_active &int_active &ldo_en_active &ldo3_en_active>;
  pinctrl-1 =
  <&rst_suspend &int_suspend &ldo_en_suspend &ldo3_en_suspend>;
 };

 fp_id: fp_id {
  status = "ok";
  compatible = "fp_id,fp_id";
  interrupt-parent = <&tlmm>;
  fp,gpio-id = <&tlmm 25 0x0>;
 };
};
# 17 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 2

/ {
 aliases {
  /delete-property/ i2c4;
 };
};

&soc {
 /delete-node/ i2c@78b8000;

 vdda_touch_vreg: vdda_touch_vreg {
  compatible = "regulator-fixed";
  regulator-name = "vdda_touch";
  gpio = <&tlmm 131 0>;
  startup-delay-us = <300>;
  enable-active-high;
 };

 sound {
  /delete-property/ qcom,cdc-us-euro-gpios;
  qcom,msm-micbias1-ext-cap;
  /delete-property/ qcom,msm-micbias2-ext-cap;
  qcom,msm-hs-insert-debounce = <9>;
  qcom,msm-hs-micbias-type = "external";
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS External2",
   "AMIC3", "MIC BIAS External";
  qcom,msm-gpios =
   "pri_i2s";
  qcom,pinctrl-names =
   "all_off",
   "pri_i2s_act";
  pinctrl-names =
   "all_off",
   "pri_i2s_act";
  pinctrl-0 = <&cdc_pdm_lines_sus &cdc_pdm_lines_2_sus>;
  pinctrl-1 = <&cdc_pdm_lines_act &cdc_pdm_lines_2_act>;
  /delete-property/ pinctrl-2;
  /delete-property/ pinctrl-3;
  /delete-property/ pinctrl-4;
  /delete-property/ pinctrl-5;
  /delete-property/ pinctrl-6;
  /delete-property/ pinctrl-7;
 };

 /delete-node/ fp_id;
};

&et320 {
 egistec,gpio_ldo1p8_en = <&tlmm 39 0x0>;
 egistec,gpio_ldo3p3_en = <&tlmm 13 0x0>;
};

&ldo_en_active {
 mux {
  pins = "gpio39";
 };
 config {
  pins = "gpio39";
 };
};

&ldo_en_suspend {
 mux {
  pins = "gpio39";
 };
 config {
  pins = "gpio39";
 };
};

&ldo3_en_active {
 mux {
  pins = "gpio13";
 };
 config {
  pins = "gpio13";
 };
};

&ldo3_en_suspend {
 mux {
  pins = "gpio13";
 };
 config {
  pins = "gpio13";
 };
};

&tlmm{
 /delete-node/ sx9310;
 sx9310:sx9310 {
  sx9310_int_default: default {
   mux {
    pins = "gpio44";
    function = "gpio";
   };

   config {
    pins = "gpio44";
    drive-strength = <2>;
    bias-pull-up;
    input-enable;
   };
  };
 };
};

&i2c_2 {
 sx9310@28 {
  compatible = "semtech,sx9310";
  reg = <0x28>;
  pinctrl-names = "default";
  pinctrl-0 = <&sx9310_int_default>;
  interrupt-parent = <&tlmm>;
  interrupts = <44 0x2002>;
  cap_vdd-supply = <&pm8917_l10>;
  cap_svdd-supply = <&pm8937_l5>;
  gpios = <&tlmm 44 0x2008>;
  cap,use_channel = <0x0f>;
  cap,use_channel_top = <0x00>;
  cap,use_channel_bottom = <0x02>;
  cap,raw_data_channel = <0x01>;
  cap,scan_period = <0x02>;
  reg_array_len = <10>;
  reg_array_val = <0x12 0x03 0x13 0x0a 0x14 0x27 0x15 0xc3 0x17 0x4b 0x18 0x49 0x19 0x39 0x21 0x1a 0x22 0x05 0x23 0x20>;
 };

 /delete-node/ adv7533@39;
 /delete-node/ pericom-type-c@1d;
};


&i2c_3 {
 status = "ok";

 focaltech@38{
  compatible = "focaltech,fts";
  reg = <0x38>;
  interrupt-parent = <&tlmm>;
  interrupts = <65 0x02>;

  vdd-supply = <&vdda_touch_vreg>;
  vcc_i2c-supply = <&pm8917_l6>;

  pinctrl-names = "pmx_ts_active","pmx_ts_suspend","pmx_ts_release";
  pinctrl-0 = <&ts_int_active &ts_reset_active>;
  pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
  pinctrl-2 = <&ts_release>;
  focaltech,name = "fts_ts";
  focaltech,family-id = <0x08>;
  focaltech,reset-gpio = <&tlmm 64 0x01>;
  focaltech,irq-gpio = <&tlmm 65 0x02>;
  focaltech,display-coords = <0 0 720 1440>;
  focaltech,max-touch-number = <10>;
  focaltech,no-force-update;
  focaltech,i2c-pull-up;
  focaltech,group-id = <1>;
  focaltech,hard-reset-delay-ms = <20>;
  focaltech,soft-reset-delay-ms = <200>;
  focaltech,num-max-touches = <5>;
  focaltech,fw-delay-aa-ms = <30>;
  focaltech,fw-delay-55-ms = <30>;
  focaltech,fw-upgrade-id1 = <0x79>;
  focaltech,fw-upgrade-id2 = <0x08>;
  focaltech,fw-delay-readid-ms = <10>;
  focaltech,fw-delay-era-flsh-ms = <2000>;
  focaltech,fw-auto-cal;
  focaltech,resume-in-workqueue;
  focaltech,ignore-id-check;
 };
 himax-ts@48 {
  compatible = "himax,hxcommon";
  reg = <0x48>;
  status = "ok";
  interrupt-parent = <&tlmm>;
  interrupts = <65 0x0>;


  himax,rst-gpio = <&tlmm 64 0x00>;
  himax,irq-gpio = <&tlmm 65 0x00>;
  himax,display-coords = <0 720 0 1440>;
  himax,panel-coords = <0 720 0 1440>;



  report_type = <1>;
 };
 novatek@62 {
  compatible = "novatek,NVT-ts";
  reg = <0x62>;
  status = "ok";

  novatek,reset-gpio = <&tlmm 64 0x00>;
  novatek,irq-gpio = <&tlmm 65 0x00>;
 };

};

&pmx_mdss {
 mdss_dsi_active {
  mux {
   pins = "gpio60";
  };

  config {
   pins = "gpio60";
  };
 };

 mdss_dsi_suspend {
  mux {
   pins = "gpio60";
  };

  config {
   pins = "gpio60";
   output-high;
  };
 };
};

&pm8937_l6 {
 regulator-always-on;
 regulator-boot-on;
};

&pm8937_l10 {
 regulator-always-on;
 regulator-boot-on;
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&mot_tianma_571_720p_vid_v0>;
 vddio_disp-supply = <&pm8917_l6>;
 vsp_disp-supply = <&lab_regulator>;
 vsn_disp-supply = <&ibb_regulator>;

 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active>;
 pinctrl-1 = <&mdss_dsi_suspend>;

 qcom,platform-reset-gpio = <&tlmm 60 0>;
};


&labibb {
 status = "ok";
 qpnp,qpnp-labibb-mode = "lcd";
};

&ibb_regulator {
 qcom,qpnp-ibb-discharge-resistor = <32>;
};

&wled {
 qcom,fs-curr-ua = <25000>;
 qcom,cons-sync-write-delay-us = <1000>;
 qcom,en-cabc;
};

&spmi_bus {
 qcom,pmi8950@2 {
  /delete-node/ qcom,leds@a100;
  qcom,leds@1000 {
   status = "ok";
   reg = <0x1000 0x100>;
   compatible = "qcom,leds-atc";
   linux,name = "white";
   qcom,ctrl-reg = <0x243>;
  };
 };
};

&rpm_bus {
 rpm-regulator-ldoa18 {
  status = "okay";
  pm8937_l18: regulator-l18 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };
};

&qpnp_smbcharger {
 qcom,fastchg-current-ma = <3000>;
 qcom,chg-thermal-mitigation = <3000>, <2500>,<2000>, <1500>, <1000>,
     <700>, <600>;
 /delete-property/ qcom,dc-thermal-mitigation;
 qcom,parallel-charge-current-map = <3000 3000 0>,
     <2500 2500 0>,
     <2000 2000 0>,
     <1500 1500 0>,
     <1000 1000 0>,
     <700 700 0>,
     <600 600 0>;
 qcom,stepchg-voltage-mv = <4200>;
 qcom,stepchg-current-ma = <2000>;
 qcom,stepchg-taper-ma = <1800>;
 qcom,stepchg-iterm-ma = <125>;
 qcom,enable-hvdcp-9v;
 qcom,weak-charger-check-enable;
 qcom,temp-warm-current-ma = <1500>;
 qcom,temp-cool-current-ma = <900>;
 qcom,temp-slightly-cool-current-ma = <900>;
 qcom,slightly-cool-temp-c = <15>;
 qcom,enable-charging-limit;
 qcom,upper-limit-capacity = <75>;
 qcom,lower-limit-capacity = <60>;
};

&qpnp_fg {
 qcom,ext-sense-type;
 /delete-property/ qcom,thermal-coefficients;
 qcom,irq-volt-empty-mv = <3200>;
 qcom,fg-cutoff-voltage-mv = <3400>;
};

&pm8937_vadc {
 chan@11 {
  label = "msm_therm";
 };

 chan@13 {
  label = "chg_therm";
 };
};

&usb_otg {
 qcom,hsusb-otg-phy-init-seq =
  <0x40 0x80 0x6a 0x81 0x3f 0x82 0x13 0x83 0xffffffff>;
 qcom,chg-dcp-icl = <1800>;
};
&soc{
 qcom,msm-thermal {
  qcom,config-info = "rhannah";
 };
};

&mot_batterydata {
 qcom,batt-id-range-pct = <15>;
# 1 "arch/arm64/boot/dts/qcom/batterydata-he50-atl-pmi8937.dtsi" 1

qcom,he50_atl_4850mAh {

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <4850>;
 qcom,batt-id-kohm = <100>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "he50_atl_4850mAh";
 qcom,chg-rslow-comp-c1 = <2812656>;
 qcom,chg-rslow-comp-c2 = <3480740>;
 qcom,chg-rs-to-rslow = <682307>;
 qcom,chg-rslow-comp-thr = <0x99>;
 qcom,thermal-coefficients = [C8 86 C1 50 D3 37];
 qcom,checksum = <0xEFFB>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   EE 83 4F 7D
   7F 81 11 7C
   5A 83 12 64
   EE 81 AF 8C
   30 82 D3 99
   E5 BC 9A C9
   5C 0E 0D 88
   82 7E 57 82
   D7 7C 4C 83
   55 71 5A 6C
   BA 75 51 82
   83 99 C1 BC
   97 C9 5E 0D
   39 13 FC 59
   14 70 4A FC
   8F 3E 02 3E
   8E 3A 00 00
   AB 46 81 28
   56 3A 00 00
   00 00 00 00
   00 00 00 00
   10 6A 12 69
   30 79 FB 8A
   28 74 B1 69
   F4 63 67 80
   FC 6C C2 61
   81 7D 7F 98
   1E 03 61 EF
   5D A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 367 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/batterydata-he50-cos-pmi8937.dtsi" 1

qcom,batterydata_HE50cos_5000mAh {

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <5000>;
 qcom,batt-id-kohm = <9>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "batterydata_HE50cos_5000mAh";
 qcom,chg-rslow-comp-c1 = <3581417>;
 qcom,chg-rslow-comp-c2 = <6138250>;
 qcom,chg-rs-to-rslow = <682227>;
 qcom,chg-rslow-comp-thr = <0xB5>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,thermal-coefficients = [DA 86 F0 50 08 3C];
 qcom,checksum = <0x82A7>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
  C1 83 BE 76
  69 7B 13 74
  3B 83 8F 73
  6E 84 28 81
  F7 81 D5 9B
  A0 BF 12 D1
  70 10 F7 83
  0C 7D FE 80
  AF 76 30 83
  1B 7A 2C 8C
  7D 88 22 82
  E4 9B 7B C4
  0A D3 6B 0D
  A9 13 DA 59
  14 70 29 FC
  7E 45 0B 3F
  8A 43 00 00
  72 4C 4A 3B
  3F 39 00 00
  00 00 00 00
  00 00 00 00
  45 6A F7 68
  BD 70 C0 89
  2F 76 50 70
  41 52 A9 7B
  1C 6F 83 68
  69 74 8A A3
  24 B0 5B 6C
  5C A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0C
 ];
};
# 368 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/batterydata-he50-cos-pmi8937-r1.dtsi" 1

qcom,batterydata_HE50cos_r1_5000mAh {

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <5000>;
 qcom,batt-id-kohm = <0>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "batterydata_HE50cos_r1_5000mAh";
 qcom,chg-rslow-comp-c1 = <3581417>;
 qcom,chg-rslow-comp-c2 = <6138250>;
 qcom,chg-rs-to-rslow = <682227>;
 qcom,chg-rslow-comp-thr = <0xB5>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,thermal-coefficients = [DA 86 F0 50 08 3C];
 qcom,checksum = <0x82A7>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
  C1 83 BE 76
  69 7B 13 74
  3B 83 8F 73
  6E 84 28 81
  F7 81 D5 9B
  A0 BF 12 D1
  70 10 F7 83
  0C 7D FE 80
  AF 76 30 83
  1B 7A 2C 8C
  7D 88 22 82
  E4 9B 7B C4
  0A D3 6B 0D
  A9 13 DA 59
  14 70 29 FC
  7E 45 0B 3F
  8A 43 00 00
  72 4C 4A 3B
  3F 39 00 00
  00 00 00 00
  00 00 00 00
  45 6A F7 68
  BD 70 C0 89
  2F 76 50 70
  41 52 A9 7B
  1C 6F 83 68
  69 74 8A A3
  24 B0 5B 6C
  5C A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0C
 ];
};
# 369 "arch/arm64/boot/dts/qcom/msm8917-hannah-common.dtsi" 2
};

&pmi_haptic {
 qcom,vmax-mv = <2600>;
 /delete-property/ qcom,en-brake;
 /delete-property/ qcom,brake-pattern;
};

&sdhc_2 {
 cd-gpios = <&tlmm 67 0x0>;
};

&qcom_seecom {
 /delete-property/ qcom,commonlib64-loaded-by-uefi;
 qcom,appsbl-qseecom-support;

};
# 15 "arch/arm64/boot/dts/qcom/msm8917-hannah.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917-camera-sensor-mot-hannah.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8917-camera-sensor-mot-hannah.dtsi"
&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0 &pmi8950_flash1>;
  qcom,torch-source = <&pmi8950_torch0 &pmi8950_torch1>;
  qcom,switch-source = <&pmi8950_switch>;
 };
};

&cci {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&pm8917_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2850000>;
  qcom,cam-vreg-max-voltage = <2850000>;
  qcom,cam-vreg-op-mode = <80000>;
 };

 st,stmvl53l0 {
  cell-index = <1>;
  compatible = "st,stmvl53l0";
  qcom,cci-master = <0>;
  cam_vio-supply = <&pm8917_l6>;
  cam_vaf-supply = <&pm8917_l10>;
  qcom,cam-vreg-name = "cam_vio", "cam_vaf";
  qcom,cam-vreg-min-voltage = <0 2800000>;
  qcom,cam-vreg-max-voltage = <0 2800000>;
  qcom,cam-vreg-op-mode = <0 100000>;
  gpios =<&tlmm 98 0>,
   <&tlmm 25 0>;
  qcom,gpio-reset = <0>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <0 1>;
  qcom,gpio-req-tbl-label = "TOF_XSHUTDOWN","TOF_INT";
  pinctrl-names = "laser_default", "laser_suspend";
  pinctrl-0 = <&laser_active>;
  pinctrl-1 = <&laser_suspend>;
  st,xtalkval = <0>;
 };

 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  compatible = "qcom,eeprom";
  reg = <0x0>;
  cam_vdig-supply = <&pm8917_l23>;
  cam_vio-supply = <&pm8917_l6>;
  cam_vana-supply = <&pm8917_l22>;
  cam_vaf-supply = <&pm8917_l17>;
  qcom,cam-vreg-name = "cam_vdig","cam_vio","cam_vana","cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2900000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2900000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
    &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep
    &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 35 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0";
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  compatible = "qcom,eeprom";
  reg = <0x1>;
  cam_vdig-supply = <&pm8917_l23>;
  cam_vio-supply = <&pm8917_l6>;
  cam_vana-supply = <&pm8917_l22>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2900000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2900000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
    &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep
    &cam_sensor_front_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 40 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
       "CAM_RESET1";
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 eeprom2: qcom,eeprom@2 {
  cell-index = <2>;
  compatible = "qcom,eeprom";
  reg = <0x2>;
  cam_vdig-supply = <&pm8917_l23>;
  cam_vio-supply = <&pm8917_l6>;
  cam_vana-supply = <&pm8917_l22>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2900000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2900000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
    &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep
    &cam_sensor_front_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 40 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
       "CAM_RESET1";
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,actuator-src = <&actuator0>;
  qcom,eeprom-src = <&eeprom0>;
  cam_vdig-supply = <&pm8917_l23>;
  cam_vio-supply = <&pm8917_l6>;
  cam_vana-supply = <&pm8917_l22>;
  cam_vaf-supply = <&pm8917_l17>;
  qcom,cam-vreg-name = "cam_vdig","cam_vio","cam_vana","cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2900000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2900000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
    &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep
    &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 35 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <270>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,eeprom-src = <&eeprom1>;
  cam_vdig-supply = <&pm8917_l23>;
  cam_vio-supply = <&pm8917_l6>;
  cam_vana-supply = <&pm8917_l22>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2900000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2900000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
    &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep
    &cam_sensor_front_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 40 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
       "CAM_RESET1";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x2>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <270>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,eeprom-src = <&eeprom2>;
  cam_vdig-supply = <&pm8917_l23>;
  cam_vio-supply = <&pm8917_l6>;
  cam_vana-supply = <&pm8917_l22>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2900000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2900000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
    &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep
    &cam_sensor_front_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 40 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
       "CAM_RESET1";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };
};

&soc {
 cci: qcom,cci@1b0c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x822f3d97>,
   <&clock_gcc 0xa81c11ba>,
   <&clock_gcc 0xb7dd8824>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "ispif_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk", "camss_top_ahb_clk";
  qcom,clock-rates = <61540000 19200000 0 0 0 0>,
    <61540000 37500000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active>;
   pinctrl-1 = <&cci0_suspend>;
  gpios = <&tlmm 29 0>,
   <&tlmm 30 0>;
  qcom,gpio-tbl-num = <0 1>;
  qcom,gpio-tbl-flags = <1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
      "CCI_I2C_CLK0";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };

  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };

 };

 tlmm: pinctrl@1000000 {
  cci {
   cci0_active: cci0_active {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci0_suspend: cci0_suspend {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_default: cam_sensor_mclk1_default {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_default: cam_sensor_front_default {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_sleep: cam_sensor_front_sleep {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-disable;
    drive-strength = <2>;
   };
  };

  laser_active: laser_active {
   mux {
    pins = "gpio98", "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio98", "gpio25";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
  laser_suspend: laser_suspend{
   mux {
    pins = "gpio98", "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio98", "gpio25";
    drive-strength = <2>;
    bias-pull-dwon;
   };
  };
 };
};

&rpm_bus {
 rpm-regulator-ldoa6 {
  status = "okay";
  pm8917_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8917_l10: regulator-l10 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8917_l17: regulator-l17 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8917_l22: regulator-l22 {
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8917_l23: regulator-l23 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8917-hannah.dtsi" 2

 / {
 model = "hannah";
 compatible = "qcom,msm8917-hannah", "qcom,msm8917-moto",
   "qcom,msm8917";

};
# 16 "arch/arm64/boot/dts/qcom/msm8917-hannah-p0.dts" 2

/ {
 qcom,board-id = <0x44 0x8000>;
};
