# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/ps2_keyboard.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/ALU.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/top.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/encode8_3.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/seg.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/led.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/shifter.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/csrc/main.cpp /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/build/auto_bind.cpp /home/wzm/YSYX/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I/home/wzm/YSYX/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/obj_dir --exe -o /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/build/top"
T      3638 10247228  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop.cpp"
T      3193 10247227  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop.h"
T      2575 10247240  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop.mk"
T       738 10247225  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop__Syms.cpp"
T       921 10247226  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop__Syms.h"
T      1795 10247229  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop___024root.h"
T      1895 10247233  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833 10247231  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7200 10247234  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      8850 10247232  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614 10247230  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop___024root__Slow.cpp"
T      1258 10247243  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop__ver.d"
T         0        0  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop__verFiles.dat"
T      1621 10247235  1695369684   227643055  1695369684   227643055 "./build/obj_dir/Vtop_classes.mk"
S      1586 10130784  1695001312   338760951  1695000823   234751000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/ALU.v"
S       253 10130783  1695001312   338760951  1694767442   472791000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/encode8_3.v"
S       113 10130750  1695217702   931023454  1695217702   931023454 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/led.v"
S      1045 10130781  1695001312   338760951  1694085811   862373000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/ps2_keyboard.v"
S      1062 10130758  1695369674   587245534  1695369674   587245534 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/seg.v"
S       428 10130540  1695217574   982165706  1695217574   982165706 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/shifter.v"
S      1792 10130749  1695217749   421784255  1695217749   421784255 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work6/vsrc/top.v"
S  20938328  1584498  1693899502   634006781  1693899502   634006781 "/usr/local/bin/verilator_bin"
S      3275  1595320  1693899502   750023817  1693899502   750023817 "/usr/local/share/verilator/include/verilated_std.sv"
