Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar 30 22:07:16 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: control1/sd/c200/cout_reg/Q (HIGH)

 There are 3587 register/latch pins with no clock driven by root clock pin: control2/CLK50MHZ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29291 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.327        0.000                      0                  367        0.211        0.000                      0                  367        3.750        0.000                       0                   332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.327        0.000                      0                  367        0.211        0.000                      0                  367        3.750        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.086ns (25.948%)  route 3.099ns (74.052%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.828     9.269    counter_2[31]_i_1_n_0
    SLICE_X13Y14         FDSE                                         r  counter_2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y14         FDSE                                         r  counter_2_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y14         FDSE (Setup_fdse_C_S)       -0.429    14.596    counter_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.086ns (25.948%)  route 3.099ns (74.052%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.828     9.269    counter_2[31]_i_1_n_0
    SLICE_X13Y14         FDSE                                         r  counter_2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y14         FDSE                                         r  counter_2_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y14         FDSE (Setup_fdse_C_S)       -0.429    14.596    counter_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.086ns (25.948%)  route 3.099ns (74.052%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.828     9.269    counter_2[31]_i_1_n_0
    SLICE_X13Y14         FDSE                                         r  counter_2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y14         FDSE                                         r  counter_2_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y14         FDSE (Setup_fdse_C_S)       -0.429    14.596    counter_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.086ns (25.948%)  route 3.099ns (74.052%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.828     9.269    counter_2[31]_i_1_n_0
    SLICE_X13Y14         FDRE                                         r  counter_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  counter_2_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y14         FDRE (Setup_fdre_C_R)       -0.429    14.596    counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.086ns (26.803%)  route 2.966ns (73.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.695     9.135    counter_2[31]_i_1_n_0
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X12Y15         FDSE (Setup_fdse_C_S)       -0.524    14.524    counter_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.086ns (26.803%)  route 2.966ns (73.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.695     9.135    counter_2[31]_i_1_n_0
    SLICE_X13Y15         FDRE                                         r  counter_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  counter_2_reg[5]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.086ns (26.803%)  route 2.966ns (73.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.695     9.135    counter_2[31]_i_1_n_0
    SLICE_X13Y15         FDRE                                         r  counter_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  counter_2_reg[6]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.086ns (26.803%)  route 2.966ns (73.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.695     9.135    counter_2[31]_i_1_n_0
    SLICE_X13Y15         FDRE                                         r  counter_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  counter_2_reg[7]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.086ns (26.803%)  route 2.966ns (73.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.695     9.135    counter_2[31]_i_1_n_0
    SLICE_X13Y15         FDRE                                         r  counter_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  counter_2_reg[8]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.086ns (27.025%)  route 2.932ns (72.975%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.518     5.601 f  counter_2_reg[0]/Q
                         net (fo=3, routed)           1.166     6.768    counter_2[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.116     6.884 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.165     7.049    counter_2[31]_i_12_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.328     7.377 f  counter_2[31]_i_5/O
                         net (fo=1, routed)           0.939     8.316    counter_2[31]_i_5_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.661     9.102    counter_2[31]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  counter_2_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  counter_2_reg[29]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y21         FDRE (Setup_fdre_C_R)       -0.429    14.589    counter_2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vc/tmp_max_vol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/volume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.735%)  route 0.174ns (55.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.590     1.473    vc/CLK
    SLICE_X63Y62         FDRE                                         r  vc/tmp_max_vol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vc/tmp_max_vol_reg[7]/Q
                         net (fo=3, routed)           0.174     1.788    vc/tmp_max_vol_reg[0]_0[7]
    SLICE_X58Y62         FDRE                                         r  vc/volume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.858     1.985    vc/CLK
    SLICE_X58Y62         FDRE                                         r  vc/volume_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.070     1.577    vc/volume_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.580     1.463    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  counter_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter_1_reg[29]/Q
                         net (fo=4, routed)           0.079     1.683    counter_1[29]
    SLICE_X63Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.807 r  counter_1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.807    counter_1_reg[31]_i_2_n_6
    SLICE_X63Y75         FDRE                                         r  counter_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.847     1.975    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  counter_1_reg[30]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.105     1.568    counter_1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  counter_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_1_reg[5]/Q
                         net (fo=4, routed)           0.079     1.688    counter_1[5]
    SLICE_X63Y69         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.812 r  counter_1_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    counter_1_reg[6]_i_1_n_6
    SLICE_X63Y69         FDRE                                         r  counter_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.853     1.981    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  counter_1_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  counter_2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  counter_2_reg[25]/Q
                         net (fo=4, routed)           0.079     1.660    counter_2[25]
    SLICE_X13Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.784 r  counter_2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.784    counter_2_reg[28]_i_1_n_6
    SLICE_X13Y20         FDRE                                         r  counter_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.825     1.952    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  counter_2_reg[26]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    counter_2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.556     1.439    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  counter_2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_2_reg[29]/Q
                         net (fo=4, routed)           0.079     1.659    counter_2[29]
    SLICE_X13Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.783 r  counter_2_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.783    counter_2_reg[31]_i_2_n_6
    SLICE_X13Y21         FDRE                                         r  counter_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.824     1.951    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  counter_2_reg[30]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.581     1.464    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  counter_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter_1_reg[23]/Q
                         net (fo=4, routed)           0.079     1.684    counter_1[23]
    SLICE_X63Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.811 r  counter_1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    counter_1_reg[24]_i_1_n_4
    SLICE_X63Y73         FDRE                                         r  counter_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.848     1.976    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  counter_1_reg[24]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.105     1.569    counter_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y69         FDSE                                         r  counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  counter_1_reg[7]/Q
                         net (fo=5, routed)           0.079     1.688    counter_1[7]
    SLICE_X63Y69         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.815 r  counter_1_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    counter_1_reg[6]_i_1_n_4
    SLICE_X63Y69         FDSE                                         r  counter_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.853     1.981    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y69         FDSE                                         r  counter_1_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y69         FDSE (Hold_fdse_C_D)         0.105     1.573    counter_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y14         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.079     1.665    counter_2[3]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.792 r  counter_2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    counter_2_reg[4]_i_1_n_4
    SLICE_X13Y14         FDRE                                         r  counter_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  counter_2_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 counter_2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.242ns (62.430%)  route 0.146ns (37.570%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.556     1.439    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  counter_2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_2_reg[31]/Q
                         net (fo=4, routed)           0.146     1.726    counter_2[31]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.101     1.827 r  clk6p25m_reg_i_1/CO[2]
                         net (fo=1, routed)           0.000     1.827    clk6p25m_reg_i_1_n_1
    SLICE_X12Y19         FDRE                                         r  clk6p25m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.826     1.953    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  clk6p25m_reg/C
                         clock pessimism             -0.498     1.455    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.129     1.584    clk6p25m_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.363%)  route 0.169ns (47.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.552     1.435    bl/c1/CLK
    SLICE_X29Y79         FDRE                                         r  bl/c1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  bl/c1/counter_reg[0]/Q
                         net (fo=4, routed)           0.169     1.745    bl/c1/counter[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  bl/c1/cout_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    bl/c1/p_0_in
    SLICE_X29Y80         FDRE                                         r  bl/c1/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.821     1.948    bl/c1/CLK
    SLICE_X29Y80         FDRE                                         r  bl/c1/cout_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.091     1.541    bl/c1/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y72   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y74   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y74   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y72   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y72   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y72   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y73   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y73   ac/count2_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y73   ac/count2_reg[6]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y72   control2/ram/memory0_reg_13056_13311_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y72   control2/ram/memory0_reg_13056_13311_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y72   control2/ram/memory0_reg_13056_13311_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y72   control2/ram/memory0_reg_13056_13311_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y69   control2/ram/memory0_reg_13056_13311_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y69   control2/ram/memory0_reg_13056_13311_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y69   control2/ram/memory0_reg_13056_13311_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y69   control2/ram/memory0_reg_13056_13311_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y76   control2/ram/memory0_reg_13056_13311_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y76   control2/ram/memory0_reg_13056_13311_13_13/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y73   control2/ram/memory0_reg_13056_13311_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y73   control2/ram/memory0_reg_13056_13311_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y73   control2/ram/memory0_reg_13056_13311_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y73   control2/ram/memory0_reg_13056_13311_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y72   control2/ram/memory0_reg_13056_13311_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y72   control2/ram/memory0_reg_13056_13311_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y72   control2/ram/memory0_reg_13056_13311_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y72   control2/ram/memory0_reg_13056_13311_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y73   control2/ram/memory0_reg_13056_13311_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y73   control2/ram/memory0_reg_13056_13311_11_11/RAMS64E_B/CLK



