#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jul 15 04:41:20 2018
# Process ID: 26820
# Current directory: /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1
# Command line: vivado -log calculadora_retentor.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source calculadora_retentor.tcl -notrace
# Log file: /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/calculadora_retentor.vdi
# Journal file: /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source calculadora_retentor.tcl -notrace
Command: link_design -top calculadora_retentor -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1454.930 ; gain = 300.648 ; free physical = 3528 ; free virtual = 13036
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.945 ; gain = 48.016 ; free physical = 3527 ; free virtual = 13035
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16e852b2f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1944.375 ; gain = 0.000 ; free physical = 3146 ; free virtual = 12654
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16e852b2f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.375 ; gain = 0.000 ; free physical = 3157 ; free virtual = 12665
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 131cf9a1d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1944.375 ; gain = 0.000 ; free physical = 3157 ; free virtual = 12665
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 131cf9a1d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1944.375 ; gain = 0.000 ; free physical = 3157 ; free virtual = 12665
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 131cf9a1d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1944.375 ; gain = 0.000 ; free physical = 3157 ; free virtual = 12665
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.375 ; gain = 0.000 ; free physical = 3157 ; free virtual = 12665
Ending Logic Optimization Task | Checksum: 131cf9a1d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1944.375 ; gain = 0.000 ; free physical = 3157 ; free virtual = 12665

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22e238da8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1944.375 ; gain = 0.000 ; free physical = 3157 ; free virtual = 12665
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1944.375 ; gain = 489.445 ; free physical = 3157 ; free virtual = 12665
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1968.387 ; gain = 0.000 ; free physical = 3154 ; free virtual = 12663
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/calculadora_retentor_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file calculadora_retentor_drc_opted.rpt -pb calculadora_retentor_drc_opted.pb -rpx calculadora_retentor_drc_opted.rpx
Command: report_drc -file calculadora_retentor_drc_opted.rpt -pb calculadora_retentor_drc_opted.pb -rpx calculadora_retentor_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nicolas/.local/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/calculadora_retentor_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1976.391 ; gain = 0.000 ; free physical = 3120 ; free virtual = 12628
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 134d55683

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1976.391 ; gain = 0.000 ; free physical = 3120 ; free virtual = 12628
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1976.391 ; gain = 0.000 ; free physical = 3120 ; free virtual = 12628

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4f141bf0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1976.391 ; gain = 0.000 ; free physical = 3113 ; free virtual = 12622

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e0fdb7e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1976.391 ; gain = 0.000 ; free physical = 3115 ; free virtual = 12623

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e0fdb7e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1976.391 ; gain = 0.000 ; free physical = 3115 ; free virtual = 12623
Phase 1 Placer Initialization | Checksum: e0fdb7e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1976.391 ; gain = 0.000 ; free physical = 3115 ; free virtual = 12623

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 130ac952b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3111 ; free virtual = 12619

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 130ac952b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3111 ; free virtual = 12619

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 52fdd2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3114 ; free virtual = 12623

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 5e611de6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3114 ; free virtual = 12623

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 5e611de6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3114 ; free virtual = 12622

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e7da53c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3110 ; free virtual = 12619

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cc4f85ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3110 ; free virtual = 12618

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: cc4f85ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3110 ; free virtual = 12618
Phase 3 Detail Placement | Checksum: cc4f85ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3110 ; free virtual = 12618

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d014c20e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d014c20e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3091 ; free virtual = 12600
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.520. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 105e082c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3091 ; free virtual = 12600
Phase 4.1 Post Commit Optimization | Checksum: 105e082c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3091 ; free virtual = 12600

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 105e082c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3092 ; free virtual = 12600

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 105e082c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3092 ; free virtual = 12600

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 166037191

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3092 ; free virtual = 12601
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 166037191

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3092 ; free virtual = 12601
Ending Placer Task | Checksum: 1289ffef2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3103 ; free virtual = 12611
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.402 ; gain = 24.012 ; free physical = 3106 ; free virtual = 12615
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2000.402 ; gain = 0.000 ; free physical = 3105 ; free virtual = 12614
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/calculadora_retentor_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file calculadora_retentor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2000.402 ; gain = 0.000 ; free physical = 3090 ; free virtual = 12599
INFO: [runtcl-4] Executing : report_utilization -file calculadora_retentor_utilization_placed.rpt -pb calculadora_retentor_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2000.402 ; gain = 0.000 ; free physical = 3097 ; free virtual = 12605
INFO: [runtcl-4] Executing : report_control_sets -verbose -file calculadora_retentor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.402 ; gain = 0.000 ; free physical = 3097 ; free virtual = 12605
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9b12ddeb ConstDB: 0 ShapeSum: 8d8d2107 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 135b0eaa4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2133.668 ; gain = 133.266 ; free physical = 2947 ; free virtual = 12457
Post Restoration Checksum: NetGraph: cad30623 NumContArr: 6adde481 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 135b0eaa4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2133.668 ; gain = 133.266 ; free physical = 2960 ; free virtual = 12470

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 135b0eaa4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2133.668 ; gain = 133.266 ; free physical = 2944 ; free virtual = 12454

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 135b0eaa4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2133.668 ; gain = 133.266 ; free physical = 2944 ; free virtual = 12454
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14fcdb75d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2935 ; free virtual = 12444
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.452  | TNS=0.000  | WHS=-0.132 | THS=-0.527 |

Phase 2 Router Initialization | Checksum: 1312c6c98

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2935 ; free virtual = 12444

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19a01385d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.210  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23d555a89

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431
Phase 4 Rip-up And Reroute | Checksum: 23d555a89

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23d555a89

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23d555a89

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431
Phase 5 Delay and Skew Optimization | Checksum: 23d555a89

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2082592f4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.306  | TNS=0.000  | WHS=0.116  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2082592f4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431
Phase 6 Post Hold Fix | Checksum: 2082592f4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0053967 %
  Global Horizontal Routing Utilization  = 0.0014919 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 226ba1260

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 226ba1260

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2920 ; free virtual = 12430

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a612a3f1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2920 ; free virtual = 12430

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.306  | TNS=0.000  | WHS=0.116  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2a612a3f1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2921 ; free virtual = 12431
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2938 ; free virtual = 12448

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2142.512 ; gain = 142.109 ; free physical = 2938 ; free virtual = 12448
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2142.512 ; gain = 0.000 ; free physical = 2937 ; free virtual = 12448
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/calculadora_retentor_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file calculadora_retentor_drc_routed.rpt -pb calculadora_retentor_drc_routed.pb -rpx calculadora_retentor_drc_routed.rpx
Command: report_drc -file calculadora_retentor_drc_routed.rpt -pb calculadora_retentor_drc_routed.pb -rpx calculadora_retentor_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/calculadora_retentor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file calculadora_retentor_methodology_drc_routed.rpt -pb calculadora_retentor_methodology_drc_routed.pb -rpx calculadora_retentor_methodology_drc_routed.rpx
Command: report_methodology -file calculadora_retentor_methodology_drc_routed.rpt -pb calculadora_retentor_methodology_drc_routed.pb -rpx calculadora_retentor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/calculadora_retentor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file calculadora_retentor_power_routed.rpt -pb calculadora_retentor_power_summary_routed.pb -rpx calculadora_retentor_power_routed.rpx
Command: report_power -file calculadora_retentor_power_routed.rpt -pb calculadora_retentor_power_summary_routed.pb -rpx calculadora_retentor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file calculadora_retentor_route_status.rpt -pb calculadora_retentor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file calculadora_retentor_timing_summary_routed.rpt -rpx calculadora_retentor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file calculadora_retentor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file calculadora_retentor_clock_utilization_routed.rpt
Command: write_bitstream -force calculadora_retentor.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./calculadora_retentor.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jul 15 04:47:00 2018. For additional details about this file, please refer to the WebTalk help file at /home/nicolas/.local/opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 39 Warnings, 38 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:02:35 . Memory (MB): peak = 2487.863 ; gain = 282.820 ; free physical = 2766 ; free virtual = 12282
INFO: [Common 17-206] Exiting Vivado at Sun Jul 15 04:47:00 2018...
