INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/Single_Cycle_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/Instruction_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/Data_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/Main_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/One_Bit_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Bit_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_compare.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_logical_operators
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/N_bit_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_adder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/full_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_subtract.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_N_bit_subtract
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_shiftreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shiftreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_shift_add_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_add_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_N_bit_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_N_bit_logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_Single_Cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Single_Cycle
