{
  "Top": "HoughLinesP_Core",
  "RtlTop": "HoughLinesP_Core",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx690t",
    "Package": "ffg1761",
    "Speed": "-3"
  },
  "HlsSolution": {"Directives": ["loop_flatten HoughLinesProbabilistic\/init_accun_n {{flatten positionBooleanCmd} {off positionBoolean1}} {}"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "HoughLinesP_Core",
    "Version": "1.0",
    "DisplayName": "Houghlinesp_core",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/image_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Array2D2Mat.vhd",
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/Block_Mat_exit8_proc.vhd",
      "impl\/vhdl\/fifo_w4_d2_A.vhd",
      "impl\/vhdl\/fifo_w4_d4_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d4_A.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/HoughLinesP_Core_Aem.vhd",
      "impl\/vhdl\/HoughLinesP_Core_Bew.vhd",
      "impl\/vhdl\/HoughLinesP_Core_CeG.vhd",
      "impl\/vhdl\/HoughLinesP_Core_ctrl_s_axi.vhd",
      "impl\/vhdl\/HoughLinesP_Core_DeQ.vhd",
      "impl\/vhdl\/HoughLinesP_Core_Ee0.vhd",
      "impl\/vhdl\/HoughLinesP_Core_Ffa.vhd",
      "impl\/vhdl\/HoughLinesP_Core_fYi.vhd",
      "impl\/vhdl\/HoughLinesP_Core_g8j.vhd",
      "impl\/vhdl\/HoughLinesP_Core_Gfk.vhd",
      "impl\/vhdl\/HoughLinesP_Core_Gfk_memcore.vhd",
      "impl\/vhdl\/HoughLinesP_Core_hbi.vhd",
      "impl\/vhdl\/HoughLinesP_Core_Hfu.vhd",
      "impl\/vhdl\/HoughLinesP_Core_Hfu_memcore.vhd",
      "impl\/vhdl\/HoughLinesP_Core_ibs.vhd",
      "impl\/vhdl\/HoughLinesP_Core_ocq.vhd",
      "impl\/vhdl\/HoughLinesP_Core_zec.vhd",
      "impl\/vhdl\/HoughLinesProbabilis.vhd",
      "impl\/vhdl\/HoughLinesProbabipcA.vhd",
      "impl\/vhdl\/HoughLinesProbabircU.vhd",
      "impl\/vhdl\/HoughLinesProbabisc4.vhd",
      "impl\/vhdl\/HoughLinesProbabitde.vhd",
      "impl\/vhdl\/HoughLinesProbabiudo.vhd",
      "impl\/vhdl\/HoughLinesProbabivdy.vhd",
      "impl\/vhdl\/HoughLinesProbabixdS.vhd",
      "impl\/vhdl\/log_generic_float_s.vhd",
      "impl\/vhdl\/log_generic_floatjbC.vhd",
      "impl\/vhdl\/log_generic_floatkbM.vhd",
      "impl\/vhdl\/log_generic_floatlbW.vhd",
      "impl\/vhdl\/log_generic_floatmb6.vhd",
      "impl\/vhdl\/log_generic_floatncg.vhd",
      "impl\/vhdl\/Mat2Array2D.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/sin_or_cos_float_bkb.vhd",
      "impl\/vhdl\/sin_or_cos_float_cud.vhd",
      "impl\/vhdl\/sin_or_cos_float_dEe.vhd",
      "impl\/vhdl\/sin_or_cos_float_eOg.vhd",
      "impl\/vhdl\/sin_or_cos_float_s.vhd",
      "impl\/vhdl\/sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/start_for_Mat2ArrIfE.vhd",
      "impl\/vhdl\/start_for_Mat2AXIJfO.vhd",
      "impl\/vhdl\/HoughLinesP_Core.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Array2D2Mat.v",
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/Block_Mat_exit8_proc.v",
      "impl\/verilog\/fifo_w4_d2_A.v",
      "impl\/verilog\/fifo_w4_d4_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d4_A.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/HoughLinesP_Core_Aem.v",
      "impl\/verilog\/HoughLinesP_Core_Bew.v",
      "impl\/verilog\/HoughLinesP_Core_CeG.v",
      "impl\/verilog\/HoughLinesP_Core_ctrl_s_axi.v",
      "impl\/verilog\/HoughLinesP_Core_DeQ.v",
      "impl\/verilog\/HoughLinesP_Core_Ee0.v",
      "impl\/verilog\/HoughLinesP_Core_Ffa.v",
      "impl\/verilog\/HoughLinesP_Core_fYi.v",
      "impl\/verilog\/HoughLinesP_Core_g8j.v",
      "impl\/verilog\/HoughLinesP_Core_Gfk.v",
      "impl\/verilog\/HoughLinesP_Core_Gfk_memcore.v",
      "impl\/verilog\/HoughLinesP_Core_hbi.v",
      "impl\/verilog\/HoughLinesP_Core_Hfu.v",
      "impl\/verilog\/HoughLinesP_Core_Hfu_memcore.v",
      "impl\/verilog\/HoughLinesP_Core_ibs.v",
      "impl\/verilog\/HoughLinesP_Core_ocq.v",
      "impl\/verilog\/HoughLinesP_Core_zec.v",
      "impl\/verilog\/HoughLinesProbabilis.v",
      "impl\/verilog\/HoughLinesProbabipcA.v",
      "impl\/verilog\/HoughLinesProbabipcA_rom.dat",
      "impl\/verilog\/HoughLinesProbabircU.v",
      "impl\/verilog\/HoughLinesProbabircU_rom.dat",
      "impl\/verilog\/HoughLinesProbabisc4.v",
      "impl\/verilog\/HoughLinesProbabitde.v",
      "impl\/verilog\/HoughLinesProbabiudo.v",
      "impl\/verilog\/HoughLinesProbabivdy.v",
      "impl\/verilog\/HoughLinesProbabixdS.v",
      "impl\/verilog\/log_generic_float_s.v",
      "impl\/verilog\/log_generic_floatjbC.v",
      "impl\/verilog\/log_generic_floatjbC_rom.dat",
      "impl\/verilog\/log_generic_floatkbM.v",
      "impl\/verilog\/log_generic_floatkbM_rom.dat",
      "impl\/verilog\/log_generic_floatlbW.v",
      "impl\/verilog\/log_generic_floatlbW_rom.dat",
      "impl\/verilog\/log_generic_floatmb6.v",
      "impl\/verilog\/log_generic_floatmb6_rom.dat",
      "impl\/verilog\/log_generic_floatncg.v",
      "impl\/verilog\/log_generic_floatncg_rom.dat",
      "impl\/verilog\/Mat2Array2D.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/sin_or_cos_float_bkb.v",
      "impl\/verilog\/sin_or_cos_float_bkb_rom.dat",
      "impl\/verilog\/sin_or_cos_float_cud.v",
      "impl\/verilog\/sin_or_cos_float_cud_rom.dat",
      "impl\/verilog\/sin_or_cos_float_dEe.v",
      "impl\/verilog\/sin_or_cos_float_dEe_rom.dat",
      "impl\/verilog\/sin_or_cos_float_eOg.v",
      "impl\/verilog\/sin_or_cos_float_eOg_rom.dat",
      "impl\/verilog\/sin_or_cos_float_s.v",
      "impl\/verilog\/sqrt_fixed_32_32_s.v",
      "impl\/verilog\/start_for_Mat2ArrIfE.v",
      "impl\/verilog\/start_for_Mat2AXIJfO.v",
      "impl\/verilog\/HoughLinesP_Core.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/HoughLinesP_Core_v1_0\/data\/HoughLinesP_Core.mdd",
      "impl\/misc\/drivers\/HoughLinesP_Core_v1_0\/data\/HoughLinesP_Core.tcl",
      "impl\/misc\/drivers\/HoughLinesP_Core_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/HoughLinesP_Core_v1_0\/src\/xhoughlinesp_core.c",
      "impl\/misc\/drivers\/HoughLinesP_Core_v1_0\/src\/xhoughlinesp_core.h",
      "impl\/misc\/drivers\/HoughLinesP_Core_v1_0\/src\/xhoughlinesp_core_hw.h",
      "impl\/misc\/drivers\/HoughLinesP_Core_v1_0\/src\/xhoughlinesp_core_linux.c",
      "impl\/misc\/drivers\/HoughLinesP_Core_v1_0\/src\/xhoughlinesp_core_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/HoughLinesP_Core_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/HoughLinesP_Core_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "HoughLinesP_Core_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name HoughLinesP_Core_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "HoughLinesP_Core_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name HoughLinesP_Core_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "HoughLinesP_Core_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name HoughLinesP_Core_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "HoughLinesP_Core_ap_sitofp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name HoughLinesP_Core_ap_sitofp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "HoughLinesP_Core_ap_uitofp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name HoughLinesP_Core_ap_uitofp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_ctrl src_axis dst_axis",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dst_axis": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst_axis",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "16",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "2",
        "TLAST": "1",
        "TSTRB": "2",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_ctrl": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_ctrl",
      "param_prefix": "C_S_AXI_CTRL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "thresh",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of thresh",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "thresh",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of thresh"
            }]
        },
        {
          "offset": "0x28",
          "name": "lineGap",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of lineGap",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "lineGap",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of lineGap"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "src_axis": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_axis",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "src_axis_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_axis_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_axis_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "dst_axis_TKEEP": {
      "dir": "out",
      "width": "2"
    },
    "dst_axis_TSTRB": {
      "dir": "out",
      "width": "2"
    },
    "dst_axis_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_axis_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "rows": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "cols": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "thresh": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "lineGap": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "0"
    },
    "src_axis_V_data_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_keep_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_strb_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_user_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_last_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_id_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_dest_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "dst_axis_V_data_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_keep_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_strb_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_user_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_last_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_id_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_dest_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "HoughLinesP_Core",
      "Instances": [
        {
          "ModuleName": "HoughLinesProbabilis",
          "InstanceName": "HoughLinesProbabilis_U0",
          "Instances": [
            {
              "ModuleName": "log_generic_float_s",
              "InstanceName": "grp_log_generic_float_s_fu_1213"
            },
            {
              "ModuleName": "sin_or_cos_float_s",
              "InstanceName": "grp_sin_or_cos_float_s_fu_1228"
            },
            {
              "ModuleName": "sin_or_cos_float_s",
              "InstanceName": "grp_sin_or_cos_float_s_fu_1243"
            },
            {
              "ModuleName": "sqrt_fixed_32_32_s",
              "InstanceName": "grp_sqrt_fixed_32_32_s_fu_1258"
            }
          ]
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "Mat2Array2D",
          "InstanceName": "Mat2Array2D_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Array2D2Mat",
          "InstanceName": "Array2D2Mat_U0"
        },
        {
          "ModuleName": "Block_Mat_exit8_proc",
          "InstanceName": "Block_Mat_exit8_proc_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit8_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.260"
        },
        "Area": {
          "FF": "2",
          "LUT": "65",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "78483",
          "PipelineIIMin": "3",
          "PipelineIIMax": "78483",
          "PipelineII": "3 ~ 78483",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "78480",
            "Latency": "0 ~ 78480",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "327",
            "PipelineDepth": "7 ~ 327",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "321",
                "Latency": "1 ~ 321",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "1",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "FF": "249",
          "LUT": "529",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2Array2D": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "77521",
          "PipelineIIMin": "1",
          "PipelineIIMax": "77521",
          "PipelineII": "1 ~ 77521",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "77520",
            "Latency": "0 ~ 77520",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "323",
            "PipelineDepth": "3 ~ 323",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "320",
                "Latency": "0 ~ 320",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "195",
          "LUT": "286",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "sin_or_cos_float_s": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.370"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "21",
          "FF": "1460",
          "LUT": "2631"
        }
      },
      "log_generic_float_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "1",
          "PipelineDepth": "9",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.690"
        },
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "20",
          "FF": "1451",
          "LUT": "2679"
        }
      },
      "sqrt_fixed_32_32_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.575"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "314",
          "LUT": "1416",
          "DSP48E": "0"
        }
      },
      "HoughLinesProbabilis": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.690"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "412",
            "Latency": "0 ~ 412",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "103",
            "PipelineDepth": "3 ~ 103",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "100",
                "Latency": "0 ~ 100",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "180",
            "Latency": "202320",
            "PipelineII": "",
            "PipelineDepth": "1124",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "1121",
                "Latency": "1121",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "180",
            "Latency": "192",
            "PipelineII": "1",
            "PipelineDepth": "14"
          },
          {
            "Name": "Loop 4",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "77520",
            "Latency": "0 ~ 77520",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "323",
            "PipelineDepth": "3 ~ 323",
            "Loops": [{
                "Name": "Loop 4.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "320",
                "Latency": "0 ~ 320",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 5",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "Loop 5.1",
                "TripCount": "180",
                "Latency": "188",
                "PipelineII": "1",
                "PipelineDepth": "10"
              },
              {
                "Name": "Loop 5.2",
                "TripCount": "2",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 5.2.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "2",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "Loop 5.3",
                "TripCount": "2",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 5.3.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepthMin": "3",
                    "PipelineDepthMax": "192",
                    "PipelineDepth": "3 ~ 192",
                    "Loops": [{
                        "Name": "Loop 5.3.1.1",
                        "TripCount": "180",
                        "Latency": "188",
                        "PipelineII": "1",
                        "PipelineDepth": "10"
                      }]
                  }]
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "1041",
          "DSP48E": "77",
          "FF": "11633",
          "LUT": "22593"
        }
      },
      "Array2D2Mat": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "413",
          "PipelineIIMin": "1",
          "PipelineIIMax": "413",
          "PipelineII": "1 ~ 413",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "412",
            "Latency": "0 ~ 412",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "103",
            "PipelineDepth": "3 ~ 103",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "100",
                "Latency": "0 ~ 100",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "54",
          "LUT": "223",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "417",
          "PipelineIIMin": "1",
          "PipelineIIMax": "417",
          "PipelineII": "1 ~ 417",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.838"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "416",
            "Latency": "0 ~ 416",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "104",
            "PipelineDepth": "3 ~ 104",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "101",
                "Latency": "0 ~ 101",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "265",
          "LUT": "469",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "HoughLinesP_Core": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.690"
        },
        "Area": {
          "BRAM_18K": "1106",
          "DSP48E": "77",
          "FF": "12672",
          "LUT": "25037"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-12-04 08:52:32 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
