Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Sep  7 16:26:24 2018
| Host         : guan-X450LN running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file zedboard_base_wrapper_control_sets_placed.rpt
| Design       : zedboard_base_wrapper
| Device       : xczu9eg
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   279 |
| Unused register locations in slices containing registers |   244 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |           28 |
|      6 |           29 |
|      8 |           11 |
|     10 |            1 |
|     12 |           21 |
|     14 |            3 |
|    16+ |          181 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             504 |           88 |
| No           | No                    | Yes                    |             168 |           23 |
| No           | Yes                   | No                     |             660 |          141 |
| Yes          | No                    | No                     |            6342 |          419 |
| Yes          | No                    | Yes                    |             240 |           24 |
| Yes          | Yes                   | No                     |            4830 |          399 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                       Enable Signal                                                                                                                                      |                                                                                                            Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              2 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              2 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                            | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0                                |                1 |              2 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              2 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                        |                1 |              2 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/int_ier9_out                                                                                                                                                                                                              | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/usedw[1]_i_1_n_4                                                                                                                                                                                      | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                 |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp/pout[-1]_i_1_n_4                                                                                                                                                                                       | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                         | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                0 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                        |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                                                                                   | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/align_len_reg[3][0]                                                                                                                                  |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/pout[-1]_i_1__0_n_4                                                                                                                                                                                     | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/usedw[1]_i_1__0_n_4                                                                                                                                                                                    | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                2 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/wreq_throttl/sel                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                         | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                        |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                           | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                        |                0 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                      | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                             |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0[0]                                                                                                                            |                1 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              4 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                     | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                     | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                               | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                     | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                            |                                                                                                                                                                                                                                        |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                             | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                0 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                               | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_4                                                                                                                                                                                     | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__1_n_4                                                                                                                                                                                      | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0[0]                                                                                                                            |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_4                                                                                                                                                                         | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                                                    | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_4                                                                                                                                                                             | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/hls_check_ap_vld                                                                                                                                                                                                          | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              6 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                0 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                1 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                      | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                1 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                2 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                        |                1 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                         |                                                                                                                                                                                                                                        |                1 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              8 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                0 |             10 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                            | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                              | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                        |                3 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                              |                                                                                                                                                                                                                                        |                0 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                        |                3 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/waddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |                1 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                        |                2 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                        |                0 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                            | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                              | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                           |                1 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                              |                                                                                                                                                                                                                                        |                1 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | zedboard_base_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[0][0]                                                                                                                                                                                        | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                2 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                        |                5 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                        |                0 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                2 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[0][0]                                                                                                                                                                                        | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                2 |             12 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                3 |             14 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[6][0]                                                                                                                 |                2 |             14 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                                                                                                                                                                                  | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[6]_i_1_n_4                                                                                                                         |                1 |             14 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                        |                1 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                1 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                    | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                       |                1 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                    | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                             | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                2 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                1 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                        |                1 |             16 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                        |                1 |             18 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                        |                1 |             18 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/p_26_in                                                                                                                                                                                                          | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_4                                                                                                                                      |                1 |             18 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                2 |             18 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                    | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[11][0]                                                                                                                              |                0 |             18 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                        |                1 |             18 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                        |                2 |             18 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             20 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             22 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             22 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                | zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                | zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                     | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             24 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                0 |             26 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             26 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state23                                                                                                                                                                                                                                    | zedboard_base_i/ddr_hls_test_0/inst/ap_NS_fsm114_out                                                                                                                                                                                   |                2 |             28 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |               11 |             28 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/i_1_reg_198_reg[0][0]                                                                                                                                                                          | zedboard_base_i/ddr_hls_test_0/inst/i_1_reg_1980                                                                                                                                                                                       |                2 |             28 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                        |                2 |             28 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             30 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |             30 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                0 |             32 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                        |                1 |             32 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                        |                1 |             32 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                0 |             32 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                             | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                0 |             32 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                             | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                0 |             32 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |               11 |             34 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                        |                4 |             36 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                        |                3 |             36 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                        |                6 |             36 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                        |                8 |             36 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                    | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             40 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                                                     | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             40 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                        |                3 |             56 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                        |                7 |             56 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                        |                3 |             56 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |                4 |             56 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                        |                7 |             56 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                        |                1 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                        |                4 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                3 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                        |                0 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                3 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                5 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                7 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                0 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                 | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                6 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                        |                4 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                0 |             58 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                    | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             60 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |                3 |             60 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                             | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                5 |             60 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                        |                3 |             60 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ap_NS_fsm111_out                                                                                                                                                                                                                                     | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/j_reg_187_reg[0][0]                                                                                                                                                     |                2 |             62 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/start_addr_reg[3][0]                                                                                                                                                                                    | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             62 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                                    | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             62 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                                                                                                                                                                                  | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             62 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/p_26_in                                                                                                                                                                                                          | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             62 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             62 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/int_num[31]_i_1_n_4                                                                                                                                                                                                       | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               18 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                1 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                9 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                6 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                2 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/ar_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |                2 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               21 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/int_saMaster[31]_i_1_n_4                                                                                                                                                                                                  | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                2 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/int_start_signal_i[31]_i_1_n_4                                                                                                                                                                                            | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                0 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/run_cnt_reg_391_reg[0][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                        |                2 |             64 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |             66 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                        |                0 |             66 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                        |                5 |             66 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                        |                0 |             66 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                        |                0 |             66 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |                5 |             66 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |                6 |             66 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                        |                5 |             66 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                        |                2 |             68 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                        |                5 |             68 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                        |                4 |             68 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                        |                7 |             68 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                        |                5 |             68 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                        |                3 |             68 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                        |                0 |             70 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                        |                6 |             70 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                  | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |             70 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                        |                7 |             70 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                        |                0 |             70 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                        |                7 |             70 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             74 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             74 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             74 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             74 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                        |                6 |             86 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                        |               11 |             86 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                        |                0 |             86 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                        |                0 |             86 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                        |                8 |             86 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                        |                0 |             86 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                        |                0 |             86 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                        |                7 |             86 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |               12 |             94 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |               12 |             94 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                        |                3 |             96 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                        |                3 |             96 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                3 |             96 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                3 |             96 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                        |                0 |            102 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                        |                0 |            102 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |                7 |            102 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |                7 |            102 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                8 |            114 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                8 |            120 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |                4 |            122 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |                7 |            124 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                               | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               10 |            126 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |            126 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                        |                9 |            128 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                            | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                          |                0 |            132 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                        |               25 |            134 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                        |               25 |            134 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                        |               23 |            134 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |               25 |            134 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                        |               23 |            134 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |            144 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                        |               12 |            144 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                        |                4 |            144 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                        |                0 |            146 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |               10 |            146 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                        |                5 |            160 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                        |                5 |            160 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |            178 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               11 |            178 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |            178 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               14 |            178 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          | zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               62 |            258 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |               19 |            262 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                        |                0 |            262 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               12 |            278 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |               19 |            290 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                        |                0 |            290 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               13 |            302 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                        |               10 |            320 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                        |               11 |            352 |
|  zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                        |               90 |            508 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


