       'Register Name,Address,Access,Size,Data,Bit-7,Bit-6,Bit-5,Bit-4,Bit-3,Bit-2,Bit-1,Bit-0,Bit-7 Description,Bit-6 Description,Bit-5 Description,Bit-4 Description,Bit-3 Description,Bit-2 Description,Bit-1 Description,
        INT_STATUS,0x00,R,0x08,0x00,SRC_DRDY,SRC_OVF,SRC_BUF,SRC_SDCDOT,SRC_SDCDWT,SRC_ORIENT,SRC_ASLP,SRC_BOOT,"SRC_DRDY: 0 – new set of XYZ acceleration and temperature data is not available, 1 – new set of XYZ acceleration and temperature data is available","SRC_OVF: 0 – No overflow condition detected, 1 – Overflow condition detected","SRC_BUF: 0 – No output buffer event status flags are active, 1 – One or more buffer event status flags are active","SRC_SDCD_OT: 0 –  No SDCD outside of thresholds event has been detected, 1 –  An SDCD outside of thresholds event has been detected","SRC_SDCD_WT: 0 –  No SDCD within thresholds event has been detected, 1 – An SDCD within thresholds event has been detected","SRC_ORIENT: 0 – No orientation change event has occurred, 1 – An orientation change event has occurred","SRC_ASLP: 0 – A WAKE-to-SLEEP or SLEEP-to-WAKE system operating mode transition has not occurred, 1 – A WAKE-to-SLEEP or SLEEP-to-WAKE system operating mode transition has occurred","SRC_BOOT: 0 – Boot sequence in process/not complete, 1 – Boot sequence completed"
        TEMP_OUT,0x01,R,0x08,0x00,TEMP_OUT[7],TEMP_OUT[6],TEMP_OUT[5],TEMP_OUT[4],TEMP_OUT[3],TEMP_OUT[2],TEMP_OUT[1],TEMP_OUT[0],"TEMP_OUT[7:0]:8-bit 2's complement temperature value (value + 25)DegC"
        VECM_LSB,0x02,R,0x08,0x00,VECM[7],VECM[6],VECM[5],VECM[4],VECM[3],VECM[2],VECM[1],VECM[0],"VECM[7:0]:LSB of the 12-bit unsigned acceleration vector modulus result"
        VECM_MSB,0x03,R,0x08,0x00,-,-,-,-,VECM[11],VECM[10],VECM[9],VECM[8],"VECM[11:8]:MSB of the 12-bit unsigned acceleration vector modulus result"
        OUT_X_LSB,0x04,R,0x08,0x00,OUT_X[7],OUT_X[6],OUT_X[5],OUT_X[4],OUT_X[3],OUT_X[2],OUT_X[1],OUT_X[0],"OUT_X[7:0]:LSB of the 12-bit X-axis output acceleration data in 2s complement"
        OUT_X_MSB,0x05,R,0x08,0x00,-,-,-,-,OUT_X[11],OUT_X[10],OUT_X[9],OUT_X[8],"OUT_X[11:8]:MSB of the 12-bit X-axis output acceleration data in 2s complement"
        OUT_Y_LSB,0x06,R,0x08,0x00,OUT_Y[7],OUT_Y[6],OUT_Y[5],OUT_Y[4],OUT_Y[3],OUT_Y[2],OUT_Y[1],OUT_Y[0],"OUT_Y[7:0]:LSB of the 12-bit Y-axis output acceleration data in 2s complement"
        OUT_Y_MSB,0x07,R,0x08,0x00,-,-,-,-,OUT_Y[11],OUT_Y[10],OUT_Y[9],OUT_Y[8],"OUT_Y[11:8]:MSB of the 12-bit Y-axis output acceleration data in 2s complement"
        OUT_Z_LSB,0x08,R,0x08,0x00,OUT_Z[7],OUT_Z[6],OUT_Z[5],OUT_Z[4],OUT_Z[3],OUT_Z[2],OUT_Z[1],OUT_Z[0],"OUT_Z[7:0]:LSB of the 12-bit Z-axis output acceleration data in 2s complement"
        OUT_Z_MSB,0x09,R,0x08,0x00,-,-,-,-,OUT_Z[11],OUT_Z[10],OUT_Z[9],OUT_Z[8],"OUT_Z[11:8]:MSB of the 12-bit Z-axis output acceleration data in 2s complement"
        RESERVED,0x0A,R,0x08,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-
        BUF_STATUS,0x0B,R,0x08,0x00,BUF_WMRK,BUF_OVF,BUF_CNT[5],BUF_CNT[4],BUF_CNT[3],BUF_CNT[2],BUF_CNT[1],BUF_CNT[0],"BUF_WMRK: 0 – The buffer watermark level not exceeded, 1 – The buffer watermark level exceeded","BUF_OVF: 0 – Buffer overflow event has not occurred, 1 – Buffer overflow event has occurred", BUF_CNT[5:0]: Count of the number of acceleration data triplets (samples) currently stored,
        BUF_X_LSB,0x0C,R,0x08,0x00,BUF_X[7],BUF_X[6],BUF_X[5],BUF_X[4],BUF_X[3],BUF_X[2],BUF_X[1],BUF_X[0],"BUF_X[7:0]:LSB of the 12-bit buffer Head or Tail output acceleration sample data in 2s complement"
        BUF_X_MSB,0x0D,R,0x08,0x00,-,-,-,-,BUF_X[11],BUF_X[10],BUF_X[9],BUF_X[8],"BUF_X[11:8]:MSB of the 12-bit buffer Head or Tail output acceleration sample data in 2s complement"
        BUF_Y_LSB,0x0E,R,0x08,0x00,BUF_Y[7],BUF_Y[6],BUF_Y[5],BUF_Y[4],BUF_Y[3],BUF_Y[2],BUF_Y[1],BUF_Y[0],"BUF_Y[7:0]:LSB of the 12-bit buffer Head or Tail output acceleration sample data in 2s complement"
        BUF_Y_MSB,0x0F,R,0x08,0x00,-,-,-,-,BUF_Y[11],BUF_Y[10],BUF_Y[9],BUF_Y[8],"BUF_Y[11:8]:MSB of the 12-bit buffer Head or Tail output acceleration sample data in 2s complement"
        BUF_Z_LSB,0x10,R,0x08,0x00,BUF_Z[7],BUF_Z[6],BUF_Z[5],BUF_Z[4],BUF_Z[3],BUF_Z[2],BUF_Z[1],BUF_Z[0],"BUF_Z[7:0]:LSB of the 12-bit buffer Head or Tail output acceleration sample data in 2s complement"
        BUF_Z_MSB,0x11,R,0x08,0x00,-,-,-,-,BUF_Z[11],BUF_Z[10],BUF_Z[9],BUF_Z[8],"BUF_Z[11:8]:MSB of the 12-bit buffer Head or Tail output acceleration sample data in 2s complement"
        PROD_REV,0x12,R,0x08,0x00,REV_MAJ[3],REV_MAJ[2],REV_MAJ[1],REV_MAJ[0],REV_MIN[3],REV_MIN[2],REV_MIN[1],REV_MIN[0],"REV_MAJ[3:0]:Major product revision value","REV_MIN[3:0]:Min product revision value"
        WHO_AM_I,0x13,R,0x08,0x00,WHOAMI[7],WHOAMI[6],WHOAMI[5],WHOAMI[4],WHOAMI[3],WHOAMI[2],WHOAMI[1],WHOAMI[0],"WHOAMI[7:0]:NXP unique sensor product identifier"
        SYS_MODE,0x14,R,0x08,0x00,GATE_ERR,GATE_CNT[4],GATE_CNT[3],GATE_CNT[2],GATE_CNT[1],GATE_CNT[0],SYS_MODE[1],SYS_MODE[0],"GATE_ERR: 0 - A buffer gate error has not been detected, 1 - A buffer gate error was detected","GATE_CNT[4:0]: number of OOR periods that have elapsed since the BUF _GATE_ERR flag was asserted","SYS_MODE[1:0]: 00 - Standby mode, 01 - WAKE mode, 10 - SLEEP mode, 11 - EXT_TRIG mode"
        SENS_CONFIG1,0x15,R/W,0x08,0x00,RST,ST_AXIS_SEL[1],ST_AXIS_SEL[0],ST_POL,SPI_M,FSR[1],FSR[0],ACTIVE,"RST: 0 – No device reset pending, 1 – Device reset pending.","ST_AXIS_SEL[1:0]: Self-test axis selection, 00 – Self-test function is disabled, 01 – Self-test function is enabled for X-axis, 10 - Self-test function is enabled for Y-axis, 11 - Self-test function is enabled for Z-axis","ST_POL: 0 – Proof mass displacement for the selected axis is in the positive direction, 1 – Proof mass displacement for the selected axis is in the negative direction.","SPI_M: 0 – 4-wire interface mode is selected, 1 – 3-wire interface mode is selected.","FSR[1:0]: 00 – ±2g, 01 – ±4g, 10 – ±8g, 11 – ±16g.","ACTIVE: Standby/Active mode selection"
        SENS_CONFIG2,0x16,R/W,0x08,0x00,WAKE_PM[1],WAKE_PM[0],SLEEP_PM[1],SLEEP_PM[0],LE_BE,-,AINC_TEMP,F_READ,"WAKE_PM[1:0]: 00 – Low Power mode, 01 – High Performance mode, 1x – Flex Performance mode.","SLEEP_PM[1:0]: 00 – Low Power mode, 01 – High Performance mode, 1x – Flex Performance mode.","LE_BE: 0 - Little Endian, 1 - Big Endian",UNUSED,"AINC_TEMP: 0 – TEMP_OUT register content is not included in auto-increment address range,1 – TEMP_OUT register content is included in auto-increment address range.","F_READ: 0 – Normal read mode, 1 – Fast read mode."
        SENS_CONFIG3,0x17,R/W,0x08,0x00,WAKE_ODR[3],WAKE_ODR[2],WAKE_ODR[1],WAKE_ODR[0],SLEEP_ODR[3],SLEEP_ODR[2],SLEEP_ODR[1],SLEEP_ODR[0],"WAKE_ODR[3:0]:Wake mode ODR","SLEEP_ODR[3:0]:Sleep mode ODR"
        SENS_CONFIG4,0x18,R/W,0x08,0x00,EXT_TRIG,SDCD_WT,SDCD_OT,ORIENT,DRDY_PUL,INT2_FUNC,INT_PP_OD,INT_POL,"EXT_TRIG_M:External trigger function acquisition mode","WAKE_SDCD_WT: 0 - SDCD within thresholds event is not used to prevent entry into an exit from SLEEP mode, 1 - SDCD within thresholds event is used to prevent entry into an exit from SLEEP mode","WAKE_SDCD_OT: 0 - SDCD outside thresholds event is not used to prevent entry into an exit from SLEEP mode, 1 - SDCD outside thresholds event is used to prevent entry into an exit from SLEEP mode","WAKE_ORIENT: 0 - Orientation change condition is not used to prevent entry into an exit from SLEEP mode, 1 - Orientation change condition is used to prevent entry into an exit from SLEEP mode","DRDY_PUL:Pulse generation option for DRDY event","INT2_FUNC: 0 - INT2/EXT_TRIG pin is configured for the INT2 output function, 1 - INT2/EXT_TRIG pin is configured as EXT_TRIG input function","INT_PP_OD: 0 - INT output pin driver is push-pull type, 1 - INT output pin driver is open-drain/open-source type","INT_POL: 0 - Active low INT polarity, 1 - Active high INT polarity"
        SENS_CONFIG5,0x19,R/W,0x08,0x00,-,-,-,VECM_EN,X_DIS,Y_DIS,Z_DIS,HIB_EN,UNUSED,UNUSED,UNUSED,"VECM_EN: Vector Magnitude calculation enable","X_DIS: X-axis auto-increment disable","X_DIS: Z-axis auto-increment disable","Z_DIS: Z-axis auto-increment disable","HIBERNATE_EN: Hibernate mode enable"
        WAKE_IDLE_LSB,0x1A,R/W,0x08,0x00,WAKE_IDLE[7],WAKE_IDLE[6],WAKE_IDLE[5],WAKE_IDLE[4],WAKE_IDLE[3],WAKE_IDLE[2],WAKE_IDLE[1],WAKE_IDLE[0],"WAKE_IDLE[7:0]:LSB of the 12-bit WAKE mode idletime"
        WAKE_IDLE_MSB,0x1B,R/W,0x08,0x00,-,-,-,-,WAKE_IDLE[11],WAKE_IDLE[10],WAKE_IDLE[9],WAKE_IDLE[8],"WAKE_IDLE[11:8]:MSB of the 12-bit WAKE mode idletime"
        SLEEP_IDLE_LSB,0x1C,R/W,0x08,0x00,SLEEP_IDLE[7],SLEEP_IDLE[6],SLEEP_IDLE[5],SLEEP_IDLE[4],SLEEP_IDLE[3],SLEEP_IDLE[2],SLEEP_IDLE[1],SLEEP_IDLE[0],"SLEEP_IDLE[7:0]:LSB of the 12-bit SLEEP mode idletime"
        SLEEP_IDLE_MSB,0x1D,R/W,0x08,0x00,-,-,-,-,SLEEP_IDLE[11],SLEEP_IDLE[10],SLEEP_IDLE[9],SLEEP_IDLE[8],"SLEEP_IDLE[11:8]:MSB of the 12-bit SLEEP mode idletime"
        ASLP_COUNT_LSB,0x1E,R/W,0x08,0x00,ASLP_CNT[7],ASLP_CNT[6],ASLP_CNT[5],ASLP_CNT[4],ASLP_CNT[3],ASLP_CNT[2],ASLP_CNT[1],ASLP_CNT[0],"ASLP_CNT[7:0]:LSB of the 12-bit unsigned count value used for inactivity detection"
        ASLP_COUNT_MSB,0x1F,R/W,0x08,0x00,-,-,-,-,ASLP_CNT[11],ASLP_CNT[10],ASLP_CNT[9],ASLP_CNT[8],"ASLP_CNT[11:8]:MSB of the 12-bit unsigned count value used for inactivity detection"
        INT_PIN_EN,0x20,R/W,0x08,0x00,DRDY_EN,BUF_EN,SDCD_OT_EN,SDCD_WT_EN,ORIENT_EN,ASLP_EN,BOOT_DIS,WAKE_OUT_EN,"DRDY_EN: 0 – Interrupt is disabled, 1 – Interrupt is enabled and signaled on either the INT1 or INT2 output","BUF_EN: 0 – Interrupt is disabled, 1 – Interrupt is enabled and signaled on either the INT1 or INT2 output","SDCD_OT_EN: 0 – Interrupt is disabled, 1 – Interrupt is enabled and signaled on either the INT1 or INT2 output","SDCD_WT_EN: 0 – Interrupt is disabled, 1 – Interrupt is enabled and signaled on either the INT1 or INT2 output","ORIENT_EN: 0 – Interrupt is disabled, 1 – Interrupt is enabled and signaled on either the INT1 or INT2 output","ASLP_EN: 0 – Interrupt is disabled, 1 – Interrupt is enabled and signaled on either the INT1 or INT2 output pins","BOOT_DIS: 0 – Boot interrupt is enabled and routed to either the INT1 or INT2 output pin, 1 – Interrupt is disabled and not routed to the INT output pins","WAKE_OUT_EN: 0 – The device does not signal the WAKE operating mode on the INT output pin, 1 – The device signals that it is currently in WAKE mode via the INT1 or INT2 pin",
        INT_PIN_SEL,0x21,R/W,0x08,0x00,DRDY_INT2,BUF_INT2,SDCD_OT_INT2,SDCD_WT_INT2,ORIENT_INT2,ASLP_INT2,BOOT_DIS,WAKE_OUT_INT2,"DRDY_INT2: 0 - Interrupt signal is routed to INT1 pin if it is enabled, 1 - Interrupt signal is routed to INT2 pin if it is enabled.","BUF_INT2: 0 - Interrupt signal is routed to INT1 pin if it is enabled, 1 - Interrupt signal is routed to INT2 pin if it is enabled.","SDCD_OT_INT2: 0 - Interrupt signal is routed to INT1 pin if it is enabled, 1 - Interrupt signal is routed to INT2 pin if it is enabled.","SDCD_WT_INT2: 0 - Interrupt signal is routed to INT1 pin if it is enabled, 1 - Interrupt signal is routed to INT2 pin if it is enabled.","ORIENT_INT2: 0 - Interrupt signal is routed to INT1 pin if it is enabled, 1 - Interrupt signal is routed to INT2 pin if it is enabled.","ASLP_INT2: 0 - Interrupt signal is routed to INT1 pin if it is enabled, 1 - Interrupt signal is routed to INT2 pin if it is enabled. pins","BOOT_DIS: 0 - Interrupt signal is routed to INT1 pin if it is enabled, 1 - Interrupt signal is routed to INT2 pin if it is enabled.","WAKE_OUT_INT2: 0 - Interrupt signal is routed to INT1 pin if it is enabled, 1 - Interrupt signal is routed to INT2 pin if it is enabled."
        OFF_X,0x22,R/W,0x08,0x00,OFF_X[7],OFF_X[6],OFF_X[5],OFF_X[4],OFF_X[3],OFF_X[2],OFF_X[1],OFF_X[0],"OFF_X[7:0]:Offset to realign the zero-g position of the X-axis."
        OFF_Y,0x23,R/W,0x08,0x00,OFF_Y[7],OFF_Y[6],OFF_Y[5],OFF_Y[4],OFF_Y[3],OFF_Y[2],OFF_Y[1],OFF_Y[0],"OFF_Y[7:0]:Offset to realign the zero-g position of the Y-axis."
        OFF_Z,0x24,R/W,0x08,0x00,OFF_Z[7],OFF_Z[6],OFF_Z[5],OFF_Z[4],OFF_Z[3],OFF_Z[2],OFF_Z[1],OFF_Z[0],"OFF_Z[7:0]:Offset to realign the zero-g position of the Z-axis."
        BUF_CONFIG1,0x26,R/W,0x08,0x00,BUF_TYPE,BUF_MODE[1],BUF_MODE[0],BUF_GATE,TRIG_SDCD_WT,TRIG_SDCD_OT,-,TRIG_ORIENT,"BUF_TYPE: 0 - First In First Out (FIFO), 1 - First In Last Out (LIFO)","BUF_MODE[1:0]: Buffer data collection mode 00 - Buffer is disabled, 01 - Stream Mode, 10 - Stop Mode, 11 - Trigger mode","BUF_GATE: 0 - The Output data buffer input gate is disabled, 1 - The Output data buffer input gate is enabled","TRIG_SDCD_WT: 0 - Trigger source is disabled, 1 - Trigger source is enabled","TRIG_SDCD_OT: 0 - Trigger source is disabled, 1 - Trigger source is enabled",UNUSED,"TRIG_ORIENT: 0 - Trigger source is disabled, 1 - Trigger source is enabled"
		BUF_CONFIG2,0x27,R/W,0x08,0x00,BUF_FLUSH,WAKE_SRC_BUF,BUF_WMRK[5],BUF_WMRK[4],BUF_WMRK[3],BUF_WMRK[2],BUF_WMRK[1],BUF_WMRK[0],"BUF_FLUSH: 0 - No pending buffer flush operation, or buffer flush completed, 1 - Buffer flush enable","WAKE_SRC_BUF: 0 - Buffer WAKE-to-SLEEP transition event disabled, 1 - Buffer WAKE-to-SLEEP transition event enabled","BUF_WMRK[5:0]: Buffer sample count watermark"
		ORIENT_STATUS,0x28,R/W,0x08,0x00,NEW_ORIENT,LO,-,-,-,LAPO[1],LAPO[0],BAFRO,"NEW_ORIENT: 0 - No change in orientation detected, 1 - BAFRO and/or LAPO and/or Z-tilt lockout value has changed","LO: 0 - Lockout condition has not been detected, 1 - Lockout condition has been detected",UNUSED,UNUSED,UNUSED,"LAPO[1:0]: 00 - Portrait up, 01 - Portrait down, 10 - Portrait right, 11: Portrait left","BAFRO: 0 - Front: The device is in the front-facing orientation, 1 - Back: The device is in the back-facing orientation"
		ORIENT_CONFIG,0x29,R/W,0x08,0x00,ORIENT_DBCNT,ORIENT_EN,-,-,-,-,-,-,"ORIENT_DBCNT: Orientation debounce counter mode selection","ORIENT_ENABLE: 0 - Orientation detection function is disabled, 1 - Orientation detection function is enabled",,,,,,,
        ORIENT_DBCOUNT,0x2A,R/W,0x08,0x00,OR_DBCNT[7],OR_DBCNT[6],OR_DBCNT[5],OR_DBCNT[4],OR_DBCNT[3],OR_DBCNT[2],OR_DBCNT[1],OR_DBCNT[0],"ORIENT_DBCNT[7:0]:Debounce count used for validating anorientation state change."
        ORIENT_BF_ZCOMP,0x2B,R/W,0x08,0x00,OR_BKFR[1],OR_BKFR[0],-,-,-,OR_ZLOCK[2],OR_ZLOCK[1],OR_ZLOCK[0],"ORIENT_BKFR[1:0]: Back-up/Front-up trip angle threshold, default: 01",UNUSED,UNUSED,UNUSED,"ORIENT_ZLOCK[2:0]: Z-lockout angle threshold"
        ORIENT_THS,0x2C,R/W,0x08,0x00,OR_THS[4],OR_THS[3],OR_THS[2],OR_THS[1],OR_THS[0],OR_HYS[2],OR_HYS[1],OR_HYS[0],"ORIENT_THS[4:0]: Orientation change trip thresholds","ORIENT_HYS[2:0]: Orientation hysteris trip angle"
        SDCD_INT_SRC1,0x2D,R,0x08,0x00,OT_EA,-,X_OT_EF,X_OT_POL,Y_OT_EF,Y_OT_POL,Z_OT_EF,Z_OT_POL,"OT_EA: 0 – SDCD outside-of-thresholds event flag has not been asserted, 1 – SDCD outside-of-thresholds event flag has been asserted for one or more axes",UNUSED,"X_OT_EF: 0 – X-axis data or delta is < SDCD_UTHS value and > SDCD_LTHS value, 1 – X-axis data or delta is either ≥ SDCD_UTHS value or ≤ SDCD_LTHS value","X_OT_POL: 0 - X-axis data or delta was ≤ lower threshold value, 1 - X-axis data or delta was ≥ upper threshold value","Y_OT_EF: 0 – Y-axis data or delta is < SDCD_UTHS value and > SDCD_LTHS value, 1 – Y-axis data or delta is either ≥ SDCD_UTHS value or ≤ SDCD_LTHS value","Y_OT_POL: 0 - Y-axis data or delta was ≤ lower threshold value, 1 - Y-axis data or delta was ≥ upper threshold value","Z_OT_EF: 0 – Z-axis data or delta is < SDCD_UTHS value and > SDCD_LTHS value, 1 – Z-axis data or delta is either ≥ SDCD_UTHS value or ≤ SDCD_LTHS value","Z_OT_POL: 0 - Z-axis data or delta was ≤ lower threshold value, 1 - Z-axis data or delta was ≥ upper threshold value"
        SDCD_INT_SRC2,0x2E,R,0x08,0x00,WT_EA,-,X_WT_EF,-,Y_WT_EF,-,Z_WT_EF,-,"WT_EA: 0 – SDCD within-thresholds event flag has not been asserted, 1 – SDCD within-thresholds event flag has been asserted for one or more axes",UNUSED,"X_WT_EF: 0 – X-axis data or delta is ≥ SDCD_UTHS value or ≤ SDCD_LTHS value, 1 – X-axis data or delta is < SDCD_UTHS and > SDCD_LTHS value",UNUSED,"Y_WT_EF: 0 – Y-axis data or delta is ≥ SDCD_UTHS value or ≤ SDCD_LTHS value, 1 – Y-axis data or delta is < SDCD_UTHS and > SDCD_LTHS value",UNUSED,,"Z_WT_EF: 0 – Z-axis data or delta is ≥ SDCD_UTHS value or ≤ SDCD_LTHS value, 1 – Z-axis data or delta is < SDCD_UTHS and > SDCD_LTHS value",UNUSED,
        SDCD_CONFIG1,0x2F,R/W,0x08,0x00,OT_ELE,WT_ELE,X_OT_EN,Y_OT_EN,Z_OT_EN,X_WT_EN,Y_WT_EN,Z_WT_EN,"OT_ELE: 0 - Outside of thresholds event flag latching is disabled, 1 - Outside of thresholds event flag latching is enabled","WT_ELE: 0 - Within thresholds event flag latching is disabled, 1 - Within thresholds event flag latching is enabled","X_OT_EN: 0 - X-axis data or delta is not used in the outside of thresholds condition evaluation, 1 - X-axis data or delta is used in the outside of thresholds condition evaluation","Y_OT_EN: 0 - Y-axis data or delta is not used in the outside of thresholds condition evaluation, 1 - Y-axis data or delta is used in the outside of thresholds condition evaluation","Z_OT_EN: 0 - Z-axis data or delta is not used in the outside of thresholds condition evaluation, 1 - Z-axis data or delta is used in the outside of thresholds condition evaluation","X_WT_EN: 0 - X-axis data or delta is not used in the within thresholds condition evaluation, 1 - X-axis data or delta is used in the within thresholds condition evaluation","Y_WT_EN: 0 - Y-axis data or delta is not used in the within thresholds condition evaluation, 1 - Y-axis data or delta is used in the within thresholds condition evaluation","Z_WT_EN: 0 - Z-axis data or delta is not used in the within thresholds condition evaluation, 1 - Z-axis data or delta is used in the within thresholds condition evaluation",
        SDCD_CONFIG2,0x30,R/W,0x08,0x00,SDCD_EN,REF_UPDM[1],REF_UPDM[0],OT_DBCTM,WT_DBCTM,WT_LOG_SEL,MODE,REF_UPD,"SDCD_EN: 0 - SDCD function is disabled, 1 - SDCD function is enabled","REF_UPDM[1:0]: 00 - The function stores the first 12-bit X/Y/Z decimated and trimmed input data (OUT_X/Y/Z[n=0]) asthe internal REF_X/Y/Z values after the function is enabled (SDCD_EN is set to 1). The REF_X/Y/Zvalues are updated with the current 12-bit X/Y/Z decimated input data (OUT_X/Y/Z[n]) at the time theSDCD_OT_EA flag transitions from False to True.01 - The function stores the first decimated and trimmed X/Y/Z acceleration input data (OUT_X/Y/Z[n=0]) as the internal REF_X/Y/Z values when the SDCD function is enabled; the REF_X/Y/Z valuesare then held constant and never updated until the SDCD function is disabled and subsequentlyreenabled, or asynchronously when the REF_UPD bit is set by the host.10 - The function updates the SDCD_REF_X/Y/Z values with the current decimated and trimmed X/Y/Z acceleration input data after the function evaluation. This allows for acceleration slope detectionwith Data(n) to Data(n–1) always used as the input to the window comparator.11 - The function uses a fixed value of 0 for each of the SDCD_REF_X/Y/Z registers, making the function operate in absolute comparison mode.","OT_DBCTM: SDCD outside-of-threshold event debounce counter behavior","WT_DBCTM: SDCD within-threshold event debounce counter behavior","WT_LOG_SEL: 0 - Function uses the logical AND of the enabled axes, 1 - Function uses the logical OR of the enabled axes","MODE: 0 - Function uses X,Y,Z acceleration data for the window comparison, 1 - Function uses vector magnitude data for the window comparison","REF_UPD: SDCD synchronous X/Y/Z reference values update bit"
        SDCD_OT_DBCNT,0x31,R/W,0x08,0x00,OT_DBCNT[7],OT_DBCNT[6],OT_DBCNT[5],OT_DBCNT[4],OT_DBCNT[3],OT_DBCNT[2],OT_DBCNT[1],OT_DBCNT[0],"SDCD_OT_DBCNT[7:0]: Debounce count threshold register for SDCD outside-of-thresholds condition event detection"
        SDCD_WT_DBCNT,0x32,R/W,0x08,0x00,WT_DBCNT[7],WT_DBCNT[6],WT_DBCNT[5],WT_DBCNT[4],WT_DBCNT[3],WT_DBCNT[2],WT_DBCNT[1],WT_DBCNT[0],"SDCD_WT_DBCNT[7:0]: Debounce count threshold register for SDCD within-thresholds condition event detection"
        SDCD_LTHS_LSB,0x33,R/W,0x08,0x00,SDCD_LTHS[7],SDCD_LTHS[6],SDCD_LTHS[5],SDCD_LTHS[4],SDCD_LTHS[3],SDCD_LTHS[2],SDCD_LTHS[1],SDCD_LTHS[0],"SDCD_LTHS[7:0]: SDCD 12-bit 2's complement lower threshold least significant byte"
        SDCD_LTHS_MSB,0x34,R/W,0x08,0x00,-,-,-,-,SDCD_LTHS[11],SDCD_LTHS[10],SDCD_LTHS[9],SDCD_LTHS[8],"SDCD_LTHS[11:8]:SDCD 12-bit 2's complement lower threshold most significant byte"
        SDCD_UTHS_LSB,0x35,R/W,0x08,0x00,SDCD_UTHS[7],SDCD_UTHS[6],SDCD_UTHS[5],SDCD_UTHS[4],SDCD_UTHS[3],SDCD_UTHS[2],SDCD_UTHS[1],SDCD_UTHS[0],"SDCD_UTHS[7:0]: SDCD 12-bit 2's complement upper threshold least significant byte"
        SDCD_UTHS_MSB,0x36,R/W,0x08,0x00,-,-,-,-,SDCD_UTHS[11],SDCD_UTHS[10],SDCD_UTHS[9],SDCD_UTHS[8],"SDCD_UTHS[11:8]:SDCD 12-bit 2's complement upper threshold most significant byte"
        SELF_TEST_CONFIG1,0x37,R/W,0x08,0x00,-,-,-,ST_IDLE[4],ST_IDLE[3],ST_IDLE[2],ST_IDLE[1],ST_IDLE[0],"ST_IDLE[4:0]:Self-Test Idle phase duration"
        SELF_TEST_CONFIG2,0x38,R/W,0x08,0x00,-,-,-,-,ST_DEC[3],ST_DEC[2],ST_DEC[1],ST_DEC[0],"ST_DEC[3:0]:Self-Test measurement phase decimation factor"
