# Copyright (c) 2004-2017 VerifWorks, Bangalore, India
# http://www.verifworks.com 
# Contact: support@verifworks.com 
# 
# This program is part of Go2UVM at www.go2uvm.org
# Some portions of Go2UVM are free software.
# You can redistribute it and/or modify  
# it under the terms of the GNU Lesser General Public License as   
# published by the Free Software Foundation, version 3.
#
# VerifWorks reserves the right to obfuscate part or full of the code
# at any point in time. 
# We also support a comemrical licensing option for an enhanced version
# of Go2UVM, please contact us via support@verifworks.com
#
# This program is distributed in the hope that it will be useful, but 
# WITHOUT ANY WARRANTY; without even the implied warranty of 
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU 
# Lesser General Lesser Public License for more details.
#
# You should have received a copy of the GNU Lesser General Public License
# along with this program. If not, see <http://www.gnu.org/licenses/>.

TOP = top
TEST = 
clean:
	rm -fr csrc* DVE* scsim* led* simv* ucli* inter*  work* *.cm *.daidir *.h vsim.wlf transcript INCA* *.log *.vstf *.key waves.shm dataset* *.cfg .athdl* *.txt* athdl_sv* *~* *.db* compile *.awc .simvision* cov_work*

cvc1:clean
	vcs -sverilog -debug_all -lca -ntb_opts uvm-1.1 -f flist -l go2uvm_comp.log -assert svaext -timescale=1ns/1ns
	./simv +UVM_TESTNAME=$(TEST) +UVM_VERBOSITY=UVM_HIGH -l go2uvm_run.log

cvc1_gui:clean
	vcs -sverilog -debug_all -lca -ntb_opts uvm-1.1 -f flist -l go2uvm_comp.log -assert svaext -timescale=1ns/1ns
	./simv +UVM_TESTNAME=$(TEST) +UVM_VERBOSITY=UVM_HIGH -l go2uvm_run.log -gui &

cvc2:clean
	vlib work
	vlog  +acc -sv -mfcu -timescale 1ns/1ns  -f flist -l go2uvm_comp.log
	vsim -c +access +rw $(TOP) +UVM_TESTNAME=$(TEST) +UVM_VERBOSITY=UVM_HIGH  -do "run -all;"|tee go2uvm_run.log
 

cvc2_gui:clean
	vlib work
	vlog  +acc -mfcu -sv -f flist  -l go2uvm_comp.log
	vsim +access +r $(TOP)  +UVM_TESTNAME=$(TEST) +UVM_VERBOSITY=UVM_HIGH  -do "run -all;" -l  go2uvm_run.log


cvc3:clean
	irun -access +rw -uvm -f flist +UVM_TESTNAME=$(TEST) +UVM_VERBOSITY=UVM_HIGH -l go2uvm_run.log 

cvc3_gui:clean
	irun -access +rw -uvm -f flist +UVM_TESTNAME=$(TEST) +UVM_VERBOSITY=UVM_HIGH -l go2uvm_run.log -gui &


gen_rvra_do:
	touch go2uvm_rvra.do
	echo "clear" > go2uvm_rvra.do
	echo "alib work" >> go2uvm_rvra.do
	echo "adel -all " >> go2uvm_rvra.do
	echo "transcript file go2uvm_comp.log" >> go2uvm_rvra.do
	echo "alog -dbg \$$UVMCOMP -msg 0 -error_limit 1 -f flist" >> go2uvm_rvra.do
	echo "transcript file go2uvm_run.log" >> go2uvm_rvra.do
	echo "asim +access +rw \$$UVMSIM $(TOP) +UVM_TESTNAME=$(TEST) +UVM_VERBOSITY=UVM_HIGH" >> go2uvm_rvra.do
	echo "run -all " >> go2uvm_rvra.do
	echo "exit " >> go2uvm_rvra.do

cvc4:clean gen_rvra_do
	vsim -c -do go2uvm_rvra.do

cvc4_gui:clean gen_rvra_do
	vsim -do go2uvm_rvra.do

run:
	vsim -c +read_reg_poll_retries=10 +continue_on_fail +continue_on_fail +read_reg_poll_retries=100 +read_reg_poll_interval_clocks=100 +read_reg_timeout_clocks=100000   +input_file=/home/srini/proj/VWorks/VW_VIPs/NVDLA/hw-master/verif/sim/sanity0/input.txn +input_dir=/home/srini/proj/VWorks/VW_VIPs/NVDLA/hw-master/verif/sim/sanity0  +access +rw $(TOP) +UVM_TESTNAME=$(TEST) +UVM_VERBOSITY=UVM_HIGH  -do "run -all;"|tee go2uvm_run.log


#/home/srini/proj/VWorks/VW_VIPs/NVDLA/hw-master/verif/synth_tb/sim_scripts/checktest_synthtb.pl ./test.log; \

cvc5:
	iverilog -f ivl.f -g2012 -o vw_nvdla | tee go2uvm_comp.log
