{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512303097737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512303097737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 17:41:37 2017 " "Processing started: Sun Dec 03 17:41:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512303097737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303097737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303097737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512303098190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512303098190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/lsm_logic_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/lsm_logic_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm_logic_block-behave " "Found design unit 1: lsm_logic_block-behave" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm_logic_block " "Found entity 1: lsm_logic_block" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/lsm_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/lsm_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm_block-behave " "Found design unit 1: lsm_block-behave" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm_block " "Found entity 1: lsm_block" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/components.vhd 27 13 " "Found 27 design units, including 13 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 324 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 381 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 412 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 counter-behave " "Found design unit 14: counter-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Found entity 13: counter" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512303113364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lsm_block " "Elaborating entity \"lsm_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512303113411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits mux_2to1_nbits:mux_1 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"mux_2to1_nbits:mux_1\"" {  } { { "../lsm_block.vhd" "mux_1" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister dregister:ir8_reg " "Elaborating entity \"dregister\" for hierarchy \"dregister:ir8_reg\"" {  } { { "../lsm_block.vhd" "ir8_reg" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter1\"" {  } { { "../lsm_block.vhd" "counter1" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset components.vhd(493) " "VHDL Process Statement warning at components.vhd(493): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 "|lsm_block|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"PriorityEncoder:pe\"" {  } { { "../lsm_block.vhd" "pe" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits mux_2to1_nbits:mux2 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"mux_2to1_nbits:mux2\"" {  } { { "../lsm_block.vhd" "mux2" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsm_logic_block lsm_logic_block:lsm_block1 " "Elaborating entity \"lsm_logic_block\" for hierarchy \"lsm_logic_block:lsm_block1\"" {  } { { "../lsm_block.vhd" "lsm_block1" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lm_sm_start lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"lm_sm_start\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir8 lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"en_ir8\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_ir8 lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"mux_ir8\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_counter lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"en_counter\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512303113427 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in_sig lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"ir8_in_sig\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[0\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[0\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[1\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[1\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[2\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[2\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[3\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[3\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[4\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[4\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[5\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[5\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[6\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[6\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[7\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[7\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[0\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[0\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[1\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[1\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[2\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[2\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[3\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[3\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[4\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[4\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[5\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[5\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[6\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[6\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[7\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[7\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_counter lsm_logic_block.vhd(32) " "Inferred latch for \"en_counter\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_ir8 lsm_logic_block.vhd(32) " "Inferred latch for \"mux_ir8\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir8 lsm_logic_block.vhd(32) " "Inferred latch for \"en_ir8\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_start lsm_logic_block.vhd(32) " "Inferred latch for \"lm_sm_start\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303113442 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[0\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[0\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[0\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[1\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[1\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[1\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[2\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[2\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[2\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[3\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[3\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[4\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[4\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[5\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[5\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[6\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[6\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[7\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[7\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|lm_sm_start " "Latch lsm_logic_block:lsm_block1\|lm_sm_start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter1\|temp\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:counter1\|temp\[0\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 479 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|mux_ir8 " "Latch lsm_logic_block:lsm_block1\|mux_ir8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SM " "Ports D and ENA on the latch are fed by the same signal SM" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|en_counter " "Latch lsm_logic_block:lsm_block1\|en_counter has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lm_sm_stall " "Ports D and ENA on the latch are fed by the same signal lm_sm_stall" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512303114349 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512303114349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[1\] GND " "Pin \"op2\[1\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[2\] GND " "Pin \"op2\[2\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[3\] GND " "Pin \"op2\[3\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[4\] GND " "Pin \"op2\[4\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[5\] GND " "Pin \"op2\[5\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[6\] GND " "Pin \"op2\[6\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[7\] GND " "Pin \"op2\[7\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[8\] GND " "Pin \"op2\[8\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[9\] GND " "Pin \"op2\[9\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[10\] GND " "Pin \"op2\[10\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[11\] GND " "Pin \"op2\[11\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[12\] GND " "Pin \"op2\[12\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[13\] GND " "Pin \"op2\[13\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[14\] GND " "Pin \"op2\[14\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[15\] GND " "Pin \"op2\[15\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512303114396 "|lsm_block|op2[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512303114396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512303114642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512303115532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512303115532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512303115670 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512303115670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512303115670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512303115670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512303115730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 17:41:55 2017 " "Processing ended: Sun Dec 03 17:41:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512303115730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512303115730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512303115730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512303115730 ""}
