$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Thu Sep 26 16:23:51 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module adder_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # s [4] $end
$var wire 1 $ s [3] $end
$var wire 1 % s [2] $end
$var wire 1 & s [1] $end
$var wire 1 ' s [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . s[0]~output_o $end
$var wire 1 / s[1]~output_o $end
$var wire 1 0 s[2]~output_o $end
$var wire 1 1 s[3]~output_o $end
$var wire 1 2 s[4]~output_o $end
$var wire 1 3 a[0]~input_o $end
$var wire 1 4 b[0]~input_o $end
$var wire 1 5 Add0~0_combout $end
$var wire 1 6 a[1]~input_o $end
$var wire 1 7 b[1]~input_o $end
$var wire 1 8 Add3~0_combout $end
$var wire 1 9 a[2]~input_o $end
$var wire 1 : b[2]~input_o $end
$var wire 1 ; cin~0_combout $end
$var wire 1 < Add5~2_combout $end
$var wire 1 = p[2]~0_combout $end
$var wire 1 > cin~1_combout $end
$var wire 1 ? cin~2_combout $end
$var wire 1 @ a[3]~input_o $end
$var wire 1 A b[3]~input_o $end
$var wire 1 B p[3]~1_combout $end
$var wire 1 C Add7~0_combout $end
$var wire 1 D cin~3_combout $end
$var wire 1 E cin~4_combout $end
$var wire 1 F cin~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b11 "
0'
0&
0%
1$
0#
0(
1)
x*
1+
1,
1-
0.
0/
00
11
02
13
14
05
06
17
08
19
0:
1;
0<
1=
1>
0?
0@
0A
0B
1C
0D
1E
0F
$end
#20000
b111 !
b111 "
b110 "
04
1:
16
0>
1?
0=
15
1<
10
1.
1'
1%
#40000
b1111 !
b1110 "
b1111 "
14
1A
1@
1D
18
05
0.
1/
1&
0'
1F
12
1#
#60000
b1011 !
b1010 !
b10 !
b111 "
0A
03
09
0@
0D
1=
08
15
0<
00
1.
0/
0&
1'
0%
0F
02
0#
#80000
b101 "
b1 "
b0 "
b11 !
13
04
07
0:
0E
0;
0?
0=
18
1<
10
1/
1&
1%
0<
0C
01
00
0%
0$
#100000
