static inline void F_1 ( struct V_1 * V_2 ,\r\nconst T_1 V_3 [ 16 ] , T_1 V_4 [ 16 ] )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 ) ;\r\n}\r\nstatic void * F_3 ( int V_5 )\r\n{\r\nstruct V_6 * V_7 ;\r\nV_7 = F_4 ( sizeof( * V_7 ) , V_8 ) ;\r\nif ( V_7 == NULL )\r\ngoto V_9;\r\nV_7 -> V_5 = V_5 ;\r\nV_7 -> V_2 = F_5 ( L_1 , 0 , V_10 ) ;\r\nif ( F_6 ( V_7 -> V_2 ) ) {\r\nV_7 -> V_2 = NULL ;\r\ngoto V_9;\r\n}\r\nreturn V_7 ;\r\nV_9:\r\nif ( V_7 ) {\r\nif ( V_7 -> V_2 )\r\nF_7 ( V_7 -> V_2 ) ;\r\nF_8 ( V_7 ) ;\r\n}\r\nreturn NULL ;\r\n}\r\nstatic void F_9 ( void * V_7 )\r\n{\r\nstruct V_6 * V_11 = V_7 ;\r\nif ( V_11 && V_11 -> V_2 )\r\nF_7 ( V_11 -> V_2 ) ;\r\nF_8 ( V_7 ) ;\r\n}\r\nstatic inline void F_10 ( T_1 * V_12 , T_1 * V_13 , T_2 V_14 )\r\n{\r\nint V_15 ;\r\nfor ( V_15 = 0 ; V_15 < V_14 ; V_15 ++ )\r\nV_12 [ V_15 ] ^= V_13 [ V_15 ] ;\r\n}\r\nstatic void F_11 ( struct V_1 * V_2 ,\r\nstruct V_16 * V_17 ,\r\nT_1 * V_18 , T_2 V_19 , T_1 * V_20 , T_1 * V_21 , T_1 * V_22 )\r\n{\r\nT_1 * V_23 , V_24 = 0 ;\r\nT_2 V_25 ;\r\nint V_26 , V_27 ;\r\nT_1 V_28 [ 2 * V_29 ] ;\r\nV_26 = F_12 ( V_17 -> V_30 ) ;\r\nV_27 = F_13 ( V_17 -> V_30 ) ;\r\nV_25 = 22 ;\r\nif ( V_26 )\r\nV_25 += 6 ;\r\nif ( V_27 ) {\r\nV_23 = ( T_1 * ) & V_17 -> V_31 ;\r\nif ( V_26 )\r\nV_23 += 6 ;\r\nV_24 = * V_23 & 0x0f ;\r\nV_25 += 2 ;\r\n}\r\nV_20 [ 0 ] = 0x59 ;\r\nV_20 [ 1 ] = V_24 ;\r\nmemcpy ( V_20 + 2 , V_17 -> V_32 , V_33 ) ;\r\nmemcpy ( V_20 + 8 , V_18 , V_34 ) ;\r\nV_20 [ 14 ] = ( V_19 >> 8 ) & 0xff ;\r\nV_20 [ 15 ] = V_19 & 0xff ;\r\nV_23 = ( T_1 * ) V_17 ;\r\nV_28 [ 0 ] = 0 ;\r\nV_28 [ 1 ] = V_25 & 0xff ;\r\nV_28 [ 2 ] = V_23 [ 0 ] & 0x8f ;\r\nV_28 [ 3 ] = V_23 [ 1 ] & 0xc7 ;\r\nmemcpy ( V_28 + 4 , V_17 -> V_35 , 3 * V_33 ) ;\r\nV_23 = ( T_1 * ) & V_17 -> V_36 ;\r\nV_28 [ 22 ] = V_23 [ 0 ] & 0x0f ;\r\nV_28 [ 23 ] = 0 ;\r\nmemset ( V_28 + 24 , 0 , 8 ) ;\r\nif ( V_26 )\r\nmemcpy ( V_28 + 24 , V_17 -> V_31 , V_33 ) ;\r\nif ( V_27 ) {\r\nV_28 [ V_26 ? 30 : 24 ] = V_24 ;\r\n}\r\nF_1 ( V_2 , V_20 , V_21 ) ;\r\nF_10 ( V_21 , V_28 , V_29 ) ;\r\nF_1 ( V_2 , V_21 , V_21 ) ;\r\nF_10 ( V_21 , & V_28 [ V_29 ] , V_29 ) ;\r\nF_1 ( V_2 , V_21 , V_21 ) ;\r\nV_20 [ 0 ] &= 0x07 ;\r\nV_20 [ 14 ] = V_20 [ 15 ] = 0 ;\r\nF_1 ( V_2 , V_20 , V_22 ) ;\r\n}\r\nstatic int F_14 ( struct V_37 * V_38 , int V_39 ,\r\nT_1 * V_40 , int V_41 , void * V_7 )\r\n{\r\nstruct V_6 * V_42 = V_7 ;\r\nint V_15 ;\r\nT_1 * V_23 ;\r\nif ( F_15 ( V_38 ) < V_43 || V_38 -> V_14 < V_39 )\r\nreturn - 1 ;\r\nif ( V_40 != NULL && V_41 >= V_44 )\r\nmemcpy ( V_40 , V_42 -> V_42 , V_44 ) ;\r\nV_23 = F_16 ( V_38 , V_43 ) ;\r\nmemmove ( V_23 , V_23 + V_43 , V_39 ) ;\r\nV_23 += V_39 ;\r\nV_15 = V_34 - 1 ;\r\nwhile ( V_15 >= 0 ) {\r\nV_42 -> V_45 [ V_15 ] ++ ;\r\nif ( V_42 -> V_45 [ V_15 ] != 0 )\r\nbreak;\r\nV_15 -- ;\r\n}\r\n* V_23 ++ = V_42 -> V_45 [ 5 ] ;\r\n* V_23 ++ = V_42 -> V_45 [ 4 ] ;\r\n* V_23 ++ = 0 ;\r\n* V_23 ++ = ( V_42 -> V_5 << 6 ) | ( 1 << 5 ) ;\r\n* V_23 ++ = V_42 -> V_45 [ 3 ] ;\r\n* V_23 ++ = V_42 -> V_45 [ 2 ] ;\r\n* V_23 ++ = V_42 -> V_45 [ 1 ] ;\r\n* V_23 ++ = V_42 -> V_45 [ 0 ] ;\r\nreturn V_43 ;\r\n}\r\nstatic int F_17 ( struct V_37 * V_38 , int V_39 , void * V_7 )\r\n{\r\nstruct V_6 * V_42 = V_7 ;\r\nint V_46 , V_15 , V_47 , V_48 , V_14 ;\r\nT_1 * V_23 , * V_49 ;\r\nstruct V_16 * V_17 ;\r\nT_1 * V_20 = V_42 -> V_50 ;\r\nT_1 * V_12 = V_42 -> V_51 ;\r\nT_1 * V_52 = V_42 -> V_53 ;\r\nT_1 * V_22 = V_42 -> V_54 ;\r\nif ( F_18 ( V_38 ) < V_55 || V_38 -> V_14 < V_39 )\r\nreturn - 1 ;\r\nV_46 = V_38 -> V_14 - V_39 ;\r\nV_14 = F_14 ( V_38 , V_39 , NULL , 0 , V_7 ) ;\r\nif ( V_14 < 0 )\r\nreturn - 1 ;\r\nV_23 = V_38 -> V_56 + V_39 + V_43 ;\r\nV_17 = (struct V_16 * ) V_38 -> V_56 ;\r\nF_11 ( V_42 -> V_2 , V_17 , V_42 -> V_45 , V_46 , V_20 , V_12 , V_22 ) ;\r\nV_47 = F_19 ( V_46 , V_29 ) ;\r\nV_48 = V_46 % V_29 ;\r\nfor ( V_15 = 1 ; V_15 <= V_47 ; V_15 ++ ) {\r\nV_14 = ( V_15 == V_47 && V_48 ) ? V_48 : V_29 ;\r\nF_10 ( V_12 , V_23 , V_14 ) ;\r\nF_1 ( V_42 -> V_2 , V_12 , V_12 ) ;\r\nV_20 [ 14 ] = ( V_15 >> 8 ) & 0xff ;\r\nV_20 [ 15 ] = V_15 & 0xff ;\r\nF_1 ( V_42 -> V_2 , V_20 , V_52 ) ;\r\nF_10 ( V_23 , V_52 , V_14 ) ;\r\nV_23 += V_14 ;\r\n}\r\nV_49 = F_20 ( V_38 , V_55 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_55 ; V_15 ++ )\r\nV_49 [ V_15 ] = V_12 [ V_15 ] ^ V_22 [ V_15 ] ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_21 ( T_1 * V_57 , T_1 * V_58 )\r\n{\r\nT_3 V_59 , V_60 ;\r\nT_3 V_61 , V_62 ;\r\nV_59 = ( V_57 [ 0 ] << 24 ) | ( V_57 [ 1 ] << 16 ) | ( V_57 [ 2 ] << 8 ) | V_57 [ 3 ] ;\r\nV_60 = ( V_57 [ 4 ] << 8 ) | V_57 [ 5 ] ;\r\nV_61 = ( V_58 [ 0 ] << 24 ) | ( V_58 [ 1 ] << 16 ) | ( V_58 [ 2 ] << 8 ) | V_58 [ 3 ] ;\r\nV_62 = ( V_58 [ 4 ] << 8 ) | V_58 [ 5 ] ;\r\nif ( ( V_63 ) V_59 - ( V_63 ) V_61 < 0 ||\r\n( V_59 == V_61 && V_60 <= V_62 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_37 * V_38 , int V_39 , void * V_7 )\r\n{\r\nstruct V_6 * V_42 = V_7 ;\r\nT_1 V_64 , * V_23 ;\r\nstruct V_16 * V_17 ;\r\nT_1 * V_20 = V_42 -> V_65 ;\r\nT_1 * V_12 = V_42 -> V_66 ;\r\nT_1 * V_13 = V_42 -> V_67 ;\r\nT_1 V_18 [ 6 ] ;\r\nint V_15 , V_47 , V_48 , V_14 ;\r\nT_2 V_46 = V_38 -> V_14 - V_39 - V_43 - V_55 ;\r\nT_1 * V_49 = V_38 -> V_56 + V_38 -> V_14 - V_55 ;\r\nif ( V_38 -> V_14 < V_39 + V_43 + V_55 ) {\r\nV_42 -> V_68 ++ ;\r\nreturn - 1 ;\r\n}\r\nV_17 = (struct V_16 * ) V_38 -> V_56 ;\r\nV_23 = V_38 -> V_56 + V_39 ;\r\nV_64 = V_23 [ 3 ] ;\r\nif ( ! ( V_64 & ( 1 << 5 ) ) ) {\r\nif ( F_23 () ) {\r\nF_24 ( V_69 L_2\r\nL_3 , V_17 -> V_32 ) ;\r\n}\r\nV_42 -> V_68 ++ ;\r\nreturn - 2 ;\r\n}\r\nV_64 >>= 6 ;\r\nif ( V_42 -> V_5 != V_64 ) {\r\nF_24 ( V_69 L_4\r\nL_5 , V_42 -> V_5 , V_64 , V_7 ) ;\r\nreturn - 6 ;\r\n}\r\nif ( ! V_42 -> V_70 ) {\r\nif ( F_23 () ) {\r\nF_24 ( V_69 L_6\r\nL_7\r\nL_8 , V_17 -> V_32 , V_64 ) ;\r\n}\r\nreturn - 3 ;\r\n}\r\nV_18 [ 0 ] = V_23 [ 7 ] ;\r\nV_18 [ 1 ] = V_23 [ 6 ] ;\r\nV_18 [ 2 ] = V_23 [ 5 ] ;\r\nV_18 [ 3 ] = V_23 [ 4 ] ;\r\nV_18 [ 4 ] = V_23 [ 1 ] ;\r\nV_18 [ 5 ] = V_23 [ 0 ] ;\r\nV_23 += 8 ;\r\nif ( F_21 ( V_18 , V_42 -> V_71 ) ) {\r\n#ifdef F_25\r\nif ( F_23 () ) {\r\nF_24 ( V_69 L_9\r\nL_10\r\nL_11 ,\r\nV_17 -> V_32 ,\r\nV_42 -> V_71 [ 0 ] , V_42 -> V_71 [ 1 ] , V_42 -> V_71 [ 2 ] ,\r\nV_42 -> V_71 [ 3 ] , V_42 -> V_71 [ 4 ] , V_42 -> V_71 [ 5 ] ,\r\nV_18 [ 0 ] , V_18 [ 1 ] , V_18 [ 2 ] , V_18 [ 3 ] , V_18 [ 4 ] , V_18 [ 5 ] ) ;\r\n}\r\n#endif\r\nV_42 -> V_72 ++ ;\r\nreturn - 4 ;\r\n}\r\nF_11 ( V_42 -> V_2 , V_17 , V_18 , V_46 , V_20 , V_13 , V_12 ) ;\r\nF_10 ( V_49 , V_12 , V_55 ) ;\r\nV_47 = F_19 ( V_46 , V_29 ) ;\r\nV_48 = V_46 % V_29 ;\r\nfor ( V_15 = 1 ; V_15 <= V_47 ; V_15 ++ ) {\r\nV_14 = ( V_15 == V_47 && V_48 ) ? V_48 : V_29 ;\r\nV_20 [ 14 ] = ( V_15 >> 8 ) & 0xff ;\r\nV_20 [ 15 ] = V_15 & 0xff ;\r\nF_1 ( V_42 -> V_2 , V_20 , V_12 ) ;\r\nF_10 ( V_23 , V_12 , V_14 ) ;\r\nF_10 ( V_13 , V_23 , V_14 ) ;\r\nF_1 ( V_42 -> V_2 , V_13 , V_13 ) ;\r\nV_23 += V_14 ;\r\n}\r\nif ( memcmp ( V_49 , V_13 , V_55 ) != 0 ) {\r\nif ( F_23 () ) {\r\nF_24 ( V_69 L_12\r\nL_13 , V_17 -> V_32 ) ;\r\n}\r\nV_42 -> V_73 ++ ;\r\nreturn - 5 ;\r\n}\r\nmemcpy ( V_42 -> V_71 , V_18 , V_34 ) ;\r\nmemmove ( V_38 -> V_56 + V_43 , V_38 -> V_56 , V_39 ) ;\r\nF_26 ( V_38 , V_43 ) ;\r\nF_27 ( V_38 , V_38 -> V_14 - V_55 ) ;\r\nreturn V_64 ;\r\n}\r\nstatic int F_28 ( void * V_42 , int V_14 , T_1 * V_74 , void * V_7 )\r\n{\r\nstruct V_6 * V_56 = V_7 ;\r\nint V_64 ;\r\nstruct V_1 * V_2 = V_56 -> V_2 ;\r\nV_64 = V_56 -> V_5 ;\r\nmemset ( V_56 , 0 , sizeof( * V_56 ) ) ;\r\nV_56 -> V_5 = V_64 ;\r\nV_56 -> V_2 = V_2 ;\r\nif ( V_14 == V_44 ) {\r\nmemcpy ( V_56 -> V_42 , V_42 , V_44 ) ;\r\nV_56 -> V_70 = 1 ;\r\nif ( V_74 ) {\r\nV_56 -> V_71 [ 0 ] = V_74 [ 5 ] ;\r\nV_56 -> V_71 [ 1 ] = V_74 [ 4 ] ;\r\nV_56 -> V_71 [ 2 ] = V_74 [ 3 ] ;\r\nV_56 -> V_71 [ 3 ] = V_74 [ 2 ] ;\r\nV_56 -> V_71 [ 4 ] = V_74 [ 1 ] ;\r\nV_56 -> V_71 [ 5 ] = V_74 [ 0 ] ;\r\n}\r\nF_29 ( V_56 -> V_2 , V_56 -> V_42 , V_44 ) ;\r\n} else if ( V_14 == 0 )\r\nV_56 -> V_70 = 0 ;\r\nelse\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_30 ( void * V_42 , int V_14 , T_1 * V_74 , void * V_7 )\r\n{\r\nstruct V_6 * V_56 = V_7 ;\r\nif ( V_14 < V_44 )\r\nreturn - 1 ;\r\nif ( ! V_56 -> V_70 )\r\nreturn 0 ;\r\nmemcpy ( V_42 , V_56 -> V_42 , V_44 ) ;\r\nif ( V_74 ) {\r\nV_74 [ 0 ] = V_56 -> V_45 [ 5 ] ;\r\nV_74 [ 1 ] = V_56 -> V_45 [ 4 ] ;\r\nV_74 [ 2 ] = V_56 -> V_45 [ 3 ] ;\r\nV_74 [ 3 ] = V_56 -> V_45 [ 2 ] ;\r\nV_74 [ 4 ] = V_56 -> V_45 [ 1 ] ;\r\nV_74 [ 5 ] = V_56 -> V_45 [ 0 ] ;\r\n}\r\nreturn V_44 ;\r\n}\r\nstatic char * F_31 ( char * V_75 , void * V_7 )\r\n{\r\nstruct V_6 * V_76 = V_7 ;\r\nV_75 += sprintf ( V_75 , L_14\r\nL_15\r\nL_16\r\nL_17 ,\r\nV_76 -> V_5 , V_76 -> V_70 ,\r\nV_76 -> V_45 [ 0 ] , V_76 -> V_45 [ 1 ] , V_76 -> V_45 [ 2 ] ,\r\nV_76 -> V_45 [ 3 ] , V_76 -> V_45 [ 4 ] , V_76 -> V_45 [ 5 ] ,\r\nV_76 -> V_71 [ 0 ] , V_76 -> V_71 [ 1 ] , V_76 -> V_71 [ 2 ] ,\r\nV_76 -> V_71 [ 3 ] , V_76 -> V_71 [ 4 ] , V_76 -> V_71 [ 5 ] ,\r\nV_76 -> V_68 ,\r\nV_76 -> V_72 ,\r\nV_76 -> V_73 ) ;\r\nreturn V_75 ;\r\n}\r\nstatic int T_4 F_32 ( void )\r\n{\r\nreturn F_33 ( & V_77 ) ;\r\n}\r\nstatic void T_5 F_34 ( void )\r\n{\r\nF_35 ( & V_77 ) ;\r\n}
