<stg><name>ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1</name>


<trans_list>

<trans id="402" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx74 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx74"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %idx74

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:15 %lk_addr_14 = getelementptr i8 %lk, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="lk_addr_14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:16 %lk_addr_15 = getelementptr i8 %lk, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="lk_addr_15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:18 %icmp_ln309 = icmp_eq  i4 %i_3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:20 %add_ln309 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:21 %br_ln309 = br i1 %icmp_ln309, void %for.body.split, void %while.body.i38.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split:4 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:5 %add_ln121 = add i8 %shl_ln, i8 96

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:6 %zext_ln121 = zext i8 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:7 %con128_addr = getelementptr i8 %con128, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="con128_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:9 %lk_load = load i4 %lk_addr_15

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:10 %con128_load = load i8 %con128_addr

]]></Node>
<StgValue><ssdm name="con128_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:19 %lk_load_1 = load i4 %lk_addr_14

]]></Node>
<StgValue><ssdm name="lk_load_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="4">
<![CDATA[
for.body.split:163 %empty_53 = trunc i4 %i_3

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:164 %br_ln311 = br i1 %empty_53, void %for.inc, void %while.body.i28.split.0

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:13 %lk_addr_12 = getelementptr i8 %lk, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="lk_addr_12"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:14 %lk_addr_13 = getelementptr i8 %lk, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="lk_addr_13"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:9 %lk_load = load i4 %lk_addr_15

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:10 %con128_load = load i8 %con128_addr

]]></Node>
<StgValue><ssdm name="con128_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:13 %add_ln121_1 = add i8 %shl_ln, i8 97

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:14 %zext_ln121_29 = zext i8 %add_ln121_1

]]></Node>
<StgValue><ssdm name="zext_ln121_29"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:15 %con128_addr_1 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_29

]]></Node>
<StgValue><ssdm name="con128_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:19 %lk_load_1 = load i4 %lk_addr_14

]]></Node>
<StgValue><ssdm name="lk_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:20 %con128_load_1 = load i8 %con128_addr_1

]]></Node>
<StgValue><ssdm name="con128_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:29 %lk_load_2 = load i4 %lk_addr_13

]]></Node>
<StgValue><ssdm name="lk_load_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:39 %lk_load_3 = load i4 %lk_addr_12

]]></Node>
<StgValue><ssdm name="lk_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:11 %lk_addr_10 = getelementptr i8 %lk, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="lk_addr_10"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:12 %lk_addr_11 = getelementptr i8 %lk, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="lk_addr_11"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split:0 %idx74_load_1 = load i8 %idx74

]]></Node>
<StgValue><ssdm name="idx74_load_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:2 %or_ln300 = or i8 %idx74_load_1, i8 8

]]></Node>
<StgValue><ssdm name="or_ln300"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:3 %zext_ln300 = zext i8 %or_ln300

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:11 %xor_ln124 = xor i8 %con128_load, i8 %lk_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:12 %store_ln124 = store i8 %xor_ln124, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:20 %con128_load_1 = load i8 %con128_addr_1

]]></Node>
<StgValue><ssdm name="con128_load_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:23 %add_ln121_2 = add i8 %shl_ln, i8 98

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:24 %zext_ln121_31 = zext i8 %add_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_31"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:25 %con128_addr_2 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_31

]]></Node>
<StgValue><ssdm name="con128_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:29 %lk_load_2 = load i4 %lk_addr_13

]]></Node>
<StgValue><ssdm name="lk_load_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:30 %con128_load_2 = load i8 %con128_addr_2

]]></Node>
<StgValue><ssdm name="con128_load_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:39 %lk_load_3 = load i4 %lk_addr_12

]]></Node>
<StgValue><ssdm name="lk_load_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:49 %lk_load_4 = load i4 %lk_addr_11

]]></Node>
<StgValue><ssdm name="lk_load_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:59 %lk_load_5 = load i4 %lk_addr_10

]]></Node>
<StgValue><ssdm name="lk_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:9 %lk_addr_8 = getelementptr i8 %lk, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="lk_addr_8"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:10 %lk_addr_9 = getelementptr i8 %lk, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="lk_addr_9"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:16 %or_ln121 = or i8 %idx74_load_1, i8 9

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:17 %zext_ln121_30 = zext i8 %or_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_30"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:18 %rk_addr_1 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_30

]]></Node>
<StgValue><ssdm name="rk_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:21 %xor_ln124_1 = xor i8 %con128_load_1, i8 %lk_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:22 %store_ln124 = store i8 %xor_ln124_1, i8 %rk_addr_1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:30 %con128_load_2 = load i8 %con128_addr_2

]]></Node>
<StgValue><ssdm name="con128_load_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:33 %add_ln121_3 = add i8 %shl_ln, i8 99

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:34 %zext_ln121_33 = zext i8 %add_ln121_3

]]></Node>
<StgValue><ssdm name="zext_ln121_33"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:35 %con128_addr_3 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_33

]]></Node>
<StgValue><ssdm name="con128_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:40 %con128_load_3 = load i8 %con128_addr_3

]]></Node>
<StgValue><ssdm name="con128_load_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:49 %lk_load_4 = load i4 %lk_addr_11

]]></Node>
<StgValue><ssdm name="lk_load_4"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:59 %lk_load_5 = load i4 %lk_addr_10

]]></Node>
<StgValue><ssdm name="lk_load_5"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:69 %lk_load_6 = load i4 %lk_addr_9

]]></Node>
<StgValue><ssdm name="lk_load_6"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:79 %lk_load_7 = load i4 %lk_addr_8

]]></Node>
<StgValue><ssdm name="lk_load_7"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:0 %xor_ln124_16 = xor i8 %xor_ln124, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln124_16"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:1 %store_ln124 = store i8 %xor_ln124_16, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:7 %lk_addr_6 = getelementptr i8 %lk, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="lk_addr_6"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:8 %lk_addr_7 = getelementptr i8 %lk, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="lk_addr_7"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:26 %or_ln121_1 = or i8 %idx74_load_1, i8 10

]]></Node>
<StgValue><ssdm name="or_ln121_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:27 %zext_ln121_32 = zext i8 %or_ln121_1

]]></Node>
<StgValue><ssdm name="zext_ln121_32"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:28 %rk_addr_2 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_32

]]></Node>
<StgValue><ssdm name="rk_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:31 %xor_ln124_2 = xor i8 %con128_load_2, i8 %lk_load_2

]]></Node>
<StgValue><ssdm name="xor_ln124_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:32 %store_ln124 = store i8 %xor_ln124_2, i8 %rk_addr_2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:40 %con128_load_3 = load i8 %con128_addr_3

]]></Node>
<StgValue><ssdm name="con128_load_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:43 %add_ln121_4 = add i8 %shl_ln, i8 100

]]></Node>
<StgValue><ssdm name="add_ln121_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:44 %zext_ln121_35 = zext i8 %add_ln121_4

]]></Node>
<StgValue><ssdm name="zext_ln121_35"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:45 %con128_addr_4 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_35

]]></Node>
<StgValue><ssdm name="con128_addr_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:50 %con128_load_4 = load i8 %con128_addr_4

]]></Node>
<StgValue><ssdm name="con128_load_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:69 %lk_load_6 = load i4 %lk_addr_9

]]></Node>
<StgValue><ssdm name="lk_load_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:79 %lk_load_7 = load i4 %lk_addr_8

]]></Node>
<StgValue><ssdm name="lk_load_7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:89 %lk_load_8 = load i4 %lk_addr_7

]]></Node>
<StgValue><ssdm name="lk_load_8"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:99 %lk_load_9 = load i4 %lk_addr_6

]]></Node>
<StgValue><ssdm name="lk_load_9"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:2 %xor_ln124_17 = xor i8 %xor_ln124_1, i8 238

]]></Node>
<StgValue><ssdm name="xor_ln124_17"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:3 %store_ln124 = store i8 %xor_ln124_17, i8 %rk_addr_1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:5 %lk_addr_4 = getelementptr i8 %lk, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="lk_addr_4"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:6 %lk_addr_5 = getelementptr i8 %lk, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="lk_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:36 %or_ln121_2 = or i8 %idx74_load_1, i8 11

]]></Node>
<StgValue><ssdm name="or_ln121_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:37 %zext_ln121_34 = zext i8 %or_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_34"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:38 %rk_addr_3 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_34

]]></Node>
<StgValue><ssdm name="rk_addr_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:41 %xor_ln124_3 = xor i8 %con128_load_3, i8 %lk_load_3

]]></Node>
<StgValue><ssdm name="xor_ln124_3"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:42 %store_ln124 = store i8 %xor_ln124_3, i8 %rk_addr_3

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:50 %con128_load_4 = load i8 %con128_addr_4

]]></Node>
<StgValue><ssdm name="con128_load_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:53 %add_ln121_5 = add i8 %shl_ln, i8 101

]]></Node>
<StgValue><ssdm name="add_ln121_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:54 %zext_ln121_37 = zext i8 %add_ln121_5

]]></Node>
<StgValue><ssdm name="zext_ln121_37"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:55 %con128_addr_5 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_37

]]></Node>
<StgValue><ssdm name="con128_addr_5"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:60 %con128_load_5 = load i8 %con128_addr_5

]]></Node>
<StgValue><ssdm name="con128_load_5"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:89 %lk_load_8 = load i4 %lk_addr_7

]]></Node>
<StgValue><ssdm name="lk_load_8"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:99 %lk_load_9 = load i4 %lk_addr_6

]]></Node>
<StgValue><ssdm name="lk_load_9"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:109 %lk_load_10 = load i4 %lk_addr_5

]]></Node>
<StgValue><ssdm name="lk_load_10"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:119 %lk_load_11 = load i4 %lk_addr_4

]]></Node>
<StgValue><ssdm name="lk_load_11"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:4 %xor_ln124_18 = xor i8 %xor_ln124_2, i8 221

]]></Node>
<StgValue><ssdm name="xor_ln124_18"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:5 %store_ln124 = store i8 %xor_ln124_18, i8 %rk_addr_2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:3 %lk_addr_2 = getelementptr i8 %lk, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="lk_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:4 %lk_addr_3 = getelementptr i8 %lk, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="lk_addr_3"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:46 %or_ln121_3 = or i8 %idx74_load_1, i8 12

]]></Node>
<StgValue><ssdm name="or_ln121_3"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:47 %zext_ln121_36 = zext i8 %or_ln121_3

]]></Node>
<StgValue><ssdm name="zext_ln121_36"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:48 %rk_addr_4 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_36

]]></Node>
<StgValue><ssdm name="rk_addr_4"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:51 %xor_ln124_4 = xor i8 %con128_load_4, i8 %lk_load_4

]]></Node>
<StgValue><ssdm name="xor_ln124_4"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:52 %store_ln124 = store i8 %xor_ln124_4, i8 %rk_addr_4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:60 %con128_load_5 = load i8 %con128_addr_5

]]></Node>
<StgValue><ssdm name="con128_load_5"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:63 %add_ln121_6 = add i8 %shl_ln, i8 102

]]></Node>
<StgValue><ssdm name="add_ln121_6"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:64 %zext_ln121_39 = zext i8 %add_ln121_6

]]></Node>
<StgValue><ssdm name="zext_ln121_39"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:65 %con128_addr_6 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_39

]]></Node>
<StgValue><ssdm name="con128_addr_6"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:70 %con128_load_6 = load i8 %con128_addr_6

]]></Node>
<StgValue><ssdm name="con128_load_6"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:109 %lk_load_10 = load i4 %lk_addr_5

]]></Node>
<StgValue><ssdm name="lk_load_10"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:119 %lk_load_11 = load i4 %lk_addr_4

]]></Node>
<StgValue><ssdm name="lk_load_11"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:129 %lk_load_12 = load i4 %lk_addr_3

]]></Node>
<StgValue><ssdm name="lk_load_12"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:139 %lk_load_13 = load i4 %lk_addr_2

]]></Node>
<StgValue><ssdm name="lk_load_13"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:6 %xor_ln124_19 = xor i8 %xor_ln124_3, i8 204

]]></Node>
<StgValue><ssdm name="xor_ln124_19"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:7 %store_ln124 = store i8 %xor_ln124_19, i8 %rk_addr_3

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:1 %lk_addr = getelementptr i8 %lk, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="lk_addr"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:2 %lk_addr_1 = getelementptr i8 %lk, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="lk_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:56 %or_ln121_4 = or i8 %idx74_load_1, i8 13

]]></Node>
<StgValue><ssdm name="or_ln121_4"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:57 %zext_ln121_38 = zext i8 %or_ln121_4

]]></Node>
<StgValue><ssdm name="zext_ln121_38"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:58 %rk_addr_5 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_38

]]></Node>
<StgValue><ssdm name="rk_addr_5"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:61 %xor_ln124_5 = xor i8 %con128_load_5, i8 %lk_load_5

]]></Node>
<StgValue><ssdm name="xor_ln124_5"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:62 %store_ln124 = store i8 %xor_ln124_5, i8 %rk_addr_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:70 %con128_load_6 = load i8 %con128_addr_6

]]></Node>
<StgValue><ssdm name="con128_load_6"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:73 %add_ln121_7 = add i8 %shl_ln, i8 103

]]></Node>
<StgValue><ssdm name="add_ln121_7"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:74 %zext_ln121_41 = zext i8 %add_ln121_7

]]></Node>
<StgValue><ssdm name="zext_ln121_41"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:75 %con128_addr_7 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_41

]]></Node>
<StgValue><ssdm name="con128_addr_7"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:80 %con128_load_7 = load i8 %con128_addr_7

]]></Node>
<StgValue><ssdm name="con128_load_7"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:129 %lk_load_12 = load i4 %lk_addr_3

]]></Node>
<StgValue><ssdm name="lk_load_12"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:139 %lk_load_13 = load i4 %lk_addr_2

]]></Node>
<StgValue><ssdm name="lk_load_13"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:149 %lk_load_14 = load i4 %lk_addr_1

]]></Node>
<StgValue><ssdm name="lk_load_14"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:159 %lk_load_15 = load i4 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load_15"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:8 %xor_ln124_20 = xor i8 %xor_ln124_4, i8 187

]]></Node>
<StgValue><ssdm name="xor_ln124_20"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:9 %store_ln124 = store i8 %xor_ln124_20, i8 %rk_addr_4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0">
<![CDATA[
while.body.i38.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:66 %or_ln121_5 = or i8 %idx74_load_1, i8 14

]]></Node>
<StgValue><ssdm name="or_ln121_5"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:67 %zext_ln121_40 = zext i8 %or_ln121_5

]]></Node>
<StgValue><ssdm name="zext_ln121_40"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:68 %rk_addr_6 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_40

]]></Node>
<StgValue><ssdm name="rk_addr_6"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:71 %xor_ln124_6 = xor i8 %con128_load_6, i8 %lk_load_6

]]></Node>
<StgValue><ssdm name="xor_ln124_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:72 %store_ln124 = store i8 %xor_ln124_6, i8 %rk_addr_6

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:80 %con128_load_7 = load i8 %con128_addr_7

]]></Node>
<StgValue><ssdm name="con128_load_7"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:83 %add_ln121_8 = add i8 %shl_ln, i8 104

]]></Node>
<StgValue><ssdm name="add_ln121_8"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:84 %zext_ln121_43 = zext i8 %add_ln121_8

]]></Node>
<StgValue><ssdm name="zext_ln121_43"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:85 %con128_addr_8 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_43

]]></Node>
<StgValue><ssdm name="con128_addr_8"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:90 %con128_load_8 = load i8 %con128_addr_8

]]></Node>
<StgValue><ssdm name="con128_load_8"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:149 %lk_load_14 = load i4 %lk_addr_1

]]></Node>
<StgValue><ssdm name="lk_load_14"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="4">
<![CDATA[
for.body.split:159 %lk_load_15 = load i4 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load_15"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:10 %xor_ln124_21 = xor i8 %xor_ln124_5, i8 170

]]></Node>
<StgValue><ssdm name="xor_ln124_21"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:11 %store_ln124 = store i8 %xor_ln124_21, i8 %rk_addr_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="8">
<![CDATA[
for.inc:1 %trunc_ln246 = trunc i8 %lk_load

]]></Node>
<StgValue><ssdm name="trunc_ln246"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:2 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc:3 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="8">
<![CDATA[
for.inc:4 %trunc_ln247 = trunc i8 %lk_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:5 %lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_2, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc:6 %or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="8">
<![CDATA[
for.inc:7 %trunc_ln248 = trunc i8 %lk_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:26 %tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:49 %store_ln117 = store i8 %or_ln, i4 %lk_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:50 %store_ln117 = store i8 %or_ln1, i4 %lk_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:66 %store_ln309 = store i4 %add_ln309, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:76 %or_ln121_6 = or i8 %idx74_load_1, i8 15

]]></Node>
<StgValue><ssdm name="or_ln121_6"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:77 %zext_ln121_42 = zext i8 %or_ln121_6

]]></Node>
<StgValue><ssdm name="zext_ln121_42"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:78 %rk_addr_7 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_42

]]></Node>
<StgValue><ssdm name="rk_addr_7"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:81 %xor_ln124_7 = xor i8 %con128_load_7, i8 %lk_load_7

]]></Node>
<StgValue><ssdm name="xor_ln124_7"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:82 %store_ln124 = store i8 %xor_ln124_7, i8 %rk_addr_7

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:90 %con128_load_8 = load i8 %con128_addr_8

]]></Node>
<StgValue><ssdm name="con128_load_8"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:93 %add_ln121_9 = add i8 %shl_ln, i8 105

]]></Node>
<StgValue><ssdm name="add_ln121_9"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:94 %zext_ln121_45 = zext i8 %add_ln121_9

]]></Node>
<StgValue><ssdm name="zext_ln121_45"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:95 %con128_addr_9 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_45

]]></Node>
<StgValue><ssdm name="con128_addr_9"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:100 %con128_load_9 = load i8 %con128_addr_9

]]></Node>
<StgValue><ssdm name="con128_load_9"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:12 %xor_ln124_22 = xor i8 %xor_ln124_6, i8 153

]]></Node>
<StgValue><ssdm name="xor_ln124_22"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:13 %store_ln124 = store i8 %xor_ln124_22, i8 %rk_addr_6

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:8 %lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_3, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc:9 %or_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln2

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="8">
<![CDATA[
for.inc:10 %trunc_ln249 = trunc i8 %lk_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln249"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:11 %lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_4, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc:12 %or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln3

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="8">
<![CDATA[
for.inc:13 %trunc_ln250 = trunc i8 %lk_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln250"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:51 %store_ln117 = store i8 %or_ln2, i4 %lk_addr_13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:52 %store_ln117 = store i8 %or_ln3, i4 %lk_addr_12

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="207" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:86 %add_ln121_16 = add i8 %or_ln300, i8 8

]]></Node>
<StgValue><ssdm name="add_ln121_16"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:87 %zext_ln121_44 = zext i8 %add_ln121_16

]]></Node>
<StgValue><ssdm name="zext_ln121_44"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:88 %rk_addr_8 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_44

]]></Node>
<StgValue><ssdm name="rk_addr_8"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:91 %xor_ln124_8 = xor i8 %con128_load_8, i8 %lk_load_8

]]></Node>
<StgValue><ssdm name="xor_ln124_8"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:92 %store_ln124 = store i8 %xor_ln124_8, i8 %rk_addr_8

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:100 %con128_load_9 = load i8 %con128_addr_9

]]></Node>
<StgValue><ssdm name="con128_load_9"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:101 %xor_ln124_9 = xor i8 %con128_load_9, i8 %lk_load_9

]]></Node>
<StgValue><ssdm name="xor_ln124_9"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:103 %add_ln121_10 = add i8 %shl_ln, i8 106

]]></Node>
<StgValue><ssdm name="add_ln121_10"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:104 %zext_ln121_47 = zext i8 %add_ln121_10

]]></Node>
<StgValue><ssdm name="zext_ln121_47"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:105 %con128_addr_10 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_47

]]></Node>
<StgValue><ssdm name="con128_addr_10"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:110 %con128_load_10 = load i8 %con128_addr_10

]]></Node>
<StgValue><ssdm name="con128_load_10"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:14 %xor_ln124_23 = xor i8 %xor_ln124_7, i8 136

]]></Node>
<StgValue><ssdm name="xor_ln124_23"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:15 %store_ln124 = store i8 %xor_ln124_23, i8 %rk_addr_7

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:14 %lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_5, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc:15 %or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln4

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="8">
<![CDATA[
for.inc:16 %trunc_ln251 = trunc i8 %lk_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:17 %lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_6, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc:18 %or_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln5

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="8">
<![CDATA[
for.inc:19 %trunc_ln252 = trunc i8 %lk_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:53 %store_ln117 = store i8 %or_ln4, i4 %lk_addr_11

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:54 %store_ln117 = store i8 %or_ln5, i4 %lk_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="228" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:96 %add_ln121_17 = add i8 %or_ln300, i8 9

]]></Node>
<StgValue><ssdm name="add_ln121_17"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:97 %zext_ln121_46 = zext i8 %add_ln121_17

]]></Node>
<StgValue><ssdm name="zext_ln121_46"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:98 %rk_addr_9 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_46

]]></Node>
<StgValue><ssdm name="rk_addr_9"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:102 %store_ln124 = store i8 %xor_ln124_9, i8 %rk_addr_9

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:110 %con128_load_10 = load i8 %con128_addr_10

]]></Node>
<StgValue><ssdm name="con128_load_10"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:111 %xor_ln124_10 = xor i8 %con128_load_10, i8 %lk_load_10

]]></Node>
<StgValue><ssdm name="xor_ln124_10"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:113 %add_ln121_11 = add i8 %shl_ln, i8 107

]]></Node>
<StgValue><ssdm name="add_ln121_11"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:114 %zext_ln121_49 = zext i8 %add_ln121_11

]]></Node>
<StgValue><ssdm name="zext_ln121_49"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:115 %con128_addr_11 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_49

]]></Node>
<StgValue><ssdm name="con128_addr_11"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:120 %con128_load_11 = load i8 %con128_addr_11

]]></Node>
<StgValue><ssdm name="con128_load_11"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:16 %xor_ln124_24 = xor i8 %xor_ln124_8, i8 119

]]></Node>
<StgValue><ssdm name="xor_ln124_24"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:17 %store_ln124 = store i8 %xor_ln124_24, i8 %rk_addr_8

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:20 %lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_7, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc:21 %or_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln6

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="8">
<![CDATA[
for.inc:22 %trunc_ln253 = trunc i8 %lk_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8">
<![CDATA[
for.inc:23 %trunc_ln253_1 = trunc i8 %lk_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc:24 %or_ln253_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_1, i7 %trunc_ln253

]]></Node>
<StgValue><ssdm name="or_ln253_i"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:55 %store_ln117 = store i8 %or_ln6, i4 %lk_addr_9

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:56 %store_ln117 = store i8 %or_ln253_i, i4 %lk_addr_8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="247" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:106 %add_ln121_18 = add i8 %or_ln300, i8 10

]]></Node>
<StgValue><ssdm name="add_ln121_18"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:107 %zext_ln121_48 = zext i8 %add_ln121_18

]]></Node>
<StgValue><ssdm name="zext_ln121_48"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:108 %rk_addr_10 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_48

]]></Node>
<StgValue><ssdm name="rk_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:112 %store_ln124 = store i8 %xor_ln124_10, i8 %rk_addr_10

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:120 %con128_load_11 = load i8 %con128_addr_11

]]></Node>
<StgValue><ssdm name="con128_load_11"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:121 %xor_ln124_11 = xor i8 %con128_load_11, i8 %lk_load_11

]]></Node>
<StgValue><ssdm name="xor_ln124_11"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:123 %add_ln121_12 = add i8 %shl_ln, i8 108

]]></Node>
<StgValue><ssdm name="add_ln121_12"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:124 %zext_ln121_51 = zext i8 %add_ln121_12

]]></Node>
<StgValue><ssdm name="zext_ln121_51"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:125 %con128_addr_12 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_51

]]></Node>
<StgValue><ssdm name="con128_addr_12"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:130 %con128_load_12 = load i8 %con128_addr_12

]]></Node>
<StgValue><ssdm name="con128_load_12"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:18 %xor_ln124_25 = xor i8 %xor_ln124_9, i8 102

]]></Node>
<StgValue><ssdm name="xor_ln124_25"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:19 %store_ln124 = store i8 %xor_ln124_25, i8 %rk_addr_9

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:25 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc:27 %or_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_8, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:28 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="8">
<![CDATA[
for.inc:29 %trunc_ln256 = trunc i8 %lk_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc:30 %or_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="8">
<![CDATA[
for.inc:32 %trunc_ln257 = trunc i8 %lk_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:57 %store_ln117 = store i8 %or_ln7, i4 %lk_addr_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:58 %store_ln117 = store i8 %or_ln8, i4 %lk_addr_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="267" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:116 %add_ln121_19 = add i8 %or_ln300, i8 11

]]></Node>
<StgValue><ssdm name="add_ln121_19"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:117 %zext_ln121_50 = zext i8 %add_ln121_19

]]></Node>
<StgValue><ssdm name="zext_ln121_50"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:118 %rk_addr_11 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_50

]]></Node>
<StgValue><ssdm name="rk_addr_11"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:122 %store_ln124 = store i8 %xor_ln124_11, i8 %rk_addr_11

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:130 %con128_load_12 = load i8 %con128_addr_12

]]></Node>
<StgValue><ssdm name="con128_load_12"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:131 %xor_ln124_12 = xor i8 %con128_load_12, i8 %lk_load_12

]]></Node>
<StgValue><ssdm name="xor_ln124_12"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:133 %add_ln121_13 = add i8 %shl_ln, i8 109

]]></Node>
<StgValue><ssdm name="add_ln121_13"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:134 %zext_ln121_53 = zext i8 %add_ln121_13

]]></Node>
<StgValue><ssdm name="zext_ln121_53"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:135 %con128_addr_13 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_53

]]></Node>
<StgValue><ssdm name="con128_addr_13"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:140 %con128_load_13 = load i8 %con128_addr_13

]]></Node>
<StgValue><ssdm name="con128_load_13"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:20 %xor_ln124_26 = xor i8 %xor_ln124_10, i8 85

]]></Node>
<StgValue><ssdm name="xor_ln124_26"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:21 %store_ln124 = store i8 %xor_ln124_26, i8 %rk_addr_10

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:31 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc:33 %or_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:34 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="8">
<![CDATA[
for.inc:35 %trunc_ln258 = trunc i8 %lk_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln258"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc:36 %or_ln10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="8">
<![CDATA[
for.inc:38 %trunc_ln259 = trunc i8 %lk_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln259"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:59 %store_ln117 = store i8 %or_ln9, i4 %lk_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:60 %store_ln117 = store i8 %or_ln10, i4 %lk_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="287" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:126 %add_ln121_20 = add i8 %or_ln300, i8 12

]]></Node>
<StgValue><ssdm name="add_ln121_20"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:127 %zext_ln121_52 = zext i8 %add_ln121_20

]]></Node>
<StgValue><ssdm name="zext_ln121_52"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:128 %rk_addr_12 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_52

]]></Node>
<StgValue><ssdm name="rk_addr_12"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:132 %store_ln124 = store i8 %xor_ln124_12, i8 %rk_addr_12

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:140 %con128_load_13 = load i8 %con128_addr_13

]]></Node>
<StgValue><ssdm name="con128_load_13"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:141 %xor_ln124_13 = xor i8 %con128_load_13, i8 %lk_load_13

]]></Node>
<StgValue><ssdm name="xor_ln124_13"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:143 %add_ln121_14 = add i8 %shl_ln, i8 110

]]></Node>
<StgValue><ssdm name="add_ln121_14"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:144 %zext_ln121_55 = zext i8 %add_ln121_14

]]></Node>
<StgValue><ssdm name="zext_ln121_55"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:145 %con128_addr_14 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_55

]]></Node>
<StgValue><ssdm name="con128_addr_14"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:150 %con128_load_14 = load i8 %con128_addr_14

]]></Node>
<StgValue><ssdm name="con128_load_14"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:22 %xor_ln124_27 = xor i8 %xor_ln124_11, i8 68

]]></Node>
<StgValue><ssdm name="xor_ln124_27"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:23 %store_ln124 = store i8 %xor_ln124_27, i8 %rk_addr_11

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:37 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc:39 %or_ln11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:40 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="8">
<![CDATA[
for.inc:41 %trunc_ln260 = trunc i8 %lk_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc:42 %or_ln12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="8">
<![CDATA[
for.inc:44 %trunc_ln261 = trunc i8 %lk_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln261"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:61 %store_ln117 = store i8 %or_ln11, i4 %lk_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:62 %store_ln117 = store i8 %or_ln12, i4 %lk_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="307" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:136 %add_ln121_21 = add i8 %or_ln300, i8 13

]]></Node>
<StgValue><ssdm name="add_ln121_21"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:137 %zext_ln121_54 = zext i8 %add_ln121_21

]]></Node>
<StgValue><ssdm name="zext_ln121_54"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:138 %rk_addr_13 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_54

]]></Node>
<StgValue><ssdm name="rk_addr_13"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:142 %store_ln124 = store i8 %xor_ln124_13, i8 %rk_addr_13

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:150 %con128_load_14 = load i8 %con128_addr_14

]]></Node>
<StgValue><ssdm name="con128_load_14"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:151 %xor_ln124_14 = xor i8 %con128_load_14, i8 %lk_load_14

]]></Node>
<StgValue><ssdm name="xor_ln124_14"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:153 %add_ln121_15 = add i8 %shl_ln, i8 111

]]></Node>
<StgValue><ssdm name="add_ln121_15"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:154 %zext_ln121_57 = zext i8 %add_ln121_15

]]></Node>
<StgValue><ssdm name="zext_ln121_57"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:155 %con128_addr_15 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_57

]]></Node>
<StgValue><ssdm name="con128_addr_15"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:160 %con128_load_15 = load i8 %con128_addr_15

]]></Node>
<StgValue><ssdm name="con128_load_15"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:24 %xor_ln124_28 = xor i8 %xor_ln124_12, i8 51

]]></Node>
<StgValue><ssdm name="xor_ln124_28"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:25 %store_ln124 = store i8 %xor_ln124_28, i8 %rk_addr_12

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:43 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc:45 %or_ln13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:46 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="8">
<![CDATA[
for.inc:47 %trunc_ln262 = trunc i8 %lk_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc:48 %or_ln14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:63 %store_ln117 = store i8 %or_ln13, i4 %lk_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc:64 %store_ln117 = store i8 %or_ln14, i4 %lk_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="326" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:146 %add_ln121_22 = add i8 %or_ln300, i8 14

]]></Node>
<StgValue><ssdm name="add_ln121_22"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:147 %zext_ln121_56 = zext i8 %add_ln121_22

]]></Node>
<StgValue><ssdm name="zext_ln121_56"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:148 %rk_addr_14 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_56

]]></Node>
<StgValue><ssdm name="rk_addr_14"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:152 %store_ln124 = store i8 %xor_ln124_14, i8 %rk_addr_14

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:160 %con128_load_15 = load i8 %con128_addr_15

]]></Node>
<StgValue><ssdm name="con128_load_15"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:161 %xor_ln124_15 = xor i8 %con128_load_15, i8 %lk_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_15"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:26 %xor_ln124_29 = xor i8 %xor_ln124_13, i8 34

]]></Node>
<StgValue><ssdm name="xor_ln124_29"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:27 %store_ln124 = store i8 %xor_ln124_29, i8 %rk_addr_13

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln300"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:156 %add_ln121_23 = add i8 %or_ln300, i8 15

]]></Node>
<StgValue><ssdm name="add_ln121_23"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:157 %zext_ln121_58 = zext i8 %add_ln121_23

]]></Node>
<StgValue><ssdm name="zext_ln121_58"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:158 %rk_addr_15 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_58

]]></Node>
<StgValue><ssdm name="rk_addr_15"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:162 %store_ln124 = store i8 %xor_ln124_15, i8 %rk_addr_15

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i28.split.0:28 %xor_ln124_30 = xor i8 %xor_ln124_14, i8 17

]]></Node>
<StgValue><ssdm name="xor_ln124_30"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:29 %store_ln124 = store i8 %xor_ln124_30, i8 %rk_addr_14

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %idx74_load = load i8 %idx74

]]></Node>
<StgValue><ssdm name="idx74_load"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:65 %add_ln315 = add i8 %idx74_load, i8 16

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:67 %store_ln309 = store i8 %add_ln315, i8 %idx74

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
for.inc:68 %br_ln309 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="345" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i28.split.0:30 %store_ln124 = store i8 %xor_ln124_15, i8 %rk_addr_15

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
while.body.i28.split.0:31 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
