OpenROAD 353633e018e57e35041db2841116ba382830b97b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X32.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 323136.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 6528 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 323136.
[INFO CTS-0047]     Number of keys in characterization LUT: 1468.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 383 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1666" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1665" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1664" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1663" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1662" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1661" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1660" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1659" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1658" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1657" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1656" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1655" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1654" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1653" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1652" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1651" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1650" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1649" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1648" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1647" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1646" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1645" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1644" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1643" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1642" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1641" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1640" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1639" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1638" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1637" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1636" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1635" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1634" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1633" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1632" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1631" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1630" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1629" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1628" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1627" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1626" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1625" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1624" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1623" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1622" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1621" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1620" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1619" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1618" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1617" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1616" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1615" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1614" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1613" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1612" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1611" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1610" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1609" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1608" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1607" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1606" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1605" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1604" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1603" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1602" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1601" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1600" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1599" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1598" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1597" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1596" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1595" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1594" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1593" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1592" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1591" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1590" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1589" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1588" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1587" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1586" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1585" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1584" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1583" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1582" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1581" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1580" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1579" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1578" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1577" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1576" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1575" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1574" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1573" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1572" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1571" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1570" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1569" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1568" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1567" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1566" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1565" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1564" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1563" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1562" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1561" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1560" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1559" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1558" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1557" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1556" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1555" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1554" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1553" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1552" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1551" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1550" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1549" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1548" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1547" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1546" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1545" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1544" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1543" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1542" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1541" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1540" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1539" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1538" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1537" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1536" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1535" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1534" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1533" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1532" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1531" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1530" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1529" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1528" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1527" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1526" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1525" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1524" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1523" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1522" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1521" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1520" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1519" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1518" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1517" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1516" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1515" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1514" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1513" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1512" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1511" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1510" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1509" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1508" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1507" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1506" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1505" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1504" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1503" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1502" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1501" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1500" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1499" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1498" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1497" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1496" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1495" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1494" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1493" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1492" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1491" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1490" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1489" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1488" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1487" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1486" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1485" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1484" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1483" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1482" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1481" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1480" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1479" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1478" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1477" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1476" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1475" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1474" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1473" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1472" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1471" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1470" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1469" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1468" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1467" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1466" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1465" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1464" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1463" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1462" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1461" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1460" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1459" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1458" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1457" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1456" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1455" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1454" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1453" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1452" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1451" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1450" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1449" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1448" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1447" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1446" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1445" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1444" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1443" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1442" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1441" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1440" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1439" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1438" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1437" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1436" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1435" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1434" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1433" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1432" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1431" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1430" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1429" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1428" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1427" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1426" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1425" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1424" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1423" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1422" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1421" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1420" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1419" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1418" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1417" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1416" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1415" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1414" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1413" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1412" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1411" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/_040_" has 16 sinks.
[WARNING CTS-0041] Net "net1410" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1409" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1408" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1407" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1406" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1405" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1404" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1403" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1402" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1401" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1400" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1399" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1398" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1397" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1396" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1395" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1394" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1393" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1392" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1391" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1390" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1389" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1388" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1387" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1386" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1385" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1384" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1383" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1382" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1381" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1380" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1379" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1378" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1377" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1376" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1375" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1374" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1373" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1372" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1371" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1370" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1369" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1368" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1367" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1366" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1365" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1364" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1363" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1362" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1361" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1360" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1359" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1358" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1357" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1356" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1355" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1354" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1353" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1352" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1351" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1350" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1349" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1348" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1347" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1346" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1345" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1344" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1343" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1342" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1341" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1340" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1339" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1338" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1337" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1336" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1335" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1334" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1333" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1332" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1331" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1330" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1329" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1328" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1327" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1326" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1325" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1324" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1323" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1322" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1321" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1320" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1319" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1318" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1317" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1316" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1315" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1314" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1313" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1312" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1311" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1310" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1309" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1308" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1307" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1306" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1305" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1304" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1303" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1302" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1301" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1300" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1299" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1298" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1297" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1296" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1295" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1294" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1293" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1292" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1291" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1290" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1289" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1288" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1287" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1286" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1285" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1284" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1283" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1282" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1281" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1280" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1279" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1278" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1277" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1276" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1275" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1274" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1273" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1272" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1271" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1270" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1269" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1268" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1267" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1266" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1265" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1264" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1263" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1262" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1261" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1260" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1259" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1258" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1257" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1256" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1255" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1254" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1253" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1252" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1251" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1250" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1249" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1248" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1247" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1246" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1245" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1244" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1243" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1242" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1241" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1240" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1239" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1238" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1237" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1236" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1235" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1234" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1233" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1232" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1231" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1230" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1229" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1228" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1227" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1226" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1225" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1224" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1223" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1222" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1221" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1220" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1219" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1218" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1217" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1216" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1215" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1214" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1213" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1212" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1211" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1210" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1209" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1208" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1207" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1206" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1205" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1204" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1203" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1202" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1201" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1200" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1199" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1198" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1197" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1196" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1195" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1194" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1193" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1192" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1191" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1190" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1189" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1188" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1187" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1186" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1185" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1184" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1183" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1182" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1181" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1180" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1179" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1178" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1177" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1176" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1175" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1174" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1173" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1172" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1171" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1170" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1169" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1168" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1167" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1166" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1165" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1164" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1163" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1162" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1161" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1160" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1159" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1158" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1157" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1156" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1155" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1154" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1153" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1152" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1151" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1150" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1149" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1148" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1147" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1146" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1145" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1144" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1143" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1142" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1141" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1140" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1139" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/_040_" has 16 sinks.
[WARNING CTS-0041] Net "net1138" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1137" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1136" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1135" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1134" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1133" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1132" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1131" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1130" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1129" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1128" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1127" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1126" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1125" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1124" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1123" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1122" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1121" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1120" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1119" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1118" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1117" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1116" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1115" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1114" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1113" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1112" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1111" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1110" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1109" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1108" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1107" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1106" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1105" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1104" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1103" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1102" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1101" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1100" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1099" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1098" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1097" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1096" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1095" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1094" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1093" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1092" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1091" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1090" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1089" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1088" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1087" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1086" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1085" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1084" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1083" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1082" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1081" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1080" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1079" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1078" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1077" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1076" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1075" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1074" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1073" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1072" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1071" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1070" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1069" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1068" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1067" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1066" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1065" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1064" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1063" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1062" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1061" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1060" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1059" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1058" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1057" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1056" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1055" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1054" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1053" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1052" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1051" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1050" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1049" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1048" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1047" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1046" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1045" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1044" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1043" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1042" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1041" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1040" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1039" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1038" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1037" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1036" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1035" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1034" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1033" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1032" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1031" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1030" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1029" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1028" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1027" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1026" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1025" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1024" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1023" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1022" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1021" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1020" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1019" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1018" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1017" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1016" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1015" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1014" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1013" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1012" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1011" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1010" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1009" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1008" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1007" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1006" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1005" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1004" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1003" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1002" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1001" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1000" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net999" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net998" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net997" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net996" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net995" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net994" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net993" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net992" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net991" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net990" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net989" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net988" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net987" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net986" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net985" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net984" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net983" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net982" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net981" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net980" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net979" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net978" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net977" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net976" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net975" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net974" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net973" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net972" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net971" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net970" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net969" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net968" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net967" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net966" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net965" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net964" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net963" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net962" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net961" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net960" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net959" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net958" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net957" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net956" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net955" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net954" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net953" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net952" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net951" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net950" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net949" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net948" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net947" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net946" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net945" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net944" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net943" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net942" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net941" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net940" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net939" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net938" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net937" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net936" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net935" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net934" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net933" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net932" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net931" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net930" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net929" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net928" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net927" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net926" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net925" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net924" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net923" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net922" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net921" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net920" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net919" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net918" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net917" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net916" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net915" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net914" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net913" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net912" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net911" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net910" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net909" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net908" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net907" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net906" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net905" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net904" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net903" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net902" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net901" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net900" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net899" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net898" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net897" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net896" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net895" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net894" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net893" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net892" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net891" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net890" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net889" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net888" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net887" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net886" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net885" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net884" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net883" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net882" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net881" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net880" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net879" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net878" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net877" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net876" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net875" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net874" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net873" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net872" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net871" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net870" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net869" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net868" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net867" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/_040_" has 16 sinks.
[WARNING CTS-0041] Net "net866" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net865" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net864" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net863" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net862" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net861" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net860" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net859" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net858" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net857" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net856" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net855" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net854" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net853" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net852" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net851" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net850" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net849" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net848" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net847" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net846" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net845" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net844" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net843" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net842" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net841" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net840" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net839" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net838" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net837" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net836" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net835" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net834" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net833" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net832" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net831" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net830" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net829" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net828" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net827" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net826" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net825" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net824" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net823" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net822" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net821" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net820" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net819" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net818" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net817" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net816" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net815" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net814" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net813" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net812" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net811" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net810" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net809" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net808" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net807" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net806" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net805" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net804" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net803" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net802" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net801" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net800" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net799" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net798" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net797" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net796" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net795" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net794" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net793" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net792" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net791" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net790" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net789" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net788" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net787" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net786" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net785" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net784" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net783" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net782" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net781" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net780" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net779" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net778" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net777" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net776" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net775" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net774" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net773" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net772" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net771" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net770" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net769" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net768" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net767" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net766" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net765" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net764" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net763" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net762" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net761" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net760" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net759" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net758" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net757" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net756" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net755" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net754" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net753" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net752" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net751" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net750" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net749" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net748" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net747" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net746" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net745" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net744" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net743" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net742" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net741" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net740" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net739" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net738" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net737" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net736" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net735" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net734" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net733" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net732" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net731" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net730" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net729" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net728" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net727" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net726" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net725" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net724" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net723" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net722" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net721" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net720" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net719" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net718" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net717" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net716" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net715" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net714" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net713" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net712" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net711" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net710" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net709" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net708" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net707" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net706" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net705" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net704" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net703" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net702" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net701" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net700" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net699" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net698" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net697" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net696" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net695" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net694" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net693" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net692" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net691" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net690" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net689" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net688" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net687" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net686" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net685" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net684" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net683" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net682" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net681" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net680" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net679" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net678" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net677" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net676" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net675" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net674" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net673" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net672" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net671" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net670" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net669" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net668" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net667" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] message limit reached, this message will no longer print
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_" has 64 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/_040_" has 16 sinks.
[INFO CTS-0008] TritonCTS found 533 clock nets.
[INFO CTS-0097] Characterization used 4 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 383.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 25.
[INFO CTS-0024]  Normalized sink region: [(0.428929, 0.7125), (49.1452, 49.09)].
[INFO CTS-0025]     Width:  48.7163.
[INFO CTS-0026]     Height: 48.3775.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 24.3581 X 48.3775
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 9382 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 2
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 25.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(249640, 187250), (266850, 254450)].
[INFO CTS-0024]  Normalized sink region: [(17.8314, 13.375), (19.0607, 18.175)].
[INFO CTS-0025]     Width:  1.2293.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.2293 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.6146 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 28 sinks, 2 sinks closer to other cluster.
 Out of 36 sinks, 5 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6146 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(199360, 197225), (248660, 230825)].
[INFO CTS-0024]  Normalized sink region: [(14.24, 14.0875), (17.7614, 16.4875)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7607 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195560, 194775), (244100, 228375)].
[INFO CTS-0024]  Normalized sink region: [(13.9686, 13.9125), (17.4357, 16.3125)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206200, 191625), (248380, 225225)].
[INFO CTS-0024]  Normalized sink region: [(14.7286, 13.6875), (17.7414, 16.0875)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(214460, 202825), (250940, 228375)].
[INFO CTS-0024]  Normalized sink region: [(15.3186, 14.4875), (17.9243, 16.3125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269180, 233975), (329220, 253225)].
[INFO CTS-0024]  Normalized sink region: [(19.2271, 16.7125), (23.5157, 18.0875)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272600, 230825), (331500, 258825)].
[INFO CTS-0024]  Normalized sink region: [(19.4714, 16.4875), (23.6786, 18.4875)].
[INFO CTS-0025]     Width:  4.2071.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1036 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274500, 228375), (314500, 256375)].
[INFO CTS-0024]  Normalized sink region: [(19.6071, 16.3125), (22.4643, 18.3125)].
[INFO CTS-0025]     Width:  2.8571.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274880, 230825), (320480, 256375)].
[INFO CTS-0024]  Normalized sink region: [(19.6343, 16.4875), (22.8914, 18.3125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(264620, 250775), (308800, 284375)].
[INFO CTS-0024]  Normalized sink region: [(18.9014, 17.9125), (22.0571, 20.3125)].
[INFO CTS-0025]     Width:  3.1557.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5779 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268800, 256375), (312220, 286825)].
[INFO CTS-0024]  Normalized sink region: [(19.2, 18.3125), (22.3014, 20.4875)].
[INFO CTS-0025]     Width:  3.1014.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5507 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(275640, 256375), (325040, 286825)].
[INFO CTS-0024]  Normalized sink region: [(19.6886, 18.3125), (23.2171, 20.4875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(266900, 258825), (318200, 284375)].
[INFO CTS-0024]  Normalized sink region: [(19.0643, 18.4875), (22.7286, 20.3125)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221300, 236425), (252460, 273175)].
[INFO CTS-0024]  Normalized sink region: [(15.8071, 16.8875), (18.0329, 19.5125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221680, 239575), (252840, 273175)].
[INFO CTS-0024]  Normalized sink region: [(15.8343, 17.1125), (18.06, 19.5125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268040, 202825), (314780, 225225)].
[INFO CTS-0024]  Normalized sink region: [(19.1457, 14.4875), (22.4843, 16.0875)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6693 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(267660, 200375), (311360, 225225)].
[INFO CTS-0024]  Normalized sink region: [(19.1186, 14.3125), (22.24, 16.0875)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(266240, 197225), (328460, 225225)].
[INFO CTS-0024]  Normalized sink region: [(19.0171, 14.0875), (23.4614, 16.0875)].
[INFO CTS-0025]     Width:  4.4443.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2221 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(266240, 197225), (329220, 225225)].
[INFO CTS-0024]  Normalized sink region: [(19.0171, 14.0875), (23.5157, 16.0875)].
[INFO CTS-0025]     Width:  4.4986.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2493 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(266140, 166775), (315160, 191625)].
[INFO CTS-0024]  Normalized sink region: [(19.01, 11.9125), (22.5114, 13.6875)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(263580, 169225), (311460, 194775)].
[INFO CTS-0024]  Normalized sink region: [(18.8271, 12.0875), (22.2471, 13.9125)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269180, 166775), (326180, 191625)].
[INFO CTS-0024]  Normalized sink region: [(19.2271, 11.9125), (23.2986, 13.6875)].
[INFO CTS-0025]     Width:  4.0714.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(263860, 169225), (322000, 197225)].
[INFO CTS-0024]  Normalized sink region: [(18.8471, 12.0875), (23, 14.0875)].
[INFO CTS-0025]     Width:  4.1529.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0764 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198600, 163625), (250180, 186025)].
[INFO CTS-0024]  Normalized sink region: [(14.1857, 11.6875), (17.87, 13.2875)].
[INFO CTS-0025]     Width:  3.6843.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8421 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195560, 161175), (249800, 189175)].
[INFO CTS-0024]  Normalized sink region: [(13.9686, 11.5125), (17.8429, 13.5125)].
[INFO CTS-0025]     Width:  3.8743.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(205720, 166775), (259300, 191625)].
[INFO CTS-0024]  Normalized sink region: [(14.6943, 11.9125), (18.5214, 13.6875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(205720, 166775), (257400, 189175)].
[INFO CTS-0024]  Normalized sink region: [(14.6943, 11.9125), (18.3857, 13.5125)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(200120, 253225), (263860, 292425)].
[INFO CTS-0024]  Normalized sink region: [(14.2943, 18.0875), (18.8471, 20.8875)].
[INFO CTS-0025]     Width:  4.5529.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2764 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(197740, 250775), (257020, 289975)].
[INFO CTS-0024]  Normalized sink region: [(14.1243, 17.9125), (18.3586, 20.7125)].
[INFO CTS-0025]     Width:  4.2343.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(204200, 242025), (255120, 292425)].
[INFO CTS-0024]  Normalized sink region: [(14.5857, 17.2875), (18.2229, 20.8875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(201640, 239575), (257400, 295575)].
[INFO CTS-0024]  Normalized sink region: [(14.4029, 17.1125), (18.3857, 21.1125)].
[INFO CTS-0025]     Width:  3.9829.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9829 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(210760, 230825), (258540, 278775)].
[INFO CTS-0024]  Normalized sink region: [(15.0543, 16.4875), (18.4671, 19.9125)].
[INFO CTS-0025]     Width:  3.4129.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4129 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211520, 233975), (257400, 278775)].
[INFO CTS-0024]  Normalized sink region: [(15.1086, 16.7125), (18.3857, 19.9125)].
[INFO CTS-0025]     Width:  3.2771.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6386 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(108390, 209650), (144110, 240800)].
[INFO CTS-0024]  Normalized sink region: [(7.74214, 14.975), (10.2936, 17.2)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.2757 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.2757 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.6379 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
 Out of 17 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(86880, 230825), (117180, 301175)].
[INFO CTS-0024]  Normalized sink region: [(6.20571, 16.4875), (8.37, 21.5125)].
[INFO CTS-0025]     Width:  2.1643.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1643 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(83740, 230825), (115280, 298025)].
[INFO CTS-0024]  Normalized sink region: [(5.98143, 16.4875), (8.23429, 21.2875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(81940, 230825), (115280, 301175)].
[INFO CTS-0024]  Normalized sink region: [(5.85286, 16.4875), (8.23429, 21.5125)].
[INFO CTS-0025]     Width:  2.3814.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3814 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(128580, 191625), (163160, 211575)].
[INFO CTS-0024]  Normalized sink region: [(9.18429, 13.6875), (11.6543, 15.1125)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2350 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(145680, 163625), (186340, 202825)].
[INFO CTS-0024]  Normalized sink region: [(10.4057, 11.6875), (13.31, 14.4875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147200, 166775), (188620, 205975)].
[INFO CTS-0024]  Normalized sink region: [(10.5143, 11.9125), (13.4729, 14.7125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(133900, 163625), (175420, 205975)].
[INFO CTS-0024]  Normalized sink region: [(9.56429, 11.6875), (12.53, 14.7125)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9657 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140360, 163625), (181500, 200375)].
[INFO CTS-0024]  Normalized sink region: [(10.0257, 11.6875), (12.9643, 14.3125)].
[INFO CTS-0025]     Width:  2.9386.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4693 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147580, 222775), (184440, 253225)].
[INFO CTS-0024]  Normalized sink region: [(10.5414, 15.9125), (13.1743, 18.0875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3164 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(145680, 222775), (192040, 253225)].
[INFO CTS-0024]  Normalized sink region: [(10.4057, 15.9125), (13.7171, 18.0875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146160, 211575), (195460, 245175)].
[INFO CTS-0024]  Normalized sink region: [(10.44, 15.1125), (13.9614, 17.5125)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7607 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146160, 211575), (190140, 242025)].
[INFO CTS-0024]  Normalized sink region: [(10.44, 15.1125), (13.5814, 17.2875)].
[INFO CTS-0025]     Width:  3.1414.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5707 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126300, 247625), (156420, 289975)].
[INFO CTS-0024]  Normalized sink region: [(9.02143, 17.6875), (11.1729, 20.7125)].
[INFO CTS-0025]     Width:  2.1514.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1514 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(131240, 250775), (159740, 292425)].
[INFO CTS-0024]  Normalized sink region: [(9.37429, 17.9125), (11.41, 20.8875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(77380, 172375), (132100, 208425)].
[INFO CTS-0024]  Normalized sink region: [(5.52714, 12.3125), (9.43571, 14.8875)].
[INFO CTS-0025]     Width:  3.9086.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(74620, 172375), (129820, 211575)].
[INFO CTS-0024]  Normalized sink region: [(5.33, 12.3125), (9.27286, 15.1125)].
[INFO CTS-0025]     Width:  3.9429.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9714 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(84120, 174825), (123260, 214025)].
[INFO CTS-0024]  Normalized sink region: [(6.00857, 12.4875), (8.80429, 15.2875)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(83740, 174825), (119180, 211575)].
[INFO CTS-0024]  Normalized sink region: [(5.98143, 12.4875), (8.51286, 15.1125)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5314 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(80040, 163625), (119080, 217175)].
[INFO CTS-0024]  Normalized sink region: [(5.71714, 11.6875), (8.50571, 15.5125)].
[INFO CTS-0025]     Width:  2.7886.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7886 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73860, 161175), (117280, 219625)].
[INFO CTS-0024]  Normalized sink region: [(5.27571, 11.5125), (8.37714, 15.6875)].
[INFO CTS-0025]     Width:  3.1014.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1014 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(76520, 158025), (127060, 225225)].
[INFO CTS-0024]  Normalized sink region: [(5.46571, 11.2875), (9.07571, 16.0875)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6100 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(74340, 158025), (124500, 228375)].
[INFO CTS-0024]  Normalized sink region: [(5.31, 11.2875), (8.89286, 16.3125)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5829 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(79560, 242025), (118420, 284375)].
[INFO CTS-0024]  Normalized sink region: [(5.68286, 17.2875), (8.45857, 20.3125)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7757 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(76900, 239575), (115280, 284375)].
[INFO CTS-0024]  Normalized sink region: [(5.49286, 17.1125), (8.23429, 20.3125)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7414 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(78800, 236425), (121360, 292425)].
[INFO CTS-0024]  Normalized sink region: [(5.62857, 16.8875), (8.66857, 20.8875)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0400 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(75000, 233975), (118700, 289975)].
[INFO CTS-0024]  Normalized sink region: [(5.35714, 16.7125), (8.47857, 20.7125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(145680, 250775), (182260, 301175)].
[INFO CTS-0024]  Normalized sink region: [(10.4057, 17.9125), (13.0186, 21.5125)].
[INFO CTS-0025]     Width:  2.6129.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6129 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(145300, 245175), (177980, 298025)].
[INFO CTS-0024]  Normalized sink region: [(10.3786, 17.5125), (12.7129, 21.2875)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(151760, 239575), (193180, 298025)].
[INFO CTS-0024]  Normalized sink region: [(10.84, 17.1125), (13.7986, 21.2875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9586 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(148720, 236425), (192800, 295575)].
[INFO CTS-0024]  Normalized sink region: [(10.6229, 16.8875), (13.7714, 21.1125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(122980, 239575), (149860, 301175)].
[INFO CTS-0024]  Normalized sink region: [(8.78429, 17.1125), (10.7043, 21.5125)].
[INFO CTS-0025]     Width:  1.9200.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9200 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126300, 239575), (152520, 298025)].
[INFO CTS-0024]  Normalized sink region: [(9.02143, 17.1125), (10.8943, 21.2875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(243560, 86450), (286610, 112000)].
[INFO CTS-0024]  Normalized sink region: [(17.3971, 6.175), (20.4721, 8)].
[INFO CTS-0025]     Width:  3.0750.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.5375 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.5375 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.7688 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 15 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(213320, 110775), (268040, 163625)].
[INFO CTS-0024]  Normalized sink region: [(15.2371, 7.9125), (19.1457, 11.6875)].
[INFO CTS-0025]     Width:  3.9086.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211420, 113225), (264240, 163625)].
[INFO CTS-0024]  Normalized sink region: [(15.1014, 8.0875), (18.8743, 11.6875)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(207720, 107625), (265000, 158025)].
[INFO CTS-0024]  Normalized sink region: [(14.8371, 7.6875), (18.9286, 11.2875)].
[INFO CTS-0025]     Width:  4.0914.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0457 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221680, 99575), (266140, 133175)].
[INFO CTS-0024]  Normalized sink region: [(15.8343, 7.1125), (19.01, 9.5125)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5879 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(275360, 32375), (313640, 90825)].
[INFO CTS-0024]  Normalized sink region: [(19.6686, 2.3125), (22.4029, 6.4875)].
[INFO CTS-0025]     Width:  2.7343.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7343 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(276400, 29225), (312500, 88375)].
[INFO CTS-0024]  Normalized sink region: [(19.7429, 2.0875), (22.3214, 6.3125)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(263580, 32375), (303760, 82775)].
[INFO CTS-0024]  Normalized sink region: [(18.8271, 2.3125), (21.6971, 5.9125)].
[INFO CTS-0025]     Width:  2.8700.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8700 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269660, 32375), (306900, 85225)].
[INFO CTS-0024]  Normalized sink region: [(19.2614, 2.3125), (21.9214, 6.0875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(266240, 68425), (310700, 96425)].
[INFO CTS-0024]  Normalized sink region: [(19.0171, 4.8875), (22.1929, 6.8875)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5879 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274120, 65975), (311360, 96425)].
[INFO CTS-0024]  Normalized sink region: [(19.58, 4.7125), (22.24, 6.8875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269560, 60375), (320860, 96425)].
[INFO CTS-0024]  Normalized sink region: [(19.2543, 4.3125), (22.9186, 6.8875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(266240, 62825), (320480, 96425)].
[INFO CTS-0024]  Normalized sink region: [(19.0171, 4.4875), (22.8914, 6.8875)].
[INFO CTS-0025]     Width:  3.8743.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9371 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(289040, 102025), (328940, 144375)].
[INFO CTS-0024]  Normalized sink region: [(20.6457, 7.2875), (23.4957, 10.3125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8500 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(292740, 105175), (332640, 144375)].
[INFO CTS-0024]  Normalized sink region: [(20.91, 7.5125), (23.76, 10.3125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(216360, 34825), (257500, 88375)].
[INFO CTS-0024]  Normalized sink region: [(15.4543, 2.4875), (18.3929, 6.3125)].
[INFO CTS-0025]     Width:  2.9386.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9386 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208860, 32375), (254360, 85225)].
[INFO CTS-0024]  Normalized sink region: [(14.9186, 2.3125), (18.1686, 6.0875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2500 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211900, 34825), (261580, 96425)].
[INFO CTS-0024]  Normalized sink region: [(15.1357, 2.4875), (18.6843, 6.8875)].
[INFO CTS-0025]     Width:  3.5486.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5486 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211040, 32375), (257500, 99575)].
[INFO CTS-0024]  Normalized sink region: [(15.0743, 2.3125), (18.3929, 7.1125)].
[INFO CTS-0025]     Width:  3.3186.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3186 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(203060, 46025), (251320, 90825)].
[INFO CTS-0024]  Normalized sink region: [(14.5043, 3.2875), (17.9514, 6.4875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(199260, 49175), (246000, 96425)].
[INFO CTS-0024]  Normalized sink region: [(14.2329, 3.5125), (17.5714, 6.8875)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3386 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(205720, 43575), (245340, 96425)].
[INFO CTS-0024]  Normalized sink region: [(14.6943, 3.1125), (17.5243, 6.8875)].
[INFO CTS-0025]     Width:  2.8300.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8300 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(203160, 40425), (245240, 96425)].
[INFO CTS-0024]  Normalized sink region: [(14.5114, 2.8875), (17.5171, 6.8875)].
[INFO CTS-0025]     Width:  3.0057.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0057 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(203160, 99575), (253980, 149975)].
[INFO CTS-0024]  Normalized sink region: [(14.5114, 7.1125), (18.1414, 10.7125)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198600, 105175), (253980, 152425)].
[INFO CTS-0024]  Normalized sink region: [(14.1857, 7.5125), (18.1414, 10.8875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(213320, 105175), (256640, 149975)].
[INFO CTS-0024]  Normalized sink region: [(15.2371, 7.5125), (18.3314, 10.7125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0943 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(210380, 107625), (258640, 149975)].
[INFO CTS-0024]  Normalized sink region: [(15.0271, 7.6875), (18.4743, 10.7125)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272220, 110775), (311740, 155575)].
[INFO CTS-0024]  Normalized sink region: [(19.4443, 7.9125), (22.2671, 11.1125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8229 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(276400, 110775), (312120, 163625)].
[INFO CTS-0024]  Normalized sink region: [(19.7429, 7.9125), (22.2943, 11.6875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(278020, 113225), (323900, 163625)].
[INFO CTS-0024]  Normalized sink region: [(19.8586, 8.0875), (23.1357, 11.6875)].
[INFO CTS-0025]     Width:  3.2771.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2771 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272700, 113225), (321620, 163625)].
[INFO CTS-0024]  Normalized sink region: [(19.4786, 8.0875), (22.9729, 11.6875)].
[INFO CTS-0025]     Width:  3.4943.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4943 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(288560, 99575), (328840, 149975)].
[INFO CTS-0024]  Normalized sink region: [(20.6114, 7.1125), (23.4886, 10.7125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8771 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(287140, 102025), (330840, 155575)].
[INFO CTS-0024]  Normalized sink region: [(20.51, 7.2875), (23.6314, 11.1125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(123100, 67200), (152090, 108850)].
[INFO CTS-0024]  Normalized sink region: [(8.79286, 4.8), (10.8636, 7.775)].
[INFO CTS-0025]     Width:  2.0707.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.0707 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.0354 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0354 X 0.7437
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(135520, 90825), (197080, 135625)].
[INFO CTS-0024]  Normalized sink region: [(9.68, 6.4875), (14.0771, 9.6875)].
[INFO CTS-0025]     Width:  4.3971.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(137700, 88375), (196320, 135625)].
[INFO CTS-0024]  Normalized sink region: [(9.83571, 6.3125), (14.0229, 9.6875)].
[INFO CTS-0025]     Width:  4.1871.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0936 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(136560, 85225), (192900, 141225)].
[INFO CTS-0024]  Normalized sink region: [(9.75429, 6.0875), (13.7786, 10.0875)].
[INFO CTS-0025]     Width:  4.0243.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0121 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(145680, 93975), (169240, 121975)].
[INFO CTS-0024]  Normalized sink region: [(10.4057, 6.7125), (12.0886, 8.7125)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(85640, 21175), (136560, 65975)].
[INFO CTS-0024]  Normalized sink region: [(6.11714, 1.5125), (9.75429, 4.7125)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(87920, 23625), (141500, 68425)].
[INFO CTS-0024]  Normalized sink region: [(6.28, 1.6875), (10.1071, 4.8875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(82700, 26775), (136940, 71575)].
[INFO CTS-0024]  Normalized sink region: [(5.90714, 1.9125), (9.78143, 5.1125)].
[INFO CTS-0025]     Width:  3.8743.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9371 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(84500, 21175), (144160, 77175)].
[INFO CTS-0024]  Normalized sink region: [(6.03571, 1.5125), (10.2971, 5.5125)].
[INFO CTS-0025]     Width:  4.2614.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1307 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73860, 29225), (133900, 85225)].
[INFO CTS-0024]  Normalized sink region: [(5.27571, 2.0875), (9.56429, 6.0875)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(76520, 34825), (138840, 85225)].
[INFO CTS-0024]  Normalized sink region: [(5.46571, 2.4875), (9.91714, 6.0875)].
[INFO CTS-0025]     Width:  4.4514.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(79660, 40425), (131340, 82775)].
[INFO CTS-0024]  Normalized sink region: [(5.69, 2.8875), (9.38143, 5.9125)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(74720, 34825), (132380, 79625)].
[INFO CTS-0024]  Normalized sink region: [(5.33714, 2.4875), (9.45571, 5.6875)].
[INFO CTS-0025]     Width:  4.1186.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0593 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(150340, 23625), (193560, 71575)].
[INFO CTS-0024]  Normalized sink region: [(10.7386, 1.6875), (13.8257, 5.1125)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0871 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(151480, 21175), (194700, 68425)].
[INFO CTS-0024]  Normalized sink region: [(10.82, 1.5125), (13.9071, 4.8875)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0871 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(80040, 90825), (127820, 127575)].
[INFO CTS-0024]  Normalized sink region: [(5.71714, 6.4875), (9.13, 9.1125)].
[INFO CTS-0025]     Width:  3.4129.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7064 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(77660, 88375), (124020, 130025)].
[INFO CTS-0024]  Normalized sink region: [(5.54714, 6.3125), (8.85857, 9.2875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(71960, 96425), (128200, 130025)].
[INFO CTS-0024]  Normalized sink region: [(5.14, 6.8875), (9.15714, 9.2875)].
[INFO CTS-0025]     Width:  4.0171.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73480, 96425), (124780, 133175)].
[INFO CTS-0024]  Normalized sink region: [(5.24857, 6.8875), (8.91286, 9.5125)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(82320, 110775), (127820, 152425)].
[INFO CTS-0024]  Normalized sink region: [(5.88, 7.9125), (9.13, 10.8875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(80320, 110775), (131620, 152425)].
[INFO CTS-0024]  Normalized sink region: [(5.73714, 7.9125), (9.40143, 10.8875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(89820, 105175), (136560, 155575)].
[INFO CTS-0024]  Normalized sink region: [(6.41571, 7.5125), (9.75429, 11.1125)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3386 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(89440, 107625), (129340, 155575)].
[INFO CTS-0024]  Normalized sink region: [(6.38857, 7.6875), (9.23857, 11.1125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8500 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(138940, 102025), (185300, 152425)].
[INFO CTS-0024]  Normalized sink region: [(9.92429, 7.2875), (13.2357, 10.8875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3114 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140460, 99575), (184160, 155575)].
[INFO CTS-0024]  Normalized sink region: [(10.0329, 7.1125), (13.1543, 11.1125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(145020, 90825), (192420, 158025)].
[INFO CTS-0024]  Normalized sink region: [(10.3586, 6.4875), (13.7443, 11.2875)].
[INFO CTS-0025]     Width:  3.3857.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3857 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141500, 88375), (188240, 161175)].
[INFO CTS-0024]  Normalized sink region: [(10.1071, 6.3125), (13.4457, 11.5125)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3386 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(115000, 34825), (181880, 85225)].
[INFO CTS-0024]  Normalized sink region: [(8.21429, 2.4875), (12.9914, 6.0875)].
[INFO CTS-0025]     Width:  4.7771.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(109680, 34825), (182160, 79625)].
[INFO CTS-0024]  Normalized sink region: [(7.83429, 2.4875), (13.0114, 5.6875)].
[INFO CTS-0025]     Width:  5.1771.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5886 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(121460, 29225), (176460, 85225)].
[INFO CTS-0024]  Normalized sink region: [(8.67571, 2.0875), (12.6043, 6.0875)].
[INFO CTS-0025]     Width:  3.9286.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120600, 32375), (174180, 82775)].
[INFO CTS-0024]  Normalized sink region: [(8.61429, 2.3125), (12.4414, 5.9125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(152520, 26775), (187200, 77175)].
[INFO CTS-0024]  Normalized sink region: [(10.8943, 1.9125), (13.3714, 5.5125)].
[INFO CTS-0025]     Width:  2.4771.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4771 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(155940, 21175), (189380, 74025)].
[INFO CTS-0024]  Normalized sink region: [(11.1386, 1.5125), (13.5271, 5.2875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/_040_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(298010, 22645), (326780, 63805)].
[INFO CTS-0024]  Normalized sink region: [(21.2864, 1.6175), (23.3414, 4.5575)].
[INFO CTS-0025]     Width:  2.0550.
[INFO CTS-0026]     Height: 2.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0550 X 1.4700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(588600, 627200), (616450, 666400)].
[INFO CTS-0024]  Normalized sink region: [(42.0429, 44.8), (44.0321, 47.6)].
[INFO CTS-0025]     Width:  1.9893.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.9893 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9946 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9946 X 0.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 21 sinks, 2 sinks closer to other cluster.
 Out of 14 sinks, 1 sinks closer to other cluster.
 Out of 14 sinks, 4 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(556460, 648375), (603580, 690025)].
[INFO CTS-0024]  Normalized sink region: [(39.7471, 46.3125), (43.1129, 49.2875)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(556460, 648375), (598640, 690025)].
[INFO CTS-0024]  Normalized sink region: [(39.7471, 46.3125), (42.76, 49.2875)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(552760, 653975), (595600, 687575)].
[INFO CTS-0024]  Normalized sink region: [(39.4829, 46.7125), (42.5429, 49.1125)].
[INFO CTS-0025]     Width:  3.0600.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5300 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(561400, 609175), (606240, 639625)].
[INFO CTS-0024]  Normalized sink region: [(40.1, 43.5125), (43.3029, 45.6875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(611660, 614775), (674640, 634025)].
[INFO CTS-0024]  Normalized sink region: [(43.69, 43.9125), (48.1886, 45.2875)].
[INFO CTS-0025]     Width:  4.4986.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2493 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(613560, 614775), (672740, 639625)].
[INFO CTS-0024]  Normalized sink region: [(43.8257, 43.9125), (48.0529, 45.6875)].
[INFO CTS-0025]     Width:  4.2271.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1136 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(616120, 609175), (662960, 639625)].
[INFO CTS-0024]  Normalized sink region: [(44.0086, 43.5125), (47.3543, 45.6875)].
[INFO CTS-0025]     Width:  3.3457.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6729 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619160, 609175), (669040, 642775)].
[INFO CTS-0024]  Normalized sink region: [(44.2257, 43.5125), (47.7886, 45.9125)].
[INFO CTS-0025]     Width:  3.5629.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7814 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(613460, 586775), (657260, 622825)].
[INFO CTS-0024]  Normalized sink region: [(43.8186, 41.9125), (46.9471, 44.4875)].
[INFO CTS-0025]     Width:  3.1286.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5643 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619920, 583625), (658780, 622825)].
[INFO CTS-0024]  Normalized sink region: [(44.28, 41.6875), (47.0557, 44.4875)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7757 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(616120, 583625), (671980, 631575)].
[INFO CTS-0024]  Normalized sink region: [(44.0086, 41.6875), (47.9986, 45.1125)].
[INFO CTS-0025]     Width:  3.9900.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9950 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(611560, 583625), (666380, 628425)].
[INFO CTS-0024]  Normalized sink region: [(43.6829, 41.6875), (47.5986, 44.8875)].
[INFO CTS-0025]     Width:  3.9157.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9579 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(530720, 589225), (590280, 645225)].
[INFO CTS-0024]  Normalized sink region: [(37.9086, 42.0875), (42.1629, 46.0875)].
[INFO CTS-0025]     Width:  4.2543.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1271 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(536320, 594825), (593700, 642775)].
[INFO CTS-0024]  Normalized sink region: [(38.3086, 42.4875), (42.4071, 45.9125)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(609380, 645225), (670080, 684425)].
[INFO CTS-0024]  Normalized sink region: [(43.5271, 46.0875), (47.8629, 48.8875)].
[INFO CTS-0025]     Width:  4.3357.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1679 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(606340, 645225), (673880, 687575)].
[INFO CTS-0024]  Normalized sink region: [(43.31, 46.0875), (48.1343, 49.1125)].
[INFO CTS-0025]     Width:  4.8243.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4121 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(617640, 645225), (674360, 690025)].
[INFO CTS-0024]  Normalized sink region: [(44.1171, 46.0875), (48.1686, 49.2875)].
[INFO CTS-0025]     Width:  4.0514.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0257 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(614220, 645225), (674640, 690025)].
[INFO CTS-0024]  Normalized sink region: [(43.8729, 46.0875), (48.1886, 49.2875)].
[INFO CTS-0025]     Width:  4.3157.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1579 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(612320, 659575), (658300, 695625)].
[INFO CTS-0024]  Normalized sink region: [(43.7371, 47.1125), (47.0214, 49.6875)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(610800, 662025), (657640, 698775)].
[INFO CTS-0024]  Normalized sink region: [(43.6286, 47.2875), (46.9743, 49.9125)].
[INFO CTS-0025]     Width:  3.3457.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6729 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(618020, 653975), (667040, 701225)].
[INFO CTS-0024]  Normalized sink region: [(44.1443, 46.7125), (47.6457, 50.0875)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619540, 653975), (664000, 698775)].
[INFO CTS-0024]  Normalized sink region: [(44.2529, 46.7125), (47.4286, 49.9125)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1757 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537560, 653975), (589900, 695625)].
[INFO CTS-0024]  Normalized sink region: [(38.3971, 46.7125), (42.1357, 49.6875)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8693 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537560, 659575), (589900, 698775)].
[INFO CTS-0024]  Normalized sink region: [(38.3971, 47.1125), (42.1357, 49.9125)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8693 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546200, 648375), (601780, 698775)].
[INFO CTS-0024]  Normalized sink region: [(39.0143, 46.3125), (42.9843, 49.9125)].
[INFO CTS-0025]     Width:  3.9700.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9850 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545160, 653975), (607000, 698775)].
[INFO CTS-0024]  Normalized sink region: [(38.94, 46.7125), (43.3571, 49.9125)].
[INFO CTS-0025]     Width:  4.4171.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2086 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(558740, 594825), (608900, 634025)].
[INFO CTS-0024]  Normalized sink region: [(39.91, 42.4875), (43.4929, 45.2875)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(554280, 594825), (604720, 634025)].
[INFO CTS-0024]  Normalized sink region: [(39.5914, 42.4875), (43.1943, 45.2875)].
[INFO CTS-0025]     Width:  3.6029.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8014 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(555700, 583625), (606620, 625975)].
[INFO CTS-0024]  Normalized sink region: [(39.6929, 41.6875), (43.33, 44.7125)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(549720, 586775), (603200, 625975)].
[INFO CTS-0024]  Normalized sink region: [(39.2657, 41.9125), (43.0857, 44.7125)].
[INFO CTS-0025]     Width:  3.8200.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9100 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(528440, 603575), (585820, 639625)].
[INFO CTS-0024]  Normalized sink region: [(37.7457, 43.1125), (41.8443, 45.6875)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(528440, 600425), (587340, 645225)].
[INFO CTS-0024]  Normalized sink region: [(37.7457, 42.8875), (41.9529, 46.0875)].
[INFO CTS-0025]     Width:  4.2071.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1036 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(573400, 504000), (623290, 526400)].
[INFO CTS-0024]  Normalized sink region: [(40.9571, 36), (44.5207, 37.6)].
[INFO CTS-0025]     Width:  3.5636.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.7818 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.7818 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8909 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
 Out of 14 sinks, 2 sinks closer to other cluster.
 Out of 14 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546580, 519575), (585440, 564375)].
[INFO CTS-0024]  Normalized sink region: [(39.0414, 37.1125), (41.8171, 40.3125)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7757 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545820, 519575), (584200, 561225)].
[INFO CTS-0024]  Normalized sink region: [(38.9871, 37.1125), (41.7286, 40.0875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7414 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542780, 516425), (579640, 564375)].
[INFO CTS-0024]  Normalized sink region: [(38.77, 36.8875), (41.4029, 40.3125)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(555700, 527625), (602820, 566825)].
[INFO CTS-0024]  Normalized sink region: [(39.6929, 37.6875), (43.0586, 40.4875)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601300, 454825), (637020, 497175)].
[INFO CTS-0024]  Normalized sink region: [(42.95, 32.4875), (45.5014, 35.5125)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(605860, 452375), (640440, 494025)].
[INFO CTS-0024]  Normalized sink region: [(43.2757, 32.3125), (45.7457, 35.2875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(598260, 449225), (635980, 502775)].
[INFO CTS-0024]  Normalized sink region: [(42.7329, 32.0875), (45.4271, 35.9125)].
[INFO CTS-0025]     Width:  2.6943.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6943 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(602440, 446775), (639300, 499625)].
[INFO CTS-0024]  Normalized sink region: [(43.0314, 31.9125), (45.6643, 35.6875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(621820, 457975), (657160, 516425)].
[INFO CTS-0024]  Normalized sink region: [(44.4157, 32.7125), (46.94, 36.8875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(621540, 457975), (658680, 513975)].
[INFO CTS-0024]  Normalized sink region: [(44.3957, 32.7125), (47.0486, 36.7125)].
[INFO CTS-0025]     Width:  2.6529.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6529 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(623340, 466025), (662860, 508375)].
[INFO CTS-0024]  Normalized sink region: [(44.5243, 33.2875), (47.3471, 36.3125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8229 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(618780, 469175), (659060, 505225)].
[INFO CTS-0024]  Normalized sink region: [(44.1986, 33.5125), (47.0757, 36.0875)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(609660, 522025), (658680, 578025)].
[INFO CTS-0024]  Normalized sink region: [(43.5471, 37.2875), (47.0486, 41.2875)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5014 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(614320, 522025), (664000, 581175)].
[INFO CTS-0024]  Normalized sink region: [(43.88, 37.2875), (47.4286, 41.5125)].
[INFO CTS-0025]     Width:  3.5486.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5486 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550760, 454825), (594460, 513975)].
[INFO CTS-0024]  Normalized sink region: [(39.34, 32.4875), (42.4614, 36.7125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550860, 454825), (587340, 510825)].
[INFO CTS-0024]  Normalized sink region: [(39.3471, 32.4875), (41.9529, 36.4875)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(555320, 449225), (585720, 508375)].
[INFO CTS-0024]  Normalized sink region: [(39.6657, 32.0875), (41.8371, 36.3125)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550000, 449225), (581920, 505225)].
[INFO CTS-0024]  Normalized sink region: [(39.2857, 32.0875), (41.5657, 36.0875)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(533380, 469175), (584680, 516425)].
[INFO CTS-0024]  Normalized sink region: [(38.0986, 33.5125), (41.7629, 36.8875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531760, 466025), (586860, 510825)].
[INFO CTS-0024]  Normalized sink region: [(37.9829, 33.2875), (41.9186, 36.4875)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9679 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(539740, 460425), (594460, 510825)].
[INFO CTS-0024]  Normalized sink region: [(38.5529, 32.8875), (42.4614, 36.4875)].
[INFO CTS-0025]     Width:  3.9086.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537840, 463575), (597500, 508375)].
[INFO CTS-0024]  Normalized sink region: [(38.4171, 33.1125), (42.6786, 36.3125)].
[INFO CTS-0025]     Width:  4.2614.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1307 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(535280, 525175), (586860, 578025)].
[INFO CTS-0024]  Normalized sink region: [(38.2343, 37.5125), (41.9186, 41.2875)].
[INFO CTS-0025]     Width:  3.6843.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6843 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(532520, 525175), (588860, 578025)].
[INFO CTS-0024]  Normalized sink region: [(38.0371, 37.5125), (42.0614, 41.2875)].
[INFO CTS-0025]     Width:  4.0243.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0121 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538320, 522025), (589620, 583625)].
[INFO CTS-0024]  Normalized sink region: [(38.4514, 37.2875), (42.1157, 41.6875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6643 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(536700, 525175), (593420, 583625)].
[INFO CTS-0024]  Normalized sink region: [(38.3357, 37.5125), (42.3871, 41.6875)].
[INFO CTS-0025]     Width:  4.0514.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0514 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(621820, 513975), (664380, 553175)].
[INFO CTS-0024]  Normalized sink region: [(44.4157, 36.7125), (47.4557, 39.5125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(617260, 519575), (662100, 553175)].
[INFO CTS-0024]  Normalized sink region: [(44.09, 37.1125), (47.2929, 39.5125)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(618120, 525175), (671980, 555625)].
[INFO CTS-0024]  Normalized sink region: [(44.1514, 37.5125), (47.9986, 39.6875)].
[INFO CTS-0025]     Width:  3.8471.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9236 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(617740, 525175), (669320, 558775)].
[INFO CTS-0024]  Normalized sink region: [(44.1243, 37.5125), (47.8086, 39.9125)].
[INFO CTS-0025]     Width:  3.6843.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8421 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(612320, 516425), (653840, 569975)].
[INFO CTS-0024]  Normalized sink region: [(43.7371, 36.8875), (46.7029, 40.7125)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9657 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(613460, 510825), (659060, 572425)].
[INFO CTS-0024]  Normalized sink region: [(43.8186, 36.4875), (47.0757, 40.8875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420640, 616000), (469010, 640850)].
[INFO CTS-0024]  Normalized sink region: [(30.0457, 44), (33.5007, 45.775)].
[INFO CTS-0025]     Width:  3.4550.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.7275 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.7275 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 33 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8638 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 15 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(414440, 569975), (442840, 617225)].
[INFO CTS-0024]  Normalized sink region: [(29.6029, 40.7125), (31.6314, 44.0875)].
[INFO CTS-0025]     Width:  2.0286.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0286 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(413580, 569975), (439140, 614775)].
[INFO CTS-0024]  Normalized sink region: [(29.5414, 40.7125), (31.3671, 43.9125)].
[INFO CTS-0025]     Width:  1.8257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8257 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(411300, 578025), (435720, 620375)].
[INFO CTS-0024]  Normalized sink region: [(29.3786, 41.2875), (31.1229, 44.3125)].
[INFO CTS-0025]     Width:  1.7443.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7443 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(450440, 572425), (499460, 620375)].
[INFO CTS-0024]  Normalized sink region: [(32.1743, 40.8875), (35.6757, 44.3125)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471340, 637175), (519600, 678825)].
[INFO CTS-0024]  Normalized sink region: [(33.6671, 45.5125), (37.1143, 48.4875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471340, 634025), (522260, 673225)].
[INFO CTS-0024]  Normalized sink region: [(33.6671, 45.2875), (37.3043, 48.0875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(464500, 639625), (512860, 667625)].
[INFO CTS-0024]  Normalized sink region: [(33.1786, 45.6875), (36.6329, 47.6875)].
[INFO CTS-0025]     Width:  3.4543.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7271 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(467160, 642775), (514380, 670775)].
[INFO CTS-0024]  Normalized sink region: [(33.3686, 45.9125), (36.7414, 47.9125)].
[INFO CTS-0025]     Width:  3.3729.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6864 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455380, 634025), (502220, 684425)].
[INFO CTS-0024]  Normalized sink region: [(32.5271, 45.2875), (35.8729, 48.8875)].
[INFO CTS-0025]     Width:  3.3457.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3457 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458900, 631575), (504120, 687575)].
[INFO CTS-0024]  Normalized sink region: [(32.7786, 45.1125), (36.0086, 49.1125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2300 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458800, 631575), (515420, 684425)].
[INFO CTS-0024]  Normalized sink region: [(32.7714, 45.1125), (36.8157, 48.8875)].
[INFO CTS-0025]     Width:  4.0443.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0221 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458040, 628425), (508580, 687575)].
[INFO CTS-0024]  Normalized sink region: [(32.7171, 44.8875), (36.3271, 49.1125)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6100 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(465640, 569975), (526060, 628425)].
[INFO CTS-0024]  Normalized sink region: [(33.26, 40.7125), (37.5757, 44.8875)].
[INFO CTS-0025]     Width:  4.3157.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1579 X 4.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(465360, 569975), (525680, 625975)].
[INFO CTS-0024]  Normalized sink region: [(33.24, 40.7125), (37.5486, 44.7125)].
[INFO CTS-0025]     Width:  4.3086.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1543 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412060, 639625), (452720, 681975)].
[INFO CTS-0024]  Normalized sink region: [(29.4329, 45.6875), (32.3371, 48.7125)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(409500, 639625), (447500, 684425)].
[INFO CTS-0024]  Normalized sink region: [(29.25, 45.6875), (31.9643, 48.8875)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7143 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417760, 637175), (453860, 693175)].
[INFO CTS-0024]  Normalized sink region: [(29.84, 45.5125), (32.4186, 49.5125)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416240, 634025), (447500, 693175)].
[INFO CTS-0024]  Normalized sink region: [(29.7314, 45.2875), (31.9643, 49.5125)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2329 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385940, 625975), (437900, 665175)].
[INFO CTS-0024]  Normalized sink region: [(27.5671, 44.7125), (31.2786, 47.5125)].
[INFO CTS-0025]     Width:  3.7114.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8557 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(390020, 628425), (437900, 667625)].
[INFO CTS-0024]  Normalized sink region: [(27.8586, 44.8875), (31.2786, 47.6875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(384700, 631575), (439420, 673225)].
[INFO CTS-0024]  Normalized sink region: [(27.4786, 45.1125), (31.3871, 48.0875)].
[INFO CTS-0025]     Width:  3.9086.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(387460, 634025), (432680, 673225)].
[INFO CTS-0024]  Normalized sink region: [(27.6757, 45.2875), (30.9057, 48.0875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(382040, 583625), (418140, 620375)].
[INFO CTS-0024]  Normalized sink region: [(27.2886, 41.6875), (29.8671, 44.3125)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(380900, 583625), (415960, 617225)].
[INFO CTS-0024]  Normalized sink region: [(27.2071, 41.6875), (29.7114, 44.0875)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2521 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385080, 572425), (414820, 622825)].
[INFO CTS-0024]  Normalized sink region: [(27.5057, 40.8875), (29.63, 44.4875)].
[INFO CTS-0025]     Width:  2.1243.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1243 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381280, 572425), (414340, 625975)].
[INFO CTS-0024]  Normalized sink region: [(27.2343, 40.8875), (29.5957, 44.7125)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(445980, 589225), (501360, 620375)].
[INFO CTS-0024]  Normalized sink region: [(31.8557, 42.0875), (35.8114, 44.3125)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(443980, 592375), (500600, 625975)].
[INFO CTS-0024]  Normalized sink region: [(31.7129, 42.3125), (35.7571, 44.7125)].
[INFO CTS-0025]     Width:  4.0443.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0221 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(450920, 581175), (506300, 622825)].
[INFO CTS-0024]  Normalized sink region: [(32.2086, 41.5125), (36.1643, 44.4875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(451300, 581175), (507440, 620375)].
[INFO CTS-0024]  Normalized sink region: [(32.2357, 41.5125), (36.2457, 44.3125)].
[INFO CTS-0025]     Width:  4.0100.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0050 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457660, 575575), (516280, 620375)].
[INFO CTS-0024]  Normalized sink region: [(32.69, 41.1125), (36.8771, 44.3125)].
[INFO CTS-0025]     Width:  4.1871.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0936 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(461460, 575575), (517420, 622825)].
[INFO CTS-0024]  Normalized sink region: [(32.9614, 41.1125), (36.9586, 44.4875)].
[INFO CTS-0025]     Width:  3.9971.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9986 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436220, 489650), (462930, 543200)].
[INFO CTS-0024]  Normalized sink region: [(31.1586, 34.975), (33.0664, 38.8)].
[INFO CTS-0025]     Width:  1.9079.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.9079 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9539 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 4 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9539 X 0.9563
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 22 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459560, 502775), (529100, 538825)].
[INFO CTS-0024]  Normalized sink region: [(32.8257, 35.9125), (37.7929, 38.4875)].
[INFO CTS-0025]     Width:  4.9671.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4836 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457280, 505225), (526440, 536375)].
[INFO CTS-0024]  Normalized sink region: [(32.6629, 36.0875), (37.6029, 38.3125)].
[INFO CTS-0025]     Width:  4.9400.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456620, 508375), (523020, 541975)].
[INFO CTS-0024]  Normalized sink region: [(32.6157, 36.3125), (37.3586, 38.7125)].
[INFO CTS-0025]     Width:  4.7429.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3714 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457280, 508375), (493100, 547575)].
[INFO CTS-0024]  Normalized sink region: [(32.6629, 36.3125), (35.2214, 39.1125)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5586 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(394200, 460425), (450060, 488425)].
[INFO CTS-0024]  Normalized sink region: [(28.1571, 32.8875), (32.1471, 34.8875)].
[INFO CTS-0025]     Width:  3.9900.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9950 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(397620, 466025), (450440, 491575)].
[INFO CTS-0024]  Normalized sink region: [(28.4014, 33.2875), (32.1743, 35.1125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(388220, 460425), (439420, 491575)].
[INFO CTS-0024]  Normalized sink region: [(27.73, 32.8875), (31.3871, 35.1125)].
[INFO CTS-0025]     Width:  3.6571.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8286 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386320, 463575), (445500, 494025)].
[INFO CTS-0024]  Normalized sink region: [(27.5943, 33.1125), (31.8214, 35.2875)].
[INFO CTS-0025]     Width:  4.2271.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1136 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(387460, 449225), (441040, 502775)].
[INFO CTS-0024]  Normalized sink region: [(27.6757, 32.0875), (31.5029, 35.9125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 3.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(390780, 449225), (445500, 505225)].
[INFO CTS-0024]  Normalized sink region: [(27.9129, 32.0875), (31.8214, 36.0875)].
[INFO CTS-0025]     Width:  3.9086.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9086 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(399900, 454825), (445120, 502775)].
[INFO CTS-0024]  Normalized sink region: [(28.5643, 32.4875), (31.7943, 35.9125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2300 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(396480, 449225), (440560, 499625)].
[INFO CTS-0024]  Normalized sink region: [(28.32, 32.0875), (31.4686, 35.6875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(461840, 460425), (526060, 499625)].
[INFO CTS-0024]  Normalized sink region: [(32.9886, 32.8875), (37.5757, 35.6875)].
[INFO CTS-0025]     Width:  4.5871.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2936 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(464500, 457975), (528720, 494025)].
[INFO CTS-0024]  Normalized sink region: [(33.1786, 32.7125), (37.7657, 35.2875)].
[INFO CTS-0025]     Width:  4.5871.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2936 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(390400, 508375), (433340, 538825)].
[INFO CTS-0024]  Normalized sink region: [(27.8857, 36.3125), (30.9529, 38.4875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(390780, 505225), (433060, 538825)].
[INFO CTS-0024]  Normalized sink region: [(27.9129, 36.0875), (30.9329, 38.4875)].
[INFO CTS-0025]     Width:  3.0200.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5100 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(384040, 510825), (434860, 533225)].
[INFO CTS-0024]  Normalized sink region: [(27.4314, 36.4875), (31.0614, 38.0875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(384420, 510825), (436860, 536375)].
[INFO CTS-0024]  Normalized sink region: [(27.4586, 36.4875), (31.2043, 38.3125)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385940, 541975), (443600, 561225)].
[INFO CTS-0024]  Normalized sink region: [(27.5671, 38.7125), (31.6857, 40.0875)].
[INFO CTS-0025]     Width:  4.1186.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0593 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381660, 544425), (441700, 566825)].
[INFO CTS-0024]  Normalized sink region: [(27.2614, 38.8875), (31.55, 40.4875)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(396480, 541975), (451960, 566825)].
[INFO CTS-0024]  Normalized sink region: [(28.32, 38.7125), (32.2829, 40.4875)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(390020, 544425), (447400, 566825)].
[INFO CTS-0024]  Normalized sink region: [(27.8586, 38.8875), (31.9571, 40.4875)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(450440, 516425), (505920, 558775)].
[INFO CTS-0024]  Normalized sink region: [(32.1743, 36.8875), (36.1371, 39.9125)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(454240, 513975), (502600, 558775)].
[INFO CTS-0024]  Normalized sink region: [(32.4457, 36.7125), (35.9, 39.9125)].
[INFO CTS-0025]     Width:  3.4543.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7271 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455000, 513975), (513900, 553175)].
[INFO CTS-0024]  Normalized sink region: [(32.5, 36.7125), (36.7071, 39.5125)].
[INFO CTS-0025]     Width:  4.2071.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1036 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455760, 513975), (510860, 555625)].
[INFO CTS-0024]  Normalized sink region: [(32.5543, 36.7125), (36.49, 39.6875)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9679 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455000, 452375), (493380, 497175)].
[INFO CTS-0024]  Normalized sink region: [(32.5, 32.3125), (35.2414, 35.5125)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7414 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(452720, 449225), (491960, 499625)].
[INFO CTS-0024]  Normalized sink region: [(32.3371, 32.0875), (35.14, 35.6875)].
[INFO CTS-0025]     Width:  2.8029.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8029 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(461460, 449225), (500980, 499625)].
[INFO CTS-0024]  Normalized sink region: [(32.9614, 32.0875), (35.7843, 35.6875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8229 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(464120, 449225), (502220, 499625)].
[INFO CTS-0024]  Normalized sink region: [(33.1514, 32.0875), (35.8729, 35.6875)].
[INFO CTS-0025]     Width:  2.7214.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7214 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458140, 449225), (519220, 494025)].
[INFO CTS-0024]  Normalized sink region: [(32.7243, 32.0875), (37.0871, 35.2875)].
[INFO CTS-0025]     Width:  4.3629.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1814 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455000, 449225), (522640, 499625)].
[INFO CTS-0024]  Normalized sink region: [(32.5, 32.0875), (37.3314, 35.6875)].
[INFO CTS-0025]     Width:  4.8314.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/_040_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(375420, 661045), (402400, 700245)].
[INFO CTS-0024]  Normalized sink region: [(26.8157, 47.2175), (28.7429, 50.0175)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(245840, 584850), (269890, 627200)].
[INFO CTS-0024]  Normalized sink region: [(17.56, 41.775), (19.2779, 44.8)].
[INFO CTS-0025]     Width:  1.7179.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.7179 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.8589 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8589 X 0.7562
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 20 sinks, 4 sinks closer to other cluster.
 Out of 12 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194040, 614775), (246380, 665175)].
[INFO CTS-0024]  Normalized sink region: [(13.86, 43.9125), (17.5986, 47.5125)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8693 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(192900, 611625), (241540, 667625)].
[INFO CTS-0024]  Normalized sink region: [(13.7786, 43.6875), (17.2529, 47.6875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4743 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(196320, 617225), (244860, 676375)].
[INFO CTS-0024]  Normalized sink region: [(14.0229, 44.0875), (17.49, 48.3125)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4671 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(212560, 606025), (251040, 637175)].
[INFO CTS-0024]  Normalized sink region: [(15.1829, 43.2875), (17.9314, 45.5125)].
[INFO CTS-0025]     Width:  2.7486.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3743 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274220, 578025), (341760, 594825)].
[INFO CTS-0024]  Normalized sink region: [(19.5871, 41.2875), (24.4114, 42.4875)].
[INFO CTS-0025]     Width:  4.8243.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4121 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(278780, 575575), (339860, 592375)].
[INFO CTS-0024]  Normalized sink region: [(19.9129, 41.1125), (24.2757, 42.3125)].
[INFO CTS-0025]     Width:  4.3629.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1814 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(270320, 569975), (327800, 597975)].
[INFO CTS-0024]  Normalized sink region: [(19.3086, 40.7125), (23.4143, 42.7125)].
[INFO CTS-0025]     Width:  4.1057.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0529 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274980, 572425), (333120, 597975)].
[INFO CTS-0024]  Normalized sink region: [(19.6414, 40.8875), (23.7943, 42.7125)].
[INFO CTS-0025]     Width:  4.1529.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0764 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269180, 547575), (325520, 583625)].
[INFO CTS-0024]  Normalized sink region: [(19.2271, 39.1125), (23.2514, 41.6875)].
[INFO CTS-0025]     Width:  4.0243.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0121 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(273360, 550025), (327420, 581175)].
[INFO CTS-0024]  Normalized sink region: [(19.5257, 39.2875), (23.3871, 41.5125)].
[INFO CTS-0025]     Width:  3.8614.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9307 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(271840, 555625), (337580, 572425)].
[INFO CTS-0024]  Normalized sink region: [(19.4171, 39.6875), (24.1129, 40.8875)].
[INFO CTS-0025]     Width:  4.6957.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3479 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(273460, 553175), (333780, 583625)].
[INFO CTS-0024]  Normalized sink region: [(19.5329, 39.5125), (23.8414, 41.6875)].
[INFO CTS-0025]     Width:  4.3086.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1543 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(214460, 564375), (250560, 603575)].
[INFO CTS-0024]  Normalized sink region: [(15.3186, 40.3125), (17.8971, 43.1125)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(218640, 561225), (251320, 600425)].
[INFO CTS-0024]  Normalized sink region: [(15.6171, 40.0875), (17.9514, 42.8875)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(264620, 600425), (347840, 631575)].
[INFO CTS-0024]  Normalized sink region: [(18.9014, 42.8875), (24.8457, 45.1125)].
[INFO CTS-0025]     Width:  5.9443.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9721 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260440, 597975), (343760, 637175)].
[INFO CTS-0024]  Normalized sink region: [(18.6029, 42.7125), (24.5543, 45.5125)].
[INFO CTS-0025]     Width:  5.9514.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9757 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268800, 606025), (347460, 642775)].
[INFO CTS-0024]  Normalized sink region: [(19.2, 43.2875), (24.8186, 45.9125)].
[INFO CTS-0025]     Width:  5.6186.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8093 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(267760, 606025), (339580, 642775)].
[INFO CTS-0024]  Normalized sink region: [(19.1257, 43.2875), (24.2557, 45.9125)].
[INFO CTS-0025]     Width:  5.1300.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5650 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(258160, 617225), (328460, 637175)].
[INFO CTS-0024]  Normalized sink region: [(18.44, 44.0875), (23.4614, 45.5125)].
[INFO CTS-0025]     Width:  5.0214.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5107 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(263960, 614775), (325800, 639625)].
[INFO CTS-0024]  Normalized sink region: [(18.8543, 43.9125), (23.2714, 45.6875)].
[INFO CTS-0025]     Width:  4.4171.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2086 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272220, 614775), (336060, 645225)].
[INFO CTS-0024]  Normalized sink region: [(19.4443, 43.9125), (24.0043, 46.0875)].
[INFO CTS-0025]     Width:  4.5600.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269560, 611625), (331120, 650825)].
[INFO CTS-0024]  Normalized sink region: [(19.2543, 43.6875), (23.6514, 46.4875)].
[INFO CTS-0025]     Width:  4.3971.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208760, 622825), (245620, 678825)].
[INFO CTS-0024]  Normalized sink region: [(14.9114, 44.4875), (17.5443, 48.4875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(207240, 628425), (246760, 684425)].
[INFO CTS-0024]  Normalized sink region: [(14.8029, 44.8875), (17.6257, 48.8875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8229 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(204580, 628425), (252180, 687575)].
[INFO CTS-0024]  Normalized sink region: [(14.6129, 44.8875), (18.0129, 49.1125)].
[INFO CTS-0025]     Width:  3.4000.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4000 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(202680, 625975), (255120, 681975)].
[INFO CTS-0024]  Normalized sink region: [(14.4771, 44.7125), (18.2229, 48.7125)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7457 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(197360, 547575), (263860, 603575)].
[INFO CTS-0024]  Normalized sink region: [(14.0971, 39.1125), (18.8471, 43.1125)].
[INFO CTS-0025]     Width:  4.7500.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3750 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(196980, 547575), (264620, 597975)].
[INFO CTS-0024]  Normalized sink region: [(14.07, 39.1125), (18.9014, 42.7125)].
[INFO CTS-0025]     Width:  4.8314.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(197740, 544425), (265760, 586775)].
[INFO CTS-0024]  Normalized sink region: [(14.1243, 38.8875), (18.9829, 41.9125)].
[INFO CTS-0025]     Width:  4.8586.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4293 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194800, 541975), (258160, 586775)].
[INFO CTS-0024]  Normalized sink region: [(13.9143, 38.7125), (18.44, 41.9125)].
[INFO CTS-0025]     Width:  4.5257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2629 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208860, 555625), (256260, 589225)].
[INFO CTS-0024]  Normalized sink region: [(14.9186, 39.6875), (18.3043, 42.0875)].
[INFO CTS-0025]     Width:  3.3857.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6929 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211800, 555625), (252560, 592375)].
[INFO CTS-0024]  Normalized sink region: [(15.1286, 39.6875), (18.04, 42.3125)].
[INFO CTS-0025]     Width:  2.9114.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4557 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116640, 579250), (138030, 646450)].
[INFO CTS-0024]  Normalized sink region: [(8.33143, 41.375), (9.85929, 46.175)].
[INFO CTS-0025]     Width:  1.5279.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.5279 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.7639 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 1 sinks closer to other cluster.
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7639 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(134280, 639625), (189760, 681975)].
[INFO CTS-0024]  Normalized sink region: [(9.59143, 45.6875), (13.5543, 48.7125)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(135520, 639625), (185580, 687575)].
[INFO CTS-0024]  Normalized sink region: [(9.68, 45.6875), (13.2557, 49.1125)].
[INFO CTS-0025]     Width:  3.5757.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7879 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(133900, 634025), (179980, 678825)].
[INFO CTS-0024]  Normalized sink region: [(9.56429, 45.2875), (12.8557, 48.4875)].
[INFO CTS-0025]     Width:  3.2914.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6457 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140460, 620375), (187480, 634025)].
[INFO CTS-0024]  Normalized sink region: [(10.0329, 44.3125), (13.3914, 45.2875)].
[INFO CTS-0025]     Width:  3.3586.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6793 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(77760, 592375), (118700, 617225)].
[INFO CTS-0024]  Normalized sink region: [(5.55429, 42.3125), (8.47857, 44.0875)].
[INFO CTS-0025]     Width:  2.9243.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4621 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(82220, 592375), (123640, 617225)].
[INFO CTS-0024]  Normalized sink region: [(5.87286, 42.3125), (8.83143, 44.0875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(71300, 592375), (115280, 620375)].
[INFO CTS-0024]  Normalized sink region: [(5.09286, 42.3125), (8.23429, 44.3125)].
[INFO CTS-0025]     Width:  3.1414.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5707 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(69300, 597975), (119840, 622825)].
[INFO CTS-0024]  Normalized sink region: [(4.95, 42.7125), (8.56, 44.4875)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8050 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(72340, 555625), (118320, 586775)].
[INFO CTS-0024]  Normalized sink region: [(5.16714, 39.6875), (8.45143, 41.9125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73580, 555625), (117660, 589225)].
[INFO CTS-0024]  Normalized sink region: [(5.25571, 39.6875), (8.40429, 42.0875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(85260, 564375), (122120, 583625)].
[INFO CTS-0024]  Normalized sink region: [(6.09, 40.3125), (8.72286, 41.6875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3164 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(79180, 561225), (121740, 586775)].
[INFO CTS-0024]  Normalized sink region: [(5.65571, 40.0875), (8.69571, 41.9125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(134000, 589225), (186720, 611625)].
[INFO CTS-0024]  Normalized sink region: [(9.57143, 42.0875), (13.3371, 43.6875)].
[INFO CTS-0025]     Width:  3.7657.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8829 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141500, 583625), (191280, 614775)].
[INFO CTS-0024]  Normalized sink region: [(10.1071, 41.6875), (13.6629, 43.9125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(72060, 622825), (124020, 676375)].
[INFO CTS-0024]  Normalized sink region: [(5.14714, 44.4875), (8.85857, 48.3125)].
[INFO CTS-0025]     Width:  3.7114.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7114 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(69020, 628425), (124400, 678825)].
[INFO CTS-0024]  Normalized sink region: [(4.93, 44.8875), (8.88571, 48.4875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(70160, 637175), (127060, 681975)].
[INFO CTS-0024]  Normalized sink region: [(5.01143, 45.5125), (9.07571, 48.7125)].
[INFO CTS-0025]     Width:  4.0643.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0321 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(71300, 634025), (126680, 678825)].
[INFO CTS-0024]  Normalized sink region: [(5.09286, 45.2875), (9.04857, 48.4875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(84500, 637175), (123260, 684425)].
[INFO CTS-0024]  Normalized sink region: [(6.03571, 45.5125), (8.80429, 48.8875)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7686 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(76900, 639625), (116420, 684425)].
[INFO CTS-0024]  Normalized sink region: [(5.49286, 45.6875), (8.31571, 48.8875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8229 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(87160, 628425), (122980, 690025)].
[INFO CTS-0024]  Normalized sink region: [(6.22571, 44.8875), (8.78429, 49.2875)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5586 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(82320, 625975), (118320, 687575)].
[INFO CTS-0024]  Normalized sink region: [(5.88, 44.7125), (8.45143, 49.1125)].
[INFO CTS-0025]     Width:  2.5714.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5714 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(143780, 642775), (168580, 684425)].
[INFO CTS-0024]  Normalized sink region: [(10.27, 45.9125), (12.0414, 48.8875)].
[INFO CTS-0025]     Width:  1.7714.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7714 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140740, 639625), (166300, 690025)].
[INFO CTS-0024]  Normalized sink region: [(10.0529, 45.6875), (11.8786, 49.2875)].
[INFO CTS-0025]     Width:  1.8257.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8257 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(143780, 631575), (176840, 687575)].
[INFO CTS-0024]  Normalized sink region: [(10.27, 45.1125), (12.6314, 49.1125)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(138080, 634025), (174660, 690025)].
[INFO CTS-0024]  Normalized sink region: [(9.86286, 45.2875), (12.4757, 49.2875)].
[INFO CTS-0025]     Width:  2.6129.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6129 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(130960, 555625), (173040, 581175)].
[INFO CTS-0024]  Normalized sink region: [(9.35429, 39.6875), (12.36, 41.5125)].
[INFO CTS-0025]     Width:  3.0057.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5029 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(128300, 553175), (169340, 578025)].
[INFO CTS-0024]  Normalized sink region: [(9.16429, 39.5125), (12.0957, 41.2875)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(135420, 558775), (192040, 578025)].
[INFO CTS-0024]  Normalized sink region: [(9.67286, 39.9125), (13.7171, 41.2875)].
[INFO CTS-0025]     Width:  4.0443.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0221 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(135900, 555625), (188240, 581175)].
[INFO CTS-0024]  Normalized sink region: [(9.70714, 39.6875), (13.4457, 41.5125)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8693 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(134280, 586775), (173040, 620375)].
[INFO CTS-0024]  Normalized sink region: [(9.59143, 41.9125), (12.36, 44.3125)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(135800, 586775), (175700, 622825)].
[INFO CTS-0024]  Normalized sink region: [(9.7, 41.9125), (12.55, 44.4875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(243940, 464800), (274070, 517650)].
[INFO CTS-0024]  Normalized sink region: [(17.4243, 33.2), (19.5764, 36.975)].
[INFO CTS-0025]     Width:  2.1521.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.1521 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.0761 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 36 sinks, 1 sinks closer to other cluster.
 Out of 28 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0761 X 0.9437
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 15 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
 Out of 15 sinks, 4 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221300, 508375), (282580, 538825)].
[INFO CTS-0024]  Normalized sink region: [(15.8071, 36.3125), (20.1843, 38.4875)].
[INFO CTS-0025]     Width:  4.3771.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1886 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(216360, 505225), (281060, 538825)].
[INFO CTS-0024]  Normalized sink region: [(15.4543, 36.0875), (20.0757, 38.4875)].
[INFO CTS-0025]     Width:  4.6214.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3107 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(216080, 505225), (273460, 533225)].
[INFO CTS-0024]  Normalized sink region: [(15.4343, 36.0875), (19.5329, 38.0875)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(218260, 482825), (258160, 497175)].
[INFO CTS-0024]  Normalized sink region: [(15.59, 34.4875), (18.44, 35.5125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(277540, 429975), (339480, 460425)].
[INFO CTS-0024]  Normalized sink region: [(19.8243, 30.7125), (24.2486, 32.8875)].
[INFO CTS-0025]     Width:  4.4243.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2121 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(276400, 429975), (339860, 457975)].
[INFO CTS-0024]  Normalized sink region: [(19.7429, 30.7125), (24.2757, 32.7125)].
[INFO CTS-0025]     Width:  4.5329.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2664 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272600, 424375), (331120, 463575)].
[INFO CTS-0024]  Normalized sink region: [(19.4714, 30.3125), (23.6514, 33.1125)].
[INFO CTS-0025]     Width:  4.1800.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(277540, 424375), (333780, 463575)].
[INFO CTS-0024]  Normalized sink region: [(19.8243, 30.3125), (23.8414, 33.1125)].
[INFO CTS-0025]     Width:  4.0171.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(264240, 418775), (318680, 469175)].
[INFO CTS-0024]  Normalized sink region: [(18.8743, 29.9125), (22.7629, 33.5125)].
[INFO CTS-0025]     Width:  3.8886.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9443 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268040, 421225), (322100, 469175)].
[INFO CTS-0024]  Normalized sink region: [(19.1457, 30.0875), (23.0071, 33.5125)].
[INFO CTS-0025]     Width:  3.8614.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9307 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269560, 421225), (326940, 466025)].
[INFO CTS-0024]  Normalized sink region: [(19.2543, 30.0875), (23.3529, 33.2875)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(261960, 418775), (324660, 469175)].
[INFO CTS-0024]  Normalized sink region: [(18.7114, 29.9125), (23.19, 33.5125)].
[INFO CTS-0025]     Width:  4.4786.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2393 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222160, 432425), (258160, 463575)].
[INFO CTS-0024]  Normalized sink region: [(15.8686, 30.8875), (18.44, 33.1125)].
[INFO CTS-0025]     Width:  2.5714.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2857 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224440, 432425), (263100, 463575)].
[INFO CTS-0024]  Normalized sink region: [(16.0314, 30.8875), (18.7929, 33.1125)].
[INFO CTS-0025]     Width:  2.7614.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3807 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265000, 471625), (331500, 491575)].
[INFO CTS-0024]  Normalized sink region: [(18.9286, 33.6875), (23.6786, 35.1125)].
[INFO CTS-0025]     Width:  4.7500.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3750 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268040, 471625), (333120, 494025)].
[INFO CTS-0024]  Normalized sink region: [(19.1457, 33.6875), (23.7943, 35.2875)].
[INFO CTS-0025]     Width:  4.6486.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3243 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(273360, 477225), (345940, 497175)].
[INFO CTS-0024]  Normalized sink region: [(19.5257, 34.0875), (24.71, 35.5125)].
[INFO CTS-0025]     Width:  5.1843.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5921 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(271080, 474775), (342140, 499625)].
[INFO CTS-0024]  Normalized sink region: [(19.3629, 33.9125), (24.4386, 35.6875)].
[INFO CTS-0025]     Width:  5.0757.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5379 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(273360, 499625), (333880, 525175)].
[INFO CTS-0024]  Normalized sink region: [(19.5257, 35.6875), (23.8486, 37.5125)].
[INFO CTS-0025]     Width:  4.3229.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1614 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(275260, 497175), (332740, 522025)].
[INFO CTS-0024]  Normalized sink region: [(19.6614, 35.5125), (23.7671, 37.2875)].
[INFO CTS-0025]     Width:  4.1057.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0529 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(278680, 502775), (342140, 519575)].
[INFO CTS-0024]  Normalized sink region: [(19.9057, 35.9125), (24.4386, 37.1125)].
[INFO CTS-0025]     Width:  4.5329.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2664 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272600, 505225), (341760, 525175)].
[INFO CTS-0024]  Normalized sink region: [(19.4714, 36.0875), (24.4114, 37.5125)].
[INFO CTS-0025]     Width:  4.9400.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(251700, 519575), (316020, 541975)].
[INFO CTS-0024]  Normalized sink region: [(17.9786, 37.1125), (22.5729, 38.7125)].
[INFO CTS-0025]     Width:  4.5943.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2971 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(247900, 519575), (311360, 544425)].
[INFO CTS-0024]  Normalized sink region: [(17.7071, 37.1125), (22.24, 38.8875)].
[INFO CTS-0025]     Width:  4.5329.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2664 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(244580, 513975), (322760, 544425)].
[INFO CTS-0024]  Normalized sink region: [(17.47, 36.7125), (23.0543, 38.8875)].
[INFO CTS-0025]     Width:  5.5843.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.7921 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(241920, 516425), (320860, 544425)].
[INFO CTS-0024]  Normalized sink region: [(17.28, 36.8875), (22.9186, 38.8875)].
[INFO CTS-0025]     Width:  5.6386.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8193 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(203540, 418775), (240300, 482825)].
[INFO CTS-0024]  Normalized sink region: [(14.5386, 29.9125), (17.1643, 34.4875)].
[INFO CTS-0025]     Width:  2.6257.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6257 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(200020, 418775), (242580, 480375)].
[INFO CTS-0024]  Normalized sink region: [(14.2871, 29.9125), (17.3271, 34.3125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0400 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211040, 418775), (248280, 477225)].
[INFO CTS-0024]  Normalized sink region: [(15.0743, 29.9125), (17.7343, 34.0875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208760, 421225), (250940, 480375)].
[INFO CTS-0024]  Normalized sink region: [(14.9114, 30.0875), (17.9243, 34.3125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0129 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223200, 421225), (258920, 469175)].
[INFO CTS-0024]  Normalized sink region: [(15.9429, 30.0875), (18.4943, 33.5125)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(227760, 424375), (259300, 471625)].
[INFO CTS-0024]  Normalized sink region: [(16.2686, 30.3125), (18.5214, 33.6875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(124240, 448000), (143730, 523250)].
[INFO CTS-0024]  Normalized sink region: [(8.87429, 32), (10.2664, 37.375)].
[INFO CTS-0025]     Width:  1.3921.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.3921 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.6961 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6961 X 1.3438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 15 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(149480, 502775), (207240, 536375)].
[INFO CTS-0024]  Normalized sink region: [(10.6771, 35.9125), (14.8029, 38.3125)].
[INFO CTS-0025]     Width:  4.1257.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146060, 499625), (209520, 538825)].
[INFO CTS-0024]  Normalized sink region: [(10.4329, 35.6875), (14.9657, 38.4875)].
[INFO CTS-0025]     Width:  4.5329.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2664 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(150620, 499625), (198980, 536375)].
[INFO CTS-0024]  Normalized sink region: [(10.7586, 35.6875), (14.2129, 38.3125)].
[INFO CTS-0025]     Width:  3.4543.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7271 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(148440, 488425), (191380, 502775)].
[INFO CTS-0024]  Normalized sink region: [(10.6029, 34.8875), (13.67, 35.9125)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(77280, 463575), (131240, 477225)].
[INFO CTS-0024]  Normalized sink region: [(5.52, 33.1125), (9.37429, 34.0875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(81840, 463575), (131620, 477225)].
[INFO CTS-0024]  Normalized sink region: [(5.84571, 33.1125), (9.40143, 34.0875)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(71680, 457975), (122880, 482825)].
[INFO CTS-0024]  Normalized sink region: [(5.12, 32.7125), (8.77714, 34.4875)].
[INFO CTS-0025]     Width:  3.6571.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8286 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73580, 457975), (123740, 485975)].
[INFO CTS-0024]  Normalized sink region: [(5.25571, 32.7125), (8.83857, 34.7125)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(77760, 426825), (124880, 454825)].
[INFO CTS-0024]  Normalized sink region: [(5.55429, 30.4875), (8.92, 32.4875)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(80700, 426825), (126300, 452375)].
[INFO CTS-0024]  Normalized sink region: [(5.76429, 30.4875), (9.02143, 32.3125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(88680, 424375), (132000, 452375)].
[INFO CTS-0024]  Normalized sink region: [(6.33429, 30.3125), (9.42857, 32.3125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(86400, 426825), (129720, 454825)].
[INFO CTS-0024]  Normalized sink region: [(6.17143, 30.4875), (9.26571, 32.4875)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(143020, 454825), (196600, 482825)].
[INFO CTS-0024]  Normalized sink region: [(10.2157, 32.4875), (14.0429, 34.4875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147580, 457975), (199640, 485975)].
[INFO CTS-0024]  Normalized sink region: [(10.5414, 32.7125), (14.26, 34.7125)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8593 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73580, 491575), (119940, 516425)].
[INFO CTS-0024]  Normalized sink region: [(5.25571, 35.1125), (8.56714, 36.8875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(71960, 488425), (120320, 519575)].
[INFO CTS-0024]  Normalized sink region: [(5.14, 34.8875), (8.59429, 37.1125)].
[INFO CTS-0025]     Width:  3.4543.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7271 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(82980, 497175), (126680, 519575)].
[INFO CTS-0024]  Normalized sink region: [(5.92714, 35.5125), (9.04857, 37.1125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(80420, 491575), (122980, 522025)].
[INFO CTS-0024]  Normalized sink region: [(5.74429, 35.1125), (8.78429, 37.2875)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(79280, 525175), (131240, 547575)].
[INFO CTS-0024]  Normalized sink region: [(5.66286, 37.5125), (9.37429, 39.1125)].
[INFO CTS-0025]     Width:  3.7114.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8557 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(75100, 525175), (133520, 547575)].
[INFO CTS-0024]  Normalized sink region: [(5.36429, 37.5125), (9.53714, 39.1125)].
[INFO CTS-0025]     Width:  4.1729.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0864 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(86400, 522025), (135040, 553175)].
[INFO CTS-0024]  Normalized sink region: [(6.17143, 37.2875), (9.64571, 39.5125)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(85640, 519575), (127820, 547575)].
[INFO CTS-0024]  Normalized sink region: [(6.11714, 37.1125), (9.13, 39.1125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(139600, 519575), (183400, 547575)].
[INFO CTS-0024]  Normalized sink region: [(9.97143, 37.1125), (13.1, 39.1125)].
[INFO CTS-0025]     Width:  3.1286.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5643 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(137040, 513975), (180360, 550025)].
[INFO CTS-0024]  Normalized sink region: [(9.78857, 36.7125), (12.8829, 39.2875)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141500, 508375), (193180, 550025)].
[INFO CTS-0024]  Normalized sink region: [(10.1071, 36.3125), (13.7986, 39.2875)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(139320, 505225), (187960, 550025)].
[INFO CTS-0024]  Normalized sink region: [(9.95143, 36.0875), (13.4257, 39.2875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141600, 426825), (184540, 449225)].
[INFO CTS-0024]  Normalized sink region: [(10.1143, 30.4875), (13.1814, 32.0875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(138080, 424375), (177980, 449225)].
[INFO CTS-0024]  Normalized sink region: [(9.86286, 30.3125), (12.7129, 32.0875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(142640, 421225), (195460, 452375)].
[INFO CTS-0024]  Normalized sink region: [(10.1886, 30.0875), (13.9614, 32.3125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140460, 421225), (192800, 449225)].
[INFO CTS-0024]  Normalized sink region: [(10.0329, 30.0875), (13.7714, 32.0875)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8693 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140460, 457975), (183020, 488425)].
[INFO CTS-0024]  Normalized sink region: [(10.0329, 32.7125), (13.0729, 34.8875)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(142360, 454825), (183400, 485975)].
[INFO CTS-0024]  Normalized sink region: [(10.1686, 32.4875), (13.1, 34.7125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/_040_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(243560, 646205), (264570, 694645)].
[INFO CTS-0024]  Normalized sink region: [(17.3971, 46.1575), (18.8979, 49.6175)].
[INFO CTS-0025]     Width:  1.5007.
[INFO CTS-0026]     Height: 3.4600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5007 X 1.7300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(555920, 67200), (615310, 86450)].
[INFO CTS-0024]  Normalized sink region: [(39.7086, 4.8), (43.9507, 6.175)].
[INFO CTS-0025]     Width:  4.2421.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.1211 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.1211 X 0.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0605 X 0.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 14 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(574700, 85225), (594460, 146825)].
[INFO CTS-0024]  Normalized sink region: [(41.05, 6.0875), (42.4614, 10.4875)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(570900, 85225), (598360, 146825)].
[INFO CTS-0024]  Normalized sink region: [(40.7786, 6.0875), (42.74, 10.4875)].
[INFO CTS-0025]     Width:  1.9614.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9614 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(570140, 85225), (593700, 141225)].
[INFO CTS-0024]  Normalized sink region: [(40.7243, 6.0875), (42.4071, 10.0875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(578500, 85225), (595600, 133175)].
[INFO CTS-0024]  Normalized sink region: [(41.3214, 6.0875), (42.5429, 9.5125)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(614980, 9975), (641200, 74025)].
[INFO CTS-0024]  Normalized sink region: [(43.9271, 0.7125), (45.8, 5.2875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(614980, 6825), (641580, 71575)].
[INFO CTS-0024]  Normalized sink region: [(43.9271, 0.4875), (45.8271, 5.1125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(604720, 12425), (650700, 74025)].
[INFO CTS-0024]  Normalized sink region: [(43.1943, 0.8875), (46.4786, 5.2875)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2843 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(612700, 15575), (648520, 68425)].
[INFO CTS-0024]  Normalized sink region: [(43.7643, 1.1125), (46.3229, 4.8875)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5586 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(603960, 40425), (658300, 68425)].
[INFO CTS-0024]  Normalized sink region: [(43.14, 2.8875), (47.0214, 4.8875)].
[INFO CTS-0025]     Width:  3.8814.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9407 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(608520, 40425), (662100, 62825)].
[INFO CTS-0024]  Normalized sink region: [(43.4657, 2.8875), (47.2929, 4.4875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(606340, 29225), (660960, 68425)].
[INFO CTS-0024]  Normalized sink region: [(43.31, 2.0875), (47.2114, 4.8875)].
[INFO CTS-0025]     Width:  3.9014.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9507 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(604340, 29225), (657540, 68425)].
[INFO CTS-0024]  Normalized sink region: [(43.1671, 2.0875), (46.9671, 4.8875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(615740, 85225), (652600, 118825)].
[INFO CTS-0024]  Normalized sink region: [(43.9814, 6.0875), (46.6143, 8.4875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3164 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(615740, 85225), (656400, 118825)].
[INFO CTS-0024]  Normalized sink region: [(43.9814, 6.0875), (46.8857, 8.4875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(570240, 21175), (603200, 65975)].
[INFO CTS-0024]  Normalized sink region: [(40.7314, 1.5125), (43.0857, 4.7125)].
[INFO CTS-0025]     Width:  2.3543.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3543 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(568240, 18025), (596360, 65975)].
[INFO CTS-0024]  Normalized sink region: [(40.5886, 1.2875), (42.5971, 4.7125)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(575080, 9975), (599400, 62825)].
[INFO CTS-0024]  Normalized sink region: [(41.0771, 0.7125), (42.8143, 4.4875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(575080, 12425), (596740, 65975)].
[INFO CTS-0024]  Normalized sink region: [(41.0771, 0.8875), (42.6243, 4.7125)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(540120, 26775), (563780, 71575)].
[INFO CTS-0024]  Normalized sink region: [(38.58, 1.9125), (40.27, 5.1125)].
[INFO CTS-0025]     Width:  1.6900.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6900 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537560, 23625), (566060, 74025)].
[INFO CTS-0024]  Normalized sink region: [(38.3971, 1.6875), (40.4329, 5.2875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(544300, 12425), (568340, 65975)].
[INFO CTS-0024]  Normalized sink region: [(38.8786, 0.8875), (40.5957, 4.7125)].
[INFO CTS-0025]     Width:  1.7171.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7171 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(540500, 15575), (565300, 68425)].
[INFO CTS-0024]  Normalized sink region: [(38.6071, 1.1125), (40.3786, 4.8875)].
[INFO CTS-0025]     Width:  1.7714.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7714 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(539840, 85225), (561120, 130025)].
[INFO CTS-0024]  Normalized sink region: [(38.56, 6.0875), (40.08, 9.2875)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(540500, 79625), (562260, 133175)].
[INFO CTS-0024]  Normalized sink region: [(38.6071, 5.6875), (40.1614, 9.5125)].
[INFO CTS-0025]     Width:  1.5543.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5543 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546200, 85225), (565580, 144375)].
[INFO CTS-0024]  Normalized sink region: [(39.0143, 6.0875), (40.3986, 10.3125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542400, 82775), (562260, 144375)].
[INFO CTS-0024]  Normalized sink region: [(38.7429, 5.9125), (40.1614, 10.3125)].
[INFO CTS-0025]     Width:  1.4186.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4186 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601020, 77175), (660200, 144375)].
[INFO CTS-0024]  Normalized sink region: [(42.93, 5.5125), (47.1571, 10.3125)].
[INFO CTS-0025]     Width:  4.2271.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2271 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(603960, 79625), (653740, 141225)].
[INFO CTS-0024]  Normalized sink region: [(43.14, 5.6875), (46.6957, 10.0875)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5557 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(613080, 79625), (661720, 138775)].
[INFO CTS-0024]  Normalized sink region: [(43.7914, 5.6875), (47.2657, 9.9125)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4743 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(609280, 77175), (656780, 135625)].
[INFO CTS-0024]  Normalized sink region: [(43.52, 5.5125), (46.9129, 9.6875)].
[INFO CTS-0025]     Width:  3.3929.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3929 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(608520, 88375), (646240, 127575)].
[INFO CTS-0024]  Normalized sink region: [(43.4657, 6.3125), (46.16, 9.1125)].
[INFO CTS-0025]     Width:  2.6943.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6943 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(605860, 88375), (650320, 130025)].
[INFO CTS-0024]  Normalized sink region: [(43.2757, 6.3125), (46.4514, 9.2875)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5879 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(441540, 209650), (504350, 235200)].
[INFO CTS-0024]  Normalized sink region: [(31.5386, 14.975), (36.025, 16.8)].
[INFO CTS-0025]     Width:  4.4864.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.2432 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.2432 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 2 sinks closer to other cluster.
 Out of 26 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1216 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 22 sinks, 1 sinks closer to other cluster.
 Out of 11 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416240, 228375), (448920, 286825)].
[INFO CTS-0024]  Normalized sink region: [(29.7314, 16.3125), (32.0657, 20.4875)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(410540, 225225), (443980, 286825)].
[INFO CTS-0024]  Normalized sink region: [(29.3243, 16.0875), (31.7129, 20.4875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(410640, 225225), (448260, 281225)].
[INFO CTS-0024]  Normalized sink region: [(29.3314, 16.0875), (32.0186, 20.0875)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6871 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(469540, 177975), (496420, 205975)].
[INFO CTS-0024]  Normalized sink region: [(33.5386, 12.7125), (35.4586, 14.7125)].
[INFO CTS-0025]     Width:  1.9200.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9200 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(474000, 161175), (500980, 217175)].
[INFO CTS-0024]  Normalized sink region: [(33.8571, 11.5125), (35.7843, 15.5125)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477040, 158025), (501360, 214025)].
[INFO CTS-0024]  Normalized sink region: [(34.0743, 11.2875), (35.8114, 15.2875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462600, 158025), (488820, 208425)].
[INFO CTS-0024]  Normalized sink region: [(33.0429, 11.2875), (34.9157, 14.8875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462700, 158025), (488540, 211575)].
[INFO CTS-0024]  Normalized sink region: [(33.05, 11.2875), (34.8957, 15.1125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(502600, 169225), (526920, 219625)].
[INFO CTS-0024]  Normalized sink region: [(35.9, 12.0875), (37.6371, 15.6875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(504400, 174825), (526820, 222775)].
[INFO CTS-0024]  Normalized sink region: [(36.0286, 12.4875), (37.63, 15.9125)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(509340, 161175), (530620, 217175)].
[INFO CTS-0024]  Normalized sink region: [(36.3814, 11.5125), (37.9014, 15.5125)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(506020, 163625), (526060, 214025)].
[INFO CTS-0024]  Normalized sink region: [(36.1443, 11.6875), (37.5757, 15.2875)].
[INFO CTS-0025]     Width:  1.4314.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4314 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475140, 233975), (487020, 289975)].
[INFO CTS-0024]  Normalized sink region: [(33.9386, 16.7125), (34.7871, 20.7125)].
[INFO CTS-0025]     Width:  0.8486.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8486 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477040, 230825), (491100, 289975)].
[INFO CTS-0024]  Normalized sink region: [(34.0743, 16.4875), (35.0786, 20.7125)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(405700, 155575), (457660, 208425)].
[INFO CTS-0024]  Normalized sink region: [(28.9786, 11.1125), (32.69, 14.8875)].
[INFO CTS-0025]     Width:  3.7114.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7114 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(402940, 155575), (448920, 205975)].
[INFO CTS-0024]  Normalized sink region: [(28.7814, 11.1125), (32.0657, 14.7125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2843 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412820, 163625), (454240, 214025)].
[INFO CTS-0024]  Normalized sink region: [(29.4871, 11.6875), (32.4457, 15.2875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9586 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412440, 166775), (451580, 217175)].
[INFO CTS-0024]  Normalized sink region: [(29.46, 11.9125), (32.2557, 15.5125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(405320, 191625), (457660, 219625)].
[INFO CTS-0024]  Normalized sink region: [(28.9514, 13.6875), (32.69, 15.6875)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8693 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(401040, 191625), (455100, 219625)].
[INFO CTS-0024]  Normalized sink region: [(28.6457, 13.6875), (32.5071, 15.6875)].
[INFO CTS-0025]     Width:  3.8614.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9307 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412060, 183575), (458420, 219625)].
[INFO CTS-0024]  Normalized sink region: [(29.4329, 13.1125), (32.7443, 15.6875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(403420, 183575), (454340, 219625)].
[INFO CTS-0024]  Normalized sink region: [(28.8157, 13.1125), (32.4529, 15.6875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(409020, 230825), (457280, 275625)].
[INFO CTS-0024]  Normalized sink region: [(29.2157, 16.4875), (32.6629, 19.6875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(403320, 233975), (451200, 275625)].
[INFO CTS-0024]  Normalized sink region: [(28.8086, 16.7125), (32.2286, 19.6875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(407980, 236425), (456520, 270025)].
[INFO CTS-0024]  Normalized sink region: [(29.1414, 16.8875), (32.6086, 19.2875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(406080, 236425), (452340, 267575)].
[INFO CTS-0024]  Normalized sink region: [(29.0057, 16.8875), (32.31, 19.1125)].
[INFO CTS-0025]     Width:  3.3043.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6521 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(496520, 230825), (517320, 284375)].
[INFO CTS-0024]  Normalized sink region: [(35.4657, 16.4875), (36.9514, 20.3125)].
[INFO CTS-0025]     Width:  1.4857.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4857 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(492720, 228375), (517700, 289975)].
[INFO CTS-0024]  Normalized sink region: [(35.1943, 16.3125), (36.9786, 20.7125)].
[INFO CTS-0025]     Width:  1.7843.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7843 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(500600, 228375), (520460, 281225)].
[INFO CTS-0024]  Normalized sink region: [(35.7571, 16.3125), (37.1757, 20.0875)].
[INFO CTS-0025]     Width:  1.4186.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4186 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(498700, 225225), (522640, 278775)].
[INFO CTS-0024]  Normalized sink region: [(35.6214, 16.0875), (37.3314, 19.9125)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456620, 230825), (471060, 286825)].
[INFO CTS-0024]  Normalized sink region: [(32.6157, 16.4875), (33.6471, 20.4875)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458140, 230825), (474100, 286825)].
[INFO CTS-0024]  Normalized sink region: [(32.7243, 16.4875), (33.8643, 20.4875)].
[INFO CTS-0025]     Width:  1.1400.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(552500, 204050), (599730, 229600)].
[INFO CTS-0024]  Normalized sink region: [(39.4643, 14.575), (42.8379, 16.4)].
[INFO CTS-0025]     Width:  3.3736.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.6868 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.6868 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8434 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 13 sinks, 4 sinks closer to other cluster.
 Out of 15 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(528060, 208425), (569760, 286825)].
[INFO CTS-0024]  Normalized sink region: [(37.7186, 14.8875), (40.6971, 20.4875)].
[INFO CTS-0025]     Width:  2.9786.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9786 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(525300, 211575), (561120, 286825)].
[INFO CTS-0024]  Normalized sink region: [(37.5214, 15.1125), (40.08, 20.4875)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5586 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(527680, 217175), (567100, 284375)].
[INFO CTS-0024]  Normalized sink region: [(37.6914, 15.5125), (40.5071, 20.3125)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8157 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(551140, 189175), (585340, 200375)].
[INFO CTS-0024]  Normalized sink region: [(39.3671, 13.5125), (41.81, 14.3125)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(604060, 180425), (663240, 208425)].
[INFO CTS-0024]  Normalized sink region: [(43.1471, 12.8875), (47.3743, 14.8875)].
[INFO CTS-0025]     Width:  4.2271.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1136 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(604340, 177975), (662480, 205975)].
[INFO CTS-0024]  Normalized sink region: [(43.1671, 12.7125), (47.32, 14.7125)].
[INFO CTS-0025]     Width:  4.1529.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0764 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597120, 189175), (652980, 205975)].
[INFO CTS-0024]  Normalized sink region: [(42.6514, 13.5125), (46.6414, 14.7125)].
[INFO CTS-0025]     Width:  3.9900.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9950 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(599780, 189175), (658680, 208425)].
[INFO CTS-0024]  Normalized sink region: [(42.8414, 13.5125), (47.0486, 14.8875)].
[INFO CTS-0025]     Width:  4.2071.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1036 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601400, 219625), (655360, 247625)].
[INFO CTS-0024]  Normalized sink region: [(42.9571, 15.6875), (46.8114, 17.6875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(604340, 219625), (657160, 245175)].
[INFO CTS-0024]  Normalized sink region: [(43.1671, 15.6875), (46.94, 17.5125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(606620, 211575), (657540, 236425)].
[INFO CTS-0024]  Normalized sink region: [(43.33, 15.1125), (46.9671, 16.8875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(602160, 208425), (653740, 233975)].
[INFO CTS-0024]  Normalized sink region: [(43.0114, 14.8875), (46.6957, 16.7125)].
[INFO CTS-0025]     Width:  3.6843.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8421 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(576600, 230825), (596460, 275625)].
[INFO CTS-0024]  Normalized sink region: [(41.1857, 16.4875), (42.6043, 19.6875)].
[INFO CTS-0025]     Width:  1.4186.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4186 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(578120, 233975), (599780, 281225)].
[INFO CTS-0024]  Normalized sink region: [(41.2943, 16.7125), (42.8414, 20.0875)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(572040, 149975), (656020, 177975)].
[INFO CTS-0024]  Normalized sink region: [(40.86, 10.7125), (46.8586, 12.7125)].
[INFO CTS-0025]     Width:  5.9986.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9993 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(567480, 149975), (649560, 180425)].
[INFO CTS-0024]  Normalized sink region: [(40.5343, 10.7125), (46.3971, 12.8875)].
[INFO CTS-0025]     Width:  5.8629.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9314 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(561780, 155575), (662100, 180425)].
[INFO CTS-0024]  Normalized sink region: [(40.1271, 11.1125), (47.2929, 12.8875)].
[INFO CTS-0025]     Width:  7.1657.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5829 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 30 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(561500, 158025), (657160, 177975)].
[INFO CTS-0024]  Normalized sink region: [(40.1071, 11.2875), (46.94, 12.7125)].
[INFO CTS-0025]     Width:  6.8329.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4164 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(557600, 149975), (617740, 183575)].
[INFO CTS-0024]  Normalized sink region: [(39.8286, 10.7125), (44.1243, 13.1125)].
[INFO CTS-0025]     Width:  4.2957.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1479 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553040, 146825), (617360, 180425)].
[INFO CTS-0024]  Normalized sink region: [(39.5029, 10.4875), (44.0971, 12.8875)].
[INFO CTS-0025]     Width:  4.5943.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2971 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(547340, 149975), (626000, 177975)].
[INFO CTS-0024]  Normalized sink region: [(39.0957, 10.7125), (44.7143, 12.7125)].
[INFO CTS-0025]     Width:  5.6186.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8093 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545440, 146825), (621540, 180425)].
[INFO CTS-0024]  Normalized sink region: [(38.96, 10.4875), (44.3957, 12.8875)].
[INFO CTS-0025]     Width:  5.4357.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.7179 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(533760, 219625), (563780, 275625)].
[INFO CTS-0024]  Normalized sink region: [(38.1257, 15.6875), (40.27, 19.6875)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(533380, 222775), (562640, 278775)].
[INFO CTS-0024]  Normalized sink region: [(38.0986, 15.9125), (40.1886, 19.9125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(540500, 219625), (569000, 264425)].
[INFO CTS-0024]  Normalized sink region: [(38.6071, 15.6875), (40.6429, 18.8875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537080, 225225), (569760, 267575)].
[INFO CTS-0024]  Normalized sink region: [(38.3629, 16.0875), (40.6971, 19.1125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(605860, 236425), (633980, 284375)].
[INFO CTS-0024]  Normalized sink region: [(43.2757, 16.8875), (45.2843, 20.3125)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(603960, 230825), (639300, 281225)].
[INFO CTS-0024]  Normalized sink region: [(43.14, 16.4875), (45.6643, 20.0875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(606340, 230825), (645000, 270025)].
[INFO CTS-0024]  Normalized sink region: [(43.31, 16.4875), (46.0714, 19.2875)].
[INFO CTS-0025]     Width:  2.7614.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7614 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(602920, 230825), (642060, 273175)].
[INFO CTS-0024]  Normalized sink region: [(43.0657, 16.4875), (45.8614, 19.5125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(570900, 228375), (597500, 289975)].
[INFO CTS-0024]  Normalized sink region: [(40.7786, 16.3125), (42.6786, 20.7125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(573560, 225225), (599400, 289975)].
[INFO CTS-0024]  Normalized sink region: [(40.9686, 16.0875), (42.8143, 20.7125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(449520, 78400), (495990, 103250)].
[INFO CTS-0024]  Normalized sink region: [(32.1086, 5.6), (35.4279, 7.375)].
[INFO CTS-0025]     Width:  3.3193.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.6596 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.6596 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8298 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 18 sinks, 2 sinks closer to other cluster.
 Out of 12 sinks, 1 sinks closer to other cluster.
 Out of 18 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420900, 102025), (460040, 152425)].
[INFO CTS-0024]  Normalized sink region: [(30.0643, 7.2875), (32.86, 10.8875)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416240, 105175), (455860, 149975)].
[INFO CTS-0024]  Normalized sink region: [(29.7314, 7.5125), (32.5614, 10.7125)].
[INFO CTS-0025]     Width:  2.8300.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8300 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(408260, 102025), (462220, 149975)].
[INFO CTS-0024]  Normalized sink region: [(29.1614, 7.2875), (33.0157, 10.7125)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(474480, 102025), (502500, 141225)].
[INFO CTS-0024]  Normalized sink region: [(33.8914, 7.2875), (35.8929, 10.0875)].
[INFO CTS-0025]     Width:  2.0014.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0014 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(499940, 34825), (528820, 85225)].
[INFO CTS-0024]  Normalized sink region: [(35.71, 2.4875), (37.7729, 6.0875)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(501460, 37975), (531000, 79625)].
[INFO CTS-0024]  Normalized sink region: [(35.8186, 2.7125), (37.9286, 5.6875)].
[INFO CTS-0025]     Width:  2.1100.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1100 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(495660, 26775), (527200, 82775)].
[INFO CTS-0024]  Normalized sink region: [(35.4043, 1.9125), (37.6571, 5.9125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(503640, 23625), (530240, 82775)].
[INFO CTS-0024]  Normalized sink region: [(35.9743, 1.6875), (37.8743, 5.9125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(472100, 23625), (500980, 77175)].
[INFO CTS-0024]  Normalized sink region: [(33.7214, 1.6875), (35.7843, 5.5125)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475520, 23625), (505160, 77175)].
[INFO CTS-0024]  Normalized sink region: [(33.9657, 1.6875), (36.0829, 5.5125)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(472480, 18025), (503640, 77175)].
[INFO CTS-0024]  Normalized sink region: [(33.7486, 1.2875), (35.9743, 5.5125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475620, 21175), (504120, 74025)].
[INFO CTS-0024]  Normalized sink region: [(33.9729, 1.5125), (36.0086, 5.2875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(482740, 93975), (534800, 152425)].
[INFO CTS-0024]  Normalized sink region: [(34.4814, 6.7125), (38.2, 10.8875)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7186 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485020, 96425), (537080, 155575)].
[INFO CTS-0024]  Normalized sink region: [(34.6443, 6.8875), (38.3629, 11.1125)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7186 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(407220, 54775), (468680, 96425)].
[INFO CTS-0024]  Normalized sink region: [(29.0871, 3.9125), (33.4771, 6.8875)].
[INFO CTS-0025]     Width:  4.3900.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1950 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(406460, 57225), (465260, 90825)].
[INFO CTS-0024]  Normalized sink region: [(29.0329, 4.0875), (33.2329, 6.4875)].
[INFO CTS-0025]     Width:  4.2000.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1000 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416620, 62825), (458140, 90825)].
[INFO CTS-0024]  Normalized sink region: [(29.7586, 4.4875), (32.7243, 6.4875)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4829 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(414720, 60375), (457760, 93975)].
[INFO CTS-0024]  Normalized sink region: [(29.6229, 4.3125), (32.6971, 6.7125)].
[INFO CTS-0025]     Width:  3.0743.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5371 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(405700, 40425), (464880, 79625)].
[INFO CTS-0024]  Normalized sink region: [(28.9786, 2.8875), (33.2057, 5.6875)].
[INFO CTS-0025]     Width:  4.2271.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1136 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(406460, 43575), (460320, 79625)].
[INFO CTS-0024]  Normalized sink region: [(29.0329, 3.1125), (32.88, 5.6875)].
[INFO CTS-0025]     Width:  3.8471.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9236 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415580, 32375), (464880, 82775)].
[INFO CTS-0024]  Normalized sink region: [(29.6843, 2.3125), (33.2057, 5.9125)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5214 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412060, 29225), (460420, 82775)].
[INFO CTS-0024]  Normalized sink region: [(29.4329, 2.0875), (32.8871, 5.9125)].
[INFO CTS-0025]     Width:  3.4543.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4543 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(406740, 102025), (464120, 138775)].
[INFO CTS-0024]  Normalized sink region: [(29.0529, 7.2875), (33.1514, 9.9125)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(402940, 105175), (459940, 135625)].
[INFO CTS-0024]  Normalized sink region: [(28.7814, 7.5125), (32.8529, 9.6875)].
[INFO CTS-0025]     Width:  4.0714.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(410920, 96425), (451960, 133175)].
[INFO CTS-0024]  Normalized sink region: [(29.3514, 6.8875), (32.2829, 9.5125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(411300, 93975), (455860, 135625)].
[INFO CTS-0024]  Normalized sink region: [(29.3786, 6.7125), (32.5614, 9.6875)].
[INFO CTS-0025]     Width:  3.1829.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5914 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(469820, 96425), (523780, 141225)].
[INFO CTS-0024]  Normalized sink region: [(33.5586, 6.8875), (37.4129, 10.0875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(476660, 96425), (520740, 141225)].
[INFO CTS-0024]  Normalized sink region: [(34.0471, 6.8875), (37.1957, 10.0875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477420, 90825), (523400, 133175)].
[INFO CTS-0024]  Normalized sink region: [(34.1014, 6.4875), (37.3857, 9.5125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478660, 88375), (516940, 130025)].
[INFO CTS-0024]  Normalized sink region: [(34.19, 6.3125), (36.9243, 9.2875)].
[INFO CTS-0025]     Width:  2.7343.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7343 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(466880, 90825), (529200, 149975)].
[INFO CTS-0024]  Normalized sink region: [(33.3486, 6.4875), (37.8, 10.7125)].
[INFO CTS-0025]     Width:  4.4514.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 4.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(470300, 90825), (531760, 155575)].
[INFO CTS-0024]  Normalized sink region: [(33.5929, 6.4875), (37.9829, 11.1125)].
[INFO CTS-0025]     Width:  4.3900.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.3900 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/_040_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(403160, 13405), (431660, 39445)].
[INFO CTS-0024]  Normalized sink region: [(28.7971, 0.9575), (30.8329, 2.8175)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 1.8600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0179 X 1.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0018]     Created 28 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 28 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:3, 4:3, 5:1, 6:2, 9:3, 11:2, 12:1, 14:1, 16:1, 19:1, 23:1, 30:8..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 7:2, 8:3, 9:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:2, 8:2, 9:2, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:1, 8:2, 9:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:1, 8:3, 9:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:1, 8:3, 9:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:1, 8:3, 9:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:3, 8:1, 9:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:2, 8:1, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:2, 6:1, 7:1, 10:3, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 8:1, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:2, 6:1, 8:1, 10:4..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:2, 8:3, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 9:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 8:1, 9:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 7:2, 8:2, 9:1, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 383
[INFO CTS-0100]  Leaf buffers 25
[INFO CTS-0101]  Average sink wire length 501.06 um
[INFO CTS-0102]  Path depth 3 - 3
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/_040_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 26.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/_040_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/_040_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 65.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 64.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 67.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 73.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 72.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 61.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/_040_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.52 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2874_/G ^
   0.48
gen_encoder_units[2].encoder_unit/_458_/CK ^
   0.10      0.00       0.38


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_156_
          (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.37    0.30    0.64 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_156_/RN (DFFR_X2)
                                  0.64   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.04    0.03    0.10 ^ clkbuf_leaf_22_clk_i/A (BUF_X32)
                  0.01    0.02    0.13 ^ clkbuf_leaf_22_clk_i/Z (BUF_X32)
     4   11.29                           clknet_leaf_22_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.19 v gen_encoder_units[3].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   24.63                           gen_encoder_units[3].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.19 v clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.23 v clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.69                           clknet_0_gen_encoder_units[3].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.23 v clkbuf_1_0__f_gen_encoder_units[3].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_0__f_gen_encoder_units[3].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     8   15.35                           clknet_1_0__leaf_gen_encoder_units[3].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[3].encoder_unit/threshold_memory/_083__821/A (INV_X1)
                  0.00    0.01    0.26 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_083__821/ZN (INV_X1)
     1    1.07                           net1399 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_156_/CK (DFFR_X2)
                          0.00    0.26   clock reconvergence pessimism
                          0.63    0.89   library removal time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2957_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2411_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.35                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.80                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  409.34                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    1.59 v clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.03    1.62 v clkbuf_leaf_8_clk_i/Z (BUF_X32)
    12   23.23                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    1.62 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.72                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.65                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_6__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    1.77 ^ clkbuf_3_6__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/Z (BUF_X32)
     6   11.82                           clknet_3_6__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.00    0.00    1.77 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2399__391/A (INV_X1)
                  0.00    0.01    1.77 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2399__391/ZN (INV_X1)
     1    1.00                           net969 (net)
                  0.00    0.00    1.77 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2957_/GN (DLL_X1)
                  0.01    0.05    1.82 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2957_/Q (DLL_X1)
     1    1.07                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    1.82 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2411_/A2 (AND2_X1)
                                  1.82   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.35                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.80                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  409.34                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    1.59 v clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.03    1.62 v clkbuf_leaf_8_clk_i/Z (BUF_X32)
    12   23.23                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    1.62 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.72                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.65                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_7__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_7__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/Z (BUF_X32)
     9   17.18                           clknet_3_7__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.77 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2399__363/A (INV_X1)
                  0.00    0.01    1.78 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2399__363/ZN (INV_X1)
     1    0.98                           net941 (net)
                  0.00    0.00    1.78 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2411_/A1 (AND2_X1)
                          0.00    1.78   clock reconvergence pessimism
                          0.00    1.78   clock gating hold time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: wdata_i[35] (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_148_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ wdata_i[35] (in)
     1    1.61                           wdata_i[35] (net)
                  0.00    0.00    0.30 ^ input315/A (BUF_X1)
                  0.01    0.02    0.32 ^ input315/Z (BUF_X1)
     1    1.85                           net315 (net)
                  0.01    0.00    0.32 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_107_/A2 (NAND2_X1)
                  0.01    0.01    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_107_/ZN (NAND2_X1)
     1    1.54                           gen_encoder_units[1].encoder_unit/threshold_memory/_057_ (net)
                  0.01    0.00    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_108_/A2 (NAND2_X1)
                  0.01    0.01    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_108_/ZN (NAND2_X1)
     1    1.24                           gen_encoder_units[1].encoder_unit/threshold_memory/_003_ (net)
                  0.01    0.00    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_148_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   40.95                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   25.64                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.53                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.18                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__285/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__285/ZN (INV_X1)
     1    1.07                           net863 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_148_/CK (DFFR_X2)
                          0.00    0.28   clock reconvergence pessimism
                          0.01    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_495_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.42    0.35    0.68 ^ gen_encoder_units[3].encoder_unit/_495_/RN (DFFR_X1)
                                  0.68   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.04    0.03    3.10 ^ clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_3_clk_i/Z (BUF_X32)
     2    2.74                           clknet_leaf_3_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[3].encoder_unit/_495_/CK (DFFR_X1)
                          0.00    3.13   clock reconvergence pessimism
                         -0.04    3.09   library recovery time
                                  3.09   data required time
-----------------------------------------------------------------------------
                                  3.09   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.35                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.80                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  333.06                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.02    1.59 v clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.00    0.03    1.62 v clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    8.38                           clknet_leaf_19_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.62                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  217.78                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_4__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    1.76 ^ clkbuf_3_4__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     5   10.00                           clknet_3_4__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    1.76 ^ net644_67/A (INV_X1)
                  0.00    0.01    1.77 v net644_67/ZN (INV_X1)
     1    1.00                           net645 (net)
                  0.00    0.00    1.77 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_/GN (DLL_X1)
                  0.01    0.07    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_/Q (DLL_X1)
     1    1.04                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[21].cg_i.en_latch (net)
                  0.01    0.00    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_/A2 (AND2_X1)
                                  1.84   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.03    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  367.51                           clknet_1_1__leaf_clk_i (net)
                  0.03    0.02    3.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.01    0.02    3.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    8.71                           clknet_leaf_19_clk_i (net)
                  0.01    0.00    3.12 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.18 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.49                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.18 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.22 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  192.73                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.23 v clkbuf_3_5__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_5__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     7   12.59                           clknet_3_5__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__19/A (INV_X1)
                  0.00    0.01    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__19/ZN (INV_X1)
     1    1.02                           net597 (net)
                  0.00    0.00    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating setup time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_152_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   40.95                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   25.64                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.53                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.18                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/ZN (INV_X1)
     1    1.07                           net859 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q (DFFR_X2)
    76  124.62                           gen_encoder_units[1].encoder_unit/threshold_memory/wdata_a_q[7] (net)
                  0.14    0.00    0.54 ^ max_cap450/A (BUF_X16)
                  0.02    0.04    0.57 ^ max_cap450/Z (BUF_X16)
    54   78.65                           net450 (net)
                  0.02    0.02    0.59 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_/D (DLH_X1)
                                  0.59   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    0.09 ^ clkbuf_leaf_4_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_4_clk_i/Z (BUF_X32)
     6   20.14                           clknet_leaf_4_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   24.15                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    0.17 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  195.47                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    0.22 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     6   10.69                           clknet_3_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__443/A (INV_X1)
                  0.00    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__443/ZN (INV_X1)
     1    1.02                           net1021 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2407_/A1 (AND2_X1)
                  0.06    0.09    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2407_/ZN (AND2_X1)
     1   27.80                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.06    0.00    0.35 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.38 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/Z (BUF_X32)
     2   55.06                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.01    0.00    0.38 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/Z (BUF_X32)
     9   12.02                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.19    0.59   time borrowed from endpoint
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.46
actual time borrow                      0.19
--------------------------------------------



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_495_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.42    0.35    0.68 ^ gen_encoder_units[3].encoder_unit/_495_/RN (DFFR_X1)
                                  0.68   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.04    0.03    3.10 ^ clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_3_clk_i/Z (BUF_X32)
     2    2.74                           clknet_leaf_3_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[3].encoder_unit/_495_/CK (DFFR_X1)
                          0.00    3.13   clock reconvergence pessimism
                         -0.04    3.09   library recovery time
                                  3.09   data required time
-----------------------------------------------------------------------------
                                  3.09   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.35                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.80                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  333.06                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.02    1.59 v clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.00    0.03    1.62 v clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    8.38                           clknet_leaf_19_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.62                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  217.78                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_4__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    1.76 ^ clkbuf_3_4__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     5   10.00                           clknet_3_4__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    1.76 ^ net644_67/A (INV_X1)
                  0.00    0.01    1.77 v net644_67/ZN (INV_X1)
     1    1.00                           net645 (net)
                  0.00    0.00    1.77 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_/GN (DLL_X1)
                  0.01    0.07    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_/Q (DLL_X1)
     1    1.04                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[21].cg_i.en_latch (net)
                  0.01    0.00    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_/A2 (AND2_X1)
                                  1.84   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.03    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  367.51                           clknet_1_1__leaf_clk_i (net)
                  0.03    0.02    3.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.01    0.02    3.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    8.71                           clknet_leaf_19_clk_i (net)
                  0.01    0.00    3.12 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.18 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.49                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.18 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.22 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  192.73                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.23 v clkbuf_3_5__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_5__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     7   12.59                           clknet_3_5__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__19/A (INV_X1)
                  0.00    0.01    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__19/ZN (INV_X1)
     1    1.02                           net597 (net)
                  0.00    0.00    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating setup time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_152_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   40.95                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   25.64                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.53                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.18                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/ZN (INV_X1)
     1    1.07                           net859 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q (DFFR_X2)
    76  124.62                           gen_encoder_units[1].encoder_unit/threshold_memory/wdata_a_q[7] (net)
                  0.14    0.00    0.54 ^ max_cap450/A (BUF_X16)
                  0.02    0.04    0.57 ^ max_cap450/Z (BUF_X16)
    54   78.65                           net450 (net)
                  0.02    0.02    0.59 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_/D (DLH_X1)
                                  0.59   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    0.09 ^ clkbuf_leaf_4_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_4_clk_i/Z (BUF_X32)
     6   20.14                           clknet_leaf_4_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   24.15                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    0.17 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  195.47                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    0.22 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     6   10.69                           clknet_3_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__443/A (INV_X1)
                  0.00    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__443/ZN (INV_X1)
     1    1.02                           net1021 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2407_/A1 (AND2_X1)
                  0.06    0.09    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2407_/ZN (AND2_X1)
     1   27.80                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.06    0.00    0.35 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.38 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/Z (BUF_X32)
     2   55.06                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.01    0.00    0.38 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/Z (BUF_X32)
     9   12.02                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.19    0.59   time borrowed from endpoint
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.46
actual time borrow                      0.19
--------------------------------------------



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q  120.85  124.62   -3.77 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_159_/Q  120.85  123.09   -2.24 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_153_/Q  120.85  122.44   -1.59 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.06254973262548447

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3151

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-3.7694456577301025

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0312

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
0.5905

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.49e-03   7.22e-04   3.96e-04   4.61e-03  21.5%
Combinational          9.56e-03   5.55e-03   1.71e-03   1.68e-02  78.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.30e-02   6.27e-03   2.11e-03   2.14e-02 100.0%
                          60.9%      29.3%       9.8%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 70309 u^2 58% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2874_/G ^
   0.48
gen_encoder_units[2].encoder_unit/_458_/CK ^
   0.10      0.00       0.38


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_156_
          (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.37    0.30    0.64 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_156_/RN (DFFR_X2)
                                  0.64   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.04    0.03    0.10 ^ clkbuf_leaf_22_clk_i/A (BUF_X32)
                  0.01    0.02    0.13 ^ clkbuf_leaf_22_clk_i/Z (BUF_X32)
     4   11.29                           clknet_leaf_22_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.19 v gen_encoder_units[3].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   24.63                           gen_encoder_units[3].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.19 v clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.23 v clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.69                           clknet_0_gen_encoder_units[3].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.23 v clkbuf_1_0__f_gen_encoder_units[3].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_0__f_gen_encoder_units[3].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     8   15.35                           clknet_1_0__leaf_gen_encoder_units[3].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[3].encoder_unit/threshold_memory/_083__821/A (INV_X1)
                  0.00    0.01    0.26 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_083__821/ZN (INV_X1)
     1    1.07                           net1399 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_156_/CK (DFFR_X2)
                          0.00    0.26   clock reconvergence pessimism
                          0.63    0.89   library removal time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2957_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2411_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.35                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.80                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  409.34                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    1.59 v clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.03    1.62 v clkbuf_leaf_8_clk_i/Z (BUF_X32)
    12   23.23                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    1.62 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.72                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.65                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_6__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    1.77 ^ clkbuf_3_6__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/Z (BUF_X32)
     6   11.82                           clknet_3_6__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.00    0.00    1.77 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2399__391/A (INV_X1)
                  0.00    0.01    1.77 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2399__391/ZN (INV_X1)
     1    1.00                           net969 (net)
                  0.00    0.00    1.77 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2957_/GN (DLL_X1)
                  0.01    0.05    1.82 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2957_/Q (DLL_X1)
     1    1.07                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    1.82 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2411_/A2 (AND2_X1)
                                  1.82   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.35                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.80                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  409.34                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    1.59 v clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.03    1.62 v clkbuf_leaf_8_clk_i/Z (BUF_X32)
    12   23.23                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    1.62 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.72                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.65                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_7__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_7__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_/Z (BUF_X32)
     9   17.18                           clknet_3_7__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.77 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2399__363/A (INV_X1)
                  0.00    0.01    1.78 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2399__363/ZN (INV_X1)
     1    0.98                           net941 (net)
                  0.00    0.00    1.78 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2411_/A1 (AND2_X1)
                          0.00    1.78   clock reconvergence pessimism
                          0.00    1.78   clock gating hold time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: wdata_i[35] (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_148_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ wdata_i[35] (in)
     1    1.61                           wdata_i[35] (net)
                  0.00    0.00    0.30 ^ input315/A (BUF_X1)
                  0.01    0.02    0.32 ^ input315/Z (BUF_X1)
     1    1.85                           net315 (net)
                  0.01    0.00    0.32 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_107_/A2 (NAND2_X1)
                  0.01    0.01    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_107_/ZN (NAND2_X1)
     1    1.54                           gen_encoder_units[1].encoder_unit/threshold_memory/_057_ (net)
                  0.01    0.00    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_108_/A2 (NAND2_X1)
                  0.01    0.01    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_108_/ZN (NAND2_X1)
     1    1.24                           gen_encoder_units[1].encoder_unit/threshold_memory/_003_ (net)
                  0.01    0.00    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_148_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   40.95                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   25.64                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.53                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.18                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__285/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__285/ZN (INV_X1)
     1    1.07                           net863 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_148_/CK (DFFR_X2)
                          0.00    0.28   clock reconvergence pessimism
                          0.01    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_495_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.42    0.35    0.68 ^ gen_encoder_units[3].encoder_unit/_495_/RN (DFFR_X1)
                                  0.68   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.04    0.03    3.10 ^ clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_3_clk_i/Z (BUF_X32)
     2    2.74                           clknet_leaf_3_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[3].encoder_unit/_495_/CK (DFFR_X1)
                          0.00    3.13   clock reconvergence pessimism
                         -0.04    3.09   library recovery time
                                  3.09   data required time
-----------------------------------------------------------------------------
                                  3.09   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.35                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.80                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  333.06                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.02    1.59 v clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.00    0.03    1.62 v clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    8.38                           clknet_leaf_19_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.62                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  217.78                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_4__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    1.76 ^ clkbuf_3_4__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     5   10.00                           clknet_3_4__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    1.76 ^ net644_67/A (INV_X1)
                  0.00    0.01    1.77 v net644_67/ZN (INV_X1)
     1    1.00                           net645 (net)
                  0.00    0.00    1.77 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_/GN (DLL_X1)
                  0.01    0.07    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_/Q (DLL_X1)
     1    1.04                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[21].cg_i.en_latch (net)
                  0.01    0.00    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_/A2 (AND2_X1)
                                  1.84   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.03    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  367.51                           clknet_1_1__leaf_clk_i (net)
                  0.03    0.02    3.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.01    0.02    3.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    8.71                           clknet_leaf_19_clk_i (net)
                  0.01    0.00    3.12 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.18 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.49                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.18 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.22 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  192.73                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.23 v clkbuf_3_5__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_5__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     7   12.59                           clknet_3_5__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__19/A (INV_X1)
                  0.00    0.01    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__19/ZN (INV_X1)
     1    1.02                           net597 (net)
                  0.00    0.00    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating setup time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_152_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   40.95                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   25.64                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.53                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.18                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/ZN (INV_X1)
     1    1.07                           net859 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q (DFFR_X2)
    76  124.62                           gen_encoder_units[1].encoder_unit/threshold_memory/wdata_a_q[7] (net)
                  0.14    0.00    0.54 ^ max_cap450/A (BUF_X16)
                  0.02    0.04    0.57 ^ max_cap450/Z (BUF_X16)
    54   78.65                           net450 (net)
                  0.02    0.02    0.59 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_/D (DLH_X1)
                                  0.59   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    0.09 ^ clkbuf_leaf_4_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_4_clk_i/Z (BUF_X32)
     6   20.14                           clknet_leaf_4_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   24.15                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    0.17 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  195.47                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    0.22 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     6   10.69                           clknet_3_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__443/A (INV_X1)
                  0.00    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__443/ZN (INV_X1)
     1    1.02                           net1021 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2407_/A1 (AND2_X1)
                  0.06    0.09    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2407_/ZN (AND2_X1)
     1   27.80                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.06    0.00    0.35 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.38 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/Z (BUF_X32)
     2   55.06                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.01    0.00    0.38 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/Z (BUF_X32)
     9   12.02                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.19    0.59   time borrowed from endpoint
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.46
actual time borrow                      0.19
--------------------------------------------



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_495_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.42    0.35    0.68 ^ gen_encoder_units[3].encoder_unit/_495_/RN (DFFR_X1)
                                  0.68   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.04    0.03    3.10 ^ clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_3_clk_i/Z (BUF_X32)
     2    2.74                           clknet_leaf_3_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[3].encoder_unit/_495_/CK (DFFR_X1)
                          0.00    3.13   clock reconvergence pessimism
                         -0.04    3.09   library recovery time
                                  3.09   data required time
-----------------------------------------------------------------------------
                                  3.09   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.35                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.80                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  333.06                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.02    1.59 v clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.00    0.03    1.62 v clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    8.38                           clknet_leaf_19_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.62                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  217.78                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_4__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    1.76 ^ clkbuf_3_4__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     5   10.00                           clknet_3_4__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    1.76 ^ net644_67/A (INV_X1)
                  0.00    0.01    1.77 v net644_67/ZN (INV_X1)
     1    1.00                           net645 (net)
                  0.00    0.00    1.77 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_/GN (DLL_X1)
                  0.01    0.07    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2969_/Q (DLL_X1)
     1    1.04                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[21].cg_i.en_latch (net)
                  0.01    0.00    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_/A2 (AND2_X1)
                                  1.84   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.03    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  367.51                           clknet_1_1__leaf_clk_i (net)
                  0.03    0.02    3.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.01    0.02    3.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    8.71                           clknet_leaf_19_clk_i (net)
                  0.01    0.00    3.12 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.18 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.49                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.18 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.22 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  192.73                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.23 v clkbuf_3_5__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_5__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     7   12.59                           clknet_3_5__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__19/A (INV_X1)
                  0.00    0.01    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__19/ZN (INV_X1)
     1    1.02                           net597 (net)
                  0.00    0.00    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2424_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating setup time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_152_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   40.95                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   25.64                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.53                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.18                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/ZN (INV_X1)
     1    1.07                           net859 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q (DFFR_X2)
    76  124.62                           gen_encoder_units[1].encoder_unit/threshold_memory/wdata_a_q[7] (net)
                  0.14    0.00    0.54 ^ max_cap450/A (BUF_X16)
                  0.02    0.04    0.57 ^ max_cap450/Z (BUF_X16)
    54   78.65                           net450 (net)
                  0.02    0.02    0.59 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_/D (DLH_X1)
                                  0.59   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.48                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   71.06                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.18                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    0.09 ^ clkbuf_leaf_4_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_4_clk_i/Z (BUF_X32)
     6   20.14                           clknet_leaf_4_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   24.15                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    0.17 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  195.47                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    0.22 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     6   10.69                           clknet_3_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__443/A (INV_X1)
                  0.00    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__443/ZN (INV_X1)
     1    1.02                           net1021 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2407_/A1 (AND2_X1)
                  0.06    0.09    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2407_/ZN (AND2_X1)
     1   27.80                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.06    0.00    0.35 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.38 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/Z (BUF_X32)
     2   55.06                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.01    0.00    0.38 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o/Z (BUF_X32)
     9   12.02                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[2].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2915_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.19    0.59   time borrowed from endpoint
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.46
actual time borrow                      0.19
--------------------------------------------



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q  120.85  124.62   -3.77 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_159_/Q  120.85  123.09   -2.24 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_153_/Q  120.85  122.44   -1.59 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.06254973262548447

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3151

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-3.7694456577301025

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0312

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
0.5905

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.49e-03   7.22e-04   3.96e-04   4.61e-03  21.5%
Combinational          9.56e-03   5.55e-03   1.71e-03   1.68e-02  78.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.30e-02   6.27e-03   2.11e-03   2.14e-02 100.0%
                          60.9%      29.3%       9.8%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 70309 u^2 58% utilization.

Placement Analysis
---------------------------------
total displacement     118981.8 u
average displacement        3.5 u
max displacement           33.7 u
original HPWL          232232.2 u
legalized HPWL         352085.9 u
delta HPWL                   52 %

Repair setup and hold violations...
[INFO RSZ-0094] Found 1 endpoints with setup violations.
[INFO RSZ-0041] Resized 16 instances.
[INFO RSZ-0046] Found 403 endpoints with hold violations.
[INFO RSZ-0032] Inserted 2 hold buffers.
Placement Analysis
---------------------------------
total displacement          1.9 u
average displacement        0.0 u
max displacement            1.3 u
original HPWL          352403.2 u
legalized HPWL         352403.8 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2874_/G ^
   0.49
gen_encoder_units[2].encoder_unit/_458_/CK ^
   0.10      0.00       0.38


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_505_
          (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.16                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1101/A (CLKBUF_X1)
                  0.06    0.09    0.39 ^ hold1101/Z (CLKBUF_X1)
     1   26.74                           net1679 (net)
                  0.06    0.00    0.39 ^ input258/A (BUF_X32)
                  0.02    0.04    0.43 ^ input258/Z (BUF_X32)
   264  630.44                           net258 (net)
                  0.23    0.19    0.62 ^ gen_encoder_units[0].encoder_unit/_505_/RN (DFFR_X1)
                                  0.62   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.03    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  367.09                           clknet_1_1__leaf_clk_i (net)
                  0.04    0.03    0.10 ^ clkbuf_leaf_18_clk_i/A (BUF_X32)
                  0.01    0.03    0.12 ^ clkbuf_leaf_18_clk_i/Z (BUF_X32)
    30   41.22                           clknet_leaf_18_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[0].encoder_unit/_505_/CK (DFFR_X1)
                          0.00    0.13   clock reconvergence pessimism
                          0.47    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2584_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2406_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.39                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.67                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  409.35                           clknet_1_0__leaf_clk_i (net)
                  0.02    0.01    1.58 v clkbuf_leaf_4_clk_i/A (BUF_X32)
                  0.00    0.03    1.61 v clkbuf_leaf_4_clk_i/Z (BUF_X32)
     6   19.63                           clknet_leaf_4_clk_i (net)
                  0.00    0.00    1.61 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.70                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.73 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.90                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_2__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.76 ^ clkbuf_3_2__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_/Z (BUF_X32)
     8   17.83                           clknet_3_2__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.76 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2399__515/A (INV_X1)
                  0.00    0.01    1.76 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2399__515/ZN (INV_X1)
     1    2.19                           net1093 (net)
                  0.00    0.00    1.76 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2584_/GN (DLL_X1)
                  0.01    0.05    1.81 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2584_/Q (DLL_X1)
     1    1.16                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00    1.81 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2406_/A2 (AND2_X1)
                                  1.81   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.39                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.67                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  409.35                           clknet_1_0__leaf_clk_i (net)
                  0.02    0.01    1.58 v clkbuf_leaf_4_clk_i/A (BUF_X32)
                  0.00    0.03    1.61 v clkbuf_leaf_4_clk_i/Z (BUF_X32)
     6   19.63                           clknet_leaf_4_clk_i (net)
                  0.00    0.00    1.61 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.70                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.73 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.90                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_3__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.76 ^ clkbuf_3_3__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_/Z (BUF_X32)
    12   29.00                           clknet_3_3__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.76 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2399__506/A (INV_X1)
                  0.00    0.01    1.77 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2399__506/ZN (INV_X1)
     1    2.21                           net1084 (net)
                  0.00    0.00    1.77 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2406_/A1 (AND2_X1)
                          0.00    1.77   clock reconvergence pessimism
                          0.00    1.77   clock gating hold time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: wdata_i[35] (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_148_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ wdata_i[35] (in)
     1    1.63                           wdata_i[35] (net)
                  0.00    0.00    0.30 ^ input315/A (BUF_X1)
                  0.01    0.02    0.32 ^ input315/Z (BUF_X1)
     1    1.91                           net315 (net)
                  0.01    0.00    0.32 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_107_/A2 (NAND2_X1)
                  0.01    0.01    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_107_/ZN (NAND2_X1)
     1    1.59                           gen_encoder_units[1].encoder_unit/threshold_memory/_057_ (net)
                  0.01    0.00    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_108_/A2 (NAND2_X1)
                  0.01    0.01    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_108_/ZN (NAND2_X1)
     1    1.23                           gen_encoder_units[1].encoder_unit/threshold_memory/_003_ (net)
                  0.01    0.00    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_148_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.19                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   41.28                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   26.04                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.57                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.72                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__285/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__285/ZN (INV_X1)
     1    1.10                           net863 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_148_/CK (DFFR_X2)
                          0.00    0.28   clock reconvergence pessimism
                          0.01    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_495_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.16                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1101/A (CLKBUF_X1)
                  0.06    0.09    0.39 ^ hold1101/Z (CLKBUF_X1)
     1   26.74                           net1679 (net)
                  0.06    0.00    0.39 ^ input258/A (BUF_X32)
                  0.02    0.04    0.43 ^ input258/Z (BUF_X32)
   264  630.44                           net258 (net)
                  0.12    0.09    0.52 ^ hold1102/A (BUF_X32)
                  0.01    0.03    0.55 ^ hold1102/Z (BUF_X32)
   144  404.65                           net1680 (net)
                  0.15    0.12    0.67 ^ gen_encoder_units[3].encoder_unit/_495_/RN (DFFR_X1)
                                  0.67   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.19                           clknet_1_0__leaf_clk_i (net)
                  0.04    0.03    3.10 ^ clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_3_clk_i/Z (BUF_X32)
     2    2.94                           clknet_leaf_3_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[3].encoder_unit/_495_/CK (DFFR_X1)
                          0.00    3.13   clock reconvergence pessimism
                          0.03    3.15   library recovery time
                                  3.15   data required time
-----------------------------------------------------------------------------
                                  3.15   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  2.48   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2973_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2428_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.39                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.67                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  332.64                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.02    1.59 v clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.00    0.03    1.62 v clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    9.15                           clknet_leaf_19_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   29.77                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.18                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_0__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_0__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     7   16.81                           clknet_3_0__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.77 ^ net644_71/A (INV_X1)
                  0.00    0.01    1.77 v net644_71/ZN (INV_X1)
     1    1.99                           net649 (net)
                  0.00    0.00    1.77 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2973_/GN (DLL_X1)
                  0.01    0.07    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2973_/Q (DLL_X1)
     1    1.68                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[25].cg_i.en_latch (net)
                  0.01    0.00    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2428_/A2 (AND2_X1)
                                  1.84   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.03    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  367.09                           clknet_1_1__leaf_clk_i (net)
                  0.03    0.02    3.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.01    0.02    3.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    9.48                           clknet_leaf_19_clk_i (net)
                  0.01    0.00    3.12 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.18 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   26.64                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.18 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.23 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  193.13                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.23 v clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.26 v clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8   15.85                           clknet_3_2__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.26 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__23/A (INV_X1)
                  0.01    0.01    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__23/ZN (INV_X1)
     1    1.16                           net601 (net)
                  0.01    0.00    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2428_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating setup time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_152_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2932_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.19                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   41.28                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   26.04                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.57                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.72                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/ZN (INV_X1)
     1    1.12                           net859 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q (DFFR_X2)
    76  123.94                           gen_encoder_units[1].encoder_unit/threshold_memory/wdata_a_q[7] (net)
                  0.14    0.01    0.54 ^ max_cap450/A (BUF_X16)
                  0.01    0.04    0.58 ^ max_cap450/Z (BUF_X16)
    54   77.84                           net450 (net)
                  0.02    0.02    0.59 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2932_/D (DLH_X1)
                                  0.59   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.19                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    0.09 ^ clkbuf_leaf_4_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_leaf_4_clk_i/Z (BUF_X32)
     6   20.12                           clknet_leaf_4_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   24.33                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    0.17 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  195.56                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    0.22 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     6   13.26                           clknet_3_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__444/A (INV_X1)
                  0.01    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__444/ZN (INV_X1)
     1    1.79                           net1022 (net)
                  0.01    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2408_/A1 (AND2_X1)
                  0.06    0.09    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2408_/ZN (AND2_X1)
     1   27.76                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o (net)
                  0.06    0.00    0.35 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.38 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o/Z (BUF_X32)
     2   55.17                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o (net)
                  0.01    0.00    0.38 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o/Z (BUF_X32)
     9   12.56                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2932_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.19    0.59   time borrowed from endpoint
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.19
--------------------------------------------



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_495_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.16                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1101/A (CLKBUF_X1)
                  0.06    0.09    0.39 ^ hold1101/Z (CLKBUF_X1)
     1   26.74                           net1679 (net)
                  0.06    0.00    0.39 ^ input258/A (BUF_X32)
                  0.02    0.04    0.43 ^ input258/Z (BUF_X32)
   264  630.44                           net258 (net)
                  0.12    0.09    0.52 ^ hold1102/A (BUF_X32)
                  0.01    0.03    0.55 ^ hold1102/Z (BUF_X32)
   144  404.65                           net1680 (net)
                  0.15    0.12    0.67 ^ gen_encoder_units[3].encoder_unit/_495_/RN (DFFR_X1)
                                  0.67   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.19                           clknet_1_0__leaf_clk_i (net)
                  0.04    0.03    3.10 ^ clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_3_clk_i/Z (BUF_X32)
     2    2.94                           clknet_leaf_3_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[3].encoder_unit/_495_/CK (DFFR_X1)
                          0.00    3.13   clock reconvergence pessimism
                          0.03    3.15   library recovery time
                                  3.15   data required time
-----------------------------------------------------------------------------
                                  3.15   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  2.48   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2973_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2428_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   53.39                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   64.67                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  332.64                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.02    1.59 v clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.00    0.03    1.62 v clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    9.15                           clknet_leaf_19_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   29.77                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.18                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.74 ^ clkbuf_3_0__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_0__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     7   16.81                           clknet_3_0__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.77 ^ net644_71/A (INV_X1)
                  0.00    0.01    1.77 v net644_71/ZN (INV_X1)
     1    1.99                           net649 (net)
                  0.00    0.00    1.77 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2973_/GN (DLL_X1)
                  0.01    0.07    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2973_/Q (DLL_X1)
     1    1.68                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[25].cg_i.en_latch (net)
                  0.01    0.00    1.84 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2428_/A2 (AND2_X1)
                                  1.84   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.03    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  367.09                           clknet_1_1__leaf_clk_i (net)
                  0.03    0.02    3.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.01    0.02    3.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X32)
     4    9.48                           clknet_leaf_19_clk_i (net)
                  0.01    0.00    3.12 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.18 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   26.64                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.18 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.23 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8  193.13                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.23 v clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.26 v clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_/Z (BUF_X32)
     8   15.85                           clknet_3_2__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.26 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__23/A (INV_X1)
                  0.01    0.01    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399__23/ZN (INV_X1)
     1    1.16                           net601 (net)
                  0.01    0.00    3.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2428_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating setup time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_152_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2932_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.19                           clknet_1_0__leaf_clk_i (net)
                  0.05    0.04    0.11 ^ clkbuf_leaf_5_clk_i/A (BUF_X32)
                  0.01    0.03    0.14 ^ clkbuf_leaf_5_clk_i/Z (BUF_X32)
    30   41.28                           clknet_leaf_5_clk_i (net)
                  0.01    0.00    0.14 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                  0.05    0.06    0.20 v gen_encoder_units[1].encoder_unit/threshold_memory/_082_/ZN (NAND2_X1)
     1   26.04                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.20 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.25 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   48.57                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.27 v clkbuf_1_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.72                           clknet_1_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.27 v gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/A (INV_X1)
                  0.00    0.01    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_083__281/ZN (INV_X1)
     1    1.12                           net859 (net)
                  0.00    0.00    0.28 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q (DFFR_X2)
    76  123.94                           gen_encoder_units[1].encoder_unit/threshold_memory/wdata_a_q[7] (net)
                  0.14    0.01    0.54 ^ max_cap450/A (BUF_X16)
                  0.01    0.04    0.58 ^ max_cap450/Z (BUF_X16)
    54   77.84                           net450 (net)
                  0.02    0.02    0.59 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2932_/D (DLH_X1)
                                  0.59   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   56.52                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.04 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   70.94                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.08 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
    14  453.19                           clknet_1_0__leaf_clk_i (net)
                  0.03    0.02    0.09 ^ clkbuf_leaf_4_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_leaf_4_clk_i/Z (BUF_X32)
     6   20.12                           clknet_leaf_4_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   24.33                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    0.17 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  195.56                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    0.22 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_1__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     6   13.26                           clknet_3_1__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__444/A (INV_X1)
                  0.01    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2399__444/ZN (INV_X1)
     1    1.79                           net1022 (net)
                  0.01    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2408_/A1 (AND2_X1)
                  0.06    0.09    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2408_/ZN (AND2_X1)
     1   27.76                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o (net)
                  0.06    0.00    0.35 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.38 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o/Z (BUF_X32)
     2   55.17                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o (net)
                  0.01    0.00    0.38 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o/Z (BUF_X32)
     9   12.56                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2932_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.19    0.59   time borrowed from endpoint
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.19
--------------------------------------------



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q  120.85  123.94   -3.09 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_153_/Q  120.85  123.05   -2.20 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_159_/Q  120.85  122.63   -1.78 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.06337856501340866

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3192

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-3.0895423889160156

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0256

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5922

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.50e-03   7.97e-04   3.96e-04   4.69e-03  21.6%
Combinational          9.57e-03   5.77e-03   1.71e-03   1.71e-02  78.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-02   6.57e-03   2.11e-03   2.17e-02 100.0%
                          60.1%      30.2%       9.7%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 70322 u^2 58% utilization.

Elapsed time: 3:59.96[h:]min:sec. CPU time: user 238.71 sys 0.99 (99%). Peak memory: 1417540KB.
