0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week3_Verilog/Week3_Verilog.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week3_Verilog/Week3_Verilog.srcs/sim_1/new/test_file.v,1631821256,verilog,,,,test_file,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week3_Verilog/Week3_Verilog.srcs/sources_1/new/Week3Verilog.v,1631821191,verilog,,/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week3_Verilog/Week3_Verilog.srcs/sim_1/new/test_file.v,,Week3Verilog,,,,,,,,
