

================================================================
== Vitis HLS Report for 'fxp_sqrt_top'
================================================================
* Date:           Fri Mar 28 08:50:43 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fxp_sqrt_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.843 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60  |fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1  |       14|       14|  0.140 us|  0.140 us|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      47|    223|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     17|    -|
|Register         |        -|    -|      49|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      96|    307|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60  |fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1  |        0|   0|  47|  223|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |Total                                             |                                        |        0|   0|  47|  223|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_82_p2    |         +|   0|  0|  19|          12|           1|
    |add_ln120_fu_114_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln119_fu_108_p2  |      icmp|   0|  0|  20|          13|           1|
    |ap_return             |    select|   0|  0|  10|           1|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  67|          37|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   3|   0|    3|          0|
    |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |p_v_loc_fu_46                                                  |  10|   0|   10|          0|
    |q_1_loc_fu_42                                                  |  11|   0|   11|          0|
    |s_4_loc_fu_50                                                  |  13|   0|   13|          0|
    |s_reg_156                                                      |  11|   0|   11|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  49|   0|   49|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_return  |  out|   10|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|in_val     |   in|   12|     ap_none|        in_val|       pointer|
+-----------+-----+-----+------------+--------------+--------------+

