module testbench;
  reg [5:0] WriteRegister;
  reg RegWrite;
  reg [5:0] ReadRegister1;
  reg [5:0] ReadRegister2;
  wire WriteData[0:31];
  reg x;
  wire ReadData1[0:31];
  wire ReadData2[0:31];
  integer index;
  initial begin
    x = 1;
    RegWrite = 1;
    WriteRegister = 5'b10010;
    ReadRegister1 = 5'b11010;
    ReadRegister2 = 5'b10110;
   
  end
  
assign WriteData = 32'h
 banco_reg test1(.sel(WriteRegister), .RegWrite(RegWrite), .selA(ReadRegister1), .selB(ReadRegister2), .data(WriteData[0:31]), .ReadData1(ReadData1[0:31]), .ReadData2(ReadData2[0:31]));
  

  endmodule
// modul e banco_reg (sel, RegWrite, selA, selB, data, ReadData1, ReadData2);
