$date
	Thu Sep  2 08:39:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Riscv_TB $end
$var wire 32 ! reg_out_data [31:0] $end
$var reg 1 " clock $end
$var reg 5 # reg_out_id [4:0] $end
$var reg 1 $ reset $end
$var integer 32 % cur_time [31:0] $end
$scope module riscv $end
$var wire 1 " clock $end
$var wire 1 & fetch_ram_load $end
$var wire 1 ' mem_ram_load $end
$var wire 5 ( reg_out_id [4:0] $end
$var wire 1 $ reset $end
$var wire 1 ) wb_reg_en $end
$var wire 32 * wb_reg_data [31:0] $end
$var wire 5 + wb_reg_addr [4:0] $end
$var wire 32 , reg_out_data [31:0] $end
$var wire 32 - reg_out_4 [31:0] $end
$var wire 32 . reg_out_3 [31:0] $end
$var wire 32 / reg_out_2 [31:0] $end
$var wire 32 0 reg_out_1 [31:0] $end
$var wire 32 1 reg_out_0 [31:0] $end
$var wire 32 2 reg_iss_datab [31:0] $end
$var wire 32 3 reg_iss_dataa [31:0] $end
$var wire 32 4 reg_id_datab [31:0] $end
$var wire 32 5 reg_id_dataa [31:0] $end
$var wire 32 6 reg_id_ass_datab [31:0] $end
$var wire 32 7 reg_id_ass_dataa [31:0] $end
$var wire 1 8 mul_wb_writereg $end
$var wire 32 9 mul_wb_wbvalue [31:0] $end
$var wire 5 : mul_wb_regdest [4:0] $end
$var wire 1 ; mul_wb_oper $end
$var wire 1 < mem_wb_writereg $end
$var wire 32 = mem_wb_wbvalue [31:0] $end
$var wire 5 > mem_wb_regdest [4:0] $end
$var wire 1 ? mem_wb_oper $end
$var wire 1 @ iss_stall $end
$var wire 5 A iss_reg_addrb [4:0] $end
$var wire 5 B iss_reg_addra [4:0] $end
$var wire 1 C iss_mul_oper $end
$var wire 1 D iss_mem_oper $end
$var wire 1 E iss_ex_writereg $end
$var wire 1 F iss_ex_writeov $end
$var wire 1 G iss_ex_writemem $end
$var wire 1 H iss_ex_unsig $end
$var wire 2 I iss_ex_shiftop [1:0] $end
$var wire 5 J iss_ex_shiftamt [4:0] $end
$var wire 1 K iss_ex_selwsource $end
$var wire 1 L iss_ex_selimregb $end
$var wire 1 M iss_ex_selalushift $end
$var wire 5 N iss_ex_regdest [4:0] $end
$var wire 32 O iss_ex_regb [31:0] $end
$var wire 32 P iss_ex_rega [31:0] $end
$var wire 1 Q iss_ex_readmem $end
$var wire 32 R iss_ex_imedext [31:0] $end
$var wire 3 S iss_ex_aluop [2:0] $end
$var wire 1 T iss_am_oper $end
$var wire 32 U if_id_nextpc [31:0] $end
$var wire 32 V if_id_instruc [31:0] $end
$var wire 1 W id_stall $end
$var wire 5 X id_reg_addrb [4:0] $end
$var wire 5 Y id_reg_addra [4:0] $end
$var wire 1 Z id_iss_writereg $end
$var wire 1 [ id_iss_writeov $end
$var wire 1 \ id_iss_writemem $end
$var wire 1 ] id_iss_unsig $end
$var wire 2 ^ id_iss_shiftop [1:0] $end
$var wire 1 _ id_iss_selwsource $end
$var wire 1 ` id_iss_selregdest $end
$var wire 1 a id_iss_selimregb $end
$var wire 1 b id_iss_selalushift $end
$var wire 5 c id_iss_regdest [4:0] $end
$var wire 1 d id_iss_readmem $end
$var wire 7 e id_iss_opcode [6:0] $end
$var wire 32 f id_iss_imedext [31:0] $end
$var wire 7 g id_iss_funct7 [6:0] $end
$var wire 3 h id_iss_funct3 [2:0] $end
$var wire 3 i id_iss_aluop [2:0] $end
$var wire 5 j id_iss_addrb [4:0] $end
$var wire 5 k id_iss_addra [4:0] $end
$var wire 2 l id_if_selpctype [1:0] $end
$var wire 1 m id_if_selpcsource $end
$var wire 32 n id_if_rega [31:0] $end
$var wire 32 o id_if_pcindex [31:0] $end
$var wire 32 p id_if_pcimd2ext [31:0] $end
$var wire 1 q id_hd_check_b $end
$var wire 1 r id_hd_check_a $end
$var wire 5 s id_hd_ass_addrb [4:0] $end
$var wire 5 t id_hd_ass_addra [4:0] $end
$var wire 1 u id_ass_waw_write_writereg $end
$var wire 5 v id_ass_waw_write_addr [4:0] $end
$var wire 1 w am_wb_writereg $end
$var wire 32 x am_wb_wbvalue [31:0] $end
$var wire 5 y am_wb_regdest [4:0] $end
$var wire 1 z am_wb_oper $end
$scope module ALUMISC $end
$var wire 1 " clock $end
$var wire 1 $ reset $end
$var wire 32 { result [31:0] $end
$var wire 32 | mux_imregb [31:0] $end
$var wire 1 E iss_am_writereg $end
$var wire 1 F iss_am_writeov $end
$var wire 1 H iss_am_unsig $end
$var wire 2 } iss_am_shiftop [1:0] $end
$var wire 5 ~ iss_am_shiftamt [4:0] $end
$var wire 1 L iss_am_selimregb $end
$var wire 1 M iss_am_selalushift $end
$var wire 5 !" iss_am_regdest [4:0] $end
$var wire 32 "" iss_am_regb [31:0] $end
$var wire 32 #" iss_am_rega [31:0] $end
$var wire 1 T iss_am_oper $end
$var wire 32 $" iss_am_imedext [31:0] $end
$var wire 3 %" iss_am_aluop [2:0] $end
$var wire 1 &" aluov $end
$var wire 32 '" aluout [31:0] $end
$var reg 1 z am_wb_oper $end
$var reg 5 (" am_wb_regdest [4:0] $end
$var reg 32 )" am_wb_wbvalue [31:0] $end
$var reg 1 w am_wb_writereg $end
$scope module ALU $end
$var wire 32 *" aluout [31:0] $end
$var wire 32 +" b [31:0] $end
$var wire 1 &" overflow $end
$var wire 1 H unsig $end
$var wire 3 ," op [2:0] $end
$var wire 32 -" a [31:0] $end
$var reg 32 ." aluout_reg [31:0] $end
$var reg 1 /" overflow_reg $end
$upscope $end
$scope module SHIFTER $end
$var wire 32 0" result [31:0] $end
$var wire 2 1" shiftop [1:0] $end
$var wire 5 2" shiftamt [4:0] $end
$var wire 32 3" in [31:0] $end
$var reg 32 4" result_reg [31:0] $end
$upscope $end
$upscope $end
$scope module DECODE $end
$var wire 1 " clock $end
$var wire 1 u id_ass_waw_write_writereg $end
$var wire 5 5" id_hd_ass_addra [4:0] $end
$var wire 5 6" id_hd_ass_addrb [4:0] $end
$var wire 1 r id_hd_check_a $end
$var wire 1 q id_hd_check_b $end
$var wire 32 7" id_if_rega [31:0] $end
$var wire 2 8" id_if_selpctype [1:0] $end
$var wire 5 9" id_reg_addra [4:0] $end
$var wire 5 :" id_reg_addrb [4:0] $end
$var wire 1 $ reset $end
$var wire 1 ;" writereg $end
$var wire 1 <" writeov $end
$var wire 1 =" writemem $end
$var wire 1 >" unsig $end
$var wire 2 ?" shiftop [1:0] $end
$var wire 1 @" selwsource $end
$var wire 1 A" selregdest $end
$var wire 2 B" selpctype [1:0] $end
$var wire 1 C" selimregb $end
$var wire 2 D" selbrjumpz [1:0] $end
$var wire 1 E" selalushift $end
$var wire 18 F" sel [17:0] $end
$var wire 5 G" rs2 [4:0] $end
$var wire 5 H" rs1 [4:0] $end
$var wire 32 I" reg_id_ass_datab [31:0] $end
$var wire 32 J" reg_id_ass_dataa [31:0] $end
$var wire 1 K" readmem $end
$var wire 5 L" rd [4:0] $end
$var wire 7 M" opcode [6:0] $end
$var wire 1 @ iss_stall $end
$var wire 32 N" if_id_nextpc [31:0] $end
$var wire 32 O" if_id_instruc [31:0] $end
$var wire 1 W id_stall $end
$var wire 32 P" id_if_pcindex [31:0] $end
$var wire 32 Q" id_if_pcimd2ext [31:0] $end
$var wire 5 R" id_ass_waw_write_addr [4:0] $end
$var wire 7 S" funct7 [6:0] $end
$var wire 3 T" funct3 [2:0] $end
$var wire 1 U" compout $end
$var wire 3 V" compop [2:0] $end
$var wire 3 W" aluop [2:0] $end
$var reg 1 X" discard_instruction $end
$var reg 1 m id_if_selpcsource $end
$var reg 5 Y" id_iss_addra [4:0] $end
$var reg 5 Z" id_iss_addrb [4:0] $end
$var reg 3 [" id_iss_aluop [2:0] $end
$var reg 3 \" id_iss_funct3 [2:0] $end
$var reg 7 ]" id_iss_funct7 [6:0] $end
$var reg 32 ^" id_iss_imedext [31:0] $end
$var reg 7 _" id_iss_opcode [6:0] $end
$var reg 1 d id_iss_readmem $end
$var reg 5 `" id_iss_regdest [4:0] $end
$var reg 1 b id_iss_selalushift $end
$var reg 1 a id_iss_selimregb $end
$var reg 1 ` id_iss_selregdest $end
$var reg 1 _ id_iss_selwsource $end
$var reg 2 a" id_iss_shiftop [1:0] $end
$var reg 1 ] id_iss_unsig $end
$var reg 1 \ id_iss_writemem $end
$var reg 1 [ id_iss_writeov $end
$var reg 1 Z id_iss_writereg $end
$scope module COMPARATOR $end
$var wire 1 U" compout $end
$var wire 3 b" op [2:0] $end
$var wire 32 c" b [31:0] $end
$var wire 32 d" a [31:0] $end
$var reg 1 e" compout_reg $end
$upscope $end
$scope module CONTROL $end
$var wire 3 f" funct3 [2:0] $end
$var wire 7 g" funct7 [6:0] $end
$var wire 7 h" opcode [6:0] $end
$var wire 1 ;" writereg $end
$var wire 1 <" writeov $end
$var wire 1 =" writemem $end
$var wire 1 >" unsig $end
$var wire 2 i" shiftop [1:0] $end
$var wire 1 @" selwsource $end
$var wire 1 A" selregdest $end
$var wire 2 j" selpctype [1:0] $end
$var wire 1 C" selimregb $end
$var wire 2 k" selbrjumpz [1:0] $end
$var wire 1 E" selalushift $end
$var wire 18 l" sel [17:0] $end
$var wire 1 K" readmem $end
$var wire 3 m" compop [2:0] $end
$var wire 3 n" aluop [2:0] $end
$var reg 21 o" out [20:0] $end
$upscope $end
$upscope $end
$scope module FETCH $end
$var wire 1 " clock $end
$var wire 1 & fetch_ram_load $end
$var wire 32 p" id_if_pcimd2ext [31:0] $end
$var wire 32 q" id_if_pcindex [31:0] $end
$var wire 32 r" id_if_rega [31:0] $end
$var wire 1 m id_if_selpcsource $end
$var wire 2 s" id_if_selpctype [1:0] $end
$var wire 1 $ reset $end
$var wire 32 t" instr_data [31:0] $end
$var wire 7 u" instr_addr [6:0] $end
$var wire 1 W id_stall $end
$var reg 32 v" if_id_instruc [31:0] $end
$var reg 32 w" if_id_nextpc [31:0] $end
$var reg 32 x" pc [31:0] $end
$scope module instruction_memory $end
$var wire 7 y" addr [6:0] $end
$var wire 1 " clk $end
$var wire 32 z" data [31:0] $end
$var wire 32 {" data_in [31:0] $end
$var wire 1 |" write_enable $end
$upscope $end
$upscope $end
$scope module ISSUE $end
$var wire 1 " clock $end
$var wire 1 }" enablewrite $end
$var wire 5 ~" id_ass_waw_write_addr [4:0] $end
$var wire 1 u id_ass_waw_write_writereg $end
$var wire 5 !# id_hd_ass_addra [4:0] $end
$var wire 5 "# id_hd_ass_addrb [4:0] $end
$var wire 1 r id_hd_check_a $end
$var wire 1 q id_hd_check_b $end
$var wire 5 ## id_iss_addra [4:0] $end
$var wire 5 $# id_iss_addrb [4:0] $end
$var wire 3 %# id_iss_aluop [2:0] $end
$var wire 3 &# id_iss_funct3 [2:0] $end
$var wire 7 '# id_iss_funct7 [6:0] $end
$var wire 32 (# id_iss_imedext [31:0] $end
$var wire 7 )# id_iss_opcode [6:0] $end
$var wire 1 d id_iss_readmem $end
$var wire 5 *# id_iss_regdest [4:0] $end
$var wire 1 b id_iss_selalushift $end
$var wire 1 a id_iss_selimregb $end
$var wire 1 ` id_iss_selregdest $end
$var wire 1 _ id_iss_selwsource $end
$var wire 2 +# id_iss_shiftop [1:0] $end
$var wire 1 ] id_iss_unsig $end
$var wire 1 \ id_iss_writemem $end
$var wire 1 [ id_iss_writeov $end
$var wire 1 Z id_iss_writereg $end
$var wire 1 T iss_am_oper $end
$var wire 1 D iss_mem_oper $end
$var wire 1 C iss_mul_oper $end
$var wire 5 ,# iss_reg_addra [4:0] $end
$var wire 5 -# iss_reg_addrb [4:0] $end
$var wire 1 $ reset $end
$var wire 5 .# writeaddr [4:0] $end
$var wire 32 /# sb_haz_column [31:0] $end
$var wire 2 0# registerunit [1:0] $end
$var wire 32 1# reg_iss_datab [31:0] $end
$var wire 32 2# reg_iss_dataa [31:0] $end
$var wire 1 @ iss_stall $end
$var wire 2 3# iss_ass_unit_b [1:0] $end
$var wire 2 4# iss_ass_unit_a [1:0] $end
$var wire 5 5# iss_ass_row_b [4:0] $end
$var wire 5 6# iss_ass_row_a [4:0] $end
$var wire 1 7# iss_ass_pending_b $end
$var wire 1 8# iss_ass_pending_a $end
$var wire 2 9# id_ass_waw_write_unit [1:0] $end
$var wire 5 :# id_ass_waw_write_row [4:0] $end
$var wire 1 ;# id_ass_waw_write_pending $end
$var wire 2 <# id_ass_unit_b [1:0] $end
$var wire 2 =# id_ass_unit_a [1:0] $end
$var wire 5 ># id_ass_row_b [4:0] $end
$var wire 5 ?# id_ass_row_a [4:0] $end
$var wire 1 @# id_ass_pending_b $end
$var wire 1 A# id_ass_pending_a $end
$var wire 1 W hd_id_stall $end
$var reg 2 B# functional_unit [1:0] $end
$var reg 3 C# iss_ex_aluop [2:0] $end
$var reg 32 D# iss_ex_imedext [31:0] $end
$var reg 1 Q iss_ex_readmem $end
$var reg 32 E# iss_ex_rega [31:0] $end
$var reg 32 F# iss_ex_regb [31:0] $end
$var reg 5 G# iss_ex_regdest [4:0] $end
$var reg 1 M iss_ex_selalushift $end
$var reg 1 L iss_ex_selimregb $end
$var reg 1 K iss_ex_selwsource $end
$var reg 5 H# iss_ex_shiftamt [4:0] $end
$var reg 2 I# iss_ex_shiftop [1:0] $end
$var reg 1 H iss_ex_unsig $end
$var reg 1 G iss_ex_writemem $end
$var reg 1 F iss_ex_writeov $end
$var reg 1 E iss_ex_writereg $end
$var reg 1 J# prev_stall $end
$scope module HDETECTOR $end
$var wire 5 K# id_ass_addr_a [4:0] $end
$var wire 5 L# id_ass_addr_b [4:0] $end
$var wire 1 u id_ass_waw_write_check $end
$var wire 1 r id_check_a $end
$var wire 1 q id_check_b $end
$var wire 1 W id_stalled $end
$var wire 5 M# iss_ass_writeaddr [4:0] $end
$var wire 1 }" iss_ass_writereg $end
$var wire 1 N# iss_check_a $end
$var wire 1 ` iss_check_b $end
$var wire 1 @ iss_stalled $end
$var wire 32 O# sb_haz_column [31:0] $end
$var wire 5 P# iss_ass_row_b [4:0] $end
$var wire 5 Q# iss_ass_row_a [4:0] $end
$var wire 1 7# iss_ass_pending_b $end
$var wire 1 8# iss_ass_pending_a $end
$var wire 5 R# id_ass_waw_write_row [4:0] $end
$var wire 1 ;# id_ass_waw_write_pending $end
$var wire 5 S# id_ass_row_b [4:0] $end
$var wire 5 T# id_ass_row_a [4:0] $end
$var wire 1 @# id_ass_pending_b $end
$var wire 1 A# id_ass_pending_a $end
$upscope $end
$scope module SB $end
$var wire 1 " clock $end
$var wire 1 }" enablewrite $end
$var wire 5 U# id_ass_addr_a [4:0] $end
$var wire 5 V# id_ass_addr_b [4:0] $end
$var wire 5 W# id_ass_waw_write_addr [4:0] $end
$var wire 5 X# iss_ass_addr_a [4:0] $end
$var wire 5 Y# iss_ass_addr_b [4:0] $end
$var wire 2 Z# registerunit [1:0] $end
$var wire 1 $ reset $end
$var wire 5 [# writeaddr [4:0] $end
$var wire 32 \# sb_haz_column [31:0] $end
$var wire 2 ]# iss_ass_unit_b [1:0] $end
$var wire 2 ^# iss_ass_unit_a [1:0] $end
$var wire 5 _# iss_ass_row_b [4:0] $end
$var wire 5 `# iss_ass_row_a [4:0] $end
$var wire 1 7# iss_ass_pending_b $end
$var wire 1 8# iss_ass_pending_a $end
$var wire 2 a# id_ass_waw_write_unit [1:0] $end
$var wire 5 b# id_ass_waw_write_row [4:0] $end
$var wire 1 ;# id_ass_waw_write_pending $end
$var wire 2 c# id_ass_unit_b [1:0] $end
$var wire 2 d# id_ass_unit_a [1:0] $end
$var wire 5 e# id_ass_row_b [4:0] $end
$var wire 5 f# id_ass_row_a [4:0] $end
$var wire 1 @# id_ass_pending_b $end
$var wire 1 A# id_ass_pending_a $end
$var reg 6 g# i [5:0] $end
$upscope $end
$upscope $end
$scope module MEM $end
$var wire 1 " clock $end
$var wire 32 h# iss_mem_imedext [31:0] $end
$var wire 1 D iss_mem_oper $end
$var wire 1 Q iss_mem_readmem $end
$var wire 32 i# iss_mem_rega [31:0] $end
$var wire 32 j# iss_mem_regb [31:0] $end
$var wire 5 k# iss_mem_regdest [4:0] $end
$var wire 1 G iss_mem_writemem $end
$var wire 1 E iss_mem_writereg $end
$var wire 1 ' mem_ram_load $end
$var wire 1 ? mem_wb_oper $end
$var wire 1 $ reset $end
$var wire 1 < mem_wb_writereg $end
$var wire 32 l# mem_wb_wbvalue [31:0] $end
$var wire 5 m# mem_wb_regdest [4:0] $end
$var wire 1 n# m0_m1_writereg $end
$var wire 1 o# m0_m1_writemem $end
$var wire 5 p# m0_m1_regdest [4:0] $end
$var wire 32 q# m0_m1_regb [31:0] $end
$var wire 1 r# m0_m1_readmem $end
$var wire 1 s# m0_m1_oper $end
$var wire 32 t# m0_m1_data_addr [31:0] $end
$scope module MEM_0 $end
$var wire 1 " clock $end
$var wire 32 u# mem_m0_imedext [31:0] $end
$var wire 1 D mem_m0_oper $end
$var wire 1 Q mem_m0_readmem $end
$var wire 32 v# mem_m0_rega [31:0] $end
$var wire 32 w# mem_m0_regb [31:0] $end
$var wire 5 x# mem_m0_regdest [4:0] $end
$var wire 1 G mem_m0_writemem $end
$var wire 1 E mem_m0_writereg $end
$var wire 1 $ reset $end
$var reg 32 y# m0_m1_data_addr [31:0] $end
$var reg 1 s# m0_m1_oper $end
$var reg 1 r# m0_m1_readmem $end
$var reg 32 z# m0_m1_regb [31:0] $end
$var reg 5 {# m0_m1_regdest [4:0] $end
$var reg 1 o# m0_m1_writemem $end
$var reg 1 n# m0_m1_writereg $end
$upscope $end
$scope module MEM_1 $end
$var wire 1 " clock $end
$var wire 1 |# data_wre $end
$var wire 32 }# m0_m1_data_addr [31:0] $end
$var wire 1 s# m0_m1_oper $end
$var wire 1 r# m0_m1_readmem $end
$var wire 32 ~# m0_m1_regb [31:0] $end
$var wire 5 !$ m0_m1_regdest [4:0] $end
$var wire 1 o# m0_m1_writemem $end
$var wire 1 n# m0_m1_writereg $end
$var wire 1 ' mem_ram_load $end
$var wire 1 $ reset $end
$var wire 32 "$ data_data_out [31:0] $end
$var wire 7 #$ data_addr [6:0] $end
$var reg 5 $$ m1_mem_regdest [4:0] $end
$var reg 32 %$ m1_mem_wbvalue [31:0] $end
$var reg 1 < m1_mem_writereg $end
$scope module data_memory $end
$var wire 7 &$ addr [6:0] $end
$var wire 1 " clk $end
$var wire 32 '$ data [31:0] $end
$var wire 32 ($ data_in [31:0] $end
$var wire 1 |# write_enable $end
$upscope $end
$upscope $end
$upscope $end
$scope module MULT $end
$var wire 1 " clock $end
$var wire 1 C iss_mul_oper $end
$var wire 32 )$ iss_mul_rega [31:0] $end
$var wire 32 *$ iss_mul_regb [31:0] $end
$var wire 5 +$ iss_mul_regdest [4:0] $end
$var wire 1 ; mul_wb_oper $end
$var wire 1 $ reset $end
$var wire 1 8 mul_wb_writereg $end
$var wire 32 ,$ mul_wb_wbvalue [31:0] $end
$var wire 5 -$ mul_wb_regdest [4:0] $end
$var wire 5 .$ m2_m3_regdest [4:0] $end
$var wire 1 /$ m2_m3_oper $end
$var wire 64 0$ m2_m3_multres [63:0] $end
$var wire 1 1$ m2_m3_iszero $end
$var wire 1 2$ m2_m3_ispositive $end
$var wire 5 3$ m1_m2_regdest [4:0] $end
$var wire 32 4$ m1_m2_regb [31:0] $end
$var wire 32 5$ m1_m2_rega [31:0] $end
$var wire 1 6$ m1_m2_oper $end
$var wire 1 7$ m1_m2_iszero $end
$var wire 1 8$ m1_m2_ispositive $end
$var wire 5 9$ m0_m1_regdest [4:0] $end
$var wire 32 :$ m0_m1_regb [31:0] $end
$var wire 32 ;$ m0_m1_rega [31:0] $end
$var wire 1 <$ m0_m1_oper $end
$var wire 1 =$ m0_m1_iszero $end
$var wire 1 >$ m0_m1_ispositive $end
$scope module MULT_0 $end
$var wire 1 " clock $end
$var wire 1 C mul_m0_oper $end
$var wire 32 ?$ mul_m0_rega [31:0] $end
$var wire 32 @$ mul_m0_regb [31:0] $end
$var wire 5 A$ mul_m0_regdest [4:0] $end
$var wire 1 $ reset $end
$var reg 1 >$ m0_m1_ispositive $end
$var reg 1 =$ m0_m1_iszero $end
$var reg 1 <$ m0_m1_oper $end
$var reg 32 B$ m0_m1_rega [31:0] $end
$var reg 32 C$ m0_m1_regb [31:0] $end
$var reg 5 D$ m0_m1_regdest [4:0] $end
$upscope $end
$scope module MULT_1 $end
$var wire 1 " clock $end
$var wire 1 >$ m0_m1_ispositive $end
$var wire 1 =$ m0_m1_iszero $end
$var wire 1 <$ m0_m1_oper $end
$var wire 32 E$ m0_m1_rega [31:0] $end
$var wire 32 F$ m0_m1_regb [31:0] $end
$var wire 5 G$ m0_m1_regdest [4:0] $end
$var wire 1 $ reset $end
$var reg 1 8$ m1_m2_ispositive $end
$var reg 1 7$ m1_m2_iszero $end
$var reg 1 6$ m1_m2_oper $end
$var reg 32 H$ m1_m2_rega [31:0] $end
$var reg 32 I$ m1_m2_regb [31:0] $end
$var reg 5 J$ m1_m2_regdest [4:0] $end
$upscope $end
$scope module MULT_2 $end
$var wire 1 " clock $end
$var wire 1 8$ m1_m2_ispositive $end
$var wire 1 7$ m1_m2_iszero $end
$var wire 1 6$ m1_m2_oper $end
$var wire 32 K$ m1_m2_rega [31:0] $end
$var wire 32 L$ m1_m2_regb [31:0] $end
$var wire 5 M$ m1_m2_regdest [4:0] $end
$var wire 1 $ reset $end
$var reg 1 2$ m2_m3_ispositive $end
$var reg 1 1$ m2_m3_iszero $end
$var reg 64 N$ m2_m3_multres [63:0] $end
$var reg 1 /$ m2_m3_oper $end
$var reg 5 O$ m2_m3_regdest [4:0] $end
$upscope $end
$scope module MULT_3 $end
$var wire 1 " clock $end
$var wire 1 2$ m2_m3_ispositive $end
$var wire 1 1$ m2_m3_iszero $end
$var wire 64 P$ m2_m3_multres [63:0] $end
$var wire 1 /$ m2_m3_oper $end
$var wire 5 Q$ m2_m3_regdest [4:0] $end
$var wire 1 $ reset $end
$var wire 33 R$ upper_bits [32:0] $end
$var wire 32 S$ lower_bits [31:0] $end
$var reg 5 T$ m3_mul_regdest [4:0] $end
$var reg 32 U$ m3_mul_wbvalue [31:0] $end
$var reg 1 8 m3_mul_writereg $end
$upscope $end
$upscope $end
$scope module REGISTERS $end
$var wire 5 V$ addr_iss_a [4:0] $end
$var wire 5 W$ addr_iss_b [4:0] $end
$var wire 5 X$ addra [4:0] $end
$var wire 5 Y$ addrb [4:0] $end
$var wire 32 Z$ ass_data_iss_a [31:0] $end
$var wire 32 [$ ass_data_iss_b [31:0] $end
$var wire 32 \$ ass_dataa [31:0] $end
$var wire 32 ]$ ass_datab [31:0] $end
$var wire 1 " clock $end
$var wire 32 ^$ reg_out_0 [31:0] $end
$var wire 32 _$ reg_out_1 [31:0] $end
$var wire 32 `$ reg_out_2 [31:0] $end
$var wire 32 a$ reg_out_3 [31:0] $end
$var wire 32 b$ reg_out_4 [31:0] $end
$var wire 32 c$ reg_out_data [31:0] $end
$var wire 5 d$ reg_out_id [4:0] $end
$var wire 1 $ reset $end
$var wire 1 ) enc $end
$var wire 32 e$ datac [31:0] $end
$var wire 5 f$ addrc [4:0] $end
$var reg 32 g$ dataa [31:0] $end
$var reg 32 h$ datab [31:0] $end
$var reg 6 i$ i [5:0] $end
$scope begin Reg $end
$upscope $end
$upscope $end
$scope module WRITEBACK $end
$var wire 1 z am_wb_oper $end
$var wire 5 j$ am_wb_regdest [4:0] $end
$var wire 32 k$ am_wb_wbvalue [31:0] $end
$var wire 1 w am_wb_writereg $end
$var wire 1 " clock $end
$var wire 1 ? mem_wb_oper $end
$var wire 5 l$ mem_wb_regdest [4:0] $end
$var wire 32 m$ mem_wb_wbvalue [31:0] $end
$var wire 1 < mem_wb_writereg $end
$var wire 1 ; mul_wb_oper $end
$var wire 5 n$ mul_wb_regdest [4:0] $end
$var wire 32 o$ mul_wb_wbvalue [31:0] $end
$var wire 1 8 mul_wb_writereg $end
$var wire 1 $ reset $end
$var wire 1 ) wb_reg_en $end
$var wire 32 p$ wb_reg_data [31:0] $end
$var wire 5 q$ wb_reg_addr [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b0 q$
b0 p$
b0 o$
b0 n$
b0 m$
b0 l$
b0 k$
b0 j$
b100000 i$
b0 h$
b0 g$
b0 f$
b0 e$
bx d$
bx c$
b0 b$
b0 a$
b0 `$
b0 _$
b0 ^$
bx ]$
bx \$
b0 [$
b0 Z$
bx Y$
bx X$
b0 W$
b0 V$
b0 U$
b0 T$
b0 S$
b0 R$
b0 Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
b0 K$
b0 J$
b0 I$
b0 H$
b0 G$
b0 F$
b0 E$
b0 D$
b0 C$
b0 B$
b0 A$
b0 @$
b0 ?$
0>$
0=$
0<$
b0 ;$
b0 :$
b0 9$
08$
07$
06$
b0 5$
b0 4$
b0 3$
02$
01$
b0 0$
0/$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
bx '$
b0 &$
b0 %$
b0 $$
b0 #$
bx "$
b0 !$
b0 ~#
b0 }#
0|#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
0s#
0r#
b0 q#
b0 p#
0o#
0n#
b0 m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b100000 g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
b0 `#
b0 _#
bz ^#
bz ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
b0 Q#
b0 P#
b0 O#
1N#
b0 M#
bx L#
bx K#
0J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
xA#
x@#
bx ?#
bx >#
bx =#
bx <#
x;#
bx :#
bx 9#
08#
07#
b0 6#
b0 5#
bz 4#
bz 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
bx "#
bx !#
bx ~"
0}"
0|"
bz {"
b11100101000010100010011 z"
b1 y"
b100 x"
b100 w"
bx v"
b1 u"
b11100101000010100010011 t"
bx s"
bx r"
b0xxxxxxxxxxxxxxxxxxxxxxxx00 q"
bx p"
b10100xx0100xxxxx00 o"
b10 n"
bx m"
b0xxxxxxxxxxxxxxxxx l"
b0 k"
bx j"
bx i"
bx h"
bx g"
bx f"
xe"
bx d"
bx c"
bx b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
0X"
b10 W"
bx V"
xU"
bx T"
bx S"
bx R"
bx Q"
b0xxxxxxxxxxxxxxxxxxxxxxxx00 P"
bx O"
b100 N"
bx M"
bx L"
0K"
bx J"
bx I"
bx H"
bx G"
b0xxxxxxxxxxxxxxxxx F"
0E"
b0 D"
0C"
bx B"
1A"
0@"
bx ?"
0>"
0="
0<"
1;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
0/"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
0&"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
0z
b0 y
b0 x
0w
bx v
1u
bx t
bx s
0r
0q
bx p
b0xxxxxxxxxxxxxxxxxxxxxxxx00 o
bx n
0m
bx l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
0d
b0 c
0b
0a
0`
0_
b0 ^
0]
0\
0[
0Z
bx Y
bx X
xW
bx V
b100 U
1T
b0 S
b0 R
0Q
b0 P
b0 O
b0 N
0M
0L
0K
b0 J
b0 I
0H
0G
0F
0E
0D
0C
b0 B
b0 A
0@
0?
b0 >
b0 =
0<
0;
b0 :
b0 9
08
bx 7
bx 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
bx ,
b0 +
b0 *
0)
bx (
0'
0&
b1001 %
1$
bx #
1"
bx !
$end
#12
bx 4
bx h$
bx 5
bx g$
0"
b1100 %
#15
1C"
0A"
b10000100xx0100xxxxx00 o"
0W
0;#
bz 9#
bz a#
b0 :#
b0 R#
b0 b#
b11111111111111100001010001010100 p
b11111111111111100001010001010100 Q"
b11111111111111100001010001010100 p"
b1110010100001010001001100 o
b1110010100001010001001100 P"
b1110010100001010001001100 q"
0@#
bz <#
bz c#
b0 >#
b0 S#
b0 e#
0A#
bz =#
bz d#
b0 ?#
b0 T#
b0 f#
b100001010000010110010011 t"
b100001010000010110010011 z"
b10 u"
b10 y"
b1010 v
b1010 R"
b1010 ~"
b1010 W#
b0 T"
b0 f"
b0 S"
b0 g"
b1010 L"
b111 s
b111 6"
b111 "#
b111 L#
b111 V#
b0 6
b0 I"
b0 c"
b0 ]$
b111 X
b111 :"
b111 Y$
b111 G"
b101 t
b101 5"
b101 !#
b101 K#
b101 U#
b0 n
b0 7"
b0 r"
b0 7
b0 J"
b0 d"
b0 \$
b101 Y
b101 9"
b101 X$
b101 H"
b100110000000000 F"
b100110000000000 l"
b10011 M"
b10011 h"
1z
b1000 x"
b1000 U
b1000 N"
b1000 w"
b11100101000010100010011 V
b11100101000010100010011 O"
b11100101000010100010011 v"
b100000 g#
1"
b1111 %
#18
b0 4
b0 h$
b0 5
b0 g$
0"
b10010 %
#21
b10000101000001011001001100 o
b10000101000001011001001100 P"
b10000101000001011001001100 q"
1}"
b101101010000011000110011 t"
b101101010000011000110011 z"
b11 u"
b11 y"
b1011 v
b1011 R"
b1011 ~"
b1011 W#
b1011 L"
b1000 s
b1000 6"
b1000 "#
b1000 L#
b1000 V#
b1000 X
b1000 :"
b1000 Y$
b1000 G"
b1010 t
b1010 5"
b1010 !#
b1010 K#
b1010 U#
b1010 Y
b1010 9"
b1010 X$
b1010 H"
b1100 x"
b1011001011000 p
b1011001011000 Q"
b1011001011000 p"
b1100 U
b1100 N"
b1100 w"
b100001010000010110010011 V
b100001010000010110010011 O"
b100001010000010110010011 v"
b111 A
b111 -#
b111 W$
b111 j
b111 Z"
b111 $#
b111 Y#
b101 B
b101 ,#
b101 V$
b101 k
b101 Y"
b101 ##
b101 X#
b10011 e
b10011 _"
b10011 )#
b111 f
b111 ^"
b111 (#
1Z
b1010 .#
b1010 M#
b1010 [#
b1010 c
b1010 `"
b1010 *#
bx ^
bx a"
bx +#
b10 i
b10 ["
b10 %#
1a
b100000 g#
1"
b10101 %
#24
0"
b11000 %
#27
0C"
1A"
b10100xx0100xxxxx00 o"
bx {
bx 0"
bx 4"
1W
0}"
1@
b10110101000001100011001100 o
b10110101000001100011001100 P"
b10110101000001100011001100 q"
b111 '"
b111 *"
b111 ."
b111 |
b111 +"
18#
b0 4#
b0 ^#
b10 6#
b10 Q#
b10 `#
bx t"
bx z"
b100 u"
b100 y"
b1100 v
b1100 R"
b1100 ~"
b1100 W#
b1100 L"
b1011 s
b1011 6"
b1011 "#
b1011 L#
b1011 V#
b1011 X
b1011 :"
b1011 Y$
b1011 G"
b1100110000000000 F"
b1100110000000000 l"
b110011 M"
b110011 h"
1E
b1010 N
b1010 !"
b1010 G#
b1010 k#
b1010 x#
b1010 +$
b1010 A$
b111 R
b111 $"
b111 D#
b111 h#
b111 u#
bx I
bx }
bx 1"
bx I#
b10 S
b10 %"
b10 ,"
b10 C#
1L
b1000 A
b1000 -#
b1000 W$
b1000 j
b1000 Z"
b1000 $#
b1000 Y#
b1010 B
b1010 ,#
b1010 V$
b1010 k
b1010 Y"
b1010 ##
b1010 X#
b1000 f
b1000 ^"
b1000 (#
b1011 .#
b1011 M#
b1011 [#
b1011 c
b1011 `"
b1011 *#
b10000 x"
b1100011011100 p
b1100011011100 Q"
b1100011011100 p"
b10000 U
b10000 N"
b10000 w"
b101101010000011000110011 V
b101101010000011000110011 O"
b101101010000011000110011 v"
b10 ?#
b10 T#
b10 f#
b0 =#
b0 d#
1A#
b100000 g#
1"
b11011 %
#30
0"
b11110 %
#33
b111 *
b111 e$
b111 p$
1)
b1010 +
b1010 f$
b1010 q$
0T
1J#
b111 x
b111 )"
b111 k$
1w
b1010 y
b1010 ("
b1010 j$
0W
1}"
0@
b1 6#
b1 Q#
b1 `#
b1 ?#
b1 T#
b1 f#
b100000 g#
1"
b100001 %
#36
b111 n
b111 7"
b111 r"
b111 7
b111 J"
b111 d"
b111 \$
b111 3
b111 2#
b111 Z$
0"
b100100 %
#39
0}"
1W
1@
0)
b0 +
b0 f$
b0 q$
b0 *
b0 e$
b0 p$
x;#
bx 9#
bx a#
bx :#
bx R#
bx b#
b0xxxxxxxxxxxxxxxxxxxxxxxx00 o
b0xxxxxxxxxxxxxxxxxxxxxxxx00 P"
b0xxxxxxxxxxxxxxxxxxxxxxxx00 q"
1T
b1111 '"
b1111 *"
b1111 ."
b1000 |
b1000 +"
17#
b0 3#
b0 ]#
b10 5#
b10 P#
b10 _#
b101 u"
b101 y"
bx v
bx R"
bx ~"
bx W#
bx T"
bx f"
bx S"
bx g"
bx L"
bx s
bx 6"
bx "#
bx L#
bx V#
bx 6
bx I"
bx c"
bx ]$
bx X
bx :"
bx Y$
bx G"
bx t
bx 5"
bx !#
bx K#
bx U#
bx n
bx 7"
bx r"
bx 7
bx J"
bx d"
bx \$
bx Y
bx 9"
bx X$
bx H"
b0xxxxxxxxxxxxxxxxx F"
b0xxxxxxxxxxxxxxxxx l"
bx M"
bx h"
b0 x
b0 )"
b0 k$
0w
b0 y
b0 ("
b0 j$
0z
0J#
b111 P
b111 #"
b111 -"
b111 E#
b111 i#
b111 v#
b111 )$
b111 ?$
b111 J
b111 ~
b111 2"
b111 H#
b1011 N
b1011 !"
b1011 G#
b1011 k#
b1011 x#
b1011 +$
b1011 A$
b1000 R
b1000 $"
b1000 D#
b1000 h#
b1000 u#
b1011 A
b1011 -#
b1011 W$
b1011 j
b1011 Z"
b1011 $#
b1011 Y#
b110011 e
b110011 _"
b110011 )#
b0 f
b0 ^"
b0 (#
1`
b1100 .#
b1100 M#
b1100 [#
b1100 c
b1100 `"
b1100 *#
0a
b10100 x"
bx p
bx Q"
bx p"
b10100 U
b10100 N"
b10100 w"
bx V
bx O"
bx v"
bx >#
bx S#
bx e#
bx <#
bx c#
x@#
08#
bz 4#
bz ^#
xA#
bx =#
bx d#
b0 6#
b0 Q#
b0 `#
bx ?#
bx T#
bx f#
b100000 g#
1"
b100111 %
#42
bx 4
bx h$
bx 5
bx g$
0"
b101010 %
#45
1)
b1011 +
b1011 f$
b1011 q$
b1111 *
b1111 e$
b1111 p$
0T
1J#
b1111 x
b1111 )"
b1111 k$
1w
b1011 y
b1011 ("
b1011 j$
1z
xW
1}"
0@
b1 5#
b1 P#
b1 _#
b100000 g#
1"
b101101 %
#48
b1111 2
b1111 1#
b1111 [$
0"
b110000 %
#51
0)
b0 +
b0 f$
b0 q$
b0 *
b0 e$
b0 p$
b10110 '"
b10110 *"
b10110 ."
0}"
1T
b1111 |
b1111 +"
b110 u"
b110 y"
b0 x
b0 )"
b0 k$
0w
b0 y
b0 ("
b0 j$
0z
0J#
b1111 O
b1111 ""
b1111 3"
b1111 F#
b1111 j#
b1111 w#
b1111 *$
b1111 @$
b1100 N
b1100 !"
b1100 G#
b1100 k#
b1100 x#
b1100 +$
b1100 A$
b0 R
b0 $"
b0 D#
b0 h#
b0 u#
0L
0Z
b11000 x"
b11000 U
b11000 N"
b11000 w"
07#
bz 3#
bz ]#
b0 5#
b0 P#
b0 _#
b100000 g#
1"
b110011 %
#54
0"
b110110 %
#57
1)
b1100 +
b1100 f$
b1100 q$
b10110 *
b10110 e$
b10110 p$
b111 u"
b111 y"
b11100 x"
b11100 U
b11100 N"
b11100 w"
0E
b10110 x
b10110 )"
b10110 k$
1w
b1100 y
b1100 ("
b1100 j$
1z
b100000 g#
1"
b111001 %
#60
0"
b111100 %
#63
0)
b1000 u"
b1000 y"
0w
b100000 x"
b100000 U
b100000 N"
b100000 w"
b100000 g#
1"
b111111 %
#66
0"
b1000010 %
#69
b1001 u"
b1001 y"
b100100 x"
b100100 U
b100100 N"
b100100 w"
b100000 g#
1"
b1000101 %
#72
0"
b1001000 %
#75
b1010 u"
b1010 y"
b101000 x"
b101000 U
b101000 N"
b101000 w"
b100000 g#
1"
b1001011 %
#78
0"
b1001110 %
#81
b1011 u"
b1011 y"
b101100 x"
b101100 U
b101100 N"
b101100 w"
b100000 g#
1"
b1010001 %
#84
0"
b1010100 %
#87
b1100 u"
b1100 y"
b110000 x"
b110000 U
b110000 N"
b110000 w"
b100000 g#
1"
b1010111 %
#90
0"
b1011010 %
#93
b1101 u"
b1101 y"
b110100 x"
b110100 U
b110100 N"
b110100 w"
b100000 g#
1"
b1011101 %
#96
0"
b1100000 %
#99
b1110 u"
b1110 y"
b111000 x"
b111000 U
b111000 N"
b111000 w"
b100000 g#
1"
b1100011 %
#102
0"
b1100110 %
#105
b1111 u"
b1111 y"
b111100 x"
b111100 U
b111100 N"
b111100 w"
b100000 g#
1"
b1101001 %
#108
0"
b1101100 %
#110
