<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>VHDL</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part382.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part384.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark505">&zwnj;</a>VHDL</h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 9pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">read_width      : integer := <span style=" color: #090;">72</span>;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wrclk_polarity     : string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">write_remap      : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">write_width      : integer := <span style=" color: #090;">72</span></p><p style="padding-top: 1pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wrclk         : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">rdclk         : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">din         : in std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">we          : in std_logic_vector( <span style=" color: #090;">17 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wren         : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wraddr        : in std_logic_vector( <span style=" color: #090;">13 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wrmsel        : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">rden         : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">rdaddr        : in std_logic_vector( <span style=" color: #090;">13 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">rdmsel        : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">outreg_rstn      : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">outlatch_rstn     : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">outreg_ce       : in std_logic;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">sbit_error      : out std_logic_vector( <span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">dbit_error      : out std_logic_vector( <span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">dout         : out std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>)</p><p style="padding-top: 1pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">end component ACX_BRAM72K_SDP</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 14pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_BRAM72K_SDP instance_name : ACX_BRAM72K_SDP</p><p style="padding-left: 14pt;text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;line-height: 120%;text-align: left;">byte_width       =&gt; byte_width, ecc_decoder_enable   =&gt; ecc_decoder_enable, ecc_encoder_enable   =&gt; ecc_encoder_enable, initd_0        =&gt; initd_0,</p><p style="padding-left: 34pt;text-indent: 0pt;text-align: left;">&lt;...&gt;</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">initd_1023      =&gt; initd_1023,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">mem_init_file     =&gt; mem_init_file,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;line-height: 120%;text-align: left;">outreg_enable     =&gt; outreg_enable, outreg_sr_assertion   =&gt; outreg_sr_assertion, rdclk_polarity     =&gt; rdclk_polarity,</p><p style="padding-left: 34pt;text-indent: 0pt;text-align: left;">read_remap      =&gt; read_remap,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">read_width      =&gt; read_width,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wrclk_polarity    =&gt; wrclk_polarity,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">write_remap      =&gt; write_remap,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">write_width      =&gt; write_width</p><p style="padding-top: 1pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wrclk        =&gt; user_wrclk,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">rdclk        =&gt; user_rdclk,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">din         =&gt; user_din,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">we          =&gt; user_we,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wren         =&gt; user_wren,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wraddr        =&gt; user_wraddr,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">wrmsel        =&gt; user_wrmsel,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">rden         =&gt; user_rden,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">rdaddr        =&gt; user_rdaddr,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">rdmsel        =&gt; user_rdmsel,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">outreg_rstn      =&gt; user_outreg_rstn,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">outlatch_rstn     =&gt; user_outlatch_rstn,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">outreg_ce       =&gt; user_outreg_ce,</p><p style="padding-top: 1pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">sbit_error      =&gt; user_sbit_error,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="2" height="866" alt="image" src="Image_493.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="2" height="866" alt="image" src="Image_494.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="56" alt="image" src="Image_495.png"/></span></p><p style="text-indent: 0pt;text-align: left;">dbit_error</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">dout</p><p style="text-indent: 0pt;text-align: left;">dbit_error</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">dout</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">dbit_error</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">dout</p><p style="text-indent: 0pt;text-align: left;">=&gt; user_dbit_error,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; user_dout</p><p style="text-indent: 0pt;text-align: left;">=&gt; user_dbit_error,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; user_dout</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">=&gt; user_dbit_error,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; user_dout</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part382.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part384.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
