module top_module(
  input a,
  input b,
  output out
);
  
  // Perform logical AND operation
  assign out = a & b;
  
endmodule
