Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: memory_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "memory_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "memory_controller"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : memory_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Clock_Divider\divider.v" into library work
Parsing module <divider>.
Analyzing Verilog file "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\memory_controller\memory_controller.v" into library work
Parsing module <memory_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <memory_controller>.

Elaborating module <BUFG>.

Elaborating module <divider(DIVIDE=490,DIVIDE_BITS=9,CLEAR_COUNT=1,CLEAR_BITS=1)>.

Elaborating module <divider(DIVIDE=3200,DIVIDE_BITS=12,CLEAR_COUNT=1,CLEAR_BITS=1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <memory_controller>.
    Related source file is "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\memory_controller\memory_controller.v".
        REFRESH_PERIOD_CNT = 490
        RESET_DELAY_CNT = 3200
        REFRESH_TIME_RFC = 3
        PRECHARGE_TIME_RP = 1
        MODE_REGISTER_TIME_MRD = 2
        ACTIVE_TIME_RCD = 1
        MODE_REGISTER = 12'b010000100000
        ZERO_ADDR = 12'b000000000000
        ZERO_CAS = 12'b010000000000
        PRECHARGE_ALL = 12'b010000000000
        PRECHARGE_SEL = 12'b000000000000
        AUTO_PRECHARGE = 4'b0100
        NO_AUTO_PRECHARGE = 4'b0000
        CAS_LATENCY = 2
        INIT_POST_RESET = 4'b0000
        INIT_CLKE = 4'b0001
        INIT_NOP = 4'b0010
        INIT_PRECHARGE_ALL = 4'b0011
        INIT_REFRESH_1 = 4'b0100
        INIT_REFRESH_2 = 4'b0101
        INIT_LMR = 4'b0110
        INIT_LMR_NOP = 4'b0111
        INIT_COMPLETE = 4'b1000
        IDLE = 3'b000
        ACTIVE_ROW = 3'b001
        READING = 3'b010
        WRITING = 3'b011
        PRECHARGING = 3'b100
        REFRESHING = 3'b101
        INIT = 3'b110
        ROW_ACTIVE = 3'b111
        NO_REQ = 2'b00
        READ_REQ = 2'b01
        WRITE_REQ = 2'b10
    Found 1-bit register for signal <refresh_req>.
    Found 1-bit register for signal <row_diff>.
    Found 22-bit register for signal <addr_req>.
    Found 1-bit register for signal <init_enable>.
    Found 4-bit register for signal <init_state>.
    Found 3-bit register for signal <op_state>.
    Found 1-bit register for signal <clke>.
    Found 1-bit register for signal <csn>.
    Found 1-bit register for signal <rasn>.
    Found 1-bit register for signal <casn>.
    Found 1-bit register for signal <wen>.
    Found 2-bit register for signal <state_clk_count>.
    Found 12-bit register for signal <mem_addr>.
    Found 2-bit register for signal <bank>.
    Found 1-bit register for signal <ack>.
    Found 2-bit register for signal <req_in_prog>.
    Found finite state machine <FSM_0> for signal <init_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <op_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <state_clk_count[1]_GND_1_o_add_30_OUT> created at line 337.
    Found 1-bit tristate buffer for signal <data_inout<15>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<14>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<13>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<12>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<11>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<10>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<9>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<8>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<7>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<6>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<5>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<4>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<3>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<2>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<1>> created at line 130
    Found 1-bit tristate buffer for signal <data_inout<0>> created at line 130
    Found 14-bit comparator not equal for signal <n0021> created at line 131
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  51 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <memory_controller> synthesized.

Synthesizing Unit <divider_1>.
    Related source file is "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Clock_Divider\divider.v".
        DIVIDE_BITS = 9
        DIVIDE = 490
        CLEAR_BITS = 1
        CLEAR_COUNT = 1
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <clear_counter>.
    Found 1-bit register for signal <out1>.
    Found 1-bit adder for signal <clear_counter[0]_PWR_3_o_add_3_OUT<0>> created at line 62.
    Found 9-bit adder for signal <counter[8]_GND_3_o_add_5_OUT> created at line 74.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <divider_1> synthesized.

Synthesizing Unit <divider_2>.
    Related source file is "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Clock_Divider\divider.v".
        DIVIDE_BITS = 12
        DIVIDE = 3200
        CLEAR_BITS = 1
        CLEAR_COUNT = 1
    Found 12-bit register for signal <counter>.
    Found 1-bit register for signal <clear_counter>.
    Found 1-bit register for signal <out1>.
    Found 1-bit adder for signal <clear_counter[0]_PWR_4_o_add_3_OUT<0>> created at line 62.
    Found 12-bit adder for signal <counter[11]_GND_4_o_add_5_OUT> created at line 74.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <divider_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 1-bit adder                                           : 2
 12-bit adder                                          : 1
 2-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 13
 12-bit register                                       : 2
 2-bit register                                        : 3
 22-bit register                                       : 1
 9-bit register                                        : 1
# Comparators                                          : 1
 14-bit comparator not equal                           : 1
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 29
 12-bit 2-to-1 multiplexer                             : 11
 2-bit 2-to-1 multiplexer                              : 17
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <divider_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <clear_counter_0>: 1 register on signal <clear_counter_0>.
Unit <divider_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 1-bit adder                                           : 1
 12-bit adder                                          : 1
 2-bit adder                                           : 1
# Counters                                             : 2
 1-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 1
 14-bit comparator not equal                           : 1
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 42
 12-bit 2-to-1 multiplexer                             : 10
 2-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <init_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00000001
 0001  | 00000010
 0010  | 00000100
 0011  | 00001000
 0100  | 00010000
 0101  | 00100000
 0110  | 01000000
 1000  | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <op_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <clear_counter_0> (without init value) has a constant value of 0 in block <divider_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clear_counter_0> (without init value) has a constant value of 0 in block <divider_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <memory_controller> ...

Optimizing unit <divider_1> ...

Optimizing unit <divider_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block memory_controller, actual ratio is 2.
FlipFlop op_state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : memory_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 211
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 12
#      LUT2                        : 12
#      LUT3                        : 10
#      LUT4                        : 38
#      LUT5                        : 24
#      LUT6                        : 60
#      MUXCY                       : 26
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 84
#      FD                          : 1
#      FDC                         : 2
#      FDCE                        : 21
#      FDR                         : 31
#      FDRE                        : 24
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 81
#      IBUF                        : 41
#      IBUFG                       : 1
#      OBUF                        : 23
#      OBUFT                       : 16

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  11440     0%  
 Number of Slice LUTs:                  161  out of   5720     2%  
    Number used as Logic:               161  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    183
   Number with an unused Flip Flop:      99  out of    183    54%  
   Number with an unused LUT:            22  out of    183    12%  
   Number of fully used LUT-FF pairs:    62  out of    183    33%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          81
 Number of bonded IOBs:                  81  out of    102    79%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | IBUFG+BUFG             | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.844ns (Maximum Frequency: 206.441MHz)
   Minimum input arrival time before clock: 6.586ns
   Maximum output required time after clock: 6.316ns
   Maximum combinational path delay: 6.551ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 4.844ns (frequency: 206.441MHz)
  Total number of paths / destination ports: 1462 / 101
-------------------------------------------------------------------------
Delay:               4.844ns (Levels of Logic = 4)
  Source:            req_in_prog_0 (FF)
  Destination:       bank_1 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: req_in_prog_0 to bank_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.525   1.343  req_in_prog_0 (req_in_prog_0)
     LUT3:I1->O           10   0.250   1.008  req_req_in_prog[1]_OR_60_o1 (op_state_FSM_FFd1-In21)
     LUT6:I5->O            1   0.254   0.682  op_state_FSM_FFd2-In211_SW2 (N62)
     LUT5:I4->O            1   0.254   0.000  Mmux_op_state[2]_GND_1_o_wide_mux_83_OUT21_lut1 (Mmux_op_state[2]_GND_1_o_wide_mux_83_OUT21_lut1)
     MUXCY:S->O            1   0.454   0.000  Mmux_op_state[2]_GND_1_o_wide_mux_83_OUT21_cy1 (op_state[2]_GND_1_o_wide_mux_83_OUT<1>)
     FDR:D                     0.074          bank_1
    ----------------------------------------
    Total                      4.844ns (1.811ns logic, 3.033ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 516 / 154
-------------------------------------------------------------------------
Offset:              6.586ns (Levels of Logic = 5)
  Source:            req (PAD)
  Destination:       bank_1 (FF)
  Destination Clock: clk_in rising

  Data Path: req to bank_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.328   2.297  req_IBUF (req_IBUF)
     LUT3:I0->O           10   0.235   1.008  req_req_in_prog[1]_OR_60_o1 (op_state_FSM_FFd1-In21)
     LUT6:I5->O            1   0.254   0.682  op_state_FSM_FFd2-In211_SW2 (N62)
     LUT5:I4->O            1   0.254   0.000  Mmux_op_state[2]_GND_1_o_wide_mux_83_OUT21_lut1 (Mmux_op_state[2]_GND_1_o_wide_mux_83_OUT21_lut1)
     MUXCY:S->O            1   0.454   0.000  Mmux_op_state[2]_GND_1_o_wide_mux_83_OUT21_cy1 (op_state[2]_GND_1_o_wide_mux_83_OUT<1>)
     FDR:D                     0.074          bank_1
    ----------------------------------------
    Total                      6.586ns (2.599ns logic, 3.987ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 52 / 36
-------------------------------------------------------------------------
Offset:              6.316ns (Levels of Logic = 2)
  Source:            req_in_prog_0 (FF)
  Destination:       data_inout<15> (PAD)
  Source Clock:      clk_in rising

  Data Path: req_in_prog_0 to data_inout<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.525   1.463  req_in_prog_0 (req_in_prog_0)
     LUT3:I0->O           16   0.235   1.181  req_in_prog[1]_write_AND_1_o_inv1 (req_in_prog[1]_write_AND_1_o_inv)
     OBUFT:T->O                2.912          data_inout_15_OBUFT (data_inout<15>)
    ----------------------------------------
    Total                      6.316ns (3.672ns logic, 2.644ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 33 / 17
-------------------------------------------------------------------------
Delay:               6.551ns (Levels of Logic = 3)
  Source:            write (PAD)
  Destination:       data_inout<15> (PAD)

  Data Path: write to data_inout<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.876  write_IBUF (write_IBUF)
     LUT3:I2->O           16   0.254   1.181  req_in_prog[1]_write_AND_1_o_inv1 (req_in_prog[1]_write_AND_1_o_inv)
     OBUFT:T->O                2.912          data_inout_15_OBUFT (data_inout<15>)
    ----------------------------------------
    Total                      6.551ns (4.494ns logic, 2.057ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.844|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.92 secs
 
--> 

Total memory usage is 260460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

