// Seed: 1625922053
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  wire id_3;
  logic [-1 : -1 'h0] id_4;
  ;
  assign module_1.id_19 = 0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd56,
    parameter id_23 = 32'd73
) (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    output logic id_8,
    input supply1 id_9,
    output wor id_10,
    input supply1 _id_11,
    output supply0 id_12,
    output tri1 id_13,
    input wand id_14
    , id_26,
    output uwire id_15,
    input tri0 id_16,
    input wor id_17,
    input supply1 id_18,
    input wire id_19,
    input wor id_20,
    input supply0 id_21,
    output supply0 id_22,
    input supply1 _id_23,
    output supply1 id_24
);
  assign id_5 = -1 ? 1 : 1;
  logic id_27;
  logic id_28;
  ;
  assign id_5  = ~id_26;
  assign id_26 = -1 == id_3;
  localparam id_29 = 1;
  wire id_30;
  logic [id_11  (  )  !=  1 'b0 : id_23] id_31 = id_11 == 1;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  initial id_8 = id_29;
endmodule
