Analysis & Synthesis report for SAT_accelerator
Wed Apr 12 23:43:15 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: SAT_synchronizer:U1
  6. Port Connectivity Checks: "SAT_accelerator:U2"
  7. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Apr 12 23:43:15 2017               ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name               ; SAT_accelerator                                 ;
; Top-level Entity Name       ; SAT_accelerator_top                             ;
; Family                      ; Arria 10                                        ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 10AX115R4F40I3SG    ;                    ;
; Top-level entity name                                                           ; SAT_accelerator_top ; SAT_accelerator    ;
; Family name                                                                     ; Arria 10            ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                   ;                    ;
; Type of Retiming Performed During Resynthesis                                   ; Full                ;                    ;
; Resynthesis Optimization Effort                                                 ; Normal              ;                    ;
; Physical Synthesis Level for Resynthesis                                        ; Normal              ;                    ;
; Use Generated Physical Constraints File                                         ; On                  ;                    ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable              ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                ; Auto               ;
; Safe State Machine                                                              ; Off                 ; Off                ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Rows Reported in Synthesis Migration Checks                           ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAT_synchronizer:U1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; RESET          ; 00    ; Unsigned Binary                         ;
; COMPUTE_CLAUSE ; 01    ; Unsigned Binary                         ;
; COMPUTE_CNF    ; 10    ; Unsigned Binary                         ;
; END_CLAUSE     ; 11    ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SAT_accelerator:U2"                                                                                                                                       ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type    ; Severity         ; Details                                                                                                                                      ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; negCtrl1 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; negCtrl2 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; varPos1  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; varPos2  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; negCtrl  ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; varPos   ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Wed Apr 12 23:42:51 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SAT_accelerator -c SAT_accelerator
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file sat_accelerator.v
    Info (12023): Found entity 1: SAT_accelerator File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sat_accelerator_tb.v
    Info (12023): Found entity 1: SAT_accelerator_tb File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_tb.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sat_synchronizer.v
    Info (12023): Found entity 1: SAT_synchronizer File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_synchronizer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sat_accelerator_top.v
    Info (12023): Found entity 1: SAT_accelerator_top File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_top.v Line: 1
Info (12127): Elaborating entity "SAT_accelerator_top" for the top level hierarchy
Info (12128): Elaborating entity "SAT_synchronizer" for hierarchy "SAT_synchronizer:U1" File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_top.v Line: 11
Info (12128): Elaborating entity "SAT_accelerator" for hierarchy "SAT_accelerator:U2" File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_top.v Line: 13
Error (12002): Port "negCtrl1" does not exist in macrofunction "U2" File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_top.v Line: 13
Error (12002): Port "negCtrl2" does not exist in macrofunction "U2" File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_top.v Line: 13
Error (12002): Port "varPos1" does not exist in macrofunction "U2" File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_top.v Line: 13
Error (12002): Port "varPos2" does not exist in macrofunction "U2" File: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_top.v Line: 13
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 627 megabytes
    Error: Processing ended: Wed Apr 12 23:43:15 2017
    Error: Elapsed time: 00:00:24
    Error: Total CPU time (on all processors): 00:00:45


