
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.003388                       # Number of seconds simulated
sim_ticks                                2003387563500                       # Number of ticks simulated
final_tick                               2003387563500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 327393                       # Simulator instruction rate (inst/s)
host_op_rate                                   573799                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1311792085                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600176                       # Number of bytes of host memory used
host_seconds                                  1527.21                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           37088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       319693440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319730528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39440672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39440672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          9990420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9991579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1232521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1232521                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          159576432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             159594945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19686991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19686991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19686991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         159576432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            179281936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9991579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1232521                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9991579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1232521                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              639148032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  313024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74936384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319730528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39440672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4891                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61618                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            640724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            621152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            633009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            610938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            615865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            619715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            611568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            620153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            615496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           615153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           623747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           632656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           631578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           634626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75227                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2003370260500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               9991579                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1232521                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9986688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5557112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.499195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.015880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.258197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1744722     31.40%     31.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3577757     64.38%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        96934      1.74%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26616      0.48%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14677      0.26%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11700      0.21%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11449      0.21%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8456      0.15%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64801      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5557112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.839228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.458619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.556767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        70802     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          105      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.512678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.490954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.862986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52094     73.47%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1282      1.81%     75.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17525     24.72%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70908                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 234277661500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            421528061500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49933440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23458.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42208.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       319.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    159.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5063762                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  536695                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     178488.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19735459800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10489645650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35525598360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3065445000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         150055136400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         123270856200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4838355360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    591405225390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     78083846880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      61809370905                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1078296268845                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            538.236476                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1720411488750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5590258750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   63576272000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 220133709500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 203343580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  213801073000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1296942670250                       # Time in different power states
system.mem_ctrls_1.actEnergy              19942319880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10599594390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35779353960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3046553820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         150020101920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         123740093310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4962619680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    590387407740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     79005926400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      61294712460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1078798942560                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            538.487387                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1719049479000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5555714500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   63560216000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 218605458500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 205744382250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  215214718750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1294707073500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4006775127                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4006775127                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16318885                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.546476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           277490916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16320933                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.002148                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1178985500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.546476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          812                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         603944631                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        603944631                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    205855337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205855337                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71635579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71635579                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     277490916                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        277490916                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    277490916                       # number of overall hits
system.cpu.dcache.overall_hits::total       277490916                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     15477953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15477953                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       842980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       842980                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16320933                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16320933                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16320933                       # number of overall misses
system.cpu.dcache.overall_misses::total      16320933                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 989113935500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 989113935500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  48581671500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48581671500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1037695607000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1037695607000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1037695607000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1037695607000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.069931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069931                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011631                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.055549                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055549                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.055549                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055549                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63904.699510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63904.699510                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57630.870839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57630.870839                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63580.654795                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63580.654795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63580.654795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63580.654795                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4471818                       # number of writebacks
system.cpu.dcache.writebacks::total           4471818                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     15477953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15477953                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       842980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       842980                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16320933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16320933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16320933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16320933                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 973635982500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 973635982500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  47738691500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47738691500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1021374674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1021374674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1021374674000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1021374674000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.069931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.055549                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055549                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.055549                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055549                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62904.699510                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62904.699510                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56630.870839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56630.870839                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62580.654795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62580.654795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62580.654795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62580.654795                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            901335                       # number of replacements
system.cpu.icache.tags.tagsinuse           499.988045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676416104                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            901840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            750.040034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   499.988045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.976539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1355537728                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1355537728                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676416104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676416104                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676416104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676416104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676416104                       # number of overall hits
system.cpu.icache.overall_hits::total       676416104                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       901840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        901840                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       901840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         901840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       901840                       # number of overall misses
system.cpu.icache.overall_misses::total        901840                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  11813351500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11813351500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  11813351500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11813351500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  11813351500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11813351500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001331                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001331                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001331                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001331                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001331                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13099.165595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13099.165595                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13099.165595                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13099.165595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13099.165595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13099.165595                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       901335                       # number of writebacks
system.cpu.icache.writebacks::total            901335                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       901840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       901840                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       901840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       901840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       901840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       901840                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  10911511500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10911511500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  10911511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10911511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  10911511500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10911511500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12099.165595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12099.165595                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12099.165595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12099.165595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12099.165595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12099.165595                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   9963435                       # number of replacements
system.l2.tags.tagsinuse                 32665.107308                       # Cycle average of tags in use
system.l2.tags.total_refs                    24445783                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9996203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.445507                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17126889000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       38.232667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.818827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32618.055814                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996860                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9401                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 147768171                       # Number of tag accesses
system.l2.tags.data_accesses                147768171                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4471818                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4471818                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       901334                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           901334                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             401755                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                401755                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          900681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             900681                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5928758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5928758                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                900681                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6330513                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7231194                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               900681                       # number of overall hits
system.l2.overall_hits::cpu.data              6330513                       # number of overall hits
system.l2.overall_hits::total                 7231194                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           441225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441225                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1159                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9549195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9549195                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1159                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             9990420                       # number of demand (read+write) misses
system.l2.demand_misses::total                9991579                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1159                       # number of overall misses
system.l2.overall_misses::cpu.data            9990420                       # number of overall misses
system.l2.overall_misses::total               9991579                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  42255794000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42255794000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    101600000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    101600000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 888167086000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 888167086000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     101600000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  930422880000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     930524480000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    101600000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 930422880000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    930524480000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4471818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4471818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       901334                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       901334                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         842980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            842980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       901840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         901840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     15477953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15477953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            901840                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16320933                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17222773                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           901840                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16320933                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17222773                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.523411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.523411                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001285                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.616955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.616955                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001285                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.612123                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.580138                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001285                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.612123                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.580138                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95769.265114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95769.265114                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87661.777394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87661.777394                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93009.629189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93009.629189                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87661.777394                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93131.507985                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93130.873509                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87661.777394                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93131.507985                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93130.873509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1232521                       # number of writebacks
system.l2.writebacks::total                   1232521                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1006                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1006                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       441225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441225                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1159                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9549195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9549195                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        9990420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9991579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       9990420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9991579                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  37843544000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37843544000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     90010000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90010000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 792675136000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 792675136000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     90010000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 830518680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 830608690000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     90010000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 830518680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 830608690000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.523411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.616955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.616955                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.612123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.580138                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.612123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.580138                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85769.265114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85769.265114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77661.777394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77661.777394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83009.629189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83009.629189                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77661.777394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83131.507985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83130.873509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77661.777394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83131.507985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83130.873509                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      19949878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      9958299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9550354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1232521                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8725778                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441225                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9550354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29941457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29941457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29941457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    359171200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    359171200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               359171200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9991579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9991579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9991579                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22427269500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34432880500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     34442993                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17220220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6142                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2003387563500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16379793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5704339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       901335                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20577981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           842980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          842980                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        901840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15477953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2705015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     48960751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              51665766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     57701600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    665368032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              723069632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9963435                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39440672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27186208                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000226                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015030                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27180065     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6143      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27186208                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19908073000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         901840000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16320933000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
