Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun May 12 07:58:46 2019
| Host             : DESKTOP-M866AGS running 64-bit major release  (build 9200)
| Command          : report_power -file ddu_power_routed.rpt -pb ddu_power_summary_routed.pb -rpx ddu_power_routed.rpx
| Design           : ddu
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.156        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.059        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |     1793 |       --- |             --- |
|   LUT as Logic           |     0.003 |      686 |     63400 |            1.08 |
|   CARRY4                 |    <0.001 |       66 |     15850 |            0.42 |
|   Register               |    <0.001 |      338 |    126800 |            0.27 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Distributed RAM |    <0.001 |      328 |     19000 |            1.73 |
|   F7/F8 Muxes            |    <0.001 |      156 |     63400 |            0.25 |
|   Others                 |     0.000 |       38 |       --- |             --- |
| Signals                  |     0.006 |     1222 |       --- |             --- |
| I/O                      |     0.048 |       37 |       210 |           17.62 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.156 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.010 |      0.015 |
| Vccaux    |       1.800 |     0.020 |       0.002 |      0.018 |
| Vcco33    |       3.300 |     0.018 |       0.014 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | clk_board |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| ddu                                   |     0.059 |
|   CPU_sim                             |     0.006 |
|     alucalc                           |     0.001 |
|     aluexe_maker                      |    <0.001 |
|     ctrl                              |    <0.001 |
|       alu_srca_reg                    |    <0.001 |
|       alu_srcb_reg                    |    <0.001 |
|       mem_read_reg                    |    <0.001 |
|       pc_source_reg[0]                |    <0.001 |
|       pc_source_reg[1]                |    <0.001 |
|       pc_write_cond_reg               |    <0.001 |
|       pc_write_reg                    |    <0.001 |
|       regdst_reg                      |    <0.001 |
|     ir                                |    <0.001 |
|     memory                            |    <0.001 |
|       memorys                         |    <0.001 |
|         U0                            |    <0.001 |
|           synth_options.dist_mem_inst |    <0.001 |
|             gen_dp_ram.dpram_inst     |    <0.001 |
|               ram_reg_0_127_0_0       |    <0.001 |
|               ram_reg_0_127_10_10     |    <0.001 |
|               ram_reg_0_127_11_11     |    <0.001 |
|               ram_reg_0_127_12_12     |    <0.001 |
|               ram_reg_0_127_13_13     |    <0.001 |
|               ram_reg_0_127_14_14     |    <0.001 |
|               ram_reg_0_127_15_15     |    <0.001 |
|               ram_reg_0_127_16_16     |    <0.001 |
|               ram_reg_0_127_17_17     |    <0.001 |
|               ram_reg_0_127_18_18     |    <0.001 |
|               ram_reg_0_127_19_19     |    <0.001 |
|               ram_reg_0_127_1_1       |    <0.001 |
|               ram_reg_0_127_20_20     |    <0.001 |
|               ram_reg_0_127_21_21     |    <0.001 |
|               ram_reg_0_127_22_22     |    <0.001 |
|               ram_reg_0_127_23_23     |    <0.001 |
|               ram_reg_0_127_24_24     |    <0.001 |
|               ram_reg_0_127_25_25     |    <0.001 |
|               ram_reg_0_127_26_26     |    <0.001 |
|               ram_reg_0_127_27_27     |    <0.001 |
|               ram_reg_0_127_28_28     |    <0.001 |
|               ram_reg_0_127_29_29     |    <0.001 |
|               ram_reg_0_127_2_2       |    <0.001 |
|               ram_reg_0_127_30_30     |    <0.001 |
|               ram_reg_0_127_31_31     |    <0.001 |
|               ram_reg_0_127_3_3       |    <0.001 |
|               ram_reg_0_127_4_4       |    <0.001 |
|               ram_reg_0_127_5_5       |    <0.001 |
|               ram_reg_0_127_6_6       |    <0.001 |
|               ram_reg_0_127_7_7       |    <0.001 |
|               ram_reg_0_127_8_8       |    <0.001 |
|               ram_reg_0_127_9_9       |    <0.001 |
|               ram_reg_128_255_0_0     |    <0.001 |
|               ram_reg_128_255_10_10   |    <0.001 |
|               ram_reg_128_255_11_11   |    <0.001 |
|               ram_reg_128_255_12_12   |    <0.001 |
|               ram_reg_128_255_13_13   |    <0.001 |
|               ram_reg_128_255_14_14   |    <0.001 |
|               ram_reg_128_255_15_15   |    <0.001 |
|               ram_reg_128_255_16_16   |    <0.001 |
|               ram_reg_128_255_17_17   |    <0.001 |
|               ram_reg_128_255_18_18   |    <0.001 |
|               ram_reg_128_255_19_19   |    <0.001 |
|               ram_reg_128_255_1_1     |    <0.001 |
|               ram_reg_128_255_20_20   |    <0.001 |
|               ram_reg_128_255_21_21   |    <0.001 |
|               ram_reg_128_255_22_22   |    <0.001 |
|               ram_reg_128_255_23_23   |    <0.001 |
|               ram_reg_128_255_24_24   |    <0.001 |
|               ram_reg_128_255_25_25   |    <0.001 |
|               ram_reg_128_255_26_26   |    <0.001 |
|               ram_reg_128_255_27_27   |    <0.001 |
|               ram_reg_128_255_28_28   |    <0.001 |
|               ram_reg_128_255_29_29   |    <0.001 |
|               ram_reg_128_255_2_2     |    <0.001 |
|               ram_reg_128_255_30_30   |    <0.001 |
|               ram_reg_128_255_31_31   |    <0.001 |
|               ram_reg_128_255_3_3     |    <0.001 |
|               ram_reg_128_255_4_4     |    <0.001 |
|               ram_reg_128_255_5_5     |    <0.001 |
|               ram_reg_128_255_6_6     |    <0.001 |
|               ram_reg_128_255_7_7     |    <0.001 |
|               ram_reg_128_255_8_8     |    <0.001 |
|               ram_reg_128_255_9_9     |    <0.001 |
|     memory_data_reg                   |    <0.001 |
|     pc                                |    <0.001 |
|     regs                              |     0.003 |
|       register_reg_r1_0_31_0_5        |    <0.001 |
|       register_reg_r1_0_31_12_17      |    <0.001 |
|       register_reg_r1_0_31_18_23      |    <0.001 |
|       register_reg_r1_0_31_24_29      |    <0.001 |
|       register_reg_r1_0_31_30_31      |    <0.001 |
|       register_reg_r1_0_31_6_11       |    <0.001 |
|       register_reg_r2_0_31_0_5        |    <0.001 |
|       register_reg_r2_0_31_12_17      |    <0.001 |
|       register_reg_r2_0_31_18_23      |    <0.001 |
|       register_reg_r2_0_31_24_29      |    <0.001 |
|       register_reg_r2_0_31_30_31      |    <0.001 |
|       register_reg_r2_0_31_6_11       |    <0.001 |
|       register_reg_r3_0_31_0_5        |    <0.001 |
|       register_reg_r3_0_31_12_17      |    <0.001 |
|       register_reg_r3_0_31_18_23      |    <0.001 |
|       register_reg_r3_0_31_24_29      |    <0.001 |
|       register_reg_r3_0_31_30_31      |    <0.001 |
|       register_reg_r3_0_31_6_11       |    <0.001 |
|   segmental                           |    <0.001 |
+---------------------------------------+-----------+


