// Seed: 3371934301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd27
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output supply1 id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_3 = 1;
  bit [-1 'd0 : id_1] id_5 = id_5;
  wire id_6;
  ;
  always id_5 = ~id_1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_6
  );
  logic id_7;
  ;
endmodule
