 
****************************************
Report : area
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Mon Mar 24 16:58:44 2025
****************************************

Library(s) Used:

    asap7sc7p5t_INVBUF_RVT_TT_nldm_211120 (File: /filespace/i/imoondra/MS3/NLDM/asap7sc7p5t_INVBUF_RVT_TT_nldm_211120.db)
    asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120 (File: /filespace/i/imoondra/MS3/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.db)
    asap7sc7p5t_OA_RVT_TT_nldm_211120 (File: /filespace/i/imoondra/MS3/NLDM/asap7sc7p5t_OA_RVT_TT_nldm_211120.db)
    asap7sc7p5t_AO_RVT_TT_nldm_211120 (File: /filespace/i/imoondra/MS3/NLDM/asap7sc7p5t_AO_RVT_TT_nldm_211120.db)
    asap7sc7p5t_SEQ_RVT_TT_nldm_220123 (File: /filespace/i/imoondra/MS3/NLDM/asap7sc7p5t_SEQ_RVT_TT_nldm_220123.db)

Number of ports:                           41
Number of nets:                          1260
Number of cells:                         1250
Number of combinational cells:           1175
Number of sequential cells:                75
Number of macros/black boxes:               0
Number of buf/inv:                        345
Number of references:                      86

Combinational area:                 83.397600
Buf/Inv area:                       16.475400
Noncombinational area:              27.206280
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   110.603880
Total area:                 undefined
1
