// Seed: 848612517
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input reg id_3,
    input id_4
);
  reg id_5;
  reg id_6 = id_3;
  integer id_7;
  always @(1'b0, posedge 1) begin
    id_7 <= id_6;
  end
  assign id_7 = id_5;
  assign id_2 = 1'b0;
endmodule
