<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Procyon ARMlib-LPC2100: LPC22xx.h Source File</title>
<link href="dox.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.6 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="globals.html">Globals</a></div>
<h1>LPC22xx.h</h1><div class="fragment"><pre>00001 <span class="comment">/******************************************************************************</span>
00002 <span class="comment"> *</span>
00003 <span class="comment"> * $RCSfile: LPC22xx_8h-source.html,v $</span>
00004 <span class="comment"> * $Revision: 1.1 $</span>
00005 <span class="comment"> *</span>
00006 <span class="comment"> * Header file for Philips LPC22xx ARM Processors </span>
00007 <span class="comment"> * Copyright 2004 R O SoftWare</span>
00008 <span class="comment"> *</span>
00009 <span class="comment"> * No guarantees, warrantees, or promises, implied or otherwise.</span>
00010 <span class="comment"> * May be used for hobby or commercial purposes provided copyright</span>
00011 <span class="comment"> * notice remains intact.</span>
00012 <span class="comment"> *</span>
00013 <span class="comment"> *****************************************************************************/</span>
00014 <span class="preprocessor">#ifndef INC_LPC22xx_H</span>
00015 <span class="preprocessor"></span><span class="preprocessor">#define INC_LPC22xx_H</span>
00016 <span class="preprocessor"></span>
00017 <span class="preprocessor">#define REG_8           volatile unsigned char</span>
00018 <span class="preprocessor"></span><span class="preprocessor">#define REG16           volatile unsigned short</span>
00019 <span class="preprocessor"></span><span class="preprocessor">#define REG32           volatile unsigned long</span>
00020 <span class="preprocessor"></span>
00021 <span class="preprocessor">#include "lpcWD.h"</span>
00022 <span class="preprocessor">#include "lpcTMR.h"</span>
00023 <span class="preprocessor">#include "lpcUART.h"</span>
00024 <span class="preprocessor">#include "lpcI2C.h"</span>
00025 <span class="preprocessor">#include "lpcSPI.h"</span>
00026 <span class="preprocessor">#include "lpcRTC.h"</span>
00027 <span class="preprocessor">#include "lpcGPIO.h"</span>
00028 <span class="preprocessor">#include "lpcPIN.h"</span>
00029 <span class="preprocessor">#include "lpcADC.h"</span>
00030 <span class="preprocessor">#include "lpcSCB.h"</span>
00031 <span class="preprocessor">#include "lpcEMC.h"</span>
00032 <span class="preprocessor">#include "lpcVIC.h"</span>
00033 <span class="comment"></span>
00034 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00035 <span class="comment"></span><span class="comment">// Watchdog</span>
00036 <span class="preprocessor">#define WD              ((wdRegs_t *)0xE0000000)</span>
00037 <span class="preprocessor"></span>
00038 <span class="comment">// Watchdog Registers</span>
00039 <span class="preprocessor">#define WDMOD           WD-&gt;mod         </span><span class="comment">/* Watchdog Mode Register */</span>
00040 <span class="preprocessor">#define WDTC            WD-&gt;tc          </span><span class="comment">/* Watchdog Time Constant Register */</span>
00041 <span class="preprocessor">#define WDFEED          WD-&gt;feed        </span><span class="comment">/* Watchdog Feed Register */</span>
00042 <span class="preprocessor">#define WDTV            WD-&gt;tv          </span><span class="comment">/* Watchdog Time Value Register */</span>
00043 <span class="comment"></span>
00044 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00045 <span class="comment"></span><span class="comment">// Timer 0</span>
00046 <span class="preprocessor">#define TMR0            ((pwmTmrRegs_t *)0xE0004000)</span>
00047 <span class="preprocessor"></span>
00048 <span class="comment">// Timer 0 Registers</span>
00049 <span class="preprocessor">#define T0IR            TMR0-&gt;ir        </span><span class="comment">/* Interrupt Register */</span>
00050 <span class="preprocessor">#define T0TCR           TMR0-&gt;tcr       </span><span class="comment">/* Timer Control Register */</span>
00051 <span class="preprocessor">#define T0TC            TMR0-&gt;tc        </span><span class="comment">/* Timer Counter */</span>
00052 <span class="preprocessor">#define T0PR            TMR0-&gt;pr        </span><span class="comment">/* Prescale Register */</span>
00053 <span class="preprocessor">#define T0PC            TMR0-&gt;pc        </span><span class="comment">/* Prescale Counter Register */</span>
00054 <span class="preprocessor">#define T0MCR           TMR0-&gt;mcr       </span><span class="comment">/* Match Control Register */</span>
00055 <span class="preprocessor">#define T0MR0           TMR0-&gt;mr0       </span><span class="comment">/* Match Register 0 */</span>
00056 <span class="preprocessor">#define T0MR1           TMR0-&gt;mr1       </span><span class="comment">/* Match Register 1 */</span>
00057 <span class="preprocessor">#define T0MR2           TMR0-&gt;mr2       </span><span class="comment">/* Match Register 2 */</span>
00058 <span class="preprocessor">#define T0MR3           TMR0-&gt;mr3       </span><span class="comment">/* Match Register 3 */</span>
00059 <span class="preprocessor">#define T0CCR           TMR0-&gt;ccr       </span><span class="comment">/* Capture Control Register */</span>
00060 <span class="preprocessor">#define T0CR0           TMR0-&gt;cr0       </span><span class="comment">/* Capture Register 0 */</span>
00061 <span class="preprocessor">#define T0CR1           TMR0-&gt;cr1       </span><span class="comment">/* Capture Register 1 */</span>
00062 <span class="preprocessor">#define T0CR2           TMR0-&gt;cr2       </span><span class="comment">/* Capture Register 2 */</span>
00063 <span class="preprocessor">#define T0CR3           TMR0-&gt;cr3       </span><span class="comment">/* Capture Register 3 */</span>
00064 <span class="preprocessor">#define T0EMR           TMR0-&gt;emr       </span><span class="comment">/* External Match Register */</span>
00065 <span class="comment"></span>
00066 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00067 <span class="comment"></span><span class="comment">// Timer 1</span>
00068 <span class="preprocessor">#define TMR1            ((pwmTmrRegs_t *)0xE0008000)</span>
00069 <span class="preprocessor"></span>
00070 <span class="comment">// Timer 1 Registers</span>
00071 <span class="preprocessor">#define T1IR            TMR1-&gt;ir        </span><span class="comment">/* Interrupt Register */</span>
00072 <span class="preprocessor">#define T1TCR           TMR1-&gt;tcr       </span><span class="comment">/* Timer Control Register */</span>
00073 <span class="preprocessor">#define T1TC            TMR1-&gt;tc        </span><span class="comment">/* Timer Counter */</span>
00074 <span class="preprocessor">#define T1PR            TMR1-&gt;pr        </span><span class="comment">/* Prescale Register */</span>
00075 <span class="preprocessor">#define T1PC            TMR1-&gt;pc        </span><span class="comment">/* Prescale Counter Register */</span>
00076 <span class="preprocessor">#define T1MCR           TMR1-&gt;mcr       </span><span class="comment">/* Match Control Register */</span>
00077 <span class="preprocessor">#define T1MR0           TMR1-&gt;mr0       </span><span class="comment">/* Match Register 0 */</span>
00078 <span class="preprocessor">#define T1MR1           TMR1-&gt;mr1       </span><span class="comment">/* Match Register 1 */</span>
00079 <span class="preprocessor">#define T1MR2           TMR1-&gt;mr2       </span><span class="comment">/* Match Register 2 */</span>
00080 <span class="preprocessor">#define T1MR3           TMR1-&gt;mr3       </span><span class="comment">/* Match Register 3 */</span>
00081 <span class="preprocessor">#define T1CCR           TMR1-&gt;ccr       </span><span class="comment">/* Capture Control Register */</span>
00082 <span class="preprocessor">#define T1CR0           TMR1-&gt;cr0       </span><span class="comment">/* Capture Register 0 */</span>
00083 <span class="preprocessor">#define T1CR1           TMR1-&gt;cr1       </span><span class="comment">/* Capture Register 1 */</span>
00084 <span class="preprocessor">#define T1CR2           TMR1-&gt;cr2       </span><span class="comment">/* Capture Register 2 */</span>
00085 <span class="preprocessor">#define T1CR3           TMR1-&gt;cr3       </span><span class="comment">/* Capture Register 3 */</span>
00086 <span class="preprocessor">#define T1EMR           TMR1-&gt;emr       </span><span class="comment">/* External Match Register */</span>
00087 <span class="comment"></span>
00088 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00089 <span class="comment"></span><span class="comment">// Pulse Width Modulator (PWM)</span>
00090 <span class="preprocessor">#define PWM             ((pwmTmrRegs_t *)0xE0014000)</span>
00091 <span class="preprocessor"></span>
00092 <span class="comment">// PWM Registers</span>
00093 <span class="preprocessor">#define PWMIR           PWM-&gt;ir         </span><span class="comment">/* Interrupt Register */</span>
00094 <span class="preprocessor">#define PWMTCR          PWM-&gt;tcr        </span><span class="comment">/* Timer Control Register */</span>
00095 <span class="preprocessor">#define PWMTC           PWM-&gt;tc         </span><span class="comment">/* Timer Counter */</span>
00096 <span class="preprocessor">#define PWMPR           PWM-&gt;pr         </span><span class="comment">/* Prescale Register */</span>
00097 <span class="preprocessor">#define PWMPC           PWM-&gt;pc         </span><span class="comment">/* Prescale Counter Register */</span>
00098 <span class="preprocessor">#define PWMMCR          PWM-&gt;mcr        </span><span class="comment">/* Match Control Register */</span>
00099 <span class="preprocessor">#define PWMMR0          PWM-&gt;mr0        </span><span class="comment">/* Match Register 0 */</span>
00100 <span class="preprocessor">#define PWMMR1          PWM-&gt;mr1        </span><span class="comment">/* Match Register 1 */</span>
00101 <span class="preprocessor">#define PWMMR2          PWM-&gt;mr2        </span><span class="comment">/* Match Register 2 */</span>
00102 <span class="preprocessor">#define PWMMR3          PWM-&gt;mr3        </span><span class="comment">/* Match Register 3 */</span>
00103 <span class="preprocessor">#define PWMMR4          PWM-&gt;mr4        </span><span class="comment">/* Match Register 4 */</span>
00104 <span class="preprocessor">#define PWMMR5          PWM-&gt;mr5        </span><span class="comment">/* Match Register 5 */</span>
00105 <span class="preprocessor">#define PWMMR6          PWM-&gt;mr6        </span><span class="comment">/* Match Register 6 */</span>
00106 <span class="preprocessor">#define PWMPCR          PWM-&gt;pcr        </span><span class="comment">/* Control Register */</span>
00107 <span class="preprocessor">#define PWMLER          PWM-&gt;ler        </span><span class="comment">/* Latch Enable Register */</span>
00108 <span class="comment"></span>
00109 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00110 <span class="comment"></span><span class="comment">// Universal Asynchronous Receiver Transmitter 0 (UART0)</span>
00111 <span class="preprocessor">#define UART0           ((uartRegs_t *)0xE000C000)</span>
00112 <span class="preprocessor"></span><span class="preprocessor">#define U0_PINSEL       (0x00000005)    </span><span class="comment">/* PINSEL0 Value for UART0 */</span>
00113 <span class="preprocessor">#define U0_PINMASK      (0x0000000F)    </span><span class="comment">/* PINSEL0 Mask for UART0 */</span>
00114 
00115 <span class="comment">// UART0 Registers</span>
00116 <span class="preprocessor">#define U0RBR           UART0-&gt;rbr      </span><span class="comment">/* Receive Buffer Register */</span>
00117 <span class="preprocessor">#define U0THR           UART0-&gt;thr      </span><span class="comment">/* Transmit Holding Register */</span>
00118 <span class="preprocessor">#define U0IER           UART0-&gt;ier      </span><span class="comment">/* Interrupt Enable Register */</span>
00119 <span class="preprocessor">#define U0IIR           UART0-&gt;iir      </span><span class="comment">/* Interrupt ID Register */</span>
00120 <span class="preprocessor">#define U0FCR           UART0-&gt;fcr      </span><span class="comment">/* FIFO Control Register */</span>
00121 <span class="preprocessor">#define U0LCR           UART0-&gt;lcr      </span><span class="comment">/* Line Control Register */</span>
00122 <span class="preprocessor">#define U0LSR           UART0-&gt;lsr      </span><span class="comment">/* Line Status Register */</span>
00123 <span class="preprocessor">#define U0SCR           UART0-&gt;scr      </span><span class="comment">/* Scratch Pad Register */</span>
00124 <span class="preprocessor">#define U0DLL           UART0-&gt;dll      </span><span class="comment">/* Divisor Latch Register (LSB) */</span>
00125 <span class="preprocessor">#define U0DLM           UART0-&gt;dlm      </span><span class="comment">/* Divisor Latch Register (MSB) */</span>
00126 <span class="comment"></span>
00127 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00128 <span class="comment"></span><span class="comment">// Universal Asynchronous Receiver Transmitter 1 (UART1)</span>
00129 <span class="preprocessor">#define UART1           ((uartRegs_t *)0xE0010000)</span>
00130 <span class="preprocessor"></span><span class="preprocessor">#define U1_PINSEL       (0x00050000)    </span><span class="comment">/* PINSEL0 Value for UART1 */</span>
00131 <span class="preprocessor">#define U1_PINMASK      (0x000F0000)    </span><span class="comment">/* PINSEL0 Mask for UART1 */</span>
00132 
00133 <span class="comment">// UART1 Registers</span>
00134 <span class="preprocessor">#define U1RBR           UART1-&gt;rbr      </span><span class="comment">/* Receive Buffer Register */</span>
00135 <span class="preprocessor">#define U1THR           UART1-&gt;thr      </span><span class="comment">/* Transmit Holding Register */</span>
00136 <span class="preprocessor">#define U1IER           UART1-&gt;ier      </span><span class="comment">/* Interrupt Enable Register */</span>
00137 <span class="preprocessor">#define U1IIR           UART1-&gt;iir      </span><span class="comment">/* Interrupt ID Register */</span>
00138 <span class="preprocessor">#define U1FCR           UART1-&gt;fcr      </span><span class="comment">/* FIFO Control Register */</span>
00139 <span class="preprocessor">#define U1LCR           UART1-&gt;lcr      </span><span class="comment">/* Line Control Register */</span>
00140 <span class="preprocessor">#define U1MCR           UART1-&gt;mcr      </span><span class="comment">/* MODEM Control Register */</span>
00141 <span class="preprocessor">#define U1LSR           UART1-&gt;lsr      </span><span class="comment">/* Line Status Register */</span>
00142 <span class="preprocessor">#define U1MSR           UART1-&gt;msr      </span><span class="comment">/* MODEM Status Register */</span>
00143 <span class="preprocessor">#define U1SCR           UART1-&gt;scr      </span><span class="comment">/* Scratch Pad Register */</span>
00144 <span class="preprocessor">#define U1DLL           UART1-&gt;dll      </span><span class="comment">/* Divisor Latch Register (LSB) */</span>
00145 <span class="preprocessor">#define U1DLM           UART1-&gt;dlm      </span><span class="comment">/* Divisor Latch Register (MSB) */</span>
00146 <span class="comment"></span>
00147 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00148 <span class="comment"></span><span class="comment">// I2C Interface</span>
00149 <span class="preprocessor">#define I2C             ((i2cRegs_t *)0xE001C000)</span>
00150 <span class="preprocessor"></span>
00151 <span class="comment">// I2C Registers</span>
00152 <span class="preprocessor">#define I2CONSET        I2C-&gt;conset     </span><span class="comment">/* Control Set Register */</span>
00153 <span class="preprocessor">#define I2STAT          I2C-&gt;stat       </span><span class="comment">/* Status Register */</span>
00154 <span class="preprocessor">#define I2DAT           I2C-&gt;dat        </span><span class="comment">/* Data Register */</span>
00155 <span class="preprocessor">#define I2ADR           I2C-&gt;adr        </span><span class="comment">/* Slave Address Register */</span>
00156 <span class="preprocessor">#define I2SCLH          I2C-&gt;sclh       </span><span class="comment">/* SCL Duty Cycle Register (high half word) */</span>
00157 <span class="preprocessor">#define I2SCLL          I2C-&gt;scll       </span><span class="comment">/* SCL Duty Cycle Register (low half word) */</span>
00158 <span class="preprocessor">#define I2CONCLR        I2C-&gt;conclr     </span><span class="comment">/* Control Clear Register */</span>
00159 <span class="comment"></span>
00160 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00161 <span class="comment"></span><span class="comment">// Serial Peripheral Interface 0 (SPI0)</span>
00162 <span class="preprocessor">#define SPI0            ((spiRegs_t *)0xE0020000)</span>
00163 <span class="preprocessor"></span>
00164 <span class="comment">// SPI0 Registers</span>
00165 <span class="preprocessor">#define S0SPCR          SPI0-&gt;cr        </span><span class="comment">/* Control Register */</span>
00166 <span class="preprocessor">#define S0SPSR          SPI0-&gt;sr        </span><span class="comment">/* Status Register */</span>
00167 <span class="preprocessor">#define S0SPDR          SPI0-&gt;dr        </span><span class="comment">/* Data Register */</span>
00168 <span class="preprocessor">#define S0SPCCR         SPI0-&gt;ccr       </span><span class="comment">/* Clock Counter Register */</span>
00169 <span class="preprocessor">#define S0SPINT         SPI0-&gt;flag      </span><span class="comment">/* Interrupt Flag Register */</span>
00170 <span class="comment"></span>
00171 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00172 <span class="comment"></span><span class="comment">// Serial Peripheral Interface 1 (SPI1)</span>
00173 <span class="preprocessor">#define SPI1            ((spiRegs_t *)0xE0030000)</span>
00174 <span class="preprocessor"></span>
00175 <span class="comment">// SPI1 Registers</span>
00176 <span class="preprocessor">#define S1SPCR          SPI1-&gt;cr        </span><span class="comment">/* Control Register */</span>
00177 <span class="preprocessor">#define S1SPSR          SPI1-&gt;sr        </span><span class="comment">/* Status Register */</span>
00178 <span class="preprocessor">#define S1SPDR          SPI1-&gt;dr        </span><span class="comment">/* Data Register */</span>
00179 <span class="preprocessor">#define S1SPCCR         SPI1-&gt;ccr       </span><span class="comment">/* Clock Counter Register */</span>
00180 <span class="preprocessor">#define S1SPINT         SPI1-&gt;flag      </span><span class="comment">/* Interrupt Flag Register */</span>
00181 <span class="comment"></span>
00182 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00183 <span class="comment"></span><span class="comment">// Real Time Clock</span>
00184 <span class="preprocessor">#define RTC             ((rtcRegs_t *)0xE0024000)</span>
00185 <span class="preprocessor"></span>
00186 <span class="comment">// RTC Registers</span>
00187 <span class="preprocessor">#define RTCILR          RTC-&gt;ilr        </span><span class="comment">/* Interrupt Location Register */</span>
00188 <span class="preprocessor">#define RTCCTC          RTC-&gt;ctc        </span><span class="comment">/* Clock Tick Counter */</span>
00189 <span class="preprocessor">#define RTCCCR          RTC-&gt;ccr        </span><span class="comment">/* Clock Control Register */</span>
00190 <span class="preprocessor">#define RTCCIIR         RTC-&gt;ciir       </span><span class="comment">/* Counter Increment Interrupt Register */</span>
00191 <span class="preprocessor">#define RTCAMR          RTC-&gt;amr        </span><span class="comment">/* Alarm Mask Register */</span>
00192 <span class="preprocessor">#define RTCCTIME0       RTC-&gt;ctime0     </span><span class="comment">/* Consolidated Time Register 0 */</span>
00193 <span class="preprocessor">#define RTCCTIME1       RTC-&gt;ctime1     </span><span class="comment">/* Consolidated Time Register 1 */</span>
00194 <span class="preprocessor">#define RTCCTIME2       RTC-&gt;ctime2     </span><span class="comment">/* Consolidated Time Register 2 */</span>
00195 <span class="preprocessor">#define RTCSEC          RTC-&gt;sec        </span><span class="comment">/* Seconds Register */</span>
00196 <span class="preprocessor">#define RTCMIN          RTC-&gt;min        </span><span class="comment">/* Minutes Register */</span>
00197 <span class="preprocessor">#define RTCHOUR         RTC-&gt;hour       </span><span class="comment">/* Hours Register */</span>
00198 <span class="preprocessor">#define RTCDOM          RTC-&gt;dom        </span><span class="comment">/* Day Of Month Register */</span>
00199 <span class="preprocessor">#define RTCDOW          RTC-&gt;dow        </span><span class="comment">/* Day Of Week Register */</span>
00200 <span class="preprocessor">#define RTCDOY          RTC-&gt;doy        </span><span class="comment">/* Day Of Year Register */</span>
00201 <span class="preprocessor">#define RTCMONTH        RTC-&gt;month      </span><span class="comment">/* Months Register */</span>
00202 <span class="preprocessor">#define RTCYEAR         RTC-&gt;year       </span><span class="comment">/* Years Register */</span>
00203 <span class="preprocessor">#define RTCALSEC        RTC-&gt;alsec      </span><span class="comment">/* Alarm Seconds Register */</span>
00204 <span class="preprocessor">#define RTCALMIN        RTC-&gt;almin      </span><span class="comment">/* Alarm Minutes Register */</span>
00205 <span class="preprocessor">#define RTCALHOUR       RTC-&gt;alhour     </span><span class="comment">/* Alarm Hours Register */</span>
00206 <span class="preprocessor">#define RTCALDOM        RTC-&gt;aldom      </span><span class="comment">/* Alarm Day Of Month Register */</span>
00207 <span class="preprocessor">#define RTCALDOW        RTC-&gt;aldow      </span><span class="comment">/* Alarm Day Of Week Register */</span>
00208 <span class="preprocessor">#define RTCALDOY        RTC-&gt;aldoy      </span><span class="comment">/* Alarm Day Of Year Register */</span>
00209 <span class="preprocessor">#define RTCALMON        RTC-&gt;almon      </span><span class="comment">/* Alarm Months Register */</span>
00210 <span class="preprocessor">#define RTCALYEAR       RTC-&gt;alyear     </span><span class="comment">/* Alarm Years Register */</span>
00211 <span class="preprocessor">#define RTCPREINT       RTC-&gt;preint     </span><span class="comment">/* Prescale Value Register (integer) */</span>
00212 <span class="preprocessor">#define RTCPREFRAC      RTC-&gt;prefrac    </span><span class="comment">/* Prescale Value Register (fraction) */</span>
00213 <span class="comment"></span>
00214 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00215 <span class="comment"></span><span class="comment">// General Purpose Input/Output</span>
00216 <span class="preprocessor">#define GPIO            ((gpioRegs_t *)0xE0028000)</span>
00217 <span class="preprocessor"></span>
00218 <span class="comment">// GPIO Registers</span>
00219 <span class="preprocessor">#define IO0PIN          GPIO-&gt;in0       </span><span class="comment">/* P0 Pin Value Register */</span>
00220 <span class="preprocessor">#define IO0SET          GPIO-&gt;set0      </span><span class="comment">/* P0 Pin Output Set Register */</span>
00221 <span class="preprocessor">#define IO0DIR          GPIO-&gt;dir0      </span><span class="comment">/* P0 Pin Direction Register */</span>
00222 <span class="preprocessor">#define IO0CLR          GPIO-&gt;clr0      </span><span class="comment">/* P0 Pin Output Clear Register */</span>
00223 <span class="preprocessor">#define IO1PIN          GPIO-&gt;in1       </span><span class="comment">/* P1 Pin Value Register */</span>
00224 <span class="preprocessor">#define IO1SET          GPIO-&gt;set1      </span><span class="comment">/* P1 Pin Output Set Register */</span>
00225 <span class="preprocessor">#define IO1DIR          GPIO-&gt;dir1      </span><span class="comment">/* P1 Pin Direction Register */</span>
00226 <span class="preprocessor">#define IO1CLR          GPIO-&gt;clr1      </span><span class="comment">/* P1 Pin Output Clear Register */</span>
00227 <span class="preprocessor">#define IO2PIN          GPIO-&gt;in2       </span><span class="comment">/* P2 Pin Value Register */</span>
00228 <span class="preprocessor">#define IO2SET          GPIO-&gt;set2      </span><span class="comment">/* P2 Pin Output Set Register */</span>
00229 <span class="preprocessor">#define IO2DIR          GPIO-&gt;dir2      </span><span class="comment">/* P2 Pin Direction Register */</span>
00230 <span class="preprocessor">#define IO2CLR          GPIO-&gt;clr2      </span><span class="comment">/* P2 Pin Output Clear Register */</span>
00231 <span class="preprocessor">#define IO3PIN          GPIO-&gt;in3       </span><span class="comment">/* P3 Pin Value Register */</span>
00232 <span class="preprocessor">#define IO3SET          GPIO-&gt;set3      </span><span class="comment">/* P3 Pin Output Set Register */</span>
00233 <span class="preprocessor">#define IO3DIR          GPIO-&gt;dir3      </span><span class="comment">/* P3 Pin Direction Register */</span>
00234 <span class="preprocessor">#define IO3CLR          GPIO-&gt;clr3      </span><span class="comment">/* P3 Pin Output Clear Register */</span>
00235 <span class="comment"></span>
00236 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00237 <span class="comment"></span><span class="comment">// Pin Connect Block</span>
00238 <span class="preprocessor">#define PINSEL          ((pinRegs_t *)0xE002C000)</span>
00239 <span class="preprocessor"></span>
00240 <span class="comment">// Pin Connect Block Registers</span>
00241 <span class="preprocessor">#define PINSEL0         PINSEL-&gt;sel0    </span><span class="comment">/* Pin Function Select Register 0 */</span>
00242 <span class="preprocessor">#define PINSEL1         PINSEL-&gt;sel1    </span><span class="comment">/* Pin Function Select Register 1 */</span>
00243 <span class="preprocessor">#define PINSEL2         PINSEL-&gt;sel2    </span><span class="comment">/* Pin Function Select Register 2 */</span>
00244 <span class="comment"></span>
00245 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00246 <span class="comment"></span><span class="comment">// A/D Converter</span>
00247 <span class="preprocessor">#define ADC             ((adcRegs_t *)0xE0034000)</span>
00248 <span class="preprocessor"></span>
00249 <span class="comment">// A/D Converter Registers</span>
00250 <span class="preprocessor">#define ADCR            ADC-&gt;cr         </span><span class="comment">/* Control Register */</span>
00251 <span class="preprocessor">#define ADDR            ADC-&gt;dr         </span><span class="comment">/* Data Register */</span>
00252 <span class="comment"></span>
00253 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00254 <span class="comment"></span><span class="comment">// System Contol Block</span>
00255 <span class="preprocessor">#define SCB             ((scbRegs_t *)0xE01FC000)</span>
00256 <span class="preprocessor"></span>
00257 <span class="comment">// Memory Accelerator Module Registers (MAM)</span>
00258 <span class="preprocessor">#define MAMCR           SCB-&gt;mam.cr     </span><span class="comment">/* Control Register */</span>
00259 <span class="preprocessor">#define MAMTIM          SCB-&gt;mam.tim    </span><span class="comment">/* Timing Control Register */</span>
00260 
00261 <span class="comment">// Memory Mapping Control Register</span>
00262 <span class="preprocessor">#define MEMMAP          SCB-&gt;memmap</span>
00263 <span class="preprocessor"></span>
00264 <span class="comment">// Phase Locked Loop Registers (PLL)</span>
00265 <span class="preprocessor">#define PLLCON          SCB-&gt;pll.con    </span><span class="comment">/* Control Register */</span>
00266 <span class="preprocessor">#define PLLCFG          SCB-&gt;pll.cfg    </span><span class="comment">/* Configuration Register */</span>
00267 <span class="preprocessor">#define PLLSTAT         SCB-&gt;pll.stat   </span><span class="comment">/* Status Register */</span>
00268 <span class="preprocessor">#define PLLFEED         SCB-&gt;pll.feed   </span><span class="comment">/* Feed Register */</span>
00269 
00270 <span class="comment">// Power Control Registers</span>
00271 <span class="preprocessor">#define PCON            SCB-&gt;p.con      </span><span class="comment">/* Control Register */</span>
00272 <span class="preprocessor">#define PCONP           SCB-&gt;p.conp     </span><span class="comment">/* Peripherals Register */</span>
00273 
00274 <span class="comment">// VPB Divider Register</span>
00275 <span class="preprocessor">#define VPBDIV          SCB-&gt;vpbdiv</span>
00276 <span class="preprocessor"></span>
00277 <span class="comment">// External Interrupt Registers</span>
00278 <span class="preprocessor">#define EXTINT          SCB-&gt;ext.flag   </span><span class="comment">/* Flag Register */</span>
00279 <span class="preprocessor">#define EXTWAKE         SCB-&gt;ext.wake   </span><span class="comment">/* Wakeup Register */</span>
00280 <span class="preprocessor">#define EXTMODE         SCB-&gt;ext.mode   </span><span class="comment">/* Mode Register */</span>
00281 <span class="preprocessor">#define EXTPOLAR        SCB-&gt;ext.polar  </span><span class="comment">/* Polarity Register */</span>
00282 <span class="comment"></span>
00283 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00284 <span class="comment"></span><span class="comment">// External Memory Controller (EMC)</span>
00285 <span class="preprocessor">#define EMC             ((volatile emcRegs_t *)0xFFE00000)</span>
00286 <span class="preprocessor"></span>
00287 <span class="comment">// External Memory Controller Registers</span>
00288 <span class="preprocessor">#define BCFG0           EMC-&gt;bcfg0      </span><span class="comment">/* Bank 0 Configuration Register */</span>
00289 <span class="preprocessor">#define BCFG1           EMC-&gt;bcfg1      </span><span class="comment">/* Bank 1 Configuration Register */</span>
00290 <span class="preprocessor">#define BCFG2           EMC-&gt;bcfg2      </span><span class="comment">/* Bank 2 Configuration Register */</span>
00291 <span class="preprocessor">#define BCFG3           EMC-&gt;bcfg3      </span><span class="comment">/* Bank 3 Configuration Register */</span>
00292 <span class="comment"></span>
00293 <span class="comment">///////////////////////////////////////////////////////////////////////////////</span>
00294 <span class="comment"></span><span class="comment">// Vectored Interrupt Controller</span>
00295 <span class="preprocessor">#define VIC             ((vicRegs_t *)0xFFFFF000)</span>
00296 <span class="preprocessor"></span>
00297 <span class="comment">// Vectored Interrupt Controller Registers</span>
00298 <span class="preprocessor">#define VICIRQStatus    VIC-&gt;irqStatus  </span><span class="comment">/* IRQ Status Register */</span>
00299 <span class="preprocessor">#define VICFIQStatus    VIC-&gt;fiqStatus  </span><span class="comment">/* FIQ Status Register */</span>
00300 <span class="preprocessor">#define VICRawIntr      VIC-&gt;rawIntr    </span><span class="comment">/* Raw Interrupt Status Register */</span>
00301 <span class="preprocessor">#define VICIntSelect    VIC-&gt;intSelect  </span><span class="comment">/* Interrupt Select Register */</span>
00302 <span class="preprocessor">#define VICIntEnable    VIC-&gt;intEnable  </span><span class="comment">/* Interrupt Enable Register */</span>
00303 <span class="preprocessor">#define VICIntEnClear   VIC-&gt;intEnClear </span><span class="comment">/* Interrupt Enable Clear Register */</span>
00304 <span class="preprocessor">#define VICSoftInt      VIC-&gt;softInt    </span><span class="comment">/* Software Interrupt Register */</span>
00305 <span class="preprocessor">#define VICSoftIntClear VIC-&gt;softIntClear </span><span class="comment">/* Software Interrupt Clear Register */</span>
00306 <span class="preprocessor">#define VICProtection   VIC-&gt;protection </span><span class="comment">/* Protection Enable Register */</span>
00307 <span class="preprocessor">#define VICVectAddr     VIC-&gt;vectAddr   </span><span class="comment">/* Vector Address Register */</span>
00308 <span class="preprocessor">#define VICDefVectAddr  VIC-&gt;defVectAddr </span><span class="comment">/* Default Vector Address Register */</span>
00309 <span class="preprocessor">#define VICVectAddr0    VIC-&gt;vectAddr0  </span><span class="comment">/* Vector Address 0 Register */</span>
00310 <span class="preprocessor">#define VICVectAddr1    VIC-&gt;vectAddr1  </span><span class="comment">/* Vector Address 1 Register */</span>
00311 <span class="preprocessor">#define VICVectAddr2    VIC-&gt;vectAddr2  </span><span class="comment">/* Vector Address 2 Register */</span>
00312 <span class="preprocessor">#define VICVectAddr3    VIC-&gt;vectAddr3  </span><span class="comment">/* Vector Address 3 Register */</span>
00313 <span class="preprocessor">#define VICVectAddr4    VIC-&gt;vectAddr4  </span><span class="comment">/* Vector Address 4 Register */</span>
00314 <span class="preprocessor">#define VICVectAddr5    VIC-&gt;vectAddr5  </span><span class="comment">/* Vector Address 5 Register */</span>
00315 <span class="preprocessor">#define VICVectAddr6    VIC-&gt;vectAddr6  </span><span class="comment">/* Vector Address 6 Register */</span>
00316 <span class="preprocessor">#define VICVectAddr7    VIC-&gt;vectAddr7  </span><span class="comment">/* Vector Address 7 Register */</span>
00317 <span class="preprocessor">#define VICVectAddr8    VIC-&gt;vectAddr8  </span><span class="comment">/* Vector Address 8 Register */</span>
00318 <span class="preprocessor">#define VICVectAddr9    VIC-&gt;vectAddr9  </span><span class="comment">/* Vector Address 9 Register */</span>
00319 <span class="preprocessor">#define VICVectAddr10   VIC-&gt;vectAddr10 </span><span class="comment">/* Vector Address 10 Register */</span>
00320 <span class="preprocessor">#define VICVectAddr11   VIC-&gt;vectAddr11 </span><span class="comment">/* Vector Address 11 Register */</span>
00321 <span class="preprocessor">#define VICVectAddr12   VIC-&gt;vectAddr12 </span><span class="comment">/* Vector Address 12 Register */</span>
00322 <span class="preprocessor">#define VICVectAddr13   VIC-&gt;vectAddr13 </span><span class="comment">/* Vector Address 13 Register */</span>
00323 <span class="preprocessor">#define VICVectAddr14   VIC-&gt;vectAddr14 </span><span class="comment">/* Vector Address 14 Register */</span>
00324 <span class="preprocessor">#define VICVectAddr15   VIC-&gt;vectAddr15 </span><span class="comment">/* Vector Address 15 Register */</span>
00325 <span class="preprocessor">#define VICVectCntl0    VIC-&gt;vectCntl0  </span><span class="comment">/* Vector Control 0 Register */</span>
00326 <span class="preprocessor">#define VICVectCntl1    VIC-&gt;vectCntl1  </span><span class="comment">/* Vector Control 1 Register */</span>
00327 <span class="preprocessor">#define VICVectCntl2    VIC-&gt;vectCntl2  </span><span class="comment">/* Vector Control 2 Register */</span>
00328 <span class="preprocessor">#define VICVectCntl3    VIC-&gt;vectCntl3  </span><span class="comment">/* Vector Control 3 Register */</span>
00329 <span class="preprocessor">#define VICVectCntl4    VIC-&gt;vectCntl4  </span><span class="comment">/* Vector Control 4 Register */</span>
00330 <span class="preprocessor">#define VICVectCntl5    VIC-&gt;vectCntl5  </span><span class="comment">/* Vector Control 5 Register */</span>
00331 <span class="preprocessor">#define VICVectCntl6    VIC-&gt;vectCntl6  </span><span class="comment">/* Vector Control 6 Register */</span>
00332 <span class="preprocessor">#define VICVectCntl7    VIC-&gt;vectCntl7  </span><span class="comment">/* Vector Control 7 Register */</span>
00333 <span class="preprocessor">#define VICVectCntl8    VIC-&gt;vectCntl8  </span><span class="comment">/* Vector Control 8 Register */</span>
00334 <span class="preprocessor">#define VICVectCntl9    VIC-&gt;vectCntl9  </span><span class="comment">/* Vector Control 9 Register */</span>
00335 <span class="preprocessor">#define VICVectCntl10   VIC-&gt;vectCntl10 </span><span class="comment">/* Vector Control 10 Register */</span>
00336 <span class="preprocessor">#define VICVectCntl11   VIC-&gt;vectCntl11 </span><span class="comment">/* Vector Control 11 Register */</span>
00337 <span class="preprocessor">#define VICVectCntl12   VIC-&gt;vectCntl12 </span><span class="comment">/* Vector Control 12 Register */</span>
00338 <span class="preprocessor">#define VICVectCntl13   VIC-&gt;vectCntl13 </span><span class="comment">/* Vector Control 13 Register */</span>
00339 <span class="preprocessor">#define VICVectCntl14   VIC-&gt;vectCntl14 </span><span class="comment">/* Vector Control 14 Register */</span>
00340 <span class="preprocessor">#define VICVectCntl15   VIC-&gt;vectCntl15 </span><span class="comment">/* Vector Control 15 Register */</span>
00341 
00342 <span class="preprocessor">#endif</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Jul 13 03:38:12 2004 for Procyon ARMlib-LPC2100 by
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border=0 > 
</a>1.3.6 </small></address>
</body>
</html>
