DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "I8"
duLibraryName "readout_card"
duName "frame_timing"
elements [
]
mwi 0
uid 23201,0
)
(Instance
name "I1"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 83504,0
)
(Instance
name "I2"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 83697,0
)
(Instance
name "I3"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 83890,0
)
(Instance
name "I4"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 84083,0
)
(Instance
name "I5"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 84276,0
)
(Instance
name "I6"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 84469,0
)
(Instance
name "I7"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 84662,0
)
(Instance
name "I9"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 84855,0
)
(Instance
name "I10"
duLibraryName "readout_card"
duName "wbs_frame_data"
elements [
]
mwi 0
uid 85613,0
)
(Instance
name "I11"
duLibraryName "readout_card"
duName "wbs_fb_data"
elements [
]
mwi 0
uid 86658,0
)
]
libraryRefs [
"ieee"
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop"
)
(vvPair
variable "date"
value "11/22/2004"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "flux_loop"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout_card"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "flux_loop"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd"
)
(vvPair
variable "project_name"
value "mce"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "10:25:50"
)
(vvPair
variable "unit"
value "flux_loop"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
uid 44,0
optionalChildren [
*1 (CommentText
uid 591,0
shape (Rectangle
uid 592,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "230500,8500,255000,16000"
)
oxt "80000,2500,104000,8500"
text (MLText
uid 593,0
va (VaSet
fg "0,0,32768"
)
xt "230700,8700,247400,12700"
st "
Mode
eng_data - 16bit coadded error signal 20KHz
raw_data  - 14bit ADC data NOPs 50Mz
low pass filter - 32 bit filtered data 200Hz
"
tm "CommentText"
wrapOption 3
visibleHeight 7500
visibleWidth 24500
)
)
*2 (CommentText
uid 604,0
shape (Rectangle
uid 605,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "234000,20500,253000,29500"
)
oxt "84000,51500,103000,60500"
text (MLText
uid 606,0
va (VaSet
fg "0,0,32768"
)
xt "234200,20700,247000,25700"
st "
- previous pixel value out
- measure error signal
- calc new pixel value (current)
- return current pixel value either in
eng mode or filtered mode
"
tm "CommentText"
wrapOption 3
visibleHeight 9000
visibleWidth 19000
)
)
*3 (Panel
uid 867,0
shape (RectFrame
uid 868,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-60000,500,269000,308500"
)
title (TextAssociate
uid 869,0
ps "TopLeftStrategy"
text (Text
uid 870,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "-415500,22500,-412100,23700"
st "Panel0"
blo "-415500,23500"
tm "PanelText"
)
)
)
*4 (Blk
uid 23201,0
shape (Rectangle
uid 23202,0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "100500,29000,113500,53000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 23203,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*5 (Text
uid 23204,0
va (VaSet
font "Arial,12,1"
)
xt "103450,36750,112550,38250"
st "readout_card"
blo "103450,37950"
tm "BdLibraryNameMgr"
)
*6 (Text
uid 23205,0
va (VaSet
font "Arial,12,1"
)
xt "103450,38250,112450,39750"
st "frame_timing"
blo "103450,39450"
tm "BlkNameMgr"
)
*7 (Text
uid 23206,0
va (VaSet
font "Arial,12,1"
)
xt "103450,39750,104450,41250"
st "I8"
blo "103450,40950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23207,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23208,0
text (MLText
uid 23209,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "100950,41750,100950,41750"
)
header ""
)
elements [
]
)
gi *8 (BdGenericInterface
uid 23210,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23211,0
text (MLText
uid 23212,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "110500,29000,110500,29000"
)
header "Generic Declarations"
)
elements [
]
)
)
*9 (Net
uid 51925,0
name "dac_dat_en_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51926,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*10 (Net
uid 51929,0
name "adc_coadd_en_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*11 (Net
uid 51937,0
name "row_switch_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51938,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*12 (Net
uid 51972,0
name "rst_i"
type "std_logic"
orderNo 502
declText (MLText
uid 51973,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*13 (Net
uid 51994,0
name "clk_i"
type "std_logic"
orderNo 503
declText (MLText
uid 51995,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*14 (GlobalConnector
uid 52008,0
shape (Circle
uid 52009,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "100500,9000,102500,11000"
radius 1000
)
name (Text
uid 52010,0
va (VaSet
)
xt "101100,9350,101900,10650"
st "G"
blo "101100,10350"
)
)
*15 (GlobalConnector
uid 52011,0
shape (Circle
uid 52012,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "100500,14000,102500,16000"
radius 1000
)
name (Text
uid 52013,0
va (VaSet
)
xt "101100,14350,101900,15650"
st "G"
blo "101100,15350"
)
)
*16 (GlobalConnector
uid 52014,0
shape (Circle
uid 52015,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "101000,19000,103000,21000"
radius 1000
)
name (Text
uid 52016,0
va (VaSet
)
xt "101600,19350,102400,20650"
st "G"
blo "101600,20350"
)
)
*17 (PortIoIn
uid 52023,0
shape (CompositeShape
uid 52024,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52025,0
sl 0
ro 270
xt "91500,9625,93000,10375"
)
(Line
uid 52026,0
sl 0
ro 270
xt "93000,10000,93500,10000"
pts [
"93000,10000"
"93500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52027,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52028,0
va (VaSet
)
xt "89500,9500,91000,10500"
st "rst_i"
ju 2
blo "91000,10300"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 52059,0
shape (CompositeShape
uid 52060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52061,0
sl 0
ro 270
xt "91500,14625,93000,15375"
)
(Line
uid 52062,0
sl 0
ro 270
xt "93000,15000,93500,15000"
pts [
"93000,15000"
"93500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52063,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52064,0
va (VaSet
)
xt "89500,14500,91000,15500"
st "clk_i"
ju 2
blo "91000,15300"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 52071,0
shape (CompositeShape
uid 52072,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52073,0
sl 0
ro 270
xt "91000,19625,92500,20375"
)
(Line
uid 52074,0
sl 0
ro 270
xt "92500,20000,93000,20000"
pts [
"92500,20000"
"93000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52075,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52076,0
va (VaSet
)
xt "87000,19500,90500,20500"
st "mem_clk_i"
ju 2
blo "90500,20300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 52077,0
name "mem_clk_i"
type "std_logic"
orderNo 503
declText (MLText
uid 52078,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*21 (Net
uid 52087,0
name "clk_200_i"
type "std_logic"
orderNo 502
declText (MLText
uid 52088,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*22 (Grouping
uid 53103,0
optionalChildren [
*23 (CommentGraphic
uid 53105,0
shape (ZoomableIcon
uid 53106,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "240480,295400,244000,300500"
iconName "C:\\scuba2_repository\\architecture\\logos\\ubc.jpg"
)
oxt "269480,230900,273000,236000"
)
*24 (CommentGraphic
uid 53107,0
shape (PolyLine2D
pts [
"226000,294500"
"226000,301500"
]
uid 53108,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "226000,294500,226000,301500"
)
oxt "255000,230000,255000,237000"
)
*25 (CommentGraphic
uid 53109,0
shape (PolyLine2D
pts [
"266000,294500"
"266000,301500"
]
uid 53110,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "266000,294500,266000,301500"
)
oxt "295000,230000,295000,237000"
)
*26 (CommentGraphic
uid 53111,0
shape (PolyLine2D
pts [
"226000,294500"
"266000,294500"
]
uid 53112,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "226000,294500,266000,294500"
)
oxt "255000,230000,295000,230000"
)
*27 (CommentText
uid 53113,0
shape (Rectangle
uid 53114,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "246000,294500,266000,296500"
)
oxt "275000,230000,295000,232000"
text (MLText
uid 53115,0
va (VaSet
fg "32768,0,0"
)
xt "246800,295000,265200,296000"
st "
Particle Physics and Astronomy Research Council
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 20000
)
position 4
)
*28 (CommentText
uid 53116,0
shape (Rectangle
uid 53117,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,305500,246000,307500"
)
oxt "260000,241000,275000,243000"
text (MLText
uid 53118,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,306000,241600,307000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*29 (CommentText
uid 53119,0
shape (Rectangle
uid 53120,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "246000,296500,266000,301500"
)
oxt "275000,232000,295000,237000"
text (MLText
uid 53121,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,11,1"
)
xt "246950,296900,265050,301100"
st "
Royal Observatory Edinburgh

University of British Columbia
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 5000
visibleWidth 20000
)
position 1
)
*30 (CommentText
uid 53122,0
shape (Rectangle
uid 53123,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,303500,231000,305500"
)
oxt "255000,239000,260000,241000"
text (MLText
uid 53124,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,304000,227900,305000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*31 (CommentText
uid 53125,0
shape (Rectangle
uid 53126,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "246000,305500,254000,307500"
)
oxt "275000,241000,283000,243000"
text (MLText
uid 53127,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "246200,306000,248300,307000"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*32 (CommentText
uid 53128,0
shape (Rectangle
uid 53129,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "246000,303500,254000,305500"
)
oxt "275000,239000,283000,241000"
text (MLText
uid 53130,0
va (VaSet
fg "0,0,32768"
)
xt "246200,304000,249300,305000"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*33 (CommentText
uid 53131,0
shape (Rectangle
uid 53132,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,301500,231000,303500"
)
oxt "255000,237000,260000,239000"
text (MLText
uid 53133,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,302000,227900,303000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*34 (CommentText
uid 53134,0
shape (Rectangle
uid 53135,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,301500,246000,303500"
)
oxt "260000,237000,275000,239000"
text (MLText
uid 53136,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,302000,233400,303000"
st "
<title>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*35 (CommentText
uid 53137,0
shape (Rectangle
uid 53138,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "246000,301500,254000,303500"
)
oxt "275000,237000,283000,239000"
text (MLText
uid 53139,0
va (VaSet
fg "0,0,32768"
)
xt "246200,302000,251100,303000"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*36 (CommentGraphic
uid 53140,0
shape (ZoomableIcon
uid 53141,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "228000,295612,238000,300500"
iconName "C:\\scuba2_repository\\architecture\\logos\\ATC.jpg"
)
oxt "257000,231112,267000,236000"
)
*37 (CommentText
uid 53142,0
shape (Rectangle
uid 53143,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,305500,231000,307500"
)
oxt "255000,241000,260000,243000"
text (MLText
uid 53144,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,306000,228500,307000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*38 (CommentText
uid 53145,0
shape (Rectangle
uid 53146,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,303500,246000,305500"
)
oxt "260000,239000,275000,241000"
text (MLText
uid 53147,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,304000,242000,305000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*39 (CommentText
uid 53148,0
shape (Rectangle
uid 53149,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,305500,266000,307500"
)
oxt "283000,241000,295000,243000"
text (MLText
uid 53150,0
va (VaSet
fg "0,0,32768"
)
xt "254200,306000,256200,307000"
st "
n of m
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*40 (CommentText
uid 53151,0
shape (Rectangle
uid 53152,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,301500,266000,303500"
)
oxt "283000,237000,295000,239000"
text (MLText
uid 53153,0
va (VaSet
fg "0,0,32768"
)
xt "254200,302000,259700,303000"
st "
<drawing no>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*41 (CommentText
uid 53154,0
shape (Rectangle
uid 53155,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,303500,266000,305500"
)
oxt "283000,239000,295000,241000"
text (MLText
uid 53156,0
va (VaSet
fg "0,0,32768"
)
xt "254200,304000,256200,305000"
st "
<rev>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
]
shape (GroupingShape
uid 53104,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "226000,294500,266000,307500"
)
oxt "255000,230000,295000,243000"
)
*42 (CommentGraphic
uid 53157,0
shape (ZoomableIcon
uid 53158,0
layer 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-49545,8275,6500,48500"
iconName "C:\\scuba2_repository\\architecture\\logos\\scuba2_medium.bmp"
)
)
*43 (PortIoIn
uid 63470,0
shape (CompositeShape
uid 63471,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63472,0
sl 0
ro 270
xt "-33000,72125,-31500,72875"
)
(Line
uid 63473,0
sl 0
ro 270
xt "-31500,72500,-31000,72500"
pts [
"-31500,72500"
"-31000,72500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63474,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63475,0
va (VaSet
)
xt "-37900,72000,-33500,73000"
st "adc_dat_i1"
ju 2
blo "-33500,72800"
tm "WireNameMgr"
)
)
)
*44 (PortIoIn
uid 63476,0
shape (CompositeShape
uid 63477,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63478,0
sl 0
ro 270
xt "-33000,76125,-31500,76875"
)
(Line
uid 63479,0
sl 0
ro 270
xt "-31500,76500,-31000,76500"
pts [
"-31500,76500"
"-31000,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63480,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63481,0
va (VaSet
)
xt "-37900,76000,-33500,77000"
st "adc_rdy_i1"
ju 2
blo "-33500,76800"
tm "WireNameMgr"
)
)
)
*45 (PortIoIn
uid 63482,0
shape (CompositeShape
uid 63483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63484,0
sl 0
ro 270
xt "-33000,74125,-31500,74875"
)
(Line
uid 63485,0
sl 0
ro 270
xt "-31500,74500,-31000,74500"
pts [
"-31500,74500"
"-31000,74500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63486,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63487,0
va (VaSet
)
xt "-37900,74000,-33500,75000"
st "adc_ovr_i1"
ju 2
blo "-33500,74800"
tm "WireNameMgr"
)
)
)
*46 (PortIoOut
uid 63661,0
shape (CompositeShape
uid 63662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63663,0
sl 0
ro 270
xt "21000,70625,22500,71375"
)
(Line
uid 63664,0
sl 0
ro 270
xt "20500,71000,21000,71000"
pts [
"20500,71000"
"21000,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63665,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63666,0
va (VaSet
)
xt "23000,70500,27500,71500"
st "adc_clk_o1"
blo "23000,71300"
tm "WireNameMgr"
)
)
)
*47 (PortIoOut
uid 63667,0
shape (CompositeShape
uid 63668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63669,0
sl 0
ro 270
xt "21000,76625,22500,77375"
)
(Line
uid 63670,0
sl 0
ro 270
xt "20500,77000,21000,77000"
pts [
"20500,77000"
"21000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63672,0
va (VaSet
)
xt "23000,76500,27600,77500"
st "dac_dat_o1"
blo "23000,77300"
tm "WireNameMgr"
)
)
)
*48 (PortIoOut
uid 63673,0
shape (CompositeShape
uid 63674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63675,0
sl 0
ro 270
xt "21000,75125,22500,75875"
)
(Line
uid 63676,0
sl 0
ro 270
xt "20500,75500,21000,75500"
pts [
"20500,75500"
"21000,75500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63678,0
va (VaSet
)
xt "23000,75000,27500,76000"
st "dac_clk_o1"
blo "23000,75800"
tm "WireNameMgr"
)
)
)
*49 (PortIoOut
uid 63679,0
shape (CompositeShape
uid 63680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63681,0
sl 0
ro 270
xt "21000,90125,22500,90875"
)
(Line
uid 63682,0
sl 0
ro 270
xt "20500,90500,21000,90500"
pts [
"20500,90500"
"21000,90500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63684,0
va (VaSet
)
xt "23000,90000,30600,91000"
st "sa_bias_dac_spi_o1"
blo "23000,90800"
tm "WireNameMgr"
)
)
)
*50 (PortIoOut
uid 63685,0
shape (CompositeShape
uid 63686,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63687,0
sl 0
ro 270
xt "21000,84125,22500,84875"
)
(Line
uid 63688,0
sl 0
ro 270
xt "20500,84500,21000,84500"
pts [
"20500,84500"
"21000,84500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63689,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63690,0
va (VaSet
)
xt "23000,84000,29800,85000"
st "offset_dac_spi_o1"
blo "23000,84800"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 63921,0
name "dac_clk_o1"
type "std_logic"
orderNo 214
declText (MLText
uid 63922,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*52 (Net
uid 63923,0
name "adc_clk_o1"
type "std_logic"
orderNo 215
declText (MLText
uid 63924,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*53 (Net
uid 63929,0
name "sa_bias_dac_spi_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 218
declText (MLText
uid 63930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*54 (Net
uid 63931,0
name "offset_dac_spi_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 219
declText (MLText
uid 63932,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*55 (Net
uid 63941,0
name "dac_dat_o1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 224
declText (MLText
uid 63942,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*56 (Net
uid 63957,0
name "adc_rdy_i1"
type "std_logic"
orderNo 232
declText (MLText
uid 63958,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*57 (Net
uid 63959,0
name "adc_ovr_i1"
type "std_logic"
orderNo 233
declText (MLText
uid 63960,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*58 (Net
uid 63961,0
name "adc_dat_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 234
declText (MLText
uid 63962,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*59 (PortIoIn
uid 64003,0
shape (CompositeShape
uid 64004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64005,0
sl 0
ro 270
xt "-35000,132625,-33500,133375"
)
(Line
uid 64006,0
sl 0
ro 270
xt "-33500,133000,-33000,133000"
pts [
"-33500,133000"
"-33000,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64007,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64008,0
va (VaSet
)
xt "-39900,132500,-35500,133500"
st "adc_dat_i2"
ju 2
blo "-35500,133300"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 64009,0
shape (CompositeShape
uid 64010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64011,0
sl 0
ro 270
xt "-35000,136625,-33500,137375"
)
(Line
uid 64012,0
sl 0
ro 270
xt "-33500,137000,-33000,137000"
pts [
"-33500,137000"
"-33000,137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64013,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64014,0
va (VaSet
)
xt "-39900,136500,-35500,137500"
st "adc_rdy_i2"
ju 2
blo "-35500,137300"
tm "WireNameMgr"
)
)
)
*61 (PortIoIn
uid 64015,0
shape (CompositeShape
uid 64016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64017,0
sl 0
ro 270
xt "-35000,134625,-33500,135375"
)
(Line
uid 64018,0
sl 0
ro 270
xt "-33500,135000,-33000,135000"
pts [
"-33500,135000"
"-33000,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64020,0
va (VaSet
)
xt "-39900,134500,-35500,135500"
st "adc_ovr_i2"
ju 2
blo "-35500,135300"
tm "WireNameMgr"
)
)
)
*62 (PortIoOut
uid 64194,0
shape (CompositeShape
uid 64195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64196,0
sl 0
ro 270
xt "19000,131125,20500,131875"
)
(Line
uid 64197,0
sl 0
ro 270
xt "18500,131500,19000,131500"
pts [
"18500,131500"
"19000,131500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64199,0
va (VaSet
)
xt "21000,131000,25500,132000"
st "adc_clk_o2"
blo "21000,131800"
tm "WireNameMgr"
)
)
)
*63 (PortIoOut
uid 64200,0
shape (CompositeShape
uid 64201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64202,0
sl 0
ro 270
xt "19000,137125,20500,137875"
)
(Line
uid 64203,0
sl 0
ro 270
xt "18500,137500,19000,137500"
pts [
"18500,137500"
"19000,137500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64204,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64205,0
va (VaSet
)
xt "21000,137000,25600,138000"
st "dac_dat_o2"
blo "21000,137800"
tm "WireNameMgr"
)
)
)
*64 (PortIoOut
uid 64206,0
shape (CompositeShape
uid 64207,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64208,0
sl 0
ro 270
xt "19000,135625,20500,136375"
)
(Line
uid 64209,0
sl 0
ro 270
xt "18500,136000,19000,136000"
pts [
"18500,136000"
"19000,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64210,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64211,0
va (VaSet
)
xt "21000,135500,25500,136500"
st "dac_clk_o2"
blo "21000,136300"
tm "WireNameMgr"
)
)
)
*65 (PortIoOut
uid 64212,0
shape (CompositeShape
uid 64213,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64214,0
sl 0
ro 270
xt "19000,150625,20500,151375"
)
(Line
uid 64215,0
sl 0
ro 270
xt "18500,151000,19000,151000"
pts [
"18500,151000"
"19000,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64216,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64217,0
va (VaSet
)
xt "21000,150500,28600,151500"
st "sa_bias_dac_spi_o2"
blo "21000,151300"
tm "WireNameMgr"
)
)
)
*66 (PortIoOut
uid 64218,0
shape (CompositeShape
uid 64219,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64220,0
sl 0
ro 270
xt "19000,144625,20500,145375"
)
(Line
uid 64221,0
sl 0
ro 270
xt "18500,145000,19000,145000"
pts [
"18500,145000"
"19000,145000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64222,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64223,0
va (VaSet
)
xt "21000,144500,27800,145500"
st "offset_dac_spi_o2"
blo "21000,145300"
tm "WireNameMgr"
)
)
)
*67 (Net
uid 64454,0
name "dac_clk_o2"
type "std_logic"
orderNo 255
declText (MLText
uid 64455,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*68 (Net
uid 64456,0
name "adc_clk_o2"
type "std_logic"
orderNo 256
declText (MLText
uid 64457,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*69 (Net
uid 64462,0
name "sa_bias_dac_spi_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 259
declText (MLText
uid 64463,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*70 (Net
uid 64464,0
name "offset_dac_spi_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 260
declText (MLText
uid 64465,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*71 (Net
uid 64474,0
name "dac_dat_o2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 265
declText (MLText
uid 64475,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*72 (Net
uid 64490,0
name "adc_rdy_i2"
type "std_logic"
orderNo 273
declText (MLText
uid 64491,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*73 (Net
uid 64492,0
name "adc_ovr_i2"
type "std_logic"
orderNo 274
declText (MLText
uid 64493,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*74 (Net
uid 64494,0
name "adc_dat_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 275
declText (MLText
uid 64495,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*75 (PortIoIn
uid 64536,0
shape (CompositeShape
uid 64537,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64538,0
sl 0
ro 270
xt "-36000,193625,-34500,194375"
)
(Line
uid 64539,0
sl 0
ro 270
xt "-34500,194000,-34000,194000"
pts [
"-34500,194000"
"-34000,194000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64540,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64541,0
va (VaSet
)
xt "-40900,193500,-36500,194500"
st "adc_dat_i3"
ju 2
blo "-36500,194300"
tm "WireNameMgr"
)
)
)
*76 (PortIoIn
uid 64542,0
shape (CompositeShape
uid 64543,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64544,0
sl 0
ro 270
xt "-36000,197625,-34500,198375"
)
(Line
uid 64545,0
sl 0
ro 270
xt "-34500,198000,-34000,198000"
pts [
"-34500,198000"
"-34000,198000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64546,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64547,0
va (VaSet
)
xt "-40900,197500,-36500,198500"
st "adc_rdy_i3"
ju 2
blo "-36500,198300"
tm "WireNameMgr"
)
)
)
*77 (PortIoIn
uid 64548,0
shape (CompositeShape
uid 64549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64550,0
sl 0
ro 270
xt "-36000,195625,-34500,196375"
)
(Line
uid 64551,0
sl 0
ro 270
xt "-34500,196000,-34000,196000"
pts [
"-34500,196000"
"-34000,196000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64552,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64553,0
va (VaSet
)
xt "-40900,195500,-36500,196500"
st "adc_ovr_i3"
ju 2
blo "-36500,196300"
tm "WireNameMgr"
)
)
)
*78 (PortIoOut
uid 64727,0
shape (CompositeShape
uid 64728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64729,0
sl 0
ro 270
xt "18000,192125,19500,192875"
)
(Line
uid 64730,0
sl 0
ro 270
xt "17500,192500,18000,192500"
pts [
"17500,192500"
"18000,192500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64731,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64732,0
va (VaSet
)
xt "20000,192000,24500,193000"
st "adc_clk_o3"
blo "20000,192800"
tm "WireNameMgr"
)
)
)
*79 (PortIoOut
uid 64733,0
shape (CompositeShape
uid 64734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64735,0
sl 0
ro 270
xt "17500,198125,19000,198875"
)
(Line
uid 64736,0
sl 0
ro 270
xt "17000,198500,17500,198500"
pts [
"17000,198500"
"17500,198500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64737,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64738,0
va (VaSet
)
xt "19500,198000,24100,199000"
st "dac_dat_o3"
blo "19500,198800"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 64739,0
shape (CompositeShape
uid 64740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64741,0
sl 0
ro 270
xt "17500,196625,19000,197375"
)
(Line
uid 64742,0
sl 0
ro 270
xt "17000,197000,17500,197000"
pts [
"17000,197000"
"17500,197000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64744,0
va (VaSet
)
xt "19500,196500,24000,197500"
st "dac_clk_o3"
blo "19500,197300"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 64745,0
shape (CompositeShape
uid 64746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64747,0
sl 0
ro 270
xt "18000,211625,19500,212375"
)
(Line
uid 64748,0
sl 0
ro 270
xt "17500,212000,18000,212000"
pts [
"17500,212000"
"18000,212000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64750,0
va (VaSet
)
xt "20000,211500,27600,212500"
st "sa_bias_dac_spi_o3"
blo "20000,212300"
tm "WireNameMgr"
)
)
)
*82 (PortIoOut
uid 64751,0
shape (CompositeShape
uid 64752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64753,0
sl 0
ro 270
xt "17500,205625,19000,206375"
)
(Line
uid 64754,0
sl 0
ro 270
xt "17000,206000,17500,206000"
pts [
"17000,206000"
"17500,206000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64755,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64756,0
va (VaSet
)
xt "19500,205500,26300,206500"
st "offset_dac_spi_o3"
blo "19500,206300"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 64987,0
name "dac_clk_o3"
type "std_logic"
orderNo 296
declText (MLText
uid 64988,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*84 (Net
uid 64989,0
name "adc_clk_o3"
type "std_logic"
orderNo 297
declText (MLText
uid 64990,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*85 (Net
uid 64995,0
name "sa_bias_dac_spi_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 300
declText (MLText
uid 64996,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*86 (Net
uid 64997,0
name "offset_dac_spi_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 301
declText (MLText
uid 64998,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*87 (Net
uid 65007,0
name "dac_dat_o3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 306
declText (MLText
uid 65008,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*88 (Net
uid 65023,0
name "adc_rdy_i3"
type "std_logic"
orderNo 314
declText (MLText
uid 65024,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*89 (Net
uid 65025,0
name "adc_ovr_i3"
type "std_logic"
orderNo 315
declText (MLText
uid 65026,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*90 (Net
uid 65027,0
name "adc_dat_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 316
declText (MLText
uid 65028,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*91 (PortIoIn
uid 65069,0
shape (CompositeShape
uid 65070,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65071,0
sl 0
ro 270
xt "-35000,252125,-33500,252875"
)
(Line
uid 65072,0
sl 0
ro 270
xt "-33500,252500,-33000,252500"
pts [
"-33500,252500"
"-33000,252500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65073,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65074,0
va (VaSet
)
xt "-39900,252000,-35500,253000"
st "adc_dat_i4"
ju 2
blo "-35500,252800"
tm "WireNameMgr"
)
)
)
*92 (PortIoIn
uid 65075,0
shape (CompositeShape
uid 65076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65077,0
sl 0
ro 270
xt "-34500,256125,-33000,256875"
)
(Line
uid 65078,0
sl 0
ro 270
xt "-33000,256500,-32500,256500"
pts [
"-33000,256500"
"-32500,256500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65079,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65080,0
va (VaSet
)
xt "-39400,256000,-35000,257000"
st "adc_rdy_i4"
ju 2
blo "-35000,256800"
tm "WireNameMgr"
)
)
)
*93 (PortIoIn
uid 65081,0
shape (CompositeShape
uid 65082,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65083,0
sl 0
ro 270
xt "-35000,254125,-33500,254875"
)
(Line
uid 65084,0
sl 0
ro 270
xt "-33500,254500,-33000,254500"
pts [
"-33500,254500"
"-33000,254500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65085,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65086,0
va (VaSet
)
xt "-39900,254000,-35500,255000"
st "adc_ovr_i4"
ju 2
blo "-35500,254800"
tm "WireNameMgr"
)
)
)
*94 (PortIoOut
uid 65260,0
shape (CompositeShape
uid 65261,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65262,0
sl 0
ro 270
xt "18500,250625,20000,251375"
)
(Line
uid 65263,0
sl 0
ro 270
xt "18000,251000,18500,251000"
pts [
"18000,251000"
"18500,251000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65264,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65265,0
va (VaSet
)
xt "20500,250500,25000,251500"
st "adc_clk_o4"
blo "20500,251300"
tm "WireNameMgr"
)
)
)
*95 (PortIoOut
uid 65266,0
shape (CompositeShape
uid 65267,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65268,0
sl 0
ro 270
xt "18500,256625,20000,257375"
)
(Line
uid 65269,0
sl 0
ro 270
xt "18000,257000,18500,257000"
pts [
"18000,257000"
"18500,257000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65270,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65271,0
va (VaSet
)
xt "20500,256500,25100,257500"
st "dac_dat_o4"
blo "20500,257300"
tm "WireNameMgr"
)
)
)
*96 (PortIoOut
uid 65272,0
shape (CompositeShape
uid 65273,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65274,0
sl 0
ro 270
xt "18500,255125,20000,255875"
)
(Line
uid 65275,0
sl 0
ro 270
xt "18000,255500,18500,255500"
pts [
"18000,255500"
"18500,255500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65276,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65277,0
va (VaSet
)
xt "20500,255000,25000,256000"
st "dac_clk_o4"
blo "20500,255800"
tm "WireNameMgr"
)
)
)
*97 (PortIoOut
uid 65278,0
shape (CompositeShape
uid 65279,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65280,0
sl 0
ro 270
xt "18500,270125,20000,270875"
)
(Line
uid 65281,0
sl 0
ro 270
xt "18000,270500,18500,270500"
pts [
"18000,270500"
"18500,270500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65282,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65283,0
va (VaSet
)
xt "20500,270000,28100,271000"
st "sa_bias_dac_spi_o4"
blo "20500,270800"
tm "WireNameMgr"
)
)
)
*98 (PortIoOut
uid 65284,0
shape (CompositeShape
uid 65285,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65286,0
sl 0
ro 270
xt "18500,264125,20000,264875"
)
(Line
uid 65287,0
sl 0
ro 270
xt "18000,264500,18500,264500"
pts [
"18000,264500"
"18500,264500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65288,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65289,0
va (VaSet
)
xt "20500,264000,27300,265000"
st "offset_dac_spi_o4"
blo "20500,264800"
tm "WireNameMgr"
)
)
)
*99 (Net
uid 65520,0
name "dac_clk_o4"
type "std_logic"
orderNo 337
declText (MLText
uid 65521,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*100 (Net
uid 65522,0
name "adc_clk_o4"
type "std_logic"
orderNo 338
declText (MLText
uid 65523,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*101 (Net
uid 65528,0
name "sa_bias_dac_spi_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 341
declText (MLText
uid 65529,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*102 (Net
uid 65530,0
name "offset_dac_spi_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 342
declText (MLText
uid 65531,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*103 (Net
uid 65540,0
name "dac_dat_o4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 347
declText (MLText
uid 65541,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*104 (Net
uid 65556,0
name "adc_rdy_i4"
type "std_logic"
orderNo 355
declText (MLText
uid 65557,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*105 (Net
uid 65558,0
name "adc_ovr_i4"
type "std_logic"
orderNo 356
declText (MLText
uid 65559,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*106 (Net
uid 65560,0
name "adc_dat_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 357
declText (MLText
uid 65561,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*107 (PortIoIn
uid 65602,0
shape (CompositeShape
uid 65603,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65604,0
sl 0
ro 270
xt "180500,71625,182000,72375"
)
(Line
uid 65605,0
sl 0
ro 270
xt "182000,72000,182500,72000"
pts [
"182000,72000"
"182500,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65606,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65607,0
va (VaSet
)
xt "175600,71500,180000,72500"
st "adc_dat_i5"
ju 2
blo "180000,72300"
tm "WireNameMgr"
)
)
)
*108 (PortIoIn
uid 65608,0
shape (CompositeShape
uid 65609,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65610,0
sl 0
ro 270
xt "180500,75625,182000,76375"
)
(Line
uid 65611,0
sl 0
ro 270
xt "182000,76000,182500,76000"
pts [
"182000,76000"
"182500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65612,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65613,0
va (VaSet
)
xt "175600,75500,180000,76500"
st "adc_rdy_i5"
ju 2
blo "180000,76300"
tm "WireNameMgr"
)
)
)
*109 (PortIoIn
uid 65614,0
shape (CompositeShape
uid 65615,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65616,0
sl 0
ro 270
xt "180500,73625,182000,74375"
)
(Line
uid 65617,0
sl 0
ro 270
xt "182000,74000,182500,74000"
pts [
"182000,74000"
"182500,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65618,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65619,0
va (VaSet
)
xt "175600,73500,180000,74500"
st "adc_ovr_i5"
ju 2
blo "180000,74300"
tm "WireNameMgr"
)
)
)
*110 (PortIoOut
uid 65793,0
shape (CompositeShape
uid 65794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65795,0
sl 0
ro 270
xt "234500,70125,236000,70875"
)
(Line
uid 65796,0
sl 0
ro 270
xt "234000,70500,234500,70500"
pts [
"234000,70500"
"234500,70500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65797,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65798,0
va (VaSet
)
xt "236500,70000,241000,71000"
st "adc_clk_o5"
blo "236500,70800"
tm "WireNameMgr"
)
)
)
*111 (PortIoOut
uid 65799,0
shape (CompositeShape
uid 65800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65801,0
sl 0
ro 270
xt "234500,76125,236000,76875"
)
(Line
uid 65802,0
sl 0
ro 270
xt "234000,76500,234500,76500"
pts [
"234000,76500"
"234500,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65804,0
va (VaSet
)
xt "236500,76000,241100,77000"
st "dac_dat_o5"
blo "236500,76800"
tm "WireNameMgr"
)
)
)
*112 (PortIoOut
uid 65805,0
shape (CompositeShape
uid 65806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65807,0
sl 0
ro 270
xt "234500,74625,236000,75375"
)
(Line
uid 65808,0
sl 0
ro 270
xt "234000,75000,234500,75000"
pts [
"234000,75000"
"234500,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65810,0
va (VaSet
)
xt "236500,74500,241000,75500"
st "dac_clk_o5"
blo "236500,75300"
tm "WireNameMgr"
)
)
)
*113 (PortIoOut
uid 65811,0
shape (CompositeShape
uid 65812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65813,0
sl 0
ro 270
xt "234500,89625,236000,90375"
)
(Line
uid 65814,0
sl 0
ro 270
xt "234000,90000,234500,90000"
pts [
"234000,90000"
"234500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65816,0
va (VaSet
)
xt "236500,89500,244100,90500"
st "sa_bias_dac_spi_o5"
blo "236500,90300"
tm "WireNameMgr"
)
)
)
*114 (PortIoOut
uid 65817,0
shape (CompositeShape
uid 65818,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65819,0
sl 0
ro 270
xt "234500,83625,236000,84375"
)
(Line
uid 65820,0
sl 0
ro 270
xt "234000,84000,234500,84000"
pts [
"234000,84000"
"234500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65821,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65822,0
va (VaSet
)
xt "236500,83500,243300,84500"
st "offset_dac_spi_o5"
blo "236500,84300"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 66053,0
name "dac_clk_o5"
type "std_logic"
orderNo 378
declText (MLText
uid 66054,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*116 (Net
uid 66055,0
name "adc_clk_o5"
type "std_logic"
orderNo 379
declText (MLText
uid 66056,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*117 (Net
uid 66061,0
name "sa_bias_dac_spi_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 382
declText (MLText
uid 66062,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*118 (Net
uid 66063,0
name "offset_dac_spi_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 383
declText (MLText
uid 66064,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*119 (Net
uid 66073,0
name "dac_dat_o5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 388
declText (MLText
uid 66074,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*120 (Net
uid 66089,0
name "adc_rdy_i5"
type "std_logic"
orderNo 396
declText (MLText
uid 66090,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*121 (Net
uid 66091,0
name "adc_ovr_i5"
type "std_logic"
orderNo 397
declText (MLText
uid 66092,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*122 (Net
uid 66093,0
name "adc_dat_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 398
declText (MLText
uid 66094,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*123 (PortIoIn
uid 66135,0
shape (CompositeShape
uid 66136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66137,0
sl 0
ro 270
xt "178500,128625,180000,129375"
)
(Line
uid 66138,0
sl 0
ro 270
xt "180000,129000,180500,129000"
pts [
"180000,129000"
"180500,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66140,0
va (VaSet
)
xt "173600,128500,178000,129500"
st "adc_dat_i6"
ju 2
blo "178000,129300"
tm "WireNameMgr"
)
)
)
*124 (PortIoIn
uid 66141,0
shape (CompositeShape
uid 66142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66143,0
sl 0
ro 270
xt "178500,132625,180000,133375"
)
(Line
uid 66144,0
sl 0
ro 270
xt "180000,133000,180500,133000"
pts [
"180000,133000"
"180500,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66145,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66146,0
va (VaSet
)
xt "173600,132500,178000,133500"
st "adc_rdy_i6"
ju 2
blo "178000,133300"
tm "WireNameMgr"
)
)
)
*125 (PortIoIn
uid 66147,0
shape (CompositeShape
uid 66148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66149,0
sl 0
ro 270
xt "178500,130625,180000,131375"
)
(Line
uid 66150,0
sl 0
ro 270
xt "180000,131000,180500,131000"
pts [
"180000,131000"
"180500,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66152,0
va (VaSet
)
xt "173600,130500,178000,131500"
st "adc_ovr_i6"
ju 2
blo "178000,131300"
tm "WireNameMgr"
)
)
)
*126 (PortIoOut
uid 66326,0
shape (CompositeShape
uid 66327,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66328,0
sl 0
ro 270
xt "232500,127125,234000,127875"
)
(Line
uid 66329,0
sl 0
ro 270
xt "232000,127500,232500,127500"
pts [
"232000,127500"
"232500,127500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66330,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66331,0
va (VaSet
)
xt "234500,127000,239000,128000"
st "adc_clk_o6"
blo "234500,127800"
tm "WireNameMgr"
)
)
)
*127 (PortIoOut
uid 66332,0
shape (CompositeShape
uid 66333,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66334,0
sl 0
ro 270
xt "232500,133125,234000,133875"
)
(Line
uid 66335,0
sl 0
ro 270
xt "232000,133500,232500,133500"
pts [
"232000,133500"
"232500,133500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66336,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66337,0
va (VaSet
)
xt "234500,133000,239100,134000"
st "dac_dat_o6"
blo "234500,133800"
tm "WireNameMgr"
)
)
)
*128 (PortIoOut
uid 66338,0
shape (CompositeShape
uid 66339,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66340,0
sl 0
ro 270
xt "232500,131625,234000,132375"
)
(Line
uid 66341,0
sl 0
ro 270
xt "232000,132000,232500,132000"
pts [
"232000,132000"
"232500,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66342,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66343,0
va (VaSet
)
xt "234500,131500,239000,132500"
st "dac_clk_o6"
blo "234500,132300"
tm "WireNameMgr"
)
)
)
*129 (PortIoOut
uid 66344,0
shape (CompositeShape
uid 66345,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66346,0
sl 0
ro 270
xt "232500,146625,234000,147375"
)
(Line
uid 66347,0
sl 0
ro 270
xt "232000,147000,232500,147000"
pts [
"232000,147000"
"232500,147000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66348,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66349,0
va (VaSet
)
xt "234500,146500,242100,147500"
st "sa_bias_dac_spi_o6"
blo "234500,147300"
tm "WireNameMgr"
)
)
)
*130 (PortIoOut
uid 66350,0
shape (CompositeShape
uid 66351,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66352,0
sl 0
ro 270
xt "232500,140625,234000,141375"
)
(Line
uid 66353,0
sl 0
ro 270
xt "232000,141000,232500,141000"
pts [
"232000,141000"
"232500,141000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66354,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66355,0
va (VaSet
)
xt "234500,140500,241300,141500"
st "offset_dac_spi_o6"
blo "234500,141300"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 66586,0
name "dac_clk_o6"
type "std_logic"
orderNo 419
declText (MLText
uid 66587,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*132 (Net
uid 66588,0
name "adc_clk_o6"
type "std_logic"
orderNo 420
declText (MLText
uid 66589,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*133 (Net
uid 66594,0
name "sa_bias_dac_spi_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 423
declText (MLText
uid 66595,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*134 (Net
uid 66596,0
name "offset_dac_spi_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 424
declText (MLText
uid 66597,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*135 (Net
uid 66606,0
name "dac_dat_o6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 429
declText (MLText
uid 66607,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*136 (Net
uid 66622,0
name "adc_rdy_i6"
type "std_logic"
orderNo 437
declText (MLText
uid 66623,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*137 (Net
uid 66624,0
name "adc_ovr_i6"
type "std_logic"
orderNo 438
declText (MLText
uid 66625,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*138 (Net
uid 66626,0
name "adc_dat_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 439
declText (MLText
uid 66627,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*139 (PortIoIn
uid 66668,0
shape (CompositeShape
uid 66669,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66670,0
sl 0
ro 270
xt "183000,188625,184500,189375"
)
(Line
uid 66671,0
sl 0
ro 270
xt "184500,189000,185000,189000"
pts [
"184500,189000"
"185000,189000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66672,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66673,0
va (VaSet
)
xt "178100,188500,182500,189500"
st "adc_dat_i7"
ju 2
blo "182500,189300"
tm "WireNameMgr"
)
)
)
*140 (PortIoIn
uid 66674,0
shape (CompositeShape
uid 66675,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66676,0
sl 0
ro 270
xt "183000,192625,184500,193375"
)
(Line
uid 66677,0
sl 0
ro 270
xt "184500,193000,185000,193000"
pts [
"184500,193000"
"185000,193000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66678,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66679,0
va (VaSet
)
xt "178100,192500,182500,193500"
st "adc_rdy_i7"
ju 2
blo "182500,193300"
tm "WireNameMgr"
)
)
)
*141 (PortIoIn
uid 66680,0
shape (CompositeShape
uid 66681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66682,0
sl 0
ro 270
xt "183000,190625,184500,191375"
)
(Line
uid 66683,0
sl 0
ro 270
xt "184500,191000,185000,191000"
pts [
"184500,191000"
"185000,191000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66684,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66685,0
va (VaSet
)
xt "178100,190500,182500,191500"
st "adc_ovr_i7"
ju 2
blo "182500,191300"
tm "WireNameMgr"
)
)
)
*142 (PortIoOut
uid 66859,0
shape (CompositeShape
uid 66860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66861,0
sl 0
ro 270
xt "237000,187125,238500,187875"
)
(Line
uid 66862,0
sl 0
ro 270
xt "236500,187500,237000,187500"
pts [
"236500,187500"
"237000,187500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66864,0
va (VaSet
)
xt "239000,187000,243500,188000"
st "adc_clk_o7"
blo "239000,187800"
tm "WireNameMgr"
)
)
)
*143 (PortIoOut
uid 66865,0
shape (CompositeShape
uid 66866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66867,0
sl 0
ro 270
xt "237000,193125,238500,193875"
)
(Line
uid 66868,0
sl 0
ro 270
xt "236500,193500,237000,193500"
pts [
"236500,193500"
"237000,193500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66870,0
va (VaSet
)
xt "239000,193000,243600,194000"
st "dac_dat_o7"
blo "239000,193800"
tm "WireNameMgr"
)
)
)
*144 (PortIoOut
uid 66871,0
shape (CompositeShape
uid 66872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66873,0
sl 0
ro 270
xt "237000,191625,238500,192375"
)
(Line
uid 66874,0
sl 0
ro 270
xt "236500,192000,237000,192000"
pts [
"236500,192000"
"237000,192000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66875,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66876,0
va (VaSet
)
xt "239000,191500,243500,192500"
st "dac_clk_o7"
blo "239000,192300"
tm "WireNameMgr"
)
)
)
*145 (PortIoOut
uid 66877,0
shape (CompositeShape
uid 66878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66879,0
sl 0
ro 270
xt "237000,206625,238500,207375"
)
(Line
uid 66880,0
sl 0
ro 270
xt "236500,207000,237000,207000"
pts [
"236500,207000"
"237000,207000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66882,0
va (VaSet
)
xt "239000,206500,246600,207500"
st "sa_bias_dac_spi_o7"
blo "239000,207300"
tm "WireNameMgr"
)
)
)
*146 (PortIoOut
uid 66883,0
shape (CompositeShape
uid 66884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66885,0
sl 0
ro 270
xt "237000,200625,238500,201375"
)
(Line
uid 66886,0
sl 0
ro 270
xt "236500,201000,237000,201000"
pts [
"236500,201000"
"237000,201000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66888,0
va (VaSet
)
xt "239000,200500,245800,201500"
st "offset_dac_spi_o7"
blo "239000,201300"
tm "WireNameMgr"
)
)
)
*147 (Net
uid 67119,0
name "dac_clk_o7"
type "std_logic"
orderNo 460
declText (MLText
uid 67120,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*148 (Net
uid 67121,0
name "adc_clk_o7"
type "std_logic"
orderNo 461
declText (MLText
uid 67122,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*149 (Net
uid 67127,0
name "sa_bias_dac_spi_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 464
declText (MLText
uid 67128,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*150 (Net
uid 67129,0
name "offset_dac_spi_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 465
declText (MLText
uid 67130,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*151 (Net
uid 67139,0
name "dac_dat_o7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 470
declText (MLText
uid 67140,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*152 (Net
uid 67155,0
name "adc_rdy_i7"
type "std_logic"
orderNo 478
declText (MLText
uid 67156,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*153 (Net
uid 67157,0
name "adc_ovr_i7"
type "std_logic"
orderNo 479
declText (MLText
uid 67158,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*154 (Net
uid 67159,0
name "adc_dat_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 480
declText (MLText
uid 67160,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*155 (PortIoIn
uid 67201,0
shape (CompositeShape
uid 67202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67203,0
sl 0
ro 270
xt "180000,247125,181500,247875"
)
(Line
uid 67204,0
sl 0
ro 270
xt "181500,247500,182000,247500"
pts [
"181500,247500"
"182000,247500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67206,0
va (VaSet
)
xt "175100,247000,179500,248000"
st "adc_dat_i8"
ju 2
blo "179500,247800"
tm "WireNameMgr"
)
)
)
*156 (PortIoIn
uid 67207,0
shape (CompositeShape
uid 67208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67209,0
sl 0
ro 270
xt "180000,251125,181500,251875"
)
(Line
uid 67210,0
sl 0
ro 270
xt "181500,251500,182000,251500"
pts [
"181500,251500"
"182000,251500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67212,0
va (VaSet
)
xt "175100,251000,179500,252000"
st "adc_rdy_i8"
ju 2
blo "179500,251800"
tm "WireNameMgr"
)
)
)
*157 (PortIoIn
uid 67213,0
shape (CompositeShape
uid 67214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67215,0
sl 0
ro 270
xt "180000,249125,181500,249875"
)
(Line
uid 67216,0
sl 0
ro 270
xt "181500,249500,182000,249500"
pts [
"181500,249500"
"182000,249500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67218,0
va (VaSet
)
xt "175100,249000,179500,250000"
st "adc_ovr_i8"
ju 2
blo "179500,249800"
tm "WireNameMgr"
)
)
)
*158 (PortIoOut
uid 67392,0
shape (CompositeShape
uid 67393,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67394,0
sl 0
ro 270
xt "234000,245625,235500,246375"
)
(Line
uid 67395,0
sl 0
ro 270
xt "233500,246000,234000,246000"
pts [
"233500,246000"
"234000,246000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67396,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67397,0
va (VaSet
)
xt "236000,245500,240500,246500"
st "adc_clk_o8"
blo "236000,246300"
tm "WireNameMgr"
)
)
)
*159 (PortIoOut
uid 67398,0
shape (CompositeShape
uid 67399,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67400,0
sl 0
ro 270
xt "234000,251625,235500,252375"
)
(Line
uid 67401,0
sl 0
ro 270
xt "233500,252000,234000,252000"
pts [
"233500,252000"
"234000,252000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67402,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67403,0
va (VaSet
)
xt "236000,251500,240600,252500"
st "dac_dat_o8"
blo "236000,252300"
tm "WireNameMgr"
)
)
)
*160 (PortIoOut
uid 67404,0
shape (CompositeShape
uid 67405,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67406,0
sl 0
ro 270
xt "234000,250125,235500,250875"
)
(Line
uid 67407,0
sl 0
ro 270
xt "233500,250500,234000,250500"
pts [
"233500,250500"
"234000,250500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67408,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67409,0
va (VaSet
)
xt "236000,250000,240500,251000"
st "dac_clk_o8"
blo "236000,250800"
tm "WireNameMgr"
)
)
)
*161 (PortIoOut
uid 67410,0
shape (CompositeShape
uid 67411,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67412,0
sl 0
ro 270
xt "234000,265125,235500,265875"
)
(Line
uid 67413,0
sl 0
ro 270
xt "233500,265500,234000,265500"
pts [
"233500,265500"
"234000,265500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67414,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67415,0
va (VaSet
)
xt "236000,265000,243600,266000"
st "sa_bias_dac_spi_o8"
blo "236000,265800"
tm "WireNameMgr"
)
)
)
*162 (PortIoOut
uid 67416,0
shape (CompositeShape
uid 67417,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67418,0
sl 0
ro 270
xt "234000,259125,235500,259875"
)
(Line
uid 67419,0
sl 0
ro 270
xt "233500,259500,234000,259500"
pts [
"233500,259500"
"234000,259500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67420,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67421,0
va (VaSet
)
xt "236000,259000,242800,260000"
st "offset_dac_spi_o8"
blo "236000,259800"
tm "WireNameMgr"
)
)
)
*163 (Net
uid 67652,0
name "dac_clk_o8"
type "std_logic"
orderNo 501
declText (MLText
uid 67653,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*164 (Net
uid 67654,0
name "adc_clk_o8"
type "std_logic"
orderNo 502
declText (MLText
uid 67655,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*165 (Net
uid 67660,0
name "sa_bias_dac_spi_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 505
declText (MLText
uid 67661,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*166 (Net
uid 67662,0
name "offset_dac_spi_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 506
declText (MLText
uid 67663,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*167 (Net
uid 67672,0
name "dac_dat_o8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 511
declText (MLText
uid 67673,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*168 (Net
uid 67688,0
name "adc_rdy_i8"
type "std_logic"
orderNo 519
declText (MLText
uid 67689,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*169 (Net
uid 67690,0
name "adc_ovr_i8"
type "std_logic"
orderNo 520
declText (MLText
uid 67691,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*170 (Net
uid 67692,0
name "adc_dat_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 521
declText (MLText
uid 67693,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*171 (Net
uid 68628,0
name "clk_50_i"
type "std_logic"
orderNo 503
declText (MLText
uid 68629,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*172 (CommentText
uid 69518,0
shape (Rectangle
uid 69519,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "115000,31500,125000,33500"
)
oxt "0,0,15000,5000"
text (MLText
uid 69520,0
va (VaSet
fg "0,0,32768"
)
xt "115200,31700,124300,32700"
st "
Bryce is working on this
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 10000
)
)
*173 (Net
uid 77821,0
name "mode_flag_clr_i"
type "std_logic"
orderNo 561
declText (MLText
uid 77822,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*174 (Net
uid 77863,0
name "restart_frame_aligned_o"
type "std_logic"
orderNo 502
declText (MLText
uid 77864,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*175 (Net
uid 77875,0
name "initialize_window_o"
type "std_logic"
orderNo 563
declText (MLText
uid 77876,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*176 (Net
uid 78811,0
name "restart_frame_1row_prev_o"
type "std_logic"
orderNo 502
declText (MLText
uid 78812,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*177 (Net
uid 78829,0
name "restart_frame_1row_post_o"
type "std_logic"
orderNo 502
declText (MLText
uid 78830,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*178 (CommentText
uid 81938,0
shape (Rectangle
uid 81939,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "80500,73500,90500,75500"
)
oxt "0,0,15000,5000"
text (MLText
uid 81940,0
va (VaSet
fg "0,0,32768"
)
xt "80700,73700,89800,74700"
st "
David is working on this
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 10000
)
)
*179 (SaComponent
uid 83504,0
optionalChildren [
*180 (CptPort
uid 83320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,70625,9750,71375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 28
r 1
tg (CPTG
uid 83322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83323,0
va (VaSet
)
xt "5200,70500,8500,71500"
st "adc_clk_o"
ju 2
blo "8500,71300"
)
)
)
*181 (CptPort
uid 83324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,70125,-20000,70875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 83326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83327,0
va (VaSet
)
xt "-19000,70000,-12800,71000"
st "adc_coadd_en_i"
blo "-19000,70800"
)
)
)
*182 (CptPort
uid 83328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,72125,-20000,72875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 83330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83331,0
va (VaSet
)
xt "-19000,72000,-12400,73000"
st "adc_dat_i : (13:0)"
blo "-19000,72800"
)
)
)
*183 (CptPort
uid 83332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,74125,-20000,74875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 83334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83335,0
va (VaSet
)
xt "-19000,74000,-15800,75000"
st "adc_ovr_i"
blo "-19000,74800"
)
)
)
*184 (CptPort
uid 83336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,76125,-20000,76875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 83338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83339,0
va (VaSet
)
xt "-19000,76000,-15800,77000"
st "adc_rdy_i"
blo "-19000,76800"
)
)
)
*185 (CptPort
uid 83340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,78125,-20000,78875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 83342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83343,0
va (VaSet
)
xt "-19000,78000,-15900,79000"
st "clk_200_i"
blo "-19000,78800"
)
)
)
*186 (CptPort
uid 83344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,79125,-20000,79875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 83346,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83347,0
va (VaSet
)
xt "-19000,79000,-16300,80000"
st "clk_50_i"
blo "-19000,79800"
)
)
)
*187 (CptPort
uid 83348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,81125,-20000,81875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 83350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83351,0
va (VaSet
)
xt "-19000,81000,-10300,82000"
st "coadded_addr_i : (5:0)"
blo "-19000,81800"
)
)
)
*188 (CptPort
uid 83352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,72125,9750,72875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 29
r 9
tg (CPTG
uid 83354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83355,0
va (VaSet
)
xt "-300,72000,8500,73000"
st "coadded_dat_o : (31:0)"
ju 2
blo "8500,72800"
)
)
)
*189 (CptPort
uid 83356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,83125,-20000,83875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 83358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83359,0
va (VaSet
)
xt "-19000,83000,-11500,84000"
st "const_val_i : (13:0)"
blo "-19000,83800"
)
)
)
*190 (CptPort
uid 83360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,73625,9750,74375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 30
r 11
tg (CPTG
uid 83362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83363,0
va (VaSet
)
xt "2400,73500,8500,74500"
st "d_addr_o : (5:0)"
ju 2
blo "8500,74300"
)
)
)
*191 (CptPort
uid 83364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,85125,-20000,85875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 83366,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83367,0
va (VaSet
)
xt "-19000,85000,-13200,86000"
st "d_dat_i : (31:0)"
blo "-19000,85800"
)
)
)
*192 (CptPort
uid 83368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,75125,9750,75875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 31
r 13
tg (CPTG
uid 83370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83371,0
va (VaSet
)
xt "5200,75000,8500,76000"
st "dac_clk_o"
ju 2
blo "8500,75800"
)
)
)
*193 (CptPort
uid 83372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,87125,-20000,87875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 83374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83375,0
va (VaSet
)
xt "-19000,87000,-13800,88000"
st "dac_dat_en_i"
blo "-19000,87800"
)
)
)
*194 (CptPort
uid 83376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,76625,9750,77375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 32
r 15
tg (CPTG
uid 83378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83379,0
va (VaSet
)
xt "1700,76500,8500,77500"
st "dac_dat_o : (13:0)"
ju 2
blo "8500,77300"
)
)
)
*195 (CptPort
uid 83380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,78125,9750,78875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 33
r 16
tg (CPTG
uid 83382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83383,0
va (VaSet
)
xt "-1100,78000,8500,79000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "8500,78800"
)
)
)
*196 (CptPort
uid 83384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,89125,-20000,89875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 83386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83387,0
va (VaSet
)
xt "-19000,89000,-9700,90000"
st "filter_coeff_dat_i : (31:0)"
blo "-19000,89800"
)
)
)
*197 (CptPort
uid 83388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,91125,-20000,91875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 83390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83391,0
va (VaSet
)
xt "-19000,91000,-10800,92000"
st "filtered_addr_i : (5:0)"
blo "-19000,91800"
)
)
)
*198 (CptPort
uid 83392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,79625,9750,80375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 19
tg (CPTG
uid 83394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83395,0
va (VaSet
)
xt "200,79500,8500,80500"
st "filtered_dat_o : (31:0)"
ju 2
blo "8500,80300"
)
)
)
*199 (CptPort
uid 83396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,93125,-20000,93875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 83398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83399,0
va (VaSet
)
xt "-19000,93000,-12300,94000"
st "fsfb_addr_i : (5:0)"
blo "-19000,93800"
)
)
)
*200 (CptPort
uid 83400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,81125,9750,81875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 21
tg (CPTG
uid 83402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83403,0
va (VaSet
)
xt "1700,81000,8500,82000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "8500,81800"
)
)
)
*201 (CptPort
uid 83404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,82625,9750,83375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 22
tg (CPTG
uid 83406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83407,0
va (VaSet
)
xt "2600,82500,8500,83500"
st "i_addr_o : (5:0)"
ju 2
blo "8500,83300"
)
)
)
*202 (CptPort
uid 83408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,95125,-20000,95875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 83410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83411,0
va (VaSet
)
xt "-19000,95000,-13400,96000"
st "i_dat_i : (31:0)"
blo "-19000,95800"
)
)
)
*203 (CptPort
uid 83412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,84125,9750,84875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 37
r 24
tg (CPTG
uid 83414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83415,0
va (VaSet
)
xt "-500,84000,8500,85000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "8500,84800"
)
)
)
*204 (CptPort
uid 83416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,96125,-20000,96875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 25
tg (CPTG
uid 83418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83419,0
va (VaSet
)
xt "-19000,96000,-11400,97000"
st "offset_dat_i : (31:0)"
blo "-19000,96800"
)
)
)
*205 (CptPort
uid 83420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,85625,9750,86375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 26
tg (CPTG
uid 83422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83423,0
va (VaSet
)
xt "2400,85500,8500,86500"
st "p_addr_o : (5:0)"
ju 2
blo "8500,86300"
)
)
)
*206 (CptPort
uid 83424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,98125,-20000,98875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 27
tg (CPTG
uid 83426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83427,0
va (VaSet
)
xt "-19000,98000,-13200,99000"
st "p_dat_i : (31:0)"
blo "-19000,98800"
)
)
)
*207 (CptPort
uid 83428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,100125,-20000,100875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 28
tg (CPTG
uid 83430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83431,0
va (VaSet
)
xt "-19000,100000,-11500,101000"
st "ramp_amp_i : (13:0)"
blo "-19000,100800"
)
)
)
*208 (CptPort
uid 83432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,87125,9750,87875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 39
r 29
tg (CPTG
uid 83434,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83435,0
va (VaSet
)
xt "5000,87000,8500,88000"
st "raw_ack_o"
ju 2
blo "8500,87800"
)
)
)
*209 (CptPort
uid 83436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,102125,-20000,102875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 20
r 30
tg (CPTG
uid 83438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83439,0
va (VaSet
)
xt "-19000,102000,-11900,103000"
st "raw_addr_i : (12:0)"
blo "-19000,102800"
)
)
)
*210 (CptPort
uid 83440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,88625,9750,89375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 40
r 31
tg (CPTG
uid 83442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83443,0
va (VaSet
)
xt "1700,88500,8500,89500"
st "raw_dat_o : (13:0)"
ju 2
blo "8500,89300"
)
)
)
*211 (CptPort
uid 83444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,104125,-20000,104875"
)
n "raw_req_i"
t "std_logic"
o 21
r 32
tg (CPTG
uid 83446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83447,0
va (VaSet
)
xt "-19000,104000,-15600,105000"
st "raw_req_i"
blo "-19000,104800"
)
)
)
*212 (CptPort
uid 83448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,108125,-20000,108875"
)
n "row_switch_i"
t "std_logic"
o 23
r 33
tg (CPTG
uid 83450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83451,0
va (VaSet
)
xt "-19000,108000,-13900,109000"
st "row_switch_i"
blo "-19000,108800"
)
)
)
*213 (CptPort
uid 83452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83453,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,110125,-20000,110875"
)
n "rst_i"
t "std_logic"
o 24
r 34
tg (CPTG
uid 83454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83455,0
va (VaSet
)
xt "-19000,110000,-17500,111000"
st "rst_i"
blo "-19000,110800"
)
)
)
*214 (CptPort
uid 83456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,90125,9750,90875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 41
r 35
tg (CPTG
uid 83458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83459,0
va (VaSet
)
xt "-1300,90000,8500,91000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "8500,90800"
)
)
)
*215 (CptPort
uid 83460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,112125,-20000,112875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 36
tg (CPTG
uid 83462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83463,0
va (VaSet
)
xt "-19000,112000,-10600,113000"
st "sa_bias_dat_i : (31:0)"
blo "-19000,112800"
)
)
)
*216 (CptPort
uid 83464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,113125,-20000,113875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
r 37
tg (CPTG
uid 83466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83467,0
va (VaSet
)
xt "-19000,113000,-11000,114000"
st "servo_mode_i : (1:0)"
blo "-19000,113800"
)
)
)
*217 (CptPort
uid 83468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,91625,9750,92375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 38
tg (CPTG
uid 83470,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83471,0
va (VaSet
)
xt "2400,91500,8500,92500"
st "z_addr_o : (5:0)"
ju 2
blo "8500,92300"
)
)
)
*218 (CptPort
uid 83472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,115125,-20000,115875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
r 39
tg (CPTG
uid 83474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83475,0
va (VaSet
)
xt "-19000,115000,-13200,116000"
st "z_dat_i : (31:0)"
blo "-19000,115800"
)
)
)
*219 (CptPort
uid 83476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,117125,-20000,117875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 19
r 40
tg (CPTG
uid 83478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83479,0
va (VaSet
)
xt "-19000,117000,-9300,118000"
st "ramp_step_size_i : (13:0)"
blo "-19000,117800"
)
)
)
*220 (CptPort
uid 83480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,119125,-20000,119875"
)
n "initialize_window_i"
t "std_logic"
o 15
r 41
tg (CPTG
uid 83482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83483,0
va (VaSet
)
xt "-19000,119000,-12000,120000"
st "initialize_window_i"
blo "-19000,119800"
)
)
)
*221 (CptPort
uid 83484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,121125,-20000,121875"
)
n "restart_frame_aligned_i"
t "std_logic"
o 22
r 42
tg (CPTG
uid 83486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83487,0
va (VaSet
)
xt "-19000,121000,-9800,122000"
st "restart_frame_aligned_i"
blo "-19000,121800"
)
)
)
*222 (CptPort
uid 83488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,122125,-20000,122875"
)
n "restart_frame_1row_post_i"
t "std_logic"
o 43
r 43
tg (CPTG
uid 83490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83491,0
va (VaSet
)
xt "-19000,122000,-8900,123000"
st "restart_frame_1row_post_i"
blo "-19000,122800"
)
)
)
*223 (CptPort
uid 83492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,123125,-20000,123875"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 43
r 44
tg (CPTG
uid 83494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83495,0
va (VaSet
)
xt "-19000,123000,-8900,124000"
st "restart_frame_1row_prev_i"
blo "-19000,123800"
)
)
)
*224 (CptPort
uid 83496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,93125,9750,93875"
)
n "adc_offset_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 45
tg (CPTG
uid 83498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83499,0
va (VaSet
)
xt "-1500,93000,8000,94000"
st "adc_offset_addr_o : (5:0)"
ju 2
blo "8000,93800"
)
)
)
*225 (CptPort
uid 83500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,124125,-20000,124875"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
r 46
tg (CPTG
uid 83502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83503,0
va (VaSet
)
xt "-19000,124000,-9800,125000"
st "adc_offset_dat_i : (15:0)"
blo "-19000,124800"
)
)
)
]
shape (Rectangle
uid 83505,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-20000,69500,9000,125500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 83506,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*226 (Text
uid 83507,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,97500,-1900,98500"
st "readout_card"
blo "-7600,98300"
)
*227 (Text
uid 83508,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,98500,-1700,99500"
st "flux_loop_ctrl"
blo "-7600,99300"
)
*228 (Text
uid 83509,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,99500,-7000,100500"
st "I1"
blo "-7600,100300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 83510,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 83511,0
text (MLText
uid 83512,0
va (VaSet
font "Courier New,8,0"
)
xt "-35000,69500,-35000,69500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*229 (SaComponent
uid 83697,0
optionalChildren [
*230 (CptPort
uid 83513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,131125,7750,131875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 28
r 1
tg (CPTG
uid 83515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83516,0
va (VaSet
)
xt "3200,131000,6500,132000"
st "adc_clk_o"
ju 2
blo "6500,131800"
)
)
)
*231 (CptPort
uid 83517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,130625,-22000,131375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 83519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83520,0
va (VaSet
)
xt "-21000,130500,-14800,131500"
st "adc_coadd_en_i"
blo "-21000,131300"
)
)
)
*232 (CptPort
uid 83521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,132625,-22000,133375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 83523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83524,0
va (VaSet
)
xt "-21000,132500,-14400,133500"
st "adc_dat_i : (13:0)"
blo "-21000,133300"
)
)
)
*233 (CptPort
uid 83525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,134625,-22000,135375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 83527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83528,0
va (VaSet
)
xt "-21000,134500,-17800,135500"
st "adc_ovr_i"
blo "-21000,135300"
)
)
)
*234 (CptPort
uid 83529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,136625,-22000,137375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 83531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83532,0
va (VaSet
)
xt "-21000,136500,-17800,137500"
st "adc_rdy_i"
blo "-21000,137300"
)
)
)
*235 (CptPort
uid 83533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,138625,-22000,139375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 83535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83536,0
va (VaSet
)
xt "-21000,138500,-17900,139500"
st "clk_200_i"
blo "-21000,139300"
)
)
)
*236 (CptPort
uid 83537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,139625,-22000,140375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 83539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83540,0
va (VaSet
)
xt "-21000,139500,-18300,140500"
st "clk_50_i"
blo "-21000,140300"
)
)
)
*237 (CptPort
uid 83541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,141625,-22000,142375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 83543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83544,0
va (VaSet
)
xt "-21000,141500,-12300,142500"
st "coadded_addr_i : (5:0)"
blo "-21000,142300"
)
)
)
*238 (CptPort
uid 83545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,132625,7750,133375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 29
r 9
tg (CPTG
uid 83547,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83548,0
va (VaSet
)
xt "-2300,132500,6500,133500"
st "coadded_dat_o : (31:0)"
ju 2
blo "6500,133300"
)
)
)
*239 (CptPort
uid 83549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,143625,-22000,144375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 83551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83552,0
va (VaSet
)
xt "-21000,143500,-13500,144500"
st "const_val_i : (13:0)"
blo "-21000,144300"
)
)
)
*240 (CptPort
uid 83553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,134125,7750,134875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 30
r 11
tg (CPTG
uid 83555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83556,0
va (VaSet
)
xt "400,134000,6500,135000"
st "d_addr_o : (5:0)"
ju 2
blo "6500,134800"
)
)
)
*241 (CptPort
uid 83557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,145625,-22000,146375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 83559,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83560,0
va (VaSet
)
xt "-21000,145500,-15200,146500"
st "d_dat_i : (31:0)"
blo "-21000,146300"
)
)
)
*242 (CptPort
uid 83561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,135625,7750,136375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 31
r 13
tg (CPTG
uid 83563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83564,0
va (VaSet
)
xt "3200,135500,6500,136500"
st "dac_clk_o"
ju 2
blo "6500,136300"
)
)
)
*243 (CptPort
uid 83565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,147625,-22000,148375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 83567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83568,0
va (VaSet
)
xt "-21000,147500,-15800,148500"
st "dac_dat_en_i"
blo "-21000,148300"
)
)
)
*244 (CptPort
uid 83569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,137125,7750,137875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 32
r 15
tg (CPTG
uid 83571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83572,0
va (VaSet
)
xt "-300,137000,6500,138000"
st "dac_dat_o : (13:0)"
ju 2
blo "6500,137800"
)
)
)
*245 (CptPort
uid 83573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,138625,7750,139375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 33
r 16
tg (CPTG
uid 83575,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83576,0
va (VaSet
)
xt "-3100,138500,6500,139500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "6500,139300"
)
)
)
*246 (CptPort
uid 83577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,149625,-22000,150375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 83579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83580,0
va (VaSet
)
xt "-21000,149500,-11700,150500"
st "filter_coeff_dat_i : (31:0)"
blo "-21000,150300"
)
)
)
*247 (CptPort
uid 83581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,151625,-22000,152375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 83583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83584,0
va (VaSet
)
xt "-21000,151500,-12800,152500"
st "filtered_addr_i : (5:0)"
blo "-21000,152300"
)
)
)
*248 (CptPort
uid 83585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,140125,7750,140875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 19
tg (CPTG
uid 83587,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83588,0
va (VaSet
)
xt "-1800,140000,6500,141000"
st "filtered_dat_o : (31:0)"
ju 2
blo "6500,140800"
)
)
)
*249 (CptPort
uid 83589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,153625,-22000,154375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 83591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83592,0
va (VaSet
)
xt "-21000,153500,-14300,154500"
st "fsfb_addr_i : (5:0)"
blo "-21000,154300"
)
)
)
*250 (CptPort
uid 83593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,141625,7750,142375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 21
tg (CPTG
uid 83595,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83596,0
va (VaSet
)
xt "-300,141500,6500,142500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "6500,142300"
)
)
)
*251 (CptPort
uid 83597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83598,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,143125,7750,143875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 22
tg (CPTG
uid 83599,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83600,0
va (VaSet
)
xt "600,143000,6500,144000"
st "i_addr_o : (5:0)"
ju 2
blo "6500,143800"
)
)
)
*252 (CptPort
uid 83601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,155625,-22000,156375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 83603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83604,0
va (VaSet
)
xt "-21000,155500,-15400,156500"
st "i_dat_i : (31:0)"
blo "-21000,156300"
)
)
)
*253 (CptPort
uid 83605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,144625,7750,145375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 37
r 24
tg (CPTG
uid 83607,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83608,0
va (VaSet
)
xt "-2500,144500,6500,145500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "6500,145300"
)
)
)
*254 (CptPort
uid 83609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,156625,-22000,157375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 25
tg (CPTG
uid 83611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83612,0
va (VaSet
)
xt "-21000,156500,-13400,157500"
st "offset_dat_i : (31:0)"
blo "-21000,157300"
)
)
)
*255 (CptPort
uid 83613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,146125,7750,146875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 26
tg (CPTG
uid 83615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83616,0
va (VaSet
)
xt "400,146000,6500,147000"
st "p_addr_o : (5:0)"
ju 2
blo "6500,146800"
)
)
)
*256 (CptPort
uid 83617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,158625,-22000,159375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 27
tg (CPTG
uid 83619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83620,0
va (VaSet
)
xt "-21000,158500,-15200,159500"
st "p_dat_i : (31:0)"
blo "-21000,159300"
)
)
)
*257 (CptPort
uid 83621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,160625,-22000,161375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 28
tg (CPTG
uid 83623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83624,0
va (VaSet
)
xt "-21000,160500,-13500,161500"
st "ramp_amp_i : (13:0)"
blo "-21000,161300"
)
)
)
*258 (CptPort
uid 83625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,147625,7750,148375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 39
r 29
tg (CPTG
uid 83627,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83628,0
va (VaSet
)
xt "3000,147500,6500,148500"
st "raw_ack_o"
ju 2
blo "6500,148300"
)
)
)
*259 (CptPort
uid 83629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,162625,-22000,163375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 20
r 30
tg (CPTG
uid 83631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83632,0
va (VaSet
)
xt "-21000,162500,-13900,163500"
st "raw_addr_i : (12:0)"
blo "-21000,163300"
)
)
)
*260 (CptPort
uid 83633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,149125,7750,149875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 40
r 31
tg (CPTG
uid 83635,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83636,0
va (VaSet
)
xt "-300,149000,6500,150000"
st "raw_dat_o : (13:0)"
ju 2
blo "6500,149800"
)
)
)
*261 (CptPort
uid 83637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,164625,-22000,165375"
)
n "raw_req_i"
t "std_logic"
o 21
r 32
tg (CPTG
uid 83639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83640,0
va (VaSet
)
xt "-21000,164500,-17600,165500"
st "raw_req_i"
blo "-21000,165300"
)
)
)
*262 (CptPort
uid 83641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,168625,-22000,169375"
)
n "row_switch_i"
t "std_logic"
o 23
r 33
tg (CPTG
uid 83643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83644,0
va (VaSet
)
xt "-21000,168500,-15900,169500"
st "row_switch_i"
blo "-21000,169300"
)
)
)
*263 (CptPort
uid 83645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,170625,-22000,171375"
)
n "rst_i"
t "std_logic"
o 24
r 34
tg (CPTG
uid 83647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83648,0
va (VaSet
)
xt "-21000,170500,-19500,171500"
st "rst_i"
blo "-21000,171300"
)
)
)
*264 (CptPort
uid 83649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,150625,7750,151375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 41
r 35
tg (CPTG
uid 83651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83652,0
va (VaSet
)
xt "-3300,150500,6500,151500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "6500,151300"
)
)
)
*265 (CptPort
uid 83653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,172625,-22000,173375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 36
tg (CPTG
uid 83655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83656,0
va (VaSet
)
xt "-21000,172500,-12600,173500"
st "sa_bias_dat_i : (31:0)"
blo "-21000,173300"
)
)
)
*266 (CptPort
uid 83657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,173625,-22000,174375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
r 37
tg (CPTG
uid 83659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83660,0
va (VaSet
)
xt "-21000,173500,-13000,174500"
st "servo_mode_i : (1:0)"
blo "-21000,174300"
)
)
)
*267 (CptPort
uid 83661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,152125,7750,152875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 38
tg (CPTG
uid 83663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83664,0
va (VaSet
)
xt "400,152000,6500,153000"
st "z_addr_o : (5:0)"
ju 2
blo "6500,152800"
)
)
)
*268 (CptPort
uid 83665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,175625,-22000,176375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
r 39
tg (CPTG
uid 83667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83668,0
va (VaSet
)
xt "-21000,175500,-15200,176500"
st "z_dat_i : (31:0)"
blo "-21000,176300"
)
)
)
*269 (CptPort
uid 83669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,177625,-22000,178375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 19
r 40
tg (CPTG
uid 83671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83672,0
va (VaSet
)
xt "-21000,177500,-11300,178500"
st "ramp_step_size_i : (13:0)"
blo "-21000,178300"
)
)
)
*270 (CptPort
uid 83673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,179625,-22000,180375"
)
n "initialize_window_i"
t "std_logic"
o 15
r 41
tg (CPTG
uid 83675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83676,0
va (VaSet
)
xt "-21000,179500,-14000,180500"
st "initialize_window_i"
blo "-21000,180300"
)
)
)
*271 (CptPort
uid 83677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,181625,-22000,182375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 22
r 42
tg (CPTG
uid 83679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83680,0
va (VaSet
)
xt "-21000,181500,-11800,182500"
st "restart_frame_aligned_i"
blo "-21000,182300"
)
)
)
*272 (CptPort
uid 83681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,182625,-22000,183375"
)
n "restart_frame_1row_post_i"
t "std_logic"
o 43
r 43
tg (CPTG
uid 83683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83684,0
va (VaSet
)
xt "-21000,182500,-10900,183500"
st "restart_frame_1row_post_i"
blo "-21000,183300"
)
)
)
*273 (CptPort
uid 83685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,183625,-22000,184375"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 43
r 44
tg (CPTG
uid 83687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83688,0
va (VaSet
)
xt "-21000,183500,-10900,184500"
st "restart_frame_1row_prev_i"
blo "-21000,184300"
)
)
)
*274 (CptPort
uid 83689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,153625,7750,154375"
)
n "adc_offset_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 45
tg (CPTG
uid 83691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83692,0
va (VaSet
)
xt "-3500,153500,6000,154500"
st "adc_offset_addr_o : (5:0)"
ju 2
blo "6000,154300"
)
)
)
*275 (CptPort
uid 83693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,184625,-22000,185375"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
r 46
tg (CPTG
uid 83695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83696,0
va (VaSet
)
xt "-21000,184500,-11800,185500"
st "adc_offset_dat_i : (15:0)"
blo "-21000,185300"
)
)
)
]
shape (Rectangle
uid 83698,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-22000,130000,7000,186000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 83699,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*276 (Text
uid 83700,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,158000,-3900,159000"
st "readout_card"
blo "-9600,158800"
)
*277 (Text
uid 83701,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,159000,-3700,160000"
st "flux_loop_ctrl"
blo "-9600,159800"
)
*278 (Text
uid 83702,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,160000,-9000,161000"
st "I2"
blo "-9600,160800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 83703,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 83704,0
text (MLText
uid 83705,0
va (VaSet
font "Courier New,8,0"
)
xt "-37000,130000,-37000,130000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*279 (SaComponent
uid 83890,0
optionalChildren [
*280 (CptPort
uid 83706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,192125,6750,192875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 28
r 1
tg (CPTG
uid 83708,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83709,0
va (VaSet
)
xt "2200,192000,5500,193000"
st "adc_clk_o"
ju 2
blo "5500,192800"
)
)
)
*281 (CptPort
uid 83710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,191625,-23000,192375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 83712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83713,0
va (VaSet
)
xt "-22000,191500,-15800,192500"
st "adc_coadd_en_i"
blo "-22000,192300"
)
)
)
*282 (CptPort
uid 83714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,193625,-23000,194375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 83716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83717,0
va (VaSet
)
xt "-22000,193500,-15400,194500"
st "adc_dat_i : (13:0)"
blo "-22000,194300"
)
)
)
*283 (CptPort
uid 83718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,195625,-23000,196375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 83720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83721,0
va (VaSet
)
xt "-22000,195500,-18800,196500"
st "adc_ovr_i"
blo "-22000,196300"
)
)
)
*284 (CptPort
uid 83722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,197625,-23000,198375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 83724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83725,0
va (VaSet
)
xt "-22000,197500,-18800,198500"
st "adc_rdy_i"
blo "-22000,198300"
)
)
)
*285 (CptPort
uid 83726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,199625,-23000,200375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 83728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83729,0
va (VaSet
)
xt "-22000,199500,-18900,200500"
st "clk_200_i"
blo "-22000,200300"
)
)
)
*286 (CptPort
uid 83730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,200625,-23000,201375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 83732,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83733,0
va (VaSet
)
xt "-22000,200500,-19300,201500"
st "clk_50_i"
blo "-22000,201300"
)
)
)
*287 (CptPort
uid 83734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,202625,-23000,203375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 83736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83737,0
va (VaSet
)
xt "-22000,202500,-13300,203500"
st "coadded_addr_i : (5:0)"
blo "-22000,203300"
)
)
)
*288 (CptPort
uid 83738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,193625,6750,194375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 29
r 9
tg (CPTG
uid 83740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83741,0
va (VaSet
)
xt "-3300,193500,5500,194500"
st "coadded_dat_o : (31:0)"
ju 2
blo "5500,194300"
)
)
)
*289 (CptPort
uid 83742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,204625,-23000,205375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 83744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83745,0
va (VaSet
)
xt "-22000,204500,-14500,205500"
st "const_val_i : (13:0)"
blo "-22000,205300"
)
)
)
*290 (CptPort
uid 83746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,195125,6750,195875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 30
r 11
tg (CPTG
uid 83748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83749,0
va (VaSet
)
xt "-600,195000,5500,196000"
st "d_addr_o : (5:0)"
ju 2
blo "5500,195800"
)
)
)
*291 (CptPort
uid 83750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,206625,-23000,207375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 83752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83753,0
va (VaSet
)
xt "-22000,206500,-16200,207500"
st "d_dat_i : (31:0)"
blo "-22000,207300"
)
)
)
*292 (CptPort
uid 83754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,196625,6750,197375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 31
r 13
tg (CPTG
uid 83756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83757,0
va (VaSet
)
xt "2200,196500,5500,197500"
st "dac_clk_o"
ju 2
blo "5500,197300"
)
)
)
*293 (CptPort
uid 83758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,208625,-23000,209375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 83760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83761,0
va (VaSet
)
xt "-22000,208500,-16800,209500"
st "dac_dat_en_i"
blo "-22000,209300"
)
)
)
*294 (CptPort
uid 83762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,198125,6750,198875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 32
r 15
tg (CPTG
uid 83764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83765,0
va (VaSet
)
xt "-1300,198000,5500,199000"
st "dac_dat_o : (13:0)"
ju 2
blo "5500,198800"
)
)
)
*295 (CptPort
uid 83766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,199625,6750,200375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 33
r 16
tg (CPTG
uid 83768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83769,0
va (VaSet
)
xt "-4100,199500,5500,200500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "5500,200300"
)
)
)
*296 (CptPort
uid 83770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,210625,-23000,211375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 83772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83773,0
va (VaSet
)
xt "-22000,210500,-12700,211500"
st "filter_coeff_dat_i : (31:0)"
blo "-22000,211300"
)
)
)
*297 (CptPort
uid 83774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,212625,-23000,213375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 83776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83777,0
va (VaSet
)
xt "-22000,212500,-13800,213500"
st "filtered_addr_i : (5:0)"
blo "-22000,213300"
)
)
)
*298 (CptPort
uid 83778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,201125,6750,201875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 19
tg (CPTG
uid 83780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83781,0
va (VaSet
)
xt "-2800,201000,5500,202000"
st "filtered_dat_o : (31:0)"
ju 2
blo "5500,201800"
)
)
)
*299 (CptPort
uid 83782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,214625,-23000,215375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 83784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83785,0
va (VaSet
)
xt "-22000,214500,-15300,215500"
st "fsfb_addr_i : (5:0)"
blo "-22000,215300"
)
)
)
*300 (CptPort
uid 83786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,202625,6750,203375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 21
tg (CPTG
uid 83788,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83789,0
va (VaSet
)
xt "-1300,202500,5500,203500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "5500,203300"
)
)
)
*301 (CptPort
uid 83790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,204125,6750,204875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 22
tg (CPTG
uid 83792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83793,0
va (VaSet
)
xt "-400,204000,5500,205000"
st "i_addr_o : (5:0)"
ju 2
blo "5500,204800"
)
)
)
*302 (CptPort
uid 83794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,216625,-23000,217375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 83796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83797,0
va (VaSet
)
xt "-22000,216500,-16400,217500"
st "i_dat_i : (31:0)"
blo "-22000,217300"
)
)
)
*303 (CptPort
uid 83798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,205625,6750,206375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 37
r 24
tg (CPTG
uid 83800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83801,0
va (VaSet
)
xt "-3500,205500,5500,206500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "5500,206300"
)
)
)
*304 (CptPort
uid 83802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,217625,-23000,218375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 25
tg (CPTG
uid 83804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83805,0
va (VaSet
)
xt "-22000,217500,-14400,218500"
st "offset_dat_i : (31:0)"
blo "-22000,218300"
)
)
)
*305 (CptPort
uid 83806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,207125,6750,207875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 26
tg (CPTG
uid 83808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83809,0
va (VaSet
)
xt "-600,207000,5500,208000"
st "p_addr_o : (5:0)"
ju 2
blo "5500,207800"
)
)
)
*306 (CptPort
uid 83810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,219625,-23000,220375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 27
tg (CPTG
uid 83812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83813,0
va (VaSet
)
xt "-22000,219500,-16200,220500"
st "p_dat_i : (31:0)"
blo "-22000,220300"
)
)
)
*307 (CptPort
uid 83814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,221625,-23000,222375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 28
tg (CPTG
uid 83816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83817,0
va (VaSet
)
xt "-22000,221500,-14500,222500"
st "ramp_amp_i : (13:0)"
blo "-22000,222300"
)
)
)
*308 (CptPort
uid 83818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,208625,6750,209375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 39
r 29
tg (CPTG
uid 83820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83821,0
va (VaSet
)
xt "2000,208500,5500,209500"
st "raw_ack_o"
ju 2
blo "5500,209300"
)
)
)
*309 (CptPort
uid 83822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,223625,-23000,224375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 20
r 30
tg (CPTG
uid 83824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83825,0
va (VaSet
)
xt "-22000,223500,-14900,224500"
st "raw_addr_i : (12:0)"
blo "-22000,224300"
)
)
)
*310 (CptPort
uid 83826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,210125,6750,210875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 40
r 31
tg (CPTG
uid 83828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83829,0
va (VaSet
)
xt "-1300,210000,5500,211000"
st "raw_dat_o : (13:0)"
ju 2
blo "5500,210800"
)
)
)
*311 (CptPort
uid 83830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,225625,-23000,226375"
)
n "raw_req_i"
t "std_logic"
o 21
r 32
tg (CPTG
uid 83832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83833,0
va (VaSet
)
xt "-22000,225500,-18600,226500"
st "raw_req_i"
blo "-22000,226300"
)
)
)
*312 (CptPort
uid 83834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,229625,-23000,230375"
)
n "row_switch_i"
t "std_logic"
o 23
r 33
tg (CPTG
uid 83836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83837,0
va (VaSet
)
xt "-22000,229500,-16900,230500"
st "row_switch_i"
blo "-22000,230300"
)
)
)
*313 (CptPort
uid 83838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,231625,-23000,232375"
)
n "rst_i"
t "std_logic"
o 24
r 34
tg (CPTG
uid 83840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83841,0
va (VaSet
)
xt "-22000,231500,-20500,232500"
st "rst_i"
blo "-22000,232300"
)
)
)
*314 (CptPort
uid 83842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,211625,6750,212375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 41
r 35
tg (CPTG
uid 83844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83845,0
va (VaSet
)
xt "-4300,211500,5500,212500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "5500,212300"
)
)
)
*315 (CptPort
uid 83846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,233625,-23000,234375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 36
tg (CPTG
uid 83848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83849,0
va (VaSet
)
xt "-22000,233500,-13600,234500"
st "sa_bias_dat_i : (31:0)"
blo "-22000,234300"
)
)
)
*316 (CptPort
uid 83850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,234625,-23000,235375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
r 37
tg (CPTG
uid 83852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83853,0
va (VaSet
)
xt "-22000,234500,-14000,235500"
st "servo_mode_i : (1:0)"
blo "-22000,235300"
)
)
)
*317 (CptPort
uid 83854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,213125,6750,213875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 38
tg (CPTG
uid 83856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83857,0
va (VaSet
)
xt "-600,213000,5500,214000"
st "z_addr_o : (5:0)"
ju 2
blo "5500,213800"
)
)
)
*318 (CptPort
uid 83858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,236625,-23000,237375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
r 39
tg (CPTG
uid 83860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83861,0
va (VaSet
)
xt "-22000,236500,-16200,237500"
st "z_dat_i : (31:0)"
blo "-22000,237300"
)
)
)
*319 (CptPort
uid 83862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,238625,-23000,239375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 19
r 40
tg (CPTG
uid 83864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83865,0
va (VaSet
)
xt "-22000,238500,-12300,239500"
st "ramp_step_size_i : (13:0)"
blo "-22000,239300"
)
)
)
*320 (CptPort
uid 83866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,240625,-23000,241375"
)
n "initialize_window_i"
t "std_logic"
o 15
r 41
tg (CPTG
uid 83868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83869,0
va (VaSet
)
xt "-22000,240500,-15000,241500"
st "initialize_window_i"
blo "-22000,241300"
)
)
)
*321 (CptPort
uid 83870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,242625,-23000,243375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 22
r 42
tg (CPTG
uid 83872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83873,0
va (VaSet
)
xt "-22000,242500,-12800,243500"
st "restart_frame_aligned_i"
blo "-22000,243300"
)
)
)
*322 (CptPort
uid 83874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,243625,-23000,244375"
)
n "restart_frame_1row_post_i"
t "std_logic"
o 43
r 43
tg (CPTG
uid 83876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83877,0
va (VaSet
)
xt "-22000,243500,-11900,244500"
st "restart_frame_1row_post_i"
blo "-22000,244300"
)
)
)
*323 (CptPort
uid 83878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,244625,-23000,245375"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 43
r 44
tg (CPTG
uid 83880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83881,0
va (VaSet
)
xt "-22000,244500,-11900,245500"
st "restart_frame_1row_prev_i"
blo "-22000,245300"
)
)
)
*324 (CptPort
uid 83882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,214625,6750,215375"
)
n "adc_offset_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 45
tg (CPTG
uid 83884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83885,0
va (VaSet
)
xt "-4500,214500,5000,215500"
st "adc_offset_addr_o : (5:0)"
ju 2
blo "5000,215300"
)
)
)
*325 (CptPort
uid 83886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,245625,-23000,246375"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
r 46
tg (CPTG
uid 83888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83889,0
va (VaSet
)
xt "-22000,245500,-12800,246500"
st "adc_offset_dat_i : (15:0)"
blo "-22000,246300"
)
)
)
]
shape (Rectangle
uid 83891,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-23000,191000,6000,247000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 83892,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*326 (Text
uid 83893,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,219000,-4900,220000"
st "readout_card"
blo "-10600,219800"
)
*327 (Text
uid 83894,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,220000,-4700,221000"
st "flux_loop_ctrl"
blo "-10600,220800"
)
*328 (Text
uid 83895,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,221000,-10000,222000"
st "I3"
blo "-10600,221800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 83896,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 83897,0
text (MLText
uid 83898,0
va (VaSet
font "Courier New,8,0"
)
xt "-38000,191000,-38000,191000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*329 (SaComponent
uid 84083,0
optionalChildren [
*330 (CptPort
uid 83899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,250625,7750,251375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 28
r 1
tg (CPTG
uid 83901,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83902,0
va (VaSet
)
xt "3200,250500,6500,251500"
st "adc_clk_o"
ju 2
blo "6500,251300"
)
)
)
*331 (CptPort
uid 83903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,250125,-22000,250875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 83905,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83906,0
va (VaSet
)
xt "-21000,250000,-14800,251000"
st "adc_coadd_en_i"
blo "-21000,250800"
)
)
)
*332 (CptPort
uid 83907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,252125,-22000,252875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 83909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83910,0
va (VaSet
)
xt "-21000,252000,-14400,253000"
st "adc_dat_i : (13:0)"
blo "-21000,252800"
)
)
)
*333 (CptPort
uid 83911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,254125,-22000,254875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 83913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83914,0
va (VaSet
)
xt "-21000,254000,-17800,255000"
st "adc_ovr_i"
blo "-21000,254800"
)
)
)
*334 (CptPort
uid 83915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83916,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,256125,-22000,256875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 83917,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83918,0
va (VaSet
)
xt "-21000,256000,-17800,257000"
st "adc_rdy_i"
blo "-21000,256800"
)
)
)
*335 (CptPort
uid 83919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,258125,-22000,258875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 83921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83922,0
va (VaSet
)
xt "-21000,258000,-17900,259000"
st "clk_200_i"
blo "-21000,258800"
)
)
)
*336 (CptPort
uid 83923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,259125,-22000,259875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 83925,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83926,0
va (VaSet
)
xt "-21000,259000,-18300,260000"
st "clk_50_i"
blo "-21000,259800"
)
)
)
*337 (CptPort
uid 83927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,261125,-22000,261875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 83929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83930,0
va (VaSet
)
xt "-21000,261000,-12300,262000"
st "coadded_addr_i : (5:0)"
blo "-21000,261800"
)
)
)
*338 (CptPort
uid 83931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,252125,7750,252875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 29
r 9
tg (CPTG
uid 83933,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83934,0
va (VaSet
)
xt "-2300,252000,6500,253000"
st "coadded_dat_o : (31:0)"
ju 2
blo "6500,252800"
)
)
)
*339 (CptPort
uid 83935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,263125,-22000,263875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 83937,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83938,0
va (VaSet
)
xt "-21000,263000,-13500,264000"
st "const_val_i : (13:0)"
blo "-21000,263800"
)
)
)
*340 (CptPort
uid 83939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,253625,7750,254375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 30
r 11
tg (CPTG
uid 83941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83942,0
va (VaSet
)
xt "400,253500,6500,254500"
st "d_addr_o : (5:0)"
ju 2
blo "6500,254300"
)
)
)
*341 (CptPort
uid 83943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,265125,-22000,265875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 83945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83946,0
va (VaSet
)
xt "-21000,265000,-15200,266000"
st "d_dat_i : (31:0)"
blo "-21000,265800"
)
)
)
*342 (CptPort
uid 83947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,255125,7750,255875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 31
r 13
tg (CPTG
uid 83949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83950,0
va (VaSet
)
xt "3200,255000,6500,256000"
st "dac_clk_o"
ju 2
blo "6500,255800"
)
)
)
*343 (CptPort
uid 83951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,267125,-22000,267875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 83953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83954,0
va (VaSet
)
xt "-21000,267000,-15800,268000"
st "dac_dat_en_i"
blo "-21000,267800"
)
)
)
*344 (CptPort
uid 83955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,256625,7750,257375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 32
r 15
tg (CPTG
uid 83957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83958,0
va (VaSet
)
xt "-300,256500,6500,257500"
st "dac_dat_o : (13:0)"
ju 2
blo "6500,257300"
)
)
)
*345 (CptPort
uid 83959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,258125,7750,258875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 33
r 16
tg (CPTG
uid 83961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83962,0
va (VaSet
)
xt "-3100,258000,6500,259000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "6500,258800"
)
)
)
*346 (CptPort
uid 83963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,269125,-22000,269875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 83965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83966,0
va (VaSet
)
xt "-21000,269000,-11700,270000"
st "filter_coeff_dat_i : (31:0)"
blo "-21000,269800"
)
)
)
*347 (CptPort
uid 83967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,271125,-22000,271875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 83969,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83970,0
va (VaSet
)
xt "-21000,271000,-12800,272000"
st "filtered_addr_i : (5:0)"
blo "-21000,271800"
)
)
)
*348 (CptPort
uid 83971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,259625,7750,260375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 19
tg (CPTG
uid 83973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83974,0
va (VaSet
)
xt "-1800,259500,6500,260500"
st "filtered_dat_o : (31:0)"
ju 2
blo "6500,260300"
)
)
)
*349 (CptPort
uid 83975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,273125,-22000,273875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 83977,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83978,0
va (VaSet
)
xt "-21000,273000,-14300,274000"
st "fsfb_addr_i : (5:0)"
blo "-21000,273800"
)
)
)
*350 (CptPort
uid 83979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,261125,7750,261875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 21
tg (CPTG
uid 83981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83982,0
va (VaSet
)
xt "-300,261000,6500,262000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "6500,261800"
)
)
)
*351 (CptPort
uid 83983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,262625,7750,263375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 22
tg (CPTG
uid 83985,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83986,0
va (VaSet
)
xt "600,262500,6500,263500"
st "i_addr_o : (5:0)"
ju 2
blo "6500,263300"
)
)
)
*352 (CptPort
uid 83987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,275125,-22000,275875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 83989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83990,0
va (VaSet
)
xt "-21000,275000,-15400,276000"
st "i_dat_i : (31:0)"
blo "-21000,275800"
)
)
)
*353 (CptPort
uid 83991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,264125,7750,264875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 37
r 24
tg (CPTG
uid 83993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83994,0
va (VaSet
)
xt "-2500,264000,6500,265000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "6500,264800"
)
)
)
*354 (CptPort
uid 83995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,276125,-22000,276875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 25
tg (CPTG
uid 83997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83998,0
va (VaSet
)
xt "-21000,276000,-13400,277000"
st "offset_dat_i : (31:0)"
blo "-21000,276800"
)
)
)
*355 (CptPort
uid 83999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,265625,7750,266375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 26
tg (CPTG
uid 84001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84002,0
va (VaSet
)
xt "400,265500,6500,266500"
st "p_addr_o : (5:0)"
ju 2
blo "6500,266300"
)
)
)
*356 (CptPort
uid 84003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,278125,-22000,278875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 27
tg (CPTG
uid 84005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84006,0
va (VaSet
)
xt "-21000,278000,-15200,279000"
st "p_dat_i : (31:0)"
blo "-21000,278800"
)
)
)
*357 (CptPort
uid 84007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,280125,-22000,280875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 28
tg (CPTG
uid 84009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84010,0
va (VaSet
)
xt "-21000,280000,-13500,281000"
st "ramp_amp_i : (13:0)"
blo "-21000,280800"
)
)
)
*358 (CptPort
uid 84011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,267125,7750,267875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 39
r 29
tg (CPTG
uid 84013,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84014,0
va (VaSet
)
xt "3000,267000,6500,268000"
st "raw_ack_o"
ju 2
blo "6500,267800"
)
)
)
*359 (CptPort
uid 84015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,282125,-22000,282875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 20
r 30
tg (CPTG
uid 84017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84018,0
va (VaSet
)
xt "-21000,282000,-13900,283000"
st "raw_addr_i : (12:0)"
blo "-21000,282800"
)
)
)
*360 (CptPort
uid 84019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,268625,7750,269375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 40
r 31
tg (CPTG
uid 84021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84022,0
va (VaSet
)
xt "-300,268500,6500,269500"
st "raw_dat_o : (13:0)"
ju 2
blo "6500,269300"
)
)
)
*361 (CptPort
uid 84023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,284125,-22000,284875"
)
n "raw_req_i"
t "std_logic"
o 21
r 32
tg (CPTG
uid 84025,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84026,0
va (VaSet
)
xt "-21000,284000,-17600,285000"
st "raw_req_i"
blo "-21000,284800"
)
)
)
*362 (CptPort
uid 84027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,288125,-22000,288875"
)
n "row_switch_i"
t "std_logic"
o 23
r 33
tg (CPTG
uid 84029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84030,0
va (VaSet
)
xt "-21000,288000,-15900,289000"
st "row_switch_i"
blo "-21000,288800"
)
)
)
*363 (CptPort
uid 84031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,290125,-22000,290875"
)
n "rst_i"
t "std_logic"
o 24
r 34
tg (CPTG
uid 84033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84034,0
va (VaSet
)
xt "-21000,290000,-19500,291000"
st "rst_i"
blo "-21000,290800"
)
)
)
*364 (CptPort
uid 84035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,270125,7750,270875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 41
r 35
tg (CPTG
uid 84037,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84038,0
va (VaSet
)
xt "-3300,270000,6500,271000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "6500,270800"
)
)
)
*365 (CptPort
uid 84039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,292125,-22000,292875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 36
tg (CPTG
uid 84041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84042,0
va (VaSet
)
xt "-21000,292000,-12600,293000"
st "sa_bias_dat_i : (31:0)"
blo "-21000,292800"
)
)
)
*366 (CptPort
uid 84043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,293125,-22000,293875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
r 37
tg (CPTG
uid 84045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84046,0
va (VaSet
)
xt "-21000,293000,-13000,294000"
st "servo_mode_i : (1:0)"
blo "-21000,293800"
)
)
)
*367 (CptPort
uid 84047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,271625,7750,272375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 38
tg (CPTG
uid 84049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84050,0
va (VaSet
)
xt "400,271500,6500,272500"
st "z_addr_o : (5:0)"
ju 2
blo "6500,272300"
)
)
)
*368 (CptPort
uid 84051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,295125,-22000,295875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
r 39
tg (CPTG
uid 84053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84054,0
va (VaSet
)
xt "-21000,295000,-15200,296000"
st "z_dat_i : (31:0)"
blo "-21000,295800"
)
)
)
*369 (CptPort
uid 84055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,297125,-22000,297875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 19
r 40
tg (CPTG
uid 84057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84058,0
va (VaSet
)
xt "-21000,297000,-11300,298000"
st "ramp_step_size_i : (13:0)"
blo "-21000,297800"
)
)
)
*370 (CptPort
uid 84059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,299125,-22000,299875"
)
n "initialize_window_i"
t "std_logic"
o 15
r 41
tg (CPTG
uid 84061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84062,0
va (VaSet
)
xt "-21000,299000,-14000,300000"
st "initialize_window_i"
blo "-21000,299800"
)
)
)
*371 (CptPort
uid 84063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,301125,-22000,301875"
)
n "restart_frame_aligned_i"
t "std_logic"
o 22
r 42
tg (CPTG
uid 84065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84066,0
va (VaSet
)
xt "-21000,301000,-11800,302000"
st "restart_frame_aligned_i"
blo "-21000,301800"
)
)
)
*372 (CptPort
uid 84067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,302125,-22000,302875"
)
n "restart_frame_1row_post_i"
t "std_logic"
o 43
r 43
tg (CPTG
uid 84069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84070,0
va (VaSet
)
xt "-21000,302000,-10900,303000"
st "restart_frame_1row_post_i"
blo "-21000,302800"
)
)
)
*373 (CptPort
uid 84071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,303125,-22000,303875"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 43
r 44
tg (CPTG
uid 84073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84074,0
va (VaSet
)
xt "-21000,303000,-10900,304000"
st "restart_frame_1row_prev_i"
blo "-21000,303800"
)
)
)
*374 (CptPort
uid 84075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,273125,7750,273875"
)
n "adc_offset_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 45
tg (CPTG
uid 84077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84078,0
va (VaSet
)
xt "-3500,273000,6000,274000"
st "adc_offset_addr_o : (5:0)"
ju 2
blo "6000,273800"
)
)
)
*375 (CptPort
uid 84079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,304125,-22000,304875"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
r 46
tg (CPTG
uid 84081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84082,0
va (VaSet
)
xt "-21000,304000,-11800,305000"
st "adc_offset_dat_i : (15:0)"
blo "-21000,304800"
)
)
)
]
shape (Rectangle
uid 84084,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-22000,249500,7000,305500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 84085,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*376 (Text
uid 84086,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,277500,-3900,278500"
st "readout_card"
blo "-9600,278300"
)
*377 (Text
uid 84087,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,278500,-3700,279500"
st "flux_loop_ctrl"
blo "-9600,279300"
)
*378 (Text
uid 84088,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,279500,-9000,280500"
st "I4"
blo "-9600,280300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 84089,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 84090,0
text (MLText
uid 84091,0
va (VaSet
font "Courier New,8,0"
)
xt "-37000,249500,-37000,249500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*379 (SaComponent
uid 84276,0
optionalChildren [
*380 (CptPort
uid 84092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,70125,223250,70875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 28
r 1
tg (CPTG
uid 84094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84095,0
va (VaSet
)
xt "218700,70000,222000,71000"
st "adc_clk_o"
ju 2
blo "222000,70800"
)
)
)
*381 (CptPort
uid 84096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,69625,193500,70375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 84098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84099,0
va (VaSet
)
xt "194500,69500,200700,70500"
st "adc_coadd_en_i"
blo "194500,70300"
)
)
)
*382 (CptPort
uid 84100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,71625,193500,72375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 84102,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84103,0
va (VaSet
)
xt "194500,71500,201100,72500"
st "adc_dat_i : (13:0)"
blo "194500,72300"
)
)
)
*383 (CptPort
uid 84104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,73625,193500,74375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 84106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84107,0
va (VaSet
)
xt "194500,73500,197700,74500"
st "adc_ovr_i"
blo "194500,74300"
)
)
)
*384 (CptPort
uid 84108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,75625,193500,76375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 84110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84111,0
va (VaSet
)
xt "194500,75500,197700,76500"
st "adc_rdy_i"
blo "194500,76300"
)
)
)
*385 (CptPort
uid 84112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,77625,193500,78375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 84114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84115,0
va (VaSet
)
xt "194500,77500,197600,78500"
st "clk_200_i"
blo "194500,78300"
)
)
)
*386 (CptPort
uid 84116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,78625,193500,79375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 84118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84119,0
va (VaSet
)
xt "194500,78500,197200,79500"
st "clk_50_i"
blo "194500,79300"
)
)
)
*387 (CptPort
uid 84120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,80625,193500,81375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 84122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84123,0
va (VaSet
)
xt "194500,80500,203200,81500"
st "coadded_addr_i : (5:0)"
blo "194500,81300"
)
)
)
*388 (CptPort
uid 84124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,71625,223250,72375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 29
r 9
tg (CPTG
uid 84126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84127,0
va (VaSet
)
xt "213200,71500,222000,72500"
st "coadded_dat_o : (31:0)"
ju 2
blo "222000,72300"
)
)
)
*389 (CptPort
uid 84128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,82625,193500,83375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 84130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84131,0
va (VaSet
)
xt "194500,82500,202000,83500"
st "const_val_i : (13:0)"
blo "194500,83300"
)
)
)
*390 (CptPort
uid 84132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,73125,223250,73875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 30
r 11
tg (CPTG
uid 84134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84135,0
va (VaSet
)
xt "215900,73000,222000,74000"
st "d_addr_o : (5:0)"
ju 2
blo "222000,73800"
)
)
)
*391 (CptPort
uid 84136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,84625,193500,85375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 84138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84139,0
va (VaSet
)
xt "194500,84500,200300,85500"
st "d_dat_i : (31:0)"
blo "194500,85300"
)
)
)
*392 (CptPort
uid 84140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,74625,223250,75375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 31
r 13
tg (CPTG
uid 84142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84143,0
va (VaSet
)
xt "218700,74500,222000,75500"
st "dac_clk_o"
ju 2
blo "222000,75300"
)
)
)
*393 (CptPort
uid 84144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,86625,193500,87375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 84146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84147,0
va (VaSet
)
xt "194500,86500,199700,87500"
st "dac_dat_en_i"
blo "194500,87300"
)
)
)
*394 (CptPort
uid 84148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,76125,223250,76875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 32
r 15
tg (CPTG
uid 84150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84151,0
va (VaSet
)
xt "215200,76000,222000,77000"
st "dac_dat_o : (13:0)"
ju 2
blo "222000,76800"
)
)
)
*395 (CptPort
uid 84152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,77625,223250,78375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 33
r 16
tg (CPTG
uid 84154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84155,0
va (VaSet
)
xt "212400,77500,222000,78500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "222000,78300"
)
)
)
*396 (CptPort
uid 84156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,88625,193500,89375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 84158,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84159,0
va (VaSet
)
xt "194500,88500,203800,89500"
st "filter_coeff_dat_i : (31:0)"
blo "194500,89300"
)
)
)
*397 (CptPort
uid 84160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,90625,193500,91375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 84162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84163,0
va (VaSet
)
xt "194500,90500,202700,91500"
st "filtered_addr_i : (5:0)"
blo "194500,91300"
)
)
)
*398 (CptPort
uid 84164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,79125,223250,79875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 19
tg (CPTG
uid 84166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84167,0
va (VaSet
)
xt "213700,79000,222000,80000"
st "filtered_dat_o : (31:0)"
ju 2
blo "222000,79800"
)
)
)
*399 (CptPort
uid 84168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,92625,193500,93375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 84170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84171,0
va (VaSet
)
xt "194500,92500,201200,93500"
st "fsfb_addr_i : (5:0)"
blo "194500,93300"
)
)
)
*400 (CptPort
uid 84172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,80625,223250,81375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 21
tg (CPTG
uid 84174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84175,0
va (VaSet
)
xt "215200,80500,222000,81500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "222000,81300"
)
)
)
*401 (CptPort
uid 84176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,82125,223250,82875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 22
tg (CPTG
uid 84178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84179,0
va (VaSet
)
xt "216100,82000,222000,83000"
st "i_addr_o : (5:0)"
ju 2
blo "222000,82800"
)
)
)
*402 (CptPort
uid 84180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,94625,193500,95375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 84182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84183,0
va (VaSet
)
xt "194500,94500,200100,95500"
st "i_dat_i : (31:0)"
blo "194500,95300"
)
)
)
*403 (CptPort
uid 84184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,83625,223250,84375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 37
r 24
tg (CPTG
uid 84186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84187,0
va (VaSet
)
xt "213000,83500,222000,84500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "222000,84300"
)
)
)
*404 (CptPort
uid 84188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,95625,193500,96375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 25
tg (CPTG
uid 84190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84191,0
va (VaSet
)
xt "194500,95500,202100,96500"
st "offset_dat_i : (31:0)"
blo "194500,96300"
)
)
)
*405 (CptPort
uid 84192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,85125,223250,85875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 26
tg (CPTG
uid 84194,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84195,0
va (VaSet
)
xt "215900,85000,222000,86000"
st "p_addr_o : (5:0)"
ju 2
blo "222000,85800"
)
)
)
*406 (CptPort
uid 84196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,97625,193500,98375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 27
tg (CPTG
uid 84198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84199,0
va (VaSet
)
xt "194500,97500,200300,98500"
st "p_dat_i : (31:0)"
blo "194500,98300"
)
)
)
*407 (CptPort
uid 84200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,99625,193500,100375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 28
tg (CPTG
uid 84202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84203,0
va (VaSet
)
xt "194500,99500,202000,100500"
st "ramp_amp_i : (13:0)"
blo "194500,100300"
)
)
)
*408 (CptPort
uid 84204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,86625,223250,87375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 39
r 29
tg (CPTG
uid 84206,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84207,0
va (VaSet
)
xt "218500,86500,222000,87500"
st "raw_ack_o"
ju 2
blo "222000,87300"
)
)
)
*409 (CptPort
uid 84208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,101625,193500,102375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 20
r 30
tg (CPTG
uid 84210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84211,0
va (VaSet
)
xt "194500,101500,201600,102500"
st "raw_addr_i : (12:0)"
blo "194500,102300"
)
)
)
*410 (CptPort
uid 84212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,88125,223250,88875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 40
r 31
tg (CPTG
uid 84214,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84215,0
va (VaSet
)
xt "215200,88000,222000,89000"
st "raw_dat_o : (13:0)"
ju 2
blo "222000,88800"
)
)
)
*411 (CptPort
uid 84216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,103625,193500,104375"
)
n "raw_req_i"
t "std_logic"
o 21
r 32
tg (CPTG
uid 84218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84219,0
va (VaSet
)
xt "194500,103500,197900,104500"
st "raw_req_i"
blo "194500,104300"
)
)
)
*412 (CptPort
uid 84220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,107625,193500,108375"
)
n "row_switch_i"
t "std_logic"
o 23
r 33
tg (CPTG
uid 84222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84223,0
va (VaSet
)
xt "194500,107500,199600,108500"
st "row_switch_i"
blo "194500,108300"
)
)
)
*413 (CptPort
uid 84224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,109625,193500,110375"
)
n "rst_i"
t "std_logic"
o 24
r 34
tg (CPTG
uid 84226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84227,0
va (VaSet
)
xt "194500,109500,196000,110500"
st "rst_i"
blo "194500,110300"
)
)
)
*414 (CptPort
uid 84228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,89625,223250,90375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 41
r 35
tg (CPTG
uid 84230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84231,0
va (VaSet
)
xt "212200,89500,222000,90500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "222000,90300"
)
)
)
*415 (CptPort
uid 84232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,111625,193500,112375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 36
tg (CPTG
uid 84234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84235,0
va (VaSet
)
xt "194500,111500,202900,112500"
st "sa_bias_dat_i : (31:0)"
blo "194500,112300"
)
)
)
*416 (CptPort
uid 84236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,112625,193500,113375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
r 37
tg (CPTG
uid 84238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84239,0
va (VaSet
)
xt "194500,112500,202500,113500"
st "servo_mode_i : (1:0)"
blo "194500,113300"
)
)
)
*417 (CptPort
uid 84240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,91125,223250,91875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 38
tg (CPTG
uid 84242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84243,0
va (VaSet
)
xt "215900,91000,222000,92000"
st "z_addr_o : (5:0)"
ju 2
blo "222000,91800"
)
)
)
*418 (CptPort
uid 84244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,114625,193500,115375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
r 39
tg (CPTG
uid 84246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84247,0
va (VaSet
)
xt "194500,114500,200300,115500"
st "z_dat_i : (31:0)"
blo "194500,115300"
)
)
)
*419 (CptPort
uid 84248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,116625,193500,117375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 19
r 40
tg (CPTG
uid 84250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84251,0
va (VaSet
)
xt "194500,116500,204200,117500"
st "ramp_step_size_i : (13:0)"
blo "194500,117300"
)
)
)
*420 (CptPort
uid 84252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,118625,193500,119375"
)
n "initialize_window_i"
t "std_logic"
o 15
r 41
tg (CPTG
uid 84254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84255,0
va (VaSet
)
xt "194500,118500,201500,119500"
st "initialize_window_i"
blo "194500,119300"
)
)
)
*421 (CptPort
uid 84256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,120625,193500,121375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 22
r 42
tg (CPTG
uid 84258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84259,0
va (VaSet
)
xt "194500,120500,203700,121500"
st "restart_frame_aligned_i"
blo "194500,121300"
)
)
)
*422 (CptPort
uid 84260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,121625,193500,122375"
)
n "restart_frame_1row_post_i"
t "std_logic"
o 43
r 43
tg (CPTG
uid 84262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84263,0
va (VaSet
)
xt "194500,121500,204600,122500"
st "restart_frame_1row_post_i"
blo "194500,122300"
)
)
)
*423 (CptPort
uid 84264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,122625,193500,123375"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 43
r 44
tg (CPTG
uid 84266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84267,0
va (VaSet
)
xt "194500,122500,204600,123500"
st "restart_frame_1row_prev_i"
blo "194500,123300"
)
)
)
*424 (CptPort
uid 84268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,92625,223250,93375"
)
n "adc_offset_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 45
tg (CPTG
uid 84270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84271,0
va (VaSet
)
xt "212000,92500,221500,93500"
st "adc_offset_addr_o : (5:0)"
ju 2
blo "221500,93300"
)
)
)
*425 (CptPort
uid 84272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,123625,193500,124375"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
r 46
tg (CPTG
uid 84274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84275,0
va (VaSet
)
xt "194500,123500,203700,124500"
st "adc_offset_dat_i : (15:0)"
blo "194500,124300"
)
)
)
]
shape (Rectangle
uid 84277,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "193500,69000,222500,125000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 84278,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*426 (Text
uid 84279,0
va (VaSet
font "Arial,8,1"
)
xt "205900,97000,211600,98000"
st "readout_card"
blo "205900,97800"
)
*427 (Text
uid 84280,0
va (VaSet
font "Arial,8,1"
)
xt "205900,98000,211800,99000"
st "flux_loop_ctrl"
blo "205900,98800"
)
*428 (Text
uid 84281,0
va (VaSet
font "Arial,8,1"
)
xt "205900,99000,206500,100000"
st "I5"
blo "205900,99800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 84282,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 84283,0
text (MLText
uid 84284,0
va (VaSet
font "Courier New,8,0"
)
xt "178500,69000,178500,69000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*429 (SaComponent
uid 84469,0
optionalChildren [
*430 (CptPort
uid 84285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,127125,221250,127875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 28
r 1
tg (CPTG
uid 84287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84288,0
va (VaSet
)
xt "216700,127000,220000,128000"
st "adc_clk_o"
ju 2
blo "220000,127800"
)
)
)
*431 (CptPort
uid 84289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,126625,191500,127375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 84291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84292,0
va (VaSet
)
xt "192500,126500,198700,127500"
st "adc_coadd_en_i"
blo "192500,127300"
)
)
)
*432 (CptPort
uid 84293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,128625,191500,129375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 84295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84296,0
va (VaSet
)
xt "192500,128500,199100,129500"
st "adc_dat_i : (13:0)"
blo "192500,129300"
)
)
)
*433 (CptPort
uid 84297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,130625,191500,131375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 84299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84300,0
va (VaSet
)
xt "192500,130500,195700,131500"
st "adc_ovr_i"
blo "192500,131300"
)
)
)
*434 (CptPort
uid 84301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,132625,191500,133375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 84303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84304,0
va (VaSet
)
xt "192500,132500,195700,133500"
st "adc_rdy_i"
blo "192500,133300"
)
)
)
*435 (CptPort
uid 84305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,134625,191500,135375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 84307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84308,0
va (VaSet
)
xt "192500,134500,195600,135500"
st "clk_200_i"
blo "192500,135300"
)
)
)
*436 (CptPort
uid 84309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,135625,191500,136375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 84311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84312,0
va (VaSet
)
xt "192500,135500,195200,136500"
st "clk_50_i"
blo "192500,136300"
)
)
)
*437 (CptPort
uid 84313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,137625,191500,138375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 84315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84316,0
va (VaSet
)
xt "192500,137500,201200,138500"
st "coadded_addr_i : (5:0)"
blo "192500,138300"
)
)
)
*438 (CptPort
uid 84317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,128625,221250,129375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 29
r 9
tg (CPTG
uid 84319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84320,0
va (VaSet
)
xt "211200,128500,220000,129500"
st "coadded_dat_o : (31:0)"
ju 2
blo "220000,129300"
)
)
)
*439 (CptPort
uid 84321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,139625,191500,140375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 84323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84324,0
va (VaSet
)
xt "192500,139500,200000,140500"
st "const_val_i : (13:0)"
blo "192500,140300"
)
)
)
*440 (CptPort
uid 84325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,130125,221250,130875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 30
r 11
tg (CPTG
uid 84327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84328,0
va (VaSet
)
xt "213900,130000,220000,131000"
st "d_addr_o : (5:0)"
ju 2
blo "220000,130800"
)
)
)
*441 (CptPort
uid 84329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,141625,191500,142375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 84331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84332,0
va (VaSet
)
xt "192500,141500,198300,142500"
st "d_dat_i : (31:0)"
blo "192500,142300"
)
)
)
*442 (CptPort
uid 84333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,131625,221250,132375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 31
r 13
tg (CPTG
uid 84335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84336,0
va (VaSet
)
xt "216700,131500,220000,132500"
st "dac_clk_o"
ju 2
blo "220000,132300"
)
)
)
*443 (CptPort
uid 84337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,143625,191500,144375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 84339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84340,0
va (VaSet
)
xt "192500,143500,197700,144500"
st "dac_dat_en_i"
blo "192500,144300"
)
)
)
*444 (CptPort
uid 84341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,133125,221250,133875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 32
r 15
tg (CPTG
uid 84343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84344,0
va (VaSet
)
xt "213200,133000,220000,134000"
st "dac_dat_o : (13:0)"
ju 2
blo "220000,133800"
)
)
)
*445 (CptPort
uid 84345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,134625,221250,135375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 33
r 16
tg (CPTG
uid 84347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84348,0
va (VaSet
)
xt "210400,134500,220000,135500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "220000,135300"
)
)
)
*446 (CptPort
uid 84349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,145625,191500,146375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 84351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84352,0
va (VaSet
)
xt "192500,145500,201800,146500"
st "filter_coeff_dat_i : (31:0)"
blo "192500,146300"
)
)
)
*447 (CptPort
uid 84353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,147625,191500,148375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 84355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84356,0
va (VaSet
)
xt "192500,147500,200700,148500"
st "filtered_addr_i : (5:0)"
blo "192500,148300"
)
)
)
*448 (CptPort
uid 84357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,136125,221250,136875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 19
tg (CPTG
uid 84359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84360,0
va (VaSet
)
xt "211700,136000,220000,137000"
st "filtered_dat_o : (31:0)"
ju 2
blo "220000,136800"
)
)
)
*449 (CptPort
uid 84361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,149625,191500,150375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 84363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84364,0
va (VaSet
)
xt "192500,149500,199200,150500"
st "fsfb_addr_i : (5:0)"
blo "192500,150300"
)
)
)
*450 (CptPort
uid 84365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,137625,221250,138375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 21
tg (CPTG
uid 84367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84368,0
va (VaSet
)
xt "213200,137500,220000,138500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "220000,138300"
)
)
)
*451 (CptPort
uid 84369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,139125,221250,139875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 22
tg (CPTG
uid 84371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84372,0
va (VaSet
)
xt "214100,139000,220000,140000"
st "i_addr_o : (5:0)"
ju 2
blo "220000,139800"
)
)
)
*452 (CptPort
uid 84373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,151625,191500,152375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 84375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84376,0
va (VaSet
)
xt "192500,151500,198100,152500"
st "i_dat_i : (31:0)"
blo "192500,152300"
)
)
)
*453 (CptPort
uid 84377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,140625,221250,141375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 37
r 24
tg (CPTG
uid 84379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84380,0
va (VaSet
)
xt "211000,140500,220000,141500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "220000,141300"
)
)
)
*454 (CptPort
uid 84381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,152625,191500,153375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 25
tg (CPTG
uid 84383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84384,0
va (VaSet
)
xt "192500,152500,200100,153500"
st "offset_dat_i : (31:0)"
blo "192500,153300"
)
)
)
*455 (CptPort
uid 84385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,142125,221250,142875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 26
tg (CPTG
uid 84387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84388,0
va (VaSet
)
xt "213900,142000,220000,143000"
st "p_addr_o : (5:0)"
ju 2
blo "220000,142800"
)
)
)
*456 (CptPort
uid 84389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,154625,191500,155375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 27
tg (CPTG
uid 84391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84392,0
va (VaSet
)
xt "192500,154500,198300,155500"
st "p_dat_i : (31:0)"
blo "192500,155300"
)
)
)
*457 (CptPort
uid 84393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,156625,191500,157375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 28
tg (CPTG
uid 84395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84396,0
va (VaSet
)
xt "192500,156500,200000,157500"
st "ramp_amp_i : (13:0)"
blo "192500,157300"
)
)
)
*458 (CptPort
uid 84397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,143625,221250,144375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 39
r 29
tg (CPTG
uid 84399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84400,0
va (VaSet
)
xt "216500,143500,220000,144500"
st "raw_ack_o"
ju 2
blo "220000,144300"
)
)
)
*459 (CptPort
uid 84401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,158625,191500,159375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 20
r 30
tg (CPTG
uid 84403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84404,0
va (VaSet
)
xt "192500,158500,199600,159500"
st "raw_addr_i : (12:0)"
blo "192500,159300"
)
)
)
*460 (CptPort
uid 84405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,145125,221250,145875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 40
r 31
tg (CPTG
uid 84407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84408,0
va (VaSet
)
xt "213200,145000,220000,146000"
st "raw_dat_o : (13:0)"
ju 2
blo "220000,145800"
)
)
)
*461 (CptPort
uid 84409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,160625,191500,161375"
)
n "raw_req_i"
t "std_logic"
o 21
r 32
tg (CPTG
uid 84411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84412,0
va (VaSet
)
xt "192500,160500,195900,161500"
st "raw_req_i"
blo "192500,161300"
)
)
)
*462 (CptPort
uid 84413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,164625,191500,165375"
)
n "row_switch_i"
t "std_logic"
o 23
r 33
tg (CPTG
uid 84415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84416,0
va (VaSet
)
xt "192500,164500,197600,165500"
st "row_switch_i"
blo "192500,165300"
)
)
)
*463 (CptPort
uid 84417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,166625,191500,167375"
)
n "rst_i"
t "std_logic"
o 24
r 34
tg (CPTG
uid 84419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84420,0
va (VaSet
)
xt "192500,166500,194000,167500"
st "rst_i"
blo "192500,167300"
)
)
)
*464 (CptPort
uid 84421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,146625,221250,147375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 41
r 35
tg (CPTG
uid 84423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84424,0
va (VaSet
)
xt "210200,146500,220000,147500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "220000,147300"
)
)
)
*465 (CptPort
uid 84425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,168625,191500,169375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 36
tg (CPTG
uid 84427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84428,0
va (VaSet
)
xt "192500,168500,200900,169500"
st "sa_bias_dat_i : (31:0)"
blo "192500,169300"
)
)
)
*466 (CptPort
uid 84429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,169625,191500,170375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
r 37
tg (CPTG
uid 84431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84432,0
va (VaSet
)
xt "192500,169500,200500,170500"
st "servo_mode_i : (1:0)"
blo "192500,170300"
)
)
)
*467 (CptPort
uid 84433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,148125,221250,148875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 38
tg (CPTG
uid 84435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84436,0
va (VaSet
)
xt "213900,148000,220000,149000"
st "z_addr_o : (5:0)"
ju 2
blo "220000,148800"
)
)
)
*468 (CptPort
uid 84437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,171625,191500,172375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
r 39
tg (CPTG
uid 84439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84440,0
va (VaSet
)
xt "192500,171500,198300,172500"
st "z_dat_i : (31:0)"
blo "192500,172300"
)
)
)
*469 (CptPort
uid 84441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,173625,191500,174375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 19
r 40
tg (CPTG
uid 84443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84444,0
va (VaSet
)
xt "192500,173500,202200,174500"
st "ramp_step_size_i : (13:0)"
blo "192500,174300"
)
)
)
*470 (CptPort
uid 84445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,175625,191500,176375"
)
n "initialize_window_i"
t "std_logic"
o 15
r 41
tg (CPTG
uid 84447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84448,0
va (VaSet
)
xt "192500,175500,199500,176500"
st "initialize_window_i"
blo "192500,176300"
)
)
)
*471 (CptPort
uid 84449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,177625,191500,178375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 22
r 42
tg (CPTG
uid 84451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84452,0
va (VaSet
)
xt "192500,177500,201700,178500"
st "restart_frame_aligned_i"
blo "192500,178300"
)
)
)
*472 (CptPort
uid 84453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,178625,191500,179375"
)
n "restart_frame_1row_post_i"
t "std_logic"
o 43
r 43
tg (CPTG
uid 84455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84456,0
va (VaSet
)
xt "192500,178500,202600,179500"
st "restart_frame_1row_post_i"
blo "192500,179300"
)
)
)
*473 (CptPort
uid 84457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,179625,191500,180375"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 43
r 44
tg (CPTG
uid 84459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84460,0
va (VaSet
)
xt "192500,179500,202600,180500"
st "restart_frame_1row_prev_i"
blo "192500,180300"
)
)
)
*474 (CptPort
uid 84461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,149625,221250,150375"
)
n "adc_offset_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 45
tg (CPTG
uid 84463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84464,0
va (VaSet
)
xt "210000,149500,219500,150500"
st "adc_offset_addr_o : (5:0)"
ju 2
blo "219500,150300"
)
)
)
*475 (CptPort
uid 84465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,180625,191500,181375"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
r 46
tg (CPTG
uid 84467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84468,0
va (VaSet
)
xt "192500,180500,201700,181500"
st "adc_offset_dat_i : (15:0)"
blo "192500,181300"
)
)
)
]
shape (Rectangle
uid 84470,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "191500,126000,220500,182000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 84471,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*476 (Text
uid 84472,0
va (VaSet
font "Arial,8,1"
)
xt "203900,154000,209600,155000"
st "readout_card"
blo "203900,154800"
)
*477 (Text
uid 84473,0
va (VaSet
font "Arial,8,1"
)
xt "203900,155000,209800,156000"
st "flux_loop_ctrl"
blo "203900,155800"
)
*478 (Text
uid 84474,0
va (VaSet
font "Arial,8,1"
)
xt "203900,156000,204500,157000"
st "I6"
blo "203900,156800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 84475,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 84476,0
text (MLText
uid 84477,0
va (VaSet
font "Courier New,8,0"
)
xt "176500,126000,176500,126000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*479 (SaComponent
uid 84662,0
optionalChildren [
*480 (CptPort
uid 84478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,187125,225750,187875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 28
r 1
tg (CPTG
uid 84480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84481,0
va (VaSet
)
xt "221200,187000,224500,188000"
st "adc_clk_o"
ju 2
blo "224500,187800"
)
)
)
*481 (CptPort
uid 84482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,186625,196000,187375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 84484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84485,0
va (VaSet
)
xt "197000,186500,203200,187500"
st "adc_coadd_en_i"
blo "197000,187300"
)
)
)
*482 (CptPort
uid 84486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,188625,196000,189375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 84488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84489,0
va (VaSet
)
xt "197000,188500,203600,189500"
st "adc_dat_i : (13:0)"
blo "197000,189300"
)
)
)
*483 (CptPort
uid 84490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,190625,196000,191375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 84492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84493,0
va (VaSet
)
xt "197000,190500,200200,191500"
st "adc_ovr_i"
blo "197000,191300"
)
)
)
*484 (CptPort
uid 84494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,192625,196000,193375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 84496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84497,0
va (VaSet
)
xt "197000,192500,200200,193500"
st "adc_rdy_i"
blo "197000,193300"
)
)
)
*485 (CptPort
uid 84498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,194625,196000,195375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 84500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84501,0
va (VaSet
)
xt "197000,194500,200100,195500"
st "clk_200_i"
blo "197000,195300"
)
)
)
*486 (CptPort
uid 84502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,195625,196000,196375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 84504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84505,0
va (VaSet
)
xt "197000,195500,199700,196500"
st "clk_50_i"
blo "197000,196300"
)
)
)
*487 (CptPort
uid 84506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,197625,196000,198375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 84508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84509,0
va (VaSet
)
xt "197000,197500,205700,198500"
st "coadded_addr_i : (5:0)"
blo "197000,198300"
)
)
)
*488 (CptPort
uid 84510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,188625,225750,189375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 29
r 9
tg (CPTG
uid 84512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84513,0
va (VaSet
)
xt "215700,188500,224500,189500"
st "coadded_dat_o : (31:0)"
ju 2
blo "224500,189300"
)
)
)
*489 (CptPort
uid 84514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,199625,196000,200375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 84516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84517,0
va (VaSet
)
xt "197000,199500,204500,200500"
st "const_val_i : (13:0)"
blo "197000,200300"
)
)
)
*490 (CptPort
uid 84518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,190125,225750,190875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 30
r 11
tg (CPTG
uid 84520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84521,0
va (VaSet
)
xt "218400,190000,224500,191000"
st "d_addr_o : (5:0)"
ju 2
blo "224500,190800"
)
)
)
*491 (CptPort
uid 84522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,201625,196000,202375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 84524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84525,0
va (VaSet
)
xt "197000,201500,202800,202500"
st "d_dat_i : (31:0)"
blo "197000,202300"
)
)
)
*492 (CptPort
uid 84526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,191625,225750,192375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 31
r 13
tg (CPTG
uid 84528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84529,0
va (VaSet
)
xt "221200,191500,224500,192500"
st "dac_clk_o"
ju 2
blo "224500,192300"
)
)
)
*493 (CptPort
uid 84530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,203625,196000,204375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 84532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84533,0
va (VaSet
)
xt "197000,203500,202200,204500"
st "dac_dat_en_i"
blo "197000,204300"
)
)
)
*494 (CptPort
uid 84534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,193125,225750,193875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 32
r 15
tg (CPTG
uid 84536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84537,0
va (VaSet
)
xt "217700,193000,224500,194000"
st "dac_dat_o : (13:0)"
ju 2
blo "224500,193800"
)
)
)
*495 (CptPort
uid 84538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,194625,225750,195375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 33
r 16
tg (CPTG
uid 84540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84541,0
va (VaSet
)
xt "214900,194500,224500,195500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "224500,195300"
)
)
)
*496 (CptPort
uid 84542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,205625,196000,206375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 84544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84545,0
va (VaSet
)
xt "197000,205500,206300,206500"
st "filter_coeff_dat_i : (31:0)"
blo "197000,206300"
)
)
)
*497 (CptPort
uid 84546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,207625,196000,208375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 84548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84549,0
va (VaSet
)
xt "197000,207500,205200,208500"
st "filtered_addr_i : (5:0)"
blo "197000,208300"
)
)
)
*498 (CptPort
uid 84550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,196125,225750,196875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 19
tg (CPTG
uid 84552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84553,0
va (VaSet
)
xt "216200,196000,224500,197000"
st "filtered_dat_o : (31:0)"
ju 2
blo "224500,196800"
)
)
)
*499 (CptPort
uid 84554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,209625,196000,210375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 84556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84557,0
va (VaSet
)
xt "197000,209500,203700,210500"
st "fsfb_addr_i : (5:0)"
blo "197000,210300"
)
)
)
*500 (CptPort
uid 84558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,197625,225750,198375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 21
tg (CPTG
uid 84560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84561,0
va (VaSet
)
xt "217700,197500,224500,198500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "224500,198300"
)
)
)
*501 (CptPort
uid 84562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,199125,225750,199875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 22
tg (CPTG
uid 84564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84565,0
va (VaSet
)
xt "218600,199000,224500,200000"
st "i_addr_o : (5:0)"
ju 2
blo "224500,199800"
)
)
)
*502 (CptPort
uid 84566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,211625,196000,212375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 84568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84569,0
va (VaSet
)
xt "197000,211500,202600,212500"
st "i_dat_i : (31:0)"
blo "197000,212300"
)
)
)
*503 (CptPort
uid 84570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,200625,225750,201375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 37
r 24
tg (CPTG
uid 84572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84573,0
va (VaSet
)
xt "215500,200500,224500,201500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "224500,201300"
)
)
)
*504 (CptPort
uid 84574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,212625,196000,213375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 25
tg (CPTG
uid 84576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84577,0
va (VaSet
)
xt "197000,212500,204600,213500"
st "offset_dat_i : (31:0)"
blo "197000,213300"
)
)
)
*505 (CptPort
uid 84578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,202125,225750,202875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 26
tg (CPTG
uid 84580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84581,0
va (VaSet
)
xt "218400,202000,224500,203000"
st "p_addr_o : (5:0)"
ju 2
blo "224500,202800"
)
)
)
*506 (CptPort
uid 84582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,214625,196000,215375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 27
tg (CPTG
uid 84584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84585,0
va (VaSet
)
xt "197000,214500,202800,215500"
st "p_dat_i : (31:0)"
blo "197000,215300"
)
)
)
*507 (CptPort
uid 84586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,216625,196000,217375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 28
tg (CPTG
uid 84588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84589,0
va (VaSet
)
xt "197000,216500,204500,217500"
st "ramp_amp_i : (13:0)"
blo "197000,217300"
)
)
)
*508 (CptPort
uid 84590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,203625,225750,204375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 39
r 29
tg (CPTG
uid 84592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84593,0
va (VaSet
)
xt "221000,203500,224500,204500"
st "raw_ack_o"
ju 2
blo "224500,204300"
)
)
)
*509 (CptPort
uid 84594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,218625,196000,219375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 20
r 30
tg (CPTG
uid 84596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84597,0
va (VaSet
)
xt "197000,218500,204100,219500"
st "raw_addr_i : (12:0)"
blo "197000,219300"
)
)
)
*510 (CptPort
uid 84598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,205125,225750,205875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 40
r 31
tg (CPTG
uid 84600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84601,0
va (VaSet
)
xt "217700,205000,224500,206000"
st "raw_dat_o : (13:0)"
ju 2
blo "224500,205800"
)
)
)
*511 (CptPort
uid 84602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,220625,196000,221375"
)
n "raw_req_i"
t "std_logic"
o 21
r 32
tg (CPTG
uid 84604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84605,0
va (VaSet
)
xt "197000,220500,200400,221500"
st "raw_req_i"
blo "197000,221300"
)
)
)
*512 (CptPort
uid 84606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,224625,196000,225375"
)
n "row_switch_i"
t "std_logic"
o 23
r 33
tg (CPTG
uid 84608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84609,0
va (VaSet
)
xt "197000,224500,202100,225500"
st "row_switch_i"
blo "197000,225300"
)
)
)
*513 (CptPort
uid 84610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,226625,196000,227375"
)
n "rst_i"
t "std_logic"
o 24
r 34
tg (CPTG
uid 84612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84613,0
va (VaSet
)
xt "197000,226500,198500,227500"
st "rst_i"
blo "197000,227300"
)
)
)
*514 (CptPort
uid 84614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,206625,225750,207375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 41
r 35
tg (CPTG
uid 84616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84617,0
va (VaSet
)
xt "214700,206500,224500,207500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "224500,207300"
)
)
)
*515 (CptPort
uid 84618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,228625,196000,229375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 36
tg (CPTG
uid 84620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84621,0
va (VaSet
)
xt "197000,228500,205400,229500"
st "sa_bias_dat_i : (31:0)"
blo "197000,229300"
)
)
)
*516 (CptPort
uid 84622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,229625,196000,230375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
r 37
tg (CPTG
uid 84624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84625,0
va (VaSet
)
xt "197000,229500,205000,230500"
st "servo_mode_i : (1:0)"
blo "197000,230300"
)
)
)
*517 (CptPort
uid 84626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,208125,225750,208875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 38
tg (CPTG
uid 84628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84629,0
va (VaSet
)
xt "218400,208000,224500,209000"
st "z_addr_o : (5:0)"
ju 2
blo "224500,208800"
)
)
)
*518 (CptPort
uid 84630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,231625,196000,232375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
r 39
tg (CPTG
uid 84632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84633,0
va (VaSet
)
xt "197000,231500,202800,232500"
st "z_dat_i : (31:0)"
blo "197000,232300"
)
)
)
*519 (CptPort
uid 84634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,233625,196000,234375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 19
r 40
tg (CPTG
uid 84636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84637,0
va (VaSet
)
xt "197000,233500,206700,234500"
st "ramp_step_size_i : (13:0)"
blo "197000,234300"
)
)
)
*520 (CptPort
uid 84638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,235625,196000,236375"
)
n "initialize_window_i"
t "std_logic"
o 15
r 41
tg (CPTG
uid 84640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84641,0
va (VaSet
)
xt "197000,235500,204000,236500"
st "initialize_window_i"
blo "197000,236300"
)
)
)
*521 (CptPort
uid 84642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,237625,196000,238375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 22
r 42
tg (CPTG
uid 84644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84645,0
va (VaSet
)
xt "197000,237500,206200,238500"
st "restart_frame_aligned_i"
blo "197000,238300"
)
)
)
*522 (CptPort
uid 84646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,238625,196000,239375"
)
n "restart_frame_1row_post_i"
t "std_logic"
o 43
r 43
tg (CPTG
uid 84648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84649,0
va (VaSet
)
xt "197000,238500,207100,239500"
st "restart_frame_1row_post_i"
blo "197000,239300"
)
)
)
*523 (CptPort
uid 84650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,239625,196000,240375"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 43
r 44
tg (CPTG
uid 84652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84653,0
va (VaSet
)
xt "197000,239500,207100,240500"
st "restart_frame_1row_prev_i"
blo "197000,240300"
)
)
)
*524 (CptPort
uid 84654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,209625,225750,210375"
)
n "adc_offset_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 45
tg (CPTG
uid 84656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84657,0
va (VaSet
)
xt "214500,209500,224000,210500"
st "adc_offset_addr_o : (5:0)"
ju 2
blo "224000,210300"
)
)
)
*525 (CptPort
uid 84658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,240625,196000,241375"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
r 46
tg (CPTG
uid 84660,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84661,0
va (VaSet
)
xt "197000,240500,206200,241500"
st "adc_offset_dat_i : (15:0)"
blo "197000,241300"
)
)
)
]
shape (Rectangle
uid 84663,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "196000,186000,225000,242000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 84664,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*526 (Text
uid 84665,0
va (VaSet
font "Arial,8,1"
)
xt "208400,214000,214100,215000"
st "readout_card"
blo "208400,214800"
)
*527 (Text
uid 84666,0
va (VaSet
font "Arial,8,1"
)
xt "208400,215000,214300,216000"
st "flux_loop_ctrl"
blo "208400,215800"
)
*528 (Text
uid 84667,0
va (VaSet
font "Arial,8,1"
)
xt "208400,216000,209000,217000"
st "I7"
blo "208400,216800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 84668,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 84669,0
text (MLText
uid 84670,0
va (VaSet
font "Courier New,8,0"
)
xt "181000,186000,181000,186000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*529 (SaComponent
uid 84855,0
optionalChildren [
*530 (CptPort
uid 84671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,245625,222750,246375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 28
r 1
tg (CPTG
uid 84673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84674,0
va (VaSet
)
xt "218200,245500,221500,246500"
st "adc_clk_o"
ju 2
blo "221500,246300"
)
)
)
*531 (CptPort
uid 84675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,245125,193000,245875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 84677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84678,0
va (VaSet
)
xt "194000,245000,200200,246000"
st "adc_coadd_en_i"
blo "194000,245800"
)
)
)
*532 (CptPort
uid 84679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,247125,193000,247875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 84681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84682,0
va (VaSet
)
xt "194000,247000,200600,248000"
st "adc_dat_i : (13:0)"
blo "194000,247800"
)
)
)
*533 (CptPort
uid 84683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,249125,193000,249875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 84685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84686,0
va (VaSet
)
xt "194000,249000,197200,250000"
st "adc_ovr_i"
blo "194000,249800"
)
)
)
*534 (CptPort
uid 84687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,251125,193000,251875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 84689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84690,0
va (VaSet
)
xt "194000,251000,197200,252000"
st "adc_rdy_i"
blo "194000,251800"
)
)
)
*535 (CptPort
uid 84691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,253125,193000,253875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 84693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84694,0
va (VaSet
)
xt "194000,253000,197100,254000"
st "clk_200_i"
blo "194000,253800"
)
)
)
*536 (CptPort
uid 84695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,254125,193000,254875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 84697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84698,0
va (VaSet
)
xt "194000,254000,196700,255000"
st "clk_50_i"
blo "194000,254800"
)
)
)
*537 (CptPort
uid 84699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,256125,193000,256875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 84701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84702,0
va (VaSet
)
xt "194000,256000,202700,257000"
st "coadded_addr_i : (5:0)"
blo "194000,256800"
)
)
)
*538 (CptPort
uid 84703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,247125,222750,247875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 29
r 9
tg (CPTG
uid 84705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84706,0
va (VaSet
)
xt "212700,247000,221500,248000"
st "coadded_dat_o : (31:0)"
ju 2
blo "221500,247800"
)
)
)
*539 (CptPort
uid 84707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84708,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,258125,193000,258875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 84709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84710,0
va (VaSet
)
xt "194000,258000,201500,259000"
st "const_val_i : (13:0)"
blo "194000,258800"
)
)
)
*540 (CptPort
uid 84711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84712,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,248625,222750,249375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 30
r 11
tg (CPTG
uid 84713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84714,0
va (VaSet
)
xt "215400,248500,221500,249500"
st "d_addr_o : (5:0)"
ju 2
blo "221500,249300"
)
)
)
*541 (CptPort
uid 84715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84716,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,260125,193000,260875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 84717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84718,0
va (VaSet
)
xt "194000,260000,199800,261000"
st "d_dat_i : (31:0)"
blo "194000,260800"
)
)
)
*542 (CptPort
uid 84719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,250125,222750,250875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 31
r 13
tg (CPTG
uid 84721,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84722,0
va (VaSet
)
xt "218200,250000,221500,251000"
st "dac_clk_o"
ju 2
blo "221500,250800"
)
)
)
*543 (CptPort
uid 84723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,262125,193000,262875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 84725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84726,0
va (VaSet
)
xt "194000,262000,199200,263000"
st "dac_dat_en_i"
blo "194000,262800"
)
)
)
*544 (CptPort
uid 84727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,251625,222750,252375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 32
r 15
tg (CPTG
uid 84729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84730,0
va (VaSet
)
xt "214700,251500,221500,252500"
st "dac_dat_o : (13:0)"
ju 2
blo "221500,252300"
)
)
)
*545 (CptPort
uid 84731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,253125,222750,253875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 33
r 16
tg (CPTG
uid 84733,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84734,0
va (VaSet
)
xt "211900,253000,221500,254000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "221500,253800"
)
)
)
*546 (CptPort
uid 84735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,264125,193000,264875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 84737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84738,0
va (VaSet
)
xt "194000,264000,203300,265000"
st "filter_coeff_dat_i : (31:0)"
blo "194000,264800"
)
)
)
*547 (CptPort
uid 84739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,266125,193000,266875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 84741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84742,0
va (VaSet
)
xt "194000,266000,202200,267000"
st "filtered_addr_i : (5:0)"
blo "194000,266800"
)
)
)
*548 (CptPort
uid 84743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,254625,222750,255375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 19
tg (CPTG
uid 84745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84746,0
va (VaSet
)
xt "213200,254500,221500,255500"
st "filtered_dat_o : (31:0)"
ju 2
blo "221500,255300"
)
)
)
*549 (CptPort
uid 84747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84748,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,268125,193000,268875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 84749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84750,0
va (VaSet
)
xt "194000,268000,200700,269000"
st "fsfb_addr_i : (5:0)"
blo "194000,268800"
)
)
)
*550 (CptPort
uid 84751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,256125,222750,256875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 21
tg (CPTG
uid 84753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84754,0
va (VaSet
)
xt "214700,256000,221500,257000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "221500,256800"
)
)
)
*551 (CptPort
uid 84755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,257625,222750,258375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 22
tg (CPTG
uid 84757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84758,0
va (VaSet
)
xt "215600,257500,221500,258500"
st "i_addr_o : (5:0)"
ju 2
blo "221500,258300"
)
)
)
*552 (CptPort
uid 84759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,270125,193000,270875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 84761,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84762,0
va (VaSet
)
xt "194000,270000,199600,271000"
st "i_dat_i : (31:0)"
blo "194000,270800"
)
)
)
*553 (CptPort
uid 84763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,259125,222750,259875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 37
r 24
tg (CPTG
uid 84765,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84766,0
va (VaSet
)
xt "212500,259000,221500,260000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "221500,259800"
)
)
)
*554 (CptPort
uid 84767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,271125,193000,271875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 25
tg (CPTG
uid 84769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84770,0
va (VaSet
)
xt "194000,271000,201600,272000"
st "offset_dat_i : (31:0)"
blo "194000,271800"
)
)
)
*555 (CptPort
uid 84771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,260625,222750,261375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 26
tg (CPTG
uid 84773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84774,0
va (VaSet
)
xt "215400,260500,221500,261500"
st "p_addr_o : (5:0)"
ju 2
blo "221500,261300"
)
)
)
*556 (CptPort
uid 84775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,273125,193000,273875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 27
tg (CPTG
uid 84777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84778,0
va (VaSet
)
xt "194000,273000,199800,274000"
st "p_dat_i : (31:0)"
blo "194000,273800"
)
)
)
*557 (CptPort
uid 84779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,275125,193000,275875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 28
tg (CPTG
uid 84781,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84782,0
va (VaSet
)
xt "194000,275000,201500,276000"
st "ramp_amp_i : (13:0)"
blo "194000,275800"
)
)
)
*558 (CptPort
uid 84783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,262125,222750,262875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 39
r 29
tg (CPTG
uid 84785,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84786,0
va (VaSet
)
xt "218000,262000,221500,263000"
st "raw_ack_o"
ju 2
blo "221500,262800"
)
)
)
*559 (CptPort
uid 84787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,277125,193000,277875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 20
r 30
tg (CPTG
uid 84789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84790,0
va (VaSet
)
xt "194000,277000,201100,278000"
st "raw_addr_i : (12:0)"
blo "194000,277800"
)
)
)
*560 (CptPort
uid 84791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,263625,222750,264375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 40
r 31
tg (CPTG
uid 84793,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84794,0
va (VaSet
)
xt "214700,263500,221500,264500"
st "raw_dat_o : (13:0)"
ju 2
blo "221500,264300"
)
)
)
*561 (CptPort
uid 84795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,279125,193000,279875"
)
n "raw_req_i"
t "std_logic"
o 21
r 32
tg (CPTG
uid 84797,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84798,0
va (VaSet
)
xt "194000,279000,197400,280000"
st "raw_req_i"
blo "194000,279800"
)
)
)
*562 (CptPort
uid 84799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,283125,193000,283875"
)
n "row_switch_i"
t "std_logic"
o 23
r 33
tg (CPTG
uid 84801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84802,0
va (VaSet
)
xt "194000,283000,199100,284000"
st "row_switch_i"
blo "194000,283800"
)
)
)
*563 (CptPort
uid 84803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,285125,193000,285875"
)
n "rst_i"
t "std_logic"
o 24
r 34
tg (CPTG
uid 84805,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84806,0
va (VaSet
)
xt "194000,285000,195500,286000"
st "rst_i"
blo "194000,285800"
)
)
)
*564 (CptPort
uid 84807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,265125,222750,265875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 41
r 35
tg (CPTG
uid 84809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84810,0
va (VaSet
)
xt "211700,265000,221500,266000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "221500,265800"
)
)
)
*565 (CptPort
uid 84811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,287125,193000,287875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 36
tg (CPTG
uid 84813,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84814,0
va (VaSet
)
xt "194000,287000,202400,288000"
st "sa_bias_dat_i : (31:0)"
blo "194000,287800"
)
)
)
*566 (CptPort
uid 84815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,288125,193000,288875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
r 37
tg (CPTG
uid 84817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84818,0
va (VaSet
)
xt "194000,288000,202000,289000"
st "servo_mode_i : (1:0)"
blo "194000,288800"
)
)
)
*567 (CptPort
uid 84819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,266625,222750,267375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 38
tg (CPTG
uid 84821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84822,0
va (VaSet
)
xt "215400,266500,221500,267500"
st "z_addr_o : (5:0)"
ju 2
blo "221500,267300"
)
)
)
*568 (CptPort
uid 84823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,290125,193000,290875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
r 39
tg (CPTG
uid 84825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84826,0
va (VaSet
)
xt "194000,290000,199800,291000"
st "z_dat_i : (31:0)"
blo "194000,290800"
)
)
)
*569 (CptPort
uid 84827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,292125,193000,292875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 19
r 40
tg (CPTG
uid 84829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84830,0
va (VaSet
)
xt "194000,292000,203700,293000"
st "ramp_step_size_i : (13:0)"
blo "194000,292800"
)
)
)
*570 (CptPort
uid 84831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,294125,193000,294875"
)
n "initialize_window_i"
t "std_logic"
o 15
r 41
tg (CPTG
uid 84833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84834,0
va (VaSet
)
xt "194000,294000,201000,295000"
st "initialize_window_i"
blo "194000,294800"
)
)
)
*571 (CptPort
uid 84835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,296125,193000,296875"
)
n "restart_frame_aligned_i"
t "std_logic"
o 22
r 42
tg (CPTG
uid 84837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84838,0
va (VaSet
)
xt "194000,296000,203200,297000"
st "restart_frame_aligned_i"
blo "194000,296800"
)
)
)
*572 (CptPort
uid 84839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,297125,193000,297875"
)
n "restart_frame_1row_post_i"
t "std_logic"
o 43
r 43
tg (CPTG
uid 84841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84842,0
va (VaSet
)
xt "194000,297000,204100,298000"
st "restart_frame_1row_post_i"
blo "194000,297800"
)
)
)
*573 (CptPort
uid 84843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,298125,193000,298875"
)
n "restart_frame_1row_prev_i"
t "std_logic"
o 43
r 44
tg (CPTG
uid 84845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84846,0
va (VaSet
)
xt "194000,298000,204100,299000"
st "restart_frame_1row_prev_i"
blo "194000,298800"
)
)
)
*574 (CptPort
uid 84847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,268125,222750,268875"
)
n "adc_offset_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 45
tg (CPTG
uid 84849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84850,0
va (VaSet
)
xt "211500,268000,221000,269000"
st "adc_offset_addr_o : (5:0)"
ju 2
blo "221000,268800"
)
)
)
*575 (CptPort
uid 84851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,299125,193000,299875"
)
n "adc_offset_dat_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
r 46
tg (CPTG
uid 84853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84854,0
va (VaSet
)
xt "194000,299000,203200,300000"
st "adc_offset_dat_i : (15:0)"
blo "194000,299800"
)
)
)
]
shape (Rectangle
uid 84856,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "193000,244500,222000,300500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 84857,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*576 (Text
uid 84858,0
va (VaSet
font "Arial,8,1"
)
xt "205400,272500,211100,273500"
st "readout_card"
blo "205400,273300"
)
*577 (Text
uid 84859,0
va (VaSet
font "Arial,8,1"
)
xt "205400,273500,211300,274500"
st "flux_loop_ctrl"
blo "205400,274300"
)
*578 (Text
uid 84860,0
va (VaSet
font "Arial,8,1"
)
xt "205400,274500,206000,275500"
st "I9"
blo "205400,275300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 84861,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 84862,0
text (MLText
uid 84863,0
va (VaSet
font "Courier New,8,0"
)
xt "178000,244500,178000,244500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*579 (CommentText
uid 85242,0
shape (Rectangle
uid 85243,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "73500,162000,85000,165000"
)
oxt "0,0,15000,5000"
text (MLText
uid 85244,0
va (VaSet
fg "0,0,32768"
)
xt "73700,162200,77300,163200"
st "
Completed
"
tm "CommentText"
wrapOption 3
visibleHeight 3000
visibleWidth 11500
)
)
*580 (SaComponent
uid 85613,0
optionalChildren [
*581 (CptPort
uid 85293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,71125,108000,71875"
)
n "coadded_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 1
tg (CPTG
uid 85295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85296,0
va (VaSet
)
xt "108500,71000,118700,72000"
st "coadded_dat_ch1_i : (31:0)"
blo "108500,71800"
)
)
)
*582 (CptPort
uid 85297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,73125,108000,73875"
)
n "coadded_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 2
r 2
tg (CPTG
uid 85299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85300,0
va (VaSet
)
xt "108500,73000,118700,74000"
st "coadded_dat_ch2_i : (31:0)"
blo "108500,73800"
)
)
)
*583 (CptPort
uid 85301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,74625,108000,75375"
)
n "coadded_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 85303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85304,0
va (VaSet
)
xt "108500,74500,118700,75500"
st "coadded_dat_ch3_i : (31:0)"
blo "108500,75300"
)
)
)
*584 (CptPort
uid 85305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,76625,108000,77375"
)
n "coadded_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 4
r 4
tg (CPTG
uid 85307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85308,0
va (VaSet
)
xt "108500,76500,118700,77500"
st "coadded_dat_ch4_i : (31:0)"
blo "108500,77300"
)
)
)
*585 (CptPort
uid 85309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,78625,108000,79375"
)
n "coadded_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
r 5
tg (CPTG
uid 85311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85312,0
va (VaSet
)
xt "108500,78500,118700,79500"
st "coadded_dat_ch5_i : (31:0)"
blo "108500,79300"
)
)
)
*586 (CptPort
uid 85313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,80125,108000,80875"
)
n "coadded_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 6
r 6
tg (CPTG
uid 85315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85316,0
va (VaSet
)
xt "108500,80000,118700,81000"
st "coadded_dat_ch6_i : (31:0)"
blo "108500,80800"
)
)
)
*587 (CptPort
uid 85317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,82125,108000,82875"
)
n "coadded_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
r 7
tg (CPTG
uid 85319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85320,0
va (VaSet
)
xt "108500,82000,118700,83000"
st "coadded_dat_ch7_i : (31:0)"
blo "108500,82800"
)
)
)
*588 (CptPort
uid 85321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,84125,108000,84875"
)
n "filtered_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 8
r 8
tg (CPTG
uid 85323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85324,0
va (VaSet
)
xt "108500,84000,118200,85000"
st "filtered_dat_ch1_i : (31:0)"
blo "108500,84800"
)
)
)
*589 (CptPort
uid 85325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,85625,108000,86375"
)
n "filtered_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 9
tg (CPTG
uid 85327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85328,0
va (VaSet
)
xt "108500,85500,118200,86500"
st "filtered_dat_ch2_i : (31:0)"
blo "108500,86300"
)
)
)
*590 (CptPort
uid 85329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,87625,108000,88375"
)
n "filtered_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
r 10
tg (CPTG
uid 85331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85332,0
va (VaSet
)
xt "108500,87500,118200,88500"
st "filtered_dat_ch3_i : (31:0)"
blo "108500,88300"
)
)
)
*591 (CptPort
uid 85333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,89625,108000,90375"
)
n "filtered_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 11
tg (CPTG
uid 85335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85336,0
va (VaSet
)
xt "108500,89500,118200,90500"
st "filtered_dat_ch4_i : (31:0)"
blo "108500,90300"
)
)
)
*592 (CptPort
uid 85337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,91625,108000,92375"
)
n "filtered_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
r 12
tg (CPTG
uid 85339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85340,0
va (VaSet
)
xt "108500,91500,118200,92500"
st "filtered_dat_ch5_i : (31:0)"
blo "108500,92300"
)
)
)
*593 (CptPort
uid 85341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,93125,108000,93875"
)
n "filtered_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
r 13
tg (CPTG
uid 85343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85344,0
va (VaSet
)
xt "108500,93000,118200,94000"
st "filtered_dat_ch6_i : (31:0)"
blo "108500,93800"
)
)
)
*594 (CptPort
uid 85345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,95125,108000,95875"
)
n "filtered_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 14
tg (CPTG
uid 85347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85348,0
va (VaSet
)
xt "108500,95000,118200,96000"
st "filtered_dat_ch7_i : (31:0)"
blo "108500,95800"
)
)
)
*595 (CptPort
uid 85349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,97125,108000,97875"
)
n "fsfb_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 15
tg (CPTG
uid 85351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85352,0
va (VaSet
)
xt "108500,97000,117100,98000"
st "fsfb_dat_ch1_i : (31:0)"
blo "108500,97800"
)
)
)
*596 (CptPort
uid 85353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,98625,108000,99375"
)
n "fsfb_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 16
tg (CPTG
uid 85355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85356,0
va (VaSet
)
xt "108500,98500,117100,99500"
st "fsfb_dat_ch2_i : (31:0)"
blo "108500,99300"
)
)
)
*597 (CptPort
uid 85357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,100625,108000,101375"
)
n "fsfb_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
r 17
tg (CPTG
uid 85359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85360,0
va (VaSet
)
xt "108500,100500,117100,101500"
st "fsfb_dat_ch3_i : (31:0)"
blo "108500,101300"
)
)
)
*598 (CptPort
uid 85361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,102625,108000,103375"
)
n "fsfb_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 18
r 18
tg (CPTG
uid 85363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85364,0
va (VaSet
)
xt "108500,102500,117100,103500"
st "fsfb_dat_ch4_i : (31:0)"
blo "108500,103300"
)
)
)
*599 (CptPort
uid 85365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,104125,108000,104875"
)
n "fsfb_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 19
r 19
tg (CPTG
uid 85367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85368,0
va (VaSet
)
xt "108500,104000,117100,105000"
st "fsfb_dat_ch5_i : (31:0)"
blo "108500,104800"
)
)
)
*600 (CptPort
uid 85369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,106125,108000,106875"
)
n "fsfb_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 20
r 20
tg (CPTG
uid 85371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85372,0
va (VaSet
)
xt "108500,106000,117100,107000"
st "fsfb_dat_ch6_i : (31:0)"
blo "108500,106800"
)
)
)
*601 (CptPort
uid 85373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,108125,108000,108875"
)
n "fsfb_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 21
r 21
tg (CPTG
uid 85375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85376,0
va (VaSet
)
xt "108500,108000,117100,109000"
st "fsfb_dat_ch7_i : (31:0)"
blo "108500,108800"
)
)
)
*602 (CptPort
uid 85377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,110125,108000,110875"
)
n "raw_ack_ch1_i"
t "std_logic"
o 22
r 22
tg (CPTG
uid 85379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85380,0
va (VaSet
)
xt "108500,110000,114200,111000"
st "raw_ack_ch1_i"
blo "108500,110800"
)
)
)
*603 (CptPort
uid 85381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,111625,108000,112375"
)
n "raw_ack_ch2_i"
t "std_logic"
o 23
r 23
tg (CPTG
uid 85383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85384,0
va (VaSet
)
xt "108500,111500,114200,112500"
st "raw_ack_ch2_i"
blo "108500,112300"
)
)
)
*604 (CptPort
uid 85385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,113625,108000,114375"
)
n "raw_ack_ch3_i"
t "std_logic"
o 24
r 24
tg (CPTG
uid 85387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85388,0
va (VaSet
)
xt "108500,113500,114200,114500"
st "raw_ack_ch3_i"
blo "108500,114300"
)
)
)
*605 (CptPort
uid 85389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,115625,108000,116375"
)
n "raw_ack_ch4_i"
t "std_logic"
o 25
r 25
tg (CPTG
uid 85391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85392,0
va (VaSet
)
xt "108500,115500,114200,116500"
st "raw_ack_ch4_i"
blo "108500,116300"
)
)
)
*606 (CptPort
uid 85393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,117125,108000,117875"
)
n "raw_ack_ch5_i"
t "std_logic"
o 26
r 26
tg (CPTG
uid 85395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85396,0
va (VaSet
)
xt "108500,117000,114200,118000"
st "raw_ack_ch5_i"
blo "108500,117800"
)
)
)
*607 (CptPort
uid 85397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,119125,108000,119875"
)
n "raw_ack_ch6_i"
t "std_logic"
o 27
r 27
tg (CPTG
uid 85399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85400,0
va (VaSet
)
xt "108500,119000,114200,120000"
st "raw_ack_ch6_i"
blo "108500,119800"
)
)
)
*608 (CptPort
uid 85401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,121125,108000,121875"
)
n "raw_ack_ch7_i"
t "std_logic"
o 28
r 28
tg (CPTG
uid 85403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85404,0
va (VaSet
)
xt "108500,121000,114200,122000"
st "raw_ack_ch7_i"
blo "108500,121800"
)
)
)
*609 (CptPort
uid 85405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,122625,108000,123375"
)
n "raw_dat_ch1_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 29
r 32
tg (CPTG
uid 85407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85408,0
va (VaSet
)
xt "108500,122500,117100,123500"
st "raw_dat_ch1_i : (13:0)"
blo "108500,123300"
)
)
)
*610 (CptPort
uid 85409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,124625,108000,125375"
)
n "raw_dat_ch2_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 30
r 33
tg (CPTG
uid 85411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85412,0
va (VaSet
)
xt "108500,124500,117100,125500"
st "raw_dat_ch2_i : (13:0)"
blo "108500,125300"
)
)
)
*611 (CptPort
uid 85413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,126625,108000,127375"
)
n "raw_dat_ch3_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 31
r 34
tg (CPTG
uid 85415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85416,0
va (VaSet
)
xt "108500,126500,117100,127500"
st "raw_dat_ch3_i : (13:0)"
blo "108500,127300"
)
)
)
*612 (CptPort
uid 85417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,128625,108000,129375"
)
n "raw_dat_ch4_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 32
r 35
tg (CPTG
uid 85419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85420,0
va (VaSet
)
xt "108500,128500,117100,129500"
st "raw_dat_ch4_i : (13:0)"
blo "108500,129300"
)
)
)
*613 (CptPort
uid 85421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,130125,108000,130875"
)
n "raw_dat_ch5_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 33
r 36
tg (CPTG
uid 85423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85424,0
va (VaSet
)
xt "108500,130000,117100,131000"
st "raw_dat_ch5_i : (13:0)"
blo "108500,130800"
)
)
)
*614 (CptPort
uid 85425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,78625,132750,79375"
)
n "raw_req_ch2_o"
t "std_logic"
m 1
o 65
r 38
tg (CPTG
uid 85427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85428,0
va (VaSet
)
xt "125500,78500,131500,79500"
st "raw_req_ch2_o"
ju 2
blo "131500,79300"
)
)
)
*615 (CptPort
uid 85429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,80125,132750,80875"
)
n "raw_req_ch3_o"
t "std_logic"
m 1
o 66
r 39
tg (CPTG
uid 85431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85432,0
va (VaSet
)
xt "125500,80000,131500,81000"
st "raw_req_ch3_o"
ju 2
blo "131500,80800"
)
)
)
*616 (CptPort
uid 85433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,82125,132750,82875"
)
n "raw_req_ch4_o"
t "std_logic"
m 1
o 67
r 40
tg (CPTG
uid 85435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85436,0
va (VaSet
)
xt "125500,82000,131500,83000"
st "raw_req_ch4_o"
ju 2
blo "131500,82800"
)
)
)
*617 (CptPort
uid 85437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,84125,132750,84875"
)
n "raw_req_ch5_o"
t "std_logic"
m 1
o 68
r 41
tg (CPTG
uid 85439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85440,0
va (VaSet
)
xt "125500,84000,131500,85000"
st "raw_req_ch5_o"
ju 2
blo "131500,84800"
)
)
)
*618 (CptPort
uid 85441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,85625,132750,86375"
)
n "raw_req_ch6_o"
t "std_logic"
m 1
o 69
r 42
tg (CPTG
uid 85443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85444,0
va (VaSet
)
xt "125500,85500,131500,86500"
st "raw_req_ch6_o"
ju 2
blo "131500,86300"
)
)
)
*619 (CptPort
uid 85445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,87625,132750,88375"
)
n "raw_req_ch7_o"
t "std_logic"
m 1
o 70
r 43
tg (CPTG
uid 85447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85448,0
va (VaSet
)
xt "125500,87500,131500,88500"
st "raw_req_ch7_o"
ju 2
blo "131500,88300"
)
)
)
*620 (CptPort
uid 85449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,71125,132750,71875"
)
n "raw_addr_ch5_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 61
r 29
tg (CPTG
uid 85451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85452,0
va (VaSet
)
xt "122200,71000,131500,72000"
st "raw_addr_ch5_o : (12:0)"
ju 2
blo "131500,71800"
)
)
)
*621 (CptPort
uid 85453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,73125,132750,73875"
)
n "raw_addr_ch6_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 62
r 30
tg (CPTG
uid 85455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85456,0
va (VaSet
)
xt "122200,73000,131500,74000"
st "raw_addr_ch6_o : (12:0)"
ju 2
blo "131500,73800"
)
)
)
*622 (CptPort
uid 85457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,74625,132750,75375"
)
n "raw_addr_ch7_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 63
r 31
tg (CPTG
uid 85459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85460,0
va (VaSet
)
xt "122200,74500,131500,75500"
st "raw_addr_ch7_o : (12:0)"
ju 2
blo "131500,75300"
)
)
)
*623 (CptPort
uid 85461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,76625,132750,77375"
)
n "raw_req_ch1_o"
t "std_logic"
m 1
o 64
r 37
tg (CPTG
uid 85463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85464,0
va (VaSet
)
xt "125500,76500,131500,77500"
st "raw_req_ch1_o"
ju 2
blo "131500,77300"
)
)
)
*624 (CptPort
uid 85465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,89625,132750,90375"
)
n "coadded_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 44
tg (CPTG
uid 85467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85468,0
va (VaSet
)
xt "121000,89500,131500,90500"
st "coadded_addr_ch1_o : (5:0)"
ju 2
blo "131500,90300"
)
)
)
*625 (CptPort
uid 85469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,91625,132750,92375"
)
n "coadded_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 45
tg (CPTG
uid 85471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85472,0
va (VaSet
)
xt "121000,91500,131500,92500"
st "coadded_addr_ch2_o : (5:0)"
ju 2
blo "131500,92300"
)
)
)
*626 (CptPort
uid 85473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,93125,132750,93875"
)
n "coadded_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 38
r 46
tg (CPTG
uid 85475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85476,0
va (VaSet
)
xt "121000,93000,131500,94000"
st "coadded_addr_ch3_o : (5:0)"
ju 2
blo "131500,93800"
)
)
)
*627 (CptPort
uid 85477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,95125,132750,95875"
)
n "coadded_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 39
r 47
tg (CPTG
uid 85479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85480,0
va (VaSet
)
xt "121000,95000,131500,96000"
st "coadded_addr_ch4_o : (5:0)"
ju 2
blo "131500,95800"
)
)
)
*628 (CptPort
uid 85481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,97125,132750,97875"
)
n "coadded_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 48
tg (CPTG
uid 85483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85484,0
va (VaSet
)
xt "121000,97000,131500,98000"
st "coadded_addr_ch5_o : (5:0)"
ju 2
blo "131500,97800"
)
)
)
*629 (CptPort
uid 85485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,98625,132750,99375"
)
n "coadded_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 49
tg (CPTG
uid 85487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85488,0
va (VaSet
)
xt "121000,98500,131500,99500"
st "coadded_addr_ch6_o : (5:0)"
ju 2
blo "131500,99300"
)
)
)
*630 (CptPort
uid 85489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,100625,132750,101375"
)
n "coadded_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 42
r 50
tg (CPTG
uid 85491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85492,0
va (VaSet
)
xt "121000,100500,131500,101500"
st "coadded_addr_ch7_o : (5:0)"
ju 2
blo "131500,101300"
)
)
)
*631 (CptPort
uid 85493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,102625,132750,103375"
)
n "filtered_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 43
r 51
tg (CPTG
uid 85495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85496,0
va (VaSet
)
xt "121500,102500,131500,103500"
st "filtered_addr_ch1_o : (5:0)"
ju 2
blo "131500,103300"
)
)
)
*632 (CptPort
uid 85497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,104125,132750,104875"
)
n "filtered_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 44
r 52
tg (CPTG
uid 85499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85500,0
va (VaSet
)
xt "121500,104000,131500,105000"
st "filtered_addr_ch2_o : (5:0)"
ju 2
blo "131500,104800"
)
)
)
*633 (CptPort
uid 85501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,106125,132750,106875"
)
n "filtered_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 45
r 53
tg (CPTG
uid 85503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85504,0
va (VaSet
)
xt "121500,106000,131500,107000"
st "filtered_addr_ch3_o : (5:0)"
ju 2
blo "131500,106800"
)
)
)
*634 (CptPort
uid 85505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,108125,132750,108875"
)
n "filtered_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 46
r 54
tg (CPTG
uid 85507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85508,0
va (VaSet
)
xt "121500,108000,131500,109000"
st "filtered_addr_ch4_o : (5:0)"
ju 2
blo "131500,108800"
)
)
)
*635 (CptPort
uid 85509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,110125,132750,110875"
)
n "filtered_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 47
r 55
tg (CPTG
uid 85511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85512,0
va (VaSet
)
xt "121500,110000,131500,111000"
st "filtered_addr_ch5_o : (5:0)"
ju 2
blo "131500,110800"
)
)
)
*636 (CptPort
uid 85513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,111625,132750,112375"
)
n "filtered_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 48
r 56
tg (CPTG
uid 85515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85516,0
va (VaSet
)
xt "121500,111500,131500,112500"
st "filtered_addr_ch6_o : (5:0)"
ju 2
blo "131500,112300"
)
)
)
*637 (CptPort
uid 85517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,113625,132750,114375"
)
n "filtered_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 49
r 57
tg (CPTG
uid 85519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85520,0
va (VaSet
)
xt "121500,113500,131500,114500"
st "filtered_addr_ch7_o : (5:0)"
ju 2
blo "131500,114300"
)
)
)
*638 (CptPort
uid 85521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,115625,132750,116375"
)
n "fsfb_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 50
r 58
tg (CPTG
uid 85523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85524,0
va (VaSet
)
xt "122600,115500,131500,116500"
st "fsfb_addr_ch1_o : (5:0)"
ju 2
blo "131500,116300"
)
)
)
*639 (CptPort
uid 85525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,117125,132750,117875"
)
n "fsfb_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 51
r 59
tg (CPTG
uid 85527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85528,0
va (VaSet
)
xt "122600,117000,131500,118000"
st "fsfb_addr_ch2_o : (5:0)"
ju 2
blo "131500,117800"
)
)
)
*640 (CptPort
uid 85529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,119125,132750,119875"
)
n "fsfb_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 52
r 60
tg (CPTG
uid 85531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85532,0
va (VaSet
)
xt "122600,119000,131500,120000"
st "fsfb_addr_ch3_o : (5:0)"
ju 2
blo "131500,119800"
)
)
)
*641 (CptPort
uid 85533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,121125,132750,121875"
)
n "fsfb_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 53
r 61
tg (CPTG
uid 85535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85536,0
va (VaSet
)
xt "122600,121000,131500,122000"
st "fsfb_addr_ch4_o : (5:0)"
ju 2
blo "131500,121800"
)
)
)
*642 (CptPort
uid 85537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,122625,132750,123375"
)
n "fsfb_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 54
r 62
tg (CPTG
uid 85539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85540,0
va (VaSet
)
xt "122600,122500,131500,123500"
st "fsfb_addr_ch5_o : (5:0)"
ju 2
blo "131500,123300"
)
)
)
*643 (CptPort
uid 85541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,124625,132750,125375"
)
n "fsfb_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 55
r 63
tg (CPTG
uid 85543,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85544,0
va (VaSet
)
xt "122600,124500,131500,125500"
st "fsfb_addr_ch6_o : (5:0)"
ju 2
blo "131500,125300"
)
)
)
*644 (CptPort
uid 85545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,126625,132750,127375"
)
n "fsfb_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 56
r 64
tg (CPTG
uid 85547,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85548,0
va (VaSet
)
xt "122600,126500,131500,127500"
st "fsfb_addr_ch7_o : (5:0)"
ju 2
blo "131500,127300"
)
)
)
*645 (CptPort
uid 85549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,128625,132750,129375"
)
n "raw_addr_ch1_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 57
r 65
tg (CPTG
uid 85551,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85552,0
va (VaSet
)
xt "122200,128500,131500,129500"
st "raw_addr_ch1_o : (12:0)"
ju 2
blo "131500,129300"
)
)
)
*646 (CptPort
uid 85553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,130125,132750,130875"
)
n "raw_addr_ch2_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 58
r 66
tg (CPTG
uid 85555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85556,0
va (VaSet
)
xt "122200,130000,131500,131000"
st "raw_addr_ch2_o : (12:0)"
ju 2
blo "131500,130800"
)
)
)
*647 (CptPort
uid 85557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,132125,132750,132875"
)
n "raw_addr_ch3_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 59
r 67
tg (CPTG
uid 85559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85560,0
va (VaSet
)
xt "122200,132000,131500,133000"
st "raw_addr_ch3_o : (12:0)"
ju 2
blo "131500,132800"
)
)
)
*648 (CptPort
uid 85561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,134125,132750,134875"
)
n "raw_addr_ch4_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 60
r 68
tg (CPTG
uid 85563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85564,0
va (VaSet
)
xt "122200,134000,131500,135000"
st "raw_addr_ch4_o : (12:0)"
ju 2
blo "131500,134800"
)
)
)
*649 (CptPort
uid 85565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,132125,108000,132875"
)
n "raw_dat_ch6_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 34
r 69
tg (CPTG
uid 85567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85568,0
va (VaSet
)
xt "108500,132000,117100,133000"
st "raw_dat_ch6_i : (13:0)"
blo "108500,132800"
)
)
)
*650 (CptPort
uid 85569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,134125,108000,134875"
)
n "raw_dat_ch7_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 35
r 70
tg (CPTG
uid 85571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85572,0
va (VaSet
)
xt "108500,134000,117100,135000"
st "raw_dat_ch7_i : (13:0)"
blo "108500,134800"
)
)
)
*651 (CptPort
uid 85573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,135625,132750,136375"
)
n "coadded_addr_ch0_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 71
r 71
tg (CPTG
uid 85575,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85576,0
va (VaSet
)
xt "121000,135500,131500,136500"
st "coadded_addr_ch0_o : (5:0)"
ju 2
blo "131500,136300"
)
)
)
*652 (CptPort
uid 85577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,135625,108000,136375"
)
n "coadded_dat_ch0_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 71
r 72
tg (CPTG
uid 85579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85580,0
va (VaSet
)
xt "108500,135500,118700,136500"
st "coadded_dat_ch0_i : (31:0)"
blo "108500,136300"
)
)
)
*653 (CptPort
uid 85581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,137625,132750,138375"
)
n "filtered_addr_ch0_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 71
r 73
tg (CPTG
uid 85583,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85584,0
va (VaSet
)
xt "121500,137500,131500,138500"
st "filtered_addr_ch0_o : (5:0)"
ju 2
blo "131500,138300"
)
)
)
*654 (CptPort
uid 85585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,137625,108000,138375"
)
n "filtered_dat_ch0_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 71
r 74
tg (CPTG
uid 85587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85588,0
va (VaSet
)
xt "108500,137500,118200,138500"
st "filtered_dat_ch0_i : (31:0)"
blo "108500,138300"
)
)
)
*655 (CptPort
uid 85589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,139625,132750,140375"
)
n "fsfb_addr_ch0_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 71
r 75
tg (CPTG
uid 85591,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85592,0
va (VaSet
)
xt "122600,139500,131500,140500"
st "fsfb_addr_ch0_o : (5:0)"
ju 2
blo "131500,140300"
)
)
)
*656 (CptPort
uid 85593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,139625,108000,140375"
)
n "fsfb_dat_ch0_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 71
r 76
tg (CPTG
uid 85595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85596,0
va (VaSet
)
xt "108500,139500,117100,140500"
st "fsfb_dat_ch0_i : (31:0)"
blo "108500,140300"
)
)
)
*657 (CptPort
uid 85597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85598,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,141125,108000,141875"
)
n "raw_ack_ch0_i"
t "std_logic"
o 71
r 77
tg (CPTG
uid 85599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85600,0
va (VaSet
)
xt "108500,141000,114200,142000"
st "raw_ack_ch0_i"
blo "108500,141800"
)
)
)
*658 (CptPort
uid 85601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,141125,132750,141875"
)
n "raw_addr_ch0_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 71
r 78
tg (CPTG
uid 85603,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85604,0
va (VaSet
)
xt "122200,141000,131500,142000"
st "raw_addr_ch0_o : (12:0)"
ju 2
blo "131500,141800"
)
)
)
*659 (CptPort
uid 85605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,143125,108000,143875"
)
n "raw_dat_ch0_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 71
r 79
tg (CPTG
uid 85607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85608,0
va (VaSet
)
xt "108500,143000,117100,144000"
st "raw_dat_ch0_i : (13:0)"
blo "108500,143800"
)
)
)
*660 (CptPort
uid 85609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,143125,132750,143875"
)
n "raw_req_ch0_o"
t "std_logic"
m 1
o 71
r 80
tg (CPTG
uid 85611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85612,0
va (VaSet
)
xt "125500,143000,131500,144000"
st "raw_req_ch0_o"
ju 2
blo "131500,143800"
)
)
)
]
shape (Rectangle
uid 85614,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "108000,70500,132000,144500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 85615,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*661 (Text
uid 85616,0
va (VaSet
font "Arial,8,1"
)
xt "114900,115000,120600,116000"
st "readout_card"
blo "114900,115800"
)
*662 (Text
uid 85617,0
va (VaSet
font "Arial,8,1"
)
xt "114900,116000,121600,117000"
st "wbs_frame_data"
blo "114900,116800"
)
*663 (Text
uid 85618,0
va (VaSet
font "Arial,8,1"
)
xt "114900,117000,115900,118000"
st "I10"
blo "114900,117800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 85619,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 85620,0
text (MLText
uid 85621,0
va (VaSet
font "Courier New,8,0"
)
xt "93000,76500,93000,76500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*664 (SaComponent
uid 86658,0
optionalChildren [
*665 (CptPort
uid 86175,0
optionalChildren [
*666 (Property
uid 86179,0
pclass "comment"
pname "1,0"
pvalue "-- Global signals"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,161625,98500,162375"
)
n "clk_50_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 86177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86178,0
va (VaSet
)
xt "99500,161500,102200,162500"
st "clk_50_i"
blo "99500,162300"
)
)
)
*667 (CptPort
uid 86180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,163625,98500,164375"
)
n "rst_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 86182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86183,0
va (VaSet
)
xt "99500,163500,101000,164500"
st "rst_i"
blo "99500,164300"
)
)
)
*668 (CptPort
uid 86184,0
optionalChildren [
*669 (Property
uid 86188,0
pclass "comment"
pname "1,0"
pvalue "-- PER Flux_Loop_Ctrl Channel Interface"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,161625,134750,162375"
)
n "adc_offset_dat_ch0_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 3
r 3
tg (CPTG
uid 86186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86187,0
va (VaSet
)
xt "124600,161500,133000,162500"
st "adc_offset_dat_ch0_o"
ju 2
blo "133000,162300"
)
)
)
*670 (CptPort
uid 86189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,165625,98500,166375"
)
n "adc_offset_addr_ch0_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 4
r 4
tg (CPTG
uid 86191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86192,0
va (VaSet
)
xt "99500,165500,108200,166500"
st "adc_offset_addr_ch0_i"
blo "99500,166300"
)
)
)
*671 (CptPort
uid 86193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,163625,134750,164375"
)
n "p_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 5
r 5
tg (CPTG
uid 86195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86196,0
va (VaSet
)
xt "128000,163500,133000,164500"
st "p_dat_ch0_o"
ju 2
blo "133000,164300"
)
)
)
*672 (CptPort
uid 86197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,167625,98500,168375"
)
n "p_addr_ch0_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 6
r 6
tg (CPTG
uid 86199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86200,0
va (VaSet
)
xt "99500,167500,104800,168500"
st "p_addr_ch0_i"
blo "99500,168300"
)
)
)
*673 (CptPort
uid 86201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,165625,134750,166375"
)
n "i_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 86203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86204,0
va (VaSet
)
xt "128200,165500,133000,166500"
st "i_dat_ch0_o"
ju 2
blo "133000,166300"
)
)
)
*674 (CptPort
uid 86205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,169625,98500,170375"
)
n "i_addr_ch0_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 8
r 8
tg (CPTG
uid 86207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86208,0
va (VaSet
)
xt "99500,169500,104600,170500"
st "i_addr_ch0_i"
blo "99500,170300"
)
)
)
*675 (CptPort
uid 86209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,167625,134750,168375"
)
n "d_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 9
r 9
tg (CPTG
uid 86211,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86212,0
va (VaSet
)
xt "128000,167500,133000,168500"
st "d_dat_ch0_o"
ju 2
blo "133000,168300"
)
)
)
*676 (CptPort
uid 86213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,171625,98500,172375"
)
n "d_addr_ch0_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 10
r 10
tg (CPTG
uid 86215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86216,0
va (VaSet
)
xt "99500,171500,104800,172500"
st "d_addr_ch0_i"
blo "99500,172300"
)
)
)
*677 (CptPort
uid 86217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,169625,134750,170375"
)
n "z_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 11
r 11
tg (CPTG
uid 86219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86220,0
va (VaSet
)
xt "128000,169500,133000,170500"
st "z_dat_ch0_o"
ju 2
blo "133000,170300"
)
)
)
*678 (CptPort
uid 86221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,173625,98500,174375"
)
n "z_addr_ch0_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 12
r 12
tg (CPTG
uid 86223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86224,0
va (VaSet
)
xt "99500,173500,104800,174500"
st "z_addr_ch0_i"
blo "99500,174300"
)
)
)
*679 (CptPort
uid 86225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,171625,134750,172375"
)
n "sa_bias_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 86227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86228,0
va (VaSet
)
xt "127200,171500,133000,172500"
st "sa_bias_ch0_o"
ju 2
blo "133000,172300"
)
)
)
*680 (CptPort
uid 86229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,173625,134750,174375"
)
n "offset_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 14
r 14
tg (CPTG
uid 86231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86232,0
va (VaSet
)
xt "126600,173500,133000,174500"
st "offset_dat_ch0_o"
ju 2
blo "133000,174300"
)
)
)
*681 (CptPort
uid 86233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,175625,134750,176375"
)
n "adc_offset_dat_ch1_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 15
r 15
tg (CPTG
uid 86235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86236,0
va (VaSet
)
xt "124600,175500,133000,176500"
st "adc_offset_dat_ch1_o"
ju 2
blo "133000,176300"
)
)
)
*682 (CptPort
uid 86237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,175625,98500,176375"
)
n "adc_offset_addr_ch1_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 16
r 16
tg (CPTG
uid 86239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86240,0
va (VaSet
)
xt "99500,175500,108200,176500"
st "adc_offset_addr_ch1_i"
blo "99500,176300"
)
)
)
*683 (CptPort
uid 86241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,177625,134750,178375"
)
n "p_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 17
r 17
tg (CPTG
uid 86243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86244,0
va (VaSet
)
xt "128000,177500,133000,178500"
st "p_dat_ch1_o"
ju 2
blo "133000,178300"
)
)
)
*684 (CptPort
uid 86245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,177625,98500,178375"
)
n "p_addr_ch1_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 18
r 18
tg (CPTG
uid 86247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86248,0
va (VaSet
)
xt "99500,177500,104800,178500"
st "p_addr_ch1_i"
blo "99500,178300"
)
)
)
*685 (CptPort
uid 86249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,179625,134750,180375"
)
n "i_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 19
r 19
tg (CPTG
uid 86251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86252,0
va (VaSet
)
xt "128200,179500,133000,180500"
st "i_dat_ch1_o"
ju 2
blo "133000,180300"
)
)
)
*686 (CptPort
uid 86253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,179625,98500,180375"
)
n "i_addr_ch1_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 20
r 20
tg (CPTG
uid 86255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86256,0
va (VaSet
)
xt "99500,179500,104600,180500"
st "i_addr_ch1_i"
blo "99500,180300"
)
)
)
*687 (CptPort
uid 86257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,181625,134750,182375"
)
n "d_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 21
r 21
tg (CPTG
uid 86259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86260,0
va (VaSet
)
xt "128000,181500,133000,182500"
st "d_dat_ch1_o"
ju 2
blo "133000,182300"
)
)
)
*688 (CptPort
uid 86261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,181625,98500,182375"
)
n "d_addr_ch1_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 22
r 22
tg (CPTG
uid 86263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86264,0
va (VaSet
)
xt "99500,181500,104800,182500"
st "d_addr_ch1_i"
blo "99500,182300"
)
)
)
*689 (CptPort
uid 86265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,183625,134750,184375"
)
n "z_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 23
r 23
tg (CPTG
uid 86267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86268,0
va (VaSet
)
xt "128000,183500,133000,184500"
st "z_dat_ch1_o"
ju 2
blo "133000,184300"
)
)
)
*690 (CptPort
uid 86269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,183625,98500,184375"
)
n "z_addr_ch1_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 24
r 24
tg (CPTG
uid 86271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86272,0
va (VaSet
)
xt "99500,183500,104800,184500"
st "z_addr_ch1_i"
blo "99500,184300"
)
)
)
*691 (CptPort
uid 86273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,185625,134750,186375"
)
n "sa_bias_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 25
r 25
tg (CPTG
uid 86275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86276,0
va (VaSet
)
xt "127200,185500,133000,186500"
st "sa_bias_ch1_o"
ju 2
blo "133000,186300"
)
)
)
*692 (CptPort
uid 86277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,187625,134750,188375"
)
n "offset_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 26
r 26
tg (CPTG
uid 86279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86280,0
va (VaSet
)
xt "126600,187500,133000,188500"
st "offset_dat_ch1_o"
ju 2
blo "133000,188300"
)
)
)
*693 (CptPort
uid 86281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,189625,134750,190375"
)
n "adc_offset_dat_ch2_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 27
r 27
tg (CPTG
uid 86283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86284,0
va (VaSet
)
xt "124600,189500,133000,190500"
st "adc_offset_dat_ch2_o"
ju 2
blo "133000,190300"
)
)
)
*694 (CptPort
uid 86285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,185625,98500,186375"
)
n "adc_offset_addr_ch2_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 28
r 28
tg (CPTG
uid 86287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86288,0
va (VaSet
)
xt "99500,185500,108200,186500"
st "adc_offset_addr_ch2_i"
blo "99500,186300"
)
)
)
*695 (CptPort
uid 86289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,191625,134750,192375"
)
n "p_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 29
r 29
tg (CPTG
uid 86291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86292,0
va (VaSet
)
xt "128000,191500,133000,192500"
st "p_dat_ch2_o"
ju 2
blo "133000,192300"
)
)
)
*696 (CptPort
uid 86293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,187625,98500,188375"
)
n "p_addr_ch2_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 30
r 30
tg (CPTG
uid 86295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86296,0
va (VaSet
)
xt "99500,187500,104800,188500"
st "p_addr_ch2_i"
blo "99500,188300"
)
)
)
*697 (CptPort
uid 86297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,193625,134750,194375"
)
n "i_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 31
r 31
tg (CPTG
uid 86299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86300,0
va (VaSet
)
xt "128200,193500,133000,194500"
st "i_dat_ch2_o"
ju 2
blo "133000,194300"
)
)
)
*698 (CptPort
uid 86301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,189625,98500,190375"
)
n "i_addr_ch2_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 32
r 32
tg (CPTG
uid 86303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86304,0
va (VaSet
)
xt "99500,189500,104600,190500"
st "i_addr_ch2_i"
blo "99500,190300"
)
)
)
*699 (CptPort
uid 86305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,195625,134750,196375"
)
n "d_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 33
r 33
tg (CPTG
uid 86307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86308,0
va (VaSet
)
xt "128000,195500,133000,196500"
st "d_dat_ch2_o"
ju 2
blo "133000,196300"
)
)
)
*700 (CptPort
uid 86309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,191625,98500,192375"
)
n "d_addr_ch2_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 34
r 34
tg (CPTG
uid 86311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86312,0
va (VaSet
)
xt "99500,191500,104800,192500"
st "d_addr_ch2_i"
blo "99500,192300"
)
)
)
*701 (CptPort
uid 86313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,197625,134750,198375"
)
n "z_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 35
r 35
tg (CPTG
uid 86315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86316,0
va (VaSet
)
xt "128000,197500,133000,198500"
st "z_dat_ch2_o"
ju 2
blo "133000,198300"
)
)
)
*702 (CptPort
uid 86317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,193625,98500,194375"
)
n "z_addr_ch2_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 36
r 36
tg (CPTG
uid 86319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86320,0
va (VaSet
)
xt "99500,193500,104800,194500"
st "z_addr_ch2_i"
blo "99500,194300"
)
)
)
*703 (CptPort
uid 86321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,199625,134750,200375"
)
n "sa_bias_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 37
r 37
tg (CPTG
uid 86323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86324,0
va (VaSet
)
xt "127200,199500,133000,200500"
st "sa_bias_ch2_o"
ju 2
blo "133000,200300"
)
)
)
*704 (CptPort
uid 86325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,201625,134750,202375"
)
n "offset_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 38
r 38
tg (CPTG
uid 86327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86328,0
va (VaSet
)
xt "126600,201500,133000,202500"
st "offset_dat_ch2_o"
ju 2
blo "133000,202300"
)
)
)
*705 (CptPort
uid 86329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,203625,134750,204375"
)
n "adc_offset_dat_ch3_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 39
r 39
tg (CPTG
uid 86331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86332,0
va (VaSet
)
xt "124600,203500,133000,204500"
st "adc_offset_dat_ch3_o"
ju 2
blo "133000,204300"
)
)
)
*706 (CptPort
uid 86333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,195625,98500,196375"
)
n "adc_offset_addr_ch3_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 40
r 40
tg (CPTG
uid 86335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86336,0
va (VaSet
)
xt "99500,195500,108200,196500"
st "adc_offset_addr_ch3_i"
blo "99500,196300"
)
)
)
*707 (CptPort
uid 86337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,205625,134750,206375"
)
n "p_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 41
r 41
tg (CPTG
uid 86339,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86340,0
va (VaSet
)
xt "128000,205500,133000,206500"
st "p_dat_ch3_o"
ju 2
blo "133000,206300"
)
)
)
*708 (CptPort
uid 86341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,197625,98500,198375"
)
n "p_addr_ch3_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 42
r 42
tg (CPTG
uid 86343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86344,0
va (VaSet
)
xt "99500,197500,104800,198500"
st "p_addr_ch3_i"
blo "99500,198300"
)
)
)
*709 (CptPort
uid 86345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,207625,134750,208375"
)
n "i_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 43
r 43
tg (CPTG
uid 86347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86348,0
va (VaSet
)
xt "128200,207500,133000,208500"
st "i_dat_ch3_o"
ju 2
blo "133000,208300"
)
)
)
*710 (CptPort
uid 86349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,199625,98500,200375"
)
n "i_addr_ch3_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 44
r 44
tg (CPTG
uid 86351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86352,0
va (VaSet
)
xt "99500,199500,104600,200500"
st "i_addr_ch3_i"
blo "99500,200300"
)
)
)
*711 (CptPort
uid 86353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,209625,134750,210375"
)
n "d_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 45
r 45
tg (CPTG
uid 86355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86356,0
va (VaSet
)
xt "128000,209500,133000,210500"
st "d_dat_ch3_o"
ju 2
blo "133000,210300"
)
)
)
*712 (CptPort
uid 86357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,201625,98500,202375"
)
n "d_addr_ch3_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 46
r 46
tg (CPTG
uid 86359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86360,0
va (VaSet
)
xt "99500,201500,104800,202500"
st "d_addr_ch3_i"
blo "99500,202300"
)
)
)
*713 (CptPort
uid 86361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,211625,134750,212375"
)
n "z_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 47
r 47
tg (CPTG
uid 86363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86364,0
va (VaSet
)
xt "128000,211500,133000,212500"
st "z_dat_ch3_o"
ju 2
blo "133000,212300"
)
)
)
*714 (CptPort
uid 86365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,203625,98500,204375"
)
n "z_addr_ch3_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 48
r 48
tg (CPTG
uid 86367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86368,0
va (VaSet
)
xt "99500,203500,104800,204500"
st "z_addr_ch3_i"
blo "99500,204300"
)
)
)
*715 (CptPort
uid 86369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,213625,134750,214375"
)
n "sa_bias_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 49
r 49
tg (CPTG
uid 86371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86372,0
va (VaSet
)
xt "127200,213500,133000,214500"
st "sa_bias_ch3_o"
ju 2
blo "133000,214300"
)
)
)
*716 (CptPort
uid 86373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,215625,134750,216375"
)
n "offset_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 50
r 50
tg (CPTG
uid 86375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86376,0
va (VaSet
)
xt "126600,215500,133000,216500"
st "offset_dat_ch3_o"
ju 2
blo "133000,216300"
)
)
)
*717 (CptPort
uid 86377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,217625,134750,218375"
)
n "adc_offset_dat_ch4_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 51
r 51
tg (CPTG
uid 86379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86380,0
va (VaSet
)
xt "124600,217500,133000,218500"
st "adc_offset_dat_ch4_o"
ju 2
blo "133000,218300"
)
)
)
*718 (CptPort
uid 86381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,205625,98500,206375"
)
n "adc_offset_addr_ch4_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 52
r 52
tg (CPTG
uid 86383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86384,0
va (VaSet
)
xt "99500,205500,108200,206500"
st "adc_offset_addr_ch4_i"
blo "99500,206300"
)
)
)
*719 (CptPort
uid 86385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,219625,134750,220375"
)
n "p_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 53
r 53
tg (CPTG
uid 86387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86388,0
va (VaSet
)
xt "128000,219500,133000,220500"
st "p_dat_ch4_o"
ju 2
blo "133000,220300"
)
)
)
*720 (CptPort
uid 86389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,207625,98500,208375"
)
n "p_addr_ch4_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 54
r 54
tg (CPTG
uid 86391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86392,0
va (VaSet
)
xt "99500,207500,104800,208500"
st "p_addr_ch4_i"
blo "99500,208300"
)
)
)
*721 (CptPort
uid 86393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,221625,134750,222375"
)
n "i_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 55
r 55
tg (CPTG
uid 86395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86396,0
va (VaSet
)
xt "128200,221500,133000,222500"
st "i_dat_ch4_o"
ju 2
blo "133000,222300"
)
)
)
*722 (CptPort
uid 86397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,209625,98500,210375"
)
n "i_addr_ch4_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 56
r 56
tg (CPTG
uid 86399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86400,0
va (VaSet
)
xt "99500,209500,104600,210500"
st "i_addr_ch4_i"
blo "99500,210300"
)
)
)
*723 (CptPort
uid 86401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,223625,134750,224375"
)
n "d_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 57
r 57
tg (CPTG
uid 86403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86404,0
va (VaSet
)
xt "128000,223500,133000,224500"
st "d_dat_ch4_o"
ju 2
blo "133000,224300"
)
)
)
*724 (CptPort
uid 86405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,211625,98500,212375"
)
n "d_addr_ch4_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 58
r 58
tg (CPTG
uid 86407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86408,0
va (VaSet
)
xt "99500,211500,104800,212500"
st "d_addr_ch4_i"
blo "99500,212300"
)
)
)
*725 (CptPort
uid 86409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,225625,134750,226375"
)
n "z_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 59
r 59
tg (CPTG
uid 86411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86412,0
va (VaSet
)
xt "128000,225500,133000,226500"
st "z_dat_ch4_o"
ju 2
blo "133000,226300"
)
)
)
*726 (CptPort
uid 86413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,213625,98500,214375"
)
n "z_addr_ch4_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 60
r 60
tg (CPTG
uid 86415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86416,0
va (VaSet
)
xt "99500,213500,104800,214500"
st "z_addr_ch4_i"
blo "99500,214300"
)
)
)
*727 (CptPort
uid 86417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,227625,134750,228375"
)
n "sa_bias_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 61
r 61
tg (CPTG
uid 86419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86420,0
va (VaSet
)
xt "127200,227500,133000,228500"
st "sa_bias_ch4_o"
ju 2
blo "133000,228300"
)
)
)
*728 (CptPort
uid 86421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,229625,134750,230375"
)
n "offset_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 62
r 62
tg (CPTG
uid 86423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86424,0
va (VaSet
)
xt "126600,229500,133000,230500"
st "offset_dat_ch4_o"
ju 2
blo "133000,230300"
)
)
)
*729 (CptPort
uid 86425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,231625,134750,232375"
)
n "adc_offset_dat_ch5_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 63
r 63
tg (CPTG
uid 86427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86428,0
va (VaSet
)
xt "124600,231500,133000,232500"
st "adc_offset_dat_ch5_o"
ju 2
blo "133000,232300"
)
)
)
*730 (CptPort
uid 86429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,215625,98500,216375"
)
n "adc_offset_addr_ch5_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 64
r 64
tg (CPTG
uid 86431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86432,0
va (VaSet
)
xt "99500,215500,108200,216500"
st "adc_offset_addr_ch5_i"
blo "99500,216300"
)
)
)
*731 (CptPort
uid 86433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,233625,134750,234375"
)
n "p_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 65
r 65
tg (CPTG
uid 86435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86436,0
va (VaSet
)
xt "128000,233500,133000,234500"
st "p_dat_ch5_o"
ju 2
blo "133000,234300"
)
)
)
*732 (CptPort
uid 86437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,217625,98500,218375"
)
n "p_addr_ch5_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 66
r 66
tg (CPTG
uid 86439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86440,0
va (VaSet
)
xt "99500,217500,104800,218500"
st "p_addr_ch5_i"
blo "99500,218300"
)
)
)
*733 (CptPort
uid 86441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,235625,134750,236375"
)
n "i_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 67
r 67
tg (CPTG
uid 86443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86444,0
va (VaSet
)
xt "128200,235500,133000,236500"
st "i_dat_ch5_o"
ju 2
blo "133000,236300"
)
)
)
*734 (CptPort
uid 86445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,219625,98500,220375"
)
n "i_addr_ch5_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 68
r 68
tg (CPTG
uid 86447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86448,0
va (VaSet
)
xt "99500,219500,104600,220500"
st "i_addr_ch5_i"
blo "99500,220300"
)
)
)
*735 (CptPort
uid 86449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,237625,134750,238375"
)
n "d_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 69
r 69
tg (CPTG
uid 86451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86452,0
va (VaSet
)
xt "128000,237500,133000,238500"
st "d_dat_ch5_o"
ju 2
blo "133000,238300"
)
)
)
*736 (CptPort
uid 86453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,221625,98500,222375"
)
n "d_addr_ch5_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 70
r 70
tg (CPTG
uid 86455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86456,0
va (VaSet
)
xt "99500,221500,104800,222500"
st "d_addr_ch5_i"
blo "99500,222300"
)
)
)
*737 (CptPort
uid 86457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,239625,134750,240375"
)
n "z_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 71
r 71
tg (CPTG
uid 86459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86460,0
va (VaSet
)
xt "128000,239500,133000,240500"
st "z_dat_ch5_o"
ju 2
blo "133000,240300"
)
)
)
*738 (CptPort
uid 86461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,223625,98500,224375"
)
n "z_addr_ch5_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 72
r 72
tg (CPTG
uid 86463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86464,0
va (VaSet
)
xt "99500,223500,104800,224500"
st "z_addr_ch5_i"
blo "99500,224300"
)
)
)
*739 (CptPort
uid 86465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,241625,134750,242375"
)
n "sa_bias_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 73
r 73
tg (CPTG
uid 86467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86468,0
va (VaSet
)
xt "127200,241500,133000,242500"
st "sa_bias_ch5_o"
ju 2
blo "133000,242300"
)
)
)
*740 (CptPort
uid 86469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,243625,134750,244375"
)
n "offset_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 74
r 74
tg (CPTG
uid 86471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86472,0
va (VaSet
)
xt "126600,243500,133000,244500"
st "offset_dat_ch5_o"
ju 2
blo "133000,244300"
)
)
)
*741 (CptPort
uid 86473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,245625,134750,246375"
)
n "adc_offset_dat_ch6_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 75
r 75
tg (CPTG
uid 86475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86476,0
va (VaSet
)
xt "124600,245500,133000,246500"
st "adc_offset_dat_ch6_o"
ju 2
blo "133000,246300"
)
)
)
*742 (CptPort
uid 86477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,225625,98500,226375"
)
n "adc_offset_addr_ch6_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 76
r 76
tg (CPTG
uid 86479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86480,0
va (VaSet
)
xt "99500,225500,108200,226500"
st "adc_offset_addr_ch6_i"
blo "99500,226300"
)
)
)
*743 (CptPort
uid 86481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,247625,134750,248375"
)
n "p_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 77
r 77
tg (CPTG
uid 86483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86484,0
va (VaSet
)
xt "128000,247500,133000,248500"
st "p_dat_ch6_o"
ju 2
blo "133000,248300"
)
)
)
*744 (CptPort
uid 86485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,227625,98500,228375"
)
n "p_addr_ch6_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 78
r 78
tg (CPTG
uid 86487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86488,0
va (VaSet
)
xt "99500,227500,104800,228500"
st "p_addr_ch6_i"
blo "99500,228300"
)
)
)
*745 (CptPort
uid 86489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,249625,134750,250375"
)
n "i_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 79
r 79
tg (CPTG
uid 86491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86492,0
va (VaSet
)
xt "128200,249500,133000,250500"
st "i_dat_ch6_o"
ju 2
blo "133000,250300"
)
)
)
*746 (CptPort
uid 86493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,229625,98500,230375"
)
n "i_addr_ch6_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 80
r 80
tg (CPTG
uid 86495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86496,0
va (VaSet
)
xt "99500,229500,104600,230500"
st "i_addr_ch6_i"
blo "99500,230300"
)
)
)
*747 (CptPort
uid 86497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,251625,134750,252375"
)
n "d_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 81
r 81
tg (CPTG
uid 86499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86500,0
va (VaSet
)
xt "128000,251500,133000,252500"
st "d_dat_ch6_o"
ju 2
blo "133000,252300"
)
)
)
*748 (CptPort
uid 86501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,231625,98500,232375"
)
n "d_addr_ch6_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 82
r 82
tg (CPTG
uid 86503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86504,0
va (VaSet
)
xt "99500,231500,104800,232500"
st "d_addr_ch6_i"
blo "99500,232300"
)
)
)
*749 (CptPort
uid 86505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,253625,134750,254375"
)
n "z_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 83
r 83
tg (CPTG
uid 86507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86508,0
va (VaSet
)
xt "128000,253500,133000,254500"
st "z_dat_ch6_o"
ju 2
blo "133000,254300"
)
)
)
*750 (CptPort
uid 86509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,233625,98500,234375"
)
n "z_addr_ch6_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 84
r 84
tg (CPTG
uid 86511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86512,0
va (VaSet
)
xt "99500,233500,104800,234500"
st "z_addr_ch6_i"
blo "99500,234300"
)
)
)
*751 (CptPort
uid 86513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,255625,134750,256375"
)
n "sa_bias_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 85
r 85
tg (CPTG
uid 86515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86516,0
va (VaSet
)
xt "127200,255500,133000,256500"
st "sa_bias_ch6_o"
ju 2
blo "133000,256300"
)
)
)
*752 (CptPort
uid 86517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,257625,134750,258375"
)
n "offset_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 86
r 86
tg (CPTG
uid 86519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86520,0
va (VaSet
)
xt "126600,257500,133000,258500"
st "offset_dat_ch6_o"
ju 2
blo "133000,258300"
)
)
)
*753 (CptPort
uid 86521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,259625,134750,260375"
)
n "adc_offset_dat_ch7_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 87
r 87
tg (CPTG
uid 86523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86524,0
va (VaSet
)
xt "124600,259500,133000,260500"
st "adc_offset_dat_ch7_o"
ju 2
blo "133000,260300"
)
)
)
*754 (CptPort
uid 86525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,235625,98500,236375"
)
n "adc_offset_addr_ch7_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 88
r 88
tg (CPTG
uid 86527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86528,0
va (VaSet
)
xt "99500,235500,108200,236500"
st "adc_offset_addr_ch7_i"
blo "99500,236300"
)
)
)
*755 (CptPort
uid 86529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,261625,134750,262375"
)
n "p_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 89
r 89
tg (CPTG
uid 86531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86532,0
va (VaSet
)
xt "128000,261500,133000,262500"
st "p_dat_ch7_o"
ju 2
blo "133000,262300"
)
)
)
*756 (CptPort
uid 86533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,237625,98500,238375"
)
n "p_addr_ch7_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 90
r 90
tg (CPTG
uid 86535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86536,0
va (VaSet
)
xt "99500,237500,104800,238500"
st "p_addr_ch7_i"
blo "99500,238300"
)
)
)
*757 (CptPort
uid 86537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,263625,134750,264375"
)
n "i_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 91
r 91
tg (CPTG
uid 86539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86540,0
va (VaSet
)
xt "128200,263500,133000,264500"
st "i_dat_ch7_o"
ju 2
blo "133000,264300"
)
)
)
*758 (CptPort
uid 86541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,239625,98500,240375"
)
n "i_addr_ch7_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 92
r 92
tg (CPTG
uid 86543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86544,0
va (VaSet
)
xt "99500,239500,104600,240500"
st "i_addr_ch7_i"
blo "99500,240300"
)
)
)
*759 (CptPort
uid 86545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,265625,134750,266375"
)
n "d_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 93
r 93
tg (CPTG
uid 86547,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86548,0
va (VaSet
)
xt "128000,265500,133000,266500"
st "d_dat_ch7_o"
ju 2
blo "133000,266300"
)
)
)
*760 (CptPort
uid 86549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,241625,98500,242375"
)
n "d_addr_ch7_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 94
r 94
tg (CPTG
uid 86551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86552,0
va (VaSet
)
xt "99500,241500,104800,242500"
st "d_addr_ch7_i"
blo "99500,242300"
)
)
)
*761 (CptPort
uid 86553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,267625,134750,268375"
)
n "z_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 95
r 95
tg (CPTG
uid 86555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86556,0
va (VaSet
)
xt "128000,267500,133000,268500"
st "z_dat_ch7_o"
ju 2
blo "133000,268300"
)
)
)
*762 (CptPort
uid 86557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,243625,98500,244375"
)
n "z_addr_ch7_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 96
r 96
tg (CPTG
uid 86559,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86560,0
va (VaSet
)
xt "99500,243500,104800,244500"
st "z_addr_ch7_i"
blo "99500,244300"
)
)
)
*763 (CptPort
uid 86561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,269625,134750,270375"
)
n "sa_bias_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 97
r 97
tg (CPTG
uid 86563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86564,0
va (VaSet
)
xt "127200,269500,133000,270500"
st "sa_bias_ch7_o"
ju 2
blo "133000,270300"
)
)
)
*764 (CptPort
uid 86565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,271625,134750,272375"
)
n "offset_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 98
r 98
tg (CPTG
uid 86567,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86568,0
va (VaSet
)
xt "126600,271500,133000,272500"
st "offset_dat_ch7_o"
ju 2
blo "133000,272300"
)
)
)
*765 (CptPort
uid 86569,0
optionalChildren [
*766 (Property
uid 86573,0
pclass "comment"
pname "1,0"
pvalue "-- All Flux_Loop_Ctrl Channels"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,273625,134750,274375"
)
n "filter_coeff0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 99
r 99
tg (CPTG
uid 86571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86572,0
va (VaSet
)
xt "127500,273500,133000,274500"
st "filter_coeff0_o"
ju 2
blo "133000,274300"
)
)
)
*767 (CptPort
uid 86574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,275625,134750,276375"
)
n "filter_coeff1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 100
r 100
tg (CPTG
uid 86576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86577,0
va (VaSet
)
xt "127500,275500,133000,276500"
st "filter_coeff1_o"
ju 2
blo "133000,276300"
)
)
)
*768 (CptPort
uid 86578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,277625,134750,278375"
)
n "filter_coeff2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 101
r 101
tg (CPTG
uid 86580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86581,0
va (VaSet
)
xt "127500,277500,133000,278500"
st "filter_coeff2_o"
ju 2
blo "133000,278300"
)
)
)
*769 (CptPort
uid 86582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,279625,134750,280375"
)
n "filter_coeff3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 102
r 102
tg (CPTG
uid 86584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86585,0
va (VaSet
)
xt "127500,279500,133000,280500"
st "filter_coeff3_o"
ju 2
blo "133000,280300"
)
)
)
*770 (CptPort
uid 86586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,281625,134750,282375"
)
n "filter_coeff4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 103
r 103
tg (CPTG
uid 86588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86589,0
va (VaSet
)
xt "127500,281500,133000,282500"
st "filter_coeff4_o"
ju 2
blo "133000,282300"
)
)
)
*771 (CptPort
uid 86590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,283625,134750,284375"
)
n "filter_coeff5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 104
r 104
tg (CPTG
uid 86592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86593,0
va (VaSet
)
xt "127500,283500,133000,284500"
st "filter_coeff5_o"
ju 2
blo "133000,284300"
)
)
)
*772 (CptPort
uid 86594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,285625,134750,286375"
)
n "filter_coeff6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 105
r 105
tg (CPTG
uid 86596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86597,0
va (VaSet
)
xt "127500,285500,133000,286500"
st "filter_coeff6_o"
ju 2
blo "133000,286300"
)
)
)
*773 (CptPort
uid 86598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,287625,134750,288375"
)
n "servo_mode_o"
t "std_logic_vector"
b "(SERVO_MODE_SEL_WIDTH-1 downto 0)"
m 1
o 106
r 106
tg (CPTG
uid 86600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86601,0
va (VaSet
)
xt "127400,287500,133000,288500"
st "servo_mode_o"
ju 2
blo "133000,288300"
)
)
)
*774 (CptPort
uid 86602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,289625,134750,290375"
)
n "ramp_step_size_o"
t "std_logic_vector"
b "(RAMP_STEP_WIDTH-1 downto 0)"
m 1
o 107
r 107
tg (CPTG
uid 86604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86605,0
va (VaSet
)
xt "126100,289500,133000,290500"
st "ramp_step_size_o"
ju 2
blo "133000,290300"
)
)
)
*775 (CptPort
uid 86606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,291625,134750,292375"
)
n "ramp_amp_o"
t "std_logic_vector"
b "(RAMP_AMP_WIDTH-1 downto 0)"
m 1
o 108
r 108
tg (CPTG
uid 86608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86609,0
va (VaSet
)
xt "127900,291500,133000,292500"
st "ramp_amp_o"
ju 2
blo "133000,292300"
)
)
)
*776 (CptPort
uid 86610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,293625,134750,294375"
)
n "const_val_o"
t "std_logic_vector"
b "(CONST_VAL_WIDTH-1 downto 0)"
m 1
o 109
r 109
tg (CPTG
uid 86612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86613,0
va (VaSet
)
xt "128300,293500,133000,294500"
st "const_val_o"
ju 2
blo "133000,294300"
)
)
)
*777 (CptPort
uid 86614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,295625,134750,296375"
)
n "num_ramp_frame_cycles_o"
t "std_logic_vector"
b "(RAMP_CYC_WIDTH-1 downto 0)"
m 1
o 110
r 110
tg (CPTG
uid 86616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86617,0
va (VaSet
)
xt "122700,295500,133000,296500"
st "num_ramp_frame_cycles_o"
ju 2
blo "133000,296300"
)
)
)
*778 (CptPort
uid 86618,0
optionalChildren [
*779 (Property
uid 86622,0
pclass "comment"
pname "1,0"
pvalue "-- signals to/from dispatch  (wishbone interface)"
ptn "String"
)
*780 (Property
uid 86623,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone data in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,245625,98500,246375"
)
n "dat_i"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
o 111
r 111
tg (CPTG
uid 86620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86621,0
va (VaSet
)
xt "99500,245500,101100,246500"
st "dat_i"
blo "99500,246300"
)
)
)
*781 (CptPort
uid 86624,0
optionalChildren [
*782 (Property
uid 86628,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone address in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,247625,98500,248375"
)
n "addr_i"
t "std_logic_vector"
b "(WB_ADDR_WIDTH-1 downto 0)"
o 112
r 112
tg (CPTG
uid 86626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86627,0
va (VaSet
)
xt "99500,247500,101600,248500"
st "addr_i"
blo "99500,248300"
)
)
)
*783 (CptPort
uid 86629,0
optionalChildren [
*784 (Property
uid 86633,0
pclass "comment"
pname "5,0"
pvalue "--"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,249625,98500,250375"
)
n "tga_i"
t "std_logic_vector"
b "(WB_TAG_ADDR_WIDTH-1 downto 0)"
o 113
r 113
tg (CPTG
uid 86631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86632,0
va (VaSet
)
xt "99500,249500,101200,250500"
st "tga_i"
blo "99500,250300"
)
)
)
*785 (CptPort
uid 86634,0
optionalChildren [
*786 (Property
uid 86638,0
pclass "comment"
pname "5,0"
pvalue "-- write//read enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,251625,98500,252375"
)
n "we_i"
t "std_logic"
o 114
r 114
tg (CPTG
uid 86636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86637,0
va (VaSet
)
xt "99500,251500,101000,252500"
st "we_i"
blo "99500,252300"
)
)
)
*787 (CptPort
uid 86639,0
optionalChildren [
*788 (Property
uid 86643,0
pclass "comment"
pname "5,0"
pvalue "-- strobe"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,253625,98500,254375"
)
n "stb_i"
t "std_logic"
o 115
r 115
tg (CPTG
uid 86641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86642,0
va (VaSet
)
xt "99500,253500,101100,254500"
st "stb_i"
blo "99500,254300"
)
)
)
*789 (CptPort
uid 86644,0
optionalChildren [
*790 (Property
uid 86648,0
pclass "comment"
pname "5,0"
pvalue "-- cycle"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97750,255625,98500,256375"
)
n "cyc_i"
t "std_logic"
o 116
r 116
tg (CPTG
uid 86646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 86647,0
va (VaSet
)
xt "99500,255500,101200,256500"
st "cyc_i"
blo "99500,256300"
)
)
)
*791 (CptPort
uid 86649,0
optionalChildren [
*792 (Property
uid 86653,0
pclass "comment"
pname "5,0"
pvalue "-- data out"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 86650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,297625,134750,298375"
)
n "dat_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 117
r 117
tg (CPTG
uid 86651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86652,0
va (VaSet
)
xt "131200,297500,133000,298500"
st "dat_o"
ju 2
blo "133000,298300"
)
)
)
*793 (CptPort
uid 86654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,299625,134750,300375"
)
n "ack_o"
t "std_logic"
m 1
o 118
r 118
tg (CPTG
uid 86656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86657,0
va (VaSet
)
xt "131100,299500,133000,300500"
st "ack_o"
ju 2
blo "133000,300300"
)
)
)
]
shape (Rectangle
uid 86659,0
va (VaSet
vasetType 1
fg "65535,0,65535"
lineColor "0,32896,0"
lineWidth 2
)
xt "98500,160000,134000,302000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 86660,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*794 (Text
uid 86661,0
va (VaSet
font "Arial,8,1"
)
xt "113900,240000,119600,241000"
st "readout_card"
blo "113900,240800"
)
*795 (Text
uid 86662,0
va (VaSet
font "Arial,8,1"
)
xt "113900,241000,119300,242000"
st "wbs_fb_data"
blo "113900,241800"
)
*796 (Text
uid 86663,0
va (VaSet
font "Arial,8,1"
)
xt "113900,242000,114900,243000"
st "I11"
blo "113900,242800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 86664,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 86665,0
text (MLText
uid 86666,0
va (VaSet
font "Courier New,8,0"
)
xt "98000,159000,98000,159000"
)
header ""
)
elements [
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*797 (Wire
uid 51891,0
shape (OrthoPolyLine
uid 51892,0
va (VaSet
vasetType 3
)
xt "87000,38000,100500,38000"
pts [
"100500,38000"
"87000,38000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51898,0
va (VaSet
)
xt "89500,37000,94900,38000"
st "dac_dat_en_o"
blo "89500,37800"
tm "WireNameMgr"
)
)
on &9
)
*798 (Wire
uid 51899,0
shape (OrthoPolyLine
uid 51900,0
va (VaSet
vasetType 3
)
xt "87000,39500,100500,39500"
pts [
"100500,39500"
"87000,39500"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51906,0
va (VaSet
)
xt "89500,38500,95900,39500"
st "adc_coadd_en_o"
blo "89500,39300"
tm "WireNameMgr"
)
)
on &10
)
*799 (Wire
uid 51907,0
shape (OrthoPolyLine
uid 51908,0
va (VaSet
vasetType 3
)
xt "87000,41000,100500,41000"
pts [
"100500,41000"
"87000,41000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51914,0
va (VaSet
)
xt "89500,40000,99800,41000"
st "restart_frame_1row_prev_o"
blo "89500,40800"
tm "WireNameMgr"
)
)
on &176
)
*800 (Wire
uid 51915,0
shape (OrthoPolyLine
uid 51916,0
va (VaSet
vasetType 3
)
xt "87000,45500,100500,45500"
pts [
"100500,45500"
"87000,45500"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51922,0
va (VaSet
)
xt "89500,44500,94800,45500"
st "row_switch_o"
blo "89500,45300"
tm "WireNameMgr"
)
)
on &11
)
*801 (Wire
uid 51964,0
shape (OrthoPolyLine
uid 51965,0
va (VaSet
vasetType 3
)
xt "90000,33000,100500,33000"
pts [
"90000,33000"
"100500,33000"
]
)
end &4
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 51970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51971,0
va (VaSet
)
xt "91000,32000,92500,33000"
st "rst_i"
blo "91000,32800"
tm "WireNameMgr"
)
)
on &12
)
*802 (Wire
uid 51976,0
shape (OrthoPolyLine
uid 51977,0
va (VaSet
vasetType 3
)
xt "90000,35000,100500,35000"
pts [
"90000,35000"
"100500,35000"
]
)
end &4
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 51982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51983,0
va (VaSet
)
xt "91000,34000,92500,35000"
st "clk_i"
blo "91000,34800"
tm "WireNameMgr"
)
)
on &13
)
*803 (Wire
uid 52019,0
shape (OrthoPolyLine
uid 52020,0
va (VaSet
vasetType 3
)
xt "93500,10000,100500,10000"
pts [
"93500,10000"
"100500,10000"
]
)
start &17
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52022,0
va (VaSet
isHidden 1
)
xt "94500,9000,96000,10000"
st "rst_i"
blo "94500,9800"
tm "WireNameMgr"
)
)
on &12
)
*804 (Wire
uid 52055,0
shape (OrthoPolyLine
uid 52056,0
va (VaSet
vasetType 3
)
xt "93500,15000,100500,15000"
pts [
"93500,15000"
"100500,15000"
]
)
start &18
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52058,0
va (VaSet
isHidden 1
)
xt "94500,14000,96000,15000"
st "clk_i"
blo "94500,14800"
tm "WireNameMgr"
)
)
on &13
)
*805 (Wire
uid 52067,0
shape (OrthoPolyLine
uid 52068,0
va (VaSet
vasetType 3
)
xt "93000,20000,101000,20000"
pts [
"93000,20000"
"101000,20000"
]
)
start &19
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52070,0
va (VaSet
isHidden 1
)
xt "94000,19000,97500,20000"
st "mem_clk_i"
blo "94000,19800"
tm "WireNameMgr"
)
)
on &20
)
*806 (Wire
uid 52081,0
shape (OrthoPolyLine
uid 52082,0
va (VaSet
vasetType 3
)
xt "103000,20000,110500,20000"
pts [
"103000,20000"
"110500,20000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 52085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52086,0
va (VaSet
)
xt "104000,19000,107100,20000"
st "clk_200_i"
blo "104000,19800"
tm "WireNameMgr"
)
)
on &21
)
*807 (Wire
uid 63691,0
shape (OrthoPolyLine
uid 63692,0
va (VaSet
vasetType 3
)
xt "9750,75500,20500,75500"
pts [
"9750,75500"
"20500,75500"
]
)
start &192
end &48
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63694,0
va (VaSet
)
xt "10500,74500,15000,75500"
st "dac_clk_o1"
blo "10500,75300"
tm "WireNameMgr"
)
)
on &51
)
*808 (Wire
uid 63695,0
shape (OrthoPolyLine
uid 63696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,90500,20500,90500"
pts [
"9750,90500"
"20500,90500"
]
)
start &214
end &49
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63698,0
va (VaSet
)
xt "10500,89500,20700,90500"
st "sa_bias_dac_spi_o1 : (2:0)"
blo "10500,90300"
tm "WireNameMgr"
)
)
on &53
)
*809 (Wire
uid 63699,0
shape (OrthoPolyLine
uid 63700,0
va (VaSet
vasetType 3
)
xt "9750,71000,20500,71000"
pts [
"9750,71000"
"20500,71000"
]
)
start &180
end &46
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63702,0
va (VaSet
)
xt "10500,70000,15000,71000"
st "adc_clk_o1"
blo "10500,70800"
tm "WireNameMgr"
)
)
on &52
)
*810 (Wire
uid 63745,0
shape (OrthoPolyLine
uid 63746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,77000,20500,77000"
pts [
"9750,77000"
"20500,77000"
]
)
start &194
end &47
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63748,0
va (VaSet
)
xt "10500,76000,17700,77000"
st "dac_dat_o1 : (13:0)"
blo "10500,76800"
tm "WireNameMgr"
)
)
on &55
)
*811 (Wire
uid 63749,0
shape (OrthoPolyLine
uid 63750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,84500,20500,84500"
pts [
"9750,84500"
"20500,84500"
]
)
start &203
end &50
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63752,0
va (VaSet
)
xt "10500,83500,19900,84500"
st "offset_dac_spi_o1 : (2:0)"
blo "10500,84300"
tm "WireNameMgr"
)
)
on &54
)
*812 (Wire
uid 63777,0
shape (OrthoPolyLine
uid 63778,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,72500,-20750,72500"
pts [
"-31000,72500"
"-20750,72500"
]
)
start &43
end &182
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63780,0
va (VaSet
)
xt "-30500,71500,-23500,72500"
st "adc_dat_i1 : (13:0)"
blo "-30500,72300"
tm "WireNameMgr"
)
)
on &58
)
*813 (Wire
uid 63787,0
shape (OrthoPolyLine
uid 63788,0
va (VaSet
vasetType 3
)
xt "-31000,76500,-20750,76500"
pts [
"-31000,76500"
"-20750,76500"
]
)
start &44
end &184
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63790,0
va (VaSet
)
xt "-30500,75500,-26100,76500"
st "adc_rdy_i1"
blo "-30500,76300"
tm "WireNameMgr"
)
)
on &56
)
*814 (Wire
uid 63791,0
shape (OrthoPolyLine
uid 63792,0
va (VaSet
vasetType 3
)
xt "-31000,74500,-20750,74500"
pts [
"-31000,74500"
"-20750,74500"
]
)
start &45
end &183
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63794,0
va (VaSet
)
xt "-30500,73500,-26100,74500"
st "adc_ovr_i1"
blo "-30500,74300"
tm "WireNameMgr"
)
)
on &57
)
*815 (Wire
uid 64224,0
shape (OrthoPolyLine
uid 64225,0
va (VaSet
vasetType 3
)
xt "7750,136000,18500,136000"
pts [
"7750,136000"
"18500,136000"
]
)
start &242
end &64
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64227,0
va (VaSet
)
xt "8500,135000,13000,136000"
st "dac_clk_o2"
blo "8500,135800"
tm "WireNameMgr"
)
)
on &67
)
*816 (Wire
uid 64228,0
shape (OrthoPolyLine
uid 64229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,151000,18500,151000"
pts [
"7750,151000"
"18500,151000"
]
)
start &264
end &65
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64231,0
va (VaSet
)
xt "8500,150000,18700,151000"
st "sa_bias_dac_spi_o2 : (2:0)"
blo "8500,150800"
tm "WireNameMgr"
)
)
on &69
)
*817 (Wire
uid 64232,0
shape (OrthoPolyLine
uid 64233,0
va (VaSet
vasetType 3
)
xt "7750,131500,18500,131500"
pts [
"7750,131500"
"18500,131500"
]
)
start &230
end &62
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64235,0
va (VaSet
)
xt "8500,130500,13000,131500"
st "adc_clk_o2"
blo "8500,131300"
tm "WireNameMgr"
)
)
on &68
)
*818 (Wire
uid 64278,0
shape (OrthoPolyLine
uid 64279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,137500,18500,137500"
pts [
"7750,137500"
"18500,137500"
]
)
start &244
end &63
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64281,0
va (VaSet
)
xt "8500,136500,15700,137500"
st "dac_dat_o2 : (13:0)"
blo "8500,137300"
tm "WireNameMgr"
)
)
on &71
)
*819 (Wire
uid 64282,0
shape (OrthoPolyLine
uid 64283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,145000,18500,145000"
pts [
"7750,145000"
"18500,145000"
]
)
start &253
end &66
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64285,0
va (VaSet
)
xt "8500,144000,17900,145000"
st "offset_dac_spi_o2 : (2:0)"
blo "8500,144800"
tm "WireNameMgr"
)
)
on &70
)
*820 (Wire
uid 64310,0
shape (OrthoPolyLine
uid 64311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,133000,-22750,133000"
pts [
"-33000,133000"
"-22750,133000"
]
)
start &59
end &232
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64313,0
va (VaSet
)
xt "-32500,132000,-25500,133000"
st "adc_dat_i2 : (13:0)"
blo "-32500,132800"
tm "WireNameMgr"
)
)
on &74
)
*821 (Wire
uid 64320,0
shape (OrthoPolyLine
uid 64321,0
va (VaSet
vasetType 3
)
xt "-33000,137000,-22750,137000"
pts [
"-33000,137000"
"-22750,137000"
]
)
start &60
end &234
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64323,0
va (VaSet
)
xt "-32500,136000,-28100,137000"
st "adc_rdy_i2"
blo "-32500,136800"
tm "WireNameMgr"
)
)
on &72
)
*822 (Wire
uid 64324,0
shape (OrthoPolyLine
uid 64325,0
va (VaSet
vasetType 3
)
xt "-33000,135000,-22750,135000"
pts [
"-33000,135000"
"-22750,135000"
]
)
start &61
end &233
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64327,0
va (VaSet
)
xt "-32500,134000,-28100,135000"
st "adc_ovr_i2"
blo "-32500,134800"
tm "WireNameMgr"
)
)
on &73
)
*823 (Wire
uid 64757,0
shape (OrthoPolyLine
uid 64758,0
va (VaSet
vasetType 3
)
xt "6750,197000,17000,197000"
pts [
"6750,197000"
"17000,197000"
]
)
start &292
end &80
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64760,0
va (VaSet
)
xt "7500,196000,12000,197000"
st "dac_clk_o3"
blo "7500,196800"
tm "WireNameMgr"
)
)
on &83
)
*824 (Wire
uid 64761,0
shape (OrthoPolyLine
uid 64762,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,212000,17500,212000"
pts [
"6750,212000"
"17500,212000"
]
)
start &314
end &81
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64764,0
va (VaSet
)
xt "7500,211000,17700,212000"
st "sa_bias_dac_spi_o3 : (2:0)"
blo "7500,211800"
tm "WireNameMgr"
)
)
on &85
)
*825 (Wire
uid 64765,0
shape (OrthoPolyLine
uid 64766,0
va (VaSet
vasetType 3
)
xt "6750,192500,17500,192500"
pts [
"6750,192500"
"17500,192500"
]
)
start &280
end &78
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64768,0
va (VaSet
)
xt "7500,191500,12000,192500"
st "adc_clk_o3"
blo "7500,192300"
tm "WireNameMgr"
)
)
on &84
)
*826 (Wire
uid 64811,0
shape (OrthoPolyLine
uid 64812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,198500,17000,198500"
pts [
"6750,198500"
"17000,198500"
]
)
start &294
end &79
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64814,0
va (VaSet
)
xt "7500,197500,14700,198500"
st "dac_dat_o3 : (13:0)"
blo "7500,198300"
tm "WireNameMgr"
)
)
on &87
)
*827 (Wire
uid 64815,0
shape (OrthoPolyLine
uid 64816,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,206000,17000,206000"
pts [
"6750,206000"
"17000,206000"
]
)
start &303
end &82
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64818,0
va (VaSet
)
xt "7000,205000,16400,206000"
st "offset_dac_spi_o3 : (2:0)"
blo "7000,205800"
tm "WireNameMgr"
)
)
on &86
)
*828 (Wire
uid 64843,0
shape (OrthoPolyLine
uid 64844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,194000,-23750,194000"
pts [
"-34000,194000"
"-23750,194000"
]
)
start &75
end &282
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64846,0
va (VaSet
)
xt "-33500,193000,-26500,194000"
st "adc_dat_i3 : (13:0)"
blo "-33500,193800"
tm "WireNameMgr"
)
)
on &90
)
*829 (Wire
uid 64853,0
shape (OrthoPolyLine
uid 64854,0
va (VaSet
vasetType 3
)
xt "-34000,198000,-23750,198000"
pts [
"-34000,198000"
"-23750,198000"
]
)
start &76
end &284
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64856,0
va (VaSet
)
xt "-33500,197000,-29100,198000"
st "adc_rdy_i3"
blo "-33500,197800"
tm "WireNameMgr"
)
)
on &88
)
*830 (Wire
uid 64857,0
shape (OrthoPolyLine
uid 64858,0
va (VaSet
vasetType 3
)
xt "-34000,196000,-23750,196000"
pts [
"-34000,196000"
"-23750,196000"
]
)
start &77
end &283
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64860,0
va (VaSet
)
xt "-33500,195000,-29100,196000"
st "adc_ovr_i3"
blo "-33500,195800"
tm "WireNameMgr"
)
)
on &89
)
*831 (Wire
uid 65290,0
shape (OrthoPolyLine
uid 65291,0
va (VaSet
vasetType 3
)
xt "7750,255500,18000,255500"
pts [
"7750,255500"
"18000,255500"
]
)
start &342
end &96
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65293,0
va (VaSet
)
xt "8500,254500,13000,255500"
st "dac_clk_o4"
blo "8500,255300"
tm "WireNameMgr"
)
)
on &99
)
*832 (Wire
uid 65294,0
shape (OrthoPolyLine
uid 65295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,270500,18000,270500"
pts [
"7750,270500"
"18000,270500"
]
)
start &364
end &97
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65297,0
va (VaSet
)
xt "8000,269500,18200,270500"
st "sa_bias_dac_spi_o4 : (2:0)"
blo "8000,270300"
tm "WireNameMgr"
)
)
on &101
)
*833 (Wire
uid 65298,0
shape (OrthoPolyLine
uid 65299,0
va (VaSet
vasetType 3
)
xt "7750,251000,18000,251000"
pts [
"7750,251000"
"18000,251000"
]
)
start &330
end &94
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65301,0
va (VaSet
)
xt "8500,250000,13000,251000"
st "adc_clk_o4"
blo "8500,250800"
tm "WireNameMgr"
)
)
on &100
)
*834 (Wire
uid 65344,0
shape (OrthoPolyLine
uid 65345,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,257000,18000,257000"
pts [
"7750,257000"
"18000,257000"
]
)
start &344
end &95
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65347,0
va (VaSet
)
xt "8500,256000,15700,257000"
st "dac_dat_o4 : (13:0)"
blo "8500,256800"
tm "WireNameMgr"
)
)
on &103
)
*835 (Wire
uid 65348,0
shape (OrthoPolyLine
uid 65349,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,264500,18000,264500"
pts [
"7750,264500"
"18000,264500"
]
)
start &353
end &98
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65351,0
va (VaSet
)
xt "8000,263500,17400,264500"
st "offset_dac_spi_o4 : (2:0)"
blo "8000,264300"
tm "WireNameMgr"
)
)
on &102
)
*836 (Wire
uid 65376,0
shape (OrthoPolyLine
uid 65377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,252500,-22750,252500"
pts [
"-33000,252500"
"-22750,252500"
]
)
start &91
end &332
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65379,0
va (VaSet
)
xt "-32500,251500,-25500,252500"
st "adc_dat_i4 : (13:0)"
blo "-32500,252300"
tm "WireNameMgr"
)
)
on &106
)
*837 (Wire
uid 65386,0
shape (OrthoPolyLine
uid 65387,0
va (VaSet
vasetType 3
)
xt "-32500,256500,-22750,256500"
pts [
"-32500,256500"
"-22750,256500"
]
)
start &92
end &334
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65389,0
va (VaSet
)
xt "-32000,255500,-27600,256500"
st "adc_rdy_i4"
blo "-32000,256300"
tm "WireNameMgr"
)
)
on &104
)
*838 (Wire
uid 65390,0
shape (OrthoPolyLine
uid 65391,0
va (VaSet
vasetType 3
)
xt "-33000,254500,-22750,254500"
pts [
"-33000,254500"
"-22750,254500"
]
)
start &93
end &333
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65393,0
va (VaSet
)
xt "-32500,253500,-28100,254500"
st "adc_ovr_i4"
blo "-32500,254300"
tm "WireNameMgr"
)
)
on &105
)
*839 (Wire
uid 65823,0
shape (OrthoPolyLine
uid 65824,0
va (VaSet
vasetType 3
)
xt "223250,75000,234000,75000"
pts [
"223250,75000"
"234000,75000"
]
)
start &392
end &112
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65826,0
va (VaSet
)
xt "224000,74000,228500,75000"
st "dac_clk_o5"
blo "224000,74800"
tm "WireNameMgr"
)
)
on &115
)
*840 (Wire
uid 65827,0
shape (OrthoPolyLine
uid 65828,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,90000,234000,90000"
pts [
"223250,90000"
"234000,90000"
]
)
start &414
end &113
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65830,0
va (VaSet
)
xt "224000,89000,234200,90000"
st "sa_bias_dac_spi_o5 : (2:0)"
blo "224000,89800"
tm "WireNameMgr"
)
)
on &117
)
*841 (Wire
uid 65831,0
shape (OrthoPolyLine
uid 65832,0
va (VaSet
vasetType 3
)
xt "223250,70500,234000,70500"
pts [
"223250,70500"
"234000,70500"
]
)
start &380
end &110
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65834,0
va (VaSet
)
xt "224000,69500,228500,70500"
st "adc_clk_o5"
blo "224000,70300"
tm "WireNameMgr"
)
)
on &116
)
*842 (Wire
uid 65877,0
shape (OrthoPolyLine
uid 65878,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,76500,234000,76500"
pts [
"223250,76500"
"234000,76500"
]
)
start &394
end &111
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65880,0
va (VaSet
)
xt "224000,75500,231200,76500"
st "dac_dat_o5 : (13:0)"
blo "224000,76300"
tm "WireNameMgr"
)
)
on &119
)
*843 (Wire
uid 65881,0
shape (OrthoPolyLine
uid 65882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,84000,234000,84000"
pts [
"223250,84000"
"234000,84000"
]
)
start &403
end &114
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65884,0
va (VaSet
)
xt "224000,83000,233400,84000"
st "offset_dac_spi_o5 : (2:0)"
blo "224000,83800"
tm "WireNameMgr"
)
)
on &118
)
*844 (Wire
uid 65909,0
shape (OrthoPolyLine
uid 65910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,72000,192750,72000"
pts [
"182500,72000"
"192750,72000"
]
)
start &107
end &382
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65912,0
va (VaSet
)
xt "183000,71000,190000,72000"
st "adc_dat_i5 : (13:0)"
blo "183000,71800"
tm "WireNameMgr"
)
)
on &122
)
*845 (Wire
uid 65919,0
shape (OrthoPolyLine
uid 65920,0
va (VaSet
vasetType 3
)
xt "182500,76000,192750,76000"
pts [
"182500,76000"
"192750,76000"
]
)
start &108
end &384
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65922,0
va (VaSet
)
xt "183000,75000,187400,76000"
st "adc_rdy_i5"
blo "183000,75800"
tm "WireNameMgr"
)
)
on &120
)
*846 (Wire
uid 65923,0
shape (OrthoPolyLine
uid 65924,0
va (VaSet
vasetType 3
)
xt "182500,74000,192750,74000"
pts [
"182500,74000"
"192750,74000"
]
)
start &109
end &383
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65926,0
va (VaSet
)
xt "183000,73000,187400,74000"
st "adc_ovr_i5"
blo "183000,73800"
tm "WireNameMgr"
)
)
on &121
)
*847 (Wire
uid 66356,0
shape (OrthoPolyLine
uid 66357,0
va (VaSet
vasetType 3
)
xt "221250,132000,232000,132000"
pts [
"221250,132000"
"232000,132000"
]
)
start &442
end &128
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66359,0
va (VaSet
)
xt "222000,131000,226500,132000"
st "dac_clk_o6"
blo "222000,131800"
tm "WireNameMgr"
)
)
on &131
)
*848 (Wire
uid 66360,0
shape (OrthoPolyLine
uid 66361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,147000,232000,147000"
pts [
"221250,147000"
"232000,147000"
]
)
start &464
end &129
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66363,0
va (VaSet
)
xt "222000,146000,232200,147000"
st "sa_bias_dac_spi_o6 : (2:0)"
blo "222000,146800"
tm "WireNameMgr"
)
)
on &133
)
*849 (Wire
uid 66364,0
shape (OrthoPolyLine
uid 66365,0
va (VaSet
vasetType 3
)
xt "221250,127500,232000,127500"
pts [
"221250,127500"
"232000,127500"
]
)
start &430
end &126
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66367,0
va (VaSet
)
xt "222000,126500,226500,127500"
st "adc_clk_o6"
blo "222000,127300"
tm "WireNameMgr"
)
)
on &132
)
*850 (Wire
uid 66410,0
shape (OrthoPolyLine
uid 66411,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,133500,232000,133500"
pts [
"221250,133500"
"232000,133500"
]
)
start &444
end &127
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66413,0
va (VaSet
)
xt "222000,132500,229200,133500"
st "dac_dat_o6 : (13:0)"
blo "222000,133300"
tm "WireNameMgr"
)
)
on &135
)
*851 (Wire
uid 66414,0
shape (OrthoPolyLine
uid 66415,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,141000,232000,141000"
pts [
"221250,141000"
"232000,141000"
]
)
start &453
end &130
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66417,0
va (VaSet
)
xt "222000,140000,231400,141000"
st "offset_dac_spi_o6 : (2:0)"
blo "222000,140800"
tm "WireNameMgr"
)
)
on &134
)
*852 (Wire
uid 66442,0
shape (OrthoPolyLine
uid 66443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,129000,190750,129000"
pts [
"180500,129000"
"190750,129000"
]
)
start &123
end &432
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66445,0
va (VaSet
)
xt "181000,128000,188000,129000"
st "adc_dat_i6 : (13:0)"
blo "181000,128800"
tm "WireNameMgr"
)
)
on &138
)
*853 (Wire
uid 66452,0
shape (OrthoPolyLine
uid 66453,0
va (VaSet
vasetType 3
)
xt "180500,133000,190750,133000"
pts [
"180500,133000"
"190750,133000"
]
)
start &124
end &434
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66455,0
va (VaSet
)
xt "181000,132000,185400,133000"
st "adc_rdy_i6"
blo "181000,132800"
tm "WireNameMgr"
)
)
on &136
)
*854 (Wire
uid 66456,0
shape (OrthoPolyLine
uid 66457,0
va (VaSet
vasetType 3
)
xt "180500,131000,190750,131000"
pts [
"180500,131000"
"190750,131000"
]
)
start &125
end &433
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66459,0
va (VaSet
)
xt "181000,130000,185400,131000"
st "adc_ovr_i6"
blo "181000,130800"
tm "WireNameMgr"
)
)
on &137
)
*855 (Wire
uid 66889,0
shape (OrthoPolyLine
uid 66890,0
va (VaSet
vasetType 3
)
xt "225750,192000,236500,192000"
pts [
"225750,192000"
"236500,192000"
]
)
start &492
end &144
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66892,0
va (VaSet
)
xt "226500,191000,231000,192000"
st "dac_clk_o7"
blo "226500,191800"
tm "WireNameMgr"
)
)
on &147
)
*856 (Wire
uid 66893,0
shape (OrthoPolyLine
uid 66894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,207000,236500,207000"
pts [
"225750,207000"
"236500,207000"
]
)
start &514
end &145
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66896,0
va (VaSet
)
xt "226500,206000,236700,207000"
st "sa_bias_dac_spi_o7 : (2:0)"
blo "226500,206800"
tm "WireNameMgr"
)
)
on &149
)
*857 (Wire
uid 66897,0
shape (OrthoPolyLine
uid 66898,0
va (VaSet
vasetType 3
)
xt "225750,187500,236500,187500"
pts [
"225750,187500"
"236500,187500"
]
)
start &480
end &142
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66900,0
va (VaSet
)
xt "226500,186500,231000,187500"
st "adc_clk_o7"
blo "226500,187300"
tm "WireNameMgr"
)
)
on &148
)
*858 (Wire
uid 66943,0
shape (OrthoPolyLine
uid 66944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,193500,236500,193500"
pts [
"225750,193500"
"236500,193500"
]
)
start &494
end &143
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66946,0
va (VaSet
)
xt "226500,192500,233700,193500"
st "dac_dat_o7 : (13:0)"
blo "226500,193300"
tm "WireNameMgr"
)
)
on &151
)
*859 (Wire
uid 66947,0
shape (OrthoPolyLine
uid 66948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,201000,236500,201000"
pts [
"225750,201000"
"236500,201000"
]
)
start &503
end &146
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66950,0
va (VaSet
)
xt "226500,200000,235900,201000"
st "offset_dac_spi_o7 : (2:0)"
blo "226500,200800"
tm "WireNameMgr"
)
)
on &150
)
*860 (Wire
uid 66975,0
shape (OrthoPolyLine
uid 66976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,189000,195250,189000"
pts [
"185000,189000"
"195250,189000"
]
)
start &139
end &482
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66978,0
va (VaSet
)
xt "185500,188000,192500,189000"
st "adc_dat_i7 : (13:0)"
blo "185500,188800"
tm "WireNameMgr"
)
)
on &154
)
*861 (Wire
uid 66985,0
shape (OrthoPolyLine
uid 66986,0
va (VaSet
vasetType 3
)
xt "185000,193000,195250,193000"
pts [
"185000,193000"
"195250,193000"
]
)
start &140
end &484
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66988,0
va (VaSet
)
xt "185500,192000,189900,193000"
st "adc_rdy_i7"
blo "185500,192800"
tm "WireNameMgr"
)
)
on &152
)
*862 (Wire
uid 66989,0
shape (OrthoPolyLine
uid 66990,0
va (VaSet
vasetType 3
)
xt "185000,191000,195250,191000"
pts [
"185000,191000"
"195250,191000"
]
)
start &141
end &483
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66992,0
va (VaSet
)
xt "185500,190000,189900,191000"
st "adc_ovr_i7"
blo "185500,190800"
tm "WireNameMgr"
)
)
on &153
)
*863 (Wire
uid 67422,0
shape (OrthoPolyLine
uid 67423,0
va (VaSet
vasetType 3
)
xt "222750,250500,233500,250500"
pts [
"222750,250500"
"233500,250500"
]
)
start &542
end &160
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67425,0
va (VaSet
)
xt "223500,249500,228000,250500"
st "dac_clk_o8"
blo "223500,250300"
tm "WireNameMgr"
)
)
on &163
)
*864 (Wire
uid 67426,0
shape (OrthoPolyLine
uid 67427,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,265500,233500,265500"
pts [
"222750,265500"
"233500,265500"
]
)
start &564
end &161
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67429,0
va (VaSet
)
xt "223500,264500,233700,265500"
st "sa_bias_dac_spi_o8 : (2:0)"
blo "223500,265300"
tm "WireNameMgr"
)
)
on &165
)
*865 (Wire
uid 67430,0
shape (OrthoPolyLine
uid 67431,0
va (VaSet
vasetType 3
)
xt "222750,246000,233500,246000"
pts [
"222750,246000"
"233500,246000"
]
)
start &530
end &158
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67433,0
va (VaSet
)
xt "223500,245000,228000,246000"
st "adc_clk_o8"
blo "223500,245800"
tm "WireNameMgr"
)
)
on &164
)
*866 (Wire
uid 67476,0
shape (OrthoPolyLine
uid 67477,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,252000,233500,252000"
pts [
"222750,252000"
"233500,252000"
]
)
start &544
end &159
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67479,0
va (VaSet
)
xt "223500,251000,230700,252000"
st "dac_dat_o8 : (13:0)"
blo "223500,251800"
tm "WireNameMgr"
)
)
on &167
)
*867 (Wire
uid 67480,0
shape (OrthoPolyLine
uid 67481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,259500,233500,259500"
pts [
"222750,259500"
"233500,259500"
]
)
start &553
end &162
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67483,0
va (VaSet
)
xt "223500,258500,232900,259500"
st "offset_dac_spi_o8 : (2:0)"
blo "223500,259300"
tm "WireNameMgr"
)
)
on &166
)
*868 (Wire
uid 67508,0
shape (OrthoPolyLine
uid 67509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,247500,192250,247500"
pts [
"182000,247500"
"192250,247500"
]
)
start &155
end &532
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67511,0
va (VaSet
)
xt "182500,246500,189500,247500"
st "adc_dat_i8 : (13:0)"
blo "182500,247300"
tm "WireNameMgr"
)
)
on &170
)
*869 (Wire
uid 67518,0
shape (OrthoPolyLine
uid 67519,0
va (VaSet
vasetType 3
)
xt "182000,251500,192250,251500"
pts [
"182000,251500"
"192250,251500"
]
)
start &156
end &534
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67521,0
va (VaSet
)
xt "182500,250500,186900,251500"
st "adc_rdy_i8"
blo "182500,251300"
tm "WireNameMgr"
)
)
on &168
)
*870 (Wire
uid 67522,0
shape (OrthoPolyLine
uid 67523,0
va (VaSet
vasetType 3
)
xt "182000,249500,192250,249500"
pts [
"182000,249500"
"192250,249500"
]
)
start &157
end &533
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67525,0
va (VaSet
)
xt "182500,248500,186900,249500"
st "adc_ovr_i8"
blo "182500,249300"
tm "WireNameMgr"
)
)
on &169
)
*871 (Wire
uid 68622,0
shape (OrthoPolyLine
uid 68623,0
va (VaSet
vasetType 3
)
xt "102500,15000,110500,15000"
pts [
"102500,15000"
"110500,15000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 68626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68627,0
va (VaSet
)
xt "103500,14000,106200,15000"
st "clk_50_i"
blo "103500,14800"
tm "WireNameMgr"
)
)
on &171
)
*872 (Wire
uid 77813,0
shape (OrthoPolyLine
uid 77814,0
va (VaSet
vasetType 3
)
xt "113500,48000,120500,48000"
pts [
"120500,48000"
"113500,48000"
]
)
end &4
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 77819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77820,0
va (VaSet
)
xt "118500,47000,124700,48000"
st "mode_flag_clr_i"
blo "118500,47800"
tm "WireNameMgr"
)
)
on &173
)
*873 (Wire
uid 77855,0
shape (OrthoPolyLine
uid 77856,0
va (VaSet
vasetType 3
)
xt "87000,42500,100500,42500"
pts [
"100500,42500"
"87000,42500"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 77861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77862,0
va (VaSet
)
xt "89500,41500,98900,42500"
st "restart_frame_aligned_o"
blo "89500,42300"
tm "WireNameMgr"
)
)
on &174
)
*874 (Wire
uid 77867,0
shape (OrthoPolyLine
uid 77868,0
va (VaSet
vasetType 3
)
xt "87000,47500,100500,47500"
pts [
"100500,47500"
"87000,47500"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 77873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77874,0
va (VaSet
)
xt "89500,46500,96700,47500"
st "initialize_window_o"
blo "89500,47300"
tm "WireNameMgr"
)
)
on &175
)
*875 (Wire
uid 78821,0
shape (OrthoPolyLine
uid 78822,0
va (VaSet
vasetType 3
)
xt "87000,44000,100500,44000"
pts [
"100500,44000"
"87000,44000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 78827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78828,0
va (VaSet
)
xt "89500,43000,99800,44000"
st "restart_frame_1row_post_o"
blo "89500,43800"
tm "WireNameMgr"
)
)
on &177
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 500
xySpacing 500
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *876 (PackageList
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*877 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "40000,1900,47600,3100"
st "Package List"
blo "40000,2900"
)
*878 (MLText
uid 47,0
va (VaSet
isHidden 1
font "Arial,10,0"
)
xt "40000,3100,55600,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*879 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*880 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,1200,33000,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*881 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,2400,27500,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*882 (Text
uid 52,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,5000,33500,6200"
st "Post-module directives:"
blo "20000,6000"
)
*883 (MLText
uid 53,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*884 (Text
uid 54,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,6200,33200,7400"
st "End-module directives:"
blo "20000,7200"
)
*885 (MLText
uid 55,0
va (VaSet
isHidden 1
)
xt "20000,7400,20000,7400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,-4,1277,994"
viewArea "-64683,-4365,434589,311880"
cachedDiagramExtent "-415500,0,269000,308500"
pageSetupInfo (PageSetupInfo
ptrCmd "Acrobat Distiller,winspool,"
fileName "C:\\Documents and Settings\\All Users\\Desktop\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
scale 75
panelVisible 1
allPanelsVisible 1
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-91500,0"
lastUid 86666,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*886 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,2750,6500,4250"
st "<library>"
blo "1500,3950"
tm "BdLibraryNameMgr"
)
*887 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,4250,6000,5750"
st "<block>"
blo "1500,5450"
tm "BlkNameMgr"
)
*888 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,5750,2500,7250"
st "I0"
blo "1500,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "1500,12750,1500,12750"
)
header ""
)
elements [
]
)
gi *889 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1550,0,9550,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*890 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,2750,2950,4250"
st "Library"
blo "-1050,3950"
)
*891 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,4250,9050,5750"
st "MWComponent"
blo "-1050,5450"
)
*892 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,5750,-50,7250"
st "I0"
blo "-1050,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8050,750,-8050,750"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*893 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,2750,3300,4250"
st "Library"
blo "-700,3950"
)
*894 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,4250,8700,5750"
st "SaComponent"
blo "-700,5450"
)
*895 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,5750,300,7250"
st "I0"
blo "-700,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7700,750,-7700,750"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1700,0,9700,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*896 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,2750,2800,4250"
st "Library"
blo "-1200,3950"
)
*897 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,4250,9200,5750"
st "VhdlComponent"
blo "-1200,5450"
)
*898 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,5750,-200,7250"
st "I0"
blo "-1200,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8200,750,-8200,750"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2450,0,10450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*899 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,2750,2050,4250"
st "Library"
blo "-1950,3950"
)
*900 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,4250,9950,5750"
st "VerilogComponent"
blo "-1950,5450"
)
*901 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,5750,-950,7250"
st "I0"
blo "-1950,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8950,750,-8950,750"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*902 (Text
va (VaSet
font "Arial,12,1"
)
xt "2950,3500,5050,5000"
st "eb1"
blo "2950,4700"
tm "HdlTextNameMgr"
)
*903 (Text
va (VaSet
font "Arial,12,1"
)
xt "2950,5000,3650,6500"
st "1"
blo "2950,6200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-400,-650,400,650"
st "G"
blo "-400,350"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1400"
st "sig0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,1400"
st "dbus0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,2700,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1300,6300,2300"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,12600,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*904 (Text
va (VaSet
font "Arial,11,1"
)
xt "11200,20000,23000,21400"
st "Frame Declarations"
blo "11200,21100"
)
*905 (MLText
va (VaSet
)
xt "11200,21400,11200,21400"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,7400,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*906 (Text
va (VaSet
font "Arial,11,1"
)
xt "11200,20000,23000,21400"
st "Frame Declarations"
blo "11200,21100"
)
*907 (MLText
va (VaSet
)
xt "11200,21400,11200,21400"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,1200,67500,2400"
st "Declarations"
blo "60500,2100"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,2400,63500,3600"
st "Ports:"
blo "60500,3300"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "60500,1200,65100,2400"
st "Pre User:"
blo "60500,2200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "60500,1200,60500,1200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,2400,69500,3600"
st "Diagram Signals:"
blo "60500,3300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "60500,1200,66800,2400"
st "Post User:"
blo "60500,2200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "60500,1200,60500,1200"
tm "BdDeclarativeTextMgr"
)
showAttributes 1
)
)
