===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 24.0143 seconds

  ----Wall Time----  ----Name----
    4.5594 ( 19.0%)  FIR Parser
   10.0259 ( 41.7%)  'firrtl.circuit' Pipeline
    1.4482 (  6.0%)    'firrtl.module' Pipeline
    1.4482 (  6.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1037 (  0.4%)    InferWidths
    0.7700 (  3.2%)    LowerBundleVector
    6.4491 ( 26.9%)    'firrtl.module' Pipeline
    1.0306 (  4.3%)      ExpandWhens
    5.4185 ( 22.6%)      SimpleCanonicalizer
    1.2050 (  5.0%)    IMConstProp
    0.0355 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0497 (  0.2%)    'firrtl.module' Pipeline
    0.0497 (  0.2%)      CheckWidths
    2.7095 ( 11.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.9263 ( 16.3%)  'hw.module' Pipeline
    0.0973 (  0.4%)    HWCleanup
    1.1231 (  4.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7058 ( 11.3%)    SimpleCanonicalizer
    0.3037 (  1.3%)  HWLegalizeNames
    0.8369 (  3.5%)  'hw.module' Pipeline
    0.8369 (  3.5%)    PrettifyVerilog
    1.6502 (  6.9%)  Output
    0.0023 (  0.0%)  Rest
   24.0143 (100.0%)  Total

{
  totalTime: 24.045,
  maxMemory: 584605696
}
