WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528616 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528617 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528617 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10658065 heartbeat IPC: 1.2301 cumulative IPC: 1.2301 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 19242806 heartbeat IPC: 1.16486 cumulative IPC: 1.19659 (Simulation time: 0 hr 1 min 42 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 28156276 heartbeat IPC: 1.1219 cumulative IPC: 1.17062 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 37071064 heartbeat IPC: 1.12174 cumulative IPC: 1.158 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 46189221 heartbeat IPC: 1.09672 cumulative IPC: 1.1452 (Simulation time: 0 hr 3 min 44 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 43660605 cumulative IPC: 1.1452 (Simulation time: 0 hr 3 min 44 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 43660605 (Simulation time: 0 hr 3 min 44 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.1452 instructions: 50000000 cycles: 43660605
CPU 0 Branch Prediction Accuracy: 87.5016% MPKI: 21.1486 Average ROB Occupancy at Mispredict: 16.6513
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 20.9887
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     249486  HIT:     222616  MISS:      26870
LLC LOAD         ACCESS:     143408  HIT:     124499  MISS:      18909
LLC RFO          ACCESS:      42704  HIT:      35333  MISS:       7371
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      62985  HIT:      62543  MISS:        442
LLC TRANSLATION  ACCESS:        389  HIT:        241  MISS:        148
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 171.451 cycles
cpu0_DTLB TOTAL       ACCESS:   12418181  HIT:   12017525  MISS:     400656
cpu0_DTLB LOAD         ACCESS:   12418181  HIT:   12017525  MISS:     400656
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.77586 cycles
cpu0_ITLB TOTAL       ACCESS:    2141259  HIT:    2138738  MISS:       2521
cpu0_ITLB LOAD         ACCESS:    2141259  HIT:    2138738  MISS:       2521
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.47085 cycles
cpu0_L1D TOTAL       ACCESS:   16346690  HIT:   13333725  MISS:    3012965
cpu0_L1D LOAD         ACCESS:    9562742  HIT:    7862289  MISS:    1700453
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6779460  HIT:    5471389  MISS:    1308071
cpu0_L1D TRANSLATION  ACCESS:       4488  HIT:         47  MISS:       4441
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.31138 cycles
cpu0_L1I TOTAL       ACCESS:    2403529  HIT:    1938782  MISS:     464747
cpu0_L1I LOAD         ACCESS:    2403529  HIT:    1938782  MISS:     464747
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.94566 cycles
cpu0_L2C TOTAL       ACCESS:    1915161  HIT:    1722489  MISS:     192672
cpu0_L2C LOAD         ACCESS:    1186994  HIT:    1043585  MISS:     143409
cpu0_L2C RFO          ACCESS:     306645  HIT:     263941  MISS:      42704
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     420615  HIT:     414445  MISS:       6170
cpu0_L2C TRANSLATION  ACCESS:        907  HIT:        518  MISS:        389
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 43.4235 cycles
cpu0_STLB TOTAL       ACCESS:     221168  HIT:     220215  MISS:        953
cpu0_STLB LOAD         ACCESS:     221168  HIT:     220215  MISS:        953
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 173.98 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19303
  ROW_BUFFER_MISS:       7125
 AVG DBUS CONGESTED CYCLE:    3.94911
 WQ ROW_BUFFER_HIT:         24
  ROW_BUFFER_MISS:         73  FULL:          0

