/* Generated by Yosys 0.18+10 (git sha1 131a935a1, gcc 11.2.0 -fPIC -Os) */

module and2(a, b, c);
  input a;
  input b;
  output c;
  (* src = "/nfs_project/castor/DV/Azfar/Jira_Testcase/RIGELIP-6/./and2.v:2" *)
  (* src = "/nfs_project/castor/DV/Azfar/Jira_Testcase/RIGELIP-6/./and2.v:2" *)
  wire a;
  (* src = "/nfs_project/castor/DV/Azfar/Jira_Testcase/RIGELIP-6/./and2.v:3" *)
  (* src = "/nfs_project/castor/DV/Azfar/Jira_Testcase/RIGELIP-6/./and2.v:3" *)
  wire b;
  (* src = "/nfs_project/castor/DV/Azfar/Jira_Testcase/RIGELIP-6/./and2.v:4" *)
  (* src = "/nfs_project/castor/DV/Azfar/Jira_Testcase/RIGELIP-6/./and2.v:4" *)
  wire c;
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _0_ (
    .A({ b, a }),
    .Y(c)
  );
endmodule
