#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 11 10:50:33 2024
# Process ID: 2656
# Current directory: C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.runs/synth_1
# Command line: vivado.exe -log traffic_light.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source traffic_light.tcl
# Log file: C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.runs/synth_1/traffic_light.vds
# Journal file: C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source traffic_light.tcl -notrace
Command: synth_design -top traffic_light -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 338.254 ; gain = 100.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'traffic_light' [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:1]
	Parameter RED1 bound to: 3'b000 
	Parameter RED2 bound to: 3'b001 
	Parameter GREEN bound to: 3'b010 
	Parameter YELLOW1 bound to: 3'b011 
	Parameter YELLOW2 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:126]
WARNING: [Synth 8-6090] variable 'led1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:88]
WARNING: [Synth 8-6090] variable 'led2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:89]
WARNING: [Synth 8-6090] variable 'led1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:91]
WARNING: [Synth 8-6090] variable 'led2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:92]
INFO: [Synth 8-6155] done synthesizing module 'traffic_light' (1#1) [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 392.980 ; gain = 155.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 392.980 ; gain = 155.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 392.980 ; gain = 155.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/constrs_1/imports/VHDL/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/constrs_1/imports/VHDL/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.srcs/constrs_1/imports/VHDL/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/traffic_light_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/traffic_light_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 759.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 759.812 ; gain = 521.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 759.812 ; gain = 521.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 759.812 ; gain = 521.961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'traffic_light'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seg2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    RED1 |                              000 |                              000
                    RED2 |                              001 |                              001
                   GREEN |                              010 |                              010
                 YELLOW1 |                              011 |                              011
                 YELLOW2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'traffic_light'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 759.812 ; gain = 521.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 12    
	   5 Input      7 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traffic_light 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 12    
	   5 Input      7 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led1_reg[2] )
WARNING: [Synth 8-3332] Sequential element (led1_reg[2]) is unused and will be removed from module traffic_light.
WARNING: [Synth 8-3332] Sequential element (led2_reg[2]) is unused and will be removed from module traffic_light.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 759.812 ; gain = 521.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 759.812 ; gain = 521.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 783.449 ; gain = 545.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 789.547 ; gain = 551.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 789.547 ; gain = 551.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 789.547 ; gain = 551.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 789.547 ; gain = 551.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 789.547 ; gain = 551.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 789.547 ; gain = 551.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 789.547 ; gain = 551.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |     2|
|4     |LUT2   |    40|
|5     |LUT3   |    75|
|6     |LUT4   |    17|
|7     |LUT5   |    19|
|8     |LUT6   |    49|
|9     |FDRE   |    76|
|10    |FDSE   |    18|
|11    |IBUF   |     7|
|12    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   358|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 789.547 ; gain = 551.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 789.547 ; gain = 184.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 789.547 ; gain = 551.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 789.547 ; gain = 564.879
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.runs/synth_1/traffic_light.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file traffic_light_utilization_synth.rpt -pb traffic_light_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 789.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 10:51:17 2024...
