# Thu Jul 25 10:37:52 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: HAMAS

Implementation : Hanshaking_Test
Synopsys Microchip Technology Pre-mapping, Version map202309act, Build 044R, Built Jan  4 2024 08:30:58, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 199MB)

Reading constraint file: C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\designer\top\synthesis.fdc
Reading constraint file: C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\instr_sources\syn_dics.sdc
@L: C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\top_scck.rpt 
See clock summary report "C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\top_scck.rpt"
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 199MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 199MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
NConnInternalConnection caching is on
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\hdl\masteraxi.v":43:0:43:8|Found instance master.dataOut[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Making connections to hyper_source modules
@N: MF625 |Insert Identify debug core
*** Launch instrumentor shell: "C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\identify_instrumentor_shell.exe" -srs_gen_hw "C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\instr_sources\syn_dics.v" -prj "C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\scratchproject.prs" -idb "C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\identify.db" -isrs C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\synwork\top_mult.srs -curimpl Hanshaking_Test -write_fdc -log C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\identify.log  -tsl JnkQNopd -fidc C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\identify.idc
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":72:6:72:11|Found instance genblk1.b3_ORb[32:1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":2521:2:2521:7|Found instance b8_FZFFLXYE[9:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":2521:2:2521:7|Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":2563:10:2563:15|Found instance genblk9.b7_nYJ_BFM[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":2839:12:2839:17|Found instance genblk4.b8_2S5I_CuY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":6933:3:6933:8|Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7392:6:7392:11|Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7363:6:7363:11|Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":6668:3:6668:8|Found instance b4_oYh0[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":6651:3:6651:8|Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":6640:3:6640:8|Found instance b8_uUT_CqMr[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":6668:3:6668:8|Found instance b4_oYh0[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":6651:3:6651:8|Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":6640:3:6640:8|Found instance b8_uUT_CqMr[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
Reading constraint file: C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\instr_sources\syn_dics.fdc

Making connections to hyper_source modules
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7798:28:7798:63|Connected syn_hyper_connect ident_coreinst.ident_hyperc_validAXI_IICE_regular_7, tag ident_ihs_validAXI to syn_hyper_source ident_hs_validAXI
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7791:28:7791:60|Connected syn_hyper_connect ident_coreinst.ident_hyperc_valid_IICE_regular_6, tag ident_ihs_valid to syn_hyper_source ident_hs_valid
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7784:28:7784:63|Connected syn_hyper_connect ident_coreinst.ident_hyperc_readyAXI_IICE_regular_8, tag ident_ihs_readyAXI to syn_hyper_source ident_hs_readyAXI
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7777:28:7777:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_outBit4_IICE_regular_5, tag ident_ihs_outBit4 to syn_hyper_source ident_hs_outBit4
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7770:28:7770:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_outBit3_IICE_regular_4, tag ident_ihs_outBit3 to syn_hyper_source ident_hs_outBit3
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7763:28:7763:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_outBit2_IICE_regular_3, tag ident_ihs_outBit2 to syn_hyper_source ident_hs_outBit2
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7756:28:7756:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_outBit1_IICE_regular_2, tag ident_ihs_outBit1 to syn_hyper_source ident_hs_outBit1
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7749:28:7749:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_dataAXI_IICE_regular_0, tag ident_ihs_dataAXI to syn_hyper_source ident_hs_dataAXI
@N: BN397 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7742:28:7742:56|Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_IICE_regular, tag ident_ihs_clk to syn_hyper_source ident_hs_clk

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 251MB peak: 251MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 251MB peak: 251MB)


Making connections to hyper_source modules
@N: MO111 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7486:7:7486:20|Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_regular_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_regular_x(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7661:22:7661:37|Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_regular_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_regular_x(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 251MB peak: 251MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 251MB peak: 252MB)

@N: BN362 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7392:6:7392:11|Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_0_511s_x(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7418:2:7418:7|Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_0_511s_x(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: FP130 |Promoting Net clk on CLKINT  I_1 
@N: FP130 |Promoting Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF on CLKINT  I_1 
@N: FP130 |Promoting Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX on CLKINT  I_2 
@N: FP130 |Promoting Net clkDiv.clk_out on CLKINT  I_1 
@N: FX1184 |Applying syn_allowed_resources blockrams=308 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 253MB peak: 253MB)

@W: Z241 :"c:/users/user/onedrive/desktop/microship_ece552/git_microchip/led_blinker_logic_analyzer/synthesis/hanshaking_test/instr_sources/syn_dics.fdc":2:0:2:0|Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O 


Clock Summary
******************

          Start                                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       clk                                                                 100.0 MHz     10.000        declared     default_clkgroup          161  
                                                                                                                                                      
0 -       ident_coreinst.comm_block_INST.dr2_tck                              1.0 MHz       1000.000      declared     identify_jtag_group1      8    
                                                                                                                                                      
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                                      
0 -       jtag_interface_x|identify_clk_int_inferred_clock                    100.0 MHz     10.000        inferred     Inferred_clkgroup_0_3     270  
                                                                                                                                                      
0 -       jtag_interface_x|b9_nv_oQwfYF                                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0_5     33   
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     21   
                                                                                                                                                      
0 -       jtag_interface_x|b10_8Kz_rKlrtX                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_4     8    
                                                                                                                                                      
0 -       clockDivider|N_1_inferred_clock                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     4    
======================================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                                             Clock Pin                                                                                Non-clock Pin                                     Non-clock Pin                                                
Clock                                                               Load      Pin                                                                Seq Example                                                                              Seq Example                                       Comb Example                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                                                                 161       clk(port)                                                          ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4.C                                      -                                                 I_1.A(CLKINT)                                                
                                                                                                                                                                                                                                                                                                                                                         
ident_coreinst.comm_block_INST.dr2_tck                              8         ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O(BUFG)      ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7:0].C                            -                                                 -                                                            
                                                                                                                                                                                                                                                                                                                                                         
System                                                              0         -                                                                  -                                                                                        -                                                 -                                                            
                                                                                                                                                                                                                                                                                                                                                         
jtag_interface_x|identify_clk_int_inferred_clock                    270       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw.UDRCK(UJTAG)     ident_coreinst.comm_block_INST.b9_ORb_xNywD.genblk1\.b3_ORb[32:1].C                      -                                                 ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.I(BUFG)
                                                                                                                                                                                                                                                                                                                                                         
jtag_interface_x|b9_nv_oQwfYF                                       33        ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3.OUT(and)       ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[8:0].C     ident_coreinst.IICE_INST.b3_SoW.b8_jAA_KlCO.E     ident_coreinst.comm_block_INST.jtagi.I_1.A(CLKINT)           
                                                                                                                                                                                                                                                                                                                                                         
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     21        clk_ccc.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                           clkDiv.clk_out.C                                                                         -                                                 clk_ccc.PF_CCC_C0_0.clkint_0.I(BUFG)                         
                                                                                                                                                                                                                                                                                                                                                         
jtag_interface_x|b10_8Kz_rKlrtX                                     8         ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3.OUT(and)     ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0].C                 -                                                 ident_coreinst.comm_block_INST.jtagi.I_2.A(CLKINT)           
                                                                                                                                                                                                                                                                                                                                                         
clockDivider|N_1_inferred_clock                                     4         clkDiv.clk_out.Q[0](dffe)                                          slave.outBit1.C                                                                          clkDiv.clk_out.D[0]                               clkDiv.clk_out_2.I[0](inv)                                   
=========================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\hdl\slaveaxi.v":45:0:45:8|Found inferred clock clockDivider|N_1_inferred_clock which controls 4 sequential elements including slave.outBit3. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\hdl\clockdivider.v":30:0:30:8|Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 21 sequential elements including clkDiv.counter[19:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":6668:3:6668:8|Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 270 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":368:6:368:11|Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\user\onedrive\desktop\microship_ece552\git_microchip\led_blinker_logic_analyzer\synthesis\hanshaking_test\instr_sources\syn_dics.v":7345:6:7345:11|Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 33 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 254MB peak: 254MB)

Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 257MB peak: 257MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\top_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 258MB peak: 258MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 259MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Thu Jul 25 10:38:00 2024

###########################################################]
