<HTML>
<HEAD>
<TITLE>Trajectory_Library.lvlib:Util_GetTime.vi</TITLE>
<META NAME="Author" CONTENT="">
<META NAME="GENERATOR" CONTENT="G Development Environment">
</HEAD>
<BODY BGCOLOR="#FFFFFF">
<A NAME="Trajectory_Library.lvlib:Util_GetTime.vi"></A><H2>Trajectory_Library.lvlib:Util_GetTime.vi</H2>
<P>This subVI returns the continuously running elapsed time in seconds.  </P>
<P></P>
<P>On the RoboRIO this reads the high resolution FPGA time.  The resolution, not accuracy, of the FPGA timer is 1 microsecond.  The normal FPGA clock register (32 bits) rolls over approximately every 71 minutes.  To significantly extend the rollover time,, this routine reads both the high and low FPGA clock registers.  High/low register turnover read sequencing is dealt with by reading the high register twice, once before and once after the low register.  If the values are different, the read is repeated to assure consistency between the high and low values.  On a PC the standard operating system timer with 1 millisecond resolution is used.  </P>
<P></P>
<P>Notes:</P>
<P>-------</P>
<P>- On the RoboRIO this routine takes approximately 4.8 microseconds to execute.   The WPI read FPGA clock routine takes approxmately 2.6 microseconds.  The difference can be attributed to this routine reading to extra words from the FPGA.  Each FPGA read takes approximately 1 microsecond.  </P>
<P></P>
<P>- Set a conditional complilation variable TRAJLIB_USEOSTIME and set it to a value of 1 to force this routine to read the RoboRIO operating system time instead of the FPGA time.  This will have 1 millisecond resolution.  This routine executes faster, approx 1 microsecond.</P>
<P></P>
<P> - On the RoboRIO there is some drift between the FPGA and operating system clocks.  The drift isn't consistent, but appears to be approximately 20 milliseconds / hour.  This isn't enough to be of concern.</P>
<P></P>
<P></P>
<P>Parameters:</P>
<P> - Input Error  --  Input error cluster</P>
<P></P>
<P>Returns:</P>
<P>  -  FPGA_Time_Seconds  --  Elapsed time in seconds.  </P>
<P>  -  Output Error  --  Output error cluster.  An error will be returned if there are problems reading the FPGA or of the FPGA clock high register changes twice while reading the value.</P>
<P></P>
<P>Custom Errors:</P>
<P>  -  8020  --  The upper FPGA time register changed during both attempts to read the FPGA time values.  The returned time may not be valid.</P>
<P><IMG SRC="Trajectory__Library_lvlib_Util__GetTimec.png" ALT="Trajectory_Library.lvlib:Util_GetTime.vi"></P>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="cerrcodeclst.png" ALT="cerrcodeclst"></P>
</TD>
<TD>
<B>error in (no error)</B> <P><B>error in (no error)</B> describes error conditions that occur before this node runs. The default is no error. If an error occurred before this node runs, the node passes the <B>error in (no error)</B> value to <B>error out</B>. This node runs normally only if no error occurred before this node runs. If an error occurs while this node runs, it runs normally and sets its own error status in <B>error out</B>. Use the Simple Error Handler or General Error Handler VIs to display the description of the error code. Use exception control to treat what is normally an error as no error or to treat a warning as an error. Use <B>error in (no error)</B> and <B>error out</B> to check errors and to specify execution order by wiring <B>error out</B> from one node to <B>error in (no error)</B> of the next node.</P>
</TD>
</TR>
</Table>
<UL>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="cbool.png" ALT="cbool"></P>
</TD>
<TD>
<B>status</B> <P><B>status</B> is TRUE (X) if an error occurred before this node ran or FALSE (checkmark) to indicate a warning or that no error occurred before this node ran. The default is FALSE.</P>
</TD>
</TR>
</Table>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="ci32.png" ALT="ci32"></P>
</TD>
<TD>
<B>code</B> <P><B>code</B> is the error or warning code. The default is 0. If <B>status</B> is TRUE, <B>code</B> is an error code. If <B>status</B> is FALSE, <B>code</B> is 0 or a warning code.</P>
</TD>
</TR>
</Table>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="cstr.png" ALT="cstr"></P>
</TD>
<TD>
<B>source</B> <P><B>source</B> specifies the origin of the error or warning and is, in most cases, the name of the node that produced the error or warning. The default is an empty string.</P>
</TD>
</TR>
</Table>
</UL>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="idbl.png" ALT="idbl"></P>
</TD>
<TD>
<B>FPGA_Time_Seconds</B> </TD>
</TR>
</Table>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="ierrcodeclst.png" ALT="ierrcodeclst"></P>
</TD>
<TD>
<B>error out</B> <P><B>error out</B> contains error information. If <B>error in</B> indicates that an error occurred before this VI or function ran, <B>error out</B> contains the same error information. Otherwise, it describes the error status that this VI or function produces. Right-click the <B>error out</B> front panel indicator and select <B>Explain Error</B> from the shortcut menu for more information about the error.</P>
</TD>
</TR>
</Table>
<UL>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="ibool.png" ALT="ibool"></P>
</TD>
<TD>
<B>status</B> <P><B>status</B> is TRUE (X) if an error occurred before this node ran or FALSE (checkmark) to indicate a warning or that no error occurred before this node ran.</P>
</TD>
</TR>
</Table>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="ii32.png" ALT="ii32"></P>
</TD>
<TD>
<B>code</B> <P><B>code</B> is the error or warning code. If <B>status</B> is TRUE, <B>code</B> is an error code. If <B>status</B> is FALSE, <B>code</B> is 0 or a warning code.</P>
</TD>
</TR>
</Table>
<Table>
<TR valign=TOP>
<TD>
<P><IMG SRC="istr.png" ALT="istr"></P>
</TD>
<TD>
<B>source</B> <P><B>source</B> specifies the origin of the error or warning and is, in most cases, the name of the node that produced the error or warning.</P>
</TD>
</TR>
</Table>
</UL>
<P>&quot;Trajectory_Library.lvlib:Util_GetTime.vi History&quot;</P>
<P>Current Revision:   68</P>
<P>rev. 68 Wed, Jul 29, 2020 3:44:58 PM Jim</P>
<P>V1.5 -- 7/28/2020 -- JAS -- Updated routine to use upper FPGA clock value.  Also added conditional compilation to use OS clock if desired.</P>
</BODY>
</HTML>
