// Seed: 1350605913
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : 1] id_12;
  parameter id_13 = -1;
endmodule
module module_1 (
    output logic id_0
);
  logic id_2;
  ;
  id_3 :
  assert property (@(1'b0) -1) id_0 <= -1;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2
  );
  logic id_4;
  ;
endmodule
