$comment
	File created using the following command:
		vcd file multi2sinsigno.msim.vcd -direction
$end
$date
	Thu Oct 23 23:58:12 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module multi2sinsigno_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # b0 $end
$var reg 1 $ b1 $end
$var reg 1 % Cin $end
$var wire 1 & Out0 $end
$var wire 1 ' Out1 $end
$var wire 1 ( Out2 $end
$var wire 1 ) Out3 $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Out0~output_o $end
$var wire 1 2 Out1~output_o $end
$var wire 1 3 Out3~output_o $end
$var wire 1 4 Out2~output_o $end
$var wire 1 5 a0~input_o $end
$var wire 1 6 b0~input_o $end
$var wire 1 7 inst2~combout $end
$var wire 1 8 a1~input_o $end
$var wire 1 9 inst4~combout $end
$var wire 1 : Cin~input_o $end
$var wire 1 ; b1~input_o $end
$var wire 1 < inst|Sum~combout $end
$var wire 1 = inst5~combout $end
$var wire 1 > inst3~combout $end
$var wire 1 ? inst1|Cout~0_combout $end
$var wire 1 @ inst|Cout~0_combout $end
$var wire 1 A inst1|Sum~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
0%
1&
0'
0(
1)
x*
0+
1,
x-
1.
1/
10
11
02
13
04
15
16
17
18
19
0:
1;
0<
1=
1>
1?
1@
0A
$end
#1000000
