# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:3.1-9.10"
attribute \cells_not_processed 1
module \mux16
  wire $auto$expression.cpp:2767:import_bit_select$1
  attribute \src "dut.sv:3.15-3.16"
  wire width 16 input 1 \D
  attribute \src "dut.sv:3.18-3.19"
  wire width 4 input 2 \S
  attribute \src "dut.sv:3.21-3.22"
  wire output 3 \Y
  attribute \src "dut.sv:8.18-8.19"
  cell $shiftx $shiftx$dut.sv:8$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \D
    connect \B \S
    connect \Y $auto$expression.cpp:2767:import_bit_select$1
  end
  connect \Y $auto$expression.cpp:2767:import_bit_select$1
end
