;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -107, <-20
	DJN -1, @-20
	ADD <0, @1
	SUB @-127, 100
	CMP -207, <-120
	SUB @0, @5
	DJN -1, @-85
	DAT #21, #0
	SUB 12, @10
	MOV #0, @1
	SPL @400, #-70
	JMP <121, 703
	SUB 100, 100
	JMP 40, 60
	SUB #400, @-70
	SUB #0, @1
	MOV <110, 19
	ADD #270, <1
	MOV <110, 19
	DAT #20, <12
	ADD #270, <1
	CMP @-127, 100
	SUB -0, -0
	ADD #270, <1
	SPL @400, #-70
	ADD #270, <1
	SPL @400, #-70
	SUB #0, @1
	DJN -1, @-85
	SUB -207, <-120
	CMP @-127, 100
	ADD <-30, 9
	MOV #0, @1
	SPL 0, <332
	SPL 0, <332
	SUB -207, <-120
	SPL 0, <332
	SPL 0, <332
	SUB @-127, 100
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	SPL 0, <332
	MOV -1, <-20
	CMP -207, <-120
	SUB #72, @200
