#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x11e3120 .scope module, "bram_wrapper" "bram_wrapper" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_clk_2x"
    .port_info 2 /INPUT 1 "i_reset"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 6 "i_wr_addr_a"
    .port_info 5 /INPUT 6 "i_wr_addr_b"
    .port_info 6 /INPUT 32 "i_wr_data_a"
    .port_info 7 /INPUT 32 "i_wr_data_b"
    .port_info 8 /INPUT 6 "i_rd_addr_a"
    .port_info 9 /INPUT 6 "i_rd_addr_b"
    .port_info 10 /INPUT 6 "i_rd_addr_c"
    .port_info 11 /INPUT 6 "i_rd_addr_d"
    .port_info 12 /OUTPUT 32 "o_rd_data_a"
    .port_info 13 /OUTPUT 32 "o_rd_data_b"
    .port_info 14 /OUTPUT 32 "o_rd_data_c"
    .port_info 15 /OUTPUT 32 "o_rd_data_d"
P_0x11e4f60 .param/l "READ_PH" 1 2 21, C4<0>;
P_0x11e4fa0 .param/l "WRITE_PH" 1 2 22, C4<1>;
v0x1214cc0 .array "addr_a", 0 3, 5 0;
v0x1214e30 .array "addr_b", 0 3, 5 0;
o0x7fed07f76a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1214fc0_0 .net "i_clk", 0 0, o0x7fed07f76a38;  0 drivers
o0x7fed07f76078 .functor BUFZ 1, C4<z>; HiZ drive
v0x1215090_0 .net "i_clk_2x", 0 0, o0x7fed07f76078;  0 drivers
o0x7fed07f76a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x12151c0_0 .net "i_rd_addr_a", 5 0, o0x7fed07f76a68;  0 drivers
o0x7fed07f76a98 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x1215260_0 .net "i_rd_addr_b", 5 0, o0x7fed07f76a98;  0 drivers
o0x7fed07f76ac8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x1215300_0 .net "i_rd_addr_c", 5 0, o0x7fed07f76ac8;  0 drivers
o0x7fed07f76af8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x12153a0_0 .net "i_rd_addr_d", 5 0, o0x7fed07f76af8;  0 drivers
o0x7fed07f76b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x1215460_0 .net "i_reset", 0 0, o0x7fed07f76b28;  0 drivers
o0x7fed07f76b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x12155b0_0 .net "i_wen", 0 0, o0x7fed07f76b58;  0 drivers
o0x7fed07f76b88 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x1215670_0 .net "i_wr_addr_a", 5 0, o0x7fed07f76b88;  0 drivers
o0x7fed07f76bb8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x1215750_0 .net "i_wr_addr_b", 5 0, o0x7fed07f76bb8;  0 drivers
o0x7fed07f76be8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1215830_0 .net "i_wr_data_a", 31 0, o0x7fed07f76be8;  0 drivers
o0x7fed07f76c18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1215910_0 .net "i_wr_data_b", 31 0, o0x7fed07f76c18;  0 drivers
v0x12159f0_0 .var "o_rd_data_a", 31 0;
v0x1215ad0_0 .var "o_rd_data_b", 31 0;
v0x1215bb0_0 .var "o_rd_data_c", 31 0;
v0x1215d60_0 .var "o_rd_data_d", 31 0;
v0x1215e00_0 .var "phase", 0 0;
v0x1215ec0 .array "rd_data", 0 3;
v0x1215ec0_0 .net v0x1215ec0 0, 31 0, v0x1211890_0; 1 drivers
v0x1215ec0_1 .net v0x1215ec0 1, 31 0, v0x1212840_0; 1 drivers
v0x1215ec0_2 .net v0x1215ec0 2, 31 0, v0x1213870_0; 1 drivers
v0x1215ec0_3 .net v0x1215ec0 3, 31 0, v0x12147a0_0; 1 drivers
v0x1215fe0_0 .var "wen", 3 0;
v0x1216080 .array "wr_data_a", 0 3, 31 0;
v0x1216210 .array "wr_data_b", 0 3, 31 0;
E_0x11e2090 .event edge, v0x1215e00_0;
E_0x11e23c0/0 .event edge, v0x1214bc0_0, v0x1215e00_0, v0x12151c0_0, v0x1215260_0;
E_0x11e23c0/1 .event edge, v0x1215300_0, v0x12153a0_0, v0x1215670_0, v0x1215750_0;
E_0x11e23c0 .event/or E_0x11e23c0/0, E_0x11e23c0/1;
E_0x11e2af0 .event edge, v0x1211890_0, v0x1212840_0, v0x1213870_0, v0x12147a0_0;
L_0x11dbd60 .part v0x1215fe0_0, 0, 1;
L_0x1216570 .part v0x1215fe0_0, 1, 1;
L_0x1216690 .part v0x1215fe0_0, 2, 1;
L_0x1216730 .part v0x1215fe0_0, 3, 1;
S_0x11e1340 .scope generate, "BLK[0]" "BLK[0]" 2 70, 2 70 0, S_0x11e3120;
 .timescale 0 0;
P_0x11dff30 .param/l "gi" 0 2 70, +C4<00>;
S_0x11df560 .scope module, "R1" "block_ram" 2 71, 3 5 0, S_0x11e1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk_2x"
    .port_info 1 /INPUT 6 "i_addr_a"
    .port_info 2 /INPUT 6 "i_addr_b"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 32 "i_wr_data_a"
    .port_info 5 /INPUT 32 "i_wr_data_b"
    .port_info 6 /OUTPUT 32 "o_rd_data_a"
P_0x11eac60 .param/l "ADDR_WDT" 0 3 7, +C4<00000000000000000000000000000110>;
P_0x11eaca0 .param/l "DATA_WDT" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x11eace0 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000101110>;
v0x1214cc0_0 .array/port v0x1214cc0, 0;
v0x11dfc30_0 .net "i_addr_a", 5 0, v0x1214cc0_0;  1 drivers
v0x1214e30_0 .array/port v0x1214e30, 0;
v0x1211350_0 .net "i_addr_b", 5 0, v0x1214e30_0;  1 drivers
v0x1211430_0 .net "i_clk_2x", 0 0, o0x7fed07f76078;  alias, 0 drivers
v0x1211500_0 .net "i_wen", 0 0, L_0x11dbd60;  1 drivers
v0x1216080_0 .array/port v0x1216080, 0;
v0x12115c0_0 .net "i_wr_data_a", 31 0, v0x1216080_0;  1 drivers
v0x1216210_0 .array/port v0x1216210, 0;
v0x12116f0_0 .net "i_wr_data_b", 31 0, v0x1216210_0;  1 drivers
v0x12117d0 .array "mem", 0 45, 31 0;
v0x1211890_0 .var "o_rd_data_a", 31 0;
E_0x11e0d10 .event posedge, v0x1211430_0;
S_0x1211a90 .scope generate, "BLK[1]" "BLK[1]" 2 70, 2 70 0, S_0x11e3120;
 .timescale 0 0;
P_0x1211ca0 .param/l "gi" 0 2 70, +C4<01>;
S_0x1211d60 .scope module, "R1" "block_ram" 2 71, 3 5 0, S_0x1211a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk_2x"
    .port_info 1 /INPUT 6 "i_addr_a"
    .port_info 2 /INPUT 6 "i_addr_b"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 32 "i_wr_data_a"
    .port_info 5 /INPUT 32 "i_wr_data_b"
    .port_info 6 /OUTPUT 32 "o_rd_data_a"
P_0x1211f30 .param/l "ADDR_WDT" 0 3 7, +C4<00000000000000000000000000000110>;
P_0x1211f70 .param/l "DATA_WDT" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x1211fb0 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000101110>;
v0x1214cc0_1 .array/port v0x1214cc0, 1;
v0x1212210_0 .net "i_addr_a", 5 0, v0x1214cc0_1;  1 drivers
v0x1214e30_1 .array/port v0x1214e30, 1;
v0x1212310_0 .net "i_addr_b", 5 0, v0x1214e30_1;  1 drivers
v0x12123f0_0 .net "i_clk_2x", 0 0, o0x7fed07f76078;  alias, 0 drivers
v0x12124f0_0 .net "i_wen", 0 0, L_0x1216570;  1 drivers
v0x1216080_1 .array/port v0x1216080, 1;
v0x1212590_0 .net "i_wr_data_a", 31 0, v0x1216080_1;  1 drivers
v0x1216210_1 .array/port v0x1216210, 1;
v0x12126a0_0 .net "i_wr_data_b", 31 0, v0x1216210_1;  1 drivers
v0x1212780 .array "mem", 0 45, 31 0;
v0x1212840_0 .var "o_rd_data_a", 31 0;
S_0x1212a40 .scope generate, "BLK[2]" "BLK[2]" 2 70, 2 70 0, S_0x11e3120;
 .timescale 0 0;
P_0x1212c50 .param/l "gi" 0 2 70, +C4<010>;
S_0x1212cf0 .scope module, "R1" "block_ram" 2 71, 3 5 0, S_0x1212a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk_2x"
    .port_info 1 /INPUT 6 "i_addr_a"
    .port_info 2 /INPUT 6 "i_addr_b"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 32 "i_wr_data_a"
    .port_info 5 /INPUT 32 "i_wr_data_b"
    .port_info 6 /OUTPUT 32 "o_rd_data_a"
P_0x1212ec0 .param/l "ADDR_WDT" 0 3 7, +C4<00000000000000000000000000000110>;
P_0x1212f00 .param/l "DATA_WDT" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x1212f40 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000101110>;
v0x1214cc0_2 .array/port v0x1214cc0, 2;
v0x1213260_0 .net "i_addr_a", 5 0, v0x1214cc0_2;  1 drivers
v0x1214e30_2 .array/port v0x1214e30, 2;
v0x1213300_0 .net "i_addr_b", 5 0, v0x1214e30_2;  1 drivers
v0x12133c0_0 .net "i_clk_2x", 0 0, o0x7fed07f76078;  alias, 0 drivers
v0x12134e0_0 .net "i_wen", 0 0, L_0x1216690;  1 drivers
v0x1216080_2 .array/port v0x1216080, 2;
v0x12135a0_0 .net "i_wr_data_a", 31 0, v0x1216080_2;  1 drivers
v0x1216210_2 .array/port v0x1216210, 2;
v0x12136d0_0 .net "i_wr_data_b", 31 0, v0x1216210_2;  1 drivers
v0x12137b0 .array "mem", 0 45, 31 0;
v0x1213870_0 .var "o_rd_data_a", 31 0;
S_0x1213a70 .scope generate, "BLK[3]" "BLK[3]" 2 70, 2 70 0, S_0x11e3120;
 .timescale 0 0;
P_0x1213c80 .param/l "gi" 0 2 70, +C4<011>;
S_0x1213d40 .scope module, "R1" "block_ram" 2 71, 3 5 0, S_0x1213a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk_2x"
    .port_info 1 /INPUT 6 "i_addr_a"
    .port_info 2 /INPUT 6 "i_addr_b"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 32 "i_wr_data_a"
    .port_info 5 /INPUT 32 "i_wr_data_b"
    .port_info 6 /OUTPUT 32 "o_rd_data_a"
P_0x1213f10 .param/l "ADDR_WDT" 0 3 7, +C4<00000000000000000000000000000110>;
P_0x1213f50 .param/l "DATA_WDT" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x1213f90 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000101110>;
v0x1214cc0_3 .array/port v0x1214cc0, 3;
v0x1214180_0 .net "i_addr_a", 5 0, v0x1214cc0_3;  1 drivers
v0x1214e30_3 .array/port v0x1214e30, 3;
v0x1214280_0 .net "i_addr_b", 5 0, v0x1214e30_3;  1 drivers
v0x1214360_0 .net "i_clk_2x", 0 0, o0x7fed07f76078;  alias, 0 drivers
v0x1214430_0 .net "i_wen", 0 0, L_0x1216730;  1 drivers
v0x1216080_3 .array/port v0x1216080, 3;
v0x12144d0_0 .net "i_wr_data_a", 31 0, v0x1216080_3;  1 drivers
v0x1216210_3 .array/port v0x1216210, 3;
v0x1214600_0 .net "i_wr_data_b", 31 0, v0x1216210_3;  1 drivers
v0x12146e0 .array "mem", 0 45, 31 0;
v0x12147a0_0 .var "o_rd_data_a", 31 0;
S_0x12149a0 .scope begin, "blk1" "blk1" 2 42, 2 42 0, S_0x11e3120;
 .timescale 0 0;
v0x1214bc0_0 .var/i "i", 31 0;
    .scope S_0x11df560;
T_0 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x12115c0_0;
    %load/vec4 v0x11dfc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12117d0, 0, 4;
    %load/vec4 v0x12116f0_0;
    %load/vec4 v0x1211350_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12117d0, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11df560;
T_1 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x11dfc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12117d0, 4;
    %assign/vec4 v0x1211890_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1211d60;
T_2 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x1212590_0;
    %load/vec4 v0x1212210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1212780, 0, 4;
    %load/vec4 v0x12126a0_0;
    %load/vec4 v0x1212310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1212780, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1211d60;
T_3 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x1212210_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1212780, 4;
    %assign/vec4 v0x1212840_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1212cf0;
T_4 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x12135a0_0;
    %load/vec4 v0x1213260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12137b0, 0, 4;
    %load/vec4 v0x12136d0_0;
    %load/vec4 v0x1213300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12137b0, 0, 4;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1212cf0;
T_5 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x1213260_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12137b0, 4;
    %assign/vec4 v0x1213870_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1213d40;
T_6 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x12144d0_0;
    %load/vec4 v0x1214180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12146e0, 0, 4;
    %load/vec4 v0x1214600_0;
    %load/vec4 v0x1214280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12146e0, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1213d40;
T_7 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x1214180_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12146e0, 4;
    %assign/vec4 v0x12147a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11e3120;
T_8 ;
    %wait E_0x11e2af0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1215ec0, 4;
    %store/vec4 v0x12159f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1215ec0, 4;
    %store/vec4 v0x1215ad0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1215ec0, 4;
    %store/vec4 v0x1215bb0_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1215ec0, 4;
    %store/vec4 v0x1215d60_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11e3120;
T_9 ;
    %wait E_0x11e23c0;
    %fork t_1, S_0x12149a0;
    %jmp t_0;
    .scope S_0x12149a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1214bc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x1214bc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 4, v0x1214bc0_0;
    %store/vec4a v0x1214e30, 4, 0;
    %load/vec4 v0x1214bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1214bc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %load/vec4 v0x1215e00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1215fe0_0, 0, 4;
    %load/vec4 v0x12151c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1214cc0, 4, 0;
    %load/vec4 v0x1215260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1214cc0, 4, 0;
    %load/vec4 v0x1215300_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1214cc0, 4, 0;
    %load/vec4 v0x12153a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1214cc0, 4, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1215fe0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1214bc0_0, 0, 32;
T_9.4 ;
    %load/vec4 v0x1214bc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v0x1215670_0;
    %ix/getv/s 4, v0x1214bc0_0;
    %store/vec4a v0x1214cc0, 4, 0;
    %load/vec4 v0x1215750_0;
    %ix/getv/s 4, v0x1214bc0_0;
    %store/vec4a v0x1214e30, 4, 0;
    %load/vec4 v0x1214bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1214bc0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.3 ;
    %end;
    .scope S_0x11e3120;
t_0 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x11e3120;
T_10 ;
    %wait E_0x11e0d10;
    %load/vec4 v0x1215460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1215e00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1215e00_0;
    %nor/r;
    %assign/vec4 v0x1215e00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11e3120;
T_11 ;
    %wait E_0x11e2090;
    %load/vec4 v0x1215e00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bram_wrapper.v";
    "block_ram.v";
