[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysOldSasc/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:1:1: No timescale set for "sasc_fifo4".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:282:1: No timescale set for "sasc_top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/rtl/sasc_brg.v:88:1: Compile module "work@sasc_brg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:1:1: Compile module "work@sasc_fifo4".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:282:1: Compile module "work@sasc_top".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:1:43: Implicit port type (wire) for "dout",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:282:81: Implicit port type (wire) for "dout_o",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:282:1: Top level module "work@sasc_top".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/rtl/sasc_brg.v:88:1: Top level module "work@sasc_brg".

[WRN:EL0505] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/rtl/sasc_fifo4.v:63:1: Multiply defined module "work@sasc_fifo4",
             ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:1:1: previous definition.

[WRN:EL0505] ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/rtl/sasc_top.v:73:1: Multiply defined module "work@sasc_top",
             ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v:282:1: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                90
assignment                                           101
bit_select                                           608
constant                                             836
cont_assign                                          468
delay_control                                         15
design                                                 1
event_control                                         90
if_else                                               11
if_stmt                                                2
include_file_info                                      3
logic_net                                            572
logic_typespec                                       391
module                                                11
operation                                            584
part_select                                            1
port                                                  67
range                                                104
ref_obj                                             1861
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldSasc/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 9


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/cache/synth.v    | ${SURELOG_DIR}/build/regression/YosysOldSasc/roundtrip/synth_000.v      | 350 | 679 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/rtl/sasc_brg.v   | ${SURELOG_DIR}/build/regression/YosysOldSasc/roundtrip/sasc_brg_000.v   | 53 | 159 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/rtl/sasc_fifo4.v | ${SURELOG_DIR}/build/regression/YosysOldSasc/roundtrip/sasc_fifo4_000.v | 10 | 60 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/sasc/rtl/sasc_top.v   | ${SURELOG_DIR}/build/regression/YosysOldSasc/roundtrip/sasc_top_000.v   | 12 | 62 |