//! **************************************************************************
// Written by: Map O.76xd on Tue Nov 08 23:32:39 2011
//! **************************************************************************

SCHEMATIC START;
COMP "switches<0>" LOCATE = SITE "G18" LEVEL 1;
COMP "switches<1>" LOCATE = SITE "H18" LEVEL 1;
COMP "switches<2>" LOCATE = SITE "K18" LEVEL 1;
COMP "clk" LOCATE = SITE "B8" LEVEL 1;
COMP "switches<3>" LOCATE = SITE "K17" LEVEL 1;
COMP "switches<4>" LOCATE = SITE "L14" LEVEL 1;
COMP "switches<5>" LOCATE = SITE "L13" LEVEL 1;
COMP "switches<6>" LOCATE = SITE "N17" LEVEL 1;
COMP "hs" LOCATE = SITE "T4" LEVEL 1;
COMP "switches<7>" LOCATE = SITE "R17" LEVEL 1;
COMP "leds<0>" LOCATE = SITE "J14" LEVEL 1;
COMP "anodes<0>" LOCATE = SITE "F17" LEVEL 1;
COMP "leds<1>" LOCATE = SITE "J15" LEVEL 1;
COMP "anodes<1>" LOCATE = SITE "H17" LEVEL 1;
COMP "leds<2>" LOCATE = SITE "K15" LEVEL 1;
COMP "anodes<2>" LOCATE = SITE "C18" LEVEL 1;
COMP "leds<3>" LOCATE = SITE "K14" LEVEL 1;
COMP "anodes<3>" LOCATE = SITE "F15" LEVEL 1;
COMP "leds<4>" LOCATE = SITE "E17" LEVEL 1;
COMP "segments<0>" LOCATE = SITE "L18" LEVEL 1;
COMP "leds<5>" LOCATE = SITE "P15" LEVEL 1;
COMP "segments<1>" LOCATE = SITE "F18" LEVEL 1;
COMP "leds<6>" LOCATE = SITE "F4" LEVEL 1;
COMP "segments<2>" LOCATE = SITE "D17" LEVEL 1;
COMP "leds<7>" LOCATE = SITE "R4" LEVEL 1;
COMP "vs" LOCATE = SITE "U3" LEVEL 1;
COMP "segments<3>" LOCATE = SITE "D16" LEVEL 1;
COMP "segments<4>" LOCATE = SITE "G14" LEVEL 1;
COMP "buttons<0>" LOCATE = SITE "B18" LEVEL 1;
COMP "buttons<1>" LOCATE = SITE "D18" LEVEL 1;
COMP "segments<5>" LOCATE = SITE "J17" LEVEL 1;
COMP "buttons<2>" LOCATE = SITE "E18" LEVEL 1;
COMP "segments<6>" LOCATE = SITE "H14" LEVEL 1;
COMP "buttons<3>" LOCATE = SITE "H13" LEVEL 1;
COMP "segments<7>" LOCATE = SITE "C17" LEVEL 1;
NET "clk_IBUFG" BEL "clk_IBUFG_BUFG.GCLKMUX" USELOCALCONNECT;
PIN VGA_Controller/DCM_SP_inst_pins<4> = BEL "VGA_Controller/DCM_SP_inst"
        PINNAME CLKIN;
TIMEGRP clk = BEL "leds_reg_0" BEL "leds_reg_1" BEL "leds_reg_2" BEL
        "leds_reg_3" BEL "leds_reg_4" BEL "leds_reg_5" BEL "leds_reg_6" BEL
        "leds_reg_7" BEL "cnt1/finished_reg" BEL
        "ssegctrl/counter/finished_reg" BEL "ssegctrl/state_reg_0" BEL
        "ssegctrl/state_reg_1" BEL "cnt1/cnt_reg_24" BEL "cnt1/cnt_reg_23" BEL
        "cnt1/cnt_reg_22" BEL "cnt1/cnt_reg_21" BEL "cnt1/cnt_reg_20" BEL
        "cnt1/cnt_reg_19" BEL "cnt1/cnt_reg_18" BEL "cnt1/cnt_reg_17" BEL
        "cnt1/cnt_reg_16" BEL "cnt1/cnt_reg_15" BEL "cnt1/cnt_reg_14" BEL
        "cnt1/cnt_reg_13" BEL "cnt1/cnt_reg_12" BEL "cnt1/cnt_reg_11" BEL
        "cnt1/cnt_reg_10" BEL "cnt1/cnt_reg_9" BEL "cnt1/cnt_reg_8" BEL
        "cnt1/cnt_reg_7" BEL "cnt1/cnt_reg_6" BEL "cnt1/cnt_reg_5" BEL
        "cnt1/cnt_reg_4" BEL "cnt1/cnt_reg_3" BEL "cnt1/cnt_reg_2" BEL
        "cnt1/cnt_reg_1" BEL "cnt1/cnt_reg_0" PIN
        "VGA_Controller/DCM_SP_inst_pins<4>" BEL "clk_IBUFG_BUFG.GCLKMUX" BEL
        "clk_IBUFG_BUFG";
TIMEGRP VGA_Controller_clk_25Mhz_dcm = BEL
        "VGA_Controller/vga640x480/hcount_reg_10" BEL
        "VGA_Controller/vga640x480/hcount_reg_9" BEL
        "VGA_Controller/vga640x480/hcount_reg_8" BEL
        "VGA_Controller/vga640x480/hcount_reg_7" BEL
        "VGA_Controller/vga640x480/hcount_reg_6" BEL
        "VGA_Controller/vga640x480/hcount_reg_5" BEL
        "VGA_Controller/vga640x480/hcount_reg_4" BEL
        "VGA_Controller/vga640x480/hcount_reg_3" BEL
        "VGA_Controller/vga640x480/hcount_reg_2" BEL
        "VGA_Controller/vga640x480/hcount_reg_1" BEL
        "VGA_Controller/vga640x480/hcount_reg_0" BEL
        "VGA_Controller/vga640x480/vcount_reg_10" BEL
        "VGA_Controller/vga640x480/vcount_reg_9" BEL
        "VGA_Controller/vga640x480/vcount_reg_8" BEL
        "VGA_Controller/vga640x480/vcount_reg_7" BEL
        "VGA_Controller/vga640x480/vcount_reg_6" BEL
        "VGA_Controller/vga640x480/vcount_reg_5" BEL
        "VGA_Controller/vga640x480/vcount_reg_4" BEL
        "VGA_Controller/vga640x480/vcount_reg_3" BEL
        "VGA_Controller/vga640x480/vcount_reg_2" BEL
        "VGA_Controller/vga640x480/vcount_reg_1" BEL
        "VGA_Controller/vga640x480/vcount_reg_0" BEL
        "VGA_Controller/vga640x480/vs_reg" BEL
        "VGA_Controller/vga640x480/hs_reg" BEL
        "VGA_Controller/buf_25Mhz.GCLKMUX" BEL "VGA_Controller/buf_25Mhz";
TIMEGRP VGA_Controller_clk_40Mhz_dcm = BEL
        "VGA_Controller/vga800x600/hcount_reg_10" BEL
        "VGA_Controller/vga800x600/hcount_reg_9" BEL
        "VGA_Controller/vga800x600/hcount_reg_8" BEL
        "VGA_Controller/vga800x600/hcount_reg_7" BEL
        "VGA_Controller/vga800x600/hcount_reg_6" BEL
        "VGA_Controller/vga800x600/hcount_reg_5" BEL
        "VGA_Controller/vga800x600/hcount_reg_4" BEL
        "VGA_Controller/vga800x600/hcount_reg_3" BEL
        "VGA_Controller/vga800x600/hcount_reg_2" BEL
        "VGA_Controller/vga800x600/hcount_reg_1" BEL
        "VGA_Controller/vga800x600/hcount_reg_0" BEL
        "VGA_Controller/vga800x600/vcount_reg_10" BEL
        "VGA_Controller/vga800x600/vcount_reg_9" BEL
        "VGA_Controller/vga800x600/vcount_reg_8" BEL
        "VGA_Controller/vga800x600/vcount_reg_7" BEL
        "VGA_Controller/vga800x600/vcount_reg_6" BEL
        "VGA_Controller/vga800x600/vcount_reg_5" BEL
        "VGA_Controller/vga800x600/vcount_reg_4" BEL
        "VGA_Controller/vga800x600/vcount_reg_3" BEL
        "VGA_Controller/vga800x600/vcount_reg_2" BEL
        "VGA_Controller/vga800x600/vcount_reg_1" BEL
        "VGA_Controller/vga800x600/vcount_reg_0" BEL
        "VGA_Controller/vga800x600/vs_reg" BEL
        "VGA_Controller/vga800x600/hs_reg" BEL
        "VGA_Controller/buf_40Mhz.GCLKMUX" BEL "VGA_Controller/buf_40Mhz";
TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
TS_VGA_Controller_clk_25Mhz_dcm = PERIOD TIMEGRP
        "VGA_Controller_clk_25Mhz_dcm" TS_clk * 2 HIGH 50%;
TS_VGA_Controller_clk_40Mhz_dcm = PERIOD TIMEGRP
        "VGA_Controller_clk_40Mhz_dcm" TS_clk / 0.8 HIGH 50%;
SCHEMATIC END;

