Analysis & Synthesis report for lhnRISC621_v
Thu Sep 22 22:20:39 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lhnRISC621_v|MC
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for lhn_mm:main_memory|altsyncram:altsyncram_component|altsyncram_cfo1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |lhnRISC621_v
 17. Parameter Settings for User Entity Instance: lhn_mm:main_memory|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "lhn_ir2assembly_v:IWdecode"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Sep 22 22:20:39 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lhnRISC621_v                                ;
; Top-level Entity Name           ; lhnRISC621_v                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 523                                         ;
; Total pins                      ; 111                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 14,336                                      ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; lhnRISC621_v       ; lhnRISC621_v       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; lhnRISC621_v.v                   ; yes             ; User Verilog HDL File            ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v             ;         ;
; lhn_ir2assembly_v.v              ; yes             ; User Verilog HDL File            ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v        ;         ;
; lhn_mm.v                         ; yes             ; User Wizard-Generated File       ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_mm.v                   ;         ;
; lab3_v.mif                       ; yes             ; User Memory Initialization File  ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lab3_v.mif                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_cfo1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/db/altsyncram_cfo1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf            ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc           ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc       ;         ;
; db/lpm_divide_65m.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/db/lpm_divide_65m.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction      ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction      ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/db/alt_u_div_o2f.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 965             ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 1307            ;
;     -- 7 input functions                    ; 32              ;
;     -- 6 input functions                    ; 574             ;
;     -- 5 input functions                    ; 252             ;
;     -- 4 input functions                    ; 180             ;
;     -- <=3 input functions                  ; 269             ;
;                                             ;                 ;
; Dedicated logic registers                   ; 523             ;
;                                             ;                 ;
; I/O pins                                    ; 111             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 14336           ;
;                                             ;                 ;
; Total DSP Blocks                            ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; Clock_pin~input ;
; Maximum fan-out                             ; 537             ;
; Total fan-out                               ; 8743            ;
; Average fan-out                             ; 4.23            ;
+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |lhnRISC621_v                             ; 1307 (907)          ; 523 (441)                 ; 14336             ; 1          ; 111  ; 0            ; |lhnRISC621_v                                                                                                 ; lhnRISC621_v        ; work         ;
;    |lhn_ir2assembly_v:IWdecode|           ; 168 (168)           ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |lhnRISC621_v|lhn_ir2assembly_v:IWdecode                                                                      ; lhn_ir2assembly_v   ; work         ;
;    |lhn_mm:main_memory|                   ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |lhnRISC621_v|lhn_mm:main_memory                                                                              ; lhn_mm              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |lhnRISC621_v|lhn_mm:main_memory|altsyncram:altsyncram_component                                              ; altsyncram          ; work         ;
;          |altsyncram_cfo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |lhnRISC621_v|lhn_mm:main_memory|altsyncram:altsyncram_component|altsyncram_cfo1:auto_generated               ; altsyncram_cfo1     ; work         ;
;    |lpm_divide:Mod0|                      ; 232 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lhnRISC621_v|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_65m:auto_generated|     ; 232 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lhnRISC621_v|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                   ; lpm_divide_65m      ; work         ;
;          |sign_div_unsign_9nh:divider|    ; 232 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lhnRISC621_v|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;             |alt_u_div_o2f:divider|       ; 232 (232)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lhnRISC621_v|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; lhn_mm:main_memory|altsyncram:altsyncram_component|altsyncram_cfo1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 14           ; --           ; --           ; 14336 ; lab3_v.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |lhnRISC621_v|lhn_mm:main_memory ; lhn_mm.v        ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------+
; State Machine - |lhnRISC621_v|MC           ;
+--------+--------+--------+--------+--------+
; Name   ; MC.MC3 ; MC.MC2 ; MC.MC1 ; MC.MC0 ;
+--------+--------+--------+--------+--------+
; MC.MC0 ; 0      ; 0      ; 0      ; 0      ;
; MC.MC1 ; 0      ; 0      ; 1      ; 1      ;
; MC.MC2 ; 0      ; 1      ; 0      ; 1      ;
; MC.MC3 ; 1      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+---------------------------------------------------------------------------+----------------------------------------+
; Register name                                                             ; Reason for Removal                     ;
+---------------------------------------------------------------------------+----------------------------------------+
; IPDR[5..13]                                                               ; Stuck at GND due to stuck port data_in ;
; TSR[0..7]                                                                 ; Stuck at GND due to stuck port data_in ;
; lhn_ir2assembly_v:IWdecode|ICis[7,15,23,31,39,47,55,63,71,79,85,87,93,95] ; Stuck at GND due to stuck port data_in ;
; Ri[4..19]                                                                 ; Stuck at GND due to stuck port data_in ;
; Rj[4..31]                                                                 ; Stuck at GND due to stuck port data_in ;
; Ri[20..31]                                                                ; Stuck at GND due to stuck port data_in ;
; Rj[3]                                                                     ; Merged with IR[3]                      ;
; Rj[2]                                                                     ; Merged with IR[2]                      ;
; Rj[1]                                                                     ; Merged with IR[1]                      ;
; Rj[0]                                                                     ; Merged with IR[0]                      ;
; Ri[0]                                                                     ; Merged with IR[4]                      ;
; Ri[1]                                                                     ; Merged with IR[5]                      ;
; Ri[2]                                                                     ; Merged with IR[6]                      ;
; Ri[3]                                                                     ; Merged with IR[7]                      ;
; MC~2                                                                      ; Lost fanout                            ;
; MC~3                                                                      ; Lost fanout                            ;
; Total Number of Removed Registers = 97                                    ;                                        ;
+---------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 523   ;
; Number of registers using Synchronous Clear  ; 382   ;
; Number of registers using Synchronous Load   ; 44    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 432   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lhnRISC621_v|lhn_ir2assembly_v:IWdecode|ICis[58] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |lhnRISC621_v|MAB[0]                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lhnRISC621_v|DM_in[13]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |lhnRISC621_v|SR[4]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lhnRISC621_v|SR[8]                               ;
; 6:1                ; 14 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |lhnRISC621_v|PC[8]                               ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |lhnRISC621_v|TALUL[11]                           ;
; 21:1               ; 6 bits    ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |lhnRISC621_v|TA[10]                              ;
; 21:1               ; 5 bits    ; 70 LEs        ; 10 LEs               ; 60 LEs                 ; Yes        ; |lhnRISC621_v|TA[0]                               ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |lhnRISC621_v|TA[13]                              ;
; 24:1               ; 3 bits    ; 48 LEs        ; 9 LEs                ; 39 LEs                 ; Yes        ; |lhnRISC621_v|TALUout[11]                         ;
; 68:1               ; 8 bits    ; 360 LEs       ; 0 LEs                ; 360 LEs                ; Yes        ; |lhnRISC621_v|DM_in[7]                            ;
; 51:1               ; 14 bits   ; 476 LEs       ; 28 LEs               ; 448 LEs                ; Yes        ; |lhnRISC621_v|R[15][4]                            ;
; 23:1               ; 11 bits   ; 165 LEs       ; 22 LEs               ; 143 LEs                ; Yes        ; |lhnRISC621_v|TALUL[10]                           ;
; 68:1               ; 14 bits   ; 630 LEs       ; 28 LEs               ; 602 LEs                ; Yes        ; |lhnRISC621_v|MAX[0]                              ;
; 26:1               ; 11 bits   ; 187 LEs       ; 22 LEs               ; 165 LEs                ; Yes        ; |lhnRISC621_v|TALUout[4]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |lhnRISC621_v|DM_in[3]                            ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[14][13]                           ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[13][11]                           ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[12][13]                           ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[11][12]                           ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[10][10]                           ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[9][9]                             ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[8][5]                             ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[7][10]                            ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[6][10]                            ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[5][3]                             ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[4][2]                             ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[3][8]                             ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[2][8]                             ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[1][13]                            ;
; 53:1               ; 14 bits   ; 490 LEs       ; 28 LEs               ; 462 LEs                ; Yes        ; |lhnRISC621_v|R[0][2]                             ;
; 25:1               ; 14 bits   ; 224 LEs       ; 28 LEs               ; 196 LEs                ; Yes        ; |lhnRISC621_v|SP[13]                              ;
; 20:1               ; 7 bits    ; 91 LEs        ; 84 LEs               ; 7 LEs                  ; Yes        ; |lhnRISC621_v|TB[8]                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |lhnRISC621_v|TB[3]                               ;
; 27:1               ; 3 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |lhnRISC621_v|TB[13]                              ;
; 24:1               ; 14 bits   ; 224 LEs       ; 42 LEs               ; 182 LEs                ; Yes        ; |lhnRISC621_v|MAeff[6]                            ;
; 41:1               ; 2 bits    ; 54 LEs        ; 20 LEs               ; 34 LEs                 ; Yes        ; |lhnRISC621_v|TALUH[10]                           ;
; 42:1               ; 6 bits    ; 168 LEs       ; 66 LEs               ; 102 LEs                ; Yes        ; |lhnRISC621_v|TALUH[3]                            ;
; 16:1               ; 14 bits   ; 140 LEs       ; 140 LEs              ; 0 LEs                  ; No         ; |lhnRISC621_v|Mux0                                ;
; 42:1               ; 14 bits   ; 392 LEs       ; 28 LEs               ; 364 LEs                ; No         ; |lhnRISC621_v|Selector361                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for lhn_mm:main_memory|altsyncram:altsyncram_component|altsyncram_cfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lhnRISC621_v ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; MC0            ; 00     ; Unsigned Binary                                    ;
; MC1            ; 01     ; Unsigned Binary                                    ;
; MC2            ; 10     ; Unsigned Binary                                    ;
; MC3            ; 11     ; Unsigned Binary                                    ;
; LD_IC          ; 000000 ; Unsigned Binary                                    ;
; ST_IC          ; 000001 ; Unsigned Binary                                    ;
; CPY_IC         ; 000010 ; Unsigned Binary                                    ;
; SWAP_IC        ; 000011 ; Unsigned Binary                                    ;
; ADD_IC         ; 000101 ; Unsigned Binary                                    ;
; SUB_IC         ; 000110 ; Unsigned Binary                                    ;
; ADDC_IC        ; 000111 ; Unsigned Binary                                    ;
; SUBC_IC        ; 001000 ; Unsigned Binary                                    ;
; MUL_IC         ; 001001 ; Unsigned Binary                                    ;
; DIV_IC         ; 001010 ; Unsigned Binary                                    ;
; NOT_IC         ; 001011 ; Unsigned Binary                                    ;
; AND_IC         ; 001100 ; Unsigned Binary                                    ;
; OR_IC          ; 001101 ; Unsigned Binary                                    ;
; XOR_IC         ; 001110 ; Unsigned Binary                                    ;
; SRL_IC         ; 001111 ; Unsigned Binary                                    ;
; SRA_IC         ; 010000 ; Unsigned Binary                                    ;
; ROTL_IC        ; 010001 ; Unsigned Binary                                    ;
; ROTR_IC        ; 010010 ; Unsigned Binary                                    ;
; RLN_IC         ; 010011 ; Unsigned Binary                                    ;
; RLZ_IC         ; 010100 ; Unsigned Binary                                    ;
; RRC_IC         ; 010101 ; Unsigned Binary                                    ;
; RRV_IC         ; 010110 ; Unsigned Binary                                    ;
; VADD_IC        ; 010110 ; Unsigned Binary                                    ;
; VSUB_IC        ; 010111 ; Unsigned Binary                                    ;
; JMP_IC         ; 011000 ; Unsigned Binary                                    ;
; CALL_IC        ; 011001 ; Unsigned Binary                                    ;
; RET_IC         ; 011010 ; Unsigned Binary                                    ;
; IN_IC          ; 011011 ; Unsigned Binary                                    ;
; OUT_IC         ; 011100 ; Unsigned Binary                                    ;
; JU             ; 0000   ; Unsigned Binary                                    ;
; JC1            ; 1000   ; Unsigned Binary                                    ;
; JN1            ; 0100   ; Unsigned Binary                                    ;
; JV1            ; 0010   ; Unsigned Binary                                    ;
; JZ1            ; 0001   ; Unsigned Binary                                    ;
; JC0            ; 0111   ; Unsigned Binary                                    ;
; JN0            ; 1011   ; Unsigned Binary                                    ;
; JV0            ; 1101   ; Unsigned Binary                                    ;
; JZ0            ; 1110   ; Unsigned Binary                                    ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lhn_mm:main_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 14                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; lab3_v.mif           ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_cfo1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; lhn_mm:main_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 14                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lhn_ir2assembly_v:IWdecode"                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IR   ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "IR[15..14]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 523                         ;
;     ENA               ; 90                          ;
;     ENA SCLR          ; 306                         ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 54                          ;
;     SLD               ; 8                           ;
;     plain             ; 29                          ;
; arriav_lcell_comb     ; 1308                        ;
;     arith             ; 178                         ;
;         0 data inputs ; 23                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 39                          ;
;         4 data inputs ; 13                          ;
;         5 data inputs ; 88                          ;
;     extend            ; 32                          ;
;         7 data inputs ; 32                          ;
;     normal            ; 1074                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 124                         ;
;         4 data inputs ; 164                         ;
;         5 data inputs ; 164                         ;
;         6 data inputs ; 574                         ;
;     shared            ; 24                          ;
;         0 data inputs ; 4                           ;
;         2 data inputs ; 17                          ;
;         4 data inputs ; 3                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 111                         ;
; stratixv_ram_block    ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 29.10                       ;
; Average LUT depth     ; 7.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Sep 22 22:20:26 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lhnrisc621_v.v
    Info (12023): Found entity 1: lhnRISC621_v File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file lhnrisc621_v_tb.v
    Info (12023): Found entity 1: lhnRISC621_v_tb File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v_tb.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file lhn_ir2assembly_v.v
    Info (12023): Found entity 1: lhn_ir2assembly_v File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lhn_mm.v
    Info (12023): Found entity 1: lhn_mm File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_mm.v Line: 39
Info (12127): Elaborating entity "lhnRISC621_v" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at lhnRISC621_v.v(238): truncated value with size 14 to match size of target (12) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 238
Warning (10230): Verilog HDL assignment warning at lhnRISC621_v.v(541): truncated value with size 42 to match size of target (14) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 541
Warning (10230): Verilog HDL assignment warning at lhnRISC621_v.v(606): truncated value with size 14 to match size of target (8) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 606
Warning (10272): Verilog HDL Case Statement warning at lhnRISC621_v.v(594): case item expression covers a value already covered by a previous case item File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 594
Info (12128): Elaborating entity "lhn_mm" for hierarchy "lhn_mm:main_memory" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "lhn_mm:main_memory|altsyncram:altsyncram_component" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_mm.v Line: 85
Info (12130): Elaborated megafunction instantiation "lhn_mm:main_memory|altsyncram:altsyncram_component" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_mm.v Line: 85
Info (12133): Instantiated megafunction "lhn_mm:main_memory|altsyncram:altsyncram_component" with the following parameter: File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_mm.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab3_v.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cfo1.tdf
    Info (12023): Found entity 1: altsyncram_cfo1 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/db/altsyncram_cfo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cfo1" for hierarchy "lhn_mm:main_memory|altsyncram:altsyncram_component|altsyncram_cfo1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lhn_ir2assembly_v" for hierarchy "lhn_ir2assembly_v:IWdecode" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 98
Warning (10272): Verilog HDL Case Statement warning at lhn_ir2assembly_v.v(80): case item expression covers a value already covered by a previous case item File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v Line: 80
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 286
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 286
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 286
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/db/lpm_divide_65m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/db/alt_u_div_o2f.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ICis[7]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[15]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[23]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[31]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[39]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[47]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[55]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[63]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[71]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[79]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[85]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[87]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[93]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
    Warning (13410): Pin "ICis[95]" is stuck at GND File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1534 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 104 output pins
    Info (21061): Implemented 1408 logic cells
    Info (21064): Implemented 14 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4912 megabytes
    Info: Processing ended: Thu Sep 22 22:20:39 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:23


