{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:12:35 2017 " "Info: Processing started: Mon Feb 13 16:12:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AtividadeULA -c AtividadeULA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AtividadeULA -c AtividadeULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAquefunciona.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ULAquefunciona.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULAquefunciona " "Info: Found entity 1: ULAquefunciona" {  } { { "ULAquefunciona.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/ULAquefunciona.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AtividadeULA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file AtividadeULA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AtividadeULA " "Info: Found entity 1: AtividadeULA" {  } { { "AtividadeULA.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/AtividadeULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXP1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXP1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXP1 " "Info: Found entity 1: EXP1" {  } { { "EXP1.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/EXP1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PRINCIPAL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PRINCIPAL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PRINCIPAL " "Info: Found entity 1: PRINCIPAL" {  } { { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Info: Found entity 1: Contador" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Info: Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Decodificador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Info: Found entity 1: Multiplexador" {  } { { "Multiplexador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Multiplexador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Display.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Divisor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Info: Found entity 1: Divisor" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Info: Found entity 1: Debouncer" {  } { { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRINCIPAL " "Info: Elaborating entity \"PRINCIPAL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:inst2 " "Info: Elaborating entity \"Display\" for hierarchy \"Display:inst2\"" {  } { { "PRINCIPAL.bdf" "inst2" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 8 672 792 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 Display:inst2\|7447:inst " "Info: Elaborating entity \"7447\" for hierarchy \"Display:inst2\|7447:inst\"" {  } { { "Display.bdf" "inst" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Display.bdf" { { 24 344 464 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:inst2\|7447:inst " "Info: Elaborated megafunction instantiation \"Display:inst2\|7447:inst\"" {  } { { "Display.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Display.bdf" { { 24 344 464 184 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador Display:inst2\|Multiplexador:inst2 " "Info: Elaborating entity \"Multiplexador\" for hierarchy \"Display:inst2\|Multiplexador:inst2\"" {  } { { "Display.bdf" "inst2" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Display.bdf" { { -184 56 152 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153M Display:inst2\|Multiplexador:inst2\|74153M:inst " "Info: Elaborating entity \"74153M\" for hierarchy \"Display:inst2\|Multiplexador:inst2\|74153M:inst\"" {  } { { "Multiplexador.bdf" "inst" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Multiplexador.bdf" { { 72 120 224 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:inst2\|Multiplexador:inst2\|74153M:inst " "Info: Elaborated megafunction instantiation \"Display:inst2\|Multiplexador:inst2\|74153M:inst\"" {  } { { "Multiplexador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Multiplexador.bdf" { { 72 120 224 216 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Display:inst2\|Contador:inst3 " "Info: Elaborating entity \"Contador\" for hierarchy \"Display:inst2\|Contador:inst3\"" {  } { { "Display.bdf" "inst3" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Display.bdf" { { 184 -160 -64 280 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Display:inst2\|Decodificador:inst4 " "Info: Elaborating entity \"Decodificador\" for hierarchy \"Display:inst2\|Decodificador:inst4\"" {  } { { "Display.bdf" "inst4" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Display.bdf" { { 168 56 152 296 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP1 EXP1:inst " "Info: Elaborating entity \"EXP1\" for hierarchy \"EXP1:inst\"" {  } { { "PRINCIPAL.bdf" "inst" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 8 504 616 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 EXP1:inst\|74185:inst1 " "Info: Elaborating entity \"74185\" for hierarchy \"EXP1:inst\|74185:inst1\"" {  } { { "EXP1.bdf" "inst1" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/EXP1.bdf" { { -24 392 512 136 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "EXP1:inst\|74185:inst1 " "Info: Elaborated megafunction instantiation \"EXP1:inst\|74185:inst1\"" {  } { { "EXP1.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/EXP1.bdf" { { -24 392 512 136 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AtividadeULA AtividadeULA:inst18 " "Info: Elaborating entity \"AtividadeULA\" for hierarchy \"AtividadeULA:inst18\"" {  } { { "PRINCIPAL.bdf" "inst18" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 392 520 640 648 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador AtividadeULA:inst18\|Registrador:inst10 " "Info: Elaborating entity \"Registrador\" for hierarchy \"AtividadeULA:inst18\|Registrador:inst10\"" {  } { { "AtividadeULA.bdf" "inst10" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/AtividadeULA.bdf" { { 144 720 816 336 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 AtividadeULA:inst18\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"AtividadeULA:inst18\|74181:inst\"" {  } { { "AtividadeULA.bdf" "inst" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/AtividadeULA.bdf" { { 32 272 392 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AtividadeULA:inst18\|74181:inst " "Info: Elaborated megafunction instantiation \"AtividadeULA:inst18\|74181:inst\"" {  } { { "AtividadeULA.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/AtividadeULA.bdf" { { 32 272 392 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 AtividadeULA:inst18\|74175:inst7 " "Info: Elaborating entity \"74175\" for hierarchy \"AtividadeULA:inst18\|74175:inst7\"" {  } { { "AtividadeULA.bdf" "inst7" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/AtividadeULA.bdf" { { 608 32 152 784 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AtividadeULA:inst18\|74175:inst7 " "Info: Elaborated megafunction instantiation \"AtividadeULA:inst18\|74175:inst7\"" {  } { { "AtividadeULA.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/AtividadeULA.bdf" { { 608 32 152 784 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M 74139M:inst17 " "Info: Elaborating entity \"74139M\" for hierarchy \"74139M:inst17\"" {  } { { "PRINCIPAL.bdf" "inst17" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 384 304 408 480 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74139M:inst17 " "Info: Elaborated megafunction instantiation \"74139M:inst17\"" {  } { { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 384 304 408 480 "inst17" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst6 " "Info: Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst6\"" {  } { { "PRINCIPAL.bdf" "inst6" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 408 40 136 504 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74294 Debouncer:inst6\|74294:inst6 " "Info: Elaborating entity \"74294\" for hierarchy \"Debouncer:inst6\|74294:inst6\"" {  } { { "Debouncer.bdf" "inst6" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 272 472 576 416 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Debouncer:inst6\|74294:inst6 " "Info: Elaborated megafunction instantiation \"Debouncer:inst6\|74294:inst6\"" {  } { { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 272 472 576 416 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:inst4 " "Info: Elaborating entity \"Divisor\" for hierarchy \"Divisor:inst4\"" {  } { { "PRINCIPAL.bdf" "inst4" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 264 512 608 360 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "P VCC " "Warning (13410): Pin \"P\" is stuck at VCC" {  } { { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 304 944 1120 320 "P" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Info: Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Info: Implemented 189 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:12:41 2017 " "Info: Processing ended: Mon Feb 13 16:12:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:12:45 2017 " "Info: Processing started: Mon Feb 13 16:12:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "AtividadeULA EP1K100QC208-3 " "Info: Selected device EP1K100QC208-3 for design \"AtividadeULA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Mon Feb 13 2017 16:12:47 " "Info: Started fitting attempt 1 on Mon Feb 13 2017 at 16:12:47" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:13:03 2017 " "Info: Processing ended: Mon Feb 13 16:13:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:13:07 2017 " "Info: Processing started: Mon Feb 13 16:13:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:13:24 2017 " "Info: Processing ended: Mon Feb 13 16:13:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:13:27 2017 " "Info: Processing started: Mon Feb 13 16:13:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst1 " "Info: Detected ripple clock \"Divisor:inst4\|inst1\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 312 376 128 "inst1" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst2 " "Info: Detected ripple clock \"Divisor:inst4\|inst2\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 416 480 128 "inst2" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst3 " "Info: Detected ripple clock \"Divisor:inst4\|inst3\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 528 592 128 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst5 " "Info: Detected ripple clock \"Divisor:inst4\|inst5\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 632 696 128 "inst5" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst6 " "Info: Detected ripple clock \"Divisor:inst4\|inst6\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 736 800 128 "inst6" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst7 " "Info: Detected ripple clock \"Divisor:inst4\|inst7\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 840 904 128 "inst7" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst8 " "Info: Detected ripple clock \"Divisor:inst4\|inst8\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 952 1016 128 "inst8" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst9 " "Info: Detected ripple clock \"Divisor:inst4\|inst9\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 208 272 256 "inst9" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst10 " "Info: Detected ripple clock \"Divisor:inst4\|inst10\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 312 376 256 "inst10" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst11 " "Info: Detected ripple clock \"Divisor:inst4\|inst11\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 416 480 256 "inst11" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst12 " "Info: Detected ripple clock \"Divisor:inst4\|inst12\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 528 592 256 "inst12" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debouncer:inst6\|inst3 " "Info: Detected ripple clock \"Debouncer:inst6\|inst3\" as buffer" {  } { { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 200 360 424 280 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debouncer:inst6\|74294:inst6\|56 " "Info: Detected ripple clock \"Debouncer:inst6\|74294:inst6\|56\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|74294:inst6\|56" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Debouncer:inst6\|74294:inst6\|154~0 " "Info: Detected gated clock \"Debouncer:inst6\|74294:inst6\|154~0\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 80 416 480 120 "154" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|74294:inst6\|154~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debouncer:inst6\|74294:inst6\|104 " "Info: Detected ripple clock \"Debouncer:inst6\|74294:inst6\|104\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|74294:inst6\|104" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst13 " "Info: Detected ripple clock \"Divisor:inst4\|inst13\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 632 696 256 "inst13" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139m:inst17\|33~1 " "Info: Detected gated clock \"74139m:inst17\|33~1\" as buffer" {  } { { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74139m:inst17\|33~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139m:inst17\|33~0 " "Info: Detected gated clock \"74139m:inst17\|33~0\" as buffer" {  } { { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74139m:inst17\|33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debouncer:inst6\|inst8 " "Info: Detected ripple clock \"Debouncer:inst6\|inst8\" as buffer" {  } { { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 312 216 280 392 "inst8" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139m:inst17\|33~2 " "Info: Detected gated clock \"74139m:inst17\|33~2\" as buffer" {  } { { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74139m:inst17\|33~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Contador:inst15\|inst " "Info: Detected ripple clock \"Contador:inst15\|inst\" as buffer" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Contador:inst15\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Contador:inst15\|inst2 " "Info: Detected ripple clock \"Contador:inst15\|inst2\" as buffer" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Contador:inst15\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst14 " "Info: Detected ripple clock \"Divisor:inst4\|inst14\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 736 800 256 "inst14" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst15 " "Info: Detected ripple clock \"Divisor:inst4\|inst15\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 840 904 256 "inst15" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139m:inst17\|33~3 " "Info: Detected gated clock \"74139m:inst17\|33~3\" as buffer" {  } { { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74139m:inst17\|33~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register AtividadeULA:inst18\|Registrador:inst8\|inst4 register AtividadeULA:inst18\|Registrador:inst10\|inst3 60.98 MHz 16.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 60.98 MHz between source register \"AtividadeULA:inst18\|Registrador:inst8\|inst4\" and destination register \"AtividadeULA:inst18\|Registrador:inst10\|inst3\" (period= 16.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.700 ns + Longest register register " "Info: + Longest register to register delay is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AtividadeULA:inst18\|Registrador:inst8\|inst4 1 REG LC1_L41 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_L41; Fanout = 3; REG Node = 'AtividadeULA:inst18\|Registrador:inst8\|inst4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 368 272 336 448 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(2.200 ns) 3.200 ns AtividadeULA:inst18\|74181:inst1\|43~0 2 COMB LC1_L42 2 " "Info: 2: + IC(1.000 ns) + CELL(2.200 ns) = 3.200 ns; Loc. = LC1_L42; Fanout = 2; COMB Node = 'AtividadeULA:inst18\|74181:inst1\|43~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.200 ns" { AtividadeULA:inst18|Registrador:inst8|inst4 AtividadeULA:inst18|74181:inst1|43~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.000 ns) 6.300 ns AtividadeULA:inst18\|74181:inst1\|74~0 3 COMB LC7_L40 2 " "Info: 3: + IC(1.100 ns) + CELL(2.000 ns) = 6.300 ns; Loc. = LC7_L40; Fanout = 2; COMB Node = 'AtividadeULA:inst18\|74181:inst1\|74~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { AtividadeULA:inst18|74181:inst1|43~0 AtividadeULA:inst18|74181:inst1|74~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 8.700 ns AtividadeULA:inst18\|74181:inst1\|63~0 4 COMB LC5_L40 5 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 8.700 ns; Loc. = LC5_L40; Fanout = 5; COMB Node = 'AtividadeULA:inst18\|74181:inst1\|63~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.400 ns" { AtividadeULA:inst18|74181:inst1|74~0 AtividadeULA:inst18|74181:inst1|63~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.200 ns) 12.000 ns AtividadeULA:inst18\|74181:inst\|74~0 5 COMB LC4_L39 1 " "Info: 5: + IC(1.100 ns) + CELL(2.200 ns) = 12.000 ns; Loc. = LC4_L39; Fanout = 1; COMB Node = 'AtividadeULA:inst18\|74181:inst\|74~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.300 ns" { AtividadeULA:inst18|74181:inst1|63~0 AtividadeULA:inst18|74181:inst|74~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 13.700 ns AtividadeULA:inst18\|Registrador:inst10\|inst3 6 REG LC3_L39 13 " "Info: 6: + IC(0.200 ns) + CELL(1.500 ns) = 13.700 ns; Loc. = LC3_L39; Fanout = 13; REG Node = 'AtividadeULA:inst18\|Registrador:inst10\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.700 ns" { AtividadeULA:inst18|74181:inst|74~0 AtividadeULA:inst18|Registrador:inst10|inst3 } "NODE_NAME" } } { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 280 272 336 360 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.100 ns ( 73.72 % ) " "Info: Total cell delay = 10.100 ns ( 73.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 26.28 % ) " "Info: Total interconnect delay = 3.600 ns ( 26.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "13.700 ns" { AtividadeULA:inst18|Registrador:inst8|inst4 AtividadeULA:inst18|74181:inst1|43~0 AtividadeULA:inst18|74181:inst1|74~0 AtividadeULA:inst18|74181:inst1|63~0 AtividadeULA:inst18|74181:inst|74~0 AtividadeULA:inst18|Registrador:inst10|inst3 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "13.700 ns" { AtividadeULA:inst18|Registrador:inst8|inst4 {} AtividadeULA:inst18|74181:inst1|43~0 {} AtividadeULA:inst18|74181:inst1|74~0 {} AtividadeULA:inst18|74181:inst1|63~0 {} AtividadeULA:inst18|74181:inst|74~0 {} AtividadeULA:inst18|Registrador:inst10|inst3 {} } { 0.000ns 1.000ns 1.100ns 0.200ns 1.100ns 0.200ns } { 0.000ns 2.200ns 2.000ns 2.200ns 2.200ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.900 ns - Smallest " "Info: - Smallest clock skew is -0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Debouncer:inst6\|inst8 2 REG LC2_B47 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_B47; Fanout = 2; REG Node = 'Debouncer:inst6\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Debouncer:inst6|inst8 } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 312 216 280 392 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.100 ns) 8.700 ns Contador:inst15\|inst 3 REG LC3_D10 6 " "Info: 3: + IC(4.600 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC3_D10; Fanout = 6; REG Node = 'Contador:inst15\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { Debouncer:inst6|inst8 Contador:inst15|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.700 ns) 12.300 ns 74139m:inst17\|33~3 4 COMB LC2_D11 9 " "Info: 4: + IC(1.900 ns) + CELL(1.700 ns) = 12.300 ns; Loc. = LC2_D11; Fanout = 9; COMB Node = '74139m:inst17\|33~3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.600 ns" { Contador:inst15|inst 74139m:inst17|33~3 } "NODE_NAME" } } { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 17.000 ns AtividadeULA:inst18\|Registrador:inst10\|inst3 5 REG LC3_L39 13 " "Info: 5: + IC(4.700 ns) + CELL(0.000 ns) = 17.000 ns; Loc. = LC3_L39; Fanout = 13; REG Node = 'AtividadeULA:inst18\|Registrador:inst10\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.700 ns" { 74139m:inst17|33~3 AtividadeULA:inst18|Registrador:inst10|inst3 } "NODE_NAME" } } { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 280 272 336 360 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns ( 25.88 % ) " "Info: Total cell delay = 4.400 ns ( 25.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.600 ns ( 74.12 % ) " "Info: Total interconnect delay = 12.600 ns ( 74.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.000 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst 74139m:inst17|33~3 AtividadeULA:inst18|Registrador:inst10|inst3 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "17.000 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst {} 74139m:inst17|33~3 {} AtividadeULA:inst18|Registrador:inst10|inst3 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 1.900ns 4.700ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Debouncer:inst6\|inst8 2 REG LC2_B47 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_B47; Fanout = 2; REG Node = 'Debouncer:inst6\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Debouncer:inst6|inst8 } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 312 216 280 392 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.100 ns) 8.700 ns Contador:inst15\|inst2 3 REG LC1_D10 5 " "Info: 3: + IC(4.600 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC1_D10; Fanout = 5; REG Node = 'Contador:inst15\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { Debouncer:inst6|inst8 Contador:inst15|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 12.400 ns 74139m:inst17\|33~0 4 COMB LC4_D2 9 " "Info: 4: + IC(1.800 ns) + CELL(1.900 ns) = 12.400 ns; Loc. = LC4_D2; Fanout = 9; COMB Node = '74139m:inst17\|33~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.700 ns" { Contador:inst15|inst2 74139m:inst17|33~0 } "NODE_NAME" } } { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.000 ns) 17.900 ns AtividadeULA:inst18\|Registrador:inst8\|inst4 5 REG LC1_L41 3 " "Info: 5: + IC(5.500 ns) + CELL(0.000 ns) = 17.900 ns; Loc. = LC1_L41; Fanout = 3; REG Node = 'AtividadeULA:inst18\|Registrador:inst8\|inst4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.500 ns" { 74139m:inst17|33~0 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 368 272 336 448 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 25.70 % ) " "Info: Total cell delay = 4.600 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.300 ns ( 74.30 % ) " "Info: Total interconnect delay = 13.300 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.900 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst2 74139m:inst17|33~0 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "17.900 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst2 {} 74139m:inst17|33~0 {} AtividadeULA:inst18|Registrador:inst8|inst4 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 1.800ns 5.500ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.000 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst 74139m:inst17|33~3 AtividadeULA:inst18|Registrador:inst10|inst3 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "17.000 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst {} 74139m:inst17|33~3 {} AtividadeULA:inst18|Registrador:inst10|inst3 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 1.900ns 4.700ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.700ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.900 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst2 74139m:inst17|33~0 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "17.900 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst2 {} 74139m:inst17|33~0 {} AtividadeULA:inst18|Registrador:inst8|inst4 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 1.800ns 5.500ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 368 272 336 448 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 280 272 336 360 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "13.700 ns" { AtividadeULA:inst18|Registrador:inst8|inst4 AtividadeULA:inst18|74181:inst1|43~0 AtividadeULA:inst18|74181:inst1|74~0 AtividadeULA:inst18|74181:inst1|63~0 AtividadeULA:inst18|74181:inst|74~0 AtividadeULA:inst18|Registrador:inst10|inst3 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "13.700 ns" { AtividadeULA:inst18|Registrador:inst8|inst4 {} AtividadeULA:inst18|74181:inst1|43~0 {} AtividadeULA:inst18|74181:inst1|74~0 {} AtividadeULA:inst18|74181:inst1|63~0 {} AtividadeULA:inst18|74181:inst|74~0 {} AtividadeULA:inst18|Registrador:inst10|inst3 {} } { 0.000ns 1.000ns 1.100ns 0.200ns 1.100ns 0.200ns } { 0.000ns 2.200ns 2.000ns 2.200ns 2.200ns 1.500ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.000 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst 74139m:inst17|33~3 AtividadeULA:inst18|Registrador:inst10|inst3 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "17.000 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst {} 74139m:inst17|33~3 {} AtividadeULA:inst18|Registrador:inst10|inst3 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 1.900ns 4.700ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.700ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.900 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst2 74139m:inst17|33~0 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "17.900 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst2 {} 74139m:inst17|33~0 {} AtividadeULA:inst18|Registrador:inst8|inst4 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 1.800ns 5.500ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Debouncer:inst6\|inst B0 clk 7.600 ns register " "Info: tsu for register \"Debouncer:inst6\|inst\" (data pin = \"B0\", clock pin = \"clk\") is 7.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest pin register " "Info: + Longest pin to register delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns B0 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'B0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 432 -152 16 448 "B0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.000 ns) 8.800 ns Debouncer:inst6\|inst 2 REG LC7_B47 2 " "Info: 2: + IC(4.700 ns) + CELL(1.000 ns) = 8.800 ns; Loc. = LC7_B47; Fanout = 2; REG Node = 'Debouncer:inst6\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { B0 Debouncer:inst6|inst } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 88 144 208 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 46.59 % ) " "Info: Total cell delay = 4.100 ns ( 46.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 53.41 % ) " "Info: Total interconnect delay = 4.700 ns ( 53.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.800 ns" { B0 Debouncer:inst6|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.800 ns" { B0 {} B0~out {} Debouncer:inst6|inst {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 88 144 208 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns Debouncer:inst6\|inst 2 REG LC7_B47 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC7_B47; Fanout = 2; REG Node = 'Debouncer:inst6\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.400 ns" { clk Debouncer:inst6|inst } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 88 144 208 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { clk Debouncer:inst6|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} Debouncer:inst6|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.800 ns" { B0 Debouncer:inst6|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.800 ns" { B0 {} B0~out {} Debouncer:inst6|inst {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.100ns 1.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { clk Debouncer:inst6|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} Debouncer:inst6|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OE Display:inst2\|Contador:inst3\|inst 81.300 ns register " "Info: tco from clock \"clk\" to destination pin \"OE\" through register \"Display:inst2\|Contador:inst3\|inst\" is 81.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 51.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 51.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Debouncer:inst6\|inst3 2 REG LC4_B47 3 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC4_B47; Fanout = 3; REG Node = 'Debouncer:inst6\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Debouncer:inst6|inst3 } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 200 360 424 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 8.300 ns Divisor:inst4\|inst1 3 REG LC1_H38 2 " "Info: 3: + IC(4.200 ns) + CELL(1.100 ns) = 8.300 ns; Loc. = LC1_H38; Fanout = 2; REG Node = 'Divisor:inst4\|inst1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.300 ns" { Debouncer:inst6|inst3 Divisor:inst4|inst1 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 312 376 128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 11.200 ns Divisor:inst4\|inst2 4 REG LC1_H33 2 " "Info: 4: + IC(1.800 ns) + CELL(1.100 ns) = 11.200 ns; Loc. = LC1_H33; Fanout = 2; REG Node = 'Divisor:inst4\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst1 Divisor:inst4|inst2 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 416 480 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 14.300 ns Divisor:inst4\|inst3 5 REG LC1_H14 2 " "Info: 5: + IC(2.000 ns) + CELL(1.100 ns) = 14.300 ns; Loc. = LC1_H14; Fanout = 2; REG Node = 'Divisor:inst4\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst4|inst2 Divisor:inst4|inst3 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 528 592 128 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 17.300 ns Divisor:inst4\|inst5 6 REG LC1_H16 2 " "Info: 6: + IC(1.900 ns) + CELL(1.100 ns) = 17.300 ns; Loc. = LC1_H16; Fanout = 2; REG Node = 'Divisor:inst4\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst3 Divisor:inst4|inst5 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 632 696 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 20.200 ns Divisor:inst4\|inst6 7 REG LC1_H8 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 20.200 ns; Loc. = LC1_H8; Fanout = 2; REG Node = 'Divisor:inst4\|inst6'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst5 Divisor:inst4|inst6 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 736 800 128 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 25.200 ns Divisor:inst4\|inst7 8 REG LC1_F17 2 " "Info: 8: + IC(3.900 ns) + CELL(1.100 ns) = 25.200 ns; Loc. = LC1_F17; Fanout = 2; REG Node = 'Divisor:inst4\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst4|inst6 Divisor:inst4|inst7 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 840 904 128 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 28.100 ns Divisor:inst4\|inst8 9 REG LC1_F13 2 " "Info: 9: + IC(1.800 ns) + CELL(1.100 ns) = 28.100 ns; Loc. = LC1_F13; Fanout = 2; REG Node = 'Divisor:inst4\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst7 Divisor:inst4|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 952 1016 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 31.200 ns Divisor:inst4\|inst9 10 REG LC1_F18 2 " "Info: 10: + IC(2.000 ns) + CELL(1.100 ns) = 31.200 ns; Loc. = LC1_F18; Fanout = 2; REG Node = 'Divisor:inst4\|inst9'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst4|inst8 Divisor:inst4|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 208 272 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 34.200 ns Divisor:inst4\|inst10 11 REG LC1_F20 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 34.200 ns; Loc. = LC1_F20; Fanout = 2; REG Node = 'Divisor:inst4\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst9 Divisor:inst4|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 312 376 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 37.400 ns Divisor:inst4\|inst11 12 REG LC1_F45 2 " "Info: 12: + IC(2.100 ns) + CELL(1.100 ns) = 37.400 ns; Loc. = LC1_F45; Fanout = 2; REG Node = 'Divisor:inst4\|inst11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst4|inst10 Divisor:inst4|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 416 480 256 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 40.400 ns Divisor:inst4\|inst12 13 REG LC2_F30 2 " "Info: 13: + IC(1.900 ns) + CELL(1.100 ns) = 40.400 ns; Loc. = LC2_F30; Fanout = 2; REG Node = 'Divisor:inst4\|inst12'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst11 Divisor:inst4|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 528 592 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 41.700 ns Divisor:inst4\|inst13 14 REG LC1_F30 2 " "Info: 14: + IC(0.200 ns) + CELL(1.100 ns) = 41.700 ns; Loc. = LC1_F30; Fanout = 2; REG Node = 'Divisor:inst4\|inst13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst4|inst12 Divisor:inst4|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 632 696 256 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.100 ns) 46.100 ns Divisor:inst4\|inst14 15 REG LC1_C50 2 " "Info: 15: + IC(3.300 ns) + CELL(1.100 ns) = 46.100 ns; Loc. = LC1_C50; Fanout = 2; REG Node = 'Divisor:inst4\|inst14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.400 ns" { Divisor:inst4|inst13 Divisor:inst4|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 736 800 256 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 49.200 ns Divisor:inst4\|inst15 16 REG LC1_C27 3 " "Info: 16: + IC(2.000 ns) + CELL(1.100 ns) = 49.200 ns; Loc. = LC1_C27; Fanout = 3; REG Node = 'Divisor:inst4\|inst15'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst4|inst14 Divisor:inst4|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 840 904 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 51.300 ns Display:inst2\|Contador:inst3\|inst 17 REG LC4_C46 11 " "Info: 17: + IC(2.100 ns) + CELL(0.000 ns) = 51.300 ns; Loc. = LC4_C46; Fanout = 11; REG Node = 'Display:inst2\|Contador:inst3\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.000 ns ( 33.14 % ) " "Info: Total cell delay = 17.000 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "34.300 ns ( 66.86 % ) " "Info: Total interconnect delay = 34.300 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "51.300 ns" { clk Debouncer:inst6|inst3 Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "51.300 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 4.200ns 1.800ns 2.000ns 1.900ns 1.800ns 3.900ns 1.800ns 2.000ns 1.900ns 2.100ns 1.900ns 0.200ns 3.300ns 2.000ns 2.100ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.900 ns + Longest register pin " "Info: + Longest register to pin delay is 28.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display:inst2\|Contador:inst3\|inst 1 REG LC4_C46 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C46; Fanout = 11; REG Node = 'Display:inst2\|Contador:inst3\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.900 ns) 4.000 ns Display:inst2\|Multiplexador:inst2\|74153m:inst2\|2~0 2 COMB LC5_C29 4 " "Info: 2: + IC(2.100 ns) + CELL(1.900 ns) = 4.000 ns; Loc. = LC5_C29; Fanout = 4; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst2\|2~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.000 ns" { Display:inst2|Contador:inst3|inst Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 160 464 528 232 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 6.400 ns Display:inst2\|Multiplexador:inst2\|74153m:inst3\|2~0 3 COMB LC4_C29 1 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 6.400 ns; Loc. = LC4_C29; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst3\|2~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.400 ns" { Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|2~0 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 160 464 528 232 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 8.600 ns Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~1 4 COMB LC2_C29 1 " "Info: 4: + IC(0.200 ns) + CELL(2.000 ns) = 8.600 ns; Loc. = LC2_C29; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.200 ns" { Display:inst2|Multiplexador:inst2|74153m:inst3|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.000 ns) 12.600 ns Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~2 5 COMB LC5_C45 7 " "Info: 5: + IC(2.000 ns) + CELL(2.000 ns) = 12.600 ns; Loc. = LC5_C45; Fanout = 7; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.000 ns" { Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.900 ns) 18.300 ns Display:inst2\|7447:inst\|85 6 COMB LC1_A35 1 " "Info: 6: + IC(3.800 ns) + CELL(1.900 ns) = 18.300 ns; Loc. = LC1_A35; Fanout = 1; COMB Node = 'Display:inst2\|7447:inst\|85'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 Display:inst2|7447:inst|85 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/7447.bdf" { { 720 680 744 760 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(8.500 ns) 28.900 ns OE 7 PIN PIN_63 0 " "Info: 7: + IC(2.100 ns) + CELL(8.500 ns) = 28.900 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'OE'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.600 ns" { Display:inst2|7447:inst|85 OE } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 96 800 976 112 "OE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.500 ns ( 64.01 % ) " "Info: Total cell delay = 18.500 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.400 ns ( 35.99 % ) " "Info: Total interconnect delay = 10.400 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "28.900 ns" { Display:inst2|Contador:inst3|inst Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 Display:inst2|7447:inst|85 OE } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "28.900 ns" { Display:inst2|Contador:inst3|inst {} Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 {} Display:inst2|Multiplexador:inst2|74153m:inst3|2~0 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 {} Display:inst2|7447:inst|85 {} OE {} } { 0.000ns 2.100ns 0.200ns 0.200ns 2.000ns 3.800ns 2.100ns } { 0.000ns 1.900ns 2.200ns 2.000ns 2.000ns 1.900ns 8.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "51.300 ns" { clk Debouncer:inst6|inst3 Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "51.300 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 4.200ns 1.800ns 2.000ns 1.900ns 1.800ns 3.900ns 1.800ns 2.000ns 1.900ns 2.100ns 1.900ns 0.200ns 3.300ns 2.000ns 2.100ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "28.900 ns" { Display:inst2|Contador:inst3|inst Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 Display:inst2|7447:inst|85 OE } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "28.900 ns" { Display:inst2|Contador:inst3|inst {} Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 {} Display:inst2|Multiplexador:inst2|74153m:inst3|2~0 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 {} Display:inst2|7447:inst|85 {} OE {} } { 0.000ns 2.100ns 0.200ns 0.200ns 2.000ns 3.800ns 2.100ns } { 0.000ns 1.900ns 2.200ns 2.000ns 2.000ns 1.900ns 8.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AtividadeULA:inst18\|Registrador:inst8\|inst4 DIP4 clk 11.400 ns register " "Info: th for register \"AtividadeULA:inst18\|Registrador:inst8\|inst4\" (data pin = \"DIP4\", clock pin = \"clk\") is 11.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Debouncer:inst6\|inst8 2 REG LC2_B47 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_B47; Fanout = 2; REG Node = 'Debouncer:inst6\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Debouncer:inst6|inst8 } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 312 216 280 392 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.100 ns) 8.700 ns Contador:inst15\|inst2 3 REG LC1_D10 5 " "Info: 3: + IC(4.600 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC1_D10; Fanout = 5; REG Node = 'Contador:inst15\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { Debouncer:inst6|inst8 Contador:inst15|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 12.400 ns 74139m:inst17\|33~0 4 COMB LC4_D2 9 " "Info: 4: + IC(1.800 ns) + CELL(1.900 ns) = 12.400 ns; Loc. = LC4_D2; Fanout = 9; COMB Node = '74139m:inst17\|33~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.700 ns" { Contador:inst15|inst2 74139m:inst17|33~0 } "NODE_NAME" } } { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.000 ns) 17.900 ns AtividadeULA:inst18\|Registrador:inst8\|inst4 5 REG LC1_L41 3 " "Info: 5: + IC(5.500 ns) + CELL(0.000 ns) = 17.900 ns; Loc. = LC1_L41; Fanout = 3; REG Node = 'AtividadeULA:inst18\|Registrador:inst8\|inst4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.500 ns" { 74139m:inst17|33~0 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 368 272 336 448 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 25.70 % ) " "Info: Total cell delay = 4.600 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.300 ns ( 74.30 % ) " "Info: Total interconnect delay = 13.300 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.900 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst2 74139m:inst17|33~0 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "17.900 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst2 {} 74139m:inst17|33~0 {} AtividadeULA:inst18|Registrador:inst8|inst4 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 1.800ns 5.500ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 368 272 336 448 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns DIP4 1 PIN PIN_111 2 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_111; Fanout = 2; PIN Node = 'DIP4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIP4 } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 96 104 272 112 "DIP4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.000 ns) 7.400 ns AtividadeULA:inst18\|Registrador:inst8\|inst4 2 REG LC1_L41 3 " "Info: 2: + IC(3.000 ns) + CELL(1.000 ns) = 7.400 ns; Loc. = LC1_L41; Fanout = 3; REG Node = 'AtividadeULA:inst18\|Registrador:inst8\|inst4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.000 ns" { DIP4 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 368 272 336 448 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns ( 59.46 % ) " "Info: Total cell delay = 4.400 ns ( 59.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 40.54 % ) " "Info: Total interconnect delay = 3.000 ns ( 40.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.400 ns" { DIP4 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "7.400 ns" { DIP4 {} DIP4~out {} AtividadeULA:inst18|Registrador:inst8|inst4 {} } { 0.000ns 0.000ns 3.000ns } { 0.000ns 3.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.900 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst2 74139m:inst17|33~0 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "17.900 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst2 {} 74139m:inst17|33~0 {} AtividadeULA:inst18|Registrador:inst8|inst4 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 1.800ns 5.500ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.900ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.400 ns" { DIP4 AtividadeULA:inst18|Registrador:inst8|inst4 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "7.400 ns" { DIP4 {} DIP4~out {} AtividadeULA:inst18|Registrador:inst8|inst4 {} } { 0.000ns 0.000ns 3.000ns } { 0.000ns 3.400ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:13:29 2017 " "Info: Processing ended: Mon Feb 13 16:13:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:13:33 2017 " "Info: Processing started: Mon Feb 13 16:13:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "AtividadeULA.vho AtividadeULA_vhd.sdo /home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/simulation/modelsim/ simulation " "Info: Generated files \"AtividadeULA.vho\" and \"AtividadeULA_vhd.sdo\" in directory \"/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Peak virtual memory: 153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:13:34 2017 " "Info: Processing ended: Mon Feb 13 16:13:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
