floating_point_0.v,verilog,xil_defaultlib,../../../../full_design.gen/sources_1/ip/floating_point_0_1/sim/floating_point_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
