<html>
<head>
  <title>CS395T Industrial Formal Methods</title>
</head>
<body TEXT="#000000" 
      BGCOLOR="#FFFFFF"
      LINK ="#FF0000"
      VLINK="#A020F0" 
      ALINK="#FFD700"
      fixed>
<center>
<H1>CS395T Industrial Formal Methods<br>
Tentative Schedule</h1>

</center>
<hr style="width: 100%; height: 2px;">


The schedule below is tentative.  We will adjust it according to the
interest of the class.  Most class lectures will be in two parts.  In
the first part we will give a broad overview of the topic.  In the
second part, we will go into more details on some sub-topic.  This
will happen in one of two ways.  Either a student will present a paper
on a sub-topic; this will be used towards your paper presentation
grade.  If there is no student presentation for a specific day, then
the instructors will go into depth for a specific sub-topic of their
choice.

<hr style="width: 100%; height: 2px;">

<br>

<center>
<table border=1 width=90%> 
<tr><td></td>
    <td> <span style=font-weight:bold;color:blue>Date</span> </td>
    <td> <span style=font-weight:bold;color:blue>Topic</span> </td>
</tr>
<tr>
<td> 1.</td>
<td>  September 1 </td>
<td>
Introduction and course outline.  Recent Trends in Formal Verification
</td>
</tr>
<tr>
<td>2. </td>
<td> September 8 </td>
<td>
Equivalence checking
</td>
</tr>
<tr>
<td> 3. </td>
<td> September 15 </td>
<td>
Model Checking
</td>
</tr>

<tr>
<td> 4. </td>
<td> September 22 </td>
<td>
Theorem Proving
</td>
</tr>

<tr>
<td> 5. </td>
<td> September 29 </td>
<td>
TBD
</td>
</tr>

<tr>
<td> 6. </td>
<td> October 5 </td>
<td>
Sequential and Concurrent Program Verification
</td>
</tr>


<tr>
<td> 7. </td>
<td> October 12 </td>
<td>
Microprocessor and Pipeline Verification
</td>
</tr>

<tr>
<td> 8. </td>
<td> October 19 </td>
<td>
Verification of Analog/Mixed-Signal Designs
</td>
</tr>


<tr>
<td> 9. </td>
<td> October 26 </td>
<td>
Project Proposal Presentations
</td>
</tr>

<tr>
<td> 10. </td>
<td> November 3 </td>
<td>
Post-Silicon Verification
</td>
</tr>

<tr>
<td> 11. </td>
<td> November 10 </td>
<td>
System-level Verification and Behavioral Synthesis
</td>
</tr>

<tr>
<td> 12. </td>
<td> November 17 </td>
<td>
In-Class Exam
</td>
</tr>

<tr>
<td> 12. </td>
<td> November 24 </td>
<td>
Project Presentations
</td>
</tr>

<tr>
<td> 13. </td>
<td> December 1 </td>
<td>
Project Presentations
</td>
</tr>

</table>

</center>

<br>
<br>

<h1>Suggested Papers</h1>

<b>Note:</b> The list below will expand as the course progresses,
depending on the interest of the class.  The listing of papers roughly
follows the topics in the schedule above.  In class we will cover only
a few of the papers, probably one or two from each topic in the
schedule.  But the list is more extensive to provide you suggestions
for papers to present.  Of course, please feel free to talk to us if
you want to present papers outside this list.  The list is also
intended to give you a flavor of the richness of different research
directions in formal verification.

<h4>Equivalence Checking</h4>

<ul>
<li>C. Pixley.  "A Theory and Implementation of Sequential Hardware
Equivalence".  <i>IEEE Transactions on CAD for Integrated Circuits and
Systems</i>, volume 11(12), pages 1469-1478, 1992.  IEEE Computer
Society.  </li>

<li>A. Kuehlmann, A. Srinivasan, D. P. LaPotin.  "Verity - A Formal
Verification Program for Custom CMOS Circuits".  <i>IBM Journal of
Research and Development</i>, volume 39(1-2), pages 149-166.  1995.

<li>A. Slobodov&aacute;.  "Formal Verification Methods for Industrial
Hardware Design".  In L. Pacholski and P. Ruzicka, editors,
<i>Proceedings of the 28th International Conference on Current Theory
and Practice of Informatics (SOFSEM 2001)</i>, Piestany, Slovak
Republic, 2001, volume 2234 of LNCS, pages 116-135.  Springer.
</li>

<li>J. Baumgartner, H. Mony, V. Paruthi, R. Kanzelman, G. Janssen.
 "Scalable Sequential Equivalence Checking across Arbitrary Design
 Transformations".  In <i>Proceedings of the 24th International
 Conference on Computer Design (ICCD 2006)</i>, San Jose, CA, October
 2006.  IEEE.  </li>

</ul>

<h4>Model Checking</h4>

<ul>
<li>R. E. Bryant.  "Graph-Based Algorithms for Boolean Function
Manipulation". <i>IEEE Transaction on Computers</i>, volume 35(8),
pages 677-691, 1986.  IEEE Computer Society.</li>

<li>J. R. Burch, E. M. Clarke, D. E. Long, and K. L. McMillan.
"Symbolic Model Checking for Sequential Circuit Verification".
<i>IEEE Tranaction on CAD for Integrated Circuits and Systems</i>,
volume 13(4), pages 401-424, 1994.  IEEE Computer Society.</li>

<li>E. M. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith.
"Counterexample-fuided Abstraction Refinement for Symbolic Model
Checking".  <i>Journal of the ACM</i>, volume 50(5), pages 752-794,
2003.  ACM.</li>

</ul>

<h4>Theorem Proving</h4>

<ul>

<li>M. Kaufmann and J S. Moore. "An Industrial Strength Theorem Prover
for a Logic Based on Common Lisp".  <i>IEEE Transactions on Software
Engineering</i>, volume 23(4), 1997, pages 203-213.  IEEE Computer
Society.  </li>

<li>L. Paulson.  "Designing a Theorem Prover".  In S. Abramsky,
D. M. Gabbay, and T. S. E. Maibaum, editors, <i>Handbook of Logic in
Computer Science</i>, volume II, pages 415-475, 1992.  Oxford
University Press.</li>

<li>M. J. C. Gordon, J. Reynolds, W. A. Hunt, Jr., and M. Kaufmann.
"An Integration of HOL and ACL2".  In A. Gupta and P. Manolios,
editors, <i>Proceedings of the 6th International Conference on Formal
Methods in Computer-Aided Design (FMCAD 2006)</i>, San Jose, CA, 2006,
pages 153-160.  IEEE Computer Society.</li>

<li>M. Kaufmann, J S. Moore, S. Ray, and E. Reeber.  "Integrating
External Deduction Tools with ACL2".  <i>Journal of Applied Logic</i>,
volume 7(1), March 2009, pages 3-25.  Elsevier.</li>

</ul>

<h4>Microprocessor Verification</h4>

<ul>

<li>B. Brock and W. A. Hunt, Jr. "The DUAL-EVAL Hardware Description
Language and Its Use in the Formal Specification and Verification of
the FM9001 Microprocessor".  <i>Formal Methods in Systems Design</i>,
volume 11(1), pages 71-104, 1997.  Springer.</li>

<li>J. R. Burch and D. L. Dill.  "Automatic Verification of Pipelined
Microprocessor Control".  In D. Dill, editor, <i>Proceedings of the
6th International Conference on Computer-Aided Verification (CAV
1994)</i>, Stanford, CA, June 1994, volume 818 of LNCS, pages
68-80. Springer-Verlag. </li>

<li>R. B. Jones, J. W. O'Leary, C. H. Seger, M. Aagaard, and
T. Melham.  "Practical Formal Verification in Microprocessor Design".
<i>IEEE Design & Test of Computers</i>, volume 18(4), pages 16-25,
2001.  IEEE Computer Society. </li>

<li>J. Sawada and W. A. Hunt, Jr.  "Verification of FM9801: An
Out-of-order Microprocessor Model with Speculative Execution,
Exceptions, and Program Modification Capability".  <i>Formal Methods
in Systems Design</i>, volume 20(2), pages 187-222, 2002.
Springer.</li>

<li>S. Beyer, C. Jacobi, D. Kröning, D. Leinenbach, and W. J. Paul.
"Putting It All Together --- Formal Verification of the VAMP".
<i>International Journal on Software Tools and Technology
Transfer</i>, volume 8(4-5), pages 411-430, 2006.  Springer.</li>

</ul>


<p>

<big>Papers on the remaining topics will be added as the class
progresses.</big>

</body>
</HTML>