// Seed: 1578270122
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  assign id_0 = 1'h0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    output tri id_5,
    output tri id_6
);
  assign id_6 = 1;
  module_0(
      id_3, id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  tri   id_3,
    output wire  id_4,
    input  wand  id_5
);
  wire id_7;
  module_0(
      id_0, id_5
  );
endmodule
