$date
	Wed Apr  9 09:49:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_d_latch $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$scope module uut $end
$var wire 1 " d $end
$var wire 1 # en $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#10000
1"
#20000
1!
1#
#30000
0!
0"
#40000
0#
1"
#50000
