--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2L -n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr
mips_top.pcf -ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 101894 paths analyzed, 4025 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.350ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22 (SLICE_X95Y75.SR), 134 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.528ns (3.848 - 4.376)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y13.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X106Y62.B1     net (fanout=6)        2.096   BTN_SCAN/result<16>
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.634ns logic, 3.093ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.988ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (0.984 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.CQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X106Y62.B2     net (fanout=100)      2.421   rst_all
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22
    -------------------------------------------------  ---------------------------
    Total                                      3.988ns (0.570ns logic, 3.418ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_29 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.545 - 0.592)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_29 to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y77.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/inst_data_id<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_29
    SLICE_X103Y63.B4     net (fanout=18)       1.102   MIPS/MIPS_CORE/DATAPATH/inst_data_id<29>
    SLICE_X103Y63.BMUX   Tilo                  0.149   MIPS/MIPS_CORE/DATAPATH/inst_data_id_17_1
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall12
    SLICE_X103Y62.B3     net (fanout=1)        0.359   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall11
    SLICE_X103Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall13
    SLICE_X103Y62.D6     net (fanout=2)        0.109   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall12
    SLICE_X103Y62.CMUX   Topdc                 0.242   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall15_F
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall15
    SLICE_X106Y62.A4     net (fanout=1)        0.475   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall14
    SLICE_X106Y62.A      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall19
    SLICE_X106Y62.B5     net (fanout=2)        0.161   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_22
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.047ns logic, 3.203ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23 (SLICE_X95Y75.SR), 134 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.528ns (3.848 - 4.376)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y13.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X106Y62.B1     net (fanout=6)        2.096   BTN_SCAN/result<16>
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.634ns logic, 3.093ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.988ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (0.984 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.CQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X106Y62.B2     net (fanout=100)      2.421   rst_all
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23
    -------------------------------------------------  ---------------------------
    Total                                      3.988ns (0.570ns logic, 3.418ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_29 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.545 - 0.592)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_29 to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y77.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/inst_data_id<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_29
    SLICE_X103Y63.B4     net (fanout=18)       1.102   MIPS/MIPS_CORE/DATAPATH/inst_data_id<29>
    SLICE_X103Y63.BMUX   Tilo                  0.149   MIPS/MIPS_CORE/DATAPATH/inst_data_id_17_1
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall12
    SLICE_X103Y62.B3     net (fanout=1)        0.359   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall11
    SLICE_X103Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall13
    SLICE_X103Y62.D6     net (fanout=2)        0.109   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall12
    SLICE_X103Y62.CMUX   Topdc                 0.242   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall15_F
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall15
    SLICE_X106Y62.A4     net (fanout=1)        0.475   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall14
    SLICE_X106Y62.A      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall19
    SLICE_X106Y62.B5     net (fanout=2)        0.161   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.047ns logic, 3.203ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24 (SLICE_X95Y75.SR), 134 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.528ns (3.848 - 4.376)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y13.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X106Y62.B1     net (fanout=6)        2.096   BTN_SCAN/result<16>
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.634ns logic, 3.093ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.988ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (0.984 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.CQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X106Y62.B2     net (fanout=100)      2.421   rst_all
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24
    -------------------------------------------------  ---------------------------
    Total                                      3.988ns (0.570ns logic, 3.418ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_29 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.545 - 0.592)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_29 to MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y77.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/inst_data_id<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_29
    SLICE_X103Y63.B4     net (fanout=18)       1.102   MIPS/MIPS_CORE/DATAPATH/inst_data_id<29>
    SLICE_X103Y63.BMUX   Tilo                  0.149   MIPS/MIPS_CORE/DATAPATH/inst_data_id_17_1
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall12
    SLICE_X103Y62.B3     net (fanout=1)        0.359   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall11
    SLICE_X103Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall13
    SLICE_X103Y62.D6     net (fanout=2)        0.109   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall12
    SLICE_X103Y62.CMUX   Topdc                 0.242   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall15_F
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall15
    SLICE_X106Y62.A4     net (fanout=1)        0.475   MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall14
    SLICE_X106Y62.A      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall19
    SLICE_X106Y62.B5     net (fanout=2)        0.161   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X106Y62.B      Tilo                  0.043   MIPS/MIPS_CORE/exe_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst12
    SLICE_X95Y75.SR      net (fanout=47)       0.997   MIPS/MIPS_CORE/exe_rst
    SLICE_X95Y75.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_24
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.047ns logic, 3.203ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_30 (SLICE_X94Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_30 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.067 - 0.054)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_30 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y72.AQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_30
    SLICE_X94Y71.CX      net (fanout=1)        0.095   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<30>
    SLICE_X94Y71.CLK     Tckdi       (-Th)     0.045   MIPS/MIPS_CORE/DATAPATH/opa_exe<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.055ns logic, 0.095ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_12 (SLICE_X93Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_12 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_12 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y67.CQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_12
    SLICE_X93Y67.AX      net (fanout=1)        0.098   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<12>
    SLICE_X93Y67.CLK     Tckdi       (-Th)     0.047   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<15>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_12
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.053ns logic, 0.098ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/mem_wen_mem (SLICE_X103Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/mem_wen_exe (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/mem_wen_mem (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.077 - 0.062)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/mem_wen_exe to MIPS/MIPS_CORE/DATAPATH/mem_wen_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y62.AQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
    SLICE_X103Y61.AX     net (fanout=1)        0.095   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
    SLICE_X103Y61.CLK    Tckdi       (-Th)     0.040   MIPS/MIPS_CORE/DATAPATH/mem_wen_mem
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen_mem
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.060ns logic, 0.095ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y25.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y25.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA/CLK
  Location pin: SLICE_X86Y61.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49665 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.644ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X78Y69.BI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.304ns (3.836 - 4.140)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.BMUX    Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X92Y60.D2      net (fanout=1)        0.524   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X92Y60.D       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X78Y69.BI      net (fanout=1)        0.631   debug_data<2>
    SLICE_X78Y69.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.966ns logic, 1.155ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.306ns (3.836 - 4.142)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y58.AQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<3>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X92Y60.D1      net (fanout=1)        0.571   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X92Y60.D       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X78Y69.BI      net (fanout=1)        0.631   debug_data<2>
    SLICE_X78Y69.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.377ns logic, 1.202ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.533 - 0.575)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y71.AQ      Tcko                  0.223   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X89Y64.D2      net (fanout=7)        0.901   VGA/v_count<4>
    SLICE_X89Y64.DMUX    Tilo                  0.145   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X71Y75.D5      net (fanout=56)       0.964   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X71Y75.D       Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT39
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT391
    SLICE_X98Y60.B4      net (fanout=19)       1.167   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT39
    SLICE_X98Y60.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X92Y60.D2      net (fanout=1)        0.524   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X92Y60.D       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X78Y69.BI      net (fanout=1)        0.631   debug_data<2>
    SLICE_X78Y69.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (0.713ns logic, 4.187ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC_D1 (SLICE_X78Y69.CX), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.077ns (Levels of Logic = 1)
  Clock Path Skew:      -0.304ns (3.836 - 4.140)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X93Y59.B1      net (fanout=1)        0.536   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X93Y59.B       Tilo                  0.043   MIPS/INST_ROM/out<15>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X78Y69.CX      net (fanout=1)        0.651   debug_data<5>
    SLICE_X78Y69.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (0.890ns logic, 1.187ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (3.836 - 4.139)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.AQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    SLICE_X93Y59.B3      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
    SLICE_X93Y59.B       Tilo                  0.043   MIPS/INST_ROM/out<15>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X78Y69.CX      net (fanout=1)        0.651   debug_data<5>
    SLICE_X78Y69.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.413ns logic, 1.006ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.533 - 0.575)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y71.AQ      Tcko                  0.223   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X89Y64.D2      net (fanout=7)        0.901   VGA/v_count<4>
    SLICE_X89Y64.DMUX    Tilo                  0.145   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X71Y75.D5      net (fanout=56)       0.964   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X71Y75.D       Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT39
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT391
    SLICE_X98Y60.C4      net (fanout=19)       1.263   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT39
    SLICE_X98Y60.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X93Y59.B1      net (fanout=1)        0.536   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X93Y59.B       Tilo                  0.043   MIPS/INST_ROM/out<15>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X78Y69.CX      net (fanout=1)        0.651   debug_data<5>
    SLICE_X78Y69.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (0.644ns logic, 4.315ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA (SLICE_X82Y72.AI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Skew:      -0.282ns (3.844 - 4.126)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMA to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y73.AMUX   Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMA
    SLICE_X97Y74.A4      net (fanout=1)        0.634   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<24>
    SLICE_X97Y74.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data171
    SLICE_X82Y72.AI      net (fanout=1)        0.498   debug_data<24>
    SLICE_X82Y72.CLK     Tds                   0.096   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (0.943ns logic, 1.132ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (3.844 - 4.124)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y74.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<24>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24
    SLICE_X97Y74.A6      net (fanout=1)        0.105   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<24>
    SLICE_X97Y74.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data171
    SLICE_X82Y72.AI      net (fanout=1)        0.498   debug_data<24>
    SLICE_X82Y72.CLK     Tds                   0.096   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.362ns logic, 0.603ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.980 - 1.087)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y71.AQ      Tcko                  0.223   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X89Y64.D2      net (fanout=7)        0.901   VGA/v_count<4>
    SLICE_X89Y64.DMUX    Tilo                  0.145   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X71Y75.D5      net (fanout=56)       0.964   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X71Y75.D       Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT39
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT391
    SLICE_X102Y73.A4     net (fanout=19)       1.054   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT39
    SLICE_X102Y73.AMUX   Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMA
    SLICE_X97Y74.A4      net (fanout=1)        0.634   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<24>
    SLICE_X97Y74.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data171
    SLICE_X82Y72.AI      net (fanout=1)        0.498   debug_data<24>
    SLICE_X82Y72.CLK     Tds                   0.096   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (0.692ns logic, 4.051ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA (SLICE_X82Y72.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.661 - 0.470)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.100   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X82Y72.D2      net (fanout=210)      0.453   VGA/h_count<4>
    SLICE_X82Y72.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (-0.194ns logic, 0.453ns route)
                                                       (-74.9% logic, 174.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA_D1 (SLICE_X82Y72.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.661 - 0.470)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.100   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X82Y72.D2      net (fanout=210)      0.453   VGA/h_count<4>
    SLICE_X82Y72.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (-0.194ns logic, 0.453ns route)
                                                       (-74.9% logic, 174.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMB (SLICE_X82Y72.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.661 - 0.470)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.100   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X82Y72.D2      net (fanout=210)      0.453   VGA/h_count<4>
    SLICE_X82Y72.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (-0.194ns logic, 0.453ns route)
                                                       (-74.9% logic, 174.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y29.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X78Y68.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X78Y68.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.456ns|            0|            0|            0|       151559|
| TS_CLK_GEN_clkout3            |    100.000ns|     22.350ns|          N/A|            0|            0|       101894|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     11.644ns|          N/A|            0|            0|        49665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    6.460|    3.404|    4.040|         |
CLK_200M_P     |    6.460|    3.404|    4.040|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    6.460|    3.404|    4.040|         |
CLK_200M_P     |    6.460|    3.404|    4.040|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 151559 paths, 0 nets, and 8015 connections

Design statistics:
   Minimum period:  22.350ns{1}   (Maximum frequency:  44.743MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 30 09:12:29 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5287 MB



