;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	SUB -7, <-20
	SUB <0, @2
	SPL @70, <402
	SLT -2, <-20
	SUB -207, <-120
	SUB @121, 106
	MOV -1, <-20
	DJN -1, @-20
	SUB -2, <-20
	SUB -207, <-120
	SUB -7, <-20
	SUB @122, 101
	SUB @127, 100
	MOV -1, <-89
	SUB @-127, 100
	SUB @122, 101
	JMN @12, 200
	SUB @421, 703
	SUB @421, 703
	SUB @421, 703
	MOV -1, <-20
	SUB 1, 0
	SUB @127, 100
	SUB @121, 106
	ADD 210, 30
	SUB @127, 100
	CMP 301, <-19
	SUB @-127, 105
	JMP <-127, 105
	SUB @421, 703
	CMP @121, 106
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-89
	SUB 127, 132
	SUB @127, 100
	MOV -1, <-89
	SUB @122, 101
	SUB -7, <-20
	SUB @122, 101
	MOV -1, <-20
	ADD 210, 30
	MOV -1, <-89
	DJN -1, @-20
	SPL 0, <402
	MOV -811, <-20
	ADD 210, 30
