###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Fri Oct 10 16:26:39 2025
#  Design:            top_lvl
#  Command:           report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
###############################################################
Path 1: MET (0.001 ns) Hold Check with Pin u_ctrl_w_ptr_reg[7]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) write_start_addr[7]
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[7]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.379 (P)    0.000 (I)
            Arrival:=    0.045        0.000

               Hold:+   -0.078
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.217
       Launch Clock:=    0.000
          Data Path:+    0.219
              Slack:=    0.001
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[7]     -      write_start_addr[7]  R     (arrival)       1  0.003   0.017    0.017  
  write_start_addr[7]     -      -                    R     (net)           1      -       -        -  
  g13680__8428/Y          -      B->Y                 F     NAND2X1         1  0.025   0.042    0.059  
  n_39                    -      -                    F     (net)           1      -       -        -  
  postcts_FE_PHC2_n_39/Y  -      A->Y                 F     CLKBUFX2        1  0.035   0.102    0.161  
  FE_PHN2_n_39            -      -                    F     (net)           1      -       -        -  
  cts_FE_RC_64_0/Y        -      A->Y                 R     NAND3X2         1  0.025   0.058    0.219  
  n_851                   -      -                    R     (net)           1      -       -        -  
  u_ctrl_w_ptr_reg[7]/SI  -      SI                   R     SDFFX4          1  0.041   0.000    0.219  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  clk                     -      -     R     (net)           1      -       -        -  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_6                   -      -     R     (net)           5      -       -        -  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  FE_USKN43_CTS_2         -      -     R     (net)           1      -       -        -  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  FE_USKN44_CTS_2         -      -     F     (net)           1      -       -        -  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  CTS_2                   -      -     R     (net)           5      -       -        -  
  u_ctrl_w_ptr_reg[7]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------

