5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd slist3.vcd -o slist3.cdd -v slist3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" slist3.v 1 25 1
2 1 0 0 2 1 100c 0 0 1 9 c
2 2 0 0 2 29 1008 1 0 1 26 2
2 3 0 0 2 1 100c 0 0 1 9 b
2 4 0 0 2 29 1000 3 0 1 26 2
2 5 0 0 4 2b 1008 2 4 1 26 2
2 6 5 70008 5 45 100a 5 0 1 26 2
2 7 6 20006 2 3d 5002 0 0 1 26 2 foo
1 a 3 830004 1 0 0 0 1 25 2
1 b 3 830007 1 0 0 0 1 25 102
1 c 3 3000a 1 0 0 0 1 25 102
4 7 6 6 0
4 6 1 7 0
3 1 main.foo "main.foo" slist3.v 6 11 1
2 8 7 80008 1 1 1014 0 0 1 9 b
2 9 7 40004 0 1 1410 0 0 1 9 a
2 10 7 40008 2 37 36 8 9
2 11 8 40008 2 3d 5002 0 0 1 26 2 bar
4 11 0 0 0
4 10 11 11 11
3 1 main.foo.bar "main.foo.bar" slist3.v 8 10 1
2 12 9 a000a 2 1 100c 0 0 1 9 c
2 13 9 60006 0 1 1410 0 0 1 9 b
2 14 9 6000a 2 37 1e 12 13
4 14 11 0 0
3 1 main.$u0 "main.$u0" slist3.v 0 23 1
