// Seed: 1558894002
module module_0 (
    output wand id_0,
    input  wand id_1
);
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1
);
  wor id_3;
  always @(1 or posedge 1'b0 | id_3 ^ id_3) begin : LABEL_0
    id_1 = id_3;
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    input supply0 id_2
    , id_6,
    output wand id_3,
    output supply0 id_4
);
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.type_3 = 0;
  wire id_8 = id_8;
  wire id_9;
  assign id_7[1'b0] = 1 == 1;
endmodule
