# Reading D:/modelsim_ase/tcl/vsim/pref.tcl
# do lab1_ULA_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/lab1_ULA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:29 on Apr 01,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/lab1_ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab1_ULA
# -- Compiling architecture structural of lab1_ULA
# End time: 10:19:29 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/ripple_carry_adder_structural.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:29 on Apr 01,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/ripple_carry_adder_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_carry_adder_structural
# -- Compiling architecture structural of ripple_carry_adder_structural
# End time: 10:19:29 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:29 on Apr 01,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture LogicFunc of full_adder
# End time: 10:19:29 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/test_ULA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:30 on Apr 01,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/test_ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity test_ULA
# -- Compiling architecture dut of test_ULA
# End time: 10:19:30 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  test_ULA
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" test_ULA 
# Start time: 10:19:30 on Apr 01,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.test_ula(dut)
# Loading work.lab1_ula(structural)
# Loading work.ripple_carry_adder_structural(structural)
# Loading work.full_adder(logicfunc)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: BOT
#    Time: 0 ps  Iteration: 0  Instance: /test_ula
# ** Failure: Erro na Operação Soma
#    Time: 110 ps  Iteration: 0  Process: /test_ula/st File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/test_ULA.vhd
# Break in ForLoop loop at C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/test_ULA.vhd line 97
# End time: 10:57:00 on Apr 01,2021, Elapsed time: 0:37:30
# Errors: 0, Warnings: 0
