{"Daehoon Kim": [["NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture", ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.57", "hpca", 2017]], "Nam Sung Kim": [["NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture", ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.57", "hpca", 2017], ["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017], ["G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs", ["Zhenhong Liu", "Syed Zohaib Gilani", "Murali Annavaram", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.51", "hpca", 2017]], "Hyunsung Shin": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Sangjoon Hwang": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Kwang-Il Park": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Seong-Jin Jang": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Joo-Sun Choi": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Gyo-Young Jin": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Young Hoon Son": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017], ["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Hyunyoon Cho": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017], ["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Jung Ho Ahn": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017], ["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Donghyuk Lee": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017], ["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Minsoo Rhu": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017]], "Yebin Lee": [["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Hyeonggyu Kim": [["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Seokin Hong": [["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Soontae Kim": [["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Jaewoong Sim": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Hyojong Kim": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Hyesoon Kim": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Yuhwan Ro": [["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Eojin Lee": [["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Daejin Jung": [["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Jae W. Lee": [["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Hyeran Jeon": [["Pilot Register File: Energy Efficient Partitioned Register File for GPUs", ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2017.47", "hpca", 2017]]}