<ENTRY>
{
 "thisFile": "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\mnist_mlp_bgn\\mnist_mlp_bgn.hlsrun_cosim_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "02/22/26 22:30:46",
 "timestampMillis": "1771810246991",
 "buildStep": {
  "cmdId": "9629cb0a-13ef-4b12-b930-532c7bc85943",
  "name": "vitis-run",
  "logFile": "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\mnist_mlp_bgn\\logs\\mnist_mlp_bgn.steps.log",
  "commandLine": "C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe  --mode hls --cosim --config C:\\source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\hls_config.cfg --work_dir mnist_mlp_bgn ",
  "args": [
   "--mode",
   "hls",
   "--cosim",
   "--config",
   "C:\\source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\hls_config.cfg",
   "--work_dir",
   "mnist_mlp_bgn"
  ],
  "iniFiles": [],
  "cwd": "C:\\source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "02/22/26 22:30:46",
 "timestampMillis": "1771810246991",
 "status": {
  "cmdId": "9629cb0a-13ef-4b12-b930-532c7bc85943",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "02/22/26 22:30:49",
 "timestampMillis": "1771810249286",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_RUN",
  "target": "TT_HLS_RTL_COSIM",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "bgn_inference",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\top.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "02/22/26 22:30:49",
 "timestampMillis": "1771810249287",
 "buildStep": {
  "cmdId": "f6a0d14e-518a-4cb9-87d3-75eaafec9350",
  "name": "",
  "logFile": "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\mnist_mlp_bgn\\hls\\hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "C:\\source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "02/22/26 22:30:49",
 "timestampMillis": "1771810249287",
 "status": {
  "cmdId": "f6a0d14e-518a-4cb9-87d3-75eaafec9350",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "02/22/26 22:30:49",
 "timestampMillis": "1771810249287",
 "report": {
  "path": "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\mnist_mlp_bgn\\hls\\sim\\report\\bgn_inference_cosim.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_COSIMULATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "02/22/26 22:30:49",
 "timestampMillis": "1771810249287",
 "report": {
  "path": "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\mnist_mlp_bgn\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "02/22/26 22:30:49",
 "timestampMillis": "1771810249288",
 "report": {
  "path": "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\mnist_mlp_bgn\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH_COSIM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "02/22/26 22:30:49",
 "timestampMillis": "1771810249288",
 "report": {
  "path": "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\mnist_mlp_bgn\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_TIMELINE_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "02/22/26 22:30:49",
 "timestampMillis": "1771810249288",
 "report": {
  "path": "C:/source\\.ITA\\FPGA\\25.2\\6.IA\\zc702_workspace\\mnist_mlp_bgn\\mnist_mlp_bgn\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_WAVE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "02/22/26 22:31:37",
 "timestampMillis": "1771810297682",
 "status": {
  "cmdId": "f6a0d14e-518a-4cb9-87d3-75eaafec9350",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "02/22/26 22:31:37",
 "timestampMillis": "1771810297759",
 "status": {
  "cmdId": "9629cb0a-13ef-4b12-b930-532c7bc85943",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "02/22/26 22:31:37",
 "timestampMillis": "1771810297760",
 "report": {
  "path": "",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "02/22/26 22:31:37",
 "timestampMillis": "1771810297760",
 "report": {
  "path": "",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
