INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:58:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 load0/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            load0/data_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.042ns (23.957%)  route 3.307ns (76.043%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1892, unset)         0.508     0.508    load0/data_tehb/control/clk
    SLICE_X26Y84         FDRE                                         r  load0/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load0/data_tehb/control/fullReg_reg/Q
                         net (fo=59, routed)          0.523     1.247    mem_controller4/read_arbiter/data/fullReg
    SLICE_X23Y84         LUT5 (Prop_lut5_I4_O)        0.043     1.290 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[4]_INST_0_i_1/O
                         net (fo=19, routed)          0.509     1.799    cmpi3/load0_dataOut[4]
    SLICE_X22Y87         LUT6 (Prop_lut6_I5_O)        0.043     1.842 r  cmpi3/Memory[3][0]_i_15/O
                         net (fo=1, routed)           0.000     1.842    cmpi3/Memory[3][0]_i_15_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.088 r  cmpi3/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.088    cmpi3/Memory_reg[3][0]_i_8_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.138 r  cmpi3/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.138    cmpi3/Memory_reg[3][0]_i_4_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.245 f  cmpi3/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=10, routed)          0.287     2.532    buffer61/fifo/result[0]
    SLICE_X24Y89         LUT3 (Prop_lut3_I0_O)        0.122     2.654 f  buffer61/fifo/transmitValue_i_3__12/O
                         net (fo=5, routed)           0.298     2.951    fork13/control/generateBlocks[1].regblock/buffer61_outs
    SLICE_X25Y89         LUT6 (Prop_lut6_I2_O)        0.043     2.994 r  fork13/control/generateBlocks[1].regblock/transmitValue_i_6__4/O
                         net (fo=3, routed)           0.237     3.232    fork13/control/generateBlocks[0].regblock/transmitValue_i_3__9_0
    SLICE_X24Y88         LUT6 (Prop_lut6_I4_O)        0.043     3.275 r  fork13/control/generateBlocks[0].regblock/transmitValue_i_7__0/O
                         net (fo=1, routed)           0.494     3.768    fork13/control/generateBlocks[0].regblock/transmitValue_i_7__0_n_0
    SLICE_X27Y89         LUT6 (Prop_lut6_I0_O)        0.043     3.811 r  fork13/control/generateBlocks[0].regblock/transmitValue_i_3__9/O
                         net (fo=10, routed)          0.174     3.985    buffer46/fifo/anyBlockStop
    SLICE_X27Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.028 r  buffer46/fifo/fullReg_i_2__12/O
                         net (fo=6, routed)           0.422     4.450    fork9/control/generateBlocks[2].regblock/transmitValue_reg_2
    SLICE_X27Y83         LUT6 (Prop_lut6_I1_O)        0.043     4.493 r  fork9/control/generateBlocks[2].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.364     4.857    load0/data_tehb/dataReg_reg[31]_1[0]
    SLICE_X25Y84         FDRE                                         r  load0/data_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1892, unset)         0.483     3.183    load0/data_tehb/clk
    SLICE_X25Y84         FDRE                                         r  load0/data_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X25Y84         FDRE (Setup_fdre_C_CE)      -0.194     2.953    load0/data_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 -1.904    




