$date
	Sun Aug 22 16:40:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4x1_tb $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 1 ( a0 $end
$var wire 1 ) a1 $end
$var wire 1 * a2 $end
$var wire 1 + a3 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 ! out $end
$var wire 1 & s0 $end
$var wire 1 , s0n $end
$var wire 1 ' s1 $end
$var wire 1 - s1n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
1,
0+
0*
0)
1(
0'
0&
0%
1$
0#
1"
1!
$end
#5
0!
0(
0,
1&
#10
1!
0-
1*
1,
1'
0&
#15
0!
0*
0,
1&
