module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h312):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h14):(1'h0)] wire4;
  input wire signed [(5'h14):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire [(5'h12):(1'h0)] wire0;
  wire signed [(4'he):(1'h0)] wire52;
  wire signed [(5'h13):(1'h0)] wire51;
  wire signed [(5'h13):(1'h0)] wire50;
  wire signed [(5'h10):(1'h0)] wire49;
  wire [(5'h15):(1'h0)] wire48;
  wire signed [(5'h12):(1'h0)] wire47;
  wire signed [(5'h14):(1'h0)] wire46;
  wire [(3'h7):(1'h0)] wire11;
  wire [(4'ha):(1'h0)] wire10;
  wire [(4'hc):(1'h0)] wire9;
  wire [(4'hc):(1'h0)] wire8;
  wire [(5'h10):(1'h0)] wire7;
  wire signed [(5'h10):(1'h0)] wire6;
  wire [(5'h11):(1'h0)] wire5;
  reg signed [(4'hb):(1'h0)] reg69 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg68 = (1'h0);
  reg [(4'h8):(1'h0)] reg67 = (1'h0);
  reg [(4'hb):(1'h0)] reg66 = (1'h0);
  reg [(3'h4):(1'h0)] reg65 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg64 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg63 = (1'h0);
  reg [(5'h12):(1'h0)] reg62 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg61 = (1'h0);
  reg [(4'h9):(1'h0)] reg60 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg59 = (1'h0);
  reg [(3'h5):(1'h0)] reg58 = (1'h0);
  reg [(3'h4):(1'h0)] reg57 = (1'h0);
  reg [(3'h6):(1'h0)] reg56 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg55 = (1'h0);
  reg [(5'h10):(1'h0)] reg54 = (1'h0);
  reg [(5'h13):(1'h0)] reg53 = (1'h0);
  reg [(5'h10):(1'h0)] reg45 = (1'h0);
  reg [(4'h8):(1'h0)] reg44 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg43 = (1'h0);
  reg [(4'hf):(1'h0)] reg42 = (1'h0);
  reg [(4'h8):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg40 = (1'h0);
  reg [(4'hc):(1'h0)] reg39 = (1'h0);
  reg [(5'h11):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg37 = (1'h0);
  reg [(4'hd):(1'h0)] reg36 = (1'h0);
  reg [(4'hc):(1'h0)] reg35 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg34 = (1'h0);
  reg [(3'h6):(1'h0)] reg33 = (1'h0);
  reg [(3'h4):(1'h0)] reg32 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg31 = (1'h0);
  reg [(3'h7):(1'h0)] reg30 = (1'h0);
  reg [(5'h12):(1'h0)] reg29 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg28 = (1'h0);
  reg [(2'h3):(1'h0)] reg27 = (1'h0);
  reg [(2'h2):(1'h0)] reg26 = (1'h0);
  reg [(5'h13):(1'h0)] reg25 = (1'h0);
  reg [(2'h3):(1'h0)] reg24 = (1'h0);
  reg [(3'h5):(1'h0)] reg23 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg22 = (1'h0);
  reg [(5'h11):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg20 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg19 = (1'h0);
  reg [(4'he):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg17 = (1'h0);
  reg [(5'h15):(1'h0)] reg16 = (1'h0);
  reg [(4'ha):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg14 = (1'h0);
  reg [(2'h2):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg12 = (1'h0);
  assign y = {wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 (1'h0)};
  assign wire5 = (8'haa);
  assign wire6 = wire1;
  assign wire7 = wire1[(1'h1):(1'h1)];
  assign wire8 = ($signed((&(((8'h9d) << (8'ha9)) ^ $unsigned(wire1)))) << wire5);
  assign wire9 = wire2[(1'h0):(1'h0)];
  assign wire10 = $signed((((wire4[(4'hd):(1'h1)] ?
                          (-(8'ha4)) : wire8[(4'h9):(4'h9)]) >> $signed((wire9 ?
                          wire0 : wire9))) ?
                      (|wire8[(3'h4):(2'h3)]) : wire5[(4'hc):(4'h9)]));
  assign wire11 = (({wire8[(2'h2):(1'h1)], $unsigned(wire8[(4'hb):(2'h3)])} ?
                      $signed(wire10) : wire5) + wire2[(3'h5):(1'h1)]);
  always
    @(posedge clk) begin
      if ((+$unsigned(((~(+wire4)) ?
          {$signed((8'hb9))} : $signed(wire10[(2'h3):(1'h0)])))))
        begin
          reg12 <= wire10;
          if ((^~(wire2 ?
              {(reg12 ? (wire5 || wire1) : $unsigned(wire7)),
                  ((wire9 * wire10) ?
                      $unsigned(wire2) : wire3[(4'hc):(4'hc)])} : wire11)))
            begin
              reg13 <= $signed((({wire6[(4'he):(4'he)],
                  (wire9 | (8'hae))} == wire3) >>> (wire2[(3'h7):(3'h4)] ?
                  (wire4 >>> $unsigned(wire10)) : (((7'h41) ?
                      wire8 : wire4) && (wire0 ? wire10 : (8'hba))))));
            end
          else
            begin
              reg13 <= $signed((((wire3[(5'h10):(4'ha)] ?
                          ((8'haa) ? wire7 : reg12) : (wire2 ^ (8'h9f))) ?
                      (-{wire1, wire7}) : {(wire5 ? wire5 : wire9),
                          $signed((8'hb9))}) ?
                  wire6[(5'h10):(4'ha)] : wire3[(2'h3):(1'h0)]));
              reg14 <= wire9[(4'hc):(3'h7)];
              reg15 <= (~&$signed((-(+wire0))));
              reg16 <= {$unsigned(((+(wire8 ? wire10 : (8'hb9))) && wire7)),
                  wire6[(4'hb):(1'h0)]};
              reg17 <= wire0[(2'h2):(2'h2)];
            end
          reg18 <= $unsigned((|(^(8'ha6))));
          reg19 <= ((8'hb7) ?
              (|((^~reg16[(3'h5):(3'h4)]) ?
                  (!(reg13 <= (8'ha2))) : $signed($signed(wire7)))) : $unsigned($unsigned((reg17[(4'hc):(3'h5)] <<< (reg17 <<< wire9)))));
          reg20 <= ({wire11[(2'h3):(2'h2)]} ?
              (($unsigned($signed(reg14)) ?
                  $signed(wire9[(3'h4):(2'h3)]) : (^~wire1[(3'h4):(1'h0)])) * (($unsigned((7'h44)) ?
                  $signed(reg17) : (^~wire5)) * $unsigned((wire1 ?
                  wire6 : wire5)))) : wire1[(2'h2):(1'h1)]);
        end
      else
        begin
          reg12 <= $signed((reg15 - (wire4[(4'hb):(3'h6)] ? reg18 : wire1)));
          reg13 <= $unsigned((!wire1[(3'h7):(1'h1)]));
          if ((($signed((^~((8'had) > wire5))) && (^~$signed(wire2))) <= ((wire7 ?
              ({wire3, reg19} ?
                  (reg20 ?
                      reg17 : wire10) : (^wire9)) : reg12) ~^ $unsigned(($signed(wire10) << $unsigned((8'h9c)))))))
            begin
              reg14 <= $unsigned($signed((~^(!(~wire8)))));
              reg15 <= $unsigned({($unsigned(wire3[(3'h4):(1'h0)]) < wire9[(4'h8):(3'h6)])});
              reg16 <= (^~((8'hb2) == ({wire0} && ((^~reg17) ?
                  (!wire6) : $unsigned(wire0)))));
              reg17 <= $unsigned(reg17);
              reg18 <= (-reg13[(1'h0):(1'h0)]);
            end
          else
            begin
              reg14 <= (^({wire6[(3'h4):(2'h2)]} != wire0[(1'h0):(1'h0)]));
              reg15 <= ({reg19[(3'h4):(1'h0)], wire6} ?
                  reg19[(3'h5):(3'h4)] : ($unsigned(reg19[(3'h5):(1'h1)]) ?
                      ((|(reg16 ~^ wire11)) >= {(+reg13)}) : $unsigned(($unsigned(reg19) ?
                          reg18[(4'he):(4'hc)] : {(8'hb9)}))));
              reg16 <= $unsigned(($unsigned((wire7[(4'hf):(3'h7)] ?
                  (^wire8) : reg20[(5'h10):(4'hc)])) ~^ wire10[(4'h8):(3'h7)]));
              reg17 <= (wire3 * $signed((^~(reg14 ?
                  reg15[(3'h6):(2'h2)] : (reg12 >= (8'hb5))))));
            end
        end
      reg21 <= {$signed($unsigned($signed({wire9})))};
      reg22 <= wire11[(3'h5):(2'h2)];
      if (reg19)
        begin
          reg23 <= reg14;
          if ($unsigned((^~{(^~$unsigned(wire5))})))
            begin
              reg24 <= $signed(wire7);
            end
          else
            begin
              reg24 <= reg19;
              reg25 <= $unsigned(reg13[(2'h2):(2'h2)]);
              reg26 <= reg19[(3'h7):(2'h3)];
            end
        end
      else
        begin
          if ((wire5[(3'h7):(3'h6)] >> ((reg18[(3'h5):(2'h3)] <<< wire8[(4'h8):(3'h7)]) ?
              (-wire9) : $unsigned((~$signed(wire11))))))
            begin
              reg23 <= wire4[(1'h1):(1'h1)];
              reg24 <= reg23;
              reg25 <= ($signed($unsigned(reg22)) ?
                  (~wire10[(4'h9):(2'h2)]) : $unsigned(((reg24 ?
                          $unsigned(reg19) : (reg20 ? reg19 : reg26)) ?
                      reg19[(4'h9):(4'h9)] : $signed((reg20 >= wire11)))));
              reg26 <= $unsigned(((wire4 == (wire5[(4'hb):(2'h2)] ?
                      {wire10, reg17} : $signed((8'hba)))) ?
                  ($unsigned((wire4 >>> (8'ha1))) ?
                      ((|wire0) ? wire10 : (wire9 > wire8)) : ((wire2 & reg13) ?
                          $unsigned(reg26) : {reg21,
                              (8'ha5)})) : reg26[(1'h0):(1'h0)]));
            end
          else
            begin
              reg23 <= (((~&(~(wire5 ? (8'hab) : reg19))) ?
                      {(((8'hbe) ? wire10 : reg15) ?
                              reg17[(3'h4):(2'h2)] : $signed(reg18)),
                          reg13} : ($unsigned((~^reg22)) ?
                          ((reg21 != wire10) ~^ ((8'hbf) + wire3)) : ({(8'h9e),
                              reg25} >>> (reg12 ? reg15 : (7'h44))))) ?
                  reg16[(3'h5):(1'h1)] : $unsigned(wire10[(2'h3):(1'h1)]));
              reg24 <= $unsigned(($signed(($unsigned(reg15) ?
                      wire5[(4'hb):(3'h5)] : {wire7, reg15})) ?
                  {$signed((reg13 ? (7'h43) : reg24)),
                      reg18[(2'h3):(1'h1)]} : (~^reg20[(1'h1):(1'h1)])));
            end
          reg27 <= (^$unsigned(reg12[(2'h2):(1'h0)]));
        end
      reg28 <= reg17[(3'h5):(3'h4)];
    end
  always
    @(posedge clk) begin
      if ((reg17[(2'h3):(1'h0)] ~^ (reg24 ?
          (reg14[(5'h11):(3'h6)] ?
              (^~(8'h9f)) : $unsigned((reg14 ?
                  reg28 : reg12))) : ($unsigned({wire2, reg25}) ?
              $signed(reg27[(2'h3):(2'h2)]) : ($signed(reg16) && (^~wire2))))))
        begin
          reg29 <= {reg18[(4'hc):(3'h4)]};
          reg30 <= reg14[(1'h0):(1'h0)];
          if ($signed(((-{(reg29 ? (8'hbb) : reg30), $signed(wire11)}) ?
              {reg26[(2'h2):(1'h1)],
                  $unsigned(((8'hb7) || wire10))} : $signed($signed($signed(wire10))))))
            begin
              reg31 <= $unsigned($signed({({reg19} != reg20),
                  (&(reg26 ? reg23 : (8'hbd)))}));
            end
          else
            begin
              reg31 <= ((~|reg12) ?
                  wire8 : ($signed((~^wire3[(4'h8):(3'h7)])) & wire0));
              reg32 <= (^~{(wire11 > {$unsigned(wire4), wire9})});
            end
          reg33 <= reg30[(1'h1):(1'h0)];
          reg34 <= ({((+reg23[(3'h5):(2'h3)]) > reg30[(2'h3):(1'h0)]),
              $signed(reg24)} - (+{{$unsigned(reg21), wire5}}));
        end
      else
        begin
          if (wire0[(2'h2):(2'h2)])
            begin
              reg29 <= reg28[(3'h5):(2'h3)];
              reg30 <= $unsigned((~&$signed($signed($unsigned(reg30)))));
              reg31 <= (~(reg23 ?
                  (reg28[(3'h4):(1'h1)] ?
                      (wire3 ?
                          reg32[(1'h1):(1'h0)] : $signed(reg14)) : reg22[(1'h1):(1'h1)]) : $signed($signed($unsigned(reg19)))));
            end
          else
            begin
              reg29 <= ({reg32} != ((!(~|$unsigned(wire6))) ?
                  (({reg32, reg24} ?
                      reg30[(1'h0):(1'h0)] : $signed(reg20)) + $signed(reg27)) : $unsigned($unsigned(wire3))));
              reg30 <= $signed($unsigned({((8'hb0) >>> reg13),
                  ((|wire3) + (~|reg20))}));
              reg31 <= ((wire0 & ($unsigned($unsigned(wire8)) < {$unsigned(reg27),
                      (~wire3)})) ?
                  $signed({(&$unsigned(reg29)),
                      ((reg18 ? (8'hac) : reg24) ?
                          $signed(reg13) : (reg17 & reg24))}) : $signed($unsigned(wire6[(4'ha):(4'h8)])));
              reg32 <= (~&(&$unsigned(wire1[(1'h1):(1'h1)])));
            end
          reg33 <= {(!$signed($unsigned(((8'hac) ? reg21 : (8'hb2)))))};
          reg34 <= ($signed(reg12) == ((^((reg31 * reg28) >= reg28)) >= $signed($unsigned((reg19 + reg27)))));
        end
      reg35 <= reg18;
      reg36 <= (7'h40);
      if ({reg27[(1'h1):(1'h0)]})
        begin
          reg37 <= (~^(wire0[(4'hf):(4'hd)] ?
              (wire5 ?
                  $signed($unsigned(reg20)) : reg24[(1'h0):(1'h0)]) : reg13));
          if ((wire10[(3'h4):(1'h0)] + (wire7 ?
              {$signed((~reg13))} : ((reg17[(3'h5):(1'h0)] ?
                      wire5 : (wire0 ? (8'h9d) : (8'hb1))) ?
                  $unsigned((~^(7'h43))) : {{wire5, reg29},
                      $unsigned(wire7)}))))
            begin
              reg38 <= $signed(wire11);
            end
          else
            begin
              reg38 <= reg33[(2'h3):(1'h1)];
              reg39 <= (wire0 >> {(~|((reg23 + reg27) ?
                      $unsigned(reg17) : {reg28}))});
              reg40 <= $unsigned(((reg37 >= $unsigned((reg25 ?
                      reg22 : reg16))) ?
                  reg15 : ((~$signed(reg21)) ?
                      ((reg12 != reg24) - {(8'hbc),
                          reg31}) : wire9[(2'h2):(2'h2)])));
              reg41 <= reg12;
              reg42 <= reg41;
            end
          reg43 <= $signed($unsigned({(wire6[(4'he):(4'he)] ?
                  (~&reg38) : $unsigned(wire11))}));
          reg44 <= (~^(reg42[(4'hb):(1'h0)] <= $unsigned($unsigned((reg22 || reg18)))));
        end
      else
        begin
          reg37 <= $signed($unsigned((($unsigned((8'h9f)) ?
                  (^~reg25) : reg20[(4'h9):(3'h4)]) ?
              (((7'h43) ^~ reg17) ? (wire0 < wire2) : (8'hb8)) : reg36)));
          reg38 <= $unsigned((^~wire11[(2'h3):(1'h1)]));
        end
      reg45 <= reg15[(3'h7):(2'h2)];
    end
  assign wire46 = {(((&reg18[(4'h9):(4'h9)]) > {{wire7, wire0}}) ?
                          $unsigned(reg17) : $signed((8'hac)))};
  assign wire47 = reg39[(2'h3):(1'h1)];
  assign wire48 = (7'h44);
  assign wire49 = reg36[(4'hb):(3'h5)];
  assign wire50 = (($signed((reg33 ?
                      (wire11 ?
                          wire11 : reg37) : wire11)) || (^$signed((reg22 + wire47)))) * $signed(((wire4[(3'h7):(1'h0)] ?
                          wire11[(3'h7):(3'h4)] : (reg33 >> reg32)) ?
                      ((wire9 ?
                          reg41 : wire7) | $unsigned(reg45)) : ((~&(8'ha8)) ?
                          $signed(wire3) : (wire0 && reg21)))));
  assign wire51 = $unsigned(($unsigned(((wire5 ? reg16 : reg12) ?
                      (~|reg23) : $signed(reg37))) > $unsigned((reg32 ?
                      wire1[(2'h2):(1'h1)] : $unsigned(reg22)))));
  assign wire52 = (|wire5[(4'he):(4'h8)]);
  always
    @(posedge clk) begin
      reg53 <= $signed((reg27 ? $unsigned($unsigned(reg34)) : reg20));
      if (reg19)
        begin
          reg54 <= wire3[(3'h6):(1'h0)];
          reg55 <= $signed(((reg32[(2'h3):(1'h1)] ?
              ((reg27 >> (8'hb2)) & $unsigned((8'ha7))) : ((reg25 ?
                      reg39 : wire49) ?
                  $signed(reg21) : {reg30})) ^ $unsigned(((~wire48) || (+reg23)))));
          reg56 <= {{(-$signed((reg26 && wire11)))}};
          reg57 <= $signed(reg38);
        end
      else
        begin
          reg54 <= $unsigned({($unsigned(wire47[(3'h4):(2'h3)]) ?
                  ($unsigned(wire4) ?
                      reg35[(4'hb):(1'h0)] : {reg13,
                          reg26}) : $signed({wire49}))});
          reg55 <= (wire46[(1'h1):(1'h0)] && reg32);
          if ((!((8'hbd) >= $unsigned(reg24))))
            begin
              reg56 <= ({(!wire7)} ?
                  ($unsigned({(!reg32)}) >= (reg31 ?
                      $unsigned({wire3, wire10}) : (~(wire7 ?
                          reg15 : reg34)))) : (wire11 ?
                      (|($signed(reg36) ^~ (reg42 != wire6))) : $unsigned({$unsigned(wire50),
                          $unsigned((8'hbe))})));
              reg57 <= reg44;
              reg58 <= reg22;
              reg59 <= $unsigned((|reg22));
            end
          else
            begin
              reg56 <= ({(-$signed($unsigned(wire4))),
                      $signed($signed(((8'ha9) ~^ wire48)))} ?
                  reg45 : reg16[(4'he):(3'h6)]);
            end
          reg60 <= reg25[(4'hf):(2'h3)];
        end
      reg61 <= (wire52[(1'h0):(1'h0)] >>> ($unsigned((~^reg22)) ?
          (|(wire3 << (^~wire8))) : reg31[(2'h3):(1'h0)]));
      if (reg57[(2'h2):(1'h1)])
        begin
          if ((($unsigned((8'ha2)) ?
              (($signed((8'ha8)) ^~ wire2[(1'h0):(1'h0)]) ?
                  $signed(reg21) : (|$signed(reg21))) : (wire5[(5'h11):(2'h3)] <<< (reg54 ?
                  (+(8'ha2)) : {reg45}))) == reg23))
            begin
              reg62 <= $signed((^reg13));
              reg63 <= wire48;
              reg64 <= (~&$unsigned((|(+wire5[(5'h11):(5'h11)]))));
              reg65 <= (wire51 | reg21[(4'ha):(3'h7)]);
            end
          else
            begin
              reg62 <= reg23[(3'h5):(2'h3)];
              reg63 <= reg65;
              reg64 <= reg62;
            end
          reg66 <= $signed($unsigned(($unsigned((wire3 | reg16)) ?
              ($unsigned(reg18) > reg43) : $signed((reg25 > reg32)))));
          reg67 <= (8'hac);
          reg68 <= $signed(reg59[(2'h3):(1'h1)]);
        end
      else
        begin
          reg62 <= reg58;
          if (wire51)
            begin
              reg63 <= (~^(^(~&(~|(reg45 ? reg30 : reg38)))));
              reg64 <= wire9;
              reg65 <= $signed((($unsigned($unsigned(reg58)) >> {(reg42 || reg21),
                  ((8'hae) > wire48)}) >> $unsigned((wire48 >>> $signed(reg21)))));
            end
          else
            begin
              reg63 <= reg57;
              reg64 <= $unsigned((^$unsigned($signed(wire4[(3'h5):(1'h0)]))));
            end
        end
      reg69 <= $unsigned((wire1 ^ {(8'hb9)}));
    end
endmodule
