# RTL design and simulation using Verilog HDL - may2025
This repository is to share the contents of Digital Design using Verilog HDL.

## EDA Tools Information
[Click me to know about EDA tool used in the training](https://github.com/vlsi-internships/verilog-may2025/blob/main/eda-tools-info.md)

## Training syllabus
[Syllbus-RTL design and simulation using Verilog HDL](https://drive.google.com/file/d/1B9y1YFQ99xQ_NkQj-WeB3oGrTDXL-5IR/view?usp=sharing)

## List of Lab experiments
1. [Lab experiments list](https://github.com/vlsi-internships/verilog-may2025/blob/main/contents.md)

2. [Lab1 experiments](https://github.com/vlsi-internships/verilog-may2025/tree/main/1%20Structural%20and%20dataflow%20Verilog%20HDL%20models)

3. [Lab2 experiments](https://github.com/vlsi-internships/verilog-may2025/tree/main/2%20Verilog%20HDL%20program%20in%20behavioral%20model)

