Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M3oM2uM4/W0.14_W0.14/S0.7_S0.7_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 8928
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 8928
Number of links to be computed: 20016
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 10 
GMRES Iterations: 12 
GMRES Iterations: 12 
GMRES Iterations: 12 
GMRES Iterations: 12 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  -9.89107e-15 5.09122e-15 -9.93954e-17 -7.84053e-17 -1.08013e-16 
g2_wire_M4_w4  1.21516e-14 -4.00006e-15 -1.79654e-16 -1.56846e-16 -1.7447e-16 
g3_wire_M3_w1  -2.11626e-16 2.5835e-17 2.36794e-16 -2.49206e-18 5.55332e-18 
g4_wire_M3_w2  -6.38289e-17 -2.55036e-16 -3.44617e-17 2.68898e-16 -1.45569e-17 
g5_wire_M3_w3  -1.40704e-18 -1.64056e-16 -1.75774e-17 -1.12284e-16 1.95013e-16 


Solve statistics:
Number of input panels: 175 of which 66 conductors and 109 dielectric
Number of input panels to solver engine: 8928
Number of panels after refinement: 8928
Number of potential estimates: 19862
Number of links: 28944 (uncompressed 79709184, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 15
Max Mesh relative refinement value: 0.0270746
Time for reading input file: 0.001719s
Time for building super hierarchy: 0.001518s
Time for discretization: 0.002155s
Time for building potential matrix: 0.048157s
Time for precond calculation: 0.000652s
Time for gmres solving: 0.105434s
Memory allocated for panel hierarchy: 3570528 bytes
Memory allocated for links structure: 1073813264 bytes
Memory allocated for conductor list: 236160 bytes
Memory allocated for Gmres: 1834464 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.159958s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1054154 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 9222, Links # 31368)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 9757, Links # 53360)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00954184
***************************************
Computing the links.. 
Number of panels after refinement: 10667
Number of links to be computed: 82974
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 117 
GMRES Iterations: 157 
GMRES Iterations: 125 
GMRES Iterations: 136 
GMRES Iterations: 121 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  6.48201e-15 -1.42528e-15 -1.43495e-16 9.79759e-17 -1.78954e-16 
g2_wire_M4_w4  -5.99864e-15 2.87758e-15 2.44174e-17 -1.53411e-16 1.10974e-16 
g3_wire_M3_w1  5.01702e-17 -2.65091e-16 3.29671e-16 -5.36943e-17 -5.52736e-17 
g4_wire_M3_w2  2.69054e-16 3.88242e-17 -1.03043e-16 2.50254e-16 -1.01498e-16 
g5_wire_M3_w3  -6.32328e-17 -2.85792e-16 -5.56799e-17 -7.76598e-17 2.78117e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 2.78116

Solve statistics:
Number of input panels: 175 of which 66 conductors and 109 dielectric
Number of input panels to solver engine: 8928
Number of panels after refinement: 10667
Number of potential estimates: 82672
Number of links: 93641 (uncompressed 113784889, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.00953697
Time for reading input file: 0.001361s
Time for building super hierarchy: 0.001150s
Time for discretization: 0.015786s
Time for building potential matrix: 0.165480s
Time for precond calculation: 0.000586s
Time for gmres solving: 2.085224s
Memory allocated for panel hierarchy: 4267867 bytes
Memory allocated for links structure: 1073827176 bytes
Memory allocated for conductor list: 236160 bytes
Memory allocated for Gmres: 14656904 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 2.294346s (0 days, 0 hours, 0 mins, 2 s)
Iteration allocated memory: 1067371 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.00674366
***************************************
Computing the links.. 
Number of panels after refinement: 12249
Number of links to be computed: 149994
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         