EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 22
Title "Bachelorarbeit; Arne Steffen Alberts"
Date "2021-09-17"
Rev "Rev. 1.0"
Comp "Hochschule Wismar"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 4750 800  0    50   ~ 0
Alle FPGA-Teile sind auf eigenen Seiten\n
$Sheet
S 2000 1500 1000 1500
U 60A57759
F0 "FPGA-IO-A" 50
F1 "FPGA_IO_A.sch" 50
$EndSheet
$Sheet
S 3500 1500 1000 1500
U 60A57A25
F0 "FPGA-IO-B" 50
F1 "FPGA_IO_B.sch" 50
$EndSheet
$Sheet
S 5000 1500 1000 1500
U 60A5DD25
F0 "FPGA-IO-C" 50
F1 "FPGA_IO_C.sch" 50
$EndSheet
$Sheet
S 6700 1500 1000 1500
U 60A5DE66
F0 "FPGA-GTP-Transceiver" 50
F1 "FPGA_D.sch" 50
$EndSheet
$Sheet
S 9700 1500 1000 1500
U 60A5E0FF
F0 "FPGA-Config" 50
F1 "FPGA_F.sch" 50
$EndSheet
$Sheet
S 2000 4000 1000 1500
U 60A5DD99
F0 "FPGA-AUX-GND" 50
F1 "FPGA_AUX_GND.sch" 50
$EndSheet
$Sheet
S 5000 4000 1000 1500
U 6154742F
F0 "FTDI RISC-V" 50
F1 "FTDI_RISC_V.sch" 50
$EndSheet
$EndSCHEMATC
