<annotationInfo>
<item  id="46" filename="Stream.cpp" linenumber="32" name="tmp" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_fu_1323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="Stream.cpp" linenumber="46" name="tmp_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_3_fu_1328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="Stream.cpp" linenumber="46" name="tmp_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_4_fu_1334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="Stream.cpp" linenumber="46" name="or_cond" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="or_cond_fu_1340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="Stream.cpp" linenumber="48" name="tmp_9" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="grp_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="Stream.cpp" linenumber="48" name="tmp_13_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="grp_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="Stream.cpp" linenumber="48" name="tmp_13_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="grp_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="Stream.cpp" linenumber="48" name="tmp_13_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="grp_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="Stream.cpp" linenumber="48" name="tmp_13_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="grp_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="Stream.cpp" linenumber="48" name="tmp_13_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="grp_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="Stream.cpp" linenumber="48" name="tmp_13_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="grp_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="Stream.cpp" linenumber="48" name="tmp_13_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="grp_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="Stream.cpp" linenumber="59" name="V" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="Stream.cpp" linenumber="60" name="tmp_17" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="Stream.cpp" linenumber="60" name="tmp_18" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="Stream.cpp" linenumber="60" name="tmp_19" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="Stream.cpp" linenumber="60" name="F" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="Stream.cpp" linenumber="63" name="tmp_20" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="Stream.cpp" linenumber="62" name="tmp_21" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="Stream.cpp" linenumber="62" name="f_acc_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="Stream.cpp" linenumber="63" name="v_acc_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="Stream.cpp" linenumber="59" name="V_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="Stream.cpp" linenumber="60" name="tmp_18_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="Stream.cpp" linenumber="60" name="tmp_19_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="Stream.cpp" linenumber="60" name="tmp_20_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="Stream.cpp" linenumber="60" name="F_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="Stream.cpp" linenumber="63" name="tmp_22_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="Stream.cpp" linenumber="63" name="v_acc_2_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="198" filename="Stream.cpp" linenumber="62" name="tmp_21_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="199" filename="Stream.cpp" linenumber="62" name="f_acc_2_0_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="200" filename="Stream.cpp" linenumber="59" name="V_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="201" filename="Stream.cpp" linenumber="60" name="tmp_18_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="Stream.cpp" linenumber="60" name="tmp_19_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="203" filename="Stream.cpp" linenumber="60" name="tmp_20_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="204" filename="Stream.cpp" linenumber="60" name="F_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="Stream.cpp" linenumber="63" name="tmp_22_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="208" filename="Stream.cpp" linenumber="63" name="v_acc_2_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="209" filename="Stream.cpp" linenumber="62" name="tmp_21_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="210" filename="Stream.cpp" linenumber="62" name="f_acc_2_0_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="211" filename="Stream.cpp" linenumber="59" name="V_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="212" filename="Stream.cpp" linenumber="60" name="tmp_18_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="213" filename="Stream.cpp" linenumber="60" name="tmp_19_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="214" filename="Stream.cpp" linenumber="60" name="tmp_20_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="215" filename="Stream.cpp" linenumber="60" name="F_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="218" filename="Stream.cpp" linenumber="63" name="tmp_22_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="219" filename="Stream.cpp" linenumber="63" name="v_acc_2_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="220" filename="Stream.cpp" linenumber="62" name="tmp_21_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="221" filename="Stream.cpp" linenumber="62" name="f_acc_2_0_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="222" filename="Stream.cpp" linenumber="59" name="V_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="223" filename="Stream.cpp" linenumber="60" name="tmp_18_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="224" filename="Stream.cpp" linenumber="60" name="tmp_19_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="225" filename="Stream.cpp" linenumber="60" name="tmp_20_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="226" filename="Stream.cpp" linenumber="60" name="F_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="229" filename="Stream.cpp" linenumber="63" name="tmp_22_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="230" filename="Stream.cpp" linenumber="63" name="v_acc_2_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="231" filename="Stream.cpp" linenumber="62" name="tmp_21_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="232" filename="Stream.cpp" linenumber="62" name="f_acc_2_0_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="233" filename="Stream.cpp" linenumber="59" name="V_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="234" filename="Stream.cpp" linenumber="60" name="tmp_18_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="235" filename="Stream.cpp" linenumber="60" name="tmp_19_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="236" filename="Stream.cpp" linenumber="60" name="tmp_20_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="237" filename="Stream.cpp" linenumber="60" name="F_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="240" filename="Stream.cpp" linenumber="63" name="tmp_22_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="241" filename="Stream.cpp" linenumber="63" name="v_acc_2_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="242" filename="Stream.cpp" linenumber="62" name="tmp_21_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="243" filename="Stream.cpp" linenumber="62" name="f_acc_2_0_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="244" filename="Stream.cpp" linenumber="59" name="V_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="245" filename="Stream.cpp" linenumber="60" name="tmp_18_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="246" filename="Stream.cpp" linenumber="60" name="tmp_19_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="247" filename="Stream.cpp" linenumber="60" name="tmp_20_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U30" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="248" filename="Stream.cpp" linenumber="60" name="F_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="251" filename="Stream.cpp" linenumber="63" name="tmp_22_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="252" filename="Stream.cpp" linenumber="63" name="v_acc_2_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="253" filename="Stream.cpp" linenumber="62" name="tmp_21_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="254" filename="Stream.cpp" linenumber="62" name="f_acc_2_0_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="255" filename="Stream.cpp" linenumber="59" name="V_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="256" filename="Stream.cpp" linenumber="60" name="tmp_18_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="257" filename="Stream.cpp" linenumber="60" name="tmp_19_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="258" filename="Stream.cpp" linenumber="60" name="tmp_20_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U31" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="259" filename="Stream.cpp" linenumber="60" name="F_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="262" filename="Stream.cpp" linenumber="63" name="tmp_22_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="263" filename="Stream.cpp" linenumber="63" name="v_acc_2_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="264" filename="Stream.cpp" linenumber="62" name="tmp_21_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="265" filename="Stream.cpp" linenumber="62" name="f_acc_2_0_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="267" filename="Stream.cpp" linenumber="67" name="f_acc_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="269" filename="Stream.cpp" linenumber="68" name="v_acc_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="270" filename="Stream.cpp" linenumber="67" name="f_acc_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="f_acc_1_fu_1583_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="271" filename="Stream.cpp" linenumber="68" name="v_acc_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="v_acc_1_fu_1492_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="275" filename="Stream.cpp" linenumber="59" name="V_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="276" filename="Stream.cpp" linenumber="60" name="tmp_18_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="277" filename="Stream.cpp" linenumber="60" name="tmp_19_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="278" filename="Stream.cpp" linenumber="60" name="tmp_20_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="279" filename="Stream.cpp" linenumber="60" name="F_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="282" filename="Stream.cpp" linenumber="63" name="tmp_22_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="283" filename="Stream.cpp" linenumber="62" name="tmp_21_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="284" filename="Stream.cpp" linenumber="62" name="f_acc_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="285" filename="Stream.cpp" linenumber="63" name="v_acc_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="286" filename="Stream.cpp" linenumber="59" name="V_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="287" filename="Stream.cpp" linenumber="60" name="tmp_18_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="288" filename="Stream.cpp" linenumber="60" name="tmp_19_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="289" filename="Stream.cpp" linenumber="60" name="tmp_20_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="290" filename="Stream.cpp" linenumber="60" name="F_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="293" filename="Stream.cpp" linenumber="63" name="tmp_22_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="294" filename="Stream.cpp" linenumber="63" name="v_acc_2_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="295" filename="Stream.cpp" linenumber="62" name="tmp_21_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="296" filename="Stream.cpp" linenumber="62" name="f_acc_2_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="297" filename="Stream.cpp" linenumber="59" name="V_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="298" filename="Stream.cpp" linenumber="60" name="tmp_18_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="299" filename="Stream.cpp" linenumber="60" name="tmp_19_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="300" filename="Stream.cpp" linenumber="60" name="tmp_20_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="301" filename="Stream.cpp" linenumber="60" name="F_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="304" filename="Stream.cpp" linenumber="63" name="tmp_22_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="305" filename="Stream.cpp" linenumber="63" name="v_acc_2_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="306" filename="Stream.cpp" linenumber="62" name="tmp_21_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="307" filename="Stream.cpp" linenumber="62" name="f_acc_2_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="308" filename="Stream.cpp" linenumber="59" name="V_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="309" filename="Stream.cpp" linenumber="60" name="tmp_18_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="310" filename="Stream.cpp" linenumber="60" name="tmp_19_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="311" filename="Stream.cpp" linenumber="60" name="tmp_20_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="312" filename="Stream.cpp" linenumber="60" name="F_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="315" filename="Stream.cpp" linenumber="63" name="tmp_22_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="316" filename="Stream.cpp" linenumber="63" name="v_acc_2_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="317" filename="Stream.cpp" linenumber="62" name="tmp_21_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="318" filename="Stream.cpp" linenumber="62" name="f_acc_2_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="319" filename="Stream.cpp" linenumber="59" name="V_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="320" filename="Stream.cpp" linenumber="60" name="tmp_18_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="321" filename="Stream.cpp" linenumber="60" name="tmp_19_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="322" filename="Stream.cpp" linenumber="60" name="tmp_20_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="323" filename="Stream.cpp" linenumber="60" name="F_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="326" filename="Stream.cpp" linenumber="63" name="tmp_22_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="327" filename="Stream.cpp" linenumber="63" name="v_acc_2_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="328" filename="Stream.cpp" linenumber="62" name="tmp_21_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="329" filename="Stream.cpp" linenumber="62" name="f_acc_2_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="330" filename="Stream.cpp" linenumber="59" name="V_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="331" filename="Stream.cpp" linenumber="60" name="tmp_18_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="332" filename="Stream.cpp" linenumber="60" name="tmp_19_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="333" filename="Stream.cpp" linenumber="60" name="tmp_20_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="334" filename="Stream.cpp" linenumber="60" name="F_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="337" filename="Stream.cpp" linenumber="63" name="tmp_22_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="338" filename="Stream.cpp" linenumber="63" name="v_acc_2_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="339" filename="Stream.cpp" linenumber="62" name="tmp_21_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="340" filename="Stream.cpp" linenumber="62" name="f_acc_2_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="341" filename="Stream.cpp" linenumber="59" name="V_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="342" filename="Stream.cpp" linenumber="60" name="tmp_18_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="343" filename="Stream.cpp" linenumber="60" name="tmp_19_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="344" filename="Stream.cpp" linenumber="60" name="tmp_20_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U30" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="345" filename="Stream.cpp" linenumber="60" name="F_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="348" filename="Stream.cpp" linenumber="63" name="tmp_22_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="349" filename="Stream.cpp" linenumber="63" name="v_acc_2_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="350" filename="Stream.cpp" linenumber="62" name="tmp_21_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="351" filename="Stream.cpp" linenumber="62" name="f_acc_2_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="352" filename="Stream.cpp" linenumber="59" name="V_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="353" filename="Stream.cpp" linenumber="60" name="tmp_18_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="354" filename="Stream.cpp" linenumber="60" name="tmp_19_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="355" filename="Stream.cpp" linenumber="60" name="tmp_20_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U31" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="356" filename="Stream.cpp" linenumber="60" name="F_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="359" filename="Stream.cpp" linenumber="63" name="tmp_22_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="360" filename="Stream.cpp" linenumber="63" name="v_acc_2_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="361" filename="Stream.cpp" linenumber="62" name="tmp_21_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="362" filename="Stream.cpp" linenumber="62" name="f_acc_2_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="364" filename="Stream.cpp" linenumber="67" name="f_acc_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="366" filename="Stream.cpp" linenumber="68" name="v_acc_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="367" filename="Stream.cpp" linenumber="67" name="f_acc_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="f_acc_1_1_fu_1596_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="368" filename="Stream.cpp" linenumber="68" name="v_acc_1_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="v_acc_1_1_fu_1505_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="372" filename="Stream.cpp" linenumber="59" name="V_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="373" filename="Stream.cpp" linenumber="60" name="tmp_18_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="374" filename="Stream.cpp" linenumber="60" name="tmp_19_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="375" filename="Stream.cpp" linenumber="60" name="tmp_20_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="376" filename="Stream.cpp" linenumber="60" name="F_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="379" filename="Stream.cpp" linenumber="63" name="tmp_22_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="380" filename="Stream.cpp" linenumber="62" name="tmp_21_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="381" filename="Stream.cpp" linenumber="62" name="f_acc_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="382" filename="Stream.cpp" linenumber="63" name="v_acc_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="383" filename="Stream.cpp" linenumber="59" name="V_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="384" filename="Stream.cpp" linenumber="60" name="tmp_18_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="385" filename="Stream.cpp" linenumber="60" name="tmp_19_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="386" filename="Stream.cpp" linenumber="60" name="tmp_20_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="387" filename="Stream.cpp" linenumber="60" name="F_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="390" filename="Stream.cpp" linenumber="63" name="tmp_22_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="391" filename="Stream.cpp" linenumber="63" name="v_acc_2_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="392" filename="Stream.cpp" linenumber="62" name="tmp_21_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="393" filename="Stream.cpp" linenumber="62" name="f_acc_2_2_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="394" filename="Stream.cpp" linenumber="59" name="V_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="395" filename="Stream.cpp" linenumber="60" name="tmp_18_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="396" filename="Stream.cpp" linenumber="60" name="tmp_19_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="397" filename="Stream.cpp" linenumber="60" name="tmp_20_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="398" filename="Stream.cpp" linenumber="60" name="F_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="401" filename="Stream.cpp" linenumber="63" name="tmp_22_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="402" filename="Stream.cpp" linenumber="63" name="v_acc_2_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="403" filename="Stream.cpp" linenumber="62" name="tmp_21_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="404" filename="Stream.cpp" linenumber="62" name="f_acc_2_2_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="405" filename="Stream.cpp" linenumber="59" name="V_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="406" filename="Stream.cpp" linenumber="60" name="tmp_18_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="407" filename="Stream.cpp" linenumber="60" name="tmp_19_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="408" filename="Stream.cpp" linenumber="60" name="tmp_20_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U32" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="409" filename="Stream.cpp" linenumber="60" name="F_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="412" filename="Stream.cpp" linenumber="63" name="tmp_22_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="413" filename="Stream.cpp" linenumber="63" name="v_acc_2_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="414" filename="Stream.cpp" linenumber="62" name="tmp_21_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="415" filename="Stream.cpp" linenumber="62" name="f_acc_2_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="416" filename="Stream.cpp" linenumber="59" name="V_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="417" filename="Stream.cpp" linenumber="60" name="tmp_18_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="418" filename="Stream.cpp" linenumber="60" name="tmp_19_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="419" filename="Stream.cpp" linenumber="60" name="tmp_20_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="420" filename="Stream.cpp" linenumber="60" name="F_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="423" filename="Stream.cpp" linenumber="63" name="tmp_22_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="424" filename="Stream.cpp" linenumber="63" name="v_acc_2_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="425" filename="Stream.cpp" linenumber="62" name="tmp_21_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="426" filename="Stream.cpp" linenumber="62" name="f_acc_2_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="427" filename="Stream.cpp" linenumber="59" name="V_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="428" filename="Stream.cpp" linenumber="60" name="tmp_18_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="429" filename="Stream.cpp" linenumber="60" name="tmp_19_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="430" filename="Stream.cpp" linenumber="60" name="tmp_20_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="431" filename="Stream.cpp" linenumber="60" name="F_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="434" filename="Stream.cpp" linenumber="63" name="tmp_22_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="435" filename="Stream.cpp" linenumber="63" name="v_acc_2_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="436" filename="Stream.cpp" linenumber="62" name="tmp_21_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="437" filename="Stream.cpp" linenumber="62" name="f_acc_2_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="438" filename="Stream.cpp" linenumber="59" name="V_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="439" filename="Stream.cpp" linenumber="60" name="tmp_18_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="440" filename="Stream.cpp" linenumber="60" name="tmp_19_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="441" filename="Stream.cpp" linenumber="60" name="tmp_20_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="442" filename="Stream.cpp" linenumber="60" name="F_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="445" filename="Stream.cpp" linenumber="63" name="tmp_22_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="446" filename="Stream.cpp" linenumber="63" name="v_acc_2_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="447" filename="Stream.cpp" linenumber="62" name="tmp_21_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="448" filename="Stream.cpp" linenumber="62" name="f_acc_2_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="449" filename="Stream.cpp" linenumber="59" name="V_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="450" filename="Stream.cpp" linenumber="60" name="tmp_18_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="451" filename="Stream.cpp" linenumber="60" name="tmp_19_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="452" filename="Stream.cpp" linenumber="60" name="tmp_20_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U30" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="453" filename="Stream.cpp" linenumber="60" name="F_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="456" filename="Stream.cpp" linenumber="63" name="tmp_22_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="457" filename="Stream.cpp" linenumber="63" name="v_acc_2_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="458" filename="Stream.cpp" linenumber="62" name="tmp_21_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="459" filename="Stream.cpp" linenumber="62" name="f_acc_2_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="461" filename="Stream.cpp" linenumber="67" name="f_acc_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="463" filename="Stream.cpp" linenumber="68" name="v_acc_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="464" filename="Stream.cpp" linenumber="67" name="f_acc_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="f_acc_1_2_fu_1609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="465" filename="Stream.cpp" linenumber="68" name="v_acc_1_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="v_acc_1_2_fu_1518_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="469" filename="Stream.cpp" linenumber="59" name="V_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="470" filename="Stream.cpp" linenumber="60" name="tmp_18_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="471" filename="Stream.cpp" linenumber="60" name="tmp_19_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="472" filename="Stream.cpp" linenumber="60" name="tmp_20_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U30" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="473" filename="Stream.cpp" linenumber="60" name="F_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U20" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="476" filename="Stream.cpp" linenumber="63" name="tmp_22_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="477" filename="Stream.cpp" linenumber="62" name="tmp_21_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="478" filename="Stream.cpp" linenumber="62" name="f_acc_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="479" filename="Stream.cpp" linenumber="63" name="v_acc_2_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="480" filename="Stream.cpp" linenumber="59" name="V_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="481" filename="Stream.cpp" linenumber="60" name="tmp_18_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="482" filename="Stream.cpp" linenumber="60" name="tmp_19_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="483" filename="Stream.cpp" linenumber="60" name="tmp_20_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U30" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="484" filename="Stream.cpp" linenumber="60" name="F_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="487" filename="Stream.cpp" linenumber="63" name="tmp_22_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="488" filename="Stream.cpp" linenumber="63" name="v_acc_2_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="489" filename="Stream.cpp" linenumber="62" name="tmp_21_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="490" filename="Stream.cpp" linenumber="62" name="f_acc_2_3_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="491" filename="Stream.cpp" linenumber="59" name="V_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="492" filename="Stream.cpp" linenumber="60" name="tmp_18_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="493" filename="Stream.cpp" linenumber="60" name="tmp_19_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="494" filename="Stream.cpp" linenumber="60" name="tmp_20_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U30" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="495" filename="Stream.cpp" linenumber="60" name="F_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="498" filename="Stream.cpp" linenumber="63" name="tmp_22_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="499" filename="Stream.cpp" linenumber="63" name="v_acc_2_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="500" filename="Stream.cpp" linenumber="62" name="tmp_21_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="501" filename="Stream.cpp" linenumber="62" name="f_acc_2_3_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="502" filename="Stream.cpp" linenumber="59" name="V_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1_U8" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="503" filename="Stream.cpp" linenumber="60" name="tmp_18_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="504" filename="Stream.cpp" linenumber="60" name="tmp_19_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="505" filename="Stream.cpp" linenumber="60" name="tmp_20_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U33" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="506" filename="Stream.cpp" linenumber="60" name="F_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="509" filename="Stream.cpp" linenumber="63" name="tmp_22_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="510" filename="Stream.cpp" linenumber="63" name="v_acc_2_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="511" filename="Stream.cpp" linenumber="62" name="tmp_21_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="512" filename="Stream.cpp" linenumber="62" name="f_acc_2_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="513" filename="Stream.cpp" linenumber="59" name="V_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="514" filename="Stream.cpp" linenumber="60" name="tmp_18_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="515" filename="Stream.cpp" linenumber="60" name="tmp_19_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="516" filename="Stream.cpp" linenumber="60" name="tmp_20_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="517" filename="Stream.cpp" linenumber="60" name="F_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="520" filename="Stream.cpp" linenumber="63" name="tmp_22_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="521" filename="Stream.cpp" linenumber="63" name="v_acc_2_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="522" filename="Stream.cpp" linenumber="62" name="tmp_21_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="523" filename="Stream.cpp" linenumber="62" name="f_acc_2_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="524" filename="Stream.cpp" linenumber="59" name="V_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="525" filename="Stream.cpp" linenumber="60" name="tmp_18_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="526" filename="Stream.cpp" linenumber="60" name="tmp_19_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="527" filename="Stream.cpp" linenumber="60" name="tmp_20_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="528" filename="Stream.cpp" linenumber="60" name="F_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="531" filename="Stream.cpp" linenumber="63" name="tmp_22_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="532" filename="Stream.cpp" linenumber="63" name="v_acc_2_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="533" filename="Stream.cpp" linenumber="62" name="tmp_21_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="534" filename="Stream.cpp" linenumber="62" name="f_acc_2_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="535" filename="Stream.cpp" linenumber="59" name="V_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="536" filename="Stream.cpp" linenumber="60" name="tmp_18_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="537" filename="Stream.cpp" linenumber="60" name="tmp_19_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="538" filename="Stream.cpp" linenumber="60" name="tmp_20_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="539" filename="Stream.cpp" linenumber="60" name="F_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="542" filename="Stream.cpp" linenumber="63" name="tmp_22_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="543" filename="Stream.cpp" linenumber="63" name="v_acc_2_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="544" filename="Stream.cpp" linenumber="62" name="tmp_21_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="545" filename="Stream.cpp" linenumber="62" name="f_acc_2_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="546" filename="Stream.cpp" linenumber="59" name="V_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="547" filename="Stream.cpp" linenumber="60" name="tmp_18_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="548" filename="Stream.cpp" linenumber="60" name="tmp_19_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="549" filename="Stream.cpp" linenumber="60" name="tmp_20_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="550" filename="Stream.cpp" linenumber="60" name="F_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="553" filename="Stream.cpp" linenumber="63" name="tmp_22_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="554" filename="Stream.cpp" linenumber="63" name="v_acc_2_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="555" filename="Stream.cpp" linenumber="62" name="tmp_21_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="556" filename="Stream.cpp" linenumber="62" name="f_acc_2_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="558" filename="Stream.cpp" linenumber="67" name="f_acc_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="560" filename="Stream.cpp" linenumber="68" name="v_acc_3_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="561" filename="Stream.cpp" linenumber="67" name="f_acc_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="f_acc_1_3_fu_1622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="562" filename="Stream.cpp" linenumber="68" name="v_acc_1_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="v_acc_1_3_fu_1531_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="566" filename="Stream.cpp" linenumber="59" name="V_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="567" filename="Stream.cpp" linenumber="60" name="tmp_18_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="568" filename="Stream.cpp" linenumber="60" name="tmp_19_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="569" filename="Stream.cpp" linenumber="60" name="tmp_20_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U31" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="570" filename="Stream.cpp" linenumber="60" name="F_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U21" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="573" filename="Stream.cpp" linenumber="63" name="tmp_22_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="574" filename="Stream.cpp" linenumber="62" name="tmp_21_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="575" filename="Stream.cpp" linenumber="62" name="f_acc_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="576" filename="Stream.cpp" linenumber="63" name="v_acc_2_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="577" filename="Stream.cpp" linenumber="59" name="V_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="578" filename="Stream.cpp" linenumber="60" name="tmp_18_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="579" filename="Stream.cpp" linenumber="60" name="tmp_19_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="580" filename="Stream.cpp" linenumber="60" name="tmp_20_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U31" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="581" filename="Stream.cpp" linenumber="60" name="F_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="584" filename="Stream.cpp" linenumber="63" name="tmp_22_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="585" filename="Stream.cpp" linenumber="63" name="v_acc_2_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="586" filename="Stream.cpp" linenumber="62" name="tmp_21_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="587" filename="Stream.cpp" linenumber="62" name="f_acc_2_4_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="588" filename="Stream.cpp" linenumber="59" name="V_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="589" filename="Stream.cpp" linenumber="60" name="tmp_18_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="590" filename="Stream.cpp" linenumber="60" name="tmp_19_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="591" filename="Stream.cpp" linenumber="60" name="tmp_20_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U31" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="592" filename="Stream.cpp" linenumber="60" name="F_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="595" filename="Stream.cpp" linenumber="63" name="tmp_22_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="596" filename="Stream.cpp" linenumber="63" name="v_acc_2_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="597" filename="Stream.cpp" linenumber="62" name="tmp_21_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="598" filename="Stream.cpp" linenumber="62" name="f_acc_2_4_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="599" filename="Stream.cpp" linenumber="59" name="V_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1_U9" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="600" filename="Stream.cpp" linenumber="60" name="tmp_18_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U20" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="601" filename="Stream.cpp" linenumber="60" name="tmp_19_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="602" filename="Stream.cpp" linenumber="60" name="tmp_20_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U34" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="603" filename="Stream.cpp" linenumber="60" name="F_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U20" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="606" filename="Stream.cpp" linenumber="63" name="tmp_22_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="607" filename="Stream.cpp" linenumber="63" name="v_acc_2_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="608" filename="Stream.cpp" linenumber="62" name="tmp_21_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="609" filename="Stream.cpp" linenumber="62" name="f_acc_2_4_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="610" filename="Stream.cpp" linenumber="59" name="V_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="611" filename="Stream.cpp" linenumber="60" name="tmp_18_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="612" filename="Stream.cpp" linenumber="60" name="tmp_19_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="613" filename="Stream.cpp" linenumber="60" name="tmp_20_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="614" filename="Stream.cpp" linenumber="60" name="F_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="617" filename="Stream.cpp" linenumber="63" name="tmp_22_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="618" filename="Stream.cpp" linenumber="63" name="v_acc_2_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="619" filename="Stream.cpp" linenumber="62" name="tmp_21_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="620" filename="Stream.cpp" linenumber="62" name="f_acc_2_4_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="621" filename="Stream.cpp" linenumber="59" name="V_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="622" filename="Stream.cpp" linenumber="60" name="tmp_18_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="623" filename="Stream.cpp" linenumber="60" name="tmp_19_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="624" filename="Stream.cpp" linenumber="60" name="tmp_20_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="625" filename="Stream.cpp" linenumber="60" name="F_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="628" filename="Stream.cpp" linenumber="63" name="tmp_22_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="629" filename="Stream.cpp" linenumber="63" name="v_acc_2_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="630" filename="Stream.cpp" linenumber="62" name="tmp_21_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="631" filename="Stream.cpp" linenumber="62" name="f_acc_2_4_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="632" filename="Stream.cpp" linenumber="59" name="V_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="633" filename="Stream.cpp" linenumber="60" name="tmp_18_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="634" filename="Stream.cpp" linenumber="60" name="tmp_19_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="635" filename="Stream.cpp" linenumber="60" name="tmp_20_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="636" filename="Stream.cpp" linenumber="60" name="F_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="639" filename="Stream.cpp" linenumber="63" name="tmp_22_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="640" filename="Stream.cpp" linenumber="63" name="v_acc_2_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="641" filename="Stream.cpp" linenumber="62" name="tmp_21_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="642" filename="Stream.cpp" linenumber="62" name="f_acc_2_4_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="643" filename="Stream.cpp" linenumber="59" name="V_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="644" filename="Stream.cpp" linenumber="60" name="tmp_18_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="645" filename="Stream.cpp" linenumber="60" name="tmp_19_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="646" filename="Stream.cpp" linenumber="60" name="tmp_20_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="647" filename="Stream.cpp" linenumber="60" name="F_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="650" filename="Stream.cpp" linenumber="63" name="tmp_22_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="651" filename="Stream.cpp" linenumber="63" name="v_acc_2_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="652" filename="Stream.cpp" linenumber="62" name="tmp_21_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="653" filename="Stream.cpp" linenumber="62" name="f_acc_2_4_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="655" filename="Stream.cpp" linenumber="67" name="f_acc_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="657" filename="Stream.cpp" linenumber="68" name="v_acc_3_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="658" filename="Stream.cpp" linenumber="67" name="f_acc_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="f_acc_1_4_fu_1635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="659" filename="Stream.cpp" linenumber="68" name="v_acc_1_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="v_acc_1_4_fu_1544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="663" filename="Stream.cpp" linenumber="59" name="V_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="664" filename="Stream.cpp" linenumber="60" name="tmp_18_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="665" filename="Stream.cpp" linenumber="60" name="tmp_19_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="666" filename="Stream.cpp" linenumber="60" name="tmp_20_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U32" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="667" filename="Stream.cpp" linenumber="60" name="F_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U22" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="670" filename="Stream.cpp" linenumber="63" name="tmp_22_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U20" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="671" filename="Stream.cpp" linenumber="62" name="tmp_21_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="672" filename="Stream.cpp" linenumber="62" name="f_acc_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="673" filename="Stream.cpp" linenumber="63" name="v_acc_2_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="674" filename="Stream.cpp" linenumber="59" name="V_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="675" filename="Stream.cpp" linenumber="60" name="tmp_18_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="676" filename="Stream.cpp" linenumber="60" name="tmp_19_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="677" filename="Stream.cpp" linenumber="60" name="tmp_20_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U32" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="678" filename="Stream.cpp" linenumber="60" name="F_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="681" filename="Stream.cpp" linenumber="63" name="tmp_22_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="682" filename="Stream.cpp" linenumber="63" name="v_acc_2_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="683" filename="Stream.cpp" linenumber="62" name="tmp_21_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="684" filename="Stream.cpp" linenumber="62" name="f_acc_2_5_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="685" filename="Stream.cpp" linenumber="59" name="V_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="686" filename="Stream.cpp" linenumber="60" name="tmp_18_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="687" filename="Stream.cpp" linenumber="60" name="tmp_19_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="688" filename="Stream.cpp" linenumber="60" name="tmp_20_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U32" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="689" filename="Stream.cpp" linenumber="60" name="F_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="692" filename="Stream.cpp" linenumber="63" name="tmp_22_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="693" filename="Stream.cpp" linenumber="63" name="v_acc_2_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="694" filename="Stream.cpp" linenumber="62" name="tmp_21_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="695" filename="Stream.cpp" linenumber="62" name="f_acc_2_5_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="696" filename="Stream.cpp" linenumber="59" name="V_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1_U10" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="697" filename="Stream.cpp" linenumber="60" name="tmp_18_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U21" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="698" filename="Stream.cpp" linenumber="60" name="tmp_19_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U21" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="699" filename="Stream.cpp" linenumber="60" name="tmp_20_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U35" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="700" filename="Stream.cpp" linenumber="60" name="F_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U21" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="703" filename="Stream.cpp" linenumber="63" name="tmp_22_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="704" filename="Stream.cpp" linenumber="63" name="v_acc_2_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="705" filename="Stream.cpp" linenumber="62" name="tmp_21_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U20" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="706" filename="Stream.cpp" linenumber="62" name="f_acc_2_5_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="707" filename="Stream.cpp" linenumber="59" name="V_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="708" filename="Stream.cpp" linenumber="60" name="tmp_18_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="709" filename="Stream.cpp" linenumber="60" name="tmp_19_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="710" filename="Stream.cpp" linenumber="60" name="tmp_20_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="711" filename="Stream.cpp" linenumber="60" name="F_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="714" filename="Stream.cpp" linenumber="63" name="tmp_22_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="715" filename="Stream.cpp" linenumber="63" name="v_acc_2_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="716" filename="Stream.cpp" linenumber="62" name="tmp_21_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="717" filename="Stream.cpp" linenumber="62" name="f_acc_2_5_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="718" filename="Stream.cpp" linenumber="59" name="V_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="719" filename="Stream.cpp" linenumber="60" name="tmp_18_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="720" filename="Stream.cpp" linenumber="60" name="tmp_19_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="721" filename="Stream.cpp" linenumber="60" name="tmp_20_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="722" filename="Stream.cpp" linenumber="60" name="F_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="725" filename="Stream.cpp" linenumber="63" name="tmp_22_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="726" filename="Stream.cpp" linenumber="63" name="v_acc_2_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="727" filename="Stream.cpp" linenumber="62" name="tmp_21_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="728" filename="Stream.cpp" linenumber="62" name="f_acc_2_5_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="729" filename="Stream.cpp" linenumber="59" name="V_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="730" filename="Stream.cpp" linenumber="60" name="tmp_18_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="731" filename="Stream.cpp" linenumber="60" name="tmp_19_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="732" filename="Stream.cpp" linenumber="60" name="tmp_20_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="733" filename="Stream.cpp" linenumber="60" name="F_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="736" filename="Stream.cpp" linenumber="63" name="tmp_22_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="737" filename="Stream.cpp" linenumber="63" name="v_acc_2_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="738" filename="Stream.cpp" linenumber="62" name="tmp_21_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="739" filename="Stream.cpp" linenumber="62" name="f_acc_2_5_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="740" filename="Stream.cpp" linenumber="59" name="V_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="741" filename="Stream.cpp" linenumber="60" name="tmp_18_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="742" filename="Stream.cpp" linenumber="60" name="tmp_19_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="743" filename="Stream.cpp" linenumber="60" name="tmp_20_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="744" filename="Stream.cpp" linenumber="60" name="F_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="747" filename="Stream.cpp" linenumber="63" name="tmp_22_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="748" filename="Stream.cpp" linenumber="63" name="v_acc_2_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="749" filename="Stream.cpp" linenumber="62" name="tmp_21_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="750" filename="Stream.cpp" linenumber="62" name="f_acc_2_5_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="752" filename="Stream.cpp" linenumber="67" name="f_acc_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="754" filename="Stream.cpp" linenumber="68" name="v_acc_3_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="755" filename="Stream.cpp" linenumber="67" name="f_acc_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="f_acc_1_5_fu_1648_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="756" filename="Stream.cpp" linenumber="68" name="v_acc_1_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="v_acc_1_5_fu_1557_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="760" filename="Stream.cpp" linenumber="59" name="V_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="761" filename="Stream.cpp" linenumber="60" name="tmp_18_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="762" filename="Stream.cpp" linenumber="60" name="tmp_19_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="763" filename="Stream.cpp" linenumber="60" name="tmp_20_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U33" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="764" filename="Stream.cpp" linenumber="60" name="F_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U23" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="767" filename="Stream.cpp" linenumber="63" name="tmp_22_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U24" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="768" filename="Stream.cpp" linenumber="62" name="tmp_21_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="769" filename="Stream.cpp" linenumber="62" name="f_acc_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="770" filename="Stream.cpp" linenumber="63" name="v_acc_2_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="771" filename="Stream.cpp" linenumber="59" name="V_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="772" filename="Stream.cpp" linenumber="60" name="tmp_18_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="773" filename="Stream.cpp" linenumber="60" name="tmp_19_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="774" filename="Stream.cpp" linenumber="60" name="tmp_20_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U33" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="775" filename="Stream.cpp" linenumber="60" name="F_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="778" filename="Stream.cpp" linenumber="63" name="tmp_22_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U20" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="779" filename="Stream.cpp" linenumber="63" name="v_acc_2_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="780" filename="Stream.cpp" linenumber="62" name="tmp_21_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="781" filename="Stream.cpp" linenumber="62" name="f_acc_2_6_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="782" filename="Stream.cpp" linenumber="59" name="V_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="783" filename="Stream.cpp" linenumber="60" name="tmp_18_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="784" filename="Stream.cpp" linenumber="60" name="tmp_19_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="785" filename="Stream.cpp" linenumber="60" name="tmp_20_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U33" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="786" filename="Stream.cpp" linenumber="60" name="F_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U19" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="789" filename="Stream.cpp" linenumber="63" name="tmp_22_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U20" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="790" filename="Stream.cpp" linenumber="63" name="v_acc_2_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="791" filename="Stream.cpp" linenumber="62" name="tmp_21_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="792" filename="Stream.cpp" linenumber="62" name="f_acc_2_6_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="793" filename="Stream.cpp" linenumber="59" name="V_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fsub_32ns_32ns_32_10_full_dsp_1_U11" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="794" filename="Stream.cpp" linenumber="60" name="tmp_18_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U22" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="795" filename="Stream.cpp" linenumber="60" name="tmp_19_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U22" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="796" filename="Stream.cpp" linenumber="60" name="tmp_20_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U36" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="797" filename="Stream.cpp" linenumber="60" name="F_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U22" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="800" filename="Stream.cpp" linenumber="63" name="tmp_22_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U23" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="801" filename="Stream.cpp" linenumber="63" name="v_acc_2_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="802" filename="Stream.cpp" linenumber="62" name="tmp_21_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U21" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="803" filename="Stream.cpp" linenumber="62" name="f_acc_2_6_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="804" filename="Stream.cpp" linenumber="59" name="V_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="805" filename="Stream.cpp" linenumber="60" name="tmp_18_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="806" filename="Stream.cpp" linenumber="60" name="tmp_19_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="807" filename="Stream.cpp" linenumber="60" name="tmp_20_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U30" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="808" filename="Stream.cpp" linenumber="60" name="F_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="811" filename="Stream.cpp" linenumber="63" name="tmp_22_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="812" filename="Stream.cpp" linenumber="63" name="v_acc_2_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="813" filename="Stream.cpp" linenumber="62" name="tmp_21_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="814" filename="Stream.cpp" linenumber="62" name="f_acc_2_6_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="815" filename="Stream.cpp" linenumber="59" name="V_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="816" filename="Stream.cpp" linenumber="60" name="tmp_18_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="817" filename="Stream.cpp" linenumber="60" name="tmp_19_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="818" filename="Stream.cpp" linenumber="60" name="tmp_20_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U29" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="819" filename="Stream.cpp" linenumber="60" name="F_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="822" filename="Stream.cpp" linenumber="63" name="tmp_22_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="823" filename="Stream.cpp" linenumber="63" name="v_acc_2_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="824" filename="Stream.cpp" linenumber="62" name="tmp_21_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="825" filename="Stream.cpp" linenumber="62" name="f_acc_2_6_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="826" filename="Stream.cpp" linenumber="59" name="V_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U4" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="827" filename="Stream.cpp" linenumber="60" name="tmp_18_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="828" filename="Stream.cpp" linenumber="60" name="tmp_19_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="829" filename="Stream.cpp" linenumber="60" name="tmp_20_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U28" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="830" filename="Stream.cpp" linenumber="60" name="F_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="833" filename="Stream.cpp" linenumber="63" name="tmp_22_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="834" filename="Stream.cpp" linenumber="63" name="v_acc_2_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="835" filename="Stream.cpp" linenumber="62" name="tmp_21_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="836" filename="Stream.cpp" linenumber="62" name="f_acc_2_6_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="837" filename="Stream.cpp" linenumber="59" name="V_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U5" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="838" filename="Stream.cpp" linenumber="60" name="tmp_18_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="839" filename="Stream.cpp" linenumber="60" name="tmp_19_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="840" filename="Stream.cpp" linenumber="60" name="tmp_20_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="841" filename="Stream.cpp" linenumber="60" name="F_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="844" filename="Stream.cpp" linenumber="63" name="tmp_22_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="845" filename="Stream.cpp" linenumber="63" name="v_acc_2_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="846" filename="Stream.cpp" linenumber="62" name="tmp_21_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="847" filename="Stream.cpp" linenumber="62" name="f_acc_2_6_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="849" filename="Stream.cpp" linenumber="67" name="f_acc_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="851" filename="Stream.cpp" linenumber="68" name="v_acc_3_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="852" filename="Stream.cpp" linenumber="67" name="f_acc_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="f_acc_1_6_fu_1661_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="853" filename="Stream.cpp" linenumber="68" name="v_acc_1_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="v_acc_1_6_fu_1570_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="857" filename="Stream.cpp" linenumber="59" name="V_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="858" filename="Stream.cpp" linenumber="60" name="tmp_18_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="859" filename="Stream.cpp" linenumber="60" name="tmp_19_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="860" filename="Stream.cpp" linenumber="60" name="tmp_20_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="861" filename="Stream.cpp" linenumber="60" name="F_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="864" filename="Stream.cpp" linenumber="63" name="tmp_22_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="865" filename="Stream.cpp" linenumber="62" name="tmp_21_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="866" filename="Stream.cpp" linenumber="62" name="f_acc_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="867" filename="Stream.cpp" linenumber="63" name="v_acc_2_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="868" filename="Stream.cpp" linenumber="59" name="V_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="869" filename="Stream.cpp" linenumber="60" name="tmp_18_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="870" filename="Stream.cpp" linenumber="60" name="tmp_19_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="871" filename="Stream.cpp" linenumber="60" name="tmp_20_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="872" filename="Stream.cpp" linenumber="60" name="F_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="875" filename="Stream.cpp" linenumber="63" name="tmp_22_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="876" filename="Stream.cpp" linenumber="63" name="v_acc_2_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="877" filename="Stream.cpp" linenumber="62" name="tmp_21_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="878" filename="Stream.cpp" linenumber="62" name="f_acc_2_7_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="879" filename="Stream.cpp" linenumber="59" name="V_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="880" filename="Stream.cpp" linenumber="60" name="tmp_18_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="881" filename="Stream.cpp" linenumber="60" name="tmp_19_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="882" filename="Stream.cpp" linenumber="60" name="tmp_20_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="883" filename="Stream.cpp" linenumber="60" name="F_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="886" filename="Stream.cpp" linenumber="63" name="tmp_22_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="887" filename="Stream.cpp" linenumber="63" name="v_acc_2_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="888" filename="Stream.cpp" linenumber="62" name="tmp_21_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="889" filename="Stream.cpp" linenumber="62" name="f_acc_2_7_2" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="890" filename="Stream.cpp" linenumber="59" name="V_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="891" filename="Stream.cpp" linenumber="60" name="tmp_18_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="892" filename="Stream.cpp" linenumber="60" name="tmp_19_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U16" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="893" filename="Stream.cpp" linenumber="60" name="tmp_20_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="894" filename="Stream.cpp" linenumber="60" name="F_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="897" filename="Stream.cpp" linenumber="63" name="tmp_22_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U17" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="898" filename="Stream.cpp" linenumber="63" name="v_acc_2_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="899" filename="Stream.cpp" linenumber="62" name="tmp_21_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U18" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="900" filename="Stream.cpp" linenumber="62" name="f_acc_2_7_3" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="901" filename="Stream.cpp" linenumber="59" name="V_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="902" filename="Stream.cpp" linenumber="60" name="tmp_18_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="903" filename="Stream.cpp" linenumber="60" name="tmp_19_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="904" filename="Stream.cpp" linenumber="60" name="tmp_20_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="905" filename="Stream.cpp" linenumber="60" name="F_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="908" filename="Stream.cpp" linenumber="63" name="tmp_22_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="909" filename="Stream.cpp" linenumber="63" name="v_acc_2_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="910" filename="Stream.cpp" linenumber="62" name="tmp_21_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="911" filename="Stream.cpp" linenumber="62" name="f_acc_2_7_4" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U3" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="912" filename="Stream.cpp" linenumber="59" name="V_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="913" filename="Stream.cpp" linenumber="60" name="tmp_18_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="914" filename="Stream.cpp" linenumber="60" name="tmp_19_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="915" filename="Stream.cpp" linenumber="60" name="tmp_20_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="916" filename="Stream.cpp" linenumber="60" name="F_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="919" filename="Stream.cpp" linenumber="63" name="tmp_22_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="920" filename="Stream.cpp" linenumber="63" name="v_acc_2_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="921" filename="Stream.cpp" linenumber="62" name="tmp_21_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="922" filename="Stream.cpp" linenumber="62" name="f_acc_2_7_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="923" filename="Stream.cpp" linenumber="59" name="V_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U6" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="924" filename="Stream.cpp" linenumber="60" name="tmp_18_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="925" filename="Stream.cpp" linenumber="60" name="tmp_19_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="926" filename="Stream.cpp" linenumber="60" name="tmp_20_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="927" filename="Stream.cpp" linenumber="60" name="F_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U14" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="930" filename="Stream.cpp" linenumber="63" name="tmp_22_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="931" filename="Stream.cpp" linenumber="63" name="v_acc_2_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="932" filename="Stream.cpp" linenumber="62" name="tmp_21_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="933" filename="Stream.cpp" linenumber="62" name="f_acc_2_7_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="934" filename="Stream.cpp" linenumber="59" name="V_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U7" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="935" filename="Stream.cpp" linenumber="60" name="tmp_18_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="936" filename="Stream.cpp" linenumber="60" name="tmp_19_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="937" filename="Stream.cpp" linenumber="60" name="tmp_20_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1_U27" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="938" filename="Stream.cpp" linenumber="60" name="F_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="941" filename="Stream.cpp" linenumber="63" name="tmp_22_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U12" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="942" filename="Stream.cpp" linenumber="63" name="v_acc_2_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="943" filename="Stream.cpp" linenumber="62" name="tmp_21_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1_U13" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="944" filename="Stream.cpp" linenumber="62" name="f_acc_2_7_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="946" filename="Stream.cpp" linenumber="67" name="f_acc_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U1" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="948" filename="Stream.cpp" linenumber="68" name="v_acc_3_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1_U2" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="949" filename="Stream.cpp" linenumber="67" name="f_acc_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="f_acc_1_7_fu_1674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="950" filename="Stream.cpp" linenumber="68" name="v_acc_1_7" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="v_acc_1_7_fu_1681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="953" filename="Stream.cpp" linenumber="74" name="tmp_14" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_14_fu_1477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="961" filename="Stream.cpp" linenumber="79" name="exitcond" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="exitcond_fu_1700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="963" filename="Stream.cpp" linenumber="79" name="i" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="i_fu_1706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="969" filename="Stream.cpp" linenumber="81" name="tmp_22" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_22_fu_1712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="978" filename="Stream.cpp" linenumber="81" name="tmp_13" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_mux_83_32_1_1_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1007" filename="Stream.cpp" linenumber="83" name="tmp_8" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_8_fu_1859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1009" filename="Stream.cpp" linenumber="84" name="tmp_last_V" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_last_V_fu_1770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1018" filename="Stream.cpp" linenumber="89" name="tmp_15" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_mux_83_32_1_1_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1019" filename="Stream.cpp" linenumber="89" name="tmp_s" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fpext_32ns_64_3_1_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1020" filename="Stream.cpp" linenumber="89" name="tmp_1" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1_U38" latency="16" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1029" filename="Stream.cpp" linenumber="89" name="tmp_16" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_mux_83_32_1_1_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1030" filename="Stream.cpp" linenumber="89" name="tmp_10" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fpext_32ns_64_3_1_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1031" filename="Stream.cpp" linenumber="89" name="tmp_11" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1_U38" latency="16" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1032" filename="Stream.cpp" linenumber="89" name="tmp_12" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_dadd_64ns_64ns_64_16_full_dsp_1_U37" latency="15" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1033" filename="Stream.cpp" linenumber="89" name="I_data" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="Simulate_HW_fptrunc_64ns_32_5_1_U25" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1039" filename="Stream.cpp" linenumber="93" name="tmp_5" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_5_fu_1870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="1040" filename="Stream.cpp" linenumber="93" name="tmp_6" contextFuncName="Simulate_HW" moduleName="Loop_ROW_LOOP_proc19" rtlName="tmp_6_fu_1875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="Stream.cpp" linenumber="8" name="" contextFuncName="Simulate_HW" moduleName="Simulate_HW" rtlName="Loop_ROW_LOOP_proc19_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/marco/Documents/tesis/project_again/2018_HLS"><\/item>
</annotationInfo>
