****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 23:23:45 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**in2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              1.81
Critical Path Slack:               7.81
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.92
Critical Path Slack:               7.78
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2out_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              1.15
Critical Path Slack:               7.55
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:              2.74
Critical Path Slack:               6.85
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              7
Hierarchical Port Count:            364
Leaf Cell Count:                    373
Buf/Inv Cell Count:                  32
Buf Cell Count:                       0
Inv Cell Count:                      32
Combinational Cell Count:           322
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               51
   Integrated Clock-Gating Cell Count:                     3
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       48
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              873.20
Noncombinational Area:           579.60
Buf/Inv Area:                     39.20
Total Buffer Area:                 0.00
Total Inverter Area:              39.20
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    4335.23
Net YLength:                    4397.04
----------------------------------------
Cell Area (netlist):                           1452.80
Cell Area (netlist and physical only):         1452.80
Net Length:                     8732.27


Design Rules
----------------------------------------
Total Number of Nets:               398
Nets with Violations:                 3
Max Trans Violations:                 3
Max Cap Violations:                   3
----------------------------------------

1
