{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529107930765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529107930765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 17:12:10 2018 " "Processing started: Fri Jun 15 17:12:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529107930765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107930765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off synchronous_counter -c top_sync_counter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off synchronous_counter -c top_sync_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107930765 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1529107932079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529107932085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 17:12:11 2018 " "Processing started: Fri Jun 15 17:12:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529107932085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107932085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl synchronous_counter top_sync_counter --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl synchronous_counter top_sync_counter --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107932085 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "synchronous_counter top_sync_counter --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): synchronous_counter top_sync_counter --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107932085 ""}
{ "Info" "0" "" "Info: Quartus Prime has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: Quartus Prime has detected VHDL design -- VHDL simulation models will be used" 0 0 "EDA Netlist Writer" 0 0 1529107932359 ""}
{ "Warning" "0" "" "Warning: File top_sync_counter_run_msim_rtl_vhdl.do already exists - backing up current file as top_sync_counter_run_msim_rtl_vhdl.do.bak" {  } {  } 0 0 "Warning: File top_sync_counter_run_msim_rtl_vhdl.do already exists - backing up current file as top_sync_counter_run_msim_rtl_vhdl.do.bak" 0 0 "EDA Netlist Writer" 0 0 1529107932375 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/top_sync_counter_run_msim_rtl_vhdl.do" {  } { { "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/top_sync_counter_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/top_sync_counter_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/top_sync_counter_run_msim_rtl_vhdl.do" 0 0 "EDA Netlist Writer" 0 0 1529107932399 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1529107932399 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1529107932399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529107932399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 17:12:12 2018 " "Processing ended: Fri Jun 15 17:12:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529107932399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529107932399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529107932399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107932399 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_7_1200mv_125c_slow.vho C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_7_1200mv_125c_slow.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529107933010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_7_1200mv_-40c_slow.vho C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_7_1200mv_-40c_slow.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529107933026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_min_1200mv_-40c_fast.vho C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_min_1200mv_-40c_fast.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529107933049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter.vho C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529107933069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_7_1200mv_125c_vhd_slow.sdo C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_7_1200mv_125c_vhd_slow.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529107933085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_7_1200mv_-40c_vhd_slow.sdo C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529107933105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_min_1200mv_-40c_vhd_fast.sdo C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529107933126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_sync_counter_vhd.sdo C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/ simulation " "Generated file top_sync_counter_vhd.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529107933145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1529107933695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529107933695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 17:12:13 2018 " "Processing started: Fri Jun 15 17:12:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529107933695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107933695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl synchronous_counter top_sync_counter --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" -gate_netlist top_sync_counter.vho -gate_timing_file top_sync_counter_vhd.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl synchronous_counter top_sync_counter --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" -gate_netlist top_sync_counter.vho -gate_timing_file top_sync_counter_vhd.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107933695 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "synchronous_counter top_sync_counter --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} -gate_netlist top_sync_counter.vho -gate_timing_file top_sync_counter_vhd.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): synchronous_counter top_sync_counter --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} -gate_netlist top_sync_counter.vho -gate_timing_file top_sync_counter_vhd.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107933695 ""}
{ "Warning" "0" "" "Warning: File top_sync_counter_run_msim_gate_vhdl.do already exists - backing up current file as top_sync_counter_run_msim_gate_vhdl.do.bak1" {  } {  } 0 0 "Warning: File top_sync_counter_run_msim_gate_vhdl.do already exists - backing up current file as top_sync_counter_run_msim_gate_vhdl.do.bak1" 0 0 "EDA Netlist Writer" 0 0 1529107933955 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/top_sync_counter_run_msim_gate_vhdl.do" {  } { { "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/top_sync_counter_run_msim_gate_vhdl.do" "0" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/top_sync_counter_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/simulation/modelsim/top_sync_counter_run_msim_gate_vhdl.do" 0 0 "EDA Netlist Writer" 0 0 1529107933965 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1529107933965 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1529107933965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529107933965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 17:12:13 2018 " "Processing ended: Fri Jun 15 17:12:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529107933965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529107933965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529107933965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107933965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529107934615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 17:12:14 2018 " "Processing ended: Fri Jun 15 17:12:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529107934615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529107934615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529107934615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529107934615 ""}
