[
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.16",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450643",
        "articleTitle": "Implementation and Evaluation of Parallel FFT Using SIMD Instructions on Multi-core Processors",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "59",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37284290600,
                "preferredName": "Daisuke Takahashi",
                "firstName": "Daisuke",
                "lastName": "Takahashi"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.14",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450648",
        "articleTitle": "An Embedded Processor: Is It Ready for High-Performance Computing?",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "109",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37282007700,
                "preferredName": "Fumio Arakawa",
                "firstName": "Fumio",
                "lastName": "Arakawa"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.9",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450638",
        "articleTitle": "Some Initial Explorations into the Hierarchical Multi-core Chip Design Space for HPC Systems",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37274707700,
                "preferredName": "Peter M. Kogge",
                "firstName": "Peter M.",
                "lastName": "Kogge"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.15",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450649",
        "articleTitle": "Outline of OROCHI: A Multiple Instruction Set Executable SMT Processor",
        "volume": null,
        "issue": null,
        "startPage": "110",
        "endPage": "117",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37717620800,
                "preferredName": "Hajime Shimada",
                "firstName": "Hajime",
                "lastName": "Shimada"
            },
            {
                "id": 37086654283,
                "preferredName": "Takashi Shimada",
                "firstName": "Takashi",
                "lastName": "Shimada"
            },
            {
                "id": 37089125498,
                "preferredName": "Takekazu Tabata",
                "firstName": "Takekazu",
                "lastName": "Tabata"
            },
            {
                "id": 37086655427,
                "preferredName": "Toshiaki Kitamura",
                "firstName": "Toshiaki",
                "lastName": "Kitamura"
            },
            {
                "id": 37086651257,
                "preferredName": "Tomoya Kojima",
                "firstName": "Tomoya",
                "lastName": "Kojima"
            },
            {
                "id": 37646839900,
                "preferredName": "Yasuhiko Nakashima",
                "firstName": "Yasuhiko",
                "lastName": "Nakashima"
            },
            {
                "id": 37427416200,
                "preferredName": "Kenji Kise",
                "firstName": "Kenji",
                "lastName": "Kise"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.18",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450642",
        "articleTitle": "Improving Search Speed on Pointer-Based Large Data Structures Using a Hierarchical Clustering Copying Algorithm",
        "volume": null,
        "issue": null,
        "startPage": "43",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37371596700,
                "preferredName": "Masahiro Yasugi",
                "firstName": "Masahiro",
                "lastName": "Yasugi"
            },
            {
                "id": 37429322600,
                "preferredName": "Taiichi Yuasa",
                "firstName": "Taiichi",
                "lastName": "Yuasa"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.7",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450646",
        "articleTitle": "Exploring Temperature-Aware Design of Memory Architectures in VLIW Systems",
        "volume": null,
        "issue": null,
        "startPage": "81",
        "endPage": "87",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 38342532400,
                "preferredName": "Jose L. Ayala",
                "firstName": "Jose L.",
                "lastName": "Ayala"
            },
            {
                "id": 37545448500,
                "preferredName": "Anya Apavatjrut",
                "firstName": "Anya",
                "lastName": "Apavatjrut"
            },
            {
                "id": 37275656500,
                "preferredName": "David Atienza",
                "firstName": "David",
                "lastName": "Atienza"
            },
            {
                "id": 38271150400,
                "preferredName": "Marisa Lopez-Vallejo",
                "firstName": "Marisa",
                "lastName": "Lopez-Vallejo"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.17",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450640",
        "articleTitle": "Responsive Link for Distributed Real-Time Processing",
        "volume": null,
        "issue": null,
        "startPage": "20",
        "endPage": "29",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37277920600,
                "preferredName": "Nobuyuki Yamasaki",
                "firstName": "Nobuyuki",
                "lastName": "Yamasaki"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.8",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450639",
        "articleTitle": "Impact of Predictive Switching in 2-D Torus Networks",
        "volume": null,
        "issue": null,
        "startPage": "11",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37269812600,
                "preferredName": "Tsutomu Yoshinaga",
                "firstName": "Tsutomu",
                "lastName": "Yoshinaga"
            },
            {
                "id": 38121498700,
                "preferredName": "Hirokazu Murakami",
                "firstName": "Hirokazu",
                "lastName": "Murakami"
            },
            {
                "id": 37283850400,
                "preferredName": "Michihiro Koibuchi",
                "firstName": "Michihiro",
                "lastName": "Koibuchi"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.12",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450645",
        "articleTitle": "Cache Memory Architecture for Leakage Energy Reduction",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "80",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37292347000,
                "preferredName": "Kiyofumi Tanaka",
                "firstName": "Kiyofumi",
                "lastName": "Tanaka"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.13",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450644",
        "articleTitle": "Design Assists for Embedded Systems in the COINS Compiler Infrastructure",
        "volume": null,
        "issue": null,
        "startPage": "60",
        "endPage": "69",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37280647800,
                "preferredName": "Tan Watanabe",
                "firstName": "Tan",
                "lastName": "Watanabe"
            },
            {
                "id": 37583583200,
                "preferredName": "Tetsuro Fujise",
                "firstName": "Tetsuro",
                "lastName": "Fujise"
            },
            {
                "id": 38126149800,
                "preferredName": "Koichiro Mori",
                "firstName": "Koichiro",
                "lastName": "Mori"
            },
            {
                "id": 37603642500,
                "preferredName": "Kyoko Iwasawa",
                "firstName": "Kyoko",
                "lastName": "Iwasawa"
            },
            {
                "id": 37373819400,
                "preferredName": "Ikuo Nakata",
                "firstName": "Ikuo",
                "lastName": "Nakata"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.10",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450641",
        "articleTitle": "Accelerating Brain Circuit Simulations of Object Recognition with CELL Processors",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "42",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 38114775000,
                "preferredName": "Andrew Felch",
                "firstName": "Andrew",
                "lastName": "Felch"
            },
            {
                "id": 37569762300,
                "preferredName": "Jayram Moorkanikara Nageswaran",
                "firstName": "Jayram Moorkanikara",
                "lastName": "Nageswaran"
            },
            {
                "id": 38117739200,
                "preferredName": "Ashok Chandrashekar",
                "firstName": "Ashok",
                "lastName": "Chandrashekar"
            },
            {
                "id": 38121454800,
                "preferredName": "Jeff Furlong",
                "firstName": "Jeff",
                "lastName": "Furlong"
            },
            {
                "id": 37265889400,
                "preferredName": "Nikil Dutt",
                "firstName": "Nikil",
                "lastName": "Dutt"
            },
            {
                "id": 37089052984,
                "preferredName": "Richard Granger",
                "firstName": "Richard",
                "lastName": "Granger"
            },
            {
                "id": 37271711300,
                "preferredName": "Alex Nicolau",
                "firstName": "Alex",
                "lastName": "Nicolau"
            },
            {
                "id": 37274709400,
                "preferredName": "Alex Veidenbaum",
                "firstName": "Alex",
                "lastName": "Veidenbaum"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.11",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450647",
        "articleTitle": "A Reconfigurable Processor PARS and its Compiler",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": [
            {
                "id": 37270136500,
                "preferredName": "Kazuya Tanigawa",
                "firstName": "Kazuya",
                "lastName": "Tanigawa"
            },
            {
                "id": 38131862800,
                "preferredName": "Ryuji Hada",
                "firstName": "Ryuji",
                "lastName": "Hada"
            },
            {
                "id": 37270140500,
                "preferredName": "Tetsuo Hironaka",
                "firstName": "Tetsuo",
                "lastName": "Hironaka"
            },
            {
                "id": 37085497687,
                "preferredName": "Akira Kojima",
                "firstName": "Akira",
                "lastName": "Kojima"
            }
        ]
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.4",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450636",
        "articleTitle": "Message from the Editors",
        "volume": null,
        "issue": null,
        "startPage": "vii",
        "endPage": "vii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": []
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.5",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450637",
        "articleTitle": "Committees",
        "volume": null,
        "issue": null,
        "startPage": "viii",
        "endPage": "viii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": []
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.21",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450632",
        "articleTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems - Cover",
        "volume": null,
        "issue": null,
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": []
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.3",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450634",
        "articleTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems - Copyright notice",
        "volume": null,
        "issue": null,
        "startPage": "iv",
        "endPage": "iv",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": []
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.19",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450650",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "118",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": []
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.1",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450633",
        "articleTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems - Title page",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "iii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": []
    },
    {
        "publicationNumber": "4450630",
        "doi": "10.1109/IWIA.2007.6",
        "publicationYear": "2007",
        "publicationDate": "11-13 Jan. 2007",
        "articleNumber": "4450635",
        "articleTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems - TOC",
        "volume": null,
        "issue": null,
        "startPage": "v",
        "endPage": "vi",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative architecture for future generation high-performance processors and systems (iwia 2007)",
        "authors": []
    }
]