//-
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
// This software was developed by Stanford University and the University of Cambridge Computer Laboratory 
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
/////////////////////////////////////////////////////////////////////////////////
// This is an automatically generated header definitions file
/////////////////////////////////////////////////////////////////////////////////

//######################################################
//# Definitions for MICROBLAZE_AXI_IIC
//######################################################
#define SUME_MICROBLAZE_AXI_IIC_BASEADDR 0x40800000
#define SUME_MICROBLAZE_AXI_IIC_HIGHADDR 0x4080FFFF
#define SUME_MICROBLAZE_AXI_IIC_SIZEADDR 0x10000


//######################################################
//# Definitions for MICROBLAZE_UARTLITE
//######################################################
#define SUME_MICROBLAZE_UARTLITE_BASEADDR 0x40600000
#define SUME_MICROBLAZE_UARTLITE_HIGHADDR 0x4060FFFF
#define SUME_MICROBLAZE_UARTLITE_SIZEADDR 0x10000


//######################################################
//# Definitions for MICROBLAZE_DLMB_BRAM
//######################################################
#define SUME_MICROBLAZE_DLMB_BRAM_BASEADDR 0x00000000
#define SUME_MICROBLAZE_DLMB_BRAM_HIGHADDR 0x0000FFFF
#define SUME_MICROBLAZE_DLMB_BRAM_SIZEADDR 0x10000


//######################################################
//# Definitions for MICROBLAZE_ILMB_BRAM
//######################################################
#define SUME_MICROBLAZE_ILMB_BRAM_BASEADDR 0x00000000
#define SUME_MICROBLAZE_ILMB_BRAM_HIGHADDR 0x0000FFFF
#define SUME_MICROBLAZE_ILMB_BRAM_SIZEADDR 0x10000


//######################################################
//# Definitions for MICROBLAZE_AXI_INTC
//######################################################
#define SUME_MICROBLAZE_AXI_INTC_BASEADDR 0x41200000
#define SUME_MICROBLAZE_AXI_INTC_HIGHADDR 0x4120FFFF
#define SUME_MICROBLAZE_AXI_INTC_SIZEADDR 0x10000


//######################################################
//# Definitions for DELAY0
//######################################################
#define SUME_DELAY0_BASEADDR 0x44010000
#define SUME_DELAY0_HIGHADDR 0x44010FFF
#define SUME_DELAY0_SIZEADDR 0x1000

#define SUME_DELAY_0_ID 0x44010000
#define SUME_DELAY_0_ID_DEFAULT 0x0000DE00
#define SUME_DELAY_0_ID_WIDTH 32
#define SUME_DELAY_0_VERSION 0x44010004
#define SUME_DELAY_0_VERSION_DEFAULT 0x1
#define SUME_DELAY_0_VERSION_WIDTH 32
#define SUME_DELAY_0_RESET 0x44010008
#define SUME_DELAY_0_RESET_DEFAULT 0x0
#define SUME_DELAY_0_RESET_WIDTH 16
#define SUME_DELAY_0_FLIP 0x4401000c
#define SUME_DELAY_0_FLIP_DEFAULT 0x0
#define SUME_DELAY_0_FLIP_WIDTH 32
#define SUME_DELAY_0_DEBUG 0x44010010
#define SUME_DELAY_0_DEBUG_DEFAULT 0x0
#define SUME_DELAY_0_DEBUG_WIDTH 32
#define SUME_DELAY_0_PKTIN 0x44010014
#define SUME_DELAY_0_PKTIN_DEFAULT 0x0
#define SUME_DELAY_0_PKTIN_WIDTH 32
#define SUME_DELAY_0_PKTOUT 0x44010018
#define SUME_DELAY_0_PKTOUT_DEFAULT 0x0
#define SUME_DELAY_0_PKTOUT_WIDTH 32
#define SUME_DELAY_0_DELAYVAL 0x4401001c
#define SUME_DELAY_0_DELAYVAL_DEFAULT 0x0
#define SUME_DELAY_0_DELAYVAL_WIDTH 32
#define SUME_DELAY_0_JITTERVAL 0x44010020
#define SUME_DELAY_0_JITTERVAL_DEFAULT 0x0
#define SUME_DELAY_0_JITTERVAL_WIDTH 32
#define SUME_DELAY_0_JITTERTYPE 0x44010024
#define SUME_DELAY_0_JITTERTYPE_DEFAULT 0x0
#define SUME_DELAY_0_JITTERTYPE_WIDTH 32
#define SUME_DELAY_0_INDIRECTADDRESS 0x44010050
#define SUME_DELAY_0_INDIRECTADDRESS_DEFAULT 0x0
#define SUME_DELAY_0_INDIRECTADDRESS_WIDTH 32
#define SUME_DELAY_0_INDIRECTWRDATA 0x44010054
#define SUME_DELAY_0_INDIRECTWRDATA_DEFAULT 0x0
#define SUME_DELAY_0_INDIRECTWRDATA_WIDTH 32
#define SUME_DELAY_0_INDIRECTREPLY 0x44010058
#define SUME_DELAY_0_INDIRECTREPLY_DEFAULT 0x0
#define SUME_DELAY_0_INDIRECTREPLY_WIDTH 32
#define SUME_DELAY_0_INDIRECTCOMMAND 0x4401005c
#define SUME_DELAY_0_INDIRECTCOMMAND_DEFAULT 0x0
#define SUME_DELAY_0_INDIRECTCOMMAND_WIDTH 32
#define SUME_DELAY_0_INDIRECTCONFIG 0x44010060
#define SUME_DELAY_0_INDIRECTCONFIG_DEFAULT 0x0
#define SUME_DELAY_0_INDIRECTCONFIG_WIDTH 32
#define SUME_DELAY_0__MEM_DISTMEM_WIDTH 32
#define SUME_DELAY_0__MEM_DISTMEM_DEPTH 65536
#define SUME_DELAY_0__MEM_DISTMEM_ADDRESS 0x0
#define SUME_DELAY_0__MEM_USERDISTMEM_WIDTH 32
#define SUME_DELAY_0__MEM_USERDISTMEM_DEPTH 65536
#define SUME_DELAY_0__MEM_USERDISTMEM_ADDRESS 0x10000000

//######################################################
//# Definitions for DELAY1
//######################################################
#define SUME_DELAY1_BASEADDR 0x44020000
#define SUME_DELAY1_HIGHADDR 0x44020FFF
#define SUME_DELAY1_SIZEADDR 0x1000

#define SUME_DELAY_1_ID 0x44020000
#define SUME_DELAY_1_ID_DEFAULT 0x0000DE00
#define SUME_DELAY_1_ID_WIDTH 32
#define SUME_DELAY_1_VERSION 0x44020004
#define SUME_DELAY_1_VERSION_DEFAULT 0x1
#define SUME_DELAY_1_VERSION_WIDTH 32
#define SUME_DELAY_1_RESET 0x44020008
#define SUME_DELAY_1_RESET_DEFAULT 0x0
#define SUME_DELAY_1_RESET_WIDTH 16
#define SUME_DELAY_1_FLIP 0x4402000c
#define SUME_DELAY_1_FLIP_DEFAULT 0x0
#define SUME_DELAY_1_FLIP_WIDTH 32
#define SUME_DELAY_1_DEBUG 0x44020010
#define SUME_DELAY_1_DEBUG_DEFAULT 0x0
#define SUME_DELAY_1_DEBUG_WIDTH 32
#define SUME_DELAY_1_PKTIN 0x44020014
#define SUME_DELAY_1_PKTIN_DEFAULT 0x0
#define SUME_DELAY_1_PKTIN_WIDTH 32
#define SUME_DELAY_1_PKTOUT 0x44020018
#define SUME_DELAY_1_PKTOUT_DEFAULT 0x0
#define SUME_DELAY_1_PKTOUT_WIDTH 32
#define SUME_DELAY_1_DELAYVAL 0x4402001c
#define SUME_DELAY_1_DELAYVAL_DEFAULT 0x0
#define SUME_DELAY_1_DELAYVAL_WIDTH 32
#define SUME_DELAY_1_JITTERVAL 0x44020020
#define SUME_DELAY_1_JITTERVAL_DEFAULT 0x0
#define SUME_DELAY_1_JITTERVAL_WIDTH 32
#define SUME_DELAY_1_JITTERTYPE 0x44020024
#define SUME_DELAY_1_JITTERTYPE_DEFAULT 0x0
#define SUME_DELAY_1_JITTERTYPE_WIDTH 32
#define SUME_DELAY_1_INDIRECTADDRESS 0x44020050
#define SUME_DELAY_1_INDIRECTADDRESS_DEFAULT 0x0
#define SUME_DELAY_1_INDIRECTADDRESS_WIDTH 32
#define SUME_DELAY_1_INDIRECTWRDATA 0x44020054
#define SUME_DELAY_1_INDIRECTWRDATA_DEFAULT 0x0
#define SUME_DELAY_1_INDIRECTWRDATA_WIDTH 32
#define SUME_DELAY_1_INDIRECTREPLY 0x44020058
#define SUME_DELAY_1_INDIRECTREPLY_DEFAULT 0x0
#define SUME_DELAY_1_INDIRECTREPLY_WIDTH 32
#define SUME_DELAY_1_INDIRECTCOMMAND 0x4402005c
#define SUME_DELAY_1_INDIRECTCOMMAND_DEFAULT 0x0
#define SUME_DELAY_1_INDIRECTCOMMAND_WIDTH 32
#define SUME_DELAY_1_INDIRECTCONFIG 0x44020060
#define SUME_DELAY_1_INDIRECTCONFIG_DEFAULT 0x0
#define SUME_DELAY_1_INDIRECTCONFIG_WIDTH 32
#define SUME_DELAY_1__MEM_DISTMEM_WIDTH 32
#define SUME_DELAY_1__MEM_DISTMEM_DEPTH 65536
#define SUME_DELAY_1__MEM_DISTMEM_ADDRESS 0x0
#define SUME_DELAY_1__MEM_USERDISTMEM_WIDTH 32
#define SUME_DELAY_1__MEM_USERDISTMEM_DEPTH 65536
#define SUME_DELAY_1__MEM_USERDISTMEM_ADDRESS 0x10000000

//######################################################
//# Definitions for RATE_LIMITER0
//######################################################
#define SUME_RATE_LIMITER0_BASEADDR 0x44030000
#define SUME_RATE_LIMITER0_HIGHADDR 0x44030FFF
#define SUME_RATE_LIMITER0_SIZEADDR 0x1000

#define SUME_RATE_LIMITER_0_ID 0x44030000
#define SUME_RATE_LIMITER_0_ID_DEFAULT 0x0008DEAD
#define SUME_RATE_LIMITER_0_ID_WIDTH 32
#define SUME_RATE_LIMITER_0_VERSION 0x44030004
#define SUME_RATE_LIMITER_0_VERSION_DEFAULT 0x1
#define SUME_RATE_LIMITER_0_VERSION_WIDTH 32
#define SUME_RATE_LIMITER_0_RESET 0x44030008
#define SUME_RATE_LIMITER_0_RESET_DEFAULT 0x0
#define SUME_RATE_LIMITER_0_RESET_WIDTH 16
#define SUME_RATE_LIMITER_0_FLIP 0x4403000c
#define SUME_RATE_LIMITER_0_FLIP_DEFAULT 0x0
#define SUME_RATE_LIMITER_0_FLIP_WIDTH 32
#define SUME_RATE_LIMITER_0_DEBUG 0x44030010
#define SUME_RATE_LIMITER_0_DEBUG_DEFAULT 0x0
#define SUME_RATE_LIMITER_0_DEBUG_WIDTH 32
#define SUME_RATE_LIMITER_0_PKTIN 0x44030014
#define SUME_RATE_LIMITER_0_PKTIN_DEFAULT 0x0
#define SUME_RATE_LIMITER_0_PKTIN_WIDTH 32
#define SUME_RATE_LIMITER_0_PKTOUT 0x44030018
#define SUME_RATE_LIMITER_0_PKTOUT_DEFAULT 0x0
#define SUME_RATE_LIMITER_0_PKTOUT_WIDTH 32
#define SUME_RATE_LIMITER_0_RATEBASE 0x4403001c
#define SUME_RATE_LIMITER_0_RATEBASE_DEFAULT 0x0
#define SUME_RATE_LIMITER_0_RATEBASE_WIDTH 32
#define SUME_RATE_LIMITER_0_RATEVALID 0x44030020
#define SUME_RATE_LIMITER_0_RATEVALID_DEFAULT 0x0
#define SUME_RATE_LIMITER_0_RATEVALID_WIDTH 32
#define SUME_RATE_LIMITER_0_RATECONFIG 0x44030024
#define SUME_RATE_LIMITER_0_RATECONFIG_DEFAULT 0x0
#define SUME_RATE_LIMITER_0_RATECONFIG_WIDTH 32

//######################################################
//# Definitions for RATE_LIMITER1
//######################################################
#define SUME_RATE_LIMITER1_BASEADDR 0x44040000
#define SUME_RATE_LIMITER1_HIGHADDR 0x44040FFF
#define SUME_RATE_LIMITER1_SIZEADDR 0x1000

#define SUME_RATE_LIMITER_1_ID 0x44040000
#define SUME_RATE_LIMITER_1_ID_DEFAULT 0x0008DEAD
#define SUME_RATE_LIMITER_1_ID_WIDTH 32
#define SUME_RATE_LIMITER_1_VERSION 0x44040004
#define SUME_RATE_LIMITER_1_VERSION_DEFAULT 0x1
#define SUME_RATE_LIMITER_1_VERSION_WIDTH 32
#define SUME_RATE_LIMITER_1_RESET 0x44040008
#define SUME_RATE_LIMITER_1_RESET_DEFAULT 0x0
#define SUME_RATE_LIMITER_1_RESET_WIDTH 16
#define SUME_RATE_LIMITER_1_FLIP 0x4404000c
#define SUME_RATE_LIMITER_1_FLIP_DEFAULT 0x0
#define SUME_RATE_LIMITER_1_FLIP_WIDTH 32
#define SUME_RATE_LIMITER_1_DEBUG 0x44040010
#define SUME_RATE_LIMITER_1_DEBUG_DEFAULT 0x0
#define SUME_RATE_LIMITER_1_DEBUG_WIDTH 32
#define SUME_RATE_LIMITER_1_PKTIN 0x44040014
#define SUME_RATE_LIMITER_1_PKTIN_DEFAULT 0x0
#define SUME_RATE_LIMITER_1_PKTIN_WIDTH 32
#define SUME_RATE_LIMITER_1_PKTOUT 0x44040018
#define SUME_RATE_LIMITER_1_PKTOUT_DEFAULT 0x0
#define SUME_RATE_LIMITER_1_PKTOUT_WIDTH 32
#define SUME_RATE_LIMITER_1_RATEBASE 0x4404001c
#define SUME_RATE_LIMITER_1_RATEBASE_DEFAULT 0x0
#define SUME_RATE_LIMITER_1_RATEBASE_WIDTH 32
#define SUME_RATE_LIMITER_1_RATEVALID 0x44040020
#define SUME_RATE_LIMITER_1_RATEVALID_DEFAULT 0x0
#define SUME_RATE_LIMITER_1_RATEVALID_WIDTH 32
#define SUME_RATE_LIMITER_1_RATECONFIG 0x44040024
#define SUME_RATE_LIMITER_1_RATECONFIG_DEFAULT 0x0
#define SUME_RATE_LIMITER_1_RATECONFIG_WIDTH 32

//######################################################
//# Definitions for STATS0
//######################################################
#define SUME_STATS0_BASEADDR 0x44050000
#define SUME_STATS0_HIGHADDR 0x44050FFF
#define SUME_STATS0_SIZEADDR 0x1000

#define SUME_STATS_0_ID 0x44050000
#define SUME_STATS_0_ID_DEFAULT 0x000057A7
#define SUME_STATS_0_ID_WIDTH 32
#define SUME_STATS_0_VERSION 0x44050004
#define SUME_STATS_0_VERSION_DEFAULT 0x1
#define SUME_STATS_0_VERSION_WIDTH 32
#define SUME_STATS_0_RESET 0x44050008
#define SUME_STATS_0_RESET_DEFAULT 0x0
#define SUME_STATS_0_RESET_WIDTH 16
#define SUME_STATS_0_FLIP 0x4405000c
#define SUME_STATS_0_FLIP_DEFAULT 0x0
#define SUME_STATS_0_FLIP_WIDTH 32
#define SUME_STATS_0_DEBUG 0x44050010
#define SUME_STATS_0_DEBUG_DEFAULT 0x0
#define SUME_STATS_0_DEBUG_WIDTH 32
#define SUME_STATS_0_PKTIN 0x44050014
#define SUME_STATS_0_PKTIN_DEFAULT 0x0
#define SUME_STATS_0_PKTIN_WIDTH 32
#define SUME_STATS_0_PKTOUT 0x44050018
#define SUME_STATS_0_PKTOUT_DEFAULT 0x0
#define SUME_STATS_0_PKTOUT_WIDTH 32
#define SUME_STATS_0_TESTTRIGGER 0x4405001c
#define SUME_STATS_0_TESTTRIGGER_DEFAULT 0x0
#define SUME_STATS_0_TESTTRIGGER_WIDTH 32
#define SUME_STATS_0_BWGRANULARITY 0x44050020
#define SUME_STATS_0_BWGRANULARITY_DEFAULT 0x30d40
#define SUME_STATS_0_BWGRANULARITY_WIDTH 32
#define SUME_STATS_0_BWDIVISOR 0x44050024
#define SUME_STATS_0_BWDIVISOR_DEFAULT 0x1
#define SUME_STATS_0_BWDIVISOR_WIDTH 32
#define SUME_STATS_0_BURSTGAP 0x44050028
#define SUME_STATS_0_BURSTGAP_DEFAULT 0x0
#define SUME_STATS_0_BURSTGAP_WIDTH 32
#define SUME_STATS_0_TESTEND 0x4405002c
#define SUME_STATS_0_TESTEND_DEFAULT 0x0
#define SUME_STATS_0_TESTEND_WIDTH 32
#define SUME_STATS_0_FIRSTTIME 0x44050030
#define SUME_STATS_0_FIRSTTIME_DEFAULT 0x0
#define SUME_STATS_0_FIRSTTIME_WIDTH 32
#define SUME_STATS_0_LASTTIME 0x44050034
#define SUME_STATS_0_LASTTIME_DEFAULT 0x0
#define SUME_STATS_0_LASTTIME_WIDTH 32
#define SUME_STATS_0_LASTBW 0x44050038
#define SUME_STATS_0_LASTBW_DEFAULT 0x0
#define SUME_STATS_0_LASTBW_WIDTH 32
#define SUME_STATS_0_INPUTSEL 0x4405003c
#define SUME_STATS_0_INPUTSEL_DEFAULT 0x0
#define SUME_STATS_0_INPUTSEL_WIDTH 32
#define SUME_STATS_0_ARPCOUNT 0x44050040
#define SUME_STATS_0_ARPCOUNT_DEFAULT 0x0
#define SUME_STATS_0_ARPCOUNT_WIDTH 32
#define SUME_STATS_0_IP4COUNT 0x44050044
#define SUME_STATS_0_IP4COUNT_DEFAULT 0x0
#define SUME_STATS_0_IP4COUNT_WIDTH 32
#define SUME_STATS_0_IP6COUNT 0x44050048
#define SUME_STATS_0_IP6COUNT_DEFAULT 0x0
#define SUME_STATS_0_IP6COUNT_WIDTH 32
#define SUME_STATS_0_TCPCOUNT 0x4405004c
#define SUME_STATS_0_TCPCOUNT_DEFAULT 0x0
#define SUME_STATS_0_TCPCOUNT_WIDTH 32
#define SUME_STATS_0_UDPCOUNT 0x44050050
#define SUME_STATS_0_UDPCOUNT_DEFAULT 0x0
#define SUME_STATS_0_UDPCOUNT_WIDTH 32
#define SUME_STATS_0_SYNCOUNT 0x44050054
#define SUME_STATS_0_SYNCOUNT_DEFAULT 0x0
#define SUME_STATS_0_SYNCOUNT_WIDTH 32
#define SUME_STATS_0_FINCOUNT 0x44050058
#define SUME_STATS_0_FINCOUNT_DEFAULT 0x0
#define SUME_STATS_0_FINCOUNT_WIDTH 32
#define SUME_STATS_0_FLOWIDCOUNT 0x4405005c
#define SUME_STATS_0_FLOWIDCOUNT_DEFAULT 0x0
#define SUME_STATS_0_FLOWIDCOUNT_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH1 0x44050060
#define SUME_STATS_0_PATTERNMATCH1_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH1_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH2 0x44050064
#define SUME_STATS_0_PATTERNMATCH2_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH2_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH3 0x44050068
#define SUME_STATS_0_PATTERNMATCH3_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH3_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH4 0x4405006c
#define SUME_STATS_0_PATTERNMATCH4_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH4_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH5 0x44050070
#define SUME_STATS_0_PATTERNMATCH5_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH5_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH6 0x44050074
#define SUME_STATS_0_PATTERNMATCH6_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH6_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH7 0x44050078
#define SUME_STATS_0_PATTERNMATCH7_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH7_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH8 0x4405007c
#define SUME_STATS_0_PATTERNMATCH8_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH8_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH9 0x44050080
#define SUME_STATS_0_PATTERNMATCH9_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH9_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH10 0x44050084
#define SUME_STATS_0_PATTERNMATCH10_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH10_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH11 0x44050088
#define SUME_STATS_0_PATTERNMATCH11_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH11_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH12 0x4405008c
#define SUME_STATS_0_PATTERNMATCH12_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH12_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH13 0x44050090
#define SUME_STATS_0_PATTERNMATCH13_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH13_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH14 0x44050094
#define SUME_STATS_0_PATTERNMATCH14_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH14_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH15 0x44050098
#define SUME_STATS_0_PATTERNMATCH15_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH15_WIDTH 32
#define SUME_STATS_0_PATTERNMATCH16 0x4405009c
#define SUME_STATS_0_PATTERNMATCH16_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMATCH16_WIDTH 32
#define SUME_STATS_0_PATTERNMASK1 0x440500a0
#define SUME_STATS_0_PATTERNMASK1_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK1_WIDTH 32
#define SUME_STATS_0_PATTERNMASK2 0x440500a4
#define SUME_STATS_0_PATTERNMASK2_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK2_WIDTH 32
#define SUME_STATS_0_PATTERNMASK3 0x440500a8
#define SUME_STATS_0_PATTERNMASK3_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK3_WIDTH 32
#define SUME_STATS_0_PATTERNMASK4 0x440500ac
#define SUME_STATS_0_PATTERNMASK4_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK4_WIDTH 32
#define SUME_STATS_0_PATTERNMASK5 0x440500b0
#define SUME_STATS_0_PATTERNMASK5_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK5_WIDTH 32
#define SUME_STATS_0_PATTERNMASK6 0x440500b4
#define SUME_STATS_0_PATTERNMASK6_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK6_WIDTH 32
#define SUME_STATS_0_PATTERNMASK7 0x440500b8
#define SUME_STATS_0_PATTERNMASK7_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK7_WIDTH 32
#define SUME_STATS_0_PATTERNMASK8 0x440500bc
#define SUME_STATS_0_PATTERNMASK8_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK8_WIDTH 32
#define SUME_STATS_0_PATTERNMASK9 0x440500c0
#define SUME_STATS_0_PATTERNMASK9_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK9_WIDTH 32
#define SUME_STATS_0_PATTERNMASK10 0x440500c4
#define SUME_STATS_0_PATTERNMASK10_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK10_WIDTH 32
#define SUME_STATS_0_PATTERNMASK11 0x440500c8
#define SUME_STATS_0_PATTERNMASK11_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK11_WIDTH 32
#define SUME_STATS_0_PATTERNMASK12 0x440500cc
#define SUME_STATS_0_PATTERNMASK12_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK12_WIDTH 32
#define SUME_STATS_0_PATTERNMASK13 0x440500d0
#define SUME_STATS_0_PATTERNMASK13_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK13_WIDTH 32
#define SUME_STATS_0_PATTERNMASK14 0x440500d4
#define SUME_STATS_0_PATTERNMASK14_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK14_WIDTH 32
#define SUME_STATS_0_PATTERNMASK15 0x440500d8
#define SUME_STATS_0_PATTERNMASK15_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK15_WIDTH 32
#define SUME_STATS_0_PATTERNMASK16 0x440500dc
#define SUME_STATS_0_PATTERNMASK16_DEFAULT 0x0
#define SUME_STATS_0_PATTERNMASK16_WIDTH 32
#define SUME_STATS_0_MATCHCOUNT 0x440500e0
#define SUME_STATS_0_MATCHCOUNT_DEFAULT 0x0
#define SUME_STATS_0_MATCHCOUNT_WIDTH 32
#define SUME_STATS_0_INDIRECTADDRESS 0x44050100
#define SUME_STATS_0_INDIRECTADDRESS_DEFAULT 0x0
#define SUME_STATS_0_INDIRECTADDRESS_WIDTH 32
#define SUME_STATS_0_INDIRECTWRDATA 0x44050104
#define SUME_STATS_0_INDIRECTWRDATA_DEFAULT 0x0
#define SUME_STATS_0_INDIRECTWRDATA_WIDTH 32
#define SUME_STATS_0_INDIRECTREPLY 0x44050108
#define SUME_STATS_0_INDIRECTREPLY_DEFAULT 0x0
#define SUME_STATS_0_INDIRECTREPLY_WIDTH 32
#define SUME_STATS_0_INDIRECTCOMMAND 0x4405010c
#define SUME_STATS_0_INDIRECTCOMMAND_DEFAULT 0x0
#define SUME_STATS_0_INDIRECTCOMMAND_WIDTH 32
#define SUME_STATS_0_INDIRECTCONFIG 0x44050110
#define SUME_STATS_0_INDIRECTCONFIG_DEFAULT 0x0
#define SUME_STATS_0_INDIRECTCONFIG_WIDTH 32
#define SUME_STATS_0__MEM_PKTSIZEMEM_WIDTH 32
#define SUME_STATS_0__MEM_PKTSIZEMEM_DEPTH 2048
#define SUME_STATS_0__MEM_PKTSIZEMEM_ADDRESS 0x0
#define SUME_STATS_0__MEM_IPGMEM_WIDTH 32
#define SUME_STATS_0__MEM_IPGMEM_DEPTH 4096
#define SUME_STATS_0__MEM_IPGMEM_ADDRESS 0x10000000
#define SUME_STATS_0__MEM_BURSTMEM_WIDTH 32
#define SUME_STATS_0__MEM_BURSTMEM_DEPTH 8192
#define SUME_STATS_0__MEM_BURSTMEM_ADDRESS 0x20000000
#define SUME_STATS_0__MEM_BWMEM_WIDTH 32
#define SUME_STATS_0__MEM_BWMEM_DEPTH 8192
#define SUME_STATS_0__MEM_BWMEM_ADDRESS 0x30000000
#define SUME_STATS_0__MEM_BWTSMEM_WIDTH 32
#define SUME_STATS_0__MEM_BWTSMEM_DEPTH 8192
#define SUME_STATS_0__MEM_BWTSMEM_ADDRESS 0x40000000
#define SUME_STATS_0__MEM_PPSMEM_WIDTH 32
#define SUME_STATS_0__MEM_PPSMEM_DEPTH 8192
#define SUME_STATS_0__MEM_PPSMEM_ADDRESS 0x50000000
#define SUME_STATS_0__MEM_FLOWIDMEM_WIDTH 32
#define SUME_STATS_0__MEM_FLOWIDMEM_DEPTH 2048
#define SUME_STATS_0__MEM_FLOWIDMEM_ADDRESS 0x60000000
#define SUME_STATS_0__MEM_WINDOWSIZEMEM_WIDTH 32
#define SUME_STATS_0__MEM_WINDOWSIZEMEM_DEPTH 2048
#define SUME_STATS_0__MEM_WINDOWSIZEMEM_ADDRESS 0x70000000

//######################################################
//# Definitions for STATS1
//######################################################
#define SUME_STATS1_BASEADDR 0x44060000
#define SUME_STATS1_HIGHADDR 0x44060FFF
#define SUME_STATS1_SIZEADDR 0x1000

#define SUME_STATS_1_ID 0x44060000
#define SUME_STATS_1_ID_DEFAULT 0x000057A7
#define SUME_STATS_1_ID_WIDTH 32
#define SUME_STATS_1_VERSION 0x44060004
#define SUME_STATS_1_VERSION_DEFAULT 0x1
#define SUME_STATS_1_VERSION_WIDTH 32
#define SUME_STATS_1_RESET 0x44060008
#define SUME_STATS_1_RESET_DEFAULT 0x0
#define SUME_STATS_1_RESET_WIDTH 16
#define SUME_STATS_1_FLIP 0x4406000c
#define SUME_STATS_1_FLIP_DEFAULT 0x0
#define SUME_STATS_1_FLIP_WIDTH 32
#define SUME_STATS_1_DEBUG 0x44060010
#define SUME_STATS_1_DEBUG_DEFAULT 0x0
#define SUME_STATS_1_DEBUG_WIDTH 32
#define SUME_STATS_1_PKTIN 0x44060014
#define SUME_STATS_1_PKTIN_DEFAULT 0x0
#define SUME_STATS_1_PKTIN_WIDTH 32
#define SUME_STATS_1_PKTOUT 0x44060018
#define SUME_STATS_1_PKTOUT_DEFAULT 0x0
#define SUME_STATS_1_PKTOUT_WIDTH 32
#define SUME_STATS_1_TESTTRIGGER 0x4406001c
#define SUME_STATS_1_TESTTRIGGER_DEFAULT 0x0
#define SUME_STATS_1_TESTTRIGGER_WIDTH 32
#define SUME_STATS_1_BWGRANULARITY 0x44060020
#define SUME_STATS_1_BWGRANULARITY_DEFAULT 0x30d40
#define SUME_STATS_1_BWGRANULARITY_WIDTH 32
#define SUME_STATS_1_BWDIVISOR 0x44060024
#define SUME_STATS_1_BWDIVISOR_DEFAULT 0x1
#define SUME_STATS_1_BWDIVISOR_WIDTH 32
#define SUME_STATS_1_BURSTGAP 0x44060028
#define SUME_STATS_1_BURSTGAP_DEFAULT 0x0
#define SUME_STATS_1_BURSTGAP_WIDTH 32
#define SUME_STATS_1_TESTEND 0x4406002c
#define SUME_STATS_1_TESTEND_DEFAULT 0x0
#define SUME_STATS_1_TESTEND_WIDTH 32
#define SUME_STATS_1_FIRSTTIME 0x44060030
#define SUME_STATS_1_FIRSTTIME_DEFAULT 0x0
#define SUME_STATS_1_FIRSTTIME_WIDTH 32
#define SUME_STATS_1_LASTTIME 0x44060034
#define SUME_STATS_1_LASTTIME_DEFAULT 0x0
#define SUME_STATS_1_LASTTIME_WIDTH 32
#define SUME_STATS_1_LASTBW 0x44060038
#define SUME_STATS_1_LASTBW_DEFAULT 0x0
#define SUME_STATS_1_LASTBW_WIDTH 32
#define SUME_STATS_1_INPUTSEL 0x4406003c
#define SUME_STATS_1_INPUTSEL_DEFAULT 0x0
#define SUME_STATS_1_INPUTSEL_WIDTH 32
#define SUME_STATS_1_ARPCOUNT 0x44060040
#define SUME_STATS_1_ARPCOUNT_DEFAULT 0x0
#define SUME_STATS_1_ARPCOUNT_WIDTH 32
#define SUME_STATS_1_IP4COUNT 0x44060044
#define SUME_STATS_1_IP4COUNT_DEFAULT 0x0
#define SUME_STATS_1_IP4COUNT_WIDTH 32
#define SUME_STATS_1_IP6COUNT 0x44060048
#define SUME_STATS_1_IP6COUNT_DEFAULT 0x0
#define SUME_STATS_1_IP6COUNT_WIDTH 32
#define SUME_STATS_1_TCPCOUNT 0x4406004c
#define SUME_STATS_1_TCPCOUNT_DEFAULT 0x0
#define SUME_STATS_1_TCPCOUNT_WIDTH 32
#define SUME_STATS_1_UDPCOUNT 0x44060050
#define SUME_STATS_1_UDPCOUNT_DEFAULT 0x0
#define SUME_STATS_1_UDPCOUNT_WIDTH 32
#define SUME_STATS_1_SYNCOUNT 0x44060054
#define SUME_STATS_1_SYNCOUNT_DEFAULT 0x0
#define SUME_STATS_1_SYNCOUNT_WIDTH 32
#define SUME_STATS_1_FINCOUNT 0x44060058
#define SUME_STATS_1_FINCOUNT_DEFAULT 0x0
#define SUME_STATS_1_FINCOUNT_WIDTH 32
#define SUME_STATS_1_FLOWIDCOUNT 0x4406005c
#define SUME_STATS_1_FLOWIDCOUNT_DEFAULT 0x0
#define SUME_STATS_1_FLOWIDCOUNT_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH1 0x44060060
#define SUME_STATS_1_PATTERNMATCH1_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH1_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH2 0x44060064
#define SUME_STATS_1_PATTERNMATCH2_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH2_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH3 0x44060068
#define SUME_STATS_1_PATTERNMATCH3_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH3_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH4 0x4406006c
#define SUME_STATS_1_PATTERNMATCH4_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH4_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH5 0x44060070
#define SUME_STATS_1_PATTERNMATCH5_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH5_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH6 0x44060074
#define SUME_STATS_1_PATTERNMATCH6_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH6_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH7 0x44060078
#define SUME_STATS_1_PATTERNMATCH7_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH7_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH8 0x4406007c
#define SUME_STATS_1_PATTERNMATCH8_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH8_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH9 0x44060080
#define SUME_STATS_1_PATTERNMATCH9_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH9_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH10 0x44060084
#define SUME_STATS_1_PATTERNMATCH10_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH10_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH11 0x44060088
#define SUME_STATS_1_PATTERNMATCH11_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH11_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH12 0x4406008c
#define SUME_STATS_1_PATTERNMATCH12_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH12_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH13 0x44060090
#define SUME_STATS_1_PATTERNMATCH13_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH13_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH14 0x44060094
#define SUME_STATS_1_PATTERNMATCH14_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH14_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH15 0x44060098
#define SUME_STATS_1_PATTERNMATCH15_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH15_WIDTH 32
#define SUME_STATS_1_PATTERNMATCH16 0x4406009c
#define SUME_STATS_1_PATTERNMATCH16_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMATCH16_WIDTH 32
#define SUME_STATS_1_PATTERNMASK1 0x440600a0
#define SUME_STATS_1_PATTERNMASK1_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK1_WIDTH 32
#define SUME_STATS_1_PATTERNMASK2 0x440600a4
#define SUME_STATS_1_PATTERNMASK2_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK2_WIDTH 32
#define SUME_STATS_1_PATTERNMASK3 0x440600a8
#define SUME_STATS_1_PATTERNMASK3_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK3_WIDTH 32
#define SUME_STATS_1_PATTERNMASK4 0x440600ac
#define SUME_STATS_1_PATTERNMASK4_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK4_WIDTH 32
#define SUME_STATS_1_PATTERNMASK5 0x440600b0
#define SUME_STATS_1_PATTERNMASK5_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK5_WIDTH 32
#define SUME_STATS_1_PATTERNMASK6 0x440600b4
#define SUME_STATS_1_PATTERNMASK6_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK6_WIDTH 32
#define SUME_STATS_1_PATTERNMASK7 0x440600b8
#define SUME_STATS_1_PATTERNMASK7_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK7_WIDTH 32
#define SUME_STATS_1_PATTERNMASK8 0x440600bc
#define SUME_STATS_1_PATTERNMASK8_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK8_WIDTH 32
#define SUME_STATS_1_PATTERNMASK9 0x440600c0
#define SUME_STATS_1_PATTERNMASK9_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK9_WIDTH 32
#define SUME_STATS_1_PATTERNMASK10 0x440600c4
#define SUME_STATS_1_PATTERNMASK10_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK10_WIDTH 32
#define SUME_STATS_1_PATTERNMASK11 0x440600c8
#define SUME_STATS_1_PATTERNMASK11_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK11_WIDTH 32
#define SUME_STATS_1_PATTERNMASK12 0x440600cc
#define SUME_STATS_1_PATTERNMASK12_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK12_WIDTH 32
#define SUME_STATS_1_PATTERNMASK13 0x440600d0
#define SUME_STATS_1_PATTERNMASK13_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK13_WIDTH 32
#define SUME_STATS_1_PATTERNMASK14 0x440600d4
#define SUME_STATS_1_PATTERNMASK14_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK14_WIDTH 32
#define SUME_STATS_1_PATTERNMASK15 0x440600d8
#define SUME_STATS_1_PATTERNMASK15_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK15_WIDTH 32
#define SUME_STATS_1_PATTERNMASK16 0x440600dc
#define SUME_STATS_1_PATTERNMASK16_DEFAULT 0x0
#define SUME_STATS_1_PATTERNMASK16_WIDTH 32
#define SUME_STATS_1_MATCHCOUNT 0x440600e0
#define SUME_STATS_1_MATCHCOUNT_DEFAULT 0x0
#define SUME_STATS_1_MATCHCOUNT_WIDTH 32
#define SUME_STATS_1_INDIRECTADDRESS 0x44060100
#define SUME_STATS_1_INDIRECTADDRESS_DEFAULT 0x0
#define SUME_STATS_1_INDIRECTADDRESS_WIDTH 32
#define SUME_STATS_1_INDIRECTWRDATA 0x44060104
#define SUME_STATS_1_INDIRECTWRDATA_DEFAULT 0x0
#define SUME_STATS_1_INDIRECTWRDATA_WIDTH 32
#define SUME_STATS_1_INDIRECTREPLY 0x44060108
#define SUME_STATS_1_INDIRECTREPLY_DEFAULT 0x0
#define SUME_STATS_1_INDIRECTREPLY_WIDTH 32
#define SUME_STATS_1_INDIRECTCOMMAND 0x4406010c
#define SUME_STATS_1_INDIRECTCOMMAND_DEFAULT 0x0
#define SUME_STATS_1_INDIRECTCOMMAND_WIDTH 32
#define SUME_STATS_1_INDIRECTCONFIG 0x44060110
#define SUME_STATS_1_INDIRECTCONFIG_DEFAULT 0x0
#define SUME_STATS_1_INDIRECTCONFIG_WIDTH 32
#define SUME_STATS_1__MEM_PKTSIZEMEM_WIDTH 32
#define SUME_STATS_1__MEM_PKTSIZEMEM_DEPTH 2048
#define SUME_STATS_1__MEM_PKTSIZEMEM_ADDRESS 0x0
#define SUME_STATS_1__MEM_IPGMEM_WIDTH 32
#define SUME_STATS_1__MEM_IPGMEM_DEPTH 4096
#define SUME_STATS_1__MEM_IPGMEM_ADDRESS 0x10000000
#define SUME_STATS_1__MEM_BURSTMEM_WIDTH 32
#define SUME_STATS_1__MEM_BURSTMEM_DEPTH 8192
#define SUME_STATS_1__MEM_BURSTMEM_ADDRESS 0x20000000
#define SUME_STATS_1__MEM_BWMEM_WIDTH 32
#define SUME_STATS_1__MEM_BWMEM_DEPTH 8192
#define SUME_STATS_1__MEM_BWMEM_ADDRESS 0x30000000
#define SUME_STATS_1__MEM_BWTSMEM_WIDTH 32
#define SUME_STATS_1__MEM_BWTSMEM_DEPTH 8192
#define SUME_STATS_1__MEM_BWTSMEM_ADDRESS 0x40000000
#define SUME_STATS_1__MEM_PPSMEM_WIDTH 32
#define SUME_STATS_1__MEM_PPSMEM_DEPTH 8192
#define SUME_STATS_1__MEM_PPSMEM_ADDRESS 0x50000000
#define SUME_STATS_1__MEM_FLOWIDMEM_WIDTH 32
#define SUME_STATS_1__MEM_FLOWIDMEM_DEPTH 2048
#define SUME_STATS_1__MEM_FLOWIDMEM_ADDRESS 0x60000000
#define SUME_STATS_1__MEM_WINDOWSIZEMEM_WIDTH 32
#define SUME_STATS_1__MEM_WINDOWSIZEMEM_DEPTH 2048
#define SUME_STATS_1__MEM_WINDOWSIZEMEM_ADDRESS 0x70000000

//######################################################
//# Definitions for NF_10G_INTERFACE0
//######################################################
#define SUME_NF_10G_INTERFACE0_BASEADDR 0x44070000
#define SUME_NF_10G_INTERFACE0_HIGHADDR 0x44070FFF
#define SUME_NF_10G_INTERFACE0_SIZEADDR 0x1000

#define SUME_NF_10G_INTERFACE_SHARED_0_ID 0x44070000
#define SUME_NF_10G_INTERFACE_SHARED_0_ID_DEFAULT 0x00001F10
#define SUME_NF_10G_INTERFACE_SHARED_0_ID_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_VERSION 0x44070004
#define SUME_NF_10G_INTERFACE_SHARED_0_VERSION_DEFAULT 0x1
#define SUME_NF_10G_INTERFACE_SHARED_0_VERSION_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_RESET 0x44070008
#define SUME_NF_10G_INTERFACE_SHARED_0_RESET_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_RESET_WIDTH 16
#define SUME_NF_10G_INTERFACE_SHARED_0_FLIP 0x4407000c
#define SUME_NF_10G_INTERFACE_SHARED_0_FLIP_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_FLIP_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_DEBUG 0x44070010
#define SUME_NF_10G_INTERFACE_SHARED_0_DEBUG_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_DEBUG_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_INTERFACEID 0x44070014
#define SUME_NF_10G_INTERFACE_SHARED_0_INTERFACEID_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_INTERFACEID_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PKTIN 0x44070018
#define SUME_NF_10G_INTERFACE_SHARED_0_PKTIN_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PKTIN_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PKTOUT 0x4407001c
#define SUME_NF_10G_INTERFACE_SHARED_0_PKTOUT_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PKTOUT_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_MACSTATUSVECTOR 0x44070020
#define SUME_NF_10G_INTERFACE_SHARED_0_MACSTATUSVECTOR_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_MACSTATUSVECTOR_WIDTH 2
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUS 0x44070024
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUS_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUS_WIDTH 8
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR0 0x44070028
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR0_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR0_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR1 0x4407002c
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR1_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR1_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR2 0x44070030
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR2_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR2_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR3 0x44070034
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR3_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR3_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR4 0x44070038
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR4_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR4_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR5 0x4407003c
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR5_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR5_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR6 0x44070040
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR6_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR6_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR7 0x44070044
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR7_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR7_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR8 0x44070048
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR8_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR8_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR9 0x4407004c
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR9_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR9_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR10 0x44070050
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR10_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR10_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR11 0x44070054
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR11_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR11_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR12 0x44070058
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR12_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR12_WIDTH 32
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR13 0x4407005c
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR13_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR13_WIDTH 32

//######################################################
//# Definitions for NF_10G_INTERFACE1
//######################################################
#define SUME_NF_10G_INTERFACE1_BASEADDR 0x44080000
#define SUME_NF_10G_INTERFACE1_HIGHADDR 0x44080FFF
#define SUME_NF_10G_INTERFACE1_SIZEADDR 0x1000

#define SUME_NF_10G_INTERFACE_1_ID 0x44080000
#define SUME_NF_10G_INTERFACE_1_ID_DEFAULT 0x00001F10
#define SUME_NF_10G_INTERFACE_1_ID_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_VERSION 0x44080004
#define SUME_NF_10G_INTERFACE_1_VERSION_DEFAULT 0x1
#define SUME_NF_10G_INTERFACE_1_VERSION_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_RESET 0x44080008
#define SUME_NF_10G_INTERFACE_1_RESET_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_RESET_WIDTH 16
#define SUME_NF_10G_INTERFACE_1_FLIP 0x4408000c
#define SUME_NF_10G_INTERFACE_1_FLIP_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_FLIP_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_DEBUG 0x44080010
#define SUME_NF_10G_INTERFACE_1_DEBUG_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_DEBUG_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_INTERFACEID 0x44080014
#define SUME_NF_10G_INTERFACE_1_INTERFACEID_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_INTERFACEID_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PKTIN 0x44080018
#define SUME_NF_10G_INTERFACE_1_PKTIN_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PKTIN_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PKTOUT 0x4408001c
#define SUME_NF_10G_INTERFACE_1_PKTOUT_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PKTOUT_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_MACSTATUSVECTOR 0x44080020
#define SUME_NF_10G_INTERFACE_1_MACSTATUSVECTOR_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_MACSTATUSVECTOR_WIDTH 2
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUS 0x44080024
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUS_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUS_WIDTH 8
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR0 0x44080028
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR0_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR0_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR1 0x4408002c
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR1_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR1_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR2 0x44080030
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR2_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR2_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR3 0x44080034
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR3_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR3_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR4 0x44080038
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR4_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR4_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR5 0x4408003c
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR5_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR5_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR6 0x44080040
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR6_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR6_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR7 0x44080044
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR7_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR7_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR8 0x44080048
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR8_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR8_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR9 0x4408004c
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR9_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR9_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR10 0x44080050
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR10_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR10_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR11 0x44080054
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR11_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR11_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR12 0x44080058
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR12_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR12_WIDTH 32
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR13 0x4408005c
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR13_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR13_WIDTH 32

//######################################################
//# Definitions for NF_10G_INTERFACE2
//######################################################
#define SUME_NF_10G_INTERFACE2_BASEADDR 0x44090000
#define SUME_NF_10G_INTERFACE2_HIGHADDR 0x44080FFF
#define SUME_NF_10G_INTERFACE2_SIZEADDR 0x1000

#define SUME_NF_10G_INTERFACE_2_ID 0x44090000
#define SUME_NF_10G_INTERFACE_2_ID_DEFAULT 0x00001F10
#define SUME_NF_10G_INTERFACE_2_ID_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_VERSION 0x44090004
#define SUME_NF_10G_INTERFACE_2_VERSION_DEFAULT 0x1
#define SUME_NF_10G_INTERFACE_2_VERSION_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_RESET 0x44090008
#define SUME_NF_10G_INTERFACE_2_RESET_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_RESET_WIDTH 16
#define SUME_NF_10G_INTERFACE_2_FLIP 0x4409000c
#define SUME_NF_10G_INTERFACE_2_FLIP_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_FLIP_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_DEBUG 0x44090010
#define SUME_NF_10G_INTERFACE_2_DEBUG_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_DEBUG_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_INTERFACEID 0x44090014
#define SUME_NF_10G_INTERFACE_2_INTERFACEID_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_INTERFACEID_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PKTIN 0x44090018
#define SUME_NF_10G_INTERFACE_2_PKTIN_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PKTIN_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PKTOUT 0x4409001c
#define SUME_NF_10G_INTERFACE_2_PKTOUT_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PKTOUT_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_MACSTATUSVECTOR 0x44090020
#define SUME_NF_10G_INTERFACE_2_MACSTATUSVECTOR_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_MACSTATUSVECTOR_WIDTH 2
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUS 0x44090024
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUS_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUS_WIDTH 8
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR0 0x44090028
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR0_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR0_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR1 0x4409002c
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR1_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR1_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR2 0x44090030
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR2_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR2_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR3 0x44090034
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR3_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR3_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR4 0x44090038
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR4_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR4_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR5 0x4409003c
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR5_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR5_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR6 0x44090040
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR6_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR6_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR7 0x44090044
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR7_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR7_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR8 0x44090048
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR8_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR8_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR9 0x4409004c
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR9_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR9_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR10 0x44090050
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR10_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR10_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR11 0x44090054
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR11_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR11_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR12 0x44090058
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR12_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR12_WIDTH 32
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR13 0x4409005c
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR13_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR13_WIDTH 32

//######################################################
//# Definitions for NF_10G_INTERFACE3
//######################################################
#define SUME_NF_10G_INTERFACE3_BASEADDR 0x440A0000
#define SUME_NF_10G_INTERFACE3_HIGHADDR 0x44080FFF
#define SUME_NF_10G_INTERFACE3_SIZEADDR 0x1000

#define SUME_NF_10G_INTERFACE_3_ID 0x440a0000
#define SUME_NF_10G_INTERFACE_3_ID_DEFAULT 0x00001F10
#define SUME_NF_10G_INTERFACE_3_ID_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_VERSION 0x440a0004
#define SUME_NF_10G_INTERFACE_3_VERSION_DEFAULT 0x1
#define SUME_NF_10G_INTERFACE_3_VERSION_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_RESET 0x440a0008
#define SUME_NF_10G_INTERFACE_3_RESET_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_RESET_WIDTH 16
#define SUME_NF_10G_INTERFACE_3_FLIP 0x440a000c
#define SUME_NF_10G_INTERFACE_3_FLIP_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_FLIP_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_DEBUG 0x440a0010
#define SUME_NF_10G_INTERFACE_3_DEBUG_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_DEBUG_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_INTERFACEID 0x440a0014
#define SUME_NF_10G_INTERFACE_3_INTERFACEID_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_INTERFACEID_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PKTIN 0x440a0018
#define SUME_NF_10G_INTERFACE_3_PKTIN_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PKTIN_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PKTOUT 0x440a001c
#define SUME_NF_10G_INTERFACE_3_PKTOUT_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PKTOUT_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_MACSTATUSVECTOR 0x440a0020
#define SUME_NF_10G_INTERFACE_3_MACSTATUSVECTOR_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_MACSTATUSVECTOR_WIDTH 2
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUS 0x440a0024
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUS_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUS_WIDTH 8
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR0 0x440a0028
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR0_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR0_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR1 0x440a002c
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR1_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR1_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR2 0x440a0030
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR2_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR2_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR3 0x440a0034
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR3_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR3_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR4 0x440a0038
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR4_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR4_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR5 0x440a003c
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR5_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR5_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR6 0x440a0040
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR6_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR6_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR7 0x440a0044
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR7_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR7_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR8 0x440a0048
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR8_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR8_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR9 0x440a004c
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR9_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR9_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR10 0x440a0050
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR10_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR10_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR11 0x440a0054
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR11_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR11_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR12 0x440a0058
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR12_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR12_WIDTH 32
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR13 0x440a005c
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR13_DEFAULT 0x0
#define SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR13_WIDTH 32

//######################################################
//# Definitions for NF_RIFFA_DMA
//######################################################
#define SUME_NF_RIFFA_DMA_BASEADDR 0x440B0000
#define SUME_NF_RIFFA_DMA_HIGHADDR 0x44080FFF
#define SUME_NF_RIFFA_DMA_SIZEADDR 0x1000

#define SUME_NF_RIFFA_DMA_0_ID 0x440b0000
#define SUME_NF_RIFFA_DMA_0_ID_DEFAULT 0x00001FFA
#define SUME_NF_RIFFA_DMA_0_ID_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_VERSION 0x440b0004
#define SUME_NF_RIFFA_DMA_0_VERSION_DEFAULT 0x1
#define SUME_NF_RIFFA_DMA_0_VERSION_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_RESET 0x440b0008
#define SUME_NF_RIFFA_DMA_0_RESET_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_RESET_WIDTH 16
#define SUME_NF_RIFFA_DMA_0_FLIP 0x440b000c
#define SUME_NF_RIFFA_DMA_0_FLIP_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_FLIP_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_DEBUG 0x440b0010
#define SUME_NF_RIFFA_DMA_0_DEBUG_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_DEBUG_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_RQPKT 0x440b0014
#define SUME_NF_RIFFA_DMA_0_RQPKT_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_RQPKT_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_RCPKT 0x440b0018
#define SUME_NF_RIFFA_DMA_0_RCPKT_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_RCPKT_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_CQPKT 0x440b001c
#define SUME_NF_RIFFA_DMA_0_CQPKT_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_CQPKT_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_CCPKT 0x440b0020
#define SUME_NF_RIFFA_DMA_0_CCPKT_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_CCPKT_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_XGETXPKT 0x440b0024
#define SUME_NF_RIFFA_DMA_0_XGETXPKT_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_XGETXPKT_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_XGERXPKT 0x440b0028
#define SUME_NF_RIFFA_DMA_0_XGERXPKT_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_XGERXPKT_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIERQ 0x440b002c
#define SUME_NF_RIFFA_DMA_0_PCIERQ_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIERQ_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEPHY 0x440b0030
#define SUME_NF_RIFFA_DMA_0_PCIEPHY_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEPHY_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIECONFIG 0x440b0034
#define SUME_NF_RIFFA_DMA_0_PCIECONFIG_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIECONFIG_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIECONFIG2 0x440b0038
#define SUME_NF_RIFFA_DMA_0_PCIECONFIG2_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIECONFIG2_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEERROR 0x440b003c
#define SUME_NF_RIFFA_DMA_0_PCIEERROR_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEERROR_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEMISC 0x440b0040
#define SUME_NF_RIFFA_DMA_0_PCIEMISC_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEMISC_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIETPH 0x440b0044
#define SUME_NF_RIFFA_DMA_0_PCIETPH_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIETPH_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEFC1 0x440b0048
#define SUME_NF_RIFFA_DMA_0_PCIEFC1_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEFC1_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEFC2 0x440b004c
#define SUME_NF_RIFFA_DMA_0_PCIEFC2_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEFC2_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEFC3 0x440b0050
#define SUME_NF_RIFFA_DMA_0_PCIEFC3_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEFC3_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT 0x440b0054
#define SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEMSIDATA 0x440b0058
#define SUME_NF_RIFFA_DMA_0_PCIEMSIDATA_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEMSIDATA_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEMSIINT 0x440b005c
#define SUME_NF_RIFFA_DMA_0_PCIEMSIINT_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEMSIINT_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS 0x440b0060
#define SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS2 0x440b0064
#define SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS2_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS2_WIDTH 32
#define SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT2 0x440b0068
#define SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT2_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT2_WIDTH 32

