[
{
  "directory": "G:/FPGA/try_and_error/Zybo-logic-gate-demo/not_gate/build",
  "command": "G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -isystem G:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=G:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/export/platform/sw/standalone_ps7_cortexa9_0/Xilinx.spec -IG:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/not_gate.elf.dir/not_gate.c.obj -c G:/FPGA/try_and_error/Zybo-logic-gate-demo/not_gate/src/not_gate.c",
  "file": "G:/FPGA/try_and_error/Zybo-logic-gate-demo/not_gate/src/not_gate.c"
},
{
  "directory": "G:/FPGA/try_and_error/Zybo-logic-gate-demo/not_gate/build",
  "command": "G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -isystem G:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=G:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/export/platform/sw/standalone_ps7_cortexa9_0/Xilinx.spec -IG:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/not_gate.elf.dir/platform.c.obj -c G:/FPGA/try_and_error/Zybo-logic-gate-demo/not_gate/src/platform.c",
  "file": "G:/FPGA/try_and_error/Zybo-logic-gate-demo/not_gate/src/platform.c"
}
]