# ATM_MACHINE
Behavioral Model for ATM Machine using Non-Syntesizable Verilog constructs
