{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492784650276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492784650279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 15:24:10 2017 " "Processing started: Fri Apr 21 15:24:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492784650279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784650279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PovDisplay -c PovDisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off PovDisplay -c PovDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784650279 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1492784651948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart-rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART-RX.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784667672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784667672 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "povDisplay.sv(109) " "Verilog HDL information at povDisplay.sv(109): always construct contains both blocking and non-blocking assignments" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1492784667674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "povdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file povdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 povDisplay " "Found entity 1: povDisplay" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784667675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784667675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784667677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784667677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DriveLed.sv(19) " "Verilog HDL information at DriveLed.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "DriveLed.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/DriveLed.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1492784667678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driveled.sv 1 1 " "Found 1 design units, including 1 entities, in source file driveled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DriveLed " "Found entity 1: DriveLed" {  } { { "DriveLed.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/DriveLed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784667679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784667679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "povDisplay.sv(64) " "Verilog HDL Instantiation warning at povDisplay.sv(64): instance has no name" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492784667679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "povDisplay.sv(73) " "Verilog HDL Instantiation warning at povDisplay.sv(73): instance has no name" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492784667679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "povDisplay " "Elaborating entity \"povDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492784667697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position povDisplay.sv(11) " "Verilog HDL or VHDL warning at povDisplay.sv(11): object \"position\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784667698 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position1 povDisplay.sv(12) " "Verilog HDL or VHDL warning at povDisplay.sv(12): object \"position1\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784667698 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position2 povDisplay.sv(13) " "Verilog HDL or VHDL warning at povDisplay.sv(13): object \"position2\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784667698 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position3 povDisplay.sv(14) " "Verilog HDL or VHDL warning at povDisplay.sv(14): object \"position3\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784667698 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memPos povDisplay.sv(38) " "Verilog HDL or VHDL warning at povDisplay.sv(38): object \"memPos\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784667700 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "forCounter povDisplay.sv(39) " "Verilog HDL or VHDL warning at povDisplay.sv(39): object \"forCounter\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784667700 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prevLock povDisplay.sv(47) " "Verilog HDL or VHDL warning at povDisplay.sv(47): object \"prevLock\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784667700 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ledNum povDisplay.sv(56) " "Verilog HDL or VHDL warning at povDisplay.sv(56): object \"ledNum\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784667700 "|povDisplay"}
