# vsim -c -do "run -all; qui# vsim -c -do "run -all; quit" tb_gpio_axi 
# Start time: 17:05:11 on Dec 21,2025
# Loading sv_std.std
# Loading work.tb_gpio_axi
# Loading work.gpio_axi
# Loading work.gpio_regs
# Loading work.gpio_wrap# run -all
# [               65000] Sta# [               65000] Starting Xilinx Directed Test...
# [               65000] Test 1: Basic R/W and DIR
# [              185000] Test 2: Atomic Operations
# [              395000] Test 3: Interrupts (Falling Edge)
# [              745000] Xilinx Directed Test Completion.
# --------------------------------------------------
# TEST PASSED
# --------------------------------------------------
# ** Note: $finish    : ./IP/interface/GPIO/sim/modelsim/../tb_gpio_axi.sv(189)
#    Time: 845 ns  Iteration# End time: 17:05:11 on Dec # End time: 17:05:11 on Dec 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
