\doxysection{ATA.\+h}
\hypertarget{modules_2_a_t_a_2_a_t_a_8h_source}{}\label{modules_2_a_t_a_2_a_t_a_8h_source}\index{dev/modules/ATA/ATA.h@{dev/modules/ATA/ATA.h}}
\mbox{\hyperlink{modules_2_a_t_a_2_a_t_a_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{00002\ \textcolor{comment}{}}
\DoxyCodeLine{00003\ \textcolor{comment}{\ \ \ \ Copyright\ (C)\ 2024-\/2025,\ Amlal\ EL\ Mahrouss,\ all\ rights\ reserved.}}
\DoxyCodeLine{00004\ \textcolor{comment}{}}
\DoxyCodeLine{00005\ \textcolor{comment}{\ \ \ \ File:\ Defines.h}}
\DoxyCodeLine{00006\ \textcolor{comment}{\ \ \ \ Purpose:\ ATA\ header.}}
\DoxyCodeLine{00007\ \textcolor{comment}{}}
\DoxyCodeLine{00008\ \textcolor{comment}{\ \ \ \ Revision\ History:}}
\DoxyCodeLine{00009\ \textcolor{comment}{}}
\DoxyCodeLine{00010\ \textcolor{comment}{\ \ \ \ 03/02/24:\ Added\ file\ (amlel)}}
\DoxyCodeLine{00011\ \textcolor{comment}{}}
\DoxyCodeLine{00012\ \textcolor{comment}{-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{00013\ }
\DoxyCodeLine{00014\ \textcolor{preprocessor}{\#pragma\ once}}
\DoxyCodeLine{00015\ }
\DoxyCodeLine{00016\ \textcolor{preprocessor}{\#include\ <\mbox{\hyperlink{_compiler_kit_8h}{CompilerKit/CompilerKit.h}}>}}
\DoxyCodeLine{00017\ \textcolor{preprocessor}{\#include\ <\mbox{\hyperlink{kernel_2_new_kit_2_defines_8h}{NewKit/Defines.h}}>}}
\DoxyCodeLine{00018\ }
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ ATA\_SR\_BSY\ \ 0x80}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ ATA\_SR\_DRDY\ 0x40}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ ATA\_SR\_DF\ \ \ 0x20}}
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#define\ ATA\_SR\_DSC\ \ 0x10}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#define\ ATA\_SR\_DRQ\ \ 0x08}}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#define\ ATA\_SR\_CORR\ 0x04}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#define\ ATA\_SR\_IDX\ \ 0x02}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#define\ ATA\_SR\_ERR\ \ 0x01}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#define\ ATA\_ER\_BBK\ \ \ 0x80}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#define\ ATA\_ER\_UNC\ \ \ 0x40}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#define\ ATA\_ER\_MC\ \ \ \ 0x20}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#define\ ATA\_ER\_IDNF\ \ 0x10}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ ATA\_ER\_MCR\ \ \ 0x08}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ ATA\_ER\_ABRT\ \ 0x04}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ ATA\_ER\_TK0NF\ 0x02}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ ATA\_ER\_AMNF\ \ 0x01}}
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_READ\_PIO\ \ \ \ \ \ \ \ 0x20}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_READ\_PIO\_EXT\ \ \ \ 0x24}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_READ\_DMA\ \ \ \ \ \ \ \ 0xC8}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_READ\_DMA\_EXT\ \ \ \ 0x25}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_WRITE\_PIO\ \ \ \ \ \ \ 0x30}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_WRITE\_PIO\_EXT\ \ \ 0x34}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_WRITE\_DMA\ \ \ \ \ \ \ 0xCA}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_WRITE\_DMA\_EXT\ \ \ 0x35}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_CACHE\_FLUSH\ \ \ \ \ 0xE7}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_CACHE\_FLUSH\_EXT\ 0xEA}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_PACKET\ \ \ \ \ \ \ \ \ \ 0xA0}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_IDENTIFY\_PACKET\ 0xA1}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#define\ ATA\_CMD\_IDENTIFY\ \ \ \ \ \ \ \ 0xEC}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_DEVICE\_TYPE\ \ 0}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_CYLINDERS\ \ \ \ 2}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_HEADS\ \ \ \ \ \ \ \ 6}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_SECTORS\ \ \ \ \ \ 12}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_SERIAL\ \ \ \ \ \ \ 20}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_MODEL\ \ \ \ \ \ \ \ 54}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_CAPABILITIES\ 98}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_FIELDVALID\ \ \ 106}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_MAX\_LBA\ \ \ \ \ \ 120}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_COMMANDSETS\ \ 164}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ ATA\_IDENT\_MAX\_LBA\_EXT\ \ 200}}
\DoxyCodeLine{00065\ }
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ ATA\_REG\_SET\_FEATURES\ 0xEF}}
\DoxyCodeLine{00067\ }
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ ATA\_MASTER\ 0x00}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ ATA\_SLAVE\ \ 0x01}}
\DoxyCodeLine{00070\ }
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ ATA\_REG\_DATA\ \ \ \ \ \ \ \ 0x00}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ ATA\_REG\_ERROR\ \ \ \ \ \ \ 0x01}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ ATA\_REG\_FEATURES\ \ \ \ 0x01}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ ATA\_REG\_SEC\_COUNT0\ \ 0x02}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ ATA\_REG\_LBA0\ \ \ \ \ \ \ \ 0x03}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ ATA\_REG\_LBA1\ \ \ \ \ \ \ \ 0x04}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ ATA\_REG\_LBA2\ \ \ \ \ \ \ \ 0x05}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ ATA\_REG\_HDDEVSEL\ \ \ \ 0x06}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ ATA\_REG\_COMMAND\ \ \ \ \ 0x07}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ ATA\_REG\_STATUS\ \ \ \ \ \ 0x07}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ ATA\_REG\_SEC\_COUNT1\ \ 0x08}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ ATA\_REG\_LBA3\ \ \ \ \ \ \ \ 0x09}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ ATA\_REG\_LBA4\ \ \ \ \ \ \ \ 0x0A}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ ATA\_REG\_LBA5\ \ \ \ \ \ \ \ 0x0B}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ ATA\_REG\_CONTROL\ \ \ \ \ 0x0C}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ ATA\_REG\_ALT\_STATUS\ \ 0x0C}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ ATA\_REG\_DEV\_ADDRESS\ 0x0D}}
\DoxyCodeLine{00089\ }
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ ATA\_REG\_NEIN\ 0x01}}
\DoxyCodeLine{00091\ }
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ ATA\_PRIMARY\_IO\ \ \ \ \ \ \ 0x1F0}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ ATA\_SECONDARY\_IO\ \ \ \ \ 0x170}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ ATA\_PRIMARY\_DCR\_AS\ \ \ 0x3F6}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ ATA\_SECONDARY\_DCR\_AS\ 0x376}}
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ ATA\_PRIMARY\_IRQ\ \ \ 14}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ ATA\_SECONDARY\_IRQ\ 15}}
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ ATA\_PRIMARY\ \ \ 0x00}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ ATA\_SECONDARY\ 0x01}}
\DoxyCodeLine{00104\ }
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ ATA\_CYL\_LOW\ \ 3}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ ATA\_CYL\_MID\ \ 4}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ ATA\_CYL\_HIGH\ 5}}
\DoxyCodeLine{00108\ }
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ ATA\_READ\ \ 0x00}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ ATA\_WRITE\ 0x013}}
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#define\ ATA\_PRIMARY\_SEL\ \ \ 0xA0}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ ATA\_SECONDARY\_SEL\ 0xB0}}
\DoxyCodeLine{00115\ }
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ ATA\_ADDRESS1(x)\ (x\ +\ 3)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ ATA\_ADDRESS2(x)\ (x\ +\ 4)}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#define\ ATA\_ADDRESS3(x)\ (x\ +\ 5)}}
\DoxyCodeLine{00120\ }
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ ATA\_COMMAND(x)\ (x\ +\ 7)}}
\DoxyCodeLine{00123\ }
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ kATASectorSize\ (512U)}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00127\ \{}
\DoxyCodeLine{00128\ \ \ \ \ \mbox{\hyperlink{modules_2_a_t_a_2_a_t_a_8h_afa9be5679ab03d785820f2474c5ccc6ea1160f52cc853e67b145b781bf49a1c39}{kATADevicePATA}},}
\DoxyCodeLine{00129\ \ \ \ \ \mbox{\hyperlink{modules_2_a_t_a_2_a_t_a_8h_afa9be5679ab03d785820f2474c5ccc6eae9ec9c4544a2bb493f60754f4869c5aa}{kATADeviceSATA}},}
\DoxyCodeLine{00130\ \ \ \ \ \mbox{\hyperlink{modules_2_a_t_a_2_a_t_a_8h_afa9be5679ab03d785820f2474c5ccc6ea1c35cb7c2598fea67e5727df63a119db}{kATADevicePATA\_PI}},}
\DoxyCodeLine{00131\ \ \ \ \ \mbox{\hyperlink{modules_2_a_t_a_2_a_t_a_8h_afa9be5679ab03d785820f2474c5ccc6ea74b76d3625428faf616b1ece086c8f83}{kATADeviceSATA\_PI}},}
\DoxyCodeLine{00132\ \ \ \ \ \mbox{\hyperlink{modules_2_a_t_a_2_a_t_a_8h_afa9be5679ab03d785820f2474c5ccc6ea9244edd6029cfbcf8e79c7e8d8197091}{kATADeviceCount}},}
\DoxyCodeLine{00133\ \};}
\DoxyCodeLine{00134\ }
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#if\ defined(\_\_ATA\_PIO\_\_)\ ||\ defined(\_\_ATA\_DMA\_\_)}}
\DoxyCodeLine{00136\ }
\DoxyCodeLine{00137\ \mbox{\hyperlink{namespace_ne_o_s_a3245bb65efabbdafe2c6b73041d782e0}{NeOS::Boolean}}\ \mbox{\hyperlink{modules_2_a_h_c_i_2_a_h_c_i_8h_a6570b8d9aedbe0abadfecd7e01ba7293}{drv\_std\_init}}(\mbox{\hyperlink{namespace_ne_o_s_a4885ae005fc56130691bdea86d9a88d7}{NeOS::UInt16}}\ in\_bus,\ \mbox{\hyperlink{namespace_ne_o_s_a0835cc5d92716e99fd7387e297984399}{NeOS::UInt8}}\ drive,\ \mbox{\hyperlink{namespace_ne_o_s_a4885ae005fc56130691bdea86d9a88d7}{NeOS::UInt16}}\&\ out\_bus,\ \mbox{\hyperlink{namespace_ne_o_s_a0835cc5d92716e99fd7387e297984399}{NeOS::UInt8}}\&\ out\_master);}
\DoxyCodeLine{00138\ }
\DoxyCodeLine{00139\ \mbox{\hyperlink{namespace_ne_o_s_a3245bb65efabbdafe2c6b73041d782e0}{NeOS::Boolean}}\ \mbox{\hyperlink{modules_2_a_h_c_i_2_a_h_c_i_8h_a4bc49e0bb702fd36519a2ec324e50e99}{drv\_std\_detected}}(\mbox{\hyperlink{namespace_ne_o_s_ad33956dfc567efebd063d7bc6d1ae82d}{NeOS::Void}});}
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00141\ \mbox{\hyperlink{namespace_ne_o_s_ad33956dfc567efebd063d7bc6d1ae82d}{NeOS::Void}}\ drv\_std\_select(\mbox{\hyperlink{namespace_ne_o_s_a4885ae005fc56130691bdea86d9a88d7}{NeOS::UInt16}}\ bus);}
\DoxyCodeLine{00142\ }
\DoxyCodeLine{00143\ \mbox{\hyperlink{namespace_ne_o_s_a3245bb65efabbdafe2c6b73041d782e0}{NeOS::Boolean}}\ drv\_std\_wait\_io(\mbox{\hyperlink{namespace_ne_o_s_a4885ae005fc56130691bdea86d9a88d7}{NeOS::UInt16}}\ io);}
\DoxyCodeLine{00144\ }
\DoxyCodeLine{00145\ \mbox{\hyperlink{namespace_ne_o_s_ad33956dfc567efebd063d7bc6d1ae82d}{NeOS::Void}}\ \mbox{\hyperlink{modules_2_a_h_c_i_2_a_h_c_i_8h_a70f17039e3986e3a3c22ae885da8557b}{drv\_std\_read}}(\mbox{\hyperlink{namespace_ne_o_s_a09d79cd68f15b02280f00125b4e62cb5}{NeOS::UInt64}}\ lba,\ \mbox{\hyperlink{namespace_ne_o_s_a4885ae005fc56130691bdea86d9a88d7}{NeOS::UInt16}}\ io,\ \mbox{\hyperlink{namespace_ne_o_s_a0835cc5d92716e99fd7387e297984399}{NeOS::UInt8}}\ is\_master,\ \mbox{\hyperlink{namespace_ne_o_s_af96b578c23518d339d562bbab4efa72f}{NeOS::Char}}*\ buf,\ \mbox{\hyperlink{namespace_ne_o_s_a5bbd9eec89d9fb8e95178b14ce2fcafc}{NeOS::SizeT}}\ sec\_sz,\ \mbox{\hyperlink{namespace_ne_o_s_a5bbd9eec89d9fb8e95178b14ce2fcafc}{NeOS::SizeT}}\ buf\_sz);}
\DoxyCodeLine{00146\ }
\DoxyCodeLine{00147\ \mbox{\hyperlink{namespace_ne_o_s_ad33956dfc567efebd063d7bc6d1ae82d}{NeOS::Void}}\ \mbox{\hyperlink{modules_2_a_h_c_i_2_a_h_c_i_8h_aa10ee137830d7f898f42a6cbaa00000f}{drv\_std\_write}}(\mbox{\hyperlink{namespace_ne_o_s_a09d79cd68f15b02280f00125b4e62cb5}{NeOS::UInt64}}\ lba,\ \mbox{\hyperlink{namespace_ne_o_s_a4885ae005fc56130691bdea86d9a88d7}{NeOS::UInt16}}\ io,\ \mbox{\hyperlink{namespace_ne_o_s_a0835cc5d92716e99fd7387e297984399}{NeOS::UInt8}}\ is\_master,\ \mbox{\hyperlink{namespace_ne_o_s_af96b578c23518d339d562bbab4efa72f}{NeOS::Char}}*\ buf,\ \mbox{\hyperlink{namespace_ne_o_s_a5bbd9eec89d9fb8e95178b14ce2fcafc}{NeOS::SizeT}}\ sec\_sz,\ \mbox{\hyperlink{namespace_ne_o_s_a5bbd9eec89d9fb8e95178b14ce2fcafc}{NeOS::SizeT}}\ buf\_sz);}
\DoxyCodeLine{00148\ }
\DoxyCodeLine{00150\ \mbox{\hyperlink{namespace_ne_o_s_a5bbd9eec89d9fb8e95178b14ce2fcafc}{NeOS::SizeT}}\ \mbox{\hyperlink{modules_2_a_h_c_i_2_a_h_c_i_8h_adb8c19709589663df66d7a85e2c121a4}{drv\_get\_sector\_count}}();}
\DoxyCodeLine{00151\ }
\DoxyCodeLine{00153\ \mbox{\hyperlink{namespace_ne_o_s_a5bbd9eec89d9fb8e95178b14ce2fcafc}{NeOS::SizeT}}\ \mbox{\hyperlink{modules_2_a_h_c_i_2_a_h_c_i_8h_a625876787992da9c8a6f0efcfd9478bb}{drv\_get\_size}}();}
\DoxyCodeLine{00154\ }
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ ifdef\ \_\_NEOSKRNL\_\_}}

\end{DoxyCode}
