Loading plugins phase: Elapsed time ==> 3s.426ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\CY8C4146AZI-S455_64KB.cyprj -d CY8C4146AZI-S455 -s C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 11s.569ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.053ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CY8C4146AZI-S455_64KB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\CY8C4146AZI-S455_64KB.cyprj -dcpsoc3 CY8C4146AZI-S455_64KB.v -verilog
======================================================================

======================================================================
Compiling:  CY8C4146AZI-S455_64KB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\CY8C4146AZI-S455_64KB.cyprj -dcpsoc3 CY8C4146AZI-S455_64KB.v -verilog
======================================================================

======================================================================
Compiling:  CY8C4146AZI-S455_64KB.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\CY8C4146AZI-S455_64KB.cyprj -dcpsoc3 -verilog CY8C4146AZI-S455_64KB.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Apr 30 20:49:23 2023


======================================================================
Compiling:  CY8C4146AZI-S455_64KB.v
Program  :   vpp
Options  :    -yv2 -q10 CY8C4146AZI-S455_64KB.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Apr 30 20:49:24 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CY8C4146AZI-S455_64KB.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  CY8C4146AZI-S455_64KB.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\CY8C4146AZI-S455_64KB.cyprj -dcpsoc3 -verilog CY8C4146AZI-S455_64KB.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Apr 30 20:49:24 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\codegentemp\CY8C4146AZI-S455_64KB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\codegentemp\CY8C4146AZI-S455_64KB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.

tovif:  No errors.


======================================================================
Compiling:  CY8C4146AZI-S455_64KB.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\CY8C4146AZI-S455_64KB.cyprj -dcpsoc3 -verilog CY8C4146AZI-S455_64KB.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Apr 30 20:49:24 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\codegentemp\CY8C4146AZI-S455_64KB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\codegentemp\CY8C4146AZI-S455_64KB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense_1:Net_147\
	\CapSense_1:Net_146\
	\SPI_1:Net_1257\
	\SPI_1:uncfg_rx_irq\
	\SPI_1:Net_1099\
	\SPI_1:Net_1258\
	Net_17
	Net_18
	Net_19
	Net_20
	Net_21
	Net_22
	Net_23
	Net_26
	Net_27
	Net_34
	\UART_1:Net_1257\
	\UART_1:uncfg_rx_irq\
	\UART_1:Net_1099\
	\UART_1:Net_1258\
	Net_40
	Net_41
	Net_42
	Net_43
	Net_44
	Net_45
	Net_46
	Net_49
	Net_50
	Net_57
	\ADC_SAR_Seq_1:Net_3125\
	\ADC_SAR_Seq_1:Net_3126\


Deleted 32 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CapSense_1:Net_94\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_93\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_92\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:tmpOE__Sns_net_15\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_14\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_13\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_12\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_11\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_10\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_9\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_8\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_7\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_6\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_5\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_4\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_3\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_2\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_1\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:tmpOE__Sns_net_0\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing zero to \CapSense_1:Net_95\
Aliasing one to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \CapSense_1:Net_57\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_56\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_55\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_54\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_44\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_46\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_47\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:Net_48\ to \CapSense_1:Net_95\
Aliasing \CapSense_1:tmpOE__Cmod_net_0\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \PWM_1:Net_75\ to \CapSense_1:Net_95\
Aliasing \PWM_1:Net_69\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \PWM_1:Net_66\ to \CapSense_1:Net_95\
Aliasing \PWM_1:Net_82\ to \CapSense_1:Net_95\
Aliasing \PWM_1:Net_72\ to \CapSense_1:Net_95\
Aliasing tmpOE__Pin_1_net_0 to \CapSense_1:tmpOE__Sns_net_16\
Aliasing tmpOE__Pin_2_net_0 to \CapSense_1:tmpOE__Sns_net_16\
Aliasing tmpOE__Pin_3_net_0 to \CapSense_1:tmpOE__Sns_net_16\
Aliasing tmpOE__Pin_4_net_0 to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \SPI_1:select_s_wire\ to \CapSense_1:Net_95\
Aliasing \SPI_1:rx_wire\ to \CapSense_1:Net_95\
Aliasing \SPI_1:sclk_s_wire\ to \CapSense_1:Net_95\
Aliasing \SPI_1:mosi_s_wire\ to \CapSense_1:Net_95\
Aliasing \SPI_1:tmpOE__sclk_m_net_0\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \SPI_1:tmpOE__miso_m_net_0\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \SPI_1:tmpOE__mosi_m_net_0\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \SPI_1:cts_wire\ to \CapSense_1:Net_95\
Aliasing \UART_1:select_s_wire\ to \CapSense_1:Net_95\
Aliasing \UART_1:sclk_s_wire\ to \CapSense_1:Net_95\
Aliasing \UART_1:mosi_s_wire\ to \CapSense_1:Net_95\
Aliasing \UART_1:miso_m_wire\ to \CapSense_1:Net_95\
Aliasing \UART_1:tmpOE__tx_net_0\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \UART_1:tmpOE__rx_net_0\ to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \UART_1:cts_wire\ to \CapSense_1:Net_95\
Aliasing tmpOE__Pin_5_net_0 to \CapSense_1:tmpOE__Sns_net_16\
Aliasing \ADC_SAR_Seq_1:Net_3107\ to \CapSense_1:Net_95\
Aliasing \ADC_SAR_Seq_1:Net_3106\ to \CapSense_1:Net_95\
Aliasing \ADC_SAR_Seq_1:Net_3105\ to \CapSense_1:Net_95\
Aliasing \ADC_SAR_Seq_1:Net_3104\ to \CapSense_1:Net_95\
Aliasing \ADC_SAR_Seq_1:Net_3103\ to \CapSense_1:Net_95\
Aliasing \ADC_SAR_Seq_1:Net_3207_1\ to \CapSense_1:Net_95\
Aliasing \ADC_SAR_Seq_1:Net_3207_0\ to \CapSense_1:Net_95\
Aliasing \ADC_SAR_Seq_1:Net_3235\ to \CapSense_1:Net_95\
Aliasing tmpOE__Pin_6_net_0 to \CapSense_1:tmpOE__Sns_net_16\
Removing Lhs of wire \CapSense_1:Net_94\[35] = \CapSense_1:Net_95\[34]
Removing Lhs of wire \CapSense_1:Net_93\[39] = \CapSense_1:Net_95\[34]
Removing Lhs of wire \CapSense_1:Net_92\[59] = \CapSense_1:Net_95\[34]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_15\[63] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_14\[64] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_13\[65] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_12\[66] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_11\[67] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_10\[68] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_9\[69] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_8\[70] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_7\[71] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_6\[72] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_5\[73] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_4\[74] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_3\[75] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_2\[76] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_1\[77] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_0\[78] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Rhs of wire zero[79] = \CapSense_1:Net_95\[34]
Removing Rhs of wire one[115] = \CapSense_1:tmpOE__Sns_net_16\[62]
Removing Lhs of wire \CapSense_1:Net_57\[120] = zero[79]
Removing Lhs of wire \CapSense_1:Net_56\[121] = zero[79]
Removing Lhs of wire \CapSense_1:Net_55\[122] = zero[79]
Removing Lhs of wire \CapSense_1:Net_54\[123] = zero[79]
Removing Lhs of wire \CapSense_1:Net_44\[126] = zero[79]
Removing Lhs of wire \CapSense_1:Net_46\[127] = zero[79]
Removing Lhs of wire \CapSense_1:Net_47\[128] = zero[79]
Removing Lhs of wire \CapSense_1:Net_48\[129] = zero[79]
Removing Lhs of wire \CapSense_1:tmpOE__Cmod_net_0\[131] = one[115]
Removing Lhs of wire \PWM_1:Net_81\[142] = Net_3[154]
Removing Lhs of wire \PWM_1:Net_75\[143] = zero[79]
Removing Lhs of wire \PWM_1:Net_69\[144] = one[115]
Removing Lhs of wire \PWM_1:Net_66\[145] = zero[79]
Removing Lhs of wire \PWM_1:Net_82\[146] = zero[79]
Removing Lhs of wire \PWM_1:Net_72\[147] = zero[79]
Removing Lhs of wire tmpOE__Pin_1_net_0[156] = one[115]
Removing Lhs of wire tmpOE__Pin_2_net_0[162] = one[115]
Removing Lhs of wire tmpOE__Pin_3_net_0[168] = one[115]
Removing Lhs of wire tmpOE__Pin_4_net_0[174] = one[115]
Removing Lhs of wire \SPI_1:select_s_wire\[179] = zero[79]
Removing Lhs of wire \SPI_1:rx_wire\[180] = zero[79]
Removing Lhs of wire \SPI_1:Net_1170\[183] = Net_13[184]
Removing Lhs of wire \SPI_1:sclk_s_wire\[185] = zero[79]
Removing Lhs of wire \SPI_1:mosi_s_wire\[186] = zero[79]
Removing Rhs of wire \SPI_1:miso_m_wire\[187] = \SPI_1:Net_467\[188]
Removing Lhs of wire \SPI_1:tmpOE__sclk_m_net_0\[193] = one[115]
Removing Lhs of wire \SPI_1:tmpOE__miso_m_net_0\[200] = one[115]
Removing Lhs of wire \SPI_1:tmpOE__mosi_m_net_0\[205] = one[115]
Removing Lhs of wire \SPI_1:cts_wire\[211] = zero[79]
Removing Lhs of wire \UART_1:select_s_wire\[239] = zero[79]
Removing Rhs of wire \UART_1:rx_wire\[240] = \UART_1:Net_1268\[241]
Removing Lhs of wire \UART_1:Net_1170\[244] = \UART_1:Net_847\[238]
Removing Lhs of wire \UART_1:sclk_s_wire\[245] = zero[79]
Removing Lhs of wire \UART_1:mosi_s_wire\[246] = zero[79]
Removing Lhs of wire \UART_1:miso_m_wire\[247] = zero[79]
Removing Lhs of wire \UART_1:tmpOE__tx_net_0\[249] = one[115]
Removing Lhs of wire \UART_1:tmpOE__rx_net_0\[258] = one[115]
Removing Lhs of wire \UART_1:cts_wire\[262] = zero[79]
Removing Lhs of wire tmpOE__Pin_5_net_0[289] = one[115]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3107\[366] = zero[79]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3106\[367] = zero[79]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3105\[368] = zero[79]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3104\[369] = zero[79]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3103\[370] = zero[79]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_17\[412] = \ADC_SAR_Seq_1:Net_1845\[297]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_1\[434] = zero[79]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_0\[435] = zero[79]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3235\[436] = zero[79]
Removing Lhs of wire tmpOE__Pin_6_net_0[506] = one[115]

------------------------------------------------------
Aliased 0 equations, 70 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\CY8C4146AZI-S455_64KB.cyprj" -dcpsoc3 CY8C4146AZI-S455_64KB.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.745ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 30 April 2023 20:49:25
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\exp32\Documents\PSoC Creator\Workspace01\CY8C4146AZI-S455_64KB.cydsn\CY8C4146AZI-S455_64KB.cyprj -d CY8C4146AZI-S455 CY8C4146AZI-S455_64KB.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_1_ModClk'. Signal=\CapSense_1:Net_1423_ff5\
    Fixed Function Clock 0: Automatic-assigning  clock 'Clock_2'. Signal=Net_13_ff0
    Fixed Function Clock 6: Automatic-assigning  clock 'Clock_1'. Signal=Net_3_ff6
    Fixed Function Clock 18: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_1845_ff18\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff1\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \CapSense_1:Sns(0)\
        Attributes:
            Alias: Button0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(0)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(1)\
        Attributes:
            Alias: Button1_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(1)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(2)\
        Attributes:
            Alias: Touchpad0_Col0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(2)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(3)\
        Attributes:
            Alias: Touchpad0_Col1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(3)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(4)\
        Attributes:
            Alias: Touchpad0_Col2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(4)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(5)\
        Attributes:
            Alias: Touchpad0_Col3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(5)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(6)\
        Attributes:
            Alias: Touchpad0_Col4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(6)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(7)\
        Attributes:
            Alias: Touchpad0_Col5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(7)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(7)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(8)\
        Attributes:
            Alias: Touchpad0_Row0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(8)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(8)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(9)\
        Attributes:
            Alias: Touchpad0_Row1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(9)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(9)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(10)\
        Attributes:
            Alias: Touchpad0_Row2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(10)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(10)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(11)\
        Attributes:
            Alias: Touchpad0_Row3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(11)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(11)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(12)\
        Attributes:
            Alias: Touchpad0_Row4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(12)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(12)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(13)\
        Attributes:
            Alias: Touchpad0_Row5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(13)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(13)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(14)\
        Attributes:
            Alias: LinearSlider0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(14)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(14)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(15)\
        Attributes:
            Alias: LinearSlider0_Sns1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(15)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(15)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(16)\
        Attributes:
            Alias: LinearSlider0_Sns2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(16)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(16)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Cmod(0)\__PA ,
            analog_term => \CapSense_1:dedicated_io_bus_0\ ,
            pad => \CapSense_1:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SPI_1:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:sclk_m(0)\__PA ,
            pin_input => \SPI_1:sclk_m_wire\ ,
            pad => \SPI_1:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:miso_m(0)\__PA ,
            fb => \SPI_1:miso_m_wire\ ,
            pad => \SPI_1:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:mosi_m(0)\__PA ,
            pin_input => \SPI_1:mosi_m_wire\ ,
            pad => \SPI_1:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            pin_input => \UART_1:tx_wire\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:rx_wire\ ,
            pad => \UART_1:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            pin_input => Net_6 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            analog_term => Net_63 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense_1:ISR\
        PORT MAP (
            interrupt => \CapSense_1:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    2 :   26 :   28 :  7.14 %
IO                            :   31 :   23 :   54 : 57.41 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    3 :    5 : 40.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    1 :    7 :    8 : 12.50 %
Crypto                        :    0 :    1 :    1 :  0.00 %
Smart IO Ports                :    0 :    3 :    3 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
Comparator                    :    1 :    0 :    1 : 100.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.056ms
Tech Mapping phase: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\CapSense_1:Sns(0)\                 : [IOP=(0)][IoId=(6)]                
\CapSense_1:Sns(1)\                 : [IOP=(0)][IoId=(7)]                
\CapSense_1:Sns(2)\                 : [IOP=(0)][IoId=(0)]                
\CapSense_1:Sns(3)\                 : [IOP=(0)][IoId=(1)]                
\CapSense_1:Sns(4)\                 : [IOP=(0)][IoId=(2)]                
\CapSense_1:Sns(5)\                 : [IOP=(0)][IoId=(3)]                
\CapSense_1:Sns(6)\                 : [IOP=(0)][IoId=(4)]                
\CapSense_1:Sns(7)\                 : [IOP=(0)][IoId=(5)]                
\CapSense_1:Sns(8)\                 : [IOP=(3)][IoId=(5)]                
\CapSense_1:Sns(9)\                 : [IOP=(3)][IoId=(6)]                
\CapSense_1:Sns(10)\                : [IOP=(3)][IoId=(7)]                
\CapSense_1:Sns(11)\                : [IOP=(4)][IoId=(0)]                
\CapSense_1:Sns(12)\                : [IOP=(4)][IoId=(1)]                
\CapSense_1:Sns(13)\                : [IOP=(4)][IoId=(2)]                
\CapSense_1:Sns(14)\                : [IOP=(6)][IoId=(1)]                
\CapSense_1:Sns(15)\                : [IOP=(6)][IoId=(2)]                
\CapSense_1:Sns(16)\                : [IOP=(3)][IoId=(0)]                
\CapSense_1:Cmod(0)\                : [IOP=(4)][IoId=(3)]                
Pin_1(0)                            : [IOP=(1)][IoId=(7)]                
Pin_2(0)                            : [IOP=(2)][IoId=(6)]                
Pin_3(0)                            : [IOP=(1)][IoId=(3)]                
Pin_4(0)                            : [IOP=(2)][IoId=(7)]                
\SPI_1:sclk_m(0)\                   : [IOP=(1)][IoId=(2)]                
\SPI_1:miso_m(0)\                   : [IOP=(1)][IoId=(1)]                
\SPI_1:mosi_m(0)\                   : [IOP=(1)][IoId=(0)]                
\UART_1:tx(0)\                      : [IOP=(2)][IoId=(5)]                
\UART_1:rx(0)\                      : [IOP=(2)][IoId=(4)]                
Pin_5(0)                            : [IOP=(1)][IoId=(4)]                
Pin_6(0)                            : [IOP=(2)][IoId=(3)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\CapSense_1:CSD\                    : CSD_[FFB(CSD,0)]                   
\PWM_1:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,6)]               
\SPI_1:SCB\                         : SCB_[FFB(SCB,0)]                   
\UART_1:SCB\                        : SCB_[FFB(SCB,3)]                   
\ADC_SAR_Seq_1:cy_psoc4_sar\        : SARADC_[FFB(SARADC,0)]             
\CapSense_1:IDACMod\                : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense_1:IDACComp\               : CSIDAC7_[FFB(CSIDAC7,1)]           

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1910682s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.720ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0051198 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_63 {
    p2_3
    PASS0_SARMUX0_sw3
    PASS0_sarmux_vplus
  }
  Net: \ADC_SAR_Seq_1:Net_3113\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_1\ {
  }
  Net: \CapSense_1:Net_150\ {
  }
  Net: \CapSense_1:Net_2_0\ {
    CSD0_sense_internal
    swh_7
    sense0
    BYA
    amuxbusa_csd
    P3_P47
    p3_7
    P3_P40
    p3_0
    P3_P46
    p3_6
    P0_P42
    p0_2
    P3_P45
    p3_5
    P0_P40
    p0_0
    P0_P46
    p0_6
    P6_P41
    p6_1
    P0_P41
    p0_1
    P4_P42
    p4_2
    P0_P43
    p0_3
    P4_P40
    p4_0
    P0_P45
    p0_5
    P6_P42
    p6_2
    P0_P44
    p0_4
    P0_P47
    p0_7
    P4_P41
    p4_1
    idac1_out
    IAIB
    idac0_out
    swhv_3
    P4_P43
    p4_3
  }
}
Map of item to net {
  p2_3                                             -> Net_63
  PASS0_SARMUX0_sw3                                -> Net_63
  PASS0_sarmux_vplus                               -> Net_63
  CSD0_sense_internal                              -> \CapSense_1:Net_2_0\
  swh_7                                            -> \CapSense_1:Net_2_0\
  sense0                                           -> \CapSense_1:Net_2_0\
  BYA                                              -> \CapSense_1:Net_2_0\
  amuxbusa_csd                                     -> \CapSense_1:Net_2_0\
  P3_P47                                           -> \CapSense_1:Net_2_0\
  p3_7                                             -> \CapSense_1:Net_2_0\
  P3_P40                                           -> \CapSense_1:Net_2_0\
  p3_0                                             -> \CapSense_1:Net_2_0\
  P3_P46                                           -> \CapSense_1:Net_2_0\
  p3_6                                             -> \CapSense_1:Net_2_0\
  P0_P42                                           -> \CapSense_1:Net_2_0\
  p0_2                                             -> \CapSense_1:Net_2_0\
  P3_P45                                           -> \CapSense_1:Net_2_0\
  p3_5                                             -> \CapSense_1:Net_2_0\
  P0_P40                                           -> \CapSense_1:Net_2_0\
  p0_0                                             -> \CapSense_1:Net_2_0\
  P0_P46                                           -> \CapSense_1:Net_2_0\
  p0_6                                             -> \CapSense_1:Net_2_0\
  P6_P41                                           -> \CapSense_1:Net_2_0\
  p6_1                                             -> \CapSense_1:Net_2_0\
  P0_P41                                           -> \CapSense_1:Net_2_0\
  p0_1                                             -> \CapSense_1:Net_2_0\
  P4_P42                                           -> \CapSense_1:Net_2_0\
  p4_2                                             -> \CapSense_1:Net_2_0\
  P0_P43                                           -> \CapSense_1:Net_2_0\
  p0_3                                             -> \CapSense_1:Net_2_0\
  P4_P40                                           -> \CapSense_1:Net_2_0\
  p4_0                                             -> \CapSense_1:Net_2_0\
  P0_P45                                           -> \CapSense_1:Net_2_0\
  p0_5                                             -> \CapSense_1:Net_2_0\
  P6_P42                                           -> \CapSense_1:Net_2_0\
  p6_2                                             -> \CapSense_1:Net_2_0\
  P0_P44                                           -> \CapSense_1:Net_2_0\
  p0_4                                             -> \CapSense_1:Net_2_0\
  P0_P47                                           -> \CapSense_1:Net_2_0\
  p0_7                                             -> \CapSense_1:Net_2_0\
  P4_P41                                           -> \CapSense_1:Net_2_0\
  p4_1                                             -> \CapSense_1:Net_2_0\
  idac1_out                                        -> \CapSense_1:Net_2_0\
  IAIB                                             -> \CapSense_1:Net_2_0\
  idac0_out                                        -> \CapSense_1:Net_2_0\
  swhv_3                                           -> \CapSense_1:Net_2_0\
  P4_P43                                           -> \CapSense_1:Net_2_0\
  p4_3                                             -> \CapSense_1:Net_2_0\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CapSense_1:ISR\
        PORT MAP (
            interrupt => \CapSense_1:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_1:Sns(2)\
    Attributes:
        Alias: Touchpad0_Col0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(2)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense_1:Sns(3)\
    Attributes:
        Alias: Touchpad0_Col1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(3)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_1:Sns(4)\
    Attributes:
        Alias: Touchpad0_Col2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(4)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(4)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense_1:Sns(5)\
    Attributes:
        Alias: Touchpad0_Col3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(5)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense_1:Sns(6)\
    Attributes:
        Alias: Touchpad0_Col4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(6)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(6)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense_1:Sns(7)\
    Attributes:
        Alias: Touchpad0_Col5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(7)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(7)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense_1:Sns(0)\
    Attributes:
        Alias: Button0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(0)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense_1:Sns(1)\
    Attributes:
        Alias: Button1_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(1)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(1)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPI_1:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:mosi_m(0)\__PA ,
        pin_input => \SPI_1:mosi_m_wire\ ,
        pad => \SPI_1:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPI_1:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:miso_m(0)\__PA ,
        fb => \SPI_1:miso_m_wire\ ,
        pad => \SPI_1:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPI_1:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:sclk_m(0)\__PA ,
        pin_input => \SPI_1:sclk_m_wire\ ,
        pad => \SPI_1:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        pin_input => Net_6 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        analog_term => Net_63 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART_1:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx(0)\__PA ,
        fb => \UART_1:rx_wire\ ,
        pad => \UART_1:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        pin_input => \UART_1:tx_wire\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_1:Sns(16)\
    Attributes:
        Alias: LinearSlider0_Sns2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(16)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(16)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense_1:Sns(8)\
    Attributes:
        Alias: Touchpad0_Row0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(8)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(8)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense_1:Sns(9)\
    Attributes:
        Alias: Touchpad0_Row1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(9)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(9)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense_1:Sns(10)\
    Attributes:
        Alias: Touchpad0_Row2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(10)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(10)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_1:Sns(11)\
    Attributes:
        Alias: Touchpad0_Row3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(11)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(11)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense_1:Sns(12)\
    Attributes:
        Alias: Touchpad0_Row4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(12)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(12)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_1:Sns(13)\
    Attributes:
        Alias: Touchpad0_Row5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(13)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(13)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense_1:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Cmod(0)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Cmod(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = \CapSense_1:Sns(14)\
    Attributes:
        Alias: LinearSlider0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(14)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(14)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_1:Sns(15)\
    Attributes:
        Alias: LinearSlider0_Sns1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(15)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(15)_PAD\ );
    Properties:
    {
    }

Port 7 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_5 => \CapSense_1:Net_1423_ff5\ ,
            ff_div_0 => Net_13_ff0 ,
            ff_div_6 => Net_3_ff6 ,
            ff_div_18 => \ADC_SAR_Seq_1:Net_1845_ff18\ ,
            ff_div_1 => \UART_1:Net_847_ff1\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
Vref group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\SPI_1:SCB\
        PORT MAP (
            clock => Net_13_ff0 ,
            interrupt => Net_15 ,
            uart_tx => \SPI_1:tx_wire\ ,
            uart_rts => \SPI_1:rts_wire\ ,
            mosi_m => \SPI_1:mosi_m_wire\ ,
            miso_m => \SPI_1:miso_m_wire\ ,
            select_m_3 => \SPI_1:select_m_wire_3\ ,
            select_m_2 => \SPI_1:select_m_wire_2\ ,
            select_m_1 => \SPI_1:select_m_wire_1\ ,
            select_m_0 => \SPI_1:select_m_wire_0\ ,
            sclk_m => \SPI_1:sclk_m_wire\ ,
            miso_s => \SPI_1:miso_s_wire\ ,
            tr_tx_req => Net_33 ,
            tr_rx_req => Net_24 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff1\ ,
            interrupt => Net_38 ,
            uart_rx => \UART_1:rx_wire\ ,
            uart_tx => \UART_1:tx_wire\ ,
            uart_rts => \UART_1:rts_wire\ ,
            mosi_m => \UART_1:mosi_m_wire\ ,
            select_m_3 => \UART_1:select_m_wire_3\ ,
            select_m_2 => \UART_1:select_m_wire_2\ ,
            select_m_1 => \UART_1:select_m_wire_1\ ,
            select_m_0 => \UART_1:select_m_wire_0\ ,
            sclk_m => \UART_1:sclk_m_wire\ ,
            miso_s => \UART_1:miso_s_wire\ ,
            tr_tx_req => Net_56 ,
            tr_rx_req => Net_47 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense_1:CSD\
        PORT MAP (
            source => \CapSense_1:Net_2_0\ ,
            shield => \CapSense_1:Net_122\ ,
            csh => \CapSense_1:Net_84\ ,
            cmod => \CapSense_1:Net_86\ ,
            shield_pad => \CapSense_1:Net_15\ ,
            vref_ext => \CapSense_1:Net_150\ ,
            sense_out => \CapSense_1:Net_317\ ,
            sample_out => \CapSense_1:Net_316\ ,
            dsi_csh_tank => \CapSense_1:Net_323\ ,
            dsi_cmod => \CapSense_1:Net_322\ ,
            dsi_hscmp => \CapSense_1:Net_321\ ,
            dsi_sampling => \CapSense_1:Net_318\ ,
            dsi_adc_on => \CapSense_1:Net_319\ ,
            tr_adc_done => \CapSense_1:Net_354\ ,
            dsi_count_15 => \CapSense_1:Net_320_15\ ,
            dsi_count_14 => \CapSense_1:Net_320_14\ ,
            dsi_count_13 => \CapSense_1:Net_320_13\ ,
            dsi_count_12 => \CapSense_1:Net_320_12\ ,
            dsi_count_11 => \CapSense_1:Net_320_11\ ,
            dsi_count_10 => \CapSense_1:Net_320_10\ ,
            dsi_count_9 => \CapSense_1:Net_320_9\ ,
            dsi_count_8 => \CapSense_1:Net_320_8\ ,
            dsi_count_7 => \CapSense_1:Net_320_7\ ,
            dsi_count_6 => \CapSense_1:Net_320_6\ ,
            dsi_count_5 => \CapSense_1:Net_320_5\ ,
            dsi_count_4 => \CapSense_1:Net_320_4\ ,
            dsi_count_3 => \CapSense_1:Net_320_3\ ,
            dsi_count_2 => \CapSense_1:Net_320_2\ ,
            dsi_count_1 => \CapSense_1:Net_320_1\ ,
            dsi_count_0 => \CapSense_1:Net_320_0\ ,
            clk => \CapSense_1:Net_1423_ff5\ ,
            irq => \CapSense_1:Net_120\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            dedicated_io_count = 2
            ganged_csx = 0
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sense_as_shield = 0
            sensors_count = 17
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidacV2cell: Name =\CapSense_1:IDACMod\
        PORT MAP (
            iout => \CapSense_1:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    7-bit IDAC @ F(CSIDAC7,1): 
    p4csidacV2cell: Name =\CapSense_1:IDACComp\
        PORT MAP (
            iout => \CapSense_1:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,6): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_3_ff6 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_12 ,
            tr_overflow => Net_8 ,
            tr_compare_match => Net_2 ,
            line => Net_6 ,
            line_compl => Net_7 ,
            interrupt => Net_5 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_63 ,
            vminus => \ADC_SAR_Seq_1:mux_bus_minus_0\ ,
            vref => \ADC_SAR_Seq_1:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq_1:Net_3225\ ,
            clock => \ADC_SAR_Seq_1:Net_1845_ff18\ ,
            sample_done => Net_69 ,
            chan_id_valid => \ADC_SAR_Seq_1:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq_1:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq_1:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq_1:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq_1:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq_1:Net_3110\ ,
            data_11 => \ADC_SAR_Seq_1:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq_1:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq_1:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq_1:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq_1:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq_1:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq_1:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq_1:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq_1:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq_1:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq_1:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq_1:Net_3111_0\ ,
            tr_sar_out => Net_68 ,
            irq => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
CRYPTO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(2)\ | Analog(\CapSense_1:Net_2_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(3)\ | Analog(\CapSense_1:Net_2_0\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(4)\ | Analog(\CapSense_1:Net_2_0\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(5)\ | Analog(\CapSense_1:Net_2_0\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(6)\ | Analog(\CapSense_1:Net_2_0\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(7)\ | Analog(\CapSense_1:Net_2_0\)
     |   6 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(0)\ | Analog(\CapSense_1:Net_2_0\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(1)\ | Analog(\CapSense_1:Net_2_0\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |    \SPI_1:mosi_m(0)\ | In(\SPI_1:mosi_m_wire\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    \SPI_1:miso_m(0)\ | FB(\SPI_1:miso_m_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |    \SPI_1:sclk_m(0)\ | In(\SPI_1:sclk_m_wire\)
     |   3 |     * |      NONE |         CMOS_OUT |             Pin_3(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |             Pin_5(0) | In(Net_6)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |             Pin_1(0) | 
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   2 |   3 |     * |      NONE |      HI_Z_ANALOG |             Pin_6(0) | Analog(Net_63)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       \UART_1:rx(0)\ | FB(\UART_1:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |       \UART_1:tx(0)\ | In(\UART_1:tx_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |             Pin_2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |             Pin_4(0) | 
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Sns(16)\ | Analog(\CapSense_1:Net_2_0\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(8)\ | Analog(\CapSense_1:Net_2_0\)
     |   6 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(9)\ | Analog(\CapSense_1:Net_2_0\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Sns(10)\ | Analog(\CapSense_1:Net_2_0\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Sns(11)\ | Analog(\CapSense_1:Net_2_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Sns(12)\ | Analog(\CapSense_1:Net_2_0\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Sns(13)\ | Analog(\CapSense_1:Net_2_0\)
     |   3 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Cmod(0)\ | Analog(\CapSense_1:Net_2_0\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   6 |   1 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Sns(14)\ | Analog(\CapSense_1:Net_2_0\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Sns(15)\ | Analog(\CapSense_1:Net_2_0\)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.035ms
Digital Placement phase: Elapsed time ==> 0s.426ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/18/route_arch-rrg.cydata" --vh2-path "CY8C4146AZI-S455_64KB_r.vh2" --pcf-path "CY8C4146AZI-S455_64KB.pco" --des-name "CY8C4146AZI-S455_64KB" --dsf-path "CY8C4146AZI-S455_64KB.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.368ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.174ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4146AZI-S455
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.190ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.098ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.099ms
API generation phase: Elapsed time ==> 5s.397ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.001ms
