set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {xnor_gate.vo xnor_gate_v.sdo}}
	{{"Fast Model"} {xnor_gate_fast.vo xnor_gate_v_fast.sdo}}
}
