
MPFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000100cc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ab0  080101e0  080101e0  000201e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011c90  08011c90  000301f4  2**0
                  CONTENTS
  4 .ARM          00000000  08011c90  08011c90  000301f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08011c90  08011c90  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011c90  08011c90  00021c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011c94  08011c94  00021c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08011c98  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b50  200001f8  08011e8c  000301f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001d48  08011e8c  00031d48  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cdfc  00000000  00000000  0003021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000522c  00000000  00000000  0004d019  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c58  00000000  00000000  00052248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a30  00000000  00000000  00053ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000bccb  00000000  00000000  000558d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bf61  00000000  00000000  0006159b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c420  00000000  00000000  0008d4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012991c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008828  00000000  00000000  0012996c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	080101c4 	.word	0x080101c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	080101c4 	.word	0x080101c4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <cJSON_strcasecmp>:
static const char *ep;

const char *cJSON_GetErrorPtr(void) {return ep;}

static int cJSON_strcasecmp(const char *s1,const char *s2)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b085      	sub	sp, #20
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
 8000aa4:	6039      	str	r1, [r7, #0]
	if (!s1)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d107      	bne.n	8000abc <cJSON_strcasecmp+0x20>
		return (s1==s2)?0:1;
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	bf14      	ite	ne
 8000ab4:	2301      	movne	r3, #1
 8000ab6:	2300      	moveq	r3, #0
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	e055      	b.n	8000b68 <cJSON_strcasecmp+0xcc>
	if (!s2)
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d10d      	bne.n	8000ade <cJSON_strcasecmp+0x42>
		return 1;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e050      	b.n	8000b68 <cJSON_strcasecmp+0xcc>
	for(; tolower(*s1) == tolower(*s2); ++s1, ++s2)
		if(*s1 == 0)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d101      	bne.n	8000ad2 <cJSON_strcasecmp+0x36>
			return 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e04a      	b.n	8000b68 <cJSON_strcasecmp+0xcc>
	for(; tolower(*s1) == tolower(*s2); ++s1, ++s2)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	3301      	adds	r3, #1
 8000adc:	603b      	str	r3, [r7, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	73fb      	strb	r3, [r7, #15]
 8000ae4:	7bfb      	ldrb	r3, [r7, #15]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	4a22      	ldr	r2, [pc, #136]	; (8000b74 <cJSON_strcasecmp+0xd8>)
 8000aea:	4413      	add	r3, r2
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	f003 0303 	and.w	r3, r3, #3
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d103      	bne.n	8000afe <cJSON_strcasecmp+0x62>
 8000af6:	7bfb      	ldrb	r3, [r7, #15]
 8000af8:	f103 0220 	add.w	r2, r3, #32
 8000afc:	e000      	b.n	8000b00 <cJSON_strcasecmp+0x64>
 8000afe:	7bfa      	ldrb	r2, [r7, #15]
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	73bb      	strb	r3, [r7, #14]
 8000b06:	7bbb      	ldrb	r3, [r7, #14]
 8000b08:	3301      	adds	r3, #1
 8000b0a:	491a      	ldr	r1, [pc, #104]	; (8000b74 <cJSON_strcasecmp+0xd8>)
 8000b0c:	440b      	add	r3, r1
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	f003 0303 	and.w	r3, r3, #3
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d102      	bne.n	8000b1e <cJSON_strcasecmp+0x82>
 8000b18:	7bbb      	ldrb	r3, [r7, #14]
 8000b1a:	3320      	adds	r3, #32
 8000b1c:	e000      	b.n	8000b20 <cJSON_strcasecmp+0x84>
 8000b1e:	7bbb      	ldrb	r3, [r7, #14]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d0d0      	beq.n	8000ac6 <cJSON_strcasecmp+0x2a>
	return tolower(*(const unsigned char *)s1) - tolower(*(const unsigned char *)s2);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	737b      	strb	r3, [r7, #13]
 8000b2a:	7b7b      	ldrb	r3, [r7, #13]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	4a11      	ldr	r2, [pc, #68]	; (8000b74 <cJSON_strcasecmp+0xd8>)
 8000b30:	4413      	add	r3, r2
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	f003 0303 	and.w	r3, r3, #3
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d103      	bne.n	8000b44 <cJSON_strcasecmp+0xa8>
 8000b3c:	7b7b      	ldrb	r3, [r7, #13]
 8000b3e:	f103 0220 	add.w	r2, r3, #32
 8000b42:	e000      	b.n	8000b46 <cJSON_strcasecmp+0xaa>
 8000b44:	7b7a      	ldrb	r2, [r7, #13]
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	733b      	strb	r3, [r7, #12]
 8000b4c:	7b3b      	ldrb	r3, [r7, #12]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	4908      	ldr	r1, [pc, #32]	; (8000b74 <cJSON_strcasecmp+0xd8>)
 8000b52:	440b      	add	r3, r1
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	f003 0303 	and.w	r3, r3, #3
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d102      	bne.n	8000b64 <cJSON_strcasecmp+0xc8>
 8000b5e:	7b3b      	ldrb	r3, [r7, #12]
 8000b60:	3320      	adds	r3, #32
 8000b62:	e000      	b.n	8000b66 <cJSON_strcasecmp+0xca>
 8000b64:	7b3b      	ldrb	r3, [r7, #12]
 8000b66:	1ad3      	subs	r3, r2, r3
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	08011880 	.word	0x08011880

08000b78 <cJSON_New_Item>:
	cJSON_free	 = (hooks->free_fn)?hooks->free_fn:free;
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
	cJSON* node = (cJSON*)cJSON_malloc(sizeof(cJSON));
 8000b7e:	4b09      	ldr	r3, [pc, #36]	; (8000ba4 <cJSON_New_Item+0x2c>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2028      	movs	r0, #40	; 0x28
 8000b84:	4798      	blx	r3
 8000b86:	6078      	str	r0, [r7, #4]
	if (node) memset(node,0,sizeof(cJSON));
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d004      	beq.n	8000b98 <cJSON_New_Item+0x20>
 8000b8e:	2228      	movs	r2, #40	; 0x28
 8000b90:	2100      	movs	r1, #0
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f00b fc82 	bl	800c49c <memset>
	return node;
 8000b98:	687b      	ldr	r3, [r7, #4]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20000000 	.word	0x20000000

08000ba8 <cJSON_Delete>:

/* Delete a cJSON structure. */
void cJSON_Delete(cJSON *c)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	cJSON *next;
	while (c)
 8000bb0:	e037      	b.n	8000c22 <cJSON_Delete+0x7a>
	{
		next=c->next;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	60fb      	str	r3, [r7, #12]
		if (!(c->type&cJSON_IsReference) && c->child) cJSON_Delete(c->child);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d108      	bne.n	8000bd6 <cJSON_Delete+0x2e>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d004      	beq.n	8000bd6 <cJSON_Delete+0x2e>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff ffe9 	bl	8000ba8 <cJSON_Delete>
		if (!(c->type&cJSON_IsReference) && c->valuestring) cJSON_free(c->valuestring);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	68db      	ldr	r3, [r3, #12]
 8000bda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d109      	bne.n	8000bf6 <cJSON_Delete+0x4e>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	691b      	ldr	r3, [r3, #16]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d005      	beq.n	8000bf6 <cJSON_Delete+0x4e>
 8000bea:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <cJSON_Delete+0x8c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	6912      	ldr	r2, [r2, #16]
 8000bf2:	4610      	mov	r0, r2
 8000bf4:	4798      	blx	r3
		if (!(c->type&cJSON_StringIsConst) && c->string) cJSON_free(c->string);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d109      	bne.n	8000c16 <cJSON_Delete+0x6e>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	6a1b      	ldr	r3, [r3, #32]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d005      	beq.n	8000c16 <cJSON_Delete+0x6e>
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	; (8000c34 <cJSON_Delete+0x8c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	6a12      	ldr	r2, [r2, #32]
 8000c12:	4610      	mov	r0, r2
 8000c14:	4798      	blx	r3
		cJSON_free(c);
 8000c16:	4b07      	ldr	r3, [pc, #28]	; (8000c34 <cJSON_Delete+0x8c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	4798      	blx	r3
		c=next;
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	607b      	str	r3, [r7, #4]
	while (c)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d1c4      	bne.n	8000bb2 <cJSON_Delete+0xa>
	}
}
 8000c28:	bf00      	nop
 8000c2a:	bf00      	nop
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000004 	.word	0x20000004

08000c38 <parse_number>:

/* Parse the input text to generate a number, and populate the result into item. */
static const char *parse_number(cJSON *item,const char *num)
{
 8000c38:	b5b0      	push	{r4, r5, r7, lr}
 8000c3a:	b08a      	sub	sp, #40	; 0x28
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	6039      	str	r1, [r7, #0]
	double n=0,sign=1,scale=0;int subscale=0,signsubscale=1;
 8000c42:	f04f 0200 	mov.w	r2, #0
 8000c46:	f04f 0300 	mov.w	r3, #0
 8000c4a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8000c4e:	f04f 0200 	mov.w	r2, #0
 8000c52:	4b7d      	ldr	r3, [pc, #500]	; (8000e48 <parse_number+0x210>)
 8000c54:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000c58:	f04f 0200 	mov.w	r2, #0
 8000c5c:	f04f 0300 	mov.w	r3, #0
 8000c60:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000c64:	2300      	movs	r3, #0
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	2301      	movs	r3, #1
 8000c6a:	60bb      	str	r3, [r7, #8]

	if (*num=='-') sign=-1,num++;	/* Has sign? */
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2b2d      	cmp	r3, #45	; 0x2d
 8000c72:	d107      	bne.n	8000c84 <parse_number+0x4c>
 8000c74:	f04f 0200 	mov.w	r2, #0
 8000c78:	4b74      	ldr	r3, [pc, #464]	; (8000e4c <parse_number+0x214>)
 8000c7a:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	3301      	adds	r3, #1
 8000c82:	603b      	str	r3, [r7, #0]
	if (*num=='0') num++;			/* is zero */
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b30      	cmp	r3, #48	; 0x30
 8000c8a:	d102      	bne.n	8000c92 <parse_number+0x5a>
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	603b      	str	r3, [r7, #0]
	if (*num>='1' && *num<='9')	do	n=(n*10.0)+(*num++ -'0');	while (*num>='0' && *num<='9');	/* Number? */
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b30      	cmp	r3, #48	; 0x30
 8000c98:	d928      	bls.n	8000cec <parse_number+0xb4>
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b39      	cmp	r3, #57	; 0x39
 8000ca0:	d824      	bhi.n	8000cec <parse_number+0xb4>
 8000ca2:	f04f 0200 	mov.w	r2, #0
 8000ca6:	4b6a      	ldr	r3, [pc, #424]	; (8000e50 <parse_number+0x218>)
 8000ca8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000cac:	f7ff fc1e 	bl	80004ec <__aeabi_dmul>
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	4614      	mov	r4, r2
 8000cb6:	461d      	mov	r5, r3
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	1c5a      	adds	r2, r3, #1
 8000cbc:	603a      	str	r2, [r7, #0]
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	3b30      	subs	r3, #48	; 0x30
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fba8 	bl	8000418 <__aeabi_i2d>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	460b      	mov	r3, r1
 8000ccc:	4620      	mov	r0, r4
 8000cce:	4629      	mov	r1, r5
 8000cd0:	f7ff fa56 	bl	8000180 <__adddf3>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	460b      	mov	r3, r1
 8000cd8:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b2f      	cmp	r3, #47	; 0x2f
 8000ce2:	d903      	bls.n	8000cec <parse_number+0xb4>
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b39      	cmp	r3, #57	; 0x39
 8000cea:	d9da      	bls.n	8000ca2 <parse_number+0x6a>
	if (*num=='.' && num[1]>='0' && num[1]<='9') {num++;		do	n=(n*10.0)+(*num++ -'0'),scale--; while (*num>='0' && *num<='9');}	/* Fractional part? */
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b2e      	cmp	r3, #46	; 0x2e
 8000cf2:	d13c      	bne.n	8000d6e <parse_number+0x136>
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b2f      	cmp	r3, #47	; 0x2f
 8000cfc:	d937      	bls.n	8000d6e <parse_number+0x136>
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	3301      	adds	r3, #1
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b39      	cmp	r3, #57	; 0x39
 8000d06:	d832      	bhi.n	8000d6e <parse_number+0x136>
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	603b      	str	r3, [r7, #0]
 8000d0e:	f04f 0200 	mov.w	r2, #0
 8000d12:	4b4f      	ldr	r3, [pc, #316]	; (8000e50 <parse_number+0x218>)
 8000d14:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000d18:	f7ff fbe8 	bl	80004ec <__aeabi_dmul>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	460b      	mov	r3, r1
 8000d20:	4614      	mov	r4, r2
 8000d22:	461d      	mov	r5, r3
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	1c5a      	adds	r2, r3, #1
 8000d28:	603a      	str	r2, [r7, #0]
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	3b30      	subs	r3, #48	; 0x30
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff fb72 	bl	8000418 <__aeabi_i2d>
 8000d34:	4602      	mov	r2, r0
 8000d36:	460b      	mov	r3, r1
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	f7ff fa20 	bl	8000180 <__adddf3>
 8000d40:	4602      	mov	r2, r0
 8000d42:	460b      	mov	r3, r1
 8000d44:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8000d48:	f04f 0200 	mov.w	r2, #0
 8000d4c:	4b3e      	ldr	r3, [pc, #248]	; (8000e48 <parse_number+0x210>)
 8000d4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000d52:	f7ff fa13 	bl	800017c <__aeabi_dsub>
 8000d56:	4602      	mov	r2, r0
 8000d58:	460b      	mov	r3, r1
 8000d5a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b2f      	cmp	r3, #47	; 0x2f
 8000d64:	d903      	bls.n	8000d6e <parse_number+0x136>
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2b39      	cmp	r3, #57	; 0x39
 8000d6c:	d9cf      	bls.n	8000d0e <parse_number+0xd6>
	if (*num=='e' || *num=='E')		/* Exponent? */
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	2b65      	cmp	r3, #101	; 0x65
 8000d74:	d003      	beq.n	8000d7e <parse_number+0x146>
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b45      	cmp	r3, #69	; 0x45
 8000d7c:	d12a      	bne.n	8000dd4 <parse_number+0x19c>
	{	num++;if (*num=='+') num++;	else if (*num=='-') signsubscale=-1,num++;		/* With sign? */
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	3301      	adds	r3, #1
 8000d82:	603b      	str	r3, [r7, #0]
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b2b      	cmp	r3, #43	; 0x2b
 8000d8a:	d103      	bne.n	8000d94 <parse_number+0x15c>
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	603b      	str	r3, [r7, #0]
 8000d92:	e017      	b.n	8000dc4 <parse_number+0x18c>
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b2d      	cmp	r3, #45	; 0x2d
 8000d9a:	d113      	bne.n	8000dc4 <parse_number+0x18c>
 8000d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000da0:	60bb      	str	r3, [r7, #8]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	3301      	adds	r3, #1
 8000da6:	603b      	str	r3, [r7, #0]
		while (*num>='0' && *num<='9') subscale=(subscale*10)+(*num++ - '0');	/* Number? */
 8000da8:	e00c      	b.n	8000dc4 <parse_number+0x18c>
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	4613      	mov	r3, r2
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	4413      	add	r3, r2
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	4619      	mov	r1, r3
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	1c5a      	adds	r2, r3, #1
 8000dba:	603a      	str	r2, [r7, #0]
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	3b30      	subs	r3, #48	; 0x30
 8000dc0:	440b      	add	r3, r1
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b2f      	cmp	r3, #47	; 0x2f
 8000dca:	d903      	bls.n	8000dd4 <parse_number+0x19c>
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b39      	cmp	r3, #57	; 0x39
 8000dd2:	d9ea      	bls.n	8000daa <parse_number+0x172>
	}

	n=sign*n*pow(10.0,(scale+subscale*signsubscale));	/* number = +/- number.fraction * 10^+/- exponent */
 8000dd4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000dd8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000ddc:	f7ff fb86 	bl	80004ec <__aeabi_dmul>
 8000de0:	4602      	mov	r2, r0
 8000de2:	460b      	mov	r3, r1
 8000de4:	4614      	mov	r4, r2
 8000de6:	461d      	mov	r5, r3
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	68ba      	ldr	r2, [r7, #8]
 8000dec:	fb02 f303 	mul.w	r3, r2, r3
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fb11 	bl	8000418 <__aeabi_i2d>
 8000df6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000dfa:	f7ff f9c1 	bl	8000180 <__adddf3>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	460b      	mov	r3, r1
 8000e02:	f04f 0000 	mov.w	r0, #0
 8000e06:	4912      	ldr	r1, [pc, #72]	; (8000e50 <parse_number+0x218>)
 8000e08:	f00e faf8 	bl	800f3fc <pow>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	460b      	mov	r3, r1
 8000e10:	4620      	mov	r0, r4
 8000e12:	4629      	mov	r1, r5
 8000e14:	f7ff fb6a 	bl	80004ec <__aeabi_dmul>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	460b      	mov	r3, r1
 8000e1c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	item->valuedouble=n;
 8000e20:	6879      	ldr	r1, [r7, #4]
 8000e22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000e26:	e9c1 2306 	strd	r2, r3, [r1, #24]
	item->valueint=(int)n;
 8000e2a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000e2e:	f7ff fe0d 	bl	8000a4c <__aeabi_d2iz>
 8000e32:	4602      	mov	r2, r0
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	615a      	str	r2, [r3, #20]
	item->type=cJSON_Number;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	60da      	str	r2, [r3, #12]
	return num;
 8000e3e:	683b      	ldr	r3, [r7, #0]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3728      	adds	r7, #40	; 0x28
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bdb0      	pop	{r4, r5, r7, pc}
 8000e48:	3ff00000 	.word	0x3ff00000
 8000e4c:	bff00000 	.word	0xbff00000
 8000e50:	40240000 	.word	0x40240000

08000e54 <parse_hex4>:
	}
	return str;
}

static unsigned parse_hex4(const char *str)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	unsigned h=0;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60fb      	str	r3, [r7, #12]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b2f      	cmp	r3, #47	; 0x2f
 8000e66:	d90b      	bls.n	8000e80 <parse_hex4+0x2c>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	2b39      	cmp	r3, #57	; 0x39
 8000e6e:	d807      	bhi.n	8000e80 <parse_hex4+0x2c>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	461a      	mov	r2, r3
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	4413      	add	r3, r2
 8000e7a:	3b30      	subs	r3, #48	; 0x30
 8000e7c:	60fb      	str	r3, [r7, #12]
 8000e7e:	e021      	b.n	8000ec4 <parse_hex4+0x70>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b40      	cmp	r3, #64	; 0x40
 8000e86:	d90b      	bls.n	8000ea0 <parse_hex4+0x4c>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	2b46      	cmp	r3, #70	; 0x46
 8000e8e:	d807      	bhi.n	8000ea0 <parse_hex4+0x4c>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	461a      	mov	r2, r3
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	4413      	add	r3, r2
 8000e9a:	3b37      	subs	r3, #55	; 0x37
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	e011      	b.n	8000ec4 <parse_hex4+0x70>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	2b60      	cmp	r3, #96	; 0x60
 8000ea6:	d90b      	bls.n	8000ec0 <parse_hex4+0x6c>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b66      	cmp	r3, #102	; 0x66
 8000eae:	d807      	bhi.n	8000ec0 <parse_hex4+0x6c>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	4413      	add	r3, r2
 8000eba:	3b57      	subs	r3, #87	; 0x57
 8000ebc:	60fb      	str	r3, [r7, #12]
 8000ebe:	e001      	b.n	8000ec4 <parse_hex4+0x70>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	e0a8      	b.n	8001016 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b2f      	cmp	r3, #47	; 0x2f
 8000ed6:	d90b      	bls.n	8000ef0 <parse_hex4+0x9c>
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b39      	cmp	r3, #57	; 0x39
 8000ede:	d807      	bhi.n	8000ef0 <parse_hex4+0x9c>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	4413      	add	r3, r2
 8000eea:	3b30      	subs	r3, #48	; 0x30
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	e021      	b.n	8000f34 <parse_hex4+0xe0>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b40      	cmp	r3, #64	; 0x40
 8000ef6:	d90b      	bls.n	8000f10 <parse_hex4+0xbc>
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b46      	cmp	r3, #70	; 0x46
 8000efe:	d807      	bhi.n	8000f10 <parse_hex4+0xbc>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	461a      	mov	r2, r3
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4413      	add	r3, r2
 8000f0a:	3b37      	subs	r3, #55	; 0x37
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	e011      	b.n	8000f34 <parse_hex4+0xe0>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2b60      	cmp	r3, #96	; 0x60
 8000f16:	d90b      	bls.n	8000f30 <parse_hex4+0xdc>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	2b66      	cmp	r3, #102	; 0x66
 8000f1e:	d807      	bhi.n	8000f30 <parse_hex4+0xdc>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	4413      	add	r3, r2
 8000f2a:	3b57      	subs	r3, #87	; 0x57
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	e001      	b.n	8000f34 <parse_hex4+0xe0>
 8000f30:	2300      	movs	r3, #0
 8000f32:	e070      	b.n	8001016 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b2f      	cmp	r3, #47	; 0x2f
 8000f46:	d90b      	bls.n	8000f60 <parse_hex4+0x10c>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b39      	cmp	r3, #57	; 0x39
 8000f4e:	d807      	bhi.n	8000f60 <parse_hex4+0x10c>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	461a      	mov	r2, r3
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	4413      	add	r3, r2
 8000f5a:	3b30      	subs	r3, #48	; 0x30
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	e021      	b.n	8000fa4 <parse_hex4+0x150>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b40      	cmp	r3, #64	; 0x40
 8000f66:	d90b      	bls.n	8000f80 <parse_hex4+0x12c>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b46      	cmp	r3, #70	; 0x46
 8000f6e:	d807      	bhi.n	8000f80 <parse_hex4+0x12c>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	461a      	mov	r2, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	4413      	add	r3, r2
 8000f7a:	3b37      	subs	r3, #55	; 0x37
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	e011      	b.n	8000fa4 <parse_hex4+0x150>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b60      	cmp	r3, #96	; 0x60
 8000f86:	d90b      	bls.n	8000fa0 <parse_hex4+0x14c>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b66      	cmp	r3, #102	; 0x66
 8000f8e:	d807      	bhi.n	8000fa0 <parse_hex4+0x14c>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	461a      	mov	r2, r3
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4413      	add	r3, r2
 8000f9a:	3b57      	subs	r3, #87	; 0x57
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	e001      	b.n	8000fa4 <parse_hex4+0x150>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	e038      	b.n	8001016 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	011b      	lsls	r3, r3, #4
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	3301      	adds	r3, #1
 8000fae:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b2f      	cmp	r3, #47	; 0x2f
 8000fb6:	d90b      	bls.n	8000fd0 <parse_hex4+0x17c>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b39      	cmp	r3, #57	; 0x39
 8000fbe:	d807      	bhi.n	8000fd0 <parse_hex4+0x17c>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	4413      	add	r3, r2
 8000fca:	3b30      	subs	r3, #48	; 0x30
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	e021      	b.n	8001014 <parse_hex4+0x1c0>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b40      	cmp	r3, #64	; 0x40
 8000fd6:	d90b      	bls.n	8000ff0 <parse_hex4+0x19c>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b46      	cmp	r3, #70	; 0x46
 8000fde:	d807      	bhi.n	8000ff0 <parse_hex4+0x19c>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	4413      	add	r3, r2
 8000fea:	3b37      	subs	r3, #55	; 0x37
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	e011      	b.n	8001014 <parse_hex4+0x1c0>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b60      	cmp	r3, #96	; 0x60
 8000ff6:	d90b      	bls.n	8001010 <parse_hex4+0x1bc>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b66      	cmp	r3, #102	; 0x66
 8000ffe:	d807      	bhi.n	8001010 <parse_hex4+0x1bc>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	4413      	add	r3, r2
 800100a:	3b57      	subs	r3, #87	; 0x57
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	e001      	b.n	8001014 <parse_hex4+0x1c0>
 8001010:	2300      	movs	r3, #0
 8001012:	e000      	b.n	8001016 <parse_hex4+0x1c2>
	return h;
 8001014:	68fb      	ldr	r3, [r7, #12]
}
 8001016:	4618      	mov	r0, r3
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr

08001020 <parse_string>:

/* Parse the input text into an unescaped cstring, and populate item. */
static const unsigned char firstByteMark[7] = { 0x00, 0x00, 0xC0, 0xE0, 0xF0, 0xF8, 0xFC };
static const char *parse_string(cJSON *item,const char *str)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
	const char *ptr=str+1;char *ptr2;char *out;int len=0;unsigned uc,uc2;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	3301      	adds	r3, #1
 800102e:	61fb      	str	r3, [r7, #28]
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
	if (*str!='\"') {ep=str;return 0;}	/* not a string! */
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b22      	cmp	r3, #34	; 0x22
 800103a:	d00d      	beq.n	8001058 <parse_string+0x38>
 800103c:	4aa3      	ldr	r2, [pc, #652]	; (80012cc <parse_string+0x2ac>)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	6013      	str	r3, [r2, #0]
 8001042:	2300      	movs	r3, #0
 8001044:	e168      	b.n	8001318 <parse_string+0x2f8>
	
	while (*ptr!='\"' && *ptr && ++len) if (*ptr++ == '\\') ptr++;	/* Skip escaped quotes. */
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	61fa      	str	r2, [r7, #28]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b5c      	cmp	r3, #92	; 0x5c
 8001050:	d102      	bne.n	8001058 <parse_string+0x38>
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3301      	adds	r3, #1
 8001056:	61fb      	str	r3, [r7, #28]
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b22      	cmp	r3, #34	; 0x22
 800105e:	d009      	beq.n	8001074 <parse_string+0x54>
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d005      	beq.n	8001074 <parse_string+0x54>
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	3301      	adds	r3, #1
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d1e8      	bne.n	8001046 <parse_string+0x26>
	
	out=(char*)cJSON_malloc(len+1);	/* This is how long we need for the string, roughly. */
 8001074:	4b96      	ldr	r3, [pc, #600]	; (80012d0 <parse_string+0x2b0>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	697a      	ldr	r2, [r7, #20]
 800107a:	3201      	adds	r2, #1
 800107c:	4610      	mov	r0, r2
 800107e:	4798      	blx	r3
 8001080:	60f8      	str	r0, [r7, #12]
	if (!out) return 0;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d101      	bne.n	800108c <parse_string+0x6c>
 8001088:	2300      	movs	r3, #0
 800108a:	e145      	b.n	8001318 <parse_string+0x2f8>
	
	ptr=str+1;ptr2=out;
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	61fb      	str	r3, [r7, #28]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	61bb      	str	r3, [r7, #24]
	while (*ptr!='\"' && *ptr)
 8001096:	e125      	b.n	80012e4 <parse_string+0x2c4>
	{
		if (*ptr!='\\') *ptr2++=*ptr++;
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b5c      	cmp	r3, #92	; 0x5c
 800109e:	d008      	beq.n	80010b2 <parse_string+0x92>
 80010a0:	69fa      	ldr	r2, [r7, #28]
 80010a2:	1c53      	adds	r3, r2, #1
 80010a4:	61fb      	str	r3, [r7, #28]
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	1c59      	adds	r1, r3, #1
 80010aa:	61b9      	str	r1, [r7, #24]
 80010ac:	7812      	ldrb	r2, [r2, #0]
 80010ae:	701a      	strb	r2, [r3, #0]
 80010b0:	e118      	b.n	80012e4 <parse_string+0x2c4>
		else
		{
			ptr++;
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3301      	adds	r3, #1
 80010b6:	61fb      	str	r3, [r7, #28]
			switch (*ptr)
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	3b62      	subs	r3, #98	; 0x62
 80010be:	2b13      	cmp	r3, #19
 80010c0:	f200 80fc 	bhi.w	80012bc <parse_string+0x29c>
 80010c4:	a201      	add	r2, pc, #4	; (adr r2, 80010cc <parse_string+0xac>)
 80010c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ca:	bf00      	nop
 80010cc:	0800111d 	.word	0x0800111d
 80010d0:	080012bd 	.word	0x080012bd
 80010d4:	080012bd 	.word	0x080012bd
 80010d8:	080012bd 	.word	0x080012bd
 80010dc:	08001129 	.word	0x08001129
 80010e0:	080012bd 	.word	0x080012bd
 80010e4:	080012bd 	.word	0x080012bd
 80010e8:	080012bd 	.word	0x080012bd
 80010ec:	080012bd 	.word	0x080012bd
 80010f0:	080012bd 	.word	0x080012bd
 80010f4:	080012bd 	.word	0x080012bd
 80010f8:	080012bd 	.word	0x080012bd
 80010fc:	08001135 	.word	0x08001135
 8001100:	080012bd 	.word	0x080012bd
 8001104:	080012bd 	.word	0x080012bd
 8001108:	080012bd 	.word	0x080012bd
 800110c:	08001141 	.word	0x08001141
 8001110:	080012bd 	.word	0x080012bd
 8001114:	0800114d 	.word	0x0800114d
 8001118:	08001159 	.word	0x08001159
			{
				case 'b': *ptr2++='\b';	break;
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	1c5a      	adds	r2, r3, #1
 8001120:	61ba      	str	r2, [r7, #24]
 8001122:	2208      	movs	r2, #8
 8001124:	701a      	strb	r2, [r3, #0]
 8001126:	e0da      	b.n	80012de <parse_string+0x2be>
				case 'f': *ptr2++='\f';	break;
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	1c5a      	adds	r2, r3, #1
 800112c:	61ba      	str	r2, [r7, #24]
 800112e:	220c      	movs	r2, #12
 8001130:	701a      	strb	r2, [r3, #0]
 8001132:	e0d4      	b.n	80012de <parse_string+0x2be>
				case 'n': *ptr2++='\n';	break;
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	1c5a      	adds	r2, r3, #1
 8001138:	61ba      	str	r2, [r7, #24]
 800113a:	220a      	movs	r2, #10
 800113c:	701a      	strb	r2, [r3, #0]
 800113e:	e0ce      	b.n	80012de <parse_string+0x2be>
				case 'r': *ptr2++='\r';	break;
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	1c5a      	adds	r2, r3, #1
 8001144:	61ba      	str	r2, [r7, #24]
 8001146:	220d      	movs	r2, #13
 8001148:	701a      	strb	r2, [r3, #0]
 800114a:	e0c8      	b.n	80012de <parse_string+0x2be>
				case 't': *ptr2++='\t';	break;
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	1c5a      	adds	r2, r3, #1
 8001150:	61ba      	str	r2, [r7, #24]
 8001152:	2209      	movs	r2, #9
 8001154:	701a      	strb	r2, [r3, #0]
 8001156:	e0c2      	b.n	80012de <parse_string+0x2be>
				case 'u':	 /* transcode utf16 to utf8. */
					uc=parse_hex4(ptr+1);ptr+=4;	/* get the unicode char. */
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	3301      	adds	r3, #1
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fe79 	bl	8000e54 <parse_hex4>
 8001162:	6138      	str	r0, [r7, #16]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	3304      	adds	r3, #4
 8001168:	61fb      	str	r3, [r7, #28]

					if ((uc>=0xDC00 && uc<=0xDFFF) || uc==0)	break;	/* check for invalid.	*/
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001170:	d304      	bcc.n	800117c <parse_string+0x15c>
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8001178:	f0c0 80b0 	bcc.w	80012dc <parse_string+0x2bc>
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	2b00      	cmp	r3, #0
 8001180:	f000 80ac 	beq.w	80012dc <parse_string+0x2bc>

					if (uc>=0xD800 && uc<=0xDBFF)	/* UTF16 surrogate pairs.	*/
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 800118a:	d32d      	bcc.n	80011e8 <parse_string+0x1c8>
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001192:	d229      	bcs.n	80011e8 <parse_string+0x1c8>
					{
						if (ptr[1]!='\\' || ptr[2]!='u')	break;	/* missing second-half of surrogate.	*/
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	3301      	adds	r3, #1
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b5c      	cmp	r3, #92	; 0x5c
 800119c:	f040 809e 	bne.w	80012dc <parse_string+0x2bc>
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	3302      	adds	r3, #2
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b75      	cmp	r3, #117	; 0x75
 80011a8:	f040 8098 	bne.w	80012dc <parse_string+0x2bc>
						uc2=parse_hex4(ptr+3);ptr+=6;
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	3303      	adds	r3, #3
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fe4f 	bl	8000e54 <parse_hex4>
 80011b6:	60b8      	str	r0, [r7, #8]
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	3306      	adds	r3, #6
 80011bc:	61fb      	str	r3, [r7, #28]
						if (uc2<0xDC00 || uc2>0xDFFF)		break;	/* invalid second-half of surrogate.	*/
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80011c4:	f0c0 808a 	bcc.w	80012dc <parse_string+0x2bc>
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80011ce:	f080 8085 	bcs.w	80012dc <parse_string+0x2bc>
						uc=0x10000 + (((uc&0x3FF)<<10) | (uc2&0x3FF));
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	029a      	lsls	r2, r3, #10
 80011d6:	4b3f      	ldr	r3, [pc, #252]	; (80012d4 <parse_string+0x2b4>)
 80011d8:	4013      	ands	r3, r2
 80011da:	68ba      	ldr	r2, [r7, #8]
 80011dc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80011e0:	4313      	orrs	r3, r2
 80011e2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80011e6:	613b      	str	r3, [r7, #16]
					}

					len=4;if (uc<0x80) len=1;else if (uc<0x800) len=2;else if (uc<0x10000) len=3; ptr2+=len;
 80011e8:	2304      	movs	r3, #4
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	2b7f      	cmp	r3, #127	; 0x7f
 80011f0:	d802      	bhi.n	80011f8 <parse_string+0x1d8>
 80011f2:	2301      	movs	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	e00c      	b.n	8001212 <parse_string+0x1f2>
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80011fe:	d202      	bcs.n	8001206 <parse_string+0x1e6>
 8001200:	2302      	movs	r3, #2
 8001202:	617b      	str	r3, [r7, #20]
 8001204:	e005      	b.n	8001212 <parse_string+0x1f2>
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800120c:	d201      	bcs.n	8001212 <parse_string+0x1f2>
 800120e:	2303      	movs	r3, #3
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4413      	add	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	3b01      	subs	r3, #1
 800121e:	2b03      	cmp	r3, #3
 8001220:	d847      	bhi.n	80012b2 <parse_string+0x292>
 8001222:	a201      	add	r2, pc, #4	; (adr r2, 8001228 <parse_string+0x208>)
 8001224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001228:	08001299 	.word	0x08001299
 800122c:	08001279 	.word	0x08001279
 8001230:	08001259 	.word	0x08001259
 8001234:	08001239 	.word	0x08001239
					
					switch (len) {
						case 4: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001240:	b2db      	uxtb	r3, r3
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	3a01      	subs	r2, #1
 8001246:	61ba      	str	r2, [r7, #24]
 8001248:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800124c:	b2da      	uxtb	r2, r3
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	701a      	strb	r2, [r3, #0]
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	099b      	lsrs	r3, r3, #6
 8001256:	613b      	str	r3, [r7, #16]
						case 3: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001260:	b2db      	uxtb	r3, r3
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	3a01      	subs	r2, #1
 8001266:	61ba      	str	r2, [r7, #24]
 8001268:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800126c:	b2da      	uxtb	r2, r3
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	701a      	strb	r2, [r3, #0]
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	099b      	lsrs	r3, r3, #6
 8001276:	613b      	str	r3, [r7, #16]
						case 2: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001280:	b2db      	uxtb	r3, r3
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	3a01      	subs	r2, #1
 8001286:	61ba      	str	r2, [r7, #24]
 8001288:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800128c:	b2da      	uxtb	r2, r3
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	701a      	strb	r2, [r3, #0]
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	099b      	lsrs	r3, r3, #6
 8001296:	613b      	str	r3, [r7, #16]
						case 1: *--ptr2 =(uc | firstByteMark[len]);
 8001298:	4a0f      	ldr	r2, [pc, #60]	; (80012d8 <parse_string+0x2b8>)
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	4413      	add	r3, r2
 800129e:	781a      	ldrb	r2, [r3, #0]
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	69b9      	ldr	r1, [r7, #24]
 80012a6:	3901      	subs	r1, #1
 80012a8:	61b9      	str	r1, [r7, #24]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	b2da      	uxtb	r2, r3
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	701a      	strb	r2, [r3, #0]
					}
					ptr2+=len;
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4413      	add	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
					break;
 80012ba:	e010      	b.n	80012de <parse_string+0x2be>
				default:  *ptr2++=*ptr; break;
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	1c5a      	adds	r2, r3, #1
 80012c0:	61ba      	str	r2, [r7, #24]
 80012c2:	69fa      	ldr	r2, [r7, #28]
 80012c4:	7812      	ldrb	r2, [r2, #0]
 80012c6:	701a      	strb	r2, [r3, #0]
 80012c8:	e009      	b.n	80012de <parse_string+0x2be>
 80012ca:	bf00      	nop
 80012cc:	20000214 	.word	0x20000214
 80012d0:	20000000 	.word	0x20000000
 80012d4:	000ffc00 	.word	0x000ffc00
 80012d8:	080105b4 	.word	0x080105b4
			}
			ptr++;
 80012dc:	bf00      	nop
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	3301      	adds	r3, #1
 80012e2:	61fb      	str	r3, [r7, #28]
	while (*ptr!='\"' && *ptr)
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b22      	cmp	r3, #34	; 0x22
 80012ea:	d004      	beq.n	80012f6 <parse_string+0x2d6>
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f47f aed1 	bne.w	8001098 <parse_string+0x78>
		}
	}
	*ptr2=0;
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
	if (*ptr=='\"') ptr++;
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b22      	cmp	r3, #34	; 0x22
 8001302:	d102      	bne.n	800130a <parse_string+0x2ea>
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	3301      	adds	r3, #1
 8001308:	61fb      	str	r3, [r7, #28]
	item->valuestring=out;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	611a      	str	r2, [r3, #16]
	item->type=cJSON_String;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2204      	movs	r2, #4
 8001314:	60da      	str	r2, [r3, #12]
	return ptr;
 8001316:	69fb      	ldr	r3, [r7, #28]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3720      	adds	r7, #32
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <skip>:
static char *print_array(cJSON *item,int depth,int fmt,printbuffer *p);
static const char *parse_object(cJSON *item,const char *value);
static char *print_object(cJSON *item,int depth,int fmt,printbuffer *p);

/* Utility to jump whitespace and cr/lf */
static const char *skip(const char *in) {while (in && *in && (unsigned char)*in<=32) in++; return in;}
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	e002      	b.n	8001330 <skip+0x10>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	3301      	adds	r3, #1
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d007      	beq.n	8001346 <skip+0x26>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d003      	beq.n	8001346 <skip+0x26>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b20      	cmp	r3, #32
 8001344:	d9f1      	bls.n	800132a <skip+0xa>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4618      	mov	r0, r3
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr
	...

08001354 <cJSON_ParseWithOpts>:

/* Parse an object - create a new root, and populate. */
cJSON *cJSON_ParseWithOpts(const char *value,const char **return_parse_end,int require_null_terminated)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
	const char *end=0;
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]
	cJSON *c=cJSON_New_Item();
 8001364:	f7ff fc08 	bl	8000b78 <cJSON_New_Item>
 8001368:	6138      	str	r0, [r7, #16]
	ep=0;
 800136a:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <cJSON_ParseWithOpts+0x84>)
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
	if (!c) return 0;       /* memory fail */
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d101      	bne.n	800137a <cJSON_ParseWithOpts+0x26>
 8001376:	2300      	movs	r3, #0
 8001378:	e02a      	b.n	80013d0 <cJSON_ParseWithOpts+0x7c>

	end=parse_value(c,skip(value));
 800137a:	68f8      	ldr	r0, [r7, #12]
 800137c:	f7ff ffd0 	bl	8001320 <skip>
 8001380:	4603      	mov	r3, r0
 8001382:	4619      	mov	r1, r3
 8001384:	6938      	ldr	r0, [r7, #16]
 8001386:	f000 f837 	bl	80013f8 <parse_value>
 800138a:	6178      	str	r0, [r7, #20]
	if (!end)	{cJSON_Delete(c);return 0;}	/* parse failure. ep is set. */
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d104      	bne.n	800139c <cJSON_ParseWithOpts+0x48>
 8001392:	6938      	ldr	r0, [r7, #16]
 8001394:	f7ff fc08 	bl	8000ba8 <cJSON_Delete>
 8001398:	2300      	movs	r3, #0
 800139a:	e019      	b.n	80013d0 <cJSON_ParseWithOpts+0x7c>

	/* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
	if (require_null_terminated) {end=skip(end);if (*end) {cJSON_Delete(c);ep=end;return 0;}}
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d00f      	beq.n	80013c2 <cJSON_ParseWithOpts+0x6e>
 80013a2:	6978      	ldr	r0, [r7, #20]
 80013a4:	f7ff ffbc 	bl	8001320 <skip>
 80013a8:	6178      	str	r0, [r7, #20]
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d007      	beq.n	80013c2 <cJSON_ParseWithOpts+0x6e>
 80013b2:	6938      	ldr	r0, [r7, #16]
 80013b4:	f7ff fbf8 	bl	8000ba8 <cJSON_Delete>
 80013b8:	4a07      	ldr	r2, [pc, #28]	; (80013d8 <cJSON_ParseWithOpts+0x84>)
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	2300      	movs	r3, #0
 80013c0:	e006      	b.n	80013d0 <cJSON_ParseWithOpts+0x7c>
	if (return_parse_end) *return_parse_end=end;
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <cJSON_ParseWithOpts+0x7a>
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	697a      	ldr	r2, [r7, #20]
 80013cc:	601a      	str	r2, [r3, #0]
	return c;
 80013ce:	693b      	ldr	r3, [r7, #16]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000214 	.word	0x20000214

080013dc <cJSON_Parse>:
/* Default options for cJSON_Parse */
cJSON *cJSON_Parse(const char *value) {return cJSON_ParseWithOpts(value,0,0);}
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	2100      	movs	r1, #0
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7ff ffb3 	bl	8001354 <cJSON_ParseWithOpts>
 80013ee:	4603      	mov	r3, r0
 80013f0:	4618      	mov	r0, r3
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <parse_value>:
}


/* Parser core - when encountering text, process appropriately. */
static const char *parse_value(cJSON *item,const char *value)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
	if (!value)						return 0;	/* Fail on null. */
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <parse_value+0x14>
 8001408:	2300      	movs	r3, #0
 800140a:	e060      	b.n	80014ce <parse_value+0xd6>
	if (!strncmp(value,"null",4))	{ item->type=cJSON_NULL;  return value+4; }
 800140c:	2204      	movs	r2, #4
 800140e:	4932      	ldr	r1, [pc, #200]	; (80014d8 <parse_value+0xe0>)
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	f00b fdeb 	bl	800cfec <strncmp>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d105      	bne.n	8001428 <parse_value+0x30>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2202      	movs	r2, #2
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	3304      	adds	r3, #4
 8001426:	e052      	b.n	80014ce <parse_value+0xd6>
	if (!strncmp(value,"false",5))	{ item->type=cJSON_False; return value+5; }
 8001428:	2205      	movs	r2, #5
 800142a:	492c      	ldr	r1, [pc, #176]	; (80014dc <parse_value+0xe4>)
 800142c:	6838      	ldr	r0, [r7, #0]
 800142e:	f00b fddd 	bl	800cfec <strncmp>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d105      	bne.n	8001444 <parse_value+0x4c>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	3305      	adds	r3, #5
 8001442:	e044      	b.n	80014ce <parse_value+0xd6>
	if (!strncmp(value,"true",4))	{ item->type=cJSON_True; item->valueint=1;	return value+4; }
 8001444:	2204      	movs	r2, #4
 8001446:	4926      	ldr	r1, [pc, #152]	; (80014e0 <parse_value+0xe8>)
 8001448:	6838      	ldr	r0, [r7, #0]
 800144a:	f00b fdcf 	bl	800cfec <strncmp>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d108      	bne.n	8001466 <parse_value+0x6e>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	60da      	str	r2, [r3, #12]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2201      	movs	r2, #1
 800145e:	615a      	str	r2, [r3, #20]
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	3304      	adds	r3, #4
 8001464:	e033      	b.n	80014ce <parse_value+0xd6>
	if (*value=='\"')				{ return parse_string(item,value); }
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b22      	cmp	r3, #34	; 0x22
 800146c:	d105      	bne.n	800147a <parse_value+0x82>
 800146e:	6839      	ldr	r1, [r7, #0]
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff fdd5 	bl	8001020 <parse_string>
 8001476:	4603      	mov	r3, r0
 8001478:	e029      	b.n	80014ce <parse_value+0xd6>
	if (*value=='-' || (*value>='0' && *value<='9'))	{ return parse_number(item,value); }
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b2d      	cmp	r3, #45	; 0x2d
 8001480:	d007      	beq.n	8001492 <parse_value+0x9a>
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b2f      	cmp	r3, #47	; 0x2f
 8001488:	d909      	bls.n	800149e <parse_value+0xa6>
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2b39      	cmp	r3, #57	; 0x39
 8001490:	d805      	bhi.n	800149e <parse_value+0xa6>
 8001492:	6839      	ldr	r1, [r7, #0]
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fbcf 	bl	8000c38 <parse_number>
 800149a:	4603      	mov	r3, r0
 800149c:	e017      	b.n	80014ce <parse_value+0xd6>
	if (*value=='[')				{ return parse_array(item,value); }
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b5b      	cmp	r3, #91	; 0x5b
 80014a4:	d105      	bne.n	80014b2 <parse_value+0xba>
 80014a6:	6839      	ldr	r1, [r7, #0]
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f000 f81d 	bl	80014e8 <parse_array>
 80014ae:	4603      	mov	r3, r0
 80014b0:	e00d      	b.n	80014ce <parse_value+0xd6>
	if (*value=='{')				{ return parse_object(item,value); }
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b7b      	cmp	r3, #123	; 0x7b
 80014b8:	d105      	bne.n	80014c6 <parse_value+0xce>
 80014ba:	6839      	ldr	r1, [r7, #0]
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f000 f889 	bl	80015d4 <parse_object>
 80014c2:	4603      	mov	r3, r0
 80014c4:	e003      	b.n	80014ce <parse_value+0xd6>

	ep=value;return 0;	/* failure. */
 80014c6:	4a07      	ldr	r2, [pc, #28]	; (80014e4 <parse_value+0xec>)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	0801020c 	.word	0x0801020c
 80014dc:	08010214 	.word	0x08010214
 80014e0:	0801021c 	.word	0x0801021c
 80014e4:	20000214 	.word	0x20000214

080014e8 <parse_array>:
	return out;
}

/* Build an array from input text. */
static const char *parse_array(cJSON *item,const char *value)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
	cJSON *child;
	if (*value!='[')	{ep=value;return 0;}	/* not an array! */
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b5b      	cmp	r3, #91	; 0x5b
 80014f8:	d004      	beq.n	8001504 <parse_array+0x1c>
 80014fa:	4a35      	ldr	r2, [pc, #212]	; (80015d0 <parse_array+0xe8>)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	6013      	str	r3, [r2, #0]
 8001500:	2300      	movs	r3, #0
 8001502:	e060      	b.n	80015c6 <parse_array+0xde>

	item->type=cJSON_Array;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2205      	movs	r2, #5
 8001508:	60da      	str	r2, [r3, #12]
	value=skip(value+1);
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	3301      	adds	r3, #1
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff ff06 	bl	8001320 <skip>
 8001514:	6038      	str	r0, [r7, #0]
	if (*value==']') return value+1;	/* empty array. */
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b5d      	cmp	r3, #93	; 0x5d
 800151c:	d102      	bne.n	8001524 <parse_array+0x3c>
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	3301      	adds	r3, #1
 8001522:	e050      	b.n	80015c6 <parse_array+0xde>

	item->child=child=cJSON_New_Item();
 8001524:	f7ff fb28 	bl	8000b78 <cJSON_New_Item>
 8001528:	60f8      	str	r0, [r7, #12]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68fa      	ldr	r2, [r7, #12]
 800152e:	609a      	str	r2, [r3, #8]
	if (!item->child) return 0;		 /* memory fail */
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d101      	bne.n	800153c <parse_array+0x54>
 8001538:	2300      	movs	r3, #0
 800153a:	e044      	b.n	80015c6 <parse_array+0xde>
	value=skip(parse_value(child,skip(value)));	/* skip any spacing, get the value. */
 800153c:	6838      	ldr	r0, [r7, #0]
 800153e:	f7ff feef 	bl	8001320 <skip>
 8001542:	4603      	mov	r3, r0
 8001544:	4619      	mov	r1, r3
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f7ff ff56 	bl	80013f8 <parse_value>
 800154c:	4603      	mov	r3, r0
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff fee6 	bl	8001320 <skip>
 8001554:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d125      	bne.n	80015a8 <parse_array+0xc0>
 800155c:	2300      	movs	r3, #0
 800155e:	e032      	b.n	80015c6 <parse_array+0xde>

	while (*value==',')
	{
		cJSON *new_item;
		if (!(new_item=cJSON_New_Item())) return 0; 	/* memory fail */
 8001560:	f7ff fb0a 	bl	8000b78 <cJSON_New_Item>
 8001564:	60b8      	str	r0, [r7, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d101      	bne.n	8001570 <parse_array+0x88>
 800156c:	2300      	movs	r3, #0
 800156e:	e02a      	b.n	80015c6 <parse_array+0xde>
		child->next=new_item;new_item->prev=child;child=new_item;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	60fb      	str	r3, [r7, #12]
		value=skip(parse_value(child,skip(value+1)));
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	3301      	adds	r3, #1
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fecb 	bl	8001320 <skip>
 800158a:	4603      	mov	r3, r0
 800158c:	4619      	mov	r1, r3
 800158e:	68f8      	ldr	r0, [r7, #12]
 8001590:	f7ff ff32 	bl	80013f8 <parse_value>
 8001594:	4603      	mov	r3, r0
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fec2 	bl	8001320 <skip>
 800159c:	6038      	str	r0, [r7, #0]
		if (!value) return 0;	/* memory fail */
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d101      	bne.n	80015a8 <parse_array+0xc0>
 80015a4:	2300      	movs	r3, #0
 80015a6:	e00e      	b.n	80015c6 <parse_array+0xde>
	while (*value==',')
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b2c      	cmp	r3, #44	; 0x2c
 80015ae:	d0d7      	beq.n	8001560 <parse_array+0x78>
	}

	if (*value==']') return value+1;	/* end of array */
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b5d      	cmp	r3, #93	; 0x5d
 80015b6:	d102      	bne.n	80015be <parse_array+0xd6>
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	3301      	adds	r3, #1
 80015bc:	e003      	b.n	80015c6 <parse_array+0xde>
	ep=value;return 0;	/* malformed. */
 80015be:	4a04      	ldr	r2, [pc, #16]	; (80015d0 <parse_array+0xe8>)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20000214 	.word	0x20000214

080015d4 <parse_object>:
	return out;	
}

/* Build an object from the text. */
static const char *parse_object(cJSON *item,const char *value)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
	cJSON *child;
	if (*value!='{')	{ep=value;return 0;}	/* not an object! */
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b7b      	cmp	r3, #123	; 0x7b
 80015e4:	d004      	beq.n	80015f0 <parse_object+0x1c>
 80015e6:	4a59      	ldr	r2, [pc, #356]	; (800174c <parse_object+0x178>)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	6013      	str	r3, [r2, #0]
 80015ec:	2300      	movs	r3, #0
 80015ee:	e0a8      	b.n	8001742 <parse_object+0x16e>
	
	item->type=cJSON_Object;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2206      	movs	r2, #6
 80015f4:	60da      	str	r2, [r3, #12]
	value=skip(value+1);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	3301      	adds	r3, #1
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff fe90 	bl	8001320 <skip>
 8001600:	6038      	str	r0, [r7, #0]
	if (*value=='}') return value+1;	/* empty array. */
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b7d      	cmp	r3, #125	; 0x7d
 8001608:	d102      	bne.n	8001610 <parse_object+0x3c>
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	3301      	adds	r3, #1
 800160e:	e098      	b.n	8001742 <parse_object+0x16e>
	
	item->child=child=cJSON_New_Item();
 8001610:	f7ff fab2 	bl	8000b78 <cJSON_New_Item>
 8001614:	60f8      	str	r0, [r7, #12]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68fa      	ldr	r2, [r7, #12]
 800161a:	609a      	str	r2, [r3, #8]
	if (!item->child) return 0;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d101      	bne.n	8001628 <parse_object+0x54>
 8001624:	2300      	movs	r3, #0
 8001626:	e08c      	b.n	8001742 <parse_object+0x16e>
	value=skip(parse_string(child,skip(value)));
 8001628:	6838      	ldr	r0, [r7, #0]
 800162a:	f7ff fe79 	bl	8001320 <skip>
 800162e:	4603      	mov	r3, r0
 8001630:	4619      	mov	r1, r3
 8001632:	68f8      	ldr	r0, [r7, #12]
 8001634:	f7ff fcf4 	bl	8001020 <parse_string>
 8001638:	4603      	mov	r3, r0
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fe70 	bl	8001320 <skip>
 8001640:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d101      	bne.n	800164c <parse_object+0x78>
 8001648:	2300      	movs	r3, #0
 800164a:	e07a      	b.n	8001742 <parse_object+0x16e>
	child->string=child->valuestring;child->valuestring=0;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	621a      	str	r2, [r3, #32]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2200      	movs	r2, #0
 8001658:	611a      	str	r2, [r3, #16]
	if (*value!=':') {ep=value;return 0;}	/* fail! */
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b3a      	cmp	r3, #58	; 0x3a
 8001660:	d004      	beq.n	800166c <parse_object+0x98>
 8001662:	4a3a      	ldr	r2, [pc, #232]	; (800174c <parse_object+0x178>)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	2300      	movs	r3, #0
 800166a:	e06a      	b.n	8001742 <parse_object+0x16e>
	value=skip(parse_value(child,skip(value+1)));	/* skip any spacing, get the value. */
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	3301      	adds	r3, #1
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fe55 	bl	8001320 <skip>
 8001676:	4603      	mov	r3, r0
 8001678:	4619      	mov	r1, r3
 800167a:	68f8      	ldr	r0, [r7, #12]
 800167c:	f7ff febc 	bl	80013f8 <parse_value>
 8001680:	4603      	mov	r3, r0
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fe4c 	bl	8001320 <skip>
 8001688:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d149      	bne.n	8001724 <parse_object+0x150>
 8001690:	2300      	movs	r3, #0
 8001692:	e056      	b.n	8001742 <parse_object+0x16e>
	
	while (*value==',')
	{
		cJSON *new_item;
		if (!(new_item=cJSON_New_Item()))	return 0; /* memory fail */
 8001694:	f7ff fa70 	bl	8000b78 <cJSON_New_Item>
 8001698:	60b8      	str	r0, [r7, #8]
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <parse_object+0xd0>
 80016a0:	2300      	movs	r3, #0
 80016a2:	e04e      	b.n	8001742 <parse_object+0x16e>
		child->next=new_item;new_item->prev=child;child=new_item;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	68ba      	ldr	r2, [r7, #8]
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	68fa      	ldr	r2, [r7, #12]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	60fb      	str	r3, [r7, #12]
		value=skip(parse_string(child,skip(value+1)));
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	3301      	adds	r3, #1
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff fe31 	bl	8001320 <skip>
 80016be:	4603      	mov	r3, r0
 80016c0:	4619      	mov	r1, r3
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	f7ff fcac 	bl	8001020 <parse_string>
 80016c8:	4603      	mov	r3, r0
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fe28 	bl	8001320 <skip>
 80016d0:	6038      	str	r0, [r7, #0]
		if (!value) return 0;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d101      	bne.n	80016dc <parse_object+0x108>
 80016d8:	2300      	movs	r3, #0
 80016da:	e032      	b.n	8001742 <parse_object+0x16e>
		child->string=child->valuestring;child->valuestring=0;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	691a      	ldr	r2, [r3, #16]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	621a      	str	r2, [r3, #32]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2200      	movs	r2, #0
 80016e8:	611a      	str	r2, [r3, #16]
		if (*value!=':') {ep=value;return 0;}	/* fail! */
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	2b3a      	cmp	r3, #58	; 0x3a
 80016f0:	d004      	beq.n	80016fc <parse_object+0x128>
 80016f2:	4a16      	ldr	r2, [pc, #88]	; (800174c <parse_object+0x178>)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	6013      	str	r3, [r2, #0]
 80016f8:	2300      	movs	r3, #0
 80016fa:	e022      	b.n	8001742 <parse_object+0x16e>
		value=skip(parse_value(child,skip(value+1)));	/* skip any spacing, get the value. */
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	3301      	adds	r3, #1
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fe0d 	bl	8001320 <skip>
 8001706:	4603      	mov	r3, r0
 8001708:	4619      	mov	r1, r3
 800170a:	68f8      	ldr	r0, [r7, #12]
 800170c:	f7ff fe74 	bl	80013f8 <parse_value>
 8001710:	4603      	mov	r3, r0
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff fe04 	bl	8001320 <skip>
 8001718:	6038      	str	r0, [r7, #0]
		if (!value) return 0;
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <parse_object+0x150>
 8001720:	2300      	movs	r3, #0
 8001722:	e00e      	b.n	8001742 <parse_object+0x16e>
	while (*value==',')
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b2c      	cmp	r3, #44	; 0x2c
 800172a:	d0b3      	beq.n	8001694 <parse_object+0xc0>
	}
	
	if (*value=='}') return value+1;	/* end of array */
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b7d      	cmp	r3, #125	; 0x7d
 8001732:	d102      	bne.n	800173a <parse_object+0x166>
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	3301      	adds	r3, #1
 8001738:	e003      	b.n	8001742 <parse_object+0x16e>
	ep=value;return 0;	/* malformed. */
 800173a:	4a04      	ldr	r2, [pc, #16]	; (800174c <parse_object+0x178>)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	6013      	str	r3, [r2, #0]
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000214 	.word	0x20000214

08001750 <cJSON_GetObjectItem>:
}

/* Get Array size/item / object item. */
int    cJSON_GetArraySize(cJSON *array)							{cJSON *c=array->child; int i=0;while(c)i++,c=c->next;return i;}
cJSON *cJSON_GetArrayItem(cJSON *array,int item)				{cJSON *c=array->child; while (c && item>0) item--,c=c->next; return c;}
cJSON *cJSON_GetObjectItem(cJSON *object,const char *string)	{cJSON *c=object->child; while (c && cJSON_strcasecmp(c->string,string)) c=c->next; return c;}
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	e002      	b.n	8001768 <cJSON_GetObjectItem+0x18>
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d008      	beq.n	8001780 <cJSON_GetObjectItem+0x30>
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	6839      	ldr	r1, [r7, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff f991 	bl	8000a9c <cJSON_strcasecmp>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d1f0      	bne.n	8001762 <cJSON_GetObjectItem+0x12>
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <json_input>:
int Time_Server = 0;	//   
int Time_Client = 0;	//   

//    JSON
void json_input(char *text)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08e      	sub	sp, #56	; 0x38
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
	cJSON *json = cJSON_Parse(text);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f7ff fe21 	bl	80013dc <cJSON_Parse>
 800179a:	6378      	str	r0, [r7, #52]	; 0x34

	cJSON *stime = cJSON_GetObjectItem(json, "TIME");
 800179c:	499e      	ldr	r1, [pc, #632]	; (8001a18 <json_input+0x28c>)
 800179e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017a0:	f7ff ffd6 	bl	8001750 <cJSON_GetObjectItem>
 80017a4:	6338      	str	r0, [r7, #48]	; 0x30
	TIME = stime->valuestring;
 80017a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	4a9c      	ldr	r2, [pc, #624]	; (8001a1c <json_input+0x290>)
 80017ac:	6013      	str	r3, [r2, #0]
	Time_Server = atoi(TIME);
 80017ae:	4b9b      	ldr	r3, [pc, #620]	; (8001a1c <json_input+0x290>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f00a fe26 	bl	800c404 <atoi>
 80017b8:	4603      	mov	r3, r0
 80017ba:	4a99      	ldr	r2, [pc, #612]	; (8001a20 <json_input+0x294>)
 80017bc:	6013      	str	r3, [r2, #0]
	if(Time_Server > Time_Client)
 80017be:	4b98      	ldr	r3, [pc, #608]	; (8001a20 <json_input+0x294>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	4b98      	ldr	r3, [pc, #608]	; (8001a24 <json_input+0x298>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	f340 811b 	ble.w	8001a02 <json_input+0x276>
	{
		cJSON *sInstruction = cJSON_GetObjectItem(json, "INSTRUCTION");
 80017cc:	4996      	ldr	r1, [pc, #600]	; (8001a28 <json_input+0x29c>)
 80017ce:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017d0:	f7ff ffbe 	bl	8001750 <cJSON_GetObjectItem>
 80017d4:	62f8      	str	r0, [r7, #44]	; 0x2c
		INSTRUCTION = sInstruction->valuestring;
 80017d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	4a94      	ldr	r2, [pc, #592]	; (8001a2c <json_input+0x2a0>)
 80017dc:	6013      	str	r3, [r2, #0]

		if(strcmp(INSTRUCTION, "SET_PROGRAMM") == 0)
 80017de:	4b93      	ldr	r3, [pc, #588]	; (8001a2c <json_input+0x2a0>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4993      	ldr	r1, [pc, #588]	; (8001a30 <json_input+0x2a4>)
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7fe fcb3 	bl	8000150 <strcmp>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d168      	bne.n	80018c2 <json_input+0x136>
		{
			cJSON *sType = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "TYPE");
 80017f0:	4990      	ldr	r1, [pc, #576]	; (8001a34 <json_input+0x2a8>)
 80017f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017f4:	f7ff ffac 	bl	8001750 <cJSON_GetObjectItem>
 80017f8:	4603      	mov	r3, r0
 80017fa:	498f      	ldr	r1, [pc, #572]	; (8001a38 <json_input+0x2ac>)
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff ffa7 	bl	8001750 <cJSON_GetObjectItem>
 8001802:	61b8      	str	r0, [r7, #24]
			TYPE = sType->valuestring;
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	691b      	ldr	r3, [r3, #16]
 8001808:	4a8c      	ldr	r2, [pc, #560]	; (8001a3c <json_input+0x2b0>)
 800180a:	6013      	str	r3, [r2, #0]

			if(strcmp(TYPE, "SET_DIDO") == 0)	///      = ()
 800180c:	4b8b      	ldr	r3, [pc, #556]	; (8001a3c <json_input+0x2b0>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	498b      	ldr	r1, [pc, #556]	; (8001a40 <json_input+0x2b4>)
 8001812:	4618      	mov	r0, r3
 8001814:	f7fe fc9c 	bl	8000150 <strcmp>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	f040 80f7 	bne.w	8001a0e <json_input+0x282>
			{
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_IN");
 8001820:	4984      	ldr	r1, [pc, #528]	; (8001a34 <json_input+0x2a8>)
 8001822:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001824:	f7ff ff94 	bl	8001750 <cJSON_GetObjectItem>
 8001828:	4603      	mov	r3, r0
 800182a:	4986      	ldr	r1, [pc, #536]	; (8001a44 <json_input+0x2b8>)
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ff8f 	bl	8001750 <cJSON_GetObjectItem>
 8001832:	6178      	str	r0, [r7, #20]
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_IN");
 8001834:	497f      	ldr	r1, [pc, #508]	; (8001a34 <json_input+0x2a8>)
 8001836:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001838:	f7ff ff8a 	bl	8001750 <cJSON_GetObjectItem>
 800183c:	4603      	mov	r3, r0
 800183e:	4982      	ldr	r1, [pc, #520]	; (8001a48 <json_input+0x2bc>)
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff85 	bl	8001750 <cJSON_GetObjectItem>
 8001846:	6138      	str	r0, [r7, #16]
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 8001848:	497a      	ldr	r1, [pc, #488]	; (8001a34 <json_input+0x2a8>)
 800184a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800184c:	f7ff ff80 	bl	8001750 <cJSON_GetObjectItem>
 8001850:	4603      	mov	r3, r0
 8001852:	497e      	ldr	r1, [pc, #504]	; (8001a4c <json_input+0x2c0>)
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ff7b 	bl	8001750 <cJSON_GetObjectItem>
 800185a:	60f8      	str	r0, [r7, #12]
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 800185c:	4975      	ldr	r1, [pc, #468]	; (8001a34 <json_input+0x2a8>)
 800185e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001860:	f7ff ff76 	bl	8001750 <cJSON_GetObjectItem>
 8001864:	4603      	mov	r3, r0
 8001866:	497a      	ldr	r1, [pc, #488]	; (8001a50 <json_input+0x2c4>)
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff ff71 	bl	8001750 <cJSON_GetObjectItem>
 800186e:	60b8      	str	r0, [r7, #8]

				D_IN = s1->valuestring;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	4a77      	ldr	r2, [pc, #476]	; (8001a54 <json_input+0x2c8>)
 8001876:	6013      	str	r3, [r2, #0]
				VAR_IN = s2->valuestring;
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	4a76      	ldr	r2, [pc, #472]	; (8001a58 <json_input+0x2cc>)
 800187e:	6013      	str	r3, [r2, #0]
				D_OUT = s3->valuestring;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	691b      	ldr	r3, [r3, #16]
 8001884:	4a75      	ldr	r2, [pc, #468]	; (8001a5c <json_input+0x2d0>)
 8001886:	6013      	str	r3, [r2, #0]
				VAR_OUT = s4->valuestring;
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	4a74      	ldr	r2, [pc, #464]	; (8001a60 <json_input+0x2d4>)
 800188e:	6013      	str	r3, [r2, #0]

				cJSON_Delete(json);
 8001890:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001892:	f7ff f989 	bl	8000ba8 <cJSON_Delete>
				free(stime);
 8001896:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001898:	f00a fdea 	bl	800c470 <free>
				free(sInstruction);
 800189c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800189e:	f00a fde7 	bl	800c470 <free>
				free(sType);
 80018a2:	69b8      	ldr	r0, [r7, #24]
 80018a4:	f00a fde4 	bl	800c470 <free>
				free(s1);
 80018a8:	6978      	ldr	r0, [r7, #20]
 80018aa:	f00a fde1 	bl	800c470 <free>
				free(s2);
 80018ae:	6938      	ldr	r0, [r7, #16]
 80018b0:	f00a fdde 	bl	800c470 <free>
				free(s3);
 80018b4:	68f8      	ldr	r0, [r7, #12]
 80018b6:	f00a fddb 	bl	800c470 <free>
				free(s4);
 80018ba:	68b8      	ldr	r0, [r7, #8]
 80018bc:	f00a fdd8 	bl	800c470 <free>
	else
	{
		cJSON_Delete(json);
		free(stime);
	}
}
 80018c0:	e0a5      	b.n	8001a0e <json_input+0x282>
		else if(strcmp(INSTRUCTION, "UPDATE_FIRMWARE") == 0)
 80018c2:	4b5a      	ldr	r3, [pc, #360]	; (8001a2c <json_input+0x2a0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4967      	ldr	r1, [pc, #412]	; (8001a64 <json_input+0x2d8>)
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fc41 	bl	8000150 <strcmp>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f040 808f 	bne.w	80019f4 <json_input+0x268>
			cJSON *sType = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "TYPE");
 80018d6:	4957      	ldr	r1, [pc, #348]	; (8001a34 <json_input+0x2a8>)
 80018d8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80018da:	f7ff ff39 	bl	8001750 <cJSON_GetObjectItem>
 80018de:	4603      	mov	r3, r0
 80018e0:	4955      	ldr	r1, [pc, #340]	; (8001a38 <json_input+0x2ac>)
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff ff34 	bl	8001750 <cJSON_GetObjectItem>
 80018e8:	62b8      	str	r0, [r7, #40]	; 0x28
			TYPE = sType->valuestring;
 80018ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	4a53      	ldr	r2, [pc, #332]	; (8001a3c <json_input+0x2b0>)
 80018f0:	6013      	str	r3, [r2, #0]
			if(strcmp(TYPE, "FILE_DOWNLOAD") == 0)
 80018f2:	4b52      	ldr	r3, [pc, #328]	; (8001a3c <json_input+0x2b0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	495c      	ldr	r1, [pc, #368]	; (8001a68 <json_input+0x2dc>)
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7fe fc29 	bl	8000150 <strcmp>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d152      	bne.n	80019aa <json_input+0x21e>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "NAME");
 8001904:	494b      	ldr	r1, [pc, #300]	; (8001a34 <json_input+0x2a8>)
 8001906:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001908:	f7ff ff22 	bl	8001750 <cJSON_GetObjectItem>
 800190c:	4603      	mov	r3, r0
 800190e:	4957      	ldr	r1, [pc, #348]	; (8001a6c <json_input+0x2e0>)
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff1d 	bl	8001750 <cJSON_GetObjectItem>
 8001916:	6278      	str	r0, [r7, #36]	; 0x24
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VERSION");
 8001918:	4946      	ldr	r1, [pc, #280]	; (8001a34 <json_input+0x2a8>)
 800191a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800191c:	f7ff ff18 	bl	8001750 <cJSON_GetObjectItem>
 8001920:	4603      	mov	r3, r0
 8001922:	4953      	ldr	r1, [pc, #332]	; (8001a70 <json_input+0x2e4>)
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ff13 	bl	8001750 <cJSON_GetObjectItem>
 800192a:	6238      	str	r0, [r7, #32]
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SIZE");
 800192c:	4941      	ldr	r1, [pc, #260]	; (8001a34 <json_input+0x2a8>)
 800192e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001930:	f7ff ff0e 	bl	8001750 <cJSON_GetObjectItem>
 8001934:	4603      	mov	r3, r0
 8001936:	494f      	ldr	r1, [pc, #316]	; (8001a74 <json_input+0x2e8>)
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ff09 	bl	8001750 <cJSON_GetObjectItem>
 800193e:	61f8      	str	r0, [r7, #28]
				NAME_FW = s1->valuestring;
 8001940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	4a4c      	ldr	r2, [pc, #304]	; (8001a78 <json_input+0x2ec>)
 8001946:	6013      	str	r3, [r2, #0]
				VERSION_FW = s2->valuestring;
 8001948:	6a3b      	ldr	r3, [r7, #32]
 800194a:	691b      	ldr	r3, [r3, #16]
 800194c:	4a4b      	ldr	r2, [pc, #300]	; (8001a7c <json_input+0x2f0>)
 800194e:	6013      	str	r3, [r2, #0]
				SIZE_FW = s3->valuestring;
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	4a4a      	ldr	r2, [pc, #296]	; (8001a80 <json_input+0x2f4>)
 8001956:	6013      	str	r3, [r2, #0]
				firmware.NAME = NAME_FW;
 8001958:	4b47      	ldr	r3, [pc, #284]	; (8001a78 <json_input+0x2ec>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a49      	ldr	r2, [pc, #292]	; (8001a84 <json_input+0x2f8>)
 800195e:	6013      	str	r3, [r2, #0]
				firmware.VERSION = VERSION_FW;
 8001960:	4b46      	ldr	r3, [pc, #280]	; (8001a7c <json_input+0x2f0>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a47      	ldr	r2, [pc, #284]	; (8001a84 <json_input+0x2f8>)
 8001966:	6053      	str	r3, [r2, #4]
				firmware.SIZE = atoi(SIZE_FW);
 8001968:	4b45      	ldr	r3, [pc, #276]	; (8001a80 <json_input+0x2f4>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4618      	mov	r0, r3
 800196e:	f00a fd49 	bl	800c404 <atoi>
 8001972:	4603      	mov	r3, r0
 8001974:	4a43      	ldr	r2, [pc, #268]	; (8001a84 <json_input+0x2f8>)
 8001976:	6093      	str	r3, [r2, #8]
				firmware.check_UPD = true;
 8001978:	4b42      	ldr	r3, [pc, #264]	; (8001a84 <json_input+0x2f8>)
 800197a:	2201      	movs	r2, #1
 800197c:	731a      	strb	r2, [r3, #12]
				cJSON_Delete(json);
 800197e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001980:	f7ff f912 	bl	8000ba8 <cJSON_Delete>
				free(stime);
 8001984:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001986:	f00a fd73 	bl	800c470 <free>
				free(sInstruction);
 800198a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800198c:	f00a fd70 	bl	800c470 <free>
				free(sType);
 8001990:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001992:	f00a fd6d 	bl	800c470 <free>
				free(s1);
 8001996:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001998:	f00a fd6a 	bl	800c470 <free>
				free(s2);
 800199c:	6a38      	ldr	r0, [r7, #32]
 800199e:	f00a fd67 	bl	800c470 <free>
				free(s3);
 80019a2:	69f8      	ldr	r0, [r7, #28]
 80019a4:	f00a fd64 	bl	800c470 <free>
}
 80019a8:	e031      	b.n	8001a0e <json_input+0x282>
			else if(strcmp(TYPE, "RESET_MCU") == 0)
 80019aa:	4b24      	ldr	r3, [pc, #144]	; (8001a3c <json_input+0x2b0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4936      	ldr	r1, [pc, #216]	; (8001a88 <json_input+0x2fc>)
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7fe fbcd 	bl	8000150 <strcmp>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d10e      	bne.n	80019da <json_input+0x24e>
				cJSON_Delete(json);
 80019bc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80019be:	f7ff f8f3 	bl	8000ba8 <cJSON_Delete>
				free(stime);
 80019c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80019c4:	f00a fd54 	bl	800c470 <free>
				free(sInstruction);
 80019c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80019ca:	f00a fd51 	bl	800c470 <free>
				free(sType);
 80019ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019d0:	f00a fd4e 	bl	800c470 <free>
				HAL_NVIC_SystemReset();		// 
 80019d4:	f006 fe21 	bl	800861a <HAL_NVIC_SystemReset>
}
 80019d8:	e019      	b.n	8001a0e <json_input+0x282>
				cJSON_Delete(json);
 80019da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80019dc:	f7ff f8e4 	bl	8000ba8 <cJSON_Delete>
				free(stime);
 80019e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80019e2:	f00a fd45 	bl	800c470 <free>
				free(sInstruction);
 80019e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80019e8:	f00a fd42 	bl	800c470 <free>
				free(sType);
 80019ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019ee:	f00a fd3f 	bl	800c470 <free>
}
 80019f2:	e00c      	b.n	8001a0e <json_input+0x282>
			free(stime);
 80019f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80019f6:	f00a fd3b 	bl	800c470 <free>
			free(sInstruction);
 80019fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80019fc:	f00a fd38 	bl	800c470 <free>
}
 8001a00:	e005      	b.n	8001a0e <json_input+0x282>
		cJSON_Delete(json);
 8001a02:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001a04:	f7ff f8d0 	bl	8000ba8 <cJSON_Delete>
		free(stime);
 8001a08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a0a:	f00a fd31 	bl	800c470 <free>
}
 8001a0e:	bf00      	nop
 8001a10:	3738      	adds	r7, #56	; 0x38
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	08010228 	.word	0x08010228
 8001a1c:	2000024c 	.word	0x2000024c
 8001a20:	20000250 	.word	0x20000250
 8001a24:	20000254 	.word	0x20000254
 8001a28:	08010230 	.word	0x08010230
 8001a2c:	20000228 	.word	0x20000228
 8001a30:	0801023c 	.word	0x0801023c
 8001a34:	0801024c 	.word	0x0801024c
 8001a38:	08010254 	.word	0x08010254
 8001a3c:	2000022c 	.word	0x2000022c
 8001a40:	0801025c 	.word	0x0801025c
 8001a44:	08010268 	.word	0x08010268
 8001a48:	08010270 	.word	0x08010270
 8001a4c:	08010278 	.word	0x08010278
 8001a50:	08010280 	.word	0x08010280
 8001a54:	20000230 	.word	0x20000230
 8001a58:	20000238 	.word	0x20000238
 8001a5c:	20000234 	.word	0x20000234
 8001a60:	2000023c 	.word	0x2000023c
 8001a64:	08010288 	.word	0x08010288
 8001a68:	08010298 	.word	0x08010298
 8001a6c:	080102a8 	.word	0x080102a8
 8001a70:	080102b0 	.word	0x080102b0
 8001a74:	080102b8 	.word	0x080102b8
 8001a78:	20000240 	.word	0x20000240
 8001a7c:	20000244 	.word	0x20000244
 8001a80:	20000248 	.word	0x20000248
 8001a84:	20000218 	.word	0x20000218
 8001a88:	080102c0 	.word	0x080102c0

08001a8c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a9c:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001a9e:	4a27      	ldr	r2, [pc, #156]	; (8001b3c <MX_ADC1_Init+0xb0>)
 8001aa0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001aa2:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001aa4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aa8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001aaa:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ab0:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001abc:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001ac4:	2203      	movs	r2, #3
 8001ac6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ac8:	481b      	ldr	r0, [pc, #108]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001aca:	f006 f8cd 	bl	8007c68 <HAL_ADC_Init>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001ad4:	f000 fdde 	bl	8002694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001adc:	2301      	movs	r3, #1
 8001ade:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4813      	ldr	r0, [pc, #76]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001aea:	f006 fa85 	bl	8007ff8 <HAL_ADC_ConfigChannel>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001af4:	f000 fdce 	bl	8002694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001af8:	2301      	movs	r3, #1
 8001afa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001afc:	2302      	movs	r3, #2
 8001afe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b00:	1d3b      	adds	r3, r7, #4
 8001b02:	4619      	mov	r1, r3
 8001b04:	480c      	ldr	r0, [pc, #48]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001b06:	f006 fa77 	bl	8007ff8 <HAL_ADC_ConfigChannel>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001b10:	f000 fdc0 	bl	8002694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001b14:	2302      	movs	r3, #2
 8001b16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4805      	ldr	r0, [pc, #20]	; (8001b38 <MX_ADC1_Init+0xac>)
 8001b22:	f006 fa69 	bl	8007ff8 <HAL_ADC_ConfigChannel>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8001b2c:	f000 fdb2 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000258 	.word	0x20000258
 8001b3c:	40012400 	.word	0x40012400

08001b40 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 0310 	add.w	r3, r7, #16
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a28      	ldr	r2, [pc, #160]	; (8001bfc <HAL_ADC_MspInit+0xbc>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d149      	bne.n	8001bf4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b60:	4b27      	ldr	r3, [pc, #156]	; (8001c00 <HAL_ADC_MspInit+0xc0>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	4a26      	ldr	r2, [pc, #152]	; (8001c00 <HAL_ADC_MspInit+0xc0>)
 8001b66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b6a:	6193      	str	r3, [r2, #24]
 8001b6c:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <HAL_ADC_MspInit+0xc0>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b78:	4b21      	ldr	r3, [pc, #132]	; (8001c00 <HAL_ADC_MspInit+0xc0>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	4a20      	ldr	r2, [pc, #128]	; (8001c00 <HAL_ADC_MspInit+0xc0>)
 8001b7e:	f043 0304 	orr.w	r3, r3, #4
 8001b82:	6193      	str	r3, [r2, #24]
 8001b84:	4b1e      	ldr	r3, [pc, #120]	; (8001c00 <HAL_ADC_MspInit+0xc0>)
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	f003 0304 	and.w	r3, r3, #4
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = A_Current_Pin|B_Current_Pin|C_Current_Pin;
 8001b90:	2307      	movs	r3, #7
 8001b92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b94:	2303      	movs	r3, #3
 8001b96:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4819      	ldr	r0, [pc, #100]	; (8001c04 <HAL_ADC_MspInit+0xc4>)
 8001ba0:	f006 ff3a 	bl	8008a18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001ba4:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001ba6:	4a19      	ldr	r2, [pc, #100]	; (8001c0c <HAL_ADC_MspInit+0xcc>)
 8001ba8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001baa:	4b17      	ldr	r3, [pc, #92]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bb0:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bb8:	2280      	movs	r2, #128	; 0x80
 8001bba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bc2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bc4:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001bcc:	4b0e      	ldr	r3, [pc, #56]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bce:	2220      	movs	r2, #32
 8001bd0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001bd2:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bd8:	480b      	ldr	r0, [pc, #44]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bda:	f006 fd2f 	bl	800863c <HAL_DMA_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001be4:	f000 fd56 	bl	8002694 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a07      	ldr	r2, [pc, #28]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bec:	621a      	str	r2, [r3, #32]
 8001bee:	4a06      	ldr	r2, [pc, #24]	; (8001c08 <HAL_ADC_MspInit+0xc8>)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001bf4:	bf00      	nop
 8001bf6:	3720      	adds	r7, #32
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40012400 	.word	0x40012400
 8001c00:	40021000 	.word	0x40021000
 8001c04:	40010800 	.word	0x40010800
 8001c08:	20000288 	.word	0x20000288
 8001c0c:	40020008 	.word	0x40020008

08001c10 <clear_string>:
char DBG_str[DBG_RX_BUFFER_SIZE] = {0,};


//   \r  \n  
void clear_string(char *src)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	char *dst = NULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60fb      	str	r3, [r7, #12]
	if(!src) return;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d02f      	beq.n	8001c82 <clear_string+0x72>
	uint8_t i = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	72fb      	strb	r3, [r7, #11]

	for(dst = src; *src; src++)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	e022      	b.n	8001c72 <clear_string+0x62>
	{
		if(i < 2 && (*src == '\n' || *src == '\r'))
 8001c2c:	7afb      	ldrb	r3, [r7, #11]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d80b      	bhi.n	8001c4a <clear_string+0x3a>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	2b0a      	cmp	r3, #10
 8001c38:	d003      	beq.n	8001c42 <clear_string+0x32>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b0d      	cmp	r3, #13
 8001c40:	d103      	bne.n	8001c4a <clear_string+0x3a>
		{
			i++;
 8001c42:	7afb      	ldrb	r3, [r7, #11]
 8001c44:	3301      	adds	r3, #1
 8001c46:	72fb      	strb	r3, [r7, #11]
			continue;
 8001c48:	e010      	b.n	8001c6c <clear_string+0x5c>
		}
		else if(*src == '\n' || *src == '\r') *src = ' ';
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b0a      	cmp	r3, #10
 8001c50:	d003      	beq.n	8001c5a <clear_string+0x4a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b0d      	cmp	r3, #13
 8001c58:	d102      	bne.n	8001c60 <clear_string+0x50>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2220      	movs	r2, #32
 8001c5e:	701a      	strb	r2, [r3, #0]

		*dst++ = *src;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	1c5a      	adds	r2, r3, #1
 8001c64:	60fa      	str	r2, [r7, #12]
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	7812      	ldrb	r2, [r2, #0]
 8001c6a:	701a      	strb	r2, [r3, #0]
	for(dst = src; *src; src++)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	607b      	str	r3, [r7, #4]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1d8      	bne.n	8001c2c <clear_string+0x1c>
	}

	*dst = 0;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
 8001c80:	e000      	b.n	8001c84 <clear_string+0x74>
	if(!src) return;
 8001c82:	bf00      	nop
}
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr

08001c8c <USART_Tx>:
//    USART3
// 
void USART_Tx(unsigned char Data)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
	while(!(USART1->SR & USART_SR_TC));
 8001c96:	bf00      	nop
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <USART_Tx+0x28>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0f9      	beq.n	8001c98 <USART_Tx+0xc>
	USART1->DR = Data;
 8001ca4:	4a03      	ldr	r2, [pc, #12]	; (8001cb4 <USART_Tx+0x28>)
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	6053      	str	r3, [r2, #4]
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	40013800 	.word	0x40013800

08001cb8 <SEND_str>:
//  
//   
void SEND_str(char * string)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	73fb      	strb	r3, [r7, #15]
	while(string[i])
 8001cc4:	e009      	b.n	8001cda <SEND_str+0x22>
	{
		USART_Tx(string[i]);
 8001cc6:	7bfb      	ldrb	r3, [r7, #15]
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	4413      	add	r3, r2
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff ffdc 	bl	8001c8c <USART_Tx>
		i++;
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	73fb      	strb	r3, [r7, #15]
	while(string[i])
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	4413      	add	r3, r2
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1ef      	bne.n	8001cc6 <SEND_str+0xe>
	}
}
 8001ce6:	bf00      	nop
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <DEBUG_main>:
//    COM 
void DEBUG_main(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
	if(dbg_available())
 8001cf6:	f001 fc41 	bl	800357c <dbg_available>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d078      	beq.n	8001df2 <DEBUG_main+0x102>
	{
		uint16_t i = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	80fb      	strh	r3, [r7, #6]
		uint8_t fdbg = 1;
 8001d04:	2301      	movs	r3, #1
 8001d06:	717b      	strb	r3, [r7, #5]
		memset(DBG_buf, 0, DBG_RX_BUFFER_SIZE);
 8001d08:	f240 4206 	movw	r2, #1030	; 0x406
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	483b      	ldr	r0, [pc, #236]	; (8001dfc <DEBUG_main+0x10c>)
 8001d10:	f00a fbc4 	bl	800c49c <memset>
		HAL_Delay(50);
 8001d14:	2032      	movs	r0, #50	; 0x32
 8001d16:	f005 ff83 	bl	8007c20 <HAL_Delay>

		while(dbg_available())
 8001d1a:	e012      	b.n	8001d42 <DEBUG_main+0x52>
		{
			DBG_buf[i++] = dbg_read();
 8001d1c:	f001 fc50 	bl	80035c0 <dbg_read>
 8001d20:	4603      	mov	r3, r0
 8001d22:	4619      	mov	r1, r3
 8001d24:	88fb      	ldrh	r3, [r7, #6]
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	80fa      	strh	r2, [r7, #6]
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	b2c9      	uxtb	r1, r1
 8001d2e:	4b33      	ldr	r3, [pc, #204]	; (8001dfc <DEBUG_main+0x10c>)
 8001d30:	5499      	strb	r1, [r3, r2]
			if(i > DBG_RX_BUFFER_SIZE - 1)
 8001d32:	88fb      	ldrh	r3, [r7, #6]
 8001d34:	f240 4205 	movw	r2, #1029	; 0x405
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d808      	bhi.n	8001d4e <DEBUG_main+0x5e>
				break;
			HAL_Delay(1);
 8001d3c:	2001      	movs	r0, #1
 8001d3e:	f005 ff6f 	bl	8007c20 <HAL_Delay>
		while(dbg_available())
 8001d42:	f001 fc1b 	bl	800357c <dbg_available>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1e7      	bne.n	8001d1c <DEBUG_main+0x2c>
 8001d4c:	e000      	b.n	8001d50 <DEBUG_main+0x60>
				break;
 8001d4e:	bf00      	nop
		}
		clear_string(DBG_buf);
 8001d50:	482a      	ldr	r0, [pc, #168]	; (8001dfc <DEBUG_main+0x10c>)
 8001d52:	f7ff ff5d 	bl	8001c10 <clear_string>
		//---------------------------------------------Old function---------------------------------------------
		if(strstr(DBG_buf, "TEST") != NULL)
 8001d56:	492a      	ldr	r1, [pc, #168]	; (8001e00 <DEBUG_main+0x110>)
 8001d58:	4828      	ldr	r0, [pc, #160]	; (8001dfc <DEBUG_main+0x10c>)
 8001d5a:	f00b f95b 	bl	800d014 <strstr>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <DEBUG_main+0x7c>
		{
			SEND_str("THE DEVICE IS WORKING\n");
 8001d64:	4827      	ldr	r0, [pc, #156]	; (8001e04 <DEBUG_main+0x114>)
 8001d66:	f7ff ffa7 	bl	8001cb8 <SEND_str>
 8001d6a:	e038      	b.n	8001dde <DEBUG_main+0xee>
		}
		//-------------------------------------------End Old function-------------------------------------------
		//------------------------------------------------SD_CARD-----------------------------------------------
		else if(strstr(DBG_buf, "READ_SD") != NULL)
 8001d6c:	4926      	ldr	r1, [pc, #152]	; (8001e08 <DEBUG_main+0x118>)
 8001d6e:	4823      	ldr	r0, [pc, #140]	; (8001dfc <DEBUG_main+0x10c>)
 8001d70:	f00b f950 	bl	800d014 <strstr>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d002      	beq.n	8001d80 <DEBUG_main+0x90>
		{
			my_read_file();
 8001d7a:	f003 ff43 	bl	8005c04 <my_read_file>
 8001d7e:	e02e      	b.n	8001dde <DEBUG_main+0xee>
		}
		else if(strstr(DBG_buf, "WRITE_SD") != NULL)
 8001d80:	4922      	ldr	r1, [pc, #136]	; (8001e0c <DEBUG_main+0x11c>)
 8001d82:	481e      	ldr	r0, [pc, #120]	; (8001dfc <DEBUG_main+0x10c>)
 8001d84:	f00b f946 	bl	800d014 <strstr>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d004      	beq.n	8001d98 <DEBUG_main+0xa8>
		{
//			test_create_json();
			my_write_file_json("TestFile.txt", "text_testing");
 8001d8e:	4920      	ldr	r1, [pc, #128]	; (8001e10 <DEBUG_main+0x120>)
 8001d90:	4820      	ldr	r0, [pc, #128]	; (8001e14 <DEBUG_main+0x124>)
 8001d92:	f003 ffd5 	bl	8005d40 <my_write_file_json>
 8001d96:	e022      	b.n	8001dde <DEBUG_main+0xee>
		}
		//------------------------------------------------------------------------------------------------------
		//--------------------------------------------UPDATE_FIRMWARE-------------------------------------------
		else if(strstr(DBG_buf, "UPDATE_FIRMWARE") != NULL)
 8001d98:	491f      	ldr	r1, [pc, #124]	; (8001e18 <DEBUG_main+0x128>)
 8001d9a:	4818      	ldr	r0, [pc, #96]	; (8001dfc <DEBUG_main+0x10c>)
 8001d9c:	f00b f93a 	bl	800d014 <strstr>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <DEBUG_main+0xbe>
		{
			json_input("{\"INSTRUCTION\":\"UPDATE_FIRMWARE\",\"COMMAND\":{\"TYPE\":\"FILE_DOWNLOAD\",\"NAME\":\"blink_gpio\",\"VERSION\":\"v.0.0.1\",\"SIZE\":\"248\"},\"TIME\":\"1122334455\"}");
 8001da6:	481d      	ldr	r0, [pc, #116]	; (8001e1c <DEBUG_main+0x12c>)
 8001da8:	f7ff fcf0 	bl	800178c <json_input>
 8001dac:	e017      	b.n	8001dde <DEBUG_main+0xee>
		}
		else if(strstr(DBG_buf, "RESET_MCU") != NULL)
 8001dae:	491c      	ldr	r1, [pc, #112]	; (8001e20 <DEBUG_main+0x130>)
 8001db0:	4812      	ldr	r0, [pc, #72]	; (8001dfc <DEBUG_main+0x10c>)
 8001db2:	f00b f92f 	bl	800d014 <strstr>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d003      	beq.n	8001dc4 <DEBUG_main+0xd4>
		{
			json_input("{\"INSTRUCTION\":\"UPDATE_FIRMWARE\",\"COMMAND\":{\"TYPE\":\"RESET_MCU\"},\"TIME\":\"1122334455\"}");
 8001dbc:	4819      	ldr	r0, [pc, #100]	; (8001e24 <DEBUG_main+0x134>)
 8001dbe:	f7ff fce5 	bl	800178c <json_input>
 8001dc2:	e00c      	b.n	8001dde <DEBUG_main+0xee>
		}
		//------------------------------------------------------------------------------------------------------
		else	//     
		{
			snprintf(DBG_str, DBG_RX_BUFFER_SIZE, "%s", DBG_buf);
 8001dc4:	4b0d      	ldr	r3, [pc, #52]	; (8001dfc <DEBUG_main+0x10c>)
 8001dc6:	4a18      	ldr	r2, [pc, #96]	; (8001e28 <DEBUG_main+0x138>)
 8001dc8:	f240 4106 	movw	r1, #1030	; 0x406
 8001dcc:	4817      	ldr	r0, [pc, #92]	; (8001e2c <DEBUG_main+0x13c>)
 8001dce:	f00b f8b9 	bl	800cf44 <sniprintf>
			SEND_str(DBG_str);
 8001dd2:	4816      	ldr	r0, [pc, #88]	; (8001e2c <DEBUG_main+0x13c>)
 8001dd4:	f7ff ff70 	bl	8001cb8 <SEND_str>
			json_input(DBG_str);
 8001dd8:	4814      	ldr	r0, [pc, #80]	; (8001e2c <DEBUG_main+0x13c>)
 8001dda:	f7ff fcd7 	bl	800178c <json_input>
		}
		if(fdbg)
 8001dde:	797b      	ldrb	r3, [r7, #5]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d006      	beq.n	8001df2 <DEBUG_main+0x102>
		{
			snprintf(DBG_str, DBG_RX_BUFFER_SIZE, "%s\n", DBG_buf);
 8001de4:	4b05      	ldr	r3, [pc, #20]	; (8001dfc <DEBUG_main+0x10c>)
 8001de6:	4a12      	ldr	r2, [pc, #72]	; (8001e30 <DEBUG_main+0x140>)
 8001de8:	f240 4106 	movw	r1, #1030	; 0x406
 8001dec:	480f      	ldr	r0, [pc, #60]	; (8001e2c <DEBUG_main+0x13c>)
 8001dee:	f00b f8a9 	bl	800cf44 <sniprintf>
		}
	}
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200002cc 	.word	0x200002cc
 8001e00:	080102cc 	.word	0x080102cc
 8001e04:	080102d4 	.word	0x080102d4
 8001e08:	080102ec 	.word	0x080102ec
 8001e0c:	080102f4 	.word	0x080102f4
 8001e10:	08010300 	.word	0x08010300
 8001e14:	08010310 	.word	0x08010310
 8001e18:	08010320 	.word	0x08010320
 8001e1c:	08010330 	.word	0x08010330
 8001e20:	080103c0 	.word	0x080103c0
 8001e24:	080103cc 	.word	0x080103cc
 8001e28:	08010424 	.word	0x08010424
 8001e2c:	200006d4 	.word	0x200006d4
 8001e30:	08010428 	.word	0x08010428

08001e34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e3a:	4b0c      	ldr	r3, [pc, #48]	; (8001e6c <MX_DMA_Init+0x38>)
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <MX_DMA_Init+0x38>)
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	6153      	str	r3, [r2, #20]
 8001e46:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <MX_DMA_Init+0x38>)
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	607b      	str	r3, [r7, #4]
 8001e50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2100      	movs	r1, #0
 8001e56:	200b      	movs	r0, #11
 8001e58:	f006 fbb5 	bl	80085c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e5c:	200b      	movs	r0, #11
 8001e5e:	f006 fbce 	bl	80085fe <HAL_NVIC_EnableIRQ>

}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40021000 	.word	0x40021000

08001e70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b088      	sub	sp, #32
 8001e74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e76:	f107 0310 	add.w	r3, r7, #16
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]
 8001e82:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e84:	4b5e      	ldr	r3, [pc, #376]	; (8002000 <MX_GPIO_Init+0x190>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	4a5d      	ldr	r2, [pc, #372]	; (8002000 <MX_GPIO_Init+0x190>)
 8001e8a:	f043 0310 	orr.w	r3, r3, #16
 8001e8e:	6193      	str	r3, [r2, #24]
 8001e90:	4b5b      	ldr	r3, [pc, #364]	; (8002000 <MX_GPIO_Init+0x190>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0310 	and.w	r3, r3, #16
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e9c:	4b58      	ldr	r3, [pc, #352]	; (8002000 <MX_GPIO_Init+0x190>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	4a57      	ldr	r2, [pc, #348]	; (8002000 <MX_GPIO_Init+0x190>)
 8001ea2:	f043 0320 	orr.w	r3, r3, #32
 8001ea6:	6193      	str	r3, [r2, #24]
 8001ea8:	4b55      	ldr	r3, [pc, #340]	; (8002000 <MX_GPIO_Init+0x190>)
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	f003 0320 	and.w	r3, r3, #32
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb4:	4b52      	ldr	r3, [pc, #328]	; (8002000 <MX_GPIO_Init+0x190>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	4a51      	ldr	r2, [pc, #324]	; (8002000 <MX_GPIO_Init+0x190>)
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	6193      	str	r3, [r2, #24]
 8001ec0:	4b4f      	ldr	r3, [pc, #316]	; (8002000 <MX_GPIO_Init+0x190>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ecc:	4b4c      	ldr	r3, [pc, #304]	; (8002000 <MX_GPIO_Init+0x190>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a4b      	ldr	r2, [pc, #300]	; (8002000 <MX_GPIO_Init+0x190>)
 8001ed2:	f043 0308 	orr.w	r3, r3, #8
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b49      	ldr	r3, [pc, #292]	; (8002000 <MX_GPIO_Init+0x190>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	603b      	str	r3, [r7, #0]
 8001ee2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|mcuFAIL_Pin, GPIO_PIN_RESET);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001eea:	4846      	ldr	r0, [pc, #280]	; (8002004 <MX_GPIO_Init+0x194>)
 8001eec:	f006 ff2f 	bl	8008d4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, mcuINT_Pin|mcuCLOSE_Pin|mcuOPEN_Pin|mcuREADY_Pin, GPIO_PIN_RESET);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001ef6:	4844      	ldr	r0, [pc, #272]	; (8002008 <MX_GPIO_Init+0x198>)
 8001ef8:	f006 ff29 	bl	8008d4e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = distCLOSE_Pin|distSTOP_Pin|distINT_Pin|distHIGHP_Pin
 8001efc:	f24e 0307 	movw	r3, #57351	; 0xe007
 8001f00:	613b      	str	r3, [r7, #16]
                          |handOPEN_Pin|handCLOSE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f02:	4b42      	ldr	r3, [pc, #264]	; (800200c <MX_GPIO_Init+0x19c>)
 8001f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f0a:	f107 0310 	add.w	r3, r7, #16
 8001f0e:	4619      	mov	r1, r3
 8001f10:	483d      	ldr	r0, [pc, #244]	; (8002008 <MX_GPIO_Init+0x198>)
 8001f12:	f006 fd81 	bl	8008a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = handCTRL_Pin|CD_Pin;
 8001f16:	2318      	movs	r3, #24
 8001f18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f22:	f107 0310 	add.w	r3, r7, #16
 8001f26:	4619      	mov	r1, r3
 8001f28:	4837      	ldr	r0, [pc, #220]	; (8002008 <MX_GPIO_Init+0x198>)
 8001f2a:	f006 fd75 	bl	8008a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CS_Pin|mcuFAIL_Pin;
 8001f2e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f34:	2301      	movs	r3, #1
 8001f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f40:	f107 0310 	add.w	r3, r7, #16
 8001f44:	4619      	mov	r1, r3
 8001f46:	482f      	ldr	r0, [pc, #188]	; (8002004 <MX_GPIO_Init+0x194>)
 8001f48:	f006 fd66 	bl	8008a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BT1_Pin|BT2_Pin|BT3_Pin|SELFP_CLOSEmcu_Pin
 8001f4c:	f24f 0307 	movw	r3, #61447	; 0xf007
 8001f50:	613b      	str	r3, [r7, #16]
                          |SELFP_OPENmcu_Pin|HIGHP_CLOSEmcu_Pin|HIGHP_OPENmcu_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5a:	f107 0310 	add.w	r3, r7, #16
 8001f5e:	4619      	mov	r1, r3
 8001f60:	482b      	ldr	r0, [pc, #172]	; (8002010 <MX_GPIO_Init+0x1a0>)
 8001f62:	f006 fd59 	bl	8008a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = mcuINT_Pin|mcuCLOSE_Pin|mcuOPEN_Pin|mcuREADY_Pin;
 8001f66:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001f6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f74:	2302      	movs	r3, #2
 8001f76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f78:	f107 0310 	add.w	r3, r7, #16
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4822      	ldr	r0, [pc, #136]	; (8002008 <MX_GPIO_Init+0x198>)
 8001f80:	f006 fd4a 	bl	8008a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CLOSEmcu_Pin|OPENmcu_Pin;
 8001f84:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001f88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f8a:	4b20      	ldr	r3, [pc, #128]	; (800200c <MX_GPIO_Init+0x19c>)
 8001f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	f107 0310 	add.w	r3, r7, #16
 8001f96:	4619      	mov	r1, r3
 8001f98:	481a      	ldr	r0, [pc, #104]	; (8002004 <MX_GPIO_Init+0x194>)
 8001f9a:	f006 fd3d 	bl	8008a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = distOPEN_Pin;
 8001f9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fa4:	4b19      	ldr	r3, [pc, #100]	; (800200c <MX_GPIO_Init+0x19c>)
 8001fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(distOPEN_GPIO_Port, &GPIO_InitStruct);
 8001fac:	f107 0310 	add.w	r3, r7, #16
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4817      	ldr	r0, [pc, #92]	; (8002010 <MX_GPIO_Init+0x1a0>)
 8001fb4:	f006 fd30 	bl	8008a18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2100      	movs	r1, #0
 8001fbc:	2006      	movs	r0, #6
 8001fbe:	f006 fb02 	bl	80085c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001fc2:	2006      	movs	r0, #6
 8001fc4:	f006 fb1b 	bl	80085fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2100      	movs	r1, #0
 8001fcc:	2007      	movs	r0, #7
 8001fce:	f006 fafa 	bl	80085c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001fd2:	2007      	movs	r0, #7
 8001fd4:	f006 fb13 	bl	80085fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2100      	movs	r1, #0
 8001fdc:	2008      	movs	r0, #8
 8001fde:	f006 faf2 	bl	80085c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001fe2:	2008      	movs	r0, #8
 8001fe4:	f006 fb0b 	bl	80085fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2100      	movs	r1, #0
 8001fec:	2028      	movs	r0, #40	; 0x28
 8001fee:	f006 faea 	bl	80085c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ff2:	2028      	movs	r0, #40	; 0x28
 8001ff4:	f006 fb03 	bl	80085fe <HAL_NVIC_EnableIRQ>

}
 8001ff8:	bf00      	nop
 8001ffa:	3720      	adds	r7, #32
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40021000 	.word	0x40021000
 8002004:	40010800 	.word	0x40010800
 8002008:	40011000 	.word	0x40011000
 800200c:	10110000 	.word	0x10110000
 8002010:	40010c00 	.word	0x40010c00

08002014 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002018:	4b12      	ldr	r3, [pc, #72]	; (8002064 <MX_I2C2_Init+0x50>)
 800201a:	4a13      	ldr	r2, [pc, #76]	; (8002068 <MX_I2C2_Init+0x54>)
 800201c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800201e:	4b11      	ldr	r3, [pc, #68]	; (8002064 <MX_I2C2_Init+0x50>)
 8002020:	4a12      	ldr	r2, [pc, #72]	; (800206c <MX_I2C2_Init+0x58>)
 8002022:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002024:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <MX_I2C2_Init+0x50>)
 8002026:	2200      	movs	r2, #0
 8002028:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800202a:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <MX_I2C2_Init+0x50>)
 800202c:	2200      	movs	r2, #0
 800202e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002030:	4b0c      	ldr	r3, [pc, #48]	; (8002064 <MX_I2C2_Init+0x50>)
 8002032:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002036:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002038:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <MX_I2C2_Init+0x50>)
 800203a:	2200      	movs	r2, #0
 800203c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800203e:	4b09      	ldr	r3, [pc, #36]	; (8002064 <MX_I2C2_Init+0x50>)
 8002040:	2200      	movs	r2, #0
 8002042:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002044:	4b07      	ldr	r3, [pc, #28]	; (8002064 <MX_I2C2_Init+0x50>)
 8002046:	2200      	movs	r2, #0
 8002048:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800204a:	4b06      	ldr	r3, [pc, #24]	; (8002064 <MX_I2C2_Init+0x50>)
 800204c:	2200      	movs	r2, #0
 800204e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002050:	4804      	ldr	r0, [pc, #16]	; (8002064 <MX_I2C2_Init+0x50>)
 8002052:	f006 fead 	bl	8008db0 <HAL_I2C_Init>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800205c:	f000 fb1a 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000adc 	.word	0x20000adc
 8002068:	40005800 	.word	0x40005800
 800206c:	000186a0 	.word	0x000186a0

08002070 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002078:	f107 0310 	add.w	r3, r7, #16
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a16      	ldr	r2, [pc, #88]	; (80020e4 <HAL_I2C_MspInit+0x74>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d124      	bne.n	80020da <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002090:	4b15      	ldr	r3, [pc, #84]	; (80020e8 <HAL_I2C_MspInit+0x78>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	4a14      	ldr	r2, [pc, #80]	; (80020e8 <HAL_I2C_MspInit+0x78>)
 8002096:	f043 0308 	orr.w	r3, r3, #8
 800209a:	6193      	str	r3, [r2, #24]
 800209c:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <HAL_I2C_MspInit+0x78>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	f003 0308 	and.w	r3, r3, #8
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 80020a8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80020ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ae:	2312      	movs	r3, #18
 80020b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020b2:	2303      	movs	r3, #3
 80020b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b6:	f107 0310 	add.w	r3, r7, #16
 80020ba:	4619      	mov	r1, r3
 80020bc:	480b      	ldr	r0, [pc, #44]	; (80020ec <HAL_I2C_MspInit+0x7c>)
 80020be:	f006 fcab 	bl	8008a18 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020c2:	4b09      	ldr	r3, [pc, #36]	; (80020e8 <HAL_I2C_MspInit+0x78>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	4a08      	ldr	r2, [pc, #32]	; (80020e8 <HAL_I2C_MspInit+0x78>)
 80020c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020cc:	61d3      	str	r3, [r2, #28]
 80020ce:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <HAL_I2C_MspInit+0x78>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020d6:	60bb      	str	r3, [r7, #8]
 80020d8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80020da:	bf00      	nop
 80020dc:	3720      	adds	r7, #32
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40005800 	.word	0x40005800
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40010c00 	.word	0x40010c00

080020f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020f4:	f005 fd32 	bl	8007b5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020f8:	f000 f84a 	bl	8002190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020fc:	f7ff feb8 	bl	8001e70 <MX_GPIO_Init>
  MX_DMA_Init();
 8002100:	f7ff fe98 	bl	8001e34 <MX_DMA_Init>
  MX_ADC1_Init();
 8002104:	f7ff fcc2 	bl	8001a8c <MX_ADC1_Init>
  MX_RTC_Init();
 8002108:	f000 faca 	bl	80026a0 <MX_RTC_Init>
  MX_WWDG_Init();
 800210c:	f001 fa9e 	bl	800364c <MX_WWDG_Init>
  MX_TIM1_Init();
 8002110:	f000 fd4e 	bl	8002bb0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002114:	f000 fdea 	bl	8002cec <MX_TIM2_Init>
  MX_TIM3_Init();
 8002118:	f000 fe8e 	bl	8002e38 <MX_TIM3_Init>
  MX_TIM4_Init();
 800211c:	f000 ff28 	bl	8002f70 <MX_TIM4_Init>
  MX_I2C2_Init();
 8002120:	f7ff ff78 	bl	8002014 <MX_I2C2_Init>
  MX_SPI1_Init();
 8002124:	f000 fb2a 	bl	800277c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002128:	f001 f930 	bl	800338c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800212c:	f001 f958 	bl	80033e0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	time = 200;
 8002130:	4b11      	ldr	r3, [pc, #68]	; (8002178 <main+0x88>)
 8002132:	22c8      	movs	r2, #200	; 0xc8
 8002134:	701a      	strb	r2, [r3, #0]

	EN_Interrupt();		// /  USART1
 8002136:	f001 fa79 	bl	800362c <EN_Interrupt>

	// Init lcd using one of the stm32HAL i2c typedefs
	if (ssd1306_Init(&hi2c2) != 0)
 800213a:	4810      	ldr	r0, [pc, #64]	; (800217c <main+0x8c>)
 800213c:	f005 f8cc 	bl	80072d8 <ssd1306_Init>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <main+0x5a>
	{
		Error_Handler();
 8002146:	f000 faa5 	bl	8002694 <Error_Handler>
	}
	//----------------ADC-----------------------
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc, 3);		// 
 800214a:	2203      	movs	r2, #3
 800214c:	490c      	ldr	r1, [pc, #48]	; (8002180 <main+0x90>)
 800214e:	480d      	ldr	r0, [pc, #52]	; (8002184 <main+0x94>)
 8002150:	f005 fe62 	bl	8007e18 <HAL_ADC_Start_DMA>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8002154:	2100      	movs	r1, #0
 8002156:	480c      	ldr	r0, [pc, #48]	; (8002188 <main+0x98>)
 8002158:	f008 ff22 	bl	800afa0 <HAL_TIM_OC_Start>
	//------------------------------------------
	//---------------FATfs----------------------
	my_init_card();
 800215c:	f003 fd4c 	bl	8005bf8 <my_init_card>
	SEND_str("Init sd card -> success\n");
 8002160:	480a      	ldr	r0, [pc, #40]	; (800218c <main+0x9c>)
 8002162:	f7ff fda9 	bl	8001cb8 <SEND_str>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Direction_Move();
 8002166:	f005 fb49 	bl	80077fc <Direction_Move>
	  //      
	  Display_info();
 800216a:	f004 fdc1 	bl	8006cf0 <Display_info>
	  urrent_omparison();
 800216e:	f005 fc71 	bl	8007a54 <urrent_omparison>
	  DEBUG_main();
 8002172:	f7ff fdbd 	bl	8001cf0 <DEBUG_main>
	  Direction_Move();
 8002176:	e7f6      	b.n	8002166 <main+0x76>
 8002178:	20000b7f 	.word	0x20000b7f
 800217c:	20000adc 	.word	0x20000adc
 8002180:	20000ba8 	.word	0x20000ba8
 8002184:	20000258 	.word	0x20000258
 8002188:	200010ac 	.word	0x200010ac
 800218c:	0801042c 	.word	0x0801042c

08002190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b094      	sub	sp, #80	; 0x50
 8002194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002196:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800219a:	2228      	movs	r2, #40	; 0x28
 800219c:	2100      	movs	r1, #0
 800219e:	4618      	mov	r0, r3
 80021a0:	f00a f97c 	bl	800c49c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021a4:	f107 0314 	add.w	r3, r7, #20
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]
 80021b0:	60da      	str	r2, [r3, #12]
 80021b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021b4:	1d3b      	adds	r3, r7, #4
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	609a      	str	r2, [r3, #8]
 80021be:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80021c0:	2309      	movs	r3, #9
 80021c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80021ca:	2300      	movs	r3, #0
 80021cc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021ce:	2301      	movs	r3, #1
 80021d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80021d2:	2301      	movs	r3, #1
 80021d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021d6:	2302      	movs	r3, #2
 80021d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80021e0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80021e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021ea:	4618      	mov	r0, r3
 80021ec:	f007 fa46 	bl	800967c <HAL_RCC_OscConfig>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80021f6:	f000 fa4d 	bl	8002694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021fa:	230f      	movs	r3, #15
 80021fc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021fe:	2302      	movs	r3, #2
 8002200:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002202:	2300      	movs	r3, #0
 8002204:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002206:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800220a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800220c:	2300      	movs	r3, #0
 800220e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	2102      	movs	r1, #2
 8002216:	4618      	mov	r0, r3
 8002218:	f007 fcb2 	bl	8009b80 <HAL_RCC_ClockConfig>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002222:	f000 fa37 	bl	8002694 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8002226:	2303      	movs	r3, #3
 8002228:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800222a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800222e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002234:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002236:	1d3b      	adds	r3, r7, #4
 8002238:	4618      	mov	r0, r3
 800223a:	f007 fe39 	bl	8009eb0 <HAL_RCCEx_PeriphCLKConfig>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002244:	f000 fa26 	bl	8002694 <Error_Handler>
  }
}
 8002248:	bf00      	nop
 800224a:	3750      	adds	r7, #80	; 0x50
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	80fb      	strh	r3, [r7, #6]
//			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);	//Stop timer three channel one	(BFWD)
//			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	//Run timer three channel one	(BFWD)
//		}
	//------------------------------End Test------------------------------

	if (GPIO_Pin == GPIO_PIN_0)	//  " "     (distHIGHP)
 800225a:	88fb      	ldrh	r3, [r7, #6]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d128      	bne.n	80022b2 <HAL_GPIO_EXTI_Callback+0x62>
		 * handCTRL(GPIOC3): 	Management:
		 *     	 High			  Local
		 *     	 Low			  Remote
		 */
		// ,      (handCTRL)
		if((GPIOC->IDR & GPIO_PIN_3) == 0)
 8002260:	4b99      	ldr	r3, [pc, #612]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 0308 	and.w	r3, r3, #8
 8002268:	2b00      	cmp	r3, #0
 800226a:	d11e      	bne.n	80022aa <HAL_GPIO_EXTI_Callback+0x5a>
		{
			if(((GPIOB->IDR & GPIO_PIN_15) != 0) && ((GPIOB->IDR & GPIO_PIN_14) == 0))	//HIGHP_OPENmcu = 1; HIGHP_CLOSEmcu = 0;
 800226c:	4b97      	ldr	r3, [pc, #604]	; (80024cc <HAL_GPIO_EXTI_Callback+0x27c>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d009      	beq.n	800228c <HAL_GPIO_EXTI_Callback+0x3c>
 8002278:	4b94      	ldr	r3, [pc, #592]	; (80024cc <HAL_GPIO_EXTI_Callback+0x27c>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d103      	bne.n	800228c <HAL_GPIO_EXTI_Callback+0x3c>
			{
				Forward = true;
 8002284:	4b92      	ldr	r3, [pc, #584]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x280>)
 8002286:	2201      	movs	r2, #1
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	e00e      	b.n	80022aa <HAL_GPIO_EXTI_Callback+0x5a>
			}
			else if(((GPIOB->IDR & GPIO_PIN_15) == 0) && ((GPIOB->IDR & GPIO_PIN_14) != 0))	//HIGHP_OPENmcu = 0; HIGHP_CLOSEmcu = 1;
 800228c:	4b8f      	ldr	r3, [pc, #572]	; (80024cc <HAL_GPIO_EXTI_Callback+0x27c>)
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d108      	bne.n	80022aa <HAL_GPIO_EXTI_Callback+0x5a>
 8002298:	4b8c      	ldr	r3, [pc, #560]	; (80024cc <HAL_GPIO_EXTI_Callback+0x27c>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d002      	beq.n	80022aa <HAL_GPIO_EXTI_Callback+0x5a>
			{
				Reverse = true;
 80022a4:	4b8b      	ldr	r3, [pc, #556]	; (80024d4 <HAL_GPIO_EXTI_Callback+0x284>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	701a      	strb	r2, [r3, #0]
			}
		}
		HighPriority = true;
 80022aa:	4b8b      	ldr	r3, [pc, #556]	; (80024d8 <HAL_GPIO_EXTI_Callback+0x288>)
 80022ac:	2201      	movs	r2, #1
 80022ae:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		__NOP();
	}
}
 80022b0:	e181      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_1)	//  ""     (handOPEN)
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d11d      	bne.n	80022f4 <HAL_GPIO_EXTI_Callback+0xa4>
		if(((GPIOC->IDR & GPIO_PIN_3) != 0) && !Interface)
 80022b8:	4b83      	ldr	r3, [pc, #524]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 0308 	and.w	r3, r3, #8
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 8178 	beq.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
 80022c6:	4b85      	ldr	r3, [pc, #532]	; (80024dc <HAL_GPIO_EXTI_Callback+0x28c>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	f083 0301 	eor.w	r3, r3, #1
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 8170 	beq.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			Forward = true;
 80022d6:	4b7e      	ldr	r3, [pc, #504]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x280>)
 80022d8:	2201      	movs	r2, #1
 80022da:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, RESET);	//  "mcuCLOSE"
 80022dc:	2200      	movs	r2, #0
 80022de:	2180      	movs	r1, #128	; 0x80
 80022e0:	4879      	ldr	r0, [pc, #484]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 80022e2:	f006 fd34 	bl	8008d4e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, SET);		//  "mcuOPEN"
 80022e6:	2201      	movs	r2, #1
 80022e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022ec:	4876      	ldr	r0, [pc, #472]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 80022ee:	f006 fd2e 	bl	8008d4e <HAL_GPIO_WritePin>
}
 80022f2:	e160      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_2)	//  ""     (handCLOSE)
 80022f4:	88fb      	ldrh	r3, [r7, #6]
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	d11d      	bne.n	8002336 <HAL_GPIO_EXTI_Callback+0xe6>
		if(((GPIOC->IDR & GPIO_PIN_3) != 0) && !Interface)
 80022fa:	4b73      	ldr	r3, [pc, #460]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 0308 	and.w	r3, r3, #8
 8002302:	2b00      	cmp	r3, #0
 8002304:	f000 8157 	beq.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
 8002308:	4b74      	ldr	r3, [pc, #464]	; (80024dc <HAL_GPIO_EXTI_Callback+0x28c>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	f083 0301 	eor.w	r3, r3, #1
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	f000 814f 	beq.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			Reverse = true;
 8002318:	4b6e      	ldr	r3, [pc, #440]	; (80024d4 <HAL_GPIO_EXTI_Callback+0x284>)
 800231a:	2201      	movs	r2, #1
 800231c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, RESET);	//  "mcuOPEN"
 800231e:	2200      	movs	r2, #0
 8002320:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002324:	4868      	ldr	r0, [pc, #416]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 8002326:	f006 fd12 	bl	8008d4e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, SET);		//  "mcuCLOSE"
 800232a:	2201      	movs	r2, #1
 800232c:	2180      	movs	r1, #128	; 0x80
 800232e:	4866      	ldr	r0, [pc, #408]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 8002330:	f006 fd0d 	bl	8008d4e <HAL_GPIO_WritePin>
}
 8002334:	e13f      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_3) //     ""
 8002336:	88fb      	ldrh	r3, [r7, #6]
 8002338:	2b08      	cmp	r3, #8
 800233a:	d13c      	bne.n	80023b6 <HAL_GPIO_EXTI_Callback+0x166>
		if(DirMove_OPENmcu)
 800233c:	4b68      	ldr	r3, [pc, #416]	; (80024e0 <HAL_GPIO_EXTI_Callback+0x290>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d019      	beq.n	8002378 <HAL_GPIO_EXTI_Callback+0x128>
			if(Compare_1 > DutyCicle)	//   
 8002344:	4b67      	ldr	r3, [pc, #412]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x294>)
 8002346:	881a      	ldrh	r2, [r3, #0]
 8002348:	4b67      	ldr	r3, [pc, #412]	; (80024e8 <HAL_GPIO_EXTI_Callback+0x298>)
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	429a      	cmp	r2, r3
 800234e:	d90a      	bls.n	8002366 <HAL_GPIO_EXTI_Callback+0x116>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, Compare_1);
 8002350:	4b64      	ldr	r3, [pc, #400]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x294>)
 8002352:	881a      	ldrh	r2, [r3, #0]
 8002354:	4b65      	ldr	r3, [pc, #404]	; (80024ec <HAL_GPIO_EXTI_Callback+0x29c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	635a      	str	r2, [r3, #52]	; 0x34
				Compare_1 = Compare_1 - 100;
 800235a:	4b62      	ldr	r3, [pc, #392]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x294>)
 800235c:	881b      	ldrh	r3, [r3, #0]
 800235e:	3b64      	subs	r3, #100	; 0x64
 8002360:	b29a      	uxth	r2, r3
 8002362:	4b60      	ldr	r3, [pc, #384]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x294>)
 8002364:	801a      	strh	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);	//Stop timer two channel one	(AFWD)
 8002366:	2100      	movs	r1, #0
 8002368:	4860      	ldr	r0, [pc, #384]	; (80024ec <HAL_GPIO_EXTI_Callback+0x29c>)
 800236a:	f008 ffb5 	bl	800b2d8 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	//Run timer two channel one		(AFWD)
 800236e:	2100      	movs	r1, #0
 8002370:	485e      	ldr	r0, [pc, #376]	; (80024ec <HAL_GPIO_EXTI_Callback+0x29c>)
 8002372:	f008 ff0f 	bl	800b194 <HAL_TIM_PWM_Start>
}
 8002376:	e11e      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
		else if(DirMove_CLOSEmcu)
 8002378:	4b5d      	ldr	r3, [pc, #372]	; (80024f0 <HAL_GPIO_EXTI_Callback+0x2a0>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 811a 	beq.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			if(Compare_1 > DutyCicle)	//   
 8002382:	4b58      	ldr	r3, [pc, #352]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x294>)
 8002384:	881a      	ldrh	r2, [r3, #0]
 8002386:	4b58      	ldr	r3, [pc, #352]	; (80024e8 <HAL_GPIO_EXTI_Callback+0x298>)
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d90a      	bls.n	80023a4 <HAL_GPIO_EXTI_Callback+0x154>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, Compare_1);
 800238e:	4b55      	ldr	r3, [pc, #340]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x294>)
 8002390:	881a      	ldrh	r2, [r3, #0]
 8002392:	4b56      	ldr	r3, [pc, #344]	; (80024ec <HAL_GPIO_EXTI_Callback+0x29c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	641a      	str	r2, [r3, #64]	; 0x40
				Compare_1 = Compare_1 - 100;
 8002398:	4b52      	ldr	r3, [pc, #328]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x294>)
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	3b64      	subs	r3, #100	; 0x64
 800239e:	b29a      	uxth	r2, r3
 80023a0:	4b50      	ldr	r3, [pc, #320]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x294>)
 80023a2:	801a      	strh	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);	//Stop timer two channel four	(AREV)
 80023a4:	210c      	movs	r1, #12
 80023a6:	4851      	ldr	r0, [pc, #324]	; (80024ec <HAL_GPIO_EXTI_Callback+0x29c>)
 80023a8:	f008 ff96 	bl	800b2d8 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);	//Run timer two channel four	(AREV)
 80023ac:	210c      	movs	r1, #12
 80023ae:	484f      	ldr	r0, [pc, #316]	; (80024ec <HAL_GPIO_EXTI_Callback+0x29c>)
 80023b0:	f008 fef0 	bl	800b194 <HAL_TIM_PWM_Start>
}
 80023b4:	e0ff      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_5) //     "B"
 80023b6:	88fb      	ldrh	r3, [r7, #6]
 80023b8:	2b20      	cmp	r3, #32
 80023ba:	d122      	bne.n	8002402 <HAL_GPIO_EXTI_Callback+0x1b2>
		if(DirMove_OPENmcu || DirMove_CLOSEmcu)
 80023bc:	4b48      	ldr	r3, [pc, #288]	; (80024e0 <HAL_GPIO_EXTI_Callback+0x290>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d104      	bne.n	80023ce <HAL_GPIO_EXTI_Callback+0x17e>
 80023c4:	4b4a      	ldr	r3, [pc, #296]	; (80024f0 <HAL_GPIO_EXTI_Callback+0x2a0>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	f000 80f4 	beq.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			if(Compare_2 > DutyCicle)	//   
 80023ce:	4b49      	ldr	r3, [pc, #292]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x2a4>)
 80023d0:	881a      	ldrh	r2, [r3, #0]
 80023d2:	4b45      	ldr	r3, [pc, #276]	; (80024e8 <HAL_GPIO_EXTI_Callback+0x298>)
 80023d4:	881b      	ldrh	r3, [r3, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d90a      	bls.n	80023f0 <HAL_GPIO_EXTI_Callback+0x1a0>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, Compare_2);
 80023da:	4b46      	ldr	r3, [pc, #280]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x2a4>)
 80023dc:	881a      	ldrh	r2, [r3, #0]
 80023de:	4b46      	ldr	r3, [pc, #280]	; (80024f8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	635a      	str	r2, [r3, #52]	; 0x34
				Compare_2 = Compare_2 - 100;
 80023e4:	4b43      	ldr	r3, [pc, #268]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x2a4>)
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	3b64      	subs	r3, #100	; 0x64
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	4b41      	ldr	r3, [pc, #260]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x2a4>)
 80023ee:	801a      	strh	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);	//Stop timer three channel one	(BFWD)
 80023f0:	2100      	movs	r1, #0
 80023f2:	4841      	ldr	r0, [pc, #260]	; (80024f8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80023f4:	f008 ff70 	bl	800b2d8 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	//Run timer three channel one	(BFWD)
 80023f8:	2100      	movs	r1, #0
 80023fa:	483f      	ldr	r0, [pc, #252]	; (80024f8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80023fc:	f008 feca 	bl	800b194 <HAL_TIM_PWM_Start>
}
 8002400:	e0d9      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_7) //     "C"
 8002402:	88fb      	ldrh	r3, [r7, #6]
 8002404:	2b80      	cmp	r3, #128	; 0x80
 8002406:	d13c      	bne.n	8002482 <HAL_GPIO_EXTI_Callback+0x232>
		if(DirMove_OPENmcu)
 8002408:	4b35      	ldr	r3, [pc, #212]	; (80024e0 <HAL_GPIO_EXTI_Callback+0x290>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d019      	beq.n	8002444 <HAL_GPIO_EXTI_Callback+0x1f4>
			if(Compare_3 > DutyCicle)	//   
 8002410:	4b3a      	ldr	r3, [pc, #232]	; (80024fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002412:	881a      	ldrh	r2, [r3, #0]
 8002414:	4b34      	ldr	r3, [pc, #208]	; (80024e8 <HAL_GPIO_EXTI_Callback+0x298>)
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	429a      	cmp	r2, r3
 800241a:	d90a      	bls.n	8002432 <HAL_GPIO_EXTI_Callback+0x1e2>
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, Compare_3);
 800241c:	4b37      	ldr	r3, [pc, #220]	; (80024fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 800241e:	881a      	ldrh	r2, [r3, #0]
 8002420:	4b37      	ldr	r3, [pc, #220]	; (8002500 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	635a      	str	r2, [r3, #52]	; 0x34
				Compare_3 = Compare_3 - 100;
 8002426:	4b35      	ldr	r3, [pc, #212]	; (80024fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002428:	881b      	ldrh	r3, [r3, #0]
 800242a:	3b64      	subs	r3, #100	; 0x64
 800242c:	b29a      	uxth	r2, r3
 800242e:	4b33      	ldr	r3, [pc, #204]	; (80024fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002430:	801a      	strh	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);	//Stop timer Four channel one	(CFWD)
 8002432:	2100      	movs	r1, #0
 8002434:	4832      	ldr	r0, [pc, #200]	; (8002500 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002436:	f008 ff4f 	bl	800b2d8 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);	//Run timer four channel one	(CFWD)
 800243a:	2100      	movs	r1, #0
 800243c:	4830      	ldr	r0, [pc, #192]	; (8002500 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800243e:	f008 fea9 	bl	800b194 <HAL_TIM_PWM_Start>
}
 8002442:	e0b8      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
		else if(DirMove_CLOSEmcu)
 8002444:	4b2a      	ldr	r3, [pc, #168]	; (80024f0 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 80b4 	beq.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			if(Compare_3 > DutyCicle)	//   
 800244e:	4b2b      	ldr	r3, [pc, #172]	; (80024fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002450:	881a      	ldrh	r2, [r3, #0]
 8002452:	4b25      	ldr	r3, [pc, #148]	; (80024e8 <HAL_GPIO_EXTI_Callback+0x298>)
 8002454:	881b      	ldrh	r3, [r3, #0]
 8002456:	429a      	cmp	r2, r3
 8002458:	d90a      	bls.n	8002470 <HAL_GPIO_EXTI_Callback+0x220>
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, Compare_3);
 800245a:	4b28      	ldr	r3, [pc, #160]	; (80024fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 800245c:	881a      	ldrh	r2, [r3, #0]
 800245e:	4b28      	ldr	r3, [pc, #160]	; (8002500 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	641a      	str	r2, [r3, #64]	; 0x40
				Compare_3 = Compare_3 - 100;
 8002464:	4b25      	ldr	r3, [pc, #148]	; (80024fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	3b64      	subs	r3, #100	; 0x64
 800246a:	b29a      	uxth	r2, r3
 800246c:	4b23      	ldr	r3, [pc, #140]	; (80024fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 800246e:	801a      	strh	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4);	//Stop timer four channel four	(CREV)
 8002470:	210c      	movs	r1, #12
 8002472:	4823      	ldr	r0, [pc, #140]	; (8002500 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002474:	f008 ff30 	bl	800b2d8 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);	//Run timer four channel four	(CREV)
 8002478:	210c      	movs	r1, #12
 800247a:	4821      	ldr	r0, [pc, #132]	; (8002500 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800247c:	f008 fe8a 	bl	800b194 <HAL_TIM_PWM_Start>
}
 8002480:	e099      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_8)	//  ""     (distOPEN)
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002488:	d13c      	bne.n	8002504 <HAL_GPIO_EXTI_Callback+0x2b4>
		if(((GPIOC->IDR & GPIO_PIN_3) == 0) && !Interface)
 800248a:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	f040 808f 	bne.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
 8002498:	4b10      	ldr	r3, [pc, #64]	; (80024dc <HAL_GPIO_EXTI_Callback+0x28c>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	f083 0301 	eor.w	r3, r3, #1
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f000 8087 	beq.w	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			Forward = true;
 80024a8:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x280>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, RESET);	//  "mcuCLOSE"
 80024ae:	2200      	movs	r2, #0
 80024b0:	2180      	movs	r1, #128	; 0x80
 80024b2:	4805      	ldr	r0, [pc, #20]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 80024b4:	f006 fc4b 	bl	8008d4e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, SET);		//  "mcuOPEN"
 80024b8:	2201      	movs	r2, #1
 80024ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024be:	4802      	ldr	r0, [pc, #8]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x278>)
 80024c0:	f006 fc45 	bl	8008d4e <HAL_GPIO_WritePin>
}
 80024c4:	e077      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
 80024c6:	bf00      	nop
 80024c8:	40011000 	.word	0x40011000
 80024cc:	40010c00 	.word	0x40010c00
 80024d0:	20000b79 	.word	0x20000b79
 80024d4:	20000b7a 	.word	0x20000b7a
 80024d8:	20000b7c 	.word	0x20000b7c
 80024dc:	20000b7b 	.word	0x20000b7b
 80024e0:	20000b7d 	.word	0x20000b7d
 80024e4:	20000b30 	.word	0x20000b30
 80024e8:	20000008 	.word	0x20000008
 80024ec:	200010f4 	.word	0x200010f4
 80024f0:	20000b7e 	.word	0x20000b7e
 80024f4:	20000b32 	.word	0x20000b32
 80024f8:	2000113c 	.word	0x2000113c
 80024fc:	20000b34 	.word	0x20000b34
 8002500:	20001184 	.word	0x20001184
	else if (GPIO_Pin == GPIO_PIN_11)	//       "CLOSEmcu"
 8002504:	88fb      	ldrh	r3, [r7, #6]
 8002506:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800250a:	d103      	bne.n	8002514 <HAL_GPIO_EXTI_Callback+0x2c4>
		Stop = true;
 800250c:	4b2c      	ldr	r3, [pc, #176]	; (80025c0 <HAL_GPIO_EXTI_Callback+0x370>)
 800250e:	2201      	movs	r2, #1
 8002510:	701a      	strb	r2, [r3, #0]
}
 8002512:	e050      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_12)	//       "OPENmcu"
 8002514:	88fb      	ldrh	r3, [r7, #6]
 8002516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800251a:	d103      	bne.n	8002524 <HAL_GPIO_EXTI_Callback+0x2d4>
		Stop = true;
 800251c:	4b28      	ldr	r3, [pc, #160]	; (80025c0 <HAL_GPIO_EXTI_Callback+0x370>)
 800251e:	2201      	movs	r2, #1
 8002520:	701a      	strb	r2, [r3, #0]
}
 8002522:	e048      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_13)	//  ""     (distCLOSE)
 8002524:	88fb      	ldrh	r3, [r7, #6]
 8002526:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800252a:	d11b      	bne.n	8002564 <HAL_GPIO_EXTI_Callback+0x314>
		if(((GPIOC->IDR & GPIO_PIN_3) == 0) && !Interface)
 800252c:	4b25      	ldr	r3, [pc, #148]	; (80025c4 <HAL_GPIO_EXTI_Callback+0x374>)
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f003 0308 	and.w	r3, r3, #8
 8002534:	2b00      	cmp	r3, #0
 8002536:	d13e      	bne.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
 8002538:	4b23      	ldr	r3, [pc, #140]	; (80025c8 <HAL_GPIO_EXTI_Callback+0x378>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	f083 0301 	eor.w	r3, r3, #1
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d037      	beq.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			Reverse = true;
 8002546:	4b21      	ldr	r3, [pc, #132]	; (80025cc <HAL_GPIO_EXTI_Callback+0x37c>)
 8002548:	2201      	movs	r2, #1
 800254a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, RESET);	//  "mcuOPEN"
 800254c:	2200      	movs	r2, #0
 800254e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002552:	481c      	ldr	r0, [pc, #112]	; (80025c4 <HAL_GPIO_EXTI_Callback+0x374>)
 8002554:	f006 fbfb 	bl	8008d4e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, SET);		//  "mcuCLOSE"
 8002558:	2201      	movs	r2, #1
 800255a:	2180      	movs	r1, #128	; 0x80
 800255c:	4819      	ldr	r0, [pc, #100]	; (80025c4 <HAL_GPIO_EXTI_Callback+0x374>)
 800255e:	f006 fbf6 	bl	8008d4e <HAL_GPIO_WritePin>
}
 8002562:	e028      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_14) 	//  ""     (distSTOP)
 8002564:	88fb      	ldrh	r3, [r7, #6]
 8002566:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800256a:	d110      	bne.n	800258e <HAL_GPIO_EXTI_Callback+0x33e>
		if(((GPIOC->IDR & GPIO_PIN_3) == 0) && !Interface)
 800256c:	4b15      	ldr	r3, [pc, #84]	; (80025c4 <HAL_GPIO_EXTI_Callback+0x374>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 0308 	and.w	r3, r3, #8
 8002574:	2b00      	cmp	r3, #0
 8002576:	d11e      	bne.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
 8002578:	4b13      	ldr	r3, [pc, #76]	; (80025c8 <HAL_GPIO_EXTI_Callback+0x378>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	f083 0301 	eor.w	r3, r3, #1
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d017      	beq.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			Stop = true;
 8002586:	4b0e      	ldr	r3, [pc, #56]	; (80025c0 <HAL_GPIO_EXTI_Callback+0x370>)
 8002588:	2201      	movs	r2, #1
 800258a:	701a      	strb	r2, [r3, #0]
}
 800258c:	e013      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
	else if (GPIO_Pin == GPIO_PIN_15)	//  "   "     (distINT)
 800258e:	88fb      	ldrh	r3, [r7, #6]
 8002590:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002594:	d10e      	bne.n	80025b4 <HAL_GPIO_EXTI_Callback+0x364>
		if((GPIOC->IDR & GPIO_PIN_3) == 0)
 8002596:	4b0b      	ldr	r3, [pc, #44]	; (80025c4 <HAL_GPIO_EXTI_Callback+0x374>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f003 0308 	and.w	r3, r3, #8
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
			Interface = true;
 80025a2:	4b09      	ldr	r3, [pc, #36]	; (80025c8 <HAL_GPIO_EXTI_Callback+0x378>)
 80025a4:	2201      	movs	r2, #1
 80025a6:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);	//  "mcuINT",    
 80025a8:	2201      	movs	r2, #1
 80025aa:	2140      	movs	r1, #64	; 0x40
 80025ac:	4805      	ldr	r0, [pc, #20]	; (80025c4 <HAL_GPIO_EXTI_Callback+0x374>)
 80025ae:	f006 fbce 	bl	8008d4e <HAL_GPIO_WritePin>
}
 80025b2:	e000      	b.n	80025b6 <HAL_GPIO_EXTI_Callback+0x366>
		__NOP();
 80025b4:	bf00      	nop
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	20000b78 	.word	0x20000b78
 80025c4:	40011000 	.word	0x40011000
 80025c8:	20000b7b 	.word	0x20000b7b
 80025cc:	20000b7a 	.word	0x20000b7a

080025d0 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)	//   
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a27      	ldr	r2, [pc, #156]	; (800267c <HAL_ADC_ConvCpltCallback+0xac>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d147      	bne.n	8002672 <HAL_ADC_ConvCpltCallback+0xa2>
    {
    	What_Time++;
 80025e2:	4b27      	ldr	r3, [pc, #156]	; (8002680 <HAL_ADC_ConvCpltCallback+0xb0>)
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	3301      	adds	r3, #1
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	4b25      	ldr	r3, [pc, #148]	; (8002680 <HAL_ADC_ConvCpltCallback+0xb0>)
 80025ec:	801a      	strh	r2, [r3, #0]
    	cnt++;
 80025ee:	4b25      	ldr	r3, [pc, #148]	; (8002684 <HAL_ADC_ConvCpltCallback+0xb4>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	3301      	adds	r3, #1
 80025f4:	b2da      	uxtb	r2, r3
 80025f6:	4b23      	ldr	r3, [pc, #140]	; (8002684 <HAL_ADC_ConvCpltCallback+0xb4>)
 80025f8:	701a      	strb	r2, [r3, #0]
    	adcValue[0] += Conversion_ADC1((uint16_t)adc[0]);
 80025fa:	4b23      	ldr	r3, [pc, #140]	; (8002688 <HAL_ADC_ConvCpltCallback+0xb8>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	4618      	mov	r0, r3
 8002602:	f005 f99d 	bl	8007940 <Conversion_ADC1>
 8002606:	4b21      	ldr	r3, [pc, #132]	; (800268c <HAL_ADC_ConvCpltCallback+0xbc>)
 8002608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260c:	f7fd fdb8 	bl	8000180 <__adddf3>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	491d      	ldr	r1, [pc, #116]	; (800268c <HAL_ADC_ConvCpltCallback+0xbc>)
 8002616:	e9c1 2300 	strd	r2, r3, [r1]
        adcValue[1] += Conversion_ADC1((uint16_t)adc[1]);
 800261a:	4b1b      	ldr	r3, [pc, #108]	; (8002688 <HAL_ADC_ConvCpltCallback+0xb8>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	b29b      	uxth	r3, r3
 8002620:	4618      	mov	r0, r3
 8002622:	f005 f98d 	bl	8007940 <Conversion_ADC1>
 8002626:	4b19      	ldr	r3, [pc, #100]	; (800268c <HAL_ADC_ConvCpltCallback+0xbc>)
 8002628:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800262c:	f7fd fda8 	bl	8000180 <__adddf3>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	4915      	ldr	r1, [pc, #84]	; (800268c <HAL_ADC_ConvCpltCallback+0xbc>)
 8002636:	e9c1 2302 	strd	r2, r3, [r1, #8]
        adcValue[2] += Conversion_ADC1((uint16_t)adc[2]);
 800263a:	4b13      	ldr	r3, [pc, #76]	; (8002688 <HAL_ADC_ConvCpltCallback+0xb8>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	b29b      	uxth	r3, r3
 8002640:	4618      	mov	r0, r3
 8002642:	f005 f97d 	bl	8007940 <Conversion_ADC1>
 8002646:	4b11      	ldr	r3, [pc, #68]	; (800268c <HAL_ADC_ConvCpltCallback+0xbc>)
 8002648:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800264c:	f7fd fd98 	bl	8000180 <__adddf3>
 8002650:	4602      	mov	r2, r0
 8002652:	460b      	mov	r3, r1
 8002654:	490d      	ldr	r1, [pc, #52]	; (800268c <HAL_ADC_ConvCpltCallback+0xbc>)
 8002656:	e9c1 2304 	strd	r2, r3, [r1, #16]

        if(What_Time == 12000)	// 2   
 800265a:	4b09      	ldr	r3, [pc, #36]	; (8002680 <HAL_ADC_ConvCpltCallback+0xb0>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8002662:	4293      	cmp	r3, r2
 8002664:	d105      	bne.n	8002672 <HAL_ADC_ConvCpltCallback+0xa2>
        {
        	display_Off = true;
 8002666:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <HAL_ADC_ConvCpltCallback+0xc0>)
 8002668:	2201      	movs	r2, #1
 800266a:	701a      	strb	r2, [r3, #0]
        	What_Time = 0;
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <HAL_ADC_ConvCpltCallback+0xb0>)
 800266e:	2200      	movs	r2, #0
 8002670:	801a      	strh	r2, [r3, #0]
        }
    }
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40012400 	.word	0x40012400
 8002680:	20000b80 	.word	0x20000b80
 8002684:	20000bd8 	.word	0x20000bd8
 8002688:	20000ba8 	.word	0x20000ba8
 800268c:	20000bb8 	.word	0x20000bb8
 8002690:	20000b82 	.word	0x20000b82

08002694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002698:	b672      	cpsid	i
}
 800269a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800269c:	e7fe      	b.n	800269c <Error_Handler+0x8>
	...

080026a0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80026a6:	1d3b      	adds	r3, r7, #4
 80026a8:	2100      	movs	r1, #0
 80026aa:	460a      	mov	r2, r1
 80026ac:	801a      	strh	r2, [r3, #0]
 80026ae:	460a      	mov	r2, r1
 80026b0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80026b2:	2300      	movs	r3, #0
 80026b4:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80026b6:	4b1d      	ldr	r3, [pc, #116]	; (800272c <MX_RTC_Init+0x8c>)
 80026b8:	4a1d      	ldr	r2, [pc, #116]	; (8002730 <MX_RTC_Init+0x90>)
 80026ba:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80026bc:	4b1b      	ldr	r3, [pc, #108]	; (800272c <MX_RTC_Init+0x8c>)
 80026be:	f04f 32ff 	mov.w	r2, #4294967295
 80026c2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80026c4:	4b19      	ldr	r3, [pc, #100]	; (800272c <MX_RTC_Init+0x8c>)
 80026c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026ca:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80026cc:	4817      	ldr	r0, [pc, #92]	; (800272c <MX_RTC_Init+0x8c>)
 80026ce:	f007 fd65 	bl	800a19c <HAL_RTC_Init>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80026d8:	f7ff ffdc 	bl	8002694 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80026dc:	2300      	movs	r3, #0
 80026de:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80026e0:	2300      	movs	r3, #0
 80026e2:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80026e8:	1d3b      	adds	r3, r7, #4
 80026ea:	2201      	movs	r2, #1
 80026ec:	4619      	mov	r1, r3
 80026ee:	480f      	ldr	r0, [pc, #60]	; (800272c <MX_RTC_Init+0x8c>)
 80026f0:	f007 fdea 	bl	800a2c8 <HAL_RTC_SetTime>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80026fa:	f7ff ffcb 	bl	8002694 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80026fe:	2301      	movs	r3, #1
 8002700:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002702:	2301      	movs	r3, #1
 8002704:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8002706:	2301      	movs	r3, #1
 8002708:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800270a:	2300      	movs	r3, #0
 800270c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800270e:	463b      	mov	r3, r7
 8002710:	2201      	movs	r2, #1
 8002712:	4619      	mov	r1, r3
 8002714:	4805      	ldr	r0, [pc, #20]	; (800272c <MX_RTC_Init+0x8c>)
 8002716:	f007 fe6f 	bl	800a3f8 <HAL_RTC_SetDate>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8002720:	f7ff ffb8 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002724:	bf00      	nop
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	2000103c 	.word	0x2000103c
 8002730:	40002800 	.word	0x40002800

08002734 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a0b      	ldr	r2, [pc, #44]	; (8002770 <HAL_RTC_MspInit+0x3c>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d110      	bne.n	8002768 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8002746:	f006 ff8d 	bl	8009664 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800274a:	4b0a      	ldr	r3, [pc, #40]	; (8002774 <HAL_RTC_MspInit+0x40>)
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	4a09      	ldr	r2, [pc, #36]	; (8002774 <HAL_RTC_MspInit+0x40>)
 8002750:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002754:	61d3      	str	r3, [r2, #28]
 8002756:	4b07      	ldr	r3, [pc, #28]	; (8002774 <HAL_RTC_MspInit+0x40>)
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002762:	4b05      	ldr	r3, [pc, #20]	; (8002778 <HAL_RTC_MspInit+0x44>)
 8002764:	2201      	movs	r2, #1
 8002766:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002768:	bf00      	nop
 800276a:	3710      	adds	r7, #16
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40002800 	.word	0x40002800
 8002774:	40021000 	.word	0x40021000
 8002778:	4242043c 	.word	0x4242043c

0800277c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002780:	4b17      	ldr	r3, [pc, #92]	; (80027e0 <MX_SPI1_Init+0x64>)
 8002782:	4a18      	ldr	r2, [pc, #96]	; (80027e4 <MX_SPI1_Init+0x68>)
 8002784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002786:	4b16      	ldr	r3, [pc, #88]	; (80027e0 <MX_SPI1_Init+0x64>)
 8002788:	f44f 7282 	mov.w	r2, #260	; 0x104
 800278c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800278e:	4b14      	ldr	r3, [pc, #80]	; (80027e0 <MX_SPI1_Init+0x64>)
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002794:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <MX_SPI1_Init+0x64>)
 8002796:	2200      	movs	r2, #0
 8002798:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800279a:	4b11      	ldr	r3, [pc, #68]	; (80027e0 <MX_SPI1_Init+0x64>)
 800279c:	2200      	movs	r2, #0
 800279e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027a0:	4b0f      	ldr	r3, [pc, #60]	; (80027e0 <MX_SPI1_Init+0x64>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027a6:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <MX_SPI1_Init+0x64>)
 80027a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80027ae:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <MX_SPI1_Init+0x64>)
 80027b0:	2208      	movs	r2, #8
 80027b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027b4:	4b0a      	ldr	r3, [pc, #40]	; (80027e0 <MX_SPI1_Init+0x64>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027ba:	4b09      	ldr	r3, [pc, #36]	; (80027e0 <MX_SPI1_Init+0x64>)
 80027bc:	2200      	movs	r2, #0
 80027be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027c0:	4b07      	ldr	r3, [pc, #28]	; (80027e0 <MX_SPI1_Init+0x64>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <MX_SPI1_Init+0x64>)
 80027c8:	220a      	movs	r2, #10
 80027ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80027cc:	4804      	ldr	r0, [pc, #16]	; (80027e0 <MX_SPI1_Init+0x64>)
 80027ce:	f008 f873 	bl	800a8b8 <HAL_SPI_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80027d8:	f7ff ff5c 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80027dc:	bf00      	nop
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	20001050 	.word	0x20001050
 80027e4:	40013000 	.word	0x40013000

080027e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a1b      	ldr	r2, [pc, #108]	; (8002870 <HAL_SPI_MspInit+0x88>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d12f      	bne.n	8002868 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002808:	4b1a      	ldr	r3, [pc, #104]	; (8002874 <HAL_SPI_MspInit+0x8c>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	4a19      	ldr	r2, [pc, #100]	; (8002874 <HAL_SPI_MspInit+0x8c>)
 800280e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002812:	6193      	str	r3, [r2, #24]
 8002814:	4b17      	ldr	r3, [pc, #92]	; (8002874 <HAL_SPI_MspInit+0x8c>)
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002820:	4b14      	ldr	r3, [pc, #80]	; (8002874 <HAL_SPI_MspInit+0x8c>)
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	4a13      	ldr	r2, [pc, #76]	; (8002874 <HAL_SPI_MspInit+0x8c>)
 8002826:	f043 0304 	orr.w	r3, r3, #4
 800282a:	6193      	str	r3, [r2, #24]
 800282c:	4b11      	ldr	r3, [pc, #68]	; (8002874 <HAL_SPI_MspInit+0x8c>)
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	f003 0304 	and.w	r3, r3, #4
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 8002838:	23a0      	movs	r3, #160	; 0xa0
 800283a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002840:	2303      	movs	r3, #3
 8002842:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002844:	f107 0310 	add.w	r3, r7, #16
 8002848:	4619      	mov	r1, r3
 800284a:	480b      	ldr	r0, [pc, #44]	; (8002878 <HAL_SPI_MspInit+0x90>)
 800284c:	f006 f8e4 	bl	8008a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 8002850:	2340      	movs	r3, #64	; 0x40
 8002852:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002858:	2300      	movs	r3, #0
 800285a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 800285c:	f107 0310 	add.w	r3, r7, #16
 8002860:	4619      	mov	r1, r3
 8002862:	4805      	ldr	r0, [pc, #20]	; (8002878 <HAL_SPI_MspInit+0x90>)
 8002864:	f006 f8d8 	bl	8008a18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002868:	bf00      	nop
 800286a:	3720      	adds	r7, #32
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40013000 	.word	0x40013000
 8002874:	40021000 	.word	0x40021000
 8002878:	40010800 	.word	0x40010800

0800287c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002882:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <HAL_MspInit+0x5c>)
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	4a14      	ldr	r2, [pc, #80]	; (80028d8 <HAL_MspInit+0x5c>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6193      	str	r3, [r2, #24]
 800288e:	4b12      	ldr	r3, [pc, #72]	; (80028d8 <HAL_MspInit+0x5c>)
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800289a:	4b0f      	ldr	r3, [pc, #60]	; (80028d8 <HAL_MspInit+0x5c>)
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	4a0e      	ldr	r2, [pc, #56]	; (80028d8 <HAL_MspInit+0x5c>)
 80028a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028a4:	61d3      	str	r3, [r2, #28]
 80028a6:	4b0c      	ldr	r3, [pc, #48]	; (80028d8 <HAL_MspInit+0x5c>)
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ae:	607b      	str	r3, [r7, #4]
 80028b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80028b2:	4b0a      	ldr	r3, [pc, #40]	; (80028dc <HAL_MspInit+0x60>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	4a04      	ldr	r2, [pc, #16]	; (80028dc <HAL_MspInit+0x60>)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ce:	bf00      	nop
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40010000 	.word	0x40010000

080028e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028e4:	e7fe      	b.n	80028e4 <NMI_Handler+0x4>

080028e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028e6:	b480      	push	{r7}
 80028e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028ea:	e7fe      	b.n	80028ea <HardFault_Handler+0x4>

080028ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028f0:	e7fe      	b.n	80028f0 <MemManage_Handler+0x4>

080028f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028f2:	b480      	push	{r7}
 80028f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028f6:	e7fe      	b.n	80028f6 <BusFault_Handler+0x4>

080028f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028fc:	e7fe      	b.n	80028fc <UsageFault_Handler+0x4>

080028fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028fe:	b480      	push	{r7}
 8002900:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002902:	bf00      	nop
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr

0800290a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800290a:	b480      	push	{r7}
 800290c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	46bd      	mov	sp, r7
 8002912:	bc80      	pop	{r7}
 8002914:	4770      	bx	lr

08002916 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002916:	b480      	push	{r7}
 8002918:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr

08002922 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002926:	f005 f95f 	bl	8007be8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}

0800292e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(distHIGHP_Pin);
 8002932:	2001      	movs	r0, #1
 8002934:	f006 fa24 	bl	8008d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002938:	bf00      	nop
 800293a:	bd80      	pop	{r7, pc}

0800293c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(handOPEN_Pin);
 8002940:	2002      	movs	r0, #2
 8002942:	f006 fa1d 	bl	8008d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002946:	bf00      	nop
 8002948:	bd80      	pop	{r7, pc}

0800294a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(handCLOSE_Pin);
 800294e:	2004      	movs	r0, #4
 8002950:	f006 fa16 	bl	8008d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002954:	bf00      	nop
 8002956:	bd80      	pop	{r7, pc}

08002958 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800295c:	4802      	ldr	r0, [pc, #8]	; (8002968 <DMA1_Channel1_IRQHandler+0x10>)
 800295e:	f005 ff27 	bl	80087b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000288 	.word	0x20000288

0800296c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(((huart1.Instance->SR & USART_SR_RXNE) != RESET) && ((huart1.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 8002972:	4b1b      	ldr	r3, [pc, #108]	; (80029e0 <USART1_IRQHandler+0x74>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0320 	and.w	r3, r3, #32
 800297c:	2b00      	cmp	r3, #0
 800297e:	d029      	beq.n	80029d4 <USART1_IRQHandler+0x68>
 8002980:	4b17      	ldr	r3, [pc, #92]	; (80029e0 <USART1_IRQHandler+0x74>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	f003 0320 	and.w	r3, r3, #32
 800298a:	2b00      	cmp	r3, #0
 800298c:	d022      	beq.n	80029d4 <USART1_IRQHandler+0x68>
	{
		uint8_t rbyte = (uint8_t)(huart1.Instance->DR & (uint8_t)0x00FF); //    
 800298e:	4b14      	ldr	r3, [pc, #80]	; (80029e0 <USART1_IRQHandler+0x74>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	71fb      	strb	r3, [r7, #7]
		dbg_rx_buffer_index_t i = (uint16_t)(dbg_rx_buffer_head + 1) % DBG_RX_BUFFER_SIZE;
 8002996:	4b13      	ldr	r3, [pc, #76]	; (80029e4 <USART1_IRQHandler+0x78>)
 8002998:	881b      	ldrh	r3, [r3, #0]
 800299a:	b29b      	uxth	r3, r3
 800299c:	3301      	adds	r3, #1
 800299e:	b29b      	uxth	r3, r3
 80029a0:	4a11      	ldr	r2, [pc, #68]	; (80029e8 <USART1_IRQHandler+0x7c>)
 80029a2:	fba2 1203 	umull	r1, r2, r2, r3
 80029a6:	0a52      	lsrs	r2, r2, #9
 80029a8:	f240 4106 	movw	r1, #1030	; 0x406
 80029ac:	fb01 f202 	mul.w	r2, r1, r2
 80029b0:	1a9b      	subs	r3, r3, r2
 80029b2:	80bb      	strh	r3, [r7, #4]

		if(i != dbg_rx_buffer_tail)
 80029b4:	4b0d      	ldr	r3, [pc, #52]	; (80029ec <USART1_IRQHandler+0x80>)
 80029b6:	881b      	ldrh	r3, [r3, #0]
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	88ba      	ldrh	r2, [r7, #4]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d009      	beq.n	80029d4 <USART1_IRQHandler+0x68>
		{
			dbg_rx_buffer[dbg_rx_buffer_head] = rbyte;
 80029c0:	4b08      	ldr	r3, [pc, #32]	; (80029e4 <USART1_IRQHandler+0x78>)
 80029c2:	881b      	ldrh	r3, [r3, #0]
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	4619      	mov	r1, r3
 80029c8:	4a09      	ldr	r2, [pc, #36]	; (80029f0 <USART1_IRQHandler+0x84>)
 80029ca:	79fb      	ldrb	r3, [r7, #7]
 80029cc:	5453      	strb	r3, [r2, r1]
			dbg_rx_buffer_head = i;
 80029ce:	4a05      	ldr	r2, [pc, #20]	; (80029e4 <USART1_IRQHandler+0x78>)
 80029d0:	88bb      	ldrh	r3, [r7, #4]
 80029d2:	8013      	strh	r3, [r2, #0]
		}
	}

	return;
 80029d4:	bf00      	nop
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	200011cc 	.word	0x200011cc
 80029e4:	20001254 	.word	0x20001254
 80029e8:	7f411e53 	.word	0x7f411e53
 80029ec:	20001256 	.word	0x20001256
 80029f0:	20001258 	.word	0x20001258

080029f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CLOSEmcu_Pin);
 80029f8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80029fc:	f006 f9c0 	bl	8008d80 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPENmcu_Pin);
 8002a00:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002a04:	f006 f9bc 	bl	8008d80 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(distCLOSE_Pin);
 8002a08:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002a0c:	f006 f9b8 	bl	8008d80 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(distSTOP_Pin);
 8002a10:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002a14:	f006 f9b4 	bl	8008d80 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(distINT_Pin);
 8002a18:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002a1c:	f006 f9b0 	bl	8008d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a20:	bf00      	nop
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
	return 1;
 8002a28:	2301      	movs	r3, #1
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr

08002a32 <_kill>:

int _kill(int pid, int sig)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
 8002a3a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a3c:	f009 fce6 	bl	800c40c <__errno>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2216      	movs	r2, #22
 8002a44:	601a      	str	r2, [r3, #0]
	return -1;
 8002a46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <_exit>:

void _exit (int status)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a5a:	f04f 31ff 	mov.w	r1, #4294967295
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7ff ffe7 	bl	8002a32 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a64:	e7fe      	b.n	8002a64 <_exit+0x12>

08002a66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b086      	sub	sp, #24
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	60f8      	str	r0, [r7, #12]
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a72:	2300      	movs	r3, #0
 8002a74:	617b      	str	r3, [r7, #20]
 8002a76:	e00a      	b.n	8002a8e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a78:	f3af 8000 	nop.w
 8002a7c:	4601      	mov	r1, r0
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	1c5a      	adds	r2, r3, #1
 8002a82:	60ba      	str	r2, [r7, #8]
 8002a84:	b2ca      	uxtb	r2, r1
 8002a86:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	617b      	str	r3, [r7, #20]
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	dbf0      	blt.n	8002a78 <_read+0x12>
	}

return len;
 8002a96:	687b      	ldr	r3, [r7, #4]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3718      	adds	r7, #24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	e009      	b.n	8002ac6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	60ba      	str	r2, [r7, #8]
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	dbf1      	blt.n	8002ab2 <_write+0x12>
	}
	return len;
 8002ace:	687b      	ldr	r3, [r7, #4]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <_close>:

int _close(int file)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
	return -1;
 8002ae0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr

08002aee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
 8002af6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002afe:	605a      	str	r2, [r3, #4]
	return 0;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <_isatty>:

int _isatty(int file)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
	return 1;
 8002b14:	2301      	movs	r3, #1
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
	return 0;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3714      	adds	r7, #20
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr

08002b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b40:	4a14      	ldr	r2, [pc, #80]	; (8002b94 <_sbrk+0x5c>)
 8002b42:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <_sbrk+0x60>)
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b4c:	4b13      	ldr	r3, [pc, #76]	; (8002b9c <_sbrk+0x64>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d102      	bne.n	8002b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b54:	4b11      	ldr	r3, [pc, #68]	; (8002b9c <_sbrk+0x64>)
 8002b56:	4a12      	ldr	r2, [pc, #72]	; (8002ba0 <_sbrk+0x68>)
 8002b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b5a:	4b10      	ldr	r3, [pc, #64]	; (8002b9c <_sbrk+0x64>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d207      	bcs.n	8002b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b68:	f009 fc50 	bl	800c40c <__errno>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	220c      	movs	r2, #12
 8002b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b72:	f04f 33ff 	mov.w	r3, #4294967295
 8002b76:	e009      	b.n	8002b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b78:	4b08      	ldr	r3, [pc, #32]	; (8002b9c <_sbrk+0x64>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b7e:	4b07      	ldr	r3, [pc, #28]	; (8002b9c <_sbrk+0x64>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	4a05      	ldr	r2, [pc, #20]	; (8002b9c <_sbrk+0x64>)
 8002b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20005000 	.word	0x20005000
 8002b98:	00000400 	.word	0x00000400
 8002b9c:	200010a8 	.word	0x200010a8
 8002ba0:	20001d48 	.word	0x20001d48

08002ba4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b096      	sub	sp, #88	; 0x58
 8002bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	605a      	str	r2, [r3, #4]
 8002bc0:	609a      	str	r2, [r3, #8]
 8002bc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bc4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	605a      	str	r2, [r3, #4]
 8002bd8:	609a      	str	r2, [r3, #8]
 8002bda:	60da      	str	r2, [r3, #12]
 8002bdc:	611a      	str	r2, [r3, #16]
 8002bde:	615a      	str	r2, [r3, #20]
 8002be0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	2220      	movs	r2, #32
 8002be6:	2100      	movs	r1, #0
 8002be8:	4618      	mov	r0, r3
 8002bea:	f009 fc57 	bl	800c49c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002bee:	4b3d      	ldr	r3, [pc, #244]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002bf0:	4a3d      	ldr	r2, [pc, #244]	; (8002ce8 <MX_TIM1_Init+0x138>)
 8002bf2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 35;
 8002bf4:	4b3b      	ldr	r3, [pc, #236]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002bf6:	2223      	movs	r2, #35	; 0x23
 8002bf8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bfa:	4b3a      	ldr	r3, [pc, #232]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8002c00:	4b38      	ldr	r3, [pc, #224]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c02:	f242 720f 	movw	r2, #9999	; 0x270f
 8002c06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c08:	4b36      	ldr	r3, [pc, #216]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c0e:	4b35      	ldr	r3, [pc, #212]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c14:	4b33      	ldr	r3, [pc, #204]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002c1a:	4832      	ldr	r0, [pc, #200]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c1c:	f008 f918 	bl	800ae50 <HAL_TIM_Base_Init>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002c26:	f7ff fd35 	bl	8002694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c2e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c30:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002c34:	4619      	mov	r1, r3
 8002c36:	482b      	ldr	r0, [pc, #172]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c38:	f008 fd22 	bl	800b680 <HAL_TIM_ConfigClockSource>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002c42:	f7ff fd27 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8002c46:	4827      	ldr	r0, [pc, #156]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c48:	f008 f951 	bl	800aeee <HAL_TIM_OC_Init>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002c52:	f7ff fd1f 	bl	8002694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c56:	2300      	movs	r3, #0
 8002c58:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c5e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c62:	4619      	mov	r1, r3
 8002c64:	481f      	ldr	r0, [pc, #124]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c66:	f009 f943 	bl	800bef0 <HAL_TIMEx_MasterConfigSynchronization>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002c70:	f7ff fd10 	bl	8002694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002c74:	2330      	movs	r3, #48	; 0x30
 8002c76:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c80:	2300      	movs	r3, #0
 8002c82:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c84:	2300      	movs	r3, #0
 8002c86:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c94:	2200      	movs	r2, #0
 8002c96:	4619      	mov	r1, r3
 8002c98:	4812      	ldr	r0, [pc, #72]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002c9a:	f008 fbdb 	bl	800b454 <HAL_TIM_OC_ConfigChannel>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002ca4:	f7ff fcf6 	bl	8002694 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002cac:	2300      	movs	r3, #0
 8002cae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002cbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cc0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002cc6:	1d3b      	adds	r3, r7, #4
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4806      	ldr	r0, [pc, #24]	; (8002ce4 <MX_TIM1_Init+0x134>)
 8002ccc:	f009 f96e 	bl	800bfac <HAL_TIMEx_ConfigBreakDeadTime>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002cd6:	f7ff fcdd 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002cda:	bf00      	nop
 8002cdc:	3758      	adds	r7, #88	; 0x58
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	200010ac 	.word	0x200010ac
 8002ce8:	40012c00 	.word	0x40012c00

08002cec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b092      	sub	sp, #72	; 0x48
 8002cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cf2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	605a      	str	r2, [r3, #4]
 8002cfc:	609a      	str	r2, [r3, #8]
 8002cfe:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]
 8002d08:	605a      	str	r2, [r3, #4]
 8002d0a:	609a      	str	r2, [r3, #8]
 8002d0c:	60da      	str	r2, [r3, #12]
 8002d0e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d10:	f107 031c 	add.w	r3, r7, #28
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d1a:	463b      	mov	r3, r7
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
 8002d26:	611a      	str	r2, [r3, #16]
 8002d28:	615a      	str	r2, [r3, #20]
 8002d2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d2c:	4b41      	ldr	r3, [pc, #260]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8002d34:	4b3f      	ldr	r3, [pc, #252]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d36:	2247      	movs	r2, #71	; 0x47
 8002d38:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d3a:	4b3e      	ldr	r3, [pc, #248]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9000;
 8002d40:	4b3c      	ldr	r3, [pc, #240]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d42:	f242 3228 	movw	r2, #9000	; 0x2328
 8002d46:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d48:	4b3a      	ldr	r3, [pc, #232]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d4e:	4b39      	ldr	r3, [pc, #228]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d50:	2280      	movs	r2, #128	; 0x80
 8002d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d54:	4837      	ldr	r0, [pc, #220]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d56:	f008 f87b 	bl	800ae50 <HAL_TIM_Base_Init>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002d60:	f7ff fc98 	bl	8002694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d68:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d6a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4830      	ldr	r0, [pc, #192]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d72:	f008 fc85 	bl	800b680 <HAL_TIM_ConfigClockSource>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002d7c:	f7ff fc8a 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002d80:	482c      	ldr	r0, [pc, #176]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d82:	f008 f9af 	bl	800b0e4 <HAL_TIM_PWM_Init>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 8002d8c:	f7ff fc82 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 8002d90:	2108      	movs	r1, #8
 8002d92:	4828      	ldr	r0, [pc, #160]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002d94:	f008 fb04 	bl	800b3a0 <HAL_TIM_OnePulse_Init>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002d9e:	f7ff fc79 	bl	8002694 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002da2:	2306      	movs	r3, #6
 8002da4:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8002da6:	2360      	movs	r3, #96	; 0x60
 8002da8:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_FALLING;
 8002daa:	2302      	movs	r3, #2
 8002dac:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.TriggerFilter = 0;
 8002dae:	2300      	movs	r3, #0
 8002db0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002db2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002db6:	4619      	mov	r1, r3
 8002db8:	481e      	ldr	r0, [pc, #120]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002dba:	f008 fd25 	bl	800b808 <HAL_TIM_SlaveConfigSynchro>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8002dc4:	f7ff fc66 	bl	8002694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002dd0:	f107 031c 	add.w	r3, r7, #28
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4817      	ldr	r0, [pc, #92]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002dd8:	f009 f88a 	bl	800bef0 <HAL_TIMEx_MasterConfigSynchronization>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 8002de2:	f7ff fc57 	bl	8002694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002de6:	2370      	movs	r3, #112	; 0x70
 8002de8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 9000;
 8002dea:	f242 3328 	movw	r3, #9000	; 0x2328
 8002dee:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002df0:	2300      	movs	r3, #0
 8002df2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002df4:	2300      	movs	r3, #0
 8002df6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002df8:	463b      	mov	r3, r7
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	480d      	ldr	r0, [pc, #52]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002e00:	f008 fb80 	bl	800b504 <HAL_TIM_PWM_ConfigChannel>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <MX_TIM2_Init+0x122>
  {
    Error_Handler();
 8002e0a:	f7ff fc43 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e0e:	463b      	mov	r3, r7
 8002e10:	220c      	movs	r2, #12
 8002e12:	4619      	mov	r1, r3
 8002e14:	4807      	ldr	r0, [pc, #28]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002e16:	f008 fb75 	bl	800b504 <HAL_TIM_PWM_ConfigChannel>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <MX_TIM2_Init+0x138>
  {
    Error_Handler();
 8002e20:	f7ff fc38 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002e24:	4803      	ldr	r0, [pc, #12]	; (8002e34 <MX_TIM2_Init+0x148>)
 8002e26:	f000 fa17 	bl	8003258 <HAL_TIM_MspPostInit>

}
 8002e2a:	bf00      	nop
 8002e2c:	3748      	adds	r7, #72	; 0x48
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200010f4 	.word	0x200010f4

08002e38 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b092      	sub	sp, #72	; 0x48
 8002e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e3e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	605a      	str	r2, [r3, #4]
 8002e48:	609a      	str	r2, [r3, #8]
 8002e4a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e5c:	f107 031c 	add.w	r3, r7, #28
 8002e60:	2200      	movs	r2, #0
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e66:	463b      	mov	r3, r7
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	605a      	str	r2, [r3, #4]
 8002e6e:	609a      	str	r2, [r3, #8]
 8002e70:	60da      	str	r2, [r3, #12]
 8002e72:	611a      	str	r2, [r3, #16]
 8002e74:	615a      	str	r2, [r3, #20]
 8002e76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e78:	4b3b      	ldr	r3, [pc, #236]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002e7a:	4a3c      	ldr	r2, [pc, #240]	; (8002f6c <MX_TIM3_Init+0x134>)
 8002e7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002e7e:	4b3a      	ldr	r3, [pc, #232]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002e80:	2247      	movs	r2, #71	; 0x47
 8002e82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e84:	4b38      	ldr	r3, [pc, #224]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9000;
 8002e8a:	4b37      	ldr	r3, [pc, #220]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002e8c:	f242 3228 	movw	r2, #9000	; 0x2328
 8002e90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e92:	4b35      	ldr	r3, [pc, #212]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e98:	4b33      	ldr	r3, [pc, #204]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002e9a:	2280      	movs	r2, #128	; 0x80
 8002e9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e9e:	4832      	ldr	r0, [pc, #200]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002ea0:	f007 ffd6 	bl	800ae50 <HAL_TIM_Base_Init>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002eaa:	f7ff fbf3 	bl	8002694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002eae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002eb2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002eb4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002eb8:	4619      	mov	r1, r3
 8002eba:	482b      	ldr	r0, [pc, #172]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002ebc:	f008 fbe0 	bl	800b680 <HAL_TIM_ConfigClockSource>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002ec6:	f7ff fbe5 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002eca:	4827      	ldr	r0, [pc, #156]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002ecc:	f008 f90a 	bl	800b0e4 <HAL_TIM_PWM_Init>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8002ed6:	f7ff fbdd 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8002eda:	2108      	movs	r1, #8
 8002edc:	4822      	ldr	r0, [pc, #136]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002ede:	f008 fa5f 	bl	800b3a0 <HAL_TIM_OnePulse_Init>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002ee8:	f7ff fbd4 	bl	8002694 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002eec:	2306      	movs	r3, #6
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8002ef0:	2360      	movs	r3, #96	; 0x60
 8002ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_FALLING;
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.TriggerFilter = 0;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002efc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f00:	4619      	mov	r1, r3
 8002f02:	4819      	ldr	r0, [pc, #100]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002f04:	f008 fc80 	bl	800b808 <HAL_TIM_SlaveConfigSynchro>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8002f0e:	f7ff fbc1 	bl	8002694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f16:	2300      	movs	r3, #0
 8002f18:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f1a:	f107 031c 	add.w	r3, r7, #28
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4811      	ldr	r0, [pc, #68]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002f22:	f008 ffe5 	bl	800bef0 <HAL_TIMEx_MasterConfigSynchronization>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 8002f2c:	f7ff fbb2 	bl	8002694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002f30:	2370      	movs	r3, #112	; 0x70
 8002f32:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 9000;
 8002f34:	f242 3328 	movw	r3, #9000	; 0x2328
 8002f38:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f42:	463b      	mov	r3, r7
 8002f44:	2200      	movs	r2, #0
 8002f46:	4619      	mov	r1, r3
 8002f48:	4807      	ldr	r0, [pc, #28]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002f4a:	f008 fadb 	bl	800b504 <HAL_TIM_PWM_ConfigChannel>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <MX_TIM3_Init+0x120>
  {
    Error_Handler();
 8002f54:	f7ff fb9e 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f58:	4803      	ldr	r0, [pc, #12]	; (8002f68 <MX_TIM3_Init+0x130>)
 8002f5a:	f000 f97d 	bl	8003258 <HAL_TIM_MspPostInit>

}
 8002f5e:	bf00      	nop
 8002f60:	3748      	adds	r7, #72	; 0x48
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	2000113c 	.word	0x2000113c
 8002f6c:	40000400 	.word	0x40000400

08002f70 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b092      	sub	sp, #72	; 0x48
 8002f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f76:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	609a      	str	r2, [r3, #8]
 8002f82:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002f84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	605a      	str	r2, [r3, #4]
 8002f8e:	609a      	str	r2, [r3, #8]
 8002f90:	60da      	str	r2, [r3, #12]
 8002f92:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f94:	f107 031c 	add.w	r3, r7, #28
 8002f98:	2200      	movs	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f9e:	463b      	mov	r3, r7
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
 8002fac:	615a      	str	r2, [r3, #20]
 8002fae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002fb0:	4b40      	ldr	r3, [pc, #256]	; (80030b4 <MX_TIM4_Init+0x144>)
 8002fb2:	4a41      	ldr	r2, [pc, #260]	; (80030b8 <MX_TIM4_Init+0x148>)
 8002fb4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8002fb6:	4b3f      	ldr	r3, [pc, #252]	; (80030b4 <MX_TIM4_Init+0x144>)
 8002fb8:	2247      	movs	r2, #71	; 0x47
 8002fba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fbc:	4b3d      	ldr	r3, [pc, #244]	; (80030b4 <MX_TIM4_Init+0x144>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9000;
 8002fc2:	4b3c      	ldr	r3, [pc, #240]	; (80030b4 <MX_TIM4_Init+0x144>)
 8002fc4:	f242 3228 	movw	r2, #9000	; 0x2328
 8002fc8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fca:	4b3a      	ldr	r3, [pc, #232]	; (80030b4 <MX_TIM4_Init+0x144>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fd0:	4b38      	ldr	r3, [pc, #224]	; (80030b4 <MX_TIM4_Init+0x144>)
 8002fd2:	2280      	movs	r2, #128	; 0x80
 8002fd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002fd6:	4837      	ldr	r0, [pc, #220]	; (80030b4 <MX_TIM4_Init+0x144>)
 8002fd8:	f007 ff3a 	bl	800ae50 <HAL_TIM_Base_Init>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002fe2:	f7ff fb57 	bl	8002694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fe6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fea:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002fec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	4830      	ldr	r0, [pc, #192]	; (80030b4 <MX_TIM4_Init+0x144>)
 8002ff4:	f008 fb44 	bl	800b680 <HAL_TIM_ConfigClockSource>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002ffe:	f7ff fb49 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003002:	482c      	ldr	r0, [pc, #176]	; (80030b4 <MX_TIM4_Init+0x144>)
 8003004:	f008 f86e 	bl	800b0e4 <HAL_TIM_PWM_Init>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 800300e:	f7ff fb41 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE) != HAL_OK)
 8003012:	2108      	movs	r1, #8
 8003014:	4827      	ldr	r0, [pc, #156]	; (80030b4 <MX_TIM4_Init+0x144>)
 8003016:	f008 f9c3 	bl	800b3a0 <HAL_TIM_OnePulse_Init>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8003020:	f7ff fb38 	bl	8002694 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8003024:	2306      	movs	r3, #6
 8003026:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8003028:	2360      	movs	r3, #96	; 0x60
 800302a:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_FALLING;
 800302c:	2302      	movs	r3, #2
 800302e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.TriggerFilter = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8003034:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003038:	4619      	mov	r1, r3
 800303a:	481e      	ldr	r0, [pc, #120]	; (80030b4 <MX_TIM4_Init+0x144>)
 800303c:	f008 fbe4 	bl	800b808 <HAL_TIM_SlaveConfigSynchro>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8003046:	f7ff fb25 	bl	8002694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800304a:	2300      	movs	r3, #0
 800304c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800304e:	2300      	movs	r3, #0
 8003050:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003052:	f107 031c 	add.w	r3, r7, #28
 8003056:	4619      	mov	r1, r3
 8003058:	4816      	ldr	r0, [pc, #88]	; (80030b4 <MX_TIM4_Init+0x144>)
 800305a:	f008 ff49 	bl	800bef0 <HAL_TIMEx_MasterConfigSynchronization>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <MX_TIM4_Init+0xf8>
  {
    Error_Handler();
 8003064:	f7ff fb16 	bl	8002694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8003068:	2370      	movs	r3, #112	; 0x70
 800306a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 9000;
 800306c:	f242 3328 	movw	r3, #9000	; 0x2328
 8003070:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003072:	2300      	movs	r3, #0
 8003074:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003076:	2300      	movs	r3, #0
 8003078:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800307a:	463b      	mov	r3, r7
 800307c:	2200      	movs	r2, #0
 800307e:	4619      	mov	r1, r3
 8003080:	480c      	ldr	r0, [pc, #48]	; (80030b4 <MX_TIM4_Init+0x144>)
 8003082:	f008 fa3f 	bl	800b504 <HAL_TIM_PWM_ConfigChannel>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <MX_TIM4_Init+0x120>
  {
    Error_Handler();
 800308c:	f7ff fb02 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003090:	463b      	mov	r3, r7
 8003092:	220c      	movs	r2, #12
 8003094:	4619      	mov	r1, r3
 8003096:	4807      	ldr	r0, [pc, #28]	; (80030b4 <MX_TIM4_Init+0x144>)
 8003098:	f008 fa34 	bl	800b504 <HAL_TIM_PWM_ConfigChannel>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <MX_TIM4_Init+0x136>
  {
    Error_Handler();
 80030a2:	f7ff faf7 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80030a6:	4803      	ldr	r0, [pc, #12]	; (80030b4 <MX_TIM4_Init+0x144>)
 80030a8:	f000 f8d6 	bl	8003258 <HAL_TIM_MspPostInit>

}
 80030ac:	bf00      	nop
 80030ae:	3748      	adds	r7, #72	; 0x48
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20001184 	.word	0x20001184
 80030b8:	40000800 	.word	0x40000800

080030bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b090      	sub	sp, #64	; 0x40
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	605a      	str	r2, [r3, #4]
 80030ce:	609a      	str	r2, [r3, #8]
 80030d0:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a5a      	ldr	r2, [pc, #360]	; (8003240 <HAL_TIM_Base_MspInit+0x184>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d10c      	bne.n	80030f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030dc:	4b59      	ldr	r3, [pc, #356]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	4a58      	ldr	r2, [pc, #352]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 80030e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030e6:	6193      	str	r3, [r2, #24]
 80030e8:	4b56      	ldr	r3, [pc, #344]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030f0:	627b      	str	r3, [r7, #36]	; 0x24
 80030f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80030f4:	e0a0      	b.n	8003238 <HAL_TIM_Base_MspInit+0x17c>
  else if(tim_baseHandle->Instance==TIM2)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030fe:	d136      	bne.n	800316e <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003100:	4b50      	ldr	r3, [pc, #320]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	4a4f      	ldr	r2, [pc, #316]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 8003106:	f043 0301 	orr.w	r3, r3, #1
 800310a:	61d3      	str	r3, [r2, #28]
 800310c:	4b4d      	ldr	r3, [pc, #308]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 800310e:	69db      	ldr	r3, [r3, #28]
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	623b      	str	r3, [r7, #32]
 8003116:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003118:	4b4a      	ldr	r3, [pc, #296]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	4a49      	ldr	r2, [pc, #292]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 800311e:	f043 0308 	orr.w	r3, r3, #8
 8003122:	6193      	str	r3, [r2, #24]
 8003124:	4b47      	ldr	r3, [pc, #284]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	f003 0308 	and.w	r3, r3, #8
 800312c:	61fb      	str	r3, [r7, #28]
 800312e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = A_ZeroCross_Pin;
 8003130:	2308      	movs	r3, #8
 8003132:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003134:	2300      	movs	r3, #0
 8003136:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003138:	2300      	movs	r3, #0
 800313a:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(A_ZeroCross_GPIO_Port, &GPIO_InitStruct);
 800313c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003140:	4619      	mov	r1, r3
 8003142:	4841      	ldr	r0, [pc, #260]	; (8003248 <HAL_TIM_Base_MspInit+0x18c>)
 8003144:	f005 fc68 	bl	8008a18 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003148:	4b40      	ldr	r3, [pc, #256]	; (800324c <HAL_TIM_Base_MspInit+0x190>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	63bb      	str	r3, [r7, #56]	; 0x38
 800314e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003150:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003154:	63bb      	str	r3, [r7, #56]	; 0x38
 8003156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003158:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800315c:	63bb      	str	r3, [r7, #56]	; 0x38
 800315e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003160:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003164:	63bb      	str	r3, [r7, #56]	; 0x38
 8003166:	4a39      	ldr	r2, [pc, #228]	; (800324c <HAL_TIM_Base_MspInit+0x190>)
 8003168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800316a:	6053      	str	r3, [r2, #4]
}
 800316c:	e064      	b.n	8003238 <HAL_TIM_Base_MspInit+0x17c>
  else if(tim_baseHandle->Instance==TIM3)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a37      	ldr	r2, [pc, #220]	; (8003250 <HAL_TIM_Base_MspInit+0x194>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d136      	bne.n	80031e6 <HAL_TIM_Base_MspInit+0x12a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003178:	4b32      	ldr	r3, [pc, #200]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 800317a:	69db      	ldr	r3, [r3, #28]
 800317c:	4a31      	ldr	r2, [pc, #196]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 800317e:	f043 0302 	orr.w	r3, r3, #2
 8003182:	61d3      	str	r3, [r2, #28]
 8003184:	4b2f      	ldr	r3, [pc, #188]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 8003186:	69db      	ldr	r3, [r3, #28]
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	61bb      	str	r3, [r7, #24]
 800318e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003190:	4b2c      	ldr	r3, [pc, #176]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	4a2b      	ldr	r2, [pc, #172]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 8003196:	f043 0308 	orr.w	r3, r3, #8
 800319a:	6193      	str	r3, [r2, #24]
 800319c:	4b29      	ldr	r3, [pc, #164]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	f003 0308 	and.w	r3, r3, #8
 80031a4:	617b      	str	r3, [r7, #20]
 80031a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = B_ZeroCross_Pin;
 80031a8:	2320      	movs	r3, #32
 80031aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031ac:	2300      	movs	r3, #0
 80031ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b0:	2300      	movs	r3, #0
 80031b2:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(B_ZeroCross_GPIO_Port, &GPIO_InitStruct);
 80031b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031b8:	4619      	mov	r1, r3
 80031ba:	4823      	ldr	r0, [pc, #140]	; (8003248 <HAL_TIM_Base_MspInit+0x18c>)
 80031bc:	f005 fc2c 	bl	8008a18 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80031c0:	4b22      	ldr	r3, [pc, #136]	; (800324c <HAL_TIM_Base_MspInit+0x190>)
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031c8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80031cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031d0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80031d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031de:	4a1b      	ldr	r2, [pc, #108]	; (800324c <HAL_TIM_Base_MspInit+0x190>)
 80031e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031e2:	6053      	str	r3, [r2, #4]
}
 80031e4:	e028      	b.n	8003238 <HAL_TIM_Base_MspInit+0x17c>
  else if(tim_baseHandle->Instance==TIM4)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a1a      	ldr	r2, [pc, #104]	; (8003254 <HAL_TIM_Base_MspInit+0x198>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d123      	bne.n	8003238 <HAL_TIM_Base_MspInit+0x17c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031f0:	4b14      	ldr	r3, [pc, #80]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	4a13      	ldr	r2, [pc, #76]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 80031f6:	f043 0304 	orr.w	r3, r3, #4
 80031fa:	61d3      	str	r3, [r2, #28]
 80031fc:	4b11      	ldr	r3, [pc, #68]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003208:	4b0e      	ldr	r3, [pc, #56]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	4a0d      	ldr	r2, [pc, #52]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 800320e:	f043 0308 	orr.w	r3, r3, #8
 8003212:	6193      	str	r3, [r2, #24]
 8003214:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <HAL_TIM_Base_MspInit+0x188>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f003 0308 	and.w	r3, r3, #8
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = C_ZeroCross_Pin;
 8003220:	2380      	movs	r3, #128	; 0x80
 8003222:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003224:	2300      	movs	r3, #0
 8003226:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003228:	2300      	movs	r3, #0
 800322a:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(C_ZeroCross_GPIO_Port, &GPIO_InitStruct);
 800322c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003230:	4619      	mov	r1, r3
 8003232:	4805      	ldr	r0, [pc, #20]	; (8003248 <HAL_TIM_Base_MspInit+0x18c>)
 8003234:	f005 fbf0 	bl	8008a18 <HAL_GPIO_Init>
}
 8003238:	bf00      	nop
 800323a:	3740      	adds	r7, #64	; 0x40
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40012c00 	.word	0x40012c00
 8003244:	40021000 	.word	0x40021000
 8003248:	40010c00 	.word	0x40010c00
 800324c:	40010000 	.word	0x40010000
 8003250:	40000400 	.word	0x40000400
 8003254:	40000800 	.word	0x40000800

08003258 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08c      	sub	sp, #48	; 0x30
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003260:	f107 0318 	add.w	r3, r7, #24
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003276:	d12b      	bne.n	80032d0 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003278:	4b3e      	ldr	r3, [pc, #248]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	4a3d      	ldr	r2, [pc, #244]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 800327e:	f043 0304 	orr.w	r3, r3, #4
 8003282:	6193      	str	r3, [r2, #24]
 8003284:	4b3b      	ldr	r3, [pc, #236]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	617b      	str	r3, [r7, #20]
 800328e:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = AREV_Pin|AFWD_Pin;
 8003290:	f248 0308 	movw	r3, #32776	; 0x8008
 8003294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003296:	2302      	movs	r3, #2
 8003298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800329a:	2302      	movs	r3, #2
 800329c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329e:	f107 0318 	add.w	r3, r7, #24
 80032a2:	4619      	mov	r1, r3
 80032a4:	4834      	ldr	r0, [pc, #208]	; (8003378 <HAL_TIM_MspPostInit+0x120>)
 80032a6:	f005 fbb7 	bl	8008a18 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80032aa:	4b34      	ldr	r3, [pc, #208]	; (800337c <HAL_TIM_MspPostInit+0x124>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80032b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80032b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80032be:	62bb      	str	r3, [r7, #40]	; 0x28
 80032c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80032c8:	4a2c      	ldr	r2, [pc, #176]	; (800337c <HAL_TIM_MspPostInit+0x124>)
 80032ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032cc:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80032ce:	e04d      	b.n	800336c <HAL_TIM_MspPostInit+0x114>
  else if(timHandle->Instance==TIM3)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a2a      	ldr	r2, [pc, #168]	; (8003380 <HAL_TIM_MspPostInit+0x128>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d12a      	bne.n	8003330 <HAL_TIM_MspPostInit+0xd8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032da:	4b26      	ldr	r3, [pc, #152]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	4a25      	ldr	r2, [pc, #148]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 80032e0:	f043 0308 	orr.w	r3, r3, #8
 80032e4:	6193      	str	r3, [r2, #24]
 80032e6:	4b23      	ldr	r3, [pc, #140]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	613b      	str	r3, [r7, #16]
 80032f0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BFWD_Pin;
 80032f2:	2310      	movs	r3, #16
 80032f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f6:	2302      	movs	r3, #2
 80032f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032fa:	2302      	movs	r3, #2
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BFWD_GPIO_Port, &GPIO_InitStruct);
 80032fe:	f107 0318 	add.w	r3, r7, #24
 8003302:	4619      	mov	r1, r3
 8003304:	481f      	ldr	r0, [pc, #124]	; (8003384 <HAL_TIM_MspPostInit+0x12c>)
 8003306:	f005 fb87 	bl	8008a18 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 800330a:	4b1c      	ldr	r3, [pc, #112]	; (800337c <HAL_TIM_MspPostInit+0x124>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003312:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003316:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800331e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003322:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003326:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003328:	4a14      	ldr	r2, [pc, #80]	; (800337c <HAL_TIM_MspPostInit+0x124>)
 800332a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800332c:	6053      	str	r3, [r2, #4]
}
 800332e:	e01d      	b.n	800336c <HAL_TIM_MspPostInit+0x114>
  else if(timHandle->Instance==TIM4)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a14      	ldr	r2, [pc, #80]	; (8003388 <HAL_TIM_MspPostInit+0x130>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d118      	bne.n	800336c <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800333a:	4b0e      	ldr	r3, [pc, #56]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	4a0d      	ldr	r2, [pc, #52]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 8003340:	f043 0308 	orr.w	r3, r3, #8
 8003344:	6193      	str	r3, [r2, #24]
 8003346:	4b0b      	ldr	r3, [pc, #44]	; (8003374 <HAL_TIM_MspPostInit+0x11c>)
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	f003 0308 	and.w	r3, r3, #8
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CFWD_Pin|CREV_Pin;
 8003352:	f44f 7310 	mov.w	r3, #576	; 0x240
 8003356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003358:	2302      	movs	r3, #2
 800335a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800335c:	2302      	movs	r3, #2
 800335e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003360:	f107 0318 	add.w	r3, r7, #24
 8003364:	4619      	mov	r1, r3
 8003366:	4807      	ldr	r0, [pc, #28]	; (8003384 <HAL_TIM_MspPostInit+0x12c>)
 8003368:	f005 fb56 	bl	8008a18 <HAL_GPIO_Init>
}
 800336c:	bf00      	nop
 800336e:	3730      	adds	r7, #48	; 0x30
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40021000 	.word	0x40021000
 8003378:	40010800 	.word	0x40010800
 800337c:	40010000 	.word	0x40010000
 8003380:	40000400 	.word	0x40000400
 8003384:	40010c00 	.word	0x40010c00
 8003388:	40000800 	.word	0x40000800

0800338c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003390:	4b11      	ldr	r3, [pc, #68]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 8003392:	4a12      	ldr	r2, [pc, #72]	; (80033dc <MX_USART1_UART_Init+0x50>)
 8003394:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8003396:	4b10      	ldr	r3, [pc, #64]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 8003398:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800339c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800339e:	4b0e      	ldr	r3, [pc, #56]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80033a4:	4b0c      	ldr	r3, [pc, #48]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80033aa:	4b0b      	ldr	r3, [pc, #44]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80033b0:	4b09      	ldr	r3, [pc, #36]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 80033b2:	220c      	movs	r2, #12
 80033b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033b6:	4b08      	ldr	r3, [pc, #32]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80033bc:	4b06      	ldr	r3, [pc, #24]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 80033be:	2200      	movs	r2, #0
 80033c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80033c2:	4805      	ldr	r0, [pc, #20]	; (80033d8 <MX_USART1_UART_Init+0x4c>)
 80033c4:	f008 fe43 	bl	800c04e <HAL_UART_Init>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80033ce:	f7ff f961 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80033d2:	bf00      	nop
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	200011cc 	.word	0x200011cc
 80033dc:	40013800 	.word	0x40013800

080033e0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80033e4:	4b11      	ldr	r3, [pc, #68]	; (800342c <MX_USART3_UART_Init+0x4c>)
 80033e6:	4a12      	ldr	r2, [pc, #72]	; (8003430 <MX_USART3_UART_Init+0x50>)
 80033e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 80033ea:	4b10      	ldr	r3, [pc, #64]	; (800342c <MX_USART3_UART_Init+0x4c>)
 80033ec:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80033f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80033f2:	4b0e      	ldr	r3, [pc, #56]	; (800342c <MX_USART3_UART_Init+0x4c>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80033f8:	4b0c      	ldr	r3, [pc, #48]	; (800342c <MX_USART3_UART_Init+0x4c>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80033fe:	4b0b      	ldr	r3, [pc, #44]	; (800342c <MX_USART3_UART_Init+0x4c>)
 8003400:	2200      	movs	r2, #0
 8003402:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003404:	4b09      	ldr	r3, [pc, #36]	; (800342c <MX_USART3_UART_Init+0x4c>)
 8003406:	220c      	movs	r2, #12
 8003408:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800340a:	4b08      	ldr	r3, [pc, #32]	; (800342c <MX_USART3_UART_Init+0x4c>)
 800340c:	2200      	movs	r2, #0
 800340e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003410:	4b06      	ldr	r3, [pc, #24]	; (800342c <MX_USART3_UART_Init+0x4c>)
 8003412:	2200      	movs	r2, #0
 8003414:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003416:	4805      	ldr	r0, [pc, #20]	; (800342c <MX_USART3_UART_Init+0x4c>)
 8003418:	f008 fe19 	bl	800c04e <HAL_UART_Init>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003422:	f7ff f937 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20001210 	.word	0x20001210
 8003430:	40004800 	.word	0x40004800

08003434 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08c      	sub	sp, #48	; 0x30
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800343c:	f107 031c 	add.w	r3, r7, #28
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	605a      	str	r2, [r3, #4]
 8003446:	609a      	str	r2, [r3, #8]
 8003448:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a45      	ldr	r2, [pc, #276]	; (8003564 <HAL_UART_MspInit+0x130>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d13a      	bne.n	80034ca <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003454:	4b44      	ldr	r3, [pc, #272]	; (8003568 <HAL_UART_MspInit+0x134>)
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	4a43      	ldr	r2, [pc, #268]	; (8003568 <HAL_UART_MspInit+0x134>)
 800345a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800345e:	6193      	str	r3, [r2, #24]
 8003460:	4b41      	ldr	r3, [pc, #260]	; (8003568 <HAL_UART_MspInit+0x134>)
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003468:	61bb      	str	r3, [r7, #24]
 800346a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800346c:	4b3e      	ldr	r3, [pc, #248]	; (8003568 <HAL_UART_MspInit+0x134>)
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	4a3d      	ldr	r2, [pc, #244]	; (8003568 <HAL_UART_MspInit+0x134>)
 8003472:	f043 0304 	orr.w	r3, r3, #4
 8003476:	6193      	str	r3, [r2, #24]
 8003478:	4b3b      	ldr	r3, [pc, #236]	; (8003568 <HAL_UART_MspInit+0x134>)
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	617b      	str	r3, [r7, #20]
 8003482:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TxD_Pin;
 8003484:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348a:	2302      	movs	r3, #2
 800348c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800348e:	2303      	movs	r3, #3
 8003490:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(TxD_GPIO_Port, &GPIO_InitStruct);
 8003492:	f107 031c 	add.w	r3, r7, #28
 8003496:	4619      	mov	r1, r3
 8003498:	4834      	ldr	r0, [pc, #208]	; (800356c <HAL_UART_MspInit+0x138>)
 800349a:	f005 fabd 	bl	8008a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RxD_Pin;
 800349e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034a4:	2300      	movs	r3, #0
 80034a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a8:	2300      	movs	r3, #0
 80034aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RxD_GPIO_Port, &GPIO_InitStruct);
 80034ac:	f107 031c 	add.w	r3, r7, #28
 80034b0:	4619      	mov	r1, r3
 80034b2:	482e      	ldr	r0, [pc, #184]	; (800356c <HAL_UART_MspInit+0x138>)
 80034b4:	f005 fab0 	bl	8008a18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80034b8:	2200      	movs	r2, #0
 80034ba:	2100      	movs	r1, #0
 80034bc:	2025      	movs	r0, #37	; 0x25
 80034be:	f005 f882 	bl	80085c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80034c2:	2025      	movs	r0, #37	; 0x25
 80034c4:	f005 f89b 	bl	80085fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80034c8:	e048      	b.n	800355c <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a28      	ldr	r2, [pc, #160]	; (8003570 <HAL_UART_MspInit+0x13c>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d143      	bne.n	800355c <HAL_UART_MspInit+0x128>
    __HAL_RCC_USART3_CLK_ENABLE();
 80034d4:	4b24      	ldr	r3, [pc, #144]	; (8003568 <HAL_UART_MspInit+0x134>)
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	4a23      	ldr	r2, [pc, #140]	; (8003568 <HAL_UART_MspInit+0x134>)
 80034da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034de:	61d3      	str	r3, [r2, #28]
 80034e0:	4b21      	ldr	r3, [pc, #132]	; (8003568 <HAL_UART_MspInit+0x134>)
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034e8:	613b      	str	r3, [r7, #16]
 80034ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ec:	4b1e      	ldr	r3, [pc, #120]	; (8003568 <HAL_UART_MspInit+0x134>)
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	4a1d      	ldr	r2, [pc, #116]	; (8003568 <HAL_UART_MspInit+0x134>)
 80034f2:	f043 0310 	orr.w	r3, r3, #16
 80034f6:	6193      	str	r3, [r2, #24]
 80034f8:	4b1b      	ldr	r3, [pc, #108]	; (8003568 <HAL_UART_MspInit+0x134>)
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f003 0310 	and.w	r3, r3, #16
 8003500:	60fb      	str	r3, [r7, #12]
 8003502:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = WIRE_TxD_Pin;
 8003504:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003508:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800350a:	2302      	movs	r3, #2
 800350c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800350e:	2303      	movs	r3, #3
 8003510:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(WIRE_TxD_GPIO_Port, &GPIO_InitStruct);
 8003512:	f107 031c 	add.w	r3, r7, #28
 8003516:	4619      	mov	r1, r3
 8003518:	4816      	ldr	r0, [pc, #88]	; (8003574 <HAL_UART_MspInit+0x140>)
 800351a:	f005 fa7d 	bl	8008a18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = WIRE_RxD_Pin;
 800351e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003522:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003524:	2300      	movs	r3, #0
 8003526:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003528:	2300      	movs	r3, #0
 800352a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(WIRE_RxD_GPIO_Port, &GPIO_InitStruct);
 800352c:	f107 031c 	add.w	r3, r7, #28
 8003530:	4619      	mov	r1, r3
 8003532:	4810      	ldr	r0, [pc, #64]	; (8003574 <HAL_UART_MspInit+0x140>)
 8003534:	f005 fa70 	bl	8008a18 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8003538:	4b0f      	ldr	r3, [pc, #60]	; (8003578 <HAL_UART_MspInit+0x144>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800353e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003540:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003544:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003548:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800354c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800354e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003550:	f043 0310 	orr.w	r3, r3, #16
 8003554:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003556:	4a08      	ldr	r2, [pc, #32]	; (8003578 <HAL_UART_MspInit+0x144>)
 8003558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800355a:	6053      	str	r3, [r2, #4]
}
 800355c:	bf00      	nop
 800355e:	3730      	adds	r7, #48	; 0x30
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40013800 	.word	0x40013800
 8003568:	40021000 	.word	0x40021000
 800356c:	40010800 	.word	0x40010800
 8003570:	40004800 	.word	0x40004800
 8003574:	40011000 	.word	0x40011000
 8003578:	40010000 	.word	0x40010000

0800357c <dbg_available>:
volatile dbg_rx_buffer_index_t dbg_rx_buffer_head = 0;
volatile dbg_rx_buffer_index_t dbg_rx_buffer_tail = 0;
uint8_t dbg_rx_buffer[DBG_RX_BUFFER_SIZE] = {0,};

int16_t dbg_available(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
	return ((uint16_t)(DBG_RX_BUFFER_SIZE + dbg_rx_buffer_head - dbg_rx_buffer_tail)) % DBG_RX_BUFFER_SIZE;
 8003580:	4b0c      	ldr	r3, [pc, #48]	; (80035b4 <dbg_available+0x38>)
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	b29a      	uxth	r2, r3
 8003586:	4b0c      	ldr	r3, [pc, #48]	; (80035b8 <dbg_available+0x3c>)
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	b29b      	uxth	r3, r3
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	b29b      	uxth	r3, r3
 8003590:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003594:	b29b      	uxth	r3, r3
 8003596:	4a09      	ldr	r2, [pc, #36]	; (80035bc <dbg_available+0x40>)
 8003598:	fba2 1203 	umull	r1, r2, r2, r3
 800359c:	0a52      	lsrs	r2, r2, #9
 800359e:	f240 4106 	movw	r1, #1030	; 0x406
 80035a2:	fb01 f202 	mul.w	r2, r1, r2
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	b21b      	sxth	r3, r3
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr
 80035b4:	20001254 	.word	0x20001254
 80035b8:	20001256 	.word	0x20001256
 80035bc:	7f411e53 	.word	0x7f411e53

080035c0 <dbg_read>:

int16_t dbg_read(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
	if(dbg_rx_buffer_head == dbg_rx_buffer_tail)
 80035c6:	4b15      	ldr	r3, [pc, #84]	; (800361c <dbg_read+0x5c>)
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	4b14      	ldr	r3, [pc, #80]	; (8003620 <dbg_read+0x60>)
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d102      	bne.n	80035dc <dbg_read+0x1c>
	{
		return -1;
 80035d6:	f04f 33ff 	mov.w	r3, #4294967295
 80035da:	e019      	b.n	8003610 <dbg_read+0x50>
	}
	else
	{
		uint8_t c = dbg_rx_buffer[dbg_rx_buffer_tail];
 80035dc:	4b10      	ldr	r3, [pc, #64]	; (8003620 <dbg_read+0x60>)
 80035de:	881b      	ldrh	r3, [r3, #0]
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	461a      	mov	r2, r3
 80035e4:	4b0f      	ldr	r3, [pc, #60]	; (8003624 <dbg_read+0x64>)
 80035e6:	5c9b      	ldrb	r3, [r3, r2]
 80035e8:	71fb      	strb	r3, [r7, #7]
		dbg_rx_buffer_tail = (dbg_rx_buffer_index_t)(dbg_rx_buffer_tail + 1) % DBG_RX_BUFFER_SIZE;
 80035ea:	4b0d      	ldr	r3, [pc, #52]	; (8003620 <dbg_read+0x60>)
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	3301      	adds	r3, #1
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	4a0c      	ldr	r2, [pc, #48]	; (8003628 <dbg_read+0x68>)
 80035f6:	fba2 1203 	umull	r1, r2, r2, r3
 80035fa:	0a52      	lsrs	r2, r2, #9
 80035fc:	f240 4106 	movw	r1, #1030	; 0x406
 8003600:	fb01 f202 	mul.w	r2, r1, r2
 8003604:	1a9b      	subs	r3, r3, r2
 8003606:	b29a      	uxth	r2, r3
 8003608:	4b05      	ldr	r3, [pc, #20]	; (8003620 <dbg_read+0x60>)
 800360a:	801a      	strh	r2, [r3, #0]
		return c;
 800360c:	79fb      	ldrb	r3, [r7, #7]
 800360e:	b21b      	sxth	r3, r3
	}
}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	bc80      	pop	{r7}
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	20001254 	.word	0x20001254
 8003620:	20001256 	.word	0x20001256
 8003624:	20001258 	.word	0x20001258
 8003628:	7f411e53 	.word	0x7f411e53

0800362c <EN_Interrupt>:
//-----------------------------------------------------------------------------------------------------------------
void EN_Interrupt(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8003630:	4b05      	ldr	r3, [pc, #20]	; (8003648 <EN_Interrupt+0x1c>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68da      	ldr	r2, [r3, #12]
 8003636:	4b04      	ldr	r3, [pc, #16]	; (8003648 <EN_Interrupt+0x1c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 0220 	orr.w	r2, r2, #32
 800363e:	60da      	str	r2, [r3, #12]
	//__HAL_SPI_ENABLE_IT(&hspi2, SPI_IT_RXNE);
}
 8003640:	bf00      	nop
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr
 8003648:	200011cc 	.word	0x200011cc

0800364c <MX_WWDG_Init>:

WWDG_HandleTypeDef hwwdg;

/* WWDG init function */
void MX_WWDG_Init(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE END WWDG_Init 0 */

  /* USER CODE BEGIN WWDG_Init 1 */

  /* USER CODE END WWDG_Init 1 */
  hwwdg.Instance = WWDG;
 8003650:	4b0c      	ldr	r3, [pc, #48]	; (8003684 <MX_WWDG_Init+0x38>)
 8003652:	4a0d      	ldr	r2, [pc, #52]	; (8003688 <MX_WWDG_Init+0x3c>)
 8003654:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_1;
 8003656:	4b0b      	ldr	r3, [pc, #44]	; (8003684 <MX_WWDG_Init+0x38>)
 8003658:	2200      	movs	r2, #0
 800365a:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 64;
 800365c:	4b09      	ldr	r3, [pc, #36]	; (8003684 <MX_WWDG_Init+0x38>)
 800365e:	2240      	movs	r2, #64	; 0x40
 8003660:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 64;
 8003662:	4b08      	ldr	r3, [pc, #32]	; (8003684 <MX_WWDG_Init+0x38>)
 8003664:	2240      	movs	r2, #64	; 0x40
 8003666:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_DISABLE;
 8003668:	4b06      	ldr	r3, [pc, #24]	; (8003684 <MX_WWDG_Init+0x38>)
 800366a:	2200      	movs	r2, #0
 800366c:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 800366e:	4805      	ldr	r0, [pc, #20]	; (8003684 <MX_WWDG_Init+0x38>)
 8003670:	f008 fea4 	bl	800c3bc <HAL_WWDG_Init>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <MX_WWDG_Init+0x32>
  {
    Error_Handler();
 800367a:	f7ff f80b 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN WWDG_Init 2 */

  /* USER CODE END WWDG_Init 2 */

}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20001660 	.word	0x20001660
 8003688:	40002c00 	.word	0x40002c00

0800368c <HAL_WWDG_MspInit>:

void HAL_WWDG_MspInit(WWDG_HandleTypeDef* wwdgHandle)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]

  if(wwdgHandle->Instance==WWDG)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a09      	ldr	r2, [pc, #36]	; (80036c0 <HAL_WWDG_MspInit+0x34>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d10b      	bne.n	80036b6 <HAL_WWDG_MspInit+0x2a>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* WWDG clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 800369e:	4b09      	ldr	r3, [pc, #36]	; (80036c4 <HAL_WWDG_MspInit+0x38>)
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	4a08      	ldr	r2, [pc, #32]	; (80036c4 <HAL_WWDG_MspInit+0x38>)
 80036a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80036a8:	61d3      	str	r3, [r2, #28]
 80036aa:	4b06      	ldr	r3, [pc, #24]	; (80036c4 <HAL_WWDG_MspInit+0x38>)
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }
}
 80036b6:	bf00      	nop
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr
 80036c0:	40002c00 	.word	0x40002c00
 80036c4:	40021000 	.word	0x40021000

080036c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036c8:	480c      	ldr	r0, [pc, #48]	; (80036fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80036ca:	490d      	ldr	r1, [pc, #52]	; (8003700 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80036cc:	4a0d      	ldr	r2, [pc, #52]	; (8003704 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80036ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036d0:	e002      	b.n	80036d8 <LoopCopyDataInit>

080036d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036d6:	3304      	adds	r3, #4

080036d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036dc:	d3f9      	bcc.n	80036d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80036e0:	4c0a      	ldr	r4, [pc, #40]	; (800370c <LoopFillZerobss+0x22>)
  movs r3, #0
 80036e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036e4:	e001      	b.n	80036ea <LoopFillZerobss>

080036e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036e8:	3204      	adds	r2, #4

080036ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036ec:	d3fb      	bcc.n	80036e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80036ee:	f7ff fa59 	bl	8002ba4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80036f2:	f008 fe91 	bl	800c418 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80036f6:	f7fe fcfb 	bl	80020f0 <main>
  bx lr
 80036fa:	4770      	bx	lr
  ldr r0, =_sdata
 80036fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003700:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8003704:	08011c98 	.word	0x08011c98
  ldr r2, =_sbss
 8003708:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800370c:	20001d48 	.word	0x20001d48

08003710 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003710:	e7fe      	b.n	8003710 <ADC1_2_IRQHandler>
	...

08003714 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	src,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	6039      	str	r1, [r7, #0]
 800371e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	2b7f      	cmp	r3, #127	; 0x7f
 8003724:	d802      	bhi.n	800372c <ff_convert+0x18>
		c = src;
 8003726:	88fb      	ldrh	r3, [r7, #6]
 8003728:	81fb      	strh	r3, [r7, #14]
 800372a:	e025      	b.n	8003778 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00b      	beq.n	800374a <ff_convert+0x36>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
 8003732:	88fb      	ldrh	r3, [r7, #6]
 8003734:	2bff      	cmp	r3, #255	; 0xff
 8003736:	d805      	bhi.n	8003744 <ff_convert+0x30>
 8003738:	88fb      	ldrh	r3, [r7, #6]
 800373a:	3b80      	subs	r3, #128	; 0x80
 800373c:	4a11      	ldr	r2, [pc, #68]	; (8003784 <ff_convert+0x70>)
 800373e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003742:	e000      	b.n	8003746 <ff_convert+0x32>
 8003744:	2300      	movs	r3, #0
 8003746:	81fb      	strh	r3, [r7, #14]
 8003748:	e016      	b.n	8003778 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 800374a:	2300      	movs	r3, #0
 800374c:	81fb      	strh	r3, [r7, #14]
 800374e:	e009      	b.n	8003764 <ff_convert+0x50>
				if (src == Tbl[c]) break;
 8003750:	89fb      	ldrh	r3, [r7, #14]
 8003752:	4a0c      	ldr	r2, [pc, #48]	; (8003784 <ff_convert+0x70>)
 8003754:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003758:	88fa      	ldrh	r2, [r7, #6]
 800375a:	429a      	cmp	r2, r3
 800375c:	d006      	beq.n	800376c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800375e:	89fb      	ldrh	r3, [r7, #14]
 8003760:	3301      	adds	r3, #1
 8003762:	81fb      	strh	r3, [r7, #14]
 8003764:	89fb      	ldrh	r3, [r7, #14]
 8003766:	2b7f      	cmp	r3, #127	; 0x7f
 8003768:	d9f2      	bls.n	8003750 <ff_convert+0x3c>
 800376a:	e000      	b.n	800376e <ff_convert+0x5a>
				if (src == Tbl[c]) break;
 800376c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800376e:	89fb      	ldrh	r3, [r7, #14]
 8003770:	3380      	adds	r3, #128	; 0x80
 8003772:	b29b      	uxth	r3, r3
 8003774:	b2db      	uxtb	r3, r3
 8003776:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8003778:	89fb      	ldrh	r3, [r7, #14]
}
 800377a:	4618      	mov	r0, r3
 800377c:	3714      	adds	r7, #20
 800377e:	46bd      	mov	sp, r7
 8003780:	bc80      	pop	{r7}
 8003782:	4770      	bx	lr
 8003784:	080105d4 	.word	0x080105d4

08003788 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8003792:	2300      	movs	r3, #0
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	e002      	b.n	800379e <ff_wtoupper+0x16>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	3301      	adds	r3, #1
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	4a0f      	ldr	r2, [pc, #60]	; (80037dc <ff_wtoupper+0x54>)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d006      	beq.n	80037b8 <ff_wtoupper+0x30>
 80037aa:	4a0c      	ldr	r2, [pc, #48]	; (80037dc <ff_wtoupper+0x54>)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037b2:	88fa      	ldrh	r2, [r7, #6]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d1ef      	bne.n	8003798 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 80037b8:	4a08      	ldr	r2, [pc, #32]	; (80037dc <ff_wtoupper+0x54>)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d004      	beq.n	80037ce <ff_wtoupper+0x46>
 80037c4:	4a06      	ldr	r2, [pc, #24]	; (80037e0 <ff_wtoupper+0x58>)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037cc:	e000      	b.n	80037d0 <ff_wtoupper+0x48>
 80037ce:	88fb      	ldrh	r3, [r7, #6]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bc80      	pop	{r7}
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	080106d4 	.word	0x080106d4
 80037e0:	080108b4 	.word	0x080108b4

080037e4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80037e4:	b480      	push	{r7}
 80037e6:	b087      	sub	sp, #28
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	613b      	str	r3, [r7, #16]

#if _WORD_ACCESS == 1
	while (cnt >= sizeof (int)) {
 80037f8:	e00c      	b.n	8003814 <mem_cpy+0x30>
		*(int*)d = *(int*)s;
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	601a      	str	r2, [r3, #0]
		d += sizeof (int); s += sizeof (int);
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	3304      	adds	r3, #4
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	3304      	adds	r3, #4
 800380c:	613b      	str	r3, [r7, #16]
		cnt -= sizeof (int);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3b04      	subs	r3, #4
 8003812:	607b      	str	r3, [r7, #4]
	while (cnt >= sizeof (int)) {
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b03      	cmp	r3, #3
 8003818:	d8ef      	bhi.n	80037fa <mem_cpy+0x16>
	}
#endif
	while (cnt--)
 800381a:	e007      	b.n	800382c <mem_cpy+0x48>
		*d++ = *s++;
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	1c53      	adds	r3, r2, #1
 8003820:	613b      	str	r3, [r7, #16]
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	1c59      	adds	r1, r3, #1
 8003826:	6179      	str	r1, [r7, #20]
 8003828:	7812      	ldrb	r2, [r2, #0]
 800382a:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	1e5a      	subs	r2, r3, #1
 8003830:	607a      	str	r2, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1f2      	bne.n	800381c <mem_cpy+0x38>
}
 8003836:	bf00      	nop
 8003838:	bf00      	nop
 800383a:	371c      	adds	r7, #28
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr

08003842 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8003842:	b480      	push	{r7}
 8003844:	b087      	sub	sp, #28
 8003846:	af00      	add	r7, sp, #0
 8003848:	60f8      	str	r0, [r7, #12]
 800384a:	60b9      	str	r1, [r7, #8]
 800384c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8003852:	e005      	b.n	8003860 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	1c5a      	adds	r2, r3, #1
 8003858:	617a      	str	r2, [r7, #20]
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	1e5a      	subs	r2, r3, #1
 8003864:	607a      	str	r2, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1f4      	bne.n	8003854 <mem_set+0x12>
}
 800386a:	bf00      	nop
 800386c:	bf00      	nop
 800386e:	371c      	adds	r7, #28
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr

08003876 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8003876:	b480      	push	{r7}
 8003878:	b089      	sub	sp, #36	; 0x24
 800387a:	af00      	add	r7, sp, #0
 800387c:	60f8      	str	r0, [r7, #12]
 800387e:	60b9      	str	r1, [r7, #8]
 8003880:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	61fb      	str	r3, [r7, #28]
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800388a:	2300      	movs	r3, #0
 800388c:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800388e:	bf00      	nop
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	1e5a      	subs	r2, r3, #1
 8003894:	607a      	str	r2, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00d      	beq.n	80038b6 <mem_cmp+0x40>
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	61fa      	str	r2, [r7, #28]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	4619      	mov	r1, r3
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	1c5a      	adds	r2, r3, #1
 80038a8:	61ba      	str	r2, [r7, #24]
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	1acb      	subs	r3, r1, r3
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d0ec      	beq.n	8003890 <mem_cmp+0x1a>
	return r;
 80038b6:	697b      	ldr	r3, [r7, #20]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3724      	adds	r7, #36	; 0x24
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr

080038c2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
 80038ca:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80038cc:	e002      	b.n	80038d4 <chk_chr+0x12>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3301      	adds	r3, #1
 80038d2:	607b      	str	r3, [r7, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d005      	beq.n	80038e8 <chk_chr+0x26>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	461a      	mov	r2, r3
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d1f2      	bne.n	80038ce <chk_chr+0xc>
	return *str;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	781b      	ldrb	r3, [r3, #0]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bc80      	pop	{r7}
 80038f4:	4770      	bx	lr

080038f6 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS *fs		/* File system object */
)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b084      	sub	sp, #16
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;

	
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	791b      	ldrb	r3, [r3, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d038      	beq.n	8003978 <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390a:	60fb      	str	r3, [r7, #12]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	7858      	ldrb	r0, [r3, #1]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8003916:	2301      	movs	r3, #1
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	f002 ff4f 	bl	80067bc <disk_write>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <sync_window+0x32>
			return FR_DISK_ERR;
 8003924:	2301      	movs	r3, #1
 8003926:	e028      	b.n	800397a <sync_window+0x84>
		fs->wflag = 0;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	711a      	strb	r2, [r3, #4]
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	429a      	cmp	r2, r3
 8003936:	d31f      	bcc.n	8003978 <sync_window+0x82>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a1b      	ldr	r3, [r3, #32]
 8003940:	4413      	add	r3, r2
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	429a      	cmp	r2, r3
 8003946:	d217      	bcs.n	8003978 <sync_window+0x82>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	78db      	ldrb	r3, [r3, #3]
 800394c:	60bb      	str	r3, [r7, #8]
 800394e:	e010      	b.n	8003972 <sync_window+0x7c>
				wsect += fs->fsize;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	68fa      	ldr	r2, [r7, #12]
 8003956:	4413      	add	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]
				disk_write(fs->drv, fs->win, wsect, 1);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	7858      	ldrb	r0, [r3, #1]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8003964:	2301      	movs	r3, #1
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	f002 ff28 	bl	80067bc <disk_write>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	3b01      	subs	r3, #1
 8003970:	60bb      	str	r3, [r7, #8]
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d8eb      	bhi.n	8003950 <sync_window+0x5a>
			}
		}
	}
	return FR_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <move_window>:
static
FRESULT move_window (
	FATFS *fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b082      	sub	sp, #8
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
 800398a:	6039      	str	r1, [r7, #0]
	if (sector != fs->winsect) {	/* Changed current window */
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	429a      	cmp	r2, r3
 8003994:	d018      	beq.n	80039c8 <move_window+0x46>
#if !_FS_READONLY
		if (sync_window(fs) != FR_OK)
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff ffad 	bl	80038f6 <sync_window>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <move_window+0x24>
			return FR_DISK_ERR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e011      	b.n	80039ca <move_window+0x48>
#endif
		if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	7858      	ldrb	r0, [r3, #1]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80039b0:	2301      	movs	r3, #1
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	f002 fe9a 	bl	80066ec <disk_read>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <move_window+0x40>
			return FR_DISK_ERR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e003      	b.n	80039ca <move_window+0x48>
		fs->winsect = sector;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	635a      	str	r2, [r3, #52]	; 0x34
	}

	return FR_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
	...

080039d4 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS *fs		/* File system object */
)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7ff ff8a 	bl	80038f6 <sync_window>
 80039e2:	4603      	mov	r3, r0
 80039e4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80039e6:	7bfb      	ldrb	r3, [r7, #15]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d14a      	bne.n	8003a82 <sync_fs+0xae>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d13a      	bne.n	8003a6a <sync_fs+0x96>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	795b      	ldrb	r3, [r3, #5]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d036      	beq.n	8003a6a <sync_fs+0x96>
			fs->winsect = 0;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	635a      	str	r2, [r3, #52]	; 0x34
			/* Create FSInfo structure */
			mem_set(fs->win, 0, 512);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3338      	adds	r3, #56	; 0x38
 8003a06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff ff18 	bl	8003842 <mem_set>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	3338      	adds	r3, #56	; 0x38
 8003a16:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8003a1a:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8003a1e:	801a      	strh	r2, [r3, #0]
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3338      	adds	r3, #56	; 0x38
 8003a24:	4a19      	ldr	r2, [pc, #100]	; (8003a8c <sync_fs+0xb8>)
 8003a26:	601a      	str	r2, [r3, #0]
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3338      	adds	r3, #56	; 0x38
 8003a2c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8003a30:	4a17      	ldr	r2, [pc, #92]	; (8003a90 <sync_fs+0xbc>)
 8003a32:	601a      	str	r2, [r3, #0]
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3338      	adds	r3, #56	; 0x38
 8003a38:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6912      	ldr	r2, [r2, #16]
 8003a40:	601a      	str	r2, [r3, #0]
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3338      	adds	r3, #56	; 0x38
 8003a46:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	68d2      	ldr	r2, [r2, #12]
 8003a4e:	601a      	str	r2, [r3, #0]
			/* Write it into the FSInfo sector */
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	7858      	ldrb	r0, [r3, #1]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	695a      	ldr	r2, [r3, #20]
 8003a5e:	2301      	movs	r3, #1
 8003a60:	f002 feac 	bl	80067bc <disk_write>
			fs->fsi_flag = 0;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	785b      	ldrb	r3, [r3, #1]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2100      	movs	r1, #0
 8003a72:	4618      	mov	r0, r3
 8003a74:	f002 ff22 	bl	80068bc <disk_ioctl>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <sync_fs+0xae>
			res = FR_DISK_ERR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8003a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	41615252 	.word	0x41615252
 8003a90:	61417272 	.word	0x61417272

08003a94 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	3b02      	subs	r3, #2
 8003aa2:	603b      	str	r3, [r7, #0]
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	69db      	ldr	r3, [r3, #28]
 8003aa8:	3b02      	subs	r3, #2
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d301      	bcc.n	8003ab4 <clust2sect+0x20>
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	e008      	b.n	8003ac6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	789b      	ldrb	r3, [r3, #2]
 8003ab8:	461a      	mov	r2, r3
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	fb03 f202 	mul.w	r2, r3, r2
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac4:	4413      	add	r3, r2
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr

08003ad0 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status */
	FATFS *fs,	/* File system object */
	DWORD clst	/* Cluster# to get the link information */
)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d904      	bls.n	8003aea <get_fat+0x1a>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d301      	bcc.n	8003aee <get_fat+0x1e>
		return 1;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e085      	b.n	8003bfa <get_fat+0x12a>

	switch (fs->fs_type) {
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	2b03      	cmp	r3, #3
 8003af4:	d05f      	beq.n	8003bb6 <get_fat+0xe6>
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	dc7d      	bgt.n	8003bf6 <get_fat+0x126>
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d002      	beq.n	8003b04 <get_fat+0x34>
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d042      	beq.n	8003b88 <get_fat+0xb8>
 8003b02:	e078      	b.n	8003bf6 <get_fat+0x126>
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	613b      	str	r3, [r7, #16]
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	085b      	lsrs	r3, r3, #1
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4413      	add	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	0a5b      	lsrs	r3, r3, #9
 8003b1a:	4413      	add	r3, r2
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f7ff ff2f 	bl	8003982 <move_window>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d15e      	bne.n	8003be8 <get_fat+0x118>
		wc = fs->win[bc % SS(fs)]; bc++;
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	4413      	add	r3, r2
 8003b34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b38:	60fb      	str	r3, [r7, #12]
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	613b      	str	r3, [r7, #16]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	0a5b      	lsrs	r3, r3, #9
 8003b48:	4413      	add	r3, r2
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f7ff ff18 	bl	8003982 <move_window>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d149      	bne.n	8003bec <get_fat+0x11c>
		wc |= fs->win[bc % SS(fs)] << 8;
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	4413      	add	r3, r2
 8003b62:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b66:	021b      	lsls	r3, r3, #8
 8003b68:	461a      	mov	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d002      	beq.n	8003b80 <get_fat+0xb0>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	091b      	lsrs	r3, r3, #4
 8003b7e:	e03c      	b.n	8003bfa <get_fat+0x12a>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b86:	e038      	b.n	8003bfa <get_fat+0x12a>

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	0a1b      	lsrs	r3, r3, #8
 8003b90:	4413      	add	r3, r2
 8003b92:	4619      	mov	r1, r3
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f7ff fef4 	bl	8003982 <move_window>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d127      	bne.n	8003bf0 <get_fat+0x120>
		p = &fs->win[clst * 2 % SS(fs)];
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8003ba8:	3338      	adds	r3, #56	; 0x38
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	4413      	add	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
		return LD_WORD(p);
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	881b      	ldrh	r3, [r3, #0]
 8003bb4:	e021      	b.n	8003bfa <get_fat+0x12a>

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	09db      	lsrs	r3, r3, #7
 8003bbe:	4413      	add	r3, r2
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f7ff fedd 	bl	8003982 <move_window>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d112      	bne.n	8003bf4 <get_fat+0x124>
		p = &fs->win[clst * 4 % SS(fs)];
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8003bd6:	3338      	adds	r3, #56	; 0x38
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	4413      	add	r3, r2
 8003bdc:	617b      	str	r3, [r7, #20]
		return LD_DWORD(p) & 0x0FFFFFFF;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003be6:	e008      	b.n	8003bfa <get_fat+0x12a>
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8003be8:	bf00      	nop
 8003bea:	e004      	b.n	8003bf6 <get_fat+0x126>
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8003bec:	bf00      	nop
 8003bee:	e002      	b.n	8003bf6 <get_fat+0x126>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 8003bf0:	bf00      	nop
 8003bf2:	e000      	b.n	8003bf6 <get_fat+0x126>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8003bf4:	bf00      	nop
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 8003bf6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <put_fat>:
FRESULT put_fat (
	FATFS *fs,	/* File system object */
	DWORD clst,	/* Cluster# to be changed in range of 2 to fs->n_fatent - 1 */
	DWORD val	/* New value to mark the cluster */
)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b088      	sub	sp, #32
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	60f8      	str	r0, [r7, #12]
 8003c0a:	60b9      	str	r1, [r7, #8]
 8003c0c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d904      	bls.n	8003c1e <put_fat+0x1c>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d302      	bcc.n	8003c24 <put_fat+0x22>
		res = FR_INT_ERR;
 8003c1e:	2302      	movs	r3, #2
 8003c20:	77fb      	strb	r3, [r7, #31]
 8003c22:	e0bf      	b.n	8003da4 <put_fat+0x1a2>

	} else {
		switch (fs->fs_type) {
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	2b03      	cmp	r3, #3
 8003c2a:	f000 808d 	beq.w	8003d48 <put_fat+0x146>
 8003c2e:	2b03      	cmp	r3, #3
 8003c30:	f300 80ab 	bgt.w	8003d8a <put_fat+0x188>
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d002      	beq.n	8003c3e <put_fat+0x3c>
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d06a      	beq.n	8003d12 <put_fat+0x110>
 8003c3c:	e0a5      	b.n	8003d8a <put_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	617b      	str	r3, [r7, #20]
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	085b      	lsrs	r3, r3, #1
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	4413      	add	r3, r2
 8003c4a:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	0a5b      	lsrs	r3, r3, #9
 8003c54:	4413      	add	r3, r2
 8003c56:	4619      	mov	r1, r3
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f7ff fe92 	bl	8003982 <move_window>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003c62:	7ffb      	ldrb	r3, [r7, #31]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f040 8093 	bne.w	8003d90 <put_fat+0x18e>
			p = &fs->win[bc % SS(fs)];
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c70:	3338      	adds	r3, #56	; 0x38
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4413      	add	r3, r2
 8003c76:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00d      	beq.n	8003c9e <put_fat+0x9c>
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	b25b      	sxtb	r3, r3
 8003c88:	f003 030f 	and.w	r3, r3, #15
 8003c8c:	b25a      	sxtb	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	011b      	lsls	r3, r3, #4
 8003c94:	b25b      	sxtb	r3, r3
 8003c96:	4313      	orrs	r3, r2
 8003c98:	b25b      	sxtb	r3, r3
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	e001      	b.n	8003ca2 <put_fat+0xa0>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	7013      	strb	r3, [r2, #0]
			bc++;
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	617b      	str	r3, [r7, #20]
			fs->wflag = 1;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	0a5b      	lsrs	r3, r3, #9
 8003cba:	4413      	add	r3, r2
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f7ff fe5f 	bl	8003982 <move_window>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003cc8:	7ffb      	ldrb	r3, [r7, #31]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d162      	bne.n	8003d94 <put_fat+0x192>
			p = &fs->win[bc % SS(fs)];
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cd4:	3338      	adds	r3, #56	; 0x38
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	4413      	add	r3, r2
 8003cda:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <put_fat+0xec>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	091b      	lsrs	r3, r3, #4
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	e00e      	b.n	8003d0c <put_fat+0x10a>
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	b25b      	sxtb	r3, r3
 8003cf4:	f023 030f 	bic.w	r3, r3, #15
 8003cf8:	b25a      	sxtb	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	0a1b      	lsrs	r3, r3, #8
 8003cfe:	b25b      	sxtb	r3, r3
 8003d00:	f003 030f 	and.w	r3, r3, #15
 8003d04:	b25b      	sxtb	r3, r3
 8003d06:	4313      	orrs	r3, r2
 8003d08:	b25b      	sxtb	r3, r3
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	7013      	strb	r3, [r2, #0]
			break;
 8003d10:	e045      	b.n	8003d9e <put_fat+0x19c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	0a1b      	lsrs	r3, r3, #8
 8003d1a:	4413      	add	r3, r2
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f7ff fe2f 	bl	8003982 <move_window>
 8003d24:	4603      	mov	r3, r0
 8003d26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003d28:	7ffb      	ldrb	r3, [r7, #31]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d134      	bne.n	8003d98 <put_fat+0x196>
			p = &fs->win[clst * 2 % SS(fs)];
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8003d36:	3338      	adds	r3, #56	; 0x38
 8003d38:	68fa      	ldr	r2, [r7, #12]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	801a      	strh	r2, [r3, #0]
			break;
 8003d46:	e02a      	b.n	8003d9e <put_fat+0x19c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	09db      	lsrs	r3, r3, #7
 8003d50:	4413      	add	r3, r2
 8003d52:	4619      	mov	r1, r3
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	f7ff fe14 	bl	8003982 <move_window>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003d5e:	7ffb      	ldrb	r3, [r7, #31]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d11b      	bne.n	8003d9c <put_fat+0x19a>
			p = &fs->win[clst * 4 % SS(fs)];
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8003d6c:	3338      	adds	r3, #56	; 0x38
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	4413      	add	r3, r2
 8003d72:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	601a      	str	r2, [r3, #0]
			break;
 8003d88:	e009      	b.n	8003d9e <put_fat+0x19c>

		default :
			res = FR_INT_ERR;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	77fb      	strb	r3, [r7, #31]
 8003d8e:	e006      	b.n	8003d9e <put_fat+0x19c>
			if (res != FR_OK) break;
 8003d90:	bf00      	nop
 8003d92:	e004      	b.n	8003d9e <put_fat+0x19c>
			if (res != FR_OK) break;
 8003d94:	bf00      	nop
 8003d96:	e002      	b.n	8003d9e <put_fat+0x19c>
			if (res != FR_OK) break;
 8003d98:	bf00      	nop
 8003d9a:	e000      	b.n	8003d9e <put_fat+0x19c>
			if (res != FR_OK) break;
 8003d9c:	bf00      	nop
		}
		fs->wflag = 1;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2201      	movs	r2, #1
 8003da2:	711a      	strb	r2, [r3, #4]
	}

	return res;
 8003da4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <remove_chain>:
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b084      	sub	sp, #16
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
 8003db6:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d904      	bls.n	8003dc8 <remove_chain+0x1a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69db      	ldr	r3, [r3, #28]
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d302      	bcc.n	8003dce <remove_chain+0x20>
		res = FR_INT_ERR;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	73fb      	strb	r3, [r7, #15]
 8003dcc:	e039      	b.n	8003e42 <remove_chain+0x94>

	} else {
		res = FR_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003dd2:	e02d      	b.n	8003e30 <remove_chain+0x82>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8003dd4:	6839      	ldr	r1, [r7, #0]
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7ff fe7a 	bl	8003ad0 <get_fat>
 8003ddc:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d02b      	beq.n	8003e3c <remove_chain+0x8e>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d102      	bne.n	8003df0 <remove_chain+0x42>
 8003dea:	2302      	movs	r3, #2
 8003dec:	73fb      	strb	r3, [r7, #15]
 8003dee:	e028      	b.n	8003e42 <remove_chain+0x94>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df6:	d102      	bne.n	8003dfe <remove_chain+0x50>
 8003df8:	2301      	movs	r3, #1
 8003dfa:	73fb      	strb	r3, [r7, #15]
 8003dfc:	e021      	b.n	8003e42 <remove_chain+0x94>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8003dfe:	2200      	movs	r2, #0
 8003e00:	6839      	ldr	r1, [r7, #0]
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7ff fefd 	bl	8003c02 <put_fat>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003e0c:	7bfb      	ldrb	r3, [r7, #15]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d116      	bne.n	8003e40 <remove_chain+0x92>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1a:	d007      	beq.n	8003e2c <remove_chain+0x7e>
				fs->free_clust++;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	1c5a      	adds	r2, r3, #1
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	611a      	str	r2, [r3, #16]
				fs->fsi_flag = 1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_ERASE_SECTOR, rt);		/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	69db      	ldr	r3, [r3, #28]
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d3cc      	bcc.n	8003dd4 <remove_chain+0x26>
 8003e3a:	e002      	b.n	8003e42 <remove_chain+0x94>
			if (nxt == 0) break;				/* Empty cluster? */
 8003e3c:	bf00      	nop
 8003e3e:	e000      	b.n	8003e42 <remove_chain+0x94>
			if (res != FR_OK) break;
 8003e40:	bf00      	nop
		}
	}

	return res;
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10d      	bne.n	8003e78 <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d004      	beq.n	8003e72 <create_chain+0x26>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d315      	bcc.n	8003e9e <create_chain+0x52>
 8003e72:	2301      	movs	r3, #1
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	e012      	b.n	8003e9e <create_chain+0x52>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8003e78:	6839      	ldr	r1, [r7, #0]
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff fe28 	bl	8003ad0 <get_fat>
 8003e80:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* It is an invalid cluster */
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d801      	bhi.n	8003e8c <create_chain+0x40>
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e064      	b.n	8003f56 <create_chain+0x10a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d201      	bcs.n	8003e9a <create_chain+0x4e>
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	e05d      	b.n	8003f56 <create_chain+0x10a>
		scl = clst;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Wrap around */
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	697a      	ldr	r2, [r7, #20]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d307      	bcc.n	8003ec2 <create_chain+0x76>
			ncl = 2;
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d901      	bls.n	8003ec2 <create_chain+0x76>
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	e049      	b.n	8003f56 <create_chain+0x10a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8003ec2:	6979      	ldr	r1, [r7, #20]
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff fe03 	bl	8003ad0 <get_fat>
 8003eca:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00e      	beq.n	8003ef0 <create_chain+0xa4>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed8:	d002      	beq.n	8003ee0 <create_chain+0x94>
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d101      	bne.n	8003ee4 <create_chain+0x98>
			return cs;
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	e038      	b.n	8003f56 <create_chain+0x10a>
		if (ncl == scl) return 0;		/* No free cluster */
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d1da      	bne.n	8003ea2 <create_chain+0x56>
 8003eec:	2300      	movs	r3, #0
 8003eee:	e032      	b.n	8003f56 <create_chain+0x10a>
		if (cs == 0) break;				/* Found a free cluster */
 8003ef0:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8003ef2:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8003ef6:	6979      	ldr	r1, [r7, #20]
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f7ff fe82 	bl	8003c02 <put_fat>
 8003efe:	4603      	mov	r3, r0
 8003f00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8003f02:	7bfb      	ldrb	r3, [r7, #15]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d109      	bne.n	8003f1c <create_chain+0xd0>
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d006      	beq.n	8003f1c <create_chain+0xd0>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	6839      	ldr	r1, [r7, #0]
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff fe75 	bl	8003c02 <put_fat>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d110      	bne.n	8003f44 <create_chain+0xf8>
		fs->last_clust = ncl;			/* Update FSINFO */
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	60da      	str	r2, [r3, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f30:	d010      	beq.n	8003f54 <create_chain+0x108>
			fs->free_clust--;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	1e5a      	subs	r2, r3, #1
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag = 1;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	715a      	strb	r2, [r3, #5]
 8003f42:	e007      	b.n	8003f54 <create_chain+0x108>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d102      	bne.n	8003f50 <create_chain+0x104>
 8003f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f4e:	e000      	b.n	8003f52 <create_chain+0x106>
 8003f50:	2301      	movs	r3, #1
 8003f52:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8003f54:	697b      	ldr	r3, [r7, #20]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3718      	adds	r7, #24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <dir_sdi>:
static
FRESULT dir_sdi (
	DIR *dj,		/* Pointer to directory object */
	WORD idx		/* Index of directory table */
)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b084      	sub	sp, #16
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
 8003f66:	460b      	mov	r3, r1
 8003f68:	807b      	strh	r3, [r7, #2]
	DWORD clst;
	WORD ic;


	dj->index = idx;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	887a      	ldrh	r2, [r7, #2]
 8003f6e:	80da      	strh	r2, [r3, #6]
	clst = dj->sclust;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	60fb      	str	r3, [r7, #12]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d005      	beq.n	8003f88 <dir_sdi+0x2a>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d301      	bcc.n	8003f8c <dir_sdi+0x2e>
		return FR_INT_ERR;
 8003f88:	2302      	movs	r3, #2
 8003f8a:	e066      	b.n	800405a <dir_sdi+0xfc>
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d108      	bne.n	8003fa4 <dir_sdi+0x46>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d103      	bne.n	8003fa4 <dir_sdi+0x46>
		clst = dj->fs->dirbase;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	60fb      	str	r3, [r7, #12]

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d114      	bne.n	8003fd4 <dir_sdi+0x76>
		dj->clust = clst;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	60da      	str	r2, [r3, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	891b      	ldrh	r3, [r3, #8]
 8003fb6:	887a      	ldrh	r2, [r7, #2]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d301      	bcc.n	8003fc0 <dir_sdi+0x62>
			return FR_INT_ERR;
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	e04c      	b.n	800405a <dir_sdi+0xfc>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc6:	887a      	ldrh	r2, [r7, #2]
 8003fc8:	0912      	lsrs	r2, r2, #4
 8003fca:	b292      	uxth	r2, r2
 8003fcc:	441a      	add	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	611a      	str	r2, [r3, #16]
 8003fd2:	e036      	b.n	8004042 <dir_sdi+0xe4>
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	789b      	ldrb	r3, [r3, #2]
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	817b      	strh	r3, [r7, #10]
		while (idx >= ic) {	/* Follow cluster chain */
 8003fe0:	e01b      	b.n	800401a <dir_sdi+0xbc>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68f9      	ldr	r1, [r7, #12]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fd71 	bl	8003ad0 <get_fat>
 8003fee:	60f8      	str	r0, [r7, #12]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff6:	d101      	bne.n	8003ffc <dir_sdi+0x9e>
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e02e      	b.n	800405a <dir_sdi+0xfc>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d905      	bls.n	800400e <dir_sdi+0xb0>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	429a      	cmp	r2, r3
 800400c:	d301      	bcc.n	8004012 <dir_sdi+0xb4>
				return FR_INT_ERR;
 800400e:	2302      	movs	r3, #2
 8004010:	e023      	b.n	800405a <dir_sdi+0xfc>
			idx -= ic;
 8004012:	887a      	ldrh	r2, [r7, #2]
 8004014:	897b      	ldrh	r3, [r7, #10]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	807b      	strh	r3, [r7, #2]
		while (idx >= ic) {	/* Follow cluster chain */
 800401a:	887a      	ldrh	r2, [r7, #2]
 800401c:	897b      	ldrh	r3, [r7, #10]
 800401e:	429a      	cmp	r2, r3
 8004020:	d2df      	bcs.n	8003fe2 <dir_sdi+0x84>
		}
		dj->clust = clst;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	60da      	str	r2, [r3, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68f9      	ldr	r1, [r7, #12]
 800402e:	4618      	mov	r0, r3
 8004030:	f7ff fd30 	bl	8003a94 <clust2sect>
 8004034:	4602      	mov	r2, r0
 8004036:	887b      	ldrh	r3, [r7, #2]
 8004038:	091b      	lsrs	r3, r3, #4
 800403a:	b29b      	uxth	r3, r3
 800403c:	441a      	add	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	611a      	str	r2, [r3, #16]
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800404a:	887b      	ldrh	r3, [r7, #2]
 800404c:	f003 030f 	and.w	r3, r3, #15
 8004050:	015b      	lsls	r3, r3, #5
 8004052:	441a      	add	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	615a      	str	r2, [r3, #20]

	return FR_OK;	/* Seek succeeded */
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR *dj,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8004062:	b590      	push	{r4, r7, lr}
 8004064:	b085      	sub	sp, #20
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	6039      	str	r1, [r7, #0]
	DWORD clst;
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	88db      	ldrh	r3, [r3, #6]
 8004070:	3301      	adds	r3, #1
 8004072:	813b      	strh	r3, [r7, #8]
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 8004074:	893b      	ldrh	r3, [r7, #8]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <dir_next+0x20>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <dir_next+0x24>
		return FR_NO_FILE;
 8004082:	2304      	movs	r3, #4
 8004084:	e0bb      	b.n	80041fe <dir_next+0x19c>

	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
 8004086:	893b      	ldrh	r3, [r7, #8]
 8004088:	f003 030f 	and.w	r3, r3, #15
 800408c:	b29b      	uxth	r3, r3
 800408e:	2b00      	cmp	r3, #0
 8004090:	f040 80a6 	bne.w	80041e0 <dir_next+0x17e>
		dj->sect++;					/* Next sector */
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	611a      	str	r2, [r3, #16]

		if (dj->clust == 0) {	/* Static table */
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d108      	bne.n	80040b8 <dir_next+0x56>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	891b      	ldrh	r3, [r3, #8]
 80040ac:	893a      	ldrh	r2, [r7, #8]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	f0c0 8096 	bcc.w	80041e0 <dir_next+0x17e>
				return FR_NO_FILE;
 80040b4:	2304      	movs	r3, #4
 80040b6:	e0a2      	b.n	80041fe <dir_next+0x19c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80040b8:	893b      	ldrh	r3, [r7, #8]
 80040ba:	091b      	lsrs	r3, r3, #4
 80040bc:	b29b      	uxth	r3, r3
 80040be:	461a      	mov	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	789b      	ldrb	r3, [r3, #2]
 80040c6:	3b01      	subs	r3, #1
 80040c8:	4013      	ands	r3, r2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f040 8088 	bne.w	80041e0 <dir_next+0x17e>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	4619      	mov	r1, r3
 80040da:	4610      	mov	r0, r2
 80040dc:	f7ff fcf8 	bl	8003ad0 <get_fat>
 80040e0:	60f8      	str	r0, [r7, #12]
				if (clst <= 1) return FR_INT_ERR;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d801      	bhi.n	80040ec <dir_next+0x8a>
 80040e8:	2302      	movs	r3, #2
 80040ea:	e088      	b.n	80041fe <dir_next+0x19c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f2:	d101      	bne.n	80040f8 <dir_next+0x96>
 80040f4:	2301      	movs	r3, #1
 80040f6:	e082      	b.n	80041fe <dir_next+0x19c>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	429a      	cmp	r2, r3
 8004102:	d361      	bcc.n	80041c8 <dir_next+0x166>
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <dir_next+0xac>
 800410a:	2304      	movs	r3, #4
 800410c:	e077      	b.n	80041fe <dir_next+0x19c>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	4619      	mov	r1, r3
 8004118:	4610      	mov	r0, r2
 800411a:	f7ff fe97 	bl	8003e4c <create_chain>
 800411e:	60f8      	str	r0, [r7, #12]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <dir_next+0xc8>
 8004126:	2307      	movs	r3, #7
 8004128:	e069      	b.n	80041fe <dir_next+0x19c>
					if (clst == 1) return FR_INT_ERR;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d101      	bne.n	8004134 <dir_next+0xd2>
 8004130:	2302      	movs	r3, #2
 8004132:	e064      	b.n	80041fe <dir_next+0x19c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413a:	d101      	bne.n	8004140 <dir_next+0xde>
 800413c:	2301      	movs	r3, #1
 800413e:	e05e      	b.n	80041fe <dir_next+0x19c>
					/* Clean-up stretched table */
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4618      	mov	r0, r3
 8004146:	f7ff fbd6 	bl	80038f6 <sync_window>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <dir_next+0xf2>
 8004150:	2301      	movs	r3, #1
 8004152:	e054      	b.n	80041fe <dir_next+0x19c>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3338      	adds	r3, #56	; 0x38
 800415a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800415e:	2100      	movs	r1, #0
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff fb6e 	bl	8003842 <mem_set>
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681c      	ldr	r4, [r3, #0]
 800416e:	68f9      	ldr	r1, [r7, #12]
 8004170:	4610      	mov	r0, r2
 8004172:	f7ff fc8f 	bl	8003a94 <clust2sect>
 8004176:	4603      	mov	r3, r0
 8004178:	6363      	str	r3, [r4, #52]	; 0x34
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800417a:	2300      	movs	r3, #0
 800417c:	72fb      	strb	r3, [r7, #11]
 800417e:	e015      	b.n	80041ac <dir_next+0x14a>
						dj->fs->wflag = 1;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2201      	movs	r2, #1
 8004186:	711a      	strb	r2, [r3, #4]
						if (sync_window(dj->fs)) return FR_DISK_ERR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff fbb2 	bl	80038f6 <sync_window>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d001      	beq.n	800419c <dir_next+0x13a>
 8004198:	2301      	movs	r3, #1
 800419a:	e030      	b.n	80041fe <dir_next+0x19c>
						dj->fs->winsect++;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041a2:	3201      	adds	r2, #1
 80041a4:	635a      	str	r2, [r3, #52]	; 0x34
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80041a6:	7afb      	ldrb	r3, [r7, #11]
 80041a8:	3301      	adds	r3, #1
 80041aa:	72fb      	strb	r3, [r7, #11]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	789b      	ldrb	r3, [r3, #2]
 80041b2:	7afa      	ldrb	r2, [r7, #11]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d3e3      	bcc.n	8004180 <dir_next+0x11e>
					}
					dj->fs->winsect -= c;						/* Rewind window address */
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041be:	7afa      	ldrb	r2, [r7, #11]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	1a8a      	subs	r2, r1, r2
 80041c6:	635a      	str	r2, [r3, #52]	; 0x34
#else
					return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dj->clust = clst;				/* Initialize data for new cluster */
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	60da      	str	r2, [r3, #12]
				dj->sect = clust2sect(dj->fs, clst);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68f9      	ldr	r1, [r7, #12]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7ff fc5d 	bl	8003a94 <clust2sect>
 80041da:	4602      	mov	r2, r0
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dj->index = i;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	893a      	ldrh	r2, [r7, #8]
 80041e4:	80da      	strh	r2, [r3, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80041ee:	893b      	ldrh	r3, [r7, #8]
 80041f0:	f003 030f 	and.w	r3, r3, #15
 80041f4:	015b      	lsls	r3, r3, #5
 80041f6:	441a      	add	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	615a      	str	r2, [r3, #20]

	return FR_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	bd90      	pop	{r4, r7, pc}

08004206 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dj,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b084      	sub	sp, #16
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
 800420e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dj, 0);
 8004210:	2100      	movs	r1, #0
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7ff fea3 	bl	8003f5e <dir_sdi>
 8004218:	4603      	mov	r3, r0
 800421a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800421c:	7bfb      	ldrb	r3, [r7, #15]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d12d      	bne.n	800427e <dir_alloc+0x78>
		n = 0;
 8004222:	2300      	movs	r3, #0
 8004224:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dj->fs, dj->sect);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	4619      	mov	r1, r3
 8004230:	4610      	mov	r0, r2
 8004232:	f7ff fba6 	bl	8003982 <move_window>
 8004236:	4603      	mov	r3, r0
 8004238:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800423a:	7bfb      	ldrb	r3, [r7, #15]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d11d      	bne.n	800427c <dir_alloc+0x76>
			if (dj->dir[0] == DDE || dj->dir[0] == 0) {	/* Is it a blank entry? */
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	2be5      	cmp	r3, #229	; 0xe5
 8004248:	d004      	beq.n	8004254 <dir_alloc+0x4e>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d107      	bne.n	8004264 <dir_alloc+0x5e>
				if (++n == nent) break;	/* A block of contiguous entry is found */
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	3301      	adds	r3, #1
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	429a      	cmp	r2, r3
 8004260:	d102      	bne.n	8004268 <dir_alloc+0x62>
 8004262:	e00c      	b.n	800427e <dir_alloc+0x78>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8004264:	2300      	movs	r3, #0
 8004266:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dj, 1);		/* Next entry with table stretch enabled */
 8004268:	2101      	movs	r1, #1
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7ff fef9 	bl	8004062 <dir_next>
 8004270:	4603      	mov	r3, r0
 8004272:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8004274:	7bfb      	ldrb	r3, [r7, #15]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0d5      	beq.n	8004226 <dir_alloc+0x20>
 800427a:	e000      	b.n	800427e <dir_alloc+0x78>
			if (res != FR_OK) break;
 800427c:	bf00      	nop
	}
	return res;
 800427e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004280:	4618      	mov	r0, r3
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <ld_clust>:
static
DWORD ld_clust (
	FATFS *fs,	/* Pointer to the fs object */
	BYTE *dir	/* Pointer to the directory entry */
)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	331a      	adds	r3, #26
 8004296:	881b      	ldrh	r3, [r3, #0]
 8004298:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	2b03      	cmp	r3, #3
 80042a0:	d106      	bne.n	80042b0 <ld_clust+0x28>
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	3314      	adds	r3, #20
 80042a6:	881b      	ldrh	r3, [r3, #0]
 80042a8:	041b      	lsls	r3, r3, #16
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]

	return cl;
 80042b0:	68fb      	ldr	r3, [r7, #12]
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3714      	adds	r7, #20
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bc80      	pop	{r7}
 80042ba:	4770      	bx	lr

080042bc <st_clust>:
static
void st_clust (
	BYTE *dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
	ST_WORD(dir+DIR_FstClusLO, cl);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	331a      	adds	r3, #26
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	b292      	uxth	r2, r2
 80042ce:	801a      	strh	r2, [r3, #0]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	0c1a      	lsrs	r2, r3, #16
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	3314      	adds	r3, #20
 80042d8:	b292      	uxth	r2, r2
 80042da:	801a      	strh	r2, [r3, #0]
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc80      	pop	{r7}
 80042e4:	4770      	bx	lr
	...

080042e8 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR *lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE *dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042fa:	1e5a      	subs	r2, r3, #1
 80042fc:	4613      	mov	r3, r2
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	4413      	add	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 8004308:	2300      	movs	r3, #0
 800430a:	613b      	str	r3, [r7, #16]
 800430c:	2301      	movs	r3, #1
 800430e:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
 8004310:	4a24      	ldr	r2, [pc, #144]	; (80043a4 <cmp_lfn+0xbc>)
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	4413      	add	r3, r2
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	4413      	add	r3, r2
 800431e:	881b      	ldrh	r3, [r3, #0]
 8004320:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last char has not been processed */
 8004322:	89fb      	ldrh	r3, [r7, #14]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d019      	beq.n	800435c <cmp_lfn+0x74>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8004328:	89bb      	ldrh	r3, [r7, #12]
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff fa2c 	bl	8003788 <ff_wtoupper>
 8004330:	4603      	mov	r3, r0
 8004332:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	2b13      	cmp	r3, #19
 8004338:	d80e      	bhi.n	8004358 <cmp_lfn+0x70>
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	1c5a      	adds	r2, r3, #1
 800433e:	617a      	str	r2, [r7, #20]
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	4413      	add	r3, r2
 8004346:	881b      	ldrh	r3, [r3, #0]
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff fa1d 	bl	8003788 <ff_wtoupper>
 800434e:	4603      	mov	r3, r0
 8004350:	461a      	mov	r2, r3
 8004352:	89fb      	ldrh	r3, [r7, #14]
 8004354:	4293      	cmp	r3, r2
 8004356:	d008      	beq.n	800436a <cmp_lfn+0x82>
				return 0;				/* Not matched */
 8004358:	2300      	movs	r3, #0
 800435a:	e01f      	b.n	800439c <cmp_lfn+0xb4>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 800435c:	89bb      	ldrh	r3, [r7, #12]
 800435e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004362:	4293      	cmp	r3, r2
 8004364:	d001      	beq.n	800436a <cmp_lfn+0x82>
 8004366:	2300      	movs	r3, #0
 8004368:	e018      	b.n	800439c <cmp_lfn+0xb4>
		}
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	3301      	adds	r3, #1
 800436e:	613b      	str	r3, [r7, #16]
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	2b0c      	cmp	r3, #12
 8004374:	d9cc      	bls.n	8004310 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00b      	beq.n	800439a <cmp_lfn+0xb2>
 8004382:	89fb      	ldrh	r3, [r7, #14]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <cmp_lfn+0xb2>
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	4413      	add	r3, r2
 8004390:	881b      	ldrh	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <cmp_lfn+0xb2>
		return 0;
 8004396:	2300      	movs	r3, #0
 8004398:	e000      	b.n	800439c <cmp_lfn+0xb4>

	return 1;						/* The part of LFN matched */
 800439a:	2301      	movs	r3, #1
}
 800439c:	4618      	mov	r0, r3
 800439e:	3718      	adds	r7, #24
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	08010b14 	.word	0x08010b14

080043a8 <fit_lfn>:
	const WCHAR *lfnbuf,	/* Pointer to the LFN buffer */
	BYTE *dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b089      	sub	sp, #36	; 0x24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	4611      	mov	r1, r2
 80043b4:	461a      	mov	r2, r3
 80043b6:	460b      	mov	r3, r1
 80043b8:	71fb      	strb	r3, [r7, #7]
 80043ba:	4613      	mov	r3, r2
 80043bc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	330d      	adds	r3, #13
 80043c2:	79ba      	ldrb	r2, [r7, #6]
 80043c4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	330b      	adds	r3, #11
 80043ca:	220f      	movs	r2, #15
 80043cc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	330c      	adds	r3, #12
 80043d2:	2200      	movs	r2, #0
 80043d4:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir+LDIR_FstClusLO, 0);
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	331a      	adds	r3, #26
 80043da:	2200      	movs	r2, #0
 80043dc:	801a      	strh	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 80043de:	79fb      	ldrb	r3, [r7, #7]
 80043e0:	1e5a      	subs	r2, r3, #1
 80043e2:	4613      	mov	r3, r2
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	4413      	add	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	4413      	add	r3, r2
 80043ec:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80043ee:	2300      	movs	r3, #0
 80043f0:	82fb      	strh	r3, [r7, #22]
 80043f2:	2300      	movs	r3, #0
 80043f4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
 80043f6:	8afb      	ldrh	r3, [r7, #22]
 80043f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d007      	beq.n	8004410 <fit_lfn+0x68>
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	1c5a      	adds	r2, r3, #1
 8004404:	61fa      	str	r2, [r7, #28]
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	4413      	add	r3, r2
 800440c:	881b      	ldrh	r3, [r3, #0]
 800440e:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8004410:	4a16      	ldr	r2, [pc, #88]	; (800446c <fit_lfn+0xc4>)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	4413      	add	r3, r2
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	461a      	mov	r2, r3
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	4413      	add	r3, r2
 800441e:	8afa      	ldrh	r2, [r7, #22]
 8004420:	801a      	strh	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
 8004422:	8afb      	ldrh	r3, [r7, #22]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d102      	bne.n	800442e <fit_lfn+0x86>
 8004428:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800442c:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	3301      	adds	r3, #1
 8004432:	61bb      	str	r3, [r7, #24]
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	2b0c      	cmp	r3, #12
 8004438:	d9dd      	bls.n	80043f6 <fit_lfn+0x4e>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
 800443a:	8afb      	ldrh	r3, [r7, #22]
 800443c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004440:	4293      	cmp	r3, r2
 8004442:	d006      	beq.n	8004452 <fit_lfn+0xaa>
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	005b      	lsls	r3, r3, #1
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	4413      	add	r3, r2
 800444c:	881b      	ldrh	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d103      	bne.n	800445a <fit_lfn+0xb2>
 8004452:	79fb      	ldrb	r3, [r7, #7]
 8004454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004458:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	79fa      	ldrb	r2, [r7, #7]
 800445e:	701a      	strb	r2, [r3, #0]
}
 8004460:	bf00      	nop
 8004462:	3724      	adds	r7, #36	; 0x24
 8004464:	46bd      	mov	sp, r7
 8004466:	bc80      	pop	{r7}
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	08010b14 	.word	0x08010b14

08004470 <gen_numname>:
	BYTE *dst,			/* Pointer to generated SFN */
	const BYTE *src,	/* Pointer to source SFN to be modified */
	const WCHAR *lfn,	/* Pointer to LFN */
	WORD seq			/* Sequence number */
)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b08a      	sub	sp, #40	; 0x28
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
 800447c:	807b      	strh	r3, [r7, #2]
	BYTE ns[8], c;
	UINT i, j;


	mem_cpy(dst, src, 11);
 800447e:	220b      	movs	r2, #11
 8004480:	68b9      	ldr	r1, [r7, #8]
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f7ff f9ae 	bl	80037e4 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8004488:	887b      	ldrh	r3, [r7, #2]
 800448a:	2b05      	cmp	r3, #5
 800448c:	d90f      	bls.n	80044ae <gen_numname+0x3e>
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
 800448e:	887b      	ldrh	r3, [r7, #2]
 8004490:	b29a      	uxth	r2, r3
 8004492:	0852      	lsrs	r2, r2, #1
 8004494:	03db      	lsls	r3, r3, #15
 8004496:	4313      	orrs	r3, r2
 8004498:	b29a      	uxth	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	1c99      	adds	r1, r3, #2
 800449e:	6079      	str	r1, [r7, #4]
 80044a0:	881b      	ldrh	r3, [r3, #0]
 80044a2:	4413      	add	r3, r2
 80044a4:	807b      	strh	r3, [r7, #2]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1ef      	bne.n	800448e <gen_numname+0x1e>
	}

	/* itoa (hexdecimal) */
	i = 7;
 80044ae:	2307      	movs	r3, #7
 80044b0:	623b      	str	r3, [r7, #32]
	do {
		c = (seq % 16) + '0';
 80044b2:	887b      	ldrh	r3, [r7, #2]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	3330      	adds	r3, #48	; 0x30
 80044be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (c > '9') c += 7;
 80044c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044c6:	2b39      	cmp	r3, #57	; 0x39
 80044c8:	d904      	bls.n	80044d4 <gen_numname+0x64>
 80044ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044ce:	3307      	adds	r3, #7
 80044d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		ns[i--] = c;
 80044d4:	6a3b      	ldr	r3, [r7, #32]
 80044d6:	1e5a      	subs	r2, r3, #1
 80044d8:	623a      	str	r2, [r7, #32]
 80044da:	3328      	adds	r3, #40	; 0x28
 80044dc:	443b      	add	r3, r7
 80044de:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80044e2:	f803 2c14 	strb.w	r2, [r3, #-20]
		seq /= 16;
 80044e6:	887b      	ldrh	r3, [r7, #2]
 80044e8:	091b      	lsrs	r3, r3, #4
 80044ea:	807b      	strh	r3, [r7, #2]
	} while (seq);
 80044ec:	887b      	ldrh	r3, [r7, #2]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1df      	bne.n	80044b2 <gen_numname+0x42>
	ns[i] = '~';
 80044f2:	f107 0214 	add.w	r2, r7, #20
 80044f6:	6a3b      	ldr	r3, [r7, #32]
 80044f8:	4413      	add	r3, r2
 80044fa:	227e      	movs	r2, #126	; 0x7e
 80044fc:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80044fe:	2300      	movs	r3, #0
 8004500:	61fb      	str	r3, [r7, #28]
 8004502:	e002      	b.n	800450a <gen_numname+0x9a>
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	3301      	adds	r3, #1
 8004508:	61fb      	str	r3, [r7, #28]
 800450a:	69fa      	ldr	r2, [r7, #28]
 800450c:	6a3b      	ldr	r3, [r7, #32]
 800450e:	429a      	cmp	r2, r3
 8004510:	d205      	bcs.n	800451e <gen_numname+0xae>
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	4413      	add	r3, r2
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	2b20      	cmp	r3, #32
 800451c:	d1f2      	bne.n	8004504 <gen_numname+0x94>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800451e:	6a3b      	ldr	r3, [r7, #32]
 8004520:	2b07      	cmp	r3, #7
 8004522:	d807      	bhi.n	8004534 <gen_numname+0xc4>
 8004524:	6a3b      	ldr	r3, [r7, #32]
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	623a      	str	r2, [r7, #32]
 800452a:	3328      	adds	r3, #40	; 0x28
 800452c:	443b      	add	r3, r7
 800452e:	f813 1c14 	ldrb.w	r1, [r3, #-20]
 8004532:	e000      	b.n	8004536 <gen_numname+0xc6>
 8004534:	2120      	movs	r1, #32
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	61fa      	str	r2, [r7, #28]
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	4413      	add	r3, r2
 8004540:	460a      	mov	r2, r1
 8004542:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	2b07      	cmp	r3, #7
 8004548:	d9e9      	bls.n	800451e <gen_numname+0xae>
}
 800454a:	bf00      	nop
 800454c:	bf00      	nop
 800454e:	3728      	adds	r7, #40	; 0x28
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800455c:	2300      	movs	r3, #0
 800455e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8004560:	230b      	movs	r3, #11
 8004562:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8004564:	7bfb      	ldrb	r3, [r7, #15]
 8004566:	b2da      	uxtb	r2, r3
 8004568:	0852      	lsrs	r2, r2, #1
 800456a:	01db      	lsls	r3, r3, #7
 800456c:	4313      	orrs	r3, r2
 800456e:	b2da      	uxtb	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	1c59      	adds	r1, r3, #1
 8004574:	6079      	str	r1, [r7, #4]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	4413      	add	r3, r2
 800457a:	73fb      	strb	r3, [r7, #15]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	3b01      	subs	r3, #1
 8004580:	60bb      	str	r3, [r7, #8]
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1ed      	bne.n	8004564 <sum_sfn+0x10>
	return sum;
 8004588:	7bfb      	ldrb	r3, [r7, #15]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3714      	adds	r7, #20
 800458e:	46bd      	mov	sp, r7
 8004590:	bc80      	pop	{r7}
 8004592:	4770      	bx	lr

08004594 <dir_find>:

static
FRESULT dir_find (
	DIR *dj			/* Pointer to the directory object linked to the file name */
)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dj, 0);			/* Rewind directory object */
 800459c:	2100      	movs	r1, #0
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7ff fcdd 	bl	8003f5e <dir_sdi>
 80045a4:	4603      	mov	r3, r0
 80045a6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80045a8:	7dfb      	ldrb	r3, [r7, #23]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <dir_find+0x1e>
 80045ae:	7dfb      	ldrb	r3, [r7, #23]
 80045b0:	e098      	b.n	80046e4 <dir_find+0x150>

#if _USE_LFN
	ord = sum = 0xFF;
 80045b2:	23ff      	movs	r3, #255	; 0xff
 80045b4:	753b      	strb	r3, [r7, #20]
 80045b6:	7d3b      	ldrb	r3, [r7, #20]
 80045b8:	757b      	strb	r3, [r7, #21]
#endif
	do {
		res = move_window(dj->fs, dj->sect);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	4619      	mov	r1, r3
 80045c4:	4610      	mov	r0, r2
 80045c6:	f7ff f9dc 	bl	8003982 <move_window>
 80045ca:	4603      	mov	r3, r0
 80045cc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80045ce:	7dfb      	ldrb	r3, [r7, #23]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	f040 8081 	bne.w	80046d8 <dir_find+0x144>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80045e2:	7dbb      	ldrb	r3, [r7, #22]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d102      	bne.n	80045ee <dir_find+0x5a>
 80045e8:	2304      	movs	r3, #4
 80045ea:	75fb      	strb	r3, [r7, #23]
 80045ec:	e079      	b.n	80046e2 <dir_find+0x14e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	330b      	adds	r3, #11
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045f8:	73fb      	strb	r3, [r7, #15]
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80045fa:	7dbb      	ldrb	r3, [r7, #22]
 80045fc:	2be5      	cmp	r3, #229	; 0xe5
 80045fe:	d007      	beq.n	8004610 <dir_find+0x7c>
 8004600:	7bfb      	ldrb	r3, [r7, #15]
 8004602:	f003 0308 	and.w	r3, r3, #8
 8004606:	2b00      	cmp	r3, #0
 8004608:	d005      	beq.n	8004616 <dir_find+0x82>
 800460a:	7bfb      	ldrb	r3, [r7, #15]
 800460c:	2b0f      	cmp	r3, #15
 800460e:	d002      	beq.n	8004616 <dir_find+0x82>
			ord = 0xFF;
 8004610:	23ff      	movs	r3, #255	; 0xff
 8004612:	757b      	strb	r3, [r7, #21]
 8004614:	e055      	b.n	80046c2 <dir_find+0x12e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8004616:	7bfb      	ldrb	r3, [r7, #15]
 8004618:	2b0f      	cmp	r3, #15
 800461a:	d12f      	bne.n	800467c <dir_find+0xe8>
				if (dj->lfn) {
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	69db      	ldr	r3, [r3, #28]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d04e      	beq.n	80046c2 <dir_find+0x12e>
					if (c & LLE) {		/* Is it start of LFN sequence? */
 8004624:	7dbb      	ldrb	r3, [r7, #22]
 8004626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00c      	beq.n	8004648 <dir_find+0xb4>
						sum = dir[LDIR_Chksum];
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	7b5b      	ldrb	r3, [r3, #13]
 8004632:	753b      	strb	r3, [r7, #20]
						c &= ~LLE; ord = c;	/* LFN start order */
 8004634:	7dbb      	ldrb	r3, [r7, #22]
 8004636:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800463a:	75bb      	strb	r3, [r7, #22]
 800463c:	7dbb      	ldrb	r3, [r7, #22]
 800463e:	757b      	strb	r3, [r7, #21]
						dj->lfn_idx = dj->index;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	88da      	ldrh	r2, [r3, #6]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	841a      	strh	r2, [r3, #32]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
 8004648:	7dba      	ldrb	r2, [r7, #22]
 800464a:	7d7b      	ldrb	r3, [r7, #21]
 800464c:	429a      	cmp	r2, r3
 800464e:	d112      	bne.n	8004676 <dir_find+0xe2>
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	330d      	adds	r3, #13
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	7d3a      	ldrb	r2, [r7, #20]
 8004658:	429a      	cmp	r2, r3
 800465a:	d10c      	bne.n	8004676 <dir_find+0xe2>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	69db      	ldr	r3, [r3, #28]
 8004660:	6939      	ldr	r1, [r7, #16]
 8004662:	4618      	mov	r0, r3
 8004664:	f7ff fe40 	bl	80042e8 <cmp_lfn>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <dir_find+0xe2>
 800466e:	7d7b      	ldrb	r3, [r7, #21]
 8004670:	3b01      	subs	r3, #1
 8004672:	b2db      	uxtb	r3, r3
 8004674:	e000      	b.n	8004678 <dir_find+0xe4>
 8004676:	23ff      	movs	r3, #255	; 0xff
 8004678:	757b      	strb	r3, [r7, #21]
 800467a:	e022      	b.n	80046c2 <dir_find+0x12e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800467c:	7d7b      	ldrb	r3, [r7, #21]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d107      	bne.n	8004692 <dir_find+0xfe>
 8004682:	6938      	ldr	r0, [r7, #16]
 8004684:	f7ff ff66 	bl	8004554 <sum_sfn>
 8004688:	4603      	mov	r3, r0
 800468a:	461a      	mov	r2, r3
 800468c:	7d3b      	ldrb	r3, [r7, #20]
 800468e:	4293      	cmp	r3, r2
 8004690:	d024      	beq.n	80046dc <dir_find+0x148>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8004692:	23ff      	movs	r3, #255	; 0xff
 8004694:	757b      	strb	r3, [r7, #21]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800469c:	841a      	strh	r2, [r3, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	330b      	adds	r3, #11
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d109      	bne.n	80046c2 <dir_find+0x12e>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	220b      	movs	r2, #11
 80046b4:	4619      	mov	r1, r3
 80046b6:	6938      	ldr	r0, [r7, #16]
 80046b8:	f7ff f8dd 	bl	8003876 <mem_cmp>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00e      	beq.n	80046e0 <dir_find+0x14c>
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dj, 0);		/* Next entry */
 80046c2:	2100      	movs	r1, #0
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f7ff fccc 	bl	8004062 <dir_next>
 80046ca:	4603      	mov	r3, r0
 80046cc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80046ce:	7dfb      	ldrb	r3, [r7, #23]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f43f af72 	beq.w	80045ba <dir_find+0x26>
 80046d6:	e004      	b.n	80046e2 <dir_find+0x14e>
		if (res != FR_OK) break;
 80046d8:	bf00      	nop
 80046da:	e002      	b.n	80046e2 <dir_find+0x14e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 80046dc:	bf00      	nop
 80046de:	e000      	b.n	80046e2 <dir_find+0x14e>
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
 80046e0:	bf00      	nop

	return res;
 80046e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3718      	adds	r7, #24
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR *dj				/* Target directory with object name to be created */
)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	; 0x28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
	WORD n, ne;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dj->fn; lfn = dj->lfn;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	61fb      	str	r3, [r7, #28]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	61bb      	str	r3, [r7, #24]
	mem_cpy(sn, fn, 12);
 8004700:	f107 0308 	add.w	r3, r7, #8
 8004704:	220c      	movs	r2, #12
 8004706:	69f9      	ldr	r1, [r7, #28]
 8004708:	4618      	mov	r0, r3
 800470a:	f7ff f86b 	bl	80037e4 <mem_cpy>

	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
 800470e:	7cfb      	ldrb	r3, [r7, #19]
 8004710:	f003 0320 	and.w	r3, r3, #32
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <dir_register+0x30>
		return FR_INVALID_NAME;
 8004718:	2306      	movs	r3, #6
 800471a:	e0e3      	b.n	80048e4 <dir_register+0x1f8>

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800471c:	7cfb      	ldrb	r3, [r7, #19]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d035      	beq.n	8004792 <dir_register+0xa6>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	330b      	adds	r3, #11
 800472a:	2200      	movs	r2, #0
 800472c:	701a      	strb	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	61da      	str	r2, [r3, #28]
		for (n = 1; n < 100; n++) {
 8004734:	2301      	movs	r3, #1
 8004736:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004738:	e013      	b.n	8004762 <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 800473a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800473c:	f107 0108 	add.w	r1, r7, #8
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	69f8      	ldr	r0, [r7, #28]
 8004744:	f7ff fe94 	bl	8004470 <gen_numname>
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7ff ff23 	bl	8004594 <dir_find>
 800474e:	4603      	mov	r3, r0
 8004750:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (res != FR_OK) break;
 8004754:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004758:	2b00      	cmp	r3, #0
 800475a:	d106      	bne.n	800476a <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 800475c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800475e:	3301      	adds	r3, #1
 8004760:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004762:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004764:	2b63      	cmp	r3, #99	; 0x63
 8004766:	d9e8      	bls.n	800473a <dir_register+0x4e>
 8004768:	e000      	b.n	800476c <dir_register+0x80>
			if (res != FR_OK) break;
 800476a:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800476c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800476e:	2b64      	cmp	r3, #100	; 0x64
 8004770:	d101      	bne.n	8004776 <dir_register+0x8a>
 8004772:	2307      	movs	r3, #7
 8004774:	e0b6      	b.n	80048e4 <dir_register+0x1f8>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8004776:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800477a:	2b04      	cmp	r3, #4
 800477c:	d002      	beq.n	8004784 <dir_register+0x98>
 800477e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004782:	e0af      	b.n	80048e4 <dir_register+0x1f8>
		fn[NS] = sn[NS]; dj->lfn = lfn;
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	330b      	adds	r3, #11
 8004788:	7cfa      	ldrb	r2, [r7, #19]
 800478a:	701a      	strb	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	61da      	str	r2, [r3, #28]
	}

	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8004792:	7cfb      	ldrb	r3, [r7, #19]
 8004794:	f003 0302 	and.w	r3, r3, #2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d016      	beq.n	80047ca <dir_register+0xde>
		for (n = 0; lfn[n]; n++) ;
 800479c:	2300      	movs	r3, #0
 800479e:	84bb      	strh	r3, [r7, #36]	; 0x24
 80047a0:	e002      	b.n	80047a8 <dir_register+0xbc>
 80047a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047a4:	3301      	adds	r3, #1
 80047a6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80047a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	4413      	add	r3, r2
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f5      	bne.n	80047a2 <dir_register+0xb6>
		ne = (n + 25) / 13;
 80047b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047b8:	3319      	adds	r3, #25
 80047ba:	4a4c      	ldr	r2, [pc, #304]	; (80048ec <dir_register+0x200>)
 80047bc:	fb82 1203 	smull	r1, r2, r2, r3
 80047c0:	1092      	asrs	r2, r2, #2
 80047c2:	17db      	asrs	r3, r3, #31
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	847b      	strh	r3, [r7, #34]	; 0x22
 80047c8:	e001      	b.n	80047ce <dir_register+0xe2>
	} else {						/* Otherwise allocate an entry for an SFN  */
		ne = 1;
 80047ca:	2301      	movs	r3, #1
 80047cc:	847b      	strh	r3, [r7, #34]	; 0x22
	}
	res = dir_alloc(dj, ne);		/* Allocate entries */
 80047ce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80047d0:	4619      	mov	r1, r3
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7ff fd17 	bl	8004206 <dir_alloc>
 80047d8:	4603      	mov	r3, r0
 80047da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (res == FR_OK && --ne) {		/* Set LFN entry if needed */
 80047de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d14b      	bne.n	800487e <dir_register+0x192>
 80047e6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80047e8:	3b01      	subs	r3, #1
 80047ea:	847b      	strh	r3, [r7, #34]	; 0x22
 80047ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d045      	beq.n	800487e <dir_register+0x192>
		res = dir_sdi(dj, (WORD)(dj->index - ne));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	88da      	ldrh	r2, [r3, #6]
 80047f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	4619      	mov	r1, r3
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f7ff fbad 	bl	8003f5e <dir_sdi>
 8004804:	4603      	mov	r3, r0
 8004806:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (res == FR_OK) {
 800480a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800480e:	2b00      	cmp	r3, #0
 8004810:	d135      	bne.n	800487e <dir_register+0x192>
			sum = sum_sfn(dj->fn);	/* Sum value of the SFN tied to the LFN */
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	4618      	mov	r0, r3
 8004818:	f7ff fe9c 	bl	8004554 <sum_sfn>
 800481c:	4603      	mov	r3, r0
 800481e:	75fb      	strb	r3, [r7, #23]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dj->fs, dj->sect);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	4619      	mov	r1, r3
 800482a:	4610      	mov	r0, r2
 800482c:	f7ff f8a9 	bl	8003982 <move_window>
 8004830:	4603      	mov	r3, r0
 8004832:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (res != FR_OK) break;
 8004836:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800483a:	2b00      	cmp	r3, #0
 800483c:	d11e      	bne.n	800487c <dir_register+0x190>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	69d8      	ldr	r0, [r3, #28]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6959      	ldr	r1, [r3, #20]
 8004846:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004848:	b2da      	uxtb	r2, r3
 800484a:	7dfb      	ldrb	r3, [r7, #23]
 800484c:	f7ff fdac 	bl	80043a8 <fit_lfn>
				dj->fs->wflag = 1;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2201      	movs	r2, #1
 8004856:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
 8004858:	2100      	movs	r1, #0
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7ff fc01 	bl	8004062 <dir_next>
 8004860:	4603      	mov	r3, r0
 8004862:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			} while (res == FR_OK && --ne);
 8004866:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800486a:	2b00      	cmp	r3, #0
 800486c:	d107      	bne.n	800487e <dir_register+0x192>
 800486e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004870:	3b01      	subs	r3, #1
 8004872:	847b      	strh	r3, [r7, #34]	; 0x22
 8004874:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1d2      	bne.n	8004820 <dir_register+0x134>
 800487a:	e000      	b.n	800487e <dir_register+0x192>
				if (res != FR_OK) break;
 800487c:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dj, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800487e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004882:	2b00      	cmp	r3, #0
 8004884:	d12c      	bne.n	80048e0 <dir_register+0x1f4>
		res = move_window(dj->fs, dj->sect);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	4619      	mov	r1, r3
 8004890:	4610      	mov	r0, r2
 8004892:	f7ff f876 	bl	8003982 <move_window>
 8004896:	4603      	mov	r3, r0
 8004898:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (res == FR_OK) {
 800489c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d11d      	bne.n	80048e0 <dir_register+0x1f4>
			mem_set(dj->dir, 0, SZ_DIR);	/* Clean the entry */
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	695b      	ldr	r3, [r3, #20]
 80048a8:	2220      	movs	r2, #32
 80048aa:	2100      	movs	r1, #0
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7fe ffc8 	bl	8003842 <mem_set>
			mem_cpy(dj->dir, dj->fn, 11);	/* Put SFN */
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6958      	ldr	r0, [r3, #20]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	220b      	movs	r2, #11
 80048bc:	4619      	mov	r1, r3
 80048be:	f7fe ff91 	bl	80037e4 <mem_cpy>
#if _USE_LFN
			dj->dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	330b      	adds	r3, #11
 80048c8:	781a      	ldrb	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	330c      	adds	r3, #12
 80048d0:	f002 0218 	and.w	r2, r2, #24
 80048d4:	b2d2      	uxtb	r2, r2
 80048d6:	701a      	strb	r2, [r3, #0]
#endif
			dj->fs->wflag = 1;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2201      	movs	r2, #1
 80048de:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 80048e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3728      	adds	r7, #40	; 0x28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	4ec4ec4f 	.word	0x4ec4ec4f

080048f0 <create_name>:
static
FRESULT create_name (
	DIR *dj,			/* Pointer to the directory object */
	const TCHAR **path	/* Pointer to pointer to the segment in the path string */
)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08a      	sub	sp, #40	; 0x28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	613b      	str	r3, [r7, #16]
 8004900:	e002      	b.n	8004908 <create_name+0x18>
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	3301      	adds	r3, #1
 8004906:	613b      	str	r3, [r7, #16]
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	2b2f      	cmp	r3, #47	; 0x2f
 800490e:	d0f8      	beq.n	8004902 <create_name+0x12>
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	2b5c      	cmp	r3, #92	; 0x5c
 8004916:	d0f4      	beq.n	8004902 <create_name+0x12>
	lfn = dj->lfn;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 800491e:	2300      	movs	r3, #0
 8004920:	617b      	str	r3, [r7, #20]
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	61ba      	str	r2, [r7, #24]
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	4413      	add	r3, r2
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8004934:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004936:	2b1f      	cmp	r3, #31
 8004938:	d92f      	bls.n	800499a <create_name+0xaa>
 800493a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800493c:	2b2f      	cmp	r3, #47	; 0x2f
 800493e:	d02c      	beq.n	800499a <create_name+0xaa>
 8004940:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004942:	2b5c      	cmp	r3, #92	; 0x5c
 8004944:	d029      	beq.n	800499a <create_name+0xaa>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	2b13      	cmp	r3, #19
 800494a:	d901      	bls.n	8004950 <create_name+0x60>
			return FR_INVALID_NAME;
 800494c:	2306      	movs	r3, #6
 800494e:	e1c8      	b.n	8004ce2 <create_name+0x3f2>
#if !_LFN_UNICODE
		w &= 0xFF;
 8004950:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004952:	b2db      	uxtb	r3, r3
 8004954:	84bb      	strh	r3, [r7, #36]	; 0x24
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8004956:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004958:	2101      	movs	r1, #1
 800495a:	4618      	mov	r0, r3
 800495c:	f7fe feda 	bl	8003714 <ff_convert>
 8004960:	4603      	mov	r3, r0
 8004962:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8004964:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <create_name+0x7e>
 800496a:	2306      	movs	r3, #6
 800496c:	e1b9      	b.n	8004ce2 <create_name+0x3f2>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
 800496e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004970:	2b7f      	cmp	r3, #127	; 0x7f
 8004972:	d809      	bhi.n	8004988 <create_name+0x98>
 8004974:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004976:	4619      	mov	r1, r3
 8004978:	489e      	ldr	r0, [pc, #632]	; (8004bf4 <create_name+0x304>)
 800497a:	f7fe ffa2 	bl	80038c2 <chk_chr>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <create_name+0x98>
			return FR_INVALID_NAME;
 8004984:	2306      	movs	r3, #6
 8004986:	e1ac      	b.n	8004ce2 <create_name+0x3f2>
		lfn[di++] = w;					/* Store the Unicode char */
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	617a      	str	r2, [r7, #20]
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	4413      	add	r3, r2
 8004994:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004996:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8004998:	e7c5      	b.n	8004926 <create_name+0x36>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	441a      	add	r2, r3
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 80049a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049a6:	2b1f      	cmp	r3, #31
 80049a8:	d801      	bhi.n	80049ae <create_name+0xbe>
 80049aa:	2304      	movs	r3, #4
 80049ac:	e000      	b.n	80049b0 <create_name+0xc0>
 80049ae:	2300      	movs	r3, #0
 80049b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if _FS_RPATH
	if ((di == 1 && lfn[di-1] == '.') || /* Is this a dot entry? */
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d109      	bne.n	80049ce <create_name+0xde>
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80049c0:	3b01      	subs	r3, #1
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	4413      	add	r3, r2
 80049c8:	881b      	ldrh	r3, [r3, #0]
 80049ca:	2b2e      	cmp	r3, #46	; 0x2e
 80049cc:	d016      	beq.n	80049fc <create_name+0x10c>
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d14d      	bne.n	8004a70 <create_name+0x180>
		(di == 2 && lfn[di-1] == '.' && lfn[di-2] == '.')) {
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80049da:	3b01      	subs	r3, #1
 80049dc:	005b      	lsls	r3, r3, #1
 80049de:	68fa      	ldr	r2, [r7, #12]
 80049e0:	4413      	add	r3, r2
 80049e2:	881b      	ldrh	r3, [r3, #0]
 80049e4:	2b2e      	cmp	r3, #46	; 0x2e
 80049e6:	d143      	bne.n	8004a70 <create_name+0x180>
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80049ee:	3b02      	subs	r3, #2
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	4413      	add	r3, r2
 80049f6:	881b      	ldrh	r3, [r3, #0]
 80049f8:	2b2e      	cmp	r3, #46	; 0x2e
 80049fa:	d139      	bne.n	8004a70 <create_name+0x180>
		lfn[di] = 0;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	005b      	lsls	r3, r3, #1
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4413      	add	r3, r2
 8004a04:	2200      	movs	r2, #0
 8004a06:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++)
 8004a08:	2300      	movs	r3, #0
 8004a0a:	623b      	str	r3, [r7, #32]
 8004a0c:	e00f      	b.n	8004a2e <create_name+0x13e>
			dj->fn[i] = (i < di) ? '.' : ' ';
 8004a0e:	6a3a      	ldr	r2, [r7, #32]
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d201      	bcs.n	8004a1a <create_name+0x12a>
 8004a16:	212e      	movs	r1, #46	; 0x2e
 8004a18:	e000      	b.n	8004a1c <create_name+0x12c>
 8004a1a:	2120      	movs	r1, #32
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	699a      	ldr	r2, [r3, #24]
 8004a20:	6a3b      	ldr	r3, [r7, #32]
 8004a22:	4413      	add	r3, r2
 8004a24:	460a      	mov	r2, r1
 8004a26:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++)
 8004a28:	6a3b      	ldr	r3, [r7, #32]
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	623b      	str	r3, [r7, #32]
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	2b0a      	cmp	r3, #10
 8004a32:	d9ec      	bls.n	8004a0e <create_name+0x11e>
		dj->fn[i] = cf | NS_DOT;		/* This is a dot entry */
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699a      	ldr	r2, [r3, #24]
 8004a38:	6a3b      	ldr	r3, [r7, #32]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004a40:	f042 0220 	orr.w	r2, r2, #32
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	e14a      	b.n	8004ce2 <create_name+0x3f2>
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
		w = lfn[di-1];
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004a52:	3b01      	subs	r3, #1
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	4413      	add	r3, r2
 8004a5a:	881b      	ldrh	r3, [r3, #0]
 8004a5c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8004a5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a60:	2b20      	cmp	r3, #32
 8004a62:	d002      	beq.n	8004a6a <create_name+0x17a>
 8004a64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a66:	2b2e      	cmp	r3, #46	; 0x2e
 8004a68:	d106      	bne.n	8004a78 <create_name+0x188>
		di--;
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1ea      	bne.n	8004a4c <create_name+0x15c>
 8004a76:	e000      	b.n	8004a7a <create_name+0x18a>
		if (w != ' ' && w != '.') break;
 8004a78:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d101      	bne.n	8004a84 <create_name+0x194>
 8004a80:	2306      	movs	r3, #6
 8004a82:	e12e      	b.n	8004ce2 <create_name+0x3f2>

	lfn[di] = 0;						/* LFN is created */
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	220b      	movs	r2, #11
 8004a96:	2120      	movs	r1, #32
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7fe fed2 	bl	8003842 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	61bb      	str	r3, [r7, #24]
 8004aa2:	e002      	b.n	8004aaa <create_name+0x1ba>
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	61bb      	str	r3, [r7, #24]
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	2b20      	cmp	r3, #32
 8004ab6:	d0f5      	beq.n	8004aa4 <create_name+0x1b4>
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	005b      	lsls	r3, r3, #1
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	4413      	add	r3, r2
 8004ac0:	881b      	ldrh	r3, [r3, #0]
 8004ac2:	2b2e      	cmp	r3, #46	; 0x2e
 8004ac4:	d0ee      	beq.n	8004aa4 <create_name+0x1b4>
	if (si) cf |= NS_LOSS | NS_LFN;
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d009      	beq.n	8004ae0 <create_name+0x1f0>
 8004acc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ad0:	f043 0303 	orr.w	r3, r3, #3
 8004ad4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8004ad8:	e002      	b.n	8004ae0 <create_name+0x1f0>
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	3b01      	subs	r3, #1
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d009      	beq.n	8004afa <create_name+0x20a>
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004aec:	3b01      	subs	r3, #1
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	4413      	add	r3, r2
 8004af4:	881b      	ldrh	r3, [r3, #0]
 8004af6:	2b2e      	cmp	r3, #46	; 0x2e
 8004af8:	d1ef      	bne.n	8004ada <create_name+0x1ea>

	b = i = 0; ni = 8;
 8004afa:	2300      	movs	r3, #0
 8004afc:	623b      	str	r3, [r7, #32]
 8004afe:	2300      	movs	r3, #0
 8004b00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004b04:	2308      	movs	r3, #8
 8004b06:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	1c5a      	adds	r2, r3, #1
 8004b0c:	61ba      	str	r2, [r7, #24]
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	4413      	add	r3, r2
 8004b14:	881b      	ldrh	r3, [r3, #0]
 8004b16:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8004b18:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f000 8096 	beq.w	8004c4c <create_name+0x35c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8004b20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b22:	2b20      	cmp	r3, #32
 8004b24:	d006      	beq.n	8004b34 <create_name+0x244>
 8004b26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b28:	2b2e      	cmp	r3, #46	; 0x2e
 8004b2a:	d10a      	bne.n	8004b42 <create_name+0x252>
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d006      	beq.n	8004b42 <create_name+0x252>
			cf |= NS_LOSS | NS_LFN; continue;
 8004b34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004b38:	f043 0303 	orr.w	r3, r3, #3
 8004b3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004b40:	e083      	b.n	8004c4a <create_name+0x35a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8004b42:	6a3a      	ldr	r2, [r7, #32]
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d203      	bcs.n	8004b52 <create_name+0x262>
 8004b4a:	69ba      	ldr	r2, [r7, #24]
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d123      	bne.n	8004b9a <create_name+0x2aa>
			if (ni == 11) {				/* Long extension */
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	2b0b      	cmp	r3, #11
 8004b56:	d106      	bne.n	8004b66 <create_name+0x276>
				cf |= NS_LOSS | NS_LFN; break;
 8004b58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004b5c:	f043 0303 	orr.w	r3, r3, #3
 8004b60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004b64:	e075      	b.n	8004c52 <create_name+0x362>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8004b66:	69ba      	ldr	r2, [r7, #24]
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d005      	beq.n	8004b7a <create_name+0x28a>
 8004b6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004b72:	f043 0303 	orr.w	r3, r3, #3
 8004b76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d866      	bhi.n	8004c50 <create_name+0x360>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	61bb      	str	r3, [r7, #24]
 8004b86:	2308      	movs	r3, #8
 8004b88:	623b      	str	r3, [r7, #32]
 8004b8a:	230b      	movs	r3, #11
 8004b8c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8004b8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004b98:	e057      	b.n	8004c4a <create_name+0x35a>
		}

		if (w >= 0x80) {				/* Non ASCII char */
 8004b9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b9c:	2b7f      	cmp	r3, #127	; 0x7f
 8004b9e:	d914      	bls.n	8004bca <create_name+0x2da>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8004ba0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004ba2:	2100      	movs	r1, #0
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f7fe fdb5 	bl	8003714 <ff_convert>
 8004baa:	4603      	mov	r3, r0
 8004bac:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
 8004bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d004      	beq.n	8004bbe <create_name+0x2ce>
 8004bb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004bb6:	3b80      	subs	r3, #128	; 0x80
 8004bb8:	4a0f      	ldr	r2, [pc, #60]	; (8004bf8 <create_name+0x308>)
 8004bba:	5cd3      	ldrb	r3, [r2, r3]
 8004bbc:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8004bbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004bc2:	f043 0302 	orr.w	r3, r3, #2
 8004bc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
 8004bca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d007      	beq.n	8004be0 <create_name+0x2f0>
 8004bd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4809      	ldr	r0, [pc, #36]	; (8004bfc <create_name+0x30c>)
 8004bd6:	f7fe fe74 	bl	80038c2 <chk_chr>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00f      	beq.n	8004c00 <create_name+0x310>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8004be0:	235f      	movs	r3, #95	; 0x5f
 8004be2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004be4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004be8:	f043 0303 	orr.w	r3, r3, #3
 8004bec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004bf0:	e022      	b.n	8004c38 <create_name+0x348>
 8004bf2:	bf00      	nop
 8004bf4:	08010448 	.word	0x08010448
 8004bf8:	08010a94 	.word	0x08010a94
 8004bfc:	08010454 	.word	0x08010454
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8004c00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c02:	2b40      	cmp	r3, #64	; 0x40
 8004c04:	d909      	bls.n	8004c1a <create_name+0x32a>
 8004c06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c08:	2b5a      	cmp	r3, #90	; 0x5a
 8004c0a:	d806      	bhi.n	8004c1a <create_name+0x32a>
					b |= 2;
 8004c0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004c10:	f043 0302 	orr.w	r3, r3, #2
 8004c14:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004c18:	e00e      	b.n	8004c38 <create_name+0x348>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8004c1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c1c:	2b60      	cmp	r3, #96	; 0x60
 8004c1e:	d90b      	bls.n	8004c38 <create_name+0x348>
 8004c20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c22:	2b7a      	cmp	r3, #122	; 0x7a
 8004c24:	d808      	bhi.n	8004c38 <create_name+0x348>
						b |= 1; w -= 0x20;
 8004c26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004c32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c34:	3b20      	subs	r3, #32
 8004c36:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dj->fn[i++] = (BYTE)w;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	699a      	ldr	r2, [r3, #24]
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	1c59      	adds	r1, r3, #1
 8004c40:	6239      	str	r1, [r7, #32]
 8004c42:	4413      	add	r3, r2
 8004c44:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN char */
 8004c4a:	e75d      	b.n	8004b08 <create_name+0x218>
		if (!w) break;					/* Break on end of the LFN */
 8004c4c:	bf00      	nop
 8004c4e:	e000      	b.n	8004c52 <create_name+0x362>
			if (si > di) break;			/* No extension */
 8004c50:	bf00      	nop
	}

	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	781b      	ldrb	r3, [r3, #0]
 8004c58:	2be5      	cmp	r3, #229	; 0xe5
 8004c5a:	d103      	bne.n	8004c64 <create_name+0x374>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	2205      	movs	r2, #5
 8004c62:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	2b08      	cmp	r3, #8
 8004c68:	d104      	bne.n	8004c74 <create_name+0x384>
 8004c6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8004c74:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004c78:	f003 030c 	and.w	r3, r3, #12
 8004c7c:	2b0c      	cmp	r3, #12
 8004c7e:	d005      	beq.n	8004c8c <create_name+0x39c>
 8004c80:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004c84:	f003 0303 	and.w	r3, r3, #3
 8004c88:	2b03      	cmp	r3, #3
 8004c8a:	d105      	bne.n	8004c98 <create_name+0x3a8>
		cf |= NS_LFN;
 8004c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004c90:	f043 0302 	orr.w	r3, r3, #2
 8004c94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
 8004c98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d117      	bne.n	8004cd4 <create_name+0x3e4>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8004ca4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004ca8:	f003 0303 	and.w	r3, r3, #3
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d105      	bne.n	8004cbc <create_name+0x3cc>
 8004cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004cb4:	f043 0310 	orr.w	r3, r3, #16
 8004cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8004cbc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004cc0:	f003 030c 	and.w	r3, r3, #12
 8004cc4:	2b04      	cmp	r3, #4
 8004cc6:	d105      	bne.n	8004cd4 <create_name+0x3e4>
 8004cc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ccc:	f043 0308 	orr.w	r3, r3, #8
 8004cd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dj->fn[NS] = cf;	/* SFN is created */
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	330b      	adds	r3, #11
 8004cda:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004cde:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8004ce0:	2300      	movs	r3, #0

	sfn[NS] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3728      	adds	r7, #40	; 0x28
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop

08004cec <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR *dj,			/* Directory object to return last directory and found object */
	const TCHAR *path	/* Full-path string to find a file or directory */
)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE *dir, ns;


#if _FS_RPATH
	if (*path == '/' || *path == '\\') { /* There is a heading separator */
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	2b2f      	cmp	r3, #47	; 0x2f
 8004cfc:	d003      	beq.n	8004d06 <follow_path+0x1a>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	2b5c      	cmp	r3, #92	; 0x5c
 8004d04:	d106      	bne.n	8004d14 <follow_path+0x28>
		path++;	dj->sclust = 0;		/* Strip it and start from the root dir */
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	603b      	str	r3, [r7, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	609a      	str	r2, [r3, #8]
 8004d12:	e004      	b.n	8004d1e <follow_path+0x32>
	} else {							/* No heading separator */
		dj->sclust = dj->fs->cdir;	/* Start from the current dir */
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699a      	ldr	r2, [r3, #24]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	609a      	str	r2, [r3, #8]
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
		path++;
	dj->sclust = 0;						/* Start from the root dir */
#endif

	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	2b1f      	cmp	r3, #31
 8004d24:	d809      	bhi.n	8004d3a <follow_path+0x4e>
		res = dir_sdi(dj, 0);
 8004d26:	2100      	movs	r1, #0
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f7ff f918 	bl	8003f5e <dir_sdi>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	73fb      	strb	r3, [r7, #15]
		dj->dir = 0;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	615a      	str	r2, [r3, #20]
 8004d38:	e056      	b.n	8004de8 <follow_path+0xfc>
	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
 8004d3a:	463b      	mov	r3, r7
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff fdd6 	bl	80048f0 <create_name>
 8004d44:	4603      	mov	r3, r0
 8004d46:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8004d48:	7bfb      	ldrb	r3, [r7, #15]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d145      	bne.n	8004dda <follow_path+0xee>
			res = dir_find(dj);				/* Find it */
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7ff fc20 	bl	8004594 <dir_find>
 8004d54:	4603      	mov	r3, r0
 8004d56:	73fb      	strb	r3, [r7, #15]
			ns = *(dj->fn+NS);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	7adb      	ldrb	r3, [r3, #11]
 8004d5e:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8004d60:	7bfb      	ldrb	r3, [r7, #15]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d01d      	beq.n	8004da2 <follow_path+0xb6>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 8004d66:	7bfb      	ldrb	r3, [r7, #15]
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d138      	bne.n	8004dde <follow_path+0xf2>
				/* Object not found */
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
 8004d6c:	7bbb      	ldrb	r3, [r7, #14]
 8004d6e:	f003 0320 	and.w	r3, r3, #32
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00d      	beq.n	8004d92 <follow_path+0xa6>
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	609a      	str	r2, [r3, #8]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	615a      	str	r2, [r3, #20]
					res = FR_OK;
 8004d82:	2300      	movs	r3, #0
 8004d84:	73fb      	strb	r3, [r7, #15]
					if (!(ns & NS_LAST)) continue;
 8004d86:	7bbb      	ldrb	r3, [r7, #14]
 8004d88:	f003 0304 	and.w	r3, r3, #4
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d128      	bne.n	8004de2 <follow_path+0xf6>
 8004d90:	e022      	b.n	8004dd8 <follow_path+0xec>
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
 8004d92:	7bbb      	ldrb	r3, [r7, #14]
 8004d94:	f003 0304 	and.w	r3, r3, #4
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d122      	bne.n	8004de2 <follow_path+0xf6>
 8004d9c:	2305      	movs	r3, #5
 8004d9e:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8004da0:	e01f      	b.n	8004de2 <follow_path+0xf6>
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 8004da2:	7bbb      	ldrb	r3, [r7, #14]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d11c      	bne.n	8004de6 <follow_path+0xfa>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	330b      	adds	r3, #11
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	f003 0310 	and.w	r3, r3, #16
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d102      	bne.n	8004dc6 <follow_path+0xda>
				res = FR_NO_PATH; break;
 8004dc0:	2305      	movs	r3, #5
 8004dc2:	73fb      	strb	r3, [r7, #15]
 8004dc4:	e010      	b.n	8004de8 <follow_path+0xfc>
			}
			dj->sclust = ld_clust(dj->fs, dir);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68b9      	ldr	r1, [r7, #8]
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f7ff fa5b 	bl	8004288 <ld_clust>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	609a      	str	r2, [r3, #8]
			res = create_name(dj, &path);	/* Get a segment */
 8004dd8:	e7af      	b.n	8004d3a <follow_path+0x4e>
			if (res != FR_OK) break;
 8004dda:	bf00      	nop
 8004ddc:	e004      	b.n	8004de8 <follow_path+0xfc>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 8004dde:	bf00      	nop
 8004de0:	e002      	b.n	8004de8 <follow_path+0xfc>
				break;
 8004de2:	bf00      	nop
 8004de4:	e000      	b.n	8004de8 <follow_path+0xfc>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 8004de6:	bf00      	nop
		}
	}

	return res;
 8004de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
	...

08004df4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Any BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	7858      	ldrb	r0, [r3, #1]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004e08:	2301      	movs	r3, #1
 8004e0a:	683a      	ldr	r2, [r7, #0]
 8004e0c:	f001 fc6e 	bl	80066ec <disk_read>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d001      	beq.n	8004e1a <check_fs+0x26>
		return 3;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e01e      	b.n	8004e58 <check_fs+0x64>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f203 2336 	addw	r3, r3, #566	; 0x236
 8004e20:	881b      	ldrh	r3, [r3, #0]
 8004e22:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d001      	beq.n	8004e2e <check_fs+0x3a>
		return 2;
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	e014      	b.n	8004e58 <check_fs+0x64>

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	336e      	adds	r3, #110	; 0x6e
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004e38:	4a09      	ldr	r2, [pc, #36]	; (8004e60 <check_fs+0x6c>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d101      	bne.n	8004e42 <check_fs+0x4e>
		return 0;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	e00a      	b.n	8004e58 <check_fs+0x64>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	338a      	adds	r3, #138	; 0x8a
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004e4c:	4a04      	ldr	r2, [pc, #16]	; (8004e60 <check_fs+0x6c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d101      	bne.n	8004e56 <check_fs+0x62>
		return 0;
 8004e52:	2300      	movs	r3, #0
 8004e54:	e000      	b.n	8004e58 <check_fs+0x64>

	return 1;
 8004e56:	2301      	movs	r3, #1
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	00544146 	.word	0x00544146

08004e64 <chk_mounted>:
FRESULT chk_mounted (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR **path,	/* Pointer to pointer to the path name (drive number) */
	FATFS **rfs,		/* Pointer to pointer to the found file system object */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b092      	sub	sp, #72	; 0x48
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	71fb      	strb	r3, [r7, #7]
	BYTE fmt, b, pi, *tbl;
	UINT vol;
	DSTATUS stat;
	DWORD bsect, fasize, tsect, sysect, nclst, szbfat;
	WORD nrsv;
	const TCHAR *p = *path;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	62fb      	str	r3, [r7, #44]	; 0x2c
	FATFS *fs;


	/* Get logical drive number from the path name */
	vol = p[0] - '0';					/* Is there a drive number? */
 8004e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	3b30      	subs	r3, #48	; 0x30
 8004e7e:	643b      	str	r3, [r7, #64]	; 0x40
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
 8004e80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e82:	2b09      	cmp	r3, #9
 8004e84:	d80b      	bhi.n	8004e9e <chk_mounted+0x3a>
 8004e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e88:	3301      	adds	r3, #1
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	2b3a      	cmp	r3, #58	; 0x3a
 8004e8e:	d106      	bne.n	8004e9e <chk_mounted+0x3a>
		p += 2; *path = p;				/* Return pointer to the path name */
 8004e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e92:	3302      	adds	r3, #2
 8004e94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	e002      	b.n	8004ea4 <chk_mounted+0x40>
	} else {							/* No drive number, use default drive */
#if _FS_RPATH
		vol = CurrVol;					/* Use current drive */
 8004e9e:	4b8c      	ldr	r3, [pc, #560]	; (80050d0 <chk_mounted+0x26c>)
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	643b      	str	r3, [r7, #64]	; 0x40
		vol = 0;						/* Use drive 0 */
#endif
	}

	/* Check if the file system object is valid or not */
	*rfs = 0;
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	601a      	str	r2, [r3, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
 8004eaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d001      	beq.n	8004eb4 <chk_mounted+0x50>
		return FR_INVALID_DRIVE;
 8004eb0:	230b      	movs	r3, #11
 8004eb2:	e1d5      	b.n	8005260 <chk_mounted+0x3fc>
	fs = FatFs[vol];					/* Get corresponding file system object */
 8004eb4:	4a87      	ldr	r2, [pc, #540]	; (80050d4 <chk_mounted+0x270>)
 8004eb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ebc:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <chk_mounted+0x64>
 8004ec4:	230c      	movs	r3, #12
 8004ec6:	e1cb      	b.n	8005260 <chk_mounted+0x3fc>

	ENTER_FF(fs);						/* Lock volume */

	*rfs = fs;							/* Return pointer to the corresponding file system object */
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ecc:	601a      	str	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8004ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d01a      	beq.n	8004f0c <chk_mounted+0xa8>
		stat = disk_status(fs->drv);
 8004ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed8:	785b      	ldrb	r3, [r3, #1]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f001 fbf2 	bl	80066c4 <disk_status>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
 8004ee6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10c      	bne.n	8004f0c <chk_mounted+0xa8>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8004ef2:	79fb      	ldrb	r3, [r7, #7]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d007      	beq.n	8004f08 <chk_mounted+0xa4>
 8004ef8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <chk_mounted+0xa4>
				return FR_WRITE_PROTECTED;
 8004f04:	230a      	movs	r3, #10
 8004f06:	e1ab      	b.n	8005260 <chk_mounted+0x3fc>
			return FR_OK;				/* The file system object is valid */
 8004f08:	2300      	movs	r3, #0
 8004f0a:	e1a9      	b.n	8005260 <chk_mounted+0x3fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8004f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0e:	2200      	movs	r2, #0
 8004f10:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f18:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8004f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1c:	785b      	ldrb	r3, [r3, #1]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f001 faf0 	bl	8006504 <disk_initialize>
 8004f24:	4603      	mov	r3, r0
 8004f26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8004f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d001      	beq.n	8004f3a <chk_mounted+0xd6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004f36:	2303      	movs	r3, #3
 8004f38:	e192      	b.n	8005260 <chk_mounted+0x3fc>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8004f3a:	79fb      	ldrb	r3, [r7, #7]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d007      	beq.n	8004f50 <chk_mounted+0xec>
 8004f40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <chk_mounted+0xec>
		return FR_WRITE_PROTECTED;
 8004f4c:	230a      	movs	r3, #10
 8004f4e:	e187      	b.n	8005260 <chk_mounted+0x3fc>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitions, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 8004f50:	2300      	movs	r3, #0
 8004f52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004f56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f58:	f7ff ff4c 	bl	8004df4 <check_fs>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (LD2PT(vol) && !fmt) fmt = 1;	/* Force non-SFD if the volume is forced partition */
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
 8004f62:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d124      	bne.n	8004fb4 <chk_mounted+0x150>
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		if (pi) pi--;
 8004f70:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d004      	beq.n	8004f82 <chk_mounted+0x11e>
 8004f78:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
 8004f82:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004f86:	011b      	lsls	r3, r3, #4
 8004f88:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8004f8c:	3338      	adds	r3, #56	; 0x38
 8004f8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f90:	4413      	add	r3, r2
 8004f92:	623b      	str	r3, [r7, #32]
		if (tbl[4]) {						/* Is the partition existing? */
 8004f94:	6a3b      	ldr	r3, [r7, #32]
 8004f96:	3304      	adds	r3, #4
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00a      	beq.n	8004fb4 <chk_mounted+0x150>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	3308      	adds	r3, #8
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
			fmt = check_fs(fs, bsect);		/* Check the partition */
 8004fa6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004fa8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004faa:	f7ff ff23 	bl	8004df4 <check_fs>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
 8004fb4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004fb8:	2b03      	cmp	r3, #3
 8004fba:	d101      	bne.n	8004fc0 <chk_mounted+0x15c>
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e14f      	b.n	8005260 <chk_mounted+0x3fc>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8004fc0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <chk_mounted+0x168>
 8004fc8:	230d      	movs	r3, #13
 8004fca:	e149      	b.n	8005260 <chk_mounted+0x3fc>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8004fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fce:	3338      	adds	r3, #56	; 0x38
 8004fd0:	330b      	adds	r3, #11
 8004fd2:	881b      	ldrh	r3, [r3, #0]
 8004fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fd8:	d001      	beq.n	8004fde <chk_mounted+0x17a>
		return FR_NO_FILESYSTEM;
 8004fda:	230d      	movs	r3, #13
 8004fdc:	e140      	b.n	8005260 <chk_mounted+0x3fc>

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 8004fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe0:	3338      	adds	r3, #56	; 0x38
 8004fe2:	3316      	adds	r3, #22
 8004fe4:	881b      	ldrh	r3, [r3, #0]
 8004fe6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 8004fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d104      	bne.n	8004ff8 <chk_mounted+0x194>
 8004fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff0:	3338      	adds	r3, #56	; 0x38
 8004ff2:	3324      	adds	r3, #36	; 0x24
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	63bb      	str	r3, [r7, #56]	; 0x38
	fs->fsize = fasize;
 8004ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ffa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ffc:	621a      	str	r2, [r3, #32]

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
 8004ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005000:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8005004:	77fb      	strb	r3, [r7, #31]
 8005006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005008:	7ffa      	ldrb	r2, [r7, #31]
 800500a:	70da      	strb	r2, [r3, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
 800500c:	7ffb      	ldrb	r3, [r7, #31]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d004      	beq.n	800501c <chk_mounted+0x1b8>
 8005012:	7ffb      	ldrb	r3, [r7, #31]
 8005014:	2b02      	cmp	r3, #2
 8005016:	d001      	beq.n	800501c <chk_mounted+0x1b8>
 8005018:	230d      	movs	r3, #13
 800501a:	e121      	b.n	8005260 <chk_mounted+0x3fc>
	fasize *= b;										/* Number of sectors for FAT area */
 800501c:	7ffa      	ldrb	r2, [r7, #31]
 800501e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005020:	fb02 f303 	mul.w	r3, r2, r3
 8005024:	63bb      	str	r3, [r7, #56]	; 0x38

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
 8005026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005028:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800502c:	77fb      	strb	r3, [r7, #31]
 800502e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005030:	7ffa      	ldrb	r2, [r7, #31]
 8005032:	709a      	strb	r2, [r3, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005034:	7ffb      	ldrb	r3, [r7, #31]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d005      	beq.n	8005046 <chk_mounted+0x1e2>
 800503a:	7ffa      	ldrb	r2, [r7, #31]
 800503c:	7ffb      	ldrb	r3, [r7, #31]
 800503e:	3b01      	subs	r3, #1
 8005040:	4013      	ands	r3, r2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <chk_mounted+0x1e6>
 8005046:	230d      	movs	r3, #13
 8005048:	e10a      	b.n	8005260 <chk_mounted+0x3fc>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 800504a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800504c:	3338      	adds	r3, #56	; 0x38
 800504e:	3311      	adds	r3, #17
 8005050:	881a      	ldrh	r2, [r3, #0]
 8005052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005054:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 8005056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005058:	891b      	ldrh	r3, [r3, #8]
 800505a:	f003 030f 	and.w	r3, r3, #15
 800505e:	b29b      	uxth	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <chk_mounted+0x204>
 8005064:	230d      	movs	r3, #13
 8005066:	e0fb      	b.n	8005260 <chk_mounted+0x3fc>

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 8005068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800506a:	3338      	adds	r3, #56	; 0x38
 800506c:	3313      	adds	r3, #19
 800506e:	881b      	ldrh	r3, [r3, #0]
 8005070:	637b      	str	r3, [r7, #52]	; 0x34
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 8005072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005074:	2b00      	cmp	r3, #0
 8005076:	d104      	bne.n	8005082 <chk_mounted+0x21e>
 8005078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800507a:	3338      	adds	r3, #56	; 0x38
 800507c:	3320      	adds	r3, #32
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	637b      	str	r3, [r7, #52]	; 0x34

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 8005082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005084:	3338      	adds	r3, #56	; 0x38
 8005086:	330e      	adds	r3, #14
 8005088:	881b      	ldrh	r3, [r3, #0]
 800508a:	83bb      	strh	r3, [r7, #28]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
 800508c:	8bbb      	ldrh	r3, [r7, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <chk_mounted+0x232>
 8005092:	230d      	movs	r3, #13
 8005094:	e0e4      	b.n	8005260 <chk_mounted+0x3fc>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 8005096:	8bba      	ldrh	r2, [r7, #28]
 8005098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509a:	4413      	add	r3, r2
 800509c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800509e:	8912      	ldrh	r2, [r2, #8]
 80050a0:	0912      	lsrs	r2, r2, #4
 80050a2:	b292      	uxth	r2, r2
 80050a4:	4413      	add	r3, r2
 80050a6:	61bb      	str	r3, [r7, #24]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80050a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d201      	bcs.n	80050b4 <chk_mounted+0x250>
 80050b0:	230d      	movs	r3, #13
 80050b2:	e0d5      	b.n	8005260 <chk_mounted+0x3fc>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80050b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050bc:	7892      	ldrb	r2, [r2, #2]
 80050be:	fbb3 f3f2 	udiv	r3, r3, r2
 80050c2:	617b      	str	r3, [r7, #20]
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d106      	bne.n	80050d8 <chk_mounted+0x274>
 80050ca:	230d      	movs	r3, #13
 80050cc:	e0c8      	b.n	8005260 <chk_mounted+0x3fc>
 80050ce:	bf00      	nop
 80050d0:	2000167a 	.word	0x2000167a
 80050d4:	20001674 	.word	0x20001674
	fmt = FS_FAT12;
 80050d8:	2301      	movs	r3, #1
 80050da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	f640 72f5 	movw	r2, #4085	; 0xff5
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d902      	bls.n	80050ee <chk_mounted+0x28a>
 80050e8:	2302      	movs	r3, #2
 80050ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d902      	bls.n	80050fe <chk_mounted+0x29a>
 80050f8:	2303      	movs	r3, #3
 80050fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	1c9a      	adds	r2, r3, #2
 8005102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005104:	61da      	str	r2, [r3, #28]
	fs->volbase = bsect;								/* Volume start sector */
 8005106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005108:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800510a:	625a      	str	r2, [r3, #36]	; 0x24
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800510c:	8bba      	ldrh	r2, [r7, #28]
 800510e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005110:	441a      	add	r2, r3
 8005112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005114:	629a      	str	r2, [r3, #40]	; 0x28
	fs->database = bsect + sysect;						/* Data start sector */
 8005116:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	441a      	add	r2, r3
 800511c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800511e:	631a      	str	r2, [r3, #48]	; 0x30
	if (fmt == FS_FAT32) {
 8005120:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005124:	2b03      	cmp	r3, #3
 8005126:	d110      	bne.n	800514a <chk_mounted+0x2e6>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8005128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800512a:	891b      	ldrh	r3, [r3, #8]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <chk_mounted+0x2d0>
 8005130:	230d      	movs	r3, #13
 8005132:	e095      	b.n	8005260 <chk_mounted+0x3fc>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 8005134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005136:	3338      	adds	r3, #56	; 0x38
 8005138:	332c      	adds	r3, #44	; 0x2c
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800513e:	62da      	str	r2, [r3, #44]	; 0x2c
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
 8005140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005142:	69db      	ldr	r3, [r3, #28]
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	633b      	str	r3, [r7, #48]	; 0x30
 8005148:	e01f      	b.n	800518a <chk_mounted+0x326>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800514a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800514c:	891b      	ldrh	r3, [r3, #8]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <chk_mounted+0x2f2>
 8005152:	230d      	movs	r3, #13
 8005154:	e084      	b.n	8005260 <chk_mounted+0x3fc>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8005156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005158:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800515a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800515c:	441a      	add	r2, r3
 800515e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005160:	62da      	str	r2, [r3, #44]	; 0x2c
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005162:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005166:	2b02      	cmp	r3, #2
 8005168:	d103      	bne.n	8005172 <chk_mounted+0x30e>
 800516a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800516c:	69db      	ldr	r3, [r3, #28]
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	e00a      	b.n	8005188 <chk_mounted+0x324>
 8005172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005174:	69da      	ldr	r2, [r3, #28]
 8005176:	4613      	mov	r3, r2
 8005178:	005b      	lsls	r3, r3, #1
 800517a:	4413      	add	r3, r2
 800517c:	085a      	lsrs	r2, r3, #1
 800517e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
 8005188:	633b      	str	r3, [r7, #48]	; 0x30
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
 800518a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800518c:	6a1a      	ldr	r2, [r3, #32]
 800518e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005190:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005194:	0a5b      	lsrs	r3, r3, #9
 8005196:	429a      	cmp	r2, r3
 8005198:	d201      	bcs.n	800519e <chk_mounted+0x33a>
		return FR_NO_FILESYSTEM;
 800519a:	230d      	movs	r3, #13
 800519c:	e060      	b.n	8005260 <chk_mounted+0x3fc>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
 800519e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a0:	f04f 32ff 	mov.w	r2, #4294967295
 80051a4:	611a      	str	r2, [r3, #16]
	fs->last_clust = 0;
 80051a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a8:	2200      	movs	r2, #0
 80051aa:	60da      	str	r2, [r3, #12]

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
 80051ac:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80051b0:	2b03      	cmp	r3, #3
 80051b2:	d13d      	bne.n	8005230 <chk_mounted+0x3cc>
	 	fs->fsi_flag = 0;
 80051b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b6:	2200      	movs	r2, #0
 80051b8:	715a      	strb	r2, [r3, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
 80051ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051bc:	3338      	adds	r3, #56	; 0x38
 80051be:	3330      	adds	r3, #48	; 0x30
 80051c0:	881b      	ldrh	r3, [r3, #0]
 80051c2:	461a      	mov	r2, r3
 80051c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051c6:	441a      	add	r2, r3
 80051c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ca:	615a      	str	r2, [r3, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 80051cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ce:	7858      	ldrb	r0, [r3, #1]
 80051d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80051d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d8:	695a      	ldr	r2, [r3, #20]
 80051da:	2301      	movs	r3, #1
 80051dc:	f001 fa86 	bl	80066ec <disk_read>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d124      	bne.n	8005230 <chk_mounted+0x3cc>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 80051e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e8:	3338      	adds	r3, #56	; 0x38
 80051ea:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80051ee:	881b      	ldrh	r3, [r3, #0]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 80051f0:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d11b      	bne.n	8005230 <chk_mounted+0x3cc>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 80051f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051fa:	3338      	adds	r3, #56	; 0x38
 80051fc:	681b      	ldr	r3, [r3, #0]
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 80051fe:	4a1a      	ldr	r2, [pc, #104]	; (8005268 <chk_mounted+0x404>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d115      	bne.n	8005230 <chk_mounted+0x3cc>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
 8005204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005206:	3338      	adds	r3, #56	; 0x38
 8005208:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800520c:	681b      	ldr	r3, [r3, #0]
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 800520e:	4a17      	ldr	r2, [pc, #92]	; (800526c <chk_mounted+0x408>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d10d      	bne.n	8005230 <chk_mounted+0x3cc>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 8005214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005216:	3338      	adds	r3, #56	; 0x38
 8005218:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005220:	60da      	str	r2, [r3, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 8005222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005224:	3338      	adds	r3, #56	; 0x38
 8005226:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522e:	611a      	str	r2, [r3, #16]
		}
	}
#endif
	fs->fs_type = fmt;		/* FAT sub-type */
 8005230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005232:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8005236:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005238:	4b0d      	ldr	r3, [pc, #52]	; (8005270 <chk_mounted+0x40c>)
 800523a:	881b      	ldrh	r3, [r3, #0]
 800523c:	3301      	adds	r3, #1
 800523e:	b29a      	uxth	r2, r3
 8005240:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <chk_mounted+0x40c>)
 8005242:	801a      	strh	r2, [r3, #0]
 8005244:	4b0a      	ldr	r3, [pc, #40]	; (8005270 <chk_mounted+0x40c>)
 8005246:	881a      	ldrh	r2, [r3, #0]
 8005248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800524a:	80da      	strh	r2, [r3, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
 800524c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800524e:	2200      	movs	r2, #0
 8005250:	635a      	str	r2, [r3, #52]	; 0x34
	fs->wflag = 0;
 8005252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005254:	2200      	movs	r2, #0
 8005256:	711a      	strb	r2, [r3, #4]
#if _FS_RPATH
	fs->cdir = 0;			/* Current directory (root dir) */
 8005258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525a:	2200      	movs	r2, #0
 800525c:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
 800525e:	2300      	movs	r3, #0
}
 8005260:	4618      	mov	r0, r3
 8005262:	3748      	adds	r7, #72	; 0x48
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	41615252 	.word	0x41615252
 800526c:	61417272 	.word	0x61417272
 8005270:	20001678 	.word	0x20001678

08005274 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of fs and id in the FIL/DIR is identical */
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00f      	beq.n	80052a6 <validate+0x32>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00b      	beq.n	80052a6 <validate+0x32>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d006      	beq.n	80052a6 <validate+0x32>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	88da      	ldrh	r2, [r3, #6]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	889b      	ldrh	r3, [r3, #4]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d001      	beq.n	80052aa <validate+0x36>
		return FR_INVALID_OBJECT;
 80052a6:	2309      	movs	r3, #9
 80052a8:	e00d      	b.n	80052c6 <validate+0x52>

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	785b      	ldrb	r3, [r3, #1]
 80052b0:	4618      	mov	r0, r3
 80052b2:	f001 fa07 	bl	80066c4 <disk_status>
 80052b6:	4603      	mov	r3, r0
 80052b8:	f003 0301 	and.w	r3, r3, #1
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <validate+0x50>
		return FR_NOT_READY;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e000      	b.n	80052c6 <validate+0x52>

	return FR_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
	...

080052d0 <f_mount>:

FRESULT f_mount (
	BYTE vol,		/* Logical drive number to be mounted/unmounted */
	FATFS *fs		/* Pointer to new file system object (NULL for unmount)*/
)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	4603      	mov	r3, r0
 80052d8:	6039      	str	r1, [r7, #0]
 80052da:	71fb      	strb	r3, [r7, #7]
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
 80052dc:	79fb      	ldrb	r3, [r7, #7]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <f_mount+0x16>
		return FR_INVALID_DRIVE;
 80052e2:	230b      	movs	r3, #11
 80052e4:	e016      	b.n	8005314 <f_mount+0x44>
	rfs = FatFs[vol];			/* Get current fs object */
 80052e6:	79fb      	ldrb	r3, [r7, #7]
 80052e8:	4a0d      	ldr	r2, [pc, #52]	; (8005320 <f_mount+0x50>)
 80052ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052ee:	60fb      	str	r3, [r7, #12]

	if (rfs) {
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d002      	beq.n	80052fc <f_mount+0x2c>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d002      	beq.n	8005308 <f_mount+0x38>
		fs->fs_type = 0;		/* Clear new fs object */
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2200      	movs	r2, #0
 8005306:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
 8005308:	79fb      	ldrb	r3, [r7, #7]
 800530a:	4905      	ldr	r1, [pc, #20]	; (8005320 <f_mount+0x50>)
 800530c:	683a      	ldr	r2, [r7, #0]
 800530e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return FR_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3714      	adds	r7, #20
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	20001674 	.word	0x20001674

08005324 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b094      	sub	sp, #80	; 0x50
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	4613      	mov	r3, r2
 8005330:	71fb      	strb	r3, [r7, #7]
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d101      	bne.n	800533c <f_open+0x18>
 8005338:	2309      	movs	r3, #9
 800533a:	e0fc      	b.n	8005536 <f_open+0x212>
	fp->fs = 0;			/* Clear file object */
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	601a      	str	r2, [r3, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8005342:	79fb      	ldrb	r3, [r7, #7]
 8005344:	f003 031f 	and.w	r3, r3, #31
 8005348:	71fb      	strb	r3, [r7, #7]
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
 800534a:	79fb      	ldrb	r3, [r7, #7]
 800534c:	f023 0301 	bic.w	r3, r3, #1
 8005350:	b2da      	uxtb	r2, r3
 8005352:	f107 011c 	add.w	r1, r7, #28
 8005356:	f107 0308 	add.w	r3, r7, #8
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff fd82 	bl	8004e64 <chk_mounted>
 8005360:	4603      	mov	r3, r0
 8005362:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	if (res == FR_OK) {
 8005366:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800536a:	2b00      	cmp	r3, #0
 800536c:	f040 80e1 	bne.w	8005532 <f_open+0x20e>
		INIT_BUF(dj);
 8005370:	f107 0310 	add.w	r3, r7, #16
 8005374:	637b      	str	r3, [r7, #52]	; 0x34
 8005376:	4b72      	ldr	r3, [pc, #456]	; (8005540 <f_open+0x21c>)
 8005378:	63bb      	str	r3, [r7, #56]	; 0x38
		res = follow_path(&dj, path);	/* Follow the file path */
 800537a:	68ba      	ldr	r2, [r7, #8]
 800537c:	f107 031c 	add.w	r3, r7, #28
 8005380:	4611      	mov	r1, r2
 8005382:	4618      	mov	r0, r3
 8005384:	f7ff fcb2 	bl	8004cec <follow_path>
 8005388:	4603      	mov	r3, r0
 800538a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		dir = dj.dir;
 800538e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005390:	64bb      	str	r3, [r7, #72]	; 0x48
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8005392:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005396:	2b00      	cmp	r3, #0
 8005398:	d105      	bne.n	80053a6 <f_open+0x82>
			if (!dir)	/* Current dir itself */
 800539a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800539c:	2b00      	cmp	r3, #0
 800539e:	d102      	bne.n	80053a6 <f_open+0x82>
				res = FR_INVALID_NAME;
 80053a0:	2306      	movs	r3, #6
 80053a2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80053a6:	79fb      	ldrb	r3, [r7, #7]
 80053a8:	f003 031c 	and.w	r3, r3, #28
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d06d      	beq.n	800548c <f_open+0x168>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 80053b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d012      	beq.n	80053de <f_open+0xba>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80053b8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d107      	bne.n	80053d0 <f_open+0xac>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80053c0:	f107 031c 	add.w	r3, r7, #28
 80053c4:	4618      	mov	r0, r3
 80053c6:	f7ff f991 	bl	80046ec <dir_register>
 80053ca:	4603      	mov	r3, r0
 80053cc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80053d0:	79fb      	ldrb	r3, [r7, #7]
 80053d2:	f043 0308 	orr.w	r3, r3, #8
 80053d6:	71fb      	strb	r3, [r7, #7]
				dir = dj.dir;					/* New entry */
 80053d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053da:	64bb      	str	r3, [r7, #72]	; 0x48
 80053dc:	e012      	b.n	8005404 <f_open+0xe0>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80053de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053e0:	330b      	adds	r3, #11
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	f003 0311 	and.w	r3, r3, #17
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d003      	beq.n	80053f4 <f_open+0xd0>
					res = FR_DENIED;
 80053ec:	2307      	movs	r3, #7
 80053ee:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80053f2:	e007      	b.n	8005404 <f_open+0xe0>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80053f4:	79fb      	ldrb	r3, [r7, #7]
 80053f6:	f003 0304 	and.w	r3, r3, #4
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d002      	beq.n	8005404 <f_open+0xe0>
						res = FR_EXIST;
 80053fe:	2308      	movs	r3, #8
 8005400:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005404:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005408:	2b00      	cmp	r3, #0
 800540a:	d15d      	bne.n	80054c8 <f_open+0x1a4>
 800540c:	79fb      	ldrb	r3, [r7, #7]
 800540e:	f003 0308 	and.w	r3, r3, #8
 8005412:	2b00      	cmp	r3, #0
 8005414:	d058      	beq.n	80054c8 <f_open+0x1a4>
				dw = get_fattime();					/* Created time */
 8005416:	f001 fc5f 	bl	8006cd8 <get_fattime>
 800541a:	6478      	str	r0, [r7, #68]	; 0x44
				ST_DWORD(dir+DIR_CrtTime, dw);
 800541c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800541e:	330e      	adds	r3, #14
 8005420:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005422:	601a      	str	r2, [r3, #0]
				dir[DIR_Attr] = 0;					/* Reset attribute */
 8005424:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005426:	330b      	adds	r3, #11
 8005428:	2200      	movs	r2, #0
 800542a:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
 800542c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800542e:	331c      	adds	r3, #28
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005438:	4618      	mov	r0, r3
 800543a:	f7fe ff25 	bl	8004288 <ld_clust>
 800543e:	6438      	str	r0, [r7, #64]	; 0x40
				st_clust(dir, 0);					/* cluster = 0 */
 8005440:	2100      	movs	r1, #0
 8005442:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005444:	f7fe ff3a 	bl	80042bc <st_clust>
				dj.fs->wflag = 1;
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	2201      	movs	r2, #1
 800544c:	711a      	strb	r2, [r3, #4]
				if (cl) {							/* Remove the cluster chain if exist */
 800544e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005450:	2b00      	cmp	r3, #0
 8005452:	d039      	beq.n	80054c8 <f_open+0x1a4>
					dw = dj.fs->winsect;
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005458:	647b      	str	r3, [r7, #68]	; 0x44
					res = remove_chain(dj.fs, cl);
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800545e:	4618      	mov	r0, r3
 8005460:	f7fe fca5 	bl	8003dae <remove_chain>
 8005464:	4603      	mov	r3, r0
 8005466:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					if (res == FR_OK) {
 800546a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800546e:	2b00      	cmp	r3, #0
 8005470:	d12a      	bne.n	80054c8 <f_open+0x1a4>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005476:	3a01      	subs	r2, #1
 8005478:	60da      	str	r2, [r3, #12]
						res = move_window(dj.fs, dw);
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800547e:	4618      	mov	r0, r3
 8005480:	f7fe fa7f 	bl	8003982 <move_window>
 8005484:	4603      	mov	r3, r0
 8005486:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800548a:	e01d      	b.n	80054c8 <f_open+0x1a4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {						/* Follow succeeded */
 800548c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005490:	2b00      	cmp	r3, #0
 8005492:	d119      	bne.n	80054c8 <f_open+0x1a4>
				if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
 8005494:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005496:	330b      	adds	r3, #11
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	f003 0310 	and.w	r3, r3, #16
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <f_open+0x186>
					res = FR_NO_FILE;
 80054a2:	2304      	movs	r3, #4
 80054a4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80054a8:	e00e      	b.n	80054c8 <f_open+0x1a4>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 80054aa:	79fb      	ldrb	r3, [r7, #7]
 80054ac:	f003 0302 	and.w	r3, r3, #2
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d009      	beq.n	80054c8 <f_open+0x1a4>
 80054b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054b6:	330b      	adds	r3, #11
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d002      	beq.n	80054c8 <f_open+0x1a4>
						res = FR_DENIED;
 80054c2:	2307      	movs	r3, #7
 80054c4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				}
			}
		}
		if (res == FR_OK) {
 80054c8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d10f      	bne.n	80054f0 <f_open+0x1cc>
			if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
 80054d0:	79fb      	ldrb	r3, [r7, #7]
 80054d2:	f003 0308 	and.w	r3, r3, #8
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <f_open+0x1be>
				mode |= FA__WRITTEN;
 80054da:	79fb      	ldrb	r3, [r7, #7]
 80054dc:	f043 0320 	orr.w	r3, r3, #32
 80054e0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	61da      	str	r2, [r3, #28]
			fp->dir_ptr = dir;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054ee:	621a      	str	r2, [r3, #32]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 80054f0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d11c      	bne.n	8005532 <f_open+0x20e>
			fp->flag = mode;					/* File access mode */
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	79fa      	ldrb	r2, [r7, #7]
 80054fc:	719a      	strb	r2, [r3, #6]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005502:	4618      	mov	r0, r3
 8005504:	f7fe fec0 	bl	8004288 <ld_clust>
 8005508:	4602      	mov	r2, r0
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 800550e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005510:	331c      	adds	r3, #28
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	60da      	str	r2, [r3, #12]
			fp->fptr = 0;						/* File pointer */
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	609a      	str	r2, [r3, #8]
			fp->dsect = 0;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
 8005524:	69fa      	ldr	r2, [r7, #28]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	601a      	str	r2, [r3, #0]
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	88da      	ldrh	r2, [r3, #6]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 8005532:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8005536:	4618      	mov	r0, r3
 8005538:	3750      	adds	r7, #80	; 0x50
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	2000167c 	.word	0x2000167c

08005544 <f_read>:
	FIL *fp, 		/* Pointer to the file object */
	void *buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT *br		/* Pointer to number of bytes read */
)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b08c      	sub	sp, #48	; 0x30
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
 8005550:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2200      	movs	r2, #0
 800555a:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f7ff fe89 	bl	8005274 <validate>
 8005562:	4603      	mov	r3, r0
 8005564:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005566:	7ffb      	ldrb	r3, [r7, #31]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <f_read+0x2c>
 800556c:	7ffb      	ldrb	r3, [r7, #31]
 800556e:	e135      	b.n	80057dc <f_read+0x298>
	if (fp->flag & FA__ERROR)					/* Aborted file? */
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	799b      	ldrb	r3, [r3, #6]
 8005574:	b25b      	sxtb	r3, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	da01      	bge.n	800557e <f_read+0x3a>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 800557a:	2302      	movs	r3, #2
 800557c:	e12e      	b.n	80057dc <f_read+0x298>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	799b      	ldrb	r3, [r3, #6]
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <f_read+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 800558a:	2307      	movs	r3, #7
 800558c:	e126      	b.n	80057dc <f_read+0x298>
	remain = fp->fsize - fp->fptr;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	429a      	cmp	r2, r3
 80055a0:	f240 8117 	bls.w	80057d2 <f_read+0x28e>
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80055a8:	e113      	b.n	80057d2 <f_read+0x28e>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f040 80df 	bne.w	8005776 <f_read+0x232>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	0a5b      	lsrs	r3, r3, #9
 80055be:	b2da      	uxtb	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	789b      	ldrb	r3, [r3, #2]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	4013      	ands	r3, r2
 80055cc:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 80055ce:	7dfb      	ldrb	r3, [r7, #23]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d12c      	bne.n	800562e <f_read+0xea>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d103      	bne.n	80055e4 <f_read+0xa0>
					clst = fp->sclust;			/* Follow from the origin */
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055e2:	e008      	b.n	80055f6 <f_read+0xb2>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	4619      	mov	r1, r3
 80055ee:	4610      	mov	r0, r2
 80055f0:	f7fe fa6e 	bl	8003ad0 <get_fat>
 80055f4:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 80055f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d808      	bhi.n	800560e <f_read+0xca>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	799b      	ldrb	r3, [r3, #6]
 8005600:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005604:	b2da      	uxtb	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	719a      	strb	r2, [r3, #6]
 800560a:	2302      	movs	r3, #2
 800560c:	e0e6      	b.n	80057dc <f_read+0x298>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800560e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005614:	d108      	bne.n	8005628 <f_read+0xe4>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	799b      	ldrb	r3, [r3, #6]
 800561a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800561e:	b2da      	uxtb	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	719a      	strb	r2, [r3, #6]
 8005624:	2301      	movs	r3, #1
 8005626:	e0d9      	b.n	80057dc <f_read+0x298>
				fp->clust = clst;				/* Update current cluster */
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800562c:	615a      	str	r2, [r3, #20]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	4619      	mov	r1, r3
 8005638:	4610      	mov	r0, r2
 800563a:	f7fe fa2b 	bl	8003a94 <clust2sect>
 800563e:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d108      	bne.n	8005658 <f_read+0x114>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	799b      	ldrb	r3, [r3, #6]
 800564a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800564e:	b2da      	uxtb	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	719a      	strb	r2, [r3, #6]
 8005654:	2302      	movs	r3, #2
 8005656:	e0c1      	b.n	80057dc <f_read+0x298>
			sect += csect;
 8005658:	7dfb      	ldrb	r3, [r7, #23]
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	4413      	add	r3, r2
 800565e:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	0a5b      	lsrs	r3, r3, #9
 8005664:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8005666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005668:	2b00      	cmp	r3, #0
 800566a:	d042      	beq.n	80056f2 <f_read+0x1ae>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800566c:	7dfa      	ldrb	r2, [r7, #23]
 800566e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005670:	4413      	add	r3, r2
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	6812      	ldr	r2, [r2, #0]
 8005676:	7892      	ldrb	r2, [r2, #2]
 8005678:	4293      	cmp	r3, r2
 800567a:	d906      	bls.n	800568a <f_read+0x146>
					cc = fp->fs->csize - csect;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	789b      	ldrb	r3, [r3, #2]
 8005682:	461a      	mov	r2, r3
 8005684:	7dfb      	ldrb	r3, [r7, #23]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	7858      	ldrb	r0, [r3, #1]
 8005690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005692:	b2db      	uxtb	r3, r3
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	6a39      	ldr	r1, [r7, #32]
 8005698:	f001 f828 	bl	80066ec <disk_read>
 800569c:	4603      	mov	r3, r0
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d008      	beq.n	80056b4 <f_read+0x170>
					ABORT(fp->fs, FR_DISK_ERR);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	799b      	ldrb	r3, [r3, #6]
 80056a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80056aa:	b2da      	uxtb	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	719a      	strb	r2, [r3, #6]
 80056b0:	2301      	movs	r3, #1
 80056b2:	e093      	b.n	80057dc <f_read+0x298>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	799b      	ldrb	r3, [r3, #6]
 80056b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d014      	beq.n	80056ea <f_read+0x1a6>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	699a      	ldr	r2, [r3, #24]
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d90d      	bls.n	80056ea <f_read+0x1a6>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf, SS(fp->fs));
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	699a      	ldr	r2, [r3, #24]
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	025b      	lsls	r3, r3, #9
 80056d8:	6a3a      	ldr	r2, [r7, #32]
 80056da:	18d0      	adds	r0, r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	3324      	adds	r3, #36	; 0x24
 80056e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056e4:	4619      	mov	r1, r3
 80056e6:	f7fe f87d 	bl	80037e4 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 80056ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ec:	025b      	lsls	r3, r3, #9
 80056ee:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 80056f0:	e05b      	b.n	80057aa <f_read+0x266>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d039      	beq.n	8005770 <f_read+0x22c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	799b      	ldrb	r3, [r3, #6]
 8005700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005704:	2b00      	cmp	r3, #0
 8005706:	d01d      	beq.n	8005744 <f_read+0x200>
					if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	7858      	ldrb	r0, [r3, #1]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	699a      	ldr	r2, [r3, #24]
 8005718:	2301      	movs	r3, #1
 800571a:	f001 f84f 	bl	80067bc <disk_write>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d008      	beq.n	8005736 <f_read+0x1f2>
						ABORT(fp->fs, FR_DISK_ERR);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	799b      	ldrb	r3, [r3, #6]
 8005728:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800572c:	b2da      	uxtb	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	719a      	strb	r2, [r3, #6]
 8005732:	2301      	movs	r3, #1
 8005734:	e052      	b.n	80057dc <f_read+0x298>
					fp->flag &= ~FA__DIRTY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	799b      	ldrb	r3, [r3, #6]
 800573a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800573e:	b2da      	uxtb	r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	719a      	strb	r2, [r3, #6]
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)	/* Fill sector cache */
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	7858      	ldrb	r0, [r3, #1]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8005750:	2301      	movs	r3, #1
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	f000 ffca 	bl	80066ec <disk_read>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d008      	beq.n	8005770 <f_read+0x22c>
					ABORT(fp->fs, FR_DISK_ERR);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	799b      	ldrb	r3, [r3, #6]
 8005762:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005766:	b2da      	uxtb	r2, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	719a      	strb	r2, [r3, #6]
 800576c:	2301      	movs	r3, #1
 800576e:	e035      	b.n	80057dc <f_read+0x298>
			}
#endif
			fp->dsect = sect;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	619a      	str	r2, [r3, #24]
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800577e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8005782:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8005784:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d901      	bls.n	8005790 <f_read+0x24c>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect))		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005798:	3320      	adds	r3, #32
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	4413      	add	r3, r2
 800579e:	3304      	adds	r3, #4
 80057a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057a2:	4619      	mov	r1, r3
 80057a4:	6a38      	ldr	r0, [r7, #32]
 80057a6:	f7fe f81d 	bl	80037e4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80057aa:	6a3a      	ldr	r2, [r7, #32]
 80057ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ae:	4413      	add	r3, r2
 80057b0:	623b      	str	r3, [r7, #32]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	689a      	ldr	r2, [r3, #8]
 80057b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b8:	441a      	add	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	609a      	str	r2, [r3, #8]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c4:	441a      	add	r2, r3
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	601a      	str	r2, [r3, #0]
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f47f aee8 	bne.w	80055aa <f_read+0x66>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 80057da:	2300      	movs	r3, #0
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3730      	adds	r7, #48	; 0x30
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b08a      	sub	sp, #40	; 0x28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
 80057f0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2200      	movs	r2, #0
 80057fa:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f7ff fd39 	bl	8005274 <validate>
 8005802:	4603      	mov	r3, r0
 8005804:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005806:	7dfb      	ldrb	r3, [r7, #23]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <f_write+0x2c>
 800580c:	7dfb      	ldrb	r3, [r7, #23]
 800580e:	e166      	b.n	8005ade <f_write+0x2fa>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	799b      	ldrb	r3, [r3, #6]
 8005814:	b25b      	sxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	da01      	bge.n	800581e <f_write+0x3a>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 800581a:	2302      	movs	r3, #2
 800581c:	e15f      	b.n	8005ade <f_write+0x2fa>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	799b      	ldrb	r3, [r3, #6]
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <f_write+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 800582a:	2307      	movs	r3, #7
 800582c:	e157      	b.n	8005ade <f_write+0x2fa>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	68da      	ldr	r2, [r3, #12]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	441a      	add	r2, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	429a      	cmp	r2, r3
 800583c:	f080 8137 	bcs.w	8005aae <f_write+0x2ca>
 8005840:	2300      	movs	r3, #0
 8005842:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8005844:	e133      	b.n	8005aae <f_write+0x2ca>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800584e:	2b00      	cmp	r3, #0
 8005850:	f040 80f8 	bne.w	8005a44 <f_write+0x260>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	0a5b      	lsrs	r3, r3, #9
 800585a:	b2da      	uxtb	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	789b      	ldrb	r3, [r3, #2]
 8005862:	3b01      	subs	r3, #1
 8005864:	b2db      	uxtb	r3, r3
 8005866:	4013      	ands	r3, r2
 8005868:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800586a:	7dbb      	ldrb	r3, [r7, #22]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d13d      	bne.n	80058ec <f_write+0x108>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d110      	bne.n	800589a <f_write+0xb6>
					clst = fp->sclust;		/* Follow from the origin */
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800587e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005880:	2b00      	cmp	r3, #0
 8005882:	d113      	bne.n	80058ac <f_write+0xc8>
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2100      	movs	r1, #0
 800588a:	4618      	mov	r0, r3
 800588c:	f7fe fade 	bl	8003e4c <create_chain>
 8005890:	6278      	str	r0, [r7, #36]	; 0x24
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005896:	611a      	str	r2, [r3, #16]
 8005898:	e008      	b.n	80058ac <f_write+0xc8>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	4619      	mov	r1, r3
 80058a4:	4610      	mov	r0, r2
 80058a6:	f7fe fad1 	bl	8003e4c <create_chain>
 80058aa:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	f000 8102 	beq.w	8005ab8 <f_write+0x2d4>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80058b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d108      	bne.n	80058cc <f_write+0xe8>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	799b      	ldrb	r3, [r3, #6]
 80058be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80058c2:	b2da      	uxtb	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	719a      	strb	r2, [r3, #6]
 80058c8:	2302      	movs	r3, #2
 80058ca:	e108      	b.n	8005ade <f_write+0x2fa>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d2:	d108      	bne.n	80058e6 <f_write+0x102>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	799b      	ldrb	r3, [r3, #6]
 80058d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80058dc:	b2da      	uxtb	r2, r3
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	719a      	strb	r2, [r3, #6]
 80058e2:	2301      	movs	r3, #1
 80058e4:	e0fb      	b.n	8005ade <f_write+0x2fa>
				fp->clust = clst;			/* Update current cluster */
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058ea:	615a      	str	r2, [r3, #20]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	799b      	ldrb	r3, [r3, #6]
 80058f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d01d      	beq.n	8005934 <f_write+0x150>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	7858      	ldrb	r0, [r3, #1]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	699a      	ldr	r2, [r3, #24]
 8005908:	2301      	movs	r3, #1
 800590a:	f000 ff57 	bl	80067bc <disk_write>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d008      	beq.n	8005926 <f_write+0x142>
					ABORT(fp->fs, FR_DISK_ERR);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	799b      	ldrb	r3, [r3, #6]
 8005918:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800591c:	b2da      	uxtb	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	719a      	strb	r2, [r3, #6]
 8005922:	2301      	movs	r3, #1
 8005924:	e0db      	b.n	8005ade <f_write+0x2fa>
				fp->flag &= ~FA__DIRTY;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	799b      	ldrb	r3, [r3, #6]
 800592a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800592e:	b2da      	uxtb	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	4619      	mov	r1, r3
 800593e:	4610      	mov	r0, r2
 8005940:	f7fe f8a8 	bl	8003a94 <clust2sect>
 8005944:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d108      	bne.n	800595e <f_write+0x17a>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	799b      	ldrb	r3, [r3, #6]
 8005950:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005954:	b2da      	uxtb	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	719a      	strb	r2, [r3, #6]
 800595a:	2302      	movs	r3, #2
 800595c:	e0bf      	b.n	8005ade <f_write+0x2fa>
			sect += csect;
 800595e:	7dbb      	ldrb	r3, [r7, #22]
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	4413      	add	r3, r2
 8005964:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	0a5b      	lsrs	r3, r3, #9
 800596a:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d044      	beq.n	80059fc <f_write+0x218>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8005972:	7dba      	ldrb	r2, [r7, #22]
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	4413      	add	r3, r2
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	6812      	ldr	r2, [r2, #0]
 800597c:	7892      	ldrb	r2, [r2, #2]
 800597e:	4293      	cmp	r3, r2
 8005980:	d906      	bls.n	8005990 <f_write+0x1ac>
					cc = fp->fs->csize - csect;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	789b      	ldrb	r3, [r3, #2]
 8005988:	461a      	mov	r2, r3
 800598a:	7dbb      	ldrb	r3, [r7, #22]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	7858      	ldrb	r0, [r3, #1]
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	b2db      	uxtb	r3, r3
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	69b9      	ldr	r1, [r7, #24]
 800599e:	f000 ff0d 	bl	80067bc <disk_write>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d008      	beq.n	80059ba <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	799b      	ldrb	r3, [r3, #6]
 80059ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	719a      	strb	r2, [r3, #6]
 80059b6:	2301      	movs	r3, #1
 80059b8:	e091      	b.n	8005ade <f_write+0x2fa>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	699a      	ldr	r2, [r3, #24]
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	69fa      	ldr	r2, [r7, #28]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d915      	bls.n	80059f4 <f_write+0x210>
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	699a      	ldr	r2, [r3, #24]
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	025b      	lsls	r3, r3, #9
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	4413      	add	r3, r2
 80059dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059e0:	4619      	mov	r1, r3
 80059e2:	f7fd feff 	bl	80037e4 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	799b      	ldrb	r3, [r3, #6]
 80059ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	719a      	strb	r2, [r3, #6]
				}
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	025b      	lsls	r3, r3, #9
 80059f8:	623b      	str	r3, [r7, #32]
				continue;
 80059fa:	e044      	b.n	8005a86 <f_write+0x2a2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d01b      	beq.n	8005a3e <f_write+0x25a>
				if (fp->fptr < fp->fsize &&
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	689a      	ldr	r2, [r3, #8]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d215      	bcs.n	8005a3e <f_write+0x25a>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	7858      	ldrb	r0, [r3, #1]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8005a1e:	2301      	movs	r3, #1
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	f000 fe63 	bl	80066ec <disk_read>
 8005a26:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d008      	beq.n	8005a3e <f_write+0x25a>
						ABORT(fp->fs, FR_DISK_ERR);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	799b      	ldrb	r3, [r3, #6]
 8005a30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005a34:	b2da      	uxtb	r2, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	719a      	strb	r2, [r3, #6]
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e04f      	b.n	8005ade <f_write+0x2fa>
			}
#endif
			fp->dsect = sect;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	619a      	str	r2, [r3, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a4c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8005a50:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8005a52:	6a3a      	ldr	r2, [r7, #32]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d901      	bls.n	8005a5e <f_write+0x27a>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a66:	3320      	adds	r3, #32
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	3304      	adds	r3, #4
 8005a6e:	6a3a      	ldr	r2, [r7, #32]
 8005a70:	69b9      	ldr	r1, [r7, #24]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fd feb6 	bl	80037e4 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	799b      	ldrb	r3, [r3, #6]
 8005a7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a80:	b2da      	uxtb	r2, r3
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	6a3b      	ldr	r3, [r7, #32]
 8005a8a:	4413      	add	r3, r2
 8005a8c:	61bb      	str	r3, [r7, #24]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	6a3b      	ldr	r3, [r7, #32]
 8005a94:	441a      	add	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	609a      	str	r2, [r3, #8]
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	6a3b      	ldr	r3, [r7, #32]
 8005aa0:	441a      	add	r2, r3
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f47f aec8 	bne.w	8005846 <f_write+0x62>
 8005ab6:	e000      	b.n	8005aba <f_write+0x2d6>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8005ab8:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	689a      	ldr	r2, [r3, #8]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d903      	bls.n	8005ace <f_write+0x2ea>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	689a      	ldr	r2, [r3, #8]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	60da      	str	r2, [r3, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	799b      	ldrb	r3, [r3, #6]
 8005ad2:	f043 0320 	orr.w	r3, r3, #32
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3728      	adds	r7, #40	; 0x28
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b086      	sub	sp, #24
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7ff fbc0 	bl	8005274 <validate>
 8005af4:	4603      	mov	r3, r0
 8005af6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005af8:	7dfb      	ldrb	r3, [r7, #23]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d163      	bne.n	8005bc6 <f_sync+0xe0>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	799b      	ldrb	r3, [r3, #6]
 8005b02:	f003 0320 	and.w	r3, r3, #32
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d05d      	beq.n	8005bc6 <f_sync+0xe0>
#if !_FS_TINY	/* Write-back dirty buffer */
			if (fp->flag & FA__DIRTY) {
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	799b      	ldrb	r3, [r3, #6]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d016      	beq.n	8005b44 <f_sync+0x5e>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	7858      	ldrb	r0, [r3, #1]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699a      	ldr	r2, [r3, #24]
 8005b26:	2301      	movs	r3, #1
 8005b28:	f000 fe48 	bl	80067bc <disk_write>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d001      	beq.n	8005b36 <f_sync+0x50>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8005b32:	2301      	movs	r3, #1
 8005b34:	e048      	b.n	8005bc8 <f_sync+0xe2>
				fp->flag &= ~FA__DIRTY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	799b      	ldrb	r3, [r3, #6]
 8005b3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	69db      	ldr	r3, [r3, #28]
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	4610      	mov	r0, r2
 8005b50:	f7fd ff17 	bl	8003982 <move_window>
 8005b54:	4603      	mov	r3, r0
 8005b56:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8005b58:	7dfb      	ldrb	r3, [r7, #23]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d133      	bne.n	8005bc6 <f_sync+0xe0>
				dir = fp->dir_ptr;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	330b      	adds	r3, #11
 8005b68:	781a      	ldrb	r2, [r3, #0]
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	330b      	adds	r3, #11
 8005b6e:	f042 0220 	orr.w	r2, r2, #32
 8005b72:	b2d2      	uxtb	r2, r2
 8005b74:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	331c      	adds	r3, #28
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	68d2      	ldr	r2, [r2, #12]
 8005b7e:	601a      	str	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	4619      	mov	r1, r3
 8005b86:	6938      	ldr	r0, [r7, #16]
 8005b88:	f7fe fb98 	bl	80042bc <st_clust>
				tm = get_fattime();							/* Update updated time */
 8005b8c:	f001 f8a4 	bl	8006cd8 <get_fattime>
 8005b90:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir+DIR_WrtTime, tm);
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	3316      	adds	r3, #22
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	601a      	str	r2, [r3, #0]
				ST_WORD(dir+DIR_LstAccDate, 0);
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	3312      	adds	r3, #18
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	801a      	strh	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	799b      	ldrb	r3, [r3, #6]
 8005ba6:	f023 0320 	bic.w	r3, r3, #32
 8005baa:	b2da      	uxtb	r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7fd ff09 	bl	80039d4 <sync_fs>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8005bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3718      	adds	r7, #24
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
#endif
		if (res == FR_OK) fp->fs = 0;	/* Discard file object */
		LEAVE_FF(fs, res);
	}
#else
	res = f_sync(fp);		/* Flush cached data */
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f7ff ff84 	bl	8005ae6 <f_sync>
 8005bde:	4603      	mov	r3, r0
 8005be0:	73fb      	strb	r3, [r7, #15]
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
 8005be2:	7bfb      	ldrb	r3, [r7, #15]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d102      	bne.n	8005bee <f_close+0x1e>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	601a      	str	r2, [r3, #0]
	return res;
 8005bee:	7bfb      	ldrb	r3, [r7, #15]
#endif
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <my_init_card>:
UINT readBytes = 0;			// -  
UINT WriteBytes = 0;		// -  

//   
void my_init_card(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	af00      	add	r7, sp, #0
//	SD_PowerOn();
	sd_ini();
 8005bfc:	f000 f9ae 	bl	8005f5c <sd_ini>
}
 8005c00:	bf00      	nop
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <my_read_file>:
//     
void my_read_file(void)
{
 8005c04:	b5b0      	push	{r4, r5, r7, lr}
 8005c06:	b094      	sub	sp, #80	; 0x50
 8005c08:	af00      	add	r7, sp, #0
	if (f_mount(0, &FATFS_Obj) == FR_OK)	//  FatFs
 8005c0a:	4941      	ldr	r1, [pc, #260]	; (8005d10 <my_read_file+0x10c>)
 8005c0c:	2000      	movs	r0, #0
 8005c0e:	f7ff fb5f 	bl	80052d0 <f_mount>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d177      	bne.n	8005d08 <my_read_file+0x104>
	{
		SEND_str("f_mount -> success\n");
 8005c18:	483e      	ldr	r0, [pc, #248]	; (8005d14 <my_read_file+0x110>)
 8005c1a:	f7fc f84d 	bl	8001cb8 <SEND_str>

		uint8_t path[18]="JSON_voltage.json";
 8005c1e:	4b3e      	ldr	r3, [pc, #248]	; (8005d18 <my_read_file+0x114>)
 8005c20:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8005c24:	461d      	mov	r5, r3
 8005c26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c2a:	682b      	ldr	r3, [r5, #0]
 8005c2c:	8023      	strh	r3, [r4, #0]
		path[17] = '\0';
 8005c2e:	2300      	movs	r3, #0
 8005c30:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

		result = f_open(&MyFile, (char*)path, FA_READ);
 8005c34:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005c38:	2201      	movs	r2, #1
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	4837      	ldr	r0, [pc, #220]	; (8005d1c <my_read_file+0x118>)
 8005c3e:	f7ff fb71 	bl	8005324 <f_open>
 8005c42:	4603      	mov	r3, r0
 8005c44:	461a      	mov	r2, r3
 8005c46:	4b36      	ldr	r3, [pc, #216]	; (8005d20 <my_read_file+0x11c>)
 8005c48:	701a      	strb	r2, [r3, #0]

		if(result == FR_OK)
 8005c4a:	4b35      	ldr	r3, [pc, #212]	; (8005d20 <my_read_file+0x11c>)
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d15a      	bne.n	8005d08 <my_read_file+0x104>
		{
			SEND_str("f_open -> success\n");
 8005c52:	4834      	ldr	r0, [pc, #208]	; (8005d24 <my_read_file+0x120>)
 8005c54:	f7fc f830 	bl	8001cb8 <SEND_str>

			BytesToRead = MyFile.fsize;
 8005c58:	4b30      	ldr	r3, [pc, #192]	; (8005d1c <my_read_file+0x118>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	4a32      	ldr	r2, [pc, #200]	; (8005d28 <my_read_file+0x124>)
 8005c5e:	6013      	str	r3, [r2, #0]

			char str1[60];
			sprintf(str1, "file_Size: %d Byte\n", BytesToRead);
 8005c60:	4b31      	ldr	r3, [pc, #196]	; (8005d28 <my_read_file+0x124>)
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	463b      	mov	r3, r7
 8005c66:	4931      	ldr	r1, [pc, #196]	; (8005d2c <my_read_file+0x128>)
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f007 f99f 	bl	800cfac <siprintf>
			SEND_str(str1);
 8005c6e:	463b      	mov	r3, r7
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7fc f821 	bl	8001cb8 <SEND_str>

			BytesCounter = 0;
 8005c76:	4b2e      	ldr	r3, [pc, #184]	; (8005d30 <my_read_file+0x12c>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	601a      	str	r2, [r3, #0]
			while ((BytesToRead - BytesCounter) >= 512)
 8005c7c:	e017      	b.n	8005cae <my_read_file+0xaa>
		    {
		       	f_read(&MyFile, readBuffer, 512, &readBytes);
 8005c7e:	4b2d      	ldr	r3, [pc, #180]	; (8005d34 <my_read_file+0x130>)
 8005c80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c84:	492c      	ldr	r1, [pc, #176]	; (8005d38 <my_read_file+0x134>)
 8005c86:	4825      	ldr	r0, [pc, #148]	; (8005d1c <my_read_file+0x118>)
 8005c88:	f7ff fc5c 	bl	8005544 <f_read>
		       	BytesCounter += 512;
 8005c8c:	4b28      	ldr	r3, [pc, #160]	; (8005d30 <my_read_file+0x12c>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005c94:	4a26      	ldr	r2, [pc, #152]	; (8005d30 <my_read_file+0x12c>)
 8005c96:	6013      	str	r3, [r2, #0]

		       	HAL_UART_Transmit(&huart3, (uint8_t*)readBuffer, strlen(readBuffer), 0x1000);
 8005c98:	4827      	ldr	r0, [pc, #156]	; (8005d38 <my_read_file+0x134>)
 8005c9a:	f7fa fa63 	bl	8000164 <strlen>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	b29a      	uxth	r2, r3
 8005ca2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ca6:	4924      	ldr	r1, [pc, #144]	; (8005d38 <my_read_file+0x134>)
 8005ca8:	4824      	ldr	r0, [pc, #144]	; (8005d3c <my_read_file+0x138>)
 8005caa:	f006 fa1d 	bl	800c0e8 <HAL_UART_Transmit>
			while ((BytesToRead - BytesCounter) >= 512)
 8005cae:	4b1e      	ldr	r3, [pc, #120]	; (8005d28 <my_read_file+0x124>)
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	4b1f      	ldr	r3, [pc, #124]	; (8005d30 <my_read_file+0x12c>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cbc:	d2df      	bcs.n	8005c7e <my_read_file+0x7a>
		    }
		    if (BytesToRead != BytesCounter)
 8005cbe:	4b1a      	ldr	r3, [pc, #104]	; (8005d28 <my_read_file+0x124>)
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	4b1b      	ldr	r3, [pc, #108]	; (8005d30 <my_read_file+0x12c>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d01b      	beq.n	8005d02 <my_read_file+0xfe>
		    {
	        	f_read(&MyFile, readBuffer, (BytesToRead - BytesCounter), &readBytes);
 8005cca:	4b17      	ldr	r3, [pc, #92]	; (8005d28 <my_read_file+0x124>)
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	4b18      	ldr	r3, [pc, #96]	; (8005d30 <my_read_file+0x12c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	1ad2      	subs	r2, r2, r3
 8005cd4:	4b17      	ldr	r3, [pc, #92]	; (8005d34 <my_read_file+0x130>)
 8005cd6:	4918      	ldr	r1, [pc, #96]	; (8005d38 <my_read_file+0x134>)
 8005cd8:	4810      	ldr	r0, [pc, #64]	; (8005d1c <my_read_file+0x118>)
 8005cda:	f7ff fc33 	bl	8005544 <f_read>

	        	HAL_UART_Transmit(&huart3, (uint8_t*)readBuffer, BytesToRead - BytesCounter, 0x1000);
 8005cde:	4b12      	ldr	r3, [pc, #72]	; (8005d28 <my_read_file+0x124>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	b29a      	uxth	r2, r3
 8005ce4:	4b12      	ldr	r3, [pc, #72]	; (8005d30 <my_read_file+0x12c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005cf2:	4911      	ldr	r1, [pc, #68]	; (8005d38 <my_read_file+0x134>)
 8005cf4:	4811      	ldr	r0, [pc, #68]	; (8005d3c <my_read_file+0x138>)
 8005cf6:	f006 f9f7 	bl	800c0e8 <HAL_UART_Transmit>

	        	BytesCounter = BytesToRead;
 8005cfa:	4b0b      	ldr	r3, [pc, #44]	; (8005d28 <my_read_file+0x124>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a0c      	ldr	r2, [pc, #48]	; (8005d30 <my_read_file+0x12c>)
 8005d00:	6013      	str	r3, [r2, #0]
//				SEND_str(readBuffer);
//				SEND_str("\n");
//				sprintf(str1,"BytesToRead: %d\n",readBytes);
//				SEND_str(str1);
//			}
		    f_close(&MyFile);
 8005d02:	4806      	ldr	r0, [pc, #24]	; (8005d1c <my_read_file+0x118>)
 8005d04:	f7ff ff64 	bl	8005bd0 <f_close>
//		    f_unlink((char*)path);
		}
	}
}
 8005d08:	bf00      	nop
 8005d0a:	3750      	adds	r7, #80	; 0x50
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bdb0      	pop	{r4, r5, r7, pc}
 8005d10:	20000bdc 	.word	0x20000bdc
 8005d14:	08010490 	.word	0x08010490
 8005d18:	080104cc 	.word	0x080104cc
 8005d1c:	20000e18 	.word	0x20000e18
 8005d20:	20000e14 	.word	0x20000e14
 8005d24:	080104a4 	.word	0x080104a4
 8005d28:	200018a8 	.word	0x200018a8
 8005d2c:	080104b8 	.word	0x080104b8
 8005d30:	200018ac 	.word	0x200018ac
 8005d34:	200018b0 	.word	0x200018b0
 8005d38:	200016a8 	.word	0x200016a8
 8005d3c:	20001210 	.word	0x20001210

08005d40 <my_write_file_json>:
//     
// "path" -    
// "text" -    JSON,   
void my_write_file_json(char *path, char *text)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b092      	sub	sp, #72	; 0x48
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
	if (f_mount(0, &FATFS_Obj) == FR_OK)
 8005d4a:	4921      	ldr	r1, [pc, #132]	; (8005dd0 <my_write_file_json+0x90>)
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	f7ff fabf 	bl	80052d0 <f_mount>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d136      	bne.n	8005dc6 <my_write_file_json+0x86>
	{
		SEND_str("f_mount -> success\n");
 8005d58:	481e      	ldr	r0, [pc, #120]	; (8005dd4 <my_write_file_json+0x94>)
 8005d5a:	f7fb ffad 	bl	8001cb8 <SEND_str>

		result = f_open(&MyFile, path + '\0', FA_CREATE_ALWAYS|FA_WRITE);
 8005d5e:	220a      	movs	r2, #10
 8005d60:	6879      	ldr	r1, [r7, #4]
 8005d62:	481d      	ldr	r0, [pc, #116]	; (8005dd8 <my_write_file_json+0x98>)
 8005d64:	f7ff fade 	bl	8005324 <f_open>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	4b1b      	ldr	r3, [pc, #108]	; (8005ddc <my_write_file_json+0x9c>)
 8005d6e:	701a      	strb	r2, [r3, #0]

		if(result == FR_OK)
 8005d70:	4b1a      	ldr	r3, [pc, #104]	; (8005ddc <my_write_file_json+0x9c>)
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d126      	bne.n	8005dc6 <my_write_file_json+0x86>
		{
			SEND_str("f_open -> success\n");
 8005d78:	4819      	ldr	r0, [pc, #100]	; (8005de0 <my_write_file_json+0xa0>)
 8005d7a:	f7fb ff9d 	bl	8001cb8 <SEND_str>

			result = f_write(&MyFile, text, strlen(text), &WriteBytes);
 8005d7e:	6838      	ldr	r0, [r7, #0]
 8005d80:	f7fa f9f0 	bl	8000164 <strlen>
 8005d84:	4602      	mov	r2, r0
 8005d86:	4b17      	ldr	r3, [pc, #92]	; (8005de4 <my_write_file_json+0xa4>)
 8005d88:	6839      	ldr	r1, [r7, #0]
 8005d8a:	4813      	ldr	r0, [pc, #76]	; (8005dd8 <my_write_file_json+0x98>)
 8005d8c:	f7ff fd2a 	bl	80057e4 <f_write>
 8005d90:	4603      	mov	r3, r0
 8005d92:	461a      	mov	r2, r3
 8005d94:	4b11      	ldr	r3, [pc, #68]	; (8005ddc <my_write_file_json+0x9c>)
 8005d96:	701a      	strb	r2, [r3, #0]
			if(result == FR_OK)
 8005d98:	4b10      	ldr	r3, [pc, #64]	; (8005ddc <my_write_file_json+0x9c>)
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d10f      	bne.n	8005dc0 <my_write_file_json+0x80>
			{
				SEND_str("f_write -> success\n");
 8005da0:	4811      	ldr	r0, [pc, #68]	; (8005de8 <my_write_file_json+0xa8>)
 8005da2:	f7fb ff89 	bl	8001cb8 <SEND_str>

				char str1[60];
				sprintf(str1, "write_bytes: %d Byte\n", WriteBytes);
 8005da6:	4b0f      	ldr	r3, [pc, #60]	; (8005de4 <my_write_file_json+0xa4>)
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	f107 030c 	add.w	r3, r7, #12
 8005dae:	490f      	ldr	r1, [pc, #60]	; (8005dec <my_write_file_json+0xac>)
 8005db0:	4618      	mov	r0, r3
 8005db2:	f007 f8fb 	bl	800cfac <siprintf>
				SEND_str(str1);
 8005db6:	f107 030c 	add.w	r3, r7, #12
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7fb ff7c 	bl	8001cb8 <SEND_str>
			}
		    f_close(&MyFile);
 8005dc0:	4805      	ldr	r0, [pc, #20]	; (8005dd8 <my_write_file_json+0x98>)
 8005dc2:	f7ff ff05 	bl	8005bd0 <f_close>
		}
	}
}
 8005dc6:	bf00      	nop
 8005dc8:	3748      	adds	r7, #72	; 0x48
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	20000bdc 	.word	0x20000bdc
 8005dd4:	08010490 	.word	0x08010490
 8005dd8:	20000e18 	.word	0x20000e18
 8005ddc:	20000e14 	.word	0x20000e14
 8005de0:	080104a4 	.word	0x080104a4
 8005de4:	200018b4 	.word	0x200018b4
 8005de8:	080104e0 	.word	0x080104e0
 8005dec:	080104f4 	.word	0x080104f4

08005df0 <Error>:
extern volatile uint16_t Timer1;
sd_info_ptr sdinfo;
char str1[60]={0};
//--------------------------------------------------
static void Error (void)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	af00      	add	r7, sp, #0
	LD_ON;
 8005df4:	2200      	movs	r2, #0
 8005df6:	2101      	movs	r1, #1
 8005df8:	4802      	ldr	r0, [pc, #8]	; (8005e04 <Error+0x14>)
 8005dfa:	f002 ffa8 	bl	8008d4e <HAL_GPIO_WritePin>
}
 8005dfe:	bf00      	nop
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	40010800 	.word	0x40010800

08005e08 <SPIx_WriteRead>:
//-----------------------------------------------
uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af02      	add	r7, sp, #8
 8005e0e:	4603      	mov	r3, r0
 8005e10:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 8005e12:	2300      	movs	r3, #0
 8005e14:	73fb      	strb	r3, [r7, #15]
	if(HAL_SPI_TransmitReceive(&hspi1,(uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, 0x1000) != HAL_OK)
 8005e16:	f107 020f 	add.w	r2, r7, #15
 8005e1a:	1df9      	adds	r1, r7, #7
 8005e1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	2301      	movs	r3, #1
 8005e24:	4806      	ldr	r0, [pc, #24]	; (8005e40 <SPIx_WriteRead+0x38>)
 8005e26:	f004 fdcb 	bl	800a9c0 <HAL_SPI_TransmitReceive>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d001      	beq.n	8005e34 <SPIx_WriteRead+0x2c>
	{
		Error();
 8005e30:	f7ff ffde 	bl	8005df0 <Error>
  	}
  	return receivedbyte;
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	20001050 	.word	0x20001050

08005e44 <SPI_SendByte>:
//-----------------------------------------------
void SPI_SendByte(uint8_t bt)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	71fb      	strb	r3, [r7, #7]
	SPIx_WriteRead(bt);
 8005e4e:	79fb      	ldrb	r3, [r7, #7]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7ff ffd9 	bl	8005e08 <SPIx_WriteRead>
}
 8005e56:	bf00      	nop
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <SPI_ReceiveByte>:
//-----------------------------------------------
uint8_t SPI_ReceiveByte(void)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b082      	sub	sp, #8
 8005e62:	af00      	add	r7, sp, #0
	uint8_t bt = SPIx_WriteRead(0xFF);
 8005e64:	20ff      	movs	r0, #255	; 0xff
 8005e66:	f7ff ffcf 	bl	8005e08 <SPIx_WriteRead>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	71fb      	strb	r3, [r7, #7]
	return bt;
 8005e6e:	79fb      	ldrb	r3, [r7, #7]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3708      	adds	r7, #8
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <SPI_Release>:
//-----------------------------------------------
void SPI_Release(void)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	af00      	add	r7, sp, #0
	SPIx_WriteRead(0xFF);
 8005e7c:	20ff      	movs	r0, #255	; 0xff
 8005e7e:	f7ff ffc3 	bl	8005e08 <SPIx_WriteRead>
}
 8005e82:	bf00      	nop
 8005e84:	bd80      	pop	{r7, pc}
	...

08005e88 <SD_cmd>:
//-----------------------------------------------
static uint8_t SD_cmd (uint8_t cmd, uint32_t arg)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	4603      	mov	r3, r0
 8005e90:	6039      	str	r1, [r7, #0]
 8005e92:	71fb      	strb	r3, [r7, #7]
	uint8_t n, res;
	//ACMD<n> is the command sequense of CMD55-CMD<n>
	if (cmd & 0x80)
 8005e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	da0e      	bge.n	8005eba <SD_cmd+0x32>
	{
		cmd &= 0x7F;
 8005e9c:	79fb      	ldrb	r3, [r7, #7]
 8005e9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ea2:	71fb      	strb	r3, [r7, #7]
		res = SD_cmd(CMD55, 0);
 8005ea4:	2100      	movs	r1, #0
 8005ea6:	2077      	movs	r0, #119	; 0x77
 8005ea8:	f7ff ffee 	bl	8005e88 <SD_cmd>
 8005eac:	4603      	mov	r3, r0
 8005eae:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8005eb0:	7bbb      	ldrb	r3, [r7, #14]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d901      	bls.n	8005eba <SD_cmd+0x32>
 8005eb6:	7bbb      	ldrb	r3, [r7, #14]
 8005eb8:	e049      	b.n	8005f4e <SD_cmd+0xc6>
	}
	//Select the card
	SS_SD_DESELECT();
 8005eba:	2201      	movs	r2, #1
 8005ebc:	2140      	movs	r1, #64	; 0x40
 8005ebe:	4826      	ldr	r0, [pc, #152]	; (8005f58 <SD_cmd+0xd0>)
 8005ec0:	f002 ff45 	bl	8008d4e <HAL_GPIO_WritePin>
	SPI_ReceiveByte();
 8005ec4:	f7ff ffcb 	bl	8005e5e <SPI_ReceiveByte>
	SS_SD_SELECT();
 8005ec8:	2200      	movs	r2, #0
 8005eca:	2140      	movs	r1, #64	; 0x40
 8005ecc:	4822      	ldr	r0, [pc, #136]	; (8005f58 <SD_cmd+0xd0>)
 8005ece:	f002 ff3e 	bl	8008d4e <HAL_GPIO_WritePin>
	SPI_ReceiveByte();
 8005ed2:	f7ff ffc4 	bl	8005e5e <SPI_ReceiveByte>
	//Send a command packet
	SPI_SendByte(cmd); 						//Start + Command index
 8005ed6:	79fb      	ldrb	r3, [r7, #7]
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7ff ffb3 	bl	8005e44 <SPI_SendByte>
	SPI_SendByte((uint8_t)(arg >> 24)); 	//Argument[31..24]
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	0e1b      	lsrs	r3, r3, #24
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7ff ffad 	bl	8005e44 <SPI_SendByte>
	SPI_SendByte((uint8_t)(arg >> 16)); 	//Argument[23..16]
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	0c1b      	lsrs	r3, r3, #16
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f7ff ffa7 	bl	8005e44 <SPI_SendByte>
	SPI_SendByte((uint8_t)(arg >> 8)); 		//Argument[15..8]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	0a1b      	lsrs	r3, r3, #8
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	4618      	mov	r0, r3
 8005efe:	f7ff ffa1 	bl	8005e44 <SPI_SendByte>
	SPI_SendByte((uint8_t)arg); 			//Argument[7..0]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7ff ff9c 	bl	8005e44 <SPI_SendByte>
	n = 0x01; 								//Dummy CRC + Stop
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) {n = 0x95;} 			//Valid CRC for CMD0(0)
 8005f10:	79fb      	ldrb	r3, [r7, #7]
 8005f12:	2b40      	cmp	r3, #64	; 0x40
 8005f14:	d101      	bne.n	8005f1a <SD_cmd+0x92>
 8005f16:	2395      	movs	r3, #149	; 0x95
 8005f18:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) {n = 0x87;} 			//Valid CRC for CMD8(0x1AA)
 8005f1a:	79fb      	ldrb	r3, [r7, #7]
 8005f1c:	2b48      	cmp	r3, #72	; 0x48
 8005f1e:	d101      	bne.n	8005f24 <SD_cmd+0x9c>
 8005f20:	2387      	movs	r3, #135	; 0x87
 8005f22:	73fb      	strb	r3, [r7, #15]
	SPI_SendByte(n);
 8005f24:	7bfb      	ldrb	r3, [r7, #15]
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7ff ff8c 	bl	8005e44 <SPI_SendByte>
	//Receive a command response
	n = 10; //Wait for a valid response in timeout of 10 attempts
 8005f2c:	230a      	movs	r3, #10
 8005f2e:	73fb      	strb	r3, [r7, #15]
	do
	{
		res = SPI_ReceiveByte();
 8005f30:	f7ff ff95 	bl	8005e5e <SPI_ReceiveByte>
 8005f34:	4603      	mov	r3, r0
 8005f36:	73bb      	strb	r3, [r7, #14]
	}
	while ((res & 0x80) && --n);
 8005f38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	da05      	bge.n	8005f4c <SD_cmd+0xc4>
 8005f40:	7bfb      	ldrb	r3, [r7, #15]
 8005f42:	3b01      	subs	r3, #1
 8005f44:	73fb      	strb	r3, [r7, #15]
 8005f46:	7bfb      	ldrb	r3, [r7, #15]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1f1      	bne.n	8005f30 <SD_cmd+0xa8>

	return res;
 8005f4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	40010c00 	.word	0x40010c00

08005f5c <sd_ini>:
	Timer1 = 0;
	while(Timer1 < 2); // 20 ,  ,   
}
//-----------------------------------------------
uint8_t sd_ini(void)
{
 8005f5c:	b590      	push	{r4, r7, lr}
 8005f5e:	b087      	sub	sp, #28
 8005f60:	af02      	add	r7, sp, #8
	uint8_t i, cmd;
	int16_t tmr;
	uint32_t temp;
	LD_OFF;
 8005f62:	2201      	movs	r2, #1
 8005f64:	2101      	movs	r1, #1
 8005f66:	4881      	ldr	r0, [pc, #516]	; (800616c <sd_ini+0x210>)
 8005f68:	f002 fef1 	bl	8008d4e <HAL_GPIO_WritePin>
	sdinfo.type = 0;
 8005f6c:	4b80      	ldr	r3, [pc, #512]	; (8006170 <sd_ini+0x214>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	701a      	strb	r2, [r3, #0]
	uint8_t ocr[4];
	temp = hspi1.Init.BaudRatePrescaler;
 8005f72:	4b80      	ldr	r3, [pc, #512]	; (8006174 <sd_ini+0x218>)
 8005f74:	69db      	ldr	r3, [r3, #28]
 8005f76:	60bb      	str	r3, [r7, #8]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256; //156.25 kbbs
 8005f78:	4b7e      	ldr	r3, [pc, #504]	; (8006174 <sd_ini+0x218>)
 8005f7a:	2238      	movs	r2, #56	; 0x38
 8005f7c:	61da      	str	r2, [r3, #28]
	HAL_SPI_Init(&hspi1);
 8005f7e:	487d      	ldr	r0, [pc, #500]	; (8006174 <sd_ini+0x218>)
 8005f80:	f004 fc9a 	bl	800a8b8 <HAL_SPI_Init>
	SS_SD_DESELECT();
 8005f84:	2201      	movs	r2, #1
 8005f86:	2140      	movs	r1, #64	; 0x40
 8005f88:	487b      	ldr	r0, [pc, #492]	; (8006178 <sd_ini+0x21c>)
 8005f8a:	f002 fee0 	bl	8008d4e <HAL_GPIO_WritePin>
	for(i = 0; i < 10; i++) //80  (  74)   91
 8005f8e:	2300      	movs	r3, #0
 8005f90:	73fb      	strb	r3, [r7, #15]
 8005f92:	e004      	b.n	8005f9e <sd_ini+0x42>
		SPI_Release();
 8005f94:	f7ff ff70 	bl	8005e78 <SPI_Release>
	for(i = 0; i < 10; i++) //80  (  74)   91
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	73fb      	strb	r3, [r7, #15]
 8005f9e:	7bfb      	ldrb	r3, [r7, #15]
 8005fa0:	2b09      	cmp	r3, #9
 8005fa2:	d9f7      	bls.n	8005f94 <sd_ini+0x38>
	hspi1.Init.BaudRatePrescaler = temp;
 8005fa4:	4a73      	ldr	r2, [pc, #460]	; (8006174 <sd_ini+0x218>)
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	61d3      	str	r3, [r2, #28]
	HAL_SPI_Init(&hspi1);
 8005faa:	4872      	ldr	r0, [pc, #456]	; (8006174 <sd_ini+0x218>)
 8005fac:	f004 fc84 	bl	800a8b8 <HAL_SPI_Init>
	SS_SD_SELECT();
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2140      	movs	r1, #64	; 0x40
 8005fb4:	4870      	ldr	r0, [pc, #448]	; (8006178 <sd_ini+0x21c>)
 8005fb6:	f002 feca 	bl	8008d4e <HAL_GPIO_WritePin>
	if(SD_cmd(CMD0, 0) == 1) // Enter Idle state
 8005fba:	2100      	movs	r1, #0
 8005fbc:	2040      	movs	r0, #64	; 0x40
 8005fbe:	f7ff ff63 	bl	8005e88 <SD_cmd>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	f040 80be 	bne.w	8006146 <sd_ini+0x1ea>
	{
		SPI_Release();
 8005fca:	f7ff ff55 	bl	8005e78 <SPI_Release>
		if(SD_cmd(CMD8, 0x1AA) == 1) // SDv2
 8005fce:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005fd2:	2048      	movs	r0, #72	; 0x48
 8005fd4:	f7ff ff58 	bl	8005e88 <SD_cmd>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d17b      	bne.n	80060d6 <sd_ini+0x17a>
		{
			for(i = 0; i < 4; i++) ocr[i] = SPI_ReceiveByte();
 8005fde:	2300      	movs	r3, #0
 8005fe0:	73fb      	strb	r3, [r7, #15]
 8005fe2:	e00c      	b.n	8005ffe <sd_ini+0xa2>
 8005fe4:	7bfc      	ldrb	r4, [r7, #15]
 8005fe6:	f7ff ff3a 	bl	8005e5e <SPI_ReceiveByte>
 8005fea:	4603      	mov	r3, r0
 8005fec:	461a      	mov	r2, r3
 8005fee:	f104 0310 	add.w	r3, r4, #16
 8005ff2:	443b      	add	r3, r7
 8005ff4:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	73fb      	strb	r3, [r7, #15]
 8005ffe:	7bfb      	ldrb	r3, [r7, #15]
 8006000:	2b03      	cmp	r3, #3
 8006002:	d9ef      	bls.n	8005fe4 <sd_ini+0x88>
			sprintf(str1,"OCR: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",ocr[0],ocr[1],ocr[2],ocr[3]);
 8006004:	793b      	ldrb	r3, [r7, #4]
 8006006:	4619      	mov	r1, r3
 8006008:	797b      	ldrb	r3, [r7, #5]
 800600a:	4618      	mov	r0, r3
 800600c:	79bb      	ldrb	r3, [r7, #6]
 800600e:	79fa      	ldrb	r2, [r7, #7]
 8006010:	9201      	str	r2, [sp, #4]
 8006012:	9300      	str	r3, [sp, #0]
 8006014:	4603      	mov	r3, r0
 8006016:	460a      	mov	r2, r1
 8006018:	4958      	ldr	r1, [pc, #352]	; (800617c <sd_ini+0x220>)
 800601a:	4859      	ldr	r0, [pc, #356]	; (8006180 <sd_ini+0x224>)
 800601c:	f006 ffc6 	bl	800cfac <siprintf>
			SEND_str(str1);
 8006020:	4857      	ldr	r0, [pc, #348]	; (8006180 <sd_ini+0x224>)
 8006022:	f7fb fe49 	bl	8001cb8 <SEND_str>
			// Get trailing return value of R7 resp
			if(ocr[2] == 0x01 && ocr[3] == 0xAA) // The card can work at vdd range of 2.7-3.6V
 8006026:	79bb      	ldrb	r3, [r7, #6]
 8006028:	2b01      	cmp	r3, #1
 800602a:	f040 808e 	bne.w	800614a <sd_ini+0x1ee>
 800602e:	79fb      	ldrb	r3, [r7, #7]
 8006030:	2baa      	cmp	r3, #170	; 0xaa
 8006032:	f040 808a 	bne.w	800614a <sd_ini+0x1ee>
			{
				for (tmr = 12000; tmr && SD_cmd(ACMD41, 1UL << 30); tmr--); // Wait for leaving idle state (ACMD41 with HCS bit)
 8006036:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800603a:	81bb      	strh	r3, [r7, #12]
 800603c:	e005      	b.n	800604a <sd_ini+0xee>
 800603e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006042:	b29b      	uxth	r3, r3
 8006044:	3b01      	subs	r3, #1
 8006046:	b29b      	uxth	r3, r3
 8006048:	81bb      	strh	r3, [r7, #12]
 800604a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d007      	beq.n	8006062 <sd_ini+0x106>
 8006052:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006056:	20e9      	movs	r0, #233	; 0xe9
 8006058:	f7ff ff16 	bl	8005e88 <SD_cmd>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1ed      	bne.n	800603e <sd_ini+0xe2>
				if (tmr && SD_cmd(CMD58, 0) == 0) { // Check CCS bit in the OCR
 8006062:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d06f      	beq.n	800614a <sd_ini+0x1ee>
 800606a:	2100      	movs	r1, #0
 800606c:	207a      	movs	r0, #122	; 0x7a
 800606e:	f7ff ff0b 	bl	8005e88 <SD_cmd>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d168      	bne.n	800614a <sd_ini+0x1ee>
				for (i = 0; i < 4; i++) ocr[i] = SPI_ReceiveByte();
 8006078:	2300      	movs	r3, #0
 800607a:	73fb      	strb	r3, [r7, #15]
 800607c:	e00c      	b.n	8006098 <sd_ini+0x13c>
 800607e:	7bfc      	ldrb	r4, [r7, #15]
 8006080:	f7ff feed 	bl	8005e5e <SPI_ReceiveByte>
 8006084:	4603      	mov	r3, r0
 8006086:	461a      	mov	r2, r3
 8006088:	f104 0310 	add.w	r3, r4, #16
 800608c:	443b      	add	r3, r7
 800608e:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8006092:	7bfb      	ldrb	r3, [r7, #15]
 8006094:	3301      	adds	r3, #1
 8006096:	73fb      	strb	r3, [r7, #15]
 8006098:	7bfb      	ldrb	r3, [r7, #15]
 800609a:	2b03      	cmp	r3, #3
 800609c:	d9ef      	bls.n	800607e <sd_ini+0x122>
				sprintf(str1,"OCR: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",ocr[0],ocr[1],ocr[2],ocr[3]);
 800609e:	793b      	ldrb	r3, [r7, #4]
 80060a0:	4619      	mov	r1, r3
 80060a2:	797b      	ldrb	r3, [r7, #5]
 80060a4:	4618      	mov	r0, r3
 80060a6:	79bb      	ldrb	r3, [r7, #6]
 80060a8:	79fa      	ldrb	r2, [r7, #7]
 80060aa:	9201      	str	r2, [sp, #4]
 80060ac:	9300      	str	r3, [sp, #0]
 80060ae:	4603      	mov	r3, r0
 80060b0:	460a      	mov	r2, r1
 80060b2:	4932      	ldr	r1, [pc, #200]	; (800617c <sd_ini+0x220>)
 80060b4:	4832      	ldr	r0, [pc, #200]	; (8006180 <sd_ini+0x224>)
 80060b6:	f006 ff79 	bl	800cfac <siprintf>
				SEND_str(str1);
 80060ba:	4831      	ldr	r0, [pc, #196]	; (8006180 <sd_ini+0x224>)
 80060bc:	f7fb fdfc 	bl	8001cb8 <SEND_str>
				sdinfo.type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; // SDv2 (HC or SC)
 80060c0:	793b      	ldrb	r3, [r7, #4]
 80060c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d001      	beq.n	80060ce <sd_ini+0x172>
 80060ca:	220c      	movs	r2, #12
 80060cc:	e000      	b.n	80060d0 <sd_ini+0x174>
 80060ce:	2204      	movs	r2, #4
 80060d0:	4b27      	ldr	r3, [pc, #156]	; (8006170 <sd_ini+0x214>)
 80060d2:	701a      	strb	r2, [r3, #0]
 80060d4:	e039      	b.n	800614a <sd_ini+0x1ee>
				}
			}
		}
		else //SDv1 or MMCv3
		{
			if (SD_cmd(ACMD41, 0) <= 1)
 80060d6:	2100      	movs	r1, #0
 80060d8:	20e9      	movs	r0, #233	; 0xe9
 80060da:	f7ff fed5 	bl	8005e88 <SD_cmd>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d805      	bhi.n	80060f0 <sd_ini+0x194>
			{
				sdinfo.type = CT_SD1; cmd = ACMD41;		//SDv1
 80060e4:	4b22      	ldr	r3, [pc, #136]	; (8006170 <sd_ini+0x214>)
 80060e6:	2202      	movs	r2, #2
 80060e8:	701a      	strb	r2, [r3, #0]
 80060ea:	23e9      	movs	r3, #233	; 0xe9
 80060ec:	73bb      	strb	r3, [r7, #14]
 80060ee:	e004      	b.n	80060fa <sd_ini+0x19e>
			}
			else
			{
				sdinfo.type = CT_MMC; cmd = CMD1; 		//MMCv3
 80060f0:	4b1f      	ldr	r3, [pc, #124]	; (8006170 <sd_ini+0x214>)
 80060f2:	2201      	movs	r2, #1
 80060f4:	701a      	strb	r2, [r3, #0]
 80060f6:	2341      	movs	r3, #65	; 0x41
 80060f8:	73bb      	strb	r3, [r7, #14]
			}
			for (tmr = 25000; tmr && SD_cmd(cmd, 0); tmr--) ; 	//Wait for leaving idle state
 80060fa:	f246 13a8 	movw	r3, #25000	; 0x61a8
 80060fe:	81bb      	strh	r3, [r7, #12]
 8006100:	e005      	b.n	800610e <sd_ini+0x1b2>
 8006102:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006106:	b29b      	uxth	r3, r3
 8006108:	3b01      	subs	r3, #1
 800610a:	b29b      	uxth	r3, r3
 800610c:	81bb      	strh	r3, [r7, #12]
 800610e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d007      	beq.n	8006126 <sd_ini+0x1ca>
 8006116:	7bbb      	ldrb	r3, [r7, #14]
 8006118:	2100      	movs	r1, #0
 800611a:	4618      	mov	r0, r3
 800611c:	f7ff feb4 	bl	8005e88 <SD_cmd>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1ed      	bne.n	8006102 <sd_ini+0x1a6>
			if (!tmr || SD_cmd(CMD16, 512) != 0) 				//Set R/W block length to 512
 8006126:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d007      	beq.n	800613e <sd_ini+0x1e2>
 800612e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006132:	2050      	movs	r0, #80	; 0x50
 8006134:	f7ff fea8 	bl	8005e88 <SD_cmd>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d005      	beq.n	800614a <sd_ini+0x1ee>
				sdinfo.type = 0;
 800613e:	4b0c      	ldr	r3, [pc, #48]	; (8006170 <sd_ini+0x214>)
 8006140:	2200      	movs	r2, #0
 8006142:	701a      	strb	r2, [r3, #0]
 8006144:	e001      	b.n	800614a <sd_ini+0x1ee>
		}
	}
	else
	{
		return 1;
 8006146:	2301      	movs	r3, #1
 8006148:	e00b      	b.n	8006162 <sd_ini+0x206>
	}
	sprintf(str1,"Type SD: 0x%02X\r\n",sdinfo.type);
 800614a:	4b09      	ldr	r3, [pc, #36]	; (8006170 <sd_ini+0x214>)
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	b2db      	uxtb	r3, r3
 8006150:	461a      	mov	r2, r3
 8006152:	490c      	ldr	r1, [pc, #48]	; (8006184 <sd_ini+0x228>)
 8006154:	480a      	ldr	r0, [pc, #40]	; (8006180 <sd_ini+0x224>)
 8006156:	f006 ff29 	bl	800cfac <siprintf>
	SEND_str(str1);
 800615a:	4809      	ldr	r0, [pc, #36]	; (8006180 <sd_ini+0x224>)
 800615c:	f7fb fdac 	bl	8001cb8 <SEND_str>
	return 0;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	bd90      	pop	{r4, r7, pc}
 800616a:	bf00      	nop
 800616c:	40010800 	.word	0x40010800
 8006170:	200018b8 	.word	0x200018b8
 8006174:	20001050 	.word	0x20001050
 8006178:	40010c00 	.word	0x40010c00
 800617c:	08010528 	.word	0x08010528
 8006180:	200018bc 	.word	0x200018bc
 8006184:	0801054c 	.word	0x0801054c

08006188 <FCLK_SLOW>:
	@param  None
    @retval : None
*/
/**************************************************************************/
static void FCLK_SLOW(void)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
	uint32_t tmp;

	tmp = SPI1->CR1;
 800618e:	4b07      	ldr	r3, [pc, #28]	; (80061ac <FCLK_SLOW+0x24>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	607b      	str	r3, [r7, #4]
	tmp = ( tmp | SPI_BAUDRATEPRESCALER_256 );
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800619a:	607b      	str	r3, [r7, #4]
	SPI1->CR1 = tmp;
 800619c:	4a03      	ldr	r2, [pc, #12]	; (80061ac <FCLK_SLOW+0x24>)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6013      	str	r3, [r2, #0]
}
 80061a2:	bf00      	nop
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bc80      	pop	{r7}
 80061aa:	4770      	bx	lr
 80061ac:	40013000 	.word	0x40013000

080061b0 <FCLK_FAST>:
	@param  None
    @retval : None
*/
/**************************************************************************/
static void FCLK_FAST(void)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
	uint32_t tmp;

	tmp = SPI1->CR1;
 80061b6:	4b08      	ldr	r3, [pc, #32]	; (80061d8 <FCLK_FAST+0x28>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	607b      	str	r3, [r7, #4]
//	tmp = ( tmp & ~SPI_BaudRatePrescaler_256 ) | SPI_BaudRatePrescaler_2;
	tmp = ( tmp & ~SPI_BAUDRATEPRESCALER_256 ) | SPI_BAUDRATEPRESCALER_8;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80061c2:	f043 0310 	orr.w	r3, r3, #16
 80061c6:	607b      	str	r3, [r7, #4]
	SPI1->CR1 = tmp;
 80061c8:	4a03      	ldr	r2, [pc, #12]	; (80061d8 <FCLK_FAST+0x28>)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6013      	str	r3, [r2, #0]
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bc80      	pop	{r7}
 80061d6:	4770      	bx	lr
 80061d8:	40013000 	.word	0x40013000

080061dc <xmit_spi>:
	@param  uint8_t out
    @retval : uint8_t
*/
/**************************************************************************/
static inline uint8_t xmit_spi(uint8_t out)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	4603      	mov	r3, r0
 80061e4:	71fb      	strb	r3, [r7, #7]
/* Loop while DR register in not empty */
	while(!(SPI1->SR & SPI_FLAG_TXE));	//SPI_I2S_FLAG_TXE
 80061e6:	bf00      	nop
 80061e8:	4b0b      	ldr	r3, [pc, #44]	; (8006218 <xmit_spi+0x3c>)
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f003 0302 	and.w	r3, r3, #2
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0f9      	beq.n	80061e8 <xmit_spi+0xc>

/* Send byte through the SPIMMC peripheral */
	SPI1->DR = out;
 80061f4:	4a08      	ldr	r2, [pc, #32]	; (8006218 <xmit_spi+0x3c>)
 80061f6:	79fb      	ldrb	r3, [r7, #7]
 80061f8:	60d3      	str	r3, [r2, #12]
/* Wait to receive a byte */
	while(!(SPI1->SR & SPI_FLAG_RXNE));	//SPI_I2S_FLAG_RXNE
 80061fa:	bf00      	nop
 80061fc:	4b06      	ldr	r3, [pc, #24]	; (8006218 <xmit_spi+0x3c>)
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b00      	cmp	r3, #0
 8006206:	d0f9      	beq.n	80061fc <xmit_spi+0x20>

/* Return the byte read from the SPI bus */
	return (SPI1->DR);
 8006208:	4b03      	ldr	r3, [pc, #12]	; (8006218 <xmit_spi+0x3c>)
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	b2db      	uxtb	r3, r3
}
 800620e:	4618      	mov	r0, r3
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	bc80      	pop	{r7}
 8006216:	4770      	bx	lr
 8006218:	40013000 	.word	0x40013000

0800621c <rcvr_spi>:
	@param  none
    @retval : uint8_t
*/
/**************************************************************************/
static inline uint8_t rcvr_spi(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	af00      	add	r7, sp, #0
	return xmit_spi(0xFF);
 8006220:	20ff      	movs	r0, #255	; 0xff
 8006222:	f7ff ffdb 	bl	80061dc <xmit_spi>
 8006226:	4603      	mov	r3, r0
}
 8006228:	4618      	mov	r0, r3
 800622a:	bd80      	pop	{r7, pc}

0800622c <wait_ready>:
*/
/**************************************************************************/
static int wait_ready (	/* 1:Ready, 0:Timeout */
	unsigned int wt		/* Timeout [ms/10] */
)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
	Timer2 = wt;
 8006234:	4a0a      	ldr	r2, [pc, #40]	; (8006260 <wait_ready+0x34>)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6013      	str	r3, [r2, #0]
	rcvr_spi();
 800623a:	f7ff ffef 	bl	800621c <rcvr_spi>
	do
		if (rcvr_spi() == 0xFF) return 1;
 800623e:	f7ff ffed 	bl	800621c <rcvr_spi>
 8006242:	4603      	mov	r3, r0
 8006244:	2bff      	cmp	r3, #255	; 0xff
 8006246:	d101      	bne.n	800624c <wait_ready+0x20>
 8006248:	2301      	movs	r3, #1
 800624a:	e004      	b.n	8006256 <wait_ready+0x2a>
	while (Timer2);
 800624c:	4b04      	ldr	r3, [pc, #16]	; (8006260 <wait_ready+0x34>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1f4      	bne.n	800623e <wait_ready+0x12>

	return 0;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3708      	adds	r7, #8
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	20001900 	.word	0x20001900

08006264 <deselect>:
	@param  none
    @retval : none
*/
/**************************************************************************/
static inline void deselect(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
	CS_HIGH();
 8006268:	2201      	movs	r2, #1
 800626a:	2110      	movs	r1, #16
 800626c:	4803      	ldr	r0, [pc, #12]	; (800627c <deselect+0x18>)
 800626e:	f002 fd6e 	bl	8008d4e <HAL_GPIO_WritePin>
	rcvr_spi();
 8006272:	f7ff ffd3 	bl	800621c <rcvr_spi>
}
 8006276:	bf00      	nop
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	40010800 	.word	0x40010800

08006280 <selecting>:
	@param  none
    @retval : 1:Successful, 0:Timeout
*/
/**************************************************************************/
static inline int selecting(void)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	af00      	add	r7, sp, #0
	CS_LOW();
 8006284:	2200      	movs	r2, #0
 8006286:	2110      	movs	r1, #16
 8006288:	4807      	ldr	r0, [pc, #28]	; (80062a8 <selecting+0x28>)
 800628a:	f002 fd60 	bl	8008d4e <HAL_GPIO_WritePin>
	if (!wait_ready(50)) {
 800628e:	2032      	movs	r0, #50	; 0x32
 8006290:	f7ff ffcc 	bl	800622c <wait_ready>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d103      	bne.n	80062a2 <selecting+0x22>
		deselect();
 800629a:	f7ff ffe3 	bl	8006264 <deselect>
		return 0;
 800629e:	2300      	movs	r3, #0
 80062a0:	e000      	b.n	80062a4 <selecting+0x24>
	}
	return 1;
 80062a2:	2301      	movs	r3, #1
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	40010800 	.word	0x40010800

080062ac <power_status>:
	@param  none
    @retval : Socket power state: 0=off, 1=on
*/
/**************************************************************************/
static int power_status(void)
{
 80062ac:	b480      	push	{r7}
 80062ae:	af00      	add	r7, sp, #0
	return PowerFlag;
 80062b0:	4b02      	ldr	r3, [pc, #8]	; (80062bc <power_status+0x10>)
 80062b2:	781b      	ldrb	r3, [r3, #0]
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bc80      	pop	{r7}
 80062ba:	4770      	bx	lr
 80062bc:	200018f8 	.word	0x200018f8

080062c0 <power_on>:
	@param  none
    @retval : none
*/
/**************************************************************************/
static void power_on (void)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
	//u8 i;
	uint8_t i;

	CS_HIGH();      // CS = 1
 80062c6:	2201      	movs	r2, #1
 80062c8:	2110      	movs	r1, #16
 80062ca:	480b      	ldr	r0, [pc, #44]	; (80062f8 <power_on+0x38>)
 80062cc:	f002 fd3f 	bl	8008d4e <HAL_GPIO_WritePin>

	for (i = 0; i < 10; i++)
 80062d0:	2300      	movs	r3, #0
 80062d2:	71fb      	strb	r3, [r7, #7]
 80062d4:	e005      	b.n	80062e2 <power_on+0x22>
		xmit_spi(0xFF);
 80062d6:	20ff      	movs	r0, #255	; 0xff
 80062d8:	f7ff ff80 	bl	80061dc <xmit_spi>
	for (i = 0; i < 10; i++)
 80062dc:	79fb      	ldrb	r3, [r7, #7]
 80062de:	3301      	adds	r3, #1
 80062e0:	71fb      	strb	r3, [r7, #7]
 80062e2:	79fb      	ldrb	r3, [r7, #7]
 80062e4:	2b09      	cmp	r3, #9
 80062e6:	d9f6      	bls.n	80062d6 <power_on+0x16>

	PowerFlag = 1;
 80062e8:	4b04      	ldr	r3, [pc, #16]	; (80062fc <power_on+0x3c>)
 80062ea:	2201      	movs	r2, #1
 80062ec:	701a      	strb	r2, [r3, #0]

}
 80062ee:	bf00      	nop
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	40010800 	.word	0x40010800
 80062fc:	200018f8 	.word	0x200018f8

08006300 <power_off>:
	@param  none
    @retval : none
*/
/**************************************************************************/
static void power_off (void)
{
 8006300:	b480      	push	{r7}
 8006302:	af00      	add	r7, sp, #0
    PowerFlag = 0;
 8006304:	4b03      	ldr	r3, [pc, #12]	; (8006314 <power_off+0x14>)
 8006306:	2200      	movs	r2, #0
 8006308:	701a      	strb	r2, [r3, #0]
}
 800630a:	bf00      	nop
 800630c:	46bd      	mov	sp, r7
 800630e:	bc80      	pop	{r7}
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	200018f8 	.word	0x200018f8

08006318 <rcvr_datablock>:
/**************************************************************************/
static int rcvr_datablock (
	uint8_t 		*buff,			/* Data buffer to store received data */
	unsigned int 	 btr			/* Byte count (must be multiple of 4) */
)
{
 8006318:	b590      	push	{r4, r7, lr}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
	uint8_t token;


	Timer1 = 20;
 8006322:	4b21      	ldr	r3, [pc, #132]	; (80063a8 <rcvr_datablock+0x90>)
 8006324:	2214      	movs	r2, #20
 8006326:	601a      	str	r2, [r3, #0]
	do {							/* Wait for data packet in timeout of 200ms */
		token = rcvr_spi();
 8006328:	f7ff ff78 	bl	800621c <rcvr_spi>
 800632c:	4603      	mov	r3, r0
 800632e:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 8006330:	7bfb      	ldrb	r3, [r7, #15]
 8006332:	2bff      	cmp	r3, #255	; 0xff
 8006334:	d103      	bne.n	800633e <rcvr_datablock+0x26>
 8006336:	4b1c      	ldr	r3, [pc, #112]	; (80063a8 <rcvr_datablock+0x90>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1f4      	bne.n	8006328 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* If not valid data token, retutn with error */
 800633e:	7bfb      	ldrb	r3, [r7, #15]
 8006340:	2bfe      	cmp	r3, #254	; 0xfe
 8006342:	d001      	beq.n	8006348 <rcvr_datablock+0x30>
 8006344:	2300      	movs	r3, #0
 8006346:	e02a      	b.n	800639e <rcvr_datablock+0x86>


	do {							/* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 8006348:	687c      	ldr	r4, [r7, #4]
 800634a:	1c63      	adds	r3, r4, #1
 800634c:	607b      	str	r3, [r7, #4]
 800634e:	20ff      	movs	r0, #255	; 0xff
 8006350:	f7ff ff44 	bl	80061dc <xmit_spi>
 8006354:	4603      	mov	r3, r0
 8006356:	7023      	strb	r3, [r4, #0]
		rcvr_spi_m(buff++);
 8006358:	687c      	ldr	r4, [r7, #4]
 800635a:	1c63      	adds	r3, r4, #1
 800635c:	607b      	str	r3, [r7, #4]
 800635e:	20ff      	movs	r0, #255	; 0xff
 8006360:	f7ff ff3c 	bl	80061dc <xmit_spi>
 8006364:	4603      	mov	r3, r0
 8006366:	7023      	strb	r3, [r4, #0]
		rcvr_spi_m(buff++);
 8006368:	687c      	ldr	r4, [r7, #4]
 800636a:	1c63      	adds	r3, r4, #1
 800636c:	607b      	str	r3, [r7, #4]
 800636e:	20ff      	movs	r0, #255	; 0xff
 8006370:	f7ff ff34 	bl	80061dc <xmit_spi>
 8006374:	4603      	mov	r3, r0
 8006376:	7023      	strb	r3, [r4, #0]
		rcvr_spi_m(buff++);
 8006378:	687c      	ldr	r4, [r7, #4]
 800637a:	1c63      	adds	r3, r4, #1
 800637c:	607b      	str	r3, [r7, #4]
 800637e:	20ff      	movs	r0, #255	; 0xff
 8006380:	f7ff ff2c 	bl	80061dc <xmit_spi>
 8006384:	4603      	mov	r3, r0
 8006386:	7023      	strb	r3, [r4, #0]
	} while (btr -= 4);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	3b04      	subs	r3, #4
 800638c:	603b      	str	r3, [r7, #0]
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d1d9      	bne.n	8006348 <rcvr_datablock+0x30>
	rcvr_spi();						/* Discard CRC */
 8006394:	f7ff ff42 	bl	800621c <rcvr_spi>
	rcvr_spi();
 8006398:	f7ff ff40 	bl	800621c <rcvr_spi>

	return 1;						/* Return with success */
 800639c:	2301      	movs	r3, #1
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3714      	adds	r7, #20
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd90      	pop	{r4, r7, pc}
 80063a6:	bf00      	nop
 80063a8:	200018fc 	.word	0x200018fc

080063ac <xmit_datablock>:
#if _READONLY == 0
static int xmit_datablock (
	const uint8_t *buff,	/* 512 byte data block to be transmitted */
	uint8_t       token		/* Data/Stop token */
)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	460b      	mov	r3, r1
 80063b6:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t wc;

	if (!wait_ready(50)) return 0;
 80063b8:	2032      	movs	r0, #50	; 0x32
 80063ba:	f7ff ff37 	bl	800622c <wait_ready>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d101      	bne.n	80063c8 <xmit_datablock+0x1c>
 80063c4:	2300      	movs	r3, #0
 80063c6:	e02e      	b.n	8006426 <xmit_datablock+0x7a>

	xmit_spi(token);					/* Xmit data token */
 80063c8:	78fb      	ldrb	r3, [r7, #3]
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7ff ff06 	bl	80061dc <xmit_spi>
	if (token != 0xFD) {				/* Is data token */
 80063d0:	78fb      	ldrb	r3, [r7, #3]
 80063d2:	2bfd      	cmp	r3, #253	; 0xfd
 80063d4:	d026      	beq.n	8006424 <xmit_datablock+0x78>
		wc = 0;
 80063d6:	2300      	movs	r3, #0
 80063d8:	73fb      	strb	r3, [r7, #15]
		do {							/* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	1c5a      	adds	r2, r3, #1
 80063de:	607a      	str	r2, [r7, #4]
 80063e0:	781b      	ldrb	r3, [r3, #0]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7ff fefa 	bl	80061dc <xmit_spi>
			xmit_spi(*buff++);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	1c5a      	adds	r2, r3, #1
 80063ec:	607a      	str	r2, [r7, #4]
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7ff fef3 	bl	80061dc <xmit_spi>
		} while (--wc);
 80063f6:	7bfb      	ldrb	r3, [r7, #15]
 80063f8:	3b01      	subs	r3, #1
 80063fa:	73fb      	strb	r3, [r7, #15]
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1eb      	bne.n	80063da <xmit_datablock+0x2e>
		xmit_spi(0xFF);					/* CRC (Dummy) */
 8006402:	20ff      	movs	r0, #255	; 0xff
 8006404:	f7ff feea 	bl	80061dc <xmit_spi>
		xmit_spi(0xFF);
 8006408:	20ff      	movs	r0, #255	; 0xff
 800640a:	f7ff fee7 	bl	80061dc <xmit_spi>
		resp = rcvr_spi();				/* Reveive data response */
 800640e:	f7ff ff05 	bl	800621c <rcvr_spi>
 8006412:	4603      	mov	r3, r0
 8006414:	73bb      	strb	r3, [r7, #14]
		if ((resp & 0x1F) != 0x05)		/* If not accepted, return with error */
 8006416:	7bbb      	ldrb	r3, [r7, #14]
 8006418:	f003 031f 	and.w	r3, r3, #31
 800641c:	2b05      	cmp	r3, #5
 800641e:	d001      	beq.n	8006424 <xmit_datablock+0x78>
			return 0;
 8006420:	2300      	movs	r3, #0
 8006422:	e000      	b.n	8006426 <xmit_datablock+0x7a>
	}

	return 1;
 8006424:	2301      	movs	r3, #1
}
 8006426:	4618      	mov	r0, r3
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}

0800642e <send_cmd>:
/**************************************************************************/
static uint8_t send_cmd (		/* Returns R1 resp (bit7==1:Send failed) */
	uint8_t  cmd,				/* Command index */
	uint32_t arg				/* Argument */
)
{
 800642e:	b580      	push	{r7, lr}
 8006430:	b084      	sub	sp, #16
 8006432:	af00      	add	r7, sp, #0
 8006434:	4603      	mov	r3, r0
 8006436:	6039      	str	r1, [r7, #0]
 8006438:	71fb      	strb	r3, [r7, #7]
	uint8_t n, res;


	if (cmd & 0x80) {	/* ACMD<n> is the command sequense of CMD55-CMD<n> */
 800643a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800643e:	2b00      	cmp	r3, #0
 8006440:	da0e      	bge.n	8006460 <send_cmd+0x32>
		cmd &= 0x7F;
 8006442:	79fb      	ldrb	r3, [r7, #7]
 8006444:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006448:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800644a:	2100      	movs	r1, #0
 800644c:	2037      	movs	r0, #55	; 0x37
 800644e:	f7ff ffee 	bl	800642e <send_cmd>
 8006452:	4603      	mov	r3, r0
 8006454:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006456:	7bbb      	ldrb	r3, [r7, #14]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d901      	bls.n	8006460 <send_cmd+0x32>
 800645c:	7bbb      	ldrb	r3, [r7, #14]
 800645e:	e04c      	b.n	80064fa <send_cmd+0xcc>
	}

	/* Select the card and wait for ready */
	deselect();
 8006460:	f7ff ff00 	bl	8006264 <deselect>
	if (!selecting()) return 0xFF;
 8006464:	f7ff ff0c 	bl	8006280 <selecting>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d101      	bne.n	8006472 <send_cmd+0x44>
 800646e:	23ff      	movs	r3, #255	; 0xff
 8006470:	e043      	b.n	80064fa <send_cmd+0xcc>

	/* Send command packet */
	xmit_spi(0x40 | cmd);				/* Start + Command index */
 8006472:	79fb      	ldrb	r3, [r7, #7]
 8006474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006478:	b2db      	uxtb	r3, r3
 800647a:	4618      	mov	r0, r3
 800647c:	f7ff feae 	bl	80061dc <xmit_spi>
	xmit_spi((uint8_t)(arg >> 24));		/* Argument[31..24] */
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	0e1b      	lsrs	r3, r3, #24
 8006484:	b2db      	uxtb	r3, r3
 8006486:	4618      	mov	r0, r3
 8006488:	f7ff fea8 	bl	80061dc <xmit_spi>
	xmit_spi((uint8_t)(arg >> 16));		/* Argument[23..16] */
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	0c1b      	lsrs	r3, r3, #16
 8006490:	b2db      	uxtb	r3, r3
 8006492:	4618      	mov	r0, r3
 8006494:	f7ff fea2 	bl	80061dc <xmit_spi>
	xmit_spi((uint8_t)(arg >> 8));		/* Argument[15..8] */
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	0a1b      	lsrs	r3, r3, #8
 800649c:	b2db      	uxtb	r3, r3
 800649e:	4618      	mov	r0, r3
 80064a0:	f7ff fe9c 	bl	80061dc <xmit_spi>
	xmit_spi((uint8_t)arg);				/* Argument[7..0] */
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7ff fe97 	bl	80061dc <xmit_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80064ae:	2301      	movs	r3, #1
 80064b0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80064b2:	79fb      	ldrb	r3, [r7, #7]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d101      	bne.n	80064bc <send_cmd+0x8e>
 80064b8:	2395      	movs	r3, #149	; 0x95
 80064ba:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80064bc:	79fb      	ldrb	r3, [r7, #7]
 80064be:	2b08      	cmp	r3, #8
 80064c0:	d101      	bne.n	80064c6 <send_cmd+0x98>
 80064c2:	2387      	movs	r3, #135	; 0x87
 80064c4:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff fe87 	bl	80061dc <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12) rcvr_spi();		/* Skip a stuff byte when stop reading */
 80064ce:	79fb      	ldrb	r3, [r7, #7]
 80064d0:	2b0c      	cmp	r3, #12
 80064d2:	d101      	bne.n	80064d8 <send_cmd+0xaa>
 80064d4:	f7ff fea2 	bl	800621c <rcvr_spi>
	n = 10;								/* Wait for a valid response in timeout of 10 attempts */
 80064d8:	230a      	movs	r3, #10
 80064da:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 80064dc:	f7ff fe9e 	bl	800621c <rcvr_spi>
 80064e0:	4603      	mov	r3, r0
 80064e2:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 80064e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	da05      	bge.n	80064f8 <send_cmd+0xca>
 80064ec:	7bfb      	ldrb	r3, [r7, #15]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	73fb      	strb	r3, [r7, #15]
 80064f2:	7bfb      	ldrb	r3, [r7, #15]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1f1      	bne.n	80064dc <send_cmd+0xae>

	return res;			/* Return with the response value */
 80064f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
	...

08006504 <disk_initialize>:
*/
/**************************************************************************/
DSTATUS disk_initialize (
	uint8_t drv		/* Physical drive number (0) */
)
{
 8006504:	b590      	push	{r4, r7, lr}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	4603      	mov	r3, r0
 800650c:	71fb      	strb	r3, [r7, #7]
	uint8_t n, cmd, ty, ocr[4];


	if (drv) return STA_NOINIT;			/* Supports only single drive */
 800650e:	79fb      	ldrb	r3, [r7, #7]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d001      	beq.n	8006518 <disk_initialize+0x14>
 8006514:	2301      	movs	r3, #1
 8006516:	e0c9      	b.n	80066ac <disk_initialize+0x1a8>
	if (Stat & STA_NODISK) return Stat;	/* No card in the socket */
 8006518:	4b66      	ldr	r3, [pc, #408]	; (80066b4 <disk_initialize+0x1b0>)
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	b2db      	uxtb	r3, r3
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <disk_initialize+0x2a>
 8006526:	4b63      	ldr	r3, [pc, #396]	; (80066b4 <disk_initialize+0x1b0>)
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	b2db      	uxtb	r3, r3
 800652c:	e0be      	b.n	80066ac <disk_initialize+0x1a8>

//	spi_init();
	CS_HIGH();
 800652e:	2201      	movs	r2, #1
 8006530:	2110      	movs	r1, #16
 8006532:	4861      	ldr	r0, [pc, #388]	; (80066b8 <disk_initialize+0x1b4>)
 8006534:	f002 fc0b 	bl	8008d4e <HAL_GPIO_WritePin>
	power_on();							/* Force socket power on */
 8006538:	f7ff fec2 	bl	80062c0 <power_on>
	FCLK_SLOW();
 800653c:	f7ff fe24 	bl	8006188 <FCLK_SLOW>
	CS_LOW();
 8006540:	2200      	movs	r2, #0
 8006542:	2110      	movs	r1, #16
 8006544:	485c      	ldr	r0, [pc, #368]	; (80066b8 <disk_initialize+0x1b4>)
 8006546:	f002 fc02 	bl	8008d4e <HAL_GPIO_WritePin>
	for (n = 10; n; n--) rcvr_spi();	/* 80 dummy clocks */
 800654a:	230a      	movs	r3, #10
 800654c:	73fb      	strb	r3, [r7, #15]
 800654e:	e004      	b.n	800655a <disk_initialize+0x56>
 8006550:	f7ff fe64 	bl	800621c <rcvr_spi>
 8006554:	7bfb      	ldrb	r3, [r7, #15]
 8006556:	3b01      	subs	r3, #1
 8006558:	73fb      	strb	r3, [r7, #15]
 800655a:	7bfb      	ldrb	r3, [r7, #15]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1f7      	bne.n	8006550 <disk_initialize+0x4c>

	ty = 0;
 8006560:	2300      	movs	r3, #0
 8006562:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Enter Idle state */
 8006564:	2100      	movs	r1, #0
 8006566:	2000      	movs	r0, #0
 8006568:	f7ff ff61 	bl	800642e <send_cmd>
 800656c:	4603      	mov	r3, r0
 800656e:	2b01      	cmp	r3, #1
 8006570:	f040 8084 	bne.w	800667c <disk_initialize+0x178>
		Timer1 = 100;						/* Initialization timeout of 1000 msec */
 8006574:	4b51      	ldr	r3, [pc, #324]	; (80066bc <disk_initialize+0x1b8>)
 8006576:	2264      	movs	r2, #100	; 0x64
 8006578:	601a      	str	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800657a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800657e:	2008      	movs	r0, #8
 8006580:	f7ff ff55 	bl	800642e <send_cmd>
 8006584:	4603      	mov	r3, r0
 8006586:	2b01      	cmp	r3, #1
 8006588:	d14d      	bne.n	8006626 <disk_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = rcvr_spi();		/* Get trailing return value of R7 resp */
 800658a:	2300      	movs	r3, #0
 800658c:	73fb      	strb	r3, [r7, #15]
 800658e:	e00c      	b.n	80065aa <disk_initialize+0xa6>
 8006590:	7bfc      	ldrb	r4, [r7, #15]
 8006592:	f7ff fe43 	bl	800621c <rcvr_spi>
 8006596:	4603      	mov	r3, r0
 8006598:	461a      	mov	r2, r3
 800659a:	f104 0310 	add.w	r3, r4, #16
 800659e:	443b      	add	r3, r7
 80065a0:	f803 2c08 	strb.w	r2, [r3, #-8]
 80065a4:	7bfb      	ldrb	r3, [r7, #15]
 80065a6:	3301      	adds	r3, #1
 80065a8:	73fb      	strb	r3, [r7, #15]
 80065aa:	7bfb      	ldrb	r3, [r7, #15]
 80065ac:	2b03      	cmp	r3, #3
 80065ae:	d9ef      	bls.n	8006590 <disk_initialize+0x8c>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* The card can work at vdd range of 2.7-3.6V */
 80065b0:	7abb      	ldrb	r3, [r7, #10]
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d162      	bne.n	800667c <disk_initialize+0x178>
 80065b6:	7afb      	ldrb	r3, [r7, #11]
 80065b8:	2baa      	cmp	r3, #170	; 0xaa
 80065ba:	d15f      	bne.n	800667c <disk_initialize+0x178>
				while (Timer1 && send_cmd(ACMD41, 1UL << 30));	/* Wait for leaving idle state (ACMD41 with HCS bit) */
 80065bc:	bf00      	nop
 80065be:	4b3f      	ldr	r3, [pc, #252]	; (80066bc <disk_initialize+0x1b8>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d007      	beq.n	80065d6 <disk_initialize+0xd2>
 80065c6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80065ca:	20a9      	movs	r0, #169	; 0xa9
 80065cc:	f7ff ff2f 	bl	800642e <send_cmd>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1f3      	bne.n	80065be <disk_initialize+0xba>
				if (Timer1 && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80065d6:	4b39      	ldr	r3, [pc, #228]	; (80066bc <disk_initialize+0x1b8>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d04e      	beq.n	800667c <disk_initialize+0x178>
 80065de:	2100      	movs	r1, #0
 80065e0:	203a      	movs	r0, #58	; 0x3a
 80065e2:	f7ff ff24 	bl	800642e <send_cmd>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d147      	bne.n	800667c <disk_initialize+0x178>
					for (n = 0; n < 4; n++) ocr[n] = rcvr_spi();
 80065ec:	2300      	movs	r3, #0
 80065ee:	73fb      	strb	r3, [r7, #15]
 80065f0:	e00c      	b.n	800660c <disk_initialize+0x108>
 80065f2:	7bfc      	ldrb	r4, [r7, #15]
 80065f4:	f7ff fe12 	bl	800621c <rcvr_spi>
 80065f8:	4603      	mov	r3, r0
 80065fa:	461a      	mov	r2, r3
 80065fc:	f104 0310 	add.w	r3, r4, #16
 8006600:	443b      	add	r3, r7
 8006602:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006606:	7bfb      	ldrb	r3, [r7, #15]
 8006608:	3301      	adds	r3, #1
 800660a:	73fb      	strb	r3, [r7, #15]
 800660c:	7bfb      	ldrb	r3, [r7, #15]
 800660e:	2b03      	cmp	r3, #3
 8006610:	d9ef      	bls.n	80065f2 <disk_initialize+0xee>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* SDv2 */
 8006612:	7a3b      	ldrb	r3, [r7, #8]
 8006614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <disk_initialize+0x11c>
 800661c:	230c      	movs	r3, #12
 800661e:	e000      	b.n	8006622 <disk_initialize+0x11e>
 8006620:	2304      	movs	r3, #4
 8006622:	737b      	strb	r3, [r7, #13]
 8006624:	e02a      	b.n	800667c <disk_initialize+0x178>
				}
			}
		} else {							/* SDv1 or MMCv3 */
			if (send_cmd(ACMD41, 0) <= 1) 	{
 8006626:	2100      	movs	r1, #0
 8006628:	20a9      	movs	r0, #169	; 0xa9
 800662a:	f7ff ff00 	bl	800642e <send_cmd>
 800662e:	4603      	mov	r3, r0
 8006630:	2b01      	cmp	r3, #1
 8006632:	d804      	bhi.n	800663e <disk_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 */
 8006634:	2302      	movs	r3, #2
 8006636:	737b      	strb	r3, [r7, #13]
 8006638:	23a9      	movs	r3, #169	; 0xa9
 800663a:	73bb      	strb	r3, [r7, #14]
 800663c:	e003      	b.n	8006646 <disk_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 */
 800663e:	2301      	movs	r3, #1
 8006640:	737b      	strb	r3, [r7, #13]
 8006642:	2301      	movs	r3, #1
 8006644:	73bb      	strb	r3, [r7, #14]
			}
			while (Timer1 && send_cmd(cmd, 0));			/* Wait for leaving idle state */
 8006646:	bf00      	nop
 8006648:	4b1c      	ldr	r3, [pc, #112]	; (80066bc <disk_initialize+0x1b8>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d007      	beq.n	8006660 <disk_initialize+0x15c>
 8006650:	7bbb      	ldrb	r3, [r7, #14]
 8006652:	2100      	movs	r1, #0
 8006654:	4618      	mov	r0, r3
 8006656:	f7ff feea 	bl	800642e <send_cmd>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1f3      	bne.n	8006648 <disk_initialize+0x144>
			if (!Timer1 || send_cmd(CMD16, 512) != 0)	/* Set R/W block length to 512 */
 8006660:	4b16      	ldr	r3, [pc, #88]	; (80066bc <disk_initialize+0x1b8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d007      	beq.n	8006678 <disk_initialize+0x174>
 8006668:	f44f 7100 	mov.w	r1, #512	; 0x200
 800666c:	2010      	movs	r0, #16
 800666e:	f7ff fede 	bl	800642e <send_cmd>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <disk_initialize+0x178>
				ty = 0;
 8006678:	2300      	movs	r3, #0
 800667a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;
 800667c:	4a10      	ldr	r2, [pc, #64]	; (80066c0 <disk_initialize+0x1bc>)
 800667e:	7b7b      	ldrb	r3, [r7, #13]
 8006680:	7013      	strb	r3, [r2, #0]
	deselect();
 8006682:	f7ff fdef 	bl	8006264 <deselect>

	if (ty) {						/* Initialization succeded */
 8006686:	7b7b      	ldrb	r3, [r7, #13]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00a      	beq.n	80066a2 <disk_initialize+0x19e>
		Stat &= ~STA_NOINIT;		/* Clear STA_NOINIT */
 800668c:	4b09      	ldr	r3, [pc, #36]	; (80066b4 <disk_initialize+0x1b0>)
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	b2db      	uxtb	r3, r3
 8006692:	f023 0301 	bic.w	r3, r3, #1
 8006696:	b2da      	uxtb	r2, r3
 8006698:	4b06      	ldr	r3, [pc, #24]	; (80066b4 <disk_initialize+0x1b0>)
 800669a:	701a      	strb	r2, [r3, #0]

		FCLK_FAST();
 800669c:	f7ff fd88 	bl	80061b0 <FCLK_FAST>
 80066a0:	e001      	b.n	80066a6 <disk_initialize+0x1a2>

	} else {						/* Initialization failed */
		power_off();
 80066a2:	f7ff fe2d 	bl	8006300 <power_off>
	}

	return Stat;
 80066a6:	4b03      	ldr	r3, [pc, #12]	; (80066b4 <disk_initialize+0x1b0>)
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	b2db      	uxtb	r3, r3
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd90      	pop	{r4, r7, pc}
 80066b4:	20000010 	.word	0x20000010
 80066b8:	40010800 	.word	0x40010800
 80066bc:	200018fc 	.word	0x200018fc
 80066c0:	20001904 	.word	0x20001904

080066c4 <disk_status>:
*/
/**************************************************************************/
DSTATUS disk_status (
	uint8_t drv		/* Physical drive number (0) */
)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	4603      	mov	r3, r0
 80066cc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only single drive */
 80066ce:	79fb      	ldrb	r3, [r7, #7]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d001      	beq.n	80066d8 <disk_status+0x14>
 80066d4:	2301      	movs	r3, #1
 80066d6:	e002      	b.n	80066de <disk_status+0x1a>
	return Stat;
 80066d8:	4b03      	ldr	r3, [pc, #12]	; (80066e8 <disk_status+0x24>)
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	b2db      	uxtb	r3, r3
}
 80066de:	4618      	mov	r0, r3
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bc80      	pop	{r7}
 80066e6:	4770      	bx	lr
 80066e8:	20000010 	.word	0x20000010

080066ec <disk_read>:
	uint8_t drv,			/* Physical drive number (0) */
	uint8_t *buff,			/* Pointer to the data buffer to store read data */
	uint32_t sector,		/* Start sector number (LBA) */
	uint8_t count			/* Sector count (1..255) */
)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60b9      	str	r1, [r7, #8]
 80066f4:	607a      	str	r2, [r7, #4]
 80066f6:	461a      	mov	r2, r3
 80066f8:	4603      	mov	r3, r0
 80066fa:	73fb      	strb	r3, [r7, #15]
 80066fc:	4613      	mov	r3, r2
 80066fe:	73bb      	strb	r3, [r7, #14]
	if (drv || !count) return RES_PARERR;
 8006700:	7bfb      	ldrb	r3, [r7, #15]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d102      	bne.n	800670c <disk_read+0x20>
 8006706:	7bbb      	ldrb	r3, [r7, #14]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d101      	bne.n	8006710 <disk_read+0x24>
 800670c:	2304      	movs	r3, #4
 800670e:	e04d      	b.n	80067ac <disk_read+0xc0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006710:	4b28      	ldr	r3, [pc, #160]	; (80067b4 <disk_read+0xc8>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	b2db      	uxtb	r3, r3
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	2b00      	cmp	r3, #0
 800671c:	d001      	beq.n	8006722 <disk_read+0x36>
 800671e:	2303      	movs	r3, #3
 8006720:	e044      	b.n	80067ac <disk_read+0xc0>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* Convert to byte address if needed */
 8006722:	4b25      	ldr	r3, [pc, #148]	; (80067b8 <disk_read+0xcc>)
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	f003 0308 	and.w	r3, r3, #8
 800672a:	2b00      	cmp	r3, #0
 800672c:	d102      	bne.n	8006734 <disk_read+0x48>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	025b      	lsls	r3, r3, #9
 8006732:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single block read */
 8006734:	7bbb      	ldrb	r3, [r7, #14]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d111      	bne.n	800675e <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800673a:	6879      	ldr	r1, [r7, #4]
 800673c:	2011      	movs	r0, #17
 800673e:	f7ff fe76 	bl	800642e <send_cmd>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d129      	bne.n	800679c <disk_read+0xb0>
			&& rcvr_datablock(buff, 512))
 8006748:	f44f 7100 	mov.w	r1, #512	; 0x200
 800674c:	68b8      	ldr	r0, [r7, #8]
 800674e:	f7ff fde3 	bl	8006318 <rcvr_datablock>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d021      	beq.n	800679c <disk_read+0xb0>
			count = 0;
 8006758:	2300      	movs	r3, #0
 800675a:	73bb      	strb	r3, [r7, #14]
 800675c:	e01e      	b.n	800679c <disk_read+0xb0>
	}
	else {				/* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800675e:	6879      	ldr	r1, [r7, #4]
 8006760:	2012      	movs	r0, #18
 8006762:	f7ff fe64 	bl	800642e <send_cmd>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d117      	bne.n	800679c <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800676c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006770:	68b8      	ldr	r0, [r7, #8]
 8006772:	f7ff fdd1 	bl	8006318 <rcvr_datablock>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00a      	beq.n	8006792 <disk_read+0xa6>
				buff += 512;
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006782:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006784:	7bbb      	ldrb	r3, [r7, #14]
 8006786:	3b01      	subs	r3, #1
 8006788:	73bb      	strb	r3, [r7, #14]
 800678a:	7bbb      	ldrb	r3, [r7, #14]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1ed      	bne.n	800676c <disk_read+0x80>
 8006790:	e000      	b.n	8006794 <disk_read+0xa8>
				if (!rcvr_datablock(buff, 512)) break;
 8006792:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006794:	2100      	movs	r1, #0
 8006796:	200c      	movs	r0, #12
 8006798:	f7ff fe49 	bl	800642e <send_cmd>
		}
	}
	deselect();
 800679c:	f7ff fd62 	bl	8006264 <deselect>

	return count ? RES_ERROR : RES_OK;
 80067a0:	7bbb      	ldrb	r3, [r7, #14]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	bf14      	ite	ne
 80067a6:	2301      	movne	r3, #1
 80067a8:	2300      	moveq	r3, #0
 80067aa:	b2db      	uxtb	r3, r3
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3710      	adds	r7, #16
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	20000010 	.word	0x20000010
 80067b8:	20001904 	.word	0x20001904

080067bc <disk_write>:
	uint8_t  drv,			/* Physical drive number (0) */
	const    uint8_t *buff,	/* Pointer to the data to be written */
	uint32_t sector,		/* Start sector number (LBA) */
	uint8_t  count			/* Sector count (1..255) */
)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	60b9      	str	r1, [r7, #8]
 80067c4:	607a      	str	r2, [r7, #4]
 80067c6:	461a      	mov	r2, r3
 80067c8:	4603      	mov	r3, r0
 80067ca:	73fb      	strb	r3, [r7, #15]
 80067cc:	4613      	mov	r3, r2
 80067ce:	73bb      	strb	r3, [r7, #14]
	if (drv || !count) return RES_PARERR;
 80067d0:	7bfb      	ldrb	r3, [r7, #15]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d102      	bne.n	80067dc <disk_write+0x20>
 80067d6:	7bbb      	ldrb	r3, [r7, #14]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d101      	bne.n	80067e0 <disk_write+0x24>
 80067dc:	2304      	movs	r3, #4
 80067de:	e064      	b.n	80068aa <disk_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80067e0:	4b34      	ldr	r3, [pc, #208]	; (80068b4 <disk_write+0xf8>)
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d001      	beq.n	80067f2 <disk_write+0x36>
 80067ee:	2303      	movs	r3, #3
 80067f0:	e05b      	b.n	80068aa <disk_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80067f2:	4b30      	ldr	r3, [pc, #192]	; (80068b4 <disk_write+0xf8>)
 80067f4:	781b      	ldrb	r3, [r3, #0]
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	f003 0304 	and.w	r3, r3, #4
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d001      	beq.n	8006804 <disk_write+0x48>
 8006800:	2302      	movs	r3, #2
 8006802:	e052      	b.n	80068aa <disk_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* Convert to byte address if needed */
 8006804:	4b2c      	ldr	r3, [pc, #176]	; (80068b8 <disk_write+0xfc>)
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b00      	cmp	r3, #0
 800680e:	d102      	bne.n	8006816 <disk_write+0x5a>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	025b      	lsls	r3, r3, #9
 8006814:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single block write */
 8006816:	7bbb      	ldrb	r3, [r7, #14]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d110      	bne.n	800683e <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800681c:	6879      	ldr	r1, [r7, #4]
 800681e:	2018      	movs	r0, #24
 8006820:	f7ff fe05 	bl	800642e <send_cmd>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d137      	bne.n	800689a <disk_write+0xde>
			&& xmit_datablock(buff, 0xFE))
 800682a:	21fe      	movs	r1, #254	; 0xfe
 800682c:	68b8      	ldr	r0, [r7, #8]
 800682e:	f7ff fdbd 	bl	80063ac <xmit_datablock>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d030      	beq.n	800689a <disk_write+0xde>
			count = 0;
 8006838:	2300      	movs	r3, #0
 800683a:	73bb      	strb	r3, [r7, #14]
 800683c:	e02d      	b.n	800689a <disk_write+0xde>
	}
	else {				/* Multiple block write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);
 800683e:	4b1e      	ldr	r3, [pc, #120]	; (80068b8 <disk_write+0xfc>)
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	f003 0306 	and.w	r3, r3, #6
 8006846:	2b00      	cmp	r3, #0
 8006848:	d004      	beq.n	8006854 <disk_write+0x98>
 800684a:	7bbb      	ldrb	r3, [r7, #14]
 800684c:	4619      	mov	r1, r3
 800684e:	2097      	movs	r0, #151	; 0x97
 8006850:	f7ff fded 	bl	800642e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006854:	6879      	ldr	r1, [r7, #4]
 8006856:	2019      	movs	r0, #25
 8006858:	f7ff fde9 	bl	800642e <send_cmd>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d11b      	bne.n	800689a <disk_write+0xde>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006862:	21fc      	movs	r1, #252	; 0xfc
 8006864:	68b8      	ldr	r0, [r7, #8]
 8006866:	f7ff fda1 	bl	80063ac <xmit_datablock>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00a      	beq.n	8006886 <disk_write+0xca>
				buff += 512;
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006876:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006878:	7bbb      	ldrb	r3, [r7, #14]
 800687a:	3b01      	subs	r3, #1
 800687c:	73bb      	strb	r3, [r7, #14]
 800687e:	7bbb      	ldrb	r3, [r7, #14]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1ee      	bne.n	8006862 <disk_write+0xa6>
 8006884:	e000      	b.n	8006888 <disk_write+0xcc>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006886:	bf00      	nop
			if (!xmit_datablock(0, 0xFD))	/* STOP_TRAN token */
 8006888:	21fd      	movs	r1, #253	; 0xfd
 800688a:	2000      	movs	r0, #0
 800688c:	f7ff fd8e 	bl	80063ac <xmit_datablock>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d101      	bne.n	800689a <disk_write+0xde>
				count = 1;
 8006896:	2301      	movs	r3, #1
 8006898:	73bb      	strb	r3, [r7, #14]
		}
	}
	deselect();
 800689a:	f7ff fce3 	bl	8006264 <deselect>

	return count ? RES_ERROR : RES_OK;
 800689e:	7bbb      	ldrb	r3, [r7, #14]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	bf14      	ite	ne
 80068a4:	2301      	movne	r3, #1
 80068a6:	2300      	moveq	r3, #0
 80068a8:	b2db      	uxtb	r3, r3
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20000010 	.word	0x20000010
 80068b8:	20001904 	.word	0x20001904

080068bc <disk_ioctl>:
DRESULT disk_ioctl (
	uint8_t drv,		/* Physical drive number (0) */
	uint8_t ctrl,		/* Control code */
	void    *buff		/* Buffer to send/receive control data */
)
{
 80068bc:	b590      	push	{r4, r7, lr}
 80068be:	b089      	sub	sp, #36	; 0x24
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	603a      	str	r2, [r7, #0]
 80068c6:	71fb      	strb	r3, [r7, #7]
 80068c8:	460b      	mov	r3, r1
 80068ca:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, *ptr = buff;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	61bb      	str	r3, [r7, #24]
	/*uint8_t csd[16];*/ /* local variable(CCRAM region) cannot DMA! */
	uint32_t *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80068d0:	79fb      	ldrb	r3, [r7, #7]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d001      	beq.n	80068da <disk_ioctl+0x1e>
 80068d6:	2304      	movs	r3, #4
 80068d8:	e1f6      	b.n	8006cc8 <disk_ioctl+0x40c>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80068da:	4b97      	ldr	r3, [pc, #604]	; (8006b38 <disk_ioctl+0x27c>)
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	f003 0301 	and.w	r3, r3, #1
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d001      	beq.n	80068ec <disk_ioctl+0x30>
 80068e8:	2303      	movs	r3, #3
 80068ea:	e1ed      	b.n	8006cc8 <disk_ioctl+0x40c>

	res = RES_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	77fb      	strb	r3, [r7, #31]

	switch (ctrl) {
 80068f0:	79bb      	ldrb	r3, [r7, #6]
 80068f2:	2b0e      	cmp	r3, #14
 80068f4:	f200 81cd 	bhi.w	8006c92 <disk_ioctl+0x3d6>
 80068f8:	a201      	add	r2, pc, #4	; (adr r2, 8006900 <disk_ioctl+0x44>)
 80068fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fe:	bf00      	nop
 8006900:	08006971 	.word	0x08006971
 8006904:	08006987 	.word	0x08006987
 8006908:	08006a3d 	.word	0x08006a3d
 800690c:	08006a4b 	.word	0x08006a4b
 8006910:	08006b45 	.word	0x08006b45
 8006914:	0800693d 	.word	0x0800693d
 8006918:	08006c93 	.word	0x08006c93
 800691c:	08006c93 	.word	0x08006c93
 8006920:	08006c93 	.word	0x08006c93
 8006924:	08006c93 	.word	0x08006c93
 8006928:	08006be7 	.word	0x08006be7
 800692c:	08006bf5 	.word	0x08006bf5
 8006930:	08006c17 	.word	0x08006c17
 8006934:	08006c39 	.word	0x08006c39
 8006938:	08006c6d 	.word	0x08006c6d

	case CTRL_POWER :
		switch (ptr[0]) {
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d002      	beq.n	800694a <disk_ioctl+0x8e>
 8006944:	2b01      	cmp	r3, #1
 8006946:	d005      	beq.n	8006954 <disk_ioctl+0x98>
 8006948:	e00e      	b.n	8006968 <disk_ioctl+0xac>
		case 0:		/* Sub control code (POWER_OFF) */
			power_off();		/* Power off */
 800694a:	f7ff fcd9 	bl	8006300 <power_off>
			res = RES_OK;
 800694e:	2300      	movs	r3, #0
 8006950:	77fb      	strb	r3, [r7, #31]
			break;
 8006952:	e00c      	b.n	800696e <disk_ioctl+0xb2>
		case 1:		/* Sub control code (POWER_GET) */
			ptr[1] = (uint8_t)power_status();
 8006954:	f7ff fcaa 	bl	80062ac <power_status>
 8006958:	4602      	mov	r2, r0
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	3301      	adds	r3, #1
 800695e:	b2d2      	uxtb	r2, r2
 8006960:	701a      	strb	r2, [r3, #0]
			res = RES_OK;
 8006962:	2300      	movs	r3, #0
 8006964:	77fb      	strb	r3, [r7, #31]
			break;
 8006966:	e002      	b.n	800696e <disk_ioctl+0xb2>
		default :
			res = RES_PARERR;
 8006968:	2304      	movs	r3, #4
 800696a:	77fb      	strb	r3, [r7, #31]
		}
		break;
 800696c:	e1a9      	b.n	8006cc2 <disk_ioctl+0x406>
 800696e:	e1a8      	b.n	8006cc2 <disk_ioctl+0x406>

	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (selecting()) {
 8006970:	f7ff fc86 	bl	8006280 <selecting>
 8006974:	4603      	mov	r3, r0
 8006976:	2b00      	cmp	r3, #0
 8006978:	f000 818e 	beq.w	8006c98 <disk_ioctl+0x3dc>
			deselect();
 800697c:	f7ff fc72 	bl	8006264 <deselect>
			res = RES_OK;
 8006980:	2300      	movs	r3, #0
 8006982:	77fb      	strb	r3, [r7, #31]
		}
		break;
 8006984:	e188      	b.n	8006c98 <disk_ioctl+0x3dc>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (uint32_t) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8006986:	2100      	movs	r1, #0
 8006988:	2009      	movs	r0, #9
 800698a:	f7ff fd50 	bl	800642e <send_cmd>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	f040 8183 	bne.w	8006c9c <disk_ioctl+0x3e0>
 8006996:	2110      	movs	r1, #16
 8006998:	4868      	ldr	r0, [pc, #416]	; (8006b3c <disk_ioctl+0x280>)
 800699a:	f7ff fcbd 	bl	8006318 <rcvr_datablock>
 800699e:	4603      	mov	r3, r0
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f000 817b 	beq.w	8006c9c <disk_ioctl+0x3e0>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80069a6:	4b65      	ldr	r3, [pc, #404]	; (8006b3c <disk_ioctl+0x280>)
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	099b      	lsrs	r3, r3, #6
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d114      	bne.n	80069dc <disk_ioctl+0x120>
				csize = csd[9] + ((uint16_t)csd[8] << 8) + ((uint32_t)(csd[7] & 63) << 16) + 1;
 80069b2:	4b62      	ldr	r3, [pc, #392]	; (8006b3c <disk_ioctl+0x280>)
 80069b4:	7a5b      	ldrb	r3, [r3, #9]
 80069b6:	461a      	mov	r2, r3
 80069b8:	4b60      	ldr	r3, [pc, #384]	; (8006b3c <disk_ioctl+0x280>)
 80069ba:	7a1b      	ldrb	r3, [r3, #8]
 80069bc:	021b      	lsls	r3, r3, #8
 80069be:	4413      	add	r3, r2
 80069c0:	461a      	mov	r2, r3
 80069c2:	4b5e      	ldr	r3, [pc, #376]	; (8006b3c <disk_ioctl+0x280>)
 80069c4:	79db      	ldrb	r3, [r3, #7]
 80069c6:	041b      	lsls	r3, r3, #16
 80069c8:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80069cc:	4413      	add	r3, r2
 80069ce:	3301      	adds	r3, #1
 80069d0:	60bb      	str	r3, [r7, #8]
				*(uint32_t*)buff = csize << 10;
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	029a      	lsls	r2, r3, #10
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	601a      	str	r2, [r3, #0]
 80069da:	e02c      	b.n	8006a36 <disk_ioctl+0x17a>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80069dc:	4b57      	ldr	r3, [pc, #348]	; (8006b3c <disk_ioctl+0x280>)
 80069de:	795b      	ldrb	r3, [r3, #5]
 80069e0:	f003 030f 	and.w	r3, r3, #15
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	4b55      	ldr	r3, [pc, #340]	; (8006b3c <disk_ioctl+0x280>)
 80069e8:	7a9b      	ldrb	r3, [r3, #10]
 80069ea:	09db      	lsrs	r3, r3, #7
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	4413      	add	r3, r2
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	4b52      	ldr	r3, [pc, #328]	; (8006b3c <disk_ioctl+0x280>)
 80069f4:	7a5b      	ldrb	r3, [r3, #9]
 80069f6:	005b      	lsls	r3, r3, #1
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	f003 0306 	and.w	r3, r3, #6
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	4413      	add	r3, r2
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	3302      	adds	r3, #2
 8006a06:	77bb      	strb	r3, [r7, #30]
				csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8006a08:	4b4c      	ldr	r3, [pc, #304]	; (8006b3c <disk_ioctl+0x280>)
 8006a0a:	7a1b      	ldrb	r3, [r3, #8]
 8006a0c:	099b      	lsrs	r3, r3, #6
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	461a      	mov	r2, r3
 8006a12:	4b4a      	ldr	r3, [pc, #296]	; (8006b3c <disk_ioctl+0x280>)
 8006a14:	79db      	ldrb	r3, [r3, #7]
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	441a      	add	r2, r3
 8006a1a:	4b48      	ldr	r3, [pc, #288]	; (8006b3c <disk_ioctl+0x280>)
 8006a1c:	799b      	ldrb	r3, [r3, #6]
 8006a1e:	029b      	lsls	r3, r3, #10
 8006a20:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a24:	4413      	add	r3, r2
 8006a26:	3301      	adds	r3, #1
 8006a28:	60bb      	str	r3, [r7, #8]
				*(uint32_t*)buff = csize << (n - 9);
 8006a2a:	7fbb      	ldrb	r3, [r7, #30]
 8006a2c:	3b09      	subs	r3, #9
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	409a      	lsls	r2, r3
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006a36:	2300      	movs	r3, #0
 8006a38:	77fb      	strb	r3, [r7, #31]
		}
		break;
 8006a3a:	e12f      	b.n	8006c9c <disk_ioctl+0x3e0>

	case GET_SECTOR_SIZE :	/* Get sector size in unit of byte (uint16_t) */
		*(uint16_t*)buff = 512;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a42:	801a      	strh	r2, [r3, #0]
		res = RES_OK;
 8006a44:	2300      	movs	r3, #0
 8006a46:	77fb      	strb	r3, [r7, #31]
		break;
 8006a48:	e13b      	b.n	8006cc2 <disk_ioctl+0x406>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (uint32_t) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006a4a:	4b3d      	ldr	r3, [pc, #244]	; (8006b40 <disk_ioctl+0x284>)
 8006a4c:	781b      	ldrb	r3, [r3, #0]
 8006a4e:	f003 0304 	and.w	r3, r3, #4
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d029      	beq.n	8006aaa <disk_ioctl+0x1ee>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006a56:	2100      	movs	r1, #0
 8006a58:	208d      	movs	r0, #141	; 0x8d
 8006a5a:	f7ff fce8 	bl	800642e <send_cmd>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f040 811d 	bne.w	8006ca0 <disk_ioctl+0x3e4>
				rcvr_spi();
 8006a66:	f7ff fbd9 	bl	800621c <rcvr_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8006a6a:	2110      	movs	r1, #16
 8006a6c:	4833      	ldr	r0, [pc, #204]	; (8006b3c <disk_ioctl+0x280>)
 8006a6e:	f7ff fc53 	bl	8006318 <rcvr_datablock>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	f000 8113 	beq.w	8006ca0 <disk_ioctl+0x3e4>
					for (n = 64 - 16; n; n--) rcvr_spi();	/* Purge trailing data */
 8006a7a:	2330      	movs	r3, #48	; 0x30
 8006a7c:	77bb      	strb	r3, [r7, #30]
 8006a7e:	e004      	b.n	8006a8a <disk_ioctl+0x1ce>
 8006a80:	f7ff fbcc 	bl	800621c <rcvr_spi>
 8006a84:	7fbb      	ldrb	r3, [r7, #30]
 8006a86:	3b01      	subs	r3, #1
 8006a88:	77bb      	strb	r3, [r7, #30]
 8006a8a:	7fbb      	ldrb	r3, [r7, #30]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d1f7      	bne.n	8006a80 <disk_ioctl+0x1c4>
					*(uint32_t*)buff = 16UL << (csd[10] >> 4);
 8006a90:	4b2a      	ldr	r3, [pc, #168]	; (8006b3c <disk_ioctl+0x280>)
 8006a92:	7a9b      	ldrb	r3, [r3, #10]
 8006a94:	091b      	lsrs	r3, r3, #4
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	461a      	mov	r2, r3
 8006a9a:	2310      	movs	r3, #16
 8006a9c:	fa03 f202 	lsl.w	r2, r3, r2
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	77fb      	strb	r3, [r7, #31]
					*(uint32_t*)buff = ((uint16_t)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8006aa8:	e0fa      	b.n	8006ca0 <disk_ioctl+0x3e4>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8006aaa:	2100      	movs	r1, #0
 8006aac:	2009      	movs	r0, #9
 8006aae:	f7ff fcbe 	bl	800642e <send_cmd>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f040 80f3 	bne.w	8006ca0 <disk_ioctl+0x3e4>
 8006aba:	2110      	movs	r1, #16
 8006abc:	481f      	ldr	r0, [pc, #124]	; (8006b3c <disk_ioctl+0x280>)
 8006abe:	f7ff fc2b 	bl	8006318 <rcvr_datablock>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 80eb 	beq.w	8006ca0 <disk_ioctl+0x3e4>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006aca:	4b1d      	ldr	r3, [pc, #116]	; (8006b40 <disk_ioctl+0x284>)
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d015      	beq.n	8006b02 <disk_ioctl+0x246>
					*(uint32_t*)buff = (((csd[10] & 63) << 1) + ((uint16_t)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8006ad6:	4b19      	ldr	r3, [pc, #100]	; (8006b3c <disk_ioctl+0x280>)
 8006ad8:	7a9b      	ldrb	r3, [r3, #10]
 8006ada:	005b      	lsls	r3, r3, #1
 8006adc:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006ae0:	4a16      	ldr	r2, [pc, #88]	; (8006b3c <disk_ioctl+0x280>)
 8006ae2:	7ad2      	ldrb	r2, [r2, #11]
 8006ae4:	09d2      	lsrs	r2, r2, #7
 8006ae6:	b2d2      	uxtb	r2, r2
 8006ae8:	4413      	add	r3, r2
 8006aea:	1c5a      	adds	r2, r3, #1
 8006aec:	4b13      	ldr	r3, [pc, #76]	; (8006b3c <disk_ioctl+0x280>)
 8006aee:	7b5b      	ldrb	r3, [r3, #13]
 8006af0:	099b      	lsrs	r3, r3, #6
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	3b01      	subs	r3, #1
 8006af6:	fa02 f303 	lsl.w	r3, r2, r3
 8006afa:	461a      	mov	r2, r3
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	601a      	str	r2, [r3, #0]
 8006b00:	e016      	b.n	8006b30 <disk_ioctl+0x274>
					*(uint32_t*)buff = ((uint16_t)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006b02:	4b0e      	ldr	r3, [pc, #56]	; (8006b3c <disk_ioctl+0x280>)
 8006b04:	7a9b      	ldrb	r3, [r3, #10]
 8006b06:	109b      	asrs	r3, r3, #2
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	f003 031f 	and.w	r3, r3, #31
 8006b0e:	3301      	adds	r3, #1
 8006b10:	4a0a      	ldr	r2, [pc, #40]	; (8006b3c <disk_ioctl+0x280>)
 8006b12:	7ad2      	ldrb	r2, [r2, #11]
 8006b14:	00d2      	lsls	r2, r2, #3
 8006b16:	f002 0218 	and.w	r2, r2, #24
 8006b1a:	4908      	ldr	r1, [pc, #32]	; (8006b3c <disk_ioctl+0x280>)
 8006b1c:	7ac9      	ldrb	r1, [r1, #11]
 8006b1e:	0949      	lsrs	r1, r1, #5
 8006b20:	b2c9      	uxtb	r1, r1
 8006b22:	440a      	add	r2, r1
 8006b24:	3201      	adds	r2, #1
 8006b26:	fb02 f303 	mul.w	r3, r2, r3
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	77fb      	strb	r3, [r7, #31]
		break;
 8006b34:	e0b4      	b.n	8006ca0 <disk_ioctl+0x3e4>
 8006b36:	bf00      	nop
 8006b38:	20000010 	.word	0x20000010
 8006b3c:	20001908 	.word	0x20001908
 8006b40:	20001904 	.word	0x20001904

	case CTRL_ERASE_SECTOR :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006b44:	4b62      	ldr	r3, [pc, #392]	; (8006cd0 <disk_ioctl+0x414>)
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	f003 0306 	and.w	r3, r3, #6
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 80a9 	beq.w	8006ca4 <disk_ioctl+0x3e8>
		if (disk_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006b52:	79fb      	ldrb	r3, [r7, #7]
 8006b54:	4a5f      	ldr	r2, [pc, #380]	; (8006cd4 <disk_ioctl+0x418>)
 8006b56:	210b      	movs	r1, #11
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff feaf 	bl	80068bc <disk_ioctl>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f040 80a1 	bne.w	8006ca8 <disk_ioctl+0x3ec>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006b66:	4b5b      	ldr	r3, [pc, #364]	; (8006cd4 <disk_ioctl+0x418>)
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	099b      	lsrs	r3, r3, #6
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d106      	bne.n	8006b80 <disk_ioctl+0x2c4>
 8006b72:	4b58      	ldr	r3, [pc, #352]	; (8006cd4 <disk_ioctl+0x418>)
 8006b74:	7a9b      	ldrb	r3, [r3, #10]
 8006b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f000 8096 	beq.w	8006cac <disk_ioctl+0x3f0>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	60fb      	str	r3, [r7, #12]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	617b      	str	r3, [r7, #20]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	613b      	str	r3, [r7, #16]
		if (!(CardType & CT_BLOCK)) {
 8006b90:	4b4f      	ldr	r3, [pc, #316]	; (8006cd0 <disk_ioctl+0x414>)
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	f003 0308 	and.w	r3, r3, #8
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d105      	bne.n	8006ba8 <disk_ioctl+0x2ec>
			st *= 512; ed *= 512;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	025b      	lsls	r3, r3, #9
 8006ba0:	617b      	str	r3, [r7, #20]
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	025b      	lsls	r3, r3, #9
 8006ba6:	613b      	str	r3, [r7, #16]
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(3000))	/* Erase sector block */
 8006ba8:	6979      	ldr	r1, [r7, #20]
 8006baa:	2020      	movs	r0, #32
 8006bac:	f7ff fc3f 	bl	800642e <send_cmd>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d17c      	bne.n	8006cb0 <disk_ioctl+0x3f4>
 8006bb6:	6939      	ldr	r1, [r7, #16]
 8006bb8:	2021      	movs	r0, #33	; 0x21
 8006bba:	f7ff fc38 	bl	800642e <send_cmd>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d175      	bne.n	8006cb0 <disk_ioctl+0x3f4>
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	2026      	movs	r0, #38	; 0x26
 8006bc8:	f7ff fc31 	bl	800642e <send_cmd>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d16e      	bne.n	8006cb0 <disk_ioctl+0x3f4>
 8006bd2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006bd6:	f7ff fb29 	bl	800622c <wait_ready>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d067      	beq.n	8006cb0 <disk_ioctl+0x3f4>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006be0:	2300      	movs	r3, #0
 8006be2:	77fb      	strb	r3, [r7, #31]
		break;
 8006be4:	e064      	b.n	8006cb0 <disk_ioctl+0x3f4>

	/* Following command are not used by FatFs module */

	case MMC_GET_TYPE :		/* Get MMC/SDC type (uint8_t) */
		*ptr = CardType;
 8006be6:	4b3a      	ldr	r3, [pc, #232]	; (8006cd0 <disk_ioctl+0x414>)
 8006be8:	781a      	ldrb	r2, [r3, #0]
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	701a      	strb	r2, [r3, #0]
		res = RES_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	77fb      	strb	r3, [r7, #31]
		break;
 8006bf2:	e066      	b.n	8006cc2 <disk_ioctl+0x406>

	case MMC_GET_CSD :		/* Read CSD (16 bytes) */
		if (send_cmd(CMD9, 0) == 0		/* READ_CSD */
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	2009      	movs	r0, #9
 8006bf8:	f7ff fc19 	bl	800642e <send_cmd>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d158      	bne.n	8006cb4 <disk_ioctl+0x3f8>
			&& rcvr_datablock(ptr, 16))
 8006c02:	2110      	movs	r1, #16
 8006c04:	69b8      	ldr	r0, [r7, #24]
 8006c06:	f7ff fb87 	bl	8006318 <rcvr_datablock>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d051      	beq.n	8006cb4 <disk_ioctl+0x3f8>
			res = RES_OK;
 8006c10:	2300      	movs	r3, #0
 8006c12:	77fb      	strb	r3, [r7, #31]
		break;
 8006c14:	e04e      	b.n	8006cb4 <disk_ioctl+0x3f8>

	case MMC_GET_CID :		/* Read CID (16 bytes) */
		if (send_cmd(CMD10, 0) == 0		/* READ_CID */
 8006c16:	2100      	movs	r1, #0
 8006c18:	200a      	movs	r0, #10
 8006c1a:	f7ff fc08 	bl	800642e <send_cmd>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d149      	bne.n	8006cb8 <disk_ioctl+0x3fc>
			&& rcvr_datablock(ptr, 16))
 8006c24:	2110      	movs	r1, #16
 8006c26:	69b8      	ldr	r0, [r7, #24]
 8006c28:	f7ff fb76 	bl	8006318 <rcvr_datablock>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d042      	beq.n	8006cb8 <disk_ioctl+0x3fc>
			res = RES_OK;
 8006c32:	2300      	movs	r3, #0
 8006c34:	77fb      	strb	r3, [r7, #31]
		break;
 8006c36:	e03f      	b.n	8006cb8 <disk_ioctl+0x3fc>

	case MMC_GET_OCR :		/* Read OCR (4 bytes) */
		if (send_cmd(CMD58, 0) == 0) {	/* READ_OCR */
 8006c38:	2100      	movs	r1, #0
 8006c3a:	203a      	movs	r0, #58	; 0x3a
 8006c3c:	f7ff fbf7 	bl	800642e <send_cmd>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d13a      	bne.n	8006cbc <disk_ioctl+0x400>
			for (n = 4; n; n--) *ptr++ = rcvr_spi();
 8006c46:	2304      	movs	r3, #4
 8006c48:	77bb      	strb	r3, [r7, #30]
 8006c4a:	e009      	b.n	8006c60 <disk_ioctl+0x3a4>
 8006c4c:	69bc      	ldr	r4, [r7, #24]
 8006c4e:	1c63      	adds	r3, r4, #1
 8006c50:	61bb      	str	r3, [r7, #24]
 8006c52:	f7ff fae3 	bl	800621c <rcvr_spi>
 8006c56:	4603      	mov	r3, r0
 8006c58:	7023      	strb	r3, [r4, #0]
 8006c5a:	7fbb      	ldrb	r3, [r7, #30]
 8006c5c:	3b01      	subs	r3, #1
 8006c5e:	77bb      	strb	r3, [r7, #30]
 8006c60:	7fbb      	ldrb	r3, [r7, #30]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1f2      	bne.n	8006c4c <disk_ioctl+0x390>
			res = RES_OK;
 8006c66:	2300      	movs	r3, #0
 8006c68:	77fb      	strb	r3, [r7, #31]
		}
		break;
 8006c6a:	e027      	b.n	8006cbc <disk_ioctl+0x400>

	case MMC_GET_SDSTAT :	/* Read SD status (64 bytes) */
		if (send_cmd(ACMD13, 0) == 0) {	/* SD_STATUS */
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	208d      	movs	r0, #141	; 0x8d
 8006c70:	f7ff fbdd 	bl	800642e <send_cmd>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d122      	bne.n	8006cc0 <disk_ioctl+0x404>
			rcvr_spi();
 8006c7a:	f7ff facf 	bl	800621c <rcvr_spi>
			if (rcvr_datablock(ptr, 64))
 8006c7e:	2140      	movs	r1, #64	; 0x40
 8006c80:	69b8      	ldr	r0, [r7, #24]
 8006c82:	f7ff fb49 	bl	8006318 <rcvr_datablock>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d019      	beq.n	8006cc0 <disk_ioctl+0x404>
				res = RES_OK;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	77fb      	strb	r3, [r7, #31]
		}
		break;
 8006c90:	e016      	b.n	8006cc0 <disk_ioctl+0x404>

	default:
		res = RES_PARERR;
 8006c92:	2304      	movs	r3, #4
 8006c94:	77fb      	strb	r3, [r7, #31]
 8006c96:	e014      	b.n	8006cc2 <disk_ioctl+0x406>
		break;
 8006c98:	bf00      	nop
 8006c9a:	e012      	b.n	8006cc2 <disk_ioctl+0x406>
		break;
 8006c9c:	bf00      	nop
 8006c9e:	e010      	b.n	8006cc2 <disk_ioctl+0x406>
		break;
 8006ca0:	bf00      	nop
 8006ca2:	e00e      	b.n	8006cc2 <disk_ioctl+0x406>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006ca4:	bf00      	nop
 8006ca6:	e00c      	b.n	8006cc2 <disk_ioctl+0x406>
		if (disk_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006ca8:	bf00      	nop
 8006caa:	e00a      	b.n	8006cc2 <disk_ioctl+0x406>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006cac:	bf00      	nop
 8006cae:	e008      	b.n	8006cc2 <disk_ioctl+0x406>
		break;
 8006cb0:	bf00      	nop
 8006cb2:	e006      	b.n	8006cc2 <disk_ioctl+0x406>
		break;
 8006cb4:	bf00      	nop
 8006cb6:	e004      	b.n	8006cc2 <disk_ioctl+0x406>
		break;
 8006cb8:	bf00      	nop
 8006cba:	e002      	b.n	8006cc2 <disk_ioctl+0x406>
		break;
 8006cbc:	bf00      	nop
 8006cbe:	e000      	b.n	8006cc2 <disk_ioctl+0x406>
		break;
 8006cc0:	bf00      	nop
	}

	deselect();
 8006cc2:	f7ff facf 	bl	8006264 <deselect>

	return res;
 8006cc6:	7ffb      	ldrb	r3, [r7, #31]
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3724      	adds	r7, #36	; 0x24
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd90      	pop	{r4, r7, pc}
 8006cd0:	20001904 	.word	0x20001904
 8006cd4:	20001908 	.word	0x20001908

08006cd8 <get_fattime>:
/* This is a real time clock service to be called from     */
/* FatFs module. Any valid time must be returned even if   */
/* the system does not support a real time clock.          */

uint32_t get_fattime (void)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	af00      	add	r7, sp, #0

    return  ((2011UL-1980) << 25)    // Year = 2011
 8006cdc:	4b02      	ldr	r3, [pc, #8]	; (8006ce8 <get_fattime+0x10>)
            | (12U << 11)            // Hour = 12
            | (0U << 5)              // Min = 00
            | (0U >> 1)              // Sec = 00
            ;

}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bc80      	pop	{r7}
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	3e216000 	.word	0x3e216000
 8006cec:	00000000 	.word	0x00000000

08006cf0 <Display_info>:
uint32_t time_key1 = 0;
uint32_t time_key2 = 0;
uint32_t time_key3 = 0;

void Display_info(void)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af02      	add	r7, sp, #8
	uint32_t ms = HAL_GetTick();
 8006cf6:	f000 ff89 	bl	8007c0c <HAL_GetTick>
 8006cfa:	6078      	str	r0, [r7, #4]
	bool key1_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 8006cfc:	2101      	movs	r1, #1
 8006cfe:	48a1      	ldr	r0, [pc, #644]	; (8006f84 <Display_info+0x294>)
 8006d00:	f002 f80e 	bl	8008d20 <HAL_GPIO_ReadPin>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	bf14      	ite	ne
 8006d0a:	2301      	movne	r3, #1
 8006d0c:	2300      	moveq	r3, #0
 8006d0e:	70fb      	strb	r3, [r7, #3]
	bool key2_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8006d10:	2102      	movs	r1, #2
 8006d12:	489c      	ldr	r0, [pc, #624]	; (8006f84 <Display_info+0x294>)
 8006d14:	f002 f804 	bl	8008d20 <HAL_GPIO_ReadPin>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	bf14      	ite	ne
 8006d1e:	2301      	movne	r3, #1
 8006d20:	2300      	moveq	r3, #0
 8006d22:	70bb      	strb	r3, [r7, #2]
	bool key3_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2);
 8006d24:	2104      	movs	r1, #4
 8006d26:	4897      	ldr	r0, [pc, #604]	; (8006f84 <Display_info+0x294>)
 8006d28:	f001 fffa 	bl	8008d20 <HAL_GPIO_ReadPin>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	bf14      	ite	ne
 8006d32:	2301      	movne	r3, #1
 8006d34:	2300      	moveq	r3, #0
 8006d36:	707b      	strb	r3, [r7, #1]

	if(info || display_Off)
 8006d38:	4b93      	ldr	r3, [pc, #588]	; (8006f88 <Display_info+0x298>)
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d103      	bne.n	8006d48 <Display_info+0x58>
 8006d40:	4b92      	ldr	r3, [pc, #584]	; (8006f8c <Display_info+0x29c>)
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d03d      	beq.n	8006dc4 <Display_info+0xd4>
	{
		if(display_Off)	// 
 8006d48:	4b90      	ldr	r3, [pc, #576]	; (8006f8c <Display_info+0x29c>)
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00b      	beq.n	8006d68 <Display_info+0x78>
		{
			ssd1306_Fill(Black);
 8006d50:	2000      	movs	r0, #0
 8006d52:	f000 fbe1 	bl	8007518 <ssd1306_Fill>
			ssd1306_UpdateScreen(&hi2c2);
 8006d56:	488e      	ldr	r0, [pc, #568]	; (8006f90 <Display_info+0x2a0>)
 8006d58:	f000 fc00 	bl	800755c <ssd1306_UpdateScreen>
			display_Sleep = true;
 8006d5c:	4b8d      	ldr	r3, [pc, #564]	; (8006f94 <Display_info+0x2a4>)
 8006d5e:	2201      	movs	r2, #1
 8006d60:	701a      	strb	r2, [r3, #0]
			display_Off = false;
 8006d62:	4b8a      	ldr	r3, [pc, #552]	; (8006f8c <Display_info+0x29c>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	701a      	strb	r2, [r3, #0]
		}
		if(info)
 8006d68:	4b87      	ldr	r3, [pc, #540]	; (8006f88 <Display_info+0x298>)
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d029      	beq.n	8006dc4 <Display_info+0xd4>
		{
			ssd1306_Fill(Black);
 8006d70:	2000      	movs	r0, #0
 8006d72:	f000 fbd1 	bl	8007518 <ssd1306_Fill>
			ssd1306_UpdateScreen(&hi2c2);
 8006d76:	4886      	ldr	r0, [pc, #536]	; (8006f90 <Display_info+0x2a0>)
 8006d78:	f000 fbf0 	bl	800755c <ssd1306_UpdateScreen>

			ssd1306_SetCursor(1, 23);
 8006d7c:	2117      	movs	r1, #23
 8006d7e:	2001      	movs	r0, #1
 8006d80:	f000 fd24 	bl	80077cc <ssd1306_SetCursor>
			ssd1306_WriteString("ISet:", Font_11x18, White);
 8006d84:	4a84      	ldr	r2, [pc, #528]	; (8006f98 <Display_info+0x2a8>)
 8006d86:	2301      	movs	r3, #1
 8006d88:	ca06      	ldmia	r2, {r1, r2}
 8006d8a:	4884      	ldr	r0, [pc, #528]	; (8006f9c <Display_info+0x2ac>)
 8006d8c:	f000 fcf8 	bl	8007780 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 23);
 8006d90:	2117      	movs	r1, #23
 8006d92:	203c      	movs	r0, #60	; 0x3c
 8006d94:	f000 fd1a 	bl	80077cc <ssd1306_SetCursor>
			snprintf(trans_str, 63, "%.2fA", Current);
 8006d98:	4b81      	ldr	r3, [pc, #516]	; (8006fa0 <Display_info+0x2b0>)
 8006d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9e:	e9cd 2300 	strd	r2, r3, [sp]
 8006da2:	4a80      	ldr	r2, [pc, #512]	; (8006fa4 <Display_info+0x2b4>)
 8006da4:	213f      	movs	r1, #63	; 0x3f
 8006da6:	4880      	ldr	r0, [pc, #512]	; (8006fa8 <Display_info+0x2b8>)
 8006da8:	f006 f8cc 	bl	800cf44 <sniprintf>
			ssd1306_WriteString(trans_str, Font_11x18, White);
 8006dac:	4a7a      	ldr	r2, [pc, #488]	; (8006f98 <Display_info+0x2a8>)
 8006dae:	2301      	movs	r3, #1
 8006db0:	ca06      	ldmia	r2, {r1, r2}
 8006db2:	487d      	ldr	r0, [pc, #500]	; (8006fa8 <Display_info+0x2b8>)
 8006db4:	f000 fce4 	bl	8007780 <ssd1306_WriteString>
			ssd1306_UpdateScreen(&hi2c2);
 8006db8:	4875      	ldr	r0, [pc, #468]	; (8006f90 <Display_info+0x2a0>)
 8006dba:	f000 fbcf 	bl	800755c <ssd1306_UpdateScreen>
			info = false;
 8006dbe:	4b72      	ldr	r3, [pc, #456]	; (8006f88 <Display_info+0x298>)
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	701a      	strb	r2, [r3, #0]
		}
	}
	if(key1_state == false && !short_state1 && (ms - time_key1) > 100)
 8006dc4:	78fb      	ldrb	r3, [r7, #3]
 8006dc6:	f083 0301 	eor.w	r3, r3, #1
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d015      	beq.n	8006dfc <Display_info+0x10c>
 8006dd0:	4b76      	ldr	r3, [pc, #472]	; (8006fac <Display_info+0x2bc>)
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	f083 0301 	eor.w	r3, r3, #1
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d00e      	beq.n	8006dfc <Display_info+0x10c>
 8006dde:	4b74      	ldr	r3, [pc, #464]	; (8006fb0 <Display_info+0x2c0>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b64      	cmp	r3, #100	; 0x64
 8006de8:	d908      	bls.n	8006dfc <Display_info+0x10c>
	{
	    short_state1 = true;
 8006dea:	4b70      	ldr	r3, [pc, #448]	; (8006fac <Display_info+0x2bc>)
 8006dec:	2201      	movs	r2, #1
 8006dee:	701a      	strb	r2, [r3, #0]
	    long_state1 = false;
 8006df0:	4b70      	ldr	r3, [pc, #448]	; (8006fb4 <Display_info+0x2c4>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	701a      	strb	r2, [r3, #0]
	    time_key1 = ms;
 8006df6:	4a6e      	ldr	r2, [pc, #440]	; (8006fb0 <Display_info+0x2c0>)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6013      	str	r3, [r2, #0]
	}
	if(key2_state == false && !short_state2 && (ms - time_key2) > 100)
 8006dfc:	78bb      	ldrb	r3, [r7, #2]
 8006dfe:	f083 0301 	eor.w	r3, r3, #1
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d015      	beq.n	8006e34 <Display_info+0x144>
 8006e08:	4b6b      	ldr	r3, [pc, #428]	; (8006fb8 <Display_info+0x2c8>)
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	f083 0301 	eor.w	r3, r3, #1
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00e      	beq.n	8006e34 <Display_info+0x144>
 8006e16:	4b69      	ldr	r3, [pc, #420]	; (8006fbc <Display_info+0x2cc>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b64      	cmp	r3, #100	; 0x64
 8006e20:	d908      	bls.n	8006e34 <Display_info+0x144>
	{
	    short_state2 = true;
 8006e22:	4b65      	ldr	r3, [pc, #404]	; (8006fb8 <Display_info+0x2c8>)
 8006e24:	2201      	movs	r2, #1
 8006e26:	701a      	strb	r2, [r3, #0]
	    long_state2 = false;
 8006e28:	4b65      	ldr	r3, [pc, #404]	; (8006fc0 <Display_info+0x2d0>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	701a      	strb	r2, [r3, #0]
	    time_key2 = ms;
 8006e2e:	4a63      	ldr	r2, [pc, #396]	; (8006fbc <Display_info+0x2cc>)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6013      	str	r3, [r2, #0]
	}
	if(key3_state == false && !short_state3 && (ms - time_key3) > 100)
 8006e34:	787b      	ldrb	r3, [r7, #1]
 8006e36:	f083 0301 	eor.w	r3, r3, #1
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d016      	beq.n	8006e6e <Display_info+0x17e>
 8006e40:	4b60      	ldr	r3, [pc, #384]	; (8006fc4 <Display_info+0x2d4>)
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	f083 0301 	eor.w	r3, r3, #1
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00f      	beq.n	8006e6e <Display_info+0x17e>
 8006e4e:	4b5e      	ldr	r3, [pc, #376]	; (8006fc8 <Display_info+0x2d8>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	2b64      	cmp	r3, #100	; 0x64
 8006e58:	d909      	bls.n	8006e6e <Display_info+0x17e>
	{
	    short_state3 = true;
 8006e5a:	4b5a      	ldr	r3, [pc, #360]	; (8006fc4 <Display_info+0x2d4>)
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	701a      	strb	r2, [r3, #0]
	    long_state3 = false;
 8006e60:	4b5a      	ldr	r3, [pc, #360]	; (8006fcc <Display_info+0x2dc>)
 8006e62:	2200      	movs	r2, #0
 8006e64:	701a      	strb	r2, [r3, #0]
	    time_key3 = ms;
 8006e66:	4a58      	ldr	r2, [pc, #352]	; (8006fc8 <Display_info+0x2d8>)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6013      	str	r3, [r2, #0]
 8006e6c:	e1eb      	b.n	8007246 <Display_info+0x556>
	}
	else if(key1_state == false && !long_state1 && (ms - time_key1) > 2000)
 8006e6e:	78fb      	ldrb	r3, [r7, #3]
 8006e70:	f083 0301 	eor.w	r3, r3, #1
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d011      	beq.n	8006e9e <Display_info+0x1ae>
 8006e7a:	4b4e      	ldr	r3, [pc, #312]	; (8006fb4 <Display_info+0x2c4>)
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	f083 0301 	eor.w	r3, r3, #1
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00a      	beq.n	8006e9e <Display_info+0x1ae>
 8006e88:	4b49      	ldr	r3, [pc, #292]	; (8006fb0 <Display_info+0x2c0>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006e94:	d903      	bls.n	8006e9e <Display_info+0x1ae>
	{
	    long_state1 = true;
 8006e96:	4b47      	ldr	r3, [pc, #284]	; (8006fb4 <Display_info+0x2c4>)
 8006e98:	2201      	movs	r2, #1
 8006e9a:	701a      	strb	r2, [r3, #0]
 8006e9c:	e1d3      	b.n	8007246 <Display_info+0x556>
	    //    
//	    SEND_str("LONG_PRESS_BT1\n");
	}
	else if(key2_state == false && !long_state2 && (ms - time_key2) > 2000)
 8006e9e:	78bb      	ldrb	r3, [r7, #2]
 8006ea0:	f083 0301 	eor.w	r3, r3, #1
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d01a      	beq.n	8006ee0 <Display_info+0x1f0>
 8006eaa:	4b45      	ldr	r3, [pc, #276]	; (8006fc0 <Display_info+0x2d0>)
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	f083 0301 	eor.w	r3, r3, #1
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d013      	beq.n	8006ee0 <Display_info+0x1f0>
 8006eb8:	4b40      	ldr	r3, [pc, #256]	; (8006fbc <Display_info+0x2cc>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006ec4:	d90c      	bls.n	8006ee0 <Display_info+0x1f0>
	{
	    long_state2 = true;
 8006ec6:	4b3e      	ldr	r3, [pc, #248]	; (8006fc0 <Display_info+0x2d0>)
 8006ec8:	2201      	movs	r2, #1
 8006eca:	701a      	strb	r2, [r3, #0]

		info = true;
 8006ecc:	4b2e      	ldr	r3, [pc, #184]	; (8006f88 <Display_info+0x298>)
 8006ece:	2201      	movs	r2, #1
 8006ed0:	701a      	strb	r2, [r3, #0]
		display_Sleep = false;
 8006ed2:	4b30      	ldr	r3, [pc, #192]	; (8006f94 <Display_info+0x2a4>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	701a      	strb	r2, [r3, #0]
	  	What_Time = 0;
 8006ed8:	4b3d      	ldr	r3, [pc, #244]	; (8006fd0 <Display_info+0x2e0>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	701a      	strb	r2, [r3, #0]
 8006ede:	e1b2      	b.n	8007246 <Display_info+0x556>

//	    SEND_str("LONG_PRESS_BT2\n");
	}
	else if(key3_state == false && !long_state3 && (ms - time_key3) > 2000)
 8006ee0:	787b      	ldrb	r3, [r7, #1]
 8006ee2:	f083 0301 	eor.w	r3, r3, #1
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d07d      	beq.n	8006fe8 <Display_info+0x2f8>
 8006eec:	4b37      	ldr	r3, [pc, #220]	; (8006fcc <Display_info+0x2dc>)
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	f083 0301 	eor.w	r3, r3, #1
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d076      	beq.n	8006fe8 <Display_info+0x2f8>
 8006efa:	4b33      	ldr	r3, [pc, #204]	; (8006fc8 <Display_info+0x2d8>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	1ad3      	subs	r3, r2, r3
 8006f02:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006f06:	d96f      	bls.n	8006fe8 <Display_info+0x2f8>
	{
	    long_state3 = true;
 8006f08:	4b30      	ldr	r3, [pc, #192]	; (8006fcc <Display_info+0x2dc>)
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	701a      	strb	r2, [r3, #0]

	  	ssd1306_Fill(Black);
 8006f0e:	2000      	movs	r0, #0
 8006f10:	f000 fb02 	bl	8007518 <ssd1306_Fill>
	  	ssd1306_UpdateScreen(&hi2c2);
 8006f14:	481e      	ldr	r0, [pc, #120]	; (8006f90 <Display_info+0x2a0>)
 8006f16:	f000 fb21 	bl	800755c <ssd1306_UpdateScreen>

	  	reserve_Current = Current * 1.25;	//    25%
 8006f1a:	4b21      	ldr	r3, [pc, #132]	; (8006fa0 <Display_info+0x2b0>)
 8006f1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006f20:	f04f 0200 	mov.w	r2, #0
 8006f24:	4b2b      	ldr	r3, [pc, #172]	; (8006fd4 <Display_info+0x2e4>)
 8006f26:	f7f9 fae1 	bl	80004ec <__aeabi_dmul>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	492a      	ldr	r1, [pc, #168]	; (8006fd8 <Display_info+0x2e8>)
 8006f30:	e9c1 2300 	strd	r2, r3, [r1]
	  	//     !!!

//	  	SEND_str("-------------------------\n");
//	  	SEND_str("| ");
	  	SEND_str("SETPOINT: ");
 8006f34:	4829      	ldr	r0, [pc, #164]	; (8006fdc <Display_info+0x2ec>)
 8006f36:	f7fa febf 	bl	8001cb8 <SEND_str>
	  	snprintf(trans_str, 63, "%.2fA\n", reserve_Current);
 8006f3a:	4b27      	ldr	r3, [pc, #156]	; (8006fd8 <Display_info+0x2e8>)
 8006f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f40:	e9cd 2300 	strd	r2, r3, [sp]
 8006f44:	4a26      	ldr	r2, [pc, #152]	; (8006fe0 <Display_info+0x2f0>)
 8006f46:	213f      	movs	r1, #63	; 0x3f
 8006f48:	4817      	ldr	r0, [pc, #92]	; (8006fa8 <Display_info+0x2b8>)
 8006f4a:	f005 fffb 	bl	800cf44 <sniprintf>
	  	SEND_str(trans_str);
 8006f4e:	4816      	ldr	r0, [pc, #88]	; (8006fa8 <Display_info+0x2b8>)
 8006f50:	f7fa feb2 	bl	8001cb8 <SEND_str>
//	  	SEND_str(" |\n");
//	  	SEND_str("-------------------------\n");

	  	ssd1306_SetCursor(42, 23);
 8006f54:	2117      	movs	r1, #23
 8006f56:	202a      	movs	r0, #42	; 0x2a
 8006f58:	f000 fc38 	bl	80077cc <ssd1306_SetCursor>
	  	ssd1306_WriteString("SAVE", Font_11x18, White);
 8006f5c:	4a0e      	ldr	r2, [pc, #56]	; (8006f98 <Display_info+0x2a8>)
 8006f5e:	2301      	movs	r3, #1
 8006f60:	ca06      	ldmia	r2, {r1, r2}
 8006f62:	4820      	ldr	r0, [pc, #128]	; (8006fe4 <Display_info+0x2f4>)
 8006f64:	f000 fc0c 	bl	8007780 <ssd1306_WriteString>
	  	ssd1306_UpdateScreen(&hi2c2);
 8006f68:	4809      	ldr	r0, [pc, #36]	; (8006f90 <Display_info+0x2a0>)
 8006f6a:	f000 faf7 	bl	800755c <ssd1306_UpdateScreen>
	  	HAL_Delay(1500);
 8006f6e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8006f72:	f000 fe55 	bl	8007c20 <HAL_Delay>

		info = true;
 8006f76:	4b04      	ldr	r3, [pc, #16]	; (8006f88 <Display_info+0x298>)
 8006f78:	2201      	movs	r2, #1
 8006f7a:	701a      	strb	r2, [r3, #0]

	  	What_Time = 0;
 8006f7c:	4b14      	ldr	r3, [pc, #80]	; (8006fd0 <Display_info+0x2e0>)
 8006f7e:	2200      	movs	r2, #0
 8006f80:	701a      	strb	r2, [r3, #0]
 8006f82:	e160      	b.n	8007246 <Display_info+0x556>
 8006f84:	40010c00 	.word	0x40010c00
 8006f88:	2000000a 	.word	0x2000000a
 8006f8c:	20000b82 	.word	0x20000b82
 8006f90:	20000adc 	.word	0x20000adc
 8006f94:	20000b83 	.word	0x20000b83
 8006f98:	20000014 	.word	0x20000014
 8006f9c:	08010560 	.word	0x08010560
 8006fa0:	20000b88 	.word	0x20000b88
 8006fa4:	08010568 	.word	0x08010568
 8006fa8:	20000b38 	.word	0x20000b38
 8006fac:	20001918 	.word	0x20001918
 8006fb0:	20001920 	.word	0x20001920
 8006fb4:	2000191b 	.word	0x2000191b
 8006fb8:	20001919 	.word	0x20001919
 8006fbc:	20001924 	.word	0x20001924
 8006fc0:	2000191c 	.word	0x2000191c
 8006fc4:	2000191a 	.word	0x2000191a
 8006fc8:	20001928 	.word	0x20001928
 8006fcc:	2000191d 	.word	0x2000191d
 8006fd0:	20000b80 	.word	0x20000b80
 8006fd4:	3ff40000 	.word	0x3ff40000
 8006fd8:	20000bd0 	.word	0x20000bd0
 8006fdc:	08010570 	.word	0x08010570
 8006fe0:	0801057c 	.word	0x0801057c
 8006fe4:	08010584 	.word	0x08010584

//	    SEND_str("LONG_PRESS_BT3\n");
	}
	else if(key1_state == true && short_state1 && (ms - time_key1) > 100)
 8006fe8:	78fb      	ldrb	r3, [r7, #3]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	f000 8099 	beq.w	8007122 <Display_info+0x432>
 8006ff0:	4b99      	ldr	r3, [pc, #612]	; (8007258 <Display_info+0x568>)
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 8094 	beq.w	8007122 <Display_info+0x432>
 8006ffa:	4b98      	ldr	r3, [pc, #608]	; (800725c <Display_info+0x56c>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	2b64      	cmp	r3, #100	; 0x64
 8007004:	f240 808d 	bls.w	8007122 <Display_info+0x432>
	{
	    short_state1 = false;
 8007008:	4b93      	ldr	r3, [pc, #588]	; (8007258 <Display_info+0x568>)
 800700a:	2200      	movs	r2, #0
 800700c:	701a      	strb	r2, [r3, #0]
	    time_key1 = ms;
 800700e:	4a93      	ldr	r2, [pc, #588]	; (800725c <Display_info+0x56c>)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6013      	str	r3, [r2, #0]

	    if(!long_state1)
 8007014:	4b92      	ldr	r3, [pc, #584]	; (8007260 <Display_info+0x570>)
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	f083 0301 	eor.w	r3, r3, #1
 800701c:	b2db      	uxtb	r3, r3
 800701e:	2b00      	cmp	r3, #0
 8007020:	f000 8111 	beq.w	8007246 <Display_info+0x556>
	    {
		  	if(Current >= 1 && !display_Sleep)
 8007024:	4b8f      	ldr	r3, [pc, #572]	; (8007264 <Display_info+0x574>)
 8007026:	e9d3 0100 	ldrd	r0, r1, [r3]
 800702a:	f04f 0200 	mov.w	r2, #0
 800702e:	4b8e      	ldr	r3, [pc, #568]	; (8007268 <Display_info+0x578>)
 8007030:	f7f9 fce2 	bl	80009f8 <__aeabi_dcmpge>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d06f      	beq.n	800711a <Display_info+0x42a>
 800703a:	4b8c      	ldr	r3, [pc, #560]	; (800726c <Display_info+0x57c>)
 800703c:	781b      	ldrb	r3, [r3, #0]
 800703e:	f083 0301 	eor.w	r3, r3, #1
 8007042:	b2db      	uxtb	r3, r3
 8007044:	2b00      	cmp	r3, #0
 8007046:	d068      	beq.n	800711a <Display_info+0x42a>
		  	{
			  	if(Current >= 10 && Current < 11)
 8007048:	4b86      	ldr	r3, [pc, #536]	; (8007264 <Display_info+0x574>)
 800704a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800704e:	f04f 0200 	mov.w	r2, #0
 8007052:	4b87      	ldr	r3, [pc, #540]	; (8007270 <Display_info+0x580>)
 8007054:	f7f9 fcd0 	bl	80009f8 <__aeabi_dcmpge>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d039      	beq.n	80070d2 <Display_info+0x3e2>
 800705e:	4b81      	ldr	r3, [pc, #516]	; (8007264 <Display_info+0x574>)
 8007060:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007064:	f04f 0200 	mov.w	r2, #0
 8007068:	4b82      	ldr	r3, [pc, #520]	; (8007274 <Display_info+0x584>)
 800706a:	f7f9 fcb1 	bl	80009d0 <__aeabi_dcmplt>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d02e      	beq.n	80070d2 <Display_info+0x3e2>
			  	{
			  		ssd1306_SetCursor(60, 23);
 8007074:	2117      	movs	r1, #23
 8007076:	203c      	movs	r0, #60	; 0x3c
 8007078:	f000 fba8 	bl	80077cc <ssd1306_SetCursor>
				    ssd1306_WriteString("      ", Font_11x18, White);
 800707c:	4a7e      	ldr	r2, [pc, #504]	; (8007278 <Display_info+0x588>)
 800707e:	2301      	movs	r3, #1
 8007080:	ca06      	ldmia	r2, {r1, r2}
 8007082:	487e      	ldr	r0, [pc, #504]	; (800727c <Display_info+0x58c>)
 8007084:	f000 fb7c 	bl	8007780 <ssd1306_WriteString>
				  	ssd1306_SetCursor(60, 23);
 8007088:	2117      	movs	r1, #23
 800708a:	203c      	movs	r0, #60	; 0x3c
 800708c:	f000 fb9e 	bl	80077cc <ssd1306_SetCursor>
				  	snprintf(trans_str, 63, "%.2fA", Current -= 1);
 8007090:	4b74      	ldr	r3, [pc, #464]	; (8007264 <Display_info+0x574>)
 8007092:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007096:	f04f 0200 	mov.w	r2, #0
 800709a:	4b73      	ldr	r3, [pc, #460]	; (8007268 <Display_info+0x578>)
 800709c:	f7f9 f86e 	bl	800017c <__aeabi_dsub>
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	496f      	ldr	r1, [pc, #444]	; (8007264 <Display_info+0x574>)
 80070a6:	e9c1 2300 	strd	r2, r3, [r1]
 80070aa:	4b6e      	ldr	r3, [pc, #440]	; (8007264 <Display_info+0x574>)
 80070ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b0:	e9cd 2300 	strd	r2, r3, [sp]
 80070b4:	4a72      	ldr	r2, [pc, #456]	; (8007280 <Display_info+0x590>)
 80070b6:	213f      	movs	r1, #63	; 0x3f
 80070b8:	4872      	ldr	r0, [pc, #456]	; (8007284 <Display_info+0x594>)
 80070ba:	f005 ff43 	bl	800cf44 <sniprintf>
				  	ssd1306_WriteString(trans_str, Font_11x18, White);
 80070be:	4a6e      	ldr	r2, [pc, #440]	; (8007278 <Display_info+0x588>)
 80070c0:	2301      	movs	r3, #1
 80070c2:	ca06      	ldmia	r2, {r1, r2}
 80070c4:	486f      	ldr	r0, [pc, #444]	; (8007284 <Display_info+0x594>)
 80070c6:	f000 fb5b 	bl	8007780 <ssd1306_WriteString>
				  	ssd1306_UpdateScreen(&hi2c2);
 80070ca:	486f      	ldr	r0, [pc, #444]	; (8007288 <Display_info+0x598>)
 80070cc:	f000 fa46 	bl	800755c <ssd1306_UpdateScreen>
 80070d0:	e023      	b.n	800711a <Display_info+0x42a>
			  	}
			  	else
			  	{
				  	ssd1306_SetCursor(60, 23);
 80070d2:	2117      	movs	r1, #23
 80070d4:	203c      	movs	r0, #60	; 0x3c
 80070d6:	f000 fb79 	bl	80077cc <ssd1306_SetCursor>
				  	snprintf(trans_str, 63, "%.2fA", Current -= 1);
 80070da:	4b62      	ldr	r3, [pc, #392]	; (8007264 <Display_info+0x574>)
 80070dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80070e0:	f04f 0200 	mov.w	r2, #0
 80070e4:	4b60      	ldr	r3, [pc, #384]	; (8007268 <Display_info+0x578>)
 80070e6:	f7f9 f849 	bl	800017c <__aeabi_dsub>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	495d      	ldr	r1, [pc, #372]	; (8007264 <Display_info+0x574>)
 80070f0:	e9c1 2300 	strd	r2, r3, [r1]
 80070f4:	4b5b      	ldr	r3, [pc, #364]	; (8007264 <Display_info+0x574>)
 80070f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fa:	e9cd 2300 	strd	r2, r3, [sp]
 80070fe:	4a60      	ldr	r2, [pc, #384]	; (8007280 <Display_info+0x590>)
 8007100:	213f      	movs	r1, #63	; 0x3f
 8007102:	4860      	ldr	r0, [pc, #384]	; (8007284 <Display_info+0x594>)
 8007104:	f005 ff1e 	bl	800cf44 <sniprintf>
				  	ssd1306_WriteString(trans_str, Font_11x18, White);
 8007108:	4a5b      	ldr	r2, [pc, #364]	; (8007278 <Display_info+0x588>)
 800710a:	2301      	movs	r3, #1
 800710c:	ca06      	ldmia	r2, {r1, r2}
 800710e:	485d      	ldr	r0, [pc, #372]	; (8007284 <Display_info+0x594>)
 8007110:	f000 fb36 	bl	8007780 <ssd1306_WriteString>
				  	ssd1306_UpdateScreen(&hi2c2);
 8007114:	485c      	ldr	r0, [pc, #368]	; (8007288 <Display_info+0x598>)
 8007116:	f000 fa21 	bl	800755c <ssd1306_UpdateScreen>
			  	}
		  	}
		  	What_Time = 0;
 800711a:	4b5c      	ldr	r3, [pc, #368]	; (800728c <Display_info+0x59c>)
 800711c:	2200      	movs	r2, #0
 800711e:	701a      	strb	r2, [r3, #0]
	    if(!long_state1)
 8007120:	e091      	b.n	8007246 <Display_info+0x556>
//	    	SEND_str("SHORT_PRESS_BT1\n");
	    }
	}
	else if(key2_state == true && short_state2 && (ms - time_key2) > 100)
 8007122:	78bb      	ldrb	r3, [r7, #2]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d045      	beq.n	80071b4 <Display_info+0x4c4>
 8007128:	4b59      	ldr	r3, [pc, #356]	; (8007290 <Display_info+0x5a0>)
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d041      	beq.n	80071b4 <Display_info+0x4c4>
 8007130:	4b58      	ldr	r3, [pc, #352]	; (8007294 <Display_info+0x5a4>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	2b64      	cmp	r3, #100	; 0x64
 800713a:	d93b      	bls.n	80071b4 <Display_info+0x4c4>
	{
	    short_state2 = false;
 800713c:	4b54      	ldr	r3, [pc, #336]	; (8007290 <Display_info+0x5a0>)
 800713e:	2200      	movs	r2, #0
 8007140:	701a      	strb	r2, [r3, #0]
	    time_key2 = ms;
 8007142:	4a54      	ldr	r2, [pc, #336]	; (8007294 <Display_info+0x5a4>)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6013      	str	r3, [r2, #0]

	    if(!long_state2)
 8007148:	4b53      	ldr	r3, [pc, #332]	; (8007298 <Display_info+0x5a8>)
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	f083 0301 	eor.w	r3, r3, #1
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d077      	beq.n	8007246 <Display_info+0x556>
	    {
		  	if(!display_Sleep)
 8007156:	4b45      	ldr	r3, [pc, #276]	; (800726c <Display_info+0x57c>)
 8007158:	781b      	ldrb	r3, [r3, #0]
 800715a:	f083 0301 	eor.w	r3, r3, #1
 800715e:	b2db      	uxtb	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	d023      	beq.n	80071ac <Display_info+0x4bc>
		  	{
		  		ssd1306_SetCursor(60, 23);
 8007164:	2117      	movs	r1, #23
 8007166:	203c      	movs	r0, #60	; 0x3c
 8007168:	f000 fb30 	bl	80077cc <ssd1306_SetCursor>
		  		snprintf(trans_str, 63, "%.2fA", Current += 1);
 800716c:	4b3d      	ldr	r3, [pc, #244]	; (8007264 <Display_info+0x574>)
 800716e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007172:	f04f 0200 	mov.w	r2, #0
 8007176:	4b3c      	ldr	r3, [pc, #240]	; (8007268 <Display_info+0x578>)
 8007178:	f7f9 f802 	bl	8000180 <__adddf3>
 800717c:	4602      	mov	r2, r0
 800717e:	460b      	mov	r3, r1
 8007180:	4938      	ldr	r1, [pc, #224]	; (8007264 <Display_info+0x574>)
 8007182:	e9c1 2300 	strd	r2, r3, [r1]
 8007186:	4b37      	ldr	r3, [pc, #220]	; (8007264 <Display_info+0x574>)
 8007188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718c:	e9cd 2300 	strd	r2, r3, [sp]
 8007190:	4a3b      	ldr	r2, [pc, #236]	; (8007280 <Display_info+0x590>)
 8007192:	213f      	movs	r1, #63	; 0x3f
 8007194:	483b      	ldr	r0, [pc, #236]	; (8007284 <Display_info+0x594>)
 8007196:	f005 fed5 	bl	800cf44 <sniprintf>
		  		ssd1306_WriteString(trans_str, Font_11x18, White);
 800719a:	4a37      	ldr	r2, [pc, #220]	; (8007278 <Display_info+0x588>)
 800719c:	2301      	movs	r3, #1
 800719e:	ca06      	ldmia	r2, {r1, r2}
 80071a0:	4838      	ldr	r0, [pc, #224]	; (8007284 <Display_info+0x594>)
 80071a2:	f000 faed 	bl	8007780 <ssd1306_WriteString>
		  		ssd1306_UpdateScreen(&hi2c2);
 80071a6:	4838      	ldr	r0, [pc, #224]	; (8007288 <Display_info+0x598>)
 80071a8:	f000 f9d8 	bl	800755c <ssd1306_UpdateScreen>
		  	}
		  	What_Time = 0;
 80071ac:	4b37      	ldr	r3, [pc, #220]	; (800728c <Display_info+0x59c>)
 80071ae:	2200      	movs	r2, #0
 80071b0:	701a      	strb	r2, [r3, #0]
	    if(!long_state2)
 80071b2:	e048      	b.n	8007246 <Display_info+0x556>
//	    	SEND_str("SHORT_PRESS_BT2\n");
	    }
	}
	else if(key3_state == true && short_state3 && (ms - time_key3) > 100)
 80071b4:	787b      	ldrb	r3, [r7, #1]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d045      	beq.n	8007246 <Display_info+0x556>
 80071ba:	4b38      	ldr	r3, [pc, #224]	; (800729c <Display_info+0x5ac>)
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d041      	beq.n	8007246 <Display_info+0x556>
 80071c2:	4b37      	ldr	r3, [pc, #220]	; (80072a0 <Display_info+0x5b0>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	1ad3      	subs	r3, r2, r3
 80071ca:	2b64      	cmp	r3, #100	; 0x64
 80071cc:	d93b      	bls.n	8007246 <Display_info+0x556>
	{
	    short_state3 = false;
 80071ce:	4b33      	ldr	r3, [pc, #204]	; (800729c <Display_info+0x5ac>)
 80071d0:	2200      	movs	r2, #0
 80071d2:	701a      	strb	r2, [r3, #0]
	    time_key3 = ms;
 80071d4:	4a32      	ldr	r2, [pc, #200]	; (80072a0 <Display_info+0x5b0>)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6013      	str	r3, [r2, #0]

	    if(!long_state3)
 80071da:	4b32      	ldr	r3, [pc, #200]	; (80072a4 <Display_info+0x5b4>)
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	f083 0301 	eor.w	r3, r3, #1
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d02e      	beq.n	8007246 <Display_info+0x556>
	    {
		  	if(!display_Sleep)
 80071e8:	4b20      	ldr	r3, [pc, #128]	; (800726c <Display_info+0x57c>)
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	f083 0301 	eor.w	r3, r3, #1
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d023      	beq.n	800723e <Display_info+0x54e>
		  	{
			  	ssd1306_SetCursor(60, 23);
 80071f6:	2117      	movs	r1, #23
 80071f8:	203c      	movs	r0, #60	; 0x3c
 80071fa:	f000 fae7 	bl	80077cc <ssd1306_SetCursor>
			  	snprintf(trans_str, 63, "%.2fA", Current += 0.1);
 80071fe:	4b19      	ldr	r3, [pc, #100]	; (8007264 <Display_info+0x574>)
 8007200:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007204:	a312      	add	r3, pc, #72	; (adr r3, 8007250 <Display_info+0x560>)
 8007206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720a:	f7f8 ffb9 	bl	8000180 <__adddf3>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4914      	ldr	r1, [pc, #80]	; (8007264 <Display_info+0x574>)
 8007214:	e9c1 2300 	strd	r2, r3, [r1]
 8007218:	4b12      	ldr	r3, [pc, #72]	; (8007264 <Display_info+0x574>)
 800721a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721e:	e9cd 2300 	strd	r2, r3, [sp]
 8007222:	4a17      	ldr	r2, [pc, #92]	; (8007280 <Display_info+0x590>)
 8007224:	213f      	movs	r1, #63	; 0x3f
 8007226:	4817      	ldr	r0, [pc, #92]	; (8007284 <Display_info+0x594>)
 8007228:	f005 fe8c 	bl	800cf44 <sniprintf>
			  	ssd1306_WriteString(trans_str, Font_11x18, White);
 800722c:	4a12      	ldr	r2, [pc, #72]	; (8007278 <Display_info+0x588>)
 800722e:	2301      	movs	r3, #1
 8007230:	ca06      	ldmia	r2, {r1, r2}
 8007232:	4814      	ldr	r0, [pc, #80]	; (8007284 <Display_info+0x594>)
 8007234:	f000 faa4 	bl	8007780 <ssd1306_WriteString>
			  	ssd1306_UpdateScreen(&hi2c2);
 8007238:	4813      	ldr	r0, [pc, #76]	; (8007288 <Display_info+0x598>)
 800723a:	f000 f98f 	bl	800755c <ssd1306_UpdateScreen>
		  	}
		  	What_Time = 0;
 800723e:	4b13      	ldr	r3, [pc, #76]	; (800728c <Display_info+0x59c>)
 8007240:	2200      	movs	r2, #0
 8007242:	701a      	strb	r2, [r3, #0]
//		  	ssd1306_UpdateScreen(&hi2c2);
//	  	}
//	  	What_Time = 0;
//	  	RIGHT_NUM = false;
//	}
}
 8007244:	e7ff      	b.n	8007246 <Display_info+0x556>
 8007246:	bf00      	nop
 8007248:	3708      	adds	r7, #8
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	9999999a 	.word	0x9999999a
 8007254:	3fb99999 	.word	0x3fb99999
 8007258:	20001918 	.word	0x20001918
 800725c:	20001920 	.word	0x20001920
 8007260:	2000191b 	.word	0x2000191b
 8007264:	20000b88 	.word	0x20000b88
 8007268:	3ff00000 	.word	0x3ff00000
 800726c:	20000b83 	.word	0x20000b83
 8007270:	40240000 	.word	0x40240000
 8007274:	40260000 	.word	0x40260000
 8007278:	20000014 	.word	0x20000014
 800727c:	0801058c 	.word	0x0801058c
 8007280:	08010568 	.word	0x08010568
 8007284:	20000b38 	.word	0x20000b38
 8007288:	20000adc 	.word	0x20000adc
 800728c:	20000b80 	.word	0x20000b80
 8007290:	20001919 	.word	0x20001919
 8007294:	20001924 	.word	0x20001924
 8007298:	2000191c 	.word	0x2000191c
 800729c:	2000191a 	.word	0x2000191a
 80072a0:	20001928 	.word	0x20001928
 80072a4:	2000191d 	.word	0x2000191d

080072a8 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af04      	add	r7, sp, #16
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	460b      	mov	r3, r1
 80072b2:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 80072b4:	230a      	movs	r3, #10
 80072b6:	9302      	str	r3, [sp, #8]
 80072b8:	2301      	movs	r3, #1
 80072ba:	9301      	str	r3, [sp, #4]
 80072bc:	1cfb      	adds	r3, r7, #3
 80072be:	9300      	str	r3, [sp, #0]
 80072c0:	2301      	movs	r3, #1
 80072c2:	2200      	movs	r2, #0
 80072c4:	2178      	movs	r1, #120	; 0x78
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f001 feb6 	bl	8009038 <HAL_I2C_Mem_Write>
 80072cc:	4603      	mov	r3, r0
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3708      	adds	r7, #8
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
	...

080072d8 <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 80072e0:	2064      	movs	r0, #100	; 0x64
 80072e2:	f000 fc9d 	bl	8007c20 <HAL_Delay>
    int status = 0;
 80072e6:	2300      	movs	r3, #0
 80072e8:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 80072ea:	21ae      	movs	r1, #174	; 0xae
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f7ff ffdb 	bl	80072a8 <ssd1306_WriteCommand>
 80072f2:	4603      	mov	r3, r0
 80072f4:	461a      	mov	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	4413      	add	r3, r2
 80072fa:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 80072fc:	2120      	movs	r1, #32
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f7ff ffd2 	bl	80072a8 <ssd1306_WriteCommand>
 8007304:	4603      	mov	r3, r0
 8007306:	461a      	mov	r2, r3
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	4413      	add	r3, r2
 800730c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800730e:	2110      	movs	r1, #16
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f7ff ffc9 	bl	80072a8 <ssd1306_WriteCommand>
 8007316:	4603      	mov	r3, r0
 8007318:	461a      	mov	r2, r3
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	4413      	add	r3, r2
 800731e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 8007320:	21b0      	movs	r1, #176	; 0xb0
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7ff ffc0 	bl	80072a8 <ssd1306_WriteCommand>
 8007328:	4603      	mov	r3, r0
 800732a:	461a      	mov	r2, r3
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	4413      	add	r3, r2
 8007330:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 8007332:	21c8      	movs	r1, #200	; 0xc8
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f7ff ffb7 	bl	80072a8 <ssd1306_WriteCommand>
 800733a:	4603      	mov	r3, r0
 800733c:	461a      	mov	r2, r3
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4413      	add	r3, r2
 8007342:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8007344:	2100      	movs	r1, #0
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f7ff ffae 	bl	80072a8 <ssd1306_WriteCommand>
 800734c:	4603      	mov	r3, r0
 800734e:	461a      	mov	r2, r3
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4413      	add	r3, r2
 8007354:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8007356:	2110      	movs	r1, #16
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f7ff ffa5 	bl	80072a8 <ssd1306_WriteCommand>
 800735e:	4603      	mov	r3, r0
 8007360:	461a      	mov	r2, r3
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	4413      	add	r3, r2
 8007366:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8007368:	2140      	movs	r1, #64	; 0x40
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f7ff ff9c 	bl	80072a8 <ssd1306_WriteCommand>
 8007370:	4603      	mov	r3, r0
 8007372:	461a      	mov	r2, r3
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	4413      	add	r3, r2
 8007378:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 800737a:	2181      	movs	r1, #129	; 0x81
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f7ff ff93 	bl	80072a8 <ssd1306_WriteCommand>
 8007382:	4603      	mov	r3, r0
 8007384:	461a      	mov	r2, r3
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	4413      	add	r3, r2
 800738a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 800738c:	21ff      	movs	r1, #255	; 0xff
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7ff ff8a 	bl	80072a8 <ssd1306_WriteCommand>
 8007394:	4603      	mov	r3, r0
 8007396:	461a      	mov	r2, r3
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	4413      	add	r3, r2
 800739c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 800739e:	21a1      	movs	r1, #161	; 0xa1
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f7ff ff81 	bl	80072a8 <ssd1306_WriteCommand>
 80073a6:	4603      	mov	r3, r0
 80073a8:	461a      	mov	r2, r3
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	4413      	add	r3, r2
 80073ae:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 80073b0:	21a6      	movs	r1, #166	; 0xa6
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f7ff ff78 	bl	80072a8 <ssd1306_WriteCommand>
 80073b8:	4603      	mov	r3, r0
 80073ba:	461a      	mov	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	4413      	add	r3, r2
 80073c0:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 80073c2:	21a8      	movs	r1, #168	; 0xa8
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f7ff ff6f 	bl	80072a8 <ssd1306_WriteCommand>
 80073ca:	4603      	mov	r3, r0
 80073cc:	461a      	mov	r2, r3
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	4413      	add	r3, r2
 80073d2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 80073d4:	213f      	movs	r1, #63	; 0x3f
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f7ff ff66 	bl	80072a8 <ssd1306_WriteCommand>
 80073dc:	4603      	mov	r3, r0
 80073de:	461a      	mov	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	4413      	add	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80073e6:	21a4      	movs	r1, #164	; 0xa4
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f7ff ff5d 	bl	80072a8 <ssd1306_WriteCommand>
 80073ee:	4603      	mov	r3, r0
 80073f0:	461a      	mov	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	4413      	add	r3, r2
 80073f6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 80073f8:	21d3      	movs	r1, #211	; 0xd3
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f7ff ff54 	bl	80072a8 <ssd1306_WriteCommand>
 8007400:	4603      	mov	r3, r0
 8007402:	461a      	mov	r2, r3
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4413      	add	r3, r2
 8007408:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 800740a:	2100      	movs	r1, #0
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f7ff ff4b 	bl	80072a8 <ssd1306_WriteCommand>
 8007412:	4603      	mov	r3, r0
 8007414:	461a      	mov	r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	4413      	add	r3, r2
 800741a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 800741c:	21d5      	movs	r1, #213	; 0xd5
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f7ff ff42 	bl	80072a8 <ssd1306_WriteCommand>
 8007424:	4603      	mov	r3, r0
 8007426:	461a      	mov	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	4413      	add	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 800742e:	21f0      	movs	r1, #240	; 0xf0
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f7ff ff39 	bl	80072a8 <ssd1306_WriteCommand>
 8007436:	4603      	mov	r3, r0
 8007438:	461a      	mov	r2, r3
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	4413      	add	r3, r2
 800743e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8007440:	21d9      	movs	r1, #217	; 0xd9
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7ff ff30 	bl	80072a8 <ssd1306_WriteCommand>
 8007448:	4603      	mov	r3, r0
 800744a:	461a      	mov	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	4413      	add	r3, r2
 8007450:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 8007452:	2122      	movs	r1, #34	; 0x22
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f7ff ff27 	bl	80072a8 <ssd1306_WriteCommand>
 800745a:	4603      	mov	r3, r0
 800745c:	461a      	mov	r2, r3
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	4413      	add	r3, r2
 8007462:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8007464:	21da      	movs	r1, #218	; 0xda
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7ff ff1e 	bl	80072a8 <ssd1306_WriteCommand>
 800746c:	4603      	mov	r3, r0
 800746e:	461a      	mov	r2, r3
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	4413      	add	r3, r2
 8007474:	60fb      	str	r3, [r7, #12]
#ifdef SSD1306_COM_LR_REMAP
    status += ssd1306_WriteCommand(hi2c, 0x32);   // Enable COM left/right remap
#else
    status += ssd1306_WriteCommand(hi2c, 0x12);   // Do not use COM left/right remap
 8007476:	2112      	movs	r1, #18
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f7ff ff15 	bl	80072a8 <ssd1306_WriteCommand>
 800747e:	4603      	mov	r3, r0
 8007480:	461a      	mov	r2, r3
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	4413      	add	r3, r2
 8007486:	60fb      	str	r3, [r7, #12]
#endif // SSD1306_COM_LR_REMAP

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 8007488:	21db      	movs	r1, #219	; 0xdb
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f7ff ff0c 	bl	80072a8 <ssd1306_WriteCommand>
 8007490:	4603      	mov	r3, r0
 8007492:	461a      	mov	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	4413      	add	r3, r2
 8007498:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 800749a:	2120      	movs	r1, #32
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f7ff ff03 	bl	80072a8 <ssd1306_WriteCommand>
 80074a2:	4603      	mov	r3, r0
 80074a4:	461a      	mov	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4413      	add	r3, r2
 80074aa:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 80074ac:	218d      	movs	r1, #141	; 0x8d
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f7ff fefa 	bl	80072a8 <ssd1306_WriteCommand>
 80074b4:	4603      	mov	r3, r0
 80074b6:	461a      	mov	r2, r3
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4413      	add	r3, r2
 80074bc:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 80074be:	2114      	movs	r1, #20
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f7ff fef1 	bl	80072a8 <ssd1306_WriteCommand>
 80074c6:	4603      	mov	r3, r0
 80074c8:	461a      	mov	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	4413      	add	r3, r2
 80074ce:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 80074d0:	21af      	movs	r1, #175	; 0xaf
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7ff fee8 	bl	80072a8 <ssd1306_WriteCommand>
 80074d8:	4603      	mov	r3, r0
 80074da:	461a      	mov	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4413      	add	r3, r2
 80074e0:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d001      	beq.n	80074ec <ssd1306_Init+0x214>
        return 1;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e00f      	b.n	800750c <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 80074ec:	2000      	movs	r0, #0
 80074ee:	f000 f813 	bl	8007518 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f832 	bl	800755c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80074f8:	4b06      	ldr	r3, [pc, #24]	; (8007514 <ssd1306_Init+0x23c>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80074fe:	4b05      	ldr	r3, [pc, #20]	; (8007514 <ssd1306_Init+0x23c>)
 8007500:	2200      	movs	r2, #0
 8007502:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8007504:	4b03      	ldr	r3, [pc, #12]	; (8007514 <ssd1306_Init+0x23c>)
 8007506:	2201      	movs	r2, #1
 8007508:	715a      	strb	r2, [r3, #5]

    return 0;
 800750a:	2300      	movs	r3, #0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	20001d2c 	.word	0x20001d2c

08007518 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	4603      	mov	r3, r0
 8007520:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8007522:	2300      	movs	r3, #0
 8007524:	60fb      	str	r3, [r7, #12]
 8007526:	e00d      	b.n	8007544 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8007528:	79fb      	ldrb	r3, [r7, #7]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d101      	bne.n	8007532 <ssd1306_Fill+0x1a>
 800752e:	2100      	movs	r1, #0
 8007530:	e000      	b.n	8007534 <ssd1306_Fill+0x1c>
 8007532:	21ff      	movs	r1, #255	; 0xff
 8007534:	4a08      	ldr	r2, [pc, #32]	; (8007558 <ssd1306_Fill+0x40>)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	4413      	add	r3, r2
 800753a:	460a      	mov	r2, r1
 800753c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	3301      	adds	r3, #1
 8007542:	60fb      	str	r3, [r7, #12]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800754a:	d3ed      	bcc.n	8007528 <ssd1306_Fill+0x10>
    }
}
 800754c:	bf00      	nop
 800754e:	bf00      	nop
 8007550:	3714      	adds	r7, #20
 8007552:	46bd      	mov	sp, r7
 8007554:	bc80      	pop	{r7}
 8007556:	4770      	bx	lr
 8007558:	2000192c 	.word	0x2000192c

0800755c <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b088      	sub	sp, #32
 8007560:	af04      	add	r7, sp, #16
 8007562:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 8007564:	2300      	movs	r3, #0
 8007566:	73fb      	strb	r3, [r7, #15]
 8007568:	e020      	b.n	80075ac <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 800756a:	7bfb      	ldrb	r3, [r7, #15]
 800756c:	3b50      	subs	r3, #80	; 0x50
 800756e:	b2db      	uxtb	r3, r3
 8007570:	4619      	mov	r1, r3
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f7ff fe98 	bl	80072a8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8007578:	2100      	movs	r1, #0
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f7ff fe94 	bl	80072a8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 8007580:	2110      	movs	r1, #16
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7ff fe90 	bl	80072a8 <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8007588:	7bfb      	ldrb	r3, [r7, #15]
 800758a:	01db      	lsls	r3, r3, #7
 800758c:	4a0b      	ldr	r2, [pc, #44]	; (80075bc <ssd1306_UpdateScreen+0x60>)
 800758e:	4413      	add	r3, r2
 8007590:	2264      	movs	r2, #100	; 0x64
 8007592:	9202      	str	r2, [sp, #8]
 8007594:	2280      	movs	r2, #128	; 0x80
 8007596:	9201      	str	r2, [sp, #4]
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	2301      	movs	r3, #1
 800759c:	2240      	movs	r2, #64	; 0x40
 800759e:	2178      	movs	r1, #120	; 0x78
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f001 fd49 	bl	8009038 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 80075a6:	7bfb      	ldrb	r3, [r7, #15]
 80075a8:	3301      	adds	r3, #1
 80075aa:	73fb      	strb	r3, [r7, #15]
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
 80075ae:	2b07      	cmp	r3, #7
 80075b0:	d9db      	bls.n	800756a <ssd1306_UpdateScreen+0xe>
    }
}
 80075b2:	bf00      	nop
 80075b4:	bf00      	nop
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	2000192c 	.word	0x2000192c

080075c0 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	4603      	mov	r3, r0
 80075c8:	71fb      	strb	r3, [r7, #7]
 80075ca:	460b      	mov	r3, r1
 80075cc:	71bb      	strb	r3, [r7, #6]
 80075ce:	4613      	mov	r3, r2
 80075d0:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 80075d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	db48      	blt.n	800766c <ssd1306_DrawPixel+0xac>
 80075da:	79bb      	ldrb	r3, [r7, #6]
 80075dc:	2b3f      	cmp	r3, #63	; 0x3f
 80075de:	d845      	bhi.n	800766c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 80075e0:	4b25      	ldr	r3, [pc, #148]	; (8007678 <ssd1306_DrawPixel+0xb8>)
 80075e2:	791b      	ldrb	r3, [r3, #4]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d006      	beq.n	80075f6 <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 80075e8:	797b      	ldrb	r3, [r7, #5]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	bf0c      	ite	eq
 80075ee:	2301      	moveq	r3, #1
 80075f0:	2300      	movne	r3, #0
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 80075f6:	797b      	ldrb	r3, [r7, #5]
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d11a      	bne.n	8007632 <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80075fc:	79fa      	ldrb	r2, [r7, #7]
 80075fe:	79bb      	ldrb	r3, [r7, #6]
 8007600:	08db      	lsrs	r3, r3, #3
 8007602:	b2d8      	uxtb	r0, r3
 8007604:	4603      	mov	r3, r0
 8007606:	01db      	lsls	r3, r3, #7
 8007608:	4413      	add	r3, r2
 800760a:	4a1c      	ldr	r2, [pc, #112]	; (800767c <ssd1306_DrawPixel+0xbc>)
 800760c:	5cd3      	ldrb	r3, [r2, r3]
 800760e:	b25a      	sxtb	r2, r3
 8007610:	79bb      	ldrb	r3, [r7, #6]
 8007612:	f003 0307 	and.w	r3, r3, #7
 8007616:	2101      	movs	r1, #1
 8007618:	fa01 f303 	lsl.w	r3, r1, r3
 800761c:	b25b      	sxtb	r3, r3
 800761e:	4313      	orrs	r3, r2
 8007620:	b259      	sxtb	r1, r3
 8007622:	79fa      	ldrb	r2, [r7, #7]
 8007624:	4603      	mov	r3, r0
 8007626:	01db      	lsls	r3, r3, #7
 8007628:	4413      	add	r3, r2
 800762a:	b2c9      	uxtb	r1, r1
 800762c:	4a13      	ldr	r2, [pc, #76]	; (800767c <ssd1306_DrawPixel+0xbc>)
 800762e:	54d1      	strb	r1, [r2, r3]
 8007630:	e01d      	b.n	800766e <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8007632:	79fa      	ldrb	r2, [r7, #7]
 8007634:	79bb      	ldrb	r3, [r7, #6]
 8007636:	08db      	lsrs	r3, r3, #3
 8007638:	b2d8      	uxtb	r0, r3
 800763a:	4603      	mov	r3, r0
 800763c:	01db      	lsls	r3, r3, #7
 800763e:	4413      	add	r3, r2
 8007640:	4a0e      	ldr	r2, [pc, #56]	; (800767c <ssd1306_DrawPixel+0xbc>)
 8007642:	5cd3      	ldrb	r3, [r2, r3]
 8007644:	b25a      	sxtb	r2, r3
 8007646:	79bb      	ldrb	r3, [r7, #6]
 8007648:	f003 0307 	and.w	r3, r3, #7
 800764c:	2101      	movs	r1, #1
 800764e:	fa01 f303 	lsl.w	r3, r1, r3
 8007652:	b25b      	sxtb	r3, r3
 8007654:	43db      	mvns	r3, r3
 8007656:	b25b      	sxtb	r3, r3
 8007658:	4013      	ands	r3, r2
 800765a:	b259      	sxtb	r1, r3
 800765c:	79fa      	ldrb	r2, [r7, #7]
 800765e:	4603      	mov	r3, r0
 8007660:	01db      	lsls	r3, r3, #7
 8007662:	4413      	add	r3, r2
 8007664:	b2c9      	uxtb	r1, r1
 8007666:	4a05      	ldr	r2, [pc, #20]	; (800767c <ssd1306_DrawPixel+0xbc>)
 8007668:	54d1      	strb	r1, [r2, r3]
 800766a:	e000      	b.n	800766e <ssd1306_DrawPixel+0xae>
        return;
 800766c:	bf00      	nop
    }
}
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	bc80      	pop	{r7}
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	20001d2c 	.word	0x20001d2c
 800767c:	2000192c 	.word	0x2000192c

08007680 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8007680:	b590      	push	{r4, r7, lr}
 8007682:	b089      	sub	sp, #36	; 0x24
 8007684:	af00      	add	r7, sp, #0
 8007686:	4604      	mov	r4, r0
 8007688:	1d38      	adds	r0, r7, #4
 800768a:	e880 0006 	stmia.w	r0, {r1, r2}
 800768e:	461a      	mov	r2, r3
 8007690:	4623      	mov	r3, r4
 8007692:	73fb      	strb	r3, [r7, #15]
 8007694:	4613      	mov	r3, r2
 8007696:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8007698:	4b38      	ldr	r3, [pc, #224]	; (800777c <ssd1306_WriteChar+0xfc>)
 800769a:	881b      	ldrh	r3, [r3, #0]
 800769c:	461a      	mov	r2, r3
 800769e:	793b      	ldrb	r3, [r7, #4]
 80076a0:	4413      	add	r3, r2
 80076a2:	2b7f      	cmp	r3, #127	; 0x7f
 80076a4:	dc06      	bgt.n	80076b4 <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80076a6:	4b35      	ldr	r3, [pc, #212]	; (800777c <ssd1306_WriteChar+0xfc>)
 80076a8:	885b      	ldrh	r3, [r3, #2]
 80076aa:	461a      	mov	r2, r3
 80076ac:	797b      	ldrb	r3, [r7, #5]
 80076ae:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80076b0:	2b3f      	cmp	r3, #63	; 0x3f
 80076b2:	dd01      	ble.n	80076b8 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 80076b4:	2300      	movs	r3, #0
 80076b6:	e05d      	b.n	8007774 <ssd1306_WriteChar+0xf4>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 80076b8:	2300      	movs	r3, #0
 80076ba:	61fb      	str	r3, [r7, #28]
 80076bc:	e04c      	b.n	8007758 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80076be:	68ba      	ldr	r2, [r7, #8]
 80076c0:	7bfb      	ldrb	r3, [r7, #15]
 80076c2:	3b20      	subs	r3, #32
 80076c4:	7979      	ldrb	r1, [r7, #5]
 80076c6:	fb01 f303 	mul.w	r3, r1, r3
 80076ca:	4619      	mov	r1, r3
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	440b      	add	r3, r1
 80076d0:	005b      	lsls	r3, r3, #1
 80076d2:	4413      	add	r3, r2
 80076d4:	881b      	ldrh	r3, [r3, #0]
 80076d6:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 80076d8:	2300      	movs	r3, #0
 80076da:	61bb      	str	r3, [r7, #24]
 80076dc:	e034      	b.n	8007748 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	fa02 f303 	lsl.w	r3, r2, r3
 80076e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d012      	beq.n	8007714 <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80076ee:	4b23      	ldr	r3, [pc, #140]	; (800777c <ssd1306_WriteChar+0xfc>)
 80076f0:	881b      	ldrh	r3, [r3, #0]
 80076f2:	b2da      	uxtb	r2, r3
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	4413      	add	r3, r2
 80076fa:	b2d8      	uxtb	r0, r3
 80076fc:	4b1f      	ldr	r3, [pc, #124]	; (800777c <ssd1306_WriteChar+0xfc>)
 80076fe:	885b      	ldrh	r3, [r3, #2]
 8007700:	b2da      	uxtb	r2, r3
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	b2db      	uxtb	r3, r3
 8007706:	4413      	add	r3, r2
 8007708:	b2db      	uxtb	r3, r3
 800770a:	7bba      	ldrb	r2, [r7, #14]
 800770c:	4619      	mov	r1, r3
 800770e:	f7ff ff57 	bl	80075c0 <ssd1306_DrawPixel>
 8007712:	e016      	b.n	8007742 <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8007714:	4b19      	ldr	r3, [pc, #100]	; (800777c <ssd1306_WriteChar+0xfc>)
 8007716:	881b      	ldrh	r3, [r3, #0]
 8007718:	b2da      	uxtb	r2, r3
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	b2db      	uxtb	r3, r3
 800771e:	4413      	add	r3, r2
 8007720:	b2d8      	uxtb	r0, r3
 8007722:	4b16      	ldr	r3, [pc, #88]	; (800777c <ssd1306_WriteChar+0xfc>)
 8007724:	885b      	ldrh	r3, [r3, #2]
 8007726:	b2da      	uxtb	r2, r3
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	b2db      	uxtb	r3, r3
 800772c:	4413      	add	r3, r2
 800772e:	b2d9      	uxtb	r1, r3
 8007730:	7bbb      	ldrb	r3, [r7, #14]
 8007732:	2b00      	cmp	r3, #0
 8007734:	bf0c      	ite	eq
 8007736:	2301      	moveq	r3, #1
 8007738:	2300      	movne	r3, #0
 800773a:	b2db      	uxtb	r3, r3
 800773c:	461a      	mov	r2, r3
 800773e:	f7ff ff3f 	bl	80075c0 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	3301      	adds	r3, #1
 8007746:	61bb      	str	r3, [r7, #24]
 8007748:	793b      	ldrb	r3, [r7, #4]
 800774a:	461a      	mov	r2, r3
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	4293      	cmp	r3, r2
 8007750:	d3c5      	bcc.n	80076de <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	3301      	adds	r3, #1
 8007756:	61fb      	str	r3, [r7, #28]
 8007758:	797b      	ldrb	r3, [r7, #5]
 800775a:	461a      	mov	r2, r3
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	4293      	cmp	r3, r2
 8007760:	d3ad      	bcc.n	80076be <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8007762:	4b06      	ldr	r3, [pc, #24]	; (800777c <ssd1306_WriteChar+0xfc>)
 8007764:	881a      	ldrh	r2, [r3, #0]
 8007766:	793b      	ldrb	r3, [r7, #4]
 8007768:	b29b      	uxth	r3, r3
 800776a:	4413      	add	r3, r2
 800776c:	b29a      	uxth	r2, r3
 800776e:	4b03      	ldr	r3, [pc, #12]	; (800777c <ssd1306_WriteChar+0xfc>)
 8007770:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8007772:	7bfb      	ldrb	r3, [r7, #15]
}
 8007774:	4618      	mov	r0, r3
 8007776:	3724      	adds	r7, #36	; 0x24
 8007778:	46bd      	mov	sp, r7
 800777a:	bd90      	pop	{r4, r7, pc}
 800777c:	20001d2c 	.word	0x20001d2c

08007780 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	1d38      	adds	r0, r7, #4
 800778a:	e880 0006 	stmia.w	r0, {r1, r2}
 800778e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8007790:	e012      	b.n	80077b8 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	7818      	ldrb	r0, [r3, #0]
 8007796:	78fb      	ldrb	r3, [r7, #3]
 8007798:	1d3a      	adds	r2, r7, #4
 800779a:	ca06      	ldmia	r2, {r1, r2}
 800779c:	f7ff ff70 	bl	8007680 <ssd1306_WriteChar>
 80077a0:	4603      	mov	r3, r0
 80077a2:	461a      	mov	r2, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d002      	beq.n	80077b2 <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	e008      	b.n	80077c4 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	3301      	adds	r3, #1
 80077b6:	60fb      	str	r3, [r7, #12]
    while (*str)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1e8      	bne.n	8007792 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	781b      	ldrb	r3, [r3, #0]
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3710      	adds	r7, #16
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	4603      	mov	r3, r0
 80077d4:	460a      	mov	r2, r1
 80077d6:	71fb      	strb	r3, [r7, #7]
 80077d8:	4613      	mov	r3, r2
 80077da:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80077dc:	79fb      	ldrb	r3, [r7, #7]
 80077de:	b29a      	uxth	r2, r3
 80077e0:	4b05      	ldr	r3, [pc, #20]	; (80077f8 <ssd1306_SetCursor+0x2c>)
 80077e2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80077e4:	79bb      	ldrb	r3, [r7, #6]
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	4b03      	ldr	r3, [pc, #12]	; (80077f8 <ssd1306_SetCursor+0x2c>)
 80077ea:	805a      	strh	r2, [r3, #2]
}
 80077ec:	bf00      	nop
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bc80      	pop	{r7}
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop
 80077f8:	20001d2c 	.word	0x20001d2c

080077fc <Direction_Move>:
extern uint16_t Compare_2;
extern uint16_t Compare_3;

//     /
void Direction_Move(void)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	af00      	add	r7, sp, #0
	if(Forward)	// 
 8007800:	4b43      	ldr	r3, [pc, #268]	; (8007910 <Direction_Move+0x114>)
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d02d      	beq.n	8007864 <Direction_Move+0x68>
	{
		DirMove_CLOSEmcu = false;
 8007808:	4b42      	ldr	r3, [pc, #264]	; (8007914 <Direction_Move+0x118>)
 800780a:	2200      	movs	r2, #0
 800780c:	701a      	strb	r2, [r3, #0]
		Forward = false;
 800780e:	4b40      	ldr	r3, [pc, #256]	; (8007910 <Direction_Move+0x114>)
 8007810:	2200      	movs	r2, #0
 8007812:	701a      	strb	r2, [r3, #0]

		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);	//Stop timer two channel four	(AREV)
 8007814:	210c      	movs	r1, #12
 8007816:	4840      	ldr	r0, [pc, #256]	; (8007918 <Direction_Move+0x11c>)
 8007818:	f003 fd5e 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);	//Stop timer three channel one	(BFWD)
 800781c:	2100      	movs	r1, #0
 800781e:	483f      	ldr	r0, [pc, #252]	; (800791c <Direction_Move+0x120>)
 8007820:	f003 fd5a 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4);	//Stop timer four channel four	(CREV)
 8007824:	210c      	movs	r1, #12
 8007826:	483e      	ldr	r0, [pc, #248]	; (8007920 <Direction_Move+0x124>)
 8007828:	f003 fd56 	bl	800b2d8 <HAL_TIM_PWM_Stop>

		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	//Run timer two channel one		(AFWD)
 800782c:	2100      	movs	r1, #0
 800782e:	483a      	ldr	r0, [pc, #232]	; (8007918 <Direction_Move+0x11c>)
 8007830:	f003 fcb0 	bl	800b194 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	//Run timer three channel one	(BFWD)
 8007834:	2100      	movs	r1, #0
 8007836:	4839      	ldr	r0, [pc, #228]	; (800791c <Direction_Move+0x120>)
 8007838:	f003 fcac 	bl	800b194 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);	//Run timer four channel one	(CFWD)
 800783c:	2100      	movs	r1, #0
 800783e:	4838      	ldr	r0, [pc, #224]	; (8007920 <Direction_Move+0x124>)
 8007840:	f003 fca8 	bl	800b194 <HAL_TIM_PWM_Start>

		DirMove_OPENmcu = true;
 8007844:	4b37      	ldr	r3, [pc, #220]	; (8007924 <Direction_Move+0x128>)
 8007846:	2201      	movs	r2, #1
 8007848:	701a      	strb	r2, [r3, #0]

		Compare_1 = 9000;
 800784a:	4b37      	ldr	r3, [pc, #220]	; (8007928 <Direction_Move+0x12c>)
 800784c:	f242 3228 	movw	r2, #9000	; 0x2328
 8007850:	801a      	strh	r2, [r3, #0]
		Compare_2 = 9000;
 8007852:	4b36      	ldr	r3, [pc, #216]	; (800792c <Direction_Move+0x130>)
 8007854:	f242 3228 	movw	r2, #9000	; 0x2328
 8007858:	801a      	strh	r2, [r3, #0]
		Compare_3 = 9000;
 800785a:	4b35      	ldr	r3, [pc, #212]	; (8007930 <Direction_Move+0x134>)
 800785c:	f242 3228 	movw	r2, #9000	; 0x2328
 8007860:	801a      	strh	r2, [r3, #0]
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);	//Stop timer Four channel one	(CFWD)
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4);	//Stop timer four channel four	(CREV)

		Stop = false;
	}
}
 8007862:	e052      	b.n	800790a <Direction_Move+0x10e>
	else if(Reverse)	// 
 8007864:	4b33      	ldr	r3, [pc, #204]	; (8007934 <Direction_Move+0x138>)
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d02d      	beq.n	80078c8 <Direction_Move+0xcc>
		DirMove_OPENmcu = false;
 800786c:	4b2d      	ldr	r3, [pc, #180]	; (8007924 <Direction_Move+0x128>)
 800786e:	2200      	movs	r2, #0
 8007870:	701a      	strb	r2, [r3, #0]
		Reverse = false;
 8007872:	4b30      	ldr	r3, [pc, #192]	; (8007934 <Direction_Move+0x138>)
 8007874:	2200      	movs	r2, #0
 8007876:	701a      	strb	r2, [r3, #0]
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);	//Stop timer two channel one	(AFWD)
 8007878:	2100      	movs	r1, #0
 800787a:	4827      	ldr	r0, [pc, #156]	; (8007918 <Direction_Move+0x11c>)
 800787c:	f003 fd2c 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);	//Stop timer three channel one	(BFWD)
 8007880:	2100      	movs	r1, #0
 8007882:	4826      	ldr	r0, [pc, #152]	; (800791c <Direction_Move+0x120>)
 8007884:	f003 fd28 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);	//Stop timer Four channel one	(CFWD)
 8007888:	2100      	movs	r1, #0
 800788a:	4825      	ldr	r0, [pc, #148]	; (8007920 <Direction_Move+0x124>)
 800788c:	f003 fd24 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);	//Run timer two channel four	(AREV)
 8007890:	210c      	movs	r1, #12
 8007892:	4821      	ldr	r0, [pc, #132]	; (8007918 <Direction_Move+0x11c>)
 8007894:	f003 fc7e 	bl	800b194 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	//Run timer three channel one	(BFWD)
 8007898:	2100      	movs	r1, #0
 800789a:	4820      	ldr	r0, [pc, #128]	; (800791c <Direction_Move+0x120>)
 800789c:	f003 fc7a 	bl	800b194 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);	//Run timer four channel four	(CREV)
 80078a0:	210c      	movs	r1, #12
 80078a2:	481f      	ldr	r0, [pc, #124]	; (8007920 <Direction_Move+0x124>)
 80078a4:	f003 fc76 	bl	800b194 <HAL_TIM_PWM_Start>
		DirMove_CLOSEmcu = true;
 80078a8:	4b1a      	ldr	r3, [pc, #104]	; (8007914 <Direction_Move+0x118>)
 80078aa:	2201      	movs	r2, #1
 80078ac:	701a      	strb	r2, [r3, #0]
		Compare_1 = 9000;
 80078ae:	4b1e      	ldr	r3, [pc, #120]	; (8007928 <Direction_Move+0x12c>)
 80078b0:	f242 3228 	movw	r2, #9000	; 0x2328
 80078b4:	801a      	strh	r2, [r3, #0]
		Compare_2 = 9000;
 80078b6:	4b1d      	ldr	r3, [pc, #116]	; (800792c <Direction_Move+0x130>)
 80078b8:	f242 3228 	movw	r2, #9000	; 0x2328
 80078bc:	801a      	strh	r2, [r3, #0]
		Compare_3 = 9000;
 80078be:	4b1c      	ldr	r3, [pc, #112]	; (8007930 <Direction_Move+0x134>)
 80078c0:	f242 3228 	movw	r2, #9000	; 0x2328
 80078c4:	801a      	strh	r2, [r3, #0]
}
 80078c6:	e020      	b.n	800790a <Direction_Move+0x10e>
	else if(Stop)	// 
 80078c8:	4b1b      	ldr	r3, [pc, #108]	; (8007938 <Direction_Move+0x13c>)
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d01c      	beq.n	800790a <Direction_Move+0x10e>
		DirMove_OPENmcu = false;
 80078d0:	4b14      	ldr	r3, [pc, #80]	; (8007924 <Direction_Move+0x128>)
 80078d2:	2200      	movs	r2, #0
 80078d4:	701a      	strb	r2, [r3, #0]
		DirMove_CLOSEmcu = false;
 80078d6:	4b0f      	ldr	r3, [pc, #60]	; (8007914 <Direction_Move+0x118>)
 80078d8:	2200      	movs	r2, #0
 80078da:	701a      	strb	r2, [r3, #0]
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);	//Stop timer two channel one	(AFWD)
 80078dc:	2100      	movs	r1, #0
 80078de:	480e      	ldr	r0, [pc, #56]	; (8007918 <Direction_Move+0x11c>)
 80078e0:	f003 fcfa 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);	//Stop timer two channel four	(AREV)
 80078e4:	210c      	movs	r1, #12
 80078e6:	480c      	ldr	r0, [pc, #48]	; (8007918 <Direction_Move+0x11c>)
 80078e8:	f003 fcf6 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);	//Stop timer three channel one	(BFWD)
 80078ec:	2100      	movs	r1, #0
 80078ee:	480b      	ldr	r0, [pc, #44]	; (800791c <Direction_Move+0x120>)
 80078f0:	f003 fcf2 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);	//Stop timer Four channel one	(CFWD)
 80078f4:	2100      	movs	r1, #0
 80078f6:	480a      	ldr	r0, [pc, #40]	; (8007920 <Direction_Move+0x124>)
 80078f8:	f003 fcee 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4);	//Stop timer four channel four	(CREV)
 80078fc:	210c      	movs	r1, #12
 80078fe:	4808      	ldr	r0, [pc, #32]	; (8007920 <Direction_Move+0x124>)
 8007900:	f003 fcea 	bl	800b2d8 <HAL_TIM_PWM_Stop>
		Stop = false;
 8007904:	4b0c      	ldr	r3, [pc, #48]	; (8007938 <Direction_Move+0x13c>)
 8007906:	2200      	movs	r2, #0
 8007908:	701a      	strb	r2, [r3, #0]
}
 800790a:	bf00      	nop
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	20000b79 	.word	0x20000b79
 8007914:	20000b7e 	.word	0x20000b7e
 8007918:	200010f4 	.word	0x200010f4
 800791c:	2000113c 	.word	0x2000113c
 8007920:	20001184 	.word	0x20001184
 8007924:	20000b7d 	.word	0x20000b7d
 8007928:	20000b30 	.word	0x20000b30
 800792c:	20000b32 	.word	0x20000b32
 8007930:	20000b34 	.word	0x20000b34
 8007934:	20000b7a 	.word	0x20000b7a
 8007938:	20000b78 	.word	0x20000b78
 800793c:	00000000 	.word	0x00000000

08007940 <Conversion_ADC1>:

//   
// "ADC_value" -  
//    
double Conversion_ADC1(uint16_t ADC_value)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b088      	sub	sp, #32
 8007944:	af00      	add	r7, sp, #0
 8007946:	4603      	mov	r3, r0
 8007948:	80fb      	strh	r3, [r7, #6]
	//The average point is 1605mV
	//Sensitivity 66mV
	//Gain 1.56

	double Amps = 0;
 800794a:	f04f 0200 	mov.w	r2, #0
 800794e:	f04f 0300 	mov.w	r3, #0
 8007952:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double Voltage = 0;
 8007956:	f04f 0200 	mov.w	r2, #0
 800795a:	f04f 0300 	mov.w	r3, #0
 800795e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	const double Resolution = 0.8056640625;
 8007962:	a335      	add	r3, pc, #212	; (adr r3, 8007a38 <Conversion_ADC1+0xf8>)
 8007964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007968:	e9c7 2302 	strd	r2, r3, [r7, #8]
	Voltage = ADC_value * Resolution;
 800796c:	88fb      	ldrh	r3, [r7, #6]
 800796e:	4618      	mov	r0, r3
 8007970:	f7f8 fd52 	bl	8000418 <__aeabi_i2d>
 8007974:	4602      	mov	r2, r0
 8007976:	460b      	mov	r3, r1
 8007978:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800797c:	f7f8 fdb6 	bl	80004ec <__aeabi_dmul>
 8007980:	4602      	mov	r2, r0
 8007982:	460b      	mov	r3, r1
 8007984:	e9c7 2304 	strd	r2, r3, [r7, #16]

	(Voltage >= 1605) ? (Amps += ((Voltage - 1605)/66)*1.56) : (Amps += ((1605 - Voltage)/66)*1.56);
 8007988:	a32d      	add	r3, pc, #180	; (adr r3, 8007a40 <Conversion_ADC1+0x100>)
 800798a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800798e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007992:	f7f9 f831 	bl	80009f8 <__aeabi_dcmpge>
 8007996:	4603      	mov	r3, r0
 8007998:	2b00      	cmp	r3, #0
 800799a:	d023      	beq.n	80079e4 <Conversion_ADC1+0xa4>
 800799c:	a328      	add	r3, pc, #160	; (adr r3, 8007a40 <Conversion_ADC1+0x100>)
 800799e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80079a6:	f7f8 fbe9 	bl	800017c <__aeabi_dsub>
 80079aa:	4602      	mov	r2, r0
 80079ac:	460b      	mov	r3, r1
 80079ae:	4610      	mov	r0, r2
 80079b0:	4619      	mov	r1, r3
 80079b2:	f04f 0200 	mov.w	r2, #0
 80079b6:	4b26      	ldr	r3, [pc, #152]	; (8007a50 <Conversion_ADC1+0x110>)
 80079b8:	f7f8 fec2 	bl	8000740 <__aeabi_ddiv>
 80079bc:	4602      	mov	r2, r0
 80079be:	460b      	mov	r3, r1
 80079c0:	4610      	mov	r0, r2
 80079c2:	4619      	mov	r1, r3
 80079c4:	a320      	add	r3, pc, #128	; (adr r3, 8007a48 <Conversion_ADC1+0x108>)
 80079c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ca:	f7f8 fd8f 	bl	80004ec <__aeabi_dmul>
 80079ce:	4602      	mov	r2, r0
 80079d0:	460b      	mov	r3, r1
 80079d2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80079d6:	f7f8 fbd3 	bl	8000180 <__adddf3>
 80079da:	4602      	mov	r2, r0
 80079dc:	460b      	mov	r3, r1
 80079de:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80079e2:	e022      	b.n	8007a2a <Conversion_ADC1+0xea>
 80079e4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80079e8:	a115      	add	r1, pc, #84	; (adr r1, 8007a40 <Conversion_ADC1+0x100>)
 80079ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079ee:	f7f8 fbc5 	bl	800017c <__aeabi_dsub>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	4610      	mov	r0, r2
 80079f8:	4619      	mov	r1, r3
 80079fa:	f04f 0200 	mov.w	r2, #0
 80079fe:	4b14      	ldr	r3, [pc, #80]	; (8007a50 <Conversion_ADC1+0x110>)
 8007a00:	f7f8 fe9e 	bl	8000740 <__aeabi_ddiv>
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	4610      	mov	r0, r2
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	a30e      	add	r3, pc, #56	; (adr r3, 8007a48 <Conversion_ADC1+0x108>)
 8007a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a12:	f7f8 fd6b 	bl	80004ec <__aeabi_dmul>
 8007a16:	4602      	mov	r2, r0
 8007a18:	460b      	mov	r3, r1
 8007a1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007a1e:	f7f8 fbaf 	bl	8000180 <__adddf3>
 8007a22:	4602      	mov	r2, r0
 8007a24:	460b      	mov	r3, r1
 8007a26:	e9c7 2306 	strd	r2, r3, [r7, #24]

	return Amps;
 8007a2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8007a2e:	4610      	mov	r0, r2
 8007a30:	4619      	mov	r1, r3
 8007a32:	3720      	adds	r7, #32
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}
 8007a38:	00000000 	.word	0x00000000
 8007a3c:	3fe9c800 	.word	0x3fe9c800
 8007a40:	00000000 	.word	0x00000000
 8007a44:	40991400 	.word	0x40991400
 8007a48:	8f5c28f6 	.word	0x8f5c28f6
 8007a4c:	3ff8f5c2 	.word	0x3ff8f5c2
 8007a50:	40508000 	.word	0x40508000

08007a54 <urrent_omparison>:
//          
void urrent_omparison(void)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	af00      	add	r7, sp, #0
    if(cnt == 10)
 8007a58:	4b39      	ldr	r3, [pc, #228]	; (8007b40 <urrent_omparison+0xec>)
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	2b0a      	cmp	r3, #10
 8007a5e:	d141      	bne.n	8007ae4 <urrent_omparison+0x90>
    {
    	run_omparison = true;
 8007a60:	4b38      	ldr	r3, [pc, #224]	; (8007b44 <urrent_omparison+0xf0>)
 8007a62:	2201      	movs	r2, #1
 8007a64:	701a      	strb	r2, [r3, #0]

    	Amps[0] = adcValue[0]/10;
 8007a66:	4b38      	ldr	r3, [pc, #224]	; (8007b48 <urrent_omparison+0xf4>)
 8007a68:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007a6c:	f04f 0200 	mov.w	r2, #0
 8007a70:	4b36      	ldr	r3, [pc, #216]	; (8007b4c <urrent_omparison+0xf8>)
 8007a72:	f7f8 fe65 	bl	8000740 <__aeabi_ddiv>
 8007a76:	4602      	mov	r2, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	4935      	ldr	r1, [pc, #212]	; (8007b50 <urrent_omparison+0xfc>)
 8007a7c:	e9c1 2300 	strd	r2, r3, [r1]
    	Amps[1] = adcValue[1]/10;
 8007a80:	4b31      	ldr	r3, [pc, #196]	; (8007b48 <urrent_omparison+0xf4>)
 8007a82:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8007a86:	f04f 0200 	mov.w	r2, #0
 8007a8a:	4b30      	ldr	r3, [pc, #192]	; (8007b4c <urrent_omparison+0xf8>)
 8007a8c:	f7f8 fe58 	bl	8000740 <__aeabi_ddiv>
 8007a90:	4602      	mov	r2, r0
 8007a92:	460b      	mov	r3, r1
 8007a94:	492e      	ldr	r1, [pc, #184]	; (8007b50 <urrent_omparison+0xfc>)
 8007a96:	e9c1 2302 	strd	r2, r3, [r1, #8]
    	Amps[2] = adcValue[2]/10;
 8007a9a:	4b2b      	ldr	r3, [pc, #172]	; (8007b48 <urrent_omparison+0xf4>)
 8007a9c:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007aa0:	f04f 0200 	mov.w	r2, #0
 8007aa4:	4b29      	ldr	r3, [pc, #164]	; (8007b4c <urrent_omparison+0xf8>)
 8007aa6:	f7f8 fe4b 	bl	8000740 <__aeabi_ddiv>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	460b      	mov	r3, r1
 8007aae:	4928      	ldr	r1, [pc, #160]	; (8007b50 <urrent_omparison+0xfc>)
 8007ab0:	e9c1 2304 	strd	r2, r3, [r1, #16]

      	adcValue[0] = 0.0;
 8007ab4:	4924      	ldr	r1, [pc, #144]	; (8007b48 <urrent_omparison+0xf4>)
 8007ab6:	f04f 0200 	mov.w	r2, #0
 8007aba:	f04f 0300 	mov.w	r3, #0
 8007abe:	e9c1 2300 	strd	r2, r3, [r1]
      	adcValue[1] = 0.0;
 8007ac2:	4921      	ldr	r1, [pc, #132]	; (8007b48 <urrent_omparison+0xf4>)
 8007ac4:	f04f 0200 	mov.w	r2, #0
 8007ac8:	f04f 0300 	mov.w	r3, #0
 8007acc:	e9c1 2302 	strd	r2, r3, [r1, #8]
      	adcValue[2] = 0.0;
 8007ad0:	491d      	ldr	r1, [pc, #116]	; (8007b48 <urrent_omparison+0xf4>)
 8007ad2:	f04f 0200 	mov.w	r2, #0
 8007ad6:	f04f 0300 	mov.w	r3, #0
 8007ada:	e9c1 2304 	strd	r2, r3, [r1, #16]
//    	snprintf(trans_str, 63, "%.2fA\n", Amps[0]);
//    	SEND_str(trans_str);

    	cnt = 0;
 8007ade:	4b18      	ldr	r3, [pc, #96]	; (8007b40 <urrent_omparison+0xec>)
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	701a      	strb	r2, [r3, #0]
    }

    if(run_omparison)
 8007ae4:	4b17      	ldr	r3, [pc, #92]	; (8007b44 <urrent_omparison+0xf0>)
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d027      	beq.n	8007b3c <urrent_omparison+0xe8>
    	(Amps[0] > reserve_Current || Amps[1] > reserve_Current || Amps[2] > reserve_Current) ? (Stop = true) : (Stop = false);
 8007aec:	4b18      	ldr	r3, [pc, #96]	; (8007b50 <urrent_omparison+0xfc>)
 8007aee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007af2:	4b18      	ldr	r3, [pc, #96]	; (8007b54 <urrent_omparison+0x100>)
 8007af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af8:	f7f8 ff88 	bl	8000a0c <__aeabi_dcmpgt>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d115      	bne.n	8007b2e <urrent_omparison+0xda>
 8007b02:	4b13      	ldr	r3, [pc, #76]	; (8007b50 <urrent_omparison+0xfc>)
 8007b04:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8007b08:	4b12      	ldr	r3, [pc, #72]	; (8007b54 <urrent_omparison+0x100>)
 8007b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b0e:	f7f8 ff7d 	bl	8000a0c <__aeabi_dcmpgt>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d10a      	bne.n	8007b2e <urrent_omparison+0xda>
 8007b18:	4b0d      	ldr	r3, [pc, #52]	; (8007b50 <urrent_omparison+0xfc>)
 8007b1a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007b1e:	4b0d      	ldr	r3, [pc, #52]	; (8007b54 <urrent_omparison+0x100>)
 8007b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b24:	f7f8 ff72 	bl	8000a0c <__aeabi_dcmpgt>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d003      	beq.n	8007b36 <urrent_omparison+0xe2>
 8007b2e:	4b0a      	ldr	r3, [pc, #40]	; (8007b58 <urrent_omparison+0x104>)
 8007b30:	2201      	movs	r2, #1
 8007b32:	701a      	strb	r2, [r3, #0]
}
 8007b34:	e002      	b.n	8007b3c <urrent_omparison+0xe8>
    	(Amps[0] > reserve_Current || Amps[1] > reserve_Current || Amps[2] > reserve_Current) ? (Stop = true) : (Stop = false);
 8007b36:	4b08      	ldr	r3, [pc, #32]	; (8007b58 <urrent_omparison+0x104>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	701a      	strb	r2, [r3, #0]
}
 8007b3c:	bf00      	nop
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	20000bd8 	.word	0x20000bd8
 8007b44:	20000bd9 	.word	0x20000bd9
 8007b48:	20000bb8 	.word	0x20000bb8
 8007b4c:	40240000 	.word	0x40240000
 8007b50:	20000b90 	.word	0x20000b90
 8007b54:	20000bd0 	.word	0x20000bd0
 8007b58:	20000b78 	.word	0x20000b78

08007b5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007b60:	4b08      	ldr	r3, [pc, #32]	; (8007b84 <HAL_Init+0x28>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a07      	ldr	r2, [pc, #28]	; (8007b84 <HAL_Init+0x28>)
 8007b66:	f043 0310 	orr.w	r3, r3, #16
 8007b6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007b6c:	2003      	movs	r0, #3
 8007b6e:	f000 fd1f 	bl	80085b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007b72:	200f      	movs	r0, #15
 8007b74:	f000 f808 	bl	8007b88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007b78:	f7fa fe80 	bl	800287c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	bd80      	pop	{r7, pc}
 8007b82:	bf00      	nop
 8007b84:	40022000 	.word	0x40022000

08007b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007b90:	4b12      	ldr	r3, [pc, #72]	; (8007bdc <HAL_InitTick+0x54>)
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	4b12      	ldr	r3, [pc, #72]	; (8007be0 <HAL_InitTick+0x58>)
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	4619      	mov	r1, r3
 8007b9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007b9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f000 fd3b 	bl	8008622 <HAL_SYSTICK_Config>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d001      	beq.n	8007bb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e00e      	b.n	8007bd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b0f      	cmp	r3, #15
 8007bba:	d80a      	bhi.n	8007bd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	6879      	ldr	r1, [r7, #4]
 8007bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc4:	f000 fcff 	bl	80085c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007bc8:	4a06      	ldr	r2, [pc, #24]	; (8007be4 <HAL_InitTick+0x5c>)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	e000      	b.n	8007bd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3708      	adds	r7, #8
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}
 8007bdc:	2000000c 	.word	0x2000000c
 8007be0:	20000020 	.word	0x20000020
 8007be4:	2000001c 	.word	0x2000001c

08007be8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007bec:	4b05      	ldr	r3, [pc, #20]	; (8007c04 <HAL_IncTick+0x1c>)
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	4b05      	ldr	r3, [pc, #20]	; (8007c08 <HAL_IncTick+0x20>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	4a03      	ldr	r2, [pc, #12]	; (8007c08 <HAL_IncTick+0x20>)
 8007bfa:	6013      	str	r3, [r2, #0]
}
 8007bfc:	bf00      	nop
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bc80      	pop	{r7}
 8007c02:	4770      	bx	lr
 8007c04:	20000020 	.word	0x20000020
 8007c08:	20001d34 	.word	0x20001d34

08007c0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8007c10:	4b02      	ldr	r3, [pc, #8]	; (8007c1c <HAL_GetTick+0x10>)
 8007c12:	681b      	ldr	r3, [r3, #0]
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bc80      	pop	{r7}
 8007c1a:	4770      	bx	lr
 8007c1c:	20001d34 	.word	0x20001d34

08007c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007c28:	f7ff fff0 	bl	8007c0c <HAL_GetTick>
 8007c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c38:	d005      	beq.n	8007c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007c3a:	4b0a      	ldr	r3, [pc, #40]	; (8007c64 <HAL_Delay+0x44>)
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	461a      	mov	r2, r3
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	4413      	add	r3, r2
 8007c44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007c46:	bf00      	nop
 8007c48:	f7ff ffe0 	bl	8007c0c <HAL_GetTick>
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	1ad3      	subs	r3, r2, r3
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d8f7      	bhi.n	8007c48 <HAL_Delay+0x28>
  {
  }
}
 8007c58:	bf00      	nop
 8007c5a:	bf00      	nop
 8007c5c:	3710      	adds	r7, #16
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop
 8007c64:	20000020 	.word	0x20000020

08007c68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b086      	sub	sp, #24
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007c70:	2300      	movs	r3, #0
 8007c72:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8007c74:	2300      	movs	r3, #0
 8007c76:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d101      	bne.n	8007c8a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e0be      	b.n	8007e08 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d109      	bne.n	8007cac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f7f9 ff4a 	bl	8001b40 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 faf5 	bl	800829c <ADC_ConversionStop_Disable>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cba:	f003 0310 	and.w	r3, r3, #16
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f040 8099 	bne.w	8007df6 <HAL_ADC_Init+0x18e>
 8007cc4:	7dfb      	ldrb	r3, [r7, #23]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f040 8095 	bne.w	8007df6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cd0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007cd4:	f023 0302 	bic.w	r3, r3, #2
 8007cd8:	f043 0202 	orr.w	r2, r3, #2
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8007ce8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	7b1b      	ldrb	r3, [r3, #12]
 8007cee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8007cf0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8007cf2:	68ba      	ldr	r2, [r7, #8]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d00:	d003      	beq.n	8007d0a <HAL_ADC_Init+0xa2>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d102      	bne.n	8007d10 <HAL_ADC_Init+0xa8>
 8007d0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d0e:	e000      	b.n	8007d12 <HAL_ADC_Init+0xaa>
 8007d10:	2300      	movs	r3, #0
 8007d12:	693a      	ldr	r2, [r7, #16]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	7d1b      	ldrb	r3, [r3, #20]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d119      	bne.n	8007d54 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	7b1b      	ldrb	r3, [r3, #12]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d109      	bne.n	8007d3c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	699b      	ldr	r3, [r3, #24]
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	035a      	lsls	r2, r3, #13
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007d38:	613b      	str	r3, [r7, #16]
 8007d3a:	e00b      	b.n	8007d54 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d40:	f043 0220 	orr.w	r2, r3, #32
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d4c:	f043 0201 	orr.w	r2, r3, #1
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	430a      	orrs	r2, r1
 8007d66:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	689a      	ldr	r2, [r3, #8]
 8007d6e:	4b28      	ldr	r3, [pc, #160]	; (8007e10 <HAL_ADC_Init+0x1a8>)
 8007d70:	4013      	ands	r3, r2
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	6812      	ldr	r2, [r2, #0]
 8007d76:	68b9      	ldr	r1, [r7, #8]
 8007d78:	430b      	orrs	r3, r1
 8007d7a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d84:	d003      	beq.n	8007d8e <HAL_ADC_Init+0x126>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d104      	bne.n	8007d98 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	3b01      	subs	r3, #1
 8007d94:	051b      	lsls	r3, r3, #20
 8007d96:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d9e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689a      	ldr	r2, [r3, #8]
 8007db2:	4b18      	ldr	r3, [pc, #96]	; (8007e14 <HAL_ADC_Init+0x1ac>)
 8007db4:	4013      	ands	r3, r2
 8007db6:	68ba      	ldr	r2, [r7, #8]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d10b      	bne.n	8007dd4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dc6:	f023 0303 	bic.w	r3, r3, #3
 8007dca:	f043 0201 	orr.w	r2, r3, #1
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007dd2:	e018      	b.n	8007e06 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dd8:	f023 0312 	bic.w	r3, r3, #18
 8007ddc:	f043 0210 	orr.w	r2, r3, #16
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de8:	f043 0201 	orr.w	r2, r3, #1
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8007df0:	2301      	movs	r3, #1
 8007df2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007df4:	e007      	b.n	8007e06 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dfa:	f043 0210 	orr.w	r2, r3, #16
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8007e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	ffe1f7fd 	.word	0xffe1f7fd
 8007e14:	ff1f0efe 	.word	0xff1f0efe

08007e18 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b086      	sub	sp, #24
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	60f8      	str	r0, [r7, #12]
 8007e20:	60b9      	str	r1, [r7, #8]
 8007e22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007e24:	2300      	movs	r3, #0
 8007e26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a64      	ldr	r2, [pc, #400]	; (8007fc0 <HAL_ADC_Start_DMA+0x1a8>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d004      	beq.n	8007e3c <HAL_ADC_Start_DMA+0x24>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a63      	ldr	r2, [pc, #396]	; (8007fc4 <HAL_ADC_Start_DMA+0x1ac>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d106      	bne.n	8007e4a <HAL_ADC_Start_DMA+0x32>
 8007e3c:	4b60      	ldr	r3, [pc, #384]	; (8007fc0 <HAL_ADC_Start_DMA+0x1a8>)
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f040 80b3 	bne.w	8007fb0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d101      	bne.n	8007e58 <HAL_ADC_Start_DMA+0x40>
 8007e54:	2302      	movs	r3, #2
 8007e56:	e0ae      	b.n	8007fb6 <HAL_ADC_Start_DMA+0x19e>
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f000 f9c1 	bl	80081e8 <ADC_Enable>
 8007e66:	4603      	mov	r3, r0
 8007e68:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8007e6a:	7dfb      	ldrb	r3, [r7, #23]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f040 809a 	bne.w	8007fa6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e76:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007e7a:	f023 0301 	bic.w	r3, r3, #1
 8007e7e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a4e      	ldr	r2, [pc, #312]	; (8007fc4 <HAL_ADC_Start_DMA+0x1ac>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d105      	bne.n	8007e9c <HAL_ADC_Start_DMA+0x84>
 8007e90:	4b4b      	ldr	r3, [pc, #300]	; (8007fc0 <HAL_ADC_Start_DMA+0x1a8>)
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d115      	bne.n	8007ec8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d026      	beq.n	8007f04 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007ebe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007ec6:	e01d      	b.n	8007f04 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ecc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a39      	ldr	r2, [pc, #228]	; (8007fc0 <HAL_ADC_Start_DMA+0x1a8>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d004      	beq.n	8007ee8 <HAL_ADC_Start_DMA+0xd0>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a38      	ldr	r2, [pc, #224]	; (8007fc4 <HAL_ADC_Start_DMA+0x1ac>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d10d      	bne.n	8007f04 <HAL_ADC_Start_DMA+0xec>
 8007ee8:	4b35      	ldr	r3, [pc, #212]	; (8007fc0 <HAL_ADC_Start_DMA+0x1a8>)
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d007      	beq.n	8007f04 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007efc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d006      	beq.n	8007f1e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f14:	f023 0206 	bic.w	r2, r3, #6
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	62da      	str	r2, [r3, #44]	; 0x2c
 8007f1c:	e002      	b.n	8007f24 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6a1b      	ldr	r3, [r3, #32]
 8007f30:	4a25      	ldr	r2, [pc, #148]	; (8007fc8 <HAL_ADC_Start_DMA+0x1b0>)
 8007f32:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6a1b      	ldr	r3, [r3, #32]
 8007f38:	4a24      	ldr	r2, [pc, #144]	; (8007fcc <HAL_ADC_Start_DMA+0x1b4>)
 8007f3a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	6a1b      	ldr	r3, [r3, #32]
 8007f40:	4a23      	ldr	r2, [pc, #140]	; (8007fd0 <HAL_ADC_Start_DMA+0x1b8>)
 8007f42:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f06f 0202 	mvn.w	r2, #2
 8007f4c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	689a      	ldr	r2, [r3, #8]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f5c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6a18      	ldr	r0, [r3, #32]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	334c      	adds	r3, #76	; 0x4c
 8007f68:	4619      	mov	r1, r3
 8007f6a:	68ba      	ldr	r2, [r7, #8]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f000 fbbf 	bl	80086f0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8007f7c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8007f80:	d108      	bne.n	8007f94 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	689a      	ldr	r2, [r3, #8]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8007f90:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8007f92:	e00f      	b.n	8007fb4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	689a      	ldr	r2, [r3, #8]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007fa2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8007fa4:	e006      	b.n	8007fb4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8007fae:	e001      	b.n	8007fb4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8007fb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3718      	adds	r7, #24
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	40012400 	.word	0x40012400
 8007fc4:	40012800 	.word	0x40012800
 8007fc8:	0800831f 	.word	0x0800831f
 8007fcc:	0800839b 	.word	0x0800839b
 8007fd0:	080083b7 	.word	0x080083b7

08007fd4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007fdc:	bf00      	nop
 8007fde:	370c      	adds	r7, #12
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bc80      	pop	{r7}
 8007fe4:	4770      	bx	lr

08007fe6 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007fe6:	b480      	push	{r7}
 8007fe8:	b083      	sub	sp, #12
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007fee:	bf00      	nop
 8007ff0:	370c      	adds	r7, #12
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bc80      	pop	{r7}
 8007ff6:	4770      	bx	lr

08007ff8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008002:	2300      	movs	r3, #0
 8008004:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8008006:	2300      	movs	r3, #0
 8008008:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008010:	2b01      	cmp	r3, #1
 8008012:	d101      	bne.n	8008018 <HAL_ADC_ConfigChannel+0x20>
 8008014:	2302      	movs	r3, #2
 8008016:	e0dc      	b.n	80081d2 <HAL_ADC_ConfigChannel+0x1da>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	2b06      	cmp	r3, #6
 8008026:	d81c      	bhi.n	8008062 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	685a      	ldr	r2, [r3, #4]
 8008032:	4613      	mov	r3, r2
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	4413      	add	r3, r2
 8008038:	3b05      	subs	r3, #5
 800803a:	221f      	movs	r2, #31
 800803c:	fa02 f303 	lsl.w	r3, r2, r3
 8008040:	43db      	mvns	r3, r3
 8008042:	4019      	ands	r1, r3
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	6818      	ldr	r0, [r3, #0]
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	685a      	ldr	r2, [r3, #4]
 800804c:	4613      	mov	r3, r2
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	4413      	add	r3, r2
 8008052:	3b05      	subs	r3, #5
 8008054:	fa00 f203 	lsl.w	r2, r0, r3
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	430a      	orrs	r2, r1
 800805e:	635a      	str	r2, [r3, #52]	; 0x34
 8008060:	e03c      	b.n	80080dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	2b0c      	cmp	r3, #12
 8008068:	d81c      	bhi.n	80080a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	685a      	ldr	r2, [r3, #4]
 8008074:	4613      	mov	r3, r2
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	3b23      	subs	r3, #35	; 0x23
 800807c:	221f      	movs	r2, #31
 800807e:	fa02 f303 	lsl.w	r3, r2, r3
 8008082:	43db      	mvns	r3, r3
 8008084:	4019      	ands	r1, r3
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	6818      	ldr	r0, [r3, #0]
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	685a      	ldr	r2, [r3, #4]
 800808e:	4613      	mov	r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	4413      	add	r3, r2
 8008094:	3b23      	subs	r3, #35	; 0x23
 8008096:	fa00 f203 	lsl.w	r2, r0, r3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	430a      	orrs	r2, r1
 80080a0:	631a      	str	r2, [r3, #48]	; 0x30
 80080a2:	e01b      	b.n	80080dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	685a      	ldr	r2, [r3, #4]
 80080ae:	4613      	mov	r3, r2
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	4413      	add	r3, r2
 80080b4:	3b41      	subs	r3, #65	; 0x41
 80080b6:	221f      	movs	r2, #31
 80080b8:	fa02 f303 	lsl.w	r3, r2, r3
 80080bc:	43db      	mvns	r3, r3
 80080be:	4019      	ands	r1, r3
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	6818      	ldr	r0, [r3, #0]
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	685a      	ldr	r2, [r3, #4]
 80080c8:	4613      	mov	r3, r2
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	4413      	add	r3, r2
 80080ce:	3b41      	subs	r3, #65	; 0x41
 80080d0:	fa00 f203 	lsl.w	r2, r0, r3
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	430a      	orrs	r2, r1
 80080da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2b09      	cmp	r3, #9
 80080e2:	d91c      	bls.n	800811e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68d9      	ldr	r1, [r3, #12]
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	4613      	mov	r3, r2
 80080f0:	005b      	lsls	r3, r3, #1
 80080f2:	4413      	add	r3, r2
 80080f4:	3b1e      	subs	r3, #30
 80080f6:	2207      	movs	r2, #7
 80080f8:	fa02 f303 	lsl.w	r3, r2, r3
 80080fc:	43db      	mvns	r3, r3
 80080fe:	4019      	ands	r1, r3
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	6898      	ldr	r0, [r3, #8]
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	4613      	mov	r3, r2
 800810a:	005b      	lsls	r3, r3, #1
 800810c:	4413      	add	r3, r2
 800810e:	3b1e      	subs	r3, #30
 8008110:	fa00 f203 	lsl.w	r2, r0, r3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	430a      	orrs	r2, r1
 800811a:	60da      	str	r2, [r3, #12]
 800811c:	e019      	b.n	8008152 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	6919      	ldr	r1, [r3, #16]
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	4613      	mov	r3, r2
 800812a:	005b      	lsls	r3, r3, #1
 800812c:	4413      	add	r3, r2
 800812e:	2207      	movs	r2, #7
 8008130:	fa02 f303 	lsl.w	r3, r2, r3
 8008134:	43db      	mvns	r3, r3
 8008136:	4019      	ands	r1, r3
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	6898      	ldr	r0, [r3, #8]
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	4613      	mov	r3, r2
 8008142:	005b      	lsls	r3, r3, #1
 8008144:	4413      	add	r3, r2
 8008146:	fa00 f203 	lsl.w	r2, r0, r3
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	430a      	orrs	r2, r1
 8008150:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	2b10      	cmp	r3, #16
 8008158:	d003      	beq.n	8008162 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800815e:	2b11      	cmp	r3, #17
 8008160:	d132      	bne.n	80081c8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a1d      	ldr	r2, [pc, #116]	; (80081dc <HAL_ADC_ConfigChannel+0x1e4>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d125      	bne.n	80081b8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	689b      	ldr	r3, [r3, #8]
 8008172:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008176:	2b00      	cmp	r3, #0
 8008178:	d126      	bne.n	80081c8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	689a      	ldr	r2, [r3, #8]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008188:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2b10      	cmp	r3, #16
 8008190:	d11a      	bne.n	80081c8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008192:	4b13      	ldr	r3, [pc, #76]	; (80081e0 <HAL_ADC_ConfigChannel+0x1e8>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a13      	ldr	r2, [pc, #76]	; (80081e4 <HAL_ADC_ConfigChannel+0x1ec>)
 8008198:	fba2 2303 	umull	r2, r3, r2, r3
 800819c:	0c9a      	lsrs	r2, r3, #18
 800819e:	4613      	mov	r3, r2
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	4413      	add	r3, r2
 80081a4:	005b      	lsls	r3, r3, #1
 80081a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80081a8:	e002      	b.n	80081b0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	3b01      	subs	r3, #1
 80081ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1f9      	bne.n	80081aa <HAL_ADC_ConfigChannel+0x1b2>
 80081b6:	e007      	b.n	80081c8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081bc:	f043 0220 	orr.w	r2, r3, #32
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80081d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3714      	adds	r7, #20
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bc80      	pop	{r7}
 80081da:	4770      	bx	lr
 80081dc:	40012400 	.word	0x40012400
 80081e0:	2000000c 	.word	0x2000000c
 80081e4:	431bde83 	.word	0x431bde83

080081e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80081f0:	2300      	movs	r3, #0
 80081f2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80081f4:	2300      	movs	r3, #0
 80081f6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	689b      	ldr	r3, [r3, #8]
 80081fe:	f003 0301 	and.w	r3, r3, #1
 8008202:	2b01      	cmp	r3, #1
 8008204:	d040      	beq.n	8008288 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	689a      	ldr	r2, [r3, #8]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f042 0201 	orr.w	r2, r2, #1
 8008214:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008216:	4b1f      	ldr	r3, [pc, #124]	; (8008294 <ADC_Enable+0xac>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a1f      	ldr	r2, [pc, #124]	; (8008298 <ADC_Enable+0xb0>)
 800821c:	fba2 2303 	umull	r2, r3, r2, r3
 8008220:	0c9b      	lsrs	r3, r3, #18
 8008222:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8008224:	e002      	b.n	800822c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	3b01      	subs	r3, #1
 800822a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1f9      	bne.n	8008226 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008232:	f7ff fceb 	bl	8007c0c <HAL_GetTick>
 8008236:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8008238:	e01f      	b.n	800827a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800823a:	f7ff fce7 	bl	8007c0c <HAL_GetTick>
 800823e:	4602      	mov	r2, r0
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	1ad3      	subs	r3, r2, r3
 8008244:	2b02      	cmp	r3, #2
 8008246:	d918      	bls.n	800827a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	f003 0301 	and.w	r3, r3, #1
 8008252:	2b01      	cmp	r3, #1
 8008254:	d011      	beq.n	800827a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800825a:	f043 0210 	orr.w	r2, r3, #16
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008266:	f043 0201 	orr.w	r2, r3, #1
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e007      	b.n	800828a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	2b01      	cmp	r3, #1
 8008286:	d1d8      	bne.n	800823a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3710      	adds	r7, #16
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	2000000c 	.word	0x2000000c
 8008298:	431bde83 	.word	0x431bde83

0800829c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80082a4:	2300      	movs	r3, #0
 80082a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d12e      	bne.n	8008314 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f022 0201 	bic.w	r2, r2, #1
 80082c4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80082c6:	f7ff fca1 	bl	8007c0c <HAL_GetTick>
 80082ca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80082cc:	e01b      	b.n	8008306 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80082ce:	f7ff fc9d 	bl	8007c0c <HAL_GetTick>
 80082d2:	4602      	mov	r2, r0
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	1ad3      	subs	r3, r2, r3
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d914      	bls.n	8008306 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f003 0301 	and.w	r3, r3, #1
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d10d      	bne.n	8008306 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ee:	f043 0210 	orr.w	r2, r3, #16
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082fa:	f043 0201 	orr.w	r2, r3, #1
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e007      	b.n	8008316 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	f003 0301 	and.w	r3, r3, #1
 8008310:	2b01      	cmp	r3, #1
 8008312:	d0dc      	beq.n	80082ce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800831e:	b580      	push	{r7, lr}
 8008320:	b084      	sub	sp, #16
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800832a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008330:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008334:	2b00      	cmp	r3, #0
 8008336:	d127      	bne.n	8008388 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800834e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8008352:	d115      	bne.n	8008380 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8008358:	2b00      	cmp	r3, #0
 800835a:	d111      	bne.n	8008380 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008360:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800836c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008370:	2b00      	cmp	r3, #0
 8008372:	d105      	bne.n	8008380 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008378:	f043 0201 	orr.w	r2, r3, #1
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008380:	68f8      	ldr	r0, [r7, #12]
 8008382:	f7fa f925 	bl	80025d0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8008386:	e004      	b.n	8008392 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6a1b      	ldr	r3, [r3, #32]
 800838c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	4798      	blx	r3
}
 8008392:	bf00      	nop
 8008394:	3710      	adds	r7, #16
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}

0800839a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800839a:	b580      	push	{r7, lr}
 800839c:	b084      	sub	sp, #16
 800839e:	af00      	add	r7, sp, #0
 80083a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f7ff fe13 	bl	8007fd4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80083ae:	bf00      	nop
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}

080083b6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80083b6:	b580      	push	{r7, lr}
 80083b8:	b084      	sub	sp, #16
 80083ba:	af00      	add	r7, sp, #0
 80083bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083c2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083d4:	f043 0204 	orr.w	r2, r3, #4
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80083dc:	68f8      	ldr	r0, [r7, #12]
 80083de:	f7ff fe02 	bl	8007fe6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80083e2:	bf00      	nop
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
	...

080083ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f003 0307 	and.w	r3, r3, #7
 80083fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80083fc:	4b0c      	ldr	r3, [pc, #48]	; (8008430 <__NVIC_SetPriorityGrouping+0x44>)
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008402:	68ba      	ldr	r2, [r7, #8]
 8008404:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008408:	4013      	ands	r3, r2
 800840a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008414:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008418:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800841c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800841e:	4a04      	ldr	r2, [pc, #16]	; (8008430 <__NVIC_SetPriorityGrouping+0x44>)
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	60d3      	str	r3, [r2, #12]
}
 8008424:	bf00      	nop
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	bc80      	pop	{r7}
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	e000ed00 	.word	0xe000ed00

08008434 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008434:	b480      	push	{r7}
 8008436:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008438:	4b04      	ldr	r3, [pc, #16]	; (800844c <__NVIC_GetPriorityGrouping+0x18>)
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	0a1b      	lsrs	r3, r3, #8
 800843e:	f003 0307 	and.w	r3, r3, #7
}
 8008442:	4618      	mov	r0, r3
 8008444:	46bd      	mov	sp, r7
 8008446:	bc80      	pop	{r7}
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	e000ed00 	.word	0xe000ed00

08008450 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	4603      	mov	r3, r0
 8008458:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800845a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800845e:	2b00      	cmp	r3, #0
 8008460:	db0b      	blt.n	800847a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008462:	79fb      	ldrb	r3, [r7, #7]
 8008464:	f003 021f 	and.w	r2, r3, #31
 8008468:	4906      	ldr	r1, [pc, #24]	; (8008484 <__NVIC_EnableIRQ+0x34>)
 800846a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800846e:	095b      	lsrs	r3, r3, #5
 8008470:	2001      	movs	r0, #1
 8008472:	fa00 f202 	lsl.w	r2, r0, r2
 8008476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800847a:	bf00      	nop
 800847c:	370c      	adds	r7, #12
 800847e:	46bd      	mov	sp, r7
 8008480:	bc80      	pop	{r7}
 8008482:	4770      	bx	lr
 8008484:	e000e100 	.word	0xe000e100

08008488 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	4603      	mov	r3, r0
 8008490:	6039      	str	r1, [r7, #0]
 8008492:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008498:	2b00      	cmp	r3, #0
 800849a:	db0a      	blt.n	80084b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	b2da      	uxtb	r2, r3
 80084a0:	490c      	ldr	r1, [pc, #48]	; (80084d4 <__NVIC_SetPriority+0x4c>)
 80084a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084a6:	0112      	lsls	r2, r2, #4
 80084a8:	b2d2      	uxtb	r2, r2
 80084aa:	440b      	add	r3, r1
 80084ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80084b0:	e00a      	b.n	80084c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	b2da      	uxtb	r2, r3
 80084b6:	4908      	ldr	r1, [pc, #32]	; (80084d8 <__NVIC_SetPriority+0x50>)
 80084b8:	79fb      	ldrb	r3, [r7, #7]
 80084ba:	f003 030f 	and.w	r3, r3, #15
 80084be:	3b04      	subs	r3, #4
 80084c0:	0112      	lsls	r2, r2, #4
 80084c2:	b2d2      	uxtb	r2, r2
 80084c4:	440b      	add	r3, r1
 80084c6:	761a      	strb	r2, [r3, #24]
}
 80084c8:	bf00      	nop
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bc80      	pop	{r7}
 80084d0:	4770      	bx	lr
 80084d2:	bf00      	nop
 80084d4:	e000e100 	.word	0xe000e100
 80084d8:	e000ed00 	.word	0xe000ed00

080084dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80084dc:	b480      	push	{r7}
 80084de:	b089      	sub	sp, #36	; 0x24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f003 0307 	and.w	r3, r3, #7
 80084ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	f1c3 0307 	rsb	r3, r3, #7
 80084f6:	2b04      	cmp	r3, #4
 80084f8:	bf28      	it	cs
 80084fa:	2304      	movcs	r3, #4
 80084fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80084fe:	69fb      	ldr	r3, [r7, #28]
 8008500:	3304      	adds	r3, #4
 8008502:	2b06      	cmp	r3, #6
 8008504:	d902      	bls.n	800850c <NVIC_EncodePriority+0x30>
 8008506:	69fb      	ldr	r3, [r7, #28]
 8008508:	3b03      	subs	r3, #3
 800850a:	e000      	b.n	800850e <NVIC_EncodePriority+0x32>
 800850c:	2300      	movs	r3, #0
 800850e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008510:	f04f 32ff 	mov.w	r2, #4294967295
 8008514:	69bb      	ldr	r3, [r7, #24]
 8008516:	fa02 f303 	lsl.w	r3, r2, r3
 800851a:	43da      	mvns	r2, r3
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	401a      	ands	r2, r3
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008524:	f04f 31ff 	mov.w	r1, #4294967295
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	fa01 f303 	lsl.w	r3, r1, r3
 800852e:	43d9      	mvns	r1, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008534:	4313      	orrs	r3, r2
         );
}
 8008536:	4618      	mov	r0, r3
 8008538:	3724      	adds	r7, #36	; 0x24
 800853a:	46bd      	mov	sp, r7
 800853c:	bc80      	pop	{r7}
 800853e:	4770      	bx	lr

08008540 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008540:	b480      	push	{r7}
 8008542:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008544:	f3bf 8f4f 	dsb	sy
}
 8008548:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800854a:	4b06      	ldr	r3, [pc, #24]	; (8008564 <__NVIC_SystemReset+0x24>)
 800854c:	68db      	ldr	r3, [r3, #12]
 800854e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008552:	4904      	ldr	r1, [pc, #16]	; (8008564 <__NVIC_SystemReset+0x24>)
 8008554:	4b04      	ldr	r3, [pc, #16]	; (8008568 <__NVIC_SystemReset+0x28>)
 8008556:	4313      	orrs	r3, r2
 8008558:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800855a:	f3bf 8f4f 	dsb	sy
}
 800855e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008560:	bf00      	nop
 8008562:	e7fd      	b.n	8008560 <__NVIC_SystemReset+0x20>
 8008564:	e000ed00 	.word	0xe000ed00
 8008568:	05fa0004 	.word	0x05fa0004

0800856c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	3b01      	subs	r3, #1
 8008578:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800857c:	d301      	bcc.n	8008582 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800857e:	2301      	movs	r3, #1
 8008580:	e00f      	b.n	80085a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008582:	4a0a      	ldr	r2, [pc, #40]	; (80085ac <SysTick_Config+0x40>)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	3b01      	subs	r3, #1
 8008588:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800858a:	210f      	movs	r1, #15
 800858c:	f04f 30ff 	mov.w	r0, #4294967295
 8008590:	f7ff ff7a 	bl	8008488 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008594:	4b05      	ldr	r3, [pc, #20]	; (80085ac <SysTick_Config+0x40>)
 8008596:	2200      	movs	r2, #0
 8008598:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800859a:	4b04      	ldr	r3, [pc, #16]	; (80085ac <SysTick_Config+0x40>)
 800859c:	2207      	movs	r2, #7
 800859e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80085a0:	2300      	movs	r3, #0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3708      	adds	r7, #8
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
 80085aa:	bf00      	nop
 80085ac:	e000e010 	.word	0xe000e010

080085b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f7ff ff17 	bl	80083ec <__NVIC_SetPriorityGrouping>
}
 80085be:	bf00      	nop
 80085c0:	3708      	adds	r7, #8
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b086      	sub	sp, #24
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	4603      	mov	r3, r0
 80085ce:	60b9      	str	r1, [r7, #8]
 80085d0:	607a      	str	r2, [r7, #4]
 80085d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80085d4:	2300      	movs	r3, #0
 80085d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80085d8:	f7ff ff2c 	bl	8008434 <__NVIC_GetPriorityGrouping>
 80085dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	68b9      	ldr	r1, [r7, #8]
 80085e2:	6978      	ldr	r0, [r7, #20]
 80085e4:	f7ff ff7a 	bl	80084dc <NVIC_EncodePriority>
 80085e8:	4602      	mov	r2, r0
 80085ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085ee:	4611      	mov	r1, r2
 80085f0:	4618      	mov	r0, r3
 80085f2:	f7ff ff49 	bl	8008488 <__NVIC_SetPriority>
}
 80085f6:	bf00      	nop
 80085f8:	3718      	adds	r7, #24
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}

080085fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085fe:	b580      	push	{r7, lr}
 8008600:	b082      	sub	sp, #8
 8008602:	af00      	add	r7, sp, #0
 8008604:	4603      	mov	r3, r0
 8008606:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800860c:	4618      	mov	r0, r3
 800860e:	f7ff ff1f 	bl	8008450 <__NVIC_EnableIRQ>
}
 8008612:	bf00      	nop
 8008614:	3708      	adds	r7, #8
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}

0800861a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800861a:	b580      	push	{r7, lr}
 800861c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800861e:	f7ff ff8f 	bl	8008540 <__NVIC_SystemReset>

08008622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008622:	b580      	push	{r7, lr}
 8008624:	b082      	sub	sp, #8
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7ff ff9e 	bl	800856c <SysTick_Config>
 8008630:	4603      	mov	r3, r0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
	...

0800863c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800863c:	b480      	push	{r7}
 800863e:	b085      	sub	sp, #20
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008644:	2300      	movs	r3, #0
 8008646:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	e043      	b.n	80086da <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	4b22      	ldr	r3, [pc, #136]	; (80086e4 <HAL_DMA_Init+0xa8>)
 800865a:	4413      	add	r3, r2
 800865c:	4a22      	ldr	r2, [pc, #136]	; (80086e8 <HAL_DMA_Init+0xac>)
 800865e:	fba2 2303 	umull	r2, r3, r2, r3
 8008662:	091b      	lsrs	r3, r3, #4
 8008664:	009a      	lsls	r2, r3, #2
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a1f      	ldr	r2, [pc, #124]	; (80086ec <HAL_DMA_Init+0xb0>)
 800866e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2202      	movs	r2, #2
 8008674:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008686:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800868a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8008694:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	69db      	ldr	r3, [r3, #28]
 80086b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	68fa      	ldr	r2, [r7, #12]
 80086c0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3714      	adds	r7, #20
 80086de:	46bd      	mov	sp, r7
 80086e0:	bc80      	pop	{r7}
 80086e2:	4770      	bx	lr
 80086e4:	bffdfff8 	.word	0xbffdfff8
 80086e8:	cccccccd 	.word	0xcccccccd
 80086ec:	40020000 	.word	0x40020000

080086f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b086      	sub	sp, #24
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
 80086fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80086fe:	2300      	movs	r3, #0
 8008700:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008708:	2b01      	cmp	r3, #1
 800870a:	d101      	bne.n	8008710 <HAL_DMA_Start_IT+0x20>
 800870c:	2302      	movs	r3, #2
 800870e:	e04a      	b.n	80087a6 <HAL_DMA_Start_IT+0xb6>
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2201      	movs	r2, #1
 8008714:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800871e:	2b01      	cmp	r3, #1
 8008720:	d13a      	bne.n	8008798 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2202      	movs	r2, #2
 8008726:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2200      	movs	r2, #0
 800872e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f022 0201 	bic.w	r2, r2, #1
 800873e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	687a      	ldr	r2, [r7, #4]
 8008744:	68b9      	ldr	r1, [r7, #8]
 8008746:	68f8      	ldr	r0, [r7, #12]
 8008748:	f000 f938 	bl	80089bc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008750:	2b00      	cmp	r3, #0
 8008752:	d008      	beq.n	8008766 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f042 020e 	orr.w	r2, r2, #14
 8008762:	601a      	str	r2, [r3, #0]
 8008764:	e00f      	b.n	8008786 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f022 0204 	bic.w	r2, r2, #4
 8008774:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f042 020a 	orr.w	r2, r2, #10
 8008784:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f042 0201 	orr.w	r2, r2, #1
 8008794:	601a      	str	r2, [r3, #0]
 8008796:	e005      	b.n	80087a4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80087a0:	2302      	movs	r3, #2
 80087a2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80087a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3718      	adds	r7, #24
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
	...

080087b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087cc:	2204      	movs	r2, #4
 80087ce:	409a      	lsls	r2, r3
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	4013      	ands	r3, r2
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d04f      	beq.n	8008878 <HAL_DMA_IRQHandler+0xc8>
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	f003 0304 	and.w	r3, r3, #4
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d04a      	beq.n	8008878 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f003 0320 	and.w	r3, r3, #32
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d107      	bne.n	8008800 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f022 0204 	bic.w	r2, r2, #4
 80087fe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a66      	ldr	r2, [pc, #408]	; (80089a0 <HAL_DMA_IRQHandler+0x1f0>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d029      	beq.n	800885e <HAL_DMA_IRQHandler+0xae>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a65      	ldr	r2, [pc, #404]	; (80089a4 <HAL_DMA_IRQHandler+0x1f4>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d022      	beq.n	800885a <HAL_DMA_IRQHandler+0xaa>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a63      	ldr	r2, [pc, #396]	; (80089a8 <HAL_DMA_IRQHandler+0x1f8>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d01a      	beq.n	8008854 <HAL_DMA_IRQHandler+0xa4>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a62      	ldr	r2, [pc, #392]	; (80089ac <HAL_DMA_IRQHandler+0x1fc>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d012      	beq.n	800884e <HAL_DMA_IRQHandler+0x9e>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a60      	ldr	r2, [pc, #384]	; (80089b0 <HAL_DMA_IRQHandler+0x200>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d00a      	beq.n	8008848 <HAL_DMA_IRQHandler+0x98>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a5f      	ldr	r2, [pc, #380]	; (80089b4 <HAL_DMA_IRQHandler+0x204>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d102      	bne.n	8008842 <HAL_DMA_IRQHandler+0x92>
 800883c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008840:	e00e      	b.n	8008860 <HAL_DMA_IRQHandler+0xb0>
 8008842:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008846:	e00b      	b.n	8008860 <HAL_DMA_IRQHandler+0xb0>
 8008848:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800884c:	e008      	b.n	8008860 <HAL_DMA_IRQHandler+0xb0>
 800884e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008852:	e005      	b.n	8008860 <HAL_DMA_IRQHandler+0xb0>
 8008854:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008858:	e002      	b.n	8008860 <HAL_DMA_IRQHandler+0xb0>
 800885a:	2340      	movs	r3, #64	; 0x40
 800885c:	e000      	b.n	8008860 <HAL_DMA_IRQHandler+0xb0>
 800885e:	2304      	movs	r3, #4
 8008860:	4a55      	ldr	r2, [pc, #340]	; (80089b8 <HAL_DMA_IRQHandler+0x208>)
 8008862:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008868:	2b00      	cmp	r3, #0
 800886a:	f000 8094 	beq.w	8008996 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8008876:	e08e      	b.n	8008996 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800887c:	2202      	movs	r2, #2
 800887e:	409a      	lsls	r2, r3
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	4013      	ands	r3, r2
 8008884:	2b00      	cmp	r3, #0
 8008886:	d056      	beq.n	8008936 <HAL_DMA_IRQHandler+0x186>
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	f003 0302 	and.w	r3, r3, #2
 800888e:	2b00      	cmp	r3, #0
 8008890:	d051      	beq.n	8008936 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f003 0320 	and.w	r3, r3, #32
 800889c:	2b00      	cmp	r3, #0
 800889e:	d10b      	bne.n	80088b8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f022 020a 	bic.w	r2, r2, #10
 80088ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2201      	movs	r2, #1
 80088b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a38      	ldr	r2, [pc, #224]	; (80089a0 <HAL_DMA_IRQHandler+0x1f0>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d029      	beq.n	8008916 <HAL_DMA_IRQHandler+0x166>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a37      	ldr	r2, [pc, #220]	; (80089a4 <HAL_DMA_IRQHandler+0x1f4>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d022      	beq.n	8008912 <HAL_DMA_IRQHandler+0x162>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a35      	ldr	r2, [pc, #212]	; (80089a8 <HAL_DMA_IRQHandler+0x1f8>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d01a      	beq.n	800890c <HAL_DMA_IRQHandler+0x15c>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a34      	ldr	r2, [pc, #208]	; (80089ac <HAL_DMA_IRQHandler+0x1fc>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d012      	beq.n	8008906 <HAL_DMA_IRQHandler+0x156>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a32      	ldr	r2, [pc, #200]	; (80089b0 <HAL_DMA_IRQHandler+0x200>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d00a      	beq.n	8008900 <HAL_DMA_IRQHandler+0x150>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a31      	ldr	r2, [pc, #196]	; (80089b4 <HAL_DMA_IRQHandler+0x204>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d102      	bne.n	80088fa <HAL_DMA_IRQHandler+0x14a>
 80088f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088f8:	e00e      	b.n	8008918 <HAL_DMA_IRQHandler+0x168>
 80088fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80088fe:	e00b      	b.n	8008918 <HAL_DMA_IRQHandler+0x168>
 8008900:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008904:	e008      	b.n	8008918 <HAL_DMA_IRQHandler+0x168>
 8008906:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800890a:	e005      	b.n	8008918 <HAL_DMA_IRQHandler+0x168>
 800890c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008910:	e002      	b.n	8008918 <HAL_DMA_IRQHandler+0x168>
 8008912:	2320      	movs	r3, #32
 8008914:	e000      	b.n	8008918 <HAL_DMA_IRQHandler+0x168>
 8008916:	2302      	movs	r3, #2
 8008918:	4a27      	ldr	r2, [pc, #156]	; (80089b8 <HAL_DMA_IRQHandler+0x208>)
 800891a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2200      	movs	r2, #0
 8008920:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008928:	2b00      	cmp	r3, #0
 800892a:	d034      	beq.n	8008996 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8008934:	e02f      	b.n	8008996 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800893a:	2208      	movs	r2, #8
 800893c:	409a      	lsls	r2, r3
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	4013      	ands	r3, r2
 8008942:	2b00      	cmp	r3, #0
 8008944:	d028      	beq.n	8008998 <HAL_DMA_IRQHandler+0x1e8>
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	f003 0308 	and.w	r3, r3, #8
 800894c:	2b00      	cmp	r3, #0
 800894e:	d023      	beq.n	8008998 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f022 020e 	bic.w	r2, r2, #14
 800895e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008968:	2101      	movs	r1, #1
 800896a:	fa01 f202 	lsl.w	r2, r1, r2
 800896e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2201      	movs	r2, #1
 800897a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800898a:	2b00      	cmp	r3, #0
 800898c:	d004      	beq.n	8008998 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	4798      	blx	r3
    }
  }
  return;
 8008996:	bf00      	nop
 8008998:	bf00      	nop
}
 800899a:	3710      	adds	r7, #16
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}
 80089a0:	40020008 	.word	0x40020008
 80089a4:	4002001c 	.word	0x4002001c
 80089a8:	40020030 	.word	0x40020030
 80089ac:	40020044 	.word	0x40020044
 80089b0:	40020058 	.word	0x40020058
 80089b4:	4002006c 	.word	0x4002006c
 80089b8:	40020000 	.word	0x40020000

080089bc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
 80089c8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d2:	2101      	movs	r1, #1
 80089d4:	fa01 f202 	lsl.w	r2, r1, r2
 80089d8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	683a      	ldr	r2, [r7, #0]
 80089e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	2b10      	cmp	r3, #16
 80089e8:	d108      	bne.n	80089fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80089fa:	e007      	b.n	8008a0c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	60da      	str	r2, [r3, #12]
}
 8008a0c:	bf00      	nop
 8008a0e:	3714      	adds	r7, #20
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bc80      	pop	{r7}
 8008a14:	4770      	bx	lr
	...

08008a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b08b      	sub	sp, #44	; 0x2c
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008a22:	2300      	movs	r3, #0
 8008a24:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8008a26:	2300      	movs	r3, #0
 8008a28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008a2a:	e169      	b.n	8008d00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a30:	fa02 f303 	lsl.w	r3, r2, r3
 8008a34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	69fa      	ldr	r2, [r7, #28]
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8008a40:	69ba      	ldr	r2, [r7, #24]
 8008a42:	69fb      	ldr	r3, [r7, #28]
 8008a44:	429a      	cmp	r2, r3
 8008a46:	f040 8158 	bne.w	8008cfa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	4a9a      	ldr	r2, [pc, #616]	; (8008cb8 <HAL_GPIO_Init+0x2a0>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d05e      	beq.n	8008b12 <HAL_GPIO_Init+0xfa>
 8008a54:	4a98      	ldr	r2, [pc, #608]	; (8008cb8 <HAL_GPIO_Init+0x2a0>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d875      	bhi.n	8008b46 <HAL_GPIO_Init+0x12e>
 8008a5a:	4a98      	ldr	r2, [pc, #608]	; (8008cbc <HAL_GPIO_Init+0x2a4>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d058      	beq.n	8008b12 <HAL_GPIO_Init+0xfa>
 8008a60:	4a96      	ldr	r2, [pc, #600]	; (8008cbc <HAL_GPIO_Init+0x2a4>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d86f      	bhi.n	8008b46 <HAL_GPIO_Init+0x12e>
 8008a66:	4a96      	ldr	r2, [pc, #600]	; (8008cc0 <HAL_GPIO_Init+0x2a8>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d052      	beq.n	8008b12 <HAL_GPIO_Init+0xfa>
 8008a6c:	4a94      	ldr	r2, [pc, #592]	; (8008cc0 <HAL_GPIO_Init+0x2a8>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d869      	bhi.n	8008b46 <HAL_GPIO_Init+0x12e>
 8008a72:	4a94      	ldr	r2, [pc, #592]	; (8008cc4 <HAL_GPIO_Init+0x2ac>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d04c      	beq.n	8008b12 <HAL_GPIO_Init+0xfa>
 8008a78:	4a92      	ldr	r2, [pc, #584]	; (8008cc4 <HAL_GPIO_Init+0x2ac>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d863      	bhi.n	8008b46 <HAL_GPIO_Init+0x12e>
 8008a7e:	4a92      	ldr	r2, [pc, #584]	; (8008cc8 <HAL_GPIO_Init+0x2b0>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d046      	beq.n	8008b12 <HAL_GPIO_Init+0xfa>
 8008a84:	4a90      	ldr	r2, [pc, #576]	; (8008cc8 <HAL_GPIO_Init+0x2b0>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d85d      	bhi.n	8008b46 <HAL_GPIO_Init+0x12e>
 8008a8a:	2b12      	cmp	r3, #18
 8008a8c:	d82a      	bhi.n	8008ae4 <HAL_GPIO_Init+0xcc>
 8008a8e:	2b12      	cmp	r3, #18
 8008a90:	d859      	bhi.n	8008b46 <HAL_GPIO_Init+0x12e>
 8008a92:	a201      	add	r2, pc, #4	; (adr r2, 8008a98 <HAL_GPIO_Init+0x80>)
 8008a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a98:	08008b13 	.word	0x08008b13
 8008a9c:	08008aed 	.word	0x08008aed
 8008aa0:	08008aff 	.word	0x08008aff
 8008aa4:	08008b41 	.word	0x08008b41
 8008aa8:	08008b47 	.word	0x08008b47
 8008aac:	08008b47 	.word	0x08008b47
 8008ab0:	08008b47 	.word	0x08008b47
 8008ab4:	08008b47 	.word	0x08008b47
 8008ab8:	08008b47 	.word	0x08008b47
 8008abc:	08008b47 	.word	0x08008b47
 8008ac0:	08008b47 	.word	0x08008b47
 8008ac4:	08008b47 	.word	0x08008b47
 8008ac8:	08008b47 	.word	0x08008b47
 8008acc:	08008b47 	.word	0x08008b47
 8008ad0:	08008b47 	.word	0x08008b47
 8008ad4:	08008b47 	.word	0x08008b47
 8008ad8:	08008b47 	.word	0x08008b47
 8008adc:	08008af5 	.word	0x08008af5
 8008ae0:	08008b09 	.word	0x08008b09
 8008ae4:	4a79      	ldr	r2, [pc, #484]	; (8008ccc <HAL_GPIO_Init+0x2b4>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d013      	beq.n	8008b12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8008aea:	e02c      	b.n	8008b46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	68db      	ldr	r3, [r3, #12]
 8008af0:	623b      	str	r3, [r7, #32]
          break;
 8008af2:	e029      	b.n	8008b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	3304      	adds	r3, #4
 8008afa:	623b      	str	r3, [r7, #32]
          break;
 8008afc:	e024      	b.n	8008b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	3308      	adds	r3, #8
 8008b04:	623b      	str	r3, [r7, #32]
          break;
 8008b06:	e01f      	b.n	8008b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	330c      	adds	r3, #12
 8008b0e:	623b      	str	r3, [r7, #32]
          break;
 8008b10:	e01a      	b.n	8008b48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d102      	bne.n	8008b20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8008b1a:	2304      	movs	r3, #4
 8008b1c:	623b      	str	r3, [r7, #32]
          break;
 8008b1e:	e013      	b.n	8008b48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d105      	bne.n	8008b34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008b28:	2308      	movs	r3, #8
 8008b2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	69fa      	ldr	r2, [r7, #28]
 8008b30:	611a      	str	r2, [r3, #16]
          break;
 8008b32:	e009      	b.n	8008b48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008b34:	2308      	movs	r3, #8
 8008b36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	69fa      	ldr	r2, [r7, #28]
 8008b3c:	615a      	str	r2, [r3, #20]
          break;
 8008b3e:	e003      	b.n	8008b48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8008b40:	2300      	movs	r3, #0
 8008b42:	623b      	str	r3, [r7, #32]
          break;
 8008b44:	e000      	b.n	8008b48 <HAL_GPIO_Init+0x130>
          break;
 8008b46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	2bff      	cmp	r3, #255	; 0xff
 8008b4c:	d801      	bhi.n	8008b52 <HAL_GPIO_Init+0x13a>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	e001      	b.n	8008b56 <HAL_GPIO_Init+0x13e>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	3304      	adds	r3, #4
 8008b56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	2bff      	cmp	r3, #255	; 0xff
 8008b5c:	d802      	bhi.n	8008b64 <HAL_GPIO_Init+0x14c>
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	e002      	b.n	8008b6a <HAL_GPIO_Init+0x152>
 8008b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b66:	3b08      	subs	r3, #8
 8008b68:	009b      	lsls	r3, r3, #2
 8008b6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	210f      	movs	r1, #15
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	fa01 f303 	lsl.w	r3, r1, r3
 8008b78:	43db      	mvns	r3, r3
 8008b7a:	401a      	ands	r2, r3
 8008b7c:	6a39      	ldr	r1, [r7, #32]
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	fa01 f303 	lsl.w	r3, r1, r3
 8008b84:	431a      	orrs	r2, r3
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f000 80b1 	beq.w	8008cfa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8008b98:	4b4d      	ldr	r3, [pc, #308]	; (8008cd0 <HAL_GPIO_Init+0x2b8>)
 8008b9a:	699b      	ldr	r3, [r3, #24]
 8008b9c:	4a4c      	ldr	r2, [pc, #304]	; (8008cd0 <HAL_GPIO_Init+0x2b8>)
 8008b9e:	f043 0301 	orr.w	r3, r3, #1
 8008ba2:	6193      	str	r3, [r2, #24]
 8008ba4:	4b4a      	ldr	r3, [pc, #296]	; (8008cd0 <HAL_GPIO_Init+0x2b8>)
 8008ba6:	699b      	ldr	r3, [r3, #24]
 8008ba8:	f003 0301 	and.w	r3, r3, #1
 8008bac:	60bb      	str	r3, [r7, #8]
 8008bae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8008bb0:	4a48      	ldr	r2, [pc, #288]	; (8008cd4 <HAL_GPIO_Init+0x2bc>)
 8008bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb4:	089b      	lsrs	r3, r3, #2
 8008bb6:	3302      	adds	r3, #2
 8008bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008bbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc0:	f003 0303 	and.w	r3, r3, #3
 8008bc4:	009b      	lsls	r3, r3, #2
 8008bc6:	220f      	movs	r2, #15
 8008bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bcc:	43db      	mvns	r3, r3
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	4013      	ands	r3, r2
 8008bd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	4a40      	ldr	r2, [pc, #256]	; (8008cd8 <HAL_GPIO_Init+0x2c0>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d013      	beq.n	8008c04 <HAL_GPIO_Init+0x1ec>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4a3f      	ldr	r2, [pc, #252]	; (8008cdc <HAL_GPIO_Init+0x2c4>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d00d      	beq.n	8008c00 <HAL_GPIO_Init+0x1e8>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	4a3e      	ldr	r2, [pc, #248]	; (8008ce0 <HAL_GPIO_Init+0x2c8>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d007      	beq.n	8008bfc <HAL_GPIO_Init+0x1e4>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4a3d      	ldr	r2, [pc, #244]	; (8008ce4 <HAL_GPIO_Init+0x2cc>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d101      	bne.n	8008bf8 <HAL_GPIO_Init+0x1e0>
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	e006      	b.n	8008c06 <HAL_GPIO_Init+0x1ee>
 8008bf8:	2304      	movs	r3, #4
 8008bfa:	e004      	b.n	8008c06 <HAL_GPIO_Init+0x1ee>
 8008bfc:	2302      	movs	r3, #2
 8008bfe:	e002      	b.n	8008c06 <HAL_GPIO_Init+0x1ee>
 8008c00:	2301      	movs	r3, #1
 8008c02:	e000      	b.n	8008c06 <HAL_GPIO_Init+0x1ee>
 8008c04:	2300      	movs	r3, #0
 8008c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c08:	f002 0203 	and.w	r2, r2, #3
 8008c0c:	0092      	lsls	r2, r2, #2
 8008c0e:	4093      	lsls	r3, r2
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8008c16:	492f      	ldr	r1, [pc, #188]	; (8008cd4 <HAL_GPIO_Init+0x2bc>)
 8008c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1a:	089b      	lsrs	r3, r3, #2
 8008c1c:	3302      	adds	r3, #2
 8008c1e:	68fa      	ldr	r2, [r7, #12]
 8008c20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d006      	beq.n	8008c3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8008c30:	4b2d      	ldr	r3, [pc, #180]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	492c      	ldr	r1, [pc, #176]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	600b      	str	r3, [r1, #0]
 8008c3c:	e006      	b.n	8008c4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8008c3e:	4b2a      	ldr	r3, [pc, #168]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c40:	681a      	ldr	r2, [r3, #0]
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	43db      	mvns	r3, r3
 8008c46:	4928      	ldr	r1, [pc, #160]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c48:	4013      	ands	r3, r2
 8008c4a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d006      	beq.n	8008c66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8008c58:	4b23      	ldr	r3, [pc, #140]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c5a:	685a      	ldr	r2, [r3, #4]
 8008c5c:	4922      	ldr	r1, [pc, #136]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c5e:	69bb      	ldr	r3, [r7, #24]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	604b      	str	r3, [r1, #4]
 8008c64:	e006      	b.n	8008c74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8008c66:	4b20      	ldr	r3, [pc, #128]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c68:	685a      	ldr	r2, [r3, #4]
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	43db      	mvns	r3, r3
 8008c6e:	491e      	ldr	r1, [pc, #120]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c70:	4013      	ands	r3, r2
 8008c72:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d006      	beq.n	8008c8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8008c80:	4b19      	ldr	r3, [pc, #100]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c82:	689a      	ldr	r2, [r3, #8]
 8008c84:	4918      	ldr	r1, [pc, #96]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c86:	69bb      	ldr	r3, [r7, #24]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	608b      	str	r3, [r1, #8]
 8008c8c:	e006      	b.n	8008c9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8008c8e:	4b16      	ldr	r3, [pc, #88]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c90:	689a      	ldr	r2, [r3, #8]
 8008c92:	69bb      	ldr	r3, [r7, #24]
 8008c94:	43db      	mvns	r3, r3
 8008c96:	4914      	ldr	r1, [pc, #80]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008c98:	4013      	ands	r3, r2
 8008c9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d021      	beq.n	8008cec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8008ca8:	4b0f      	ldr	r3, [pc, #60]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008caa:	68da      	ldr	r2, [r3, #12]
 8008cac:	490e      	ldr	r1, [pc, #56]	; (8008ce8 <HAL_GPIO_Init+0x2d0>)
 8008cae:	69bb      	ldr	r3, [r7, #24]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	60cb      	str	r3, [r1, #12]
 8008cb4:	e021      	b.n	8008cfa <HAL_GPIO_Init+0x2e2>
 8008cb6:	bf00      	nop
 8008cb8:	10320000 	.word	0x10320000
 8008cbc:	10310000 	.word	0x10310000
 8008cc0:	10220000 	.word	0x10220000
 8008cc4:	10210000 	.word	0x10210000
 8008cc8:	10120000 	.word	0x10120000
 8008ccc:	10110000 	.word	0x10110000
 8008cd0:	40021000 	.word	0x40021000
 8008cd4:	40010000 	.word	0x40010000
 8008cd8:	40010800 	.word	0x40010800
 8008cdc:	40010c00 	.word	0x40010c00
 8008ce0:	40011000 	.word	0x40011000
 8008ce4:	40011400 	.word	0x40011400
 8008ce8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8008cec:	4b0b      	ldr	r3, [pc, #44]	; (8008d1c <HAL_GPIO_Init+0x304>)
 8008cee:	68da      	ldr	r2, [r3, #12]
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	43db      	mvns	r3, r3
 8008cf4:	4909      	ldr	r1, [pc, #36]	; (8008d1c <HAL_GPIO_Init+0x304>)
 8008cf6:	4013      	ands	r3, r2
 8008cf8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8008cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d06:	fa22 f303 	lsr.w	r3, r2, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f47f ae8e 	bne.w	8008a2c <HAL_GPIO_Init+0x14>
  }
}
 8008d10:	bf00      	nop
 8008d12:	bf00      	nop
 8008d14:	372c      	adds	r7, #44	; 0x2c
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bc80      	pop	{r7}
 8008d1a:	4770      	bx	lr
 8008d1c:	40010400 	.word	0x40010400

08008d20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b085      	sub	sp, #20
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	460b      	mov	r3, r1
 8008d2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	689a      	ldr	r2, [r3, #8]
 8008d30:	887b      	ldrh	r3, [r7, #2]
 8008d32:	4013      	ands	r3, r2
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d002      	beq.n	8008d3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	73fb      	strb	r3, [r7, #15]
 8008d3c:	e001      	b.n	8008d42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3714      	adds	r7, #20
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bc80      	pop	{r7}
 8008d4c:	4770      	bx	lr

08008d4e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d4e:	b480      	push	{r7}
 8008d50:	b083      	sub	sp, #12
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	460b      	mov	r3, r1
 8008d58:	807b      	strh	r3, [r7, #2]
 8008d5a:	4613      	mov	r3, r2
 8008d5c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008d5e:	787b      	ldrb	r3, [r7, #1]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d003      	beq.n	8008d6c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008d64:	887a      	ldrh	r2, [r7, #2]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8008d6a:	e003      	b.n	8008d74 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8008d6c:	887b      	ldrh	r3, [r7, #2]
 8008d6e:	041a      	lsls	r2, r3, #16
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	611a      	str	r2, [r3, #16]
}
 8008d74:	bf00      	nop
 8008d76:	370c      	adds	r7, #12
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bc80      	pop	{r7}
 8008d7c:	4770      	bx	lr
	...

08008d80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	4603      	mov	r3, r0
 8008d88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008d8a:	4b08      	ldr	r3, [pc, #32]	; (8008dac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008d8c:	695a      	ldr	r2, [r3, #20]
 8008d8e:	88fb      	ldrh	r3, [r7, #6]
 8008d90:	4013      	ands	r3, r2
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d006      	beq.n	8008da4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008d96:	4a05      	ldr	r2, [pc, #20]	; (8008dac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008d98:	88fb      	ldrh	r3, [r7, #6]
 8008d9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008d9c:	88fb      	ldrh	r3, [r7, #6]
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f7f9 fa56 	bl	8002250 <HAL_GPIO_EXTI_Callback>
  }
}
 8008da4:	bf00      	nop
 8008da6:	3708      	adds	r7, #8
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	40010400 	.word	0x40010400

08008db0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d101      	bne.n	8008dc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	e12b      	b.n	800901a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d106      	bne.n	8008ddc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f7f9 f94a 	bl	8002070 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2224      	movs	r2, #36	; 0x24
 8008de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f022 0201 	bic.w	r2, r2, #1
 8008df2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008e14:	f001 f806 	bl	8009e24 <HAL_RCC_GetPCLK1Freq>
 8008e18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	4a81      	ldr	r2, [pc, #516]	; (8009024 <HAL_I2C_Init+0x274>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d807      	bhi.n	8008e34 <HAL_I2C_Init+0x84>
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	4a80      	ldr	r2, [pc, #512]	; (8009028 <HAL_I2C_Init+0x278>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	bf94      	ite	ls
 8008e2c:	2301      	movls	r3, #1
 8008e2e:	2300      	movhi	r3, #0
 8008e30:	b2db      	uxtb	r3, r3
 8008e32:	e006      	b.n	8008e42 <HAL_I2C_Init+0x92>
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	4a7d      	ldr	r2, [pc, #500]	; (800902c <HAL_I2C_Init+0x27c>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	bf94      	ite	ls
 8008e3c:	2301      	movls	r3, #1
 8008e3e:	2300      	movhi	r3, #0
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d001      	beq.n	8008e4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008e46:	2301      	movs	r3, #1
 8008e48:	e0e7      	b.n	800901a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	4a78      	ldr	r2, [pc, #480]	; (8009030 <HAL_I2C_Init+0x280>)
 8008e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8008e52:	0c9b      	lsrs	r3, r3, #18
 8008e54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	68ba      	ldr	r2, [r7, #8]
 8008e66:	430a      	orrs	r2, r1
 8008e68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	6a1b      	ldr	r3, [r3, #32]
 8008e70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	4a6a      	ldr	r2, [pc, #424]	; (8009024 <HAL_I2C_Init+0x274>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d802      	bhi.n	8008e84 <HAL_I2C_Init+0xd4>
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	3301      	adds	r3, #1
 8008e82:	e009      	b.n	8008e98 <HAL_I2C_Init+0xe8>
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008e8a:	fb02 f303 	mul.w	r3, r2, r3
 8008e8e:	4a69      	ldr	r2, [pc, #420]	; (8009034 <HAL_I2C_Init+0x284>)
 8008e90:	fba2 2303 	umull	r2, r3, r2, r3
 8008e94:	099b      	lsrs	r3, r3, #6
 8008e96:	3301      	adds	r3, #1
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	6812      	ldr	r2, [r2, #0]
 8008e9c:	430b      	orrs	r3, r1
 8008e9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	69db      	ldr	r3, [r3, #28]
 8008ea6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008eaa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	495c      	ldr	r1, [pc, #368]	; (8009024 <HAL_I2C_Init+0x274>)
 8008eb4:	428b      	cmp	r3, r1
 8008eb6:	d819      	bhi.n	8008eec <HAL_I2C_Init+0x13c>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	1e59      	subs	r1, r3, #1
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	005b      	lsls	r3, r3, #1
 8008ec2:	fbb1 f3f3 	udiv	r3, r1, r3
 8008ec6:	1c59      	adds	r1, r3, #1
 8008ec8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008ecc:	400b      	ands	r3, r1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d00a      	beq.n	8008ee8 <HAL_I2C_Init+0x138>
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	1e59      	subs	r1, r3, #1
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	005b      	lsls	r3, r3, #1
 8008edc:	fbb1 f3f3 	udiv	r3, r1, r3
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ee6:	e051      	b.n	8008f8c <HAL_I2C_Init+0x1dc>
 8008ee8:	2304      	movs	r3, #4
 8008eea:	e04f      	b.n	8008f8c <HAL_I2C_Init+0x1dc>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d111      	bne.n	8008f18 <HAL_I2C_Init+0x168>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	1e58      	subs	r0, r3, #1
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6859      	ldr	r1, [r3, #4]
 8008efc:	460b      	mov	r3, r1
 8008efe:	005b      	lsls	r3, r3, #1
 8008f00:	440b      	add	r3, r1
 8008f02:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f06:	3301      	adds	r3, #1
 8008f08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	bf0c      	ite	eq
 8008f10:	2301      	moveq	r3, #1
 8008f12:	2300      	movne	r3, #0
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	e012      	b.n	8008f3e <HAL_I2C_Init+0x18e>
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	1e58      	subs	r0, r3, #1
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6859      	ldr	r1, [r3, #4]
 8008f20:	460b      	mov	r3, r1
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	440b      	add	r3, r1
 8008f26:	0099      	lsls	r1, r3, #2
 8008f28:	440b      	add	r3, r1
 8008f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f2e:	3301      	adds	r3, #1
 8008f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	bf0c      	ite	eq
 8008f38:	2301      	moveq	r3, #1
 8008f3a:	2300      	movne	r3, #0
 8008f3c:	b2db      	uxtb	r3, r3
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d001      	beq.n	8008f46 <HAL_I2C_Init+0x196>
 8008f42:	2301      	movs	r3, #1
 8008f44:	e022      	b.n	8008f8c <HAL_I2C_Init+0x1dc>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d10e      	bne.n	8008f6c <HAL_I2C_Init+0x1bc>
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	1e58      	subs	r0, r3, #1
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6859      	ldr	r1, [r3, #4]
 8008f56:	460b      	mov	r3, r1
 8008f58:	005b      	lsls	r3, r3, #1
 8008f5a:	440b      	add	r3, r1
 8008f5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f60:	3301      	adds	r3, #1
 8008f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f6a:	e00f      	b.n	8008f8c <HAL_I2C_Init+0x1dc>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	1e58      	subs	r0, r3, #1
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6859      	ldr	r1, [r3, #4]
 8008f74:	460b      	mov	r3, r1
 8008f76:	009b      	lsls	r3, r3, #2
 8008f78:	440b      	add	r3, r1
 8008f7a:	0099      	lsls	r1, r3, #2
 8008f7c:	440b      	add	r3, r1
 8008f7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f82:	3301      	adds	r3, #1
 8008f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008f8c:	6879      	ldr	r1, [r7, #4]
 8008f8e:	6809      	ldr	r1, [r1, #0]
 8008f90:	4313      	orrs	r3, r2
 8008f92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	69da      	ldr	r2, [r3, #28]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a1b      	ldr	r3, [r3, #32]
 8008fa6:	431a      	orrs	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	430a      	orrs	r2, r1
 8008fae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008fba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008fbe:	687a      	ldr	r2, [r7, #4]
 8008fc0:	6911      	ldr	r1, [r2, #16]
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	68d2      	ldr	r2, [r2, #12]
 8008fc6:	4311      	orrs	r1, r2
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	6812      	ldr	r2, [r2, #0]
 8008fcc:	430b      	orrs	r3, r1
 8008fce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	695a      	ldr	r2, [r3, #20]
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	699b      	ldr	r3, [r3, #24]
 8008fe2:	431a      	orrs	r2, r3
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	430a      	orrs	r2, r1
 8008fea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	681a      	ldr	r2, [r3, #0]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f042 0201 	orr.w	r2, r2, #1
 8008ffa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2220      	movs	r2, #32
 8009006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009018:	2300      	movs	r3, #0
}
 800901a:	4618      	mov	r0, r3
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	000186a0 	.word	0x000186a0
 8009028:	001e847f 	.word	0x001e847f
 800902c:	003d08ff 	.word	0x003d08ff
 8009030:	431bde83 	.word	0x431bde83
 8009034:	10624dd3 	.word	0x10624dd3

08009038 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b088      	sub	sp, #32
 800903c:	af02      	add	r7, sp, #8
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	4608      	mov	r0, r1
 8009042:	4611      	mov	r1, r2
 8009044:	461a      	mov	r2, r3
 8009046:	4603      	mov	r3, r0
 8009048:	817b      	strh	r3, [r7, #10]
 800904a:	460b      	mov	r3, r1
 800904c:	813b      	strh	r3, [r7, #8]
 800904e:	4613      	mov	r3, r2
 8009050:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009052:	f7fe fddb 	bl	8007c0c <HAL_GetTick>
 8009056:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800905e:	b2db      	uxtb	r3, r3
 8009060:	2b20      	cmp	r3, #32
 8009062:	f040 80d9 	bne.w	8009218 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	9300      	str	r3, [sp, #0]
 800906a:	2319      	movs	r3, #25
 800906c:	2201      	movs	r2, #1
 800906e:	496d      	ldr	r1, [pc, #436]	; (8009224 <HAL_I2C_Mem_Write+0x1ec>)
 8009070:	68f8      	ldr	r0, [r7, #12]
 8009072:	f000 f971 	bl	8009358 <I2C_WaitOnFlagUntilTimeout>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d001      	beq.n	8009080 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800907c:	2302      	movs	r3, #2
 800907e:	e0cc      	b.n	800921a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009086:	2b01      	cmp	r3, #1
 8009088:	d101      	bne.n	800908e <HAL_I2C_Mem_Write+0x56>
 800908a:	2302      	movs	r3, #2
 800908c:	e0c5      	b.n	800921a <HAL_I2C_Mem_Write+0x1e2>
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f003 0301 	and.w	r3, r3, #1
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d007      	beq.n	80090b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f042 0201 	orr.w	r2, r2, #1
 80090b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2221      	movs	r2, #33	; 0x21
 80090c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2240      	movs	r2, #64	; 0x40
 80090d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2200      	movs	r2, #0
 80090d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	6a3a      	ldr	r2, [r7, #32]
 80090de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80090e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090ea:	b29a      	uxth	r2, r3
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	4a4d      	ldr	r2, [pc, #308]	; (8009228 <HAL_I2C_Mem_Write+0x1f0>)
 80090f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80090f6:	88f8      	ldrh	r0, [r7, #6]
 80090f8:	893a      	ldrh	r2, [r7, #8]
 80090fa:	8979      	ldrh	r1, [r7, #10]
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	9301      	str	r3, [sp, #4]
 8009100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009102:	9300      	str	r3, [sp, #0]
 8009104:	4603      	mov	r3, r0
 8009106:	68f8      	ldr	r0, [r7, #12]
 8009108:	f000 f890 	bl	800922c <I2C_RequestMemoryWrite>
 800910c:	4603      	mov	r3, r0
 800910e:	2b00      	cmp	r3, #0
 8009110:	d052      	beq.n	80091b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8009112:	2301      	movs	r3, #1
 8009114:	e081      	b.n	800921a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009116:	697a      	ldr	r2, [r7, #20]
 8009118:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f000 f9f2 	bl	8009504 <I2C_WaitOnTXEFlagUntilTimeout>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00d      	beq.n	8009142 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800912a:	2b04      	cmp	r3, #4
 800912c:	d107      	bne.n	800913e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800913c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e06b      	b.n	800921a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009146:	781a      	ldrb	r2, [r3, #0]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009152:	1c5a      	adds	r2, r3, #1
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800915c:	3b01      	subs	r3, #1
 800915e:	b29a      	uxth	r2, r3
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009168:	b29b      	uxth	r3, r3
 800916a:	3b01      	subs	r3, #1
 800916c:	b29a      	uxth	r2, r3
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	695b      	ldr	r3, [r3, #20]
 8009178:	f003 0304 	and.w	r3, r3, #4
 800917c:	2b04      	cmp	r3, #4
 800917e:	d11b      	bne.n	80091b8 <HAL_I2C_Mem_Write+0x180>
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009184:	2b00      	cmp	r3, #0
 8009186:	d017      	beq.n	80091b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800918c:	781a      	ldrb	r2, [r3, #0]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009198:	1c5a      	adds	r2, r3, #1
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091a2:	3b01      	subs	r3, #1
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	3b01      	subs	r3, #1
 80091b2:	b29a      	uxth	r2, r3
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d1aa      	bne.n	8009116 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091c0:	697a      	ldr	r2, [r7, #20]
 80091c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091c4:	68f8      	ldr	r0, [r7, #12]
 80091c6:	f000 f9de 	bl	8009586 <I2C_WaitOnBTFFlagUntilTimeout>
 80091ca:	4603      	mov	r3, r0
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d00d      	beq.n	80091ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d4:	2b04      	cmp	r3, #4
 80091d6:	d107      	bne.n	80091e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80091e8:	2301      	movs	r3, #1
 80091ea:	e016      	b.n	800921a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2220      	movs	r2, #32
 8009200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2200      	movs	r2, #0
 8009210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009214:	2300      	movs	r3, #0
 8009216:	e000      	b.n	800921a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009218:	2302      	movs	r3, #2
  }
}
 800921a:	4618      	mov	r0, r3
 800921c:	3718      	adds	r7, #24
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	00100002 	.word	0x00100002
 8009228:	ffff0000 	.word	0xffff0000

0800922c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b088      	sub	sp, #32
 8009230:	af02      	add	r7, sp, #8
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	4608      	mov	r0, r1
 8009236:	4611      	mov	r1, r2
 8009238:	461a      	mov	r2, r3
 800923a:	4603      	mov	r3, r0
 800923c:	817b      	strh	r3, [r7, #10]
 800923e:	460b      	mov	r3, r1
 8009240:	813b      	strh	r3, [r7, #8]
 8009242:	4613      	mov	r3, r2
 8009244:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	681a      	ldr	r2, [r3, #0]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009254:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	6a3b      	ldr	r3, [r7, #32]
 800925c:	2200      	movs	r2, #0
 800925e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009262:	68f8      	ldr	r0, [r7, #12]
 8009264:	f000 f878 	bl	8009358 <I2C_WaitOnFlagUntilTimeout>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00d      	beq.n	800928a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009278:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800927c:	d103      	bne.n	8009286 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009284:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009286:	2303      	movs	r3, #3
 8009288:	e05f      	b.n	800934a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800928a:	897b      	ldrh	r3, [r7, #10]
 800928c:	b2db      	uxtb	r3, r3
 800928e:	461a      	mov	r2, r3
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009298:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800929a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800929c:	6a3a      	ldr	r2, [r7, #32]
 800929e:	492d      	ldr	r1, [pc, #180]	; (8009354 <I2C_RequestMemoryWrite+0x128>)
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	f000 f8b0 	bl	8009406 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d001      	beq.n	80092b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80092ac:	2301      	movs	r3, #1
 80092ae:	e04c      	b.n	800934a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80092b0:	2300      	movs	r3, #0
 80092b2:	617b      	str	r3, [r7, #20]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	695b      	ldr	r3, [r3, #20]
 80092ba:	617b      	str	r3, [r7, #20]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	617b      	str	r3, [r7, #20]
 80092c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092c8:	6a39      	ldr	r1, [r7, #32]
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f000 f91a 	bl	8009504 <I2C_WaitOnTXEFlagUntilTimeout>
 80092d0:	4603      	mov	r3, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00d      	beq.n	80092f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092da:	2b04      	cmp	r3, #4
 80092dc:	d107      	bne.n	80092ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	e02b      	b.n	800934a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80092f2:	88fb      	ldrh	r3, [r7, #6]
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d105      	bne.n	8009304 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80092f8:	893b      	ldrh	r3, [r7, #8]
 80092fa:	b2da      	uxtb	r2, r3
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	611a      	str	r2, [r3, #16]
 8009302:	e021      	b.n	8009348 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009304:	893b      	ldrh	r3, [r7, #8]
 8009306:	0a1b      	lsrs	r3, r3, #8
 8009308:	b29b      	uxth	r3, r3
 800930a:	b2da      	uxtb	r2, r3
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009314:	6a39      	ldr	r1, [r7, #32]
 8009316:	68f8      	ldr	r0, [r7, #12]
 8009318:	f000 f8f4 	bl	8009504 <I2C_WaitOnTXEFlagUntilTimeout>
 800931c:	4603      	mov	r3, r0
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00d      	beq.n	800933e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009326:	2b04      	cmp	r3, #4
 8009328:	d107      	bne.n	800933a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009338:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	e005      	b.n	800934a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800933e:	893b      	ldrh	r3, [r7, #8]
 8009340:	b2da      	uxtb	r2, r3
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009348:	2300      	movs	r3, #0
}
 800934a:	4618      	mov	r0, r3
 800934c:	3718      	adds	r7, #24
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}
 8009352:	bf00      	nop
 8009354:	00010002 	.word	0x00010002

08009358 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	603b      	str	r3, [r7, #0]
 8009364:	4613      	mov	r3, r2
 8009366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009368:	e025      	b.n	80093b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009370:	d021      	beq.n	80093b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009372:	f7fe fc4b 	bl	8007c0c <HAL_GetTick>
 8009376:	4602      	mov	r2, r0
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	683a      	ldr	r2, [r7, #0]
 800937e:	429a      	cmp	r2, r3
 8009380:	d302      	bcc.n	8009388 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d116      	bne.n	80093b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2200      	movs	r2, #0
 800938c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	2220      	movs	r2, #32
 8009392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2200      	movs	r2, #0
 800939a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093a2:	f043 0220 	orr.w	r2, r3, #32
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	e023      	b.n	80093fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	0c1b      	lsrs	r3, r3, #16
 80093ba:	b2db      	uxtb	r3, r3
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d10d      	bne.n	80093dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	695b      	ldr	r3, [r3, #20]
 80093c6:	43da      	mvns	r2, r3
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	4013      	ands	r3, r2
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	bf0c      	ite	eq
 80093d2:	2301      	moveq	r3, #1
 80093d4:	2300      	movne	r3, #0
 80093d6:	b2db      	uxtb	r3, r3
 80093d8:	461a      	mov	r2, r3
 80093da:	e00c      	b.n	80093f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	699b      	ldr	r3, [r3, #24]
 80093e2:	43da      	mvns	r2, r3
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	4013      	ands	r3, r2
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	bf0c      	ite	eq
 80093ee:	2301      	moveq	r3, #1
 80093f0:	2300      	movne	r3, #0
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	461a      	mov	r2, r3
 80093f6:	79fb      	ldrb	r3, [r7, #7]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d0b6      	beq.n	800936a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80093fc:	2300      	movs	r3, #0
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b084      	sub	sp, #16
 800940a:	af00      	add	r7, sp, #0
 800940c:	60f8      	str	r0, [r7, #12]
 800940e:	60b9      	str	r1, [r7, #8]
 8009410:	607a      	str	r2, [r7, #4]
 8009412:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009414:	e051      	b.n	80094ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	695b      	ldr	r3, [r3, #20]
 800941c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009424:	d123      	bne.n	800946e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009434:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800943e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2200      	movs	r2, #0
 8009444:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2220      	movs	r2, #32
 800944a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2200      	movs	r2, #0
 8009452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800945a:	f043 0204 	orr.w	r2, r3, #4
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2200      	movs	r2, #0
 8009466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	e046      	b.n	80094fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009474:	d021      	beq.n	80094ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009476:	f7fe fbc9 	bl	8007c0c <HAL_GetTick>
 800947a:	4602      	mov	r2, r0
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	1ad3      	subs	r3, r2, r3
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	429a      	cmp	r2, r3
 8009484:	d302      	bcc.n	800948c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d116      	bne.n	80094ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2200      	movs	r2, #0
 8009490:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2220      	movs	r2, #32
 8009496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	2200      	movs	r2, #0
 800949e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094a6:	f043 0220 	orr.w	r2, r3, #32
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2200      	movs	r2, #0
 80094b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80094b6:	2301      	movs	r3, #1
 80094b8:	e020      	b.n	80094fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	0c1b      	lsrs	r3, r3, #16
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	d10c      	bne.n	80094de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	43da      	mvns	r2, r3
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	4013      	ands	r3, r2
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	bf14      	ite	ne
 80094d6:	2301      	movne	r3, #1
 80094d8:	2300      	moveq	r3, #0
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	e00b      	b.n	80094f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	699b      	ldr	r3, [r3, #24]
 80094e4:	43da      	mvns	r2, r3
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	4013      	ands	r3, r2
 80094ea:	b29b      	uxth	r3, r3
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	bf14      	ite	ne
 80094f0:	2301      	movne	r3, #1
 80094f2:	2300      	moveq	r3, #0
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d18d      	bne.n	8009416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3710      	adds	r7, #16
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}

08009504 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009510:	e02d      	b.n	800956e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f000 f878 	bl	8009608 <I2C_IsAcknowledgeFailed>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d001      	beq.n	8009522 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	e02d      	b.n	800957e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009528:	d021      	beq.n	800956e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800952a:	f7fe fb6f 	bl	8007c0c <HAL_GetTick>
 800952e:	4602      	mov	r2, r0
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	1ad3      	subs	r3, r2, r3
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	429a      	cmp	r2, r3
 8009538:	d302      	bcc.n	8009540 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d116      	bne.n	800956e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2200      	movs	r2, #0
 8009544:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2220      	movs	r2, #32
 800954a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2200      	movs	r2, #0
 8009552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800955a:	f043 0220 	orr.w	r2, r3, #32
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2200      	movs	r2, #0
 8009566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800956a:	2301      	movs	r3, #1
 800956c:	e007      	b.n	800957e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	695b      	ldr	r3, [r3, #20]
 8009574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009578:	2b80      	cmp	r3, #128	; 0x80
 800957a:	d1ca      	bne.n	8009512 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3710      	adds	r7, #16
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}

08009586 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009586:	b580      	push	{r7, lr}
 8009588:	b084      	sub	sp, #16
 800958a:	af00      	add	r7, sp, #0
 800958c:	60f8      	str	r0, [r7, #12]
 800958e:	60b9      	str	r1, [r7, #8]
 8009590:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009592:	e02d      	b.n	80095f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009594:	68f8      	ldr	r0, [r7, #12]
 8009596:	f000 f837 	bl	8009608 <I2C_IsAcknowledgeFailed>
 800959a:	4603      	mov	r3, r0
 800959c:	2b00      	cmp	r3, #0
 800959e:	d001      	beq.n	80095a4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80095a0:	2301      	movs	r3, #1
 80095a2:	e02d      	b.n	8009600 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095aa:	d021      	beq.n	80095f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095ac:	f7fe fb2e 	bl	8007c0c <HAL_GetTick>
 80095b0:	4602      	mov	r2, r0
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	1ad3      	subs	r3, r2, r3
 80095b6:	68ba      	ldr	r2, [r7, #8]
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d302      	bcc.n	80095c2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d116      	bne.n	80095f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	2200      	movs	r2, #0
 80095c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2220      	movs	r2, #32
 80095cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095dc:	f043 0220 	orr.w	r2, r3, #32
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2200      	movs	r2, #0
 80095e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	e007      	b.n	8009600 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	695b      	ldr	r3, [r3, #20]
 80095f6:	f003 0304 	and.w	r3, r3, #4
 80095fa:	2b04      	cmp	r3, #4
 80095fc:	d1ca      	bne.n	8009594 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3710      	adds	r7, #16
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	695b      	ldr	r3, [r3, #20]
 8009616:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800961a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800961e:	d11b      	bne.n	8009658 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009628:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2200      	movs	r2, #0
 800962e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2220      	movs	r2, #32
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009644:	f043 0204 	orr.w	r2, r3, #4
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2200      	movs	r2, #0
 8009650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e000      	b.n	800965a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	370c      	adds	r7, #12
 800965e:	46bd      	mov	sp, r7
 8009660:	bc80      	pop	{r7}
 8009662:	4770      	bx	lr

08009664 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009664:	b480      	push	{r7}
 8009666:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8009668:	4b03      	ldr	r3, [pc, #12]	; (8009678 <HAL_PWR_EnableBkUpAccess+0x14>)
 800966a:	2201      	movs	r2, #1
 800966c:	601a      	str	r2, [r3, #0]
}
 800966e:	bf00      	nop
 8009670:	46bd      	mov	sp, r7
 8009672:	bc80      	pop	{r7}
 8009674:	4770      	bx	lr
 8009676:	bf00      	nop
 8009678:	420e0020 	.word	0x420e0020

0800967c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b086      	sub	sp, #24
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d101      	bne.n	800968e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	e272      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 0301 	and.w	r3, r3, #1
 8009696:	2b00      	cmp	r3, #0
 8009698:	f000 8087 	beq.w	80097aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800969c:	4b92      	ldr	r3, [pc, #584]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	f003 030c 	and.w	r3, r3, #12
 80096a4:	2b04      	cmp	r3, #4
 80096a6:	d00c      	beq.n	80096c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80096a8:	4b8f      	ldr	r3, [pc, #572]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	f003 030c 	and.w	r3, r3, #12
 80096b0:	2b08      	cmp	r3, #8
 80096b2:	d112      	bne.n	80096da <HAL_RCC_OscConfig+0x5e>
 80096b4:	4b8c      	ldr	r3, [pc, #560]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80096bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096c0:	d10b      	bne.n	80096da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80096c2:	4b89      	ldr	r3, [pc, #548]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d06c      	beq.n	80097a8 <HAL_RCC_OscConfig+0x12c>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d168      	bne.n	80097a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e24c      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096e2:	d106      	bne.n	80096f2 <HAL_RCC_OscConfig+0x76>
 80096e4:	4b80      	ldr	r3, [pc, #512]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a7f      	ldr	r2, [pc, #508]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80096ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80096ee:	6013      	str	r3, [r2, #0]
 80096f0:	e02e      	b.n	8009750 <HAL_RCC_OscConfig+0xd4>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d10c      	bne.n	8009714 <HAL_RCC_OscConfig+0x98>
 80096fa:	4b7b      	ldr	r3, [pc, #492]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a7a      	ldr	r2, [pc, #488]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009700:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009704:	6013      	str	r3, [r2, #0]
 8009706:	4b78      	ldr	r3, [pc, #480]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a77      	ldr	r2, [pc, #476]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800970c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009710:	6013      	str	r3, [r2, #0]
 8009712:	e01d      	b.n	8009750 <HAL_RCC_OscConfig+0xd4>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800971c:	d10c      	bne.n	8009738 <HAL_RCC_OscConfig+0xbc>
 800971e:	4b72      	ldr	r3, [pc, #456]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	4a71      	ldr	r2, [pc, #452]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009724:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009728:	6013      	str	r3, [r2, #0]
 800972a:	4b6f      	ldr	r3, [pc, #444]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a6e      	ldr	r2, [pc, #440]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009734:	6013      	str	r3, [r2, #0]
 8009736:	e00b      	b.n	8009750 <HAL_RCC_OscConfig+0xd4>
 8009738:	4b6b      	ldr	r3, [pc, #428]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a6a      	ldr	r2, [pc, #424]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800973e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009742:	6013      	str	r3, [r2, #0]
 8009744:	4b68      	ldr	r3, [pc, #416]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a67      	ldr	r2, [pc, #412]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800974a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800974e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d013      	beq.n	8009780 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009758:	f7fe fa58 	bl	8007c0c <HAL_GetTick>
 800975c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800975e:	e008      	b.n	8009772 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009760:	f7fe fa54 	bl	8007c0c <HAL_GetTick>
 8009764:	4602      	mov	r2, r0
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	1ad3      	subs	r3, r2, r3
 800976a:	2b64      	cmp	r3, #100	; 0x64
 800976c:	d901      	bls.n	8009772 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800976e:	2303      	movs	r3, #3
 8009770:	e200      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009772:	4b5d      	ldr	r3, [pc, #372]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800977a:	2b00      	cmp	r3, #0
 800977c:	d0f0      	beq.n	8009760 <HAL_RCC_OscConfig+0xe4>
 800977e:	e014      	b.n	80097aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009780:	f7fe fa44 	bl	8007c0c <HAL_GetTick>
 8009784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009786:	e008      	b.n	800979a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009788:	f7fe fa40 	bl	8007c0c <HAL_GetTick>
 800978c:	4602      	mov	r2, r0
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	1ad3      	subs	r3, r2, r3
 8009792:	2b64      	cmp	r3, #100	; 0x64
 8009794:	d901      	bls.n	800979a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8009796:	2303      	movs	r3, #3
 8009798:	e1ec      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800979a:	4b53      	ldr	r3, [pc, #332]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1f0      	bne.n	8009788 <HAL_RCC_OscConfig+0x10c>
 80097a6:	e000      	b.n	80097aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80097a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f003 0302 	and.w	r3, r3, #2
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d063      	beq.n	800987e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80097b6:	4b4c      	ldr	r3, [pc, #304]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80097b8:	685b      	ldr	r3, [r3, #4]
 80097ba:	f003 030c 	and.w	r3, r3, #12
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d00b      	beq.n	80097da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80097c2:	4b49      	ldr	r3, [pc, #292]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	f003 030c 	and.w	r3, r3, #12
 80097ca:	2b08      	cmp	r3, #8
 80097cc:	d11c      	bne.n	8009808 <HAL_RCC_OscConfig+0x18c>
 80097ce:	4b46      	ldr	r3, [pc, #280]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d116      	bne.n	8009808 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80097da:	4b43      	ldr	r3, [pc, #268]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f003 0302 	and.w	r3, r3, #2
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d005      	beq.n	80097f2 <HAL_RCC_OscConfig+0x176>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	691b      	ldr	r3, [r3, #16]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d001      	beq.n	80097f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80097ee:	2301      	movs	r3, #1
 80097f0:	e1c0      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80097f2:	4b3d      	ldr	r3, [pc, #244]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	695b      	ldr	r3, [r3, #20]
 80097fe:	00db      	lsls	r3, r3, #3
 8009800:	4939      	ldr	r1, [pc, #228]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009802:	4313      	orrs	r3, r2
 8009804:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009806:	e03a      	b.n	800987e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d020      	beq.n	8009852 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009810:	4b36      	ldr	r3, [pc, #216]	; (80098ec <HAL_RCC_OscConfig+0x270>)
 8009812:	2201      	movs	r2, #1
 8009814:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009816:	f7fe f9f9 	bl	8007c0c <HAL_GetTick>
 800981a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800981c:	e008      	b.n	8009830 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800981e:	f7fe f9f5 	bl	8007c0c <HAL_GetTick>
 8009822:	4602      	mov	r2, r0
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	1ad3      	subs	r3, r2, r3
 8009828:	2b02      	cmp	r3, #2
 800982a:	d901      	bls.n	8009830 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800982c:	2303      	movs	r3, #3
 800982e:	e1a1      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009830:	4b2d      	ldr	r3, [pc, #180]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f003 0302 	and.w	r3, r3, #2
 8009838:	2b00      	cmp	r3, #0
 800983a:	d0f0      	beq.n	800981e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800983c:	4b2a      	ldr	r3, [pc, #168]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	695b      	ldr	r3, [r3, #20]
 8009848:	00db      	lsls	r3, r3, #3
 800984a:	4927      	ldr	r1, [pc, #156]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 800984c:	4313      	orrs	r3, r2
 800984e:	600b      	str	r3, [r1, #0]
 8009850:	e015      	b.n	800987e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009852:	4b26      	ldr	r3, [pc, #152]	; (80098ec <HAL_RCC_OscConfig+0x270>)
 8009854:	2200      	movs	r2, #0
 8009856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009858:	f7fe f9d8 	bl	8007c0c <HAL_GetTick>
 800985c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800985e:	e008      	b.n	8009872 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009860:	f7fe f9d4 	bl	8007c0c <HAL_GetTick>
 8009864:	4602      	mov	r2, r0
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	1ad3      	subs	r3, r2, r3
 800986a:	2b02      	cmp	r3, #2
 800986c:	d901      	bls.n	8009872 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800986e:	2303      	movs	r3, #3
 8009870:	e180      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009872:	4b1d      	ldr	r3, [pc, #116]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 0302 	and.w	r3, r3, #2
 800987a:	2b00      	cmp	r3, #0
 800987c:	d1f0      	bne.n	8009860 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f003 0308 	and.w	r3, r3, #8
 8009886:	2b00      	cmp	r3, #0
 8009888:	d03a      	beq.n	8009900 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	699b      	ldr	r3, [r3, #24]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d019      	beq.n	80098c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009892:	4b17      	ldr	r3, [pc, #92]	; (80098f0 <HAL_RCC_OscConfig+0x274>)
 8009894:	2201      	movs	r2, #1
 8009896:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009898:	f7fe f9b8 	bl	8007c0c <HAL_GetTick>
 800989c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800989e:	e008      	b.n	80098b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80098a0:	f7fe f9b4 	bl	8007c0c <HAL_GetTick>
 80098a4:	4602      	mov	r2, r0
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	1ad3      	subs	r3, r2, r3
 80098aa:	2b02      	cmp	r3, #2
 80098ac:	d901      	bls.n	80098b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80098ae:	2303      	movs	r3, #3
 80098b0:	e160      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80098b2:	4b0d      	ldr	r3, [pc, #52]	; (80098e8 <HAL_RCC_OscConfig+0x26c>)
 80098b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098b6:	f003 0302 	and.w	r3, r3, #2
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d0f0      	beq.n	80098a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80098be:	2001      	movs	r0, #1
 80098c0:	f000 fad8 	bl	8009e74 <RCC_Delay>
 80098c4:	e01c      	b.n	8009900 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80098c6:	4b0a      	ldr	r3, [pc, #40]	; (80098f0 <HAL_RCC_OscConfig+0x274>)
 80098c8:	2200      	movs	r2, #0
 80098ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80098cc:	f7fe f99e 	bl	8007c0c <HAL_GetTick>
 80098d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80098d2:	e00f      	b.n	80098f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80098d4:	f7fe f99a 	bl	8007c0c <HAL_GetTick>
 80098d8:	4602      	mov	r2, r0
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	1ad3      	subs	r3, r2, r3
 80098de:	2b02      	cmp	r3, #2
 80098e0:	d908      	bls.n	80098f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80098e2:	2303      	movs	r3, #3
 80098e4:	e146      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
 80098e6:	bf00      	nop
 80098e8:	40021000 	.word	0x40021000
 80098ec:	42420000 	.word	0x42420000
 80098f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80098f4:	4b92      	ldr	r3, [pc, #584]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80098f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f8:	f003 0302 	and.w	r3, r3, #2
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d1e9      	bne.n	80098d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f003 0304 	and.w	r3, r3, #4
 8009908:	2b00      	cmp	r3, #0
 800990a:	f000 80a6 	beq.w	8009a5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800990e:	2300      	movs	r3, #0
 8009910:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009912:	4b8b      	ldr	r3, [pc, #556]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009914:	69db      	ldr	r3, [r3, #28]
 8009916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800991a:	2b00      	cmp	r3, #0
 800991c:	d10d      	bne.n	800993a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800991e:	4b88      	ldr	r3, [pc, #544]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009920:	69db      	ldr	r3, [r3, #28]
 8009922:	4a87      	ldr	r2, [pc, #540]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009928:	61d3      	str	r3, [r2, #28]
 800992a:	4b85      	ldr	r3, [pc, #532]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 800992c:	69db      	ldr	r3, [r3, #28]
 800992e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009932:	60bb      	str	r3, [r7, #8]
 8009934:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009936:	2301      	movs	r3, #1
 8009938:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800993a:	4b82      	ldr	r3, [pc, #520]	; (8009b44 <HAL_RCC_OscConfig+0x4c8>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009942:	2b00      	cmp	r3, #0
 8009944:	d118      	bne.n	8009978 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009946:	4b7f      	ldr	r3, [pc, #508]	; (8009b44 <HAL_RCC_OscConfig+0x4c8>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a7e      	ldr	r2, [pc, #504]	; (8009b44 <HAL_RCC_OscConfig+0x4c8>)
 800994c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009950:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009952:	f7fe f95b 	bl	8007c0c <HAL_GetTick>
 8009956:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009958:	e008      	b.n	800996c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800995a:	f7fe f957 	bl	8007c0c <HAL_GetTick>
 800995e:	4602      	mov	r2, r0
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	1ad3      	subs	r3, r2, r3
 8009964:	2b64      	cmp	r3, #100	; 0x64
 8009966:	d901      	bls.n	800996c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8009968:	2303      	movs	r3, #3
 800996a:	e103      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800996c:	4b75      	ldr	r3, [pc, #468]	; (8009b44 <HAL_RCC_OscConfig+0x4c8>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009974:	2b00      	cmp	r3, #0
 8009976:	d0f0      	beq.n	800995a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	68db      	ldr	r3, [r3, #12]
 800997c:	2b01      	cmp	r3, #1
 800997e:	d106      	bne.n	800998e <HAL_RCC_OscConfig+0x312>
 8009980:	4b6f      	ldr	r3, [pc, #444]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009982:	6a1b      	ldr	r3, [r3, #32]
 8009984:	4a6e      	ldr	r2, [pc, #440]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009986:	f043 0301 	orr.w	r3, r3, #1
 800998a:	6213      	str	r3, [r2, #32]
 800998c:	e02d      	b.n	80099ea <HAL_RCC_OscConfig+0x36e>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d10c      	bne.n	80099b0 <HAL_RCC_OscConfig+0x334>
 8009996:	4b6a      	ldr	r3, [pc, #424]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009998:	6a1b      	ldr	r3, [r3, #32]
 800999a:	4a69      	ldr	r2, [pc, #420]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 800999c:	f023 0301 	bic.w	r3, r3, #1
 80099a0:	6213      	str	r3, [r2, #32]
 80099a2:	4b67      	ldr	r3, [pc, #412]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099a4:	6a1b      	ldr	r3, [r3, #32]
 80099a6:	4a66      	ldr	r2, [pc, #408]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099a8:	f023 0304 	bic.w	r3, r3, #4
 80099ac:	6213      	str	r3, [r2, #32]
 80099ae:	e01c      	b.n	80099ea <HAL_RCC_OscConfig+0x36e>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	68db      	ldr	r3, [r3, #12]
 80099b4:	2b05      	cmp	r3, #5
 80099b6:	d10c      	bne.n	80099d2 <HAL_RCC_OscConfig+0x356>
 80099b8:	4b61      	ldr	r3, [pc, #388]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099ba:	6a1b      	ldr	r3, [r3, #32]
 80099bc:	4a60      	ldr	r2, [pc, #384]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099be:	f043 0304 	orr.w	r3, r3, #4
 80099c2:	6213      	str	r3, [r2, #32]
 80099c4:	4b5e      	ldr	r3, [pc, #376]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099c6:	6a1b      	ldr	r3, [r3, #32]
 80099c8:	4a5d      	ldr	r2, [pc, #372]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099ca:	f043 0301 	orr.w	r3, r3, #1
 80099ce:	6213      	str	r3, [r2, #32]
 80099d0:	e00b      	b.n	80099ea <HAL_RCC_OscConfig+0x36e>
 80099d2:	4b5b      	ldr	r3, [pc, #364]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099d4:	6a1b      	ldr	r3, [r3, #32]
 80099d6:	4a5a      	ldr	r2, [pc, #360]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099d8:	f023 0301 	bic.w	r3, r3, #1
 80099dc:	6213      	str	r3, [r2, #32]
 80099de:	4b58      	ldr	r3, [pc, #352]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099e0:	6a1b      	ldr	r3, [r3, #32]
 80099e2:	4a57      	ldr	r2, [pc, #348]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 80099e4:	f023 0304 	bic.w	r3, r3, #4
 80099e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d015      	beq.n	8009a1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80099f2:	f7fe f90b 	bl	8007c0c <HAL_GetTick>
 80099f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099f8:	e00a      	b.n	8009a10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099fa:	f7fe f907 	bl	8007c0c <HAL_GetTick>
 80099fe:	4602      	mov	r2, r0
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	1ad3      	subs	r3, r2, r3
 8009a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d901      	bls.n	8009a10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8009a0c:	2303      	movs	r3, #3
 8009a0e:	e0b1      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a10:	4b4b      	ldr	r3, [pc, #300]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009a12:	6a1b      	ldr	r3, [r3, #32]
 8009a14:	f003 0302 	and.w	r3, r3, #2
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d0ee      	beq.n	80099fa <HAL_RCC_OscConfig+0x37e>
 8009a1c:	e014      	b.n	8009a48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009a1e:	f7fe f8f5 	bl	8007c0c <HAL_GetTick>
 8009a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009a24:	e00a      	b.n	8009a3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a26:	f7fe f8f1 	bl	8007c0c <HAL_GetTick>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d901      	bls.n	8009a3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8009a38:	2303      	movs	r3, #3
 8009a3a:	e09b      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009a3c:	4b40      	ldr	r3, [pc, #256]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009a3e:	6a1b      	ldr	r3, [r3, #32]
 8009a40:	f003 0302 	and.w	r3, r3, #2
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d1ee      	bne.n	8009a26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009a48:	7dfb      	ldrb	r3, [r7, #23]
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d105      	bne.n	8009a5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a4e:	4b3c      	ldr	r3, [pc, #240]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009a50:	69db      	ldr	r3, [r3, #28]
 8009a52:	4a3b      	ldr	r2, [pc, #236]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009a54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	69db      	ldr	r3, [r3, #28]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f000 8087 	beq.w	8009b72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009a64:	4b36      	ldr	r3, [pc, #216]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	f003 030c 	and.w	r3, r3, #12
 8009a6c:	2b08      	cmp	r3, #8
 8009a6e:	d061      	beq.n	8009b34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	69db      	ldr	r3, [r3, #28]
 8009a74:	2b02      	cmp	r3, #2
 8009a76:	d146      	bne.n	8009b06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a78:	4b33      	ldr	r3, [pc, #204]	; (8009b48 <HAL_RCC_OscConfig+0x4cc>)
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a7e:	f7fe f8c5 	bl	8007c0c <HAL_GetTick>
 8009a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009a84:	e008      	b.n	8009a98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a86:	f7fe f8c1 	bl	8007c0c <HAL_GetTick>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	1ad3      	subs	r3, r2, r3
 8009a90:	2b02      	cmp	r3, #2
 8009a92:	d901      	bls.n	8009a98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8009a94:	2303      	movs	r3, #3
 8009a96:	e06d      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009a98:	4b29      	ldr	r3, [pc, #164]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1f0      	bne.n	8009a86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6a1b      	ldr	r3, [r3, #32]
 8009aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009aac:	d108      	bne.n	8009ac0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009aae:	4b24      	ldr	r3, [pc, #144]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	4921      	ldr	r1, [pc, #132]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009abc:	4313      	orrs	r3, r2
 8009abe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009ac0:	4b1f      	ldr	r3, [pc, #124]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6a19      	ldr	r1, [r3, #32]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ad0:	430b      	orrs	r3, r1
 8009ad2:	491b      	ldr	r1, [pc, #108]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009ad8:	4b1b      	ldr	r3, [pc, #108]	; (8009b48 <HAL_RCC_OscConfig+0x4cc>)
 8009ada:	2201      	movs	r2, #1
 8009adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ade:	f7fe f895 	bl	8007c0c <HAL_GetTick>
 8009ae2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009ae4:	e008      	b.n	8009af8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ae6:	f7fe f891 	bl	8007c0c <HAL_GetTick>
 8009aea:	4602      	mov	r2, r0
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	1ad3      	subs	r3, r2, r3
 8009af0:	2b02      	cmp	r3, #2
 8009af2:	d901      	bls.n	8009af8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009af4:	2303      	movs	r3, #3
 8009af6:	e03d      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009af8:	4b11      	ldr	r3, [pc, #68]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d0f0      	beq.n	8009ae6 <HAL_RCC_OscConfig+0x46a>
 8009b04:	e035      	b.n	8009b72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b06:	4b10      	ldr	r3, [pc, #64]	; (8009b48 <HAL_RCC_OscConfig+0x4cc>)
 8009b08:	2200      	movs	r2, #0
 8009b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b0c:	f7fe f87e 	bl	8007c0c <HAL_GetTick>
 8009b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009b12:	e008      	b.n	8009b26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b14:	f7fe f87a 	bl	8007c0c <HAL_GetTick>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	1ad3      	subs	r3, r2, r3
 8009b1e:	2b02      	cmp	r3, #2
 8009b20:	d901      	bls.n	8009b26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8009b22:	2303      	movs	r3, #3
 8009b24:	e026      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009b26:	4b06      	ldr	r3, [pc, #24]	; (8009b40 <HAL_RCC_OscConfig+0x4c4>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1f0      	bne.n	8009b14 <HAL_RCC_OscConfig+0x498>
 8009b32:	e01e      	b.n	8009b72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	69db      	ldr	r3, [r3, #28]
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d107      	bne.n	8009b4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	e019      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
 8009b40:	40021000 	.word	0x40021000
 8009b44:	40007000 	.word	0x40007000
 8009b48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009b4c:	4b0b      	ldr	r3, [pc, #44]	; (8009b7c <HAL_RCC_OscConfig+0x500>)
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6a1b      	ldr	r3, [r3, #32]
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d106      	bne.n	8009b6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d001      	beq.n	8009b72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e000      	b.n	8009b74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3718      	adds	r7, #24
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	40021000 	.word	0x40021000

08009b80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b084      	sub	sp, #16
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d101      	bne.n	8009b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009b90:	2301      	movs	r3, #1
 8009b92:	e0d0      	b.n	8009d36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009b94:	4b6a      	ldr	r3, [pc, #424]	; (8009d40 <HAL_RCC_ClockConfig+0x1c0>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f003 0307 	and.w	r3, r3, #7
 8009b9c:	683a      	ldr	r2, [r7, #0]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d910      	bls.n	8009bc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ba2:	4b67      	ldr	r3, [pc, #412]	; (8009d40 <HAL_RCC_ClockConfig+0x1c0>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f023 0207 	bic.w	r2, r3, #7
 8009baa:	4965      	ldr	r1, [pc, #404]	; (8009d40 <HAL_RCC_ClockConfig+0x1c0>)
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009bb2:	4b63      	ldr	r3, [pc, #396]	; (8009d40 <HAL_RCC_ClockConfig+0x1c0>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f003 0307 	and.w	r3, r3, #7
 8009bba:	683a      	ldr	r2, [r7, #0]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d001      	beq.n	8009bc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	e0b8      	b.n	8009d36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f003 0302 	and.w	r3, r3, #2
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d020      	beq.n	8009c12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f003 0304 	and.w	r3, r3, #4
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d005      	beq.n	8009be8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009bdc:	4b59      	ldr	r3, [pc, #356]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	4a58      	ldr	r2, [pc, #352]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009be2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009be6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f003 0308 	and.w	r3, r3, #8
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d005      	beq.n	8009c00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009bf4:	4b53      	ldr	r3, [pc, #332]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	4a52      	ldr	r2, [pc, #328]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009bfa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8009bfe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c00:	4b50      	ldr	r3, [pc, #320]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009c02:	685b      	ldr	r3, [r3, #4]
 8009c04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	689b      	ldr	r3, [r3, #8]
 8009c0c:	494d      	ldr	r1, [pc, #308]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 0301 	and.w	r3, r3, #1
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d040      	beq.n	8009ca0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	2b01      	cmp	r3, #1
 8009c24:	d107      	bne.n	8009c36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c26:	4b47      	ldr	r3, [pc, #284]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d115      	bne.n	8009c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c32:	2301      	movs	r3, #1
 8009c34:	e07f      	b.n	8009d36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d107      	bne.n	8009c4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c3e:	4b41      	ldr	r3, [pc, #260]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d109      	bne.n	8009c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	e073      	b.n	8009d36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c4e:	4b3d      	ldr	r3, [pc, #244]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f003 0302 	and.w	r3, r3, #2
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d101      	bne.n	8009c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e06b      	b.n	8009d36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009c5e:	4b39      	ldr	r3, [pc, #228]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	f023 0203 	bic.w	r2, r3, #3
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	4936      	ldr	r1, [pc, #216]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009c70:	f7fd ffcc 	bl	8007c0c <HAL_GetTick>
 8009c74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c76:	e00a      	b.n	8009c8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c78:	f7fd ffc8 	bl	8007c0c <HAL_GetTick>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	1ad3      	subs	r3, r2, r3
 8009c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d901      	bls.n	8009c8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009c8a:	2303      	movs	r3, #3
 8009c8c:	e053      	b.n	8009d36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c8e:	4b2d      	ldr	r3, [pc, #180]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	f003 020c 	and.w	r2, r3, #12
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d1eb      	bne.n	8009c78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009ca0:	4b27      	ldr	r3, [pc, #156]	; (8009d40 <HAL_RCC_ClockConfig+0x1c0>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f003 0307 	and.w	r3, r3, #7
 8009ca8:	683a      	ldr	r2, [r7, #0]
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d210      	bcs.n	8009cd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009cae:	4b24      	ldr	r3, [pc, #144]	; (8009d40 <HAL_RCC_ClockConfig+0x1c0>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f023 0207 	bic.w	r2, r3, #7
 8009cb6:	4922      	ldr	r1, [pc, #136]	; (8009d40 <HAL_RCC_ClockConfig+0x1c0>)
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cbe:	4b20      	ldr	r3, [pc, #128]	; (8009d40 <HAL_RCC_ClockConfig+0x1c0>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 0307 	and.w	r3, r3, #7
 8009cc6:	683a      	ldr	r2, [r7, #0]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d001      	beq.n	8009cd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e032      	b.n	8009d36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f003 0304 	and.w	r3, r3, #4
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d008      	beq.n	8009cee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009cdc:	4b19      	ldr	r3, [pc, #100]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	4916      	ldr	r1, [pc, #88]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009cea:	4313      	orrs	r3, r2
 8009cec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f003 0308 	and.w	r3, r3, #8
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d009      	beq.n	8009d0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009cfa:	4b12      	ldr	r3, [pc, #72]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	691b      	ldr	r3, [r3, #16]
 8009d06:	00db      	lsls	r3, r3, #3
 8009d08:	490e      	ldr	r1, [pc, #56]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009d0e:	f000 f821 	bl	8009d54 <HAL_RCC_GetSysClockFreq>
 8009d12:	4602      	mov	r2, r0
 8009d14:	4b0b      	ldr	r3, [pc, #44]	; (8009d44 <HAL_RCC_ClockConfig+0x1c4>)
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	091b      	lsrs	r3, r3, #4
 8009d1a:	f003 030f 	and.w	r3, r3, #15
 8009d1e:	490a      	ldr	r1, [pc, #40]	; (8009d48 <HAL_RCC_ClockConfig+0x1c8>)
 8009d20:	5ccb      	ldrb	r3, [r1, r3]
 8009d22:	fa22 f303 	lsr.w	r3, r2, r3
 8009d26:	4a09      	ldr	r2, [pc, #36]	; (8009d4c <HAL_RCC_ClockConfig+0x1cc>)
 8009d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009d2a:	4b09      	ldr	r3, [pc, #36]	; (8009d50 <HAL_RCC_ClockConfig+0x1d0>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f7fd ff2a 	bl	8007b88 <HAL_InitTick>

  return HAL_OK;
 8009d34:	2300      	movs	r3, #0
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3710      	adds	r7, #16
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}
 8009d3e:	bf00      	nop
 8009d40:	40022000 	.word	0x40022000
 8009d44:	40021000 	.word	0x40021000
 8009d48:	080105bc 	.word	0x080105bc
 8009d4c:	2000000c 	.word	0x2000000c
 8009d50:	2000001c 	.word	0x2000001c

08009d54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d54:	b490      	push	{r4, r7}
 8009d56:	b08a      	sub	sp, #40	; 0x28
 8009d58:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8009d5a:	4b29      	ldr	r3, [pc, #164]	; (8009e00 <HAL_RCC_GetSysClockFreq+0xac>)
 8009d5c:	1d3c      	adds	r4, r7, #4
 8009d5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009d60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8009d64:	f240 2301 	movw	r3, #513	; 0x201
 8009d68:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	61fb      	str	r3, [r7, #28]
 8009d6e:	2300      	movs	r3, #0
 8009d70:	61bb      	str	r3, [r7, #24]
 8009d72:	2300      	movs	r3, #0
 8009d74:	627b      	str	r3, [r7, #36]	; 0x24
 8009d76:	2300      	movs	r3, #0
 8009d78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8009d7e:	4b21      	ldr	r3, [pc, #132]	; (8009e04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009d84:	69fb      	ldr	r3, [r7, #28]
 8009d86:	f003 030c 	and.w	r3, r3, #12
 8009d8a:	2b04      	cmp	r3, #4
 8009d8c:	d002      	beq.n	8009d94 <HAL_RCC_GetSysClockFreq+0x40>
 8009d8e:	2b08      	cmp	r3, #8
 8009d90:	d003      	beq.n	8009d9a <HAL_RCC_GetSysClockFreq+0x46>
 8009d92:	e02b      	b.n	8009dec <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009d94:	4b1c      	ldr	r3, [pc, #112]	; (8009e08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8009d96:	623b      	str	r3, [r7, #32]
      break;
 8009d98:	e02b      	b.n	8009df2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009d9a:	69fb      	ldr	r3, [r7, #28]
 8009d9c:	0c9b      	lsrs	r3, r3, #18
 8009d9e:	f003 030f 	and.w	r3, r3, #15
 8009da2:	3328      	adds	r3, #40	; 0x28
 8009da4:	443b      	add	r3, r7
 8009da6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8009daa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009dac:	69fb      	ldr	r3, [r7, #28]
 8009dae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d012      	beq.n	8009ddc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009db6:	4b13      	ldr	r3, [pc, #76]	; (8009e04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	0c5b      	lsrs	r3, r3, #17
 8009dbc:	f003 0301 	and.w	r3, r3, #1
 8009dc0:	3328      	adds	r3, #40	; 0x28
 8009dc2:	443b      	add	r3, r7
 8009dc4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8009dc8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	4a0e      	ldr	r2, [pc, #56]	; (8009e08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8009dce:	fb03 f202 	mul.w	r2, r3, r2
 8009dd2:	69bb      	ldr	r3, [r7, #24]
 8009dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8009dda:	e004      	b.n	8009de6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	4a0b      	ldr	r2, [pc, #44]	; (8009e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009de0:	fb02 f303 	mul.w	r3, r2, r3
 8009de4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8009de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de8:	623b      	str	r3, [r7, #32]
      break;
 8009dea:	e002      	b.n	8009df2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8009dec:	4b06      	ldr	r3, [pc, #24]	; (8009e08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8009dee:	623b      	str	r3, [r7, #32]
      break;
 8009df0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009df2:	6a3b      	ldr	r3, [r7, #32]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3728      	adds	r7, #40	; 0x28
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bc90      	pop	{r4, r7}
 8009dfc:	4770      	bx	lr
 8009dfe:	bf00      	nop
 8009e00:	08010594 	.word	0x08010594
 8009e04:	40021000 	.word	0x40021000
 8009e08:	007a1200 	.word	0x007a1200
 8009e0c:	003d0900 	.word	0x003d0900

08009e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009e10:	b480      	push	{r7}
 8009e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009e14:	4b02      	ldr	r3, [pc, #8]	; (8009e20 <HAL_RCC_GetHCLKFreq+0x10>)
 8009e16:	681b      	ldr	r3, [r3, #0]
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bc80      	pop	{r7}
 8009e1e:	4770      	bx	lr
 8009e20:	2000000c 	.word	0x2000000c

08009e24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009e28:	f7ff fff2 	bl	8009e10 <HAL_RCC_GetHCLKFreq>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	4b05      	ldr	r3, [pc, #20]	; (8009e44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	0a1b      	lsrs	r3, r3, #8
 8009e34:	f003 0307 	and.w	r3, r3, #7
 8009e38:	4903      	ldr	r1, [pc, #12]	; (8009e48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009e3a:	5ccb      	ldrb	r3, [r1, r3]
 8009e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	40021000 	.word	0x40021000
 8009e48:	080105cc 	.word	0x080105cc

08009e4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009e50:	f7ff ffde 	bl	8009e10 <HAL_RCC_GetHCLKFreq>
 8009e54:	4602      	mov	r2, r0
 8009e56:	4b05      	ldr	r3, [pc, #20]	; (8009e6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	0adb      	lsrs	r3, r3, #11
 8009e5c:	f003 0307 	and.w	r3, r3, #7
 8009e60:	4903      	ldr	r1, [pc, #12]	; (8009e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009e62:	5ccb      	ldrb	r3, [r1, r3]
 8009e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	40021000 	.word	0x40021000
 8009e70:	080105cc 	.word	0x080105cc

08009e74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b085      	sub	sp, #20
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8009e7c:	4b0a      	ldr	r3, [pc, #40]	; (8009ea8 <RCC_Delay+0x34>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a0a      	ldr	r2, [pc, #40]	; (8009eac <RCC_Delay+0x38>)
 8009e82:	fba2 2303 	umull	r2, r3, r2, r3
 8009e86:	0a5b      	lsrs	r3, r3, #9
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	fb02 f303 	mul.w	r3, r2, r3
 8009e8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8009e90:	bf00      	nop
  }
  while (Delay --);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	1e5a      	subs	r2, r3, #1
 8009e96:	60fa      	str	r2, [r7, #12]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d1f9      	bne.n	8009e90 <RCC_Delay+0x1c>
}
 8009e9c:	bf00      	nop
 8009e9e:	bf00      	nop
 8009ea0:	3714      	adds	r7, #20
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bc80      	pop	{r7}
 8009ea6:	4770      	bx	lr
 8009ea8:	2000000c 	.word	0x2000000c
 8009eac:	10624dd3 	.word	0x10624dd3

08009eb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b086      	sub	sp, #24
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	613b      	str	r3, [r7, #16]
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f003 0301 	and.w	r3, r3, #1
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d07d      	beq.n	8009fc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ed0:	4b4f      	ldr	r3, [pc, #316]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ed2:	69db      	ldr	r3, [r3, #28]
 8009ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d10d      	bne.n	8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009edc:	4b4c      	ldr	r3, [pc, #304]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ede:	69db      	ldr	r3, [r3, #28]
 8009ee0:	4a4b      	ldr	r2, [pc, #300]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ee2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ee6:	61d3      	str	r3, [r2, #28]
 8009ee8:	4b49      	ldr	r3, [pc, #292]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009eea:	69db      	ldr	r3, [r3, #28]
 8009eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ef0:	60bb      	str	r3, [r7, #8]
 8009ef2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ef8:	4b46      	ldr	r3, [pc, #280]	; (800a014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d118      	bne.n	8009f36 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009f04:	4b43      	ldr	r3, [pc, #268]	; (800a014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	4a42      	ldr	r2, [pc, #264]	; (800a014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009f10:	f7fd fe7c 	bl	8007c0c <HAL_GetTick>
 8009f14:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f16:	e008      	b.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f18:	f7fd fe78 	bl	8007c0c <HAL_GetTick>
 8009f1c:	4602      	mov	r2, r0
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	1ad3      	subs	r3, r2, r3
 8009f22:	2b64      	cmp	r3, #100	; 0x64
 8009f24:	d901      	bls.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8009f26:	2303      	movs	r3, #3
 8009f28:	e06d      	b.n	800a006 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f2a:	4b3a      	ldr	r3, [pc, #232]	; (800a014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d0f0      	beq.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009f36:	4b36      	ldr	r3, [pc, #216]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009f38:	6a1b      	ldr	r3, [r3, #32]
 8009f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f3e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d02e      	beq.n	8009fa4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f4e:	68fa      	ldr	r2, [r7, #12]
 8009f50:	429a      	cmp	r2, r3
 8009f52:	d027      	beq.n	8009fa4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009f54:	4b2e      	ldr	r3, [pc, #184]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009f56:	6a1b      	ldr	r3, [r3, #32]
 8009f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f5c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009f5e:	4b2e      	ldr	r3, [pc, #184]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009f60:	2201      	movs	r2, #1
 8009f62:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009f64:	4b2c      	ldr	r3, [pc, #176]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009f66:	2200      	movs	r2, #0
 8009f68:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009f6a:	4a29      	ldr	r2, [pc, #164]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f003 0301 	and.w	r3, r3, #1
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d014      	beq.n	8009fa4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f7a:	f7fd fe47 	bl	8007c0c <HAL_GetTick>
 8009f7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f80:	e00a      	b.n	8009f98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f82:	f7fd fe43 	bl	8007c0c <HAL_GetTick>
 8009f86:	4602      	mov	r2, r0
 8009f88:	693b      	ldr	r3, [r7, #16]
 8009f8a:	1ad3      	subs	r3, r2, r3
 8009f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d901      	bls.n	8009f98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8009f94:	2303      	movs	r3, #3
 8009f96:	e036      	b.n	800a006 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f98:	4b1d      	ldr	r3, [pc, #116]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009f9a:	6a1b      	ldr	r3, [r3, #32]
 8009f9c:	f003 0302 	and.w	r3, r3, #2
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d0ee      	beq.n	8009f82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009fa4:	4b1a      	ldr	r3, [pc, #104]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009fa6:	6a1b      	ldr	r3, [r3, #32]
 8009fa8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	685b      	ldr	r3, [r3, #4]
 8009fb0:	4917      	ldr	r1, [pc, #92]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009fb6:	7dfb      	ldrb	r3, [r7, #23]
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d105      	bne.n	8009fc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009fbc:	4b14      	ldr	r3, [pc, #80]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009fbe:	69db      	ldr	r3, [r3, #28]
 8009fc0:	4a13      	ldr	r2, [pc, #76]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009fc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009fc6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d008      	beq.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009fd4:	4b0e      	ldr	r3, [pc, #56]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	490b      	ldr	r1, [pc, #44]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f003 0310 	and.w	r3, r3, #16
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d008      	beq.n	800a004 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009ff2:	4b07      	ldr	r3, [pc, #28]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	68db      	ldr	r3, [r3, #12]
 8009ffe:	4904      	ldr	r1, [pc, #16]	; (800a010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a000:	4313      	orrs	r3, r2
 800a002:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3718      	adds	r7, #24
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
 800a00e:	bf00      	nop
 800a010:	40021000 	.word	0x40021000
 800a014:	40007000 	.word	0x40007000
 800a018:	42420440 	.word	0x42420440

0800a01c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a01c:	b590      	push	{r4, r7, lr}
 800a01e:	b08d      	sub	sp, #52	; 0x34
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800a024:	4b58      	ldr	r3, [pc, #352]	; (800a188 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800a026:	f107 040c 	add.w	r4, r7, #12
 800a02a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a02c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800a030:	f240 2301 	movw	r3, #513	; 0x201
 800a034:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800a036:	2300      	movs	r3, #0
 800a038:	627b      	str	r3, [r7, #36]	; 0x24
 800a03a:	2300      	movs	r3, #0
 800a03c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a03e:	2300      	movs	r3, #0
 800a040:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800a042:	2300      	movs	r3, #0
 800a044:	61fb      	str	r3, [r7, #28]
 800a046:	2300      	movs	r3, #0
 800a048:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2b10      	cmp	r3, #16
 800a04e:	d00a      	beq.n	800a066 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2b10      	cmp	r3, #16
 800a054:	f200 808e 	bhi.w	800a174 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d049      	beq.n	800a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2b02      	cmp	r3, #2
 800a062:	d079      	beq.n	800a158 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800a064:	e086      	b.n	800a174 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800a066:	4b49      	ldr	r3, [pc, #292]	; (800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800a06c:	4b47      	ldr	r3, [pc, #284]	; (800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a074:	2b00      	cmp	r3, #0
 800a076:	d07f      	beq.n	800a178 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a078:	69fb      	ldr	r3, [r7, #28]
 800a07a:	0c9b      	lsrs	r3, r3, #18
 800a07c:	f003 030f 	and.w	r3, r3, #15
 800a080:	3330      	adds	r3, #48	; 0x30
 800a082:	443b      	add	r3, r7
 800a084:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800a088:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a08a:	69fb      	ldr	r3, [r7, #28]
 800a08c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a090:	2b00      	cmp	r3, #0
 800a092:	d017      	beq.n	800a0c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a094:	4b3d      	ldr	r3, [pc, #244]	; (800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	0c5b      	lsrs	r3, r3, #17
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	3330      	adds	r3, #48	; 0x30
 800a0a0:	443b      	add	r3, r7
 800a0a2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800a0a6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a0a8:	69fb      	ldr	r3, [r7, #28]
 800a0aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00d      	beq.n	800a0ce <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800a0b2:	4a37      	ldr	r2, [pc, #220]	; (800a190 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800a0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b6:	fbb2 f2f3 	udiv	r2, r2, r3
 800a0ba:	6a3b      	ldr	r3, [r7, #32]
 800a0bc:	fb02 f303 	mul.w	r3, r2, r3
 800a0c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0c2:	e004      	b.n	800a0ce <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a0c4:	6a3b      	ldr	r3, [r7, #32]
 800a0c6:	4a33      	ldr	r2, [pc, #204]	; (800a194 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800a0c8:	fb02 f303 	mul.w	r3, r2, r3
 800a0cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800a0ce:	4b2f      	ldr	r3, [pc, #188]	; (800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a0d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a0da:	d102      	bne.n	800a0e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 800a0dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0de:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800a0e0:	e04a      	b.n	800a178 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 800a0e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0e4:	005b      	lsls	r3, r3, #1
 800a0e6:	4a2c      	ldr	r2, [pc, #176]	; (800a198 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800a0e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ec:	085b      	lsrs	r3, r3, #1
 800a0ee:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800a0f0:	e042      	b.n	800a178 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800a0f2:	4b26      	ldr	r3, [pc, #152]	; (800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800a0f4:	6a1b      	ldr	r3, [r3, #32]
 800a0f6:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a0fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a102:	d108      	bne.n	800a116 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	f003 0302 	and.w	r3, r3, #2
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d003      	beq.n	800a116 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 800a10e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a112:	62bb      	str	r3, [r7, #40]	; 0x28
 800a114:	e01f      	b.n	800a156 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800a116:	69fb      	ldr	r3, [r7, #28]
 800a118:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a11c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a120:	d109      	bne.n	800a136 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800a122:	4b1a      	ldr	r3, [pc, #104]	; (800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800a124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a126:	f003 0302 	and.w	r3, r3, #2
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d003      	beq.n	800a136 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 800a12e:	f649 4340 	movw	r3, #40000	; 0x9c40
 800a132:	62bb      	str	r3, [r7, #40]	; 0x28
 800a134:	e00f      	b.n	800a156 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800a136:	69fb      	ldr	r3, [r7, #28]
 800a138:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a13c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a140:	d11c      	bne.n	800a17c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800a142:	4b12      	ldr	r3, [pc, #72]	; (800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d016      	beq.n	800a17c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 800a14e:	f24f 4324 	movw	r3, #62500	; 0xf424
 800a152:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800a154:	e012      	b.n	800a17c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800a156:	e011      	b.n	800a17c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800a158:	f7ff fe78 	bl	8009e4c <HAL_RCC_GetPCLK2Freq>
 800a15c:	4602      	mov	r2, r0
 800a15e:	4b0b      	ldr	r3, [pc, #44]	; (800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	0b9b      	lsrs	r3, r3, #14
 800a164:	f003 0303 	and.w	r3, r3, #3
 800a168:	3301      	adds	r3, #1
 800a16a:	005b      	lsls	r3, r3, #1
 800a16c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a170:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800a172:	e004      	b.n	800a17e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800a174:	bf00      	nop
 800a176:	e002      	b.n	800a17e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800a178:	bf00      	nop
 800a17a:	e000      	b.n	800a17e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800a17c:	bf00      	nop
    }
  }
  return (frequency);
 800a17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800a180:	4618      	mov	r0, r3
 800a182:	3734      	adds	r7, #52	; 0x34
 800a184:	46bd      	mov	sp, r7
 800a186:	bd90      	pop	{r4, r7, pc}
 800a188:	080105a4 	.word	0x080105a4
 800a18c:	40021000 	.word	0x40021000
 800a190:	007a1200 	.word	0x007a1200
 800a194:	003d0900 	.word	0x003d0900
 800a198:	aaaaaaab 	.word	0xaaaaaaab

0800a19c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d101      	bne.n	800a1b2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e084      	b.n	800a2bc <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	7c5b      	ldrb	r3, [r3, #17]
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d105      	bne.n	800a1c8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f7f8 fab6 	bl	8002734 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2202      	movs	r2, #2
 800a1cc:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f000 f9c8 	bl	800a564 <HAL_RTC_WaitForSynchro>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d004      	beq.n	800a1e4 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2204      	movs	r2, #4
 800a1de:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	e06b      	b.n	800a2bc <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f000 fa81 	bl	800a6ec <RTC_EnterInitMode>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d004      	beq.n	800a1fa <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2204      	movs	r2, #4
 800a1f4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	e060      	b.n	800a2bc <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	685a      	ldr	r2, [r3, #4]
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f022 0207 	bic.w	r2, r2, #7
 800a208:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d005      	beq.n	800a21e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800a212:	4b2c      	ldr	r3, [pc, #176]	; (800a2c4 <HAL_RTC_Init+0x128>)
 800a214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a216:	4a2b      	ldr	r2, [pc, #172]	; (800a2c4 <HAL_RTC_Init+0x128>)
 800a218:	f023 0301 	bic.w	r3, r3, #1
 800a21c:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800a21e:	4b29      	ldr	r3, [pc, #164]	; (800a2c4 <HAL_RTC_Init+0x128>)
 800a220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a222:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	689b      	ldr	r3, [r3, #8]
 800a22a:	4926      	ldr	r1, [pc, #152]	; (800a2c4 <HAL_RTC_Init+0x128>)
 800a22c:	4313      	orrs	r3, r2
 800a22e:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a238:	d003      	beq.n	800a242 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	60fb      	str	r3, [r7, #12]
 800a240:	e00e      	b.n	800a260 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800a242:	2001      	movs	r0, #1
 800a244:	f7ff feea 	bl	800a01c <HAL_RCCEx_GetPeriphCLKFreq>
 800a248:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d104      	bne.n	800a25a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2204      	movs	r2, #4
 800a254:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e030      	b.n	800a2bc <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	3b01      	subs	r3, #1
 800a25e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	f023 010f 	bic.w	r1, r3, #15
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	0c1a      	lsrs	r2, r3, #16
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	430a      	orrs	r2, r1
 800a274:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	68db      	ldr	r3, [r3, #12]
 800a27c:	0c1b      	lsrs	r3, r3, #16
 800a27e:	041b      	lsls	r3, r3, #16
 800a280:	68fa      	ldr	r2, [r7, #12]
 800a282:	b291      	uxth	r1, r2
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	6812      	ldr	r2, [r2, #0]
 800a288:	430b      	orrs	r3, r1
 800a28a:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f000 fa55 	bl	800a73c <RTC_ExitInitMode>
 800a292:	4603      	mov	r3, r0
 800a294:	2b00      	cmp	r3, #0
 800a296:	d004      	beq.n	800a2a2 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2204      	movs	r2, #4
 800a29c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e00c      	b.n	800a2bc <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800a2ba:	2300      	movs	r3, #0
  }
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3710      	adds	r7, #16
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	40006c00 	.word	0x40006c00

0800a2c8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a2c8:	b590      	push	{r4, r7, lr}
 800a2ca:	b087      	sub	sp, #28
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	60f8      	str	r0, [r7, #12]
 800a2d0:	60b9      	str	r1, [r7, #8]
 800a2d2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	617b      	str	r3, [r7, #20]
 800a2d8:	2300      	movs	r3, #0
 800a2da:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d002      	beq.n	800a2e8 <HAL_RTC_SetTime+0x20>
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d101      	bne.n	800a2ec <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e080      	b.n	800a3ee <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	7c1b      	ldrb	r3, [r3, #16]
 800a2f0:	2b01      	cmp	r3, #1
 800a2f2:	d101      	bne.n	800a2f8 <HAL_RTC_SetTime+0x30>
 800a2f4:	2302      	movs	r3, #2
 800a2f6:	e07a      	b.n	800a3ee <HAL_RTC_SetTime+0x126>
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2202      	movs	r2, #2
 800a302:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d113      	bne.n	800a332 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	461a      	mov	r2, r3
 800a310:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800a314:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	785b      	ldrb	r3, [r3, #1]
 800a31c:	4619      	mov	r1, r3
 800a31e:	460b      	mov	r3, r1
 800a320:	011b      	lsls	r3, r3, #4
 800a322:	1a5b      	subs	r3, r3, r1
 800a324:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a326:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a32c:	4413      	add	r3, r2
 800a32e:	617b      	str	r3, [r7, #20]
 800a330:	e01e      	b.n	800a370 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	781b      	ldrb	r3, [r3, #0]
 800a336:	4618      	mov	r0, r3
 800a338:	f000 fa28 	bl	800a78c <RTC_Bcd2ToByte>
 800a33c:	4603      	mov	r3, r0
 800a33e:	461a      	mov	r2, r3
 800a340:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800a344:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	785b      	ldrb	r3, [r3, #1]
 800a34c:	4618      	mov	r0, r3
 800a34e:	f000 fa1d 	bl	800a78c <RTC_Bcd2ToByte>
 800a352:	4603      	mov	r3, r0
 800a354:	461a      	mov	r2, r3
 800a356:	4613      	mov	r3, r2
 800a358:	011b      	lsls	r3, r3, #4
 800a35a:	1a9b      	subs	r3, r3, r2
 800a35c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a35e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	789b      	ldrb	r3, [r3, #2]
 800a364:	4618      	mov	r0, r3
 800a366:	f000 fa11 	bl	800a78c <RTC_Bcd2ToByte>
 800a36a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a36c:	4423      	add	r3, r4
 800a36e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a370:	6979      	ldr	r1, [r7, #20]
 800a372:	68f8      	ldr	r0, [r7, #12]
 800a374:	f000 f953 	bl	800a61e <RTC_WriteTimeCounter>
 800a378:	4603      	mov	r3, r0
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d007      	beq.n	800a38e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2204      	movs	r2, #4
 800a382:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2200      	movs	r2, #0
 800a388:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800a38a:	2301      	movs	r3, #1
 800a38c:	e02f      	b.n	800a3ee <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	685a      	ldr	r2, [r3, #4]
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f022 0205 	bic.w	r2, r2, #5
 800a39c:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a39e:	68f8      	ldr	r0, [r7, #12]
 800a3a0:	f000 f964 	bl	800a66c <RTC_ReadAlarmCounter>
 800a3a4:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ac:	d018      	beq.n	800a3e0 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800a3ae:	693a      	ldr	r2, [r7, #16]
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d214      	bcs.n	800a3e0 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800a3bc:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800a3c0:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a3c2:	6939      	ldr	r1, [r7, #16]
 800a3c4:	68f8      	ldr	r0, [r7, #12]
 800a3c6:	f000 f96a 	bl	800a69e <RTC_WriteAlarmCounter>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d007      	beq.n	800a3e0 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2204      	movs	r2, #4
 800a3d4:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800a3dc:	2301      	movs	r3, #1
 800a3de:	e006      	b.n	800a3ee <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800a3ec:	2300      	movs	r3, #0
  }
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	371c      	adds	r7, #28
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd90      	pop	{r4, r7, pc}
	...

0800a3f8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b088      	sub	sp, #32
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	60f8      	str	r0, [r7, #12]
 800a400:	60b9      	str	r1, [r7, #8]
 800a402:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800a404:	2300      	movs	r3, #0
 800a406:	61fb      	str	r3, [r7, #28]
 800a408:	2300      	movs	r3, #0
 800a40a:	61bb      	str	r3, [r7, #24]
 800a40c:	2300      	movs	r3, #0
 800a40e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d002      	beq.n	800a41c <HAL_RTC_SetDate+0x24>
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d101      	bne.n	800a420 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e097      	b.n	800a550 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	7c1b      	ldrb	r3, [r3, #16]
 800a424:	2b01      	cmp	r3, #1
 800a426:	d101      	bne.n	800a42c <HAL_RTC_SetDate+0x34>
 800a428:	2302      	movs	r3, #2
 800a42a:	e091      	b.n	800a550 <HAL_RTC_SetDate+0x158>
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2201      	movs	r2, #1
 800a430:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2202      	movs	r2, #2
 800a436:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d10c      	bne.n	800a458 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	78da      	ldrb	r2, [r3, #3]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	785a      	ldrb	r2, [r3, #1]
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	789a      	ldrb	r2, [r3, #2]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	739a      	strb	r2, [r3, #14]
 800a456:	e01a      	b.n	800a48e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	78db      	ldrb	r3, [r3, #3]
 800a45c:	4618      	mov	r0, r3
 800a45e:	f000 f995 	bl	800a78c <RTC_Bcd2ToByte>
 800a462:	4603      	mov	r3, r0
 800a464:	461a      	mov	r2, r3
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	785b      	ldrb	r3, [r3, #1]
 800a46e:	4618      	mov	r0, r3
 800a470:	f000 f98c 	bl	800a78c <RTC_Bcd2ToByte>
 800a474:	4603      	mov	r3, r0
 800a476:	461a      	mov	r2, r3
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	789b      	ldrb	r3, [r3, #2]
 800a480:	4618      	mov	r0, r3
 800a482:	f000 f983 	bl	800a78c <RTC_Bcd2ToByte>
 800a486:	4603      	mov	r3, r0
 800a488:	461a      	mov	r2, r3
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	7bdb      	ldrb	r3, [r3, #15]
 800a492:	4618      	mov	r0, r3
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	7b59      	ldrb	r1, [r3, #13]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	7b9b      	ldrb	r3, [r3, #14]
 800a49c:	461a      	mov	r2, r3
 800a49e:	f000 f993 	bl	800a7c8 <RTC_WeekDayNum>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	7b1a      	ldrb	r2, [r3, #12]
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a4b2:	68f8      	ldr	r0, [r7, #12]
 800a4b4:	f000 f883 	bl	800a5be <RTC_ReadTimeCounter>
 800a4b8:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800a4ba:	69fb      	ldr	r3, [r7, #28]
 800a4bc:	4a26      	ldr	r2, [pc, #152]	; (800a558 <HAL_RTC_SetDate+0x160>)
 800a4be:	fba2 2303 	umull	r2, r3, r2, r3
 800a4c2:	0adb      	lsrs	r3, r3, #11
 800a4c4:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	2b18      	cmp	r3, #24
 800a4ca:	d93a      	bls.n	800a542 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	4a23      	ldr	r2, [pc, #140]	; (800a55c <HAL_RTC_SetDate+0x164>)
 800a4d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4d4:	091b      	lsrs	r3, r3, #4
 800a4d6:	4a22      	ldr	r2, [pc, #136]	; (800a560 <HAL_RTC_SetDate+0x168>)
 800a4d8:	fb02 f303 	mul.w	r3, r2, r3
 800a4dc:	69fa      	ldr	r2, [r7, #28]
 800a4de:	1ad3      	subs	r3, r2, r3
 800a4e0:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a4e2:	69f9      	ldr	r1, [r7, #28]
 800a4e4:	68f8      	ldr	r0, [r7, #12]
 800a4e6:	f000 f89a 	bl	800a61e <RTC_WriteTimeCounter>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d007      	beq.n	800a500 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2204      	movs	r2, #4
 800a4f4:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	e027      	b.n	800a550 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a500:	68f8      	ldr	r0, [r7, #12]
 800a502:	f000 f8b3 	bl	800a66c <RTC_ReadAlarmCounter>
 800a506:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a508:	69bb      	ldr	r3, [r7, #24]
 800a50a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a50e:	d018      	beq.n	800a542 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800a510:	69ba      	ldr	r2, [r7, #24]
 800a512:	69fb      	ldr	r3, [r7, #28]
 800a514:	429a      	cmp	r2, r3
 800a516:	d214      	bcs.n	800a542 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800a518:	69bb      	ldr	r3, [r7, #24]
 800a51a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800a51e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800a522:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a524:	69b9      	ldr	r1, [r7, #24]
 800a526:	68f8      	ldr	r0, [r7, #12]
 800a528:	f000 f8b9 	bl	800a69e <RTC_WriteAlarmCounter>
 800a52c:	4603      	mov	r3, r0
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d007      	beq.n	800a542 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	2204      	movs	r2, #4
 800a536:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2200      	movs	r2, #0
 800a53c:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	e006      	b.n	800a550 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	2201      	movs	r2, #1
 800a546:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	2200      	movs	r2, #0
 800a54c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800a54e:	2300      	movs	r3, #0
}
 800a550:	4618      	mov	r0, r3
 800a552:	3720      	adds	r7, #32
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}
 800a558:	91a2b3c5 	.word	0x91a2b3c5
 800a55c:	aaaaaaab 	.word	0xaaaaaaab
 800a560:	00015180 	.word	0x00015180

0800a564 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a56c:	2300      	movs	r3, #0
 800a56e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d101      	bne.n	800a57a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800a576:	2301      	movs	r3, #1
 800a578:	e01d      	b.n	800a5b6 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	685a      	ldr	r2, [r3, #4]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f022 0208 	bic.w	r2, r2, #8
 800a588:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800a58a:	f7fd fb3f 	bl	8007c0c <HAL_GetTick>
 800a58e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800a590:	e009      	b.n	800a5a6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a592:	f7fd fb3b 	bl	8007c0c <HAL_GetTick>
 800a596:	4602      	mov	r2, r0
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	1ad3      	subs	r3, r2, r3
 800a59c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a5a0:	d901      	bls.n	800a5a6 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800a5a2:	2303      	movs	r3, #3
 800a5a4:	e007      	b.n	800a5b6 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	f003 0308 	and.w	r3, r3, #8
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d0ee      	beq.n	800a592 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800a5b4:	2300      	movs	r3, #0
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3710      	adds	r7, #16
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}

0800a5be <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800a5be:	b480      	push	{r7}
 800a5c0:	b087      	sub	sp, #28
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	827b      	strh	r3, [r7, #18]
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	823b      	strh	r3, [r7, #16]
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	699b      	ldr	r3, [r3, #24]
 800a5dc:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	69db      	ldr	r3, [r3, #28]
 800a5e4:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	699b      	ldr	r3, [r3, #24]
 800a5ec:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800a5ee:	8a7a      	ldrh	r2, [r7, #18]
 800a5f0:	8a3b      	ldrh	r3, [r7, #16]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d008      	beq.n	800a608 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800a5f6:	8a3b      	ldrh	r3, [r7, #16]
 800a5f8:	041a      	lsls	r2, r3, #16
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	69db      	ldr	r3, [r3, #28]
 800a600:	b29b      	uxth	r3, r3
 800a602:	4313      	orrs	r3, r2
 800a604:	617b      	str	r3, [r7, #20]
 800a606:	e004      	b.n	800a612 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800a608:	8a7b      	ldrh	r3, [r7, #18]
 800a60a:	041a      	lsls	r2, r3, #16
 800a60c:	89fb      	ldrh	r3, [r7, #14]
 800a60e:	4313      	orrs	r3, r2
 800a610:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800a612:	697b      	ldr	r3, [r7, #20]
}
 800a614:	4618      	mov	r0, r3
 800a616:	371c      	adds	r7, #28
 800a618:	46bd      	mov	sp, r7
 800a61a:	bc80      	pop	{r7}
 800a61c:	4770      	bx	lr

0800a61e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b084      	sub	sp, #16
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]
 800a626:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a628:	2300      	movs	r3, #0
 800a62a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f000 f85d 	bl	800a6ec <RTC_EnterInitMode>
 800a632:	4603      	mov	r3, r0
 800a634:	2b00      	cmp	r3, #0
 800a636:	d002      	beq.n	800a63e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800a638:	2301      	movs	r3, #1
 800a63a:	73fb      	strb	r3, [r7, #15]
 800a63c:	e011      	b.n	800a662 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	683a      	ldr	r2, [r7, #0]
 800a644:	0c12      	lsrs	r2, r2, #16
 800a646:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	683a      	ldr	r2, [r7, #0]
 800a64e:	b292      	uxth	r2, r2
 800a650:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 f872 	bl	800a73c <RTC_ExitInitMode>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d001      	beq.n	800a662 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800a65e:	2301      	movs	r3, #1
 800a660:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a662:	7bfb      	ldrb	r3, [r7, #15]
}
 800a664:	4618      	mov	r0, r3
 800a666:	3710      	adds	r7, #16
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}

0800a66c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b085      	sub	sp, #20
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800a674:	2300      	movs	r3, #0
 800a676:	81fb      	strh	r3, [r7, #14]
 800a678:	2300      	movs	r3, #0
 800a67a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	6a1b      	ldr	r3, [r3, #32]
 800a682:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a68a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800a68c:	89fb      	ldrh	r3, [r7, #14]
 800a68e:	041a      	lsls	r2, r3, #16
 800a690:	89bb      	ldrh	r3, [r7, #12]
 800a692:	4313      	orrs	r3, r2
}
 800a694:	4618      	mov	r0, r3
 800a696:	3714      	adds	r7, #20
 800a698:	46bd      	mov	sp, r7
 800a69a:	bc80      	pop	{r7}
 800a69c:	4770      	bx	lr

0800a69e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b084      	sub	sp, #16
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
 800a6a6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	f000 f81d 	bl	800a6ec <RTC_EnterInitMode>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d002      	beq.n	800a6be <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	73fb      	strb	r3, [r7, #15]
 800a6bc:	e011      	b.n	800a6e2 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	683a      	ldr	r2, [r7, #0]
 800a6c4:	0c12      	lsrs	r2, r2, #16
 800a6c6:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	683a      	ldr	r2, [r7, #0]
 800a6ce:	b292      	uxth	r2, r2
 800a6d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f000 f832 	bl	800a73c <RTC_ExitInitMode>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d001      	beq.n	800a6e2 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800a6de:	2301      	movs	r3, #1
 800a6e0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a6e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3710      	adds	r7, #16
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b084      	sub	sp, #16
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800a6f8:	f7fd fa88 	bl	8007c0c <HAL_GetTick>
 800a6fc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a6fe:	e009      	b.n	800a714 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a700:	f7fd fa84 	bl	8007c0c <HAL_GetTick>
 800a704:	4602      	mov	r2, r0
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	1ad3      	subs	r3, r2, r3
 800a70a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a70e:	d901      	bls.n	800a714 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800a710:	2303      	movs	r3, #3
 800a712:	e00f      	b.n	800a734 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	685b      	ldr	r3, [r3, #4]
 800a71a:	f003 0320 	and.w	r3, r3, #32
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d0ee      	beq.n	800a700 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	685a      	ldr	r2, [r3, #4]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f042 0210 	orr.w	r2, r2, #16
 800a730:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800a732:	2300      	movs	r3, #0
}
 800a734:	4618      	mov	r0, r3
 800a736:	3710      	adds	r7, #16
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b084      	sub	sp, #16
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a744:	2300      	movs	r3, #0
 800a746:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	685a      	ldr	r2, [r3, #4]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f022 0210 	bic.w	r2, r2, #16
 800a756:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800a758:	f7fd fa58 	bl	8007c0c <HAL_GetTick>
 800a75c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a75e:	e009      	b.n	800a774 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a760:	f7fd fa54 	bl	8007c0c <HAL_GetTick>
 800a764:	4602      	mov	r2, r0
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	1ad3      	subs	r3, r2, r3
 800a76a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a76e:	d901      	bls.n	800a774 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800a770:	2303      	movs	r3, #3
 800a772:	e007      	b.n	800a784 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	f003 0320 	and.w	r3, r3, #32
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d0ee      	beq.n	800a760 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800a782:	2300      	movs	r3, #0
}
 800a784:	4618      	mov	r0, r3
 800a786:	3710      	adds	r7, #16
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b085      	sub	sp, #20
 800a790:	af00      	add	r7, sp, #0
 800a792:	4603      	mov	r3, r0
 800a794:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a796:	2300      	movs	r3, #0
 800a798:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800a79a:	79fb      	ldrb	r3, [r7, #7]
 800a79c:	091b      	lsrs	r3, r3, #4
 800a79e:	b2db      	uxtb	r3, r3
 800a7a0:	461a      	mov	r2, r3
 800a7a2:	4613      	mov	r3, r2
 800a7a4:	009b      	lsls	r3, r3, #2
 800a7a6:	4413      	add	r3, r2
 800a7a8:	005b      	lsls	r3, r3, #1
 800a7aa:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a7ac:	79fb      	ldrb	r3, [r7, #7]
 800a7ae:	f003 030f 	and.w	r3, r3, #15
 800a7b2:	b2da      	uxtb	r2, r3
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	4413      	add	r3, r2
 800a7ba:	b2db      	uxtb	r3, r3
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3714      	adds	r7, #20
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bc80      	pop	{r7}
 800a7c4:	4770      	bx	lr
	...

0800a7c8 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b085      	sub	sp, #20
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
 800a7d0:	460b      	mov	r3, r1
 800a7d2:	70fb      	strb	r3, [r7, #3]
 800a7d4:	4613      	mov	r3, r2
 800a7d6:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	60bb      	str	r3, [r7, #8]
 800a7dc:	2300      	movs	r3, #0
 800a7de:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800a7e6:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800a7e8:	78fb      	ldrb	r3, [r7, #3]
 800a7ea:	2b02      	cmp	r3, #2
 800a7ec:	d82d      	bhi.n	800a84a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a7ee:	78fa      	ldrb	r2, [r7, #3]
 800a7f0:	4613      	mov	r3, r2
 800a7f2:	005b      	lsls	r3, r3, #1
 800a7f4:	4413      	add	r3, r2
 800a7f6:	00db      	lsls	r3, r3, #3
 800a7f8:	1a9b      	subs	r3, r3, r2
 800a7fa:	4a2c      	ldr	r2, [pc, #176]	; (800a8ac <RTC_WeekDayNum+0xe4>)
 800a7fc:	fba2 2303 	umull	r2, r3, r2, r3
 800a800:	085a      	lsrs	r2, r3, #1
 800a802:	78bb      	ldrb	r3, [r7, #2]
 800a804:	441a      	add	r2, r3
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	441a      	add	r2, r3
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	3b01      	subs	r3, #1
 800a80e:	089b      	lsrs	r3, r3, #2
 800a810:	441a      	add	r2, r3
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	3b01      	subs	r3, #1
 800a816:	4926      	ldr	r1, [pc, #152]	; (800a8b0 <RTC_WeekDayNum+0xe8>)
 800a818:	fba1 1303 	umull	r1, r3, r1, r3
 800a81c:	095b      	lsrs	r3, r3, #5
 800a81e:	1ad2      	subs	r2, r2, r3
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	3b01      	subs	r3, #1
 800a824:	4922      	ldr	r1, [pc, #136]	; (800a8b0 <RTC_WeekDayNum+0xe8>)
 800a826:	fba1 1303 	umull	r1, r3, r1, r3
 800a82a:	09db      	lsrs	r3, r3, #7
 800a82c:	4413      	add	r3, r2
 800a82e:	1d1a      	adds	r2, r3, #4
 800a830:	4b20      	ldr	r3, [pc, #128]	; (800a8b4 <RTC_WeekDayNum+0xec>)
 800a832:	fba3 1302 	umull	r1, r3, r3, r2
 800a836:	1ad1      	subs	r1, r2, r3
 800a838:	0849      	lsrs	r1, r1, #1
 800a83a:	440b      	add	r3, r1
 800a83c:	0899      	lsrs	r1, r3, #2
 800a83e:	460b      	mov	r3, r1
 800a840:	00db      	lsls	r3, r3, #3
 800a842:	1a5b      	subs	r3, r3, r1
 800a844:	1ad3      	subs	r3, r2, r3
 800a846:	60fb      	str	r3, [r7, #12]
 800a848:	e029      	b.n	800a89e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800a84a:	78fa      	ldrb	r2, [r7, #3]
 800a84c:	4613      	mov	r3, r2
 800a84e:	005b      	lsls	r3, r3, #1
 800a850:	4413      	add	r3, r2
 800a852:	00db      	lsls	r3, r3, #3
 800a854:	1a9b      	subs	r3, r3, r2
 800a856:	4a15      	ldr	r2, [pc, #84]	; (800a8ac <RTC_WeekDayNum+0xe4>)
 800a858:	fba2 2303 	umull	r2, r3, r2, r3
 800a85c:	085a      	lsrs	r2, r3, #1
 800a85e:	78bb      	ldrb	r3, [r7, #2]
 800a860:	441a      	add	r2, r3
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	441a      	add	r2, r3
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	089b      	lsrs	r3, r3, #2
 800a86a:	441a      	add	r2, r3
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	4910      	ldr	r1, [pc, #64]	; (800a8b0 <RTC_WeekDayNum+0xe8>)
 800a870:	fba1 1303 	umull	r1, r3, r1, r3
 800a874:	095b      	lsrs	r3, r3, #5
 800a876:	1ad2      	subs	r2, r2, r3
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	490d      	ldr	r1, [pc, #52]	; (800a8b0 <RTC_WeekDayNum+0xe8>)
 800a87c:	fba1 1303 	umull	r1, r3, r1, r3
 800a880:	09db      	lsrs	r3, r3, #7
 800a882:	4413      	add	r3, r2
 800a884:	1c9a      	adds	r2, r3, #2
 800a886:	4b0b      	ldr	r3, [pc, #44]	; (800a8b4 <RTC_WeekDayNum+0xec>)
 800a888:	fba3 1302 	umull	r1, r3, r3, r2
 800a88c:	1ad1      	subs	r1, r2, r3
 800a88e:	0849      	lsrs	r1, r1, #1
 800a890:	440b      	add	r3, r1
 800a892:	0899      	lsrs	r1, r3, #2
 800a894:	460b      	mov	r3, r1
 800a896:	00db      	lsls	r3, r3, #3
 800a898:	1a5b      	subs	r3, r3, r1
 800a89a:	1ad3      	subs	r3, r2, r3
 800a89c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	b2db      	uxtb	r3, r3
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3714      	adds	r7, #20
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bc80      	pop	{r7}
 800a8aa:	4770      	bx	lr
 800a8ac:	38e38e39 	.word	0x38e38e39
 800a8b0:	51eb851f 	.word	0x51eb851f
 800a8b4:	24924925 	.word	0x24924925

0800a8b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d101      	bne.n	800a8ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	e076      	b.n	800a9b8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d108      	bne.n	800a8e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	685b      	ldr	r3, [r3, #4]
 800a8d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a8da:	d009      	beq.n	800a8f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2200      	movs	r2, #0
 800a8e0:	61da      	str	r2, [r3, #28]
 800a8e2:	e005      	b.n	800a8f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d106      	bne.n	800a910 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2200      	movs	r2, #0
 800a906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f7f7 ff6c 	bl	80027e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2202      	movs	r2, #2
 800a914:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	681a      	ldr	r2, [r3, #0]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a926:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a938:	431a      	orrs	r2, r3
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	68db      	ldr	r3, [r3, #12]
 800a93e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a942:	431a      	orrs	r2, r3
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	691b      	ldr	r3, [r3, #16]
 800a948:	f003 0302 	and.w	r3, r3, #2
 800a94c:	431a      	orrs	r2, r3
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	695b      	ldr	r3, [r3, #20]
 800a952:	f003 0301 	and.w	r3, r3, #1
 800a956:	431a      	orrs	r2, r3
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	699b      	ldr	r3, [r3, #24]
 800a95c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a960:	431a      	orrs	r2, r3
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	69db      	ldr	r3, [r3, #28]
 800a966:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a96a:	431a      	orrs	r2, r3
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	6a1b      	ldr	r3, [r3, #32]
 800a970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a974:	ea42 0103 	orr.w	r1, r2, r3
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a97c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	430a      	orrs	r2, r1
 800a986:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	699b      	ldr	r3, [r3, #24]
 800a98c:	0c1a      	lsrs	r2, r3, #16
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f002 0204 	and.w	r2, r2, #4
 800a996:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	69da      	ldr	r2, [r3, #28]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a9a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a9b6:	2300      	movs	r3, #0
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3708      	adds	r7, #8
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b08c      	sub	sp, #48	; 0x30
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	60b9      	str	r1, [r7, #8]
 800a9ca:	607a      	str	r2, [r7, #4]
 800a9cc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	d101      	bne.n	800a9e6 <HAL_SPI_TransmitReceive+0x26>
 800a9e2:	2302      	movs	r3, #2
 800a9e4:	e18a      	b.n	800acfc <HAL_SPI_TransmitReceive+0x33c>
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	2201      	movs	r2, #1
 800a9ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a9ee:	f7fd f90d 	bl	8007c0c <HAL_GetTick>
 800a9f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a9fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800aa04:	887b      	ldrh	r3, [r7, #2]
 800aa06:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800aa08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aa0c:	2b01      	cmp	r3, #1
 800aa0e:	d00f      	beq.n	800aa30 <HAL_SPI_TransmitReceive+0x70>
 800aa10:	69fb      	ldr	r3, [r7, #28]
 800aa12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa16:	d107      	bne.n	800aa28 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d103      	bne.n	800aa28 <HAL_SPI_TransmitReceive+0x68>
 800aa20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aa24:	2b04      	cmp	r3, #4
 800aa26:	d003      	beq.n	800aa30 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800aa28:	2302      	movs	r3, #2
 800aa2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800aa2e:	e15b      	b.n	800ace8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d005      	beq.n	800aa42 <HAL_SPI_TransmitReceive+0x82>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d002      	beq.n	800aa42 <HAL_SPI_TransmitReceive+0x82>
 800aa3c:	887b      	ldrh	r3, [r7, #2]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d103      	bne.n	800aa4a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800aa48:	e14e      	b.n	800ace8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa50:	b2db      	uxtb	r3, r3
 800aa52:	2b04      	cmp	r3, #4
 800aa54:	d003      	beq.n	800aa5e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2205      	movs	r2, #5
 800aa5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2200      	movs	r2, #0
 800aa62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	687a      	ldr	r2, [r7, #4]
 800aa68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	887a      	ldrh	r2, [r7, #2]
 800aa6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	887a      	ldrh	r2, [r7, #2]
 800aa74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	68ba      	ldr	r2, [r7, #8]
 800aa7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	887a      	ldrh	r2, [r7, #2]
 800aa80:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	887a      	ldrh	r2, [r7, #2]
 800aa86:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2200      	movs	r2, #0
 800aa92:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa9e:	2b40      	cmp	r3, #64	; 0x40
 800aaa0:	d007      	beq.n	800aab2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aab0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	68db      	ldr	r3, [r3, #12]
 800aab6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aaba:	d178      	bne.n	800abae <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	685b      	ldr	r3, [r3, #4]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d002      	beq.n	800aaca <HAL_SPI_TransmitReceive+0x10a>
 800aac4:	8b7b      	ldrh	r3, [r7, #26]
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d166      	bne.n	800ab98 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aace:	881a      	ldrh	r2, [r3, #0]
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aada:	1c9a      	adds	r2, r3, #2
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aae4:	b29b      	uxth	r3, r3
 800aae6:	3b01      	subs	r3, #1
 800aae8:	b29a      	uxth	r2, r3
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aaee:	e053      	b.n	800ab98 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	f003 0302 	and.w	r3, r3, #2
 800aafa:	2b02      	cmp	r3, #2
 800aafc:	d11b      	bne.n	800ab36 <HAL_SPI_TransmitReceive+0x176>
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab02:	b29b      	uxth	r3, r3
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d016      	beq.n	800ab36 <HAL_SPI_TransmitReceive+0x176>
 800ab08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d113      	bne.n	800ab36 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab12:	881a      	ldrh	r2, [r3, #0]
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab1e:	1c9a      	adds	r2, r3, #2
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab28:	b29b      	uxth	r3, r3
 800ab2a:	3b01      	subs	r3, #1
 800ab2c:	b29a      	uxth	r2, r3
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ab32:	2300      	movs	r3, #0
 800ab34:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	689b      	ldr	r3, [r3, #8]
 800ab3c:	f003 0301 	and.w	r3, r3, #1
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d119      	bne.n	800ab78 <HAL_SPI_TransmitReceive+0x1b8>
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d014      	beq.n	800ab78 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	68da      	ldr	r2, [r3, #12]
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab58:	b292      	uxth	r2, r2
 800ab5a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab60:	1c9a      	adds	r2, r3, #2
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab6a:	b29b      	uxth	r3, r3
 800ab6c:	3b01      	subs	r3, #1
 800ab6e:	b29a      	uxth	r2, r3
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ab74:	2301      	movs	r3, #1
 800ab76:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ab78:	f7fd f848 	bl	8007c0c <HAL_GetTick>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab80:	1ad3      	subs	r3, r2, r3
 800ab82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d807      	bhi.n	800ab98 <HAL_SPI_TransmitReceive+0x1d8>
 800ab88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab8e:	d003      	beq.n	800ab98 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800ab90:	2303      	movs	r3, #3
 800ab92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ab96:	e0a7      	b.n	800ace8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab9c:	b29b      	uxth	r3, r3
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d1a6      	bne.n	800aaf0 <HAL_SPI_TransmitReceive+0x130>
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aba6:	b29b      	uxth	r3, r3
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d1a1      	bne.n	800aaf0 <HAL_SPI_TransmitReceive+0x130>
 800abac:	e07c      	b.n	800aca8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d002      	beq.n	800abbc <HAL_SPI_TransmitReceive+0x1fc>
 800abb6:	8b7b      	ldrh	r3, [r7, #26]
 800abb8:	2b01      	cmp	r3, #1
 800abba:	d16b      	bne.n	800ac94 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	330c      	adds	r3, #12
 800abc6:	7812      	ldrb	r2, [r2, #0]
 800abc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abce:	1c5a      	adds	r2, r3, #1
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abd8:	b29b      	uxth	r3, r3
 800abda:	3b01      	subs	r3, #1
 800abdc:	b29a      	uxth	r2, r3
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800abe2:	e057      	b.n	800ac94 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	689b      	ldr	r3, [r3, #8]
 800abea:	f003 0302 	and.w	r3, r3, #2
 800abee:	2b02      	cmp	r3, #2
 800abf0:	d11c      	bne.n	800ac2c <HAL_SPI_TransmitReceive+0x26c>
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abf6:	b29b      	uxth	r3, r3
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d017      	beq.n	800ac2c <HAL_SPI_TransmitReceive+0x26c>
 800abfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d114      	bne.n	800ac2c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	330c      	adds	r3, #12
 800ac0c:	7812      	ldrb	r2, [r2, #0]
 800ac0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac14:	1c5a      	adds	r2, r3, #1
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac1e:	b29b      	uxth	r3, r3
 800ac20:	3b01      	subs	r3, #1
 800ac22:	b29a      	uxth	r2, r3
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ac28:	2300      	movs	r3, #0
 800ac2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	689b      	ldr	r3, [r3, #8]
 800ac32:	f003 0301 	and.w	r3, r3, #1
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d119      	bne.n	800ac6e <HAL_SPI_TransmitReceive+0x2ae>
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d014      	beq.n	800ac6e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	68da      	ldr	r2, [r3, #12]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac4e:	b2d2      	uxtb	r2, r2
 800ac50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac56:	1c5a      	adds	r2, r3, #1
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac60:	b29b      	uxth	r3, r3
 800ac62:	3b01      	subs	r3, #1
 800ac64:	b29a      	uxth	r2, r3
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ac6e:	f7fc ffcd 	bl	8007c0c <HAL_GetTick>
 800ac72:	4602      	mov	r2, r0
 800ac74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac76:	1ad3      	subs	r3, r2, r3
 800ac78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	d803      	bhi.n	800ac86 <HAL_SPI_TransmitReceive+0x2c6>
 800ac7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac84:	d102      	bne.n	800ac8c <HAL_SPI_TransmitReceive+0x2cc>
 800ac86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d103      	bne.n	800ac94 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800ac8c:	2303      	movs	r3, #3
 800ac8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ac92:	e029      	b.n	800ace8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d1a2      	bne.n	800abe4 <HAL_SPI_TransmitReceive+0x224>
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aca2:	b29b      	uxth	r3, r3
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d19d      	bne.n	800abe4 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acaa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800acac:	68f8      	ldr	r0, [r7, #12]
 800acae:	f000 f8b1 	bl	800ae14 <SPI_EndRxTxTransaction>
 800acb2:	4603      	mov	r3, r0
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d006      	beq.n	800acc6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800acb8:	2301      	movs	r3, #1
 800acba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2220      	movs	r2, #32
 800acc2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800acc4:	e010      	b.n	800ace8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	689b      	ldr	r3, [r3, #8]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d10b      	bne.n	800ace6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800acce:	2300      	movs	r3, #0
 800acd0:	617b      	str	r3, [r7, #20]
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	617b      	str	r3, [r7, #20]
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	689b      	ldr	r3, [r3, #8]
 800ace0:	617b      	str	r3, [r7, #20]
 800ace2:	697b      	ldr	r3, [r7, #20]
 800ace4:	e000      	b.n	800ace8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ace6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2201      	movs	r2, #1
 800acec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2200      	movs	r2, #0
 800acf4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800acf8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	3730      	adds	r7, #48	; 0x30
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bd80      	pop	{r7, pc}

0800ad04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b088      	sub	sp, #32
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	60f8      	str	r0, [r7, #12]
 800ad0c:	60b9      	str	r1, [r7, #8]
 800ad0e:	603b      	str	r3, [r7, #0]
 800ad10:	4613      	mov	r3, r2
 800ad12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ad14:	f7fc ff7a 	bl	8007c0c <HAL_GetTick>
 800ad18:	4602      	mov	r2, r0
 800ad1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad1c:	1a9b      	subs	r3, r3, r2
 800ad1e:	683a      	ldr	r2, [r7, #0]
 800ad20:	4413      	add	r3, r2
 800ad22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ad24:	f7fc ff72 	bl	8007c0c <HAL_GetTick>
 800ad28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ad2a:	4b39      	ldr	r3, [pc, #228]	; (800ae10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	015b      	lsls	r3, r3, #5
 800ad30:	0d1b      	lsrs	r3, r3, #20
 800ad32:	69fa      	ldr	r2, [r7, #28]
 800ad34:	fb02 f303 	mul.w	r3, r2, r3
 800ad38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ad3a:	e054      	b.n	800ade6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad42:	d050      	beq.n	800ade6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ad44:	f7fc ff62 	bl	8007c0c <HAL_GetTick>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	69bb      	ldr	r3, [r7, #24]
 800ad4c:	1ad3      	subs	r3, r2, r3
 800ad4e:	69fa      	ldr	r2, [r7, #28]
 800ad50:	429a      	cmp	r2, r3
 800ad52:	d902      	bls.n	800ad5a <SPI_WaitFlagStateUntilTimeout+0x56>
 800ad54:	69fb      	ldr	r3, [r7, #28]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d13d      	bne.n	800add6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	685a      	ldr	r2, [r3, #4]
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ad68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ad72:	d111      	bne.n	800ad98 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad7c:	d004      	beq.n	800ad88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad86:	d107      	bne.n	800ad98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	681a      	ldr	r2, [r3, #0]
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ada0:	d10f      	bne.n	800adc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	681a      	ldr	r2, [r3, #0]
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800adb0:	601a      	str	r2, [r3, #0]
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	681a      	ldr	r2, [r3, #0]
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800adc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2201      	movs	r2, #1
 800adc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2200      	movs	r2, #0
 800adce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800add2:	2303      	movs	r3, #3
 800add4:	e017      	b.n	800ae06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d101      	bne.n	800ade0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800addc:	2300      	movs	r3, #0
 800adde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	3b01      	subs	r3, #1
 800ade4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	689a      	ldr	r2, [r3, #8]
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	4013      	ands	r3, r2
 800adf0:	68ba      	ldr	r2, [r7, #8]
 800adf2:	429a      	cmp	r2, r3
 800adf4:	bf0c      	ite	eq
 800adf6:	2301      	moveq	r3, #1
 800adf8:	2300      	movne	r3, #0
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	461a      	mov	r2, r3
 800adfe:	79fb      	ldrb	r3, [r7, #7]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d19b      	bne.n	800ad3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3720      	adds	r7, #32
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
 800ae0e:	bf00      	nop
 800ae10:	2000000c 	.word	0x2000000c

0800ae14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af02      	add	r7, sp, #8
 800ae1a:	60f8      	str	r0, [r7, #12]
 800ae1c:	60b9      	str	r1, [r7, #8]
 800ae1e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	2200      	movs	r2, #0
 800ae28:	2180      	movs	r1, #128	; 0x80
 800ae2a:	68f8      	ldr	r0, [r7, #12]
 800ae2c:	f7ff ff6a 	bl	800ad04 <SPI_WaitFlagStateUntilTimeout>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d007      	beq.n	800ae46 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae3a:	f043 0220 	orr.w	r2, r3, #32
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800ae42:	2303      	movs	r3, #3
 800ae44:	e000      	b.n	800ae48 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800ae46:	2300      	movs	r3, #0
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3710      	adds	r7, #16
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b082      	sub	sp, #8
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d101      	bne.n	800ae62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ae5e:	2301      	movs	r3, #1
 800ae60:	e041      	b.n	800aee6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae68:	b2db      	uxtb	r3, r3
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d106      	bne.n	800ae7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2200      	movs	r2, #0
 800ae72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f7f8 f920 	bl	80030bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2202      	movs	r2, #2
 800ae80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	3304      	adds	r3, #4
 800ae8c:	4619      	mov	r1, r3
 800ae8e:	4610      	mov	r0, r2
 800ae90:	f000 fcfc 	bl	800b88c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2201      	movs	r2, #1
 800ae98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2201      	movs	r2, #1
 800aea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2201      	movs	r2, #1
 800aeb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2201      	movs	r2, #1
 800aec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2201      	movs	r2, #1
 800aec8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2201      	movs	r2, #1
 800aed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2201      	movs	r2, #1
 800aed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2201      	movs	r2, #1
 800aee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aee4:	2300      	movs	r3, #0
}
 800aee6:	4618      	mov	r0, r3
 800aee8:	3708      	adds	r7, #8
 800aeea:	46bd      	mov	sp, r7
 800aeec:	bd80      	pop	{r7, pc}

0800aeee <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800aeee:	b580      	push	{r7, lr}
 800aef0:	b082      	sub	sp, #8
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d101      	bne.n	800af00 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800aefc:	2301      	movs	r3, #1
 800aefe:	e041      	b.n	800af84 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800af06:	b2db      	uxtb	r3, r3
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d106      	bne.n	800af1a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2200      	movs	r2, #0
 800af10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 f839 	bl	800af8c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	2202      	movs	r2, #2
 800af1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	3304      	adds	r3, #4
 800af2a:	4619      	mov	r1, r3
 800af2c:	4610      	mov	r0, r2
 800af2e:	f000 fcad 	bl	800b88c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	2201      	movs	r2, #1
 800af36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2201      	movs	r2, #1
 800af3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2201      	movs	r2, #1
 800af46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2201      	movs	r2, #1
 800af4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2201      	movs	r2, #1
 800af56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2201      	movs	r2, #1
 800af5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	2201      	movs	r2, #1
 800af66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	2201      	movs	r2, #1
 800af6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2201      	movs	r2, #1
 800af76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	2201      	movs	r2, #1
 800af7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800af82:	2300      	movs	r3, #0
}
 800af84:	4618      	mov	r0, r3
 800af86:	3708      	adds	r7, #8
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b083      	sub	sp, #12
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800af94:	bf00      	nop
 800af96:	370c      	adds	r7, #12
 800af98:	46bd      	mov	sp, r7
 800af9a:	bc80      	pop	{r7}
 800af9c:	4770      	bx	lr
	...

0800afa0 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d109      	bne.n	800afc4 <HAL_TIM_OC_Start+0x24>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800afb6:	b2db      	uxtb	r3, r3
 800afb8:	2b01      	cmp	r3, #1
 800afba:	bf14      	ite	ne
 800afbc:	2301      	movne	r3, #1
 800afbe:	2300      	moveq	r3, #0
 800afc0:	b2db      	uxtb	r3, r3
 800afc2:	e022      	b.n	800b00a <HAL_TIM_OC_Start+0x6a>
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	2b04      	cmp	r3, #4
 800afc8:	d109      	bne.n	800afde <HAL_TIM_OC_Start+0x3e>
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800afd0:	b2db      	uxtb	r3, r3
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	bf14      	ite	ne
 800afd6:	2301      	movne	r3, #1
 800afd8:	2300      	moveq	r3, #0
 800afda:	b2db      	uxtb	r3, r3
 800afdc:	e015      	b.n	800b00a <HAL_TIM_OC_Start+0x6a>
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	2b08      	cmp	r3, #8
 800afe2:	d109      	bne.n	800aff8 <HAL_TIM_OC_Start+0x58>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800afea:	b2db      	uxtb	r3, r3
 800afec:	2b01      	cmp	r3, #1
 800afee:	bf14      	ite	ne
 800aff0:	2301      	movne	r3, #1
 800aff2:	2300      	moveq	r3, #0
 800aff4:	b2db      	uxtb	r3, r3
 800aff6:	e008      	b.n	800b00a <HAL_TIM_OC_Start+0x6a>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800affe:	b2db      	uxtb	r3, r3
 800b000:	2b01      	cmp	r3, #1
 800b002:	bf14      	ite	ne
 800b004:	2301      	movne	r3, #1
 800b006:	2300      	moveq	r3, #0
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d001      	beq.n	800b012 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	e05e      	b.n	800b0d0 <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d104      	bne.n	800b022 <HAL_TIM_OC_Start+0x82>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2202      	movs	r2, #2
 800b01c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b020:	e013      	b.n	800b04a <HAL_TIM_OC_Start+0xaa>
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	2b04      	cmp	r3, #4
 800b026:	d104      	bne.n	800b032 <HAL_TIM_OC_Start+0x92>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2202      	movs	r2, #2
 800b02c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b030:	e00b      	b.n	800b04a <HAL_TIM_OC_Start+0xaa>
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	2b08      	cmp	r3, #8
 800b036:	d104      	bne.n	800b042 <HAL_TIM_OC_Start+0xa2>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2202      	movs	r2, #2
 800b03c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b040:	e003      	b.n	800b04a <HAL_TIM_OC_Start+0xaa>
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	2202      	movs	r2, #2
 800b046:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2201      	movs	r2, #1
 800b050:	6839      	ldr	r1, [r7, #0]
 800b052:	4618      	mov	r0, r3
 800b054:	f000 ff28 	bl	800bea8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	4a1e      	ldr	r2, [pc, #120]	; (800b0d8 <HAL_TIM_OC_Start+0x138>)
 800b05e:	4293      	cmp	r3, r2
 800b060:	d107      	bne.n	800b072 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b070:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4a18      	ldr	r2, [pc, #96]	; (800b0d8 <HAL_TIM_OC_Start+0x138>)
 800b078:	4293      	cmp	r3, r2
 800b07a:	d00e      	beq.n	800b09a <HAL_TIM_OC_Start+0xfa>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b084:	d009      	beq.n	800b09a <HAL_TIM_OC_Start+0xfa>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	4a14      	ldr	r2, [pc, #80]	; (800b0dc <HAL_TIM_OC_Start+0x13c>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d004      	beq.n	800b09a <HAL_TIM_OC_Start+0xfa>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	4a12      	ldr	r2, [pc, #72]	; (800b0e0 <HAL_TIM_OC_Start+0x140>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d111      	bne.n	800b0be <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	689b      	ldr	r3, [r3, #8]
 800b0a0:	f003 0307 	and.w	r3, r3, #7
 800b0a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	2b06      	cmp	r3, #6
 800b0aa:	d010      	beq.n	800b0ce <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	681a      	ldr	r2, [r3, #0]
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	f042 0201 	orr.w	r2, r2, #1
 800b0ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0bc:	e007      	b.n	800b0ce <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	681a      	ldr	r2, [r3, #0]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f042 0201 	orr.w	r2, r2, #1
 800b0cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b0ce:	2300      	movs	r3, #0
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3710      	adds	r7, #16
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}
 800b0d8:	40012c00 	.word	0x40012c00
 800b0dc:	40000400 	.word	0x40000400
 800b0e0:	40000800 	.word	0x40000800

0800b0e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b082      	sub	sp, #8
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d101      	bne.n	800b0f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	e041      	b.n	800b17a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d106      	bne.n	800b110 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2200      	movs	r2, #0
 800b106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f000 f839 	bl	800b182 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	2202      	movs	r2, #2
 800b114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681a      	ldr	r2, [r3, #0]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	3304      	adds	r3, #4
 800b120:	4619      	mov	r1, r3
 800b122:	4610      	mov	r0, r2
 800b124:	f000 fbb2 	bl	800b88c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2201      	movs	r2, #1
 800b12c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2201      	movs	r2, #1
 800b134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2201      	movs	r2, #1
 800b13c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2201      	movs	r2, #1
 800b144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2201      	movs	r2, #1
 800b14c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2201      	movs	r2, #1
 800b154:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2201      	movs	r2, #1
 800b15c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2201      	movs	r2, #1
 800b164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2201      	movs	r2, #1
 800b16c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2201      	movs	r2, #1
 800b174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b178:	2300      	movs	r3, #0
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	3708      	adds	r7, #8
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}

0800b182 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b182:	b480      	push	{r7}
 800b184:	b083      	sub	sp, #12
 800b186:	af00      	add	r7, sp, #0
 800b188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b18a:	bf00      	nop
 800b18c:	370c      	adds	r7, #12
 800b18e:	46bd      	mov	sp, r7
 800b190:	bc80      	pop	{r7}
 800b192:	4770      	bx	lr

0800b194 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b084      	sub	sp, #16
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
 800b19c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d109      	bne.n	800b1b8 <HAL_TIM_PWM_Start+0x24>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	bf14      	ite	ne
 800b1b0:	2301      	movne	r3, #1
 800b1b2:	2300      	moveq	r3, #0
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	e022      	b.n	800b1fe <HAL_TIM_PWM_Start+0x6a>
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	2b04      	cmp	r3, #4
 800b1bc:	d109      	bne.n	800b1d2 <HAL_TIM_PWM_Start+0x3e>
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b1c4:	b2db      	uxtb	r3, r3
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	bf14      	ite	ne
 800b1ca:	2301      	movne	r3, #1
 800b1cc:	2300      	moveq	r3, #0
 800b1ce:	b2db      	uxtb	r3, r3
 800b1d0:	e015      	b.n	800b1fe <HAL_TIM_PWM_Start+0x6a>
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	2b08      	cmp	r3, #8
 800b1d6:	d109      	bne.n	800b1ec <HAL_TIM_PWM_Start+0x58>
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	2b01      	cmp	r3, #1
 800b1e2:	bf14      	ite	ne
 800b1e4:	2301      	movne	r3, #1
 800b1e6:	2300      	moveq	r3, #0
 800b1e8:	b2db      	uxtb	r3, r3
 800b1ea:	e008      	b.n	800b1fe <HAL_TIM_PWM_Start+0x6a>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	2b01      	cmp	r3, #1
 800b1f6:	bf14      	ite	ne
 800b1f8:	2301      	movne	r3, #1
 800b1fa:	2300      	moveq	r3, #0
 800b1fc:	b2db      	uxtb	r3, r3
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d001      	beq.n	800b206 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800b202:	2301      	movs	r3, #1
 800b204:	e05e      	b.n	800b2c4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d104      	bne.n	800b216 <HAL_TIM_PWM_Start+0x82>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2202      	movs	r2, #2
 800b210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b214:	e013      	b.n	800b23e <HAL_TIM_PWM_Start+0xaa>
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	2b04      	cmp	r3, #4
 800b21a:	d104      	bne.n	800b226 <HAL_TIM_PWM_Start+0x92>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2202      	movs	r2, #2
 800b220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b224:	e00b      	b.n	800b23e <HAL_TIM_PWM_Start+0xaa>
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	2b08      	cmp	r3, #8
 800b22a:	d104      	bne.n	800b236 <HAL_TIM_PWM_Start+0xa2>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2202      	movs	r2, #2
 800b230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b234:	e003      	b.n	800b23e <HAL_TIM_PWM_Start+0xaa>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2202      	movs	r2, #2
 800b23a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2201      	movs	r2, #1
 800b244:	6839      	ldr	r1, [r7, #0]
 800b246:	4618      	mov	r0, r3
 800b248:	f000 fe2e 	bl	800bea8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4a1e      	ldr	r2, [pc, #120]	; (800b2cc <HAL_TIM_PWM_Start+0x138>)
 800b252:	4293      	cmp	r3, r2
 800b254:	d107      	bne.n	800b266 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b264:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	4a18      	ldr	r2, [pc, #96]	; (800b2cc <HAL_TIM_PWM_Start+0x138>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d00e      	beq.n	800b28e <HAL_TIM_PWM_Start+0xfa>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b278:	d009      	beq.n	800b28e <HAL_TIM_PWM_Start+0xfa>
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	4a14      	ldr	r2, [pc, #80]	; (800b2d0 <HAL_TIM_PWM_Start+0x13c>)
 800b280:	4293      	cmp	r3, r2
 800b282:	d004      	beq.n	800b28e <HAL_TIM_PWM_Start+0xfa>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4a12      	ldr	r2, [pc, #72]	; (800b2d4 <HAL_TIM_PWM_Start+0x140>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d111      	bne.n	800b2b2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	689b      	ldr	r3, [r3, #8]
 800b294:	f003 0307 	and.w	r3, r3, #7
 800b298:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	2b06      	cmp	r3, #6
 800b29e:	d010      	beq.n	800b2c2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	681a      	ldr	r2, [r3, #0]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f042 0201 	orr.w	r2, r2, #1
 800b2ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b2b0:	e007      	b.n	800b2c2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	681a      	ldr	r2, [r3, #0]
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f042 0201 	orr.w	r2, r2, #1
 800b2c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3710      	adds	r7, #16
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}
 800b2cc:	40012c00 	.word	0x40012c00
 800b2d0:	40000400 	.word	0x40000400
 800b2d4:	40000800 	.word	0x40000800

0800b2d8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b082      	sub	sp, #8
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	6839      	ldr	r1, [r7, #0]
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f000 fddc 	bl	800bea8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4a29      	ldr	r2, [pc, #164]	; (800b39c <HAL_TIM_PWM_Stop+0xc4>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d117      	bne.n	800b32a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	6a1a      	ldr	r2, [r3, #32]
 800b300:	f241 1311 	movw	r3, #4369	; 0x1111
 800b304:	4013      	ands	r3, r2
 800b306:	2b00      	cmp	r3, #0
 800b308:	d10f      	bne.n	800b32a <HAL_TIM_PWM_Stop+0x52>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	6a1a      	ldr	r2, [r3, #32]
 800b310:	f240 4344 	movw	r3, #1092	; 0x444
 800b314:	4013      	ands	r3, r2
 800b316:	2b00      	cmp	r3, #0
 800b318:	d107      	bne.n	800b32a <HAL_TIM_PWM_Stop+0x52>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b328:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	6a1a      	ldr	r2, [r3, #32]
 800b330:	f241 1311 	movw	r3, #4369	; 0x1111
 800b334:	4013      	ands	r3, r2
 800b336:	2b00      	cmp	r3, #0
 800b338:	d10f      	bne.n	800b35a <HAL_TIM_PWM_Stop+0x82>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	6a1a      	ldr	r2, [r3, #32]
 800b340:	f240 4344 	movw	r3, #1092	; 0x444
 800b344:	4013      	ands	r3, r2
 800b346:	2b00      	cmp	r3, #0
 800b348:	d107      	bne.n	800b35a <HAL_TIM_PWM_Stop+0x82>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	681a      	ldr	r2, [r3, #0]
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f022 0201 	bic.w	r2, r2, #1
 800b358:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d104      	bne.n	800b36a <HAL_TIM_PWM_Stop+0x92>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2201      	movs	r2, #1
 800b364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b368:	e013      	b.n	800b392 <HAL_TIM_PWM_Stop+0xba>
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	2b04      	cmp	r3, #4
 800b36e:	d104      	bne.n	800b37a <HAL_TIM_PWM_Stop+0xa2>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2201      	movs	r2, #1
 800b374:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b378:	e00b      	b.n	800b392 <HAL_TIM_PWM_Stop+0xba>
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	2b08      	cmp	r3, #8
 800b37e:	d104      	bne.n	800b38a <HAL_TIM_PWM_Stop+0xb2>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2201      	movs	r2, #1
 800b384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b388:	e003      	b.n	800b392 <HAL_TIM_PWM_Stop+0xba>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2201      	movs	r2, #1
 800b38e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800b392:	2300      	movs	r3, #0
}
 800b394:	4618      	mov	r0, r3
 800b396:	3708      	adds	r7, #8
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}
 800b39c:	40012c00 	.word	0x40012c00

0800b3a0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b082      	sub	sp, #8
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d101      	bne.n	800b3b4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	e041      	b.n	800b438 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3ba:	b2db      	uxtb	r3, r3
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d106      	bne.n	800b3ce <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f000 f839 	bl	800b440 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2202      	movs	r2, #2
 800b3d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	3304      	adds	r3, #4
 800b3de:	4619      	mov	r1, r3
 800b3e0:	4610      	mov	r0, r2
 800b3e2:	f000 fa53 	bl	800b88c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	681a      	ldr	r2, [r3, #0]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f022 0208 	bic.w	r2, r2, #8
 800b3f4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	6819      	ldr	r1, [r3, #0]
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	683a      	ldr	r2, [r7, #0]
 800b402:	430a      	orrs	r2, r1
 800b404:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2201      	movs	r2, #1
 800b40a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2201      	movs	r2, #1
 800b412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2201      	movs	r2, #1
 800b41a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2201      	movs	r2, #1
 800b422:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2201      	movs	r2, #1
 800b42a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2201      	movs	r2, #1
 800b432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b436:	2300      	movs	r3, #0
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3708      	adds	r7, #8
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}

0800b440 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800b440:	b480      	push	{r7}
 800b442:	b083      	sub	sp, #12
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800b448:	bf00      	nop
 800b44a:	370c      	adds	r7, #12
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bc80      	pop	{r7}
 800b450:	4770      	bx	lr
	...

0800b454 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b084      	sub	sp, #16
 800b458:	af00      	add	r7, sp, #0
 800b45a:	60f8      	str	r0, [r7, #12]
 800b45c:	60b9      	str	r1, [r7, #8]
 800b45e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b466:	2b01      	cmp	r3, #1
 800b468:	d101      	bne.n	800b46e <HAL_TIM_OC_ConfigChannel+0x1a>
 800b46a:	2302      	movs	r3, #2
 800b46c:	e046      	b.n	800b4fc <HAL_TIM_OC_ConfigChannel+0xa8>
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2201      	movs	r2, #1
 800b472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2b0c      	cmp	r3, #12
 800b47a:	d839      	bhi.n	800b4f0 <HAL_TIM_OC_ConfigChannel+0x9c>
 800b47c:	a201      	add	r2, pc, #4	; (adr r2, 800b484 <HAL_TIM_OC_ConfigChannel+0x30>)
 800b47e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b482:	bf00      	nop
 800b484:	0800b4b9 	.word	0x0800b4b9
 800b488:	0800b4f1 	.word	0x0800b4f1
 800b48c:	0800b4f1 	.word	0x0800b4f1
 800b490:	0800b4f1 	.word	0x0800b4f1
 800b494:	0800b4c7 	.word	0x0800b4c7
 800b498:	0800b4f1 	.word	0x0800b4f1
 800b49c:	0800b4f1 	.word	0x0800b4f1
 800b4a0:	0800b4f1 	.word	0x0800b4f1
 800b4a4:	0800b4d5 	.word	0x0800b4d5
 800b4a8:	0800b4f1 	.word	0x0800b4f1
 800b4ac:	0800b4f1 	.word	0x0800b4f1
 800b4b0:	0800b4f1 	.word	0x0800b4f1
 800b4b4:	0800b4e3 	.word	0x0800b4e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	68b9      	ldr	r1, [r7, #8]
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f000 fa46 	bl	800b950 <TIM_OC1_SetConfig>
      break;
 800b4c4:	e015      	b.n	800b4f2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	68b9      	ldr	r1, [r7, #8]
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f000 faa5 	bl	800ba1c <TIM_OC2_SetConfig>
      break;
 800b4d2:	e00e      	b.n	800b4f2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	68b9      	ldr	r1, [r7, #8]
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f000 fb08 	bl	800baf0 <TIM_OC3_SetConfig>
      break;
 800b4e0:	e007      	b.n	800b4f2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	68b9      	ldr	r1, [r7, #8]
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f000 fb6b 	bl	800bbc4 <TIM_OC4_SetConfig>
      break;
 800b4ee:	e000      	b.n	800b4f2 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 800b4f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4fa:	2300      	movs	r3, #0
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3710      	adds	r7, #16
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b084      	sub	sp, #16
 800b508:	af00      	add	r7, sp, #0
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b516:	2b01      	cmp	r3, #1
 800b518:	d101      	bne.n	800b51e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800b51a:	2302      	movs	r3, #2
 800b51c:	e0ac      	b.n	800b678 <HAL_TIM_PWM_ConfigChannel+0x174>
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2201      	movs	r2, #1
 800b522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2b0c      	cmp	r3, #12
 800b52a:	f200 809f 	bhi.w	800b66c <HAL_TIM_PWM_ConfigChannel+0x168>
 800b52e:	a201      	add	r2, pc, #4	; (adr r2, 800b534 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800b530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b534:	0800b569 	.word	0x0800b569
 800b538:	0800b66d 	.word	0x0800b66d
 800b53c:	0800b66d 	.word	0x0800b66d
 800b540:	0800b66d 	.word	0x0800b66d
 800b544:	0800b5a9 	.word	0x0800b5a9
 800b548:	0800b66d 	.word	0x0800b66d
 800b54c:	0800b66d 	.word	0x0800b66d
 800b550:	0800b66d 	.word	0x0800b66d
 800b554:	0800b5eb 	.word	0x0800b5eb
 800b558:	0800b66d 	.word	0x0800b66d
 800b55c:	0800b66d 	.word	0x0800b66d
 800b560:	0800b66d 	.word	0x0800b66d
 800b564:	0800b62b 	.word	0x0800b62b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	68b9      	ldr	r1, [r7, #8]
 800b56e:	4618      	mov	r0, r3
 800b570:	f000 f9ee 	bl	800b950 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	699a      	ldr	r2, [r3, #24]
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f042 0208 	orr.w	r2, r2, #8
 800b582:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	699a      	ldr	r2, [r3, #24]
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f022 0204 	bic.w	r2, r2, #4
 800b592:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	6999      	ldr	r1, [r3, #24]
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	691a      	ldr	r2, [r3, #16]
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	430a      	orrs	r2, r1
 800b5a4:	619a      	str	r2, [r3, #24]
      break;
 800b5a6:	e062      	b.n	800b66e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	68b9      	ldr	r1, [r7, #8]
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f000 fa34 	bl	800ba1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	699a      	ldr	r2, [r3, #24]
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b5c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	699a      	ldr	r2, [r3, #24]
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b5d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	6999      	ldr	r1, [r3, #24]
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	691b      	ldr	r3, [r3, #16]
 800b5de:	021a      	lsls	r2, r3, #8
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	430a      	orrs	r2, r1
 800b5e6:	619a      	str	r2, [r3, #24]
      break;
 800b5e8:	e041      	b.n	800b66e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	68b9      	ldr	r1, [r7, #8]
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f000 fa7d 	bl	800baf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	69da      	ldr	r2, [r3, #28]
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f042 0208 	orr.w	r2, r2, #8
 800b604:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	69da      	ldr	r2, [r3, #28]
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f022 0204 	bic.w	r2, r2, #4
 800b614:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	69d9      	ldr	r1, [r3, #28]
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	691a      	ldr	r2, [r3, #16]
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	430a      	orrs	r2, r1
 800b626:	61da      	str	r2, [r3, #28]
      break;
 800b628:	e021      	b.n	800b66e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	68b9      	ldr	r1, [r7, #8]
 800b630:	4618      	mov	r0, r3
 800b632:	f000 fac7 	bl	800bbc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	69da      	ldr	r2, [r3, #28]
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	69da      	ldr	r2, [r3, #28]
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	69d9      	ldr	r1, [r3, #28]
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	691b      	ldr	r3, [r3, #16]
 800b660:	021a      	lsls	r2, r3, #8
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	430a      	orrs	r2, r1
 800b668:	61da      	str	r2, [r3, #28]
      break;
 800b66a:	e000      	b.n	800b66e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800b66c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	2200      	movs	r2, #0
 800b672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b676:	2300      	movs	r3, #0
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3710      	adds	r7, #16
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bd80      	pop	{r7, pc}

0800b680 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b084      	sub	sp, #16
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
 800b688:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b690:	2b01      	cmp	r3, #1
 800b692:	d101      	bne.n	800b698 <HAL_TIM_ConfigClockSource+0x18>
 800b694:	2302      	movs	r3, #2
 800b696:	e0b3      	b.n	800b800 <HAL_TIM_ConfigClockSource+0x180>
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2201      	movs	r2, #1
 800b69c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2202      	movs	r2, #2
 800b6a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	689b      	ldr	r3, [r3, #8]
 800b6ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b6b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b6be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	68fa      	ldr	r2, [r7, #12]
 800b6c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b6d0:	d03e      	beq.n	800b750 <HAL_TIM_ConfigClockSource+0xd0>
 800b6d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b6d6:	f200 8087 	bhi.w	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
 800b6da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6de:	f000 8085 	beq.w	800b7ec <HAL_TIM_ConfigClockSource+0x16c>
 800b6e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6e6:	d87f      	bhi.n	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
 800b6e8:	2b70      	cmp	r3, #112	; 0x70
 800b6ea:	d01a      	beq.n	800b722 <HAL_TIM_ConfigClockSource+0xa2>
 800b6ec:	2b70      	cmp	r3, #112	; 0x70
 800b6ee:	d87b      	bhi.n	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
 800b6f0:	2b60      	cmp	r3, #96	; 0x60
 800b6f2:	d050      	beq.n	800b796 <HAL_TIM_ConfigClockSource+0x116>
 800b6f4:	2b60      	cmp	r3, #96	; 0x60
 800b6f6:	d877      	bhi.n	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
 800b6f8:	2b50      	cmp	r3, #80	; 0x50
 800b6fa:	d03c      	beq.n	800b776 <HAL_TIM_ConfigClockSource+0xf6>
 800b6fc:	2b50      	cmp	r3, #80	; 0x50
 800b6fe:	d873      	bhi.n	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
 800b700:	2b40      	cmp	r3, #64	; 0x40
 800b702:	d058      	beq.n	800b7b6 <HAL_TIM_ConfigClockSource+0x136>
 800b704:	2b40      	cmp	r3, #64	; 0x40
 800b706:	d86f      	bhi.n	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
 800b708:	2b30      	cmp	r3, #48	; 0x30
 800b70a:	d064      	beq.n	800b7d6 <HAL_TIM_ConfigClockSource+0x156>
 800b70c:	2b30      	cmp	r3, #48	; 0x30
 800b70e:	d86b      	bhi.n	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
 800b710:	2b20      	cmp	r3, #32
 800b712:	d060      	beq.n	800b7d6 <HAL_TIM_ConfigClockSource+0x156>
 800b714:	2b20      	cmp	r3, #32
 800b716:	d867      	bhi.n	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d05c      	beq.n	800b7d6 <HAL_TIM_ConfigClockSource+0x156>
 800b71c:	2b10      	cmp	r3, #16
 800b71e:	d05a      	beq.n	800b7d6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800b720:	e062      	b.n	800b7e8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6818      	ldr	r0, [r3, #0]
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	6899      	ldr	r1, [r3, #8]
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	685a      	ldr	r2, [r3, #4]
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	68db      	ldr	r3, [r3, #12]
 800b732:	f000 fb9a 	bl	800be6a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	689b      	ldr	r3, [r3, #8]
 800b73c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b744:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	68fa      	ldr	r2, [r7, #12]
 800b74c:	609a      	str	r2, [r3, #8]
      break;
 800b74e:	e04e      	b.n	800b7ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6818      	ldr	r0, [r3, #0]
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	6899      	ldr	r1, [r3, #8]
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	685a      	ldr	r2, [r3, #4]
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	68db      	ldr	r3, [r3, #12]
 800b760:	f000 fb83 	bl	800be6a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	689a      	ldr	r2, [r3, #8]
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b772:	609a      	str	r2, [r3, #8]
      break;
 800b774:	e03b      	b.n	800b7ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6818      	ldr	r0, [r3, #0]
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	6859      	ldr	r1, [r3, #4]
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	68db      	ldr	r3, [r3, #12]
 800b782:	461a      	mov	r2, r3
 800b784:	f000 fafa 	bl	800bd7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	2150      	movs	r1, #80	; 0x50
 800b78e:	4618      	mov	r0, r3
 800b790:	f000 fb51 	bl	800be36 <TIM_ITRx_SetConfig>
      break;
 800b794:	e02b      	b.n	800b7ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	6818      	ldr	r0, [r3, #0]
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	6859      	ldr	r1, [r3, #4]
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	68db      	ldr	r3, [r3, #12]
 800b7a2:	461a      	mov	r2, r3
 800b7a4:	f000 fb18 	bl	800bdd8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	2160      	movs	r1, #96	; 0x60
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f000 fb41 	bl	800be36 <TIM_ITRx_SetConfig>
      break;
 800b7b4:	e01b      	b.n	800b7ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	6818      	ldr	r0, [r3, #0]
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	6859      	ldr	r1, [r3, #4]
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	68db      	ldr	r3, [r3, #12]
 800b7c2:	461a      	mov	r2, r3
 800b7c4:	f000 fada 	bl	800bd7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	2140      	movs	r1, #64	; 0x40
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f000 fb31 	bl	800be36 <TIM_ITRx_SetConfig>
      break;
 800b7d4:	e00b      	b.n	800b7ee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681a      	ldr	r2, [r3, #0]
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	4619      	mov	r1, r3
 800b7e0:	4610      	mov	r0, r2
 800b7e2:	f000 fb28 	bl	800be36 <TIM_ITRx_SetConfig>
        break;
 800b7e6:	e002      	b.n	800b7ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800b7e8:	bf00      	nop
 800b7ea:	e000      	b.n	800b7ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800b7ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2201      	movs	r2, #1
 800b7f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b7fe:	2300      	movs	r3, #0
}
 800b800:	4618      	mov	r0, r3
 800b802:	3710      	adds	r7, #16
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}

0800b808 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b082      	sub	sp, #8
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d101      	bne.n	800b820 <HAL_TIM_SlaveConfigSynchro+0x18>
 800b81c:	2302      	movs	r3, #2
 800b81e:	e031      	b.n	800b884 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2201      	movs	r2, #1
 800b824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2202      	movs	r2, #2
 800b82c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800b830:	6839      	ldr	r1, [r7, #0]
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f000 fa14 	bl	800bc60 <TIM_SlaveTimer_SetConfig>
 800b838:	4603      	mov	r3, r0
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d009      	beq.n	800b852 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2201      	movs	r2, #1
 800b842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2200      	movs	r2, #0
 800b84a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800b84e:	2301      	movs	r3, #1
 800b850:	e018      	b.n	800b884 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	68da      	ldr	r2, [r3, #12]
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b860:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	68da      	ldr	r2, [r3, #12]
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b870:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2201      	movs	r2, #1
 800b876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2200      	movs	r2, #0
 800b87e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b882:	2300      	movs	r3, #0
}
 800b884:	4618      	mov	r0, r3
 800b886:	3708      	adds	r7, #8
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b085      	sub	sp, #20
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
 800b894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	4a29      	ldr	r2, [pc, #164]	; (800b944 <TIM_Base_SetConfig+0xb8>)
 800b8a0:	4293      	cmp	r3, r2
 800b8a2:	d00b      	beq.n	800b8bc <TIM_Base_SetConfig+0x30>
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8aa:	d007      	beq.n	800b8bc <TIM_Base_SetConfig+0x30>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	4a26      	ldr	r2, [pc, #152]	; (800b948 <TIM_Base_SetConfig+0xbc>)
 800b8b0:	4293      	cmp	r3, r2
 800b8b2:	d003      	beq.n	800b8bc <TIM_Base_SetConfig+0x30>
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	4a25      	ldr	r2, [pc, #148]	; (800b94c <TIM_Base_SetConfig+0xc0>)
 800b8b8:	4293      	cmp	r3, r2
 800b8ba:	d108      	bne.n	800b8ce <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	68fa      	ldr	r2, [r7, #12]
 800b8ca:	4313      	orrs	r3, r2
 800b8cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	4a1c      	ldr	r2, [pc, #112]	; (800b944 <TIM_Base_SetConfig+0xb8>)
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d00b      	beq.n	800b8ee <TIM_Base_SetConfig+0x62>
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8dc:	d007      	beq.n	800b8ee <TIM_Base_SetConfig+0x62>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	4a19      	ldr	r2, [pc, #100]	; (800b948 <TIM_Base_SetConfig+0xbc>)
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	d003      	beq.n	800b8ee <TIM_Base_SetConfig+0x62>
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	4a18      	ldr	r2, [pc, #96]	; (800b94c <TIM_Base_SetConfig+0xc0>)
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	d108      	bne.n	800b900 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b8f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	68db      	ldr	r3, [r3, #12]
 800b8fa:	68fa      	ldr	r2, [r7, #12]
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	695b      	ldr	r3, [r3, #20]
 800b90a:	4313      	orrs	r3, r2
 800b90c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	68fa      	ldr	r2, [r7, #12]
 800b912:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	689a      	ldr	r2, [r3, #8]
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	4a07      	ldr	r2, [pc, #28]	; (800b944 <TIM_Base_SetConfig+0xb8>)
 800b928:	4293      	cmp	r3, r2
 800b92a:	d103      	bne.n	800b934 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	691a      	ldr	r2, [r3, #16]
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2201      	movs	r2, #1
 800b938:	615a      	str	r2, [r3, #20]
}
 800b93a:	bf00      	nop
 800b93c:	3714      	adds	r7, #20
 800b93e:	46bd      	mov	sp, r7
 800b940:	bc80      	pop	{r7}
 800b942:	4770      	bx	lr
 800b944:	40012c00 	.word	0x40012c00
 800b948:	40000400 	.word	0x40000400
 800b94c:	40000800 	.word	0x40000800

0800b950 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b950:	b480      	push	{r7}
 800b952:	b087      	sub	sp, #28
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
 800b958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6a1b      	ldr	r3, [r3, #32]
 800b95e:	f023 0201 	bic.w	r2, r3, #1
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6a1b      	ldr	r3, [r3, #32]
 800b96a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	699b      	ldr	r3, [r3, #24]
 800b976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b97e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	f023 0303 	bic.w	r3, r3, #3
 800b986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	68fa      	ldr	r2, [r7, #12]
 800b98e:	4313      	orrs	r3, r2
 800b990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	f023 0302 	bic.w	r3, r3, #2
 800b998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	689b      	ldr	r3, [r3, #8]
 800b99e:	697a      	ldr	r2, [r7, #20]
 800b9a0:	4313      	orrs	r3, r2
 800b9a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	4a1c      	ldr	r2, [pc, #112]	; (800ba18 <TIM_OC1_SetConfig+0xc8>)
 800b9a8:	4293      	cmp	r3, r2
 800b9aa:	d10c      	bne.n	800b9c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b9ac:	697b      	ldr	r3, [r7, #20]
 800b9ae:	f023 0308 	bic.w	r3, r3, #8
 800b9b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	68db      	ldr	r3, [r3, #12]
 800b9b8:	697a      	ldr	r2, [r7, #20]
 800b9ba:	4313      	orrs	r3, r2
 800b9bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	f023 0304 	bic.w	r3, r3, #4
 800b9c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	4a13      	ldr	r2, [pc, #76]	; (800ba18 <TIM_OC1_SetConfig+0xc8>)
 800b9ca:	4293      	cmp	r3, r2
 800b9cc:	d111      	bne.n	800b9f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b9d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b9d6:	693b      	ldr	r3, [r7, #16]
 800b9d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b9dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	695b      	ldr	r3, [r3, #20]
 800b9e2:	693a      	ldr	r2, [r7, #16]
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	699b      	ldr	r3, [r3, #24]
 800b9ec:	693a      	ldr	r2, [r7, #16]
 800b9ee:	4313      	orrs	r3, r2
 800b9f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	693a      	ldr	r2, [r7, #16]
 800b9f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	68fa      	ldr	r2, [r7, #12]
 800b9fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	685a      	ldr	r2, [r3, #4]
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	697a      	ldr	r2, [r7, #20]
 800ba0a:	621a      	str	r2, [r3, #32]
}
 800ba0c:	bf00      	nop
 800ba0e:	371c      	adds	r7, #28
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bc80      	pop	{r7}
 800ba14:	4770      	bx	lr
 800ba16:	bf00      	nop
 800ba18:	40012c00 	.word	0x40012c00

0800ba1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	b087      	sub	sp, #28
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
 800ba24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6a1b      	ldr	r3, [r3, #32]
 800ba2a:	f023 0210 	bic.w	r2, r3, #16
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6a1b      	ldr	r3, [r3, #32]
 800ba36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	699b      	ldr	r3, [r3, #24]
 800ba42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	021b      	lsls	r3, r3, #8
 800ba5a:	68fa      	ldr	r2, [r7, #12]
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	f023 0320 	bic.w	r3, r3, #32
 800ba66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	689b      	ldr	r3, [r3, #8]
 800ba6c:	011b      	lsls	r3, r3, #4
 800ba6e:	697a      	ldr	r2, [r7, #20]
 800ba70:	4313      	orrs	r3, r2
 800ba72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	4a1d      	ldr	r2, [pc, #116]	; (800baec <TIM_OC2_SetConfig+0xd0>)
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d10d      	bne.n	800ba98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ba7c:	697b      	ldr	r3, [r7, #20]
 800ba7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ba82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	68db      	ldr	r3, [r3, #12]
 800ba88:	011b      	lsls	r3, r3, #4
 800ba8a:	697a      	ldr	r2, [r7, #20]
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	4a14      	ldr	r2, [pc, #80]	; (800baec <TIM_OC2_SetConfig+0xd0>)
 800ba9c:	4293      	cmp	r3, r2
 800ba9e:	d113      	bne.n	800bac8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800baa0:	693b      	ldr	r3, [r7, #16]
 800baa2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800baa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800baae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	695b      	ldr	r3, [r3, #20]
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	693a      	ldr	r2, [r7, #16]
 800bab8:	4313      	orrs	r3, r2
 800baba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800babc:	683b      	ldr	r3, [r7, #0]
 800babe:	699b      	ldr	r3, [r3, #24]
 800bac0:	009b      	lsls	r3, r3, #2
 800bac2:	693a      	ldr	r2, [r7, #16]
 800bac4:	4313      	orrs	r3, r2
 800bac6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	693a      	ldr	r2, [r7, #16]
 800bacc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	68fa      	ldr	r2, [r7, #12]
 800bad2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	685a      	ldr	r2, [r3, #4]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	697a      	ldr	r2, [r7, #20]
 800bae0:	621a      	str	r2, [r3, #32]
}
 800bae2:	bf00      	nop
 800bae4:	371c      	adds	r7, #28
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bc80      	pop	{r7}
 800baea:	4770      	bx	lr
 800baec:	40012c00 	.word	0x40012c00

0800baf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800baf0:	b480      	push	{r7}
 800baf2:	b087      	sub	sp, #28
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
 800baf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	6a1b      	ldr	r3, [r3, #32]
 800bafe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6a1b      	ldr	r3, [r3, #32]
 800bb0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	69db      	ldr	r3, [r3, #28]
 800bb16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	f023 0303 	bic.w	r3, r3, #3
 800bb26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	68fa      	ldr	r2, [r7, #12]
 800bb2e:	4313      	orrs	r3, r2
 800bb30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bb38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	689b      	ldr	r3, [r3, #8]
 800bb3e:	021b      	lsls	r3, r3, #8
 800bb40:	697a      	ldr	r2, [r7, #20]
 800bb42:	4313      	orrs	r3, r2
 800bb44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	4a1d      	ldr	r2, [pc, #116]	; (800bbc0 <TIM_OC3_SetConfig+0xd0>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d10d      	bne.n	800bb6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bb54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	68db      	ldr	r3, [r3, #12]
 800bb5a:	021b      	lsls	r3, r3, #8
 800bb5c:	697a      	ldr	r2, [r7, #20]
 800bb5e:	4313      	orrs	r3, r2
 800bb60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bb68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	4a14      	ldr	r2, [pc, #80]	; (800bbc0 <TIM_OC3_SetConfig+0xd0>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d113      	bne.n	800bb9a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bb72:	693b      	ldr	r3, [r7, #16]
 800bb74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bb80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	695b      	ldr	r3, [r3, #20]
 800bb86:	011b      	lsls	r3, r3, #4
 800bb88:	693a      	ldr	r2, [r7, #16]
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	699b      	ldr	r3, [r3, #24]
 800bb92:	011b      	lsls	r3, r3, #4
 800bb94:	693a      	ldr	r2, [r7, #16]
 800bb96:	4313      	orrs	r3, r2
 800bb98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	693a      	ldr	r2, [r7, #16]
 800bb9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	68fa      	ldr	r2, [r7, #12]
 800bba4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	685a      	ldr	r2, [r3, #4]
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	697a      	ldr	r2, [r7, #20]
 800bbb2:	621a      	str	r2, [r3, #32]
}
 800bbb4:	bf00      	nop
 800bbb6:	371c      	adds	r7, #28
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bc80      	pop	{r7}
 800bbbc:	4770      	bx	lr
 800bbbe:	bf00      	nop
 800bbc0:	40012c00 	.word	0x40012c00

0800bbc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b087      	sub	sp, #28
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
 800bbcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6a1b      	ldr	r3, [r3, #32]
 800bbd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	6a1b      	ldr	r3, [r3, #32]
 800bbde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	69db      	ldr	r3, [r3, #28]
 800bbea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bbf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bbfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	021b      	lsls	r3, r3, #8
 800bc02:	68fa      	ldr	r2, [r7, #12]
 800bc04:	4313      	orrs	r3, r2
 800bc06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bc08:	693b      	ldr	r3, [r7, #16]
 800bc0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bc0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	689b      	ldr	r3, [r3, #8]
 800bc14:	031b      	lsls	r3, r3, #12
 800bc16:	693a      	ldr	r2, [r7, #16]
 800bc18:	4313      	orrs	r3, r2
 800bc1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a0f      	ldr	r2, [pc, #60]	; (800bc5c <TIM_OC4_SetConfig+0x98>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d109      	bne.n	800bc38 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bc24:	697b      	ldr	r3, [r7, #20]
 800bc26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bc2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	695b      	ldr	r3, [r3, #20]
 800bc30:	019b      	lsls	r3, r3, #6
 800bc32:	697a      	ldr	r2, [r7, #20]
 800bc34:	4313      	orrs	r3, r2
 800bc36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	697a      	ldr	r2, [r7, #20]
 800bc3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	68fa      	ldr	r2, [r7, #12]
 800bc42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bc44:	683b      	ldr	r3, [r7, #0]
 800bc46:	685a      	ldr	r2, [r3, #4]
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	693a      	ldr	r2, [r7, #16]
 800bc50:	621a      	str	r2, [r3, #32]
}
 800bc52:	bf00      	nop
 800bc54:	371c      	adds	r7, #28
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bc80      	pop	{r7}
 800bc5a:	4770      	bx	lr
 800bc5c:	40012c00 	.word	0x40012c00

0800bc60 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b086      	sub	sp, #24
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
 800bc68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	689b      	ldr	r3, [r3, #8]
 800bc70:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc78:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	685b      	ldr	r3, [r3, #4]
 800bc7e:	697a      	ldr	r2, [r7, #20]
 800bc80:	4313      	orrs	r3, r2
 800bc82:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800bc84:	697b      	ldr	r3, [r7, #20]
 800bc86:	f023 0307 	bic.w	r3, r3, #7
 800bc8a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800bc8c:	683b      	ldr	r3, [r7, #0]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	697a      	ldr	r2, [r7, #20]
 800bc92:	4313      	orrs	r3, r2
 800bc94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	697a      	ldr	r2, [r7, #20]
 800bc9c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	2b70      	cmp	r3, #112	; 0x70
 800bca4:	d01a      	beq.n	800bcdc <TIM_SlaveTimer_SetConfig+0x7c>
 800bca6:	2b70      	cmp	r3, #112	; 0x70
 800bca8:	d860      	bhi.n	800bd6c <TIM_SlaveTimer_SetConfig+0x10c>
 800bcaa:	2b60      	cmp	r3, #96	; 0x60
 800bcac:	d054      	beq.n	800bd58 <TIM_SlaveTimer_SetConfig+0xf8>
 800bcae:	2b60      	cmp	r3, #96	; 0x60
 800bcb0:	d85c      	bhi.n	800bd6c <TIM_SlaveTimer_SetConfig+0x10c>
 800bcb2:	2b50      	cmp	r3, #80	; 0x50
 800bcb4:	d046      	beq.n	800bd44 <TIM_SlaveTimer_SetConfig+0xe4>
 800bcb6:	2b50      	cmp	r3, #80	; 0x50
 800bcb8:	d858      	bhi.n	800bd6c <TIM_SlaveTimer_SetConfig+0x10c>
 800bcba:	2b40      	cmp	r3, #64	; 0x40
 800bcbc:	d019      	beq.n	800bcf2 <TIM_SlaveTimer_SetConfig+0x92>
 800bcbe:	2b40      	cmp	r3, #64	; 0x40
 800bcc0:	d854      	bhi.n	800bd6c <TIM_SlaveTimer_SetConfig+0x10c>
 800bcc2:	2b30      	cmp	r3, #48	; 0x30
 800bcc4:	d054      	beq.n	800bd70 <TIM_SlaveTimer_SetConfig+0x110>
 800bcc6:	2b30      	cmp	r3, #48	; 0x30
 800bcc8:	d850      	bhi.n	800bd6c <TIM_SlaveTimer_SetConfig+0x10c>
 800bcca:	2b20      	cmp	r3, #32
 800bccc:	d050      	beq.n	800bd70 <TIM_SlaveTimer_SetConfig+0x110>
 800bcce:	2b20      	cmp	r3, #32
 800bcd0:	d84c      	bhi.n	800bd6c <TIM_SlaveTimer_SetConfig+0x10c>
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d04c      	beq.n	800bd70 <TIM_SlaveTimer_SetConfig+0x110>
 800bcd6:	2b10      	cmp	r3, #16
 800bcd8:	d04a      	beq.n	800bd70 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800bcda:	e047      	b.n	800bd6c <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	6818      	ldr	r0, [r3, #0]
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	68d9      	ldr	r1, [r3, #12]
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	689a      	ldr	r2, [r3, #8]
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	691b      	ldr	r3, [r3, #16]
 800bcec:	f000 f8bd 	bl	800be6a <TIM_ETR_SetConfig>
      break;
 800bcf0:	e03f      	b.n	800bd72 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	2b05      	cmp	r3, #5
 800bcf8:	d101      	bne.n	800bcfe <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e03a      	b.n	800bd74 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	6a1b      	ldr	r3, [r3, #32]
 800bd04:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	6a1a      	ldr	r2, [r3, #32]
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f022 0201 	bic.w	r2, r2, #1
 800bd14:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	699b      	ldr	r3, [r3, #24]
 800bd1c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bd24:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	691b      	ldr	r3, [r3, #16]
 800bd2a:	011b      	lsls	r3, r3, #4
 800bd2c:	68fa      	ldr	r2, [r7, #12]
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	68fa      	ldr	r2, [r7, #12]
 800bd38:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	693a      	ldr	r2, [r7, #16]
 800bd40:	621a      	str	r2, [r3, #32]
      break;
 800bd42:	e016      	b.n	800bd72 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	6818      	ldr	r0, [r3, #0]
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	6899      	ldr	r1, [r3, #8]
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	691b      	ldr	r3, [r3, #16]
 800bd50:	461a      	mov	r2, r3
 800bd52:	f000 f813 	bl	800bd7c <TIM_TI1_ConfigInputStage>
      break;
 800bd56:	e00c      	b.n	800bd72 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6818      	ldr	r0, [r3, #0]
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	6899      	ldr	r1, [r3, #8]
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	691b      	ldr	r3, [r3, #16]
 800bd64:	461a      	mov	r2, r3
 800bd66:	f000 f837 	bl	800bdd8 <TIM_TI2_ConfigInputStage>
      break;
 800bd6a:	e002      	b.n	800bd72 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 800bd6c:	bf00      	nop
 800bd6e:	e000      	b.n	800bd72 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 800bd70:	bf00      	nop
  }
  return HAL_OK;
 800bd72:	2300      	movs	r3, #0
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3718      	adds	r7, #24
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}

0800bd7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b087      	sub	sp, #28
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	60f8      	str	r0, [r7, #12]
 800bd84:	60b9      	str	r1, [r7, #8]
 800bd86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	6a1b      	ldr	r3, [r3, #32]
 800bd8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	6a1b      	ldr	r3, [r3, #32]
 800bd92:	f023 0201 	bic.w	r2, r3, #1
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	699b      	ldr	r3, [r3, #24]
 800bd9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bda6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	011b      	lsls	r3, r3, #4
 800bdac:	693a      	ldr	r2, [r7, #16]
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bdb2:	697b      	ldr	r3, [r7, #20]
 800bdb4:	f023 030a 	bic.w	r3, r3, #10
 800bdb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bdba:	697a      	ldr	r2, [r7, #20]
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	4313      	orrs	r3, r2
 800bdc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	693a      	ldr	r2, [r7, #16]
 800bdc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	697a      	ldr	r2, [r7, #20]
 800bdcc:	621a      	str	r2, [r3, #32]
}
 800bdce:	bf00      	nop
 800bdd0:	371c      	adds	r7, #28
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bc80      	pop	{r7}
 800bdd6:	4770      	bx	lr

0800bdd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b087      	sub	sp, #28
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	60f8      	str	r0, [r7, #12]
 800bde0:	60b9      	str	r1, [r7, #8]
 800bde2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6a1b      	ldr	r3, [r3, #32]
 800bde8:	f023 0210 	bic.w	r2, r3, #16
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	699b      	ldr	r3, [r3, #24]
 800bdf4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	6a1b      	ldr	r3, [r3, #32]
 800bdfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bdfc:	697b      	ldr	r3, [r7, #20]
 800bdfe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800be02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	031b      	lsls	r3, r3, #12
 800be08:	697a      	ldr	r2, [r7, #20]
 800be0a:	4313      	orrs	r3, r2
 800be0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800be14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	011b      	lsls	r3, r3, #4
 800be1a:	693a      	ldr	r2, [r7, #16]
 800be1c:	4313      	orrs	r3, r2
 800be1e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	697a      	ldr	r2, [r7, #20]
 800be24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	693a      	ldr	r2, [r7, #16]
 800be2a:	621a      	str	r2, [r3, #32]
}
 800be2c:	bf00      	nop
 800be2e:	371c      	adds	r7, #28
 800be30:	46bd      	mov	sp, r7
 800be32:	bc80      	pop	{r7}
 800be34:	4770      	bx	lr

0800be36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800be36:	b480      	push	{r7}
 800be38:	b085      	sub	sp, #20
 800be3a:	af00      	add	r7, sp, #0
 800be3c:	6078      	str	r0, [r7, #4]
 800be3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	689b      	ldr	r3, [r3, #8]
 800be44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800be4e:	683a      	ldr	r2, [r7, #0]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	4313      	orrs	r3, r2
 800be54:	f043 0307 	orr.w	r3, r3, #7
 800be58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	68fa      	ldr	r2, [r7, #12]
 800be5e:	609a      	str	r2, [r3, #8]
}
 800be60:	bf00      	nop
 800be62:	3714      	adds	r7, #20
 800be64:	46bd      	mov	sp, r7
 800be66:	bc80      	pop	{r7}
 800be68:	4770      	bx	lr

0800be6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800be6a:	b480      	push	{r7}
 800be6c:	b087      	sub	sp, #28
 800be6e:	af00      	add	r7, sp, #0
 800be70:	60f8      	str	r0, [r7, #12]
 800be72:	60b9      	str	r1, [r7, #8]
 800be74:	607a      	str	r2, [r7, #4]
 800be76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	689b      	ldr	r3, [r3, #8]
 800be7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800be84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	021a      	lsls	r2, r3, #8
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	431a      	orrs	r2, r3
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	4313      	orrs	r3, r2
 800be92:	697a      	ldr	r2, [r7, #20]
 800be94:	4313      	orrs	r3, r2
 800be96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	697a      	ldr	r2, [r7, #20]
 800be9c:	609a      	str	r2, [r3, #8]
}
 800be9e:	bf00      	nop
 800bea0:	371c      	adds	r7, #28
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bc80      	pop	{r7}
 800bea6:	4770      	bx	lr

0800bea8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b087      	sub	sp, #28
 800beac:	af00      	add	r7, sp, #0
 800beae:	60f8      	str	r0, [r7, #12]
 800beb0:	60b9      	str	r1, [r7, #8]
 800beb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	f003 031f 	and.w	r3, r3, #31
 800beba:	2201      	movs	r2, #1
 800bebc:	fa02 f303 	lsl.w	r3, r2, r3
 800bec0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	6a1a      	ldr	r2, [r3, #32]
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	43db      	mvns	r3, r3
 800beca:	401a      	ands	r2, r3
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	6a1a      	ldr	r2, [r3, #32]
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	f003 031f 	and.w	r3, r3, #31
 800beda:	6879      	ldr	r1, [r7, #4]
 800bedc:	fa01 f303 	lsl.w	r3, r1, r3
 800bee0:	431a      	orrs	r2, r3
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	621a      	str	r2, [r3, #32]
}
 800bee6:	bf00      	nop
 800bee8:	371c      	adds	r7, #28
 800beea:	46bd      	mov	sp, r7
 800beec:	bc80      	pop	{r7}
 800beee:	4770      	bx	lr

0800bef0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b085      	sub	sp, #20
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	d101      	bne.n	800bf08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bf04:	2302      	movs	r3, #2
 800bf06:	e046      	b.n	800bf96 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2201      	movs	r2, #1
 800bf0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2202      	movs	r2, #2
 800bf14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	685b      	ldr	r3, [r3, #4]
 800bf1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	689b      	ldr	r3, [r3, #8]
 800bf26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	4313      	orrs	r3, r2
 800bf38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	68fa      	ldr	r2, [r7, #12]
 800bf40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4a16      	ldr	r2, [pc, #88]	; (800bfa0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	d00e      	beq.n	800bf6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf54:	d009      	beq.n	800bf6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	4a12      	ldr	r2, [pc, #72]	; (800bfa4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d004      	beq.n	800bf6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	4a10      	ldr	r2, [pc, #64]	; (800bfa8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d10c      	bne.n	800bf84 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	685b      	ldr	r3, [r3, #4]
 800bf76:	68ba      	ldr	r2, [r7, #8]
 800bf78:	4313      	orrs	r3, r2
 800bf7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	68ba      	ldr	r2, [r7, #8]
 800bf82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2201      	movs	r2, #1
 800bf88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bf94:	2300      	movs	r3, #0
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	3714      	adds	r7, #20
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bc80      	pop	{r7}
 800bf9e:	4770      	bx	lr
 800bfa0:	40012c00 	.word	0x40012c00
 800bfa4:	40000400 	.word	0x40000400
 800bfa8:	40000800 	.word	0x40000800

0800bfac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bfac:	b480      	push	{r7}
 800bfae:	b085      	sub	sp, #20
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
 800bfb4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d101      	bne.n	800bfc8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bfc4:	2302      	movs	r3, #2
 800bfc6:	e03d      	b.n	800c044 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2201      	movs	r2, #1
 800bfcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800bfd6:	683b      	ldr	r3, [r7, #0]
 800bfd8:	68db      	ldr	r3, [r3, #12]
 800bfda:	4313      	orrs	r3, r2
 800bfdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	689b      	ldr	r3, [r3, #8]
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	685b      	ldr	r3, [r3, #4]
 800bff6:	4313      	orrs	r3, r2
 800bff8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	4313      	orrs	r3, r2
 800c006:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	691b      	ldr	r3, [r3, #16]
 800c012:	4313      	orrs	r3, r2
 800c014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	695b      	ldr	r3, [r3, #20]
 800c020:	4313      	orrs	r3, r2
 800c022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	69db      	ldr	r3, [r3, #28]
 800c02e:	4313      	orrs	r3, r2
 800c030:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	68fa      	ldr	r2, [r7, #12]
 800c038:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2200      	movs	r2, #0
 800c03e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c042:	2300      	movs	r3, #0
}
 800c044:	4618      	mov	r0, r3
 800c046:	3714      	adds	r7, #20
 800c048:	46bd      	mov	sp, r7
 800c04a:	bc80      	pop	{r7}
 800c04c:	4770      	bx	lr

0800c04e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c04e:	b580      	push	{r7, lr}
 800c050:	b082      	sub	sp, #8
 800c052:	af00      	add	r7, sp, #0
 800c054:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d101      	bne.n	800c060 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c05c:	2301      	movs	r3, #1
 800c05e:	e03f      	b.n	800c0e0 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c066:	b2db      	uxtb	r3, r3
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d106      	bne.n	800c07a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2200      	movs	r2, #0
 800c070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f7f7 f9dd 	bl	8003434 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2224      	movs	r2, #36	; 0x24
 800c07e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	68da      	ldr	r2, [r3, #12]
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c090:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c092:	6878      	ldr	r0, [r7, #4]
 800c094:	f000 f904 	bl	800c2a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	691a      	ldr	r2, [r3, #16]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c0a6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	695a      	ldr	r2, [r3, #20]
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c0b6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	68da      	ldr	r2, [r3, #12]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c0c6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2220      	movs	r2, #32
 800c0d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2220      	movs	r2, #32
 800c0da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c0de:	2300      	movs	r3, #0
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3708      	adds	r7, #8
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b08a      	sub	sp, #40	; 0x28
 800c0ec:	af02      	add	r7, sp, #8
 800c0ee:	60f8      	str	r0, [r7, #12]
 800c0f0:	60b9      	str	r1, [r7, #8]
 800c0f2:	603b      	str	r3, [r7, #0]
 800c0f4:	4613      	mov	r3, r2
 800c0f6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c102:	b2db      	uxtb	r3, r3
 800c104:	2b20      	cmp	r3, #32
 800c106:	d17c      	bne.n	800c202 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d002      	beq.n	800c114 <HAL_UART_Transmit+0x2c>
 800c10e:	88fb      	ldrh	r3, [r7, #6]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d101      	bne.n	800c118 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800c114:	2301      	movs	r3, #1
 800c116:	e075      	b.n	800c204 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d101      	bne.n	800c126 <HAL_UART_Transmit+0x3e>
 800c122:	2302      	movs	r3, #2
 800c124:	e06e      	b.n	800c204 <HAL_UART_Transmit+0x11c>
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2201      	movs	r2, #1
 800c12a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2200      	movs	r2, #0
 800c132:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	2221      	movs	r2, #33	; 0x21
 800c138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c13c:	f7fb fd66 	bl	8007c0c <HAL_GetTick>
 800c140:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	88fa      	ldrh	r2, [r7, #6]
 800c146:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	88fa      	ldrh	r2, [r7, #6]
 800c14c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	689b      	ldr	r3, [r3, #8]
 800c152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c156:	d108      	bne.n	800c16a <HAL_UART_Transmit+0x82>
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	691b      	ldr	r3, [r3, #16]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d104      	bne.n	800c16a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800c160:	2300      	movs	r3, #0
 800c162:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	61bb      	str	r3, [r7, #24]
 800c168:	e003      	b.n	800c172 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c16e:	2300      	movs	r3, #0
 800c170:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	2200      	movs	r2, #0
 800c176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800c17a:	e02a      	b.n	800c1d2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	9300      	str	r3, [sp, #0]
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	2200      	movs	r2, #0
 800c184:	2180      	movs	r1, #128	; 0x80
 800c186:	68f8      	ldr	r0, [r7, #12]
 800c188:	f000 f840 	bl	800c20c <UART_WaitOnFlagUntilTimeout>
 800c18c:	4603      	mov	r3, r0
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d001      	beq.n	800c196 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800c192:	2303      	movs	r3, #3
 800c194:	e036      	b.n	800c204 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800c196:	69fb      	ldr	r3, [r7, #28]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d10b      	bne.n	800c1b4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c19c:	69bb      	ldr	r3, [r7, #24]
 800c19e:	881b      	ldrh	r3, [r3, #0]
 800c1a0:	461a      	mov	r2, r3
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c1aa:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800c1ac:	69bb      	ldr	r3, [r7, #24]
 800c1ae:	3302      	adds	r3, #2
 800c1b0:	61bb      	str	r3, [r7, #24]
 800c1b2:	e007      	b.n	800c1c4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800c1b4:	69fb      	ldr	r3, [r7, #28]
 800c1b6:	781a      	ldrb	r2, [r3, #0]
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800c1be:	69fb      	ldr	r3, [r7, #28]
 800c1c0:	3301      	adds	r3, #1
 800c1c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	3b01      	subs	r3, #1
 800c1cc:	b29a      	uxth	r2, r3
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c1d6:	b29b      	uxth	r3, r3
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d1cf      	bne.n	800c17c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	9300      	str	r3, [sp, #0]
 800c1e0:	697b      	ldr	r3, [r7, #20]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	2140      	movs	r1, #64	; 0x40
 800c1e6:	68f8      	ldr	r0, [r7, #12]
 800c1e8:	f000 f810 	bl	800c20c <UART_WaitOnFlagUntilTimeout>
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d001      	beq.n	800c1f6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800c1f2:	2303      	movs	r3, #3
 800c1f4:	e006      	b.n	800c204 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	2220      	movs	r2, #32
 800c1fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800c1fe:	2300      	movs	r3, #0
 800c200:	e000      	b.n	800c204 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800c202:	2302      	movs	r3, #2
  }
}
 800c204:	4618      	mov	r0, r3
 800c206:	3720      	adds	r7, #32
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	60f8      	str	r0, [r7, #12]
 800c214:	60b9      	str	r1, [r7, #8]
 800c216:	603b      	str	r3, [r7, #0]
 800c218:	4613      	mov	r3, r2
 800c21a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c21c:	e02c      	b.n	800c278 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c21e:	69bb      	ldr	r3, [r7, #24]
 800c220:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c224:	d028      	beq.n	800c278 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c226:	69bb      	ldr	r3, [r7, #24]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d007      	beq.n	800c23c <UART_WaitOnFlagUntilTimeout+0x30>
 800c22c:	f7fb fcee 	bl	8007c0c <HAL_GetTick>
 800c230:	4602      	mov	r2, r0
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	1ad3      	subs	r3, r2, r3
 800c236:	69ba      	ldr	r2, [r7, #24]
 800c238:	429a      	cmp	r2, r3
 800c23a:	d21d      	bcs.n	800c278 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	68da      	ldr	r2, [r3, #12]
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c24a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	695a      	ldr	r2, [r3, #20]
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f022 0201 	bic.w	r2, r2, #1
 800c25a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	2220      	movs	r2, #32
 800c260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2220      	movs	r2, #32
 800c268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2200      	movs	r2, #0
 800c270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800c274:	2303      	movs	r3, #3
 800c276:	e00f      	b.n	800c298 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	681a      	ldr	r2, [r3, #0]
 800c27e:	68bb      	ldr	r3, [r7, #8]
 800c280:	4013      	ands	r3, r2
 800c282:	68ba      	ldr	r2, [r7, #8]
 800c284:	429a      	cmp	r2, r3
 800c286:	bf0c      	ite	eq
 800c288:	2301      	moveq	r3, #1
 800c28a:	2300      	movne	r3, #0
 800c28c:	b2db      	uxtb	r3, r3
 800c28e:	461a      	mov	r2, r3
 800c290:	79fb      	ldrb	r3, [r7, #7]
 800c292:	429a      	cmp	r2, r3
 800c294:	d0c3      	beq.n	800c21e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c296:	2300      	movs	r3, #0
}
 800c298:	4618      	mov	r0, r3
 800c29a:	3710      	adds	r7, #16
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}

0800c2a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b084      	sub	sp, #16
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	691b      	ldr	r3, [r3, #16]
 800c2ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	68da      	ldr	r2, [r3, #12]
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	430a      	orrs	r2, r1
 800c2bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	689a      	ldr	r2, [r3, #8]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	691b      	ldr	r3, [r3, #16]
 800c2c6:	431a      	orrs	r2, r3
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	695b      	ldr	r3, [r3, #20]
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800c2da:	f023 030c 	bic.w	r3, r3, #12
 800c2de:	687a      	ldr	r2, [r7, #4]
 800c2e0:	6812      	ldr	r2, [r2, #0]
 800c2e2:	68b9      	ldr	r1, [r7, #8]
 800c2e4:	430b      	orrs	r3, r1
 800c2e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	695b      	ldr	r3, [r3, #20]
 800c2ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	699a      	ldr	r2, [r3, #24]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	430a      	orrs	r2, r1
 800c2fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	4a2c      	ldr	r2, [pc, #176]	; (800c3b4 <UART_SetConfig+0x114>)
 800c304:	4293      	cmp	r3, r2
 800c306:	d103      	bne.n	800c310 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800c308:	f7fd fda0 	bl	8009e4c <HAL_RCC_GetPCLK2Freq>
 800c30c:	60f8      	str	r0, [r7, #12]
 800c30e:	e002      	b.n	800c316 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800c310:	f7fd fd88 	bl	8009e24 <HAL_RCC_GetPCLK1Freq>
 800c314:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c316:	68fa      	ldr	r2, [r7, #12]
 800c318:	4613      	mov	r3, r2
 800c31a:	009b      	lsls	r3, r3, #2
 800c31c:	4413      	add	r3, r2
 800c31e:	009a      	lsls	r2, r3, #2
 800c320:	441a      	add	r2, r3
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	fbb2 f3f3 	udiv	r3, r2, r3
 800c32c:	4a22      	ldr	r2, [pc, #136]	; (800c3b8 <UART_SetConfig+0x118>)
 800c32e:	fba2 2303 	umull	r2, r3, r2, r3
 800c332:	095b      	lsrs	r3, r3, #5
 800c334:	0119      	lsls	r1, r3, #4
 800c336:	68fa      	ldr	r2, [r7, #12]
 800c338:	4613      	mov	r3, r2
 800c33a:	009b      	lsls	r3, r3, #2
 800c33c:	4413      	add	r3, r2
 800c33e:	009a      	lsls	r2, r3, #2
 800c340:	441a      	add	r2, r3
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	685b      	ldr	r3, [r3, #4]
 800c346:	009b      	lsls	r3, r3, #2
 800c348:	fbb2 f2f3 	udiv	r2, r2, r3
 800c34c:	4b1a      	ldr	r3, [pc, #104]	; (800c3b8 <UART_SetConfig+0x118>)
 800c34e:	fba3 0302 	umull	r0, r3, r3, r2
 800c352:	095b      	lsrs	r3, r3, #5
 800c354:	2064      	movs	r0, #100	; 0x64
 800c356:	fb00 f303 	mul.w	r3, r0, r3
 800c35a:	1ad3      	subs	r3, r2, r3
 800c35c:	011b      	lsls	r3, r3, #4
 800c35e:	3332      	adds	r3, #50	; 0x32
 800c360:	4a15      	ldr	r2, [pc, #84]	; (800c3b8 <UART_SetConfig+0x118>)
 800c362:	fba2 2303 	umull	r2, r3, r2, r3
 800c366:	095b      	lsrs	r3, r3, #5
 800c368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c36c:	4419      	add	r1, r3
 800c36e:	68fa      	ldr	r2, [r7, #12]
 800c370:	4613      	mov	r3, r2
 800c372:	009b      	lsls	r3, r3, #2
 800c374:	4413      	add	r3, r2
 800c376:	009a      	lsls	r2, r3, #2
 800c378:	441a      	add	r2, r3
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	685b      	ldr	r3, [r3, #4]
 800c37e:	009b      	lsls	r3, r3, #2
 800c380:	fbb2 f2f3 	udiv	r2, r2, r3
 800c384:	4b0c      	ldr	r3, [pc, #48]	; (800c3b8 <UART_SetConfig+0x118>)
 800c386:	fba3 0302 	umull	r0, r3, r3, r2
 800c38a:	095b      	lsrs	r3, r3, #5
 800c38c:	2064      	movs	r0, #100	; 0x64
 800c38e:	fb00 f303 	mul.w	r3, r0, r3
 800c392:	1ad3      	subs	r3, r2, r3
 800c394:	011b      	lsls	r3, r3, #4
 800c396:	3332      	adds	r3, #50	; 0x32
 800c398:	4a07      	ldr	r2, [pc, #28]	; (800c3b8 <UART_SetConfig+0x118>)
 800c39a:	fba2 2303 	umull	r2, r3, r2, r3
 800c39e:	095b      	lsrs	r3, r3, #5
 800c3a0:	f003 020f 	and.w	r2, r3, #15
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	440a      	add	r2, r1
 800c3aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800c3ac:	bf00      	nop
 800c3ae:	3710      	adds	r7, #16
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}
 800c3b4:	40013800 	.word	0x40013800
 800c3b8:	51eb851f 	.word	0x51eb851f

0800c3bc <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b082      	sub	sp, #8
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d101      	bne.n	800c3ce <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	e016      	b.n	800c3fc <HAL_WWDG_Init+0x40>

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 800c3ce:	6878      	ldr	r0, [r7, #4]
 800c3d0:	f7f7 f95c 	bl	800368c <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	68da      	ldr	r2, [r3, #12]
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c3e0:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	691a      	ldr	r2, [r3, #16]
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	685b      	ldr	r3, [r3, #4]
 800c3ea:	ea42 0103 	orr.w	r1, r2, r3
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	689a      	ldr	r2, [r3, #8]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	430a      	orrs	r2, r1
 800c3f8:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800c3fa:	2300      	movs	r3, #0
}
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	3708      	adds	r7, #8
 800c400:	46bd      	mov	sp, r7
 800c402:	bd80      	pop	{r7, pc}

0800c404 <atoi>:
 800c404:	220a      	movs	r2, #10
 800c406:	2100      	movs	r1, #0
 800c408:	f000 be96 	b.w	800d138 <strtol>

0800c40c <__errno>:
 800c40c:	4b01      	ldr	r3, [pc, #4]	; (800c414 <__errno+0x8>)
 800c40e:	6818      	ldr	r0, [r3, #0]
 800c410:	4770      	bx	lr
 800c412:	bf00      	nop
 800c414:	20000024 	.word	0x20000024

0800c418 <__libc_init_array>:
 800c418:	b570      	push	{r4, r5, r6, lr}
 800c41a:	2600      	movs	r6, #0
 800c41c:	4d0c      	ldr	r5, [pc, #48]	; (800c450 <__libc_init_array+0x38>)
 800c41e:	4c0d      	ldr	r4, [pc, #52]	; (800c454 <__libc_init_array+0x3c>)
 800c420:	1b64      	subs	r4, r4, r5
 800c422:	10a4      	asrs	r4, r4, #2
 800c424:	42a6      	cmp	r6, r4
 800c426:	d109      	bne.n	800c43c <__libc_init_array+0x24>
 800c428:	f003 fecc 	bl	80101c4 <_init>
 800c42c:	2600      	movs	r6, #0
 800c42e:	4d0a      	ldr	r5, [pc, #40]	; (800c458 <__libc_init_array+0x40>)
 800c430:	4c0a      	ldr	r4, [pc, #40]	; (800c45c <__libc_init_array+0x44>)
 800c432:	1b64      	subs	r4, r4, r5
 800c434:	10a4      	asrs	r4, r4, #2
 800c436:	42a6      	cmp	r6, r4
 800c438:	d105      	bne.n	800c446 <__libc_init_array+0x2e>
 800c43a:	bd70      	pop	{r4, r5, r6, pc}
 800c43c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c440:	4798      	blx	r3
 800c442:	3601      	adds	r6, #1
 800c444:	e7ee      	b.n	800c424 <__libc_init_array+0xc>
 800c446:	f855 3b04 	ldr.w	r3, [r5], #4
 800c44a:	4798      	blx	r3
 800c44c:	3601      	adds	r6, #1
 800c44e:	e7f2      	b.n	800c436 <__libc_init_array+0x1e>
 800c450:	08011c90 	.word	0x08011c90
 800c454:	08011c90 	.word	0x08011c90
 800c458:	08011c90 	.word	0x08011c90
 800c45c:	08011c94 	.word	0x08011c94

0800c460 <malloc>:
 800c460:	4b02      	ldr	r3, [pc, #8]	; (800c46c <malloc+0xc>)
 800c462:	4601      	mov	r1, r0
 800c464:	6818      	ldr	r0, [r3, #0]
 800c466:	f000 b889 	b.w	800c57c <_malloc_r>
 800c46a:	bf00      	nop
 800c46c:	20000024 	.word	0x20000024

0800c470 <free>:
 800c470:	4b02      	ldr	r3, [pc, #8]	; (800c47c <free+0xc>)
 800c472:	4601      	mov	r1, r0
 800c474:	6818      	ldr	r0, [r3, #0]
 800c476:	f000 b819 	b.w	800c4ac <_free_r>
 800c47a:	bf00      	nop
 800c47c:	20000024 	.word	0x20000024

0800c480 <memcpy>:
 800c480:	440a      	add	r2, r1
 800c482:	4291      	cmp	r1, r2
 800c484:	f100 33ff 	add.w	r3, r0, #4294967295
 800c488:	d100      	bne.n	800c48c <memcpy+0xc>
 800c48a:	4770      	bx	lr
 800c48c:	b510      	push	{r4, lr}
 800c48e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c492:	4291      	cmp	r1, r2
 800c494:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c498:	d1f9      	bne.n	800c48e <memcpy+0xe>
 800c49a:	bd10      	pop	{r4, pc}

0800c49c <memset>:
 800c49c:	4603      	mov	r3, r0
 800c49e:	4402      	add	r2, r0
 800c4a0:	4293      	cmp	r3, r2
 800c4a2:	d100      	bne.n	800c4a6 <memset+0xa>
 800c4a4:	4770      	bx	lr
 800c4a6:	f803 1b01 	strb.w	r1, [r3], #1
 800c4aa:	e7f9      	b.n	800c4a0 <memset+0x4>

0800c4ac <_free_r>:
 800c4ac:	b538      	push	{r3, r4, r5, lr}
 800c4ae:	4605      	mov	r5, r0
 800c4b0:	2900      	cmp	r1, #0
 800c4b2:	d040      	beq.n	800c536 <_free_r+0x8a>
 800c4b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4b8:	1f0c      	subs	r4, r1, #4
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	bfb8      	it	lt
 800c4be:	18e4      	addlt	r4, r4, r3
 800c4c0:	f001 fcd2 	bl	800de68 <__malloc_lock>
 800c4c4:	4a1c      	ldr	r2, [pc, #112]	; (800c538 <_free_r+0x8c>)
 800c4c6:	6813      	ldr	r3, [r2, #0]
 800c4c8:	b933      	cbnz	r3, 800c4d8 <_free_r+0x2c>
 800c4ca:	6063      	str	r3, [r4, #4]
 800c4cc:	6014      	str	r4, [r2, #0]
 800c4ce:	4628      	mov	r0, r5
 800c4d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4d4:	f001 bcce 	b.w	800de74 <__malloc_unlock>
 800c4d8:	42a3      	cmp	r3, r4
 800c4da:	d908      	bls.n	800c4ee <_free_r+0x42>
 800c4dc:	6820      	ldr	r0, [r4, #0]
 800c4de:	1821      	adds	r1, r4, r0
 800c4e0:	428b      	cmp	r3, r1
 800c4e2:	bf01      	itttt	eq
 800c4e4:	6819      	ldreq	r1, [r3, #0]
 800c4e6:	685b      	ldreq	r3, [r3, #4]
 800c4e8:	1809      	addeq	r1, r1, r0
 800c4ea:	6021      	streq	r1, [r4, #0]
 800c4ec:	e7ed      	b.n	800c4ca <_free_r+0x1e>
 800c4ee:	461a      	mov	r2, r3
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	b10b      	cbz	r3, 800c4f8 <_free_r+0x4c>
 800c4f4:	42a3      	cmp	r3, r4
 800c4f6:	d9fa      	bls.n	800c4ee <_free_r+0x42>
 800c4f8:	6811      	ldr	r1, [r2, #0]
 800c4fa:	1850      	adds	r0, r2, r1
 800c4fc:	42a0      	cmp	r0, r4
 800c4fe:	d10b      	bne.n	800c518 <_free_r+0x6c>
 800c500:	6820      	ldr	r0, [r4, #0]
 800c502:	4401      	add	r1, r0
 800c504:	1850      	adds	r0, r2, r1
 800c506:	4283      	cmp	r3, r0
 800c508:	6011      	str	r1, [r2, #0]
 800c50a:	d1e0      	bne.n	800c4ce <_free_r+0x22>
 800c50c:	6818      	ldr	r0, [r3, #0]
 800c50e:	685b      	ldr	r3, [r3, #4]
 800c510:	4401      	add	r1, r0
 800c512:	6011      	str	r1, [r2, #0]
 800c514:	6053      	str	r3, [r2, #4]
 800c516:	e7da      	b.n	800c4ce <_free_r+0x22>
 800c518:	d902      	bls.n	800c520 <_free_r+0x74>
 800c51a:	230c      	movs	r3, #12
 800c51c:	602b      	str	r3, [r5, #0]
 800c51e:	e7d6      	b.n	800c4ce <_free_r+0x22>
 800c520:	6820      	ldr	r0, [r4, #0]
 800c522:	1821      	adds	r1, r4, r0
 800c524:	428b      	cmp	r3, r1
 800c526:	bf01      	itttt	eq
 800c528:	6819      	ldreq	r1, [r3, #0]
 800c52a:	685b      	ldreq	r3, [r3, #4]
 800c52c:	1809      	addeq	r1, r1, r0
 800c52e:	6021      	streq	r1, [r4, #0]
 800c530:	6063      	str	r3, [r4, #4]
 800c532:	6054      	str	r4, [r2, #4]
 800c534:	e7cb      	b.n	800c4ce <_free_r+0x22>
 800c536:	bd38      	pop	{r3, r4, r5, pc}
 800c538:	20001d38 	.word	0x20001d38

0800c53c <sbrk_aligned>:
 800c53c:	b570      	push	{r4, r5, r6, lr}
 800c53e:	4e0e      	ldr	r6, [pc, #56]	; (800c578 <sbrk_aligned+0x3c>)
 800c540:	460c      	mov	r4, r1
 800c542:	6831      	ldr	r1, [r6, #0]
 800c544:	4605      	mov	r5, r0
 800c546:	b911      	cbnz	r1, 800c54e <sbrk_aligned+0x12>
 800c548:	f000 fcec 	bl	800cf24 <_sbrk_r>
 800c54c:	6030      	str	r0, [r6, #0]
 800c54e:	4621      	mov	r1, r4
 800c550:	4628      	mov	r0, r5
 800c552:	f000 fce7 	bl	800cf24 <_sbrk_r>
 800c556:	1c43      	adds	r3, r0, #1
 800c558:	d00a      	beq.n	800c570 <sbrk_aligned+0x34>
 800c55a:	1cc4      	adds	r4, r0, #3
 800c55c:	f024 0403 	bic.w	r4, r4, #3
 800c560:	42a0      	cmp	r0, r4
 800c562:	d007      	beq.n	800c574 <sbrk_aligned+0x38>
 800c564:	1a21      	subs	r1, r4, r0
 800c566:	4628      	mov	r0, r5
 800c568:	f000 fcdc 	bl	800cf24 <_sbrk_r>
 800c56c:	3001      	adds	r0, #1
 800c56e:	d101      	bne.n	800c574 <sbrk_aligned+0x38>
 800c570:	f04f 34ff 	mov.w	r4, #4294967295
 800c574:	4620      	mov	r0, r4
 800c576:	bd70      	pop	{r4, r5, r6, pc}
 800c578:	20001d3c 	.word	0x20001d3c

0800c57c <_malloc_r>:
 800c57c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c580:	1ccd      	adds	r5, r1, #3
 800c582:	f025 0503 	bic.w	r5, r5, #3
 800c586:	3508      	adds	r5, #8
 800c588:	2d0c      	cmp	r5, #12
 800c58a:	bf38      	it	cc
 800c58c:	250c      	movcc	r5, #12
 800c58e:	2d00      	cmp	r5, #0
 800c590:	4607      	mov	r7, r0
 800c592:	db01      	blt.n	800c598 <_malloc_r+0x1c>
 800c594:	42a9      	cmp	r1, r5
 800c596:	d905      	bls.n	800c5a4 <_malloc_r+0x28>
 800c598:	230c      	movs	r3, #12
 800c59a:	2600      	movs	r6, #0
 800c59c:	603b      	str	r3, [r7, #0]
 800c59e:	4630      	mov	r0, r6
 800c5a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5a4:	4e2e      	ldr	r6, [pc, #184]	; (800c660 <_malloc_r+0xe4>)
 800c5a6:	f001 fc5f 	bl	800de68 <__malloc_lock>
 800c5aa:	6833      	ldr	r3, [r6, #0]
 800c5ac:	461c      	mov	r4, r3
 800c5ae:	bb34      	cbnz	r4, 800c5fe <_malloc_r+0x82>
 800c5b0:	4629      	mov	r1, r5
 800c5b2:	4638      	mov	r0, r7
 800c5b4:	f7ff ffc2 	bl	800c53c <sbrk_aligned>
 800c5b8:	1c43      	adds	r3, r0, #1
 800c5ba:	4604      	mov	r4, r0
 800c5bc:	d14d      	bne.n	800c65a <_malloc_r+0xde>
 800c5be:	6834      	ldr	r4, [r6, #0]
 800c5c0:	4626      	mov	r6, r4
 800c5c2:	2e00      	cmp	r6, #0
 800c5c4:	d140      	bne.n	800c648 <_malloc_r+0xcc>
 800c5c6:	6823      	ldr	r3, [r4, #0]
 800c5c8:	4631      	mov	r1, r6
 800c5ca:	4638      	mov	r0, r7
 800c5cc:	eb04 0803 	add.w	r8, r4, r3
 800c5d0:	f000 fca8 	bl	800cf24 <_sbrk_r>
 800c5d4:	4580      	cmp	r8, r0
 800c5d6:	d13a      	bne.n	800c64e <_malloc_r+0xd2>
 800c5d8:	6821      	ldr	r1, [r4, #0]
 800c5da:	3503      	adds	r5, #3
 800c5dc:	1a6d      	subs	r5, r5, r1
 800c5de:	f025 0503 	bic.w	r5, r5, #3
 800c5e2:	3508      	adds	r5, #8
 800c5e4:	2d0c      	cmp	r5, #12
 800c5e6:	bf38      	it	cc
 800c5e8:	250c      	movcc	r5, #12
 800c5ea:	4638      	mov	r0, r7
 800c5ec:	4629      	mov	r1, r5
 800c5ee:	f7ff ffa5 	bl	800c53c <sbrk_aligned>
 800c5f2:	3001      	adds	r0, #1
 800c5f4:	d02b      	beq.n	800c64e <_malloc_r+0xd2>
 800c5f6:	6823      	ldr	r3, [r4, #0]
 800c5f8:	442b      	add	r3, r5
 800c5fa:	6023      	str	r3, [r4, #0]
 800c5fc:	e00e      	b.n	800c61c <_malloc_r+0xa0>
 800c5fe:	6822      	ldr	r2, [r4, #0]
 800c600:	1b52      	subs	r2, r2, r5
 800c602:	d41e      	bmi.n	800c642 <_malloc_r+0xc6>
 800c604:	2a0b      	cmp	r2, #11
 800c606:	d916      	bls.n	800c636 <_malloc_r+0xba>
 800c608:	1961      	adds	r1, r4, r5
 800c60a:	42a3      	cmp	r3, r4
 800c60c:	6025      	str	r5, [r4, #0]
 800c60e:	bf18      	it	ne
 800c610:	6059      	strne	r1, [r3, #4]
 800c612:	6863      	ldr	r3, [r4, #4]
 800c614:	bf08      	it	eq
 800c616:	6031      	streq	r1, [r6, #0]
 800c618:	5162      	str	r2, [r4, r5]
 800c61a:	604b      	str	r3, [r1, #4]
 800c61c:	4638      	mov	r0, r7
 800c61e:	f104 060b 	add.w	r6, r4, #11
 800c622:	f001 fc27 	bl	800de74 <__malloc_unlock>
 800c626:	f026 0607 	bic.w	r6, r6, #7
 800c62a:	1d23      	adds	r3, r4, #4
 800c62c:	1af2      	subs	r2, r6, r3
 800c62e:	d0b6      	beq.n	800c59e <_malloc_r+0x22>
 800c630:	1b9b      	subs	r3, r3, r6
 800c632:	50a3      	str	r3, [r4, r2]
 800c634:	e7b3      	b.n	800c59e <_malloc_r+0x22>
 800c636:	6862      	ldr	r2, [r4, #4]
 800c638:	42a3      	cmp	r3, r4
 800c63a:	bf0c      	ite	eq
 800c63c:	6032      	streq	r2, [r6, #0]
 800c63e:	605a      	strne	r2, [r3, #4]
 800c640:	e7ec      	b.n	800c61c <_malloc_r+0xa0>
 800c642:	4623      	mov	r3, r4
 800c644:	6864      	ldr	r4, [r4, #4]
 800c646:	e7b2      	b.n	800c5ae <_malloc_r+0x32>
 800c648:	4634      	mov	r4, r6
 800c64a:	6876      	ldr	r6, [r6, #4]
 800c64c:	e7b9      	b.n	800c5c2 <_malloc_r+0x46>
 800c64e:	230c      	movs	r3, #12
 800c650:	4638      	mov	r0, r7
 800c652:	603b      	str	r3, [r7, #0]
 800c654:	f001 fc0e 	bl	800de74 <__malloc_unlock>
 800c658:	e7a1      	b.n	800c59e <_malloc_r+0x22>
 800c65a:	6025      	str	r5, [r4, #0]
 800c65c:	e7de      	b.n	800c61c <_malloc_r+0xa0>
 800c65e:	bf00      	nop
 800c660:	20001d38 	.word	0x20001d38

0800c664 <__cvt>:
 800c664:	2b00      	cmp	r3, #0
 800c666:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c66a:	461f      	mov	r7, r3
 800c66c:	bfbb      	ittet	lt
 800c66e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800c672:	461f      	movlt	r7, r3
 800c674:	2300      	movge	r3, #0
 800c676:	232d      	movlt	r3, #45	; 0x2d
 800c678:	b088      	sub	sp, #32
 800c67a:	4614      	mov	r4, r2
 800c67c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c67e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c680:	7013      	strb	r3, [r2, #0]
 800c682:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c684:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800c688:	f023 0820 	bic.w	r8, r3, #32
 800c68c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c690:	d005      	beq.n	800c69e <__cvt+0x3a>
 800c692:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c696:	d100      	bne.n	800c69a <__cvt+0x36>
 800c698:	3501      	adds	r5, #1
 800c69a:	2302      	movs	r3, #2
 800c69c:	e000      	b.n	800c6a0 <__cvt+0x3c>
 800c69e:	2303      	movs	r3, #3
 800c6a0:	aa07      	add	r2, sp, #28
 800c6a2:	9204      	str	r2, [sp, #16]
 800c6a4:	aa06      	add	r2, sp, #24
 800c6a6:	e9cd a202 	strd	sl, r2, [sp, #8]
 800c6aa:	e9cd 3500 	strd	r3, r5, [sp]
 800c6ae:	4622      	mov	r2, r4
 800c6b0:	463b      	mov	r3, r7
 800c6b2:	f000 fdd9 	bl	800d268 <_dtoa_r>
 800c6b6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c6ba:	4606      	mov	r6, r0
 800c6bc:	d102      	bne.n	800c6c4 <__cvt+0x60>
 800c6be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6c0:	07db      	lsls	r3, r3, #31
 800c6c2:	d522      	bpl.n	800c70a <__cvt+0xa6>
 800c6c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c6c8:	eb06 0905 	add.w	r9, r6, r5
 800c6cc:	d110      	bne.n	800c6f0 <__cvt+0x8c>
 800c6ce:	7833      	ldrb	r3, [r6, #0]
 800c6d0:	2b30      	cmp	r3, #48	; 0x30
 800c6d2:	d10a      	bne.n	800c6ea <__cvt+0x86>
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	4620      	mov	r0, r4
 800c6da:	4639      	mov	r1, r7
 800c6dc:	f7f4 f96e 	bl	80009bc <__aeabi_dcmpeq>
 800c6e0:	b918      	cbnz	r0, 800c6ea <__cvt+0x86>
 800c6e2:	f1c5 0501 	rsb	r5, r5, #1
 800c6e6:	f8ca 5000 	str.w	r5, [sl]
 800c6ea:	f8da 3000 	ldr.w	r3, [sl]
 800c6ee:	4499      	add	r9, r3
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	4620      	mov	r0, r4
 800c6f6:	4639      	mov	r1, r7
 800c6f8:	f7f4 f960 	bl	80009bc <__aeabi_dcmpeq>
 800c6fc:	b108      	cbz	r0, 800c702 <__cvt+0x9e>
 800c6fe:	f8cd 901c 	str.w	r9, [sp, #28]
 800c702:	2230      	movs	r2, #48	; 0x30
 800c704:	9b07      	ldr	r3, [sp, #28]
 800c706:	454b      	cmp	r3, r9
 800c708:	d307      	bcc.n	800c71a <__cvt+0xb6>
 800c70a:	4630      	mov	r0, r6
 800c70c:	9b07      	ldr	r3, [sp, #28]
 800c70e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c710:	1b9b      	subs	r3, r3, r6
 800c712:	6013      	str	r3, [r2, #0]
 800c714:	b008      	add	sp, #32
 800c716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c71a:	1c59      	adds	r1, r3, #1
 800c71c:	9107      	str	r1, [sp, #28]
 800c71e:	701a      	strb	r2, [r3, #0]
 800c720:	e7f0      	b.n	800c704 <__cvt+0xa0>

0800c722 <__exponent>:
 800c722:	4603      	mov	r3, r0
 800c724:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c726:	2900      	cmp	r1, #0
 800c728:	f803 2b02 	strb.w	r2, [r3], #2
 800c72c:	bfb6      	itet	lt
 800c72e:	222d      	movlt	r2, #45	; 0x2d
 800c730:	222b      	movge	r2, #43	; 0x2b
 800c732:	4249      	neglt	r1, r1
 800c734:	2909      	cmp	r1, #9
 800c736:	7042      	strb	r2, [r0, #1]
 800c738:	dd2b      	ble.n	800c792 <__exponent+0x70>
 800c73a:	f10d 0407 	add.w	r4, sp, #7
 800c73e:	46a4      	mov	ip, r4
 800c740:	270a      	movs	r7, #10
 800c742:	fb91 f6f7 	sdiv	r6, r1, r7
 800c746:	460a      	mov	r2, r1
 800c748:	46a6      	mov	lr, r4
 800c74a:	fb07 1516 	mls	r5, r7, r6, r1
 800c74e:	2a63      	cmp	r2, #99	; 0x63
 800c750:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800c754:	4631      	mov	r1, r6
 800c756:	f104 34ff 	add.w	r4, r4, #4294967295
 800c75a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c75e:	dcf0      	bgt.n	800c742 <__exponent+0x20>
 800c760:	3130      	adds	r1, #48	; 0x30
 800c762:	f1ae 0502 	sub.w	r5, lr, #2
 800c766:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c76a:	4629      	mov	r1, r5
 800c76c:	1c44      	adds	r4, r0, #1
 800c76e:	4561      	cmp	r1, ip
 800c770:	d30a      	bcc.n	800c788 <__exponent+0x66>
 800c772:	f10d 0209 	add.w	r2, sp, #9
 800c776:	eba2 020e 	sub.w	r2, r2, lr
 800c77a:	4565      	cmp	r5, ip
 800c77c:	bf88      	it	hi
 800c77e:	2200      	movhi	r2, #0
 800c780:	4413      	add	r3, r2
 800c782:	1a18      	subs	r0, r3, r0
 800c784:	b003      	add	sp, #12
 800c786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c788:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c78c:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c790:	e7ed      	b.n	800c76e <__exponent+0x4c>
 800c792:	2330      	movs	r3, #48	; 0x30
 800c794:	3130      	adds	r1, #48	; 0x30
 800c796:	7083      	strb	r3, [r0, #2]
 800c798:	70c1      	strb	r1, [r0, #3]
 800c79a:	1d03      	adds	r3, r0, #4
 800c79c:	e7f1      	b.n	800c782 <__exponent+0x60>
	...

0800c7a0 <_printf_float>:
 800c7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7a4:	b091      	sub	sp, #68	; 0x44
 800c7a6:	460c      	mov	r4, r1
 800c7a8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800c7ac:	4616      	mov	r6, r2
 800c7ae:	461f      	mov	r7, r3
 800c7b0:	4605      	mov	r5, r0
 800c7b2:	f001 fb47 	bl	800de44 <_localeconv_r>
 800c7b6:	6803      	ldr	r3, [r0, #0]
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	9309      	str	r3, [sp, #36]	; 0x24
 800c7bc:	f7f3 fcd2 	bl	8000164 <strlen>
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	930e      	str	r3, [sp, #56]	; 0x38
 800c7c4:	f8d8 3000 	ldr.w	r3, [r8]
 800c7c8:	900a      	str	r0, [sp, #40]	; 0x28
 800c7ca:	3307      	adds	r3, #7
 800c7cc:	f023 0307 	bic.w	r3, r3, #7
 800c7d0:	f103 0208 	add.w	r2, r3, #8
 800c7d4:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c7d8:	f8d4 b000 	ldr.w	fp, [r4]
 800c7dc:	f8c8 2000 	str.w	r2, [r8]
 800c7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c7e8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800c7ec:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800c7f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c7f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c7f6:	4640      	mov	r0, r8
 800c7f8:	4b9c      	ldr	r3, [pc, #624]	; (800ca6c <_printf_float+0x2cc>)
 800c7fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c7fc:	f7f4 f910 	bl	8000a20 <__aeabi_dcmpun>
 800c800:	bb70      	cbnz	r0, 800c860 <_printf_float+0xc0>
 800c802:	f04f 32ff 	mov.w	r2, #4294967295
 800c806:	4640      	mov	r0, r8
 800c808:	4b98      	ldr	r3, [pc, #608]	; (800ca6c <_printf_float+0x2cc>)
 800c80a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c80c:	f7f4 f8ea 	bl	80009e4 <__aeabi_dcmple>
 800c810:	bb30      	cbnz	r0, 800c860 <_printf_float+0xc0>
 800c812:	2200      	movs	r2, #0
 800c814:	2300      	movs	r3, #0
 800c816:	4640      	mov	r0, r8
 800c818:	4651      	mov	r1, sl
 800c81a:	f7f4 f8d9 	bl	80009d0 <__aeabi_dcmplt>
 800c81e:	b110      	cbz	r0, 800c826 <_printf_float+0x86>
 800c820:	232d      	movs	r3, #45	; 0x2d
 800c822:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c826:	4b92      	ldr	r3, [pc, #584]	; (800ca70 <_printf_float+0x2d0>)
 800c828:	4892      	ldr	r0, [pc, #584]	; (800ca74 <_printf_float+0x2d4>)
 800c82a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800c82e:	bf94      	ite	ls
 800c830:	4698      	movls	r8, r3
 800c832:	4680      	movhi	r8, r0
 800c834:	2303      	movs	r3, #3
 800c836:	f04f 0a00 	mov.w	sl, #0
 800c83a:	6123      	str	r3, [r4, #16]
 800c83c:	f02b 0304 	bic.w	r3, fp, #4
 800c840:	6023      	str	r3, [r4, #0]
 800c842:	4633      	mov	r3, r6
 800c844:	4621      	mov	r1, r4
 800c846:	4628      	mov	r0, r5
 800c848:	9700      	str	r7, [sp, #0]
 800c84a:	aa0f      	add	r2, sp, #60	; 0x3c
 800c84c:	f000 f9d4 	bl	800cbf8 <_printf_common>
 800c850:	3001      	adds	r0, #1
 800c852:	f040 8090 	bne.w	800c976 <_printf_float+0x1d6>
 800c856:	f04f 30ff 	mov.w	r0, #4294967295
 800c85a:	b011      	add	sp, #68	; 0x44
 800c85c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c860:	4642      	mov	r2, r8
 800c862:	4653      	mov	r3, sl
 800c864:	4640      	mov	r0, r8
 800c866:	4651      	mov	r1, sl
 800c868:	f7f4 f8da 	bl	8000a20 <__aeabi_dcmpun>
 800c86c:	b148      	cbz	r0, 800c882 <_printf_float+0xe2>
 800c86e:	f1ba 0f00 	cmp.w	sl, #0
 800c872:	bfb8      	it	lt
 800c874:	232d      	movlt	r3, #45	; 0x2d
 800c876:	4880      	ldr	r0, [pc, #512]	; (800ca78 <_printf_float+0x2d8>)
 800c878:	bfb8      	it	lt
 800c87a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c87e:	4b7f      	ldr	r3, [pc, #508]	; (800ca7c <_printf_float+0x2dc>)
 800c880:	e7d3      	b.n	800c82a <_printf_float+0x8a>
 800c882:	6863      	ldr	r3, [r4, #4]
 800c884:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800c888:	1c5a      	adds	r2, r3, #1
 800c88a:	d142      	bne.n	800c912 <_printf_float+0x172>
 800c88c:	2306      	movs	r3, #6
 800c88e:	6063      	str	r3, [r4, #4]
 800c890:	2200      	movs	r2, #0
 800c892:	9206      	str	r2, [sp, #24]
 800c894:	aa0e      	add	r2, sp, #56	; 0x38
 800c896:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800c89a:	aa0d      	add	r2, sp, #52	; 0x34
 800c89c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800c8a0:	9203      	str	r2, [sp, #12]
 800c8a2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800c8a6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c8aa:	6023      	str	r3, [r4, #0]
 800c8ac:	6863      	ldr	r3, [r4, #4]
 800c8ae:	4642      	mov	r2, r8
 800c8b0:	9300      	str	r3, [sp, #0]
 800c8b2:	4628      	mov	r0, r5
 800c8b4:	4653      	mov	r3, sl
 800c8b6:	910b      	str	r1, [sp, #44]	; 0x2c
 800c8b8:	f7ff fed4 	bl	800c664 <__cvt>
 800c8bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c8be:	4680      	mov	r8, r0
 800c8c0:	2947      	cmp	r1, #71	; 0x47
 800c8c2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c8c4:	d108      	bne.n	800c8d8 <_printf_float+0x138>
 800c8c6:	1cc8      	adds	r0, r1, #3
 800c8c8:	db02      	blt.n	800c8d0 <_printf_float+0x130>
 800c8ca:	6863      	ldr	r3, [r4, #4]
 800c8cc:	4299      	cmp	r1, r3
 800c8ce:	dd40      	ble.n	800c952 <_printf_float+0x1b2>
 800c8d0:	f1a9 0902 	sub.w	r9, r9, #2
 800c8d4:	fa5f f989 	uxtb.w	r9, r9
 800c8d8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c8dc:	d81f      	bhi.n	800c91e <_printf_float+0x17e>
 800c8de:	464a      	mov	r2, r9
 800c8e0:	3901      	subs	r1, #1
 800c8e2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c8e6:	910d      	str	r1, [sp, #52]	; 0x34
 800c8e8:	f7ff ff1b 	bl	800c722 <__exponent>
 800c8ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c8ee:	4682      	mov	sl, r0
 800c8f0:	1813      	adds	r3, r2, r0
 800c8f2:	2a01      	cmp	r2, #1
 800c8f4:	6123      	str	r3, [r4, #16]
 800c8f6:	dc02      	bgt.n	800c8fe <_printf_float+0x15e>
 800c8f8:	6822      	ldr	r2, [r4, #0]
 800c8fa:	07d2      	lsls	r2, r2, #31
 800c8fc:	d501      	bpl.n	800c902 <_printf_float+0x162>
 800c8fe:	3301      	adds	r3, #1
 800c900:	6123      	str	r3, [r4, #16]
 800c902:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c906:	2b00      	cmp	r3, #0
 800c908:	d09b      	beq.n	800c842 <_printf_float+0xa2>
 800c90a:	232d      	movs	r3, #45	; 0x2d
 800c90c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c910:	e797      	b.n	800c842 <_printf_float+0xa2>
 800c912:	2947      	cmp	r1, #71	; 0x47
 800c914:	d1bc      	bne.n	800c890 <_printf_float+0xf0>
 800c916:	2b00      	cmp	r3, #0
 800c918:	d1ba      	bne.n	800c890 <_printf_float+0xf0>
 800c91a:	2301      	movs	r3, #1
 800c91c:	e7b7      	b.n	800c88e <_printf_float+0xee>
 800c91e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800c922:	d118      	bne.n	800c956 <_printf_float+0x1b6>
 800c924:	2900      	cmp	r1, #0
 800c926:	6863      	ldr	r3, [r4, #4]
 800c928:	dd0b      	ble.n	800c942 <_printf_float+0x1a2>
 800c92a:	6121      	str	r1, [r4, #16]
 800c92c:	b913      	cbnz	r3, 800c934 <_printf_float+0x194>
 800c92e:	6822      	ldr	r2, [r4, #0]
 800c930:	07d0      	lsls	r0, r2, #31
 800c932:	d502      	bpl.n	800c93a <_printf_float+0x19a>
 800c934:	3301      	adds	r3, #1
 800c936:	440b      	add	r3, r1
 800c938:	6123      	str	r3, [r4, #16]
 800c93a:	f04f 0a00 	mov.w	sl, #0
 800c93e:	65a1      	str	r1, [r4, #88]	; 0x58
 800c940:	e7df      	b.n	800c902 <_printf_float+0x162>
 800c942:	b913      	cbnz	r3, 800c94a <_printf_float+0x1aa>
 800c944:	6822      	ldr	r2, [r4, #0]
 800c946:	07d2      	lsls	r2, r2, #31
 800c948:	d501      	bpl.n	800c94e <_printf_float+0x1ae>
 800c94a:	3302      	adds	r3, #2
 800c94c:	e7f4      	b.n	800c938 <_printf_float+0x198>
 800c94e:	2301      	movs	r3, #1
 800c950:	e7f2      	b.n	800c938 <_printf_float+0x198>
 800c952:	f04f 0967 	mov.w	r9, #103	; 0x67
 800c956:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c958:	4299      	cmp	r1, r3
 800c95a:	db05      	blt.n	800c968 <_printf_float+0x1c8>
 800c95c:	6823      	ldr	r3, [r4, #0]
 800c95e:	6121      	str	r1, [r4, #16]
 800c960:	07d8      	lsls	r0, r3, #31
 800c962:	d5ea      	bpl.n	800c93a <_printf_float+0x19a>
 800c964:	1c4b      	adds	r3, r1, #1
 800c966:	e7e7      	b.n	800c938 <_printf_float+0x198>
 800c968:	2900      	cmp	r1, #0
 800c96a:	bfcc      	ite	gt
 800c96c:	2201      	movgt	r2, #1
 800c96e:	f1c1 0202 	rsble	r2, r1, #2
 800c972:	4413      	add	r3, r2
 800c974:	e7e0      	b.n	800c938 <_printf_float+0x198>
 800c976:	6823      	ldr	r3, [r4, #0]
 800c978:	055a      	lsls	r2, r3, #21
 800c97a:	d407      	bmi.n	800c98c <_printf_float+0x1ec>
 800c97c:	6923      	ldr	r3, [r4, #16]
 800c97e:	4642      	mov	r2, r8
 800c980:	4631      	mov	r1, r6
 800c982:	4628      	mov	r0, r5
 800c984:	47b8      	blx	r7
 800c986:	3001      	adds	r0, #1
 800c988:	d12b      	bne.n	800c9e2 <_printf_float+0x242>
 800c98a:	e764      	b.n	800c856 <_printf_float+0xb6>
 800c98c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c990:	f240 80dd 	bls.w	800cb4e <_printf_float+0x3ae>
 800c994:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c998:	2200      	movs	r2, #0
 800c99a:	2300      	movs	r3, #0
 800c99c:	f7f4 f80e 	bl	80009bc <__aeabi_dcmpeq>
 800c9a0:	2800      	cmp	r0, #0
 800c9a2:	d033      	beq.n	800ca0c <_printf_float+0x26c>
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	4631      	mov	r1, r6
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	4a35      	ldr	r2, [pc, #212]	; (800ca80 <_printf_float+0x2e0>)
 800c9ac:	47b8      	blx	r7
 800c9ae:	3001      	adds	r0, #1
 800c9b0:	f43f af51 	beq.w	800c856 <_printf_float+0xb6>
 800c9b4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c9b8:	429a      	cmp	r2, r3
 800c9ba:	db02      	blt.n	800c9c2 <_printf_float+0x222>
 800c9bc:	6823      	ldr	r3, [r4, #0]
 800c9be:	07d8      	lsls	r0, r3, #31
 800c9c0:	d50f      	bpl.n	800c9e2 <_printf_float+0x242>
 800c9c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c9c6:	4631      	mov	r1, r6
 800c9c8:	4628      	mov	r0, r5
 800c9ca:	47b8      	blx	r7
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	f43f af42 	beq.w	800c856 <_printf_float+0xb6>
 800c9d2:	f04f 0800 	mov.w	r8, #0
 800c9d6:	f104 091a 	add.w	r9, r4, #26
 800c9da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9dc:	3b01      	subs	r3, #1
 800c9de:	4543      	cmp	r3, r8
 800c9e0:	dc09      	bgt.n	800c9f6 <_printf_float+0x256>
 800c9e2:	6823      	ldr	r3, [r4, #0]
 800c9e4:	079b      	lsls	r3, r3, #30
 800c9e6:	f100 8102 	bmi.w	800cbee <_printf_float+0x44e>
 800c9ea:	68e0      	ldr	r0, [r4, #12]
 800c9ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c9ee:	4298      	cmp	r0, r3
 800c9f0:	bfb8      	it	lt
 800c9f2:	4618      	movlt	r0, r3
 800c9f4:	e731      	b.n	800c85a <_printf_float+0xba>
 800c9f6:	2301      	movs	r3, #1
 800c9f8:	464a      	mov	r2, r9
 800c9fa:	4631      	mov	r1, r6
 800c9fc:	4628      	mov	r0, r5
 800c9fe:	47b8      	blx	r7
 800ca00:	3001      	adds	r0, #1
 800ca02:	f43f af28 	beq.w	800c856 <_printf_float+0xb6>
 800ca06:	f108 0801 	add.w	r8, r8, #1
 800ca0a:	e7e6      	b.n	800c9da <_printf_float+0x23a>
 800ca0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	dc38      	bgt.n	800ca84 <_printf_float+0x2e4>
 800ca12:	2301      	movs	r3, #1
 800ca14:	4631      	mov	r1, r6
 800ca16:	4628      	mov	r0, r5
 800ca18:	4a19      	ldr	r2, [pc, #100]	; (800ca80 <_printf_float+0x2e0>)
 800ca1a:	47b8      	blx	r7
 800ca1c:	3001      	adds	r0, #1
 800ca1e:	f43f af1a 	beq.w	800c856 <_printf_float+0xb6>
 800ca22:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ca26:	4313      	orrs	r3, r2
 800ca28:	d102      	bne.n	800ca30 <_printf_float+0x290>
 800ca2a:	6823      	ldr	r3, [r4, #0]
 800ca2c:	07d9      	lsls	r1, r3, #31
 800ca2e:	d5d8      	bpl.n	800c9e2 <_printf_float+0x242>
 800ca30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca34:	4631      	mov	r1, r6
 800ca36:	4628      	mov	r0, r5
 800ca38:	47b8      	blx	r7
 800ca3a:	3001      	adds	r0, #1
 800ca3c:	f43f af0b 	beq.w	800c856 <_printf_float+0xb6>
 800ca40:	f04f 0900 	mov.w	r9, #0
 800ca44:	f104 0a1a 	add.w	sl, r4, #26
 800ca48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca4a:	425b      	negs	r3, r3
 800ca4c:	454b      	cmp	r3, r9
 800ca4e:	dc01      	bgt.n	800ca54 <_printf_float+0x2b4>
 800ca50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca52:	e794      	b.n	800c97e <_printf_float+0x1de>
 800ca54:	2301      	movs	r3, #1
 800ca56:	4652      	mov	r2, sl
 800ca58:	4631      	mov	r1, r6
 800ca5a:	4628      	mov	r0, r5
 800ca5c:	47b8      	blx	r7
 800ca5e:	3001      	adds	r0, #1
 800ca60:	f43f aef9 	beq.w	800c856 <_printf_float+0xb6>
 800ca64:	f109 0901 	add.w	r9, r9, #1
 800ca68:	e7ee      	b.n	800ca48 <_printf_float+0x2a8>
 800ca6a:	bf00      	nop
 800ca6c:	7fefffff 	.word	0x7fefffff
 800ca70:	08011988 	.word	0x08011988
 800ca74:	0801198c 	.word	0x0801198c
 800ca78:	08011994 	.word	0x08011994
 800ca7c:	08011990 	.word	0x08011990
 800ca80:	08011998 	.word	0x08011998
 800ca84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	bfa8      	it	ge
 800ca8c:	461a      	movge	r2, r3
 800ca8e:	2a00      	cmp	r2, #0
 800ca90:	4691      	mov	r9, r2
 800ca92:	dc37      	bgt.n	800cb04 <_printf_float+0x364>
 800ca94:	f04f 0b00 	mov.w	fp, #0
 800ca98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca9c:	f104 021a 	add.w	r2, r4, #26
 800caa0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800caa4:	ebaa 0309 	sub.w	r3, sl, r9
 800caa8:	455b      	cmp	r3, fp
 800caaa:	dc33      	bgt.n	800cb14 <_printf_float+0x374>
 800caac:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800cab0:	429a      	cmp	r2, r3
 800cab2:	db3b      	blt.n	800cb2c <_printf_float+0x38c>
 800cab4:	6823      	ldr	r3, [r4, #0]
 800cab6:	07da      	lsls	r2, r3, #31
 800cab8:	d438      	bmi.n	800cb2c <_printf_float+0x38c>
 800caba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cabc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800cabe:	eba3 020a 	sub.w	r2, r3, sl
 800cac2:	eba3 0901 	sub.w	r9, r3, r1
 800cac6:	4591      	cmp	r9, r2
 800cac8:	bfa8      	it	ge
 800caca:	4691      	movge	r9, r2
 800cacc:	f1b9 0f00 	cmp.w	r9, #0
 800cad0:	dc34      	bgt.n	800cb3c <_printf_float+0x39c>
 800cad2:	f04f 0800 	mov.w	r8, #0
 800cad6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cada:	f104 0a1a 	add.w	sl, r4, #26
 800cade:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800cae2:	1a9b      	subs	r3, r3, r2
 800cae4:	eba3 0309 	sub.w	r3, r3, r9
 800cae8:	4543      	cmp	r3, r8
 800caea:	f77f af7a 	ble.w	800c9e2 <_printf_float+0x242>
 800caee:	2301      	movs	r3, #1
 800caf0:	4652      	mov	r2, sl
 800caf2:	4631      	mov	r1, r6
 800caf4:	4628      	mov	r0, r5
 800caf6:	47b8      	blx	r7
 800caf8:	3001      	adds	r0, #1
 800cafa:	f43f aeac 	beq.w	800c856 <_printf_float+0xb6>
 800cafe:	f108 0801 	add.w	r8, r8, #1
 800cb02:	e7ec      	b.n	800cade <_printf_float+0x33e>
 800cb04:	4613      	mov	r3, r2
 800cb06:	4631      	mov	r1, r6
 800cb08:	4642      	mov	r2, r8
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	47b8      	blx	r7
 800cb0e:	3001      	adds	r0, #1
 800cb10:	d1c0      	bne.n	800ca94 <_printf_float+0x2f4>
 800cb12:	e6a0      	b.n	800c856 <_printf_float+0xb6>
 800cb14:	2301      	movs	r3, #1
 800cb16:	4631      	mov	r1, r6
 800cb18:	4628      	mov	r0, r5
 800cb1a:	920b      	str	r2, [sp, #44]	; 0x2c
 800cb1c:	47b8      	blx	r7
 800cb1e:	3001      	adds	r0, #1
 800cb20:	f43f ae99 	beq.w	800c856 <_printf_float+0xb6>
 800cb24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb26:	f10b 0b01 	add.w	fp, fp, #1
 800cb2a:	e7b9      	b.n	800caa0 <_printf_float+0x300>
 800cb2c:	4631      	mov	r1, r6
 800cb2e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb32:	4628      	mov	r0, r5
 800cb34:	47b8      	blx	r7
 800cb36:	3001      	adds	r0, #1
 800cb38:	d1bf      	bne.n	800caba <_printf_float+0x31a>
 800cb3a:	e68c      	b.n	800c856 <_printf_float+0xb6>
 800cb3c:	464b      	mov	r3, r9
 800cb3e:	4631      	mov	r1, r6
 800cb40:	4628      	mov	r0, r5
 800cb42:	eb08 020a 	add.w	r2, r8, sl
 800cb46:	47b8      	blx	r7
 800cb48:	3001      	adds	r0, #1
 800cb4a:	d1c2      	bne.n	800cad2 <_printf_float+0x332>
 800cb4c:	e683      	b.n	800c856 <_printf_float+0xb6>
 800cb4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cb50:	2a01      	cmp	r2, #1
 800cb52:	dc01      	bgt.n	800cb58 <_printf_float+0x3b8>
 800cb54:	07db      	lsls	r3, r3, #31
 800cb56:	d537      	bpl.n	800cbc8 <_printf_float+0x428>
 800cb58:	2301      	movs	r3, #1
 800cb5a:	4642      	mov	r2, r8
 800cb5c:	4631      	mov	r1, r6
 800cb5e:	4628      	mov	r0, r5
 800cb60:	47b8      	blx	r7
 800cb62:	3001      	adds	r0, #1
 800cb64:	f43f ae77 	beq.w	800c856 <_printf_float+0xb6>
 800cb68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb6c:	4631      	mov	r1, r6
 800cb6e:	4628      	mov	r0, r5
 800cb70:	47b8      	blx	r7
 800cb72:	3001      	adds	r0, #1
 800cb74:	f43f ae6f 	beq.w	800c856 <_printf_float+0xb6>
 800cb78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	2300      	movs	r3, #0
 800cb80:	f7f3 ff1c 	bl	80009bc <__aeabi_dcmpeq>
 800cb84:	b9d8      	cbnz	r0, 800cbbe <_printf_float+0x41e>
 800cb86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb88:	f108 0201 	add.w	r2, r8, #1
 800cb8c:	3b01      	subs	r3, #1
 800cb8e:	4631      	mov	r1, r6
 800cb90:	4628      	mov	r0, r5
 800cb92:	47b8      	blx	r7
 800cb94:	3001      	adds	r0, #1
 800cb96:	d10e      	bne.n	800cbb6 <_printf_float+0x416>
 800cb98:	e65d      	b.n	800c856 <_printf_float+0xb6>
 800cb9a:	2301      	movs	r3, #1
 800cb9c:	464a      	mov	r2, r9
 800cb9e:	4631      	mov	r1, r6
 800cba0:	4628      	mov	r0, r5
 800cba2:	47b8      	blx	r7
 800cba4:	3001      	adds	r0, #1
 800cba6:	f43f ae56 	beq.w	800c856 <_printf_float+0xb6>
 800cbaa:	f108 0801 	add.w	r8, r8, #1
 800cbae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbb0:	3b01      	subs	r3, #1
 800cbb2:	4543      	cmp	r3, r8
 800cbb4:	dcf1      	bgt.n	800cb9a <_printf_float+0x3fa>
 800cbb6:	4653      	mov	r3, sl
 800cbb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cbbc:	e6e0      	b.n	800c980 <_printf_float+0x1e0>
 800cbbe:	f04f 0800 	mov.w	r8, #0
 800cbc2:	f104 091a 	add.w	r9, r4, #26
 800cbc6:	e7f2      	b.n	800cbae <_printf_float+0x40e>
 800cbc8:	2301      	movs	r3, #1
 800cbca:	4642      	mov	r2, r8
 800cbcc:	e7df      	b.n	800cb8e <_printf_float+0x3ee>
 800cbce:	2301      	movs	r3, #1
 800cbd0:	464a      	mov	r2, r9
 800cbd2:	4631      	mov	r1, r6
 800cbd4:	4628      	mov	r0, r5
 800cbd6:	47b8      	blx	r7
 800cbd8:	3001      	adds	r0, #1
 800cbda:	f43f ae3c 	beq.w	800c856 <_printf_float+0xb6>
 800cbde:	f108 0801 	add.w	r8, r8, #1
 800cbe2:	68e3      	ldr	r3, [r4, #12]
 800cbe4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800cbe6:	1a5b      	subs	r3, r3, r1
 800cbe8:	4543      	cmp	r3, r8
 800cbea:	dcf0      	bgt.n	800cbce <_printf_float+0x42e>
 800cbec:	e6fd      	b.n	800c9ea <_printf_float+0x24a>
 800cbee:	f04f 0800 	mov.w	r8, #0
 800cbf2:	f104 0919 	add.w	r9, r4, #25
 800cbf6:	e7f4      	b.n	800cbe2 <_printf_float+0x442>

0800cbf8 <_printf_common>:
 800cbf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbfc:	4616      	mov	r6, r2
 800cbfe:	4699      	mov	r9, r3
 800cc00:	688a      	ldr	r2, [r1, #8]
 800cc02:	690b      	ldr	r3, [r1, #16]
 800cc04:	4607      	mov	r7, r0
 800cc06:	4293      	cmp	r3, r2
 800cc08:	bfb8      	it	lt
 800cc0a:	4613      	movlt	r3, r2
 800cc0c:	6033      	str	r3, [r6, #0]
 800cc0e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cc12:	460c      	mov	r4, r1
 800cc14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cc18:	b10a      	cbz	r2, 800cc1e <_printf_common+0x26>
 800cc1a:	3301      	adds	r3, #1
 800cc1c:	6033      	str	r3, [r6, #0]
 800cc1e:	6823      	ldr	r3, [r4, #0]
 800cc20:	0699      	lsls	r1, r3, #26
 800cc22:	bf42      	ittt	mi
 800cc24:	6833      	ldrmi	r3, [r6, #0]
 800cc26:	3302      	addmi	r3, #2
 800cc28:	6033      	strmi	r3, [r6, #0]
 800cc2a:	6825      	ldr	r5, [r4, #0]
 800cc2c:	f015 0506 	ands.w	r5, r5, #6
 800cc30:	d106      	bne.n	800cc40 <_printf_common+0x48>
 800cc32:	f104 0a19 	add.w	sl, r4, #25
 800cc36:	68e3      	ldr	r3, [r4, #12]
 800cc38:	6832      	ldr	r2, [r6, #0]
 800cc3a:	1a9b      	subs	r3, r3, r2
 800cc3c:	42ab      	cmp	r3, r5
 800cc3e:	dc28      	bgt.n	800cc92 <_printf_common+0x9a>
 800cc40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cc44:	1e13      	subs	r3, r2, #0
 800cc46:	6822      	ldr	r2, [r4, #0]
 800cc48:	bf18      	it	ne
 800cc4a:	2301      	movne	r3, #1
 800cc4c:	0692      	lsls	r2, r2, #26
 800cc4e:	d42d      	bmi.n	800ccac <_printf_common+0xb4>
 800cc50:	4649      	mov	r1, r9
 800cc52:	4638      	mov	r0, r7
 800cc54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cc58:	47c0      	blx	r8
 800cc5a:	3001      	adds	r0, #1
 800cc5c:	d020      	beq.n	800cca0 <_printf_common+0xa8>
 800cc5e:	6823      	ldr	r3, [r4, #0]
 800cc60:	68e5      	ldr	r5, [r4, #12]
 800cc62:	f003 0306 	and.w	r3, r3, #6
 800cc66:	2b04      	cmp	r3, #4
 800cc68:	bf18      	it	ne
 800cc6a:	2500      	movne	r5, #0
 800cc6c:	6832      	ldr	r2, [r6, #0]
 800cc6e:	f04f 0600 	mov.w	r6, #0
 800cc72:	68a3      	ldr	r3, [r4, #8]
 800cc74:	bf08      	it	eq
 800cc76:	1aad      	subeq	r5, r5, r2
 800cc78:	6922      	ldr	r2, [r4, #16]
 800cc7a:	bf08      	it	eq
 800cc7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc80:	4293      	cmp	r3, r2
 800cc82:	bfc4      	itt	gt
 800cc84:	1a9b      	subgt	r3, r3, r2
 800cc86:	18ed      	addgt	r5, r5, r3
 800cc88:	341a      	adds	r4, #26
 800cc8a:	42b5      	cmp	r5, r6
 800cc8c:	d11a      	bne.n	800ccc4 <_printf_common+0xcc>
 800cc8e:	2000      	movs	r0, #0
 800cc90:	e008      	b.n	800cca4 <_printf_common+0xac>
 800cc92:	2301      	movs	r3, #1
 800cc94:	4652      	mov	r2, sl
 800cc96:	4649      	mov	r1, r9
 800cc98:	4638      	mov	r0, r7
 800cc9a:	47c0      	blx	r8
 800cc9c:	3001      	adds	r0, #1
 800cc9e:	d103      	bne.n	800cca8 <_printf_common+0xb0>
 800cca0:	f04f 30ff 	mov.w	r0, #4294967295
 800cca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cca8:	3501      	adds	r5, #1
 800ccaa:	e7c4      	b.n	800cc36 <_printf_common+0x3e>
 800ccac:	2030      	movs	r0, #48	; 0x30
 800ccae:	18e1      	adds	r1, r4, r3
 800ccb0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ccb4:	1c5a      	adds	r2, r3, #1
 800ccb6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ccba:	4422      	add	r2, r4
 800ccbc:	3302      	adds	r3, #2
 800ccbe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ccc2:	e7c5      	b.n	800cc50 <_printf_common+0x58>
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	4622      	mov	r2, r4
 800ccc8:	4649      	mov	r1, r9
 800ccca:	4638      	mov	r0, r7
 800cccc:	47c0      	blx	r8
 800ccce:	3001      	adds	r0, #1
 800ccd0:	d0e6      	beq.n	800cca0 <_printf_common+0xa8>
 800ccd2:	3601      	adds	r6, #1
 800ccd4:	e7d9      	b.n	800cc8a <_printf_common+0x92>
	...

0800ccd8 <_printf_i>:
 800ccd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ccdc:	7e0f      	ldrb	r7, [r1, #24]
 800ccde:	4691      	mov	r9, r2
 800cce0:	2f78      	cmp	r7, #120	; 0x78
 800cce2:	4680      	mov	r8, r0
 800cce4:	460c      	mov	r4, r1
 800cce6:	469a      	mov	sl, r3
 800cce8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ccea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ccee:	d807      	bhi.n	800cd00 <_printf_i+0x28>
 800ccf0:	2f62      	cmp	r7, #98	; 0x62
 800ccf2:	d80a      	bhi.n	800cd0a <_printf_i+0x32>
 800ccf4:	2f00      	cmp	r7, #0
 800ccf6:	f000 80d9 	beq.w	800ceac <_printf_i+0x1d4>
 800ccfa:	2f58      	cmp	r7, #88	; 0x58
 800ccfc:	f000 80a4 	beq.w	800ce48 <_printf_i+0x170>
 800cd00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cd08:	e03a      	b.n	800cd80 <_printf_i+0xa8>
 800cd0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cd0e:	2b15      	cmp	r3, #21
 800cd10:	d8f6      	bhi.n	800cd00 <_printf_i+0x28>
 800cd12:	a101      	add	r1, pc, #4	; (adr r1, 800cd18 <_printf_i+0x40>)
 800cd14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cd18:	0800cd71 	.word	0x0800cd71
 800cd1c:	0800cd85 	.word	0x0800cd85
 800cd20:	0800cd01 	.word	0x0800cd01
 800cd24:	0800cd01 	.word	0x0800cd01
 800cd28:	0800cd01 	.word	0x0800cd01
 800cd2c:	0800cd01 	.word	0x0800cd01
 800cd30:	0800cd85 	.word	0x0800cd85
 800cd34:	0800cd01 	.word	0x0800cd01
 800cd38:	0800cd01 	.word	0x0800cd01
 800cd3c:	0800cd01 	.word	0x0800cd01
 800cd40:	0800cd01 	.word	0x0800cd01
 800cd44:	0800ce93 	.word	0x0800ce93
 800cd48:	0800cdb5 	.word	0x0800cdb5
 800cd4c:	0800ce75 	.word	0x0800ce75
 800cd50:	0800cd01 	.word	0x0800cd01
 800cd54:	0800cd01 	.word	0x0800cd01
 800cd58:	0800ceb5 	.word	0x0800ceb5
 800cd5c:	0800cd01 	.word	0x0800cd01
 800cd60:	0800cdb5 	.word	0x0800cdb5
 800cd64:	0800cd01 	.word	0x0800cd01
 800cd68:	0800cd01 	.word	0x0800cd01
 800cd6c:	0800ce7d 	.word	0x0800ce7d
 800cd70:	682b      	ldr	r3, [r5, #0]
 800cd72:	1d1a      	adds	r2, r3, #4
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	602a      	str	r2, [r5, #0]
 800cd78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cd80:	2301      	movs	r3, #1
 800cd82:	e0a4      	b.n	800cece <_printf_i+0x1f6>
 800cd84:	6820      	ldr	r0, [r4, #0]
 800cd86:	6829      	ldr	r1, [r5, #0]
 800cd88:	0606      	lsls	r6, r0, #24
 800cd8a:	f101 0304 	add.w	r3, r1, #4
 800cd8e:	d50a      	bpl.n	800cda6 <_printf_i+0xce>
 800cd90:	680e      	ldr	r6, [r1, #0]
 800cd92:	602b      	str	r3, [r5, #0]
 800cd94:	2e00      	cmp	r6, #0
 800cd96:	da03      	bge.n	800cda0 <_printf_i+0xc8>
 800cd98:	232d      	movs	r3, #45	; 0x2d
 800cd9a:	4276      	negs	r6, r6
 800cd9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cda0:	230a      	movs	r3, #10
 800cda2:	485e      	ldr	r0, [pc, #376]	; (800cf1c <_printf_i+0x244>)
 800cda4:	e019      	b.n	800cdda <_printf_i+0x102>
 800cda6:	680e      	ldr	r6, [r1, #0]
 800cda8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cdac:	602b      	str	r3, [r5, #0]
 800cdae:	bf18      	it	ne
 800cdb0:	b236      	sxthne	r6, r6
 800cdb2:	e7ef      	b.n	800cd94 <_printf_i+0xbc>
 800cdb4:	682b      	ldr	r3, [r5, #0]
 800cdb6:	6820      	ldr	r0, [r4, #0]
 800cdb8:	1d19      	adds	r1, r3, #4
 800cdba:	6029      	str	r1, [r5, #0]
 800cdbc:	0601      	lsls	r1, r0, #24
 800cdbe:	d501      	bpl.n	800cdc4 <_printf_i+0xec>
 800cdc0:	681e      	ldr	r6, [r3, #0]
 800cdc2:	e002      	b.n	800cdca <_printf_i+0xf2>
 800cdc4:	0646      	lsls	r6, r0, #25
 800cdc6:	d5fb      	bpl.n	800cdc0 <_printf_i+0xe8>
 800cdc8:	881e      	ldrh	r6, [r3, #0]
 800cdca:	2f6f      	cmp	r7, #111	; 0x6f
 800cdcc:	bf0c      	ite	eq
 800cdce:	2308      	moveq	r3, #8
 800cdd0:	230a      	movne	r3, #10
 800cdd2:	4852      	ldr	r0, [pc, #328]	; (800cf1c <_printf_i+0x244>)
 800cdd4:	2100      	movs	r1, #0
 800cdd6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cdda:	6865      	ldr	r5, [r4, #4]
 800cddc:	2d00      	cmp	r5, #0
 800cdde:	bfa8      	it	ge
 800cde0:	6821      	ldrge	r1, [r4, #0]
 800cde2:	60a5      	str	r5, [r4, #8]
 800cde4:	bfa4      	itt	ge
 800cde6:	f021 0104 	bicge.w	r1, r1, #4
 800cdea:	6021      	strge	r1, [r4, #0]
 800cdec:	b90e      	cbnz	r6, 800cdf2 <_printf_i+0x11a>
 800cdee:	2d00      	cmp	r5, #0
 800cdf0:	d04d      	beq.n	800ce8e <_printf_i+0x1b6>
 800cdf2:	4615      	mov	r5, r2
 800cdf4:	fbb6 f1f3 	udiv	r1, r6, r3
 800cdf8:	fb03 6711 	mls	r7, r3, r1, r6
 800cdfc:	5dc7      	ldrb	r7, [r0, r7]
 800cdfe:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ce02:	4637      	mov	r7, r6
 800ce04:	42bb      	cmp	r3, r7
 800ce06:	460e      	mov	r6, r1
 800ce08:	d9f4      	bls.n	800cdf4 <_printf_i+0x11c>
 800ce0a:	2b08      	cmp	r3, #8
 800ce0c:	d10b      	bne.n	800ce26 <_printf_i+0x14e>
 800ce0e:	6823      	ldr	r3, [r4, #0]
 800ce10:	07de      	lsls	r6, r3, #31
 800ce12:	d508      	bpl.n	800ce26 <_printf_i+0x14e>
 800ce14:	6923      	ldr	r3, [r4, #16]
 800ce16:	6861      	ldr	r1, [r4, #4]
 800ce18:	4299      	cmp	r1, r3
 800ce1a:	bfde      	ittt	le
 800ce1c:	2330      	movle	r3, #48	; 0x30
 800ce1e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ce22:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ce26:	1b52      	subs	r2, r2, r5
 800ce28:	6122      	str	r2, [r4, #16]
 800ce2a:	464b      	mov	r3, r9
 800ce2c:	4621      	mov	r1, r4
 800ce2e:	4640      	mov	r0, r8
 800ce30:	f8cd a000 	str.w	sl, [sp]
 800ce34:	aa03      	add	r2, sp, #12
 800ce36:	f7ff fedf 	bl	800cbf8 <_printf_common>
 800ce3a:	3001      	adds	r0, #1
 800ce3c:	d14c      	bne.n	800ced8 <_printf_i+0x200>
 800ce3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ce42:	b004      	add	sp, #16
 800ce44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce48:	4834      	ldr	r0, [pc, #208]	; (800cf1c <_printf_i+0x244>)
 800ce4a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ce4e:	6829      	ldr	r1, [r5, #0]
 800ce50:	6823      	ldr	r3, [r4, #0]
 800ce52:	f851 6b04 	ldr.w	r6, [r1], #4
 800ce56:	6029      	str	r1, [r5, #0]
 800ce58:	061d      	lsls	r5, r3, #24
 800ce5a:	d514      	bpl.n	800ce86 <_printf_i+0x1ae>
 800ce5c:	07df      	lsls	r7, r3, #31
 800ce5e:	bf44      	itt	mi
 800ce60:	f043 0320 	orrmi.w	r3, r3, #32
 800ce64:	6023      	strmi	r3, [r4, #0]
 800ce66:	b91e      	cbnz	r6, 800ce70 <_printf_i+0x198>
 800ce68:	6823      	ldr	r3, [r4, #0]
 800ce6a:	f023 0320 	bic.w	r3, r3, #32
 800ce6e:	6023      	str	r3, [r4, #0]
 800ce70:	2310      	movs	r3, #16
 800ce72:	e7af      	b.n	800cdd4 <_printf_i+0xfc>
 800ce74:	6823      	ldr	r3, [r4, #0]
 800ce76:	f043 0320 	orr.w	r3, r3, #32
 800ce7a:	6023      	str	r3, [r4, #0]
 800ce7c:	2378      	movs	r3, #120	; 0x78
 800ce7e:	4828      	ldr	r0, [pc, #160]	; (800cf20 <_printf_i+0x248>)
 800ce80:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ce84:	e7e3      	b.n	800ce4e <_printf_i+0x176>
 800ce86:	0659      	lsls	r1, r3, #25
 800ce88:	bf48      	it	mi
 800ce8a:	b2b6      	uxthmi	r6, r6
 800ce8c:	e7e6      	b.n	800ce5c <_printf_i+0x184>
 800ce8e:	4615      	mov	r5, r2
 800ce90:	e7bb      	b.n	800ce0a <_printf_i+0x132>
 800ce92:	682b      	ldr	r3, [r5, #0]
 800ce94:	6826      	ldr	r6, [r4, #0]
 800ce96:	1d18      	adds	r0, r3, #4
 800ce98:	6961      	ldr	r1, [r4, #20]
 800ce9a:	6028      	str	r0, [r5, #0]
 800ce9c:	0635      	lsls	r5, r6, #24
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	d501      	bpl.n	800cea6 <_printf_i+0x1ce>
 800cea2:	6019      	str	r1, [r3, #0]
 800cea4:	e002      	b.n	800ceac <_printf_i+0x1d4>
 800cea6:	0670      	lsls	r0, r6, #25
 800cea8:	d5fb      	bpl.n	800cea2 <_printf_i+0x1ca>
 800ceaa:	8019      	strh	r1, [r3, #0]
 800ceac:	2300      	movs	r3, #0
 800ceae:	4615      	mov	r5, r2
 800ceb0:	6123      	str	r3, [r4, #16]
 800ceb2:	e7ba      	b.n	800ce2a <_printf_i+0x152>
 800ceb4:	682b      	ldr	r3, [r5, #0]
 800ceb6:	2100      	movs	r1, #0
 800ceb8:	1d1a      	adds	r2, r3, #4
 800ceba:	602a      	str	r2, [r5, #0]
 800cebc:	681d      	ldr	r5, [r3, #0]
 800cebe:	6862      	ldr	r2, [r4, #4]
 800cec0:	4628      	mov	r0, r5
 800cec2:	f000 ffc3 	bl	800de4c <memchr>
 800cec6:	b108      	cbz	r0, 800cecc <_printf_i+0x1f4>
 800cec8:	1b40      	subs	r0, r0, r5
 800ceca:	6060      	str	r0, [r4, #4]
 800cecc:	6863      	ldr	r3, [r4, #4]
 800cece:	6123      	str	r3, [r4, #16]
 800ced0:	2300      	movs	r3, #0
 800ced2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ced6:	e7a8      	b.n	800ce2a <_printf_i+0x152>
 800ced8:	462a      	mov	r2, r5
 800ceda:	4649      	mov	r1, r9
 800cedc:	4640      	mov	r0, r8
 800cede:	6923      	ldr	r3, [r4, #16]
 800cee0:	47d0      	blx	sl
 800cee2:	3001      	adds	r0, #1
 800cee4:	d0ab      	beq.n	800ce3e <_printf_i+0x166>
 800cee6:	6823      	ldr	r3, [r4, #0]
 800cee8:	079b      	lsls	r3, r3, #30
 800ceea:	d413      	bmi.n	800cf14 <_printf_i+0x23c>
 800ceec:	68e0      	ldr	r0, [r4, #12]
 800ceee:	9b03      	ldr	r3, [sp, #12]
 800cef0:	4298      	cmp	r0, r3
 800cef2:	bfb8      	it	lt
 800cef4:	4618      	movlt	r0, r3
 800cef6:	e7a4      	b.n	800ce42 <_printf_i+0x16a>
 800cef8:	2301      	movs	r3, #1
 800cefa:	4632      	mov	r2, r6
 800cefc:	4649      	mov	r1, r9
 800cefe:	4640      	mov	r0, r8
 800cf00:	47d0      	blx	sl
 800cf02:	3001      	adds	r0, #1
 800cf04:	d09b      	beq.n	800ce3e <_printf_i+0x166>
 800cf06:	3501      	adds	r5, #1
 800cf08:	68e3      	ldr	r3, [r4, #12]
 800cf0a:	9903      	ldr	r1, [sp, #12]
 800cf0c:	1a5b      	subs	r3, r3, r1
 800cf0e:	42ab      	cmp	r3, r5
 800cf10:	dcf2      	bgt.n	800cef8 <_printf_i+0x220>
 800cf12:	e7eb      	b.n	800ceec <_printf_i+0x214>
 800cf14:	2500      	movs	r5, #0
 800cf16:	f104 0619 	add.w	r6, r4, #25
 800cf1a:	e7f5      	b.n	800cf08 <_printf_i+0x230>
 800cf1c:	0801199a 	.word	0x0801199a
 800cf20:	080119ab 	.word	0x080119ab

0800cf24 <_sbrk_r>:
 800cf24:	b538      	push	{r3, r4, r5, lr}
 800cf26:	2300      	movs	r3, #0
 800cf28:	4d05      	ldr	r5, [pc, #20]	; (800cf40 <_sbrk_r+0x1c>)
 800cf2a:	4604      	mov	r4, r0
 800cf2c:	4608      	mov	r0, r1
 800cf2e:	602b      	str	r3, [r5, #0]
 800cf30:	f7f5 fe02 	bl	8002b38 <_sbrk>
 800cf34:	1c43      	adds	r3, r0, #1
 800cf36:	d102      	bne.n	800cf3e <_sbrk_r+0x1a>
 800cf38:	682b      	ldr	r3, [r5, #0]
 800cf3a:	b103      	cbz	r3, 800cf3e <_sbrk_r+0x1a>
 800cf3c:	6023      	str	r3, [r4, #0]
 800cf3e:	bd38      	pop	{r3, r4, r5, pc}
 800cf40:	20001d40 	.word	0x20001d40

0800cf44 <sniprintf>:
 800cf44:	b40c      	push	{r2, r3}
 800cf46:	b530      	push	{r4, r5, lr}
 800cf48:	4b17      	ldr	r3, [pc, #92]	; (800cfa8 <sniprintf+0x64>)
 800cf4a:	1e0c      	subs	r4, r1, #0
 800cf4c:	681d      	ldr	r5, [r3, #0]
 800cf4e:	b09d      	sub	sp, #116	; 0x74
 800cf50:	da08      	bge.n	800cf64 <sniprintf+0x20>
 800cf52:	238b      	movs	r3, #139	; 0x8b
 800cf54:	f04f 30ff 	mov.w	r0, #4294967295
 800cf58:	602b      	str	r3, [r5, #0]
 800cf5a:	b01d      	add	sp, #116	; 0x74
 800cf5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cf60:	b002      	add	sp, #8
 800cf62:	4770      	bx	lr
 800cf64:	f44f 7302 	mov.w	r3, #520	; 0x208
 800cf68:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cf6c:	bf0c      	ite	eq
 800cf6e:	4623      	moveq	r3, r4
 800cf70:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cf74:	9304      	str	r3, [sp, #16]
 800cf76:	9307      	str	r3, [sp, #28]
 800cf78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cf7c:	9002      	str	r0, [sp, #8]
 800cf7e:	9006      	str	r0, [sp, #24]
 800cf80:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cf84:	4628      	mov	r0, r5
 800cf86:	ab21      	add	r3, sp, #132	; 0x84
 800cf88:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cf8a:	a902      	add	r1, sp, #8
 800cf8c:	9301      	str	r3, [sp, #4]
 800cf8e:	f001 fb69 	bl	800e664 <_svfiprintf_r>
 800cf92:	1c43      	adds	r3, r0, #1
 800cf94:	bfbc      	itt	lt
 800cf96:	238b      	movlt	r3, #139	; 0x8b
 800cf98:	602b      	strlt	r3, [r5, #0]
 800cf9a:	2c00      	cmp	r4, #0
 800cf9c:	d0dd      	beq.n	800cf5a <sniprintf+0x16>
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	9b02      	ldr	r3, [sp, #8]
 800cfa2:	701a      	strb	r2, [r3, #0]
 800cfa4:	e7d9      	b.n	800cf5a <sniprintf+0x16>
 800cfa6:	bf00      	nop
 800cfa8:	20000024 	.word	0x20000024

0800cfac <siprintf>:
 800cfac:	b40e      	push	{r1, r2, r3}
 800cfae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cfb2:	b500      	push	{lr}
 800cfb4:	b09c      	sub	sp, #112	; 0x70
 800cfb6:	ab1d      	add	r3, sp, #116	; 0x74
 800cfb8:	9002      	str	r0, [sp, #8]
 800cfba:	9006      	str	r0, [sp, #24]
 800cfbc:	9107      	str	r1, [sp, #28]
 800cfbe:	9104      	str	r1, [sp, #16]
 800cfc0:	4808      	ldr	r0, [pc, #32]	; (800cfe4 <siprintf+0x38>)
 800cfc2:	4909      	ldr	r1, [pc, #36]	; (800cfe8 <siprintf+0x3c>)
 800cfc4:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfc8:	9105      	str	r1, [sp, #20]
 800cfca:	6800      	ldr	r0, [r0, #0]
 800cfcc:	a902      	add	r1, sp, #8
 800cfce:	9301      	str	r3, [sp, #4]
 800cfd0:	f001 fb48 	bl	800e664 <_svfiprintf_r>
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	9b02      	ldr	r3, [sp, #8]
 800cfd8:	701a      	strb	r2, [r3, #0]
 800cfda:	b01c      	add	sp, #112	; 0x70
 800cfdc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cfe0:	b003      	add	sp, #12
 800cfe2:	4770      	bx	lr
 800cfe4:	20000024 	.word	0x20000024
 800cfe8:	ffff0208 	.word	0xffff0208

0800cfec <strncmp>:
 800cfec:	4603      	mov	r3, r0
 800cfee:	b510      	push	{r4, lr}
 800cff0:	b172      	cbz	r2, 800d010 <strncmp+0x24>
 800cff2:	3901      	subs	r1, #1
 800cff4:	1884      	adds	r4, r0, r2
 800cff6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cffa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cffe:	4290      	cmp	r0, r2
 800d000:	d101      	bne.n	800d006 <strncmp+0x1a>
 800d002:	42a3      	cmp	r3, r4
 800d004:	d101      	bne.n	800d00a <strncmp+0x1e>
 800d006:	1a80      	subs	r0, r0, r2
 800d008:	bd10      	pop	{r4, pc}
 800d00a:	2800      	cmp	r0, #0
 800d00c:	d1f3      	bne.n	800cff6 <strncmp+0xa>
 800d00e:	e7fa      	b.n	800d006 <strncmp+0x1a>
 800d010:	4610      	mov	r0, r2
 800d012:	e7f9      	b.n	800d008 <strncmp+0x1c>

0800d014 <strstr>:
 800d014:	780a      	ldrb	r2, [r1, #0]
 800d016:	b570      	push	{r4, r5, r6, lr}
 800d018:	b96a      	cbnz	r2, 800d036 <strstr+0x22>
 800d01a:	bd70      	pop	{r4, r5, r6, pc}
 800d01c:	429a      	cmp	r2, r3
 800d01e:	d109      	bne.n	800d034 <strstr+0x20>
 800d020:	460c      	mov	r4, r1
 800d022:	4605      	mov	r5, r0
 800d024:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d0f6      	beq.n	800d01a <strstr+0x6>
 800d02c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800d030:	429e      	cmp	r6, r3
 800d032:	d0f7      	beq.n	800d024 <strstr+0x10>
 800d034:	3001      	adds	r0, #1
 800d036:	7803      	ldrb	r3, [r0, #0]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d1ef      	bne.n	800d01c <strstr+0x8>
 800d03c:	4618      	mov	r0, r3
 800d03e:	e7ec      	b.n	800d01a <strstr+0x6>

0800d040 <_strtol_l.constprop.0>:
 800d040:	2b01      	cmp	r3, #1
 800d042:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d046:	4680      	mov	r8, r0
 800d048:	d001      	beq.n	800d04e <_strtol_l.constprop.0+0xe>
 800d04a:	2b24      	cmp	r3, #36	; 0x24
 800d04c:	d906      	bls.n	800d05c <_strtol_l.constprop.0+0x1c>
 800d04e:	f7ff f9dd 	bl	800c40c <__errno>
 800d052:	2316      	movs	r3, #22
 800d054:	6003      	str	r3, [r0, #0]
 800d056:	2000      	movs	r0, #0
 800d058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d05c:	460d      	mov	r5, r1
 800d05e:	4f35      	ldr	r7, [pc, #212]	; (800d134 <_strtol_l.constprop.0+0xf4>)
 800d060:	4628      	mov	r0, r5
 800d062:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d066:	5de6      	ldrb	r6, [r4, r7]
 800d068:	f016 0608 	ands.w	r6, r6, #8
 800d06c:	d1f8      	bne.n	800d060 <_strtol_l.constprop.0+0x20>
 800d06e:	2c2d      	cmp	r4, #45	; 0x2d
 800d070:	d12f      	bne.n	800d0d2 <_strtol_l.constprop.0+0x92>
 800d072:	2601      	movs	r6, #1
 800d074:	782c      	ldrb	r4, [r5, #0]
 800d076:	1c85      	adds	r5, r0, #2
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d057      	beq.n	800d12c <_strtol_l.constprop.0+0xec>
 800d07c:	2b10      	cmp	r3, #16
 800d07e:	d109      	bne.n	800d094 <_strtol_l.constprop.0+0x54>
 800d080:	2c30      	cmp	r4, #48	; 0x30
 800d082:	d107      	bne.n	800d094 <_strtol_l.constprop.0+0x54>
 800d084:	7828      	ldrb	r0, [r5, #0]
 800d086:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d08a:	2858      	cmp	r0, #88	; 0x58
 800d08c:	d149      	bne.n	800d122 <_strtol_l.constprop.0+0xe2>
 800d08e:	2310      	movs	r3, #16
 800d090:	786c      	ldrb	r4, [r5, #1]
 800d092:	3502      	adds	r5, #2
 800d094:	2700      	movs	r7, #0
 800d096:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800d09a:	f10e 3eff 	add.w	lr, lr, #4294967295
 800d09e:	fbbe f9f3 	udiv	r9, lr, r3
 800d0a2:	4638      	mov	r0, r7
 800d0a4:	fb03 ea19 	mls	sl, r3, r9, lr
 800d0a8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d0ac:	f1bc 0f09 	cmp.w	ip, #9
 800d0b0:	d814      	bhi.n	800d0dc <_strtol_l.constprop.0+0x9c>
 800d0b2:	4664      	mov	r4, ip
 800d0b4:	42a3      	cmp	r3, r4
 800d0b6:	dd22      	ble.n	800d0fe <_strtol_l.constprop.0+0xbe>
 800d0b8:	2f00      	cmp	r7, #0
 800d0ba:	db1d      	blt.n	800d0f8 <_strtol_l.constprop.0+0xb8>
 800d0bc:	4581      	cmp	r9, r0
 800d0be:	d31b      	bcc.n	800d0f8 <_strtol_l.constprop.0+0xb8>
 800d0c0:	d101      	bne.n	800d0c6 <_strtol_l.constprop.0+0x86>
 800d0c2:	45a2      	cmp	sl, r4
 800d0c4:	db18      	blt.n	800d0f8 <_strtol_l.constprop.0+0xb8>
 800d0c6:	2701      	movs	r7, #1
 800d0c8:	fb00 4003 	mla	r0, r0, r3, r4
 800d0cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d0d0:	e7ea      	b.n	800d0a8 <_strtol_l.constprop.0+0x68>
 800d0d2:	2c2b      	cmp	r4, #43	; 0x2b
 800d0d4:	bf04      	itt	eq
 800d0d6:	782c      	ldrbeq	r4, [r5, #0]
 800d0d8:	1c85      	addeq	r5, r0, #2
 800d0da:	e7cd      	b.n	800d078 <_strtol_l.constprop.0+0x38>
 800d0dc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d0e0:	f1bc 0f19 	cmp.w	ip, #25
 800d0e4:	d801      	bhi.n	800d0ea <_strtol_l.constprop.0+0xaa>
 800d0e6:	3c37      	subs	r4, #55	; 0x37
 800d0e8:	e7e4      	b.n	800d0b4 <_strtol_l.constprop.0+0x74>
 800d0ea:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d0ee:	f1bc 0f19 	cmp.w	ip, #25
 800d0f2:	d804      	bhi.n	800d0fe <_strtol_l.constprop.0+0xbe>
 800d0f4:	3c57      	subs	r4, #87	; 0x57
 800d0f6:	e7dd      	b.n	800d0b4 <_strtol_l.constprop.0+0x74>
 800d0f8:	f04f 37ff 	mov.w	r7, #4294967295
 800d0fc:	e7e6      	b.n	800d0cc <_strtol_l.constprop.0+0x8c>
 800d0fe:	2f00      	cmp	r7, #0
 800d100:	da07      	bge.n	800d112 <_strtol_l.constprop.0+0xd2>
 800d102:	2322      	movs	r3, #34	; 0x22
 800d104:	4670      	mov	r0, lr
 800d106:	f8c8 3000 	str.w	r3, [r8]
 800d10a:	2a00      	cmp	r2, #0
 800d10c:	d0a4      	beq.n	800d058 <_strtol_l.constprop.0+0x18>
 800d10e:	1e69      	subs	r1, r5, #1
 800d110:	e005      	b.n	800d11e <_strtol_l.constprop.0+0xde>
 800d112:	b106      	cbz	r6, 800d116 <_strtol_l.constprop.0+0xd6>
 800d114:	4240      	negs	r0, r0
 800d116:	2a00      	cmp	r2, #0
 800d118:	d09e      	beq.n	800d058 <_strtol_l.constprop.0+0x18>
 800d11a:	2f00      	cmp	r7, #0
 800d11c:	d1f7      	bne.n	800d10e <_strtol_l.constprop.0+0xce>
 800d11e:	6011      	str	r1, [r2, #0]
 800d120:	e79a      	b.n	800d058 <_strtol_l.constprop.0+0x18>
 800d122:	2430      	movs	r4, #48	; 0x30
 800d124:	2b00      	cmp	r3, #0
 800d126:	d1b5      	bne.n	800d094 <_strtol_l.constprop.0+0x54>
 800d128:	2308      	movs	r3, #8
 800d12a:	e7b3      	b.n	800d094 <_strtol_l.constprop.0+0x54>
 800d12c:	2c30      	cmp	r4, #48	; 0x30
 800d12e:	d0a9      	beq.n	800d084 <_strtol_l.constprop.0+0x44>
 800d130:	230a      	movs	r3, #10
 800d132:	e7af      	b.n	800d094 <_strtol_l.constprop.0+0x54>
 800d134:	08011881 	.word	0x08011881

0800d138 <strtol>:
 800d138:	4613      	mov	r3, r2
 800d13a:	460a      	mov	r2, r1
 800d13c:	4601      	mov	r1, r0
 800d13e:	4802      	ldr	r0, [pc, #8]	; (800d148 <strtol+0x10>)
 800d140:	6800      	ldr	r0, [r0, #0]
 800d142:	f7ff bf7d 	b.w	800d040 <_strtol_l.constprop.0>
 800d146:	bf00      	nop
 800d148:	20000024 	.word	0x20000024

0800d14c <quorem>:
 800d14c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d150:	6903      	ldr	r3, [r0, #16]
 800d152:	690c      	ldr	r4, [r1, #16]
 800d154:	4607      	mov	r7, r0
 800d156:	42a3      	cmp	r3, r4
 800d158:	f2c0 8082 	blt.w	800d260 <quorem+0x114>
 800d15c:	3c01      	subs	r4, #1
 800d15e:	f100 0514 	add.w	r5, r0, #20
 800d162:	f101 0814 	add.w	r8, r1, #20
 800d166:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d16a:	9301      	str	r3, [sp, #4]
 800d16c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d170:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d174:	3301      	adds	r3, #1
 800d176:	429a      	cmp	r2, r3
 800d178:	fbb2 f6f3 	udiv	r6, r2, r3
 800d17c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d180:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d184:	d331      	bcc.n	800d1ea <quorem+0x9e>
 800d186:	f04f 0e00 	mov.w	lr, #0
 800d18a:	4640      	mov	r0, r8
 800d18c:	46ac      	mov	ip, r5
 800d18e:	46f2      	mov	sl, lr
 800d190:	f850 2b04 	ldr.w	r2, [r0], #4
 800d194:	b293      	uxth	r3, r2
 800d196:	fb06 e303 	mla	r3, r6, r3, lr
 800d19a:	0c12      	lsrs	r2, r2, #16
 800d19c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d1a0:	b29b      	uxth	r3, r3
 800d1a2:	fb06 e202 	mla	r2, r6, r2, lr
 800d1a6:	ebaa 0303 	sub.w	r3, sl, r3
 800d1aa:	f8dc a000 	ldr.w	sl, [ip]
 800d1ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d1b2:	fa1f fa8a 	uxth.w	sl, sl
 800d1b6:	4453      	add	r3, sl
 800d1b8:	f8dc a000 	ldr.w	sl, [ip]
 800d1bc:	b292      	uxth	r2, r2
 800d1be:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d1c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1cc:	4581      	cmp	r9, r0
 800d1ce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d1d2:	f84c 3b04 	str.w	r3, [ip], #4
 800d1d6:	d2db      	bcs.n	800d190 <quorem+0x44>
 800d1d8:	f855 300b 	ldr.w	r3, [r5, fp]
 800d1dc:	b92b      	cbnz	r3, 800d1ea <quorem+0x9e>
 800d1de:	9b01      	ldr	r3, [sp, #4]
 800d1e0:	3b04      	subs	r3, #4
 800d1e2:	429d      	cmp	r5, r3
 800d1e4:	461a      	mov	r2, r3
 800d1e6:	d32f      	bcc.n	800d248 <quorem+0xfc>
 800d1e8:	613c      	str	r4, [r7, #16]
 800d1ea:	4638      	mov	r0, r7
 800d1ec:	f001 f8c6 	bl	800e37c <__mcmp>
 800d1f0:	2800      	cmp	r0, #0
 800d1f2:	db25      	blt.n	800d240 <quorem+0xf4>
 800d1f4:	4628      	mov	r0, r5
 800d1f6:	f04f 0c00 	mov.w	ip, #0
 800d1fa:	3601      	adds	r6, #1
 800d1fc:	f858 1b04 	ldr.w	r1, [r8], #4
 800d200:	f8d0 e000 	ldr.w	lr, [r0]
 800d204:	b28b      	uxth	r3, r1
 800d206:	ebac 0303 	sub.w	r3, ip, r3
 800d20a:	fa1f f28e 	uxth.w	r2, lr
 800d20e:	4413      	add	r3, r2
 800d210:	0c0a      	lsrs	r2, r1, #16
 800d212:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d216:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d21a:	b29b      	uxth	r3, r3
 800d21c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d220:	45c1      	cmp	r9, r8
 800d222:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d226:	f840 3b04 	str.w	r3, [r0], #4
 800d22a:	d2e7      	bcs.n	800d1fc <quorem+0xb0>
 800d22c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d230:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d234:	b922      	cbnz	r2, 800d240 <quorem+0xf4>
 800d236:	3b04      	subs	r3, #4
 800d238:	429d      	cmp	r5, r3
 800d23a:	461a      	mov	r2, r3
 800d23c:	d30a      	bcc.n	800d254 <quorem+0x108>
 800d23e:	613c      	str	r4, [r7, #16]
 800d240:	4630      	mov	r0, r6
 800d242:	b003      	add	sp, #12
 800d244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d248:	6812      	ldr	r2, [r2, #0]
 800d24a:	3b04      	subs	r3, #4
 800d24c:	2a00      	cmp	r2, #0
 800d24e:	d1cb      	bne.n	800d1e8 <quorem+0x9c>
 800d250:	3c01      	subs	r4, #1
 800d252:	e7c6      	b.n	800d1e2 <quorem+0x96>
 800d254:	6812      	ldr	r2, [r2, #0]
 800d256:	3b04      	subs	r3, #4
 800d258:	2a00      	cmp	r2, #0
 800d25a:	d1f0      	bne.n	800d23e <quorem+0xf2>
 800d25c:	3c01      	subs	r4, #1
 800d25e:	e7eb      	b.n	800d238 <quorem+0xec>
 800d260:	2000      	movs	r0, #0
 800d262:	e7ee      	b.n	800d242 <quorem+0xf6>
 800d264:	0000      	movs	r0, r0
	...

0800d268 <_dtoa_r>:
 800d268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d26c:	4616      	mov	r6, r2
 800d26e:	461f      	mov	r7, r3
 800d270:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d272:	b099      	sub	sp, #100	; 0x64
 800d274:	4605      	mov	r5, r0
 800d276:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d27a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800d27e:	b974      	cbnz	r4, 800d29e <_dtoa_r+0x36>
 800d280:	2010      	movs	r0, #16
 800d282:	f7ff f8ed 	bl	800c460 <malloc>
 800d286:	4602      	mov	r2, r0
 800d288:	6268      	str	r0, [r5, #36]	; 0x24
 800d28a:	b920      	cbnz	r0, 800d296 <_dtoa_r+0x2e>
 800d28c:	21ea      	movs	r1, #234	; 0xea
 800d28e:	4ba8      	ldr	r3, [pc, #672]	; (800d530 <_dtoa_r+0x2c8>)
 800d290:	48a8      	ldr	r0, [pc, #672]	; (800d534 <_dtoa_r+0x2cc>)
 800d292:	f001 fae7 	bl	800e864 <__assert_func>
 800d296:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d29a:	6004      	str	r4, [r0, #0]
 800d29c:	60c4      	str	r4, [r0, #12]
 800d29e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d2a0:	6819      	ldr	r1, [r3, #0]
 800d2a2:	b151      	cbz	r1, 800d2ba <_dtoa_r+0x52>
 800d2a4:	685a      	ldr	r2, [r3, #4]
 800d2a6:	2301      	movs	r3, #1
 800d2a8:	4093      	lsls	r3, r2
 800d2aa:	604a      	str	r2, [r1, #4]
 800d2ac:	608b      	str	r3, [r1, #8]
 800d2ae:	4628      	mov	r0, r5
 800d2b0:	f000 fe26 	bl	800df00 <_Bfree>
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d2b8:	601a      	str	r2, [r3, #0]
 800d2ba:	1e3b      	subs	r3, r7, #0
 800d2bc:	bfaf      	iteee	ge
 800d2be:	2300      	movge	r3, #0
 800d2c0:	2201      	movlt	r2, #1
 800d2c2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d2c6:	9305      	strlt	r3, [sp, #20]
 800d2c8:	bfa8      	it	ge
 800d2ca:	f8c8 3000 	strge.w	r3, [r8]
 800d2ce:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d2d2:	4b99      	ldr	r3, [pc, #612]	; (800d538 <_dtoa_r+0x2d0>)
 800d2d4:	bfb8      	it	lt
 800d2d6:	f8c8 2000 	strlt.w	r2, [r8]
 800d2da:	ea33 0309 	bics.w	r3, r3, r9
 800d2de:	d119      	bne.n	800d314 <_dtoa_r+0xac>
 800d2e0:	f242 730f 	movw	r3, #9999	; 0x270f
 800d2e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d2e6:	6013      	str	r3, [r2, #0]
 800d2e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d2ec:	4333      	orrs	r3, r6
 800d2ee:	f000 857f 	beq.w	800ddf0 <_dtoa_r+0xb88>
 800d2f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d2f4:	b953      	cbnz	r3, 800d30c <_dtoa_r+0xa4>
 800d2f6:	4b91      	ldr	r3, [pc, #580]	; (800d53c <_dtoa_r+0x2d4>)
 800d2f8:	e022      	b.n	800d340 <_dtoa_r+0xd8>
 800d2fa:	4b91      	ldr	r3, [pc, #580]	; (800d540 <_dtoa_r+0x2d8>)
 800d2fc:	9303      	str	r3, [sp, #12]
 800d2fe:	3308      	adds	r3, #8
 800d300:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d302:	6013      	str	r3, [r2, #0]
 800d304:	9803      	ldr	r0, [sp, #12]
 800d306:	b019      	add	sp, #100	; 0x64
 800d308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d30c:	4b8b      	ldr	r3, [pc, #556]	; (800d53c <_dtoa_r+0x2d4>)
 800d30e:	9303      	str	r3, [sp, #12]
 800d310:	3303      	adds	r3, #3
 800d312:	e7f5      	b.n	800d300 <_dtoa_r+0x98>
 800d314:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d318:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800d31c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d320:	2200      	movs	r2, #0
 800d322:	2300      	movs	r3, #0
 800d324:	f7f3 fb4a 	bl	80009bc <__aeabi_dcmpeq>
 800d328:	4680      	mov	r8, r0
 800d32a:	b158      	cbz	r0, 800d344 <_dtoa_r+0xdc>
 800d32c:	2301      	movs	r3, #1
 800d32e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d330:	6013      	str	r3, [r2, #0]
 800d332:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d334:	2b00      	cmp	r3, #0
 800d336:	f000 8558 	beq.w	800ddea <_dtoa_r+0xb82>
 800d33a:	4882      	ldr	r0, [pc, #520]	; (800d544 <_dtoa_r+0x2dc>)
 800d33c:	6018      	str	r0, [r3, #0]
 800d33e:	1e43      	subs	r3, r0, #1
 800d340:	9303      	str	r3, [sp, #12]
 800d342:	e7df      	b.n	800d304 <_dtoa_r+0x9c>
 800d344:	ab16      	add	r3, sp, #88	; 0x58
 800d346:	9301      	str	r3, [sp, #4]
 800d348:	ab17      	add	r3, sp, #92	; 0x5c
 800d34a:	9300      	str	r3, [sp, #0]
 800d34c:	4628      	mov	r0, r5
 800d34e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d352:	f001 f8bb 	bl	800e4cc <__d2b>
 800d356:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d35a:	4683      	mov	fp, r0
 800d35c:	2c00      	cmp	r4, #0
 800d35e:	d07f      	beq.n	800d460 <_dtoa_r+0x1f8>
 800d360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d364:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d366:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800d36a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d36e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d372:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d376:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800d37a:	2200      	movs	r2, #0
 800d37c:	4b72      	ldr	r3, [pc, #456]	; (800d548 <_dtoa_r+0x2e0>)
 800d37e:	f7f2 fefd 	bl	800017c <__aeabi_dsub>
 800d382:	a365      	add	r3, pc, #404	; (adr r3, 800d518 <_dtoa_r+0x2b0>)
 800d384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d388:	f7f3 f8b0 	bl	80004ec <__aeabi_dmul>
 800d38c:	a364      	add	r3, pc, #400	; (adr r3, 800d520 <_dtoa_r+0x2b8>)
 800d38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d392:	f7f2 fef5 	bl	8000180 <__adddf3>
 800d396:	4606      	mov	r6, r0
 800d398:	4620      	mov	r0, r4
 800d39a:	460f      	mov	r7, r1
 800d39c:	f7f3 f83c 	bl	8000418 <__aeabi_i2d>
 800d3a0:	a361      	add	r3, pc, #388	; (adr r3, 800d528 <_dtoa_r+0x2c0>)
 800d3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a6:	f7f3 f8a1 	bl	80004ec <__aeabi_dmul>
 800d3aa:	4602      	mov	r2, r0
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	4630      	mov	r0, r6
 800d3b0:	4639      	mov	r1, r7
 800d3b2:	f7f2 fee5 	bl	8000180 <__adddf3>
 800d3b6:	4606      	mov	r6, r0
 800d3b8:	460f      	mov	r7, r1
 800d3ba:	f7f3 fb47 	bl	8000a4c <__aeabi_d2iz>
 800d3be:	2200      	movs	r2, #0
 800d3c0:	4682      	mov	sl, r0
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	4639      	mov	r1, r7
 800d3c8:	f7f3 fb02 	bl	80009d0 <__aeabi_dcmplt>
 800d3cc:	b148      	cbz	r0, 800d3e2 <_dtoa_r+0x17a>
 800d3ce:	4650      	mov	r0, sl
 800d3d0:	f7f3 f822 	bl	8000418 <__aeabi_i2d>
 800d3d4:	4632      	mov	r2, r6
 800d3d6:	463b      	mov	r3, r7
 800d3d8:	f7f3 faf0 	bl	80009bc <__aeabi_dcmpeq>
 800d3dc:	b908      	cbnz	r0, 800d3e2 <_dtoa_r+0x17a>
 800d3de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d3e2:	f1ba 0f16 	cmp.w	sl, #22
 800d3e6:	d858      	bhi.n	800d49a <_dtoa_r+0x232>
 800d3e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d3ec:	4b57      	ldr	r3, [pc, #348]	; (800d54c <_dtoa_r+0x2e4>)
 800d3ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f6:	f7f3 faeb 	bl	80009d0 <__aeabi_dcmplt>
 800d3fa:	2800      	cmp	r0, #0
 800d3fc:	d04f      	beq.n	800d49e <_dtoa_r+0x236>
 800d3fe:	2300      	movs	r3, #0
 800d400:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d404:	930f      	str	r3, [sp, #60]	; 0x3c
 800d406:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d408:	1b1c      	subs	r4, r3, r4
 800d40a:	1e63      	subs	r3, r4, #1
 800d40c:	9309      	str	r3, [sp, #36]	; 0x24
 800d40e:	bf49      	itett	mi
 800d410:	f1c4 0301 	rsbmi	r3, r4, #1
 800d414:	2300      	movpl	r3, #0
 800d416:	9306      	strmi	r3, [sp, #24]
 800d418:	2300      	movmi	r3, #0
 800d41a:	bf54      	ite	pl
 800d41c:	9306      	strpl	r3, [sp, #24]
 800d41e:	9309      	strmi	r3, [sp, #36]	; 0x24
 800d420:	f1ba 0f00 	cmp.w	sl, #0
 800d424:	db3d      	blt.n	800d4a2 <_dtoa_r+0x23a>
 800d426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d428:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d42c:	4453      	add	r3, sl
 800d42e:	9309      	str	r3, [sp, #36]	; 0x24
 800d430:	2300      	movs	r3, #0
 800d432:	930a      	str	r3, [sp, #40]	; 0x28
 800d434:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d436:	2b09      	cmp	r3, #9
 800d438:	f200 808c 	bhi.w	800d554 <_dtoa_r+0x2ec>
 800d43c:	2b05      	cmp	r3, #5
 800d43e:	bfc4      	itt	gt
 800d440:	3b04      	subgt	r3, #4
 800d442:	9322      	strgt	r3, [sp, #136]	; 0x88
 800d444:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d446:	bfc8      	it	gt
 800d448:	2400      	movgt	r4, #0
 800d44a:	f1a3 0302 	sub.w	r3, r3, #2
 800d44e:	bfd8      	it	le
 800d450:	2401      	movle	r4, #1
 800d452:	2b03      	cmp	r3, #3
 800d454:	f200 808a 	bhi.w	800d56c <_dtoa_r+0x304>
 800d458:	e8df f003 	tbb	[pc, r3]
 800d45c:	5b4d4f2d 	.word	0x5b4d4f2d
 800d460:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800d464:	441c      	add	r4, r3
 800d466:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800d46a:	2b20      	cmp	r3, #32
 800d46c:	bfc3      	ittte	gt
 800d46e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d472:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800d476:	fa09 f303 	lslgt.w	r3, r9, r3
 800d47a:	f1c3 0320 	rsble	r3, r3, #32
 800d47e:	bfc6      	itte	gt
 800d480:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d484:	4318      	orrgt	r0, r3
 800d486:	fa06 f003 	lslle.w	r0, r6, r3
 800d48a:	f7f2 ffb5 	bl	80003f8 <__aeabi_ui2d>
 800d48e:	2301      	movs	r3, #1
 800d490:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800d494:	3c01      	subs	r4, #1
 800d496:	9313      	str	r3, [sp, #76]	; 0x4c
 800d498:	e76f      	b.n	800d37a <_dtoa_r+0x112>
 800d49a:	2301      	movs	r3, #1
 800d49c:	e7b2      	b.n	800d404 <_dtoa_r+0x19c>
 800d49e:	900f      	str	r0, [sp, #60]	; 0x3c
 800d4a0:	e7b1      	b.n	800d406 <_dtoa_r+0x19e>
 800d4a2:	9b06      	ldr	r3, [sp, #24]
 800d4a4:	eba3 030a 	sub.w	r3, r3, sl
 800d4a8:	9306      	str	r3, [sp, #24]
 800d4aa:	f1ca 0300 	rsb	r3, sl, #0
 800d4ae:	930a      	str	r3, [sp, #40]	; 0x28
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	930e      	str	r3, [sp, #56]	; 0x38
 800d4b4:	e7be      	b.n	800d434 <_dtoa_r+0x1cc>
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d4ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	dc58      	bgt.n	800d572 <_dtoa_r+0x30a>
 800d4c0:	f04f 0901 	mov.w	r9, #1
 800d4c4:	464b      	mov	r3, r9
 800d4c6:	f8cd 9020 	str.w	r9, [sp, #32]
 800d4ca:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800d4d2:	6042      	str	r2, [r0, #4]
 800d4d4:	2204      	movs	r2, #4
 800d4d6:	f102 0614 	add.w	r6, r2, #20
 800d4da:	429e      	cmp	r6, r3
 800d4dc:	6841      	ldr	r1, [r0, #4]
 800d4de:	d94e      	bls.n	800d57e <_dtoa_r+0x316>
 800d4e0:	4628      	mov	r0, r5
 800d4e2:	f000 fccd 	bl	800de80 <_Balloc>
 800d4e6:	9003      	str	r0, [sp, #12]
 800d4e8:	2800      	cmp	r0, #0
 800d4ea:	d14c      	bne.n	800d586 <_dtoa_r+0x31e>
 800d4ec:	4602      	mov	r2, r0
 800d4ee:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d4f2:	4b17      	ldr	r3, [pc, #92]	; (800d550 <_dtoa_r+0x2e8>)
 800d4f4:	e6cc      	b.n	800d290 <_dtoa_r+0x28>
 800d4f6:	2301      	movs	r3, #1
 800d4f8:	e7de      	b.n	800d4b8 <_dtoa_r+0x250>
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	930b      	str	r3, [sp, #44]	; 0x2c
 800d4fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d500:	eb0a 0903 	add.w	r9, sl, r3
 800d504:	f109 0301 	add.w	r3, r9, #1
 800d508:	2b01      	cmp	r3, #1
 800d50a:	9308      	str	r3, [sp, #32]
 800d50c:	bfb8      	it	lt
 800d50e:	2301      	movlt	r3, #1
 800d510:	e7dd      	b.n	800d4ce <_dtoa_r+0x266>
 800d512:	2301      	movs	r3, #1
 800d514:	e7f2      	b.n	800d4fc <_dtoa_r+0x294>
 800d516:	bf00      	nop
 800d518:	636f4361 	.word	0x636f4361
 800d51c:	3fd287a7 	.word	0x3fd287a7
 800d520:	8b60c8b3 	.word	0x8b60c8b3
 800d524:	3fc68a28 	.word	0x3fc68a28
 800d528:	509f79fb 	.word	0x509f79fb
 800d52c:	3fd34413 	.word	0x3fd34413
 800d530:	080119c9 	.word	0x080119c9
 800d534:	080119e0 	.word	0x080119e0
 800d538:	7ff00000 	.word	0x7ff00000
 800d53c:	080119c5 	.word	0x080119c5
 800d540:	080119bc 	.word	0x080119bc
 800d544:	08011999 	.word	0x08011999
 800d548:	3ff80000 	.word	0x3ff80000
 800d54c:	08011ad0 	.word	0x08011ad0
 800d550:	08011a3b 	.word	0x08011a3b
 800d554:	2401      	movs	r4, #1
 800d556:	2300      	movs	r3, #0
 800d558:	940b      	str	r4, [sp, #44]	; 0x2c
 800d55a:	9322      	str	r3, [sp, #136]	; 0x88
 800d55c:	f04f 39ff 	mov.w	r9, #4294967295
 800d560:	2200      	movs	r2, #0
 800d562:	2312      	movs	r3, #18
 800d564:	f8cd 9020 	str.w	r9, [sp, #32]
 800d568:	9223      	str	r2, [sp, #140]	; 0x8c
 800d56a:	e7b0      	b.n	800d4ce <_dtoa_r+0x266>
 800d56c:	2301      	movs	r3, #1
 800d56e:	930b      	str	r3, [sp, #44]	; 0x2c
 800d570:	e7f4      	b.n	800d55c <_dtoa_r+0x2f4>
 800d572:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800d576:	464b      	mov	r3, r9
 800d578:	f8cd 9020 	str.w	r9, [sp, #32]
 800d57c:	e7a7      	b.n	800d4ce <_dtoa_r+0x266>
 800d57e:	3101      	adds	r1, #1
 800d580:	6041      	str	r1, [r0, #4]
 800d582:	0052      	lsls	r2, r2, #1
 800d584:	e7a7      	b.n	800d4d6 <_dtoa_r+0x26e>
 800d586:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d588:	9a03      	ldr	r2, [sp, #12]
 800d58a:	601a      	str	r2, [r3, #0]
 800d58c:	9b08      	ldr	r3, [sp, #32]
 800d58e:	2b0e      	cmp	r3, #14
 800d590:	f200 80a8 	bhi.w	800d6e4 <_dtoa_r+0x47c>
 800d594:	2c00      	cmp	r4, #0
 800d596:	f000 80a5 	beq.w	800d6e4 <_dtoa_r+0x47c>
 800d59a:	f1ba 0f00 	cmp.w	sl, #0
 800d59e:	dd34      	ble.n	800d60a <_dtoa_r+0x3a2>
 800d5a0:	4a9a      	ldr	r2, [pc, #616]	; (800d80c <_dtoa_r+0x5a4>)
 800d5a2:	f00a 030f 	and.w	r3, sl, #15
 800d5a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d5aa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d5ae:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d5b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d5b6:	ea4f 142a 	mov.w	r4, sl, asr #4
 800d5ba:	d016      	beq.n	800d5ea <_dtoa_r+0x382>
 800d5bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d5c0:	4b93      	ldr	r3, [pc, #588]	; (800d810 <_dtoa_r+0x5a8>)
 800d5c2:	2703      	movs	r7, #3
 800d5c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d5c8:	f7f3 f8ba 	bl	8000740 <__aeabi_ddiv>
 800d5cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5d0:	f004 040f 	and.w	r4, r4, #15
 800d5d4:	4e8e      	ldr	r6, [pc, #568]	; (800d810 <_dtoa_r+0x5a8>)
 800d5d6:	b954      	cbnz	r4, 800d5ee <_dtoa_r+0x386>
 800d5d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d5dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d5e0:	f7f3 f8ae 	bl	8000740 <__aeabi_ddiv>
 800d5e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5e8:	e029      	b.n	800d63e <_dtoa_r+0x3d6>
 800d5ea:	2702      	movs	r7, #2
 800d5ec:	e7f2      	b.n	800d5d4 <_dtoa_r+0x36c>
 800d5ee:	07e1      	lsls	r1, r4, #31
 800d5f0:	d508      	bpl.n	800d604 <_dtoa_r+0x39c>
 800d5f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d5f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d5fa:	f7f2 ff77 	bl	80004ec <__aeabi_dmul>
 800d5fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d602:	3701      	adds	r7, #1
 800d604:	1064      	asrs	r4, r4, #1
 800d606:	3608      	adds	r6, #8
 800d608:	e7e5      	b.n	800d5d6 <_dtoa_r+0x36e>
 800d60a:	f000 80a5 	beq.w	800d758 <_dtoa_r+0x4f0>
 800d60e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d612:	f1ca 0400 	rsb	r4, sl, #0
 800d616:	4b7d      	ldr	r3, [pc, #500]	; (800d80c <_dtoa_r+0x5a4>)
 800d618:	f004 020f 	and.w	r2, r4, #15
 800d61c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d624:	f7f2 ff62 	bl	80004ec <__aeabi_dmul>
 800d628:	2702      	movs	r7, #2
 800d62a:	2300      	movs	r3, #0
 800d62c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d630:	4e77      	ldr	r6, [pc, #476]	; (800d810 <_dtoa_r+0x5a8>)
 800d632:	1124      	asrs	r4, r4, #4
 800d634:	2c00      	cmp	r4, #0
 800d636:	f040 8084 	bne.w	800d742 <_dtoa_r+0x4da>
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d1d2      	bne.n	800d5e4 <_dtoa_r+0x37c>
 800d63e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d640:	2b00      	cmp	r3, #0
 800d642:	f000 808b 	beq.w	800d75c <_dtoa_r+0x4f4>
 800d646:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d64a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d64e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d652:	2200      	movs	r2, #0
 800d654:	4b6f      	ldr	r3, [pc, #444]	; (800d814 <_dtoa_r+0x5ac>)
 800d656:	f7f3 f9bb 	bl	80009d0 <__aeabi_dcmplt>
 800d65a:	2800      	cmp	r0, #0
 800d65c:	d07e      	beq.n	800d75c <_dtoa_r+0x4f4>
 800d65e:	9b08      	ldr	r3, [sp, #32]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d07b      	beq.n	800d75c <_dtoa_r+0x4f4>
 800d664:	f1b9 0f00 	cmp.w	r9, #0
 800d668:	dd38      	ble.n	800d6dc <_dtoa_r+0x474>
 800d66a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d66e:	2200      	movs	r2, #0
 800d670:	4b69      	ldr	r3, [pc, #420]	; (800d818 <_dtoa_r+0x5b0>)
 800d672:	f7f2 ff3b 	bl	80004ec <__aeabi_dmul>
 800d676:	464c      	mov	r4, r9
 800d678:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d67c:	f10a 38ff 	add.w	r8, sl, #4294967295
 800d680:	3701      	adds	r7, #1
 800d682:	4638      	mov	r0, r7
 800d684:	f7f2 fec8 	bl	8000418 <__aeabi_i2d>
 800d688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d68c:	f7f2 ff2e 	bl	80004ec <__aeabi_dmul>
 800d690:	2200      	movs	r2, #0
 800d692:	4b62      	ldr	r3, [pc, #392]	; (800d81c <_dtoa_r+0x5b4>)
 800d694:	f7f2 fd74 	bl	8000180 <__adddf3>
 800d698:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d69c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d6a0:	9611      	str	r6, [sp, #68]	; 0x44
 800d6a2:	2c00      	cmp	r4, #0
 800d6a4:	d15d      	bne.n	800d762 <_dtoa_r+0x4fa>
 800d6a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	4b5c      	ldr	r3, [pc, #368]	; (800d820 <_dtoa_r+0x5b8>)
 800d6ae:	f7f2 fd65 	bl	800017c <__aeabi_dsub>
 800d6b2:	4602      	mov	r2, r0
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d6ba:	4633      	mov	r3, r6
 800d6bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d6be:	f7f3 f9a5 	bl	8000a0c <__aeabi_dcmpgt>
 800d6c2:	2800      	cmp	r0, #0
 800d6c4:	f040 829c 	bne.w	800dc00 <_dtoa_r+0x998>
 800d6c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d6ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d6d2:	f7f3 f97d 	bl	80009d0 <__aeabi_dcmplt>
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	f040 8290 	bne.w	800dbfc <_dtoa_r+0x994>
 800d6dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800d6e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d6e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	f2c0 8152 	blt.w	800d990 <_dtoa_r+0x728>
 800d6ec:	f1ba 0f0e 	cmp.w	sl, #14
 800d6f0:	f300 814e 	bgt.w	800d990 <_dtoa_r+0x728>
 800d6f4:	4b45      	ldr	r3, [pc, #276]	; (800d80c <_dtoa_r+0x5a4>)
 800d6f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d6fa:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d6fe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800d702:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d704:	2b00      	cmp	r3, #0
 800d706:	f280 80db 	bge.w	800d8c0 <_dtoa_r+0x658>
 800d70a:	9b08      	ldr	r3, [sp, #32]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	f300 80d7 	bgt.w	800d8c0 <_dtoa_r+0x658>
 800d712:	f040 8272 	bne.w	800dbfa <_dtoa_r+0x992>
 800d716:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d71a:	2200      	movs	r2, #0
 800d71c:	4b40      	ldr	r3, [pc, #256]	; (800d820 <_dtoa_r+0x5b8>)
 800d71e:	f7f2 fee5 	bl	80004ec <__aeabi_dmul>
 800d722:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d726:	f7f3 f967 	bl	80009f8 <__aeabi_dcmpge>
 800d72a:	9c08      	ldr	r4, [sp, #32]
 800d72c:	4626      	mov	r6, r4
 800d72e:	2800      	cmp	r0, #0
 800d730:	f040 8248 	bne.w	800dbc4 <_dtoa_r+0x95c>
 800d734:	2331      	movs	r3, #49	; 0x31
 800d736:	9f03      	ldr	r7, [sp, #12]
 800d738:	f10a 0a01 	add.w	sl, sl, #1
 800d73c:	f807 3b01 	strb.w	r3, [r7], #1
 800d740:	e244      	b.n	800dbcc <_dtoa_r+0x964>
 800d742:	07e2      	lsls	r2, r4, #31
 800d744:	d505      	bpl.n	800d752 <_dtoa_r+0x4ea>
 800d746:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d74a:	f7f2 fecf 	bl	80004ec <__aeabi_dmul>
 800d74e:	2301      	movs	r3, #1
 800d750:	3701      	adds	r7, #1
 800d752:	1064      	asrs	r4, r4, #1
 800d754:	3608      	adds	r6, #8
 800d756:	e76d      	b.n	800d634 <_dtoa_r+0x3cc>
 800d758:	2702      	movs	r7, #2
 800d75a:	e770      	b.n	800d63e <_dtoa_r+0x3d6>
 800d75c:	46d0      	mov	r8, sl
 800d75e:	9c08      	ldr	r4, [sp, #32]
 800d760:	e78f      	b.n	800d682 <_dtoa_r+0x41a>
 800d762:	9903      	ldr	r1, [sp, #12]
 800d764:	4b29      	ldr	r3, [pc, #164]	; (800d80c <_dtoa_r+0x5a4>)
 800d766:	4421      	add	r1, r4
 800d768:	9112      	str	r1, [sp, #72]	; 0x48
 800d76a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d76c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d770:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800d774:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d778:	2900      	cmp	r1, #0
 800d77a:	d055      	beq.n	800d828 <_dtoa_r+0x5c0>
 800d77c:	2000      	movs	r0, #0
 800d77e:	4929      	ldr	r1, [pc, #164]	; (800d824 <_dtoa_r+0x5bc>)
 800d780:	f7f2 ffde 	bl	8000740 <__aeabi_ddiv>
 800d784:	463b      	mov	r3, r7
 800d786:	4632      	mov	r2, r6
 800d788:	f7f2 fcf8 	bl	800017c <__aeabi_dsub>
 800d78c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d790:	9f03      	ldr	r7, [sp, #12]
 800d792:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d796:	f7f3 f959 	bl	8000a4c <__aeabi_d2iz>
 800d79a:	4604      	mov	r4, r0
 800d79c:	f7f2 fe3c 	bl	8000418 <__aeabi_i2d>
 800d7a0:	4602      	mov	r2, r0
 800d7a2:	460b      	mov	r3, r1
 800d7a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7a8:	f7f2 fce8 	bl	800017c <__aeabi_dsub>
 800d7ac:	4602      	mov	r2, r0
 800d7ae:	460b      	mov	r3, r1
 800d7b0:	3430      	adds	r4, #48	; 0x30
 800d7b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d7b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d7ba:	f807 4b01 	strb.w	r4, [r7], #1
 800d7be:	f7f3 f907 	bl	80009d0 <__aeabi_dcmplt>
 800d7c2:	2800      	cmp	r0, #0
 800d7c4:	d174      	bne.n	800d8b0 <_dtoa_r+0x648>
 800d7c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d7ca:	2000      	movs	r0, #0
 800d7cc:	4911      	ldr	r1, [pc, #68]	; (800d814 <_dtoa_r+0x5ac>)
 800d7ce:	f7f2 fcd5 	bl	800017c <__aeabi_dsub>
 800d7d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d7d6:	f7f3 f8fb 	bl	80009d0 <__aeabi_dcmplt>
 800d7da:	2800      	cmp	r0, #0
 800d7dc:	f040 80b7 	bne.w	800d94e <_dtoa_r+0x6e6>
 800d7e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d7e2:	429f      	cmp	r7, r3
 800d7e4:	f43f af7a 	beq.w	800d6dc <_dtoa_r+0x474>
 800d7e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	4b0a      	ldr	r3, [pc, #40]	; (800d818 <_dtoa_r+0x5b0>)
 800d7f0:	f7f2 fe7c 	bl	80004ec <__aeabi_dmul>
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d7fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7fe:	4b06      	ldr	r3, [pc, #24]	; (800d818 <_dtoa_r+0x5b0>)
 800d800:	f7f2 fe74 	bl	80004ec <__aeabi_dmul>
 800d804:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d808:	e7c3      	b.n	800d792 <_dtoa_r+0x52a>
 800d80a:	bf00      	nop
 800d80c:	08011ad0 	.word	0x08011ad0
 800d810:	08011aa8 	.word	0x08011aa8
 800d814:	3ff00000 	.word	0x3ff00000
 800d818:	40240000 	.word	0x40240000
 800d81c:	401c0000 	.word	0x401c0000
 800d820:	40140000 	.word	0x40140000
 800d824:	3fe00000 	.word	0x3fe00000
 800d828:	4630      	mov	r0, r6
 800d82a:	4639      	mov	r1, r7
 800d82c:	f7f2 fe5e 	bl	80004ec <__aeabi_dmul>
 800d830:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d832:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d836:	9c03      	ldr	r4, [sp, #12]
 800d838:	9314      	str	r3, [sp, #80]	; 0x50
 800d83a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d83e:	f7f3 f905 	bl	8000a4c <__aeabi_d2iz>
 800d842:	9015      	str	r0, [sp, #84]	; 0x54
 800d844:	f7f2 fde8 	bl	8000418 <__aeabi_i2d>
 800d848:	4602      	mov	r2, r0
 800d84a:	460b      	mov	r3, r1
 800d84c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d850:	f7f2 fc94 	bl	800017c <__aeabi_dsub>
 800d854:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d856:	4606      	mov	r6, r0
 800d858:	3330      	adds	r3, #48	; 0x30
 800d85a:	f804 3b01 	strb.w	r3, [r4], #1
 800d85e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d860:	460f      	mov	r7, r1
 800d862:	429c      	cmp	r4, r3
 800d864:	f04f 0200 	mov.w	r2, #0
 800d868:	d124      	bne.n	800d8b4 <_dtoa_r+0x64c>
 800d86a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d86e:	4bb0      	ldr	r3, [pc, #704]	; (800db30 <_dtoa_r+0x8c8>)
 800d870:	f7f2 fc86 	bl	8000180 <__adddf3>
 800d874:	4602      	mov	r2, r0
 800d876:	460b      	mov	r3, r1
 800d878:	4630      	mov	r0, r6
 800d87a:	4639      	mov	r1, r7
 800d87c:	f7f3 f8c6 	bl	8000a0c <__aeabi_dcmpgt>
 800d880:	2800      	cmp	r0, #0
 800d882:	d163      	bne.n	800d94c <_dtoa_r+0x6e4>
 800d884:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d888:	2000      	movs	r0, #0
 800d88a:	49a9      	ldr	r1, [pc, #676]	; (800db30 <_dtoa_r+0x8c8>)
 800d88c:	f7f2 fc76 	bl	800017c <__aeabi_dsub>
 800d890:	4602      	mov	r2, r0
 800d892:	460b      	mov	r3, r1
 800d894:	4630      	mov	r0, r6
 800d896:	4639      	mov	r1, r7
 800d898:	f7f3 f89a 	bl	80009d0 <__aeabi_dcmplt>
 800d89c:	2800      	cmp	r0, #0
 800d89e:	f43f af1d 	beq.w	800d6dc <_dtoa_r+0x474>
 800d8a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800d8a4:	1e7b      	subs	r3, r7, #1
 800d8a6:	9314      	str	r3, [sp, #80]	; 0x50
 800d8a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800d8ac:	2b30      	cmp	r3, #48	; 0x30
 800d8ae:	d0f8      	beq.n	800d8a2 <_dtoa_r+0x63a>
 800d8b0:	46c2      	mov	sl, r8
 800d8b2:	e03b      	b.n	800d92c <_dtoa_r+0x6c4>
 800d8b4:	4b9f      	ldr	r3, [pc, #636]	; (800db34 <_dtoa_r+0x8cc>)
 800d8b6:	f7f2 fe19 	bl	80004ec <__aeabi_dmul>
 800d8ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8be:	e7bc      	b.n	800d83a <_dtoa_r+0x5d2>
 800d8c0:	9f03      	ldr	r7, [sp, #12]
 800d8c2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800d8c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d8ca:	4640      	mov	r0, r8
 800d8cc:	4649      	mov	r1, r9
 800d8ce:	f7f2 ff37 	bl	8000740 <__aeabi_ddiv>
 800d8d2:	f7f3 f8bb 	bl	8000a4c <__aeabi_d2iz>
 800d8d6:	4604      	mov	r4, r0
 800d8d8:	f7f2 fd9e 	bl	8000418 <__aeabi_i2d>
 800d8dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d8e0:	f7f2 fe04 	bl	80004ec <__aeabi_dmul>
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	460b      	mov	r3, r1
 800d8e8:	4640      	mov	r0, r8
 800d8ea:	4649      	mov	r1, r9
 800d8ec:	f7f2 fc46 	bl	800017c <__aeabi_dsub>
 800d8f0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800d8f4:	f807 6b01 	strb.w	r6, [r7], #1
 800d8f8:	9e03      	ldr	r6, [sp, #12]
 800d8fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 800d8fe:	1bbe      	subs	r6, r7, r6
 800d900:	45b4      	cmp	ip, r6
 800d902:	4602      	mov	r2, r0
 800d904:	460b      	mov	r3, r1
 800d906:	d136      	bne.n	800d976 <_dtoa_r+0x70e>
 800d908:	f7f2 fc3a 	bl	8000180 <__adddf3>
 800d90c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d910:	4680      	mov	r8, r0
 800d912:	4689      	mov	r9, r1
 800d914:	f7f3 f87a 	bl	8000a0c <__aeabi_dcmpgt>
 800d918:	bb58      	cbnz	r0, 800d972 <_dtoa_r+0x70a>
 800d91a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d91e:	4640      	mov	r0, r8
 800d920:	4649      	mov	r1, r9
 800d922:	f7f3 f84b 	bl	80009bc <__aeabi_dcmpeq>
 800d926:	b108      	cbz	r0, 800d92c <_dtoa_r+0x6c4>
 800d928:	07e1      	lsls	r1, r4, #31
 800d92a:	d422      	bmi.n	800d972 <_dtoa_r+0x70a>
 800d92c:	4628      	mov	r0, r5
 800d92e:	4659      	mov	r1, fp
 800d930:	f000 fae6 	bl	800df00 <_Bfree>
 800d934:	2300      	movs	r3, #0
 800d936:	703b      	strb	r3, [r7, #0]
 800d938:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d93a:	f10a 0001 	add.w	r0, sl, #1
 800d93e:	6018      	str	r0, [r3, #0]
 800d940:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d942:	2b00      	cmp	r3, #0
 800d944:	f43f acde 	beq.w	800d304 <_dtoa_r+0x9c>
 800d948:	601f      	str	r7, [r3, #0]
 800d94a:	e4db      	b.n	800d304 <_dtoa_r+0x9c>
 800d94c:	4627      	mov	r7, r4
 800d94e:	463b      	mov	r3, r7
 800d950:	461f      	mov	r7, r3
 800d952:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d956:	2a39      	cmp	r2, #57	; 0x39
 800d958:	d107      	bne.n	800d96a <_dtoa_r+0x702>
 800d95a:	9a03      	ldr	r2, [sp, #12]
 800d95c:	429a      	cmp	r2, r3
 800d95e:	d1f7      	bne.n	800d950 <_dtoa_r+0x6e8>
 800d960:	2230      	movs	r2, #48	; 0x30
 800d962:	9903      	ldr	r1, [sp, #12]
 800d964:	f108 0801 	add.w	r8, r8, #1
 800d968:	700a      	strb	r2, [r1, #0]
 800d96a:	781a      	ldrb	r2, [r3, #0]
 800d96c:	3201      	adds	r2, #1
 800d96e:	701a      	strb	r2, [r3, #0]
 800d970:	e79e      	b.n	800d8b0 <_dtoa_r+0x648>
 800d972:	46d0      	mov	r8, sl
 800d974:	e7eb      	b.n	800d94e <_dtoa_r+0x6e6>
 800d976:	2200      	movs	r2, #0
 800d978:	4b6e      	ldr	r3, [pc, #440]	; (800db34 <_dtoa_r+0x8cc>)
 800d97a:	f7f2 fdb7 	bl	80004ec <__aeabi_dmul>
 800d97e:	2200      	movs	r2, #0
 800d980:	2300      	movs	r3, #0
 800d982:	4680      	mov	r8, r0
 800d984:	4689      	mov	r9, r1
 800d986:	f7f3 f819 	bl	80009bc <__aeabi_dcmpeq>
 800d98a:	2800      	cmp	r0, #0
 800d98c:	d09b      	beq.n	800d8c6 <_dtoa_r+0x65e>
 800d98e:	e7cd      	b.n	800d92c <_dtoa_r+0x6c4>
 800d990:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d992:	2a00      	cmp	r2, #0
 800d994:	f000 80d0 	beq.w	800db38 <_dtoa_r+0x8d0>
 800d998:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d99a:	2a01      	cmp	r2, #1
 800d99c:	f300 80ae 	bgt.w	800dafc <_dtoa_r+0x894>
 800d9a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d9a2:	2a00      	cmp	r2, #0
 800d9a4:	f000 80a6 	beq.w	800daf4 <_dtoa_r+0x88c>
 800d9a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d9ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d9ae:	9f06      	ldr	r7, [sp, #24]
 800d9b0:	9a06      	ldr	r2, [sp, #24]
 800d9b2:	2101      	movs	r1, #1
 800d9b4:	441a      	add	r2, r3
 800d9b6:	9206      	str	r2, [sp, #24]
 800d9b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9ba:	4628      	mov	r0, r5
 800d9bc:	441a      	add	r2, r3
 800d9be:	9209      	str	r2, [sp, #36]	; 0x24
 800d9c0:	f000 fb54 	bl	800e06c <__i2b>
 800d9c4:	4606      	mov	r6, r0
 800d9c6:	2f00      	cmp	r7, #0
 800d9c8:	dd0c      	ble.n	800d9e4 <_dtoa_r+0x77c>
 800d9ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	dd09      	ble.n	800d9e4 <_dtoa_r+0x77c>
 800d9d0:	42bb      	cmp	r3, r7
 800d9d2:	bfa8      	it	ge
 800d9d4:	463b      	movge	r3, r7
 800d9d6:	9a06      	ldr	r2, [sp, #24]
 800d9d8:	1aff      	subs	r7, r7, r3
 800d9da:	1ad2      	subs	r2, r2, r3
 800d9dc:	9206      	str	r2, [sp, #24]
 800d9de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9e0:	1ad3      	subs	r3, r2, r3
 800d9e2:	9309      	str	r3, [sp, #36]	; 0x24
 800d9e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9e6:	b1f3      	cbz	r3, 800da26 <_dtoa_r+0x7be>
 800d9e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	f000 80a8 	beq.w	800db40 <_dtoa_r+0x8d8>
 800d9f0:	2c00      	cmp	r4, #0
 800d9f2:	dd10      	ble.n	800da16 <_dtoa_r+0x7ae>
 800d9f4:	4631      	mov	r1, r6
 800d9f6:	4622      	mov	r2, r4
 800d9f8:	4628      	mov	r0, r5
 800d9fa:	f000 fbf5 	bl	800e1e8 <__pow5mult>
 800d9fe:	465a      	mov	r2, fp
 800da00:	4601      	mov	r1, r0
 800da02:	4606      	mov	r6, r0
 800da04:	4628      	mov	r0, r5
 800da06:	f000 fb47 	bl	800e098 <__multiply>
 800da0a:	4680      	mov	r8, r0
 800da0c:	4659      	mov	r1, fp
 800da0e:	4628      	mov	r0, r5
 800da10:	f000 fa76 	bl	800df00 <_Bfree>
 800da14:	46c3      	mov	fp, r8
 800da16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da18:	1b1a      	subs	r2, r3, r4
 800da1a:	d004      	beq.n	800da26 <_dtoa_r+0x7be>
 800da1c:	4659      	mov	r1, fp
 800da1e:	4628      	mov	r0, r5
 800da20:	f000 fbe2 	bl	800e1e8 <__pow5mult>
 800da24:	4683      	mov	fp, r0
 800da26:	2101      	movs	r1, #1
 800da28:	4628      	mov	r0, r5
 800da2a:	f000 fb1f 	bl	800e06c <__i2b>
 800da2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da30:	4604      	mov	r4, r0
 800da32:	2b00      	cmp	r3, #0
 800da34:	f340 8086 	ble.w	800db44 <_dtoa_r+0x8dc>
 800da38:	461a      	mov	r2, r3
 800da3a:	4601      	mov	r1, r0
 800da3c:	4628      	mov	r0, r5
 800da3e:	f000 fbd3 	bl	800e1e8 <__pow5mult>
 800da42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800da44:	4604      	mov	r4, r0
 800da46:	2b01      	cmp	r3, #1
 800da48:	dd7f      	ble.n	800db4a <_dtoa_r+0x8e2>
 800da4a:	f04f 0800 	mov.w	r8, #0
 800da4e:	6923      	ldr	r3, [r4, #16]
 800da50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800da54:	6918      	ldr	r0, [r3, #16]
 800da56:	f000 fabb 	bl	800dfd0 <__hi0bits>
 800da5a:	f1c0 0020 	rsb	r0, r0, #32
 800da5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da60:	4418      	add	r0, r3
 800da62:	f010 001f 	ands.w	r0, r0, #31
 800da66:	f000 8092 	beq.w	800db8e <_dtoa_r+0x926>
 800da6a:	f1c0 0320 	rsb	r3, r0, #32
 800da6e:	2b04      	cmp	r3, #4
 800da70:	f340 808a 	ble.w	800db88 <_dtoa_r+0x920>
 800da74:	f1c0 001c 	rsb	r0, r0, #28
 800da78:	9b06      	ldr	r3, [sp, #24]
 800da7a:	4407      	add	r7, r0
 800da7c:	4403      	add	r3, r0
 800da7e:	9306      	str	r3, [sp, #24]
 800da80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da82:	4403      	add	r3, r0
 800da84:	9309      	str	r3, [sp, #36]	; 0x24
 800da86:	9b06      	ldr	r3, [sp, #24]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	dd05      	ble.n	800da98 <_dtoa_r+0x830>
 800da8c:	4659      	mov	r1, fp
 800da8e:	461a      	mov	r2, r3
 800da90:	4628      	mov	r0, r5
 800da92:	f000 fc03 	bl	800e29c <__lshift>
 800da96:	4683      	mov	fp, r0
 800da98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	dd05      	ble.n	800daaa <_dtoa_r+0x842>
 800da9e:	4621      	mov	r1, r4
 800daa0:	461a      	mov	r2, r3
 800daa2:	4628      	mov	r0, r5
 800daa4:	f000 fbfa 	bl	800e29c <__lshift>
 800daa8:	4604      	mov	r4, r0
 800daaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800daac:	2b00      	cmp	r3, #0
 800daae:	d070      	beq.n	800db92 <_dtoa_r+0x92a>
 800dab0:	4621      	mov	r1, r4
 800dab2:	4658      	mov	r0, fp
 800dab4:	f000 fc62 	bl	800e37c <__mcmp>
 800dab8:	2800      	cmp	r0, #0
 800daba:	da6a      	bge.n	800db92 <_dtoa_r+0x92a>
 800dabc:	2300      	movs	r3, #0
 800dabe:	4659      	mov	r1, fp
 800dac0:	220a      	movs	r2, #10
 800dac2:	4628      	mov	r0, r5
 800dac4:	f000 fa3e 	bl	800df44 <__multadd>
 800dac8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800daca:	4683      	mov	fp, r0
 800dacc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	f000 8194 	beq.w	800ddfe <_dtoa_r+0xb96>
 800dad6:	4631      	mov	r1, r6
 800dad8:	2300      	movs	r3, #0
 800dada:	220a      	movs	r2, #10
 800dadc:	4628      	mov	r0, r5
 800dade:	f000 fa31 	bl	800df44 <__multadd>
 800dae2:	f1b9 0f00 	cmp.w	r9, #0
 800dae6:	4606      	mov	r6, r0
 800dae8:	f300 8093 	bgt.w	800dc12 <_dtoa_r+0x9aa>
 800daec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800daee:	2b02      	cmp	r3, #2
 800daf0:	dc57      	bgt.n	800dba2 <_dtoa_r+0x93a>
 800daf2:	e08e      	b.n	800dc12 <_dtoa_r+0x9aa>
 800daf4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800daf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dafa:	e757      	b.n	800d9ac <_dtoa_r+0x744>
 800dafc:	9b08      	ldr	r3, [sp, #32]
 800dafe:	1e5c      	subs	r4, r3, #1
 800db00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db02:	42a3      	cmp	r3, r4
 800db04:	bfb7      	itett	lt
 800db06:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800db08:	1b1c      	subge	r4, r3, r4
 800db0a:	1ae2      	sublt	r2, r4, r3
 800db0c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800db0e:	bfbe      	ittt	lt
 800db10:	940a      	strlt	r4, [sp, #40]	; 0x28
 800db12:	189b      	addlt	r3, r3, r2
 800db14:	930e      	strlt	r3, [sp, #56]	; 0x38
 800db16:	9b08      	ldr	r3, [sp, #32]
 800db18:	bfb8      	it	lt
 800db1a:	2400      	movlt	r4, #0
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	bfbb      	ittet	lt
 800db20:	9b06      	ldrlt	r3, [sp, #24]
 800db22:	9a08      	ldrlt	r2, [sp, #32]
 800db24:	9f06      	ldrge	r7, [sp, #24]
 800db26:	1a9f      	sublt	r7, r3, r2
 800db28:	bfac      	ite	ge
 800db2a:	9b08      	ldrge	r3, [sp, #32]
 800db2c:	2300      	movlt	r3, #0
 800db2e:	e73f      	b.n	800d9b0 <_dtoa_r+0x748>
 800db30:	3fe00000 	.word	0x3fe00000
 800db34:	40240000 	.word	0x40240000
 800db38:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800db3a:	9f06      	ldr	r7, [sp, #24]
 800db3c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800db3e:	e742      	b.n	800d9c6 <_dtoa_r+0x75e>
 800db40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db42:	e76b      	b.n	800da1c <_dtoa_r+0x7b4>
 800db44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800db46:	2b01      	cmp	r3, #1
 800db48:	dc19      	bgt.n	800db7e <_dtoa_r+0x916>
 800db4a:	9b04      	ldr	r3, [sp, #16]
 800db4c:	b9bb      	cbnz	r3, 800db7e <_dtoa_r+0x916>
 800db4e:	9b05      	ldr	r3, [sp, #20]
 800db50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db54:	b99b      	cbnz	r3, 800db7e <_dtoa_r+0x916>
 800db56:	9b05      	ldr	r3, [sp, #20]
 800db58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800db5c:	0d1b      	lsrs	r3, r3, #20
 800db5e:	051b      	lsls	r3, r3, #20
 800db60:	b183      	cbz	r3, 800db84 <_dtoa_r+0x91c>
 800db62:	f04f 0801 	mov.w	r8, #1
 800db66:	9b06      	ldr	r3, [sp, #24]
 800db68:	3301      	adds	r3, #1
 800db6a:	9306      	str	r3, [sp, #24]
 800db6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db6e:	3301      	adds	r3, #1
 800db70:	9309      	str	r3, [sp, #36]	; 0x24
 800db72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db74:	2b00      	cmp	r3, #0
 800db76:	f47f af6a 	bne.w	800da4e <_dtoa_r+0x7e6>
 800db7a:	2001      	movs	r0, #1
 800db7c:	e76f      	b.n	800da5e <_dtoa_r+0x7f6>
 800db7e:	f04f 0800 	mov.w	r8, #0
 800db82:	e7f6      	b.n	800db72 <_dtoa_r+0x90a>
 800db84:	4698      	mov	r8, r3
 800db86:	e7f4      	b.n	800db72 <_dtoa_r+0x90a>
 800db88:	f43f af7d 	beq.w	800da86 <_dtoa_r+0x81e>
 800db8c:	4618      	mov	r0, r3
 800db8e:	301c      	adds	r0, #28
 800db90:	e772      	b.n	800da78 <_dtoa_r+0x810>
 800db92:	9b08      	ldr	r3, [sp, #32]
 800db94:	2b00      	cmp	r3, #0
 800db96:	dc36      	bgt.n	800dc06 <_dtoa_r+0x99e>
 800db98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800db9a:	2b02      	cmp	r3, #2
 800db9c:	dd33      	ble.n	800dc06 <_dtoa_r+0x99e>
 800db9e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dba2:	f1b9 0f00 	cmp.w	r9, #0
 800dba6:	d10d      	bne.n	800dbc4 <_dtoa_r+0x95c>
 800dba8:	4621      	mov	r1, r4
 800dbaa:	464b      	mov	r3, r9
 800dbac:	2205      	movs	r2, #5
 800dbae:	4628      	mov	r0, r5
 800dbb0:	f000 f9c8 	bl	800df44 <__multadd>
 800dbb4:	4601      	mov	r1, r0
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	4658      	mov	r0, fp
 800dbba:	f000 fbdf 	bl	800e37c <__mcmp>
 800dbbe:	2800      	cmp	r0, #0
 800dbc0:	f73f adb8 	bgt.w	800d734 <_dtoa_r+0x4cc>
 800dbc4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dbc6:	9f03      	ldr	r7, [sp, #12]
 800dbc8:	ea6f 0a03 	mvn.w	sl, r3
 800dbcc:	f04f 0800 	mov.w	r8, #0
 800dbd0:	4621      	mov	r1, r4
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	f000 f994 	bl	800df00 <_Bfree>
 800dbd8:	2e00      	cmp	r6, #0
 800dbda:	f43f aea7 	beq.w	800d92c <_dtoa_r+0x6c4>
 800dbde:	f1b8 0f00 	cmp.w	r8, #0
 800dbe2:	d005      	beq.n	800dbf0 <_dtoa_r+0x988>
 800dbe4:	45b0      	cmp	r8, r6
 800dbe6:	d003      	beq.n	800dbf0 <_dtoa_r+0x988>
 800dbe8:	4641      	mov	r1, r8
 800dbea:	4628      	mov	r0, r5
 800dbec:	f000 f988 	bl	800df00 <_Bfree>
 800dbf0:	4631      	mov	r1, r6
 800dbf2:	4628      	mov	r0, r5
 800dbf4:	f000 f984 	bl	800df00 <_Bfree>
 800dbf8:	e698      	b.n	800d92c <_dtoa_r+0x6c4>
 800dbfa:	2400      	movs	r4, #0
 800dbfc:	4626      	mov	r6, r4
 800dbfe:	e7e1      	b.n	800dbc4 <_dtoa_r+0x95c>
 800dc00:	46c2      	mov	sl, r8
 800dc02:	4626      	mov	r6, r4
 800dc04:	e596      	b.n	800d734 <_dtoa_r+0x4cc>
 800dc06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	f000 80fd 	beq.w	800de0c <_dtoa_r+0xba4>
 800dc12:	2f00      	cmp	r7, #0
 800dc14:	dd05      	ble.n	800dc22 <_dtoa_r+0x9ba>
 800dc16:	4631      	mov	r1, r6
 800dc18:	463a      	mov	r2, r7
 800dc1a:	4628      	mov	r0, r5
 800dc1c:	f000 fb3e 	bl	800e29c <__lshift>
 800dc20:	4606      	mov	r6, r0
 800dc22:	f1b8 0f00 	cmp.w	r8, #0
 800dc26:	d05c      	beq.n	800dce2 <_dtoa_r+0xa7a>
 800dc28:	4628      	mov	r0, r5
 800dc2a:	6871      	ldr	r1, [r6, #4]
 800dc2c:	f000 f928 	bl	800de80 <_Balloc>
 800dc30:	4607      	mov	r7, r0
 800dc32:	b928      	cbnz	r0, 800dc40 <_dtoa_r+0x9d8>
 800dc34:	4602      	mov	r2, r0
 800dc36:	f240 21ea 	movw	r1, #746	; 0x2ea
 800dc3a:	4b7f      	ldr	r3, [pc, #508]	; (800de38 <_dtoa_r+0xbd0>)
 800dc3c:	f7ff bb28 	b.w	800d290 <_dtoa_r+0x28>
 800dc40:	6932      	ldr	r2, [r6, #16]
 800dc42:	f106 010c 	add.w	r1, r6, #12
 800dc46:	3202      	adds	r2, #2
 800dc48:	0092      	lsls	r2, r2, #2
 800dc4a:	300c      	adds	r0, #12
 800dc4c:	f7fe fc18 	bl	800c480 <memcpy>
 800dc50:	2201      	movs	r2, #1
 800dc52:	4639      	mov	r1, r7
 800dc54:	4628      	mov	r0, r5
 800dc56:	f000 fb21 	bl	800e29c <__lshift>
 800dc5a:	46b0      	mov	r8, r6
 800dc5c:	4606      	mov	r6, r0
 800dc5e:	9b03      	ldr	r3, [sp, #12]
 800dc60:	3301      	adds	r3, #1
 800dc62:	9308      	str	r3, [sp, #32]
 800dc64:	9b03      	ldr	r3, [sp, #12]
 800dc66:	444b      	add	r3, r9
 800dc68:	930a      	str	r3, [sp, #40]	; 0x28
 800dc6a:	9b04      	ldr	r3, [sp, #16]
 800dc6c:	f003 0301 	and.w	r3, r3, #1
 800dc70:	9309      	str	r3, [sp, #36]	; 0x24
 800dc72:	9b08      	ldr	r3, [sp, #32]
 800dc74:	4621      	mov	r1, r4
 800dc76:	3b01      	subs	r3, #1
 800dc78:	4658      	mov	r0, fp
 800dc7a:	9304      	str	r3, [sp, #16]
 800dc7c:	f7ff fa66 	bl	800d14c <quorem>
 800dc80:	4603      	mov	r3, r0
 800dc82:	4641      	mov	r1, r8
 800dc84:	3330      	adds	r3, #48	; 0x30
 800dc86:	9006      	str	r0, [sp, #24]
 800dc88:	4658      	mov	r0, fp
 800dc8a:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc8c:	f000 fb76 	bl	800e37c <__mcmp>
 800dc90:	4632      	mov	r2, r6
 800dc92:	4681      	mov	r9, r0
 800dc94:	4621      	mov	r1, r4
 800dc96:	4628      	mov	r0, r5
 800dc98:	f000 fb8c 	bl	800e3b4 <__mdiff>
 800dc9c:	68c2      	ldr	r2, [r0, #12]
 800dc9e:	4607      	mov	r7, r0
 800dca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dca2:	bb02      	cbnz	r2, 800dce6 <_dtoa_r+0xa7e>
 800dca4:	4601      	mov	r1, r0
 800dca6:	4658      	mov	r0, fp
 800dca8:	f000 fb68 	bl	800e37c <__mcmp>
 800dcac:	4602      	mov	r2, r0
 800dcae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcb0:	4639      	mov	r1, r7
 800dcb2:	4628      	mov	r0, r5
 800dcb4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800dcb8:	f000 f922 	bl	800df00 <_Bfree>
 800dcbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dcbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dcc0:	9f08      	ldr	r7, [sp, #32]
 800dcc2:	ea43 0102 	orr.w	r1, r3, r2
 800dcc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcc8:	430b      	orrs	r3, r1
 800dcca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dccc:	d10d      	bne.n	800dcea <_dtoa_r+0xa82>
 800dcce:	2b39      	cmp	r3, #57	; 0x39
 800dcd0:	d029      	beq.n	800dd26 <_dtoa_r+0xabe>
 800dcd2:	f1b9 0f00 	cmp.w	r9, #0
 800dcd6:	dd01      	ble.n	800dcdc <_dtoa_r+0xa74>
 800dcd8:	9b06      	ldr	r3, [sp, #24]
 800dcda:	3331      	adds	r3, #49	; 0x31
 800dcdc:	9a04      	ldr	r2, [sp, #16]
 800dcde:	7013      	strb	r3, [r2, #0]
 800dce0:	e776      	b.n	800dbd0 <_dtoa_r+0x968>
 800dce2:	4630      	mov	r0, r6
 800dce4:	e7b9      	b.n	800dc5a <_dtoa_r+0x9f2>
 800dce6:	2201      	movs	r2, #1
 800dce8:	e7e2      	b.n	800dcb0 <_dtoa_r+0xa48>
 800dcea:	f1b9 0f00 	cmp.w	r9, #0
 800dcee:	db06      	blt.n	800dcfe <_dtoa_r+0xa96>
 800dcf0:	9922      	ldr	r1, [sp, #136]	; 0x88
 800dcf2:	ea41 0909 	orr.w	r9, r1, r9
 800dcf6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dcf8:	ea59 0101 	orrs.w	r1, r9, r1
 800dcfc:	d120      	bne.n	800dd40 <_dtoa_r+0xad8>
 800dcfe:	2a00      	cmp	r2, #0
 800dd00:	ddec      	ble.n	800dcdc <_dtoa_r+0xa74>
 800dd02:	4659      	mov	r1, fp
 800dd04:	2201      	movs	r2, #1
 800dd06:	4628      	mov	r0, r5
 800dd08:	9308      	str	r3, [sp, #32]
 800dd0a:	f000 fac7 	bl	800e29c <__lshift>
 800dd0e:	4621      	mov	r1, r4
 800dd10:	4683      	mov	fp, r0
 800dd12:	f000 fb33 	bl	800e37c <__mcmp>
 800dd16:	2800      	cmp	r0, #0
 800dd18:	9b08      	ldr	r3, [sp, #32]
 800dd1a:	dc02      	bgt.n	800dd22 <_dtoa_r+0xaba>
 800dd1c:	d1de      	bne.n	800dcdc <_dtoa_r+0xa74>
 800dd1e:	07da      	lsls	r2, r3, #31
 800dd20:	d5dc      	bpl.n	800dcdc <_dtoa_r+0xa74>
 800dd22:	2b39      	cmp	r3, #57	; 0x39
 800dd24:	d1d8      	bne.n	800dcd8 <_dtoa_r+0xa70>
 800dd26:	2339      	movs	r3, #57	; 0x39
 800dd28:	9a04      	ldr	r2, [sp, #16]
 800dd2a:	7013      	strb	r3, [r2, #0]
 800dd2c:	463b      	mov	r3, r7
 800dd2e:	461f      	mov	r7, r3
 800dd30:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800dd34:	3b01      	subs	r3, #1
 800dd36:	2a39      	cmp	r2, #57	; 0x39
 800dd38:	d050      	beq.n	800dddc <_dtoa_r+0xb74>
 800dd3a:	3201      	adds	r2, #1
 800dd3c:	701a      	strb	r2, [r3, #0]
 800dd3e:	e747      	b.n	800dbd0 <_dtoa_r+0x968>
 800dd40:	2a00      	cmp	r2, #0
 800dd42:	dd03      	ble.n	800dd4c <_dtoa_r+0xae4>
 800dd44:	2b39      	cmp	r3, #57	; 0x39
 800dd46:	d0ee      	beq.n	800dd26 <_dtoa_r+0xabe>
 800dd48:	3301      	adds	r3, #1
 800dd4a:	e7c7      	b.n	800dcdc <_dtoa_r+0xa74>
 800dd4c:	9a08      	ldr	r2, [sp, #32]
 800dd4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dd50:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dd54:	428a      	cmp	r2, r1
 800dd56:	d02a      	beq.n	800ddae <_dtoa_r+0xb46>
 800dd58:	4659      	mov	r1, fp
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	220a      	movs	r2, #10
 800dd5e:	4628      	mov	r0, r5
 800dd60:	f000 f8f0 	bl	800df44 <__multadd>
 800dd64:	45b0      	cmp	r8, r6
 800dd66:	4683      	mov	fp, r0
 800dd68:	f04f 0300 	mov.w	r3, #0
 800dd6c:	f04f 020a 	mov.w	r2, #10
 800dd70:	4641      	mov	r1, r8
 800dd72:	4628      	mov	r0, r5
 800dd74:	d107      	bne.n	800dd86 <_dtoa_r+0xb1e>
 800dd76:	f000 f8e5 	bl	800df44 <__multadd>
 800dd7a:	4680      	mov	r8, r0
 800dd7c:	4606      	mov	r6, r0
 800dd7e:	9b08      	ldr	r3, [sp, #32]
 800dd80:	3301      	adds	r3, #1
 800dd82:	9308      	str	r3, [sp, #32]
 800dd84:	e775      	b.n	800dc72 <_dtoa_r+0xa0a>
 800dd86:	f000 f8dd 	bl	800df44 <__multadd>
 800dd8a:	4631      	mov	r1, r6
 800dd8c:	4680      	mov	r8, r0
 800dd8e:	2300      	movs	r3, #0
 800dd90:	220a      	movs	r2, #10
 800dd92:	4628      	mov	r0, r5
 800dd94:	f000 f8d6 	bl	800df44 <__multadd>
 800dd98:	4606      	mov	r6, r0
 800dd9a:	e7f0      	b.n	800dd7e <_dtoa_r+0xb16>
 800dd9c:	f1b9 0f00 	cmp.w	r9, #0
 800dda0:	bfcc      	ite	gt
 800dda2:	464f      	movgt	r7, r9
 800dda4:	2701      	movle	r7, #1
 800dda6:	f04f 0800 	mov.w	r8, #0
 800ddaa:	9a03      	ldr	r2, [sp, #12]
 800ddac:	4417      	add	r7, r2
 800ddae:	4659      	mov	r1, fp
 800ddb0:	2201      	movs	r2, #1
 800ddb2:	4628      	mov	r0, r5
 800ddb4:	9308      	str	r3, [sp, #32]
 800ddb6:	f000 fa71 	bl	800e29c <__lshift>
 800ddba:	4621      	mov	r1, r4
 800ddbc:	4683      	mov	fp, r0
 800ddbe:	f000 fadd 	bl	800e37c <__mcmp>
 800ddc2:	2800      	cmp	r0, #0
 800ddc4:	dcb2      	bgt.n	800dd2c <_dtoa_r+0xac4>
 800ddc6:	d102      	bne.n	800ddce <_dtoa_r+0xb66>
 800ddc8:	9b08      	ldr	r3, [sp, #32]
 800ddca:	07db      	lsls	r3, r3, #31
 800ddcc:	d4ae      	bmi.n	800dd2c <_dtoa_r+0xac4>
 800ddce:	463b      	mov	r3, r7
 800ddd0:	461f      	mov	r7, r3
 800ddd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddd6:	2a30      	cmp	r2, #48	; 0x30
 800ddd8:	d0fa      	beq.n	800ddd0 <_dtoa_r+0xb68>
 800ddda:	e6f9      	b.n	800dbd0 <_dtoa_r+0x968>
 800dddc:	9a03      	ldr	r2, [sp, #12]
 800ddde:	429a      	cmp	r2, r3
 800dde0:	d1a5      	bne.n	800dd2e <_dtoa_r+0xac6>
 800dde2:	2331      	movs	r3, #49	; 0x31
 800dde4:	f10a 0a01 	add.w	sl, sl, #1
 800dde8:	e779      	b.n	800dcde <_dtoa_r+0xa76>
 800ddea:	4b14      	ldr	r3, [pc, #80]	; (800de3c <_dtoa_r+0xbd4>)
 800ddec:	f7ff baa8 	b.w	800d340 <_dtoa_r+0xd8>
 800ddf0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	f47f aa81 	bne.w	800d2fa <_dtoa_r+0x92>
 800ddf8:	4b11      	ldr	r3, [pc, #68]	; (800de40 <_dtoa_r+0xbd8>)
 800ddfa:	f7ff baa1 	b.w	800d340 <_dtoa_r+0xd8>
 800ddfe:	f1b9 0f00 	cmp.w	r9, #0
 800de02:	dc03      	bgt.n	800de0c <_dtoa_r+0xba4>
 800de04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de06:	2b02      	cmp	r3, #2
 800de08:	f73f aecb 	bgt.w	800dba2 <_dtoa_r+0x93a>
 800de0c:	9f03      	ldr	r7, [sp, #12]
 800de0e:	4621      	mov	r1, r4
 800de10:	4658      	mov	r0, fp
 800de12:	f7ff f99b 	bl	800d14c <quorem>
 800de16:	9a03      	ldr	r2, [sp, #12]
 800de18:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800de1c:	f807 3b01 	strb.w	r3, [r7], #1
 800de20:	1aba      	subs	r2, r7, r2
 800de22:	4591      	cmp	r9, r2
 800de24:	ddba      	ble.n	800dd9c <_dtoa_r+0xb34>
 800de26:	4659      	mov	r1, fp
 800de28:	2300      	movs	r3, #0
 800de2a:	220a      	movs	r2, #10
 800de2c:	4628      	mov	r0, r5
 800de2e:	f000 f889 	bl	800df44 <__multadd>
 800de32:	4683      	mov	fp, r0
 800de34:	e7eb      	b.n	800de0e <_dtoa_r+0xba6>
 800de36:	bf00      	nop
 800de38:	08011a3b 	.word	0x08011a3b
 800de3c:	08011998 	.word	0x08011998
 800de40:	080119bc 	.word	0x080119bc

0800de44 <_localeconv_r>:
 800de44:	4800      	ldr	r0, [pc, #0]	; (800de48 <_localeconv_r+0x4>)
 800de46:	4770      	bx	lr
 800de48:	20000178 	.word	0x20000178

0800de4c <memchr>:
 800de4c:	4603      	mov	r3, r0
 800de4e:	b510      	push	{r4, lr}
 800de50:	b2c9      	uxtb	r1, r1
 800de52:	4402      	add	r2, r0
 800de54:	4293      	cmp	r3, r2
 800de56:	4618      	mov	r0, r3
 800de58:	d101      	bne.n	800de5e <memchr+0x12>
 800de5a:	2000      	movs	r0, #0
 800de5c:	e003      	b.n	800de66 <memchr+0x1a>
 800de5e:	7804      	ldrb	r4, [r0, #0]
 800de60:	3301      	adds	r3, #1
 800de62:	428c      	cmp	r4, r1
 800de64:	d1f6      	bne.n	800de54 <memchr+0x8>
 800de66:	bd10      	pop	{r4, pc}

0800de68 <__malloc_lock>:
 800de68:	4801      	ldr	r0, [pc, #4]	; (800de70 <__malloc_lock+0x8>)
 800de6a:	f000 bd2c 	b.w	800e8c6 <__retarget_lock_acquire_recursive>
 800de6e:	bf00      	nop
 800de70:	20001d44 	.word	0x20001d44

0800de74 <__malloc_unlock>:
 800de74:	4801      	ldr	r0, [pc, #4]	; (800de7c <__malloc_unlock+0x8>)
 800de76:	f000 bd27 	b.w	800e8c8 <__retarget_lock_release_recursive>
 800de7a:	bf00      	nop
 800de7c:	20001d44 	.word	0x20001d44

0800de80 <_Balloc>:
 800de80:	b570      	push	{r4, r5, r6, lr}
 800de82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800de84:	4604      	mov	r4, r0
 800de86:	460d      	mov	r5, r1
 800de88:	b976      	cbnz	r6, 800dea8 <_Balloc+0x28>
 800de8a:	2010      	movs	r0, #16
 800de8c:	f7fe fae8 	bl	800c460 <malloc>
 800de90:	4602      	mov	r2, r0
 800de92:	6260      	str	r0, [r4, #36]	; 0x24
 800de94:	b920      	cbnz	r0, 800dea0 <_Balloc+0x20>
 800de96:	2166      	movs	r1, #102	; 0x66
 800de98:	4b17      	ldr	r3, [pc, #92]	; (800def8 <_Balloc+0x78>)
 800de9a:	4818      	ldr	r0, [pc, #96]	; (800defc <_Balloc+0x7c>)
 800de9c:	f000 fce2 	bl	800e864 <__assert_func>
 800dea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dea4:	6006      	str	r6, [r0, #0]
 800dea6:	60c6      	str	r6, [r0, #12]
 800dea8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800deaa:	68f3      	ldr	r3, [r6, #12]
 800deac:	b183      	cbz	r3, 800ded0 <_Balloc+0x50>
 800deae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800deb0:	68db      	ldr	r3, [r3, #12]
 800deb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800deb6:	b9b8      	cbnz	r0, 800dee8 <_Balloc+0x68>
 800deb8:	2101      	movs	r1, #1
 800deba:	fa01 f605 	lsl.w	r6, r1, r5
 800debe:	1d72      	adds	r2, r6, #5
 800dec0:	4620      	mov	r0, r4
 800dec2:	0092      	lsls	r2, r2, #2
 800dec4:	f000 fb5e 	bl	800e584 <_calloc_r>
 800dec8:	b160      	cbz	r0, 800dee4 <_Balloc+0x64>
 800deca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dece:	e00e      	b.n	800deee <_Balloc+0x6e>
 800ded0:	2221      	movs	r2, #33	; 0x21
 800ded2:	2104      	movs	r1, #4
 800ded4:	4620      	mov	r0, r4
 800ded6:	f000 fb55 	bl	800e584 <_calloc_r>
 800deda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dedc:	60f0      	str	r0, [r6, #12]
 800dede:	68db      	ldr	r3, [r3, #12]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d1e4      	bne.n	800deae <_Balloc+0x2e>
 800dee4:	2000      	movs	r0, #0
 800dee6:	bd70      	pop	{r4, r5, r6, pc}
 800dee8:	6802      	ldr	r2, [r0, #0]
 800deea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800deee:	2300      	movs	r3, #0
 800def0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800def4:	e7f7      	b.n	800dee6 <_Balloc+0x66>
 800def6:	bf00      	nop
 800def8:	080119c9 	.word	0x080119c9
 800defc:	08011a4c 	.word	0x08011a4c

0800df00 <_Bfree>:
 800df00:	b570      	push	{r4, r5, r6, lr}
 800df02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800df04:	4605      	mov	r5, r0
 800df06:	460c      	mov	r4, r1
 800df08:	b976      	cbnz	r6, 800df28 <_Bfree+0x28>
 800df0a:	2010      	movs	r0, #16
 800df0c:	f7fe faa8 	bl	800c460 <malloc>
 800df10:	4602      	mov	r2, r0
 800df12:	6268      	str	r0, [r5, #36]	; 0x24
 800df14:	b920      	cbnz	r0, 800df20 <_Bfree+0x20>
 800df16:	218a      	movs	r1, #138	; 0x8a
 800df18:	4b08      	ldr	r3, [pc, #32]	; (800df3c <_Bfree+0x3c>)
 800df1a:	4809      	ldr	r0, [pc, #36]	; (800df40 <_Bfree+0x40>)
 800df1c:	f000 fca2 	bl	800e864 <__assert_func>
 800df20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df24:	6006      	str	r6, [r0, #0]
 800df26:	60c6      	str	r6, [r0, #12]
 800df28:	b13c      	cbz	r4, 800df3a <_Bfree+0x3a>
 800df2a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800df2c:	6862      	ldr	r2, [r4, #4]
 800df2e:	68db      	ldr	r3, [r3, #12]
 800df30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df34:	6021      	str	r1, [r4, #0]
 800df36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df3a:	bd70      	pop	{r4, r5, r6, pc}
 800df3c:	080119c9 	.word	0x080119c9
 800df40:	08011a4c 	.word	0x08011a4c

0800df44 <__multadd>:
 800df44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df48:	4607      	mov	r7, r0
 800df4a:	460c      	mov	r4, r1
 800df4c:	461e      	mov	r6, r3
 800df4e:	2000      	movs	r0, #0
 800df50:	690d      	ldr	r5, [r1, #16]
 800df52:	f101 0c14 	add.w	ip, r1, #20
 800df56:	f8dc 3000 	ldr.w	r3, [ip]
 800df5a:	3001      	adds	r0, #1
 800df5c:	b299      	uxth	r1, r3
 800df5e:	fb02 6101 	mla	r1, r2, r1, r6
 800df62:	0c1e      	lsrs	r6, r3, #16
 800df64:	0c0b      	lsrs	r3, r1, #16
 800df66:	fb02 3306 	mla	r3, r2, r6, r3
 800df6a:	b289      	uxth	r1, r1
 800df6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800df70:	4285      	cmp	r5, r0
 800df72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800df76:	f84c 1b04 	str.w	r1, [ip], #4
 800df7a:	dcec      	bgt.n	800df56 <__multadd+0x12>
 800df7c:	b30e      	cbz	r6, 800dfc2 <__multadd+0x7e>
 800df7e:	68a3      	ldr	r3, [r4, #8]
 800df80:	42ab      	cmp	r3, r5
 800df82:	dc19      	bgt.n	800dfb8 <__multadd+0x74>
 800df84:	6861      	ldr	r1, [r4, #4]
 800df86:	4638      	mov	r0, r7
 800df88:	3101      	adds	r1, #1
 800df8a:	f7ff ff79 	bl	800de80 <_Balloc>
 800df8e:	4680      	mov	r8, r0
 800df90:	b928      	cbnz	r0, 800df9e <__multadd+0x5a>
 800df92:	4602      	mov	r2, r0
 800df94:	21b5      	movs	r1, #181	; 0xb5
 800df96:	4b0c      	ldr	r3, [pc, #48]	; (800dfc8 <__multadd+0x84>)
 800df98:	480c      	ldr	r0, [pc, #48]	; (800dfcc <__multadd+0x88>)
 800df9a:	f000 fc63 	bl	800e864 <__assert_func>
 800df9e:	6922      	ldr	r2, [r4, #16]
 800dfa0:	f104 010c 	add.w	r1, r4, #12
 800dfa4:	3202      	adds	r2, #2
 800dfa6:	0092      	lsls	r2, r2, #2
 800dfa8:	300c      	adds	r0, #12
 800dfaa:	f7fe fa69 	bl	800c480 <memcpy>
 800dfae:	4621      	mov	r1, r4
 800dfb0:	4638      	mov	r0, r7
 800dfb2:	f7ff ffa5 	bl	800df00 <_Bfree>
 800dfb6:	4644      	mov	r4, r8
 800dfb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dfbc:	3501      	adds	r5, #1
 800dfbe:	615e      	str	r6, [r3, #20]
 800dfc0:	6125      	str	r5, [r4, #16]
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfc8:	08011a3b 	.word	0x08011a3b
 800dfcc:	08011a4c 	.word	0x08011a4c

0800dfd0 <__hi0bits>:
 800dfd0:	0c02      	lsrs	r2, r0, #16
 800dfd2:	0412      	lsls	r2, r2, #16
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	b9ca      	cbnz	r2, 800e00c <__hi0bits+0x3c>
 800dfd8:	0403      	lsls	r3, r0, #16
 800dfda:	2010      	movs	r0, #16
 800dfdc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800dfe0:	bf04      	itt	eq
 800dfe2:	021b      	lsleq	r3, r3, #8
 800dfe4:	3008      	addeq	r0, #8
 800dfe6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800dfea:	bf04      	itt	eq
 800dfec:	011b      	lsleq	r3, r3, #4
 800dfee:	3004      	addeq	r0, #4
 800dff0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800dff4:	bf04      	itt	eq
 800dff6:	009b      	lsleq	r3, r3, #2
 800dff8:	3002      	addeq	r0, #2
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	db05      	blt.n	800e00a <__hi0bits+0x3a>
 800dffe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800e002:	f100 0001 	add.w	r0, r0, #1
 800e006:	bf08      	it	eq
 800e008:	2020      	moveq	r0, #32
 800e00a:	4770      	bx	lr
 800e00c:	2000      	movs	r0, #0
 800e00e:	e7e5      	b.n	800dfdc <__hi0bits+0xc>

0800e010 <__lo0bits>:
 800e010:	6803      	ldr	r3, [r0, #0]
 800e012:	4602      	mov	r2, r0
 800e014:	f013 0007 	ands.w	r0, r3, #7
 800e018:	d00b      	beq.n	800e032 <__lo0bits+0x22>
 800e01a:	07d9      	lsls	r1, r3, #31
 800e01c:	d421      	bmi.n	800e062 <__lo0bits+0x52>
 800e01e:	0798      	lsls	r0, r3, #30
 800e020:	bf49      	itett	mi
 800e022:	085b      	lsrmi	r3, r3, #1
 800e024:	089b      	lsrpl	r3, r3, #2
 800e026:	2001      	movmi	r0, #1
 800e028:	6013      	strmi	r3, [r2, #0]
 800e02a:	bf5c      	itt	pl
 800e02c:	2002      	movpl	r0, #2
 800e02e:	6013      	strpl	r3, [r2, #0]
 800e030:	4770      	bx	lr
 800e032:	b299      	uxth	r1, r3
 800e034:	b909      	cbnz	r1, 800e03a <__lo0bits+0x2a>
 800e036:	2010      	movs	r0, #16
 800e038:	0c1b      	lsrs	r3, r3, #16
 800e03a:	b2d9      	uxtb	r1, r3
 800e03c:	b909      	cbnz	r1, 800e042 <__lo0bits+0x32>
 800e03e:	3008      	adds	r0, #8
 800e040:	0a1b      	lsrs	r3, r3, #8
 800e042:	0719      	lsls	r1, r3, #28
 800e044:	bf04      	itt	eq
 800e046:	091b      	lsreq	r3, r3, #4
 800e048:	3004      	addeq	r0, #4
 800e04a:	0799      	lsls	r1, r3, #30
 800e04c:	bf04      	itt	eq
 800e04e:	089b      	lsreq	r3, r3, #2
 800e050:	3002      	addeq	r0, #2
 800e052:	07d9      	lsls	r1, r3, #31
 800e054:	d403      	bmi.n	800e05e <__lo0bits+0x4e>
 800e056:	085b      	lsrs	r3, r3, #1
 800e058:	f100 0001 	add.w	r0, r0, #1
 800e05c:	d003      	beq.n	800e066 <__lo0bits+0x56>
 800e05e:	6013      	str	r3, [r2, #0]
 800e060:	4770      	bx	lr
 800e062:	2000      	movs	r0, #0
 800e064:	4770      	bx	lr
 800e066:	2020      	movs	r0, #32
 800e068:	4770      	bx	lr
	...

0800e06c <__i2b>:
 800e06c:	b510      	push	{r4, lr}
 800e06e:	460c      	mov	r4, r1
 800e070:	2101      	movs	r1, #1
 800e072:	f7ff ff05 	bl	800de80 <_Balloc>
 800e076:	4602      	mov	r2, r0
 800e078:	b928      	cbnz	r0, 800e086 <__i2b+0x1a>
 800e07a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e07e:	4b04      	ldr	r3, [pc, #16]	; (800e090 <__i2b+0x24>)
 800e080:	4804      	ldr	r0, [pc, #16]	; (800e094 <__i2b+0x28>)
 800e082:	f000 fbef 	bl	800e864 <__assert_func>
 800e086:	2301      	movs	r3, #1
 800e088:	6144      	str	r4, [r0, #20]
 800e08a:	6103      	str	r3, [r0, #16]
 800e08c:	bd10      	pop	{r4, pc}
 800e08e:	bf00      	nop
 800e090:	08011a3b 	.word	0x08011a3b
 800e094:	08011a4c 	.word	0x08011a4c

0800e098 <__multiply>:
 800e098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e09c:	4691      	mov	r9, r2
 800e09e:	690a      	ldr	r2, [r1, #16]
 800e0a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e0a4:	460c      	mov	r4, r1
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	bfbe      	ittt	lt
 800e0aa:	460b      	movlt	r3, r1
 800e0ac:	464c      	movlt	r4, r9
 800e0ae:	4699      	movlt	r9, r3
 800e0b0:	6927      	ldr	r7, [r4, #16]
 800e0b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e0b6:	68a3      	ldr	r3, [r4, #8]
 800e0b8:	6861      	ldr	r1, [r4, #4]
 800e0ba:	eb07 060a 	add.w	r6, r7, sl
 800e0be:	42b3      	cmp	r3, r6
 800e0c0:	b085      	sub	sp, #20
 800e0c2:	bfb8      	it	lt
 800e0c4:	3101      	addlt	r1, #1
 800e0c6:	f7ff fedb 	bl	800de80 <_Balloc>
 800e0ca:	b930      	cbnz	r0, 800e0da <__multiply+0x42>
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	f240 115d 	movw	r1, #349	; 0x15d
 800e0d2:	4b43      	ldr	r3, [pc, #268]	; (800e1e0 <__multiply+0x148>)
 800e0d4:	4843      	ldr	r0, [pc, #268]	; (800e1e4 <__multiply+0x14c>)
 800e0d6:	f000 fbc5 	bl	800e864 <__assert_func>
 800e0da:	f100 0514 	add.w	r5, r0, #20
 800e0de:	462b      	mov	r3, r5
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e0e6:	4543      	cmp	r3, r8
 800e0e8:	d321      	bcc.n	800e12e <__multiply+0x96>
 800e0ea:	f104 0314 	add.w	r3, r4, #20
 800e0ee:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e0f2:	f109 0314 	add.w	r3, r9, #20
 800e0f6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e0fa:	9202      	str	r2, [sp, #8]
 800e0fc:	1b3a      	subs	r2, r7, r4
 800e0fe:	3a15      	subs	r2, #21
 800e100:	f022 0203 	bic.w	r2, r2, #3
 800e104:	3204      	adds	r2, #4
 800e106:	f104 0115 	add.w	r1, r4, #21
 800e10a:	428f      	cmp	r7, r1
 800e10c:	bf38      	it	cc
 800e10e:	2204      	movcc	r2, #4
 800e110:	9201      	str	r2, [sp, #4]
 800e112:	9a02      	ldr	r2, [sp, #8]
 800e114:	9303      	str	r3, [sp, #12]
 800e116:	429a      	cmp	r2, r3
 800e118:	d80c      	bhi.n	800e134 <__multiply+0x9c>
 800e11a:	2e00      	cmp	r6, #0
 800e11c:	dd03      	ble.n	800e126 <__multiply+0x8e>
 800e11e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e122:	2b00      	cmp	r3, #0
 800e124:	d059      	beq.n	800e1da <__multiply+0x142>
 800e126:	6106      	str	r6, [r0, #16]
 800e128:	b005      	add	sp, #20
 800e12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e12e:	f843 2b04 	str.w	r2, [r3], #4
 800e132:	e7d8      	b.n	800e0e6 <__multiply+0x4e>
 800e134:	f8b3 a000 	ldrh.w	sl, [r3]
 800e138:	f1ba 0f00 	cmp.w	sl, #0
 800e13c:	d023      	beq.n	800e186 <__multiply+0xee>
 800e13e:	46a9      	mov	r9, r5
 800e140:	f04f 0c00 	mov.w	ip, #0
 800e144:	f104 0e14 	add.w	lr, r4, #20
 800e148:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e14c:	f8d9 1000 	ldr.w	r1, [r9]
 800e150:	fa1f fb82 	uxth.w	fp, r2
 800e154:	b289      	uxth	r1, r1
 800e156:	fb0a 110b 	mla	r1, sl, fp, r1
 800e15a:	4461      	add	r1, ip
 800e15c:	f8d9 c000 	ldr.w	ip, [r9]
 800e160:	0c12      	lsrs	r2, r2, #16
 800e162:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800e166:	fb0a c202 	mla	r2, sl, r2, ip
 800e16a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e16e:	b289      	uxth	r1, r1
 800e170:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e174:	4577      	cmp	r7, lr
 800e176:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e17a:	f849 1b04 	str.w	r1, [r9], #4
 800e17e:	d8e3      	bhi.n	800e148 <__multiply+0xb0>
 800e180:	9a01      	ldr	r2, [sp, #4]
 800e182:	f845 c002 	str.w	ip, [r5, r2]
 800e186:	9a03      	ldr	r2, [sp, #12]
 800e188:	3304      	adds	r3, #4
 800e18a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e18e:	f1b9 0f00 	cmp.w	r9, #0
 800e192:	d020      	beq.n	800e1d6 <__multiply+0x13e>
 800e194:	46ae      	mov	lr, r5
 800e196:	f04f 0a00 	mov.w	sl, #0
 800e19a:	6829      	ldr	r1, [r5, #0]
 800e19c:	f104 0c14 	add.w	ip, r4, #20
 800e1a0:	f8bc b000 	ldrh.w	fp, [ip]
 800e1a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e1a8:	b289      	uxth	r1, r1
 800e1aa:	fb09 220b 	mla	r2, r9, fp, r2
 800e1ae:	4492      	add	sl, r2
 800e1b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e1b4:	f84e 1b04 	str.w	r1, [lr], #4
 800e1b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e1bc:	f8be 1000 	ldrh.w	r1, [lr]
 800e1c0:	0c12      	lsrs	r2, r2, #16
 800e1c2:	fb09 1102 	mla	r1, r9, r2, r1
 800e1c6:	4567      	cmp	r7, ip
 800e1c8:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e1cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e1d0:	d8e6      	bhi.n	800e1a0 <__multiply+0x108>
 800e1d2:	9a01      	ldr	r2, [sp, #4]
 800e1d4:	50a9      	str	r1, [r5, r2]
 800e1d6:	3504      	adds	r5, #4
 800e1d8:	e79b      	b.n	800e112 <__multiply+0x7a>
 800e1da:	3e01      	subs	r6, #1
 800e1dc:	e79d      	b.n	800e11a <__multiply+0x82>
 800e1de:	bf00      	nop
 800e1e0:	08011a3b 	.word	0x08011a3b
 800e1e4:	08011a4c 	.word	0x08011a4c

0800e1e8 <__pow5mult>:
 800e1e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1ec:	4615      	mov	r5, r2
 800e1ee:	f012 0203 	ands.w	r2, r2, #3
 800e1f2:	4606      	mov	r6, r0
 800e1f4:	460f      	mov	r7, r1
 800e1f6:	d007      	beq.n	800e208 <__pow5mult+0x20>
 800e1f8:	4c25      	ldr	r4, [pc, #148]	; (800e290 <__pow5mult+0xa8>)
 800e1fa:	3a01      	subs	r2, #1
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e202:	f7ff fe9f 	bl	800df44 <__multadd>
 800e206:	4607      	mov	r7, r0
 800e208:	10ad      	asrs	r5, r5, #2
 800e20a:	d03d      	beq.n	800e288 <__pow5mult+0xa0>
 800e20c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e20e:	b97c      	cbnz	r4, 800e230 <__pow5mult+0x48>
 800e210:	2010      	movs	r0, #16
 800e212:	f7fe f925 	bl	800c460 <malloc>
 800e216:	4602      	mov	r2, r0
 800e218:	6270      	str	r0, [r6, #36]	; 0x24
 800e21a:	b928      	cbnz	r0, 800e228 <__pow5mult+0x40>
 800e21c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e220:	4b1c      	ldr	r3, [pc, #112]	; (800e294 <__pow5mult+0xac>)
 800e222:	481d      	ldr	r0, [pc, #116]	; (800e298 <__pow5mult+0xb0>)
 800e224:	f000 fb1e 	bl	800e864 <__assert_func>
 800e228:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e22c:	6004      	str	r4, [r0, #0]
 800e22e:	60c4      	str	r4, [r0, #12]
 800e230:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e234:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e238:	b94c      	cbnz	r4, 800e24e <__pow5mult+0x66>
 800e23a:	f240 2171 	movw	r1, #625	; 0x271
 800e23e:	4630      	mov	r0, r6
 800e240:	f7ff ff14 	bl	800e06c <__i2b>
 800e244:	2300      	movs	r3, #0
 800e246:	4604      	mov	r4, r0
 800e248:	f8c8 0008 	str.w	r0, [r8, #8]
 800e24c:	6003      	str	r3, [r0, #0]
 800e24e:	f04f 0900 	mov.w	r9, #0
 800e252:	07eb      	lsls	r3, r5, #31
 800e254:	d50a      	bpl.n	800e26c <__pow5mult+0x84>
 800e256:	4639      	mov	r1, r7
 800e258:	4622      	mov	r2, r4
 800e25a:	4630      	mov	r0, r6
 800e25c:	f7ff ff1c 	bl	800e098 <__multiply>
 800e260:	4680      	mov	r8, r0
 800e262:	4639      	mov	r1, r7
 800e264:	4630      	mov	r0, r6
 800e266:	f7ff fe4b 	bl	800df00 <_Bfree>
 800e26a:	4647      	mov	r7, r8
 800e26c:	106d      	asrs	r5, r5, #1
 800e26e:	d00b      	beq.n	800e288 <__pow5mult+0xa0>
 800e270:	6820      	ldr	r0, [r4, #0]
 800e272:	b938      	cbnz	r0, 800e284 <__pow5mult+0x9c>
 800e274:	4622      	mov	r2, r4
 800e276:	4621      	mov	r1, r4
 800e278:	4630      	mov	r0, r6
 800e27a:	f7ff ff0d 	bl	800e098 <__multiply>
 800e27e:	6020      	str	r0, [r4, #0]
 800e280:	f8c0 9000 	str.w	r9, [r0]
 800e284:	4604      	mov	r4, r0
 800e286:	e7e4      	b.n	800e252 <__pow5mult+0x6a>
 800e288:	4638      	mov	r0, r7
 800e28a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e28e:	bf00      	nop
 800e290:	08011b98 	.word	0x08011b98
 800e294:	080119c9 	.word	0x080119c9
 800e298:	08011a4c 	.word	0x08011a4c

0800e29c <__lshift>:
 800e29c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2a0:	460c      	mov	r4, r1
 800e2a2:	4607      	mov	r7, r0
 800e2a4:	4691      	mov	r9, r2
 800e2a6:	6923      	ldr	r3, [r4, #16]
 800e2a8:	6849      	ldr	r1, [r1, #4]
 800e2aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e2ae:	68a3      	ldr	r3, [r4, #8]
 800e2b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e2b4:	f108 0601 	add.w	r6, r8, #1
 800e2b8:	42b3      	cmp	r3, r6
 800e2ba:	db0b      	blt.n	800e2d4 <__lshift+0x38>
 800e2bc:	4638      	mov	r0, r7
 800e2be:	f7ff fddf 	bl	800de80 <_Balloc>
 800e2c2:	4605      	mov	r5, r0
 800e2c4:	b948      	cbnz	r0, 800e2da <__lshift+0x3e>
 800e2c6:	4602      	mov	r2, r0
 800e2c8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e2cc:	4b29      	ldr	r3, [pc, #164]	; (800e374 <__lshift+0xd8>)
 800e2ce:	482a      	ldr	r0, [pc, #168]	; (800e378 <__lshift+0xdc>)
 800e2d0:	f000 fac8 	bl	800e864 <__assert_func>
 800e2d4:	3101      	adds	r1, #1
 800e2d6:	005b      	lsls	r3, r3, #1
 800e2d8:	e7ee      	b.n	800e2b8 <__lshift+0x1c>
 800e2da:	2300      	movs	r3, #0
 800e2dc:	f100 0114 	add.w	r1, r0, #20
 800e2e0:	f100 0210 	add.w	r2, r0, #16
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	4553      	cmp	r3, sl
 800e2e8:	db37      	blt.n	800e35a <__lshift+0xbe>
 800e2ea:	6920      	ldr	r0, [r4, #16]
 800e2ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e2f0:	f104 0314 	add.w	r3, r4, #20
 800e2f4:	f019 091f 	ands.w	r9, r9, #31
 800e2f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e2fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e300:	d02f      	beq.n	800e362 <__lshift+0xc6>
 800e302:	468a      	mov	sl, r1
 800e304:	f04f 0c00 	mov.w	ip, #0
 800e308:	f1c9 0e20 	rsb	lr, r9, #32
 800e30c:	681a      	ldr	r2, [r3, #0]
 800e30e:	fa02 f209 	lsl.w	r2, r2, r9
 800e312:	ea42 020c 	orr.w	r2, r2, ip
 800e316:	f84a 2b04 	str.w	r2, [sl], #4
 800e31a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e31e:	4298      	cmp	r0, r3
 800e320:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e324:	d8f2      	bhi.n	800e30c <__lshift+0x70>
 800e326:	1b03      	subs	r3, r0, r4
 800e328:	3b15      	subs	r3, #21
 800e32a:	f023 0303 	bic.w	r3, r3, #3
 800e32e:	3304      	adds	r3, #4
 800e330:	f104 0215 	add.w	r2, r4, #21
 800e334:	4290      	cmp	r0, r2
 800e336:	bf38      	it	cc
 800e338:	2304      	movcc	r3, #4
 800e33a:	f841 c003 	str.w	ip, [r1, r3]
 800e33e:	f1bc 0f00 	cmp.w	ip, #0
 800e342:	d001      	beq.n	800e348 <__lshift+0xac>
 800e344:	f108 0602 	add.w	r6, r8, #2
 800e348:	3e01      	subs	r6, #1
 800e34a:	4638      	mov	r0, r7
 800e34c:	4621      	mov	r1, r4
 800e34e:	612e      	str	r6, [r5, #16]
 800e350:	f7ff fdd6 	bl	800df00 <_Bfree>
 800e354:	4628      	mov	r0, r5
 800e356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e35a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e35e:	3301      	adds	r3, #1
 800e360:	e7c1      	b.n	800e2e6 <__lshift+0x4a>
 800e362:	3904      	subs	r1, #4
 800e364:	f853 2b04 	ldr.w	r2, [r3], #4
 800e368:	4298      	cmp	r0, r3
 800e36a:	f841 2f04 	str.w	r2, [r1, #4]!
 800e36e:	d8f9      	bhi.n	800e364 <__lshift+0xc8>
 800e370:	e7ea      	b.n	800e348 <__lshift+0xac>
 800e372:	bf00      	nop
 800e374:	08011a3b 	.word	0x08011a3b
 800e378:	08011a4c 	.word	0x08011a4c

0800e37c <__mcmp>:
 800e37c:	4603      	mov	r3, r0
 800e37e:	690a      	ldr	r2, [r1, #16]
 800e380:	6900      	ldr	r0, [r0, #16]
 800e382:	b530      	push	{r4, r5, lr}
 800e384:	1a80      	subs	r0, r0, r2
 800e386:	d10d      	bne.n	800e3a4 <__mcmp+0x28>
 800e388:	3314      	adds	r3, #20
 800e38a:	3114      	adds	r1, #20
 800e38c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e390:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e394:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e398:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e39c:	4295      	cmp	r5, r2
 800e39e:	d002      	beq.n	800e3a6 <__mcmp+0x2a>
 800e3a0:	d304      	bcc.n	800e3ac <__mcmp+0x30>
 800e3a2:	2001      	movs	r0, #1
 800e3a4:	bd30      	pop	{r4, r5, pc}
 800e3a6:	42a3      	cmp	r3, r4
 800e3a8:	d3f4      	bcc.n	800e394 <__mcmp+0x18>
 800e3aa:	e7fb      	b.n	800e3a4 <__mcmp+0x28>
 800e3ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b0:	e7f8      	b.n	800e3a4 <__mcmp+0x28>
	...

0800e3b4 <__mdiff>:
 800e3b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3b8:	460d      	mov	r5, r1
 800e3ba:	4607      	mov	r7, r0
 800e3bc:	4611      	mov	r1, r2
 800e3be:	4628      	mov	r0, r5
 800e3c0:	4614      	mov	r4, r2
 800e3c2:	f7ff ffdb 	bl	800e37c <__mcmp>
 800e3c6:	1e06      	subs	r6, r0, #0
 800e3c8:	d111      	bne.n	800e3ee <__mdiff+0x3a>
 800e3ca:	4631      	mov	r1, r6
 800e3cc:	4638      	mov	r0, r7
 800e3ce:	f7ff fd57 	bl	800de80 <_Balloc>
 800e3d2:	4602      	mov	r2, r0
 800e3d4:	b928      	cbnz	r0, 800e3e2 <__mdiff+0x2e>
 800e3d6:	f240 2132 	movw	r1, #562	; 0x232
 800e3da:	4b3a      	ldr	r3, [pc, #232]	; (800e4c4 <__mdiff+0x110>)
 800e3dc:	483a      	ldr	r0, [pc, #232]	; (800e4c8 <__mdiff+0x114>)
 800e3de:	f000 fa41 	bl	800e864 <__assert_func>
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e3e8:	4610      	mov	r0, r2
 800e3ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3ee:	bfa4      	itt	ge
 800e3f0:	4623      	movge	r3, r4
 800e3f2:	462c      	movge	r4, r5
 800e3f4:	4638      	mov	r0, r7
 800e3f6:	6861      	ldr	r1, [r4, #4]
 800e3f8:	bfa6      	itte	ge
 800e3fa:	461d      	movge	r5, r3
 800e3fc:	2600      	movge	r6, #0
 800e3fe:	2601      	movlt	r6, #1
 800e400:	f7ff fd3e 	bl	800de80 <_Balloc>
 800e404:	4602      	mov	r2, r0
 800e406:	b918      	cbnz	r0, 800e410 <__mdiff+0x5c>
 800e408:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e40c:	4b2d      	ldr	r3, [pc, #180]	; (800e4c4 <__mdiff+0x110>)
 800e40e:	e7e5      	b.n	800e3dc <__mdiff+0x28>
 800e410:	f102 0814 	add.w	r8, r2, #20
 800e414:	46c2      	mov	sl, r8
 800e416:	f04f 0c00 	mov.w	ip, #0
 800e41a:	6927      	ldr	r7, [r4, #16]
 800e41c:	60c6      	str	r6, [r0, #12]
 800e41e:	692e      	ldr	r6, [r5, #16]
 800e420:	f104 0014 	add.w	r0, r4, #20
 800e424:	f105 0914 	add.w	r9, r5, #20
 800e428:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800e42c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e430:	3410      	adds	r4, #16
 800e432:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800e436:	f859 3b04 	ldr.w	r3, [r9], #4
 800e43a:	fa1f f18b 	uxth.w	r1, fp
 800e43e:	448c      	add	ip, r1
 800e440:	b299      	uxth	r1, r3
 800e442:	0c1b      	lsrs	r3, r3, #16
 800e444:	ebac 0101 	sub.w	r1, ip, r1
 800e448:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e44c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e450:	b289      	uxth	r1, r1
 800e452:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800e456:	454e      	cmp	r6, r9
 800e458:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e45c:	f84a 3b04 	str.w	r3, [sl], #4
 800e460:	d8e7      	bhi.n	800e432 <__mdiff+0x7e>
 800e462:	1b73      	subs	r3, r6, r5
 800e464:	3b15      	subs	r3, #21
 800e466:	f023 0303 	bic.w	r3, r3, #3
 800e46a:	3515      	adds	r5, #21
 800e46c:	3304      	adds	r3, #4
 800e46e:	42ae      	cmp	r6, r5
 800e470:	bf38      	it	cc
 800e472:	2304      	movcc	r3, #4
 800e474:	4418      	add	r0, r3
 800e476:	4443      	add	r3, r8
 800e478:	461e      	mov	r6, r3
 800e47a:	4605      	mov	r5, r0
 800e47c:	4575      	cmp	r5, lr
 800e47e:	d30e      	bcc.n	800e49e <__mdiff+0xea>
 800e480:	f10e 0103 	add.w	r1, lr, #3
 800e484:	1a09      	subs	r1, r1, r0
 800e486:	f021 0103 	bic.w	r1, r1, #3
 800e48a:	3803      	subs	r0, #3
 800e48c:	4586      	cmp	lr, r0
 800e48e:	bf38      	it	cc
 800e490:	2100      	movcc	r1, #0
 800e492:	4419      	add	r1, r3
 800e494:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800e498:	b18b      	cbz	r3, 800e4be <__mdiff+0x10a>
 800e49a:	6117      	str	r7, [r2, #16]
 800e49c:	e7a4      	b.n	800e3e8 <__mdiff+0x34>
 800e49e:	f855 8b04 	ldr.w	r8, [r5], #4
 800e4a2:	fa1f f188 	uxth.w	r1, r8
 800e4a6:	4461      	add	r1, ip
 800e4a8:	140c      	asrs	r4, r1, #16
 800e4aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e4ae:	b289      	uxth	r1, r1
 800e4b0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e4b4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800e4b8:	f846 1b04 	str.w	r1, [r6], #4
 800e4bc:	e7de      	b.n	800e47c <__mdiff+0xc8>
 800e4be:	3f01      	subs	r7, #1
 800e4c0:	e7e8      	b.n	800e494 <__mdiff+0xe0>
 800e4c2:	bf00      	nop
 800e4c4:	08011a3b 	.word	0x08011a3b
 800e4c8:	08011a4c 	.word	0x08011a4c

0800e4cc <__d2b>:
 800e4cc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800e4d0:	2101      	movs	r1, #1
 800e4d2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800e4d6:	4690      	mov	r8, r2
 800e4d8:	461d      	mov	r5, r3
 800e4da:	f7ff fcd1 	bl	800de80 <_Balloc>
 800e4de:	4604      	mov	r4, r0
 800e4e0:	b930      	cbnz	r0, 800e4f0 <__d2b+0x24>
 800e4e2:	4602      	mov	r2, r0
 800e4e4:	f240 310a 	movw	r1, #778	; 0x30a
 800e4e8:	4b24      	ldr	r3, [pc, #144]	; (800e57c <__d2b+0xb0>)
 800e4ea:	4825      	ldr	r0, [pc, #148]	; (800e580 <__d2b+0xb4>)
 800e4ec:	f000 f9ba 	bl	800e864 <__assert_func>
 800e4f0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800e4f4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800e4f8:	bb2d      	cbnz	r5, 800e546 <__d2b+0x7a>
 800e4fa:	9301      	str	r3, [sp, #4]
 800e4fc:	f1b8 0300 	subs.w	r3, r8, #0
 800e500:	d026      	beq.n	800e550 <__d2b+0x84>
 800e502:	4668      	mov	r0, sp
 800e504:	9300      	str	r3, [sp, #0]
 800e506:	f7ff fd83 	bl	800e010 <__lo0bits>
 800e50a:	9900      	ldr	r1, [sp, #0]
 800e50c:	b1f0      	cbz	r0, 800e54c <__d2b+0x80>
 800e50e:	9a01      	ldr	r2, [sp, #4]
 800e510:	f1c0 0320 	rsb	r3, r0, #32
 800e514:	fa02 f303 	lsl.w	r3, r2, r3
 800e518:	430b      	orrs	r3, r1
 800e51a:	40c2      	lsrs	r2, r0
 800e51c:	6163      	str	r3, [r4, #20]
 800e51e:	9201      	str	r2, [sp, #4]
 800e520:	9b01      	ldr	r3, [sp, #4]
 800e522:	2b00      	cmp	r3, #0
 800e524:	bf14      	ite	ne
 800e526:	2102      	movne	r1, #2
 800e528:	2101      	moveq	r1, #1
 800e52a:	61a3      	str	r3, [r4, #24]
 800e52c:	6121      	str	r1, [r4, #16]
 800e52e:	b1c5      	cbz	r5, 800e562 <__d2b+0x96>
 800e530:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e534:	4405      	add	r5, r0
 800e536:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e53a:	603d      	str	r5, [r7, #0]
 800e53c:	6030      	str	r0, [r6, #0]
 800e53e:	4620      	mov	r0, r4
 800e540:	b002      	add	sp, #8
 800e542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e546:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e54a:	e7d6      	b.n	800e4fa <__d2b+0x2e>
 800e54c:	6161      	str	r1, [r4, #20]
 800e54e:	e7e7      	b.n	800e520 <__d2b+0x54>
 800e550:	a801      	add	r0, sp, #4
 800e552:	f7ff fd5d 	bl	800e010 <__lo0bits>
 800e556:	2101      	movs	r1, #1
 800e558:	9b01      	ldr	r3, [sp, #4]
 800e55a:	6121      	str	r1, [r4, #16]
 800e55c:	6163      	str	r3, [r4, #20]
 800e55e:	3020      	adds	r0, #32
 800e560:	e7e5      	b.n	800e52e <__d2b+0x62>
 800e562:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800e566:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e56a:	6038      	str	r0, [r7, #0]
 800e56c:	6918      	ldr	r0, [r3, #16]
 800e56e:	f7ff fd2f 	bl	800dfd0 <__hi0bits>
 800e572:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800e576:	6031      	str	r1, [r6, #0]
 800e578:	e7e1      	b.n	800e53e <__d2b+0x72>
 800e57a:	bf00      	nop
 800e57c:	08011a3b 	.word	0x08011a3b
 800e580:	08011a4c 	.word	0x08011a4c

0800e584 <_calloc_r>:
 800e584:	b570      	push	{r4, r5, r6, lr}
 800e586:	fba1 5402 	umull	r5, r4, r1, r2
 800e58a:	b934      	cbnz	r4, 800e59a <_calloc_r+0x16>
 800e58c:	4629      	mov	r1, r5
 800e58e:	f7fd fff5 	bl	800c57c <_malloc_r>
 800e592:	4606      	mov	r6, r0
 800e594:	b928      	cbnz	r0, 800e5a2 <_calloc_r+0x1e>
 800e596:	4630      	mov	r0, r6
 800e598:	bd70      	pop	{r4, r5, r6, pc}
 800e59a:	220c      	movs	r2, #12
 800e59c:	2600      	movs	r6, #0
 800e59e:	6002      	str	r2, [r0, #0]
 800e5a0:	e7f9      	b.n	800e596 <_calloc_r+0x12>
 800e5a2:	462a      	mov	r2, r5
 800e5a4:	4621      	mov	r1, r4
 800e5a6:	f7fd ff79 	bl	800c49c <memset>
 800e5aa:	e7f4      	b.n	800e596 <_calloc_r+0x12>

0800e5ac <__ssputs_r>:
 800e5ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5b0:	688e      	ldr	r6, [r1, #8]
 800e5b2:	4682      	mov	sl, r0
 800e5b4:	429e      	cmp	r6, r3
 800e5b6:	460c      	mov	r4, r1
 800e5b8:	4690      	mov	r8, r2
 800e5ba:	461f      	mov	r7, r3
 800e5bc:	d838      	bhi.n	800e630 <__ssputs_r+0x84>
 800e5be:	898a      	ldrh	r2, [r1, #12]
 800e5c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e5c4:	d032      	beq.n	800e62c <__ssputs_r+0x80>
 800e5c6:	6825      	ldr	r5, [r4, #0]
 800e5c8:	6909      	ldr	r1, [r1, #16]
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	eba5 0901 	sub.w	r9, r5, r1
 800e5d0:	6965      	ldr	r5, [r4, #20]
 800e5d2:	444b      	add	r3, r9
 800e5d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e5d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e5dc:	106d      	asrs	r5, r5, #1
 800e5de:	429d      	cmp	r5, r3
 800e5e0:	bf38      	it	cc
 800e5e2:	461d      	movcc	r5, r3
 800e5e4:	0553      	lsls	r3, r2, #21
 800e5e6:	d531      	bpl.n	800e64c <__ssputs_r+0xa0>
 800e5e8:	4629      	mov	r1, r5
 800e5ea:	f7fd ffc7 	bl	800c57c <_malloc_r>
 800e5ee:	4606      	mov	r6, r0
 800e5f0:	b950      	cbnz	r0, 800e608 <__ssputs_r+0x5c>
 800e5f2:	230c      	movs	r3, #12
 800e5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800e5f8:	f8ca 3000 	str.w	r3, [sl]
 800e5fc:	89a3      	ldrh	r3, [r4, #12]
 800e5fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e602:	81a3      	strh	r3, [r4, #12]
 800e604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e608:	464a      	mov	r2, r9
 800e60a:	6921      	ldr	r1, [r4, #16]
 800e60c:	f7fd ff38 	bl	800c480 <memcpy>
 800e610:	89a3      	ldrh	r3, [r4, #12]
 800e612:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e61a:	81a3      	strh	r3, [r4, #12]
 800e61c:	6126      	str	r6, [r4, #16]
 800e61e:	444e      	add	r6, r9
 800e620:	6026      	str	r6, [r4, #0]
 800e622:	463e      	mov	r6, r7
 800e624:	6165      	str	r5, [r4, #20]
 800e626:	eba5 0509 	sub.w	r5, r5, r9
 800e62a:	60a5      	str	r5, [r4, #8]
 800e62c:	42be      	cmp	r6, r7
 800e62e:	d900      	bls.n	800e632 <__ssputs_r+0x86>
 800e630:	463e      	mov	r6, r7
 800e632:	4632      	mov	r2, r6
 800e634:	4641      	mov	r1, r8
 800e636:	6820      	ldr	r0, [r4, #0]
 800e638:	f000 f959 	bl	800e8ee <memmove>
 800e63c:	68a3      	ldr	r3, [r4, #8]
 800e63e:	2000      	movs	r0, #0
 800e640:	1b9b      	subs	r3, r3, r6
 800e642:	60a3      	str	r3, [r4, #8]
 800e644:	6823      	ldr	r3, [r4, #0]
 800e646:	4433      	add	r3, r6
 800e648:	6023      	str	r3, [r4, #0]
 800e64a:	e7db      	b.n	800e604 <__ssputs_r+0x58>
 800e64c:	462a      	mov	r2, r5
 800e64e:	f000 f968 	bl	800e922 <_realloc_r>
 800e652:	4606      	mov	r6, r0
 800e654:	2800      	cmp	r0, #0
 800e656:	d1e1      	bne.n	800e61c <__ssputs_r+0x70>
 800e658:	4650      	mov	r0, sl
 800e65a:	6921      	ldr	r1, [r4, #16]
 800e65c:	f7fd ff26 	bl	800c4ac <_free_r>
 800e660:	e7c7      	b.n	800e5f2 <__ssputs_r+0x46>
	...

0800e664 <_svfiprintf_r>:
 800e664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e668:	4698      	mov	r8, r3
 800e66a:	898b      	ldrh	r3, [r1, #12]
 800e66c:	4607      	mov	r7, r0
 800e66e:	061b      	lsls	r3, r3, #24
 800e670:	460d      	mov	r5, r1
 800e672:	4614      	mov	r4, r2
 800e674:	b09d      	sub	sp, #116	; 0x74
 800e676:	d50e      	bpl.n	800e696 <_svfiprintf_r+0x32>
 800e678:	690b      	ldr	r3, [r1, #16]
 800e67a:	b963      	cbnz	r3, 800e696 <_svfiprintf_r+0x32>
 800e67c:	2140      	movs	r1, #64	; 0x40
 800e67e:	f7fd ff7d 	bl	800c57c <_malloc_r>
 800e682:	6028      	str	r0, [r5, #0]
 800e684:	6128      	str	r0, [r5, #16]
 800e686:	b920      	cbnz	r0, 800e692 <_svfiprintf_r+0x2e>
 800e688:	230c      	movs	r3, #12
 800e68a:	603b      	str	r3, [r7, #0]
 800e68c:	f04f 30ff 	mov.w	r0, #4294967295
 800e690:	e0d1      	b.n	800e836 <_svfiprintf_r+0x1d2>
 800e692:	2340      	movs	r3, #64	; 0x40
 800e694:	616b      	str	r3, [r5, #20]
 800e696:	2300      	movs	r3, #0
 800e698:	9309      	str	r3, [sp, #36]	; 0x24
 800e69a:	2320      	movs	r3, #32
 800e69c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e6a0:	2330      	movs	r3, #48	; 0x30
 800e6a2:	f04f 0901 	mov.w	r9, #1
 800e6a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e850 <_svfiprintf_r+0x1ec>
 800e6ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e6b2:	4623      	mov	r3, r4
 800e6b4:	469a      	mov	sl, r3
 800e6b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6ba:	b10a      	cbz	r2, 800e6c0 <_svfiprintf_r+0x5c>
 800e6bc:	2a25      	cmp	r2, #37	; 0x25
 800e6be:	d1f9      	bne.n	800e6b4 <_svfiprintf_r+0x50>
 800e6c0:	ebba 0b04 	subs.w	fp, sl, r4
 800e6c4:	d00b      	beq.n	800e6de <_svfiprintf_r+0x7a>
 800e6c6:	465b      	mov	r3, fp
 800e6c8:	4622      	mov	r2, r4
 800e6ca:	4629      	mov	r1, r5
 800e6cc:	4638      	mov	r0, r7
 800e6ce:	f7ff ff6d 	bl	800e5ac <__ssputs_r>
 800e6d2:	3001      	adds	r0, #1
 800e6d4:	f000 80aa 	beq.w	800e82c <_svfiprintf_r+0x1c8>
 800e6d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e6da:	445a      	add	r2, fp
 800e6dc:	9209      	str	r2, [sp, #36]	; 0x24
 800e6de:	f89a 3000 	ldrb.w	r3, [sl]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	f000 80a2 	beq.w	800e82c <_svfiprintf_r+0x1c8>
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	f04f 32ff 	mov.w	r2, #4294967295
 800e6ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e6f2:	f10a 0a01 	add.w	sl, sl, #1
 800e6f6:	9304      	str	r3, [sp, #16]
 800e6f8:	9307      	str	r3, [sp, #28]
 800e6fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e6fe:	931a      	str	r3, [sp, #104]	; 0x68
 800e700:	4654      	mov	r4, sl
 800e702:	2205      	movs	r2, #5
 800e704:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e708:	4851      	ldr	r0, [pc, #324]	; (800e850 <_svfiprintf_r+0x1ec>)
 800e70a:	f7ff fb9f 	bl	800de4c <memchr>
 800e70e:	9a04      	ldr	r2, [sp, #16]
 800e710:	b9d8      	cbnz	r0, 800e74a <_svfiprintf_r+0xe6>
 800e712:	06d0      	lsls	r0, r2, #27
 800e714:	bf44      	itt	mi
 800e716:	2320      	movmi	r3, #32
 800e718:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e71c:	0711      	lsls	r1, r2, #28
 800e71e:	bf44      	itt	mi
 800e720:	232b      	movmi	r3, #43	; 0x2b
 800e722:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e726:	f89a 3000 	ldrb.w	r3, [sl]
 800e72a:	2b2a      	cmp	r3, #42	; 0x2a
 800e72c:	d015      	beq.n	800e75a <_svfiprintf_r+0xf6>
 800e72e:	4654      	mov	r4, sl
 800e730:	2000      	movs	r0, #0
 800e732:	f04f 0c0a 	mov.w	ip, #10
 800e736:	9a07      	ldr	r2, [sp, #28]
 800e738:	4621      	mov	r1, r4
 800e73a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e73e:	3b30      	subs	r3, #48	; 0x30
 800e740:	2b09      	cmp	r3, #9
 800e742:	d94e      	bls.n	800e7e2 <_svfiprintf_r+0x17e>
 800e744:	b1b0      	cbz	r0, 800e774 <_svfiprintf_r+0x110>
 800e746:	9207      	str	r2, [sp, #28]
 800e748:	e014      	b.n	800e774 <_svfiprintf_r+0x110>
 800e74a:	eba0 0308 	sub.w	r3, r0, r8
 800e74e:	fa09 f303 	lsl.w	r3, r9, r3
 800e752:	4313      	orrs	r3, r2
 800e754:	46a2      	mov	sl, r4
 800e756:	9304      	str	r3, [sp, #16]
 800e758:	e7d2      	b.n	800e700 <_svfiprintf_r+0x9c>
 800e75a:	9b03      	ldr	r3, [sp, #12]
 800e75c:	1d19      	adds	r1, r3, #4
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	9103      	str	r1, [sp, #12]
 800e762:	2b00      	cmp	r3, #0
 800e764:	bfbb      	ittet	lt
 800e766:	425b      	neglt	r3, r3
 800e768:	f042 0202 	orrlt.w	r2, r2, #2
 800e76c:	9307      	strge	r3, [sp, #28]
 800e76e:	9307      	strlt	r3, [sp, #28]
 800e770:	bfb8      	it	lt
 800e772:	9204      	strlt	r2, [sp, #16]
 800e774:	7823      	ldrb	r3, [r4, #0]
 800e776:	2b2e      	cmp	r3, #46	; 0x2e
 800e778:	d10c      	bne.n	800e794 <_svfiprintf_r+0x130>
 800e77a:	7863      	ldrb	r3, [r4, #1]
 800e77c:	2b2a      	cmp	r3, #42	; 0x2a
 800e77e:	d135      	bne.n	800e7ec <_svfiprintf_r+0x188>
 800e780:	9b03      	ldr	r3, [sp, #12]
 800e782:	3402      	adds	r4, #2
 800e784:	1d1a      	adds	r2, r3, #4
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	9203      	str	r2, [sp, #12]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	bfb8      	it	lt
 800e78e:	f04f 33ff 	movlt.w	r3, #4294967295
 800e792:	9305      	str	r3, [sp, #20]
 800e794:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800e854 <_svfiprintf_r+0x1f0>
 800e798:	2203      	movs	r2, #3
 800e79a:	4650      	mov	r0, sl
 800e79c:	7821      	ldrb	r1, [r4, #0]
 800e79e:	f7ff fb55 	bl	800de4c <memchr>
 800e7a2:	b140      	cbz	r0, 800e7b6 <_svfiprintf_r+0x152>
 800e7a4:	2340      	movs	r3, #64	; 0x40
 800e7a6:	eba0 000a 	sub.w	r0, r0, sl
 800e7aa:	fa03 f000 	lsl.w	r0, r3, r0
 800e7ae:	9b04      	ldr	r3, [sp, #16]
 800e7b0:	3401      	adds	r4, #1
 800e7b2:	4303      	orrs	r3, r0
 800e7b4:	9304      	str	r3, [sp, #16]
 800e7b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7ba:	2206      	movs	r2, #6
 800e7bc:	4826      	ldr	r0, [pc, #152]	; (800e858 <_svfiprintf_r+0x1f4>)
 800e7be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e7c2:	f7ff fb43 	bl	800de4c <memchr>
 800e7c6:	2800      	cmp	r0, #0
 800e7c8:	d038      	beq.n	800e83c <_svfiprintf_r+0x1d8>
 800e7ca:	4b24      	ldr	r3, [pc, #144]	; (800e85c <_svfiprintf_r+0x1f8>)
 800e7cc:	bb1b      	cbnz	r3, 800e816 <_svfiprintf_r+0x1b2>
 800e7ce:	9b03      	ldr	r3, [sp, #12]
 800e7d0:	3307      	adds	r3, #7
 800e7d2:	f023 0307 	bic.w	r3, r3, #7
 800e7d6:	3308      	adds	r3, #8
 800e7d8:	9303      	str	r3, [sp, #12]
 800e7da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7dc:	4433      	add	r3, r6
 800e7de:	9309      	str	r3, [sp, #36]	; 0x24
 800e7e0:	e767      	b.n	800e6b2 <_svfiprintf_r+0x4e>
 800e7e2:	460c      	mov	r4, r1
 800e7e4:	2001      	movs	r0, #1
 800e7e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e7ea:	e7a5      	b.n	800e738 <_svfiprintf_r+0xd4>
 800e7ec:	2300      	movs	r3, #0
 800e7ee:	f04f 0c0a 	mov.w	ip, #10
 800e7f2:	4619      	mov	r1, r3
 800e7f4:	3401      	adds	r4, #1
 800e7f6:	9305      	str	r3, [sp, #20]
 800e7f8:	4620      	mov	r0, r4
 800e7fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7fe:	3a30      	subs	r2, #48	; 0x30
 800e800:	2a09      	cmp	r2, #9
 800e802:	d903      	bls.n	800e80c <_svfiprintf_r+0x1a8>
 800e804:	2b00      	cmp	r3, #0
 800e806:	d0c5      	beq.n	800e794 <_svfiprintf_r+0x130>
 800e808:	9105      	str	r1, [sp, #20]
 800e80a:	e7c3      	b.n	800e794 <_svfiprintf_r+0x130>
 800e80c:	4604      	mov	r4, r0
 800e80e:	2301      	movs	r3, #1
 800e810:	fb0c 2101 	mla	r1, ip, r1, r2
 800e814:	e7f0      	b.n	800e7f8 <_svfiprintf_r+0x194>
 800e816:	ab03      	add	r3, sp, #12
 800e818:	9300      	str	r3, [sp, #0]
 800e81a:	462a      	mov	r2, r5
 800e81c:	4638      	mov	r0, r7
 800e81e:	4b10      	ldr	r3, [pc, #64]	; (800e860 <_svfiprintf_r+0x1fc>)
 800e820:	a904      	add	r1, sp, #16
 800e822:	f7fd ffbd 	bl	800c7a0 <_printf_float>
 800e826:	1c42      	adds	r2, r0, #1
 800e828:	4606      	mov	r6, r0
 800e82a:	d1d6      	bne.n	800e7da <_svfiprintf_r+0x176>
 800e82c:	89ab      	ldrh	r3, [r5, #12]
 800e82e:	065b      	lsls	r3, r3, #25
 800e830:	f53f af2c 	bmi.w	800e68c <_svfiprintf_r+0x28>
 800e834:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e836:	b01d      	add	sp, #116	; 0x74
 800e838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e83c:	ab03      	add	r3, sp, #12
 800e83e:	9300      	str	r3, [sp, #0]
 800e840:	462a      	mov	r2, r5
 800e842:	4638      	mov	r0, r7
 800e844:	4b06      	ldr	r3, [pc, #24]	; (800e860 <_svfiprintf_r+0x1fc>)
 800e846:	a904      	add	r1, sp, #16
 800e848:	f7fe fa46 	bl	800ccd8 <_printf_i>
 800e84c:	e7eb      	b.n	800e826 <_svfiprintf_r+0x1c2>
 800e84e:	bf00      	nop
 800e850:	08011ba4 	.word	0x08011ba4
 800e854:	08011baa 	.word	0x08011baa
 800e858:	08011bae 	.word	0x08011bae
 800e85c:	0800c7a1 	.word	0x0800c7a1
 800e860:	0800e5ad 	.word	0x0800e5ad

0800e864 <__assert_func>:
 800e864:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e866:	4614      	mov	r4, r2
 800e868:	461a      	mov	r2, r3
 800e86a:	4b09      	ldr	r3, [pc, #36]	; (800e890 <__assert_func+0x2c>)
 800e86c:	4605      	mov	r5, r0
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	68d8      	ldr	r0, [r3, #12]
 800e872:	b14c      	cbz	r4, 800e888 <__assert_func+0x24>
 800e874:	4b07      	ldr	r3, [pc, #28]	; (800e894 <__assert_func+0x30>)
 800e876:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e87a:	9100      	str	r1, [sp, #0]
 800e87c:	462b      	mov	r3, r5
 800e87e:	4906      	ldr	r1, [pc, #24]	; (800e898 <__assert_func+0x34>)
 800e880:	f000 f80e 	bl	800e8a0 <fiprintf>
 800e884:	f000 faa2 	bl	800edcc <abort>
 800e888:	4b04      	ldr	r3, [pc, #16]	; (800e89c <__assert_func+0x38>)
 800e88a:	461c      	mov	r4, r3
 800e88c:	e7f3      	b.n	800e876 <__assert_func+0x12>
 800e88e:	bf00      	nop
 800e890:	20000024 	.word	0x20000024
 800e894:	08011bb5 	.word	0x08011bb5
 800e898:	08011bc2 	.word	0x08011bc2
 800e89c:	08011bf0 	.word	0x08011bf0

0800e8a0 <fiprintf>:
 800e8a0:	b40e      	push	{r1, r2, r3}
 800e8a2:	b503      	push	{r0, r1, lr}
 800e8a4:	4601      	mov	r1, r0
 800e8a6:	ab03      	add	r3, sp, #12
 800e8a8:	4805      	ldr	r0, [pc, #20]	; (800e8c0 <fiprintf+0x20>)
 800e8aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8ae:	6800      	ldr	r0, [r0, #0]
 800e8b0:	9301      	str	r3, [sp, #4]
 800e8b2:	f000 f88d 	bl	800e9d0 <_vfiprintf_r>
 800e8b6:	b002      	add	sp, #8
 800e8b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e8bc:	b003      	add	sp, #12
 800e8be:	4770      	bx	lr
 800e8c0:	20000024 	.word	0x20000024

0800e8c4 <__retarget_lock_init_recursive>:
 800e8c4:	4770      	bx	lr

0800e8c6 <__retarget_lock_acquire_recursive>:
 800e8c6:	4770      	bx	lr

0800e8c8 <__retarget_lock_release_recursive>:
 800e8c8:	4770      	bx	lr

0800e8ca <__ascii_mbtowc>:
 800e8ca:	b082      	sub	sp, #8
 800e8cc:	b901      	cbnz	r1, 800e8d0 <__ascii_mbtowc+0x6>
 800e8ce:	a901      	add	r1, sp, #4
 800e8d0:	b142      	cbz	r2, 800e8e4 <__ascii_mbtowc+0x1a>
 800e8d2:	b14b      	cbz	r3, 800e8e8 <__ascii_mbtowc+0x1e>
 800e8d4:	7813      	ldrb	r3, [r2, #0]
 800e8d6:	600b      	str	r3, [r1, #0]
 800e8d8:	7812      	ldrb	r2, [r2, #0]
 800e8da:	1e10      	subs	r0, r2, #0
 800e8dc:	bf18      	it	ne
 800e8de:	2001      	movne	r0, #1
 800e8e0:	b002      	add	sp, #8
 800e8e2:	4770      	bx	lr
 800e8e4:	4610      	mov	r0, r2
 800e8e6:	e7fb      	b.n	800e8e0 <__ascii_mbtowc+0x16>
 800e8e8:	f06f 0001 	mvn.w	r0, #1
 800e8ec:	e7f8      	b.n	800e8e0 <__ascii_mbtowc+0x16>

0800e8ee <memmove>:
 800e8ee:	4288      	cmp	r0, r1
 800e8f0:	b510      	push	{r4, lr}
 800e8f2:	eb01 0402 	add.w	r4, r1, r2
 800e8f6:	d902      	bls.n	800e8fe <memmove+0x10>
 800e8f8:	4284      	cmp	r4, r0
 800e8fa:	4623      	mov	r3, r4
 800e8fc:	d807      	bhi.n	800e90e <memmove+0x20>
 800e8fe:	1e43      	subs	r3, r0, #1
 800e900:	42a1      	cmp	r1, r4
 800e902:	d008      	beq.n	800e916 <memmove+0x28>
 800e904:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e908:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e90c:	e7f8      	b.n	800e900 <memmove+0x12>
 800e90e:	4601      	mov	r1, r0
 800e910:	4402      	add	r2, r0
 800e912:	428a      	cmp	r2, r1
 800e914:	d100      	bne.n	800e918 <memmove+0x2a>
 800e916:	bd10      	pop	{r4, pc}
 800e918:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e91c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e920:	e7f7      	b.n	800e912 <memmove+0x24>

0800e922 <_realloc_r>:
 800e922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e926:	4680      	mov	r8, r0
 800e928:	4614      	mov	r4, r2
 800e92a:	460e      	mov	r6, r1
 800e92c:	b921      	cbnz	r1, 800e938 <_realloc_r+0x16>
 800e92e:	4611      	mov	r1, r2
 800e930:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e934:	f7fd be22 	b.w	800c57c <_malloc_r>
 800e938:	b92a      	cbnz	r2, 800e946 <_realloc_r+0x24>
 800e93a:	f7fd fdb7 	bl	800c4ac <_free_r>
 800e93e:	4625      	mov	r5, r4
 800e940:	4628      	mov	r0, r5
 800e942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e946:	f000 fc61 	bl	800f20c <_malloc_usable_size_r>
 800e94a:	4284      	cmp	r4, r0
 800e94c:	4607      	mov	r7, r0
 800e94e:	d802      	bhi.n	800e956 <_realloc_r+0x34>
 800e950:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e954:	d812      	bhi.n	800e97c <_realloc_r+0x5a>
 800e956:	4621      	mov	r1, r4
 800e958:	4640      	mov	r0, r8
 800e95a:	f7fd fe0f 	bl	800c57c <_malloc_r>
 800e95e:	4605      	mov	r5, r0
 800e960:	2800      	cmp	r0, #0
 800e962:	d0ed      	beq.n	800e940 <_realloc_r+0x1e>
 800e964:	42bc      	cmp	r4, r7
 800e966:	4622      	mov	r2, r4
 800e968:	4631      	mov	r1, r6
 800e96a:	bf28      	it	cs
 800e96c:	463a      	movcs	r2, r7
 800e96e:	f7fd fd87 	bl	800c480 <memcpy>
 800e972:	4631      	mov	r1, r6
 800e974:	4640      	mov	r0, r8
 800e976:	f7fd fd99 	bl	800c4ac <_free_r>
 800e97a:	e7e1      	b.n	800e940 <_realloc_r+0x1e>
 800e97c:	4635      	mov	r5, r6
 800e97e:	e7df      	b.n	800e940 <_realloc_r+0x1e>

0800e980 <__sfputc_r>:
 800e980:	6893      	ldr	r3, [r2, #8]
 800e982:	b410      	push	{r4}
 800e984:	3b01      	subs	r3, #1
 800e986:	2b00      	cmp	r3, #0
 800e988:	6093      	str	r3, [r2, #8]
 800e98a:	da07      	bge.n	800e99c <__sfputc_r+0x1c>
 800e98c:	6994      	ldr	r4, [r2, #24]
 800e98e:	42a3      	cmp	r3, r4
 800e990:	db01      	blt.n	800e996 <__sfputc_r+0x16>
 800e992:	290a      	cmp	r1, #10
 800e994:	d102      	bne.n	800e99c <__sfputc_r+0x1c>
 800e996:	bc10      	pop	{r4}
 800e998:	f000 b94a 	b.w	800ec30 <__swbuf_r>
 800e99c:	6813      	ldr	r3, [r2, #0]
 800e99e:	1c58      	adds	r0, r3, #1
 800e9a0:	6010      	str	r0, [r2, #0]
 800e9a2:	7019      	strb	r1, [r3, #0]
 800e9a4:	4608      	mov	r0, r1
 800e9a6:	bc10      	pop	{r4}
 800e9a8:	4770      	bx	lr

0800e9aa <__sfputs_r>:
 800e9aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ac:	4606      	mov	r6, r0
 800e9ae:	460f      	mov	r7, r1
 800e9b0:	4614      	mov	r4, r2
 800e9b2:	18d5      	adds	r5, r2, r3
 800e9b4:	42ac      	cmp	r4, r5
 800e9b6:	d101      	bne.n	800e9bc <__sfputs_r+0x12>
 800e9b8:	2000      	movs	r0, #0
 800e9ba:	e007      	b.n	800e9cc <__sfputs_r+0x22>
 800e9bc:	463a      	mov	r2, r7
 800e9be:	4630      	mov	r0, r6
 800e9c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9c4:	f7ff ffdc 	bl	800e980 <__sfputc_r>
 800e9c8:	1c43      	adds	r3, r0, #1
 800e9ca:	d1f3      	bne.n	800e9b4 <__sfputs_r+0xa>
 800e9cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e9d0 <_vfiprintf_r>:
 800e9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9d4:	460d      	mov	r5, r1
 800e9d6:	4614      	mov	r4, r2
 800e9d8:	4698      	mov	r8, r3
 800e9da:	4606      	mov	r6, r0
 800e9dc:	b09d      	sub	sp, #116	; 0x74
 800e9de:	b118      	cbz	r0, 800e9e8 <_vfiprintf_r+0x18>
 800e9e0:	6983      	ldr	r3, [r0, #24]
 800e9e2:	b90b      	cbnz	r3, 800e9e8 <_vfiprintf_r+0x18>
 800e9e4:	f000 fb10 	bl	800f008 <__sinit>
 800e9e8:	4b89      	ldr	r3, [pc, #548]	; (800ec10 <_vfiprintf_r+0x240>)
 800e9ea:	429d      	cmp	r5, r3
 800e9ec:	d11b      	bne.n	800ea26 <_vfiprintf_r+0x56>
 800e9ee:	6875      	ldr	r5, [r6, #4]
 800e9f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e9f2:	07d9      	lsls	r1, r3, #31
 800e9f4:	d405      	bmi.n	800ea02 <_vfiprintf_r+0x32>
 800e9f6:	89ab      	ldrh	r3, [r5, #12]
 800e9f8:	059a      	lsls	r2, r3, #22
 800e9fa:	d402      	bmi.n	800ea02 <_vfiprintf_r+0x32>
 800e9fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e9fe:	f7ff ff62 	bl	800e8c6 <__retarget_lock_acquire_recursive>
 800ea02:	89ab      	ldrh	r3, [r5, #12]
 800ea04:	071b      	lsls	r3, r3, #28
 800ea06:	d501      	bpl.n	800ea0c <_vfiprintf_r+0x3c>
 800ea08:	692b      	ldr	r3, [r5, #16]
 800ea0a:	b9eb      	cbnz	r3, 800ea48 <_vfiprintf_r+0x78>
 800ea0c:	4629      	mov	r1, r5
 800ea0e:	4630      	mov	r0, r6
 800ea10:	f000 f96e 	bl	800ecf0 <__swsetup_r>
 800ea14:	b1c0      	cbz	r0, 800ea48 <_vfiprintf_r+0x78>
 800ea16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ea18:	07dc      	lsls	r4, r3, #31
 800ea1a:	d50e      	bpl.n	800ea3a <_vfiprintf_r+0x6a>
 800ea1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea20:	b01d      	add	sp, #116	; 0x74
 800ea22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea26:	4b7b      	ldr	r3, [pc, #492]	; (800ec14 <_vfiprintf_r+0x244>)
 800ea28:	429d      	cmp	r5, r3
 800ea2a:	d101      	bne.n	800ea30 <_vfiprintf_r+0x60>
 800ea2c:	68b5      	ldr	r5, [r6, #8]
 800ea2e:	e7df      	b.n	800e9f0 <_vfiprintf_r+0x20>
 800ea30:	4b79      	ldr	r3, [pc, #484]	; (800ec18 <_vfiprintf_r+0x248>)
 800ea32:	429d      	cmp	r5, r3
 800ea34:	bf08      	it	eq
 800ea36:	68f5      	ldreq	r5, [r6, #12]
 800ea38:	e7da      	b.n	800e9f0 <_vfiprintf_r+0x20>
 800ea3a:	89ab      	ldrh	r3, [r5, #12]
 800ea3c:	0598      	lsls	r0, r3, #22
 800ea3e:	d4ed      	bmi.n	800ea1c <_vfiprintf_r+0x4c>
 800ea40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ea42:	f7ff ff41 	bl	800e8c8 <__retarget_lock_release_recursive>
 800ea46:	e7e9      	b.n	800ea1c <_vfiprintf_r+0x4c>
 800ea48:	2300      	movs	r3, #0
 800ea4a:	9309      	str	r3, [sp, #36]	; 0x24
 800ea4c:	2320      	movs	r3, #32
 800ea4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea52:	2330      	movs	r3, #48	; 0x30
 800ea54:	f04f 0901 	mov.w	r9, #1
 800ea58:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea5c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800ec1c <_vfiprintf_r+0x24c>
 800ea60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea64:	4623      	mov	r3, r4
 800ea66:	469a      	mov	sl, r3
 800ea68:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea6c:	b10a      	cbz	r2, 800ea72 <_vfiprintf_r+0xa2>
 800ea6e:	2a25      	cmp	r2, #37	; 0x25
 800ea70:	d1f9      	bne.n	800ea66 <_vfiprintf_r+0x96>
 800ea72:	ebba 0b04 	subs.w	fp, sl, r4
 800ea76:	d00b      	beq.n	800ea90 <_vfiprintf_r+0xc0>
 800ea78:	465b      	mov	r3, fp
 800ea7a:	4622      	mov	r2, r4
 800ea7c:	4629      	mov	r1, r5
 800ea7e:	4630      	mov	r0, r6
 800ea80:	f7ff ff93 	bl	800e9aa <__sfputs_r>
 800ea84:	3001      	adds	r0, #1
 800ea86:	f000 80aa 	beq.w	800ebde <_vfiprintf_r+0x20e>
 800ea8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea8c:	445a      	add	r2, fp
 800ea8e:	9209      	str	r2, [sp, #36]	; 0x24
 800ea90:	f89a 3000 	ldrb.w	r3, [sl]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	f000 80a2 	beq.w	800ebde <_vfiprintf_r+0x20e>
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	f04f 32ff 	mov.w	r2, #4294967295
 800eaa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eaa4:	f10a 0a01 	add.w	sl, sl, #1
 800eaa8:	9304      	str	r3, [sp, #16]
 800eaaa:	9307      	str	r3, [sp, #28]
 800eaac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eab0:	931a      	str	r3, [sp, #104]	; 0x68
 800eab2:	4654      	mov	r4, sl
 800eab4:	2205      	movs	r2, #5
 800eab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaba:	4858      	ldr	r0, [pc, #352]	; (800ec1c <_vfiprintf_r+0x24c>)
 800eabc:	f7ff f9c6 	bl	800de4c <memchr>
 800eac0:	9a04      	ldr	r2, [sp, #16]
 800eac2:	b9d8      	cbnz	r0, 800eafc <_vfiprintf_r+0x12c>
 800eac4:	06d1      	lsls	r1, r2, #27
 800eac6:	bf44      	itt	mi
 800eac8:	2320      	movmi	r3, #32
 800eaca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eace:	0713      	lsls	r3, r2, #28
 800ead0:	bf44      	itt	mi
 800ead2:	232b      	movmi	r3, #43	; 0x2b
 800ead4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ead8:	f89a 3000 	ldrb.w	r3, [sl]
 800eadc:	2b2a      	cmp	r3, #42	; 0x2a
 800eade:	d015      	beq.n	800eb0c <_vfiprintf_r+0x13c>
 800eae0:	4654      	mov	r4, sl
 800eae2:	2000      	movs	r0, #0
 800eae4:	f04f 0c0a 	mov.w	ip, #10
 800eae8:	9a07      	ldr	r2, [sp, #28]
 800eaea:	4621      	mov	r1, r4
 800eaec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eaf0:	3b30      	subs	r3, #48	; 0x30
 800eaf2:	2b09      	cmp	r3, #9
 800eaf4:	d94e      	bls.n	800eb94 <_vfiprintf_r+0x1c4>
 800eaf6:	b1b0      	cbz	r0, 800eb26 <_vfiprintf_r+0x156>
 800eaf8:	9207      	str	r2, [sp, #28]
 800eafa:	e014      	b.n	800eb26 <_vfiprintf_r+0x156>
 800eafc:	eba0 0308 	sub.w	r3, r0, r8
 800eb00:	fa09 f303 	lsl.w	r3, r9, r3
 800eb04:	4313      	orrs	r3, r2
 800eb06:	46a2      	mov	sl, r4
 800eb08:	9304      	str	r3, [sp, #16]
 800eb0a:	e7d2      	b.n	800eab2 <_vfiprintf_r+0xe2>
 800eb0c:	9b03      	ldr	r3, [sp, #12]
 800eb0e:	1d19      	adds	r1, r3, #4
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	9103      	str	r1, [sp, #12]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	bfbb      	ittet	lt
 800eb18:	425b      	neglt	r3, r3
 800eb1a:	f042 0202 	orrlt.w	r2, r2, #2
 800eb1e:	9307      	strge	r3, [sp, #28]
 800eb20:	9307      	strlt	r3, [sp, #28]
 800eb22:	bfb8      	it	lt
 800eb24:	9204      	strlt	r2, [sp, #16]
 800eb26:	7823      	ldrb	r3, [r4, #0]
 800eb28:	2b2e      	cmp	r3, #46	; 0x2e
 800eb2a:	d10c      	bne.n	800eb46 <_vfiprintf_r+0x176>
 800eb2c:	7863      	ldrb	r3, [r4, #1]
 800eb2e:	2b2a      	cmp	r3, #42	; 0x2a
 800eb30:	d135      	bne.n	800eb9e <_vfiprintf_r+0x1ce>
 800eb32:	9b03      	ldr	r3, [sp, #12]
 800eb34:	3402      	adds	r4, #2
 800eb36:	1d1a      	adds	r2, r3, #4
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	9203      	str	r2, [sp, #12]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	bfb8      	it	lt
 800eb40:	f04f 33ff 	movlt.w	r3, #4294967295
 800eb44:	9305      	str	r3, [sp, #20]
 800eb46:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800ec20 <_vfiprintf_r+0x250>
 800eb4a:	2203      	movs	r2, #3
 800eb4c:	4650      	mov	r0, sl
 800eb4e:	7821      	ldrb	r1, [r4, #0]
 800eb50:	f7ff f97c 	bl	800de4c <memchr>
 800eb54:	b140      	cbz	r0, 800eb68 <_vfiprintf_r+0x198>
 800eb56:	2340      	movs	r3, #64	; 0x40
 800eb58:	eba0 000a 	sub.w	r0, r0, sl
 800eb5c:	fa03 f000 	lsl.w	r0, r3, r0
 800eb60:	9b04      	ldr	r3, [sp, #16]
 800eb62:	3401      	adds	r4, #1
 800eb64:	4303      	orrs	r3, r0
 800eb66:	9304      	str	r3, [sp, #16]
 800eb68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb6c:	2206      	movs	r2, #6
 800eb6e:	482d      	ldr	r0, [pc, #180]	; (800ec24 <_vfiprintf_r+0x254>)
 800eb70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eb74:	f7ff f96a 	bl	800de4c <memchr>
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	d03f      	beq.n	800ebfc <_vfiprintf_r+0x22c>
 800eb7c:	4b2a      	ldr	r3, [pc, #168]	; (800ec28 <_vfiprintf_r+0x258>)
 800eb7e:	bb1b      	cbnz	r3, 800ebc8 <_vfiprintf_r+0x1f8>
 800eb80:	9b03      	ldr	r3, [sp, #12]
 800eb82:	3307      	adds	r3, #7
 800eb84:	f023 0307 	bic.w	r3, r3, #7
 800eb88:	3308      	adds	r3, #8
 800eb8a:	9303      	str	r3, [sp, #12]
 800eb8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb8e:	443b      	add	r3, r7
 800eb90:	9309      	str	r3, [sp, #36]	; 0x24
 800eb92:	e767      	b.n	800ea64 <_vfiprintf_r+0x94>
 800eb94:	460c      	mov	r4, r1
 800eb96:	2001      	movs	r0, #1
 800eb98:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb9c:	e7a5      	b.n	800eaea <_vfiprintf_r+0x11a>
 800eb9e:	2300      	movs	r3, #0
 800eba0:	f04f 0c0a 	mov.w	ip, #10
 800eba4:	4619      	mov	r1, r3
 800eba6:	3401      	adds	r4, #1
 800eba8:	9305      	str	r3, [sp, #20]
 800ebaa:	4620      	mov	r0, r4
 800ebac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebb0:	3a30      	subs	r2, #48	; 0x30
 800ebb2:	2a09      	cmp	r2, #9
 800ebb4:	d903      	bls.n	800ebbe <_vfiprintf_r+0x1ee>
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d0c5      	beq.n	800eb46 <_vfiprintf_r+0x176>
 800ebba:	9105      	str	r1, [sp, #20]
 800ebbc:	e7c3      	b.n	800eb46 <_vfiprintf_r+0x176>
 800ebbe:	4604      	mov	r4, r0
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	fb0c 2101 	mla	r1, ip, r1, r2
 800ebc6:	e7f0      	b.n	800ebaa <_vfiprintf_r+0x1da>
 800ebc8:	ab03      	add	r3, sp, #12
 800ebca:	9300      	str	r3, [sp, #0]
 800ebcc:	462a      	mov	r2, r5
 800ebce:	4630      	mov	r0, r6
 800ebd0:	4b16      	ldr	r3, [pc, #88]	; (800ec2c <_vfiprintf_r+0x25c>)
 800ebd2:	a904      	add	r1, sp, #16
 800ebd4:	f7fd fde4 	bl	800c7a0 <_printf_float>
 800ebd8:	4607      	mov	r7, r0
 800ebda:	1c78      	adds	r0, r7, #1
 800ebdc:	d1d6      	bne.n	800eb8c <_vfiprintf_r+0x1bc>
 800ebde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebe0:	07d9      	lsls	r1, r3, #31
 800ebe2:	d405      	bmi.n	800ebf0 <_vfiprintf_r+0x220>
 800ebe4:	89ab      	ldrh	r3, [r5, #12]
 800ebe6:	059a      	lsls	r2, r3, #22
 800ebe8:	d402      	bmi.n	800ebf0 <_vfiprintf_r+0x220>
 800ebea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ebec:	f7ff fe6c 	bl	800e8c8 <__retarget_lock_release_recursive>
 800ebf0:	89ab      	ldrh	r3, [r5, #12]
 800ebf2:	065b      	lsls	r3, r3, #25
 800ebf4:	f53f af12 	bmi.w	800ea1c <_vfiprintf_r+0x4c>
 800ebf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ebfa:	e711      	b.n	800ea20 <_vfiprintf_r+0x50>
 800ebfc:	ab03      	add	r3, sp, #12
 800ebfe:	9300      	str	r3, [sp, #0]
 800ec00:	462a      	mov	r2, r5
 800ec02:	4630      	mov	r0, r6
 800ec04:	4b09      	ldr	r3, [pc, #36]	; (800ec2c <_vfiprintf_r+0x25c>)
 800ec06:	a904      	add	r1, sp, #16
 800ec08:	f7fe f866 	bl	800ccd8 <_printf_i>
 800ec0c:	e7e4      	b.n	800ebd8 <_vfiprintf_r+0x208>
 800ec0e:	bf00      	nop
 800ec10:	08011c1c 	.word	0x08011c1c
 800ec14:	08011c3c 	.word	0x08011c3c
 800ec18:	08011bfc 	.word	0x08011bfc
 800ec1c:	08011ba4 	.word	0x08011ba4
 800ec20:	08011baa 	.word	0x08011baa
 800ec24:	08011bae 	.word	0x08011bae
 800ec28:	0800c7a1 	.word	0x0800c7a1
 800ec2c:	0800e9ab 	.word	0x0800e9ab

0800ec30 <__swbuf_r>:
 800ec30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec32:	460e      	mov	r6, r1
 800ec34:	4614      	mov	r4, r2
 800ec36:	4605      	mov	r5, r0
 800ec38:	b118      	cbz	r0, 800ec42 <__swbuf_r+0x12>
 800ec3a:	6983      	ldr	r3, [r0, #24]
 800ec3c:	b90b      	cbnz	r3, 800ec42 <__swbuf_r+0x12>
 800ec3e:	f000 f9e3 	bl	800f008 <__sinit>
 800ec42:	4b21      	ldr	r3, [pc, #132]	; (800ecc8 <__swbuf_r+0x98>)
 800ec44:	429c      	cmp	r4, r3
 800ec46:	d12b      	bne.n	800eca0 <__swbuf_r+0x70>
 800ec48:	686c      	ldr	r4, [r5, #4]
 800ec4a:	69a3      	ldr	r3, [r4, #24]
 800ec4c:	60a3      	str	r3, [r4, #8]
 800ec4e:	89a3      	ldrh	r3, [r4, #12]
 800ec50:	071a      	lsls	r2, r3, #28
 800ec52:	d52f      	bpl.n	800ecb4 <__swbuf_r+0x84>
 800ec54:	6923      	ldr	r3, [r4, #16]
 800ec56:	b36b      	cbz	r3, 800ecb4 <__swbuf_r+0x84>
 800ec58:	6923      	ldr	r3, [r4, #16]
 800ec5a:	6820      	ldr	r0, [r4, #0]
 800ec5c:	b2f6      	uxtb	r6, r6
 800ec5e:	1ac0      	subs	r0, r0, r3
 800ec60:	6963      	ldr	r3, [r4, #20]
 800ec62:	4637      	mov	r7, r6
 800ec64:	4283      	cmp	r3, r0
 800ec66:	dc04      	bgt.n	800ec72 <__swbuf_r+0x42>
 800ec68:	4621      	mov	r1, r4
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	f000 f938 	bl	800eee0 <_fflush_r>
 800ec70:	bb30      	cbnz	r0, 800ecc0 <__swbuf_r+0x90>
 800ec72:	68a3      	ldr	r3, [r4, #8]
 800ec74:	3001      	adds	r0, #1
 800ec76:	3b01      	subs	r3, #1
 800ec78:	60a3      	str	r3, [r4, #8]
 800ec7a:	6823      	ldr	r3, [r4, #0]
 800ec7c:	1c5a      	adds	r2, r3, #1
 800ec7e:	6022      	str	r2, [r4, #0]
 800ec80:	701e      	strb	r6, [r3, #0]
 800ec82:	6963      	ldr	r3, [r4, #20]
 800ec84:	4283      	cmp	r3, r0
 800ec86:	d004      	beq.n	800ec92 <__swbuf_r+0x62>
 800ec88:	89a3      	ldrh	r3, [r4, #12]
 800ec8a:	07db      	lsls	r3, r3, #31
 800ec8c:	d506      	bpl.n	800ec9c <__swbuf_r+0x6c>
 800ec8e:	2e0a      	cmp	r6, #10
 800ec90:	d104      	bne.n	800ec9c <__swbuf_r+0x6c>
 800ec92:	4621      	mov	r1, r4
 800ec94:	4628      	mov	r0, r5
 800ec96:	f000 f923 	bl	800eee0 <_fflush_r>
 800ec9a:	b988      	cbnz	r0, 800ecc0 <__swbuf_r+0x90>
 800ec9c:	4638      	mov	r0, r7
 800ec9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eca0:	4b0a      	ldr	r3, [pc, #40]	; (800eccc <__swbuf_r+0x9c>)
 800eca2:	429c      	cmp	r4, r3
 800eca4:	d101      	bne.n	800ecaa <__swbuf_r+0x7a>
 800eca6:	68ac      	ldr	r4, [r5, #8]
 800eca8:	e7cf      	b.n	800ec4a <__swbuf_r+0x1a>
 800ecaa:	4b09      	ldr	r3, [pc, #36]	; (800ecd0 <__swbuf_r+0xa0>)
 800ecac:	429c      	cmp	r4, r3
 800ecae:	bf08      	it	eq
 800ecb0:	68ec      	ldreq	r4, [r5, #12]
 800ecb2:	e7ca      	b.n	800ec4a <__swbuf_r+0x1a>
 800ecb4:	4621      	mov	r1, r4
 800ecb6:	4628      	mov	r0, r5
 800ecb8:	f000 f81a 	bl	800ecf0 <__swsetup_r>
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	d0cb      	beq.n	800ec58 <__swbuf_r+0x28>
 800ecc0:	f04f 37ff 	mov.w	r7, #4294967295
 800ecc4:	e7ea      	b.n	800ec9c <__swbuf_r+0x6c>
 800ecc6:	bf00      	nop
 800ecc8:	08011c1c 	.word	0x08011c1c
 800eccc:	08011c3c 	.word	0x08011c3c
 800ecd0:	08011bfc 	.word	0x08011bfc

0800ecd4 <__ascii_wctomb>:
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	4608      	mov	r0, r1
 800ecd8:	b141      	cbz	r1, 800ecec <__ascii_wctomb+0x18>
 800ecda:	2aff      	cmp	r2, #255	; 0xff
 800ecdc:	d904      	bls.n	800ece8 <__ascii_wctomb+0x14>
 800ecde:	228a      	movs	r2, #138	; 0x8a
 800ece0:	f04f 30ff 	mov.w	r0, #4294967295
 800ece4:	601a      	str	r2, [r3, #0]
 800ece6:	4770      	bx	lr
 800ece8:	2001      	movs	r0, #1
 800ecea:	700a      	strb	r2, [r1, #0]
 800ecec:	4770      	bx	lr
	...

0800ecf0 <__swsetup_r>:
 800ecf0:	4b32      	ldr	r3, [pc, #200]	; (800edbc <__swsetup_r+0xcc>)
 800ecf2:	b570      	push	{r4, r5, r6, lr}
 800ecf4:	681d      	ldr	r5, [r3, #0]
 800ecf6:	4606      	mov	r6, r0
 800ecf8:	460c      	mov	r4, r1
 800ecfa:	b125      	cbz	r5, 800ed06 <__swsetup_r+0x16>
 800ecfc:	69ab      	ldr	r3, [r5, #24]
 800ecfe:	b913      	cbnz	r3, 800ed06 <__swsetup_r+0x16>
 800ed00:	4628      	mov	r0, r5
 800ed02:	f000 f981 	bl	800f008 <__sinit>
 800ed06:	4b2e      	ldr	r3, [pc, #184]	; (800edc0 <__swsetup_r+0xd0>)
 800ed08:	429c      	cmp	r4, r3
 800ed0a:	d10f      	bne.n	800ed2c <__swsetup_r+0x3c>
 800ed0c:	686c      	ldr	r4, [r5, #4]
 800ed0e:	89a3      	ldrh	r3, [r4, #12]
 800ed10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed14:	0719      	lsls	r1, r3, #28
 800ed16:	d42c      	bmi.n	800ed72 <__swsetup_r+0x82>
 800ed18:	06dd      	lsls	r5, r3, #27
 800ed1a:	d411      	bmi.n	800ed40 <__swsetup_r+0x50>
 800ed1c:	2309      	movs	r3, #9
 800ed1e:	6033      	str	r3, [r6, #0]
 800ed20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ed24:	f04f 30ff 	mov.w	r0, #4294967295
 800ed28:	81a3      	strh	r3, [r4, #12]
 800ed2a:	e03e      	b.n	800edaa <__swsetup_r+0xba>
 800ed2c:	4b25      	ldr	r3, [pc, #148]	; (800edc4 <__swsetup_r+0xd4>)
 800ed2e:	429c      	cmp	r4, r3
 800ed30:	d101      	bne.n	800ed36 <__swsetup_r+0x46>
 800ed32:	68ac      	ldr	r4, [r5, #8]
 800ed34:	e7eb      	b.n	800ed0e <__swsetup_r+0x1e>
 800ed36:	4b24      	ldr	r3, [pc, #144]	; (800edc8 <__swsetup_r+0xd8>)
 800ed38:	429c      	cmp	r4, r3
 800ed3a:	bf08      	it	eq
 800ed3c:	68ec      	ldreq	r4, [r5, #12]
 800ed3e:	e7e6      	b.n	800ed0e <__swsetup_r+0x1e>
 800ed40:	0758      	lsls	r0, r3, #29
 800ed42:	d512      	bpl.n	800ed6a <__swsetup_r+0x7a>
 800ed44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ed46:	b141      	cbz	r1, 800ed5a <__swsetup_r+0x6a>
 800ed48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ed4c:	4299      	cmp	r1, r3
 800ed4e:	d002      	beq.n	800ed56 <__swsetup_r+0x66>
 800ed50:	4630      	mov	r0, r6
 800ed52:	f7fd fbab 	bl	800c4ac <_free_r>
 800ed56:	2300      	movs	r3, #0
 800ed58:	6363      	str	r3, [r4, #52]	; 0x34
 800ed5a:	89a3      	ldrh	r3, [r4, #12]
 800ed5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ed60:	81a3      	strh	r3, [r4, #12]
 800ed62:	2300      	movs	r3, #0
 800ed64:	6063      	str	r3, [r4, #4]
 800ed66:	6923      	ldr	r3, [r4, #16]
 800ed68:	6023      	str	r3, [r4, #0]
 800ed6a:	89a3      	ldrh	r3, [r4, #12]
 800ed6c:	f043 0308 	orr.w	r3, r3, #8
 800ed70:	81a3      	strh	r3, [r4, #12]
 800ed72:	6923      	ldr	r3, [r4, #16]
 800ed74:	b94b      	cbnz	r3, 800ed8a <__swsetup_r+0x9a>
 800ed76:	89a3      	ldrh	r3, [r4, #12]
 800ed78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ed7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ed80:	d003      	beq.n	800ed8a <__swsetup_r+0x9a>
 800ed82:	4621      	mov	r1, r4
 800ed84:	4630      	mov	r0, r6
 800ed86:	f000 fa01 	bl	800f18c <__smakebuf_r>
 800ed8a:	89a0      	ldrh	r0, [r4, #12]
 800ed8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed90:	f010 0301 	ands.w	r3, r0, #1
 800ed94:	d00a      	beq.n	800edac <__swsetup_r+0xbc>
 800ed96:	2300      	movs	r3, #0
 800ed98:	60a3      	str	r3, [r4, #8]
 800ed9a:	6963      	ldr	r3, [r4, #20]
 800ed9c:	425b      	negs	r3, r3
 800ed9e:	61a3      	str	r3, [r4, #24]
 800eda0:	6923      	ldr	r3, [r4, #16]
 800eda2:	b943      	cbnz	r3, 800edb6 <__swsetup_r+0xc6>
 800eda4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800eda8:	d1ba      	bne.n	800ed20 <__swsetup_r+0x30>
 800edaa:	bd70      	pop	{r4, r5, r6, pc}
 800edac:	0781      	lsls	r1, r0, #30
 800edae:	bf58      	it	pl
 800edb0:	6963      	ldrpl	r3, [r4, #20]
 800edb2:	60a3      	str	r3, [r4, #8]
 800edb4:	e7f4      	b.n	800eda0 <__swsetup_r+0xb0>
 800edb6:	2000      	movs	r0, #0
 800edb8:	e7f7      	b.n	800edaa <__swsetup_r+0xba>
 800edba:	bf00      	nop
 800edbc:	20000024 	.word	0x20000024
 800edc0:	08011c1c 	.word	0x08011c1c
 800edc4:	08011c3c 	.word	0x08011c3c
 800edc8:	08011bfc 	.word	0x08011bfc

0800edcc <abort>:
 800edcc:	2006      	movs	r0, #6
 800edce:	b508      	push	{r3, lr}
 800edd0:	f000 fa4c 	bl	800f26c <raise>
 800edd4:	2001      	movs	r0, #1
 800edd6:	f7f3 fe3c 	bl	8002a52 <_exit>
	...

0800eddc <__sflush_r>:
 800eddc:	898a      	ldrh	r2, [r1, #12]
 800edde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ede0:	4605      	mov	r5, r0
 800ede2:	0710      	lsls	r0, r2, #28
 800ede4:	460c      	mov	r4, r1
 800ede6:	d457      	bmi.n	800ee98 <__sflush_r+0xbc>
 800ede8:	684b      	ldr	r3, [r1, #4]
 800edea:	2b00      	cmp	r3, #0
 800edec:	dc04      	bgt.n	800edf8 <__sflush_r+0x1c>
 800edee:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	dc01      	bgt.n	800edf8 <__sflush_r+0x1c>
 800edf4:	2000      	movs	r0, #0
 800edf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edf8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800edfa:	2e00      	cmp	r6, #0
 800edfc:	d0fa      	beq.n	800edf4 <__sflush_r+0x18>
 800edfe:	2300      	movs	r3, #0
 800ee00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ee04:	682f      	ldr	r7, [r5, #0]
 800ee06:	602b      	str	r3, [r5, #0]
 800ee08:	d032      	beq.n	800ee70 <__sflush_r+0x94>
 800ee0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ee0c:	89a3      	ldrh	r3, [r4, #12]
 800ee0e:	075a      	lsls	r2, r3, #29
 800ee10:	d505      	bpl.n	800ee1e <__sflush_r+0x42>
 800ee12:	6863      	ldr	r3, [r4, #4]
 800ee14:	1ac0      	subs	r0, r0, r3
 800ee16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ee18:	b10b      	cbz	r3, 800ee1e <__sflush_r+0x42>
 800ee1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ee1c:	1ac0      	subs	r0, r0, r3
 800ee1e:	2300      	movs	r3, #0
 800ee20:	4602      	mov	r2, r0
 800ee22:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ee24:	4628      	mov	r0, r5
 800ee26:	6a21      	ldr	r1, [r4, #32]
 800ee28:	47b0      	blx	r6
 800ee2a:	1c43      	adds	r3, r0, #1
 800ee2c:	89a3      	ldrh	r3, [r4, #12]
 800ee2e:	d106      	bne.n	800ee3e <__sflush_r+0x62>
 800ee30:	6829      	ldr	r1, [r5, #0]
 800ee32:	291d      	cmp	r1, #29
 800ee34:	d82c      	bhi.n	800ee90 <__sflush_r+0xb4>
 800ee36:	4a29      	ldr	r2, [pc, #164]	; (800eedc <__sflush_r+0x100>)
 800ee38:	40ca      	lsrs	r2, r1
 800ee3a:	07d6      	lsls	r6, r2, #31
 800ee3c:	d528      	bpl.n	800ee90 <__sflush_r+0xb4>
 800ee3e:	2200      	movs	r2, #0
 800ee40:	6062      	str	r2, [r4, #4]
 800ee42:	6922      	ldr	r2, [r4, #16]
 800ee44:	04d9      	lsls	r1, r3, #19
 800ee46:	6022      	str	r2, [r4, #0]
 800ee48:	d504      	bpl.n	800ee54 <__sflush_r+0x78>
 800ee4a:	1c42      	adds	r2, r0, #1
 800ee4c:	d101      	bne.n	800ee52 <__sflush_r+0x76>
 800ee4e:	682b      	ldr	r3, [r5, #0]
 800ee50:	b903      	cbnz	r3, 800ee54 <__sflush_r+0x78>
 800ee52:	6560      	str	r0, [r4, #84]	; 0x54
 800ee54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ee56:	602f      	str	r7, [r5, #0]
 800ee58:	2900      	cmp	r1, #0
 800ee5a:	d0cb      	beq.n	800edf4 <__sflush_r+0x18>
 800ee5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee60:	4299      	cmp	r1, r3
 800ee62:	d002      	beq.n	800ee6a <__sflush_r+0x8e>
 800ee64:	4628      	mov	r0, r5
 800ee66:	f7fd fb21 	bl	800c4ac <_free_r>
 800ee6a:	2000      	movs	r0, #0
 800ee6c:	6360      	str	r0, [r4, #52]	; 0x34
 800ee6e:	e7c2      	b.n	800edf6 <__sflush_r+0x1a>
 800ee70:	6a21      	ldr	r1, [r4, #32]
 800ee72:	2301      	movs	r3, #1
 800ee74:	4628      	mov	r0, r5
 800ee76:	47b0      	blx	r6
 800ee78:	1c41      	adds	r1, r0, #1
 800ee7a:	d1c7      	bne.n	800ee0c <__sflush_r+0x30>
 800ee7c:	682b      	ldr	r3, [r5, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d0c4      	beq.n	800ee0c <__sflush_r+0x30>
 800ee82:	2b1d      	cmp	r3, #29
 800ee84:	d001      	beq.n	800ee8a <__sflush_r+0xae>
 800ee86:	2b16      	cmp	r3, #22
 800ee88:	d101      	bne.n	800ee8e <__sflush_r+0xb2>
 800ee8a:	602f      	str	r7, [r5, #0]
 800ee8c:	e7b2      	b.n	800edf4 <__sflush_r+0x18>
 800ee8e:	89a3      	ldrh	r3, [r4, #12]
 800ee90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee94:	81a3      	strh	r3, [r4, #12]
 800ee96:	e7ae      	b.n	800edf6 <__sflush_r+0x1a>
 800ee98:	690f      	ldr	r7, [r1, #16]
 800ee9a:	2f00      	cmp	r7, #0
 800ee9c:	d0aa      	beq.n	800edf4 <__sflush_r+0x18>
 800ee9e:	0793      	lsls	r3, r2, #30
 800eea0:	bf18      	it	ne
 800eea2:	2300      	movne	r3, #0
 800eea4:	680e      	ldr	r6, [r1, #0]
 800eea6:	bf08      	it	eq
 800eea8:	694b      	ldreq	r3, [r1, #20]
 800eeaa:	1bf6      	subs	r6, r6, r7
 800eeac:	600f      	str	r7, [r1, #0]
 800eeae:	608b      	str	r3, [r1, #8]
 800eeb0:	2e00      	cmp	r6, #0
 800eeb2:	dd9f      	ble.n	800edf4 <__sflush_r+0x18>
 800eeb4:	4633      	mov	r3, r6
 800eeb6:	463a      	mov	r2, r7
 800eeb8:	4628      	mov	r0, r5
 800eeba:	6a21      	ldr	r1, [r4, #32]
 800eebc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800eec0:	47e0      	blx	ip
 800eec2:	2800      	cmp	r0, #0
 800eec4:	dc06      	bgt.n	800eed4 <__sflush_r+0xf8>
 800eec6:	89a3      	ldrh	r3, [r4, #12]
 800eec8:	f04f 30ff 	mov.w	r0, #4294967295
 800eecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eed0:	81a3      	strh	r3, [r4, #12]
 800eed2:	e790      	b.n	800edf6 <__sflush_r+0x1a>
 800eed4:	4407      	add	r7, r0
 800eed6:	1a36      	subs	r6, r6, r0
 800eed8:	e7ea      	b.n	800eeb0 <__sflush_r+0xd4>
 800eeda:	bf00      	nop
 800eedc:	20400001 	.word	0x20400001

0800eee0 <_fflush_r>:
 800eee0:	b538      	push	{r3, r4, r5, lr}
 800eee2:	690b      	ldr	r3, [r1, #16]
 800eee4:	4605      	mov	r5, r0
 800eee6:	460c      	mov	r4, r1
 800eee8:	b913      	cbnz	r3, 800eef0 <_fflush_r+0x10>
 800eeea:	2500      	movs	r5, #0
 800eeec:	4628      	mov	r0, r5
 800eeee:	bd38      	pop	{r3, r4, r5, pc}
 800eef0:	b118      	cbz	r0, 800eefa <_fflush_r+0x1a>
 800eef2:	6983      	ldr	r3, [r0, #24]
 800eef4:	b90b      	cbnz	r3, 800eefa <_fflush_r+0x1a>
 800eef6:	f000 f887 	bl	800f008 <__sinit>
 800eefa:	4b14      	ldr	r3, [pc, #80]	; (800ef4c <_fflush_r+0x6c>)
 800eefc:	429c      	cmp	r4, r3
 800eefe:	d11b      	bne.n	800ef38 <_fflush_r+0x58>
 800ef00:	686c      	ldr	r4, [r5, #4]
 800ef02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d0ef      	beq.n	800eeea <_fflush_r+0xa>
 800ef0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ef0c:	07d0      	lsls	r0, r2, #31
 800ef0e:	d404      	bmi.n	800ef1a <_fflush_r+0x3a>
 800ef10:	0599      	lsls	r1, r3, #22
 800ef12:	d402      	bmi.n	800ef1a <_fflush_r+0x3a>
 800ef14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef16:	f7ff fcd6 	bl	800e8c6 <__retarget_lock_acquire_recursive>
 800ef1a:	4628      	mov	r0, r5
 800ef1c:	4621      	mov	r1, r4
 800ef1e:	f7ff ff5d 	bl	800eddc <__sflush_r>
 800ef22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ef24:	4605      	mov	r5, r0
 800ef26:	07da      	lsls	r2, r3, #31
 800ef28:	d4e0      	bmi.n	800eeec <_fflush_r+0xc>
 800ef2a:	89a3      	ldrh	r3, [r4, #12]
 800ef2c:	059b      	lsls	r3, r3, #22
 800ef2e:	d4dd      	bmi.n	800eeec <_fflush_r+0xc>
 800ef30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef32:	f7ff fcc9 	bl	800e8c8 <__retarget_lock_release_recursive>
 800ef36:	e7d9      	b.n	800eeec <_fflush_r+0xc>
 800ef38:	4b05      	ldr	r3, [pc, #20]	; (800ef50 <_fflush_r+0x70>)
 800ef3a:	429c      	cmp	r4, r3
 800ef3c:	d101      	bne.n	800ef42 <_fflush_r+0x62>
 800ef3e:	68ac      	ldr	r4, [r5, #8]
 800ef40:	e7df      	b.n	800ef02 <_fflush_r+0x22>
 800ef42:	4b04      	ldr	r3, [pc, #16]	; (800ef54 <_fflush_r+0x74>)
 800ef44:	429c      	cmp	r4, r3
 800ef46:	bf08      	it	eq
 800ef48:	68ec      	ldreq	r4, [r5, #12]
 800ef4a:	e7da      	b.n	800ef02 <_fflush_r+0x22>
 800ef4c:	08011c1c 	.word	0x08011c1c
 800ef50:	08011c3c 	.word	0x08011c3c
 800ef54:	08011bfc 	.word	0x08011bfc

0800ef58 <std>:
 800ef58:	2300      	movs	r3, #0
 800ef5a:	b510      	push	{r4, lr}
 800ef5c:	4604      	mov	r4, r0
 800ef5e:	e9c0 3300 	strd	r3, r3, [r0]
 800ef62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ef66:	6083      	str	r3, [r0, #8]
 800ef68:	8181      	strh	r1, [r0, #12]
 800ef6a:	6643      	str	r3, [r0, #100]	; 0x64
 800ef6c:	81c2      	strh	r2, [r0, #14]
 800ef6e:	6183      	str	r3, [r0, #24]
 800ef70:	4619      	mov	r1, r3
 800ef72:	2208      	movs	r2, #8
 800ef74:	305c      	adds	r0, #92	; 0x5c
 800ef76:	f7fd fa91 	bl	800c49c <memset>
 800ef7a:	4b05      	ldr	r3, [pc, #20]	; (800ef90 <std+0x38>)
 800ef7c:	6224      	str	r4, [r4, #32]
 800ef7e:	6263      	str	r3, [r4, #36]	; 0x24
 800ef80:	4b04      	ldr	r3, [pc, #16]	; (800ef94 <std+0x3c>)
 800ef82:	62a3      	str	r3, [r4, #40]	; 0x28
 800ef84:	4b04      	ldr	r3, [pc, #16]	; (800ef98 <std+0x40>)
 800ef86:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ef88:	4b04      	ldr	r3, [pc, #16]	; (800ef9c <std+0x44>)
 800ef8a:	6323      	str	r3, [r4, #48]	; 0x30
 800ef8c:	bd10      	pop	{r4, pc}
 800ef8e:	bf00      	nop
 800ef90:	0800f2a5 	.word	0x0800f2a5
 800ef94:	0800f2c7 	.word	0x0800f2c7
 800ef98:	0800f2ff 	.word	0x0800f2ff
 800ef9c:	0800f323 	.word	0x0800f323

0800efa0 <_cleanup_r>:
 800efa0:	4901      	ldr	r1, [pc, #4]	; (800efa8 <_cleanup_r+0x8>)
 800efa2:	f000 b8af 	b.w	800f104 <_fwalk_reent>
 800efa6:	bf00      	nop
 800efa8:	0800eee1 	.word	0x0800eee1

0800efac <__sfmoreglue>:
 800efac:	2268      	movs	r2, #104	; 0x68
 800efae:	b570      	push	{r4, r5, r6, lr}
 800efb0:	1e4d      	subs	r5, r1, #1
 800efb2:	4355      	muls	r5, r2
 800efb4:	460e      	mov	r6, r1
 800efb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800efba:	f7fd fadf 	bl	800c57c <_malloc_r>
 800efbe:	4604      	mov	r4, r0
 800efc0:	b140      	cbz	r0, 800efd4 <__sfmoreglue+0x28>
 800efc2:	2100      	movs	r1, #0
 800efc4:	e9c0 1600 	strd	r1, r6, [r0]
 800efc8:	300c      	adds	r0, #12
 800efca:	60a0      	str	r0, [r4, #8]
 800efcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800efd0:	f7fd fa64 	bl	800c49c <memset>
 800efd4:	4620      	mov	r0, r4
 800efd6:	bd70      	pop	{r4, r5, r6, pc}

0800efd8 <__sfp_lock_acquire>:
 800efd8:	4801      	ldr	r0, [pc, #4]	; (800efe0 <__sfp_lock_acquire+0x8>)
 800efda:	f7ff bc74 	b.w	800e8c6 <__retarget_lock_acquire_recursive>
 800efde:	bf00      	nop
 800efe0:	20001d45 	.word	0x20001d45

0800efe4 <__sfp_lock_release>:
 800efe4:	4801      	ldr	r0, [pc, #4]	; (800efec <__sfp_lock_release+0x8>)
 800efe6:	f7ff bc6f 	b.w	800e8c8 <__retarget_lock_release_recursive>
 800efea:	bf00      	nop
 800efec:	20001d45 	.word	0x20001d45

0800eff0 <__sinit_lock_acquire>:
 800eff0:	4801      	ldr	r0, [pc, #4]	; (800eff8 <__sinit_lock_acquire+0x8>)
 800eff2:	f7ff bc68 	b.w	800e8c6 <__retarget_lock_acquire_recursive>
 800eff6:	bf00      	nop
 800eff8:	20001d46 	.word	0x20001d46

0800effc <__sinit_lock_release>:
 800effc:	4801      	ldr	r0, [pc, #4]	; (800f004 <__sinit_lock_release+0x8>)
 800effe:	f7ff bc63 	b.w	800e8c8 <__retarget_lock_release_recursive>
 800f002:	bf00      	nop
 800f004:	20001d46 	.word	0x20001d46

0800f008 <__sinit>:
 800f008:	b510      	push	{r4, lr}
 800f00a:	4604      	mov	r4, r0
 800f00c:	f7ff fff0 	bl	800eff0 <__sinit_lock_acquire>
 800f010:	69a3      	ldr	r3, [r4, #24]
 800f012:	b11b      	cbz	r3, 800f01c <__sinit+0x14>
 800f014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f018:	f7ff bff0 	b.w	800effc <__sinit_lock_release>
 800f01c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f020:	6523      	str	r3, [r4, #80]	; 0x50
 800f022:	4b13      	ldr	r3, [pc, #76]	; (800f070 <__sinit+0x68>)
 800f024:	4a13      	ldr	r2, [pc, #76]	; (800f074 <__sinit+0x6c>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	62a2      	str	r2, [r4, #40]	; 0x28
 800f02a:	42a3      	cmp	r3, r4
 800f02c:	bf08      	it	eq
 800f02e:	2301      	moveq	r3, #1
 800f030:	4620      	mov	r0, r4
 800f032:	bf08      	it	eq
 800f034:	61a3      	streq	r3, [r4, #24]
 800f036:	f000 f81f 	bl	800f078 <__sfp>
 800f03a:	6060      	str	r0, [r4, #4]
 800f03c:	4620      	mov	r0, r4
 800f03e:	f000 f81b 	bl	800f078 <__sfp>
 800f042:	60a0      	str	r0, [r4, #8]
 800f044:	4620      	mov	r0, r4
 800f046:	f000 f817 	bl	800f078 <__sfp>
 800f04a:	2200      	movs	r2, #0
 800f04c:	2104      	movs	r1, #4
 800f04e:	60e0      	str	r0, [r4, #12]
 800f050:	6860      	ldr	r0, [r4, #4]
 800f052:	f7ff ff81 	bl	800ef58 <std>
 800f056:	2201      	movs	r2, #1
 800f058:	2109      	movs	r1, #9
 800f05a:	68a0      	ldr	r0, [r4, #8]
 800f05c:	f7ff ff7c 	bl	800ef58 <std>
 800f060:	2202      	movs	r2, #2
 800f062:	2112      	movs	r1, #18
 800f064:	68e0      	ldr	r0, [r4, #12]
 800f066:	f7ff ff77 	bl	800ef58 <std>
 800f06a:	2301      	movs	r3, #1
 800f06c:	61a3      	str	r3, [r4, #24]
 800f06e:	e7d1      	b.n	800f014 <__sinit+0xc>
 800f070:	08011984 	.word	0x08011984
 800f074:	0800efa1 	.word	0x0800efa1

0800f078 <__sfp>:
 800f078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f07a:	4607      	mov	r7, r0
 800f07c:	f7ff ffac 	bl	800efd8 <__sfp_lock_acquire>
 800f080:	4b1e      	ldr	r3, [pc, #120]	; (800f0fc <__sfp+0x84>)
 800f082:	681e      	ldr	r6, [r3, #0]
 800f084:	69b3      	ldr	r3, [r6, #24]
 800f086:	b913      	cbnz	r3, 800f08e <__sfp+0x16>
 800f088:	4630      	mov	r0, r6
 800f08a:	f7ff ffbd 	bl	800f008 <__sinit>
 800f08e:	3648      	adds	r6, #72	; 0x48
 800f090:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f094:	3b01      	subs	r3, #1
 800f096:	d503      	bpl.n	800f0a0 <__sfp+0x28>
 800f098:	6833      	ldr	r3, [r6, #0]
 800f09a:	b30b      	cbz	r3, 800f0e0 <__sfp+0x68>
 800f09c:	6836      	ldr	r6, [r6, #0]
 800f09e:	e7f7      	b.n	800f090 <__sfp+0x18>
 800f0a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f0a4:	b9d5      	cbnz	r5, 800f0dc <__sfp+0x64>
 800f0a6:	4b16      	ldr	r3, [pc, #88]	; (800f100 <__sfp+0x88>)
 800f0a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f0ac:	60e3      	str	r3, [r4, #12]
 800f0ae:	6665      	str	r5, [r4, #100]	; 0x64
 800f0b0:	f7ff fc08 	bl	800e8c4 <__retarget_lock_init_recursive>
 800f0b4:	f7ff ff96 	bl	800efe4 <__sfp_lock_release>
 800f0b8:	2208      	movs	r2, #8
 800f0ba:	4629      	mov	r1, r5
 800f0bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f0c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f0c4:	6025      	str	r5, [r4, #0]
 800f0c6:	61a5      	str	r5, [r4, #24]
 800f0c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f0cc:	f7fd f9e6 	bl	800c49c <memset>
 800f0d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f0d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f0d8:	4620      	mov	r0, r4
 800f0da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0dc:	3468      	adds	r4, #104	; 0x68
 800f0de:	e7d9      	b.n	800f094 <__sfp+0x1c>
 800f0e0:	2104      	movs	r1, #4
 800f0e2:	4638      	mov	r0, r7
 800f0e4:	f7ff ff62 	bl	800efac <__sfmoreglue>
 800f0e8:	4604      	mov	r4, r0
 800f0ea:	6030      	str	r0, [r6, #0]
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	d1d5      	bne.n	800f09c <__sfp+0x24>
 800f0f0:	f7ff ff78 	bl	800efe4 <__sfp_lock_release>
 800f0f4:	230c      	movs	r3, #12
 800f0f6:	603b      	str	r3, [r7, #0]
 800f0f8:	e7ee      	b.n	800f0d8 <__sfp+0x60>
 800f0fa:	bf00      	nop
 800f0fc:	08011984 	.word	0x08011984
 800f100:	ffff0001 	.word	0xffff0001

0800f104 <_fwalk_reent>:
 800f104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f108:	4606      	mov	r6, r0
 800f10a:	4688      	mov	r8, r1
 800f10c:	2700      	movs	r7, #0
 800f10e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f112:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f116:	f1b9 0901 	subs.w	r9, r9, #1
 800f11a:	d505      	bpl.n	800f128 <_fwalk_reent+0x24>
 800f11c:	6824      	ldr	r4, [r4, #0]
 800f11e:	2c00      	cmp	r4, #0
 800f120:	d1f7      	bne.n	800f112 <_fwalk_reent+0xe>
 800f122:	4638      	mov	r0, r7
 800f124:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f128:	89ab      	ldrh	r3, [r5, #12]
 800f12a:	2b01      	cmp	r3, #1
 800f12c:	d907      	bls.n	800f13e <_fwalk_reent+0x3a>
 800f12e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f132:	3301      	adds	r3, #1
 800f134:	d003      	beq.n	800f13e <_fwalk_reent+0x3a>
 800f136:	4629      	mov	r1, r5
 800f138:	4630      	mov	r0, r6
 800f13a:	47c0      	blx	r8
 800f13c:	4307      	orrs	r7, r0
 800f13e:	3568      	adds	r5, #104	; 0x68
 800f140:	e7e9      	b.n	800f116 <_fwalk_reent+0x12>

0800f142 <__swhatbuf_r>:
 800f142:	b570      	push	{r4, r5, r6, lr}
 800f144:	460e      	mov	r6, r1
 800f146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f14a:	4614      	mov	r4, r2
 800f14c:	2900      	cmp	r1, #0
 800f14e:	461d      	mov	r5, r3
 800f150:	b096      	sub	sp, #88	; 0x58
 800f152:	da08      	bge.n	800f166 <__swhatbuf_r+0x24>
 800f154:	2200      	movs	r2, #0
 800f156:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f15a:	602a      	str	r2, [r5, #0]
 800f15c:	061a      	lsls	r2, r3, #24
 800f15e:	d410      	bmi.n	800f182 <__swhatbuf_r+0x40>
 800f160:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f164:	e00e      	b.n	800f184 <__swhatbuf_r+0x42>
 800f166:	466a      	mov	r2, sp
 800f168:	f000 f902 	bl	800f370 <_fstat_r>
 800f16c:	2800      	cmp	r0, #0
 800f16e:	dbf1      	blt.n	800f154 <__swhatbuf_r+0x12>
 800f170:	9a01      	ldr	r2, [sp, #4]
 800f172:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f176:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f17a:	425a      	negs	r2, r3
 800f17c:	415a      	adcs	r2, r3
 800f17e:	602a      	str	r2, [r5, #0]
 800f180:	e7ee      	b.n	800f160 <__swhatbuf_r+0x1e>
 800f182:	2340      	movs	r3, #64	; 0x40
 800f184:	2000      	movs	r0, #0
 800f186:	6023      	str	r3, [r4, #0]
 800f188:	b016      	add	sp, #88	; 0x58
 800f18a:	bd70      	pop	{r4, r5, r6, pc}

0800f18c <__smakebuf_r>:
 800f18c:	898b      	ldrh	r3, [r1, #12]
 800f18e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f190:	079d      	lsls	r5, r3, #30
 800f192:	4606      	mov	r6, r0
 800f194:	460c      	mov	r4, r1
 800f196:	d507      	bpl.n	800f1a8 <__smakebuf_r+0x1c>
 800f198:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f19c:	6023      	str	r3, [r4, #0]
 800f19e:	6123      	str	r3, [r4, #16]
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	6163      	str	r3, [r4, #20]
 800f1a4:	b002      	add	sp, #8
 800f1a6:	bd70      	pop	{r4, r5, r6, pc}
 800f1a8:	466a      	mov	r2, sp
 800f1aa:	ab01      	add	r3, sp, #4
 800f1ac:	f7ff ffc9 	bl	800f142 <__swhatbuf_r>
 800f1b0:	9900      	ldr	r1, [sp, #0]
 800f1b2:	4605      	mov	r5, r0
 800f1b4:	4630      	mov	r0, r6
 800f1b6:	f7fd f9e1 	bl	800c57c <_malloc_r>
 800f1ba:	b948      	cbnz	r0, 800f1d0 <__smakebuf_r+0x44>
 800f1bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1c0:	059a      	lsls	r2, r3, #22
 800f1c2:	d4ef      	bmi.n	800f1a4 <__smakebuf_r+0x18>
 800f1c4:	f023 0303 	bic.w	r3, r3, #3
 800f1c8:	f043 0302 	orr.w	r3, r3, #2
 800f1cc:	81a3      	strh	r3, [r4, #12]
 800f1ce:	e7e3      	b.n	800f198 <__smakebuf_r+0xc>
 800f1d0:	4b0d      	ldr	r3, [pc, #52]	; (800f208 <__smakebuf_r+0x7c>)
 800f1d2:	62b3      	str	r3, [r6, #40]	; 0x28
 800f1d4:	89a3      	ldrh	r3, [r4, #12]
 800f1d6:	6020      	str	r0, [r4, #0]
 800f1d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1dc:	81a3      	strh	r3, [r4, #12]
 800f1de:	9b00      	ldr	r3, [sp, #0]
 800f1e0:	6120      	str	r0, [r4, #16]
 800f1e2:	6163      	str	r3, [r4, #20]
 800f1e4:	9b01      	ldr	r3, [sp, #4]
 800f1e6:	b15b      	cbz	r3, 800f200 <__smakebuf_r+0x74>
 800f1e8:	4630      	mov	r0, r6
 800f1ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1ee:	f000 f8d1 	bl	800f394 <_isatty_r>
 800f1f2:	b128      	cbz	r0, 800f200 <__smakebuf_r+0x74>
 800f1f4:	89a3      	ldrh	r3, [r4, #12]
 800f1f6:	f023 0303 	bic.w	r3, r3, #3
 800f1fa:	f043 0301 	orr.w	r3, r3, #1
 800f1fe:	81a3      	strh	r3, [r4, #12]
 800f200:	89a0      	ldrh	r0, [r4, #12]
 800f202:	4305      	orrs	r5, r0
 800f204:	81a5      	strh	r5, [r4, #12]
 800f206:	e7cd      	b.n	800f1a4 <__smakebuf_r+0x18>
 800f208:	0800efa1 	.word	0x0800efa1

0800f20c <_malloc_usable_size_r>:
 800f20c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f210:	1f18      	subs	r0, r3, #4
 800f212:	2b00      	cmp	r3, #0
 800f214:	bfbc      	itt	lt
 800f216:	580b      	ldrlt	r3, [r1, r0]
 800f218:	18c0      	addlt	r0, r0, r3
 800f21a:	4770      	bx	lr

0800f21c <_raise_r>:
 800f21c:	291f      	cmp	r1, #31
 800f21e:	b538      	push	{r3, r4, r5, lr}
 800f220:	4604      	mov	r4, r0
 800f222:	460d      	mov	r5, r1
 800f224:	d904      	bls.n	800f230 <_raise_r+0x14>
 800f226:	2316      	movs	r3, #22
 800f228:	6003      	str	r3, [r0, #0]
 800f22a:	f04f 30ff 	mov.w	r0, #4294967295
 800f22e:	bd38      	pop	{r3, r4, r5, pc}
 800f230:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f232:	b112      	cbz	r2, 800f23a <_raise_r+0x1e>
 800f234:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f238:	b94b      	cbnz	r3, 800f24e <_raise_r+0x32>
 800f23a:	4620      	mov	r0, r4
 800f23c:	f000 f830 	bl	800f2a0 <_getpid_r>
 800f240:	462a      	mov	r2, r5
 800f242:	4601      	mov	r1, r0
 800f244:	4620      	mov	r0, r4
 800f246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f24a:	f000 b817 	b.w	800f27c <_kill_r>
 800f24e:	2b01      	cmp	r3, #1
 800f250:	d00a      	beq.n	800f268 <_raise_r+0x4c>
 800f252:	1c59      	adds	r1, r3, #1
 800f254:	d103      	bne.n	800f25e <_raise_r+0x42>
 800f256:	2316      	movs	r3, #22
 800f258:	6003      	str	r3, [r0, #0]
 800f25a:	2001      	movs	r0, #1
 800f25c:	e7e7      	b.n	800f22e <_raise_r+0x12>
 800f25e:	2400      	movs	r4, #0
 800f260:	4628      	mov	r0, r5
 800f262:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f266:	4798      	blx	r3
 800f268:	2000      	movs	r0, #0
 800f26a:	e7e0      	b.n	800f22e <_raise_r+0x12>

0800f26c <raise>:
 800f26c:	4b02      	ldr	r3, [pc, #8]	; (800f278 <raise+0xc>)
 800f26e:	4601      	mov	r1, r0
 800f270:	6818      	ldr	r0, [r3, #0]
 800f272:	f7ff bfd3 	b.w	800f21c <_raise_r>
 800f276:	bf00      	nop
 800f278:	20000024 	.word	0x20000024

0800f27c <_kill_r>:
 800f27c:	b538      	push	{r3, r4, r5, lr}
 800f27e:	2300      	movs	r3, #0
 800f280:	4d06      	ldr	r5, [pc, #24]	; (800f29c <_kill_r+0x20>)
 800f282:	4604      	mov	r4, r0
 800f284:	4608      	mov	r0, r1
 800f286:	4611      	mov	r1, r2
 800f288:	602b      	str	r3, [r5, #0]
 800f28a:	f7f3 fbd2 	bl	8002a32 <_kill>
 800f28e:	1c43      	adds	r3, r0, #1
 800f290:	d102      	bne.n	800f298 <_kill_r+0x1c>
 800f292:	682b      	ldr	r3, [r5, #0]
 800f294:	b103      	cbz	r3, 800f298 <_kill_r+0x1c>
 800f296:	6023      	str	r3, [r4, #0]
 800f298:	bd38      	pop	{r3, r4, r5, pc}
 800f29a:	bf00      	nop
 800f29c:	20001d40 	.word	0x20001d40

0800f2a0 <_getpid_r>:
 800f2a0:	f7f3 bbc0 	b.w	8002a24 <_getpid>

0800f2a4 <__sread>:
 800f2a4:	b510      	push	{r4, lr}
 800f2a6:	460c      	mov	r4, r1
 800f2a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2ac:	f000 f894 	bl	800f3d8 <_read_r>
 800f2b0:	2800      	cmp	r0, #0
 800f2b2:	bfab      	itete	ge
 800f2b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f2b6:	89a3      	ldrhlt	r3, [r4, #12]
 800f2b8:	181b      	addge	r3, r3, r0
 800f2ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f2be:	bfac      	ite	ge
 800f2c0:	6563      	strge	r3, [r4, #84]	; 0x54
 800f2c2:	81a3      	strhlt	r3, [r4, #12]
 800f2c4:	bd10      	pop	{r4, pc}

0800f2c6 <__swrite>:
 800f2c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2ca:	461f      	mov	r7, r3
 800f2cc:	898b      	ldrh	r3, [r1, #12]
 800f2ce:	4605      	mov	r5, r0
 800f2d0:	05db      	lsls	r3, r3, #23
 800f2d2:	460c      	mov	r4, r1
 800f2d4:	4616      	mov	r6, r2
 800f2d6:	d505      	bpl.n	800f2e4 <__swrite+0x1e>
 800f2d8:	2302      	movs	r3, #2
 800f2da:	2200      	movs	r2, #0
 800f2dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2e0:	f000 f868 	bl	800f3b4 <_lseek_r>
 800f2e4:	89a3      	ldrh	r3, [r4, #12]
 800f2e6:	4632      	mov	r2, r6
 800f2e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f2ec:	81a3      	strh	r3, [r4, #12]
 800f2ee:	4628      	mov	r0, r5
 800f2f0:	463b      	mov	r3, r7
 800f2f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f2f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2fa:	f000 b817 	b.w	800f32c <_write_r>

0800f2fe <__sseek>:
 800f2fe:	b510      	push	{r4, lr}
 800f300:	460c      	mov	r4, r1
 800f302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f306:	f000 f855 	bl	800f3b4 <_lseek_r>
 800f30a:	1c43      	adds	r3, r0, #1
 800f30c:	89a3      	ldrh	r3, [r4, #12]
 800f30e:	bf15      	itete	ne
 800f310:	6560      	strne	r0, [r4, #84]	; 0x54
 800f312:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f316:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f31a:	81a3      	strheq	r3, [r4, #12]
 800f31c:	bf18      	it	ne
 800f31e:	81a3      	strhne	r3, [r4, #12]
 800f320:	bd10      	pop	{r4, pc}

0800f322 <__sclose>:
 800f322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f326:	f000 b813 	b.w	800f350 <_close_r>
	...

0800f32c <_write_r>:
 800f32c:	b538      	push	{r3, r4, r5, lr}
 800f32e:	4604      	mov	r4, r0
 800f330:	4608      	mov	r0, r1
 800f332:	4611      	mov	r1, r2
 800f334:	2200      	movs	r2, #0
 800f336:	4d05      	ldr	r5, [pc, #20]	; (800f34c <_write_r+0x20>)
 800f338:	602a      	str	r2, [r5, #0]
 800f33a:	461a      	mov	r2, r3
 800f33c:	f7f3 fbb0 	bl	8002aa0 <_write>
 800f340:	1c43      	adds	r3, r0, #1
 800f342:	d102      	bne.n	800f34a <_write_r+0x1e>
 800f344:	682b      	ldr	r3, [r5, #0]
 800f346:	b103      	cbz	r3, 800f34a <_write_r+0x1e>
 800f348:	6023      	str	r3, [r4, #0]
 800f34a:	bd38      	pop	{r3, r4, r5, pc}
 800f34c:	20001d40 	.word	0x20001d40

0800f350 <_close_r>:
 800f350:	b538      	push	{r3, r4, r5, lr}
 800f352:	2300      	movs	r3, #0
 800f354:	4d05      	ldr	r5, [pc, #20]	; (800f36c <_close_r+0x1c>)
 800f356:	4604      	mov	r4, r0
 800f358:	4608      	mov	r0, r1
 800f35a:	602b      	str	r3, [r5, #0]
 800f35c:	f7f3 fbbc 	bl	8002ad8 <_close>
 800f360:	1c43      	adds	r3, r0, #1
 800f362:	d102      	bne.n	800f36a <_close_r+0x1a>
 800f364:	682b      	ldr	r3, [r5, #0]
 800f366:	b103      	cbz	r3, 800f36a <_close_r+0x1a>
 800f368:	6023      	str	r3, [r4, #0]
 800f36a:	bd38      	pop	{r3, r4, r5, pc}
 800f36c:	20001d40 	.word	0x20001d40

0800f370 <_fstat_r>:
 800f370:	b538      	push	{r3, r4, r5, lr}
 800f372:	2300      	movs	r3, #0
 800f374:	4d06      	ldr	r5, [pc, #24]	; (800f390 <_fstat_r+0x20>)
 800f376:	4604      	mov	r4, r0
 800f378:	4608      	mov	r0, r1
 800f37a:	4611      	mov	r1, r2
 800f37c:	602b      	str	r3, [r5, #0]
 800f37e:	f7f3 fbb6 	bl	8002aee <_fstat>
 800f382:	1c43      	adds	r3, r0, #1
 800f384:	d102      	bne.n	800f38c <_fstat_r+0x1c>
 800f386:	682b      	ldr	r3, [r5, #0]
 800f388:	b103      	cbz	r3, 800f38c <_fstat_r+0x1c>
 800f38a:	6023      	str	r3, [r4, #0]
 800f38c:	bd38      	pop	{r3, r4, r5, pc}
 800f38e:	bf00      	nop
 800f390:	20001d40 	.word	0x20001d40

0800f394 <_isatty_r>:
 800f394:	b538      	push	{r3, r4, r5, lr}
 800f396:	2300      	movs	r3, #0
 800f398:	4d05      	ldr	r5, [pc, #20]	; (800f3b0 <_isatty_r+0x1c>)
 800f39a:	4604      	mov	r4, r0
 800f39c:	4608      	mov	r0, r1
 800f39e:	602b      	str	r3, [r5, #0]
 800f3a0:	f7f3 fbb4 	bl	8002b0c <_isatty>
 800f3a4:	1c43      	adds	r3, r0, #1
 800f3a6:	d102      	bne.n	800f3ae <_isatty_r+0x1a>
 800f3a8:	682b      	ldr	r3, [r5, #0]
 800f3aa:	b103      	cbz	r3, 800f3ae <_isatty_r+0x1a>
 800f3ac:	6023      	str	r3, [r4, #0]
 800f3ae:	bd38      	pop	{r3, r4, r5, pc}
 800f3b0:	20001d40 	.word	0x20001d40

0800f3b4 <_lseek_r>:
 800f3b4:	b538      	push	{r3, r4, r5, lr}
 800f3b6:	4604      	mov	r4, r0
 800f3b8:	4608      	mov	r0, r1
 800f3ba:	4611      	mov	r1, r2
 800f3bc:	2200      	movs	r2, #0
 800f3be:	4d05      	ldr	r5, [pc, #20]	; (800f3d4 <_lseek_r+0x20>)
 800f3c0:	602a      	str	r2, [r5, #0]
 800f3c2:	461a      	mov	r2, r3
 800f3c4:	f7f3 fbac 	bl	8002b20 <_lseek>
 800f3c8:	1c43      	adds	r3, r0, #1
 800f3ca:	d102      	bne.n	800f3d2 <_lseek_r+0x1e>
 800f3cc:	682b      	ldr	r3, [r5, #0]
 800f3ce:	b103      	cbz	r3, 800f3d2 <_lseek_r+0x1e>
 800f3d0:	6023      	str	r3, [r4, #0]
 800f3d2:	bd38      	pop	{r3, r4, r5, pc}
 800f3d4:	20001d40 	.word	0x20001d40

0800f3d8 <_read_r>:
 800f3d8:	b538      	push	{r3, r4, r5, lr}
 800f3da:	4604      	mov	r4, r0
 800f3dc:	4608      	mov	r0, r1
 800f3de:	4611      	mov	r1, r2
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	4d05      	ldr	r5, [pc, #20]	; (800f3f8 <_read_r+0x20>)
 800f3e4:	602a      	str	r2, [r5, #0]
 800f3e6:	461a      	mov	r2, r3
 800f3e8:	f7f3 fb3d 	bl	8002a66 <_read>
 800f3ec:	1c43      	adds	r3, r0, #1
 800f3ee:	d102      	bne.n	800f3f6 <_read_r+0x1e>
 800f3f0:	682b      	ldr	r3, [r5, #0]
 800f3f2:	b103      	cbz	r3, 800f3f6 <_read_r+0x1e>
 800f3f4:	6023      	str	r3, [r4, #0]
 800f3f6:	bd38      	pop	{r3, r4, r5, pc}
 800f3f8:	20001d40 	.word	0x20001d40

0800f3fc <pow>:
 800f3fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f400:	4614      	mov	r4, r2
 800f402:	461d      	mov	r5, r3
 800f404:	4680      	mov	r8, r0
 800f406:	4689      	mov	r9, r1
 800f408:	f000 f862 	bl	800f4d0 <__ieee754_pow>
 800f40c:	4622      	mov	r2, r4
 800f40e:	4606      	mov	r6, r0
 800f410:	460f      	mov	r7, r1
 800f412:	462b      	mov	r3, r5
 800f414:	4620      	mov	r0, r4
 800f416:	4629      	mov	r1, r5
 800f418:	f7f1 fb02 	bl	8000a20 <__aeabi_dcmpun>
 800f41c:	bbc8      	cbnz	r0, 800f492 <pow+0x96>
 800f41e:	2200      	movs	r2, #0
 800f420:	2300      	movs	r3, #0
 800f422:	4640      	mov	r0, r8
 800f424:	4649      	mov	r1, r9
 800f426:	f7f1 fac9 	bl	80009bc <__aeabi_dcmpeq>
 800f42a:	b1b8      	cbz	r0, 800f45c <pow+0x60>
 800f42c:	2200      	movs	r2, #0
 800f42e:	2300      	movs	r3, #0
 800f430:	4620      	mov	r0, r4
 800f432:	4629      	mov	r1, r5
 800f434:	f7f1 fac2 	bl	80009bc <__aeabi_dcmpeq>
 800f438:	2800      	cmp	r0, #0
 800f43a:	d141      	bne.n	800f4c0 <pow+0xc4>
 800f43c:	4620      	mov	r0, r4
 800f43e:	4629      	mov	r1, r5
 800f440:	f000 fe3b 	bl	80100ba <finite>
 800f444:	b328      	cbz	r0, 800f492 <pow+0x96>
 800f446:	2200      	movs	r2, #0
 800f448:	2300      	movs	r3, #0
 800f44a:	4620      	mov	r0, r4
 800f44c:	4629      	mov	r1, r5
 800f44e:	f7f1 fabf 	bl	80009d0 <__aeabi_dcmplt>
 800f452:	b1f0      	cbz	r0, 800f492 <pow+0x96>
 800f454:	f7fc ffda 	bl	800c40c <__errno>
 800f458:	2322      	movs	r3, #34	; 0x22
 800f45a:	e019      	b.n	800f490 <pow+0x94>
 800f45c:	4630      	mov	r0, r6
 800f45e:	4639      	mov	r1, r7
 800f460:	f000 fe2b 	bl	80100ba <finite>
 800f464:	b9c8      	cbnz	r0, 800f49a <pow+0x9e>
 800f466:	4640      	mov	r0, r8
 800f468:	4649      	mov	r1, r9
 800f46a:	f000 fe26 	bl	80100ba <finite>
 800f46e:	b1a0      	cbz	r0, 800f49a <pow+0x9e>
 800f470:	4620      	mov	r0, r4
 800f472:	4629      	mov	r1, r5
 800f474:	f000 fe21 	bl	80100ba <finite>
 800f478:	b178      	cbz	r0, 800f49a <pow+0x9e>
 800f47a:	4632      	mov	r2, r6
 800f47c:	463b      	mov	r3, r7
 800f47e:	4630      	mov	r0, r6
 800f480:	4639      	mov	r1, r7
 800f482:	f7f1 facd 	bl	8000a20 <__aeabi_dcmpun>
 800f486:	2800      	cmp	r0, #0
 800f488:	d0e4      	beq.n	800f454 <pow+0x58>
 800f48a:	f7fc ffbf 	bl	800c40c <__errno>
 800f48e:	2321      	movs	r3, #33	; 0x21
 800f490:	6003      	str	r3, [r0, #0]
 800f492:	4630      	mov	r0, r6
 800f494:	4639      	mov	r1, r7
 800f496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f49a:	2200      	movs	r2, #0
 800f49c:	2300      	movs	r3, #0
 800f49e:	4630      	mov	r0, r6
 800f4a0:	4639      	mov	r1, r7
 800f4a2:	f7f1 fa8b 	bl	80009bc <__aeabi_dcmpeq>
 800f4a6:	2800      	cmp	r0, #0
 800f4a8:	d0f3      	beq.n	800f492 <pow+0x96>
 800f4aa:	4640      	mov	r0, r8
 800f4ac:	4649      	mov	r1, r9
 800f4ae:	f000 fe04 	bl	80100ba <finite>
 800f4b2:	2800      	cmp	r0, #0
 800f4b4:	d0ed      	beq.n	800f492 <pow+0x96>
 800f4b6:	4620      	mov	r0, r4
 800f4b8:	4629      	mov	r1, r5
 800f4ba:	f000 fdfe 	bl	80100ba <finite>
 800f4be:	e7c8      	b.n	800f452 <pow+0x56>
 800f4c0:	2600      	movs	r6, #0
 800f4c2:	4f01      	ldr	r7, [pc, #4]	; (800f4c8 <pow+0xcc>)
 800f4c4:	e7e5      	b.n	800f492 <pow+0x96>
 800f4c6:	bf00      	nop
 800f4c8:	3ff00000 	.word	0x3ff00000
 800f4cc:	00000000 	.word	0x00000000

0800f4d0 <__ieee754_pow>:
 800f4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4d4:	b093      	sub	sp, #76	; 0x4c
 800f4d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f4da:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800f4de:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800f4e2:	4689      	mov	r9, r1
 800f4e4:	ea56 0102 	orrs.w	r1, r6, r2
 800f4e8:	4680      	mov	r8, r0
 800f4ea:	d111      	bne.n	800f510 <__ieee754_pow+0x40>
 800f4ec:	1803      	adds	r3, r0, r0
 800f4ee:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800f4f2:	4152      	adcs	r2, r2
 800f4f4:	4299      	cmp	r1, r3
 800f4f6:	4b82      	ldr	r3, [pc, #520]	; (800f700 <__ieee754_pow+0x230>)
 800f4f8:	4193      	sbcs	r3, r2
 800f4fa:	f080 84b9 	bcs.w	800fe70 <__ieee754_pow+0x9a0>
 800f4fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f502:	4640      	mov	r0, r8
 800f504:	4649      	mov	r1, r9
 800f506:	f7f0 fe3b 	bl	8000180 <__adddf3>
 800f50a:	4683      	mov	fp, r0
 800f50c:	468c      	mov	ip, r1
 800f50e:	e06f      	b.n	800f5f0 <__ieee754_pow+0x120>
 800f510:	4b7c      	ldr	r3, [pc, #496]	; (800f704 <__ieee754_pow+0x234>)
 800f512:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800f516:	429c      	cmp	r4, r3
 800f518:	464d      	mov	r5, r9
 800f51a:	4682      	mov	sl, r0
 800f51c:	dc06      	bgt.n	800f52c <__ieee754_pow+0x5c>
 800f51e:	d101      	bne.n	800f524 <__ieee754_pow+0x54>
 800f520:	2800      	cmp	r0, #0
 800f522:	d1ec      	bne.n	800f4fe <__ieee754_pow+0x2e>
 800f524:	429e      	cmp	r6, r3
 800f526:	dc01      	bgt.n	800f52c <__ieee754_pow+0x5c>
 800f528:	d10f      	bne.n	800f54a <__ieee754_pow+0x7a>
 800f52a:	b172      	cbz	r2, 800f54a <__ieee754_pow+0x7a>
 800f52c:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800f530:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800f534:	ea55 050a 	orrs.w	r5, r5, sl
 800f538:	d1e1      	bne.n	800f4fe <__ieee754_pow+0x2e>
 800f53a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f53e:	18db      	adds	r3, r3, r3
 800f540:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800f544:	4152      	adcs	r2, r2
 800f546:	429d      	cmp	r5, r3
 800f548:	e7d5      	b.n	800f4f6 <__ieee754_pow+0x26>
 800f54a:	2d00      	cmp	r5, #0
 800f54c:	da39      	bge.n	800f5c2 <__ieee754_pow+0xf2>
 800f54e:	4b6e      	ldr	r3, [pc, #440]	; (800f708 <__ieee754_pow+0x238>)
 800f550:	429e      	cmp	r6, r3
 800f552:	dc52      	bgt.n	800f5fa <__ieee754_pow+0x12a>
 800f554:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f558:	429e      	cmp	r6, r3
 800f55a:	f340 849c 	ble.w	800fe96 <__ieee754_pow+0x9c6>
 800f55e:	1533      	asrs	r3, r6, #20
 800f560:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f564:	2b14      	cmp	r3, #20
 800f566:	dd0f      	ble.n	800f588 <__ieee754_pow+0xb8>
 800f568:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f56c:	fa22 f103 	lsr.w	r1, r2, r3
 800f570:	fa01 f303 	lsl.w	r3, r1, r3
 800f574:	4293      	cmp	r3, r2
 800f576:	f040 848e 	bne.w	800fe96 <__ieee754_pow+0x9c6>
 800f57a:	f001 0101 	and.w	r1, r1, #1
 800f57e:	f1c1 0302 	rsb	r3, r1, #2
 800f582:	9300      	str	r3, [sp, #0]
 800f584:	b182      	cbz	r2, 800f5a8 <__ieee754_pow+0xd8>
 800f586:	e05d      	b.n	800f644 <__ieee754_pow+0x174>
 800f588:	2a00      	cmp	r2, #0
 800f58a:	d159      	bne.n	800f640 <__ieee754_pow+0x170>
 800f58c:	f1c3 0314 	rsb	r3, r3, #20
 800f590:	fa46 f103 	asr.w	r1, r6, r3
 800f594:	fa01 f303 	lsl.w	r3, r1, r3
 800f598:	42b3      	cmp	r3, r6
 800f59a:	f040 8479 	bne.w	800fe90 <__ieee754_pow+0x9c0>
 800f59e:	f001 0101 	and.w	r1, r1, #1
 800f5a2:	f1c1 0302 	rsb	r3, r1, #2
 800f5a6:	9300      	str	r3, [sp, #0]
 800f5a8:	4b58      	ldr	r3, [pc, #352]	; (800f70c <__ieee754_pow+0x23c>)
 800f5aa:	429e      	cmp	r6, r3
 800f5ac:	d132      	bne.n	800f614 <__ieee754_pow+0x144>
 800f5ae:	2f00      	cmp	r7, #0
 800f5b0:	f280 846a 	bge.w	800fe88 <__ieee754_pow+0x9b8>
 800f5b4:	4642      	mov	r2, r8
 800f5b6:	464b      	mov	r3, r9
 800f5b8:	2000      	movs	r0, #0
 800f5ba:	4954      	ldr	r1, [pc, #336]	; (800f70c <__ieee754_pow+0x23c>)
 800f5bc:	f7f1 f8c0 	bl	8000740 <__aeabi_ddiv>
 800f5c0:	e7a3      	b.n	800f50a <__ieee754_pow+0x3a>
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	9300      	str	r3, [sp, #0]
 800f5c6:	2a00      	cmp	r2, #0
 800f5c8:	d13c      	bne.n	800f644 <__ieee754_pow+0x174>
 800f5ca:	4b4e      	ldr	r3, [pc, #312]	; (800f704 <__ieee754_pow+0x234>)
 800f5cc:	429e      	cmp	r6, r3
 800f5ce:	d1eb      	bne.n	800f5a8 <__ieee754_pow+0xd8>
 800f5d0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f5d4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f5d8:	ea53 030a 	orrs.w	r3, r3, sl
 800f5dc:	f000 8448 	beq.w	800fe70 <__ieee754_pow+0x9a0>
 800f5e0:	4b4b      	ldr	r3, [pc, #300]	; (800f710 <__ieee754_pow+0x240>)
 800f5e2:	429c      	cmp	r4, r3
 800f5e4:	dd0b      	ble.n	800f5fe <__ieee754_pow+0x12e>
 800f5e6:	2f00      	cmp	r7, #0
 800f5e8:	f2c0 8448 	blt.w	800fe7c <__ieee754_pow+0x9ac>
 800f5ec:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800f5f0:	4658      	mov	r0, fp
 800f5f2:	4661      	mov	r1, ip
 800f5f4:	b013      	add	sp, #76	; 0x4c
 800f5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5fa:	2302      	movs	r3, #2
 800f5fc:	e7e2      	b.n	800f5c4 <__ieee754_pow+0xf4>
 800f5fe:	2f00      	cmp	r7, #0
 800f600:	f04f 0b00 	mov.w	fp, #0
 800f604:	f04f 0c00 	mov.w	ip, #0
 800f608:	daf2      	bge.n	800f5f0 <__ieee754_pow+0x120>
 800f60a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800f60e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800f612:	e7ed      	b.n	800f5f0 <__ieee754_pow+0x120>
 800f614:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800f618:	d106      	bne.n	800f628 <__ieee754_pow+0x158>
 800f61a:	4642      	mov	r2, r8
 800f61c:	464b      	mov	r3, r9
 800f61e:	4640      	mov	r0, r8
 800f620:	4649      	mov	r1, r9
 800f622:	f7f0 ff63 	bl	80004ec <__aeabi_dmul>
 800f626:	e770      	b.n	800f50a <__ieee754_pow+0x3a>
 800f628:	4b3a      	ldr	r3, [pc, #232]	; (800f714 <__ieee754_pow+0x244>)
 800f62a:	429f      	cmp	r7, r3
 800f62c:	d10a      	bne.n	800f644 <__ieee754_pow+0x174>
 800f62e:	2d00      	cmp	r5, #0
 800f630:	db08      	blt.n	800f644 <__ieee754_pow+0x174>
 800f632:	4640      	mov	r0, r8
 800f634:	4649      	mov	r1, r9
 800f636:	b013      	add	sp, #76	; 0x4c
 800f638:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f63c:	f000 bc5e 	b.w	800fefc <__ieee754_sqrt>
 800f640:	2300      	movs	r3, #0
 800f642:	9300      	str	r3, [sp, #0]
 800f644:	4640      	mov	r0, r8
 800f646:	4649      	mov	r1, r9
 800f648:	f000 fd34 	bl	80100b4 <fabs>
 800f64c:	4683      	mov	fp, r0
 800f64e:	468c      	mov	ip, r1
 800f650:	f1ba 0f00 	cmp.w	sl, #0
 800f654:	d128      	bne.n	800f6a8 <__ieee754_pow+0x1d8>
 800f656:	b124      	cbz	r4, 800f662 <__ieee754_pow+0x192>
 800f658:	4b2c      	ldr	r3, [pc, #176]	; (800f70c <__ieee754_pow+0x23c>)
 800f65a:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800f65e:	429a      	cmp	r2, r3
 800f660:	d122      	bne.n	800f6a8 <__ieee754_pow+0x1d8>
 800f662:	2f00      	cmp	r7, #0
 800f664:	da07      	bge.n	800f676 <__ieee754_pow+0x1a6>
 800f666:	465a      	mov	r2, fp
 800f668:	4663      	mov	r3, ip
 800f66a:	2000      	movs	r0, #0
 800f66c:	4927      	ldr	r1, [pc, #156]	; (800f70c <__ieee754_pow+0x23c>)
 800f66e:	f7f1 f867 	bl	8000740 <__aeabi_ddiv>
 800f672:	4683      	mov	fp, r0
 800f674:	468c      	mov	ip, r1
 800f676:	2d00      	cmp	r5, #0
 800f678:	daba      	bge.n	800f5f0 <__ieee754_pow+0x120>
 800f67a:	9b00      	ldr	r3, [sp, #0]
 800f67c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f680:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f684:	4323      	orrs	r3, r4
 800f686:	d108      	bne.n	800f69a <__ieee754_pow+0x1ca>
 800f688:	465a      	mov	r2, fp
 800f68a:	4663      	mov	r3, ip
 800f68c:	4658      	mov	r0, fp
 800f68e:	4661      	mov	r1, ip
 800f690:	f7f0 fd74 	bl	800017c <__aeabi_dsub>
 800f694:	4602      	mov	r2, r0
 800f696:	460b      	mov	r3, r1
 800f698:	e790      	b.n	800f5bc <__ieee754_pow+0xec>
 800f69a:	9b00      	ldr	r3, [sp, #0]
 800f69c:	2b01      	cmp	r3, #1
 800f69e:	d1a7      	bne.n	800f5f0 <__ieee754_pow+0x120>
 800f6a0:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800f6a4:	469c      	mov	ip, r3
 800f6a6:	e7a3      	b.n	800f5f0 <__ieee754_pow+0x120>
 800f6a8:	0feb      	lsrs	r3, r5, #31
 800f6aa:	3b01      	subs	r3, #1
 800f6ac:	930c      	str	r3, [sp, #48]	; 0x30
 800f6ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f6b0:	9b00      	ldr	r3, [sp, #0]
 800f6b2:	4313      	orrs	r3, r2
 800f6b4:	d104      	bne.n	800f6c0 <__ieee754_pow+0x1f0>
 800f6b6:	4642      	mov	r2, r8
 800f6b8:	464b      	mov	r3, r9
 800f6ba:	4640      	mov	r0, r8
 800f6bc:	4649      	mov	r1, r9
 800f6be:	e7e7      	b.n	800f690 <__ieee754_pow+0x1c0>
 800f6c0:	4b15      	ldr	r3, [pc, #84]	; (800f718 <__ieee754_pow+0x248>)
 800f6c2:	429e      	cmp	r6, r3
 800f6c4:	f340 80f6 	ble.w	800f8b4 <__ieee754_pow+0x3e4>
 800f6c8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f6cc:	429e      	cmp	r6, r3
 800f6ce:	4b10      	ldr	r3, [pc, #64]	; (800f710 <__ieee754_pow+0x240>)
 800f6d0:	dd09      	ble.n	800f6e6 <__ieee754_pow+0x216>
 800f6d2:	429c      	cmp	r4, r3
 800f6d4:	dc0c      	bgt.n	800f6f0 <__ieee754_pow+0x220>
 800f6d6:	2f00      	cmp	r7, #0
 800f6d8:	da0c      	bge.n	800f6f4 <__ieee754_pow+0x224>
 800f6da:	2000      	movs	r0, #0
 800f6dc:	b013      	add	sp, #76	; 0x4c
 800f6de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6e2:	f000 bce2 	b.w	80100aa <__math_oflow>
 800f6e6:	429c      	cmp	r4, r3
 800f6e8:	dbf5      	blt.n	800f6d6 <__ieee754_pow+0x206>
 800f6ea:	4b08      	ldr	r3, [pc, #32]	; (800f70c <__ieee754_pow+0x23c>)
 800f6ec:	429c      	cmp	r4, r3
 800f6ee:	dd15      	ble.n	800f71c <__ieee754_pow+0x24c>
 800f6f0:	2f00      	cmp	r7, #0
 800f6f2:	dcf2      	bgt.n	800f6da <__ieee754_pow+0x20a>
 800f6f4:	2000      	movs	r0, #0
 800f6f6:	b013      	add	sp, #76	; 0x4c
 800f6f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6fc:	f000 bcd0 	b.w	80100a0 <__math_uflow>
 800f700:	fff00000 	.word	0xfff00000
 800f704:	7ff00000 	.word	0x7ff00000
 800f708:	433fffff 	.word	0x433fffff
 800f70c:	3ff00000 	.word	0x3ff00000
 800f710:	3fefffff 	.word	0x3fefffff
 800f714:	3fe00000 	.word	0x3fe00000
 800f718:	41e00000 	.word	0x41e00000
 800f71c:	4661      	mov	r1, ip
 800f71e:	2200      	movs	r2, #0
 800f720:	4658      	mov	r0, fp
 800f722:	4b5f      	ldr	r3, [pc, #380]	; (800f8a0 <__ieee754_pow+0x3d0>)
 800f724:	f7f0 fd2a 	bl	800017c <__aeabi_dsub>
 800f728:	a355      	add	r3, pc, #340	; (adr r3, 800f880 <__ieee754_pow+0x3b0>)
 800f72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f72e:	4604      	mov	r4, r0
 800f730:	460d      	mov	r5, r1
 800f732:	f7f0 fedb 	bl	80004ec <__aeabi_dmul>
 800f736:	a354      	add	r3, pc, #336	; (adr r3, 800f888 <__ieee754_pow+0x3b8>)
 800f738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f73c:	4606      	mov	r6, r0
 800f73e:	460f      	mov	r7, r1
 800f740:	4620      	mov	r0, r4
 800f742:	4629      	mov	r1, r5
 800f744:	f7f0 fed2 	bl	80004ec <__aeabi_dmul>
 800f748:	2200      	movs	r2, #0
 800f74a:	4682      	mov	sl, r0
 800f74c:	468b      	mov	fp, r1
 800f74e:	4620      	mov	r0, r4
 800f750:	4629      	mov	r1, r5
 800f752:	4b54      	ldr	r3, [pc, #336]	; (800f8a4 <__ieee754_pow+0x3d4>)
 800f754:	f7f0 feca 	bl	80004ec <__aeabi_dmul>
 800f758:	4602      	mov	r2, r0
 800f75a:	460b      	mov	r3, r1
 800f75c:	a14c      	add	r1, pc, #304	; (adr r1, 800f890 <__ieee754_pow+0x3c0>)
 800f75e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f762:	f7f0 fd0b 	bl	800017c <__aeabi_dsub>
 800f766:	4622      	mov	r2, r4
 800f768:	462b      	mov	r3, r5
 800f76a:	f7f0 febf 	bl	80004ec <__aeabi_dmul>
 800f76e:	4602      	mov	r2, r0
 800f770:	460b      	mov	r3, r1
 800f772:	2000      	movs	r0, #0
 800f774:	494c      	ldr	r1, [pc, #304]	; (800f8a8 <__ieee754_pow+0x3d8>)
 800f776:	f7f0 fd01 	bl	800017c <__aeabi_dsub>
 800f77a:	4622      	mov	r2, r4
 800f77c:	462b      	mov	r3, r5
 800f77e:	4680      	mov	r8, r0
 800f780:	4689      	mov	r9, r1
 800f782:	4620      	mov	r0, r4
 800f784:	4629      	mov	r1, r5
 800f786:	f7f0 feb1 	bl	80004ec <__aeabi_dmul>
 800f78a:	4602      	mov	r2, r0
 800f78c:	460b      	mov	r3, r1
 800f78e:	4640      	mov	r0, r8
 800f790:	4649      	mov	r1, r9
 800f792:	f7f0 feab 	bl	80004ec <__aeabi_dmul>
 800f796:	a340      	add	r3, pc, #256	; (adr r3, 800f898 <__ieee754_pow+0x3c8>)
 800f798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79c:	f7f0 fea6 	bl	80004ec <__aeabi_dmul>
 800f7a0:	4602      	mov	r2, r0
 800f7a2:	460b      	mov	r3, r1
 800f7a4:	4650      	mov	r0, sl
 800f7a6:	4659      	mov	r1, fp
 800f7a8:	f7f0 fce8 	bl	800017c <__aeabi_dsub>
 800f7ac:	f04f 0a00 	mov.w	sl, #0
 800f7b0:	4602      	mov	r2, r0
 800f7b2:	460b      	mov	r3, r1
 800f7b4:	4604      	mov	r4, r0
 800f7b6:	460d      	mov	r5, r1
 800f7b8:	4630      	mov	r0, r6
 800f7ba:	4639      	mov	r1, r7
 800f7bc:	f7f0 fce0 	bl	8000180 <__adddf3>
 800f7c0:	4632      	mov	r2, r6
 800f7c2:	463b      	mov	r3, r7
 800f7c4:	4650      	mov	r0, sl
 800f7c6:	468b      	mov	fp, r1
 800f7c8:	f7f0 fcd8 	bl	800017c <__aeabi_dsub>
 800f7cc:	4602      	mov	r2, r0
 800f7ce:	460b      	mov	r3, r1
 800f7d0:	4620      	mov	r0, r4
 800f7d2:	4629      	mov	r1, r5
 800f7d4:	f7f0 fcd2 	bl	800017c <__aeabi_dsub>
 800f7d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f7dc:	9b00      	ldr	r3, [sp, #0]
 800f7de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f7e0:	3b01      	subs	r3, #1
 800f7e2:	4313      	orrs	r3, r2
 800f7e4:	f04f 0600 	mov.w	r6, #0
 800f7e8:	f04f 0200 	mov.w	r2, #0
 800f7ec:	bf0c      	ite	eq
 800f7ee:	4b2f      	ldreq	r3, [pc, #188]	; (800f8ac <__ieee754_pow+0x3dc>)
 800f7f0:	4b2b      	ldrne	r3, [pc, #172]	; (800f8a0 <__ieee754_pow+0x3d0>)
 800f7f2:	4604      	mov	r4, r0
 800f7f4:	460d      	mov	r5, r1
 800f7f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f7fa:	e9cd 2300 	strd	r2, r3, [sp]
 800f7fe:	4632      	mov	r2, r6
 800f800:	463b      	mov	r3, r7
 800f802:	f7f0 fcbb 	bl	800017c <__aeabi_dsub>
 800f806:	4652      	mov	r2, sl
 800f808:	465b      	mov	r3, fp
 800f80a:	f7f0 fe6f 	bl	80004ec <__aeabi_dmul>
 800f80e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f812:	4680      	mov	r8, r0
 800f814:	4689      	mov	r9, r1
 800f816:	4620      	mov	r0, r4
 800f818:	4629      	mov	r1, r5
 800f81a:	f7f0 fe67 	bl	80004ec <__aeabi_dmul>
 800f81e:	4602      	mov	r2, r0
 800f820:	460b      	mov	r3, r1
 800f822:	4640      	mov	r0, r8
 800f824:	4649      	mov	r1, r9
 800f826:	f7f0 fcab 	bl	8000180 <__adddf3>
 800f82a:	4632      	mov	r2, r6
 800f82c:	463b      	mov	r3, r7
 800f82e:	4680      	mov	r8, r0
 800f830:	4689      	mov	r9, r1
 800f832:	4650      	mov	r0, sl
 800f834:	4659      	mov	r1, fp
 800f836:	f7f0 fe59 	bl	80004ec <__aeabi_dmul>
 800f83a:	4604      	mov	r4, r0
 800f83c:	460d      	mov	r5, r1
 800f83e:	460b      	mov	r3, r1
 800f840:	4602      	mov	r2, r0
 800f842:	4649      	mov	r1, r9
 800f844:	4640      	mov	r0, r8
 800f846:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f84a:	f7f0 fc99 	bl	8000180 <__adddf3>
 800f84e:	4b18      	ldr	r3, [pc, #96]	; (800f8b0 <__ieee754_pow+0x3e0>)
 800f850:	4682      	mov	sl, r0
 800f852:	4299      	cmp	r1, r3
 800f854:	460f      	mov	r7, r1
 800f856:	460e      	mov	r6, r1
 800f858:	f340 82e5 	ble.w	800fe26 <__ieee754_pow+0x956>
 800f85c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f860:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f864:	4303      	orrs	r3, r0
 800f866:	f000 81df 	beq.w	800fc28 <__ieee754_pow+0x758>
 800f86a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f86e:	2200      	movs	r2, #0
 800f870:	2300      	movs	r3, #0
 800f872:	f7f1 f8ad 	bl	80009d0 <__aeabi_dcmplt>
 800f876:	3800      	subs	r0, #0
 800f878:	bf18      	it	ne
 800f87a:	2001      	movne	r0, #1
 800f87c:	e72e      	b.n	800f6dc <__ieee754_pow+0x20c>
 800f87e:	bf00      	nop
 800f880:	60000000 	.word	0x60000000
 800f884:	3ff71547 	.word	0x3ff71547
 800f888:	f85ddf44 	.word	0xf85ddf44
 800f88c:	3e54ae0b 	.word	0x3e54ae0b
 800f890:	55555555 	.word	0x55555555
 800f894:	3fd55555 	.word	0x3fd55555
 800f898:	652b82fe 	.word	0x652b82fe
 800f89c:	3ff71547 	.word	0x3ff71547
 800f8a0:	3ff00000 	.word	0x3ff00000
 800f8a4:	3fd00000 	.word	0x3fd00000
 800f8a8:	3fe00000 	.word	0x3fe00000
 800f8ac:	bff00000 	.word	0xbff00000
 800f8b0:	408fffff 	.word	0x408fffff
 800f8b4:	4bd2      	ldr	r3, [pc, #840]	; (800fc00 <__ieee754_pow+0x730>)
 800f8b6:	2200      	movs	r2, #0
 800f8b8:	402b      	ands	r3, r5
 800f8ba:	b943      	cbnz	r3, 800f8ce <__ieee754_pow+0x3fe>
 800f8bc:	4658      	mov	r0, fp
 800f8be:	4661      	mov	r1, ip
 800f8c0:	4bd0      	ldr	r3, [pc, #832]	; (800fc04 <__ieee754_pow+0x734>)
 800f8c2:	f7f0 fe13 	bl	80004ec <__aeabi_dmul>
 800f8c6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f8ca:	4683      	mov	fp, r0
 800f8cc:	460c      	mov	r4, r1
 800f8ce:	1523      	asrs	r3, r4, #20
 800f8d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f8d4:	4413      	add	r3, r2
 800f8d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800f8d8:	4bcb      	ldr	r3, [pc, #812]	; (800fc08 <__ieee754_pow+0x738>)
 800f8da:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f8de:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f8e2:	429c      	cmp	r4, r3
 800f8e4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f8e8:	dd08      	ble.n	800f8fc <__ieee754_pow+0x42c>
 800f8ea:	4bc8      	ldr	r3, [pc, #800]	; (800fc0c <__ieee754_pow+0x73c>)
 800f8ec:	429c      	cmp	r4, r3
 800f8ee:	f340 8199 	ble.w	800fc24 <__ieee754_pow+0x754>
 800f8f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f8f4:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f8f8:	3301      	adds	r3, #1
 800f8fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800f8fc:	2600      	movs	r6, #0
 800f8fe:	00f3      	lsls	r3, r6, #3
 800f900:	930d      	str	r3, [sp, #52]	; 0x34
 800f902:	4bc3      	ldr	r3, [pc, #780]	; (800fc10 <__ieee754_pow+0x740>)
 800f904:	4658      	mov	r0, fp
 800f906:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f90a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f90e:	4629      	mov	r1, r5
 800f910:	461a      	mov	r2, r3
 800f912:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800f916:	4623      	mov	r3, r4
 800f918:	f7f0 fc30 	bl	800017c <__aeabi_dsub>
 800f91c:	46da      	mov	sl, fp
 800f91e:	462b      	mov	r3, r5
 800f920:	4652      	mov	r2, sl
 800f922:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f926:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f92a:	f7f0 fc29 	bl	8000180 <__adddf3>
 800f92e:	4602      	mov	r2, r0
 800f930:	460b      	mov	r3, r1
 800f932:	2000      	movs	r0, #0
 800f934:	49b7      	ldr	r1, [pc, #732]	; (800fc14 <__ieee754_pow+0x744>)
 800f936:	f7f0 ff03 	bl	8000740 <__aeabi_ddiv>
 800f93a:	4602      	mov	r2, r0
 800f93c:	460b      	mov	r3, r1
 800f93e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f942:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f946:	f7f0 fdd1 	bl	80004ec <__aeabi_dmul>
 800f94a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f94e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800f952:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f956:	2300      	movs	r3, #0
 800f958:	2200      	movs	r2, #0
 800f95a:	46ab      	mov	fp, r5
 800f95c:	106d      	asrs	r5, r5, #1
 800f95e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f962:	9304      	str	r3, [sp, #16]
 800f964:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f968:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f96c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800f970:	4640      	mov	r0, r8
 800f972:	4649      	mov	r1, r9
 800f974:	4614      	mov	r4, r2
 800f976:	461d      	mov	r5, r3
 800f978:	f7f0 fdb8 	bl	80004ec <__aeabi_dmul>
 800f97c:	4602      	mov	r2, r0
 800f97e:	460b      	mov	r3, r1
 800f980:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f984:	f7f0 fbfa 	bl	800017c <__aeabi_dsub>
 800f988:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f98c:	4606      	mov	r6, r0
 800f98e:	460f      	mov	r7, r1
 800f990:	4620      	mov	r0, r4
 800f992:	4629      	mov	r1, r5
 800f994:	f7f0 fbf2 	bl	800017c <__aeabi_dsub>
 800f998:	4602      	mov	r2, r0
 800f99a:	460b      	mov	r3, r1
 800f99c:	4650      	mov	r0, sl
 800f99e:	4659      	mov	r1, fp
 800f9a0:	f7f0 fbec 	bl	800017c <__aeabi_dsub>
 800f9a4:	4642      	mov	r2, r8
 800f9a6:	464b      	mov	r3, r9
 800f9a8:	f7f0 fda0 	bl	80004ec <__aeabi_dmul>
 800f9ac:	4602      	mov	r2, r0
 800f9ae:	460b      	mov	r3, r1
 800f9b0:	4630      	mov	r0, r6
 800f9b2:	4639      	mov	r1, r7
 800f9b4:	f7f0 fbe2 	bl	800017c <__aeabi_dsub>
 800f9b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f9bc:	f7f0 fd96 	bl	80004ec <__aeabi_dmul>
 800f9c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f9c4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f9c8:	4610      	mov	r0, r2
 800f9ca:	4619      	mov	r1, r3
 800f9cc:	f7f0 fd8e 	bl	80004ec <__aeabi_dmul>
 800f9d0:	a379      	add	r3, pc, #484	; (adr r3, 800fbb8 <__ieee754_pow+0x6e8>)
 800f9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d6:	4604      	mov	r4, r0
 800f9d8:	460d      	mov	r5, r1
 800f9da:	f7f0 fd87 	bl	80004ec <__aeabi_dmul>
 800f9de:	a378      	add	r3, pc, #480	; (adr r3, 800fbc0 <__ieee754_pow+0x6f0>)
 800f9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e4:	f7f0 fbcc 	bl	8000180 <__adddf3>
 800f9e8:	4622      	mov	r2, r4
 800f9ea:	462b      	mov	r3, r5
 800f9ec:	f7f0 fd7e 	bl	80004ec <__aeabi_dmul>
 800f9f0:	a375      	add	r3, pc, #468	; (adr r3, 800fbc8 <__ieee754_pow+0x6f8>)
 800f9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f6:	f7f0 fbc3 	bl	8000180 <__adddf3>
 800f9fa:	4622      	mov	r2, r4
 800f9fc:	462b      	mov	r3, r5
 800f9fe:	f7f0 fd75 	bl	80004ec <__aeabi_dmul>
 800fa02:	a373      	add	r3, pc, #460	; (adr r3, 800fbd0 <__ieee754_pow+0x700>)
 800fa04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa08:	f7f0 fbba 	bl	8000180 <__adddf3>
 800fa0c:	4622      	mov	r2, r4
 800fa0e:	462b      	mov	r3, r5
 800fa10:	f7f0 fd6c 	bl	80004ec <__aeabi_dmul>
 800fa14:	a370      	add	r3, pc, #448	; (adr r3, 800fbd8 <__ieee754_pow+0x708>)
 800fa16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa1a:	f7f0 fbb1 	bl	8000180 <__adddf3>
 800fa1e:	4622      	mov	r2, r4
 800fa20:	462b      	mov	r3, r5
 800fa22:	f7f0 fd63 	bl	80004ec <__aeabi_dmul>
 800fa26:	a36e      	add	r3, pc, #440	; (adr r3, 800fbe0 <__ieee754_pow+0x710>)
 800fa28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa2c:	f7f0 fba8 	bl	8000180 <__adddf3>
 800fa30:	4622      	mov	r2, r4
 800fa32:	4606      	mov	r6, r0
 800fa34:	460f      	mov	r7, r1
 800fa36:	462b      	mov	r3, r5
 800fa38:	4620      	mov	r0, r4
 800fa3a:	4629      	mov	r1, r5
 800fa3c:	f7f0 fd56 	bl	80004ec <__aeabi_dmul>
 800fa40:	4602      	mov	r2, r0
 800fa42:	460b      	mov	r3, r1
 800fa44:	4630      	mov	r0, r6
 800fa46:	4639      	mov	r1, r7
 800fa48:	f7f0 fd50 	bl	80004ec <__aeabi_dmul>
 800fa4c:	4604      	mov	r4, r0
 800fa4e:	460d      	mov	r5, r1
 800fa50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fa54:	4642      	mov	r2, r8
 800fa56:	464b      	mov	r3, r9
 800fa58:	f7f0 fb92 	bl	8000180 <__adddf3>
 800fa5c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fa60:	f7f0 fd44 	bl	80004ec <__aeabi_dmul>
 800fa64:	4622      	mov	r2, r4
 800fa66:	462b      	mov	r3, r5
 800fa68:	f7f0 fb8a 	bl	8000180 <__adddf3>
 800fa6c:	4642      	mov	r2, r8
 800fa6e:	4606      	mov	r6, r0
 800fa70:	460f      	mov	r7, r1
 800fa72:	464b      	mov	r3, r9
 800fa74:	4640      	mov	r0, r8
 800fa76:	4649      	mov	r1, r9
 800fa78:	f7f0 fd38 	bl	80004ec <__aeabi_dmul>
 800fa7c:	2200      	movs	r2, #0
 800fa7e:	4b66      	ldr	r3, [pc, #408]	; (800fc18 <__ieee754_pow+0x748>)
 800fa80:	4682      	mov	sl, r0
 800fa82:	468b      	mov	fp, r1
 800fa84:	f7f0 fb7c 	bl	8000180 <__adddf3>
 800fa88:	4632      	mov	r2, r6
 800fa8a:	463b      	mov	r3, r7
 800fa8c:	f7f0 fb78 	bl	8000180 <__adddf3>
 800fa90:	2400      	movs	r4, #0
 800fa92:	460d      	mov	r5, r1
 800fa94:	4622      	mov	r2, r4
 800fa96:	460b      	mov	r3, r1
 800fa98:	4640      	mov	r0, r8
 800fa9a:	4649      	mov	r1, r9
 800fa9c:	f7f0 fd26 	bl	80004ec <__aeabi_dmul>
 800faa0:	2200      	movs	r2, #0
 800faa2:	4680      	mov	r8, r0
 800faa4:	4689      	mov	r9, r1
 800faa6:	4620      	mov	r0, r4
 800faa8:	4629      	mov	r1, r5
 800faaa:	4b5b      	ldr	r3, [pc, #364]	; (800fc18 <__ieee754_pow+0x748>)
 800faac:	f7f0 fb66 	bl	800017c <__aeabi_dsub>
 800fab0:	4652      	mov	r2, sl
 800fab2:	465b      	mov	r3, fp
 800fab4:	f7f0 fb62 	bl	800017c <__aeabi_dsub>
 800fab8:	4602      	mov	r2, r0
 800faba:	460b      	mov	r3, r1
 800fabc:	4630      	mov	r0, r6
 800fabe:	4639      	mov	r1, r7
 800fac0:	f7f0 fb5c 	bl	800017c <__aeabi_dsub>
 800fac4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fac8:	f7f0 fd10 	bl	80004ec <__aeabi_dmul>
 800facc:	4622      	mov	r2, r4
 800face:	4606      	mov	r6, r0
 800fad0:	460f      	mov	r7, r1
 800fad2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fad6:	462b      	mov	r3, r5
 800fad8:	f7f0 fd08 	bl	80004ec <__aeabi_dmul>
 800fadc:	4602      	mov	r2, r0
 800fade:	460b      	mov	r3, r1
 800fae0:	4630      	mov	r0, r6
 800fae2:	4639      	mov	r1, r7
 800fae4:	f7f0 fb4c 	bl	8000180 <__adddf3>
 800fae8:	2400      	movs	r4, #0
 800faea:	4606      	mov	r6, r0
 800faec:	460f      	mov	r7, r1
 800faee:	4602      	mov	r2, r0
 800faf0:	460b      	mov	r3, r1
 800faf2:	4640      	mov	r0, r8
 800faf4:	4649      	mov	r1, r9
 800faf6:	f7f0 fb43 	bl	8000180 <__adddf3>
 800fafa:	a33b      	add	r3, pc, #236	; (adr r3, 800fbe8 <__ieee754_pow+0x718>)
 800fafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb00:	4620      	mov	r0, r4
 800fb02:	460d      	mov	r5, r1
 800fb04:	f7f0 fcf2 	bl	80004ec <__aeabi_dmul>
 800fb08:	4642      	mov	r2, r8
 800fb0a:	464b      	mov	r3, r9
 800fb0c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb10:	4620      	mov	r0, r4
 800fb12:	4629      	mov	r1, r5
 800fb14:	f7f0 fb32 	bl	800017c <__aeabi_dsub>
 800fb18:	4602      	mov	r2, r0
 800fb1a:	460b      	mov	r3, r1
 800fb1c:	4630      	mov	r0, r6
 800fb1e:	4639      	mov	r1, r7
 800fb20:	f7f0 fb2c 	bl	800017c <__aeabi_dsub>
 800fb24:	a332      	add	r3, pc, #200	; (adr r3, 800fbf0 <__ieee754_pow+0x720>)
 800fb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb2a:	f7f0 fcdf 	bl	80004ec <__aeabi_dmul>
 800fb2e:	a332      	add	r3, pc, #200	; (adr r3, 800fbf8 <__ieee754_pow+0x728>)
 800fb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb34:	4606      	mov	r6, r0
 800fb36:	460f      	mov	r7, r1
 800fb38:	4620      	mov	r0, r4
 800fb3a:	4629      	mov	r1, r5
 800fb3c:	f7f0 fcd6 	bl	80004ec <__aeabi_dmul>
 800fb40:	4602      	mov	r2, r0
 800fb42:	460b      	mov	r3, r1
 800fb44:	4630      	mov	r0, r6
 800fb46:	4639      	mov	r1, r7
 800fb48:	f7f0 fb1a 	bl	8000180 <__adddf3>
 800fb4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fb4e:	4b33      	ldr	r3, [pc, #204]	; (800fc1c <__ieee754_pow+0x74c>)
 800fb50:	f04f 0a00 	mov.w	sl, #0
 800fb54:	4413      	add	r3, r2
 800fb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5a:	f7f0 fb11 	bl	8000180 <__adddf3>
 800fb5e:	4680      	mov	r8, r0
 800fb60:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800fb62:	4689      	mov	r9, r1
 800fb64:	f7f0 fc58 	bl	8000418 <__aeabi_i2d>
 800fb68:	4604      	mov	r4, r0
 800fb6a:	460d      	mov	r5, r1
 800fb6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fb6e:	4b2c      	ldr	r3, [pc, #176]	; (800fc20 <__ieee754_pow+0x750>)
 800fb70:	4413      	add	r3, r2
 800fb72:	e9d3 6700 	ldrd	r6, r7, [r3]
 800fb76:	4642      	mov	r2, r8
 800fb78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fb7c:	464b      	mov	r3, r9
 800fb7e:	f7f0 faff 	bl	8000180 <__adddf3>
 800fb82:	4632      	mov	r2, r6
 800fb84:	463b      	mov	r3, r7
 800fb86:	f7f0 fafb 	bl	8000180 <__adddf3>
 800fb8a:	4622      	mov	r2, r4
 800fb8c:	462b      	mov	r3, r5
 800fb8e:	f7f0 faf7 	bl	8000180 <__adddf3>
 800fb92:	4622      	mov	r2, r4
 800fb94:	462b      	mov	r3, r5
 800fb96:	4650      	mov	r0, sl
 800fb98:	468b      	mov	fp, r1
 800fb9a:	f7f0 faef 	bl	800017c <__aeabi_dsub>
 800fb9e:	4632      	mov	r2, r6
 800fba0:	463b      	mov	r3, r7
 800fba2:	f7f0 faeb 	bl	800017c <__aeabi_dsub>
 800fba6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fbaa:	f7f0 fae7 	bl	800017c <__aeabi_dsub>
 800fbae:	4602      	mov	r2, r0
 800fbb0:	460b      	mov	r3, r1
 800fbb2:	4640      	mov	r0, r8
 800fbb4:	4649      	mov	r1, r9
 800fbb6:	e60d      	b.n	800f7d4 <__ieee754_pow+0x304>
 800fbb8:	4a454eef 	.word	0x4a454eef
 800fbbc:	3fca7e28 	.word	0x3fca7e28
 800fbc0:	93c9db65 	.word	0x93c9db65
 800fbc4:	3fcd864a 	.word	0x3fcd864a
 800fbc8:	a91d4101 	.word	0xa91d4101
 800fbcc:	3fd17460 	.word	0x3fd17460
 800fbd0:	518f264d 	.word	0x518f264d
 800fbd4:	3fd55555 	.word	0x3fd55555
 800fbd8:	db6fabff 	.word	0xdb6fabff
 800fbdc:	3fdb6db6 	.word	0x3fdb6db6
 800fbe0:	33333303 	.word	0x33333303
 800fbe4:	3fe33333 	.word	0x3fe33333
 800fbe8:	e0000000 	.word	0xe0000000
 800fbec:	3feec709 	.word	0x3feec709
 800fbf0:	dc3a03fd 	.word	0xdc3a03fd
 800fbf4:	3feec709 	.word	0x3feec709
 800fbf8:	145b01f5 	.word	0x145b01f5
 800fbfc:	be3e2fe0 	.word	0xbe3e2fe0
 800fc00:	7ff00000 	.word	0x7ff00000
 800fc04:	43400000 	.word	0x43400000
 800fc08:	0003988e 	.word	0x0003988e
 800fc0c:	000bb679 	.word	0x000bb679
 800fc10:	08011c60 	.word	0x08011c60
 800fc14:	3ff00000 	.word	0x3ff00000
 800fc18:	40080000 	.word	0x40080000
 800fc1c:	08011c80 	.word	0x08011c80
 800fc20:	08011c70 	.word	0x08011c70
 800fc24:	2601      	movs	r6, #1
 800fc26:	e66a      	b.n	800f8fe <__ieee754_pow+0x42e>
 800fc28:	a39d      	add	r3, pc, #628	; (adr r3, 800fea0 <__ieee754_pow+0x9d0>)
 800fc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc2e:	4640      	mov	r0, r8
 800fc30:	4649      	mov	r1, r9
 800fc32:	f7f0 faa5 	bl	8000180 <__adddf3>
 800fc36:	4622      	mov	r2, r4
 800fc38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fc3c:	462b      	mov	r3, r5
 800fc3e:	4650      	mov	r0, sl
 800fc40:	4639      	mov	r1, r7
 800fc42:	f7f0 fa9b 	bl	800017c <__aeabi_dsub>
 800fc46:	4602      	mov	r2, r0
 800fc48:	460b      	mov	r3, r1
 800fc4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc4e:	f7f0 fedd 	bl	8000a0c <__aeabi_dcmpgt>
 800fc52:	2800      	cmp	r0, #0
 800fc54:	f47f ae09 	bne.w	800f86a <__ieee754_pow+0x39a>
 800fc58:	4aa3      	ldr	r2, [pc, #652]	; (800fee8 <__ieee754_pow+0xa18>)
 800fc5a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800fc5e:	4293      	cmp	r3, r2
 800fc60:	f340 8101 	ble.w	800fe66 <__ieee754_pow+0x996>
 800fc64:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800fc68:	2000      	movs	r0, #0
 800fc6a:	151b      	asrs	r3, r3, #20
 800fc6c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800fc70:	fa4a f303 	asr.w	r3, sl, r3
 800fc74:	4433      	add	r3, r6
 800fc76:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fc7a:	4f9c      	ldr	r7, [pc, #624]	; (800feec <__ieee754_pow+0xa1c>)
 800fc7c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800fc80:	4117      	asrs	r7, r2
 800fc82:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800fc86:	ea23 0107 	bic.w	r1, r3, r7
 800fc8a:	f1c2 0214 	rsb	r2, r2, #20
 800fc8e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800fc92:	460b      	mov	r3, r1
 800fc94:	fa4a fa02 	asr.w	sl, sl, r2
 800fc98:	2e00      	cmp	r6, #0
 800fc9a:	4602      	mov	r2, r0
 800fc9c:	4629      	mov	r1, r5
 800fc9e:	4620      	mov	r0, r4
 800fca0:	bfb8      	it	lt
 800fca2:	f1ca 0a00 	rsblt	sl, sl, #0
 800fca6:	f7f0 fa69 	bl	800017c <__aeabi_dsub>
 800fcaa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fcae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fcb2:	2400      	movs	r4, #0
 800fcb4:	4642      	mov	r2, r8
 800fcb6:	464b      	mov	r3, r9
 800fcb8:	f7f0 fa62 	bl	8000180 <__adddf3>
 800fcbc:	a37a      	add	r3, pc, #488	; (adr r3, 800fea8 <__ieee754_pow+0x9d8>)
 800fcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc2:	4620      	mov	r0, r4
 800fcc4:	460d      	mov	r5, r1
 800fcc6:	f7f0 fc11 	bl	80004ec <__aeabi_dmul>
 800fcca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fcce:	4606      	mov	r6, r0
 800fcd0:	460f      	mov	r7, r1
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	4629      	mov	r1, r5
 800fcd6:	f7f0 fa51 	bl	800017c <__aeabi_dsub>
 800fcda:	4602      	mov	r2, r0
 800fcdc:	460b      	mov	r3, r1
 800fcde:	4640      	mov	r0, r8
 800fce0:	4649      	mov	r1, r9
 800fce2:	f7f0 fa4b 	bl	800017c <__aeabi_dsub>
 800fce6:	a372      	add	r3, pc, #456	; (adr r3, 800feb0 <__ieee754_pow+0x9e0>)
 800fce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcec:	f7f0 fbfe 	bl	80004ec <__aeabi_dmul>
 800fcf0:	a371      	add	r3, pc, #452	; (adr r3, 800feb8 <__ieee754_pow+0x9e8>)
 800fcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcf6:	4680      	mov	r8, r0
 800fcf8:	4689      	mov	r9, r1
 800fcfa:	4620      	mov	r0, r4
 800fcfc:	4629      	mov	r1, r5
 800fcfe:	f7f0 fbf5 	bl	80004ec <__aeabi_dmul>
 800fd02:	4602      	mov	r2, r0
 800fd04:	460b      	mov	r3, r1
 800fd06:	4640      	mov	r0, r8
 800fd08:	4649      	mov	r1, r9
 800fd0a:	f7f0 fa39 	bl	8000180 <__adddf3>
 800fd0e:	4604      	mov	r4, r0
 800fd10:	460d      	mov	r5, r1
 800fd12:	4602      	mov	r2, r0
 800fd14:	460b      	mov	r3, r1
 800fd16:	4630      	mov	r0, r6
 800fd18:	4639      	mov	r1, r7
 800fd1a:	f7f0 fa31 	bl	8000180 <__adddf3>
 800fd1e:	4632      	mov	r2, r6
 800fd20:	463b      	mov	r3, r7
 800fd22:	4680      	mov	r8, r0
 800fd24:	4689      	mov	r9, r1
 800fd26:	f7f0 fa29 	bl	800017c <__aeabi_dsub>
 800fd2a:	4602      	mov	r2, r0
 800fd2c:	460b      	mov	r3, r1
 800fd2e:	4620      	mov	r0, r4
 800fd30:	4629      	mov	r1, r5
 800fd32:	f7f0 fa23 	bl	800017c <__aeabi_dsub>
 800fd36:	4642      	mov	r2, r8
 800fd38:	4606      	mov	r6, r0
 800fd3a:	460f      	mov	r7, r1
 800fd3c:	464b      	mov	r3, r9
 800fd3e:	4640      	mov	r0, r8
 800fd40:	4649      	mov	r1, r9
 800fd42:	f7f0 fbd3 	bl	80004ec <__aeabi_dmul>
 800fd46:	a35e      	add	r3, pc, #376	; (adr r3, 800fec0 <__ieee754_pow+0x9f0>)
 800fd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4c:	4604      	mov	r4, r0
 800fd4e:	460d      	mov	r5, r1
 800fd50:	f7f0 fbcc 	bl	80004ec <__aeabi_dmul>
 800fd54:	a35c      	add	r3, pc, #368	; (adr r3, 800fec8 <__ieee754_pow+0x9f8>)
 800fd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5a:	f7f0 fa0f 	bl	800017c <__aeabi_dsub>
 800fd5e:	4622      	mov	r2, r4
 800fd60:	462b      	mov	r3, r5
 800fd62:	f7f0 fbc3 	bl	80004ec <__aeabi_dmul>
 800fd66:	a35a      	add	r3, pc, #360	; (adr r3, 800fed0 <__ieee754_pow+0xa00>)
 800fd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd6c:	f7f0 fa08 	bl	8000180 <__adddf3>
 800fd70:	4622      	mov	r2, r4
 800fd72:	462b      	mov	r3, r5
 800fd74:	f7f0 fbba 	bl	80004ec <__aeabi_dmul>
 800fd78:	a357      	add	r3, pc, #348	; (adr r3, 800fed8 <__ieee754_pow+0xa08>)
 800fd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd7e:	f7f0 f9fd 	bl	800017c <__aeabi_dsub>
 800fd82:	4622      	mov	r2, r4
 800fd84:	462b      	mov	r3, r5
 800fd86:	f7f0 fbb1 	bl	80004ec <__aeabi_dmul>
 800fd8a:	a355      	add	r3, pc, #340	; (adr r3, 800fee0 <__ieee754_pow+0xa10>)
 800fd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd90:	f7f0 f9f6 	bl	8000180 <__adddf3>
 800fd94:	4622      	mov	r2, r4
 800fd96:	462b      	mov	r3, r5
 800fd98:	f7f0 fba8 	bl	80004ec <__aeabi_dmul>
 800fd9c:	4602      	mov	r2, r0
 800fd9e:	460b      	mov	r3, r1
 800fda0:	4640      	mov	r0, r8
 800fda2:	4649      	mov	r1, r9
 800fda4:	f7f0 f9ea 	bl	800017c <__aeabi_dsub>
 800fda8:	4604      	mov	r4, r0
 800fdaa:	460d      	mov	r5, r1
 800fdac:	4602      	mov	r2, r0
 800fdae:	460b      	mov	r3, r1
 800fdb0:	4640      	mov	r0, r8
 800fdb2:	4649      	mov	r1, r9
 800fdb4:	f7f0 fb9a 	bl	80004ec <__aeabi_dmul>
 800fdb8:	2200      	movs	r2, #0
 800fdba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fdbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fdc2:	4620      	mov	r0, r4
 800fdc4:	4629      	mov	r1, r5
 800fdc6:	f7f0 f9d9 	bl	800017c <__aeabi_dsub>
 800fdca:	4602      	mov	r2, r0
 800fdcc:	460b      	mov	r3, r1
 800fdce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdd2:	f7f0 fcb5 	bl	8000740 <__aeabi_ddiv>
 800fdd6:	4632      	mov	r2, r6
 800fdd8:	4604      	mov	r4, r0
 800fdda:	460d      	mov	r5, r1
 800fddc:	463b      	mov	r3, r7
 800fdde:	4640      	mov	r0, r8
 800fde0:	4649      	mov	r1, r9
 800fde2:	f7f0 fb83 	bl	80004ec <__aeabi_dmul>
 800fde6:	4632      	mov	r2, r6
 800fde8:	463b      	mov	r3, r7
 800fdea:	f7f0 f9c9 	bl	8000180 <__adddf3>
 800fdee:	4602      	mov	r2, r0
 800fdf0:	460b      	mov	r3, r1
 800fdf2:	4620      	mov	r0, r4
 800fdf4:	4629      	mov	r1, r5
 800fdf6:	f7f0 f9c1 	bl	800017c <__aeabi_dsub>
 800fdfa:	4642      	mov	r2, r8
 800fdfc:	464b      	mov	r3, r9
 800fdfe:	f7f0 f9bd 	bl	800017c <__aeabi_dsub>
 800fe02:	4602      	mov	r2, r0
 800fe04:	460b      	mov	r3, r1
 800fe06:	2000      	movs	r0, #0
 800fe08:	4939      	ldr	r1, [pc, #228]	; (800fef0 <__ieee754_pow+0xa20>)
 800fe0a:	f7f0 f9b7 	bl	800017c <__aeabi_dsub>
 800fe0e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800fe12:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800fe16:	da29      	bge.n	800fe6c <__ieee754_pow+0x99c>
 800fe18:	4652      	mov	r2, sl
 800fe1a:	f000 f955 	bl	80100c8 <scalbn>
 800fe1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fe22:	f7ff bbfe 	b.w	800f622 <__ieee754_pow+0x152>
 800fe26:	4b33      	ldr	r3, [pc, #204]	; (800fef4 <__ieee754_pow+0xa24>)
 800fe28:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800fe2c:	429f      	cmp	r7, r3
 800fe2e:	f77f af13 	ble.w	800fc58 <__ieee754_pow+0x788>
 800fe32:	4b31      	ldr	r3, [pc, #196]	; (800fef8 <__ieee754_pow+0xa28>)
 800fe34:	440b      	add	r3, r1
 800fe36:	4303      	orrs	r3, r0
 800fe38:	d009      	beq.n	800fe4e <__ieee754_pow+0x97e>
 800fe3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe3e:	2200      	movs	r2, #0
 800fe40:	2300      	movs	r3, #0
 800fe42:	f7f0 fdc5 	bl	80009d0 <__aeabi_dcmplt>
 800fe46:	3800      	subs	r0, #0
 800fe48:	bf18      	it	ne
 800fe4a:	2001      	movne	r0, #1
 800fe4c:	e453      	b.n	800f6f6 <__ieee754_pow+0x226>
 800fe4e:	4622      	mov	r2, r4
 800fe50:	462b      	mov	r3, r5
 800fe52:	f7f0 f993 	bl	800017c <__aeabi_dsub>
 800fe56:	4642      	mov	r2, r8
 800fe58:	464b      	mov	r3, r9
 800fe5a:	f7f0 fdcd 	bl	80009f8 <__aeabi_dcmpge>
 800fe5e:	2800      	cmp	r0, #0
 800fe60:	f43f aefa 	beq.w	800fc58 <__ieee754_pow+0x788>
 800fe64:	e7e9      	b.n	800fe3a <__ieee754_pow+0x96a>
 800fe66:	f04f 0a00 	mov.w	sl, #0
 800fe6a:	e720      	b.n	800fcae <__ieee754_pow+0x7de>
 800fe6c:	4621      	mov	r1, r4
 800fe6e:	e7d6      	b.n	800fe1e <__ieee754_pow+0x94e>
 800fe70:	f04f 0b00 	mov.w	fp, #0
 800fe74:	f8df c078 	ldr.w	ip, [pc, #120]	; 800fef0 <__ieee754_pow+0xa20>
 800fe78:	f7ff bbba 	b.w	800f5f0 <__ieee754_pow+0x120>
 800fe7c:	f04f 0b00 	mov.w	fp, #0
 800fe80:	f04f 0c00 	mov.w	ip, #0
 800fe84:	f7ff bbb4 	b.w	800f5f0 <__ieee754_pow+0x120>
 800fe88:	4640      	mov	r0, r8
 800fe8a:	4649      	mov	r1, r9
 800fe8c:	f7ff bb3d 	b.w	800f50a <__ieee754_pow+0x3a>
 800fe90:	9200      	str	r2, [sp, #0]
 800fe92:	f7ff bb89 	b.w	800f5a8 <__ieee754_pow+0xd8>
 800fe96:	2300      	movs	r3, #0
 800fe98:	f7ff bb73 	b.w	800f582 <__ieee754_pow+0xb2>
 800fe9c:	f3af 8000 	nop.w
 800fea0:	652b82fe 	.word	0x652b82fe
 800fea4:	3c971547 	.word	0x3c971547
 800fea8:	00000000 	.word	0x00000000
 800feac:	3fe62e43 	.word	0x3fe62e43
 800feb0:	fefa39ef 	.word	0xfefa39ef
 800feb4:	3fe62e42 	.word	0x3fe62e42
 800feb8:	0ca86c39 	.word	0x0ca86c39
 800febc:	be205c61 	.word	0xbe205c61
 800fec0:	72bea4d0 	.word	0x72bea4d0
 800fec4:	3e663769 	.word	0x3e663769
 800fec8:	c5d26bf1 	.word	0xc5d26bf1
 800fecc:	3ebbbd41 	.word	0x3ebbbd41
 800fed0:	af25de2c 	.word	0xaf25de2c
 800fed4:	3f11566a 	.word	0x3f11566a
 800fed8:	16bebd93 	.word	0x16bebd93
 800fedc:	3f66c16c 	.word	0x3f66c16c
 800fee0:	5555553e 	.word	0x5555553e
 800fee4:	3fc55555 	.word	0x3fc55555
 800fee8:	3fe00000 	.word	0x3fe00000
 800feec:	000fffff 	.word	0x000fffff
 800fef0:	3ff00000 	.word	0x3ff00000
 800fef4:	4090cbff 	.word	0x4090cbff
 800fef8:	3f6f3400 	.word	0x3f6f3400

0800fefc <__ieee754_sqrt>:
 800fefc:	f8df c158 	ldr.w	ip, [pc, #344]	; 8010058 <__ieee754_sqrt+0x15c>
 800ff00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff04:	ea3c 0c01 	bics.w	ip, ip, r1
 800ff08:	4606      	mov	r6, r0
 800ff0a:	460d      	mov	r5, r1
 800ff0c:	460c      	mov	r4, r1
 800ff0e:	460a      	mov	r2, r1
 800ff10:	4607      	mov	r7, r0
 800ff12:	4603      	mov	r3, r0
 800ff14:	d10f      	bne.n	800ff36 <__ieee754_sqrt+0x3a>
 800ff16:	4602      	mov	r2, r0
 800ff18:	460b      	mov	r3, r1
 800ff1a:	f7f0 fae7 	bl	80004ec <__aeabi_dmul>
 800ff1e:	4602      	mov	r2, r0
 800ff20:	460b      	mov	r3, r1
 800ff22:	4630      	mov	r0, r6
 800ff24:	4629      	mov	r1, r5
 800ff26:	f7f0 f92b 	bl	8000180 <__adddf3>
 800ff2a:	4606      	mov	r6, r0
 800ff2c:	460d      	mov	r5, r1
 800ff2e:	4630      	mov	r0, r6
 800ff30:	4629      	mov	r1, r5
 800ff32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff36:	2900      	cmp	r1, #0
 800ff38:	dc0e      	bgt.n	800ff58 <__ieee754_sqrt+0x5c>
 800ff3a:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800ff3e:	ea5c 0707 	orrs.w	r7, ip, r7
 800ff42:	d0f4      	beq.n	800ff2e <__ieee754_sqrt+0x32>
 800ff44:	b141      	cbz	r1, 800ff58 <__ieee754_sqrt+0x5c>
 800ff46:	4602      	mov	r2, r0
 800ff48:	460b      	mov	r3, r1
 800ff4a:	f7f0 f917 	bl	800017c <__aeabi_dsub>
 800ff4e:	4602      	mov	r2, r0
 800ff50:	460b      	mov	r3, r1
 800ff52:	f7f0 fbf5 	bl	8000740 <__aeabi_ddiv>
 800ff56:	e7e8      	b.n	800ff2a <__ieee754_sqrt+0x2e>
 800ff58:	1521      	asrs	r1, r4, #20
 800ff5a:	d075      	beq.n	8010048 <__ieee754_sqrt+0x14c>
 800ff5c:	07cc      	lsls	r4, r1, #31
 800ff5e:	f04f 0400 	mov.w	r4, #0
 800ff62:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800ff66:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 800ff6a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ff6e:	bf5e      	ittt	pl
 800ff70:	0fd9      	lsrpl	r1, r3, #31
 800ff72:	005b      	lslpl	r3, r3, #1
 800ff74:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 800ff78:	0fd9      	lsrs	r1, r3, #31
 800ff7a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800ff7e:	2516      	movs	r5, #22
 800ff80:	4620      	mov	r0, r4
 800ff82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ff86:	107f      	asrs	r7, r7, #1
 800ff88:	005b      	lsls	r3, r3, #1
 800ff8a:	1846      	adds	r6, r0, r1
 800ff8c:	4296      	cmp	r6, r2
 800ff8e:	bfde      	ittt	le
 800ff90:	1b92      	suble	r2, r2, r6
 800ff92:	1870      	addle	r0, r6, r1
 800ff94:	1864      	addle	r4, r4, r1
 800ff96:	0052      	lsls	r2, r2, #1
 800ff98:	3d01      	subs	r5, #1
 800ff9a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800ff9e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ffa2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ffa6:	d1f0      	bne.n	800ff8a <__ieee754_sqrt+0x8e>
 800ffa8:	4629      	mov	r1, r5
 800ffaa:	f04f 0e20 	mov.w	lr, #32
 800ffae:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ffb2:	4282      	cmp	r2, r0
 800ffb4:	eb06 0c05 	add.w	ip, r6, r5
 800ffb8:	dc02      	bgt.n	800ffc0 <__ieee754_sqrt+0xc4>
 800ffba:	d113      	bne.n	800ffe4 <__ieee754_sqrt+0xe8>
 800ffbc:	459c      	cmp	ip, r3
 800ffbe:	d811      	bhi.n	800ffe4 <__ieee754_sqrt+0xe8>
 800ffc0:	f1bc 0f00 	cmp.w	ip, #0
 800ffc4:	eb0c 0506 	add.w	r5, ip, r6
 800ffc8:	da43      	bge.n	8010052 <__ieee754_sqrt+0x156>
 800ffca:	2d00      	cmp	r5, #0
 800ffcc:	db41      	blt.n	8010052 <__ieee754_sqrt+0x156>
 800ffce:	f100 0801 	add.w	r8, r0, #1
 800ffd2:	1a12      	subs	r2, r2, r0
 800ffd4:	4640      	mov	r0, r8
 800ffd6:	459c      	cmp	ip, r3
 800ffd8:	bf88      	it	hi
 800ffda:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800ffde:	eba3 030c 	sub.w	r3, r3, ip
 800ffe2:	4431      	add	r1, r6
 800ffe4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800ffe8:	f1be 0e01 	subs.w	lr, lr, #1
 800ffec:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 800fff0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800fff4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800fff8:	d1db      	bne.n	800ffb2 <__ieee754_sqrt+0xb6>
 800fffa:	4313      	orrs	r3, r2
 800fffc:	d006      	beq.n	801000c <__ieee754_sqrt+0x110>
 800fffe:	1c48      	adds	r0, r1, #1
 8010000:	bf0b      	itete	eq
 8010002:	4671      	moveq	r1, lr
 8010004:	3101      	addne	r1, #1
 8010006:	3401      	addeq	r4, #1
 8010008:	f021 0101 	bicne.w	r1, r1, #1
 801000c:	1063      	asrs	r3, r4, #1
 801000e:	0849      	lsrs	r1, r1, #1
 8010010:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010014:	07e2      	lsls	r2, r4, #31
 8010016:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801001a:	bf48      	it	mi
 801001c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8010020:	460e      	mov	r6, r1
 8010022:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8010026:	e782      	b.n	800ff2e <__ieee754_sqrt+0x32>
 8010028:	0ada      	lsrs	r2, r3, #11
 801002a:	3815      	subs	r0, #21
 801002c:	055b      	lsls	r3, r3, #21
 801002e:	2a00      	cmp	r2, #0
 8010030:	d0fa      	beq.n	8010028 <__ieee754_sqrt+0x12c>
 8010032:	02d5      	lsls	r5, r2, #11
 8010034:	d50a      	bpl.n	801004c <__ieee754_sqrt+0x150>
 8010036:	f1c1 0420 	rsb	r4, r1, #32
 801003a:	fa23 f404 	lsr.w	r4, r3, r4
 801003e:	1e4d      	subs	r5, r1, #1
 8010040:	408b      	lsls	r3, r1
 8010042:	4322      	orrs	r2, r4
 8010044:	1b41      	subs	r1, r0, r5
 8010046:	e789      	b.n	800ff5c <__ieee754_sqrt+0x60>
 8010048:	4608      	mov	r0, r1
 801004a:	e7f0      	b.n	801002e <__ieee754_sqrt+0x132>
 801004c:	0052      	lsls	r2, r2, #1
 801004e:	3101      	adds	r1, #1
 8010050:	e7ef      	b.n	8010032 <__ieee754_sqrt+0x136>
 8010052:	4680      	mov	r8, r0
 8010054:	e7bd      	b.n	800ffd2 <__ieee754_sqrt+0xd6>
 8010056:	bf00      	nop
 8010058:	7ff00000 	.word	0x7ff00000

0801005c <with_errno>:
 801005c:	b570      	push	{r4, r5, r6, lr}
 801005e:	4604      	mov	r4, r0
 8010060:	460d      	mov	r5, r1
 8010062:	4616      	mov	r6, r2
 8010064:	f7fc f9d2 	bl	800c40c <__errno>
 8010068:	4629      	mov	r1, r5
 801006a:	6006      	str	r6, [r0, #0]
 801006c:	4620      	mov	r0, r4
 801006e:	bd70      	pop	{r4, r5, r6, pc}

08010070 <xflow>:
 8010070:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010072:	4615      	mov	r5, r2
 8010074:	461c      	mov	r4, r3
 8010076:	b180      	cbz	r0, 801009a <xflow+0x2a>
 8010078:	4610      	mov	r0, r2
 801007a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801007e:	e9cd 0100 	strd	r0, r1, [sp]
 8010082:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010086:	4628      	mov	r0, r5
 8010088:	4621      	mov	r1, r4
 801008a:	f7f0 fa2f 	bl	80004ec <__aeabi_dmul>
 801008e:	2222      	movs	r2, #34	; 0x22
 8010090:	b003      	add	sp, #12
 8010092:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010096:	f7ff bfe1 	b.w	801005c <with_errno>
 801009a:	4610      	mov	r0, r2
 801009c:	4619      	mov	r1, r3
 801009e:	e7ee      	b.n	801007e <xflow+0xe>

080100a0 <__math_uflow>:
 80100a0:	2200      	movs	r2, #0
 80100a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80100a6:	f7ff bfe3 	b.w	8010070 <xflow>

080100aa <__math_oflow>:
 80100aa:	2200      	movs	r2, #0
 80100ac:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80100b0:	f7ff bfde 	b.w	8010070 <xflow>

080100b4 <fabs>:
 80100b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80100b8:	4770      	bx	lr

080100ba <finite>:
 80100ba:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80100be:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80100c2:	0fc0      	lsrs	r0, r0, #31
 80100c4:	4770      	bx	lr
	...

080100c8 <scalbn>:
 80100c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100ca:	f3c1 560a 	ubfx	r6, r1, #20, #11
 80100ce:	4604      	mov	r4, r0
 80100d0:	460d      	mov	r5, r1
 80100d2:	4617      	mov	r7, r2
 80100d4:	460b      	mov	r3, r1
 80100d6:	b996      	cbnz	r6, 80100fe <scalbn+0x36>
 80100d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80100dc:	4303      	orrs	r3, r0
 80100de:	d039      	beq.n	8010154 <scalbn+0x8c>
 80100e0:	4b33      	ldr	r3, [pc, #204]	; (80101b0 <scalbn+0xe8>)
 80100e2:	2200      	movs	r2, #0
 80100e4:	f7f0 fa02 	bl	80004ec <__aeabi_dmul>
 80100e8:	4b32      	ldr	r3, [pc, #200]	; (80101b4 <scalbn+0xec>)
 80100ea:	4604      	mov	r4, r0
 80100ec:	429f      	cmp	r7, r3
 80100ee:	460d      	mov	r5, r1
 80100f0:	da0f      	bge.n	8010112 <scalbn+0x4a>
 80100f2:	a32b      	add	r3, pc, #172	; (adr r3, 80101a0 <scalbn+0xd8>)
 80100f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100f8:	f7f0 f9f8 	bl	80004ec <__aeabi_dmul>
 80100fc:	e006      	b.n	801010c <scalbn+0x44>
 80100fe:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010102:	4296      	cmp	r6, r2
 8010104:	d10a      	bne.n	801011c <scalbn+0x54>
 8010106:	4602      	mov	r2, r0
 8010108:	f7f0 f83a 	bl	8000180 <__adddf3>
 801010c:	4604      	mov	r4, r0
 801010e:	460d      	mov	r5, r1
 8010110:	e020      	b.n	8010154 <scalbn+0x8c>
 8010112:	460b      	mov	r3, r1
 8010114:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010118:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 801011c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8010120:	19b9      	adds	r1, r7, r6
 8010122:	4291      	cmp	r1, r2
 8010124:	dd0e      	ble.n	8010144 <scalbn+0x7c>
 8010126:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 801012a:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 801012e:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8010132:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8010136:	4820      	ldr	r0, [pc, #128]	; (80101b8 <scalbn+0xf0>)
 8010138:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 801013c:	a31a      	add	r3, pc, #104	; (adr r3, 80101a8 <scalbn+0xe0>)
 801013e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010142:	e7d9      	b.n	80100f8 <scalbn+0x30>
 8010144:	2900      	cmp	r1, #0
 8010146:	dd08      	ble.n	801015a <scalbn+0x92>
 8010148:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801014c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010150:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8010154:	4620      	mov	r0, r4
 8010156:	4629      	mov	r1, r5
 8010158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801015a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 801015e:	da12      	bge.n	8010186 <scalbn+0xbe>
 8010160:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010164:	429f      	cmp	r7, r3
 8010166:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 801016a:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 801016e:	dcdc      	bgt.n	801012a <scalbn+0x62>
 8010170:	a30b      	add	r3, pc, #44	; (adr r3, 80101a0 <scalbn+0xd8>)
 8010172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010176:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 801017a:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 801017e:	480f      	ldr	r0, [pc, #60]	; (80101bc <scalbn+0xf4>)
 8010180:	f041 011f 	orr.w	r1, r1, #31
 8010184:	e7b8      	b.n	80100f8 <scalbn+0x30>
 8010186:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801018a:	3136      	adds	r1, #54	; 0x36
 801018c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010190:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8010194:	4620      	mov	r0, r4
 8010196:	4629      	mov	r1, r5
 8010198:	2200      	movs	r2, #0
 801019a:	4b09      	ldr	r3, [pc, #36]	; (80101c0 <scalbn+0xf8>)
 801019c:	e7ac      	b.n	80100f8 <scalbn+0x30>
 801019e:	bf00      	nop
 80101a0:	c2f8f359 	.word	0xc2f8f359
 80101a4:	01a56e1f 	.word	0x01a56e1f
 80101a8:	8800759c 	.word	0x8800759c
 80101ac:	7e37e43c 	.word	0x7e37e43c
 80101b0:	43500000 	.word	0x43500000
 80101b4:	ffff3cb0 	.word	0xffff3cb0
 80101b8:	8800759c 	.word	0x8800759c
 80101bc:	c2f8f359 	.word	0xc2f8f359
 80101c0:	3c900000 	.word	0x3c900000

080101c4 <_init>:
 80101c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101c6:	bf00      	nop
 80101c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80101ca:	bc08      	pop	{r3}
 80101cc:	469e      	mov	lr, r3
 80101ce:	4770      	bx	lr

080101d0 <_fini>:
 80101d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101d2:	bf00      	nop
 80101d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80101d6:	bc08      	pop	{r3}
 80101d8:	469e      	mov	lr, r3
 80101da:	4770      	bx	lr
