
../repos/charybdis/bandb/.libs/bandb:     file format elf32-littlearm


Disassembly of section .init:

00010d84 <.init>:
   10d84:	push	{r3, lr}
   10d88:	bl	11270 <fputs@plt+0x1cc>
   10d8c:	pop	{r3, pc}

Disassembly of section .plt:

00010d90 <rb_sleep@plt-0x14>:
   10d90:	push	{lr}		; (str lr, [sp, #-4]!)
   10d94:	ldr	lr, [pc, #4]	; 10da0 <rb_sleep@plt-0x4>
   10d98:	add	lr, pc, lr
   10d9c:	ldr	pc, [lr, #8]!
   10da0:	andeq	r9, r7, r0, ror #4

00010da4 <rb_sleep@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #495616	; 0x79000
   10dac:	ldr	pc, [ip, #608]!	; 0x260

00010db0 <sigemptyset@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #495616	; 0x79000
   10db8:	ldr	pc, [ip, #600]!	; 0x258

00010dbc <strerror@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #495616	; 0x79000
   10dc4:	ldr	pc, [ip, #592]!	; 0x250

00010dc8 <rb_event_addonce@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #495616	; 0x79000
   10dd0:	ldr	pc, [ip, #584]!	; 0x248

00010dd4 <rb_helper_loop@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #495616	; 0x79000
   10ddc:	ldr	pc, [ip, #576]!	; 0x240

00010de0 <mkdir@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #495616	; 0x79000
   10de8:	ldr	pc, [ip, #568]!	; 0x238

00010dec <geteuid@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #495616	; 0x79000
   10df4:	ldr	pc, [ip, #560]!	; 0x230

00010df8 <abort@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #495616	; 0x79000
   10e00:	ldr	pc, [ip, #552]!	; 0x228

00010e04 <localtime@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #495616	; 0x79000
   10e0c:	ldr	pc, [ip, #544]!	; 0x220

00010e10 <memcmp@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #495616	; 0x79000
   10e18:	ldr	pc, [ip, #536]!	; 0x218

00010e1c <sysconf@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #495616	; 0x79000
   10e24:	ldr	pc, [ip, #528]!	; 0x210

00010e28 <__libc_start_main@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #495616	; 0x79000
   10e30:	ldr	pc, [ip, #520]!	; 0x208

00010e34 <mremap@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #495616	; 0x79000
   10e3c:	ldr	pc, [ip, #512]!	; 0x200

00010e40 <__gmon_start__@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #495616	; 0x79000
   10e48:	ldr	pc, [ip, #504]!	; 0x1f8

00010e4c <vsnprintf@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #495616	; 0x79000
   10e54:	ldr	pc, [ip, #496]!	; 0x1f0

00010e58 <getenv@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #495616	; 0x79000
   10e60:	ldr	pc, [ip, #488]!	; 0x1e8

00010e64 <fchown@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #495616	; 0x79000
   10e6c:	ldr	pc, [ip, #480]!	; 0x1e0

00010e70 <calloc@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #495616	; 0x79000
   10e78:	ldr	pc, [ip, #472]!	; 0x1d8

00010e7c <rb_helper_child@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #495616	; 0x79000
   10e84:	ldr	pc, [ip, #464]!	; 0x1d0

00010e88 <memset@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #495616	; 0x79000
   10e90:	ldr	pc, [ip, #456]!	; 0x1c8

00010e94 <fsync@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #495616	; 0x79000
   10e9c:	ldr	pc, [ip, #448]!	; 0x1c0

00010ea0 <__fxstat64@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #495616	; 0x79000
   10ea8:	ldr	pc, [ip, #440]!	; 0x1b8

00010eac <rb_strlcpy@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #495616	; 0x79000
   10eb4:	ldr	pc, [ip, #432]!	; 0x1b0

00010eb8 <free@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #495616	; 0x79000
   10ec0:	ldr	pc, [ip, #424]!	; 0x1a8

00010ec4 <read@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #495616	; 0x79000
   10ecc:	ldr	pc, [ip, #416]!	; 0x1a0

00010ed0 <write@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #495616	; 0x79000
   10ed8:	ldr	pc, [ip, #408]!	; 0x198

00010edc <access@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #495616	; 0x79000
   10ee4:	ldr	pc, [ip, #400]!	; 0x190

00010ee8 <rb_string_to_array@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #495616	; 0x79000
   10ef0:	ldr	pc, [ip, #392]!	; 0x188

00010ef4 <gettimeofday@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #495616	; 0x79000
   10efc:	ldr	pc, [ip, #384]!	; 0x180

00010f00 <strlen@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #495616	; 0x79000
   10f08:	ldr	pc, [ip, #376]!	; 0x178

00010f0c <unlink@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #495616	; 0x79000
   10f14:	ldr	pc, [ip, #368]!	; 0x170

00010f18 <memcpy@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #495616	; 0x79000
   10f20:	ldr	pc, [ip, #360]!	; 0x168

00010f24 <sigaddset@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #495616	; 0x79000
   10f2c:	ldr	pc, [ip, #352]!	; 0x160

00010f30 <open64@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #495616	; 0x79000
   10f38:	ldr	pc, [ip, #344]!	; 0x158

00010f3c <raise@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #495616	; 0x79000
   10f44:	ldr	pc, [ip, #336]!	; 0x150

00010f48 <fcntl64@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #495616	; 0x79000
   10f50:	ldr	pc, [ip, #328]!	; 0x148

00010f54 <close@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #495616	; 0x79000
   10f5c:	ldr	pc, [ip, #320]!	; 0x140

00010f60 <rb_helper_write_queue@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #495616	; 0x79000
   10f68:	ldr	pc, [ip, #312]!	; 0x138

00010f6c <rb_outofmemory@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #495616	; 0x79000
   10f74:	ldr	pc, [ip, #304]!	; 0x130

00010f78 <time@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #495616	; 0x79000
   10f80:	ldr	pc, [ip, #296]!	; 0x128

00010f84 <__xstat64@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #495616	; 0x79000
   10f8c:	ldr	pc, [ip, #288]!	; 0x120

00010f90 <lseek64@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #495616	; 0x79000
   10f98:	ldr	pc, [ip, #280]!	; 0x118

00010f9c <malloc@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #495616	; 0x79000
   10fa4:	ldr	pc, [ip, #272]!	; 0x110

00010fa8 <mmap64@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #495616	; 0x79000
   10fb0:	ldr	pc, [ip, #264]!	; 0x108

00010fb4 <sigaction@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #495616	; 0x79000
   10fbc:	ldr	pc, [ip, #256]!	; 0x100

00010fc0 <rb_helper_read@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #495616	; 0x79000
   10fc8:	ldr	pc, [ip, #248]!	; 0xf8

00010fcc <getcwd@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #495616	; 0x79000
   10fd4:	ldr	pc, [ip, #240]!	; 0xf0

00010fd8 <rmdir@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #495616	; 0x79000
   10fe0:	ldr	pc, [ip, #232]!	; 0xe8

00010fe4 <sleep@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #495616	; 0x79000
   10fec:	ldr	pc, [ip, #224]!	; 0xe0

00010ff0 <memmove@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #495616	; 0x79000
   10ff8:	ldr	pc, [ip, #216]!	; 0xd8

00010ffc <rb_helper_write@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #495616	; 0x79000
   11004:	ldr	pc, [ip, #208]!	; 0xd0

00011008 <getpid@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #495616	; 0x79000
   11010:	ldr	pc, [ip, #200]!	; 0xc8

00011014 <readlink@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #495616	; 0x79000
   1101c:	ldr	pc, [ip, #192]!	; 0xc0

00011020 <munmap@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #495616	; 0x79000
   11028:	ldr	pc, [ip, #184]!	; 0xb8

0001102c <__lxstat64@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #495616	; 0x79000
   11034:	ldr	pc, [ip, #176]!	; 0xb0

00011038 <snprintf@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #495616	; 0x79000
   11040:	ldr	pc, [ip, #168]!	; 0xa8

00011044 <strncmp@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #495616	; 0x79000
   1104c:	ldr	pc, [ip, #160]!	; 0xa0

00011050 <utimes@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #495616	; 0x79000
   11058:	ldr	pc, [ip, #152]!	; 0x98

0001105c <realloc@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #495616	; 0x79000
   11064:	ldr	pc, [ip, #144]!	; 0x90

00011068 <ftruncate64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #495616	; 0x79000
   11070:	ldr	pc, [ip, #136]!	; 0x88

00011074 <fchmod@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #495616	; 0x79000
   1107c:	ldr	pc, [ip, #128]!	; 0x80

00011080 <strcmp@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #495616	; 0x79000
   11088:	ldr	pc, [ip, #120]!	; 0x78

0001108c <exit@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #495616	; 0x79000
   11094:	ldr	pc, [ip, #112]!	; 0x70

00011098 <__errno_location@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #495616	; 0x79000
   110a0:	ldr	pc, [ip, #104]!	; 0x68

000110a4 <fputs@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #495616	; 0x79000
   110ac:	ldr	pc, [ip, #96]!	; 0x60

Disassembly of section .text:

000110b0 <.text>:
   110b0:	push	{r7, lr}
   110b4:	mov	r4, #0
   110b8:	sub	sp, sp, #160	; 0xa0
   110bc:	mov	r5, #1
   110c0:	add	r0, sp, #24
   110c4:	str	r5, [sp, #20]
   110c8:	str	r4, [sp, #152]	; 0x98
   110cc:	bl	10db0 <sigemptyset@plt>
   110d0:	mov	r1, #13
   110d4:	add	r0, sp, #24
   110d8:	bl	10f24 <sigaddset@plt>
   110dc:	mov	r1, #14
   110e0:	add	r0, sp, #24
   110e4:	bl	10f24 <sigaddset@plt>
   110e8:	mov	r1, #5
   110ec:	add	r0, sp, #24
   110f0:	bl	10f24 <sigaddset@plt>
   110f4:	mov	r1, #28
   110f8:	add	r0, sp, #24
   110fc:	bl	10f24 <sigaddset@plt>
   11100:	mov	r2, r4
   11104:	add	r1, sp, #20
   11108:	mov	r0, #28
   1110c:	bl	10fb4 <sigaction@plt>
   11110:	mov	r2, r4
   11114:	add	r1, sp, #20
   11118:	mov	r0, #13
   1111c:	bl	10fb4 <sigaction@plt>
   11120:	mov	r2, r4
   11124:	add	r1, sp, #20
   11128:	mov	r0, #5
   1112c:	bl	10fb4 <sigaction@plt>
   11130:	ldr	r3, [pc, #208]	; 11208 <fputs@plt+0x164>
   11134:	mov	r2, r4
   11138:	add	r1, sp, #20
   1113c:	mov	r0, #14
   11140:	str	r3, [sp, #20]
   11144:	bl	10fb4 <sigaction@plt>
   11148:	mov	r3, #256	; 0x100
   1114c:	mov	r2, r4
   11150:	ldr	r1, [pc, #180]	; 1120c <fputs@plt+0x168>
   11154:	str	r4, [sp]
   11158:	ldr	r0, [pc, #176]	; 11210 <fputs@plt+0x16c>
   1115c:	str	r3, [sp, #4]
   11160:	str	r3, [sp, #8]
   11164:	str	r3, [sp, #12]
   11168:	mov	r3, r4
   1116c:	bl	10e7c <rb_helper_child@plt>
   11170:	ldr	r3, [pc, #156]	; 11214 <fputs@plt+0x170>
   11174:	cmp	r0, r4
   11178:	str	r0, [r3]
   1117c:	bne	111a4 <fputs@plt+0x100>
   11180:	ldr	r4, [pc, #144]	; 11218 <fputs@plt+0x174>
   11184:	ldr	r0, [pc, #144]	; 1121c <fputs@plt+0x178>
   11188:	ldr	r1, [r4]
   1118c:	bl	110a4 <fputs@plt>
   11190:	ldr	r0, [pc, #136]	; 11220 <fputs@plt+0x17c>
   11194:	ldr	r1, [r4]
   11198:	bl	110a4 <fputs@plt>
   1119c:	mov	r0, r5
   111a0:	bl	1108c <exit@plt>
   111a4:	ldr	r5, [pc, #120]	; 11224 <fputs@plt+0x180>
   111a8:	mov	r7, r3
   111ac:	ldr	r8, [pc, #116]	; 11228 <fputs@plt+0x184>
   111b0:	ldr	r9, [pc, #116]	; 1122c <fputs@plt+0x188>
   111b4:	ldr	r0, [pc, #116]	; 11230 <fputs@plt+0x18c>
   111b8:	bl	117b0 <fputs@plt+0x70c>
   111bc:	ldr	r6, [r5], #4
   111c0:	mov	r1, r8
   111c4:	add	r0, sp, #20
   111c8:	mov	r2, r6
   111cc:	bl	119b4 <fputs@plt+0x910>
   111d0:	add	r0, sp, #20
   111d4:	bl	11b20 <fputs@plt+0xa7c>
   111d8:	ldr	r0, [sp, #24]
   111dc:	cmp	r0, #0
   111e0:	bne	111f0 <fputs@plt+0x14c>
   111e4:	mov	r2, r6
   111e8:	mov	r1, r9
   111ec:	bl	118d0 <fputs@plt+0x82c>
   111f0:	add	r4, r4, #1
   111f4:	cmp	r4, #4
   111f8:	bne	111bc <fputs@plt+0x118>
   111fc:	mov	r1, #0
   11200:	ldr	r0, [r7]
   11204:	bl	10dd4 <rb_helper_loop@plt>
   11208:	andeq	r1, r1, r4, lsr #6
   1120c:	andeq	r1, r1, r8, ror r3
   11210:	andeq	r1, r1, r0, lsl #10
   11214:	andeq	sl, r8, r8, asr sp
   11218:	andeq	sl, r8, r0, asr sp
   1121c:	andeq	pc, r6, r5, lsr r3	; <UNPREDICTABLE>
   11220:	andeq	pc, r6, r9, ror #6
   11224:	andeq	pc, r6, r4, lsr r2	; <UNPREDICTABLE>
   11228:			; <UNDEFINED> instruction: 0x0006f3b3
   1122c:	strdeq	pc, [r6], -r3
   11230:	andeq	r1, r1, r8, lsr #6
   11234:	mov	fp, #0
   11238:	mov	lr, #0
   1123c:	pop	{r1}		; (ldr r1, [sp], #4)
   11240:	mov	r2, sp
   11244:	push	{r2}		; (str r2, [sp, #-4]!)
   11248:	push	{r0}		; (str r0, [sp, #-4]!)
   1124c:	ldr	ip, [pc, #16]	; 11264 <fputs@plt+0x1c0>
   11250:	push	{ip}		; (str ip, [sp, #-4]!)
   11254:	ldr	r0, [pc, #12]	; 11268 <fputs@plt+0x1c4>
   11258:	ldr	r3, [pc, #12]	; 1126c <fputs@plt+0x1c8>
   1125c:	bl	10e28 <__libc_start_main@plt>
   11260:	bl	10df8 <abort@plt>
   11264:	strdeq	pc, [r6], -r0
   11268:	strheq	r1, [r1], -r0
   1126c:	muleq	r6, r0, r1
   11270:	ldr	r3, [pc, #20]	; 1128c <fputs@plt+0x1e8>
   11274:	ldr	r2, [pc, #20]	; 11290 <fputs@plt+0x1ec>
   11278:	add	r3, pc, r3
   1127c:	ldr	r2, [r3, r2]
   11280:	cmp	r2, #0
   11284:	bxeq	lr
   11288:	b	10e40 <__gmon_start__@plt>
   1128c:	andeq	r8, r7, r0, lsl #27
   11290:	andeq	r0, r0, r0, lsl r1
   11294:	ldr	r0, [pc, #24]	; 112b4 <fputs@plt+0x210>
   11298:	ldr	r3, [pc, #24]	; 112b8 <fputs@plt+0x214>
   1129c:	cmp	r3, r0
   112a0:	bxeq	lr
   112a4:	ldr	r3, [pc, #16]	; 112bc <fputs@plt+0x218>
   112a8:	cmp	r3, #0
   112ac:	bxeq	lr
   112b0:	bx	r3
   112b4:	andeq	sl, r8, r0, asr sp
   112b8:	andeq	sl, r8, r0, asr sp
   112bc:	andeq	r0, r0, r0
   112c0:	ldr	r0, [pc, #36]	; 112ec <fputs@plt+0x248>
   112c4:	ldr	r1, [pc, #36]	; 112f0 <fputs@plt+0x24c>
   112c8:	sub	r1, r1, r0
   112cc:	asr	r1, r1, #2
   112d0:	add	r1, r1, r1, lsr #31
   112d4:	asrs	r1, r1, #1
   112d8:	bxeq	lr
   112dc:	ldr	r3, [pc, #16]	; 112f4 <fputs@plt+0x250>
   112e0:	cmp	r3, #0
   112e4:	bxeq	lr
   112e8:	bx	r3
   112ec:	andeq	sl, r8, r0, asr sp
   112f0:	andeq	sl, r8, r0, asr sp
   112f4:	andeq	r0, r0, r0
   112f8:	push	{r4, lr}
   112fc:	ldr	r4, [pc, #24]	; 1131c <fputs@plt+0x278>
   11300:	ldrb	r3, [r4]
   11304:	cmp	r3, #0
   11308:	popne	{r4, pc}
   1130c:	bl	11294 <fputs@plt+0x1f0>
   11310:	mov	r3, #1
   11314:	strb	r3, [r4]
   11318:	pop	{r4, pc}
   1131c:	andeq	sl, r8, r4, asr sp
   11320:	b	112c0 <fputs@plt+0x21c>
   11324:	bx	lr
   11328:	push	{lr}		; (str lr, [sp, #-4]!)
   1132c:	sub	sp, sp, #260	; 0x104
   11330:	mov	r3, r0
   11334:	mov	r1, #256	; 0x100
   11338:	mov	r0, sp
   1133c:	ldr	r2, [pc, #40]	; 1136c <fputs@plt+0x2c8>
   11340:	bl	11038 <snprintf@plt>
   11344:	ldr	r3, [pc, #36]	; 11370 <fputs@plt+0x2cc>
   11348:	mov	r2, sp
   1134c:	ldr	r1, [pc, #32]	; 11374 <fputs@plt+0x2d0>
   11350:	ldr	r0, [r3]
   11354:	bl	10ffc <rb_helper_write@plt>
   11358:	mov	r0, #1073741824	; 0x40000000
   1135c:	mov	r1, #0
   11360:	bl	10da4 <rb_sleep@plt>
   11364:	mov	r0, #1
   11368:	bl	1108c <exit@plt>
   1136c:	andeq	pc, r6, r8, asr #4
   11370:	andeq	sl, r8, r8, asr sp
   11374:	andeq	r4, r7, r6, lsr pc
   11378:	ldr	r3, [pc, #28]	; 1139c <fputs@plt+0x2f8>
   1137c:	push	{r4, lr}
   11380:	ldr	r3, [r3, #4]
   11384:	cmp	r3, #0
   11388:	beq	11394 <fputs@plt+0x2f0>
   1138c:	mov	r0, #1
   11390:	bl	11b68 <fputs@plt+0xac4>
   11394:	mov	r0, #1
   11398:	bl	1108c <exit@plt>
   1139c:	andeq	sl, r8, r8, asr sp
   113a0:	push	{r4, lr}
   113a4:	mov	r0, #1
   113a8:	bl	11b68 <fputs@plt+0xac4>
   113ac:	ldr	r3, [pc, #8]	; 113bc <fputs@plt+0x318>
   113b0:	mov	r2, #0
   113b4:	str	r2, [r3, #4]
   113b8:	pop	{r4, pc}
   113bc:	andeq	sl, r8, r8, asr sp
   113c0:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   113c4:	subs	r7, r0, #0
   113c8:	movne	r5, #0
   113cc:	ldr	r4, [pc, #100]	; 11438 <fputs@plt+0x394>
   113d0:	ldr	r6, [r4, #4]
   113d4:	ldreq	r5, [r4, #16]
   113d8:	ldr	r8, [r4, #12]
   113dc:	cmp	r6, #0
   113e0:	bne	11408 <fputs@plt+0x364>
   113e4:	mov	r0, r6
   113e8:	bl	11b68 <fputs@plt+0xac4>
   113ec:	mov	r3, #1
   113f0:	mov	r2, r6
   113f4:	ldr	r1, [pc, #64]	; 1143c <fputs@plt+0x398>
   113f8:	ldr	r0, [pc, #64]	; 11440 <fputs@plt+0x39c>
   113fc:	str	r3, [r4, #4]
   11400:	mov	r3, #3
   11404:	bl	10dc8 <rb_event_addonce@plt>
   11408:	ldr	r2, [pc, #52]	; 11444 <fputs@plt+0x3a0>
   1140c:	cmp	r5, #0
   11410:	mov	r0, #0
   11414:	ldr	r3, [pc, #44]	; 11448 <fputs@plt+0x3a4>
   11418:	ldr	r1, [pc, #44]	; 1144c <fputs@plt+0x3a8>
   1141c:	ldr	r2, [r2, r7, lsl #2]
   11420:	moveq	r5, r3
   11424:	mov	r3, r8
   11428:	str	r5, [sp]
   1142c:	bl	118d0 <fputs@plt+0x82c>
   11430:	add	sp, sp, #8
   11434:	pop	{r4, r5, r6, r7, r8, pc}
   11438:	andeq	sl, r8, r8, asr sp
   1143c:	andeq	r1, r1, r0, lsr #7
   11440:	andeq	pc, r6, lr, asr #4
   11444:	andeq	pc, r6, r4, lsr r2	; <UNPREDICTABLE>
   11448:	strdeq	r7, [r7], -r9
   1144c:	andeq	pc, r6, fp, asr r2	; <UNPREDICTABLE>
   11450:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11454:	subs	r6, r0, #0
   11458:	sub	sp, sp, #36	; 0x24
   1145c:	moveq	r3, #3
   11460:	movne	r3, #2
   11464:	movne	r5, #0
   11468:	ldr	r4, [pc, #120]	; 114e8 <fputs@plt+0x444>
   1146c:	ldr	r2, [r4, #4]
   11470:	add	r3, r4, r3, lsl #2
   11474:	ldreq	r5, [r4, #16]
   11478:	ldrd	r8, [r3, #8]
   1147c:	cmp	r2, #0
   11480:	ldr	r7, [r4, #12]
   11484:	ldrd	sl, [r3, #16]
   11488:	bne	114b4 <fputs@plt+0x410>
   1148c:	mov	r0, r2
   11490:	str	r2, [sp, #28]
   11494:	bl	11b68 <fputs@plt+0xac4>
   11498:	mov	r3, #1
   1149c:	ldr	r1, [pc, #72]	; 114ec <fputs@plt+0x448>
   114a0:	ldr	r0, [pc, #72]	; 114f0 <fputs@plt+0x44c>
   114a4:	str	r3, [r4, #4]
   114a8:	mov	r3, #3
   114ac:	ldr	r2, [sp, #28]
   114b0:	bl	10dc8 <rb_event_addonce@plt>
   114b4:	ldr	r2, [pc, #56]	; 114f4 <fputs@plt+0x450>
   114b8:	cmp	r5, #0
   114bc:	mov	r0, #0
   114c0:	str	fp, [sp, #16]
   114c4:	ldr	r3, [pc, #44]	; 114f8 <fputs@plt+0x454>
   114c8:	ldr	r1, [pc, #44]	; 114fc <fputs@plt+0x458>
   114cc:	ldr	r2, [r2, r6, lsl #2]
   114d0:	moveq	r5, r3
   114d4:	mov	r3, r7
   114d8:	stm	sp, {r5, r8, r9, sl}
   114dc:	bl	118d0 <fputs@plt+0x82c>
   114e0:	add	sp, sp, #36	; 0x24
   114e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   114e8:	andeq	sl, r8, r8, asr sp
   114ec:	andeq	r1, r1, r0, lsr #7
   114f0:	andeq	pc, r6, lr, asr #4
   114f4:	andeq	pc, r6, r4, lsr r2	; <UNPREDICTABLE>
   114f8:	strdeq	r7, [r7], -r9
   114fc:	andeq	pc, r6, sl, lsl #5
   11500:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11504:	mov	fp, r0
   11508:	sub	sp, sp, #36	; 0x24
   1150c:	ldr	sl, [pc, #504]	; 1170c <fputs@plt+0x668>
   11510:	ldr	r4, [pc, #504]	; 11710 <fputs@plt+0x66c>
   11514:	mov	r2, #16384	; 0x4000
   11518:	mov	r1, sl
   1151c:	mov	r0, fp
   11520:	bl	10fc0 <rb_helper_read@plt>
   11524:	cmp	r0, #0
   11528:	bgt	11534 <fputs@plt+0x490>
   1152c:	add	sp, sp, #36	; 0x24
   11530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11534:	mov	r2, #10
   11538:	ldr	r1, [pc, #468]	; 11714 <fputs@plt+0x670>
   1153c:	mov	r0, sl
   11540:	bl	10ee8 <rb_string_to_array@plt>
   11544:	subs	r2, r0, #0
   11548:	ble	11514 <fputs@plt+0x470>
   1154c:	ldr	r3, [r4, #8]
   11550:	ldrb	r3, [r3]
   11554:	cmp	r3, #88	; 0x58
   11558:	beq	115f8 <fputs@plt+0x554>
   1155c:	bhi	115a4 <fputs@plt+0x500>
   11560:	cmp	r3, #75	; 0x4b
   11564:	beq	115e4 <fputs@plt+0x540>
   11568:	bhi	11584 <fputs@plt+0x4e0>
   1156c:	cmp	r3, #68	; 0x44
   11570:	bne	11514 <fputs@plt+0x470>
   11574:	cmp	r2, #6
   11578:	bne	11514 <fputs@plt+0x470>
   1157c:	mov	r0, #1
   11580:	b	115f0 <fputs@plt+0x54c>
   11584:	cmp	r3, #76	; 0x4c
   11588:	beq	1162c <fputs@plt+0x588>
   1158c:	cmp	r3, #82	; 0x52
   11590:	bne	11514 <fputs@plt+0x470>
   11594:	cmp	r2, #6
   11598:	moveq	r0, #3
   1159c:	beq	115f0 <fputs@plt+0x54c>
   115a0:	b	11514 <fputs@plt+0x470>
   115a4:	cmp	r3, #107	; 0x6b
   115a8:	beq	11608 <fputs@plt+0x564>
   115ac:	bhi	115c8 <fputs@plt+0x524>
   115b0:	cmp	r3, #100	; 0x64
   115b4:	bne	11514 <fputs@plt+0x470>
   115b8:	cmp	r2, #2
   115bc:	moveq	r0, #1
   115c0:	beq	11614 <fputs@plt+0x570>
   115c4:	b	11514 <fputs@plt+0x470>
   115c8:	cmp	r3, #114	; 0x72
   115cc:	beq	1161c <fputs@plt+0x578>
   115d0:	cmp	r3, #120	; 0x78
   115d4:	bne	11514 <fputs@plt+0x470>
   115d8:	cmp	r2, #2
   115dc:	bne	11514 <fputs@plt+0x470>
   115e0:	b	11614 <fputs@plt+0x570>
   115e4:	cmp	r2, #7
   115e8:	moveq	r0, #0
   115ec:	bne	11514 <fputs@plt+0x470>
   115f0:	bl	11450 <fputs@plt+0x3ac>
   115f4:	b	11514 <fputs@plt+0x470>
   115f8:	cmp	r2, #6
   115fc:	moveq	r0, #2
   11600:	beq	115f0 <fputs@plt+0x54c>
   11604:	b	11514 <fputs@plt+0x470>
   11608:	cmp	r2, #3
   1160c:	moveq	r0, #0
   11610:	bne	11514 <fputs@plt+0x470>
   11614:	bl	113c0 <fputs@plt+0x31c>
   11618:	b	11514 <fputs@plt+0x470>
   1161c:	cmp	r2, #2
   11620:	bne	11514 <fputs@plt+0x470>
   11624:	mov	r0, #3
   11628:	b	11614 <fputs@plt+0x570>
   1162c:	ldr	r8, [pc, #228]	; 11718 <fputs@plt+0x674>
   11630:	mov	r5, #0
   11634:	ldr	r1, [pc, #224]	; 1171c <fputs@plt+0x678>
   11638:	ldr	r0, [r4]
   1163c:	add	r7, r8, #16
   11640:	ldr	r9, [pc, #216]	; 11720 <fputs@plt+0x67c>
   11644:	bl	10f60 <rb_helper_write_queue@plt>
   11648:	ldr	r1, [pc, #212]	; 11724 <fputs@plt+0x680>
   1164c:	add	r0, sp, #16
   11650:	mov	r6, #0
   11654:	ldr	r2, [r8], #4
   11658:	bl	119b4 <fputs@plt+0x910>
   1165c:	ldr	r3, [sp, #20]
   11660:	cmp	r6, r3
   11664:	blt	11690 <fputs@plt+0x5ec>
   11668:	add	r0, sp, #16
   1166c:	add	r5, r5, #1
   11670:	bl	11b20 <fputs@plt+0xa7c>
   11674:	cmp	r5, #4
   11678:	add	r7, r7, #1
   1167c:	bne	11648 <fputs@plt+0x5a4>
   11680:	ldr	r1, [pc, #160]	; 11728 <fputs@plt+0x684>
   11684:	ldr	r0, [r4]
   11688:	bl	10ffc <rb_helper_write@plt>
   1168c:	b	11514 <fputs@plt+0x470>
   11690:	ldr	r3, [sp, #16]
   11694:	cmp	r5, #0
   11698:	ldr	r3, [r3, r6, lsl #2]
   1169c:	ldr	r2, [r3]
   116a0:	ldr	r1, [r3, #8]
   116a4:	ldr	r0, [r3, #12]
   116a8:	bne	116e8 <fputs@plt+0x644>
   116ac:	str	r1, [sp, #8]
   116b0:	mov	r1, #512	; 0x200
   116b4:	str	r0, [sp, #12]
   116b8:	mov	r0, r9
   116bc:	ldr	r3, [r3, #4]
   116c0:	strd	r2, [sp]
   116c4:	mov	r3, #75	; 0x4b
   116c8:	ldr	r2, [pc, #92]	; 1172c <fputs@plt+0x688>
   116cc:	bl	11038 <snprintf@plt>
   116d0:	mov	r2, r9
   116d4:	ldr	r1, [pc, #84]	; 11730 <fputs@plt+0x68c>
   116d8:	add	r6, r6, #1
   116dc:	ldr	r0, [r4]
   116e0:	bl	10f60 <rb_helper_write_queue@plt>
   116e4:	b	1165c <fputs@plt+0x5b8>
   116e8:	str	r2, [sp]
   116ec:	ldr	r2, [pc, #64]	; 11734 <fputs@plt+0x690>
   116f0:	str	r1, [sp, #4]
   116f4:	mov	r1, #512	; 0x200
   116f8:	str	r0, [sp, #8]
   116fc:	mov	r0, r9
   11700:	ldrb	r3, [r7]
   11704:	bl	11038 <snprintf@plt>
   11708:	b	116d0 <fputs@plt+0x62c>
   1170c:	andeq	sl, r8, ip, lsl #31
   11710:	andeq	sl, r8, r8, asr sp
   11714:	andeq	sl, r8, r0, ror #26
   11718:	andeq	pc, r6, r4, lsr r2	; <UNPREDICTABLE>
   1171c:	ldrdeq	r9, [r7], -r8
   11720:	andeq	sl, r8, ip, lsl #27
   11724:	andeq	pc, r6, r9, ror #5
   11728:	andeq	r6, r7, ip, ror #15
   1172c:	andeq	pc, r6, r8, lsl r3	; <UNPREDICTABLE>
   11730:	andeq	r4, r7, r6, lsr pc
   11734:	andeq	pc, r6, r8, lsr #6
   11738:	mov	r3, r0
   1173c:	push	{r4, lr}
   11740:	mov	r0, r1
   11744:	mov	r1, r2
   11748:	blx	r3
   1174c:	mov	r0, #0
   11750:	pop	{r4, pc}
   11754:	push	{r0, r1, r2, r3}
   11758:	push	{r4, lr}
   1175c:	sub	sp, sp, #264	; 0x108
   11760:	ldr	r4, [pc, #68]	; 117ac <fputs@plt+0x708>
   11764:	ldr	r3, [r4]
   11768:	cmp	r3, #0
   1176c:	beq	117a4 <fputs@plt+0x700>
   11770:	add	r3, sp, #276	; 0x114
   11774:	mov	r1, #256	; 0x100
   11778:	ldr	r2, [sp, #272]	; 0x110
   1177c:	add	r0, sp, #8
   11780:	str	r3, [sp, #4]
   11784:	bl	10e4c <vsnprintf@plt>
   11788:	ldr	r3, [r4]
   1178c:	add	r0, sp, #8
   11790:	blx	r3
   11794:	add	sp, sp, #264	; 0x108
   11798:	pop	{r4, lr}
   1179c:	add	sp, sp, #16
   117a0:	bx	lr
   117a4:	mov	r0, #1
   117a8:	bl	1108c <exit@plt>
   117ac:	andeq	r0, r9, r4, lsr #22
   117b0:	ldr	r3, [pc, #152]	; 11850 <fputs@plt+0x7ac>
   117b4:	push	{r4, lr}
   117b8:	sub	sp, sp, #4224	; 0x1080
   117bc:	ldr	r4, [pc, #144]	; 11854 <fputs@plt+0x7b0>
   117c0:	str	r0, [r3]
   117c4:	ldr	r0, [pc, #140]	; 11858 <fputs@plt+0x7b4>
   117c8:	bl	10e58 <getenv@plt>
   117cc:	subs	r1, r0, #0
   117d0:	mov	r2, #4096	; 0x1000
   117d4:	ldreq	r1, [pc, #128]	; 1185c <fputs@plt+0x7b8>
   117d8:	add	r0, sp, #128	; 0x80
   117dc:	bl	10eac <rb_strlcpy@plt>
   117e0:	mov	r1, r4
   117e4:	add	r0, sp, #128	; 0x80
   117e8:	bl	6e9bc <fputs@plt+0x5d918>
   117ec:	cmp	r0, #0
   117f0:	beq	11824 <fputs@plt+0x780>
   117f4:	ldr	r0, [r4]
   117f8:	bl	46e80 <fputs@plt+0x35ddc>
   117fc:	ldr	r2, [pc, #92]	; 11860 <fputs@plt+0x7bc>
   11800:	mov	r3, r0
   11804:	mov	r1, #128	; 0x80
   11808:	mov	r0, sp
   1180c:	bl	11038 <snprintf@plt>
   11810:	mov	r0, sp
   11814:	bl	11754 <fputs@plt+0x6b0>
   11818:	mvn	r0, #0
   1181c:	add	sp, sp, #4224	; 0x1080
   11820:	pop	{r4, pc}
   11824:	mov	r1, #2
   11828:	add	r0, sp, #128	; 0x80
   1182c:	bl	10edc <access@plt>
   11830:	cmp	r0, #0
   11834:	beq	1181c <fputs@plt+0x778>
   11838:	bl	11098 <__errno_location@plt>
   1183c:	ldr	r0, [r0]
   11840:	bl	10dbc <strerror@plt>
   11844:	mov	r3, r0
   11848:	ldr	r2, [pc, #20]	; 11864 <fputs@plt+0x7c0>
   1184c:	b	11804 <fputs@plt+0x760>
   11850:	andeq	r0, r9, r4, lsr #22
   11854:	andeq	r0, r9, r0, lsr #22
   11858:	andeq	pc, r6, r7, ror #8
   1185c:	andeq	pc, r6, r4, ror r4	; <UNPREDICTABLE>
   11860:	andeq	pc, r6, sp, lsl #9
   11864:			; <UNDEFINED> instruction: 0x0006f4b0
   11868:	ldr	r3, [pc, #12]	; 1187c <fputs@plt+0x7d8>
   1186c:	ldr	r0, [r3]
   11870:	cmp	r0, #0
   11874:	bxeq	lr
   11878:	b	46a50 <fputs@plt+0x359ac>
   1187c:	andeq	r0, r9, r0, lsr #22
   11880:	push	{r4, lr}
   11884:	mov	r4, r0
   11888:	bl	10f00 <strlen@plt>
   1188c:	cmp	r0, #1024	; 0x400
   11890:	subcc	r0, r4, #1
   11894:	ldrcc	r3, [pc, #48]	; 118cc <fputs@plt+0x828>
   11898:	bcc	118b4 <fputs@plt+0x810>
   1189c:	mov	r0, #0
   118a0:	pop	{r4, pc}
   118a4:	cmp	r2, #39	; 0x27
   118a8:	strbeq	r2, [r3], #1
   118ac:	ldrb	r2, [r0]
   118b0:	strb	r2, [r3], #1
   118b4:	ldrb	r2, [r0, #1]!
   118b8:	cmp	r2, #0
   118bc:	bne	118a4 <fputs@plt+0x800>
   118c0:	ldr	r0, [pc, #4]	; 118cc <fputs@plt+0x828>
   118c4:	strb	r2, [r3]
   118c8:	pop	{r4, pc}
   118cc:	andeq	lr, r8, ip, lsl #31
   118d0:	push	{r1, r2, r3}
   118d4:	mov	r1, #2048	; 0x800
   118d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   118dc:	sub	sp, sp, #20
   118e0:	mov	r6, r0
   118e4:	add	r3, sp, #56	; 0x38
   118e8:	ldr	r0, [pc, #172]	; 1199c <fputs@plt+0x8f8>
   118ec:	str	r3, [sp, #8]
   118f0:	ldr	r2, [sp, #52]	; 0x34
   118f4:	bl	11b90 <fputs@plt+0xaec>
   118f8:	cmp	r0, #2048	; 0x800
   118fc:	bcc	11908 <fputs@plt+0x864>
   11900:	ldr	r0, [pc, #152]	; 119a0 <fputs@plt+0x8fc>
   11904:	bl	11754 <fputs@plt+0x6b0>
   11908:	ldr	r5, [pc, #148]	; 119a4 <fputs@plt+0x900>
   1190c:	cmp	r6, #0
   11910:	add	r7, sp, #12
   11914:	moveq	r5, #0
   11918:	mov	r3, r6
   1191c:	ldr	r8, [pc, #132]	; 119a8 <fputs@plt+0x904>
   11920:	str	r7, [sp]
   11924:	ldr	r1, [pc, #112]	; 1199c <fputs@plt+0x8f8>
   11928:	mov	r2, r5
   1192c:	ldr	r0, [r8]
   11930:	bl	5bf3c <fputs@plt+0x4ae98>
   11934:	subs	r4, r0, #0
   11938:	beq	1198c <fputs@plt+0x8e8>
   1193c:	cmp	r4, #5
   11940:	bne	11980 <fputs@plt+0x8dc>
   11944:	ldr	r9, [pc, #96]	; 119ac <fputs@plt+0x908>
   11948:	ldr	sl, [pc, #76]	; 1199c <fputs@plt+0x8f8>
   1194c:	mov	r1, r9
   11950:	mov	r0, #0
   11954:	bl	10da4 <rb_sleep@plt>
   11958:	mov	r3, r6
   1195c:	mov	r2, r5
   11960:	str	r7, [sp]
   11964:	mov	r1, sl
   11968:	ldr	r0, [r8]
   1196c:	bl	5bf3c <fputs@plt+0x4ae98>
   11970:	cmp	r0, #0
   11974:	beq	1198c <fputs@plt+0x8e8>
   11978:	subs	r4, r4, #1
   1197c:	bne	1194c <fputs@plt+0x8a8>
   11980:	ldr	r0, [pc, #40]	; 119b0 <fputs@plt+0x90c>
   11984:	ldr	r1, [sp, #12]
   11988:	bl	11754 <fputs@plt+0x6b0>
   1198c:	add	sp, sp, #20
   11990:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   11994:	add	sp, sp, #12
   11998:	bx	lr
   1199c:	andeq	pc, r8, ip, lsl #15
   119a0:	ldrdeq	pc, [r6], -sp
   119a4:	andeq	r1, r1, r8, lsr r7
   119a8:	andeq	r0, r9, r0, lsr #22
   119ac:	andeq	sl, r7, r0, lsr #2
   119b0:	andeq	pc, r6, ip, lsl #10
   119b4:	push	{r1, r2, r3}
   119b8:	mov	r1, #2048	; 0x800
   119bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119c0:	sub	sp, sp, #24
   119c4:	mov	r4, r0
   119c8:	add	r3, sp, #64	; 0x40
   119cc:	ldr	r0, [pc, #312]	; 11b0c <fputs@plt+0xa68>
   119d0:	str	r3, [sp, #12]
   119d4:	ldr	r2, [sp, #60]	; 0x3c
   119d8:	bl	11b90 <fputs@plt+0xaec>
   119dc:	cmp	r0, #2048	; 0x800
   119e0:	bcc	119ec <fputs@plt+0x948>
   119e4:	ldr	r0, [pc, #292]	; 11b10 <fputs@plt+0xa6c>
   119e8:	bl	11754 <fputs@plt+0x6b0>
   119ec:	ldr	r6, [pc, #280]	; 11b0c <fputs@plt+0xa68>
   119f0:	add	r9, r4, #8
   119f4:	add	sl, sp, #16
   119f8:	add	r8, r4, #4
   119fc:	add	r2, sp, #20
   11a00:	ldr	r7, [pc, #268]	; 11b14 <fputs@plt+0xa70>
   11a04:	mov	r3, r8
   11a08:	stm	sp, {r9, sl}
   11a0c:	mov	r1, r6
   11a10:	ldr	r0, [r7]
   11a14:	bl	6de20 <fputs@plt+0x5cd7c>
   11a18:	subs	r5, r0, #0
   11a1c:	beq	11a6c <fputs@plt+0x9c8>
   11a20:	cmp	r5, #5
   11a24:	bne	11a60 <fputs@plt+0x9bc>
   11a28:	ldr	fp, [pc, #232]	; 11b18 <fputs@plt+0xa74>
   11a2c:	mov	r1, fp
   11a30:	mov	r0, #0
   11a34:	bl	10da4 <rb_sleep@plt>
   11a38:	mov	r3, r8
   11a3c:	add	r2, sp, #20
   11a40:	stm	sp, {r9, sl}
   11a44:	mov	r1, r6
   11a48:	ldr	r0, [r7]
   11a4c:	bl	6de20 <fputs@plt+0x5cd7c>
   11a50:	cmp	r0, #0
   11a54:	beq	11a6c <fputs@plt+0x9c8>
   11a58:	subs	r5, r5, #1
   11a5c:	bne	11a2c <fputs@plt+0x988>
   11a60:	ldr	r0, [pc, #180]	; 11b1c <fputs@plt+0xa78>
   11a64:	ldr	r1, [sp, #16]
   11a68:	bl	11754 <fputs@plt+0x6b0>
   11a6c:	ldr	r5, [r4, #4]
   11a70:	ldr	r8, [sp, #20]
   11a74:	cmp	r5, #0
   11a78:	streq	r5, [r4]
   11a7c:	str	r8, [r4, #12]
   11a80:	beq	11abc <fputs@plt+0xa18>
   11a84:	lsl	r1, r5, #2
   11a88:	mov	r0, #1
   11a8c:	ldr	r6, [r4, #8]
   11a90:	bl	10e70 <calloc@plt>
   11a94:	subs	r9, r0, #0
   11a98:	bne	11aa0 <fputs@plt+0x9fc>
   11a9c:	bl	10f6c <rb_outofmemory@plt>
   11aa0:	lsl	sl, r6, #2
   11aa4:	mov	r7, r6
   11aa8:	str	r9, [r4]
   11aac:	bic	fp, r6, r6, asr #31
   11ab0:	mov	r4, #0
   11ab4:	cmp	r5, r4
   11ab8:	bgt	11acc <fputs@plt+0xa28>
   11abc:	add	sp, sp, #24
   11ac0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ac4:	add	sp, sp, #12
   11ac8:	bx	lr
   11acc:	mov	r1, sl
   11ad0:	mov	r0, #1
   11ad4:	bl	10e70 <calloc@plt>
   11ad8:	cmp	r0, #0
   11adc:	beq	11a9c <fputs@plt+0x9f8>
   11ae0:	add	r2, r8, r7, lsl #2
   11ae4:	mov	r3, #0
   11ae8:	str	r0, [r9, r4, lsl #2]
   11aec:	cmp	r3, r6
   11af0:	addge	r7, r7, fp
   11af4:	addge	r4, r4, #1
   11af8:	bge	11ab4 <fputs@plt+0xa10>
   11afc:	ldr	r1, [r2], #4
   11b00:	str	r1, [r0, r3, lsl #2]
   11b04:	add	r3, r3, #1
   11b08:	b	11aec <fputs@plt+0xa48>
   11b0c:	andeq	pc, r8, ip, lsl #31
   11b10:	ldrdeq	pc, [r6], -sp
   11b14:	andeq	r0, r9, r0, lsr #22
   11b18:	andeq	sl, r7, r0, lsr #2
   11b1c:	andeq	pc, r6, ip, lsl #10
   11b20:	push	{r4, r5, r6, lr}
   11b24:	mov	r5, r0
   11b28:	mov	r4, #0
   11b2c:	ldm	r5, {r0, r3}
   11b30:	cmp	r3, r4
   11b34:	bgt	11b50 <fputs@plt+0xaac>
   11b38:	cmp	r0, #0
   11b3c:	beq	11b44 <fputs@plt+0xaa0>
   11b40:	bl	10eb8 <free@plt>
   11b44:	ldr	r0, [r5, #12]
   11b48:	pop	{r4, r5, r6, lr}
   11b4c:	b	23dc8 <fputs@plt+0x12d24>
   11b50:	ldr	r0, [r0, r4, lsl #2]
   11b54:	cmp	r0, #0
   11b58:	beq	11b60 <fputs@plt+0xabc>
   11b5c:	bl	10eb8 <free@plt>
   11b60:	add	r4, r4, #1
   11b64:	b	11b2c <fputs@plt+0xa88>
   11b68:	subs	r3, r0, #0
   11b6c:	ldreq	r1, [pc, #20]	; 11b88 <fputs@plt+0xae4>
   11b70:	beq	11b84 <fputs@plt+0xae0>
   11b74:	cmp	r3, #1
   11b78:	bxne	lr
   11b7c:	mov	r0, #0
   11b80:	ldr	r1, [pc, #4]	; 11b8c <fputs@plt+0xae8>
   11b84:	b	118d0 <fputs@plt+0x82c>
   11b88:	andeq	pc, r6, r2, lsr r5	; <UNPREDICTABLE>
   11b8c:	andeq	pc, r6, r4, asr #10
   11b90:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b94:	mov	r4, r0
   11b98:	sub	r7, r1, #1
   11b9c:	mov	r5, #0
   11ba0:	ldr	r8, [pc, #976]	; 11f78 <fputs@plt+0xed4>
   11ba4:	cmp	r5, r7
   11ba8:	ldrb	r1, [r2]
   11bac:	movge	r0, #0
   11bb0:	movlt	r0, #1
   11bb4:	cmp	r1, #0
   11bb8:	moveq	r0, #0
   11bbc:	cmp	r0, #0
   11bc0:	bne	11bd4 <fputs@plt+0xb30>
   11bc4:	strb	r0, [r4]
   11bc8:	mov	r0, r5
   11bcc:	add	sp, sp, #4
   11bd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11bd4:	cmp	r1, #37	; 0x25
   11bd8:	addne	r9, r2, #1
   11bdc:	bne	11f68 <fputs@plt+0xec4>
   11be0:	ldrb	r1, [r2, #1]
   11be4:	add	r9, r2, #2
   11be8:	cmp	r1, #115	; 0x73
   11bec:	bne	11c30 <fputs@plt+0xb8c>
   11bf0:	mov	r6, r3
   11bf4:	mov	r3, r4
   11bf8:	ldr	r2, [r6], #4
   11bfc:	sub	r2, r2, #1
   11c00:	ldrb	r1, [r2, #1]!
   11c04:	mov	r4, r3
   11c08:	cmp	r1, #0
   11c0c:	strb	r1, [r3], #1
   11c10:	beq	11c24 <fputs@plt+0xb80>
   11c14:	add	r5, r5, #1
   11c18:	mov	r4, r3
   11c1c:	cmp	r7, r5
   11c20:	bgt	11c00 <fputs@plt+0xb5c>
   11c24:	mov	r3, r6
   11c28:	mov	r2, r9
   11c2c:	b	11ba4 <fputs@plt+0xb00>
   11c30:	cmp	r1, #100	; 0x64
   11c34:	bne	11cf8 <fputs@plt+0xc54>
   11c38:	mov	r6, r3
   11c3c:	ldr	r2, [r6], #4
   11c40:	cmp	r2, #0
   11c44:	bne	11c58 <fputs@plt+0xbb4>
   11c48:	mov	r3, #48	; 0x30
   11c4c:	add	r5, r5, #1
   11c50:	strb	r3, [r4], #1
   11c54:	b	11c24 <fputs@plt+0xb80>
   11c58:	bge	11c74 <fputs@plt+0xbd0>
   11c5c:	mov	r3, #45	; 0x2d
   11c60:	add	r5, r5, #1
   11c64:	cmp	r7, r5
   11c68:	strb	r3, [r4], #1
   11c6c:	ble	11c24 <fputs@plt+0xb80>
   11c70:	rsb	r2, r2, #0
   11c74:	ldr	fp, [pc, #768]	; 11f7c <fputs@plt+0xed8>
   11c78:	mov	ip, r8
   11c7c:	mov	sl, #1000	; 0x3e8
   11c80:	udiv	r1, r2, sl
   11c84:	ldr	r3, [pc, #756]	; 11f80 <fputs@plt+0xedc>
   11c88:	mla	r2, fp, r1, r2
   11c8c:	ldr	r2, [r3, r2, lsl #2]
   11c90:	mov	r3, ip
   11c94:	sub	r2, r2, #1
   11c98:	ldrb	lr, [r2, #1]!
   11c9c:	mov	r0, r3
   11ca0:	mov	ip, r3
   11ca4:	cmp	lr, #0
   11ca8:	strb	lr, [r0], #1
   11cac:	bne	11ce8 <fputs@plt+0xc44>
   11cb0:	subs	r2, r1, #0
   11cb4:	bne	11c80 <fputs@plt+0xbdc>
   11cb8:	ldrb	r2, [r3, #-1]
   11cbc:	sub	r1, r3, #1
   11cc0:	cmp	r2, #48	; 0x30
   11cc4:	beq	11cf0 <fputs@plt+0xc4c>
   11cc8:	cmp	r8, r3
   11ccc:	beq	11c24 <fputs@plt+0xb80>
   11cd0:	ldrb	r2, [r3, #-1]!
   11cd4:	add	r5, r5, #1
   11cd8:	cmp	r7, r5
   11cdc:	strb	r2, [r4], #1
   11ce0:	bgt	11cc8 <fputs@plt+0xc24>
   11ce4:	b	11c24 <fputs@plt+0xb80>
   11ce8:	mov	r3, r0
   11cec:	b	11c98 <fputs@plt+0xbf4>
   11cf0:	mov	r3, r1
   11cf4:	b	11cb8 <fputs@plt+0xc14>
   11cf8:	cmp	r1, #99	; 0x63
   11cfc:	moveq	r6, r3
   11d00:	ldreq	r3, [r6], #4
   11d04:	beq	11c4c <fputs@plt+0xba8>
   11d08:	cmp	r1, #117	; 0x75
   11d0c:	bne	11da8 <fputs@plt+0xd04>
   11d10:	mov	r6, r3
   11d14:	ldr	r2, [r6], #4
   11d18:	cmp	r2, #0
   11d1c:	beq	11c48 <fputs@plt+0xba4>
   11d20:	mov	r0, r8
   11d24:	mov	lr, #1000	; 0x3e8
   11d28:	udiv	ip, r2, lr
   11d2c:	ldr	r1, [pc, #588]	; 11f80 <fputs@plt+0xedc>
   11d30:	mls	r3, lr, ip, r2
   11d34:	ldr	r1, [r1, r3, lsl #2]
   11d38:	mov	r3, r0
   11d3c:	sub	r1, r1, #1
   11d40:	ldrb	sl, [r1, #1]!
   11d44:	mov	r0, r3
   11d48:	add	fp, r3, #1
   11d4c:	cmp	sl, #0
   11d50:	strb	sl, [r3]
   11d54:	bne	11d98 <fputs@plt+0xcf4>
   11d58:	cmp	r2, #1000	; 0x3e8
   11d5c:	bcs	11d90 <fputs@plt+0xcec>
   11d60:	ldrb	r2, [r3, #-1]
   11d64:	sub	r1, r3, #1
   11d68:	cmp	r2, #48	; 0x30
   11d6c:	beq	11da0 <fputs@plt+0xcfc>
   11d70:	cmp	r8, r3
   11d74:	beq	11c24 <fputs@plt+0xb80>
   11d78:	ldrb	r2, [r3, #-1]!
   11d7c:	add	r5, r5, #1
   11d80:	cmp	r7, r5
   11d84:	strb	r2, [r4], #1
   11d88:	bgt	11d70 <fputs@plt+0xccc>
   11d8c:	b	11c24 <fputs@plt+0xb80>
   11d90:	mov	r2, ip
   11d94:	b	11d28 <fputs@plt+0xc84>
   11d98:	mov	r3, fp
   11d9c:	b	11d40 <fputs@plt+0xc9c>
   11da0:	mov	r3, r1
   11da4:	b	11d60 <fputs@plt+0xcbc>
   11da8:	cmp	r1, #81	; 0x51
   11dac:	bne	11df4 <fputs@plt+0xd50>
   11db0:	mov	r6, r3
   11db4:	ldr	r0, [r6], #4
   11db8:	cmp	r0, #0
   11dbc:	beq	11c24 <fputs@plt+0xb80>
   11dc0:	bl	11880 <fputs@plt+0x7dc>
   11dc4:	sub	r0, r0, #1
   11dc8:	mov	r3, r4
   11dcc:	ldrb	r2, [r0, #1]!
   11dd0:	mov	r4, r3
   11dd4:	cmp	r2, #0
   11dd8:	strb	r2, [r3], #1
   11ddc:	beq	11c24 <fputs@plt+0xb80>
   11de0:	add	r5, r5, #1
   11de4:	mov	r4, r3
   11de8:	cmp	r7, r5
   11dec:	bgt	11dcc <fputs@plt+0xd28>
   11df0:	b	11c24 <fputs@plt+0xb80>
   11df4:	cmp	r1, #108	; 0x6c
   11df8:	bne	11f58 <fputs@plt+0xeb4>
   11dfc:	ldrb	r1, [r2, #2]
   11e00:	add	r6, r3, #4
   11e04:	add	r9, r2, #3
   11e08:	cmp	r1, #117	; 0x75
   11e0c:	bne	11ea4 <fputs@plt+0xe00>
   11e10:	ldr	r1, [r3]
   11e14:	cmp	r1, #0
   11e18:	beq	11c48 <fputs@plt+0xba4>
   11e1c:	mov	r0, r8
   11e20:	mov	lr, #1000	; 0x3e8
   11e24:	udiv	ip, r1, lr
   11e28:	ldr	r2, [pc, #336]	; 11f80 <fputs@plt+0xedc>
   11e2c:	mls	r3, lr, ip, r1
   11e30:	ldr	r2, [r2, r3, lsl #2]
   11e34:	mov	r3, r0
   11e38:	sub	r2, r2, #1
   11e3c:	ldrb	sl, [r2, #1]!
   11e40:	mov	r0, r3
   11e44:	add	fp, r3, #1
   11e48:	cmp	sl, #0
   11e4c:	strb	sl, [r3]
   11e50:	bne	11e94 <fputs@plt+0xdf0>
   11e54:	cmp	r1, #1000	; 0x3e8
   11e58:	bcs	11e8c <fputs@plt+0xde8>
   11e5c:	ldrb	r2, [r3, #-1]
   11e60:	sub	r1, r3, #1
   11e64:	cmp	r2, #48	; 0x30
   11e68:	beq	11e9c <fputs@plt+0xdf8>
   11e6c:	cmp	r3, r8
   11e70:	beq	11c24 <fputs@plt+0xb80>
   11e74:	ldrb	r2, [r3, #-1]!
   11e78:	add	r5, r5, #1
   11e7c:	cmp	r7, r5
   11e80:	strb	r2, [r4], #1
   11e84:	bgt	11e6c <fputs@plt+0xdc8>
   11e88:	b	11c24 <fputs@plt+0xb80>
   11e8c:	mov	r1, ip
   11e90:	b	11e24 <fputs@plt+0xd80>
   11e94:	mov	r3, fp
   11e98:	b	11e3c <fputs@plt+0xd98>
   11e9c:	mov	r3, r1
   11ea0:	b	11e5c <fputs@plt+0xdb8>
   11ea4:	cmp	r1, #100	; 0x64
   11ea8:	bne	11f60 <fputs@plt+0xebc>
   11eac:	ldr	r0, [r3]
   11eb0:	cmp	r0, #0
   11eb4:	beq	11c48 <fputs@plt+0xba4>
   11eb8:	bge	11ed4 <fputs@plt+0xe30>
   11ebc:	mov	r3, #45	; 0x2d
   11ec0:	add	r5, r5, #1
   11ec4:	cmp	r7, r5
   11ec8:	strb	r3, [r4], #1
   11ecc:	ble	11c24 <fputs@plt+0xb80>
   11ed0:	rsb	r0, r0, #0
   11ed4:	ldr	fp, [pc, #160]	; 11f7c <fputs@plt+0xed8>
   11ed8:	mov	ip, r8
   11edc:	mov	sl, #1000	; 0x3e8
   11ee0:	udiv	r1, r0, sl
   11ee4:	ldr	r3, [pc, #148]	; 11f80 <fputs@plt+0xedc>
   11ee8:	mla	r0, fp, r1, r0
   11eec:	ldr	r2, [r3, r0, lsl #2]
   11ef0:	mov	r3, ip
   11ef4:	sub	r2, r2, #1
   11ef8:	ldrb	lr, [r2, #1]!
   11efc:	mov	r0, r3
   11f00:	mov	ip, r3
   11f04:	cmp	lr, #0
   11f08:	strb	lr, [r0], #1
   11f0c:	bne	11f48 <fputs@plt+0xea4>
   11f10:	subs	r0, r1, #0
   11f14:	bne	11ee0 <fputs@plt+0xe3c>
   11f18:	ldrb	r2, [r3, #-1]
   11f1c:	sub	r1, r3, #1
   11f20:	cmp	r2, #48	; 0x30
   11f24:	beq	11f50 <fputs@plt+0xeac>
   11f28:	cmp	r3, r8
   11f2c:	beq	11c24 <fputs@plt+0xb80>
   11f30:	ldrb	r2, [r3, #-1]!
   11f34:	add	r5, r5, #1
   11f38:	cmp	r7, r5
   11f3c:	strb	r2, [r4], #1
   11f40:	bgt	11f28 <fputs@plt+0xe84>
   11f44:	b	11c24 <fputs@plt+0xb80>
   11f48:	mov	r3, r0
   11f4c:	b	11ef8 <fputs@plt+0xe54>
   11f50:	mov	r3, r1
   11f54:	b	11f18 <fputs@plt+0xe74>
   11f58:	cmp	r1, #37	; 0x25
   11f5c:	beq	11f68 <fputs@plt+0xec4>
   11f60:	mov	r0, #1
   11f64:	bl	1108c <exit@plt>
   11f68:	add	r5, r5, #1
   11f6c:	mov	r6, r3
   11f70:	strb	r1, [r4], #1
   11f74:	b	11c24 <fputs@plt+0xb80>
   11f78:	andeq	r0, r9, ip, lsl #15
   11f7c:			; <UNDEFINED> instruction: 0xfffffc18
   11f80:	andeq	pc, r6, r8, asr r5	; <UNPREDICTABLE>
   11f84:	push	{r2, r3}
   11f88:	push	{r0, r1, r2, lr}
   11f8c:	add	r3, sp, #20
   11f90:	ldr	r2, [sp, #16]
   11f94:	str	r3, [sp, #4]
   11f98:	bl	11b90 <fputs@plt+0xaec>
   11f9c:	add	sp, sp, #12
   11fa0:	pop	{lr}		; (ldr lr, [sp], #4)
   11fa4:	add	sp, sp, #8
   11fa8:	bx	lr
   11fac:	andeq	r0, r0, r0
   11fb0:	ldr	r2, [pc, #28]	; 11fd4 <fputs@plt+0xf30>
   11fb4:	ldr	r3, [r2, r0, lsl #2]
   11fb8:	add	r1, r1, r3
   11fbc:	str	r1, [r2, r0, lsl #2]
   11fc0:	add	r0, r0, #10
   11fc4:	ldr	r3, [r2, r0, lsl #2]
   11fc8:	cmp	r1, r3
   11fcc:	strhi	r1, [r2, r0, lsl #2]
   11fd0:	bx	lr
   11fd4:	andeq	r0, r9, r0, lsr #15
   11fd8:	ldr	r3, [r0]
   11fdc:	cmp	r3, #0
   11fe0:	beq	12000 <fputs@plt+0xf5c>
   11fe4:	push	{r4, lr}
   11fe8:	mov	r4, r0
   11fec:	ldr	r3, [r3, #4]
   11ff0:	blx	r3
   11ff4:	mov	r3, #0
   11ff8:	str	r3, [r4]
   11ffc:	pop	{r4, pc}
   12000:	mov	r0, r3
   12004:	bx	lr
   12008:	ldr	r3, [r0]
   1200c:	ldr	r3, [r3, #8]
   12010:	bx	r3
   12014:	ldr	r3, [r0]
   12018:	ldr	r3, [r3, #12]
   1201c:	bx	r3
   12020:	ldr	r1, [r0]
   12024:	ldr	r1, [r1, #16]
   12028:	bx	r1
   1202c:	ldr	r3, [r0]
   12030:	ldr	r3, [r3, #20]
   12034:	bx	r3
   12038:	ldr	r3, [r0]
   1203c:	ldr	r3, [r3, #24]
   12040:	bx	r3
   12044:	ldr	r3, [r0]
   12048:	ldr	r3, [r3, #40]	; 0x28
   1204c:	bx	r3
   12050:	ldr	r3, [r0]
   12054:	ldr	r3, [r3, #40]	; 0x28
   12058:	bx	r3
   1205c:	ldr	r3, [r0]
   12060:	ldr	r3, [r3, #48]	; 0x30
   12064:	bx	r3
   12068:	ldr	ip, [r0]
   1206c:	push	{lr}		; (str lr, [sp, #-4]!)
   12070:	ldr	lr, [ip, #56]	; 0x38
   12074:	mov	ip, lr
   12078:	pop	{lr}		; (ldr lr, [sp], #4)
   1207c:	bx	ip
   12080:	ldr	r1, [r0]
   12084:	ldr	r1, [r1, #72]	; 0x48
   12088:	bx	r1
   1208c:	bic	r3, r3, #-16777216	; 0xff000000
   12090:	ldr	ip, [r0, #24]
   12094:	bic	r3, r3, #16187392	; 0xf70000
   12098:	bic	r3, r3, #32768	; 0x8000
   1209c:	bic	r3, r3, #128	; 0x80
   120a0:	bx	ip
   120a4:	ldr	r3, [r0, #28]
   120a8:	bx	r3
   120ac:	ldr	ip, [r0, #32]
   120b0:	bx	ip
   120b4:	ldr	r3, [r0, #60]	; 0x3c
   120b8:	bx	r3
   120bc:	cmp	r0, #0
   120c0:	bxeq	lr
   120c4:	ldr	r2, [pc, #68]	; 12110 <fputs@plt+0x106c>
   120c8:	ldr	r3, [r2, #80]	; 0x50
   120cc:	cmp	r3, r0
   120d0:	bne	120e0 <fputs@plt+0x103c>
   120d4:	ldr	r3, [r3, #12]
   120d8:	str	r3, [r2, #80]	; 0x50
   120dc:	bx	lr
   120e0:	cmp	r3, #0
   120e4:	bxeq	lr
   120e8:	ldr	r2, [r3, #12]
   120ec:	cmp	r2, #0
   120f0:	bxeq	lr
   120f4:	cmp	r2, r0
   120f8:	bne	12108 <fputs@plt+0x1064>
   120fc:	ldr	r2, [r0, #12]
   12100:	str	r2, [r3, #12]
   12104:	bx	lr
   12108:	mov	r3, r2
   1210c:	b	120e8 <fputs@plt+0x1044>
   12110:	andeq	r0, r9, r0, lsr #15
   12114:	ldr	r3, [pc, #12]	; 12128 <fputs@plt+0x1084>
   12118:	ldr	r3, [r3, #84]	; 0x54
   1211c:	cmp	r3, #0
   12120:	bxeq	lr
   12124:	bx	r3
   12128:	andeq	r0, r9, r0, lsr #15
   1212c:	ldr	r3, [pc, #12]	; 12140 <fputs@plt+0x109c>
   12130:	ldr	r3, [r3, #88]	; 0x58
   12134:	cmp	r3, #0
   12138:	bxeq	lr
   1213c:	bx	r3
   12140:	andeq	r0, r9, r0, lsr #15
   12144:	ldr	r0, [r0, #-8]
   12148:	bx	lr
   1214c:	add	r0, r0, #7
   12150:	bic	r0, r0, #7
   12154:	bx	lr
   12158:	mov	r0, #0
   1215c:	bx	lr
   12160:	bx	lr
   12164:	ldr	r3, [pc, #4]	; 12170 <fputs@plt+0x10cc>
   12168:	ldr	r3, [r3, #52]	; 0x34
   1216c:	bx	r3
   12170:	andeq	sl, r8, r0, lsr #2
   12174:	ldr	r3, [r0]
   12178:	add	r2, r3, #1
   1217c:	str	r2, [r0]
   12180:	ldrb	r3, [r3]
   12184:	cmp	r3, #191	; 0xbf
   12188:	bls	121d8 <fputs@plt+0x1134>
   1218c:	ldr	r2, [pc, #108]	; 12200 <fputs@plt+0x115c>
   12190:	add	r3, r2, r3
   12194:	ldrb	r3, [r3, #-192]	; 0xffffff40
   12198:	ldr	r1, [r0]
   1219c:	ldrb	r2, [r1]
   121a0:	and	r2, r2, #192	; 0xc0
   121a4:	cmp	r2, #128	; 0x80
   121a8:	beq	121e0 <fputs@plt+0x113c>
   121ac:	cmp	r3, #127	; 0x7f
   121b0:	bls	121f8 <fputs@plt+0x1154>
   121b4:	bic	r2, r3, #2032	; 0x7f0
   121b8:	bic	r2, r2, #15
   121bc:	cmp	r2, #55296	; 0xd800
   121c0:	beq	121f8 <fputs@plt+0x1154>
   121c4:	bic	r0, r3, #1
   121c8:	movw	r1, #65534	; 0xfffe
   121cc:	movw	r2, #65533	; 0xfffd
   121d0:	cmp	r0, r1
   121d4:	moveq	r3, r2
   121d8:	mov	r0, r3
   121dc:	bx	lr
   121e0:	add	r2, r1, #1
   121e4:	str	r2, [r0]
   121e8:	ldrb	r2, [r1]
   121ec:	and	r2, r2, #63	; 0x3f
   121f0:	add	r3, r2, r3, lsl #6
   121f4:	b	12198 <fputs@plt+0x10f4>
   121f8:	movw	r3, #65533	; 0xfffd
   121fc:	b	121d8 <fputs@plt+0x1134>
   12200:	muleq	r7, r0, r4
   12204:	cmp	r1, #0
   12208:	mov	r3, r0
   1220c:	addge	r1, r0, r1
   12210:	mvnlt	r1, #0
   12214:	mov	r0, #0
   12218:	b	12248 <fputs@plt+0x11a4>
   1221c:	cmp	r2, #191	; 0xbf
   12220:	add	r3, r3, #1
   12224:	bls	12244 <fputs@plt+0x11a0>
   12228:	mov	ip, r3
   1222c:	mov	r3, ip
   12230:	add	ip, ip, #1
   12234:	ldrb	r2, [r3]
   12238:	and	r2, r2, #192	; 0xc0
   1223c:	cmp	r2, #128	; 0x80
   12240:	beq	1222c <fputs@plt+0x1188>
   12244:	add	r0, r0, #1
   12248:	ldrb	r2, [r3]
   1224c:	cmp	r2, #0
   12250:	cmpne	r3, r1
   12254:	bcc	1221c <fputs@plt+0x1178>
   12258:	bx	lr
   1225c:	ldr	r3, [pc, #20]	; 12278 <fputs@plt+0x11d4>
   12260:	ldr	r3, [r3, #264]	; 0x108
   12264:	cmp	r3, #0
   12268:	beq	12270 <fputs@plt+0x11cc>
   1226c:	bx	r3
   12270:	mov	r0, r3
   12274:	bx	lr
   12278:	andeq	sl, r8, r0, lsr #2
   1227c:	sub	sp, sp, #16
   12280:	vstr	d0, [sp]
   12284:	ldrd	r2, [sp]
   12288:	strd	r2, [sp, #8]
   1228c:	vldr	d6, [sp]
   12290:	vldr	d7, [sp, #8]
   12294:	vcmp.f64	d6, d7
   12298:	vmrs	APSR_nzcv, fpscr
   1229c:	movne	r0, #1
   122a0:	moveq	r0, #0
   122a4:	add	sp, sp, #16
   122a8:	bx	lr
   122ac:	subs	ip, r0, #0
   122b0:	beq	12334 <fputs@plt+0x1290>
   122b4:	ldrb	r3, [ip]
   122b8:	cmp	r3, #39	; 0x27
   122bc:	beq	122cc <fputs@plt+0x1228>
   122c0:	bhi	12314 <fputs@plt+0x1270>
   122c4:	cmp	r3, #34	; 0x22
   122c8:	bne	12334 <fputs@plt+0x1290>
   122cc:	mov	r2, #0
   122d0:	mov	r1, #1
   122d4:	push	{r4, lr}
   122d8:	mov	r0, r2
   122dc:	add	r4, ip, r2
   122e0:	ldrb	lr, [ip, r1]
   122e4:	cmp	lr, r3
   122e8:	strbne	lr, [ip, r2]
   122ec:	bne	12308 <fputs@plt+0x1264>
   122f0:	add	lr, ip, r1
   122f4:	ldrb	lr, [lr, #1]
   122f8:	cmp	lr, r3
   122fc:	bne	12328 <fputs@plt+0x1284>
   12300:	add	r1, r1, #1
   12304:	strb	r3, [ip, r2]
   12308:	add	r1, r1, #1
   1230c:	add	r2, r2, #1
   12310:	b	122d8 <fputs@plt+0x1234>
   12314:	cmp	r3, #91	; 0x5b
   12318:	moveq	r3, #93	; 0x5d
   1231c:	beq	122cc <fputs@plt+0x1228>
   12320:	cmp	r3, #96	; 0x60
   12324:	b	122c8 <fputs@plt+0x1224>
   12328:	mov	r3, #0
   1232c:	strb	r3, [r4]
   12330:	pop	{r4, pc}
   12334:	mvn	r0, #0
   12338:	bx	lr
   1233c:	push	{r4, lr}
   12340:	sub	r1, r1, #1
   12344:	sub	lr, r0, #1
   12348:	ldr	r4, [pc, #40]	; 12378 <fputs@plt+0x12d4>
   1234c:	ldrb	ip, [lr, #1]!
   12350:	ldrb	r2, [r1, #1]!
   12354:	add	r3, r4, ip
   12358:	ldrb	r3, [r3, #64]	; 0x40
   1235c:	add	r2, r4, r2
   12360:	ldrb	r0, [r2, #64]	; 0x40
   12364:	subs	r0, r3, r0
   12368:	popne	{r4, pc}
   1236c:	cmp	ip, #0
   12370:	bne	1234c <fputs@plt+0x12a8>
   12374:	pop	{r4, pc}
   12378:	muleq	r7, r0, r4
   1237c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12380:	cmp	r3, #1
   12384:	mov	r4, r1
   12388:	vpush	{d8}
   1238c:	sub	sp, sp, #20
   12390:	vldr	d8, [pc, #984]	; 12770 <fputs@plt+0x16cc>
   12394:	str	r0, [sp, #4]
   12398:	vstr	d8, [r1]
   1239c:	rsbne	r1, r3, #3
   123a0:	bne	123bc <fputs@plt+0x1318>
   123a4:	ldr	r1, [sp, #4]
   123a8:	add	r5, r1, r2
   123ac:	mov	r2, #0
   123b0:	str	r2, [sp, #8]
   123b4:	b	12404 <fputs@plt+0x1360>
   123b8:	add	r1, r1, #2
   123bc:	cmp	r1, r2
   123c0:	bge	123d4 <fputs@plt+0x1330>
   123c4:	ldr	r0, [sp, #4]
   123c8:	ldrb	r0, [r0, r1]
   123cc:	cmp	r0, #0
   123d0:	beq	123b8 <fputs@plt+0x1314>
   123d4:	cmp	r1, r2
   123d8:	sub	r5, r3, #3
   123dc:	movge	r2, #0
   123e0:	movlt	r2, #1
   123e4:	and	r3, r3, #1
   123e8:	add	r5, r5, r1
   123ec:	str	r2, [sp, #8]
   123f0:	ldr	r2, [sp, #4]
   123f4:	add	r3, r2, r3
   123f8:	add	r5, r2, r5
   123fc:	str	r3, [sp, #4]
   12400:	mov	r3, #2
   12404:	ldr	lr, [pc, #892]	; 12788 <fputs@plt+0x16e4>
   12408:	b	12418 <fputs@plt+0x1374>
   1240c:	ldr	r2, [sp, #4]
   12410:	add	r2, r2, r3
   12414:	str	r2, [sp, #4]
   12418:	ldr	r2, [sp, #4]
   1241c:	cmp	r2, r5
   12420:	bcs	12760 <fputs@plt+0x16bc>
   12424:	ldrb	r2, [r2]
   12428:	add	r1, lr, r2
   1242c:	ldrb	r1, [r1, #320]	; 0x140
   12430:	tst	r1, #1
   12434:	bne	1240c <fputs@plt+0x1368>
   12438:	cmp	r2, #45	; 0x2d
   1243c:	bne	12458 <fputs@plt+0x13b4>
   12440:	ldr	r2, [sp, #4]
   12444:	mvn	sl, #0
   12448:	add	r2, r2, r3
   1244c:	str	r2, [sp, #4]
   12450:	mov	r2, #0
   12454:	b	12480 <fputs@plt+0x13dc>
   12458:	cmp	r2, #43	; 0x2b
   1245c:	mov	sl, #1
   12460:	ldreq	r2, [sp, #4]
   12464:	addeq	r2, r2, r3
   12468:	streq	r2, [sp, #4]
   1246c:	b	12450 <fputs@plt+0x13ac>
   12470:	ldr	r1, [sp, #4]
   12474:	add	r2, r2, #1
   12478:	add	r1, r1, r3
   1247c:	str	r1, [sp, #4]
   12480:	ldr	r1, [sp, #4]
   12484:	cmp	r1, r5
   12488:	bcs	125c4 <fputs@plt+0x1520>
   1248c:	ldrb	r1, [r1]
   12490:	cmp	r1, #48	; 0x30
   12494:	beq	12470 <fputs@plt+0x13cc>
   12498:	add	r9, pc, #728	; 0x2d8
   1249c:	ldrd	r8, [r9]
   124a0:	mov	r6, #0
   124a4:	mov	r7, #0
   124a8:	mov	fp, #10
   124ac:	ldr	r1, [sp, #4]
   124b0:	cmp	r1, r5
   124b4:	bcs	124dc <fputs@plt+0x1438>
   124b8:	ldrb	ip, [r1]
   124bc:	cmp	r8, r6
   124c0:	add	r1, lr, ip
   124c4:	ldrb	r0, [r1, #320]	; 0x140
   124c8:	sbcs	r1, r9, r7
   124cc:	movge	r1, #1
   124d0:	movlt	r1, #0
   124d4:	ands	r1, r1, r0, lsr #2
   124d8:	bne	124e8 <fputs@plt+0x1444>
   124dc:	mov	ip, #0
   124e0:	ldr	lr, [pc, #672]	; 12788 <fputs@plt+0x16e4>
   124e4:	b	12520 <fputs@plt+0x147c>
   124e8:	umull	r0, r1, r6, fp
   124ec:	sub	ip, ip, #48	; 0x30
   124f0:	add	r2, r2, #1
   124f4:	mla	r1, fp, r7, r1
   124f8:	adds	r6, r0, ip
   124fc:	adc	r7, r1, ip, asr #31
   12500:	ldr	r1, [sp, #4]
   12504:	add	r1, r1, r3
   12508:	str	r1, [sp, #4]
   1250c:	b	124ac <fputs@plt+0x1408>
   12510:	ldr	r1, [sp, #4]
   12514:	add	ip, ip, #1
   12518:	add	r1, r1, r3
   1251c:	str	r1, [sp, #4]
   12520:	ldr	r1, [sp, #4]
   12524:	add	r9, r2, ip
   12528:	cmp	r1, r5
   1252c:	bcs	125b4 <fputs@plt+0x1510>
   12530:	ldrb	r1, [r1]
   12534:	add	r0, lr, r1
   12538:	ldrb	r0, [r0, #320]	; 0x140
   1253c:	tst	r0, #4
   12540:	bne	12510 <fputs@plt+0x146c>
   12544:	cmp	r1, #46	; 0x2e
   12548:	bne	12624 <fputs@plt+0x1580>
   1254c:	ldr	r2, [sp, #4]
   12550:	add	fp, ip, r9
   12554:	mov	r8, #10
   12558:	ldr	lr, [pc, #552]	; 12788 <fputs@plt+0x16e4>
   1255c:	add	r2, r2, r3
   12560:	str	r2, [sp, #4]
   12564:	ldr	r2, [sp, #4]
   12568:	sub	r9, fp, ip
   1256c:	cmp	r2, r5
   12570:	bcs	125b4 <fputs@plt+0x1510>
   12574:	ldrb	r2, [r2]
   12578:	add	r1, lr, r2
   1257c:	ldrb	r1, [r1, #320]	; 0x140
   12580:	str	r1, [sp, #12]
   12584:	add	r1, pc, #492	; 0x1ec
   12588:	ldrd	r0, [r1]
   1258c:	cmp	r0, r6
   12590:	ldr	r0, [sp, #12]
   12594:	sbcs	r1, r1, r7
   12598:	movge	r1, #1
   1259c:	movlt	r1, #0
   125a0:	ands	r1, r1, r0, lsr #2
   125a4:	bne	125d0 <fputs@plt+0x152c>
   125a8:	ldr	r2, [sp, #4]
   125ac:	cmp	r2, r5
   125b0:	bcc	1260c <fputs@plt+0x1568>
   125b4:	mov	r8, #1
   125b8:	mov	r2, #0
   125bc:	mov	r1, #1
   125c0:	b	126fc <fputs@plt+0x1658>
   125c4:	mov	r6, #0
   125c8:	mov	r7, #0
   125cc:	b	124dc <fputs@plt+0x1438>
   125d0:	umull	r0, r1, r6, r8
   125d4:	sub	r2, r2, #48	; 0x30
   125d8:	sub	ip, ip, #1
   125dc:	mla	r1, r8, r7, r1
   125e0:	adds	r6, r0, r2
   125e4:	adc	r7, r1, r2, asr #31
   125e8:	ldr	r2, [sp, #4]
   125ec:	add	r2, r2, r3
   125f0:	str	r2, [sp, #4]
   125f4:	b	12564 <fputs@plt+0x14c0>
   125f8:	ldr	r2, [sp, #4]
   125fc:	add	r9, r9, #1
   12600:	add	r2, r2, r3
   12604:	str	r2, [sp, #4]
   12608:	b	125a8 <fputs@plt+0x1504>
   1260c:	ldr	r2, [sp, #4]
   12610:	ldrb	r2, [r2]
   12614:	add	r2, lr, r2
   12618:	ldrb	r2, [r2, #320]	; 0x140
   1261c:	tst	r2, #4
   12620:	bne	125f8 <fputs@plt+0x1554>
   12624:	ldr	r2, [sp, #4]
   12628:	ldrb	r2, [r2]
   1262c:	and	r2, r2, #223	; 0xdf
   12630:	cmp	r2, #69	; 0x45
   12634:	movne	r8, #1
   12638:	movne	r2, #0
   1263c:	movne	r1, r8
   12640:	bne	126e4 <fputs@plt+0x1640>
   12644:	ldr	r2, [sp, #4]
   12648:	add	r2, r2, r3
   1264c:	cmp	r2, r5
   12650:	str	r2, [sp, #4]
   12654:	bcs	127c0 <fputs@plt+0x171c>
   12658:	ldrb	r2, [r2]
   1265c:	cmp	r2, #45	; 0x2d
   12660:	bne	12684 <fputs@plt+0x15e0>
   12664:	ldr	r2, [sp, #4]
   12668:	mvn	r1, #0
   1266c:	add	r2, r2, r3
   12670:	str	r2, [sp, #4]
   12674:	mov	r8, #0
   12678:	mov	fp, #10
   1267c:	mov	r2, r8
   12680:	b	126c0 <fputs@plt+0x161c>
   12684:	cmp	r2, #43	; 0x2b
   12688:	mov	r1, #1
   1268c:	ldreq	r2, [sp, #4]
   12690:	addeq	r2, r2, r3
   12694:	streq	r2, [sp, #4]
   12698:	b	12674 <fputs@plt+0x15d0>
   1269c:	movw	lr, #9999	; 0x270f
   126a0:	mov	r8, #1
   126a4:	cmp	r2, lr
   126a8:	suble	r0, r0, #48	; 0x30
   126ac:	movwgt	r2, #10000	; 0x2710
   126b0:	mlale	r2, fp, r2, r0
   126b4:	ldr	r0, [sp, #4]
   126b8:	add	r0, r0, r3
   126bc:	str	r0, [sp, #4]
   126c0:	ldr	r0, [sp, #4]
   126c4:	cmp	r0, r5
   126c8:	bcs	126e4 <fputs@plt+0x1640>
   126cc:	ldrb	r0, [r0]
   126d0:	ldr	lr, [pc, #176]	; 12788 <fputs@plt+0x16e4>
   126d4:	add	lr, lr, r0
   126d8:	ldrb	lr, [lr, #320]	; 0x140
   126dc:	tst	lr, #4
   126e0:	bne	1269c <fputs@plt+0x15f8>
   126e4:	cmp	r9, #0
   126e8:	movne	r0, r8
   126ec:	moveq	r0, #0
   126f0:	cmp	r0, #0
   126f4:	ldrne	lr, [pc, #140]	; 12788 <fputs@plt+0x16e4>
   126f8:	bne	12798 <fputs@plt+0x16f4>
   126fc:	mlas	fp, r2, r1, ip
   12700:	bpl	12968 <fputs@plt+0x18c4>
   12704:	orrs	r3, r6, r7
   12708:	rsbne	fp, fp, #0
   1270c:	bne	12884 <fputs@plt+0x17e0>
   12710:	vldr	d7, [pc, #104]	; 12780 <fputs@plt+0x16dc>
   12714:	adds	r3, r9, #0
   12718:	movne	r3, #1
   1271c:	vldr	d6, [pc, #76]	; 12770 <fputs@plt+0x16cc>
   12720:	ands	r3, r3, sl, lsr #31
   12724:	vmoveq.f64	d7, d6
   12728:	mov	r3, r4
   1272c:	ldr	r4, [sp, #4]
   12730:	vstr	d7, [r3]
   12734:	cmp	r4, r5
   12738:	movcc	r4, #0
   1273c:	movcs	r4, #1
   12740:	cmp	r9, #0
   12744:	movle	r4, #0
   12748:	cmp	r4, #0
   1274c:	beq	12760 <fputs@plt+0x16bc>
   12750:	ldr	r3, [sp, #8]
   12754:	eor	r0, r3, #1
   12758:	ands	r0, r0, r8
   1275c:	bne	12764 <fputs@plt+0x16c0>
   12760:	mov	r0, #0
   12764:	add	sp, sp, #20
   12768:	vpop	{d8}
   1276c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...
   12778:	stclgt	12, cr12, [ip], {202}	; 0xca
   1277c:	stcleq	12, cr12, [ip], {204}	; 0xcc
   12780:	andeq	r0, r0, r0
   12784:	andhi	r0, r0, r0
   12788:	muleq	r7, r0, r4
   1278c:	ldr	r0, [sp, #4]
   12790:	add	r0, r0, r3
   12794:	str	r0, [sp, #4]
   12798:	ldr	r0, [sp, #4]
   1279c:	cmp	r0, r5
   127a0:	bcs	127b8 <fputs@plt+0x1714>
   127a4:	ldrb	r0, [r0]
   127a8:	add	r0, lr, r0
   127ac:	ldrb	r0, [r0, #320]	; 0x140
   127b0:	tst	r0, #1
   127b4:	bne	1278c <fputs@plt+0x16e8>
   127b8:	mov	r8, #1
   127bc:	b	126fc <fputs@plt+0x1658>
   127c0:	mov	r8, #0
   127c4:	mov	r2, r8
   127c8:	b	125bc <fputs@plt+0x1518>
   127cc:	mul	r3, r2, r7
   127d0:	sub	fp, fp, #1
   127d4:	umull	r6, r7, r6, r2
   127d8:	add	r7, r3, r7
   127dc:	cmp	r0, r6
   127e0:	sbcs	r3, r1, r7
   127e4:	movge	r3, #1
   127e8:	movlt	r3, #0
   127ec:	cmp	fp, #0
   127f0:	movle	r3, #0
   127f4:	andgt	r3, r3, #1
   127f8:	cmp	r3, #0
   127fc:	bne	127cc <fputs@plt+0x1728>
   12800:	mov	r3, #1
   12804:	cmn	sl, #1
   12808:	bne	12814 <fputs@plt+0x1770>
   1280c:	rsbs	r6, r6, #0
   12810:	rsc	r7, r7, #0
   12814:	cmp	fp, #0
   12818:	str	r3, [sp, #12]
   1281c:	beq	12954 <fputs@plt+0x18b0>
   12820:	mov	r0, r6
   12824:	mov	r1, r7
   12828:	bl	6ee78 <fputs@plt+0x5ddd4>
   1282c:	sub	r2, fp, #308	; 0x134
   12830:	vmov	d6, r0, r1
   12834:	cmp	r2, #33	; 0x21
   12838:	ldr	r3, [sp, #12]
   1283c:	bls	128f4 <fputs@plt+0x1850>
   12840:	movw	r2, #341	; 0x155
   12844:	cmp	fp, r2
   12848:	ble	12938 <fputs@plt+0x1894>
   1284c:	cmn	r3, #1
   12850:	vldrne	d7, [pc, #296]	; 12980 <fputs@plt+0x18dc>
   12854:	vmuleq.f64	d7, d6, d8
   12858:	vmulne.f64	d7, d7, d7
   1285c:	vmulne.f64	d7, d7, d6
   12860:	b	12728 <fputs@plt+0x1684>
   12864:	mov	r0, r6
   12868:	mov	r1, r7
   1286c:	mov	r2, #10
   12870:	mov	r3, #0
   12874:	bl	6eed8 <fputs@plt+0x5de34>
   12878:	sub	fp, fp, #1
   1287c:	mov	r6, r0
   12880:	mov	r7, r1
   12884:	mov	r2, #10
   12888:	mov	r3, #0
   1288c:	mov	r0, r6
   12890:	mov	r1, r7
   12894:	bl	6eed8 <fputs@plt+0x5de34>
   12898:	orrs	r3, r2, r3
   1289c:	bne	128b8 <fputs@plt+0x1814>
   128a0:	cmp	fp, #0
   128a4:	bne	12864 <fputs@plt+0x17c0>
   128a8:	cmn	sl, #1
   128ac:	bne	12954 <fputs@plt+0x18b0>
   128b0:	mov	r3, sl
   128b4:	b	1280c <fputs@plt+0x1768>
   128b8:	mvn	r3, #0
   128bc:	b	12804 <fputs@plt+0x1760>
   128c0:	vmul.f64	d7, d7, d5
   128c4:	sub	fp, fp, #1
   128c8:	sdiv	r2, fp, r1
   128cc:	mls	r2, r1, r2, fp
   128d0:	cmp	r2, #0
   128d4:	bne	128c0 <fputs@plt+0x181c>
   128d8:	cmn	r3, #1
   128dc:	vldr	d5, [pc, #156]	; 12980 <fputs@plt+0x18dc>
   128e0:	vdiveq.f64	d4, d6, d7
   128e4:	vmulne.f64	d7, d7, d6
   128e8:	vmulne.f64	d7, d7, d5
   128ec:	vdiveq.f64	d7, d4, d5
   128f0:	b	12728 <fputs@plt+0x1684>
   128f4:	vldr	d7, [pc, #140]	; 12988 <fputs@plt+0x18e4>
   128f8:	mov	r1, #308	; 0x134
   128fc:	vldr	d5, [pc, #140]	; 12990 <fputs@plt+0x18ec>
   12900:	b	128c8 <fputs@plt+0x1824>
   12904:	vmul.f64	d5, d5, d7
   12908:	sub	fp, fp, #1
   1290c:	sdiv	r2, fp, r1
   12910:	mls	r2, r1, r2, fp
   12914:	cmp	r2, #0
   12918:	bne	12904 <fputs@plt+0x1860>
   1291c:	vldr	d7, [pc, #116]	; 12998 <fputs@plt+0x18f4>
   12920:	cmp	fp, #0
   12924:	bgt	12948 <fputs@plt+0x18a4>
   12928:	cmn	r3, #1
   1292c:	vdiveq.f64	d7, d6, d5
   12930:	vmulne.f64	d7, d5, d6
   12934:	b	12728 <fputs@plt+0x1684>
   12938:	vldr	d5, [pc, #72]	; 12988 <fputs@plt+0x18e4>
   1293c:	mov	r1, #22
   12940:	vldr	d7, [pc, #72]	; 12990 <fputs@plt+0x18ec>
   12944:	b	1290c <fputs@plt+0x1868>
   12948:	vmul.f64	d5, d5, d7
   1294c:	sub	fp, fp, #22
   12950:	b	12920 <fputs@plt+0x187c>
   12954:	mov	r0, r6
   12958:	mov	r1, r7
   1295c:	bl	6ee78 <fputs@plt+0x5ddd4>
   12960:	vmov	d7, r0, r1
   12964:	b	12728 <fputs@plt+0x1684>
   12968:	orrs	r3, r6, r7
   1296c:	beq	12710 <fputs@plt+0x166c>
   12970:	add	r1, pc, #40	; 0x28
   12974:	ldrd	r0, [r1]
   12978:	mov	r2, #10
   1297c:	b	127dc <fputs@plt+0x1738>
   12980:	strbhi	ip, [fp, #2208]!	; 0x8a0
   12984:	svcvc	0x00e1ccf3
   12988:	andeq	r0, r0, r0
   1298c:	svccc	0x00f00000	; IMB
   12990:	andeq	r0, r0, r0
   12994:	eormi	r0, r4, r0
   12998:			; <UNDEFINED> instruction: 0x064dd592
   1299c:	strmi	pc, [r0], #207	; 0xcf
   129a0:	stclgt	12, cr12, [ip], {203}	; 0xcb
   129a4:	stcleq	12, cr12, [ip], {204}	; 0xcc
   129a8:	cmp	r3, #1
   129ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129b0:	mov	ip, r0
   129b4:	mov	r5, r1
   129b8:	sub	sp, sp, #20
   129bc:	rsbne	r1, r3, #3
   129c0:	bne	129d4 <fputs@plt+0x1930>
   129c4:	add	r2, r0, r2
   129c8:	mov	sl, #0
   129cc:	b	12a0c <fputs@plt+0x1968>
   129d0:	add	r1, r1, #2
   129d4:	cmp	r1, r2
   129d8:	bge	129e8 <fputs@plt+0x1944>
   129dc:	ldrb	r0, [ip, r1]
   129e0:	cmp	r0, #0
   129e4:	beq	129d0 <fputs@plt+0x192c>
   129e8:	cmp	r1, r2
   129ec:	sub	r2, r3, #3
   129f0:	add	r2, r2, r1
   129f4:	and	r3, r3, #1
   129f8:	add	r2, ip, r2
   129fc:	movge	sl, #0
   12a00:	add	ip, ip, r3
   12a04:	movlt	sl, #1
   12a08:	mov	r3, #2
   12a0c:	ldr	r4, [pc, #444]	; 12bd0 <fputs@plt+0x1b2c>
   12a10:	b	12a18 <fputs@plt+0x1974>
   12a14:	add	ip, ip, r3
   12a18:	cmp	ip, r2
   12a1c:	bcs	12b58 <fputs@plt+0x1ab4>
   12a20:	ldrb	r1, [ip]
   12a24:	add	r0, r4, r1
   12a28:	ldrb	lr, [r0, #320]	; 0x140
   12a2c:	ands	lr, lr, #1
   12a30:	bne	12a14 <fputs@plt+0x1970>
   12a34:	cmp	r1, #45	; 0x2d
   12a38:	addeq	r6, ip, r3
   12a3c:	moveq	lr, #1
   12a40:	beq	12a50 <fputs@plt+0x19ac>
   12a44:	cmp	r1, #43	; 0x2b
   12a48:	addeq	r6, ip, r3
   12a4c:	movne	r6, ip
   12a50:	mov	ip, r6
   12a54:	cmp	ip, r2
   12a58:	bcs	12a68 <fputs@plt+0x19c4>
   12a5c:	ldrb	r1, [ip]
   12a60:	cmp	r1, #48	; 0x30
   12a64:	beq	12b50 <fputs@plt+0x1aac>
   12a68:	mov	r7, #0
   12a6c:	mov	r8, #0
   12a70:	mov	r4, r7
   12a74:	mov	r9, #0
   12a78:	mov	fp, #10
   12a7c:	add	r1, r4, ip
   12a80:	str	ip, [sp, #8]
   12a84:	cmp	r2, r1
   12a88:	str	r1, [sp, #12]
   12a8c:	bls	12aa0 <fputs@plt+0x19fc>
   12a90:	ldrb	r7, [ip, r4]
   12a94:	sub	r1, r7, #48	; 0x30
   12a98:	cmp	r1, #9
   12a9c:	bls	12b64 <fputs@plt+0x1ac0>
   12aa0:	cmp	r8, #0
   12aa4:	sbcs	r1, r9, #0
   12aa8:	bge	12b90 <fputs@plt+0x1aec>
   12aac:	cmp	lr, #0
   12ab0:	mvneq	r0, #0
   12ab4:	mvneq	r1, #-2147483648	; 0x80000000
   12ab8:	movne	r0, #0
   12abc:	movne	r1, #-2147483648	; 0x80000000
   12ac0:	strd	r0, [r5]
   12ac4:	ldr	r1, [sp, #12]
   12ac8:	cmp	r7, #0
   12acc:	cmpne	r2, r1
   12ad0:	bhi	12bc8 <fputs@plt+0x1b24>
   12ad4:	cmp	r4, #0
   12ad8:	cmpeq	ip, r6
   12adc:	beq	12bc8 <fputs@plt+0x1b24>
   12ae0:	mov	r2, #19
   12ae4:	mul	r2, r2, r3
   12ae8:	cmp	r2, r4
   12aec:	movge	r0, sl
   12af0:	orrlt	r0, sl, #1
   12af4:	cmp	r0, #0
   12af8:	bne	12bc8 <fputs@plt+0x1b24>
   12afc:	cmp	r2, r4
   12b00:	bgt	12b48 <fputs@plt+0x1aa4>
   12b04:	ldr	r2, [pc, #200]	; 12bd4 <fputs@plt+0x1b30>
   12b08:	mov	sl, r0
   12b0c:	mov	r4, #10
   12b10:	cmp	sl, #17
   12b14:	cmple	r0, #0
   12b18:	beq	12ba8 <fputs@plt+0x1b04>
   12b1c:	cmp	r0, #0
   12b20:	moveq	r2, #18
   12b24:	muleq	r3, r2, r3
   12b28:	ldrbeq	r0, [ip, r3]
   12b2c:	subeq	r0, r0, #56	; 0x38
   12b30:	cmp	r0, #0
   12b34:	movlt	r0, #0
   12b38:	blt	12b48 <fputs@plt+0x1aa4>
   12b3c:	bne	12bc8 <fputs@plt+0x1b24>
   12b40:	cmp	lr, #0
   12b44:	moveq	r0, #2
   12b48:	add	sp, sp, #20
   12b4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b50:	add	ip, ip, r3
   12b54:	b	12a54 <fputs@plt+0x19b0>
   12b58:	mov	r6, ip
   12b5c:	mov	lr, #0
   12b60:	b	12a68 <fputs@plt+0x19c4>
   12b64:	umull	r0, r1, r8, fp
   12b68:	add	r4, r4, r3
   12b6c:	mla	r1, fp, r9, r1
   12b70:	subs	r8, r0, #48	; 0x30
   12b74:	str	r8, [sp]
   12b78:	sbc	r1, r1, #0
   12b7c:	str	r1, [sp, #4]
   12b80:	ldrd	r8, [sp]
   12b84:	adds	r8, r8, r7
   12b88:	adc	r9, r9, #0
   12b8c:	b	12a7c <fputs@plt+0x19d8>
   12b90:	cmp	lr, #0
   12b94:	beq	12ba0 <fputs@plt+0x1afc>
   12b98:	rsbs	r8, r8, #0
   12b9c:	rsc	r9, r9, #0
   12ba0:	strd	r8, [r5]
   12ba4:	b	12ac4 <fputs@plt+0x1a20>
   12ba8:	ldr	r0, [sp, #8]
   12bac:	ldrb	r1, [r0], r3
   12bb0:	str	r0, [sp, #8]
   12bb4:	ldrb	r0, [r2, sl]
   12bb8:	add	sl, sl, #1
   12bbc:	sub	r1, r1, r0
   12bc0:	mul	r0, r4, r1
   12bc4:	b	12b10 <fputs@plt+0x1a6c>
   12bc8:	mov	r0, #1
   12bcc:	b	12b48 <fputs@plt+0x1aa4>
   12bd0:	muleq	r7, r0, r4
   12bd4:	andeq	r4, r7, r0, lsl #25
   12bd8:	mov	r1, #0
   12bdc:	push	{r4, r5, r6, r7, r8, r9, lr}
   12be0:	and	r5, r3, #-16777216	; 0xff000000
   12be4:	mov	r4, r1
   12be8:	sub	sp, sp, #20
   12bec:	mov	r9, r3
   12bf0:	orrs	r3, r4, r5
   12bf4:	addeq	r5, sp, #4
   12bf8:	mov	ip, r0
   12bfc:	mov	r8, r2
   12c00:	moveq	lr, r5
   12c04:	mvneq	r7, #127	; 0x7f
   12c08:	beq	12c50 <fputs@plt+0x1bac>
   12c0c:	mov	r1, r0
   12c10:	lsr	r3, r9, #8
   12c14:	mvn	lr, #127	; 0x7f
   12c18:	strb	r2, [r1, #8]!
   12c1c:	lsr	r2, r2, #8
   12c20:	orr	r2, r2, r9, lsl #24
   12c24:	orr	r0, lr, r2
   12c28:	lsr	r2, r2, #7
   12c2c:	strb	r0, [r1, #-1]!
   12c30:	cmp	r1, ip
   12c34:	orr	r2, r2, r3, lsl #25
   12c38:	lsr	r3, r3, #7
   12c3c:	bne	12c24 <fputs@plt+0x1b80>
   12c40:	mov	r0, #9
   12c44:	add	sp, sp, #20
   12c48:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12c4c:	mov	r1, r0
   12c50:	orr	r4, r7, r8
   12c54:	lsr	r6, r9, #7
   12c58:	add	r0, r1, #1
   12c5c:	strb	r4, [r5], #1
   12c60:	lsr	r4, r8, #7
   12c64:	orr	r4, r4, r9, lsl #25
   12c68:	mov	r9, r6
   12c6c:	mov	r8, r4
   12c70:	orrs	r3, r8, r9
   12c74:	bne	12c4c <fputs@plt+0x1ba8>
   12c78:	ldrb	r3, [sp, #4]
   12c7c:	sub	r2, ip, #1
   12c80:	and	r3, r3, #127	; 0x7f
   12c84:	strb	r3, [sp, #4]
   12c88:	add	r3, lr, r1
   12c8c:	add	r1, ip, r1
   12c90:	ldrb	ip, [r3], #-1
   12c94:	strb	ip, [r2, #1]!
   12c98:	cmp	r2, r1
   12c9c:	bne	12c90 <fputs@plt+0x1bec>
   12ca0:	b	12c44 <fputs@plt+0x1ba0>
   12ca4:	ldrb	ip, [r0]
   12ca8:	tst	ip, #128	; 0x80
   12cac:	bne	12cc4 <fputs@plt+0x1c20>
   12cb0:	uxtb	r2, ip
   12cb4:	mov	r3, #0
   12cb8:	mov	r0, #1
   12cbc:	strd	r2, [r1]
   12cc0:	bx	lr
   12cc4:	ldrb	r2, [r0, #1]
   12cc8:	tst	r2, #128	; 0x80
   12ccc:	bne	12ce8 <fputs@plt+0x1c44>
   12cd0:	and	ip, ip, #127	; 0x7f
   12cd4:	mov	r3, #0
   12cd8:	orr	r2, r2, ip, lsl #7
   12cdc:	mov	r0, #2
   12ce0:	strd	r2, [r1]
   12ce4:	bx	lr
   12ce8:	push	{r4, r5, r6, lr}
   12cec:	ldrb	lr, [r0, #2]
   12cf0:	ldr	r4, [pc, #296]	; 12e20 <fputs@plt+0x1d7c>
   12cf4:	orr	lr, lr, ip, lsl #14
   12cf8:	and	ip, lr, r4
   12cfc:	ands	lr, lr, #128	; 0x80
   12d00:	bne	12d18 <fputs@plt+0x1c74>
   12d04:	and	r2, r2, #127	; 0x7f
   12d08:	mov	r0, #3
   12d0c:	orr	ip, ip, r2, lsl #7
   12d10:	stm	r1, {ip, lr}
   12d14:	pop	{r4, r5, r6, pc}
   12d18:	ldrb	lr, [r0, #3]
   12d1c:	orr	r2, lr, r2, lsl #14
   12d20:	and	r3, r2, r4
   12d24:	ands	r2, r2, #128	; 0x80
   12d28:	bne	12d40 <fputs@plt+0x1c9c>
   12d2c:	orr	r3, r3, ip, lsl #7
   12d30:	mov	r0, #4
   12d34:	str	r3, [r1]
   12d38:	str	r2, [r1, #4]
   12d3c:	pop	{r4, r5, r6, pc}
   12d40:	ldrb	lr, [r0, #4]
   12d44:	orr	r6, lr, ip, lsl #14
   12d48:	tst	r6, #128	; 0x80
   12d4c:	bne	12d64 <fputs@plt+0x1cc0>
   12d50:	lsr	ip, ip, #18
   12d54:	mov	r0, #5
   12d58:	orr	r3, r6, r3, lsl #7
   12d5c:	stm	r1, {r3, ip}
   12d60:	pop	{r4, r5, r6, pc}
   12d64:	ldrb	r2, [r0, #5]
   12d68:	orr	ip, r3, ip, lsl #7
   12d6c:	orr	r5, r2, r3, lsl #14
   12d70:	tst	r5, #128	; 0x80
   12d74:	bne	12d94 <fputs@plt+0x1cf0>
   12d78:	ldr	r2, [pc, #164]	; 12e24 <fputs@plt+0x1d80>
   12d7c:	lsr	ip, ip, #18
   12d80:	mov	r0, #6
   12d84:	and	r2, r2, r6, lsl #7
   12d88:	orr	r2, r5, r2
   12d8c:	stm	r1, {r2, ip}
   12d90:	pop	{r4, r5, r6, pc}
   12d94:	ldrb	r3, [r0, #6]
   12d98:	orr	r3, r3, r6, lsl #14
   12d9c:	tst	r3, #128	; 0x80
   12da0:	bne	12dc8 <fputs@plt+0x1d24>
   12da4:	ldr	r2, [pc, #120]	; 12e24 <fputs@plt+0x1d80>
   12da8:	bic	r3, r3, #266338304	; 0xfe00000
   12dac:	lsr	ip, ip, #11
   12db0:	bic	r3, r3, #16256	; 0x3f80
   12db4:	mov	r0, #7
   12db8:	and	r2, r2, r5, lsl #7
   12dbc:	orr	r3, r2, r3
   12dc0:	stm	r1, {r3, ip}
   12dc4:	pop	{r4, r5, r6, pc}
   12dc8:	ldrb	r2, [r0, #7]
   12dcc:	and	r3, r3, r4
   12dd0:	orr	r2, r2, r5, lsl #14
   12dd4:	tst	r2, #128	; 0x80
   12dd8:	bne	12df8 <fputs@plt+0x1d54>
   12ddc:	bic	r2, r2, #266338304	; 0xfe00000
   12de0:	lsr	ip, ip, #4
   12de4:	mov	r0, #8
   12de8:	bic	r2, r2, #16256	; 0x3f80
   12dec:	orr	r3, r2, r3, lsl #7
   12df0:	stm	r1, {r3, ip}
   12df4:	pop	{r4, r5, r6, pc}
   12df8:	ldr	r4, [pc, #40]	; 12e28 <fputs@plt+0x1d84>
   12dfc:	ubfx	lr, lr, #3, #4
   12e00:	orr	ip, lr, ip, lsl #4
   12e04:	and	r2, r4, r2, lsl #8
   12e08:	orr	r3, r2, r3, lsl #15
   12e0c:	ldrb	r2, [r0, #8]
   12e10:	mov	r0, #9
   12e14:	orr	r3, r2, r3
   12e18:	stm	r1, {r3, ip}
   12e1c:	pop	{r4, r5, r6, pc}
   12e20:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   12e24:	svceq	0x00e03f80
   12e28:	svcne	0x00c07f00
   12e2c:	ubfx	r3, r0, #6, #1
   12e30:	add	r0, r0, r3, lsl #3
   12e34:	add	r0, r0, r3
   12e38:	and	r0, r0, #15
   12e3c:	bx	lr
   12e40:	push	{r4, r5, r6, r7, r8, lr}
   12e44:	ldrb	r3, [r0]
   12e48:	cmp	r3, #45	; 0x2d
   12e4c:	addeq	r0, r0, #1
   12e50:	moveq	r3, #1
   12e54:	beq	12e98 <fputs@plt+0x1df4>
   12e58:	cmp	r3, #43	; 0x2b
   12e5c:	addeq	r0, r0, #1
   12e60:	beq	12f5c <fputs@plt+0x1eb8>
   12e64:	cmp	r3, #48	; 0x30
   12e68:	bne	12f5c <fputs@plt+0x1eb8>
   12e6c:	ldrb	r3, [r0, #1]
   12e70:	and	r3, r3, #223	; 0xdf
   12e74:	cmp	r3, #88	; 0x58
   12e78:	bne	12f5c <fputs@plt+0x1eb8>
   12e7c:	ldrb	r3, [r0, #2]
   12e80:	ldr	r5, [pc, #256]	; 12f88 <fputs@plt+0x1ee4>
   12e84:	add	r3, r5, r3
   12e88:	ldrb	r3, [r3, #320]	; 0x140
   12e8c:	ands	r3, r3, #8
   12e90:	addne	r0, r0, #2
   12e94:	bne	12efc <fputs@plt+0x1e58>
   12e98:	mov	r2, r0
   12e9c:	ldrb	ip, [r2], #1
   12ea0:	cmp	ip, #48	; 0x30
   12ea4:	beq	12f64 <fputs@plt+0x1ec0>
   12ea8:	sub	ip, r0, #1
   12eac:	mov	r4, #0
   12eb0:	add	r0, r0, #10
   12eb4:	mov	r5, #0
   12eb8:	mov	lr, #10
   12ebc:	ldrb	r2, [ip, #1]!
   12ec0:	sub	r2, r2, #48	; 0x30
   12ec4:	cmp	r2, #9
   12ec8:	bls	12f6c <fputs@plt+0x1ec8>
   12ecc:	subs	r6, r4, r3
   12ed0:	sbc	r7, r5, r3, asr #31
   12ed4:	cmp	r6, #-2147483648	; 0x80000000
   12ed8:	sbcs	r2, r7, #0
   12edc:	bge	12f34 <fputs@plt+0x1e90>
   12ee0:	cmp	r3, #0
   12ee4:	beq	12ef0 <fputs@plt+0x1e4c>
   12ee8:	rsbs	r4, r4, #0
   12eec:	rsc	r5, r5, #0
   12ef0:	str	r4, [r1]
   12ef4:	b	12f54 <fputs@plt+0x1eb0>
   12ef8:	mov	r0, r3
   12efc:	mov	r3, r0
   12f00:	ldrb	r2, [r3], #1
   12f04:	cmp	r2, #48	; 0x30
   12f08:	beq	12ef8 <fputs@plt+0x1e54>
   12f0c:	sub	r6, r0, #1
   12f10:	add	r2, r0, #8
   12f14:	mov	r4, #0
   12f18:	ldrb	r0, [r6, #1]!
   12f1c:	add	r3, r5, r0
   12f20:	ldrb	r3, [r3, #320]	; 0x140
   12f24:	ands	r3, r3, #8
   12f28:	beq	12f48 <fputs@plt+0x1ea4>
   12f2c:	cmp	r2, r6
   12f30:	bne	12f3c <fputs@plt+0x1e98>
   12f34:	mov	r0, #0
   12f38:	pop	{r4, r5, r6, r7, r8, pc}
   12f3c:	bl	12e2c <fputs@plt+0x1d88>
   12f40:	add	r4, r0, r4, lsl #4
   12f44:	b	12f18 <fputs@plt+0x1e74>
   12f48:	cmp	r4, #0
   12f4c:	strge	r4, [r1]
   12f50:	blt	12f34 <fputs@plt+0x1e90>
   12f54:	mov	r0, #1
   12f58:	pop	{r4, r5, r6, r7, r8, pc}
   12f5c:	mov	r3, #0
   12f60:	b	12e98 <fputs@plt+0x1df4>
   12f64:	mov	r0, r2
   12f68:	b	12e98 <fputs@plt+0x1df4>
   12f6c:	umull	r6, r7, r4, lr
   12f70:	mla	r7, lr, r5, r7
   12f74:	adds	r4, r6, r2
   12f78:	adc	r5, r7, r2, asr #31
   12f7c:	cmp	r0, ip
   12f80:	bne	12ebc <fputs@plt+0x1e18>
   12f84:	b	12f34 <fputs@plt+0x1e90>
   12f88:	muleq	r7, r0, r4
   12f8c:	mov	r3, #0
   12f90:	push	{r0, r1, r2, lr}
   12f94:	cmp	r0, r3
   12f98:	str	r3, [sp, #4]
   12f9c:	beq	12fa8 <fputs@plt+0x1f04>
   12fa0:	add	r1, sp, #4
   12fa4:	bl	12e40 <fputs@plt+0x1d9c>
   12fa8:	ldr	r0, [sp, #4]
   12fac:	add	sp, sp, #12
   12fb0:	pop	{pc}		; (ldr pc, [sp], #4)
   12fb4:	cmp	r2, #0
   12fb8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fbc:	strd	r2, [sp]
   12fc0:	sbcs	r3, r3, #0
   12fc4:	ldrd	r4, [r0]
   12fc8:	blt	1301c <fputs@plt+0x1f78>
   12fcc:	cmp	r4, #1
   12fd0:	sbcs	r3, r5, #0
   12fd4:	blt	12ffc <fputs@plt+0x1f58>
   12fd8:	mvn	r1, #0
   12fdc:	mvn	r3, #-2147483648	; 0x80000000
   12fe0:	subs	sl, r1, r4
   12fe4:	sbc	fp, r3, r5
   12fe8:	ldrd	r2, [sp]
   12fec:	cmp	sl, r2
   12ff0:	sbcs	r3, fp, r3
   12ff4:	movlt	r0, #1
   12ff8:	blt	13014 <fputs@plt+0x1f70>
   12ffc:	ldr	r3, [sp]
   13000:	adds	r2, r4, r3
   13004:	ldr	r3, [sp, #4]
   13008:	adc	r3, r5, r3
   1300c:	strd	r2, [r0]
   13010:	mov	r0, #0
   13014:	add	sp, sp, #12
   13018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1301c:	cmp	r4, #0
   13020:	sbcs	r3, r5, #0
   13024:	bge	12ffc <fputs@plt+0x1f58>
   13028:	ldr	r3, [sp]
   1302c:	mov	r1, #1
   13030:	subs	r6, r1, r4
   13034:	rsc	r7, r5, #-2147483648	; 0x80000000
   13038:	adds	r8, r3, r1
   1303c:	ldr	r3, [sp, #4]
   13040:	adc	r9, r3, #0
   13044:	cmp	r8, r6
   13048:	sbcs	r3, r9, r7
   1304c:	b	12ff4 <fputs@plt+0x1f50>
   13050:	cmp	r0, #0
   13054:	bxge	lr
   13058:	cmp	r0, #-2147483648	; 0x80000000
   1305c:	rsbne	r0, r0, #0
   13060:	mvneq	r0, #-2147483648	; 0x80000000
   13064:	bx	lr
   13068:	cmp	r1, #0
   1306c:	cmpeq	r0, #7
   13070:	bhi	13114 <fputs@plt+0x2070>
   13074:	cmp	r1, #0
   13078:	cmpeq	r0, #1
   1307c:	bls	1311c <fputs@plt+0x2078>
   13080:	mov	r3, #40	; 0x28
   13084:	adds	r0, r0, r0
   13088:	sub	r3, r3, #10
   1308c:	adc	r1, r1, r1
   13090:	sxth	r3, r3
   13094:	cmp	r1, #0
   13098:	cmpeq	r0, #7
   1309c:	bls	13084 <fputs@plt+0x1fe0>
   130a0:	ldr	r2, [pc, #124]	; 13124 <fputs@plt+0x2080>
   130a4:	and	r0, r0, #7
   130a8:	sub	r3, r3, #10
   130ac:	lsl	r0, r0, #1
   130b0:	ldrh	r0, [r2, r0]
   130b4:	add	r3, r0, r3
   130b8:	sxth	r0, r3
   130bc:	bx	lr
   130c0:	lsr	r2, r0, #4
   130c4:	add	r3, r3, #40	; 0x28
   130c8:	lsr	ip, r1, #4
   130cc:	sxth	r3, r3
   130d0:	orr	r2, r2, r1, lsl #28
   130d4:	mov	r1, ip
   130d8:	mov	r0, r2
   130dc:	cmp	r1, #0
   130e0:	cmpeq	r0, #255	; 0xff
   130e4:	bhi	130c0 <fputs@plt+0x201c>
   130e8:	cmp	r1, #0
   130ec:	cmpeq	r0, #15
   130f0:	bls	130a0 <fputs@plt+0x1ffc>
   130f4:	lsr	r2, r0, #1
   130f8:	add	r3, r3, #10
   130fc:	lsr	ip, r1, #1
   13100:	sxth	r3, r3
   13104:	orr	r2, r2, r1, lsl #31
   13108:	mov	r1, ip
   1310c:	mov	r0, r2
   13110:	b	130e8 <fputs@plt+0x2044>
   13114:	mov	r3, #40	; 0x28
   13118:	b	130dc <fputs@plt+0x2038>
   1311c:	mov	r0, #0
   13120:	bx	lr
   13124:	ldrdeq	r1, [r7], -r0
   13128:	ldr	r1, [pc, #40]	; 13158 <fputs@plt+0x20b4>
   1312c:	mov	r3, #0
   13130:	ldrb	r2, [r0], #1
   13134:	cmp	r2, #0
   13138:	bne	13144 <fputs@plt+0x20a0>
   1313c:	mov	r0, r3
   13140:	bx	lr
   13144:	add	r2, r1, r2
   13148:	ldrb	r2, [r2, #64]	; 0x40
   1314c:	eor	r2, r2, r3, lsl #3
   13150:	eor	r3, r3, r2
   13154:	b	13130 <fputs@plt+0x208c>
   13158:	muleq	r7, r0, r4
   1315c:	push	{r4, r5, r6, r7, r8, lr}
   13160:	mov	r4, r0
   13164:	mov	r7, r1
   13168:	mov	r8, r2
   1316c:	ldr	r6, [r0, #12]
   13170:	cmp	r6, #0
   13174:	moveq	r0, r6
   13178:	ldrdeq	r4, [r4, #4]
   1317c:	beq	131a0 <fputs@plt+0x20fc>
   13180:	mov	r0, r1
   13184:	bl	13128 <fputs@plt+0x2084>
   13188:	ldr	r3, [r4]
   1318c:	udiv	r2, r0, r3
   13190:	mls	r0, r2, r3, r0
   13194:	add	r3, r6, r0, lsl #3
   13198:	ldr	r4, [r6, r0, lsl #3]
   1319c:	ldr	r5, [r3, #4]
   131a0:	str	r0, [r8]
   131a4:	cmp	r4, #0
   131a8:	bne	131b8 <fputs@plt+0x2114>
   131ac:	mov	r5, r4
   131b0:	mov	r0, r5
   131b4:	pop	{r4, r5, r6, r7, r8, pc}
   131b8:	mov	r1, r7
   131bc:	ldr	r0, [r5, #12]
   131c0:	sub	r4, r4, #1
   131c4:	bl	1233c <fputs@plt+0x1298>
   131c8:	cmp	r0, #0
   131cc:	beq	131b0 <fputs@plt+0x210c>
   131d0:	ldr	r5, [r5]
   131d4:	b	131a4 <fputs@plt+0x2100>
   131d8:	push	{r0, r1, r2, lr}
   131dc:	add	r2, sp, #4
   131e0:	bl	1315c <fputs@plt+0x20b8>
   131e4:	cmp	r0, #0
   131e8:	ldrne	r0, [r0, #8]
   131ec:	add	sp, sp, #12
   131f0:	pop	{pc}		; (ldr pc, [sp], #4)
   131f4:	ldr	r3, [r0, #8]
   131f8:	cmp	r3, #0
   131fc:	beq	13250 <fputs@plt+0x21ac>
   13200:	ldr	r3, [pc, #80]	; 13258 <fputs@plt+0x21b4>
   13204:	push	{r4, lr}
   13208:	sub	sp, sp, #104	; 0x68
   1320c:	mov	r4, r0
   13210:	mov	r1, sp
   13214:	ldr	r0, [r0, #32]
   13218:	ldr	r3, [r3, #324]	; 0x144
   1321c:	blx	r3
   13220:	cmp	r0, #0
   13224:	movne	r0, #1
   13228:	bne	13248 <fputs@plt+0x21a4>
   1322c:	ldr	r3, [r4, #8]
   13230:	ldrd	r0, [r3, #8]
   13234:	ldrd	r2, [sp, #96]	; 0x60
   13238:	cmp	r1, r3
   1323c:	cmpeq	r0, r2
   13240:	movne	r0, #1
   13244:	moveq	r0, #0
   13248:	add	sp, sp, #104	; 0x68
   1324c:	pop	{r4, pc}
   13250:	mov	r0, r3
   13254:	bx	lr
   13258:	andeq	sl, r8, r0, lsr #2
   1325c:	mov	r0, #0
   13260:	str	r0, [r1]
   13264:	bx	lr
   13268:	mov	r0, #0
   1326c:	bx	lr
   13270:	ldr	r3, [pc, #40]	; 132a0 <fputs@plt+0x21fc>
   13274:	push	{r4, lr}
   13278:	mov	r4, r1
   1327c:	mov	r1, #0
   13280:	ldr	r0, [r0, #24]
   13284:	ldr	r3, [r3, #300]	; 0x12c
   13288:	blx	r3
   1328c:	clz	r0, r0
   13290:	lsr	r0, r0, #5
   13294:	str	r0, [r4]
   13298:	mov	r0, #0
   1329c:	pop	{r4, pc}
   132a0:	andeq	sl, r8, r0, lsr #2
   132a4:	mov	r0, #4096	; 0x1000
   132a8:	bx	lr
   132ac:	ldrh	r3, [r0, #18]
   132b0:	tst	r3, #16
   132b4:	movne	r0, #4096	; 0x1000
   132b8:	moveq	r0, #0
   132bc:	bx	lr
   132c0:	ldr	r3, [pc, #24]	; 132e0 <fputs@plt+0x223c>
   132c4:	push	{r4, lr}
   132c8:	ldr	r3, [r3, #576]	; 0x240
   132cc:	blx	r3
   132d0:	cmp	r0, #32768	; 0x8000
   132d4:	asrge	r0, r0, #15
   132d8:	movlt	r0, #1
   132dc:	pop	{r4, pc}
   132e0:	andeq	sl, r8, r0, lsr #2
   132e4:	push	{r4, lr}
   132e8:	mov	r4, r0
   132ec:	ldr	r0, [r0, #72]	; 0x48
   132f0:	cmp	r0, #0
   132f4:	popeq	{r4, pc}
   132f8:	ldr	r3, [pc, #36]	; 13324 <fputs@plt+0x2280>
   132fc:	ldr	r1, [r4, #56]	; 0x38
   13300:	ldr	r3, [r3, #552]	; 0x228
   13304:	blx	r3
   13308:	mov	r3, #0
   1330c:	mov	r2, #0
   13310:	str	r3, [r4, #72]	; 0x48
   13314:	mov	r3, #0
   13318:	strd	r2, [r4, #48]	; 0x30
   1331c:	strd	r2, [r4, #56]	; 0x38
   13320:	pop	{r4, pc}
   13324:	andeq	sl, r8, r0, lsr #2
   13328:	push	{r4, lr}
   1332c:	ldr	r3, [sp, #8]
   13330:	cmp	r3, #0
   13334:	beq	1334c <fputs@plt+0x22a8>
   13338:	ldr	r3, [r0, #44]	; 0x2c
   1333c:	sub	r3, r3, #1
   13340:	str	r3, [r0, #44]	; 0x2c
   13344:	mov	r0, #0
   13348:	pop	{r4, pc}
   1334c:	bl	132e4 <fputs@plt+0x2240>
   13350:	b	13344 <fputs@plt+0x22a0>
   13354:	ldr	r0, [pc]	; 1335c <fputs@plt+0x22b8>
   13358:	bx	lr
   1335c:	andeq	r1, r7, r0, ror #13
   13360:	ldr	r0, [pc]	; 13368 <fputs@plt+0x22c4>
   13364:	bx	lr
   13368:	andeq	r1, r7, ip, lsr #14
   1336c:	ldr	r0, [pc]	; 13374 <fputs@plt+0x22d0>
   13370:	bx	lr
   13374:	andeq	r1, r7, r8, ror r7
   13378:	ldr	r3, [r0]
   1337c:	sub	r1, r1, #1
   13380:	cmp	r3, r1
   13384:	bhi	133a8 <fputs@plt+0x2304>
   13388:	mov	r0, #0
   1338c:	bx	lr
   13390:	udiv	r3, r1, r2
   13394:	add	r0, r0, r3, lsl #2
   13398:	mls	r1, r2, r3, r1
   1339c:	ldr	r0, [r0, #12]
   133a0:	cmp	r0, #0
   133a4:	bxeq	lr
   133a8:	ldr	r2, [r0, #8]
   133ac:	cmp	r2, #0
   133b0:	bne	13390 <fputs@plt+0x22ec>
   133b4:	ldr	r3, [r0]
   133b8:	cmp	r3, #4000	; 0xfa0
   133bc:	addhi	ip, r1, #1
   133c0:	movhi	r2, #125	; 0x7d
   133c4:	bhi	133ec <fputs@plt+0x2348>
   133c8:	add	r0, r0, r1, lsr #3
   133cc:	and	r1, r1, #7
   133d0:	ldrb	r0, [r0, #12]
   133d4:	asr	r0, r0, r1
   133d8:	and	r0, r0, #1
   133dc:	bx	lr
   133e0:	cmp	r3, ip
   133e4:	beq	13408 <fputs@plt+0x2364>
   133e8:	add	r1, r1, #1
   133ec:	udiv	r3, r1, r2
   133f0:	mls	r1, r2, r3, r1
   133f4:	add	r3, r0, r1, lsl #2
   133f8:	ldr	r3, [r3, #12]
   133fc:	cmp	r3, #0
   13400:	bne	133e0 <fputs@plt+0x233c>
   13404:	b	13388 <fputs@plt+0x22e4>
   13408:	mov	r0, #1
   1340c:	bx	lr
   13410:	tst	r1, #1
   13414:	ldr	r3, [r0, #28]
   13418:	beq	13484 <fputs@plt+0x23e0>
   1341c:	ldr	r2, [r3, #8]
   13420:	ldr	ip, [r0, #36]	; 0x24
   13424:	cmp	r2, r0
   13428:	bne	1343c <fputs@plt+0x2398>
   1342c:	cmp	ip, #0
   13430:	mov	r2, ip
   13434:	bne	13588 <fputs@plt+0x24e4>
   13438:	str	ip, [r3, #8]
   1343c:	ldr	r2, [r0, #32]
   13440:	cmp	r2, #0
   13444:	strne	ip, [r2, #36]	; 0x24
   13448:	streq	ip, [r3, #4]
   1344c:	ldr	ip, [r0, #36]	; 0x24
   13450:	cmp	ip, #0
   13454:	strne	r2, [ip, #32]
   13458:	bne	13478 <fputs@plt+0x23d4>
   1345c:	cmp	r2, #0
   13460:	str	r2, [r3]
   13464:	bne	13478 <fputs@plt+0x23d4>
   13468:	ldrb	r2, [r3, #32]
   1346c:	cmp	r2, #0
   13470:	movne	r2, #2
   13474:	strbne	r2, [r3, #33]	; 0x21
   13478:	mov	r2, #0
   1347c:	str	r2, [r0, #32]
   13480:	str	r2, [r0, #36]	; 0x24
   13484:	tst	r1, #2
   13488:	bxeq	lr
   1348c:	ldr	r2, [r3]
   13490:	cmp	r2, #0
   13494:	str	r2, [r0, #32]
   13498:	strne	r0, [r2, #36]	; 0x24
   1349c:	bne	134b4 <fputs@plt+0x2410>
   134a0:	ldrb	r2, [r3, #32]
   134a4:	str	r0, [r3, #4]
   134a8:	cmp	r2, #0
   134ac:	movne	r2, #1
   134b0:	strbne	r2, [r3, #33]	; 0x21
   134b4:	ldr	r2, [r3, #8]
   134b8:	str	r0, [r3]
   134bc:	cmp	r2, #0
   134c0:	bxne	lr
   134c4:	ldrh	r2, [r0, #24]
   134c8:	tst	r2, #8
   134cc:	streq	r0, [r3, #8]
   134d0:	bx	lr
   134d4:	ldr	r2, [r2, #36]	; 0x24
   134d8:	cmp	r2, #0
   134dc:	beq	134ec <fputs@plt+0x2448>
   134e0:	ldrh	lr, [r2, #24]
   134e4:	tst	lr, #8
   134e8:	bne	134d4 <fputs@plt+0x2430>
   134ec:	str	r2, [r3, #8]
   134f0:	ldr	r2, [r0, #32]
   134f4:	cmp	r2, #0
   134f8:	strne	ip, [r2, #36]	; 0x24
   134fc:	streq	ip, [r3, #4]
   13500:	ldr	ip, [r0, #36]	; 0x24
   13504:	cmp	ip, #0
   13508:	strne	r2, [ip, #32]
   1350c:	bne	1352c <fputs@plt+0x2488>
   13510:	cmp	r2, #0
   13514:	str	r2, [r3]
   13518:	bne	1352c <fputs@plt+0x2488>
   1351c:	ldrb	r2, [r3, #32]
   13520:	cmp	r2, #0
   13524:	movne	r2, #2
   13528:	strbne	r2, [r3, #33]	; 0x21
   1352c:	mov	r2, #0
   13530:	tst	r1, #2
   13534:	str	r2, [r0, #32]
   13538:	str	r2, [r0, #36]	; 0x24
   1353c:	popeq	{pc}		; (ldreq pc, [sp], #4)
   13540:	ldr	r2, [r3]
   13544:	cmp	r2, #0
   13548:	str	r2, [r0, #32]
   1354c:	strne	r0, [r2, #36]	; 0x24
   13550:	bne	13568 <fputs@plt+0x24c4>
   13554:	ldrb	r2, [r3, #32]
   13558:	str	r0, [r3, #4]
   1355c:	cmp	r2, #0
   13560:	movne	r2, #1
   13564:	strbne	r2, [r3, #33]	; 0x21
   13568:	ldr	r2, [r3, #8]
   1356c:	str	r0, [r3]
   13570:	cmp	r2, #0
   13574:	popne	{pc}		; (ldrne pc, [sp], #4)
   13578:	ldrh	r2, [r0, #24]
   1357c:	tst	r2, #8
   13580:	streq	r0, [r3, #8]
   13584:	pop	{pc}		; (ldr pc, [sp], #4)
   13588:	push	{lr}		; (str lr, [sp, #-4]!)
   1358c:	b	134e0 <fputs@plt+0x243c>
   13590:	ldr	r3, [r0, #28]
   13594:	ldrb	r2, [r3, #32]
   13598:	cmp	r2, #0
   1359c:	bxeq	lr
   135a0:	push	{lr}		; (str lr, [sp, #-4]!)
   135a4:	ldr	r2, [pc, #24]	; 135c4 <fputs@plt+0x2520>
   135a8:	ldr	r1, [r0]
   135ac:	ldr	r0, [r3, #44]	; 0x2c
   135b0:	ldr	lr, [r2, #140]	; 0x8c
   135b4:	mov	r2, #0
   135b8:	mov	r3, lr
   135bc:	pop	{lr}		; (ldr lr, [sp], #4)
   135c0:	bx	r3
   135c4:	andeq	sl, r8, r0, lsr #2
   135c8:	mov	r3, r0
   135cc:	ldr	r0, [r0, #16]
   135d0:	cmp	r0, #0
   135d4:	bxge	lr
   135d8:	push	{r4, lr}
   135dc:	ldrd	r2, [r3, #24]
   135e0:	ldr	r1, [pc, #16]	; 135f8 <fputs@plt+0x2554>
   135e4:	add	r2, r2, r3
   135e8:	asr	r3, r2, #31
   135ec:	smull	r0, r1, r0, r1
   135f0:	bl	6eed8 <fputs@plt+0x5de34>
   135f4:	pop	{r4, pc}
   135f8:			; <UNDEFINED> instruction: 0xfffffc00
   135fc:	ldr	r1, [r0, #28]
   13600:	ldr	r3, [r1, #12]
   13604:	sub	r3, r3, #1
   13608:	str	r3, [r1, #12]
   1360c:	ldrh	r3, [r0, #26]
   13610:	sub	r3, r3, #1
   13614:	sxth	r3, r3
   13618:	cmp	r3, #0
   1361c:	strh	r3, [r0, #26]
   13620:	bxne	lr
   13624:	ldrh	r3, [r0, #24]
   13628:	tst	r3, #1
   1362c:	beq	13634 <fputs@plt+0x2590>
   13630:	b	13590 <fputs@plt+0x24ec>
   13634:	ldr	r3, [r0, #36]	; 0x24
   13638:	cmp	r3, #0
   1363c:	bxeq	lr
   13640:	mov	r1, #3
   13644:	b	13410 <fputs@plt+0x236c>
   13648:	ldrh	r3, [r0, #24]
   1364c:	push	{r4, lr}
   13650:	mov	r4, r0
   13654:	tst	r3, #2
   13658:	beq	13664 <fputs@plt+0x25c0>
   1365c:	mov	r1, #1
   13660:	bl	13410 <fputs@plt+0x236c>
   13664:	ldr	r1, [r4]
   13668:	ldr	r3, [r4, #28]
   1366c:	ldr	r2, [r3, #12]
   13670:	ldr	r0, [r3, #44]	; 0x2c
   13674:	sub	r2, r2, #1
   13678:	str	r2, [r3, #12]
   1367c:	ldr	r2, [pc, #16]	; 13694 <fputs@plt+0x25f0>
   13680:	ldr	lr, [r2, #140]	; 0x8c
   13684:	mov	r2, #1
   13688:	mov	r3, lr
   1368c:	pop	{r4, lr}
   13690:	bx	r3
   13694:	andeq	sl, r8, r0, lsr #2
   13698:	ldrh	r1, [r0, #24]
   1369c:	tst	r1, #33	; 0x21
   136a0:	bxeq	lr
   136a4:	bic	r3, r1, #32
   136a8:	tst	r1, #1
   136ac:	uxth	r3, r3
   136b0:	bne	136bc <fputs@plt+0x2618>
   136b4:	strh	r3, [r0, #24]
   136b8:	bx	lr
   136bc:	eor	r3, r3, #3
   136c0:	mov	r1, #2
   136c4:	strh	r3, [r0, #24]
   136c8:	b	13410 <fputs@plt+0x236c>
   136cc:	push	{r4, r5, r6, lr}
   136d0:	mov	r4, r0
   136d4:	mov	r5, r1
   136d8:	ldr	r3, [pc, #60]	; 1371c <fputs@plt+0x2678>
   136dc:	ldr	r0, [r0, #28]
   136e0:	ldr	r2, [r4, #20]
   136e4:	ldr	r6, [r3, #144]	; 0x90
   136e8:	mov	r3, r1
   136ec:	ldr	r1, [r4]
   136f0:	ldr	r0, [r0, #44]	; 0x2c
   136f4:	blx	r6
   136f8:	ldrh	r3, [r4, #24]
   136fc:	str	r5, [r4, #20]
   13700:	and	r3, r3, #10
   13704:	cmp	r3, #10
   13708:	popne	{r4, r5, r6, pc}
   1370c:	mov	r0, r4
   13710:	mov	r1, #3
   13714:	pop	{r4, r5, r6, lr}
   13718:	b	13410 <fputs@plt+0x236c>
   1371c:	andeq	sl, r8, r0, lsr #2
   13720:	sub	sp, sp, #40	; 0x28
   13724:	mov	r3, sp
   13728:	cmp	r0, #0
   1372c:	cmpne	r1, #0
   13730:	bne	1374c <fputs@plt+0x26a8>
   13734:	cmp	r0, #0
   13738:	movne	r1, r0
   1373c:	str	r1, [r3, #12]
   13740:	ldr	r0, [sp, #12]
   13744:	add	sp, sp, #40	; 0x28
   13748:	bx	lr
   1374c:	ldr	ip, [r0, #20]
   13750:	ldr	r2, [r1, #20]
   13754:	cmp	ip, r2
   13758:	strcc	r0, [r3, #12]
   1375c:	movcc	r3, r0
   13760:	strcs	r1, [r3, #12]
   13764:	movcs	r3, r1
   13768:	ldrcc	r0, [r0, #12]
   1376c:	ldrcs	r1, [r1, #12]
   13770:	b	13728 <fputs@plt+0x2684>
   13774:	ldr	r2, [r0, #20]
   13778:	ldr	r1, [r0, #24]
   1377c:	ldr	ip, [r0, #28]
   13780:	str	r1, [ip, #24]
   13784:	str	ip, [r1, #28]
   13788:	mov	r1, #0
   1378c:	str	r1, [r0, #24]
   13790:	str	r1, [r0, #28]
   13794:	mov	r1, #1
   13798:	strb	r1, [r0, #12]
   1379c:	ldr	r3, [r2, #36]	; 0x24
   137a0:	sub	r3, r3, #1
   137a4:	str	r3, [r2, #36]	; 0x24
   137a8:	bx	lr
   137ac:	ldr	r0, [r0, #40]	; 0x28
   137b0:	bx	lr
   137b4:	push	{r4, lr}
   137b8:	ldr	lr, [r0, #44]	; 0x2c
   137bc:	ldr	r4, [r0, #48]	; 0x30
   137c0:	udiv	ip, r2, lr
   137c4:	mls	r2, ip, lr, r2
   137c8:	add	r2, r4, r2, lsl #2
   137cc:	ldr	ip, [r2]
   137d0:	cmp	ip, r1
   137d4:	bne	13808 <fputs@plt+0x2764>
   137d8:	ldr	ip, [r1, #16]
   137dc:	str	ip, [r2]
   137e0:	udiv	r2, r3, lr
   137e4:	str	r3, [r1, #8]
   137e8:	mls	r2, lr, r2, r3
   137ec:	ldr	ip, [r4, r2, lsl #2]
   137f0:	str	ip, [r1, #16]
   137f4:	str	r1, [r4, r2, lsl #2]
   137f8:	ldr	r2, [r0, #32]
   137fc:	cmp	r2, r3
   13800:	strcc	r3, [r0, #32]
   13804:	pop	{r4, pc}
   13808:	add	r2, ip, #16
   1380c:	b	137cc <fputs@plt+0x2728>
   13810:	push	{r4, r5, r6, r7, lr}
   13814:	sub	sp, sp, #20
   13818:	mov	r3, sp
   1381c:	cmp	r0, #0
   13820:	cmpne	r1, #0
   13824:	bne	13840 <fputs@plt+0x279c>
   13828:	cmp	r0, #0
   1382c:	moveq	r0, r1
   13830:	str	r0, [r3, #8]
   13834:	ldr	r0, [sp, #8]
   13838:	add	sp, sp, #20
   1383c:	pop	{r4, r5, r6, r7, pc}
   13840:	ldrd	r4, [r0]
   13844:	ldrd	r6, [r1]
   13848:	cmp	r4, r6
   1384c:	sbcs	r2, r5, r7
   13850:	strlt	r0, [r3, #8]
   13854:	movlt	r3, r0
   13858:	blt	13874 <fputs@plt+0x27d0>
   1385c:	cmp	r6, r4
   13860:	sbcs	r2, r7, r5
   13864:	strlt	r1, [r3, #8]
   13868:	movlt	r3, r1
   1386c:	ldrlt	r1, [r1, #8]
   13870:	blt	1381c <fputs@plt+0x2778>
   13874:	ldr	r0, [r0, #8]
   13878:	b	1381c <fputs@plt+0x2778>
   1387c:	push	{r0, r1, r2, r4, r5, lr}
   13880:	mov	r4, r0
   13884:	mov	r5, r2
   13888:	ldr	r0, [r0, #12]
   1388c:	cmp	r0, #0
   13890:	moveq	r3, r1
   13894:	streq	r4, [r3]
   13898:	beq	138ac <fputs@plt+0x2808>
   1389c:	add	r2, sp, #4
   138a0:	bl	1387c <fputs@plt+0x27d8>
   138a4:	ldr	r3, [sp, #4]
   138a8:	str	r4, [r3, #8]
   138ac:	ldr	r0, [r4, #8]
   138b0:	cmp	r0, #0
   138b4:	streq	r4, [r5]
   138b8:	beq	138c8 <fputs@plt+0x2824>
   138bc:	mov	r2, r5
   138c0:	add	r1, r4, #8
   138c4:	bl	1387c <fputs@plt+0x27d8>
   138c8:	add	sp, sp, #12
   138cc:	pop	{r4, r5, pc}
   138d0:	ldr	r3, [r0]
   138d4:	cmp	r3, #0
   138d8:	beq	13948 <fputs@plt+0x28a4>
   138dc:	cmp	r1, #1
   138e0:	push	{r4, r5, r6, lr}
   138e4:	mov	r4, r0
   138e8:	bne	13908 <fputs@plt+0x2864>
   138ec:	ldr	r2, [r3, #8]
   138f0:	str	r2, [r0]
   138f4:	mov	r2, #0
   138f8:	str	r2, [r3, #8]
   138fc:	str	r2, [r3, #12]
   13900:	mov	r0, r3
   13904:	pop	{r4, r5, r6, pc}
   13908:	sub	r5, r1, #1
   1390c:	mov	r1, r5
   13910:	bl	138d0 <fputs@plt+0x282c>
   13914:	ldr	r6, [r4]
   13918:	mov	r3, r0
   1391c:	cmp	r6, #0
   13920:	beq	13900 <fputs@plt+0x285c>
   13924:	str	r3, [r6, #12]
   13928:	mov	r1, r5
   1392c:	mov	r0, r4
   13930:	ldr	r3, [r6, #8]
   13934:	str	r3, [r4]
   13938:	bl	138d0 <fputs@plt+0x282c>
   1393c:	mov	r3, r6
   13940:	str	r0, [r6, #8]
   13944:	b	13900 <fputs@plt+0x285c>
   13948:	mov	r0, r3
   1394c:	bx	lr
   13950:	ldr	r3, [r0, #8]
   13954:	push	{r0, r1, r2, r4, r5, lr}
   13958:	mov	r5, #1
   1395c:	str	r3, [sp, #4]
   13960:	mov	r3, #0
   13964:	str	r3, [r0, #8]
   13968:	str	r3, [r0, #12]
   1396c:	ldr	r4, [sp, #4]
   13970:	cmp	r4, #0
   13974:	bne	13980 <fputs@plt+0x28dc>
   13978:	add	sp, sp, #12
   1397c:	pop	{r4, r5, pc}
   13980:	ldr	r3, [r4, #8]
   13984:	mov	r1, r5
   13988:	add	r5, r5, #1
   1398c:	str	r0, [r4, #12]
   13990:	add	r0, sp, #4
   13994:	str	r3, [sp, #4]
   13998:	bl	138d0 <fputs@plt+0x282c>
   1399c:	str	r0, [r4, #8]
   139a0:	mov	r0, r4
   139a4:	b	1396c <fputs@plt+0x28c8>
   139a8:	push	{r4, r5, r6, lr}
   139ac:	mov	r4, r0
   139b0:	ldr	r0, [r0, #64]	; 0x40
   139b4:	ldr	r3, [r0]
   139b8:	cmp	r3, #0
   139bc:	beq	139ec <fputs@plt+0x2948>
   139c0:	ldrb	r2, [r4, #14]
   139c4:	mov	r5, r1
   139c8:	cmp	r2, #0
   139cc:	movne	r0, #0
   139d0:	bne	139dc <fputs@plt+0x2938>
   139d4:	ldr	r3, [r3, #32]
   139d8:	blx	r3
   139dc:	ldrb	r3, [r4, #18]
   139e0:	cmp	r3, #5
   139e4:	strbne	r5, [r4, #18]
   139e8:	pop	{r4, r5, r6, pc}
   139ec:	mov	r0, r3
   139f0:	pop	{r4, r5, r6, pc}
   139f4:	push	{r4, r5, r6, lr}
   139f8:	ldrd	r4, [r0, #80]	; 0x50
   139fc:	orrs	r3, r4, r5
   13a00:	beq	13a2c <fputs@plt+0x2988>
   13a04:	ldr	r6, [r0, #156]	; 0x9c
   13a08:	subs	r0, r4, #1
   13a0c:	mov	r3, #0
   13a10:	sbc	r1, r5, #0
   13a14:	mov	r2, r6
   13a18:	bl	6eed8 <fputs@plt+0x5de34>
   13a1c:	adds	r0, r0, #1
   13a20:	adc	r1, r1, #0
   13a24:	umull	r4, r5, r0, r6
   13a28:	mla	r5, r6, r1, r5
   13a2c:	mov	r0, r4
   13a30:	mov	r1, r5
   13a34:	pop	{r4, r5, r6, pc}
   13a38:	uxtb	r3, r1
   13a3c:	cmp	r3, #10
   13a40:	cmpne	r3, #13
   13a44:	moveq	r3, #6
   13a48:	streq	r1, [r0, #44]	; 0x2c
   13a4c:	strbeq	r3, [r0, #17]
   13a50:	mov	r0, r1
   13a54:	bx	lr
   13a58:	push	{r0, r1, r2, r4, r5, lr}
   13a5c:	mov	r3, r0
   13a60:	ldr	r0, [r0, #64]	; 0x40
   13a64:	ldr	r2, [r0]
   13a68:	cmp	r2, #0
   13a6c:	beq	13aa4 <fputs@plt+0x2a00>
   13a70:	ldr	r2, [r2]
   13a74:	cmp	r2, #2
   13a78:	ble	13aa4 <fputs@plt+0x2a00>
   13a7c:	ldrd	r4, [r3, #136]	; 0x88
   13a80:	mov	r1, #18
   13a84:	cmp	r4, #1
   13a88:	strd	r4, [sp]
   13a8c:	sbcs	r2, r5, #0
   13a90:	movge	r2, #1
   13a94:	movlt	r2, #0
   13a98:	strb	r2, [r3, #23]
   13a9c:	mov	r2, sp
   13aa0:	bl	12050 <fputs@plt+0xfac>
   13aa4:	add	sp, sp, #12
   13aa8:	pop	{r4, r5, pc}
   13aac:	ldrb	r3, [r0, #13]
   13ab0:	cmp	r3, #0
   13ab4:	beq	13b04 <fputs@plt+0x2a60>
   13ab8:	mov	r3, #1
   13abc:	strb	r3, [r0, #7]
   13ac0:	mov	r3, #0
   13ac4:	strh	r3, [r0, #8]
   13ac8:	mov	r3, #0
   13acc:	strb	r3, [r0, #12]
   13ad0:	ldrb	r2, [r0, #8]
   13ad4:	strb	r3, [r0, #10]
   13ad8:	ldrb	r3, [r0, #12]
   13adc:	cmp	r2, #0
   13ae0:	strb	r3, [r0, #11]
   13ae4:	orrne	r3, r3, #32
   13ae8:	strbne	r3, [r0, #11]
   13aec:	tst	r1, #32
   13af0:	ldrb	r3, [r0, #21]
   13af4:	andne	r3, r3, #254	; 0xfe
   13af8:	orreq	r3, r3, #1
   13afc:	strb	r3, [r0, #21]
   13b00:	bx	lr
   13b04:	and	r3, r1, #7
   13b08:	sub	r2, r3, #1
   13b0c:	cmp	r3, #2
   13b10:	clz	r2, r2
   13b14:	lsr	r2, r2, #5
   13b18:	strb	r2, [r0, #7]
   13b1c:	movls	r2, #0
   13b20:	movhi	r2, #1
   13b24:	cmp	r3, #4
   13b28:	strb	r2, [r0, #8]
   13b2c:	movne	r2, #0
   13b30:	moveq	r2, #1
   13b34:	cmp	r3, #1
   13b38:	strb	r2, [r0, #9]
   13b3c:	beq	13ac8 <fputs@plt+0x2a24>
   13b40:	tst	r1, #8
   13b44:	movne	r3, #3
   13b48:	bne	13acc <fputs@plt+0x2a28>
   13b4c:	mov	r3, #2
   13b50:	tst	r1, #16
   13b54:	strb	r3, [r0, #12]
   13b58:	movne	r3, #3
   13b5c:	b	13ad0 <fputs@plt+0x2a2c>
   13b60:	push	{r4, lr}
   13b64:	mov	r4, r0
   13b68:	ldrb	r3, [r0, #7]
   13b6c:	cmp	r3, #0
   13b70:	beq	13b84 <fputs@plt+0x2ae0>
   13b74:	add	r1, r4, #88	; 0x58
   13b78:	ldr	r0, [r4, #68]	; 0x44
   13b7c:	pop	{r4, lr}
   13b80:	b	12038 <fputs@plt+0xf94>
   13b84:	mov	r1, #2
   13b88:	ldr	r0, [r0, #68]	; 0x44
   13b8c:	bl	1202c <fputs@plt+0xf88>
   13b90:	cmp	r0, #0
   13b94:	popne	{r4, pc}
   13b98:	b	13b74 <fputs@plt+0x2ad0>
   13b9c:	ldrb	r3, [r0, #14]
   13ba0:	cmp	r3, #0
   13ba4:	bne	13bd8 <fputs@plt+0x2b34>
   13ba8:	ldrb	r3, [r0, #4]
   13bac:	cmp	r3, #0
   13bb0:	bne	13be0 <fputs@plt+0x2b3c>
   13bb4:	ldr	r2, [r0, #64]	; 0x40
   13bb8:	ldr	r2, [r2]
   13bbc:	ldr	r1, [r2]
   13bc0:	cmp	r1, #1
   13bc4:	ble	13bd8 <fputs@plt+0x2b34>
   13bc8:	ldr	r0, [r2, #52]	; 0x34
   13bcc:	adds	r0, r0, #0
   13bd0:	movne	r0, #1
   13bd4:	bx	lr
   13bd8:	mov	r0, #0
   13bdc:	bx	lr
   13be0:	mov	r0, #1
   13be4:	bx	lr
   13be8:	cmp	r3, #0
   13bec:	push	{r4, r5, lr}
   13bf0:	add	r2, r1, r2
   13bf4:	moveq	lr, r3
   13bf8:	ldrne	lr, [r3]
   13bfc:	ldrne	r3, [r3, #4]
   13c00:	cmp	r0, #0
   13c04:	ldr	ip, [sp, #12]
   13c08:	beq	13c38 <fputs@plt+0x2b94>
   13c0c:	ldr	r0, [r1], #8
   13c10:	add	r0, r3, r0
   13c14:	cmp	r2, r1
   13c18:	add	lr, lr, r0
   13c1c:	ldr	r0, [r1, #-4]
   13c20:	add	r0, lr, r0
   13c24:	add	r3, r3, r0
   13c28:	bhi	13c0c <fputs@plt+0x2b68>
   13c2c:	str	lr, [ip]
   13c30:	str	r3, [ip, #4]
   13c34:	pop	{r4, r5, pc}
   13c38:	ldr	r4, [r1]
   13c3c:	add	r1, r1, #8
   13c40:	lsr	r0, r4, #24
   13c44:	lsl	r5, r4, #8
   13c48:	add	r0, r0, r4, lsl #24
   13c4c:	lsr	r4, r4, #8
   13c50:	and	r5, r5, #16711680	; 0xff0000
   13c54:	add	r0, r0, r3
   13c58:	and	r4, r4, #65280	; 0xff00
   13c5c:	add	r0, r0, r5
   13c60:	add	r0, r0, r4
   13c64:	ldr	r4, [r1, #-4]
   13c68:	cmp	r2, r1
   13c6c:	add	lr, lr, r0
   13c70:	lsr	r0, r4, #24
   13c74:	add	r0, r0, r4, lsl #24
   13c78:	add	r3, r0, r3
   13c7c:	lsl	r0, r4, #8
   13c80:	lsr	r4, r4, #8
   13c84:	and	r0, r0, #16711680	; 0xff0000
   13c88:	add	r3, r3, r0
   13c8c:	and	r4, r4, #65280	; 0xff00
   13c90:	add	r3, r3, r4
   13c94:	add	r3, lr, r3
   13c98:	bhi	13c38 <fputs@plt+0x2b94>
   13c9c:	b	13c2c <fputs@plt+0x2b88>
   13ca0:	ldrb	r3, [r0, #43]	; 0x2b
   13ca4:	cmp	r3, #2
   13ca8:	bxeq	lr
   13cac:	ldr	r0, [r0, #4]
   13cb0:	ldr	r3, [r0]
   13cb4:	ldr	r3, [r3, #60]	; 0x3c
   13cb8:	bx	r3
   13cbc:	ldr	r3, [r0, #216]	; 0xd8
   13cc0:	push	{r0, r1, r2, r4, r5, lr}
   13cc4:	mov	r4, r0
   13cc8:	mov	r5, r1
   13ccc:	cmp	r3, #0
   13cd0:	beq	13cec <fputs@plt+0x2c48>
   13cd4:	ldrsh	r2, [r3, #40]	; 0x28
   13cd8:	cmp	r2, #0
   13cdc:	blt	13cec <fputs@plt+0x2c48>
   13ce0:	ldr	r0, [r3, #72]	; 0x48
   13ce4:	cmp	r0, #0
   13ce8:	bne	13d38 <fputs@plt+0x2c94>
   13cec:	ldr	r0, [r4, #64]	; 0x40
   13cf0:	mov	r3, #0
   13cf4:	mov	r2, #0
   13cf8:	strd	r2, [sp]
   13cfc:	ldr	r3, [r0]
   13d00:	cmp	r3, #0
   13d04:	beq	13d18 <fputs@plt+0x2c74>
   13d08:	mov	r1, sp
   13d0c:	bl	12038 <fputs@plt+0xf94>
   13d10:	cmp	r0, #0
   13d14:	bne	13d4c <fputs@plt+0x2ca8>
   13d18:	ldr	r2, [r4, #160]	; 0xa0
   13d1c:	ldrd	r0, [sp]
   13d20:	asr	r3, r2, #31
   13d24:	adds	r0, r2, r0
   13d28:	adc	r1, r3, r1
   13d2c:	subs	r0, r0, #1
   13d30:	sbc	r1, r1, #0
   13d34:	bl	6eed8 <fputs@plt+0x5de34>
   13d38:	ldr	r3, [r4, #164]	; 0xa4
   13d3c:	cmp	r3, r0
   13d40:	strcc	r0, [r4, #164]	; 0xa4
   13d44:	str	r0, [r5]
   13d48:	mov	r0, #0
   13d4c:	add	sp, sp, #12
   13d50:	pop	{r4, r5, pc}
   13d54:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   13d58:	mov	r7, r2
   13d5c:	mov	r6, r0
   13d60:	mov	sl, r1
   13d64:	ldrd	r2, [r0, #8]
   13d68:	ldrd	r4, [sp, #40]	; 0x28
   13d6c:	cmp	r4, r2
   13d70:	sbcs	r0, r5, r3
   13d74:	bge	13de0 <fputs@plt+0x2d3c>
   13d78:	adds	r8, r4, r7
   13d7c:	adc	r9, r5, r7, asr #31
   13d80:	cmp	r8, r2
   13d84:	sbcs	r0, r9, r3
   13d88:	blt	13de0 <fputs@plt+0x2d3c>
   13d8c:	sub	r8, r2, r4
   13d90:	ldr	r0, [r6, #4]
   13d94:	mov	r2, r8
   13d98:	strd	r4, [sp]
   13d9c:	bl	12014 <fputs@plt+0xf70>
   13da0:	cmp	r0, #0
   13da4:	bne	13dfc <fputs@plt+0x2d58>
   13da8:	ldr	r0, [r6, #4]
   13dac:	sub	r7, r7, r8
   13db0:	ldr	r1, [r6, #16]
   13db4:	and	r1, r1, #19
   13db8:	bl	1202c <fputs@plt+0xf88>
   13dbc:	adds	r3, r0, #0
   13dc0:	movne	r3, #1
   13dc4:	cmp	r7, #0
   13dc8:	moveq	r3, #1
   13dcc:	cmp	r3, #0
   13dd0:	bne	13dfc <fputs@plt+0x2d58>
   13dd4:	adds	r4, r4, r8
   13dd8:	add	sl, sl, r8
   13ddc:	adc	r5, r5, r8, asr #31
   13de0:	ldr	r0, [r6, #4]
   13de4:	mov	r2, r7
   13de8:	mov	r1, sl
   13dec:	strd	r4, [sp, #40]	; 0x28
   13df0:	add	sp, sp, #8
   13df4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13df8:	b	12014 <fputs@plt+0xf70>
   13dfc:	add	sp, sp, #8
   13e00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13e04:	cmp	r1, #0
   13e08:	blt	13e34 <fputs@plt+0x2d90>
   13e0c:	ldrb	r3, [r0, #13]
   13e10:	cmp	r3, #0
   13e14:	bne	13e34 <fputs@plt+0x2d90>
   13e18:	ldr	r3, [r0, #216]	; 0xd8
   13e1c:	cmp	r3, #0
   13e20:	beq	13e30 <fputs@plt+0x2d8c>
   13e24:	ldrb	r3, [r3, #43]	; 0x2b
   13e28:	cmp	r3, #2
   13e2c:	beq	13e34 <fputs@plt+0x2d90>
   13e30:	strb	r1, [r0, #4]
   13e34:	ldrb	r0, [r0, #4]
   13e38:	bx	lr
   13e3c:	ldr	r1, [r0, #20]
   13e40:	mov	r3, #0
   13e44:	cmp	r1, r3
   13e48:	bxle	lr
   13e4c:	ldr	r2, [r0, #16]
   13e50:	add	r2, r2, r3, lsl #4
   13e54:	add	r3, r3, #1
   13e58:	ldr	r2, [r2, #4]
   13e5c:	cmp	r2, #0
   13e60:	ldmne	r2, {r2, ip}
   13e64:	strne	r2, [ip, #4]
   13e68:	b	13e44 <fputs@plt+0x2da0>
   13e6c:	ldrb	r3, [r0, #9]
   13e70:	cmp	r3, #0
   13e74:	beq	13ea0 <fputs@plt+0x2dfc>
   13e78:	ldr	ip, [r0, #4]
   13e7c:	ldr	r3, [ip, #76]	; 0x4c
   13e80:	cmp	r3, r0
   13e84:	beq	13e94 <fputs@plt+0x2df0>
   13e88:	ldrh	r3, [ip, #22]
   13e8c:	tst	r3, #32
   13e90:	bne	13ebc <fputs@plt+0x2e18>
   13e94:	ldr	r3, [ip, #72]	; 0x48
   13e98:	cmp	r3, #0
   13e9c:	bne	13ec4 <fputs@plt+0x2e20>
   13ea0:	mov	r0, r3
   13ea4:	bx	lr
   13ea8:	ldr	r3, [r3, #12]
   13eac:	cmp	r3, #0
   13eb0:	bne	13ec8 <fputs@plt+0x2e24>
   13eb4:	mov	r0, r3
   13eb8:	pop	{pc}		; (ldr pc, [sp], #4)
   13ebc:	movw	r0, #262	; 0x106
   13ec0:	bx	lr
   13ec4:	push	{lr}		; (str lr, [sp, #-4]!)
   13ec8:	ldr	lr, [r3]
   13ecc:	cmp	lr, r0
   13ed0:	beq	13ea8 <fputs@plt+0x2e04>
   13ed4:	ldr	lr, [r3, #4]
   13ed8:	cmp	lr, r1
   13edc:	bne	13ea8 <fputs@plt+0x2e04>
   13ee0:	ldrb	lr, [r3, #8]
   13ee4:	cmp	lr, r2
   13ee8:	beq	13ea8 <fputs@plt+0x2e04>
   13eec:	cmp	r2, #2
   13ef0:	movw	r0, #262	; 0x106
   13ef4:	ldrheq	r3, [ip, #22]
   13ef8:	orreq	r3, r3, #64	; 0x40
   13efc:	strheq	r3, [ip, #22]
   13f00:	pop	{pc}		; (ldr pc, [sp], #4)
   13f04:	cmp	r1, #1
   13f08:	movls	r2, #0
   13f0c:	bls	13f4c <fputs@plt+0x2ea8>
   13f10:	ldr	r3, [r0, #36]	; 0x24
   13f14:	mov	r2, #5
   13f18:	sub	r1, r1, #2
   13f1c:	ldr	r0, [r0, #32]
   13f20:	udiv	r3, r3, r2
   13f24:	add	r3, r3, #1
   13f28:	udiv	r1, r1, r3
   13f2c:	mul	r1, r3, r1
   13f30:	ldr	r3, [pc, #28]	; 13f54 <fputs@plt+0x2eb0>
   13f34:	add	r2, r1, #2
   13f38:	ldr	r3, [r3, #608]	; 0x260
   13f3c:	udiv	r3, r3, r0
   13f40:	add	r3, r3, #1
   13f44:	cmp	r3, r2
   13f48:	addeq	r2, r1, #3
   13f4c:	mov	r0, r2
   13f50:	bx	lr
   13f54:	andeq	sl, r8, r0, lsr #2
   13f58:	push	{r4, r5, lr}
   13f5c:	ldrh	lr, [r0, #12]
   13f60:	ldr	ip, [r2, #12]
   13f64:	ldr	r3, [r0, #52]	; 0x34
   13f68:	sub	r5, ip, lr
   13f6c:	ldr	ip, [r3, #36]	; 0x24
   13f70:	ldrh	r3, [r0, #10]
   13f74:	sub	r4, ip, #4
   13f78:	udiv	ip, r5, r4
   13f7c:	mls	ip, r4, ip, r5
   13f80:	add	ip, ip, lr
   13f84:	cmp	r3, ip
   13f88:	ldr	r3, [r2, #8]
   13f8c:	uxthge	lr, ip
   13f90:	strh	lr, [r2, #16]
   13f94:	add	r3, r3, lr
   13f98:	sub	r3, r3, r1
   13f9c:	add	r3, r3, #4
   13fa0:	strh	r3, [r2, #18]
   13fa4:	pop	{r4, r5, pc}
   13fa8:	push	{r4, lr}
   13fac:	add	r0, r1, #4
   13fb0:	mov	r1, r2
   13fb4:	mov	r4, r2
   13fb8:	bl	12ca4 <fputs@plt+0x1c00>
   13fbc:	add	r0, r0, #4
   13fc0:	mov	r3, #0
   13fc4:	str	r3, [r4, #8]
   13fc8:	str	r3, [r4, #12]
   13fcc:	strh	r3, [r4, #16]
   13fd0:	strh	r0, [r4, #18]
   13fd4:	pop	{r4, pc}
   13fd8:	ldrb	ip, [r1]
   13fdc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13fe0:	cmp	ip, #127	; 0x7f
   13fe4:	movls	lr, r1
   13fe8:	bls	1401c <fputs@plt+0x2f78>
   13fec:	add	r4, r1, #8
   13ff0:	and	ip, ip, #127	; 0x7f
   13ff4:	mov	lr, r1
   13ff8:	ldrb	r3, [lr, #1]!
   13ffc:	and	r5, r3, #127	; 0x7f
   14000:	lsr	r3, r3, #7
   14004:	orr	ip, r5, ip, lsl #7
   14008:	cmp	r4, lr
   1400c:	movls	r3, #0
   14010:	andhi	r3, r3, #1
   14014:	cmp	r3, #0
   14018:	bne	13ff8 <fputs@plt+0x2f54>
   1401c:	ldrb	r6, [lr, #1]
   14020:	mov	r5, #0
   14024:	add	r3, lr, #1
   14028:	cmp	r5, #0
   1402c:	uxtb	r4, r6
   14030:	cmpeq	r4, #127	; 0x7f
   14034:	bls	14090 <fputs@plt+0x2fec>
   14038:	and	r4, r6, #127	; 0x7f
   1403c:	mov	r5, #0
   14040:	uxtb	r4, r4
   14044:	add	r9, lr, #8
   14048:	mov	r7, r3
   1404c:	ldrb	r8, [r3, #1]!
   14050:	lsl	r6, r5, #7
   14054:	orr	r6, r6, r4, lsr #25
   14058:	mov	r5, r6
   1405c:	and	sl, r8, #127	; 0x7f
   14060:	tst	r8, #128	; 0x80
   14064:	orr	r4, sl, r4, lsl #7
   14068:	beq	14090 <fputs@plt+0x2fec>
   1406c:	cmp	r3, r9
   14070:	bne	14048 <fputs@plt+0x2fa4>
   14074:	lsl	r8, r6, #8
   14078:	ldrb	r6, [lr, #9]
   1407c:	add	r3, r7, #2
   14080:	mov	r7, #0
   14084:	orr	r8, r8, r4, lsr #24
   14088:	mov	r5, r8
   1408c:	orr	r4, r6, r4, lsl #8
   14090:	ldrh	lr, [r0, #10]
   14094:	add	r3, r3, #1
   14098:	strd	r4, [r2]
   1409c:	str	r3, [r2, #8]
   140a0:	str	ip, [r2, #12]
   140a4:	cmp	lr, ip
   140a8:	bcc	140d0 <fputs@plt+0x302c>
   140ac:	uxth	ip, ip
   140b0:	sub	r3, r3, r1
   140b4:	add	r3, ip, r3
   140b8:	uxth	r3, r3
   140bc:	strh	ip, [r2, #16]
   140c0:	cmp	r3, #3
   140c4:	movls	r3, #4
   140c8:	strh	r3, [r2, #18]
   140cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   140d0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   140d4:	b	13f58 <fputs@plt+0x2eb4>
   140d8:	ldrb	ip, [r0, #6]
   140dc:	push	{r4, r5, lr}
   140e0:	add	r3, r1, ip
   140e4:	ldrb	ip, [r1, ip]
   140e8:	cmp	ip, #127	; 0x7f
   140ec:	bls	1411c <fputs@plt+0x3078>
   140f0:	add	r4, r3, #8
   140f4:	and	ip, ip, #127	; 0x7f
   140f8:	ldrb	lr, [r3, #1]!
   140fc:	and	r5, lr, #127	; 0x7f
   14100:	lsr	lr, lr, #7
   14104:	orr	ip, r5, ip, lsl #7
   14108:	cmp	r4, r3
   1410c:	movls	lr, #0
   14110:	andhi	lr, lr, #1
   14114:	cmp	lr, #0
   14118:	bne	140f8 <fputs@plt+0x3054>
   1411c:	mov	lr, #0
   14120:	add	r3, r3, #1
   14124:	stm	r2, {ip, lr}
   14128:	ldrh	lr, [r0, #10]
   1412c:	str	r3, [r2, #8]
   14130:	str	ip, [r2, #12]
   14134:	cmp	lr, ip
   14138:	bcc	14160 <fputs@plt+0x30bc>
   1413c:	uxth	ip, ip
   14140:	sub	r3, r3, r1
   14144:	add	r3, ip, r3
   14148:	uxth	r3, r3
   1414c:	strh	ip, [r2, #16]
   14150:	cmp	r3, #3
   14154:	movls	r3, #4
   14158:	strh	r3, [r2, #18]
   1415c:	pop	{r4, r5, pc}
   14160:	pop	{r4, r5, lr}
   14164:	b	13f58 <fputs@plt+0x2eb4>
   14168:	push	{r4, lr}
   1416c:	ldrb	r3, [r0, #6]
   14170:	ldrb	r2, [r1, r3]
   14174:	add	ip, r1, r3
   14178:	cmp	r2, #127	; 0x7f
   1417c:	bls	141ac <fputs@plt+0x3108>
   14180:	add	r3, ip, #8
   14184:	and	r2, r2, #127	; 0x7f
   14188:	ldrb	lr, [ip, #1]!
   1418c:	and	r4, lr, #127	; 0x7f
   14190:	lsr	lr, lr, #7
   14194:	orr	r2, r4, r2, lsl #7
   14198:	cmp	r3, ip
   1419c:	movls	lr, #0
   141a0:	andhi	lr, lr, #1
   141a4:	cmp	lr, #0
   141a8:	bne	14188 <fputs@plt+0x30e4>
   141ac:	ldrb	lr, [r0, #2]
   141b0:	add	r3, ip, #1
   141b4:	cmp	lr, #0
   141b8:	beq	141d8 <fputs@plt+0x3134>
   141bc:	add	ip, ip, #10
   141c0:	ldrb	r4, [r3], #1
   141c4:	cmp	ip, r3
   141c8:	movls	lr, #0
   141cc:	movhi	lr, #1
   141d0:	ands	lr, lr, r4, lsr #7
   141d4:	bne	141c0 <fputs@plt+0x311c>
   141d8:	ldrh	lr, [r0, #10]
   141dc:	sub	r3, r3, r1
   141e0:	cmp	lr, r2
   141e4:	bcc	141fc <fputs@plt+0x3158>
   141e8:	add	r0, r3, r2
   141ec:	cmp	r0, #4
   141f0:	movcc	r0, #4
   141f4:	uxth	r0, r0
   141f8:	pop	{r4, pc}
   141fc:	ldr	r1, [r0, #52]	; 0x34
   14200:	ldrh	ip, [r0, #12]
   14204:	ldr	r1, [r1, #36]	; 0x24
   14208:	sub	r2, r2, ip
   1420c:	sub	r1, r1, #4
   14210:	udiv	r0, r2, r1
   14214:	mls	r2, r1, r0, r2
   14218:	uxth	r0, r3
   1421c:	add	r0, r0, #4
   14220:	add	r2, ip, r2
   14224:	cmp	lr, r2
   14228:	movcc	r2, ip
   1422c:	add	r0, r0, r2
   14230:	b	141f4 <fputs@plt+0x3150>
   14234:	add	r0, r1, #4
   14238:	add	ip, r1, #13
   1423c:	ldrb	r2, [r0], #1
   14240:	cmp	ip, r0
   14244:	movls	r3, #0
   14248:	movhi	r3, #1
   1424c:	ands	r3, r3, r2, lsr #7
   14250:	bne	1423c <fputs@plt+0x3198>
   14254:	sub	r0, r0, r1
   14258:	uxth	r0, r0
   1425c:	bx	lr
   14260:	ldr	r3, [r0, #8]
   14264:	ldr	ip, [r3, #84]	; 0x54
   14268:	cmp	ip, r1
   1426c:	beq	14294 <fputs@plt+0x31f0>
   14270:	ldr	ip, [r0, #4]
   14274:	cmp	r1, #1
   14278:	str	r2, [r3, #52]	; 0x34
   1427c:	moveq	r2, #100	; 0x64
   14280:	movne	r2, #0
   14284:	strb	r2, [r3, #5]
   14288:	str	r0, [r3, #72]	; 0x48
   1428c:	str	ip, [r3, #56]	; 0x38
   14290:	str	r1, [r3, #84]	; 0x54
   14294:	mov	r0, r3
   14298:	bx	lr
   1429c:	cmp	r0, #0
   142a0:	bxeq	lr
   142a4:	cmp	r1, #0
   142a8:	ldr	r3, [r0]
   142ac:	ldr	r2, [r0, #4]
   142b0:	str	r3, [r2, #4]
   142b4:	blt	142cc <fputs@plt+0x3228>
   142b8:	ldrh	r3, [r2, #22]
   142bc:	bic	r3, r3, #4
   142c0:	uxth	r3, r3
   142c4:	orrne	r3, r3, #4
   142c8:	strh	r3, [r2, #22]
   142cc:	ldrh	r0, [r2, #22]
   142d0:	ubfx	r0, r0, #2, #1
   142d4:	bx	lr
   142d8:	ldrd	r2, [r0]
   142dc:	uxtb	r1, r1
   142e0:	ldrh	r0, [r3, #22]
   142e4:	str	r2, [r3, #4]
   142e8:	adds	r2, r1, #0
   142ec:	movne	r2, #1
   142f0:	tst	r0, #2
   142f4:	beq	14304 <fputs@plt+0x3260>
   142f8:	ldrb	r0, [r3, #17]
   142fc:	cmp	r2, r0
   14300:	bne	14320 <fputs@plt+0x327c>
   14304:	sub	r1, r1, #2
   14308:	mov	r0, #0
   1430c:	strb	r2, [r3, #17]
   14310:	clz	r1, r1
   14314:	lsr	r1, r1, #5
   14318:	strb	r1, [r3, #18]
   1431c:	bx	lr
   14320:	mov	r0, #8
   14324:	bx	lr
   14328:	ldrd	r2, [r0]
   1432c:	ldrb	r0, [r3, #17]
   14330:	str	r2, [r3, #4]
   14334:	cmp	r0, #0
   14338:	bxeq	lr
   1433c:	ldrb	r3, [r3, #18]
   14340:	cmp	r3, #0
   14344:	moveq	r0, #1
   14348:	movne	r0, #2
   1434c:	bx	lr
   14350:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14354:	mov	r8, #5
   14358:	mov	r7, r0
   1435c:	mov	r9, r1
   14360:	sub	r4, r1, r2
   14364:	ldr	r5, [r0, #36]	; 0x24
   14368:	udiv	r8, r5, r8
   1436c:	sub	r5, r2, r1
   14370:	bl	13f04 <fputs@plt+0x2e60>
   14374:	ldr	r3, [pc, #92]	; 143d8 <fputs@plt+0x3334>
   14378:	add	r5, r8, r5
   1437c:	add	r5, r5, r0
   14380:	udiv	r5, r5, r8
   14384:	sub	r4, r4, r5
   14388:	ldr	r5, [r3, #608]	; 0x260
   1438c:	ldr	r3, [r7, #32]
   14390:	udiv	r5, r5, r3
   14394:	add	r5, r5, #1
   14398:	cmp	r5, r9
   1439c:	movcs	r6, #0
   143a0:	movcc	r6, #1
   143a4:	cmp	r5, r4
   143a8:	movls	r6, #0
   143ac:	cmp	r6, #0
   143b0:	beq	143b8 <fputs@plt+0x3314>
   143b4:	sub	r4, r4, #1
   143b8:	mov	r1, r4
   143bc:	mov	r0, r7
   143c0:	bl	13f04 <fputs@plt+0x2e60>
   143c4:	cmp	r0, r4
   143c8:	cmpne	r5, r4
   143cc:	beq	143b4 <fputs@plt+0x3310>
   143d0:	mov	r0, r4
   143d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   143d8:	andeq	sl, r8, r0, lsr #2
   143dc:	push	{r4, r5, r6, lr}
   143e0:	mov	r4, r0
   143e4:	lsl	r5, r1, #1
   143e8:	ldmib	r0, {r0, r2, r6}
   143ec:	ldr	r1, [r2, r1, lsl #2]
   143f0:	ldr	r3, [r0, #76]	; 0x4c
   143f4:	blx	r3
   143f8:	ldr	r3, [r4, #12]
   143fc:	strh	r0, [r6, r5]
   14400:	ldrh	r0, [r3, r5]
   14404:	pop	{r4, r5, r6, pc}
   14408:	ldr	r2, [r0, #12]
   1440c:	lsl	r3, r1, #1
   14410:	ldrh	r3, [r2, r3]
   14414:	cmp	r3, #0
   14418:	bne	14420 <fputs@plt+0x337c>
   1441c:	b	143dc <fputs@plt+0x3338>
   14420:	mov	r0, r3
   14424:	bx	lr
   14428:	ldr	r3, [r0]
   1442c:	add	r3, r3, #1
   14430:	str	r3, [r0]
   14434:	str	r1, [r0, r3, lsl #2]
   14438:	cmp	r3, #1
   1443c:	lsr	r2, r3, #1
   14440:	bxls	lr
   14444:	ldr	ip, [r0, r2, lsl #2]
   14448:	ldr	r1, [r0, r3, lsl #2]
   1444c:	cmp	ip, r1
   14450:	bxls	lr
   14454:	str	r1, [r0, r2, lsl #2]
   14458:	str	ip, [r0, r3, lsl #2]
   1445c:	mov	r3, r2
   14460:	b	14438 <fputs@plt+0x3394>
   14464:	push	{r4, r5, r6, r8, r9, lr}
   14468:	mov	r5, r0
   1446c:	vldr	d7, [pc, #148]	; 14508 <fputs@plt+0x3464>
   14470:	vpush	{d8}
   14474:	vldr	d8, [r0]
   14478:	vcmpe.f64	d8, d7
   1447c:	vmrs	APSR_nzcv, fpscr
   14480:	movls	r4, #0
   14484:	movls	r6, #-2147483648	; 0x80000000
   14488:	bls	144b4 <fputs@plt+0x3410>
   1448c:	vldr	d7, [pc, #124]	; 14510 <fputs@plt+0x346c>
   14490:	vcmpe.f64	d8, d7
   14494:	vmrs	APSR_nzcv, fpscr
   14498:	mvnge	r4, #0
   1449c:	mvnge	r6, #-2147483648	; 0x80000000
   144a0:	bge	144b4 <fputs@plt+0x3410>
   144a4:	vmov	r0, r1, d8
   144a8:	bl	6eff8 <fputs@plt+0x5df54>
   144ac:	mov	r4, r0
   144b0:	mov	r6, r1
   144b4:	mov	r0, r4
   144b8:	mov	r1, r6
   144bc:	bl	6ee78 <fputs@plt+0x5ddd4>
   144c0:	vmov	d7, r0, r1
   144c4:	vcmp.f64	d8, d7
   144c8:	vmrs	APSR_nzcv, fpscr
   144cc:	bne	14500 <fputs@plt+0x345c>
   144d0:	subs	r8, r4, #1
   144d4:	mvn	r3, #0
   144d8:	sbc	r9, r6, #-2147483648	; 0x80000000
   144dc:	mvn	r2, #2
   144e0:	cmp	r9, r3
   144e4:	cmpeq	r8, r2
   144e8:	bhi	14500 <fputs@plt+0x345c>
   144ec:	ldrh	r3, [r5, #8]
   144f0:	stm	r5, {r4, r6}
   144f4:	and	r3, r3, #15872	; 0x3e00
   144f8:	orr	r3, r3, #4
   144fc:	strh	r3, [r5, #8]
   14500:	vpop	{d8}
   14504:	pop	{r4, r5, r6, r8, r9, pc}
   14508:	andeq	r0, r0, r0
   1450c:	mvngt	r0, #0
   14510:	andeq	r0, r0, r0
   14514:	mvnmi	r0, #0
   14518:	ldrh	r2, [r0, #8]
   1451c:	ands	r3, r2, #18
   14520:	beq	1454c <fputs@plt+0x34a8>
   14524:	tst	r2, #16384	; 0x4000
   14528:	ldr	r3, [r0, #12]
   1452c:	ldrne	r2, [r0]
   14530:	addne	r3, r3, r2
   14534:	ldr	r2, [r0, #32]
   14538:	ldr	r0, [r2, #92]	; 0x5c
   1453c:	cmp	r0, r3
   14540:	movge	r0, #0
   14544:	movlt	r0, #1
   14548:	bx	lr
   1454c:	mov	r0, r3
   14550:	bx	lr
   14554:	ldr	r2, [r0, #24]
   14558:	ldr	r3, [r2, #120]	; 0x78
   1455c:	cmp	r3, #0
   14560:	ldrne	ip, [r0, #32]
   14564:	mvnne	r1, r1
   14568:	strne	ip, [r3, r1, lsl #2]
   1456c:	ldr	r3, [r0, #32]
   14570:	sub	r3, r3, #1
   14574:	str	r3, [r2, #96]	; 0x60
   14578:	bx	lr
   1457c:	ldr	r3, [r0]
   14580:	cmp	r1, #0
   14584:	ldrlt	r1, [r0, #32]
   14588:	ldrb	r3, [r3, #69]	; 0x45
   1458c:	sublt	r1, r1, #1
   14590:	cmp	r3, #0
   14594:	ldreq	r0, [r0, #4]
   14598:	moveq	r3, #20
   1459c:	mlaeq	r0, r3, r1, r0
   145a0:	ldrne	r0, [pc]	; 145a8 <fputs@plt+0x3504>
   145a4:	bx	lr
   145a8:	strdeq	r0, [r9], -ip
   145ac:	ldr	r2, [r0, #96]	; 0x60
   145b0:	mov	r3, #1
   145b4:	cmp	r1, #1
   145b8:	lsl	r3, r3, r1
   145bc:	orr	r2, r2, r3
   145c0:	str	r2, [r0, #96]	; 0x60
   145c4:	bxeq	lr
   145c8:	ldr	r2, [r0]
   145cc:	ldr	r2, [r2, #16]
   145d0:	add	r2, r2, r1, lsl #4
   145d4:	ldr	r2, [r2, #4]
   145d8:	ldrb	r2, [r2, #9]
   145dc:	cmp	r2, #0
   145e0:	ldrne	r2, [r0, #100]	; 0x64
   145e4:	orrne	r3, r2, r3
   145e8:	strne	r3, [r0, #100]	; 0x64
   145ec:	bx	lr
   145f0:	ldr	ip, [r0, #100]	; 0x64
   145f4:	cmp	ip, #0
   145f8:	bxeq	lr
   145fc:	push	{r4, lr}
   14600:	mov	lr, #1
   14604:	ldr	r3, [r0]
   14608:	ldr	r2, [r3, #16]
   1460c:	ldr	r0, [r3, #20]
   14610:	mov	r3, #0
   14614:	add	r2, r2, #4
   14618:	cmp	r3, r0
   1461c:	popge	{r4, pc}
   14620:	cmp	r3, #1
   14624:	beq	14640 <fputs@plt+0x359c>
   14628:	ands	r1, ip, lr, lsl r3
   1462c:	beq	14640 <fputs@plt+0x359c>
   14630:	ldr	r1, [r2, r3, lsl #4]
   14634:	cmp	r1, #0
   14638:	ldmne	r1, {r1, r4}
   1463c:	strne	r1, [r4, #4]
   14640:	add	r3, r3, #1
   14644:	b	14618 <fputs@plt+0x3574>
   14648:	cmp	r0, #127	; 0x7f
   1464c:	ldrls	r3, [pc, #16]	; 14664 <fputs@plt+0x35c0>
   14650:	subhi	r0, r0, #12
   14654:	lsrhi	r0, r0, #1
   14658:	addls	r0, r3, r0
   1465c:	ldrbls	r0, [r0, #820]	; 0x334
   14660:	bx	lr
   14664:	muleq	r7, r0, r4
   14668:	ldr	r3, [r0, #4]
   1466c:	cmp	r3, #0
   14670:	bxeq	lr
   14674:	ldrb	r2, [r3, #87]	; 0x57
   14678:	orr	r2, r2, #1
   1467c:	strb	r2, [r3, #87]	; 0x57
   14680:	ldr	r3, [r3, #52]	; 0x34
   14684:	b	1466c <fputs@plt+0x35c8>
   14688:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1468c:	mov	r4, r0
   14690:	mov	r6, r1
   14694:	mov	r1, sp
   14698:	ldrb	r5, [r0, #10]
   1469c:	ldr	r2, [r0, #12]
   146a0:	ldr	r0, [r0, #16]
   146a4:	mov	r3, r5
   146a8:	bl	1237c <fputs@plt+0x12d8>
   146ac:	cmp	r0, #0
   146b0:	beq	146e4 <fputs@plt+0x3640>
   146b4:	mov	r3, r5
   146b8:	add	r1, sp, #8
   146bc:	ldr	r2, [r4, #12]
   146c0:	ldr	r0, [r4, #16]
   146c4:	bl	129a8 <fputs@plt+0x1904>
   146c8:	cmp	r0, #0
   146cc:	ldrh	r3, [r4, #8]
   146d0:	bne	146ec <fputs@plt+0x3648>
   146d4:	ldrd	r0, [sp, #8]
   146d8:	orr	r3, r3, #4
   146dc:	strd	r0, [r4]
   146e0:	strh	r3, [r4, #8]
   146e4:	add	sp, sp, #16
   146e8:	pop	{r4, r5, r6, pc}
   146ec:	ldrd	r0, [sp]
   146f0:	orr	r3, r3, #8
   146f4:	cmp	r6, #0
   146f8:	strd	r0, [r4]
   146fc:	strh	r3, [r4, #8]
   14700:	beq	146e4 <fputs@plt+0x3640>
   14704:	mov	r0, r4
   14708:	bl	14464 <fputs@plt+0x33c0>
   1470c:	b	146e4 <fputs@plt+0x3640>
   14710:	push	{r4, lr}
   14714:	mov	r1, r0
   14718:	mov	r4, r0
   1471c:	ldrb	r3, [r0, #10]
   14720:	ldr	r2, [r0, #12]
   14724:	ldr	r0, [r0, #16]
   14728:	bl	1237c <fputs@plt+0x12d8>
   1472c:	cmp	r0, #0
   14730:	popeq	{r4, pc}
   14734:	mov	r1, r4
   14738:	ldrb	r3, [r4, #10]
   1473c:	ldr	r2, [r4, #12]
   14740:	ldr	r0, [r4, #16]
   14744:	bl	129a8 <fputs@plt+0x1904>
   14748:	cmp	r0, #0
   1474c:	movne	r0, #8
   14750:	moveq	r0, #4
   14754:	pop	{r4, pc}
   14758:	ldrh	r3, [r0, #8]
   1475c:	ands	r2, r3, #12
   14760:	bne	14770 <fputs@plt+0x36cc>
   14764:	ands	r2, r3, #18
   14768:	beq	14770 <fputs@plt+0x36cc>
   1476c:	b	14710 <fputs@plt+0x366c>
   14770:	mov	r0, r2
   14774:	bx	lr
   14778:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1477c:	mov	r8, r3
   14780:	mov	r3, #0
   14784:	mov	r7, r0
   14788:	mov	r5, r1
   1478c:	mov	r4, r2
   14790:	add	r6, sp, #8
   14794:	mov	r9, r3
   14798:	str	r3, [sp, #8]
   1479c:	str	r3, [sp, #12]
   147a0:	cmp	r5, #0
   147a4:	cmpne	r4, #0
   147a8:	bne	147c8 <fputs@plt+0x3724>
   147ac:	cmp	r5, #0
   147b0:	movne	r4, r5
   147b4:	str	r4, [r6]
   147b8:	ldr	r3, [sp, #8]
   147bc:	str	r3, [r8]
   147c0:	add	sp, sp, #16
   147c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   147c8:	mov	r3, r4
   147cc:	mov	r2, r5
   147d0:	ldr	sl, [r7, #32]
   147d4:	mov	r0, r7
   147d8:	ldr	r1, [r3], #8
   147dc:	str	r3, [sp]
   147e0:	str	r1, [sp, #4]
   147e4:	add	r1, sp, #12
   147e8:	ldr	r3, [r2], #8
   147ec:	blx	sl
   147f0:	cmp	r0, #0
   147f4:	strgt	r4, [r6]
   147f8:	addgt	r6, r4, #4
   147fc:	strle	r5, [r6]
   14800:	addle	r6, r5, #4
   14804:	strgt	r9, [sp, #12]
   14808:	ldrle	r5, [r5, #4]
   1480c:	ldrgt	r4, [r4, #4]
   14810:	b	147a0 <fputs@plt+0x36fc>
   14814:	ldrd	r2, [r0, #24]
   14818:	mov	r0, #0
   1481c:	strd	r2, [r1]
   14820:	bx	lr
   14824:	ldrb	r3, [r1]
   14828:	cmp	r3, #153	; 0x99
   1482c:	ldreq	r2, [r0, #24]
   14830:	mov	r0, #0
   14834:	ldrbeq	r3, [r1, #38]	; 0x26
   14838:	addeq	r3, r3, r2
   1483c:	strbeq	r3, [r1, #38]	; 0x26
   14840:	bx	lr
   14844:	cmp	r0, #0
   14848:	bxeq	lr
   1484c:	ldr	r3, [r0, #4]
   14850:	tst	r3, #4096	; 0x1000
   14854:	bxeq	lr
   14858:	tst	r3, #262144	; 0x40000
   1485c:	ldrne	r3, [r0, #20]
   14860:	ldreq	r0, [r0, #12]
   14864:	ldrne	r3, [r3, #4]
   14868:	ldrne	r0, [r3]
   1486c:	b	14844 <fputs@plt+0x37a0>
   14870:	cmp	r0, #0
   14874:	bxeq	lr
   14878:	ldr	r2, [r1]
   1487c:	ldr	r3, [r0, #24]
   14880:	cmp	r3, r2
   14884:	strgt	r3, [r1]
   14888:	bx	lr
   1488c:	ldrb	r3, [r0, #20]
   14890:	cmp	r3, #2
   14894:	bne	148b4 <fputs@plt+0x3810>
   14898:	ldr	r2, [r1, #4]
   1489c:	tst	r2, #1
   148a0:	beq	148b4 <fputs@plt+0x3810>
   148a4:	mov	r3, #0
   148a8:	strb	r3, [r0, #20]
   148ac:	mov	r0, #2
   148b0:	bx	lr
   148b4:	ldrb	r2, [r1]
   148b8:	cmp	r2, #151	; 0x97
   148bc:	beq	14900 <fputs@plt+0x385c>
   148c0:	bhi	148dc <fputs@plt+0x3838>
   148c4:	cmp	r2, #27
   148c8:	beq	148e4 <fputs@plt+0x3840>
   148cc:	cmp	r2, #135	; 0x87
   148d0:	beq	14918 <fputs@plt+0x3874>
   148d4:	mov	r0, #0
   148d8:	bx	lr
   148dc:	cmp	r2, #154	; 0x9a
   148e0:	bhi	148d4 <fputs@plt+0x3830>
   148e4:	cmp	r3, #3
   148e8:	bne	148a4 <fputs@plt+0x3800>
   148ec:	ldr	r3, [r0, #24]
   148f0:	ldr	r2, [r1, #28]
   148f4:	cmp	r2, r3
   148f8:	bne	148a4 <fputs@plt+0x3800>
   148fc:	b	148d4 <fputs@plt+0x3830>
   14900:	cmp	r3, #3
   14904:	bhi	148d4 <fputs@plt+0x3830>
   14908:	ldr	r3, [r1, #4]
   1490c:	tst	r3, #524288	; 0x80000
   14910:	bne	148d4 <fputs@plt+0x3830>
   14914:	b	148a4 <fputs@plt+0x3800>
   14918:	cmp	r3, #5
   1491c:	moveq	r3, #101	; 0x65
   14920:	strbeq	r3, [r1]
   14924:	beq	148d4 <fputs@plt+0x3830>
   14928:	cmp	r3, #4
   1492c:	bne	148d4 <fputs@plt+0x3830>
   14930:	b	148a4 <fputs@plt+0x3800>
   14934:	mov	r3, #0
   14938:	strb	r3, [r0, #20]
   1493c:	mov	r0, #2
   14940:	bx	lr
   14944:	ldrb	r3, [r0]
   14948:	add	r2, r3, #101	; 0x65
   1494c:	uxtb	r2, r2
   14950:	cmp	r2, #1
   14954:	bls	1497c <fputs@plt+0x38d8>
   14958:	cmp	r3, #157	; 0x9d
   1495c:	ldrbeq	r3, [r0, #38]	; 0x26
   14960:	cmp	r3, #134	; 0x86
   14964:	bhi	14984 <fputs@plt+0x38e0>
   14968:	cmp	r3, #132	; 0x84
   1496c:	bcs	149c0 <fputs@plt+0x391c>
   14970:	subs	r0, r3, #97	; 0x61
   14974:	movne	r0, #1
   14978:	bx	lr
   1497c:	ldr	r0, [r0, #12]
   14980:	b	14944 <fputs@plt+0x38a0>
   14984:	cmp	r3, #152	; 0x98
   14988:	bne	149c8 <fputs@plt+0x3924>
   1498c:	ldr	r3, [r0, #4]
   14990:	ands	r3, r3, #1048576	; 0x100000
   14994:	bne	149c8 <fputs@plt+0x3924>
   14998:	ldrsh	r2, [r0, #32]
   1499c:	cmp	r2, #0
   149a0:	blt	149c0 <fputs@plt+0x391c>
   149a4:	ldr	r3, [r0, #44]	; 0x2c
   149a8:	ldr	r3, [r3, #4]
   149ac:	add	r3, r3, r2, lsl #4
   149b0:	ldrb	r0, [r3, #12]
   149b4:	clz	r0, r0
   149b8:	lsr	r0, r0, #5
   149bc:	bx	lr
   149c0:	mov	r0, #0
   149c4:	bx	lr
   149c8:	mov	r0, #1
   149cc:	bx	lr
   149d0:	mov	r3, r0
   149d4:	ldrb	r0, [r0, #19]
   149d8:	cmp	r0, #0
   149dc:	ldreq	r0, [r3, #76]	; 0x4c
   149e0:	addeq	r0, r0, #1
   149e4:	subne	r0, r0, #1
   149e8:	uxtbne	r0, r0
   149ec:	streq	r0, [r3, #76]	; 0x4c
   149f0:	strbne	r0, [r3, #19]
   149f4:	addne	r3, r3, r0, lsl #2
   149f8:	ldrne	r0, [r3, #28]
   149fc:	bx	lr
   14a00:	ldr	r2, [r0, #60]	; 0x3c
   14a04:	mov	r3, r0
   14a08:	cmp	r2, r1
   14a0c:	blt	14a28 <fputs@plt+0x3984>
   14a10:	ldr	r0, [r0, #64]	; 0x40
   14a14:	sub	r2, r2, r1
   14a18:	str	r2, [r3, #60]	; 0x3c
   14a1c:	add	ip, r0, r1
   14a20:	str	ip, [r3, #64]	; 0x40
   14a24:	bx	lr
   14a28:	ldr	r2, [r0, #76]	; 0x4c
   14a2c:	add	r0, r2, #1
   14a30:	add	r2, r2, r1
   14a34:	str	r2, [r3, #76]	; 0x4c
   14a38:	bx	lr
   14a3c:	push	{r4, r5, r6, r7, r8, lr}
   14a40:	mov	r5, r0
   14a44:	mov	r7, r1
   14a48:	mov	r6, r2
   14a4c:	mov	r4, #0
   14a50:	ldr	r3, [r5, #20]
   14a54:	cmp	r3, r4
   14a58:	bgt	14a64 <fputs@plt+0x39c0>
   14a5c:	mov	r0, #0
   14a60:	pop	{r4, r5, r6, r7, r8, pc}
   14a64:	ldr	r2, [r5, #16]
   14a68:	cmp	r4, #1
   14a6c:	eorle	r3, r4, #1
   14a70:	movgt	r3, r4
   14a74:	cmp	r6, #0
   14a78:	add	r8, r2, r3, lsl #4
   14a7c:	beq	14a9c <fputs@plt+0x39f8>
   14a80:	mov	r0, r6
   14a84:	ldr	r1, [r2, r3, lsl #4]
   14a88:	bl	1233c <fputs@plt+0x1298>
   14a8c:	cmp	r0, #0
   14a90:	beq	14a9c <fputs@plt+0x39f8>
   14a94:	add	r4, r4, #1
   14a98:	b	14a50 <fputs@plt+0x39ac>
   14a9c:	ldr	r0, [r8, #12]
   14aa0:	mov	r1, r7
   14aa4:	add	r0, r0, #8
   14aa8:	bl	131d8 <fputs@plt+0x2134>
   14aac:	cmp	r0, #0
   14ab0:	beq	14a94 <fputs@plt+0x39f0>
   14ab4:	pop	{r4, r5, r6, r7, r8, pc}
   14ab8:	push	{r4, r5, r6, r7, r8, lr}
   14abc:	mov	r5, r0
   14ac0:	mov	r7, r1
   14ac4:	mov	r6, r2
   14ac8:	mov	r4, #0
   14acc:	ldr	r3, [r5, #20]
   14ad0:	cmp	r3, r4
   14ad4:	bgt	14ae0 <fputs@plt+0x3a3c>
   14ad8:	mov	r0, #0
   14adc:	pop	{r4, r5, r6, r7, r8, pc}
   14ae0:	ldr	r2, [r5, #16]
   14ae4:	cmp	r4, #1
   14ae8:	eorle	r3, r4, #1
   14aec:	movgt	r3, r4
   14af0:	cmp	r6, #0
   14af4:	add	r8, r2, r3, lsl #4
   14af8:	beq	14b18 <fputs@plt+0x3a74>
   14afc:	mov	r0, r6
   14b00:	ldr	r1, [r2, r3, lsl #4]
   14b04:	bl	1233c <fputs@plt+0x1298>
   14b08:	cmp	r0, #0
   14b0c:	beq	14b18 <fputs@plt+0x3a74>
   14b10:	add	r4, r4, #1
   14b14:	b	14acc <fputs@plt+0x3a28>
   14b18:	ldr	r0, [r8, #12]
   14b1c:	mov	r1, r7
   14b20:	add	r0, r0, #24
   14b24:	bl	131d8 <fputs@plt+0x2134>
   14b28:	cmp	r0, #0
   14b2c:	beq	14b10 <fputs@plt+0x3a6c>
   14b30:	pop	{r4, r5, r6, r7, r8, pc}
   14b34:	push	{r4, r5, r6, lr}
   14b38:	subs	r5, r1, #0
   14b3c:	ldrne	r4, [r0, #20]
   14b40:	ldrne	r6, [r0, #16]
   14b44:	subne	r4, r4, #1
   14b48:	bne	14b6c <fputs@plt+0x3ac8>
   14b4c:	mvn	r4, #0
   14b50:	b	14b74 <fputs@plt+0x3ad0>
   14b54:	mov	r1, r5
   14b58:	ldr	r0, [r6, r4, lsl #4]
   14b5c:	bl	1233c <fputs@plt+0x1298>
   14b60:	cmp	r0, #0
   14b64:	beq	14b74 <fputs@plt+0x3ad0>
   14b68:	sub	r4, r4, #1
   14b6c:	cmp	r4, #0
   14b70:	bge	14b54 <fputs@plt+0x3ab0>
   14b74:	mov	r0, r4
   14b78:	pop	{r4, r5, r6, pc}
   14b7c:	ldrh	r2, [r0, #52]	; 0x34
   14b80:	mov	r3, #0
   14b84:	cmp	r2, r3
   14b88:	bgt	14ba8 <fputs@plt+0x3b04>
   14b8c:	mvn	r0, #0
   14b90:	bx	lr
   14b94:	add	r3, r3, #1
   14b98:	cmp	r2, r3
   14b9c:	bgt	14bac <fputs@plt+0x3b08>
   14ba0:	mvn	r0, #0
   14ba4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ba8:	push	{lr}		; (str lr, [sp, #-4]!)
   14bac:	lsl	ip, r3, #1
   14bb0:	ldr	lr, [r0, #4]
   14bb4:	ldrsh	ip, [lr, ip]
   14bb8:	cmp	ip, r1
   14bbc:	bne	14b94 <fputs@plt+0x3af0>
   14bc0:	sxth	r0, r3
   14bc4:	pop	{pc}		; (ldr pc, [sp], #4)
   14bc8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14bcc:	mov	r2, #0
   14bd0:	mov	r5, r1
   14bd4:	mov	r4, #67	; 0x43
   14bd8:	mov	r3, r2
   14bdc:	ldr	r7, [pc, #400]	; 14d74 <fputs@plt+0x3cd0>
   14be0:	ldr	r8, [pc, #400]	; 14d78 <fputs@plt+0x3cd4>
   14be4:	ldr	r9, [pc, #400]	; 14d7c <fputs@plt+0x3cd8>
   14be8:	ldr	ip, [pc, #400]	; 14d80 <fputs@plt+0x3cdc>
   14bec:	ldr	lr, [pc, #400]	; 14d84 <fputs@plt+0x3ce0>
   14bf0:	ldr	r6, [pc, #400]	; 14d88 <fputs@plt+0x3ce4>
   14bf4:	ldr	sl, [pc, #400]	; 14d8c <fputs@plt+0x3ce8>
   14bf8:	ldrb	r1, [r0], #1
   14bfc:	cmp	r1, #0
   14c00:	bne	14c30 <fputs@plt+0x3b8c>
   14c04:	cmp	r5, #0
   14c08:	beq	14d68 <fputs@plt+0x3cc4>
   14c0c:	mov	r3, #1
   14c10:	cmp	r4, #66	; 0x42
   14c14:	strb	r3, [r5]
   14c18:	bhi	14d68 <fputs@plt+0x3cc4>
   14c1c:	cmp	r2, #0
   14c20:	ldrne	r1, [pc, #360]	; 14d90 <fputs@plt+0x3cec>
   14c24:	bne	14d58 <fputs@plt+0x3cb4>
   14c28:	mov	r3, #5
   14c2c:	b	14d50 <fputs@plt+0x3cac>
   14c30:	ldr	fp, [pc, #344]	; 14d90 <fputs@plt+0x3cec>
   14c34:	add	r1, fp, r1
   14c38:	ldrb	r1, [r1, #64]	; 0x40
   14c3c:	add	r3, r1, r3, lsl #8
   14c40:	ldr	r1, [pc, #332]	; 14d94 <fputs@plt+0x3cf0>
   14c44:	cmp	r3, r1
   14c48:	beq	14cd8 <fputs@plt+0x3c34>
   14c4c:	cmp	r3, r7
   14c50:	beq	14cdc <fputs@plt+0x3c38>
   14c54:	cmp	r3, r8
   14c58:	beq	14cdc <fputs@plt+0x3c38>
   14c5c:	cmp	r3, r9
   14c60:	bne	14c84 <fputs@plt+0x3be0>
   14c64:	sub	r1, r4, #67	; 0x43
   14c68:	tst	r1, #253	; 0xfd
   14c6c:	bne	14c84 <fputs@plt+0x3be0>
   14c70:	ldrb	r1, [r0]
   14c74:	mov	r4, #65	; 0x41
   14c78:	cmp	r1, #40	; 0x28
   14c7c:	moveq	r2, r0
   14c80:	b	14bf8 <fputs@plt+0x3b54>
   14c84:	sub	r1, r4, #67	; 0x43
   14c88:	cmp	r3, ip
   14c8c:	cmpeq	r4, #67	; 0x43
   14c90:	clz	r1, r1
   14c94:	lsr	r1, r1, #5
   14c98:	beq	14ce4 <fputs@plt+0x3c40>
   14c9c:	cmp	r3, lr
   14ca0:	movne	fp, #0
   14ca4:	andeq	fp, r1, #1
   14ca8:	cmp	fp, #0
   14cac:	bne	14cf0 <fputs@plt+0x3c4c>
   14cb0:	cmp	r3, r6
   14cb4:	movne	r1, #0
   14cb8:	andeq	r1, r1, #1
   14cbc:	cmp	r1, #0
   14cc0:	bne	14cfc <fputs@plt+0x3c58>
   14cc4:	bic	r1, r3, #-16777216	; 0xff000000
   14cc8:	cmp	r1, sl
   14ccc:	bne	14bf8 <fputs@plt+0x3b54>
   14cd0:	mov	r4, #68	; 0x44
   14cd4:	b	14c04 <fputs@plt+0x3b60>
   14cd8:	mov	r2, r0
   14cdc:	mov	r4, #66	; 0x42
   14ce0:	b	14bf8 <fputs@plt+0x3b54>
   14ce4:	mov	r4, #69	; 0x45
   14ce8:	mov	r3, ip
   14cec:	b	14bf8 <fputs@plt+0x3b54>
   14cf0:	mov	r4, #69	; 0x45
   14cf4:	mov	r3, lr
   14cf8:	b	14bf8 <fputs@plt+0x3b54>
   14cfc:	mov	r4, #69	; 0x45
   14d00:	mov	r3, r6
   14d04:	b	14bf8 <fputs@plt+0x3b54>
   14d08:	add	r3, r1, r3
   14d0c:	ldrb	r3, [r3, #320]	; 0x140
   14d10:	tst	r3, #4
   14d14:	beq	14d58 <fputs@plt+0x3cb4>
   14d18:	mov	r3, #0
   14d1c:	add	r1, sp, #4
   14d20:	str	r3, [sp, #4]
   14d24:	bl	12e40 <fputs@plt+0x1d9c>
   14d28:	ldr	r3, [sp, #4]
   14d2c:	cmp	r3, #0
   14d30:	add	r2, r3, #3
   14d34:	movlt	r3, r2
   14d38:	asr	r3, r3, #2
   14d3c:	add	r3, r3, #1
   14d40:	cmp	r3, #255	; 0xff
   14d44:	movgt	r3, #255	; 0xff
   14d48:	str	r3, [sp, #4]
   14d4c:	ldr	r3, [sp, #4]
   14d50:	strb	r3, [r5]
   14d54:	b	14d68 <fputs@plt+0x3cc4>
   14d58:	mov	r0, r2
   14d5c:	ldrb	r3, [r2], #1
   14d60:	cmp	r3, #0
   14d64:	bne	14d08 <fputs@plt+0x3c64>
   14d68:	mov	r0, r4
   14d6c:	add	sp, sp, #12
   14d70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d74:	cmnvs	ip, #392	; 0x188
   14d78:	strbtvc	r7, [r5], #-2164	; 0xfffff78c
   14d7c:	rsbvs	r6, ip, #392	; 0x188
   14d80:	rsbvc	r6, r5, #108, 2
   14d84:	strbtvs	r6, [ip], -r1, ror #30
   14d88:	strbtvs	r7, [pc], #-1378	; 14d90 <fputs@plt+0x3cec>
   14d8c:	rsbeq	r6, r9, r4, ror lr
   14d90:	muleq	r7, r0, r4
   14d94:	cmnvs	r8, #-2147483620	; 0x8000001c
   14d98:	push	{r4, lr}
   14d9c:	bl	14844 <fputs@plt+0x37a0>
   14da0:	ldr	r1, [r0, #4]
   14da4:	ands	r1, r1, #512	; 0x200
   14da8:	bne	14e20 <fputs@plt+0x3d7c>
   14dac:	ldrb	r3, [r0]
   14db0:	cmp	r3, #119	; 0x77
   14db4:	bne	14dcc <fputs@plt+0x3d28>
   14db8:	ldr	r3, [r0, #20]
   14dbc:	ldr	r3, [r3]
   14dc0:	ldr	r3, [r3, #4]
   14dc4:	ldr	r0, [r3]
   14dc8:	b	14d9c <fputs@plt+0x3cf8>
   14dcc:	cmp	r3, #38	; 0x26
   14dd0:	bne	14de0 <fputs@plt+0x3d3c>
   14dd4:	pop	{r4, lr}
   14dd8:	ldr	r0, [r0, #8]
   14ddc:	b	14bc8 <fputs@plt+0x3b24>
   14de0:	and	r2, r3, #253	; 0xfd
   14de4:	cmp	r3, #157	; 0x9d
   14de8:	cmpne	r2, #152	; 0x98
   14dec:	bne	14e18 <fputs@plt+0x3d74>
   14df0:	ldr	r3, [r0, #44]	; 0x2c
   14df4:	cmp	r3, #0
   14df8:	beq	14e18 <fputs@plt+0x3d74>
   14dfc:	ldrsh	r2, [r0, #32]
   14e00:	cmp	r2, #0
   14e04:	blt	14e28 <fputs@plt+0x3d84>
   14e08:	ldr	r3, [r3, #4]
   14e0c:	add	r3, r3, r2, lsl #4
   14e10:	ldrb	r0, [r3, #13]
   14e14:	pop	{r4, pc}
   14e18:	ldrb	r0, [r0, #1]
   14e1c:	pop	{r4, pc}
   14e20:	mov	r0, #0
   14e24:	pop	{r4, pc}
   14e28:	mov	r0, #68	; 0x44
   14e2c:	pop	{r4, pc}
   14e30:	push	{r4, lr}
   14e34:	mov	r4, r1
   14e38:	bl	14d98 <fputs@plt+0x3cf4>
   14e3c:	cmp	r0, #0
   14e40:	cmpne	r4, #0
   14e44:	beq	14e5c <fputs@plt+0x3db8>
   14e48:	cmp	r4, #66	; 0x42
   14e4c:	cmpls	r0, #66	; 0x42
   14e50:	movls	r0, #65	; 0x41
   14e54:	movhi	r0, #67	; 0x43
   14e58:	pop	{r4, pc}
   14e5c:	orr	r3, r0, r4
   14e60:	tst	r3, #255	; 0xff
   14e64:	addne	r0, r0, r4
   14e68:	uxtbne	r0, r0
   14e6c:	moveq	r0, #65	; 0x41
   14e70:	pop	{r4, pc}
   14e74:	push	{r4, lr}
   14e78:	mov	r4, r0
   14e7c:	ldr	r0, [r0, #12]
   14e80:	bl	14d98 <fputs@plt+0x3cf4>
   14e84:	mov	r1, r0
   14e88:	ldr	r0, [r4, #16]
   14e8c:	cmp	r0, #0
   14e90:	beq	14e9c <fputs@plt+0x3df8>
   14e94:	pop	{r4, lr}
   14e98:	b	14e30 <fputs@plt+0x3d8c>
   14e9c:	ldr	r3, [r4, #4]
   14ea0:	tst	r3, #2048	; 0x800
   14ea4:	beq	14ebc <fputs@plt+0x3e18>
   14ea8:	ldr	r3, [r4, #20]
   14eac:	ldr	r3, [r3]
   14eb0:	ldr	r3, [r3, #4]
   14eb4:	ldr	r0, [r3]
   14eb8:	b	14e94 <fputs@plt+0x3df0>
   14ebc:	cmp	r1, #0
   14ec0:	movne	r0, r1
   14ec4:	moveq	r0, #65	; 0x41
   14ec8:	pop	{r4, pc}
   14ecc:	push	{r4, lr}
   14ed0:	mov	r4, r1
   14ed4:	bl	14e74 <fputs@plt+0x3dd0>
   14ed8:	cmp	r0, #65	; 0x41
   14edc:	beq	14f08 <fputs@plt+0x3e64>
   14ee0:	cmp	r0, #66	; 0x42
   14ee4:	bne	14ef8 <fputs@plt+0x3e54>
   14ee8:	sub	r0, r4, #66	; 0x42
   14eec:	clz	r0, r0
   14ef0:	lsr	r0, r0, #5
   14ef4:	pop	{r4, pc}
   14ef8:	cmp	r4, #66	; 0x42
   14efc:	movls	r0, #0
   14f00:	movhi	r0, #1
   14f04:	pop	{r4, pc}
   14f08:	mov	r0, #1
   14f0c:	pop	{r4, pc}
   14f10:	ldr	r3, [r0, #12]
   14f14:	push	{r4, lr}
   14f18:	mov	r4, r0
   14f1c:	ldrh	r1, [r0, #52]	; 0x34
   14f20:	ldr	ip, [r3, #4]
   14f24:	mov	r3, #0
   14f28:	mov	r0, r3
   14f2c:	cmp	r1, r3
   14f30:	bgt	14f48 <fputs@plt+0x3ea4>
   14f34:	lsl	r0, r0, #2
   14f38:	mov	r1, #0
   14f3c:	bl	13068 <fputs@plt+0x1fc4>
   14f40:	strh	r0, [r4, #48]	; 0x30
   14f44:	pop	{r4, pc}
   14f48:	ldr	lr, [r4, #4]
   14f4c:	lsl	r2, r3, #1
   14f50:	add	r3, r3, #1
   14f54:	ldrsh	r2, [lr, r2]
   14f58:	cmp	r2, #0
   14f5c:	addge	r2, ip, r2, lsl #4
   14f60:	movlt	r2, #1
   14f64:	ldrbge	r2, [r2, #14]
   14f68:	add	r0, r0, r2
   14f6c:	b	14f2c <fputs@plt+0x3e88>
   14f70:	push	{r4, r5, r6, r7, r8, lr}
   14f74:	subs	r6, r1, #0
   14f78:	movne	r5, r0
   14f7c:	addne	r4, r6, #8
   14f80:	movne	r7, #0
   14f84:	popeq	{r4, r5, r6, r7, r8, pc}
   14f88:	ldr	r3, [r6]
   14f8c:	cmp	r3, r7
   14f90:	pople	{r4, r5, r6, r7, r8, pc}
   14f94:	ldr	r3, [r4, #44]	; 0x2c
   14f98:	cmp	r3, #0
   14f9c:	popge	{r4, r5, r6, r7, r8, pc}
   14fa0:	ldr	r3, [r5, #72]	; 0x48
   14fa4:	add	r2, r3, #1
   14fa8:	str	r2, [r5, #72]	; 0x48
   14fac:	str	r3, [r4, #44]	; 0x2c
   14fb0:	ldr	r3, [r4, #20]
   14fb4:	cmp	r3, #0
   14fb8:	beq	14fc8 <fputs@plt+0x3f24>
   14fbc:	mov	r0, r5
   14fc0:	ldr	r1, [r3, #28]
   14fc4:	bl	14f70 <fputs@plt+0x3ecc>
   14fc8:	add	r7, r7, #1
   14fcc:	add	r4, r4, #72	; 0x48
   14fd0:	b	14f88 <fputs@plt+0x3ee4>
   14fd4:	ldr	r3, [r0, #416]	; 0x1a0
   14fd8:	mov	r2, #1
   14fdc:	cmp	r3, #0
   14fe0:	moveq	r3, r0
   14fe4:	strb	r2, [r3, #21]
   14fe8:	bx	lr
   14fec:	cmn	r1, #2
   14ff0:	bne	1500c <fputs@plt+0x3f68>
   14ff4:	ldr	r3, [r0, #12]
   14ff8:	cmp	r3, #0
   14ffc:	moveq	r3, #0
   15000:	movne	r3, #6
   15004:	mov	r0, r3
   15008:	bx	lr
   1500c:	ldrsb	r3, [r0]
   15010:	cmp	r3, r1
   15014:	beq	1502c <fputs@plt+0x3f88>
   15018:	cmp	r3, #0
   1501c:	movlt	r3, #1
   15020:	blt	15030 <fputs@plt+0x3f8c>
   15024:	mov	r3, #0
   15028:	b	15004 <fputs@plt+0x3f60>
   1502c:	mov	r3, #4
   15030:	ldrh	r1, [r0, #2]
   15034:	and	r0, r1, #3
   15038:	cmp	r2, r0
   1503c:	addeq	r3, r3, #2
   15040:	beq	15004 <fputs@plt+0x3f60>
   15044:	and	r1, r1, r2
   15048:	tst	r1, #2
   1504c:	addne	r3, r3, #1
   15050:	b	15004 <fputs@plt+0x3f60>
   15054:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15058:	mov	r5, r3
   1505c:	sub	sp, sp, #28
   15060:	mov	r4, r2
   15064:	ldrb	r3, [r2, #3]
   15068:	ldrb	r7, [r2, #1]
   1506c:	ldrb	r8, [r2]
   15070:	str	r3, [sp, #8]
   15074:	mov	r3, #0
   15078:	ldr	sl, [pc, #976]	; 15450 <fputs@plt+0x43ac>
   1507c:	str	r3, [sp, #4]
   15080:	str	r1, [sp, #16]
   15084:	str	r0, [sp, #20]
   15088:	ldr	r3, [sp, #20]
   1508c:	ldrsb	r2, [r3]
   15090:	cmp	r2, #0
   15094:	addge	r2, r3, #1
   15098:	strge	r2, [sp, #20]
   1509c:	ldrbge	r6, [r3]
   150a0:	bge	150b0 <fputs@plt+0x400c>
   150a4:	add	r0, sp, #20
   150a8:	bl	12174 <fputs@plt+0x10d0>
   150ac:	mov	r6, r0
   150b0:	cmp	r6, #0
   150b4:	bne	150cc <fputs@plt+0x4028>
   150b8:	ldr	r3, [sp, #16]
   150bc:	ldrb	r0, [r3]
   150c0:	clz	r0, r0
   150c4:	lsr	r0, r0, #5
   150c8:	b	15138 <fputs@plt+0x4094>
   150cc:	cmp	r6, r8
   150d0:	bne	152a0 <fputs@plt+0x41fc>
   150d4:	ldr	r3, [sp, #20]
   150d8:	ldrsb	r2, [r3]
   150dc:	cmp	r2, #0
   150e0:	addge	r2, r3, #1
   150e4:	strge	r2, [sp, #20]
   150e8:	ldrbge	r6, [r3]
   150ec:	bge	150fc <fputs@plt+0x4058>
   150f0:	add	r0, sp, #20
   150f4:	bl	12174 <fputs@plt+0x10d0>
   150f8:	mov	r6, r0
   150fc:	cmp	r6, r8
   15100:	beq	1511c <fputs@plt+0x4078>
   15104:	cmp	r6, r7
   15108:	beq	15124 <fputs@plt+0x4080>
   1510c:	cmp	r6, #0
   15110:	bne	15140 <fputs@plt+0x409c>
   15114:	mov	r0, #1
   15118:	b	15138 <fputs@plt+0x4094>
   1511c:	cmp	r8, r7
   15120:	bne	150d4 <fputs@plt+0x4030>
   15124:	add	r0, sp, #16
   15128:	bl	12174 <fputs@plt+0x10d0>
   1512c:	cmp	r0, #0
   15130:	bne	150d4 <fputs@plt+0x4030>
   15134:	mov	r0, #0
   15138:	add	sp, sp, #28
   1513c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15140:	cmp	r6, r5
   15144:	bne	15164 <fputs@plt+0x40c0>
   15148:	ldrb	r3, [r4, #2]
   1514c:	cmp	r3, #0
   15150:	bne	15228 <fputs@plt+0x4184>
   15154:	add	r0, sp, #20
   15158:	bl	12174 <fputs@plt+0x10d0>
   1515c:	subs	r6, r0, #0
   15160:	beq	15134 <fputs@plt+0x4090>
   15164:	cmp	r6, #128	; 0x80
   15168:	bhi	15270 <fputs@plt+0x41cc>
   1516c:	ldr	r3, [sp, #8]
   15170:	cmp	r3, #0
   15174:	moveq	r7, r6
   15178:	beq	15194 <fputs@plt+0x40f0>
   1517c:	ldr	r3, [pc, #716]	; 15450 <fputs@plt+0x43ac>
   15180:	add	r3, r3, r6
   15184:	ldrb	r7, [r3, #320]	; 0x140
   15188:	and	r7, r7, #32
   1518c:	bic	r7, r6, r7
   15190:	ldrb	r6, [r3, #64]	; 0x40
   15194:	ldr	r3, [sp, #16]
   15198:	add	r1, r3, #1
   1519c:	str	r1, [sp, #16]
   151a0:	ldrb	r3, [r3]
   151a4:	cmp	r3, #0
   151a8:	beq	15134 <fputs@plt+0x4090>
   151ac:	cmp	r3, r6
   151b0:	cmpne	r3, r7
   151b4:	bne	15194 <fputs@plt+0x40f0>
   151b8:	mov	r3, r5
   151bc:	mov	r2, r4
   151c0:	ldr	r0, [sp, #20]
   151c4:	bl	15054 <fputs@plt+0x3fb0>
   151c8:	cmp	r0, #0
   151cc:	beq	15194 <fputs@plt+0x40f0>
   151d0:	b	15114 <fputs@plt+0x4070>
   151d4:	add	r3, r3, #1
   151d8:	str	r3, [sp, #16]
   151dc:	b	15214 <fputs@plt+0x4170>
   151e0:	ldr	r0, [sp, #20]
   151e4:	mov	r3, r5
   151e8:	mov	r2, r4
   151ec:	sub	r0, r0, #1
   151f0:	bl	15054 <fputs@plt+0x3fb0>
   151f4:	cmp	r0, #0
   151f8:	bne	15238 <fputs@plt+0x4194>
   151fc:	ldr	r3, [sp, #16]
   15200:	add	r2, r3, #1
   15204:	str	r2, [sp, #16]
   15208:	ldrb	r3, [r3]
   1520c:	cmp	r3, #191	; 0xbf
   15210:	bls	15228 <fputs@plt+0x4184>
   15214:	ldr	r3, [sp, #16]
   15218:	ldrb	r2, [r3]
   1521c:	and	r2, r2, #192	; 0xc0
   15220:	cmp	r2, #128	; 0x80
   15224:	beq	151d4 <fputs@plt+0x4130>
   15228:	ldr	r1, [sp, #16]
   1522c:	ldrb	r3, [r1]
   15230:	cmp	r3, #0
   15234:	bne	151e0 <fputs@plt+0x413c>
   15238:	ldr	r3, [sp, #16]
   1523c:	ldrb	r0, [r3]
   15240:	adds	r0, r0, #0
   15244:	movne	r0, #1
   15248:	b	15138 <fputs@plt+0x4094>
   1524c:	cmp	r6, r0
   15250:	bne	15270 <fputs@plt+0x41cc>
   15254:	mov	r3, r5
   15258:	mov	r2, r4
   1525c:	ldr	r1, [sp, #16]
   15260:	ldr	r0, [sp, #20]
   15264:	bl	15054 <fputs@plt+0x3fb0>
   15268:	cmp	r0, #0
   1526c:	bne	15114 <fputs@plt+0x4070>
   15270:	ldr	r3, [sp, #16]
   15274:	ldrsb	r2, [r3]
   15278:	cmp	r2, #0
   1527c:	addge	r2, r3, #1
   15280:	strge	r2, [sp, #16]
   15284:	ldrbge	r0, [r3]
   15288:	bge	15294 <fputs@plt+0x41f0>
   1528c:	add	r0, sp, #16
   15290:	bl	12174 <fputs@plt+0x10d0>
   15294:	cmp	r0, #0
   15298:	bne	1524c <fputs@plt+0x41a8>
   1529c:	b	15134 <fputs@plt+0x4090>
   152a0:	cmp	r6, r5
   152a4:	bne	152cc <fputs@plt+0x4228>
   152a8:	ldrb	r3, [r4, #2]
   152ac:	cmp	r3, #0
   152b0:	bne	1535c <fputs@plt+0x42b8>
   152b4:	add	r0, sp, #20
   152b8:	bl	12174 <fputs@plt+0x10d0>
   152bc:	subs	r6, r0, #0
   152c0:	beq	15134 <fputs@plt+0x4090>
   152c4:	ldr	r3, [sp, #20]
   152c8:	str	r3, [sp, #4]
   152cc:	ldr	r3, [sp, #16]
   152d0:	ldrsb	r2, [r3]
   152d4:	cmp	r2, #0
   152d8:	addge	r2, r3, #1
   152dc:	strge	r2, [sp, #16]
   152e0:	ldrbge	r0, [r3]
   152e4:	bge	152f0 <fputs@plt+0x424c>
   152e8:	add	r0, sp, #16
   152ec:	bl	12174 <fputs@plt+0x10d0>
   152f0:	cmp	r6, r0
   152f4:	beq	15088 <fputs@plt+0x3fe4>
   152f8:	ldr	r2, [sp, #8]
   152fc:	cmp	r6, #127	; 0x7f
   15300:	movhi	r3, #0
   15304:	movls	r3, #1
   15308:	cmp	r2, #0
   1530c:	moveq	r3, #0
   15310:	cmp	r0, #127	; 0x7f
   15314:	movhi	r3, #0
   15318:	andls	r3, r3, #1
   1531c:	cmp	r3, #0
   15320:	beq	1533c <fputs@plt+0x4298>
   15324:	add	r2, sl, r6
   15328:	add	r3, sl, r0
   1532c:	ldrb	r2, [r2, #64]	; 0x40
   15330:	ldrb	r3, [r3, #64]	; 0x40
   15334:	cmp	r2, r3
   15338:	beq	15088 <fputs@plt+0x3fe4>
   1533c:	cmp	r6, r7
   15340:	bne	15134 <fputs@plt+0x4090>
   15344:	ldr	r2, [sp, #4]
   15348:	ldr	r3, [sp, #20]
   1534c:	cmp	r3, r2
   15350:	cmpne	r0, #0
   15354:	beq	15134 <fputs@plt+0x4090>
   15358:	b	15088 <fputs@plt+0x3fe4>
   1535c:	add	r0, sp, #16
   15360:	bl	12174 <fputs@plt+0x10d0>
   15364:	subs	r6, r0, #0
   15368:	beq	15134 <fputs@plt+0x4090>
   1536c:	add	r0, sp, #20
   15370:	bl	12174 <fputs@plt+0x10d0>
   15374:	cmp	r0, #94	; 0x5e
   15378:	mov	r3, r0
   1537c:	movne	fp, #0
   15380:	bne	15394 <fputs@plt+0x42f0>
   15384:	add	r0, sp, #20
   15388:	mov	fp, #1
   1538c:	bl	12174 <fputs@plt+0x10d0>
   15390:	mov	r3, r0
   15394:	cmp	r3, #93	; 0x5d
   15398:	movne	r9, #0
   1539c:	bne	153b8 <fputs@plt+0x4314>
   153a0:	sub	r9, r6, #93	; 0x5d
   153a4:	add	r0, sp, #20
   153a8:	clz	r9, r9
   153ac:	bl	12174 <fputs@plt+0x10d0>
   153b0:	lsr	r9, r9, #5
   153b4:	mov	r3, r0
   153b8:	mov	r1, #0
   153bc:	b	15428 <fputs@plt+0x4384>
   153c0:	cmp	r3, #45	; 0x2d
   153c4:	bne	15444 <fputs@plt+0x43a0>
   153c8:	ldr	r0, [sp, #20]
   153cc:	ldrb	ip, [r0]
   153d0:	subs	r0, ip, #93	; 0x5d
   153d4:	movne	r0, #1
   153d8:	cmp	ip, #0
   153dc:	moveq	r0, #0
   153e0:	cmp	r1, #0
   153e4:	moveq	r0, #0
   153e8:	cmp	r0, #0
   153ec:	beq	15444 <fputs@plt+0x43a0>
   153f0:	add	r0, sp, #20
   153f4:	str	r1, [sp, #12]
   153f8:	bl	12174 <fputs@plt+0x10d0>
   153fc:	ldr	r1, [sp, #12]
   15400:	mov	r3, #0
   15404:	cmp	r1, r6
   15408:	cmpls	r6, r0
   1540c:	movls	r9, #1
   15410:	add	r0, sp, #20
   15414:	str	r3, [sp, #12]
   15418:	bl	12174 <fputs@plt+0x10d0>
   1541c:	ldr	r3, [sp, #12]
   15420:	mov	r1, r3
   15424:	mov	r3, r0
   15428:	cmp	r3, #0
   1542c:	cmpne	r3, #93	; 0x5d
   15430:	bne	153c0 <fputs@plt+0x431c>
   15434:	cmp	r9, fp
   15438:	cmpne	r3, #0
   1543c:	beq	15134 <fputs@plt+0x4090>
   15440:	b	15088 <fputs@plt+0x3fe4>
   15444:	cmp	r3, r6
   15448:	moveq	r9, #1
   1544c:	b	15410 <fputs@plt+0x436c>
   15450:	muleq	r7, r0, r4
   15454:	ldr	r1, [r0]
   15458:	ldr	r3, [r0, #64]	; 0x40
   1545c:	add	r0, r3, #56	; 0x38
   15460:	b	131d8 <fputs@plt+0x2134>
   15464:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15468:	mov	r7, r0
   1546c:	mov	sl, r2
   15470:	mov	fp, r3
   15474:	mov	r5, #0
   15478:	add	r6, r1, #40	; 0x28
   1547c:	ldr	r9, [r1, #20]
   15480:	cmp	r9, r5
   15484:	bgt	15494 <fputs@plt+0x43f0>
   15488:	mov	r0, #0
   1548c:	add	sp, sp, #12
   15490:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15494:	ldrsh	r3, [r7, #34]	; 0x22
   15498:	mov	r4, #0
   1549c:	ldr	r8, [r6, r5, lsl #3]
   154a0:	cmp	r3, r4
   154a4:	addle	r5, r5, #1
   154a8:	ble	15480 <fputs@plt+0x43dc>
   154ac:	ldr	r2, [sl, r4, lsl #2]
   154b0:	cmp	r2, #0
   154b4:	bge	154d8 <fputs@plt+0x4434>
   154b8:	ldrsh	r2, [r7, #32]
   154bc:	cmp	fp, #0
   154c0:	sub	r1, r2, r4
   154c4:	clz	r1, r1
   154c8:	lsr	r1, r1, #5
   154cc:	moveq	r1, #0
   154d0:	cmp	r1, #0
   154d4:	beq	15518 <fputs@plt+0x4474>
   154d8:	ldr	r2, [r7, #4]
   154dc:	cmp	r8, #0
   154e0:	add	r1, r2, r4, lsl #4
   154e4:	beq	1550c <fputs@plt+0x4468>
   154e8:	mov	r1, r8
   154ec:	ldr	r0, [r2, r4, lsl #4]
   154f0:	str	r3, [sp, #4]
   154f4:	bl	1233c <fputs@plt+0x1298>
   154f8:	cmp	r0, #0
   154fc:	ldr	r3, [sp, #4]
   15500:	bne	15518 <fputs@plt+0x4474>
   15504:	mov	r0, #1
   15508:	b	1548c <fputs@plt+0x43e8>
   1550c:	ldrb	r2, [r1, #15]
   15510:	tst	r2, #1
   15514:	bne	15504 <fputs@plt+0x4460>
   15518:	add	r4, r4, #1
   1551c:	b	154a0 <fputs@plt+0x43fc>
   15520:	push	{r4, r5, r6, r7, r8, lr}
   15524:	mov	r5, r0
   15528:	mov	r7, r1
   1552c:	mov	r4, #0
   15530:	ldrsh	r6, [r0, #34]	; 0x22
   15534:	cmp	r6, r4
   15538:	bgt	15548 <fputs@plt+0x44a4>
   1553c:	mvn	r4, #0
   15540:	mov	r0, r4
   15544:	pop	{r4, r5, r6, r7, r8, pc}
   15548:	ldr	r3, [r5, #4]
   1554c:	mov	r1, r7
   15550:	ldr	r0, [r3, r4, lsl #4]
   15554:	bl	1233c <fputs@plt+0x1298>
   15558:	cmp	r0, #0
   1555c:	beq	15540 <fputs@plt+0x449c>
   15560:	add	r4, r4, #1
   15564:	b	15534 <fputs@plt+0x4490>
   15568:	push	{r4, r5, r6, r7, r8, lr}
   1556c:	mov	r4, r0
   15570:	mov	r6, r1
   15574:	mov	r7, #20
   15578:	cmp	r4, #0
   1557c:	popeq	{r4, r5, r6, r7, r8, pc}
   15580:	strh	r6, [r4, #36]	; 0x24
   15584:	ldr	r3, [r4, #4]
   15588:	orr	r3, r3, #1
   1558c:	str	r3, [r4, #4]
   15590:	ldrb	r3, [r4]
   15594:	cmp	r3, #151	; 0x97
   15598:	beq	155b0 <fputs@plt+0x450c>
   1559c:	mov	r1, r6
   155a0:	ldr	r0, [r4, #12]
   155a4:	bl	15568 <fputs@plt+0x44c4>
   155a8:	ldr	r4, [r4, #16]
   155ac:	b	15578 <fputs@plt+0x44d4>
   155b0:	ldr	r3, [r4, #20]
   155b4:	cmp	r3, #0
   155b8:	beq	1559c <fputs@plt+0x44f8>
   155bc:	mov	r5, #0
   155c0:	b	155dc <fputs@plt+0x4538>
   155c4:	ldr	r2, [r3, #4]
   155c8:	mul	r3, r7, r5
   155cc:	mov	r1, r6
   155d0:	add	r5, r5, #1
   155d4:	ldr	r0, [r2, r3]
   155d8:	bl	15568 <fputs@plt+0x44c4>
   155dc:	ldr	r3, [r4, #20]
   155e0:	ldr	r2, [r3]
   155e4:	cmp	r2, r5
   155e8:	bgt	155c4 <fputs@plt+0x4520>
   155ec:	b	1559c <fputs@plt+0x44f8>
   155f0:	ldr	r3, [r1, #52]	; 0x34
   155f4:	cmp	r3, #0
   155f8:	bne	15614 <fputs@plt+0x4570>
   155fc:	ldr	r3, [r1, #64]	; 0x40
   15600:	cmp	r3, #0
   15604:	ldrne	r2, [r0]
   15608:	ldrne	r3, [r3, #4]
   1560c:	strne	r3, [r2, #536]	; 0x218
   15610:	bx	lr
   15614:	mov	r1, r3
   15618:	b	155f0 <fputs@plt+0x454c>
   1561c:	mov	r0, #0
   15620:	bx	lr
   15624:	ldr	r3, [r0]
   15628:	push	{r4, r5, r6, r7, r8, lr}
   1562c:	ldrb	r4, [r0, #442]	; 0x1ba
   15630:	ldr	r3, [r3, #16]
   15634:	cmp	r4, #0
   15638:	movne	r4, #0
   1563c:	ldr	r3, [r3, #28]
   15640:	bne	1565c <fputs@plt+0x45b8>
   15644:	mov	r5, r1
   15648:	ldr	r8, [r1, #64]	; 0x40
   1564c:	cmp	r8, r3
   15650:	ldrne	r6, [r3, #48]	; 0x30
   15654:	bne	1569c <fputs@plt+0x45f8>
   15658:	ldr	r4, [r5, #60]	; 0x3c
   1565c:	mov	r0, r4
   15660:	pop	{r4, r5, r6, r7, r8, pc}
   15664:	ldr	r7, [r6, #8]
   15668:	ldr	r3, [r7, #24]
   1566c:	cmp	r8, r3
   15670:	bne	15698 <fputs@plt+0x45f4>
   15674:	ldr	r1, [r5]
   15678:	ldr	r0, [r7, #4]
   1567c:	bl	1233c <fputs@plt+0x1298>
   15680:	cmp	r0, #0
   15684:	bne	15698 <fputs@plt+0x45f4>
   15688:	cmp	r4, #0
   1568c:	ldreq	r4, [r5, #60]	; 0x3c
   15690:	str	r4, [r7, #32]
   15694:	mov	r4, r7
   15698:	ldr	r6, [r6]
   1569c:	cmp	r6, #0
   156a0:	bne	15664 <fputs@plt+0x45c0>
   156a4:	cmp	r4, #0
   156a8:	bne	1565c <fputs@plt+0x45b8>
   156ac:	b	15658 <fputs@plt+0x45b4>
   156b0:	ldr	r3, [r0, #4]
   156b4:	lsl	r1, r1, #1
   156b8:	ldrsh	r3, [r3, r1]
   156bc:	cmn	r3, #2
   156c0:	beq	156dc <fputs@plt+0x4638>
   156c4:	cmn	r3, #1
   156c8:	beq	156e4 <fputs@plt+0x4640>
   156cc:	ldr	r2, [r0, #12]
   156d0:	ldr	r2, [r2, #4]
   156d4:	ldr	r0, [r2, r3, lsl #4]
   156d8:	bx	lr
   156dc:	ldr	r0, [pc, #8]	; 156ec <fputs@plt+0x4648>
   156e0:	bx	lr
   156e4:	ldr	r0, [pc, #4]	; 156f0 <fputs@plt+0x464c>
   156e8:	bx	lr
   156ec:	muleq	r7, r3, ip
   156f0:	ldrdeq	r6, [r7], -r3
   156f4:	push	{r4, r5, r6, r7, r8, lr}
   156f8:	mov	r2, #0
   156fc:	mov	r6, #48	; 0x30
   15700:	cmp	r1, #0
   15704:	popeq	{r4, r5, r6, r7, r8, pc}
   15708:	ldrh	r3, [r1, #20]
   1570c:	tst	r3, #4
   15710:	popne	{r4, r5, r6, r7, r8, pc}
   15714:	ldr	ip, [r0]
   15718:	cmp	ip, #0
   1571c:	beq	15730 <fputs@plt+0x468c>
   15720:	ldr	ip, [r1]
   15724:	ldr	ip, [ip, #4]
   15728:	tst	ip, #1
   1572c:	popeq	{r4, r5, r6, r7, r8, pc}
   15730:	ldr	r7, [r1, #40]	; 0x28
   15734:	ldr	ip, [r1, #44]	; 0x2c
   15738:	ldr	r8, [r0, #72]	; 0x48
   1573c:	ldr	lr, [r0, #76]	; 0x4c
   15740:	and	r4, r8, r7
   15744:	and	r5, lr, ip
   15748:	orrs	ip, r4, r5
   1574c:	popne	{r4, r5, r6, r7, r8, pc}
   15750:	cmp	r2, #0
   15754:	beq	15764 <fputs@plt+0x46c0>
   15758:	tst	r3, #1024	; 0x400
   1575c:	orrne	r3, r3, #512	; 0x200
   15760:	bne	15768 <fputs@plt+0x46c4>
   15764:	orr	r3, r3, #4
   15768:	strh	r3, [r1, #20]
   1576c:	ldr	r3, [r1, #4]
   15770:	cmp	r3, #0
   15774:	poplt	{r4, r5, r6, r7, r8, pc}
   15778:	ldr	r1, [r1, #24]
   1577c:	ldr	r1, [r1, #20]
   15780:	mla	r1, r6, r3, r1
   15784:	ldrb	r3, [r1, #22]
   15788:	sub	r3, r3, #1
   1578c:	uxtb	r3, r3
   15790:	cmp	r3, #0
   15794:	strb	r3, [r1, #22]
   15798:	popne	{r4, r5, r6, r7, r8, pc}
   1579c:	add	r2, r2, #1
   157a0:	b	15700 <fputs@plt+0x465c>
   157a4:	cmp	r0, #0
   157a8:	bxeq	lr
   157ac:	ldr	r3, [r1, #4]
   157b0:	and	r2, r3, #1
   157b4:	ldr	r3, [r0, #4]
   157b8:	orr	r3, r3, r2
   157bc:	str	r3, [r0, #4]
   157c0:	ldrsh	r3, [r1, #36]	; 0x24
   157c4:	strh	r3, [r0, #36]	; 0x24
   157c8:	bx	lr
   157cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157d0:	mov	lr, r0
   157d4:	mov	r4, r2
   157d8:	mov	r5, r3
   157dc:	ldrh	r2, [lr], #8
   157e0:	ldrsh	ip, [sp, #36]	; 0x24
   157e4:	ldrsh	sl, [sp, #40]	; 0x28
   157e8:	mov	r3, lr
   157ec:	mov	r1, r2
   157f0:	cmp	r1, #0
   157f4:	bne	15834 <fputs@plt+0x4790>
   157f8:	cmp	r2, #2
   157fc:	bhi	1587c <fputs@plt+0x47d8>
   15800:	add	r1, r2, #1
   15804:	add	r3, r0, r2, lsl #4
   15808:	strh	r1, [r0]
   1580c:	add	r0, r0, r1, lsl #4
   15810:	add	r3, r3, #8
   15814:	strh	sl, [r0, #2]
   15818:	ldrsh	r2, [r3, #10]
   1581c:	mov	r0, #1
   15820:	strd	r4, [r3]
   15824:	strh	ip, [r3, #8]
   15828:	cmp	r2, sl
   1582c:	strhgt	sl, [r3, #10]
   15830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15834:	ldrsh	fp, [r3, #8]
   15838:	ldrd	r8, [r3]
   1583c:	cmp	fp, ip
   15840:	and	r6, r8, r4
   15844:	and	r7, r9, r5
   15848:	blt	15860 <fputs@plt+0x47bc>
   1584c:	cmp	r5, r7
   15850:	cmpeq	r4, r6
   15854:	beq	15818 <fputs@plt+0x4774>
   15858:	cmp	fp, ip
   1585c:	bne	1586c <fputs@plt+0x47c8>
   15860:	cmp	r9, r7
   15864:	cmpeq	r8, r6
   15868:	beq	158b8 <fputs@plt+0x4814>
   1586c:	sub	r1, r1, #1
   15870:	add	r3, r3, #16
   15874:	uxth	r1, r1
   15878:	b	157f0 <fputs@plt+0x474c>
   1587c:	add	r0, r0, #24
   15880:	mov	r3, lr
   15884:	mov	r1, #1
   15888:	ldrsh	lr, [r0, #8]
   1588c:	add	r1, r1, #1
   15890:	ldrsh	r6, [r3, #8]
   15894:	cmp	r6, lr
   15898:	uxth	lr, r1
   1589c:	movgt	r3, r0
   158a0:	cmp	r2, lr
   158a4:	add	r0, r0, #16
   158a8:	bhi	15888 <fputs@plt+0x47e4>
   158ac:	ldrsh	r2, [r3, #8]
   158b0:	cmp	r2, ip
   158b4:	bgt	15818 <fputs@plt+0x4774>
   158b8:	mov	r0, #0
   158bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158c0:	ldr	r2, [r0], #4
   158c4:	mov	r3, #0
   158c8:	cmp	r2, r3
   158cc:	bgt	158dc <fputs@plt+0x4838>
   158d0:	mov	r0, #0
   158d4:	mov	r1, r0
   158d8:	bx	lr
   158dc:	ldr	ip, [r0], #4
   158e0:	cmp	ip, r1
   158e4:	bne	15904 <fputs@plt+0x4860>
   158e8:	mov	r0, #1
   158ec:	sub	r1, r3, #32
   158f0:	lsl	r1, r0, r1
   158f4:	rsb	r2, r3, #32
   158f8:	orr	r1, r1, r0, lsr r2
   158fc:	lsl	r0, r0, r3
   15900:	bx	lr
   15904:	add	r3, r3, #1
   15908:	b	158c8 <fputs@plt+0x4824>
   1590c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15910:	mov	r7, r0
   15914:	mov	r6, r3
   15918:	mov	r4, r1
   1591c:	mov	r8, #30
   15920:	mov	r9, #0
   15924:	bl	1457c <fputs@plt+0x34d8>
   15928:	ldr	r5, [sp, #32]
   1592c:	add	r0, r0, #20
   15930:	mov	r3, #25
   15934:	mov	lr, #37	; 0x25
   15938:	ldr	ip, [r7, #32]
   1593c:	mov	r7, #1
   15940:	cmp	r4, ip
   15944:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   15948:	ldr	r1, [r0, #-16]
   1594c:	cmp	r1, r2
   15950:	bne	1597c <fputs@plt+0x48d8>
   15954:	ldrb	r1, [r0, #-20]	; 0xffffffec
   15958:	cmp	r1, #47	; 0x2f
   1595c:	bne	15988 <fputs@plt+0x48e4>
   15960:	ldr	r1, [r0, #-12]
   15964:	strb	r8, [r0, #-20]	; 0xffffffec
   15968:	add	r1, r1, r6
   1596c:	str	r1, [r0, #-16]
   15970:	ldr	r1, [r0, #-8]
   15974:	str	r1, [r0, #-12]
   15978:	str	r9, [r0, #-8]
   1597c:	add	r4, r4, #1
   15980:	add	r0, r0, #20
   15984:	b	15940 <fputs@plt+0x489c>
   15988:	cmp	r1, #103	; 0x67
   1598c:	bne	1597c <fputs@plt+0x48d8>
   15990:	cmp	r5, #0
   15994:	ldrne	r1, [r0, #-12]
   15998:	strbne	lr, [r0, #-20]	; 0xffffffec
   1599c:	strne	r7, [r0, #-12]
   159a0:	strbeq	r3, [r0, #-20]	; 0xffffffec
   159a4:	streq	r5, [r0, #-16]
   159a8:	strne	r1, [r0, #-16]
   159ac:	streq	r5, [r0, #-8]
   159b0:	b	1597c <fputs@plt+0x48d8>
   159b4:	ldrh	r3, [r0, #42]	; 0x2a
   159b8:	mov	ip, r0
   159bc:	push	{r4, r5, lr}
   159c0:	ldrh	r2, [r0, #40]	; 0x28
   159c4:	ldrh	r0, [r1, #42]	; 0x2a
   159c8:	ldrh	lr, [r1, #40]	; 0x28
   159cc:	sub	r5, r2, r3
   159d0:	cmp	r3, r0
   159d4:	movcs	r3, #0
   159d8:	movcc	r3, #1
   159dc:	sub	r4, lr, r0
   159e0:	cmp	r5, r4
   159e4:	movlt	r0, r3
   159e8:	orrge	r0, r3, #1
   159ec:	cmp	r0, #0
   159f0:	bne	15a64 <fputs@plt+0x49c0>
   159f4:	ldrsh	r4, [ip, #20]
   159f8:	ldrsh	r3, [r1, #20]
   159fc:	cmp	r4, r3
   15a00:	blt	15a18 <fputs@plt+0x4974>
   15a04:	popgt	{r4, r5, pc}
   15a08:	ldrsh	r4, [ip, #22]
   15a0c:	ldrsh	r3, [r1, #22]
   15a10:	cmp	r4, r3
   15a14:	popgt	{r4, r5, pc}
   15a18:	sub	r3, r2, #1
   15a1c:	cmn	r3, #1
   15a20:	bne	15a2c <fputs@plt+0x4988>
   15a24:	mov	r0, #1
   15a28:	pop	{r4, r5, pc}
   15a2c:	ldr	r2, [ip, #48]	; 0x30
   15a30:	ldr	r0, [r2, r3, lsl #2]
   15a34:	cmp	r0, #0
   15a38:	subne	r2, lr, #1
   15a3c:	bne	15a5c <fputs@plt+0x49b8>
   15a40:	sub	r3, r3, #1
   15a44:	b	15a1c <fputs@plt+0x4978>
   15a48:	ldr	r4, [r1, #48]	; 0x30
   15a4c:	ldr	r4, [r4, r2, lsl #2]
   15a50:	cmp	r0, r4
   15a54:	beq	15a40 <fputs@plt+0x499c>
   15a58:	sub	r2, r2, #1
   15a5c:	cmn	r2, #1
   15a60:	bne	15a48 <fputs@plt+0x49a4>
   15a64:	mov	r0, #0
   15a68:	pop	{r4, r5, pc}
   15a6c:	ldr	r3, [r0]
   15a70:	movw	r2, #513	; 0x201
   15a74:	cmp	r3, #0
   15a78:	bxeq	lr
   15a7c:	push	{r4, r5, r6, r7, r8, r9, lr}
   15a80:	b	15afc <fputs@plt+0x4a58>
   15a84:	cmp	r7, r9
   15a88:	cmpeq	r6, r8
   15a8c:	bne	15ac0 <fputs@plt+0x4a1c>
   15a90:	ldrsh	lr, [r3, #18]
   15a94:	ldrsh	ip, [r1, #18]
   15a98:	cmp	lr, ip
   15a9c:	bgt	15ac0 <fputs@plt+0x4a1c>
   15aa0:	ldrsh	lr, [r3, #20]
   15aa4:	ldrsh	ip, [r1, #20]
   15aa8:	cmp	lr, ip
   15aac:	bgt	15b64 <fputs@plt+0x4ac0>
   15ab0:	ldrsh	lr, [r3, #22]
   15ab4:	ldrsh	ip, [r1, #22]
   15ab8:	cmp	lr, ip
   15abc:	ble	15b5c <fputs@plt+0x4ab8>
   15ac0:	cmp	r5, r7
   15ac4:	cmpeq	r4, r6
   15ac8:	bne	15aec <fputs@plt+0x4a48>
   15acc:	ldrsh	lr, [r3, #20]
   15ad0:	ldrsh	ip, [r1, #20]
   15ad4:	cmp	lr, ip
   15ad8:	blt	15aec <fputs@plt+0x4a48>
   15adc:	ldrsh	lr, [r3, #22]
   15ae0:	ldrsh	ip, [r1, #22]
   15ae4:	cmp	lr, ip
   15ae8:	popge	{r4, r5, r6, r7, r8, r9, pc}
   15aec:	add	r0, r3, #52	; 0x34
   15af0:	ldr	r3, [r3, #52]	; 0x34
   15af4:	cmp	r3, #0
   15af8:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   15afc:	ldrh	lr, [r3, #16]
   15b00:	ldrh	ip, [r1, #16]
   15b04:	cmp	lr, ip
   15b08:	bne	15aec <fputs@plt+0x4a48>
   15b0c:	ldrd	r4, [r1]
   15b10:	ldr	ip, [r3, #36]	; 0x24
   15b14:	ldrd	r8, [r3]
   15b18:	tst	ip, #16384	; 0x4000
   15b1c:	and	r6, r4, r8
   15b20:	and	r7, r5, r9
   15b24:	beq	15a84 <fputs@plt+0x49e0>
   15b28:	ldrh	ip, [r1, #42]	; 0x2a
   15b2c:	cmp	ip, #0
   15b30:	bne	15a84 <fputs@plt+0x49e0>
   15b34:	ldr	ip, [r1, #36]	; 0x24
   15b38:	bics	ip, r2, ip
   15b3c:	bne	15a84 <fputs@plt+0x49e0>
   15b40:	cmp	r5, r7
   15b44:	cmpeq	r4, r6
   15b48:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   15b4c:	cmp	r7, r9
   15b50:	cmpeq	r6, r8
   15b54:	bne	15aec <fputs@plt+0x4a48>
   15b58:	b	15a90 <fputs@plt+0x49ec>
   15b5c:	mov	r0, #0
   15b60:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15b64:	cmp	r5, r9
   15b68:	cmpeq	r4, r8
   15b6c:	bne	15aec <fputs@plt+0x4a48>
   15b70:	b	15adc <fputs@plt+0x4a38>
   15b74:	ldrh	r3, [r0, #52]	; 0x34
   15b78:	mov	r2, #0
   15b7c:	push	{r4, r5, r6, lr}
   15b80:	mov	r1, r2
   15b84:	mov	r4, #1
   15b88:	mov	r5, r2
   15b8c:	sub	r3, r3, #1
   15b90:	cmn	r3, #1
   15b94:	bne	15ba0 <fputs@plt+0x4afc>
   15b98:	mov	r0, r2
   15b9c:	pop	{r4, r5, r6, pc}
   15ba0:	ldr	lr, [r0, #4]
   15ba4:	lsl	ip, r3, #1
   15ba8:	ldrsh	lr, [lr, ip]
   15bac:	cmp	lr, #62	; 0x3e
   15bb0:	bhi	15bcc <fputs@plt+0x4b28>
   15bb4:	sub	ip, lr, #32
   15bb8:	rsb	r6, lr, #32
   15bbc:	orr	r2, r2, r4, lsl lr
   15bc0:	orr	ip, r5, r4, lsl ip
   15bc4:	orr	ip, ip, r4, lsr r6
   15bc8:	orr	r1, ip, r1
   15bcc:	sub	r3, r3, #1
   15bd0:	b	15b90 <fputs@plt+0x4aec>
   15bd4:	push	{r4, lr}
   15bd8:	ldr	r4, [r0, #4]
   15bdc:	adds	r0, r4, #380	; 0x17c
   15be0:	popeq	{r4, pc}
   15be4:	ldr	r3, [r4, #380]	; 0x17c
   15be8:	cmp	r3, #0
   15bec:	beq	15c1c <fputs@plt+0x4b78>
   15bf0:	ldr	r1, [r4, #388]	; 0x184
   15bf4:	cmp	r1, #0
   15bf8:	blt	15c1c <fputs@plt+0x4b78>
   15bfc:	ldr	r0, [r4, #384]	; 0x180
   15c00:	blx	r3
   15c04:	cmp	r0, #0
   15c08:	ldrne	r3, [r4, #388]	; 0x184
   15c0c:	mvneq	r3, #0
   15c10:	addne	r3, r3, #1
   15c14:	str	r3, [r4, #388]	; 0x184
   15c18:	pop	{r4, pc}
   15c1c:	mov	r0, #0
   15c20:	pop	{r4, pc}
   15c24:	push	{r4, r5, r6, r7, r8, lr}
   15c28:	mov	r6, r0
   15c2c:	mov	r7, r1
   15c30:	mov	r4, #0
   15c34:	ldr	r8, [r0, #20]
   15c38:	cmp	r8, r4
   15c3c:	bgt	15c4c <fputs@plt+0x4ba8>
   15c40:	mov	r5, #0
   15c44:	mov	r0, r5
   15c48:	pop	{r4, r5, r6, r7, r8, pc}
   15c4c:	ldr	r2, [r6, #16]
   15c50:	lsl	r3, r4, #4
   15c54:	add	r1, r2, r3
   15c58:	ldr	r5, [r1, #4]
   15c5c:	cmp	r5, #0
   15c60:	beq	15c80 <fputs@plt+0x4bdc>
   15c64:	cmp	r7, #0
   15c68:	beq	15c44 <fputs@plt+0x4ba0>
   15c6c:	mov	r0, r7
   15c70:	ldr	r1, [r2, r3]
   15c74:	bl	1233c <fputs@plt+0x1298>
   15c78:	cmp	r0, #0
   15c7c:	beq	15c44 <fputs@plt+0x4ba0>
   15c80:	add	r4, r4, #1
   15c84:	b	15c38 <fputs@plt+0x4b94>
   15c88:	subs	r3, r0, #0
   15c8c:	beq	15ca0 <fputs@plt+0x4bfc>
   15c90:	push	{r4, lr}
   15c94:	bl	10f00 <strlen@plt>
   15c98:	bic	r0, r0, #-1073741824	; 0xc0000000
   15c9c:	pop	{r4, pc}
   15ca0:	mov	r0, r3
   15ca4:	bx	lr
   15ca8:	push	{r4, r5, r6, r7, r8, lr}
   15cac:	mov	r5, r2
   15cb0:	mov	r6, r0
   15cb4:	mov	r7, r1
   15cb8:	mov	r2, #36	; 0x24
   15cbc:	mov	r1, #0
   15cc0:	ldr	r4, [r5, #4]
   15cc4:	add	r0, r4, #4
   15cc8:	bl	10e88 <memset@plt>
   15ccc:	ldr	r3, [r5]
   15cd0:	add	r0, r4, #40	; 0x28
   15cd4:	mov	r1, #0
   15cd8:	ldr	r2, [r6, #28]
   15cdc:	str	r5, [r4]
   15ce0:	str	r3, [r4, #4]
   15ce4:	str	r0, [r4, #8]
   15ce8:	bl	10e88 <memset@plt>
   15cec:	mov	r3, #1
   15cf0:	mov	r2, r5
   15cf4:	str	r7, [r4, #20]
   15cf8:	mov	r1, r7
   15cfc:	mov	r0, r6
   15d00:	strh	r3, [r4, #24]
   15d04:	str	r6, [r4, #28]
   15d08:	pop	{r4, r5, r6, r7, r8, lr}
   15d0c:	b	15d10 <fputs@plt+0x4c6c>
   15d10:	ldr	r3, [r2, #4]
   15d14:	push	{lr}		; (str lr, [sp, #-4]!)
   15d18:	ldr	lr, [r3]
   15d1c:	cmp	lr, #0
   15d20:	bne	15d2c <fputs@plt+0x4c88>
   15d24:	pop	{lr}		; (ldr lr, [sp], #4)
   15d28:	b	15ca8 <fputs@plt+0x4c04>
   15d2c:	mov	ip, r0
   15d30:	mov	r0, r3
   15d34:	ldr	r2, [ip, #12]
   15d38:	add	r2, r2, #1
   15d3c:	str	r2, [ip, #12]
   15d40:	ldrh	r2, [r3, #26]
   15d44:	add	r2, r2, #1
   15d48:	strh	r2, [r3, #26]
   15d4c:	pop	{pc}		; (ldr pc, [sp], #4)
   15d50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d54:	mov	r4, r0
   15d58:	sub	sp, sp, #28
   15d5c:	ldr	r0, [r0, #64]	; 0x40
   15d60:	ldr	r5, [r0]
   15d64:	cmp	r5, #0
   15d68:	beq	15dfc <fputs@plt+0x4d58>
   15d6c:	ldrb	ip, [r4, #17]
   15d70:	sub	ip, ip, #1
   15d74:	cmp	ip, #2
   15d78:	movls	r5, #0
   15d7c:	bls	15dfc <fputs@plt+0x4d58>
   15d80:	mov	sl, r1
   15d84:	add	r1, sp, #16
   15d88:	strd	r2, [sp, #8]
   15d8c:	ldr	fp, [r4, #160]	; 0xa0
   15d90:	bl	12038 <fputs@plt+0xf94>
   15d94:	subs	r5, r0, #0
   15d98:	bne	15dfc <fputs@plt+0x4d58>
   15d9c:	umull	r6, r7, sl, fp
   15da0:	ldrd	r0, [sp, #16]
   15da4:	asr	r9, fp, #31
   15da8:	mla	r7, sl, r9, r7
   15dac:	cmp	r1, r7
   15db0:	cmpeq	r0, r6
   15db4:	beq	15dfc <fputs@plt+0x4d58>
   15db8:	cmp	r6, r0
   15dbc:	sbcs	r3, r7, r1
   15dc0:	bge	15de4 <fputs@plt+0x4d40>
   15dc4:	mov	r2, r6
   15dc8:	mov	r3, r7
   15dcc:	ldr	r0, [r4, #64]	; 0x40
   15dd0:	bl	12020 <fputs@plt+0xf7c>
   15dd4:	cmp	r0, #0
   15dd8:	movne	r5, r0
   15ddc:	bne	15dfc <fputs@plt+0x4d58>
   15de0:	b	15df8 <fputs@plt+0x4d54>
   15de4:	adds	r2, fp, r0
   15de8:	adc	r3, r9, r1
   15dec:	cmp	r6, r2
   15df0:	sbcs	r3, r7, r3
   15df4:	bge	15e08 <fputs@plt+0x4d64>
   15df8:	str	sl, [r4, #36]	; 0x24
   15dfc:	mov	r0, r5
   15e00:	add	sp, sp, #28
   15e04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e08:	ldr	r3, [r4, #208]	; 0xd0
   15e0c:	mov	r2, fp
   15e10:	mov	r1, r5
   15e14:	mov	r0, r3
   15e18:	bl	10e88 <memset@plt>
   15e1c:	subs	r1, r6, fp
   15e20:	mov	r3, r0
   15e24:	ldr	r0, [r4, #64]	; 0x40
   15e28:	sbc	r2, r7, r9
   15e2c:	stm	sp, {r1, r2}
   15e30:	mov	r2, fp
   15e34:	mov	r1, r3
   15e38:	bl	12014 <fputs@plt+0xf70>
   15e3c:	b	15dd4 <fputs@plt+0x4d30>
   15e40:	push	{r4, r5, r6, r7, lr}
   15e44:	sub	sp, sp, #164	; 0xa4
   15e48:	mov	r4, r0
   15e4c:	mov	r2, #160	; 0xa0
   15e50:	mov	r1, #0
   15e54:	mov	r0, sp
   15e58:	mov	r6, #0
   15e5c:	bl	10e88 <memset@plt>
   15e60:	mov	r3, r4
   15e64:	cmp	r3, #0
   15e68:	bne	15e98 <fputs@plt+0x4df4>
   15e6c:	mov	r4, sp
   15e70:	mov	r5, r3
   15e74:	mov	r0, r3
   15e78:	add	r5, r5, #1
   15e7c:	ldr	r1, [r4], #4
   15e80:	bl	13810 <fputs@plt+0x276c>
   15e84:	cmp	r5, #40	; 0x28
   15e88:	mov	r3, r0
   15e8c:	bne	15e74 <fputs@plt+0x4dd0>
   15e90:	add	sp, sp, #164	; 0xa4
   15e94:	pop	{r4, r5, r6, r7, pc}
   15e98:	mov	r5, sp
   15e9c:	mov	r4, #0
   15ea0:	ldr	r7, [r3, #8]
   15ea4:	str	r6, [r3, #8]
   15ea8:	ldr	r0, [r5], #4
   15eac:	cmp	r0, #0
   15eb0:	bne	15ec8 <fputs@plt+0x4e24>
   15eb4:	add	r2, sp, #160	; 0xa0
   15eb8:	add	r4, r2, r4, lsl #2
   15ebc:	str	r3, [r4, #-160]	; 0xffffff60
   15ec0:	mov	r3, r7
   15ec4:	b	15e64 <fputs@plt+0x4dc0>
   15ec8:	mov	r1, r3
   15ecc:	add	r4, r4, #1
   15ed0:	bl	13810 <fputs@plt+0x276c>
   15ed4:	mov	r3, r0
   15ed8:	str	r6, [r5, #-4]
   15edc:	b	15ea8 <fputs@plt+0x4e04>
   15ee0:	mov	r2, #100	; 0x64
   15ee4:	mov	r1, #0
   15ee8:	ldr	r0, [pc]	; 15ef0 <fputs@plt+0x4e4c>
   15eec:	b	10e88 <memset@plt>
   15ef0:	andeq	r0, r9, r0, lsl r8
   15ef4:	push	{r4, lr}
   15ef8:	mov	r2, #100	; 0x64
   15efc:	mov	r1, #0
   15f00:	ldr	r4, [pc, #68]	; 15f4c <fputs@plt+0x4ea8>
   15f04:	add	r0, r4, #112	; 0x70
   15f08:	bl	10e88 <memset@plt>
   15f0c:	ldr	r3, [pc, #60]	; 15f50 <fputs@plt+0x4eac>
   15f10:	ldr	r2, [r3, #204]	; 0xcc
   15f14:	cmp	r2, #0
   15f18:	moveq	r2, #1
   15f1c:	movne	r2, #0
   15f20:	str	r2, [r4, #168]	; 0xa8
   15f24:	bne	15f34 <fputs@plt+0x4e90>
   15f28:	ldr	r3, [r3, #212]	; 0xd4
   15f2c:	cmp	r3, #0
   15f30:	strne	r3, [r4, #172]	; 0xac
   15f34:	mov	r3, #10
   15f38:	mov	r0, #0
   15f3c:	str	r3, [r4, #124]	; 0x7c
   15f40:	mov	r3, #1
   15f44:	str	r3, [r4, #164]	; 0xa4
   15f48:	pop	{r4, pc}
   15f4c:	andeq	r0, r9, r0, lsr #15
   15f50:	andeq	sl, r8, r0, lsr #2
   15f54:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f58:	mov	r8, r2
   15f5c:	mov	r5, r0
   15f60:	mov	r9, r1
   15f64:	ldrd	r2, [sp, #48]	; 0x30
   15f68:	mov	r6, r2
   15f6c:	mov	r7, r3
   15f70:	ldrd	r2, [r0, #40]	; 0x28
   15f74:	cmp	r3, r7
   15f78:	cmpeq	r2, r6
   15f7c:	mov	r2, r6
   15f80:	movne	r3, #1
   15f84:	moveq	r3, #0
   15f88:	orrs	r2, r2, r7
   15f8c:	ldr	r2, [r0, #4]
   15f90:	moveq	r3, #1
   15f94:	cmp	r3, #0
   15f98:	ldreq	r4, [r0, #48]	; 0x30
   15f9c:	beq	15fd0 <fputs@plt+0x4f2c>
   15fa0:	asr	fp, r2, #31
   15fa4:	mov	sl, r2
   15fa8:	mov	r0, #0
   15fac:	ldr	r4, [r5, #16]
   15fb0:	mov	r1, #0
   15fb4:	cmp	r4, #0
   15fb8:	beq	15fd0 <fputs@plt+0x4f2c>
   15fbc:	adds	r0, r0, sl
   15fc0:	adc	r1, r1, fp
   15fc4:	cmp	r6, r0
   15fc8:	sbcs	r3, r7, r1
   15fcc:	bge	16058 <fputs@plt+0x4fb4>
   15fd0:	asr	r3, r2, #31
   15fd4:	mov	r0, r6
   15fd8:	mov	r1, r7
   15fdc:	bl	6eed8 <fputs@plt+0x5de34>
   15fe0:	mov	r0, r2
   15fe4:	mov	sl, r8
   15fe8:	ldr	fp, [r5, #4]
   15fec:	add	r1, r4, #4
   15ff0:	add	r1, r1, r0
   15ff4:	sub	fp, fp, r0
   15ff8:	mov	r0, r9
   15ffc:	cmp	sl, fp
   16000:	movlt	r3, sl
   16004:	movge	r3, fp
   16008:	mov	r2, r3
   1600c:	str	r3, [sp, #4]
   16010:	bl	10f18 <memcpy@plt>
   16014:	ldr	r3, [sp, #4]
   16018:	subs	sl, sl, fp
   1601c:	add	r9, r9, r3
   16020:	bmi	1603c <fputs@plt+0x4f98>
   16024:	ldr	r4, [r4]
   16028:	cmp	r4, #0
   1602c:	beq	1603c <fputs@plt+0x4f98>
   16030:	mov	r0, #0
   16034:	cmp	sl, r0
   16038:	bne	15fe8 <fputs@plt+0x4f44>
   1603c:	adds	r6, r6, r8
   16040:	mov	r0, #0
   16044:	str	r4, [r5, #48]	; 0x30
   16048:	adc	r7, r7, r8, asr #31
   1604c:	strd	r6, [r5, #40]	; 0x28
   16050:	add	sp, sp, #12
   16054:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16058:	ldr	r4, [r4]
   1605c:	b	15fb4 <fputs@plt+0x4f10>
   16060:	push	{r0, r1, r4, r5, r6, lr}
   16064:	mov	r5, r0
   16068:	mov	r0, #1
   1606c:	mov	r4, r5
   16070:	mov	r2, #40	; 0x28
   16074:	ldr	r3, [r5, #32]
   16078:	ldr	r6, [r3]
   1607c:	strb	r0, [r5, #64]	; 0x40
   16080:	ldr	r3, [pc, #84]	; 160dc <fputs@plt+0x5038>
   16084:	str	r3, [r4, #52]!	; 0x34
   16088:	add	r3, r5, #92	; 0x5c
   1608c:	mov	r1, r4
   16090:	str	r3, [sp]
   16094:	mov	r3, #0
   16098:	bl	13be8 <fputs@plt+0x2b44>
   1609c:	mov	r3, r4
   160a0:	add	r2, r6, #48	; 0x30
   160a4:	add	r1, r5, #100	; 0x64
   160a8:	ldr	r0, [r3], #4
   160ac:	cmp	r3, r1
   160b0:	str	r0, [r2], #4
   160b4:	bne	160a8 <fputs@plt+0x5004>
   160b8:	mov	r0, r5
   160bc:	bl	13ca0 <fputs@plt+0x2bfc>
   160c0:	add	r3, r4, #48	; 0x30
   160c4:	ldr	r2, [r4], #4
   160c8:	cmp	r4, r3
   160cc:	str	r2, [r6], #4
   160d0:	bne	160c4 <fputs@plt+0x5020>
   160d4:	add	sp, sp, #8
   160d8:	pop	{r4, r5, r6, pc}
   160dc:	eoreq	lr, sp, r8, lsl r2
   160e0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   160e4:	subs	r5, r1, #0
   160e8:	mov	r6, r0
   160ec:	ldr	r3, [r0, #4]
   160f0:	ldr	r4, [r0, #16]
   160f4:	ldr	r7, [r0, #20]
   160f8:	ldr	r2, [r4, #160]	; 0xa0
   160fc:	beq	1617c <fputs@plt+0x50d8>
   16100:	sub	r5, r5, #1
   16104:	ldr	lr, [r4, #216]	; 0xd8
   16108:	ldrh	r1, [lr, #66]	; 0x42
   1610c:	lsl	ip, r1, #16
   16110:	and	r1, r1, #65024	; 0xfe00
   16114:	and	ip, ip, #65536	; 0x10000
   16118:	orr	ip, r1, ip
   1611c:	add	r0, ip, #24
   16120:	asr	r9, r0, #31
   16124:	umull	sl, fp, r5, r0
   16128:	mla	fp, r5, r9, fp
   1612c:	adds	r0, sl, #56	; 0x38
   16130:	adc	r1, fp, #0
   16134:	cmp	r2, ip
   16138:	movge	r2, ip
   1613c:	strd	r0, [sp]
   16140:	mov	r1, r3
   16144:	ldr	r0, [lr, #8]
   16148:	bl	12008 <fputs@plt+0xf64>
   1614c:	mov	r8, r0
   16150:	cmp	r7, #1
   16154:	bne	16170 <fputs@plt+0x50cc>
   16158:	cmp	r8, #0
   1615c:	beq	161b8 <fputs@plt+0x5114>
   16160:	mov	r2, #16
   16164:	mov	r1, #255	; 0xff
   16168:	add	r0, r4, #112	; 0x70
   1616c:	bl	10e88 <memset@plt>
   16170:	mov	r0, r8
   16174:	add	sp, sp, #12
   16178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1617c:	sub	ip, r7, #1
   16180:	asr	r9, r2, #31
   16184:	umull	r0, r1, ip, r2
   16188:	mla	r1, ip, r9, r1
   1618c:	strd	r0, [sp]
   16190:	mov	r1, r3
   16194:	ldr	r0, [r4, #64]	; 0x40
   16198:	bl	12008 <fputs@plt+0xf64>
   1619c:	movw	r3, #522	; 0x20a
   161a0:	mov	r8, r0
   161a4:	cmp	r0, r3
   161a8:	bne	16150 <fputs@plt+0x50ac>
   161ac:	cmp	r7, #1
   161b0:	movne	r8, r5
   161b4:	bne	16170 <fputs@plt+0x50cc>
   161b8:	ldr	r3, [r6, #4]
   161bc:	add	r4, r4, #112	; 0x70
   161c0:	add	r2, r3, #24
   161c4:	add	r3, r3, #40	; 0x28
   161c8:	ldr	r1, [r2], #4
   161cc:	cmp	r2, r3
   161d0:	str	r1, [r4], #4
   161d4:	bne	161c8 <fputs@plt+0x5124>
   161d8:	mov	r8, #0
   161dc:	b	16170 <fputs@plt+0x50cc>
   161e0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   161e4:	mov	r5, r0
   161e8:	mov	r0, r1
   161ec:	mov	lr, #0
   161f0:	mov	r4, lr
   161f4:	ldr	fp, [sp, #48]	; 0x30
   161f8:	ldr	r1, [sp, #52]	; 0x34
   161fc:	ldr	r8, [r3]
   16200:	ldr	r7, [fp]
   16204:	sub	ip, r1, #2
   16208:	str	ip, [sp, #4]
   1620c:	mov	ip, lr
   16210:	cmp	ip, r2
   16214:	cmpge	r4, r7
   16218:	blt	16234 <fputs@plt+0x5190>
   1621c:	lsl	r2, lr, #1
   16220:	str	r0, [r3]
   16224:	str	lr, [fp]
   16228:	add	sp, sp, #12
   1622c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16230:	b	10f18 <memcpy@plt>
   16234:	cmp	ip, r2
   16238:	bge	1629c <fputs@plt+0x51f8>
   1623c:	lsl	r6, ip, #1
   16240:	cmp	r4, r7
   16244:	ldrh	r6, [r0, r6]
   16248:	bge	16264 <fputs@plt+0x51c0>
   1624c:	lsl	sl, r4, #1
   16250:	ldr	r9, [r5, r6, lsl #2]
   16254:	ldrh	sl, [r8, sl]
   16258:	ldr	sl, [r5, sl, lsl #2]
   1625c:	cmp	sl, r9
   16260:	bls	1629c <fputs@plt+0x51f8>
   16264:	add	ip, ip, #1
   16268:	ldr	r9, [sp, #4]
   1626c:	cmp	ip, r2
   16270:	add	lr, lr, #1
   16274:	ldr	sl, [r5, r6, lsl #2]
   16278:	strh	r6, [r9, #2]!
   1627c:	str	r9, [sp, #4]
   16280:	bge	16210 <fputs@plt+0x516c>
   16284:	lsl	r6, ip, #1
   16288:	ldrh	r6, [r0, r6]
   1628c:	ldr	r6, [r5, r6, lsl #2]
   16290:	cmp	r6, sl
   16294:	addeq	ip, ip, #1
   16298:	b	16210 <fputs@plt+0x516c>
   1629c:	lsl	r6, r4, #1
   162a0:	add	r4, r4, #1
   162a4:	ldrh	r6, [r8, r6]
   162a8:	b	16268 <fputs@plt+0x51c4>
   162ac:	push	{r4, r5, r6, r7, r8, lr}
   162b0:	subs	r4, r0, #0
   162b4:	movne	r8, r2
   162b8:	subne	r5, r1, #1
   162bc:	popeq	{r4, r5, r6, r7, r8, pc}
   162c0:	ldr	r6, [r4, #8]
   162c4:	cmp	r6, #0
   162c8:	bne	162f4 <fputs@plt+0x5250>
   162cc:	ldr	r3, [r4]
   162d0:	cmp	r3, #4000	; 0xfa0
   162d4:	bhi	16310 <fputs@plt+0x526c>
   162d8:	add	r4, r4, r5, lsr #3
   162dc:	mov	r1, #1
   162e0:	and	r5, r5, #7
   162e4:	ldrb	r3, [r4, #12]
   162e8:	bic	r5, r3, r1, lsl r5
   162ec:	strb	r5, [r4, #12]
   162f0:	pop	{r4, r5, r6, r7, r8, pc}
   162f4:	udiv	r3, r5, r6
   162f8:	add	r4, r4, r3, lsl #2
   162fc:	mls	r5, r6, r3, r5
   16300:	ldr	r4, [r4, #12]
   16304:	cmp	r4, #0
   16308:	bne	162c0 <fputs@plt+0x521c>
   1630c:	pop	{r4, r5, r6, r7, r8, pc}
   16310:	add	r7, r4, #12
   16314:	mov	r2, #500	; 0x1f4
   16318:	mov	r1, r7
   1631c:	mov	r0, r8
   16320:	bl	10f18 <memcpy@plt>
   16324:	mov	r2, #500	; 0x1f4
   16328:	mov	r1, r6
   1632c:	mov	r0, r7
   16330:	add	r5, r5, #1
   16334:	bl	10e88 <memset@plt>
   16338:	sub	r2, r8, #4
   1633c:	mov	r0, #125	; 0x7d
   16340:	str	r6, [r4, #4]
   16344:	add	r8, r8, #496	; 0x1f0
   16348:	ldr	r3, [r2, #4]!
   1634c:	cmp	r3, #0
   16350:	beq	163a4 <fputs@plt+0x5300>
   16354:	cmp	r3, r5
   16358:	beq	163a4 <fputs@plt+0x5300>
   1635c:	sub	r3, r3, #1
   16360:	udiv	ip, r3, r0
   16364:	mls	ip, r0, ip, r3
   16368:	ldr	r3, [r4, #4]
   1636c:	add	r3, r3, #1
   16370:	str	r3, [r4, #4]
   16374:	mov	r3, ip
   16378:	b	1638c <fputs@plt+0x52e8>
   1637c:	add	r3, r3, #1
   16380:	mov	ip, #0
   16384:	cmp	r3, #125	; 0x7d
   16388:	beq	16374 <fputs@plt+0x52d0>
   1638c:	ldr	r1, [r7, r3, lsl #2]
   16390:	cmp	r1, #0
   16394:	bne	1637c <fputs@plt+0x52d8>
   16398:	ldr	r1, [r2]
   1639c:	add	r3, r4, r3, lsl #2
   163a0:	str	r1, [r3, #12]
   163a4:	cmp	r2, r8
   163a8:	bne	16348 <fputs@plt+0x52a4>
   163ac:	pop	{r4, r5, r6, r7, r8, pc}
   163b0:	push	{r0, r1, r4, r6, r7, r8, r9, lr}
   163b4:	mov	r6, #0
   163b8:	ldr	r3, [r0, #4]
   163bc:	ldr	ip, [r0]
   163c0:	rev	r3, r3
   163c4:	adds	r8, r6, r3
   163c8:	rev	r7, ip
   163cc:	adc	r9, r7, #0
   163d0:	cmp	r1, #6
   163d4:	moveq	r3, #4
   163d8:	strdeq	r8, [r2]
   163dc:	strheq	r3, [r2, #8]
   163e0:	strd	r8, [sp]
   163e4:	beq	16414 <fputs@plt+0x5370>
   163e8:	mov	r3, sp
   163ec:	vmov	d0, r8, r9
   163f0:	mov	r4, r2
   163f4:	ldm	r3!, {r0, r1}
   163f8:	str	r0, [r2]
   163fc:	str	r1, [r2, #4]
   16400:	bl	1227c <fputs@plt+0x11d8>
   16404:	cmp	r0, #0
   16408:	movne	r3, #1
   1640c:	moveq	r3, #8
   16410:	strh	r3, [r4, #8]
   16414:	mov	r0, #8
   16418:	add	sp, sp, #8
   1641c:	pop	{r4, r6, r7, r8, r9, pc}
   16420:	push	{r4, r5, lr}
   16424:	cmp	r1, #11
   16428:	ldrls	pc, [pc, r1, lsl #2]
   1642c:	b	16524 <fputs@plt+0x5480>
   16430:	andeq	r6, r1, r0, ror #8
   16434:	andeq	r6, r1, r4, ror r4
   16438:	andeq	r6, r1, ip, lsl #9
   1643c:	muleq	r1, ip, r4
   16440:			; <UNDEFINED> instruction: 0x000164b4
   16444:	ldrdeq	r6, [r1], -r8
   16448:	andeq	r6, r1, ip, lsl #10
   1644c:	andeq	r6, r1, ip, lsl #10
   16450:	andeq	r6, r1, r4, lsl r5
   16454:	andeq	r6, r1, r4, lsl r5
   16458:	andeq	r6, r1, r0, ror #8
   1645c:	andeq	r6, r1, r0, ror #8
   16460:	mov	r3, #1
   16464:	mov	r1, #0
   16468:	strh	r3, [r2, #8]
   1646c:	mov	r0, r1
   16470:	pop	{r4, r5, pc}
   16474:	ldrsb	r4, [r0]
   16478:	asr	r5, r4, #31
   1647c:	strd	r4, [r2]
   16480:	mov	r3, #4
   16484:	strh	r3, [r2, #8]
   16488:	b	1646c <fputs@plt+0x53c8>
   1648c:	ldrsb	r3, [r0]
   16490:	ldrb	r4, [r0, #1]
   16494:	orr	r4, r4, r3, lsl #8
   16498:	b	16478 <fputs@plt+0x53d4>
   1649c:	ldrh	r4, [r0, #1]
   164a0:	ldrsb	r3, [r0]
   164a4:	rev16	r4, r4
   164a8:	uxth	r4, r4
   164ac:	orr	r4, r4, r3, lsl #16
   164b0:	b	16478 <fputs@plt+0x53d4>
   164b4:	ldrb	r4, [r0, #2]
   164b8:	ldrb	r3, [r0, #1]
   164bc:	lsl	r4, r4, #8
   164c0:	orr	r4, r4, r3, lsl #16
   164c4:	ldrb	r3, [r0, #3]
   164c8:	orr	r4, r4, r3
   164cc:	ldrsb	r3, [r0]
   164d0:	orr	r4, r4, r3, lsl #24
   164d4:	b	16478 <fputs@plt+0x53d4>
   164d8:	ldr	r3, [r0, #2]
   164dc:	mov	r4, #0
   164e0:	ldrsb	lr, [r0]
   164e4:	ldrb	ip, [r0, #1]
   164e8:	rev	r3, r3
   164ec:	adds	r0, r4, r3
   164f0:	mov	r3, #4
   164f4:	strh	r3, [r2, #8]
   164f8:	orr	r5, ip, lr, lsl #8
   164fc:	adc	r1, r5, #0
   16500:	strd	r0, [r2]
   16504:	mov	r1, #6
   16508:	b	1646c <fputs@plt+0x53c8>
   1650c:	pop	{r4, r5, lr}
   16510:	b	163b0 <fputs@plt+0x530c>
   16514:	sub	r0, r1, #8
   16518:	mov	r1, #0
   1651c:	strd	r0, [r2]
   16520:	b	16480 <fputs@plt+0x53dc>
   16524:	str	r0, [r2, #16]
   16528:	sub	r3, r1, #12
   1652c:	and	r1, r1, #1
   16530:	ldr	r0, [pc, #24]	; 16550 <fputs@plt+0x54ac>
   16534:	lsl	r1, r1, #1
   16538:	lsr	r3, r3, #1
   1653c:	str	r3, [r2, #12]
   16540:	ldrh	r1, [r0, r1]
   16544:	strh	r1, [r2, #8]
   16548:	mov	r1, r3
   1654c:	b	1646c <fputs@plt+0x53c8>
   16550:	andeq	r1, r7, r4, asr #16
   16554:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   16558:	mov	r5, r0
   1655c:	add	r3, sp, #4
   16560:	ldr	r2, [pc, #136]	; 165f0 <fputs@plt+0x554c>
   16564:	ldr	r6, [r5, #8]
   16568:	ldr	r0, [r2]
   1656c:	ldr	r1, [r2, #4]
   16570:	ldrh	r2, [r2, #8]
   16574:	stmia	r3!, {r0, r1}
   16578:	mov	r0, r6
   1657c:	add	r1, sp, #4
   16580:	strh	r2, [r3]
   16584:	ldrh	r3, [r5, #50]	; 0x32
   16588:	cmp	r3, #5
   1658c:	movcc	r4, r3
   16590:	ldr	r3, [r5, #12]
   16594:	movcs	r4, #5
   16598:	lsl	r2, r4, #1
   1659c:	ldrsh	r3, [r3, #38]	; 0x26
   165a0:	cmp	r3, #33	; 0x21
   165a4:	movlt	r3, #33	; 0x21
   165a8:	strh	r3, [r0], #2
   165ac:	bl	10f18 <memcpy@plt>
   165b0:	add	r3, r4, #1
   165b4:	mov	r1, #23
   165b8:	ldrh	r2, [r5, #50]	; 0x32
   165bc:	cmp	r2, r3
   165c0:	bge	165e0 <fputs@plt+0x553c>
   165c4:	ldrb	r3, [r5, #54]	; 0x36
   165c8:	cmp	r3, #0
   165cc:	lslne	r2, r2, #1
   165d0:	movne	r3, #0
   165d4:	strhne	r3, [r6, r2]
   165d8:	add	sp, sp, #16
   165dc:	pop	{r4, r5, r6, pc}
   165e0:	lsl	r2, r3, #1
   165e4:	add	r3, r3, #1
   165e8:	strh	r1, [r6, r2]
   165ec:	b	165b8 <fputs@plt+0x5514>
   165f0:	andeq	r1, r7, r8, asr #16
   165f4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   165f8:	mov	r4, r0
   165fc:	mov	r8, r1
   16600:	mov	r7, r2
   16604:	mov	r6, r2
   16608:	cmp	r6, #0
   1660c:	ble	1661c <fputs@plt+0x5578>
   16610:	ldr	r9, [r4]
   16614:	cmp	r9, #0
   16618:	beq	16624 <fputs@plt+0x5580>
   1661c:	add	sp, sp, #12
   16620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16624:	ldmib	r4, {r0, r5}
   16628:	sub	r1, r7, r6
   1662c:	add	r1, r8, r1
   16630:	ldr	r3, [r4, #16]
   16634:	sub	r5, r5, r3
   16638:	add	r0, r0, r3
   1663c:	cmp	r5, r6
   16640:	movge	r5, r6
   16644:	mov	r2, r5
   16648:	bl	10f18 <memcpy@plt>
   1664c:	ldr	r3, [r4, #8]
   16650:	ldr	r2, [r4, #16]
   16654:	add	r2, r5, r2
   16658:	cmp	r2, r3
   1665c:	str	r2, [r4, #16]
   16660:	bne	166ac <fputs@plt+0x5608>
   16664:	ldr	ip, [r4, #4]
   16668:	ldr	r3, [r4, #12]
   1666c:	ldrd	r0, [r4, #24]
   16670:	sub	r2, r2, r3
   16674:	adds	sl, r0, r3
   16678:	ldr	r0, [r4, #32]
   1667c:	adc	fp, r1, r3, asr #31
   16680:	add	r1, ip, r3
   16684:	strd	sl, [sp]
   16688:	bl	12014 <fputs@plt+0xf70>
   1668c:	ldr	r1, [r4, #8]
   16690:	str	r0, [r4]
   16694:	ldrd	r2, [r4, #24]
   16698:	str	r9, [r4, #12]
   1669c:	str	r9, [r4, #16]
   166a0:	adds	sl, r2, r1
   166a4:	adc	fp, r3, r1, asr #31
   166a8:	strd	sl, [r4, #24]
   166ac:	sub	r6, r6, r5
   166b0:	b	16608 <fputs@plt+0x5564>
   166b4:	push	{r4, r5, r6, r7, r8, lr}
   166b8:	subs	r5, r1, #0
   166bc:	mvneq	r4, #0
   166c0:	beq	166f8 <fputs@plt+0x5654>
   166c4:	mov	r4, #0
   166c8:	mov	r7, #12
   166cc:	ldr	r6, [pc, #108]	; 16740 <fputs@plt+0x569c>
   166d0:	mul	r3, r7, r4
   166d4:	mov	r0, r5
   166d8:	ldr	r1, [r3, r6]
   166dc:	bl	11080 <strcmp@plt>
   166e0:	cmp	r0, #0
   166e4:	add	r3, r4, #1
   166e8:	beq	166f8 <fputs@plt+0x5654>
   166ec:	cmp	r3, #27
   166f0:	mov	r4, r3
   166f4:	bne	166d0 <fputs@plt+0x562c>
   166f8:	ldr	r3, [pc, #68]	; 16744 <fputs@plt+0x56a0>
   166fc:	add	r4, r4, #1
   16700:	mov	r0, #12
   16704:	add	r1, r3, #272	; 0x110
   16708:	cmp	r4, #28
   1670c:	bne	16718 <fputs@plt+0x5674>
   16710:	mov	r0, #0
   16714:	pop	{r4, r5, r6, r7, r8, pc}
   16718:	mul	r2, r0, r4
   1671c:	add	ip, r2, r1
   16720:	ldr	ip, [ip, #4]
   16724:	cmp	ip, #0
   16728:	beq	16738 <fputs@plt+0x5694>
   1672c:	add	r3, r3, r2
   16730:	ldr	r0, [r3, #272]	; 0x110
   16734:	pop	{r4, r5, r6, r7, r8, pc}
   16738:	add	r4, r4, #1
   1673c:	b	16708 <fputs@plt+0x5664>
   16740:	andeq	sl, r8, r0, lsr r2
   16744:	andeq	sl, r8, r0, lsr #2
   16748:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1674c:	mov	r7, r1
   16750:	mov	r4, #0
   16754:	mov	r9, #12
   16758:	ldr	r5, [pc, #56]	; 16798 <fputs@plt+0x56f4>
   1675c:	add	r8, r5, #272	; 0x110
   16760:	mul	r6, r9, r4
   16764:	mov	r0, r7
   16768:	ldr	r1, [r6, r8]
   1676c:	bl	11080 <strcmp@plt>
   16770:	cmp	r0, #0
   16774:	bne	16784 <fputs@plt+0x56e0>
   16778:	add	r5, r5, r6
   1677c:	ldr	r0, [r5, #276]	; 0x114
   16780:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16784:	add	r4, r4, #1
   16788:	cmp	r4, #28
   1678c:	bne	16760 <fputs@plt+0x56bc>
   16790:	mov	r0, #0
   16794:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16798:	andeq	sl, r8, r0, lsr #2
   1679c:	push	{r1, r2, r3}
   167a0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, lr}
   167a4:	mov	r1, r0
   167a8:	add	r3, sp, #40	; 0x28
   167ac:	mov	r0, #0
   167b0:	mov	r6, #10
   167b4:	ldr	r2, [sp, #36]	; 0x24
   167b8:	str	r3, [sp, #4]
   167bc:	ldr	r5, [pc, #176]	; 16874 <fputs@plt+0x57d0>
   167c0:	ldr	r7, [pc, #176]	; 16878 <fputs@plt+0x57d4>
   167c4:	add	r2, r2, #4
   167c8:	ldrb	lr, [r2, #-4]
   167cc:	mov	ip, #0
   167d0:	cmp	lr, #48	; 0x30
   167d4:	mov	r4, r1
   167d8:	bne	16848 <fputs@plt+0x57a4>
   167dc:	ldrb	lr, [r2, #-3]
   167e0:	sub	lr, lr, #48	; 0x30
   167e4:	uxtb	lr, lr
   167e8:	cmp	lr, ip
   167ec:	bgt	16838 <fputs@plt+0x5794>
   167f0:	ldrb	lr, [r2, #-2]
   167f4:	add	lr, r7, lr, lsl #1
   167f8:	ldrh	lr, [lr, #-194]	; 0xffffff3e
   167fc:	cmp	lr, ip
   16800:	blt	16838 <fputs@plt+0x5794>
   16804:	ldrb	lr, [r2, #-1]
   16808:	cmp	lr, #0
   1680c:	beq	1681c <fputs@plt+0x5778>
   16810:	ldrb	r4, [r1]
   16814:	cmp	r4, lr
   16818:	bne	16838 <fputs@plt+0x5794>
   1681c:	ldr	r4, [r3], #4
   16820:	cmp	lr, #0
   16824:	add	r1, r1, #1
   16828:	add	r0, r0, #1
   1682c:	add	r2, r2, #4
   16830:	str	ip, [r4]
   16834:	bne	167c8 <fputs@plt+0x5724>
   16838:	add	sp, sp, #12
   1683c:	pop	{r4, r5, r6, r7, r8, lr}
   16840:	add	sp, sp, #12
   16844:	bx	lr
   16848:	ldrb	r4, [r4]
   1684c:	sub	lr, lr, #1
   16850:	add	r1, r1, #1
   16854:	uxtb	lr, lr
   16858:	add	r8, r5, r4
   1685c:	ldrb	r8, [r8, #320]	; 0x140
   16860:	tst	r8, #4
   16864:	beq	16838 <fputs@plt+0x5794>
   16868:	mla	ip, r6, ip, r4
   1686c:	sub	ip, ip, #48	; 0x30
   16870:	b	167d0 <fputs@plt+0x572c>
   16874:	muleq	r7, r0, r4
   16878:	andeq	r1, r7, r2, asr r8
   1687c:	push	{r4, r5, r6, r7, lr}
   16880:	sub	sp, sp, #28
   16884:	mov	r5, r1
   16888:	add	r3, sp, #8
   1688c:	add	r2, sp, #4
   16890:	mov	r4, r0
   16894:	ldr	r1, [pc, #500]	; 16a90 <fputs@plt+0x59ec>
   16898:	bl	1679c <fputs@plt+0x56f8>
   1689c:	cmp	r0, #2
   168a0:	beq	168b0 <fputs@plt+0x580c>
   168a4:	mov	r0, #1
   168a8:	add	sp, sp, #28
   168ac:	pop	{r4, r5, r6, r7, pc}
   168b0:	ldrb	r2, [r4, #5]
   168b4:	add	r3, r4, #5
   168b8:	cmp	r2, #58	; 0x3a
   168bc:	movne	r2, #0
   168c0:	strne	r2, [sp, #12]
   168c4:	bne	169f4 <fputs@plt+0x5950>
   168c8:	add	r2, sp, #12
   168cc:	ldr	r1, [pc, #448]	; 16a94 <fputs@plt+0x59f0>
   168d0:	add	r0, r4, #6
   168d4:	bl	1679c <fputs@plt+0x56f8>
   168d8:	cmp	r0, #1
   168dc:	bne	168a4 <fputs@plt+0x5800>
   168e0:	ldrb	r2, [r4, #8]
   168e4:	add	r3, r4, #8
   168e8:	cmp	r2, #46	; 0x2e
   168ec:	bne	169f4 <fputs@plt+0x5950>
   168f0:	ldr	r2, [pc, #416]	; 16a98 <fputs@plt+0x59f4>
   168f4:	ldrb	r1, [r4, #9]
   168f8:	add	r1, r2, r1
   168fc:	ldrb	r1, [r1, #320]	; 0x140
   16900:	tst	r1, #4
   16904:	mov	r1, r2
   16908:	beq	169f4 <fputs@plt+0x5950>
   1690c:	vldr	d5, [pc, #348]	; 16a70 <fputs@plt+0x59cc>
   16910:	add	r4, r4, #9
   16914:	vldr	d4, [pc, #348]	; 16a78 <fputs@plt+0x59d4>
   16918:	vldr	d6, [pc, #352]	; 16a80 <fputs@plt+0x59dc>
   1691c:	vldr	d3, [pc, #356]	; 16a88 <fputs@plt+0x59e4>
   16920:	mov	r3, r4
   16924:	ldrb	r2, [r4], #1
   16928:	add	r0, r1, r2
   1692c:	ldrb	r0, [r0, #320]	; 0x140
   16930:	tst	r0, #4
   16934:	bne	169dc <fputs@plt+0x5938>
   16938:	vdiv.f64	d6, d4, d5
   1693c:	vldr	s15, [sp, #12]
   16940:	mov	r2, #0
   16944:	strb	r2, [r5, #42]	; 0x2a
   16948:	mov	r2, #1
   1694c:	ldr	r1, [pc, #324]	; 16a98 <fputs@plt+0x59f4>
   16950:	strb	r2, [r5, #41]	; 0x29
   16954:	ldr	r2, [sp, #4]
   16958:	vcvt.f64.s32	d7, s15
   1695c:	mov	r7, r1
   16960:	str	r2, [r5, #20]
   16964:	ldr	r2, [sp, #8]
   16968:	vadd.f64	d7, d7, d6
   1696c:	str	r2, [r5, #24]
   16970:	vstr	d7, [r5, #32]
   16974:	mov	r4, r3
   16978:	add	r3, r3, #1
   1697c:	ldrb	r2, [r4]
   16980:	add	r2, r1, r2
   16984:	ldrb	r2, [r2, #320]	; 0x140
   16988:	ands	r2, r2, #1
   1698c:	bne	16974 <fputs@plt+0x58d0>
   16990:	str	r2, [r5, #28]
   16994:	ldrb	r0, [r4]
   16998:	cmp	r0, #45	; 0x2d
   1699c:	beq	169fc <fputs@plt+0x5958>
   169a0:	cmp	r0, #43	; 0x2b
   169a4:	beq	16a64 <fputs@plt+0x59c0>
   169a8:	and	r3, r0, #223	; 0xdf
   169ac:	cmp	r3, #90	; 0x5a
   169b0:	addeq	r4, r4, #1
   169b4:	beq	16a38 <fputs@plt+0x5994>
   169b8:	adds	r0, r0, #0
   169bc:	movne	r0, #1
   169c0:	cmp	r0, #0
   169c4:	bne	168a4 <fputs@plt+0x5800>
   169c8:	ldr	r3, [r5, #28]
   169cc:	adds	r3, r3, #0
   169d0:	movne	r3, #1
   169d4:	strb	r3, [r5, #43]	; 0x2b
   169d8:	b	168a8 <fputs@plt+0x5804>
   169dc:	vmov	s15, r2
   169e0:	vmul.f64	d5, d5, d6
   169e4:	vcvt.f64.s32	d7, s15
   169e8:	vmla.f64	d7, d4, d6
   169ec:	vsub.f64	d4, d7, d3
   169f0:	b	16920 <fputs@plt+0x587c>
   169f4:	vldr	d6, [pc, #124]	; 16a78 <fputs@plt+0x59d4>
   169f8:	b	1693c <fputs@plt+0x5898>
   169fc:	mvn	r6, #0
   16a00:	add	r3, sp, #20
   16a04:	add	r2, sp, #16
   16a08:	ldr	r1, [pc, #140]	; 16a9c <fputs@plt+0x59f8>
   16a0c:	add	r0, r4, #1
   16a10:	bl	1679c <fputs@plt+0x56f8>
   16a14:	cmp	r0, #2
   16a18:	bne	168a4 <fputs@plt+0x5800>
   16a1c:	ldr	r3, [sp, #16]
   16a20:	mov	r1, #60	; 0x3c
   16a24:	add	r4, r4, #6
   16a28:	ldr	r2, [sp, #20]
   16a2c:	mla	r3, r1, r3, r2
   16a30:	mul	r6, r6, r3
   16a34:	str	r6, [r5, #28]
   16a38:	mov	r2, r4
   16a3c:	add	r4, r4, #1
   16a40:	ldrb	r3, [r2]
   16a44:	add	r3, r7, r3
   16a48:	ldrb	r3, [r3, #320]	; 0x140
   16a4c:	tst	r3, #1
   16a50:	bne	16a38 <fputs@plt+0x5994>
   16a54:	mov	r3, #1
   16a58:	strb	r3, [r5, #44]	; 0x2c
   16a5c:	ldrb	r0, [r2]
   16a60:	b	169b8 <fputs@plt+0x5914>
   16a64:	mov	r6, #1
   16a68:	b	16a00 <fputs@plt+0x595c>
   16a6c:	nop	{0}
   16a70:	andeq	r0, r0, r0
   16a74:	svccc	0x00f00000	; IMB
	...
   16a84:	eormi	r0, r4, r0
   16a88:	andeq	r0, r0, r0
   16a8c:	submi	r0, r8, r0
   16a90:	muleq	r7, sl, ip
   16a94:	andeq	r4, r7, r1, asr #29
   16a98:	muleq	r7, r0, r4
   16a9c:	andeq	r4, r7, r2, lsr #25
   16aa0:	mov	r0, #30
   16aa4:	b	10e1c <sysconf@plt>
   16aa8:	push	{r4, r5, r6, r7, r8, lr}
   16aac:	mov	r5, r0
   16ab0:	mov	r6, r2
   16ab4:	mov	r7, r3
   16ab8:	ldr	r8, [pc, #48]	; 16af0 <fputs@plt+0x5a4c>
   16abc:	mov	r2, r6
   16ac0:	mov	r3, r7
   16ac4:	mov	r0, r5
   16ac8:	ldr	r1, [r8, #348]	; 0x15c
   16acc:	blx	r1
   16ad0:	subs	r4, r0, #0
   16ad4:	bge	16ae8 <fputs@plt+0x5a44>
   16ad8:	bl	11098 <__errno_location@plt>
   16adc:	ldr	r3, [r0]
   16ae0:	cmp	r3, #4
   16ae4:	beq	16abc <fputs@plt+0x5a18>
   16ae8:	mov	r0, r4
   16aec:	pop	{r4, r5, r6, r7, r8, pc}
   16af0:	andeq	sl, r8, r0, lsr #2
   16af4:	push	{r4, lr}
   16af8:	bl	11098 <__errno_location@plt>
   16afc:	ldr	r0, [r0]
   16b00:	pop	{r4, pc}
   16b04:	ldr	r3, [r0, #8]
   16b08:	push	{r4, r5, r6, lr}
   16b0c:	mov	r5, r1
   16b10:	sub	sp, sp, #32
   16b14:	ldrb	r2, [r3, #20]
   16b18:	cmp	r2, #1
   16b1c:	movhi	r3, #1
   16b20:	movhi	r0, #0
   16b24:	bhi	16b98 <fputs@plt+0x5af4>
   16b28:	ldrb	r4, [r3, #21]
   16b2c:	cmp	r4, #0
   16b30:	movne	r3, #0
   16b34:	movne	r0, r3
   16b38:	bne	16b98 <fputs@plt+0x5af4>
   16b3c:	ldr	r1, [pc, #112]	; 16bb4 <fputs@plt+0x5b10>
   16b40:	mov	r6, r0
   16b44:	ldr	r0, [r0, #12]
   16b48:	ldr	r2, [r1, #608]	; 0x260
   16b4c:	add	r2, r2, #1
   16b50:	asr	r3, r2, #31
   16b54:	strd	r2, [sp, #8]
   16b58:	mov	r2, #1
   16b5c:	mov	r3, #0
   16b60:	strd	r2, [sp, #16]
   16b64:	mov	r3, #1
   16b68:	mov	r2, sp
   16b6c:	str	r3, [sp]
   16b70:	ldr	r3, [r1, #360]	; 0x168
   16b74:	mov	r1, #12
   16b78:	blx	r3
   16b7c:	cmp	r0, #0
   16b80:	beq	16ba4 <fputs@plt+0x5b00>
   16b84:	bl	11098 <__errno_location@plt>
   16b88:	ldr	r3, [r0]
   16b8c:	movw	r0, #3594	; 0xe0a
   16b90:	str	r3, [r6, #20]
   16b94:	mov	r3, r4
   16b98:	str	r3, [r5]
   16b9c:	add	sp, sp, #32
   16ba0:	pop	{r4, r5, r6, pc}
   16ba4:	ldrsh	r3, [sp]
   16ba8:	subs	r3, r3, #2
   16bac:	movne	r3, #1
   16bb0:	b	16b98 <fputs@plt+0x5af4>
   16bb4:	andeq	sl, r8, r0, lsr #2
   16bb8:	b	10f30 <open64@plt>
   16bbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16bc0:	sub	sp, sp, #20
   16bc4:	mov	r4, r0
   16bc8:	mov	r5, r1
   16bcc:	mov	r6, r2
   16bd0:	ldrd	r0, [r0, #48]	; 0x30
   16bd4:	ldrd	sl, [sp, #56]	; 0x38
   16bd8:	cmp	sl, r0
   16bdc:	sbcs	r3, fp, r1
   16be0:	bge	16c38 <fputs@plt+0x5b94>
   16be4:	ldr	r3, [r4, #72]	; 0x48
   16be8:	adds	r8, sl, r2
   16bec:	adc	r9, fp, r2, asr #31
   16bf0:	cmp	r0, r8
   16bf4:	sbcs	ip, r1, r9
   16bf8:	add	r3, r3, sl
   16bfc:	blt	16c14 <fputs@plt+0x5b70>
   16c00:	mov	r1, r3
   16c04:	mov	r0, r5
   16c08:	bl	10f18 <memcpy@plt>
   16c0c:	mov	r0, #0
   16c10:	b	16ca4 <fputs@plt+0x5c00>
   16c14:	sub	r7, r0, sl
   16c18:	mov	r1, r3
   16c1c:	mov	r0, r5
   16c20:	mov	r2, r7
   16c24:	bl	10f18 <memcpy@plt>
   16c28:	adds	sl, sl, r7
   16c2c:	add	r5, r5, r7
   16c30:	adc	fp, fp, r7, asr #31
   16c34:	sub	r6, r6, r7
   16c38:	mov	r8, r6
   16c3c:	mov	r9, r5
   16c40:	mov	r7, #0
   16c44:	mov	r3, #0
   16c48:	mov	r2, sl
   16c4c:	ldr	r0, [r4, #12]
   16c50:	str	r3, [sp]
   16c54:	mov	r3, fp
   16c58:	bl	10f90 <lseek64@plt>
   16c5c:	cmp	r0, #0
   16c60:	sbcs	r3, r1, #0
   16c64:	bge	16cac <fputs@plt+0x5c08>
   16c68:	bl	11098 <__errno_location@plt>
   16c6c:	ldr	r3, [r0]
   16c70:	mvn	r0, #0
   16c74:	str	r3, [r4, #20]
   16c78:	cmp	r6, r0
   16c7c:	beq	16c0c <fputs@plt+0x5b68>
   16c80:	cmp	r0, #0
   16c84:	movwlt	r0, #266	; 0x10a
   16c88:	blt	16ca4 <fputs@plt+0x5c00>
   16c8c:	mov	r1, #0
   16c90:	sub	r2, r6, r0
   16c94:	add	r0, r5, r0
   16c98:	str	r1, [r4, #20]
   16c9c:	bl	10e88 <memset@plt>
   16ca0:	movw	r0, #522	; 0x20a
   16ca4:	add	sp, sp, #20
   16ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16cac:	ldr	r3, [pc, #104]	; 16d1c <fputs@plt+0x5c78>
   16cb0:	mov	r2, r8
   16cb4:	mov	r1, r9
   16cb8:	ldr	r0, [r4, #12]
   16cbc:	ldr	r3, [r3, #372]	; 0x174
   16cc0:	blx	r3
   16cc4:	cmp	r8, r0
   16cc8:	mov	r3, r0
   16ccc:	beq	16cf8 <fputs@plt+0x5c54>
   16cd0:	cmp	r0, #0
   16cd4:	bge	16d00 <fputs@plt+0x5c5c>
   16cd8:	str	r0, [sp, #12]
   16cdc:	bl	11098 <__errno_location@plt>
   16ce0:	ldr	r2, [r0]
   16ce4:	cmp	r2, #4
   16ce8:	beq	16c44 <fputs@plt+0x5ba0>
   16cec:	ldr	r3, [sp, #12]
   16cf0:	mov	r7, #0
   16cf4:	str	r2, [r4, #20]
   16cf8:	add	r0, r3, r7
   16cfc:	b	16c78 <fputs@plt+0x5bd4>
   16d00:	beq	16cf8 <fputs@plt+0x5c54>
   16d04:	adds	sl, sl, r0
   16d08:	sub	r8, r8, r0
   16d0c:	adc	fp, fp, r0, asr #31
   16d10:	add	r7, r7, r0
   16d14:	add	r9, r9, r0
   16d18:	b	16c44 <fputs@plt+0x5ba0>
   16d1c:	andeq	sl, r8, r0, lsr #2
   16d20:	push	{r0, r1, r4, r6, r7, lr}
   16d24:	mov	r4, r1
   16d28:	mov	r0, sp
   16d2c:	mov	r1, #0
   16d30:	bl	10ef4 <gettimeofday@plt>
   16d34:	add	r3, pc, #44	; 0x2c
   16d38:	ldrd	r2, [r3]
   16d3c:	mov	r0, #1000	; 0x3e8
   16d40:	ldr	r1, [sp]
   16d44:	smlal	r2, r3, r0, r1
   16d48:	ldr	r1, [sp, #4]
   16d4c:	sdiv	r1, r1, r0
   16d50:	mov	r0, #0
   16d54:	adds	r2, r2, r1
   16d58:	adc	r3, r3, r1, asr #31
   16d5c:	strd	r2, [r4]
   16d60:	add	sp, sp, #8
   16d64:	pop	{r4, r6, r7, pc}
   16d68:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   16d6c:	andeq	fp, r0, r8, asr #31
   16d70:	push	{r0, r1, r2, r4, r5, lr}
   16d74:	mov	r3, #0
   16d78:	mov	r2, #0
   16d7c:	mov	r5, r1
   16d80:	mov	r0, #0
   16d84:	mov	r1, sp
   16d88:	strd	r2, [sp]
   16d8c:	bl	16d20 <fputs@plt+0x5c7c>
   16d90:	mov	r4, r0
   16d94:	ldrd	r0, [sp]
   16d98:	bl	6ee78 <fputs@plt+0x5ddd4>
   16d9c:	vmov	d7, r0, r1
   16da0:	mov	r0, r4
   16da4:	vldr	d6, [pc, #12]	; 16db8 <fputs@plt+0x5d14>
   16da8:	vdiv.f64	d7, d7, d6
   16dac:	vstr	d7, [r5]
   16db0:	add	sp, sp, #12
   16db4:	pop	{r4, r5, pc}
   16db8:	andeq	r0, r0, r0
   16dbc:	orrsmi	r9, r4, r0, ror r9
   16dc0:	push	{r4, r5, r6, lr}
   16dc4:	ldr	r4, [pc, #24]	; 16de4 <fputs@plt+0x5d40>
   16dc8:	ldr	r5, [pc, #24]	; 16de8 <fputs@plt+0x5d44>
   16dcc:	add	r4, r1, r4
   16dd0:	sdiv	r4, r4, r5
   16dd4:	mov	r0, r4
   16dd8:	bl	10fe4 <sleep@plt>
   16ddc:	mul	r0, r5, r4
   16de0:	pop	{r4, r5, r6, pc}
   16de4:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   16de8:	andeq	r4, pc, r0, asr #4
   16dec:	ldr	r3, [r0, #32]
   16df0:	push	{r4, r5, r6, r7, r8, lr}
   16df4:	sub	sp, sp, #112	; 0x70
   16df8:	mov	r5, r0
   16dfc:	mov	r8, r1
   16e00:	add	r2, sp, #16
   16e04:	ldr	r7, [r3]
   16e08:	mov	r4, r7
   16e0c:	add	ip, r7, #48	; 0x30
   16e10:	ldr	r0, [r4]
   16e14:	mov	r3, r2
   16e18:	add	r4, r4, #8
   16e1c:	ldr	r1, [r4, #-4]
   16e20:	cmp	r4, ip
   16e24:	stmia	r3!, {r0, r1}
   16e28:	mov	r2, r3
   16e2c:	bne	16e10 <fputs@plt+0x5d6c>
   16e30:	mov	r0, r5
   16e34:	add	r6, sp, #64	; 0x40
   16e38:	bl	13ca0 <fputs@plt+0x2bfc>
   16e3c:	add	r7, r7, #96	; 0x60
   16e40:	mov	r2, r6
   16e44:	ldr	r0, [r4]
   16e48:	mov	r3, r2
   16e4c:	add	r4, r4, #8
   16e50:	ldr	r1, [r4, #-4]
   16e54:	cmp	r4, r7
   16e58:	stmia	r3!, {r0, r1}
   16e5c:	mov	r2, r3
   16e60:	bne	16e44 <fputs@plt+0x5da0>
   16e64:	mov	r2, #48	; 0x30
   16e68:	mov	r1, r6
   16e6c:	add	r0, sp, #16
   16e70:	bl	10e10 <memcmp@plt>
   16e74:	subs	r3, r0, #0
   16e78:	beq	16e88 <fputs@plt+0x5de4>
   16e7c:	mov	r0, #1
   16e80:	add	sp, sp, #112	; 0x70
   16e84:	pop	{r4, r5, r6, r7, r8, pc}
   16e88:	ldrb	r2, [sp, #28]
   16e8c:	cmp	r2, #0
   16e90:	beq	16e7c <fputs@plt+0x5dd8>
   16e94:	add	r2, sp, #8
   16e98:	add	r1, sp, #16
   16e9c:	mov	r0, #1
   16ea0:	str	r2, [sp]
   16ea4:	mov	r2, #40	; 0x28
   16ea8:	bl	13be8 <fputs@plt+0x2b44>
   16eac:	ldr	r2, [sp, #8]
   16eb0:	ldr	r3, [sp, #56]	; 0x38
   16eb4:	cmp	r2, r3
   16eb8:	bne	16e7c <fputs@plt+0x5dd8>
   16ebc:	ldr	r2, [sp, #12]
   16ec0:	ldr	r3, [sp, #60]	; 0x3c
   16ec4:	cmp	r2, r3
   16ec8:	bne	16e7c <fputs@plt+0x5dd8>
   16ecc:	add	r4, r5, #52	; 0x34
   16ed0:	mov	r2, #48	; 0x30
   16ed4:	add	r1, sp, #16
   16ed8:	mov	r0, r4
   16edc:	bl	10e10 <memcmp@plt>
   16ee0:	cmp	r0, #0
   16ee4:	beq	16e80 <fputs@plt+0x5ddc>
   16ee8:	mov	r3, #1
   16eec:	mov	r2, r4
   16ef0:	str	r3, [r8]
   16ef4:	add	r3, sp, #16
   16ef8:	mov	ip, r3
   16efc:	add	r2, r2, #8
   16f00:	ldm	ip!, {r0, r1}
   16f04:	cmp	ip, r6
   16f08:	mov	r3, ip
   16f0c:	str	r0, [r2, #-8]
   16f10:	str	r1, [r2, #-4]
   16f14:	bne	16ef8 <fputs@plt+0x5e54>
   16f18:	ldrh	r2, [r5, #66]	; 0x42
   16f1c:	mov	r0, #0
   16f20:	lsl	r3, r2, #16
   16f24:	and	r2, r2, #65024	; 0xfe00
   16f28:	and	r3, r3, #65536	; 0x10000
   16f2c:	orr	r3, r3, r2
   16f30:	str	r3, [r5, #36]	; 0x24
   16f34:	b	16e80 <fputs@plt+0x5ddc>
   16f38:	push	{r4, r5, r6, lr}
   16f3c:	ldr	r5, [r0, #12]
   16f40:	ldr	r4, [r1, #12]
   16f44:	ldr	r0, [r0, #16]
   16f48:	ldr	r1, [r1, #16]
   16f4c:	cmp	r5, r4
   16f50:	movlt	r2, r5
   16f54:	movge	r2, r4
   16f58:	bl	10e10 <memcmp@plt>
   16f5c:	cmp	r0, #0
   16f60:	subeq	r0, r5, r4
   16f64:	pop	{r4, r5, r6, pc}
   16f68:	ldrh	r3, [r0, #34]	; 0x22
   16f6c:	cmp	r3, #0
   16f70:	bxne	lr
   16f74:	push	{lr}		; (str lr, [sp, #-4]!)
   16f78:	mov	r2, r0
   16f7c:	ldrb	r1, [r0, #64]	; 0x40
   16f80:	ldrsb	r3, [r0, #68]	; 0x44
   16f84:	orr	r1, r1, #2
   16f88:	strb	r1, [r0, #64]	; 0x40
   16f8c:	add	r1, r3, #30
   16f90:	add	r3, r2, r3, lsl #1
   16f94:	ldr	r0, [r0, r1, lsl #2]
   16f98:	add	r2, r2, #16
   16f9c:	ldrh	r3, [r3, #80]	; 0x50
   16fa0:	ldr	r1, [r0, #64]	; 0x40
   16fa4:	lsl	r3, r3, #1
   16fa8:	ldr	lr, [r0, #80]	; 0x50
   16fac:	ldrh	r1, [r1, r3]
   16fb0:	ldrh	r3, [r0, #20]
   16fb4:	rev16	r1, r1
   16fb8:	and	r3, r3, r1
   16fbc:	ldr	r1, [r0, #56]	; 0x38
   16fc0:	add	r1, r1, r3
   16fc4:	mov	r3, lr
   16fc8:	pop	{lr}		; (ldr lr, [sp], #4)
   16fcc:	bx	r3
   16fd0:	push	{r0, r1, r2, r3, r4, lr}
   16fd4:	ldr	r1, [sp, #24]
   16fd8:	strd	r2, [sp]
   16fdc:	mov	r2, #4
   16fe0:	rev	r1, r1
   16fe4:	str	r1, [sp, #12]
   16fe8:	add	r1, sp, #12
   16fec:	bl	12014 <fputs@plt+0xf70>
   16ff0:	add	sp, sp, #20
   16ff4:	pop	{pc}		; (ldr pc, [sp], #4)
   16ff8:	ldr	r2, [r0, #4]
   16ffc:	ldr	r3, [r0, #16]
   17000:	ldr	r3, [r3, #112]	; 0x70
   17004:	rev	r3, r3
   17008:	add	r3, r3, #1
   1700c:	rev	r3, r3
   17010:	str	r3, [r2, #24]
   17014:	ldr	r2, [r0, #4]
   17018:	str	r3, [r2, #92]	; 0x5c
   1701c:	ldr	r2, [pc, #8]	; 1702c <fputs@plt+0x5f88>
   17020:	ldr	r3, [r0, #4]
   17024:	str	r2, [r3, #96]	; 0x60
   17028:	bx	lr
   1702c:	rscsge	r2, r5, r0, lsl #26
   17030:	ldr	r2, [r0, #32]
   17034:	push	{r4, r5, r6, lr}
   17038:	mov	r5, #0
   1703c:	ldr	r4, [r2]
   17040:	str	r5, [r0, #68]	; 0x44
   17044:	ldr	r2, [r0, #112]	; 0x70
   17048:	str	r1, [r0, #88]	; 0x58
   1704c:	add	r2, r2, #1
   17050:	str	r2, [r0, #112]	; 0x70
   17054:	ldr	r2, [r0, #84]	; 0x54
   17058:	rev	r2, r2
   1705c:	add	r2, r2, #1
   17060:	rev	r2, r2
   17064:	str	r2, [r0, #84]	; 0x54
   17068:	bl	16060 <fputs@plt+0x4fbc>
   1706c:	mvn	r3, #0
   17070:	str	r5, [r4, #96]	; 0x60
   17074:	str	r5, [r4, #128]	; 0x80
   17078:	str	r5, [r4, #104]	; 0x68
   1707c:	str	r3, [r4, #108]	; 0x6c
   17080:	str	r3, [r4, #112]	; 0x70
   17084:	str	r3, [r4, #116]	; 0x74
   17088:	pop	{r4, r5, r6, pc}
   1708c:	push	{r0, r1, r2, r3, r4, lr}
   17090:	add	r1, sp, #12
   17094:	strd	r2, [sp]
   17098:	mov	r2, #4
   1709c:	bl	12008 <fputs@plt+0xf64>
   170a0:	cmp	r0, #0
   170a4:	ldreq	r3, [sp, #12]
   170a8:	ldreq	r2, [sp, #24]
   170ac:	reveq	r3, r3
   170b0:	streq	r3, [r2]
   170b4:	add	sp, sp, #20
   170b8:	pop	{pc}		; (ldr pc, [sp], #4)
   170bc:	mov	r3, #0
   170c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   170c4:	sub	sp, sp, #36	; 0x24
   170c8:	mov	r6, r1
   170cc:	mov	r7, r0
   170d0:	mov	r4, r2
   170d4:	strb	r3, [r1]
   170d8:	add	r1, sp, #16
   170dc:	bl	12038 <fputs@plt+0xf94>
   170e0:	subs	r5, r0, #0
   170e4:	bne	17214 <fputs@plt+0x6170>
   170e8:	ldrd	r0, [sp, #16]
   170ec:	cmp	r0, #16
   170f0:	sbcs	r3, r1, #0
   170f4:	blt	17214 <fputs@plt+0x6170>
   170f8:	add	r3, sp, #8
   170fc:	subs	r2, r0, #16
   17100:	mov	r0, r7
   17104:	str	r3, [sp]
   17108:	sbc	r3, r1, #0
   1710c:	bl	1708c <fputs@plt+0x5fe8>
   17110:	cmp	r0, #0
   17114:	bne	17230 <fputs@plt+0x618c>
   17118:	ldr	r3, [sp, #8]
   1711c:	cmp	r3, r4
   17120:	movcc	r4, #0
   17124:	movcs	r4, #1
   17128:	cmp	r3, #0
   1712c:	moveq	r4, #1
   17130:	cmp	r4, #0
   17134:	bne	17214 <fputs@plt+0x6170>
   17138:	add	r3, sp, #12
   1713c:	ldr	r2, [sp, #16]
   17140:	mov	r0, r7
   17144:	str	r3, [sp]
   17148:	ldr	r3, [sp, #20]
   1714c:	subs	r2, r2, #12
   17150:	sbc	r3, r3, #0
   17154:	bl	1708c <fputs@plt+0x5fe8>
   17158:	cmp	r0, #0
   1715c:	bne	17230 <fputs@plt+0x618c>
   17160:	ldr	r3, [sp, #16]
   17164:	add	r1, sp, #24
   17168:	mov	r0, r7
   1716c:	ldr	r2, [sp, #20]
   17170:	subs	r3, r3, #8
   17174:	sbc	r2, r2, #0
   17178:	str	r3, [sp]
   1717c:	str	r2, [sp, #4]
   17180:	mov	r2, #8
   17184:	bl	12008 <fputs@plt+0xf64>
   17188:	cmp	r0, #0
   1718c:	bne	17230 <fputs@plt+0x618c>
   17190:	mov	r2, #8
   17194:	ldr	r1, [pc, #156]	; 17238 <fputs@plt+0x6194>
   17198:	add	r0, sp, #24
   1719c:	bl	10e10 <memcmp@plt>
   171a0:	cmp	r0, #0
   171a4:	bne	17214 <fputs@plt+0x6170>
   171a8:	ldr	r2, [sp, #8]
   171ac:	mov	r1, r6
   171b0:	mov	r0, r7
   171b4:	ldr	r3, [sp, #16]
   171b8:	subs	sl, r3, #16
   171bc:	ldr	r3, [sp, #20]
   171c0:	sbc	fp, r3, #0
   171c4:	subs	r8, sl, r2
   171c8:	sbc	r9, fp, #0
   171cc:	strd	r8, [sp]
   171d0:	bl	12008 <fputs@plt+0xf64>
   171d4:	subs	r5, r0, #0
   171d8:	bne	17214 <fputs@plt+0x6170>
   171dc:	ldr	r1, [sp, #8]
   171e0:	mov	r2, r6
   171e4:	ldr	r3, [sp, #12]
   171e8:	add	r1, r6, r1
   171ec:	cmp	r1, r2
   171f0:	bne	17220 <fputs@plt+0x617c>
   171f4:	cmp	r4, #0
   171f8:	strne	r3, [sp, #12]
   171fc:	ldr	r3, [sp, #12]
   17200:	cmp	r3, #0
   17204:	mov	r3, #0
   17208:	strne	r3, [sp, #8]
   1720c:	ldr	r2, [sp, #8]
   17210:	strb	r3, [r6, r2]
   17214:	mov	r0, r5
   17218:	add	sp, sp, #36	; 0x24
   1721c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17220:	ldrb	r0, [r2], #1
   17224:	mov	r4, #1
   17228:	sub	r3, r3, r0
   1722c:	b	171ec <fputs@plt+0x6148>
   17230:	mov	r5, r0
   17234:	b	17214 <fputs@plt+0x6170>
   17238:	andeq	r1, r7, lr, asr r8
   1723c:	ldr	ip, [r0]
   17240:	cmp	r1, #15
   17244:	ldr	r3, [r0, #4]
   17248:	str	ip, [r3, #4]
   1724c:	bne	17268 <fputs@plt+0x61c4>
   17250:	ldr	r3, [r3]
   17254:	ldr	r1, [r0, #20]
   17258:	ldr	r3, [r3, #108]	; 0x6c
   1725c:	add	r3, r3, r1
   17260:	str	r3, [r2]
   17264:	bx	lr
   17268:	ldr	r3, [r3, #12]
   1726c:	add	r1, r1, #9
   17270:	ldr	r3, [r3, #56]	; 0x38
   17274:	ldr	r3, [r3, r1, lsl #2]
   17278:	rev	r3, r3
   1727c:	b	17260 <fputs@plt+0x61bc>
   17280:	sub	r0, r0, #8
   17284:	b	10eb8 <free@plt>
   17288:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1728c:	mov	r4, r0
   17290:	ldrb	r3, [r0, #40]	; 0x28
   17294:	cmp	r3, #0
   17298:	beq	173c0 <fputs@plt+0x631c>
   1729c:	add	r1, r0, #8
   172a0:	ldm	r1, {r1, ip, lr}
   172a4:	cmp	ip, #2
   172a8:	bgt	172b4 <fputs@plt+0x6210>
   172ac:	sub	r1, r1, #1
   172b0:	add	ip, ip, #12
   172b4:	ldr	r0, [pc, #300]	; 173e8 <fputs@plt+0x6344>
   172b8:	add	r2, r1, #4672	; 0x1240
   172bc:	movw	r3, #36525	; 0x8ead
   172c0:	add	r2, r2, #44	; 0x2c
   172c4:	vldr	d6, [pc, #260]	; 173d0 <fputs@plt+0x632c>
   172c8:	mul	r3, r3, r2
   172cc:	mov	r2, #100	; 0x64
   172d0:	mla	r0, ip, r0, r0
   172d4:	movw	ip, #10000	; 0x2710
   172d8:	sdiv	r3, r3, r2
   172dc:	sdiv	r0, r0, ip
   172e0:	sdiv	r2, r1, r2
   172e4:	add	r3, r3, r0
   172e8:	mov	r0, #400	; 0x190
   172ec:	add	r3, r3, lr
   172f0:	sdiv	r1, r1, r0
   172f4:	rsb	r2, r2, #2
   172f8:	add	r2, r2, r1
   172fc:	add	r3, r3, r2
   17300:	vmov	s14, r3
   17304:	vcvt.f64.s32	d7, s14
   17308:	vsub.f64	d7, d7, d6
   1730c:	vldr	d6, [pc, #196]	; 173d8 <fputs@plt+0x6334>
   17310:	vmul.f64	d7, d7, d6
   17314:	vmov	r0, r1, d7
   17318:	bl	6eff8 <fputs@plt+0x5df54>
   1731c:	mov	r3, #1
   17320:	mov	sl, r0
   17324:	mov	fp, r1
   17328:	strb	r3, [r4, #42]	; 0x2a
   1732c:	ldrb	r3, [r4, #41]	; 0x29
   17330:	strd	sl, [r4]
   17334:	cmp	r3, #0
   17338:	beq	173b8 <fputs@plt+0x6314>
   1733c:	vldr	d7, [pc, #156]	; 173e0 <fputs@plt+0x633c>
   17340:	movw	r5, #60000	; 0xea60
   17344:	ldr	r2, [pc, #160]	; 173ec <fputs@plt+0x6348>
   17348:	vldr	d6, [r4, #32]
   1734c:	ldr	r3, [r4, #24]
   17350:	ldr	r8, [r4, #20]
   17354:	vmul.f64	d7, d6, d7
   17358:	mul	r3, r5, r3
   1735c:	mla	r8, r2, r8, r3
   17360:	vmov	r0, r1, d7
   17364:	asr	r9, r8, #31
   17368:	bl	6eff8 <fputs@plt+0x5df54>
   1736c:	adds	r0, r8, r0
   17370:	adc	r1, r9, r1
   17374:	adds	r3, r0, sl
   17378:	mov	r6, r3
   1737c:	adc	r3, r1, fp
   17380:	mov	r2, r6
   17384:	mov	r7, r3
   17388:	strd	r2, [r4]
   1738c:	ldrb	r3, [r4, #43]	; 0x2b
   17390:	cmp	r3, #0
   17394:	beq	173b8 <fputs@plt+0x6314>
   17398:	ldr	r3, [r4, #28]
   1739c:	mul	r5, r5, r3
   173a0:	mov	r3, #0
   173a4:	strh	r3, [r4, #40]	; 0x28
   173a8:	subs	r6, r6, r5
   173ac:	strb	r3, [r4, #43]	; 0x2b
   173b0:	sbc	r7, r7, r5, asr #31
   173b4:	strd	r6, [r4]
   173b8:	add	sp, sp, #4
   173bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   173c0:	mov	lr, #1
   173c4:	mov	r1, #2000	; 0x7d0
   173c8:	mov	ip, lr
   173cc:	b	172ac <fputs@plt+0x6208>
   173d0:	andeq	r0, r0, r0
   173d4:	addsmi	sp, r7, r0, lsl #4
   173d8:	andeq	r0, r0, r0
   173dc:	orrsmi	r9, r4, r0, ror r9
   173e0:	andeq	r0, r0, r0
   173e4:	addmi	r4, pc, r0
   173e8:	andeq	sl, r4, r1, asr fp
   173ec:	eorseq	lr, r6, r0, lsl #29
   173f0:	ldrb	r3, [r0, #42]	; 0x2a
   173f4:	cmp	r3, #0
   173f8:	bxne	lr
   173fc:	b	17288 <fputs@plt+0x61e4>
   17400:	ldrb	r3, [r0, #40]	; 0x28
   17404:	cmp	r3, #0
   17408:	bxne	lr
   1740c:	push	{r4, lr}
   17410:	mov	r4, r0
   17414:	ldrb	r3, [r0, #42]	; 0x2a
   17418:	cmp	r3, #0
   1741c:	bne	1743c <fputs@plt+0x6398>
   17420:	mov	r3, #1
   17424:	mov	r2, #2000	; 0x7d0
   17428:	strd	r2, [r0, #8]
   1742c:	str	r3, [r0, #16]
   17430:	mov	r3, #1
   17434:	strb	r3, [r4, #40]	; 0x28
   17438:	pop	{r4, pc}
   1743c:	ldr	r0, [pc, #284]	; 17560 <fputs@plt+0x64bc>
   17440:	ldr	ip, [r4]
   17444:	ldr	r1, [r4, #4]
   17448:	add	r3, pc, #224	; 0xe0
   1744c:	ldrd	r2, [r3]
   17450:	adds	r0, r0, ip
   17454:	mov	ip, #0
   17458:	adc	r1, ip, r1
   1745c:	bl	6eed8 <fputs@plt+0x5de34>
   17460:	vmov	s15, r0
   17464:	add	r3, r0, #1
   17468:	movw	r1, #36525	; 0x8ead
   1746c:	vldr	d5, [pc, #196]	; 17538 <fputs@plt+0x6494>
   17470:	vcvt.f64.s32	d6, s15
   17474:	vldr	d7, [pc, #196]	; 17540 <fputs@plt+0x649c>
   17478:	vsub.f64	d6, d6, d7
   1747c:	vdiv.f64	d7, d6, d5
   17480:	vldr	d5, [pc, #192]	; 17548 <fputs@plt+0x64a4>
   17484:	vcvt.s32.f64	s15, d7
   17488:	vmov	r2, s15
   1748c:	add	r0, r2, #3
   17490:	cmp	r2, #0
   17494:	add	r3, r3, r2
   17498:	movlt	r2, r0
   1749c:	sub	r3, r3, r2, asr #2
   174a0:	add	r3, r3, #1520	; 0x5f0
   174a4:	add	r3, r3, #4
   174a8:	vmov	s15, r3
   174ac:	vcvt.f64.s32	d6, s15
   174b0:	vldr	d7, [pc, #152]	; 17550 <fputs@plt+0x64ac>
   174b4:	vsub.f64	d6, d6, d7
   174b8:	vdiv.f64	d7, d6, d5
   174bc:	vldr	d6, [pc, #148]	; 17558 <fputs@plt+0x64b4>
   174c0:	vcvt.s32.f64	s15, d7
   174c4:	vmov	r2, s15
   174c8:	ubfx	r0, r2, #0, #15
   174cc:	mul	r1, r1, r0
   174d0:	mov	r0, #100	; 0x64
   174d4:	udiv	r1, r1, r0
   174d8:	sub	r3, r3, r1
   174dc:	vmov	s15, r3
   174e0:	vcvt.f64.s32	d5, s15
   174e4:	vdiv.f64	d7, d5, d6
   174e8:	vcvt.s32.f64	s15, d7
   174ec:	vmov	r1, s15
   174f0:	vcvt.f64.s32	d7, s15
   174f4:	vmul.f64	d7, d7, d6
   174f8:	cmp	r1, #13
   174fc:	suble	r1, r1, #1
   17500:	subgt	r1, r1, #13
   17504:	cmp	r1, #2
   17508:	str	r1, [r4, #12]
   1750c:	vcvt.s32.f64	s14, d7
   17510:	vmov	r0, s14
   17514:	sub	r3, r3, r0
   17518:	str	r3, [r4, #16]
   1751c:	sub	r3, r2, #4672	; 0x1240
   17520:	subgt	r3, r3, #44	; 0x2c
   17524:	suble	r3, r3, #43	; 0x2b
   17528:	str	r3, [r4, #8]
   1752c:	b	17430 <fputs@plt+0x638c>
   17530:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   1753c:	rscmi	sp, r1, r8, lsl #11
   17540:	andmi	r0, r0, r0
   17544:	teqmi	ip, r0	; <illegal shifter operand>
   17548:	andeq	r0, r0, r0
   1754c:	rsbsmi	sp, r6, r0, lsl #8
   17550:	strbtvs	r6, [r6], -r6, ror #12
   17554:	subsmi	r8, lr, r6, ror #12
   17558:	ldrbcs	r5, [r2, -r1, ror #8]
   1755c:	eorsmi	r9, lr, r0, lsr #19
   17560:	addseq	r2, r3, #0, 28
   17564:	push	{r4, lr}
   17568:	mov	r4, r0
   1756c:	bl	173f0 <fputs@plt+0x634c>
   17570:	ldr	r0, [pc, #152]	; 17610 <fputs@plt+0x656c>
   17574:	ldr	ip, [r4]
   17578:	ldr	r1, [r4, #4]
   1757c:	add	r3, pc, #124	; 0x7c
   17580:	ldrd	r2, [r3]
   17584:	adds	r0, r0, ip
   17588:	mov	ip, #0
   1758c:	adc	r1, ip, r1
   17590:	bl	6eed8 <fputs@plt+0x5de34>
   17594:	vmov	s15, r2
   17598:	mov	r2, #3600	; 0xe10
   1759c:	vcvt.f64.s32	d6, s15
   175a0:	vldr	d7, [pc, #96]	; 17608 <fputs@plt+0x6564>
   175a4:	vdiv.f64	d5, d6, d7
   175a8:	vcvt.s32.f64	s12, d5
   175ac:	vmov	r3, s12
   175b0:	vmov	r1, s12
   175b4:	vcvt.f64.s32	d6, s12
   175b8:	sdiv	r2, r3, r2
   175bc:	ldr	r3, [pc, #80]	; 17614 <fputs@plt+0x6570>
   175c0:	vsub.f64	d6, d5, d6
   175c4:	str	r2, [r4, #20]
   175c8:	mla	r2, r3, r2, r1
   175cc:	mov	r3, #60	; 0x3c
   175d0:	mvn	r1, #59	; 0x3b
   175d4:	sdiv	r3, r2, r3
   175d8:	str	r3, [r4, #24]
   175dc:	mla	r3, r1, r3, r2
   175e0:	vmov	s14, r3
   175e4:	mov	r3, #1
   175e8:	strb	r3, [r4, #41]	; 0x29
   175ec:	vcvt.f64.s32	d7, s14
   175f0:	vadd.f64	d7, d7, d6
   175f4:	vstr	d7, [r4, #32]
   175f8:	pop	{r4, pc}
   175fc:	nop	{0}
   17600:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   1760c:	addmi	r4, pc, r0
   17610:	addseq	r2, r3, #0, 28
   17614:			; <UNDEFINED> instruction: 0xfffff1f0
   17618:	push	{r0, r1, r2, r4, r5, lr}
   1761c:	mov	r3, r0
   17620:	mov	r5, r1
   17624:	ldr	r2, [r0]
   17628:	cmp	r2, #1
   1762c:	ble	17650 <fputs@plt+0x65ac>
   17630:	ldr	r2, [r0, #72]	; 0x48
   17634:	cmp	r2, #0
   17638:	beq	17650 <fputs@plt+0x65ac>
   1763c:	blx	r2
   17640:	mov	r4, r0
   17644:	mov	r0, r4
   17648:	add	sp, sp, #12
   1764c:	pop	{r4, r5, pc}
   17650:	mov	r1, sp
   17654:	mov	r0, r3
   17658:	ldr	r2, [r3, #64]	; 0x40
   1765c:	blx	r2
   17660:	vldr	d7, [pc, #24]	; 17680 <fputs@plt+0x65dc>
   17664:	mov	r4, r0
   17668:	vldr	d6, [sp]
   1766c:	vmul.f64	d7, d6, d7
   17670:	vmov	r0, r1, d7
   17674:	bl	6eff8 <fputs@plt+0x5df54>
   17678:	strd	r0, [r5]
   1767c:	b	17644 <fputs@plt+0x65a0>
   17680:	andeq	r0, r0, r0
   17684:	orrsmi	r9, r4, r0, ror r9
   17688:	push	{r0, r1, r4, r5, r6, lr}
   1768c:	mov	r4, r1
   17690:	mov	r5, r0
   17694:	mov	r1, sp
   17698:	ldr	r0, [r0]
   1769c:	bl	17618 <fputs@plt+0x6574>
   176a0:	ldr	r2, [sp]
   176a4:	ldr	r3, [r4, #128]	; 0x80
   176a8:	ldr	r1, [sp, #4]
   176ac:	ldr	r0, [r4, #132]	; 0x84
   176b0:	subs	r2, r2, r3
   176b4:	ldr	r6, [r5, #188]	; 0xbc
   176b8:	sbc	r1, r1, r0
   176bc:	ldr	r0, [pc, #36]	; 176e8 <fputs@plt+0x6644>
   176c0:	umull	r2, r3, r2, r0
   176c4:	mla	r3, r0, r1, r3
   176c8:	ldr	r1, [r4, #168]	; 0xa8
   176cc:	ldr	r0, [r5, #192]	; 0xc0
   176d0:	blx	r6
   176d4:	mov	r2, #0
   176d8:	mov	r3, #0
   176dc:	strd	r2, [r4, #128]	; 0x80
   176e0:	add	sp, sp, #8
   176e4:	pop	{r4, r5, r6, pc}
   176e8:	andeq	r4, pc, r0, asr #4
   176ec:	push	{r4, r5, r6, r7, r8, lr}
   176f0:	mov	r5, r1
   176f4:	ldr	r4, [r0, #12]
   176f8:	ldrd	r6, [r4, #136]	; 0x88
   176fc:	orrs	r3, r6, r7
   17700:	bne	17720 <fputs@plt+0x667c>
   17704:	ldr	r3, [r0]
   17708:	add	r1, r4, #136	; 0x88
   1770c:	ldr	r3, [r3, #32]
   17710:	ldr	r0, [r3]
   17714:	bl	17618 <fputs@plt+0x6574>
   17718:	cmp	r0, #0
   1771c:	strdne	r6, [r4, #136]	; 0x88
   17720:	ldrd	r2, [r4, #136]	; 0x88
   17724:	mov	r0, #1
   17728:	cmp	r2, #1
   1772c:	strd	r2, [r5]
   17730:	sbcs	r3, r3, #0
   17734:	strbge	r0, [r5, #42]	; 0x2a
   17738:	movge	r0, #0
   1773c:	pop	{r4, r5, r6, r7, r8, pc}
   17740:	cmp	r0, #0
   17744:	bxeq	lr
   17748:	push	{r4, r5, r6, lr}
   1774c:	ldr	r5, [pc, #144]	; 177e4 <fputs@plt+0x6740>
   17750:	ldr	r3, [r5, #192]	; 0xc0
   17754:	cmp	r3, r0
   17758:	bhi	17794 <fputs@plt+0x66f0>
   1775c:	ldr	r3, [pc, #132]	; 177e8 <fputs@plt+0x6744>
   17760:	ldr	r2, [r3, #232]	; 0xe8
   17764:	cmp	r2, r0
   17768:	bls	17794 <fputs@plt+0x66f0>
   1776c:	ldr	r2, [r3, #236]	; 0xec
   17770:	str	r2, [r0]
   17774:	ldr	r2, [r3, #240]	; 0xf0
   17778:	str	r0, [r3, #236]	; 0xec
   1777c:	add	r2, r2, #1
   17780:	str	r2, [r3, #240]	; 0xf0
   17784:	ldr	r2, [r3, #12]
   17788:	sub	r2, r2, #1
   1778c:	str	r2, [r3, #12]
   17790:	pop	{r4, r5, r6, pc}
   17794:	ldr	r3, [r5]
   17798:	cmp	r3, #0
   1779c:	ldreq	r3, [r5, #44]	; 0x2c
   177a0:	beq	177dc <fputs@plt+0x6738>
   177a4:	mov	r4, r0
   177a8:	bl	12164 <fputs@plt+0x10c0>
   177ac:	ldr	r3, [pc, #52]	; 177e8 <fputs@plt+0x6744>
   177b0:	ldr	r2, [r3]
   177b4:	ldr	r1, [r3, #16]
   177b8:	sub	r2, r2, r0
   177bc:	str	r2, [r3]
   177c0:	sub	r1, r1, r0
   177c4:	mov	r0, r4
   177c8:	ldr	r2, [r3, #36]	; 0x24
   177cc:	str	r1, [r3, #16]
   177d0:	sub	r2, r2, #1
   177d4:	str	r2, [r3, #36]	; 0x24
   177d8:	ldr	r3, [r5, #44]	; 0x2c
   177dc:	pop	{r4, r5, r6, lr}
   177e0:	bx	r3
   177e4:	andeq	sl, r8, r0, lsr #2
   177e8:	andeq	r0, r9, r0, lsr #15
   177ec:	push	{r4, r5, r6, lr}
   177f0:	subs	r5, r0, #0
   177f4:	popeq	{r4, r5, r6, pc}
   177f8:	ldr	r4, [pc, #60]	; 1783c <fputs@plt+0x6798>
   177fc:	ldr	r3, [r4]
   17800:	cmp	r3, #0
   17804:	ldreq	r3, [r4, #44]	; 0x2c
   17808:	beq	17834 <fputs@plt+0x6790>
   1780c:	bl	12164 <fputs@plt+0x10c0>
   17810:	ldr	r3, [pc, #40]	; 17840 <fputs@plt+0x679c>
   17814:	ldr	r2, [r3]
   17818:	sub	r0, r2, r0
   1781c:	ldr	r2, [r3, #36]	; 0x24
   17820:	str	r0, [r3]
   17824:	mov	r0, r5
   17828:	sub	r2, r2, #1
   1782c:	str	r2, [r3, #36]	; 0x24
   17830:	ldr	r3, [r4, #44]	; 0x2c
   17834:	pop	{r4, r5, r6, lr}
   17838:	bx	r3
   1783c:	andeq	sl, r8, r0, lsr #2
   17840:	andeq	r0, r9, r0, lsr #15
   17844:	push	{r4, r5, r6, lr}
   17848:	mov	r5, r0
   1784c:	bl	11fd8 <fputs@plt+0xf34>
   17850:	mov	r4, r0
   17854:	mov	r0, r5
   17858:	bl	177ec <fputs@plt+0x6748>
   1785c:	mov	r0, r4
   17860:	pop	{r4, r5, r6, pc}
   17864:	push	{r4, r5, r6, lr}
   17868:	mov	r6, #0
   1786c:	mov	r4, r0
   17870:	ldr	r5, [r0, #8]
   17874:	str	r6, [r0, #8]
   17878:	ldr	r0, [r0, #12]
   1787c:	bl	177ec <fputs@plt+0x6748>
   17880:	str	r6, [r4]
   17884:	str	r6, [r4, #12]
   17888:	cmp	r5, #0
   1788c:	bne	17898 <fputs@plt+0x67f4>
   17890:	str	r5, [r4, #4]
   17894:	pop	{r4, r5, r6, pc}
   17898:	ldr	r6, [r5]
   1789c:	mov	r0, r5
   178a0:	bl	177ec <fputs@plt+0x6748>
   178a4:	mov	r5, r6
   178a8:	b	17888 <fputs@plt+0x67e4>
   178ac:	push	{r4, r5, r6, lr}
   178b0:	subs	r4, r0, #0
   178b4:	popeq	{r4, r5, r6, pc}
   178b8:	ldr	r3, [r4, #8]
   178bc:	cmp	r3, #0
   178c0:	beq	178dc <fputs@plt+0x6838>
   178c4:	add	r5, r4, #12
   178c8:	add	r6, r4, #512	; 0x200
   178cc:	ldr	r0, [r5], #4
   178d0:	bl	178ac <fputs@plt+0x6808>
   178d4:	cmp	r5, r6
   178d8:	bne	178cc <fputs@plt+0x6828>
   178dc:	mov	r0, r4
   178e0:	pop	{r4, r5, r6, lr}
   178e4:	b	177ec <fputs@plt+0x6748>
   178e8:	push	{r4, r5, r6, lr}
   178ec:	mov	r4, r0
   178f0:	mov	r5, #0
   178f4:	mov	r6, #48	; 0x30
   178f8:	ldr	r3, [r4, #104]	; 0x68
   178fc:	cmp	r3, r5
   17900:	bgt	17944 <fputs@plt+0x68a0>
   17904:	ldrb	r3, [r4, #4]
   17908:	ldr	r0, [r4, #72]	; 0x48
   1790c:	cmp	r3, #0
   17910:	beq	17924 <fputs@plt+0x6880>
   17914:	ldr	r3, [pc, #64]	; 1795c <fputs@plt+0x68b8>
   17918:	ldr	r2, [r0]
   1791c:	cmp	r2, r3
   17920:	bne	17928 <fputs@plt+0x6884>
   17924:	bl	11fd8 <fputs@plt+0xf34>
   17928:	ldr	r0, [r4, #100]	; 0x64
   1792c:	bl	177ec <fputs@plt+0x6748>
   17930:	mov	r3, #0
   17934:	str	r3, [r4, #56]	; 0x38
   17938:	str	r3, [r4, #100]	; 0x64
   1793c:	str	r3, [r4, #104]	; 0x68
   17940:	pop	{r4, r5, r6, pc}
   17944:	ldr	r3, [r4, #100]	; 0x64
   17948:	mla	r3, r6, r5, r3
   1794c:	add	r5, r5, #1
   17950:	ldr	r0, [r3, #16]
   17954:	bl	178ac <fputs@plt+0x6808>
   17958:	b	178f8 <fputs@plt+0x6854>
   1795c:	andeq	r1, r7, r8, ror #16
   17960:	ldr	r3, [r0]
   17964:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   17968:	mov	r4, r0
   1796c:	mov	r5, r1
   17970:	cmp	r3, #0
   17974:	bne	179b8 <fputs@plt+0x6914>
   17978:	ldr	ip, [r0, #4]
   1797c:	cmp	ip, #0
   17980:	beq	179b8 <fputs@plt+0x6914>
   17984:	ldr	r3, [r0, #12]
   17988:	ldr	r2, [r0, #16]
   1798c:	cmp	r3, r2
   17990:	bge	179b8 <fputs@plt+0x6914>
   17994:	ldrd	r0, [r0, #24]
   17998:	sub	r2, r2, r3
   1799c:	adds	r6, r0, r3
   179a0:	ldr	r0, [r4, #32]
   179a4:	adc	r7, r1, r3, asr #31
   179a8:	add	r1, ip, r3
   179ac:	strd	r6, [sp]
   179b0:	bl	12014 <fputs@plt+0xf70>
   179b4:	str	r0, [r4]
   179b8:	ldr	r0, [r4, #4]
   179bc:	ldr	r1, [r4, #16]
   179c0:	ldrd	r2, [r4, #24]
   179c4:	adds	r6, r2, r1
   179c8:	adc	r7, r3, r1, asr #31
   179cc:	strd	r6, [r5]
   179d0:	bl	177ec <fputs@plt+0x6748>
   179d4:	ldr	r5, [r4]
   179d8:	mov	r2, #40	; 0x28
   179dc:	mov	r1, #0
   179e0:	mov	r0, r4
   179e4:	bl	10e88 <memset@plt>
   179e8:	mov	r0, r5
   179ec:	add	sp, sp, #12
   179f0:	pop	{r4, r5, r6, r7, pc}
   179f4:	ldr	r3, [r0, #68]	; 0x44
   179f8:	bic	r3, r3, #-16777216	; 0xff000000
   179fc:	bic	r3, r3, #255	; 0xff
   17a00:	cmp	r3, #0
   17a04:	bxne	lr
   17a08:	mov	r3, #1
   17a0c:	ldr	r2, [r0, #164]	; 0xa4
   17a10:	strb	r3, [r0, #69]	; 0x45
   17a14:	cmp	r2, #0
   17a18:	strgt	r3, [r0, #248]	; 0xf8
   17a1c:	ldr	r3, [r0, #256]	; 0x100
   17a20:	add	r3, r3, #1
   17a24:	str	r3, [r0, #256]	; 0x100
   17a28:	bx	lr
   17a2c:	ldrb	r3, [r0, #69]	; 0x45
   17a30:	cmp	r3, #0
   17a34:	bxeq	lr
   17a38:	ldr	r3, [r0, #164]	; 0xa4
   17a3c:	cmp	r3, #0
   17a40:	bxne	lr
   17a44:	strb	r3, [r0, #69]	; 0x45
   17a48:	str	r3, [r0, #248]	; 0xf8
   17a4c:	ldr	r3, [r0, #256]	; 0x100
   17a50:	sub	r3, r3, #1
   17a54:	str	r3, [r0, #256]	; 0x100
   17a58:	bx	lr
   17a5c:	ldrh	ip, [r0, #84]	; 0x54
   17a60:	cmp	r1, ip
   17a64:	bcs	17aa0 <fputs@plt+0x69fc>
   17a68:	mla	ip, r3, ip, r1
   17a6c:	ldr	r3, [r0, #16]
   17a70:	push	{r4, lr}
   17a74:	ldr	r4, [r0]
   17a78:	mov	r0, #40	; 0x28
   17a7c:	mla	r0, r0, ip, r3
   17a80:	blx	r2
   17a84:	ldrb	r3, [r4, #69]	; 0x45
   17a88:	cmp	r3, #0
   17a8c:	popeq	{r4, pc}
   17a90:	mov	r0, r4
   17a94:	bl	17a2c <fputs@plt+0x6988>
   17a98:	mov	r0, #0
   17a9c:	pop	{r4, pc}
   17aa0:	mov	r0, #0
   17aa4:	bx	lr
   17aa8:	movw	r3, #3082	; 0xc0a
   17aac:	cmp	r1, r3
   17ab0:	bxeq	lr
   17ab4:	and	r1, r1, #251	; 0xfb
   17ab8:	cmp	r1, #10
   17abc:	bxne	lr
   17ac0:	push	{r4, lr}
   17ac4:	mov	r4, r0
   17ac8:	ldr	r0, [r0]
   17acc:	ldr	r3, [r0, #68]	; 0x44
   17ad0:	cmp	r3, #0
   17ad4:	moveq	r0, r3
   17ad8:	beq	17ae8 <fputs@plt+0x6a44>
   17adc:	mov	r2, #0
   17ae0:	mov	r1, r2
   17ae4:	blx	r3
   17ae8:	str	r0, [r4, #60]	; 0x3c
   17aec:	pop	{r4, pc}
   17af0:	cmp	r3, #0
   17af4:	mov	r1, r0
   17af8:	push	{r4, r5, r6, r7}
   17afc:	cmpeq	r2, #127	; 0x7f
   17b00:	movls	r0, #1
   17b04:	strbls	r2, [r1]
   17b08:	bls	17b3c <fputs@plt+0x6a98>
   17b0c:	mov	r7, #0
   17b10:	movw	r6, #16383	; 0x3fff
   17b14:	cmp	r3, r7
   17b18:	cmpeq	r2, r6
   17b1c:	bhi	17b44 <fputs@plt+0x6aa0>
   17b20:	lsr	r3, r2, #7
   17b24:	and	r4, r2, #127	; 0x7f
   17b28:	mov	r0, #2
   17b2c:	mvn	r3, r3, lsl #25
   17b30:	strb	r4, [r1, #1]
   17b34:	mvn	r3, r3, lsr #25
   17b38:	strb	r3, [r1]
   17b3c:	pop	{r4, r5, r6, r7}
   17b40:	bx	lr
   17b44:	pop	{r4, r5, r6, r7}
   17b48:	b	12bd8 <fputs@plt+0x1b34>
   17b4c:	push	{r0, r1, r2, r3, r4, lr}
   17b50:	mov	r4, r0
   17b54:	add	r0, sp, #4
   17b58:	bl	17af0 <fputs@plt+0x6a4c>
   17b5c:	mov	r2, r0
   17b60:	add	r1, sp, #4
   17b64:	mov	r0, r4
   17b68:	bl	165f4 <fputs@plt+0x5550>
   17b6c:	add	sp, sp, #16
   17b70:	pop	{r4, pc}
   17b74:	push	{r0, r1, r4, r6, r7, lr}
   17b78:	ldrb	r3, [r0, #1]
   17b7c:	ldrb	r2, [r0]
   17b80:	tst	r3, #128	; 0x80
   17b84:	bne	17ba0 <fputs@plt+0x6afc>
   17b88:	and	ip, r2, #127	; 0x7f
   17b8c:	mov	r0, #2
   17b90:	orr	r3, r3, ip, lsl #7
   17b94:	str	r3, [r1]
   17b98:	add	sp, sp, #8
   17b9c:	pop	{r4, r6, r7, pc}
   17ba0:	ldrb	ip, [r0, #2]
   17ba4:	orr	ip, ip, r2, lsl #14
   17ba8:	tst	ip, #128	; 0x80
   17bac:	bne	17bcc <fputs@plt+0x6b28>
   17bb0:	ldr	r2, [pc, #64]	; 17bf8 <fputs@plt+0x6b54>
   17bb4:	and	r3, r3, #127	; 0x7f
   17bb8:	mov	r0, #3
   17bbc:	and	r2, r2, ip
   17bc0:	orr	r3, r2, r3, lsl #7
   17bc4:	str	r3, [r1]
   17bc8:	b	17b98 <fputs@plt+0x6af4>
   17bcc:	mov	r4, r1
   17bd0:	mov	r1, sp
   17bd4:	bl	12ca4 <fputs@plt+0x1c00>
   17bd8:	ldrd	r6, [sp]
   17bdc:	mov	r3, #0
   17be0:	cmp	r7, r3
   17be4:	mov	r2, r6
   17be8:	cmpeq	r6, r6
   17bec:	mvnne	r2, #0
   17bf0:	str	r2, [r4]
   17bf4:	b	17b98 <fputs@plt+0x6af4>
   17bf8:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   17bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17c00:	mov	r8, r3
   17c04:	sub	sp, sp, #20
   17c08:	mov	r9, r0
   17c0c:	mov	r7, r2
   17c10:	ldr	r6, [r3, #4]
   17c14:	mov	r3, #0
   17c18:	str	r1, [sp, #4]
   17c1c:	strb	r3, [r8, #10]
   17c20:	ldrb	r3, [r2]
   17c24:	tst	r3, #128	; 0x80
   17c28:	moveq	r5, #1
   17c2c:	streq	r3, [sp, #8]
   17c30:	beq	17c44 <fputs@plt+0x6ba0>
   17c34:	add	r1, sp, #8
   17c38:	mov	r0, r2
   17c3c:	bl	17b74 <fputs@plt+0x6ad0>
   17c40:	mov	r5, r0
   17c44:	ldr	sl, [sp, #8]
   17c48:	mov	r4, #0
   17c4c:	mov	fp, r4
   17c50:	ldr	r3, [sp, #4]
   17c54:	ldr	r1, [sp, #8]
   17c58:	cmp	r1, r5
   17c5c:	movls	r2, #0
   17c60:	movhi	r2, #1
   17c64:	cmp	sl, r3
   17c68:	movgt	r2, #0
   17c6c:	cmp	r2, #0
   17c70:	beq	17cd8 <fputs@plt+0x6c34>
   17c74:	ldrb	r2, [r7, r5]
   17c78:	add	r0, r7, r5
   17c7c:	tst	r2, #128	; 0x80
   17c80:	moveq	r0, #1
   17c84:	streq	r2, [sp, #12]
   17c88:	beq	17c94 <fputs@plt+0x6bf0>
   17c8c:	add	r1, sp, #12
   17c90:	bl	17b74 <fputs@plt+0x6ad0>
   17c94:	ldrb	r2, [r9, #4]
   17c98:	add	r5, r5, r0
   17c9c:	add	r0, r7, sl
   17ca0:	add	r4, r4, #1
   17ca4:	uxth	r4, r4
   17ca8:	strb	r2, [r6, #10]
   17cac:	ldr	r2, [r9, #12]
   17cb0:	str	fp, [r6, #24]
   17cb4:	ldr	r1, [sp, #12]
   17cb8:	str	r2, [r6, #32]
   17cbc:	mov	r2, r6
   17cc0:	add	r6, r6, #40	; 0x28
   17cc4:	bl	16420 <fputs@plt+0x537c>
   17cc8:	ldrh	r2, [r8, #8]
   17ccc:	add	sl, sl, r0
   17cd0:	cmp	r2, r4
   17cd4:	bhi	17c50 <fputs@plt+0x6bac>
   17cd8:	strh	r4, [r8, #8]
   17cdc:	add	sp, sp, #20
   17ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ce4:	cmp	r0, r1
   17ce8:	blt	17d2c <fputs@plt+0x6c88>
   17cec:	add	r3, r1, #49	; 0x31
   17cf0:	cmp	r3, r0
   17cf4:	bxlt	lr
   17cf8:	add	r2, r1, #31
   17cfc:	uxth	r3, r0
   17d00:	cmp	r2, r0
   17d04:	bge	17d10 <fputs@plt+0x6c6c>
   17d08:	add	r0, r3, #1
   17d0c:	b	17d24 <fputs@plt+0x6c80>
   17d10:	sub	r0, r0, r1
   17d14:	ldr	r1, [pc, #60]	; 17d58 <fputs@plt+0x6cb4>
   17d18:	add	r0, r1, r0
   17d1c:	ldrb	r0, [r0, #1060]	; 0x424
   17d20:	add	r0, r3, r0
   17d24:	sxth	r0, r0
   17d28:	bx	lr
   17d2c:	add	r3, r0, #49	; 0x31
   17d30:	cmp	r3, r1
   17d34:	blt	17d50 <fputs@plt+0x6cac>
   17d38:	add	r2, r0, #31
   17d3c:	uxth	r3, r1
   17d40:	cmp	r2, r1
   17d44:	blt	17d08 <fputs@plt+0x6c64>
   17d48:	sub	r0, r1, r0
   17d4c:	b	17d14 <fputs@plt+0x6c70>
   17d50:	mov	r0, r1
   17d54:	bx	lr
   17d58:	muleq	r7, r0, r4
   17d5c:	cmp	r1, #0
   17d60:	beq	17dac <fputs@plt+0x6d08>
   17d64:	ldr	ip, [r1]
   17d68:	cmp	ip, #0
   17d6c:	ldrne	r3, [r1, #4]
   17d70:	moveq	r3, ip
   17d74:	add	ip, ip, #1
   17d78:	str	ip, [r1]
   17d7c:	str	r2, [r1, #4]
   17d80:	cmp	r3, #0
   17d84:	beq	17dac <fputs@plt+0x6d08>
   17d88:	ldr	r1, [r3, #4]
   17d8c:	str	r3, [r2]
   17d90:	str	r1, [r2, #4]
   17d94:	ldr	r1, [r3, #4]
   17d98:	cmp	r1, #0
   17d9c:	strne	r2, [r1]
   17da0:	streq	r2, [r0]
   17da4:	str	r2, [r3, #4]
   17da8:	bx	lr
   17dac:	ldr	r3, [r0]
   17db0:	cmp	r3, #0
   17db4:	str	r3, [r2]
   17db8:	strne	r2, [r3, #4]
   17dbc:	mov	r3, #0
   17dc0:	str	r3, [r2, #4]
   17dc4:	str	r2, [r0]
   17dc8:	bx	lr
   17dcc:	push	{r4, r5, r6, r7, r8, lr}
   17dd0:	mov	r5, r0
   17dd4:	mov	r6, r1
   17dd8:	mov	r7, r2
   17ddc:	ldr	r4, [pc, #44]	; 17e10 <fputs@plt+0x6d6c>
   17de0:	ldr	r3, [r4, #528]	; 0x210
   17de4:	blx	r3
   17de8:	cmp	r0, #0
   17dec:	bne	17e08 <fputs@plt+0x6d64>
   17df0:	mov	r2, r7
   17df4:	mov	r1, r6
   17df8:	ldr	r3, [r4, #516]	; 0x204
   17dfc:	mov	r0, r5
   17e00:	pop	{r4, r5, r6, r7, r8, lr}
   17e04:	bx	r3
   17e08:	mov	r0, #0
   17e0c:	pop	{r4, r5, r6, r7, r8, pc}
   17e10:	andeq	sl, r8, r0, lsr #2
   17e14:	push	{r4, r5, lr}
   17e18:	sub	sp, sp, #36	; 0x24
   17e1c:	ldrh	r4, [r0, #18]
   17e20:	and	r4, r4, #3
   17e24:	cmp	r4, #1
   17e28:	bne	17e98 <fputs@plt+0x6df4>
   17e2c:	ldr	r5, [r0, #8]
   17e30:	ldrb	r3, [r5, #21]
   17e34:	cmp	r3, #0
   17e38:	movne	r0, #0
   17e3c:	bne	17e90 <fputs@plt+0x6dec>
   17e40:	ldr	r1, [pc, #108]	; 17eb4 <fputs@plt+0x6e10>
   17e44:	str	r4, [sp]
   17e48:	ldr	r0, [r0, #12]
   17e4c:	ldr	r2, [r1, #608]	; 0x260
   17e50:	add	r2, r2, #2
   17e54:	asr	r3, r2, #31
   17e58:	strd	r2, [sp, #8]
   17e5c:	movw	r2, #510	; 0x1fe
   17e60:	mov	r3, #0
   17e64:	strd	r2, [sp, #16]
   17e68:	mov	r2, sp
   17e6c:	ldr	r3, [r1, #360]	; 0x168
   17e70:	mov	r1, #13
   17e74:	blx	r3
   17e78:	cmp	r0, #0
   17e7c:	blt	17e90 <fputs@plt+0x6dec>
   17e80:	ldr	r3, [r5, #32]
   17e84:	strb	r4, [r5, #21]
   17e88:	add	r3, r3, #1
   17e8c:	str	r3, [r5, #32]
   17e90:	add	sp, sp, #36	; 0x24
   17e94:	pop	{r4, r5, pc}
   17e98:	ldr	r3, [pc, #20]	; 17eb4 <fputs@plt+0x6e10>
   17e9c:	mov	r2, r1
   17ea0:	mov	r1, #13
   17ea4:	ldr	r0, [r0, #12]
   17ea8:	ldr	r3, [r3, #360]	; 0x168
   17eac:	blx	r3
   17eb0:	b	17e90 <fputs@plt+0x6dec>
   17eb4:	andeq	sl, r8, r0, lsr #2
   17eb8:	push	{r4, r5, lr}
   17ebc:	subs	r5, r2, #0
   17ec0:	mov	r4, r3
   17ec4:	sub	sp, sp, #108	; 0x6c
   17ec8:	mov	r0, r1
   17ecc:	ldr	r3, [pc, #84]	; 17f28 <fputs@plt+0x6e84>
   17ed0:	bne	17f0c <fputs@plt+0x6e68>
   17ed4:	mov	r1, sp
   17ed8:	ldr	r3, [r3, #324]	; 0x144
   17edc:	blx	r3
   17ee0:	cmp	r0, #0
   17ee4:	bne	17efc <fputs@plt+0x6e58>
   17ee8:	ldrd	r2, [sp, #48]	; 0x30
   17eec:	cmp	r2, #1
   17ef0:	sbcs	r3, r3, #0
   17ef4:	movge	r5, #1
   17ef8:	movlt	r5, #0
   17efc:	str	r5, [r4]
   17f00:	mov	r0, #0
   17f04:	add	sp, sp, #108	; 0x6c
   17f08:	pop	{r4, r5, pc}
   17f0c:	mov	r1, #6
   17f10:	ldr	r3, [r3, #300]	; 0x12c
   17f14:	blx	r3
   17f18:	clz	r0, r0
   17f1c:	lsr	r0, r0, #5
   17f20:	str	r0, [r4]
   17f24:	b	17f00 <fputs@plt+0x6e5c>
   17f28:	andeq	sl, r8, r0, lsr #2
   17f2c:	subs	r3, r0, #0
   17f30:	beq	17f48 <fputs@plt+0x6ea4>
   17f34:	push	{r4, lr}
   17f38:	bl	13378 <fputs@plt+0x22d4>
   17f3c:	adds	r0, r0, #0
   17f40:	movne	r0, #1
   17f44:	pop	{r4, pc}
   17f48:	mov	r0, r3
   17f4c:	bx	lr
   17f50:	push	{r4, r5, r6, r7, r8, lr}
   17f54:	mov	r6, r1
   17f58:	mov	r4, r0
   17f5c:	ldr	r5, [pc, #96]	; 17fc4 <fputs@plt+0x6f20>
   17f60:	ldr	r1, [r0, #28]
   17f64:	ldrb	r2, [r0, #32]
   17f68:	mov	r0, r6
   17f6c:	ldr	r3, [r5, #124]	; 0x7c
   17f70:	add	r1, r1, #40	; 0x28
   17f74:	blx	r3
   17f78:	subs	r7, r0, #0
   17f7c:	beq	17fbc <fputs@plt+0x6f18>
   17f80:	mov	r0, r4
   17f84:	bl	135c8 <fputs@plt+0x2524>
   17f88:	mov	r1, r0
   17f8c:	mov	r0, r7
   17f90:	ldr	r8, [r5, #128]	; 0x80
   17f94:	blx	r8
   17f98:	ldr	r0, [r4, #44]	; 0x2c
   17f9c:	cmp	r0, #0
   17fa0:	beq	17fac <fputs@plt+0x6f08>
   17fa4:	ldr	r3, [r5, #152]	; 0x98
   17fa8:	blx	r3
   17fac:	mov	r0, #0
   17fb0:	str	r6, [r4, #24]
   17fb4:	str	r7, [r4, #44]	; 0x2c
   17fb8:	pop	{r4, r5, r6, r7, r8, pc}
   17fbc:	mov	r0, #7
   17fc0:	pop	{r4, r5, r6, r7, r8, pc}
   17fc4:	andeq	sl, r8, r0, lsr #2
   17fc8:	ldrh	r3, [r0, #24]
   17fcc:	tst	r3, #2
   17fd0:	bxeq	lr
   17fd4:	push	{r4, lr}
   17fd8:	mov	r1, #1
   17fdc:	mov	r4, r0
   17fe0:	bl	13410 <fputs@plt+0x236c>
   17fe4:	ldrh	r3, [r0, #24]
   17fe8:	bic	r3, r3, #14
   17fec:	orr	r3, r3, #1
   17ff0:	strh	r3, [r0, #24]
   17ff4:	ldrsh	r3, [r0, #26]
   17ff8:	cmp	r3, #0
   17ffc:	popne	{r4, pc}
   18000:	pop	{r4, lr}
   18004:	b	13590 <fputs@plt+0x24ec>
   18008:	push	{r4, lr}
   1800c:	mov	r4, r0
   18010:	ldr	r0, [r4]
   18014:	cmp	r0, #0
   18018:	popeq	{r4, pc}
   1801c:	bl	17fc8 <fputs@plt+0x6f24>
   18020:	b	18010 <fputs@plt+0x6f6c>
   18024:	push	{r4, r5, r6, lr}
   18028:	subs	r4, r0, #0
   1802c:	popeq	{r4, r5, r6, pc}
   18030:	ldr	r3, [pc, #116]	; 180ac <fputs@plt+0x7008>
   18034:	ldr	r2, [r3, #188]	; 0xbc
   18038:	mov	r5, r3
   1803c:	cmp	r2, r4
   18040:	bhi	1808c <fputs@plt+0x6fe8>
   18044:	ldr	r2, [r3, #192]	; 0xc0
   18048:	cmp	r2, r4
   1804c:	bls	1808c <fputs@plt+0x6fe8>
   18050:	ldr	r2, [r3, #4]
   18054:	ldr	r1, [r3, #184]	; 0xb8
   18058:	sub	r2, r2, #1
   1805c:	str	r2, [r3, #4]
   18060:	ldr	r2, [r3, #200]	; 0xc8
   18064:	str	r2, [r4]
   18068:	ldr	r2, [r3, #204]	; 0xcc
   1806c:	str	r4, [r3, #200]	; 0xc8
   18070:	add	r2, r2, #1
   18074:	cmp	r2, r1
   18078:	str	r2, [r3, #204]	; 0xcc
   1807c:	movge	r2, #0
   18080:	movlt	r2, #1
   18084:	str	r2, [r3, #208]	; 0xd0
   18088:	pop	{r4, r5, r6, pc}
   1808c:	mov	r0, r4
   18090:	bl	12164 <fputs@plt+0x10c0>
   18094:	ldr	r3, [r5, #8]
   18098:	sub	r0, r3, r0
   1809c:	str	r0, [r5, #8]
   180a0:	mov	r0, r4
   180a4:	pop	{r4, r5, r6, lr}
   180a8:	b	177ec <fputs@plt+0x6748>
   180ac:	andeq	r0, r9, r0, lsr #15
   180b0:	push	{r4, lr}
   180b4:	ldrb	r3, [r0, #13]
   180b8:	ldr	r4, [r0, #20]
   180bc:	cmp	r3, #0
   180c0:	ldrne	r3, [r4, #52]	; 0x34
   180c4:	strne	r3, [r0, #16]
   180c8:	strne	r0, [r4, #52]	; 0x34
   180cc:	bne	180d8 <fputs@plt+0x7034>
   180d0:	ldr	r0, [r0]
   180d4:	bl	18024 <fputs@plt+0x6f80>
   180d8:	ldr	r3, [r4, #16]
   180dc:	cmp	r3, #0
   180e0:	ldrne	r2, [r4]
   180e4:	ldrne	r3, [r2, #16]
   180e8:	subne	r3, r3, #1
   180ec:	strne	r3, [r2, #16]
   180f0:	pop	{r4, pc}
   180f4:	ldr	r2, [r0, #20]
   180f8:	push	{lr}		; (str lr, [sp, #-4]!)
   180fc:	ldr	lr, [r0, #8]
   18100:	ldr	ip, [r2, #44]	; 0x2c
   18104:	udiv	r3, lr, ip
   18108:	mls	ip, ip, r3, lr
   1810c:	ldr	r3, [r2, #48]	; 0x30
   18110:	add	r3, r3, ip, lsl #2
   18114:	ldr	ip, [r3]
   18118:	cmp	ip, r0
   1811c:	bne	18144 <fputs@plt+0x70a0>
   18120:	ldr	ip, [r0, #16]
   18124:	cmp	r1, #0
   18128:	str	ip, [r3]
   1812c:	ldr	r3, [r2, #40]	; 0x28
   18130:	sub	r3, r3, #1
   18134:	str	r3, [r2, #40]	; 0x28
   18138:	popeq	{pc}		; (ldreq pc, [sp], #4)
   1813c:	pop	{lr}		; (ldr lr, [sp], #4)
   18140:	b	180b0 <fputs@plt+0x700c>
   18144:	add	r3, ip, #16
   18148:	b	18114 <fputs@plt+0x7070>
   1814c:	cmp	r2, #0
   18150:	mov	r3, r1
   18154:	bne	181ac <fputs@plt+0x7108>
   18158:	ldr	r1, [r0]
   1815c:	push	{lr}		; (str lr, [sp, #-4]!)
   18160:	ldr	ip, [r1, #4]
   18164:	ldr	lr, [r1, #16]
   18168:	cmp	lr, ip
   1816c:	bls	18180 <fputs@plt+0x70dc>
   18170:	pop	{lr}		; (ldr lr, [sp], #4)
   18174:	mov	r1, #1
   18178:	mov	r0, r3
   1817c:	b	180f4 <fputs@plt+0x7050>
   18180:	add	ip, r1, #20
   18184:	str	ip, [r3, #28]
   18188:	ldr	ip, [r1, #44]	; 0x2c
   1818c:	str	ip, [r3, #24]
   18190:	str	r3, [ip, #28]
   18194:	str	r3, [r1, #44]	; 0x2c
   18198:	ldr	r1, [r0, #36]	; 0x24
   1819c:	add	r1, r1, #1
   181a0:	str	r1, [r0, #36]	; 0x24
   181a4:	strb	r2, [r3, #12]
   181a8:	pop	{pc}		; (ldr pc, [sp], #4)
   181ac:	mov	r1, #1
   181b0:	mov	r0, r3
   181b4:	b	1817c <fputs@plt+0x70d8>
   181b8:	push	{r4, r5, r6, r7, r8, lr}
   181bc:	mov	r7, r0
   181c0:	mov	r8, r1
   181c4:	mov	r6, #0
   181c8:	ldr	r3, [r7, #44]	; 0x2c
   181cc:	cmp	r3, r6
   181d0:	popls	{r4, r5, r6, r7, r8, pc}
   181d4:	ldr	r5, [r7, #48]	; 0x30
   181d8:	add	r5, r5, r6, lsl #2
   181dc:	ldr	r4, [r5]
   181e0:	cmp	r4, #0
   181e4:	addeq	r6, r6, #1
   181e8:	beq	181c8 <fputs@plt+0x7124>
   181ec:	ldr	r3, [r4, #8]
   181f0:	cmp	r3, r8
   181f4:	addcc	r5, r4, #16
   181f8:	bcc	181dc <fputs@plt+0x7138>
   181fc:	ldr	r3, [r7, #40]	; 0x28
   18200:	ldr	r2, [r4, #16]
   18204:	sub	r3, r3, #1
   18208:	str	r3, [r7, #40]	; 0x28
   1820c:	str	r2, [r5]
   18210:	ldrb	r3, [r4, #12]
   18214:	cmp	r3, #0
   18218:	bne	18224 <fputs@plt+0x7180>
   1821c:	mov	r0, r4
   18220:	bl	13774 <fputs@plt+0x26d0>
   18224:	mov	r0, r4
   18228:	bl	180b0 <fputs@plt+0x700c>
   1822c:	b	181dc <fputs@plt+0x7138>
   18230:	push	{r4, r5, r6, lr}
   18234:	mov	r4, r0
   18238:	ldr	r6, [r0]
   1823c:	ldr	r3, [r6, #4]
   18240:	ldr	r2, [r6, #16]
   18244:	cmp	r2, r3
   18248:	bls	1825c <fputs@plt+0x71b8>
   1824c:	ldr	r5, [r6, #48]	; 0x30
   18250:	ldrb	r3, [r5, #14]
   18254:	cmp	r3, #0
   18258:	beq	18284 <fputs@plt+0x71e0>
   1825c:	ldr	r5, [r4, #40]	; 0x28
   18260:	cmp	r5, #0
   18264:	popne	{r4, r5, r6, pc}
   18268:	ldr	r0, [r4, #56]	; 0x38
   1826c:	cmp	r0, #0
   18270:	popeq	{r4, r5, r6, pc}
   18274:	bl	177ec <fputs@plt+0x6748>
   18278:	str	r5, [r4, #52]	; 0x34
   1827c:	str	r5, [r4, #56]	; 0x38
   18280:	pop	{r4, r5, r6, pc}
   18284:	mov	r0, r5
   18288:	bl	13774 <fputs@plt+0x26d0>
   1828c:	mov	r1, #1
   18290:	mov	r0, r5
   18294:	bl	180f4 <fputs@plt+0x7050>
   18298:	b	1823c <fputs@plt+0x7198>
   1829c:	push	{r4, r5, r6, lr}
   182a0:	mov	r1, #0
   182a4:	mov	r4, r0
   182a8:	ldr	r5, [r0]
   182ac:	bl	181b8 <fputs@plt+0x7114>
   182b0:	ldr	r2, [r4, #24]
   182b4:	ldr	r3, [r5, #4]
   182b8:	ldr	r1, [r5, #8]
   182bc:	sub	r2, r3, r2
   182c0:	ldr	r3, [r4, #20]
   182c4:	str	r2, [r5, #4]
   182c8:	sub	r0, r1, r3
   182cc:	add	r3, r3, #10
   182d0:	add	r3, r3, r2
   182d4:	sub	r3, r3, r1
   182d8:	str	r0, [r5, #8]
   182dc:	mov	r0, r4
   182e0:	str	r3, [r5, #12]
   182e4:	bl	18230 <fputs@plt+0x718c>
   182e8:	ldr	r0, [r4, #56]	; 0x38
   182ec:	bl	177ec <fputs@plt+0x6748>
   182f0:	ldr	r0, [r4, #48]	; 0x30
   182f4:	bl	177ec <fputs@plt+0x6748>
   182f8:	mov	r0, r4
   182fc:	pop	{r4, r5, r6, lr}
   18300:	b	177ec <fputs@plt+0x6748>
   18304:	ldr	r3, [r0, #16]
   18308:	cmp	r3, #0
   1830c:	bxeq	lr
   18310:	push	{lr}		; (str lr, [sp, #-4]!)
   18314:	ldr	lr, [r0]
   18318:	ldr	ip, [r0, #24]
   1831c:	ldr	r3, [lr, #4]
   18320:	sub	r3, r3, ip
   18324:	ldr	ip, [lr, #8]
   18328:	add	r3, r3, r1
   1832c:	str	r3, [lr, #4]
   18330:	rsb	ip, ip, #10
   18334:	add	r3, ip, r3
   18338:	str	r3, [lr, #12]
   1833c:	mov	r3, #10
   18340:	str	r1, [r0, #24]
   18344:	add	r1, r1, r1, lsl #3
   18348:	pop	{lr}		; (ldr lr, [sp], #4)
   1834c:	udiv	r1, r1, r3
   18350:	str	r1, [r0, #28]
   18354:	b	18230 <fputs@plt+0x718c>
   18358:	ldr	r2, [r0, #16]
   1835c:	cmp	r2, #0
   18360:	bxeq	lr
   18364:	push	{r4, r5, r6, lr}
   18368:	mov	r3, #0
   1836c:	ldr	r4, [r0]
   18370:	ldr	r5, [r4, #4]
   18374:	str	r3, [r4, #4]
   18378:	bl	18230 <fputs@plt+0x718c>
   1837c:	str	r5, [r4, #4]
   18380:	pop	{r4, r5, r6, pc}
   18384:	ldr	ip, [r0, #32]
   18388:	cmp	ip, r1
   1838c:	bxcc	lr
   18390:	push	{r4, r5, r6, lr}
   18394:	mov	r4, r1
   18398:	mov	r5, r0
   1839c:	bl	181b8 <fputs@plt+0x7114>
   183a0:	sub	r3, r4, #1
   183a4:	str	r3, [r5, #32]
   183a8:	pop	{r4, r5, r6, pc}
   183ac:	ldrb	r2, [r0, #18]
   183b0:	sub	r3, r2, #5
   183b4:	clz	r3, r3
   183b8:	lsr	r3, r3, #5
   183bc:	cmp	r2, r1
   183c0:	orrlt	r3, r3, #1
   183c4:	cmp	r3, #0
   183c8:	bne	183d4 <fputs@plt+0x7330>
   183cc:	mov	r0, #0
   183d0:	bx	lr
   183d4:	push	{r4, r5, r6, lr}
   183d8:	mov	r5, r1
   183dc:	mov	r4, r0
   183e0:	ldrb	r3, [r0, #14]
   183e4:	cmp	r3, #0
   183e8:	beq	18414 <fputs@plt+0x7370>
   183ec:	ldrb	r2, [r4, #18]
   183f0:	sub	r3, r5, #4
   183f4:	mov	r0, #0
   183f8:	clz	r3, r3
   183fc:	lsr	r3, r3, #5
   18400:	cmp	r2, #5
   18404:	orrne	r3, r3, #1
   18408:	cmp	r3, #0
   1840c:	strbne	r5, [r4, #18]
   18410:	pop	{r4, r5, r6, pc}
   18414:	ldr	r0, [r0, #64]	; 0x40
   18418:	ldr	r3, [r0]
   1841c:	ldr	r3, [r3, #28]
   18420:	blx	r3
   18424:	cmp	r0, #0
   18428:	popne	{r4, r5, r6, pc}
   1842c:	b	183ec <fputs@plt+0x7348>
   18430:	push	{r4, r5, r6, lr}
   18434:	mov	r4, r0
   18438:	mov	r6, r1
   1843c:	mov	r1, r6
   18440:	mov	r0, r4
   18444:	bl	183ac <fputs@plt+0x7308>
   18448:	cmp	r0, #5
   1844c:	mov	r5, r0
   18450:	bne	18468 <fputs@plt+0x73c4>
   18454:	ldr	r3, [r4, #184]	; 0xb8
   18458:	ldr	r0, [r4, #188]	; 0xbc
   1845c:	blx	r3
   18460:	cmp	r0, #0
   18464:	bne	1843c <fputs@plt+0x7398>
   18468:	mov	r0, r5
   1846c:	pop	{r4, r5, r6, pc}
   18470:	push	{r4, lr}
   18474:	mov	r4, r0
   18478:	ldr	r0, [r0, #64]	; 0x40
   1847c:	ldr	r3, [r0]
   18480:	cmp	r3, #0
   18484:	bne	184a8 <fputs@plt+0x7404>
   18488:	ldrb	r3, [r4, #7]
   1848c:	cmp	r3, #0
   18490:	movne	r3, #0
   18494:	bne	184c4 <fputs@plt+0x7420>
   18498:	ldrb	r1, [r4, #12]
   1849c:	ldr	r0, [r4, #64]	; 0x40
   184a0:	pop	{r4, lr}
   184a4:	b	1202c <fputs@plt+0xf88>
   184a8:	mov	r2, r1
   184ac:	mov	r1, #21
   184b0:	bl	12044 <fputs@plt+0xfa0>
   184b4:	cmp	r0, #12
   184b8:	cmpne	r0, #0
   184bc:	mov	r3, r0
   184c0:	beq	18488 <fputs@plt+0x73e4>
   184c4:	mov	r0, r3
   184c8:	pop	{r4, pc}
   184cc:	ldrb	r3, [r0, #43]	; 0x2b
   184d0:	cmp	r3, #0
   184d4:	bne	184e8 <fputs@plt+0x7444>
   184d8:	mov	r3, #6
   184dc:	mov	r2, #1
   184e0:	ldr	r0, [r0, #4]
   184e4:	b	12068 <fputs@plt+0xfc4>
   184e8:	mov	r0, #0
   184ec:	bx	lr
   184f0:	ldrb	r3, [r0, #43]	; 0x2b
   184f4:	cmp	r3, #0
   184f8:	bxne	lr
   184fc:	mov	r3, #5
   18500:	mov	r2, #1
   18504:	ldr	r0, [r0, #4]
   18508:	b	12068 <fputs@plt+0xfc4>
   1850c:	ldrb	r3, [r0, #43]	; 0x2b
   18510:	cmp	r3, #0
   18514:	bne	18524 <fputs@plt+0x7480>
   18518:	mov	r3, #10
   1851c:	ldr	r0, [r0, #4]
   18520:	b	12068 <fputs@plt+0xfc4>
   18524:	mov	r0, #0
   18528:	bx	lr
   1852c:	push	{r4, r5, r6, r7, r8, lr}
   18530:	mov	r6, r0
   18534:	mov	r4, r1
   18538:	mov	r5, r2
   1853c:	mov	r7, r3
   18540:	mov	r1, r7
   18544:	mov	r0, r6
   18548:	ldr	r2, [sp, #24]
   1854c:	bl	1850c <fputs@plt+0x7468>
   18550:	sub	r3, r0, #5
   18554:	cmp	r4, #0
   18558:	clz	r3, r3
   1855c:	lsr	r3, r3, #5
   18560:	moveq	r3, #0
   18564:	cmp	r3, #0
   18568:	popeq	{r4, r5, r6, r7, r8, pc}
   1856c:	mov	r0, r5
   18570:	blx	r4
   18574:	cmp	r0, #0
   18578:	bne	18540 <fputs@plt+0x749c>
   1857c:	mov	r0, #5
   18580:	pop	{r4, r5, r6, r7, r8, pc}
   18584:	ldrb	r3, [r0, #43]	; 0x2b
   18588:	cmp	r3, #0
   1858c:	bxne	lr
   18590:	mov	r3, #9
   18594:	ldr	r0, [r0, #4]
   18598:	b	12068 <fputs@plt+0xfc4>
   1859c:	ldrb	r3, [r0, #43]	; 0x2b
   185a0:	cmp	r3, #2
   185a4:	beq	185e0 <fputs@plt+0x753c>
   185a8:	ldr	r0, [r0, #4]
   185ac:	ldr	r3, [r0]
   185b0:	ldr	r3, [r3, #64]	; 0x40
   185b4:	bx	r3
   185b8:	ldr	r3, [r4, #32]
   185bc:	ldr	r0, [r3, r5, lsl #2]
   185c0:	bl	177ec <fputs@plt+0x6748>
   185c4:	ldr	r3, [r4, #32]
   185c8:	str	r6, [r3, r5, lsl #2]
   185cc:	add	r5, r5, #1
   185d0:	ldr	r3, [r4, #24]
   185d4:	cmp	r5, r3
   185d8:	blt	185b8 <fputs@plt+0x7514>
   185dc:	pop	{r4, r5, r6, pc}
   185e0:	push	{r4, r5, r6, lr}
   185e4:	mov	r5, #0
   185e8:	mov	r4, r0
   185ec:	mov	r6, r5
   185f0:	b	185d0 <fputs@plt+0x752c>
   185f4:	cmp	r0, #0
   185f8:	bxeq	lr
   185fc:	ldrb	r3, [r0, #64]	; 0x40
   18600:	bic	r3, r3, #4
   18604:	strb	r3, [r0, #64]	; 0x40
   18608:	ldr	r0, [r0, #8]
   1860c:	b	185f4 <fputs@plt+0x7550>
   18610:	ldr	r3, [r0]
   18614:	cmp	r3, #0
   18618:	bxeq	lr
   1861c:	push	{r4, lr}
   18620:	mov	r4, r0
   18624:	sub	r0, r3, #4
   18628:	str	r0, [r4]
   1862c:	bl	18024 <fputs@plt+0x6f80>
   18630:	mov	r3, #0
   18634:	str	r3, [r4]
   18638:	pop	{r4, pc}
   1863c:	ldrh	r3, [r0, #8]
   18640:	mov	ip, r0
   18644:	push	{r0, r1, r2, lr}
   18648:	tst	r3, #4
   1864c:	ldrdne	r0, [r0]
   18650:	bne	18698 <fputs@plt+0x75f4>
   18654:	tst	r3, #8
   18658:	beq	186a0 <fputs@plt+0x75fc>
   1865c:	vldr	d6, [pc, #108]	; 186d0 <fputs@plt+0x762c>
   18660:	vldr	d7, [ip]
   18664:	vcmpe.f64	d7, d6
   18668:	vmrs	APSR_nzcv, fpscr
   1866c:	movls	r0, #0
   18670:	movls	r1, #-2147483648	; 0x80000000
   18674:	bls	18698 <fputs@plt+0x75f4>
   18678:	vldr	d6, [pc, #88]	; 186d8 <fputs@plt+0x7634>
   1867c:	vcmpe.f64	d7, d6
   18680:	vmrs	APSR_nzcv, fpscr
   18684:	mvnge	r0, #0
   18688:	mvnge	r1, #-2147483648	; 0x80000000
   1868c:	bge	18698 <fputs@plt+0x75f4>
   18690:	vmov	r0, r1, d7
   18694:	bl	6eff8 <fputs@plt+0x5df54>
   18698:	add	sp, sp, #12
   1869c:	pop	{pc}		; (ldr pc, [sp], #4)
   186a0:	mov	r0, #0
   186a4:	tst	r3, #18
   186a8:	mov	r1, r0
   186ac:	beq	18698 <fputs@plt+0x75f4>
   186b0:	ldrb	r3, [ip, #10]
   186b4:	strd	r0, [sp]
   186b8:	mov	r1, sp
   186bc:	ldr	r2, [ip, #12]
   186c0:	ldr	r0, [ip, #16]
   186c4:	bl	129a8 <fputs@plt+0x1904>
   186c8:	ldrd	r0, [sp]
   186cc:	b	18698 <fputs@plt+0x75f4>
   186d0:	andeq	r0, r0, r0
   186d4:	mvngt	r0, #0
   186d8:	andeq	r0, r0, r0
   186dc:	mvnmi	r0, #0
   186e0:	push	{r4, lr}
   186e4:	mov	r4, r0
   186e8:	bl	1863c <fputs@plt+0x7598>
   186ec:	ldrh	r3, [r4, #8]
   186f0:	strd	r0, [r4]
   186f4:	mov	r0, #0
   186f8:	and	r3, r3, #15872	; 0x3e00
   186fc:	orr	r3, r3, #4
   18700:	strh	r3, [r4, #8]
   18704:	pop	{r4, pc}
   18708:	ldrd	r2, [r0]
   1870c:	cmp	r2, r3
   18710:	ble	18728 <fputs@plt+0x7684>
   18714:	ldr	r2, [r0, #8]
   18718:	add	r1, r3, #1
   1871c:	str	r1, [r0, #4]
   18720:	ldr	r0, [r2, r3, lsl #2]
   18724:	b	1863c <fputs@plt+0x7598>
   18728:	mov	r0, #0
   1872c:	mov	r1, #0
   18730:	bx	lr
   18734:	ldrh	r3, [r0, #8]
   18738:	push	{r0, r1, r2, lr}
   1873c:	tst	r3, #8
   18740:	ldrdne	r0, [r0]
   18744:	bne	1875c <fputs@plt+0x76b8>
   18748:	tst	r3, #4
   1874c:	mov	ip, r0
   18750:	beq	18768 <fputs@plt+0x76c4>
   18754:	ldrd	r0, [r0]
   18758:	bl	6ee78 <fputs@plt+0x5ddd4>
   1875c:	vmov	d0, r0, r1
   18760:	add	sp, sp, #12
   18764:	pop	{pc}		; (ldr pc, [sp], #4)
   18768:	tst	r3, #18
   1876c:	mov	r0, #0
   18770:	mov	r1, #0
   18774:	beq	1875c <fputs@plt+0x76b8>
   18778:	ldrb	r3, [ip, #10]
   1877c:	strd	r0, [sp]
   18780:	mov	r1, sp
   18784:	ldr	r2, [ip, #12]
   18788:	ldr	r0, [ip, #16]
   1878c:	bl	1237c <fputs@plt+0x12d8>
   18790:	ldrd	r0, [sp]
   18794:	b	1875c <fputs@plt+0x76b8>
   18798:	ldrh	r3, [r0, #8]
   1879c:	push	{r4, lr}
   187a0:	mov	r4, r0
   187a4:	tst	r3, #13
   187a8:	bne	187d8 <fputs@plt+0x7734>
   187ac:	ldrb	r3, [r0, #10]
   187b0:	mov	r1, r0
   187b4:	ldr	r2, [r0, #12]
   187b8:	ldr	r0, [r0, #16]
   187bc:	bl	129a8 <fputs@plt+0x1904>
   187c0:	cmp	r0, #0
   187c4:	bne	187ec <fputs@plt+0x7748>
   187c8:	ldrh	r3, [r4, #8]
   187cc:	and	r3, r3, #15872	; 0x3e00
   187d0:	orr	r3, r3, #4
   187d4:	strh	r3, [r4, #8]
   187d8:	ldrh	r3, [r4, #8]
   187dc:	mov	r0, #0
   187e0:	bic	r3, r3, #18
   187e4:	strh	r3, [r4, #8]
   187e8:	pop	{r4, pc}
   187ec:	mov	r0, r4
   187f0:	bl	18734 <fputs@plt+0x7690>
   187f4:	ldrh	r3, [r4, #8]
   187f8:	mov	r0, r4
   187fc:	vstr	d0, [r4]
   18800:	and	r3, r3, #15872	; 0x3e00
   18804:	orr	r3, r3, #8
   18808:	strh	r3, [r4, #8]
   1880c:	bl	14464 <fputs@plt+0x33c0>
   18810:	b	187d8 <fputs@plt+0x7734>
   18814:	ldr	r3, [r0]
   18818:	ldrb	r3, [r3, #69]	; 0x45
   1881c:	cmp	r3, #0
   18820:	bxne	lr
   18824:	ldr	r2, [r0, #4]
   18828:	ldr	r3, [r0, #32]
   1882c:	mov	r0, #20
   18830:	mla	r3, r0, r3, r2
   18834:	strb	r1, [r3, #-17]	; 0xffffffef
   18838:	bx	lr
   1883c:	ldr	r3, [r0, #4]
   18840:	add	r1, r1, #7
   18844:	bic	r1, r1, #7
   18848:	cmp	r1, r3
   1884c:	ldrgt	r3, [r0, #8]
   18850:	suble	r1, r3, r1
   18854:	strle	r1, [r0, #4]
   18858:	ldrle	r0, [r0]
   1885c:	addgt	r1, r3, r1
   18860:	strgt	r1, [r0, #8]
   18864:	addle	r0, r0, r1
   18868:	movgt	r0, #0
   1886c:	bx	lr
   18870:	vldr	d7, [pc, #184]	; 18930 <fputs@plt+0x788c>
   18874:	vcmpe.f64	d0, d7
   18878:	vmrs	APSR_nzcv, fpscr
   1887c:	bmi	18914 <fputs@plt+0x7870>
   18880:	vldr	d7, [pc, #176]	; 18938 <fputs@plt+0x7894>
   18884:	vcmpe.f64	d0, d7
   18888:	vmrs	APSR_nzcv, fpscr
   1888c:	bgt	1891c <fputs@plt+0x7878>
   18890:	push	{r4, r5, r6, lr}
   18894:	mov	r4, r0
   18898:	mov	r5, r1
   1889c:	vmov	r0, r1, d0
   188a0:	vpush	{d8}
   188a4:	vmov.f64	d8, d0
   188a8:	bl	6eff8 <fputs@plt+0x5df54>
   188ac:	cmp	r4, r0
   188b0:	sbcs	r3, r5, r1
   188b4:	blt	18924 <fputs@plt+0x7880>
   188b8:	cmp	r0, r4
   188bc:	sbcs	r3, r1, r5
   188c0:	bge	188ec <fputs@plt+0x7848>
   188c4:	cmp	r1, #-2147483648	; 0x80000000
   188c8:	cmpeq	r0, #0
   188cc:	movne	r0, #1
   188d0:	bne	188e4 <fputs@plt+0x7840>
   188d4:	vcmpe.f64	d8, #0.0
   188d8:	vmrs	APSR_nzcv, fpscr
   188dc:	mvngt	r0, #0
   188e0:	movle	r0, #1
   188e4:	vpop	{d8}
   188e8:	pop	{r4, r5, r6, pc}
   188ec:	mov	r0, r4
   188f0:	mov	r1, r5
   188f4:	bl	6ee78 <fputs@plt+0x5ddd4>
   188f8:	vmov	d7, r0, r1
   188fc:	vcmpe.f64	d8, d7
   18900:	vmrs	APSR_nzcv, fpscr
   18904:	bgt	18924 <fputs@plt+0x7880>
   18908:	movmi	r0, #1
   1890c:	movpl	r0, #0
   18910:	b	188e4 <fputs@plt+0x7840>
   18914:	mov	r0, #1
   18918:	bx	lr
   1891c:	mvn	r0, #0
   18920:	bx	lr
   18924:	mvn	r0, #0
   18928:	b	188e4 <fputs@plt+0x7840>
   1892c:	nop	{0}
   18930:	andeq	r0, r0, r0
   18934:	mvngt	r0, #0
   18938:	andeq	r0, r0, r0
   1893c:	mvnmi	r0, #0
   18940:	ldrb	r3, [r0, #56]	; 0x38
   18944:	cmp	r3, #0
   18948:	beq	18974 <fputs@plt+0x78d0>
   1894c:	ldr	r2, [r0, #20]
   18950:	mov	r0, #56	; 0x38
   18954:	ldr	r3, [r2, #8]
   18958:	ldr	r2, [r2, #12]
   1895c:	ldr	r3, [r3, #4]
   18960:	mla	r3, r0, r3, r2
   18964:	ldr	r2, [r3, #20]
   18968:	ldr	r0, [r3, #32]
   1896c:	str	r2, [r1]
   18970:	bx	lr
   18974:	ldr	r0, [r0, #36]	; 0x24
   18978:	ldr	r3, [r0], #8
   1897c:	str	r3, [r1]
   18980:	bx	lr
   18984:	push	{r4, r5, r6, lr}
   18988:	mov	r4, r0
   1898c:	ldr	r0, [r0]
   18990:	cmp	r0, #0
   18994:	bne	189a0 <fputs@plt+0x78fc>
   18998:	str	r0, [r4]
   1899c:	pop	{r4, r5, r6, pc}
   189a0:	ldr	r5, [r0]
   189a4:	bl	177ec <fputs@plt+0x6748>
   189a8:	mov	r0, r5
   189ac:	b	18990 <fputs@plt+0x78ec>
   189b0:	push	{r4, lr}
   189b4:	add	r0, r0, #16
   189b8:	bl	18984 <fputs@plt+0x78e0>
   189bc:	mov	r0, #0
   189c0:	pop	{r4, pc}
   189c4:	orrs	r1, r2, r3
   189c8:	bne	18a04 <fputs@plt+0x7960>
   189cc:	push	{r4, r6, r7, lr}
   189d0:	mov	r4, r0
   189d4:	add	r0, r0, #16
   189d8:	mov	r7, r3
   189dc:	mov	r6, r2
   189e0:	bl	18984 <fputs@plt+0x78e0>
   189e4:	mov	r3, #0
   189e8:	mov	r0, #0
   189ec:	str	r3, [r4, #12]
   189f0:	strd	r6, [r4, #24]
   189f4:	str	r3, [r4, #32]
   189f8:	strd	r6, [r4, #40]	; 0x28
   189fc:	str	r3, [r4, #48]	; 0x30
   18a00:	pop	{r4, r6, r7, pc}
   18a04:	mov	r0, #0
   18a08:	bx	lr
   18a0c:	push	{r4, r5, r6, r7, r8, lr}
   18a10:	subs	r5, r1, #0
   18a14:	beq	18b98 <fputs@plt+0x7af4>
   18a18:	mov	r4, r0
   18a1c:	ldr	r3, [r0, #8]
   18a20:	cmp	r3, #0
   18a24:	bne	18a34 <fputs@plt+0x7990>
   18a28:	ldr	r0, [r0, #12]
   18a2c:	cmp	r0, #0
   18a30:	popeq	{r4, r5, r6, r7, r8, pc}
   18a34:	ldr	r3, [r4, #16]
   18a38:	add	r3, r3, #1
   18a3c:	str	r3, [r4, #16]
   18a40:	ldr	r3, [r4, #8]
   18a44:	cmp	r3, #0
   18a48:	bne	18a74 <fputs@plt+0x79d0>
   18a4c:	mov	r0, r4
   18a50:	ldr	r1, [r5]
   18a54:	bl	18c40 <fputs@plt+0x7b9c>
   18a58:	cmp	r0, #0
   18a5c:	beq	18a9c <fputs@plt+0x79f8>
   18a60:	ldr	r3, [r4, #16]
   18a64:	mov	r0, #2
   18a68:	sub	r3, r3, #1
   18a6c:	str	r3, [r4, #16]
   18a70:	pop	{r4, r5, r6, r7, r8, pc}
   18a74:	mov	r1, r5
   18a78:	mov	r0, r4
   18a7c:	blx	r3
   18a80:	subs	r6, r0, #0
   18a84:	beq	18a4c <fputs@plt+0x79a8>
   18a88:	ldr	r3, [r4, #16]
   18a8c:	and	r0, r6, #2
   18a90:	sub	r3, r3, #1
   18a94:	str	r3, [r4, #16]
   18a98:	pop	{r4, r5, r6, r7, r8, pc}
   18a9c:	mov	r0, r4
   18aa0:	ldr	r1, [r5, #32]
   18aa4:	bl	18c2c <fputs@plt+0x7b88>
   18aa8:	cmp	r0, #0
   18aac:	bne	18a60 <fputs@plt+0x79bc>
   18ab0:	mov	r0, r4
   18ab4:	ldr	r1, [r5, #36]	; 0x24
   18ab8:	bl	18c40 <fputs@plt+0x7b9c>
   18abc:	cmp	r0, #0
   18ac0:	bne	18a60 <fputs@plt+0x79bc>
   18ac4:	mov	r0, r4
   18ac8:	ldr	r1, [r5, #40]	; 0x28
   18acc:	bl	18c2c <fputs@plt+0x7b88>
   18ad0:	cmp	r0, #0
   18ad4:	bne	18a60 <fputs@plt+0x79bc>
   18ad8:	mov	r0, r4
   18adc:	ldr	r1, [r5, #44]	; 0x2c
   18ae0:	bl	18c40 <fputs@plt+0x7b9c>
   18ae4:	cmp	r0, #0
   18ae8:	bne	18a60 <fputs@plt+0x79bc>
   18aec:	mov	r0, r4
   18af0:	ldr	r1, [r5, #56]	; 0x38
   18af4:	bl	18c2c <fputs@plt+0x7b88>
   18af8:	cmp	r0, #0
   18afc:	bne	18a60 <fputs@plt+0x79bc>
   18b00:	mov	r0, r4
   18b04:	ldr	r1, [r5, #60]	; 0x3c
   18b08:	bl	18c2c <fputs@plt+0x7b88>
   18b0c:	subs	r6, r0, #0
   18b10:	bne	18a60 <fputs@plt+0x79bc>
   18b14:	ldr	r7, [r5, #28]
   18b18:	cmp	r7, #0
   18b1c:	ldrne	r8, [r7], #8
   18b20:	bne	18b74 <fputs@plt+0x7ad0>
   18b24:	ldr	r3, [r4, #12]
   18b28:	cmp	r3, #0
   18b2c:	beq	18b3c <fputs@plt+0x7a98>
   18b30:	mov	r1, r5
   18b34:	mov	r0, r4
   18b38:	blx	r3
   18b3c:	ldr	r5, [r5, #48]	; 0x30
   18b40:	cmp	r5, #0
   18b44:	bne	18a40 <fputs@plt+0x799c>
   18b48:	b	18a88 <fputs@plt+0x79e4>
   18b4c:	mov	r0, r4
   18b50:	ldr	r1, [r7, #20]
   18b54:	bl	18a0c <fputs@plt+0x7968>
   18b58:	cmp	r0, #0
   18b5c:	bne	18a60 <fputs@plt+0x79bc>
   18b60:	ldrb	r3, [r7, #37]	; 0x25
   18b64:	tst	r3, #4
   18b68:	bne	18b80 <fputs@plt+0x7adc>
   18b6c:	sub	r8, r8, #1
   18b70:	add	r7, r7, #72	; 0x48
   18b74:	cmp	r8, #0
   18b78:	bgt	18b4c <fputs@plt+0x7aa8>
   18b7c:	b	18b24 <fputs@plt+0x7a80>
   18b80:	mov	r0, r4
   18b84:	ldr	r1, [r7, #64]	; 0x40
   18b88:	bl	18c40 <fputs@plt+0x7b9c>
   18b8c:	cmp	r0, #0
   18b90:	beq	18b6c <fputs@plt+0x7ac8>
   18b94:	b	18a60 <fputs@plt+0x79bc>
   18b98:	mov	r0, r5
   18b9c:	pop	{r4, r5, r6, r7, r8, pc}
   18ba0:	push	{r4, r5, r6, lr}
   18ba4:	mov	r4, r0
   18ba8:	mov	r5, r1
   18bac:	ldr	r3, [r0, #4]
   18bb0:	blx	r3
   18bb4:	subs	r6, r0, #0
   18bb8:	beq	18bc4 <fputs@plt+0x7b20>
   18bbc:	and	r0, r6, #2
   18bc0:	pop	{r4, r5, r6, pc}
   18bc4:	ldr	r3, [r5, #4]
   18bc8:	tst	r3, #16384	; 0x4000
   18bcc:	bne	18bbc <fputs@plt+0x7b18>
   18bd0:	mov	r0, r4
   18bd4:	ldr	r1, [r5, #12]
   18bd8:	bl	18c2c <fputs@plt+0x7b88>
   18bdc:	cmp	r0, #0
   18be0:	beq	18bec <fputs@plt+0x7b48>
   18be4:	mov	r0, #2
   18be8:	pop	{r4, r5, r6, pc}
   18bec:	mov	r0, r4
   18bf0:	ldr	r1, [r5, #16]
   18bf4:	bl	18c2c <fputs@plt+0x7b88>
   18bf8:	cmp	r0, #0
   18bfc:	bne	18be4 <fputs@plt+0x7b40>
   18c00:	ldr	r3, [r5, #4]
   18c04:	mov	r0, r4
   18c08:	ldr	r1, [r5, #20]
   18c0c:	tst	r3, #2048	; 0x800
   18c10:	beq	18c24 <fputs@plt+0x7b80>
   18c14:	bl	18a0c <fputs@plt+0x7968>
   18c18:	cmp	r0, #0
   18c1c:	beq	18bbc <fputs@plt+0x7b18>
   18c20:	b	18be4 <fputs@plt+0x7b40>
   18c24:	bl	18c40 <fputs@plt+0x7b9c>
   18c28:	b	18c18 <fputs@plt+0x7b74>
   18c2c:	subs	r3, r1, #0
   18c30:	beq	18c38 <fputs@plt+0x7b94>
   18c34:	b	18ba0 <fputs@plt+0x7afc>
   18c38:	mov	r0, r3
   18c3c:	bx	lr
   18c40:	cmp	r1, #0
   18c44:	bne	18c50 <fputs@plt+0x7bac>
   18c48:	mov	r0, #0
   18c4c:	bx	lr
   18c50:	push	{r4, r5, r6, lr}
   18c54:	mov	r6, r0
   18c58:	ldr	r5, [r1]
   18c5c:	ldr	r4, [r1, #4]
   18c60:	add	r4, r4, #20
   18c64:	cmp	r5, #0
   18c68:	bgt	18c74 <fputs@plt+0x7bd0>
   18c6c:	mov	r0, #0
   18c70:	pop	{r4, r5, r6, pc}
   18c74:	mov	r0, r6
   18c78:	ldr	r1, [r4, #-20]	; 0xffffffec
   18c7c:	add	r4, r4, #20
   18c80:	bl	18c2c <fputs@plt+0x7b88>
   18c84:	cmp	r0, #0
   18c88:	subeq	r5, r5, #1
   18c8c:	beq	18c64 <fputs@plt+0x7bc0>
   18c90:	mov	r0, #2
   18c94:	pop	{r4, r5, r6, pc}
   18c98:	push	{r4, r5, r6, lr}
   18c9c:	sub	sp, sp, #32
   18ca0:	mov	r4, r0
   18ca4:	mov	r6, r1
   18ca8:	mov	r5, r2
   18cac:	mov	r1, #0
   18cb0:	mov	r2, #24
   18cb4:	add	r0, sp, #4
   18cb8:	bl	10e88 <memset@plt>
   18cbc:	ldr	r3, [pc, #40]	; 18cec <fputs@plt+0x7c48>
   18cc0:	mov	r1, r4
   18cc4:	add	r0, sp, #4
   18cc8:	str	r3, [sp, #8]
   18ccc:	ldr	r3, [pc, #28]	; 18cf0 <fputs@plt+0x7c4c>
   18cd0:	strb	r6, [sp, #24]
   18cd4:	str	r5, [sp, #28]
   18cd8:	str	r3, [sp, #12]
   18cdc:	bl	18c2c <fputs@plt+0x7b88>
   18ce0:	ldrb	r0, [sp, #24]
   18ce4:	add	sp, sp, #32
   18ce8:	pop	{r4, r5, r6, pc}
   18cec:	andeq	r4, r1, ip, lsl #17
   18cf0:	andeq	r4, r1, r4, lsr r9
   18cf4:	mov	r2, #0
   18cf8:	mov	r1, #1
   18cfc:	b	18c98 <fputs@plt+0x7bf4>
   18d00:	push	{r4, r5, lr}
   18d04:	sub	sp, sp, #36	; 0x24
   18d08:	mov	r5, r0
   18d0c:	mov	r4, r1
   18d10:	mov	r2, #24
   18d14:	mov	r1, #0
   18d18:	add	r0, sp, #4
   18d1c:	bl	10e88 <memset@plt>
   18d20:	ldr	r3, [pc, #32]	; 18d48 <fputs@plt+0x7ca4>
   18d24:	mov	r1, r4
   18d28:	add	r0, sp, #4
   18d2c:	str	r3, [sp, #8]
   18d30:	ldr	r3, [pc, #20]	; 18d4c <fputs@plt+0x7ca8>
   18d34:	str	r5, [sp, #28]
   18d38:	str	r3, [sp, #12]
   18d3c:	bl	18c2c <fputs@plt+0x7b88>
   18d40:	add	sp, sp, #36	; 0x24
   18d44:	pop	{r4, r5, pc}
   18d48:	ldrdeq	r7, [r2], -r0
   18d4c:	andeq	fp, r1, r4, asr #7
   18d50:	push	{r4, r5, r6, r7, r8, lr}
   18d54:	subs	r5, r1, #0
   18d58:	popeq	{r4, r5, r6, r7, r8, pc}
   18d5c:	mov	r6, r0
   18d60:	mov	r4, #0
   18d64:	ldr	r7, [r5, #4]
   18d68:	mov	r8, #20
   18d6c:	ldr	r3, [r5]
   18d70:	cmp	r3, r4
   18d74:	pople	{r4, r5, r6, r7, r8, pc}
   18d78:	mul	r3, r8, r4
   18d7c:	mov	r0, r6
   18d80:	add	r4, r4, #1
   18d84:	ldr	r1, [r7, r3]
   18d88:	bl	18d00 <fputs@plt+0x7c5c>
   18d8c:	b	18d6c <fputs@plt+0x7cc8>
   18d90:	push	{r4, r5, r6, r7, r8, lr}
   18d94:	subs	r5, r1, #0
   18d98:	sub	sp, sp, #32
   18d9c:	beq	18ea8 <fputs@plt+0x7e04>
   18da0:	ldr	r7, [r0]
   18da4:	ldrb	r3, [r7, #69]	; 0x45
   18da8:	cmp	r3, #0
   18dac:	bne	18ea8 <fputs@plt+0x7e04>
   18db0:	ldr	r3, [r5, #8]
   18db4:	ands	r1, r3, #64	; 0x40
   18db8:	bne	18ea8 <fputs@plt+0x7e04>
   18dbc:	mov	r4, r0
   18dc0:	mov	r8, r2
   18dc4:	add	r0, sp, #12
   18dc8:	mov	r2, #20
   18dcc:	bl	10e88 <memset@plt>
   18dd0:	ldrb	r2, [r4, #22]
   18dd4:	str	r4, [sp, #4]
   18dd8:	ldr	r3, [pc, #208]	; 18eb0 <fputs@plt+0x7e0c>
   18ddc:	cmp	r2, #0
   18de0:	mov	r6, r3
   18de4:	str	r3, [sp, #8]
   18de8:	beq	18e00 <fputs@plt+0x7d5c>
   18dec:	ldr	r3, [pc, #192]	; 18eb4 <fputs@plt+0x7e10>
   18df0:	mov	r1, r5
   18df4:	add	r0, sp, #4
   18df8:	str	r3, [sp, #12]
   18dfc:	bl	18a0c <fputs@plt+0x7968>
   18e00:	ldr	r3, [pc, #176]	; 18eb8 <fputs@plt+0x7e14>
   18e04:	mov	r1, r5
   18e08:	add	r0, sp, #4
   18e0c:	str	r3, [sp, #12]
   18e10:	ldr	r3, [r5, #8]
   18e14:	tst	r3, #512	; 0x200
   18e18:	ldreq	r3, [pc, #156]	; 18ebc <fputs@plt+0x7e18>
   18e1c:	streq	r3, [sp, #16]
   18e20:	bl	18a0c <fputs@plt+0x7968>
   18e24:	ldr	r3, [r4, #68]	; 0x44
   18e28:	cmp	r3, #0
   18e2c:	bne	18ea8 <fputs@plt+0x7e04>
   18e30:	ldrb	r3, [r7, #69]	; 0x45
   18e34:	cmp	r3, #0
   18e38:	bne	18ea8 <fputs@plt+0x7e04>
   18e3c:	mov	r1, r5
   18e40:	add	r0, sp, #4
   18e44:	str	r4, [sp, #4]
   18e48:	str	r3, [sp, #16]
   18e4c:	str	r3, [sp, #20]
   18e50:	str	r3, [sp, #24]
   18e54:	ldr	r3, [pc, #100]	; 18ec0 <fputs@plt+0x7e1c>
   18e58:	str	r3, [sp, #8]
   18e5c:	ldr	r3, [pc, #96]	; 18ec4 <fputs@plt+0x7e20>
   18e60:	str	r8, [sp, #28]
   18e64:	str	r3, [sp, #12]
   18e68:	bl	18a0c <fputs@plt+0x7968>
   18e6c:	ldr	r3, [r4, #68]	; 0x44
   18e70:	cmp	r3, #0
   18e74:	bne	18ea8 <fputs@plt+0x7e04>
   18e78:	ldrb	r1, [r7, #69]	; 0x45
   18e7c:	cmp	r1, #0
   18e80:	bne	18ea8 <fputs@plt+0x7e04>
   18e84:	mov	r2, #20
   18e88:	add	r0, sp, #12
   18e8c:	bl	10e88 <memset@plt>
   18e90:	ldr	r3, [pc, #48]	; 18ec8 <fputs@plt+0x7e24>
   18e94:	mov	r1, r5
   18e98:	add	r0, sp, #4
   18e9c:	stmib	sp, {r4, r6}
   18ea0:	str	r3, [sp, #16]
   18ea4:	bl	18a0c <fputs@plt+0x7968>
   18ea8:	add	sp, sp, #32
   18eac:	pop	{r4, r5, r6, r7, r8, pc}
   18eb0:	andeq	r5, r1, ip, lsl r6
   18eb4:	andeq	r4, r3, r4, lsl fp
   18eb8:	andeq	ip, r5, r4, ror lr
   18ebc:	strdeq	r5, [r1], -r0
   18ec0:	andeq	r6, r3, r0, ror #1
   18ec4:	andeq	r5, r3, r0, asr r0
   18ec8:			; <UNDEFINED> instruction: 0x000336bc
   18ecc:	push	{r4, r5, r6, r7, r8, lr}
   18ed0:	mov	r3, #0
   18ed4:	mov	r5, r0
   18ed8:	mov	r8, #20
   18edc:	ldr	r6, [r0]
   18ee0:	ldr	r7, [r1, #8]
   18ee4:	cmp	r3, r6
   18ee8:	blt	18ef4 <fputs@plt+0x7e50>
   18eec:	mov	r0, #0
   18ef0:	pop	{r4, r5, r6, r7, r8, pc}
   18ef4:	ldr	r2, [r5, #4]
   18ef8:	add	r4, r3, #1
   18efc:	mla	r2, r8, r3, r2
   18f00:	ldr	r0, [r2, #4]
   18f04:	cmp	r0, #0
   18f08:	beq	18f24 <fputs@plt+0x7e80>
   18f0c:	mov	r1, r7
   18f10:	bl	1233c <fputs@plt+0x1298>
   18f14:	cmp	r0, #0
   18f18:	bne	18f24 <fputs@plt+0x7e80>
   18f1c:	mov	r0, r4
   18f20:	pop	{r4, r5, r6, r7, r8, pc}
   18f24:	mov	r3, r4
   18f28:	b	18ee4 <fputs@plt+0x7e40>
   18f2c:	push	{r4, r5, r6, r7, r8, lr}
   18f30:	mov	r5, r0
   18f34:	mov	r6, r1
   18f38:	mov	r4, #0
   18f3c:	mov	r7, #20
   18f40:	ldr	r3, [r5]
   18f44:	cmp	r4, r3
   18f48:	popge	{r4, r5, r6, r7, r8, pc}
   18f4c:	mul	r3, r7, r4
   18f50:	mov	r1, r6
   18f54:	add	r4, r4, #1
   18f58:	ldr	r2, [r5, #4]
   18f5c:	ldr	r0, [r2, r3]
   18f60:	bl	14870 <fputs@plt+0x37cc>
   18f64:	b	18f40 <fputs@plt+0x7e9c>
   18f68:	cmp	r0, #0
   18f6c:	lsrne	r3, r1, #31
   18f70:	moveq	r3, #1
   18f74:	cmp	r3, #0
   18f78:	bxne	lr
   18f7c:	ldr	r3, [r0]
   18f80:	ldr	r2, [r0, #4]
   18f84:	mov	r0, #20
   18f88:	mla	r3, r0, r3, r2
   18f8c:	strb	r1, [r3, #-8]
   18f90:	bx	lr
   18f94:	subs	r2, r0, #0
   18f98:	beq	18fdc <fputs@plt+0x7f38>
   18f9c:	ldr	r1, [r2]
   18fa0:	mov	r0, #0
   18fa4:	mov	ip, #20
   18fa8:	mov	r3, r0
   18fac:	cmp	r0, r1
   18fb0:	bxge	lr
   18fb4:	push	{r4, lr}
   18fb8:	mul	lr, ip, r3
   18fbc:	add	r3, r3, #1
   18fc0:	cmp	r3, r1
   18fc4:	ldr	r4, [r2, #4]
   18fc8:	ldr	lr, [r4, lr]
   18fcc:	ldr	lr, [lr, #4]
   18fd0:	orr	r0, r0, lr
   18fd4:	blt	18fb8 <fputs@plt+0x7f14>
   18fd8:	pop	{r4, pc}
   18fdc:	mov	r0, r2
   18fe0:	bx	lr
   18fe4:	ldr	r3, [r0, #4]
   18fe8:	push	{r0, r1, r4, lr}
   18fec:	mov	r4, r1
   18ff0:	ands	r3, r3, #1024	; 0x400
   18ff4:	ldrne	r3, [r0, #8]
   18ff8:	bne	19040 <fputs@plt+0x7f9c>
   18ffc:	ldrb	r2, [r0]
   19000:	cmp	r2, #155	; 0x9b
   19004:	beq	19024 <fputs@plt+0x7f80>
   19008:	cmp	r2, #156	; 0x9c
   1900c:	movne	r0, r3
   19010:	bne	1901c <fputs@plt+0x7f78>
   19014:	ldr	r0, [r0, #12]
   19018:	bl	18fe4 <fputs@plt+0x7f40>
   1901c:	add	sp, sp, #8
   19020:	pop	{r4, pc}
   19024:	add	r1, sp, #4
   19028:	ldr	r0, [r0, #12]
   1902c:	bl	18fe4 <fputs@plt+0x7f40>
   19030:	cmp	r0, #0
   19034:	beq	1901c <fputs@plt+0x7f78>
   19038:	ldr	r3, [sp, #4]
   1903c:	rsb	r3, r3, #0
   19040:	mov	r0, #1
   19044:	str	r3, [r4]
   19048:	b	1901c <fputs@plt+0x7f78>
   1904c:	mov	r3, #0
   19050:	push	{r0, r1, r2, lr}
   19054:	str	r3, [sp, #4]
   19058:	ldr	r3, [r0, #4]
   1905c:	tst	r3, #1
   19060:	beq	19070 <fputs@plt+0x7fcc>
   19064:	mov	r0, #0
   19068:	add	sp, sp, #12
   1906c:	pop	{pc}		; (ldr pc, [sp], #4)
   19070:	add	r1, sp, #4
   19074:	bl	18fe4 <fputs@plt+0x7f40>
   19078:	cmp	r0, #0
   1907c:	beq	19064 <fputs@plt+0x7fc0>
   19080:	ldr	r0, [sp, #4]
   19084:	clz	r0, r0
   19088:	lsr	r0, r0, #5
   1908c:	b	19068 <fputs@plt+0x7fc4>
   19090:	mov	r3, #0
   19094:	push	{r0, r1, r2, lr}
   19098:	str	r3, [sp, #4]
   1909c:	ldr	r3, [r0, #4]
   190a0:	tst	r3, #1
   190a4:	beq	190b4 <fputs@plt+0x8010>
   190a8:	mov	r0, #0
   190ac:	add	sp, sp, #12
   190b0:	pop	{pc}		; (ldr pc, [sp], #4)
   190b4:	add	r1, sp, #4
   190b8:	bl	18fe4 <fputs@plt+0x7f40>
   190bc:	cmp	r0, #0
   190c0:	beq	190a8 <fputs@plt+0x8004>
   190c4:	ldr	r0, [sp, #4]
   190c8:	adds	r0, r0, #0
   190cc:	movne	r0, #1
   190d0:	b	190ac <fputs@plt+0x8008>
   190d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   190d8:	mov	fp, r2
   190dc:	sub	sp, sp, #28
   190e0:	mov	sl, r0
   190e4:	mov	r4, r1
   190e8:	mov	r6, #0
   190ec:	ldm	r1, {r7, r8}
   190f0:	ldrd	r2, [r1, #8]
   190f4:	ldr	r9, [r0, #12]
   190f8:	ldr	r5, [r0, #20]
   190fc:	orr	r8, r8, r3
   19100:	orr	r7, r7, r2
   19104:	mvn	r7, r7
   19108:	mvn	r8, r8
   1910c:	mov	r3, #48	; 0x30
   19110:	cmp	r9, #0
   19114:	bgt	19130 <fputs@plt+0x808c>
   19118:	ldrsh	r3, [r4, #22]
   1911c:	sub	r6, fp, r6
   19120:	cmp	r3, r6
   19124:	strhgt	r6, [r4, #22]
   19128:	add	sp, sp, #28
   1912c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19130:	ldrh	r2, [r5, #20]
   19134:	tst	r2, #2
   19138:	bne	19118 <fputs@plt+0x8074>
   1913c:	ldr	ip, [r4, #8]
   19140:	ldr	lr, [r5, #40]	; 0x28
   19144:	ldr	r0, [r4, #12]
   19148:	ldr	r2, [r5, #44]	; 0x2c
   1914c:	and	r1, lr, ip
   19150:	str	r1, [sp]
   19154:	and	r1, r2, r0
   19158:	str	r1, [sp, #4]
   1915c:	ldrd	r0, [sp]
   19160:	orrs	r1, r0, r1
   19164:	beq	19188 <fputs@plt+0x80e4>
   19168:	and	r2, r2, r8
   1916c:	and	r1, lr, r7
   19170:	str	r1, [sp, #8]
   19174:	str	r2, [sp, #12]
   19178:	ldrd	r0, [sp, #8]
   1917c:	orrs	r2, r0, r1
   19180:	ldrheq	r2, [r4, #40]	; 0x28
   19184:	beq	191c8 <fputs@plt+0x8124>
   19188:	sub	r9, r9, #1
   1918c:	add	r5, r5, #48	; 0x30
   19190:	b	19110 <fputs@plt+0x806c>
   19194:	ldr	r1, [r4, #48]	; 0x30
   19198:	ldr	r1, [r1, r2, lsl #2]
   1919c:	cmp	r1, #0
   191a0:	beq	191c8 <fputs@plt+0x8124>
   191a4:	cmp	r5, r1
   191a8:	beq	19188 <fputs@plt+0x80e4>
   191ac:	ldr	r1, [r1, #4]
   191b0:	cmp	r1, #0
   191b4:	blt	191c8 <fputs@plt+0x8124>
   191b8:	ldr	r0, [sl, #20]
   191bc:	mla	r1, r3, r1, r0
   191c0:	cmp	r5, r1
   191c4:	beq	19188 <fputs@plt+0x80e4>
   191c8:	subs	r2, r2, #1
   191cc:	bcs	19194 <fputs@plt+0x80f0>
   191d0:	ldrsh	r1, [r5, #16]
   191d4:	ldrh	r2, [r4, #22]
   191d8:	cmp	r1, #0
   191dc:	addle	r2, r2, r1
   191e0:	strhle	r2, [r4, #22]
   191e4:	ble	19188 <fputs@plt+0x80e4>
   191e8:	sub	r2, r2, #1
   191ec:	strh	r2, [r4, #22]
   191f0:	ldrh	r2, [r5, #18]
   191f4:	tst	r2, #130	; 0x82
   191f8:	beq	19188 <fputs@plt+0x80e4>
   191fc:	ldr	r2, [r5]
   19200:	add	r1, sp, #20
   19204:	ldr	r0, [r2, #16]
   19208:	bl	18fe4 <fputs@plt+0x7f40>
   1920c:	cmp	r0, #0
   19210:	mov	r3, #48	; 0x30
   19214:	moveq	r2, #20
   19218:	beq	19230 <fputs@plt+0x818c>
   1921c:	ldr	r2, [sp, #20]
   19220:	add	r2, r2, #1
   19224:	cmp	r2, #2
   19228:	movhi	r2, #20
   1922c:	movls	r2, #10
   19230:	cmp	r6, r2
   19234:	str	r2, [sp, #20]
   19238:	sxthlt	r6, r2
   1923c:	b	19188 <fputs@plt+0x80e4>
   19240:	ldrb	r3, [r0]
   19244:	add	r2, r3, #101	; 0x65
   19248:	uxtb	r2, r2
   1924c:	cmp	r2, #1
   19250:	bls	19280 <fputs@plt+0x81dc>
   19254:	cmp	r3, #157	; 0x9d
   19258:	ldrbeq	r3, [r0, #38]	; 0x26
   1925c:	cmp	r3, #133	; 0x85
   19260:	beq	192b8 <fputs@plt+0x8214>
   19264:	bhi	19288 <fputs@plt+0x81e4>
   19268:	cmp	r3, #97	; 0x61
   1926c:	beq	192cc <fputs@plt+0x8228>
   19270:	cmp	r3, #132	; 0x84
   19274:	beq	192a4 <fputs@plt+0x8200>
   19278:	mov	r0, #0
   1927c:	bx	lr
   19280:	ldr	r0, [r0, #12]
   19284:	b	19240 <fputs@plt+0x819c>
   19288:	cmp	r3, #134	; 0x86
   1928c:	beq	192dc <fputs@plt+0x8238>
   19290:	cmp	r3, #152	; 0x98
   19294:	bne	19278 <fputs@plt+0x81d4>
   19298:	ldrsh	r3, [r0, #32]
   1929c:	cmp	r3, #0
   192a0:	bge	19278 <fputs@plt+0x81d4>
   192a4:	sub	r0, r1, #67	; 0x43
   192a8:	cmp	r0, #1
   192ac:	movhi	r0, #0
   192b0:	movls	r0, #1
   192b4:	bx	lr
   192b8:	sub	r0, r1, #67	; 0x43
   192bc:	tst	r0, #253	; 0xfd
   192c0:	moveq	r0, #1
   192c4:	movne	r0, #0
   192c8:	bx	lr
   192cc:	sub	r0, r1, #66	; 0x42
   192d0:	clz	r0, r0
   192d4:	lsr	r0, r0, #5
   192d8:	bx	lr
   192dc:	mov	r0, #1
   192e0:	bx	lr
   192e4:	push	{r4, lr}
   192e8:	mov	r4, r0
   192ec:	ldr	r1, [pc, #60]	; 19330 <fputs@plt+0x828c>
   192f0:	bl	1233c <fputs@plt+0x1298>
   192f4:	cmp	r0, #0
   192f8:	beq	19328 <fputs@plt+0x8284>
   192fc:	ldr	r1, [pc, #48]	; 19334 <fputs@plt+0x8290>
   19300:	mov	r0, r4
   19304:	bl	1233c <fputs@plt+0x1298>
   19308:	cmp	r0, #0
   1930c:	beq	19328 <fputs@plt+0x8284>
   19310:	ldr	r1, [pc, #32]	; 19338 <fputs@plt+0x8294>
   19314:	mov	r0, r4
   19318:	bl	1233c <fputs@plt+0x1298>
   1931c:	clz	r0, r0
   19320:	lsr	r0, r0, #5
   19324:	pop	{r4, pc}
   19328:	mov	r0, #1
   1932c:	pop	{r4, pc}
   19330:	andeq	r4, r7, sl, lsr #25
   19334:			; <UNDEFINED> instruction: 0x00074cb2
   19338:			; <UNDEFINED> instruction: 0x00074cb8
   1933c:	ldr	r3, [r0, #108]	; 0x6c
   19340:	add	ip, r0, #324	; 0x144
   19344:	mov	r1, #0
   19348:	sub	r3, r3, #1
   1934c:	str	r3, [r0, #108]	; 0x6c
   19350:	add	r3, r0, #124	; 0x7c
   19354:	ldr	r2, [r3, #12]
   19358:	cmp	r2, #0
   1935c:	bne	193d0 <fputs@plt+0x832c>
   19360:	add	r3, r3, #20
   19364:	cmp	ip, r3
   19368:	bne	19354 <fputs@plt+0x82b0>
   1936c:	bx	lr
   19370:	ldr	r2, [r3, #12]
   19374:	cmp	r2, #0
   19378:	beq	193c0 <fputs@plt+0x831c>
   1937c:	ldr	lr, [r3, #8]
   19380:	ldr	r2, [r0, #108]	; 0x6c
   19384:	cmp	lr, r2
   19388:	ble	193c0 <fputs@plt+0x831c>
   1938c:	ldrb	r2, [r3, #6]
   19390:	cmp	r2, #0
   19394:	beq	193bc <fputs@plt+0x8318>
   19398:	ldrb	r2, [r0, #19]
   1939c:	cmp	r2, #7
   193a0:	bhi	193b8 <fputs@plt+0x8314>
   193a4:	add	lr, r2, #1
   193a8:	add	r2, r0, r2, lsl #2
   193ac:	strb	lr, [r0, #19]
   193b0:	ldr	lr, [r3, #12]
   193b4:	str	lr, [r2, #28]
   193b8:	strb	r1, [r3, #6]
   193bc:	str	r1, [r3, #12]
   193c0:	add	r3, r3, #20
   193c4:	cmp	ip, r3
   193c8:	bne	19370 <fputs@plt+0x82cc>
   193cc:	pop	{pc}		; (ldr pc, [sp], #4)
   193d0:	push	{lr}		; (str lr, [sp, #-4]!)
   193d4:	b	1937c <fputs@plt+0x82d8>
   193d8:	ldr	ip, [r0]
   193dc:	ldrh	ip, [ip, #64]	; 0x40
   193e0:	tst	ip, #2
   193e4:	bxne	lr
   193e8:	push	{r4, r5, r6, lr}
   193ec:	add	r4, r0, #124	; 0x7c
   193f0:	add	r5, r0, #324	; 0x144
   193f4:	mov	ip, r4
   193f8:	ldr	lr, [ip, #12]
   193fc:	cmp	lr, #0
   19400:	bne	19430 <fputs@plt+0x838c>
   19404:	ldr	r4, [r0, #108]	; 0x6c
   19408:	str	r1, [ip]
   1940c:	strb	lr, [ip, #6]
   19410:	str	r3, [ip, #12]
   19414:	ldr	r3, [r0, #112]	; 0x70
   19418:	strh	r2, [ip, #4]
   1941c:	str	r4, [ip, #8]
   19420:	add	r2, r3, #1
   19424:	str	r2, [r0, #112]	; 0x70
   19428:	str	r3, [ip, #16]
   1942c:	pop	{r4, r5, r6, pc}
   19430:	add	ip, ip, #20
   19434:	cmp	ip, r5
   19438:	bne	193f8 <fputs@plt+0x8354>
   1943c:	mvn	ip, #0
   19440:	mov	lr, #0
   19444:	mvn	r5, #-2147483648	; 0x80000000
   19448:	ldr	r6, [r4, #16]
   1944c:	add	r4, r4, #20
   19450:	cmp	r6, r5
   19454:	movlt	ip, lr
   19458:	add	lr, lr, #1
   1945c:	movlt	r5, r6
   19460:	cmp	lr, #10
   19464:	bne	19448 <fputs@plt+0x83a4>
   19468:	cmn	ip, #1
   1946c:	popeq	{r4, r5, r6, pc}
   19470:	mov	lr, #20
   19474:	mla	ip, lr, ip, r0
   19478:	ldr	lr, [r0, #108]	; 0x6c
   1947c:	str	r1, [ip, #124]	; 0x7c
   19480:	str	r3, [ip, #136]	; 0x88
   19484:	mov	r3, #0
   19488:	strh	r2, [ip, #128]	; 0x80
   1948c:	strb	r3, [ip, #130]	; 0x82
   19490:	str	lr, [ip, #132]	; 0x84
   19494:	ldr	r3, [r0, #112]	; 0x70
   19498:	add	r2, r3, #1
   1949c:	str	r2, [r0, #112]	; 0x70
   194a0:	str	r3, [ip, #140]	; 0x8c
   194a4:	pop	{r4, r5, r6, pc}
   194a8:	ldrb	r3, [r1]
   194ac:	and	r3, r3, #253	; 0xfd
   194b0:	cmp	r3, #152	; 0x98
   194b4:	bne	19528 <fputs@plt+0x8484>
   194b8:	ldr	r2, [r0, #24]
   194bc:	ldr	r3, [r2]
   194c0:	cmp	r3, #0
   194c4:	beq	1951c <fputs@plt+0x8478>
   194c8:	push	{r4, r5, lr}
   194cc:	mov	r0, #0
   194d0:	mov	r4, #72	; 0x48
   194d4:	ldr	lr, [r3], #52	; 0x34
   194d8:	cmp	lr, r0
   194dc:	bgt	194f4 <fputs@plt+0x8450>
   194e0:	ldr	r3, [r2, #8]
   194e4:	add	r3, r3, #1
   194e8:	str	r3, [r2, #8]
   194ec:	mov	r0, #0
   194f0:	pop	{r4, r5, pc}
   194f4:	mul	ip, r4, r0
   194f8:	ldr	r5, [r1, #28]
   194fc:	ldr	ip, [r3, ip]
   19500:	cmp	r5, ip
   19504:	addne	r0, r0, #1
   19508:	bne	194d8 <fputs@plt+0x8434>
   1950c:	ldr	r3, [r2, #4]
   19510:	add	r3, r3, #1
   19514:	str	r3, [r2, #4]
   19518:	b	194ec <fputs@plt+0x8448>
   1951c:	ldr	r3, [r2, #8]
   19520:	add	r3, r3, #1
   19524:	str	r3, [r2, #8]
   19528:	mov	r0, #0
   1952c:	bx	lr
   19530:	cmp	r1, #0
   19534:	bxeq	lr
   19538:	ldrb	r2, [r0, #19]
   1953c:	cmp	r2, #7
   19540:	bxhi	lr
   19544:	add	r3, r0, #124	; 0x7c
   19548:	add	ip, r0, #324	; 0x144
   1954c:	push	{lr}		; (str lr, [sp, #-4]!)
   19550:	ldr	lr, [r3, #12]
   19554:	cmp	r1, lr
   19558:	bne	19568 <fputs@plt+0x84c4>
   1955c:	mov	r2, #1
   19560:	strb	r2, [r3, #6]
   19564:	pop	{pc}		; (ldr pc, [sp], #4)
   19568:	add	r3, r3, #20
   1956c:	cmp	r3, ip
   19570:	bne	19550 <fputs@plt+0x84ac>
   19574:	add	r3, r2, #1
   19578:	strb	r3, [r0, #19]
   1957c:	add	r0, r0, r2, lsl #2
   19580:	str	r1, [r0, #28]
   19584:	pop	{pc}		; (ldr pc, [sp], #4)
   19588:	cmp	r0, #0
   1958c:	bxeq	lr
   19590:	ldrb	r3, [r0, #55]	; 0x37
   19594:	and	r3, r3, #3
   19598:	cmp	r3, #2
   1959c:	bxeq	lr
   195a0:	ldr	r0, [r0, #20]
   195a4:	b	19588 <fputs@plt+0x84e4>
   195a8:	ldrb	r3, [r0]
   195ac:	cmp	r3, #97	; 0x61
   195b0:	bne	195c0 <fputs@plt+0x851c>
   195b4:	mov	r3, #27
   195b8:	strb	r3, [r0]
   195bc:	bx	lr
   195c0:	cmp	r3, #95	; 0x5f
   195c4:	bxne	lr
   195c8:	ldr	r3, [r0, #12]
   195cc:	ldrb	r2, [r3]
   195d0:	cmp	r2, #97	; 0x61
   195d4:	moveq	r2, #27
   195d8:	strbeq	r2, [r3]
   195dc:	bx	lr
   195e0:	push	{r4, r5, r6, r7, r8, lr}
   195e4:	mov	r5, r0
   195e8:	mov	r7, r1
   195ec:	mov	r4, #0
   195f0:	ldr	r6, [r0, #4]
   195f4:	cmp	r4, r6
   195f8:	blt	19608 <fputs@plt+0x8564>
   195fc:	mvn	r4, #0
   19600:	mov	r0, r4
   19604:	pop	{r4, r5, r6, r7, r8, pc}
   19608:	ldr	r3, [r5]
   1960c:	mov	r1, r7
   19610:	ldr	r0, [r3, r4, lsl #3]
   19614:	bl	1233c <fputs@plt+0x1298>
   19618:	cmp	r0, #0
   1961c:	beq	19600 <fputs@plt+0x855c>
   19620:	add	r4, r4, #1
   19624:	b	195f4 <fputs@plt+0x8550>
   19628:	ldrb	r3, [r1]
   1962c:	cmp	r3, #152	; 0x98
   19630:	bne	19658 <fputs@plt+0x85b4>
   19634:	ldrsh	r3, [r1, #32]
   19638:	cmp	r3, #0
   1963c:	blt	19660 <fputs@plt+0x85bc>
   19640:	ldr	r2, [r0, #24]
   19644:	ldr	r3, [r2, r3, lsl #2]
   19648:	cmp	r3, #0
   1964c:	ldrbge	r3, [r0, #20]
   19650:	orrge	r3, r3, #1
   19654:	bge	19668 <fputs@plt+0x85c4>
   19658:	mov	r0, #0
   1965c:	bx	lr
   19660:	ldrb	r3, [r0, #20]
   19664:	orr	r3, r3, #2
   19668:	strb	r3, [r0, #20]
   1966c:	b	19658 <fputs@plt+0x85b4>
   19670:	cmp	r1, #0
   19674:	movne	r3, #0
   19678:	ldrne	ip, [r0, #20]
   1967c:	bne	196a0 <fputs@plt+0x85fc>
   19680:	ldr	r3, [pc, #40]	; 196b0 <fputs@plt+0x860c>
   19684:	b	196a8 <fputs@plt+0x8604>
   19688:	ldr	r2, [r0, #16]
   1968c:	add	r2, r2, r3, lsl #4
   19690:	ldr	r2, [r2, #12]
   19694:	cmp	r1, r2
   19698:	beq	196a8 <fputs@plt+0x8604>
   1969c:	add	r3, r3, #1
   196a0:	cmp	r3, ip
   196a4:	blt	19688 <fputs@plt+0x85e4>
   196a8:	mov	r0, r3
   196ac:	bx	lr
   196b0:			; <UNDEFINED> instruction: 0xfff0bdc0
   196b4:	cmp	r1, #0
   196b8:	beq	196c8 <fputs@plt+0x8624>
   196bc:	ldr	r3, [r1]
   196c0:	cmp	r3, r0
   196c4:	bne	196d0 <fputs@plt+0x862c>
   196c8:	mov	r0, r1
   196cc:	bx	lr
   196d0:	ldr	r1, [r1, #24]
   196d4:	b	196b4 <fputs@plt+0x8610>
   196d8:	mov	r2, #0
   196dc:	push	{r4, r5, lr}
   196e0:	mov	ip, r0
   196e4:	mov	lr, r2
   196e8:	mov	r0, r2
   196ec:	ldr	r3, [r1]
   196f0:	str	r2, [r1]
   196f4:	cmp	r3, #0
   196f8:	popeq	{r4, r5, pc}
   196fc:	ldr	r2, [r3]
   19700:	ldr	r4, [r3, #24]
   19704:	cmp	r2, ip
   19708:	ldrne	r5, [r2, #344]	; 0x158
   1970c:	moveq	r0, r3
   19710:	streq	r3, [r1]
   19714:	streq	lr, [r3, #24]
   19718:	strne	r5, [r3, #24]
   1971c:	strne	r3, [r2, #344]	; 0x158
   19720:	mov	r3, r4
   19724:	b	196f4 <fputs@plt+0x8650>
   19728:	ldr	r3, [r0, #340]	; 0x154
   1972c:	cmp	r3, #0
   19730:	bne	197bc <fputs@plt+0x8718>
   19734:	mov	r0, #0
   19738:	bx	lr
   1973c:	ldr	r3, [r4, #340]	; 0x154
   19740:	ldr	ip, [r3, r5, lsl #2]
   19744:	add	r5, r5, #1
   19748:	ldr	r0, [ip, #8]
   1974c:	cmp	r0, #0
   19750:	beq	197a8 <fputs@plt+0x8704>
   19754:	ldr	r3, [ip, #4]
   19758:	ldr	r3, [r3]
   1975c:	ldr	r2, [r3]
   19760:	cmp	r2, #1
   19764:	ble	197a8 <fputs@plt+0x8704>
   19768:	cmp	r7, #0
   1976c:	ldreq	r3, [r3, #80]	; 0x50
   19770:	streq	r8, [ip, #20]
   19774:	beq	19784 <fputs@plt+0x86e0>
   19778:	cmp	r7, #2
   1977c:	ldreq	r3, [r3, #88]	; 0x58
   19780:	ldrne	r3, [r3, #84]	; 0x54
   19784:	cmp	r3, #0
   19788:	beq	197a8 <fputs@plt+0x8704>
   1978c:	ldr	r2, [ip, #20]
   19790:	cmp	r6, r2
   19794:	bge	197a8 <fputs@plt+0x8704>
   19798:	mov	r1, r6
   1979c:	blx	r3
   197a0:	cmp	r0, #0
   197a4:	popne	{r4, r5, r6, r7, r8, pc}
   197a8:	ldr	r3, [r4, #316]	; 0x13c
   197ac:	cmp	r3, r5
   197b0:	bgt	1973c <fputs@plt+0x8698>
   197b4:	mov	r0, #0
   197b8:	pop	{r4, r5, r6, r7, r8, pc}
   197bc:	push	{r4, r5, r6, r7, r8, lr}
   197c0:	mov	r6, r2
   197c4:	mov	r7, r1
   197c8:	mov	r4, r0
   197cc:	mov	r5, #0
   197d0:	add	r8, r2, #1
   197d4:	b	197a8 <fputs@plt+0x8704>
   197d8:	sub	r0, r0, #73	; 0x49
   197dc:	cmp	r0, #10
   197e0:	movwls	r3, #1997	; 0x7cd
   197e4:	movhi	r0, #1
   197e8:	mvnls	r0, r3, lsr r0
   197ec:	andls	r0, r0, #1
   197f0:	eor	r0, r0, #1
   197f4:	bx	lr
   197f8:	mov	r3, #48	; 0x30
   197fc:	mla	r1, r3, r1, r0
   19800:	str	r2, [r1, #4]
   19804:	mla	r2, r3, r2, r0
   19808:	ldrsh	r3, [r2, #16]
   1980c:	strh	r3, [r1, #16]
   19810:	ldrb	r3, [r2, #22]
   19814:	add	r3, r3, #1
   19818:	strb	r3, [r2, #22]
   1981c:	bx	lr
   19820:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19824:	subs	r4, r1, #0
   19828:	moveq	r5, r4
   1982c:	beq	19854 <fputs@plt+0x87b0>
   19830:	mov	r8, r4
   19834:	mov	r4, #0
   19838:	ldr	r9, [r8]
   1983c:	mov	r7, r0
   19840:	mov	r5, r4
   19844:	mov	r6, r4
   19848:	mov	sl, #20
   1984c:	cmp	r6, r9
   19850:	blt	19860 <fputs@plt+0x87bc>
   19854:	mov	r0, r4
   19858:	mov	r1, r5
   1985c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19860:	ldr	r2, [r8, #4]
   19864:	mul	r3, sl, r6
   19868:	mov	r0, r7
   1986c:	add	r6, r6, #1
   19870:	ldr	r1, [r2, r3]
   19874:	bl	19984 <fputs@plt+0x88e0>
   19878:	orr	r4, r0, r4
   1987c:	orr	r5, r1, r5
   19880:	b	1984c <fputs@plt+0x87a8>
   19884:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19888:	mov	r8, #0
   1988c:	mov	r7, r0
   19890:	mov	r4, r1
   19894:	mov	sl, r8
   19898:	cmp	r4, #0
   1989c:	bne	198b0 <fputs@plt+0x880c>
   198a0:	mov	r0, r8
   198a4:	mov	r1, sl
   198a8:	add	sp, sp, #12
   198ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198b0:	mov	r0, r7
   198b4:	ldr	r1, [r4]
   198b8:	bl	19820 <fputs@plt+0x877c>
   198bc:	mov	r9, r0
   198c0:	mov	r6, r1
   198c4:	ldr	r5, [r4, #28]
   198c8:	mov	r0, r7
   198cc:	ldr	r1, [r4, #36]	; 0x24
   198d0:	bl	19820 <fputs@plt+0x877c>
   198d4:	orr	r0, r9, r0
   198d8:	orr	r6, r6, r1
   198dc:	ldr	r1, [r4, #44]	; 0x2c
   198e0:	orr	r8, r0, r8
   198e4:	mov	r0, r7
   198e8:	bl	19820 <fputs@plt+0x877c>
   198ec:	orr	r6, r6, sl
   198f0:	orr	r8, r8, r0
   198f4:	orr	r6, r6, r1
   198f8:	mov	r0, r7
   198fc:	ldr	r1, [r4, #32]
   19900:	bl	19984 <fputs@plt+0x88e0>
   19904:	orr	r6, r6, r1
   19908:	orr	r8, r8, r0
   1990c:	ldr	r1, [r4, #40]	; 0x28
   19910:	mov	r0, r7
   19914:	bl	19984 <fputs@plt+0x88e0>
   19918:	cmp	r5, #0
   1991c:	orr	sl, r6, r1
   19920:	orr	r8, r8, r0
   19924:	ldrne	r3, [r5], #28
   19928:	movne	r6, #0
   1992c:	bne	19974 <fputs@plt+0x88d0>
   19930:	ldr	r4, [r4, #48]	; 0x30
   19934:	b	19898 <fputs@plt+0x87f4>
   19938:	mov	r0, r7
   1993c:	ldr	r1, [r5, #-72]	; 0xffffffb8
   19940:	add	r6, r6, #1
   19944:	str	r3, [sp, #4]
   19948:	bl	19884 <fputs@plt+0x87e0>
   1994c:	mov	fp, r0
   19950:	mov	r9, r1
   19954:	ldr	r1, [r5, #-44]	; 0xffffffd4
   19958:	mov	r0, r7
   1995c:	bl	19984 <fputs@plt+0x88e0>
   19960:	ldr	r3, [sp, #4]
   19964:	orr	r0, fp, r0
   19968:	orr	r1, r9, r1
   1996c:	orr	r8, r0, r8
   19970:	orr	sl, r1, sl
   19974:	cmp	r3, r6
   19978:	add	r5, r5, #72	; 0x48
   1997c:	bgt	19938 <fputs@plt+0x8894>
   19980:	b	19930 <fputs@plt+0x888c>
   19984:	push	{r4, r5, r6, r7, r8, lr}
   19988:	subs	r4, r1, #0
   1998c:	beq	199fc <fputs@plt+0x8958>
   19990:	ldrb	r3, [r4]
   19994:	cmp	r3, #152	; 0x98
   19998:	bne	199a8 <fputs@plt+0x8904>
   1999c:	ldr	r1, [r4, #28]
   199a0:	pop	{r4, r5, r6, r7, r8, lr}
   199a4:	b	158c0 <fputs@plt+0x481c>
   199a8:	ldr	r1, [r4, #16]
   199ac:	mov	r6, r0
   199b0:	bl	19984 <fputs@plt+0x88e0>
   199b4:	mov	r7, r0
   199b8:	mov	r5, r1
   199bc:	ldr	r1, [r4, #12]
   199c0:	mov	r0, r6
   199c4:	bl	19984 <fputs@plt+0x88e0>
   199c8:	ldr	r3, [r4, #4]
   199cc:	orr	r7, r7, r0
   199d0:	orr	r5, r5, r1
   199d4:	mov	r0, r6
   199d8:	ldr	r1, [r4, #20]
   199dc:	tst	r3, #2048	; 0x800
   199e0:	beq	199f4 <fputs@plt+0x8950>
   199e4:	bl	19884 <fputs@plt+0x87e0>
   199e8:	orr	r0, r7, r0
   199ec:	orr	r1, r5, r1
   199f0:	pop	{r4, r5, r6, r7, r8, pc}
   199f4:	bl	19820 <fputs@plt+0x877c>
   199f8:	b	199e8 <fputs@plt+0x8944>
   199fc:	mov	r0, r4
   19a00:	mov	r1, r4
   19a04:	pop	{r4, r5, r6, r7, r8, pc}
   19a08:	push	{r4, r5, r6, lr}
   19a0c:	ldr	lr, [r0, #8]
   19a10:	ldr	ip, [r1, #44]	; 0x2c
   19a14:	cmp	lr, ip
   19a18:	bne	19a70 <fputs@plt+0x89cc>
   19a1c:	ldrh	ip, [r0, #18]
   19a20:	ands	ip, ip, #130	; 0x82
   19a24:	beq	19a70 <fputs@plt+0x89cc>
   19a28:	ldr	lr, [r0, #32]
   19a2c:	ldr	ip, [r0, #36]	; 0x24
   19a30:	and	r4, r2, lr
   19a34:	and	r5, r3, ip
   19a38:	orrs	r3, r4, r5
   19a3c:	bne	19a70 <fputs@plt+0x89cc>
   19a40:	ldr	r2, [r0, #12]
   19a44:	cmp	r2, #0
   19a48:	blt	19a70 <fputs@plt+0x89cc>
   19a4c:	ldr	r3, [r1, #16]
   19a50:	ldr	r0, [r0]
   19a54:	ldr	r3, [r3, #4]
   19a58:	add	r3, r3, r2, lsl #4
   19a5c:	ldrb	r1, [r3, #13]
   19a60:	bl	14ecc <fputs@plt+0x3e28>
   19a64:	adds	r0, r0, #0
   19a68:	movne	r0, #1
   19a6c:	pop	{r4, r5, r6, pc}
   19a70:	mov	r0, #0
   19a74:	pop	{r4, r5, r6, pc}
   19a78:	add	r3, r0, r1
   19a7c:	push	{r4, r5, r6, r7, r8, lr}
   19a80:	ldr	lr, [pc, #176]	; 19b38 <fputs@plt+0x8a94>
   19a84:	ldrb	r3, [r3, #-1]
   19a88:	ldr	r6, [pc, #172]	; 19b3c <fputs@plt+0x8a98>
   19a8c:	ldr	r7, [pc, #172]	; 19b40 <fputs@plt+0x8a9c>
   19a90:	add	r3, lr, r3
   19a94:	ldrb	ip, [r3, #64]	; 0x40
   19a98:	ldrb	r3, [r0]
   19a9c:	add	ip, ip, ip, lsl #1
   19aa0:	add	r3, lr, r3
   19aa4:	ldrb	r3, [r3, #64]	; 0x40
   19aa8:	eor	r3, r1, r3, lsl #2
   19aac:	eor	ip, ip, r3
   19ab0:	mov	r3, #127	; 0x7f
   19ab4:	sdiv	r3, ip, r3
   19ab8:	rsb	r3, r3, r3, lsl #7
   19abc:	sub	ip, ip, r3
   19ac0:	add	ip, lr, ip
   19ac4:	ldrb	r3, [ip, #1092]	; 0x444
   19ac8:	sub	r3, r3, #1
   19acc:	cmn	r3, #1
   19ad0:	popeq	{r4, r5, r6, r7, r8, pc}
   19ad4:	add	ip, lr, r3
   19ad8:	ldrb	ip, [ip, #1219]	; 0x4c3
   19adc:	cmp	r1, ip
   19ae0:	bne	19b10 <fputs@plt+0x8a6c>
   19ae4:	lsl	ip, r3, #1
   19ae8:	ldrh	r5, [r7, ip]
   19aec:	mov	ip, #0
   19af0:	add	r5, r6, r5
   19af4:	cmp	r1, ip
   19af8:	beq	19b28 <fputs@plt+0x8a84>
   19afc:	ldrb	r4, [r0, ip]
   19b00:	ldrb	r8, [r5, ip]
   19b04:	bic	r4, r4, #32
   19b08:	cmp	r4, r8
   19b0c:	beq	19b20 <fputs@plt+0x8a7c>
   19b10:	add	r3, lr, r3
   19b14:	ldrb	r3, [r3, #2268]	; 0x8dc
   19b18:	sub	r3, r3, #1
   19b1c:	b	19acc <fputs@plt+0x8a28>
   19b20:	add	ip, ip, #1
   19b24:	b	19af4 <fputs@plt+0x8a50>
   19b28:	add	r3, lr, r3
   19b2c:	ldrb	r3, [r3, #2144]	; 0x860
   19b30:	str	r3, [r2]
   19b34:	pop	{r4, r5, r6, r7, r8, pc}
   19b38:	muleq	r7, r0, r4
   19b3c:	andeq	r1, r7, pc, asr #19
   19b40:	strdeq	r1, [r7], -r8
   19b44:	push	{r4, lr}
   19b48:	ldr	r3, [pc, #1488]	; 1a120 <fputs@plt+0x907c>
   19b4c:	ldrb	r2, [r0]
   19b50:	add	lr, r3, r2
   19b54:	ldrb	lr, [lr, #2392]	; 0x958
   19b58:	cmp	lr, #26
   19b5c:	ldrls	pc, [pc, lr, lsl #2]
   19b60:	b	19d3c <fputs@plt+0x8c98>
   19b64:	andeq	sl, r1, r8, ror r0
   19b68:	andeq	sl, r1, r0, asr r0
   19b6c:	muleq	r1, r0, r0
   19b70:	andeq	r9, r1, ip, asr #27
   19b74:	andeq	r9, r1, r8, asr pc
   19b78:	andeq	r9, r1, r8, asr pc
   19b7c:	andeq	r9, r1, r0, lsr pc
   19b80:	strdeq	r9, [r1], -r4
   19b84:	andeq	r9, r1, ip, lsr #27
   19b88:	andeq	r9, r1, r4, lsr #30
   19b8c:	andeq	r9, r1, r4, asr #26
   19b90:	strdeq	r9, [r1], -ip
   19b94:	ldrdeq	r9, [r1], -r0
   19b98:	andeq	r9, r1, ip, lsl #26
   19b9c:			; <UNDEFINED> instruction: 0x00019cb4
   19ba0:	andeq	r9, r1, r0, lsr sp
   19ba4:	andeq	r9, r1, r4, ror #24
   19ba8:	andeq	r9, r1, ip, lsr #24
   19bac:	andeq	r9, r1, ip, lsr ip
   19bb0:	andeq	r9, r1, r4, asr #24
   19bb4:	andeq	r9, r1, r4, asr ip
   19bb8:	andeq	r9, r1, ip, asr ip
   19bbc:	andeq	r9, r1, ip, lsr #25
   19bc0:	andeq	r9, r1, ip, asr sp
   19bc4:	andeq	r9, r1, r4, ror #26
   19bc8:	andeq	r9, r1, ip, ror #26
   19bcc:			; <UNDEFINED> instruction: 0x00019db4
   19bd0:	add	r4, r4, #1
   19bd4:	ldrb	r2, [r0, r4]
   19bd8:	add	r2, r3, r2
   19bdc:	ldrb	r2, [r2, #320]	; 0x140
   19be0:	tst	r2, #1
   19be4:	bne	19bd0 <fputs@plt+0x8b2c>
   19be8:	mov	r3, #160	; 0xa0
   19bec:	str	r3, [r1]
   19bf0:	b	19c4c <fputs@plt+0x8ba8>
   19bf4:	mov	r4, #1
   19bf8:	b	19bd4 <fputs@plt+0x8b30>
   19bfc:	ldrb	r3, [r0, #1]
   19c00:	cmp	r3, #45	; 0x2d
   19c04:	movne	r3, #90	; 0x5a
   19c08:	bne	19c30 <fputs@plt+0x8b8c>
   19c0c:	mov	r4, #2
   19c10:	b	19c18 <fputs@plt+0x8b74>
   19c14:	add	r4, r4, #1
   19c18:	ldrb	r3, [r0, r4]
   19c1c:	cmp	r3, #10
   19c20:	cmpne	r3, #0
   19c24:	bne	19c14 <fputs@plt+0x8b70>
   19c28:	b	19be8 <fputs@plt+0x8b44>
   19c2c:	mov	r3, #22
   19c30:	mov	r4, #1
   19c34:	str	r3, [r1]
   19c38:	b	19c4c <fputs@plt+0x8ba8>
   19c3c:	mov	r3, #23
   19c40:	b	19c30 <fputs@plt+0x8b8c>
   19c44:	mov	r4, #1
   19c48:	str	r4, [r1]
   19c4c:	mov	r0, r4
   19c50:	pop	{r4, pc}
   19c54:	mov	r3, #89	; 0x59
   19c58:	b	19c30 <fputs@plt+0x8b8c>
   19c5c:	mov	r3, #91	; 0x5b
   19c60:	b	19c30 <fputs@plt+0x8b8c>
   19c64:	ldrb	r3, [r0, #1]
   19c68:	cmp	r3, #42	; 0x2a
   19c6c:	bne	19c80 <fputs@plt+0x8bdc>
   19c70:	ldrb	r3, [r0, #2]
   19c74:	cmp	r3, #0
   19c78:	movne	r4, #3
   19c7c:	bne	19c8c <fputs@plt+0x8be8>
   19c80:	mov	r3, #92	; 0x5c
   19c84:	b	19c30 <fputs@plt+0x8b8c>
   19c88:	add	r4, r4, #1
   19c8c:	cmp	r3, #42	; 0x2a
   19c90:	ldrb	r2, [r0, r4]
   19c94:	bne	19ca0 <fputs@plt+0x8bfc>
   19c98:	cmp	r2, #47	; 0x2f
   19c9c:	beq	1a118 <fputs@plt+0x9074>
   19ca0:	subs	r3, r2, #0
   19ca4:	bne	19c88 <fputs@plt+0x8be4>
   19ca8:	b	19be8 <fputs@plt+0x8b44>
   19cac:	mov	r3, #93	; 0x5d
   19cb0:	b	19c30 <fputs@plt+0x8b8c>
   19cb4:	mov	r3, #79	; 0x4f
   19cb8:	str	r3, [r1]
   19cbc:	ldrb	r3, [r0, #1]
   19cc0:	cmp	r3, #61	; 0x3d
   19cc4:	moveq	r4, #2
   19cc8:	movne	r4, #1
   19ccc:	b	19c4c <fputs@plt+0x8ba8>
   19cd0:	ldrb	r3, [r0, #1]
   19cd4:	cmp	r3, #61	; 0x3d
   19cd8:	moveq	r3, #81	; 0x51
   19cdc:	beq	19cec <fputs@plt+0x8c48>
   19ce0:	cmp	r3, #62	; 0x3e
   19ce4:	bne	19cf8 <fputs@plt+0x8c54>
   19ce8:	mov	r3, #78	; 0x4e
   19cec:	mov	r4, #2
   19cf0:	str	r3, [r1]
   19cf4:	b	19c4c <fputs@plt+0x8ba8>
   19cf8:	cmp	r3, #60	; 0x3c
   19cfc:	moveq	r3, #87	; 0x57
   19d00:	movne	r3, #82	; 0x52
   19d04:	bne	19c30 <fputs@plt+0x8b8c>
   19d08:	b	19cec <fputs@plt+0x8c48>
   19d0c:	ldrb	r3, [r0, #1]
   19d10:	cmp	r3, #61	; 0x3d
   19d14:	moveq	r3, #83	; 0x53
   19d18:	beq	19cec <fputs@plt+0x8c48>
   19d1c:	cmp	r3, #62	; 0x3e
   19d20:	moveq	r3, #88	; 0x58
   19d24:	movne	r3, #80	; 0x50
   19d28:	bne	19c30 <fputs@plt+0x8b8c>
   19d2c:	b	19cec <fputs@plt+0x8c48>
   19d30:	ldrb	r3, [r0, #1]
   19d34:	cmp	r3, #61	; 0x3d
   19d38:	beq	19ce8 <fputs@plt+0x8c44>
   19d3c:	mov	r3, #161	; 0xa1
   19d40:	b	19c30 <fputs@plt+0x8b8c>
   19d44:	ldrb	r3, [r0, #1]
   19d48:	cmp	r3, #124	; 0x7c
   19d4c:	movne	r3, #86	; 0x56
   19d50:	moveq	r3, #94	; 0x5e
   19d54:	bne	19c30 <fputs@plt+0x8b8c>
   19d58:	b	19cec <fputs@plt+0x8c48>
   19d5c:	mov	r3, #26
   19d60:	b	19c30 <fputs@plt+0x8b8c>
   19d64:	mov	r3, #85	; 0x55
   19d68:	b	19c30 <fputs@plt+0x8b8c>
   19d6c:	mov	r3, #96	; 0x60
   19d70:	b	19c30 <fputs@plt+0x8b8c>
   19d74:	cmp	r2, ip
   19d78:	bne	19d90 <fputs@plt+0x8cec>
   19d7c:	add	r3, r0, r3
   19d80:	add	r4, r4, #1
   19d84:	ldrb	r3, [r3, #1]
   19d88:	cmp	r3, r2
   19d8c:	bne	1a108 <fputs@plt+0x9064>
   19d90:	add	r4, r4, #1
   19d94:	ldrb	ip, [r0, r4]
   19d98:	mov	r3, r4
   19d9c:	cmp	ip, #0
   19da0:	bne	19d74 <fputs@plt+0x8cd0>
   19da4:	mov	r3, #161	; 0xa1
   19da8:	b	19bec <fputs@plt+0x8b48>
   19dac:	mov	r4, #1
   19db0:	b	19d94 <fputs@plt+0x8cf0>
   19db4:	ldrb	r2, [r0, #1]
   19db8:	add	r2, r3, r2
   19dbc:	ldrb	r2, [r2, #320]	; 0x140
   19dc0:	tst	r2, #4
   19dc4:	moveq	r3, #122	; 0x7a
   19dc8:	beq	19c30 <fputs@plt+0x8b8c>
   19dcc:	mov	r2, #132	; 0x84
   19dd0:	str	r2, [r1]
   19dd4:	ldrb	r2, [r0]
   19dd8:	cmp	r2, #48	; 0x30
   19ddc:	bne	19ef8 <fputs@plt+0x8e54>
   19de0:	ldrb	r2, [r0, #1]
   19de4:	and	r2, r2, #223	; 0xdf
   19de8:	cmp	r2, #88	; 0x58
   19dec:	bne	19ef8 <fputs@plt+0x8e54>
   19df0:	ldrb	r2, [r0, #2]
   19df4:	add	r2, r3, r2
   19df8:	ldrb	r4, [r2, #320]	; 0x140
   19dfc:	ands	r4, r4, #8
   19e00:	bne	19ee8 <fputs@plt+0x8e44>
   19e04:	ldrb	r2, [r0, r4]
   19e08:	add	ip, r3, r2
   19e0c:	ldrb	ip, [ip, #320]	; 0x140
   19e10:	tst	ip, #4
   19e14:	bne	19ef0 <fputs@plt+0x8e4c>
   19e18:	cmp	r2, #46	; 0x2e
   19e1c:	bne	19e40 <fputs@plt+0x8d9c>
   19e20:	add	r4, r4, #1
   19e24:	ldrb	r2, [r0, r4]
   19e28:	add	r2, r3, r2
   19e2c:	ldrb	r2, [r2, #320]	; 0x140
   19e30:	tst	r2, #4
   19e34:	bne	19e20 <fputs@plt+0x8d7c>
   19e38:	mov	r2, #133	; 0x85
   19e3c:	str	r2, [r1]
   19e40:	ldrb	r2, [r0, r4]
   19e44:	and	r2, r2, #223	; 0xdf
   19e48:	cmp	r2, #69	; 0x45
   19e4c:	bne	19ea8 <fputs@plt+0x8e04>
   19e50:	add	ip, r0, r4
   19e54:	ldrb	r2, [ip, #1]
   19e58:	add	lr, r3, r2
   19e5c:	ldrb	lr, [lr, #320]	; 0x140
   19e60:	tst	lr, #4
   19e64:	bne	19e88 <fputs@plt+0x8de4>
   19e68:	sub	r2, r2, #43	; 0x2b
   19e6c:	tst	r2, #253	; 0xfd
   19e70:	bne	19ea8 <fputs@plt+0x8e04>
   19e74:	ldrb	r2, [ip, #2]
   19e78:	add	r2, r3, r2
   19e7c:	ldrb	r2, [r2, #320]	; 0x140
   19e80:	tst	r2, #4
   19e84:	beq	19ea8 <fputs@plt+0x8e04>
   19e88:	add	r4, r4, #2
   19e8c:	ldrb	r2, [r0, r4]
   19e90:	add	r2, r3, r2
   19e94:	ldrb	r2, [r2, #320]	; 0x140
   19e98:	tst	r2, #4
   19e9c:	bne	19f00 <fputs@plt+0x8e5c>
   19ea0:	mov	r2, #133	; 0x85
   19ea4:	str	r2, [r1]
   19ea8:	mov	ip, #161	; 0xa1
   19eac:	ldrb	r2, [r0, r4]
   19eb0:	add	r2, r3, r2
   19eb4:	ldrb	r2, [r2, #320]	; 0x140
   19eb8:	tst	r2, #70	; 0x46
   19ebc:	beq	19c4c <fputs@plt+0x8ba8>
   19ec0:	add	r4, r4, #1
   19ec4:	str	ip, [r1]
   19ec8:	b	19eac <fputs@plt+0x8e08>
   19ecc:	add	r4, r4, #1
   19ed0:	ldrb	r2, [r0, r4]
   19ed4:	add	r2, r3, r2
   19ed8:	ldrb	r2, [r2, #320]	; 0x140
   19edc:	tst	r2, #8
   19ee0:	bne	19ecc <fputs@plt+0x8e28>
   19ee4:	b	19c4c <fputs@plt+0x8ba8>
   19ee8:	mov	r4, #3
   19eec:	b	19ed0 <fputs@plt+0x8e2c>
   19ef0:	add	r4, r4, #1
   19ef4:	b	19e04 <fputs@plt+0x8d60>
   19ef8:	mov	r4, #0
   19efc:	b	19e04 <fputs@plt+0x8d60>
   19f00:	add	r4, r4, #1
   19f04:	b	19e8c <fputs@plt+0x8de8>
   19f08:	add	r4, r4, #1
   19f0c:	cmp	ip, #93	; 0x5d
   19f10:	beq	1a0a8 <fputs@plt+0x9004>
   19f14:	ldrb	ip, [r0, r4]
   19f18:	cmp	ip, #0
   19f1c:	bne	19f08 <fputs@plt+0x8e64>
   19f20:	b	19da4 <fputs@plt+0x8d00>
   19f24:	mov	ip, r2
   19f28:	mov	r4, #1
   19f2c:	b	19f0c <fputs@plt+0x8e68>
   19f30:	mov	r2, #135	; 0x87
   19f34:	mov	r4, #1
   19f38:	str	r2, [r1]
   19f3c:	ldrb	r2, [r0, r4]
   19f40:	add	r2, r3, r2
   19f44:	ldrb	r2, [r2, #320]	; 0x140
   19f48:	tst	r2, #4
   19f4c:	beq	19c4c <fputs@plt+0x8ba8>
   19f50:	add	r4, r4, #1
   19f54:	b	19f3c <fputs@plt+0x8e98>
   19f58:	mov	r2, #135	; 0x87
   19f5c:	mov	r4, #1
   19f60:	str	r2, [r1]
   19f64:	mov	r2, #0
   19f68:	ldrb	ip, [r0, r4]
   19f6c:	cmp	ip, #0
   19f70:	bne	19f80 <fputs@plt+0x8edc>
   19f74:	cmp	r2, #0
   19f78:	beq	19da4 <fputs@plt+0x8d00>
   19f7c:	b	19c4c <fputs@plt+0x8ba8>
   19f80:	add	lr, r3, ip
   19f84:	ldrb	lr, [lr, #320]	; 0x140
   19f88:	tst	lr, #70	; 0x46
   19f8c:	addne	r2, r2, #1
   19f90:	bne	1a01c <fputs@plt+0x8f78>
   19f94:	sub	lr, ip, #40	; 0x28
   19f98:	cmp	r2, #0
   19f9c:	clz	lr, lr
   19fa0:	lsr	lr, lr, #5
   19fa4:	movle	lr, #0
   19fa8:	cmp	lr, #0
   19fac:	beq	1a000 <fputs@plt+0x8f5c>
   19fb0:	add	ip, r4, #1
   19fb4:	ldrb	r2, [r0, ip]
   19fb8:	cmp	r2, #0
   19fbc:	beq	19ff0 <fputs@plt+0x8f4c>
   19fc0:	add	lr, r3, r2
   19fc4:	ldrb	lr, [lr, #320]	; 0x140
   19fc8:	tst	lr, #1
   19fcc:	bne	19fe8 <fputs@plt+0x8f44>
   19fd0:	cmp	r2, #41	; 0x29
   19fd4:	bne	19fe0 <fputs@plt+0x8f3c>
   19fd8:	add	r4, r4, #2
   19fdc:	b	19c4c <fputs@plt+0x8ba8>
   19fe0:	mov	r4, ip
   19fe4:	b	19fb0 <fputs@plt+0x8f0c>
   19fe8:	cmp	r2, #41	; 0x29
   19fec:	beq	19fd8 <fputs@plt+0x8f34>
   19ff0:	mov	r3, #161	; 0xa1
   19ff4:	mov	r4, ip
   19ff8:	str	r3, [r1]
   19ffc:	b	19c4c <fputs@plt+0x8ba8>
   1a000:	cmp	ip, #58	; 0x3a
   1a004:	bne	19f74 <fputs@plt+0x8ed0>
   1a008:	add	ip, r0, r4
   1a00c:	ldrb	ip, [ip, #1]
   1a010:	cmp	ip, #58	; 0x3a
   1a014:	bne	19f74 <fputs@plt+0x8ed0>
   1a018:	add	r4, r4, #1
   1a01c:	add	r4, r4, #1
   1a020:	b	19f68 <fputs@plt+0x8ec4>
   1a024:	add	r4, r4, #1
   1a028:	ldrb	r2, [r0, r4]
   1a02c:	add	r2, r3, r2
   1a030:	ldrb	ip, [r2, #2392]	; 0x958
   1a034:	cmp	ip, #1
   1a038:	bls	1a024 <fputs@plt+0x8f80>
   1a03c:	ldrb	r2, [r2, #320]	; 0x140
   1a040:	tst	r2, #70	; 0x46
   1a044:	beq	1a058 <fputs@plt+0x8fb4>
   1a048:	add	r4, r4, #1
   1a04c:	b	1a094 <fputs@plt+0x8ff0>
   1a050:	mov	r4, #1
   1a054:	b	1a028 <fputs@plt+0x8f84>
   1a058:	mov	r3, #27
   1a05c:	cmp	r4, #1
   1a060:	str	r3, [r1]
   1a064:	beq	19c4c <fputs@plt+0x8ba8>
   1a068:	mov	r2, r1
   1a06c:	mov	r1, r4
   1a070:	bl	19a78 <fputs@plt+0x89d4>
   1a074:	b	19c4c <fputs@plt+0x8ba8>
   1a078:	ldrb	r2, [r0, #1]
   1a07c:	cmp	r2, #39	; 0x27
   1a080:	moveq	r2, #134	; 0x86
   1a084:	moveq	r4, #2
   1a088:	streq	r2, [r1]
   1a08c:	beq	1a0b4 <fputs@plt+0x9010>
   1a090:	mov	r4, #1
   1a094:	ldrb	r2, [r0, r4]
   1a098:	add	r2, r3, r2
   1a09c:	ldrb	r2, [r2, #320]	; 0x140
   1a0a0:	tst	r2, #70	; 0x46
   1a0a4:	bne	1a048 <fputs@plt+0x8fa4>
   1a0a8:	mov	r3, #27
   1a0ac:	b	19bec <fputs@plt+0x8b48>
   1a0b0:	add	r4, r4, #1
   1a0b4:	ldrb	r2, [r0, r4]
   1a0b8:	add	ip, r3, r2
   1a0bc:	ldrb	ip, [ip, #320]	; 0x140
   1a0c0:	tst	ip, #8
   1a0c4:	bne	1a0b0 <fputs@plt+0x900c>
   1a0c8:	cmp	r2, #39	; 0x27
   1a0cc:	bne	1a0d8 <fputs@plt+0x9034>
   1a0d0:	tst	r4, #1
   1a0d4:	beq	1a0f8 <fputs@plt+0x9054>
   1a0d8:	mov	r3, #161	; 0xa1
   1a0dc:	str	r3, [r1]
   1a0e0:	ldrb	r3, [r0, r4]
   1a0e4:	cmp	r3, #0
   1a0e8:	cmpne	r3, #39	; 0x27
   1a0ec:	bne	1a100 <fputs@plt+0x905c>
   1a0f0:	cmp	r3, #0
   1a0f4:	beq	19c4c <fputs@plt+0x8ba8>
   1a0f8:	add	r4, r4, #1
   1a0fc:	b	19c4c <fputs@plt+0x8ba8>
   1a100:	add	r4, r4, #1
   1a104:	b	1a0e0 <fputs@plt+0x903c>
   1a108:	cmp	r2, #39	; 0x27
   1a10c:	moveq	r3, #97	; 0x61
   1a110:	beq	19bec <fputs@plt+0x8b48>
   1a114:	b	1a0a8 <fputs@plt+0x9004>
   1a118:	add	r4, r4, #1
   1a11c:	b	19be8 <fputs@plt+0x8b44>
   1a120:	muleq	r7, r0, r4
   1a124:	ldr	r1, [r0, #20]
   1a128:	mov	r3, #0
   1a12c:	cmp	r3, r1
   1a130:	blt	1a13c <fputs@plt+0x9098>
   1a134:	mov	r0, #0
   1a138:	bx	lr
   1a13c:	ldr	r2, [r0, #16]
   1a140:	add	r2, r2, r3, lsl #4
   1a144:	ldr	r2, [r2, #4]
   1a148:	cmp	r2, #0
   1a14c:	beq	1a15c <fputs@plt+0x90b8>
   1a150:	ldr	r2, [r2, #16]
   1a154:	cmp	r2, #0
   1a158:	bne	1a164 <fputs@plt+0x90c0>
   1a15c:	add	r3, r3, #1
   1a160:	b	1a12c <fputs@plt+0x9088>
   1a164:	mov	r0, #1
   1a168:	bx	lr
   1a16c:	cmp	r0, #516	; 0x204
   1a170:	beq	1a19c <fputs@plt+0x90f8>
   1a174:	uxtb	r0, r0
   1a178:	cmp	r0, #26
   1a17c:	bgt	1a1a4 <fputs@plt+0x9100>
   1a180:	ldr	r3, [pc, #36]	; 1a1ac <fputs@plt+0x9108>
   1a184:	add	r0, r3, r0, lsl #2
   1a188:	ldr	r3, [pc, #32]	; 1a1b0 <fputs@plt+0x910c>
   1a18c:	ldr	r0, [r0, #2648]	; 0xa58
   1a190:	cmp	r0, #0
   1a194:	moveq	r0, r3
   1a198:	bx	lr
   1a19c:	ldr	r0, [pc, #16]	; 1a1b4 <fputs@plt+0x9110>
   1a1a0:	bx	lr
   1a1a4:	ldr	r0, [pc, #4]	; 1a1b0 <fputs@plt+0x910c>
   1a1a8:	bx	lr
   1a1ac:	muleq	r7, r0, r4
   1a1b0:			; <UNDEFINED> instruction: 0x00074cbc
   1a1b4:	andeq	r4, r7, sl, asr #25
   1a1b8:	mov	r3, #1000	; 0x3e8
   1a1bc:	ldr	r2, [r0, #428]	; 0x1ac
   1a1c0:	mla	r3, r1, r3, r3
   1a1c4:	cmp	r3, r2
   1a1c8:	bgt	1a1e4 <fputs@plt+0x9140>
   1a1cc:	push	{r4, lr}
   1a1d0:	ldr	r1, [pc, #20]	; 1a1ec <fputs@plt+0x9148>
   1a1d4:	ldr	r0, [r0]
   1a1d8:	bl	120b4 <fputs@plt+0x1010>
   1a1dc:	mov	r0, #1
   1a1e0:	pop	{r4, pc}
   1a1e4:	mov	r0, #0
   1a1e8:	bx	lr
   1a1ec:	andeq	r4, pc, r0, asr #4
   1a1f0:	ldrb	r3, [r0, #15]
   1a1f4:	tst	r3, #4
   1a1f8:	beq	1a21c <fputs@plt+0x9178>
   1a1fc:	push	{r4, lr}
   1a200:	ldr	r4, [r0]
   1a204:	mov	r0, r4
   1a208:	bl	10f00 <strlen@plt>
   1a20c:	add	r0, r0, #1
   1a210:	add	r1, r4, r0
   1a214:	mov	r0, r1
   1a218:	pop	{r4, pc}
   1a21c:	mov	r0, r1
   1a220:	bx	lr
   1a224:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a228:	mov	r4, r2
   1a22c:	sub	sp, sp, #44	; 0x2c
   1a230:	mov	r2, #1
   1a234:	mov	r3, r0
   1a238:	strb	r2, [sp, #7]
   1a23c:	ldrb	r2, [r1]
   1a240:	cmp	r2, #152	; 0x98
   1a244:	beq	1a270 <fputs@plt+0x91cc>
   1a248:	cmp	r2, #154	; 0x9a
   1a24c:	beq	1a270 <fputs@plt+0x91cc>
   1a250:	cmp	r2, #119	; 0x77
   1a254:	beq	1a37c <fputs@plt+0x92d8>
   1a258:	mov	r0, #0
   1a25c:	cmp	r4, #0
   1a260:	ldrbne	r3, [sp, #7]
   1a264:	strbne	r3, [r4]
   1a268:	add	sp, sp, #44	; 0x2c
   1a26c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a270:	ldrsh	r2, [r1, #32]
   1a274:	mov	lr, #0
   1a278:	mov	r7, #72	; 0x48
   1a27c:	mov	r0, lr
   1a280:	mov	r6, r2
   1a284:	clz	ip, r0
   1a288:	cmp	r3, #0
   1a28c:	lsr	ip, ip, #5
   1a290:	moveq	ip, #0
   1a294:	cmp	ip, #0
   1a298:	bne	1a2f4 <fputs@plt+0x9250>
   1a29c:	cmp	r0, #0
   1a2a0:	beq	1a25c <fputs@plt+0x91b8>
   1a2a4:	cmp	lr, #0
   1a2a8:	beq	1a338 <fputs@plt+0x9294>
   1a2ac:	cmp	r2, #0
   1a2b0:	blt	1a258 <fputs@plt+0x91b4>
   1a2b4:	ldr	r1, [lr]
   1a2b8:	ldr	r0, [r1]
   1a2bc:	cmp	r0, r2
   1a2c0:	ble	1a258 <fputs@plt+0x91b4>
   1a2c4:	ldr	r1, [r1, #4]
   1a2c8:	add	r2, r2, r2, lsl #2
   1a2cc:	ldr	r1, [r1, r2, lsl #2]
   1a2d0:	ldr	r2, [lr, #28]
   1a2d4:	add	r0, sp, #8
   1a2d8:	str	r2, [sp, #12]
   1a2dc:	add	r2, sp, #7
   1a2e0:	str	r3, [sp, #24]
   1a2e4:	ldr	r3, [r3]
   1a2e8:	str	r3, [sp, #8]
   1a2ec:	bl	1a224 <fputs@plt+0x9180>
   1a2f0:	b	1a25c <fputs@plt+0x91b8>
   1a2f4:	ldr	ip, [r3, #4]
   1a2f8:	mov	r0, #0
   1a2fc:	mov	r5, ip
   1a300:	ldr	fp, [r5], #52	; 0x34
   1a304:	cmp	fp, r0
   1a308:	ble	1a394 <fputs@plt+0x92f0>
   1a30c:	mul	r8, r7, r0
   1a310:	ldr	r9, [r1, #28]
   1a314:	ldr	sl, [r5, r8]
   1a318:	cmp	sl, r9
   1a31c:	bne	1a330 <fputs@plt+0x928c>
   1a320:	add	ip, ip, r8
   1a324:	ldr	r0, [ip, #24]
   1a328:	ldr	lr, [ip, #28]
   1a32c:	b	1a284 <fputs@plt+0x91e0>
   1a330:	add	r0, r0, #1
   1a334:	b	1a304 <fputs@plt+0x9260>
   1a338:	ldr	r3, [r0, #64]	; 0x40
   1a33c:	cmp	r3, #0
   1a340:	beq	1a258 <fputs@plt+0x91b4>
   1a344:	cmp	r2, #0
   1a348:	bge	1a35c <fputs@plt+0x92b8>
   1a34c:	ldrsh	r6, [r0, #32]
   1a350:	cmp	r6, #0
   1a354:	ldrlt	r0, [pc, #68]	; 1a3a0 <fputs@plt+0x92fc>
   1a358:	blt	1a25c <fputs@plt+0x91b8>
   1a35c:	ldr	r5, [r0, #4]
   1a360:	mov	r1, #0
   1a364:	add	r5, r5, r6, lsl #4
   1a368:	mov	r0, r5
   1a36c:	bl	1a1f0 <fputs@plt+0x914c>
   1a370:	ldrb	r3, [r5, #14]
   1a374:	strb	r3, [sp, #7]
   1a378:	b	1a25c <fputs@plt+0x91b8>
   1a37c:	ldr	r2, [r1, #20]
   1a380:	ldr	r1, [r2]
   1a384:	ldr	r2, [r2, #28]
   1a388:	ldr	r1, [r1, #4]
   1a38c:	ldr	r1, [r1]
   1a390:	b	1a2d4 <fputs@plt+0x9230>
   1a394:	mov	r0, #0
   1a398:	ldr	r3, [r3, #16]
   1a39c:	b	1a284 <fputs@plt+0x91e0>
   1a3a0:	andeq	r4, r7, r0, ror #25
   1a3a4:	push	{r4, r5, r6, r7, lr}
   1a3a8:	sub	sp, sp, #36	; 0x24
   1a3ac:	ldr	r6, [r0, #28]
   1a3b0:	ldr	r0, [r6, #12]
   1a3b4:	cmp	r0, #0
   1a3b8:	bge	1a3c8 <fputs@plt+0x9324>
   1a3bc:	mov	r0, #0
   1a3c0:	add	sp, sp, #36	; 0x24
   1a3c4:	pop	{r4, r5, r6, r7, pc}
   1a3c8:	mov	r5, r2
   1a3cc:	mov	r7, r1
   1a3d0:	mov	r2, #30
   1a3d4:	mov	r1, #0
   1a3d8:	add	r0, sp, #2
   1a3dc:	mov	r4, r3
   1a3e0:	bl	10e88 <memset@plt>
   1a3e4:	asr	r3, r5, #31
   1a3e8:	mov	r2, r5
   1a3ec:	ldr	r0, [r6, #12]
   1a3f0:	asr	r5, r4, #31
   1a3f4:	mov	r1, #13
   1a3f8:	strh	r7, [sp]
   1a3fc:	strd	r2, [sp, #8]
   1a400:	mov	r2, sp
   1a404:	ldr	r3, [pc, #24]	; 1a424 <fputs@plt+0x9380>
   1a408:	strd	r4, [sp, #16]
   1a40c:	ldr	r3, [r3, #360]	; 0x168
   1a410:	blx	r3
   1a414:	cmn	r0, #1
   1a418:	bne	1a3bc <fputs@plt+0x9318>
   1a41c:	mov	r0, #5
   1a420:	b	1a3c0 <fputs@plt+0x931c>
   1a424:	andeq	sl, r8, r0, lsr #2
   1a428:	push	{r4, r5, r6, lr}
   1a42c:	mov	ip, r1
   1a430:	add	lr, r1, r2
   1a434:	mov	r1, #1
   1a438:	lsl	r4, r1, ip
   1a43c:	ldr	r5, [r0, #36]	; 0x24
   1a440:	rsb	r4, r4, r1, lsl lr
   1a444:	ands	lr, r3, #1
   1a448:	uxth	r4, r4
   1a44c:	ldr	r1, [r5]
   1a450:	ldr	r1, [r1, #32]
   1a454:	bne	1a4dc <fputs@plt+0x9438>
   1a458:	tst	r3, #4
   1a45c:	bne	1a550 <fputs@plt+0x94ac>
   1a460:	cmp	r1, #0
   1a464:	bne	1a558 <fputs@plt+0x94b4>
   1a468:	mov	r3, r2
   1a46c:	mov	r1, #1
   1a470:	ldr	r0, [r0, #8]
   1a474:	add	r2, ip, #120	; 0x78
   1a478:	bl	1a3a4 <fputs@plt+0x9300>
   1a47c:	cmp	r0, #0
   1a480:	popne	{r4, r5, r6, pc}
   1a484:	ldrh	r3, [r5, #12]
   1a488:	orr	r4, r4, r3
   1a48c:	strh	r4, [r5, #12]
   1a490:	pop	{r4, r5, r6, pc}
   1a494:	cmp	r1, r5
   1a498:	ldrhne	lr, [r1, #10]
   1a49c:	ldr	r1, [r1, #4]
   1a4a0:	orrne	r3, r3, lr
   1a4a4:	cmp	r1, #0
   1a4a8:	bne	1a494 <fputs@plt+0x93f0>
   1a4ac:	tst	r3, r4
   1a4b0:	beq	1a4e4 <fputs@plt+0x9440>
   1a4b4:	ldrh	r3, [r5, #12]
   1a4b8:	mvn	r4, r4
   1a4bc:	sxth	r4, r4
   1a4c0:	and	r3, r3, r4
   1a4c4:	strh	r3, [r5, #12]
   1a4c8:	ldrh	r3, [r5, #10]
   1a4cc:	and	r4, r4, r3
   1a4d0:	mov	r0, #0
   1a4d4:	strh	r4, [r5, #10]
   1a4d8:	pop	{r4, r5, r6, pc}
   1a4dc:	mov	r3, #0
   1a4e0:	b	1a4a4 <fputs@plt+0x9400>
   1a4e4:	mov	r3, r2
   1a4e8:	mov	r1, #2
   1a4ec:	ldr	r0, [r0, #8]
   1a4f0:	add	r2, ip, #120	; 0x78
   1a4f4:	bl	1a3a4 <fputs@plt+0x9300>
   1a4f8:	cmp	r0, #0
   1a4fc:	popne	{r4, r5, r6, pc}
   1a500:	b	1a4b4 <fputs@plt+0x9410>
   1a504:	ldrh	lr, [r1, #12]
   1a508:	tst	r4, lr
   1a50c:	bne	1a574 <fputs@plt+0x94d0>
   1a510:	ldrh	lr, [r1, #10]
   1a514:	ldr	r1, [r1, #4]
   1a518:	orr	r3, r3, lr
   1a51c:	cmp	r1, #0
   1a520:	bne	1a504 <fputs@plt+0x9460>
   1a524:	tst	r3, r4
   1a528:	bne	1a544 <fputs@plt+0x94a0>
   1a52c:	mov	r3, r2
   1a530:	add	r2, ip, #120	; 0x78
   1a534:	ldr	r0, [r0, #8]
   1a538:	bl	1a3a4 <fputs@plt+0x9300>
   1a53c:	cmp	r0, #0
   1a540:	popne	{r4, r5, r6, pc}
   1a544:	ldrh	r3, [r5, #10]
   1a548:	orr	r4, r4, r3
   1a54c:	b	1a4d0 <fputs@plt+0x942c>
   1a550:	mov	r3, lr
   1a554:	b	1a51c <fputs@plt+0x9478>
   1a558:	ldrh	r3, [r1, #12]
   1a55c:	tst	r4, r3
   1a560:	bne	1a574 <fputs@plt+0x94d0>
   1a564:	ldrh	r3, [r1, #10]
   1a568:	tst	r4, r3
   1a56c:	ldreq	r1, [r1, #4]
   1a570:	beq	1a460 <fputs@plt+0x93bc>
   1a574:	mov	r0, #5
   1a578:	pop	{r4, r5, r6, pc}
   1a57c:	push	{r4, r5, r6, r7, r8, lr}
   1a580:	mov	r4, r0
   1a584:	sub	sp, sp, #128	; 0x80
   1a588:	mov	r5, r0
   1a58c:	cmp	r5, #0
   1a590:	bne	1a5d8 <fputs@plt+0x9534>
   1a594:	mov	r2, #128	; 0x80
   1a598:	mov	r1, r5
   1a59c:	mov	r0, sp
   1a5a0:	bl	10e88 <memset@plt>
   1a5a4:	cmp	r4, #0
   1a5a8:	bne	1a5e8 <fputs@plt+0x9544>
   1a5ac:	ldr	r3, [sp]
   1a5b0:	mov	r4, #1
   1a5b4:	mov	r0, r3
   1a5b8:	ldr	r1, [sp, r4, lsl #2]
   1a5bc:	add	r4, r4, #1
   1a5c0:	bl	13720 <fputs@plt+0x267c>
   1a5c4:	cmp	r4, #32
   1a5c8:	mov	r3, r0
   1a5cc:	bne	1a5b4 <fputs@plt+0x9510>
   1a5d0:	add	sp, sp, #128	; 0x80
   1a5d4:	pop	{r4, r5, r6, r7, r8, pc}
   1a5d8:	ldr	r3, [r5, #32]
   1a5dc:	str	r3, [r5, #12]
   1a5e0:	mov	r5, r3
   1a5e4:	b	1a58c <fputs@plt+0x94e8>
   1a5e8:	mov	r7, sp
   1a5ec:	mov	r6, #0
   1a5f0:	ldr	r8, [r4, #12]
   1a5f4:	str	r5, [r4, #12]
   1a5f8:	ldr	r0, [r7], #4
   1a5fc:	cmp	r0, #0
   1a600:	bne	1a618 <fputs@plt+0x9574>
   1a604:	add	r3, sp, #128	; 0x80
   1a608:	add	r6, r3, r6, lsl #2
   1a60c:	str	r4, [r6, #-128]	; 0xffffff80
   1a610:	mov	r4, r8
   1a614:	b	1a5a4 <fputs@plt+0x9500>
   1a618:	mov	r1, r4
   1a61c:	add	r6, r6, #1
   1a620:	bl	13720 <fputs@plt+0x267c>
   1a624:	cmp	r6, #31
   1a628:	mov	r4, r0
   1a62c:	str	r5, [r7, #-4]
   1a630:	bne	1a5f8 <fputs@plt+0x9554>
   1a634:	mov	r1, r0
   1a638:	ldr	r0, [sp, #124]	; 0x7c
   1a63c:	bl	13720 <fputs@plt+0x267c>
   1a640:	str	r0, [sp, #124]	; 0x7c
   1a644:	b	1a610 <fputs@plt+0x956c>
   1a648:	ldr	r3, [r0, #44]	; 0x2c
   1a64c:	cmp	r3, #0
   1a650:	bxeq	lr
   1a654:	push	{r4, r5, r6, lr}
   1a658:	mov	r4, r0
   1a65c:	mov	r5, r1
   1a660:	ldr	r0, [r0]
   1a664:	cmp	r0, #0
   1a668:	bne	1a6c8 <fputs@plt+0x9624>
   1a66c:	cmp	r5, #0
   1a670:	ldr	r6, [pc, #108]	; 1a6e4 <fputs@plt+0x9640>
   1a674:	bne	1a6b4 <fputs@plt+0x9610>
   1a678:	ldr	r3, [r4, #12]
   1a67c:	cmp	r3, #0
   1a680:	beq	1a6b4 <fputs@plt+0x9610>
   1a684:	mov	r2, r5
   1a688:	mov	r1, #1
   1a68c:	ldr	r0, [r4, #44]	; 0x2c
   1a690:	ldr	r3, [r6, #136]	; 0x88
   1a694:	blx	r3
   1a698:	cmp	r0, #0
   1a69c:	beq	1a6b4 <fputs@plt+0x9610>
   1a6a0:	mov	r1, r5
   1a6a4:	ldr	r0, [r0]
   1a6a8:	mov	r5, #1
   1a6ac:	ldr	r2, [r4, #24]
   1a6b0:	bl	10e88 <memset@plt>
   1a6b4:	add	r1, r5, #1
   1a6b8:	ldr	r0, [r4, #44]	; 0x2c
   1a6bc:	ldr	r3, [r6, #148]	; 0x94
   1a6c0:	pop	{r4, r5, r6, lr}
   1a6c4:	bx	r3
   1a6c8:	ldr	r3, [r0, #20]
   1a6cc:	ldr	r6, [r0, #32]
   1a6d0:	cmp	r3, r5
   1a6d4:	bls	1a6dc <fputs@plt+0x9638>
   1a6d8:	bl	17fc8 <fputs@plt+0x6f24>
   1a6dc:	mov	r0, r6
   1a6e0:	b	1a664 <fputs@plt+0x95c0>
   1a6e4:	andeq	sl, r8, r0, lsr #2
   1a6e8:	push	{r4, r5, r6, r7, r8, lr}
   1a6ec:	mov	r4, r0
   1a6f0:	mov	r8, r1
   1a6f4:	ldrb	r3, [r0]
   1a6f8:	cmp	r3, #48	; 0x30
   1a6fc:	bne	1a728 <fputs@plt+0x9684>
   1a700:	ldrb	r3, [r0, #1]
   1a704:	and	r3, r3, #223	; 0xdf
   1a708:	cmp	r3, #88	; 0x58
   1a70c:	bne	1a728 <fputs@plt+0x9684>
   1a710:	ldr	r6, [pc, #200]	; 1a7e0 <fputs@plt+0x973c>
   1a714:	ldrb	r3, [r0, #2]
   1a718:	add	r3, r6, r3
   1a71c:	ldrb	r3, [r3, #320]	; 0x140
   1a720:	tst	r3, #8
   1a724:	bne	1a7ac <fputs@plt+0x9708>
   1a728:	mov	r0, r4
   1a72c:	bl	15c88 <fputs@plt+0x4be4>
   1a730:	mov	r2, r0
   1a734:	mov	r1, r8
   1a738:	mov	r0, r4
   1a73c:	mov	r3, #1
   1a740:	pop	{r4, r5, r6, r7, r8, lr}
   1a744:	b	129a8 <fputs@plt+0x1904>
   1a748:	add	r2, r2, #1
   1a74c:	ldrb	r3, [r4, r2]
   1a750:	cmp	r3, #48	; 0x30
   1a754:	beq	1a748 <fputs@plt+0x96a4>
   1a758:	mov	r5, #0
   1a75c:	add	r7, r4, r2
   1a760:	mov	r1, r5
   1a764:	mov	ip, r7
   1a768:	sub	r3, r7, r4
   1a76c:	ldrb	r0, [ip]
   1a770:	add	r7, r7, #1
   1a774:	add	lr, r6, r0
   1a778:	ldrb	lr, [lr, #320]	; 0x140
   1a77c:	tst	lr, #8
   1a780:	bne	1a7b4 <fputs@plt+0x9710>
   1a784:	str	r5, [r8]
   1a788:	str	r1, [r8, #4]
   1a78c:	ldrb	r1, [ip]
   1a790:	cmp	r1, #0
   1a794:	bne	1a7d8 <fputs@plt+0x9734>
   1a798:	sub	r0, r3, r2
   1a79c:	cmp	r0, #16
   1a7a0:	movle	r0, #0
   1a7a4:	movgt	r0, #1
   1a7a8:	pop	{r4, r5, r6, r7, r8, pc}
   1a7ac:	mov	r2, #2
   1a7b0:	b	1a74c <fputs@plt+0x96a8>
   1a7b4:	bl	12e2c <fputs@plt+0x1d88>
   1a7b8:	lsl	r3, r1, #4
   1a7bc:	uxtb	r0, r0
   1a7c0:	mov	r1, #0
   1a7c4:	lsl	ip, r5, #4
   1a7c8:	orr	r3, r3, r5, lsr #28
   1a7cc:	adds	r5, ip, r0
   1a7d0:	adc	r1, r3, r1
   1a7d4:	b	1a764 <fputs@plt+0x96c0>
   1a7d8:	mov	r0, #1
   1a7dc:	pop	{r4, r5, r6, r7, r8, pc}
   1a7e0:	muleq	r7, r0, r4
   1a7e4:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a7e8:	subs	r6, r1, #0
   1a7ec:	ldr	r4, [pc, #164]	; 1a898 <fputs@plt+0x97f4>
   1a7f0:	bne	1a824 <fputs@plt+0x9780>
   1a7f4:	mov	r3, r4
   1a7f8:	mov	r0, r6
   1a7fc:	ldr	r2, [r3, #8]
   1a800:	add	r0, r0, #1
   1a804:	add	r3, r3, #12
   1a808:	cmp	r2, #0
   1a80c:	strne	r2, [r3, #-8]
   1a810:	cmp	r0, #28
   1a814:	bne	1a7fc <fputs@plt+0x9758>
   1a818:	mov	r0, #0
   1a81c:	add	sp, sp, #4
   1a820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a824:	sub	r7, r4, #272	; 0x110
   1a828:	mov	r8, r2
   1a82c:	mov	r5, #0
   1a830:	mov	fp, #12
   1a834:	mov	r9, r7
   1a838:	mul	sl, fp, r5
   1a83c:	mov	r0, r6
   1a840:	ldr	r1, [sl, r4]
   1a844:	bl	11080 <strcmp@plt>
   1a848:	cmp	r0, #0
   1a84c:	bne	1a884 <fputs@plt+0x97e0>
   1a850:	add	r3, r7, sl
   1a854:	ldr	r2, [r3, #280]	; 0x118
   1a858:	cmp	r2, #0
   1a85c:	ldreq	r2, [r3, #276]	; 0x114
   1a860:	streq	r2, [r3, #280]	; 0x118
   1a864:	cmp	r8, #0
   1a868:	moveq	r3, #12
   1a86c:	mlaeq	r3, r3, r5, r9
   1a870:	ldreq	r8, [r3, #280]	; 0x118
   1a874:	mov	r3, #12
   1a878:	mla	r5, r3, r5, r9
   1a87c:	str	r8, [r5, #276]	; 0x114
   1a880:	b	1a81c <fputs@plt+0x9778>
   1a884:	add	r5, r5, #1
   1a888:	cmp	r5, #28
   1a88c:	bne	1a838 <fputs@plt+0x9794>
   1a890:	mov	r0, #12
   1a894:	b	1a81c <fputs@plt+0x9778>
   1a898:	andeq	sl, r8, r0, lsr r2
   1a89c:	orrs	r3, r0, r1
   1a8a0:	beq	1a934 <fputs@plt+0x9890>
   1a8a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a8a8:	clz	r4, r1
   1a8ac:	cmp	r0, #0
   1a8b0:	lsr	r4, r4, #5
   1a8b4:	moveq	r4, #1
   1a8b8:	cmp	r4, #0
   1a8bc:	bne	1a93c <fputs@plt+0x9898>
   1a8c0:	ldr	r7, [r0]
   1a8c4:	ldr	r3, [r1]
   1a8c8:	cmp	r7, r3
   1a8cc:	bne	1a93c <fputs@plt+0x9898>
   1a8d0:	mov	r6, r2
   1a8d4:	mov	r8, r1
   1a8d8:	mov	r5, r0
   1a8dc:	mov	r9, #20
   1a8e0:	cmp	r7, r4
   1a8e4:	bgt	1a8f0 <fputs@plt+0x984c>
   1a8e8:	mov	r0, #0
   1a8ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a8f0:	ldr	r2, [r5, #4]
   1a8f4:	mul	r3, r9, r4
   1a8f8:	add	lr, r2, r3
   1a8fc:	ldr	r0, [r2, r3]
   1a900:	ldr	r2, [r8, #4]
   1a904:	add	ip, r2, r3
   1a908:	ldr	r1, [r2, r3]
   1a90c:	ldrb	r2, [lr, #12]
   1a910:	ldrb	r3, [ip, #12]
   1a914:	cmp	r2, r3
   1a918:	bne	1a93c <fputs@plt+0x9898>
   1a91c:	mov	r2, r6
   1a920:	bl	1a944 <fputs@plt+0x98a0>
   1a924:	cmp	r0, #0
   1a928:	bne	1a93c <fputs@plt+0x9898>
   1a92c:	add	r4, r4, #1
   1a930:	b	1a8e0 <fputs@plt+0x983c>
   1a934:	mov	r0, r3
   1a938:	bx	lr
   1a93c:	mov	r0, #1
   1a940:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a944:	cmp	r1, #0
   1a948:	cmpne	r0, #0
   1a94c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a950:	mov	r6, r1
   1a954:	bne	1a96c <fputs@plt+0x98c8>
   1a958:	cmp	r0, r1
   1a95c:	movne	r0, #2
   1a960:	moveq	r0, #0
   1a964:	add	sp, sp, #4
   1a968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a96c:	ldr	r4, [r0, #4]
   1a970:	ldr	sl, [r1, #4]
   1a974:	orr	r9, r4, sl
   1a978:	tst	r9, #1024	; 0x400
   1a97c:	beq	1a99c <fputs@plt+0x98f8>
   1a980:	and	r4, r4, sl
   1a984:	tst	r4, #1024	; 0x400
   1a988:	beq	1aa28 <fputs@plt+0x9984>
   1a98c:	ldr	r3, [r0, #8]
   1a990:	ldr	r0, [r1, #8]
   1a994:	cmp	r3, r0
   1a998:	b	1a95c <fputs@plt+0x98b8>
   1a99c:	ldrb	r7, [r0]
   1a9a0:	mov	r8, r2
   1a9a4:	mov	r5, r0
   1a9a8:	ldrb	fp, [r1]
   1a9ac:	cmp	r7, fp
   1a9b0:	beq	1a9f8 <fputs@plt+0x9954>
   1a9b4:	cmp	r7, #95	; 0x5f
   1a9b8:	bne	1a9d0 <fputs@plt+0x992c>
   1a9bc:	ldr	r0, [r0, #12]
   1a9c0:	bl	1a944 <fputs@plt+0x98a0>
   1a9c4:	cmp	r0, #1
   1a9c8:	movle	r0, #1
   1a9cc:	ble	1a964 <fputs@plt+0x98c0>
   1a9d0:	cmp	fp, #95	; 0x5f
   1a9d4:	bne	1aa28 <fputs@plt+0x9984>
   1a9d8:	mov	r2, r8
   1a9dc:	mov	r0, r5
   1a9e0:	ldr	r1, [r6, #12]
   1a9e4:	bl	1a944 <fputs@plt+0x98a0>
   1a9e8:	cmp	r0, #1
   1a9ec:	movgt	r0, #2
   1a9f0:	movle	r0, #1
   1a9f4:	b	1a964 <fputs@plt+0x98c0>
   1a9f8:	and	r3, r7, #253	; 0xfd
   1a9fc:	cmp	r3, #152	; 0x98
   1aa00:	beq	1aa4c <fputs@plt+0x99a8>
   1aa04:	ldr	r0, [r0, #8]
   1aa08:	cmp	r0, #0
   1aa0c:	beq	1aa4c <fputs@plt+0x99a8>
   1aa10:	cmp	r7, #151	; 0x97
   1aa14:	ldr	r1, [r1, #8]
   1aa18:	bne	1aa30 <fputs@plt+0x998c>
   1aa1c:	bl	1233c <fputs@plt+0x1298>
   1aa20:	cmp	r0, #0
   1aa24:	beq	1aa4c <fputs@plt+0x99a8>
   1aa28:	mov	r0, #2
   1aa2c:	b	1a964 <fputs@plt+0x98c0>
   1aa30:	bl	11080 <strcmp@plt>
   1aa34:	cmp	r0, #0
   1aa38:	beq	1aa4c <fputs@plt+0x99a8>
   1aa3c:	cmp	r7, #95	; 0x5f
   1aa40:	movne	r0, #2
   1aa44:	moveq	r0, #1
   1aa48:	b	1a964 <fputs@plt+0x98c0>
   1aa4c:	eor	r4, r4, sl
   1aa50:	ands	r0, r4, #16
   1aa54:	bne	1aa28 <fputs@plt+0x9984>
   1aa58:	tst	r9, #16384	; 0x4000
   1aa5c:	bne	1a964 <fputs@plt+0x98c0>
   1aa60:	tst	r9, #2048	; 0x800
   1aa64:	bne	1aa28 <fputs@plt+0x9984>
   1aa68:	mov	r2, r8
   1aa6c:	ldr	r0, [r5, #12]
   1aa70:	ldr	r1, [r6, #12]
   1aa74:	bl	1a944 <fputs@plt+0x98a0>
   1aa78:	cmp	r0, #0
   1aa7c:	bne	1aa28 <fputs@plt+0x9984>
   1aa80:	mov	r2, r8
   1aa84:	ldr	r0, [r5, #16]
   1aa88:	ldr	r1, [r6, #16]
   1aa8c:	bl	1a944 <fputs@plt+0x98a0>
   1aa90:	cmp	r0, #0
   1aa94:	bne	1aa28 <fputs@plt+0x9984>
   1aa98:	mov	r2, r8
   1aa9c:	ldr	r0, [r5, #20]
   1aaa0:	ldr	r1, [r6, #20]
   1aaa4:	bl	1a89c <fputs@plt+0x97f8>
   1aaa8:	cmp	r0, #0
   1aaac:	bne	1aa28 <fputs@plt+0x9984>
   1aab0:	subs	r7, r7, #97	; 0x61
   1aab4:	eor	r9, r9, #8192	; 0x2000
   1aab8:	movne	r7, #1
   1aabc:	ands	r3, r7, r9, lsr #13
   1aac0:	beq	1a964 <fputs@plt+0x98c0>
   1aac4:	ldrsh	r2, [r5, #32]
   1aac8:	ldrsh	r3, [r6, #32]
   1aacc:	cmp	r2, r3
   1aad0:	bne	1aa28 <fputs@plt+0x9984>
   1aad4:	ldr	r2, [r5, #28]
   1aad8:	ldr	r3, [r6, #28]
   1aadc:	cmp	r2, r3
   1aae0:	beq	1a964 <fputs@plt+0x98c0>
   1aae4:	mvn	r3, r3
   1aae8:	lsr	r3, r3, #31
   1aaec:	cmp	r8, r2
   1aaf0:	moveq	r8, r3
   1aaf4:	orrne	r8, r3, #1
   1aaf8:	cmp	r8, #0
   1aafc:	movne	r0, #2
   1ab00:	b	1a964 <fputs@plt+0x98c0>
   1ab04:	push	{r4, r5, r6, lr}
   1ab08:	mov	r4, r0
   1ab0c:	mov	r5, r1
   1ab10:	mov	r6, r2
   1ab14:	bl	1a944 <fputs@plt+0x98a0>
   1ab18:	cmp	r0, #0
   1ab1c:	beq	1ab98 <fputs@plt+0x9af4>
   1ab20:	ldrb	r3, [r5]
   1ab24:	cmp	r3, #71	; 0x47
   1ab28:	bne	1ab60 <fputs@plt+0x9abc>
   1ab2c:	mov	r2, r6
   1ab30:	mov	r0, r4
   1ab34:	ldr	r1, [r5, #12]
   1ab38:	bl	1ab04 <fputs@plt+0x9a60>
   1ab3c:	cmp	r0, #0
   1ab40:	bne	1ab98 <fputs@plt+0x9af4>
   1ab44:	mov	r2, r6
   1ab48:	mov	r0, r4
   1ab4c:	ldr	r1, [r5, #16]
   1ab50:	bl	1ab04 <fputs@plt+0x9a60>
   1ab54:	adds	r0, r0, #0
   1ab58:	movne	r0, #1
   1ab5c:	pop	{r4, r5, r6, pc}
   1ab60:	cmp	r3, #77	; 0x4d
   1ab64:	bne	1aba0 <fputs@plt+0x9afc>
   1ab68:	mov	r2, r6
   1ab6c:	ldr	r0, [r4, #12]
   1ab70:	ldr	r1, [r5, #12]
   1ab74:	bl	1a944 <fputs@plt+0x98a0>
   1ab78:	cmp	r0, #0
   1ab7c:	bne	1aba0 <fputs@plt+0x9afc>
   1ab80:	ldrb	r0, [r4]
   1ab84:	cmp	r0, #76	; 0x4c
   1ab88:	cmpne	r0, #73	; 0x49
   1ab8c:	movne	r0, #1
   1ab90:	moveq	r0, #0
   1ab94:	pop	{r4, r5, r6, pc}
   1ab98:	mov	r0, #1
   1ab9c:	pop	{r4, r5, r6, pc}
   1aba0:	mov	r0, #0
   1aba4:	pop	{r4, r5, r6, pc}
   1aba8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1abac:	mov	r6, r0
   1abb0:	mov	r5, r1
   1abb4:	mov	r4, r2
   1abb8:	ldrb	r3, [r4]
   1abbc:	cmp	r3, #72	; 0x48
   1abc0:	beq	1abe4 <fputs@plt+0x9b40>
   1abc4:	mov	sl, #48	; 0x30
   1abc8:	ldr	r8, [r5, #12]
   1abcc:	ldr	r9, [r5, #20]
   1abd0:	mov	r5, #0
   1abd4:	cmp	r8, r5
   1abd8:	bgt	1ac04 <fputs@plt+0x9b60>
   1abdc:	mov	r0, #0
   1abe0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1abe4:	mov	r1, r5
   1abe8:	mov	r0, r6
   1abec:	ldr	r2, [r4, #12]
   1abf0:	bl	1aba8 <fputs@plt+0x9b04>
   1abf4:	cmp	r0, #0
   1abf8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1abfc:	ldr	r4, [r4, #16]
   1ac00:	b	1abb8 <fputs@plt+0x9b14>
   1ac04:	mul	r3, sl, r5
   1ac08:	mov	r2, r6
   1ac0c:	mov	r1, r4
   1ac10:	ldr	r7, [r9, r3]
   1ac14:	mov	r0, r7
   1ac18:	bl	1ab04 <fputs@plt+0x9a60>
   1ac1c:	cmp	r0, #0
   1ac20:	beq	1ac3c <fputs@plt+0x9b98>
   1ac24:	ldr	r3, [r7, #4]
   1ac28:	tst	r3, #1
   1ac2c:	beq	1ac44 <fputs@plt+0x9ba0>
   1ac30:	ldrsh	r3, [r7, #36]	; 0x24
   1ac34:	cmp	r3, r6
   1ac38:	beq	1ac44 <fputs@plt+0x9ba0>
   1ac3c:	add	r5, r5, #1
   1ac40:	b	1abd4 <fputs@plt+0x9b30>
   1ac44:	mov	r0, #1
   1ac48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ac4c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ac50:	ldr	r6, [sp, #40]	; 0x28
   1ac54:	ldrb	r1, [r6]
   1ac58:	cmp	r1, #152	; 0x98
   1ac5c:	bne	1ac84 <fputs@plt+0x9be0>
   1ac60:	ldr	r3, [r6, #28]
   1ac64:	ldr	r2, [sp, #44]	; 0x2c
   1ac68:	str	r3, [r2]
   1ac6c:	ldrsh	r3, [r6, #32]
   1ac70:	ldr	r2, [sp, #48]	; 0x30
   1ac74:	str	r3, [r2]
   1ac78:	mov	r0, #1
   1ac7c:	add	sp, sp, #4
   1ac80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac84:	orrs	r1, r2, r3
   1ac88:	beq	1aca8 <fputs@plt+0x9c04>
   1ac8c:	subs	ip, r2, #1
   1ac90:	sbc	r1, r3, #0
   1ac94:	and	r4, ip, r2
   1ac98:	and	r5, r1, r3
   1ac9c:	orrs	r1, r4, r5
   1aca0:	moveq	r1, #0
   1aca4:	beq	1acc8 <fputs@plt+0x9c24>
   1aca8:	mov	r0, #0
   1acac:	b	1ac7c <fputs@plt+0x9bd8>
   1acb0:	lsr	ip, r2, #1
   1acb4:	add	r1, r1, #1
   1acb8:	lsr	lr, r3, #1
   1acbc:	orr	ip, ip, r3, lsl #31
   1acc0:	mov	r3, lr
   1acc4:	mov	r2, ip
   1acc8:	cmp	r3, #0
   1accc:	cmpeq	r2, #1
   1acd0:	bhi	1acb0 <fputs@plt+0x9c0c>
   1acd4:	mov	r3, #72	; 0x48
   1acd8:	mov	fp, #20
   1acdc:	mla	r1, r3, r1, r0
   1ace0:	ldr	r3, [r1, #24]
   1ace4:	ldr	r7, [r1, #52]	; 0x34
   1ace8:	ldr	r4, [r3, #8]
   1acec:	cmp	r4, #0
   1acf0:	beq	1aca8 <fputs@plt+0x9c04>
   1acf4:	ldr	r9, [r4, #40]	; 0x28
   1acf8:	cmp	r9, #0
   1acfc:	ldrhne	r8, [r4, #50]	; 0x32
   1ad00:	movne	r5, #0
   1ad04:	bne	1ad14 <fputs@plt+0x9c70>
   1ad08:	ldr	r4, [r4, #20]
   1ad0c:	b	1acec <fputs@plt+0x9c48>
   1ad10:	add	r5, r5, #1
   1ad14:	cmp	r5, r8
   1ad18:	bge	1ad08 <fputs@plt+0x9c64>
   1ad1c:	ldr	r1, [r4, #4]
   1ad20:	lsl	r2, r5, #1
   1ad24:	ldrsh	sl, [r1, r2]
   1ad28:	cmn	sl, #2
   1ad2c:	bne	1ad10 <fputs@plt+0x9c6c>
   1ad30:	ldr	r0, [r9, #4]
   1ad34:	mul	r1, fp, r5
   1ad38:	mov	r2, r7
   1ad3c:	ldr	r1, [r0, r1]
   1ad40:	mov	r0, r6
   1ad44:	bl	1a944 <fputs@plt+0x98a0>
   1ad48:	cmp	r0, #0
   1ad4c:	bne	1ad10 <fputs@plt+0x9c6c>
   1ad50:	ldr	r3, [sp, #44]	; 0x2c
   1ad54:	str	r7, [r3]
   1ad58:	ldr	r3, [sp, #48]	; 0x30
   1ad5c:	str	sl, [r3]
   1ad60:	b	1ac78 <fputs@plt+0x9bd4>
   1ad64:	ldrb	r3, [r0, #16]
   1ad68:	cmp	r3, r1
   1ad6c:	bne	1ad80 <fputs@plt+0x9cdc>
   1ad70:	mov	r0, #0
   1ad74:	bx	lr
   1ad78:	mov	r0, #0
   1ad7c:	pop	{r4, pc}
   1ad80:	cmp	r1, #1
   1ad84:	strbeq	r1, [r0, #16]
   1ad88:	beq	1ad70 <fputs@plt+0x9ccc>
   1ad8c:	ldr	r3, [pc, #64]	; 1add4 <fputs@plt+0x9d30>
   1ad90:	push	{r4, lr}
   1ad94:	mov	r4, r0
   1ad98:	ldr	r0, [r0, #24]
   1ad9c:	ldr	r3, [r3, #504]	; 0x1f8
   1ada0:	blx	r3
   1ada4:	cmp	r0, #0
   1ada8:	bge	1adc8 <fputs@plt+0x9d24>
   1adac:	bl	11098 <__errno_location@plt>
   1adb0:	ldr	r3, [r0]
   1adb4:	cmp	r3, #2
   1adb8:	beq	1ad78 <fputs@plt+0x9cd4>
   1adbc:	movw	r0, #2058	; 0x80a
   1adc0:	str	r3, [r4, #20]
   1adc4:	pop	{r4, pc}
   1adc8:	mov	r0, #0
   1adcc:	strb	r0, [r4, #16]
   1add0:	pop	{r4, pc}
   1add4:	andeq	sl, r8, r0, lsr #2
   1add8:	ldr	r3, [pc, #88]	; 1ae38 <fputs@plt+0x9d94>
   1addc:	push	{r4, r5, lr}
   1ade0:	sub	sp, sp, #108	; 0x6c
   1ade4:	mov	r5, r0
   1ade8:	mov	r4, r1
   1adec:	mov	r1, sp
   1adf0:	ldr	r0, [r0, #12]
   1adf4:	ldr	r3, [r3, #336]	; 0x150
   1adf8:	blx	r3
   1adfc:	cmp	r0, #0
   1ae00:	beq	1ae1c <fputs@plt+0x9d78>
   1ae04:	bl	11098 <__errno_location@plt>
   1ae08:	ldr	r3, [r0]
   1ae0c:	movw	r0, #1802	; 0x70a
   1ae10:	str	r3, [r5, #20]
   1ae14:	add	sp, sp, #108	; 0x6c
   1ae18:	pop	{r4, r5, pc}
   1ae1c:	ldrd	r2, [sp, #48]	; 0x30
   1ae20:	cmp	r3, #0
   1ae24:	cmpeq	r2, #1
   1ae28:	moveq	r2, #0
   1ae2c:	moveq	r3, #0
   1ae30:	strd	r2, [r4]
   1ae34:	b	1ae14 <fputs@plt+0x9d70>
   1ae38:	andeq	sl, r8, r0, lsr #2
   1ae3c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   1ae40:	mov	r6, r0
   1ae44:	mov	r8, r2
   1ae48:	mov	r9, r3
   1ae4c:	mov	r7, #0
   1ae50:	ldr	r4, [sp, #44]	; 0x2c
   1ae54:	ldr	sl, [pc, #112]	; 1aecc <fputs@plt+0x9e28>
   1ae58:	ubfx	r4, r4, #0, #17
   1ae5c:	mov	r3, r9
   1ae60:	mov	r2, r8
   1ae64:	str	r7, [sp]
   1ae68:	mov	r0, r6
   1ae6c:	bl	10f90 <lseek64@plt>
   1ae70:	cmp	r0, #0
   1ae74:	sbcs	r3, r1, #0
   1ae78:	blt	1aec4 <fputs@plt+0x9e20>
   1ae7c:	mov	r2, r4
   1ae80:	mov	r0, r6
   1ae84:	ldr	r1, [sp, #40]	; 0x28
   1ae88:	ldr	r3, [sl, #408]	; 0x198
   1ae8c:	blx	r3
   1ae90:	subs	r5, r0, #0
   1ae94:	bge	1aeb8 <fputs@plt+0x9e14>
   1ae98:	bl	11098 <__errno_location@plt>
   1ae9c:	ldr	r3, [r0]
   1aea0:	cmp	r3, #4
   1aea4:	beq	1ae5c <fputs@plt+0x9db8>
   1aea8:	bl	11098 <__errno_location@plt>
   1aeac:	ldr	r2, [r0]
   1aeb0:	ldr	r3, [sp, #48]	; 0x30
   1aeb4:	str	r2, [r3]
   1aeb8:	mov	r0, r5
   1aebc:	add	sp, sp, #8
   1aec0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1aec4:	mvn	r5, #0
   1aec8:	b	1aea8 <fputs@plt+0x9e04>
   1aecc:	andeq	sl, r8, r0, lsr #2
   1aed0:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1aed4:	rev	r2, r2
   1aed8:	rev	r1, r1
   1aedc:	ldr	r5, [sp, #32]
   1aee0:	stm	r5, {r1, r2}
   1aee4:	add	ip, r5, #8
   1aee8:	ldr	r2, [r0, #104]	; 0x68
   1aeec:	cmp	r2, #0
   1aef0:	bne	1af70 <fputs@plt+0x9ecc>
   1aef4:	mov	r2, r0
   1aef8:	mov	r8, r3
   1aefc:	ldr	r3, [r2, #84]!	; 0x54
   1af00:	add	r7, r0, #76	; 0x4c
   1af04:	mov	r4, r0
   1af08:	mov	r1, r5
   1af0c:	str	r3, [r5, #8]
   1af10:	ldr	r3, [r2, #4]
   1af14:	mov	r2, #8
   1af18:	str	r3, [ip, #4]
   1af1c:	mov	r3, r7
   1af20:	ldrb	r6, [r0, #65]	; 0x41
   1af24:	str	r7, [sp]
   1af28:	clz	r6, r6
   1af2c:	lsr	r6, r6, #5
   1af30:	mov	r0, r6
   1af34:	bl	13be8 <fputs@plt+0x2b44>
   1af38:	mov	r3, r7
   1af3c:	mov	r1, r8
   1af40:	str	r7, [sp]
   1af44:	mov	r0, r6
   1af48:	ldr	r2, [r4, #36]	; 0x24
   1af4c:	bl	13be8 <fputs@plt+0x2b44>
   1af50:	ldr	r3, [r4, #76]	; 0x4c
   1af54:	rev	r3, r3
   1af58:	str	r3, [r5, #16]
   1af5c:	ldr	r3, [r4, #80]	; 0x50
   1af60:	rev	r3, r3
   1af64:	str	r3, [r5, #20]
   1af68:	add	sp, sp, #8
   1af6c:	pop	{r4, r5, r6, r7, r8, pc}
   1af70:	mov	r2, #16
   1af74:	mov	r1, #0
   1af78:	mov	r0, ip
   1af7c:	add	sp, sp, #8
   1af80:	pop	{r4, r5, r6, r7, r8, lr}
   1af84:	b	10e88 <memset@plt>
   1af88:	push	{r4, r5, r6, r7, r8, lr}
   1af8c:	sub	sp, sp, #32
   1af90:	mov	r5, r0
   1af94:	add	r8, sp, #8
   1af98:	ldr	r7, [r1, #4]
   1af9c:	str	r8, [sp]
   1afa0:	ldr	r4, [sp, #56]	; 0x38
   1afa4:	ldr	r6, [sp, #60]	; 0x3c
   1afa8:	mov	r3, r7
   1afac:	ldr	r0, [r0]
   1afb0:	ldr	r1, [r1, #20]
   1afb4:	bl	1aed0 <fputs@plt+0x9e2c>
   1afb8:	mov	r2, #24
   1afbc:	mov	r1, r8
   1afc0:	stm	sp, {r4, r6}
   1afc4:	mov	r0, r5
   1afc8:	bl	13d54 <fputs@plt+0x2cb0>
   1afcc:	cmp	r0, #0
   1afd0:	bne	1aff0 <fputs@plt+0x9f4c>
   1afd4:	adds	r4, r4, #24
   1afd8:	mov	r1, r7
   1afdc:	ldr	r2, [r5, #20]
   1afe0:	adc	r6, r6, #0
   1afe4:	mov	r0, r5
   1afe8:	stm	sp, {r4, r6}
   1afec:	bl	13d54 <fputs@plt+0x2cb0>
   1aff0:	add	sp, sp, #32
   1aff4:	pop	{r4, r5, r6, r7, r8, pc}
   1aff8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1affc:	mov	r6, r0
   1b000:	mov	r9, r1
   1b004:	mov	r7, r2
   1b008:	ldrsh	r8, [r0, #70]	; 0x46
   1b00c:	mov	r0, #0
   1b010:	cmp	r0, r8
   1b014:	blt	1b020 <fputs@plt+0x9f7c>
   1b018:	mov	r0, #0
   1b01c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b020:	ldr	r3, [r6, #64]	; 0x40
   1b024:	add	r4, r0, #1
   1b028:	ldr	r5, [r3, r0, lsl #2]
   1b02c:	cmp	r5, #0
   1b030:	beq	1b060 <fputs@plt+0x9fbc>
   1b034:	mov	r2, r7
   1b038:	mov	r1, r9
   1b03c:	mov	r0, r5
   1b040:	bl	11044 <strncmp@plt>
   1b044:	cmp	r0, #0
   1b048:	bne	1b060 <fputs@plt+0x9fbc>
   1b04c:	ldrb	r3, [r5, r7]
   1b050:	cmp	r3, #0
   1b054:	bne	1b060 <fputs@plt+0x9fbc>
   1b058:	mov	r0, r4
   1b05c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b060:	mov	r0, r4
   1b064:	b	1b010 <fputs@plt+0x9f6c>
   1b068:	mov	r0, #0
   1b06c:	bx	lr
   1b070:	cmp	r0, #13
   1b074:	beq	1b0bc <fputs@plt+0xa018>
   1b078:	bgt	1b09c <fputs@plt+0x9ff8>
   1b07c:	cmp	r0, #4
   1b080:	beq	1b0bc <fputs@plt+0xa018>
   1b084:	cmp	r0, #11
   1b088:	beq	1b0bc <fputs@plt+0xa018>
   1b08c:	cmp	r0, #1
   1b090:	movw	r0, #3850	; 0xf0a
   1b094:	moveq	r0, #3
   1b098:	bx	lr
   1b09c:	cmp	r0, #37	; 0x25
   1b0a0:	beq	1b0bc <fputs@plt+0xa018>
   1b0a4:	cmp	r0, #110	; 0x6e
   1b0a8:	beq	1b0bc <fputs@plt+0xa018>
   1b0ac:	cmp	r0, #16
   1b0b0:	movw	r0, #3850	; 0xf0a
   1b0b4:	moveq	r0, #5
   1b0b8:	bx	lr
   1b0bc:	mov	r0, #5
   1b0c0:	bx	lr
   1b0c4:	push	{r4, r5, r6, lr}
   1b0c8:	mov	r4, r0
   1b0cc:	mov	r5, r1
   1b0d0:	ldrb	r3, [r0, #16]
   1b0d4:	ldr	r0, [r0, #24]
   1b0d8:	cmp	r3, #0
   1b0dc:	beq	1b0f4 <fputs@plt+0xa050>
   1b0e0:	mov	r1, #0
   1b0e4:	strb	r5, [r4, #16]
   1b0e8:	bl	11050 <utimes@plt>
   1b0ec:	mov	r0, #0
   1b0f0:	pop	{r4, r5, r6, pc}
   1b0f4:	ldr	r3, [pc, #68]	; 1b140 <fputs@plt+0xa09c>
   1b0f8:	movw	r1, #511	; 0x1ff
   1b0fc:	ldr	r3, [r3, #492]	; 0x1ec
   1b100:	blx	r3
   1b104:	cmp	r0, #0
   1b108:	bge	1b130 <fputs@plt+0xa08c>
   1b10c:	bl	11098 <__errno_location@plt>
   1b110:	ldr	r3, [r0]
   1b114:	cmp	r3, #17
   1b118:	beq	1b138 <fputs@plt+0xa094>
   1b11c:	mov	r0, r3
   1b120:	bl	1b070 <fputs@plt+0x9fcc>
   1b124:	cmp	r0, #5
   1b128:	strne	r3, [r4, #20]
   1b12c:	pop	{r4, r5, r6, pc}
   1b130:	strb	r5, [r4, #16]
   1b134:	pop	{r4, r5, r6, pc}
   1b138:	mov	r0, #5
   1b13c:	pop	{r4, r5, r6, pc}
   1b140:	andeq	sl, r8, r0, lsr #2
   1b144:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b148:	sub	sp, sp, #36	; 0x24
   1b14c:	ldrb	r2, [r0, #16]
   1b150:	cmp	r2, r1
   1b154:	bge	1b1b8 <fputs@plt+0xa114>
   1b158:	ldr	r7, [r0, #8]
   1b15c:	ldrb	r3, [r7, #20]
   1b160:	cmp	r2, r3
   1b164:	beq	1b184 <fputs@plt+0xa0e0>
   1b168:	cmp	r3, #2
   1b16c:	cmpls	r1, #1
   1b170:	beq	1b18c <fputs@plt+0xa0e8>
   1b174:	mov	r4, #5
   1b178:	mov	r0, r4
   1b17c:	add	sp, sp, #36	; 0x24
   1b180:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b184:	cmp	r1, #1
   1b188:	bne	1b1c0 <fputs@plt+0xa11c>
   1b18c:	sub	r3, r3, #1
   1b190:	cmp	r3, #1
   1b194:	bhi	1b1c0 <fputs@plt+0xa11c>
   1b198:	mov	r3, #1
   1b19c:	strb	r3, [r0, #16]
   1b1a0:	ldr	r3, [r7, #16]
   1b1a4:	add	r3, r3, #1
   1b1a8:	str	r3, [r7, #16]
   1b1ac:	ldr	r3, [r7, #32]
   1b1b0:	add	r3, r3, #1
   1b1b4:	str	r3, [r7, #32]
   1b1b8:	mov	r4, #0
   1b1bc:	b	1b178 <fputs@plt+0xa0d4>
   1b1c0:	mov	r5, r1
   1b1c4:	mov	r6, r0
   1b1c8:	mov	r1, #0
   1b1cc:	mov	r0, #1
   1b1d0:	mov	r3, #0
   1b1d4:	cmp	r5, #1
   1b1d8:	strh	r3, [sp, #2]
   1b1dc:	strd	r0, [sp, #16]
   1b1e0:	beq	1b1f0 <fputs@plt+0xa14c>
   1b1e4:	cmp	r2, #2
   1b1e8:	cmpls	r5, #4
   1b1ec:	bne	1b318 <fputs@plt+0xa274>
   1b1f0:	ldr	r8, [pc, #456]	; 1b3c0 <fputs@plt+0xa31c>
   1b1f4:	subs	r3, r5, #1
   1b1f8:	mov	r1, sp
   1b1fc:	movne	r3, #1
   1b200:	mov	r0, r6
   1b204:	strh	r3, [sp]
   1b208:	ldr	r2, [r8, #608]	; 0x260
   1b20c:	asr	r3, r2, #31
   1b210:	strd	r2, [sp, #8]
   1b214:	bl	17e14 <fputs@plt+0x6d70>
   1b218:	cmp	r0, #0
   1b21c:	beq	1b240 <fputs@plt+0xa19c>
   1b220:	bl	11098 <__errno_location@plt>
   1b224:	ldr	r3, [r0]
   1b228:	mov	r0, r3
   1b22c:	bl	1b070 <fputs@plt+0x9fcc>
   1b230:	cmp	r0, #5
   1b234:	mov	r4, r0
   1b238:	strne	r3, [r6, #20]
   1b23c:	b	1b178 <fputs@plt+0xa0d4>
   1b240:	cmp	r5, #1
   1b244:	bne	1b318 <fputs@plt+0xa274>
   1b248:	ldr	r2, [r8, #608]	; 0x260
   1b24c:	mov	r1, sp
   1b250:	mov	r0, r6
   1b254:	add	r2, r2, #2
   1b258:	asr	r3, r2, #31
   1b25c:	strd	r2, [sp, #8]
   1b260:	movw	r2, #510	; 0x1fe
   1b264:	mov	r3, #0
   1b268:	strd	r2, [sp, #16]
   1b26c:	bl	17e14 <fputs@plt+0x6d70>
   1b270:	subs	r4, r0, #0
   1b274:	moveq	r9, r4
   1b278:	beq	1b290 <fputs@plt+0xa1ec>
   1b27c:	bl	11098 <__errno_location@plt>
   1b280:	ldr	r9, [r0]
   1b284:	mov	r0, r9
   1b288:	bl	1b070 <fputs@plt+0x9fcc>
   1b28c:	mov	r4, r0
   1b290:	ldr	r2, [r8, #608]	; 0x260
   1b294:	mov	r1, sp
   1b298:	mov	r0, r6
   1b29c:	asr	r3, r2, #31
   1b2a0:	strd	r2, [sp, #8]
   1b2a4:	mov	r2, #1
   1b2a8:	mov	r3, #0
   1b2ac:	strd	r2, [sp, #16]
   1b2b0:	mov	r3, #2
   1b2b4:	strh	r3, [sp]
   1b2b8:	bl	17e14 <fputs@plt+0x6d70>
   1b2bc:	cmp	r0, #0
   1b2c0:	beq	1b2e0 <fputs@plt+0xa23c>
   1b2c4:	cmp	r4, #0
   1b2c8:	bne	1b2e8 <fputs@plt+0xa244>
   1b2cc:	bl	11098 <__errno_location@plt>
   1b2d0:	ldr	r9, [r0]
   1b2d4:	movw	r4, #2058	; 0x80a
   1b2d8:	str	r9, [r6, #20]
   1b2dc:	b	1b178 <fputs@plt+0xa0d4>
   1b2e0:	cmp	r4, #0
   1b2e4:	beq	1b2f4 <fputs@plt+0xa250>
   1b2e8:	cmp	r4, #5
   1b2ec:	beq	1b174 <fputs@plt+0xa0d0>
   1b2f0:	b	1b2d8 <fputs@plt+0xa234>
   1b2f4:	ldr	r3, [r7, #32]
   1b2f8:	add	r3, r3, #1
   1b2fc:	str	r3, [r7, #32]
   1b300:	mov	r3, #1
   1b304:	str	r3, [r7, #16]
   1b308:	uxtb	r5, r5
   1b30c:	strb	r5, [r6, #16]
   1b310:	strb	r5, [r7, #20]
   1b314:	b	1b1b8 <fputs@plt+0xa114>
   1b318:	cmp	r5, #4
   1b31c:	bne	1b330 <fputs@plt+0xa28c>
   1b320:	ldr	r3, [r7, #16]
   1b324:	cmp	r3, #1
   1b328:	movgt	r4, #5
   1b32c:	bgt	1b3b0 <fputs@plt+0xa30c>
   1b330:	mov	r3, #1
   1b334:	cmp	r5, #2
   1b338:	mov	r1, sp
   1b33c:	mov	r0, r6
   1b340:	strh	r3, [sp]
   1b344:	ldr	r3, [pc, #116]	; 1b3c0 <fputs@plt+0xa31c>
   1b348:	ldr	r2, [r3, #608]	; 0x260
   1b34c:	addeq	r2, r2, #1
   1b350:	addne	r2, r2, #2
   1b354:	asreq	r3, r2, #31
   1b358:	asrne	r3, r2, #31
   1b35c:	strdeq	r2, [sp, #8]
   1b360:	moveq	r2, #1
   1b364:	strdne	r2, [sp, #8]
   1b368:	movwne	r2, #510	; 0x1fe
   1b36c:	mov	r3, #0
   1b370:	strd	r2, [sp, #16]
   1b374:	bl	17e14 <fputs@plt+0x6d70>
   1b378:	cmp	r0, #0
   1b37c:	beq	1b308 <fputs@plt+0xa264>
   1b380:	bl	11098 <__errno_location@plt>
   1b384:	ldr	r3, [r0]
   1b388:	mov	r0, r3
   1b38c:	bl	1b070 <fputs@plt+0x9fcc>
   1b390:	cmp	r0, #5
   1b394:	mov	r4, r0
   1b398:	beq	1b3a8 <fputs@plt+0xa304>
   1b39c:	cmp	r0, #0
   1b3a0:	str	r3, [r6, #20]
   1b3a4:	beq	1b308 <fputs@plt+0xa264>
   1b3a8:	cmp	r5, #4
   1b3ac:	bne	1b178 <fputs@plt+0xa0d4>
   1b3b0:	mov	r3, #3
   1b3b4:	strb	r3, [r6, #16]
   1b3b8:	strb	r3, [r7, #20]
   1b3bc:	b	1b178 <fputs@plt+0xa0d4>
   1b3c0:	andeq	sl, r8, r0, lsr #2
   1b3c4:	mov	r0, #0
   1b3c8:	bx	lr
   1b3cc:	mov	r0, #0
   1b3d0:	bx	lr
   1b3d4:	bx	lr
   1b3d8:	push	{r4, r5, r6, r7, r8, lr}
   1b3dc:	mov	r6, r1
   1b3e0:	clz	r1, r1
   1b3e4:	lsr	r1, r1, #5
   1b3e8:	cmp	r0, #0
   1b3ec:	moveq	r4, #1
   1b3f0:	movne	r4, r1
   1b3f4:	cmp	r4, #0
   1b3f8:	moveq	r5, r0
   1b3fc:	moveq	r8, #20
   1b400:	ldreq	r7, [r6]
   1b404:	beq	1b430 <fputs@plt+0xa38c>
   1b408:	mov	r0, #1
   1b40c:	pop	{r4, r5, r6, r7, r8, pc}
   1b410:	ldr	r3, [r6, #4]
   1b414:	mov	r0, r5
   1b418:	mla	r3, r8, r4, r3
   1b41c:	ldr	r1, [r3, #4]
   1b420:	bl	195e0 <fputs@plt+0x853c>
   1b424:	cmp	r0, #0
   1b428:	bge	1b408 <fputs@plt+0xa364>
   1b42c:	add	r4, r4, #1
   1b430:	cmp	r4, r7
   1b434:	blt	1b410 <fputs@plt+0xa36c>
   1b438:	mov	r0, #0
   1b43c:	pop	{r4, r5, r6, r7, r8, pc}
   1b440:	ldr	ip, [r0]
   1b444:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b448:	ldr	r7, [sp, #32]
   1b44c:	ldr	r4, [ip, #24]
   1b450:	ands	r4, r4, #8388608	; 0x800000
   1b454:	beq	1b4c0 <fputs@plt+0xa41c>
   1b458:	mov	r9, r3
   1b45c:	mov	r8, r2
   1b460:	bl	15624 <fputs@plt+0x4580>
   1b464:	mov	r6, r0
   1b468:	mov	r5, r0
   1b46c:	mov	r4, #0
   1b470:	cmp	r5, #0
   1b474:	bne	1b494 <fputs@plt+0xa3f0>
   1b478:	cmp	r7, #0
   1b47c:	bne	1b4cc <fputs@plt+0xa428>
   1b480:	cmp	r4, #0
   1b484:	bne	1b48c <fputs@plt+0xa3e8>
   1b488:	mov	r6, #0
   1b48c:	mov	r0, r6
   1b490:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b494:	ldrb	r3, [r5, #8]
   1b498:	cmp	r3, r8
   1b49c:	bne	1b4b8 <fputs@plt+0xa414>
   1b4a0:	mov	r1, r9
   1b4a4:	ldr	r0, [r5, #16]
   1b4a8:	bl	1b3d8 <fputs@plt+0xa334>
   1b4ac:	cmp	r0, #0
   1b4b0:	ldrbne	r3, [r5, #9]
   1b4b4:	orrne	r4, r4, r3
   1b4b8:	ldr	r5, [r5, #32]
   1b4bc:	b	1b470 <fputs@plt+0xa3cc>
   1b4c0:	cmp	r7, #0
   1b4c4:	movne	r6, r4
   1b4c8:	beq	1b488 <fputs@plt+0xa3e4>
   1b4cc:	str	r4, [r7]
   1b4d0:	b	1b480 <fputs@plt+0xa3dc>
   1b4d4:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b4d8:	sub	sp, sp, #20
   1b4dc:	mov	r4, r0
   1b4e0:	mov	r8, r1
   1b4e4:	mov	r5, r2
   1b4e8:	add	r9, r0, #20
   1b4ec:	ldrd	r6, [sp, #48]	; 0x30
   1b4f0:	mov	r2, r6
   1b4f4:	mov	r3, r7
   1b4f8:	ldr	r0, [r4, #12]
   1b4fc:	str	r8, [sp]
   1b500:	stmib	sp, {r5, r9}
   1b504:	bl	1ae3c <fputs@plt+0x9d98>
   1b508:	cmp	r5, r0
   1b50c:	ble	1b554 <fputs@plt+0xa4b0>
   1b510:	cmp	r0, #0
   1b514:	bgt	1b540 <fputs@plt+0xa49c>
   1b518:	beq	1b52c <fputs@plt+0xa488>
   1b51c:	ldr	r3, [r4, #20]
   1b520:	cmp	r3, #28
   1b524:	movwne	r0, #778	; 0x30a
   1b528:	bne	1b538 <fputs@plt+0xa494>
   1b52c:	mov	r3, #0
   1b530:	mov	r0, #13
   1b534:	str	r3, [r4, #20]
   1b538:	add	sp, sp, #20
   1b53c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b540:	adds	r6, r6, r0
   1b544:	sub	r5, r5, r0
   1b548:	adc	r7, r7, r0, asr #31
   1b54c:	add	r8, r8, r0
   1b550:	b	1b4f0 <fputs@plt+0xa44c>
   1b554:	mov	r0, #0
   1b558:	b	1b538 <fputs@plt+0xa494>
   1b55c:	push	{r4, r5, r6, lr}
   1b560:	mov	r4, r0
   1b564:	mov	r5, r1
   1b568:	cmp	r4, #0
   1b56c:	popeq	{r4, r5, r6, pc}
   1b570:	mov	r1, r5
   1b574:	ldr	r0, [r4, #32]
   1b578:	bl	14870 <fputs@plt+0x37cc>
   1b57c:	ldr	r0, [r4, #40]	; 0x28
   1b580:	bl	14870 <fputs@plt+0x37cc>
   1b584:	ldr	r0, [r4, #56]	; 0x38
   1b588:	bl	14870 <fputs@plt+0x37cc>
   1b58c:	ldr	r0, [r4, #60]	; 0x3c
   1b590:	bl	14870 <fputs@plt+0x37cc>
   1b594:	ldr	r0, [r4]
   1b598:	cmp	r0, #0
   1b59c:	beq	1b5a4 <fputs@plt+0xa500>
   1b5a0:	bl	18f2c <fputs@plt+0x7e88>
   1b5a4:	ldr	r0, [r4, #36]	; 0x24
   1b5a8:	cmp	r0, #0
   1b5ac:	beq	1b5b8 <fputs@plt+0xa514>
   1b5b0:	mov	r1, r5
   1b5b4:	bl	18f2c <fputs@plt+0x7e88>
   1b5b8:	ldr	r0, [r4, #44]	; 0x2c
   1b5bc:	cmp	r0, #0
   1b5c0:	beq	1b5cc <fputs@plt+0xa528>
   1b5c4:	mov	r1, r5
   1b5c8:	bl	18f2c <fputs@plt+0x7e88>
   1b5cc:	ldr	r4, [r4, #48]	; 0x30
   1b5d0:	b	1b568 <fputs@plt+0xa4c4>
   1b5d4:	mov	r3, #0
   1b5d8:	push	{r0, r1, r4, lr}
   1b5dc:	mov	r4, r0
   1b5e0:	add	r1, sp, #4
   1b5e4:	ldr	r0, [r0, #12]
   1b5e8:	str	r3, [sp, #4]
   1b5ec:	bl	14870 <fputs@plt+0x37cc>
   1b5f0:	add	r1, sp, #4
   1b5f4:	ldr	r0, [r4, #16]
   1b5f8:	bl	14870 <fputs@plt+0x37cc>
   1b5fc:	ldr	r3, [r4, #4]
   1b600:	tst	r3, #2048	; 0x800
   1b604:	beq	1b628 <fputs@plt+0xa584>
   1b608:	add	r1, sp, #4
   1b60c:	ldr	r0, [r4, #20]
   1b610:	bl	1b55c <fputs@plt+0xa4b8>
   1b614:	ldr	r3, [sp, #4]
   1b618:	add	r3, r3, #1
   1b61c:	str	r3, [r4, #24]
   1b620:	add	sp, sp, #8
   1b624:	pop	{r4, pc}
   1b628:	ldr	r0, [r4, #20]
   1b62c:	cmp	r0, #0
   1b630:	beq	1b614 <fputs@plt+0xa570>
   1b634:	add	r1, sp, #4
   1b638:	bl	18f2c <fputs@plt+0x7e88>
   1b63c:	ldr	r0, [r4, #20]
   1b640:	bl	18f94 <fputs@plt+0x7ef0>
   1b644:	ldr	r3, [r4, #4]
   1b648:	bic	r0, r0, #-16777216	; 0xff000000
   1b64c:	bic	r0, r0, #14614528	; 0xdf0000
   1b650:	bic	r0, r0, #65024	; 0xfe00
   1b654:	bic	r0, r0, #255	; 0xff
   1b658:	orr	r3, r3, r0
   1b65c:	str	r3, [r4, #4]
   1b660:	b	1b614 <fputs@plt+0xa570>
   1b664:	ldr	r3, [r0, #24]
   1b668:	push	{r4, lr}
   1b66c:	ldr	r2, [r0, #32]
   1b670:	sub	ip, r2, #1
   1b674:	str	ip, [r3, #96]	; 0x60
   1b678:	bl	1457c <fputs@plt+0x34d8>
   1b67c:	str	r2, [r0, #8]
   1b680:	pop	{r4, pc}
   1b684:	ldrb	r3, [r0, #67]	; 0x43
   1b688:	cmp	r3, #0
   1b68c:	bxeq	lr
   1b690:	push	{r4, r5, r6, lr}
   1b694:	mov	r4, r0
   1b698:	ldr	r5, [r0, #16]
   1b69c:	ldr	r6, [r0, #20]
   1b6a0:	cmp	r6, #0
   1b6a4:	pople	{r4, r5, r6, pc}
   1b6a8:	ldr	r2, [r5, #4]
   1b6ac:	cmp	r2, #0
   1b6b0:	beq	1b6d8 <fputs@plt+0xa634>
   1b6b4:	ldr	r3, [r4, #24]
   1b6b8:	ldrb	r1, [r5, #8]
   1b6bc:	ldr	r0, [r2, #4]
   1b6c0:	and	r3, r3, #56	; 0x38
   1b6c4:	ldr	r2, [r2]
   1b6c8:	orr	r1, r3, r1
   1b6cc:	str	r2, [r0, #4]
   1b6d0:	ldr	r0, [r0]
   1b6d4:	bl	13aac <fputs@plt+0x2a08>
   1b6d8:	add	r5, r5, #16
   1b6dc:	sub	r6, r6, #1
   1b6e0:	b	1b6a0 <fputs@plt+0xa5fc>
   1b6e4:	cmp	r0, #0
   1b6e8:	beq	1b704 <fputs@plt+0xa660>
   1b6ec:	ldr	r3, [r0, #288]	; 0x120
   1b6f0:	cmp	r3, r1
   1b6f4:	bhi	1b704 <fputs@plt+0xa660>
   1b6f8:	ldr	r3, [r0, #292]	; 0x124
   1b6fc:	cmp	r3, r1
   1b700:	bhi	1b714 <fputs@plt+0xa670>
   1b704:	ldr	r3, [pc, #20]	; 1b720 <fputs@plt+0xa67c>
   1b708:	mov	r0, r1
   1b70c:	ldr	r3, [r3, #52]	; 0x34
   1b710:	bx	r3
   1b714:	add	r0, r0, #260	; 0x104
   1b718:	ldrh	r0, [r0]
   1b71c:	bx	lr
   1b720:	andeq	sl, r8, r0, lsr #2
   1b724:	push	{r4, lr}
   1b728:	mov	r4, r0
   1b72c:	bl	1b6e4 <fputs@plt+0xa640>
   1b730:	ldr	r2, [r4, #456]	; 0x1c8
   1b734:	ldr	r3, [r2]
   1b738:	add	r0, r3, r0
   1b73c:	str	r0, [r2]
   1b740:	pop	{r4, pc}
   1b744:	subs	r2, r1, #0
   1b748:	bxeq	lr
   1b74c:	cmp	r0, #0
   1b750:	beq	1b798 <fputs@plt+0xa6f4>
   1b754:	ldr	ip, [r0, #456]	; 0x1c8
   1b758:	cmp	ip, #0
   1b75c:	beq	1b764 <fputs@plt+0xa6c0>
   1b760:	b	1b724 <fputs@plt+0xa680>
   1b764:	ldr	r1, [r0, #288]	; 0x120
   1b768:	cmp	r1, r2
   1b76c:	bhi	1b798 <fputs@plt+0xa6f4>
   1b770:	ldr	r1, [r0, #292]	; 0x124
   1b774:	cmp	r1, r2
   1b778:	bls	1b798 <fputs@plt+0xa6f4>
   1b77c:	ldr	r1, [r0, #284]	; 0x11c
   1b780:	str	r1, [r2]
   1b784:	str	r2, [r0, #284]	; 0x11c
   1b788:	ldr	r2, [r0, #264]	; 0x108
   1b78c:	sub	r2, r2, #1
   1b790:	str	r2, [r0, #264]	; 0x108
   1b794:	bx	lr
   1b798:	mov	r0, r2
   1b79c:	b	177ec <fputs@plt+0x6748>
   1b7a0:	push	{r4, lr}
   1b7a4:	mov	r4, r0
   1b7a8:	ldrb	r3, [r0, #25]
   1b7ac:	tst	r3, #4
   1b7b0:	beq	1b7cc <fputs@plt+0xa728>
   1b7b4:	ldr	r0, [r0]
   1b7b8:	ldr	r1, [r4, #8]
   1b7bc:	bl	1b744 <fputs@plt+0xa6a0>
   1b7c0:	ldrb	r3, [r4, #25]
   1b7c4:	bic	r3, r3, #4
   1b7c8:	strb	r3, [r4, #25]
   1b7cc:	mov	r3, #0
   1b7d0:	str	r3, [r4, #8]
   1b7d4:	pop	{r4, pc}
   1b7d8:	ldrb	r3, [r0, #89]	; 0x59
   1b7dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b7e0:	mov	r6, r1
   1b7e4:	mvn	r7, #18
   1b7e8:	ldr	r5, [r0, #24]
   1b7ec:	bic	r3, r3, #96	; 0x60
   1b7f0:	orr	r3, r3, #32
   1b7f4:	ldr	r4, [r1]
   1b7f8:	ldr	r2, [r0, #32]
   1b7fc:	ldr	r1, [r5, #120]	; 0x78
   1b800:	strb	r3, [r0, #89]	; 0x59
   1b804:	ldr	r3, [r0, #4]
   1b808:	sub	r2, r2, #1
   1b80c:	ldr	r8, [pc, #252]	; 1b910 <fputs@plt+0xa86c>
   1b810:	ldr	r9, [pc, #252]	; 1b914 <fputs@plt+0xa870>
   1b814:	add	r3, r3, #20
   1b818:	ldr	sl, [pc, #248]	; 1b918 <fputs@plt+0xa874>
   1b81c:	cmp	r2, #0
   1b820:	bge	1b840 <fputs@plt+0xa79c>
   1b824:	ldr	r0, [r0]
   1b828:	bl	1b744 <fputs@plt+0xa6a0>
   1b82c:	mov	r3, #0
   1b830:	str	r3, [r5, #116]	; 0x74
   1b834:	str	r3, [r5, #120]	; 0x78
   1b838:	str	r4, [r6]
   1b83c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b840:	ldrb	ip, [r3, #-20]	; 0xffffffec
   1b844:	cmp	ip, #12
   1b848:	ldrls	pc, [pc, ip, lsl #2]
   1b84c:	b	1b8a4 <fputs@plt+0xa800>
   1b850:	muleq	r1, r8, r8
   1b854:	muleq	r1, r8, r8
   1b858:	andeq	fp, r1, r4, lsl #17
   1b85c:	strdeq	fp, [r1], -ip
   1b860:	andeq	fp, r1, r8, lsl #18
   1b864:	strdeq	fp, [r1], -ip
   1b868:	andeq	fp, r1, r8, lsl #18
   1b86c:	strdeq	fp, [r1], -ip
   1b870:	ldrdeq	fp, [r1], -r8
   1b874:	ldrdeq	fp, [r1], -r8
   1b878:	ldrdeq	fp, [r1], -r8
   1b87c:	strdeq	fp, [r1], -r4
   1b880:	andeq	fp, r1, r4, ror #17
   1b884:	ldr	lr, [r3, #-12]
   1b888:	cmp	lr, #0
   1b88c:	ldrbne	lr, [r0, #89]	; 0x59
   1b890:	bfcne	lr, #5, #1
   1b894:	strbne	lr, [r0, #89]	; 0x59
   1b898:	ldrb	lr, [r0, #89]	; 0x59
   1b89c:	orr	lr, lr, #64	; 0x40
   1b8a0:	strb	lr, [r0, #89]	; 0x59
   1b8a4:	add	ip, sl, ip
   1b8a8:	ldrb	ip, [ip, #2756]	; 0xac4
   1b8ac:	tst	ip, #1
   1b8b0:	strb	ip, [r3, #-18]	; 0xffffffee
   1b8b4:	beq	1b8cc <fputs@plt+0xa828>
   1b8b8:	ldr	ip, [r3, #-12]
   1b8bc:	cmp	ip, #0
   1b8c0:	mvnlt	ip, ip
   1b8c4:	ldrlt	ip, [r1, ip, lsl #2]
   1b8c8:	strlt	ip, [r3, #-12]
   1b8cc:	sub	r2, r2, #1
   1b8d0:	add	r3, r3, #20
   1b8d4:	b	1b81c <fputs@plt+0xa778>
   1b8d8:	ldrb	lr, [r0, #89]	; 0x59
   1b8dc:	bic	lr, lr, #96	; 0x60
   1b8e0:	b	1b89c <fputs@plt+0xa7f8>
   1b8e4:	ldr	lr, [r3, #-12]
   1b8e8:	cmp	r4, lr
   1b8ec:	movlt	r4, lr
   1b8f0:	b	1b8a4 <fputs@plt+0xa800>
   1b8f4:	ldr	lr, [r3, #-36]	; 0xffffffdc
   1b8f8:	b	1b8e8 <fputs@plt+0xa844>
   1b8fc:	str	r9, [r3, #-4]
   1b900:	strb	r7, [r3, #-19]	; 0xffffffed
   1b904:	b	1b8a4 <fputs@plt+0xa800>
   1b908:	str	r8, [r3, #-4]
   1b90c:	b	1b900 <fputs@plt+0xa85c>
   1b910:	andeq	r1, r4, r0, lsl #27
   1b914:	andeq	r1, r4, ip, lsr #30
   1b918:	muleq	r7, r0, r4
   1b91c:	push	{r4, r5, r6, r7, r8, lr}
   1b920:	mov	r7, r0
   1b924:	mov	r5, r1
   1b928:	mov	r6, r2
   1b92c:	mov	r8, r3
   1b930:	ldr	r4, [r5]
   1b934:	cmp	r4, #0
   1b938:	popeq	{r4, r5, r6, r7, r8, pc}
   1b93c:	cmp	r6, #0
   1b940:	blt	1b968 <fputs@plt+0xa8c4>
   1b944:	ldr	r3, [r4]
   1b948:	cmp	r3, r6
   1b94c:	bne	1b994 <fputs@plt+0xa8f0>
   1b950:	ldr	r3, [r4, #4]
   1b954:	cmp	r3, #31
   1b958:	bgt	1b968 <fputs@plt+0xa8c4>
   1b95c:	lsr	r3, r8, r3
   1b960:	tst	r3, #1
   1b964:	bne	1b994 <fputs@plt+0xa8f0>
   1b968:	ldr	r3, [r4, #12]
   1b96c:	cmp	r3, #0
   1b970:	beq	1b97c <fputs@plt+0xa8d8>
   1b974:	ldr	r0, [r4, #8]
   1b978:	blx	r3
   1b97c:	ldr	r3, [r4, #16]
   1b980:	mov	r1, r4
   1b984:	mov	r0, r7
   1b988:	str	r3, [r5]
   1b98c:	bl	1b744 <fputs@plt+0xa6a0>
   1b990:	b	1b930 <fputs@plt+0xa88c>
   1b994:	add	r5, r4, #16
   1b998:	b	1b930 <fputs@plt+0xa88c>
   1b99c:	mov	r1, r0
   1b9a0:	ldr	r0, [r0, #52]	; 0x34
   1b9a4:	b	1b744 <fputs@plt+0xa6a0>
   1b9a8:	push	{r4, r5, r6, lr}
   1b9ac:	subs	r5, r1, #0
   1b9b0:	movne	r4, r0
   1b9b4:	movne	r6, #0
   1b9b8:	popeq	{r4, r5, r6, pc}
   1b9bc:	ldm	r5, {r1, r3}
   1b9c0:	cmp	r6, r3
   1b9c4:	blt	1b9e0 <fputs@plt+0xa93c>
   1b9c8:	mov	r0, r4
   1b9cc:	bl	1b744 <fputs@plt+0xa6a0>
   1b9d0:	mov	r1, r5
   1b9d4:	mov	r0, r4
   1b9d8:	pop	{r4, r5, r6, lr}
   1b9dc:	b	1b744 <fputs@plt+0xa6a0>
   1b9e0:	mov	r0, r4
   1b9e4:	ldr	r1, [r1, r6, lsl #3]
   1b9e8:	add	r6, r6, #1
   1b9ec:	bl	1b744 <fputs@plt+0xa6a0>
   1b9f0:	b	1b9bc <fputs@plt+0xa918>
   1b9f4:	subs	r1, r0, #0
   1b9f8:	bxeq	lr
   1b9fc:	ldr	r0, [r1]
   1ba00:	sub	r0, r0, #1
   1ba04:	cmp	r0, #0
   1ba08:	str	r0, [r1]
   1ba0c:	bxne	lr
   1ba10:	b	1b744 <fputs@plt+0xa6a0>
   1ba14:	ldr	r3, [r0, #12]
   1ba18:	push	{r4, r5, r6, lr}
   1ba1c:	ldr	r5, [r0]
   1ba20:	sub	r3, r3, #1
   1ba24:	cmp	r3, #0
   1ba28:	str	r3, [r0, #12]
   1ba2c:	popne	{r4, r5, r6, pc}
   1ba30:	mov	r4, r0
   1ba34:	ldr	r0, [r0, #8]
   1ba38:	cmp	r0, #0
   1ba3c:	beq	1ba4c <fputs@plt+0xa9a8>
   1ba40:	ldr	r3, [r0]
   1ba44:	ldr	r3, [r3, #16]
   1ba48:	blx	r3
   1ba4c:	mov	r1, r4
   1ba50:	mov	r0, r5
   1ba54:	pop	{r4, r5, r6, lr}
   1ba58:	b	1b744 <fputs@plt+0xa6a0>
   1ba5c:	ldr	r3, [r1, #56]	; 0x38
   1ba60:	add	r2, r1, #56	; 0x38
   1ba64:	cmp	r3, #0
   1ba68:	bxeq	lr
   1ba6c:	ldr	ip, [r3]
   1ba70:	ldr	r1, [r3, #24]
   1ba74:	cmp	ip, r0
   1ba78:	bne	1ba88 <fputs@plt+0xa9e4>
   1ba7c:	mov	r0, r3
   1ba80:	str	r1, [r2]
   1ba84:	b	1ba14 <fputs@plt+0xa970>
   1ba88:	add	r2, r3, #24
   1ba8c:	mov	r3, r1
   1ba90:	b	1ba64 <fputs@plt+0xa9c0>
   1ba94:	ldr	r1, [r0, #344]	; 0x158
   1ba98:	mov	r2, #0
   1ba9c:	str	r2, [r0, #344]	; 0x158
   1baa0:	cmp	r1, r2
   1baa4:	bxeq	lr
   1baa8:	push	{r4, lr}
   1baac:	bl	14668 <fputs@plt+0x35c4>
   1bab0:	ldr	r4, [r1, #24]
   1bab4:	mov	r0, r1
   1bab8:	bl	1ba14 <fputs@plt+0xa970>
   1babc:	subs	r1, r4, #0
   1bac0:	bne	1bab0 <fputs@plt+0xaa0c>
   1bac4:	pop	{r4, pc}
   1bac8:	push	{r4, r5, r6, lr}
   1bacc:	subs	r6, r0, #0
   1bad0:	mov	r5, r1
   1bad4:	beq	1bae4 <fputs@plt+0xaa40>
   1bad8:	ldr	r3, [r6, #456]	; 0x1c8
   1badc:	cmp	r3, #0
   1bae0:	bne	1baf0 <fputs@plt+0xaa4c>
   1bae4:	add	r1, r5, #56	; 0x38
   1bae8:	mov	r0, #0
   1baec:	bl	196d8 <fputs@plt+0x8634>
   1baf0:	ldr	r3, [r5, #52]	; 0x34
   1baf4:	cmp	r3, #0
   1baf8:	popeq	{r4, r5, r6, pc}
   1bafc:	mov	r4, #0
   1bb00:	b	1bb1c <fputs@plt+0xaa78>
   1bb04:	cmp	r4, #1
   1bb08:	beq	1bb18 <fputs@plt+0xaa74>
   1bb0c:	mov	r0, r6
   1bb10:	ldr	r1, [r1, r4, lsl #2]
   1bb14:	bl	1b744 <fputs@plt+0xa6a0>
   1bb18:	add	r4, r4, #1
   1bb1c:	ldr	r3, [r5, #48]	; 0x30
   1bb20:	ldr	r1, [r5, #52]	; 0x34
   1bb24:	cmp	r4, r3
   1bb28:	blt	1bb04 <fputs@plt+0xaa60>
   1bb2c:	mov	r0, r6
   1bb30:	pop	{r4, r5, r6, lr}
   1bb34:	b	1b744 <fputs@plt+0xa6a0>
   1bb38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bb3c:	ldr	r6, [r0, #340]	; 0x154
   1bb40:	cmp	r6, #0
   1bb44:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bb48:	mov	r4, #0
   1bb4c:	mov	r7, r1
   1bb50:	mov	r5, r0
   1bb54:	mov	r9, r4
   1bb58:	str	r4, [r0, #340]	; 0x154
   1bb5c:	ldr	r3, [r5, #316]	; 0x13c
   1bb60:	cmp	r3, r4
   1bb64:	bgt	1bb80 <fputs@plt+0xaadc>
   1bb68:	mov	r1, r6
   1bb6c:	mov	r0, r5
   1bb70:	bl	1b744 <fputs@plt+0xa6a0>
   1bb74:	mov	r3, #0
   1bb78:	str	r3, [r5, #316]	; 0x13c
   1bb7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bb80:	ldr	r8, [r6, r4, lsl #2]
   1bb84:	ldr	r0, [r8, #8]
   1bb88:	cmp	r0, #0
   1bb8c:	beq	1bba4 <fputs@plt+0xab00>
   1bb90:	ldr	r3, [r0]
   1bb94:	ldr	r3, [r3, r7]
   1bb98:	cmp	r3, #0
   1bb9c:	beq	1bba4 <fputs@plt+0xab00>
   1bba0:	blx	r3
   1bba4:	mov	r0, r8
   1bba8:	str	r9, [r8, #20]
   1bbac:	add	r4, r4, #1
   1bbb0:	bl	1ba14 <fputs@plt+0xa970>
   1bbb4:	b	1bb5c <fputs@plt+0xaab8>
   1bbb8:	ldr	r3, [r1, #36]	; 0x24
   1bbbc:	tst	r3, #17408	; 0x4400
   1bbc0:	bxeq	lr
   1bbc4:	tst	r3, #1024	; 0x400
   1bbc8:	push	{r4, r5, r6, lr}
   1bbcc:	mov	r4, r1
   1bbd0:	mov	r5, r0
   1bbd4:	beq	1bbfc <fputs@plt+0xab58>
   1bbd8:	ldrb	r2, [r1, #28]
   1bbdc:	cmp	r2, #0
   1bbe0:	beq	1bbfc <fputs@plt+0xab58>
   1bbe4:	ldr	r0, [r1, #32]
   1bbe8:	bl	177ec <fputs@plt+0x6748>
   1bbec:	mov	r3, #0
   1bbf0:	strb	r3, [r4, #28]
   1bbf4:	str	r3, [r4, #32]
   1bbf8:	pop	{r4, r5, r6, pc}
   1bbfc:	tst	r3, #16384	; 0x4000
   1bc00:	popeq	{r4, r5, r6, pc}
   1bc04:	ldr	r3, [r4, #28]
   1bc08:	cmp	r3, #0
   1bc0c:	popeq	{r4, r5, r6, pc}
   1bc10:	mov	r0, r5
   1bc14:	ldr	r1, [r3, #16]
   1bc18:	bl	1b744 <fputs@plt+0xa6a0>
   1bc1c:	mov	r0, r5
   1bc20:	ldr	r1, [r4, #28]
   1bc24:	bl	1b744 <fputs@plt+0xa6a0>
   1bc28:	mov	r3, #0
   1bc2c:	str	r3, [r4, #28]
   1bc30:	pop	{r4, r5, r6, pc}
   1bc34:	push	{r4, r5, r6, lr}
   1bc38:	add	r5, r1, #56	; 0x38
   1bc3c:	mov	r4, r1
   1bc40:	mov	r6, r0
   1bc44:	ldr	r1, [r1, #48]	; 0x30
   1bc48:	cmp	r1, r5
   1bc4c:	beq	1bc54 <fputs@plt+0xabb0>
   1bc50:	bl	1b744 <fputs@plt+0xa6a0>
   1bc54:	mov	r1, r4
   1bc58:	mov	r0, r6
   1bc5c:	bl	1bbb8 <fputs@plt+0xab14>
   1bc60:	mov	r3, #0
   1bc64:	mov	r2, #3
   1bc68:	str	r3, [r4, #36]	; 0x24
   1bc6c:	strh	r3, [r4, #40]	; 0x28
   1bc70:	strh	r2, [r4, #44]	; 0x2c
   1bc74:	str	r5, [r4, #48]	; 0x30
   1bc78:	pop	{r4, r5, r6, pc}
   1bc7c:	push	{r4, lr}
   1bc80:	mov	r4, r0
   1bc84:	ldr	r1, [r4, #424]	; 0x1a8
   1bc88:	cmp	r1, #0
   1bc8c:	bne	1bca0 <fputs@plt+0xabfc>
   1bc90:	strb	r1, [r4, #75]	; 0x4b
   1bc94:	str	r1, [r4, #432]	; 0x1b0
   1bc98:	str	r1, [r4, #436]	; 0x1b4
   1bc9c:	pop	{r4, pc}
   1bca0:	ldr	r3, [r1, #24]
   1bca4:	mov	r0, r4
   1bca8:	str	r3, [r4, #424]	; 0x1a8
   1bcac:	bl	1b744 <fputs@plt+0xa6a0>
   1bcb0:	b	1bc84 <fputs@plt+0xabe0>
   1bcb4:	push	{r4, r5, r6, lr}
   1bcb8:	subs	r4, r1, #0
   1bcbc:	popeq	{r4, r5, r6, pc}
   1bcc0:	ldr	r3, [r4]
   1bcc4:	sub	r3, r3, #1
   1bcc8:	cmp	r3, #0
   1bccc:	str	r3, [r4]
   1bcd0:	popne	{r4, r5, r6, pc}
   1bcd4:	mov	r5, r0
   1bcd8:	ldr	r3, [r4, #4]
   1bcdc:	ldr	r0, [r4, #8]
   1bce0:	blx	r3
   1bce4:	mov	r1, r4
   1bce8:	mov	r0, r5
   1bcec:	pop	{r4, r5, r6, lr}
   1bcf0:	b	1b744 <fputs@plt+0xa6a0>
   1bcf4:	push	{r4, r5, r6, r7, lr}
   1bcf8:	subs	r7, r1, #0
   1bcfc:	sub	sp, sp, #76	; 0x4c
   1bd00:	moveq	r0, r7
   1bd04:	beq	1bda0 <fputs@plt+0xacfc>
   1bd08:	ldr	r5, [r7, #16]
   1bd0c:	cmp	r5, #0
   1bd10:	moveq	r0, r5
   1bd14:	beq	1bda0 <fputs@plt+0xacfc>
   1bd18:	mov	r4, r0
   1bd1c:	mov	r2, #20
   1bd20:	mov	r1, #0
   1bd24:	add	r6, sp, #32
   1bd28:	add	r0, sp, #12
   1bd2c:	bl	10e88 <memset@plt>
   1bd30:	mov	r2, #40	; 0x28
   1bd34:	mov	r1, #0
   1bd38:	mov	r0, r6
   1bd3c:	bl	10e88 <memset@plt>
   1bd40:	mov	r3, #1
   1bd44:	mov	r0, sp
   1bd48:	strd	r6, [sp]
   1bd4c:	str	r4, [sp, #8]
   1bd50:	strh	r3, [sp, #40]	; 0x28
   1bd54:	ldr	r3, [r4, #32]
   1bd58:	str	r3, [sp, #64]	; 0x40
   1bd5c:	blx	r5
   1bd60:	ldr	r3, [r4, #24]
   1bd64:	cmp	r3, #0
   1bd68:	ble	1bd78 <fputs@plt+0xacd4>
   1bd6c:	ldr	r1, [r4, #20]
   1bd70:	ldr	r0, [r4, #32]
   1bd74:	bl	1b744 <fputs@plt+0xa6a0>
   1bd78:	add	r2, sp, #72	; 0x48
   1bd7c:	mov	r3, r6
   1bd80:	add	r4, r4, #8
   1bd84:	ldm	r3!, {r0, r1}
   1bd88:	cmp	r3, r2
   1bd8c:	mov	r6, r3
   1bd90:	str	r0, [r4, #-8]
   1bd94:	str	r1, [r4, #-4]
   1bd98:	bne	1bd7c <fputs@plt+0xacd8>
   1bd9c:	ldr	r0, [sp, #20]
   1bda0:	add	sp, sp, #76	; 0x4c
   1bda4:	pop	{r4, r5, r6, r7, pc}
   1bda8:	ldrh	r3, [r0, #8]
   1bdac:	push	{r4, r5, r6, lr}
   1bdb0:	mov	r4, r0
   1bdb4:	tst	r3, #8192	; 0x2000
   1bdb8:	beq	1bdc4 <fputs@plt+0xad20>
   1bdbc:	ldr	r1, [r0]
   1bdc0:	bl	1bcf4 <fputs@plt+0xac50>
   1bdc4:	ldrh	r3, [r4, #8]
   1bdc8:	tst	r3, #1024	; 0x400
   1bdcc:	beq	1bde8 <fputs@plt+0xad44>
   1bdd0:	ldr	r0, [r4, #16]
   1bdd4:	ldr	r3, [r4, #36]	; 0x24
   1bdd8:	blx	r3
   1bddc:	mov	r3, #1
   1bde0:	strh	r3, [r4, #8]
   1bde4:	pop	{r4, r5, r6, pc}
   1bde8:	tst	r3, #32
   1bdec:	ldrne	r5, [r4]
   1bdf0:	ldrne	r1, [r5]
   1bdf4:	bne	1be28 <fputs@plt+0xad84>
   1bdf8:	tst	r3, #64	; 0x40
   1bdfc:	beq	1bddc <fputs@plt+0xad38>
   1be00:	ldr	r3, [r4]
   1be04:	ldr	r2, [r3]
   1be08:	ldr	r1, [r2, #180]	; 0xb4
   1be0c:	str	r1, [r3, #4]
   1be10:	str	r3, [r2, #180]	; 0xb4
   1be14:	b	1bddc <fputs@plt+0xad38>
   1be18:	ldr	r6, [r1]
   1be1c:	ldr	r0, [r5, #4]
   1be20:	bl	1b744 <fputs@plt+0xa6a0>
   1be24:	mov	r1, r6
   1be28:	cmp	r1, #0
   1be2c:	bne	1be18 <fputs@plt+0xad74>
   1be30:	mov	r3, #65536	; 0x10000
   1be34:	str	r1, [r5]
   1be38:	str	r1, [r5, #8]
   1be3c:	str	r1, [r5, #12]
   1be40:	str	r1, [r5, #20]
   1be44:	str	r3, [r5, #24]
   1be48:	b	1bddc <fputs@plt+0xad38>
   1be4c:	ldrh	r2, [r0, #8]
   1be50:	movw	r1, #9312	; 0x2460
   1be54:	tst	r1, r2
   1be58:	beq	1be60 <fputs@plt+0xadbc>
   1be5c:	b	1bda8 <fputs@plt+0xad04>
   1be60:	mov	r2, #1
   1be64:	strh	r2, [r0, #8]
   1be68:	bx	lr
   1be6c:	push	{r4, r5, r6, lr}
   1be70:	mov	r4, r0
   1be74:	mov	r5, r1
   1be78:	ldr	r0, [r0, #240]	; 0xf0
   1be7c:	cmp	r0, #0
   1be80:	beq	1be88 <fputs@plt+0xade4>
   1be84:	bl	1be4c <fputs@plt+0xada8>
   1be88:	mov	r1, r5
   1be8c:	mov	r0, r4
   1be90:	pop	{r4, r5, r6, lr}
   1be94:	b	17aa8 <fputs@plt+0x6a04>
   1be98:	cmp	r1, #0
   1be9c:	str	r1, [r0, #52]	; 0x34
   1bea0:	bne	1beb0 <fputs@plt+0xae0c>
   1bea4:	ldr	r3, [r0, #240]	; 0xf0
   1bea8:	cmp	r3, #0
   1beac:	bxeq	lr
   1beb0:	b	1be6c <fputs@plt+0xadc8>
   1beb4:	push	{r4, lr}
   1beb8:	bl	17a2c <fputs@plt+0x6988>
   1bebc:	mov	r1, #7
   1bec0:	bl	1be98 <fputs@plt+0xadf4>
   1bec4:	mov	r0, #7
   1bec8:	pop	{r4, pc}
   1becc:	ldrb	ip, [r0, #69]	; 0x45
   1bed0:	movw	r3, #3082	; 0xc0a
   1bed4:	sub	r3, r1, r3
   1bed8:	clz	r3, r3
   1bedc:	lsr	r3, r3, #5
   1bee0:	cmp	ip, #0
   1bee4:	movne	r3, #1
   1bee8:	cmp	r3, #0
   1beec:	beq	1bef4 <fputs@plt+0xae50>
   1bef0:	b	1beb4 <fputs@plt+0xae10>
   1bef4:	ldr	r0, [r0, #56]	; 0x38
   1bef8:	and	r0, r0, r1
   1befc:	bx	lr
   1bf00:	push	{r4, lr}
   1bf04:	subs	r4, r0, #0
   1bf08:	popeq	{r4, pc}
   1bf0c:	ldr	r0, [r4]
   1bf10:	ldr	r1, [r4, #80]	; 0x50
   1bf14:	bl	1becc <fputs@plt+0xae28>
   1bf18:	str	r0, [r4, #80]	; 0x50
   1bf1c:	pop	{r4, pc}
   1bf20:	cmp	r0, #0
   1bf24:	beq	1bf6c <fputs@plt+0xaec8>
   1bf28:	ldr	r3, [r0, #20]
   1bf2c:	cmp	r3, #0
   1bf30:	beq	1bf4c <fputs@plt+0xaea8>
   1bf34:	ldrh	r2, [r0, #84]	; 0x54
   1bf38:	cmp	r2, r1
   1bf3c:	bls	1bf4c <fputs@plt+0xaea8>
   1bf40:	mov	r0, #40	; 0x28
   1bf44:	mla	r0, r0, r1, r3
   1bf48:	bx	lr
   1bf4c:	ldr	r0, [r0]
   1bf50:	cmp	r0, #0
   1bf54:	beq	1bf6c <fputs@plt+0xaec8>
   1bf58:	push	{r4, lr}
   1bf5c:	mov	r1, #25
   1bf60:	bl	1be98 <fputs@plt+0xadf4>
   1bf64:	ldr	r0, [pc, #8]	; 1bf74 <fputs@plt+0xaed0>
   1bf68:	pop	{r4, pc}
   1bf6c:	ldr	r0, [pc]	; 1bf74 <fputs@plt+0xaed0>
   1bf70:	bx	lr
   1bf74:	strdeq	r1, [r7], -r8
   1bf78:	push	{r4, r6, r7, lr}
   1bf7c:	mov	r4, r0
   1bf80:	mov	r7, r3
   1bf84:	mov	r6, r2
   1bf88:	bl	1be4c <fputs@plt+0xada8>
   1bf8c:	mov	r3, #4
   1bf90:	strd	r6, [r4]
   1bf94:	strh	r3, [r4, #8]
   1bf98:	pop	{r4, r6, r7, pc}
   1bf9c:	ldrh	ip, [r0, #8]
   1bfa0:	push	{r4, r5, lr}
   1bfa4:	movw	lr, #9312	; 0x2460
   1bfa8:	tst	lr, ip
   1bfac:	beq	1bfb8 <fputs@plt+0xaf14>
   1bfb0:	pop	{r4, r5, lr}
   1bfb4:	b	1bf78 <fputs@plt+0xaed4>
   1bfb8:	mov	r5, r3
   1bfbc:	mov	r4, r2
   1bfc0:	mov	r3, #4
   1bfc4:	strd	r4, [r0]
   1bfc8:	strh	r3, [r0, #8]
   1bfcc:	pop	{r4, r5, pc}
   1bfd0:	push	{r4, lr}
   1bfd4:	mov	r4, r0
   1bfd8:	bl	1be4c <fputs@plt+0xada8>
   1bfdc:	mov	r3, #4
   1bfe0:	mov	r0, r4
   1bfe4:	strh	r3, [r4, #8]
   1bfe8:	pop	{r4, pc}
   1bfec:	mov	r3, #40	; 0x28
   1bff0:	movw	r2, #9312	; 0x2460
   1bff4:	mla	r0, r3, r1, r0
   1bff8:	ldrh	r3, [r0, #8]
   1bffc:	tst	r2, r3
   1c000:	beq	1c008 <fputs@plt+0xaf64>
   1c004:	b	1bfd0 <fputs@plt+0xaf2c>
   1c008:	mov	r3, #4
   1c00c:	strh	r3, [r0, #8]
   1c010:	bx	lr
   1c014:	push	{r4, r5, r6, lr}
   1c018:	mov	r4, r0
   1c01c:	mov	r5, r1
   1c020:	mov	r6, r2
   1c024:	bl	1bda8 <fputs@plt+0xad04>
   1c028:	mov	r2, r6
   1c02c:	mov	r1, r5
   1c030:	mov	r0, r4
   1c034:	pop	{r4, r5, r6, lr}
   1c038:	b	1c03c <fputs@plt+0xaf98>
   1c03c:	push	{r4, r5, lr}
   1c040:	movw	r5, #9312	; 0x2460
   1c044:	ldrh	r4, [r0, #8]
   1c048:	tst	r5, r4
   1c04c:	beq	1c058 <fputs@plt+0xafb4>
   1c050:	pop	{r4, r5, lr}
   1c054:	b	1c014 <fputs@plt+0xaf70>
   1c058:	mov	ip, r1
   1c05c:	mov	r3, r0
   1c060:	mov	lr, r2
   1c064:	mov	r2, r1
   1c068:	mov	r1, r0
   1c06c:	add	r0, ip, #20
   1c070:	ldr	r4, [r2], #4
   1c074:	cmp	r2, r0
   1c078:	str	r4, [r1], #4
   1c07c:	bne	1c070 <fputs@plt+0xafcc>
   1c080:	ldrh	r2, [ip, #8]
   1c084:	tst	r2, #2048	; 0x800
   1c088:	popne	{r4, r5, pc}
   1c08c:	ldrh	r2, [r3, #8]
   1c090:	bic	r2, r2, #7168	; 0x1c00
   1c094:	orr	r2, r2, lr
   1c098:	strh	r2, [r3, #8]
   1c09c:	pop	{r4, r5, pc}
   1c0a0:	ldrh	r3, [r0, #8]
   1c0a4:	movw	r2, #9312	; 0x2460
   1c0a8:	push	{r4, lr}
   1c0ac:	mov	r4, r0
   1c0b0:	tst	r2, r3
   1c0b4:	beq	1c0bc <fputs@plt+0xb018>
   1c0b8:	bl	1bda8 <fputs@plt+0xad04>
   1c0bc:	ldr	r3, [r4, #24]
   1c0c0:	cmp	r3, #0
   1c0c4:	beq	1c0dc <fputs@plt+0xb038>
   1c0c8:	ldr	r1, [r4, #20]
   1c0cc:	ldr	r0, [r4, #32]
   1c0d0:	bl	1b744 <fputs@plt+0xa6a0>
   1c0d4:	mov	r3, #0
   1c0d8:	str	r3, [r4, #24]
   1c0dc:	mov	r3, #0
   1c0e0:	str	r3, [r4, #16]
   1c0e4:	pop	{r4, pc}
   1c0e8:	ldrh	r3, [r0, #8]
   1c0ec:	movw	r2, #9312	; 0x2460
   1c0f0:	tst	r2, r3
   1c0f4:	bne	1c104 <fputs@plt+0xb060>
   1c0f8:	ldr	r3, [r0, #24]
   1c0fc:	cmp	r3, #0
   1c100:	bxeq	lr
   1c104:	b	1c0a0 <fputs@plt+0xaffc>
   1c108:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c10c:	mov	r6, #0
   1c110:	mov	r7, r0
   1c114:	mov	r8, r1
   1c118:	mov	r9, #40	; 0x28
   1c11c:	mov	sl, #1
   1c120:	mov	fp, r6
   1c124:	ldrsh	r3, [r7, #68]	; 0x44
   1c128:	cmp	r3, r6
   1c12c:	bgt	1c13c <fputs@plt+0xb098>
   1c130:	mov	r0, #0
   1c134:	add	sp, sp, #4
   1c138:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c13c:	ldr	r4, [r8, #60]	; 0x3c
   1c140:	mul	r5, r9, r6
   1c144:	ldr	r3, [r7, #60]	; 0x3c
   1c148:	add	r4, r4, r5
   1c14c:	mov	r0, r4
   1c150:	add	r5, r3, r5
   1c154:	bl	1c0e8 <fputs@plt+0xb044>
   1c158:	mov	r3, r5
   1c15c:	add	r2, r5, #40	; 0x28
   1c160:	ldr	r1, [r3], #4
   1c164:	cmp	r3, r2
   1c168:	str	r1, [r4], #4
   1c16c:	bne	1c160 <fputs@plt+0xb0bc>
   1c170:	add	r6, r6, #1
   1c174:	strh	sl, [r5, #8]
   1c178:	str	fp, [r5, #24]
   1c17c:	b	1c124 <fputs@plt+0xb080>
   1c180:	cmp	r0, #0
   1c184:	cmpne	r1, #0
   1c188:	bxeq	lr
   1c18c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c190:	mov	r5, #40	; 0x28
   1c194:	mov	r4, r0
   1c198:	mla	r5, r5, r1, r0
   1c19c:	ldr	r8, [r0, #32]
   1c1a0:	ldr	r3, [r8, #456]	; 0x1c8
   1c1a4:	cmp	r3, #0
   1c1a8:	movweq	r7, #9312	; 0x2460
   1c1ac:	moveq	r9, #128	; 0x80
   1c1b0:	beq	1c1dc <fputs@plt+0xb138>
   1c1b4:	ldr	r3, [r4, #24]
   1c1b8:	cmp	r3, #0
   1c1bc:	beq	1c1cc <fputs@plt+0xb128>
   1c1c0:	mov	r0, r8
   1c1c4:	ldr	r1, [r4, #20]
   1c1c8:	bl	1b744 <fputs@plt+0xa6a0>
   1c1cc:	add	r4, r4, #40	; 0x28
   1c1d0:	cmp	r5, r4
   1c1d4:	bhi	1c1b4 <fputs@plt+0xb110>
   1c1d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c1dc:	ldrh	r3, [r4, #8]
   1c1e0:	ands	r6, r7, r3
   1c1e4:	beq	1c204 <fputs@plt+0xb160>
   1c1e8:	mov	r0, r4
   1c1ec:	bl	1c0e8 <fputs@plt+0xb044>
   1c1f0:	add	r4, r4, #40	; 0x28
   1c1f4:	strh	r9, [r4, #-32]	; 0xffffffe0
   1c1f8:	cmp	r5, r4
   1c1fc:	bhi	1c1dc <fputs@plt+0xb138>
   1c200:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c204:	ldr	r3, [r4, #24]
   1c208:	cmp	r3, #0
   1c20c:	beq	1c1f0 <fputs@plt+0xb14c>
   1c210:	mov	r0, r8
   1c214:	ldr	r1, [r4, #20]
   1c218:	bl	1b744 <fputs@plt+0xa6a0>
   1c21c:	str	r6, [r4, #24]
   1c220:	b	1c1f0 <fputs@plt+0xb14c>
   1c224:	push	{r4, lr}
   1c228:	subs	r4, r0, #0
   1c22c:	popeq	{r4, pc}
   1c230:	bl	1c0e8 <fputs@plt+0xb044>
   1c234:	mov	r1, r4
   1c238:	pop	{r4, lr}
   1c23c:	ldr	r0, [r1, #32]
   1c240:	b	1b744 <fputs@plt+0xa6a0>
   1c244:	push	{r4, r5, r6, r7, r8, lr}
   1c248:	mov	r6, #2
   1c24c:	mov	r5, r0
   1c250:	mov	r7, r6
   1c254:	ldr	r3, [r5, #20]
   1c258:	cmp	r3, r7
   1c25c:	bgt	1c2a8 <fputs@plt+0xb204>
   1c260:	cmp	r6, #2
   1c264:	str	r6, [r5, #20]
   1c268:	popne	{r4, r5, r6, r7, r8, pc}
   1c26c:	add	r4, r5, #392	; 0x188
   1c270:	ldr	r1, [r5, #16]
   1c274:	cmp	r1, r4
   1c278:	popeq	{r4, r5, r6, r7, r8, pc}
   1c27c:	mov	r3, r1
   1c280:	mov	r2, r4
   1c284:	add	r0, r1, #32
   1c288:	ldr	ip, [r3], #4
   1c28c:	cmp	r3, r0
   1c290:	str	ip, [r2], #4
   1c294:	bne	1c288 <fputs@plt+0xb1e4>
   1c298:	mov	r0, r5
   1c29c:	bl	1b744 <fputs@plt+0xa6a0>
   1c2a0:	str	r4, [r5, #16]
   1c2a4:	pop	{r4, r5, r6, r7, r8, pc}
   1c2a8:	ldr	r4, [r5, #16]
   1c2ac:	add	r3, r4, r7, lsl #4
   1c2b0:	ldr	r8, [r3, #4]
   1c2b4:	cmp	r8, #0
   1c2b8:	bne	1c2d4 <fputs@plt+0xb230>
   1c2bc:	mov	r0, r5
   1c2c0:	ldr	r1, [r4, r7, lsl #4]
   1c2c4:	bl	1b744 <fputs@plt+0xa6a0>
   1c2c8:	str	r8, [r4, r7, lsl #4]
   1c2cc:	add	r7, r7, #1
   1c2d0:	b	1c254 <fputs@plt+0xb1b0>
   1c2d4:	cmp	r7, r6
   1c2d8:	ldmgt	r3, {r0, r1, r2, r3}
   1c2dc:	addgt	ip, r4, r6, lsl #4
   1c2e0:	add	r6, r6, #1
   1c2e4:	stmgt	ip, {r0, r1, r2, r3}
   1c2e8:	b	1c2cc <fputs@plt+0xb228>
   1c2ec:	add	r3, r0, #124	; 0x7c
   1c2f0:	add	ip, r0, #324	; 0x144
   1c2f4:	mov	r1, #0
   1c2f8:	ldr	r2, [r3, #12]
   1c2fc:	cmp	r2, #0
   1c300:	beq	1c324 <fputs@plt+0xb280>
   1c304:	ldrb	r2, [r3, #6]
   1c308:	cmp	r2, #0
   1c30c:	beq	1c320 <fputs@plt+0xb27c>
   1c310:	ldrb	r2, [r0, #19]
   1c314:	cmp	r2, #7
   1c318:	bls	1c384 <fputs@plt+0xb2e0>
   1c31c:	strb	r1, [r3, #6]
   1c320:	str	r1, [r3, #12]
   1c324:	add	r3, r3, #20
   1c328:	cmp	ip, r3
   1c32c:	bne	1c2f8 <fputs@plt+0xb254>
   1c330:	bx	lr
   1c334:	ldr	r2, [r3, #12]
   1c338:	cmp	r2, #0
   1c33c:	beq	1c374 <fputs@plt+0xb2d0>
   1c340:	ldrb	r2, [r3, #6]
   1c344:	cmp	r2, #0
   1c348:	beq	1c370 <fputs@plt+0xb2cc>
   1c34c:	ldrb	r2, [r0, #19]
   1c350:	cmp	r2, #7
   1c354:	bhi	1c36c <fputs@plt+0xb2c8>
   1c358:	add	lr, r2, #1
   1c35c:	add	r2, r0, r2, lsl #2
   1c360:	strb	lr, [r0, #19]
   1c364:	ldr	lr, [r3, #12]
   1c368:	str	lr, [r2, #28]
   1c36c:	strb	r1, [r3, #6]
   1c370:	str	r1, [r3, #12]
   1c374:	add	r3, r3, #20
   1c378:	cmp	ip, r3
   1c37c:	bne	1c334 <fputs@plt+0xb290>
   1c380:	pop	{pc}		; (ldr pc, [sp], #4)
   1c384:	push	{lr}		; (str lr, [sp, #-4]!)
   1c388:	b	1c358 <fputs@plt+0xb2b4>
   1c38c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c390:	mov	r6, #28
   1c394:	mov	r4, r0
   1c398:	mla	r6, r6, r1, r0
   1c39c:	ldr	r7, [pc, #152]	; 1c43c <fputs@plt+0xb398>
   1c3a0:	ldr	r9, [pc, #152]	; 1c440 <fputs@plt+0xb39c>
   1c3a4:	mov	r8, r7
   1c3a8:	ldr	fp, [r4, #20]
   1c3ac:	mov	r0, fp
   1c3b0:	bl	15c88 <fputs@plt+0x4be4>
   1c3b4:	ldrb	r3, [fp]
   1c3b8:	add	r3, r9, r3
   1c3bc:	ldrb	r5, [r3, #64]	; 0x40
   1c3c0:	mov	r3, #23
   1c3c4:	add	r0, r5, r0
   1c3c8:	sdiv	r5, r0, r3
   1c3cc:	mls	r5, r3, r5, r0
   1c3d0:	lsl	r5, r5, #2
   1c3d4:	add	r3, r7, r5
   1c3d8:	ldr	r3, [r3, #248]	; 0xf8
   1c3dc:	mov	sl, r3
   1c3e0:	cmp	sl, #0
   1c3e4:	bne	1c3fc <fputs@plt+0xb358>
   1c3e8:	add	r5, r8, r5
   1c3ec:	str	sl, [r4, #8]
   1c3f0:	str	r3, [r4, #24]
   1c3f4:	str	r4, [r5, #248]	; 0xf8
   1c3f8:	b	1c428 <fputs@plt+0xb384>
   1c3fc:	mov	r1, fp
   1c400:	ldr	r0, [sl, #20]
   1c404:	str	r3, [sp, #4]
   1c408:	bl	1233c <fputs@plt+0x1298>
   1c40c:	cmp	r0, #0
   1c410:	ldrne	r3, [sp, #4]
   1c414:	ldrne	sl, [sl, #24]
   1c418:	bne	1c3e0 <fputs@plt+0xb33c>
   1c41c:	ldr	r3, [sl, #8]
   1c420:	str	r3, [r4, #8]
   1c424:	str	r4, [sl, #8]
   1c428:	add	r4, r4, #28
   1c42c:	cmp	r6, r4
   1c430:	bne	1c3a8 <fputs@plt+0xb304>
   1c434:	add	sp, sp, #12
   1c438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c43c:	andeq	r0, r9, r0, lsr #15
   1c440:	muleq	r7, r0, r4
   1c444:	ldr	r1, [r0, #96]	; 0x60
   1c448:	ldr	r3, [r0, #108]	; 0x6c
   1c44c:	add	r3, r3, #1
   1c450:	str	r3, [r0, #108]	; 0x6c
   1c454:	mov	r3, #1
   1c458:	cmp	r1, #0
   1c45c:	bne	1c468 <fputs@plt+0xb3c4>
   1c460:	ldr	r0, [r0, #212]	; 0xd4
   1c464:	b	1a648 <fputs@plt+0x95a4>
   1c468:	str	r3, [r1, #16]
   1c46c:	ldr	r1, [r1, #44]	; 0x2c
   1c470:	b	1c458 <fputs@plt+0xb3b4>
   1c474:	push	{r4, lr}
   1c478:	mov	r4, r0
   1c47c:	bl	17400 <fputs@plt+0x635c>
   1c480:	ldrb	r3, [r4, #41]	; 0x29
   1c484:	cmp	r3, #0
   1c488:	popne	{r4, pc}
   1c48c:	mov	r0, r4
   1c490:	pop	{r4, lr}
   1c494:	b	17564 <fputs@plt+0x64c0>
   1c498:	push	{r4, r5, lr}
   1c49c:	add	r2, r1, r2
   1c4a0:	add	r3, r0, #124	; 0x7c
   1c4a4:	add	r4, r0, #324	; 0x144
   1c4a8:	mov	lr, #0
   1c4ac:	ldr	ip, [r3, #12]
   1c4b0:	cmp	r1, ip
   1c4b4:	movle	r5, #1
   1c4b8:	movgt	r5, #0
   1c4bc:	cmp	r2, ip
   1c4c0:	movle	r5, #0
   1c4c4:	cmp	r5, #0
   1c4c8:	beq	1c500 <fputs@plt+0xb45c>
   1c4cc:	ldrb	ip, [r3, #6]
   1c4d0:	cmp	ip, #0
   1c4d4:	beq	1c4fc <fputs@plt+0xb458>
   1c4d8:	ldrb	ip, [r0, #19]
   1c4dc:	cmp	ip, #7
   1c4e0:	bhi	1c4f8 <fputs@plt+0xb454>
   1c4e4:	add	r5, ip, #1
   1c4e8:	add	ip, r0, ip, lsl #2
   1c4ec:	strb	r5, [r0, #19]
   1c4f0:	ldr	r5, [r3, #12]
   1c4f4:	str	r5, [ip, #28]
   1c4f8:	strb	lr, [r3, #6]
   1c4fc:	str	lr, [r3, #12]
   1c500:	add	r3, r3, #20
   1c504:	cmp	r3, r4
   1c508:	bne	1c4ac <fputs@plt+0xb408>
   1c50c:	pop	{r4, r5, pc}
   1c510:	push	{r4, r5, r6, lr}
   1c514:	mov	r5, r2
   1c518:	bl	1c498 <fputs@plt+0xb3f4>
   1c51c:	ldr	r3, [r0, #60]	; 0x3c
   1c520:	cmp	r3, r5
   1c524:	movlt	r4, r0
   1c528:	movlt	r6, r1
   1c52c:	strlt	r5, [r4, #60]	; 0x3c
   1c530:	strlt	r6, [r4, #64]	; 0x40
   1c534:	pop	{r4, r5, r6, pc}
   1c538:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   1c53c:	subs	r2, r0, #1
   1c540:	mov	r5, #0
   1c544:	sbc	r3, r1, #0
   1c548:	cmp	r3, r5
   1c54c:	ldr	r4, [pc, #176]	; 1c604 <fputs@plt+0xb560>
   1c550:	cmpeq	r2, r4
   1c554:	bhi	1c5fc <fputs@plt+0xb558>
   1c558:	ldr	r3, [pc, #168]	; 1c608 <fputs@plt+0xb564>
   1c55c:	ldr	r2, [r3]
   1c560:	mov	r6, r3
   1c564:	cmp	r2, #0
   1c568:	beq	1c5f0 <fputs@plt+0xb54c>
   1c56c:	ldr	r3, [r3, #56]	; 0x38
   1c570:	mov	r4, r0
   1c574:	blx	r3
   1c578:	ldr	r3, [pc, #140]	; 1c60c <fputs@plt+0xb568>
   1c57c:	ldr	r2, [r3, #60]	; 0x3c
   1c580:	ldrd	sl, [r3, #224]	; 0xe0
   1c584:	cmp	r4, r2
   1c588:	strhi	r4, [r3, #60]	; 0x3c
   1c58c:	cmp	sl, #1
   1c590:	sbcs	r2, fp, #0
   1c594:	blt	1c5bc <fputs@plt+0xb518>
   1c598:	ldr	r8, [r3]
   1c59c:	subs	r4, sl, r0
   1c5a0:	mov	r9, #0
   1c5a4:	sbc	r5, fp, r0, asr #31
   1c5a8:	cmp	r8, r4
   1c5ac:	sbcs	r2, r9, r5
   1c5b0:	movge	r2, #1
   1c5b4:	movlt	r2, #0
   1c5b8:	str	r2, [r3, #244]	; 0xf4
   1c5bc:	ldr	r3, [r6, #40]	; 0x28
   1c5c0:	blx	r3
   1c5c4:	subs	r4, r0, #0
   1c5c8:	beq	1c5e8 <fputs@plt+0xb544>
   1c5cc:	bl	12164 <fputs@plt+0x10c0>
   1c5d0:	mov	r1, r0
   1c5d4:	mov	r0, #0
   1c5d8:	bl	11fb0 <fputs@plt+0xf0c>
   1c5dc:	mov	r1, #1
   1c5e0:	mov	r0, #9
   1c5e4:	bl	11fb0 <fputs@plt+0xf0c>
   1c5e8:	mov	r0, r4
   1c5ec:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   1c5f0:	pop	{r4, r5, r6, r8, r9, sl, fp, lr}
   1c5f4:	ldr	r3, [r3, #40]	; 0x28
   1c5f8:	bx	r3
   1c5fc:	mov	r4, #0
   1c600:	b	1c5e8 <fputs@plt+0xb544>
   1c604:	svcvc	0x00fffefe
   1c608:	andeq	sl, r8, r0, lsr #2
   1c60c:	andeq	r0, r9, r0, lsr #15
   1c610:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c614:	mov	r5, r2
   1c618:	add	r2, sp, #4
   1c61c:	mov	r4, r0
   1c620:	mov	r6, r1
   1c624:	bl	1315c <fputs@plt+0x20b8>
   1c628:	cmp	r0, #0
   1c62c:	beq	1c6b8 <fputs@plt+0xb614>
   1c630:	cmp	r5, #0
   1c634:	ldr	r7, [r0, #8]
   1c638:	strne	r6, [r0, #12]
   1c63c:	strne	r5, [r0, #8]
   1c640:	bne	1c6ac <fputs@plt+0xb608>
   1c644:	ldm	r0, {r1, r3}
   1c648:	ldr	r2, [sp, #4]
   1c64c:	cmp	r3, #0
   1c650:	strne	r1, [r3]
   1c654:	streq	r1, [r4, #8]
   1c658:	ldr	r1, [r0]
   1c65c:	cmp	r1, #0
   1c660:	strne	r3, [r1, #4]
   1c664:	ldr	r3, [r4, #12]
   1c668:	cmp	r3, #0
   1c66c:	beq	1c68c <fputs@plt+0xb5e8>
   1c670:	add	ip, r3, r2, lsl #3
   1c674:	ldr	lr, [ip, #4]
   1c678:	cmp	r0, lr
   1c67c:	streq	r1, [ip, #4]
   1c680:	ldr	r1, [r3, r2, lsl #3]
   1c684:	sub	r1, r1, #1
   1c688:	str	r1, [r3, r2, lsl #3]
   1c68c:	bl	177ec <fputs@plt+0x6748>
   1c690:	ldr	r3, [r4, #4]
   1c694:	sub	r3, r3, #1
   1c698:	cmp	r3, #0
   1c69c:	str	r3, [r4, #4]
   1c6a0:	bne	1c6ac <fputs@plt+0xb608>
   1c6a4:	mov	r0, r4
   1c6a8:	bl	17864 <fputs@plt+0x67c0>
   1c6ac:	mov	r0, r7
   1c6b0:	add	sp, sp, #12
   1c6b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c6b8:	cmp	r5, #0
   1c6bc:	beq	1c7b0 <fputs@plt+0xb70c>
   1c6c0:	mov	r0, #16
   1c6c4:	mov	r1, #0
   1c6c8:	bl	1c538 <fputs@plt+0xb494>
   1c6cc:	subs	r7, r0, #0
   1c6d0:	moveq	r7, r5
   1c6d4:	beq	1c6ac <fputs@plt+0xb608>
   1c6d8:	ldr	r0, [r4, #4]
   1c6dc:	add	r9, r4, #8
   1c6e0:	str	r5, [r7, #8]
   1c6e4:	str	r6, [r7, #12]
   1c6e8:	add	r0, r0, #1
   1c6ec:	cmp	r0, #9
   1c6f0:	str	r0, [r4, #4]
   1c6f4:	bls	1c794 <fputs@plt+0xb6f0>
   1c6f8:	ldr	r3, [r4]
   1c6fc:	cmp	r0, r3, lsl #1
   1c700:	bls	1c794 <fputs@plt+0xb6f0>
   1c704:	lsl	r2, r0, #4
   1c708:	cmp	r2, #1024	; 0x400
   1c70c:	lslls	r5, r0, #1
   1c710:	movhi	r5, #128	; 0x80
   1c714:	cmp	r3, r5
   1c718:	beq	1c794 <fputs@plt+0xb6f0>
   1c71c:	mov	sl, #0
   1c720:	bl	12114 <fputs@plt+0x1070>
   1c724:	mov	r1, sl
   1c728:	lsl	r0, r5, #3
   1c72c:	bl	1c538 <fputs@plt+0xb494>
   1c730:	mov	r8, r0
   1c734:	bl	1212c <fputs@plt+0x1088>
   1c738:	cmp	r8, sl
   1c73c:	beq	1c794 <fputs@plt+0xb6f0>
   1c740:	ldr	r0, [r4, #12]
   1c744:	bl	177ec <fputs@plt+0x6748>
   1c748:	mov	r0, r8
   1c74c:	str	r8, [r4, #12]
   1c750:	bl	12164 <fputs@plt+0x10c0>
   1c754:	lsr	fp, r0, #3
   1c758:	bic	r2, r0, #7
   1c75c:	mov	r1, sl
   1c760:	mov	r0, r8
   1c764:	str	fp, [r4]
   1c768:	bl	10e88 <memset@plt>
   1c76c:	ldr	r5, [r4, #8]
   1c770:	str	sl, [r4, #8]
   1c774:	cmp	r5, #0
   1c778:	bne	1c7b8 <fputs@plt+0xb714>
   1c77c:	mov	r0, r6
   1c780:	bl	13128 <fputs@plt+0x2084>
   1c784:	ldr	r3, [r4]
   1c788:	udiv	r2, r0, r3
   1c78c:	mls	r0, r2, r3, r0
   1c790:	str	r0, [sp, #4]
   1c794:	ldr	r1, [r4, #12]
   1c798:	mov	r2, r7
   1c79c:	mov	r0, r9
   1c7a0:	cmp	r1, #0
   1c7a4:	ldrne	r3, [sp, #4]
   1c7a8:	addne	r1, r1, r3, lsl #3
   1c7ac:	bl	17d5c <fputs@plt+0x6cb8>
   1c7b0:	mov	r7, #0
   1c7b4:	b	1c6ac <fputs@plt+0xb608>
   1c7b8:	ldr	r0, [r5, #12]
   1c7bc:	bl	13128 <fputs@plt+0x2084>
   1c7c0:	udiv	r1, r0, fp
   1c7c4:	ldr	sl, [r5]
   1c7c8:	mov	r2, r5
   1c7cc:	mov	r5, sl
   1c7d0:	mls	r1, r1, fp, r0
   1c7d4:	mov	r0, r9
   1c7d8:	add	r1, r8, r1, lsl #3
   1c7dc:	bl	17d5c <fputs@plt+0x6cb8>
   1c7e0:	b	1c774 <fputs@plt+0xb6d0>
   1c7e4:	push	{r4, lr}
   1c7e8:	mov	r1, r3
   1c7ec:	mov	r4, r0
   1c7f0:	mov	r0, r2
   1c7f4:	bl	1c538 <fputs@plt+0xb494>
   1c7f8:	subs	r1, r0, #0
   1c7fc:	bne	1c808 <fputs@plt+0xb764>
   1c800:	mov	r0, r4
   1c804:	bl	179f4 <fputs@plt+0x6950>
   1c808:	mov	r0, r1
   1c80c:	pop	{r4, pc}
   1c810:	push	{r4, r5}
   1c814:	mov	r5, r3
   1c818:	mov	r4, r2
   1c81c:	ldr	r3, [r0, #256]	; 0x100
   1c820:	cmp	r3, #0
   1c824:	bne	1c89c <fputs@plt+0xb7f8>
   1c828:	add	r3, r0, #260	; 0x104
   1c82c:	ldrh	r2, [r3]
   1c830:	mov	r3, #0
   1c834:	cmp	r3, r5
   1c838:	cmpeq	r2, r4
   1c83c:	ldrcc	r3, [r0, #276]	; 0x114
   1c840:	addcc	r3, r3, #1
   1c844:	strcc	r3, [r0, #276]	; 0x114
   1c848:	bcc	1c8a8 <fputs@plt+0xb804>
   1c84c:	ldr	r1, [r0, #284]	; 0x11c
   1c850:	cmp	r1, #0
   1c854:	ldreq	r3, [r0, #280]	; 0x118
   1c858:	addeq	r3, r3, #1
   1c85c:	streq	r3, [r0, #280]	; 0x118
   1c860:	beq	1c8a8 <fputs@plt+0xb804>
   1c864:	ldr	r2, [r0, #272]	; 0x110
   1c868:	ldr	r3, [r1]
   1c86c:	add	r2, r2, #1
   1c870:	str	r2, [r0, #272]	; 0x110
   1c874:	str	r3, [r0, #284]	; 0x11c
   1c878:	ldr	r3, [r0, #264]	; 0x108
   1c87c:	ldr	r2, [r0, #268]	; 0x10c
   1c880:	add	r3, r3, #1
   1c884:	cmp	r3, r2
   1c888:	str	r3, [r0, #264]	; 0x108
   1c88c:	strgt	r3, [r0, #268]	; 0x10c
   1c890:	mov	r0, r1
   1c894:	pop	{r4, r5}
   1c898:	bx	lr
   1c89c:	ldrb	r3, [r0, #69]	; 0x45
   1c8a0:	cmp	r3, #0
   1c8a4:	bne	1c8b8 <fputs@plt+0xb814>
   1c8a8:	mov	r2, r4
   1c8ac:	mov	r3, r5
   1c8b0:	pop	{r4, r5}
   1c8b4:	b	1c7e4 <fputs@plt+0xb740>
   1c8b8:	mov	r1, #0
   1c8bc:	b	1c890 <fputs@plt+0xb7ec>
   1c8c0:	push	{r4, r5, r6, r7, r8, lr}
   1c8c4:	subs	r5, r1, #0
   1c8c8:	beq	1c900 <fputs@plt+0xb85c>
   1c8cc:	mov	r4, r2
   1c8d0:	adds	r2, r2, #1
   1c8d4:	adc	r3, r3, #0
   1c8d8:	mov	r7, r5
   1c8dc:	bl	1c810 <fputs@plt+0xb76c>
   1c8e0:	subs	r5, r0, #0
   1c8e4:	beq	1c900 <fputs@plt+0xb85c>
   1c8e8:	mov	r2, r4
   1c8ec:	mov	r1, r7
   1c8f0:	bl	10f18 <memcpy@plt>
   1c8f4:	mov	r6, r4
   1c8f8:	mov	r3, #0
   1c8fc:	strb	r3, [r5, r4]
   1c900:	mov	r0, r5
   1c904:	pop	{r4, r5, r6, r7, r8, pc}
   1c908:	push	{r4, lr}
   1c90c:	subs	r4, r1, #0
   1c910:	beq	1c928 <fputs@plt+0xb884>
   1c914:	mov	r3, #0
   1c918:	ldm	r4, {r1, r2}
   1c91c:	bl	1c8c0 <fputs@plt+0xb81c>
   1c920:	mov	r4, r0
   1c924:	bl	122ac <fputs@plt+0x1208>
   1c928:	mov	r0, r4
   1c92c:	pop	{r4, pc}
   1c930:	push	{r4, r5, r6, lr}
   1c934:	subs	r5, r1, #0
   1c938:	popeq	{r4, r5, r6, pc}
   1c93c:	ldr	r4, [r5]
   1c940:	cmp	r4, #0
   1c944:	pople	{r4, r5, r6, pc}
   1c948:	sub	r4, r4, #1
   1c94c:	ldr	r1, [r2, #4]
   1c950:	cmp	r1, #1
   1c954:	bne	1c980 <fputs@plt+0xb8dc>
   1c958:	ldr	r1, [r2]
   1c95c:	cmp	r1, #0
   1c960:	bne	1c980 <fputs@plt+0xb8dc>
   1c964:	mov	r1, #72	; 0x48
   1c968:	mla	r4, r1, r4, r5
   1c96c:	ldrb	r3, [r4, #45]	; 0x2d
   1c970:	orr	r3, r3, #1
   1c974:	add	r4, r4, #40	; 0x28
   1c978:	strb	r3, [r4, #5]
   1c97c:	pop	{r4, r5, r6, pc}
   1c980:	mov	r1, r2
   1c984:	ldr	r0, [r0]
   1c988:	bl	1c908 <fputs@plt+0xb864>
   1c98c:	mov	r1, #72	; 0x48
   1c990:	mla	r3, r4, r1, r1
   1c994:	mla	r4, r1, r4, r5
   1c998:	str	r0, [r5, r3]
   1c99c:	adds	r0, r0, #0
   1c9a0:	ldrb	r3, [r4, #45]	; 0x2d
   1c9a4:	movne	r0, #1
   1c9a8:	bfi	r3, r0, #1, #1
   1c9ac:	b	1c974 <fputs@plt+0xb8d0>
   1c9b0:	cmp	r1, #0
   1c9b4:	bxeq	lr
   1c9b8:	push	{r4, r5, r6, lr}
   1c9bc:	mov	r4, r3
   1c9c0:	mov	ip, #20
   1c9c4:	ldm	r1, {r3, r5}
   1c9c8:	ldr	r0, [r0]
   1c9cc:	ldm	r2, {r1, r2}
   1c9d0:	mul	ip, ip, r3
   1c9d4:	mov	r3, #0
   1c9d8:	sub	ip, ip, #20
   1c9dc:	add	r5, r5, ip
   1c9e0:	bl	1c8c0 <fputs@plt+0xb81c>
   1c9e4:	cmp	r0, #0
   1c9e8:	mov	r2, r0
   1c9ec:	str	r0, [r5, #4]
   1c9f0:	andne	r2, r4, #1
   1c9f4:	moveq	r2, #0
   1c9f8:	cmp	r2, #0
   1c9fc:	popeq	{r4, r5, r6, pc}
   1ca00:	pop	{r4, r5, r6, lr}
   1ca04:	b	122ac <fputs@plt+0x1208>
   1ca08:	push	{r4, r5, r6, lr}
   1ca0c:	mov	r5, r2
   1ca10:	add	r2, r2, r2, lsr #31
   1ca14:	mov	r4, r1
   1ca18:	asr	r2, r2, #1
   1ca1c:	add	r2, r2, #1
   1ca20:	asr	r3, r2, #31
   1ca24:	bl	1c810 <fputs@plt+0xb76c>
   1ca28:	subs	r6, r0, #0
   1ca2c:	movne	r1, r4
   1ca30:	movne	r2, #0
   1ca34:	subne	r5, r5, #1
   1ca38:	bne	1ca64 <fputs@plt+0xb9c0>
   1ca3c:	mov	r0, r6
   1ca40:	pop	{r4, r5, r6, pc}
   1ca44:	ldrb	r0, [r1, #-2]
   1ca48:	bl	12e2c <fputs@plt+0x1d88>
   1ca4c:	mov	r4, r0
   1ca50:	ldrb	r0, [r1, #-1]
   1ca54:	bl	12e2c <fputs@plt+0x1d88>
   1ca58:	orr	r0, r0, r4, lsl #4
   1ca5c:	strb	r0, [r6, r2, asr #1]
   1ca60:	add	r2, r2, #2
   1ca64:	cmp	r2, r5
   1ca68:	add	r3, r6, r2, asr #1
   1ca6c:	add	r1, r1, #2
   1ca70:	blt	1ca44 <fputs@plt+0xb9a0>
   1ca74:	mov	r2, #0
   1ca78:	strb	r2, [r3]
   1ca7c:	b	1ca3c <fputs@plt+0xb998>
   1ca80:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1ca84:	mov	r7, r3
   1ca88:	mov	r3, #0
   1ca8c:	subs	r5, r2, #0
   1ca90:	mov	r4, r0
   1ca94:	mov	r8, r1
   1ca98:	str	r3, [sp, #4]
   1ca9c:	bne	1cb0c <fputs@plt+0xba68>
   1caa0:	mov	r6, #0
   1caa4:	mov	r0, r4
   1caa8:	add	r2, r6, #48	; 0x30
   1caac:	mov	r3, #0
   1cab0:	bl	1c810 <fputs@plt+0xb76c>
   1cab4:	subs	r4, r0, #0
   1cab8:	beq	1cb00 <fputs@plt+0xba5c>
   1cabc:	mov	r2, #48	; 0x30
   1cac0:	mov	r1, #0
   1cac4:	bl	10e88 <memset@plt>
   1cac8:	mvn	r3, #0
   1cacc:	cmp	r5, #0
   1cad0:	strb	r8, [r4]
   1cad4:	strh	r3, [r4, #34]	; 0x22
   1cad8:	beq	1caf8 <fputs@plt+0xba54>
   1cadc:	cmp	r6, #0
   1cae0:	bne	1cb40 <fputs@plt+0xba9c>
   1cae4:	ldr	r3, [r4, #4]
   1cae8:	orr	r3, r3, #1024	; 0x400
   1caec:	str	r3, [r4, #4]
   1caf0:	ldr	r3, [sp, #4]
   1caf4:	str	r3, [r4, #8]
   1caf8:	mov	r3, #1
   1cafc:	str	r3, [r4, #24]
   1cb00:	mov	r0, r4
   1cb04:	add	sp, sp, #8
   1cb08:	pop	{r4, r5, r6, r7, r8, pc}
   1cb0c:	cmp	r1, #132	; 0x84
   1cb10:	beq	1cb20 <fputs@plt+0xba7c>
   1cb14:	ldr	r6, [r5, #4]
   1cb18:	add	r6, r6, #1
   1cb1c:	b	1caa4 <fputs@plt+0xba00>
   1cb20:	ldr	r0, [r5]
   1cb24:	cmp	r0, #0
   1cb28:	beq	1cb14 <fputs@plt+0xba70>
   1cb2c:	add	r1, sp, #4
   1cb30:	bl	12e40 <fputs@plt+0x1d9c>
   1cb34:	cmp	r0, #0
   1cb38:	beq	1cb14 <fputs@plt+0xba70>
   1cb3c:	b	1caa0 <fputs@plt+0xb9fc>
   1cb40:	ldr	r2, [r5, #4]
   1cb44:	add	r3, r4, #48	; 0x30
   1cb48:	str	r3, [r4, #8]
   1cb4c:	cmp	r2, #0
   1cb50:	beq	1cb64 <fputs@plt+0xbac0>
   1cb54:	mov	r0, r3
   1cb58:	ldr	r1, [r5]
   1cb5c:	bl	10f18 <memcpy@plt>
   1cb60:	mov	r3, r0
   1cb64:	ldr	r2, [r5, #4]
   1cb68:	mov	r1, #0
   1cb6c:	cmp	r6, #2
   1cb70:	movle	r6, #0
   1cb74:	andgt	r6, r7, #1
   1cb78:	cmp	r6, r1
   1cb7c:	strb	r1, [r3, r2]
   1cb80:	beq	1caf8 <fputs@plt+0xba54>
   1cb84:	ldr	r3, [r5]
   1cb88:	ldrb	r5, [r3]
   1cb8c:	cmp	r5, #39	; 0x27
   1cb90:	beq	1cbb4 <fputs@plt+0xbb10>
   1cb94:	cmp	r5, #91	; 0x5b
   1cb98:	cmpne	r5, #34	; 0x22
   1cb9c:	moveq	r3, #1
   1cba0:	movne	r3, #0
   1cba4:	cmp	r5, #96	; 0x60
   1cba8:	orreq	r3, r3, #1
   1cbac:	cmp	r3, r1
   1cbb0:	beq	1caf8 <fputs@plt+0xba54>
   1cbb4:	ldr	r0, [r4, #8]
   1cbb8:	bl	122ac <fputs@plt+0x1208>
   1cbbc:	cmp	r5, #34	; 0x22
   1cbc0:	ldreq	r3, [r4, #4]
   1cbc4:	orreq	r3, r3, #64	; 0x40
   1cbc8:	streq	r3, [r4, #4]
   1cbcc:	b	1caf8 <fputs@plt+0xba54>
   1cbd0:	push	{r4, r5, r6, lr}
   1cbd4:	mov	r4, r3
   1cbd8:	mov	r3, #0
   1cbdc:	mov	r5, r1
   1cbe0:	mov	r6, r2
   1cbe4:	mov	r1, #152	; 0x98
   1cbe8:	mov	r2, r3
   1cbec:	bl	1ca80 <fputs@plt+0xb9dc>
   1cbf0:	cmp	r0, #0
   1cbf4:	popeq	{r4, r5, r6, pc}
   1cbf8:	mov	r2, #72	; 0x48
   1cbfc:	mla	r2, r2, r6, r5
   1cc00:	ldr	r3, [r2, #24]
   1cc04:	ldr	r1, [r2, #52]	; 0x34
   1cc08:	str	r3, [r0, #44]	; 0x2c
   1cc0c:	ldrsh	r3, [r3, #32]
   1cc10:	str	r1, [r0, #28]
   1cc14:	cmp	r3, r4
   1cc18:	mvneq	r3, #0
   1cc1c:	strheq	r3, [r0, #32]
   1cc20:	beq	1cc60 <fputs@plt+0xbbbc>
   1cc24:	cmp	r4, #63	; 0x3f
   1cc28:	ldr	ip, [r2, #64]	; 0x40
   1cc2c:	mov	lr, #1
   1cc30:	strh	r4, [r0, #32]
   1cc34:	movge	r4, #63	; 0x3f
   1cc38:	add	r5, r2, #64	; 0x40
   1cc3c:	sub	r3, r4, #32
   1cc40:	rsb	r1, r4, #32
   1cc44:	lsl	r3, lr, r3
   1cc48:	orr	r3, r3, lr, lsr r1
   1cc4c:	ldr	r1, [r2, #68]	; 0x44
   1cc50:	orr	r4, ip, lr, lsl r4
   1cc54:	str	r4, [r2, #64]	; 0x40
   1cc58:	orr	r3, r1, r3
   1cc5c:	str	r3, [r2, #68]	; 0x44
   1cc60:	ldr	r3, [r0, #4]
   1cc64:	orr	r3, r3, #4
   1cc68:	str	r3, [r0, #4]
   1cc6c:	pop	{r4, r5, r6, pc}
   1cc70:	push	{r0, r1, r2, r4, r5, lr}
   1cc74:	mov	r4, r0
   1cc78:	subs	r0, r2, #0
   1cc7c:	mov	r5, r1
   1cc80:	str	r2, [sp]
   1cc84:	beq	1cc8c <fputs@plt+0xbbe8>
   1cc88:	bl	15c88 <fputs@plt+0x4be4>
   1cc8c:	mov	r3, #0
   1cc90:	mov	r2, sp
   1cc94:	str	r0, [sp, #4]
   1cc98:	mov	r1, r5
   1cc9c:	mov	r0, r4
   1cca0:	bl	1ca80 <fputs@plt+0xb9dc>
   1cca4:	add	sp, sp, #12
   1cca8:	pop	{r4, r5, pc}
   1ccac:	push	{r0, r1, r2, r4, r5, lr}
   1ccb0:	mov	r5, r0
   1ccb4:	mov	r0, r2
   1ccb8:	mov	r4, r1
   1ccbc:	str	r2, [sp]
   1ccc0:	bl	15c88 <fputs@plt+0x4be4>
   1ccc4:	cmp	r0, #0
   1ccc8:	str	r0, [sp, #4]
   1cccc:	bne	1ccdc <fputs@plt+0xbc38>
   1ccd0:	mov	r0, r4
   1ccd4:	add	sp, sp, #12
   1ccd8:	pop	{r4, r5, pc}
   1ccdc:	mov	r3, #0
   1cce0:	mov	r2, sp
   1cce4:	ldr	r0, [r5]
   1cce8:	mov	r1, #95	; 0x5f
   1ccec:	bl	1ca80 <fputs@plt+0xb9dc>
   1ccf0:	cmp	r0, #0
   1ccf4:	beq	1ccd0 <fputs@plt+0xbc2c>
   1ccf8:	ldr	r3, [r0, #4]
   1ccfc:	str	r4, [r0, #12]
   1cd00:	orr	r3, r3, #4352	; 0x1100
   1cd04:	str	r3, [r0, #4]
   1cd08:	b	1ccd4 <fputs@plt+0xbc30>
   1cd0c:	push	{r4, r5, r6, r7, r8, lr}
   1cd10:	mov	r5, r0
   1cd14:	mov	r8, r1
   1cd18:	mov	r7, r2
   1cd1c:	mov	r1, #157	; 0x9d
   1cd20:	mov	r2, #0
   1cd24:	mov	r4, r3
   1cd28:	ldr	r6, [r0]
   1cd2c:	mov	r0, r6
   1cd30:	bl	1cc70 <fputs@plt+0xbbcc>
   1cd34:	cmp	r0, #0
   1cd38:	popeq	{r4, r5, r6, r7, r8, pc}
   1cd3c:	cmp	r4, #0
   1cd40:	blt	1cd8c <fputs@plt+0xbce8>
   1cd44:	ldrsh	r3, [r8, #32]
   1cd48:	cmp	r3, r4
   1cd4c:	beq	1cd8c <fputs@plt+0xbce8>
   1cd50:	ldr	r3, [r8, #4]
   1cd54:	mov	r1, r0
   1cd58:	add	r3, r3, r4, lsl #4
   1cd5c:	add	r4, r4, r7
   1cd60:	add	r4, r4, #1
   1cd64:	str	r4, [r0, #28]
   1cd68:	ldrb	r2, [r3, #13]
   1cd6c:	strb	r2, [r0, #1]
   1cd70:	mov	r0, r5
   1cd74:	ldr	r2, [r3, #8]
   1cd78:	cmp	r2, #0
   1cd7c:	ldreq	r3, [r6, #8]
   1cd80:	pop	{r4, r5, r6, r7, r8, lr}
   1cd84:	ldreq	r2, [r3]
   1cd88:	b	1ccac <fputs@plt+0xbc08>
   1cd8c:	mov	r3, #68	; 0x44
   1cd90:	strb	r3, [r0, #1]
   1cd94:	str	r7, [r0, #28]
   1cd98:	pop	{r4, r5, r6, r7, r8, pc}
   1cd9c:	ldrh	r3, [r1, #44]	; 0x2c
   1cda0:	cmp	r3, r2
   1cda4:	bge	1ce08 <fputs@plt+0xbd64>
   1cda8:	add	r2, r2, #7
   1cdac:	push	{r4, r5, r6, r7, r8, lr}
   1cdb0:	mov	r3, #0
   1cdb4:	bic	r5, r2, #7
   1cdb8:	mov	r6, r0
   1cdbc:	lsl	r2, r5, #2
   1cdc0:	mov	r4, r1
   1cdc4:	bl	1c810 <fputs@plt+0xb76c>
   1cdc8:	subs	r7, r0, #0
   1cdcc:	beq	1ce10 <fputs@plt+0xbd6c>
   1cdd0:	ldrh	r2, [r4, #44]	; 0x2c
   1cdd4:	ldr	r1, [r4, #48]	; 0x30
   1cdd8:	lsl	r2, r2, #2
   1cddc:	bl	10f18 <memcpy@plt>
   1cde0:	ldr	r1, [r4, #48]	; 0x30
   1cde4:	add	r3, r4, #56	; 0x38
   1cde8:	cmp	r1, r3
   1cdec:	beq	1cdf8 <fputs@plt+0xbd54>
   1cdf0:	mov	r0, r6
   1cdf4:	bl	1b744 <fputs@plt+0xa6a0>
   1cdf8:	mov	r0, #0
   1cdfc:	strh	r5, [r4, #44]	; 0x2c
   1ce00:	str	r7, [r4, #48]	; 0x30
   1ce04:	pop	{r4, r5, r6, r7, r8, pc}
   1ce08:	mov	r0, #0
   1ce0c:	bx	lr
   1ce10:	mov	r0, #7
   1ce14:	pop	{r4, r5, r6, r7, r8, pc}
   1ce18:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1ce1c:	mov	r3, r0
   1ce20:	mov	r5, r1
   1ce24:	ldr	r0, [r0, #16]
   1ce28:	cmp	r0, #0
   1ce2c:	beq	1ce68 <fputs@plt+0xbdc4>
   1ce30:	ldrh	r3, [r1, #40]	; 0x28
   1ce34:	cmp	r3, #0
   1ce38:	bne	1ce4c <fputs@plt+0xbda8>
   1ce3c:	mov	r6, #0
   1ce40:	mov	r0, r6
   1ce44:	add	sp, sp, #8
   1ce48:	pop	{r4, r5, r6, r7, r8, pc}
   1ce4c:	ldrsh	r3, [r1, #22]
   1ce50:	str	r3, [sp, #4]
   1ce54:	ldrsh	r3, [r1, #20]
   1ce58:	str	r3, [sp]
   1ce5c:	ldrd	r2, [r1]
   1ce60:	bl	157cc <fputs@plt+0x4728>
   1ce64:	b	1ce3c <fputs@plt+0xbd98>
   1ce68:	ldr	r7, [r3]
   1ce6c:	ldr	r3, [r7]
   1ce70:	ldr	r6, [r3]
   1ce74:	ldr	r3, [r1, #36]	; 0x24
   1ce78:	tst	r3, #512	; 0x200
   1ce7c:	ldrne	r4, [r7, #16]
   1ce80:	bne	1cfa0 <fputs@plt+0xbefc>
   1ce84:	add	r0, r7, #16
   1ce88:	mov	r1, r5
   1ce8c:	bl	15a6c <fputs@plt+0x49c8>
   1ce90:	subs	r7, r0, #0
   1ce94:	beq	1ce3c <fputs@plt+0xbd98>
   1ce98:	ldr	r4, [r7]
   1ce9c:	cmp	r4, #0
   1cea0:	addne	r7, r4, #52	; 0x34
   1cea4:	bne	1d014 <fputs@plt+0xbf70>
   1cea8:	mov	r0, r6
   1ceac:	mov	r2, #72	; 0x48
   1ceb0:	mov	r3, #0
   1ceb4:	bl	1c810 <fputs@plt+0xb76c>
   1ceb8:	cmp	r0, #0
   1cebc:	mov	r4, r0
   1cec0:	str	r0, [r7]
   1cec4:	moveq	r6, #7
   1cec8:	beq	1ce40 <fputs@plt+0xbd9c>
   1cecc:	add	r3, r0, #56	; 0x38
   1ced0:	mov	r2, #3
   1ced4:	strh	r2, [r0, #44]	; 0x2c
   1ced8:	str	r3, [r0, #48]	; 0x30
   1cedc:	mov	r3, #0
   1cee0:	str	r3, [r0, #36]	; 0x24
   1cee4:	strh	r3, [r0, #40]	; 0x28
   1cee8:	str	r3, [r0, #52]	; 0x34
   1ceec:	mov	r0, r6
   1cef0:	mov	r1, r4
   1cef4:	bl	1bbb8 <fputs@plt+0xab14>
   1cef8:	ldrh	r2, [r5, #40]	; 0x28
   1cefc:	mov	r1, r4
   1cf00:	mov	r0, r6
   1cf04:	bl	1cd9c <fputs@plt+0xbcf8>
   1cf08:	subs	r6, r0, #0
   1cf0c:	moveq	r3, r5
   1cf10:	moveq	r2, r4
   1cf14:	addeq	r1, r5, #44	; 0x2c
   1cf18:	beq	1d024 <fputs@plt+0xbf80>
   1cf1c:	mov	r2, #0
   1cf20:	mov	r6, #7
   1cf24:	str	r2, [r4, #24]
   1cf28:	str	r2, [r4, #28]
   1cf2c:	str	r2, [r4, #32]
   1cf30:	ldr	r3, [r4, #36]	; 0x24
   1cf34:	tst	r3, #1024	; 0x400
   1cf38:	bne	1ce40 <fputs@plt+0xbd9c>
   1cf3c:	ldr	r3, [r4, #28]
   1cf40:	cmp	r3, #0
   1cf44:	beq	1ce40 <fputs@plt+0xbd9c>
   1cf48:	ldr	r3, [r3, #44]	; 0x2c
   1cf4c:	cmp	r3, #0
   1cf50:	streq	r3, [r4, #28]
   1cf54:	b	1ce40 <fputs@plt+0xbd9c>
   1cf58:	ldrb	r2, [r4, #16]
   1cf5c:	ldrb	r3, [r5, #16]
   1cf60:	cmp	r2, r3
   1cf64:	bne	1cf9c <fputs@plt+0xbef8>
   1cf68:	ldr	r3, [r4, #36]	; 0x24
   1cf6c:	tst	r3, #512	; 0x200
   1cf70:	beq	1cf9c <fputs@plt+0xbef8>
   1cf74:	mov	r1, r5
   1cf78:	mov	r0, r4
   1cf7c:	bl	159b4 <fputs@plt+0x4910>
   1cf80:	cmp	r0, #0
   1cf84:	beq	1cfac <fputs@plt+0xbf08>
   1cf88:	ldrsh	r3, [r4, #20]
   1cf8c:	strh	r3, [r5, #20]
   1cf90:	ldrh	r3, [r4, #22]
   1cf94:	sub	r3, r3, #1
   1cf98:	strh	r3, [r5, #22]
   1cf9c:	ldr	r4, [r4, #52]	; 0x34
   1cfa0:	cmp	r4, #0
   1cfa4:	bne	1cf58 <fputs@plt+0xbeb4>
   1cfa8:	b	1ce84 <fputs@plt+0xbde0>
   1cfac:	mov	r1, r4
   1cfb0:	mov	r0, r5
   1cfb4:	bl	159b4 <fputs@plt+0x4910>
   1cfb8:	cmp	r0, #0
   1cfbc:	beq	1cf9c <fputs@plt+0xbef8>
   1cfc0:	ldrsh	r3, [r4, #20]
   1cfc4:	strh	r3, [r5, #20]
   1cfc8:	ldrh	r3, [r4, #22]
   1cfcc:	add	r3, r3, #1
   1cfd0:	b	1cf98 <fputs@plt+0xbef4>
   1cfd4:	mov	r0, r7
   1cfd8:	mov	r1, r5
   1cfdc:	bl	15a6c <fputs@plt+0x49c8>
   1cfe0:	subs	r7, r0, #0
   1cfe4:	beq	1ceec <fputs@plt+0xbe48>
   1cfe8:	ldr	r8, [r7]
   1cfec:	cmp	r8, #0
   1cff0:	beq	1ceec <fputs@plt+0xbe48>
   1cff4:	ldr	r3, [r8, #52]	; 0x34
   1cff8:	mov	r1, r8
   1cffc:	mov	r0, r6
   1d000:	str	r3, [r7]
   1d004:	bl	1bc34 <fputs@plt+0xab90>
   1d008:	mov	r1, r8
   1d00c:	mov	r0, r6
   1d010:	bl	1b744 <fputs@plt+0xa6a0>
   1d014:	ldr	r3, [r7]
   1d018:	cmp	r3, #0
   1d01c:	bne	1cfd4 <fputs@plt+0xbf30>
   1d020:	b	1ceec <fputs@plt+0xbe48>
   1d024:	ldr	r0, [r3], #4
   1d028:	cmp	r3, r1
   1d02c:	str	r0, [r2], #4
   1d030:	bne	1d024 <fputs@plt+0xbf80>
   1d034:	ldrh	r2, [r4, #40]	; 0x28
   1d038:	ldr	r0, [r4, #48]	; 0x30
   1d03c:	ldr	r1, [r5, #48]	; 0x30
   1d040:	lsl	r2, r2, #2
   1d044:	bl	10f18 <memcpy@plt>
   1d048:	ldr	r3, [r5, #36]	; 0x24
   1d04c:	ands	r2, r3, #1024	; 0x400
   1d050:	movne	r3, #0
   1d054:	strbne	r3, [r5, #28]
   1d058:	bne	1cf30 <fputs@plt+0xbe8c>
   1d05c:	tst	r3, #16384	; 0x4000
   1d060:	strne	r2, [r5, #28]
   1d064:	b	1cf30 <fputs@plt+0xbe8c>
   1d068:	ldrb	r3, [r2, #42]	; 0x2a
   1d06c:	tst	r3, #8
   1d070:	bne	1d07c <fputs@plt+0xbfd8>
   1d074:	mov	r0, #0
   1d078:	bx	lr
   1d07c:	push	{r4, r5, r6, lr}
   1d080:	ldr	r4, [r0, #416]	; 0x1a0
   1d084:	cmp	r4, #0
   1d088:	moveq	r4, r0
   1d08c:	ldr	r3, [r4, #412]	; 0x19c
   1d090:	cmp	r3, #0
   1d094:	beq	1d0dc <fputs@plt+0xc038>
   1d098:	ldr	ip, [r3, #4]
   1d09c:	cmp	r2, ip
   1d0a0:	bne	1d0ac <fputs@plt+0xc008>
   1d0a4:	ldr	r0, [r3, #12]
   1d0a8:	pop	{r4, r5, r6, pc}
   1d0ac:	ldr	r3, [r3]
   1d0b0:	b	1d090 <fputs@plt+0xbfec>
   1d0b4:	ldr	r2, [r4, #412]	; 0x19c
   1d0b8:	str	r2, [r3]
   1d0bc:	ldr	r2, [r4, #76]	; 0x4c
   1d0c0:	str	r3, [r4, #412]	; 0x19c
   1d0c4:	stmib	r3, {r5, r6}
   1d0c8:	add	r1, r2, #2
   1d0cc:	add	r2, r2, #3
   1d0d0:	str	r1, [r3, #12]
   1d0d4:	str	r2, [r4, #76]	; 0x4c
   1d0d8:	b	1d0a4 <fputs@plt+0xc000>
   1d0dc:	mov	r3, #0
   1d0e0:	mov	r5, r2
   1d0e4:	ldr	r0, [r0]
   1d0e8:	mov	r2, #16
   1d0ec:	mov	r6, r1
   1d0f0:	bl	1c810 <fputs@plt+0xb76c>
   1d0f4:	subs	r3, r0, #0
   1d0f8:	bne	1d0b4 <fputs@plt+0xc010>
   1d0fc:	mov	r0, #0
   1d100:	pop	{r4, r5, r6, pc}
   1d104:	push	{r4, r5, r6, lr}
   1d108:	mov	r4, r0
   1d10c:	ldr	r6, [r0, #32]
   1d110:	bl	1c0e8 <fputs@plt+0xb044>
   1d114:	mov	r2, #64	; 0x40
   1d118:	mov	r3, #0
   1d11c:	mov	r0, r6
   1d120:	bl	1c810 <fputs@plt+0xb76c>
   1d124:	str	r0, [r4, #20]
   1d128:	ldrb	r5, [r6, #69]	; 0x45
   1d12c:	cmp	r5, #0
   1d130:	beq	1d148 <fputs@plt+0xc0a4>
   1d134:	mov	r3, #1
   1d138:	strh	r3, [r4, #8]
   1d13c:	mov	r3, #0
   1d140:	str	r3, [r4, #24]
   1d144:	pop	{r4, r5, r6, pc}
   1d148:	mov	r1, r0
   1d14c:	mov	r0, r6
   1d150:	bl	1b6e4 <fputs@plt+0xa640>
   1d154:	ldr	r3, [r4, #20]
   1d158:	str	r0, [r4, #24]
   1d15c:	sub	r0, r0, #32
   1d160:	lsr	r0, r0, #4
   1d164:	add	r2, r3, #32
   1d168:	stm	r3, {r5, r6}
   1d16c:	str	r5, [r3, #8]
   1d170:	str	r5, [r3, #12]
   1d174:	str	r2, [r3, #16]
   1d178:	mov	r2, #1
   1d17c:	str	r5, [r3, #20]
   1d180:	strh	r0, [r3, #24]
   1d184:	strh	r2, [r3, #26]
   1d188:	str	r5, [r3, #28]
   1d18c:	str	r3, [r4]
   1d190:	mov	r3, #32
   1d194:	strh	r3, [r4, #8]
   1d198:	pop	{r4, r5, r6, pc}
   1d19c:	ldrh	r3, [r0, #24]
   1d1a0:	push	{r4, lr}
   1d1a4:	mov	r4, r0
   1d1a8:	cmp	r3, #0
   1d1ac:	bne	1d1e4 <fputs@plt+0xc140>
   1d1b0:	mov	r2, #1016	; 0x3f8
   1d1b4:	mov	r3, #0
   1d1b8:	ldr	r0, [r0, #4]
   1d1bc:	bl	1c810 <fputs@plt+0xb76c>
   1d1c0:	cmp	r0, #0
   1d1c4:	popeq	{r4, pc}
   1d1c8:	ldr	r3, [r4]
   1d1cc:	str	r3, [r0]
   1d1d0:	mov	r3, #63	; 0x3f
   1d1d4:	str	r0, [r4]
   1d1d8:	add	r0, r0, #8
   1d1dc:	str	r0, [r4, #16]
   1d1e0:	strh	r3, [r4, #24]
   1d1e4:	ldrh	r3, [r4, #24]
   1d1e8:	ldr	r0, [r4, #16]
   1d1ec:	sub	r3, r3, #1
   1d1f0:	strh	r3, [r4, #24]
   1d1f4:	add	r3, r0, #16
   1d1f8:	str	r3, [r4, #16]
   1d1fc:	pop	{r4, pc}
   1d200:	push	{r4, r6, r7, r8, r9, lr}
   1d204:	mov	r4, r0
   1d208:	mov	r8, r2
   1d20c:	mov	r9, r3
   1d210:	bl	1d19c <fputs@plt+0xc0f8>
   1d214:	cmp	r0, #0
   1d218:	popeq	{r4, r6, r7, r8, r9, pc}
   1d21c:	mov	r3, #0
   1d220:	ldr	r2, [r4, #12]
   1d224:	strd	r8, [r0]
   1d228:	str	r3, [r0, #8]
   1d22c:	cmp	r2, r3
   1d230:	streq	r0, [r4, #8]
   1d234:	beq	1d25c <fputs@plt+0xc1b8>
   1d238:	ldrh	r3, [r4, #26]
   1d23c:	tst	r3, #1
   1d240:	beq	1d258 <fputs@plt+0xc1b4>
   1d244:	ldrd	r6, [r2]
   1d248:	cmp	r6, r8
   1d24c:	sbcs	r1, r7, r9
   1d250:	bicge	r3, r3, #1
   1d254:	strhge	r3, [r4, #26]
   1d258:	str	r0, [r2, #8]
   1d25c:	str	r0, [r4, #12]
   1d260:	pop	{r4, r6, r7, r8, r9, pc}
   1d264:	cmp	r0, #0
   1d268:	beq	1d270 <fputs@plt+0xc1cc>
   1d26c:	b	1c810 <fputs@plt+0xb76c>
   1d270:	push	{r4, r5}
   1d274:	mov	r0, r2
   1d278:	mov	r1, r3
   1d27c:	pop	{r4, r5}
   1d280:	b	1c538 <fputs@plt+0xb494>
   1d284:	ldr	r3, [r0, #8]
   1d288:	push	{r4, lr}
   1d28c:	mov	r4, r0
   1d290:	cmp	r3, #0
   1d294:	beq	1d300 <fputs@plt+0xc25c>
   1d298:	ldr	r2, [r0, #12]
   1d29c:	mov	r1, #0
   1d2a0:	strb	r1, [r3, r2]
   1d2a4:	ldr	r3, [r0, #20]
   1d2a8:	cmp	r3, r1
   1d2ac:	beq	1d300 <fputs@plt+0xc25c>
   1d2b0:	ldrb	r3, [r0, #25]
   1d2b4:	ands	r3, r3, #4
   1d2b8:	bne	1d300 <fputs@plt+0xc25c>
   1d2bc:	ldr	r2, [r4, #12]
   1d2c0:	ldr	r0, [r0]
   1d2c4:	add	r2, r2, #1
   1d2c8:	bl	1d264 <fputs@plt+0xc1c0>
   1d2cc:	cmp	r0, #0
   1d2d0:	str	r0, [r4, #8]
   1d2d4:	moveq	r2, #1
   1d2d8:	streq	r0, [r4, #16]
   1d2dc:	strbeq	r2, [r4, #24]
   1d2e0:	beq	1d300 <fputs@plt+0xc25c>
   1d2e4:	ldr	r1, [r4, #4]
   1d2e8:	ldr	r2, [r4, #12]
   1d2ec:	add	r2, r2, #1
   1d2f0:	bl	10f18 <memcpy@plt>
   1d2f4:	ldrb	r3, [r4, #25]
   1d2f8:	orr	r3, r3, #4
   1d2fc:	strb	r3, [r4, #25]
   1d300:	ldr	r0, [r4, #8]
   1d304:	pop	{r4, pc}
   1d308:	push	{r4, r5, r6, lr}
   1d30c:	mov	r5, r2
   1d310:	bl	1d264 <fputs@plt+0xc1c0>
   1d314:	subs	r4, r0, #0
   1d318:	beq	1d328 <fputs@plt+0xc284>
   1d31c:	mov	r2, r5
   1d320:	mov	r1, #0
   1d324:	bl	10e88 <memset@plt>
   1d328:	mov	r0, r4
   1d32c:	pop	{r4, r5, r6, pc}
   1d330:	mov	r3, #0
   1d334:	push	{r4, lr}
   1d338:	mov	r2, #40	; 0x28
   1d33c:	mov	r4, r0
   1d340:	bl	1d308 <fputs@plt+0xc264>
   1d344:	cmp	r0, #0
   1d348:	movne	r3, #1
   1d34c:	strne	r4, [r0, #32]
   1d350:	strhne	r3, [r0, #8]
   1d354:	pop	{r4, pc}
   1d358:	push	{r4, r5, r6, lr}
   1d35c:	mov	r2, #208	; 0xd0
   1d360:	mov	r5, r0
   1d364:	mov	r3, #0
   1d368:	ldr	r4, [r0]
   1d36c:	mov	r0, r4
   1d370:	bl	1d308 <fputs@plt+0xc264>
   1d374:	cmp	r0, #0
   1d378:	popeq	{r4, r5, r6, pc}
   1d37c:	ldr	r3, [r4, #4]
   1d380:	str	r4, [r0]
   1d384:	cmp	r3, #0
   1d388:	strne	r0, [r3, #48]	; 0x30
   1d38c:	str	r3, [r0, #52]	; 0x34
   1d390:	mov	r3, #0
   1d394:	str	r3, [r0, #48]	; 0x30
   1d398:	ldr	r3, [pc, #12]	; 1d3ac <fputs@plt+0xc308>
   1d39c:	str	r0, [r4, #4]
   1d3a0:	str	r5, [r0, #24]
   1d3a4:	str	r3, [r0, #40]	; 0x28
   1d3a8:	pop	{r4, r5, r6, pc}
   1d3ac:	ldrtcs	lr, [ip], r5, lsr #21
   1d3b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d3b4:	subs	r9, r2, #0
   1d3b8:	mov	r6, r0
   1d3bc:	mov	r8, r1
   1d3c0:	beq	1d488 <fputs@plt+0xc3e4>
   1d3c4:	add	sl, r0, #364	; 0x16c
   1d3c8:	mov	r7, r3
   1d3cc:	mov	r1, r9
   1d3d0:	mov	r0, sl
   1d3d4:	bl	131d8 <fputs@plt+0x2134>
   1d3d8:	adds	r7, r7, #0
   1d3dc:	mov	r4, r0
   1d3e0:	movne	r7, #1
   1d3e4:	cmp	r0, #0
   1d3e8:	movne	r7, #0
   1d3ec:	cmp	r7, #0
   1d3f0:	beq	1d48c <fputs@plt+0xc3e8>
   1d3f4:	mov	r0, r9
   1d3f8:	mov	r5, #0
   1d3fc:	bl	15c88 <fputs@plt+0x4be4>
   1d400:	add	r2, r0, #61	; 0x3d
   1d404:	mov	r7, r0
   1d408:	mov	r3, r5
   1d40c:	mov	r0, r6
   1d410:	bl	1d308 <fputs@plt+0xc264>
   1d414:	subs	r4, r0, #0
   1d418:	bne	1d424 <fputs@plt+0xc380>
   1d41c:	mov	r0, #0
   1d420:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d424:	mov	r2, #1
   1d428:	add	r3, r4, #60	; 0x3c
   1d42c:	mov	r1, r9
   1d430:	mov	r0, r3
   1d434:	str	r3, [r4]
   1d438:	strb	r2, [r4, #4]
   1d43c:	mov	r2, #2
   1d440:	str	r3, [r4, #20]
   1d444:	strb	r2, [r4, #24]
   1d448:	mov	r2, #3
   1d44c:	str	r3, [r4, #40]	; 0x28
   1d450:	strb	r2, [r4, #44]	; 0x2c
   1d454:	mov	r2, r7
   1d458:	bl	10f18 <memcpy@plt>
   1d45c:	mov	r2, r4
   1d460:	strb	r5, [r0, r7]
   1d464:	mov	r0, sl
   1d468:	ldr	r1, [r4]
   1d46c:	bl	1c610 <fputs@plt+0xb56c>
   1d470:	subs	r1, r0, #0
   1d474:	beq	1d494 <fputs@plt+0xc3f0>
   1d478:	mov	r0, r6
   1d47c:	bl	179f4 <fputs@plt+0x6950>
   1d480:	bl	1b744 <fputs@plt+0xa6a0>
   1d484:	b	1d41c <fputs@plt+0xc378>
   1d488:	ldr	r4, [r0, #8]
   1d48c:	cmp	r4, #0
   1d490:	beq	1d41c <fputs@plt+0xc378>
   1d494:	mov	r0, #20
   1d498:	mla	r0, r0, r8, r4
   1d49c:	sub	r0, r0, #20
   1d4a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d4a4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d4a8:	mov	r9, r3
   1d4ac:	mov	r5, r0
   1d4b0:	mov	r0, r1
   1d4b4:	mov	r6, r1
   1d4b8:	mov	sl, r2
   1d4bc:	mov	fp, #0
   1d4c0:	ldrb	r3, [sp, #48]	; 0x30
   1d4c4:	mov	r4, fp
   1d4c8:	str	r3, [sp]
   1d4cc:	bl	15c88 <fputs@plt+0x4be4>
   1d4d0:	add	r3, r5, #348	; 0x15c
   1d4d4:	mov	r8, r0
   1d4d8:	mov	r1, r6
   1d4dc:	mov	r0, r3
   1d4e0:	str	r3, [sp, #4]
   1d4e4:	bl	131d8 <fputs@plt+0x2134>
   1d4e8:	mov	r7, r0
   1d4ec:	cmp	r7, #0
   1d4f0:	bne	1d590 <fputs@plt+0xc4ec>
   1d4f4:	ldr	r3, [sp]
   1d4f8:	cmp	r3, #0
   1d4fc:	bne	1d54c <fputs@plt+0xc4a8>
   1d500:	cmp	r4, #0
   1d504:	beq	1d514 <fputs@plt+0xc470>
   1d508:	ldr	r2, [r5, #24]
   1d50c:	tst	r2, #2097152	; 0x200000
   1d510:	beq	1d54c <fputs@plt+0xc4a8>
   1d514:	ldrb	r2, [r6]
   1d518:	mov	r1, #23
   1d51c:	ldr	r3, [pc, #328]	; 1d66c <fputs@plt+0xc5c8>
   1d520:	add	r3, r3, r2
   1d524:	ldrb	r3, [r3, #64]	; 0x40
   1d528:	add	r3, r3, r8
   1d52c:	sdiv	r2, r3, r1
   1d530:	mls	r2, r1, r2, r3
   1d534:	ldr	r3, [pc, #308]	; 1d670 <fputs@plt+0xc5cc>
   1d538:	add	r3, r3, r2, lsl #2
   1d53c:	ldr	r7, [r3, #248]	; 0xf8
   1d540:	cmp	r7, #0
   1d544:	bne	1d5b4 <fputs@plt+0xc510>
   1d548:	mov	fp, r7
   1d54c:	ldr	r3, [sp]
   1d550:	and	r7, r3, #1
   1d554:	cmp	fp, #5
   1d558:	movgt	r3, #0
   1d55c:	andle	r3, r7, #1
   1d560:	cmp	r3, #0
   1d564:	beq	1d64c <fputs@plt+0xc5a8>
   1d568:	add	r2, r8, #29
   1d56c:	mov	r3, #0
   1d570:	mov	r0, r5
   1d574:	bl	1d308 <fputs@plt+0xc264>
   1d578:	subs	r4, r0, #0
   1d57c:	bne	1d5f8 <fputs@plt+0xc554>
   1d580:	mov	r4, #0
   1d584:	mov	r0, r4
   1d588:	add	sp, sp, #12
   1d58c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d590:	mov	r0, r7
   1d594:	mov	r2, r9
   1d598:	mov	r1, sl
   1d59c:	bl	14fec <fputs@plt+0x3f48>
   1d5a0:	cmp	fp, r0
   1d5a4:	movlt	r4, r7
   1d5a8:	movlt	fp, r0
   1d5ac:	ldr	r7, [r7, #8]
   1d5b0:	b	1d4ec <fputs@plt+0xc448>
   1d5b4:	mov	r1, r6
   1d5b8:	ldr	r0, [r7, #20]
   1d5bc:	bl	1233c <fputs@plt+0x1298>
   1d5c0:	subs	fp, r0, #0
   1d5c4:	ldrne	r7, [r7, #24]
   1d5c8:	bne	1d540 <fputs@plt+0xc49c>
   1d5cc:	mov	r0, r7
   1d5d0:	mov	r2, r9
   1d5d4:	mov	r1, sl
   1d5d8:	bl	14fec <fputs@plt+0x3f48>
   1d5dc:	cmp	r0, fp
   1d5e0:	movgt	r4, r7
   1d5e4:	ldr	r7, [r7, #8]
   1d5e8:	movgt	fp, r0
   1d5ec:	cmp	r7, #0
   1d5f0:	bne	1d5cc <fputs@plt+0xc528>
   1d5f4:	b	1d54c <fputs@plt+0xc4a8>
   1d5f8:	add	r3, r4, #28
   1d5fc:	add	r2, r8, #1
   1d600:	strb	sl, [r4]
   1d604:	mov	r1, r6
   1d608:	mov	r0, r3
   1d60c:	strh	r9, [r4, #2]
   1d610:	str	r3, [r4, #20]
   1d614:	bl	10f18 <memcpy@plt>
   1d618:	mov	r1, r0
   1d61c:	mov	r2, r4
   1d620:	ldr	r0, [sp, #4]
   1d624:	bl	1c610 <fputs@plt+0xb56c>
   1d628:	cmp	r4, r0
   1d62c:	strne	r0, [r4, #8]
   1d630:	bne	1d654 <fputs@plt+0xc5b0>
   1d634:	mov	r0, r5
   1d638:	mov	r1, r4
   1d63c:	bl	1b744 <fputs@plt+0xa6a0>
   1d640:	mov	r0, r5
   1d644:	bl	179f4 <fputs@plt+0x6950>
   1d648:	b	1d580 <fputs@plt+0xc4dc>
   1d64c:	cmp	r4, #0
   1d650:	beq	1d580 <fputs@plt+0xc4dc>
   1d654:	ldr	r3, [r4, #12]
   1d658:	cmp	r3, #0
   1d65c:	movne	r7, #1
   1d660:	cmp	r7, #0
   1d664:	bne	1d584 <fputs@plt+0xc4e0>
   1d668:	b	1d580 <fputs@plt+0xc4dc>
   1d66c:	muleq	r7, r0, r4
   1d670:	andeq	r0, r9, r0, lsr #15
   1d674:	mov	r3, #0
   1d678:	push	{r0, r1, r4, lr}
   1d67c:	mov	r4, r2
   1d680:	mov	r2, #2
   1d684:	str	r3, [sp]
   1d688:	mov	r3, #1
   1d68c:	bl	1d4a4 <fputs@plt+0xc400>
   1d690:	cmp	r0, #0
   1d694:	ldrhne	r2, [r0, #2]
   1d698:	orrne	r2, r2, r4
   1d69c:	strhne	r2, [r0, #2]
   1d6a0:	add	sp, sp, #8
   1d6a4:	pop	{r4, pc}
   1d6a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d6ac:	add	r3, r1, #444	; 0x1bc
   1d6b0:	sub	sp, sp, #36	; 0x24
   1d6b4:	mov	r4, r0
   1d6b8:	mov	r2, #20
   1d6bc:	mov	r5, r1
   1d6c0:	ldr	sl, [r1, #72]	; 0x48
   1d6c4:	ldr	r6, [r1, #76]	; 0x4c
   1d6c8:	ldr	r7, [r1, #84]	; 0x54
   1d6cc:	ldrsh	r9, [r3]
   1d6d0:	add	r6, r6, sl
   1d6d4:	ldr	r3, [r1, #400]	; 0x190
   1d6d8:	cmp	r7, #0
   1d6dc:	moveq	r7, #1
   1d6e0:	cmp	r6, #0
   1d6e4:	ldr	r8, [r0]
   1d6e8:	ldr	r0, [r0, #4]
   1d6ec:	str	r3, [sp, #16]
   1d6f0:	movle	r3, #0
   1d6f4:	movgt	r3, #1
   1d6f8:	cmp	sl, #0
   1d6fc:	movne	r3, #0
   1d700:	cmp	r3, #0
   1d704:	ldr	r3, [r4, #32]
   1d708:	addne	r6, r6, #1
   1d70c:	mul	r2, r2, r3
   1d710:	ldr	r3, [r1, #92]	; 0x5c
   1d714:	add	r2, r2, #7
   1d718:	bic	r2, r2, #7
   1d71c:	add	r0, r0, r2
   1d720:	sub	r2, r3, r2
   1d724:	bic	r2, r2, #7
   1d728:	cmp	r2, #0
   1d72c:	str	r0, [sp, #20]
   1d730:	str	r2, [sp, #24]
   1d734:	ble	1d740 <fputs@plt+0xc69c>
   1d738:	mov	r1, #0
   1d73c:	bl	10e88 <memset@plt>
   1d740:	add	r1, sp, #16
   1d744:	mov	r0, r4
   1d748:	bl	1b7d8 <fputs@plt+0xa734>
   1d74c:	ldrb	r3, [r5, #20]
   1d750:	cmp	r3, #0
   1d754:	beq	1d764 <fputs@plt+0xc6c0>
   1d758:	ldrb	r3, [r5, #21]
   1d75c:	adds	r3, r3, #0
   1d760:	movne	r3, #1
   1d764:	ldrb	r2, [r4, #89]	; 0x59
   1d768:	cmp	r6, #9
   1d76c:	mov	fp, #0
   1d770:	bfi	r2, r3, #4, #1
   1d774:	movgt	r3, #0
   1d778:	movle	r3, #1
   1d77c:	strb	r2, [r4, #89]	; 0x59
   1d780:	ldrb	r2, [r5, #453]	; 0x1c5
   1d784:	cmp	r2, #0
   1d788:	moveq	r3, #0
   1d78c:	cmp	r3, #0
   1d790:	ldrb	r3, [r4, #87]	; 0x57
   1d794:	movne	r6, #10
   1d798:	bfc	r3, #0, #1
   1d79c:	strb	r3, [r4, #87]	; 0x57
   1d7a0:	mov	r3, #40	; 0x28
   1d7a4:	mul	r3, r3, r6
   1d7a8:	str	r3, [sp, #4]
   1d7ac:	add	r3, r9, r9, lsl #2
   1d7b0:	lsl	r3, r3, #3
   1d7b4:	str	r3, [sp, #12]
   1d7b8:	lsl	r3, sl, #2
   1d7bc:	str	r3, [sp, #8]
   1d7c0:	ldr	r0, [r4, #8]
   1d7c4:	str	fp, [sp, #28]
   1d7c8:	cmp	r0, #0
   1d7cc:	bne	1d7dc <fputs@plt+0xc738>
   1d7d0:	add	r0, sp, #20
   1d7d4:	ldr	r1, [sp, #4]
   1d7d8:	bl	1883c <fputs@plt+0x7798>
   1d7dc:	str	r0, [r4, #8]
   1d7e0:	ldr	r0, [r4, #60]	; 0x3c
   1d7e4:	cmp	r0, #0
   1d7e8:	bne	1d7f8 <fputs@plt+0xc754>
   1d7ec:	add	r0, sp, #20
   1d7f0:	ldr	r1, [sp, #12]
   1d7f4:	bl	1883c <fputs@plt+0x7798>
   1d7f8:	str	r0, [r4, #60]	; 0x3c
   1d7fc:	ldr	r0, [r4, #12]
   1d800:	cmp	r0, #0
   1d804:	bne	1d818 <fputs@plt+0xc774>
   1d808:	ldr	r1, [sp, #16]
   1d80c:	add	r0, sp, #20
   1d810:	lsl	r1, r1, #2
   1d814:	bl	1883c <fputs@plt+0x7798>
   1d818:	str	r0, [r4, #12]
   1d81c:	ldr	r0, [r4, #56]	; 0x38
   1d820:	cmp	r0, #0
   1d824:	bne	1d834 <fputs@plt+0xc790>
   1d828:	add	r0, sp, #20
   1d82c:	ldr	r1, [sp, #8]
   1d830:	bl	1883c <fputs@plt+0x7798>
   1d834:	str	r0, [r4, #56]	; 0x38
   1d838:	ldr	r0, [r4, #200]	; 0xc8
   1d83c:	cmp	r0, #0
   1d840:	bne	1d850 <fputs@plt+0xc7ac>
   1d844:	mov	r1, r7
   1d848:	add	r0, sp, #20
   1d84c:	bl	1883c <fputs@plt+0x7798>
   1d850:	ldr	r2, [sp, #28]
   1d854:	str	r0, [r4, #200]	; 0xc8
   1d858:	cmp	r2, #0
   1d85c:	beq	1d888 <fputs@plt+0xc7e4>
   1d860:	asr	r3, r2, #31
   1d864:	mov	r0, r8
   1d868:	bl	1d308 <fputs@plt+0xc264>
   1d86c:	ldr	r3, [sp, #28]
   1d870:	str	r0, [r4, #172]	; 0xac
   1d874:	str	r0, [sp, #20]
   1d878:	str	r3, [sp, #24]
   1d87c:	ldrb	r3, [r8, #69]	; 0x45
   1d880:	cmp	r3, #0
   1d884:	beq	1d7c0 <fputs@plt+0xc71c>
   1d888:	ldr	r3, [r4, #60]	; 0x3c
   1d88c:	str	sl, [r4, #36]	; 0x24
   1d890:	str	r7, [r4, #196]	; 0xc4
   1d894:	cmp	r3, #0
   1d898:	bne	1d928 <fputs@plt+0xc884>
   1d89c:	ldr	r3, [r5, #448]	; 0x1c0
   1d8a0:	ldr	r2, [r4, #8]
   1d8a4:	strh	r3, [r4, #70]	; 0x46
   1d8a8:	ldr	r3, [r5, #476]	; 0x1dc
   1d8ac:	str	r3, [r4, #64]	; 0x40
   1d8b0:	mov	r3, #0
   1d8b4:	cmp	r2, r3
   1d8b8:	addne	r2, r2, #8
   1d8bc:	movne	r1, #128	; 0x80
   1d8c0:	str	r3, [r5, #448]	; 0x1c0
   1d8c4:	str	r3, [r5, #476]	; 0x1dc
   1d8c8:	strne	r6, [r4, #28]
   1d8cc:	bne	1d960 <fputs@plt+0xc8bc>
   1d8d0:	ldrb	r2, [r5, #453]	; 0x1c5
   1d8d4:	mov	r1, #2
   1d8d8:	ldrb	r3, [r4, #89]	; 0x59
   1d8dc:	strb	r1, [r4, #86]	; 0x56
   1d8e0:	mov	r1, #1
   1d8e4:	str	r1, [r4, #72]	; 0x48
   1d8e8:	bfi	r3, r2, #0, #2
   1d8ec:	mvn	r2, #0
   1d8f0:	str	r2, [r4, #76]	; 0x4c
   1d8f4:	strb	r2, [r4, #88]	; 0x58
   1d8f8:	mov	r2, #0
   1d8fc:	strb	r3, [r4, #89]	; 0x59
   1d900:	ldr	r3, [pc, #104]	; 1d970 <fputs@plt+0xc8cc>
   1d904:	str	r3, [r4, #40]	; 0x28
   1d908:	mov	r3, #0
   1d90c:	str	r3, [r4, #80]	; 0x50
   1d910:	str	r3, [r4, #92]	; 0x5c
   1d914:	str	r3, [r4, #104]	; 0x68
   1d918:	mov	r3, #0
   1d91c:	strd	r2, [r4, #144]	; 0x90
   1d920:	add	sp, sp, #36	; 0x24
   1d924:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d928:	add	r3, r3, #8
   1d92c:	mov	r2, #0
   1d930:	strh	r9, [r4, #68]	; 0x44
   1d934:	mov	r1, #1
   1d938:	cmp	r2, r9
   1d93c:	add	r3, r3, #40	; 0x28
   1d940:	bge	1d89c <fputs@plt+0xc7f8>
   1d944:	add	r2, r2, #1
   1d948:	strh	r1, [r3, #-40]	; 0xffffffd8
   1d94c:	str	r8, [r3, #-16]
   1d950:	b	1d938 <fputs@plt+0xc894>
   1d954:	add	r3, r3, #1
   1d958:	strh	r1, [r2, #-40]	; 0xffffffd8
   1d95c:	str	r8, [r2, #-16]
   1d960:	cmp	r6, r3
   1d964:	add	r2, r2, #40	; 0x28
   1d968:	bgt	1d954 <fputs@plt+0xc8b0>
   1d96c:	b	1d8d0 <fputs@plt+0xc82c>
   1d970:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   1d974:	push	{r4, r5, r6, lr}
   1d978:	mov	r6, r2
   1d97c:	rsb	r2, r2, r2, lsl #3
   1d980:	mov	r4, r1
   1d984:	asr	r3, r2, #31
   1d988:	bl	1d308 <fputs@plt+0xc264>
   1d98c:	subs	r5, r0, #0
   1d990:	beq	1d9f8 <fputs@plt+0xc954>
   1d994:	ldrh	r2, [r4, #52]	; 0x34
   1d998:	ldr	r1, [r4, #32]
   1d99c:	lsl	r2, r2, #2
   1d9a0:	bl	10f18 <memcpy@plt>
   1d9a4:	ldrh	r2, [r4, #52]	; 0x34
   1d9a8:	add	r3, r5, r6, lsl #2
   1d9ac:	str	r5, [r4, #32]
   1d9b0:	mov	r0, r3
   1d9b4:	ldr	r1, [r4, #4]
   1d9b8:	lsl	r2, r2, #1
   1d9bc:	bl	10f18 <memcpy@plt>
   1d9c0:	add	r3, r0, r6, lsl #1
   1d9c4:	ldrh	r2, [r4, #52]	; 0x34
   1d9c8:	str	r0, [r4, #4]
   1d9cc:	mov	r0, r3
   1d9d0:	ldr	r1, [r4, #28]
   1d9d4:	bl	10f18 <memcpy@plt>
   1d9d8:	mov	r3, r0
   1d9dc:	mov	r0, #0
   1d9e0:	str	r3, [r4, #28]
   1d9e4:	ldrb	r3, [r4, #55]	; 0x37
   1d9e8:	strh	r6, [r4, #52]	; 0x34
   1d9ec:	orr	r3, r3, #16
   1d9f0:	strb	r3, [r4, #55]	; 0x37
   1d9f4:	pop	{r4, r5, r6, pc}
   1d9f8:	mov	r0, #7
   1d9fc:	pop	{r4, r5, r6, pc}
   1da00:	push	{r4, r5, r6, r7, r8, lr}
   1da04:	mov	r6, r3
   1da08:	mov	r3, #7
   1da0c:	add	r3, r3, r1, lsl #2
   1da10:	mov	r4, #5
   1da14:	mov	r5, r1
   1da18:	bic	r7, r3, #7
   1da1c:	mov	r3, #9
   1da20:	smlabb	r4, r1, r4, r3
   1da24:	bic	r4, r4, #7
   1da28:	add	r4, r4, r7
   1da2c:	add	r4, r4, #56	; 0x38
   1da30:	add	r2, r4, r2
   1da34:	asr	r3, r2, #31
   1da38:	bl	1d308 <fputs@plt+0xc264>
   1da3c:	cmp	r0, #0
   1da40:	popeq	{r4, r5, r6, r7, r8, pc}
   1da44:	add	r3, r0, #56	; 0x38
   1da48:	add	r2, r5, #1
   1da4c:	lsl	r2, r2, #1
   1da50:	uxth	r5, r5
   1da54:	add	r4, r0, r4
   1da58:	str	r3, [r0, #32]
   1da5c:	add	r3, r3, r7
   1da60:	str	r3, [r0, #8]
   1da64:	add	r3, r3, r2
   1da68:	sub	r2, r2, #2
   1da6c:	strh	r5, [r0, #52]	; 0x34
   1da70:	sub	r5, r5, #1
   1da74:	str	r3, [r0, #4]
   1da78:	add	r3, r3, r2
   1da7c:	str	r3, [r0, #28]
   1da80:	strh	r5, [r0, #50]	; 0x32
   1da84:	str	r4, [r6]
   1da88:	pop	{r4, r5, r6, r7, r8, pc}
   1da8c:	push	{r4, r5, r6, r7, r8, lr}
   1da90:	mov	r6, r2
   1da94:	mov	r3, #0
   1da98:	mov	r7, r1
   1da9c:	ldr	r2, [r2, #4]
   1daa0:	add	r2, r2, #37	; 0x25
   1daa4:	bl	1d308 <fputs@plt+0xc264>
   1daa8:	subs	r5, r0, #0
   1daac:	beq	1dad0 <fputs@plt+0xca2c>
   1dab0:	add	r4, r5, #36	; 0x24
   1dab4:	ldm	r6, {r1, r2}
   1dab8:	mov	r0, r4
   1dabc:	bl	10f18 <memcpy@plt>
   1dac0:	mov	r0, r4
   1dac4:	bl	122ac <fputs@plt+0x1208>
   1dac8:	strb	r7, [r5]
   1dacc:	str	r4, [r5, #12]
   1dad0:	mov	r0, r5
   1dad4:	pop	{r4, r5, r6, r7, r8, pc}
   1dad8:	push	{r4, r5, r6, lr}
   1dadc:	mov	r4, r1
   1dae0:	mov	r5, r0
   1dae4:	ldrh	r1, [r0, #84]	; 0x54
   1dae8:	ldr	r6, [r0]
   1daec:	ldr	r0, [r0, #16]
   1daf0:	lsl	r1, r1, #1
   1daf4:	bl	1c180 <fputs@plt+0xb0dc>
   1daf8:	mov	r0, r6
   1dafc:	ldr	r1, [r5, #16]
   1db00:	bl	1b744 <fputs@plt+0xa6a0>
   1db04:	strh	r4, [r5, #84]	; 0x54
   1db08:	lsl	r4, r4, #1
   1db0c:	mov	r2, #40	; 0x28
   1db10:	mov	r3, #0
   1db14:	mov	r0, r6
   1db18:	mul	r2, r2, r4
   1db1c:	bl	1d308 <fputs@plt+0xc264>
   1db20:	cmp	r0, #0
   1db24:	str	r0, [r5, #16]
   1db28:	movne	r3, #1
   1db2c:	popeq	{r4, r5, r6, pc}
   1db30:	cmp	r4, #0
   1db34:	pople	{r4, r5, r6, pc}
   1db38:	sub	r4, r4, #1
   1db3c:	add	r0, r0, #40	; 0x28
   1db40:	ldr	r2, [r5]
   1db44:	strh	r3, [r0, #-32]	; 0xffffffe0
   1db48:	str	r2, [r0, #-8]
   1db4c:	b	1db30 <fputs@plt+0xca8c>
   1db50:	push	{r4, r5, r6, r7, r8, lr}
   1db54:	subs	r4, r1, #0
   1db58:	beq	1db94 <fputs@plt+0xcaf0>
   1db5c:	mov	r5, r0
   1db60:	mov	r0, r4
   1db64:	bl	15c88 <fputs@plt+0x4be4>
   1db68:	add	r7, r0, #1
   1db6c:	mov	r0, r5
   1db70:	mov	r2, r7
   1db74:	asr	r3, r7, #31
   1db78:	mov	r6, r4
   1db7c:	bl	1d264 <fputs@plt+0xc1c0>
   1db80:	subs	r4, r0, #0
   1db84:	beq	1db94 <fputs@plt+0xcaf0>
   1db88:	mov	r2, r7
   1db8c:	mov	r1, r6
   1db90:	bl	10f18 <memcpy@plt>
   1db94:	mov	r0, r4
   1db98:	pop	{r4, r5, r6, r7, r8, pc}
   1db9c:	ldr	r3, [r1]
   1dba0:	cmp	r3, #0
   1dba4:	bxeq	lr
   1dba8:	push	{r4, r5, r6, lr}
   1dbac:	mov	r4, r1
   1dbb0:	mov	r5, r0
   1dbb4:	ldr	r6, [r0]
   1dbb8:	ldr	r1, [r0, #44]	; 0x2c
   1dbbc:	mov	r0, r6
   1dbc0:	bl	1b744 <fputs@plt+0xa6a0>
   1dbc4:	mov	r0, r6
   1dbc8:	ldr	r1, [r4]
   1dbcc:	bl	1db50 <fputs@plt+0xcaac>
   1dbd0:	str	r0, [r5, #44]	; 0x2c
   1dbd4:	ldr	r0, [r4]
   1dbd8:	bl	177ec <fputs@plt+0x6748>
   1dbdc:	mov	r3, #0
   1dbe0:	str	r3, [r4]
   1dbe4:	pop	{r4, r5, r6, pc}
   1dbe8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dbec:	subs	r6, r1, #0
   1dbf0:	bne	1dc00 <fputs@plt+0xcb5c>
   1dbf4:	mov	r4, #0
   1dbf8:	mov	r0, r4
   1dbfc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc00:	mov	r2, #8
   1dc04:	mov	r3, #0
   1dc08:	mov	r7, r0
   1dc0c:	bl	1c810 <fputs@plt+0xb76c>
   1dc10:	subs	r4, r0, #0
   1dc14:	beq	1dbf4 <fputs@plt+0xcb50>
   1dc18:	ldr	r2, [r6, #4]
   1dc1c:	mov	r3, #0
   1dc20:	mov	r0, r7
   1dc24:	str	r2, [r4, #4]
   1dc28:	lsl	r2, r2, #3
   1dc2c:	bl	1c810 <fputs@plt+0xb76c>
   1dc30:	cmp	r0, #0
   1dc34:	mov	r5, r0
   1dc38:	str	r0, [r4]
   1dc3c:	movne	r5, #0
   1dc40:	bne	1dc84 <fputs@plt+0xcbe0>
   1dc44:	mov	r1, r4
   1dc48:	mov	r0, r7
   1dc4c:	bl	1b744 <fputs@plt+0xa6a0>
   1dc50:	b	1dbf4 <fputs@plt+0xcb50>
   1dc54:	ldr	r2, [r6]
   1dc58:	lsl	r3, r5, #3
   1dc5c:	mov	r0, r7
   1dc60:	ldr	r9, [r4]
   1dc64:	add	r8, r2, r3
   1dc68:	ldr	r1, [r2, r5, lsl #3]
   1dc6c:	add	sl, r9, r3
   1dc70:	bl	1db50 <fputs@plt+0xcaac>
   1dc74:	ldr	r3, [r8, #4]
   1dc78:	str	r0, [r9, r5, lsl #3]
   1dc7c:	add	r5, r5, #1
   1dc80:	str	r3, [sl, #4]
   1dc84:	ldr	r3, [r6, #4]
   1dc88:	cmp	r3, r5
   1dc8c:	bgt	1dc54 <fputs@plt+0xcbb0>
   1dc90:	b	1dbf8 <fputs@plt+0xcb54>
   1dc94:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1dc98:	mov	r9, r2
   1dc9c:	mov	r2, #0
   1dca0:	cmp	r3, #0
   1dca4:	mov	r5, r1
   1dca8:	str	r2, [sp, #8]
   1dcac:	str	r2, [sp, #12]
   1dcb0:	bne	1dcc4 <fputs@plt+0xcc20>
   1dcb4:	mov	r4, r5
   1dcb8:	mov	r0, r4
   1dcbc:	add	sp, sp, #16
   1dcc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dcc4:	ldrb	r2, [r3]
   1dcc8:	cmp	r2, #152	; 0x98
   1dccc:	bne	1dcb4 <fputs@plt+0xcc10>
   1dcd0:	ldr	r3, [r3, #44]	; 0x2c
   1dcd4:	cmp	r3, #0
   1dcd8:	beq	1dcb4 <fputs@plt+0xcc10>
   1dcdc:	ldrb	r2, [r3, #42]	; 0x2a
   1dce0:	tst	r2, #16
   1dce4:	beq	1dcb4 <fputs@plt+0xcc10>
   1dce8:	ldr	r1, [r3, #56]	; 0x38
   1dcec:	mov	r6, r0
   1dcf0:	bl	196b4 <fputs@plt+0x8610>
   1dcf4:	ldr	r8, [r0, #8]
   1dcf8:	ldr	sl, [r8]
   1dcfc:	ldr	r3, [sl, #72]	; 0x48
   1dd00:	cmp	r3, #0
   1dd04:	beq	1dcb4 <fputs@plt+0xcc10>
   1dd08:	mov	r0, r6
   1dd0c:	ldr	r1, [r5, #20]
   1dd10:	bl	1db50 <fputs@plt+0xcaac>
   1dd14:	subs	r7, r0, #0
   1dd18:	subne	r3, r7, #1
   1dd1c:	ldrne	r2, [pc, #208]	; 1ddf4 <fputs@plt+0xcd50>
   1dd20:	beq	1dcb4 <fputs@plt+0xcc10>
   1dd24:	ldrb	r4, [r3, #1]!
   1dd28:	cmp	r4, #0
   1dd2c:	bne	1dde4 <fputs@plt+0xcd40>
   1dd30:	add	r3, sp, #12
   1dd34:	mov	r2, r7
   1dd38:	mov	r1, r9
   1dd3c:	mov	r0, r8
   1dd40:	str	r3, [sp]
   1dd44:	add	r3, sp, #8
   1dd48:	ldr	sl, [sl, #72]	; 0x48
   1dd4c:	blx	sl
   1dd50:	mov	r8, r0
   1dd54:	mov	r1, r7
   1dd58:	mov	r0, r6
   1dd5c:	bl	1b744 <fputs@plt+0xa6a0>
   1dd60:	cmp	r8, #0
   1dd64:	beq	1dcb4 <fputs@plt+0xcc10>
   1dd68:	ldr	r0, [r5, #20]
   1dd6c:	bl	15c88 <fputs@plt+0x4be4>
   1dd70:	add	r2, r0, #29
   1dd74:	mov	r3, r4
   1dd78:	mov	r0, r6
   1dd7c:	bl	1d308 <fputs@plt+0xc264>
   1dd80:	subs	r4, r0, #0
   1dd84:	beq	1dcb4 <fputs@plt+0xcc10>
   1dd88:	mov	lr, r5
   1dd8c:	mov	ip, r4
   1dd90:	ldm	lr!, {r0, r1, r2, r3}
   1dd94:	add	r6, r4, #28
   1dd98:	stmia	ip!, {r0, r1, r2, r3}
   1dd9c:	ldm	lr, {r0, r1, r2}
   1dda0:	stm	ip, {r0, r1, r2}
   1dda4:	str	r6, [r4, #20]
   1dda8:	ldr	r5, [r5, #20]
   1ddac:	mov	r0, r5
   1ddb0:	bl	15c88 <fputs@plt+0x4be4>
   1ddb4:	add	r2, r0, #1
   1ddb8:	mov	r1, r5
   1ddbc:	mov	r0, r6
   1ddc0:	bl	10f18 <memcpy@plt>
   1ddc4:	ldr	r3, [sp, #8]
   1ddc8:	str	r3, [r4, #12]
   1ddcc:	ldr	r3, [sp, #12]
   1ddd0:	str	r3, [r4, #4]
   1ddd4:	ldrh	r3, [r4, #2]
   1ddd8:	orr	r3, r3, #16
   1dddc:	strh	r3, [r4, #2]
   1dde0:	b	1dcb8 <fputs@plt+0xcc14>
   1dde4:	add	r4, r2, r4
   1dde8:	ldrb	r1, [r4, #64]	; 0x40
   1ddec:	strb	r1, [r3]
   1ddf0:	b	1dd24 <fputs@plt+0xcc80>
   1ddf4:	muleq	r7, r0, r4
   1ddf8:	push	{r4, r5, r6, lr}
   1ddfc:	mov	r4, r0
   1de00:	mov	r6, r2
   1de04:	mov	r0, r1
   1de08:	mov	r5, r1
   1de0c:	ldr	r1, [r4]
   1de10:	bl	1b744 <fputs@plt+0xa6a0>
   1de14:	mov	r1, r6
   1de18:	mov	r0, r5
   1de1c:	bl	1db50 <fputs@plt+0xcaac>
   1de20:	str	r0, [r4]
   1de24:	pop	{r4, r5, r6, pc}
   1de28:	push	{r4, r5, r6, lr}
   1de2c:	mov	r4, r0
   1de30:	mov	r5, r3
   1de34:	mov	r3, #40	; 0x28
   1de38:	rsb	r0, r1, #0
   1de3c:	and	r0, r0, #7
   1de40:	ldrh	ip, [r4, #6]
   1de44:	add	r2, r0, r2
   1de48:	mla	r3, ip, r3, r3
   1de4c:	add	r3, r3, #16
   1de50:	cmp	r2, r3
   1de54:	movge	r3, #0
   1de58:	addge	r0, r1, r0
   1de5c:	strge	r3, [r5]
   1de60:	bge	1de80 <fputs@plt+0xcddc>
   1de64:	mov	r2, r3
   1de68:	asr	r3, r3, #31
   1de6c:	ldr	r0, [r4, #12]
   1de70:	bl	1d264 <fputs@plt+0xc1c0>
   1de74:	cmp	r0, #0
   1de78:	str	r0, [r5]
   1de7c:	popeq	{r4, r5, r6, pc}
   1de80:	add	r3, r0, #16
   1de84:	str	r4, [r0]
   1de88:	str	r3, [r0, #4]
   1de8c:	ldrh	r3, [r4, #6]
   1de90:	add	r3, r3, #1
   1de94:	strh	r3, [r0, #8]
   1de98:	pop	{r4, r5, r6, pc}
   1de9c:	push	{r4, r5, r6, r7, r8, lr}
   1dea0:	mov	r4, r1
   1dea4:	ldr	r5, [r1, #16]
   1dea8:	cmp	r5, #0
   1deac:	bne	1df34 <fputs@plt+0xce90>
   1deb0:	mov	r7, r0
   1deb4:	ldrh	r0, [r1, #52]	; 0x34
   1deb8:	ldr	r6, [r4, #12]
   1debc:	add	r0, r0, #1
   1dec0:	asr	r1, r0, #31
   1dec4:	bl	1c538 <fputs@plt+0xb494>
   1dec8:	cmp	r0, #0
   1decc:	mov	r1, r0
   1ded0:	str	r0, [r4, #16]
   1ded4:	movne	r7, #20
   1ded8:	movne	r8, #68	; 0x44
   1dedc:	bne	1df1c <fputs@plt+0xce78>
   1dee0:	mov	r0, r7
   1dee4:	bl	179f4 <fputs@plt+0x6950>
   1dee8:	mov	r0, r1
   1deec:	pop	{r4, r5, r6, r7, r8, pc}
   1def0:	ldr	r2, [r4, #4]
   1def4:	lsl	r3, r5, #1
   1def8:	ldrsh	r3, [r2, r3]
   1defc:	cmp	r3, #0
   1df00:	blt	1df3c <fputs@plt+0xce98>
   1df04:	ldr	r2, [r6, #4]
   1df08:	add	r3, r2, r3, lsl #4
   1df0c:	ldrb	r2, [r3, #13]
   1df10:	ldr	r3, [r4, #16]
   1df14:	strb	r2, [r3, r5]
   1df18:	add	r5, r5, #1
   1df1c:	ldrh	r3, [r4, #52]	; 0x34
   1df20:	cmp	r3, r5
   1df24:	bgt	1def0 <fputs@plt+0xce4c>
   1df28:	ldr	r3, [r4, #16]
   1df2c:	mov	r2, #0
   1df30:	strb	r2, [r3, r5]
   1df34:	ldr	r1, [r4, #16]
   1df38:	b	1dee8 <fputs@plt+0xce44>
   1df3c:	cmn	r3, #1
   1df40:	ldreq	r3, [r4, #16]
   1df44:	strbeq	r8, [r3, r5]
   1df48:	beq	1df18 <fputs@plt+0xce74>
   1df4c:	ldr	r3, [r4, #40]	; 0x28
   1df50:	ldr	r2, [r3, #4]
   1df54:	mul	r3, r7, r5
   1df58:	ldr	r0, [r2, r3]
   1df5c:	bl	14d98 <fputs@plt+0x3cf4>
   1df60:	ldr	r3, [r4, #16]
   1df64:	cmp	r0, #0
   1df68:	moveq	r0, #65	; 0x41
   1df6c:	strb	r0, [r3, r5]
   1df70:	b	1df18 <fputs@plt+0xce74>
   1df74:	push	{r4, r5, r6, lr}
   1df78:	mov	r5, r0
   1df7c:	bl	1c538 <fputs@plt+0xb494>
   1df80:	subs	r4, r0, #0
   1df84:	beq	1df94 <fputs@plt+0xcef0>
   1df88:	mov	r2, r5
   1df8c:	mov	r1, #0
   1df90:	bl	10e88 <memset@plt>
   1df94:	mov	r0, r4
   1df98:	pop	{r4, r5, r6, pc}
   1df9c:	push	{r4, lr}
   1dfa0:	mov	r1, #0
   1dfa4:	mov	r4, r0
   1dfa8:	mov	r0, #512	; 0x200
   1dfac:	bl	1df74 <fputs@plt+0xced0>
   1dfb0:	cmp	r0, #0
   1dfb4:	strne	r4, [r0]
   1dfb8:	pop	{r4, pc}
   1dfbc:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1dfc0:	mov	r4, r0
   1dfc4:	mov	r7, r1
   1dfc8:	ldr	r5, [r0, #12]
   1dfcc:	cmp	r5, #0
   1dfd0:	bne	1e018 <fputs@plt+0xcf74>
   1dfd4:	ldr	r0, [r0, #8]
   1dfd8:	add	r3, sp, #4
   1dfdc:	mov	r2, r5
   1dfe0:	mov	r1, r5
   1dfe4:	ldr	r0, [r0, #28]
   1dfe8:	bl	1de28 <fputs@plt+0xcd84>
   1dfec:	ldr	r3, [sp, #4]
   1dff0:	str	r0, [r4, #12]
   1dff4:	cmp	r3, #0
   1dff8:	bne	1e004 <fputs@plt+0xcf60>
   1dffc:	mov	r0, #7
   1e000:	b	1e0a8 <fputs@plt+0xd004>
   1e004:	ldr	r3, [r4, #8]
   1e008:	ldr	r3, [r3, #28]
   1e00c:	ldrh	r3, [r3, #6]
   1e010:	strh	r3, [r0, #8]
   1e014:	strb	r5, [r0, #11]
   1e018:	ldr	r3, [r7]
   1e01c:	str	r3, [sp, #4]
   1e020:	ldr	r3, [r4, #8]
   1e024:	ldrb	r2, [r3, #60]	; 0x3c
   1e028:	cmp	r2, #1
   1e02c:	ldreq	r3, [pc, #212]	; 1e108 <fputs@plt+0xd064>
   1e030:	beq	1e044 <fputs@plt+0xcfa0>
   1e034:	cmp	r2, #2
   1e038:	ldr	r1, [pc, #204]	; 1e10c <fputs@plt+0xd068>
   1e03c:	ldr	r3, [pc, #204]	; 1e110 <fputs@plt+0xd06c>
   1e040:	moveq	r3, r1
   1e044:	mov	r0, #256	; 0x100
   1e048:	mov	r1, #0
   1e04c:	str	r3, [r4, #32]
   1e050:	bl	1df74 <fputs@plt+0xced0>
   1e054:	subs	r8, r0, #0
   1e058:	movne	r9, #0
   1e05c:	beq	1dffc <fputs@plt+0xcf58>
   1e060:	ldr	r3, [sp, #4]
   1e064:	cmp	r3, #0
   1e068:	bne	1e0b0 <fputs@plt+0xd00c>
   1e06c:	sub	r5, r8, #4
   1e070:	add	r6, r8, #252	; 0xfc
   1e074:	ldr	r2, [r5, #4]!
   1e078:	add	r3, sp, #4
   1e07c:	mov	r0, r4
   1e080:	ldr	r1, [sp, #4]
   1e084:	bl	14778 <fputs@plt+0x36d4>
   1e088:	cmp	r5, r6
   1e08c:	bne	1e074 <fputs@plt+0xcfd0>
   1e090:	ldr	r3, [sp, #4]
   1e094:	mov	r0, r8
   1e098:	str	r3, [r7]
   1e09c:	bl	177ec <fputs@plt+0x6748>
   1e0a0:	ldr	r3, [r4, #12]
   1e0a4:	ldrb	r0, [r3, #11]
   1e0a8:	add	sp, sp, #12
   1e0ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e0b0:	ldr	r5, [r7, #4]
   1e0b4:	cmp	r5, #0
   1e0b8:	ldreq	r5, [r3, #4]
   1e0bc:	beq	1e0d0 <fputs@plt+0xd02c>
   1e0c0:	cmp	r5, r3
   1e0c4:	ldrne	r2, [r3, #4]
   1e0c8:	moveq	r5, #0
   1e0cc:	addne	r5, r5, r2
   1e0d0:	mov	r6, r8
   1e0d4:	str	r9, [r3, #4]
   1e0d8:	mov	r3, r6
   1e0dc:	ldr	r2, [r6], #4
   1e0e0:	ldr	r1, [sp, #4]
   1e0e4:	cmp	r2, #0
   1e0e8:	streq	r1, [r3]
   1e0ec:	streq	r5, [sp, #4]
   1e0f0:	beq	1e060 <fputs@plt+0xcfbc>
   1e0f4:	add	r3, sp, #4
   1e0f8:	mov	r0, r4
   1e0fc:	bl	14778 <fputs@plt+0x36d4>
   1e100:	str	r9, [r6, #-4]
   1e104:	b	1e0d8 <fputs@plt+0xd034>
   1e108:	andeq	lr, r2, r4, ror #17
   1e10c:	andeq	lr, r2, r8, asr sl
   1e110:	andeq	lr, r2, ip, asr r7
   1e114:	push	{r4, r5, r6, lr}
   1e118:	mov	r4, #2
   1e11c:	cmp	r4, r0
   1e120:	blt	1e16c <fputs@plt+0xd0c8>
   1e124:	mov	r0, #100	; 0x64
   1e128:	bl	1225c <fputs@plt+0x11b8>
   1e12c:	subs	r5, r0, #0
   1e130:	bne	1e174 <fputs@plt+0xd0d0>
   1e134:	mov	r0, #60	; 0x3c
   1e138:	mul	r0, r0, r4
   1e13c:	add	r0, r0, #16
   1e140:	asr	r1, r0, #31
   1e144:	bl	1df74 <fputs@plt+0xced0>
   1e148:	cmp	r0, #0
   1e14c:	popeq	{r4, r5, r6, pc}
   1e150:	add	r3, r0, #16
   1e154:	mov	r2, #56	; 0x38
   1e158:	strd	r4, [r0]
   1e15c:	mla	r4, r2, r4, r3
   1e160:	str	r4, [r0, #8]
   1e164:	str	r3, [r0, #12]
   1e168:	pop	{r4, r5, r6, pc}
   1e16c:	lsl	r4, r4, #1
   1e170:	b	1e11c <fputs@plt+0xd078>
   1e174:	mov	r0, #0
   1e178:	pop	{r4, r5, r6, pc}
   1e17c:	ldr	r3, [r0, #44]	; 0x2c
   1e180:	push	{r4, r5, r6, r7, r8, lr}
   1e184:	mov	r5, r0
   1e188:	lsl	r4, r3, #1
   1e18c:	cmp	r4, #256	; 0x100
   1e190:	movcc	r4, #256	; 0x100
   1e194:	cmp	r3, #0
   1e198:	beq	1e1a0 <fputs@plt+0xd0fc>
   1e19c:	bl	12114 <fputs@plt+0x1070>
   1e1a0:	lsl	r0, r4, #2
   1e1a4:	mov	r1, #0
   1e1a8:	bl	1df74 <fputs@plt+0xced0>
   1e1ac:	ldr	r3, [r5, #44]	; 0x2c
   1e1b0:	mov	r6, r0
   1e1b4:	cmp	r3, #0
   1e1b8:	beq	1e224 <fputs@plt+0xd180>
   1e1bc:	bl	1212c <fputs@plt+0x1088>
   1e1c0:	cmp	r6, #0
   1e1c4:	movne	r2, #0
   1e1c8:	ldrne	ip, [r5, #44]	; 0x2c
   1e1cc:	ldrne	lr, [r5, #48]	; 0x30
   1e1d0:	popeq	{r4, r5, r6, r7, r8, pc}
   1e1d4:	cmp	ip, r2
   1e1d8:	bne	1e1f0 <fputs@plt+0xd14c>
   1e1dc:	ldr	r0, [r5, #48]	; 0x30
   1e1e0:	bl	177ec <fputs@plt+0x6748>
   1e1e4:	str	r4, [r5, #44]	; 0x2c
   1e1e8:	str	r6, [r5, #48]	; 0x30
   1e1ec:	pop	{r4, r5, r6, r7, r8, pc}
   1e1f0:	ldr	r3, [lr, r2, lsl #2]
   1e1f4:	cmp	r3, #0
   1e1f8:	addeq	r2, r2, #1
   1e1fc:	beq	1e1d4 <fputs@plt+0xd130>
   1e200:	ldr	r0, [r3, #8]
   1e204:	ldr	r7, [r3, #16]
   1e208:	udiv	r1, r0, r4
   1e20c:	mls	r1, r4, r1, r0
   1e210:	ldr	r0, [r6, r1, lsl #2]
   1e214:	str	r0, [r3, #16]
   1e218:	str	r3, [r6, r1, lsl #2]
   1e21c:	mov	r3, r7
   1e220:	b	1e1f4 <fputs@plt+0xd150>
   1e224:	cmp	r0, #0
   1e228:	bne	1e1dc <fputs@plt+0xd138>
   1e22c:	pop	{r4, r5, r6, r7, r8, pc}
   1e230:	push	{r4, r5, r6, r7, r8, lr}
   1e234:	mov	r7, r0
   1e238:	mov	r0, #52	; 0x34
   1e23c:	mov	r8, r1
   1e240:	mov	r5, r2
   1e244:	ldr	r4, [pc, #188]	; 1e308 <fputs@plt+0xd264>
   1e248:	ldr	r3, [r4, #168]	; 0xa8
   1e24c:	mul	r0, r0, r3
   1e250:	add	r0, r0, #60	; 0x3c
   1e254:	asr	r1, r0, #31
   1e258:	bl	1df74 <fputs@plt+0xced0>
   1e25c:	subs	r6, r0, #0
   1e260:	beq	1e300 <fputs@plt+0xd25c>
   1e264:	ldr	r3, [r4, #168]	; 0xa8
   1e268:	cmp	r3, #0
   1e26c:	movne	r3, #10
   1e270:	addne	r4, r6, #60	; 0x3c
   1e274:	addeq	r4, r4, #112	; 0x70
   1e278:	strne	r3, [r6, #72]	; 0x48
   1e27c:	ldrb	r3, [r4, #34]	; 0x22
   1e280:	cmp	r3, #0
   1e284:	bne	1e29c <fputs@plt+0xd1f8>
   1e288:	mov	r3, #1
   1e28c:	strb	r3, [r4, #34]	; 0x22
   1e290:	add	r3, r4, #20
   1e294:	str	r3, [r4, #44]	; 0x2c
   1e298:	str	r3, [r4, #48]	; 0x30
   1e29c:	adds	r3, r5, #0
   1e2a0:	add	r1, r7, r8
   1e2a4:	stm	r6, {r4, r7, r8}
   1e2a8:	movne	r3, #1
   1e2ac:	add	r1, r1, #32
   1e2b0:	mov	r0, r6
   1e2b4:	str	r1, [r6, #12]
   1e2b8:	str	r3, [r6, #16]
   1e2bc:	bl	1e17c <fputs@plt+0xd0d8>
   1e2c0:	cmp	r5, #0
   1e2c4:	beq	1e2e8 <fputs@plt+0xd244>
   1e2c8:	ldr	r2, [r4, #8]
   1e2cc:	mov	r3, #10
   1e2d0:	str	r3, [r6, #20]
   1e2d4:	add	r3, r2, r3
   1e2d8:	str	r3, [r4, #8]
   1e2dc:	ldr	r3, [r4, #4]
   1e2e0:	sub	r3, r3, r2
   1e2e4:	str	r3, [r4, #12]
   1e2e8:	ldr	r4, [r6, #44]	; 0x2c
   1e2ec:	cmp	r4, #0
   1e2f0:	bne	1e300 <fputs@plt+0xd25c>
   1e2f4:	mov	r0, r6
   1e2f8:	mov	r6, r4
   1e2fc:	bl	1829c <fputs@plt+0x71f8>
   1e300:	mov	r0, r6
   1e304:	pop	{r4, r5, r6, r7, r8, pc}
   1e308:	andeq	r0, r9, r0, lsr #15
   1e30c:	push	{r4, r5, r6, r7, r8, lr}
   1e310:	subs	r4, r0, #0
   1e314:	subne	r5, r1, #1
   1e318:	bne	1e340 <fputs@plt+0xd29c>
   1e31c:	mov	r5, #0
   1e320:	b	1e3bc <fputs@plt+0xd318>
   1e324:	udiv	r3, r5, r0
   1e328:	add	r4, r4, r3, lsl #2
   1e32c:	mls	r5, r0, r3, r5
   1e330:	ldr	r3, [r4, #12]
   1e334:	cmp	r3, #0
   1e338:	beq	1e3a8 <fputs@plt+0xd304>
   1e33c:	ldr	r4, [r4, #12]
   1e340:	ldr	r3, [r4]
   1e344:	cmp	r3, #4000	; 0xfa0
   1e348:	bls	1e484 <fputs@plt+0xd3e0>
   1e34c:	ldr	r0, [r4, #8]
   1e350:	cmp	r0, #0
   1e354:	bne	1e324 <fputs@plt+0xd280>
   1e358:	mov	r3, #125	; 0x7d
   1e35c:	add	r6, r5, #1
   1e360:	udiv	r1, r5, r3
   1e364:	mls	r1, r3, r1, r5
   1e368:	add	r3, r4, r1, lsl #2
   1e36c:	ldr	r3, [r3, #12]
   1e370:	cmp	r3, #0
   1e374:	beq	1e3c4 <fputs@plt+0xd320>
   1e378:	add	r3, r4, r1, lsl #2
   1e37c:	ldr	r3, [r3, #12]
   1e380:	cmp	r3, r6
   1e384:	beq	1e31c <fputs@plt+0xd278>
   1e388:	add	r1, r1, #1
   1e38c:	cmp	r1, #125	; 0x7d
   1e390:	moveq	r1, #0
   1e394:	add	r3, r4, r1, lsl #2
   1e398:	ldr	r3, [r3, #12]
   1e39c:	cmp	r3, #0
   1e3a0:	bne	1e378 <fputs@plt+0xd2d4>
   1e3a4:	b	1e3d0 <fputs@plt+0xd32c>
   1e3a8:	bl	1df9c <fputs@plt+0xcef8>
   1e3ac:	cmp	r0, #0
   1e3b0:	str	r0, [r4, #12]
   1e3b4:	bne	1e33c <fputs@plt+0xd298>
   1e3b8:	mov	r5, #7
   1e3bc:	mov	r0, r5
   1e3c0:	pop	{r4, r5, r6, r7, r8, pc}
   1e3c4:	ldr	r3, [r4, #4]
   1e3c8:	cmp	r3, #123	; 0x7b
   1e3cc:	bls	1e46c <fputs@plt+0xd3c8>
   1e3d0:	ldr	r3, [r4, #4]
   1e3d4:	cmp	r3, #61	; 0x3d
   1e3d8:	bls	1e46c <fputs@plt+0xd3c8>
   1e3dc:	mov	r0, #500	; 0x1f4
   1e3e0:	mov	r1, #0
   1e3e4:	bl	1c538 <fputs@plt+0xb494>
   1e3e8:	subs	r7, r0, #0
   1e3ec:	beq	1e3b8 <fputs@plt+0xd314>
   1e3f0:	add	r5, r4, #12
   1e3f4:	mov	r2, #500	; 0x1f4
   1e3f8:	mov	r1, r5
   1e3fc:	add	r8, r7, #496	; 0x1f0
   1e400:	bl	10f18 <memcpy@plt>
   1e404:	mov	r2, #500	; 0x1f4
   1e408:	mov	r1, #0
   1e40c:	mov	r0, r5
   1e410:	bl	10e88 <memset@plt>
   1e414:	ldr	r3, [r4]
   1e418:	mov	r2, #125	; 0x7d
   1e41c:	mov	r1, r6
   1e420:	mov	r0, r4
   1e424:	sub	r6, r7, #4
   1e428:	add	r3, r3, #124	; 0x7c
   1e42c:	udiv	r3, r3, r2
   1e430:	str	r3, [r4, #8]
   1e434:	bl	1e30c <fputs@plt+0xd268>
   1e438:	mov	r5, r0
   1e43c:	ldr	r1, [r6, #4]!
   1e440:	cmp	r1, #0
   1e444:	beq	1e454 <fputs@plt+0xd3b0>
   1e448:	mov	r0, r4
   1e44c:	bl	1e30c <fputs@plt+0xd268>
   1e450:	orr	r5, r5, r0
   1e454:	cmp	r8, r6
   1e458:	bne	1e43c <fputs@plt+0xd398>
   1e45c:	mov	r1, r7
   1e460:	mov	r0, #0
   1e464:	bl	1b744 <fputs@plt+0xa6a0>
   1e468:	b	1e3bc <fputs@plt+0xd318>
   1e46c:	ldr	r3, [r4, #4]
   1e470:	add	r3, r3, #1
   1e474:	str	r3, [r4, #4]
   1e478:	add	r4, r4, r1, lsl #2
   1e47c:	str	r6, [r4, #12]
   1e480:	b	1e31c <fputs@plt+0xd278>
   1e484:	add	r4, r4, r5, lsr #3
   1e488:	and	r1, r5, #7
   1e48c:	mov	r5, #1
   1e490:	ldrb	r3, [r4, #12]
   1e494:	orr	r1, r3, r5, lsl r1
   1e498:	strb	r1, [r4, #12]
   1e49c:	b	1e31c <fputs@plt+0xd278>
   1e4a0:	push	{r4, r5, r6, r7, r8, lr}
   1e4a4:	mov	r4, #0
   1e4a8:	mov	r6, r0
   1e4ac:	mov	r7, r1
   1e4b0:	mov	r5, r4
   1e4b4:	mov	r8, #48	; 0x30
   1e4b8:	ldr	r3, [r6, #104]	; 0x68
   1e4bc:	cmp	r3, r5
   1e4c0:	bgt	1e4cc <fputs@plt+0xd428>
   1e4c4:	mov	r0, r4
   1e4c8:	pop	{r4, r5, r6, r7, r8, pc}
   1e4cc:	ldr	r3, [r6, #100]	; 0x64
   1e4d0:	mla	r3, r8, r5, r3
   1e4d4:	ldr	r2, [r3, #20]
   1e4d8:	cmp	r2, r7
   1e4dc:	bcc	1e4f0 <fputs@plt+0xd44c>
   1e4e0:	mov	r1, r7
   1e4e4:	ldr	r0, [r3, #16]
   1e4e8:	bl	1e30c <fputs@plt+0xd268>
   1e4ec:	orr	r4, r4, r0
   1e4f0:	add	r5, r5, #1
   1e4f4:	b	1e4b8 <fputs@plt+0xd414>
   1e4f8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1e4fc:	mov	r8, r0
   1e500:	mov	r5, #0
   1e504:	mov	r9, #48	; 0x30
   1e508:	ldr	r4, [r0, #16]
   1e50c:	ldr	r6, [r0, #20]
   1e510:	ldr	r7, [r4, #104]	; 0x68
   1e514:	cmp	r5, r7
   1e518:	blt	1e528 <fputs@plt+0xd484>
   1e51c:	mov	r0, #0
   1e520:	add	sp, sp, #12
   1e524:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e528:	ldr	r3, [r4, #100]	; 0x64
   1e52c:	mla	r3, r9, r5, r3
   1e530:	ldr	r2, [r3, #20]
   1e534:	cmp	r6, r2
   1e538:	bhi	1e550 <fputs@plt+0xd4ac>
   1e53c:	mov	r1, r6
   1e540:	ldr	r0, [r3, #16]
   1e544:	bl	13378 <fputs@plt+0x22d4>
   1e548:	cmp	r0, #0
   1e54c:	beq	1e584 <fputs@plt+0xd4e0>
   1e550:	add	r5, r5, #1
   1e554:	b	1e514 <fputs@plt+0xd470>
   1e558:	movgt	r3, r6
   1e55c:	movle	r3, #1020	; 0x3fc
   1e560:	stmib	r5, {r3, r6}
   1e564:	ldr	r3, [pc, #272]	; 1e67c <fputs@plt+0xd5d8>
   1e568:	str	r7, [r5, #60]	; 0x3c
   1e56c:	str	r3, [r5]
   1e570:	movw	r3, #8222	; 0x201e
   1e574:	str	r3, [r5, #56]	; 0x38
   1e578:	mov	r3, #0
   1e57c:	str	r3, [r5, #64]	; 0x40
   1e580:	b	1e5fc <fputs@plt+0xd558>
   1e584:	ldrb	r3, [r4, #5]
   1e588:	cmp	r3, #2
   1e58c:	beq	1e65c <fputs@plt+0xd5b8>
   1e590:	ldr	r5, [r4, #72]	; 0x48
   1e594:	ldr	r2, [r5]
   1e598:	cmp	r2, #0
   1e59c:	bne	1e5fc <fputs@plt+0xd558>
   1e5a0:	cmp	r3, #4
   1e5a4:	mvneq	r6, #0
   1e5a8:	beq	1e5c0 <fputs@plt+0xd51c>
   1e5ac:	ldr	r3, [pc, #204]	; 1e680 <fputs@plt+0xd5dc>
   1e5b0:	ldr	r6, [r3, #36]	; 0x24
   1e5b4:	ldrb	r3, [r4, #22]
   1e5b8:	cmp	r3, #0
   1e5bc:	mvnne	r6, #0
   1e5c0:	mov	r2, #72	; 0x48
   1e5c4:	mov	r1, #0
   1e5c8:	ldr	r7, [r4]
   1e5cc:	mov	r0, r5
   1e5d0:	bl	10e88 <memset@plt>
   1e5d4:	cmp	r6, #0
   1e5d8:	bne	1e558 <fputs@plt+0xd4b4>
   1e5dc:	movw	r3, #8222	; 0x201e
   1e5e0:	mov	r2, r5
   1e5e4:	str	r6, [sp]
   1e5e8:	mov	r1, r6
   1e5ec:	mov	r0, r7
   1e5f0:	bl	1208c <fputs@plt+0xfe8>
   1e5f4:	cmp	r0, #0
   1e5f8:	bne	1e520 <fputs@plt+0xd47c>
   1e5fc:	ldr	r3, [r4, #56]	; 0x38
   1e600:	ldr	r6, [r4, #160]	; 0xa0
   1e604:	ldr	r5, [r8, #4]
   1e608:	add	r6, r6, #4
   1e60c:	asr	r1, r6, #31
   1e610:	umull	r6, r7, r6, r3
   1e614:	mla	r7, r3, r1, r7
   1e618:	ldr	r3, [r8, #20]
   1e61c:	mov	r2, r6
   1e620:	str	r3, [sp]
   1e624:	mov	r3, r7
   1e628:	ldr	r0, [r4, #72]	; 0x48
   1e62c:	bl	16fd0 <fputs@plt+0x5f2c>
   1e630:	cmp	r0, #0
   1e634:	bne	1e520 <fputs@plt+0xd47c>
   1e638:	adds	r2, r6, #4
   1e63c:	mov	r1, r5
   1e640:	adc	r3, r7, #0
   1e644:	strd	r2, [sp]
   1e648:	ldr	r0, [r4, #72]	; 0x48
   1e64c:	ldr	r2, [r4, #160]	; 0xa0
   1e650:	bl	12014 <fputs@plt+0xf70>
   1e654:	cmp	r0, #0
   1e658:	bne	1e520 <fputs@plt+0xd47c>
   1e65c:	ldr	r3, [r4, #56]	; 0x38
   1e660:	mov	r0, r4
   1e664:	ldr	r1, [r8, #20]
   1e668:	add	r3, r3, #1
   1e66c:	str	r3, [r4, #56]	; 0x38
   1e670:	add	sp, sp, #12
   1e674:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1e678:	b	1e4a0 <fputs@plt+0xd3fc>
   1e67c:	andeq	r1, r7, r8, ror #16
   1e680:	andeq	sl, r8, r0, lsr #2
   1e684:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e688:	add	r5, r1, r2
   1e68c:	mov	r6, r0
   1e690:	add	r7, r5, r5, lsl #2
   1e694:	mov	r9, r1
   1e698:	mov	r1, #0
   1e69c:	mov	r8, r2
   1e6a0:	add	r0, r7, #24
   1e6a4:	bl	1c538 <fputs@plt+0xb494>
   1e6a8:	subs	r4, r0, #0
   1e6ac:	beq	1e6f0 <fputs@plt+0xd64c>
   1e6b0:	add	r5, r5, #5
   1e6b4:	strh	r9, [r4, #6]
   1e6b8:	mov	r0, r4
   1e6bc:	add	r5, r4, r5, lsl #2
   1e6c0:	strh	r8, [r4, #8]
   1e6c4:	mov	r2, r7
   1e6c8:	mov	r1, #0
   1e6cc:	str	r5, [r4, #16]
   1e6d0:	ldrb	r3, [r6, #66]	; 0x42
   1e6d4:	strb	r3, [r4, #4]
   1e6d8:	mov	r3, #1
   1e6dc:	str	r6, [r4, #12]
   1e6e0:	str	r3, [r0], #24
   1e6e4:	bl	10e88 <memset@plt>
   1e6e8:	mov	r0, r4
   1e6ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e6f0:	mov	r0, r6
   1e6f4:	bl	179f4 <fputs@plt+0x6950>
   1e6f8:	b	1e6e8 <fputs@plt+0xd644>
   1e6fc:	ldr	r3, [pc, #128]	; 1e784 <fputs@plt+0xd6e0>
   1e700:	push	{r4, r5, r6, lr}
   1e704:	ldr	r5, [pc, #124]	; 1e788 <fputs@plt+0xd6e4>
   1e708:	ldr	r2, [r3, #72]	; 0x48
   1e70c:	cmp	r0, r2
   1e710:	ldr	r2, [r3, #240]	; 0xf0
   1e714:	strhi	r0, [r3, #72]	; 0x48
   1e718:	cmp	r2, #0
   1e71c:	beq	1e754 <fputs@plt+0xd6b0>
   1e720:	ldr	r1, [r5, #196]	; 0xc4
   1e724:	cmp	r1, r0
   1e728:	blt	1e754 <fputs@plt+0xd6b0>
   1e72c:	ldr	r4, [r3, #236]	; 0xec
   1e730:	sub	r2, r2, #1
   1e734:	mov	r0, #3
   1e738:	ldr	r1, [r4]
   1e73c:	str	r1, [r3, #236]	; 0xec
   1e740:	mov	r1, #1
   1e744:	str	r2, [r3, #240]	; 0xf0
   1e748:	bl	11fb0 <fputs@plt+0xf0c>
   1e74c:	mov	r0, r4
   1e750:	pop	{r4, r5, r6, pc}
   1e754:	asr	r1, r0, #31
   1e758:	bl	1c538 <fputs@plt+0xb494>
   1e75c:	ldr	r3, [r5]
   1e760:	mov	r4, r0
   1e764:	cmp	r3, #0
   1e768:	beq	1e74c <fputs@plt+0xd6a8>
   1e76c:	cmp	r0, #0
   1e770:	beq	1e74c <fputs@plt+0xd6a8>
   1e774:	bl	12164 <fputs@plt+0x10c0>
   1e778:	mov	r1, r0
   1e77c:	mov	r0, #4
   1e780:	b	1e748 <fputs@plt+0xd6a4>
   1e784:	andeq	r0, r9, r0, lsr #15
   1e788:	andeq	sl, r8, r0, lsr #2
   1e78c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e790:	ldr	r9, [r0, #264]	; 0x108
   1e794:	cmp	r9, #0
   1e798:	movne	r9, #5
   1e79c:	bne	1e8a8 <fputs@plt+0xd804>
   1e7a0:	mov	r6, r3
   1e7a4:	ldrb	r3, [r0, #262]	; 0x106
   1e7a8:	mov	r4, r0
   1e7ac:	mov	r8, r1
   1e7b0:	mov	r5, r2
   1e7b4:	cmp	r3, #0
   1e7b8:	beq	1e7c4 <fputs@plt+0xd720>
   1e7bc:	ldr	r0, [r0, #288]	; 0x120
   1e7c0:	bl	177ec <fputs@plt+0x6748>
   1e7c4:	bic	r5, r5, #7
   1e7c8:	cmp	r5, #4
   1e7cc:	movle	r5, #0
   1e7d0:	cmp	r6, #0
   1e7d4:	movlt	r6, #0
   1e7d8:	movlt	r5, r6
   1e7dc:	movlt	r7, r6
   1e7e0:	blt	1e830 <fputs@plt+0xd78c>
   1e7e4:	cmp	r6, #0
   1e7e8:	cmpne	r5, #0
   1e7ec:	moveq	r5, #0
   1e7f0:	moveq	r7, r5
   1e7f4:	beq	1e830 <fputs@plt+0xd78c>
   1e7f8:	cmp	r8, #0
   1e7fc:	movne	r7, r8
   1e800:	bne	1e830 <fputs@plt+0xd78c>
   1e804:	bl	12114 <fputs@plt+0x1070>
   1e808:	mul	r0, r6, r5
   1e80c:	asr	r1, r0, #31
   1e810:	bl	1c538 <fputs@plt+0xb494>
   1e814:	mov	r7, r0
   1e818:	bl	1212c <fputs@plt+0x1088>
   1e81c:	cmp	r7, #0
   1e820:	beq	1e830 <fputs@plt+0xd78c>
   1e824:	mov	r0, r7
   1e828:	bl	12164 <fputs@plt+0x10c0>
   1e82c:	sdiv	r6, r0, r5
   1e830:	mov	r3, #0
   1e834:	cmp	r7, #0
   1e838:	subne	r2, r6, #1
   1e83c:	str	r3, [r4, #284]	; 0x11c
   1e840:	add	r3, r4, #260	; 0x104
   1e844:	str	r7, [r4, #288]	; 0x120
   1e848:	strh	r5, [r3]
   1e84c:	movne	r3, r7
   1e850:	bne	1e880 <fputs@plt+0xd7dc>
   1e854:	mov	r3, #1
   1e858:	str	r3, [r4, #256]	; 0x100
   1e85c:	strb	r7, [r4, #262]	; 0x106
   1e860:	str	r4, [r4, #288]	; 0x120
   1e864:	str	r4, [r4, #292]	; 0x124
   1e868:	b	1e8a8 <fputs@plt+0xd804>
   1e86c:	ldr	r1, [r4, #284]	; 0x11c
   1e870:	sub	r2, r2, #1
   1e874:	str	r1, [r3]
   1e878:	str	r3, [r4, #284]	; 0x11c
   1e87c:	add	r3, r3, r5
   1e880:	cmp	r2, #0
   1e884:	bge	1e86c <fputs@plt+0xd7c8>
   1e888:	bic	r6, r6, r6, asr #31
   1e88c:	clz	r8, r8
   1e890:	mov	r3, #0
   1e894:	lsr	r8, r8, #5
   1e898:	str	r3, [r4, #256]	; 0x100
   1e89c:	mla	r5, r5, r6, r7
   1e8a0:	strb	r8, [r4, #262]	; 0x106
   1e8a4:	str	r5, [r4, #292]	; 0x124
   1e8a8:	mov	r0, r9
   1e8ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e8b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e8b4:	subs	r4, r0, #0
   1e8b8:	mov	r6, r2
   1e8bc:	mov	r7, r3
   1e8c0:	bne	1e8d4 <fputs@plt+0xd830>
   1e8c4:	mov	r0, r2
   1e8c8:	mov	r1, r3
   1e8cc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e8d0:	b	1c538 <fputs@plt+0xb494>
   1e8d4:	orrs	r3, r6, r7
   1e8d8:	bne	1e8ec <fputs@plt+0xd848>
   1e8dc:	bl	177ec <fputs@plt+0x6748>
   1e8e0:	mov	r4, #0
   1e8e4:	mov	r0, r4
   1e8e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e8ec:	ldr	r2, [pc, #184]	; 1e9ac <fputs@plt+0xd908>
   1e8f0:	mov	r3, #0
   1e8f4:	cmp	r7, r3
   1e8f8:	cmpeq	r6, r2
   1e8fc:	bhi	1e8e0 <fputs@plt+0xd83c>
   1e900:	ldr	r5, [pc, #168]	; 1e9b0 <fputs@plt+0xd90c>
   1e904:	bl	12164 <fputs@plt+0x10c0>
   1e908:	mov	sl, r0
   1e90c:	mov	r0, r6
   1e910:	ldr	r3, [r5, #56]	; 0x38
   1e914:	blx	r3
   1e918:	cmp	sl, r0
   1e91c:	mov	r9, r0
   1e920:	beq	1e8e4 <fputs@plt+0xd840>
   1e924:	ldr	r2, [r5]
   1e928:	ldr	r3, [r5, #48]	; 0x30
   1e92c:	cmp	r2, #0
   1e930:	beq	1e99c <fputs@plt+0xd8f8>
   1e934:	ldr	r8, [pc, #120]	; 1e9b4 <fputs@plt+0xd910>
   1e938:	mov	r1, r0
   1e93c:	mov	r0, r4
   1e940:	ldr	r2, [r8, #60]	; 0x3c
   1e944:	cmp	r6, r2
   1e948:	strhi	r6, [r8, #60]	; 0x3c
   1e94c:	blx	r3
   1e950:	subs	r6, r0, #0
   1e954:	bne	1e980 <fputs@plt+0xd8dc>
   1e958:	ldrd	r2, [r8, #224]	; 0xe0
   1e95c:	cmp	r2, #1
   1e960:	sbcs	r3, r3, #0
   1e964:	blt	1e8e0 <fputs@plt+0xd83c>
   1e968:	mov	r1, r9
   1e96c:	mov	r0, r4
   1e970:	ldr	r3, [r5, #48]	; 0x30
   1e974:	blx	r3
   1e978:	subs	r6, r0, #0
   1e97c:	beq	1e8e0 <fputs@plt+0xd83c>
   1e980:	mov	r0, r6
   1e984:	mov	r4, r6
   1e988:	bl	12164 <fputs@plt+0x10c0>
   1e98c:	sub	r1, r0, sl
   1e990:	mov	r0, #0
   1e994:	bl	11fb0 <fputs@plt+0xf0c>
   1e998:	b	1e8e4 <fputs@plt+0xd840>
   1e99c:	mov	r1, r0
   1e9a0:	mov	r0, r4
   1e9a4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e9a8:	bx	r3
   1e9ac:	svcvc	0x00fffeff
   1e9b0:	andeq	sl, r8, r0, lsr #2
   1e9b4:	andeq	r0, r9, r0, lsr #15
   1e9b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e9bc:	mov	r8, #48	; 0x30
   1e9c0:	mov	r5, r0
   1e9c4:	mov	r3, #0
   1e9c8:	mov	r7, r1
   1e9cc:	mul	r2, r8, r1
   1e9d0:	ldr	r6, [r0, #104]	; 0x68
   1e9d4:	ldr	r0, [r0, #100]	; 0x64
   1e9d8:	bl	1e8b0 <fputs@plt+0xd80c>
   1e9dc:	subs	r9, r0, #0
   1e9e0:	bne	1e9ec <fputs@plt+0xd948>
   1e9e4:	mov	r0, #7
   1e9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e9ec:	mla	r4, r8, r6, r9
   1e9f0:	sub	r2, r7, r6
   1e9f4:	mov	r1, #0
   1e9f8:	mul	r2, r8, r2
   1e9fc:	mov	r0, r4
   1ea00:	bl	10e88 <memset@plt>
   1ea04:	str	r9, [r5, #100]	; 0x64
   1ea08:	cmp	r6, r7
   1ea0c:	blt	1ea18 <fputs@plt+0xd974>
   1ea10:	mov	r0, #0
   1ea14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ea18:	ldr	r0, [r5, #28]
   1ea1c:	ldr	r3, [r5, #68]	; 0x44
   1ea20:	ldr	r3, [r3]
   1ea24:	str	r0, [r4, #20]
   1ea28:	cmp	r3, #0
   1ea2c:	beq	1ea40 <fputs@plt+0xd99c>
   1ea30:	ldrd	r2, [r5, #80]	; 0x50
   1ea34:	cmp	r2, #1
   1ea38:	sbcs	r1, r3, #0
   1ea3c:	bge	1ea48 <fputs@plt+0xd9a4>
   1ea40:	ldr	r2, [r5, #156]	; 0x9c
   1ea44:	mov	r3, #0
   1ea48:	strd	r2, [r4]
   1ea4c:	ldr	r3, [r5, #56]	; 0x38
   1ea50:	str	r3, [r4, #24]
   1ea54:	bl	1df9c <fputs@plt+0xcef8>
   1ea58:	cmp	r0, #0
   1ea5c:	str	r0, [r4, #16]
   1ea60:	beq	1e9e4 <fputs@plt+0xd940>
   1ea64:	ldr	r3, [r5, #216]	; 0xd8
   1ea68:	cmp	r3, #0
   1ea6c:	beq	1ea90 <fputs@plt+0xd9ec>
   1ea70:	ldr	r2, [r3, #68]	; 0x44
   1ea74:	str	r2, [r4, #28]
   1ea78:	ldr	r2, [r3, #76]	; 0x4c
   1ea7c:	str	r2, [r4, #32]
   1ea80:	ldr	r2, [r3, #80]	; 0x50
   1ea84:	str	r2, [r4, #36]	; 0x24
   1ea88:	ldr	r3, [r3, #112]	; 0x70
   1ea8c:	str	r3, [r4, #40]	; 0x28
   1ea90:	add	r6, r6, #1
   1ea94:	add	r4, r4, #48	; 0x30
   1ea98:	str	r6, [r5, #104]	; 0x68
   1ea9c:	b	1ea08 <fputs@plt+0xd964>
   1eaa0:	ldr	r3, [r0, #44]	; 0x2c
   1eaa4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1eaa8:	sub	sp, sp, #32
   1eaac:	ldrd	r4, [r0]
   1eab0:	cmp	r3, #0
   1eab4:	strd	r4, [sp, #8]
   1eab8:	beq	1eadc <fputs@plt+0xda38>
   1eabc:	ldr	ip, [sp, #8]
   1eac0:	adds	r8, r4, r1
   1eac4:	adc	r9, r5, r1, asr #31
   1eac8:	add	r3, r3, ip
   1eacc:	str	r3, [r2]
   1ead0:	strd	r8, [r0]
   1ead4:	mov	r9, #0
   1ead8:	b	1ec34 <fputs@plt+0xdb90>
   1eadc:	ldr	sl, [r0, #40]	; 0x28
   1eae0:	mov	r6, r2
   1eae4:	mov	r5, r1
   1eae8:	mov	r4, r0
   1eaec:	ldrd	r0, [sp, #8]
   1eaf0:	asr	r3, sl, #31
   1eaf4:	mov	r2, sl
   1eaf8:	mov	r9, r3
   1eafc:	bl	6eed8 <fputs@plt+0x5de34>
   1eb00:	cmp	r2, #0
   1eb04:	mov	r7, r2
   1eb08:	beq	1ebdc <fputs@plt+0xdb38>
   1eb0c:	ldr	r8, [r4, #40]	; 0x28
   1eb10:	sub	r8, r8, r7
   1eb14:	cmp	r5, r8
   1eb18:	ble	1ec40 <fputs@plt+0xdb9c>
   1eb1c:	ldr	r9, [r4, #16]
   1eb20:	cmp	r5, r9
   1eb24:	ble	1eb60 <fputs@plt+0xdabc>
   1eb28:	lsl	r9, r9, #1
   1eb2c:	cmp	r9, #128	; 0x80
   1eb30:	movlt	r9, #128	; 0x80
   1eb34:	cmp	r5, r9
   1eb38:	bgt	1ec60 <fputs@plt+0xdbbc>
   1eb3c:	mov	r2, r9
   1eb40:	asr	r3, r9, #31
   1eb44:	ldr	r0, [r4, #28]
   1eb48:	bl	1e8b0 <fputs@plt+0xd80c>
   1eb4c:	cmp	r0, #0
   1eb50:	moveq	r9, #7
   1eb54:	beq	1ec34 <fputs@plt+0xdb90>
   1eb58:	str	r9, [r4, #16]
   1eb5c:	str	r0, [r4, #28]
   1eb60:	mov	r2, r8
   1eb64:	ldr	r0, [r4, #28]
   1eb68:	ldr	r1, [r4, #36]	; 0x24
   1eb6c:	add	r1, r1, r7
   1eb70:	sub	r7, r5, r8
   1eb74:	bl	10f18 <memcpy@plt>
   1eb78:	ldrd	r2, [r4]
   1eb7c:	adds	r0, r2, r8
   1eb80:	adc	r1, r3, r8, asr #31
   1eb84:	strd	r0, [r4]
   1eb88:	ldr	r8, [r4, #40]	; 0x28
   1eb8c:	add	r2, sp, #28
   1eb90:	mov	r0, r4
   1eb94:	cmp	r7, r8
   1eb98:	movlt	r8, r7
   1eb9c:	mov	r1, r8
   1eba0:	bl	1eaa0 <fputs@plt+0xd9fc>
   1eba4:	subs	r9, r0, #0
   1eba8:	bne	1ec34 <fputs@plt+0xdb90>
   1ebac:	ldr	r0, [r4, #28]
   1ebb0:	sub	r3, r5, r7
   1ebb4:	mov	r2, r8
   1ebb8:	sub	r7, r7, r8
   1ebbc:	ldr	r1, [sp, #28]
   1ebc0:	add	r0, r0, r3
   1ebc4:	bl	10f18 <memcpy@plt>
   1ebc8:	cmp	r7, #0
   1ebcc:	bgt	1eb88 <fputs@plt+0xdae4>
   1ebd0:	ldr	r3, [r4, #28]
   1ebd4:	str	r3, [r6]
   1ebd8:	b	1ec34 <fputs@plt+0xdb90>
   1ebdc:	ldr	r3, [r4, #8]
   1ebe0:	ldr	r1, [sp, #8]
   1ebe4:	ldr	r2, [r4, #12]
   1ebe8:	subs	r1, r3, r1
   1ebec:	str	r1, [sp, #16]
   1ebf0:	ldr	r1, [sp, #12]
   1ebf4:	sbc	r2, r2, r1
   1ebf8:	mov	r1, r9
   1ebfc:	str	r2, [sp, #20]
   1ec00:	ldrd	r8, [sp, #16]
   1ec04:	cmp	sl, r8
   1ec08:	sbcs	r2, r1, r9
   1ec0c:	ldrge	r2, [sp, #8]
   1ec10:	subge	sl, r3, r2
   1ec14:	ldrd	r2, [sp, #8]
   1ec18:	strd	r2, [sp]
   1ec1c:	mov	r2, sl
   1ec20:	ldr	r0, [r4, #24]
   1ec24:	ldr	r1, [r4, #36]	; 0x24
   1ec28:	bl	12008 <fputs@plt+0xf64>
   1ec2c:	subs	r9, r0, #0
   1ec30:	beq	1eb0c <fputs@plt+0xda68>
   1ec34:	mov	r0, r9
   1ec38:	add	sp, sp, #32
   1ec3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ec40:	ldr	r3, [r4, #36]	; 0x24
   1ec44:	add	r7, r3, r7
   1ec48:	ldrd	r2, [r4]
   1ec4c:	str	r7, [r6]
   1ec50:	adds	r0, r2, r5
   1ec54:	adc	r1, r3, r5, asr #31
   1ec58:	strd	r0, [r4]
   1ec5c:	b	1ead4 <fputs@plt+0xda30>
   1ec60:	lsl	r9, r9, #1
   1ec64:	b	1eb34 <fputs@plt+0xda90>
   1ec68:	push	{r4, r5, r6, r7, r8, lr}
   1ec6c:	mov	r4, r0
   1ec70:	sub	sp, sp, #24
   1ec74:	ldr	r5, [r0, #44]	; 0x2c
   1ec78:	ldr	r0, [r0]
   1ec7c:	ldr	ip, [r4, #4]
   1ec80:	cmp	r5, #0
   1ec84:	beq	1ecc0 <fputs@plt+0xdc1c>
   1ec88:	add	r0, r5, r0
   1ec8c:	mov	r5, #0
   1ec90:	bl	12ca4 <fputs@plt+0x1c00>
   1ec94:	ldr	r3, [r4]
   1ec98:	uxtb	r0, r0
   1ec9c:	mov	r1, #0
   1eca0:	ldr	r2, [r4, #4]
   1eca4:	adds	r3, r3, r0
   1eca8:	adc	r2, r2, r1
   1ecac:	str	r3, [r4]
   1ecb0:	str	r2, [r4, #4]
   1ecb4:	mov	r0, r5
   1ecb8:	add	sp, sp, #24
   1ecbc:	pop	{r4, r5, r6, r7, r8, pc}
   1ecc0:	ldr	r8, [r4, #40]	; 0x28
   1ecc4:	mov	r7, r1
   1ecc8:	mov	r1, ip
   1eccc:	mov	r2, r8
   1ecd0:	asr	r3, r8, #31
   1ecd4:	bl	6eed8 <fputs@plt+0x5de34>
   1ecd8:	subs	r6, r2, #0
   1ecdc:	beq	1ed28 <fputs@plt+0xdc84>
   1ece0:	sub	r8, r8, r2
   1ece4:	cmp	r8, #8
   1ece8:	movle	r6, r5
   1ecec:	ble	1ed28 <fputs@plt+0xdc84>
   1ecf0:	ldr	r0, [r4, #36]	; 0x24
   1ecf4:	mov	r1, r7
   1ecf8:	add	r0, r0, r2
   1ecfc:	bl	12ca4 <fputs@plt+0x1c00>
   1ed00:	ldr	r3, [r4]
   1ed04:	uxtb	r0, r0
   1ed08:	mov	r1, #0
   1ed0c:	ldr	r2, [r4, #4]
   1ed10:	adds	r3, r3, r0
   1ed14:	adc	r2, r2, r1
   1ed18:	str	r3, [r4]
   1ed1c:	str	r2, [r4, #4]
   1ed20:	b	1ecb4 <fputs@plt+0xdc10>
   1ed24:	mov	r6, r2
   1ed28:	add	r2, sp, #4
   1ed2c:	mov	r1, #1
   1ed30:	mov	r0, r4
   1ed34:	bl	1eaa0 <fputs@plt+0xd9fc>
   1ed38:	subs	r5, r0, #0
   1ed3c:	bne	1ecb4 <fputs@plt+0xdc10>
   1ed40:	ldr	r3, [sp, #4]
   1ed44:	add	r2, r6, #1
   1ed48:	add	r1, sp, #24
   1ed4c:	and	r6, r6, #15
   1ed50:	add	r6, r1, r6
   1ed54:	ldrb	r3, [r3]
   1ed58:	tst	r3, #128	; 0x80
   1ed5c:	strb	r3, [r6, #-16]
   1ed60:	bne	1ed24 <fputs@plt+0xdc80>
   1ed64:	mov	r1, r7
   1ed68:	add	r0, sp, #8
   1ed6c:	bl	12ca4 <fputs@plt+0x1c00>
   1ed70:	b	1ecb4 <fputs@plt+0xdc10>
   1ed74:	push	{r4, lr}
   1ed78:	mov	r4, r0
   1ed7c:	ldrb	r3, [r0, #44]	; 0x2c
   1ed80:	cmp	r3, #0
   1ed84:	beq	1eda4 <fputs@plt+0xdd00>
   1ed88:	mov	r2, #1
   1ed8c:	mov	r1, #0
   1ed90:	bl	18584 <fputs@plt+0x74e0>
   1ed94:	mov	r3, #0
   1ed98:	strb	r3, [r4, #44]	; 0x2c
   1ed9c:	strb	r3, [r4, #47]	; 0x2f
   1eda0:	str	r3, [r4, #104]	; 0x68
   1eda4:	ldrsh	r1, [r4, #40]	; 0x28
   1eda8:	cmp	r1, #0
   1edac:	poplt	{r4, pc}
   1edb0:	add	r1, r1, #3
   1edb4:	mov	r0, r4
   1edb8:	bl	184f0 <fputs@plt+0x744c>
   1edbc:	mvn	r3, #0
   1edc0:	strh	r3, [r4, #40]	; 0x28
   1edc4:	pop	{r4, pc}
   1edc8:	push	{r0, r1, r2, r4, r5, lr}
   1edcc:	mov	r4, r0
   1edd0:	mov	r5, #0
   1edd4:	ldr	r0, [r0, #60]	; 0x3c
   1edd8:	bl	178ac <fputs@plt+0x6808>
   1eddc:	mov	r0, r4
   1ede0:	str	r5, [r4, #60]	; 0x3c
   1ede4:	bl	178e8 <fputs@plt+0x6844>
   1ede8:	ldr	r0, [r4, #216]	; 0xd8
   1edec:	cmp	r0, r5
   1edf0:	beq	1ee64 <fputs@plt+0xddc0>
   1edf4:	bl	1ed74 <fputs@plt+0xdcd0>
   1edf8:	strb	r5, [r4, #17]
   1edfc:	ldr	r3, [r4, #44]	; 0x2c
   1ee00:	cmp	r3, #0
   1ee04:	beq	1ee44 <fputs@plt+0xdda0>
   1ee08:	mov	r0, r4
   1ee0c:	bl	1c444 <fputs@plt+0xb3a0>
   1ee10:	ldrb	r3, [r4, #13]
   1ee14:	ldrb	r2, [r4, #23]
   1ee18:	strb	r3, [r4, #19]
   1ee1c:	mov	r3, #0
   1ee20:	cmp	r2, r3
   1ee24:	strb	r3, [r4, #17]
   1ee28:	str	r3, [r4, #44]	; 0x2c
   1ee2c:	beq	1ee44 <fputs@plt+0xdda0>
   1ee30:	mov	r2, #0
   1ee34:	ldr	r0, [r4, #64]	; 0x40
   1ee38:	str	r3, [sp]
   1ee3c:	mov	r3, #0
   1ee40:	bl	12080 <fputs@plt+0xfdc>
   1ee44:	mov	r2, #0
   1ee48:	mov	r3, #0
   1ee4c:	strd	r2, [r4, #80]	; 0x50
   1ee50:	strd	r2, [r4, #88]	; 0x58
   1ee54:	mov	r3, #0
   1ee58:	strb	r3, [r4, #20]
   1ee5c:	add	sp, sp, #12
   1ee60:	pop	{r4, r5, pc}
   1ee64:	ldrb	r3, [r4, #4]
   1ee68:	cmp	r3, #0
   1ee6c:	bne	1edfc <fputs@plt+0xdd58>
   1ee70:	ldr	r0, [r4, #64]	; 0x40
   1ee74:	ldr	r3, [r0]
   1ee78:	cmp	r3, #0
   1ee7c:	bne	1eebc <fputs@plt+0xde18>
   1ee80:	ldr	r0, [r4, #68]	; 0x44
   1ee84:	bl	11fd8 <fputs@plt+0xf34>
   1ee88:	mov	r1, #0
   1ee8c:	mov	r0, r4
   1ee90:	bl	139a8 <fputs@plt+0x2904>
   1ee94:	cmp	r0, #0
   1ee98:	beq	1eeac <fputs@plt+0xde08>
   1ee9c:	ldrb	r3, [r4, #17]
   1eea0:	cmp	r3, #6
   1eea4:	moveq	r3, #5
   1eea8:	strbeq	r3, [r4, #18]
   1eeac:	mov	r3, #0
   1eeb0:	strb	r3, [r4, #17]
   1eeb4:	strb	r3, [r4, #19]
   1eeb8:	b	1edfc <fputs@plt+0xdd58>
   1eebc:	bl	1205c <fputs@plt+0xfb8>
   1eec0:	tst	r0, #2048	; 0x800
   1eec4:	beq	1ee80 <fputs@plt+0xdddc>
   1eec8:	ldrb	r3, [r4, #5]
   1eecc:	and	r3, r3, #5
   1eed0:	cmp	r3, #1
   1eed4:	bne	1ee80 <fputs@plt+0xdddc>
   1eed8:	b	1ee88 <fputs@plt+0xdde4>
   1eedc:	ldr	r3, [pc, #152]	; 1ef7c <fputs@plt+0xded8>
   1eee0:	push	{r4, r5, r6, lr}
   1eee4:	mov	r4, r0
   1eee8:	ldr	r2, [r3, #176]	; 0xb0
   1eeec:	mov	r6, r3
   1eef0:	cmp	r2, r0
   1eef4:	blt	1ef4c <fputs@plt+0xdea8>
   1eef8:	ldr	r5, [r3, #200]	; 0xc8
   1eefc:	cmp	r5, #0
   1ef00:	beq	1ef4c <fputs@plt+0xdea8>
   1ef04:	ldr	r2, [r5]
   1ef08:	ldr	r1, [r3, #184]	; 0xb8
   1ef0c:	str	r2, [r3, #200]	; 0xc8
   1ef10:	ldr	r2, [r3, #204]	; 0xcc
   1ef14:	sub	r2, r2, #1
   1ef18:	cmp	r2, r1
   1ef1c:	mov	r1, #1
   1ef20:	str	r2, [r3, #204]	; 0xcc
   1ef24:	movge	r2, #0
   1ef28:	movlt	r2, #1
   1ef2c:	str	r2, [r3, #208]	; 0xd0
   1ef30:	ldr	r2, [r3, #68]	; 0x44
   1ef34:	cmp	r0, r2
   1ef38:	strhi	r0, [r3, #68]	; 0x44
   1ef3c:	mov	r0, r1
   1ef40:	bl	11fb0 <fputs@plt+0xf0c>
   1ef44:	mov	r0, r5
   1ef48:	pop	{r4, r5, r6, pc}
   1ef4c:	mov	r0, r4
   1ef50:	asr	r1, r4, #31
   1ef54:	bl	1c538 <fputs@plt+0xb494>
   1ef58:	subs	r5, r0, #0
   1ef5c:	beq	1ef44 <fputs@plt+0xdea0>
   1ef60:	bl	12164 <fputs@plt+0x10c0>
   1ef64:	ldr	r3, [r6, #68]	; 0x44
   1ef68:	mov	r1, r0
   1ef6c:	mov	r0, #2
   1ef70:	cmp	r4, r3
   1ef74:	strhi	r4, [r6, #68]	; 0x44
   1ef78:	b	1ef40 <fputs@plt+0xde9c>
   1ef7c:	andeq	r0, r9, r0, lsr #15
   1ef80:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1ef84:	mov	r4, r0
   1ef88:	mov	r7, r1
   1ef8c:	mov	r6, r2
   1ef90:	ldrb	r3, [r0, #16]
   1ef94:	cmp	r3, #0
   1ef98:	beq	1efa8 <fputs@plt+0xdf04>
   1ef9c:	ldr	r3, [r0, #28]
   1efa0:	cmp	r3, #0
   1efa4:	bne	1f0c0 <fputs@plt+0xe01c>
   1efa8:	ldr	r3, [r4, #212]	; 0xd4
   1efac:	ldr	r8, [r7]
   1efb0:	ldr	r3, [r3, #12]
   1efb4:	adds	r5, r8, #0
   1efb8:	movne	r5, #1
   1efbc:	cmp	r3, #0
   1efc0:	movne	r5, #0
   1efc4:	cmp	r5, #0
   1efc8:	beq	1f034 <fputs@plt+0xdf90>
   1efcc:	ldr	r3, [r4, #160]	; 0xa0
   1efd0:	cmp	r8, r3
   1efd4:	beq	1f0c0 <fputs@plt+0xe01c>
   1efd8:	mov	r3, #0
   1efdc:	mov	r2, #0
   1efe0:	strd	r2, [sp]
   1efe4:	ldrb	r3, [r4, #17]
   1efe8:	cmp	r3, #0
   1efec:	bne	1f008 <fputs@plt+0xdf64>
   1eff0:	mov	r0, r8
   1eff4:	bl	1eedc <fputs@plt+0xde38>
   1eff8:	subs	r9, r0, #0
   1effc:	bne	1f064 <fputs@plt+0xdfc0>
   1f000:	mov	r5, #7
   1f004:	b	1f02c <fputs@plt+0xdf88>
   1f008:	ldr	r0, [r4, #64]	; 0x40
   1f00c:	ldr	r3, [r0]
   1f010:	cmp	r3, #0
   1f014:	beq	1eff0 <fputs@plt+0xdf4c>
   1f018:	mov	r1, sp
   1f01c:	bl	12038 <fputs@plt+0xf94>
   1f020:	subs	r5, r0, #0
   1f024:	movne	r9, #0
   1f028:	beq	1eff0 <fputs@plt+0xdf4c>
   1f02c:	mov	r0, r9
   1f030:	bl	18024 <fputs@plt+0x6f80>
   1f034:	ldr	r3, [r4, #160]	; 0xa0
   1f038:	cmp	r5, #0
   1f03c:	str	r3, [r7]
   1f040:	bne	1f058 <fputs@plt+0xdfb4>
   1f044:	cmp	r6, #0
   1f048:	mov	r0, r4
   1f04c:	ldrshlt	r6, [r4, #150]	; 0x96
   1f050:	strh	r6, [r4, #150]	; 0x96
   1f054:	bl	13a58 <fputs@plt+0x29b4>
   1f058:	mov	r0, r5
   1f05c:	add	sp, sp, #12
   1f060:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f064:	mov	r0, r4
   1f068:	bl	1c444 <fputs@plt+0xb3a0>
   1f06c:	ldr	r0, [r4, #212]	; 0xd4
   1f070:	ldr	r3, [r0, #24]
   1f074:	cmp	r3, #0
   1f078:	beq	1f08c <fputs@plt+0xdfe8>
   1f07c:	mov	r1, r8
   1f080:	bl	17f50 <fputs@plt+0x6eac>
   1f084:	subs	r5, r0, #0
   1f088:	bne	1f02c <fputs@plt+0xdf88>
   1f08c:	ldr	r0, [r4, #208]	; 0xd0
   1f090:	bl	18024 <fputs@plt+0x6f80>
   1f094:	ldrd	r0, [sp]
   1f098:	mov	r3, #0
   1f09c:	mov	r2, r8
   1f0a0:	str	r9, [r4, #208]	; 0xd0
   1f0a4:	adds	r0, r8, r0
   1f0a8:	adc	r1, r3, r1
   1f0ac:	subs	r0, r0, #1
   1f0b0:	sbc	r1, r1, #0
   1f0b4:	bl	6eed8 <fputs@plt+0x5de34>
   1f0b8:	str	r0, [r4, #28]
   1f0bc:	str	r8, [r4, #160]	; 0xa0
   1f0c0:	mov	r5, #0
   1f0c4:	b	1f034 <fputs@plt+0xdf90>
   1f0c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1f0cc:	sub	sp, sp, #28
   1f0d0:	mov	r6, r0
   1f0d4:	mov	r8, r2
   1f0d8:	mov	r9, r3
   1f0dc:	mov	r7, r1
   1f0e0:	bl	139f4 <fputs@plt+0x2950>
   1f0e4:	mov	r5, r1
   1f0e8:	ldr	r1, [r6, #156]	; 0x9c
   1f0ec:	mov	r4, r0
   1f0f0:	strd	r4, [r6, #80]	; 0x50
   1f0f4:	adds	r2, r4, r1
   1f0f8:	adc	r3, r5, #0
   1f0fc:	cmp	r8, r2
   1f100:	sbcs	r3, r9, r3
   1f104:	bge	1f114 <fputs@plt+0xe070>
   1f108:	mov	r0, #101	; 0x65
   1f10c:	add	sp, sp, #28
   1f110:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f114:	cmp	r7, #0
   1f118:	bne	1f254 <fputs@plt+0xe1b0>
   1f11c:	ldrd	r2, [r6, #88]	; 0x58
   1f120:	cmp	r5, r3
   1f124:	cmpeq	r4, r2
   1f128:	bne	1f254 <fputs@plt+0xe1b0>
   1f12c:	ldr	r3, [sp, #56]	; 0x38
   1f130:	adds	r2, r4, #8
   1f134:	ldr	r0, [r6, #68]	; 0x44
   1f138:	str	r3, [sp]
   1f13c:	adc	r3, r5, #0
   1f140:	bl	1708c <fputs@plt+0x5fe8>
   1f144:	cmp	r0, #0
   1f148:	bne	1f10c <fputs@plt+0xe068>
   1f14c:	add	r3, r6, #52	; 0x34
   1f150:	adds	r2, r4, #12
   1f154:	ldr	r0, [r6, #68]	; 0x44
   1f158:	str	r3, [sp]
   1f15c:	adc	r3, r5, #0
   1f160:	bl	1708c <fputs@plt+0x5fe8>
   1f164:	cmp	r0, #0
   1f168:	bne	1f10c <fputs@plt+0xe068>
   1f16c:	ldr	r3, [sp, #60]	; 0x3c
   1f170:	adds	r2, r4, #16
   1f174:	ldr	r0, [r6, #68]	; 0x44
   1f178:	str	r3, [sp]
   1f17c:	adc	r3, r5, #0
   1f180:	bl	1708c <fputs@plt+0x5fe8>
   1f184:	cmp	r0, #0
   1f188:	bne	1f10c <fputs@plt+0xe068>
   1f18c:	ldrd	r2, [r6, #80]	; 0x50
   1f190:	orrs	r3, r2, r3
   1f194:	bne	1f23c <fputs@plt+0xe198>
   1f198:	add	r3, sp, #12
   1f19c:	adds	r2, r4, #20
   1f1a0:	ldr	r0, [r6, #68]	; 0x44
   1f1a4:	str	r3, [sp]
   1f1a8:	adc	r3, r5, #0
   1f1ac:	bl	1708c <fputs@plt+0x5fe8>
   1f1b0:	cmp	r0, #0
   1f1b4:	bne	1f10c <fputs@plt+0xe068>
   1f1b8:	add	r7, sp, #8
   1f1bc:	adds	r2, r4, #24
   1f1c0:	ldr	r0, [r6, #68]	; 0x44
   1f1c4:	adc	r3, r5, #0
   1f1c8:	str	r7, [sp]
   1f1cc:	bl	1708c <fputs@plt+0x5fe8>
   1f1d0:	cmp	r0, #0
   1f1d4:	bne	1f10c <fputs@plt+0xe068>
   1f1d8:	ldr	r3, [sp, #8]
   1f1dc:	cmp	r3, #0
   1f1e0:	ldreq	r3, [r6, #160]	; 0xa0
   1f1e4:	streq	r3, [sp, #8]
   1f1e8:	ldr	r3, [sp, #8]
   1f1ec:	cmp	r3, #512	; 0x200
   1f1f0:	bcc	1f108 <fputs@plt+0xe064>
   1f1f4:	ldr	r0, [sp, #12]
   1f1f8:	movw	r2, #65504	; 0xffe0
   1f1fc:	sub	r1, r0, #32
   1f200:	cmp	r3, #65536	; 0x10000
   1f204:	cmpls	r1, r2
   1f208:	bhi	1f108 <fputs@plt+0xe064>
   1f20c:	sub	r1, r3, #1
   1f210:	sub	r2, r0, #1
   1f214:	and	r3, r3, r1
   1f218:	and	r2, r2, r0
   1f21c:	orrs	r3, r3, r2
   1f220:	bne	1f108 <fputs@plt+0xe064>
   1f224:	mvn	r2, #0
   1f228:	mov	r1, r7
   1f22c:	mov	r0, r6
   1f230:	bl	1ef80 <fputs@plt+0xdedc>
   1f234:	ldr	r3, [sp, #12]
   1f238:	str	r3, [r6, #156]	; 0x9c
   1f23c:	ldrd	r2, [r6, #80]	; 0x50
   1f240:	ldr	r1, [r6, #156]	; 0x9c
   1f244:	adds	r4, r2, r1
   1f248:	adc	r5, r3, #0
   1f24c:	strd	r4, [r6, #80]	; 0x50
   1f250:	b	1f10c <fputs@plt+0xe068>
   1f254:	mov	r2, #8
   1f258:	add	r1, sp, #16
   1f25c:	ldr	r0, [r6, #68]	; 0x44
   1f260:	strd	r4, [sp]
   1f264:	bl	12008 <fputs@plt+0xf64>
   1f268:	cmp	r0, #0
   1f26c:	bne	1f10c <fputs@plt+0xe068>
   1f270:	mov	r2, #8
   1f274:	ldr	r1, [pc, #16]	; 1f28c <fputs@plt+0xe1e8>
   1f278:	add	r0, sp, #16
   1f27c:	bl	10e10 <memcmp@plt>
   1f280:	cmp	r0, #0
   1f284:	beq	1f12c <fputs@plt+0xe088>
   1f288:	b	1f108 <fputs@plt+0xe064>
   1f28c:	andeq	r1, r7, lr, asr r8
   1f290:	push	{r4, r5, r6, lr}
   1f294:	mov	r6, r3
   1f298:	ldm	r0, {r3, r4}
   1f29c:	str	r3, [r4, #4]
   1f2a0:	ldrh	r3, [r4, #22]
   1f2a4:	tst	r3, #2
   1f2a8:	bne	1f318 <fputs@plt+0xe274>
   1f2ac:	cmp	r2, #0
   1f2b0:	mov	r5, r2
   1f2b4:	ldrlt	r3, [r4, #36]	; 0x24
   1f2b8:	ldrlt	r5, [r4, #32]
   1f2bc:	sublt	r5, r5, r3
   1f2c0:	sub	r3, r1, #512	; 0x200
   1f2c4:	cmp	r3, #65024	; 0xfe00
   1f2c8:	bhi	1f2e4 <fputs@plt+0xe240>
   1f2cc:	sub	r3, r1, #1
   1f2d0:	tst	r3, r1
   1f2d4:	bne	1f2e4 <fputs@plt+0xe240>
   1f2d8:	add	r0, r4, #80	; 0x50
   1f2dc:	str	r1, [r4, #32]
   1f2e0:	bl	18610 <fputs@plt+0x756c>
   1f2e4:	mov	r2, r5
   1f2e8:	add	r1, r4, #32
   1f2ec:	ldr	r0, [r4]
   1f2f0:	bl	1ef80 <fputs@plt+0xdedc>
   1f2f4:	ldr	r3, [r4, #32]
   1f2f8:	cmp	r6, #0
   1f2fc:	uxth	r5, r5
   1f300:	sub	r5, r3, r5
   1f304:	ldrhne	r3, [r4, #22]
   1f308:	str	r5, [r4, #36]	; 0x24
   1f30c:	orrne	r3, r3, #2
   1f310:	strhne	r3, [r4, #22]
   1f314:	pop	{r4, r5, r6, pc}
   1f318:	mov	r0, #8
   1f31c:	pop	{r4, r5, r6, pc}
   1f320:	push	{r4, lr}
   1f324:	mov	r4, r0
   1f328:	ldrb	r3, [r0, #13]
   1f32c:	cmp	r3, #0
   1f330:	beq	1f340 <fputs@plt+0xe29c>
   1f334:	mov	r3, #512	; 0x200
   1f338:	str	r3, [r4, #156]	; 0x9c
   1f33c:	pop	{r4, pc}
   1f340:	ldr	r0, [r0, #64]	; 0x40
   1f344:	bl	1205c <fputs@plt+0xfb8>
   1f348:	tst	r0, #4096	; 0x1000
   1f34c:	bne	1f334 <fputs@plt+0xe290>
   1f350:	ldr	r0, [r4, #64]	; 0x40
   1f354:	ldr	r3, [r0]
   1f358:	ldr	r3, [r3, #44]	; 0x2c
   1f35c:	cmp	r3, #0
   1f360:	moveq	r0, #4096	; 0x1000
   1f364:	beq	1f380 <fputs@plt+0xe2dc>
   1f368:	blx	r3
   1f36c:	cmp	r0, #31
   1f370:	movle	r0, #512	; 0x200
   1f374:	ble	1f380 <fputs@plt+0xe2dc>
   1f378:	cmp	r0, #65536	; 0x10000
   1f37c:	movge	r0, #65536	; 0x10000
   1f380:	str	r0, [r4, #156]	; 0x9c
   1f384:	pop	{r4, pc}
   1f388:	push	{r4, r5, r6, lr}
   1f38c:	mov	r4, r0
   1f390:	mov	r2, #0
   1f394:	mov	r5, r1
   1f398:	ldr	r3, [pc, #36]	; 1f3c4 <fputs@plt+0xe320>
   1f39c:	ldr	r0, [r0]
   1f3a0:	ldr	r3, [r3, #136]	; 0x88
   1f3a4:	ldr	r0, [r0, #44]	; 0x2c
   1f3a8:	blx	r3
   1f3ac:	subs	r2, r0, #0
   1f3b0:	popeq	{r4, r5, r6, pc}
   1f3b4:	mov	r1, r5
   1f3b8:	ldr	r0, [r4]
   1f3bc:	pop	{r4, r5, r6, lr}
   1f3c0:	b	15d10 <fputs@plt+0x4c6c>
   1f3c4:	andeq	sl, r8, r0, lsr #2
   1f3c8:	push	{r4, r5, r6, lr}
   1f3cc:	mov	r4, r0
   1f3d0:	mov	r5, r1
   1f3d4:	ldr	r0, [r0]
   1f3d8:	add	r0, r0, #212	; 0xd4
   1f3dc:	bl	1f388 <fputs@plt+0xe2e4>
   1f3e0:	cmp	r0, #0
   1f3e4:	popeq	{r4, r5, r6, pc}
   1f3e8:	mov	r2, r4
   1f3ec:	mov	r1, r5
   1f3f0:	pop	{r4, r5, r6, lr}
   1f3f4:	b	14260 <fputs@plt+0x31bc>
   1f3f8:	push	{r4, r5, r6, r7, r8, lr}
   1f3fc:	mov	r5, r0
   1f400:	mov	r4, r1
   1f404:	mov	r6, r2
   1f408:	cmp	r4, #0
   1f40c:	popeq	{r4, r5, r6, r7, r8, pc}
   1f410:	mov	r0, r5
   1f414:	ldr	r1, [r4]
   1f418:	ldr	r7, [r4, #48]	; 0x30
   1f41c:	bl	1f534 <fputs@plt+0xe490>
   1f420:	mov	r0, r5
   1f424:	ldr	r1, [r4, #28]
   1f428:	bl	1fdc0 <fputs@plt+0xed1c>
   1f42c:	mov	r0, r5
   1f430:	ldr	r1, [r4, #32]
   1f434:	bl	1f4b0 <fputs@plt+0xe40c>
   1f438:	mov	r0, r5
   1f43c:	ldr	r1, [r4, #36]	; 0x24
   1f440:	bl	1f534 <fputs@plt+0xe490>
   1f444:	mov	r0, r5
   1f448:	ldr	r1, [r4, #40]	; 0x28
   1f44c:	bl	1f4b0 <fputs@plt+0xe40c>
   1f450:	mov	r0, r5
   1f454:	ldr	r1, [r4, #44]	; 0x2c
   1f458:	bl	1f534 <fputs@plt+0xe490>
   1f45c:	mov	r0, r5
   1f460:	ldr	r1, [r4, #56]	; 0x38
   1f464:	bl	1f4b0 <fputs@plt+0xe40c>
   1f468:	mov	r0, r5
   1f46c:	ldr	r1, [r4, #60]	; 0x3c
   1f470:	bl	1f4b0 <fputs@plt+0xe40c>
   1f474:	ldr	r1, [r4, #64]	; 0x40
   1f478:	cmp	r1, #0
   1f47c:	beq	1f488 <fputs@plt+0xe3e4>
   1f480:	mov	r0, r5
   1f484:	bl	1fb98 <fputs@plt+0xeaf4>
   1f488:	cmp	r6, #0
   1f48c:	beq	1f49c <fputs@plt+0xe3f8>
   1f490:	mov	r1, r4
   1f494:	mov	r0, r5
   1f498:	bl	1b744 <fputs@plt+0xa6a0>
   1f49c:	mov	r6, #1
   1f4a0:	mov	r4, r7
   1f4a4:	b	1f408 <fputs@plt+0xe364>
   1f4a8:	mov	r2, #1
   1f4ac:	b	1f3f8 <fputs@plt+0xe354>
   1f4b0:	push	{r4, r5, r6, lr}
   1f4b4:	subs	r4, r1, #0
   1f4b8:	popeq	{r4, r5, r6, pc}
   1f4bc:	mov	r5, r0
   1f4c0:	ldr	r3, [r4, #4]
   1f4c4:	tst	r3, #16384	; 0x4000
   1f4c8:	bne	1f510 <fputs@plt+0xe46c>
   1f4cc:	ldr	r1, [r4, #12]
   1f4d0:	bl	1f4b0 <fputs@plt+0xe40c>
   1f4d4:	mov	r0, r5
   1f4d8:	ldr	r1, [r4, #16]
   1f4dc:	bl	1f4b0 <fputs@plt+0xe40c>
   1f4e0:	ldr	r3, [r4, #4]
   1f4e4:	tst	r3, #65536	; 0x10000
   1f4e8:	beq	1f4f8 <fputs@plt+0xe454>
   1f4ec:	mov	r0, r5
   1f4f0:	ldr	r1, [r4, #8]
   1f4f4:	bl	1b744 <fputs@plt+0xa6a0>
   1f4f8:	ldr	r3, [r4, #4]
   1f4fc:	mov	r0, r5
   1f500:	ldr	r1, [r4, #20]
   1f504:	tst	r3, #2048	; 0x800
   1f508:	beq	1f52c <fputs@plt+0xe488>
   1f50c:	bl	1f4a8 <fputs@plt+0xe404>
   1f510:	ldr	r3, [r4, #4]
   1f514:	tst	r3, #32768	; 0x8000
   1f518:	popne	{r4, r5, r6, pc}
   1f51c:	mov	r1, r4
   1f520:	mov	r0, r5
   1f524:	pop	{r4, r5, r6, lr}
   1f528:	b	1b744 <fputs@plt+0xa6a0>
   1f52c:	bl	1f534 <fputs@plt+0xe490>
   1f530:	b	1f510 <fputs@plt+0xe46c>
   1f534:	push	{r4, r5, r6, r7, r8, lr}
   1f538:	subs	r5, r1, #0
   1f53c:	movne	r4, r0
   1f540:	movne	r7, #0
   1f544:	ldrne	r6, [r5, #4]
   1f548:	popeq	{r4, r5, r6, r7, r8, pc}
   1f54c:	add	r6, r6, #20
   1f550:	ldr	r3, [r5]
   1f554:	cmp	r3, r7
   1f558:	bgt	1f578 <fputs@plt+0xe4d4>
   1f55c:	mov	r0, r4
   1f560:	ldr	r1, [r5, #4]
   1f564:	bl	1b744 <fputs@plt+0xa6a0>
   1f568:	mov	r1, r5
   1f56c:	mov	r0, r4
   1f570:	pop	{r4, r5, r6, r7, r8, lr}
   1f574:	b	1b744 <fputs@plt+0xa6a0>
   1f578:	mov	r0, r4
   1f57c:	ldr	r1, [r6, #-20]	; 0xffffffec
   1f580:	add	r7, r7, #1
   1f584:	bl	1f4b0 <fputs@plt+0xe40c>
   1f588:	mov	r0, r4
   1f58c:	ldr	r1, [r6, #-16]
   1f590:	bl	1b744 <fputs@plt+0xa6a0>
   1f594:	mov	r0, r4
   1f598:	ldr	r1, [r6, #-12]
   1f59c:	bl	1b744 <fputs@plt+0xa6a0>
   1f5a0:	b	1f54c <fputs@plt+0xe4a8>
   1f5a4:	push	{r4, r5, r6, lr}
   1f5a8:	subs	r4, r0, #0
   1f5ac:	popeq	{r4, r5, r6, pc}
   1f5b0:	ldr	r5, [r4]
   1f5b4:	ldr	r1, [r4, #120]	; 0x78
   1f5b8:	mov	r0, r5
   1f5bc:	bl	1b744 <fputs@plt+0xa6a0>
   1f5c0:	mov	r0, r5
   1f5c4:	ldr	r1, [r4, #324]	; 0x144
   1f5c8:	bl	1f534 <fputs@plt+0xe490>
   1f5cc:	cmp	r5, #0
   1f5d0:	ldrne	r3, [r5, #256]	; 0x100
   1f5d4:	ldrbne	r2, [r4, #24]
   1f5d8:	subne	r3, r3, r2
   1f5dc:	strne	r3, [r5, #256]	; 0x100
   1f5e0:	mov	r3, #0
   1f5e4:	strb	r3, [r4, #24]
   1f5e8:	pop	{r4, r5, r6, pc}
   1f5ec:	push	{r4, r5, r6, lr}
   1f5f0:	mov	r4, r1
   1f5f4:	mov	r5, r0
   1f5f8:	ldr	r1, [r1, #36]	; 0x24
   1f5fc:	bl	1f4b0 <fputs@plt+0xe40c>
   1f600:	mov	r0, r5
   1f604:	ldr	r1, [r4, #40]	; 0x28
   1f608:	bl	1f534 <fputs@plt+0xe490>
   1f60c:	mov	r0, r5
   1f610:	ldr	r1, [r4, #16]
   1f614:	bl	1b744 <fputs@plt+0xa6a0>
   1f618:	ldrb	r3, [r4, #55]	; 0x37
   1f61c:	tst	r3, #16
   1f620:	beq	1f630 <fputs@plt+0xe58c>
   1f624:	mov	r0, r5
   1f628:	ldr	r1, [r4, #32]
   1f62c:	bl	1b744 <fputs@plt+0xa6a0>
   1f630:	mov	r1, r4
   1f634:	mov	r0, r5
   1f638:	pop	{r4, r5, r6, lr}
   1f63c:	b	1b744 <fputs@plt+0xa6a0>
   1f640:	push	{r4, r5, r6, r7, r8, lr}
   1f644:	ldr	r4, [r1, #4]
   1f648:	cmp	r4, #0
   1f64c:	movne	r6, r1
   1f650:	movne	r5, r0
   1f654:	movne	r7, #0
   1f658:	popeq	{r4, r5, r6, r7, r8, pc}
   1f65c:	add	r4, r4, #16
   1f660:	ldrsh	r3, [r6, #34]	; 0x22
   1f664:	cmp	r3, r7
   1f668:	bgt	1f67c <fputs@plt+0xe5d8>
   1f66c:	mov	r0, r5
   1f670:	ldr	r1, [r6, #4]
   1f674:	pop	{r4, r5, r6, r7, r8, lr}
   1f678:	b	1b744 <fputs@plt+0xa6a0>
   1f67c:	mov	r0, r5
   1f680:	ldr	r1, [r4, #-16]
   1f684:	add	r7, r7, #1
   1f688:	bl	1b744 <fputs@plt+0xa6a0>
   1f68c:	mov	r0, r5
   1f690:	ldr	r1, [r4, #-12]
   1f694:	bl	1f4b0 <fputs@plt+0xe40c>
   1f698:	mov	r0, r5
   1f69c:	ldr	r1, [r4, #-8]
   1f6a0:	bl	1b744 <fputs@plt+0xa6a0>
   1f6a4:	b	1f65c <fputs@plt+0xe5b8>
   1f6a8:	push	{r4, r5, r6, lr}
   1f6ac:	ldr	r6, [r1]
   1f6b0:	cmp	r6, #0
   1f6b4:	popeq	{r4, r5, r6, pc}
   1f6b8:	mov	r5, r0
   1f6bc:	mov	r4, r1
   1f6c0:	mov	r1, r6
   1f6c4:	bl	1f640 <fputs@plt+0xe59c>
   1f6c8:	mov	r1, r6
   1f6cc:	mov	r0, r5
   1f6d0:	bl	1bac8 <fputs@plt+0xaa24>
   1f6d4:	mov	r1, r6
   1f6d8:	mov	r0, r5
   1f6dc:	bl	1b744 <fputs@plt+0xa6a0>
   1f6e0:	mov	r3, #0
   1f6e4:	str	r3, [r4]
   1f6e8:	pop	{r4, r5, r6, pc}
   1f6ec:	subs	ip, r1, #0
   1f6f0:	bne	1f718 <fputs@plt+0xe674>
   1f6f4:	push	{r4, r5, r6, lr}
   1f6f8:	mov	r1, r2
   1f6fc:	mov	r5, r0
   1f700:	mov	r4, r3
   1f704:	bl	1f4b0 <fputs@plt+0xe40c>
   1f708:	mov	r1, r4
   1f70c:	mov	r0, r5
   1f710:	pop	{r4, r5, r6, lr}
   1f714:	b	1f4b0 <fputs@plt+0xe40c>
   1f718:	cmp	r3, #0
   1f71c:	beq	1f73c <fputs@plt+0xe698>
   1f720:	ldr	r1, [pc, #64]	; 1f768 <fputs@plt+0xe6c4>
   1f724:	str	r3, [ip, #16]
   1f728:	ldr	r3, [r3, #4]
   1f72c:	and	r1, r3, r1
   1f730:	ldr	r3, [ip, #4]
   1f734:	orr	r3, r3, r1
   1f738:	str	r3, [ip, #4]
   1f73c:	cmp	r2, #0
   1f740:	beq	1f760 <fputs@plt+0xe6bc>
   1f744:	ldr	r3, [r2, #4]
   1f748:	str	r2, [ip, #12]
   1f74c:	ldr	r2, [pc, #20]	; 1f768 <fputs@plt+0xe6c4>
   1f750:	and	r2, r3, r2
   1f754:	ldr	r3, [ip, #4]
   1f758:	orr	r3, r3, r2
   1f75c:	str	r3, [ip, #4]
   1f760:	mov	r0, ip
   1f764:	b	1b5d4 <fputs@plt+0xa530>
   1f768:	eoreq	r0, r0, r0, lsl #2
   1f76c:	ldr	r3, [r0]
   1f770:	push	{r4, r5, r6, r7, r8, lr}
   1f774:	mov	r4, r0
   1f778:	ldr	r6, [r0, #12]
   1f77c:	ldr	r3, [r3]
   1f780:	ldr	r5, [r0, #20]
   1f784:	sub	r6, r6, #1
   1f788:	ldr	r7, [r3]
   1f78c:	cmp	r6, #0
   1f790:	bge	1f7b0 <fputs@plt+0xe70c>
   1f794:	ldr	r1, [r4, #20]
   1f798:	add	r4, r4, #24
   1f79c:	cmp	r1, r4
   1f7a0:	popeq	{r4, r5, r6, r7, r8, pc}
   1f7a4:	mov	r0, r7
   1f7a8:	pop	{r4, r5, r6, r7, r8, lr}
   1f7ac:	b	1b744 <fputs@plt+0xa6a0>
   1f7b0:	ldrh	r3, [r5, #20]
   1f7b4:	tst	r3, #1
   1f7b8:	beq	1f7c8 <fputs@plt+0xe724>
   1f7bc:	mov	r0, r7
   1f7c0:	ldr	r1, [r5]
   1f7c4:	bl	1f4b0 <fputs@plt+0xe40c>
   1f7c8:	ldrh	r3, [r5, #20]
   1f7cc:	tst	r3, #16
   1f7d0:	beq	1f7f0 <fputs@plt+0xe74c>
   1f7d4:	ldr	r8, [r5, #12]
   1f7d8:	mov	r0, r8
   1f7dc:	bl	1f76c <fputs@plt+0xe6c8>
   1f7e0:	mov	r1, r8
   1f7e4:	mov	r0, r7
   1f7e8:	bl	1b744 <fputs@plt+0xa6a0>
   1f7ec:	b	1f7f8 <fputs@plt+0xe754>
   1f7f0:	tst	r3, #32
   1f7f4:	bne	1f7d4 <fputs@plt+0xe730>
   1f7f8:	sub	r6, r6, #1
   1f7fc:	add	r5, r5, #48	; 0x30
   1f800:	b	1f78c <fputs@plt+0xe6e8>
   1f804:	push	{r4, r5, r6, r7, r8, lr}
   1f808:	subs	r4, r1, #0
   1f80c:	movne	r5, r0
   1f810:	movne	r6, r4
   1f814:	movne	r7, #0
   1f818:	popeq	{r4, r5, r6, r7, r8, pc}
   1f81c:	ldrb	r3, [r4, #43]	; 0x2b
   1f820:	cmp	r3, r7
   1f824:	bgt	1f84c <fputs@plt+0xe7a8>
   1f828:	add	r0, r4, #328	; 0x148
   1f82c:	bl	1f76c <fputs@plt+0xe6c8>
   1f830:	ldr	r6, [r4, #16]
   1f834:	cmp	r6, #0
   1f838:	bne	1f87c <fputs@plt+0xe7d8>
   1f83c:	mov	r1, r4
   1f840:	mov	r0, r5
   1f844:	pop	{r4, r5, r6, r7, r8, lr}
   1f848:	b	1b744 <fputs@plt+0xa6a0>
   1f84c:	ldr	r3, [r6, #800]	; 0x320
   1f850:	cmp	r3, #0
   1f854:	beq	1f870 <fputs@plt+0xe7cc>
   1f858:	ldr	r3, [r3, #36]	; 0x24
   1f85c:	tst	r3, #2048	; 0x800
   1f860:	beq	1f870 <fputs@plt+0xe7cc>
   1f864:	mov	r0, r5
   1f868:	ldr	r1, [r6, #796]	; 0x31c
   1f86c:	bl	1b744 <fputs@plt+0xa6a0>
   1f870:	add	r7, r7, #1
   1f874:	add	r6, r6, #80	; 0x50
   1f878:	b	1f81c <fputs@plt+0xe778>
   1f87c:	ldr	r3, [r6, #52]	; 0x34
   1f880:	mov	r1, r6
   1f884:	mov	r0, r5
   1f888:	str	r3, [r4, #16]
   1f88c:	bl	1bc34 <fputs@plt+0xab90>
   1f890:	mov	r1, r6
   1f894:	mov	r0, r5
   1f898:	bl	1b744 <fputs@plt+0xa6a0>
   1f89c:	b	1f830 <fputs@plt+0xe78c>
   1f8a0:	push	{r4, r5, r6, r7, r8, lr}
   1f8a4:	subs	r6, r1, #0
   1f8a8:	mov	r4, r2
   1f8ac:	beq	1f938 <fputs@plt+0xe894>
   1f8b0:	cmp	r2, #0
   1f8b4:	beq	1f940 <fputs@plt+0xe89c>
   1f8b8:	mov	r5, r0
   1f8bc:	mov	r0, r6
   1f8c0:	bl	1904c <fputs@plt+0x7fa8>
   1f8c4:	cmp	r0, #0
   1f8c8:	beq	1f8fc <fputs@plt+0xe858>
   1f8cc:	mov	r1, r6
   1f8d0:	mov	r0, r5
   1f8d4:	bl	1f4b0 <fputs@plt+0xe40c>
   1f8d8:	mov	r1, r4
   1f8dc:	mov	r0, r5
   1f8e0:	bl	1f4b0 <fputs@plt+0xe40c>
   1f8e4:	mov	r0, r5
   1f8e8:	mov	r3, #0
   1f8ec:	ldr	r2, [pc, #84]	; 1f948 <fputs@plt+0xe8a4>
   1f8f0:	mov	r1, #132	; 0x84
   1f8f4:	pop	{r4, r5, r6, r7, r8, lr}
   1f8f8:	b	1ca80 <fputs@plt+0xb9dc>
   1f8fc:	mov	r0, r4
   1f900:	bl	1904c <fputs@plt+0x7fa8>
   1f904:	subs	r3, r0, #0
   1f908:	bne	1f8cc <fputs@plt+0xe828>
   1f90c:	mov	r2, r3
   1f910:	mov	r1, #72	; 0x48
   1f914:	mov	r0, r5
   1f918:	bl	1ca80 <fputs@plt+0xb9dc>
   1f91c:	mov	r7, r0
   1f920:	mov	r3, r4
   1f924:	mov	r1, r0
   1f928:	mov	r2, r6
   1f92c:	mov	r0, r5
   1f930:	mov	r4, r7
   1f934:	bl	1f6ec <fputs@plt+0xe648>
   1f938:	mov	r0, r4
   1f93c:	pop	{r4, r5, r6, r7, r8, pc}
   1f940:	mov	r4, r6
   1f944:	b	1f938 <fputs@plt+0xe894>
   1f948:	andeq	r2, r7, r0, lsr #32
   1f94c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f950:	mov	r8, r2
   1f954:	mov	r4, r0
   1f958:	mov	r5, r1
   1f95c:	ldrd	r2, [r0, #12]
   1f960:	cmp	r2, r3
   1f964:	blt	1fa1c <fputs@plt+0xe978>
   1f968:	ldr	r2, [r0]
   1f96c:	ldr	r7, [r0, #20]
   1f970:	ldr	r2, [r2]
   1f974:	ldr	r6, [r2]
   1f978:	mov	r2, #96	; 0x60
   1f97c:	mul	r2, r2, r3
   1f980:	mov	r3, #0
   1f984:	mov	r0, r6
   1f988:	bl	1c810 <fputs@plt+0xb76c>
   1f98c:	cmp	r0, #0
   1f990:	str	r0, [r4, #20]
   1f994:	bne	1f9bc <fputs@plt+0xe918>
   1f998:	tst	r8, #1
   1f99c:	beq	1f9ac <fputs@plt+0xe908>
   1f9a0:	mov	r1, r5
   1f9a4:	mov	r0, r6
   1f9a8:	bl	1f4b0 <fputs@plt+0xe40c>
   1f9ac:	mov	r6, #0
   1f9b0:	str	r7, [r4, #20]
   1f9b4:	mov	r0, r6
   1f9b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f9bc:	ldr	r3, [r4, #12]
   1f9c0:	mov	r2, #48	; 0x30
   1f9c4:	mov	r1, r7
   1f9c8:	mul	r2, r2, r3
   1f9cc:	bl	10f18 <memcpy@plt>
   1f9d0:	add	r3, r4, #24
   1f9d4:	cmp	r7, r3
   1f9d8:	beq	1f9e8 <fputs@plt+0xe944>
   1f9dc:	mov	r1, r7
   1f9e0:	mov	r0, r6
   1f9e4:	bl	1b744 <fputs@plt+0xa6a0>
   1f9e8:	mov	r0, r6
   1f9ec:	ldr	r1, [r4, #20]
   1f9f0:	bl	1b6e4 <fputs@plt+0xa640>
   1f9f4:	mov	r3, #48	; 0x30
   1f9f8:	ldr	ip, [r4, #20]
   1f9fc:	mov	r1, #0
   1fa00:	udiv	r2, r0, r3
   1fa04:	ldr	r0, [r4, #12]
   1fa08:	str	r2, [r4, #16]
   1fa0c:	sub	r2, r2, r0
   1fa10:	mla	r0, r3, r0, ip
   1fa14:	mul	r2, r3, r2
   1fa18:	bl	10e88 <memset@plt>
   1fa1c:	ldr	r6, [r4, #12]
   1fa20:	mov	r7, #48	; 0x30
   1fa24:	cmp	r5, #0
   1fa28:	ldr	r9, [r4, #20]
   1fa2c:	mul	r7, r7, r6
   1fa30:	add	r3, r6, #1
   1fa34:	str	r3, [r4, #12]
   1fa38:	add	sl, r9, r7
   1fa3c:	beq	1fa88 <fputs@plt+0xe9e4>
   1fa40:	ldr	r3, [r5, #4]
   1fa44:	tst	r3, #262144	; 0x40000
   1fa48:	beq	1fa88 <fputs@plt+0xe9e4>
   1fa4c:	ldr	r0, [r5, #28]
   1fa50:	asr	r1, r0, #31
   1fa54:	bl	13068 <fputs@plt+0x1fc4>
   1fa58:	sub	r0, r0, #268	; 0x10c
   1fa5c:	sub	r0, r0, #2
   1fa60:	sxth	r0, r0
   1fa64:	strh	r0, [sl, #16]
   1fa68:	mov	r0, r5
   1fa6c:	bl	14844 <fputs@plt+0x37a0>
   1fa70:	mvn	r3, #0
   1fa74:	str	r0, [r9, r7]
   1fa78:	str	r3, [sl, #4]
   1fa7c:	strh	r8, [sl, #20]
   1fa80:	str	r4, [sl, #24]
   1fa84:	b	1f9b4 <fputs@plt+0xe910>
   1fa88:	mov	r0, #1
   1fa8c:	b	1fa64 <fputs@plt+0xe9c0>
   1fa90:	push	{r4, r5, r6, lr}
   1fa94:	mov	r5, r0
   1fa98:	mov	r6, r2
   1fa9c:	mov	r0, r1
   1faa0:	bl	14844 <fputs@plt+0x37a0>
   1faa4:	subs	r4, r0, #0
   1faa8:	strb	r6, [r5, #8]
   1faac:	popeq	{r4, r5, r6, pc}
   1fab0:	ldrb	r3, [r4]
   1fab4:	cmp	r3, r6
   1fab8:	beq	1facc <fputs@plt+0xea28>
   1fabc:	mov	r0, r5
   1fac0:	mov	r2, #0
   1fac4:	pop	{r4, r5, r6, lr}
   1fac8:	b	1f94c <fputs@plt+0xe8a8>
   1facc:	mov	r2, r6
   1fad0:	mov	r0, r5
   1fad4:	ldr	r1, [r4, #12]
   1fad8:	bl	1fa90 <fputs@plt+0xe9ec>
   1fadc:	ldr	r1, [r4, #16]
   1fae0:	b	1fa9c <fputs@plt+0xe9f8>
   1fae4:	push	{r4, r5, r6, lr}
   1fae8:	mov	r5, r0
   1faec:	mov	r4, r1
   1faf0:	cmp	r4, #0
   1faf4:	popeq	{r4, r5, r6, pc}
   1faf8:	mov	r0, r5
   1fafc:	ldr	r1, [r4, #16]
   1fb00:	ldr	r6, [r4, #28]
   1fb04:	bl	1f4b0 <fputs@plt+0xe40c>
   1fb08:	mov	r0, r5
   1fb0c:	ldr	r1, [r4, #20]
   1fb10:	bl	1f534 <fputs@plt+0xe490>
   1fb14:	mov	r0, r5
   1fb18:	ldr	r1, [r4, #8]
   1fb1c:	bl	1f4a8 <fputs@plt+0xe404>
   1fb20:	mov	r0, r5
   1fb24:	ldr	r1, [r4, #24]
   1fb28:	bl	1b9a8 <fputs@plt+0xa904>
   1fb2c:	mov	r1, r4
   1fb30:	mov	r0, r5
   1fb34:	bl	1b744 <fputs@plt+0xa6a0>
   1fb38:	mov	r4, r6
   1fb3c:	b	1faf0 <fputs@plt+0xea4c>
   1fb40:	push	{r4, r5, r6, lr}
   1fb44:	subs	r4, r1, #0
   1fb48:	popeq	{r4, r5, r6, pc}
   1fb4c:	mov	r5, r0
   1fb50:	ldr	r1, [r4, #28]
   1fb54:	bl	1fae4 <fputs@plt+0xea40>
   1fb58:	mov	r0, r5
   1fb5c:	ldr	r1, [r4]
   1fb60:	bl	1b744 <fputs@plt+0xa6a0>
   1fb64:	mov	r0, r5
   1fb68:	ldr	r1, [r4, #4]
   1fb6c:	bl	1b744 <fputs@plt+0xa6a0>
   1fb70:	mov	r0, r5
   1fb74:	ldr	r1, [r4, #12]
   1fb78:	bl	1f4b0 <fputs@plt+0xe40c>
   1fb7c:	mov	r0, r5
   1fb80:	ldr	r1, [r4, #16]
   1fb84:	bl	1b9a8 <fputs@plt+0xa904>
   1fb88:	mov	r1, r4
   1fb8c:	mov	r0, r5
   1fb90:	pop	{r4, r5, r6, lr}
   1fb94:	b	1b744 <fputs@plt+0xa6a0>
   1fb98:	push	{r4, r5, r6, r7, r8, lr}
   1fb9c:	mov	r5, r0
   1fba0:	mov	r6, r1
   1fba4:	add	r4, r1, #8
   1fba8:	mov	r7, #0
   1fbac:	add	r4, r4, #16
   1fbb0:	ldr	r3, [r6]
   1fbb4:	cmp	r7, r3
   1fbb8:	blt	1fbcc <fputs@plt+0xeb28>
   1fbbc:	mov	r1, r6
   1fbc0:	mov	r0, r5
   1fbc4:	pop	{r4, r5, r6, r7, r8, lr}
   1fbc8:	b	1b744 <fputs@plt+0xa6a0>
   1fbcc:	mov	r0, r5
   1fbd0:	ldr	r1, [r4, #-12]
   1fbd4:	add	r7, r7, #1
   1fbd8:	bl	1f534 <fputs@plt+0xe490>
   1fbdc:	mov	r0, r5
   1fbe0:	ldr	r1, [r4, #-8]
   1fbe4:	bl	1f4a8 <fputs@plt+0xe404>
   1fbe8:	mov	r0, r5
   1fbec:	ldr	r1, [r4, #-16]
   1fbf0:	bl	1b744 <fputs@plt+0xa6a0>
   1fbf4:	b	1fbac <fputs@plt+0xeb08>
   1fbf8:	push	{r4, r5, r6, lr}
   1fbfc:	mov	r4, r0
   1fc00:	mov	r5, r1
   1fc04:	ldr	r6, [r1, #28]
   1fc08:	ldr	r1, [r6, #16]
   1fc0c:	bl	1f4b0 <fputs@plt+0xe40c>
   1fc10:	mov	r0, r4
   1fc14:	ldr	r1, [r6, #20]
   1fc18:	bl	1f534 <fputs@plt+0xe490>
   1fc1c:	mov	r0, r4
   1fc20:	ldr	r1, [r6, #8]
   1fc24:	bl	1f4a8 <fputs@plt+0xe404>
   1fc28:	mov	r0, r4
   1fc2c:	ldr	r1, [r5, #12]
   1fc30:	bl	1f4b0 <fputs@plt+0xe40c>
   1fc34:	mov	r1, r5
   1fc38:	mov	r0, r4
   1fc3c:	pop	{r4, r5, r6, lr}
   1fc40:	b	1b744 <fputs@plt+0xa6a0>
   1fc44:	push	{r4, r5, r6, r7, r8, lr}
   1fc48:	subs	r6, r1, #0
   1fc4c:	popeq	{r4, r5, r6, r7, r8, pc}
   1fc50:	cmp	r0, #0
   1fc54:	beq	1fcd8 <fputs@plt+0xec34>
   1fc58:	ldr	r3, [r0, #456]	; 0x1c8
   1fc5c:	cmp	r3, #0
   1fc60:	beq	1fcd8 <fputs@plt+0xec34>
   1fc64:	ldr	r5, [r6, #8]
   1fc68:	mov	r4, r0
   1fc6c:	cmp	r5, #0
   1fc70:	bne	1fcf4 <fputs@plt+0xec50>
   1fc74:	ldr	r5, [r6, #16]
   1fc78:	cmp	r5, #0
   1fc7c:	bne	1fd34 <fputs@plt+0xec90>
   1fc80:	mov	r1, r6
   1fc84:	mov	r0, r4
   1fc88:	bl	1f640 <fputs@plt+0xe59c>
   1fc8c:	mov	r0, r4
   1fc90:	ldr	r1, [r6]
   1fc94:	bl	1b744 <fputs@plt+0xa6a0>
   1fc98:	mov	r0, r4
   1fc9c:	ldr	r1, [r6, #20]
   1fca0:	bl	1b744 <fputs@plt+0xa6a0>
   1fca4:	mov	r0, r4
   1fca8:	ldr	r1, [r6, #12]
   1fcac:	bl	1f4a8 <fputs@plt+0xe404>
   1fcb0:	mov	r0, r4
   1fcb4:	ldr	r1, [r6, #24]
   1fcb8:	bl	1f534 <fputs@plt+0xe490>
   1fcbc:	mov	r1, r6
   1fcc0:	mov	r0, r4
   1fcc4:	bl	1bac8 <fputs@plt+0xaa24>
   1fcc8:	mov	r1, r6
   1fccc:	mov	r0, r4
   1fcd0:	pop	{r4, r5, r6, r7, r8, lr}
   1fcd4:	b	1b744 <fputs@plt+0xa6a0>
   1fcd8:	ldrh	r3, [r6, #36]	; 0x24
   1fcdc:	sub	r3, r3, #1
   1fce0:	uxth	r3, r3
   1fce4:	cmp	r3, #0
   1fce8:	strh	r3, [r6, #36]	; 0x24
   1fcec:	beq	1fc64 <fputs@plt+0xebc0>
   1fcf0:	pop	{r4, r5, r6, r7, r8, pc}
   1fcf4:	cmp	r4, #0
   1fcf8:	ldr	r7, [r5, #20]
   1fcfc:	beq	1fd0c <fputs@plt+0xec68>
   1fd00:	ldr	r3, [r4, #456]	; 0x1c8
   1fd04:	cmp	r3, #0
   1fd08:	bne	1fd20 <fputs@plt+0xec7c>
   1fd0c:	mov	r2, #0
   1fd10:	ldr	r1, [r5]
   1fd14:	ldr	r0, [r5, #24]
   1fd18:	add	r0, r0, #24
   1fd1c:	bl	1c610 <fputs@plt+0xb56c>
   1fd20:	mov	r1, r5
   1fd24:	mov	r0, r4
   1fd28:	bl	1f5ec <fputs@plt+0xe548>
   1fd2c:	mov	r5, r7
   1fd30:	b	1fc6c <fputs@plt+0xebc8>
   1fd34:	cmp	r4, #0
   1fd38:	beq	1fd48 <fputs@plt+0xeca4>
   1fd3c:	ldr	r3, [r4, #456]	; 0x1c8
   1fd40:	cmp	r3, #0
   1fd44:	bne	1fd80 <fputs@plt+0xecdc>
   1fd48:	ldrd	r2, [r5, #12]
   1fd4c:	cmp	r3, #0
   1fd50:	strne	r2, [r3, #12]
   1fd54:	bne	1fd70 <fputs@plt+0xeccc>
   1fd58:	ldr	r0, [r6, #64]	; 0x40
   1fd5c:	cmp	r2, #0
   1fd60:	ldrne	r1, [r2, #8]
   1fd64:	ldreq	r1, [r5, #8]
   1fd68:	add	r0, r0, #56	; 0x38
   1fd6c:	bl	1c610 <fputs@plt+0xb56c>
   1fd70:	ldr	r3, [r5, #12]
   1fd74:	cmp	r3, #0
   1fd78:	ldrne	r2, [r5, #16]
   1fd7c:	strne	r2, [r3, #16]
   1fd80:	ldr	r1, [r5, #28]
   1fd84:	cmp	r1, #0
   1fd88:	beq	1fd94 <fputs@plt+0xecf0>
   1fd8c:	mov	r0, r4
   1fd90:	bl	1fbf8 <fputs@plt+0xeb54>
   1fd94:	ldr	r1, [r5, #32]
   1fd98:	cmp	r1, #0
   1fd9c:	beq	1fda8 <fputs@plt+0xed04>
   1fda0:	mov	r0, r4
   1fda4:	bl	1fbf8 <fputs@plt+0xeb54>
   1fda8:	ldr	r7, [r5, #4]
   1fdac:	mov	r1, r5
   1fdb0:	mov	r0, r4
   1fdb4:	bl	1b744 <fputs@plt+0xa6a0>
   1fdb8:	mov	r5, r7
   1fdbc:	b	1fc78 <fputs@plt+0xebd4>
   1fdc0:	push	{r4, r5, r6, r7, r8, lr}
   1fdc4:	subs	r6, r1, #0
   1fdc8:	movne	r5, r0
   1fdcc:	addne	r4, r6, #8
   1fdd0:	movne	r7, #0
   1fdd4:	popeq	{r4, r5, r6, r7, r8, pc}
   1fdd8:	ldr	r3, [r6]
   1fddc:	cmp	r3, r7
   1fde0:	bgt	1fdf4 <fputs@plt+0xed50>
   1fde4:	mov	r1, r6
   1fde8:	mov	r0, r5
   1fdec:	pop	{r4, r5, r6, r7, r8, lr}
   1fdf0:	b	1b744 <fputs@plt+0xa6a0>
   1fdf4:	mov	r0, r5
   1fdf8:	ldr	r1, [r4, #4]
   1fdfc:	bl	1b744 <fputs@plt+0xa6a0>
   1fe00:	mov	r0, r5
   1fe04:	ldr	r1, [r4, #8]
   1fe08:	bl	1b744 <fputs@plt+0xa6a0>
   1fe0c:	mov	r0, r5
   1fe10:	ldr	r1, [r4, #12]
   1fe14:	bl	1b744 <fputs@plt+0xa6a0>
   1fe18:	ldrb	r3, [r4, #37]	; 0x25
   1fe1c:	tst	r3, #2
   1fe20:	beq	1fe30 <fputs@plt+0xed8c>
   1fe24:	mov	r0, r5
   1fe28:	ldr	r1, [r4, #64]	; 0x40
   1fe2c:	bl	1b744 <fputs@plt+0xa6a0>
   1fe30:	ldrb	r3, [r4, #37]	; 0x25
   1fe34:	tst	r3, #4
   1fe38:	beq	1fe48 <fputs@plt+0xeda4>
   1fe3c:	mov	r0, r5
   1fe40:	ldr	r1, [r4, #64]	; 0x40
   1fe44:	bl	1f534 <fputs@plt+0xe490>
   1fe48:	mov	r0, r5
   1fe4c:	ldr	r1, [r4, #16]
   1fe50:	add	r7, r7, #1
   1fe54:	bl	1fc44 <fputs@plt+0xeba0>
   1fe58:	mov	r0, r5
   1fe5c:	ldr	r1, [r4, #20]
   1fe60:	add	r4, r4, #72	; 0x48
   1fe64:	bl	1f4a8 <fputs@plt+0xe404>
   1fe68:	mov	r0, r5
   1fe6c:	ldr	r1, [r4, #-24]	; 0xffffffe8
   1fe70:	bl	1f4b0 <fputs@plt+0xe40c>
   1fe74:	mov	r0, r5
   1fe78:	ldr	r1, [r4, #-20]	; 0xffffffec
   1fe7c:	bl	1b9a8 <fputs@plt+0xa904>
   1fe80:	b	1fdd8 <fputs@plt+0xed34>
   1fe84:	add	r3, r0, #8
   1fe88:	push	{r4, r5, r6, r7, lr}
   1fe8c:	mov	r4, r0
   1fe90:	sub	sp, sp, #36	; 0x24
   1fe94:	mov	r6, sp
   1fe98:	add	r7, sp, #16
   1fe9c:	ldm	r3, {r0, r1, r2, r3}
   1fea0:	stm	r6, {r0, r1, r2, r3}
   1fea4:	add	r3, r4, #40	; 0x28
   1fea8:	ldm	r3, {r0, r1, r2, r3}
   1feac:	stm	r7, {r0, r1, r2, r3}
   1feb0:	mov	r3, #0
   1feb4:	add	r0, r4, #24
   1feb8:	str	r3, [r4, #40]	; 0x28
   1febc:	str	r3, [r4, #44]	; 0x2c
   1fec0:	str	r3, [r4, #48]	; 0x30
   1fec4:	str	r3, [r4, #52]	; 0x34
   1fec8:	bl	17864 <fputs@plt+0x67c0>
   1fecc:	ldr	r5, [sp, #24]
   1fed0:	cmp	r5, #0
   1fed4:	bne	1ff38 <fputs@plt+0xee94>
   1fed8:	mov	r0, r7
   1fedc:	bl	17864 <fputs@plt+0x67c0>
   1fee0:	str	r5, [r4, #8]
   1fee4:	str	r5, [r4, #12]
   1fee8:	str	r5, [r4, #16]
   1feec:	str	r5, [r4, #20]
   1fef0:	ldr	r5, [sp, #8]
   1fef4:	cmp	r5, #0
   1fef8:	bne	1ff4c <fputs@plt+0xeea8>
   1fefc:	mov	r0, r6
   1ff00:	bl	17864 <fputs@plt+0x67c0>
   1ff04:	add	r0, r4, #56	; 0x38
   1ff08:	bl	17864 <fputs@plt+0x67c0>
   1ff0c:	ldrh	r3, [r4, #78]	; 0x4e
   1ff10:	str	r5, [r4, #72]	; 0x48
   1ff14:	tst	r3, #1
   1ff18:	beq	1ff30 <fputs@plt+0xee8c>
   1ff1c:	ldr	r2, [r4, #4]
   1ff20:	bic	r3, r3, #1
   1ff24:	strh	r3, [r4, #78]	; 0x4e
   1ff28:	add	r2, r2, #1
   1ff2c:	str	r2, [r4, #4]
   1ff30:	add	sp, sp, #36	; 0x24
   1ff34:	pop	{r4, r5, r6, r7, pc}
   1ff38:	mov	r0, #0
   1ff3c:	ldr	r1, [r5, #8]
   1ff40:	bl	1fb40 <fputs@plt+0xea9c>
   1ff44:	ldr	r5, [r5]
   1ff48:	b	1fed0 <fputs@plt+0xee2c>
   1ff4c:	mov	r0, #0
   1ff50:	ldr	r1, [r5, #8]
   1ff54:	bl	1fc44 <fputs@plt+0xeba0>
   1ff58:	ldr	r5, [r5]
   1ff5c:	b	1fef4 <fputs@plt+0xee50>
   1ff60:	push	{r4, r5, r6, lr}
   1ff64:	mov	r5, #0
   1ff68:	mov	r4, r0
   1ff6c:	bl	13e3c <fputs@plt+0x2d98>
   1ff70:	ldr	r3, [r4, #20]
   1ff74:	cmp	r3, r5
   1ff78:	bgt	1ff9c <fputs@plt+0xeef8>
   1ff7c:	ldr	r3, [r4, #24]
   1ff80:	mov	r0, r4
   1ff84:	bic	r3, r3, #2
   1ff88:	str	r3, [r4, #24]
   1ff8c:	bl	1ba94 <fputs@plt+0xa9f0>
   1ff90:	mov	r0, r4
   1ff94:	pop	{r4, r5, r6, lr}
   1ff98:	b	1c244 <fputs@plt+0xb1a0>
   1ff9c:	ldr	r3, [r4, #16]
   1ffa0:	add	r3, r3, r5, lsl #4
   1ffa4:	ldr	r0, [r3, #12]
   1ffa8:	cmp	r0, #0
   1ffac:	beq	1ffb4 <fputs@plt+0xef10>
   1ffb0:	bl	1fe84 <fputs@plt+0xede0>
   1ffb4:	add	r5, r5, #1
   1ffb8:	b	1ff70 <fputs@plt+0xeecc>
   1ffbc:	ldr	r3, [r0, #16]
   1ffc0:	push	{r4, r5, r6, lr}
   1ffc4:	mov	r5, r1
   1ffc8:	mov	r4, r0
   1ffcc:	add	r3, r3, r1, lsl #4
   1ffd0:	ldr	r0, [r3, #12]
   1ffd4:	bl	1fe84 <fputs@plt+0xede0>
   1ffd8:	cmp	r5, #1
   1ffdc:	popeq	{r4, r5, r6, pc}
   1ffe0:	ldr	r3, [r4, #16]
   1ffe4:	pop	{r4, r5, r6, lr}
   1ffe8:	ldr	r0, [r3, #28]
   1ffec:	b	1fe84 <fputs@plt+0xede0>
   1fff0:	tst	r1, #1
   1fff4:	push	{r4, lr}
   1fff8:	moveq	r4, #48	; 0x30
   1fffc:	beq	20024 <fputs@plt+0xef80>
   20000:	ldr	r3, [r0, #12]
   20004:	cmp	r3, #0
   20008:	movwne	r4, #8220	; 0x201c
   2000c:	bne	20024 <fputs@plt+0xef80>
   20010:	ldr	r2, [r0, #20]
   20014:	movw	r3, #16396	; 0x400c
   20018:	movw	r4, #8220	; 0x201c
   2001c:	cmp	r2, #0
   20020:	moveq	r4, r3
   20024:	ldr	r3, [r0, #4]
   20028:	ubfx	r4, r4, #0, #12
   2002c:	tst	r3, #1024	; 0x400
   20030:	bne	2004c <fputs@plt+0xefa8>
   20034:	ldr	r0, [r0, #8]
   20038:	cmp	r0, #0
   2003c:	beq	2004c <fputs@plt+0xefa8>
   20040:	bl	15c88 <fputs@plt+0x4be4>
   20044:	add	r0, r0, #1
   20048:	add	r4, r4, r0
   2004c:	add	r0, r4, #7
   20050:	bic	r0, r0, #7
   20054:	pop	{r4, pc}
   20058:	push	{r4, r5, r6, r7, r8, lr}
   2005c:	mov	r4, r0
   20060:	mov	r7, r1
   20064:	mov	r6, #0
   20068:	and	r8, r1, #1
   2006c:	cmp	r4, #0
   20070:	beq	200a8 <fputs@plt+0xf004>
   20074:	mov	r1, r7
   20078:	mov	r0, r4
   2007c:	bl	1fff0 <fputs@plt+0xef4c>
   20080:	cmp	r8, #0
   20084:	mov	r5, r0
   20088:	beq	200ac <fputs@plt+0xf008>
   2008c:	mov	r1, r7
   20090:	ldr	r0, [r4, #12]
   20094:	bl	20058 <fputs@plt+0xefb4>
   20098:	add	r0, r0, r5
   2009c:	ldr	r4, [r4, #16]
   200a0:	add	r6, r6, r0
   200a4:	b	2006c <fputs@plt+0xefc8>
   200a8:	mov	r5, r4
   200ac:	add	r0, r5, r6
   200b0:	pop	{r4, r5, r6, r7, r8, pc}
   200b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   200b8:	subs	r4, r1, #0
   200bc:	sub	sp, sp, #20
   200c0:	beq	2026c <fputs@plt+0xf1c8>
   200c4:	cmp	r3, #0
   200c8:	mov	sl, r3
   200cc:	ldrne	r3, [r3]
   200d0:	mov	r8, r0
   200d4:	mov	r9, r2
   200d8:	movne	fp, #32768	; 0x8000
   200dc:	strne	r3, [sp, #12]
   200e0:	bne	20108 <fputs@plt+0xf064>
   200e4:	mov	r1, r2
   200e8:	mov	r0, r4
   200ec:	bl	20058 <fputs@plt+0xefb4>
   200f0:	mov	r2, r0
   200f4:	asr	r3, r0, #31
   200f8:	mov	fp, sl
   200fc:	mov	r0, r8
   20100:	bl	1c810 <fputs@plt+0xb76c>
   20104:	str	r0, [sp, #12]
   20108:	ldr	r5, [sp, #12]
   2010c:	cmp	r5, #0
   20110:	beq	20268 <fputs@plt+0xf1c4>
   20114:	cmp	r9, #0
   20118:	moveq	r7, #48	; 0x30
   2011c:	beq	20144 <fputs@plt+0xf0a0>
   20120:	ldr	r3, [r4, #12]
   20124:	cmp	r3, #0
   20128:	movwne	r7, #8220	; 0x201c
   2012c:	bne	20144 <fputs@plt+0xf0a0>
   20130:	ldr	r2, [r4, #20]
   20134:	movw	r3, #16396	; 0x400c
   20138:	movw	r7, #8220	; 0x201c
   2013c:	cmp	r2, #0
   20140:	moveq	r7, r3
   20144:	ubfx	r3, r7, #0, #12
   20148:	str	r3, [sp]
   2014c:	ldr	r3, [r4, #4]
   20150:	tst	r3, #1024	; 0x400
   20154:	movne	r6, #0
   20158:	bne	2017c <fputs@plt+0xf0d8>
   2015c:	ldr	r0, [r4, #8]
   20160:	cmp	r0, #0
   20164:	moveq	r6, r0
   20168:	beq	2017c <fputs@plt+0xf0d8>
   2016c:	str	r3, [sp, #4]
   20170:	bl	15c88 <fputs@plt+0x4be4>
   20174:	ldr	r3, [sp, #4]
   20178:	add	r6, r0, #1
   2017c:	cmp	r9, #0
   20180:	beq	20278 <fputs@plt+0xf1d4>
   20184:	ubfx	r2, r7, #0, #12
   20188:	mov	r1, r4
   2018c:	mov	r0, r5
   20190:	bl	10f18 <memcpy@plt>
   20194:	ldr	r3, [r5, #4]
   20198:	and	r7, r7, #24576	; 0x6000
   2019c:	cmp	r6, #0
   201a0:	bic	r3, r3, #122880	; 0x1e000
   201a4:	orr	fp, r3, fp
   201a8:	orr	r7, fp, r7
   201ac:	str	r7, [r5, #4]
   201b0:	beq	201d0 <fputs@plt+0xf12c>
   201b4:	ldr	r3, [sp]
   201b8:	mov	r2, r6
   201bc:	ldr	r0, [sp, #12]
   201c0:	add	r0, r0, r3
   201c4:	str	r0, [r5, #8]
   201c8:	ldr	r1, [r4, #8]
   201cc:	bl	10f18 <memcpy@plt>
   201d0:	ldr	r2, [r4, #4]
   201d4:	ldr	r3, [r5, #4]
   201d8:	orr	r3, r2, r3
   201dc:	tst	r3, #16384	; 0x4000
   201e0:	bne	20200 <fputs@plt+0xf15c>
   201e4:	tst	r2, #2048	; 0x800
   201e8:	mov	r0, r8
   201ec:	ldr	r1, [r4, #20]
   201f0:	mov	r2, r9
   201f4:	beq	202c8 <fputs@plt+0xf224>
   201f8:	bl	2043c <fputs@plt+0xf398>
   201fc:	str	r0, [r5, #20]
   20200:	ldr	r6, [r5, #4]
   20204:	tst	r6, #24576	; 0x6000
   20208:	beq	202d0 <fputs@plt+0xf22c>
   2020c:	mov	r1, r9
   20210:	mov	r0, r4
   20214:	bl	1fff0 <fputs@plt+0xef4c>
   20218:	ldr	r3, [sp, #12]
   2021c:	tst	r6, #8192	; 0x2000
   20220:	add	r0, r3, r0
   20224:	str	r0, [sp, #12]
   20228:	beq	2025c <fputs@plt+0xf1b8>
   2022c:	add	r3, sp, #12
   20230:	mov	r2, #1
   20234:	ldr	r1, [r4, #12]
   20238:	mov	r0, r8
   2023c:	bl	200b4 <fputs@plt+0xf010>
   20240:	add	r3, sp, #12
   20244:	mov	r2, #1
   20248:	ldr	r1, [r4, #16]
   2024c:	str	r0, [r5, #12]
   20250:	mov	r0, r8
   20254:	bl	200b4 <fputs@plt+0xf010>
   20258:	str	r0, [r5, #16]
   2025c:	cmp	sl, #0
   20260:	ldrne	r3, [sp, #12]
   20264:	strne	r3, [sl]
   20268:	mov	r4, r5
   2026c:	mov	r0, r4
   20270:	add	sp, sp, #20
   20274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20278:	tst	r3, #16384	; 0x4000
   2027c:	movne	r3, #12
   20280:	bne	20290 <fputs@plt+0xf1ec>
   20284:	tst	r3, #8192	; 0x2000
   20288:	moveq	r3, #48	; 0x30
   2028c:	movne	r3, #28
   20290:	mov	r2, r3
   20294:	mov	r1, r4
   20298:	str	r3, [sp, #4]
   2029c:	mov	r0, r5
   202a0:	bl	10f18 <memcpy@plt>
   202a4:	ldr	r3, [sp, #4]
   202a8:	cmp	r3, #48	; 0x30
   202ac:	beq	20194 <fputs@plt+0xf0f0>
   202b0:	ldr	r0, [sp, #12]
   202b4:	rsb	r2, r3, #48	; 0x30
   202b8:	mov	r1, #0
   202bc:	add	r0, r0, r3
   202c0:	bl	10e88 <memset@plt>
   202c4:	b	20194 <fputs@plt+0xf0f0>
   202c8:	bl	20310 <fputs@plt+0xf26c>
   202cc:	b	201fc <fputs@plt+0xf158>
   202d0:	ldr	r6, [r4, #4]
   202d4:	ands	r6, r6, #16384	; 0x4000
   202d8:	bne	20268 <fputs@plt+0xf1c4>
   202dc:	mov	r2, r6
   202e0:	mov	r0, r8
   202e4:	ldr	r1, [r4, #12]
   202e8:	bl	20308 <fputs@plt+0xf264>
   202ec:	mov	r2, r6
   202f0:	ldr	r1, [r4, #16]
   202f4:	str	r0, [r5, #12]
   202f8:	mov	r0, r8
   202fc:	bl	20308 <fputs@plt+0xf264>
   20300:	str	r0, [r5, #16]
   20304:	b	20268 <fputs@plt+0xf1c4>
   20308:	mov	r3, #0
   2030c:	b	200b4 <fputs@plt+0xf010>
   20310:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20314:	subs	r8, r1, #0
   20318:	bne	2032c <fputs@plt+0xf288>
   2031c:	mov	r7, #0
   20320:	mov	r0, r7
   20324:	add	sp, sp, #12
   20328:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2032c:	mov	r9, r2
   20330:	mov	r3, #0
   20334:	mov	r2, #8
   20338:	mov	r6, r0
   2033c:	bl	1c810 <fputs@plt+0xb76c>
   20340:	subs	r7, r0, #0
   20344:	beq	2031c <fputs@plt+0xf278>
   20348:	ldr	r2, [r8]
   2034c:	cmp	r9, #0
   20350:	movne	r3, r2
   20354:	str	r2, [r7]
   20358:	bne	20370 <fputs@plt+0xf2cc>
   2035c:	mov	r3, #1
   20360:	b	20368 <fputs@plt+0xf2c4>
   20364:	lsl	r3, r3, #1
   20368:	cmp	r3, r2
   2036c:	blt	20364 <fputs@plt+0xf2c0>
   20370:	mov	r2, #20
   20374:	mov	r0, r6
   20378:	mul	r2, r2, r3
   2037c:	mov	r3, #0
   20380:	bl	1c810 <fputs@plt+0xb76c>
   20384:	cmp	r0, #0
   20388:	mov	r4, r0
   2038c:	str	r0, [r7, #4]
   20390:	movne	fp, #0
   20394:	ldrne	r5, [r8, #4]
   20398:	bne	2041c <fputs@plt+0xf378>
   2039c:	mov	r1, r7
   203a0:	mov	r0, r6
   203a4:	bl	1b744 <fputs@plt+0xa6a0>
   203a8:	b	2031c <fputs@plt+0xf278>
   203ac:	mov	r2, r9
   203b0:	mov	r0, r6
   203b4:	ldr	r1, [r5, #-20]	; 0xffffffec
   203b8:	str	r3, [sp, #4]
   203bc:	add	fp, fp, #1
   203c0:	bl	20308 <fputs@plt+0xf264>
   203c4:	ldr	r1, [r5, #-16]
   203c8:	str	r0, [r4, #-20]	; 0xffffffec
   203cc:	mov	r0, r6
   203d0:	bl	1db50 <fputs@plt+0xcaac>
   203d4:	str	r0, [r4, #-16]
   203d8:	mov	r0, r6
   203dc:	ldr	r1, [r5, #-12]
   203e0:	bl	1db50 <fputs@plt+0xcaac>
   203e4:	str	r0, [r4, #-12]
   203e8:	ldrb	r2, [r5, #-8]
   203ec:	ldr	r3, [sp, #4]
   203f0:	strb	r2, [r4, #-8]
   203f4:	ldrb	r2, [sl, #13]
   203f8:	bfc	r2, #0, #1
   203fc:	strb	r2, [sl, #13]
   20400:	uxtb	r2, r2
   20404:	ldrb	r3, [r3, #13]
   20408:	ubfx	r3, r3, #1, #1
   2040c:	bfi	r2, r3, #1, #1
   20410:	strb	r2, [sl, #13]
   20414:	ldr	r3, [r5, #-4]
   20418:	str	r3, [r4, #-4]
   2041c:	ldr	r2, [r8]
   20420:	mov	r3, r5
   20424:	mov	sl, r4
   20428:	add	r5, r5, #20
   2042c:	add	r4, r4, #20
   20430:	cmp	r2, fp
   20434:	bgt	203ac <fputs@plt+0xf308>
   20438:	b	20320 <fputs@plt+0xf27c>
   2043c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20440:	subs	r6, r1, #0
   20444:	bne	20454 <fputs@plt+0xf3b0>
   20448:	mov	r4, #0
   2044c:	mov	r0, r4
   20450:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20454:	mov	r7, r2
   20458:	mov	r3, #0
   2045c:	mov	r2, #68	; 0x44
   20460:	mov	r5, r0
   20464:	bl	1c810 <fputs@plt+0xb76c>
   20468:	subs	r4, r0, #0
   2046c:	beq	20448 <fputs@plt+0xf3a4>
   20470:	mov	r2, r7
   20474:	mov	r0, r5
   20478:	ldr	r1, [r6]
   2047c:	bl	20310 <fputs@plt+0xf26c>
   20480:	mov	r2, r7
   20484:	ldr	r1, [r6, #28]
   20488:	mov	r8, #0
   2048c:	str	r0, [r4]
   20490:	mov	r0, r5
   20494:	bl	20600 <fputs@plt+0xf55c>
   20498:	mov	r2, r7
   2049c:	ldr	r1, [r6, #32]
   204a0:	str	r0, [r4, #28]
   204a4:	mov	r0, r5
   204a8:	bl	20308 <fputs@plt+0xf264>
   204ac:	mov	r2, r7
   204b0:	ldr	r1, [r6, #36]	; 0x24
   204b4:	str	r0, [r4, #32]
   204b8:	mov	r0, r5
   204bc:	bl	20310 <fputs@plt+0xf26c>
   204c0:	mov	r2, r7
   204c4:	ldr	r1, [r6, #40]	; 0x28
   204c8:	str	r0, [r4, #36]	; 0x24
   204cc:	mov	r0, r5
   204d0:	bl	20308 <fputs@plt+0xf264>
   204d4:	mov	r2, r7
   204d8:	ldr	r1, [r6, #44]	; 0x2c
   204dc:	str	r0, [r4, #40]	; 0x28
   204e0:	mov	r0, r5
   204e4:	bl	20310 <fputs@plt+0xf26c>
   204e8:	str	r0, [r4, #44]	; 0x2c
   204ec:	mov	r2, r7
   204f0:	mov	r0, r5
   204f4:	ldrb	r3, [r6, #4]
   204f8:	strb	r3, [r4, #4]
   204fc:	ldr	r1, [r6, #48]	; 0x30
   20500:	bl	2043c <fputs@plt+0xf398>
   20504:	cmp	r0, #0
   20508:	mov	r2, r7
   2050c:	str	r0, [r4, #48]	; 0x30
   20510:	ldr	r1, [r6, #56]	; 0x38
   20514:	strne	r4, [r0, #52]	; 0x34
   20518:	mov	r0, r5
   2051c:	str	r8, [r4, #52]	; 0x34
   20520:	bl	20308 <fputs@plt+0xf264>
   20524:	mov	r2, r7
   20528:	ldr	r1, [r6, #60]	; 0x3c
   2052c:	str	r0, [r4, #56]	; 0x38
   20530:	mov	r0, r5
   20534:	bl	20308 <fputs@plt+0xf264>
   20538:	ldr	r3, [r6, #8]
   2053c:	ldr	r9, [r6, #64]	; 0x40
   20540:	str	r8, [r4, #12]
   20544:	str	r8, [r4, #16]
   20548:	bic	r3, r3, #16
   2054c:	str	r3, [r4, #8]
   20550:	mvn	r3, #0
   20554:	cmp	r9, r8
   20558:	str	r0, [r4, #60]	; 0x3c
   2055c:	str	r3, [r4, #20]
   20560:	str	r3, [r4, #24]
   20564:	ldrsh	r3, [r6, #6]
   20568:	strh	r3, [r4, #6]
   2056c:	bne	2057c <fputs@plt+0xf4d8>
   20570:	mov	sl, #0
   20574:	str	sl, [r4, #64]	; 0x40
   20578:	b	2044c <fputs@plt+0xf3a8>
   2057c:	ldr	r2, [r9]
   20580:	mov	r0, r5
   20584:	lsl	r2, r2, #4
   20588:	add	r2, r2, #8
   2058c:	asr	r3, r2, #31
   20590:	bl	1d308 <fputs@plt+0xc264>
   20594:	subs	sl, r0, #0
   20598:	beq	20570 <fputs@plt+0xf4cc>
   2059c:	mov	r7, r9
   205a0:	mov	r6, sl
   205a4:	ldr	r3, [r7], #8
   205a8:	str	r3, [r6], #8
   205ac:	ldr	r3, [r9]
   205b0:	add	r7, r7, #16
   205b4:	add	r6, r6, #16
   205b8:	cmp	r8, r3
   205bc:	bge	20574 <fputs@plt+0xf4d0>
   205c0:	mov	r2, #0
   205c4:	mov	r0, r5
   205c8:	ldr	r1, [r7, #-8]
   205cc:	bl	2043c <fputs@plt+0xf398>
   205d0:	mov	r2, #0
   205d4:	ldr	r1, [r7, #-12]
   205d8:	add	r8, r8, #1
   205dc:	str	r0, [r6, #-8]
   205e0:	mov	r0, r5
   205e4:	bl	20310 <fputs@plt+0xf26c>
   205e8:	ldr	r1, [r7, #-16]
   205ec:	str	r0, [r6, #-12]
   205f0:	mov	r0, r5
   205f4:	bl	1db50 <fputs@plt+0xcaac>
   205f8:	str	r0, [r6, #-16]
   205fc:	b	205ac <fputs@plt+0xf508>
   20600:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20604:	subs	r8, r1, #0
   20608:	bne	2061c <fputs@plt+0xf578>
   2060c:	mov	r7, #0
   20610:	mov	r0, r7
   20614:	add	sp, sp, #4
   20618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2061c:	ldr	r3, [r8]
   20620:	mov	sl, r2
   20624:	mov	r6, r0
   20628:	cmp	r3, #0
   2062c:	subgt	ip, r3, #1
   20630:	movgt	r3, #72	; 0x48
   20634:	movle	r3, #80	; 0x50
   20638:	mulgt	r3, r3, ip
   2063c:	addgt	r3, r3, #80	; 0x50
   20640:	mov	r2, r3
   20644:	asr	r3, r3, #31
   20648:	bl	1c810 <fputs@plt+0xb76c>
   2064c:	subs	r7, r0, #0
   20650:	beq	2060c <fputs@plt+0xf568>
   20654:	ldr	r3, [r8]
   20658:	mov	r5, r8
   2065c:	mov	r4, r7
   20660:	mov	r9, #0
   20664:	mov	fp, #72	; 0x48
   20668:	str	r3, [r7]
   2066c:	str	r3, [r7, #4]
   20670:	ldr	r3, [r8]
   20674:	cmp	r3, r9
   20678:	ble	20610 <fputs@plt+0xf56c>
   2067c:	ldr	r3, [r5, #8]
   20680:	mov	r0, r6
   20684:	str	r3, [r4, #8]
   20688:	ldr	r1, [r5, #12]
   2068c:	bl	1db50 <fputs@plt+0xcaac>
   20690:	str	r0, [r4, #12]
   20694:	mov	r0, r6
   20698:	ldr	r1, [r5, #16]
   2069c:	bl	1db50 <fputs@plt+0xcaac>
   206a0:	str	r0, [r4, #16]
   206a4:	mov	r0, r6
   206a8:	ldr	r1, [r5, #20]
   206ac:	bl	1db50 <fputs@plt+0xcaac>
   206b0:	str	r0, [r4, #20]
   206b4:	ldr	r3, [r5, #44]	; 0x2c
   206b8:	str	r3, [r4, #44]	; 0x2c
   206bc:	ldr	r3, [r5, #52]	; 0x34
   206c0:	str	r3, [r4, #52]	; 0x34
   206c4:	ldr	r3, [r5, #32]
   206c8:	str	r3, [r4, #32]
   206cc:	ldr	r3, [r5, #36]	; 0x24
   206d0:	str	r3, [r4, #36]	; 0x24
   206d4:	mla	r3, fp, r9, r7
   206d8:	ldrb	r3, [r3, #45]	; 0x2d
   206dc:	tst	r3, #2
   206e0:	beq	206f4 <fputs@plt+0xf650>
   206e4:	mov	r0, r6
   206e8:	ldr	r1, [r5, #72]	; 0x48
   206ec:	bl	1db50 <fputs@plt+0xcaac>
   206f0:	str	r0, [r4, #72]	; 0x48
   206f4:	ldr	r3, [r5, #76]	; 0x4c
   206f8:	str	r3, [r4, #76]	; 0x4c
   206fc:	mla	r3, fp, r9, r7
   20700:	ldrb	r3, [r3, #45]	; 0x2d
   20704:	tst	r3, #4
   20708:	beq	20720 <fputs@plt+0xf67c>
   2070c:	mov	r2, sl
   20710:	mov	r0, r6
   20714:	ldr	r1, [r5, #72]	; 0x48
   20718:	bl	20310 <fputs@plt+0xf26c>
   2071c:	str	r0, [r4, #72]	; 0x48
   20720:	ldr	r3, [r5, #24]
   20724:	mov	r0, r6
   20728:	add	r9, r9, #1
   2072c:	add	r5, r5, #72	; 0x48
   20730:	add	r4, r4, #72	; 0x48
   20734:	cmp	r3, #0
   20738:	str	r3, [r4, #-48]	; 0xffffffd0
   2073c:	ldrhne	r2, [r3, #36]	; 0x24
   20740:	ldr	r1, [r5, #-44]	; 0xffffffd4
   20744:	addne	r2, r2, #1
   20748:	strhne	r2, [r3, #36]	; 0x24
   2074c:	mov	r2, sl
   20750:	bl	2043c <fputs@plt+0xf398>
   20754:	mov	r2, sl
   20758:	str	r0, [r4, #-44]	; 0xffffffd4
   2075c:	mov	r0, r6
   20760:	ldr	r1, [r5, #-16]
   20764:	bl	20308 <fputs@plt+0xf264>
   20768:	str	r0, [r4, #-16]
   2076c:	mov	r0, r6
   20770:	ldr	r1, [r5, #-12]
   20774:	bl	1dbe8 <fputs@plt+0xcb44>
   20778:	str	r0, [r4, #-12]
   2077c:	ldrd	r2, [r5, #-8]
   20780:	strd	r2, [r4, #-8]
   20784:	b	20670 <fputs@plt+0xf5cc>
   20788:	push	{r4, r5, r6, r7, r8, lr}
   2078c:	mov	r4, r3
   20790:	mov	r3, #20
   20794:	sub	sp, sp, #32
   20798:	mov	r7, r0
   2079c:	mul	r3, r3, r2
   207a0:	mov	r2, #0
   207a4:	ldr	r6, [r0]
   207a8:	ldr	r1, [r1, r3]
   207ac:	ldr	r8, [sp, #60]	; 0x3c
   207b0:	mov	r0, r6
   207b4:	bl	20308 <fputs@plt+0xf264>
   207b8:	subs	r5, r0, #0
   207bc:	beq	20898 <fputs@plt+0xf7f4>
   207c0:	ldr	r3, [sp, #56]	; 0x38
   207c4:	ldrb	r3, [r3]
   207c8:	cmp	r3, #71	; 0x47
   207cc:	cmpne	r8, #0
   207d0:	ble	207fc <fputs@plt+0xf758>
   207d4:	mov	r1, #0
   207d8:	mov	r2, #24
   207dc:	add	r0, sp, #4
   207e0:	bl	10e88 <memset@plt>
   207e4:	ldr	r3, [pc, #180]	; 208a0 <fputs@plt+0xf7fc>
   207e8:	mov	r1, r5
   207ec:	add	r0, sp, #4
   207f0:	str	r3, [sp, #8]
   207f4:	str	r8, [sp, #28]
   207f8:	bl	18c2c <fputs@plt+0x7b88>
   207fc:	ldrb	r3, [r4]
   20800:	cmp	r3, #95	; 0x5f
   20804:	bne	2081c <fputs@plt+0xf778>
   20808:	mov	r1, r5
   2080c:	mov	r0, r7
   20810:	ldr	r2, [r4, #8]
   20814:	bl	1ccac <fputs@plt+0xbc08>
   20818:	mov	r5, r0
   2081c:	ldr	r3, [r5, #4]
   20820:	mov	r1, r4
   20824:	mov	r0, r6
   20828:	orr	r3, r3, #4194304	; 0x400000
   2082c:	str	r3, [r5, #4]
   20830:	ldr	r3, [r4, #4]
   20834:	orr	r3, r3, #32768	; 0x8000
   20838:	str	r3, [r4, #4]
   2083c:	bl	1f4b0 <fputs@plt+0xe40c>
   20840:	mov	r3, r5
   20844:	mov	r2, r4
   20848:	add	r1, r5, #48	; 0x30
   2084c:	ldr	r0, [r3], #4
   20850:	cmp	r3, r1
   20854:	str	r0, [r2], #4
   20858:	bne	2084c <fputs@plt+0xf7a8>
   2085c:	ldr	r3, [r4, #4]
   20860:	tst	r3, #1024	; 0x400
   20864:	bne	2088c <fputs@plt+0xf7e8>
   20868:	ldr	r1, [r4, #8]
   2086c:	cmp	r1, #0
   20870:	beq	2088c <fputs@plt+0xf7e8>
   20874:	mov	r0, r6
   20878:	bl	1db50 <fputs@plt+0xcaac>
   2087c:	ldr	r3, [r4, #4]
   20880:	str	r0, [r4, #8]
   20884:	orr	r3, r3, #65536	; 0x10000
   20888:	str	r3, [r4, #4]
   2088c:	mov	r1, r5
   20890:	mov	r0, r6
   20894:	bl	1b744 <fputs@plt+0xa6a0>
   20898:	add	sp, sp, #32
   2089c:	pop	{r4, r5, r6, r7, r8, pc}
   208a0:	andeq	r4, r1, r4, lsr #16
   208a4:	ldrd	r2, [r0]
   208a8:	push	{r4, r5, r6, lr}
   208ac:	str	r2, [r3, #4]
   208b0:	ldr	r3, [r3]
   208b4:	ldr	r4, [r3, #212]	; 0xd4
   208b8:	ldr	r3, [pc, #32]	; 208e0 <fputs@plt+0xf83c>
   208bc:	mov	r0, r4
   208c0:	str	r1, [r4, #16]
   208c4:	ldr	r5, [r3, #128]	; 0x80
   208c8:	bl	135c8 <fputs@plt+0x2524>
   208cc:	mov	r1, r0
   208d0:	ldr	r0, [r4, #44]	; 0x2c
   208d4:	blx	r5
   208d8:	mov	r0, #0
   208dc:	pop	{r4, r5, r6, pc}
   208e0:	andeq	sl, r8, r0, lsr #2
   208e4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   208e8:	mov	r5, r0
   208ec:	ldr	r9, [r0, #4]
   208f0:	ldr	r4, [r0, #16]
   208f4:	ldr	r8, [r4, #52]	; 0x34
   208f8:	ldrd	sl, [r4, #80]	; 0x50
   208fc:	ldr	r3, [r4, #160]	; 0xa0
   20900:	sub	r3, r3, #200	; 0xc8
   20904:	cmp	r3, #0
   20908:	bgt	209d0 <fputs@plt+0xf92c>
   2090c:	ldrh	r3, [r5, #24]
   20910:	mov	r2, sl
   20914:	orr	r3, r3, #8
   20918:	strh	r3, [r5, #24]
   2091c:	ldr	r3, [r5, #20]
   20920:	str	r3, [sp]
   20924:	mov	r3, fp
   20928:	ldr	r0, [r4, #68]	; 0x44
   2092c:	bl	16fd0 <fputs@plt+0x5f2c>
   20930:	cmp	r0, #0
   20934:	bne	209c8 <fputs@plt+0xf924>
   20938:	adds	r2, sl, #4
   2093c:	mov	r1, r9
   20940:	adc	r3, fp, #0
   20944:	strd	r2, [sp]
   20948:	ldr	r0, [r4, #68]	; 0x44
   2094c:	ldr	r2, [r4, #160]	; 0xa0
   20950:	bl	12014 <fputs@plt+0xf70>
   20954:	cmp	r0, #0
   20958:	bne	209c8 <fputs@plt+0xf924>
   2095c:	ldr	r3, [r4, #160]	; 0xa0
   20960:	str	r8, [sp]
   20964:	ldr	r0, [r4, #68]	; 0x44
   20968:	adds	r6, sl, r3
   2096c:	adc	r7, fp, r3, asr #31
   20970:	adds	r2, r6, #4
   20974:	adc	r3, r7, #0
   20978:	bl	16fd0 <fputs@plt+0x5f2c>
   2097c:	cmp	r0, #0
   20980:	bne	209c8 <fputs@plt+0xf924>
   20984:	ldr	r0, [r4, #60]	; 0x3c
   20988:	ldr	r1, [r4, #160]	; 0xa0
   2098c:	ldrd	r2, [r4, #80]	; 0x50
   20990:	add	r1, r1, #8
   20994:	adds	r6, r2, r1
   20998:	adc	r7, r3, r1, asr #31
   2099c:	ldr	r3, [r4, #48]	; 0x30
   209a0:	ldr	r1, [r5, #20]
   209a4:	strd	r6, [r4, #80]	; 0x50
   209a8:	add	r3, r3, #1
   209ac:	str	r3, [r4, #48]	; 0x30
   209b0:	bl	1e30c <fputs@plt+0xd268>
   209b4:	mov	r6, r0
   209b8:	mov	r0, r4
   209bc:	ldr	r1, [r5, #20]
   209c0:	bl	1e4a0 <fputs@plt+0xd3fc>
   209c4:	orr	r0, r6, r0
   209c8:	add	sp, sp, #12
   209cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   209d0:	ldrb	r2, [r9, r3]
   209d4:	add	r8, r8, r2
   209d8:	b	20900 <fputs@plt+0xf85c>
   209dc:	push	{r4, r5, r6, r7, lr}
   209e0:	mov	r7, r3
   209e4:	mov	r6, r2
   209e8:	ldrb	r3, [r0, #11]
   209ec:	ldr	r2, [sp, #20]
   209f0:	cmp	r3, #0
   209f4:	popeq	{r4, r5, r6, r7, pc}
   209f8:	mov	r1, #0
   209fc:	mov	ip, #1
   20a00:	ldr	r3, [r0, #4]
   20a04:	strb	r1, [r0, #11]
   20a08:	ldr	r3, [r3, #8]
   20a0c:	cmp	r3, #0
   20a10:	popeq	{r4, r5, r6, r7, pc}
   20a14:	ldrb	lr, [r3, #64]	; 0x40
   20a18:	tst	lr, #16
   20a1c:	beq	20a40 <fputs@plt+0xf99c>
   20a20:	cmp	r2, #0
   20a24:	strb	ip, [r0, #11]
   20a28:	bne	20a3c <fputs@plt+0xf998>
   20a2c:	ldrd	r4, [r3, #16]
   20a30:	cmp	r7, r5
   20a34:	cmpeq	r6, r4
   20a38:	bne	20a40 <fputs@plt+0xf99c>
   20a3c:	strb	r1, [r3, #66]	; 0x42
   20a40:	ldr	r3, [r3, #8]
   20a44:	b	20a0c <fputs@plt+0xf968>
   20a48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a4c:	mov	r5, r0
   20a50:	sub	sp, sp, #28
   20a54:	ldrb	r3, [r0, #4]
   20a58:	cmp	r3, #0
   20a5c:	beq	20a90 <fputs@plt+0xf9ec>
   20a60:	mov	r1, #4
   20a64:	bl	183ac <fputs@plt+0x7308>
   20a68:	subs	r7, r0, #0
   20a6c:	beq	20a90 <fputs@plt+0xf9ec>
   20a70:	mov	r1, #1
   20a74:	mov	r0, r5
   20a78:	bl	139a8 <fputs@plt+0x2904>
   20a7c:	mov	r0, r5
   20a80:	bl	13a58 <fputs@plt+0x29b4>
   20a84:	mov	r0, r7
   20a88:	add	sp, sp, #28
   20a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20a90:	ldr	r7, [r5]
   20a94:	mov	r6, #0
   20a98:	mov	r1, r6
   20a9c:	ldrb	r3, [r5, #4]
   20aa0:	ldr	sl, [r5, #64]	; 0x40
   20aa4:	ldr	r0, [r7, #4]
   20aa8:	str	r6, [r5, #216]	; 0xd8
   20aac:	str	r3, [sp, #12]
   20ab0:	ldrd	r8, [r5, #168]	; 0xa8
   20ab4:	add	r0, r0, #120	; 0x78
   20ab8:	ldr	fp, [r5, #220]	; 0xdc
   20abc:	bl	1df74 <fputs@plt+0xced0>
   20ac0:	subs	r4, r0, #0
   20ac4:	moveq	r7, #7
   20ac8:	beq	20a7c <fputs@plt+0xf9d8>
   20acc:	ldr	r3, [sp, #12]
   20ad0:	mov	r2, r4
   20ad4:	mvn	r1, #0
   20ad8:	mov	r0, r7
   20adc:	str	r7, [r2], #120	; 0x78
   20ae0:	str	sl, [r4, #4]
   20ae4:	strh	r1, [r4, #40]	; 0x28
   20ae8:	movw	r1, #257	; 0x101
   20aec:	cmp	r3, r6
   20af0:	str	r2, [r4, #8]
   20af4:	movne	r3, #2
   20af8:	strd	r8, [r4, #16]
   20afc:	strh	r1, [r4, #48]	; 0x30
   20b00:	add	r1, sp, #20
   20b04:	strb	r3, [r4, #43]	; 0x2b
   20b08:	ldr	r3, [pc, #112]	; 20b80 <fputs@plt+0xfadc>
   20b0c:	str	fp, [r4, #108]	; 0x6c
   20b10:	str	r1, [sp]
   20b14:	mov	r1, fp
   20b18:	str	r3, [sp, #20]
   20b1c:	bl	1208c <fputs@plt+0xfe8>
   20b20:	subs	r7, r0, #0
   20b24:	bne	20b60 <fputs@plt+0xfabc>
   20b28:	ldr	r3, [sp, #20]
   20b2c:	mov	r0, sl
   20b30:	tst	r3, #1
   20b34:	movne	r3, #1
   20b38:	strbne	r3, [r4, #46]	; 0x2e
   20b3c:	bl	1205c <fputs@plt+0xfb8>
   20b40:	tst	r0, #1024	; 0x400
   20b44:	movne	r3, #0
   20b48:	strbne	r3, [r4, #48]	; 0x30
   20b4c:	tst	r0, #4096	; 0x1000
   20b50:	movne	r3, #0
   20b54:	strbne	r3, [r4, #49]	; 0x31
   20b58:	str	r4, [r5, #216]	; 0xd8
   20b5c:	b	20a7c <fputs@plt+0xf9d8>
   20b60:	mov	r1, r6
   20b64:	mov	r0, r4
   20b68:	bl	1859c <fputs@plt+0x74f8>
   20b6c:	ldr	r0, [r4, #8]
   20b70:	bl	11fd8 <fputs@plt+0xf34>
   20b74:	mov	r0, r4
   20b78:	bl	177ec <fputs@plt+0x6748>
   20b7c:	b	20a7c <fputs@plt+0xf9d8>
   20b80:	andeq	r0, r8, r6
   20b84:	ldrb	r3, [r0, #13]
   20b88:	cmp	r3, #0
   20b8c:	bne	20bec <fputs@plt+0xfb48>
   20b90:	ldr	r3, [r0, #216]	; 0xd8
   20b94:	push	{r4, lr}
   20b98:	mov	r4, r0
   20b9c:	cmp	r3, #0
   20ba0:	bne	20bd4 <fputs@plt+0xfb30>
   20ba4:	bl	13b9c <fputs@plt+0x2af8>
   20ba8:	cmp	r0, #0
   20bac:	beq	20be4 <fputs@plt+0xfb40>
   20bb0:	ldr	r0, [r4, #68]	; 0x44
   20bb4:	bl	11fd8 <fputs@plt+0xf34>
   20bb8:	mov	r0, r4
   20bbc:	bl	20a48 <fputs@plt+0xf9a4>
   20bc0:	cmp	r0, #0
   20bc4:	moveq	r3, #5
   20bc8:	strbeq	r0, [r4, #17]
   20bcc:	strbeq	r3, [r4, #5]
   20bd0:	pop	{r4, pc}
   20bd4:	mov	r3, #1
   20bd8:	mov	r0, #0
   20bdc:	str	r3, [r1]
   20be0:	pop	{r4, pc}
   20be4:	mov	r0, #14
   20be8:	pop	{r4, pc}
   20bec:	mov	r3, #1
   20bf0:	mov	r0, #0
   20bf4:	str	r3, [r1]
   20bf8:	bx	lr
   20bfc:	push	{r4, r5, r6, lr}
   20c00:	mov	r5, r0
   20c04:	subs	r0, r1, #0
   20c08:	beq	20c54 <fputs@plt+0xfbb0>
   20c0c:	ldm	r0, {r3, r4}
   20c10:	ldr	r0, [r4, #48]	; 0x30
   20c14:	str	r3, [r4, #4]
   20c18:	cmp	r0, #0
   20c1c:	bne	20c38 <fputs@plt+0xfb94>
   20c20:	mov	r3, #0
   20c24:	mov	r2, #84	; 0x54
   20c28:	bl	1d308 <fputs@plt+0xc264>
   20c2c:	ldr	r3, [pc, #140]	; 20cc0 <fputs@plt+0xfc1c>
   20c30:	str	r0, [r4, #48]	; 0x30
   20c34:	str	r3, [r4, #52]	; 0x34
   20c38:	ldr	r1, [r4, #48]	; 0x30
   20c3c:	cmp	r1, #0
   20c40:	bne	20c68 <fputs@plt+0xfbc4>
   20c44:	mov	r0, r5
   20c48:	bl	179f4 <fputs@plt+0x6950>
   20c4c:	mov	r0, r1
   20c50:	pop	{r4, r5, r6, pc}
   20c54:	mov	r2, #84	; 0x54
   20c58:	mov	r3, #0
   20c5c:	bl	1d308 <fputs@plt+0xc264>
   20c60:	mov	r1, r0
   20c64:	b	20c3c <fputs@plt+0xfb98>
   20c68:	ldrb	r3, [r1, #76]	; 0x4c
   20c6c:	cmp	r3, #0
   20c70:	bne	20c4c <fputs@plt+0xfba8>
   20c74:	str	r3, [r1, #8]
   20c78:	str	r3, [r1, #12]
   20c7c:	str	r3, [r1, #16]
   20c80:	str	r3, [r1, #20]
   20c84:	str	r3, [r1, #24]
   20c88:	str	r3, [r1, #28]
   20c8c:	str	r3, [r1, #32]
   20c90:	str	r3, [r1, #36]	; 0x24
   20c94:	str	r3, [r1, #40]	; 0x28
   20c98:	str	r3, [r1, #44]	; 0x2c
   20c9c:	str	r3, [r1, #48]	; 0x30
   20ca0:	str	r3, [r1, #52]	; 0x34
   20ca4:	str	r3, [r1, #56]	; 0x38
   20ca8:	str	r3, [r1, #60]	; 0x3c
   20cac:	str	r3, [r1, #64]	; 0x40
   20cb0:	str	r3, [r1, #68]	; 0x44
   20cb4:	mov	r3, #1
   20cb8:	strb	r3, [r1, #77]	; 0x4d
   20cbc:	b	20c4c <fputs@plt+0xfba8>
   20cc0:	andeq	pc, r1, r4, lsl #29
   20cc4:	push	{r0, r1, r2, r4, r5, lr}
   20cc8:	mov	r4, r0
   20ccc:	ldr	r0, [r0, #28]
   20cd0:	bl	177ec <fputs@plt+0x6748>
   20cd4:	ldr	r0, [r4, #36]	; 0x24
   20cd8:	bl	177ec <fputs@plt+0x6748>
   20cdc:	ldr	r3, [r4, #44]	; 0x2c
   20ce0:	cmp	r3, #0
   20ce4:	beq	20cfc <fputs@plt+0xfc58>
   20ce8:	mov	r2, #0
   20cec:	ldr	r0, [r4, #24]
   20cf0:	str	r3, [sp]
   20cf4:	mov	r3, #0
   20cf8:	bl	12080 <fputs@plt+0xfdc>
   20cfc:	ldr	r5, [r4, #48]	; 0x30
   20d00:	cmp	r5, #0
   20d04:	beq	20d18 <fputs@plt+0xfc74>
   20d08:	ldr	r0, [r5, #4]
   20d0c:	bl	20d30 <fputs@plt+0xfc8c>
   20d10:	mov	r0, r5
   20d14:	bl	177ec <fputs@plt+0x6748>
   20d18:	mov	r2, #56	; 0x38
   20d1c:	mov	r1, #0
   20d20:	mov	r0, r4
   20d24:	add	sp, sp, #12
   20d28:	pop	{r4, r5, lr}
   20d2c:	b	10e88 <memset@plt>
   20d30:	push	{r4, r5, r6, lr}
   20d34:	subs	r5, r0, #0
   20d38:	movne	r4, #0
   20d3c:	movne	r6, #56	; 0x38
   20d40:	bne	20d60 <fputs@plt+0xfcbc>
   20d44:	mov	r0, r5
   20d48:	pop	{r4, r5, r6, lr}
   20d4c:	b	177ec <fputs@plt+0x6748>
   20d50:	ldr	r0, [r5, #12]
   20d54:	mla	r0, r6, r4, r0
   20d58:	add	r4, r4, #1
   20d5c:	bl	20cc4 <fputs@plt+0xfc20>
   20d60:	ldr	r3, [r5]
   20d64:	cmp	r3, r4
   20d68:	bgt	20d50 <fputs@plt+0xfcac>
   20d6c:	b	20d44 <fputs@plt+0xfca0>
   20d70:	push	{r4, r5, r6, r7, r8, lr}
   20d74:	mov	r4, r0
   20d78:	mov	r0, #100	; 0x64
   20d7c:	mov	r7, r2
   20d80:	mov	r6, r1
   20d84:	bl	1225c <fputs@plt+0x11b8>
   20d88:	subs	r5, r0, #0
   20d8c:	movne	r3, #0
   20d90:	strne	r3, [r7]
   20d94:	bne	20df0 <fputs@plt+0xfd4c>
   20d98:	mov	r0, #64	; 0x40
   20d9c:	mov	r1, #0
   20da0:	bl	1df74 <fputs@plt+0xced0>
   20da4:	cmp	r0, #0
   20da8:	str	r0, [r7]
   20dac:	beq	20df0 <fputs@plt+0xfd4c>
   20db0:	ldr	r3, [r4, #8]
   20db4:	ldr	r2, [r3, #8]
   20db8:	ldr	r3, [r3, #4]
   20dbc:	stm	r0, {r4, r6}
   20dc0:	add	r1, r2, #8
   20dc4:	add	r3, r3, r3, lsr #31
   20dc8:	asr	r3, r3, #1
   20dcc:	cmp	r1, r3
   20dd0:	addge	r3, r2, #9
   20dd4:	str	r3, [r0, #16]
   20dd8:	ldrd	r0, [r4, #64]	; 0x40
   20ddc:	adds	r6, r0, r3
   20de0:	adc	r7, r1, r3, asr #31
   20de4:	strd	r6, [r4, #64]	; 0x40
   20de8:	mov	r0, r5
   20dec:	pop	{r4, r5, r6, r7, r8, pc}
   20df0:	mov	r0, r6
   20df4:	mov	r5, #7
   20df8:	bl	20d30 <fputs@plt+0xfc8c>
   20dfc:	b	20de8 <fputs@plt+0xfd44>
   20e00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20e04:	cmp	r3, r1
   20e08:	mov	r7, r2
   20e0c:	movge	r8, r1
   20e10:	movlt	r8, r3
   20e14:	mov	r9, r0
   20e18:	mov	r5, r1
   20e1c:	ldr	r6, [sp, #32]
   20e20:	mov	r2, r8
   20e24:	mov	r0, r7
   20e28:	mov	r4, r3
   20e2c:	mov	r1, r6
   20e30:	bl	10e10 <memcmp@plt>
   20e34:	cmp	r0, #0
   20e38:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   20e3c:	cmp	r9, #0
   20e40:	subne	r3, r5, r8
   20e44:	addne	r7, r7, r5
   20e48:	bne	20e58 <fputs@plt+0xfdb4>
   20e4c:	sub	r0, r5, r4
   20e50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20e54:	sub	r3, r3, #1
   20e58:	cmp	r3, #0
   20e5c:	ble	20e70 <fputs@plt+0xfdcc>
   20e60:	ldrb	r2, [r7, #-1]!
   20e64:	cmp	r2, #32
   20e68:	beq	20e54 <fputs@plt+0xfdb0>
   20e6c:	b	20e4c <fputs@plt+0xfda8>
   20e70:	subeq	r0, r4, r8
   20e74:	addeq	r6, r6, r4
   20e78:	bne	20e4c <fputs@plt+0xfda8>
   20e7c:	cmp	r0, #0
   20e80:	ble	20e98 <fputs@plt+0xfdf4>
   20e84:	ldrb	r3, [r6, #-1]!
   20e88:	cmp	r3, #32
   20e8c:	bne	20e4c <fputs@plt+0xfda8>
   20e90:	sub	r0, r0, #1
   20e94:	b	20e7c <fputs@plt+0xfdd8>
   20e98:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   20e9c:	b	20e4c <fputs@plt+0xfda8>
   20ea0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20ea4:	mov	r8, r0
   20ea8:	mov	r0, #201	; 0xc9
   20eac:	mov	r4, r1
   20eb0:	mov	r9, r2
   20eb4:	ldrd	r6, [sp, #48]	; 0x30
   20eb8:	bl	1225c <fputs@plt+0x11b8>
   20ebc:	subs	r5, r0, #0
   20ec0:	bne	21004 <fputs@plt+0xff60>
   20ec4:	ldr	r3, [r4, #44]	; 0x2c
   20ec8:	cmp	r3, #0
   20ecc:	beq	20ee8 <fputs@plt+0xfe44>
   20ed0:	mov	r2, #0
   20ed4:	ldr	r0, [r4, #24]
   20ed8:	str	r3, [sp]
   20edc:	mov	r3, #0
   20ee0:	bl	12080 <fputs@plt+0xfdc>
   20ee4:	str	r5, [r4, #44]	; 0x2c
   20ee8:	ldr	r1, [r8, #8]
   20eec:	ldr	r0, [r9]
   20ef0:	ldrd	sl, [r9, #8]
   20ef4:	ldr	r1, [r1, #24]
   20ef8:	strd	r6, [r4]
   20efc:	strd	sl, [r4, #8]
   20f00:	str	r0, [r4, #24]
   20f04:	ldr	r6, [r1, #140]	; 0x8c
   20f08:	asr	r7, r6, #31
   20f0c:	cmp	r6, sl
   20f10:	sbcs	r3, r7, fp
   20f14:	bge	20fc0 <fputs@plt+0xff1c>
   20f18:	ldr	r3, [r4, #44]	; 0x2c
   20f1c:	cmp	r3, #0
   20f20:	bne	20ff8 <fputs@plt+0xff54>
   20f24:	ldr	r3, [r8, #8]
   20f28:	ldrd	r0, [r4]
   20f2c:	ldr	r6, [r3, #12]
   20f30:	asr	r9, r6, #31
   20f34:	mov	r2, r6
   20f38:	mov	r3, r9
   20f3c:	bl	6eed8 <fputs@plt+0x5de34>
   20f40:	ldr	r3, [r4, #36]	; 0x24
   20f44:	mov	r7, r2
   20f48:	cmp	r3, #0
   20f4c:	bne	20f6c <fputs@plt+0xfec8>
   20f50:	mov	r0, r6
   20f54:	mov	r1, r9
   20f58:	bl	1c538 <fputs@plt+0xb494>
   20f5c:	cmp	r0, #0
   20f60:	str	r0, [r4, #36]	; 0x24
   20f64:	moveq	r5, #7
   20f68:	str	r6, [r4, #40]	; 0x28
   20f6c:	adds	r3, r7, #0
   20f70:	movne	r3, #1
   20f74:	cmp	r5, #0
   20f78:	movne	r3, #0
   20f7c:	cmp	r3, #0
   20f80:	beq	20ff8 <fputs@plt+0xff54>
   20f84:	ldrd	r0, [r4]
   20f88:	sub	r2, r6, r7
   20f8c:	ldrd	r8, [r4, #8]
   20f90:	adds	sl, r0, r2
   20f94:	adc	fp, r1, r2, asr #31
   20f98:	cmp	r8, sl
   20f9c:	sbcs	r3, r9, fp
   20fa0:	ldr	r3, [r4, #36]	; 0x24
   20fa4:	sublt	r2, r8, r0
   20fa8:	strd	r0, [sp, #48]	; 0x30
   20fac:	ldr	r0, [r4, #24]
   20fb0:	add	r1, r3, r7
   20fb4:	add	sp, sp, #12
   20fb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20fbc:	b	12008 <fputs@plt+0xf64>
   20fc0:	ldr	r1, [r0]
   20fc4:	ldr	ip, [r1]
   20fc8:	cmp	ip, #2
   20fcc:	ble	20f18 <fputs@plt+0xfe74>
   20fd0:	add	r3, r4, #44	; 0x2c
   20fd4:	mov	r2, #0
   20fd8:	str	sl, [sp]
   20fdc:	str	r3, [sp, #4]
   20fe0:	mov	r3, #0
   20fe4:	ldr	r1, [r1, #68]	; 0x44
   20fe8:	blx	r1
   20fec:	cmp	r0, #0
   20ff0:	movne	r5, r0
   20ff4:	beq	20f18 <fputs@plt+0xfe74>
   20ff8:	mov	r0, r5
   20ffc:	add	sp, sp, #12
   21000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21004:	movw	r5, #266	; 0x10a
   21008:	b	20ff8 <fputs@plt+0xff54>
   2100c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21010:	mov	r2, #0
   21014:	mov	r3, #0
   21018:	sub	sp, sp, #92	; 0x5c
   2101c:	mov	r5, r0
   21020:	strd	r2, [sp, #40]	; 0x28
   21024:	ldrd	r0, [r0]
   21028:	ldrd	r2, [r5, #8]
   2102c:	cmp	r0, r2
   21030:	sbcs	r3, r1, r3
   21034:	blt	2124c <fputs@plt+0x101a8>
   21038:	ldr	r4, [r5, #48]	; 0x30
   2103c:	cmp	r4, #0
   21040:	beq	21244 <fputs@plt+0x101a0>
   21044:	mov	r1, #0
   21048:	add	r0, sp, #48	; 0x30
   2104c:	ldr	r7, [r4, #4]
   21050:	ldrd	r2, [r4, #8]
   21054:	ldr	r8, [r4, #48]	; 0x30
   21058:	strd	r2, [sp, #8]
   2105c:	mov	r2, #40	; 0x28
   21060:	ldr	r3, [r4]
   21064:	ldr	r3, [r3, #8]
   21068:	ldr	r6, [r3, #12]
   2106c:	bl	10e88 <memset@plt>
   21070:	asr	fp, r6, #31
   21074:	mov	r0, r6
   21078:	mov	r1, fp
   2107c:	bl	1c538 <fputs@plt+0xb494>
   21080:	cmp	r0, #0
   21084:	str	r0, [sp, #52]	; 0x34
   21088:	moveq	r3, #7
   2108c:	streq	r3, [sp, #48]	; 0x30
   21090:	beq	210c8 <fputs@plt+0x10024>
   21094:	mov	r2, r6
   21098:	mov	r3, fp
   2109c:	ldrd	r0, [sp, #8]
   210a0:	bl	6eed8 <fputs@plt+0x5de34>
   210a4:	ldr	r1, [sp, #8]
   210a8:	str	r6, [sp, #56]	; 0x38
   210ac:	str	r2, [sp, #60]	; 0x3c
   210b0:	str	r2, [sp, #64]	; 0x40
   210b4:	str	r8, [sp, #80]	; 0x50
   210b8:	subs	r2, r1, r2
   210bc:	ldr	r1, [sp, #12]
   210c0:	sbc	r3, r1, r3
   210c4:	strd	r2, [sp, #72]	; 0x48
   210c8:	mov	r9, #56	; 0x38
   210cc:	ldr	r3, [r7, #8]
   210d0:	ldr	r1, [sp, #64]	; 0x40
   210d4:	ldr	r6, [r3, #4]
   210d8:	ldr	r3, [r7, #12]
   210dc:	mla	r6, r9, r6, r3
   210e0:	ldrd	r2, [sp, #72]	; 0x48
   210e4:	ldr	r8, [r6, #20]
   210e8:	adds	sl, r2, r1
   210ec:	adc	fp, r3, r1, asr #31
   210f0:	ldr	r1, [r6, #24]
   210f4:	strd	sl, [sp, #16]
   210f8:	cmp	r1, #0
   210fc:	beq	21200 <fputs@plt+0x1015c>
   21100:	ldr	r3, [sp, #16]
   21104:	asr	fp, r8, #31
   21108:	mov	sl, r8
   2110c:	mov	r2, r8
   21110:	mov	r1, #1
   21114:	adds	r3, r8, r3
   21118:	str	r3, [sp, #24]
   2111c:	ldr	r3, [sp, #20]
   21120:	adc	r3, fp, r3
   21124:	str	r3, [sp, #28]
   21128:	mov	r3, fp
   2112c:	lsr	r0, r2, #7
   21130:	lsr	ip, r3, #7
   21134:	orr	r0, r0, r3, lsl #25
   21138:	mov	r3, ip
   2113c:	mov	r2, r0
   21140:	orrs	r0, r2, r3
   21144:	bne	211f8 <fputs@plt+0x10154>
   21148:	ldrd	r2, [sp, #24]
   2114c:	ldr	ip, [r4, #16]
   21150:	adds	r2, r2, r1
   21154:	adc	r3, r3, r1, asr #31
   21158:	ldrd	r0, [sp, #8]
   2115c:	adds	r0, r0, ip
   21160:	adc	r1, r1, ip, asr #31
   21164:	cmp	r0, r2
   21168:	sbcs	r3, r1, r3
   2116c:	blt	21200 <fputs@plt+0x1015c>
   21170:	mov	r3, fp
   21174:	mov	r2, sl
   21178:	add	r0, sp, #48	; 0x30
   2117c:	bl	17b4c <fputs@plt+0x6aa8>
   21180:	mov	r2, r8
   21184:	add	r0, sp, #48	; 0x30
   21188:	ldr	r1, [r6, #32]
   2118c:	bl	165f4 <fputs@plt+0x5550>
   21190:	add	r1, sp, #36	; 0x24
   21194:	ldr	r0, [r4, #4]
   21198:	bl	2127c <fputs@plt+0x101d8>
   2119c:	subs	r6, r0, #0
   211a0:	beq	210cc <fputs@plt+0x10028>
   211a4:	add	r1, r4, #56	; 0x38
   211a8:	add	r0, sp, #48	; 0x30
   211ac:	bl	17960 <fputs@plt+0x68bc>
   211b0:	cmp	r6, #0
   211b4:	add	r3, r4, #48	; 0x30
   211b8:	moveq	r6, r0
   211bc:	ldm	r3, {r0, r1, r2, r3}
   211c0:	add	ip, r4, #32
   211c4:	stm	ip, {r0, r1, r2, r3}
   211c8:	ldrd	r0, [r4, #8]
   211cc:	ldrd	r2, [r4, #40]	; 0x28
   211d0:	cmp	r3, r1
   211d4:	cmpeq	r2, r0
   211d8:	bne	21208 <fputs@plt+0x10164>
   211dc:	mov	r3, #1
   211e0:	cmp	r6, #0
   211e4:	str	r3, [r4, #20]
   211e8:	beq	21244 <fputs@plt+0x101a0>
   211ec:	mov	r0, r5
   211f0:	bl	20cc4 <fputs@plt+0xfc20>
   211f4:	b	21238 <fputs@plt+0x10194>
   211f8:	add	r1, r1, #1
   211fc:	b	2112c <fputs@plt+0x10088>
   21200:	mov	r6, #0
   21204:	b	211a4 <fputs@plt+0x10100>
   21208:	cmp	r6, #0
   2120c:	bne	211ec <fputs@plt+0x10148>
   21210:	ldr	r3, [r4, #20]
   21214:	cmp	r3, #0
   21218:	bne	21244 <fputs@plt+0x101a0>
   2121c:	mov	r2, ip
   21220:	strd	r0, [sp]
   21224:	mov	r1, r5
   21228:	ldr	r0, [r4]
   2122c:	bl	20ea0 <fputs@plt+0xfdfc>
   21230:	subs	r6, r0, #0
   21234:	beq	2124c <fputs@plt+0x101a8>
   21238:	mov	r0, r6
   2123c:	add	sp, sp, #92	; 0x5c
   21240:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21244:	mov	r6, #0
   21248:	b	211ec <fputs@plt+0x10148>
   2124c:	add	r1, sp, #40	; 0x28
   21250:	mov	r0, r5
   21254:	bl	1ec68 <fputs@plt+0xdbc4>
   21258:	subs	r6, r0, #0
   2125c:	bne	21238 <fputs@plt+0x10194>
   21260:	ldr	r1, [sp, #40]	; 0x28
   21264:	add	r2, r5, #32
   21268:	mov	r0, r5
   2126c:	str	r1, [r5, #20]
   21270:	bl	1eaa0 <fputs@plt+0xd9fc>
   21274:	mov	r6, r0
   21278:	b	21238 <fputs@plt+0x10194>
   2127c:	ldr	r3, [r0, #8]
   21280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21284:	mov	r5, r0
   21288:	mov	r8, #56	; 0x38
   2128c:	sub	sp, sp, #28
   21290:	ldr	r9, [r0, #4]
   21294:	str	r1, [sp, #12]
   21298:	ldr	r4, [r3, #4]
   2129c:	ldr	r0, [r0, #12]
   212a0:	mla	r0, r8, r4, r0
   212a4:	bl	2100c <fputs@plt+0xff68>
   212a8:	cmp	r0, #0
   212ac:	bne	21318 <fputs@plt+0x10274>
   212b0:	ldr	r3, [r5, #12]
   212b4:	movw	r6, #65534	; 0xfffe
   212b8:	orr	r7, r4, #1
   212bc:	and	r6, r4, r6
   212c0:	str	r0, [sp, #20]
   212c4:	ldr	fp, [pc, #284]	; 213e8 <fputs@plt+0x10344>
   212c8:	mla	r6, r8, r6, r3
   212cc:	mla	r7, r8, r7, r3
   212d0:	ldr	r3, [r5]
   212d4:	add	r4, r4, r3
   212d8:	add	r4, r4, r4, lsr #31
   212dc:	asr	r4, r4, #1
   212e0:	cmp	r4, #0
   212e4:	bgt	21320 <fputs@plt+0x1027c>
   212e8:	ldr	r3, [r5, #8]
   212ec:	mov	r1, #56	; 0x38
   212f0:	ldr	r2, [r5, #12]
   212f4:	ldr	r3, [r3, #4]
   212f8:	mla	r3, r1, r3, r2
   212fc:	ldr	r2, [sp, #12]
   21300:	ldr	r3, [r3, #24]
   21304:	clz	r3, r3
   21308:	lsr	r3, r3, #5
   2130c:	str	r3, [r2]
   21310:	ldr	r3, [r9, #12]
   21314:	ldrb	r0, [r3, #11]
   21318:	add	sp, sp, #28
   2131c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21320:	ldr	r3, [r6, #24]
   21324:	eor	sl, r4, #1
   21328:	cmp	r3, #0
   2132c:	beq	213c4 <fputs@plt+0x10320>
   21330:	ldr	r3, [r7, #24]
   21334:	cmp	r3, #0
   21338:	bne	2136c <fputs@plt+0x102c8>
   2133c:	ldr	r1, [r5, #8]
   21340:	ldr	r2, [r5, #12]
   21344:	sub	r3, r6, r2
   21348:	asr	r3, r3, #3
   2134c:	mul	r3, fp, r3
   21350:	str	r3, [r1, r4, lsl #2]
   21354:	mov	r3, #0
   21358:	ldr	r7, [r1, sl, lsl #2]
   2135c:	str	r3, [sp, #20]
   21360:	mla	r7, r8, r7, r2
   21364:	asr	r4, r4, #1
   21368:	b	212e0 <fputs@plt+0x1023c>
   2136c:	ldr	r3, [r7, #20]
   21370:	add	r1, sp, #20
   21374:	mov	r0, r9
   21378:	str	r3, [sp, #4]
   2137c:	ldr	r3, [r7, #32]
   21380:	str	r3, [sp]
   21384:	ldr	r3, [r6, #20]
   21388:	ldr	r2, [r6, #32]
   2138c:	ldr	ip, [r9, #32]
   21390:	blx	ip
   21394:	cmp	r0, #0
   21398:	blt	2133c <fputs@plt+0x10298>
   2139c:	moveq	r3, #1
   213a0:	movne	r3, #0
   213a4:	cmp	r6, r7
   213a8:	movcs	r3, #0
   213ac:	andcc	r3, r3, #1
   213b0:	cmp	r3, #0
   213b4:	bne	2133c <fputs@plt+0x10298>
   213b8:	ldr	r2, [r6, #24]
   213bc:	cmp	r2, #0
   213c0:	strne	r3, [sp, #20]
   213c4:	ldr	r1, [r5, #8]
   213c8:	ldr	r2, [r5, #12]
   213cc:	sub	r3, r7, r2
   213d0:	asr	r3, r3, #3
   213d4:	mul	r3, fp, r3
   213d8:	str	r3, [r1, r4, lsl #2]
   213dc:	ldr	r6, [r1, sl, lsl #2]
   213e0:	mla	r6, r8, r6, r2
   213e4:	b	21364 <fputs@plt+0x102c0>
   213e8:			; <UNDEFINED> instruction: 0xb6db6db7
   213ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   213f0:	sub	sp, sp, #36	; 0x24
   213f4:	mov	fp, r0
   213f8:	mov	r0, r1
   213fc:	str	r1, [sp, #8]
   21400:	strd	r2, [sp, #12]
   21404:	ldrd	r8, [r2]
   21408:	bl	1e114 <fputs@plt+0xd070>
   2140c:	ldr	r3, [sp, #16]
   21410:	subs	r6, r0, #0
   21414:	str	r0, [r3]
   21418:	beq	21504 <fputs@plt+0x10460>
   2141c:	mov	r2, #0
   21420:	add	r3, fp, #40	; 0x28
   21424:	mov	r7, r2
   21428:	str	r3, [sp, #20]
   2142c:	ldr	r3, [sp, #8]
   21430:	cmp	r7, r3
   21434:	movge	r3, #0
   21438:	movlt	r3, #1
   2143c:	cmp	r2, #0
   21440:	movne	r3, #0
   21444:	cmp	r3, #0
   21448:	bne	21484 <fputs@plt+0x103e0>
   2144c:	cmp	r2, #0
   21450:	beq	21470 <fputs@plt+0x103cc>
   21454:	mov	r0, r6
   21458:	str	r2, [sp, #8]
   2145c:	bl	20d30 <fputs@plt+0xfc8c>
   21460:	ldr	r2, [sp, #16]
   21464:	mov	r3, #0
   21468:	str	r3, [r2]
   2146c:	ldr	r2, [sp, #8]
   21470:	mov	r0, r2
   21474:	ldr	r3, [sp, #12]
   21478:	strd	r8, [r3]
   2147c:	add	sp, sp, #36	; 0x24
   21480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21484:	mov	r3, #56	; 0x38
   21488:	ldr	r5, [r6, #12]
   2148c:	mov	r0, fp
   21490:	strd	r8, [sp]
   21494:	mul	sl, r3, r7
   21498:	ldr	r2, [sp, #20]
   2149c:	add	r4, r5, sl
   214a0:	mov	r1, r4
   214a4:	bl	20ea0 <fputs@plt+0xfdfc>
   214a8:	subs	r2, r0, #0
   214ac:	bne	214f8 <fputs@plt+0x10454>
   214b0:	mov	r2, #0
   214b4:	mov	r3, #0
   214b8:	add	r1, sp, #24
   214bc:	mov	r0, r4
   214c0:	strd	r2, [sp, #24]
   214c4:	bl	1ec68 <fputs@plt+0xdbc4>
   214c8:	ldr	r2, [r5, sl]
   214cc:	ldr	r1, [sp, #24]
   214d0:	ldr	r3, [r4, #4]
   214d4:	adds	r2, r2, r1
   214d8:	ldr	r1, [sp, #28]
   214dc:	adc	r3, r3, r1
   214e0:	strd	r2, [r4, #8]
   214e4:	subs	r2, r0, #0
   214e8:	bne	214f8 <fputs@plt+0x10454>
   214ec:	mov	r0, r4
   214f0:	bl	2100c <fputs@plt+0xff68>
   214f4:	mov	r2, r0
   214f8:	add	r7, r7, #1
   214fc:	ldrd	r8, [r4, #8]
   21500:	b	2142c <fputs@plt+0x10388>
   21504:	mov	r2, #7
   21508:	b	21454 <fputs@plt+0x103b0>
   2150c:	push	{r4, r5, r6, r7, r8, lr}
   21510:	mov	r4, r1
   21514:	mov	r6, #0
   21518:	mov	r7, r0
   2151c:	add	r5, r1, #64	; 0x40
   21520:	ldr	r0, [r1, #20]
   21524:	bl	20d30 <fputs@plt+0xfc8c>
   21528:	str	r6, [r4, #20]
   2152c:	ldrb	r3, [r4, #59]	; 0x3b
   21530:	cmp	r3, r6
   21534:	bgt	21570 <fputs@plt+0x104cc>
   21538:	ldr	r3, [r4, #40]	; 0x28
   2153c:	cmp	r3, #0
   21540:	beq	215dc <fputs@plt+0x10538>
   21544:	mov	r5, #0
   21548:	mov	r0, r7
   2154c:	ldr	r1, [r4, #32]
   21550:	str	r5, [r4, #8]
   21554:	str	r5, [r4, #36]	; 0x24
   21558:	str	r5, [r4, #44]	; 0x2c
   2155c:	str	r5, [r4, #48]	; 0x30
   21560:	strb	r5, [r4, #56]	; 0x38
   21564:	bl	1b744 <fputs@plt+0xa6a0>
   21568:	str	r5, [r4, #32]
   2156c:	pop	{r4, r5, r6, r7, r8, pc}
   21570:	mov	r0, r7
   21574:	ldr	r1, [r5, #12]
   21578:	bl	1b744 <fputs@plt+0xa6a0>
   2157c:	ldr	r1, [r5, #16]
   21580:	cmp	r1, #0
   21584:	bne	215c8 <fputs@plt+0x10524>
   21588:	ldr	r0, [r5, #40]	; 0x28
   2158c:	cmp	r0, #0
   21590:	beq	21598 <fputs@plt+0x104f4>
   21594:	bl	17844 <fputs@plt+0x67a0>
   21598:	ldr	r0, [r5, #56]	; 0x38
   2159c:	cmp	r0, #0
   215a0:	beq	215a8 <fputs@plt+0x10504>
   215a4:	bl	17844 <fputs@plt+0x67a0>
   215a8:	mov	r0, r5
   215ac:	mov	r2, #72	; 0x48
   215b0:	mov	r1, #0
   215b4:	add	r6, r6, #1
   215b8:	bl	10e88 <memset@plt>
   215bc:	add	r5, r5, #72	; 0x48
   215c0:	str	r4, [r5, #-64]	; 0xffffffc0
   215c4:	b	2152c <fputs@plt+0x10488>
   215c8:	ldr	r8, [r1, #4]
   215cc:	mov	r0, #0
   215d0:	bl	1b744 <fputs@plt+0xa6a0>
   215d4:	mov	r1, r8
   215d8:	b	21580 <fputs@plt+0x104dc>
   215dc:	ldr	r1, [r4, #36]	; 0x24
   215e0:	cmp	r1, #0
   215e4:	beq	21544 <fputs@plt+0x104a0>
   215e8:	ldr	r5, [r1, #4]
   215ec:	mov	r0, #0
   215f0:	bl	1b744 <fputs@plt+0xa6a0>
   215f4:	mov	r1, r5
   215f8:	b	215e0 <fputs@plt+0x1053c>
   215fc:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   21600:	mov	r8, r1
   21604:	mov	r6, r2
   21608:	mov	r7, r0
   2160c:	ldr	r5, [r1]
   21610:	mov	r1, r2
   21614:	ldr	r2, [pc, #248]	; 21714 <fputs@plt+0x10670>
   21618:	sub	r4, r1, r6
   2161c:	mov	r9, r1
   21620:	ldrb	ip, [r1], #1
   21624:	cmp	ip, #0
   21628:	beq	21650 <fputs@plt+0x105ac>
   2162c:	add	r0, r2, ip
   21630:	subs	r3, ip, #95	; 0x5f
   21634:	ldrb	r0, [r0, #320]	; 0x140
   21638:	movne	r3, #1
   2163c:	and	r0, r0, #6
   21640:	cmp	r0, #0
   21644:	movne	r3, #0
   21648:	cmp	r3, #0
   2164c:	beq	21618 <fputs@plt+0x10574>
   21650:	ldrb	r3, [r6]
   21654:	add	r2, r2, r3
   21658:	ldrb	r3, [r2, #320]	; 0x140
   2165c:	tst	r3, #4
   21660:	beq	216ac <fputs@plt+0x10608>
   21664:	mov	r3, #34	; 0x22
   21668:	mov	r4, #1
   2166c:	strb	r3, [r7, r5]
   21670:	add	r5, r5, #1
   21674:	sub	r6, r6, #1
   21678:	ldrb	r3, [r6, #1]!
   2167c:	add	r2, r7, r5
   21680:	cmp	r3, #0
   21684:	bne	216f8 <fputs@plt+0x10654>
   21688:	cmp	r4, #0
   2168c:	movne	r3, #34	; 0x22
   21690:	addne	r5, r5, #1
   21694:	strbne	r3, [r2]
   21698:	mov	r3, #0
   2169c:	strb	r3, [r7, r5]
   216a0:	str	r5, [r8]
   216a4:	add	sp, sp, #12
   216a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   216ac:	mov	r3, #27
   216b0:	cmp	r4, #1
   216b4:	str	r3, [sp, #4]
   216b8:	ble	216cc <fputs@plt+0x10628>
   216bc:	add	r2, sp, #4
   216c0:	mov	r1, r4
   216c4:	mov	r0, r6
   216c8:	bl	19a78 <fputs@plt+0x89d4>
   216cc:	ldr	r3, [sp, #4]
   216d0:	cmp	r3, #27
   216d4:	bne	21664 <fputs@plt+0x105c0>
   216d8:	ldrb	r3, [r9]
   216dc:	clz	r4, r4
   216e0:	lsr	r4, r4, #5
   216e4:	cmp	r3, #0
   216e8:	movne	r4, #1
   216ec:	cmp	r4, #0
   216f0:	bne	21664 <fputs@plt+0x105c0>
   216f4:	b	21674 <fputs@plt+0x105d0>
   216f8:	add	r2, r5, #1
   216fc:	cmp	r3, #34	; 0x22
   21700:	strb	r3, [r7, r5]
   21704:	strbeq	r3, [r7, r2]
   21708:	addeq	r2, r5, #2
   2170c:	mov	r5, r2
   21710:	b	21678 <fputs@plt+0x105d4>
   21714:	muleq	r7, r0, r4
   21718:	push	{r4, r5, lr}
   2171c:	sub	sp, sp, #28
   21720:	ldr	r4, [r0, #140]	; 0x8c
   21724:	strd	r2, [sp, #8]
   21728:	asr	r5, r4, #31
   2172c:	cmp	r4, r2
   21730:	sbcs	r3, r5, r3
   21734:	blt	217bc <fputs@plt+0x10718>
   21738:	ldr	r3, [r1]
   2173c:	ldr	r3, [r3]
   21740:	cmp	r3, #2
   21744:	ble	217bc <fputs@plt+0x10718>
   21748:	mov	r3, #0
   2174c:	mov	r4, r1
   21750:	add	r2, sp, #20
   21754:	mov	r1, #6
   21758:	str	r3, [sp, #16]
   2175c:	mov	r3, #4096	; 0x1000
   21760:	mov	r0, r4
   21764:	str	r3, [sp, #20]
   21768:	bl	12050 <fputs@plt+0xfac>
   2176c:	add	r2, sp, #8
   21770:	mov	r1, #5
   21774:	mov	r0, r4
   21778:	bl	12050 <fputs@plt+0xfac>
   2177c:	add	r2, sp, #16
   21780:	ldr	r3, [r4]
   21784:	mov	r0, r4
   21788:	str	r2, [sp, #4]
   2178c:	ldr	r2, [sp, #8]
   21790:	str	r2, [sp]
   21794:	mov	r2, #0
   21798:	ldr	r1, [r3, #68]	; 0x44
   2179c:	mov	r3, #0
   217a0:	blx	r1
   217a4:	ldr	r3, [sp, #16]
   217a8:	mov	r2, #0
   217ac:	mov	r0, r4
   217b0:	str	r3, [sp]
   217b4:	mov	r3, #0
   217b8:	bl	12080 <fputs@plt+0xfdc>
   217bc:	add	sp, sp, #28
   217c0:	pop	{r4, r5, pc}
   217c4:	push	{r4, r5, r6, r7, r8, r9, lr}
   217c8:	mov	r5, r0
   217cc:	sub	sp, sp, #28
   217d0:	mov	r9, r3
   217d4:	mov	r8, r2
   217d8:	ldr	r7, [r0]
   217dc:	ldr	r6, [sp, #56]	; 0x38
   217e0:	ldr	r0, [r7, #4]
   217e4:	asr	r1, r0, #31
   217e8:	bl	1df74 <fputs@plt+0xced0>
   217ec:	subs	r4, r0, #0
   217f0:	moveq	r3, #7
   217f4:	streq	r3, [sp, #12]
   217f8:	beq	2182c <fputs@plt+0x10788>
   217fc:	add	r3, sp, #12
   21800:	mov	r0, r7
   21804:	mov	r2, r4
   21808:	mov	r1, #0
   2180c:	str	r3, [sp]
   21810:	movw	r3, #4126	; 0x101e
   21814:	bl	1208c <fputs@plt+0xfe8>
   21818:	subs	r7, r0, #0
   2181c:	beq	21838 <fputs@plt+0x10794>
   21820:	mov	r0, r4
   21824:	bl	177ec <fputs@plt+0x6748>
   21828:	str	r7, [sp, #12]
   2182c:	ldr	r0, [sp, #12]
   21830:	add	sp, sp, #28
   21834:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21838:	ldr	r2, [pc, #64]	; 21880 <fputs@plt+0x107dc>
   2183c:	mov	r3, #0
   21840:	mov	r1, #18
   21844:	mov	r0, r4
   21848:	str	r4, [r6]
   2184c:	str	r7, [sp, #12]
   21850:	strd	r2, [sp, #16]
   21854:	add	r2, sp, #16
   21858:	bl	12050 <fputs@plt+0xfac>
   2185c:	cmp	r8, #1
   21860:	sbcs	r3, r9, #0
   21864:	blt	2182c <fputs@plt+0x10788>
   21868:	mov	r2, r8
   2186c:	mov	r3, r9
   21870:	ldr	r1, [r6]
   21874:	mov	r0, r5
   21878:	bl	21718 <fputs@plt+0x10674>
   2187c:	b	2182c <fputs@plt+0x10788>
   21880:	svcvc	0x00ff0000
   21884:	ldr	r3, [r1]
   21888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2188c:	mov	r9, r0
   21890:	sub	sp, sp, #36	; 0x24
   21894:	mov	r4, r1
   21898:	mov	r7, #0
   2189c:	str	r0, [r1, #4]
   218a0:	str	r3, [sp, #12]
   218a4:	ldr	r3, [sp, #12]
   218a8:	cmp	r3, r7
   218ac:	bgt	218d4 <fputs@plt+0x10830>
   218b0:	ldr	r6, [r4]
   218b4:	mov	r7, #56	; 0x38
   218b8:	mov	r8, #0
   218bc:	sub	r6, r6, #1
   218c0:	cmp	r6, #0
   218c4:	bgt	219a0 <fputs@plt+0x108fc>
   218c8:	ldr	r3, [r9, #12]
   218cc:	ldrb	r0, [r3, #11]
   218d0:	b	21950 <fputs@plt+0x108ac>
   218d4:	ldr	r8, [r4, #12]
   218d8:	mov	r3, #56	; 0x38
   218dc:	mla	r8, r3, r7, r8
   218e0:	ldr	r6, [r8, #48]	; 0x30
   218e4:	cmp	r6, #0
   218e8:	bne	218f4 <fputs@plt+0x10850>
   218ec:	add	r7, r7, #1
   218f0:	b	218a4 <fputs@plt+0x10800>
   218f4:	ldr	r5, [r6]
   218f8:	ldr	r1, [r6, #4]
   218fc:	ldr	r3, [r5, #8]
   21900:	mov	r0, r5
   21904:	ldr	fp, [r3, #24]
   21908:	bl	21884 <fputs@plt+0x107e0>
   2190c:	cmp	r0, #0
   21910:	bne	21950 <fputs@plt+0x108ac>
   21914:	ldr	r3, [r5, #56]	; 0x38
   21918:	ldr	sl, [r6, #16]
   2191c:	cmp	r3, #0
   21920:	beq	21958 <fputs@plt+0x108b4>
   21924:	ldr	r3, [r5, #56]	; 0x38
   21928:	ldrd	r0, [r5, #64]	; 0x40
   2192c:	adds	r2, r0, sl
   21930:	str	r3, [r6, #48]	; 0x30
   21934:	adc	r3, r1, sl, asr #31
   21938:	strd	r0, [r6, #8]
   2193c:	mov	r0, r8
   21940:	strd	r2, [r5, #64]	; 0x40
   21944:	bl	2100c <fputs@plt+0xff68>
   21948:	cmp	r0, #0
   2194c:	beq	218ec <fputs@plt+0x10848>
   21950:	add	sp, sp, #36	; 0x24
   21954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21958:	ldrd	r2, [r5, #64]	; 0x40
   2195c:	mov	r0, #202	; 0xca
   21960:	strd	r2, [sp, #16]
   21964:	bl	1225c <fputs@plt+0x11b8>
   21968:	cmp	r0, #0
   2196c:	movwne	r0, #3338	; 0xd0a
   21970:	bne	21988 <fputs@plt+0x108e4>
   21974:	add	r1, r5, #56	; 0x38
   21978:	mov	r0, fp
   2197c:	ldrd	r2, [sp, #16]
   21980:	str	r1, [sp]
   21984:	bl	217c4 <fputs@plt+0x10720>
   21988:	mov	r2, #0
   2198c:	mov	r3, #0
   21990:	cmp	r0, #0
   21994:	strd	r2, [r5, #64]	; 0x40
   21998:	bne	21950 <fputs@plt+0x108ac>
   2199c:	b	21924 <fputs@plt+0x10880>
   219a0:	ldr	r5, [r4]
   219a4:	add	r5, r5, r5, lsr #31
   219a8:	asr	r5, r5, #1
   219ac:	cmp	r6, r5
   219b0:	ldrlt	r3, [r4, #8]
   219b4:	subge	r5, r6, r5
   219b8:	lslge	r5, r5, #1
   219bc:	addge	sl, r5, #1
   219c0:	ldrlt	r5, [r3, r6, lsl #3]
   219c4:	addlt	r3, r3, r6, lsl #3
   219c8:	ldrlt	sl, [r3, #4]
   219cc:	ldr	r3, [r4, #12]
   219d0:	mla	r2, r7, r5, r3
   219d4:	ldr	r1, [r2, #24]
   219d8:	cmp	r1, #0
   219dc:	beq	21a28 <fputs@plt+0x10984>
   219e0:	mla	r3, r7, sl, r3
   219e4:	ldr	r1, [r3, #24]
   219e8:	cmp	r1, #0
   219ec:	moveq	sl, r5
   219f0:	beq	21a28 <fputs@plt+0x10984>
   219f4:	ldr	r1, [r3, #20]
   219f8:	str	r8, [sp, #28]
   219fc:	ldr	r0, [r4, #4]
   21a00:	str	r1, [sp, #4]
   21a04:	add	r1, sp, #28
   21a08:	ldr	r3, [r3, #32]
   21a0c:	str	r3, [sp]
   21a10:	ldr	r3, [r2, #20]
   21a14:	ldr	fp, [r0, #32]
   21a18:	ldr	r2, [r2, #32]
   21a1c:	blx	fp
   21a20:	cmp	r0, #0
   21a24:	movle	sl, r5
   21a28:	ldr	r3, [r4, #8]
   21a2c:	str	sl, [r3, r6, lsl #2]
   21a30:	sub	r6, r6, #1
   21a34:	b	218c0 <fputs@plt+0x1081c>
   21a38:	ldr	r3, [r0, #8]
   21a3c:	mov	r2, #40	; 0x28
   21a40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21a44:	sub	sp, sp, #52	; 0x34
   21a48:	mov	r4, r0
   21a4c:	mov	r6, r1
   21a50:	add	r0, sp, #8
   21a54:	mov	r1, #0
   21a58:	ldr	r5, [r3, #24]
   21a5c:	bl	10e88 <memset@plt>
   21a60:	ldr	r3, [r4, #40]	; 0x28
   21a64:	cmp	r3, #0
   21a68:	beq	21aac <fputs@plt+0x10a08>
   21a6c:	ldr	r3, [r6, #8]
   21a70:	ldrd	r0, [r4, #48]	; 0x30
   21a74:	adds	r8, r0, r3
   21a78:	mov	r0, r5
   21a7c:	adc	r9, r1, r3, asr #31
   21a80:	adds	r2, r8, #9
   21a84:	ldr	r1, [r4, #40]	; 0x28
   21a88:	adc	r3, r9, #0
   21a8c:	bl	21718 <fputs@plt+0x10674>
   21a90:	mov	r1, r6
   21a94:	mov	r0, r4
   21a98:	bl	1dfbc <fputs@plt+0xcf18>
   21a9c:	cmp	r0, #0
   21aa0:	beq	21ae4 <fputs@plt+0x10a40>
   21aa4:	add	sp, sp, #52	; 0x34
   21aa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21aac:	mov	r0, #202	; 0xca
   21ab0:	bl	1225c <fputs@plt+0x11b8>
   21ab4:	cmp	r0, #0
   21ab8:	movwne	r0, #3338	; 0xd0a
   21abc:	bne	21aa4 <fputs@plt+0x10a00>
   21ac0:	add	r3, r4, #40	; 0x28
   21ac4:	mov	r2, #0
   21ac8:	mov	r0, r5
   21acc:	str	r3, [sp]
   21ad0:	mov	r3, #0
   21ad4:	bl	217c4 <fputs@plt+0x10720>
   21ad8:	cmp	r0, #0
   21adc:	beq	21a6c <fputs@plt+0x109c8>
   21ae0:	b	21aa4 <fputs@plt+0x10a00>
   21ae4:	ldr	r3, [r4, #8]
   21ae8:	mov	r1, r0
   21aec:	mov	r2, #40	; 0x28
   21af0:	add	r0, sp, #8
   21af4:	ldr	r9, [r4, #40]	; 0x28
   21af8:	ldr	r5, [r4, #48]	; 0x30
   21afc:	ldr	r8, [r3, #12]
   21b00:	ldr	r7, [r4, #52]	; 0x34
   21b04:	bl	10e88 <memset@plt>
   21b08:	asr	fp, r8, #31
   21b0c:	mov	r0, r8
   21b10:	mov	r1, fp
   21b14:	bl	1c538 <fputs@plt+0xb494>
   21b18:	cmp	r0, #0
   21b1c:	str	r0, [sp, #12]
   21b20:	moveq	r3, #7
   21b24:	streq	r3, [sp, #8]
   21b28:	beq	21b60 <fputs@plt+0x10abc>
   21b2c:	mov	r0, r5
   21b30:	mov	r1, r7
   21b34:	mov	r2, r8
   21b38:	mov	r3, fp
   21b3c:	bl	6eed8 <fputs@plt+0x5de34>
   21b40:	subs	r5, r5, r2
   21b44:	str	r8, [sp, #16]
   21b48:	sbc	r7, r7, r3
   21b4c:	str	r2, [sp, #20]
   21b50:	str	r2, [sp, #24]
   21b54:	str	r5, [sp, #32]
   21b58:	str	r7, [sp, #36]	; 0x24
   21b5c:	str	r9, [sp, #40]	; 0x28
   21b60:	ldr	r3, [r4, #28]
   21b64:	add	r0, sp, #8
   21b68:	ldr	r2, [r6, #8]
   21b6c:	add	r3, r3, #1
   21b70:	str	r3, [r4, #28]
   21b74:	asr	r3, r2, #31
   21b78:	bl	17b4c <fputs@plt+0x6aa8>
   21b7c:	ldr	r5, [r6]
   21b80:	cmp	r5, #0
   21b84:	bne	21b9c <fputs@plt+0x10af8>
   21b88:	add	r1, r4, #48	; 0x30
   21b8c:	add	r0, sp, #8
   21b90:	str	r5, [r6]
   21b94:	bl	17960 <fputs@plt+0x68bc>
   21b98:	b	21aa4 <fputs@plt+0x10a00>
   21b9c:	ldm	r5, {r2, r7}
   21ba0:	add	r0, sp, #8
   21ba4:	asr	r3, r2, #31
   21ba8:	bl	17b4c <fputs@plt+0x6aa8>
   21bac:	mov	r1, r5
   21bb0:	add	r0, sp, #8
   21bb4:	ldr	r2, [r1], #8
   21bb8:	bl	165f4 <fputs@plt+0x5550>
   21bbc:	ldr	r3, [r6, #4]
   21bc0:	cmp	r3, #0
   21bc4:	bne	21bd0 <fputs@plt+0x10b2c>
   21bc8:	mov	r0, r5
   21bcc:	bl	177ec <fputs@plt+0x6748>
   21bd0:	mov	r5, r7
   21bd4:	b	21b80 <fputs@plt+0x10adc>
   21bd8:	ldrb	r3, [r0, #17]
   21bdc:	cmp	r3, #1
   21be0:	bhi	21bf0 <fputs@plt+0x10b4c>
   21be4:	ldrb	r3, [r0, #18]
   21be8:	cmp	r3, #1
   21bec:	bls	21f14 <fputs@plt+0x10e70>
   21bf0:	push	{r4, r5, r6, r7, r8, r9, lr}
   21bf4:	mov	r4, r0
   21bf8:	sub	sp, sp, #20
   21bfc:	mov	r6, r2
   21c00:	mov	r5, r1
   21c04:	bl	178e8 <fputs@plt+0x6844>
   21c08:	ldr	r0, [r4, #68]	; 0x44
   21c0c:	ldr	r3, [r0]
   21c10:	cmp	r3, #0
   21c14:	bne	21ce8 <fputs@plt+0x10c44>
   21c18:	mov	r5, #0
   21c1c:	mov	r8, #0
   21c20:	ldr	r0, [r4, #60]	; 0x3c
   21c24:	and	r6, r6, #1
   21c28:	bl	178ac <fputs@plt+0x6808>
   21c2c:	str	r8, [r4, #48]	; 0x30
   21c30:	str	r8, [r4, #60]	; 0x3c
   21c34:	ldr	r0, [r4, #212]	; 0xd4
   21c38:	bl	18008 <fputs@plt+0x6f64>
   21c3c:	ldr	r1, [r4, #28]
   21c40:	ldr	r0, [r4, #212]	; 0xd4
   21c44:	bl	1a648 <fputs@plt+0x95a4>
   21c48:	ldr	r7, [r4, #216]	; 0xd8
   21c4c:	cmp	r7, r8
   21c50:	beq	21e70 <fputs@plt+0x10dcc>
   21c54:	ldrb	r3, [r7, #44]	; 0x2c
   21c58:	cmp	r3, r8
   21c5c:	beq	21c7c <fputs@plt+0x10bd8>
   21c60:	mov	r2, #1
   21c64:	mov	r1, r8
   21c68:	mov	r0, r7
   21c6c:	bl	18584 <fputs@plt+0x74e0>
   21c70:	strb	r8, [r7, #44]	; 0x2c
   21c74:	strb	r8, [r7, #47]	; 0x2f
   21c78:	str	r8, [r7, #104]	; 0x68
   21c7c:	cmp	r5, #0
   21c80:	movne	r6, #0
   21c84:	cmp	r6, #0
   21c88:	beq	21cb8 <fputs@plt+0x10c14>
   21c8c:	ldr	r0, [r4, #64]	; 0x40
   21c90:	ldr	r3, [r0]
   21c94:	cmp	r3, #0
   21c98:	beq	21cb4 <fputs@plt+0x10c10>
   21c9c:	mov	r2, #0
   21ca0:	mov	r1, #22
   21ca4:	bl	12044 <fputs@plt+0xfa0>
   21ca8:	cmp	r0, #12
   21cac:	mov	r5, r0
   21cb0:	bne	21cb8 <fputs@plt+0x10c14>
   21cb4:	mov	r5, #0
   21cb8:	ldrb	r6, [r4, #4]
   21cbc:	cmp	r6, #0
   21cc0:	beq	21ea8 <fputs@plt+0x10e04>
   21cc4:	mov	r0, #0
   21cc8:	mov	r3, #1
   21ccc:	strb	r3, [r4, #17]
   21cd0:	mov	r3, #0
   21cd4:	cmp	r5, r3
   21cd8:	movne	r0, r5
   21cdc:	strb	r3, [r4, #20]
   21ce0:	add	sp, sp, #20
   21ce4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21ce8:	ldr	r2, [pc, #556]	; 21f1c <fputs@plt+0x10e78>
   21cec:	cmp	r3, r2
   21cf0:	bne	21cfc <fputs@plt+0x10c58>
   21cf4:	bl	11fd8 <fputs@plt+0xf34>
   21cf8:	b	21c18 <fputs@plt+0x10b74>
   21cfc:	ldrb	r3, [r4, #5]
   21d00:	cmp	r3, #3
   21d04:	bne	21d5c <fputs@plt+0x10cb8>
   21d08:	ldrd	r2, [r4, #80]	; 0x50
   21d0c:	orrs	r3, r2, r3
   21d10:	bne	21d1c <fputs@plt+0x10c78>
   21d14:	mov	r5, #0
   21d18:	b	21d4c <fputs@plt+0x10ca8>
   21d1c:	mov	r2, #0
   21d20:	mov	r3, #0
   21d24:	bl	12020 <fputs@plt+0xf7c>
   21d28:	subs	r5, r0, #0
   21d2c:	bne	21d4c <fputs@plt+0x10ca8>
   21d30:	ldrb	r3, [r4, #8]
   21d34:	cmp	r3, #0
   21d38:	beq	21d14 <fputs@plt+0x10c70>
   21d3c:	ldrb	r1, [r4, #12]
   21d40:	ldr	r0, [r4, #68]	; 0x44
   21d44:	bl	1202c <fputs@plt+0xf88>
   21d48:	mov	r5, r0
   21d4c:	mov	r2, #0
   21d50:	mov	r3, #0
   21d54:	strd	r2, [r4, #80]	; 0x50
   21d58:	b	21c1c <fputs@plt+0x10b78>
   21d5c:	cmp	r3, #1
   21d60:	beq	21d74 <fputs@plt+0x10cd0>
   21d64:	ldrb	r2, [r4, #4]
   21d68:	cmp	r2, #0
   21d6c:	cmpne	r3, #5
   21d70:	beq	21e48 <fputs@plt+0x10da4>
   21d74:	ldrd	r2, [r4, #80]	; 0x50
   21d78:	orrs	r3, r2, r3
   21d7c:	beq	21d14 <fputs@plt+0x10c70>
   21d80:	ldrd	r8, [r4, #168]	; 0xa8
   21d84:	mov	r2, #0
   21d88:	orrs	r3, r8, r9
   21d8c:	moveq	r3, #1
   21d90:	movne	r3, #0
   21d94:	cmp	r5, #0
   21d98:	moveq	r1, r3
   21d9c:	movne	r1, #1
   21da0:	cmp	r1, #0
   21da4:	mov	r3, #0
   21da8:	beq	21e34 <fputs@plt+0x10d90>
   21dac:	bl	12020 <fputs@plt+0xf7c>
   21db0:	cmp	r0, #0
   21db4:	mov	r5, r0
   21db8:	bne	21ddc <fputs@plt+0x10d38>
   21dbc:	ldrb	r3, [r4, #7]
   21dc0:	cmp	r3, #0
   21dc4:	bne	21ddc <fputs@plt+0x10d38>
   21dc8:	ldrb	r1, [r4, #12]
   21dcc:	ldr	r0, [r4, #68]	; 0x44
   21dd0:	orr	r1, r1, #16
   21dd4:	bl	1202c <fputs@plt+0xf88>
   21dd8:	mov	r5, r0
   21ddc:	cmp	r8, #1
   21de0:	sbcs	r3, r9, #0
   21de4:	movge	r3, #1
   21de8:	movlt	r3, #0
   21dec:	cmp	r5, #0
   21df0:	movne	r3, #0
   21df4:	cmp	r3, #0
   21df8:	beq	21d4c <fputs@plt+0x10ca8>
   21dfc:	add	r1, sp, #8
   21e00:	ldr	r0, [r4, #68]	; 0x44
   21e04:	bl	12038 <fputs@plt+0xf94>
   21e08:	subs	r5, r0, #0
   21e0c:	bne	21d4c <fputs@plt+0x10ca8>
   21e10:	ldrd	r2, [sp, #8]
   21e14:	cmp	r8, r2
   21e18:	sbcs	r3, r9, r3
   21e1c:	bge	21d4c <fputs@plt+0x10ca8>
   21e20:	mov	r2, r8
   21e24:	mov	r3, r9
   21e28:	ldr	r0, [r4, #68]	; 0x44
   21e2c:	bl	12020 <fputs@plt+0xf7c>
   21e30:	b	21d48 <fputs@plt+0x10ca4>
   21e34:	ldr	r1, [pc, #228]	; 21f20 <fputs@plt+0x10e7c>
   21e38:	strd	r2, [sp]
   21e3c:	mov	r2, #28
   21e40:	bl	12014 <fputs@plt+0xf70>
   21e44:	b	21db0 <fputs@plt+0x10d0c>
   21e48:	ldrb	r5, [r4, #13]
   21e4c:	bl	11fd8 <fputs@plt+0xf34>
   21e50:	cmp	r5, #0
   21e54:	bne	21c18 <fputs@plt+0x10b74>
   21e58:	ldrb	r2, [r4, #9]
   21e5c:	ldr	r0, [r4]
   21e60:	ldr	r1, [r4, #180]	; 0xb4
   21e64:	bl	120a4 <fputs@plt+0x1000>
   21e68:	mov	r5, r0
   21e6c:	b	21c1c <fputs@plt+0x10b78>
   21e70:	cmp	r5, #0
   21e74:	moveq	r3, r6
   21e78:	movne	r3, #0
   21e7c:	cmp	r3, #0
   21e80:	beq	21c7c <fputs@plt+0x10bd8>
   21e84:	ldr	r1, [r4, #28]
   21e88:	ldr	r3, [r4, #36]	; 0x24
   21e8c:	cmp	r3, r1
   21e90:	movls	r5, r7
   21e94:	bls	21c7c <fputs@plt+0x10bd8>
   21e98:	mov	r0, r4
   21e9c:	bl	15d50 <fputs@plt+0x4cac>
   21ea0:	mov	r5, r0
   21ea4:	b	21c7c <fputs@plt+0x10bd8>
   21ea8:	ldr	r7, [r4, #216]	; 0xd8
   21eac:	cmp	r7, #0
   21eb0:	bne	21ecc <fputs@plt+0x10e28>
   21eb4:	mov	r1, #1
   21eb8:	mov	r0, r4
   21ebc:	bl	139a8 <fputs@plt+0x2904>
   21ec0:	mov	r3, #0
   21ec4:	strb	r3, [r4, #19]
   21ec8:	b	21cc8 <fputs@plt+0x10c24>
   21ecc:	ldrb	r3, [r7, #43]	; 0x2b
   21ed0:	cmp	r3, #0
   21ed4:	beq	21cc4 <fputs@plt+0x10c20>
   21ed8:	ldrsh	r1, [r7, #40]	; 0x28
   21edc:	mov	r3, #6
   21ee0:	mov	r2, #1
   21ee4:	strb	r6, [r7, #43]	; 0x2b
   21ee8:	ldr	r0, [r7, #4]
   21eec:	add	r1, r1, #3
   21ef0:	bl	12068 <fputs@plt+0xfc4>
   21ef4:	cmp	r0, #0
   21ef8:	movne	r3, #1
   21efc:	strbne	r3, [r7, #43]	; 0x2b
   21f00:	bne	21cc4 <fputs@plt+0x10c20>
   21f04:	ldrb	r3, [r7, #43]	; 0x2b
   21f08:	cmp	r3, #0
   21f0c:	beq	21eb4 <fputs@plt+0x10e10>
   21f10:	b	21cc4 <fputs@plt+0x10c20>
   21f14:	mov	r0, #0
   21f18:	bx	lr
   21f1c:	andeq	r1, r7, r8, ror #16
   21f20:	andeq	r2, r7, r0, lsr r0
   21f24:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   21f28:	subs	r4, r1, #0
   21f2c:	beq	21f90 <fputs@plt+0x10eec>
   21f30:	mov	r7, r3
   21f34:	mov	r5, r0
   21f38:	ldrb	r3, [r4]
   21f3c:	mov	r6, r2
   21f40:	cmp	r3, #152	; 0x98
   21f44:	bne	21f9c <fputs@plt+0x10ef8>
   21f48:	ldr	r3, [r4, #28]
   21f4c:	cmp	r3, r2
   21f50:	bne	21f9c <fputs@plt+0x10ef8>
   21f54:	ldrsh	r3, [r4, #32]
   21f58:	cmp	r3, #0
   21f5c:	movlt	r3, #101	; 0x65
   21f60:	strblt	r3, [r4]
   21f64:	blt	21f90 <fputs@plt+0x10eec>
   21f68:	ldr	r1, [r7, #4]
   21f6c:	add	r3, r3, r3, lsl #2
   21f70:	mov	r2, #0
   21f74:	ldr	r1, [r1, r3, lsl #2]
   21f78:	bl	20308 <fputs@plt+0xf264>
   21f7c:	mov	r6, r0
   21f80:	mov	r1, r4
   21f84:	mov	r0, r5
   21f88:	mov	r4, r6
   21f8c:	bl	1f4b0 <fputs@plt+0xe40c>
   21f90:	mov	r0, r4
   21f94:	add	sp, sp, #12
   21f98:	pop	{r4, r5, r6, r7, pc}
   21f9c:	mov	r3, r7
   21fa0:	mov	r2, r6
   21fa4:	ldr	r1, [r4, #12]
   21fa8:	mov	r0, r5
   21fac:	bl	21f24 <fputs@plt+0x10e80>
   21fb0:	mov	r3, r7
   21fb4:	mov	r2, r6
   21fb8:	str	r0, [r4, #12]
   21fbc:	mov	r0, r5
   21fc0:	ldr	r1, [r4, #16]
   21fc4:	bl	21f24 <fputs@plt+0x10e80>
   21fc8:	ldr	r3, [r4, #4]
   21fcc:	str	r0, [r4, #16]
   21fd0:	ldr	r1, [r4, #20]
   21fd4:	tst	r3, #2048	; 0x800
   21fd8:	beq	22000 <fputs@plt+0x10f5c>
   21fdc:	cmp	r1, #0
   21fe0:	beq	21f90 <fputs@plt+0x10eec>
   21fe4:	mov	r3, #1
   21fe8:	mov	r2, r6
   21fec:	mov	r0, r5
   21ff0:	str	r3, [sp]
   21ff4:	mov	r3, r7
   21ff8:	bl	22074 <fputs@plt+0x10fd0>
   21ffc:	b	21f90 <fputs@plt+0x10eec>
   22000:	cmp	r1, #0
   22004:	beq	21f90 <fputs@plt+0x10eec>
   22008:	mov	r3, r7
   2200c:	mov	r2, r6
   22010:	mov	r0, r5
   22014:	bl	2201c <fputs@plt+0x10f78>
   22018:	b	21f90 <fputs@plt+0x10eec>
   2201c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22020:	mov	r8, r0
   22024:	mov	r5, r1
   22028:	mov	r9, r2
   2202c:	mov	sl, r3
   22030:	mov	r4, #0
   22034:	mov	fp, #20
   22038:	ldr	r3, [r5]
   2203c:	cmp	r4, r3
   22040:	blt	2204c <fputs@plt+0x10fa8>
   22044:	add	sp, sp, #4
   22048:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2204c:	ldr	r7, [r5, #4]
   22050:	mul	r6, fp, r4
   22054:	mov	r3, sl
   22058:	mov	r2, r9
   2205c:	mov	r0, r8
   22060:	add	r4, r4, #1
   22064:	ldr	r1, [r7, r6]
   22068:	bl	21f24 <fputs@plt+0x10e80>
   2206c:	str	r0, [r7, r6]
   22070:	b	22038 <fputs@plt+0x10f94>
   22074:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22078:	mov	r5, r0
   2207c:	mov	r4, r1
   22080:	mov	r6, r2
   22084:	mov	r7, r3
   22088:	mov	fp, #1
   2208c:	ldr	sl, [sp, #48]	; 0x30
   22090:	ldr	r1, [r4]
   22094:	cmp	r1, #0
   22098:	beq	220ac <fputs@plt+0x11008>
   2209c:	mov	r3, r7
   220a0:	mov	r2, r6
   220a4:	mov	r0, r5
   220a8:	bl	2201c <fputs@plt+0x10f78>
   220ac:	ldr	r1, [r4, #36]	; 0x24
   220b0:	cmp	r1, #0
   220b4:	beq	220c8 <fputs@plt+0x11024>
   220b8:	mov	r3, r7
   220bc:	mov	r2, r6
   220c0:	mov	r0, r5
   220c4:	bl	2201c <fputs@plt+0x10f78>
   220c8:	ldr	r1, [r4, #44]	; 0x2c
   220cc:	cmp	r1, #0
   220d0:	beq	220e4 <fputs@plt+0x11040>
   220d4:	mov	r3, r7
   220d8:	mov	r2, r6
   220dc:	mov	r0, r5
   220e0:	bl	2201c <fputs@plt+0x10f78>
   220e4:	mov	r3, r7
   220e8:	mov	r2, r6
   220ec:	ldr	r1, [r4, #40]	; 0x28
   220f0:	mov	r0, r5
   220f4:	bl	21f24 <fputs@plt+0x10e80>
   220f8:	mov	r3, r7
   220fc:	mov	r2, r6
   22100:	str	r0, [r4, #40]	; 0x28
   22104:	mov	r0, r5
   22108:	ldr	r1, [r4, #32]
   2210c:	bl	21f24 <fputs@plt+0x10e80>
   22110:	ldr	r8, [r4, #28]
   22114:	ldr	r9, [r8], #8
   22118:	str	r0, [r4, #32]
   2211c:	cmp	r9, #0
   22120:	bgt	22140 <fputs@plt+0x1109c>
   22124:	cmp	sl, #0
   22128:	beq	22138 <fputs@plt+0x11094>
   2212c:	ldr	r4, [r4, #48]	; 0x30
   22130:	cmp	r4, #0
   22134:	bne	22090 <fputs@plt+0x10fec>
   22138:	add	sp, sp, #12
   2213c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22140:	ldr	r1, [r8, #20]
   22144:	cmp	r1, #0
   22148:	beq	22160 <fputs@plt+0x110bc>
   2214c:	mov	r3, r7
   22150:	mov	r2, r6
   22154:	str	fp, [sp]
   22158:	mov	r0, r5
   2215c:	bl	22074 <fputs@plt+0x10fd0>
   22160:	ldrb	r3, [r8, #37]	; 0x25
   22164:	tst	r3, #4
   22168:	beq	22188 <fputs@plt+0x110e4>
   2216c:	ldr	r1, [r8, #64]	; 0x40
   22170:	cmp	r1, #0
   22174:	beq	22188 <fputs@plt+0x110e4>
   22178:	mov	r3, r7
   2217c:	mov	r2, r6
   22180:	mov	r0, r5
   22184:	bl	2201c <fputs@plt+0x10f78>
   22188:	sub	r9, r9, #1
   2218c:	add	r8, r8, #72	; 0x48
   22190:	b	2211c <fputs@plt+0x11078>
   22194:	push	{r4, r5, r6, r7, r8, lr}
   22198:	subs	r6, r2, #0
   2219c:	beq	221c8 <fputs@plt+0x11124>
   221a0:	mov	r8, r3
   221a4:	movw	r2, #8200	; 0x2008
   221a8:	ldr	r3, [r1, #8]
   221ac:	mov	r5, r1
   221b0:	tst	r2, r3
   221b4:	bne	221c8 <fputs@plt+0x11124>
   221b8:	ldr	r4, [r1, #56]	; 0x38
   221bc:	cmp	r4, #0
   221c0:	moveq	r7, r0
   221c4:	beq	221ec <fputs@plt+0x11148>
   221c8:	mov	r4, #0
   221cc:	b	22264 <fputs@plt+0x111c0>
   221d0:	mov	r3, r8
   221d4:	mov	r1, r5
   221d8:	ldr	r2, [r6, #16]
   221dc:	mov	r0, r7
   221e0:	bl	22194 <fputs@plt+0x110f0>
   221e4:	ldr	r6, [r6, #12]
   221e8:	add	r4, r4, r0
   221ec:	ldrb	r3, [r6]
   221f0:	cmp	r3, #72	; 0x48
   221f4:	beq	221d0 <fputs@plt+0x1112c>
   221f8:	ldr	r3, [r6, #4]
   221fc:	tst	r3, #1
   22200:	bne	221c8 <fputs@plt+0x11124>
   22204:	mov	r2, r8
   22208:	mov	r1, #3
   2220c:	mov	r0, r6
   22210:	bl	18c98 <fputs@plt+0x7bf4>
   22214:	cmp	r0, #0
   22218:	beq	22264 <fputs@plt+0x111c0>
   2221c:	add	r4, r4, #1
   22220:	mov	r2, #0
   22224:	mov	r1, r6
   22228:	mov	r0, r7
   2222c:	bl	20308 <fputs@plt+0xf264>
   22230:	mov	r1, r0
   22234:	mov	r2, r8
   22238:	ldr	r3, [r5]
   2223c:	mov	r0, r7
   22240:	bl	21f24 <fputs@plt+0x10e80>
   22244:	mov	r2, r0
   22248:	mov	r0, r7
   2224c:	ldr	r1, [r5, #32]
   22250:	bl	1f8a0 <fputs@plt+0xe7fc>
   22254:	str	r0, [r5, #32]
   22258:	ldr	r5, [r5, #48]	; 0x30
   2225c:	cmp	r5, #0
   22260:	bne	22220 <fputs@plt+0x1117c>
   22264:	mov	r0, r4
   22268:	pop	{r4, r5, r6, r7, r8, pc}
   2226c:	cmp	r2, #1
   22270:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22274:	ldr	r7, [r0]
   22278:	ldr	lr, [r0, #40]	; 0x28
   2227c:	bne	222e8 <fputs@plt+0x11244>
   22280:	ldr	r5, [r0, #36]	; 0x24
   22284:	ldr	r3, [r7, #12]
   22288:	sub	ip, lr, r5
   2228c:	cmp	r3, ip
   22290:	bhi	222a0 <fputs@plt+0x111fc>
   22294:	mov	r6, #0
   22298:	mov	r0, r6
   2229c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   222a0:	ldr	r3, [r0, #28]
   222a4:	cmp	r3, ip
   222a8:	bls	22294 <fputs@plt+0x111f0>
   222ac:	ldr	r3, [pc, #716]	; 22580 <fputs@plt+0x114dc>
   222b0:	ldr	r4, [r3, #180]	; 0xb4
   222b4:	cmp	r4, #0
   222b8:	mov	r4, r3
   222bc:	beq	222d8 <fputs@plt+0x11234>
   222c0:	ldmib	r0, {r6, r8}
   222c4:	add	r8, r6, r8
   222c8:	ldr	r6, [r3, #176]	; 0xb0
   222cc:	cmp	r8, r6
   222d0:	ldrle	r3, [r3, #208]	; 0xd0
   222d4:	ble	222dc <fputs@plt+0x11238>
   222d8:	ldr	r3, [r4, #244]	; 0xf4
   222dc:	cmp	r3, #0
   222e0:	cmpne	r5, ip
   222e4:	bcc	22294 <fputs@plt+0x111f0>
   222e8:	ldr	r3, [r0, #44]	; 0x2c
   222ec:	mov	r5, r2
   222f0:	mov	r4, r1
   222f4:	mov	r8, r0
   222f8:	cmp	lr, r3
   222fc:	bcc	22304 <fputs@plt+0x11260>
   22300:	bl	1e17c <fputs@plt+0xd0d8>
   22304:	ldr	r3, [r8, #16]
   22308:	cmp	r3, #0
   2230c:	beq	2239c <fputs@plt+0x112f8>
   22310:	ldr	r6, [r7, #48]	; 0x30
   22314:	ldrb	r3, [r6, #14]
   22318:	cmp	r3, #0
   2231c:	bne	2239c <fputs@plt+0x112f8>
   22320:	ldr	r2, [r8, #24]
   22324:	ldr	r3, [r8, #40]	; 0x28
   22328:	add	r3, r3, #1
   2232c:	cmp	r3, r2
   22330:	bcs	2236c <fputs@plt+0x112c8>
   22334:	ldr	r3, [pc, #580]	; 22580 <fputs@plt+0x114dc>
   22338:	ldr	r2, [r3, #180]	; 0xb4
   2233c:	cmp	r2, #0
   22340:	mov	r2, r3
   22344:	beq	22360 <fputs@plt+0x112bc>
   22348:	ldmib	r8, {r0, r1}
   2234c:	add	r0, r0, r1
   22350:	ldr	r1, [r3, #176]	; 0xb0
   22354:	cmp	r0, r1
   22358:	ldrle	r3, [r3, #208]	; 0xd0
   2235c:	ble	22364 <fputs@plt+0x112c0>
   22360:	ldr	r3, [r2, #244]	; 0xf4
   22364:	cmp	r3, #0
   22368:	beq	2239c <fputs@plt+0x112f8>
   2236c:	mov	r1, #0
   22370:	mov	r0, r6
   22374:	bl	180f4 <fputs@plt+0x7050>
   22378:	mov	r0, r6
   2237c:	bl	13774 <fputs@plt+0x26d0>
   22380:	ldr	r3, [r6, #20]
   22384:	ldr	r2, [r8, #12]
   22388:	ldr	r1, [r3, #12]
   2238c:	cmp	r1, r2
   22390:	beq	223d8 <fputs@plt+0x11334>
   22394:	mov	r0, r6
   22398:	bl	180b0 <fputs@plt+0x700c>
   2239c:	ldr	r3, [r8, #52]	; 0x34
   223a0:	cmp	r3, #0
   223a4:	beq	22450 <fputs@plt+0x113ac>
   223a8:	ldr	r6, [r8, #52]	; 0x34
   223ac:	ldr	r3, [r6, #16]
   223b0:	str	r3, [r8, #52]	; 0x34
   223b4:	mov	r3, #0
   223b8:	str	r3, [r6, #16]
   223bc:	ldr	r3, [r8, #16]
   223c0:	cmp	r3, #0
   223c4:	ldrne	r2, [r8]
   223c8:	ldrne	r3, [r2, #16]
   223cc:	addne	r3, r3, #1
   223d0:	strne	r3, [r2, #16]
   223d4:	b	223f0 <fputs@plt+0x1134c>
   223d8:	ldr	r3, [r3, #16]
   223dc:	ldr	r2, [r8, #16]
   223e0:	sub	r2, r3, r2
   223e4:	ldr	r3, [r7, #16]
   223e8:	sub	r3, r3, r2
   223ec:	str	r3, [r7, #16]
   223f0:	ldr	r2, [r8, #44]	; 0x2c
   223f4:	mov	r1, #1
   223f8:	udiv	r3, r4, r2
   223fc:	mls	r3, r2, r3, r4
   22400:	ldr	r2, [r8, #40]	; 0x28
   22404:	add	r2, r2, #1
   22408:	str	r2, [r8, #40]	; 0x28
   2240c:	ldr	r2, [r8, #48]	; 0x30
   22410:	str	r4, [r6, #8]
   22414:	ldr	r2, [r2, r3, lsl #2]
   22418:	strb	r1, [r6, #12]
   2241c:	ldr	r1, [r6, #4]
   22420:	str	r2, [r6, #16]
   22424:	mov	r2, #0
   22428:	str	r8, [r6, #20]
   2242c:	str	r2, [r6, #24]
   22430:	str	r2, [r6, #28]
   22434:	str	r2, [r1]
   22438:	ldr	r2, [r8, #48]	; 0x30
   2243c:	str	r6, [r2, r3, lsl #2]
   22440:	ldr	r3, [r8, #32]
   22444:	cmp	r3, r4
   22448:	strcc	r4, [r8, #32]
   2244c:	b	22298 <fputs@plt+0x111f4>
   22450:	ldr	r3, [r8, #40]	; 0x28
   22454:	cmp	r3, #0
   22458:	bne	224d8 <fputs@plt+0x11434>
   2245c:	ldr	r6, [pc, #284]	; 22580 <fputs@plt+0x114dc>
   22460:	ldr	r3, [r6, #172]	; 0xac
   22464:	cmp	r3, #0
   22468:	beq	224d8 <fputs@plt+0x11434>
   2246c:	ldr	r3, [r8, #24]
   22470:	cmp	r3, #2
   22474:	bls	224d8 <fputs@plt+0x11434>
   22478:	bl	12114 <fputs@plt+0x1070>
   2247c:	ldr	r0, [r6, #172]	; 0xac
   22480:	ldr	lr, [r8, #12]
   22484:	ldr	ip, [r8, #24]
   22488:	cmp	r0, #0
   2248c:	ldrle	r3, [pc, #240]	; 22584 <fputs@plt+0x114e0>
   22490:	asr	r7, lr, #31
   22494:	smullgt	r0, r1, r0, lr
   22498:	smullle	r0, r1, r0, r3
   2249c:	umull	r2, r3, lr, ip
   224a0:	mla	r3, ip, r7, r3
   224a4:	cmp	r2, r0
   224a8:	sbcs	r3, r3, r1
   224ac:	movlt	r1, #0
   224b0:	mullt	r0, ip, lr
   224b4:	bl	1c538 <fputs@plt+0xb494>
   224b8:	mov	r6, r0
   224bc:	str	r0, [r8, #56]	; 0x38
   224c0:	bl	1212c <fputs@plt+0x1088>
   224c4:	cmp	r6, #0
   224c8:	bne	22528 <fputs@plt+0x11484>
   224cc:	ldr	r3, [r8, #52]	; 0x34
   224d0:	cmp	r3, #0
   224d4:	bne	223a8 <fputs@plt+0x11304>
   224d8:	cmp	r5, #1
   224dc:	bne	224e4 <fputs@plt+0x11440>
   224e0:	bl	12114 <fputs@plt+0x1070>
   224e4:	ldr	r0, [r8, #12]
   224e8:	bl	1eedc <fputs@plt+0xde38>
   224ec:	ldr	r9, [r8, #4]
   224f0:	cmp	r5, #1
   224f4:	mov	r7, r0
   224f8:	add	r6, r0, r9
   224fc:	bne	22504 <fputs@plt+0x11460>
   22500:	bl	1212c <fputs@plt+0x1088>
   22504:	cmp	r7, #0
   22508:	beq	22294 <fputs@plt+0x111f0>
   2250c:	add	r3, r6, #32
   22510:	str	r7, [r7, r9]
   22514:	str	r3, [r6, #4]
   22518:	mov	r3, #0
   2251c:	strb	r3, [r6, #13]
   22520:	strb	r3, [r6, #14]
   22524:	b	223bc <fputs@plt+0x11318>
   22528:	mov	r0, r6
   2252c:	mov	r7, #1
   22530:	bl	12164 <fputs@plt+0x10c0>
   22534:	ldr	r1, [r8, #12]
   22538:	mov	r2, #0
   2253c:	mov	r9, r2
   22540:	sdiv	r0, r0, r1
   22544:	cmp	r0, r2
   22548:	ldr	lr, [r8, #52]	; 0x34
   2254c:	ble	224cc <fputs@plt+0x11428>
   22550:	ldr	ip, [r8, #4]
   22554:	add	r2, r2, #1
   22558:	add	r3, r6, ip
   2255c:	str	r6, [r6, ip]
   22560:	add	r6, r6, r1
   22564:	add	ip, r3, #32
   22568:	str	ip, [r3, #4]
   2256c:	strb	r7, [r3, #13]
   22570:	strb	r9, [r3, #14]
   22574:	str	lr, [r3, #16]
   22578:	str	r3, [r8, #52]	; 0x34
   2257c:	b	22544 <fputs@plt+0x114a0>
   22580:	andeq	r0, r9, r0, lsr #15
   22584:			; <UNDEFINED> instruction: 0xfffffc00
   22588:	ldr	ip, [r0, #44]	; 0x2c
   2258c:	udiv	r3, r1, ip
   22590:	mls	r3, ip, r3, r1
   22594:	ldr	ip, [r0, #48]	; 0x30
   22598:	ldr	r3, [ip, r3, lsl #2]
   2259c:	cmp	r3, #0
   225a0:	beq	225d0 <fputs@plt+0x1152c>
   225a4:	ldr	ip, [r3, #8]
   225a8:	cmp	r1, ip
   225ac:	bne	225c4 <fputs@plt+0x11520>
   225b0:	ldrb	r2, [r3, #12]
   225b4:	cmp	r2, #0
   225b8:	bne	225d8 <fputs@plt+0x11534>
   225bc:	mov	r0, r3
   225c0:	b	13774 <fputs@plt+0x26d0>
   225c4:	ldr	r3, [r3, #16]
   225c8:	b	2259c <fputs@plt+0x114f8>
   225cc:	b	2226c <fputs@plt+0x111c8>
   225d0:	cmp	r2, #0
   225d4:	bne	225cc <fputs@plt+0x11528>
   225d8:	mov	r0, r3
   225dc:	bx	lr
   225e0:	push	{r4, r5, r6, lr}
   225e4:	subs	r4, r2, #0
   225e8:	popeq	{r4, r5, r6, pc}
   225ec:	add	r1, r1, #20
   225f0:	mov	r5, r0
   225f4:	cmp	r1, #19
   225f8:	ldrls	pc, [pc, r1, lsl #2]
   225fc:	b	22704 <fputs@plt+0x11660>
   22600:	andeq	r2, r2, r0, asr r6
   22604:	andeq	r2, r2, r4, lsl #14
   22608:	andeq	r2, r2, r4, lsl #14
   2260c:	andeq	r2, r2, r4, lsl #14
   22610:	andeq	r2, r2, r4, lsl #14
   22614:			; <UNDEFINED> instruction: 0x000226b0
   22618:	andeq	r2, r2, r4, lsl #14
   2261c:			; <UNDEFINED> instruction: 0x000226b0
   22620:			; <UNDEFINED> instruction: 0x000226b0
   22624:	andeq	r2, r2, ip, lsl #13
   22628:	andeq	r2, r2, ip, ror #13
   2262c:	andeq	r2, r2, r4, lsl #14
   22630:	andeq	r2, r2, r0, asr #13
   22634:	andeq	r2, r2, r4, lsl #14
   22638:	andeq	r2, r2, r4, ror r6
   2263c:	andeq	r2, r2, r4, lsr #13
   22640:	andeq	r2, r2, r4, lsl #14
   22644:	andeq	r2, r2, r4, lsl #14
   22648:	andeq	r2, r2, r4, lsl #14
   2264c:			; <UNDEFINED> instruction: 0x000226b0
   22650:	ldr	r1, [r4, #4]
   22654:	cmp	r1, #0
   22658:	beq	226b0 <fputs@plt+0x1160c>
   2265c:	ldrh	r3, [r1, #2]
   22660:	tst	r3, #16
   22664:	beq	226b0 <fputs@plt+0x1160c>
   22668:	mov	r0, r5
   2266c:	bl	1b744 <fputs@plt+0xa6a0>
   22670:	b	226b0 <fputs@plt+0x1160c>
   22674:	ldr	r3, [r0, #456]	; 0x1c8
   22678:	cmp	r3, #0
   2267c:	popne	{r4, r5, r6, pc}
   22680:	mov	r0, r4
   22684:	pop	{r4, r5, r6, lr}
   22688:	b	1b9f4 <fputs@plt+0xa950>
   2268c:	ldr	r3, [r0, #456]	; 0x1c8
   22690:	cmp	r3, #0
   22694:	popne	{r4, r5, r6, pc}
   22698:	mov	r0, r4
   2269c:	pop	{r4, r5, r6, lr}
   226a0:	b	177ec <fputs@plt+0x6748>
   226a4:	ldrh	r3, [r4, #2]
   226a8:	tst	r3, #16
   226ac:	popeq	{r4, r5, r6, pc}
   226b0:	mov	r1, r4
   226b4:	mov	r0, r5
   226b8:	pop	{r4, r5, r6, lr}
   226bc:	b	1b744 <fputs@plt+0xa6a0>
   226c0:	ldr	r3, [r0, #456]	; 0x1c8
   226c4:	cmp	r3, #0
   226c8:	bne	226d8 <fputs@plt+0x11634>
   226cc:	mov	r0, r4
   226d0:	pop	{r4, r5, r6, lr}
   226d4:	b	1c224 <fputs@plt+0xb180>
   226d8:	ldr	r3, [r4, #24]
   226dc:	cmp	r3, #0
   226e0:	beq	226b0 <fputs@plt+0x1160c>
   226e4:	ldr	r1, [r4, #20]
   226e8:	b	22668 <fputs@plt+0x115c4>
   226ec:	ldr	r3, [r0, #456]	; 0x1c8
   226f0:	cmp	r3, #0
   226f4:	popne	{r4, r5, r6, pc}
   226f8:	mov	r0, r4
   226fc:	pop	{r4, r5, r6, lr}
   22700:	b	1ba14 <fputs@plt+0xa970>
   22704:	pop	{r4, r5, r6, pc}
   22708:	push	{r4, r5, r6, r7, r8, lr}
   2270c:	subs	r5, r1, #0
   22710:	mov	r7, r0
   22714:	movne	r6, #20
   22718:	movne	r4, r5
   2271c:	mlane	r6, r6, r2, r5
   22720:	bne	22750 <fputs@plt+0x116ac>
   22724:	mov	r1, r5
   22728:	mov	r0, r7
   2272c:	pop	{r4, r5, r6, r7, r8, lr}
   22730:	b	1b744 <fputs@plt+0xa6a0>
   22734:	ldrsb	r1, [r4, #1]
   22738:	cmp	r1, #0
   2273c:	beq	2274c <fputs@plt+0x116a8>
   22740:	mov	r0, r7
   22744:	ldr	r2, [r4, #16]
   22748:	bl	225e0 <fputs@plt+0x1153c>
   2274c:	add	r4, r4, #20
   22750:	cmp	r6, r4
   22754:	bhi	22734 <fputs@plt+0x11690>
   22758:	b	22724 <fputs@plt+0x11680>
   2275c:	push	{r4, r5, r6, r7, r8, lr}
   22760:	mov	r4, r1
   22764:	mov	r5, r0
   22768:	ldrsh	r1, [r1, #68]	; 0x44
   2276c:	ldr	r0, [r4, #60]	; 0x3c
   22770:	bl	1c180 <fputs@plt+0xb0dc>
   22774:	ldrh	r1, [r4, #84]	; 0x54
   22778:	ldr	r0, [r4, #16]
   2277c:	lsl	r1, r1, #1
   22780:	bl	1c180 <fputs@plt+0xb0dc>
   22784:	ldr	r6, [r4, #192]	; 0xc0
   22788:	cmp	r6, #0
   2278c:	bne	227e4 <fputs@plt+0x11740>
   22790:	ldrsh	r6, [r4, #70]	; 0x46
   22794:	sub	r6, r6, #1
   22798:	cmp	r6, #0
   2279c:	ldr	r1, [r4, #64]	; 0x40
   227a0:	bge	22808 <fputs@plt+0x11764>
   227a4:	mov	r0, r5
   227a8:	bl	1b744 <fputs@plt+0xa6a0>
   227ac:	mov	r0, r5
   227b0:	ldr	r1, [r4, #4]
   227b4:	ldr	r2, [r4, #32]
   227b8:	bl	22708 <fputs@plt+0x11664>
   227bc:	mov	r0, r5
   227c0:	ldr	r1, [r4, #16]
   227c4:	bl	1b744 <fputs@plt+0xa6a0>
   227c8:	mov	r0, r5
   227cc:	ldr	r1, [r4, #168]	; 0xa8
   227d0:	bl	1b744 <fputs@plt+0xa6a0>
   227d4:	mov	r0, r5
   227d8:	ldr	r1, [r4, #172]	; 0xac
   227dc:	pop	{r4, r5, r6, r7, r8, lr}
   227e0:	b	1b744 <fputs@plt+0xa6a0>
   227e4:	mov	r0, r5
   227e8:	ldm	r6, {r1, r2}
   227ec:	ldr	r7, [r6, #24]
   227f0:	bl	22708 <fputs@plt+0x11664>
   227f4:	mov	r1, r6
   227f8:	mov	r0, r5
   227fc:	bl	1b744 <fputs@plt+0xa6a0>
   22800:	mov	r6, r7
   22804:	b	22788 <fputs@plt+0x116e4>
   22808:	mov	r0, r5
   2280c:	ldr	r1, [r1, r6, lsl #2]
   22810:	bl	1b744 <fputs@plt+0xa6a0>
   22814:	b	22794 <fputs@plt+0x116f0>
   22818:	push	{r4, r5, r6, lr}
   2281c:	mov	r1, r0
   22820:	mov	r4, r0
   22824:	ldr	r5, [r0]
   22828:	mov	r0, r5
   2282c:	bl	2275c <fputs@plt+0x116b8>
   22830:	ldr	r3, [r4, #48]	; 0x30
   22834:	mov	r1, r4
   22838:	mov	r0, r5
   2283c:	ldr	r2, [r4, #52]	; 0x34
   22840:	cmp	r3, #0
   22844:	strne	r2, [r3, #52]	; 0x34
   22848:	streq	r2, [r5, #4]
   2284c:	ldr	r2, [r4, #52]	; 0x34
   22850:	cmp	r2, #0
   22854:	strne	r3, [r2, #48]	; 0x30
   22858:	ldr	r3, [pc, #16]	; 22870 <fputs@plt+0x117cc>
   2285c:	str	r3, [r4, #40]	; 0x28
   22860:	mov	r3, #0
   22864:	str	r3, [r4]
   22868:	pop	{r4, r5, r6, lr}
   2286c:	b	1b744 <fputs@plt+0xa6a0>
   22870:	strlt	ip, [r6], -r8, asr #7
   22874:	ldr	ip, [r0]
   22878:	push	{r4, r5, r6, r7, r8, lr}
   2287c:	ldrb	r7, [ip, #69]	; 0x45
   22880:	cmp	r7, #0
   22884:	bne	228c0 <fputs@plt+0x1181c>
   22888:	mov	r3, r0
   2288c:	mov	r4, #20
   22890:	ldr	r6, [r3, #4]
   22894:	mov	r0, ip
   22898:	mul	r4, r4, r1
   2289c:	add	r5, r6, r4
   228a0:	ldrsb	r1, [r5, #1]
   228a4:	ldr	r2, [r5, #16]
   228a8:	bl	225e0 <fputs@plt+0x1153c>
   228ac:	mov	r3, #160	; 0xa0
   228b0:	mov	r0, #1
   228b4:	str	r7, [r5, #16]
   228b8:	strh	r3, [r6, r4]
   228bc:	pop	{r4, r5, r6, r7, r8, pc}
   228c0:	mov	r0, #0
   228c4:	pop	{r4, r5, r6, r7, r8, pc}
   228c8:	push	{lr}		; (str lr, [sp, #-4]!)
   228cc:	mov	ip, r1
   228d0:	ldr	lr, [r0, #24]
   228d4:	ldr	r3, [r0, #32]
   228d8:	ldr	lr, [lr, #96]	; 0x60
   228dc:	sub	r1, r3, #1
   228e0:	cmp	r1, lr
   228e4:	ble	22908 <fputs@plt+0x11864>
   228e8:	ldr	r2, [r0, #4]
   228ec:	mov	lr, #20
   228f0:	mla	r3, lr, r3, r2
   228f4:	ldrb	r3, [r3, #-20]	; 0xffffffec
   228f8:	cmp	r3, ip
   228fc:	bne	22908 <fputs@plt+0x11864>
   22900:	pop	{lr}		; (ldr lr, [sp], #4)
   22904:	b	22874 <fputs@plt+0x117d0>
   22908:	mov	r0, #0
   2290c:	pop	{pc}		; (ldr pc, [sp], #4)
   22910:	push	{r4, lr}
   22914:	ldr	lr, [r0]
   22918:	ldrb	r4, [lr, #69]	; 0x45
   2291c:	cmp	r4, #0
   22920:	beq	2293c <fputs@plt+0x11898>
   22924:	cmn	r3, #10
   22928:	popeq	{r4, pc}
   2292c:	mov	r0, lr
   22930:	mov	r1, r3
   22934:	pop	{r4, lr}
   22938:	b	225e0 <fputs@plt+0x1153c>
   2293c:	cmp	r1, #0
   22940:	mov	ip, r2
   22944:	ldrlt	r2, [r0, #32]
   22948:	mov	lr, #20
   2294c:	sublt	r1, r2, #1
   22950:	ldr	r2, [r0, #4]
   22954:	cmp	r3, #0
   22958:	mla	r1, lr, r1, r2
   2295c:	bge	2296c <fputs@plt+0x118c8>
   22960:	ldrsb	r2, [r1, #1]
   22964:	cmp	r2, #0
   22968:	beq	22978 <fputs@plt+0x118d4>
   2296c:	mov	r2, ip
   22970:	pop	{r4, lr}
   22974:	b	229b0 <fputs@plt+0x1190c>
   22978:	cmn	r3, #14
   2297c:	bne	2298c <fputs@plt+0x118e8>
   22980:	strb	r3, [r1, #1]
   22984:	str	ip, [r1, #16]
   22988:	pop	{r4, pc}
   2298c:	cmp	ip, #0
   22990:	popeq	{r4, pc}
   22994:	cmn	r3, #10
   22998:	strb	r3, [r1, #1]
   2299c:	str	ip, [r1, #16]
   229a0:	ldreq	r3, [ip, #12]
   229a4:	addeq	r3, r3, #1
   229a8:	streq	r3, [ip, #12]
   229ac:	pop	{r4, pc}
   229b0:	push	{r4, r5, r6, r7, r8, lr}
   229b4:	mov	r4, r1
   229b8:	mov	r5, r0
   229bc:	mov	r7, r2
   229c0:	mov	r6, r3
   229c4:	ldrsb	r1, [r1, #1]
   229c8:	cmp	r1, #0
   229cc:	beq	229e8 <fputs@plt+0x11944>
   229d0:	ldr	r0, [r0]
   229d4:	ldr	r2, [r4, #16]
   229d8:	bl	225e0 <fputs@plt+0x1153c>
   229dc:	mov	r3, #0
   229e0:	strb	r3, [r4, #1]
   229e4:	str	r3, [r4, #16]
   229e8:	cmp	r6, #0
   229ec:	bge	22a18 <fputs@plt+0x11974>
   229f0:	ldr	r1, [r5, #4]
   229f4:	mov	r3, r6
   229f8:	mov	r2, r7
   229fc:	mov	r0, r5
   22a00:	sub	r4, r4, r1
   22a04:	ldr	r1, [pc, #64]	; 22a4c <fputs@plt+0x119a8>
   22a08:	asr	r4, r4, #2
   22a0c:	mul	r1, r1, r4
   22a10:	pop	{r4, r5, r6, r7, r8, lr}
   22a14:	b	22910 <fputs@plt+0x1186c>
   22a18:	bne	22a28 <fputs@plt+0x11984>
   22a1c:	mov	r0, r7
   22a20:	bl	15c88 <fputs@plt+0x4be4>
   22a24:	mov	r6, r0
   22a28:	asr	r3, r6, #31
   22a2c:	mov	r2, r6
   22a30:	mov	r1, r7
   22a34:	ldr	r0, [r5]
   22a38:	bl	1c8c0 <fputs@plt+0xb81c>
   22a3c:	mvn	r3, #0
   22a40:	strb	r3, [r4, #1]
   22a44:	str	r0, [r4, #16]
   22a48:	pop	{r4, r5, r6, r7, r8, pc}
   22a4c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   22a50:	sub	r1, r1, #163	; 0xa3
   22a54:	cmp	r1, #86	; 0x56
   22a58:	ldrls	pc, [pc, r1, lsl #2]
   22a5c:	b	22c20 <fputs@plt+0x11b7c>
   22a60:			; <UNDEFINED> instruction: 0x00022bbc
   22a64:	andeq	r2, r2, r0, lsr #24
   22a68:	andeq	r2, r2, r0, lsr #24
   22a6c:	andeq	r2, r2, r0, lsr #24
   22a70:	andeq	r2, r2, r0, lsr #24
   22a74:	andeq	r2, r2, r0, lsr #24
   22a78:	andeq	r2, r2, r0, lsr #24
   22a7c:	andeq	r2, r2, r0, lsr #24
   22a80:	andeq	r2, r2, r0, lsr #24
   22a84:	strdeq	r2, [r2], -r4
   22a88:	strdeq	r2, [r2], -r4
   22a8c:	andeq	r2, r2, r0, lsr #24
   22a90:	andeq	r2, r2, r0, lsr #24
   22a94:	andeq	r2, r2, r0, lsr #24
   22a98:	andeq	r2, r2, r8, asr #23
   22a9c:	andeq	r2, r2, r0, lsr #24
   22aa0:	andeq	r2, r2, r0, lsr #24
   22aa4:	andeq	r2, r2, r0, lsr #24
   22aa8:	andeq	r2, r2, r0, lsr #24
   22aac:	andeq	r2, r2, r0, lsr #24
   22ab0:	andeq	r2, r2, r0, lsr #24
   22ab4:	andeq	r2, r2, r0, lsr #24
   22ab8:	andeq	r2, r2, r0, lsr #24
   22abc:	andeq	r2, r2, r8, asr #23
   22ac0:	andeq	r2, r2, r8, asr #23
   22ac4:	andeq	r2, r2, r0, lsr #24
   22ac8:	andeq	r2, r2, r0, lsr #24
   22acc:	andeq	r2, r2, r0, lsr #24
   22ad0:	andeq	r2, r2, r0, lsr #24
   22ad4:	andeq	r2, r2, r0, lsr #24
   22ad8:	ldrdeq	r2, [r2], -r4
   22adc:			; <UNDEFINED> instruction: 0x00022bbc
   22ae0:			; <UNDEFINED> instruction: 0x00022bbc
   22ae4:	andeq	r2, r2, r0, ror #23
   22ae8:	andeq	r2, r2, r0, lsr #24
   22aec:	andeq	r2, r2, r0, lsr #24
   22af0:	andeq	r2, r2, r8, asr #23
   22af4:	ldrdeq	r2, [r2], -r4
   22af8:	strdeq	r2, [r2], -r4
   22afc:	andeq	r2, r2, r8, asr #23
   22b00:	strdeq	r2, [r2], -r4
   22b04:	andeq	r2, r2, r8, asr #23
   22b08:	andeq	r2, r2, r0, lsr #24
   22b0c:			; <UNDEFINED> instruction: 0x00022bbc
   22b10:	andeq	r2, r2, r8, asr #23
   22b14:	andeq	r2, r2, r8, asr #23
   22b18:	andeq	r2, r2, r8, asr #23
   22b1c:	andeq	r2, r2, r0, lsr #24
   22b20:	ldrdeq	r2, [r2], -r4
   22b24:	ldrdeq	r2, [r2], -r4
   22b28:	andeq	r2, r2, r0, lsr #24
   22b2c:	andeq	r2, r2, r0, lsr #24
   22b30:	strdeq	r2, [r2], -r4
   22b34:	andeq	r2, r2, r0, lsl #24
   22b38:	andeq	r2, r2, r0, lsl #24
   22b3c:	andeq	r2, r2, r8, asr #23
   22b40:	andeq	r2, r2, r0, lsr #24
   22b44:	andeq	r2, r2, r0, lsl #24
   22b48:	andeq	r2, r2, r0, lsr #24
   22b4c:	andeq	r2, r2, r0, lsr #24
   22b50:	andeq	r2, r2, r0, lsr #24
   22b54:	strdeq	r2, [r2], -r4
   22b58:	andeq	r2, r2, r8, asr #23
   22b5c:	strdeq	r2, [r2], -r4
   22b60:	andeq	r2, r2, r0, lsr #24
   22b64:	andeq	r2, r2, r0, lsr #24
   22b68:	andeq	r2, r2, r0, lsr #24
   22b6c:	andeq	r2, r2, r0, lsr #24
   22b70:	andeq	r2, r2, ip, lsl #24
   22b74:	andeq	r2, r2, r0, lsr #24
   22b78:	andeq	r2, r2, r8, lsl ip
   22b7c:	andeq	r2, r2, r0, lsr #24
   22b80:	strdeq	r2, [r2], -r4
   22b84:	andeq	r2, r2, ip, lsl #24
   22b88:	andeq	r2, r2, r0, lsr #24
   22b8c:	andeq	r2, r2, r0, lsr #24
   22b90:	andeq	r2, r2, r0, lsr #24
   22b94:	strdeq	r2, [r2], -r4
   22b98:	andeq	r2, r2, r0, lsr #24
   22b9c:	andeq	r2, r2, r0, lsr #24
   22ba0:	andeq	r2, r2, r0, lsr #24
   22ba4:	andeq	r2, r2, r0, lsr #24
   22ba8:	andeq	r2, r2, r0, lsr #24
   22bac:	andeq	r2, r2, r0, lsr #24
   22bb0:	andeq	r2, r2, r0, lsr #24
   22bb4:	andeq	r2, r2, r0, lsr #24
   22bb8:	andeq	r2, r2, r0, ror #23
   22bbc:	ldr	r0, [r0]
   22bc0:	ldr	r1, [r2]
   22bc4:	b	1f4a8 <fputs@plt+0xe404>
   22bc8:	ldr	r0, [r0]
   22bcc:	ldr	r1, [r2]
   22bd0:	b	1f534 <fputs@plt+0xe490>
   22bd4:	ldr	r0, [r0]
   22bd8:	ldr	r1, [r2]
   22bdc:	b	1fdc0 <fputs@plt+0xed1c>
   22be0:	ldr	r1, [r2]
   22be4:	cmp	r1, #0
   22be8:	bxeq	lr
   22bec:	ldr	r0, [r0]
   22bf0:	b	1fb98 <fputs@plt+0xeaf4>
   22bf4:	ldr	r0, [r0]
   22bf8:	ldr	r1, [r2]
   22bfc:	b	1f4b0 <fputs@plt+0xe40c>
   22c00:	ldr	r1, [r2]
   22c04:	ldr	r0, [r0]
   22c08:	b	1b9a8 <fputs@plt+0xa904>
   22c0c:	ldr	r0, [r0]
   22c10:	ldr	r1, [r2]
   22c14:	b	1fae4 <fputs@plt+0xea40>
   22c18:	ldr	r1, [r2, #4]
   22c1c:	b	22c04 <fputs@plt+0x11b60>
   22c20:	bx	lr
   22c24:	ldr	r3, [r0]
   22c28:	sub	r2, r3, #1
   22c2c:	lsl	r3, r3, #4
   22c30:	str	r2, [r0]
   22c34:	add	r2, r3, #12
   22c38:	add	r3, r0, r3
   22c3c:	add	r2, r0, r2
   22c40:	ldrb	r1, [r3, #10]
   22c44:	ldr	r0, [r0, #4]
   22c48:	b	22a50 <fputs@plt+0x119ac>
   22c4c:	cmp	r0, #2
   22c50:	ldrls	r3, [pc, #12]	; 22c64 <fputs@plt+0x11bc0>
   22c54:	addls	r3, r3, r0, lsl #2
   22c58:	ldrls	r0, [r3, #3004]	; 0xbbc
   22c5c:	movhi	r0, #0
   22c60:	bx	lr
   22c64:	muleq	r7, r0, r4
   22c68:	push	{r4, lr}
   22c6c:	bl	120bc <fputs@plt+0x1018>
   22c70:	mov	r0, #0
   22c74:	pop	{r4, pc}
   22c78:	mov	r0, #0
   22c7c:	bx	lr
   22c80:	mov	r0, #0
   22c84:	bx	lr
   22c88:	cmp	r0, #0
   22c8c:	beq	22ca8 <fputs@plt+0x11c04>
   22c90:	ldr	r3, [pc, #28]	; 22cb4 <fputs@plt+0x11c10>
   22c94:	push	{r4, lr}
   22c98:	ldr	r3, [r3, #52]	; 0x34
   22c9c:	blx	r3
   22ca0:	asr	r1, r0, #31
   22ca4:	pop	{r4, pc}
   22ca8:	mov	r0, #0
   22cac:	mov	r1, #0
   22cb0:	bx	lr
   22cb4:	andeq	sl, r8, r0, lsr #2
   22cb8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22cbc:	mov	r6, r0
   22cc0:	mov	r7, r2
   22cc4:	mov	r5, r3
   22cc8:	ldr	ip, [sp, #48]	; 0x30
   22ccc:	cmp	r1, #10
   22cd0:	ldrls	pc, [pc, r1, lsl #2]
   22cd4:	b	22fe4 <fputs@plt+0x11f40>
   22cd8:	andeq	r2, r2, ip, lsr #26
   22cdc:	andeq	r2, r2, r4, ror sp
   22ce0:	andeq	r2, r2, r8, lsl #28
   22ce4:	andeq	r2, r2, r4, lsr #30
   22ce8:	andeq	r2, r2, r4, asr sp
   22cec:	andeq	r2, r2, r4, asr sp
   22cf0:	andeq	r2, r2, r4, asr sp
   22cf4:	andeq	r2, r2, r4, lsl #26
   22cf8:	andeq	r2, r2, r4, lsl #26
   22cfc:	andeq	r2, r2, r4, lsl #26
   22d00:	andeq	r2, r2, ip, lsr #31
   22d04:	ldr	lr, [r0, #20]
   22d08:	mov	r3, #0
   22d0c:	lsl	r1, r1, #2
   22d10:	mov	r2, r3
   22d14:	mov	r4, r3
   22d18:	cmp	lr, r2
   22d1c:	bgt	22f74 <fputs@plt+0x11ed0>
   22d20:	mov	r1, #0
   22d24:	str	r1, [r5]
   22d28:	b	22e3c <fputs@plt+0x11d98>
   22d2c:	ldr	r3, [r0, #264]	; 0x108
   22d30:	cmp	ip, #0
   22d34:	str	r3, [r2]
   22d38:	ldr	r3, [r0, #268]	; 0x10c
   22d3c:	str	r3, [r5]
   22d40:	ldrne	r3, [r0, #264]	; 0x108
   22d44:	strne	r3, [r0, #268]	; 0x10c
   22d48:	bne	22d9c <fputs@plt+0x11cf8>
   22d4c:	mov	r1, #0
   22d50:	b	22d9c <fputs@plt+0x11cf8>
   22d54:	mov	r3, #0
   22d58:	add	r1, r0, r1, lsl #2
   22d5c:	cmp	ip, r3
   22d60:	str	r3, [r2]
   22d64:	ldr	r2, [r1, #256]	; 0x100
   22d68:	str	r2, [r5]
   22d6c:	strne	r3, [r1, #256]	; 0x100
   22d70:	b	22d4c <fputs@plt+0x11ca8>
   22d74:	ldr	sl, [pc, #624]	; 22fec <fputs@plt+0x11f48>
   22d78:	mov	r8, #0
   22d7c:	mov	r9, r8
   22d80:	bl	13e3c <fputs@plt+0x2d98>
   22d84:	ldr	r3, [r6, #20]
   22d88:	cmp	r3, r8
   22d8c:	bgt	22da8 <fputs@plt+0x11d04>
   22d90:	mov	r1, #0
   22d94:	str	r9, [r7]
   22d98:	str	r1, [r5]
   22d9c:	mov	r0, r1
   22da0:	add	sp, sp, #12
   22da4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22da8:	ldr	r3, [r6, #16]
   22dac:	add	r3, r3, r8, lsl #4
   22db0:	ldr	r3, [r3, #4]
   22db4:	cmp	r3, #0
   22db8:	beq	22e00 <fputs@plt+0x11d5c>
   22dbc:	ldr	r3, [r3, #4]
   22dc0:	ldr	fp, [r3]
   22dc4:	ldr	r3, [sl, #132]	; 0x84
   22dc8:	ldrh	r4, [fp, #148]	; 0x94
   22dcc:	ldr	r0, [fp, #160]	; 0xa0
   22dd0:	ldr	r2, [fp, #212]	; 0xd4
   22dd4:	add	r4, r4, r0
   22dd8:	add	r4, r4, #60	; 0x3c
   22ddc:	ldr	r0, [r2, #44]	; 0x2c
   22de0:	blx	r3
   22de4:	mul	r4, r0, r4
   22de8:	mov	r0, fp
   22dec:	bl	12164 <fputs@plt+0x10c0>
   22df0:	add	r0, r4, r0
   22df4:	ldr	r4, [fp, #160]	; 0xa0
   22df8:	add	r0, r0, r4
   22dfc:	add	r9, r9, r0
   22e00:	add	r8, r8, #1
   22e04:	b	22d84 <fputs@plt+0x11ce0>
   22e08:	ldr	r9, [pc, #476]	; 22fec <fputs@plt+0x11f48>
   22e0c:	mov	r8, #0
   22e10:	str	r8, [sp, #4]
   22e14:	bl	13e3c <fputs@plt+0x2d98>
   22e18:	add	r3, sp, #4
   22e1c:	str	r3, [r0, #456]	; 0x1c8
   22e20:	ldr	r3, [r6, #20]
   22e24:	cmp	r3, r8
   22e28:	bgt	22e44 <fputs@plt+0x11da0>
   22e2c:	ldr	r3, [sp, #4]
   22e30:	mov	r1, #0
   22e34:	str	r1, [r6, #456]	; 0x1c8
   22e38:	str	r1, [r5]
   22e3c:	str	r3, [r7]
   22e40:	b	22d9c <fputs@plt+0x11cf8>
   22e44:	ldr	r3, [r6, #16]
   22e48:	add	r3, r3, r8, lsl #4
   22e4c:	ldr	r4, [r3, #12]
   22e50:	cmp	r4, #0
   22e54:	bne	22e60 <fputs@plt+0x11dbc>
   22e58:	add	r8, r8, #1
   22e5c:	b	22e20 <fputs@plt+0x11d7c>
   22e60:	mov	r0, #16
   22e64:	ldr	r3, [r9, #56]	; 0x38
   22e68:	blx	r3
   22e6c:	ldr	r3, [r4, #12]
   22e70:	ldr	r2, [r4, #44]	; 0x2c
   22e74:	add	r3, r3, r2
   22e78:	ldr	r2, [r4, #28]
   22e7c:	add	r3, r3, r2
   22e80:	ldr	r2, [r4, #60]	; 0x3c
   22e84:	add	r3, r3, r2
   22e88:	ldr	r2, [sp, #4]
   22e8c:	mla	r0, r0, r3, r2
   22e90:	str	r0, [sp, #4]
   22e94:	ldr	r0, [r4, #20]
   22e98:	bl	22c88 <fputs@plt+0x11be4>
   22e9c:	ldr	r3, [sp, #4]
   22ea0:	add	r0, r3, r0
   22ea4:	str	r0, [sp, #4]
   22ea8:	ldr	r0, [r4, #52]	; 0x34
   22eac:	bl	22c88 <fputs@plt+0x11be4>
   22eb0:	ldr	r3, [sp, #4]
   22eb4:	add	r0, r3, r0
   22eb8:	str	r0, [sp, #4]
   22ebc:	ldr	r0, [r4, #36]	; 0x24
   22ec0:	bl	22c88 <fputs@plt+0x11be4>
   22ec4:	ldr	r3, [sp, #4]
   22ec8:	add	r0, r3, r0
   22ecc:	str	r0, [sp, #4]
   22ed0:	ldr	r0, [r4, #68]	; 0x44
   22ed4:	bl	22c88 <fputs@plt+0x11be4>
   22ed8:	ldr	r3, [sp, #4]
   22edc:	ldr	sl, [r4, #48]	; 0x30
   22ee0:	add	r0, r3, r0
   22ee4:	str	r0, [sp, #4]
   22ee8:	cmp	sl, #0
   22eec:	bne	22f10 <fputs@plt+0x11e6c>
   22ef0:	ldr	r4, [r4, #16]
   22ef4:	cmp	r4, #0
   22ef8:	beq	22e58 <fputs@plt+0x11db4>
   22efc:	mov	r0, r6
   22f00:	ldr	r1, [r4, #8]
   22f04:	bl	1fc44 <fputs@plt+0xeba0>
   22f08:	ldr	r4, [r4]
   22f0c:	b	22ef4 <fputs@plt+0x11e50>
   22f10:	mov	r0, r6
   22f14:	ldr	r1, [sl, #8]
   22f18:	bl	1fb40 <fputs@plt+0xea9c>
   22f1c:	ldr	sl, [sl]
   22f20:	b	22ee8 <fputs@plt+0x11e44>
   22f24:	ldr	r4, [r0, #4]
   22f28:	mov	r3, #0
   22f2c:	str	r3, [sp, #4]
   22f30:	add	r3, sp, #4
   22f34:	str	r3, [r0, #456]	; 0x1c8
   22f38:	cmp	r4, #0
   22f3c:	bne	22f54 <fputs@plt+0x11eb0>
   22f40:	ldr	r3, [sp, #4]
   22f44:	str	r4, [r6, #456]	; 0x1c8
   22f48:	str	r4, [r5]
   22f4c:	str	r3, [r7]
   22f50:	b	22d4c <fputs@plt+0x11ca8>
   22f54:	mov	r1, r4
   22f58:	mov	r0, r6
   22f5c:	bl	2275c <fputs@plt+0x116b8>
   22f60:	mov	r1, r4
   22f64:	mov	r0, r6
   22f68:	bl	1b744 <fputs@plt+0xa6a0>
   22f6c:	ldr	r4, [r4, #52]	; 0x34
   22f70:	b	22f38 <fputs@plt+0x11e94>
   22f74:	ldr	r0, [r6, #16]
   22f78:	add	r0, r0, r2, lsl #4
   22f7c:	ldr	r0, [r0, #4]
   22f80:	cmp	r0, #0
   22f84:	beq	22fa4 <fputs@plt+0x11f00>
   22f88:	ldr	r0, [r0, #4]
   22f8c:	cmp	ip, #0
   22f90:	ldr	r0, [r0]
   22f94:	add	r0, r0, r1
   22f98:	ldr	r8, [r0, #164]	; 0xa4
   22f9c:	strne	r4, [r0, #164]	; 0xa4
   22fa0:	add	r3, r3, r8
   22fa4:	add	r2, r2, #1
   22fa8:	b	22d18 <fputs@plt+0x11c74>
   22fac:	mov	r3, #0
   22fb0:	add	r1, r0, #448	; 0x1c0
   22fb4:	str	r3, [r5]
   22fb8:	ldrd	r2, [r1]
   22fbc:	cmp	r2, #1
   22fc0:	sbcs	r3, r3, #0
   22fc4:	movge	r3, #1
   22fc8:	bge	22f4c <fputs@plt+0x11ea8>
   22fcc:	ldrd	r2, [r1, #-8]
   22fd0:	cmp	r2, #1
   22fd4:	sbcs	r3, r3, #0
   22fd8:	movge	r3, #1
   22fdc:	movlt	r3, #0
   22fe0:	b	22f4c <fputs@plt+0x11ea8>
   22fe4:	mov	r1, #1
   22fe8:	b	22d9c <fputs@plt+0x11cf8>
   22fec:	andeq	sl, r8, r0, lsr #2
   22ff0:	cmp	r0, #0
   22ff4:	bne	23008 <fputs@plt+0x11f64>
   22ff8:	adds	r0, r1, #0
   22ffc:	movne	r0, #1
   23000:	rsb	r0, r0, #0
   23004:	bx	lr
   23008:	cmp	r1, #0
   2300c:	beq	23014 <fputs@plt+0x11f70>
   23010:	b	1233c <fputs@plt+0x1298>
   23014:	mov	r0, #1
   23018:	bx	lr
   2301c:	push	{r4, r5, r6, r7, r8, lr}
   23020:	ldrh	r3, [r0, #50]	; 0x32
   23024:	ldrh	r6, [r1, #50]	; 0x32
   23028:	cmp	r3, r6
   2302c:	bne	230fc <fputs@plt+0x12058>
   23030:	ldrb	r2, [r0, #54]	; 0x36
   23034:	ldrb	r3, [r1, #54]	; 0x36
   23038:	cmp	r2, r3
   2303c:	bne	230fc <fputs@plt+0x12058>
   23040:	mov	r4, r1
   23044:	mov	r5, r0
   23048:	mov	r8, #0
   2304c:	mov	r7, #20
   23050:	cmp	r8, r6
   23054:	blt	23074 <fputs@plt+0x11fd0>
   23058:	mvn	r2, #0
   2305c:	ldr	r0, [r4, #36]	; 0x24
   23060:	ldr	r1, [r5, #36]	; 0x24
   23064:	bl	1a944 <fputs@plt+0x98a0>
   23068:	clz	r0, r0
   2306c:	lsr	r0, r0, #5
   23070:	pop	{r4, r5, r6, r7, r8, pc}
   23074:	ldr	r2, [r4, #4]
   23078:	lsl	r3, r8, #1
   2307c:	ldr	r1, [r5, #4]
   23080:	ldrsh	r2, [r2, r3]
   23084:	ldrsh	r3, [r1, r3]
   23088:	cmp	r3, r2
   2308c:	bne	230fc <fputs@plt+0x12058>
   23090:	cmn	r3, #2
   23094:	bne	230c4 <fputs@plt+0x12020>
   23098:	ldr	r2, [r5, #40]	; 0x28
   2309c:	mul	r3, r7, r8
   230a0:	ldr	r1, [r2, #4]
   230a4:	ldr	r2, [r4, #40]	; 0x28
   230a8:	ldr	r1, [r1, r3]
   230ac:	ldr	r0, [r2, #4]
   230b0:	mvn	r2, #0
   230b4:	ldr	r0, [r0, r3]
   230b8:	bl	1a944 <fputs@plt+0x98a0>
   230bc:	cmp	r0, #0
   230c0:	bne	230fc <fputs@plt+0x12058>
   230c4:	ldr	r2, [r4, #28]
   230c8:	ldr	r3, [r5, #28]
   230cc:	ldrb	r2, [r2, r8]
   230d0:	ldrb	r3, [r3, r8]
   230d4:	cmp	r2, r3
   230d8:	bne	230fc <fputs@plt+0x12058>
   230dc:	ldr	r3, [r4, #32]
   230e0:	ldr	r2, [r5, #32]
   230e4:	ldr	r0, [r3, r8, lsl #2]
   230e8:	ldr	r1, [r2, r8, lsl #2]
   230ec:	bl	22ff0 <fputs@plt+0x11f4c>
   230f0:	cmp	r0, #0
   230f4:	addeq	r8, r8, #1
   230f8:	beq	23050 <fputs@plt+0x11fac>
   230fc:	mov	r0, #0
   23100:	pop	{r4, r5, r6, r7, r8, pc}
   23104:	cmp	r0, #0
   23108:	bne	2311c <fputs@plt+0x12078>
   2310c:	adds	r0, r1, #0
   23110:	movne	r0, #1
   23114:	rsb	r0, r0, #0
   23118:	bx	lr
   2311c:	cmp	r1, #0
   23120:	beq	231a8 <fputs@plt+0x12104>
   23124:	push	{r4, r5, r6, r7, lr}
   23128:	ldr	r5, [pc, #128]	; 231b0 <fputs@plt+0x1210c>
   2312c:	cmp	r2, #0
   23130:	mov	lr, r1
   23134:	mov	r6, r0
   23138:	sub	r4, r2, #1
   2313c:	bgt	23150 <fputs@plt+0x120ac>
   23140:	cmp	r4, #0
   23144:	bge	23184 <fputs@plt+0x120e0>
   23148:	mov	r0, #0
   2314c:	pop	{r4, r5, r6, r7, pc}
   23150:	ldrb	r3, [r0], #1
   23154:	cmp	r3, #0
   23158:	beq	23140 <fputs@plt+0x1209c>
   2315c:	ldrb	ip, [lr]
   23160:	add	r3, r5, r3
   23164:	add	r1, r1, #1
   23168:	mov	r2, r4
   2316c:	ldrb	r7, [r3, #64]	; 0x40
   23170:	add	ip, r5, ip
   23174:	ldrb	r3, [ip, #64]	; 0x40
   23178:	cmp	r7, r3
   2317c:	beq	2312c <fputs@plt+0x12088>
   23180:	b	23140 <fputs@plt+0x1209c>
   23184:	ldr	r3, [pc, #36]	; 231b0 <fputs@plt+0x1210c>
   23188:	ldrb	r2, [r6]
   2318c:	add	r2, r3, r2
   23190:	ldrb	r0, [r2, #64]	; 0x40
   23194:	ldrb	r2, [lr]
   23198:	add	r3, r3, r2
   2319c:	ldrb	r1, [r3, #64]	; 0x40
   231a0:	sub	r0, r0, r1
   231a4:	pop	{r4, r5, r6, r7, pc}
   231a8:	mov	r0, #1
   231ac:	bx	lr
   231b0:	muleq	r7, r0, r4
   231b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   231b8:	mov	r2, #7
   231bc:	mov	r4, r0
   231c0:	mov	r5, #0
   231c4:	ldr	r1, [pc, #104]	; 23234 <fputs@plt+0x12190>
   231c8:	bl	23104 <fputs@plt+0x12060>
   231cc:	cmp	r0, #0
   231d0:	ldr	r7, [pc, #96]	; 23238 <fputs@plt+0x12194>
   231d4:	addeq	r4, r4, #7
   231d8:	ldr	r9, [pc, #92]	; 2323c <fputs@plt+0x12198>
   231dc:	mov	r0, r4
   231e0:	bl	15c88 <fputs@plt+0x4be4>
   231e4:	mov	r6, r0
   231e8:	ldr	r8, [r7], #4
   231ec:	mov	r2, r6
   231f0:	mov	r0, r4
   231f4:	mov	r1, r8
   231f8:	bl	23104 <fputs@plt+0x12060>
   231fc:	cmp	r0, #0
   23200:	bne	23218 <fputs@plt+0x12174>
   23204:	ldrb	r3, [r8, r6]
   23208:	add	r3, r9, r3
   2320c:	ldrb	r3, [r3, #320]	; 0x140
   23210:	tst	r3, #70	; 0x46
   23214:	beq	2322c <fputs@plt+0x12188>
   23218:	add	r5, r5, #1
   2321c:	cmp	r5, #3
   23220:	bne	231e8 <fputs@plt+0x12144>
   23224:	mov	r0, #0
   23228:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2322c:	mov	r0, #1
   23230:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23234:	andeq	r4, r7, r8, ror #25
   23238:	andeq	r2, r7, ip, asr #32
   2323c:	muleq	r7, r0, r4
   23240:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23244:	mov	r5, r0
   23248:	mov	r7, r1
   2324c:	mov	r8, r2
   23250:	mov	r9, r3
   23254:	mov	r4, #0
   23258:	ldrb	r3, [r5, r4]
   2325c:	subs	r6, r3, #46	; 0x2e
   23260:	movne	r6, #1
   23264:	cmp	r3, #0
   23268:	moveq	r6, #0
   2326c:	cmp	r6, #0
   23270:	bne	23318 <fputs@plt+0x12274>
   23274:	cmp	r9, #0
   23278:	beq	232a0 <fputs@plt+0x121fc>
   2327c:	mov	r2, r4
   23280:	mov	r1, r9
   23284:	mov	r0, r5
   23288:	bl	23104 <fputs@plt+0x12060>
   2328c:	cmp	r0, #0
   23290:	bne	23328 <fputs@plt+0x12284>
   23294:	ldrb	r3, [r9, r4]
   23298:	cmp	r3, #0
   2329c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   232a0:	add	r4, r4, #1
   232a4:	add	r5, r5, r4
   232a8:	mov	r4, #0
   232ac:	ldrb	r3, [r5, r4]
   232b0:	subs	r6, r3, #46	; 0x2e
   232b4:	movne	r6, #1
   232b8:	cmp	r3, #0
   232bc:	moveq	r6, #0
   232c0:	cmp	r6, #0
   232c4:	bne	23320 <fputs@plt+0x1227c>
   232c8:	cmp	r8, #0
   232cc:	beq	232f4 <fputs@plt+0x12250>
   232d0:	mov	r2, r4
   232d4:	mov	r1, r8
   232d8:	mov	r0, r5
   232dc:	bl	23104 <fputs@plt+0x12060>
   232e0:	cmp	r0, #0
   232e4:	bne	23328 <fputs@plt+0x12284>
   232e8:	ldrb	r3, [r8, r4]
   232ec:	cmp	r3, #0
   232f0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   232f4:	cmp	r7, #0
   232f8:	beq	23330 <fputs@plt+0x1228c>
   232fc:	add	r0, r4, #1
   23300:	mov	r1, r7
   23304:	add	r0, r5, r0
   23308:	bl	1233c <fputs@plt+0x1298>
   2330c:	clz	r0, r0
   23310:	lsr	r0, r0, #5
   23314:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23318:	add	r4, r4, #1
   2331c:	b	23258 <fputs@plt+0x121b4>
   23320:	add	r4, r4, #1
   23324:	b	232ac <fputs@plt+0x12208>
   23328:	mov	r0, r6
   2332c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23330:	mov	r0, #1
   23334:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23338:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2333c:	ldr	r5, [pc, #148]	; 233d8 <fputs@plt+0x12334>
   23340:	ldrb	r3, [r0]
   23344:	add	r3, r5, r3
   23348:	ldrb	r4, [r3, #320]	; 0x140
   2334c:	ands	r4, r4, #4
   23350:	beq	23364 <fputs@plt+0x122c0>
   23354:	bl	12f8c <fputs@plt+0x1ee8>
   23358:	uxtb	r0, r0
   2335c:	add	sp, sp, #4
   23360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23364:	ldr	r6, [pc, #112]	; 233dc <fputs@plt+0x12338>
   23368:	mov	r8, r0
   2336c:	mov	sl, r1
   23370:	mov	r9, r2
   23374:	add	r5, r5, #3024	; 0xbd0
   23378:	bl	15c88 <fputs@plt+0x4be4>
   2337c:	mov	r7, r0
   23380:	add	fp, r5, #25
   23384:	ldrb	r2, [r6], #1
   23388:	cmp	r2, r7
   2338c:	bne	233c4 <fputs@plt+0x12320>
   23390:	ldrb	r0, [r4, fp]
   23394:	mov	r2, r7
   23398:	mov	r1, r8
   2339c:	add	r0, r5, r0
   233a0:	bl	23104 <fputs@plt+0x12060>
   233a4:	cmp	r0, #0
   233a8:	ldr	r3, [pc, #48]	; 233e0 <fputs@plt+0x1233c>
   233ac:	bne	233c4 <fputs@plt+0x12320>
   233b0:	cmp	sl, #0
   233b4:	ldrb	r0, [r4, r3]
   233b8:	beq	2335c <fputs@plt+0x122b8>
   233bc:	cmp	r0, #1
   233c0:	bls	2335c <fputs@plt+0x122b8>
   233c4:	add	r4, r4, #1
   233c8:	cmp	r4, #8
   233cc:	bne	23384 <fputs@plt+0x122e0>
   233d0:	mov	r0, r9
   233d4:	b	2335c <fputs@plt+0x122b8>
   233d8:	muleq	r7, r0, r4
   233dc:	andeq	r2, r7, r8, asr r0
   233e0:	andeq	r2, r7, r1, lsl #1
   233e4:	mov	r2, r1
   233e8:	push	{r4, lr}
   233ec:	mov	r1, #1
   233f0:	bl	23338 <fputs@plt+0x12294>
   233f4:	adds	r0, r0, #0
   233f8:	movne	r0, #1
   233fc:	pop	{r4, pc}
   23400:	cmp	r3, r1
   23404:	push	{r4, r5, r6, lr}
   23408:	mov	r0, r2
   2340c:	mov	r5, r1
   23410:	movge	r2, r1
   23414:	movlt	r2, r3
   23418:	mov	r4, r3
   2341c:	ldr	r1, [sp, #16]
   23420:	bl	23104 <fputs@plt+0x12060>
   23424:	cmp	r0, #0
   23428:	subeq	r0, r5, r4
   2342c:	pop	{r4, r5, r6, pc}
   23430:	mov	r0, #0
   23434:	bx	lr
   23438:	ldr	r3, [pc, #8]	; 23448 <fputs@plt+0x123a4>
   2343c:	str	r0, [r3, #220]	; 0xdc
   23440:	mov	r0, #0
   23444:	bx	lr
   23448:	andeq	sl, r8, r0, lsr #2
   2344c:	ldr	r0, [r0, #32]
   23450:	bx	lr
   23454:	ldr	r0, [r0, #36]	; 0x24
   23458:	bx	lr
   2345c:	cmp	r0, #0
   23460:	ldrne	r0, [r0, #168]	; 0xa8
   23464:	bx	lr
   23468:	cmp	r0, #0
   2346c:	ldrbne	r0, [r0, #87]	; 0x57
   23470:	andne	r0, r0, #1
   23474:	moveq	r0, #1
   23478:	bx	lr
   2347c:	push	{r4, r5, r6, r7, r8, lr}
   23480:	mov	r4, r0
   23484:	mov	r5, #0
   23488:	mov	r7, #40	; 0x28
   2348c:	mov	r8, #1
   23490:	ldrsh	r3, [r4, #68]	; 0x44
   23494:	cmp	r3, r5
   23498:	bgt	234c4 <fputs@plt+0x12420>
   2349c:	ldrsb	r3, [r4, #89]	; 0x59
   234a0:	cmp	r3, #0
   234a4:	bge	234bc <fputs@plt+0x12418>
   234a8:	ldr	r3, [r4, #188]	; 0xbc
   234ac:	cmp	r3, #0
   234b0:	ldrbne	r3, [r4, #87]	; 0x57
   234b4:	orrne	r3, r3, #1
   234b8:	strbne	r3, [r4, #87]	; 0x57
   234bc:	mov	r0, #0
   234c0:	pop	{r4, r5, r6, r7, r8, pc}
   234c4:	ldr	r0, [r4, #60]	; 0x3c
   234c8:	mul	r6, r7, r5
   234cc:	add	r5, r5, #1
   234d0:	add	r0, r0, r6
   234d4:	bl	1c0e8 <fputs@plt+0xb044>
   234d8:	ldr	r3, [r4, #60]	; 0x3c
   234dc:	add	r3, r3, r6
   234e0:	strh	r8, [r3, #8]
   234e4:	b	23490 <fputs@plt+0x123ec>
   234e8:	b	18734 <fputs@plt+0x7690>
   234ec:	push	{r4, lr}
   234f0:	bl	1863c <fputs@plt+0x7598>
   234f4:	pop	{r4, pc}
   234f8:	b	1863c <fputs@plt+0x7598>
   234fc:	ldrsh	r3, [r0, #8]
   23500:	cmp	r3, #0
   23504:	ldrblt	r0, [r0, #11]
   23508:	movge	r0, #0
   2350c:	bx	lr
   23510:	ldrh	r3, [r0, #8]
   23514:	and	r2, r3, #31
   23518:	ldr	r3, [pc, #8]	; 23528 <fputs@plt+0x12484>
   2351c:	add	r3, r3, r2
   23520:	ldrb	r0, [r3, #3065]	; 0xbf9
   23524:	bx	lr
   23528:	muleq	r7, r0, r4
   2352c:	b	1c224 <fputs@plt+0xb180>
   23530:	push	{r4, lr}
   23534:	ldr	r4, [r0]
   23538:	vpush	{d8}
   2353c:	vmov.f64	d8, d0
   23540:	mov	r0, r4
   23544:	bl	1be4c <fputs@plt+0xada8>
   23548:	vmov.f64	d0, d8
   2354c:	bl	1227c <fputs@plt+0x11d8>
   23550:	cmp	r0, #0
   23554:	moveq	r3, #8
   23558:	vstreq	d8, [r4]
   2355c:	vpop	{d8}
   23560:	strheq	r3, [r4, #8]
   23564:	pop	{r4, pc}
   23568:	mov	r2, r1
   2356c:	asr	r3, r1, #31
   23570:	ldr	r0, [r0]
   23574:	b	1bf9c <fputs@plt+0xaef8>
   23578:	ldr	r3, [r0]
   2357c:	ldr	r3, [r3, #32]
   23580:	ldr	r1, [r3, #84]	; 0x54
   23584:	b	23568 <fputs@plt+0x124c4>
   23588:	ldr	r3, [r0]
   2358c:	ldr	r3, [r3, #32]
   23590:	ldr	r1, [r3, #88]	; 0x58
   23594:	b	23568 <fputs@plt+0x124c4>
   23598:	ldr	r0, [r0]
   2359c:	b	1bf9c <fputs@plt+0xaef8>
   235a0:	ldr	r3, [r0]
   235a4:	ldr	r3, [r3, #32]
   235a8:	ldrd	r2, [r3, #32]
   235ac:	b	23598 <fputs@plt+0x124f4>
   235b0:	ldr	r0, [r0]
   235b4:	b	1be4c <fputs@plt+0xada8>
   235b8:	ldr	r2, [r0]
   235bc:	ldrh	r3, [r2, #8]
   235c0:	strb	r1, [r2, #11]
   235c4:	mvn	r3, r3, lsl #17
   235c8:	mvn	r3, r3, lsr #17
   235cc:	strh	r3, [r2, #8]
   235d0:	bx	lr
   235d4:	push	{r4, r5, r6, lr}
   235d8:	bic	r5, r1, r1, asr #31
   235dc:	ldr	r4, [r0]
   235e0:	mov	r0, r4
   235e4:	bl	1c0e8 <fputs@plt+0xb044>
   235e8:	movw	r3, #16400	; 0x4010
   235ec:	mov	r2, #1
   235f0:	str	r5, [r4]
   235f4:	strh	r3, [r4, #8]
   235f8:	mov	r3, #0
   235fc:	strb	r2, [r4, #10]
   23600:	str	r3, [r4, #12]
   23604:	str	r3, [r4, #16]
   23608:	pop	{r4, r5, r6, pc}
   2360c:	push	{r4, r6, r7, lr}
   23610:	ldr	r4, [r0]
   23614:	ldr	r1, [r4, #32]
   23618:	ldr	r0, [r1, #92]	; 0x5c
   2361c:	asr	r1, r0, #31
   23620:	cmp	r1, r3
   23624:	cmpeq	r0, r2
   23628:	bcc	23664 <fputs@plt+0x125c0>
   2362c:	mov	r0, r4
   23630:	mov	r6, r2
   23634:	mov	r7, r3
   23638:	bl	1c0e8 <fputs@plt+0xb044>
   2363c:	movw	r3, #16400	; 0x4010
   23640:	bic	r2, r6, r6, asr #31
   23644:	mov	r0, #0
   23648:	strh	r3, [r4, #8]
   2364c:	mov	r3, #1
   23650:	str	r2, [r4]
   23654:	strb	r3, [r4, #10]
   23658:	str	r0, [r4, #12]
   2365c:	str	r0, [r4, #16]
   23660:	pop	{r4, r6, r7, pc}
   23664:	mov	r0, #18
   23668:	pop	{r4, r6, r7, pc}
   2366c:	push	{r4, lr}
   23670:	mov	r4, r0
   23674:	ldr	r0, [r0]
   23678:	bl	1be4c <fputs@plt+0xada8>
   2367c:	mov	r3, #7
   23680:	str	r3, [r4, #20]
   23684:	mov	r3, #1
   23688:	strb	r3, [r4, #25]
   2368c:	ldr	r3, [r4]
   23690:	pop	{r4, lr}
   23694:	ldr	r0, [r3, #32]
   23698:	b	179f4 <fputs@plt+0x6950>
   2369c:	ldr	r3, [r0, #4]
   236a0:	ldr	r0, [r3, #4]
   236a4:	bx	lr
   236a8:	ldr	r3, [r0]
   236ac:	ldr	r0, [r3, #32]
   236b0:	bx	lr
   236b4:	ldr	r3, [r0, #12]
   236b8:	ldr	r3, [r3, #204]	; 0xcc
   236bc:	cmp	r3, #0
   236c0:	bne	236cc <fputs@plt+0x12628>
   236c4:	mov	r0, r3
   236c8:	bx	lr
   236cc:	ldr	ip, [r3]
   236d0:	ldr	r2, [r0, #16]
   236d4:	cmp	ip, r2
   236d8:	bne	236e8 <fputs@plt+0x12644>
   236dc:	ldr	r2, [r3, #4]
   236e0:	cmp	r2, r1
   236e4:	beq	236f0 <fputs@plt+0x1264c>
   236e8:	ldr	r3, [r3, #16]
   236ec:	b	236bc <fputs@plt+0x12618>
   236f0:	ldr	r3, [r3, #8]
   236f4:	b	236c4 <fputs@plt+0x12620>
   236f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   236fc:	subs	r9, r1, #0
   23700:	mov	r8, r2
   23704:	movge	r5, r0
   23708:	mov	r7, r3
   2370c:	ldrge	r6, [r5, #12]
   23710:	ldrge	r4, [r6, #204]	; 0xcc
   23714:	bge	23750 <fputs@plt+0x126ac>
   23718:	cmp	r7, #0
   2371c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   23720:	mov	r0, r8
   23724:	mov	r3, r7
   23728:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2372c:	bx	r3
   23730:	ldr	r2, [r4]
   23734:	ldr	r3, [r5, #16]
   23738:	cmp	r2, r3
   2373c:	bne	2374c <fputs@plt+0x126a8>
   23740:	ldr	r3, [r4, #4]
   23744:	cmp	r3, r9
   23748:	beq	237a4 <fputs@plt+0x12700>
   2374c:	ldr	r4, [r4, #16]
   23750:	cmp	r4, #0
   23754:	bne	23730 <fputs@plt+0x1268c>
   23758:	mov	r2, #20
   2375c:	mov	r3, #0
   23760:	ldr	r0, [r6]
   23764:	bl	1d308 <fputs@plt+0xc264>
   23768:	subs	r4, r0, #0
   2376c:	beq	23718 <fputs@plt+0x12674>
   23770:	ldr	r3, [r5, #16]
   23774:	stm	r4, {r3, r9}
   23778:	ldr	r3, [r6, #204]	; 0xcc
   2377c:	str	r3, [r4, #16]
   23780:	str	r4, [r6, #204]	; 0xcc
   23784:	ldrb	r3, [r5, #25]
   23788:	cmp	r3, #0
   2378c:	streq	r3, [r5, #20]
   23790:	moveq	r3, #1
   23794:	strbeq	r3, [r5, #25]
   23798:	str	r8, [r4, #8]
   2379c:	str	r7, [r4, #12]
   237a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   237a4:	ldr	r3, [r4, #12]
   237a8:	cmp	r3, #0
   237ac:	beq	23798 <fputs@plt+0x126f4>
   237b0:	ldr	r0, [r4, #8]
   237b4:	blx	r3
   237b8:	b	23798 <fputs@plt+0x126f4>
   237bc:	ldr	r3, [r0, #8]
   237c0:	ldr	r0, [r3, #12]
   237c4:	bx	lr
   237c8:	cmp	r0, #0
   237cc:	ldrhne	r0, [r0, #84]	; 0x54
   237d0:	bx	lr
   237d4:	subs	r3, r0, #0
   237d8:	beq	237ec <fputs@plt+0x12748>
   237dc:	ldr	r0, [r3, #20]
   237e0:	cmp	r0, #0
   237e4:	ldrhne	r0, [r3, #84]	; 0x54
   237e8:	bx	lr
   237ec:	mov	r0, r3
   237f0:	bx	lr
   237f4:	push	{r4, lr}
   237f8:	mov	r4, r0
   237fc:	vpush	{d8}
   23800:	bl	1bf20 <fputs@plt+0xae7c>
   23804:	bl	18734 <fputs@plt+0x7690>
   23808:	vmov.f64	d8, d0
   2380c:	mov	r0, r4
   23810:	bl	1bf00 <fputs@plt+0xae5c>
   23814:	vmov.f64	d0, d8
   23818:	vpop	{d8}
   2381c:	pop	{r4, pc}
   23820:	push	{r4, r5, r6, lr}
   23824:	mov	r5, r0
   23828:	bl	1bf20 <fputs@plt+0xae7c>
   2382c:	bl	234ec <fputs@plt+0x12448>
   23830:	mov	r4, r0
   23834:	mov	r0, r5
   23838:	bl	1bf00 <fputs@plt+0xae5c>
   2383c:	mov	r0, r4
   23840:	pop	{r4, r5, r6, pc}
   23844:	push	{r4, r5, r6, lr}
   23848:	mov	r6, r0
   2384c:	bl	1bf20 <fputs@plt+0xae7c>
   23850:	bl	1863c <fputs@plt+0x7598>
   23854:	mov	r4, r0
   23858:	mov	r5, r1
   2385c:	mov	r0, r6
   23860:	bl	1bf00 <fputs@plt+0xae5c>
   23864:	mov	r0, r4
   23868:	mov	r1, r5
   2386c:	pop	{r4, r5, r6, pc}
   23870:	push	{r4, r5, r6, lr}
   23874:	mov	r5, r0
   23878:	bl	1bf20 <fputs@plt+0xae7c>
   2387c:	ldrh	r3, [r0, #8]
   23880:	mov	r4, r0
   23884:	tst	r3, #2048	; 0x800
   23888:	bicne	r3, r3, #2048	; 0x800
   2388c:	orrne	r3, r3, #4096	; 0x1000
   23890:	strhne	r3, [r0, #8]
   23894:	mov	r0, r5
   23898:	bl	1bf00 <fputs@plt+0xae5c>
   2389c:	mov	r0, r4
   238a0:	pop	{r4, r5, r6, pc}
   238a4:	push	{r4, r5, r6, lr}
   238a8:	mov	r5, r0
   238ac:	bl	1bf20 <fputs@plt+0xae7c>
   238b0:	ldrh	r3, [r0, #8]
   238b4:	mov	r0, r5
   238b8:	and	r2, r3, #31
   238bc:	ldr	r3, [pc, #16]	; 238d4 <fputs@plt+0x12830>
   238c0:	add	r3, r3, r2
   238c4:	ldrb	r4, [r3, #3065]	; 0xbf9
   238c8:	bl	1bf00 <fputs@plt+0xae5c>
   238cc:	mov	r0, r4
   238d0:	pop	{r4, r5, r6, pc}
   238d4:	muleq	r7, r0, r4
   238d8:	mov	r3, #0
   238dc:	ldr	r2, [pc]	; 238e4 <fputs@plt+0x12840>
   238e0:	b	17a5c <fputs@plt+0x69b8>
   238e4:	ldrdeq	r9, [r2], -r0
   238e8:	mov	r3, #0
   238ec:	ldr	r2, [pc]	; 238f4 <fputs@plt+0x12850>
   238f0:	b	17a5c <fputs@plt+0x69b8>
   238f4:	andeq	sl, r2, r8, lsr #26
   238f8:	mov	r3, #1
   238fc:	ldr	r2, [pc]	; 23904 <fputs@plt+0x12860>
   23900:	b	17a5c <fputs@plt+0x69b8>
   23904:	ldrdeq	r9, [r2], -r0
   23908:	mov	r3, #1
   2390c:	ldr	r2, [pc]	; 23914 <fputs@plt+0x12870>
   23910:	b	17a5c <fputs@plt+0x69b8>
   23914:	andeq	sl, r2, r8, lsr #26
   23918:	cmp	r0, #0
   2391c:	ldrshne	r0, [r0, #68]	; 0x44
   23920:	bx	lr
   23924:	cmp	r1, #0
   23928:	movgt	r3, #0
   2392c:	movle	r3, #1
   23930:	cmp	r0, #0
   23934:	moveq	r3, #1
   23938:	cmp	r3, #0
   2393c:	bne	2395c <fputs@plt+0x128b8>
   23940:	ldrsh	r2, [r0, #70]	; 0x46
   23944:	cmp	r2, r1
   23948:	blt	2395c <fputs@plt+0x128b8>
   2394c:	ldr	r3, [r0, #64]	; 0x40
   23950:	sub	r1, r1, #-1073741823	; 0xc0000001
   23954:	ldr	r0, [r3, r1, lsl #2]
   23958:	bx	lr
   2395c:	mov	r0, #0
   23960:	bx	lr
   23964:	adds	r3, r0, #0
   23968:	movne	r3, #1
   2396c:	cmp	r1, #0
   23970:	moveq	r3, #0
   23974:	cmp	r3, #0
   23978:	beq	239a4 <fputs@plt+0x12900>
   2397c:	push	{r4, r5, r6, lr}
   23980:	mov	r5, r0
   23984:	mov	r0, r1
   23988:	mov	r4, r1
   2398c:	bl	15c88 <fputs@plt+0x4be4>
   23990:	mov	r2, r0
   23994:	mov	r1, r4
   23998:	mov	r0, r5
   2399c:	pop	{r4, r5, r6, lr}
   239a0:	b	1aff8 <fputs@plt+0x9f54>
   239a4:	mov	r0, r3
   239a8:	bx	lr
   239ac:	ldrsh	r2, [r0, #68]	; 0x44
   239b0:	ldrsh	r3, [r1, #68]	; 0x44
   239b4:	cmp	r2, r3
   239b8:	bne	23a00 <fputs@plt+0x1295c>
   239bc:	ldrsb	r3, [r1, #89]	; 0x59
   239c0:	cmp	r3, #0
   239c4:	bge	239dc <fputs@plt+0x12938>
   239c8:	ldr	r3, [r1, #188]	; 0xbc
   239cc:	cmp	r3, #0
   239d0:	ldrbne	r3, [r1, #87]	; 0x57
   239d4:	orrne	r3, r3, #1
   239d8:	strbne	r3, [r1, #87]	; 0x57
   239dc:	ldrsb	r3, [r0, #89]	; 0x59
   239e0:	cmp	r3, #0
   239e4:	bge	239fc <fputs@plt+0x12958>
   239e8:	ldr	r3, [r0, #188]	; 0xbc
   239ec:	cmp	r3, #0
   239f0:	ldrbne	r3, [r0, #87]	; 0x57
   239f4:	orrne	r3, r3, #1
   239f8:	strbne	r3, [r0, #87]	; 0x57
   239fc:	b	1c108 <fputs@plt+0xb064>
   23a00:	mov	r0, #1
   23a04:	bx	lr
   23a08:	cmp	r0, #0
   23a0c:	ldrne	r0, [r0]
   23a10:	bx	lr
   23a14:	cmp	r0, #0
   23a18:	ldrbne	r0, [r0, #89]	; 0x59
   23a1c:	ubfxne	r0, r0, #5, #1
   23a20:	moveq	r0, #1
   23a24:	bx	lr
   23a28:	cmp	r0, #0
   23a2c:	bxeq	lr
   23a30:	ldr	r3, [r0, #76]	; 0x4c
   23a34:	cmp	r3, #0
   23a38:	ldrge	r0, [r0, #40]	; 0x28
   23a3c:	ldrge	r3, [pc, #16]	; 23a54 <fputs@plt+0x129b0>
   23a40:	subge	r0, r0, r3
   23a44:	clzge	r0, r0
   23a48:	lsrge	r0, r0, #5
   23a4c:	movlt	r0, #0
   23a50:	bx	lr
   23a54:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   23a58:	cmp	r1, #0
   23a5c:	ldreq	r0, [r0, #4]
   23a60:	ldrne	r0, [r1, #52]	; 0x34
   23a64:	bx	lr
   23a68:	add	r1, r0, r1, lsl #2
   23a6c:	cmp	r2, #0
   23a70:	movne	r3, #0
   23a74:	ldr	r0, [r1, #108]	; 0x6c
   23a78:	strne	r3, [r1, #108]	; 0x6c
   23a7c:	bx	lr
   23a80:	ldrh	r3, [r0, #8]
   23a84:	push	{r4, r5, r6, lr}
   23a88:	ldr	r4, [pc, #52]	; 23ac4 <fputs@plt+0x12a20>
   23a8c:	and	r3, r3, #31
   23a90:	add	r3, r4, r3
   23a94:	ldrb	r3, [r3, #3065]	; 0xbf9
   23a98:	cmp	r3, #3
   23a9c:	bne	23abc <fputs@plt+0x12a18>
   23aa0:	mov	r5, r0
   23aa4:	mov	r1, #0
   23aa8:	bl	14688 <fputs@plt+0x35e4>
   23aac:	ldrh	r3, [r5, #8]
   23ab0:	and	r3, r3, #31
   23ab4:	add	r4, r4, r3
   23ab8:	ldrb	r3, [r4, #3065]	; 0xbf9
   23abc:	mov	r0, r3
   23ac0:	pop	{r4, r5, r6, pc}
   23ac4:	muleq	r7, r0, r4
   23ac8:	subs	r3, r0, #0
   23acc:	beq	23ae0 <fputs@plt+0x12a3c>
   23ad0:	ldr	r0, [r3, #20]
   23ad4:	cmp	r0, #0
   23ad8:	ldrne	r0, [r3, #4]
   23adc:	bx	lr
   23ae0:	mov	r0, r3
   23ae4:	bx	lr
   23ae8:	push	{r4, lr}
   23aec:	str	r1, [r0, #296]	; 0x128
   23af0:	str	r2, [r0, #300]	; 0x12c
   23af4:	bl	14668 <fputs@plt+0x35c4>
   23af8:	mov	r0, #0
   23afc:	pop	{r4, pc}
   23b00:	push	{r4, lr}
   23b04:	mov	r3, #91	; 0x5b
   23b08:	ldr	r2, [pc, #12]	; 23b1c <fputs@plt+0x12a78>
   23b0c:	bl	15054 <fputs@plt+0x3fb0>
   23b10:	clz	r0, r0
   23b14:	lsr	r0, r0, #5
   23b18:	pop	{r4, pc}
   23b1c:	andeq	r2, r7, r9, lsr #1
   23b20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23b24:	mov	r4, r0
   23b28:	mov	r9, r1
   23b2c:	mov	r5, r3
   23b30:	sub	r8, r2, #2
   23b34:	mov	r7, #0
   23b38:	mov	sl, #10
   23b3c:	ldrb	r3, [r4]
   23b40:	cmp	r3, #0
   23b44:	cmpne	r7, r9
   23b48:	bge	23b94 <fputs@plt+0x12af0>
   23b4c:	mov	r6, r4
   23b50:	mov	r0, #0
   23b54:	b	23b60 <fputs@plt+0x12abc>
   23b58:	mla	r0, sl, r0, r3
   23b5c:	sub	r0, r0, #48	; 0x30
   23b60:	mov	r4, r6
   23b64:	ldrb	r3, [r6], #1
   23b68:	sub	r2, r3, #48	; 0x30
   23b6c:	cmp	r2, #9
   23b70:	bls	23b58 <fputs@plt+0x12ab4>
   23b74:	mov	r1, #0
   23b78:	add	r7, r7, #1
   23b7c:	bl	13068 <fputs@plt+0x1fc4>
   23b80:	strh	r0, [r8, #2]!
   23b84:	ldrb	r3, [r4]
   23b88:	cmp	r3, #32
   23b8c:	moveq	r4, r6
   23b90:	b	23b3c <fputs@plt+0x12a98>
   23b94:	ldrb	r3, [r5, #55]	; 0x37
   23b98:	ldr	r6, [pc, #184]	; 23c58 <fputs@plt+0x12bb4>
   23b9c:	ldr	r7, [pc, #184]	; 23c5c <fputs@plt+0x12bb8>
   23ba0:	bic	r3, r3, #68	; 0x44
   23ba4:	ldr	r8, [pc, #180]	; 23c60 <fputs@plt+0x12bbc>
   23ba8:	strb	r3, [r5, #55]	; 0x37
   23bac:	ldrb	r3, [r4]
   23bb0:	cmp	r3, #0
   23bb4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   23bb8:	mov	r1, r4
   23bbc:	mov	r0, r6
   23bc0:	bl	23b00 <fputs@plt+0x12a5c>
   23bc4:	cmp	r0, #0
   23bc8:	bne	23c04 <fputs@plt+0x12b60>
   23bcc:	ldrb	r3, [r5, #55]	; 0x37
   23bd0:	orr	r3, r3, #4
   23bd4:	strb	r3, [r5, #55]	; 0x37
   23bd8:	mov	r3, r4
   23bdc:	mov	r2, r3
   23be0:	ldrb	r1, [r2], #1
   23be4:	tst	r1, #223	; 0xdf
   23be8:	bne	23c50 <fputs@plt+0x12bac>
   23bec:	mov	r4, r3
   23bf0:	add	r3, r3, #1
   23bf4:	ldrb	r2, [r4]
   23bf8:	cmp	r2, #32
   23bfc:	beq	23bec <fputs@plt+0x12b48>
   23c00:	b	23bac <fputs@plt+0x12b08>
   23c04:	mov	r1, r4
   23c08:	mov	r0, r7
   23c0c:	bl	23b00 <fputs@plt+0x12a5c>
   23c10:	cmp	r0, #0
   23c14:	bne	23c30 <fputs@plt+0x12b8c>
   23c18:	add	r0, r4, #3
   23c1c:	bl	12f8c <fputs@plt+0x1ee8>
   23c20:	asr	r1, r0, #31
   23c24:	bl	13068 <fputs@plt+0x1fc4>
   23c28:	strh	r0, [r5, #48]	; 0x30
   23c2c:	b	23bd8 <fputs@plt+0x12b34>
   23c30:	mov	r1, r4
   23c34:	mov	r0, r8
   23c38:	bl	23b00 <fputs@plt+0x12a5c>
   23c3c:	cmp	r0, #0
   23c40:	ldrbeq	r3, [r5, #55]	; 0x37
   23c44:	orreq	r3, r3, #64	; 0x40
   23c48:	beq	23bd4 <fputs@plt+0x12b30>
   23c4c:	b	23bd8 <fputs@plt+0x12b34>
   23c50:	mov	r3, r2
   23c54:	b	23bdc <fputs@plt+0x12b38>
   23c58:	strdeq	r4, [r7], -r0
   23c5c:	strdeq	r4, [r7], -fp
   23c60:	andeq	r4, r7, r5, lsl #26
   23c64:	push	{r4, r5, r6, r7, lr}
   23c68:	subs	r5, r2, #0
   23c6c:	sub	sp, sp, #60	; 0x3c
   23c70:	beq	23d10 <fputs@plt+0x12c6c>
   23c74:	ldr	r1, [r5]
   23c78:	cmp	r1, #0
   23c7c:	beq	23d10 <fputs@plt+0x12c6c>
   23c80:	ldr	r3, [r5, #8]
   23c84:	cmp	r3, #0
   23c88:	beq	23d10 <fputs@plt+0x12c6c>
   23c8c:	mov	r4, r0
   23c90:	ldm	r0, {r0, r2}
   23c94:	bl	14a3c <fputs@plt+0x3998>
   23c98:	subs	r6, r0, #0
   23c9c:	beq	23d10 <fputs@plt+0x12c6c>
   23ca0:	ldr	r7, [r5, #4]
   23ca4:	cmp	r7, #0
   23ca8:	ldreq	r0, [r5, #8]
   23cac:	beq	23d2c <fputs@plt+0x12c88>
   23cb0:	mov	r1, r7
   23cb4:	ldr	r0, [r5]
   23cb8:	bl	22ff0 <fputs@plt+0x11f4c>
   23cbc:	cmp	r0, #0
   23cc0:	bne	23d1c <fputs@plt+0x12c78>
   23cc4:	ldr	r0, [r6, #8]
   23cc8:	bl	19588 <fputs@plt+0x84e4>
   23ccc:	cmp	r0, #0
   23cd0:	mov	r4, r0
   23cd4:	ldr	r0, [r5, #8]
   23cd8:	beq	23d2c <fputs@plt+0x12c88>
   23cdc:	ldrb	r3, [r4, #55]	; 0x37
   23ce0:	ldrh	r1, [r4, #50]	; 0x32
   23ce4:	ldr	r2, [r4, #8]
   23ce8:	bfc	r3, #2, #1
   23cec:	add	r1, r1, #1
   23cf0:	strb	r3, [r4, #55]	; 0x37
   23cf4:	mov	r3, r4
   23cf8:	bl	23b20 <fputs@plt+0x12a7c>
   23cfc:	ldr	r3, [r4, #36]	; 0x24
   23d00:	cmp	r3, #0
   23d04:	ldreq	r3, [r4, #8]
   23d08:	ldrsheq	r3, [r3]
   23d0c:	strheq	r3, [r6, #38]	; 0x26
   23d10:	mov	r0, #0
   23d14:	add	sp, sp, #60	; 0x3c
   23d18:	pop	{r4, r5, r6, r7, pc}
   23d1c:	mov	r1, r7
   23d20:	ldm	r4, {r0, r2}
   23d24:	bl	14ab8 <fputs@plt+0x3a14>
   23d28:	b	23ccc <fputs@plt+0x12c28>
   23d2c:	ldrh	r3, [r6, #40]	; 0x28
   23d30:	add	r2, r6, #38	; 0x26
   23d34:	mov	r1, #1
   23d38:	strh	r3, [sp, #48]	; 0x30
   23d3c:	mov	r3, sp
   23d40:	bl	23b20 <fputs@plt+0x12a7c>
   23d44:	ldrh	r3, [sp, #48]	; 0x30
   23d48:	strh	r3, [r6, #40]	; 0x28
   23d4c:	b	23d10 <fputs@plt+0x12c6c>
   23d50:	mov	r3, r2
   23d54:	push	{r4, lr}
   23d58:	ldr	r2, [pc, #12]	; 23d6c <fputs@plt+0x12cc8>
   23d5c:	bl	15054 <fputs@plt+0x3fb0>
   23d60:	clz	r0, r0
   23d64:	lsr	r0, r0, #5
   23d68:	pop	{r4, pc}
   23d6c:	andeq	r2, r7, sp, lsr #1
   23d70:	ldr	r2, [pc, #76]	; 23dc4 <fputs@plt+0x12d20>
   23d74:	push	{r4, lr}
   23d78:	ldr	r3, [r2, #340]	; 0x154
   23d7c:	ldr	ip, [r2, #344]	; 0x158
   23d80:	sub	r1, r3, #1
   23d84:	mov	lr, r1
   23d88:	add	r3, ip, r3, lsl #2
   23d8c:	cmp	r1, #0
   23d90:	bge	23d9c <fputs@plt+0x12cf8>
   23d94:	mov	r0, #0
   23d98:	pop	{r4, pc}
   23d9c:	ldr	r4, [r3, #-4]!
   23da0:	cmp	r4, r0
   23da4:	bne	23dbc <fputs@plt+0x12d18>
   23da8:	str	lr, [r2, #340]	; 0x154
   23dac:	mov	r0, #1
   23db0:	ldr	r2, [ip, lr, lsl #2]
   23db4:	str	r2, [r3]
   23db8:	pop	{r4, pc}
   23dbc:	sub	r1, r1, #1
   23dc0:	b	23d8c <fputs@plt+0x12ce8>
   23dc4:	andeq	r0, r9, r0, lsr #15
   23dc8:	cmp	r0, #0
   23dcc:	bxeq	lr
   23dd0:	push	{r4, r5, r6, r7, r8, lr}
   23dd4:	sub	r5, r0, #4
   23dd8:	mov	r4, #1
   23ddc:	mov	r6, r5
   23de0:	ldr	r7, [r0, #-4]
   23de4:	cmp	r4, r7
   23de8:	blt	23df8 <fputs@plt+0x12d54>
   23dec:	mov	r0, r5
   23df0:	pop	{r4, r5, r6, r7, r8, lr}
   23df4:	b	177ec <fputs@plt+0x6748>
   23df8:	ldr	r0, [r6, #4]!
   23dfc:	cmp	r0, #0
   23e00:	beq	23e08 <fputs@plt+0x12d64>
   23e04:	bl	177ec <fputs@plt+0x6748>
   23e08:	add	r4, r4, #1
   23e0c:	b	23de4 <fputs@plt+0x12d40>
   23e10:	ldrb	r2, [r0, #74]	; 0x4a
   23e14:	ldr	r3, [pc, #8]	; 23e24 <fputs@plt+0x12d80>
   23e18:	add	r3, r3, r2
   23e1c:	ldrb	r0, [r3, #3104]	; 0xc20
   23e20:	bx	lr
   23e24:	muleq	r7, r0, r4
   23e28:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23e2c:	mov	r4, r0
   23e30:	mov	r5, #0
   23e34:	ldr	r6, [pc, #688]	; 240ec <fputs@plt+0x13048>
   23e38:	ldr	r8, [pc, #688]	; 240f0 <fputs@plt+0x1304c>
   23e3c:	ldr	r9, [pc, #688]	; 240f4 <fputs@plt+0x13050>
   23e40:	ldr	sl, [pc, #688]	; 240f8 <fputs@plt+0x13054>
   23e44:	ldr	fp, [pc, #688]	; 240fc <fputs@plt+0x13058>
   23e48:	ldrb	r2, [r4]
   23e4c:	cmp	r2, #0
   23e50:	beq	23eec <fputs@plt+0x12e48>
   23e54:	cmp	r2, #34	; 0x22
   23e58:	ldrb	r3, [r4, #1]
   23e5c:	beq	23f94 <fputs@plt+0x12ef0>
   23e60:	bhi	23ea8 <fputs@plt+0x12e04>
   23e64:	cmp	r2, #13
   23e68:	bhi	23e88 <fputs@plt+0x12de4>
   23e6c:	cmp	r2, #12
   23e70:	bcs	23e80 <fputs@plt+0x12ddc>
   23e74:	sub	r3, r2, #9
   23e78:	cmp	r3, #1
   23e7c:	bhi	23e90 <fputs@plt+0x12dec>
   23e80:	mov	r2, #1
   23e84:	b	23f1c <fputs@plt+0x12e78>
   23e88:	cmp	r2, #32
   23e8c:	beq	23e80 <fputs@plt+0x12ddc>
   23e90:	add	r3, r6, r2
   23e94:	ldrb	r3, [r3, #320]	; 0x140
   23e98:	tst	r3, #70	; 0x46
   23e9c:	beq	23f8c <fputs@plt+0x12ee8>
   23ea0:	mov	r7, #1
   23ea4:	b	23fbc <fputs@plt+0x12f18>
   23ea8:	cmp	r2, #47	; 0x2f
   23eac:	beq	23f30 <fputs@plt+0x12e8c>
   23eb0:	bhi	23f00 <fputs@plt+0x12e5c>
   23eb4:	cmp	r2, #39	; 0x27
   23eb8:	beq	23f94 <fputs@plt+0x12ef0>
   23ebc:	cmp	r2, #45	; 0x2d
   23ec0:	bne	23e90 <fputs@plt+0x12dec>
   23ec4:	cmp	r3, #45	; 0x2d
   23ec8:	bne	23f8c <fputs@plt+0x12ee8>
   23ecc:	mov	r2, r4
   23ed0:	mov	r4, r2
   23ed4:	ldrb	r3, [r2], #1
   23ed8:	cmp	r3, #0
   23edc:	cmpne	r3, #10
   23ee0:	bne	23ed0 <fputs@plt+0x12e2c>
   23ee4:	cmp	r3, #0
   23ee8:	bne	23e80 <fputs@plt+0x12ddc>
   23eec:	sub	r0, r5, #1
   23ef0:	clz	r0, r0
   23ef4:	lsr	r0, r0, #5
   23ef8:	add	sp, sp, #4
   23efc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f00:	cmp	r2, #91	; 0x5b
   23f04:	beq	23f68 <fputs@plt+0x12ec4>
   23f08:	cmp	r2, #96	; 0x60
   23f0c:	beq	23f94 <fputs@plt+0x12ef0>
   23f10:	cmp	r2, #59	; 0x3b
   23f14:	moveq	r2, #0
   23f18:	bne	23e90 <fputs@plt+0x12dec>
   23f1c:	add	r5, r6, r5, lsl #3
   23f20:	add	r4, r4, #1
   23f24:	add	r2, r5, r2
   23f28:	ldrb	r5, [r2, #3110]	; 0xc26
   23f2c:	b	23e48 <fputs@plt+0x12da4>
   23f30:	cmp	r3, #42	; 0x2a
   23f34:	bne	23f8c <fputs@plt+0x12ee8>
   23f38:	add	r3, r4, #2
   23f3c:	mov	r4, r3
   23f40:	ldrb	r0, [r3], #1
   23f44:	cmp	r0, #0
   23f48:	beq	23ef8 <fputs@plt+0x12e54>
   23f4c:	cmp	r0, #42	; 0x2a
   23f50:	ldrb	r2, [r3]
   23f54:	bne	23f3c <fputs@plt+0x12e98>
   23f58:	cmp	r2, #47	; 0x2f
   23f5c:	bne	23f3c <fputs@plt+0x12e98>
   23f60:	add	r4, r4, #1
   23f64:	b	23e80 <fputs@plt+0x12ddc>
   23f68:	add	r3, r4, #1
   23f6c:	ldrb	r0, [r3]
   23f70:	mov	r4, r3
   23f74:	add	r3, r3, #1
   23f78:	cmp	r0, #0
   23f7c:	cmpne	r0, #93	; 0x5d
   23f80:	bne	23f6c <fputs@plt+0x12ec8>
   23f84:	cmp	r0, #0
   23f88:	beq	23ef8 <fputs@plt+0x12e54>
   23f8c:	mov	r2, #2
   23f90:	b	23f1c <fputs@plt+0x12e78>
   23f94:	add	r3, r4, #1
   23f98:	ldrb	r0, [r3]
   23f9c:	mov	r4, r3
   23fa0:	add	r3, r3, #1
   23fa4:	cmp	r0, #0
   23fa8:	beq	23ef8 <fputs@plt+0x12e54>
   23fac:	cmp	r0, r2
   23fb0:	bne	23f98 <fputs@plt+0x12ef4>
   23fb4:	b	23f8c <fputs@plt+0x12ee8>
   23fb8:	add	r7, r7, #1
   23fbc:	ldrb	r1, [r4, r7]
   23fc0:	add	r1, r6, r1
   23fc4:	ldrb	r1, [r1, #320]	; 0x140
   23fc8:	tst	r1, #70	; 0x46
   23fcc:	bne	23fb8 <fputs@plt+0x12f14>
   23fd0:	cmp	r2, #84	; 0x54
   23fd4:	beq	2403c <fputs@plt+0x12f98>
   23fd8:	bhi	23ff4 <fputs@plt+0x12f50>
   23fdc:	cmp	r2, #67	; 0x43
   23fe0:	beq	2400c <fputs@plt+0x12f68>
   23fe4:	cmp	r2, #69	; 0x45
   23fe8:	beq	2409c <fputs@plt+0x12ff8>
   23fec:	mov	r2, #2
   23ff0:	b	24030 <fputs@plt+0x12f8c>
   23ff4:	cmp	r2, #101	; 0x65
   23ff8:	beq	2409c <fputs@plt+0x12ff8>
   23ffc:	cmp	r2, #116	; 0x74
   24000:	beq	2403c <fputs@plt+0x12f98>
   24004:	cmp	r2, #99	; 0x63
   24008:	bne	23fec <fputs@plt+0x12f48>
   2400c:	cmp	r7, #6
   24010:	bne	23fec <fputs@plt+0x12f48>
   24014:	mov	r2, r7
   24018:	mov	r1, fp
   2401c:	mov	r0, r4
   24020:	bl	23104 <fputs@plt+0x12060>
   24024:	cmp	r0, #0
   24028:	movne	r2, #2
   2402c:	moveq	r2, #4
   24030:	sub	r3, r7, #1
   24034:	add	r4, r4, r3
   24038:	b	23f1c <fputs@plt+0x12e78>
   2403c:	cmp	r7, #7
   24040:	bne	24064 <fputs@plt+0x12fc0>
   24044:	mov	r2, r7
   24048:	mov	r1, r8
   2404c:	mov	r0, r4
   24050:	bl	23104 <fputs@plt+0x12060>
   24054:	cmp	r0, #0
   24058:	movne	r2, #2
   2405c:	moveq	r2, #6
   24060:	b	24030 <fputs@plt+0x12f8c>
   24064:	cmp	r7, #4
   24068:	moveq	r2, r7
   2406c:	ldreq	r1, [pc, #140]	; 24100 <fputs@plt+0x1305c>
   24070:	beq	24084 <fputs@plt+0x12fe0>
   24074:	cmp	r7, #9
   24078:	bne	23fec <fputs@plt+0x12f48>
   2407c:	ldr	r1, [pc, #128]	; 24104 <fputs@plt+0x13060>
   24080:	mov	r2, r7
   24084:	mov	r0, r4
   24088:	bl	23104 <fputs@plt+0x12060>
   2408c:	cmp	r0, #0
   24090:	movne	r2, #2
   24094:	moveq	r2, #5
   24098:	b	24030 <fputs@plt+0x12f8c>
   2409c:	cmp	r7, #3
   240a0:	bne	240c4 <fputs@plt+0x13020>
   240a4:	mov	r2, r7
   240a8:	mov	r1, sl
   240ac:	mov	r0, r4
   240b0:	bl	23104 <fputs@plt+0x12060>
   240b4:	cmp	r0, #0
   240b8:	movne	r2, #2
   240bc:	moveq	r2, #7
   240c0:	b	24030 <fputs@plt+0x12f8c>
   240c4:	cmp	r7, #7
   240c8:	bne	23fec <fputs@plt+0x12f48>
   240cc:	mov	r2, r7
   240d0:	mov	r1, r9
   240d4:	mov	r0, r4
   240d8:	bl	23104 <fputs@plt+0x12060>
   240dc:	cmp	r0, #0
   240e0:	movne	r2, #2
   240e4:	moveq	r2, #3
   240e8:	b	24030 <fputs@plt+0x12f8c>
   240ec:	muleq	r7, r0, r4
   240f0:	andeq	r8, r7, r4, lsr #7
   240f4:	andeq	r4, r7, fp, lsr #26
   240f8:	andeq	r4, r7, r7, lsr #26
   240fc:	andeq	r4, r7, r1, lsl sp
   24100:	andeq	r4, r7, r8, lsl sp
   24104:	andeq	r4, r7, sp, lsl sp
   24108:	ldr	r0, [pc]	; 24110 <fputs@plt+0x1306c>
   2410c:	bx	lr
   24110:	strdeq	r2, [r7], -r6
   24114:	ldr	r0, [pc]	; 2411c <fputs@plt+0x13078>
   24118:	bx	lr
   2411c:	andeq	r4, r7, r3, lsr sp
   24120:	ldr	r0, [pc]	; 24128 <fputs@plt+0x13084>
   24124:	bx	lr
   24128:	eoreq	pc, sp, r0, lsr #11
   2412c:	mov	r0, #0
   24130:	bx	lr
   24134:	push	{r0, r1, r2, r3}
   24138:	ldr	r3, [pc, #632]	; 243b8 <fputs@plt+0x13314>
   2413c:	push	{r0, r1, r4, r6, r7, r8, r9, lr}
   24140:	ldr	r4, [r3, #228]	; 0xe4
   24144:	cmp	r4, #0
   24148:	beq	2416c <fputs@plt+0x130c8>
   2414c:	ldr	r0, [pc, #616]	; 243bc <fputs@plt+0x13318>
   24150:	bl	2bcb8 <fputs@plt+0x1ac14>
   24154:	mov	r4, r0
   24158:	mov	r0, r4
   2415c:	add	sp, sp, #8
   24160:	pop	{r4, r6, r7, r8, r9, lr}
   24164:	add	sp, sp, #16
   24168:	bx	lr
   2416c:	add	r2, sp, #36	; 0x24
   24170:	str	r2, [sp, #4]
   24174:	ldr	r2, [sp, #32]
   24178:	sub	r2, r2, #4
   2417c:	cmp	r2, #22
   24180:	ldrls	pc, [pc, r2, lsl #2]
   24184:	b	241e4 <fputs@plt+0x13140>
   24188:	andeq	r4, r2, ip, ror #3
   2418c:	andeq	r4, r2, ip, lsl #4
   24190:	andeq	r4, r2, r4, asr #4
   24194:	andeq	r4, r2, r0, ror #4
   24198:	andeq	r4, r2, r4, ror #3
   2419c:	andeq	r4, r2, r4, lsr r2
   241a0:	andeq	r4, r2, r4, ror #3
   241a4:	andeq	r4, r2, r4, ror #3
   241a8:	andeq	r4, r2, r4, ror #3
   241ac:	andeq	r4, r2, r4, ror #5
   241b0:	andeq	r4, r2, r8, asr r1
   241b4:	andeq	r4, r2, r4, ror #3
   241b8:	strdeq	r4, [r2], -r8
   241bc:	andeq	r4, r2, ip, lsl #6
   241c0:	andeq	r4, r2, ip, lsl #5
   241c4:			; <UNDEFINED> instruction: 0x000242bc
   241c8:	andeq	r4, r2, ip, lsl r3
   241cc:	andeq	r4, r2, r4, ror #3
   241d0:	andeq	r4, r2, ip, lsr #6
   241d4:	andeq	r4, r2, r4, ror #3
   241d8:	andeq	r4, r2, ip, ror r2
   241dc:	muleq	r2, r8, r3
   241e0:	andeq	r4, r2, r8, lsr #7
   241e4:	mov	r4, #1
   241e8:	b	24158 <fputs@plt+0x130b4>
   241ec:	ldr	r3, [sp, #4]
   241f0:	ldr	ip, [pc, #456]	; 243c0 <fputs@plt+0x1331c>
   241f4:	ldr	lr, [r3]
   241f8:	ldm	lr!, {r0, r1, r2, r3}
   241fc:	stmia	ip!, {r0, r1, r2, r3}
   24200:	ldm	lr, {r0, r1, r2, r3}
   24204:	stm	ip, {r0, r1, r2, r3}
   24208:	b	24158 <fputs@plt+0x130b4>
   2420c:	ldr	r3, [r3, #40]	; 0x28
   24210:	cmp	r3, #0
   24214:	bne	24224 <fputs@plt+0x13180>
   24218:	ldr	r1, [pc, #420]	; 243c4 <fputs@plt+0x13320>
   2421c:	mov	r0, #4
   24220:	bl	24134 <fputs@plt+0x13090>
   24224:	ldr	r3, [sp, #4]
   24228:	ldr	lr, [pc, #400]	; 243c0 <fputs@plt+0x1331c>
   2422c:	ldr	ip, [r3]
   24230:	b	241f8 <fputs@plt+0x13154>
   24234:	ldr	r2, [sp, #4]
   24238:	ldr	r2, [r2]
   2423c:	str	r2, [r3]
   24240:	b	24158 <fputs@plt+0x130b4>
   24244:	ldr	r2, [sp, #4]
   24248:	ldr	r1, [r2]
   2424c:	str	r1, [r3, #192]	; 0xc0
   24250:	ldmib	r2, {r1, r2}
   24254:	str	r1, [r3, #196]	; 0xc4
   24258:	str	r2, [r3, #200]	; 0xc8
   2425c:	b	24158 <fputs@plt+0x130b4>
   24260:	ldr	r2, [sp, #4]
   24264:	ldr	r1, [r2]
   24268:	str	r1, [r3, #204]	; 0xcc
   2426c:	ldmib	r2, {r1, r2}
   24270:	str	r1, [r3, #208]	; 0xd0
   24274:	str	r2, [r3, #212]	; 0xd4
   24278:	b	24158 <fputs@plt+0x130b4>
   2427c:	ldr	r3, [sp, #4]
   24280:	mov	r2, #160	; 0xa0
   24284:	ldr	r3, [r3]
   24288:	b	2423c <fputs@plt+0x13198>
   2428c:	ldr	r3, [sp, #4]
   24290:	ldr	ip, [pc, #304]	; 243c8 <fputs@plt+0x13324>
   24294:	ldr	lr, [r3]
   24298:	ldm	lr!, {r0, r1, r2, r3}
   2429c:	stmia	ip!, {r0, r1, r2, r3}
   242a0:	ldm	lr!, {r0, r1, r2, r3}
   242a4:	stmia	ip!, {r0, r1, r2, r3}
   242a8:	ldm	lr!, {r0, r1, r2, r3}
   242ac:	stmia	ip!, {r0, r1, r2, r3}
   242b0:	ldr	r3, [lr]
   242b4:	str	r3, [ip]
   242b8:	b	24158 <fputs@plt+0x130b4>
   242bc:	ldr	r3, [r3, #116]	; 0x74
   242c0:	cmp	r3, #0
   242c4:	bne	242d4 <fputs@plt+0x13230>
   242c8:	ldr	r1, [pc, #252]	; 243cc <fputs@plt+0x13328>
   242cc:	mov	r0, #18
   242d0:	bl	24134 <fputs@plt+0x13090>
   242d4:	ldr	r3, [sp, #4]
   242d8:	ldr	lr, [pc, #232]	; 243c8 <fputs@plt+0x13324>
   242dc:	ldr	ip, [r3]
   242e0:	b	24298 <fputs@plt+0x131f4>
   242e4:	ldr	r2, [sp, #4]
   242e8:	ldm	r2, {r1, r2}
   242ec:	str	r1, [r3, #28]
   242f0:	str	r2, [r3, #32]
   242f4:	b	24158 <fputs@plt+0x130b4>
   242f8:	ldr	r2, [sp, #4]
   242fc:	ldm	r2, {r1, r2}
   24300:	str	r1, [r3, #256]	; 0x100
   24304:	str	r2, [r3, #260]	; 0x104
   24308:	b	24158 <fputs@plt+0x130b4>
   2430c:	ldr	r2, [sp, #4]
   24310:	ldr	r2, [r2]
   24314:	str	r2, [r3, #12]
   24318:	b	24158 <fputs@plt+0x130b4>
   2431c:	ldr	r2, [sp, #4]
   24320:	ldr	r2, [r2]
   24324:	str	r2, [r3, #16]
   24328:	b	24158 <fputs@plt+0x130b4>
   2432c:	ldr	r2, [sp, #4]
   24330:	mov	r9, #0
   24334:	ldr	r8, [pc, #148]	; 243d0 <fputs@plt+0x1332c>
   24338:	add	r2, r2, #7
   2433c:	bic	r2, r2, #7
   24340:	ldrd	r6, [r2], #15
   24344:	bic	r2, r2, #7
   24348:	ldrd	r0, [r2]
   2434c:	cmp	r1, r9
   24350:	cmpeq	r0, r8
   24354:	movhi	r0, r8
   24358:	movhi	r1, r9
   2435c:	cmp	r6, #0
   24360:	sbcs	r2, r7, #0
   24364:	movlt	ip, #0
   24368:	movlt	r2, ip
   2436c:	blt	24388 <fputs@plt+0x132e4>
   24370:	cmp	r6, r0
   24374:	mov	ip, r0
   24378:	sbcs	lr, r7, r1
   2437c:	mov	r2, r1
   24380:	movlt	ip, r6
   24384:	movlt	r2, r7
   24388:	str	ip, [r3, #176]	; 0xb0
   2438c:	str	r2, [r3, #180]	; 0xb4
   24390:	strd	r0, [r3, #184]	; 0xb8
   24394:	b	24158 <fputs@plt+0x130b4>
   24398:	ldr	r2, [sp, #4]
   2439c:	ldr	r2, [r2]
   243a0:	str	r2, [r3, #224]	; 0xe0
   243a4:	b	24158 <fputs@plt+0x130b4>
   243a8:	ldr	r2, [sp, #4]
   243ac:	ldr	r2, [r2]
   243b0:	str	r2, [r3, #36]	; 0x24
   243b4:	b	24158 <fputs@plt+0x130b4>
   243b8:	andeq	sl, r8, r0, lsr #2
   243bc:			; <UNDEFINED> instruction: 0x000209b3
   243c0:	andeq	sl, r8, r8, asr #2
   243c4:	andeq	r2, r7, r0, lsl #2
   243c8:	andeq	sl, r8, ip, lsl #3
   243cc:	andeq	r2, r7, r0, lsr #2
   243d0:	svcvc	0x00ff0000
   243d4:	push	{r4, r5, r6, r7, r8, lr}
   243d8:	ldr	r4, [pc, #720]	; 246b0 <fputs@plt+0x1360c>
   243dc:	ldr	r5, [r4, #228]	; 0xe4
   243e0:	cmp	r5, #0
   243e4:	movne	r5, #0
   243e8:	bne	244ec <fputs@plt+0x13448>
   243ec:	ldr	r7, [r4, #240]	; 0xf0
   243f0:	mov	r3, #1
   243f4:	str	r3, [r4, #236]	; 0xec
   243f8:	cmp	r7, #0
   243fc:	bne	24518 <fputs@plt+0x13474>
   24400:	ldr	r3, [r4, #40]	; 0x28
   24404:	cmp	r3, #0
   24408:	bne	24418 <fputs@plt+0x13374>
   2440c:	ldr	r1, [pc, #672]	; 246b4 <fputs@plt+0x13610>
   24410:	mov	r0, #4
   24414:	bl	24134 <fputs@plt+0x13090>
   24418:	ldr	r6, [pc, #664]	; 246b8 <fputs@plt+0x13614>
   2441c:	mov	r2, #28
   24420:	mov	r1, #0
   24424:	add	r0, r6, #220	; 0xdc
   24428:	bl	10e88 <memset@plt>
   2442c:	ldr	r0, [r4, #192]	; 0xc0
   24430:	mov	r3, #8
   24434:	str	r3, [r6, #216]	; 0xd8
   24438:	cmp	r0, #0
   2443c:	beq	24504 <fputs@plt+0x13460>
   24440:	ldr	r2, [r4, #196]	; 0xc4
   24444:	cmp	r2, #99	; 0x63
   24448:	ble	24504 <fputs@plt+0x13460>
   2444c:	ldr	r3, [r4, #200]	; 0xc8
   24450:	cmp	r3, #0
   24454:	ble	24504 <fputs@plt+0x13460>
   24458:	bic	r2, r2, #7
   2445c:	mov	r1, r0
   24460:	str	r0, [r6, #236]	; 0xec
   24464:	rsb	ip, r2, #0
   24468:	str	r3, [r6, #240]	; 0xf0
   2446c:	sub	r3, r3, #1
   24470:	str	r2, [r4, #196]	; 0xc4
   24474:	cmp	r7, r3
   24478:	blt	244f4 <fputs@plt+0x13450>
   2447c:	mul	r3, r3, r2
   24480:	mov	r1, #0
   24484:	add	r2, r0, r3
   24488:	str	r1, [r0, r3]
   2448c:	add	r3, r2, #4
   24490:	str	r3, [r6, #232]	; 0xe8
   24494:	ldr	r3, [r4, #204]	; 0xcc
   24498:	cmp	r3, #0
   2449c:	beq	244b8 <fputs@plt+0x13414>
   244a0:	ldr	r3, [r4, #208]	; 0xd0
   244a4:	cmp	r3, #512	; 0x200
   244a8:	blt	244b8 <fputs@plt+0x13414>
   244ac:	ldr	r3, [r4, #212]	; 0xd4
   244b0:	cmp	r3, #0
   244b4:	bgt	244c4 <fputs@plt+0x13420>
   244b8:	mov	r3, #0
   244bc:	str	r3, [r4, #204]	; 0xcc
   244c0:	str	r3, [r4, #208]	; 0xd0
   244c4:	ldr	r3, [r4, #60]	; 0x3c
   244c8:	ldr	r0, [r4, #68]	; 0x44
   244cc:	blx	r3
   244d0:	subs	r6, r0, #0
   244d4:	beq	24518 <fputs@plt+0x13474>
   244d8:	mov	r2, #32
   244dc:	mov	r1, #0
   244e0:	ldr	r0, [pc, #468]	; 246bc <fputs@plt+0x13618>
   244e4:	mov	r5, r6
   244e8:	bl	10e88 <memset@plt>
   244ec:	mov	r0, r5
   244f0:	pop	{r4, r5, r6, r7, r8, pc}
   244f4:	add	r1, r1, r2
   244f8:	add	r7, r7, #1
   244fc:	str	r1, [r1, ip]
   24500:	b	24474 <fputs@plt+0x133d0>
   24504:	mov	r3, #0
   24508:	str	r3, [r4, #192]	; 0xc0
   2450c:	str	r3, [r4, #196]	; 0xc4
   24510:	str	r3, [r4, #200]	; 0xc8
   24514:	b	24494 <fputs@plt+0x133f0>
   24518:	mov	r3, #1
   2451c:	ldr	r1, [r4, #228]	; 0xe4
   24520:	str	r3, [r4, #240]	; 0xf0
   24524:	ldr	r3, [r4, #252]	; 0xfc
   24528:	cmp	r3, #0
   2452c:	moveq	r3, #8
   24530:	streq	r3, [r4, #252]	; 0xfc
   24534:	ldr	r3, [r4, #248]	; 0xf8
   24538:	add	r3, r3, #1
   2453c:	str	r3, [r4, #248]	; 0xf8
   24540:	ldr	r3, [r4, #232]	; 0xe8
   24544:	orrs	r1, r1, r3
   24548:	bne	245e4 <fputs@plt+0x13540>
   2454c:	mov	r3, #1
   24550:	mov	r2, #92	; 0x5c
   24554:	ldr	r0, [pc, #356]	; 246c0 <fputs@plt+0x1361c>
   24558:	str	r3, [r4, #232]	; 0xe8
   2455c:	bl	10e88 <memset@plt>
   24560:	mov	r1, #3
   24564:	ldr	r0, [pc, #344]	; 246c4 <fputs@plt+0x13620>
   24568:	bl	1c38c <fputs@plt+0xb2e8>
   2456c:	mov	r1, #8
   24570:	ldr	r0, [pc, #336]	; 246c8 <fputs@plt+0x13624>
   24574:	bl	1c38c <fputs@plt+0xb2e8>
   24578:	mov	r1, #57	; 0x39
   2457c:	ldr	r0, [pc, #328]	; 246cc <fputs@plt+0x13628>
   24580:	bl	1c38c <fputs@plt+0xb2e8>
   24584:	ldr	r3, [r4, #244]	; 0xf4
   24588:	cmp	r3, #0
   2458c:	beq	245b0 <fputs@plt+0x1350c>
   24590:	mov	r3, #1
   24594:	mov	r0, #10
   24598:	str	r3, [r4, #244]	; 0xf4
   2459c:	bl	247cc <fputs@plt+0x13728>
   245a0:	cmp	r0, #0
   245a4:	bne	24600 <fputs@plt+0x1355c>
   245a8:	mov	r5, #7
   245ac:	b	245dc <fputs@plt+0x13538>
   245b0:	ldr	r3, [r4, #116]	; 0x74
   245b4:	cmp	r3, #0
   245b8:	bne	245c8 <fputs@plt+0x13524>
   245bc:	ldr	r1, [pc, #268]	; 246d0 <fputs@plt+0x1362c>
   245c0:	mov	r0, #18
   245c4:	bl	24134 <fputs@plt+0x13090>
   245c8:	ldr	r0, [r4, #112]	; 0x70
   245cc:	ldr	r3, [r4, #116]	; 0x74
   245d0:	blx	r3
   245d4:	subs	r5, r0, #0
   245d8:	beq	24590 <fputs@plt+0x134ec>
   245dc:	mov	r3, #0
   245e0:	str	r3, [r4, #232]	; 0xe8
   245e4:	ldr	r3, [r4, #248]	; 0xf8
   245e8:	sub	r3, r3, #1
   245ec:	cmp	r3, #0
   245f0:	str	r3, [r4, #248]	; 0xf8
   245f4:	movle	r3, #0
   245f8:	strle	r3, [r4, #252]	; 0xfc
   245fc:	b	244ec <fputs@plt+0x13448>
   24600:	bl	177ec <fputs@plt+0x6748>
   24604:	bl	24788 <fputs@plt+0x136e4>
   24608:	subs	r5, r0, #0
   2460c:	bne	245dc <fputs@plt+0x13538>
   24610:	ldr	r3, [pc, #160]	; 246b8 <fputs@plt+0x13614>
   24614:	ldr	r2, [r3, #164]	; 0xa4
   24618:	cmp	r2, #0
   2461c:	beq	2468c <fputs@plt+0x135e8>
   24620:	ldr	r1, [r4, #204]	; 0xcc
   24624:	mov	r0, #10
   24628:	ldr	ip, [r4, #208]	; 0xd0
   2462c:	ldr	r2, [r4, #212]	; 0xd4
   24630:	cmp	r1, #0
   24634:	mov	r7, r1
   24638:	moveq	r2, r1
   2463c:	moveq	ip, r1
   24640:	bic	ip, ip, #7
   24644:	cmp	r2, #90	; 0x5a
   24648:	mov	r6, r2
   2464c:	str	ip, [r3, #176]	; 0xb0
   24650:	str	r2, [r3, #180]	; 0xb4
   24654:	sdivle	r0, r2, r0
   24658:	str	r2, [r3, #204]	; 0xcc
   2465c:	addle	r0, r0, #1
   24660:	strd	r0, [r3, #184]	; 0xb8
   24664:	mov	r0, #0
   24668:	mov	lr, r0
   2466c:	str	r0, [r3, #200]	; 0xc8
   24670:	str	r0, [r3, #208]	; 0xd0
   24674:	subs	r6, r6, #1
   24678:	bcs	24698 <fputs@plt+0x135f4>
   2467c:	mla	r2, ip, r2, r1
   24680:	cmp	r0, #0
   24684:	strne	lr, [r3, #200]	; 0xc8
   24688:	str	r2, [r3, #192]	; 0xc0
   2468c:	mov	r3, #1
   24690:	str	r3, [r4, #228]	; 0xe4
   24694:	b	245dc <fputs@plt+0x13538>
   24698:	mov	r8, r7
   2469c:	mov	r0, #1
   246a0:	str	lr, [r8], ip
   246a4:	mov	lr, r7
   246a8:	mov	r7, r8
   246ac:	b	24674 <fputs@plt+0x135d0>
   246b0:	andeq	sl, r8, r0, lsr #2
   246b4:	andeq	r2, r7, r0, lsl #2
   246b8:	andeq	r0, r9, r0, lsr #15
   246bc:	andeq	r0, r9, r8, ror r8
   246c0:	muleq	r9, r8, r8
   246c4:	andeq	sl, r8, r4, lsl #7
   246c8:	ldrdeq	sl, [r8], -r8
   246cc:			; <UNDEFINED> instruction: 0x0008a4b8
   246d0:	andeq	r2, r7, r0, lsr #2
   246d4:	push	{r4, r5, r6, lr}
   246d8:	mov	r5, r0
   246dc:	bl	243d4 <fputs@plt+0x13330>
   246e0:	cmp	r0, #0
   246e4:	ldreq	r3, [pc, #60]	; 24728 <fputs@plt+0x13684>
   246e8:	ldreq	r4, [r3, #80]	; 0x50
   246ec:	beq	24718 <fputs@plt+0x13674>
   246f0:	mov	r4, #0
   246f4:	b	24720 <fputs@plt+0x1367c>
   246f8:	cmp	r5, #0
   246fc:	beq	24720 <fputs@plt+0x1367c>
   24700:	mov	r0, r5
   24704:	ldr	r1, [r4, #16]
   24708:	bl	11080 <strcmp@plt>
   2470c:	cmp	r0, #0
   24710:	beq	24720 <fputs@plt+0x1367c>
   24714:	ldr	r4, [r4, #12]
   24718:	cmp	r4, #0
   2471c:	bne	246f8 <fputs@plt+0x13654>
   24720:	mov	r0, r4
   24724:	pop	{r4, r5, r6, pc}
   24728:	andeq	r0, r9, r0, lsr #15
   2472c:	push	{r4, r5, r6, lr}
   24730:	mov	r5, r1
   24734:	mov	r4, r0
   24738:	bl	243d4 <fputs@plt+0x13330>
   2473c:	subs	r1, r0, #0
   24740:	bne	2477c <fputs@plt+0x136d8>
   24744:	mov	r0, r4
   24748:	bl	120bc <fputs@plt+0x1018>
   2474c:	cmp	r5, #0
   24750:	ldr	r2, [pc, #44]	; 24784 <fputs@plt+0x136e0>
   24754:	bne	24770 <fputs@plt+0x136cc>
   24758:	ldr	r3, [r2, #80]	; 0x50
   2475c:	cmp	r3, #0
   24760:	ldrne	r2, [r3, #12]
   24764:	strne	r2, [r4, #12]
   24768:	strne	r4, [r3, #12]
   2476c:	bne	2477c <fputs@plt+0x136d8>
   24770:	ldr	r3, [r2, #80]	; 0x50
   24774:	str	r4, [r2, #80]	; 0x50
   24778:	str	r3, [r4, #12]
   2477c:	mov	r0, r1
   24780:	pop	{r4, r5, r6, pc}
   24784:	andeq	r0, r9, r0, lsr #15
   24788:	push	{r4, lr}
   2478c:	mov	r1, #1
   24790:	ldr	r4, [pc, #48]	; 247c8 <fputs@plt+0x13724>
   24794:	mov	r0, r4
   24798:	bl	2472c <fputs@plt+0x13688>
   2479c:	mov	r1, #0
   247a0:	add	r0, r4, #88	; 0x58
   247a4:	bl	2472c <fputs@plt+0x13688>
   247a8:	mov	r1, #0
   247ac:	add	r0, r4, #176	; 0xb0
   247b0:	bl	2472c <fputs@plt+0x13688>
   247b4:	mov	r1, #0
   247b8:	add	r0, r4, #264	; 0x108
   247bc:	bl	2472c <fputs@plt+0x13688>
   247c0:	mov	r0, #0
   247c4:	pop	{r4, pc}
   247c8:	strdeq	sl, [r8], -r4
   247cc:	push	{r4, lr}
   247d0:	mov	r4, r0
   247d4:	bl	243d4 <fputs@plt+0x13330>
   247d8:	cmp	r4, #0
   247dc:	movle	r3, #0
   247e0:	movgt	r3, #1
   247e4:	cmp	r0, #0
   247e8:	moveq	r0, r3
   247ec:	movne	r0, #0
   247f0:	cmp	r0, #0
   247f4:	popeq	{r4, pc}
   247f8:	mov	r0, r4
   247fc:	asr	r1, r4, #31
   24800:	pop	{r4, lr}
   24804:	b	1c538 <fputs@plt+0xb494>
   24808:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2480c:	mov	r5, r2
   24810:	sub	sp, sp, #84	; 0x54
   24814:	mov	r4, r0
   24818:	mov	r8, r1
   2481c:	ldr	r2, [r0, #8]
   24820:	cmp	r2, #0
   24824:	ble	249b0 <fputs@plt+0x1390c>
   24828:	ldrd	r0, [sp, #120]	; 0x78
   2482c:	asr	r3, r2, #31
   24830:	adds	r0, r0, r5
   24834:	adc	r1, r1, r5, asr #31
   24838:	cmp	r2, r0
   2483c:	sbcs	r3, r3, r1
   24840:	bge	249b0 <fputs@plt+0x1390c>
   24844:	mov	r2, #72	; 0x48
   24848:	mov	r1, r4
   2484c:	add	r0, sp, #8
   24850:	bl	10f18 <memcpy@plt>
   24854:	mov	r2, #72	; 0x48
   24858:	mov	r1, #0
   2485c:	mov	r0, r4
   24860:	bl	10e88 <memset@plt>
   24864:	mov	r3, #0
   24868:	mov	r2, r4
   2486c:	ldrd	r0, [sp, #68]	; 0x44
   24870:	str	r3, [sp]
   24874:	ldr	r3, [sp, #64]	; 0x40
   24878:	bl	1208c <fputs@plt+0xfe8>
   2487c:	subs	fp, r0, #0
   24880:	bne	249c0 <fputs@plt+0x1391c>
   24884:	ldr	sl, [sp, #12]
   24888:	mov	r6, #0
   2488c:	mov	r7, #0
   24890:	ldr	r9, [sp, #24]
   24894:	cmp	r9, #0
   24898:	bne	248c4 <fputs@plt+0x13820>
   2489c:	add	r0, sp, #24
   248a0:	bl	18984 <fputs@plt+0x78e0>
   248a4:	ldrd	r2, [sp, #120]	; 0x78
   248a8:	mov	r1, r8
   248ac:	mov	r0, r4
   248b0:	strd	r2, [sp]
   248b4:	mov	r2, r5
   248b8:	bl	12014 <fputs@plt+0xf70>
   248bc:	mov	fp, r0
   248c0:	b	249a4 <fputs@plt+0x13900>
   248c4:	ldrd	r2, [sp, #32]
   248c8:	adds	r0, r6, sl
   248cc:	adc	r1, r7, sl, asr #31
   248d0:	strd	r6, [sp]
   248d4:	cmp	r2, r0
   248d8:	mov	r0, r4
   248dc:	sbcs	r1, r3, r1
   248e0:	add	r1, r9, #4
   248e4:	sublt	sl, r2, r6
   248e8:	mov	r2, sl
   248ec:	bl	12014 <fputs@plt+0xf70>
   248f0:	subs	fp, r0, #0
   248f4:	bne	249c0 <fputs@plt+0x1391c>
   248f8:	adds	r6, r6, sl
   248fc:	ldr	r9, [r9]
   24900:	adc	r7, r7, sl, asr #31
   24904:	b	24894 <fputs@plt+0x137f0>
   24908:	ldr	r9, [r4, #4]
   2490c:	ldrd	r0, [r4, #24]
   24910:	mov	r2, r9
   24914:	asr	r3, r9, #31
   24918:	bl	6eed8 <fputs@plt+0x5de34>
   2491c:	sub	r6, r9, r2
   24920:	mov	sl, r2
   24924:	cmp	r6, r7
   24928:	movge	r6, r7
   2492c:	cmp	r2, #0
   24930:	bne	2495c <fputs@plt+0x138b8>
   24934:	add	r0, r9, #4
   24938:	ldr	fp, [r4, #32]
   2493c:	bl	247cc <fputs@plt+0x13728>
   24940:	cmp	r0, #0
   24944:	beq	249b8 <fputs@plt+0x13914>
   24948:	cmp	fp, #0
   2494c:	str	sl, [r0]
   24950:	strne	r0, [fp]
   24954:	streq	r0, [r4, #16]
   24958:	str	r0, [r4, #32]
   2495c:	ldr	r0, [r4, #32]
   24960:	mov	r1, r8
   24964:	mov	r2, r6
   24968:	add	r8, r8, r6
   2496c:	sub	r7, r7, r6
   24970:	add	r0, r0, #4
   24974:	add	r0, r0, sl
   24978:	bl	10f18 <memcpy@plt>
   2497c:	ldrd	r2, [r4, #24]
   24980:	adds	r0, r2, r6
   24984:	adc	r1, r3, r6, asr #31
   24988:	strd	r0, [r4, #24]
   2498c:	cmp	r7, #0
   24990:	bgt	24908 <fputs@plt+0x13864>
   24994:	ldr	r3, [sp, #120]	; 0x78
   24998:	mov	fp, #0
   2499c:	add	r5, r5, r3
   249a0:	str	r5, [r4, #12]
   249a4:	mov	r0, fp
   249a8:	add	sp, sp, #84	; 0x54
   249ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249b0:	mov	r7, r5
   249b4:	b	2498c <fputs@plt+0x138e8>
   249b8:	movw	fp, #3082	; 0xc0a
   249bc:	b	249a4 <fputs@plt+0x13900>
   249c0:	mov	r0, r4
   249c4:	bl	11fd8 <fputs@plt+0xf34>
   249c8:	mov	r2, #72	; 0x48
   249cc:	add	r1, sp, #8
   249d0:	mov	r0, r4
   249d4:	bl	10f18 <memcpy@plt>
   249d8:	b	249a4 <fputs@plt+0x13900>
   249dc:	push	{r4, r5, r6, lr}
   249e0:	mov	r4, r0
   249e4:	mov	r5, r1
   249e8:	bl	243d4 <fputs@plt+0x13330>
   249ec:	cmp	r0, #0
   249f0:	bne	24a04 <fputs@plt+0x13960>
   249f4:	mov	r0, r4
   249f8:	mov	r1, r5
   249fc:	pop	{r4, r5, r6, lr}
   24a00:	b	1c538 <fputs@plt+0xb494>
   24a04:	mov	r0, #0
   24a08:	pop	{r4, r5, r6, pc}
   24a0c:	push	{r4, r5, r6, lr}
   24a10:	mov	r5, r0
   24a14:	mov	r4, r1
   24a18:	bl	243d4 <fputs@plt+0x13330>
   24a1c:	cmp	r0, #0
   24a20:	bne	24a38 <fputs@plt+0x13994>
   24a24:	bic	r2, r4, r4, asr #31
   24a28:	mov	r0, r5
   24a2c:	pop	{r4, r5, r6, lr}
   24a30:	asr	r3, r2, #31
   24a34:	b	1e8b0 <fputs@plt+0xd80c>
   24a38:	mov	r0, #0
   24a3c:	pop	{r4, r5, r6, pc}
   24a40:	push	{r4, r6, r7, lr}
   24a44:	mov	r4, r0
   24a48:	mov	r6, r2
   24a4c:	mov	r7, r3
   24a50:	bl	243d4 <fputs@plt+0x13330>
   24a54:	cmp	r0, #0
   24a58:	bne	24a70 <fputs@plt+0x139cc>
   24a5c:	mov	r2, r6
   24a60:	mov	r3, r7
   24a64:	mov	r0, r4
   24a68:	pop	{r4, r6, r7, lr}
   24a6c:	b	1e8b0 <fputs@plt+0xd80c>
   24a70:	mov	r0, #0
   24a74:	pop	{r4, r6, r7, pc}
   24a78:	push	{r4, r5, r6, r7, r8, lr}
   24a7c:	ldrb	ip, [r0, #69]	; 0x45
   24a80:	cmp	ip, #0
   24a84:	movne	r6, #0
   24a88:	bne	24ac0 <fputs@plt+0x13a1c>
   24a8c:	mov	r5, r1
   24a90:	ldr	r1, [r0, #288]	; 0x120
   24a94:	mov	r4, r0
   24a98:	mov	r6, r2
   24a9c:	mov	r7, r3
   24aa0:	cmp	r1, r5
   24aa4:	bhi	24ac8 <fputs@plt+0x13a24>
   24aa8:	ldr	r1, [r0, #292]	; 0x124
   24aac:	cmp	r1, r5
   24ab0:	bls	24ac8 <fputs@plt+0x13a24>
   24ab4:	bl	1c810 <fputs@plt+0xb76c>
   24ab8:	subs	r6, r0, #0
   24abc:	bne	24aec <fputs@plt+0x13a48>
   24ac0:	mov	r0, r6
   24ac4:	pop	{r4, r5, r6, r7, r8, pc}
   24ac8:	mov	r2, r6
   24acc:	mov	r3, r7
   24ad0:	mov	r0, r5
   24ad4:	bl	24a40 <fputs@plt+0x1399c>
   24ad8:	subs	r6, r0, #0
   24adc:	bne	24ac0 <fputs@plt+0x13a1c>
   24ae0:	mov	r0, r4
   24ae4:	bl	179f4 <fputs@plt+0x6950>
   24ae8:	b	24ac0 <fputs@plt+0x13a1c>
   24aec:	add	r3, r4, #260	; 0x104
   24af0:	mov	r1, r5
   24af4:	ldrh	r2, [r3]
   24af8:	bl	10f18 <memcpy@plt>
   24afc:	mov	r1, r5
   24b00:	mov	r0, r4
   24b04:	bl	1b744 <fputs@plt+0xa6a0>
   24b08:	b	24ac0 <fputs@plt+0x13a1c>
   24b0c:	cmp	r1, #0
   24b10:	bne	24b18 <fputs@plt+0x13a74>
   24b14:	b	1c810 <fputs@plt+0xb76c>
   24b18:	push	{r4, r5}
   24b1c:	mov	r5, r3
   24b20:	mov	ip, r0
   24b24:	mov	r4, r2
   24b28:	ldr	r3, [r0, #288]	; 0x120
   24b2c:	cmp	r3, r1
   24b30:	bhi	24b58 <fputs@plt+0x13ab4>
   24b34:	ldr	r3, [r0, #292]	; 0x124
   24b38:	cmp	r3, r1
   24b3c:	bls	24b58 <fputs@plt+0x13ab4>
   24b40:	add	r3, r0, #260	; 0x104
   24b44:	ldrh	r2, [r3]
   24b48:	mov	r3, #0
   24b4c:	cmp	r3, r5
   24b50:	cmpeq	r2, r4
   24b54:	bcs	24b6c <fputs@plt+0x13ac8>
   24b58:	mov	r2, r4
   24b5c:	mov	r3, r5
   24b60:	pop	{r4, r5}
   24b64:	mov	r0, ip
   24b68:	b	24a78 <fputs@plt+0x139d4>
   24b6c:	mov	r0, r1
   24b70:	pop	{r4, r5}
   24b74:	bx	lr
   24b78:	push	{r4, r5, r6, lr}
   24b7c:	mov	r5, r0
   24b80:	mov	r6, r1
   24b84:	bl	24b0c <fputs@plt+0x13a68>
   24b88:	subs	r4, r0, #0
   24b8c:	bne	24b9c <fputs@plt+0x13af8>
   24b90:	mov	r1, r6
   24b94:	mov	r0, r5
   24b98:	bl	1b744 <fputs@plt+0xa6a0>
   24b9c:	mov	r0, r4
   24ba0:	pop	{r4, r5, r6, pc}
   24ba4:	ldr	r3, [r0, #24]
   24ba8:	push	{r4, r5, r6, r7, r8, lr}
   24bac:	mov	r4, r0
   24bb0:	mov	r8, r2
   24bb4:	cmp	r3, r1
   24bb8:	bge	24c68 <fputs@plt+0x13bc4>
   24bbc:	cmp	r1, #32
   24bc0:	ldr	r0, [r0, #32]
   24bc4:	movlt	r1, #32
   24bc8:	cmp	r3, #0
   24bcc:	movle	r2, #0
   24bd0:	andgt	r2, r2, #1
   24bd4:	cmp	r2, #0
   24bd8:	mov	r6, r1
   24bdc:	asr	r7, r1, #31
   24be0:	beq	24c30 <fputs@plt+0x13b8c>
   24be4:	ldr	r1, [r4, #16]
   24be8:	ldr	r3, [r4, #20]
   24bec:	cmp	r1, r3
   24bf0:	bne	24c38 <fputs@plt+0x13b94>
   24bf4:	mov	r2, r6
   24bf8:	mov	r3, r7
   24bfc:	mov	r8, #0
   24c00:	bl	24b78 <fputs@plt+0x13ad4>
   24c04:	str	r0, [r4, #16]
   24c08:	str	r0, [r4, #20]
   24c0c:	ldr	r5, [r4, #20]
   24c10:	cmp	r5, #0
   24c14:	bne	24c58 <fputs@plt+0x13bb4>
   24c18:	mov	r0, r4
   24c1c:	bl	1be4c <fputs@plt+0xada8>
   24c20:	mov	r0, #7
   24c24:	str	r5, [r4, #16]
   24c28:	str	r5, [r4, #24]
   24c2c:	pop	{r4, r5, r6, r7, r8, pc}
   24c30:	cmp	r3, #0
   24c34:	ble	24c40 <fputs@plt+0x13b9c>
   24c38:	ldr	r1, [r4, #20]
   24c3c:	bl	1b744 <fputs@plt+0xa6a0>
   24c40:	mov	r2, r6
   24c44:	mov	r3, r7
   24c48:	ldr	r0, [r4, #32]
   24c4c:	bl	1d264 <fputs@plt+0xc1c0>
   24c50:	str	r0, [r4, #20]
   24c54:	b	24c0c <fputs@plt+0x13b68>
   24c58:	mov	r1, r5
   24c5c:	ldr	r0, [r4, #32]
   24c60:	bl	1b6e4 <fputs@plt+0xa640>
   24c64:	str	r0, [r4, #24]
   24c68:	cmp	r8, #0
   24c6c:	beq	24c90 <fputs@plt+0x13bec>
   24c70:	ldr	r1, [r4, #16]
   24c74:	cmp	r1, #0
   24c78:	beq	24c90 <fputs@plt+0x13bec>
   24c7c:	ldr	r0, [r4, #20]
   24c80:	cmp	r1, r0
   24c84:	beq	24c90 <fputs@plt+0x13bec>
   24c88:	ldr	r2, [r4, #12]
   24c8c:	bl	10f18 <memcpy@plt>
   24c90:	ldrh	r3, [r4, #8]
   24c94:	tst	r3, #1024	; 0x400
   24c98:	beq	24ca8 <fputs@plt+0x13c04>
   24c9c:	ldr	r0, [r4, #16]
   24ca0:	ldr	r3, [r4, #36]	; 0x24
   24ca4:	blx	r3
   24ca8:	ldr	r3, [r4, #20]
   24cac:	mov	r0, #0
   24cb0:	str	r3, [r4, #16]
   24cb4:	ldrh	r3, [r4, #8]
   24cb8:	bic	r3, r3, #7168	; 0x1c00
   24cbc:	strh	r3, [r4, #8]
   24cc0:	pop	{r4, r5, r6, r7, r8, pc}
   24cc4:	ldr	r2, [r0, #24]
   24cc8:	mov	r3, r0
   24ccc:	cmp	r2, r1
   24cd0:	bge	24cdc <fputs@plt+0x13c38>
   24cd4:	mov	r2, #0
   24cd8:	b	24ba4 <fputs@plt+0x13b00>
   24cdc:	ldr	r2, [r3, #20]
   24ce0:	mov	r0, #0
   24ce4:	str	r2, [r3, #16]
   24ce8:	ldrh	r2, [r3, #8]
   24cec:	and	r2, r2, #13
   24cf0:	strh	r2, [r3, #8]
   24cf4:	bx	lr
   24cf8:	push	{r4, r5, r6, lr}
   24cfc:	subs	r6, r1, #0
   24d00:	ldr	r4, [r0, #8]
   24d04:	bgt	24d20 <fputs@plt+0x13c7c>
   24d08:	mov	r0, r4
   24d0c:	bl	1be4c <fputs@plt+0xada8>
   24d10:	mov	r3, #0
   24d14:	str	r3, [r4, #16]
   24d18:	ldr	r0, [r4, #16]
   24d1c:	pop	{r4, r5, r6, pc}
   24d20:	mov	r5, r0
   24d24:	mov	r0, r4
   24d28:	bl	24cc4 <fputs@plt+0x13c20>
   24d2c:	mov	r3, #8192	; 0x2000
   24d30:	ldr	r0, [r4, #16]
   24d34:	strh	r3, [r4, #8]
   24d38:	ldr	r3, [r5, #4]
   24d3c:	cmp	r0, #0
   24d40:	str	r3, [r4]
   24d44:	beq	24d18 <fputs@plt+0x13c74>
   24d48:	mov	r2, r6
   24d4c:	mov	r1, #0
   24d50:	bl	10e88 <memset@plt>
   24d54:	b	24d18 <fputs@plt+0x13c74>
   24d58:	ldr	r3, [r0, #8]
   24d5c:	ldrh	r2, [r3, #8]
   24d60:	tst	r2, #8192	; 0x2000
   24d64:	bne	24d6c <fputs@plt+0x13cc8>
   24d68:	b	24cf8 <fputs@plt+0x13c54>
   24d6c:	ldr	r0, [r3, #16]
   24d70:	bx	lr
   24d74:	push	{r4, lr}
   24d78:	mov	r1, #0
   24d7c:	mov	r4, r0
   24d80:	bl	24d58 <fputs@plt+0x13cb4>
   24d84:	cmp	r0, #0
   24d88:	ldrdne	r2, [r0]
   24d8c:	moveq	r2, #0
   24d90:	mov	r0, r4
   24d94:	moveq	r3, #0
   24d98:	pop	{r4, lr}
   24d9c:	b	23598 <fputs@plt+0x124f4>
   24da0:	push	{r4, r5, r6, lr}
   24da4:	mov	r5, r1
   24da8:	mov	r1, #8
   24dac:	mov	r4, r2
   24db0:	bl	24d58 <fputs@plt+0x13cb4>
   24db4:	cmp	r5, #0
   24db8:	beq	24ddc <fputs@plt+0x13d38>
   24dbc:	ldr	r3, [r4]
   24dc0:	ldrh	r3, [r3, #8]
   24dc4:	and	r2, r3, #31
   24dc8:	ldr	r3, [pc, #48]	; 24e00 <fputs@plt+0x13d5c>
   24dcc:	add	r3, r3, r2
   24dd0:	ldrb	r3, [r3, #3065]	; 0xbf9
   24dd4:	cmp	r3, #5
   24dd8:	popeq	{r4, r5, r6, pc}
   24ddc:	cmp	r0, #0
   24de0:	popeq	{r4, r5, r6, pc}
   24de4:	ldr	r3, [r0]
   24de8:	ldr	r2, [r0, #4]
   24dec:	adds	r3, r3, #1
   24df0:	adc	r2, r2, #0
   24df4:	str	r3, [r0]
   24df8:	str	r2, [r0, #4]
   24dfc:	pop	{r4, r5, r6, pc}
   24e00:	muleq	r7, r0, r4
   24e04:	push	{r4, r5, r6, lr}
   24e08:	mov	r1, #0
   24e0c:	mov	r5, r0
   24e10:	bl	24d58 <fputs@plt+0x13cb4>
   24e14:	subs	r4, r0, #0
   24e18:	popeq	{r4, r5, r6, pc}
   24e1c:	ldrd	r0, [r4, #16]
   24e20:	cmp	r0, #1
   24e24:	sbcs	r3, r1, #0
   24e28:	poplt	{r4, r5, r6, pc}
   24e2c:	bl	6ee78 <fputs@plt+0x5ddd4>
   24e30:	vmov	d7, r0, r1
   24e34:	mov	r0, r5
   24e38:	vldr	d0, [r4]
   24e3c:	pop	{r4, r5, r6, lr}
   24e40:	vdiv.f64	d0, d0, d7
   24e44:	b	23530 <fputs@plt+0x1248c>
   24e48:	push	{r4, lr}
   24e4c:	mov	r1, #0
   24e50:	mov	r4, r0
   24e54:	bl	24d58 <fputs@plt+0x13cb4>
   24e58:	cmp	r0, #0
   24e5c:	vldrne	d0, [r0]
   24e60:	mov	r0, r4
   24e64:	pop	{r4, lr}
   24e68:	vldreq	d0, [pc]	; 24e70 <fputs@plt+0x13dcc>
   24e6c:	b	23530 <fputs@plt+0x1248c>
	...
   24e78:	push	{r4, r5, r6, r7, r8, lr}
   24e7c:	mov	r1, #32
   24e80:	mov	r6, r2
   24e84:	bl	24d58 <fputs@plt+0x13cb4>
   24e88:	mov	r4, r0
   24e8c:	ldr	r0, [r6]
   24e90:	bl	23a80 <fputs@plt+0x129dc>
   24e94:	cmp	r4, #0
   24e98:	cmpne	r0, #5
   24e9c:	popeq	{r4, r5, r6, r7, r8, pc}
   24ea0:	mov	r5, r0
   24ea4:	ldr	r3, [r4, #16]
   24ea8:	ldr	r2, [r4, #20]
   24eac:	ldr	r0, [r6]
   24eb0:	adds	r3, r3, #1
   24eb4:	adc	r2, r2, #0
   24eb8:	cmp	r5, #1
   24ebc:	str	r3, [r4, #16]
   24ec0:	str	r2, [r4, #20]
   24ec4:	bne	24f14 <fputs@plt+0x13e70>
   24ec8:	bl	1863c <fputs@plt+0x7598>
   24ecc:	mov	r6, r0
   24ed0:	mov	r7, r1
   24ed4:	bl	6ee78 <fputs@plt+0x5ddd4>
   24ed8:	vmov	d6, r0, r1
   24edc:	vldr	d7, [r4]
   24ee0:	ldrb	r2, [r4, #25]
   24ee4:	ldrb	r3, [r4, #24]
   24ee8:	vadd.f64	d7, d7, d6
   24eec:	orrs	r3, r2, r3
   24ef0:	vstr	d7, [r4]
   24ef4:	popne	{r4, r5, r6, r7, r8, pc}
   24ef8:	mov	r2, r6
   24efc:	mov	r3, r7
   24f00:	add	r0, r4, #8
   24f04:	bl	12fb4 <fputs@plt+0x1f10>
   24f08:	cmp	r0, #0
   24f0c:	strbne	r5, [r4, #24]
   24f10:	pop	{r4, r5, r6, r7, r8, pc}
   24f14:	bl	18734 <fputs@plt+0x7690>
   24f18:	vldr	d7, [r4]
   24f1c:	mov	r3, #1
   24f20:	strb	r3, [r4, #25]
   24f24:	vadd.f64	d0, d7, d0
   24f28:	vstr	d0, [r4]
   24f2c:	pop	{r4, r5, r6, r7, r8, pc}
   24f30:	push	{r4, r5, r6, lr}
   24f34:	ldrh	r5, [r0, #8]
   24f38:	ands	r5, r5, #16384	; 0x4000
   24f3c:	beq	24fa0 <fputs@plt+0x13efc>
   24f40:	ldr	r3, [r0]
   24f44:	mov	r2, #1
   24f48:	mov	r4, r0
   24f4c:	ldr	r1, [r0, #12]
   24f50:	add	r1, r1, r3
   24f54:	cmp	r1, r2
   24f58:	movlt	r1, r2
   24f5c:	bl	24ba4 <fputs@plt+0x13b00>
   24f60:	subs	r5, r0, #0
   24f64:	movne	r5, #7
   24f68:	bne	24fa0 <fputs@plt+0x13efc>
   24f6c:	mov	r1, r5
   24f70:	ldr	r2, [r4]
   24f74:	ldr	r3, [r4, #12]
   24f78:	ldr	r0, [r4, #16]
   24f7c:	add	r0, r0, r3
   24f80:	bl	10e88 <memset@plt>
   24f84:	ldr	r2, [r4]
   24f88:	ldr	r3, [r4, #12]
   24f8c:	add	r3, r3, r2
   24f90:	str	r3, [r4, #12]
   24f94:	ldrh	r3, [r4, #8]
   24f98:	bic	r3, r3, #16896	; 0x4200
   24f9c:	strh	r3, [r4, #8]
   24fa0:	mov	r0, r5
   24fa4:	pop	{r4, r5, r6, pc}
   24fa8:	ldrh	r3, [r0, #8]
   24fac:	push	{r4, lr}
   24fb0:	mov	r4, r0
   24fb4:	tst	r3, #16384	; 0x4000
   24fb8:	beq	24fc0 <fputs@plt+0x13f1c>
   24fbc:	bl	24f30 <fputs@plt+0x13e8c>
   24fc0:	ldrh	r3, [r4, #8]
   24fc4:	tst	r3, #18
   24fc8:	beq	25024 <fputs@plt+0x13f80>
   24fcc:	ldr	r3, [r4, #24]
   24fd0:	cmp	r3, #0
   24fd4:	beq	24fe4 <fputs@plt+0x13f40>
   24fd8:	ldrd	r2, [r4, #16]
   24fdc:	cmp	r2, r3
   24fe0:	beq	25024 <fputs@plt+0x13f80>
   24fe4:	ldr	r1, [r4, #12]
   24fe8:	mov	r2, #1
   24fec:	mov	r0, r4
   24ff0:	add	r1, r1, #2
   24ff4:	bl	24ba4 <fputs@plt+0x13b00>
   24ff8:	cmp	r0, #0
   24ffc:	bne	25038 <fputs@plt+0x13f94>
   25000:	ldr	r3, [r4, #12]
   25004:	ldr	r2, [r4, #16]
   25008:	strb	r0, [r2, r3]
   2500c:	ldrd	r2, [r4, #12]
   25010:	add	r3, r3, r2
   25014:	strb	r0, [r3, #1]
   25018:	ldrh	r3, [r4, #8]
   2501c:	orr	r3, r3, #512	; 0x200
   25020:	strh	r3, [r4, #8]
   25024:	ldrh	r3, [r4, #8]
   25028:	mov	r0, #0
   2502c:	bic	r3, r3, #4096	; 0x1000
   25030:	strh	r3, [r4, #8]
   25034:	pop	{r4, pc}
   25038:	mov	r0, #7
   2503c:	pop	{r4, pc}
   25040:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25044:	subs	r6, r1, #0
   25048:	ldr	r9, [sp, #32]
   2504c:	bne	2505c <fputs@plt+0x13fb8>
   25050:	bl	1be4c <fputs@plt+0xada8>
   25054:	mov	r0, #0
   25058:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2505c:	mov	sl, r3
   25060:	ldr	r3, [r0, #32]
   25064:	mov	r4, r0
   25068:	mov	r5, r2
   2506c:	cmp	r3, #0
   25070:	ldrne	r8, [r3, #92]	; 0x5c
   25074:	ldreq	r8, [pc, #484]	; 25260 <fputs@plt+0x141bc>
   25078:	cmp	sl, #0
   2507c:	beq	2521c <fputs@plt+0x14178>
   25080:	cmp	r2, #0
   25084:	movge	r7, #2
   25088:	bge	25228 <fputs@plt+0x14184>
   2508c:	cmp	sl, #1
   25090:	bne	250f0 <fputs@plt+0x1404c>
   25094:	mov	r0, r6
   25098:	mov	r7, #2
   2509c:	bl	15c88 <fputs@plt+0x4be4>
   250a0:	cmp	r8, r0
   250a4:	mov	r5, r0
   250a8:	addlt	r5, r8, #1
   250ac:	cmn	r9, #1
   250b0:	orr	r7, r7, #512	; 0x200
   250b4:	bne	25174 <fputs@plt+0x140d0>
   250b8:	cmp	sl, #1
   250bc:	mov	r9, r5
   250c0:	moveq	r3, #1
   250c4:	movne	r3, #2
   250c8:	add	r5, r5, r3
   250cc:	b	25234 <fputs@plt+0x14190>
   250d0:	add	r5, r5, #2
   250d4:	cmp	r5, r8
   250d8:	bgt	250ac <fputs@plt+0x14008>
   250dc:	ldrb	r2, [r1, r5]
   250e0:	ldrb	r3, [r6, r5]
   250e4:	orrs	r3, r2, r3
   250e8:	bne	250d0 <fputs@plt+0x1402c>
   250ec:	b	250ac <fputs@plt+0x14008>
   250f0:	mov	r7, #2
   250f4:	mov	r5, #0
   250f8:	add	r1, r6, #1
   250fc:	b	250d4 <fputs@plt+0x14030>
   25100:	mov	r2, r5
   25104:	mov	r1, r6
   25108:	ldr	r0, [r4, #16]
   2510c:	mov	r5, r9
   25110:	bl	10f18 <memcpy@plt>
   25114:	cmp	sl, #0
   25118:	strh	r7, [r4, #8]
   2511c:	moveq	r3, #1
   25120:	str	r5, [r4, #12]
   25124:	strbeq	r3, [r4, #10]
   25128:	beq	25164 <fputs@plt+0x140c0>
   2512c:	cmp	sl, #1
   25130:	cmpne	r5, #1
   25134:	strb	sl, [r4, #10]
   25138:	ble	25164 <fputs@plt+0x140c0>
   2513c:	ldr	r3, [r4, #16]
   25140:	ldrb	r2, [r3]
   25144:	ldrb	r3, [r3, #1]
   25148:	cmp	r2, #254	; 0xfe
   2514c:	cmpeq	r3, #255	; 0xff
   25150:	beq	251c4 <fputs@plt+0x14120>
   25154:	cmp	r2, #255	; 0xff
   25158:	cmpeq	r3, #254	; 0xfe
   2515c:	moveq	r6, #2
   25160:	beq	251c8 <fputs@plt+0x14124>
   25164:	cmp	r8, r5
   25168:	bge	25054 <fputs@plt+0x13fb0>
   2516c:	mov	r0, #18
   25170:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25174:	ldr	r3, [pc, #232]	; 25264 <fputs@plt+0x141c0>
   25178:	mov	r0, r4
   2517c:	cmp	r9, r3
   25180:	bne	251a4 <fputs@plt+0x14100>
   25184:	bl	1c0e8 <fputs@plt+0xb044>
   25188:	mov	r1, r6
   2518c:	str	r6, [r4, #16]
   25190:	str	r6, [r4, #20]
   25194:	ldr	r0, [r4, #32]
   25198:	bl	1b6e4 <fputs@plt+0xa640>
   2519c:	str	r0, [r4, #24]
   251a0:	b	25114 <fputs@plt+0x14070>
   251a4:	bl	1c0e8 <fputs@plt+0xb044>
   251a8:	cmp	r9, #0
   251ac:	str	r6, [r4, #16]
   251b0:	moveq	r3, #2048	; 0x800
   251b4:	movne	r3, #1024	; 0x400
   251b8:	str	r9, [r4, #36]	; 0x24
   251bc:	orr	r7, r3, r7
   251c0:	b	25114 <fputs@plt+0x14070>
   251c4:	mov	r6, #3
   251c8:	mov	r0, r4
   251cc:	bl	24fa8 <fputs@plt+0x13f04>
   251d0:	subs	r7, r0, #0
   251d4:	bne	25258 <fputs@plt+0x141b4>
   251d8:	ldr	r2, [r4, #12]
   251dc:	ldr	r0, [r4, #16]
   251e0:	sub	r2, r2, #2
   251e4:	add	r1, r0, #2
   251e8:	str	r2, [r4, #12]
   251ec:	bl	10ff0 <memmove@plt>
   251f0:	ldr	r3, [r4, #12]
   251f4:	ldr	r2, [r4, #16]
   251f8:	strb	r7, [r2, r3]
   251fc:	ldrd	r2, [r4, #12]
   25200:	add	r3, r3, r2
   25204:	strb	r7, [r3, #1]
   25208:	ldrh	r3, [r4, #8]
   2520c:	strb	r6, [r4, #10]
   25210:	orr	r3, r3, #512	; 0x200
   25214:	strh	r3, [r4, #8]
   25218:	b	25164 <fputs@plt+0x140c0>
   2521c:	cmp	r2, #0
   25220:	mov	r7, #16
   25224:	blt	250f4 <fputs@plt+0x14050>
   25228:	cmn	r9, #1
   2522c:	bne	25174 <fputs@plt+0x140d0>
   25230:	mov	r9, r5
   25234:	cmp	r8, r9
   25238:	blt	2516c <fputs@plt+0x140c8>
   2523c:	cmp	r5, #32
   25240:	mov	r0, r4
   25244:	movge	r1, r5
   25248:	movlt	r1, #32
   2524c:	bl	24cc4 <fputs@plt+0x13c20>
   25250:	cmp	r0, #0
   25254:	beq	25100 <fputs@plt+0x1405c>
   25258:	mov	r0, #7
   2525c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25260:	blcc	fe6d7a68 <stderr@@GLIBC_2.4+0xfe64cd18>
   25264:	andeq	r2, r1, r4, ror #2
   25268:	mov	r3, #1
   2526c:	mvn	ip, #0
   25270:	push	{r0, r1, r2, lr}
   25274:	str	r3, [r0, #20]
   25278:	strb	r3, [r0, #25]
   2527c:	str	ip, [sp]
   25280:	ldr	r0, [r0]
   25284:	bl	25040 <fputs@plt+0x13f9c>
   25288:	add	sp, sp, #12
   2528c:	pop	{pc}		; (ldr pc, [sp], #4)
   25290:	push	{r4, r5, r6, lr}
   25294:	sub	sp, sp, #144	; 0x90
   25298:	mov	r4, r0
   2529c:	mov	r6, r1
   252a0:	mov	r5, r2
   252a4:	mov	r1, #0
   252a8:	mov	r2, #44	; 0x2c
   252ac:	add	r0, sp, #4
   252b0:	bl	10e88 <memset@plt>
   252b4:	mov	ip, r4
   252b8:	add	lr, sp, #48	; 0x30
   252bc:	ldm	ip!, {r0, r1, r2, r3}
   252c0:	stmia	lr!, {r0, r1, r2, r3}
   252c4:	ldm	ip!, {r0, r1, r2, r3}
   252c8:	stmia	lr!, {r0, r1, r2, r3}
   252cc:	ldm	ip, {r0, r1, r2, r3}
   252d0:	stm	lr, {r0, r1, r2, r3}
   252d4:	add	r0, sp, #48	; 0x30
   252d8:	bl	1c474 <fputs@plt+0xb3d0>
   252dc:	ldr	r3, [sp, #56]	; 0x38
   252e0:	sub	r3, r3, #1968	; 0x7b0
   252e4:	sub	r3, r3, #3
   252e8:	cmp	r3, #66	; 0x42
   252ec:	bls	253fc <fputs@plt+0x14358>
   252f0:	mov	r3, #2000	; 0x7d0
   252f4:	mov	r2, #0
   252f8:	str	r3, [sp, #56]	; 0x38
   252fc:	mov	r3, #1
   25300:	str	r3, [sp, #60]	; 0x3c
   25304:	str	r3, [sp, #64]	; 0x40
   25308:	mov	r3, #0
   2530c:	str	r3, [sp, #68]	; 0x44
   25310:	str	r3, [sp, #72]	; 0x48
   25314:	mov	r3, #0
   25318:	strd	r2, [sp, #80]	; 0x50
   2531c:	mov	r3, #0
   25320:	add	r0, sp, #48	; 0x30
   25324:	str	r3, [sp, #76]	; 0x4c
   25328:	strb	r3, [sp, #90]	; 0x5a
   2532c:	bl	17288 <fputs@plt+0x61e4>
   25330:	mov	r2, #1000	; 0x3e8
   25334:	mov	r3, #0
   25338:	ldrd	r0, [sp, #48]	; 0x30
   2533c:	bl	6eed8 <fputs@plt+0x5de34>
   25340:	ldr	r3, [pc, #256]	; 25448 <fputs@plt+0x143a4>
   25344:	add	r3, r0, r3
   25348:	mov	r0, sp
   2534c:	str	r3, [sp]
   25350:	bl	10e04 <localtime@plt>
   25354:	ldr	r3, [pc, #240]	; 2544c <fputs@plt+0x143a8>
   25358:	ldr	r4, [r3, #268]	; 0x10c
   2535c:	cmp	r4, #0
   25360:	bne	25418 <fputs@plt+0x14374>
   25364:	cmp	r0, #0
   25368:	beq	25418 <fputs@plt+0x14374>
   2536c:	mov	lr, r0
   25370:	add	ip, sp, #4
   25374:	ldm	lr!, {r0, r1, r2, r3}
   25378:	stmia	ip!, {r0, r1, r2, r3}
   2537c:	ldm	lr!, {r0, r1, r2, r3}
   25380:	stmia	ip!, {r0, r1, r2, r3}
   25384:	ldr	r3, [sp, #24]
   25388:	ldm	lr, {r0, r1, r2}
   2538c:	add	r3, r3, #1888	; 0x760
   25390:	add	r3, r3, #12
   25394:	stm	ip, {r0, r1, r2}
   25398:	add	r0, sp, #96	; 0x60
   2539c:	str	r3, [sp, #104]	; 0x68
   253a0:	ldr	r3, [sp, #20]
   253a4:	add	r3, r3, #1
   253a8:	str	r3, [sp, #108]	; 0x6c
   253ac:	ldr	r3, [sp, #16]
   253b0:	str	r3, [sp, #112]	; 0x70
   253b4:	ldr	r3, [sp, #12]
   253b8:	str	r3, [sp, #116]	; 0x74
   253bc:	ldr	r3, [sp, #8]
   253c0:	str	r3, [sp, #120]	; 0x78
   253c4:	movw	r3, #257	; 0x101
   253c8:	vldr	s15, [sp, #4]
   253cc:	str	r3, [sp, #136]	; 0x88
   253d0:	vcvt.f64.s32	d7, s15
   253d4:	vstr	d7, [sp, #128]	; 0x80
   253d8:	bl	17288 <fputs@plt+0x61e4>
   253dc:	ldr	r3, [sp, #48]	; 0x30
   253e0:	str	r4, [r5]
   253e4:	ldrd	r0, [sp, #96]	; 0x60
   253e8:	subs	r0, r0, r3
   253ec:	ldr	r3, [sp, #52]	; 0x34
   253f0:	sbc	r1, r1, r3
   253f4:	add	sp, sp, #144	; 0x90
   253f8:	pop	{r4, r5, r6, pc}
   253fc:	vldr	d6, [pc, #60]	; 25440 <fputs@plt+0x1439c>
   25400:	vldr	d7, [sp, #80]	; 0x50
   25404:	vadd.f64	d7, d7, d6
   25408:	vcvt.s32.f64	s14, d7
   2540c:	vcvt.f64.s32	d7, s14
   25410:	vstr	d7, [sp, #80]	; 0x50
   25414:	b	2531c <fputs@plt+0x14278>
   25418:	ldr	r1, [pc, #48]	; 25450 <fputs@plt+0x143ac>
   2541c:	mov	r0, r6
   25420:	mvn	r2, #0
   25424:	bl	25268 <fputs@plt+0x141c4>
   25428:	mov	r3, #1
   2542c:	mov	r0, #0
   25430:	mov	r1, r0
   25434:	str	r3, [r5]
   25438:	b	253f4 <fputs@plt+0x14350>
   2543c:	nop	{0}
   25440:	andeq	r0, r0, r0
   25444:	svccc	0x00e00000
   25448:	ldrb	r9, [ip, -r0, asr #13]
   2544c:	andeq	sl, r8, r0, lsr #2
   25450:	andeq	r4, r7, r0, ror sp
   25454:	push	{r4, lr}
   25458:	mov	r1, #0
   2545c:	mov	r4, r0
   25460:	bl	24d58 <fputs@plt+0x13cb4>
   25464:	cmp	r0, #0
   25468:	popeq	{r4, pc}
   2546c:	ldrd	r2, [r0, #16]
   25470:	cmp	r2, #1
   25474:	sbcs	r3, r3, #0
   25478:	poplt	{r4, pc}
   2547c:	ldrb	r3, [r0, #24]
   25480:	cmp	r3, #0
   25484:	beq	2549c <fputs@plt+0x143f8>
   25488:	mov	r0, r4
   2548c:	mvn	r2, #0
   25490:	ldr	r1, [pc, #48]	; 254c8 <fputs@plt+0x14424>
   25494:	pop	{r4, lr}
   25498:	b	25268 <fputs@plt+0x141c4>
   2549c:	ldrb	r3, [r0, #25]
   254a0:	cmp	r3, #0
   254a4:	beq	254b8 <fputs@plt+0x14414>
   254a8:	vldr	d0, [r0]
   254ac:	mov	r0, r4
   254b0:	pop	{r4, lr}
   254b4:	b	23530 <fputs@plt+0x1248c>
   254b8:	ldrd	r2, [r0, #8]
   254bc:	mov	r0, r4
   254c0:	pop	{r4, lr}
   254c4:	b	23598 <fputs@plt+0x124f4>
   254c8:	andeq	r4, r7, r7, lsl #27
   254cc:	ldr	r3, [r2]
   254d0:	push	{r4, lr}
   254d4:	mov	r4, r0
   254d8:	ldrh	r2, [r3, #8]
   254dc:	and	r1, r2, #31
   254e0:	ldr	r2, [pc, #140]	; 25574 <fputs@plt+0x144d0>
   254e4:	add	r2, r2, r1
   254e8:	ldrb	r2, [r2, #3065]	; 0xbf9
   254ec:	cmp	r2, #1
   254f0:	beq	2551c <fputs@plt+0x14478>
   254f4:	cmp	r2, #5
   254f8:	beq	2556c <fputs@plt+0x144c8>
   254fc:	mov	r0, r3
   25500:	bl	18734 <fputs@plt+0x7690>
   25504:	vcmpe.f64	d0, #0.0
   25508:	mov	r0, r4
   2550c:	pop	{r4, lr}
   25510:	vmrs	APSR_nzcv, fpscr
   25514:	vnegmi.f64	d0, d0
   25518:	b	23530 <fputs@plt+0x1248c>
   2551c:	mov	r0, r3
   25520:	bl	1863c <fputs@plt+0x7598>
   25524:	mov	r3, r1
   25528:	cmp	r0, #0
   2552c:	sbcs	r1, r3, #0
   25530:	mov	r2, r0
   25534:	bge	25560 <fputs@plt+0x144bc>
   25538:	cmp	r3, #-2147483648	; 0x80000000
   2553c:	cmpeq	r2, #0
   25540:	bne	25558 <fputs@plt+0x144b4>
   25544:	mov	r0, r4
   25548:	mvn	r2, #0
   2554c:	ldr	r1, [pc, #36]	; 25578 <fputs@plt+0x144d4>
   25550:	pop	{r4, lr}
   25554:	b	25268 <fputs@plt+0x141c4>
   25558:	rsbs	r2, r2, #0
   2555c:	rsc	r3, r3, #0
   25560:	mov	r0, r4
   25564:	pop	{r4, lr}
   25568:	b	23598 <fputs@plt+0x124f4>
   2556c:	pop	{r4, lr}
   25570:	b	235b0 <fputs@plt+0x1250c>
   25574:	muleq	r7, r0, r4
   25578:	andeq	r4, r7, r7, lsl #27
   2557c:	mov	r3, #1
   25580:	push	{r0, r1, r2, lr}
   25584:	str	r3, [r0, #20]
   25588:	strb	r3, [r0, #25]
   2558c:	mvn	r3, #0
   25590:	str	r3, [sp]
   25594:	mov	r3, #2
   25598:	ldr	r0, [r0]
   2559c:	bl	25040 <fputs@plt+0x13f9c>
   255a0:	add	sp, sp, #12
   255a4:	pop	{pc}		; (ldr pc, [sp], #4)
   255a8:	push	{r0, r1, r4, lr}
   255ac:	mov	r2, #1
   255b0:	ldr	r4, [r0]
   255b4:	str	r1, [r0, #20]
   255b8:	strb	r2, [r0, #25]
   255bc:	ldrh	r3, [r4, #8]
   255c0:	tst	r3, #1
   255c4:	beq	255ec <fputs@plt+0x14548>
   255c8:	mov	r0, r1
   255cc:	bl	1a16c <fputs@plt+0x90c8>
   255d0:	mov	r3, #0
   255d4:	mov	r1, r0
   255d8:	mov	r0, r4
   255dc:	str	r3, [sp]
   255e0:	mov	r3, r2
   255e4:	mvn	r2, #0
   255e8:	bl	25040 <fputs@plt+0x13f9c>
   255ec:	add	sp, sp, #8
   255f0:	pop	{r4, pc}
   255f4:	push	{r4, lr}
   255f8:	mov	r4, r0
   255fc:	ldr	r0, [r2]
   25600:	bl	1863c <fputs@plt+0x7598>
   25604:	cmp	r0, #0
   25608:	mov	r3, r1
   2560c:	sbcs	r1, r1, #0
   25610:	movge	r2, r0
   25614:	movlt	r2, #0
   25618:	movlt	r3, #0
   2561c:	mov	r0, r4
   25620:	bl	2360c <fputs@plt+0x12568>
   25624:	subs	r1, r0, #0
   25628:	popeq	{r4, pc}
   2562c:	mov	r0, r4
   25630:	pop	{r4, lr}
   25634:	b	255a8 <fputs@plt+0x14504>
   25638:	mov	r3, #18
   2563c:	push	{r0, r1, r2, lr}
   25640:	mov	r2, #0
   25644:	ldr	r1, [pc, #32]	; 2566c <fputs@plt+0x145c8>
   25648:	str	r3, [r0, #20]
   2564c:	mov	r3, #1
   25650:	strb	r3, [r0, #25]
   25654:	str	r2, [sp]
   25658:	mvn	r2, #0
   2565c:	ldr	r0, [r0]
   25660:	bl	25040 <fputs@plt+0x13f9c>
   25664:	add	sp, sp, #12
   25668:	pop	{pc}		; (ldr pc, [sp], #4)
   2566c:	muleq	r7, r8, sp
   25670:	sub	r3, r1, #1
   25674:	push	{r4, lr}
   25678:	mov	r4, r2
   2567c:	cmn	r3, #3
   25680:	bhi	25688 <fputs@plt+0x145e4>
   25684:	blx	r1
   25688:	cmp	r4, #0
   2568c:	beq	25698 <fputs@plt+0x145f4>
   25690:	mov	r0, r4
   25694:	bl	25638 <fputs@plt+0x14594>
   25698:	mov	r0, #18
   2569c:	pop	{r4, pc}
   256a0:	ldr	r1, [r0]
   256a4:	push	{r4, r5, r6, lr}
   256a8:	ldr	r1, [r1, #32]
   256ac:	ldr	r4, [r1, #92]	; 0x5c
   256b0:	asr	r5, r4, #31
   256b4:	cmp	r4, r2
   256b8:	sbcs	r1, r5, r3
   256bc:	bge	256d0 <fputs@plt+0x1462c>
   256c0:	mov	r4, #0
   256c4:	bl	25638 <fputs@plt+0x14594>
   256c8:	mov	r0, r4
   256cc:	pop	{r4, r5, r6, pc}
   256d0:	mov	r6, r0
   256d4:	mov	r1, r3
   256d8:	mov	r0, r2
   256dc:	bl	1c538 <fputs@plt+0xb494>
   256e0:	subs	r4, r0, #0
   256e4:	bne	256c8 <fputs@plt+0x14624>
   256e8:	mov	r0, r6
   256ec:	bl	2366c <fputs@plt+0x125c8>
   256f0:	b	256c8 <fputs@plt+0x14624>
   256f4:	push	{r0, r1, r4, lr}
   256f8:	mov	r4, r0
   256fc:	ldr	r0, [sp, #16]
   25700:	str	r0, [sp]
   25704:	ldr	r0, [r4]
   25708:	bl	25040 <fputs@plt+0x13f9c>
   2570c:	cmp	r0, #18
   25710:	bne	25724 <fputs@plt+0x14680>
   25714:	mov	r0, r4
   25718:	add	sp, sp, #8
   2571c:	pop	{r4, lr}
   25720:	b	25638 <fputs@plt+0x14594>
   25724:	add	sp, sp, #8
   25728:	pop	{r4, pc}
   2572c:	push	{r0, r1, r2, lr}
   25730:	str	r3, [sp]
   25734:	mov	r3, #0
   25738:	bl	256f4 <fputs@plt+0x14650>
   2573c:	add	sp, sp, #12
   25740:	pop	{pc}		; (ldr pc, [sp], #4)
   25744:	push	{r4, r5, r6, r7, r8, lr}
   25748:	mov	r5, r0
   2574c:	mov	r4, r2
   25750:	ldr	r0, [r2]
   25754:	bl	234ec <fputs@plt+0x12448>
   25758:	mov	r6, r0
   2575c:	ldr	r0, [r4, #4]
   25760:	bl	234ec <fputs@plt+0x12448>
   25764:	add	r3, r6, #1
   25768:	mov	r8, r0
   2576c:	bic	r4, r3, #1
   25770:	ldr	r3, [r5]
   25774:	add	r2, r4, #7
   25778:	lsl	r2, r2, #3
   2577c:	ldr	r7, [r3, #32]
   25780:	asr	r3, r2, #31
   25784:	mov	r0, r7
   25788:	bl	1d308 <fputs@plt+0xc264>
   2578c:	subs	r1, r0, #0
   25790:	bne	257a0 <fputs@plt+0x146fc>
   25794:	mov	r0, r5
   25798:	pop	{r4, r5, r6, r7, r8, lr}
   2579c:	b	2366c <fputs@plt+0x125c8>
   257a0:	mov	r3, #0
   257a4:	mov	r0, r5
   257a8:	mov	r2, #56	; 0x38
   257ac:	str	r3, [r1]
   257b0:	add	r3, r1, #56	; 0x38
   257b4:	str	r6, [r1, #8]
   257b8:	str	r8, [r1, #12]
   257bc:	str	r3, [r1, #24]
   257c0:	add	r3, r3, r4, lsl #2
   257c4:	str	r7, [r1, #52]	; 0x34
   257c8:	pop	{r4, r5, r6, r7, r8, lr}
   257cc:	str	r3, [r1, #20]
   257d0:	ldr	r3, [pc]	; 257d8 <fputs@plt+0x14734>
   257d4:	b	2572c <fputs@plt+0x14688>
   257d8:	muleq	r1, ip, r9
   257dc:	push	{r0, r1, r2, lr}
   257e0:	str	r3, [sp]
   257e4:	mov	r3, #1
   257e8:	bl	256f4 <fputs@plt+0x14650>
   257ec:	add	sp, sp, #12
   257f0:	pop	{pc}		; (ldr pc, [sp], #4)
   257f4:	mov	r3, #0
   257f8:	mvn	r2, #0
   257fc:	ldr	r1, [pc]	; 25804 <fputs@plt+0x14760>
   25800:	b	257dc <fputs@plt+0x14738>
   25804:	andeq	r4, r7, r3, lsr sp
   25808:	ldr	r3, [r2]
   2580c:	mvn	r2, #0
   25810:	ldr	r1, [pc, #40]	; 25840 <fputs@plt+0x1479c>
   25814:	ldrh	r3, [r3, #8]
   25818:	and	r3, r3, #31
   2581c:	add	r3, r1, r3
   25820:	ldrb	r3, [r3, #3065]	; 0xbf9
   25824:	sub	r3, r3, #1
   25828:	cmp	r3, #3
   2582c:	addls	r1, r1, r3, lsl #2
   25830:	ldrhi	r1, [pc, #12]	; 25844 <fputs@plt+0x147a0>
   25834:	mov	r3, #0
   25838:	ldrls	r1, [r1, #3268]	; 0xcc4
   2583c:	b	257dc <fputs@plt+0x14738>
   25840:	muleq	r7, r0, r4
   25844:	andeq	r4, r7, r5, lsl pc
   25848:	mov	r3, #0
   2584c:	mvn	r2, #0
   25850:	ldr	r1, [pc]	; 25858 <fputs@plt+0x147b4>
   25854:	b	257dc <fputs@plt+0x14738>
   25858:	strdeq	r2, [r7], -r6
   2585c:	push	{r4, lr}
   25860:	mov	r4, r0
   25864:	ldr	r0, [r2]
   25868:	bl	234ec <fputs@plt+0x12448>
   2586c:	cmp	r0, #2
   25870:	mvn	r2, #0
   25874:	ldrls	r3, [pc, #24]	; 25894 <fputs@plt+0x147f0>
   25878:	movhi	r1, #0
   2587c:	addls	r3, r3, r0, lsl #2
   25880:	mov	r0, r4
   25884:	pop	{r4, lr}
   25888:	ldrls	r1, [r3, #3004]	; 0xbbc
   2588c:	mov	r3, #0
   25890:	b	257dc <fputs@plt+0x14738>
   25894:	muleq	r7, r0, r4
   25898:	push	{r4, lr}
   2589c:	mov	r1, #0
   258a0:	mov	r4, r0
   258a4:	bl	24d58 <fputs@plt+0x13cb4>
   258a8:	subs	r3, r0, #0
   258ac:	popeq	{r4, pc}
   258b0:	ldrb	r3, [r3, #24]
   258b4:	cmp	r3, #2
   258b8:	bne	258c8 <fputs@plt+0x14824>
   258bc:	mov	r0, r4
   258c0:	pop	{r4, lr}
   258c4:	b	25638 <fputs@plt+0x14594>
   258c8:	cmp	r3, #1
   258cc:	bne	258dc <fputs@plt+0x14838>
   258d0:	mov	r0, r4
   258d4:	pop	{r4, lr}
   258d8:	b	2366c <fputs@plt+0x125c8>
   258dc:	bl	1d284 <fputs@plt+0xc1e0>
   258e0:	mov	r1, r0
   258e4:	ldr	r3, [pc, #12]	; 258f8 <fputs@plt+0x14854>
   258e8:	mov	r0, r4
   258ec:	mvn	r2, #0
   258f0:	pop	{r4, lr}
   258f4:	b	257dc <fputs@plt+0x14738>
   258f8:	andeq	r7, r1, ip, ror #15
   258fc:	push	{r0, r1, r2, lr}
   25900:	str	r3, [sp]
   25904:	mov	r3, #2
   25908:	bl	256f4 <fputs@plt+0x14650>
   2590c:	add	sp, sp, #12
   25910:	pop	{pc}		; (ldr pc, [sp], #4)
   25914:	b	258fc <fputs@plt+0x14858>
   25918:	push	{r0, r1, r2, lr}
   2591c:	str	r3, [sp]
   25920:	mov	r3, #3
   25924:	bl	256f4 <fputs@plt+0x14650>
   25928:	add	sp, sp, #12
   2592c:	pop	{pc}		; (ldr pc, [sp], #4)
   25930:	push	{r4, r6, r7, r8, r9, lr}
   25934:	mov	r7, #0
   25938:	mvn	r6, #-2147483648	; 0x80000000
   2593c:	cmp	r3, r7
   25940:	cmpeq	r2, r6
   25944:	ldr	lr, [sp, #24]
   25948:	bls	25964 <fputs@plt+0x148c0>
   2594c:	mov	ip, r1
   25950:	mov	r2, r0
   25954:	mov	r1, lr
   25958:	mov	r0, ip
   2595c:	pop	{r4, r6, r7, r8, r9, lr}
   25960:	b	25670 <fputs@plt+0x145cc>
   25964:	mov	r3, #0
   25968:	pop	{r4, r6, r7, r8, r9, lr}
   2596c:	b	256f4 <fputs@plt+0x14650>
   25970:	push	{r4, r5, r6, r7, r8, lr}
   25974:	mov	r5, r3
   25978:	mov	r7, #0
   2597c:	mvn	r6, #-2147483648	; 0x80000000
   25980:	ldrb	r3, [sp, #28]
   25984:	ldr	lr, [sp, #24]
   25988:	cmp	r3, #4
   2598c:	moveq	r3, #2
   25990:	cmp	r5, r7
   25994:	cmpeq	r2, r6
   25998:	bls	259b4 <fputs@plt+0x14910>
   2599c:	mov	ip, r1
   259a0:	mov	r2, r0
   259a4:	mov	r1, lr
   259a8:	mov	r0, ip
   259ac:	pop	{r4, r5, r6, r7, r8, lr}
   259b0:	b	25670 <fputs@plt+0x145cc>
   259b4:	pop	{r4, r5, r6, r7, r8, lr}
   259b8:	b	256f4 <fputs@plt+0x14650>
   259bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   259c0:	mov	r7, r0
   259c4:	lsl	r0, r1, #2
   259c8:	sub	sp, sp, #20
   259cc:	mov	sl, r1
   259d0:	add	r0, r0, #1
   259d4:	mov	fp, r2
   259d8:	asr	r1, r0, #31
   259dc:	bl	249dc <fputs@plt+0x13938>
   259e0:	subs	r6, r0, #0
   259e4:	bne	25afc <fputs@plt+0x14a58>
   259e8:	mov	r0, r7
   259ec:	add	sp, sp, #20
   259f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   259f4:	b	2366c <fputs@plt+0x125c8>
   259f8:	ldr	r0, [fp, r5, lsl #2]
   259fc:	bl	1863c <fputs@plt+0x7598>
   25a00:	cmp	r1, r9
   25a04:	strd	r0, [sp, #8]
   25a08:	cmpeq	r0, r8
   25a0c:	ldr	r3, [pc, #252]	; 25b10 <fputs@plt+0x14a6c>
   25a10:	movwhi	r0, #65533	; 0xfffd
   25a14:	movhi	r1, #0
   25a18:	strdhi	r0, [sp, #8]
   25a1c:	ldr	ip, [sp, #8]
   25a20:	ldrb	lr, [sp, #8]
   25a24:	tst	r3, ip
   25a28:	strbeq	lr, [r4], #1
   25a2c:	beq	25a6c <fputs@plt+0x149c8>
   25a30:	ldr	r3, [sp, #8]
   25a34:	and	r1, lr, #63	; 0x3f
   25a38:	orr	r1, r1, #128	; 0x80
   25a3c:	bic	r0, r3, #2032	; 0x7f0
   25a40:	ubfx	r2, r3, #6, #8
   25a44:	bic	r0, r0, #-268435441	; 0xf000000f
   25a48:	bic	r0, r0, #266338304	; 0xfe00000
   25a4c:	cmp	r0, #0
   25a50:	bne	25aa4 <fputs@plt+0x14a00>
   25a54:	and	r2, r2, #31
   25a58:	mov	r0, r4
   25a5c:	sub	r2, r2, #64	; 0x40
   25a60:	strb	r2, [r0], #2
   25a64:	strb	r1, [r4, #1]
   25a68:	mov	r4, r0
   25a6c:	add	r5, r5, #1
   25a70:	cmp	r5, sl
   25a74:	blt	259f8 <fputs@plt+0x14954>
   25a78:	mov	r3, #1
   25a7c:	sub	r2, r4, r6
   25a80:	mov	r1, r6
   25a84:	mov	r0, r7
   25a88:	str	r3, [sp, #4]
   25a8c:	ldr	r3, [pc, #128]	; 25b14 <fputs@plt+0x14a70>
   25a90:	str	r3, [sp]
   25a94:	asr	r3, r2, #31
   25a98:	bl	25970 <fputs@plt+0x148cc>
   25a9c:	add	sp, sp, #20
   25aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25aa4:	and	r2, r2, #63	; 0x3f
   25aa8:	tst	ip, #2031616	; 0x1f0000
   25aac:	ubfx	r0, ip, #12, #8
   25ab0:	orr	r2, r2, #128	; 0x80
   25ab4:	bne	25ad4 <fputs@plt+0x14a30>
   25ab8:	and	r0, r0, #15
   25abc:	add	r4, r4, #3
   25ac0:	strb	r2, [r4, #-2]
   25ac4:	sub	r0, r0, #32
   25ac8:	strb	r0, [r4, #-3]
   25acc:	strb	r1, [r4, #-1]
   25ad0:	b	25a6c <fputs@plt+0x149c8>
   25ad4:	lsr	ip, ip, #18
   25ad8:	and	r0, r0, #63	; 0x3f
   25adc:	add	r4, r4, #4
   25ae0:	sub	r0, r0, #128	; 0x80
   25ae4:	sub	ip, ip, #16
   25ae8:	strb	r2, [r4, #-2]
   25aec:	strb	ip, [r4, #-4]
   25af0:	strb	r0, [r4, #-3]
   25af4:	strb	r1, [r4, #-1]
   25af8:	b	25a6c <fputs@plt+0x149c8>
   25afc:	mov	r4, r6
   25b00:	mov	r5, #0
   25b04:	ldr	r8, [pc, #12]	; 25b18 <fputs@plt+0x14a74>
   25b08:	mov	r9, #0
   25b0c:	b	25a70 <fputs@plt+0x149cc>
   25b10:	andseq	pc, pc, r0, lsl #31
   25b14:	andeq	r7, r1, ip, ror #15
   25b18:			; <UNDEFINED> instruction: 0x0010ffff
   25b1c:	push	{lr}		; (str lr, [sp, #-4]!)
   25b20:	mov	lr, r3
   25b24:	ldr	r3, [r0]
   25b28:	ldrb	r3, [r3, #69]	; 0x45
   25b2c:	cmp	r3, #0
   25b30:	bne	25b5c <fputs@plt+0x14ab8>
   25b34:	ldrh	ip, [r0, #84]	; 0x54
   25b38:	mov	r3, #1
   25b3c:	ldr	r0, [r0, #16]
   25b40:	mla	ip, r2, ip, r1
   25b44:	mov	r1, lr
   25b48:	mov	lr, #40	; 0x28
   25b4c:	mvn	r2, #0
   25b50:	mla	r0, lr, ip, r0
   25b54:	pop	{lr}		; (ldr lr, [sp], #4)
   25b58:	b	25040 <fputs@plt+0x13f9c>
   25b5c:	mov	r0, #7
   25b60:	pop	{pc}		; (ldr pc, [sp], #4)
   25b64:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   25b68:	mov	r4, #0
   25b6c:	mov	r6, r0
   25b70:	mov	r8, r4
   25b74:	mov	r5, r1
   25b78:	mov	r7, r2
   25b7c:	bl	1dad8 <fputs@plt+0xca34>
   25b80:	cmp	r4, r5
   25b84:	blt	25b90 <fputs@plt+0x14aec>
   25b88:	add	sp, sp, #8
   25b8c:	pop	{r4, r5, r6, r7, r8, pc}
   25b90:	mov	r1, r4
   25b94:	mov	r2, #0
   25b98:	ldr	r3, [r7, r4, lsl #2]
   25b9c:	mov	r0, r6
   25ba0:	str	r8, [sp]
   25ba4:	add	r4, r4, #1
   25ba8:	bl	25b1c <fputs@plt+0x14a78>
   25bac:	b	25b80 <fputs@plt+0x14adc>
   25bb0:	cmp	r0, #0
   25bb4:	bxeq	lr
   25bb8:	mov	ip, r3
   25bbc:	push	{r0, r1, r2, lr}
   25bc0:	mov	r3, r2
   25bc4:	mvn	r2, #0
   25bc8:	str	ip, [sp]
   25bcc:	bl	25040 <fputs@plt+0x13f9c>
   25bd0:	add	sp, sp, #12
   25bd4:	pop	{pc}		; (ldr pc, [sp], #4)
   25bd8:	ldr	r3, [r0, #44]	; 0x2c
   25bdc:	push	{r4, r5, r6, lr}
   25be0:	ldr	r4, [r0]
   25be4:	cmp	r3, #0
   25be8:	ldr	r6, [r0, #80]	; 0x50
   25bec:	beq	25c4c <fputs@plt+0x14ba8>
   25bf0:	mov	r5, r0
   25bf4:	ldrb	r3, [r4, #70]	; 0x46
   25bf8:	add	r3, r3, #1
   25bfc:	strb	r3, [r4, #70]	; 0x46
   25c00:	bl	12114 <fputs@plt+0x1070>
   25c04:	ldr	r3, [r4, #240]	; 0xf0
   25c08:	cmp	r3, #0
   25c0c:	bne	25c1c <fputs@plt+0x14b78>
   25c10:	mov	r0, r4
   25c14:	bl	1d330 <fputs@plt+0xc28c>
   25c18:	str	r0, [r4, #240]	; 0xf0
   25c1c:	mvn	r3, #0
   25c20:	mov	r2, #1
   25c24:	ldr	r1, [r5, #44]	; 0x2c
   25c28:	ldr	r0, [r4, #240]	; 0xf0
   25c2c:	bl	25bb0 <fputs@plt+0x14b0c>
   25c30:	bl	1212c <fputs@plt+0x1088>
   25c34:	ldrb	r3, [r4, #70]	; 0x46
   25c38:	str	r6, [r4, #52]	; 0x34
   25c3c:	sub	r3, r3, #1
   25c40:	strb	r3, [r4, #70]	; 0x46
   25c44:	mov	r0, r6
   25c48:	pop	{r4, r5, r6, pc}
   25c4c:	mov	r1, r6
   25c50:	mov	r0, r4
   25c54:	bl	1be98 <fputs@plt+0xadf4>
   25c58:	b	25c44 <fputs@plt+0x14ba0>
   25c5c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25c60:	mov	r5, r0
   25c64:	mov	r7, r1
   25c68:	ldrb	r3, [r0, #10]
   25c6c:	cmp	r3, #1
   25c70:	beq	25cc8 <fputs@plt+0x14c24>
   25c74:	cmp	r1, #1
   25c78:	beq	25cdc <fputs@plt+0x14c38>
   25c7c:	bl	24fa8 <fputs@plt+0x13f04>
   25c80:	cmp	r0, #0
   25c84:	ldrdeq	r2, [r5, #12]
   25c88:	biceq	r2, r2, #1
   25c8c:	addeq	r2, r3, r2
   25c90:	beq	25cb4 <fputs@plt+0x14c10>
   25c94:	mov	r0, #7
   25c98:	add	sp, sp, #4
   25c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25ca0:	ldrb	r3, [r1, #-2]
   25ca4:	ldrb	ip, [r1, #-1]
   25ca8:	strb	r3, [r1, #-1]
   25cac:	mov	r3, r1
   25cb0:	strb	ip, [r1, #-2]
   25cb4:	cmp	r2, r3
   25cb8:	add	r1, r3, #2
   25cbc:	bhi	25ca0 <fputs@plt+0x14bfc>
   25cc0:	strb	r7, [r5, #10]
   25cc4:	b	25c98 <fputs@plt+0x14bf4>
   25cc8:	ldr	r2, [r0, #12]
   25ccc:	cmp	r1, #1
   25cd0:	addne	r2, r2, #1
   25cd4:	lslne	r2, r2, #1
   25cd8:	bne	25cf0 <fputs@plt+0x14c4c>
   25cdc:	ldr	r2, [r5, #12]
   25ce0:	bic	r2, r2, #1
   25ce4:	str	r2, [r5, #12]
   25ce8:	lsl	r2, r2, #1
   25cec:	add	r2, r2, #1
   25cf0:	ldr	r6, [r5, #12]
   25cf4:	asr	r3, r2, #31
   25cf8:	ldr	r4, [r5, #16]
   25cfc:	ldr	r0, [r5, #32]
   25d00:	bl	1d264 <fputs@plt+0xc1c0>
   25d04:	subs	r8, r0, #0
   25d08:	add	r6, r4, r6
   25d0c:	beq	25c94 <fputs@plt+0x14bf0>
   25d10:	ldrb	r3, [r5, #10]
   25d14:	cmp	r3, #1
   25d18:	bne	25f2c <fputs@plt+0x14e88>
   25d1c:	cmp	r7, #2
   25d20:	mov	r3, r8
   25d24:	ldr	ip, [pc, #1036]	; 26138 <fputs@plt+0x15094>
   25d28:	movw	r9, #65534	; 0xfffe
   25d2c:	ldr	lr, [pc, #1032]	; 2613c <fputs@plt+0x15098>
   25d30:	beq	25d98 <fputs@plt+0x14cf4>
   25d34:	cmp	r4, r6
   25d38:	bcs	25da0 <fputs@plt+0x14cfc>
   25d3c:	ldrb	r2, [r4], #1
   25d40:	cmp	r2, #191	; 0xbf
   25d44:	addhi	r2, ip, r2
   25d48:	movhi	r0, r4
   25d4c:	ldrbhi	r2, [r2, #-192]	; 0xffffff40
   25d50:	bhi	25e9c <fputs@plt+0x14df8>
   25d54:	lsr	r0, r2, #8
   25d58:	mov	r1, r3
   25d5c:	strb	r0, [r1], #2
   25d60:	strb	r2, [r3, #1]
   25d64:	mov	r3, r1
   25d68:	b	25d34 <fputs@plt+0x14c90>
   25d6c:	ldrb	r2, [r4], #1
   25d70:	cmp	r2, #191	; 0xbf
   25d74:	addhi	r2, ip, r2
   25d78:	movhi	r0, r4
   25d7c:	ldrbhi	r2, [r2, #-192]	; 0xffffff40
   25d80:	bhi	25e04 <fputs@plt+0x14d60>
   25d84:	mov	r1, r3
   25d88:	strb	r2, [r1], #2
   25d8c:	lsr	r2, r2, #8
   25d90:	strb	r2, [r3, #1]
   25d94:	mov	r3, r1
   25d98:	cmp	r4, r6
   25d9c:	bcc	25d6c <fputs@plt+0x14cc8>
   25da0:	sub	r2, r3, r8
   25da4:	str	r2, [r5, #12]
   25da8:	mov	r2, #0
   25dac:	strb	r2, [r3], #1
   25db0:	mov	r6, #0
   25db4:	mov	r0, r5
   25db8:	strb	r6, [r3]
   25dbc:	ldrh	r4, [r5, #8]
   25dc0:	bl	1c0e8 <fputs@plt+0xb044>
   25dc4:	mov	r1, r8
   25dc8:	strb	r7, [r5, #10]
   25dcc:	str	r8, [r5, #16]
   25dd0:	str	r8, [r5, #20]
   25dd4:	bic	r3, r4, #32512	; 0x7f00
   25dd8:	ldr	r0, [r5, #32]
   25ddc:	bic	r3, r3, #226	; 0xe2
   25de0:	orr	r3, r3, #512	; 0x200
   25de4:	orr	r3, r3, #2
   25de8:	strh	r3, [r5, #8]
   25dec:	bl	1b6e4 <fputs@plt+0xa640>
   25df0:	str	r0, [r5, #24]
   25df4:	mov	r0, r6
   25df8:	b	25c98 <fputs@plt+0x14bf4>
   25dfc:	and	r1, r1, #63	; 0x3f
   25e00:	add	r2, r1, r2, lsl #6
   25e04:	cmp	r0, r6
   25e08:	mov	r4, r0
   25e0c:	beq	25e20 <fputs@plt+0x14d7c>
   25e10:	ldrb	r1, [r0], #1
   25e14:	and	sl, r1, #192	; 0xc0
   25e18:	cmp	sl, #128	; 0x80
   25e1c:	beq	25dfc <fputs@plt+0x14d58>
   25e20:	cmp	r2, #127	; 0x7f
   25e24:	bls	25e8c <fputs@plt+0x14de8>
   25e28:	and	r1, r2, lr
   25e2c:	cmp	r1, #55296	; 0xd800
   25e30:	beq	25e8c <fputs@plt+0x14de8>
   25e34:	bic	r1, r2, #1
   25e38:	cmp	r1, r9
   25e3c:	beq	25e8c <fputs@plt+0x14de8>
   25e40:	cmp	r2, #65536	; 0x10000
   25e44:	uxtb	sl, r2
   25e48:	ubfx	r0, r2, #8, #8
   25e4c:	bcc	25d84 <fputs@plt+0x14ce0>
   25e50:	sub	r1, r2, #65536	; 0x10000
   25e54:	ubfx	r2, r2, #10, #6
   25e58:	and	r0, r0, #3
   25e5c:	lsr	fp, r1, #10
   25e60:	sub	r0, r0, #36	; 0x24
   25e64:	add	r3, r3, #4
   25e68:	ubfx	r1, r1, #18, #2
   25e6c:	strb	sl, [r3, #-2]
   25e70:	bic	fp, fp, #63	; 0x3f
   25e74:	strb	r0, [r3, #-1]
   25e78:	orr	r2, r2, fp
   25e7c:	sub	r1, r1, #40	; 0x28
   25e80:	strb	r2, [r3, #-4]
   25e84:	strb	r1, [r3, #-3]
   25e88:	b	25d98 <fputs@plt+0x14cf4>
   25e8c:	movw	r2, #65533	; 0xfffd
   25e90:	b	25d84 <fputs@plt+0x14ce0>
   25e94:	and	r1, r1, #63	; 0x3f
   25e98:	add	r2, r1, r2, lsl #6
   25e9c:	cmp	r6, r0
   25ea0:	mov	r4, r0
   25ea4:	beq	25eb8 <fputs@plt+0x14e14>
   25ea8:	ldrb	r1, [r0], #1
   25eac:	and	sl, r1, #192	; 0xc0
   25eb0:	cmp	sl, #128	; 0x80
   25eb4:	beq	25e94 <fputs@plt+0x14df0>
   25eb8:	cmp	r2, #127	; 0x7f
   25ebc:	bls	25f24 <fputs@plt+0x14e80>
   25ec0:	and	r1, r2, lr
   25ec4:	cmp	r1, #55296	; 0xd800
   25ec8:	beq	25f24 <fputs@plt+0x14e80>
   25ecc:	bic	r1, r2, #1
   25ed0:	cmp	r1, r9
   25ed4:	beq	25f24 <fputs@plt+0x14e80>
   25ed8:	cmp	r2, #65536	; 0x10000
   25edc:	ubfx	r0, r2, #8, #8
   25ee0:	uxtb	sl, r2
   25ee4:	bcc	25d54 <fputs@plt+0x14cb0>
   25ee8:	sub	r1, r2, #65536	; 0x10000
   25eec:	ubfx	r2, r2, #10, #6
   25ef0:	and	r0, r0, #3
   25ef4:	ubfx	fp, r1, #18, #2
   25ef8:	sub	r0, r0, #36	; 0x24
   25efc:	add	r3, r3, #4
   25f00:	lsr	r1, r1, #10
   25f04:	sub	fp, fp, #40	; 0x28
   25f08:	bic	r1, r1, #63	; 0x3f
   25f0c:	orr	r2, r2, r1
   25f10:	strb	fp, [r3, #-4]
   25f14:	strb	r0, [r3, #-2]
   25f18:	strb	r2, [r3, #-3]
   25f1c:	strb	sl, [r3, #-1]
   25f20:	b	25d34 <fputs@plt+0x14c90>
   25f24:	movw	r2, #65533	; 0xfffd
   25f28:	b	25d54 <fputs@plt+0x14cb0>
   25f2c:	cmp	r3, #2
   25f30:	mov	r3, r8
   25f34:	beq	26054 <fputs@plt+0x14fb0>
   25f38:	cmp	r4, r6
   25f3c:	bcs	2605c <fputs@plt+0x14fb8>
   25f40:	mov	r0, r4
   25f44:	ldrb	r2, [r4, #1]
   25f48:	ldrb	r1, [r0], #2
   25f4c:	add	r2, r2, r1, lsl #8
   25f50:	sub	r1, r2, #55296	; 0xd800
   25f54:	cmp	r1, #2048	; 0x800
   25f58:	bcs	260d0 <fputs@plt+0x1502c>
   25f5c:	cmp	r6, r0
   25f60:	bls	260f4 <fputs@plt+0x15050>
   25f64:	ldrb	ip, [r4, #2]
   25f68:	add	r0, r4, #4
   25f6c:	add	r3, r3, #4
   25f70:	ldrb	r1, [r4, #3]
   25f74:	add	r1, r1, ip, lsl #8
   25f78:	lsl	ip, r2, #10
   25f7c:	and	r2, r2, #960	; 0x3c0
   25f80:	ubfx	r1, r1, #0, #10
   25f84:	add	r2, r2, #64	; 0x40
   25f88:	uxth	ip, ip
   25f8c:	add	r1, r1, ip
   25f90:	add	r2, r1, r2, lsl #10
   25f94:	lsr	r1, r2, #18
   25f98:	sub	r1, r1, #16
   25f9c:	strb	r1, [r3, #-4]
   25fa0:	ubfx	r1, r2, #12, #6
   25fa4:	sub	r1, r1, #128	; 0x80
   25fa8:	strb	r1, [r3, #-3]
   25fac:	ubfx	r1, r2, #6, #6
   25fb0:	and	r2, r2, #63	; 0x3f
   25fb4:	sub	r2, r2, #128	; 0x80
   25fb8:	sub	r1, r1, #128	; 0x80
   25fbc:	strb	r1, [r3, #-2]
   25fc0:	strb	r2, [r3, #-1]
   25fc4:	mov	r4, r0
   25fc8:	b	25f38 <fputs@plt+0x14e94>
   25fcc:	mov	r0, r4
   25fd0:	ldrb	r1, [r4, #1]
   25fd4:	ldrb	r2, [r0], #2
   25fd8:	add	r2, r2, r1, lsl #8
   25fdc:	sub	r1, r2, #55296	; 0xd800
   25fe0:	cmp	r1, #2048	; 0x800
   25fe4:	bcs	26068 <fputs@plt+0x14fc4>
   25fe8:	cmp	r6, r0
   25fec:	bls	2608c <fputs@plt+0x14fe8>
   25ff0:	ldrb	ip, [r4, #3]
   25ff4:	add	r0, r4, #4
   25ff8:	add	r3, r3, #4
   25ffc:	ldrb	r1, [r4, #2]
   26000:	add	r1, r1, ip, lsl #8
   26004:	lsl	ip, r2, #10
   26008:	and	r2, r2, #960	; 0x3c0
   2600c:	ubfx	r1, r1, #0, #10
   26010:	add	r2, r2, #64	; 0x40
   26014:	uxth	ip, ip
   26018:	add	r1, r1, ip
   2601c:	add	r2, r1, r2, lsl #10
   26020:	lsr	r1, r2, #18
   26024:	sub	r1, r1, #16
   26028:	strb	r1, [r3, #-4]
   2602c:	ubfx	r1, r2, #12, #6
   26030:	sub	r1, r1, #128	; 0x80
   26034:	strb	r1, [r3, #-3]
   26038:	ubfx	r1, r2, #6, #6
   2603c:	and	r2, r2, #63	; 0x3f
   26040:	sub	r2, r2, #128	; 0x80
   26044:	sub	r1, r1, #128	; 0x80
   26048:	strb	r1, [r3, #-2]
   2604c:	strb	r2, [r3, #-1]
   26050:	mov	r4, r0
   26054:	cmp	r4, r6
   26058:	bcc	25fcc <fputs@plt+0x14f28>
   2605c:	sub	r2, r3, r8
   26060:	str	r2, [r5, #12]
   26064:	b	25db0 <fputs@plt+0x14d0c>
   26068:	uxtb	r1, r2
   2606c:	cmp	r2, #127	; 0x7f
   26070:	strbls	r1, [r3], #1
   26074:	bls	26050 <fputs@plt+0x14fac>
   26078:	and	r1, r1, #63	; 0x3f
   2607c:	cmp	r2, #2048	; 0x800
   26080:	ubfx	ip, r2, #6, #8
   26084:	orr	r1, r1, #128	; 0x80
   26088:	bcc	260b8 <fputs@plt+0x15014>
   2608c:	lsr	r1, r2, #12
   26090:	add	r3, r3, #3
   26094:	sub	r1, r1, #32
   26098:	strb	r1, [r3, #-3]
   2609c:	ubfx	r1, r2, #6, #6
   260a0:	and	r2, r2, #63	; 0x3f
   260a4:	sub	r2, r2, #128	; 0x80
   260a8:	sub	r1, r1, #128	; 0x80
   260ac:	strb	r1, [r3, #-2]
   260b0:	strb	r2, [r3, #-1]
   260b4:	b	26050 <fputs@plt+0x14fac>
   260b8:	mov	r2, r3
   260bc:	sub	ip, ip, #64	; 0x40
   260c0:	strb	ip, [r2], #2
   260c4:	strb	r1, [r3, #1]
   260c8:	mov	r3, r2
   260cc:	b	26050 <fputs@plt+0x14fac>
   260d0:	uxtb	r1, r2
   260d4:	cmp	r2, #127	; 0x7f
   260d8:	strbls	r1, [r3], #1
   260dc:	bls	25fc4 <fputs@plt+0x14f20>
   260e0:	and	r1, r1, #63	; 0x3f
   260e4:	cmp	r2, #2048	; 0x800
   260e8:	ubfx	ip, r2, #6, #8
   260ec:	orr	r1, r1, #128	; 0x80
   260f0:	bcc	26120 <fputs@plt+0x1507c>
   260f4:	lsr	r1, r2, #12
   260f8:	add	r3, r3, #3
   260fc:	sub	r1, r1, #32
   26100:	strb	r1, [r3, #-3]
   26104:	ubfx	r1, r2, #6, #6
   26108:	and	r2, r2, #63	; 0x3f
   2610c:	sub	r2, r2, #128	; 0x80
   26110:	sub	r1, r1, #128	; 0x80
   26114:	strb	r1, [r3, #-2]
   26118:	strb	r2, [r3, #-1]
   2611c:	b	25fc4 <fputs@plt+0x14f20>
   26120:	mov	r2, r3
   26124:	sub	ip, ip, #64	; 0x40
   26128:	strb	ip, [r2], #2
   2612c:	strb	r1, [r3, #1]
   26130:	mov	r3, r2
   26134:	b	25fc4 <fputs@plt+0x14f20>
   26138:	muleq	r7, r0, r4
   2613c:			; <UNDEFINED> instruction: 0xfffff800
   26140:	ldrh	r2, [r0, #8]
   26144:	tst	r2, #2
   26148:	beq	26160 <fputs@plt+0x150bc>
   2614c:	ldrb	r3, [r0, #10]
   26150:	cmp	r3, r1
   26154:	beq	26160 <fputs@plt+0x150bc>
   26158:	uxtb	r1, r1
   2615c:	b	25c5c <fputs@plt+0x14bb8>
   26160:	mov	r0, #0
   26164:	bx	lr
   26168:	push	{r4, r5, r6, r7, lr}
   2616c:	mov	r4, #0
   26170:	sub	sp, sp, #52	; 0x34
   26174:	mov	r5, r0
   26178:	mov	r6, r1
   2617c:	mov	r7, r2
   26180:	mov	r1, #0
   26184:	mov	r2, #40	; 0x28
   26188:	add	r0, sp, #8
   2618c:	bl	10e88 <memset@plt>
   26190:	mov	r3, #2
   26194:	mov	r2, r7
   26198:	str	r4, [sp]
   2619c:	mov	r1, r6
   261a0:	add	r0, sp, #8
   261a4:	str	r5, [sp, #40]	; 0x28
   261a8:	bl	25040 <fputs@plt+0x13f9c>
   261ac:	mov	r1, #1
   261b0:	add	r0, sp, #8
   261b4:	bl	26140 <fputs@plt+0x1509c>
   261b8:	ldrb	r3, [r5, #69]	; 0x45
   261bc:	cmp	r3, r4
   261c0:	beq	261d0 <fputs@plt+0x1512c>
   261c4:	add	r0, sp, #8
   261c8:	bl	1c0e8 <fputs@plt+0xb044>
   261cc:	str	r4, [sp, #24]
   261d0:	ldr	r0, [sp, #24]
   261d4:	add	sp, sp, #52	; 0x34
   261d8:	pop	{r4, r5, r6, r7, pc}
   261dc:	push	{r4, r5, r6, lr}
   261e0:	subs	r5, r0, #0
   261e4:	bne	261f4 <fputs@plt+0x15150>
   261e8:	mov	r4, #0
   261ec:	mov	r0, r4
   261f0:	pop	{r4, r5, r6, pc}
   261f4:	mov	r0, #40	; 0x28
   261f8:	bl	247cc <fputs@plt+0x13728>
   261fc:	subs	r4, r0, #0
   26200:	beq	261e8 <fputs@plt+0x15144>
   26204:	mov	r2, #40	; 0x28
   26208:	mov	r1, #0
   2620c:	bl	10e88 <memset@plt>
   26210:	mov	r0, r5
   26214:	mov	r3, r4
   26218:	add	r2, r5, #20
   2621c:	ldr	r1, [r0], #4
   26220:	cmp	r0, r2
   26224:	str	r1, [r3], #4
   26228:	bne	2621c <fputs@plt+0x15178>
   2622c:	ldrh	r3, [r4, #8]
   26230:	mov	r5, #0
   26234:	str	r5, [r4, #32]
   26238:	bic	r2, r3, #1024	; 0x400
   2623c:	tst	r3, #18
   26240:	strh	r2, [r4, #8]
   26244:	beq	261ec <fputs@plt+0x15148>
   26248:	bic	r3, r3, #3072	; 0xc00
   2624c:	mov	r0, r4
   26250:	orr	r3, r3, #4096	; 0x1000
   26254:	strh	r3, [r4, #8]
   26258:	bl	24fa8 <fputs@plt+0x13f04>
   2625c:	cmp	r0, r5
   26260:	beq	261ec <fputs@plt+0x15148>
   26264:	mov	r0, r4
   26268:	mov	r4, r5
   2626c:	bl	1c224 <fputs@plt+0xb180>
   26270:	b	261ec <fputs@plt+0x15148>
   26274:	ldrh	r3, [r0, #8]
   26278:	movw	r2, #9312	; 0x2460
   2627c:	push	{r4, r5, r6, lr}
   26280:	mov	r4, r0
   26284:	mov	r5, r1
   26288:	tst	r2, r3
   2628c:	beq	26294 <fputs@plt+0x151f0>
   26290:	bl	1bda8 <fputs@plt+0xad04>
   26294:	mov	r3, r5
   26298:	mov	r2, r4
   2629c:	add	r1, r5, #20
   262a0:	ldr	r0, [r3], #4
   262a4:	cmp	r3, r1
   262a8:	str	r0, [r2], #4
   262ac:	bne	262a0 <fputs@plt+0x151fc>
   262b0:	ldrh	r2, [r4, #8]
   262b4:	bic	r3, r2, #1024	; 0x400
   262b8:	tst	r2, #18
   262bc:	uxth	r3, r3
   262c0:	strh	r3, [r4, #8]
   262c4:	beq	262e8 <fputs@plt+0x15244>
   262c8:	ldrh	r2, [r5, #8]
   262cc:	tst	r2, #2048	; 0x800
   262d0:	bne	262e8 <fputs@plt+0x15244>
   262d4:	orr	r3, r3, #4096	; 0x1000
   262d8:	mov	r0, r4
   262dc:	strh	r3, [r4, #8]
   262e0:	pop	{r4, r5, r6, lr}
   262e4:	b	24fa8 <fputs@plt+0x13f04>
   262e8:	mov	r0, #0
   262ec:	pop	{r4, r5, r6, pc}
   262f0:	ldr	r0, [r0]
   262f4:	b	26274 <fputs@plt+0x151d0>
   262f8:	push	{r4, r5, r6, lr}
   262fc:	mov	r1, #0
   26300:	mov	r5, r0
   26304:	bl	24d58 <fputs@plt+0x13cb4>
   26308:	subs	r4, r0, #0
   2630c:	popeq	{r4, r5, r6, pc}
   26310:	ldrh	r3, [r4, #8]
   26314:	cmp	r3, #0
   26318:	beq	26328 <fputs@plt+0x15284>
   2631c:	mov	r1, r4
   26320:	mov	r0, r5
   26324:	bl	262f0 <fputs@plt+0x1524c>
   26328:	mov	r0, r4
   2632c:	pop	{r4, r5, r6, lr}
   26330:	b	1c0e8 <fputs@plt+0xb044>
   26334:	ldr	r1, [r0, #12]
   26338:	mov	r2, #1
   2633c:	push	{r4, lr}
   26340:	mov	r4, r0
   26344:	add	r1, r1, #2
   26348:	bl	24ba4 <fputs@plt+0x13b00>
   2634c:	cmp	r0, #0
   26350:	bne	2637c <fputs@plt+0x152d8>
   26354:	ldr	r3, [r4, #12]
   26358:	ldr	r2, [r4, #16]
   2635c:	strb	r0, [r2, r3]
   26360:	ldrd	r2, [r4, #12]
   26364:	add	r3, r3, r2
   26368:	strb	r0, [r3, #1]
   2636c:	ldrh	r3, [r4, #8]
   26370:	orr	r3, r3, #512	; 0x200
   26374:	strh	r3, [r4, #8]
   26378:	pop	{r4, pc}
   2637c:	mov	r0, #7
   26380:	pop	{r4, pc}
   26384:	push	{r4, r5, r6, r7, r8, lr}
   26388:	mov	r5, r3
   2638c:	mov	r4, r0
   26390:	mov	r7, r1
   26394:	mov	r6, r2
   26398:	ldr	r3, [r0, #416]	; 0x1a0
   2639c:	ldr	r8, [sp, #24]
   263a0:	cmp	r3, #0
   263a4:	movne	r4, r3
   263a8:	mov	r3, #0
   263ac:	ldr	r2, [r4, #404]	; 0x194
   263b0:	ldr	r1, [r4, #408]	; 0x198
   263b4:	cmp	r2, r3
   263b8:	bgt	26400 <fputs@plt+0x1535c>
   263bc:	add	r2, r2, #1
   263c0:	ldr	r0, [r4]
   263c4:	lsl	r2, r2, #4
   263c8:	asr	r3, r2, #31
   263cc:	bl	24b78 <fputs@plt+0x13ad4>
   263d0:	cmp	r0, #0
   263d4:	str	r0, [r4, #408]	; 0x198
   263d8:	beq	2643c <fputs@plt+0x15398>
   263dc:	ldr	r2, [r4, #404]	; 0x194
   263e0:	add	r3, r2, #1
   263e4:	str	r3, [r4, #404]	; 0x194
   263e8:	add	r3, r0, r2, lsl #4
   263ec:	str	r7, [r0, r2, lsl #4]
   263f0:	str	r6, [r3, #4]
   263f4:	strb	r5, [r3, #8]
   263f8:	str	r8, [r3, #12]
   263fc:	pop	{r4, r5, r6, r7, r8, pc}
   26400:	ldr	ip, [r1, r3, lsl #4]
   26404:	add	r0, r1, r3, lsl #4
   26408:	cmp	ip, r7
   2640c:	bne	26434 <fputs@plt+0x15390>
   26410:	ldr	ip, [r0, #4]
   26414:	cmp	ip, r6
   26418:	bne	26434 <fputs@plt+0x15390>
   2641c:	ldrb	r3, [r0, #8]
   26420:	orrs	r3, r5, r3
   26424:	movne	r3, #1
   26428:	moveq	r3, #0
   2642c:	strb	r3, [r0, #8]
   26430:	pop	{r4, r5, r6, r7, r8, pc}
   26434:	add	r3, r3, #1
   26438:	b	263b4 <fputs@plt+0x15310>
   2643c:	str	r0, [r4, #404]	; 0x194
   26440:	ldr	r0, [r4]
   26444:	pop	{r4, r5, r6, r7, r8, lr}
   26448:	b	179f4 <fputs@plt+0x6950>
   2644c:	push	{r4, r5, r6, lr}
   26450:	mov	r5, r0
   26454:	ldr	r4, [r0, #116]	; 0x74
   26458:	add	r3, r4, #1
   2645c:	str	r3, [r0, #116]	; 0x74
   26460:	sub	r3, r4, #1
   26464:	ands	r3, r3, r4
   26468:	bne	26484 <fputs@plt+0x153e0>
   2646c:	lsl	r2, r4, #3
   26470:	ldr	r0, [r0]
   26474:	add	r2, r2, #4
   26478:	ldr	r1, [r5, #120]	; 0x78
   2647c:	bl	24b78 <fputs@plt+0x13ad4>
   26480:	str	r0, [r5, #120]	; 0x78
   26484:	ldr	r3, [r5, #120]	; 0x78
   26488:	mvn	r0, r4
   2648c:	cmp	r3, #0
   26490:	mvnne	r2, #0
   26494:	strne	r2, [r3, r4, lsl #2]
   26498:	pop	{r4, r5, r6, pc}
   2649c:	push	{r4, r5, r6, r7, r8, lr}
   264a0:	mov	r7, #20
   264a4:	mov	r5, r0
   264a8:	mov	r3, #0
   264ac:	ldr	r4, [r0, #24]
   264b0:	ldr	r1, [r5, #4]
   264b4:	ldr	r0, [r4]
   264b8:	ldr	r2, [r4, #88]	; 0x58
   264bc:	cmp	r2, #0
   264c0:	lslne	r2, r2, #1
   264c4:	moveq	r2, #51	; 0x33
   264c8:	mul	r2, r7, r2
   264cc:	bl	24b0c <fputs@plt+0x13a68>
   264d0:	subs	r6, r0, #0
   264d4:	beq	264fc <fputs@plt+0x15458>
   264d8:	mov	r1, r6
   264dc:	ldr	r0, [r4]
   264e0:	bl	1b6e4 <fputs@plt+0xa640>
   264e4:	str	r0, [r4, #92]	; 0x5c
   264e8:	udiv	r0, r0, r7
   264ec:	str	r0, [r4, #88]	; 0x58
   264f0:	mov	r0, #0
   264f4:	str	r6, [r5, #4]
   264f8:	pop	{r4, r5, r6, r7, r8, pc}
   264fc:	mov	r0, #7
   26500:	pop	{r4, r5, r6, r7, r8, pc}
   26504:	push	{r4, r5, r6, r7, r8, lr}
   26508:	mov	r4, r0
   2650c:	mov	r5, r1
   26510:	mov	r6, r2
   26514:	mov	r7, r3
   26518:	ldr	r8, [sp, #24]
   2651c:	bl	2649c <fputs@plt+0x153f8>
   26520:	cmp	r0, #0
   26524:	bne	26544 <fputs@plt+0x154a0>
   26528:	mov	r3, r7
   2652c:	mov	r2, r6
   26530:	str	r8, [sp, #24]
   26534:	mov	r1, r5
   26538:	mov	r0, r4
   2653c:	pop	{r4, r5, r6, r7, r8, lr}
   26540:	b	2654c <fputs@plt+0x154a8>
   26544:	mov	r0, #1
   26548:	pop	{r4, r5, r6, r7, r8, pc}
   2654c:	push	{r4, r5, r6, r7, r8, lr}
   26550:	ldr	r8, [r0, #24]
   26554:	ldr	ip, [r0, #32]
   26558:	ldr	r4, [sp, #24]
   2655c:	ldr	r8, [r8, #88]	; 0x58
   26560:	cmp	r8, ip
   26564:	bgt	26570 <fputs@plt+0x154cc>
   26568:	pop	{r4, r5, r6, r7, r8, lr}
   2656c:	b	26504 <fputs@plt+0x15460>
   26570:	mov	lr, r0
   26574:	mov	r7, r1
   26578:	mov	r6, r2
   2657c:	mov	r2, #20
   26580:	ldr	r1, [lr, #4]
   26584:	mov	r5, r3
   26588:	add	r3, ip, #1
   2658c:	mul	r2, r2, ip
   26590:	mov	r0, ip
   26594:	str	r3, [lr, #32]
   26598:	add	r3, r1, r2
   2659c:	strb	r7, [r1, r2]
   265a0:	mov	r2, #0
   265a4:	strb	r2, [r3, #1]
   265a8:	strb	r2, [r3, #3]
   265ac:	str	r6, [r3, #4]
   265b0:	str	r5, [r3, #8]
   265b4:	str	r4, [r3, #12]
   265b8:	str	r2, [r3, #16]
   265bc:	pop	{r4, r5, r6, r7, r8, pc}
   265c0:	mov	r3, #0
   265c4:	push	{r0, r1, r2, lr}
   265c8:	mov	r2, r3
   265cc:	str	r3, [sp]
   265d0:	bl	2654c <fputs@plt+0x154a8>
   265d4:	add	sp, sp, #12
   265d8:	pop	{pc}		; (ldr pc, [sp], #4)
   265dc:	push	{r4, r5, r6, lr}
   265e0:	ldr	r5, [r0, #8]
   265e4:	cmp	r5, #0
   265e8:	bne	2662c <fputs@plt+0x15588>
   265ec:	mov	r4, r0
   265f0:	bl	1d358 <fputs@plt+0xc2b4>
   265f4:	cmp	r0, #0
   265f8:	mov	r5, r0
   265fc:	str	r0, [r4, #8]
   26600:	beq	2660c <fputs@plt+0x15568>
   26604:	mov	r1, #158	; 0x9e
   26608:	bl	265c0 <fputs@plt+0x1551c>
   2660c:	ldr	r3, [r4, #416]	; 0x1a0
   26610:	cmp	r3, #0
   26614:	bne	2662c <fputs@plt+0x15588>
   26618:	ldr	r3, [r4]
   2661c:	ldrh	r3, [r3, #64]	; 0x40
   26620:	tst	r3, #8
   26624:	moveq	r3, #1
   26628:	strbeq	r3, [r4, #23]
   2662c:	mov	r0, r5
   26630:	pop	{r4, r5, r6, pc}
   26634:	push	{r0, r1, r2, r4, r5, lr}
   26638:	mov	r5, r0
   2663c:	ldr	ip, [sp, #24]
   26640:	str	ip, [sp]
   26644:	bl	2654c <fputs@plt+0x154a8>
   26648:	ldr	r2, [sp, #28]
   2664c:	mov	r4, r0
   26650:	mov	r1, r0
   26654:	mvn	r3, #13
   26658:	mov	r0, r5
   2665c:	bl	22910 <fputs@plt+0x1186c>
   26660:	mov	r0, r4
   26664:	add	sp, sp, #12
   26668:	pop	{r4, r5, pc}
   2666c:	push	{r0, r1, r2, r4, r5, lr}
   26670:	mov	r5, r0
   26674:	ldr	ip, [sp, #24]
   26678:	str	ip, [sp]
   2667c:	bl	2654c <fputs@plt+0x154a8>
   26680:	ldrd	r2, [sp, #28]
   26684:	mov	r4, r0
   26688:	mov	r1, r0
   2668c:	mov	r0, r5
   26690:	bl	22910 <fputs@plt+0x1186c>
   26694:	mov	r0, r4
   26698:	add	sp, sp, #12
   2669c:	pop	{r4, r5, pc}
   266a0:	mov	ip, #0
   266a4:	push	{r0, r1, r2, r3, r4, lr}
   266a8:	mov	r3, r1
   266ac:	mov	r1, #97	; 0x61
   266b0:	str	ip, [sp]
   266b4:	stmib	sp, {r2, ip}
   266b8:	mov	r2, ip
   266bc:	bl	2666c <fputs@plt+0x155c8>
   266c0:	add	sp, sp, #20
   266c4:	pop	{pc}		; (ldr pc, [sp], #4)
   266c8:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   266cc:	mov	r5, r2
   266d0:	mov	sl, r0
   266d4:	mov	r7, r1
   266d8:	mov	r8, r3
   266dc:	ldrsb	r9, [sp, #48]	; 0x30
   266e0:	ldrb	r6, [sp, #52]	; 0x34
   266e4:	bl	265dc <fputs@plt+0x15538>
   266e8:	cmp	r5, #2
   266ec:	mov	r4, r0
   266f0:	bne	266fc <fputs@plt+0x15658>
   266f4:	mov	r0, sl
   266f8:	bl	14fd4 <fputs@plt+0x3f30>
   266fc:	mov	r3, #0
   26700:	mov	r2, r7
   26704:	mov	r1, #21
   26708:	mov	r0, r4
   2670c:	stm	sp, {r3, r8, r9}
   26710:	mov	r3, r5
   26714:	bl	2666c <fputs@plt+0x155c8>
   26718:	mov	r1, r6
   2671c:	mov	r0, r4
   26720:	add	sp, sp, #16
   26724:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   26728:	b	18814 <fputs@plt+0x7770>
   2672c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   26730:	mov	r6, r0
   26734:	mov	r7, r2
   26738:	ldr	r4, [r1, #20]
   2673c:	cmp	r4, #0
   26740:	bne	267bc <fputs@plt+0x15718>
   26744:	ldrsh	r0, [r1, #34]	; 0x22
   26748:	mov	r5, r1
   2674c:	ldr	r8, [r6]
   26750:	add	r0, r0, #1
   26754:	asr	r1, r0, #31
   26758:	bl	1c538 <fputs@plt+0xb494>
   2675c:	subs	r4, r0, #0
   26760:	movne	r3, #0
   26764:	bne	2678c <fputs@plt+0x156e8>
   26768:	mov	r0, r8
   2676c:	add	sp, sp, #16
   26770:	pop	{r4, r5, r6, r7, r8, lr}
   26774:	b	179f4 <fputs@plt+0x6950>
   26778:	ldr	r2, [r5, #4]
   2677c:	add	r2, r2, r3, lsl #4
   26780:	ldrb	r2, [r2, #13]
   26784:	strb	r2, [r4, r3]
   26788:	add	r3, r3, #1
   2678c:	ldrsh	r2, [r5, #34]	; 0x22
   26790:	cmp	r2, r3
   26794:	bgt	26778 <fputs@plt+0x156d4>
   26798:	add	r3, r4, r3
   2679c:	mov	r1, #0
   267a0:	cmp	r4, r3
   267a4:	strb	r1, [r3]
   267a8:	beq	267b8 <fputs@plt+0x15714>
   267ac:	ldrb	r2, [r3, #-1]!
   267b0:	cmp	r2, #65	; 0x41
   267b4:	beq	267a0 <fputs@plt+0x156fc>
   267b8:	str	r4, [r5, #20]
   267bc:	mov	r0, r4
   267c0:	bl	15c88 <fputs@plt+0x4be4>
   267c4:	subs	r3, r0, #0
   267c8:	beq	267f0 <fputs@plt+0x1574c>
   267cc:	cmp	r7, #0
   267d0:	beq	267f8 <fputs@plt+0x15754>
   267d4:	mov	r2, #0
   267d8:	mov	r1, #48	; 0x30
   267dc:	mov	r0, r6
   267e0:	stm	sp, {r2, r4}
   267e4:	mov	r2, r7
   267e8:	str	r3, [sp, #8]
   267ec:	bl	2666c <fputs@plt+0x155c8>
   267f0:	add	sp, sp, #16
   267f4:	pop	{r4, r5, r6, r7, r8, pc}
   267f8:	mov	r2, r4
   267fc:	mvn	r1, #0
   26800:	mov	r0, r6
   26804:	add	sp, sp, #16
   26808:	pop	{r4, r5, r6, r7, r8, lr}
   2680c:	b	22910 <fputs@plt+0x1186c>
   26810:	push	{r4, r5, lr}
   26814:	mvn	r3, #0
   26818:	sub	sp, sp, #20
   2681c:	mov	r4, #0
   26820:	mov	r5, r0
   26824:	str	r4, [sp]
   26828:	strd	r2, [sp, #4]
   2682c:	mov	r2, r1
   26830:	mov	r3, r4
   26834:	mov	r1, #123	; 0x7b
   26838:	bl	2666c <fputs@plt+0x155c8>
   2683c:	ldr	r3, [r5]
   26840:	ldr	r3, [r3, #20]
   26844:	cmp	r3, r4
   26848:	bgt	26854 <fputs@plt+0x157b0>
   2684c:	add	sp, sp, #20
   26850:	pop	{r4, r5, pc}
   26854:	mov	r1, r4
   26858:	mov	r0, r5
   2685c:	bl	145ac <fputs@plt+0x3508>
   26860:	add	r4, r4, #1
   26864:	b	2683c <fputs@plt+0x15798>
   26868:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   2686c:	cmp	r3, #0
   26870:	movne	r5, r0
   26874:	movne	r4, r2
   26878:	subne	r1, r1, r3
   2687c:	bne	2688c <fputs@plt+0x157e8>
   26880:	add	sp, sp, #16
   26884:	pop	{r4, r5, r6, pc}
   26888:	sub	r4, r4, #1
   2688c:	cmp	r4, #0
   26890:	mov	r2, r3
   26894:	add	r6, r1, r3
   26898:	ble	268ac <fputs@plt+0x15808>
   2689c:	ldrb	r0, [r2]
   268a0:	add	r3, r3, #1
   268a4:	cmp	r0, #65	; 0x41
   268a8:	beq	26888 <fputs@plt+0x157e4>
   268ac:	add	r3, r2, r4
   268b0:	b	268b8 <fputs@plt+0x15814>
   268b4:	sub	r4, r4, #1
   268b8:	cmp	r4, #1
   268bc:	ble	26904 <fputs@plt+0x15860>
   268c0:	ldrb	r1, [r3, #-1]!
   268c4:	cmp	r1, #65	; 0x41
   268c8:	beq	268b4 <fputs@plt+0x15810>
   268cc:	mov	r3, #0
   268d0:	mov	r1, #48	; 0x30
   268d4:	str	r3, [sp]
   268d8:	mov	r3, r4
   268dc:	stmib	sp, {r2, r4}
   268e0:	mov	r2, r6
   268e4:	ldr	r0, [r5, #8]
   268e8:	bl	2666c <fputs@plt+0x155c8>
   268ec:	mov	r2, r4
   268f0:	mov	r1, r6
   268f4:	mov	r0, r5
   268f8:	add	sp, sp, #16
   268fc:	pop	{r4, r5, r6, lr}
   26900:	b	1c498 <fputs@plt+0xb3f4>
   26904:	bne	26880 <fputs@plt+0x157dc>
   26908:	b	268cc <fputs@plt+0x15828>
   2690c:	push	{r4, r5, r6, r7, r8, r9, lr}
   26910:	mov	r5, #0
   26914:	sub	sp, sp, #20
   26918:	mov	r7, r0
   2691c:	mov	r6, r1
   26920:	mov	r8, r5
   26924:	mvn	r9, #4
   26928:	ldr	r4, [r1, #40]	; 0x28
   2692c:	add	r4, r4, #16
   26930:	ldr	r3, [r6, #44]	; 0x2c
   26934:	cmp	r5, r3
   26938:	blt	26944 <fputs@plt+0x158a0>
   2693c:	add	sp, sp, #20
   26940:	pop	{r4, r5, r6, r7, r8, r9, pc}
   26944:	ldr	r3, [r4, #-16]
   26948:	mov	r0, r7
   2694c:	add	r5, r5, #1
   26950:	add	r4, r4, #16
   26954:	ldr	r2, [r4, #-24]	; 0xffffffe8
   26958:	ldr	r3, [r3, #20]
   2695c:	cmp	r3, #0
   26960:	ldrne	r3, [r3]
   26964:	str	r9, [sp, #8]
   26968:	ldr	r1, [r4, #-28]	; 0xffffffe4
   2696c:	str	r8, [sp]
   26970:	str	r1, [sp, #4]
   26974:	mov	r1, #145	; 0x91
   26978:	bl	2666c <fputs@plt+0x155c8>
   2697c:	b	26930 <fputs@plt+0x1588c>
   26980:	push	{r4, r5, r6, r7, lr}
   26984:	mov	r5, r0
   26988:	sub	sp, sp, #20
   2698c:	mov	r7, r2
   26990:	mov	r4, r3
   26994:	mov	r2, #8
   26998:	mov	r3, #0
   2699c:	ldr	r0, [r0]
   269a0:	mov	r6, r1
   269a4:	bl	1c810 <fputs@plt+0xb76c>
   269a8:	subs	r2, r0, #0
   269ac:	movne	r3, r4
   269b0:	ldmne	r3!, {r0, r1}
   269b4:	ldr	r3, [sp, #40]	; 0x28
   269b8:	strne	r0, [r2]
   269bc:	mov	r0, r5
   269c0:	strne	r1, [r2, #4]
   269c4:	mov	r1, r6
   269c8:	strd	r2, [sp, #4]
   269cc:	mov	r2, #0
   269d0:	mov	r3, r7
   269d4:	str	r2, [sp]
   269d8:	bl	2666c <fputs@plt+0x155c8>
   269dc:	add	sp, sp, #20
   269e0:	pop	{r4, r5, r6, r7, pc}
   269e4:	push	{r4, r5, r6, r7, lr}
   269e8:	subs	r4, r1, #0
   269ec:	sub	sp, sp, #20
   269f0:	beq	26a48 <fputs@plt+0x159a4>
   269f4:	mov	r5, r0
   269f8:	mov	r0, r4
   269fc:	mov	r6, r3
   26a00:	mov	r7, r2
   26a04:	bl	15c88 <fputs@plt+0x4be4>
   26a08:	mov	r2, r0
   26a0c:	mov	r3, #1
   26a10:	add	r1, sp, #8
   26a14:	mov	r0, r4
   26a18:	bl	1237c <fputs@plt+0x12d8>
   26a1c:	cmp	r7, #0
   26a20:	mvn	r3, #11
   26a24:	mov	r2, r6
   26a28:	mov	r1, #133	; 0x85
   26a2c:	vldrne	d7, [sp, #8]
   26a30:	mov	r0, r5
   26a34:	str	r3, [sp]
   26a38:	add	r3, sp, #8
   26a3c:	vnegne.f64	d7, d7
   26a40:	vstrne	d7, [sp, #8]
   26a44:	bl	26980 <fputs@plt+0x158dc>
   26a48:	add	sp, sp, #20
   26a4c:	pop	{r4, r5, r6, r7, pc}
   26a50:	mov	r3, #0
   26a54:	push	{r0, r1, r2, lr}
   26a58:	str	r3, [sp]
   26a5c:	bl	2654c <fputs@plt+0x154a8>
   26a60:	add	sp, sp, #12
   26a64:	pop	{pc}		; (ldr pc, [sp], #4)
   26a68:	push	{r4, lr}
   26a6c:	mov	r4, r0
   26a70:	bl	265dc <fputs@plt+0x15538>
   26a74:	ldr	r2, [r4, #84]	; 0x54
   26a78:	mov	r1, #44	; 0x2c
   26a7c:	add	r3, r2, #1
   26a80:	str	r3, [r4, #84]	; 0x54
   26a84:	pop	{r4, lr}
   26a88:	b	26a50 <fputs@plt+0x159ac>
   26a8c:	mov	r2, r1
   26a90:	push	{r4, lr}
   26a94:	mov	r1, #17
   26a98:	mov	r4, r0
   26a9c:	bl	26a50 <fputs@plt+0x159ac>
   26aa0:	ldr	r3, [r4, #24]
   26aa4:	mov	r2, #0
   26aa8:	strb	r2, [r3, #19]
   26aac:	str	r2, [r3, #60]	; 0x3c
   26ab0:	pop	{r4, pc}
   26ab4:	mov	ip, #0
   26ab8:	push	{r0, r1, r2, lr}
   26abc:	str	ip, [sp]
   26ac0:	bl	2654c <fputs@plt+0x154a8>
   26ac4:	add	sp, sp, #12
   26ac8:	pop	{pc}		; (ldr pc, [sp], #4)
   26acc:	push	{r2, r3}
   26ad0:	push	{r4, r5, r6, r7, lr}
   26ad4:	sub	sp, sp, #28
   26ad8:	mov	r5, r0
   26adc:	add	r3, sp, #52	; 0x34
   26ae0:	mov	r6, #0
   26ae4:	ldr	r4, [sp, #48]	; 0x30
   26ae8:	str	r3, [sp, #20]
   26aec:	sub	r7, r1, r4
   26af0:	add	r3, r7, r4
   26af4:	ldrb	r0, [r4], #1
   26af8:	cmp	r0, #0
   26afc:	bne	26b10 <fputs@plt+0x15a6c>
   26b00:	add	sp, sp, #28
   26b04:	pop	{r4, r5, r6, r7, lr}
   26b08:	add	sp, sp, #8
   26b0c:	bx	lr
   26b10:	ldr	r1, [sp, #20]
   26b14:	cmp	r0, #115	; 0x73
   26b18:	ldr	r2, [r1], #4
   26b1c:	str	r1, [sp, #20]
   26b20:	bne	26b48 <fputs@plt+0x15aa4>
   26b24:	cmp	r2, #0
   26b28:	mov	r0, r5
   26b2c:	str	r6, [sp]
   26b30:	moveq	r1, #25
   26b34:	movne	r1, #97	; 0x61
   26b38:	stmib	sp, {r2, r6}
   26b3c:	mov	r2, #0
   26b40:	bl	2666c <fputs@plt+0x155c8>
   26b44:	b	26af0 <fputs@plt+0x15a4c>
   26b48:	mov	r1, #22
   26b4c:	mov	r0, r5
   26b50:	bl	26ab4 <fputs@plt+0x15a10>
   26b54:	b	26af0 <fputs@plt+0x15a4c>
   26b58:	cmp	r2, #0
   26b5c:	bxeq	lr
   26b60:	push	{r0, r1, r2, r4, r5, lr}
   26b64:	mov	r4, r0
   26b68:	mov	r5, r1
   26b6c:	mov	r1, #1
   26b70:	bl	266a0 <fputs@plt+0x155fc>
   26b74:	add	r2, sp, #4
   26b78:	mov	r0, r4
   26b7c:	str	r5, [sp, #4]
   26b80:	mov	r1, #1
   26b84:	bl	25b64 <fputs@plt+0x14ac0>
   26b88:	mov	r3, #1
   26b8c:	mov	r1, #33	; 0x21
   26b90:	mov	r2, r3
   26b94:	mov	r0, r4
   26b98:	bl	26ab4 <fputs@plt+0x15a10>
   26b9c:	add	sp, sp, #12
   26ba0:	pop	{r4, r5, pc}
   26ba4:	push	{r4, r5, lr}
   26ba8:	sub	sp, sp, #28
   26bac:	mov	r4, r0
   26bb0:	mov	r5, r1
   26bb4:	mov	r1, #23
   26bb8:	strd	r2, [sp, #8]
   26bbc:	mvn	r3, #12
   26bc0:	mov	r2, #1
   26bc4:	str	r3, [sp]
   26bc8:	add	r3, sp, #8
   26bcc:	bl	26980 <fputs@plt+0x158dc>
   26bd0:	add	r2, sp, #20
   26bd4:	mov	r0, r4
   26bd8:	str	r5, [sp, #20]
   26bdc:	mov	r1, #1
   26be0:	bl	25b64 <fputs@plt+0x14ac0>
   26be4:	mov	r3, #1
   26be8:	mov	r1, #33	; 0x21
   26bec:	mov	r2, r3
   26bf0:	mov	r0, r4
   26bf4:	bl	26ab4 <fputs@plt+0x15a10>
   26bf8:	add	sp, sp, #28
   26bfc:	pop	{r4, r5, pc}
   26c00:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   26c04:	mov	r3, r2
   26c08:	mov	r4, r0
   26c0c:	mov	r5, r1
   26c10:	mov	r6, r2
   26c14:	mov	r1, #22
   26c18:	mov	r2, #0
   26c1c:	bl	26ab4 <fputs@plt+0x15a10>
   26c20:	mov	r2, r5
   26c24:	mov	r1, #108	; 0x6c
   26c28:	mov	r0, r4
   26c2c:	bl	26a50 <fputs@plt+0x159ac>
   26c30:	mov	r7, r0
   26c34:	mov	r3, #0
   26c38:	str	r6, [sp]
   26c3c:	mov	r2, r5
   26c40:	mov	r1, #47	; 0x2f
   26c44:	mov	r0, r4
   26c48:	bl	2654c <fputs@plt+0x154a8>
   26c4c:	mov	r0, r4
   26c50:	mov	r1, #128	; 0x80
   26c54:	bl	18814 <fputs@plt+0x7770>
   26c58:	mov	r1, r7
   26c5c:	mov	r0, r4
   26c60:	add	sp, sp, #12
   26c64:	pop	{r4, r5, r6, r7, lr}
   26c68:	b	1b664 <fputs@plt+0xa5c0>
   26c6c:	push	{r0, r1, r2, lr}
   26c70:	mov	r2, #0
   26c74:	mov	r3, r1
   26c78:	mov	r1, #13
   26c7c:	str	r2, [sp]
   26c80:	bl	2654c <fputs@plt+0x154a8>
   26c84:	add	sp, sp, #12
   26c88:	pop	{pc}		; (ldr pc, [sp], #4)
   26c8c:	ldr	r3, [r0]
   26c90:	push	{r0, r1, r2, lr}
   26c94:	mov	r2, r1
   26c98:	mov	r1, #52	; 0x34
   26c9c:	ldr	r3, [r3, #16]
   26ca0:	add	r3, r3, r2, lsl #4
   26ca4:	ldr	r3, [r3, #12]
   26ca8:	ldr	r3, [r3]
   26cac:	add	r3, r3, #1
   26cb0:	str	r3, [sp]
   26cb4:	mov	r3, #1
   26cb8:	ldr	r0, [r0, #8]
   26cbc:	bl	2654c <fputs@plt+0x154a8>
   26cc0:	add	sp, sp, #12
   26cc4:	pop	{pc}		; (ldr pc, [sp], #4)
   26cc8:	push	{r0, r1, r2, lr}
   26ccc:	cmp	r1, #0
   26cd0:	ble	26cec <fputs@plt+0x15c48>
   26cd4:	mov	r3, r2
   26cd8:	mov	r2, #1
   26cdc:	str	r2, [sp]
   26ce0:	mov	r2, r1
   26ce4:	mov	r1, #138	; 0x8a
   26ce8:	bl	2654c <fputs@plt+0x154a8>
   26cec:	add	sp, sp, #12
   26cf0:	pop	{pc}		; (ldr pc, [sp], #4)
   26cf4:	push	{r0, r1, r4, r5, r6, lr}
   26cf8:	mov	r6, r3
   26cfc:	mov	r4, r0
   26d00:	mov	r5, r1
   26d04:	mov	r3, r2
   26d08:	mov	r2, r1
   26d0c:	mov	r1, #29
   26d10:	ldr	r0, [r0, #8]
   26d14:	str	r6, [sp]
   26d18:	bl	2654c <fputs@plt+0x154a8>
   26d1c:	mov	r2, r6
   26d20:	mov	r1, r5
   26d24:	mov	r0, r4
   26d28:	add	sp, sp, #8
   26d2c:	pop	{r4, r5, r6, lr}
   26d30:	b	1c498 <fputs@plt+0xb3f4>
   26d34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26d38:	mov	r7, r3
   26d3c:	sub	sp, sp, #28
   26d40:	mov	r6, r0
   26d44:	mov	sl, r1
   26d48:	mov	r5, r2
   26d4c:	ldr	r4, [r0, #8]
   26d50:	ldr	r8, [sp, #72]	; 0x48
   26d54:	ldr	r0, [r4, #24]
   26d58:	ldr	r3, [r4, #32]
   26d5c:	str	r3, [sp, #16]
   26d60:	bl	2644c <fputs@plt+0x153a8>
   26d64:	ldr	r3, [sp, #68]	; 0x44
   26d68:	mov	r9, r0
   26d6c:	cmp	r3, #0
   26d70:	beq	26e18 <fputs@plt+0x15d74>
   26d74:	mov	r1, #46	; 0x2e
   26d78:	mov	r2, r3
   26d7c:	mov	r0, r4
   26d80:	bl	26a50 <fputs@plt+0x159ac>
   26d84:	cmp	r8, #0
   26d88:	ldr	r3, [sp, #68]	; 0x44
   26d8c:	str	r0, [sp, #20]
   26d90:	ldrne	r1, [r8]
   26d94:	ldr	r2, [r5, #8]
   26d98:	add	fp, r3, #1
   26d9c:	ldr	r0, [r5, #12]
   26da0:	mov	r3, fp
   26da4:	addne	r1, r1, #1
   26da8:	strne	r1, [r8]
   26dac:	mvn	r1, #5
   26db0:	stm	sp, {r0, r8}
   26db4:	mov	r0, r4
   26db8:	str	r1, [sp, #8]
   26dbc:	mov	r1, #42	; 0x2a
   26dc0:	bl	2666c <fputs@plt+0x155c8>
   26dc4:	add	r2, r0, #2
   26dc8:	mov	r3, r9
   26dcc:	mov	r1, #43	; 0x2b
   26dd0:	mov	r0, r4
   26dd4:	str	r2, [sp]
   26dd8:	bl	2654c <fputs@plt+0x154a8>
   26ddc:	mov	r0, r4
   26de0:	ldr	r1, [sp, #20]
   26de4:	bl	1b664 <fputs@plt+0xa5c0>
   26de8:	ldrd	r2, [r5, #8]
   26dec:	mov	r1, #30
   26df0:	mov	r0, r4
   26df4:	sub	r3, r3, #1
   26df8:	str	r3, [sp]
   26dfc:	mov	r3, fp
   26e00:	bl	2654c <fputs@plt+0x154a8>
   26e04:	mov	r2, #1
   26e08:	mov	r1, #22
   26e0c:	ldr	r3, [sp, #68]	; 0x44
   26e10:	mov	r0, r4
   26e14:	bl	26ab4 <fputs@plt+0x15a10>
   26e18:	ldr	r3, [r6]
   26e1c:	ldrb	r3, [r3, #69]	; 0x45
   26e20:	cmp	r3, #0
   26e24:	movne	r3, #0
   26e28:	strne	r3, [sp, #16]
   26e2c:	bne	26f14 <fputs@plt+0x15e70>
   26e30:	mov	r2, r9
   26e34:	mov	r0, r4
   26e38:	ldr	r1, [sl, #16]
   26e3c:	bl	26cc8 <fputs@plt+0x15c24>
   26e40:	ldrb	r3, [r7]
   26e44:	sub	r3, r3, #10
   26e48:	cmp	r3, #3
   26e4c:	ldrls	pc, [pc, r3, lsl #2]
   26e50:	b	26ff4 <fputs@plt+0x15f50>
   26e54:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   26e58:	andeq	r6, r2, r0, lsr #30
   26e5c:	andeq	r6, r2, r4, ror #28
   26e60:	andeq	r6, r2, r8, lsr #31
   26e64:	mov	r0, r6
   26e68:	bl	149d0 <fputs@plt+0x392c>
   26e6c:	mov	r8, r0
   26e70:	mov	r0, r6
   26e74:	bl	149d0 <fputs@plt+0x392c>
   26e78:	mov	fp, r0
   26e7c:	mov	r1, #49	; 0x31
   26e80:	ldrd	r2, [r5, #8]
   26e84:	mov	r0, r4
   26e88:	str	r8, [sp]
   26e8c:	bl	2654c <fputs@plt+0x154a8>
   26e90:	mov	r3, fp
   26e94:	mov	r1, #74	; 0x4a
   26e98:	ldr	r2, [r7, #4]
   26e9c:	mov	r0, r4
   26ea0:	bl	26ab4 <fputs@plt+0x15a10>
   26ea4:	mov	r3, r8
   26ea8:	mov	r1, #75	; 0x4b
   26eac:	ldr	r2, [r7, #4]
   26eb0:	mov	r0, r4
   26eb4:	str	fp, [sp]
   26eb8:	bl	2654c <fputs@plt+0x154a8>
   26ebc:	mov	r1, #8
   26ec0:	mov	r0, r4
   26ec4:	bl	18814 <fputs@plt+0x7770>
   26ec8:	mov	r1, fp
   26ecc:	mov	r0, r6
   26ed0:	bl	19530 <fputs@plt+0x848c>
   26ed4:	mov	r1, r8
   26ed8:	mov	r0, r6
   26edc:	bl	19530 <fputs@plt+0x848c>
   26ee0:	ldr	r2, [sl, #12]
   26ee4:	cmp	r2, #0
   26ee8:	beq	26efc <fputs@plt+0x15e58>
   26eec:	mov	r1, #141	; 0x8d
   26ef0:	mov	r0, r4
   26ef4:	ldr	r3, [sp, #76]	; 0x4c
   26ef8:	bl	26ab4 <fputs@plt+0x15a10>
   26efc:	mov	r1, r9
   26f00:	mov	r0, r4
   26f04:	bl	14554 <fputs@plt+0x34b0>
   26f08:	mov	r1, #15
   26f0c:	ldr	r2, [sp, #64]	; 0x40
   26f10:	bl	26a50 <fputs@plt+0x159ac>
   26f14:	ldr	r0, [sp, #16]
   26f18:	add	sp, sp, #28
   26f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26f20:	ldr	r3, [sl]
   26f24:	mov	fp, #1
   26f28:	ldrb	r1, [r7, #1]
   26f2c:	ldr	r3, [r3, #4]
   26f30:	ldr	r0, [r3]
   26f34:	bl	14e30 <fputs@plt+0x3d8c>
   26f38:	mov	r2, r7
   26f3c:	strb	r0, [r2, #1]!
   26f40:	mov	r0, r6
   26f44:	bl	149d0 <fputs@plt+0x392c>
   26f48:	mov	r8, r0
   26f4c:	mov	r3, fp
   26f50:	mov	r1, #49	; 0x31
   26f54:	mov	r0, r4
   26f58:	str	r8, [sp]
   26f5c:	stmib	sp, {r2, fp}
   26f60:	ldr	r2, [r5, #8]
   26f64:	bl	2666c <fputs@plt+0x155c8>
   26f68:	mov	r2, fp
   26f6c:	mov	r0, r6
   26f70:	ldr	r1, [r5, #8]
   26f74:	bl	1c498 <fputs@plt+0xb3f4>
   26f78:	mov	r3, r8
   26f7c:	mov	r1, #110	; 0x6e
   26f80:	ldr	r2, [r7, #4]
   26f84:	mov	r0, r4
   26f88:	bl	26ab4 <fputs@plt+0x15a10>
   26f8c:	b	26ed4 <fputs@plt+0x15e30>
   26f90:	mov	r3, #1
   26f94:	mov	r0, r6
   26f98:	ldr	r2, [r7, #4]
   26f9c:	ldr	r1, [r5, #8]
   26fa0:	bl	26cf4 <fputs@plt+0x15c50>
   26fa4:	b	26ee0 <fputs@plt+0x15e3c>
   26fa8:	ldr	r3, [r7, #8]
   26fac:	cmp	r3, #0
   26fb0:	bne	26fcc <fputs@plt+0x15f28>
   26fb4:	mov	r0, r6
   26fb8:	ldr	r1, [r5, #12]
   26fbc:	bl	14a00 <fputs@plt+0x395c>
   26fc0:	ldr	r3, [r5, #12]
   26fc4:	str	r0, [r7, #8]
   26fc8:	str	r3, [r7, #12]
   26fcc:	mov	r0, r6
   26fd0:	ldr	r1, [r5, #8]
   26fd4:	ldr	r2, [r7, #8]
   26fd8:	ldr	r3, [r5, #12]
   26fdc:	bl	26cf4 <fputs@plt+0x15c50>
   26fe0:	mov	r1, #18
   26fe4:	mov	r0, r4
   26fe8:	ldr	r2, [r7, #4]
   26fec:	bl	26a50 <fputs@plt+0x159ac>
   26ff0:	b	26ee0 <fputs@plt+0x15e3c>
   26ff4:	mov	r1, #33	; 0x21
   26ff8:	mov	r0, r4
   26ffc:	ldrd	r2, [r5, #8]
   27000:	bl	26ab4 <fputs@plt+0x15a10>
   27004:	mov	r0, r6
   27008:	ldr	r1, [r5, #8]
   2700c:	ldr	r2, [r5, #12]
   27010:	bl	1c498 <fputs@plt+0xb3f4>
   27014:	b	26ee0 <fputs@plt+0x15e3c>
   27018:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   2701c:	mov	r9, r3
   27020:	mov	r7, r1
   27024:	mov	r6, r0
   27028:	ldr	r5, [r0, #8]
   2702c:	ldr	r8, [sp, #40]	; 0x28
   27030:	bl	149d0 <fputs@plt+0x392c>
   27034:	mov	r4, r0
   27038:	mov	r3, r2
   2703c:	mov	r0, r5
   27040:	mov	r2, r1
   27044:	mov	r1, #69	; 0x45
   27048:	strd	r8, [sp]
   2704c:	bl	26634 <fputs@plt+0x15590>
   27050:	mov	r3, r9
   27054:	mov	r2, r8
   27058:	str	r4, [sp]
   2705c:	mov	r1, #49	; 0x31
   27060:	mov	r0, r5
   27064:	bl	2654c <fputs@plt+0x154a8>
   27068:	mov	r3, r4
   2706c:	mov	r2, r7
   27070:	mov	r1, #110	; 0x6e
   27074:	mov	r0, r5
   27078:	bl	26ab4 <fputs@plt+0x15a10>
   2707c:	mov	r1, r4
   27080:	mov	r0, r6
   27084:	add	sp, sp, #12
   27088:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2708c:	b	19530 <fputs@plt+0x848c>
   27090:	ldr	r3, [r0]
   27094:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27098:	sub	sp, sp, #28
   2709c:	mov	r6, r0
   270a0:	mov	fp, #12
   270a4:	str	r3, [sp, #8]
   270a8:	ldr	r5, [r3, #8]
   270ac:	ldr	r3, [r0, #4]
   270b0:	ldr	r0, [sp, #8]
   270b4:	str	r3, [sp, #12]
   270b8:	ldr	r3, [sp, #8]
   270bc:	ldr	r3, [r3]
   270c0:	str	r3, [sp, #16]
   270c4:	bl	1c2ec <fputs@plt+0xb248>
   270c8:	ldrb	r7, [r6, #43]	; 0x2b
   270cc:	add	r4, r7, r7, lsl #2
   270d0:	add	r4, r6, r4, lsl #4
   270d4:	cmp	r7, #0
   270d8:	bne	27118 <fputs@plt+0x16074>
   270dc:	mov	r0, r5
   270e0:	ldr	r1, [r6, #52]	; 0x34
   270e4:	add	r4, r6, #736	; 0x2e0
   270e8:	bl	14554 <fputs@plt+0x34b0>
   270ec:	ldrb	r3, [r6, #43]	; 0x2b
   270f0:	cmp	r3, r7
   270f4:	bgt	272ec <fputs@plt+0x16248>
   270f8:	ldr	r2, [sp, #8]
   270fc:	mov	r1, r6
   27100:	ldr	r0, [sp, #16]
   27104:	ldr	r3, [r6, #56]	; 0x38
   27108:	str	r3, [r2, #428]	; 0x1ac
   2710c:	add	sp, sp, #28
   27110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27114:	b	1f804 <fputs@plt+0xe760>
   27118:	mov	r0, r5
   2711c:	ldr	r1, [r4, #680]	; 0x2a8
   27120:	ldr	sl, [r4, #720]	; 0x2d0
   27124:	bl	14554 <fputs@plt+0x34b0>
   27128:	ldrb	r1, [r4, #701]	; 0x2bd
   2712c:	cmp	r1, #160	; 0xa0
   27130:	beq	27154 <fputs@plt+0x160b0>
   27134:	ldrb	r3, [r4, #702]	; 0x2be
   27138:	str	r3, [sp]
   2713c:	ldr	r2, [r4, #704]	; 0x2c0
   27140:	ldr	r3, [r4, #708]	; 0x2c4
   27144:	bl	2654c <fputs@plt+0x154a8>
   27148:	ldrb	r1, [r4, #703]	; 0x2bf
   2714c:	mov	r0, r5
   27150:	bl	18814 <fputs@plt+0x7770>
   27154:	ldr	r3, [sl, #36]	; 0x24
   27158:	tst	r3, #2048	; 0x800
   2715c:	bne	2726c <fputs@plt+0x161c8>
   27160:	mov	r0, r5
   27164:	ldr	r1, [r4, #668]	; 0x29c
   27168:	bl	14554 <fputs@plt+0x34b0>
   2716c:	ldr	r1, [r4, #676]	; 0x2a4
   27170:	cmp	r1, #0
   27174:	beq	27198 <fputs@plt+0x160f4>
   27178:	bl	26c6c <fputs@plt+0x15bc8>
   2717c:	mov	r0, r5
   27180:	ldr	r1, [r4, #676]	; 0x2a4
   27184:	bl	1b664 <fputs@plt+0xa5c0>
   27188:	ldr	r1, [r4, #676]	; 0x2a4
   2718c:	mov	r0, r5
   27190:	sub	r1, r1, #2
   27194:	bl	1b664 <fputs@plt+0xa5c0>
   27198:	ldr	r2, [r4, #696]	; 0x2b8
   2719c:	cmp	r2, #0
   271a0:	beq	271d0 <fputs@plt+0x1612c>
   271a4:	sub	r1, r2, #1
   271a8:	mov	r0, r5
   271ac:	bl	1457c <fputs@plt+0x34d8>
   271b0:	ldr	r3, [r0, #4]
   271b4:	mov	r0, r5
   271b8:	cmp	r3, #0
   271bc:	mov	r3, r2
   271c0:	ldr	r2, [r4, #692]	; 0x2b4
   271c4:	movne	r1, #141	; 0x8d
   271c8:	moveq	r1, #142	; 0x8e
   271cc:	bl	26ab4 <fputs@plt+0x15a10>
   271d0:	ldr	r2, [r4, #656]	; 0x290
   271d4:	cmp	r2, #0
   271d8:	beq	27260 <fputs@plt+0x161bc>
   271dc:	mov	r1, #138	; 0x8a
   271e0:	mov	r0, r5
   271e4:	bl	26a50 <fputs@plt+0x159ac>
   271e8:	ldr	r3, [sl, #36]	; 0x24
   271ec:	mov	r8, r0
   271f0:	tst	r3, #64	; 0x40
   271f4:	bne	27218 <fputs@plt+0x16174>
   271f8:	ldr	r3, [sp, #12]
   271fc:	mov	r1, #104	; 0x68
   27200:	mov	r0, r5
   27204:	sub	r2, r3, #20
   27208:	mov	r3, #72	; 0x48
   2720c:	mul	r3, r3, r7
   27210:	ldr	r2, [r2, r3]
   27214:	bl	26a50 <fputs@plt+0x159ac>
   27218:	ldr	r3, [sl, #36]	; 0x24
   2721c:	tst	r3, #512	; 0x200
   27220:	beq	27234 <fputs@plt+0x16190>
   27224:	mov	r1, #104	; 0x68
   27228:	mov	r0, r5
   2722c:	ldr	r2, [r4, #664]	; 0x298
   27230:	bl	26a50 <fputs@plt+0x159ac>
   27234:	ldrb	r2, [r4, #701]	; 0x2bd
   27238:	ldr	r3, [r4, #684]	; 0x2ac
   2723c:	cmp	r2, #15
   27240:	bne	272dc <fputs@plt+0x16238>
   27244:	mov	r1, #14
   27248:	mov	r0, r5
   2724c:	ldr	r2, [r4, #704]	; 0x2c0
   27250:	bl	26ab4 <fputs@plt+0x15a10>
   27254:	mov	r1, r8
   27258:	mov	r0, r5
   2725c:	bl	1b664 <fputs@plt+0xa5c0>
   27260:	sub	r7, r7, #1
   27264:	sub	r4, r4, #80	; 0x50
   27268:	b	270d4 <fputs@plt+0x16030>
   2726c:	ldr	r3, [r4, #712]	; 0x2c8
   27270:	cmp	r3, #0
   27274:	ble	27160 <fputs@plt+0x160bc>
   27278:	mov	r0, r5
   2727c:	ldr	r1, [r4, #672]	; 0x2a0
   27280:	bl	14554 <fputs@plt+0x34b0>
   27284:	ldr	r9, [r4, #712]	; 0x2c8
   27288:	mul	r8, fp, r9
   2728c:	sub	r3, r8, #12
   27290:	ldr	r8, [r4, #716]	; 0x2cc
   27294:	add	r8, r8, r3
   27298:	cmp	r9, #0
   2729c:	sub	r8, r8, #12
   272a0:	ble	27160 <fputs@plt+0x160bc>
   272a4:	ldr	r1, [r8, #16]
   272a8:	mov	r0, r5
   272ac:	sub	r9, r9, #1
   272b0:	add	r1, r1, #1
   272b4:	bl	1b664 <fputs@plt+0xa5c0>
   272b8:	ldrb	r1, [r8, #20]
   272bc:	mov	r0, r5
   272c0:	ldrd	r2, [r8, #12]
   272c4:	bl	26ab4 <fputs@plt+0x15a10>
   272c8:	ldr	r1, [r8, #16]
   272cc:	mov	r0, r5
   272d0:	sub	r1, r1, #1
   272d4:	bl	1b664 <fputs@plt+0xa5c0>
   272d8:	b	27298 <fputs@plt+0x161f4>
   272dc:	mov	r1, r3
   272e0:	mov	r0, r5
   272e4:	bl	26c6c <fputs@plt+0x15bc8>
   272e8:	b	27254 <fputs@plt+0x161b0>
   272ec:	ldrb	r3, [r4, #44]	; 0x2c
   272f0:	mov	r2, #72	; 0x48
   272f4:	ldr	r1, [sp, #12]
   272f8:	ldr	sl, [r4, #64]	; 0x40
   272fc:	mla	r2, r2, r3, r1
   27300:	ldrb	r1, [r2, #45]	; 0x2d
   27304:	ldr	r9, [r2, #24]
   27308:	tst	r1, #16
   2730c:	beq	27344 <fputs@plt+0x162a0>
   27310:	ldr	r1, [sp, #16]
   27314:	ldrb	r1, [r1, #69]	; 0x45
   27318:	cmp	r1, #0
   2731c:	bne	27344 <fputs@plt+0x162a0>
   27320:	mov	r0, r5
   27324:	str	r1, [sp]
   27328:	ldr	r1, [r4, #32]
   2732c:	ldr	r3, [r2, #40]	; 0x28
   27330:	ldr	r2, [r4, #4]
   27334:	bl	1590c <fputs@plt+0x4868>
   27338:	add	r7, r7, #1
   2733c:	add	r4, r4, #80	; 0x50
   27340:	b	270ec <fputs@plt+0x16048>
   27344:	ldrb	r2, [r9, #42]	; 0x2a
   27348:	tst	r2, #2
   2734c:	bne	273c4 <fputs@plt+0x16320>
   27350:	ldr	r2, [r9, #12]
   27354:	cmp	r2, #0
   27358:	bne	273c4 <fputs@plt+0x16320>
   2735c:	ldrh	r2, [r6, #36]	; 0x24
   27360:	tst	r2, #16
   27364:	bne	273c4 <fputs@plt+0x16320>
   27368:	ldrb	r2, [r6, #40]	; 0x28
   2736c:	ldr	r8, [sl, #36]	; 0x24
   27370:	cmp	r2, #0
   27374:	bne	2739c <fputs@plt+0x162f8>
   27378:	tst	r8, #64	; 0x40
   2737c:	bne	2739c <fputs@plt+0x162f8>
   27380:	ldr	r1, [sp, #12]
   27384:	mov	r2, #72	; 0x48
   27388:	mov	r0, r5
   2738c:	mla	r3, r2, r3, r1
   27390:	mov	r1, #61	; 0x3d
   27394:	ldr	r2, [r3, #52]	; 0x34
   27398:	bl	26a50 <fputs@plt+0x159ac>
   2739c:	and	r8, r8, #17152	; 0x4300
   273a0:	cmp	r8, #512	; 0x200
   273a4:	bne	273c4 <fputs@plt+0x16320>
   273a8:	ldr	r2, [r4, #8]
   273ac:	ldr	r3, [r6, #64]	; 0x40
   273b0:	cmp	r2, r3
   273b4:	beq	273c4 <fputs@plt+0x16320>
   273b8:	mov	r1, #61	; 0x3d
   273bc:	mov	r0, r5
   273c0:	bl	26a50 <fputs@plt+0x159ac>
   273c4:	ldr	r3, [sl, #36]	; 0x24
   273c8:	tst	r3, #576	; 0x240
   273cc:	ldrne	sl, [sl, #28]
   273d0:	bne	273e0 <fputs@plt+0x1633c>
   273d4:	tst	r3, #8192	; 0x2000
   273d8:	beq	27338 <fputs@plt+0x16294>
   273dc:	ldr	sl, [r4, #56]	; 0x38
   273e0:	cmp	sl, #0
   273e4:	beq	27338 <fputs@plt+0x16294>
   273e8:	ldrb	r3, [r6, #40]	; 0x28
   273ec:	cmp	r3, #0
   273f0:	beq	27404 <fputs@plt+0x16360>
   273f4:	ldr	r3, [sl, #12]
   273f8:	ldrb	r3, [r3, #42]	; 0x2a
   273fc:	tst	r3, #32
   27400:	beq	27338 <fputs@plt+0x16294>
   27404:	ldr	r3, [sp, #16]
   27408:	ldrb	r3, [r3, #69]	; 0x45
   2740c:	cmp	r3, #0
   27410:	bne	27338 <fputs@plt+0x16294>
   27414:	ldr	r8, [r4, #32]
   27418:	mov	r0, r5
   2741c:	ldr	r3, [r5, #32]
   27420:	mov	r1, r8
   27424:	str	r3, [sp, #20]
   27428:	bl	1457c <fputs@plt+0x34d8>
   2742c:	add	fp, r0, #20
   27430:	ldr	r3, [sp, #20]
   27434:	cmp	r8, r3
   27438:	bge	27338 <fputs@plt+0x16294>
   2743c:	ldr	r0, [fp, #-16]
   27440:	ldr	r1, [r4, #4]
   27444:	cmp	r0, r1
   27448:	bne	27498 <fputs@plt+0x163f4>
   2744c:	ldrb	r1, [fp, #-20]	; 0xffffffec
   27450:	cmp	r1, #47	; 0x2f
   27454:	bne	274a4 <fputs@plt+0x16400>
   27458:	ldrb	r0, [r9, #42]	; 0x2a
   2745c:	ldr	r1, [fp, #-12]
   27460:	tst	r0, #32
   27464:	beq	2747c <fputs@plt+0x163d8>
   27468:	ldr	r0, [r9, #8]
   2746c:	bl	19588 <fputs@plt+0x84e4>
   27470:	ldr	r0, [r0, #4]
   27474:	lsl	r1, r1, #1
   27478:	ldrsh	r1, [r0, r1]
   2747c:	sxth	r1, r1
   27480:	mov	r0, sl
   27484:	bl	14b7c <fputs@plt+0x3ad8>
   27488:	cmp	r0, #0
   2748c:	strge	r0, [fp, #-12]
   27490:	ldrge	r1, [r4, #8]
   27494:	strge	r1, [fp, #-16]
   27498:	add	r8, r8, #1
   2749c:	add	fp, fp, #20
   274a0:	b	27430 <fputs@plt+0x1638c>
   274a4:	cmp	r1, #103	; 0x67
   274a8:	ldreq	r1, [r4, #8]
   274ac:	moveq	r3, #113	; 0x71
   274b0:	strbeq	r3, [fp, #-20]	; 0xffffffec
   274b4:	streq	r1, [fp, #-16]
   274b8:	b	27498 <fputs@plt+0x163f4>
   274bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   274c0:	sub	sp, sp, #36	; 0x24
   274c4:	mov	r5, r3
   274c8:	mov	r6, r1
   274cc:	mov	r9, r0
   274d0:	mov	sl, #0
   274d4:	ldr	r3, [sp, #72]	; 0x48
   274d8:	ldr	r8, [sp, #76]	; 0x4c
   274dc:	str	r3, [sp, #8]
   274e0:	ldr	r3, [sp, #80]	; 0x50
   274e4:	str	r2, [sp, #20]
   274e8:	sub	r8, r8, #4
   274ec:	str	r3, [sp, #24]
   274f0:	ldr	r3, [sp, #84]	; 0x54
   274f4:	str	r3, [sp, #28]
   274f8:	ldr	r3, [sp, #88]	; 0x58
   274fc:	str	r3, [sp, #12]
   27500:	bl	265dc <fputs@plt+0x15538>
   27504:	ldr	r3, [sp, #12]
   27508:	mov	r4, r0
   2750c:	ldr	r7, [r6, #8]
   27510:	cmp	r3, #0
   27514:	movne	fp, #16
   27518:	moveq	fp, #0
   2751c:	orr	r3, fp, #1
   27520:	str	r3, [sp, #16]
   27524:	cmp	r7, #0
   27528:	bne	2760c <fputs@plt+0x16568>
   2752c:	ldrb	r5, [r6, #42]	; 0x2a
   27530:	ands	r5, r5, #32
   27534:	bne	2768c <fputs@plt+0x165e8>
   27538:	ldr	r3, [sp, #8]
   2753c:	mov	r0, r9
   27540:	add	fp, r3, #1
   27544:	bl	149d0 <fputs@plt+0x392c>
   27548:	mov	r8, r0
   2754c:	ldrsh	r3, [r6, #34]	; 0x22
   27550:	mov	r2, fp
   27554:	mov	r1, #49	; 0x31
   27558:	mov	r0, r4
   2755c:	str	r8, [sp]
   27560:	bl	2654c <fputs@plt+0x154a8>
   27564:	cmp	sl, #0
   27568:	bne	2757c <fputs@plt+0x164d8>
   2756c:	mov	r2, r7
   27570:	mov	r1, r6
   27574:	mov	r0, r4
   27578:	bl	2672c <fputs@plt+0x15688>
   2757c:	ldrsh	r2, [r6, #34]	; 0x22
   27580:	mov	r1, fp
   27584:	mov	r0, r9
   27588:	bl	1c498 <fputs@plt+0xb3f4>
   2758c:	ldrb	r3, [r9, #18]
   27590:	cmp	r3, #0
   27594:	bne	275a8 <fputs@plt+0x16504>
   27598:	ldr	r3, [sp, #24]
   2759c:	cmp	r3, #0
   275a0:	movne	r5, #5
   275a4:	moveq	r5, #3
   275a8:	mov	r1, #75	; 0x4b
   275ac:	mov	r0, r4
   275b0:	ldr	r2, [sp, #20]
   275b4:	ldr	r3, [sp, #28]
   275b8:	cmp	r3, #0
   275bc:	ldr	r3, [sp, #12]
   275c0:	orrne	r5, r5, #8
   275c4:	cmp	r3, #0
   275c8:	ldr	r3, [sp, #8]
   275cc:	orrne	r5, r5, #16
   275d0:	str	r3, [sp]
   275d4:	mov	r3, r8
   275d8:	bl	2654c <fputs@plt+0x154a8>
   275dc:	ldrb	r3, [r9, #18]
   275e0:	cmp	r3, #0
   275e4:	bne	275f8 <fputs@plt+0x16554>
   275e8:	mvn	r1, #0
   275ec:	mov	r0, r4
   275f0:	ldr	r2, [r6]
   275f4:	bl	22910 <fputs@plt+0x1186c>
   275f8:	mov	r1, r5
   275fc:	mov	r0, r4
   27600:	add	sp, sp, #36	; 0x24
   27604:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27608:	b	18814 <fputs@plt+0x7770>
   2760c:	ldr	r2, [r8, #4]!
   27610:	cmp	r2, #0
   27614:	beq	27680 <fputs@plt+0x165dc>
   27618:	ldr	r3, [r7, #36]	; 0x24
   2761c:	cmp	r3, #0
   27620:	beq	27638 <fputs@plt+0x16594>
   27624:	ldr	r3, [r4, #32]
   27628:	mov	r1, #76	; 0x4c
   2762c:	mov	r0, r4
   27630:	add	r3, r3, #2
   27634:	bl	26ab4 <fputs@plt+0x15a10>
   27638:	mov	r1, #110	; 0x6e
   2763c:	mov	r2, r5
   27640:	ldr	r3, [r8]
   27644:	mov	r0, r4
   27648:	bl	26ab4 <fputs@plt+0x15a10>
   2764c:	ldrb	r3, [r7, #55]	; 0x37
   27650:	and	r3, r3, #3
   27654:	cmp	r3, #2
   27658:	movne	r1, fp
   2765c:	bne	27674 <fputs@plt+0x165d0>
   27660:	ldrb	r3, [r6, #42]	; 0x2a
   27664:	tst	r3, #32
   27668:	ldr	r3, [sp, #16]
   2766c:	moveq	r1, fp
   27670:	movne	r1, r3
   27674:	mov	r0, r4
   27678:	mov	sl, #1
   2767c:	bl	18814 <fputs@plt+0x7770>
   27680:	add	r5, r5, #1
   27684:	ldr	r7, [r7, #20]
   27688:	b	27524 <fputs@plt+0x16480>
   2768c:	add	sp, sp, #36	; 0x24
   27690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27694:	push	{r4, r5, r6, r7, r8, lr}
   27698:	mov	r4, r2
   2769c:	mov	r5, r0
   276a0:	mov	r6, r1
   276a4:	ldr	r2, [r0, #24]
   276a8:	ldr	r3, [r0, #32]
   276ac:	ldr	r2, [r2, #88]	; 0x58
   276b0:	add	r3, r1, r3
   276b4:	cmp	r3, r2
   276b8:	bgt	27740 <fputs@plt+0x1669c>
   276bc:	ldr	r0, [r5, #4]
   276c0:	mov	r3, #20
   276c4:	add	r7, r4, r6, lsl #2
   276c8:	mov	lr, #0
   276cc:	ldr	r1, [r5, #32]
   276d0:	ldr	r8, [pc, #124]	; 27754 <fputs@plt+0x166b0>
   276d4:	mla	r0, r3, r1, r0
   276d8:	add	r3, r0, r3
   276dc:	ldrb	ip, [r4]
   276e0:	add	r4, r4, #4
   276e4:	strb	ip, [r3, #-20]	; 0xffffffec
   276e8:	add	ip, r8, ip
   276ec:	ldrsb	r2, [r4, #-3]
   276f0:	ldrb	ip, [ip, #2756]	; 0xac4
   276f4:	str	r2, [r3, #-16]
   276f8:	ldrsb	r2, [r4, #-2]
   276fc:	cmp	r2, #0
   27700:	movle	ip, #0
   27704:	andgt	ip, ip, #1
   27708:	str	r2, [r3, #-12]
   2770c:	cmp	ip, #0
   27710:	addne	r2, r1, r2
   27714:	strne	r2, [r3, #-12]
   27718:	ldrsb	r2, [r4, #-1]
   2771c:	cmp	r4, r7
   27720:	strb	lr, [r3, #-19]	; 0xffffffed
   27724:	strb	lr, [r3, #-17]	; 0xffffffef
   27728:	stmdb	r3, {r2, lr}
   2772c:	add	r3, r3, #20
   27730:	bne	276dc <fputs@plt+0x16638>
   27734:	add	r6, r6, r1
   27738:	str	r6, [r5, #32]
   2773c:	pop	{r4, r5, r6, r7, r8, pc}
   27740:	bl	2649c <fputs@plt+0x153f8>
   27744:	cmp	r0, #0
   27748:	beq	276bc <fputs@plt+0x16618>
   2774c:	mov	r0, #0
   27750:	pop	{r4, r5, r6, r7, r8, pc}
   27754:	muleq	r7, r0, r4
   27758:	push	{r4, r5, r6, lr}
   2775c:	mov	r5, r2
   27760:	mov	r4, r1
   27764:	mov	r6, r0
   27768:	ldr	r2, [r1, #48]	; 0x30
   2776c:	ldr	r1, [r1, #52]	; 0x34
   27770:	add	r2, r2, #2
   27774:	lsl	r2, r2, #2
   27778:	asr	r3, r2, #31
   2777c:	bl	24b0c <fputs@plt+0x13a68>
   27780:	cmp	r0, #0
   27784:	bne	27798 <fputs@plt+0x166f4>
   27788:	mov	r1, r5
   2778c:	mov	r0, r6
   27790:	pop	{r4, r5, r6, lr}
   27794:	b	1b744 <fputs@plt+0xa6a0>
   27798:	ldr	r3, [r4, #48]	; 0x30
   2779c:	add	r2, r3, #1
   277a0:	str	r2, [r4, #48]	; 0x30
   277a4:	mov	r2, #0
   277a8:	str	r5, [r0, r3, lsl #2]
   277ac:	add	r3, r0, r3, lsl #2
   277b0:	str	r2, [r3, #4]
   277b4:	str	r0, [r4, #52]	; 0x34
   277b8:	pop	{r4, r5, r6, pc}
   277bc:	ldr	r1, [r0, #516]	; 0x204
   277c0:	cmp	r1, #0
   277c4:	bxeq	lr
   277c8:	push	{r4, r5, r6, lr}
   277cc:	ldr	r5, [r0, #488]	; 0x1e8
   277d0:	cmp	r5, #0
   277d4:	popeq	{r4, r5, r6, pc}
   277d8:	ldr	r4, [r0]
   277dc:	ldr	r2, [r0, #520]	; 0x208
   277e0:	mov	r0, r4
   277e4:	asr	r3, r2, #31
   277e8:	bl	1c8c0 <fputs@plt+0xb81c>
   277ec:	mov	r2, r0
   277f0:	mov	r1, r5
   277f4:	mov	r0, r4
   277f8:	pop	{r4, r5, r6, lr}
   277fc:	b	27758 <fputs@plt+0x166b4>
   27800:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27804:	mov	r6, r2
   27808:	mov	r5, r3
   2780c:	mov	r4, r1
   27810:	ldrd	r2, [r1]
   27814:	add	r2, r2, r6
   27818:	cmp	r2, r3
   2781c:	bls	27864 <fputs@plt+0x167c0>
   27820:	sub	r2, r2, #1
   27824:	mov	r8, #72	; 0x48
   27828:	mov	r3, #0
   2782c:	mov	r7, r0
   27830:	mul	r2, r8, r2
   27834:	add	r2, r2, #80	; 0x50
   27838:	bl	24b0c <fputs@plt+0x13a68>
   2783c:	subs	r9, r0, #0
   27840:	beq	278c0 <fputs@plt+0x1681c>
   27844:	mov	r1, r9
   27848:	mov	r0, r7
   2784c:	bl	1b6e4 <fputs@plt+0xa640>
   27850:	sub	r0, r0, #80	; 0x50
   27854:	mov	r4, r9
   27858:	udiv	r0, r0, r8
   2785c:	add	r0, r0, #1
   27860:	str	r0, [r9, #4]
   27864:	ldr	r8, [r4]
   27868:	mov	r7, #72	; 0x48
   2786c:	mla	r9, r7, r8, r4
   27870:	sub	sl, r8, #1
   27874:	mul	r7, r7, r6
   27878:	add	fp, r7, #8
   2787c:	cmp	sl, r5
   27880:	sub	r9, r9, #72	; 0x48
   27884:	bge	278cc <fputs@plt+0x16828>
   27888:	add	r8, r8, r6
   2788c:	mov	r2, r7
   27890:	mov	r1, #0
   27894:	add	r6, r6, r5
   27898:	str	r8, [r4]
   2789c:	mov	r8, #72	; 0x48
   278a0:	mla	r0, r8, r5, r4
   278a4:	add	r0, r0, #8
   278a8:	bl	10e88 <memset@plt>
   278ac:	mov	r3, r5
   278b0:	add	r2, r4, #52	; 0x34
   278b4:	mvn	r1, #0
   278b8:	cmp	r6, r3
   278bc:	bgt	278e4 <fputs@plt+0x16840>
   278c0:	mov	r0, r4
   278c4:	add	sp, sp, #4
   278c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   278cc:	mov	r2, #72	; 0x48
   278d0:	add	r1, r9, #8
   278d4:	add	r0, r9, fp
   278d8:	sub	sl, sl, #1
   278dc:	bl	10f18 <memcpy@plt>
   278e0:	b	2787c <fputs@plt+0x167d8>
   278e4:	mul	r0, r8, r3
   278e8:	add	r3, r3, #1
   278ec:	str	r1, [r2, r0]
   278f0:	b	278b8 <fputs@plt+0x16814>
   278f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   278f8:	subs	r4, r1, #0
   278fc:	mov	r6, r0
   27900:	mov	r9, r2
   27904:	mov	r8, r3
   27908:	bne	2792c <fputs@plt+0x16888>
   2790c:	mov	r2, #80	; 0x50
   27910:	mov	r3, #0
   27914:	bl	1c810 <fputs@plt+0xb76c>
   27918:	subs	r4, r0, #0
   2791c:	beq	27960 <fputs@plt+0x168bc>
   27920:	mov	r0, #0
   27924:	mov	r1, #1
   27928:	strd	r0, [r4]
   2792c:	mov	r1, r4
   27930:	mov	r2, #1
   27934:	ldr	r3, [r4]
   27938:	mov	r0, r6
   2793c:	bl	27800 <fputs@plt+0x1675c>
   27940:	ldrb	r3, [r6, #69]	; 0x45
   27944:	mov	r4, r0
   27948:	cmp	r3, #0
   2794c:	beq	27968 <fputs@plt+0x168c4>
   27950:	mov	r1, r0
   27954:	mov	r4, #0
   27958:	mov	r0, r6
   2795c:	bl	1fdc0 <fputs@plt+0xed1c>
   27960:	mov	r0, r4
   27964:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27968:	ldr	r5, [r0]
   2796c:	cmp	r8, #0
   27970:	moveq	r7, r8
   27974:	sub	r5, r5, #1
   27978:	beq	2798c <fputs@plt+0x168e8>
   2797c:	ldr	r7, [r8]
   27980:	cmp	r7, #0
   27984:	movne	r7, r9
   27988:	movne	r9, r8
   2798c:	mov	r1, r9
   27990:	mov	r0, r6
   27994:	bl	1c908 <fputs@plt+0xb864>
   27998:	mov	r3, #72	; 0x48
   2799c:	mov	r1, r7
   279a0:	mla	r5, r3, r5, r4
   279a4:	str	r0, [r5, #16]
   279a8:	mov	r0, r6
   279ac:	bl	1c908 <fputs@plt+0xb864>
   279b0:	str	r0, [r5, #12]
   279b4:	b	27960 <fputs@plt+0x168bc>
   279b8:	mov	r3, #0
   279bc:	push	{r4, r5, r6, r7, r8, lr}
   279c0:	mov	r5, r1
   279c4:	mov	r2, r3
   279c8:	mov	r1, r3
   279cc:	mov	r7, r0
   279d0:	bl	278f4 <fputs@plt+0x16850>
   279d4:	subs	r4, r0, #0
   279d8:	beq	27a48 <fputs@plt+0x169a4>
   279dc:	ldr	r6, [r4]
   279e0:	mov	r0, r7
   279e4:	mov	r8, #72	; 0x48
   279e8:	ldr	r1, [r5, #12]
   279ec:	bl	1db50 <fputs@plt+0xcaac>
   279f0:	ldr	r3, [r5, #4]
   279f4:	sub	r6, r6, #1
   279f8:	mla	r6, r8, r6, r4
   279fc:	ldr	r1, [r3, #20]
   27a00:	str	r0, [r6, #16]
   27a04:	mov	r0, r7
   27a08:	bl	19670 <fputs@plt+0x85cc>
   27a0c:	cmp	r0, #1
   27a10:	movle	r3, #0
   27a14:	movgt	r3, #1
   27a18:	cmp	r0, #0
   27a1c:	moveq	r3, #1
   27a20:	cmp	r3, #0
   27a24:	beq	27a48 <fputs@plt+0x169a4>
   27a28:	ldr	r5, [r4]
   27a2c:	ldr	r3, [r7, #16]
   27a30:	sub	r5, r5, #1
   27a34:	mla	r5, r8, r5, r4
   27a38:	ldr	r1, [r3, r0, lsl #4]
   27a3c:	mov	r0, r7
   27a40:	bl	1db50 <fputs@plt+0xcaac>
   27a44:	str	r0, [r5, #12]
   27a48:	mov	r0, r4
   27a4c:	pop	{r4, r5, r6, r7, r8, pc}
   27a50:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27a54:	mov	r6, r3
   27a58:	mov	r7, r1
   27a5c:	mov	r9, r2
   27a60:	ldr	r4, [r3]
   27a64:	ldr	r8, [sp, #32]
   27a68:	sub	r3, r4, #1
   27a6c:	tst	r3, r4
   27a70:	bne	27ac8 <fputs@plt+0x16a24>
   27a74:	cmp	r4, #0
   27a78:	lslne	r2, r4, #1
   27a7c:	moveq	r2, #1
   27a80:	mul	r2, r9, r2
   27a84:	asr	r3, r2, #31
   27a88:	bl	24b0c <fputs@plt+0x13a68>
   27a8c:	subs	r5, r0, #0
   27a90:	mvneq	r3, #0
   27a94:	moveq	r5, r7
   27a98:	streq	r3, [r8]
   27a9c:	beq	27ac0 <fputs@plt+0x16a1c>
   27aa0:	mov	r2, r9
   27aa4:	mov	r1, #0
   27aa8:	mla	r0, r9, r4, r5
   27aac:	bl	10e88 <memset@plt>
   27ab0:	str	r4, [r8]
   27ab4:	ldr	r3, [r6]
   27ab8:	add	r3, r3, #1
   27abc:	str	r3, [r6]
   27ac0:	mov	r0, r5
   27ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27ac8:	mov	r5, r1
   27acc:	b	27aa0 <fputs@plt+0x169fc>
   27ad0:	push	{r4, r5, r6, r7, r8, r9, lr}
   27ad4:	mov	r5, r1
   27ad8:	sub	sp, sp, #20
   27adc:	ldrb	r2, [r1]
   27ae0:	ldr	r3, [r0, #24]
   27ae4:	cmp	r2, #153	; 0x99
   27ae8:	ldr	r7, [r3]
   27aec:	ldr	r6, [r3, #12]
   27af0:	beq	27c60 <fputs@plt+0x16bbc>
   27af4:	cmp	r2, #154	; 0x9a
   27af8:	beq	27b04 <fputs@plt+0x16a60>
   27afc:	cmp	r2, #152	; 0x98
   27b00:	bne	27c80 <fputs@plt+0x16bdc>
   27b04:	ldr	r3, [r3, #4]
   27b08:	cmp	r3, #0
   27b0c:	ldrne	r1, [r3], #8
   27b10:	movne	r2, #0
   27b14:	bne	27b9c <fputs@plt+0x16af8>
   27b18:	mov	r0, #1
   27b1c:	add	sp, sp, #20
   27b20:	pop	{r4, r5, r6, r7, r8, r9, pc}
   27b24:	ldr	lr, [r2, #4]
   27b28:	cmp	r0, lr
   27b2c:	bne	27b40 <fputs@plt+0x16a9c>
   27b30:	ldrsh	lr, [r5, #32]
   27b34:	ldr	r4, [r2, #8]
   27b38:	cmp	r4, lr
   27b3c:	beq	27c4c <fputs@plt+0x16ba8>
   27b40:	add	r3, r3, #1
   27b44:	add	r2, r2, #24
   27b48:	b	27bc4 <fputs@plt+0x16b20>
   27b4c:	mov	r8, #20
   27b50:	ldm	r1, {r4, r7}
   27b54:	mov	r1, #0
   27b58:	cmp	r1, r4
   27b5c:	bge	27c3c <fputs@plt+0x16b98>
   27b60:	mul	r0, r8, r1
   27b64:	ldr	r0, [r7, r0]
   27b68:	ldrb	r9, [r0]
   27b6c:	cmp	r9, #152	; 0x98
   27b70:	bne	27b8c <fputs@plt+0x16ae8>
   27b74:	ldr	r9, [r0, #28]
   27b78:	cmp	ip, r9
   27b7c:	bne	27b8c <fputs@plt+0x16ae8>
   27b80:	ldrsh	r0, [r0, #32]
   27b84:	cmp	r0, lr
   27b88:	beq	27c48 <fputs@plt+0x16ba4>
   27b8c:	add	r1, r1, #1
   27b90:	b	27b58 <fputs@plt+0x16ab4>
   27b94:	add	r2, r2, #1
   27b98:	add	r3, r3, #72	; 0x48
   27b9c:	cmp	r1, r2
   27ba0:	ble	27b18 <fputs@plt+0x16a74>
   27ba4:	ldr	ip, [r5, #28]
   27ba8:	ldr	r0, [r3, #44]	; 0x2c
   27bac:	cmp	ip, r0
   27bb0:	bne	27b94 <fputs@plt+0x16af0>
   27bb4:	ldr	r1, [r6, #28]
   27bb8:	mov	r3, #0
   27bbc:	ldr	ip, [r6, #32]
   27bc0:	mov	r2, r1
   27bc4:	cmp	ip, r3
   27bc8:	bgt	27b24 <fputs@plt+0x16a80>
   27bcc:	add	r3, sp, #12
   27bd0:	mov	r2, #24
   27bd4:	str	r3, [sp]
   27bd8:	add	r3, r6, #32
   27bdc:	ldr	r0, [r7]
   27be0:	bl	27a50 <fputs@plt+0x169ac>
   27be4:	ldr	r3, [sp, #12]
   27be8:	str	r0, [r6, #28]
   27bec:	cmp	r3, #0
   27bf0:	blt	27c4c <fputs@plt+0x16ba8>
   27bf4:	mov	r1, #24
   27bf8:	ldr	ip, [r5, #44]	; 0x2c
   27bfc:	mul	r1, r1, r3
   27c00:	ldrsh	lr, [r5, #32]
   27c04:	add	r2, r0, r1
   27c08:	str	ip, [r0, r1]
   27c0c:	ldr	r1, [r7, #76]	; 0x4c
   27c10:	ldr	ip, [r5, #28]
   27c14:	add	r1, r1, #1
   27c18:	stmib	r2, {ip, lr}
   27c1c:	str	r1, [r7, #76]	; 0x4c
   27c20:	str	r1, [r2, #16]
   27c24:	mvn	r1, #0
   27c28:	str	r1, [r2, #12]
   27c2c:	ldr	r1, [r6, #24]
   27c30:	str	r5, [r2, #20]
   27c34:	cmp	r1, #0
   27c38:	bne	27b4c <fputs@plt+0x16aa8>
   27c3c:	ldr	r1, [r6, #12]
   27c40:	add	r0, r1, #1
   27c44:	str	r0, [r6, #12]
   27c48:	str	r1, [r2, #12]
   27c4c:	mvn	r2, #101	; 0x65
   27c50:	strb	r2, [r5]
   27c54:	strh	r3, [r5, #34]	; 0x22
   27c58:	str	r6, [r5, #40]	; 0x28
   27c5c:	b	27b18 <fputs@plt+0x16a74>
   27c60:	ldrh	r4, [r3, #28]
   27c64:	ands	r4, r4, #8
   27c68:	bne	27c80 <fputs@plt+0x16bdc>
   27c6c:	ldrb	r3, [r1, #38]	; 0x26
   27c70:	ldr	r2, [r0, #16]
   27c74:	cmp	r2, r3
   27c78:	ldrdeq	r8, [r6, #40]	; 0x28
   27c7c:	beq	27ca4 <fputs@plt+0x16c00>
   27c80:	mov	r0, #0
   27c84:	b	27b1c <fputs@plt+0x16a78>
   27c88:	mvn	r2, #0
   27c8c:	mov	r1, r5
   27c90:	ldr	r0, [r8, r4, lsl #4]
   27c94:	bl	1a944 <fputs@plt+0x98a0>
   27c98:	cmp	r0, #0
   27c9c:	beq	27d3c <fputs@plt+0x16c98>
   27ca0:	add	r4, r4, #1
   27ca4:	cmp	r9, r4
   27ca8:	bgt	27c88 <fputs@plt+0x16be4>
   27cac:	ldr	r0, [r7]
   27cb0:	add	r3, sp, #12
   27cb4:	mov	r2, #16
   27cb8:	mov	r1, r8
   27cbc:	ldrb	r9, [r0, #66]	; 0x42
   27cc0:	str	r3, [sp]
   27cc4:	add	r3, r6, #44	; 0x2c
   27cc8:	bl	27a50 <fputs@plt+0x169ac>
   27ccc:	ldr	r4, [sp, #12]
   27cd0:	str	r0, [r6, #40]	; 0x28
   27cd4:	cmp	r4, #0
   27cd8:	blt	27d3c <fputs@plt+0x16c98>
   27cdc:	ldr	r3, [r7, #76]	; 0x4c
   27ce0:	add	r8, r0, r4, lsl #4
   27ce4:	str	r5, [r0, r4, lsl #4]
   27ce8:	ldr	r0, [r7]
   27cec:	ldr	r2, [r5, #20]
   27cf0:	add	r3, r3, #1
   27cf4:	ldr	r1, [r5, #8]
   27cf8:	str	r3, [r7, #76]	; 0x4c
   27cfc:	str	r3, [r8, #8]
   27d00:	mov	r3, #0
   27d04:	cmp	r2, #0
   27d08:	ldrne	r2, [r2]
   27d0c:	moveq	r2, r3
   27d10:	str	r3, [sp]
   27d14:	mov	r3, r9
   27d18:	bl	1d4a4 <fputs@plt+0xc400>
   27d1c:	ldr	r3, [r5, #4]
   27d20:	str	r0, [r8, #4]
   27d24:	tst	r3, #16
   27d28:	ldrne	r3, [r7, #72]	; 0x48
   27d2c:	mvneq	r3, #0
   27d30:	addne	r2, r3, #1
   27d34:	strne	r2, [r7, #72]	; 0x48
   27d38:	str	r3, [r8, #12]
   27d3c:	strh	r4, [r5, #34]	; 0x22
   27d40:	str	r6, [r5, #40]	; 0x28
   27d44:	b	27b18 <fputs@plt+0x16a74>
   27d48:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   27d4c:	subs	r4, r1, #0
   27d50:	mov	r5, r0
   27d54:	mov	r8, r2
   27d58:	bne	27d70 <fputs@plt+0x16ccc>
   27d5c:	mov	r2, #8
   27d60:	mov	r3, #0
   27d64:	bl	1d308 <fputs@plt+0xc264>
   27d68:	subs	r4, r0, #0
   27d6c:	beq	27db0 <fputs@plt+0x16d0c>
   27d70:	add	r3, sp, #12
   27d74:	mov	r2, #8
   27d78:	mov	r0, r5
   27d7c:	str	r3, [sp]
   27d80:	add	r3, r4, #4
   27d84:	ldr	r1, [r4]
   27d88:	bl	27a50 <fputs@plt+0x169ac>
   27d8c:	ldr	r7, [sp, #12]
   27d90:	mov	r6, r0
   27d94:	str	r0, [r4]
   27d98:	cmp	r7, #0
   27d9c:	bge	27dbc <fputs@plt+0x16d18>
   27da0:	mov	r1, r4
   27da4:	mov	r0, r5
   27da8:	mov	r4, #0
   27dac:	bl	1b9a8 <fputs@plt+0xa904>
   27db0:	mov	r0, r4
   27db4:	add	sp, sp, #16
   27db8:	pop	{r4, r5, r6, r7, r8, pc}
   27dbc:	mov	r1, r8
   27dc0:	mov	r0, r5
   27dc4:	bl	1c908 <fputs@plt+0xb864>
   27dc8:	str	r0, [r6, r7, lsl #3]
   27dcc:	b	27db0 <fputs@plt+0x16d0c>
   27dd0:	push	{r4, r5, r6, r7, r8, lr}
   27dd4:	subs	r4, r1, #0
   27dd8:	mov	r5, r0
   27ddc:	mov	r6, r2
   27de0:	bne	27e3c <fputs@plt+0x16d98>
   27de4:	mov	r2, #8
   27de8:	mov	r3, #0
   27dec:	bl	1c810 <fputs@plt+0xb76c>
   27df0:	subs	r4, r0, #0
   27df4:	beq	27e1c <fputs@plt+0x16d78>
   27df8:	mov	r3, #0
   27dfc:	mov	r2, #20
   27e00:	mov	r0, r5
   27e04:	str	r3, [r4]
   27e08:	mov	r3, #0
   27e0c:	bl	1c810 <fputs@plt+0xb76c>
   27e10:	cmp	r0, #0
   27e14:	str	r0, [r4, #4]
   27e18:	bne	27e68 <fputs@plt+0x16dc4>
   27e1c:	mov	r1, r6
   27e20:	mov	r0, r5
   27e24:	bl	1f4b0 <fputs@plt+0xe40c>
   27e28:	mov	r1, r4
   27e2c:	mov	r0, r5
   27e30:	bl	1f534 <fputs@plt+0xe490>
   27e34:	mov	r4, #0
   27e38:	b	27e94 <fputs@plt+0x16df0>
   27e3c:	ldr	r2, [r4]
   27e40:	sub	r3, r2, #1
   27e44:	ands	r3, r3, r2
   27e48:	bne	27e68 <fputs@plt+0x16dc4>
   27e4c:	mov	r1, #40	; 0x28
   27e50:	mul	r2, r1, r2
   27e54:	ldr	r1, [r4, #4]
   27e58:	bl	24b0c <fputs@plt+0x13a68>
   27e5c:	cmp	r0, #0
   27e60:	beq	27e1c <fputs@plt+0x16d78>
   27e64:	str	r0, [r4, #4]
   27e68:	ldm	r4, {r3, r7}
   27e6c:	mov	r5, #20
   27e70:	mov	r1, #0
   27e74:	mul	r5, r5, r3
   27e78:	add	r2, r3, #1
   27e7c:	str	r2, [r4]
   27e80:	mov	r2, #16
   27e84:	add	r0, r7, r5
   27e88:	add	r0, r0, #4
   27e8c:	bl	10e88 <memset@plt>
   27e90:	str	r6, [r7, r5]
   27e94:	mov	r0, r4
   27e98:	pop	{r4, r5, r6, r7, r8, pc}
   27e9c:	push	{r4, r5, r6, r7, r8, lr}
   27ea0:	mov	r4, r0
   27ea4:	mov	r5, r2
   27ea8:	mov	r2, #0
   27eac:	mov	r6, r3
   27eb0:	ldr	r7, [r0, #324]	; 0x144
   27eb4:	ldr	r0, [r0]
   27eb8:	bl	20308 <fputs@plt+0xf264>
   27ebc:	mov	r2, r0
   27ec0:	ldr	r0, [r4]
   27ec4:	mov	r1, r7
   27ec8:	bl	27dd0 <fputs@plt+0x16d2c>
   27ecc:	cmp	r0, #0
   27ed0:	beq	27efc <fputs@plt+0x16e58>
   27ed4:	ldr	r1, [r0]
   27ed8:	mov	r2, #20
   27edc:	mul	r2, r2, r1
   27ee0:	sub	r1, r2, #20
   27ee4:	ldr	r2, [r0, #4]
   27ee8:	add	r2, r2, r1
   27eec:	ldrb	r3, [r2, #13]
   27ef0:	str	r5, [r2, #16]
   27ef4:	bfi	r3, r6, #2, #1
   27ef8:	strb	r3, [r2, #13]
   27efc:	str	r0, [r4, #324]	; 0x144
   27f00:	pop	{r4, r5, r6, r7, r8, pc}
   27f04:	push	{r4, r5, r6, lr}
   27f08:	mov	r4, r0
   27f0c:	ldr	r5, [r0, #488]	; 0x1e8
   27f10:	ldr	r0, [r0]
   27f14:	cmp	r5, #0
   27f18:	beq	27f7c <fputs@plt+0x16ed8>
   27f1c:	ldrb	r2, [r4, #454]	; 0x1c6
   27f20:	cmp	r2, #0
   27f24:	bne	27f7c <fputs@plt+0x16ed8>
   27f28:	ldrb	ip, [r0, #148]	; 0x94
   27f2c:	ldr	r2, [r0, #16]
   27f30:	add	r2, r2, ip, lsl #4
   27f34:	ldr	r2, [r2, #4]
   27f38:	ldr	r2, [r2, #4]
   27f3c:	ldrh	r2, [r2, #22]
   27f40:	tst	r2, #1
   27f44:	bne	27f7c <fputs@plt+0x16ed8>
   27f48:	mov	r2, r1
   27f4c:	ldr	r1, [r5, #24]
   27f50:	bl	27dd0 <fputs@plt+0x16d2c>
   27f54:	ldr	r3, [r4, #332]	; 0x14c
   27f58:	mov	r1, r0
   27f5c:	str	r0, [r5, #24]
   27f60:	cmp	r3, #0
   27f64:	popeq	{r4, r5, r6, pc}
   27f68:	add	r2, r4, #328	; 0x148
   27f6c:	mov	r0, r4
   27f70:	pop	{r4, r5, r6, lr}
   27f74:	mov	r3, #1
   27f78:	b	1c9b0 <fputs@plt+0xb90c>
   27f7c:	pop	{r4, r5, r6, lr}
   27f80:	b	1f4b0 <fputs@plt+0xe40c>
   27f84:	push	{r4, r5, r6, r7, r8, r9, lr}
   27f88:	mov	r8, r0
   27f8c:	sub	sp, sp, #76	; 0x4c
   27f90:	mov	r7, r2
   27f94:	mov	r9, r3
   27f98:	mov	r2, #68	; 0x44
   27f9c:	mov	r3, #0
   27fa0:	ldr	r5, [r0]
   27fa4:	mov	r6, r1
   27fa8:	mov	r0, r5
   27fac:	bl	1c810 <fputs@plt+0xb76c>
   27fb0:	subs	r4, r0, #0
   27fb4:	addeq	r4, sp, #4
   27fb8:	cmp	r6, #0
   27fbc:	bne	27fe4 <fputs@plt+0x16f40>
   27fc0:	mov	r2, r6
   27fc4:	mov	r1, #158	; 0x9e
   27fc8:	mov	r0, r5
   27fcc:	bl	1cc70 <fputs@plt+0xbbcc>
   27fd0:	mov	r2, r0
   27fd4:	mov	r1, r6
   27fd8:	ldr	r0, [r8]
   27fdc:	bl	27dd0 <fputs@plt+0x16d2c>
   27fe0:	mov	r6, r0
   27fe4:	mov	r3, #119	; 0x77
   27fe8:	mvn	r2, #0
   27fec:	str	r6, [r4]
   27ff0:	strb	r3, [r4, #4]
   27ff4:	ldr	r3, [sp, #116]	; 0x74
   27ff8:	str	r3, [r4, #8]
   27ffc:	mov	r3, #0
   28000:	cmp	r7, r3
   28004:	strh	r3, [r4, #6]
   28008:	str	r3, [r4, #12]
   2800c:	str	r3, [r4, #16]
   28010:	str	r2, [r4, #20]
   28014:	str	r2, [r4, #24]
   28018:	bne	28030 <fputs@plt+0x16f8c>
   2801c:	mov	r2, #80	; 0x50
   28020:	mov	r3, #0
   28024:	mov	r0, r5
   28028:	bl	1d308 <fputs@plt+0xc264>
   2802c:	mov	r7, r0
   28030:	ldr	r3, [sp, #104]	; 0x68
   28034:	mov	r6, #0
   28038:	str	r7, [r4, #28]
   2803c:	str	r9, [r4, #32]
   28040:	str	r3, [r4, #36]	; 0x24
   28044:	ldr	r3, [sp, #108]	; 0x6c
   28048:	str	r6, [r4, #48]	; 0x30
   2804c:	str	r6, [r4, #52]	; 0x34
   28050:	str	r6, [r4, #64]	; 0x40
   28054:	str	r3, [r4, #40]	; 0x28
   28058:	ldr	r3, [sp, #112]	; 0x70
   2805c:	str	r3, [r4, #44]	; 0x2c
   28060:	ldr	r3, [sp, #120]	; 0x78
   28064:	str	r3, [r4, #56]	; 0x38
   28068:	ldr	r3, [sp, #124]	; 0x7c
   2806c:	str	r3, [r4, #60]	; 0x3c
   28070:	ldrb	r3, [r5, #69]	; 0x45
   28074:	cmp	r3, r6
   28078:	beq	28098 <fputs@plt+0x16ff4>
   2807c:	add	r2, sp, #4
   28080:	mov	r1, r4
   28084:	subs	r2, r4, r2
   28088:	mov	r0, r5
   2808c:	movne	r2, #1
   28090:	mov	r4, r6
   28094:	bl	1f3f8 <fputs@plt+0xe354>
   28098:	mov	r0, r4
   2809c:	add	sp, sp, #76	; 0x4c
   280a0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   280a4:	ldr	r2, [r0, #316]	; 0x13c
   280a8:	push	{r4, r5, r6, lr}
   280ac:	mov	r4, #5
   280b0:	sdiv	r4, r2, r4
   280b4:	add	r4, r4, r4, lsl #2
   280b8:	subs	r4, r2, r4
   280bc:	movne	r4, #0
   280c0:	bne	28100 <fputs@plt+0x1705c>
   280c4:	add	r2, r2, #5
   280c8:	ldr	r1, [r0, #340]	; 0x154
   280cc:	mov	r5, r0
   280d0:	lsl	r2, r2, #2
   280d4:	asr	r3, r2, #31
   280d8:	bl	24b0c <fputs@plt+0x13a68>
   280dc:	subs	r6, r0, #0
   280e0:	moveq	r4, #7
   280e4:	beq	28100 <fputs@plt+0x1705c>
   280e8:	ldr	r0, [r5, #316]	; 0x13c
   280ec:	mov	r2, #20
   280f0:	mov	r1, r4
   280f4:	add	r0, r6, r0, lsl #2
   280f8:	bl	10e88 <memset@plt>
   280fc:	str	r6, [r5, #340]	; 0x154
   28100:	mov	r0, r4
   28104:	pop	{r4, r5, r6, pc}
   28108:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2810c:	mov	r4, r0
   28110:	ldr	r0, [r0, #20]
   28114:	ldr	r6, [r4, #12]
   28118:	cmp	r0, #0
   2811c:	bne	28140 <fputs@plt+0x1709c>
   28120:	ldr	r5, [r4, #16]
   28124:	mov	r3, #2
   28128:	str	r0, [r4, #16]
   2812c:	strb	r3, [r4, #24]
   28130:	sub	r5, r5, #1
   28134:	sub	r5, r5, r6
   28138:	mov	r0, r5
   2813c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28140:	mov	r5, r1
   28144:	ldrb	r1, [r4, #25]
   28148:	mov	r7, #0
   2814c:	add	ip, r5, #1
   28150:	ands	r1, r1, #4
   28154:	ldrne	r1, [r4, #8]
   28158:	adds	r8, r6, ip
   2815c:	adc	r9, r7, ip, asr #31
   28160:	adds	r2, r6, r8
   28164:	mov	r6, r0
   28168:	adc	r3, r7, r9
   2816c:	mov	r7, #0
   28170:	cmp	r0, r2
   28174:	sbcs	r0, r7, r3
   28178:	bge	281a8 <fputs@plt+0x17104>
   2817c:	cmp	r6, r8
   28180:	sbcs	r3, r7, r9
   28184:	movge	r2, r8
   28188:	bge	281a8 <fputs@plt+0x17104>
   2818c:	mov	r0, r4
   28190:	mov	r5, #0
   28194:	bl	1b7a0 <fputs@plt+0xa6fc>
   28198:	mov	r3, #2
   2819c:	str	r5, [r4, #16]
   281a0:	strb	r3, [r4, #24]
   281a4:	b	28138 <fputs@plt+0x17094>
   281a8:	ldr	r0, [r4]
   281ac:	str	r2, [r4, #16]
   281b0:	cmp	r0, #0
   281b4:	beq	28210 <fputs@plt+0x1716c>
   281b8:	mov	r3, #0
   281bc:	bl	24b0c <fputs@plt+0x13a68>
   281c0:	cmp	r0, #0
   281c4:	mov	r6, r0
   281c8:	beq	28220 <fputs@plt+0x1717c>
   281cc:	ldrb	r3, [r4, #25]
   281d0:	tst	r3, #4
   281d4:	bne	281ec <fputs@plt+0x17148>
   281d8:	ldr	r2, [r4, #12]
   281dc:	cmp	r2, #0
   281e0:	beq	281ec <fputs@plt+0x17148>
   281e4:	ldr	r1, [r4, #8]
   281e8:	bl	10f18 <memcpy@plt>
   281ec:	mov	r1, r6
   281f0:	str	r6, [r4, #8]
   281f4:	ldr	r0, [r4]
   281f8:	bl	1b6e4 <fputs@plt+0xa640>
   281fc:	ldrb	r3, [r4, #25]
   28200:	str	r0, [r4, #16]
   28204:	orr	r3, r3, #4
   28208:	strb	r3, [r4, #25]
   2820c:	b	28138 <fputs@plt+0x17094>
   28210:	mov	r3, r0
   28214:	mov	r0, r1
   28218:	bl	24a40 <fputs@plt+0x1399c>
   2821c:	b	281c0 <fputs@plt+0x1711c>
   28220:	mov	r0, r4
   28224:	mov	r5, r6
   28228:	bl	1b7a0 <fputs@plt+0xa6fc>
   2822c:	mov	r3, #1
   28230:	str	r6, [r4, #16]
   28234:	strb	r3, [r4, #24]
   28238:	b	28138 <fputs@plt+0x17094>
   2823c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   28240:	mov	r5, r2
   28244:	asr	r7, r1, #31
   28248:	mov	r4, r0
   2824c:	mov	r3, r1
   28250:	ldr	r2, [r0, #12]
   28254:	ldr	r6, [r0, #16]
   28258:	adds	r8, r1, r2
   2825c:	adc	r9, r7, #0
   28260:	mov	r7, #0
   28264:	cmp	r8, r6
   28268:	sbcs	r2, r9, r7
   2826c:	blt	28288 <fputs@plt+0x171e4>
   28270:	ldrb	r3, [r0, #24]
   28274:	cmp	r3, #0
   28278:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2827c:	bl	28108 <fputs@plt+0x17064>
   28280:	subs	r3, r0, #0
   28284:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   28288:	cmp	r3, #0
   2828c:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   28290:	sub	r3, r3, #1
   28294:	ldr	r2, [r4, #8]
   28298:	ldr	r1, [r4, #12]
   2829c:	add	r0, r1, #1
   282a0:	str	r0, [r4, #12]
   282a4:	strb	r5, [r2, r1]
   282a8:	b	28288 <fputs@plt+0x171e4>
   282ac:	ldrb	r3, [r0, #24]
   282b0:	cmp	r3, #0
   282b4:	bxne	lr
   282b8:	push	{r4, r5, r6, lr}
   282bc:	mov	r5, r1
   282c0:	mov	r1, r2
   282c4:	mov	r4, r0
   282c8:	bl	28108 <fputs@plt+0x17064>
   282cc:	subs	r6, r0, #0
   282d0:	pople	{r4, r5, r6, pc}
   282d4:	mov	r2, r6
   282d8:	mov	r1, r5
   282dc:	ldr	r0, [r4, #8]
   282e0:	ldr	r3, [r4, #12]
   282e4:	add	r0, r0, r3
   282e8:	bl	10f18 <memcpy@plt>
   282ec:	ldr	r2, [r4, #12]
   282f0:	add	r2, r2, r6
   282f4:	str	r2, [r4, #12]
   282f8:	pop	{r4, r5, r6, pc}
   282fc:	ldr	ip, [r0, #12]
   28300:	push	{r4, lr}
   28304:	ldr	r4, [r0, #16]
   28308:	add	lr, ip, r2
   2830c:	cmp	lr, r4
   28310:	bcc	2831c <fputs@plt+0x17278>
   28314:	pop	{r4, lr}
   28318:	b	282ac <fputs@plt+0x17208>
   2831c:	mov	r3, r0
   28320:	ldr	r0, [r0, #8]
   28324:	str	lr, [r3, #12]
   28328:	pop	{r4, lr}
   2832c:	add	r0, r0, ip
   28330:	b	10f18 <memcpy@plt>
   28334:	push	{r4, r5, r6, lr}
   28338:	mov	r5, r0
   2833c:	mov	r0, r1
   28340:	mov	r4, r1
   28344:	bl	15c88 <fputs@plt+0x4be4>
   28348:	mov	r2, r0
   2834c:	mov	r1, r4
   28350:	mov	r0, r5
   28354:	pop	{r4, r5, r6, lr}
   28358:	b	282fc <fputs@plt+0x17258>
   2835c:	cmp	r1, #0
   28360:	push	{r4, r5, r6, lr}
   28364:	mov	r4, r0
   28368:	mov	r6, r2
   2836c:	mov	r5, r3
   28370:	beq	28380 <fputs@plt+0x172dc>
   28374:	mov	r2, #5
   28378:	ldr	r1, [pc, #48]	; 283b0 <fputs@plt+0x1730c>
   2837c:	bl	282fc <fputs@plt+0x17258>
   28380:	mov	r1, r6
   28384:	mov	r0, r4
   28388:	bl	28334 <fputs@plt+0x17290>
   2838c:	mov	r1, r5
   28390:	mov	r0, r4
   28394:	mov	r2, #1
   28398:	bl	282fc <fputs@plt+0x17258>
   2839c:	mov	r0, r4
   283a0:	mov	r2, #1
   283a4:	ldr	r1, [pc, #8]	; 283b4 <fputs@plt+0x17310>
   283a8:	pop	{r4, r5, r6, lr}
   283ac:	b	282fc <fputs@plt+0x17258>
   283b0:	andeq	r4, r7, pc, lsr #27
   283b4:	andeq	r5, r7, sl, lsr #23
   283b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   283bc:	mov	r4, r1
   283c0:	mov	sl, r2
   283c4:	vpush	{d8-d10}
   283c8:	sub	sp, sp, #140	; 0x8c
   283cc:	ldrb	r3, [r0, #25]
   283d0:	cmp	r3, #0
   283d4:	str	r3, [sp]
   283d8:	ldreq	r3, [sp]
   283dc:	str	r0, [sp, #4]
   283e0:	streq	r3, [sp, #24]
   283e4:	streq	r3, [sp, #60]	; 0x3c
   283e8:	beq	2840c <fputs@plt+0x17368>
   283ec:	ands	r3, r3, #2
   283f0:	ldrne	r2, [sl], #4
   283f4:	streq	r3, [sp, #24]
   283f8:	strne	r2, [sp, #24]
   283fc:	ldr	r2, [sp]
   28400:	str	r3, [sp]
   28404:	and	r2, r2, #1
   28408:	str	r2, [sp, #60]	; 0x3c
   2840c:	mov	r9, #0
   28410:	vldr	d10, [pc, #792]	; 28730 <fputs@plt+0x1768c>
   28414:	vldr	d9, [pc, #796]	; 28738 <fputs@plt+0x17694>
   28418:	b	28910 <fputs@plt+0x1786c>
   2841c:	mov	r9, r4
   28420:	ldrb	r3, [r6, #1]
   28424:	add	r5, r6, #1
   28428:	cmp	r3, #0
   2842c:	bne	28444 <fputs@plt+0x173a0>
   28430:	mov	r2, #1
   28434:	ldr	r1, [pc, #772]	; 28740 <fputs@plt+0x1769c>
   28438:	ldr	r0, [sp, #4]
   2843c:	bl	282fc <fputs@plt+0x17258>
   28440:	b	28954 <fputs@plt+0x178b0>
   28444:	mov	r2, #0
   28448:	mov	r6, r2
   2844c:	str	r2, [sp, #16]
   28450:	str	r2, [sp, #28]
   28454:	str	r2, [sp, #40]	; 0x28
   28458:	str	r2, [sp, #44]	; 0x2c
   2845c:	str	r2, [sp, #56]	; 0x38
   28460:	sub	r2, r3, #32
   28464:	cmp	r2, #16
   28468:	ldrls	pc, [pc, r2, lsl #2]
   2846c:	b	29274 <fputs@plt+0x181d0>
   28470:	andeq	r9, r2, r8, ror #4
   28474:	strdeq	r8, [r2], -r4
   28478:	andeq	r9, r2, r4, ror r2
   2847c:	andeq	r8, r2, r8, ror #9
   28480:	andeq	r9, r2, r4, ror r2
   28484:	andeq	r9, r2, r4, ror r2
   28488:	andeq	r9, r2, r4, ror r2
   2848c:	andeq	r9, r2, r4, ror r2
   28490:	andeq	r9, r2, r4, ror r2
   28494:	andeq	r9, r2, r4, ror r2
   28498:	andeq	r9, r2, r4, ror r2
   2849c:	andeq	r9, r2, r0, ror #4
   284a0:	andeq	r9, r2, r4, ror r2
   284a4:			; <UNDEFINED> instruction: 0x000284b4
   284a8:	andeq	r9, r2, r4, ror r2
   284ac:	andeq	r9, r2, r4, ror r2
   284b0:	andeq	r8, r2, r0, lsl #10
   284b4:	mov	r3, #1
   284b8:	str	r3, [sp, #40]	; 0x28
   284bc:	ldrb	r3, [r5, #1]!
   284c0:	cmp	r3, #0
   284c4:	bne	28460 <fputs@plt+0x173bc>
   284c8:	mov	r4, r5
   284cc:	mov	r2, #10
   284d0:	mov	r5, #0
   284d4:	sub	r1, r3, #48	; 0x30
   284d8:	cmp	r1, #9
   284dc:	bls	2850c <fputs@plt+0x17468>
   284e0:	bic	fp, r5, #-2147483648	; 0x80000000
   284e4:	b	292c0 <fputs@plt+0x1821c>
   284e8:	mov	r3, #1
   284ec:	str	r3, [sp, #44]	; 0x2c
   284f0:	b	284bc <fputs@plt+0x17418>
   284f4:	mov	r3, #1
   284f8:	str	r3, [sp, #16]
   284fc:	b	284bc <fputs@plt+0x17418>
   28500:	mov	r3, #1
   28504:	str	r3, [sp, #56]	; 0x38
   28508:	b	284bc <fputs@plt+0x17418>
   2850c:	mla	r5, r2, r5, r3
   28510:	ldrb	r3, [r4, #1]!
   28514:	sub	r5, r5, #48	; 0x30
   28518:	b	284d4 <fputs@plt+0x17430>
   2851c:	ldr	r3, [sp]
   28520:	cmp	r3, #0
   28524:	ldreq	r5, [sl], #4
   28528:	beq	28538 <fputs@plt+0x17494>
   2852c:	ldr	r0, [sp, #24]
   28530:	bl	18708 <fputs@plt+0x7664>
   28534:	mov	r5, r0
   28538:	add	r3, r4, #2
   2853c:	cmp	r5, #0
   28540:	str	r3, [sp, #32]
   28544:	ldrb	r3, [r4, #2]
   28548:	bge	292f8 <fputs@plt+0x18254>
   2854c:	cmp	r5, #-2147483648	; 0x80000000
   28550:	rsbne	r5, r5, #0
   28554:	bne	292f8 <fputs@plt+0x18254>
   28558:	mvn	r5, #0
   2855c:	b	292f8 <fputs@plt+0x18254>
   28560:	ldr	r1, [sp, #32]
   28564:	mla	r5, r2, r5, r3
   28568:	sub	r5, r5, #48	; 0x30
   2856c:	ldrb	r3, [r1, #1]!
   28570:	str	r1, [sp, #32]
   28574:	b	292e8 <fputs@plt+0x18244>
   28578:	ldr	r2, [sp, #32]
   2857c:	ldr	r3, [sp, #32]
   28580:	add	r2, r2, #2
   28584:	ldrb	r3, [r3, #2]
   28588:	str	r2, [sp, #32]
   2858c:	mov	r2, #1
   28590:	b	29328 <fputs@plt+0x18284>
   28594:	mov	r2, #0
   28598:	mov	r8, #1
   2859c:	ldr	r0, [sp, #36]	; 0x24
   285a0:	mla	r3, r3, r0, r1
   285a4:	ldrb	r4, [r3, #3286]	; 0xcd6
   285a8:	ldr	r3, [sp]
   285ac:	ands	r4, r4, #1
   285b0:	beq	286d0 <fputs@plt+0x1762c>
   285b4:	cmp	r3, #0
   285b8:	beq	2860c <fputs@plt+0x17568>
   285bc:	ldr	r0, [sp, #24]
   285c0:	mov	r7, sl
   285c4:	bl	18708 <fputs@plt+0x7664>
   285c8:	cmp	r0, #0
   285cc:	sbcs	r3, r1, #0
   285d0:	bge	28638 <fputs@plt+0x17594>
   285d4:	cmp	r1, #-2147483648	; 0x80000000
   285d8:	cmpeq	r0, #0
   285dc:	beq	285e8 <fputs@plt+0x17544>
   285e0:	rsbs	r0, r0, #0
   285e4:	rsc	r1, r1, #0
   285e8:	mov	r8, #45	; 0x2d
   285ec:	strd	r0, [sp, #16]
   285f0:	b	2866c <fputs@plt+0x175c8>
   285f4:	ldr	r1, [sp, #36]	; 0x24
   285f8:	add	r1, r1, #1
   285fc:	cmp	r1, #23
   28600:	str	r1, [sp, #36]	; 0x24
   28604:	bne	2933c <fputs@plt+0x18298>
   28608:	b	28954 <fputs@plt+0x178b0>
   2860c:	cmp	r2, #0
   28610:	ldreq	r0, [sl]
   28614:	addne	r7, sl, #7
   28618:	addeq	r7, sl, #4
   2861c:	bicne	r7, r7, #7
   28620:	ldrdne	r0, [r7], #8
   28624:	asreq	r1, r0, #31
   28628:	bne	285c8 <fputs@plt+0x17524>
   2862c:	cmp	r0, #0
   28630:	sbcs	r3, r1, #0
   28634:	blt	285e0 <fputs@plt+0x1753c>
   28638:	cmp	r6, #0
   2863c:	strd	r0, [sp, #16]
   28640:	movne	r8, #43	; 0x2b
   28644:	bne	28658 <fputs@plt+0x175b4>
   28648:	ldr	r3, [sp, #28]
   2864c:	cmp	r3, #0
   28650:	movne	r8, #32
   28654:	moveq	r8, #0
   28658:	ldrd	r2, [sp, #16]
   2865c:	orrs	r3, r2, r3
   28660:	ldr	r3, [sp, #44]	; 0x2c
   28664:	moveq	r3, #0
   28668:	str	r3, [sp, #44]	; 0x2c
   2866c:	ldr	r3, [sp, #56]	; 0x38
   28670:	cmp	r3, #0
   28674:	beq	2868c <fputs@plt+0x175e8>
   28678:	cmp	r8, #0
   2867c:	moveq	r3, fp
   28680:	subne	r3, fp, #1
   28684:	cmp	r5, r3
   28688:	movlt	r5, r3
   2868c:	cmp	r5, #59	; 0x3b
   28690:	movle	r6, #0
   28694:	movle	r9, #70	; 0x46
   28698:	addle	r0, sp, #64	; 0x40
   2869c:	ble	28750 <fputs@plt+0x176ac>
   286a0:	add	r9, r5, #10
   286a4:	mov	r0, r9
   286a8:	asr	r1, r9, #31
   286ac:	bl	1c538 <fputs@plt+0xb494>
   286b0:	cmp	r0, #0
   286b4:	bne	2874c <fputs@plt+0x176a8>
   286b8:	ldr	r2, [sp, #4]
   286bc:	mov	r3, #1
   286c0:	strb	r3, [r2, #24]
   286c4:	mov	r3, #0
   286c8:	str	r3, [r2, #16]
   286cc:	b	28954 <fputs@plt+0x178b0>
   286d0:	cmp	r3, #0
   286d4:	beq	286f0 <fputs@plt+0x1764c>
   286d8:	ldr	r0, [sp, #24]
   286dc:	mov	r7, sl
   286e0:	mov	r8, r4
   286e4:	bl	18708 <fputs@plt+0x7664>
   286e8:	strd	r0, [sp, #16]
   286ec:	b	28658 <fputs@plt+0x175b4>
   286f0:	cmp	r2, #0
   286f4:	beq	28710 <fputs@plt+0x1766c>
   286f8:	add	r7, sl, #7
   286fc:	bic	r7, r7, #7
   28700:	ldrd	r2, [r7], #8
   28704:	strd	r2, [sp, #16]
   28708:	ldr	r8, [sp]
   2870c:	b	28658 <fputs@plt+0x175b4>
   28710:	ldr	r0, [sl]
   28714:	mov	r3, #0
   28718:	cmp	r8, #0
   2871c:	add	r7, sl, #4
   28720:	mov	r2, r0
   28724:	strd	r2, [sp, #16]
   28728:	beq	28658 <fputs@plt+0x175b4>
   2872c:	b	28708 <fputs@plt+0x17664>
   28730:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   28734:	svccc	0x00b99999
   28738:	andeq	r0, r0, r0
   2873c:	eormi	r0, r4, r0
   28740:	muleq	r7, r1, r5
   28744:	muleq	r7, r0, r4
   28748:	andeq	r2, r7, r7, lsl r2
   2874c:	mov	r6, r0
   28750:	ldr	r3, [sp, #8]
   28754:	sub	r9, r9, #1
   28758:	add	r4, r0, r9
   2875c:	cmp	r3, #16
   28760:	movne	r9, r4
   28764:	bne	287cc <fputs@plt+0x17728>
   28768:	mov	r2, #10
   2876c:	mov	r3, #0
   28770:	ldrd	r0, [sp, #16]
   28774:	bl	6efac <fputs@plt+0x5df08>
   28778:	cmp	r2, #3
   2877c:	mov	r9, r2
   28780:	movgt	r9, #0
   28784:	bgt	287b0 <fputs@plt+0x1770c>
   28788:	mov	r2, #10
   2878c:	mov	r3, #0
   28790:	ldrd	r0, [sp, #16]
   28794:	bl	6efac <fputs@plt+0x5df08>
   28798:	mov	r2, #10
   2879c:	mov	r3, #0
   287a0:	bl	6efac <fputs@plt+0x5df08>
   287a4:	cmp	r3, #0
   287a8:	cmpeq	r2, #1
   287ac:	moveq	r9, #0
   287b0:	ldr	r3, [pc, #-116]	; 28744 <fputs@plt+0x176a0>
   287b4:	add	r3, r3, r9, lsl #1
   287b8:	sub	r9, r4, #2
   287bc:	ldrb	r2, [r3, #3423]	; 0xd5f
   287c0:	ldrb	r3, [r3, #3422]	; 0xd5e
   287c4:	strb	r3, [r4, #-2]
   287c8:	strb	r2, [r4, #-1]
   287cc:	ldr	sl, [pc, #-144]	; 28744 <fputs@plt+0x176a0>
   287d0:	mov	r3, #6
   287d4:	mov	r1, #0
   287d8:	ldr	r2, [sp, #36]	; 0x24
   287dc:	mla	r3, r3, r2, sl
   287e0:	ldrb	r2, [r3, #3288]	; 0xcd8
   287e4:	ldrb	r0, [r3, #3285]	; 0xcd5
   287e8:	add	sl, sl, r2
   287ec:	strd	r0, [sp, #8]
   287f0:	ldrd	r2, [sp, #8]
   287f4:	ldrd	r0, [sp, #16]
   287f8:	bl	6efac <fputs@plt+0x5df08>
   287fc:	add	r2, sl, r2
   28800:	movw	r3, #3431	; 0xd67
   28804:	ldrb	r3, [r2, r3]
   28808:	mov	ip, r0
   2880c:	mov	lr, r1
   28810:	ldrd	r0, [sp, #16]
   28814:	strb	r3, [r9, #-1]!
   28818:	ldrd	r2, [sp, #8]
   2881c:	cmp	r3, r1
   28820:	cmpeq	r2, r0
   28824:	bls	28960 <fputs@plt+0x178bc>
   28828:	sub	r3, r4, r9
   2882c:	mov	r0, #48	; 0x30
   28830:	sub	r5, r5, r3
   28834:	mov	r3, r9
   28838:	sub	r1, r5, r9
   2883c:	add	r2, r3, r1
   28840:	cmp	r2, #0
   28844:	bgt	2896c <fputs@plt+0x178c8>
   28848:	ldr	r3, [sp, #44]	; 0x2c
   2884c:	cmp	r5, #0
   28850:	subge	r9, r9, r5
   28854:	cmp	r8, #0
   28858:	strbne	r8, [r9, #-1]
   2885c:	subne	r9, r9, #1
   28860:	cmp	r3, #0
   28864:	beq	2888c <fputs@plt+0x177e8>
   28868:	ldr	r2, [pc, #-300]	; 28744 <fputs@plt+0x176a0>
   2886c:	mov	r3, #6
   28870:	ldr	r1, [sp, #36]	; 0x24
   28874:	mla	r3, r3, r1, r2
   28878:	ldrb	r3, [r3, #3289]	; 0xcd9
   2887c:	cmp	r3, #0
   28880:	ldrne	r2, [pc, #-320]	; 28748 <fputs@plt+0x176a4>
   28884:	addne	r3, r3, r2
   28888:	bne	28978 <fputs@plt+0x178d4>
   2888c:	sub	r4, r4, r9
   28890:	ldr	r3, [sp, #40]	; 0x28
   28894:	sub	fp, fp, r4
   28898:	cmp	fp, #0
   2889c:	movle	r5, #0
   288a0:	movgt	r5, #1
   288a4:	eor	r3, r3, #1
   288a8:	tst	r5, r3
   288ac:	beq	288c0 <fputs@plt+0x1781c>
   288b0:	mov	r2, #32
   288b4:	mov	r1, fp
   288b8:	ldr	r0, [sp, #4]
   288bc:	bl	2823c <fputs@plt+0x17198>
   288c0:	mov	r2, r4
   288c4:	mov	r1, r9
   288c8:	ldr	r0, [sp, #4]
   288cc:	bl	282fc <fputs@plt+0x17258>
   288d0:	ldr	r3, [sp, #40]	; 0x28
   288d4:	tst	r5, r3
   288d8:	beq	288ec <fputs@plt+0x17848>
   288dc:	mov	r2, #32
   288e0:	mov	r1, fp
   288e4:	ldr	r0, [sp, #4]
   288e8:	bl	2823c <fputs@plt+0x17198>
   288ec:	cmp	r6, #0
   288f0:	beq	28904 <fputs@plt+0x17860>
   288f4:	ldr	r3, [sp, #4]
   288f8:	mov	r1, r6
   288fc:	ldr	r0, [r3]
   28900:	bl	1b744 <fputs@plt+0xa6a0>
   28904:	ldr	r3, [sp, #32]
   28908:	mov	sl, r7
   2890c:	add	r4, r3, #1
   28910:	ldrb	r3, [r4]
   28914:	cmp	r3, #0
   28918:	beq	28954 <fputs@plt+0x178b0>
   2891c:	cmp	r3, #37	; 0x25
   28920:	mov	r6, r4
   28924:	beq	28420 <fputs@plt+0x1737c>
   28928:	ldrb	r3, [r6, #1]!
   2892c:	cmp	r3, #0
   28930:	cmpne	r3, #37	; 0x25
   28934:	bne	28928 <fputs@plt+0x17884>
   28938:	sub	r2, r6, r4
   2893c:	mov	r1, r4
   28940:	ldr	r0, [sp, #4]
   28944:	bl	282fc <fputs@plt+0x17258>
   28948:	ldrb	r3, [r6]
   2894c:	cmp	r3, #0
   28950:	bne	2841c <fputs@plt+0x17378>
   28954:	add	sp, sp, #140	; 0x8c
   28958:	vpop	{d8-d10}
   2895c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28960:	str	ip, [sp, #16]
   28964:	str	lr, [sp, #20]
   28968:	b	287f0 <fputs@plt+0x1774c>
   2896c:	strb	r0, [r3, #-1]!
   28970:	b	2883c <fputs@plt+0x17798>
   28974:	strb	r2, [r9, #-1]!
   28978:	ldrb	r2, [r3, #1]!
   2897c:	cmp	r2, #0
   28980:	bne	28974 <fputs@plt+0x178d0>
   28984:	b	2888c <fputs@plt+0x177e8>
   28988:	ldr	r3, [sp]
   2898c:	cmp	r3, #0
   28990:	addeq	r7, sl, #7
   28994:	biceq	r7, r7, #7
   28998:	vldmiaeq	r7!, {d8}
   2899c:	beq	289dc <fputs@plt+0x17938>
   289a0:	ldr	r3, [sp, #24]
   289a4:	ldr	r2, [sp, #24]
   289a8:	ldr	r3, [r3, #4]
   289ac:	ldr	r2, [r2]
   289b0:	cmp	r2, r3
   289b4:	ble	293d8 <fputs@plt+0x18334>
   289b8:	ldr	r2, [sp, #24]
   289bc:	add	r1, r3, #1
   289c0:	mov	r7, sl
   289c4:	ldr	r0, [sp, #24]
   289c8:	ldr	r2, [r2, #8]
   289cc:	str	r1, [r0, #4]
   289d0:	ldr	r0, [r2, r3, lsl #2]
   289d4:	bl	18734 <fputs@plt+0x7690>
   289d8:	vmov.f64	d8, d0
   289dc:	vcmpe.f64	d8, #0.0
   289e0:	cmn	r5, #1
   289e4:	moveq	r5, #6
   289e8:	vmrs	APSR_nzcv, fpscr
   289ec:	vnegmi.f64	d8, d8
   289f0:	movmi	r3, #45	; 0x2d
   289f4:	bmi	28a10 <fputs@plt+0x1796c>
   289f8:	cmp	r6, #0
   289fc:	movne	r3, #43	; 0x2b
   28a00:	bne	28a10 <fputs@plt+0x1796c>
   28a04:	ldr	r3, [sp, #28]
   28a08:	cmp	r3, #0
   28a0c:	movne	r3, #32
   28a10:	str	r3, [sp, #28]
   28a14:	cmp	r5, #0
   28a18:	ldr	r3, [sp, #8]
   28a1c:	vldr	d5, [pc, #996]	; 28e08 <fputs@plt+0x17d64>
   28a20:	sub	r3, r3, #4
   28a24:	clz	r3, r3
   28a28:	lsr	r3, r3, #5
   28a2c:	movle	r3, #0
   28a30:	cmp	r3, #0
   28a34:	subne	r5, r5, #1
   28a38:	ubfx	r3, r5, #0, #12
   28a3c:	cmp	r3, #0
   28a40:	bne	28cf0 <fputs@plt+0x17c4c>
   28a44:	ldr	r3, [sp, #8]
   28a48:	cmp	r3, #2
   28a4c:	vaddeq.f64	d8, d8, d5
   28a50:	vmov.f64	d0, d8
   28a54:	bl	1227c <fputs@plt+0x11d8>
   28a58:	subs	sl, r0, #0
   28a5c:	bne	29250 <fputs@plt+0x181ac>
   28a60:	vcmpe.f64	d8, #0.0
   28a64:	mov	r8, sl
   28a68:	vmrs	APSR_nzcv, fpscr
   28a6c:	bgt	28df0 <fputs@plt+0x17d4c>
   28a70:	ldr	r3, [sp, #8]
   28a74:	cmp	r3, #2
   28a78:	moveq	sl, r8
   28a7c:	ldreq	r4, [sp, #16]
   28a80:	beq	28ab8 <fputs@plt+0x17a14>
   28a84:	vadd.f64	d8, d8, d5
   28a88:	ldr	r3, [sp, #8]
   28a8c:	vcmpe.f64	d8, d9
   28a90:	vmrs	APSR_nzcv, fpscr
   28a94:	vmulge.f64	d8, d8, d10
   28a98:	addge	r8, r8, #1
   28a9c:	cmp	r3, #4
   28aa0:	beq	28e88 <fputs@plt+0x17de4>
   28aa4:	cmp	r3, #3
   28aa8:	ldr	r4, [sp, #16]
   28aac:	movne	sl, r8
   28ab0:	movne	r3, #4
   28ab4:	bne	28eac <fputs@plt+0x17e08>
   28ab8:	bic	r1, sl, sl, asr #31
   28abc:	asr	r3, r5, #31
   28ac0:	adds	r2, r5, r1
   28ac4:	adc	r3, r3, r1, asr #31
   28ac8:	adds	r0, r2, fp
   28acc:	adc	r1, r3, fp, asr #31
   28ad0:	cmp	r0, #56	; 0x38
   28ad4:	mov	r3, r1
   28ad8:	sbcs	r3, r3, #0
   28adc:	strd	r0, [sp, #48]	; 0x30
   28ae0:	movlt	r6, #0
   28ae4:	addlt	r9, sp, #64	; 0x40
   28ae8:	blt	28b0c <fputs@plt+0x17a68>
   28aec:	ldr	r3, [sp, #48]	; 0x30
   28af0:	adds	r0, r3, #15
   28af4:	ldr	r3, [sp, #52]	; 0x34
   28af8:	adc	r1, r3, #0
   28afc:	bl	1c538 <fputs@plt+0xb494>
   28b00:	subs	r9, r0, #0
   28b04:	beq	286b8 <fputs@plt+0x17614>
   28b08:	mov	r6, r9
   28b0c:	ldr	r2, [sp, #16]
   28b10:	mov	r3, #16
   28b14:	mov	r1, #10
   28b18:	smlabb	r1, r1, r2, r3
   28b1c:	ldr	r3, [sp, #44]	; 0x2c
   28b20:	orr	lr, r3, r2
   28b24:	ldr	r3, [sp, #28]
   28b28:	mov	r2, r9
   28b2c:	cmp	r5, #0
   28b30:	orrgt	lr, lr, #1
   28b34:	sxtb	lr, lr
   28b38:	cmp	r3, #0
   28b3c:	strbne	r3, [r2], #1
   28b40:	cmp	sl, #0
   28b44:	movlt	r3, #48	; 0x30
   28b48:	strblt	r3, [r2], #1
   28b4c:	blt	28b9c <fputs@plt+0x17af8>
   28b50:	sub	r0, r2, #1
   28b54:	add	ip, r2, sl
   28b58:	cmp	r1, #0
   28b5c:	movle	r3, #48	; 0x30
   28b60:	ble	28b84 <fputs@plt+0x17ae0>
   28b64:	vcvt.s32.f64	s13, d8
   28b68:	sub	r1, r1, #1
   28b6c:	vcvt.f64.s32	d7, s13
   28b70:	vmov	r3, s13
   28b74:	vsub.f64	d8, d8, d7
   28b78:	add	r3, r3, #48	; 0x30
   28b7c:	uxtb	r3, r3
   28b80:	vmul.f64	d8, d8, d9
   28b84:	strb	r3, [r0, #1]!
   28b88:	cmp	ip, r0
   28b8c:	bne	28b58 <fputs@plt+0x17ab4>
   28b90:	add	sl, sl, #1
   28b94:	add	r2, r2, sl
   28b98:	mvn	sl, #0
   28b9c:	cmp	lr, #0
   28ba0:	mov	ip, #48	; 0x30
   28ba4:	movne	r3, #46	; 0x2e
   28ba8:	strbne	r3, [r2], #1
   28bac:	add	r3, sl, #1
   28bb0:	mvn	sl, sl
   28bb4:	add	sl, r2, sl
   28bb8:	mov	r0, r2
   28bbc:	cmp	r0, sl
   28bc0:	bne	28eb4 <fputs@plt+0x17e10>
   28bc4:	sub	r2, r2, r3
   28bc8:	add	r5, r3, r5
   28bcc:	add	r0, r2, r5
   28bd0:	mov	r3, r2
   28bd4:	sub	ip, r0, r3
   28bd8:	cmp	ip, #0
   28bdc:	bgt	28ebc <fputs@plt+0x17e18>
   28be0:	and	lr, lr, #1
   28be4:	cmp	r5, #0
   28be8:	addge	r5, r2, r5
   28bec:	addlt	r5, r2, #0
   28bf0:	tst	r4, lr
   28bf4:	movne	r3, r5
   28bf8:	movne	r1, #0
   28bfc:	bne	28ef4 <fputs@plt+0x17e50>
   28c00:	ldr	r3, [sp, #8]
   28c04:	cmp	r3, #3
   28c08:	bne	28c84 <fputs@plt+0x17be0>
   28c0c:	ldr	r3, [pc, #576]	; 28e54 <fputs@plt+0x17db0>
   28c10:	mov	r2, #6
   28c14:	cmp	r8, #0
   28c18:	rsblt	r8, r8, #0
   28c1c:	ldr	r1, [sp, #36]	; 0x24
   28c20:	mla	r2, r2, r1, r3
   28c24:	ldrb	r2, [r2, #3288]	; 0xcd8
   28c28:	add	r3, r3, r2
   28c2c:	mov	r2, r5
   28c30:	ldrb	r3, [r3, #3431]	; 0xd67
   28c34:	strb	r3, [r2], #2
   28c38:	movlt	r3, #45	; 0x2d
   28c3c:	movge	r3, #43	; 0x2b
   28c40:	cmp	r8, #99	; 0x63
   28c44:	strb	r3, [r5, #1]
   28c48:	ble	28c64 <fputs@plt+0x17bc0>
   28c4c:	mov	r1, #100	; 0x64
   28c50:	add	r2, r5, #3
   28c54:	udiv	r3, r8, r1
   28c58:	mls	r8, r1, r3, r8
   28c5c:	add	r0, r3, #48	; 0x30
   28c60:	strb	r0, [r5, #2]
   28c64:	mov	r1, #10
   28c68:	mov	r5, r2
   28c6c:	udiv	r3, r8, r1
   28c70:	add	r0, r3, #48	; 0x30
   28c74:	mls	r3, r1, r3, r8
   28c78:	strb	r0, [r5], #2
   28c7c:	add	r3, r3, #48	; 0x30
   28c80:	strb	r3, [r2, #1]
   28c84:	mov	r3, #0
   28c88:	ldr	r2, [sp, #56]	; 0x38
   28c8c:	sub	r4, r5, r9
   28c90:	strb	r3, [r5]
   28c94:	ldr	r3, [sp, #40]	; 0x28
   28c98:	eor	r3, r3, #1
   28c9c:	and	r2, r2, r3
   28ca0:	mov	r3, r2
   28ca4:	cmp	fp, r4
   28ca8:	movle	r3, #0
   28cac:	andgt	r3, r3, #1
   28cb0:	cmp	r3, #0
   28cb4:	subne	r4, fp, r4
   28cb8:	movne	r3, fp
   28cbc:	subne	r2, r9, r4
   28cc0:	beq	28890 <fputs@plt+0x177ec>
   28cc4:	cmp	r3, r4
   28cc8:	bge	28f30 <fputs@plt+0x17e8c>
   28ccc:	ldr	r3, [sp, #28]
   28cd0:	mov	r2, #48	; 0x30
   28cd4:	cmp	r3, #0
   28cd8:	moveq	r3, r9
   28cdc:	addne	r3, r9, #1
   28ce0:	subs	r4, r4, #1
   28ce4:	bcs	28f40 <fputs@plt+0x17e9c>
   28ce8:	mov	r4, fp
   28cec:	b	28890 <fputs@plt+0x177ec>
   28cf0:	sub	r3, r3, #1
   28cf4:	vmul.f64	d5, d5, d10
   28cf8:	b	28a3c <fputs@plt+0x17998>
   28cfc:	vmov.f64	d7, d6
   28d00:	add	r8, r8, #100	; 0x64
   28d04:	vmul.f64	d6, d7, d3
   28d08:	vcmpe.f64	d6, d8
   28d0c:	vmrs	APSR_nzcv, fpscr
   28d10:	movls	r3, #1
   28d14:	movhi	r3, #0
   28d18:	cmp	r8, r2
   28d1c:	movgt	r3, #0
   28d20:	andle	r3, r3, #1
   28d24:	cmp	r3, #0
   28d28:	bne	28cfc <fputs@plt+0x17c58>
   28d2c:	vldr	d3, [pc, #220]	; 28e10 <fputs@plt+0x17d6c>
   28d30:	movw	r2, #350	; 0x15e
   28d34:	vmul.f64	d6, d7, d3
   28d38:	vcmpe.f64	d6, d8
   28d3c:	vmrs	APSR_nzcv, fpscr
   28d40:	movls	r3, #1
   28d44:	movhi	r3, #0
   28d48:	cmp	r8, r2
   28d4c:	movgt	r3, #0
   28d50:	andle	r3, r3, #1
   28d54:	cmp	r3, #0
   28d58:	bne	28e58 <fputs@plt+0x17db4>
   28d5c:	movw	r2, #350	; 0x15e
   28d60:	vmul.f64	d6, d7, d9
   28d64:	vcmpe.f64	d6, d8
   28d68:	vmrs	APSR_nzcv, fpscr
   28d6c:	movls	r3, #1
   28d70:	movhi	r3, #0
   28d74:	cmp	r8, r2
   28d78:	movgt	r3, #0
   28d7c:	andle	r3, r3, #1
   28d80:	cmp	r3, #0
   28d84:	bne	28e64 <fputs@plt+0x17dc0>
   28d88:	vdiv.f64	d8, d8, d7
   28d8c:	vldr	d6, [pc, #132]	; 28e18 <fputs@plt+0x17d74>
   28d90:	vldr	d7, [pc, #136]	; 28e20 <fputs@plt+0x17d7c>
   28d94:	vcmpe.f64	d8, d7
   28d98:	vmrs	APSR_nzcv, fpscr
   28d9c:	bmi	28e70 <fputs@plt+0x17dcc>
   28da0:	vcmpe.f64	d8, d4
   28da4:	vmrs	APSR_nzcv, fpscr
   28da8:	bmi	28e7c <fputs@plt+0x17dd8>
   28dac:	movw	r3, #350	; 0x15e
   28db0:	cmp	r8, r3
   28db4:	ble	28a70 <fputs@plt+0x179cc>
   28db8:	ldr	r2, [pc, #120]	; 28e38 <fputs@plt+0x17d94>
   28dbc:	add	r1, sp, #64	; 0x40
   28dc0:	mov	r6, #0
   28dc4:	mov	r9, r1
   28dc8:	ldr	r3, [sp, #28]
   28dcc:	ldr	r2, [r2]
   28dd0:	cmp	r3, #0
   28dd4:	strb	r3, [sp, #64]	; 0x40
   28dd8:	movne	r3, #1
   28ddc:	moveq	r3, #0
   28de0:	movne	r4, #4
   28de4:	moveq	r4, #3
   28de8:	str	r2, [r1, r3]
   28dec:	b	28890 <fputs@plt+0x177ec>
   28df0:	vldr	d7, [pc, #48]	; 28e28 <fputs@plt+0x17d84>
   28df4:	movw	r2, #350	; 0x15e
   28df8:	vldr	d3, [pc, #48]	; 28e30 <fputs@plt+0x17d8c>
   28dfc:	vmov.f64	d4, d7
   28e00:	b	28d04 <fputs@plt+0x17c60>
   28e04:	nop	{0}
   28e08:	andeq	r0, r0, r0
   28e0c:	svccc	0x00e00000
   28e10:	andcs	r0, r0, r0
   28e14:	andmi	sl, r2, #95	; 0x5f
   28e18:	andeq	r0, r0, r0
   28e1c:	orrsmi	sp, r7, r4, lsl #15
   28e20:	eors	r8, r0, #14848	; 0x3a00
   28e24:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   28e28:	andeq	r0, r0, r0
   28e2c:	svccc	0x00f00000	; IMB
   28e30:	ldrcs	ip, [r4, #893]	; 0x37d
   28e34:	ldrtpl	r4, [r2], #2477	; 0x9ad
   28e38:	andeq	r4, r7, r0, asr #27
   28e3c:	strdeq	r7, [r7], -r9
   28e40:			; <UNDEFINED> instruction: 0x00074db5
   28e44:	andeq	r8, r7, r1, lsr #6
   28e48:	andeq	r4, r7, r4, asr #27
   28e4c:			; <UNDEFINED> instruction: 0x00074dbc
   28e50:	andeq	r2, r7, r4, ror #2
   28e54:	muleq	r7, r0, r4
   28e58:	add	r8, r8, #10
   28e5c:	vmov.f64	d7, d6
   28e60:	b	28d34 <fputs@plt+0x17c90>
   28e64:	add	r8, r8, #1
   28e68:	vmov.f64	d7, d6
   28e6c:	b	28d60 <fputs@plt+0x17cbc>
   28e70:	vmul.f64	d8, d8, d6
   28e74:	sub	r8, r8, #8
   28e78:	b	28d94 <fputs@plt+0x17cf0>
   28e7c:	vmul.f64	d8, d8, d9
   28e80:	sub	r8, r8, #1
   28e84:	b	28da0 <fputs@plt+0x17cfc>
   28e88:	ldr	r3, [sp, #44]	; 0x2c
   28e8c:	cmn	r8, #4
   28e90:	cmpge	r5, r8
   28e94:	subge	r5, r5, r8
   28e98:	movge	sl, r8
   28e9c:	eor	r4, r3, #1
   28ea0:	movge	r3, #2
   28ea4:	uxtb	r4, r4
   28ea8:	movlt	r3, #3
   28eac:	str	r3, [sp, #8]
   28eb0:	b	28ab8 <fputs@plt+0x17a14>
   28eb4:	strb	ip, [r0], #1
   28eb8:	b	28bbc <fputs@plt+0x17b18>
   28ebc:	cmp	r1, #0
   28ec0:	movle	ip, #48	; 0x30
   28ec4:	ble	28ee8 <fputs@plt+0x17e44>
   28ec8:	vcvt.s32.f64	s13, d8
   28ecc:	sub	r1, r1, #1
   28ed0:	vcvt.f64.s32	d7, s13
   28ed4:	vmov	ip, s13
   28ed8:	vsub.f64	d8, d8, d7
   28edc:	add	ip, ip, #48	; 0x30
   28ee0:	uxtb	ip, ip
   28ee4:	vmul.f64	d8, d8, d9
   28ee8:	strb	ip, [r3], #1
   28eec:	b	28bd4 <fputs@plt+0x17b30>
   28ef0:	strb	r1, [r5, #-1]
   28ef4:	mov	r5, r3
   28ef8:	sub	r3, r3, #1
   28efc:	ldrb	r2, [r5, #-1]
   28f00:	cmp	r2, #48	; 0x30
   28f04:	beq	28ef0 <fputs@plt+0x17e4c>
   28f08:	cmp	r2, #46	; 0x2e
   28f0c:	bne	28c00 <fputs@plt+0x17b5c>
   28f10:	ldr	r2, [sp, #16]
   28f14:	cmp	r2, #0
   28f18:	ldreq	r2, [sp, #16]
   28f1c:	movne	r3, #48	; 0x30
   28f20:	strbne	r3, [r5], #1
   28f24:	strbeq	r2, [r5, #-1]
   28f28:	moveq	r5, r3
   28f2c:	b	28c00 <fputs@plt+0x17b5c>
   28f30:	ldrb	r1, [r2, r3]
   28f34:	strb	r1, [r9, r3]
   28f38:	sub	r3, r3, #1
   28f3c:	b	28cc4 <fputs@plt+0x17c20>
   28f40:	strb	r2, [r3], #1
   28f44:	b	28ce0 <fputs@plt+0x17c3c>
   28f48:	ldr	r3, [sp]
   28f4c:	mov	r7, sl
   28f50:	cmp	r3, #0
   28f54:	bne	291f0 <fputs@plt+0x1814c>
   28f58:	ldr	r3, [r7], #4
   28f5c:	ldr	r2, [sp, #4]
   28f60:	ldr	r6, [sp]
   28f64:	ldr	r2, [r2, #12]
   28f68:	mov	fp, r6
   28f6c:	str	r2, [r3]
   28f70:	b	28ce8 <fputs@plt+0x17c44>
   28f74:	mov	r3, #37	; 0x25
   28f78:	strb	r3, [sp, #64]	; 0x40
   28f7c:	mov	r7, sl
   28f80:	mov	r6, #0
   28f84:	mov	r4, #1
   28f88:	add	r9, sp, #64	; 0x40
   28f8c:	b	28890 <fputs@plt+0x177ec>
   28f90:	ldr	r3, [sp]
   28f94:	cmp	r3, #0
   28f98:	ldreq	r6, [sl], #4
   28f9c:	beq	28fb0 <fputs@plt+0x17f0c>
   28fa0:	ldr	r0, [sp, #24]
   28fa4:	bl	296d8 <fputs@plt+0x18634>
   28fa8:	subs	r6, r0, #0
   28fac:	ldrbne	r6, [r6]
   28fb0:	cmp	r5, #1
   28fb4:	ble	29000 <fputs@plt+0x17f5c>
   28fb8:	ldr	r3, [sp, #40]	; 0x28
   28fbc:	sub	r5, r5, #1
   28fc0:	sub	fp, fp, r5
   28fc4:	eor	r3, r3, #1
   28fc8:	cmp	fp, #1
   28fcc:	movle	r3, #0
   28fd0:	andgt	r3, r3, #1
   28fd4:	cmp	r3, #0
   28fd8:	beq	28ff0 <fputs@plt+0x17f4c>
   28fdc:	sub	r1, fp, #1
   28fe0:	mov	r2, #32
   28fe4:	ldr	r0, [sp, #4]
   28fe8:	mov	fp, #0
   28fec:	bl	2823c <fputs@plt+0x17198>
   28ff0:	uxtb	r2, r6
   28ff4:	mov	r1, r5
   28ff8:	ldr	r0, [sp, #4]
   28ffc:	bl	2823c <fputs@plt+0x17198>
   29000:	strb	r6, [sp, #64]	; 0x40
   29004:	b	28f7c <fputs@plt+0x17ed8>
   29008:	ldr	r3, [sp]
   2900c:	cmp	r3, #0
   29010:	beq	29038 <fputs@plt+0x17f94>
   29014:	ldr	r0, [sp, #24]
   29018:	mov	r7, sl
   2901c:	bl	296d8 <fputs@plt+0x18634>
   29020:	subs	r6, r0, #0
   29024:	movne	r9, r6
   29028:	movne	r6, #0
   2902c:	bne	29058 <fputs@plt+0x17fb4>
   29030:	ldr	r9, [pc, #-508]	; 28e3c <fputs@plt+0x17d98>
   29034:	b	29058 <fputs@plt+0x17fb4>
   29038:	mov	r7, sl
   2903c:	ldr	r9, [r7], #4
   29040:	cmp	r9, #0
   29044:	beq	29068 <fputs@plt+0x17fc4>
   29048:	ldr	r3, [sp, #8]
   2904c:	cmp	r3, #7
   29050:	moveq	r6, r9
   29054:	movne	r6, #0
   29058:	cmn	r5, #1
   2905c:	beq	2908c <fputs@plt+0x17fe8>
   29060:	mov	r4, #0
   29064:	b	29074 <fputs@plt+0x17fd0>
   29068:	ldr	r6, [sp]
   2906c:	b	29030 <fputs@plt+0x17f8c>
   29070:	add	r4, r4, #1
   29074:	cmp	r5, r4
   29078:	beq	28890 <fputs@plt+0x177ec>
   2907c:	ldrb	r3, [r9, r4]
   29080:	cmp	r3, #0
   29084:	bne	29070 <fputs@plt+0x17fcc>
   29088:	b	28890 <fputs@plt+0x177ec>
   2908c:	mov	r0, r9
   29090:	bl	15c88 <fputs@plt+0x4be4>
   29094:	mov	r4, r0
   29098:	b	28890 <fputs@plt+0x177ec>
   2909c:	ldr	r2, [sp]
   290a0:	ldr	r3, [sp, #8]
   290a4:	cmp	r3, #15
   290a8:	moveq	r3, #34	; 0x22
   290ac:	movne	r3, #39	; 0x27
   290b0:	cmp	r2, #0
   290b4:	ldreq	r0, [sl], #4
   290b8:	beq	290cc <fputs@plt+0x18028>
   290bc:	str	r3, [sp, #16]
   290c0:	ldr	r0, [sp, #24]
   290c4:	bl	296d8 <fputs@plt+0x18634>
   290c8:	ldr	r3, [sp, #16]
   290cc:	cmp	r0, #0
   290d0:	movne	r7, r0
   290d4:	bne	290ec <fputs@plt+0x18048>
   290d8:	ldr	r1, [sp, #8]
   290dc:	ldr	r2, [pc, #-676]	; 28e40 <fputs@plt+0x17d9c>
   290e0:	ldr	r7, [pc, #-676]	; 28e44 <fputs@plt+0x17da0>
   290e4:	cmp	r1, #11
   290e8:	movne	r7, r2
   290ec:	mov	r2, #0
   290f0:	mov	r8, r2
   290f4:	cmp	r5, r8
   290f8:	beq	29108 <fputs@plt+0x18064>
   290fc:	ldrb	r1, [r7, r8]
   29100:	cmp	r1, #0
   29104:	bne	29170 <fputs@plt+0x180cc>
   29108:	ldr	r1, [sp, #8]
   2910c:	cmp	r0, #0
   29110:	add	r0, r8, #3
   29114:	add	r0, r0, r2
   29118:	moveq	r5, #0
   2911c:	sub	r1, r1, #11
   29120:	clz	r1, r1
   29124:	lsr	r1, r1, #5
   29128:	movne	r5, r1
   2912c:	cmp	r0, #70	; 0x46
   29130:	movle	r6, #0
   29134:	addle	r9, sp, #64	; 0x40
   29138:	ble	29158 <fputs@plt+0x180b4>
   2913c:	asr	r1, r0, #31
   29140:	str	r3, [sp, #8]
   29144:	bl	1c538 <fputs@plt+0xb494>
   29148:	subs	r9, r0, #0
   2914c:	beq	286b8 <fputs@plt+0x17614>
   29150:	ldr	r3, [sp, #8]
   29154:	mov	r6, r9
   29158:	cmp	r5, #0
   2915c:	movne	r4, #1
   29160:	strbne	r3, [r9]
   29164:	moveq	r4, r5
   29168:	add	r8, r7, r8
   2916c:	b	2919c <fputs@plt+0x180f8>
   29170:	cmp	r3, r1
   29174:	add	r8, r8, #1
   29178:	addeq	r2, r2, #1
   2917c:	b	290f4 <fputs@plt+0x18050>
   29180:	ldrb	r1, [r7], #1
   29184:	add	r2, r4, #1
   29188:	cmp	r3, r1
   2918c:	strb	r1, [r9, r4]
   29190:	strbeq	r3, [r9, r2]
   29194:	addeq	r2, r4, #2
   29198:	mov	r4, r2
   2919c:	cmp	r8, r7
   291a0:	add	r2, r9, r4
   291a4:	bne	29180 <fputs@plt+0x180dc>
   291a8:	cmp	r5, #0
   291ac:	mov	r7, sl
   291b0:	addne	r4, r4, #1
   291b4:	strbne	r3, [r2]
   291b8:	mov	r3, #0
   291bc:	strb	r3, [r9, r4]
   291c0:	b	28890 <fputs@plt+0x177ec>
   291c4:	mov	r7, sl
   291c8:	ldr	r6, [r7], #4
   291cc:	cmp	r6, #0
   291d0:	beq	291f4 <fputs@plt+0x18150>
   291d4:	ldr	r2, [r6, #4]
   291d8:	cmp	r2, #0
   291dc:	moveq	r6, r2
   291e0:	beq	291f4 <fputs@plt+0x18150>
   291e4:	ldr	r1, [r6]
   291e8:	ldr	r0, [sp, #4]
   291ec:	bl	282fc <fputs@plt+0x17258>
   291f0:	mov	r6, #0
   291f4:	mov	fp, r6
   291f8:	mov	r4, r6
   291fc:	b	28890 <fputs@plt+0x177ec>
   29200:	mov	r7, sl
   29204:	ldr	r5, [sl, #4]
   29208:	mov	r3, #72	; 0x48
   2920c:	ldr	r4, [r7], #8
   29210:	mla	r3, r3, r5, r4
   29214:	ldr	r1, [r3, #12]
   29218:	cmp	r1, #0
   2921c:	beq	29238 <fputs@plt+0x18194>
   29220:	ldr	r0, [sp, #4]
   29224:	bl	28334 <fputs@plt+0x17290>
   29228:	mov	r2, #1
   2922c:	ldr	r1, [pc, #-1004]	; 28e48 <fputs@plt+0x17da4>
   29230:	ldr	r0, [sp, #4]
   29234:	bl	282fc <fputs@plt+0x17258>
   29238:	mov	r3, #72	; 0x48
   2923c:	ldr	r0, [sp, #4]
   29240:	mla	r4, r3, r5, r4
   29244:	ldr	r1, [r4, #16]
   29248:	bl	28334 <fputs@plt+0x17290>
   2924c:	b	291f0 <fputs@plt+0x1814c>
   29250:	mov	r6, #0
   29254:	mov	r4, #3
   29258:	ldr	r9, [pc, #-1044]	; 28e4c <fputs@plt+0x17da8>
   2925c:	b	28890 <fputs@plt+0x177ec>
   29260:	mov	r6, #1
   29264:	b	284bc <fputs@plt+0x17418>
   29268:	mov	r3, #1
   2926c:	str	r3, [sp, #28]
   29270:	b	284bc <fputs@plt+0x17418>
   29274:	cmp	r3, #42	; 0x2a
   29278:	bne	284c8 <fputs@plt+0x17424>
   2927c:	ldr	r3, [sp]
   29280:	cmp	r3, #0
   29284:	ldreq	fp, [sl], #4
   29288:	beq	29298 <fputs@plt+0x181f4>
   2928c:	ldr	r0, [sp, #24]
   29290:	bl	18708 <fputs@plt+0x7664>
   29294:	mov	fp, r0
   29298:	cmp	fp, #0
   2929c:	bge	292b8 <fputs@plt+0x18214>
   292a0:	cmp	fp, #-2147483648	; 0x80000000
   292a4:	movne	r3, #1
   292a8:	moveq	r3, #1
   292ac:	rsbne	fp, fp, #0
   292b0:	moveq	fp, #0
   292b4:	str	r3, [sp, #40]	; 0x28
   292b8:	ldrb	r3, [r5, #1]
   292bc:	add	r4, r5, #1
   292c0:	cmp	r3, #46	; 0x2e
   292c4:	strne	r4, [sp, #32]
   292c8:	bne	28558 <fputs@plt+0x174b4>
   292cc:	ldrb	r3, [r4, #1]
   292d0:	cmp	r3, #42	; 0x2a
   292d4:	beq	2851c <fputs@plt+0x17478>
   292d8:	add	r2, r4, #1
   292dc:	mov	r5, #0
   292e0:	str	r2, [sp, #32]
   292e4:	mov	r2, #10
   292e8:	sub	r1, r3, #48	; 0x30
   292ec:	cmp	r1, #9
   292f0:	bls	28560 <fputs@plt+0x174bc>
   292f4:	bic	r5, r5, #-2147483648	; 0x80000000
   292f8:	cmp	r3, #108	; 0x6c
   292fc:	movne	r2, #0
   29300:	movne	r8, r2
   29304:	bne	2932c <fputs@plt+0x18288>
   29308:	ldr	r3, [sp, #32]
   2930c:	ldrb	r3, [r3, #1]
   29310:	cmp	r3, #108	; 0x6c
   29314:	beq	28578 <fputs@plt+0x174d4>
   29318:	ldr	r2, [sp, #32]
   2931c:	add	r2, r2, #1
   29320:	str	r2, [sp, #32]
   29324:	mov	r2, #0
   29328:	mov	r8, #1
   2932c:	ldr	r0, [pc, #-1252]	; 28e50 <fputs@plt+0x17dac>
   29330:	mov	r1, #0
   29334:	mov	ip, #6
   29338:	str	r1, [sp, #36]	; 0x24
   2933c:	ldr	r1, [sp, #36]	; 0x24
   29340:	mul	r1, ip, r1
   29344:	ldrb	lr, [r1, r0]
   29348:	cmp	lr, r3
   2934c:	bne	285f4 <fputs@plt+0x17550>
   29350:	ldr	r3, [sp, #60]	; 0x3c
   29354:	cmp	r3, #0
   29358:	bne	29370 <fputs@plt+0x182cc>
   2935c:	ldr	r3, [pc, #-1296]	; 28e54 <fputs@plt+0x17db0>
   29360:	add	r1, r3, r1
   29364:	ldrb	r3, [r1, #3286]	; 0xcd6
   29368:	tst	r3, #2
   2936c:	bne	28954 <fputs@plt+0x178b0>
   29370:	ldr	r1, [pc, #-1316]	; 28e54 <fputs@plt+0x17db0>
   29374:	mov	r3, #6
   29378:	ldr	r0, [sp, #36]	; 0x24
   2937c:	mla	r0, r3, r0, r1
   29380:	ldrb	r0, [r0, #3287]	; 0xcd7
   29384:	str	r0, [sp, #8]
   29388:	sub	r0, r0, #1
   2938c:	cmp	r0, #15
   29390:	ldrls	pc, [pc, r0, lsl #2]
   29394:	b	28954 <fputs@plt+0x178b0>
   29398:	muleq	r2, ip, r5
   2939c:	andeq	r8, r2, r8, lsl #19
   293a0:	andeq	r8, r2, r8, lsl #19
   293a4:	andeq	r8, r2, r8, lsl #19
   293a8:	andeq	r8, r2, r8, asr #30
   293ac:	andeq	r9, r2, r8
   293b0:	andeq	r9, r2, r8
   293b4:	andeq	r8, r2, r4, ror pc
   293b8:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   293bc:	muleq	r2, ip, r0
   293c0:	muleq	r2, ip, r0
   293c4:	andeq	r9, r2, r4, asr #3
   293c8:	andeq	r9, r2, r0, lsl #4
   293cc:	muleq	r2, r4, r5
   293d0:	muleq	r2, ip, r0
   293d4:	muleq	r2, ip, r5
   293d8:	cmn	r5, #1
   293dc:	mov	r7, sl
   293e0:	vldr	d8, [pc, #8]	; 293f0 <fputs@plt+0x1834c>
   293e4:	moveq	r5, #6
   293e8:	b	289f8 <fputs@plt+0x17954>
   293ec:	nop	{0}
	...
   293f8:	cmp	r0, #0
   293fc:	ble	2944c <fputs@plt+0x183a8>
   29400:	push	{lr}		; (str lr, [sp, #-4]!)
   29404:	sub	sp, sp, #36	; 0x24
   29408:	mov	ip, #0
   2940c:	mov	lr, r2
   29410:	mov	r2, r3
   29414:	str	ip, [sp, #4]
   29418:	str	r1, [sp, #8]
   2941c:	str	r1, [sp, #12]
   29420:	mov	r1, lr
   29424:	str	r0, [sp, #20]
   29428:	add	r0, sp, #4
   2942c:	str	ip, [sp, #16]
   29430:	str	ip, [sp, #24]
   29434:	strh	ip, [sp, #28]
   29438:	bl	283b8 <fputs@plt+0x17314>
   2943c:	add	r0, sp, #4
   29440:	bl	1d284 <fputs@plt+0xc1e0>
   29444:	add	sp, sp, #36	; 0x24
   29448:	pop	{pc}		; (ldr pc, [sp], #4)
   2944c:	mov	r0, r1
   29450:	bx	lr
   29454:	push	{r2, r3}
   29458:	push	{r0, r1, r2, lr}
   2945c:	add	r3, sp, #20
   29460:	ldr	r2, [sp, #16]
   29464:	str	r3, [sp, #4]
   29468:	bl	293f8 <fputs@plt+0x18354>
   2946c:	add	sp, sp, #12
   29470:	pop	{lr}		; (ldr lr, [sp], #4)
   29474:	add	sp, sp, #8
   29478:	bx	lr
   2947c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   29480:	mov	r6, r1
   29484:	mov	r1, #32
   29488:	mov	r4, r0
   2948c:	mov	r7, r2
   29490:	ldrh	r8, [r0, #8]
   29494:	bl	24cc4 <fputs@plt+0x13c20>
   29498:	subs	r5, r0, #0
   2949c:	movne	r5, #7
   294a0:	bne	294fc <fputs@plt+0x18458>
   294a4:	tst	r8, #4
   294a8:	ldrd	r2, [r4]
   294ac:	ldr	r1, [r4, #16]
   294b0:	beq	29508 <fputs@plt+0x18464>
   294b4:	mov	r0, #32
   294b8:	strd	r2, [sp]
   294bc:	ldr	r2, [pc, #88]	; 2951c <fputs@plt+0x18478>
   294c0:	bl	29454 <fputs@plt+0x183b0>
   294c4:	ldr	r0, [r4, #16]
   294c8:	bl	15c88 <fputs@plt+0x4be4>
   294cc:	mov	r3, #1
   294d0:	cmp	r7, #0
   294d4:	movw	r2, #514	; 0x202
   294d8:	mov	r1, r6
   294dc:	strb	r3, [r4, #10]
   294e0:	ldrh	r3, [r4, #8]
   294e4:	str	r0, [r4, #12]
   294e8:	mov	r0, r4
   294ec:	bicne	r3, r3, #12
   294f0:	orr	r3, r2, r3
   294f4:	strh	r3, [r4, #8]
   294f8:	bl	26140 <fputs@plt+0x1509c>
   294fc:	mov	r0, r5
   29500:	add	sp, sp, #8
   29504:	pop	{r4, r5, r6, r7, r8, pc}
   29508:	mov	r0, #32
   2950c:	strd	r2, [sp]
   29510:	ldr	r2, [pc, #8]	; 29520 <fputs@plt+0x1847c>
   29514:	bl	29454 <fputs@plt+0x183b0>
   29518:	b	294c4 <fputs@plt+0x18420>
   2951c:	ldrdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   29520:	andeq	r4, r7, r6, asr #27
   29524:	ldrh	r3, [r0, #8]
   29528:	push	{r4, r5, r6, lr}
   2952c:	mov	r4, r0
   29530:	bic	r5, r1, #8
   29534:	ands	r2, r3, #18
   29538:	beq	295d0 <fputs@plt+0x1852c>
   2953c:	orr	r2, r3, #2
   29540:	tst	r3, #16384	; 0x4000
   29544:	mov	r6, r1
   29548:	strh	r2, [r0, #8]
   2954c:	beq	29554 <fputs@plt+0x184b0>
   29550:	bl	24f30 <fputs@plt+0x13e8c>
   29554:	ldrb	r3, [r4, #10]
   29558:	cmp	r3, r5
   2955c:	beq	2956c <fputs@plt+0x184c8>
   29560:	mov	r1, r5
   29564:	mov	r0, r4
   29568:	bl	26140 <fputs@plt+0x1509c>
   2956c:	tst	r6, #8
   29570:	bne	295ac <fputs@plt+0x18508>
   29574:	ldrh	r3, [r4, #8]
   29578:	bic	r3, r3, #508	; 0x1fc
   2957c:	bic	r3, r3, #1
   29580:	lsl	r3, r3, #22
   29584:	lsr	r3, r3, #22
   29588:	cmp	r3, #2
   2958c:	bne	29598 <fputs@plt+0x184f4>
   29590:	mov	r0, r4
   29594:	bl	26334 <fputs@plt+0x15290>
   29598:	ldrb	r3, [r4, #10]
   2959c:	cmp	r3, r5
   295a0:	bne	295c8 <fputs@plt+0x18524>
   295a4:	ldr	r0, [r4, #16]
   295a8:	pop	{r4, r5, r6, pc}
   295ac:	ldr	r3, [r4, #16]
   295b0:	tst	r3, #1
   295b4:	beq	29574 <fputs@plt+0x184d0>
   295b8:	mov	r0, r4
   295bc:	bl	24fa8 <fputs@plt+0x13f04>
   295c0:	cmp	r0, #0
   295c4:	beq	29574 <fputs@plt+0x184d0>
   295c8:	mov	r0, #0
   295cc:	pop	{r4, r5, r6, pc}
   295d0:	bl	2947c <fputs@plt+0x183d8>
   295d4:	b	29598 <fputs@plt+0x184f4>
   295d8:	push	{r4, lr}
   295dc:	mov	r4, r0
   295e0:	bl	29524 <fputs@plt+0x18480>
   295e4:	cmp	r0, #0
   295e8:	ldrne	r0, [r4, #12]
   295ec:	pop	{r4, pc}
   295f0:	ldrh	r2, [r0, #8]
   295f4:	tst	r2, #2
   295f8:	beq	2960c <fputs@plt+0x18568>
   295fc:	ldrb	r3, [r0, #10]
   29600:	cmp	r3, r1
   29604:	ldreq	r3, [r0, #12]
   29608:	beq	29624 <fputs@plt+0x18580>
   2960c:	ands	r3, r2, #16
   29610:	beq	2962c <fputs@plt+0x18588>
   29614:	tst	r2, #16384	; 0x4000
   29618:	ldr	r3, [r0, #12]
   2961c:	ldrne	r2, [r0]
   29620:	addne	r3, r3, r2
   29624:	mov	r0, r3
   29628:	bx	lr
   2962c:	tst	r2, #1
   29630:	bne	29624 <fputs@plt+0x18580>
   29634:	b	295d8 <fputs@plt+0x18534>
   29638:	mov	r1, #1
   2963c:	b	295f0 <fputs@plt+0x1854c>
   29640:	push	{r4, r5, r6, lr}
   29644:	mov	r5, r0
   29648:	bl	1bf20 <fputs@plt+0xae7c>
   2964c:	bl	29638 <fputs@plt+0x18594>
   29650:	mov	r4, r0
   29654:	mov	r0, r5
   29658:	bl	1bf00 <fputs@plt+0xae5c>
   2965c:	mov	r0, r4
   29660:	pop	{r4, r5, r6, pc}
   29664:	mov	r1, #2
   29668:	b	295f0 <fputs@plt+0x1854c>
   2966c:	push	{r4, r5, r6, lr}
   29670:	mov	r5, r0
   29674:	bl	1bf20 <fputs@plt+0xae7c>
   29678:	bl	29664 <fputs@plt+0x185c0>
   2967c:	mov	r4, r0
   29680:	mov	r0, r5
   29684:	bl	1bf00 <fputs@plt+0xae5c>
   29688:	mov	r0, r4
   2968c:	pop	{r4, r5, r6, pc}
   29690:	cmp	r0, #0
   29694:	bxeq	lr
   29698:	movw	r2, #514	; 0x202
   2969c:	ldrh	r3, [r0, #8]
   296a0:	bics	r2, r2, r3
   296a4:	bne	296bc <fputs@plt+0x18618>
   296a8:	ldrb	r2, [r0, #10]
   296ac:	cmp	r2, r1
   296b0:	bne	296bc <fputs@plt+0x18618>
   296b4:	ldr	r0, [r0, #16]
   296b8:	bx	lr
   296bc:	tst	r3, #1
   296c0:	bne	296c8 <fputs@plt+0x18624>
   296c4:	b	29524 <fputs@plt+0x18480>
   296c8:	mov	r0, #0
   296cc:	bx	lr
   296d0:	mov	r1, #1
   296d4:	b	29690 <fputs@plt+0x185ec>
   296d8:	ldrd	r2, [r0]
   296dc:	cmp	r2, r3
   296e0:	ble	296f8 <fputs@plt+0x18654>
   296e4:	ldr	r2, [r0, #8]
   296e8:	add	r1, r3, #1
   296ec:	str	r1, [r0, #4]
   296f0:	ldr	r0, [r2, r3, lsl #2]
   296f4:	b	296d0 <fputs@plt+0x1862c>
   296f8:	mov	r0, #0
   296fc:	bx	lr
   29700:	ldrh	r3, [r0, #8]
   29704:	tst	r3, #18
   29708:	beq	29748 <fputs@plt+0x186a4>
   2970c:	push	{r4, lr}
   29710:	mov	r4, r0
   29714:	bl	24f30 <fputs@plt+0x13e8c>
   29718:	cmp	r0, #0
   2971c:	beq	29728 <fputs@plt+0x18684>
   29720:	mov	r0, #0
   29724:	pop	{r4, pc}
   29728:	ldrh	r3, [r4, #8]
   2972c:	orr	r3, r3, #16
   29730:	strh	r3, [r4, #8]
   29734:	ldr	r3, [r4, #12]
   29738:	cmp	r3, #0
   2973c:	beq	29720 <fputs@plt+0x1867c>
   29740:	ldr	r0, [r4, #16]
   29744:	pop	{r4, pc}
   29748:	b	296d0 <fputs@plt+0x1862c>
   2974c:	push	{r4, r5, r6, lr}
   29750:	mov	r5, r2
   29754:	ldr	r0, [r2]
   29758:	bl	29700 <fputs@plt+0x1865c>
   2975c:	mov	r4, r0
   29760:	ldr	r0, [r5, #4]
   29764:	bl	234ec <fputs@plt+0x12448>
   29768:	ldr	r3, [r4]
   2976c:	cmp	r3, #0
   29770:	movne	r3, #0
   29774:	bne	297bc <fputs@plt+0x18718>
   29778:	mov	r1, #1
   2977c:	b	2978c <fputs@plt+0x186e8>
   29780:	ldr	r2, [r4, #20]
   29784:	str	r1, [r2, r3, lsl #2]
   29788:	add	r3, r3, #1
   2978c:	ldr	r2, [r4, #8]
   29790:	cmp	r2, r3
   29794:	bgt	29780 <fputs@plt+0x186dc>
   29798:	ldr	r3, [r4]
   2979c:	add	r3, r3, #1
   297a0:	str	r3, [r4]
   297a4:	pop	{r4, r5, r6, pc}
   297a8:	ldr	r1, [r4, #20]
   297ac:	ldr	r2, [r1, r3, lsl #2]
   297b0:	add	r2, r2, #1
   297b4:	str	r2, [r1, r3, lsl #2]
   297b8:	add	r3, r3, #1
   297bc:	cmp	r3, r0
   297c0:	blt	297a8 <fputs@plt+0x18704>
   297c4:	mov	r1, #1
   297c8:	ldr	r3, [r4, #8]
   297cc:	cmp	r3, r0
   297d0:	ble	29798 <fputs@plt+0x186f4>
   297d4:	ldr	r2, [r4, #24]
   297d8:	ldr	r3, [r2, r0, lsl #2]
   297dc:	add	r3, r3, #1
   297e0:	str	r3, [r2, r0, lsl #2]
   297e4:	ldr	r3, [r4, #20]
   297e8:	str	r1, [r3, r0, lsl #2]
   297ec:	add	r0, r0, #1
   297f0:	b	297c8 <fputs@plt+0x18724>
   297f4:	push	{r4, r5, r6, lr}
   297f8:	mov	r5, r0
   297fc:	bl	1bf20 <fputs@plt+0xae7c>
   29800:	bl	29700 <fputs@plt+0x1865c>
   29804:	mov	r4, r0
   29808:	mov	r0, r5
   2980c:	bl	1bf00 <fputs@plt+0xae5c>
   29810:	mov	r0, r4
   29814:	pop	{r4, r5, r6, pc}
   29818:	push	{r4, r5, r6, lr}
   2981c:	mov	r5, r0
   29820:	mov	r4, r2
   29824:	ldr	r0, [r2]
   29828:	bl	29700 <fputs@plt+0x1865c>
   2982c:	mov	r6, r0
   29830:	ldr	r0, [r4]
   29834:	bl	29638 <fputs@plt+0x18594>
   29838:	mov	r1, #2
   2983c:	mov	r2, #1
   29840:	mov	r3, #0
   29844:	mov	r4, r0
   29848:	smlal	r2, r3, r1, r0
   2984c:	mov	r0, r5
   29850:	bl	256a0 <fputs@plt+0x145fc>
   29854:	subs	r1, r0, #0
   29858:	popeq	{r4, r5, r6, pc}
   2985c:	mov	r3, #0
   29860:	add	ip, r1, #1
   29864:	ldr	r0, [pc, #76]	; 298b8 <fputs@plt+0x18814>
   29868:	b	29890 <fputs@plt+0x187ec>
   2986c:	ldrb	r2, [r6, r3]
   29870:	add	lr, r0, r2, lsr #4
   29874:	and	r2, r2, #15
   29878:	add	r2, r0, r2
   2987c:	ldrb	lr, [lr, #3471]	; 0xd8f
   29880:	ldrb	r2, [r2, #3471]	; 0xd8f
   29884:	strb	lr, [r1, r3, lsl #1]
   29888:	strb	r2, [ip, r3, lsl #1]
   2988c:	add	r3, r3, #1
   29890:	cmp	r3, r4
   29894:	blt	2986c <fputs@plt+0x187c8>
   29898:	bic	r3, r4, r4, asr #31
   2989c:	mov	r2, #0
   298a0:	mov	r0, r5
   298a4:	strb	r2, [r1, r3, lsl #1]
   298a8:	lsl	r2, r4, #1
   298ac:	ldr	r3, [pc, #8]	; 298bc <fputs@plt+0x18818>
   298b0:	pop	{r4, r5, r6, lr}
   298b4:	b	257dc <fputs@plt+0x14738>
   298b8:	muleq	r7, r0, r4
   298bc:	andeq	r7, r1, ip, ror #15
   298c0:	ldr	r3, [r0]
   298c4:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   298c8:	mov	r4, r0
   298cc:	mov	r5, r2
   298d0:	mov	r9, r1
   298d4:	ldr	sl, [r3, #32]
   298d8:	ldr	r3, [r0, #4]
   298dc:	ldr	r0, [r2]
   298e0:	ldr	r8, [r3, #4]
   298e4:	bl	296d0 <fputs@plt+0x1862c>
   298e8:	mov	r6, r0
   298ec:	ldr	r0, [r5, #4]
   298f0:	bl	296d0 <fputs@plt+0x1862c>
   298f4:	mov	r7, r0
   298f8:	ldr	r0, [r5]
   298fc:	bl	29638 <fputs@plt+0x18594>
   29900:	ldr	r3, [sl, #124]	; 0x7c
   29904:	cmp	r3, r0
   29908:	mvnlt	r2, #0
   2990c:	ldrlt	r1, [pc, #128]	; 29994 <fputs@plt+0x188f0>
   29910:	blt	2994c <fputs@plt+0x188a8>
   29914:	cmp	r9, #3
   29918:	ldrbne	r3, [r8, #2]
   2991c:	bne	29968 <fputs@plt+0x188c4>
   29920:	ldr	r0, [r5, #8]
   29924:	bl	296d0 <fputs@plt+0x1862c>
   29928:	cmp	r0, #0
   2992c:	str	r0, [sp, #4]
   29930:	beq	29954 <fputs@plt+0x188b0>
   29934:	mvn	r1, #0
   29938:	bl	12204 <fputs@plt+0x1160>
   2993c:	cmp	r0, #1
   29940:	beq	2995c <fputs@plt+0x188b8>
   29944:	ldr	r1, [pc, #76]	; 29998 <fputs@plt+0x188f4>
   29948:	mvn	r2, #0
   2994c:	mov	r0, r4
   29950:	bl	25268 <fputs@plt+0x141c4>
   29954:	add	sp, sp, #8
   29958:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2995c:	add	r0, sp, #4
   29960:	bl	12174 <fputs@plt+0x10d0>
   29964:	mov	r3, r0
   29968:	cmp	r7, #0
   2996c:	cmpne	r6, #0
   29970:	beq	29954 <fputs@plt+0x188b0>
   29974:	mov	r1, r7
   29978:	mov	r2, r8
   2997c:	mov	r0, r6
   29980:	bl	15054 <fputs@plt+0x3fb0>
   29984:	mov	r1, r0
   29988:	mov	r0, r4
   2998c:	bl	23568 <fputs@plt+0x124c4>
   29990:	b	29954 <fputs@plt+0x188b0>
   29994:	andeq	r4, r7, sp, asr #27
   29998:	andeq	r4, r7, lr, ror #27
   2999c:	push	{r4, r5, r6, lr}
   299a0:	mov	r5, r0
   299a4:	bl	1bf20 <fputs@plt+0xae7c>
   299a8:	bl	296d0 <fputs@plt+0x1862c>
   299ac:	mov	r4, r0
   299b0:	mov	r0, r5
   299b4:	bl	1bf00 <fputs@plt+0xae5c>
   299b8:	mov	r0, r4
   299bc:	pop	{r4, r5, r6, pc}
   299c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   299c4:	mov	r8, r0
   299c8:	mov	r9, r2
   299cc:	mov	r0, r3
   299d0:	mov	r2, #48	; 0x30
   299d4:	mov	r4, r3
   299d8:	vpush	{d8-d9}
   299dc:	sub	sp, sp, #132	; 0x84
   299e0:	str	r1, [sp, #28]
   299e4:	mov	r1, #0
   299e8:	bl	10e88 <memset@plt>
   299ec:	ldr	r3, [sp, #28]
   299f0:	cmp	r3, #0
   299f4:	bne	29a10 <fputs@plt+0x1896c>
   299f8:	mov	r1, r4
   299fc:	mov	r0, r8
   29a00:	bl	176ec <fputs@plt+0x6648>
   29a04:	add	sp, sp, #132	; 0x84
   29a08:	vpop	{d8-d9}
   29a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29a10:	ldr	r0, [r9]
   29a14:	ldr	r5, [pc, #1036]	; 29e28 <fputs@plt+0x18d84>
   29a18:	ldrh	r3, [r0, #8]
   29a1c:	and	r3, r3, #31
   29a20:	add	r3, r5, r3
   29a24:	ldrb	r3, [r3, #3065]	; 0xbf9
   29a28:	sub	r3, r3, #1
   29a2c:	cmp	r3, #1
   29a30:	bhi	29a5c <fputs@plt+0x189b8>
   29a34:	bl	18734 <fputs@plt+0x7690>
   29a38:	vldr	d6, [pc, #968]	; 29e08 <fputs@plt+0x18d64>
   29a3c:	vldr	d7, [pc, #972]	; 29e10 <fputs@plt+0x18d6c>
   29a40:	vmla.f64	d7, d0, d6
   29a44:	vmov	r0, r1, d7
   29a48:	bl	6eff8 <fputs@plt+0x5df54>
   29a4c:	mov	r3, #1
   29a50:	strd	r0, [r4]
   29a54:	strb	r3, [r4, #42]	; 0x2a
   29a58:	b	29b80 <fputs@plt+0x18adc>
   29a5c:	bl	296d0 <fputs@plt+0x1862c>
   29a60:	subs	r6, r0, #0
   29a64:	bne	29a70 <fputs@plt+0x189cc>
   29a68:	mov	r0, #1
   29a6c:	b	29a04 <fputs@plt+0x18960>
   29a70:	ldrb	r3, [r6]
   29a74:	add	sl, sp, #80	; 0x50
   29a78:	add	r2, sp, #40	; 0x28
   29a7c:	ldr	r1, [pc, #936]	; 29e2c <fputs@plt+0x18d88>
   29a80:	str	sl, [sp]
   29a84:	cmp	r3, #45	; 0x2d
   29a88:	add	r3, sp, #48	; 0x30
   29a8c:	addeq	r7, r6, #1
   29a90:	movne	r7, r6
   29a94:	mov	r0, r7
   29a98:	moveq	fp, #1
   29a9c:	movne	fp, #0
   29aa0:	bl	1679c <fputs@plt+0x56f8>
   29aa4:	cmp	r0, #3
   29aa8:	beq	29aec <fputs@plt+0x18a48>
   29aac:	mov	r1, r4
   29ab0:	mov	r0, r6
   29ab4:	bl	1687c <fputs@plt+0x57d8>
   29ab8:	cmp	r0, #0
   29abc:	beq	29b80 <fputs@plt+0x18adc>
   29ac0:	ldr	r1, [pc, #872]	; 29e30 <fputs@plt+0x18d8c>
   29ac4:	mov	r0, r6
   29ac8:	bl	1233c <fputs@plt+0x1298>
   29acc:	cmp	r0, #0
   29ad0:	bne	29b9c <fputs@plt+0x18af8>
   29ad4:	mov	r1, r4
   29ad8:	mov	r0, r8
   29adc:	bl	176ec <fputs@plt+0x6648>
   29ae0:	cmp	r0, #0
   29ae4:	bne	29a68 <fputs@plt+0x189c4>
   29ae8:	b	29b80 <fputs@plt+0x18adc>
   29aec:	add	r7, r7, #10
   29af0:	mov	r3, r7
   29af4:	ldrb	r1, [r7], #1
   29af8:	add	r2, r5, r1
   29afc:	ldrb	r2, [r2, #320]	; 0x140
   29b00:	cmp	r1, #84	; 0x54
   29b04:	orreq	r2, r2, #1
   29b08:	tst	r2, #1
   29b0c:	bne	29af0 <fputs@plt+0x18a4c>
   29b10:	mov	r1, r4
   29b14:	mov	r0, r3
   29b18:	str	r3, [sp, #8]
   29b1c:	bl	1687c <fputs@plt+0x57d8>
   29b20:	cmp	r0, #0
   29b24:	beq	29b3c <fputs@plt+0x18a98>
   29b28:	ldr	r3, [sp, #8]
   29b2c:	ldrb	r3, [r3]
   29b30:	cmp	r3, #0
   29b34:	bne	29aac <fputs@plt+0x18a08>
   29b38:	strb	r3, [r4, #41]	; 0x29
   29b3c:	mov	r3, #0
   29b40:	cmp	fp, #0
   29b44:	strb	r3, [r4, #42]	; 0x2a
   29b48:	mov	r3, #1
   29b4c:	strb	r3, [r4, #40]	; 0x28
   29b50:	ldr	r3, [sp, #40]	; 0x28
   29b54:	rsbne	r3, r3, #0
   29b58:	str	r3, [r4, #8]
   29b5c:	ldr	r3, [sp, #48]	; 0x30
   29b60:	str	r3, [r4, #12]
   29b64:	ldr	r3, [sp, #80]	; 0x50
   29b68:	str	r3, [r4, #16]
   29b6c:	ldrb	r3, [r4, #43]	; 0x2b
   29b70:	cmp	r3, #0
   29b74:	beq	29b80 <fputs@plt+0x18adc>
   29b78:	mov	r0, r4
   29b7c:	bl	173f0 <fputs@plt+0x634c>
   29b80:	mov	r7, #1
   29b84:	mvn	fp, #0
   29b88:	ldr	r3, [sp, #28]
   29b8c:	cmp	r7, r3
   29b90:	blt	29bd4 <fputs@plt+0x18b30>
   29b94:	mov	r0, #0
   29b98:	b	29a04 <fputs@plt+0x18960>
   29b9c:	mov	r0, r6
   29ba0:	bl	15c88 <fputs@plt+0x4be4>
   29ba4:	mov	r2, r0
   29ba8:	mov	r3, #1
   29bac:	mov	r1, sl
   29bb0:	mov	r0, r6
   29bb4:	bl	1237c <fputs@plt+0x12d8>
   29bb8:	cmp	r0, #0
   29bbc:	beq	29a68 <fputs@plt+0x189c4>
   29bc0:	vldr	d6, [pc, #576]	; 29e08 <fputs@plt+0x18d64>
   29bc4:	vldr	d7, [pc, #580]	; 29e10 <fputs@plt+0x18d6c>
   29bc8:	vldr	d5, [sp, #80]	; 0x50
   29bcc:	vmla.f64	d7, d5, d6
   29bd0:	b	29a44 <fputs@plt+0x189a0>
   29bd4:	ldr	r0, [r9, r7, lsl #2]
   29bd8:	bl	296d0 <fputs@plt+0x1862c>
   29bdc:	cmp	r0, #0
   29be0:	beq	29a68 <fputs@plt+0x189c4>
   29be4:	mov	r3, #1
   29be8:	add	r6, sp, #48	; 0x30
   29bec:	mov	r1, r6
   29bf0:	mov	sl, r6
   29bf4:	str	r3, [sp, #36]	; 0x24
   29bf8:	mov	r3, #0
   29bfc:	ldrb	r2, [r0, r3]
   29c00:	cmp	r2, #0
   29c04:	beq	29c20 <fputs@plt+0x18b7c>
   29c08:	add	r2, r5, r2
   29c0c:	add	r3, r3, #1
   29c10:	ldrb	r2, [r2, #64]	; 0x40
   29c14:	cmp	r3, #29
   29c18:	strb	r2, [r1], #1
   29c1c:	bne	29bfc <fputs@plt+0x18b58>
   29c20:	add	r2, sp, #128	; 0x80
   29c24:	add	r3, r2, r3
   29c28:	mov	r2, #0
   29c2c:	strb	r2, [r3, #-80]	; 0xffffffb0
   29c30:	ldrb	r3, [sp, #48]	; 0x30
   29c34:	cmp	r3, #57	; 0x39
   29c38:	bhi	29c5c <fputs@plt+0x18bb8>
   29c3c:	cmp	r3, #48	; 0x30
   29c40:	bcs	29c54 <fputs@plt+0x18bb0>
   29c44:	cmp	r3, #43	; 0x2b
   29c48:	beq	29c54 <fputs@plt+0x18bb0>
   29c4c:	cmp	r3, #45	; 0x2d
   29c50:	bne	29c70 <fputs@plt+0x18bcc>
   29c54:	mov	r2, #1
   29c58:	b	2a018 <fputs@plt+0x18f74>
   29c5c:	cmp	r3, #115	; 0x73
   29c60:	beq	29f70 <fputs@plt+0x18ecc>
   29c64:	bhi	29c84 <fputs@plt+0x18be0>
   29c68:	cmp	r3, #108	; 0x6c
   29c6c:	beq	29dbc <fputs@plt+0x18d18>
   29c70:	ldr	r3, [sp, #36]	; 0x24
   29c74:	cmp	r3, #0
   29c78:	bne	29a68 <fputs@plt+0x189c4>
   29c7c:	add	r7, r7, #1
   29c80:	b	29b88 <fputs@plt+0x18ae4>
   29c84:	cmp	r3, #117	; 0x75
   29c88:	beq	29e68 <fputs@plt+0x18dc4>
   29c8c:	cmp	r3, #119	; 0x77
   29c90:	bne	29c70 <fputs@plt+0x18bcc>
   29c94:	mov	r0, r6
   29c98:	mov	r2, #8
   29c9c:	ldr	r1, [pc, #400]	; 29e34 <fputs@plt+0x18d90>
   29ca0:	bl	11044 <strncmp@plt>
   29ca4:	subs	r6, r0, #0
   29ca8:	bne	29c70 <fputs@plt+0x18bcc>
   29cac:	add	r0, sp, #56	; 0x38
   29cb0:	bl	15c88 <fputs@plt+0x4be4>
   29cb4:	mov	r2, r0
   29cb8:	mov	r3, #1
   29cbc:	add	r1, sp, #40	; 0x28
   29cc0:	add	r0, sp, #56	; 0x38
   29cc4:	bl	1237c <fputs@plt+0x12d8>
   29cc8:	cmp	r0, #0
   29ccc:	beq	29c70 <fputs@plt+0x18bcc>
   29cd0:	vldr	d7, [sp, #40]	; 0x28
   29cd4:	vcvt.s32.f64	s16, d7
   29cd8:	vcvt.f64.s32	d6, s16
   29cdc:	vmov	r2, s16
   29ce0:	vcmp.f64	d6, d7
   29ce4:	vmrs	APSR_nzcv, fpscr
   29ce8:	moveq	r3, #1
   29cec:	movne	r3, #0
   29cf0:	cmp	r2, #0
   29cf4:	movlt	r3, #0
   29cf8:	andge	r3, r3, #1
   29cfc:	cmp	r3, #0
   29d00:	beq	29c70 <fputs@plt+0x18bcc>
   29d04:	vldr	d6, [pc, #268]	; 29e18 <fputs@plt+0x18d74>
   29d08:	vcmpe.f64	d7, d6
   29d0c:	vmrs	APSR_nzcv, fpscr
   29d10:	bpl	29c70 <fputs@plt+0x18bcc>
   29d14:	mov	r0, r4
   29d18:	bl	1c474 <fputs@plt+0xb3d0>
   29d1c:	mov	r0, r4
   29d20:	strh	r6, [r4, #42]	; 0x2a
   29d24:	bl	17288 <fputs@plt+0x61e4>
   29d28:	ldr	r1, [pc, #264]	; 29e38 <fputs@plt+0x18d94>
   29d2c:	ldm	r4, {r6, sl}
   29d30:	add	r3, pc, #232	; 0xe8
   29d34:	ldrd	r2, [r3]
   29d38:	adds	r0, r6, r1
   29d3c:	adc	r1, sl, #0
   29d40:	bl	6eed8 <fputs@plt+0x5de34>
   29d44:	mov	r2, #7
   29d48:	mov	r3, #0
   29d4c:	bl	6eed8 <fputs@plt+0x5de34>
   29d50:	vmov	r0, s16
   29d54:	strd	r2, [sp, #8]
   29d58:	asr	r1, r0, #31
   29d5c:	cmp	r0, r2
   29d60:	sbcs	r3, r1, r3
   29d64:	bge	29d80 <fputs@plt+0x18cdc>
   29d68:	ldr	r3, [sp, #8]
   29d6c:	subs	r3, r3, #7
   29d70:	str	r3, [sp, #8]
   29d74:	ldr	r3, [sp, #12]
   29d78:	sbc	r3, r3, #0
   29d7c:	str	r3, [sp, #12]
   29d80:	ldr	r3, [sp, #8]
   29d84:	subs	r2, r0, r3
   29d88:	ldr	r0, [pc, #172]	; 29e3c <fputs@plt+0x18d98>
   29d8c:	ldr	r3, [sp, #12]
   29d90:	sbc	ip, r1, r3
   29d94:	umull	r2, r3, r2, r0
   29d98:	mov	r1, #0
   29d9c:	strh	r1, [r4, #40]	; 0x28
   29da0:	mla	r3, r0, ip, r3
   29da4:	adds	r6, r2, r6
   29da8:	strb	r1, [r4, #43]	; 0x2b
   29dac:	adc	sl, r3, sl
   29db0:	stm	r4, {r6, sl}
   29db4:	str	r1, [sp, #36]	; 0x24
   29db8:	b	29c70 <fputs@plt+0x18bcc>
   29dbc:	mov	r0, r6
   29dc0:	ldr	r1, [pc, #120]	; 29e40 <fputs@plt+0x18d9c>
   29dc4:	bl	11080 <strcmp@plt>
   29dc8:	subs	r6, r0, #0
   29dcc:	bne	29c70 <fputs@plt+0x18bcc>
   29dd0:	mov	r0, r4
   29dd4:	bl	173f0 <fputs@plt+0x634c>
   29dd8:	add	r2, sp, #36	; 0x24
   29ddc:	mov	r1, r8
   29de0:	mov	r0, r4
   29de4:	bl	25290 <fputs@plt+0x141ec>
   29de8:	ldr	r3, [r4]
   29dec:	strh	r6, [r4, #40]	; 0x28
   29df0:	ldr	r2, [r4, #4]
   29df4:	strb	r6, [r4, #43]	; 0x2b
   29df8:	adds	r0, r3, r0
   29dfc:	adc	r1, r2, r1
   29e00:	strd	r0, [r4]
   29e04:	b	29c70 <fputs@plt+0x18bcc>
   29e08:	andeq	r0, r0, r0
   29e0c:	orrsmi	r9, r4, r0, ror r9
   29e10:	andeq	r0, r0, r0
   29e14:	svccc	0x00e00000
   29e18:	andeq	r0, r0, r0
   29e1c:	andsmi	r0, ip, r0
   29e20:	streq	r5, [r6, #-3072]!	; 0xfffff400
   29e24:	andeq	r0, r0, r0
   29e28:	muleq	r7, r0, r4
   29e2c:	andeq	r4, r7, fp, lsl lr
   29e30:	andeq	r4, r7, r7, lsr #28
   29e34:	andeq	r4, r7, r3, asr #28
   29e38:	ldreq	r8, [r9, r0, lsl #20]!
   29e3c:	streq	r5, [r6, #-3072]!	; 0xfffff400
   29e40:	andeq	r4, r7, fp, lsr #28
   29e44:	andeq	r4, r7, r5, lsr lr
   29e48:	andeq	r5, r1, r0, lsl #3
   29e4c:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   29e50:	andeq	r4, r7, pc, lsr lr
   29e54:	andeq	r4, r7, ip, asr #28
   29e58:	andeq	r4, r7, r6, asr lr
   29e5c:	andeq	r4, r7, ip, asr lr
   29e60:	andeq	r8, r7, r0, asr #6
   29e64:	stc2l	2, cr13, [ip, #-0]
   29e68:	ldr	r1, [pc, #-44]	; 29e44 <fputs@plt+0x18da0>
   29e6c:	mov	r0, r6
   29e70:	bl	11080 <strcmp@plt>
   29e74:	subs	sl, r0, #0
   29e78:	bne	29ed0 <fputs@plt+0x18e2c>
   29e7c:	ldrb	r3, [r4, #42]	; 0x2a
   29e80:	cmp	r3, #0
   29e84:	beq	29ed0 <fputs@plt+0x18e2c>
   29e88:	ldr	ip, [r4]
   29e8c:	movw	r0, #43200	; 0xa8c0
   29e90:	mov	r3, #0
   29e94:	ldr	r1, [r4, #4]
   29e98:	ldr	r2, [pc, #-88]	; 29e48 <fputs@plt+0x18da4>
   29e9c:	adds	r0, r0, ip
   29ea0:	mov	ip, #0
   29ea4:	adc	r1, ip, r1
   29ea8:	bl	6eed8 <fputs@plt+0x5de34>
   29eac:	ldr	r3, [pc, #-104]	; 29e4c <fputs@plt+0x18da8>
   29eb0:	strh	sl, [r4, #40]	; 0x28
   29eb4:	strb	sl, [r4, #43]	; 0x2b
   29eb8:	adds	r0, r0, r3
   29ebc:	movw	r3, #49096	; 0xbfc8
   29ec0:	adc	r1, r1, r3
   29ec4:	strd	r0, [r4]
   29ec8:	str	sl, [sp, #36]	; 0x24
   29ecc:	b	29c70 <fputs@plt+0x18bcc>
   29ed0:	ldr	r1, [pc, #-136]	; 29e50 <fputs@plt+0x18dac>
   29ed4:	mov	r0, r6
   29ed8:	bl	11080 <strcmp@plt>
   29edc:	cmp	r0, #0
   29ee0:	bne	29c70 <fputs@plt+0x18bcc>
   29ee4:	ldrb	r3, [r4, #44]	; 0x2c
   29ee8:	cmp	r3, #0
   29eec:	bne	2a008 <fputs@plt+0x18f64>
   29ef0:	mov	r0, r4
   29ef4:	bl	173f0 <fputs@plt+0x634c>
   29ef8:	add	r2, sp, #36	; 0x24
   29efc:	mov	r1, r8
   29f00:	mov	r0, r4
   29f04:	bl	25290 <fputs@plt+0x141ec>
   29f08:	ldr	r2, [sp, #36]	; 0x24
   29f0c:	mov	r6, r0
   29f10:	mov	sl, r1
   29f14:	cmp	r2, #0
   29f18:	bne	29f64 <fputs@plt+0x18ec0>
   29f1c:	ldr	r3, [r4]
   29f20:	mov	r0, r4
   29f24:	strh	r2, [r4, #40]	; 0x28
   29f28:	ldr	r1, [r4, #4]
   29f2c:	strb	r2, [r4, #43]	; 0x2b
   29f30:	add	r2, sp, #36	; 0x24
   29f34:	subs	r3, r3, r6
   29f38:	sbc	r1, r1, sl
   29f3c:	str	r3, [r4]
   29f40:	str	r1, [r4, #4]
   29f44:	mov	r1, r8
   29f48:	bl	25290 <fputs@plt+0x141ec>
   29f4c:	subs	r0, r6, r0
   29f50:	sbc	r1, sl, r1
   29f54:	ldm	r4, {r6, sl}
   29f58:	adds	r6, r6, r0
   29f5c:	adc	sl, sl, r1
   29f60:	stm	r4, {r6, sl}
   29f64:	mov	r3, #1
   29f68:	strb	r3, [r4, #44]	; 0x2c
   29f6c:	b	29c70 <fputs@plt+0x18bcc>
   29f70:	mov	r2, #9
   29f74:	ldr	r1, [pc, #-296]	; 29e54 <fputs@plt+0x18db0>
   29f78:	mov	r0, r6
   29f7c:	bl	11044 <strncmp@plt>
   29f80:	subs	sl, r0, #0
   29f84:	bne	29c70 <fputs@plt+0x18bcc>
   29f88:	mov	r0, r4
   29f8c:	mov	r6, #1
   29f90:	bl	17400 <fputs@plt+0x635c>
   29f94:	mov	r2, #0
   29f98:	mov	r3, #0
   29f9c:	ldr	r1, [pc, #-332]	; 29e58 <fputs@plt+0x18db4>
   29fa0:	add	r0, sp, #57	; 0x39
   29fa4:	str	sl, [r4, #20]
   29fa8:	str	sl, [r4, #24]
   29fac:	strd	r2, [r4, #32]
   29fb0:	strb	r6, [r4, #41]	; 0x29
   29fb4:	strh	sl, [r4, #42]	; 0x2a
   29fb8:	bl	11080 <strcmp@plt>
   29fbc:	cmp	r0, #0
   29fc0:	streq	r6, [r4, #16]
   29fc4:	streq	r0, [sp, #36]	; 0x24
   29fc8:	beq	29c70 <fputs@plt+0x18bcc>
   29fcc:	ldr	r1, [pc, #-376]	; 29e5c <fputs@plt+0x18db8>
   29fd0:	add	r0, sp, #57	; 0x39
   29fd4:	bl	11080 <strcmp@plt>
   29fd8:	subs	sl, r0, #0
   29fdc:	bne	29ff4 <fputs@plt+0x18f50>
   29fe0:	mov	r0, r4
   29fe4:	bl	17400 <fputs@plt+0x635c>
   29fe8:	str	r6, [r4, #12]
   29fec:	str	r6, [r4, #16]
   29ff0:	b	29ec8 <fputs@plt+0x18e24>
   29ff4:	ldr	r1, [pc, #-412]	; 29e60 <fputs@plt+0x18dbc>
   29ff8:	add	r0, sp, #57	; 0x39
   29ffc:	bl	11080 <strcmp@plt>
   2a000:	cmp	r0, #0
   2a004:	bne	29c70 <fputs@plt+0x18bcc>
   2a008:	mov	r3, #0
   2a00c:	str	r3, [sp, #36]	; 0x24
   2a010:	b	29c70 <fputs@plt+0x18bcc>
   2a014:	add	r2, r2, #1
   2a018:	ldrb	r3, [r6, #1]!
   2a01c:	cmp	r3, #0
   2a020:	cmpne	r3, #58	; 0x3a
   2a024:	beq	2a038 <fputs@plt+0x18f94>
   2a028:	add	r3, r5, r3
   2a02c:	ldrb	r3, [r3, #320]	; 0x140
   2a030:	tst	r3, #1
   2a034:	beq	2a014 <fputs@plt+0x18f70>
   2a038:	mov	r3, #1
   2a03c:	add	r1, sp, #40	; 0x28
   2a040:	mov	r0, sl
   2a044:	bl	1237c <fputs@plt+0x12d8>
   2a048:	cmp	r0, #0
   2a04c:	moveq	r3, #1
   2a050:	beq	2a00c <fputs@plt+0x18f68>
   2a054:	ldrb	r3, [r6]
   2a058:	cmp	r3, #58	; 0x3a
   2a05c:	bne	2a148 <fputs@plt+0x190a4>
   2a060:	ldrb	r3, [sp, #48]	; 0x30
   2a064:	mov	r2, #48	; 0x30
   2a068:	mov	r1, #0
   2a06c:	add	r0, sp, #80	; 0x50
   2a070:	add	r3, r5, r3
   2a074:	ldrb	r3, [r3, #320]	; 0x140
   2a078:	tst	r3, #4
   2a07c:	addeq	sl, sp, #49	; 0x31
   2a080:	bl	10e88 <memset@plt>
   2a084:	add	r1, sp, #80	; 0x50
   2a088:	mov	r0, sl
   2a08c:	bl	1687c <fputs@plt+0x57d8>
   2a090:	cmp	r0, #0
   2a094:	bne	29c70 <fputs@plt+0x18bcc>
   2a098:	add	r0, sp, #80	; 0x50
   2a09c:	bl	173f0 <fputs@plt+0x634c>
   2a0a0:	ldr	r3, [pc, #-580]	; 29e64 <fputs@plt+0x18dc0>
   2a0a4:	ldr	r6, [sp, #80]	; 0x50
   2a0a8:	ldr	sl, [sp, #84]	; 0x54
   2a0ac:	adds	r6, r6, r3
   2a0b0:	add	r3, pc, #712	; 0x2c8
   2a0b4:	ldrd	r2, [r3]
   2a0b8:	mov	r0, r6
   2a0bc:	adc	sl, sl, fp
   2a0c0:	mov	r1, sl
   2a0c4:	bl	6eed8 <fputs@plt+0x5de34>
   2a0c8:	ldr	r2, [pc, #760]	; 2a3c8 <fputs@plt+0x19324>
   2a0cc:	rsb	r3, r0, #0
   2a0d0:	mla	r3, r2, r1, r3
   2a0d4:	umull	r0, r1, r0, r2
   2a0d8:	add	r1, r3, r1
   2a0dc:	adds	r3, r0, r6
   2a0e0:	str	r3, [sp, #16]
   2a0e4:	adc	r3, r1, sl
   2a0e8:	str	r3, [sp, #20]
   2a0ec:	ldrd	r2, [sp, #16]
   2a0f0:	strd	r2, [sp, #80]	; 0x50
   2a0f4:	ldrb	r3, [sp, #48]	; 0x30
   2a0f8:	cmp	r3, #45	; 0x2d
   2a0fc:	bne	2a110 <fputs@plt+0x1906c>
   2a100:	ldrd	r2, [sp, #16]
   2a104:	rsbs	r2, r2, #0
   2a108:	rsc	r3, r3, #0
   2a10c:	strd	r2, [sp, #80]	; 0x50
   2a110:	mov	r0, r4
   2a114:	bl	173f0 <fputs@plt+0x634c>
   2a118:	ldr	r3, [r4]
   2a11c:	mov	r1, #0
   2a120:	ldr	r0, [sp, #80]	; 0x50
   2a124:	strh	r1, [r4, #40]	; 0x28
   2a128:	ldr	r2, [r4, #4]
   2a12c:	strb	r1, [r4, #43]	; 0x2b
   2a130:	adds	r3, r3, r0
   2a134:	ldr	r0, [sp, #84]	; 0x54
   2a138:	str	r3, [r4]
   2a13c:	adc	r2, r2, r0
   2a140:	str	r2, [r4, #4]
   2a144:	b	29db4 <fputs@plt+0x18d10>
   2a148:	mov	sl, r6
   2a14c:	ldrb	r3, [r6], #1
   2a150:	add	r3, r5, r3
   2a154:	ldrb	r3, [r3, #320]	; 0x140
   2a158:	ands	r3, r3, #1
   2a15c:	bne	2a148 <fputs@plt+0x190a4>
   2a160:	mov	r0, sl
   2a164:	str	r3, [sp, #8]
   2a168:	bl	15c88 <fputs@plt+0x4be4>
   2a16c:	sub	r2, r0, #3
   2a170:	mov	r6, r0
   2a174:	cmp	r2, #7
   2a178:	bhi	29c70 <fputs@plt+0x18bcc>
   2a17c:	sub	r2, r0, #1
   2a180:	ldr	r3, [sp, #8]
   2a184:	mov	r0, r4
   2a188:	ldrb	r1, [sl, r2]
   2a18c:	vldr	d9, [pc, #500]	; 2a388 <fputs@plt+0x192e4>
   2a190:	cmp	r1, #115	; 0x73
   2a194:	moveq	r6, r2
   2a198:	strbeq	r3, [sl, r2]
   2a19c:	bl	173f0 <fputs@plt+0x634c>
   2a1a0:	vldr	d8, [sp, #40]	; 0x28
   2a1a4:	mov	r3, #0
   2a1a8:	vldr	d7, [pc, #480]	; 2a390 <fputs@plt+0x192ec>
   2a1ac:	str	r3, [sp, #36]	; 0x24
   2a1b0:	vcmpe.f64	d8, #0.0
   2a1b4:	vmrs	APSR_nzcv, fpscr
   2a1b8:	vmovpl.f64	d9, d7
   2a1bc:	cmp	r6, #3
   2a1c0:	bne	2a1e0 <fputs@plt+0x1913c>
   2a1c4:	ldr	r1, [pc, #512]	; 2a3cc <fputs@plt+0x19328>
   2a1c8:	mov	r0, sl
   2a1cc:	bl	11080 <strcmp@plt>
   2a1d0:	cmp	r0, #0
   2a1d4:	bne	2a268 <fputs@plt+0x191c4>
   2a1d8:	vldr	d7, [pc, #440]	; 2a398 <fputs@plt+0x192f4>
   2a1dc:	b	2a200 <fputs@plt+0x1915c>
   2a1e0:	cmp	r6, #4
   2a1e4:	bne	2a230 <fputs@plt+0x1918c>
   2a1e8:	ldr	r1, [pc, #480]	; 2a3d0 <fputs@plt+0x1932c>
   2a1ec:	mov	r0, sl
   2a1f0:	bl	11080 <strcmp@plt>
   2a1f4:	cmp	r0, #0
   2a1f8:	bne	2a31c <fputs@plt+0x19278>
   2a1fc:	vldr	d7, [pc, #412]	; 2a3a0 <fputs@plt+0x192fc>
   2a200:	vmla.f64	d9, d8, d7
   2a204:	vmov	r0, r1, d9
   2a208:	bl	6eff8 <fputs@plt+0x5df54>
   2a20c:	ldr	r3, [r4]
   2a210:	ldr	r2, [r4, #4]
   2a214:	adds	r0, r3, r0
   2a218:	adc	r1, r2, r1
   2a21c:	strd	r0, [r4]
   2a220:	mov	r3, #0
   2a224:	strh	r3, [r4, #40]	; 0x28
   2a228:	strb	r3, [r4, #43]	; 0x2b
   2a22c:	b	29c70 <fputs@plt+0x18bcc>
   2a230:	cmp	r6, #6
   2a234:	bne	2a274 <fputs@plt+0x191d0>
   2a238:	ldr	r1, [pc, #404]	; 2a3d4 <fputs@plt+0x19330>
   2a23c:	mov	r0, sl
   2a240:	bl	11080 <strcmp@plt>
   2a244:	cmp	r0, #0
   2a248:	vldreq	d7, [pc, #344]	; 2a3a8 <fputs@plt+0x19304>
   2a24c:	beq	2a200 <fputs@plt+0x1915c>
   2a250:	mov	r0, sl
   2a254:	ldr	r1, [pc, #380]	; 2a3d8 <fputs@plt+0x19334>
   2a258:	bl	11080 <strcmp@plt>
   2a25c:	cmp	r0, #0
   2a260:	vldreq	d7, [pc, #328]	; 2a3b0 <fputs@plt+0x1930c>
   2a264:	beq	2a200 <fputs@plt+0x1915c>
   2a268:	mov	r3, #1
   2a26c:	str	r3, [sp, #36]	; 0x24
   2a270:	b	2a220 <fputs@plt+0x1917c>
   2a274:	cmp	r6, #5
   2a278:	bne	2a268 <fputs@plt+0x191c4>
   2a27c:	ldr	r1, [pc, #344]	; 2a3dc <fputs@plt+0x19338>
   2a280:	mov	r0, sl
   2a284:	bl	11080 <strcmp@plt>
   2a288:	cmp	r0, #0
   2a28c:	bne	2a268 <fputs@plt+0x191c4>
   2a290:	mov	r0, r4
   2a294:	bl	1c474 <fputs@plt+0xb3d0>
   2a298:	vldr	d7, [sp, #40]	; 0x28
   2a29c:	mov	r0, r4
   2a2a0:	ldr	r1, [r4, #12]
   2a2a4:	vcvt.s32.f64	s15, d7
   2a2a8:	vmov	r3, s15
   2a2ac:	add	r1, r3, r1
   2a2b0:	mov	r3, #12
   2a2b4:	cmp	r1, #0
   2a2b8:	subgt	r2, r1, #1
   2a2bc:	suble	r2, r1, #12
   2a2c0:	udivgt	r3, r2, r3
   2a2c4:	sdivle	r3, r2, r3
   2a2c8:	ldr	r2, [r4, #8]
   2a2cc:	add	r2, r2, r3
   2a2d0:	str	r2, [r4, #8]
   2a2d4:	mvn	r2, #11
   2a2d8:	mla	r3, r2, r3, r1
   2a2dc:	str	r3, [r4, #12]
   2a2e0:	mov	r3, #0
   2a2e4:	strb	r3, [r4, #42]	; 0x2a
   2a2e8:	bl	17288 <fputs@plt+0x61e4>
   2a2ec:	vldr	d7, [sp, #40]	; 0x28
   2a2f0:	vcvt.s32.f64	s12, d7
   2a2f4:	vcvt.f64.s32	d6, s12
   2a2f8:	vcmp.f64	d7, d6
   2a2fc:	vmrs	APSR_nzcv, fpscr
   2a300:	beq	2a220 <fputs@plt+0x1917c>
   2a304:	vsub.f64	d7, d7, d6
   2a308:	vldr	d6, [pc, #168]	; 2a3b8 <fputs@plt+0x19314>
   2a30c:	vmul.f64	d7, d7, d6
   2a310:	vldr	d6, [pc, #128]	; 2a398 <fputs@plt+0x192f4>
   2a314:	vmla.f64	d9, d7, d6
   2a318:	b	2a204 <fputs@plt+0x19160>
   2a31c:	ldr	r1, [pc, #188]	; 2a3e0 <fputs@plt+0x1933c>
   2a320:	mov	r0, sl
   2a324:	bl	11080 <strcmp@plt>
   2a328:	subs	r6, r0, #0
   2a32c:	bne	2a268 <fputs@plt+0x191c4>
   2a330:	vcvt.s32.f64	s16, d8
   2a334:	mov	r0, r4
   2a338:	bl	1c474 <fputs@plt+0xb3d0>
   2a33c:	ldr	r3, [r4, #8]
   2a340:	mov	r0, r4
   2a344:	strb	r6, [r4, #42]	; 0x2a
   2a348:	vmov	r2, s16
   2a34c:	add	r3, r3, r2
   2a350:	str	r3, [r4, #8]
   2a354:	bl	17288 <fputs@plt+0x61e4>
   2a358:	vcvt.f64.s32	d8, s16
   2a35c:	vldr	d7, [sp, #40]	; 0x28
   2a360:	vcmp.f64	d8, d7
   2a364:	vmrs	APSR_nzcv, fpscr
   2a368:	beq	2a220 <fputs@plt+0x1917c>
   2a36c:	vsub.f64	d8, d7, d8
   2a370:	vldr	d7, [pc, #72]	; 2a3c0 <fputs@plt+0x1931c>
   2a374:	vmul.f64	d8, d8, d7
   2a378:	b	2a1d8 <fputs@plt+0x19134>
   2a37c:	nop	{0}
   2a380:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   2a38c:	svclt	0x00e00000
   2a390:	andeq	r0, r0, r0
   2a394:	svccc	0x00e00000
   2a398:	andeq	r0, r0, r0
   2a39c:	orrsmi	r9, r4, r0, ror r9
   2a3a0:	andeq	r0, r0, r0
   2a3a4:	cmpmi	fp, r0, asr #14
   2a3a8:	andeq	r0, r0, r0
   2a3ac:	rscmi	r4, sp, r0, lsl #24
   2a3b0:	andeq	r0, r0, r0
   2a3b4:	addmi	r4, pc, r0
   2a3b8:	andeq	r0, r0, r0
   2a3bc:	eorsmi	r0, lr, r0
   2a3c0:	andeq	r0, r0, r0
   2a3c4:	rsbsmi	sp, r6, r0
   2a3c8:	blx	ff6933d0 <stderr@@GLIBC_2.4+0xff608680>
   2a3cc:	andeq	r8, r7, r0, asr #6
   2a3d0:	andeq	r4, r7, r1, ror #28
   2a3d4:	andeq	r4, r7, r6, ror #28
   2a3d8:	andeq	r4, r7, sp, ror #28
   2a3dc:	andeq	r4, r7, r6, asr lr
   2a3e0:	andeq	r4, r7, ip, asr lr
   2a3e4:	push	{r4, lr}
   2a3e8:	sub	sp, sp, #48	; 0x30
   2a3ec:	mov	r4, r0
   2a3f0:	mov	r3, sp
   2a3f4:	bl	299c0 <fputs@plt+0x1891c>
   2a3f8:	cmp	r0, #0
   2a3fc:	bne	2a424 <fputs@plt+0x19380>
   2a400:	mov	r0, sp
   2a404:	bl	173f0 <fputs@plt+0x634c>
   2a408:	ldrd	r0, [sp]
   2a40c:	bl	6ee78 <fputs@plt+0x5ddd4>
   2a410:	vmov	d7, r0, r1
   2a414:	mov	r0, r4
   2a418:	vldr	d0, [pc, #16]	; 2a430 <fputs@plt+0x1938c>
   2a41c:	vdiv.f64	d0, d7, d0
   2a420:	bl	23530 <fputs@plt+0x1248c>
   2a424:	add	sp, sp, #48	; 0x30
   2a428:	pop	{r4, pc}
   2a42c:	nop	{0}
   2a430:	andeq	r0, r0, r0
   2a434:	orrsmi	r9, r4, r0, ror r9
   2a438:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a43c:	sub	sp, sp, #36	; 0x24
   2a440:	ldr	lr, [r2, #4]
   2a444:	ldr	r3, [pc, #820]	; 2a780 <fputs@plt+0x196dc>
   2a448:	ldrh	ip, [lr, #8]
   2a44c:	and	ip, ip, #31
   2a450:	add	ip, r3, ip
   2a454:	ldrb	ip, [ip, #3065]	; 0xbf9
   2a458:	cmp	ip, #5
   2a45c:	beq	2a4e8 <fputs@plt+0x19444>
   2a460:	cmp	r1, #3
   2a464:	bne	2a484 <fputs@plt+0x193e0>
   2a468:	ldr	ip, [r2, #8]
   2a46c:	ldrh	ip, [ip, #8]
   2a470:	and	ip, ip, #31
   2a474:	add	ip, r3, ip
   2a478:	ldrb	ip, [ip, #3065]	; 0xbf9
   2a47c:	cmp	ip, #5
   2a480:	beq	2a4e8 <fputs@plt+0x19444>
   2a484:	mov	r6, r2
   2a488:	ldr	r2, [r2]
   2a48c:	mov	r7, r0
   2a490:	mov	r0, lr
   2a494:	mov	sl, r1
   2a498:	ldrh	r2, [r2, #8]
   2a49c:	and	r2, r2, #31
   2a4a0:	add	r3, r3, r2
   2a4a4:	ldrb	r3, [r3, #3065]	; 0xbf9
   2a4a8:	str	r3, [sp, #12]
   2a4ac:	bl	234ec <fputs@plt+0x12448>
   2a4b0:	ldr	r3, [sp, #12]
   2a4b4:	mov	r4, r0
   2a4b8:	asr	r5, r0, #31
   2a4bc:	ldr	r0, [r6]
   2a4c0:	cmp	r3, #4
   2a4c4:	bne	2a4f0 <fputs@plt+0x1944c>
   2a4c8:	bl	29638 <fputs@plt+0x18594>
   2a4cc:	mov	r3, r0
   2a4d0:	ldr	r0, [r6]
   2a4d4:	str	r3, [sp, #24]
   2a4d8:	bl	29700 <fputs@plt+0x1865c>
   2a4dc:	subs	r1, r0, #0
   2a4e0:	ldr	r3, [sp, #24]
   2a4e4:	bne	2a550 <fputs@plt+0x194ac>
   2a4e8:	add	sp, sp, #36	; 0x24
   2a4ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4f0:	bl	296d0 <fputs@plt+0x1862c>
   2a4f4:	subs	r1, r0, #0
   2a4f8:	beq	2a4e8 <fputs@plt+0x19444>
   2a4fc:	cmp	r4, #0
   2a500:	sbcs	r3, r5, #0
   2a504:	movge	r3, #0
   2a508:	bge	2a550 <fputs@plt+0x194ac>
   2a50c:	mov	r2, r1
   2a510:	mov	r3, #0
   2a514:	b	2a544 <fputs@plt+0x194a0>
   2a518:	cmp	r0, #191	; 0xbf
   2a51c:	add	r2, r2, #1
   2a520:	bls	2a540 <fputs@plt+0x1949c>
   2a524:	mov	ip, r2
   2a528:	mov	r2, ip
   2a52c:	add	ip, ip, #1
   2a530:	ldrb	r0, [r2]
   2a534:	and	r0, r0, #192	; 0xc0
   2a538:	cmp	r0, #128	; 0x80
   2a53c:	beq	2a528 <fputs@plt+0x19484>
   2a540:	add	r3, r3, #1
   2a544:	ldrb	r0, [r2]
   2a548:	cmp	r0, #0
   2a54c:	bne	2a518 <fputs@plt+0x19474>
   2a550:	cmp	sl, #3
   2a554:	bne	2a66c <fputs@plt+0x195c8>
   2a558:	ldr	r0, [r6, #8]
   2a55c:	str	r1, [sp, #24]
   2a560:	str	r3, [sp, #28]
   2a564:	bl	234ec <fputs@plt+0x12448>
   2a568:	asr	fp, r0, #31
   2a56c:	cmp	r0, #0
   2a570:	mov	sl, r0
   2a574:	ldr	r1, [sp, #24]
   2a578:	sbcs	r3, fp, #0
   2a57c:	ldr	r3, [sp, #28]
   2a580:	bge	2a680 <fputs@plt+0x195dc>
   2a584:	rsbs	sl, r0, #0
   2a588:	mov	r2, #1
   2a58c:	rsc	fp, fp, #0
   2a590:	cmp	r4, #0
   2a594:	sbcs	r0, r5, #0
   2a598:	bge	2a688 <fputs@plt+0x195e4>
   2a59c:	adds	r4, r4, r3
   2a5a0:	adc	r5, r5, r3, asr #31
   2a5a4:	cmp	r4, #0
   2a5a8:	sbcs	r0, r5, #0
   2a5ac:	bge	2a5d0 <fputs@plt+0x1952c>
   2a5b0:	adds	sl, sl, r4
   2a5b4:	mov	r4, #0
   2a5b8:	adc	fp, fp, r5
   2a5bc:	cmp	sl, #0
   2a5c0:	sbcs	r0, fp, #0
   2a5c4:	mov	r5, #0
   2a5c8:	movlt	sl, #0
   2a5cc:	movlt	fp, #0
   2a5d0:	cmp	r2, #0
   2a5d4:	beq	2a600 <fputs@plt+0x1955c>
   2a5d8:	subs	r8, r4, sl
   2a5dc:	sbc	r9, r5, fp
   2a5e0:	cmp	r8, #0
   2a5e4:	sbcs	r2, r9, #0
   2a5e8:	movlt	sl, r4
   2a5ec:	movlt	fp, r5
   2a5f0:	movlt	r4, #0
   2a5f4:	movlt	r5, #0
   2a5f8:	movge	r4, r8
   2a5fc:	movge	r5, r9
   2a600:	ldr	r2, [sp, #12]
   2a604:	cmp	r2, #4
   2a608:	bne	2a6e4 <fputs@plt+0x19640>
   2a60c:	adds	r0, r4, sl
   2a610:	mov	r2, r3
   2a614:	asr	r3, r3, #31
   2a618:	str	r0, [sp, #16]
   2a61c:	adc	r0, r5, fp
   2a620:	str	r0, [sp, #20]
   2a624:	ldrd	r8, [sp, #16]
   2a628:	cmp	r2, r8
   2a62c:	sbcs	r0, r3, r9
   2a630:	bge	2a64c <fputs@plt+0x195a8>
   2a634:	subs	sl, r2, r4
   2a638:	sbc	fp, r3, r5
   2a63c:	cmp	sl, #0
   2a640:	sbcs	r3, fp, #0
   2a644:	movlt	sl, #0
   2a648:	movlt	fp, #0
   2a64c:	mvn	r3, #0
   2a650:	mov	r2, sl
   2a654:	add	r1, r1, r4
   2a658:	mov	r0, r7
   2a65c:	str	r3, [sp]
   2a660:	mov	r3, fp
   2a664:	bl	25930 <fputs@plt+0x1488c>
   2a668:	b	2a4e8 <fputs@plt+0x19444>
   2a66c:	ldr	r2, [r7]
   2a670:	ldr	r2, [r2, #32]
   2a674:	ldr	r2, [r2, #92]	; 0x5c
   2a678:	asr	fp, r2, #31
   2a67c:	mov	sl, r2
   2a680:	mov	r2, #0
   2a684:	b	2a590 <fputs@plt+0x194ec>
   2a688:	orrs	r0, r4, r5
   2a68c:	beq	2a69c <fputs@plt+0x195f8>
   2a690:	subs	r4, r4, #1
   2a694:	sbc	r5, r5, #0
   2a698:	b	2a5d0 <fputs@plt+0x1952c>
   2a69c:	cmp	sl, #1
   2a6a0:	sbcs	r0, fp, #0
   2a6a4:	blt	2a5d0 <fputs@plt+0x1952c>
   2a6a8:	subs	sl, sl, #1
   2a6ac:	sbc	fp, fp, #0
   2a6b0:	b	2a5d0 <fputs@plt+0x1952c>
   2a6b4:	cmp	r2, #191	; 0xbf
   2a6b8:	add	r1, r1, #1
   2a6bc:	bls	2a6dc <fputs@plt+0x19638>
   2a6c0:	mov	r2, r1
   2a6c4:	mov	r1, r2
   2a6c8:	add	r2, r2, #1
   2a6cc:	ldrb	r3, [r1]
   2a6d0:	and	r3, r3, #192	; 0xc0
   2a6d4:	cmp	r3, #128	; 0x80
   2a6d8:	beq	2a6c4 <fputs@plt+0x19620>
   2a6dc:	subs	r4, r4, #1
   2a6e0:	sbc	r5, r5, #0
   2a6e4:	ldrb	r2, [r1]
   2a6e8:	orrs	r3, r4, r5
   2a6ec:	movne	r3, #1
   2a6f0:	moveq	r3, #0
   2a6f4:	cmp	r2, #0
   2a6f8:	moveq	r3, #0
   2a6fc:	cmp	r3, #0
   2a700:	bne	2a6b4 <fputs@plt+0x19610>
   2a704:	mov	r2, r1
   2a708:	ldrb	r0, [r2]
   2a70c:	orrs	r3, sl, fp
   2a710:	movne	r3, #1
   2a714:	moveq	r3, #0
   2a718:	cmp	r0, #0
   2a71c:	moveq	r3, #0
   2a720:	cmp	r3, #0
   2a724:	bne	2a74c <fputs@plt+0x196a8>
   2a728:	mov	r3, #1
   2a72c:	sub	r2, r2, r1
   2a730:	mov	r0, r7
   2a734:	str	r3, [sp, #4]
   2a738:	mvn	r3, #0
   2a73c:	str	r3, [sp]
   2a740:	asr	r3, r2, #31
   2a744:	bl	25970 <fputs@plt+0x148cc>
   2a748:	b	2a4e8 <fputs@plt+0x19444>
   2a74c:	cmp	r0, #191	; 0xbf
   2a750:	add	r2, r2, #1
   2a754:	bls	2a774 <fputs@plt+0x196d0>
   2a758:	mov	r0, r2
   2a75c:	mov	r2, r0
   2a760:	add	r0, r0, #1
   2a764:	ldrb	r3, [r2]
   2a768:	and	r3, r3, #192	; 0xc0
   2a76c:	cmp	r3, #128	; 0x80
   2a770:	beq	2a75c <fputs@plt+0x196b8>
   2a774:	subs	sl, sl, #1
   2a778:	sbc	fp, fp, #0
   2a77c:	b	2a708 <fputs@plt+0x19664>
   2a780:	muleq	r7, r0, r4
   2a784:	push	{r4, r5, r6, lr}
   2a788:	mov	r5, r0
   2a78c:	mov	r4, r2
   2a790:	ldr	r0, [r2]
   2a794:	bl	296d0 <fputs@plt+0x1862c>
   2a798:	mov	r6, r0
   2a79c:	ldr	r0, [r4]
   2a7a0:	bl	29638 <fputs@plt+0x18594>
   2a7a4:	cmp	r6, #0
   2a7a8:	popeq	{r4, r5, r6, pc}
   2a7ac:	asr	r1, r0, #31
   2a7b0:	adds	r2, r0, #1
   2a7b4:	mov	r4, r0
   2a7b8:	mov	r0, r5
   2a7bc:	adc	r3, r1, #0
   2a7c0:	bl	256a0 <fputs@plt+0x145fc>
   2a7c4:	subs	r1, r0, #0
   2a7c8:	popeq	{r4, r5, r6, pc}
   2a7cc:	mov	r3, #0
   2a7d0:	ldr	r0, [pc, #48]	; 2a808 <fputs@plt+0x19764>
   2a7d4:	b	2a7ec <fputs@plt+0x19748>
   2a7d8:	ldrb	r2, [r6, r3]
   2a7dc:	add	r2, r0, r2
   2a7e0:	ldrb	r2, [r2, #64]	; 0x40
   2a7e4:	strb	r2, [r1, r3]
   2a7e8:	add	r3, r3, #1
   2a7ec:	cmp	r3, r4
   2a7f0:	blt	2a7d8 <fputs@plt+0x19734>
   2a7f4:	mov	r2, r4
   2a7f8:	mov	r0, r5
   2a7fc:	ldr	r3, [pc, #8]	; 2a80c <fputs@plt+0x19768>
   2a800:	pop	{r4, r5, r6, lr}
   2a804:	b	257dc <fputs@plt+0x14738>
   2a808:	muleq	r7, r0, r4
   2a80c:	andeq	r7, r1, ip, ror #15
   2a810:	push	{r4, r5, r6, lr}
   2a814:	mov	r5, r0
   2a818:	mov	r4, r2
   2a81c:	ldr	r0, [r2]
   2a820:	bl	296d0 <fputs@plt+0x1862c>
   2a824:	mov	r6, r0
   2a828:	ldr	r0, [r4]
   2a82c:	bl	29638 <fputs@plt+0x18594>
   2a830:	cmp	r6, #0
   2a834:	popeq	{r4, r5, r6, pc}
   2a838:	asr	r1, r0, #31
   2a83c:	adds	r2, r0, #1
   2a840:	mov	r4, r0
   2a844:	mov	r0, r5
   2a848:	adc	r3, r1, #0
   2a84c:	bl	256a0 <fputs@plt+0x145fc>
   2a850:	subs	r1, r0, #0
   2a854:	popeq	{r4, r5, r6, pc}
   2a858:	mov	r3, #0
   2a85c:	ldr	r0, [pc, #56]	; 2a89c <fputs@plt+0x197f8>
   2a860:	b	2a880 <fputs@plt+0x197dc>
   2a864:	ldrb	r2, [r6, r3]
   2a868:	add	ip, r0, r2
   2a86c:	ldrb	ip, [ip, #320]	; 0x140
   2a870:	and	ip, ip, #32
   2a874:	bic	r2, r2, ip
   2a878:	strb	r2, [r1, r3]
   2a87c:	add	r3, r3, #1
   2a880:	cmp	r3, r4
   2a884:	blt	2a864 <fputs@plt+0x197c0>
   2a888:	mov	r2, r4
   2a88c:	mov	r0, r5
   2a890:	ldr	r3, [pc, #8]	; 2a8a0 <fputs@plt+0x197fc>
   2a894:	pop	{r4, r5, r6, lr}
   2a898:	b	257dc <fputs@plt+0x14738>
   2a89c:	muleq	r7, r0, r4
   2a8a0:	andeq	r7, r1, ip, ror #15
   2a8a4:	push	{r0, r1, r4, lr}
   2a8a8:	mov	r4, r0
   2a8ac:	ldr	r0, [r2]
   2a8b0:	bl	296d0 <fputs@plt+0x1862c>
   2a8b4:	cmp	r0, #0
   2a8b8:	str	r0, [sp, #4]
   2a8bc:	beq	2a8e0 <fputs@plt+0x1983c>
   2a8c0:	ldrb	r3, [r0]
   2a8c4:	cmp	r3, #0
   2a8c8:	beq	2a8e0 <fputs@plt+0x1983c>
   2a8cc:	add	r0, sp, #4
   2a8d0:	bl	12174 <fputs@plt+0x10d0>
   2a8d4:	mov	r1, r0
   2a8d8:	mov	r0, r4
   2a8dc:	bl	23568 <fputs@plt+0x124c4>
   2a8e0:	add	sp, sp, #8
   2a8e4:	pop	{r4, pc}
   2a8e8:	ldr	ip, [r2]
   2a8ec:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a8f0:	ldr	r1, [pc, #280]	; 2aa10 <fputs@plt+0x1996c>
   2a8f4:	ldrh	r3, [ip, #8]
   2a8f8:	and	r3, r3, #31
   2a8fc:	add	r3, r1, r3
   2a900:	ldrb	sl, [r3, #3065]	; 0xbf9
   2a904:	ldr	r3, [r2, #4]
   2a908:	ldrh	r3, [r3, #8]
   2a90c:	and	r3, r3, #31
   2a910:	add	r1, r1, r3
   2a914:	ldrb	r4, [r1, #3065]	; 0xbf9
   2a918:	cmp	r4, #5
   2a91c:	cmpne	sl, #5
   2a920:	moveq	r8, #1
   2a924:	movne	r8, #0
   2a928:	beq	2aa08 <fputs@plt+0x19964>
   2a92c:	mov	r7, r0
   2a930:	mov	r0, ip
   2a934:	mov	r5, r2
   2a938:	bl	29638 <fputs@plt+0x18594>
   2a93c:	mov	r6, r0
   2a940:	ldr	r0, [r5, #4]
   2a944:	bl	29638 <fputs@plt+0x18594>
   2a948:	cmp	sl, #4
   2a94c:	cmpeq	r4, #4
   2a950:	mov	r9, r0
   2a954:	ldr	r0, [r5]
   2a958:	bne	2a97c <fputs@plt+0x198d8>
   2a95c:	bl	29700 <fputs@plt+0x1865c>
   2a960:	mov	r4, r0
   2a964:	ldr	r0, [r5, #4]
   2a968:	mov	r5, r8
   2a96c:	bl	29700 <fputs@plt+0x1865c>
   2a970:	mov	sl, r0
   2a974:	mov	r8, #1
   2a978:	b	2a9c8 <fputs@plt+0x19924>
   2a97c:	bl	296d0 <fputs@plt+0x1862c>
   2a980:	mov	r4, r0
   2a984:	ldr	r0, [r5, #4]
   2a988:	mov	r5, #1
   2a98c:	bl	296d0 <fputs@plt+0x1862c>
   2a990:	mov	sl, r0
   2a994:	b	2a974 <fputs@plt+0x198d0>
   2a998:	add	r8, r8, #1
   2a99c:	add	r3, r4, #1
   2a9a0:	add	r1, r4, r6
   2a9a4:	cmp	r5, #0
   2a9a8:	sub	r6, r1, r3
   2a9ac:	mov	r4, r3
   2a9b0:	beq	2a9c8 <fputs@plt+0x19924>
   2a9b4:	ldrb	r2, [r4]
   2a9b8:	add	r3, r3, #1
   2a9bc:	and	r2, r2, #192	; 0xc0
   2a9c0:	cmp	r2, #128	; 0x80
   2a9c4:	beq	2a9a4 <fputs@plt+0x19900>
   2a9c8:	cmp	r6, r9
   2a9cc:	mov	fp, r8
   2a9d0:	blt	2aa00 <fputs@plt+0x1995c>
   2a9d4:	mov	r2, r9
   2a9d8:	mov	r1, sl
   2a9dc:	mov	r0, r4
   2a9e0:	bl	10e10 <memcmp@plt>
   2a9e4:	cmp	r0, #0
   2a9e8:	bne	2a998 <fputs@plt+0x198f4>
   2a9ec:	mov	r1, fp
   2a9f0:	mov	r0, r7
   2a9f4:	add	sp, sp, #4
   2a9f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a9fc:	b	23568 <fputs@plt+0x124c4>
   2aa00:	mov	fp, #0
   2aa04:	b	2a9ec <fputs@plt+0x19948>
   2aa08:	add	sp, sp, #4
   2aa0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aa10:	muleq	r7, r0, r4
   2aa14:	push	{r4, lr}
   2aa18:	mov	r4, r0
   2aa1c:	ldr	r0, [r2]
   2aa20:	ldrh	r3, [r0, #8]
   2aa24:	and	r2, r3, #31
   2aa28:	ldr	r3, [pc, #144]	; 2aac0 <fputs@plt+0x19a1c>
   2aa2c:	add	r3, r3, r2
   2aa30:	ldrb	r3, [r3, #3065]	; 0xbf9
   2aa34:	sub	r3, r3, #1
   2aa38:	cmp	r3, #3
   2aa3c:	ldrls	pc, [pc, r3, lsl #2]
   2aa40:	b	2aab4 <fputs@plt+0x19a10>
   2aa44:	andeq	sl, r2, r4, asr sl
   2aa48:	andeq	sl, r2, r4, asr sl
   2aa4c:	andeq	sl, r2, r8, ror #20
   2aa50:	andeq	sl, r2, r4, asr sl
   2aa54:	bl	29638 <fputs@plt+0x18594>
   2aa58:	mov	r1, r0
   2aa5c:	mov	r0, r4
   2aa60:	pop	{r4, lr}
   2aa64:	b	23568 <fputs@plt+0x124c4>
   2aa68:	bl	296d0 <fputs@plt+0x1862c>
   2aa6c:	cmp	r0, #0
   2aa70:	movne	r1, #0
   2aa74:	popeq	{r4, pc}
   2aa78:	ldrb	r3, [r0]
   2aa7c:	cmp	r3, #0
   2aa80:	beq	2aa5c <fputs@plt+0x199b8>
   2aa84:	cmp	r3, #191	; 0xbf
   2aa88:	add	r1, r1, #1
   2aa8c:	add	r0, r0, #1
   2aa90:	bls	2aa78 <fputs@plt+0x199d4>
   2aa94:	mov	r2, r0
   2aa98:	mov	r0, r2
   2aa9c:	add	r2, r2, #1
   2aaa0:	ldrb	r3, [r0]
   2aaa4:	and	r3, r3, #192	; 0xc0
   2aaa8:	cmp	r3, #128	; 0x80
   2aaac:	beq	2aa98 <fputs@plt+0x199f4>
   2aab0:	b	2aa78 <fputs@plt+0x199d4>
   2aab4:	mov	r0, r4
   2aab8:	pop	{r4, lr}
   2aabc:	b	235b0 <fputs@plt+0x1250c>
   2aac0:	muleq	r7, r0, r4
   2aac4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2aac8:	mov	fp, r0
   2aacc:	ldr	r0, [r2]
   2aad0:	ldr	r6, [pc, #544]	; 2acf8 <fputs@plt+0x19c54>
   2aad4:	ldrh	r3, [r0, #8]
   2aad8:	and	r3, r3, #31
   2aadc:	add	r3, r6, r3
   2aae0:	ldrb	r3, [r3, #3065]	; 0xbf9
   2aae4:	cmp	r3, #5
   2aae8:	beq	2ab2c <fputs@plt+0x19a88>
   2aaec:	mov	r4, r1
   2aaf0:	mov	r7, r2
   2aaf4:	bl	296d0 <fputs@plt+0x1862c>
   2aaf8:	subs	r8, r0, #0
   2aafc:	beq	2ab2c <fputs@plt+0x19a88>
   2ab00:	ldr	r0, [r7]
   2ab04:	bl	29638 <fputs@plt+0x18594>
   2ab08:	cmp	r4, #1
   2ab0c:	mov	r5, r0
   2ab10:	beq	2ac38 <fputs@plt+0x19b94>
   2ab14:	ldr	r0, [r7, #4]
   2ab18:	bl	296d0 <fputs@plt+0x1862c>
   2ab1c:	subs	r9, r0, #0
   2ab20:	movne	r3, r9
   2ab24:	movne	r7, #0
   2ab28:	bne	2ab60 <fputs@plt+0x19abc>
   2ab2c:	add	sp, sp, #12
   2ab30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ab34:	cmp	r4, #191	; 0xbf
   2ab38:	add	r3, r3, #1
   2ab3c:	bls	2ab5c <fputs@plt+0x19ab8>
   2ab40:	mov	r1, r3
   2ab44:	mov	r3, r1
   2ab48:	add	r1, r1, #1
   2ab4c:	ldrb	r2, [r3]
   2ab50:	and	r2, r2, #192	; 0xc0
   2ab54:	cmp	r2, #128	; 0x80
   2ab58:	beq	2ab44 <fputs@plt+0x19aa0>
   2ab5c:	add	r7, r7, #1
   2ab60:	ldrb	r4, [r3]
   2ab64:	cmp	r4, #0
   2ab68:	bne	2ab34 <fputs@plt+0x19a90>
   2ab6c:	cmp	r7, #0
   2ab70:	beq	2abd4 <fputs@plt+0x19b30>
   2ab74:	mov	r2, #5
   2ab78:	mov	r0, fp
   2ab7c:	smull	r2, r3, r7, r2
   2ab80:	bl	256a0 <fputs@plt+0x145fc>
   2ab84:	subs	r6, r0, #0
   2ab88:	addne	r3, r6, r7, lsl #2
   2ab8c:	strne	r3, [sp]
   2ab90:	movne	r3, r9
   2ab94:	beq	2ab2c <fputs@plt+0x19a88>
   2ab98:	ldrb	r2, [r3]
   2ab9c:	cmp	r2, #0
   2aba0:	bne	2abf0 <fputs@plt+0x19b4c>
   2aba4:	cmp	r4, #0
   2aba8:	beq	2abd4 <fputs@plt+0x19b30>
   2abac:	ldr	r3, [fp, #4]
   2abb0:	ldr	r3, [r3, #4]
   2abb4:	tst	r3, #1
   2abb8:	bne	2ac5c <fputs@plt+0x19bb8>
   2abbc:	tst	r3, #2
   2abc0:	bne	2acb4 <fputs@plt+0x19c10>
   2abc4:	cmp	r9, #0
   2abc8:	beq	2abd4 <fputs@plt+0x19b30>
   2abcc:	mov	r0, r6
   2abd0:	bl	177ec <fputs@plt+0x6748>
   2abd4:	mvn	r3, #0
   2abd8:	mov	r2, r5
   2abdc:	mov	r1, r8
   2abe0:	mov	r0, fp
   2abe4:	add	sp, sp, #12
   2abe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2abec:	b	257dc <fputs@plt+0x14738>
   2abf0:	mov	r2, r3
   2abf4:	str	r3, [r6, r4, lsl #2]
   2abf8:	ldrb	r1, [r2], #1
   2abfc:	cmp	r1, #191	; 0xbf
   2ac00:	bls	2ac20 <fputs@plt+0x19b7c>
   2ac04:	mov	r0, r2
   2ac08:	mov	r2, r0
   2ac0c:	add	r0, r0, #1
   2ac10:	ldrb	r1, [r2]
   2ac14:	and	r1, r1, #192	; 0xc0
   2ac18:	cmp	r1, #128	; 0x80
   2ac1c:	beq	2ac08 <fputs@plt+0x19b64>
   2ac20:	ldr	r1, [sp]
   2ac24:	sub	r3, r2, r3
   2ac28:	strb	r3, [r1, r4]
   2ac2c:	add	r4, r4, #1
   2ac30:	mov	r3, r2
   2ac34:	b	2ab98 <fputs@plt+0x19af4>
   2ac38:	add	r6, r6, #3488	; 0xda0
   2ac3c:	mov	r9, #0
   2ac40:	add	r3, r6, #4
   2ac44:	str	r3, [sp]
   2ac48:	b	2abac <fputs@plt+0x19b08>
   2ac4c:	cmp	r7, r4
   2ac50:	bge	2abbc <fputs@plt+0x19b18>
   2ac54:	add	r8, r8, sl
   2ac58:	sub	r5, r5, sl
   2ac5c:	cmp	r5, #0
   2ac60:	ble	2abbc <fputs@plt+0x19b18>
   2ac64:	mov	r7, #0
   2ac68:	ldr	r2, [sp]
   2ac6c:	ldrb	sl, [r2, r7]
   2ac70:	cmp	r5, sl
   2ac74:	blt	2ac98 <fputs@plt+0x19bf4>
   2ac78:	mov	r2, sl
   2ac7c:	mov	r0, r8
   2ac80:	ldr	r1, [r6, r7, lsl #2]
   2ac84:	str	r3, [sp, #4]
   2ac88:	bl	10e10 <memcmp@plt>
   2ac8c:	cmp	r0, #0
   2ac90:	ldr	r3, [sp, #4]
   2ac94:	beq	2ac4c <fputs@plt+0x19ba8>
   2ac98:	add	r7, r7, #1
   2ac9c:	cmp	r7, r4
   2aca0:	blt	2ac68 <fputs@plt+0x19bc4>
   2aca4:	b	2abbc <fputs@plt+0x19b18>
   2aca8:	cmp	r7, r4
   2acac:	bge	2abc4 <fputs@plt+0x19b20>
   2acb0:	mov	r5, sl
   2acb4:	cmp	r5, #0
   2acb8:	ble	2abc4 <fputs@plt+0x19b20>
   2acbc:	mov	r7, #0
   2acc0:	ldr	r3, [sp]
   2acc4:	ldrb	r2, [r3, r7]
   2acc8:	cmp	r5, r2
   2accc:	blt	2ace8 <fputs@plt+0x19c44>
   2acd0:	sub	sl, r5, r2
   2acd4:	ldr	r1, [r6, r7, lsl #2]
   2acd8:	add	r0, r8, sl
   2acdc:	bl	10e10 <memcmp@plt>
   2ace0:	cmp	r0, #0
   2ace4:	beq	2aca8 <fputs@plt+0x19c04>
   2ace8:	add	r7, r7, #1
   2acec:	cmp	r7, r4
   2acf0:	blt	2acc0 <fputs@plt+0x19c1c>
   2acf4:	b	2abc4 <fputs@plt+0x19b20>
   2acf8:	muleq	r7, r0, r4
   2acfc:	push	{r4, lr}
   2ad00:	mov	r4, r0
   2ad04:	ldr	r0, [r2]
   2ad08:	bl	296d0 <fputs@plt+0x1862c>
   2ad0c:	cmp	r0, #0
   2ad10:	popeq	{r4, pc}
   2ad14:	bl	231b4 <fputs@plt+0x12110>
   2ad18:	mov	r1, r0
   2ad1c:	mov	r0, r4
   2ad20:	pop	{r4, lr}
   2ad24:	b	23568 <fputs@plt+0x124c4>
   2ad28:	mov	r1, #2
   2ad2c:	b	29690 <fputs@plt+0x185ec>
   2ad30:	push	{r4, r5, r6, lr}
   2ad34:	mov	r5, r0
   2ad38:	bl	1bf20 <fputs@plt+0xae7c>
   2ad3c:	bl	2ad28 <fputs@plt+0x19c84>
   2ad40:	mov	r4, r0
   2ad44:	mov	r0, r5
   2ad48:	bl	1bf00 <fputs@plt+0xae5c>
   2ad4c:	mov	r0, r4
   2ad50:	pop	{r4, r5, r6, pc}
   2ad54:	b	2ad28 <fputs@plt+0x19c84>
   2ad58:	mov	r1, #3
   2ad5c:	b	29690 <fputs@plt+0x185ec>
   2ad60:	push	{r4, r5, r6, r7, r8, r9, lr}
   2ad64:	mov	r5, r2
   2ad68:	mov	r7, r3
   2ad6c:	sub	sp, sp, #92	; 0x5c
   2ad70:	mov	r4, r1
   2ad74:	ldrb	r2, [r0, #10]
   2ad78:	ldrb	r3, [r5, #4]
   2ad7c:	cmp	r2, r3
   2ad80:	bne	2adb4 <fputs@plt+0x19d10>
   2ad84:	ldr	r3, [r1, #16]
   2ad88:	str	r3, [sp]
   2ad8c:	ldr	r1, [r0, #12]
   2ad90:	ldr	r6, [r5, #12]
   2ad94:	ldr	r3, [r4, #12]
   2ad98:	ldr	r2, [r0, #16]
   2ad9c:	ldr	r0, [r5, #8]
   2ada0:	blx	r6
   2ada4:	mov	r5, r0
   2ada8:	mov	r0, r5
   2adac:	add	sp, sp, #92	; 0x5c
   2adb0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2adb4:	ldr	r2, [r0, #32]
   2adb8:	mov	r1, #1
   2adbc:	mov	r3, #0
   2adc0:	strh	r1, [sp, #16]
   2adc4:	str	r3, [sp, #32]
   2adc8:	strh	r1, [sp, #56]	; 0x38
   2adcc:	mov	r1, r0
   2add0:	add	r0, sp, #8
   2add4:	str	r2, [sp, #40]	; 0x28
   2add8:	str	r3, [sp, #72]	; 0x48
   2addc:	str	r2, [sp, #80]	; 0x50
   2ade0:	mov	r2, #4096	; 0x1000
   2ade4:	bl	1c03c <fputs@plt+0xaf98>
   2ade8:	mov	r2, #4096	; 0x1000
   2adec:	mov	r1, r4
   2adf0:	add	r0, sp, #48	; 0x30
   2adf4:	bl	1c03c <fputs@plt+0xaf98>
   2adf8:	ldrb	r1, [r5, #4]
   2adfc:	add	r0, sp, #8
   2ae00:	bl	29690 <fputs@plt+0x185ec>
   2ae04:	subs	r6, r0, #0
   2ae08:	ldrb	r1, [r5, #4]
   2ae0c:	add	r0, sp, #48	; 0x30
   2ae10:	moveq	r8, r6
   2ae14:	ldrne	r8, [sp, #20]
   2ae18:	bl	29690 <fputs@plt+0x185ec>
   2ae1c:	subs	r4, r0, #0
   2ae20:	mov	r2, r6
   2ae24:	ldrne	r3, [sp, #60]	; 0x3c
   2ae28:	moveq	r3, r4
   2ae2c:	str	r4, [sp]
   2ae30:	clz	r4, r4
   2ae34:	mov	r1, r8
   2ae38:	ldr	r0, [r5, #8]
   2ae3c:	lsr	r4, r4, #5
   2ae40:	ldr	r9, [r5, #12]
   2ae44:	blx	r9
   2ae48:	cmp	r6, #0
   2ae4c:	mov	r5, r0
   2ae50:	moveq	r4, #1
   2ae54:	cmp	r7, #0
   2ae58:	moveq	r4, #0
   2ae5c:	add	r0, sp, #8
   2ae60:	cmp	r4, #0
   2ae64:	movne	r3, #7
   2ae68:	strbne	r3, [r7]
   2ae6c:	bl	1c0e8 <fputs@plt+0xb044>
   2ae70:	add	r0, sp, #48	; 0x30
   2ae74:	bl	1c0e8 <fputs@plt+0xb044>
   2ae78:	b	2ada8 <fputs@plt+0x19d04>
   2ae7c:	push	{r4, r5, r6, r7, r8, lr}
   2ae80:	ldrh	ip, [r1, #8]
   2ae84:	ldrh	r5, [r0, #8]
   2ae88:	orr	r6, r5, ip
   2ae8c:	tst	r6, #1
   2ae90:	beq	2aea4 <fputs@plt+0x19e00>
   2ae94:	and	r0, ip, #1
   2ae98:	and	r5, r5, #1
   2ae9c:	sub	r0, r0, r5
   2aea0:	pop	{r4, r5, r6, r7, r8, pc}
   2aea4:	ands	r3, r6, #12
   2aea8:	mov	lr, r0
   2aeac:	mov	r4, r1
   2aeb0:	beq	2af54 <fputs@plt+0x19eb0>
   2aeb4:	and	r3, r5, ip
   2aeb8:	tst	r3, #4
   2aebc:	beq	2aee8 <fputs@plt+0x19e44>
   2aec0:	ldrd	r0, [r1]
   2aec4:	ldrd	r2, [lr]
   2aec8:	cmp	r2, r0
   2aecc:	sbcs	ip, r3, r1
   2aed0:	blt	2af94 <fputs@plt+0x19ef0>
   2aed4:	cmp	r0, r2
   2aed8:	sbcs	r3, r1, r3
   2aedc:	movlt	r0, #1
   2aee0:	movge	r0, #0
   2aee4:	pop	{r4, r5, r6, r7, r8, pc}
   2aee8:	tst	r3, #8
   2aeec:	beq	2af10 <fputs@plt+0x19e6c>
   2aef0:	vldr	d7, [r1]
   2aef4:	vldr	d6, [r0]
   2aef8:	vcmpe.f64	d6, d7
   2aefc:	vmrs	APSR_nzcv, fpscr
   2af00:	bmi	2af94 <fputs@plt+0x19ef0>
   2af04:	movgt	r0, #1
   2af08:	movle	r0, #0
   2af0c:	pop	{r4, r5, r6, r7, r8, pc}
   2af10:	tst	r5, #4
   2af14:	beq	2af30 <fputs@plt+0x19e8c>
   2af18:	tst	ip, #8
   2af1c:	beq	2af94 <fputs@plt+0x19ef0>
   2af20:	pop	{r4, r5, r6, r7, r8, lr}
   2af24:	vldr	d0, [r1]
   2af28:	ldrd	r0, [r0]
   2af2c:	b	18870 <fputs@plt+0x77cc>
   2af30:	tst	r5, #8
   2af34:	beq	2af8c <fputs@plt+0x19ee8>
   2af38:	tst	ip, #4
   2af3c:	beq	2af94 <fputs@plt+0x19ef0>
   2af40:	ldrd	r0, [r1]
   2af44:	vldr	d0, [lr]
   2af48:	bl	18870 <fputs@plt+0x77cc>
   2af4c:	rsb	r0, r0, #0
   2af50:	pop	{r4, r5, r6, r7, r8, pc}
   2af54:	tst	r6, #2
   2af58:	beq	2af7c <fputs@plt+0x19ed8>
   2af5c:	tst	r5, #2
   2af60:	beq	2af8c <fputs@plt+0x19ee8>
   2af64:	tst	ip, #2
   2af68:	beq	2af94 <fputs@plt+0x19ef0>
   2af6c:	cmp	r2, #0
   2af70:	beq	2af7c <fputs@plt+0x19ed8>
   2af74:	pop	{r4, r5, r6, r7, r8, lr}
   2af78:	b	2ad60 <fputs@plt+0x19cbc>
   2af7c:	mov	r1, r4
   2af80:	mov	r0, lr
   2af84:	pop	{r4, r5, r6, r7, r8, lr}
   2af88:	b	16f38 <fputs@plt+0x5e94>
   2af8c:	mov	r0, #1
   2af90:	pop	{r4, r5, r6, r7, r8, pc}
   2af94:	mvn	r0, #0
   2af98:	pop	{r4, r5, r6, r7, r8, pc}
   2af9c:	push	{r4, r5, r6, lr}
   2afa0:	mov	r5, r2
   2afa4:	mov	r1, #20
   2afa8:	mov	r4, r0
   2afac:	ldrd	r2, [r0, #12]
   2afb0:	ldr	r0, [r5]
   2afb4:	ldr	r2, [r2, #4]
   2afb8:	mla	r3, r1, r3, r2
   2afbc:	ldr	r1, [r5, #4]
   2afc0:	ldr	r2, [r3, #-4]
   2afc4:	bl	2ae7c <fputs@plt+0x19dd8>
   2afc8:	cmp	r0, #0
   2afcc:	popeq	{r4, r5, r6, pc}
   2afd0:	mov	r0, r4
   2afd4:	ldr	r1, [r5]
   2afd8:	pop	{r4, r5, r6, lr}
   2afdc:	b	262f0 <fputs@plt+0x1524c>
   2afe0:	push	{r4, r5, r6, r7, r8, lr}
   2afe4:	mov	r1, #40	; 0x28
   2afe8:	mov	r4, r0
   2afec:	mov	r7, r2
   2aff0:	ldr	r5, [r2]
   2aff4:	bl	24d58 <fputs@plt+0x13cb4>
   2aff8:	subs	r6, r0, #0
   2affc:	popeq	{r4, r5, r6, r7, r8, pc}
   2b000:	ldr	r3, [r7]
   2b004:	ldrh	r1, [r6, #8]
   2b008:	ldrh	r3, [r3, #8]
   2b00c:	and	r2, r3, #31
   2b010:	ldr	r3, [pc, #164]	; 2b0bc <fputs@plt+0x1a018>
   2b014:	add	r3, r3, r2
   2b018:	ldrb	r3, [r3, #3065]	; 0xbf9
   2b01c:	cmp	r3, #5
   2b020:	bne	2b038 <fputs@plt+0x19f94>
   2b024:	cmp	r1, #0
   2b028:	popeq	{r4, r5, r6, r7, r8, pc}
   2b02c:	mov	r3, #1
   2b030:	strb	r3, [r4, #24]
   2b034:	pop	{r4, r5, r6, r7, r8, pc}
   2b038:	cmp	r1, #0
   2b03c:	beq	2b0a8 <fputs@plt+0x1a004>
   2b040:	ldr	r3, [r4, #4]
   2b044:	mov	r1, #20
   2b048:	ldr	r2, [r4, #12]
   2b04c:	ldr	r7, [r3, #4]
   2b050:	ldr	r2, [r2, #4]
   2b054:	ldr	r3, [r4, #16]
   2b058:	mla	r3, r1, r3, r2
   2b05c:	mov	r1, r5
   2b060:	ldr	r2, [r3, #-4]
   2b064:	bl	2ae7c <fputs@plt+0x19dd8>
   2b068:	cmp	r7, #0
   2b06c:	lsrne	r3, r0, #31
   2b070:	moveq	r3, #0
   2b074:	cmp	r3, #0
   2b078:	bne	2b098 <fputs@plt+0x19ff4>
   2b07c:	cmp	r0, #0
   2b080:	movle	r0, #0
   2b084:	movgt	r0, #1
   2b088:	cmp	r7, #0
   2b08c:	movne	r0, #0
   2b090:	cmp	r0, #0
   2b094:	beq	2b02c <fputs@plt+0x19f88>
   2b098:	mov	r1, r5
   2b09c:	mov	r0, r6
   2b0a0:	pop	{r4, r5, r6, r7, r8, lr}
   2b0a4:	b	26274 <fputs@plt+0x151d0>
   2b0a8:	ldr	r3, [r4]
   2b0ac:	mov	r1, r5
   2b0b0:	ldr	r3, [r3, #32]
   2b0b4:	str	r3, [r6, #32]
   2b0b8:	b	2b0a0 <fputs@plt+0x19ffc>
   2b0bc:	muleq	r7, r0, r4
   2b0c0:	ldr	r3, [r0, #4]
   2b0c4:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b0c8:	ldr	ip, [r0, #12]
   2b0cc:	ldr	lr, [r0, #16]
   2b0d0:	ldr	r7, [r3, #4]
   2b0d4:	mov	r3, #20
   2b0d8:	ldr	ip, [ip, #4]
   2b0dc:	mul	r3, r3, lr
   2b0e0:	ldr	r9, [pc, #160]	; 2b188 <fputs@plt+0x1a0e4>
   2b0e4:	adds	r7, r7, #0
   2b0e8:	sub	r3, r3, #20
   2b0ec:	movne	r7, #1
   2b0f0:	add	ip, ip, r3
   2b0f4:	ldr	r3, [r2]
   2b0f8:	ldrh	r3, [r3, #8]
   2b0fc:	and	r3, r3, #31
   2b100:	add	r3, r9, r3
   2b104:	ldrb	r3, [r3, #3065]	; 0xbf9
   2b108:	cmp	r3, #5
   2b10c:	beq	2b180 <fputs@plt+0x1a0dc>
   2b110:	ldr	fp, [ip, #16]
   2b114:	rsb	r7, r7, #0
   2b118:	mov	r5, r2
   2b11c:	mov	sl, r1
   2b120:	mov	r4, r0
   2b124:	mov	r8, #0
   2b128:	mov	r6, #1
   2b12c:	cmp	r6, sl
   2b130:	blt	2b148 <fputs@plt+0x1a0a4>
   2b134:	ldr	r1, [r5, r8, lsl #2]
   2b138:	mov	r0, r4
   2b13c:	add	sp, sp, #4
   2b140:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b144:	b	262f0 <fputs@plt+0x1524c>
   2b148:	ldr	r1, [r5, r6, lsl #2]
   2b14c:	ldrh	r3, [r1, #8]
   2b150:	and	r3, r3, #31
   2b154:	add	r3, r9, r3
   2b158:	ldrb	r3, [r3, #3065]	; 0xbf9
   2b15c:	cmp	r3, #5
   2b160:	beq	2b180 <fputs@plt+0x1a0dc>
   2b164:	mov	r2, fp
   2b168:	ldr	r0, [r5, r8, lsl #2]
   2b16c:	bl	2ae7c <fputs@plt+0x19dd8>
   2b170:	teq	r0, r7
   2b174:	movpl	r8, r6
   2b178:	add	r6, r6, #1
   2b17c:	b	2b12c <fputs@plt+0x1a088>
   2b180:	add	sp, sp, #4
   2b184:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b188:	muleq	r7, r0, r4
   2b18c:	ldrh	r3, [r0, #8]
   2b190:	push	{r4, lr}
   2b194:	mov	r4, r0
   2b198:	tst	r3, #2
   2b19c:	bne	2b1b0 <fputs@plt+0x1a10c>
   2b1a0:	tst	r3, #12
   2b1a4:	beq	2b1b0 <fputs@plt+0x1a10c>
   2b1a8:	mov	r2, #1
   2b1ac:	bl	2947c <fputs@plt+0x183d8>
   2b1b0:	ldrh	r3, [r4, #8]
   2b1b4:	bic	r3, r3, #12
   2b1b8:	strh	r3, [r4, #8]
   2b1bc:	pop	{r4, pc}
   2b1c0:	cmp	r1, #66	; 0x42
   2b1c4:	bls	2b1f0 <fputs@plt+0x1a14c>
   2b1c8:	ldrh	r3, [r0, #8]
   2b1cc:	tst	r3, #4
   2b1d0:	bxne	lr
   2b1d4:	tst	r3, #8
   2b1d8:	bne	2b1ec <fputs@plt+0x1a148>
   2b1dc:	tst	r3, #2
   2b1e0:	bxeq	lr
   2b1e4:	mov	r1, #1
   2b1e8:	b	14688 <fputs@plt+0x35e4>
   2b1ec:	b	14464 <fputs@plt+0x33c0>
   2b1f0:	bxne	lr
   2b1f4:	mov	r1, r2
   2b1f8:	b	2b18c <fputs@plt+0x1a0e8>
   2b1fc:	ldrh	r3, [r0, #8]
   2b200:	tst	r3, #1
   2b204:	bxne	lr
   2b208:	mov	ip, r1
   2b20c:	push	{r4, lr}
   2b210:	mov	r4, r0
   2b214:	sub	r0, ip, #65	; 0x41
   2b218:	mov	r1, r2
   2b21c:	cmp	r0, #4
   2b220:	ldrls	pc, [pc, r0, lsl #2]
   2b224:	b	2b29c <fputs@plt+0x1a1f8>
   2b228:	andeq	fp, r2, ip, lsr r2
   2b22c:	muleq	r2, ip, r2
   2b230:	andeq	fp, r2, r8, ror #4
   2b234:	andeq	fp, r2, r4, ror r2
   2b238:	andeq	fp, r2, r0, lsl #5
   2b23c:	tst	r3, #16
   2b240:	bicne	r3, r3, #33024	; 0x8100
   2b244:	bicne	r3, r3, #239	; 0xef
   2b248:	bne	2b260 <fputs@plt+0x1a1bc>
   2b24c:	mov	r0, r4
   2b250:	bl	2b18c <fputs@plt+0x1a0e8>
   2b254:	ldrh	r3, [r4, #8]
   2b258:	and	r3, r3, #15872	; 0x3e00
   2b25c:	orr	r3, r3, #16
   2b260:	strh	r3, [r4, #8]
   2b264:	pop	{r4, pc}
   2b268:	mov	r0, r4
   2b26c:	pop	{r4, lr}
   2b270:	b	18798 <fputs@plt+0x76f4>
   2b274:	mov	r0, r4
   2b278:	pop	{r4, lr}
   2b27c:	b	186e0 <fputs@plt+0x763c>
   2b280:	mov	r0, r4
   2b284:	bl	18734 <fputs@plt+0x7690>
   2b288:	ldrh	r3, [r4, #8]
   2b28c:	vstr	d0, [r4]
   2b290:	and	r3, r3, #15872	; 0x3e00
   2b294:	orr	r3, r3, #8
   2b298:	b	2b260 <fputs@plt+0x1a1bc>
   2b29c:	asr	r0, r3, #3
   2b2a0:	and	r0, r0, #2
   2b2a4:	orr	r3, r0, r3
   2b2a8:	mov	r0, r4
   2b2ac:	strh	r3, [r4, #8]
   2b2b0:	bl	2b18c <fputs@plt+0x1a0e8>
   2b2b4:	ldrh	r3, [r4, #8]
   2b2b8:	bic	r3, r3, #16384	; 0x4000
   2b2bc:	bic	r3, r3, #28
   2b2c0:	b	2b260 <fputs@plt+0x1a1bc>
   2b2c4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   2b2c8:	mov	r8, r0
   2b2cc:	ldr	r0, [r2]
   2b2d0:	bl	29700 <fputs@plt+0x1865c>
   2b2d4:	ldr	r3, [r0, #12]
   2b2d8:	mov	r5, r0
   2b2dc:	mov	r0, #25
   2b2e0:	mla	r0, r3, r0, r0
   2b2e4:	asr	r1, r0, #31
   2b2e8:	bl	1df74 <fputs@plt+0xced0>
   2b2ec:	subs	r6, r0, #0
   2b2f0:	bne	2b304 <fputs@plt+0x1a260>
   2b2f4:	mov	r0, r8
   2b2f8:	add	sp, sp, #12
   2b2fc:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2b300:	b	2366c <fputs@plt+0x125c8>
   2b304:	ldr	r3, [r5]
   2b308:	mov	r4, #0
   2b30c:	mov	r1, r6
   2b310:	mov	r0, #24
   2b314:	ldr	r2, [pc, #148]	; 2b3b0 <fputs@plt+0x1a30c>
   2b318:	ldr	r9, [pc, #148]	; 2b3b4 <fputs@plt+0x1a310>
   2b31c:	stm	sp, {r3, r4}
   2b320:	bl	29454 <fputs@plt+0x183b0>
   2b324:	mov	r0, r6
   2b328:	bl	15c88 <fputs@plt+0x4be4>
   2b32c:	add	r7, r6, r0
   2b330:	ldr	r3, [r5, #12]
   2b334:	cmp	r3, r4
   2b338:	bgt	2b358 <fputs@plt+0x1a2b4>
   2b33c:	ldr	r3, [pc, #116]	; 2b3b8 <fputs@plt+0x1a314>
   2b340:	mvn	r2, #0
   2b344:	mov	r1, r6
   2b348:	mov	r0, r8
   2b34c:	add	sp, sp, #12
   2b350:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2b354:	b	257dc <fputs@plt+0x14738>
   2b358:	ldr	ip, [r5]
   2b35c:	mov	lr, #0
   2b360:	ldr	r3, [r5, #24]
   2b364:	subs	ip, ip, #1
   2b368:	sbc	r1, lr, #0
   2b36c:	ldr	r0, [r3, r4, lsl #2]
   2b370:	mov	r3, lr
   2b374:	add	r4, r4, #1
   2b378:	add	r0, r0, #1
   2b37c:	mov	r2, r0
   2b380:	adds	r0, ip, r0
   2b384:	adc	r1, r1, lr
   2b388:	bl	6efac <fputs@plt+0x5df08>
   2b38c:	mov	r2, r9
   2b390:	strd	r0, [sp]
   2b394:	mov	r1, r7
   2b398:	mov	r0, #24
   2b39c:	bl	29454 <fputs@plt+0x183b0>
   2b3a0:	mov	r0, r7
   2b3a4:	bl	15c88 <fputs@plt+0x4be4>
   2b3a8:	add	r7, r7, r0
   2b3ac:	b	2b330 <fputs@plt+0x1a28c>
   2b3b0:	andeq	r4, r7, r5, ror lr
   2b3b4:	andeq	r4, r7, r4, ror lr
   2b3b8:	andeq	r7, r1, ip, ror #15
   2b3bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b3c0:	subs	r5, r1, #0
   2b3c4:	sub	sp, sp, #220	; 0xdc
   2b3c8:	beq	2b408 <fputs@plt+0x1a364>
   2b3cc:	mov	r6, r0
   2b3d0:	mov	r4, r2
   2b3d4:	ldr	r0, [r2]
   2b3d8:	bl	296d0 <fputs@plt+0x1862c>
   2b3dc:	subs	r9, r0, #0
   2b3e0:	beq	2b408 <fputs@plt+0x1a364>
   2b3e4:	add	r3, sp, #16
   2b3e8:	add	r2, r4, #4
   2b3ec:	sub	r1, r5, #1
   2b3f0:	mov	r0, r6
   2b3f4:	bl	299c0 <fputs@plt+0x1891c>
   2b3f8:	cmp	r0, #0
   2b3fc:	moveq	r2, #1
   2b400:	moveq	r3, #0
   2b404:	beq	2b45c <fputs@plt+0x1a3b8>
   2b408:	add	sp, sp, #220	; 0xdc
   2b40c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b410:	cmp	r1, #37	; 0x25
   2b414:	bne	2b450 <fputs@plt+0x1a3ac>
   2b418:	add	r0, r0, #1
   2b41c:	ldrb	r1, [r9, r0]
   2b420:	cmp	r1, #89	; 0x59
   2b424:	beq	2b4d0 <fputs@plt+0x1a42c>
   2b428:	bhi	2b4b4 <fputs@plt+0x1a410>
   2b42c:	cmp	r1, #74	; 0x4a
   2b430:	beq	2b4f8 <fputs@plt+0x1a454>
   2b434:	bhi	2b49c <fputs@plt+0x1a3f8>
   2b438:	cmp	r1, #37	; 0x25
   2b43c:	beq	2b450 <fputs@plt+0x1a3ac>
   2b440:	cmp	r1, #72	; 0x48
   2b444:	bne	2b408 <fputs@plt+0x1a364>
   2b448:	adds	r2, r2, #1
   2b44c:	adc	r3, r3, #0
   2b450:	adds	r2, r2, #1
   2b454:	add	r0, r0, #1
   2b458:	adc	r3, r3, #0
   2b45c:	ldrb	r1, [r9, r0]
   2b460:	cmp	r1, #0
   2b464:	bne	2b410 <fputs@plt+0x1a36c>
   2b468:	cmp	r3, #0
   2b46c:	cmpeq	r2, #99	; 0x63
   2b470:	bls	2b51c <fputs@plt+0x1a478>
   2b474:	ldr	r1, [r6]
   2b478:	ldr	r0, [r1, #32]
   2b47c:	ldr	r4, [r0, #92]	; 0x5c
   2b480:	asr	r5, r4, #31
   2b484:	cmp	r5, r3
   2b488:	cmpeq	r4, r2
   2b48c:	bcs	2b500 <fputs@plt+0x1a45c>
   2b490:	mov	r0, r6
   2b494:	bl	25638 <fputs@plt+0x14594>
   2b498:	b	2b408 <fputs@plt+0x1a364>
   2b49c:	cmp	r1, #83	; 0x53
   2b4a0:	beq	2b448 <fputs@plt+0x1a3a4>
   2b4a4:	cmp	r1, #87	; 0x57
   2b4a8:	beq	2b448 <fputs@plt+0x1a3a4>
   2b4ac:	cmp	r1, #77	; 0x4d
   2b4b0:	b	2b444 <fputs@plt+0x1a3a0>
   2b4b4:	cmp	r1, #106	; 0x6a
   2b4b8:	beq	2b4f0 <fputs@plt+0x1a44c>
   2b4bc:	bhi	2b4d8 <fputs@plt+0x1a434>
   2b4c0:	cmp	r1, #100	; 0x64
   2b4c4:	beq	2b448 <fputs@plt+0x1a3a4>
   2b4c8:	cmp	r1, #102	; 0x66
   2b4cc:	bne	2b408 <fputs@plt+0x1a364>
   2b4d0:	adds	r2, r2, #8
   2b4d4:	b	2b44c <fputs@plt+0x1a3a8>
   2b4d8:	cmp	r1, #115	; 0x73
   2b4dc:	beq	2b4f8 <fputs@plt+0x1a454>
   2b4e0:	cmp	r1, #119	; 0x77
   2b4e4:	beq	2b450 <fputs@plt+0x1a3ac>
   2b4e8:	cmp	r1, #109	; 0x6d
   2b4ec:	b	2b444 <fputs@plt+0x1a3a0>
   2b4f0:	adds	r2, r2, #3
   2b4f4:	b	2b44c <fputs@plt+0x1a3a8>
   2b4f8:	adds	r2, r2, #50	; 0x32
   2b4fc:	b	2b44c <fputs@plt+0x1a3a8>
   2b500:	asr	r3, r2, #31
   2b504:	bl	1c810 <fputs@plt+0xb76c>
   2b508:	subs	sl, r0, #0
   2b50c:	bne	2b520 <fputs@plt+0x1a47c>
   2b510:	mov	r0, r6
   2b514:	bl	2366c <fputs@plt+0x125c8>
   2b518:	b	2b408 <fputs@plt+0x1a364>
   2b51c:	add	sl, sp, #116	; 0x74
   2b520:	add	r0, sp, #16
   2b524:	mov	r4, #0
   2b528:	bl	173f0 <fputs@plt+0x634c>
   2b52c:	mov	r7, r4
   2b530:	add	r0, sp, #16
   2b534:	bl	1c474 <fputs@plt+0xb3d0>
   2b538:	ldrb	r3, [r9, r7]
   2b53c:	add	r5, sl, r4
   2b540:	cmp	r3, #0
   2b544:	bne	2b570 <fputs@plt+0x1a4cc>
   2b548:	strb	r3, [r5]
   2b54c:	add	r3, sp, #116	; 0x74
   2b550:	mvn	r2, #0
   2b554:	cmp	sl, r3
   2b558:	mov	r1, sl
   2b55c:	ldr	r3, [pc, #692]	; 2b818 <fputs@plt+0x1a774>
   2b560:	mov	r0, r6
   2b564:	mvneq	r3, #0
   2b568:	bl	257dc <fputs@plt+0x14738>
   2b56c:	b	2b408 <fputs@plt+0x1a364>
   2b570:	cmp	r3, #37	; 0x25
   2b574:	addne	r4, r4, #1
   2b578:	bne	2b5b8 <fputs@plt+0x1a514>
   2b57c:	add	r7, r7, #1
   2b580:	ldrb	r3, [r9, r7]
   2b584:	add	r8, r9, r7
   2b588:	cmp	r3, #89	; 0x59
   2b58c:	beq	2b7e8 <fputs@plt+0x1a744>
   2b590:	bhi	2b690 <fputs@plt+0x1a5ec>
   2b594:	cmp	r3, #77	; 0x4d
   2b598:	beq	2b770 <fputs@plt+0x1a6cc>
   2b59c:	bhi	2b5c0 <fputs@plt+0x1a51c>
   2b5a0:	cmp	r3, #72	; 0x48
   2b5a4:	beq	2b724 <fputs@plt+0x1a680>
   2b5a8:	cmp	r3, #74	; 0x4a
   2b5ac:	beq	2b748 <fputs@plt+0x1a6a4>
   2b5b0:	add	r4, r4, #1
   2b5b4:	mov	r3, #37	; 0x25
   2b5b8:	strb	r3, [r5]
   2b5bc:	b	2b71c <fputs@plt+0x1a678>
   2b5c0:	cmp	r3, #83	; 0x53
   2b5c4:	vldreq	d7, [sp, #48]	; 0x30
   2b5c8:	vcvteq.s32.f64	s15, d7
   2b5cc:	vmoveq	r3, s15
   2b5d0:	beq	2b708 <fputs@plt+0x1a664>
   2b5d4:	cmp	r3, #87	; 0x57
   2b5d8:	bne	2b5b0 <fputs@plt+0x1a50c>
   2b5dc:	add	lr, sp, #16
   2b5e0:	add	ip, sp, #64	; 0x40
   2b5e4:	ldm	lr!, {r0, r1, r2, r3}
   2b5e8:	stmia	ip!, {r0, r1, r2, r3}
   2b5ec:	ldm	lr!, {r0, r1, r2, r3}
   2b5f0:	stmia	ip!, {r0, r1, r2, r3}
   2b5f4:	ldm	lr, {r0, r1, r2, r3}
   2b5f8:	stm	ip, {r0, r1, r2, r3}
   2b5fc:	mov	r3, #0
   2b600:	add	r0, sp, #64	; 0x40
   2b604:	strb	r3, [sp, #106]	; 0x6a
   2b608:	mov	r3, #1
   2b60c:	str	r3, [sp, #76]	; 0x4c
   2b610:	str	r3, [sp, #80]	; 0x50
   2b614:	bl	17288 <fputs@plt+0x61e4>
   2b618:	ldr	r3, [sp, #16]
   2b61c:	ldr	ip, [pc, #504]	; 2b81c <fputs@plt+0x1a778>
   2b620:	ldrd	r0, [sp, #64]	; 0x40
   2b624:	str	r3, [sp, #12]
   2b628:	ldr	fp, [sp, #20]
   2b62c:	subs	r0, r3, r0
   2b630:	add	r3, pc, #456	; 0x1c8
   2b634:	ldrd	r2, [r3]
   2b638:	sbc	r1, fp, r1
   2b63c:	adds	r0, r0, ip
   2b640:	adc	r1, r1, #0
   2b644:	bl	6eed8 <fputs@plt+0x5de34>
   2b648:	ldrb	r3, [r8]
   2b64c:	cmp	r3, #87	; 0x57
   2b650:	bne	2b72c <fputs@plt+0x1a688>
   2b654:	add	r8, r0, #7
   2b658:	ldr	r0, [pc, #444]	; 2b81c <fputs@plt+0x1a778>
   2b65c:	ldr	r1, [sp, #12]
   2b660:	add	r3, pc, #408	; 0x198
   2b664:	ldrd	r2, [r3]
   2b668:	adds	r0, r1, r0
   2b66c:	adc	r1, fp, #0
   2b670:	bl	6eed8 <fputs@plt+0x5de34>
   2b674:	mov	r2, #7
   2b678:	mov	r3, #0
   2b67c:	bl	6eed8 <fputs@plt+0x5de34>
   2b680:	sub	r2, r8, r2
   2b684:	mov	r3, #7
   2b688:	sdiv	r3, r2, r3
   2b68c:	b	2b708 <fputs@plt+0x1a664>
   2b690:	cmp	r3, #106	; 0x6a
   2b694:	beq	2b5dc <fputs@plt+0x1a538>
   2b698:	bhi	2b6e4 <fputs@plt+0x1a640>
   2b69c:	cmp	r3, #100	; 0x64
   2b6a0:	beq	2b704 <fputs@plt+0x1a660>
   2b6a4:	cmp	r3, #102	; 0x66
   2b6a8:	bne	2b5b0 <fputs@plt+0x1a50c>
   2b6ac:	vldr	d6, [pc, #340]	; 2b808 <fputs@plt+0x1a764>
   2b6b0:	mov	r1, r5
   2b6b4:	mov	r0, #7
   2b6b8:	vldr	d7, [sp, #48]	; 0x30
   2b6bc:	ldr	r2, [pc, #348]	; 2b820 <fputs@plt+0x1a77c>
   2b6c0:	vcmp.f64	d7, d6
   2b6c4:	vmrs	APSR_nzcv, fpscr
   2b6c8:	vmovgt.f64	d7, d6
   2b6cc:	vstr	d7, [sp]
   2b6d0:	bl	29454 <fputs@plt+0x183b0>
   2b6d4:	mov	r0, r5
   2b6d8:	bl	15c88 <fputs@plt+0x4be4>
   2b6dc:	add	r4, r4, r0
   2b6e0:	b	2b71c <fputs@plt+0x1a678>
   2b6e4:	cmp	r3, #115	; 0x73
   2b6e8:	beq	2b778 <fputs@plt+0x1a6d4>
   2b6ec:	cmp	r3, #119	; 0x77
   2b6f0:	beq	2b7ac <fputs@plt+0x1a708>
   2b6f4:	cmp	r3, #109	; 0x6d
   2b6f8:	bne	2b5b0 <fputs@plt+0x1a50c>
   2b6fc:	ldr	r3, [sp, #28]
   2b700:	b	2b708 <fputs@plt+0x1a664>
   2b704:	ldr	r3, [sp, #32]
   2b708:	mov	r1, r5
   2b70c:	mov	r0, #3
   2b710:	ldr	r2, [pc, #268]	; 2b824 <fputs@plt+0x1a780>
   2b714:	add	r4, r4, #2
   2b718:	bl	29454 <fputs@plt+0x183b0>
   2b71c:	add	r7, r7, #1
   2b720:	b	2b538 <fputs@plt+0x1a494>
   2b724:	ldr	r3, [sp, #36]	; 0x24
   2b728:	b	2b708 <fputs@plt+0x1a664>
   2b72c:	add	r3, r0, #1
   2b730:	ldr	r2, [pc, #240]	; 2b828 <fputs@plt+0x1a784>
   2b734:	mov	r1, r5
   2b738:	mov	r0, #4
   2b73c:	add	r4, r4, #3
   2b740:	bl	29454 <fputs@plt+0x183b0>
   2b744:	b	2b71c <fputs@plt+0x1a678>
   2b748:	ldrd	r0, [sp, #16]
   2b74c:	bl	6ee78 <fputs@plt+0x5ddd4>
   2b750:	vmov	d7, r0, r1
   2b754:	mov	r1, r5
   2b758:	mov	r0, #20
   2b75c:	vldr	d6, [pc, #172]	; 2b810 <fputs@plt+0x1a76c>
   2b760:	ldr	r2, [pc, #196]	; 2b82c <fputs@plt+0x1a788>
   2b764:	vdiv.f64	d7, d7, d6
   2b768:	vstr	d7, [sp]
   2b76c:	b	2b6d0 <fputs@plt+0x1a62c>
   2b770:	ldr	r3, [sp, #40]	; 0x28
   2b774:	b	2b708 <fputs@plt+0x1a664>
   2b778:	mov	r2, #1000	; 0x3e8
   2b77c:	mov	r3, #0
   2b780:	ldrd	r0, [sp, #16]
   2b784:	bl	6eed8 <fputs@plt+0x5de34>
   2b788:	ldr	r3, [pc, #160]	; 2b830 <fputs@plt+0x1a78c>
   2b78c:	ldr	r2, [pc, #160]	; 2b834 <fputs@plt+0x1a790>
   2b790:	adds	r0, r0, r3
   2b794:	sbc	r1, r1, #49	; 0x31
   2b798:	strd	r0, [sp]
   2b79c:	mov	r1, r5
   2b7a0:	mov	r0, #30
   2b7a4:	bl	29454 <fputs@plt+0x183b0>
   2b7a8:	b	2b6d4 <fputs@plt+0x1a630>
   2b7ac:	ldr	r1, [pc, #132]	; 2b838 <fputs@plt+0x1a794>
   2b7b0:	add	r4, r4, #1
   2b7b4:	ldr	r0, [sp, #16]
   2b7b8:	add	r3, pc, #64	; 0x40
   2b7bc:	ldrd	r2, [r3]
   2b7c0:	adds	r0, r0, r1
   2b7c4:	ldr	r1, [sp, #20]
   2b7c8:	adc	r1, r1, #0
   2b7cc:	bl	6eed8 <fputs@plt+0x5de34>
   2b7d0:	mov	r2, #7
   2b7d4:	mov	r3, #0
   2b7d8:	bl	6eed8 <fputs@plt+0x5de34>
   2b7dc:	add	r2, r2, #48	; 0x30
   2b7e0:	strb	r2, [r5]
   2b7e4:	b	2b71c <fputs@plt+0x1a678>
   2b7e8:	ldr	r2, [pc, #76]	; 2b83c <fputs@plt+0x1a798>
   2b7ec:	mov	r1, r5
   2b7f0:	mov	r0, #5
   2b7f4:	ldr	r3, [sp, #24]
   2b7f8:	bl	29454 <fputs@plt+0x183b0>
   2b7fc:	b	2b6d4 <fputs@plt+0x1a630>
   2b800:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2b804:	andeq	r0, r0, r0
   2b808:	blcc	1942084 <stderr@@GLIBC_2.4+0x18b7334>
   2b80c:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   2b810:	andeq	r0, r0, r0
   2b814:	orrsmi	r9, r4, r0, ror r9
   2b818:	andeq	r2, r1, r4, ror #2
   2b81c:	addseq	r2, r3, #0, 28
   2b820:	andeq	r4, r7, sl, ror lr
   2b824:			; <UNDEFINED> instruction: 0x00074eb9
   2b828:	andeq	r4, r7, r1, lsl #29
   2b82c:	andeq	r4, r7, r6, lsl #29
   2b830:	ldrb	r9, [ip, -r0, asr #13]
   2b834:	ldrdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   2b838:	ldreq	r8, [r9, r0, lsl #20]!
   2b83c:	andeq	r4, r7, ip, lsl #29
   2b840:	push	{r4, lr}
   2b844:	sub	sp, sp, #176	; 0xb0
   2b848:	mov	r4, r0
   2b84c:	add	r3, sp, #24
   2b850:	bl	299c0 <fputs@plt+0x1891c>
   2b854:	cmp	r0, #0
   2b858:	bne	2b8b8 <fputs@plt+0x1a814>
   2b85c:	add	r0, sp, #24
   2b860:	bl	1c474 <fputs@plt+0xb3d0>
   2b864:	ldr	r3, [sp, #48]	; 0x30
   2b868:	add	r1, sp, #76	; 0x4c
   2b86c:	mov	r0, #100	; 0x64
   2b870:	vldr	d7, [sp, #56]	; 0x38
   2b874:	ldr	r2, [pc, #68]	; 2b8c0 <fputs@plt+0x1a81c>
   2b878:	str	r3, [sp, #12]
   2b87c:	ldr	r3, [sp, #44]	; 0x2c
   2b880:	vcvt.s32.f64	s14, d7
   2b884:	str	r3, [sp, #8]
   2b888:	ldr	r3, [sp, #40]	; 0x28
   2b88c:	str	r3, [sp, #4]
   2b890:	ldr	r3, [sp, #36]	; 0x24
   2b894:	vstr	s14, [sp, #16]
   2b898:	str	r3, [sp]
   2b89c:	ldr	r3, [sp, #32]
   2b8a0:	bl	29454 <fputs@plt+0x183b0>
   2b8a4:	mvn	r3, #0
   2b8a8:	add	r1, sp, #76	; 0x4c
   2b8ac:	mov	r2, r3
   2b8b0:	mov	r0, r4
   2b8b4:	bl	257dc <fputs@plt+0x14738>
   2b8b8:	add	sp, sp, #176	; 0xb0
   2b8bc:	pop	{r4, pc}
   2b8c0:	muleq	r7, r1, lr
   2b8c4:	mov	r2, #0
   2b8c8:	mov	r1, r2
   2b8cc:	b	2b840 <fputs@plt+0x1a79c>
   2b8d0:	push	{r4, lr}
   2b8d4:	sub	sp, sp, #160	; 0xa0
   2b8d8:	mov	r4, r0
   2b8dc:	add	r3, sp, #8
   2b8e0:	bl	299c0 <fputs@plt+0x1891c>
   2b8e4:	cmp	r0, #0
   2b8e8:	bne	2b93c <fputs@plt+0x1a898>
   2b8ec:	ldrb	r3, [sp, #49]	; 0x31
   2b8f0:	cmp	r3, #0
   2b8f4:	bne	2b900 <fputs@plt+0x1a85c>
   2b8f8:	add	r0, sp, #8
   2b8fc:	bl	17564 <fputs@plt+0x64c0>
   2b900:	ldr	r3, [sp, #32]
   2b904:	add	r1, sp, #60	; 0x3c
   2b908:	mov	r0, #100	; 0x64
   2b90c:	vldr	d7, [sp, #40]	; 0x28
   2b910:	ldr	r2, [pc, #44]	; 2b944 <fputs@plt+0x1a8a0>
   2b914:	str	r3, [sp]
   2b918:	ldr	r3, [sp, #28]
   2b91c:	vcvt.s32.f64	s14, d7
   2b920:	vstr	s14, [sp, #4]
   2b924:	bl	29454 <fputs@plt+0x183b0>
   2b928:	mvn	r3, #0
   2b92c:	add	r1, sp, #60	; 0x3c
   2b930:	mov	r2, r3
   2b934:	mov	r0, r4
   2b938:	bl	257dc <fputs@plt+0x14738>
   2b93c:	add	sp, sp, #160	; 0xa0
   2b940:	pop	{r4, pc}
   2b944:	andeq	r4, r7, r0, lsr #29
   2b948:	mov	r2, #0
   2b94c:	mov	r1, r2
   2b950:	b	2b8d0 <fputs@plt+0x1a82c>
   2b954:	push	{r4, lr}
   2b958:	sub	sp, sp, #160	; 0xa0
   2b95c:	mov	r4, r0
   2b960:	add	r3, sp, #8
   2b964:	bl	299c0 <fputs@plt+0x1891c>
   2b968:	cmp	r0, #0
   2b96c:	bne	2b9b0 <fputs@plt+0x1a90c>
   2b970:	add	r0, sp, #8
   2b974:	bl	17400 <fputs@plt+0x635c>
   2b978:	ldr	r3, [sp, #24]
   2b97c:	add	r1, sp, #60	; 0x3c
   2b980:	mov	r0, #100	; 0x64
   2b984:	ldr	r2, [pc, #44]	; 2b9b8 <fputs@plt+0x1a914>
   2b988:	str	r3, [sp, #4]
   2b98c:	ldr	r3, [sp, #20]
   2b990:	str	r3, [sp]
   2b994:	ldr	r3, [sp, #16]
   2b998:	bl	29454 <fputs@plt+0x183b0>
   2b99c:	mvn	r3, #0
   2b9a0:	add	r1, sp, #60	; 0x3c
   2b9a4:	mov	r2, r3
   2b9a8:	mov	r0, r4
   2b9ac:	bl	257dc <fputs@plt+0x14738>
   2b9b0:	add	sp, sp, #160	; 0xa0
   2b9b4:	pop	{r4, pc}
   2b9b8:	andeq	r4, r7, pc, lsr #29
   2b9bc:	mov	r2, #0
   2b9c0:	mov	r1, r2
   2b9c4:	b	2b954 <fputs@plt+0x1a8b0>
   2b9c8:	push	{r4, r5, r6, r7, r8, lr}
   2b9cc:	mov	r4, r0
   2b9d0:	ldr	r0, [r2]
   2b9d4:	vpush	{d8}
   2b9d8:	sub	sp, sp, #72	; 0x48
   2b9dc:	ldr	r7, [pc, #560]	; 2bc14 <fputs@plt+0x1ab70>
   2b9e0:	ldrh	r3, [r0, #8]
   2b9e4:	and	r3, r3, #31
   2b9e8:	add	r3, r7, r3
   2b9ec:	ldrb	r3, [r3, #3065]	; 0xbf9
   2b9f0:	sub	r3, r3, #1
   2b9f4:	cmp	r3, #3
   2b9f8:	ldrls	pc, [pc, r3, lsl #2]
   2b9fc:	b	2bc04 <fputs@plt+0x1ab60>
   2ba00:	andeq	fp, r2, ip, ror sl
   2ba04:	andeq	fp, r2, r0, lsl sl
   2ba08:	andeq	fp, r2, r4, asr fp
   2ba0c:	muleq	r2, r4, sl
   2ba10:	bl	18734 <fputs@plt+0x7690>
   2ba14:	ldr	r2, [pc, #508]	; 2bc18 <fputs@plt+0x1ab74>
   2ba18:	add	r1, sp, #20
   2ba1c:	mov	r0, #50	; 0x32
   2ba20:	vstr	d0, [sp]
   2ba24:	vmov.f64	d8, d0
   2ba28:	bl	29454 <fputs@plt+0x183b0>
   2ba2c:	mov	r2, #20
   2ba30:	mov	r3, #1
   2ba34:	add	r1, sp, #8
   2ba38:	add	r0, sp, r2
   2ba3c:	bl	1237c <fputs@plt+0x12d8>
   2ba40:	vldr	d7, [sp, #8]
   2ba44:	vcmp.f64	d7, d8
   2ba48:	vmrs	APSR_nzcv, fpscr
   2ba4c:	beq	2ba64 <fputs@plt+0x1a9c0>
   2ba50:	ldr	r2, [pc, #452]	; 2bc1c <fputs@plt+0x1ab78>
   2ba54:	add	r1, sp, #20
   2ba58:	mov	r0, #50	; 0x32
   2ba5c:	vstr	d8, [sp]
   2ba60:	bl	29454 <fputs@plt+0x183b0>
   2ba64:	mvn	r3, #0
   2ba68:	add	r1, sp, #20
   2ba6c:	mov	r2, r3
   2ba70:	mov	r0, r4
   2ba74:	bl	257dc <fputs@plt+0x14738>
   2ba78:	b	2ba88 <fputs@plt+0x1a9e4>
   2ba7c:	mov	r1, r0
   2ba80:	mov	r0, r4
   2ba84:	bl	262f0 <fputs@plt+0x1524c>
   2ba88:	add	sp, sp, #72	; 0x48
   2ba8c:	vpop	{d8}
   2ba90:	pop	{r4, r5, r6, r7, r8, pc}
   2ba94:	mov	r5, r2
   2ba98:	bl	29700 <fputs@plt+0x1865c>
   2ba9c:	mov	r8, r0
   2baa0:	ldr	r0, [r5]
   2baa4:	bl	29638 <fputs@plt+0x18594>
   2baa8:	asr	r1, r0, #31
   2baac:	adds	r2, r0, #2
   2bab0:	mov	r6, r0
   2bab4:	mov	r0, r4
   2bab8:	adc	r3, r1, #0
   2babc:	adds	r2, r2, r2
   2bac0:	adc	r3, r3, r3
   2bac4:	bl	256a0 <fputs@plt+0x145fc>
   2bac8:	subs	r5, r0, #0
   2bacc:	subne	r2, r8, #1
   2bad0:	addne	r1, r5, #2
   2bad4:	rsbne	r8, r8, #1
   2bad8:	beq	2ba88 <fputs@plt+0x1a9e4>
   2badc:	add	r3, r8, r2
   2bae0:	add	r1, r1, #2
   2bae4:	cmp	r3, r6
   2bae8:	blt	2bb2c <fputs@plt+0x1aa88>
   2baec:	add	r6, r5, r6, lsl #1
   2baf0:	mov	r2, #0
   2baf4:	mov	r3, #39	; 0x27
   2baf8:	mov	r0, r4
   2bafc:	mov	r1, r5
   2bb00:	strb	r3, [r6, #2]
   2bb04:	strb	r2, [r6, #3]
   2bb08:	mov	r2, #88	; 0x58
   2bb0c:	strb	r3, [r5, #1]
   2bb10:	mvn	r3, #0
   2bb14:	strb	r2, [r5]
   2bb18:	mov	r2, r3
   2bb1c:	bl	257dc <fputs@plt+0x14738>
   2bb20:	mov	r0, r5
   2bb24:	bl	177ec <fputs@plt+0x6748>
   2bb28:	b	2ba88 <fputs@plt+0x1a9e4>
   2bb2c:	ldrb	r3, [r2, #1]!
   2bb30:	add	r3, r7, r3, lsr #4
   2bb34:	ldrb	r3, [r3, #3471]	; 0xd8f
   2bb38:	strb	r3, [r1, #-2]
   2bb3c:	ldrb	r3, [r2]
   2bb40:	and	r3, r3, #15
   2bb44:	add	r3, r7, r3
   2bb48:	ldrb	r3, [r3, #3471]	; 0xd8f
   2bb4c:	strb	r3, [r1, #-1]
   2bb50:	b	2badc <fputs@plt+0x1aa38>
   2bb54:	bl	296d0 <fputs@plt+0x1862c>
   2bb58:	subs	r5, r0, #0
   2bb5c:	movne	r2, #0
   2bb60:	movne	r3, #0
   2bb64:	movne	ip, #0
   2bb68:	beq	2ba88 <fputs@plt+0x1a9e4>
   2bb6c:	ldrb	r1, [r5, ip]
   2bb70:	cmp	r1, #0
   2bb74:	bne	2bbd4 <fputs@plt+0x1ab30>
   2bb78:	adds	r0, r2, ip
   2bb7c:	adc	r1, r3, ip, asr #31
   2bb80:	adds	r2, r0, #3
   2bb84:	mov	r0, r4
   2bb88:	adc	r3, r1, #0
   2bb8c:	bl	256a0 <fputs@plt+0x145fc>
   2bb90:	subs	r1, r0, #0
   2bb94:	beq	2ba88 <fputs@plt+0x1a9e4>
   2bb98:	mov	r3, #39	; 0x27
   2bb9c:	sub	r5, r5, #1
   2bba0:	mov	ip, #1
   2bba4:	strb	r3, [r1]
   2bba8:	ldrb	r3, [r5, #1]!
   2bbac:	add	r2, ip, #1
   2bbb0:	add	lr, r1, ip
   2bbb4:	add	r0, r1, r2
   2bbb8:	cmp	r3, #0
   2bbbc:	bne	2bbec <fputs@plt+0x1ab48>
   2bbc0:	mov	ip, #39	; 0x27
   2bbc4:	strb	ip, [lr]
   2bbc8:	strb	r3, [r0]
   2bbcc:	ldr	r3, [pc, #76]	; 2bc20 <fputs@plt+0x1ab7c>
   2bbd0:	b	2ba70 <fputs@plt+0x1a9cc>
   2bbd4:	cmp	r1, #39	; 0x27
   2bbd8:	bne	2bbe4 <fputs@plt+0x1ab40>
   2bbdc:	adds	r2, r2, #1
   2bbe0:	adc	r3, r3, #0
   2bbe4:	add	ip, ip, #1
   2bbe8:	b	2bb6c <fputs@plt+0x1aac8>
   2bbec:	cmp	r3, #39	; 0x27
   2bbf0:	strb	r3, [r1, ip]
   2bbf4:	addeq	r2, ip, #2
   2bbf8:	strbeq	r3, [r0]
   2bbfc:	mov	ip, r2
   2bc00:	b	2bba8 <fputs@plt+0x1ab04>
   2bc04:	mov	r3, #0
   2bc08:	mov	r2, #4
   2bc0c:	ldr	r1, [pc, #16]	; 2bc24 <fputs@plt+0x1ab80>
   2bc10:	b	2ba70 <fputs@plt+0x1a9cc>
   2bc14:	muleq	r7, r0, r4
   2bc18:	andeq	r4, r7, r6, asr #27
   2bc1c:			; <UNDEFINED> instruction: 0x00074ebe
   2bc20:	andeq	r7, r1, ip, ror #15
   2bc24:	andeq	r8, r7, r1, lsr #6
   2bc28:	push	{r1, r2, r3}
   2bc2c:	push	{r4, r5, r6, lr}
   2bc30:	sub	sp, sp, #252	; 0xfc
   2bc34:	ldr	r5, [pc, #120]	; 2bcb4 <fputs@plt+0x1ac10>
   2bc38:	ldr	r3, [r5, #256]	; 0x100
   2bc3c:	cmp	r3, #0
   2bc40:	beq	2bca4 <fputs@plt+0x1ac00>
   2bc44:	add	r3, sp, #36	; 0x24
   2bc48:	mov	r1, #210	; 0xd2
   2bc4c:	add	r2, sp, #272	; 0x110
   2bc50:	mov	r4, r0
   2bc54:	add	r0, sp, #8
   2bc58:	str	r3, [sp, #12]
   2bc5c:	str	r3, [sp, #16]
   2bc60:	mov	r3, #0
   2bc64:	str	r2, [sp, #4]
   2bc68:	str	r1, [sp, #24]
   2bc6c:	ldr	r1, [sp, #268]	; 0x10c
   2bc70:	str	r3, [sp, #8]
   2bc74:	str	r3, [sp, #20]
   2bc78:	str	r3, [sp, #28]
   2bc7c:	strh	r3, [sp, #32]
   2bc80:	bl	283b8 <fputs@plt+0x17314>
   2bc84:	ldr	r6, [r5, #256]	; 0x100
   2bc88:	add	r0, sp, #8
   2bc8c:	ldr	r5, [r5, #260]	; 0x104
   2bc90:	bl	1d284 <fputs@plt+0xc1e0>
   2bc94:	mov	r2, r0
   2bc98:	mov	r1, r4
   2bc9c:	mov	r0, r5
   2bca0:	blx	r6
   2bca4:	add	sp, sp, #252	; 0xfc
   2bca8:	pop	{r4, r5, r6, lr}
   2bcac:	add	sp, sp, #12
   2bcb0:	bx	lr
   2bcb4:	andeq	sl, r8, r0, lsr #2
   2bcb8:	ldr	r3, [pc, #36]	; 2bce4 <fputs@plt+0x1ac40>
   2bcbc:	push	{r0, r1, r2, lr}
   2bcc0:	ldr	r2, [pc, #32]	; 2bce8 <fputs@plt+0x1ac44>
   2bcc4:	str	r3, [sp]
   2bcc8:	mov	r3, r0
   2bccc:	mov	r0, #21
   2bcd0:	ldr	r1, [pc, #20]	; 2bcec <fputs@plt+0x1ac48>
   2bcd4:	bl	2bc28 <fputs@plt+0x1ab84>
   2bcd8:	mov	r0, #21
   2bcdc:	add	sp, sp, #12
   2bce0:	pop	{pc}		; (ldr pc, [sp], #4)
   2bce4:	andeq	r4, r7, r7, asr #26
   2bce8:	andeq	r4, r7, r5, asr #29
   2bcec:	andeq	r4, r7, ip, asr #29
   2bcf0:	cmp	r0, #9
   2bcf4:	bls	2bd00 <fputs@plt+0x1ac5c>
   2bcf8:	movw	r0, #16513	; 0x4081
   2bcfc:	b	2bcb8 <fputs@plt+0x1ac14>
   2bd00:	ldr	ip, [pc, #48]	; 2bd38 <fputs@plt+0x1ac94>
   2bd04:	push	{r4, lr}
   2bd08:	mov	r4, #0
   2bd0c:	cmp	r3, r4
   2bd10:	str	r4, [r1, #4]
   2bd14:	ldr	lr, [ip, r0, lsl #2]
   2bd18:	add	r0, r0, #10
   2bd1c:	str	lr, [r1]
   2bd20:	ldr	r1, [ip, r0, lsl #2]
   2bd24:	strne	lr, [ip, r0, lsl #2]
   2bd28:	mov	r0, #0
   2bd2c:	str	r1, [r2]
   2bd30:	str	r4, [r2, #4]
   2bd34:	pop	{r4, pc}
   2bd38:	andeq	r0, r9, r0, lsr #15
   2bd3c:	push	{r4, r5, lr}
   2bd40:	sub	sp, sp, #20
   2bd44:	mov	r5, r1
   2bd48:	mov	r4, r2
   2bd4c:	mov	r1, sp
   2bd50:	add	r2, sp, #8
   2bd54:	bl	2bcf0 <fputs@plt+0x1ac4c>
   2bd58:	cmp	r0, #0
   2bd5c:	ldreq	r3, [sp]
   2bd60:	streq	r3, [r5]
   2bd64:	ldreq	r3, [sp, #8]
   2bd68:	streq	r3, [r4]
   2bd6c:	add	sp, sp, #20
   2bd70:	pop	{r4, r5, pc}
   2bd74:	push	{r0, r1, r2, r3, r4, lr}
   2bd78:	mov	r3, #0
   2bd7c:	mov	r1, sp
   2bd80:	add	r2, sp, #8
   2bd84:	mov	r0, r3
   2bd88:	bl	2bcf0 <fputs@plt+0x1ac4c>
   2bd8c:	ldrd	r0, [sp]
   2bd90:	add	sp, sp, #20
   2bd94:	pop	{pc}		; (ldr pc, [sp], #4)
   2bd98:	push	{r0, r1, r2, r3, r4, lr}
   2bd9c:	mov	r3, r0
   2bda0:	mov	r1, sp
   2bda4:	add	r2, sp, #8
   2bda8:	mov	r0, #0
   2bdac:	bl	2bcf0 <fputs@plt+0x1ac4c>
   2bdb0:	ldrd	r0, [sp, #8]
   2bdb4:	add	sp, sp, #20
   2bdb8:	pop	{pc}		; (ldr pc, [sp], #4)
   2bdbc:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bdc0:	mov	r6, r0
   2bdc4:	mov	r0, r1
   2bdc8:	mov	r7, r1
   2bdcc:	mov	fp, r2
   2bdd0:	mov	r8, r3
   2bdd4:	add	r9, r6, #320	; 0x140
   2bdd8:	bl	15c88 <fputs@plt+0x4be4>
   2bddc:	mov	sl, r0
   2bde0:	mov	r1, r7
   2bde4:	mov	r0, r9
   2bde8:	bl	131d8 <fputs@plt+0x2134>
   2bdec:	subs	r4, r0, #0
   2bdf0:	beq	2be30 <fputs@plt+0x1ad8c>
   2bdf4:	ldr	r0, [pc, #172]	; 2bea8 <fputs@plt+0x1ae04>
   2bdf8:	bl	2bcb8 <fputs@plt+0x1ac14>
   2bdfc:	mov	r1, r0
   2be00:	mov	r0, r6
   2be04:	bl	1becc <fputs@plt+0xae28>
   2be08:	ldr	r3, [sp, #40]	; 0x28
   2be0c:	mov	r4, r0
   2be10:	cmp	r0, #0
   2be14:	cmpne	r3, #0
   2be18:	beq	2be24 <fputs@plt+0x1ad80>
   2be1c:	mov	r0, r8
   2be20:	blx	r3
   2be24:	mov	r0, r4
   2be28:	add	sp, sp, #4
   2be2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2be30:	add	r2, sl, #21
   2be34:	mov	r3, r4
   2be38:	mov	r0, r6
   2be3c:	bl	1c810 <fputs@plt+0xb76c>
   2be40:	subs	r5, r0, #0
   2be44:	bne	2be50 <fputs@plt+0x1adac>
   2be48:	mov	r1, #0
   2be4c:	b	2be00 <fputs@plt+0x1ad5c>
   2be50:	add	r3, r5, #20
   2be54:	add	r2, sl, #1
   2be58:	mov	r1, r7
   2be5c:	mov	r0, r3
   2be60:	bl	10f18 <memcpy@plt>
   2be64:	ldr	r2, [sp, #40]	; 0x28
   2be68:	mov	r3, r0
   2be6c:	mov	r1, r0
   2be70:	mov	r0, r9
   2be74:	str	fp, [r5]
   2be78:	stmib	r5, {r3, r8}
   2be7c:	str	r2, [r5, #12]
   2be80:	mov	r2, r5
   2be84:	str	r4, [r5, #16]
   2be88:	bl	1c610 <fputs@plt+0xb56c>
   2be8c:	subs	r1, r0, #0
   2be90:	beq	2be48 <fputs@plt+0x1ada4>
   2be94:	mov	r0, r6
   2be98:	bl	179f4 <fputs@plt+0x6950>
   2be9c:	bl	1b744 <fputs@plt+0xa6a0>
   2bea0:	mov	r1, r4
   2bea4:	b	2be00 <fputs@plt+0x1ad5c>
   2bea8:	andeq	ip, r1, r7, lsr #31
   2beac:	mov	ip, #0
   2beb0:	push	{r0, r1, r2, lr}
   2beb4:	str	ip, [sp]
   2beb8:	bl	2bdbc <fputs@plt+0x1ad18>
   2bebc:	add	sp, sp, #12
   2bec0:	pop	{pc}		; (ldr pc, [sp], #4)
   2bec4:	b	2bdbc <fputs@plt+0x1ad18>
   2bec8:	push	{r1, r2, r3}
   2becc:	push	{r0, r1, r4, r5, lr}
   2bed0:	add	r3, sp, #24
   2bed4:	mov	r5, r0
   2bed8:	ldr	r2, [sp, #20]
   2bedc:	str	r3, [sp, #4]
   2bee0:	cmp	r2, #1
   2bee4:	bne	2bf1c <fputs@plt+0x1ae78>
   2bee8:	ldr	r2, [r0, #336]	; 0x150
   2beec:	cmp	r2, #0
   2bef0:	ldreq	r0, [pc, #72]	; 2bf40 <fputs@plt+0x1ae9c>
   2bef4:	beq	2bf20 <fputs@plt+0x1ae7c>
   2bef8:	mov	r4, #0
   2befc:	ldr	r2, [r2]
   2bf00:	ldr	r3, [r3]
   2bf04:	strb	r3, [r2, #16]
   2bf08:	mov	r0, r4
   2bf0c:	add	sp, sp, #8
   2bf10:	pop	{r4, r5, lr}
   2bf14:	add	sp, sp, #12
   2bf18:	bx	lr
   2bf1c:	ldr	r0, [pc, #32]	; 2bf44 <fputs@plt+0x1aea0>
   2bf20:	bl	2bcb8 <fputs@plt+0x1ac14>
   2bf24:	cmp	r0, #0
   2bf28:	mov	r4, r0
   2bf2c:	beq	2bf08 <fputs@plt+0x1ae64>
   2bf30:	mov	r1, r0
   2bf34:	mov	r0, r5
   2bf38:	bl	1be98 <fputs@plt+0xadf4>
   2bf3c:	b	2bf08 <fputs@plt+0x1ae64>
   2bf40:	andeq	sp, r1, sl, lsl r4
   2bf44:	andeq	sp, r1, r2, lsr #8
   2bf48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bf4c:	subs	r5, r2, #0
   2bf50:	sub	sp, sp, #108	; 0x6c
   2bf54:	mov	r8, r0
   2bf58:	mov	r7, r1
   2bf5c:	movne	fp, r5
   2bf60:	moveq	fp, #420	; 0x1a4
   2bf64:	ldr	r6, [pc, #208]	; 2c03c <fputs@plt+0x1af98>
   2bf68:	ldr	sl, [pc, #208]	; 2c040 <fputs@plt+0x1af9c>
   2bf6c:	ldr	r9, [pc, #208]	; 2c044 <fputs@plt+0x1afa0>
   2bf70:	mov	r2, fp
   2bf74:	orr	r1, r7, #524288	; 0x80000
   2bf78:	mov	r0, r8
   2bf7c:	ldr	r3, [r6, #276]	; 0x114
   2bf80:	blx	r3
   2bf84:	subs	r4, r0, #0
   2bf88:	bge	2bfa8 <fputs@plt+0x1af04>
   2bf8c:	bl	11098 <__errno_location@plt>
   2bf90:	ldr	r3, [r0]
   2bf94:	cmp	r3, #4
   2bf98:	beq	2bf70 <fputs@plt+0x1aecc>
   2bf9c:	mov	r0, r4
   2bfa0:	add	sp, sp, #108	; 0x6c
   2bfa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bfa8:	cmp	r4, #2
   2bfac:	bgt	2bff0 <fputs@plt+0x1af4c>
   2bfb0:	ldr	r3, [r6, #288]	; 0x120
   2bfb4:	blx	r3
   2bfb8:	mov	r3, r4
   2bfbc:	mov	r2, r8
   2bfc0:	mov	r1, sl
   2bfc4:	mov	r0, #28
   2bfc8:	bl	2bc28 <fputs@plt+0x1ab84>
   2bfcc:	mov	r2, r5
   2bfd0:	mov	r1, r7
   2bfd4:	ldr	r3, [r6, #276]	; 0x114
   2bfd8:	mov	r0, r9
   2bfdc:	blx	r3
   2bfe0:	cmp	r0, #0
   2bfe4:	bge	2bf70 <fputs@plt+0x1aecc>
   2bfe8:	mvn	r4, #0
   2bfec:	b	2bf9c <fputs@plt+0x1aef8>
   2bff0:	cmp	r5, #0
   2bff4:	beq	2bf9c <fputs@plt+0x1aef8>
   2bff8:	mov	r1, sp
   2bffc:	ldr	r3, [r6, #336]	; 0x150
   2c000:	blx	r3
   2c004:	cmp	r0, #0
   2c008:	bne	2bf9c <fputs@plt+0x1aef8>
   2c00c:	ldrd	r2, [sp, #48]	; 0x30
   2c010:	orrs	r3, r2, r3
   2c014:	bne	2bf9c <fputs@plt+0x1aef8>
   2c018:	ldr	r3, [sp, #16]
   2c01c:	ubfx	r3, r3, #0, #9
   2c020:	cmp	r3, r5
   2c024:	beq	2bf9c <fputs@plt+0x1aef8>
   2c028:	mov	r1, r5
   2c02c:	mov	r0, r4
   2c030:	ldr	r3, [r6, #444]	; 0x1bc
   2c034:	blx	r3
   2c038:	b	2bf9c <fputs@plt+0x1aef8>
   2c03c:	andeq	sl, r8, r0, lsr #2
   2c040:	andeq	r4, r7, r5, ror #29
   2c044:	andeq	r4, r7, r0, lsl pc
   2c048:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   2c04c:	mov	r4, r2
   2c050:	mov	r8, r1
   2c054:	mov	r7, r3
   2c058:	mov	r5, r0
   2c05c:	bl	11098 <__errno_location@plt>
   2c060:	ldr	r6, [r0]
   2c064:	mov	r0, r6
   2c068:	bl	10dbc <strerror@plt>
   2c06c:	ldr	r3, [pc, #48]	; 2c0a4 <fputs@plt+0x1b000>
   2c070:	cmp	r4, #0
   2c074:	mov	r2, r7
   2c078:	str	r8, [sp]
   2c07c:	ldr	r1, [pc, #36]	; 2c0a8 <fputs@plt+0x1b004>
   2c080:	str	r0, [sp, #8]
   2c084:	mov	r0, r5
   2c088:	moveq	r4, r3
   2c08c:	mov	r3, r6
   2c090:	str	r4, [sp, #4]
   2c094:	bl	2bc28 <fputs@plt+0x1ab84>
   2c098:	mov	r0, r5
   2c09c:	add	sp, sp, #16
   2c0a0:	pop	{r4, r5, r6, r7, r8, pc}
   2c0a4:	strdeq	r7, [r7], -r9
   2c0a8:	andeq	r4, r7, sl, lsl pc
   2c0ac:	cmp	r2, #0
   2c0b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c0b4:	mov	r4, r0
   2c0b8:	sbcs	r1, r3, #0
   2c0bc:	sub	sp, sp, #132	; 0x84
   2c0c0:	bge	2c0e8 <fputs@plt+0x1b044>
   2c0c4:	ldr	r3, [pc, #320]	; 2c20c <fputs@plt+0x1b168>
   2c0c8:	add	r1, sp, #24
   2c0cc:	ldr	r0, [r0, #12]
   2c0d0:	ldr	r3, [r3, #336]	; 0x150
   2c0d4:	blx	r3
   2c0d8:	cmp	r0, #0
   2c0dc:	movwne	r0, #1802	; 0x70a
   2c0e0:	bne	2c1fc <fputs@plt+0x1b158>
   2c0e4:	ldrd	r2, [sp, #72]	; 0x48
   2c0e8:	ldrd	r8, [r4, #48]	; 0x30
   2c0ec:	ldrd	r6, [r4, #64]	; 0x40
   2c0f0:	cmp	r2, r6
   2c0f4:	sbcs	r1, r3, r7
   2c0f8:	movlt	r7, r3
   2c0fc:	movlt	r6, r2
   2c100:	cmp	r9, r7
   2c104:	cmpeq	r8, r6
   2c108:	beq	2c1f8 <fputs@plt+0x1b154>
   2c10c:	ldr	r3, [r4, #12]
   2c110:	ldr	sl, [r4, #72]	; 0x48
   2c114:	ldr	r5, [pc, #240]	; 2c20c <fputs@plt+0x1b168>
   2c118:	str	r3, [sp, #20]
   2c11c:	cmp	sl, #0
   2c120:	beq	2c204 <fputs@plt+0x1b160>
   2c124:	ldrd	r0, [r4, #56]	; 0x38
   2c128:	cmp	r9, r1
   2c12c:	cmpeq	r8, r0
   2c130:	beq	2c144 <fputs@plt+0x1b0a0>
   2c134:	sub	r1, r0, r8
   2c138:	add	r0, sl, r8
   2c13c:	ldr	r3, [r5, #552]	; 0x228
   2c140:	blx	r3
   2c144:	mov	r3, #1
   2c148:	mov	r2, r6
   2c14c:	ldr	fp, [r5, #564]	; 0x234
   2c150:	mov	r1, r8
   2c154:	mov	r0, sl
   2c158:	blx	fp
   2c15c:	sub	r3, r0, #1
   2c160:	mov	fp, r0
   2c164:	cmn	r3, #3
   2c168:	bls	2c17c <fputs@plt+0x1b0d8>
   2c16c:	mov	r1, r8
   2c170:	mov	r0, sl
   2c174:	ldr	r3, [r5, #552]	; 0x228
   2c178:	blx	r3
   2c17c:	cmp	fp, #0
   2c180:	ldr	r8, [pc, #136]	; 2c210 <fputs@plt+0x1b16c>
   2c184:	bne	2c1b8 <fputs@plt+0x1b114>
   2c188:	mov	r2, #0
   2c18c:	mov	r3, #0
   2c190:	mov	r1, r6
   2c194:	mov	r0, #0
   2c198:	strd	r2, [sp, #8]
   2c19c:	ldr	r3, [sp, #20]
   2c1a0:	str	r3, [sp]
   2c1a4:	mov	r3, #1
   2c1a8:	mov	r2, r3
   2c1ac:	ldr	r5, [r5, #540]	; 0x21c
   2c1b0:	blx	r5
   2c1b4:	mov	fp, r0
   2c1b8:	cmn	fp, #1
   2c1bc:	bne	2c1ec <fputs@plt+0x1b148>
   2c1c0:	movw	r3, #32299	; 0x7e2b
   2c1c4:	mov	r1, r8
   2c1c8:	ldr	r2, [r4, #32]
   2c1cc:	mov	r0, #0
   2c1d0:	bl	2c048 <fputs@plt+0x1afa4>
   2c1d4:	mov	r2, #0
   2c1d8:	mov	r3, r2
   2c1dc:	mov	fp, r2
   2c1e0:	mov	r6, r2
   2c1e4:	mov	r7, r2
   2c1e8:	strd	r2, [r4, #64]	; 0x40
   2c1ec:	strd	r6, [r4, #48]	; 0x30
   2c1f0:	strd	r6, [r4, #56]	; 0x38
   2c1f4:	str	fp, [r4, #72]	; 0x48
   2c1f8:	mov	r0, #0
   2c1fc:	add	sp, sp, #132	; 0x84
   2c200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c204:	ldr	r8, [pc, #8]	; 2c214 <fputs@plt+0x1b170>
   2c208:	b	2c188 <fputs@plt+0x1b0e4>
   2c20c:	andeq	sl, r8, r0, lsr #2
   2c210:	andeq	r4, r7, lr, lsr pc
   2c214:	andeq	r4, r7, r9, lsr pc
   2c218:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c21c:	mov	r1, #0
   2c220:	ldrd	r8, [r0, #64]	; 0x40
   2c224:	ldr	r5, [sp, #36]	; 0x24
   2c228:	cmp	r8, #1
   2c22c:	str	r1, [r5]
   2c230:	sbcs	r1, r9, #0
   2c234:	bge	2c240 <fputs@plt+0x1b19c>
   2c238:	mov	r0, #0
   2c23c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c240:	mov	r7, r3
   2c244:	ldr	r3, [r0, #72]	; 0x48
   2c248:	mov	r4, r0
   2c24c:	mov	r6, r2
   2c250:	cmp	r3, #0
   2c254:	beq	2c290 <fputs@plt+0x1b1ec>
   2c258:	ldr	r3, [sp, #32]
   2c25c:	adds	r0, r6, r3
   2c260:	adc	r1, r7, r3, asr #31
   2c264:	ldrd	r2, [r4, #48]	; 0x30
   2c268:	cmp	r2, r0
   2c26c:	sbcs	r3, r3, r1
   2c270:	blt	2c238 <fputs@plt+0x1b194>
   2c274:	ldr	r3, [r4, #72]	; 0x48
   2c278:	add	r2, r3, r6
   2c27c:	ldr	r3, [r4, #44]	; 0x2c
   2c280:	str	r2, [r5]
   2c284:	add	r3, r3, #1
   2c288:	str	r3, [r4, #44]	; 0x2c
   2c28c:	b	2c238 <fputs@plt+0x1b194>
   2c290:	ldr	r3, [r0, #44]	; 0x2c
   2c294:	cmp	r3, #0
   2c298:	bgt	2c258 <fputs@plt+0x1b1b4>
   2c29c:	mvn	r2, #0
   2c2a0:	mvn	r3, #0
   2c2a4:	bl	2c0ac <fputs@plt+0x1b008>
   2c2a8:	cmp	r0, #0
   2c2ac:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c2b0:	b	2c258 <fputs@plt+0x1b1b4>
   2c2b4:	ldr	r3, [pc, #60]	; 2c2f8 <fputs@plt+0x1b254>
   2c2b8:	push	{r4, r5, r6, lr}
   2c2bc:	mov	r4, r0
   2c2c0:	mov	r0, r1
   2c2c4:	mov	r5, r2
   2c2c8:	ldr	r3, [r3, #288]	; 0x120
   2c2cc:	blx	r3
   2c2d0:	cmp	r0, #0
   2c2d4:	popeq	{r4, r5, r6, pc}
   2c2d8:	cmp	r4, #0
   2c2dc:	mov	r3, r5
   2c2e0:	ldrne	r4, [r4, #32]
   2c2e4:	movw	r0, #4106	; 0x100a
   2c2e8:	ldr	r1, [pc, #12]	; 2c2fc <fputs@plt+0x1b258>
   2c2ec:	mov	r2, r4
   2c2f0:	pop	{r4, r5, r6, lr}
   2c2f4:	b	2c048 <fputs@plt+0x1afa4>
   2c2f8:	andeq	sl, r8, r0, lsr #2
   2c2fc:	andeq	r4, r7, r5, asr #30
   2c300:	ldr	r3, [r0, #8]
   2c304:	push	{r4, r5, r6, r7, r8, lr}
   2c308:	ldr	r4, [r3, #28]
   2c30c:	cmp	r4, #0
   2c310:	popeq	{r4, r5, r6, r7, r8, pc}
   2c314:	ldr	r5, [r4, #28]
   2c318:	cmp	r5, #0
   2c31c:	popne	{r4, r5, r6, r7, r8, pc}
   2c320:	mov	r6, r0
   2c324:	ldr	r8, [pc, #124]	; 2c3a8 <fputs@plt+0x1b304>
   2c328:	bl	132c0 <fputs@plt+0x221c>
   2c32c:	mov	r7, r0
   2c330:	ldrh	r3, [r4, #20]
   2c334:	ldr	r0, [r4, #24]
   2c338:	cmp	r3, r5
   2c33c:	bgt	2c37c <fputs@plt+0x1b2d8>
   2c340:	bl	177ec <fputs@plt+0x6748>
   2c344:	ldr	r1, [r4, #12]
   2c348:	cmp	r1, #0
   2c34c:	blt	2c364 <fputs@plt+0x1b2c0>
   2c350:	movw	r2, #31697	; 0x7bd1
   2c354:	mov	r0, r6
   2c358:	bl	2c2b4 <fputs@plt+0x1b210>
   2c35c:	mvn	r3, #0
   2c360:	str	r3, [r4, #12]
   2c364:	ldr	r3, [r4]
   2c368:	mov	r2, #0
   2c36c:	mov	r0, r4
   2c370:	pop	{r4, r5, r6, r7, r8, lr}
   2c374:	str	r2, [r3, #28]
   2c378:	b	177ec <fputs@plt+0x6748>
   2c37c:	ldr	r3, [r4, #12]
   2c380:	ldr	r0, [r0, r5, lsl #2]
   2c384:	cmp	r3, #0
   2c388:	blt	2c3a0 <fputs@plt+0x1b2fc>
   2c38c:	ldr	r1, [r4, #16]
   2c390:	ldr	r3, [r8, #552]	; 0x228
   2c394:	blx	r3
   2c398:	add	r5, r5, r7
   2c39c:	b	2c330 <fputs@plt+0x1b28c>
   2c3a0:	bl	177ec <fputs@plt+0x6748>
   2c3a4:	b	2c398 <fputs@plt+0x1b2f4>
   2c3a8:	andeq	sl, r8, r0, lsr #2
   2c3ac:	ldr	r2, [r0, #36]	; 0x24
   2c3b0:	cmp	r2, #0
   2c3b4:	beq	2c444 <fputs@plt+0x1b3a0>
   2c3b8:	push	{r4, r5, r6, lr}
   2c3bc:	ldr	r4, [r2]
   2c3c0:	ldr	r3, [r4, #32]
   2c3c4:	add	ip, r4, #32
   2c3c8:	cmp	r3, r2
   2c3cc:	bne	2c438 <fputs@plt+0x1b394>
   2c3d0:	ldr	r2, [r3, #4]
   2c3d4:	mov	r5, r0
   2c3d8:	mov	r0, r3
   2c3dc:	mov	r6, r1
   2c3e0:	str	r2, [ip]
   2c3e4:	bl	177ec <fputs@plt+0x6748>
   2c3e8:	mov	r3, #0
   2c3ec:	str	r3, [r5, #36]	; 0x24
   2c3f0:	ldr	r3, [r4, #28]
   2c3f4:	sub	r3, r3, #1
   2c3f8:	cmp	r3, #0
   2c3fc:	str	r3, [r4, #28]
   2c400:	bne	2c430 <fputs@plt+0x1b38c>
   2c404:	cmp	r6, #0
   2c408:	beq	2c428 <fputs@plt+0x1b384>
   2c40c:	ldr	r3, [r4, #12]
   2c410:	cmp	r3, #0
   2c414:	blt	2c428 <fputs@plt+0x1b384>
   2c418:	ldr	r3, [pc, #44]	; 2c44c <fputs@plt+0x1b3a8>
   2c41c:	ldr	r0, [r4, #8]
   2c420:	ldr	r3, [r3, #468]	; 0x1d4
   2c424:	blx	r3
   2c428:	mov	r0, r5
   2c42c:	bl	2c300 <fputs@plt+0x1b25c>
   2c430:	mov	r0, #0
   2c434:	pop	{r4, r5, r6, pc}
   2c438:	add	ip, r3, #4
   2c43c:	ldr	r3, [r3, #4]
   2c440:	b	2c3c8 <fputs@plt+0x1b324>
   2c444:	mov	r0, #0
   2c448:	bx	lr
   2c44c:	andeq	sl, r8, r0, lsr #2
   2c450:	push	{r4, lr}
   2c454:	mov	r4, r0
   2c458:	bl	132e4 <fputs@plt+0x2240>
   2c45c:	ldr	r1, [r4, #12]
   2c460:	cmp	r1, #0
   2c464:	blt	2c47c <fputs@plt+0x1b3d8>
   2c468:	movw	r2, #29444	; 0x7304
   2c46c:	mov	r0, r4
   2c470:	bl	2c2b4 <fputs@plt+0x1b210>
   2c474:	mvn	r3, #0
   2c478:	str	r3, [r4, #12]
   2c47c:	ldr	r0, [r4, #28]
   2c480:	bl	177ec <fputs@plt+0x6748>
   2c484:	mov	r2, #80	; 0x50
   2c488:	mov	r1, #0
   2c48c:	mov	r0, r4
   2c490:	bl	10e88 <memset@plt>
   2c494:	mov	r0, #0
   2c498:	pop	{r4, pc}
   2c49c:	push	{r4, lr}
   2c4a0:	mov	r1, #0
   2c4a4:	mov	r4, r0
   2c4a8:	bl	1ad64 <fputs@plt+0x9cc0>
   2c4ac:	ldr	r0, [r4, #24]
   2c4b0:	bl	177ec <fputs@plt+0x6748>
   2c4b4:	mov	r0, r4
   2c4b8:	pop	{r4, lr}
   2c4bc:	b	2c450 <fputs@plt+0x1b3ac>
   2c4c0:	b	2c450 <fputs@plt+0x1b3ac>
   2c4c4:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2c4c8:	mov	r5, r2
   2c4cc:	mov	r4, r1
   2c4d0:	mov	r2, r1
   2c4d4:	mov	r0, r5
   2c4d8:	mov	r1, #0
   2c4dc:	ldr	r7, [pc, #140]	; 2c570 <fputs@plt+0x1b4cc>
   2c4e0:	bl	10e88 <memset@plt>
   2c4e4:	bl	11008 <getpid@plt>
   2c4e8:	mov	r2, #0
   2c4ec:	mov	r1, r2
   2c4f0:	str	r0, [r7, #348]	; 0x15c
   2c4f4:	ldr	r0, [pc, #120]	; 2c574 <fputs@plt+0x1b4d0>
   2c4f8:	bl	2bf48 <fputs@plt+0x1aea4>
   2c4fc:	subs	r6, r0, #0
   2c500:	ldrge	r7, [pc, #112]	; 2c578 <fputs@plt+0x1b4d4>
   2c504:	bge	2c530 <fputs@plt+0x1b48c>
   2c508:	add	r0, sp, #4
   2c50c:	mov	r4, #8
   2c510:	bl	10f78 <time@plt>
   2c514:	ldr	r3, [sp, #4]
   2c518:	str	r3, [r5]
   2c51c:	ldr	r3, [r7, #348]	; 0x15c
   2c520:	str	r3, [r5, #4]
   2c524:	mov	r0, r4
   2c528:	add	sp, sp, #12
   2c52c:	pop	{r4, r5, r6, r7, pc}
   2c530:	mov	r2, r4
   2c534:	mov	r1, r5
   2c538:	ldr	r3, [r7, #372]	; 0x174
   2c53c:	mov	r0, r6
   2c540:	blx	r3
   2c544:	cmp	r0, #0
   2c548:	bge	2c55c <fputs@plt+0x1b4b8>
   2c54c:	bl	11098 <__errno_location@plt>
   2c550:	ldr	r3, [r0]
   2c554:	cmp	r3, #4
   2c558:	beq	2c530 <fputs@plt+0x1b48c>
   2c55c:	movw	r2, #33675	; 0x838b
   2c560:	mov	r1, r6
   2c564:	mov	r0, #0
   2c568:	bl	2c2b4 <fputs@plt+0x1b210>
   2c56c:	b	2c524 <fputs@plt+0x1b480>
   2c570:	andeq	r0, r9, r0, lsr #15
   2c574:	andeq	r4, r7, fp, asr #30
   2c578:	andeq	sl, r8, r0, lsr #2
   2c57c:	push	{r4, r5, r6, r7, r8, lr}
   2c580:	mov	r6, r0
   2c584:	ldr	r5, [r0, #8]
   2c588:	ldr	r4, [r5, #36]	; 0x24
   2c58c:	cmp	r4, #0
   2c590:	bne	2c59c <fputs@plt+0x1b4f8>
   2c594:	str	r4, [r5, #36]	; 0x24
   2c598:	pop	{r4, r5, r6, r7, r8, pc}
   2c59c:	movw	r2, #28716	; 0x702c
   2c5a0:	mov	r0, r6
   2c5a4:	ldr	r1, [r4]
   2c5a8:	ldr	r7, [r4, #8]
   2c5ac:	bl	2c2b4 <fputs@plt+0x1b210>
   2c5b0:	mov	r0, r4
   2c5b4:	bl	177ec <fputs@plt+0x6748>
   2c5b8:	mov	r4, r7
   2c5bc:	b	2c58c <fputs@plt+0x1b4e8>
   2c5c0:	push	{r4, r5, r6, r7, lr}
   2c5c4:	sub	sp, sp, #36	; 0x24
   2c5c8:	ldrb	r3, [r0, #16]
   2c5cc:	cmp	r1, r3
   2c5d0:	bge	2c6a0 <fputs@plt+0x1b5fc>
   2c5d4:	cmp	r3, #1
   2c5d8:	mov	r4, r0
   2c5dc:	ldr	r7, [r0, #8]
   2c5e0:	mov	r5, r1
   2c5e4:	bls	2c694 <fputs@plt+0x1b5f0>
   2c5e8:	cmp	r1, #1
   2c5ec:	ldr	r6, [pc, #316]	; 2c730 <fputs@plt+0x1b68c>
   2c5f0:	bne	2c644 <fputs@plt+0x1b5a0>
   2c5f4:	ldr	r2, [r6, #608]	; 0x260
   2c5f8:	mov	r3, #0
   2c5fc:	mov	r1, sp
   2c600:	str	r3, [sp]
   2c604:	add	r2, r2, #2
   2c608:	asr	r3, r2, #31
   2c60c:	strd	r2, [sp, #8]
   2c610:	movw	r2, #510	; 0x1fe
   2c614:	mov	r3, #0
   2c618:	strd	r2, [sp, #16]
   2c61c:	bl	17e14 <fputs@plt+0x6d70>
   2c620:	cmp	r0, #0
   2c624:	beq	2c644 <fputs@plt+0x1b5a0>
   2c628:	bl	11098 <__errno_location@plt>
   2c62c:	ldr	r3, [r0]
   2c630:	movw	r6, #2314	; 0x90a
   2c634:	str	r3, [r4, #20]
   2c638:	mov	r0, r6
   2c63c:	add	sp, sp, #36	; 0x24
   2c640:	pop	{r4, r5, r6, r7, pc}
   2c644:	ldr	r2, [r6, #608]	; 0x260
   2c648:	mov	r3, #2
   2c64c:	mov	r1, sp
   2c650:	mov	r0, r4
   2c654:	str	r3, [sp]
   2c658:	asr	r3, r2, #31
   2c65c:	strd	r2, [sp, #8]
   2c660:	mov	r3, #0
   2c664:	mov	r2, #2
   2c668:	strd	r2, [sp, #16]
   2c66c:	bl	17e14 <fputs@plt+0x6d70>
   2c670:	cmp	r0, #0
   2c674:	moveq	r3, #1
   2c678:	strbeq	r3, [r7, #20]
   2c67c:	beq	2c694 <fputs@plt+0x1b5f0>
   2c680:	bl	11098 <__errno_location@plt>
   2c684:	ldr	r3, [r0]
   2c688:	movw	r6, #2058	; 0x80a
   2c68c:	str	r3, [r4, #20]
   2c690:	b	2c638 <fputs@plt+0x1b594>
   2c694:	cmp	r5, #0
   2c698:	beq	2c6a8 <fputs@plt+0x1b604>
   2c69c:	strb	r5, [r4, #16]
   2c6a0:	mov	r6, #0
   2c6a4:	b	2c638 <fputs@plt+0x1b594>
   2c6a8:	ldr	r3, [r7, #16]
   2c6ac:	sub	r3, r3, #1
   2c6b0:	cmp	r3, #0
   2c6b4:	movne	r6, r5
   2c6b8:	str	r3, [r7, #16]
   2c6bc:	bne	2c708 <fputs@plt+0x1b664>
   2c6c0:	mov	r3, #2
   2c6c4:	mov	r2, #0
   2c6c8:	mov	r1, sp
   2c6cc:	mov	r0, r4
   2c6d0:	str	r3, [sp]
   2c6d4:	mov	r3, #0
   2c6d8:	strd	r2, [sp, #8]
   2c6dc:	strd	r2, [sp, #16]
   2c6e0:	bl	17e14 <fputs@plt+0x6d70>
   2c6e4:	subs	r6, r0, #0
   2c6e8:	strbeq	r5, [r7, #20]
   2c6ec:	beq	2c708 <fputs@plt+0x1b664>
   2c6f0:	bl	11098 <__errno_location@plt>
   2c6f4:	ldr	r3, [r0]
   2c6f8:	movw	r6, #2058	; 0x80a
   2c6fc:	str	r3, [r4, #20]
   2c700:	strb	r5, [r7, #20]
   2c704:	strb	r5, [r4, #16]
   2c708:	ldr	r3, [r7, #32]
   2c70c:	sub	r3, r3, #1
   2c710:	cmp	r3, #0
   2c714:	str	r3, [r7, #32]
   2c718:	bne	2c724 <fputs@plt+0x1b680>
   2c71c:	mov	r0, r4
   2c720:	bl	2c57c <fputs@plt+0x1b4d8>
   2c724:	cmp	r6, #0
   2c728:	beq	2c69c <fputs@plt+0x1b5f8>
   2c72c:	b	2c638 <fputs@plt+0x1b594>
   2c730:	andeq	sl, r8, r0, lsr #2
   2c734:	push	{r0, r1, r2, r4, r5, lr}
   2c738:	mov	r4, r0
   2c73c:	ldr	r0, [r0, #12]
   2c740:	bl	10e94 <fsync@plt>
   2c744:	subs	r5, r0, #0
   2c748:	beq	2c77c <fputs@plt+0x1b6d8>
   2c74c:	bl	11098 <__errno_location@plt>
   2c750:	ldr	r3, [r0]
   2c754:	movw	r0, #1034	; 0x40a
   2c758:	ldr	r1, [pc, #108]	; 2c7cc <fputs@plt+0x1b728>
   2c75c:	ldr	r2, [r4, #32]
   2c760:	str	r3, [r4, #20]
   2c764:	movw	r3, #31076	; 0x7964
   2c768:	bl	2c048 <fputs@plt+0x1afa4>
   2c76c:	mov	r5, r0
   2c770:	mov	r0, r5
   2c774:	add	sp, sp, #12
   2c778:	pop	{r4, r5, pc}
   2c77c:	ldrh	r3, [r4, #18]
   2c780:	tst	r3, #8
   2c784:	beq	2c770 <fputs@plt+0x1b6cc>
   2c788:	ldr	r3, [pc, #64]	; 2c7d0 <fputs@plt+0x1b72c>
   2c78c:	add	r1, sp, #4
   2c790:	ldr	r0, [r4, #32]
   2c794:	ldr	r3, [r3, #480]	; 0x1e0
   2c798:	blx	r3
   2c79c:	cmp	r0, #0
   2c7a0:	bne	2c7bc <fputs@plt+0x1b718>
   2c7a4:	ldr	r0, [sp, #4]
   2c7a8:	bl	10e94 <fsync@plt>
   2c7ac:	movw	r2, #31090	; 0x7972
   2c7b0:	mov	r0, r4
   2c7b4:	ldr	r1, [sp, #4]
   2c7b8:	bl	2c2b4 <fputs@plt+0x1b210>
   2c7bc:	ldrh	r3, [r4, #18]
   2c7c0:	bic	r3, r3, #8
   2c7c4:	strh	r3, [r4, #18]
   2c7c8:	b	2c770 <fputs@plt+0x1b6cc>
   2c7cc:	andeq	r4, r7, r8, asr pc
   2c7d0:	andeq	sl, r8, r0, lsr #2
   2c7d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c7d8:	mov	r6, r0
   2c7dc:	mov	r4, r2
   2c7e0:	mov	r5, r3
   2c7e4:	ldr	r7, [r0, #40]	; 0x28
   2c7e8:	cmp	r7, #0
   2c7ec:	ble	2c824 <fputs@plt+0x1b780>
   2c7f0:	asr	r9, r7, #31
   2c7f4:	adds	r0, r7, r2
   2c7f8:	mov	r2, r7
   2c7fc:	mov	r8, r7
   2c800:	adc	r1, r9, r3
   2c804:	subs	r0, r0, #1
   2c808:	mov	r3, r9
   2c80c:	sbc	r1, r1, #0
   2c810:	bl	6eed8 <fputs@plt+0x5de34>
   2c814:	mul	r1, r7, r1
   2c818:	umull	r4, r5, r7, r0
   2c81c:	mla	r1, r0, r9, r1
   2c820:	add	r5, r1, r5
   2c824:	mov	r2, r4
   2c828:	mov	r3, r5
   2c82c:	ldr	r0, [r6, #12]
   2c830:	bl	16aa8 <fputs@plt+0x5a04>
   2c834:	cmp	r0, #0
   2c838:	beq	2c860 <fputs@plt+0x1b7bc>
   2c83c:	bl	11098 <__errno_location@plt>
   2c840:	ldr	r3, [r0]
   2c844:	movw	r0, #1546	; 0x60a
   2c848:	ldr	r1, [pc, #40]	; 2c878 <fputs@plt+0x1b7d4>
   2c84c:	ldr	r2, [r6, #32]
   2c850:	str	r3, [r6, #20]
   2c854:	movw	r3, #31121	; 0x7991
   2c858:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c85c:	b	2c048 <fputs@plt+0x1afa4>
   2c860:	ldrd	r2, [r6, #48]	; 0x30
   2c864:	mov	r0, #0
   2c868:	cmp	r4, r2
   2c86c:	sbcs	r3, r5, r3
   2c870:	strdlt	r4, [r6, #48]	; 0x30
   2c874:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c878:	andeq	r4, r7, r3, ror #30
   2c87c:	push	{r0, r1, r4, r5, r6, lr}
   2c880:	mov	r0, r1
   2c884:	mov	r5, r1
   2c888:	mov	r4, r2
   2c88c:	ldr	r6, [pc, #164]	; 2c938 <fputs@plt+0x1b894>
   2c890:	ldr	r3, [r6, #468]	; 0x1d4
   2c894:	blx	r3
   2c898:	cmn	r0, #1
   2c89c:	bne	2c8d8 <fputs@plt+0x1b834>
   2c8a0:	bl	11098 <__errno_location@plt>
   2c8a4:	ldr	r3, [r0]
   2c8a8:	cmp	r3, #2
   2c8ac:	movweq	r4, #5898	; 0x170a
   2c8b0:	beq	2c8cc <fputs@plt+0x1b828>
   2c8b4:	movw	r3, #33404	; 0x827c
   2c8b8:	mov	r2, r5
   2c8bc:	ldr	r1, [pc, #120]	; 2c93c <fputs@plt+0x1b898>
   2c8c0:	movw	r0, #2570	; 0xa0a
   2c8c4:	bl	2c048 <fputs@plt+0x1afa4>
   2c8c8:	mov	r4, r0
   2c8cc:	mov	r0, r4
   2c8d0:	add	sp, sp, #8
   2c8d4:	pop	{r4, r5, r6, pc}
   2c8d8:	ands	r4, r4, #1
   2c8dc:	beq	2c8cc <fputs@plt+0x1b828>
   2c8e0:	add	r1, sp, #4
   2c8e4:	mov	r0, r5
   2c8e8:	ldr	r3, [r6, #480]	; 0x1e0
   2c8ec:	blx	r3
   2c8f0:	cmp	r0, #0
   2c8f4:	movne	r4, #0
   2c8f8:	bne	2c8cc <fputs@plt+0x1b828>
   2c8fc:	ldr	r0, [sp, #4]
   2c900:	bl	10e94 <fsync@plt>
   2c904:	subs	r4, r0, #0
   2c908:	beq	2c924 <fputs@plt+0x1b880>
   2c90c:	movw	r3, #33414	; 0x8286
   2c910:	mov	r2, r5
   2c914:	ldr	r1, [pc, #36]	; 2c940 <fputs@plt+0x1b89c>
   2c918:	movw	r0, #1290	; 0x50a
   2c91c:	bl	2c048 <fputs@plt+0x1afa4>
   2c920:	mov	r4, r0
   2c924:	movw	r2, #33416	; 0x8288
   2c928:	mov	r0, #0
   2c92c:	ldr	r1, [sp, #4]
   2c930:	bl	2c2b4 <fputs@plt+0x1b210>
   2c934:	b	2c8cc <fputs@plt+0x1b828>
   2c938:	andeq	sl, r8, r0, lsr #2
   2c93c:	andeq	r4, r7, sp, ror #30
   2c940:	andeq	r4, r7, sp, asr pc
   2c944:	ldrh	r3, [r0, #18]
   2c948:	tst	r3, #128	; 0x80
   2c94c:	bxne	lr
   2c950:	push	{r4, lr}
   2c954:	sub	sp, sp, #104	; 0x68
   2c958:	mov	r4, r0
   2c95c:	mov	r1, sp
   2c960:	ldr	r3, [pc, #100]	; 2c9cc <fputs@plt+0x1b928>
   2c964:	ldr	r0, [r0, #12]
   2c968:	ldr	r3, [r3, #336]	; 0x150
   2c96c:	blx	r3
   2c970:	cmp	r0, #0
   2c974:	ldrne	r1, [pc, #84]	; 2c9d0 <fputs@plt+0x1b92c>
   2c978:	ldrne	r2, [r4, #32]
   2c97c:	bne	2c9bc <fputs@plt+0x1b918>
   2c980:	ldr	r3, [sp, #20]
   2c984:	cmp	r3, #0
   2c988:	ldreq	r1, [pc, #68]	; 2c9d4 <fputs@plt+0x1b930>
   2c98c:	ldreq	r2, [r4, #32]
   2c990:	beq	2c9bc <fputs@plt+0x1b918>
   2c994:	cmp	r3, #1
   2c998:	ldrhi	r1, [pc, #56]	; 2c9d8 <fputs@plt+0x1b934>
   2c99c:	ldrhi	r2, [r4, #32]
   2c9a0:	bhi	2c9bc <fputs@plt+0x1b918>
   2c9a4:	mov	r0, r4
   2c9a8:	bl	131f4 <fputs@plt+0x2150>
   2c9ac:	cmp	r0, #0
   2c9b0:	beq	2c9c4 <fputs@plt+0x1b920>
   2c9b4:	ldr	r1, [pc, #32]	; 2c9dc <fputs@plt+0x1b938>
   2c9b8:	ldr	r2, [r4, #32]
   2c9bc:	mov	r0, #28
   2c9c0:	bl	2bc28 <fputs@plt+0x1ab84>
   2c9c4:	add	sp, sp, #104	; 0x68
   2c9c8:	pop	{r4, pc}
   2c9cc:	andeq	sl, r8, r0, lsr #2
   2c9d0:	andeq	r4, r7, r4, ror pc
   2c9d4:	andeq	r4, r7, ip, lsl #31
   2c9d8:	andeq	r4, r7, r9, lsr #31
   2c9dc:	andeq	r4, r7, r4, asr #31
   2c9e0:	push	{r4, r5, r6, lr}
   2c9e4:	mov	r5, r0
   2c9e8:	bl	2c944 <fputs@plt+0x1b8a0>
   2c9ec:	mov	r1, #0
   2c9f0:	mov	r0, r5
   2c9f4:	bl	2c5c0 <fputs@plt+0x1b51c>
   2c9f8:	ldr	r4, [r5, #8]
   2c9fc:	cmp	r4, #0
   2ca00:	beq	2ca74 <fputs@plt+0x1b9d0>
   2ca04:	ldr	r3, [r4, #32]
   2ca08:	cmp	r3, #0
   2ca0c:	beq	2ca30 <fputs@plt+0x1b98c>
   2ca10:	ldr	r3, [r5, #28]
   2ca14:	ldr	r2, [r4, #36]	; 0x24
   2ca18:	str	r2, [r3, #8]
   2ca1c:	str	r3, [r4, #36]	; 0x24
   2ca20:	mvn	r3, #0
   2ca24:	str	r3, [r5, #12]
   2ca28:	mov	r3, #0
   2ca2c:	str	r3, [r5, #28]
   2ca30:	ldr	r3, [r4, #24]
   2ca34:	sub	r3, r3, #1
   2ca38:	cmp	r3, #0
   2ca3c:	str	r3, [r4, #24]
   2ca40:	bne	2ca74 <fputs@plt+0x1b9d0>
   2ca44:	mov	r0, r5
   2ca48:	bl	2c57c <fputs@plt+0x1b4d8>
   2ca4c:	ldrd	r2, [r4, #40]	; 0x28
   2ca50:	mov	r0, r4
   2ca54:	cmp	r3, #0
   2ca58:	ldreq	r1, [pc, #32]	; 2ca80 <fputs@plt+0x1b9dc>
   2ca5c:	strne	r2, [r3, #40]	; 0x28
   2ca60:	streq	r2, [r1, #352]	; 0x160
   2ca64:	ldr	r2, [r4, #40]	; 0x28
   2ca68:	cmp	r2, #0
   2ca6c:	strne	r3, [r2, #44]	; 0x2c
   2ca70:	bl	177ec <fputs@plt+0x6748>
   2ca74:	mov	r0, r5
   2ca78:	pop	{r4, r5, r6, lr}
   2ca7c:	b	2c450 <fputs@plt+0x1b3ac>
   2ca80:	andeq	r0, r9, r0, lsr #15
   2ca84:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2ca88:	mov	r5, r0
   2ca8c:	mov	r6, r2
   2ca90:	mov	r7, r3
   2ca94:	bl	12114 <fputs@plt+0x1070>
   2ca98:	mov	r1, sp
   2ca9c:	ldr	r0, [r5, #8]
   2caa0:	bl	12038 <fputs@plt+0xf94>
   2caa4:	subs	r4, r0, #0
   2caa8:	bne	2cadc <fputs@plt+0x1ba38>
   2caac:	ldrd	r2, [sp]
   2cab0:	cmp	r6, r2
   2cab4:	sbcs	r3, r7, r3
   2cab8:	blt	2cac8 <fputs@plt+0x1ba24>
   2cabc:	bl	1212c <fputs@plt+0x1088>
   2cac0:	add	sp, sp, #12
   2cac4:	pop	{r4, r5, r6, r7, pc}
   2cac8:	mov	r2, r6
   2cacc:	mov	r3, r7
   2cad0:	ldr	r0, [r5, #8]
   2cad4:	bl	12020 <fputs@plt+0xf7c>
   2cad8:	mov	r4, r0
   2cadc:	bl	1212c <fputs@plt+0x1088>
   2cae0:	cmp	r4, #0
   2cae4:	beq	2cac0 <fputs@plt+0x1ba1c>
   2cae8:	ldr	r1, [pc, #12]	; 2cafc <fputs@plt+0x1ba58>
   2caec:	mov	r0, r4
   2caf0:	ldr	r2, [r5, #108]	; 0x6c
   2caf4:	bl	2bc28 <fputs@plt+0x1ab84>
   2caf8:	b	2cac0 <fputs@plt+0x1ba1c>
   2cafc:	andeq	r4, r7, r0, ror #31
   2cb00:	cmp	r0, #0
   2cb04:	push	{r4, lr}
   2cb08:	ldreq	r1, [pc, #40]	; 2cb38 <fputs@plt+0x1ba94>
   2cb0c:	beq	2cb20 <fputs@plt+0x1ba7c>
   2cb10:	ldr	r3, [r0]
   2cb14:	cmp	r3, #0
   2cb18:	bne	2cb30 <fputs@plt+0x1ba8c>
   2cb1c:	ldr	r1, [pc, #24]	; 2cb3c <fputs@plt+0x1ba98>
   2cb20:	mov	r0, #21
   2cb24:	bl	2bc28 <fputs@plt+0x1ab84>
   2cb28:	mov	r0, #1
   2cb2c:	pop	{r4, pc}
   2cb30:	mov	r0, #0
   2cb34:	pop	{r4, pc}
   2cb38:	strdeq	r4, [r7], -sl
   2cb3c:	andeq	r5, r7, r2, lsr #32
   2cb40:	push	{r4, r5, r6, r7, r8, lr}
   2cb44:	mov	r4, r0
   2cb48:	mov	r5, r1
   2cb4c:	bl	2cb00 <fputs@plt+0x1ba5c>
   2cb50:	subs	r7, r0, #0
   2cb54:	ldrne	r0, [pc, #212]	; 2cc30 <fputs@plt+0x1bb8c>
   2cb58:	bne	2cb98 <fputs@plt+0x1baf4>
   2cb5c:	ldr	r3, [pc, #208]	; 2cc34 <fputs@plt+0x1bb90>
   2cb60:	ldr	r2, [r4, #40]	; 0x28
   2cb64:	cmp	r2, r3
   2cb68:	bne	2cb78 <fputs@plt+0x1bad4>
   2cb6c:	ldr	r3, [r4, #76]	; 0x4c
   2cb70:	cmp	r3, #0
   2cb74:	blt	2cba0 <fputs@plt+0x1bafc>
   2cb78:	mov	r1, #21
   2cb7c:	ldr	r0, [r4]
   2cb80:	bl	1be98 <fputs@plt+0xadf4>
   2cb84:	mov	r0, #21
   2cb88:	ldr	r1, [pc, #168]	; 2cc38 <fputs@plt+0x1bb94>
   2cb8c:	ldr	r2, [r4, #168]	; 0xa8
   2cb90:	bl	2bc28 <fputs@plt+0x1ab84>
   2cb94:	ldr	r0, [pc, #160]	; 2cc3c <fputs@plt+0x1bb98>
   2cb98:	pop	{r4, r5, r6, r7, r8, lr}
   2cb9c:	b	2bcb8 <fputs@plt+0x1ac14>
   2cba0:	cmp	r5, #0
   2cba4:	ble	2cbb4 <fputs@plt+0x1bb10>
   2cba8:	ldrsh	r3, [r4, #68]	; 0x44
   2cbac:	cmp	r5, r3
   2cbb0:	ble	2cbcc <fputs@plt+0x1bb28>
   2cbb4:	mov	r1, #25
   2cbb8:	ldr	r0, [r4]
   2cbbc:	mov	r7, #25
   2cbc0:	bl	1be98 <fputs@plt+0xadf4>
   2cbc4:	mov	r0, r7
   2cbc8:	pop	{r4, r5, r6, r7, r8, pc}
   2cbcc:	ldr	r3, [r4, #60]	; 0x3c
   2cbd0:	sub	r5, r5, #1
   2cbd4:	mov	r6, #40	; 0x28
   2cbd8:	mov	r8, #1
   2cbdc:	mla	r6, r6, r5, r3
   2cbe0:	mov	r0, r6
   2cbe4:	bl	1c0e8 <fputs@plt+0xb044>
   2cbe8:	mov	r1, r7
   2cbec:	ldr	r0, [r4]
   2cbf0:	strh	r8, [r6, #8]
   2cbf4:	bl	1be98 <fputs@plt+0xadf4>
   2cbf8:	ldrsb	r3, [r4, #89]	; 0x59
   2cbfc:	cmp	r3, #0
   2cc00:	bge	2cbc4 <fputs@plt+0x1bb20>
   2cc04:	cmp	r5, #31
   2cc08:	ldr	r3, [r4, #188]	; 0xbc
   2cc0c:	bgt	2cc18 <fputs@plt+0x1bb74>
   2cc10:	ands	r2, r3, r8, lsl r5
   2cc14:	bne	2cc20 <fputs@plt+0x1bb7c>
   2cc18:	cmn	r3, #1
   2cc1c:	bne	2cbc4 <fputs@plt+0x1bb20>
   2cc20:	ldrb	r3, [r4, #87]	; 0x57
   2cc24:	orr	r3, r3, #1
   2cc28:	strb	r3, [r4, #87]	; 0x57
   2cc2c:	b	2cbc4 <fputs@plt+0x1bb20>
   2cc30:	andeq	r2, r1, sl
   2cc34:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   2cc38:	andeq	r5, r7, pc, asr #32
   2cc3c:	andeq	r2, r1, r2, lsl r0
   2cc40:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   2cc44:	mov	r5, r0
   2cc48:	mov	sl, r1
   2cc4c:	mov	r8, r2
   2cc50:	mov	r9, r3
   2cc54:	ldrb	r4, [sp, #44]	; 0x2c
   2cc58:	ldr	r6, [sp, #40]	; 0x28
   2cc5c:	bl	2cb40 <fputs@plt+0x1ba9c>
   2cc60:	subs	r7, r0, #0
   2cc64:	bne	2ccec <fputs@plt+0x1bc48>
   2cc68:	cmp	r8, #0
   2cc6c:	beq	2cd00 <fputs@plt+0x1bc5c>
   2cc70:	mov	r1, #40	; 0x28
   2cc74:	ldr	r7, [r5, #60]	; 0x3c
   2cc78:	mov	r3, r4
   2cc7c:	mov	r2, r9
   2cc80:	str	r6, [sp]
   2cc84:	mul	r1, r1, sl
   2cc88:	sub	r1, r1, #40	; 0x28
   2cc8c:	add	r7, r7, r1
   2cc90:	mov	r1, r8
   2cc94:	mov	r0, r7
   2cc98:	bl	25040 <fputs@plt+0x13f9c>
   2cc9c:	adds	r4, r4, #0
   2cca0:	mov	r6, r0
   2cca4:	movne	r4, #1
   2cca8:	cmp	r0, #0
   2ccac:	movne	r4, #0
   2ccb0:	cmp	r4, #0
   2ccb4:	beq	2cccc <fputs@plt+0x1bc28>
   2ccb8:	ldr	r3, [r5]
   2ccbc:	mov	r0, r7
   2ccc0:	ldrb	r1, [r3, #66]	; 0x42
   2ccc4:	bl	26140 <fputs@plt+0x1509c>
   2ccc8:	mov	r6, r0
   2cccc:	mov	r1, r6
   2ccd0:	ldr	r0, [r5]
   2ccd4:	bl	1be98 <fputs@plt+0xadf4>
   2ccd8:	ldr	r0, [r5]
   2ccdc:	mov	r1, r6
   2cce0:	add	sp, sp, #8
   2cce4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cce8:	b	1becc <fputs@plt+0xae28>
   2ccec:	sub	r3, r6, #1
   2ccf0:	cmn	r3, #3
   2ccf4:	bhi	2cd00 <fputs@plt+0x1bc5c>
   2ccf8:	mov	r0, r8
   2ccfc:	blx	r6
   2cd00:	mov	r0, r7
   2cd04:	add	sp, sp, #8
   2cd08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cd0c:	mov	ip, #0
   2cd10:	push	{r0, r1, r2, lr}
   2cd14:	str	ip, [sp, #4]
   2cd18:	ldr	ip, [sp, #16]
   2cd1c:	str	ip, [sp]
   2cd20:	bl	2cc40 <fputs@plt+0x1bb9c>
   2cd24:	add	sp, sp, #12
   2cd28:	pop	{pc}		; (ldr pc, [sp], #4)
   2cd2c:	push	{r4, r5, r6, r7}
   2cd30:	mov	r7, #0
   2cd34:	mvn	r6, #-2147483648	; 0x80000000
   2cd38:	ldrd	r4, [sp, #16]
   2cd3c:	ldr	r3, [sp, #24]
   2cd40:	cmp	r5, r7
   2cd44:	cmpeq	r4, r6
   2cd48:	bls	2cd64 <fputs@plt+0x1bcc0>
   2cd4c:	mov	ip, r2
   2cd50:	mov	r1, r3
   2cd54:	pop	{r4, r5, r6, r7}
   2cd58:	mov	r2, #0
   2cd5c:	mov	r0, ip
   2cd60:	b	25670 <fputs@plt+0x145cc>
   2cd64:	mov	ip, #0
   2cd68:	str	r3, [sp, #16]
   2cd6c:	mov	r3, r4
   2cd70:	str	ip, [sp, #20]
   2cd74:	pop	{r4, r5, r6, r7}
   2cd78:	b	2cc40 <fputs@plt+0x1bb9c>
   2cd7c:	mov	ip, #1
   2cd80:	push	{r0, r1, r2, lr}
   2cd84:	str	ip, [sp, #4]
   2cd88:	ldr	ip, [sp, #16]
   2cd8c:	str	ip, [sp]
   2cd90:	bl	2cc40 <fputs@plt+0x1bb9c>
   2cd94:	add	sp, sp, #12
   2cd98:	pop	{pc}		; (ldr pc, [sp], #4)
   2cd9c:	push	{r4, r5, r6, r7, lr}
   2cda0:	mov	r7, #0
   2cda4:	mvn	r6, #-2147483648	; 0x80000000
   2cda8:	ldrd	r4, [sp, #20]
   2cdac:	ldrb	ip, [sp, #32]
   2cdb0:	ldr	r3, [sp, #28]
   2cdb4:	cmp	r5, r7
   2cdb8:	cmpeq	r4, r6
   2cdbc:	bls	2cdd8 <fputs@plt+0x1bd34>
   2cdc0:	mov	lr, r2
   2cdc4:	mov	r1, r3
   2cdc8:	mov	r0, lr
   2cdcc:	mov	r2, #0
   2cdd0:	pop	{r4, r5, r6, r7, lr}
   2cdd4:	b	25670 <fputs@plt+0x145cc>
   2cdd8:	cmp	ip, #4
   2cddc:	str	r3, [sp, #20]
   2cde0:	mov	r3, r4
   2cde4:	moveq	ip, #2
   2cde8:	str	ip, [sp, #24]
   2cdec:	pop	{r4, r5, r6, r7, lr}
   2cdf0:	b	2cc40 <fputs@plt+0x1bb9c>
   2cdf4:	mov	ip, #2
   2cdf8:	push	{r0, r1, r2, lr}
   2cdfc:	str	ip, [sp, #4]
   2ce00:	ldr	ip, [sp, #16]
   2ce04:	str	ip, [sp]
   2ce08:	bl	2cc40 <fputs@plt+0x1bb9c>
   2ce0c:	add	sp, sp, #12
   2ce10:	pop	{pc}		; (ldr pc, [sp], #4)
   2ce14:	push	{r4, r5, r6, r7, r8, lr}
   2ce18:	mov	r6, r0
   2ce1c:	mov	r7, r1
   2ce20:	vpush	{d8}
   2ce24:	vmov.f64	d8, d0
   2ce28:	bl	2cb40 <fputs@plt+0x1ba9c>
   2ce2c:	subs	r5, r0, #0
   2ce30:	bne	2ce68 <fputs@plt+0x1bdc4>
   2ce34:	mov	r4, #40	; 0x28
   2ce38:	mul	r4, r4, r7
   2ce3c:	sub	r3, r4, #40	; 0x28
   2ce40:	ldr	r4, [r6, #60]	; 0x3c
   2ce44:	add	r4, r4, r3
   2ce48:	mov	r0, r4
   2ce4c:	bl	1be4c <fputs@plt+0xada8>
   2ce50:	vmov.f64	d0, d8
   2ce54:	bl	1227c <fputs@plt+0x11d8>
   2ce58:	cmp	r0, #0
   2ce5c:	moveq	r3, #8
   2ce60:	vstreq	d8, [r4]
   2ce64:	strheq	r3, [r4, #8]
   2ce68:	vpop	{d8}
   2ce6c:	mov	r0, r5
   2ce70:	pop	{r4, r5, r6, r7, r8, pc}
   2ce74:	push	{r4, r5, r6, r7, r8, lr}
   2ce78:	mov	r7, r0
   2ce7c:	mov	r8, r1
   2ce80:	mov	r4, r2
   2ce84:	mov	r5, r3
   2ce88:	bl	2cb40 <fputs@plt+0x1ba9c>
   2ce8c:	subs	r6, r0, #0
   2ce90:	bne	2ceb4 <fputs@plt+0x1be10>
   2ce94:	mov	r1, #40	; 0x28
   2ce98:	ldr	r0, [r7, #60]	; 0x3c
   2ce9c:	mov	r2, r4
   2cea0:	mov	r3, r5
   2cea4:	mul	r1, r1, r8
   2cea8:	sub	r1, r1, #40	; 0x28
   2ceac:	add	r0, r0, r1
   2ceb0:	bl	1bf9c <fputs@plt+0xaef8>
   2ceb4:	mov	r0, r6
   2ceb8:	pop	{r4, r5, r6, r7, r8, pc}
   2cebc:	asr	r3, r2, #31
   2cec0:	b	2ce74 <fputs@plt+0x1bdd0>
   2cec4:	b	2cb40 <fputs@plt+0x1ba9c>
   2cec8:	push	{r4, r5, r6, r7, r8, lr}
   2cecc:	mov	r5, r0
   2ced0:	mov	r8, r1
   2ced4:	mov	r7, r2
   2ced8:	bl	2cb40 <fputs@plt+0x1ba9c>
   2cedc:	subs	r6, r0, #0
   2cee0:	bne	2cf20 <fputs@plt+0x1be7c>
   2cee4:	mov	r4, #40	; 0x28
   2cee8:	bic	r7, r7, r7, asr #31
   2ceec:	mul	r4, r4, r8
   2cef0:	ldr	r8, [r5, #60]	; 0x3c
   2cef4:	sub	r4, r4, #40	; 0x28
   2cef8:	add	r5, r8, r4
   2cefc:	mov	r0, r5
   2cf00:	bl	1c0e8 <fputs@plt+0xb044>
   2cf04:	movw	r3, #16400	; 0x4010
   2cf08:	strh	r3, [r5, #8]
   2cf0c:	mov	r3, #1
   2cf10:	str	r6, [r5, #12]
   2cf14:	str	r7, [r8, r4]
   2cf18:	strb	r3, [r5, #10]
   2cf1c:	str	r6, [r5, #16]
   2cf20:	mov	r0, r6
   2cf24:	pop	{r4, r5, r6, r7, r8, pc}
   2cf28:	ldr	ip, [r0]
   2cf2c:	push	{r4, r5, r6, lr}
   2cf30:	mov	r6, r0
   2cf34:	ldr	r4, [ip, #92]	; 0x5c
   2cf38:	asr	r5, r4, #31
   2cf3c:	cmp	r5, r3
   2cf40:	cmpeq	r4, r2
   2cf44:	movcc	r1, #18
   2cf48:	bcc	2cf54 <fputs@plt+0x1beb0>
   2cf4c:	bl	2cec8 <fputs@plt+0x1be24>
   2cf50:	mov	r1, r0
   2cf54:	ldr	r0, [r6]
   2cf58:	pop	{r4, r5, r6, lr}
   2cf5c:	b	1becc <fputs@plt+0xae28>
   2cf60:	ldrh	ip, [r2, #8]
   2cf64:	push	{r0, r1, r2, lr}
   2cf68:	ldr	r3, [pc, #168]	; 2d018 <fputs@plt+0x1bf74>
   2cf6c:	and	lr, ip, #31
   2cf70:	add	r3, r3, lr
   2cf74:	ldrb	r3, [r3, #3065]	; 0xbf9
   2cf78:	sub	r3, r3, #1
   2cf7c:	cmp	r3, #3
   2cf80:	ldrls	pc, [pc, r3, lsl #2]
   2cf84:	b	2d00c <fputs@plt+0x1bf68>
   2cf88:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   2cf8c:	andeq	ip, r2, r8, lsr #31
   2cf90:	andeq	ip, r2, ip, ror #31
   2cf94:			; <UNDEFINED> instruction: 0x0002cfb8
   2cf98:	ldrd	r2, [r2]
   2cf9c:	add	sp, sp, #12
   2cfa0:	pop	{lr}		; (ldr lr, [sp], #4)
   2cfa4:	b	2ce74 <fputs@plt+0x1bdd0>
   2cfa8:	vldr	d0, [r2]
   2cfac:	add	sp, sp, #12
   2cfb0:	pop	{lr}		; (ldr lr, [sp], #4)
   2cfb4:	b	2ce14 <fputs@plt+0x1bd70>
   2cfb8:	tst	ip, #16384	; 0x4000
   2cfbc:	beq	2cfd0 <fputs@plt+0x1bf2c>
   2cfc0:	ldr	r2, [r2]
   2cfc4:	add	sp, sp, #12
   2cfc8:	pop	{lr}		; (ldr lr, [sp], #4)
   2cfcc:	b	2cec8 <fputs@plt+0x1be24>
   2cfd0:	mvn	r3, #0
   2cfd4:	str	r3, [sp]
   2cfd8:	ldr	r3, [r2, #12]
   2cfdc:	ldr	r2, [r2, #16]
   2cfe0:	bl	2cd0c <fputs@plt+0x1bc68>
   2cfe4:	add	sp, sp, #12
   2cfe8:	pop	{pc}		; (ldr pc, [sp], #4)
   2cfec:	ldrb	r3, [r2, #10]
   2cff0:	str	r3, [sp, #4]
   2cff4:	mvn	r3, #0
   2cff8:	str	r3, [sp]
   2cffc:	ldr	r3, [r2, #12]
   2d000:	ldr	r2, [r2, #16]
   2d004:	bl	2cc40 <fputs@plt+0x1bb9c>
   2d008:	b	2cfe4 <fputs@plt+0x1bf40>
   2d00c:	add	sp, sp, #12
   2d010:	pop	{lr}		; (ldr lr, [sp], #4)
   2d014:	b	2cb40 <fputs@plt+0x1ba9c>
   2d018:	muleq	r7, r0, r4
   2d01c:	push	{r4, r5, r6, lr}
   2d020:	mov	r4, r1
   2d024:	mov	r6, r0
   2d028:	add	r1, r1, #8
   2d02c:	sub	r0, r0, #8
   2d030:	bl	1105c <realloc@plt>
   2d034:	subs	r5, r0, #0
   2d038:	movne	r2, r4
   2d03c:	asrne	r3, r2, #31
   2d040:	strdne	r2, [r5], #8
   2d044:	bne	2d05c <fputs@plt+0x1bfb8>
   2d048:	mov	r3, r4
   2d04c:	ldr	r1, [pc, #16]	; 2d064 <fputs@plt+0x1bfc0>
   2d050:	mov	r0, #7
   2d054:	ldr	r2, [r6, #-8]
   2d058:	bl	2bc28 <fputs@plt+0x1ab84>
   2d05c:	mov	r0, r5
   2d060:	pop	{r4, r5, r6, pc}
   2d064:	andeq	r5, r7, r7, ror r0
   2d068:	add	r0, r0, #7
   2d06c:	push	{r4, r5, r6, lr}
   2d070:	bic	r4, r0, #7
   2d074:	add	r0, r4, #8
   2d078:	bl	10f9c <malloc@plt>
   2d07c:	subs	r5, r0, #0
   2d080:	movne	r2, r4
   2d084:	asrne	r3, r2, #31
   2d088:	strdne	r2, [r5], #8
   2d08c:	bne	2d0a0 <fputs@plt+0x1bffc>
   2d090:	mov	r2, r4
   2d094:	ldr	r1, [pc, #12]	; 2d0a8 <fputs@plt+0x1c004>
   2d098:	mov	r0, #7
   2d09c:	bl	2bc28 <fputs@plt+0x1ab84>
   2d0a0:	mov	r0, r5
   2d0a4:	pop	{r4, r5, r6, pc}
   2d0a8:	muleq	r7, fp, r0
   2d0ac:	push	{r4, r5, r6, lr}
   2d0b0:	mov	r4, r2
   2d0b4:	ldr	r0, [r2]
   2d0b8:	bl	234ec <fputs@plt+0x12448>
   2d0bc:	mov	r5, r0
   2d0c0:	ldr	r0, [r4, #4]
   2d0c4:	bl	296d0 <fputs@plt+0x1862c>
   2d0c8:	mov	r2, r0
   2d0cc:	ldr	r1, [pc, #8]	; 2d0dc <fputs@plt+0x1c038>
   2d0d0:	mov	r0, r5
   2d0d4:	pop	{r4, r5, r6, lr}
   2d0d8:	b	2bc28 <fputs@plt+0x1ab84>
   2d0dc:	andeq	r4, r7, r6, lsr pc
   2d0e0:	ldr	r3, [pc, #36]	; 2d10c <fputs@plt+0x1c068>
   2d0e4:	push	{r0, r1, r2, lr}
   2d0e8:	ldr	r2, [pc, #32]	; 2d110 <fputs@plt+0x1c06c>
   2d0ec:	str	r3, [sp]
   2d0f0:	mov	r3, r0
   2d0f4:	mov	r0, #14
   2d0f8:	ldr	r1, [pc, #20]	; 2d114 <fputs@plt+0x1c070>
   2d0fc:	bl	2bc28 <fputs@plt+0x1ab84>
   2d100:	mov	r0, #14
   2d104:	add	sp, sp, #12
   2d108:	pop	{pc}		; (ldr pc, [sp], #4)
   2d10c:	andeq	r4, r7, r7, asr #26
   2d110:	andeq	r5, r7, r1, asr #1
   2d114:	andeq	r4, r7, ip, asr #29
   2d118:	push	{r4, r5, lr}
   2d11c:	sub	sp, sp, #524	; 0x20c
   2d120:	mov	r3, r0
   2d124:	add	r4, sp, #4
   2d128:	mov	r5, r1
   2d12c:	mov	r0, #512	; 0x200
   2d130:	mov	r1, r4
   2d134:	ldr	r2, [pc, #144]	; 2d1cc <fputs@plt+0x1c128>
   2d138:	bl	29454 <fputs@plt+0x183b0>
   2d13c:	mov	r0, r4
   2d140:	bl	10f00 <strlen@plt>
   2d144:	cmp	r0, #0
   2d148:	beq	2d1b0 <fputs@plt+0x1c10c>
   2d14c:	ldrb	r3, [r4, r0]
   2d150:	cmp	r3, #47	; 0x2f
   2d154:	bne	2d1a8 <fputs@plt+0x1c104>
   2d158:	add	r3, sp, #520	; 0x208
   2d15c:	add	r0, r3, r0
   2d160:	mov	r3, #0
   2d164:	strb	r3, [r0, #-516]	; 0xfffffdfc
   2d168:	mov	r2, #0
   2d16c:	mov	r0, r4
   2d170:	mov	r1, r2
   2d174:	bl	2bf48 <fputs@plt+0x1aea4>
   2d178:	cmp	r0, #0
   2d17c:	str	r0, [r5]
   2d180:	movge	r0, #0
   2d184:	bge	2d1a0 <fputs@plt+0x1c0fc>
   2d188:	movw	r0, #31035	; 0x793b
   2d18c:	bl	2d0e0 <fputs@plt+0x1c03c>
   2d190:	movw	r3, #31035	; 0x793b
   2d194:	mov	r2, r4
   2d198:	ldr	r1, [pc, #48]	; 2d1d0 <fputs@plt+0x1c12c>
   2d19c:	bl	2c048 <fputs@plt+0x1afa4>
   2d1a0:	add	sp, sp, #524	; 0x20c
   2d1a4:	pop	{r4, r5, pc}
   2d1a8:	sub	r0, r0, #1
   2d1ac:	b	2d144 <fputs@plt+0x1c0a0>
   2d1b0:	ldrb	r3, [sp, #4]
   2d1b4:	cmp	r3, #47	; 0x2f
   2d1b8:	movne	r3, #46	; 0x2e
   2d1bc:	strbne	r3, [sp, #4]
   2d1c0:	mov	r3, #0
   2d1c4:	strb	r3, [sp, #5]
   2d1c8:	b	2d168 <fputs@plt+0x1c0c4>
   2d1cc:	andeq	r4, r7, r6, lsr pc
   2d1d0:	ldrdeq	r5, [r7], -r2
   2d1d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d1d8:	mov	r8, r3
   2d1dc:	sub	sp, sp, #116	; 0x74
   2d1e0:	mov	r3, #1
   2d1e4:	mov	r4, r1
   2d1e8:	mov	r9, r2
   2d1ec:	mov	r6, #0
   2d1f0:	ldr	sl, [pc, #648]	; 2d480 <fputs@plt+0x1c3dc>
   2d1f4:	str	r3, [sp]
   2d1f8:	mov	fp, sl
   2d1fc:	add	r1, sp, #8
   2d200:	mov	r0, r4
   2d204:	ldr	r3, [sl, #600]	; 0x258
   2d208:	blx	r3
   2d20c:	subs	r5, r0, #0
   2d210:	beq	2d2dc <fputs@plt+0x1c238>
   2d214:	bl	11098 <__errno_location@plt>
   2d218:	ldr	r3, [r0]
   2d21c:	cmp	r3, #2
   2d220:	moveq	r7, #0
   2d224:	moveq	r5, r7
   2d228:	beq	2d24c <fputs@plt+0x1c1a8>
   2d22c:	movw	r0, #33528	; 0x82f8
   2d230:	bl	2d0e0 <fputs@plt+0x1c03c>
   2d234:	movw	r3, #33528	; 0x82f8
   2d238:	mov	r2, r4
   2d23c:	ldr	r1, [pc, #576]	; 2d484 <fputs@plt+0x1c3e0>
   2d240:	bl	2c048 <fputs@plt+0x1afa4>
   2d244:	mov	r5, r0
   2d248:	mov	r7, #0
   2d24c:	subs	r3, r4, r8
   2d250:	movne	r3, #1
   2d254:	cmp	r5, #0
   2d258:	movne	r3, #0
   2d25c:	cmp	r3, #0
   2d260:	beq	2d2b0 <fputs@plt+0x1c20c>
   2d264:	mov	r0, r4
   2d268:	bl	15c88 <fputs@plt+0x4be4>
   2d26c:	ldrb	r3, [r4]
   2d270:	mov	r5, r0
   2d274:	cmp	r3, #47	; 0x2f
   2d278:	beq	2d458 <fputs@plt+0x1c3b4>
   2d27c:	sub	r1, r9, #2
   2d280:	mov	r0, r8
   2d284:	ldr	r3, [fp, #312]	; 0x138
   2d288:	blx	r3
   2d28c:	cmp	r0, #0
   2d290:	bne	2d420 <fputs@plt+0x1c37c>
   2d294:	movw	r0, #33471	; 0x82bf
   2d298:	bl	2d0e0 <fputs@plt+0x1c03c>
   2d29c:	movw	r3, #33471	; 0x82bf
   2d2a0:	mov	r2, r4
   2d2a4:	ldr	r1, [pc, #476]	; 2d488 <fputs@plt+0x1c3e4>
   2d2a8:	bl	2c048 <fputs@plt+0x1afa4>
   2d2ac:	mov	r5, r0
   2d2b0:	cmp	r7, #0
   2d2b4:	beq	2d2c0 <fputs@plt+0x1c21c>
   2d2b8:	cmp	r5, #0
   2d2bc:	beq	2d2d4 <fputs@plt+0x1c230>
   2d2c0:	mov	r0, r6
   2d2c4:	bl	177ec <fputs@plt+0x6748>
   2d2c8:	mov	r0, r5
   2d2cc:	add	sp, sp, #116	; 0x74
   2d2d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d2d4:	mov	r4, r8
   2d2d8:	b	2d1fc <fputs@plt+0x1c158>
   2d2dc:	ldr	r3, [sp, #24]
   2d2e0:	and	r3, r3, #61440	; 0xf000
   2d2e4:	cmp	r3, #40960	; 0xa000
   2d2e8:	bne	2d248 <fputs@plt+0x1c1a4>
   2d2ec:	cmp	r6, #0
   2d2f0:	bne	2d314 <fputs@plt+0x1c270>
   2d2f4:	mov	r0, r9
   2d2f8:	bl	247cc <fputs@plt+0x13728>
   2d2fc:	subs	r6, r0, #0
   2d300:	bne	2d340 <fputs@plt+0x1c29c>
   2d304:	mov	r4, r6
   2d308:	mov	r7, #1
   2d30c:	mov	r5, #7
   2d310:	b	2d24c <fputs@plt+0x1c1a8>
   2d314:	ldr	r3, [sp]
   2d318:	add	r3, r3, #1
   2d31c:	cmp	r3, #100	; 0x64
   2d320:	str	r3, [sp]
   2d324:	ble	2d340 <fputs@plt+0x1c29c>
   2d328:	movw	r0, #33539	; 0x8303
   2d32c:	bl	2d0e0 <fputs@plt+0x1c03c>
   2d330:	cmp	r0, #0
   2d334:	movne	r4, r6
   2d338:	movne	r5, r0
   2d33c:	bne	2d37c <fputs@plt+0x1c2d8>
   2d340:	sub	r2, r9, #1
   2d344:	mov	r1, r6
   2d348:	ldr	r3, [fp, #588]	; 0x24c
   2d34c:	mov	r0, r4
   2d350:	blx	r3
   2d354:	subs	r2, r0, #0
   2d358:	bge	2d384 <fputs@plt+0x1c2e0>
   2d35c:	movw	r0, #33545	; 0x8309
   2d360:	bl	2d0e0 <fputs@plt+0x1c03c>
   2d364:	movw	r3, #33545	; 0x8309
   2d368:	mov	r2, r4
   2d36c:	ldr	r1, [pc, #280]	; 2d48c <fputs@plt+0x1c3e8>
   2d370:	bl	2c048 <fputs@plt+0x1afa4>
   2d374:	mov	r5, r0
   2d378:	mov	r4, r6
   2d37c:	mov	r7, #1
   2d380:	b	2d24c <fputs@plt+0x1c1a8>
   2d384:	ldrb	r3, [r6]
   2d388:	cmp	r3, #47	; 0x2f
   2d38c:	beq	2d3dc <fputs@plt+0x1c338>
   2d390:	mov	r0, r4
   2d394:	str	r2, [sp, #4]
   2d398:	bl	15c88 <fputs@plt+0x4be4>
   2d39c:	ldr	r2, [sp, #4]
   2d3a0:	mov	r7, r0
   2d3a4:	add	r3, r4, r0
   2d3a8:	cmp	r7, #0
   2d3ac:	ble	2d3bc <fputs@plt+0x1c318>
   2d3b0:	ldrb	r1, [r3, #-1]!
   2d3b4:	cmp	r1, #47	; 0x2f
   2d3b8:	bne	2d3e8 <fputs@plt+0x1c344>
   2d3bc:	add	r3, r7, r2
   2d3c0:	cmp	r3, r9
   2d3c4:	blt	2d3f0 <fputs@plt+0x1c34c>
   2d3c8:	movw	r0, #33551	; 0x830f
   2d3cc:	str	r2, [sp, #4]
   2d3d0:	bl	2d0e0 <fputs@plt+0x1c03c>
   2d3d4:	ldr	r2, [sp, #4]
   2d3d8:	mov	r5, r0
   2d3dc:	mov	r3, #0
   2d3e0:	strb	r3, [r6, r2]
   2d3e4:	b	2d378 <fputs@plt+0x1c2d4>
   2d3e8:	sub	r7, r7, #1
   2d3ec:	b	2d3a8 <fputs@plt+0x1c304>
   2d3f0:	add	r2, r2, #1
   2d3f4:	mov	r1, r6
   2d3f8:	str	r3, [sp, #4]
   2d3fc:	add	r0, r6, r7
   2d400:	bl	10ff0 <memmove@plt>
   2d404:	mov	r2, r7
   2d408:	mov	r1, r4
   2d40c:	mov	r0, r6
   2d410:	bl	10f18 <memcpy@plt>
   2d414:	ldr	r3, [sp, #4]
   2d418:	mov	r2, r3
   2d41c:	b	2d3dc <fputs@plt+0x1c338>
   2d420:	mov	r0, r8
   2d424:	bl	15c88 <fputs@plt+0x4be4>
   2d428:	add	ip, r0, #1
   2d42c:	mov	r3, #47	; 0x2f
   2d430:	strb	r3, [r8, r0]
   2d434:	add	r5, r5, ip
   2d438:	add	r1, r8, ip
   2d43c:	cmp	r9, r5
   2d440:	bgt	2d460 <fputs@plt+0x1c3bc>
   2d444:	mov	r3, #0
   2d448:	movw	r0, #33480	; 0x82c8
   2d44c:	strb	r3, [r8, ip]
   2d450:	bl	2d0e0 <fputs@plt+0x1c03c>
   2d454:	b	2d2ac <fputs@plt+0x1c208>
   2d458:	mov	ip, #0
   2d45c:	b	2d434 <fputs@plt+0x1c390>
   2d460:	mov	r3, r4
   2d464:	ldr	r2, [pc, #36]	; 2d490 <fputs@plt+0x1c3ec>
   2d468:	sub	r0, r9, ip
   2d46c:	bl	29454 <fputs@plt+0x183b0>
   2d470:	cmp	r7, #0
   2d474:	bne	2d2d4 <fputs@plt+0x1c230>
   2d478:	mov	r5, r7
   2d47c:	b	2d2c0 <fputs@plt+0x1c21c>
   2d480:	andeq	sl, r8, r0, lsr #2
   2d484:	andeq	r5, r7, r0, ror #1
   2d488:	andeq	r5, r7, pc, ror #1
   2d48c:	andeq	r5, r7, r6, ror #1
   2d490:	andeq	r4, r7, r6, lsr pc
   2d494:	ldr	r3, [pc, #36]	; 2d4c0 <fputs@plt+0x1c41c>
   2d498:	push	{r0, r1, r2, lr}
   2d49c:	ldr	r2, [pc, #32]	; 2d4c4 <fputs@plt+0x1c420>
   2d4a0:	str	r3, [sp]
   2d4a4:	mov	r3, r0
   2d4a8:	mov	r0, #11
   2d4ac:	ldr	r1, [pc, #20]	; 2d4c8 <fputs@plt+0x1c424>
   2d4b0:	bl	2bc28 <fputs@plt+0x1ab84>
   2d4b4:	mov	r0, #11
   2d4b8:	add	sp, sp, #12
   2d4bc:	pop	{pc}		; (ldr pc, [sp], #4)
   2d4c0:	andeq	r4, r7, r7, asr #26
   2d4c4:	strdeq	r5, [r7], -r6
   2d4c8:	andeq	r4, r7, ip, asr #29
   2d4cc:	ubfx	r2, r1, #3, #8
   2d4d0:	bic	r1, r1, #8
   2d4d4:	cmp	r1, #5
   2d4d8:	rsb	r3, r2, #1
   2d4dc:	lsl	r3, r3, #2
   2d4e0:	strb	r2, [r0, #4]
   2d4e4:	strb	r3, [r0, #6]
   2d4e8:	ldr	r3, [pc, #128]	; 2d570 <fputs@plt+0x1c4cc>
   2d4ec:	str	r3, [r0, #76]	; 0x4c
   2d4f0:	ldr	r3, [r0, #52]	; 0x34
   2d4f4:	bne	2d540 <fputs@plt+0x1c49c>
   2d4f8:	cmp	r2, #0
   2d4fc:	mov	r1, #1
   2d500:	ldrne	r2, [pc, #108]	; 2d574 <fputs@plt+0x1c4d0>
   2d504:	strbeq	r2, [r0, #3]
   2d508:	ldreq	r2, [pc, #104]	; 2d578 <fputs@plt+0x1c4d4>
   2d50c:	strbne	r1, [r0, #3]
   2d510:	strb	r1, [r0, #2]
   2d514:	streq	r2, [r0, #76]	; 0x4c
   2d518:	ldreq	r2, [pc, #92]	; 2d57c <fputs@plt+0x1c4d8>
   2d51c:	str	r2, [r0, #80]	; 0x50
   2d520:	ldrh	r2, [r3, #28]
   2d524:	strh	r2, [r0, #10]
   2d528:	ldrh	r2, [r3, #30]
   2d52c:	strh	r2, [r0, #12]
   2d530:	ldrb	r3, [r3, #21]
   2d534:	strb	r3, [r0, #7]
   2d538:	mov	r0, #0
   2d53c:	bx	lr
   2d540:	cmp	r1, #2
   2d544:	bne	2d568 <fputs@plt+0x1c4c4>
   2d548:	mov	r2, #0
   2d54c:	strh	r2, [r0, #2]
   2d550:	ldr	r2, [pc, #40]	; 2d580 <fputs@plt+0x1c4dc>
   2d554:	str	r2, [r0, #80]	; 0x50
   2d558:	ldrh	r2, [r3, #24]
   2d55c:	strh	r2, [r0, #10]
   2d560:	ldrh	r2, [r3, #26]
   2d564:	b	2d52c <fputs@plt+0x1c488>
   2d568:	movw	r0, #57511	; 0xe0a7
   2d56c:	b	2d494 <fputs@plt+0x1c3f0>
   2d570:	andeq	r4, r1, r8, ror #2
   2d574:	ldrdeq	r3, [r1], -r8
   2d578:	andeq	r4, r1, r4, lsr r2
   2d57c:	andeq	r3, r1, r8, lsr #31
   2d580:	ldrdeq	r4, [r1], -r8
   2d584:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d588:	mov	r4, r0
   2d58c:	mov	sl, r1
   2d590:	ldr	r6, [r0, #52]	; 0x34
   2d594:	ldrb	r8, [r0, #5]
   2d598:	ldr	r5, [r0, #56]	; 0x38
   2d59c:	ldrh	r2, [r6, #22]
   2d5a0:	add	r3, r5, r8
   2d5a4:	tst	r2, #4
   2d5a8:	beq	2d5c4 <fputs@plt+0x1c520>
   2d5ac:	ldr	r2, [r6, #36]	; 0x24
   2d5b0:	mov	r0, r3
   2d5b4:	mov	r1, #0
   2d5b8:	sub	r2, r2, r8
   2d5bc:	bl	10e88 <memset@plt>
   2d5c0:	mov	r3, r0
   2d5c4:	tst	sl, #8
   2d5c8:	mov	r9, #0
   2d5cc:	strb	sl, [r5, r8]
   2d5d0:	moveq	r7, #12
   2d5d4:	movne	r7, #8
   2d5d8:	add	r7, r8, r7
   2d5dc:	add	r8, r8, #1
   2d5e0:	mov	r1, sl
   2d5e4:	mov	r0, r4
   2d5e8:	str	r9, [r5, r8]
   2d5ec:	strb	r9, [r3, #7]
   2d5f0:	ldr	r2, [r6, #36]	; 0x24
   2d5f4:	lsr	r2, r2, #8
   2d5f8:	strb	r2, [r3, #5]
   2d5fc:	ldr	r2, [r6, #36]	; 0x24
   2d600:	strb	r2, [r3, #6]
   2d604:	ldr	r3, [r6, #36]	; 0x24
   2d608:	sub	r3, r3, r7
   2d60c:	strh	r3, [r4, #16]
   2d610:	bl	2d4cc <fputs@plt+0x1c428>
   2d614:	ldr	r3, [r6, #36]	; 0x24
   2d618:	strh	r7, [r4, #14]
   2d61c:	add	r7, r5, r7
   2d620:	add	r3, r5, r3
   2d624:	str	r3, [r4, #60]	; 0x3c
   2d628:	ldrb	r3, [r4, #6]
   2d62c:	add	r5, r5, r3
   2d630:	ldr	r3, [r6, #32]
   2d634:	strh	r9, [r4, #18]
   2d638:	str	r7, [r4, #64]	; 0x40
   2d63c:	str	r5, [r4, #68]	; 0x44
   2d640:	sub	r3, r3, #1
   2d644:	strh	r3, [r4, #20]
   2d648:	mov	r3, #1
   2d64c:	strh	r3, [r4]
   2d650:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d654:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d658:	sub	sp, sp, #20
   2d65c:	mov	r4, r0
   2d660:	ldrb	r5, [r0, #5]
   2d664:	ldr	r6, [r0, #52]	; 0x34
   2d668:	ldr	r8, [r0, #56]	; 0x38
   2d66c:	ldrb	r1, [r8, r5]
   2d670:	bl	2d4cc <fputs@plt+0x1c428>
   2d674:	cmp	r0, #0
   2d678:	movwne	r0, #57553	; 0xe0d1
   2d67c:	bne	2d794 <fputs@plt+0x1c6f0>
   2d680:	ldr	r3, [r6, #32]
   2d684:	strb	r0, [r4, #1]
   2d688:	ldr	r9, [r6, #36]	; 0x24
   2d68c:	sub	r2, r3, #1
   2d690:	sub	r3, r3, #8
   2d694:	strh	r2, [r4, #20]
   2d698:	add	r1, r8, r9
   2d69c:	ldrb	r2, [r4, #6]
   2d6a0:	str	r1, [r4, #60]	; 0x3c
   2d6a4:	add	r7, r5, r2
   2d6a8:	add	r2, r8, r2
   2d6ac:	add	r7, r7, #8
   2d6b0:	add	r5, r8, r5
   2d6b4:	add	fp, r8, r7
   2d6b8:	strh	r7, [r4, #14]
   2d6bc:	str	fp, [r4, #64]	; 0x40
   2d6c0:	str	r2, [r4, #68]	; 0x44
   2d6c4:	ldrb	r2, [r5, #5]
   2d6c8:	ldrb	r1, [r5, #3]
   2d6cc:	str	r2, [sp, #4]
   2d6d0:	ldrb	r2, [r5, #6]
   2d6d4:	str	r2, [sp, #8]
   2d6d8:	ldrb	r2, [r5, #4]
   2d6dc:	orr	r2, r2, r1, lsl #8
   2d6e0:	mov	r1, #6
   2d6e4:	udiv	r3, r3, r1
   2d6e8:	strh	r2, [r4, #18]
   2d6ec:	cmp	r2, r3
   2d6f0:	movwhi	r0, #57571	; 0xe0e3
   2d6f4:	bhi	2d794 <fputs@plt+0x1c6f0>
   2d6f8:	ldr	r3, [r6, #4]
   2d6fc:	add	r7, r7, r2, lsl #1
   2d700:	sub	sl, r9, #4
   2d704:	ldr	r3, [r3, #24]
   2d708:	tst	r3, #268435456	; 0x10000000
   2d70c:	beq	2d738 <fputs@plt+0x1c694>
   2d710:	ldrb	r3, [r4, #4]
   2d714:	cmp	r3, #0
   2d718:	mov	r3, #0
   2d71c:	subeq	sl, r9, #5
   2d720:	ldrh	r2, [r4, #18]
   2d724:	cmp	r3, r2
   2d728:	blt	2d778 <fputs@plt+0x1c6d4>
   2d72c:	ldrb	r3, [r4, #4]
   2d730:	cmp	r3, #0
   2d734:	addeq	sl, sl, #1
   2d738:	ldrb	r3, [r5, #1]
   2d73c:	ldrb	r0, [r5, #2]
   2d740:	orr	r0, r0, r3, lsl #8
   2d744:	ldrd	r2, [sp, #4]
   2d748:	orr	r3, r3, r2, lsl #8
   2d74c:	ldrb	r2, [r5, #7]
   2d750:	sub	r3, r3, #1
   2d754:	uxth	r3, r3
   2d758:	add	r3, r3, #1
   2d75c:	add	r3, r3, r2
   2d760:	cmp	r0, #0
   2d764:	bne	2d7d0 <fputs@plt+0x1c72c>
   2d768:	cmp	r9, r3
   2d76c:	bge	2d830 <fputs@plt+0x1c78c>
   2d770:	movw	r0, #57645	; 0xe12d
   2d774:	b	2d794 <fputs@plt+0x1c6f0>
   2d778:	ldrh	r6, [fp], #2
   2d77c:	rev16	r6, r6
   2d780:	uxth	r6, r6
   2d784:	cmp	r7, r6
   2d788:	cmple	r6, sl
   2d78c:	ble	2d7a0 <fputs@plt+0x1c6fc>
   2d790:	movw	r0, #57599	; 0xe0ff
   2d794:	add	sp, sp, #20
   2d798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d79c:	b	2d494 <fputs@plt+0x1c3f0>
   2d7a0:	add	r1, r8, r6
   2d7a4:	mov	r0, r4
   2d7a8:	ldr	r2, [r4, #76]	; 0x4c
   2d7ac:	str	r3, [sp, #12]
   2d7b0:	blx	r2
   2d7b4:	add	r0, r0, r6
   2d7b8:	ldr	r3, [sp, #12]
   2d7bc:	cmp	r9, r0
   2d7c0:	movwlt	r0, #57604	; 0xe104
   2d7c4:	blt	2d794 <fputs@plt+0x1c6f0>
   2d7c8:	add	r3, r3, #1
   2d7cc:	b	2d720 <fputs@plt+0x1c67c>
   2d7d0:	cmp	r7, r0
   2d7d4:	cmple	r0, sl
   2d7d8:	mov	r2, r0
   2d7dc:	movwgt	r0, #57624	; 0xe118
   2d7e0:	bgt	2d794 <fputs@plt+0x1c6f0>
   2d7e4:	mov	r1, r8
   2d7e8:	add	lr, r8, r2
   2d7ec:	ldrb	ip, [r1, r0]!
   2d7f0:	ldrb	r5, [lr, #2]
   2d7f4:	ldrb	r0, [r1, #1]
   2d7f8:	ldrb	r1, [lr, #3]
   2d7fc:	orrs	r0, r0, ip, lsl #8
   2d800:	orr	r1, r1, r5, lsl #8
   2d804:	add	r2, r2, r1
   2d808:	beq	2d818 <fputs@plt+0x1c774>
   2d80c:	add	ip, r2, #3
   2d810:	cmp	r0, ip
   2d814:	ble	2d820 <fputs@plt+0x1c77c>
   2d818:	cmp	r9, r2
   2d81c:	bge	2d828 <fputs@plt+0x1c784>
   2d820:	movw	r0, #57631	; 0xe11f
   2d824:	b	2d794 <fputs@plt+0x1c6f0>
   2d828:	add	r3, r3, r1
   2d82c:	b	2d760 <fputs@plt+0x1c6bc>
   2d830:	sub	r7, r3, r7
   2d834:	mov	r3, #1
   2d838:	strb	r3, [r4]
   2d83c:	strh	r7, [r4, #16]
   2d840:	add	sp, sp, #20
   2d844:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d848:	ldrb	r3, [r0]
   2d84c:	cmp	r3, #0
   2d850:	bne	2d858 <fputs@plt+0x1c7b4>
   2d854:	b	2d654 <fputs@plt+0x1c5b0>
   2d858:	mov	r0, #0
   2d85c:	bx	lr
   2d860:	ldr	r3, [r0, #8]
   2d864:	ldrb	r2, [r3]
   2d868:	cmp	r2, #0
   2d86c:	bxeq	lr
   2d870:	mov	r2, #0
   2d874:	strb	r2, [r3]
   2d878:	ldrsh	r2, [r0, #26]
   2d87c:	cmp	r2, #1
   2d880:	bxle	lr
   2d884:	mov	r0, r3
   2d888:	b	2d848 <fputs@plt+0x1c7a4>
   2d88c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d890:	subs	r6, r1, #0
   2d894:	ldr	r4, [sp, #32]
   2d898:	bgt	2d8a8 <fputs@plt+0x1c804>
   2d89c:	movw	r0, #59956	; 0xea34
   2d8a0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d8a4:	b	2d494 <fputs@plt+0x1c3f0>
   2d8a8:	mov	sl, r3
   2d8ac:	ldm	r0, {r3, r5}
   2d8b0:	cmp	r2, #0
   2d8b4:	mov	r7, r0
   2d8b8:	mov	r9, r2
   2d8bc:	str	r3, [r5, #4]
   2d8c0:	bne	2d92c <fputs@plt+0x1c888>
   2d8c4:	cmp	r6, #1
   2d8c8:	bne	2d8d8 <fputs@plt+0x1c834>
   2d8cc:	ldr	r6, [r5, #44]	; 0x2c
   2d8d0:	adds	r6, r6, #0
   2d8d4:	movne	r6, #1
   2d8d8:	mvn	r3, #0
   2d8dc:	cmp	r9, #0
   2d8e0:	str	r7, [r4]
   2d8e4:	str	r5, [r4, #4]
   2d8e8:	str	r6, [r4, #52]	; 0x34
   2d8ec:	strb	r3, [r4, #68]	; 0x44
   2d8f0:	movne	r3, #1
   2d8f4:	moveq	r3, #0
   2d8f8:	strb	r3, [r4, #64]	; 0x40
   2d8fc:	movne	r3, #0
   2d900:	moveq	r3, #2
   2d904:	str	sl, [r4, #72]	; 0x48
   2d908:	strb	r3, [r4, #65]	; 0x41
   2d90c:	ldr	r2, [r5, #8]
   2d910:	mov	r0, r2
   2d914:	cmp	r0, #0
   2d918:	bne	2d974 <fputs@plt+0x1c8d0>
   2d91c:	str	r2, [r4, #8]
   2d920:	str	r4, [r5, #8]
   2d924:	strb	r0, [r4, #66]	; 0x42
   2d928:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d92c:	ldr	r8, [r5, #80]	; 0x50
   2d930:	cmp	r8, #0
   2d934:	bne	2d8c4 <fputs@plt+0x1c820>
   2d938:	ldr	r0, [r5, #32]
   2d93c:	bl	1eedc <fputs@plt+0xde38>
   2d940:	cmp	r0, #0
   2d944:	str	r0, [r5, #80]	; 0x50
   2d948:	bne	2d954 <fputs@plt+0x1c8b0>
   2d94c:	mov	r0, #7
   2d950:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d954:	str	r8, [r0]
   2d958:	str	r8, [r0, #4]
   2d95c:	ldr	r1, [r5, #80]	; 0x50
   2d960:	add	r1, r1, #4
   2d964:	cmp	r1, #0
   2d968:	str	r1, [r5, #80]	; 0x50
   2d96c:	bne	2d8c4 <fputs@plt+0x1c820>
   2d970:	b	2d94c <fputs@plt+0x1c8a8>
   2d974:	ldr	r3, [r0, #52]	; 0x34
   2d978:	cmp	r6, r3
   2d97c:	bne	2d998 <fputs@plt+0x1c8f4>
   2d980:	ldrb	r3, [r0, #64]	; 0x40
   2d984:	orr	r3, r3, #32
   2d988:	strb	r3, [r0, #64]	; 0x40
   2d98c:	ldrb	r3, [r4, #64]	; 0x40
   2d990:	orr	r3, r3, #32
   2d994:	strb	r3, [r4, #64]	; 0x40
   2d998:	ldr	r0, [r0, #8]
   2d99c:	b	2d914 <fputs@plt+0x1c870>
   2d9a0:	ldr	r3, [r0, #52]	; 0x34
   2d9a4:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d9a8:	add	r9, r2, r1
   2d9ac:	mov	r7, r0
   2d9b0:	mov	r5, r1
   2d9b4:	mov	r6, r2
   2d9b8:	mov	r8, r9
   2d9bc:	ldr	r4, [r0, #56]	; 0x38
   2d9c0:	ldr	sl, [r3, #36]	; 0x24
   2d9c4:	ldrh	r3, [r3, #22]
   2d9c8:	tst	r3, #4
   2d9cc:	beq	2d9dc <fputs@plt+0x1c938>
   2d9d0:	mov	r1, #0
   2d9d4:	add	r0, r4, r5
   2d9d8:	bl	10e88 <memset@plt>
   2d9dc:	ldrb	ip, [r7, #5]
   2d9e0:	add	lr, ip, #1
   2d9e4:	uxth	r0, lr
   2d9e8:	add	r3, r4, r0
   2d9ec:	ldrb	r3, [r3, #1]
   2d9f0:	cmp	r3, #0
   2d9f4:	bne	2da04 <fputs@plt+0x1c960>
   2d9f8:	ldrb	r3, [r4, r0]
   2d9fc:	cmp	r3, #0
   2da00:	beq	2db64 <fputs@plt+0x1cac0>
   2da04:	mov	fp, r4
   2da08:	ldrb	r3, [fp, r0]!
   2da0c:	ldrb	r2, [fp, #1]
   2da10:	orr	r2, r2, r3, lsl #8
   2da14:	sxth	r2, r2
   2da18:	uxth	r3, r2
   2da1c:	cmp	r3, #0
   2da20:	beq	2db50 <fputs@plt+0x1caac>
   2da24:	cmp	r5, r3
   2da28:	bhi	2db30 <fputs@plt+0x1ca8c>
   2da2c:	sub	sl, sl, #4
   2da30:	cmp	r3, sl
   2da34:	movwhi	r0, #57405	; 0xe03d
   2da38:	bhi	2db44 <fputs@plt+0x1caa0>
   2da3c:	cmp	r3, #0
   2da40:	beq	2db58 <fputs@plt+0x1cab4>
   2da44:	add	r1, r9, #3
   2da48:	cmp	r3, r1
   2da4c:	bhi	2db58 <fputs@plt+0x1cab4>
   2da50:	cmp	r3, r9
   2da54:	movwcc	r0, #57416	; 0xe048
   2da58:	bcc	2db44 <fputs@plt+0x1caa0>
   2da5c:	add	r1, r4, r3
   2da60:	ldrb	sl, [r1, #2]
   2da64:	ldrb	r8, [r1, #3]
   2da68:	orr	r8, r8, sl, lsl #8
   2da6c:	ldr	sl, [r7, #52]	; 0x34
   2da70:	add	r8, r8, r3
   2da74:	ldr	sl, [sl, #36]	; 0x24
   2da78:	cmp	sl, r8
   2da7c:	movwcc	r0, #57418	; 0xe04a
   2da80:	bcc	2db44 <fputs@plt+0x1caa0>
   2da84:	ldrb	sl, [r4, r3]
   2da88:	sub	r2, r2, r9
   2da8c:	sub	r9, r8, r5
   2da90:	uxtb	r2, r2
   2da94:	uxth	r9, r9
   2da98:	ldrb	r3, [r1, #1]
   2da9c:	orr	r3, r3, sl, lsl #8
   2daa0:	cmp	r0, lr
   2daa4:	ble	2dae8 <fputs@plt+0x1ca44>
   2daa8:	ldrb	sl, [fp, #2]
   2daac:	ldrb	r1, [fp, #3]
   2dab0:	orr	r1, r1, sl, lsl #8
   2dab4:	add	r1, r1, r0
   2dab8:	add	sl, r1, #3
   2dabc:	cmp	r5, sl
   2dac0:	bgt	2dae8 <fputs@plt+0x1ca44>
   2dac4:	cmp	r5, r1
   2dac8:	movwlt	r0, #57430	; 0xe056
   2dacc:	blt	2db44 <fputs@plt+0x1caa0>
   2dad0:	sub	r5, r5, r1
   2dad4:	sub	r9, r8, r0
   2dad8:	add	r2, r2, r5
   2dadc:	uxth	r9, r9
   2dae0:	uxtb	r2, r2
   2dae4:	mov	r5, r0
   2dae8:	add	sl, ip, #7
   2daec:	ldrb	r1, [r4, sl]
   2daf0:	cmp	r1, r2
   2daf4:	subcs	r2, r1, r2
   2daf8:	movwcc	r0, #57436	; 0xe05c
   2dafc:	strbcs	r2, [r4, sl]
   2db00:	bcc	2db44 <fputs@plt+0x1caa0>
   2db04:	add	sl, ip, #5
   2db08:	add	r1, ip, #6
   2db0c:	ldrb	fp, [r4, sl]
   2db10:	ldrb	r2, [r4, r1]
   2db14:	orr	r2, r2, fp, lsl #8
   2db18:	cmp	r5, r2
   2db1c:	bne	2dba0 <fputs@plt+0x1cafc>
   2db20:	cmp	r0, lr
   2db24:	beq	2db6c <fputs@plt+0x1cac8>
   2db28:	movw	r0, #57443	; 0xe063
   2db2c:	b	2db44 <fputs@plt+0x1caa0>
   2db30:	add	r2, r0, #3
   2db34:	mov	r0, r3
   2db38:	cmp	r2, r3
   2db3c:	blt	2da04 <fputs@plt+0x1c960>
   2db40:	movw	r0, #57402	; 0xe03a
   2db44:	add	sp, sp, #4
   2db48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2db4c:	b	2d494 <fputs@plt+0x1c3f0>
   2db50:	mov	r2, r3
   2db54:	b	2da2c <fputs@plt+0x1c988>
   2db58:	mov	r9, r6
   2db5c:	mov	r2, #0
   2db60:	b	2daa0 <fputs@plt+0x1c9fc>
   2db64:	mov	r9, r6
   2db68:	b	2db04 <fputs@plt+0x1ca60>
   2db6c:	add	ip, r4, ip
   2db70:	lsr	r2, r3, #8
   2db74:	strb	r3, [ip, #2]
   2db78:	lsr	r3, r8, #8
   2db7c:	strb	r2, [ip, #1]
   2db80:	strb	r3, [r4, sl]
   2db84:	strb	r8, [r4, r1]
   2db88:	ldrh	r3, [r7, #16]
   2db8c:	mov	r0, #0
   2db90:	add	r6, r6, r3
   2db94:	strh	r6, [r7, #16]
   2db98:	add	sp, sp, #4
   2db9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dba0:	lsr	r1, r5, #8
   2dba4:	mov	r2, r4
   2dba8:	strb	r1, [r2, r0]!
   2dbac:	strb	r5, [r2, #1]
   2dbb0:	lsr	r2, r3, #8
   2dbb4:	strb	r2, [r4, r5]!
   2dbb8:	strb	r3, [r4, #1]
   2dbbc:	lsr	r3, r9, #8
   2dbc0:	strb	r3, [r4, #2]
   2dbc4:	strb	r9, [r4, #3]
   2dbc8:	b	2db88 <fputs@plt+0x1cae4>
   2dbcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dbd0:	mov	fp, r3
   2dbd4:	mov	r5, r1
   2dbd8:	sub	sp, sp, #20
   2dbdc:	mov	r4, r0
   2dbe0:	ldr	r3, [r0, #52]	; 0x34
   2dbe4:	ldrb	r1, [r0, #6]
   2dbe8:	ldr	r7, [r0, #56]	; 0x38
   2dbec:	ldr	r8, [r3, #36]	; 0x24
   2dbf0:	ldrb	r3, [r0, #5]
   2dbf4:	add	r8, r7, r8
   2dbf8:	add	r3, r3, #8
   2dbfc:	add	r3, r3, r1
   2dc00:	add	r3, r7, r3
   2dc04:	str	r3, [sp, #4]
   2dc08:	add	r3, r5, r2
   2dc0c:	mov	r2, #0
   2dc10:	mov	r1, r2
   2dc14:	mov	r6, r2
   2dc18:	str	r3, [sp, #8]
   2dc1c:	ldr	r3, [sp, #8]
   2dc20:	cmp	r5, r3
   2dc24:	blt	2dc50 <fputs@plt+0x1cbac>
   2dc28:	cmp	r1, #0
   2dc2c:	beq	2dc44 <fputs@plt+0x1cba0>
   2dc30:	sub	r1, r1, r7
   2dc34:	uxth	r2, r2
   2dc38:	uxth	r1, r1
   2dc3c:	mov	r0, r4
   2dc40:	bl	2d9a0 <fputs@plt+0x1c8fc>
   2dc44:	mov	r0, r6
   2dc48:	add	sp, sp, #20
   2dc4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dc50:	ldr	r3, [fp, #8]
   2dc54:	ldr	r9, [r3, r5, lsl #2]
   2dc58:	ldr	r3, [sp, #4]
   2dc5c:	cmp	r3, r9
   2dc60:	movls	r3, #1
   2dc64:	movhi	r3, #0
   2dc68:	cmp	r8, r9
   2dc6c:	movls	r3, #0
   2dc70:	cmp	r3, #0
   2dc74:	beq	2dcd4 <fputs@plt+0x1cc30>
   2dc78:	ldr	r0, [fp, #12]
   2dc7c:	lsl	r3, r5, #1
   2dc80:	ldrh	sl, [r0, r3]
   2dc84:	add	r3, r9, sl
   2dc88:	cmp	r3, r1
   2dc8c:	beq	2dcc4 <fputs@plt+0x1cc20>
   2dc90:	cmp	r1, #0
   2dc94:	beq	2dcb4 <fputs@plt+0x1cc10>
   2dc98:	sub	r1, r1, r7
   2dc9c:	uxth	r2, r2
   2dca0:	str	r3, [sp, #12]
   2dca4:	uxth	r1, r1
   2dca8:	mov	r0, r4
   2dcac:	bl	2d9a0 <fputs@plt+0x1c8fc>
   2dcb0:	ldr	r3, [sp, #12]
   2dcb4:	cmp	r3, r8
   2dcb8:	bls	2dcc8 <fputs@plt+0x1cc24>
   2dcbc:	mov	r6, #0
   2dcc0:	b	2dc44 <fputs@plt+0x1cba0>
   2dcc4:	add	sl, sl, r2
   2dcc8:	add	r6, r6, #1
   2dccc:	mov	r2, sl
   2dcd0:	mov	r1, r9
   2dcd4:	add	r5, r5, #1
   2dcd8:	b	2dc1c <fputs@plt+0x1cb78>
   2dcdc:	ldr	ip, [r3]
   2dce0:	cmp	ip, #0
   2dce4:	bxne	lr
   2dce8:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dcec:	mov	r9, r3
   2dcf0:	mov	r8, r1
   2dcf4:	mov	r4, r0
   2dcf8:	ldrb	r6, [r0, #5]
   2dcfc:	ldr	r7, [r0, #64]	; 0x40
   2dd00:	ldr	r5, [r0, #56]	; 0x38
   2dd04:	add	fp, r6, #5
   2dd08:	add	sl, r6, #6
   2dd0c:	add	r7, r7, r1, lsl #1
   2dd10:	ldrb	ip, [r5, fp]
   2dd14:	ldrh	r1, [r7]
   2dd18:	ldrb	r3, [r5, sl]
   2dd1c:	rev16	r1, r1
   2dd20:	uxth	r1, r1
   2dd24:	orr	r3, r3, ip, lsl #8
   2dd28:	cmp	r1, r3
   2dd2c:	bcc	2dd44 <fputs@plt+0x1cca0>
   2dd30:	ldr	ip, [r0, #52]	; 0x34
   2dd34:	add	r3, r2, r1
   2dd38:	ldr	ip, [ip, #36]	; 0x24
   2dd3c:	cmp	r3, ip
   2dd40:	bls	2dd58 <fputs@plt+0x1ccb4>
   2dd44:	movw	r0, #62080	; 0xf280
   2dd48:	bl	2d494 <fputs@plt+0x1c3f0>
   2dd4c:	str	r0, [r9]
   2dd50:	add	sp, sp, #4
   2dd54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dd58:	uxth	r2, r2
   2dd5c:	bl	2d9a0 <fputs@plt+0x1c8fc>
   2dd60:	cmp	r0, #0
   2dd64:	bne	2dd4c <fputs@plt+0x1cca8>
   2dd68:	ldrh	r2, [r4, #18]
   2dd6c:	add	r9, r5, r6
   2dd70:	sub	r2, r2, #1
   2dd74:	uxth	r2, r2
   2dd78:	cmp	r2, #0
   2dd7c:	strh	r2, [r4, #18]
   2dd80:	bne	2ddd0 <fputs@plt+0x1cd2c>
   2dd84:	add	r6, r6, #1
   2dd88:	str	r2, [r5, r6]
   2dd8c:	strb	r2, [r9, #7]
   2dd90:	ldr	r3, [r4, #52]	; 0x34
   2dd94:	ldr	r3, [r3, #36]	; 0x24
   2dd98:	lsr	r3, r3, #8
   2dd9c:	strb	r3, [r5, fp]
   2dda0:	ldr	r3, [r4, #52]	; 0x34
   2dda4:	ldr	r3, [r3, #36]	; 0x24
   2dda8:	strb	r3, [r5, sl]
   2ddac:	ldr	r3, [r4, #52]	; 0x34
   2ddb0:	ldrb	r2, [r4, #5]
   2ddb4:	ldr	r3, [r3, #36]	; 0x24
   2ddb8:	sub	r3, r3, r2
   2ddbc:	ldrb	r2, [r4, #6]
   2ddc0:	sub	r3, r3, #8
   2ddc4:	sub	r3, r3, r2
   2ddc8:	strh	r3, [r4, #16]
   2ddcc:	b	2dd50 <fputs@plt+0x1ccac>
   2ddd0:	sub	r2, r2, r8
   2ddd4:	add	r1, r7, #2
   2ddd8:	lsl	r2, r2, #1
   2dddc:	mov	r0, r7
   2dde0:	bl	10ff0 <memmove@plt>
   2dde4:	ldrh	r3, [r4, #18]
   2dde8:	lsr	r3, r3, #8
   2ddec:	strb	r3, [r9, #3]
   2ddf0:	ldrh	r3, [r4, #18]
   2ddf4:	strb	r3, [r9, #4]
   2ddf8:	ldrh	r3, [r4, #16]
   2ddfc:	add	r3, r3, #2
   2de00:	b	2ddc8 <fputs@plt+0x1cd24>
   2de04:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2de08:	mov	r5, r2
   2de0c:	ldrb	ip, [r0, #5]
   2de10:	ldr	r2, [r0, #56]	; 0x38
   2de14:	add	r4, ip, #1
   2de18:	add	r3, r2, ip
   2de1c:	ldrb	lr, [r2, r4]
   2de20:	ldrb	r3, [r3, #2]
   2de24:	orr	r3, r3, lr, lsl #8
   2de28:	ldr	lr, [r0, #52]	; 0x34
   2de2c:	ldr	r7, [lr, #36]	; 0x24
   2de30:	sub	r8, r7, #3
   2de34:	cmp	r8, r3
   2de38:	ble	2de48 <fputs@plt+0x1cda4>
   2de3c:	add	lr, r4, #3
   2de40:	cmp	lr, r3
   2de44:	blt	2de5c <fputs@plt+0x1cdb8>
   2de48:	movw	r0, #57230	; 0xdf8e
   2de4c:	bl	2d494 <fputs@plt+0x1c3f0>
   2de50:	str	r0, [r5]
   2de54:	mov	r0, #0
   2de58:	b	2dedc <fputs@plt+0x1ce38>
   2de5c:	add	lr, r3, #2
   2de60:	add	r6, r3, #3
   2de64:	ldrb	fp, [r2, lr]
   2de68:	add	sl, r2, lr
   2de6c:	add	r9, r2, r6
   2de70:	ldrb	lr, [r2, r6]
   2de74:	orr	lr, lr, fp, lsl #8
   2de78:	subs	r6, lr, r1
   2de7c:	bmi	2def4 <fputs@plt+0x1ce50>
   2de80:	ldrh	r8, [r0, #18]
   2de84:	ldrh	r1, [r0, #14]
   2de88:	add	r1, r1, r8, lsl #1
   2de8c:	cmp	r1, r3
   2de90:	bgt	2dea0 <fputs@plt+0x1cdfc>
   2de94:	add	lr, r3, lr
   2de98:	cmp	lr, r7
   2de9c:	ble	2dea8 <fputs@plt+0x1ce04>
   2dea0:	movw	r0, #57241	; 0xdf99
   2dea4:	b	2de4c <fputs@plt+0x1cda8>
   2dea8:	cmp	r6, #3
   2deac:	bgt	2dee4 <fputs@plt+0x1ce40>
   2deb0:	add	ip, ip, #7
   2deb4:	ldrb	r1, [r2, ip]
   2deb8:	cmp	r1, #57	; 0x39
   2debc:	bhi	2de54 <fputs@plt+0x1cdb0>
   2dec0:	ldrh	r1, [r2, r3]
   2dec4:	strh	r1, [r2, r4]
   2dec8:	ldrb	r1, [r2, ip]
   2decc:	add	r1, r1, r6
   2ded0:	strb	r1, [r2, ip]
   2ded4:	add	r3, r3, r6
   2ded8:	add	r0, r2, r3
   2dedc:	add	sp, sp, #4
   2dee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dee4:	asr	r1, r6, #8
   2dee8:	strb	r1, [sl]
   2deec:	strb	r6, [r9]
   2def0:	b	2ded4 <fputs@plt+0x1ce30>
   2def4:	mov	lr, r2
   2def8:	mov	r4, r3
   2defc:	ldrb	r6, [lr, r3]!
   2df00:	ldrb	lr, [lr, #1]
   2df04:	orrs	r3, lr, r6, lsl #8
   2df08:	bne	2de34 <fputs@plt+0x1cd90>
   2df0c:	b	2de54 <fputs@plt+0x1cdb0>
   2df10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2df14:	sub	sp, sp, #20
   2df18:	mov	r8, r2
   2df1c:	mov	r9, r0
   2df20:	mov	sl, r1
   2df24:	add	r6, r3, #2
   2df28:	ldr	r5, [r2]
   2df2c:	ldr	r4, [sp, #56]	; 0x38
   2df30:	ldr	r2, [sp, #60]	; 0x3c
   2df34:	ldr	r7, [r0, #56]	; 0x38
   2df38:	add	r2, r4, r2
   2df3c:	str	r2, [sp, #4]
   2df40:	ldr	r3, [sp, #4]
   2df44:	cmp	r4, r3
   2df48:	movge	r0, #0
   2df4c:	strge	r5, [r8]
   2df50:	bge	2dfe0 <fputs@plt+0x1cf3c>
   2df54:	mov	r1, r4
   2df58:	ldr	r0, [sp, #64]	; 0x40
   2df5c:	bl	14408 <fputs@plt+0x3364>
   2df60:	ldrb	r3, [r7, #1]
   2df64:	mov	fp, r0
   2df68:	cmp	r3, #0
   2df6c:	bne	2dfc0 <fputs@plt+0x1cf1c>
   2df70:	ldrb	r3, [r7, #2]
   2df74:	cmp	r3, #0
   2df78:	bne	2dfc0 <fputs@plt+0x1cf1c>
   2df7c:	sub	r5, r5, fp
   2df80:	cmp	r5, sl
   2df84:	bcc	2dfdc <fputs@plt+0x1cf38>
   2df88:	mov	r3, r5
   2df8c:	ldr	r2, [sp, #64]	; 0x40
   2df90:	mov	r0, r3
   2df94:	add	r6, r6, #2
   2df98:	ldr	r1, [r2, #8]
   2df9c:	mov	r2, fp
   2dfa0:	ldr	r1, [r1, r4, lsl #2]
   2dfa4:	add	r4, r4, #1
   2dfa8:	bl	10ff0 <memmove@plt>
   2dfac:	sub	r3, r0, r7
   2dfb0:	asr	r2, r3, #8
   2dfb4:	strb	r2, [r6, #-4]
   2dfb8:	strb	r3, [r6, #-3]
   2dfbc:	b	2df40 <fputs@plt+0x1ce9c>
   2dfc0:	add	r2, sp, #12
   2dfc4:	mov	r1, fp
   2dfc8:	mov	r0, r9
   2dfcc:	bl	2de04 <fputs@plt+0x1cd60>
   2dfd0:	subs	r3, r0, #0
   2dfd4:	bne	2df8c <fputs@plt+0x1cee8>
   2dfd8:	b	2df7c <fputs@plt+0x1ced8>
   2dfdc:	mov	r0, #1
   2dfe0:	add	sp, sp, #20
   2dfe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dfe8:	ldr	r2, [r0, #52]	; 0x34
   2dfec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dff0:	sub	sp, sp, #28
   2dff4:	mov	r6, r0
   2dff8:	mov	sl, #0
   2dffc:	ldrb	r3, [r0, #5]
   2e000:	ldr	r2, [r2, #36]	; 0x24
   2e004:	ldrh	r4, [r0, #14]
   2e008:	ldr	r7, [r0, #56]	; 0x38
   2e00c:	strd	r2, [sp]
   2e010:	sub	r2, r2, #4
   2e014:	ldrh	r3, [r0, #18]
   2e018:	mov	fp, r7
   2e01c:	lsl	r3, r3, #1
   2e020:	add	r9, r3, r4
   2e024:	add	r4, r7, r4
   2e028:	add	r3, r3, r4
   2e02c:	strd	r2, [sp, #12]
   2e030:	ldrd	r2, [sp]
   2e034:	add	r3, r7, r3
   2e038:	str	r3, [sp, #8]
   2e03c:	ldr	r3, [sp, #16]
   2e040:	cmp	r4, r3
   2e044:	bne	2e094 <fputs@plt+0x1cff0>
   2e048:	ldr	r3, [sp, #4]
   2e04c:	asr	r1, r2, #8
   2e050:	mov	r5, #0
   2e054:	sub	r4, r2, r9
   2e058:	add	r0, r7, r9
   2e05c:	add	r3, r7, r3
   2e060:	strb	r5, [r3, #1]
   2e064:	strb	r5, [r3, #2]
   2e068:	strb	r1, [r3, #5]
   2e06c:	mov	r1, r5
   2e070:	strb	r2, [r3, #6]
   2e074:	mov	r2, r4
   2e078:	strb	r5, [r3, #7]
   2e07c:	bl	10e88 <memset@plt>
   2e080:	ldrh	r3, [r6, #16]
   2e084:	cmp	r4, r3
   2e088:	beq	2e180 <fputs@plt+0x1d0dc>
   2e08c:	movw	r0, #57197	; 0xdf6d
   2e090:	b	2e0c4 <fputs@plt+0x1d020>
   2e094:	ldrh	r5, [r4]
   2e098:	ldr	r3, [sp, #12]
   2e09c:	rev16	r5, r5
   2e0a0:	uxth	r5, r5
   2e0a4:	cmp	r3, r5
   2e0a8:	movge	r3, #0
   2e0ac:	movlt	r3, #1
   2e0b0:	cmp	r9, r5
   2e0b4:	orrgt	r3, r3, #1
   2e0b8:	cmp	r3, #0
   2e0bc:	beq	2e0d0 <fputs@plt+0x1d02c>
   2e0c0:	movw	r0, #57167	; 0xdf4f
   2e0c4:	add	sp, sp, #28
   2e0c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e0cc:	b	2d494 <fputs@plt+0x1c3f0>
   2e0d0:	add	r1, fp, r5
   2e0d4:	mov	r0, r6
   2e0d8:	ldr	r3, [r6, #76]	; 0x4c
   2e0dc:	str	r2, [sp, #20]
   2e0e0:	blx	r3
   2e0e4:	ldr	r2, [sp, #20]
   2e0e8:	mov	r3, r0
   2e0ec:	sub	r8, r2, r0
   2e0f0:	cmp	r9, r8
   2e0f4:	bgt	2e108 <fputs@plt+0x1d064>
   2e0f8:	add	r1, r5, r0
   2e0fc:	ldr	r0, [sp]
   2e100:	cmp	r1, r0
   2e104:	ble	2e110 <fputs@plt+0x1d06c>
   2e108:	movw	r0, #57173	; 0xdf55
   2e10c:	b	2e0c4 <fputs@plt+0x1d020>
   2e110:	asr	r1, r8, #8
   2e114:	cmp	sl, #0
   2e118:	strb	r1, [r4]
   2e11c:	strb	r8, [r4, #1]
   2e120:	bne	2e164 <fputs@plt+0x1d0c0>
   2e124:	cmp	r5, r8
   2e128:	str	r3, [sp, #20]
   2e12c:	beq	2e174 <fputs@plt+0x1d0d0>
   2e130:	ldr	r1, [r6, #52]	; 0x34
   2e134:	ldr	r3, [sp, #8]
   2e138:	ldr	r1, [r1]
   2e13c:	ldrb	r0, [r3, #6]
   2e140:	ldr	sl, [r1, #208]	; 0xd0
   2e144:	ldrb	r1, [r3, #5]
   2e148:	mov	fp, sl
   2e14c:	orr	r0, r0, r1, lsl #8
   2e150:	sub	r2, r2, r0
   2e154:	add	r1, r7, r0
   2e158:	add	r0, sl, r0
   2e15c:	bl	10f18 <memcpy@plt>
   2e160:	ldr	r3, [sp, #20]
   2e164:	mov	r2, r3
   2e168:	add	r1, fp, r5
   2e16c:	add	r0, r7, r8
   2e170:	bl	10f18 <memcpy@plt>
   2e174:	add	r4, r4, #2
   2e178:	mov	r2, r8
   2e17c:	b	2e03c <fputs@plt+0x1cf98>
   2e180:	mov	r0, r5
   2e184:	add	sp, sp, #28
   2e188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e18c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e190:	sub	r9, r3, #2
   2e194:	sub	sp, sp, #28
   2e198:	mov	sl, r1
   2e19c:	mov	r7, r0
   2e1a0:	ldr	r3, [r0, #52]	; 0x34
   2e1a4:	str	r2, [sp, #8]
   2e1a8:	ldrb	r5, [r0, #5]
   2e1ac:	ldr	r4, [r0, #56]	; 0x38
   2e1b0:	ldr	r2, [r3, #36]	; 0x24
   2e1b4:	ldr	r3, [r3]
   2e1b8:	ldr	r8, [r0, #64]	; 0x40
   2e1bc:	add	r1, r4, r2
   2e1c0:	ldr	fp, [r3, #208]	; 0xd0
   2e1c4:	add	r3, r5, #5
   2e1c8:	str	r1, [sp, #4]
   2e1cc:	add	r1, r5, #6
   2e1d0:	str	r3, [sp, #12]
   2e1d4:	add	r3, r5, #6
   2e1d8:	add	r8, r8, #2
   2e1dc:	ldrb	r0, [r4, r1]
   2e1e0:	str	r3, [sp, #16]
   2e1e4:	add	r3, r5, #5
   2e1e8:	ldrb	r3, [r4, r3]
   2e1ec:	orr	r0, r0, r3, lsl #8
   2e1f0:	sub	r2, r2, r0
   2e1f4:	add	r1, r4, r0
   2e1f8:	add	r0, fp, r0
   2e1fc:	bl	10f18 <memcpy@plt>
   2e200:	ldr	r6, [sp, #4]
   2e204:	mov	r3, #0
   2e208:	cmp	r3, sl
   2e20c:	blt	2e260 <fputs@plt+0x1d1bc>
   2e210:	mov	r0, #0
   2e214:	add	r5, r4, r5
   2e218:	ldr	r2, [sp, #12]
   2e21c:	sub	r6, r6, r4
   2e220:	strb	r0, [r7, #1]
   2e224:	strh	sl, [r7, #18]
   2e228:	strb	r0, [r5, #1]
   2e22c:	strb	r0, [r5, #2]
   2e230:	ldrh	r3, [r7, #18]
   2e234:	lsr	r3, r3, #8
   2e238:	strb	r3, [r5, #3]
   2e23c:	ldrh	r3, [r7, #18]
   2e240:	strb	r3, [r5, #4]
   2e244:	asr	r3, r6, #8
   2e248:	strb	r3, [r4, r2]
   2e24c:	ldr	r3, [sp, #16]
   2e250:	strb	r6, [r4, r3]
   2e254:	strb	r0, [r5, #7]
   2e258:	add	sp, sp, #28
   2e25c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e260:	ldmib	sp, {r0, r2}
   2e264:	ldr	r1, [r2, r3, lsl #2]
   2e268:	cmp	r4, r1
   2e26c:	movls	r2, #1
   2e270:	movhi	r2, #0
   2e274:	cmp	r0, r1
   2e278:	movls	r2, #0
   2e27c:	cmp	r2, #0
   2e280:	ldrh	r2, [r9, #2]
   2e284:	subne	r1, r1, r4
   2e288:	addne	r1, fp, r1
   2e28c:	sub	r6, r6, r2
   2e290:	sub	r2, r6, r4
   2e294:	cmp	r6, r8
   2e298:	asr	r0, r2, #8
   2e29c:	strb	r0, [r8, #-2]
   2e2a0:	strb	r2, [r8, #-1]
   2e2a4:	bcs	2e2b8 <fputs@plt+0x1d214>
   2e2a8:	movw	r0, #62287	; 0xf34f
   2e2ac:	add	sp, sp, #28
   2e2b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e2b4:	b	2d494 <fputs@plt+0x1c3f0>
   2e2b8:	ldrh	r2, [r9, #2]!
   2e2bc:	mov	r0, r6
   2e2c0:	add	r8, r8, #2
   2e2c4:	str	r3, [sp, #20]
   2e2c8:	bl	10f18 <memcpy@plt>
   2e2cc:	ldr	r3, [sp, #20]
   2e2d0:	add	r3, r3, #1
   2e2d4:	b	2e208 <fputs@plt+0x1d164>
   2e2d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e2dc:	mov	r8, r2
   2e2e0:	sub	sp, sp, #76	; 0x4c
   2e2e4:	subs	sl, r3, #0
   2e2e8:	mov	r6, r1
   2e2ec:	ldm	r2, {r2, r5}
   2e2f0:	str	r2, [sp, #8]
   2e2f4:	str	r0, [sp, #12]
   2e2f8:	beq	2e384 <fputs@plt+0x1d2e0>
   2e2fc:	ldrb	r3, [r1, #1]
   2e300:	tst	r3, #128	; 0x80
   2e304:	moveq	r9, #2
   2e308:	streq	r3, [sp, #32]
   2e30c:	beq	2e320 <fputs@plt+0x1d27c>
   2e310:	add	r1, sp, #32
   2e314:	add	r0, r6, #1
   2e318:	bl	17b74 <fputs@plt+0x6ad0>
   2e31c:	add	r9, r0, #1
   2e320:	ldrb	r4, [r6]
   2e324:	add	r5, r5, #40	; 0x28
   2e328:	ldr	r0, [sp, #32]
   2e32c:	str	r4, [sp, #24]
   2e330:	bl	14648 <fputs@plt+0x35a4>
   2e334:	add	r4, r4, r0
   2e338:	ldr	r3, [sp, #8]
   2e33c:	str	sl, [sp, #4]
   2e340:	add	r3, r3, #20
   2e344:	str	r3, [sp, #16]
   2e348:	ldrh	r3, [r5, #8]
   2e34c:	add	r0, r6, r9
   2e350:	ldrb	r1, [r6, r9]
   2e354:	tst	r3, #4
   2e358:	beq	2e578 <fputs@plt+0x1d4d4>
   2e35c:	cmp	r1, #9
   2e360:	str	r1, [sp, #28]
   2e364:	bls	2e3c8 <fputs@plt+0x1d324>
   2e368:	mov	sl, #1
   2e36c:	ldrd	r2, [sp, #4]
   2e370:	ldr	r3, [r3, #16]
   2e374:	ldrb	r3, [r3, r2]
   2e378:	cmp	r3, #0
   2e37c:	rsbne	sl, sl, #0
   2e380:	b	2e638 <fputs@plt+0x1d594>
   2e384:	ldrb	r3, [r1]
   2e388:	tst	r3, #128	; 0x80
   2e38c:	moveq	r9, #1
   2e390:	streq	r3, [sp, #24]
   2e394:	beq	2e3a8 <fputs@plt+0x1d304>
   2e398:	add	r1, sp, #24
   2e39c:	mov	r0, r6
   2e3a0:	bl	17b74 <fputs@plt+0x6ad0>
   2e3a4:	mov	r9, r0
   2e3a8:	ldr	r3, [sp, #12]
   2e3ac:	ldr	r4, [sp, #24]
   2e3b0:	cmp	r3, r4
   2e3b4:	ldrcc	r0, [pc, #908]	; 2e748 <fputs@plt+0x1d6a4>
   2e3b8:	bcs	2e338 <fputs@plt+0x1d294>
   2e3bc:	bl	2d494 <fputs@plt+0x1c3f0>
   2e3c0:	strb	r0, [r8, #11]
   2e3c4:	b	2e638 <fputs@plt+0x1d594>
   2e3c8:	cmp	r1, #0
   2e3cc:	bne	2e3d8 <fputs@plt+0x1d334>
   2e3d0:	mvn	sl, #0
   2e3d4:	b	2e36c <fputs@plt+0x1d2c8>
   2e3d8:	cmp	r1, #7
   2e3dc:	add	r0, r6, r4
   2e3e0:	bne	2e408 <fputs@plt+0x1d364>
   2e3e4:	add	r2, sp, #32
   2e3e8:	bl	16420 <fputs@plt+0x537c>
   2e3ec:	ldrd	r0, [r5]
   2e3f0:	vldr	d0, [sp, #32]
   2e3f4:	bl	18870 <fputs@plt+0x77cc>
   2e3f8:	rsb	sl, r0, #0
   2e3fc:	cmp	sl, #0
   2e400:	beq	2e4cc <fputs@plt+0x1d428>
   2e404:	b	2e36c <fputs@plt+0x1d2c8>
   2e408:	cmp	r1, #6
   2e40c:	ldrls	pc, [pc, r1, lsl #2]
   2e410:	b	2e568 <fputs@plt+0x1d4c4>
   2e414:	andeq	lr, r2, r0, lsr r4
   2e418:	andeq	lr, r2, r0, lsr r4
   2e41c:	andeq	lr, r2, r4, asr #8
   2e420:	andeq	lr, r2, r4, ror #8
   2e424:	andeq	lr, r2, ip, ror r4
   2e428:	andeq	lr, r2, r8, lsl #9
   2e42c:	andeq	lr, r2, r0, asr r5
   2e430:	ldrsb	r2, [r0]
   2e434:	asr	r3, r2, #31
   2e438:	mov	sl, r2
   2e43c:	mov	fp, r3
   2e440:	b	2e4a8 <fputs@plt+0x1d404>
   2e444:	ldrsb	r1, [r0]
   2e448:	ldrb	r2, [r0, #1]
   2e44c:	orr	r2, r2, r1, lsl #8
   2e450:	asr	r1, r2, #31
   2e454:	mov	r0, r2
   2e458:	mov	sl, r0
   2e45c:	mov	fp, r1
   2e460:	b	2e4a8 <fputs@plt+0x1d404>
   2e464:	ldrh	r2, [r0, #1]
   2e468:	ldrsb	r1, [r0]
   2e46c:	rev16	r2, r2
   2e470:	uxth	r2, r2
   2e474:	orr	r2, r2, r1, lsl #16
   2e478:	b	2e450 <fputs@plt+0x1d3ac>
   2e47c:	ldr	r2, [r0]
   2e480:	rev	r2, r2
   2e484:	b	2e450 <fputs@plt+0x1d3ac>
   2e488:	ldr	r1, [r0, #2]
   2e48c:	mov	r2, #0
   2e490:	ldrsb	ip, [r0]
   2e494:	ldrb	r0, [r0, #1]
   2e498:	rev	r1, r1
   2e49c:	adds	sl, r2, r1
   2e4a0:	orr	r3, r0, ip, lsl #8
   2e4a4:	adc	fp, r3, #0
   2e4a8:	ldrd	r0, [r5]
   2e4ac:	mov	r3, fp
   2e4b0:	cmp	sl, r0
   2e4b4:	sbcs	r3, r3, r1
   2e4b8:	blt	2e3d0 <fputs@plt+0x1d32c>
   2e4bc:	mov	r3, fp
   2e4c0:	cmp	r0, sl
   2e4c4:	sbcs	r3, r1, r3
   2e4c8:	blt	2e368 <fputs@plt+0x1d2c4>
   2e4cc:	ldr	r3, [sp, #4]
   2e4d0:	add	r5, r5, #40	; 0x28
   2e4d4:	ldr	r2, [sp, #28]
   2e4d8:	add	r3, r3, #1
   2e4dc:	mov	r0, r2
   2e4e0:	str	r3, [sp, #4]
   2e4e4:	bl	14648 <fputs@plt+0x35a4>
   2e4e8:	add	r4, r4, r0
   2e4ec:	mov	r1, #0
   2e4f0:	mov	r0, r2
   2e4f4:	mov	r3, #1
   2e4f8:	lsr	r2, r0, #7
   2e4fc:	lsr	ip, r1, #7
   2e500:	orr	r2, r2, r1, lsl #25
   2e504:	mov	r1, ip
   2e508:	mov	r0, r2
   2e50c:	orrs	r2, r0, r1
   2e510:	bne	2e740 <fputs@plt+0x1d69c>
   2e514:	add	r9, r9, r3
   2e518:	ldr	r3, [sp, #24]
   2e51c:	cmp	r3, r9
   2e520:	bls	2e540 <fputs@plt+0x1d49c>
   2e524:	ldrh	r3, [r8, #8]
   2e528:	ldr	r2, [sp, #4]
   2e52c:	cmp	r3, r2
   2e530:	ble	2e540 <fputs@plt+0x1d49c>
   2e534:	ldr	r3, [sp, #12]
   2e538:	cmp	r3, r4
   2e53c:	bcs	2e348 <fputs@plt+0x1d2a4>
   2e540:	mov	r3, #1
   2e544:	ldrsb	sl, [r8, #10]
   2e548:	strb	r3, [r8, #14]
   2e54c:	b	2e638 <fputs@plt+0x1d594>
   2e550:	ldr	r1, [r0]
   2e554:	ldr	r0, [r0, #4]
   2e558:	rev	r3, r0
   2e55c:	mov	sl, r3
   2e560:	rev	r3, r1
   2e564:	b	2e43c <fputs@plt+0x1d398>
   2e568:	sub	r2, r1, #8
   2e56c:	mov	r1, #0
   2e570:	mov	r0, r2
   2e574:	b	2e458 <fputs@plt+0x1d3b4>
   2e578:	tst	r3, #8
   2e57c:	beq	2e5dc <fputs@plt+0x1d538>
   2e580:	cmp	r1, #9
   2e584:	str	r1, [sp, #28]
   2e588:	bhi	2e368 <fputs@plt+0x1d2c4>
   2e58c:	cmp	r1, #0
   2e590:	beq	2e3d0 <fputs@plt+0x1d32c>
   2e594:	add	r2, sp, #32
   2e598:	add	r0, r6, r4
   2e59c:	bl	16420 <fputs@plt+0x537c>
   2e5a0:	ldr	r3, [sp, #28]
   2e5a4:	cmp	r3, #7
   2e5a8:	bne	2e5c8 <fputs@plt+0x1d524>
   2e5ac:	vldr	d7, [r5]
   2e5b0:	vldr	d6, [sp, #32]
   2e5b4:	vcmpe.f64	d6, d7
   2e5b8:	vmrs	APSR_nzcv, fpscr
   2e5bc:	bmi	2e3d0 <fputs@plt+0x1d32c>
   2e5c0:	ble	2e4cc <fputs@plt+0x1d428>
   2e5c4:	b	2e368 <fputs@plt+0x1d2c4>
   2e5c8:	vldr	d0, [r5]
   2e5cc:	ldrd	r0, [sp, #32]
   2e5d0:	bl	18870 <fputs@plt+0x77cc>
   2e5d4:	mov	sl, r0
   2e5d8:	b	2e3fc <fputs@plt+0x1d358>
   2e5dc:	tst	r3, #2
   2e5e0:	beq	2e6c4 <fputs@plt+0x1d620>
   2e5e4:	tst	r1, #128	; 0x80
   2e5e8:	streq	r1, [sp, #28]
   2e5ec:	beq	2e5f8 <fputs@plt+0x1d554>
   2e5f0:	add	r1, sp, #28
   2e5f4:	bl	17b74 <fputs@plt+0x6ad0>
   2e5f8:	ldr	r7, [sp, #28]
   2e5fc:	cmp	r7, #11
   2e600:	bls	2e3d0 <fputs@plt+0x1d32c>
   2e604:	tst	r7, #1
   2e608:	beq	2e368 <fputs@plt+0x1d2c4>
   2e60c:	ldr	r2, [sp, #12]
   2e610:	sub	r7, r7, #12
   2e614:	lsr	r7, r7, #1
   2e618:	add	r3, r7, r4
   2e61c:	str	r7, [sp, #44]	; 0x2c
   2e620:	cmp	r3, r2
   2e624:	bls	2e644 <fputs@plt+0x1d5a0>
   2e628:	ldr	r0, [pc, #284]	; 2e74c <fputs@plt+0x1d6a8>
   2e62c:	mov	sl, #0
   2e630:	bl	2d494 <fputs@plt+0x1c3f0>
   2e634:	strb	r0, [r8, #11]
   2e638:	mov	r0, sl
   2e63c:	add	sp, sp, #76	; 0x4c
   2e640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e644:	ldr	r2, [sp, #4]
   2e648:	add	r0, r6, r4
   2e64c:	ldr	r3, [sp, #16]
   2e650:	ldr	r2, [r3, r2, lsl #2]
   2e654:	cmp	r2, #0
   2e658:	beq	2e694 <fputs@plt+0x1d5f0>
   2e65c:	ldr	r3, [sp, #8]
   2e660:	mov	r1, r5
   2e664:	ldrb	r3, [r3, #4]
   2e668:	strb	r3, [sp, #42]	; 0x2a
   2e66c:	ldr	r3, [sp, #8]
   2e670:	ldr	r3, [r3, #12]
   2e674:	str	r0, [sp, #48]	; 0x30
   2e678:	add	r0, sp, #32
   2e67c:	str	r3, [sp, #64]	; 0x40
   2e680:	mov	r3, #2
   2e684:	strh	r3, [sp, #40]	; 0x28
   2e688:	add	r3, r8, #11
   2e68c:	bl	2ad60 <fputs@plt+0x19cbc>
   2e690:	b	2e5d4 <fputs@plt+0x1d530>
   2e694:	ldr	r3, [r5, #12]
   2e698:	ldr	r1, [r5, #16]
   2e69c:	cmp	r7, r3
   2e6a0:	str	r3, [sp, #20]
   2e6a4:	movlt	r2, r7
   2e6a8:	movge	r2, r3
   2e6ac:	bl	10e10 <memcmp@plt>
   2e6b0:	subs	sl, r0, #0
   2e6b4:	bne	2e36c <fputs@plt+0x1d2c8>
   2e6b8:	ldr	r3, [sp, #20]
   2e6bc:	sub	sl, r7, r3
   2e6c0:	b	2e3fc <fputs@plt+0x1d358>
   2e6c4:	tst	r3, #16
   2e6c8:	beq	2e730 <fputs@plt+0x1d68c>
   2e6cc:	tst	r1, #128	; 0x80
   2e6d0:	streq	r1, [sp, #28]
   2e6d4:	beq	2e6e0 <fputs@plt+0x1d63c>
   2e6d8:	add	r1, sp, #28
   2e6dc:	bl	17b74 <fputs@plt+0x6ad0>
   2e6e0:	ldr	r7, [sp, #28]
   2e6e4:	cmp	r7, #11
   2e6e8:	bls	2e3d0 <fputs@plt+0x1d32c>
   2e6ec:	ands	sl, r7, #1
   2e6f0:	bne	2e3d0 <fputs@plt+0x1d32c>
   2e6f4:	ldr	r2, [sp, #12]
   2e6f8:	sub	r7, r7, #12
   2e6fc:	lsr	r7, r7, #1
   2e700:	add	r3, r7, r4
   2e704:	cmp	r3, r2
   2e708:	ldrhi	r0, [pc, #64]	; 2e750 <fputs@plt+0x1d6ac>
   2e70c:	bhi	2e3bc <fputs@plt+0x1d318>
   2e710:	ldr	r3, [r5, #12]
   2e714:	add	r0, r6, r4
   2e718:	ldr	r1, [r5, #16]
   2e71c:	cmp	r3, r7
   2e720:	str	r3, [sp, #20]
   2e724:	movlt	r2, r3
   2e728:	movge	r2, r7
   2e72c:	b	2e6ac <fputs@plt+0x1d608>
   2e730:	adds	sl, r1, #0
   2e734:	str	r1, [sp, #28]
   2e738:	movne	sl, #1
   2e73c:	b	2e3fc <fputs@plt+0x1d358>
   2e740:	add	r3, r3, #1
   2e744:	b	2e4f8 <fputs@plt+0x1d454>
   2e748:	andeq	r1, r1, r5, lsl #18
   2e74c:	andeq	r1, r1, r0, asr r9
   2e750:	andeq	r1, r1, sp, ror #18
   2e754:	mov	r3, #0
   2e758:	b	2e2d8 <fputs@plt+0x1d234>
   2e75c:	push	{r4, r5, r6, r7, r8, lr}
   2e760:	mov	r6, r3
   2e764:	mov	r5, r1
   2e768:	mov	r7, r2
   2e76c:	ldr	r3, [r1]
   2e770:	ldr	r4, [r0, #12]
   2e774:	ldr	r2, [sp, #24]
   2e778:	cmp	r3, #0
   2e77c:	ldr	r1, [sp, #28]
   2e780:	bne	2e79c <fputs@plt+0x1d6f8>
   2e784:	mov	r3, r4
   2e788:	ldr	r0, [r0, #8]
   2e78c:	ldr	r0, [r0, #28]
   2e790:	bl	17bfc <fputs@plt+0x6b58>
   2e794:	mov	r3, #1
   2e798:	str	r3, [r5]
   2e79c:	mov	r2, r4
   2e7a0:	mov	r1, r7
   2e7a4:	mov	r0, r6
   2e7a8:	pop	{r4, r5, r6, r7, r8, lr}
   2e7ac:	b	2e754 <fputs@plt+0x1d6b0>
   2e7b0:	push	{r4, r5, r6, r7, r8, r9, lr}
   2e7b4:	ldrb	ip, [r1]
   2e7b8:	ldrb	lr, [r1, #1]
   2e7bc:	and	ip, ip, #63	; 0x3f
   2e7c0:	add	r3, r1, ip
   2e7c4:	sub	lr, lr, #1
   2e7c8:	cmp	lr, #8
   2e7cc:	ldrls	pc, [pc, lr, lsl #2]
   2e7d0:	b	2e898 <fputs@plt+0x1d7f4>
   2e7d4:	andeq	lr, r2, r4, lsl #16
   2e7d8:	andeq	lr, r2, r8, lsr #16
   2e7dc:	andeq	lr, r2, ip, lsr r8
   2e7e0:	andeq	lr, r2, r4, asr r8
   2e7e4:	andeq	lr, r2, r0, ror #16
   2e7e8:	andeq	lr, r2, r4, lsl #17
   2e7ec:	muleq	r2, r8, r8
   2e7f0:	andeq	lr, r2, r0, lsr #17
   2e7f4:	strdeq	lr, [r2], -r8
   2e7f8:	mov	r8, #1
   2e7fc:	mov	r9, #0
   2e800:	b	2e80c <fputs@plt+0x1d768>
   2e804:	ldrsb	r8, [r1, ip]
   2e808:	asr	r9, r8, #31
   2e80c:	ldr	r3, [r2, #4]
   2e810:	ldrd	r6, [r3]
   2e814:	cmp	r8, r6
   2e818:	sbcs	r3, r9, r7
   2e81c:	bge	2e8a8 <fputs@plt+0x1d804>
   2e820:	ldrsb	r0, [r2, #12]
   2e824:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e828:	ldrsb	ip, [r1, ip]
   2e82c:	ldrb	r4, [r3, #1]
   2e830:	orr	r4, r4, ip, lsl #8
   2e834:	mov	r8, r4
   2e838:	b	2e808 <fputs@plt+0x1d764>
   2e83c:	ldrh	r4, [r3, #1]
   2e840:	ldrsb	ip, [r1, ip]
   2e844:	rev16	r4, r4
   2e848:	uxth	r4, r4
   2e84c:	orr	r4, r4, ip, lsl #16
   2e850:	b	2e834 <fputs@plt+0x1d790>
   2e854:	ldr	r4, [r3]
   2e858:	rev	r4, r4
   2e85c:	b	2e834 <fputs@plt+0x1d790>
   2e860:	ldr	lr, [r3, #2]
   2e864:	mov	r4, #0
   2e868:	ldrsb	ip, [r1, ip]
   2e86c:	ldrb	r3, [r3, #1]
   2e870:	rev	lr, lr
   2e874:	adds	r8, r4, lr
   2e878:	orr	r5, r3, ip, lsl #8
   2e87c:	adc	r9, r5, #0
   2e880:	b	2e80c <fputs@plt+0x1d768>
   2e884:	ldr	ip, [r3]
   2e888:	ldr	r3, [r3, #4]
   2e88c:	rev	r9, ip
   2e890:	rev	r8, r3
   2e894:	b	2e80c <fputs@plt+0x1d768>
   2e898:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2e89c:	b	2e754 <fputs@plt+0x1d6b0>
   2e8a0:	mov	r8, #0
   2e8a4:	b	2e7fc <fputs@plt+0x1d758>
   2e8a8:	cmp	r6, r8
   2e8ac:	sbcs	r3, r7, r9
   2e8b0:	bge	2e8bc <fputs@plt+0x1d818>
   2e8b4:	ldrsb	r0, [r2, #13]
   2e8b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e8bc:	ldrh	r3, [r2, #8]
   2e8c0:	cmp	r3, #1
   2e8c4:	bls	2e8d4 <fputs@plt+0x1d830>
   2e8c8:	mov	r3, #1
   2e8cc:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2e8d0:	b	2e2d8 <fputs@plt+0x1d234>
   2e8d4:	mov	r3, #1
   2e8d8:	ldrsb	r0, [r2, #10]
   2e8dc:	strb	r3, [r2, #14]
   2e8e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e8e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e8e8:	mov	r6, r0
   2e8ec:	ldr	r5, [sp, #32]
   2e8f0:	ldrb	r4, [r2, #1]
   2e8f4:	ldr	r7, [sp, #36]	; 0x24
   2e8f8:	ldrb	ip, [r5, #1]
   2e8fc:	cmp	r4, #7
   2e900:	cmpgt	ip, #7
   2e904:	movgt	lr, #1
   2e908:	movle	lr, #0
   2e90c:	subgt	ip, r4, ip
   2e910:	bgt	2ea24 <fputs@plt+0x1d980>
   2e914:	ldrb	r0, [r2]
   2e918:	cmp	r4, ip
   2e91c:	ldrb	sl, [r5]
   2e920:	add	r8, r2, r0
   2e924:	add	r9, r5, sl
   2e928:	bne	2e9fc <fputs@plt+0x1d958>
   2e92c:	ldrb	ip, [r2, r0]
   2e930:	ldrb	r0, [r5, sl]
   2e934:	eor	r0, r0, ip
   2e938:	tst	r0, #128	; 0x80
   2e93c:	bne	2e9b8 <fputs@plt+0x1d914>
   2e940:	ldr	ip, [pc, #268]	; 2ea54 <fputs@plt+0x1d9b0>
   2e944:	add	ip, ip, r4
   2e948:	ldrb	r4, [ip, #3493]	; 0xda5
   2e94c:	cmp	r4, lr
   2e950:	bgt	2e9e4 <fputs@plt+0x1d940>
   2e954:	ldr	r0, [r6, #8]
   2e958:	ldr	r0, [r0, #28]
   2e95c:	ldrh	ip, [r0, #6]
   2e960:	cmp	ip, #1
   2e964:	movls	ip, #0
   2e968:	bls	2e9dc <fputs@plt+0x1d938>
   2e96c:	mov	r9, r3
   2e970:	ldr	r3, [r1]
   2e974:	mov	sl, r2
   2e978:	mov	r8, r1
   2e97c:	ldr	r4, [r6, #12]
   2e980:	cmp	r3, #0
   2e984:	bne	2e9a0 <fputs@plt+0x1d8fc>
   2e988:	mov	r3, r4
   2e98c:	mov	r2, r5
   2e990:	mov	r1, r7
   2e994:	bl	17bfc <fputs@plt+0x6b58>
   2e998:	mov	r3, #1
   2e99c:	str	r3, [r8]
   2e9a0:	mov	r2, r4
   2e9a4:	mov	r1, sl
   2e9a8:	mov	r0, r9
   2e9ac:	mov	r3, #1
   2e9b0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e9b4:	b	2e2d8 <fputs@plt+0x1d234>
   2e9b8:	tst	ip, #128	; 0x80
   2e9bc:	mvnne	ip, #0
   2e9c0:	moveq	ip, #1
   2e9c4:	ldr	r3, [r6, #8]
   2e9c8:	ldr	r3, [r3, #28]
   2e9cc:	ldr	r3, [r3, #16]
   2e9d0:	ldrb	r3, [r3]
   2e9d4:	cmp	r3, #0
   2e9d8:	rsbne	ip, ip, #0
   2e9dc:	mov	r0, ip
   2e9e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e9e4:	ldrb	ip, [r8, lr]
   2e9e8:	ldrb	r0, [r9, lr]
   2e9ec:	subs	ip, ip, r0
   2e9f0:	bne	2e9c4 <fputs@plt+0x1d920>
   2e9f4:	add	lr, lr, #1
   2e9f8:	b	2e94c <fputs@plt+0x1d8a8>
   2e9fc:	cmp	ip, #7
   2ea00:	bgt	2ea30 <fputs@plt+0x1d98c>
   2ea04:	cmp	r4, #7
   2ea08:	bgt	2ea44 <fputs@plt+0x1d9a0>
   2ea0c:	sub	ip, r4, ip
   2ea10:	cmp	ip, #0
   2ea14:	bgt	2ea34 <fputs@plt+0x1d990>
   2ea18:	ldrsb	r0, [r5, sl]
   2ea1c:	cmp	r0, #0
   2ea20:	blt	2ea4c <fputs@plt+0x1d9a8>
   2ea24:	cmp	ip, #0
   2ea28:	beq	2e954 <fputs@plt+0x1d8b0>
   2ea2c:	b	2e9c4 <fputs@plt+0x1d920>
   2ea30:	mov	ip, #1
   2ea34:	ldrsb	r3, [r2, r0]
   2ea38:	cmp	r3, #0
   2ea3c:	mvnlt	ip, #0
   2ea40:	b	2e9c4 <fputs@plt+0x1d920>
   2ea44:	mvn	ip, #0
   2ea48:	b	2ea18 <fputs@plt+0x1d974>
   2ea4c:	mov	ip, #1
   2ea50:	b	2e9c4 <fputs@plt+0x1d920>
   2ea54:	muleq	r7, r0, r4
   2ea58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ea5c:	sub	sp, sp, #20
   2ea60:	mov	fp, r3
   2ea64:	mov	sl, r0
   2ea68:	mov	r9, r1
   2ea6c:	mov	r5, r2
   2ea70:	ldr	r6, [sp, #56]	; 0x38
   2ea74:	ldrb	r3, [r2, #1]
   2ea78:	ldrb	r7, [r2]
   2ea7c:	ldrb	r8, [r6]
   2ea80:	tst	r3, #128	; 0x80
   2ea84:	add	r7, r2, r7
   2ea88:	streq	r3, [sp, #8]
   2ea8c:	add	r8, r6, r8
   2ea90:	beq	2eaa0 <fputs@plt+0x1d9fc>
   2ea94:	add	r1, sp, #8
   2ea98:	add	r0, r2, #1
   2ea9c:	bl	17b74 <fputs@plt+0x6ad0>
   2eaa0:	ldr	r3, [sp, #8]
   2eaa4:	sub	r3, r3, #13
   2eaa8:	add	r3, r3, r3, lsr #31
   2eaac:	asr	r3, r3, #1
   2eab0:	str	r3, [sp, #8]
   2eab4:	ldrb	r3, [r6, #1]
   2eab8:	tst	r3, #128	; 0x80
   2eabc:	streq	r3, [sp, #12]
   2eac0:	beq	2ead0 <fputs@plt+0x1da2c>
   2eac4:	add	r1, sp, #12
   2eac8:	add	r0, r6, #1
   2eacc:	bl	17b74 <fputs@plt+0x6ad0>
   2ead0:	ldr	r3, [sp, #8]
   2ead4:	mov	r1, r8
   2ead8:	mov	r0, r7
   2eadc:	ldr	r4, [sp, #12]
   2eae0:	str	r3, [sp, #4]
   2eae4:	sub	r4, r4, #13
   2eae8:	add	r4, r4, r4, lsr #31
   2eaec:	asr	r4, r4, #1
   2eaf0:	cmp	r4, r3
   2eaf4:	movlt	r2, r4
   2eaf8:	movge	r2, r3
   2eafc:	str	r4, [sp, #12]
   2eb00:	bl	10e10 <memcmp@plt>
   2eb04:	ldr	r2, [sl, #8]
   2eb08:	cmp	r0, #0
   2eb0c:	ldr	ip, [r2, #28]
   2eb10:	bne	2eb74 <fputs@plt+0x1dad0>
   2eb14:	ldr	r3, [sp, #4]
   2eb18:	subs	r0, r3, r4
   2eb1c:	bne	2eb74 <fputs@plt+0x1dad0>
   2eb20:	ldrh	r3, [ip, #6]
   2eb24:	cmp	r3, #1
   2eb28:	bls	2eb6c <fputs@plt+0x1dac8>
   2eb2c:	ldr	r3, [r9]
   2eb30:	ldr	r4, [sl, #12]
   2eb34:	cmp	r3, #0
   2eb38:	bne	2eb58 <fputs@plt+0x1dab4>
   2eb3c:	mov	r3, r4
   2eb40:	mov	r2, r6
   2eb44:	ldr	r1, [sp, #60]	; 0x3c
   2eb48:	mov	r0, ip
   2eb4c:	bl	17bfc <fputs@plt+0x6b58>
   2eb50:	mov	r3, #1
   2eb54:	str	r3, [r9]
   2eb58:	mov	r3, #1
   2eb5c:	mov	r2, r4
   2eb60:	mov	r1, r5
   2eb64:	mov	r0, fp
   2eb68:	bl	2e2d8 <fputs@plt+0x1d234>
   2eb6c:	add	sp, sp, #20
   2eb70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2eb74:	ldr	r3, [ip, #16]
   2eb78:	ldrb	r3, [r3]
   2eb7c:	cmp	r3, #0
   2eb80:	rsbne	r0, r0, #0
   2eb84:	b	2eb6c <fputs@plt+0x1dac8>
   2eb88:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   2eb8c:	mov	r8, r0
   2eb90:	mov	r6, r1
   2eb94:	mov	r5, r2
   2eb98:	ldrb	r3, [r1, #1]
   2eb9c:	tst	r3, #128	; 0x80
   2eba0:	streq	r3, [sp, #4]
   2eba4:	beq	2ebb4 <fputs@plt+0x1db10>
   2eba8:	add	r1, sp, #4
   2ebac:	add	r0, r6, #1
   2ebb0:	bl	17b74 <fputs@plt+0x6ad0>
   2ebb4:	ldr	r4, [sp, #4]
   2ebb8:	cmp	r4, #11
   2ebbc:	bgt	2ebcc <fputs@plt+0x1db28>
   2ebc0:	ldrsb	r0, [r5, #12]
   2ebc4:	add	sp, sp, #8
   2ebc8:	pop	{r4, r5, r6, r7, r8, pc}
   2ebcc:	tst	r4, #1
   2ebd0:	bne	2ebdc <fputs@plt+0x1db38>
   2ebd4:	ldrsb	r0, [r5, #13]
   2ebd8:	b	2ebc4 <fputs@plt+0x1db20>
   2ebdc:	ldrb	r0, [r6]
   2ebe0:	sub	r4, r4, #12
   2ebe4:	asr	r4, r4, #1
   2ebe8:	add	r3, r0, r4
   2ebec:	cmp	r3, r8
   2ebf0:	ble	2ec08 <fputs@plt+0x1db64>
   2ebf4:	ldr	r0, [pc, #120]	; 2ec74 <fputs@plt+0x1dbd0>
   2ebf8:	bl	2d494 <fputs@plt+0x1c3f0>
   2ebfc:	strb	r0, [r5, #11]
   2ec00:	mov	r0, #0
   2ec04:	b	2ebc4 <fputs@plt+0x1db20>
   2ec08:	ldr	r3, [r5, #4]
   2ec0c:	add	r0, r6, r0
   2ec10:	ldr	r7, [r3, #12]
   2ec14:	ldr	r1, [r3, #16]
   2ec18:	cmp	r7, r4
   2ec1c:	movlt	r2, r7
   2ec20:	movge	r2, r4
   2ec24:	bl	10e10 <memcmp@plt>
   2ec28:	cmp	r0, #0
   2ec2c:	bne	2ec6c <fputs@plt+0x1dbc8>
   2ec30:	sub	r4, r4, r7
   2ec34:	cmp	r4, #0
   2ec38:	bne	2ec6c <fputs@plt+0x1dbc8>
   2ec3c:	ldrh	r3, [r5, #8]
   2ec40:	cmp	r3, #1
   2ec44:	movls	r3, #1
   2ec48:	ldrsbls	r0, [r5, #10]
   2ec4c:	strbls	r3, [r5, #14]
   2ec50:	bls	2ebc4 <fputs@plt+0x1db20>
   2ec54:	mov	r3, #1
   2ec58:	mov	r2, r5
   2ec5c:	mov	r1, r6
   2ec60:	mov	r0, r8
   2ec64:	bl	2e2d8 <fputs@plt+0x1d234>
   2ec68:	b	2ebc4 <fputs@plt+0x1db20>
   2ec6c:	bgt	2ebd4 <fputs@plt+0x1db30>
   2ec70:	b	2ebc0 <fputs@plt+0x1db1c>
   2ec74:	andeq	r1, r1, pc, lsl sl
   2ec78:	ldr	r3, [pc, #80]	; 2ecd0 <fputs@plt+0x1dc2c>
   2ec7c:	ldr	r1, [pc, #80]	; 2ecd4 <fputs@plt+0x1dc30>
   2ec80:	ldr	r2, [r0, #80]	; 0x50
   2ec84:	cmp	r2, r3
   2ec88:	cmpne	r2, r1
   2ec8c:	ldr	r1, [pc, #68]	; 2ecd8 <fputs@plt+0x1dc34>
   2ec90:	movne	r3, #1
   2ec94:	moveq	r3, #0
   2ec98:	cmp	r2, r1
   2ec9c:	moveq	r3, #0
   2eca0:	andne	r3, r3, #1
   2eca4:	cmp	r3, #0
   2eca8:	beq	2ecc8 <fputs@plt+0x1dc24>
   2ecac:	push	{r4, lr}
   2ecb0:	mov	r0, #21
   2ecb4:	ldr	r2, [pc, #32]	; 2ecdc <fputs@plt+0x1dc38>
   2ecb8:	ldr	r1, [pc, #32]	; 2ece0 <fputs@plt+0x1dc3c>
   2ecbc:	bl	2bc28 <fputs@plt+0x1ab84>
   2ecc0:	mov	r0, #0
   2ecc4:	pop	{r4, pc}
   2ecc8:	mov	r0, #1
   2eccc:	bx	lr
   2ecd0:	blmi	1df3718 <stderr@@GLIBC_2.4+0x1d689c8>
   2ecd4:	mlage	r9, r7, r6, sl
   2ecd8:			; <UNDEFINED> instruction: 0xf03b7906
   2ecdc:	andeq	r5, r7, sl, lsl #2
   2ece0:	andeq	r5, r7, r2, lsl r1
   2ece4:	push	{r4, lr}
   2ece8:	subs	r4, r0, #0
   2ecec:	ldreq	r2, [pc, #60]	; 2ed30 <fputs@plt+0x1dc8c>
   2ecf0:	beq	2ed14 <fputs@plt+0x1dc70>
   2ecf4:	ldr	r3, [pc, #56]	; 2ed34 <fputs@plt+0x1dc90>
   2ecf8:	ldr	r2, [r4, #80]	; 0x50
   2ecfc:	cmp	r2, r3
   2ed00:	beq	2ed28 <fputs@plt+0x1dc84>
   2ed04:	bl	2ec78 <fputs@plt+0x1dbd4>
   2ed08:	cmp	r0, #0
   2ed0c:	popeq	{r4, pc}
   2ed10:	ldr	r2, [pc, #32]	; 2ed38 <fputs@plt+0x1dc94>
   2ed14:	mov	r0, #21
   2ed18:	ldr	r1, [pc, #28]	; 2ed3c <fputs@plt+0x1dc98>
   2ed1c:	bl	2bc28 <fputs@plt+0x1ab84>
   2ed20:	mov	r0, #0
   2ed24:	pop	{r4, pc}
   2ed28:	mov	r0, #1
   2ed2c:	pop	{r4, pc}
   2ed30:	andeq	r8, r7, r1, lsr #6
   2ed34:	mlage	r9, r7, r6, sl
   2ed38:	andeq	r5, r7, pc, lsr r1
   2ed3c:	andeq	r5, r7, r2, lsl r1
   2ed40:	push	{r4, lr}
   2ed44:	sub	sp, sp, #104	; 0x68
   2ed48:	mov	r4, r0
   2ed4c:	add	r3, sp, #32
   2ed50:	ldr	r0, [r0, #92]	; 0x5c
   2ed54:	str	r3, [sp, #8]
   2ed58:	str	r3, [sp, #12]
   2ed5c:	mov	r3, #0
   2ed60:	str	r4, [sp, #4]
   2ed64:	str	r3, [sp, #16]
   2ed68:	mov	r3, #70	; 0x46
   2ed6c:	str	r3, [sp, #20]
   2ed70:	mov	r3, #256	; 0x100
   2ed74:	str	r0, [sp, #24]
   2ed78:	add	r0, sp, #4
   2ed7c:	strh	r3, [sp, #28]
   2ed80:	bl	283b8 <fputs@plt+0x17314>
   2ed84:	add	r0, sp, #4
   2ed88:	bl	1d284 <fputs@plt+0xc1e0>
   2ed8c:	ldrb	r3, [sp, #28]
   2ed90:	mov	r1, r0
   2ed94:	cmp	r3, #1
   2ed98:	bne	2eda4 <fputs@plt+0x1dd00>
   2ed9c:	mov	r0, r4
   2eda0:	bl	179f4 <fputs@plt+0x6950>
   2eda4:	mov	r0, r1
   2eda8:	add	sp, sp, #104	; 0x68
   2edac:	pop	{r4, pc}
   2edb0:	push	{r2, r3}
   2edb4:	push	{r0, r1, r4, r5, r6, lr}
   2edb8:	mov	r4, r0
   2edbc:	mov	r6, r1
   2edc0:	ldr	r5, [sp, #24]
   2edc4:	str	r1, [r0, #52]	; 0x34
   2edc8:	bl	17aa8 <fputs@plt+0x6a04>
   2edcc:	cmp	r5, #0
   2edd0:	bne	2edf0 <fputs@plt+0x1dd4c>
   2edd4:	mov	r1, r6
   2edd8:	mov	r0, r4
   2eddc:	bl	1be98 <fputs@plt+0xadf4>
   2ede0:	add	sp, sp, #8
   2ede4:	pop	{r4, r5, r6, lr}
   2ede8:	add	sp, sp, #8
   2edec:	bx	lr
   2edf0:	ldr	r3, [r4, #240]	; 0xf0
   2edf4:	cmp	r3, #0
   2edf8:	beq	2ee28 <fputs@plt+0x1dd84>
   2edfc:	add	r2, sp, #28
   2ee00:	mov	r1, r5
   2ee04:	mov	r0, r4
   2ee08:	str	r2, [sp, #4]
   2ee0c:	bl	2ed40 <fputs@plt+0x1dc9c>
   2ee10:	mov	r1, r0
   2ee14:	ldr	r3, [pc, #36]	; 2ee40 <fputs@plt+0x1dd9c>
   2ee18:	mov	r2, #1
   2ee1c:	ldr	r0, [r4, #240]	; 0xf0
   2ee20:	bl	25bb0 <fputs@plt+0x14b0c>
   2ee24:	b	2ede0 <fputs@plt+0x1dd3c>
   2ee28:	mov	r0, r4
   2ee2c:	bl	1d330 <fputs@plt+0xc28c>
   2ee30:	cmp	r0, #0
   2ee34:	str	r0, [r4, #240]	; 0xf0
   2ee38:	bne	2edfc <fputs@plt+0x1dd58>
   2ee3c:	b	2ede0 <fputs@plt+0x1dd3c>
   2ee40:	andeq	r2, r1, r4, ror #2
   2ee44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ee48:	sub	sp, sp, #44	; 0x2c
   2ee4c:	subs	r8, r1, #0
   2ee50:	ldr	ip, [sp, #80]	; 0x50
   2ee54:	ldr	r7, [sp, #84]	; 0x54
   2ee58:	ldr	sl, [sp, #88]	; 0x58
   2ee5c:	str	ip, [sp, #32]
   2ee60:	ldr	r9, [sp, #92]	; 0x5c
   2ee64:	ldr	fp, [sp, #96]	; 0x60
   2ee68:	beq	2ee7c <fputs@plt+0x1ddd8>
   2ee6c:	cmp	r7, #0
   2ee70:	beq	2ee8c <fputs@plt+0x1dde8>
   2ee74:	orrs	r1, r9, sl
   2ee78:	beq	2eebc <fputs@plt+0x1de18>
   2ee7c:	ldr	r0, [pc, #480]	; 2f064 <fputs@plt+0x1dfc0>
   2ee80:	add	sp, sp, #44	; 0x2c
   2ee84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ee88:	b	2bcb8 <fputs@plt+0x1ac14>
   2ee8c:	clz	ip, sl
   2ee90:	cmp	r9, #0
   2ee94:	lsr	ip, ip, #5
   2ee98:	moveq	ip, #0
   2ee9c:	cmp	ip, #0
   2eea0:	bne	2ee7c <fputs@plt+0x1ddd8>
   2eea4:	adds	ip, sl, #0
   2eea8:	movne	ip, #1
   2eeac:	cmp	r9, #0
   2eeb0:	movne	ip, #0
   2eeb4:	cmp	ip, #0
   2eeb8:	bne	2ee7c <fputs@plt+0x1ddd8>
   2eebc:	add	r1, r2, #1
   2eec0:	cmp	r1, #128	; 0x80
   2eec4:	bhi	2ee7c <fputs@plt+0x1ddd8>
   2eec8:	mov	r5, r0
   2eecc:	mov	r0, r8
   2eed0:	mov	r4, r3
   2eed4:	mov	r6, r2
   2eed8:	bl	15c88 <fputs@plt+0x4be4>
   2eedc:	cmp	r0, #255	; 0xff
   2eee0:	bgt	2ee7c <fputs@plt+0x1ddd8>
   2eee4:	and	r3, r4, #2048	; 0x800
   2eee8:	and	r4, r4, #7
   2eeec:	cmp	r4, #4
   2eef0:	str	r3, [sp, #28]
   2eef4:	beq	2ef6c <fputs@plt+0x1dec8>
   2eef8:	cmp	r4, #5
   2eefc:	bne	2ef70 <fputs@plt+0x1decc>
   2ef00:	ldr	r3, [sp, #32]
   2ef04:	mov	r2, r6
   2ef08:	mov	r1, r8
   2ef0c:	mov	r0, r5
   2ef10:	stm	sp, {r3, r7, sl}
   2ef14:	ldr	r3, [sp, #28]
   2ef18:	str	r9, [sp, #12]
   2ef1c:	str	fp, [sp, #16]
   2ef20:	orr	r3, r3, #1
   2ef24:	bl	2ee44 <fputs@plt+0x1dda0>
   2ef28:	cmp	r0, #0
   2ef2c:	bne	2ef64 <fputs@plt+0x1dec0>
   2ef30:	ldr	r3, [sp, #32]
   2ef34:	mov	r2, r6
   2ef38:	mov	r1, r8
   2ef3c:	mov	r0, r5
   2ef40:	stm	sp, {r3, r7, sl}
   2ef44:	ldr	r3, [sp, #28]
   2ef48:	str	r9, [sp, #12]
   2ef4c:	str	fp, [sp, #16]
   2ef50:	orr	r3, r3, #2
   2ef54:	bl	2ee44 <fputs@plt+0x1dda0>
   2ef58:	cmp	r0, #0
   2ef5c:	moveq	r4, #3
   2ef60:	beq	2ef70 <fputs@plt+0x1decc>
   2ef64:	add	sp, sp, #44	; 0x2c
   2ef68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ef6c:	mov	r4, #2
   2ef70:	uxtb	r3, r4
   2ef74:	mov	r2, r6
   2ef78:	mov	r1, r8
   2ef7c:	mov	r0, r5
   2ef80:	str	r3, [sp, #36]	; 0x24
   2ef84:	mov	r3, #0
   2ef88:	str	r3, [sp]
   2ef8c:	uxtb	r3, r4
   2ef90:	bl	1d4a4 <fputs@plt+0xc400>
   2ef94:	cmp	r0, #0
   2ef98:	beq	2efe4 <fputs@plt+0x1df40>
   2ef9c:	ldrh	r3, [r0, #2]
   2efa0:	and	r3, r3, #3
   2efa4:	cmp	r3, r4
   2efa8:	bne	2efe4 <fputs@plt+0x1df40>
   2efac:	ldrsb	r3, [r0]
   2efb0:	cmp	r3, r6
   2efb4:	bne	2efe4 <fputs@plt+0x1df40>
   2efb8:	ldr	r3, [r5, #152]	; 0x98
   2efbc:	cmp	r3, #0
   2efc0:	beq	2efdc <fputs@plt+0x1df38>
   2efc4:	mov	r0, r5
   2efc8:	ldr	r2, [pc, #152]	; 2f068 <fputs@plt+0x1dfc4>
   2efcc:	mov	r1, #5
   2efd0:	bl	2edb0 <fputs@plt+0x1dd0c>
   2efd4:	mov	r0, #5
   2efd8:	b	2ef64 <fputs@plt+0x1dec0>
   2efdc:	mov	r0, r5
   2efe0:	bl	14668 <fputs@plt+0x35c4>
   2efe4:	mov	r3, #1
   2efe8:	mov	r2, r6
   2efec:	mov	r1, r8
   2eff0:	mov	r0, r5
   2eff4:	str	r3, [sp]
   2eff8:	ldr	r3, [sp, #36]	; 0x24
   2effc:	bl	1d4a4 <fputs@plt+0xc400>
   2f000:	subs	r4, r0, #0
   2f004:	moveq	r0, #7
   2f008:	beq	2ef64 <fputs@plt+0x1dec0>
   2f00c:	mov	r0, r5
   2f010:	ldr	r1, [r4, #24]
   2f014:	bl	1bcb4 <fputs@plt+0xac10>
   2f018:	cmp	fp, #0
   2f01c:	ldr	r2, [sp, #28]
   2f020:	mov	r0, #0
   2f024:	ldrne	r3, [fp]
   2f028:	addne	r3, r3, #1
   2f02c:	strne	r3, [fp]
   2f030:	cmp	r7, #0
   2f034:	ldrh	r3, [r4, #2]
   2f038:	moveq	r7, sl
   2f03c:	strb	r6, [r4]
   2f040:	str	r7, [r4, #12]
   2f044:	str	r9, [r4, #16]
   2f048:	str	fp, [r4, #24]
   2f04c:	and	r3, r3, #3
   2f050:	orr	r3, r3, r2
   2f054:	strh	r3, [r4, #2]
   2f058:	ldr	r3, [sp, #32]
   2f05c:	str	r3, [r4, #4]
   2f060:	b	2ef64 <fputs@plt+0x1dec0>
   2f064:	andeq	r0, r2, r8, lsl #29
   2f068:	andeq	r5, r7, r8, asr #2
   2f06c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f070:	sub	sp, sp, #20
   2f074:	ldr	fp, [sp, #56]	; 0x38
   2f078:	ldr	ip, [sp, #60]	; 0x3c
   2f07c:	str	ip, [sp]
   2f080:	sub	ip, r2, #4
   2f084:	tst	ip, #251	; 0xfb
   2f088:	beq	2f0ac <fputs@plt+0x1e008>
   2f08c:	sub	ip, r2, #1
   2f090:	cmp	ip, #2
   2f094:	movls	r6, r2
   2f098:	bls	2f0b0 <fputs@plt+0x1e00c>
   2f09c:	ldr	r0, [pc, #304]	; 2f1d4 <fputs@plt+0x1e130>
   2f0a0:	add	sp, sp, #20
   2f0a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f0a8:	b	2bcb8 <fputs@plt+0x1ac14>
   2f0ac:	mov	r6, #2
   2f0b0:	mov	r5, r1
   2f0b4:	uxtb	sl, r6
   2f0b8:	str	r2, [sp, #4]
   2f0bc:	mov	r8, r3
   2f0c0:	mov	r1, sl
   2f0c4:	mov	r3, #0
   2f0c8:	mov	r2, r5
   2f0cc:	mov	r4, r0
   2f0d0:	bl	1d3b0 <fputs@plt+0xc30c>
   2f0d4:	subs	r9, r0, #0
   2f0d8:	beq	2f180 <fputs@plt+0x1e0dc>
   2f0dc:	ldr	r3, [r9, #12]
   2f0e0:	cmp	r3, #0
   2f0e4:	beq	2f180 <fputs@plt+0x1e0dc>
   2f0e8:	ldr	r7, [r4, #152]	; 0x98
   2f0ec:	cmp	r7, #0
   2f0f0:	beq	2f110 <fputs@plt+0x1e06c>
   2f0f4:	mov	r0, r4
   2f0f8:	ldr	r2, [pc, #216]	; 2f1d8 <fputs@plt+0x1e134>
   2f0fc:	mov	r1, #5
   2f100:	bl	2edb0 <fputs@plt+0x1dd0c>
   2f104:	mov	r0, #5
   2f108:	add	sp, sp, #20
   2f10c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f110:	mov	r0, r4
   2f114:	bl	14668 <fputs@plt+0x35c4>
   2f118:	ldrb	r3, [r9, #4]
   2f11c:	bic	r3, r3, #8
   2f120:	cmp	r3, r6
   2f124:	bne	2f180 <fputs@plt+0x1e0dc>
   2f128:	mov	r1, r5
   2f12c:	add	r0, r4, #364	; 0x16c
   2f130:	bl	131d8 <fputs@plt+0x2134>
   2f134:	mov	r3, r0
   2f138:	add	r2, r0, #60	; 0x3c
   2f13c:	ldrb	r0, [r3, #4]
   2f140:	ldrb	r1, [r9, #4]
   2f144:	cmp	r0, r1
   2f148:	bne	2f174 <fputs@plt+0x1e0d0>
   2f14c:	ldr	r1, [r3, #16]
   2f150:	cmp	r1, #0
   2f154:	beq	2f170 <fputs@plt+0x1e0cc>
   2f158:	ldr	r0, [r3, #8]
   2f15c:	str	r3, [sp, #8]
   2f160:	str	r2, [sp, #12]
   2f164:	blx	r1
   2f168:	ldr	r3, [sp, #8]
   2f16c:	ldr	r2, [sp, #12]
   2f170:	str	r7, [r3, #12]
   2f174:	add	r3, r3, #20
   2f178:	cmp	r3, r2
   2f17c:	bne	2f13c <fputs@plt+0x1e098>
   2f180:	mov	r3, #1
   2f184:	mov	r2, r5
   2f188:	mov	r1, sl
   2f18c:	mov	r0, r4
   2f190:	bl	1d3b0 <fputs@plt+0xc30c>
   2f194:	cmp	r0, #0
   2f198:	moveq	r0, #7
   2f19c:	beq	2f108 <fputs@plt+0x1e064>
   2f1a0:	ldr	r3, [sp]
   2f1a4:	mov	r1, #0
   2f1a8:	str	r8, [r0, #8]
   2f1ac:	str	fp, [r0, #12]
   2f1b0:	str	r3, [r0, #16]
   2f1b4:	ldr	r3, [sp, #4]
   2f1b8:	and	r2, r3, #8
   2f1bc:	orr	r6, r2, r6
   2f1c0:	strb	r6, [r0, #4]
   2f1c4:	mov	r0, r4
   2f1c8:	bl	1be98 <fputs@plt+0xadf4>
   2f1cc:	mov	r0, #0
   2f1d0:	b	2f108 <fputs@plt+0x1e064>
   2f1d4:	andeq	r1, r2, r6, lsr r1
   2f1d8:	andeq	r5, r7, r7, lsl #3
   2f1dc:	push	{r1, r2, r3}
   2f1e0:	push	{r0, r1, r2, r4, r5, r6, lr}
   2f1e4:	add	r2, sp, #32
   2f1e8:	mov	r4, r0
   2f1ec:	ldr	r5, [r0]
   2f1f0:	str	r2, [sp, #4]
   2f1f4:	ldr	r1, [sp, #28]
   2f1f8:	mov	r0, r5
   2f1fc:	bl	2ed40 <fputs@plt+0x1dc9c>
   2f200:	ldrb	r3, [r5, #73]	; 0x49
   2f204:	mov	r6, r0
   2f208:	cmp	r3, #0
   2f20c:	beq	2f22c <fputs@plt+0x1e188>
   2f210:	mov	r1, r0
   2f214:	mov	r0, r5
   2f218:	bl	1b744 <fputs@plt+0xa6a0>
   2f21c:	add	sp, sp, #12
   2f220:	pop	{r4, r5, r6, lr}
   2f224:	add	sp, sp, #12
   2f228:	bx	lr
   2f22c:	mov	r0, r5
   2f230:	ldr	r1, [r4, #4]
   2f234:	ldr	r3, [r4, #68]	; 0x44
   2f238:	add	r3, r3, #1
   2f23c:	str	r3, [r4, #68]	; 0x44
   2f240:	bl	1b744 <fputs@plt+0xa6a0>
   2f244:	mov	r3, #1
   2f248:	str	r6, [r4, #4]
   2f24c:	str	r3, [r4, #12]
   2f250:	b	2f21c <fputs@plt+0x1e178>
   2f254:	push	{r4, r5, r6, lr}
   2f258:	mov	r4, r0
   2f25c:	ldm	r0, {r3, r5}
   2f260:	sub	r3, r3, #1
   2f264:	str	r3, [r0]
   2f268:	ldr	r3, [r4]
   2f26c:	cmp	r3, #0
   2f270:	bge	2f288 <fputs@plt+0x1e1e4>
   2f274:	ldr	r1, [pc, #24]	; 2f294 <fputs@plt+0x1e1f0>
   2f278:	mov	r0, r5
   2f27c:	bl	2f1dc <fputs@plt+0x1e138>
   2f280:	str	r5, [r4, #4]
   2f284:	pop	{r4, r5, r6, pc}
   2f288:	mov	r0, r4
   2f28c:	bl	22c24 <fputs@plt+0x11b80>
   2f290:	b	2f268 <fputs@plt+0x1e1c4>
   2f294:	andeq	r5, r7, fp, asr #3
   2f298:	ldr	ip, [r0]
   2f29c:	push	{r0, r1, r2, r4, r5, lr}
   2f2a0:	ldrb	r4, [ip, #149]	; 0x95
   2f2a4:	cmp	r4, #0
   2f2a8:	movne	r4, #0
   2f2ac:	bne	2f304 <fputs@plt+0x1e260>
   2f2b0:	ldrb	lr, [r0, #454]	; 0x1c6
   2f2b4:	cmp	lr, #0
   2f2b8:	bne	2f304 <fputs@plt+0x1e260>
   2f2bc:	ldr	r4, [ip, #296]	; 0x128
   2f2c0:	cmp	r4, #0
   2f2c4:	beq	2f304 <fputs@plt+0x1e260>
   2f2c8:	mov	r5, r0
   2f2cc:	ldr	r0, [r0, #496]	; 0x1f0
   2f2d0:	str	r0, [sp, #4]
   2f2d4:	ldr	r0, [sp, #24]
   2f2d8:	str	r0, [sp]
   2f2dc:	ldr	r0, [ip, #300]	; 0x12c
   2f2e0:	blx	r4
   2f2e4:	cmp	r0, #1
   2f2e8:	mov	r4, r0
   2f2ec:	bne	2f310 <fputs@plt+0x1e26c>
   2f2f0:	ldr	r1, [pc, #56]	; 2f330 <fputs@plt+0x1e28c>
   2f2f4:	mov	r0, r5
   2f2f8:	bl	2f1dc <fputs@plt+0x1e138>
   2f2fc:	mov	r3, #23
   2f300:	str	r3, [r5, #12]
   2f304:	mov	r0, r4
   2f308:	add	sp, sp, #12
   2f30c:	pop	{r4, r5, pc}
   2f310:	bics	r3, r0, #2
   2f314:	beq	2f304 <fputs@plt+0x1e260>
   2f318:	mov	r4, #1
   2f31c:	ldr	r1, [pc, #16]	; 2f334 <fputs@plt+0x1e290>
   2f320:	mov	r0, r5
   2f324:	bl	2f1dc <fputs@plt+0x1e138>
   2f328:	str	r4, [r5, #12]
   2f32c:	b	2f304 <fputs@plt+0x1e260>
   2f330:	andeq	r5, r7, r1, ror #3
   2f334:	strdeq	r5, [r7], -r0
   2f338:	push	{r4, r5, r6, r7, lr}
   2f33c:	mov	r4, r0
   2f340:	sub	sp, sp, #20
   2f344:	mov	r6, r1
   2f348:	mov	r1, r2
   2f34c:	ldr	r0, [r0]
   2f350:	bl	1c908 <fputs@plt+0xb864>
   2f354:	subs	r5, r0, #0
   2f358:	beq	2f3c8 <fputs@plt+0x1e324>
   2f35c:	mov	r0, r4
   2f360:	bl	265dc <fputs@plt+0x15538>
   2f364:	subs	r7, r0, #0
   2f368:	bne	2f380 <fputs@plt+0x1e2dc>
   2f36c:	ldr	r0, [r4]
   2f370:	mov	r1, r5
   2f374:	add	sp, sp, #20
   2f378:	pop	{r4, r5, r6, r7, lr}
   2f37c:	b	1b744 <fputs@plt+0xa6a0>
   2f380:	ldr	r2, [pc, #72]	; 2f3d0 <fputs@plt+0x1e32c>
   2f384:	mov	r3, #0
   2f388:	mov	r1, #32
   2f38c:	mov	r0, r4
   2f390:	str	r3, [sp]
   2f394:	mov	r3, r5
   2f398:	add	r2, r2, r6, lsl #2
   2f39c:	ldr	r2, [r2, #3500]	; 0xdac
   2f3a0:	bl	2f298 <fputs@plt+0x1e1f4>
   2f3a4:	subs	r3, r0, #0
   2f3a8:	bne	2f36c <fputs@plt+0x1e2c8>
   2f3ac:	mvn	r2, #0
   2f3b0:	mov	r1, r3
   2f3b4:	stm	sp, {r3, r5}
   2f3b8:	mov	r0, r7
   2f3bc:	str	r2, [sp, #8]
   2f3c0:	mov	r2, r6
   2f3c4:	bl	2666c <fputs@plt+0x155c8>
   2f3c8:	add	sp, sp, #20
   2f3cc:	pop	{r4, r5, r6, r7, pc}
   2f3d0:	muleq	r7, r0, r4
   2f3d4:	push	{r4, r5, r6, r7, r8, lr}
   2f3d8:	mov	r6, r1
   2f3dc:	ldr	r4, [r2, #4]
   2f3e0:	ldr	r5, [r0]
   2f3e4:	cmp	r4, #0
   2f3e8:	ldrbeq	r4, [r5, #148]	; 0x94
   2f3ec:	streq	r1, [r3]
   2f3f0:	beq	2f40c <fputs@plt+0x1e368>
   2f3f4:	ldrb	ip, [r5, #149]	; 0x95
   2f3f8:	cmp	ip, #0
   2f3fc:	beq	2f414 <fputs@plt+0x1e370>
   2f400:	ldr	r1, [pc, #88]	; 2f460 <fputs@plt+0x1e3bc>
   2f404:	bl	2f1dc <fputs@plt+0x1e138>
   2f408:	mvn	r4, #0
   2f40c:	mov	r0, r4
   2f410:	pop	{r4, r5, r6, r7, r8, pc}
   2f414:	mov	r7, r0
   2f418:	mov	r0, r5
   2f41c:	str	r2, [r3]
   2f420:	bl	1c908 <fputs@plt+0xb864>
   2f424:	mov	r1, r0
   2f428:	mov	r8, r0
   2f42c:	mov	r0, r5
   2f430:	bl	14b34 <fputs@plt+0x3a90>
   2f434:	mov	r4, r0
   2f438:	mov	r1, r8
   2f43c:	mov	r0, r5
   2f440:	bl	1b744 <fputs@plt+0xa6a0>
   2f444:	cmp	r4, #0
   2f448:	bge	2f40c <fputs@plt+0x1e368>
   2f44c:	mov	r2, r6
   2f450:	ldr	r1, [pc, #12]	; 2f464 <fputs@plt+0x1e3c0>
   2f454:	mov	r0, r7
   2f458:	bl	2f1dc <fputs@plt+0x1e138>
   2f45c:	b	2f408 <fputs@plt+0x1e364>
   2f460:	andeq	r5, r7, r7, lsl #4
   2f464:	andeq	r5, r7, r8, lsl r2
   2f468:	ldr	r2, [r0]
   2f46c:	push	{r4, r5, r6, lr}
   2f470:	ldrb	r4, [r2, #149]	; 0x95
   2f474:	cmp	r4, #0
   2f478:	movne	r4, #0
   2f47c:	bne	2f4d0 <fputs@plt+0x1e42c>
   2f480:	ldrb	r3, [r0, #18]
   2f484:	cmp	r3, #0
   2f488:	bne	2f4d0 <fputs@plt+0x1e42c>
   2f48c:	ldr	r4, [r2, #24]
   2f490:	ands	r4, r4, #2048	; 0x800
   2f494:	movne	r4, r3
   2f498:	bne	2f4d0 <fputs@plt+0x1e42c>
   2f49c:	mov	r6, r1
   2f4a0:	mov	r5, r0
   2f4a4:	ldr	r1, [pc, #44]	; 2f4d8 <fputs@plt+0x1e434>
   2f4a8:	mov	r2, #7
   2f4ac:	mov	r0, r6
   2f4b0:	bl	23104 <fputs@plt+0x12060>
   2f4b4:	cmp	r0, #0
   2f4b8:	bne	2f4d0 <fputs@plt+0x1e42c>
   2f4bc:	mov	r2, r6
   2f4c0:	ldr	r1, [pc, #20]	; 2f4dc <fputs@plt+0x1e438>
   2f4c4:	mov	r0, r5
   2f4c8:	mov	r4, #1
   2f4cc:	bl	2f1dc <fputs@plt+0x1e138>
   2f4d0:	mov	r0, r4
   2f4d4:	pop	{r4, r5, r6, pc}
   2f4d8:	andeq	r5, r7, ip, lsr #4
   2f4dc:	andeq	r5, r7, r4, lsr r2
   2f4e0:	ldr	ip, [r1, #16]
   2f4e4:	cmp	ip, #0
   2f4e8:	beq	2f538 <fputs@plt+0x1e494>
   2f4ec:	ldrb	r3, [r1, #37]	; 0x25
   2f4f0:	ands	r3, r3, #2
   2f4f4:	beq	2f540 <fputs@plt+0x1e49c>
   2f4f8:	push	{r4, r5, r6, r7, r8, lr}
   2f4fc:	mov	r4, r1
   2f500:	mov	r6, r0
   2f504:	ldr	r5, [ip, #8]
   2f508:	ldr	r7, [r1, #64]	; 0x40
   2f50c:	cmp	r5, #0
   2f510:	beq	2f548 <fputs@plt+0x1e4a4>
   2f514:	mov	r1, r7
   2f518:	ldr	r0, [r5]
   2f51c:	bl	1233c <fputs@plt+0x1298>
   2f520:	cmp	r0, #0
   2f524:	bne	2f530 <fputs@plt+0x1e48c>
   2f528:	str	r5, [r4, #68]	; 0x44
   2f52c:	pop	{r4, r5, r6, r7, r8, pc}
   2f530:	ldr	r5, [r5, #20]
   2f534:	b	2f50c <fputs@plt+0x1e468>
   2f538:	mov	r0, ip
   2f53c:	bx	lr
   2f540:	mov	r0, r3
   2f544:	bx	lr
   2f548:	mov	r0, r6
   2f54c:	mov	r3, r5
   2f550:	ldr	r1, [pc, #16]	; 2f568 <fputs@plt+0x1e4c4>
   2f554:	mov	r2, r7
   2f558:	bl	2f1dc <fputs@plt+0x1e138>
   2f55c:	mov	r0, #1
   2f560:	strb	r0, [r6, #17]
   2f564:	pop	{r4, r5, r6, r7, r8, pc}
   2f568:	andeq	r5, r7, lr, asr r2
   2f56c:	tst	r1, r3
   2f570:	bxeq	lr
   2f574:	tst	r1, #32
   2f578:	ldrne	r3, [pc, #24]	; 2f598 <fputs@plt+0x1e4f4>
   2f57c:	bne	2f590 <fputs@plt+0x1e4ec>
   2f580:	tst	r1, #4
   2f584:	ldr	r1, [pc, #16]	; 2f59c <fputs@plt+0x1e4f8>
   2f588:	ldr	r3, [pc, #16]	; 2f5a0 <fputs@plt+0x1e4fc>
   2f58c:	movne	r3, r1
   2f590:	ldr	r1, [pc, #12]	; 2f5a4 <fputs@plt+0x1e500>
   2f594:	b	2f1dc <fputs@plt+0x1e138>
   2f598:	andeq	r5, r7, r0, ror r2
   2f59c:	muleq	r7, lr, r2
   2f5a0:	andeq	r5, r7, r2, lsl #5
   2f5a4:			; <UNDEFINED> instruction: 0x000752b0
   2f5a8:	ldr	r3, [r0]
   2f5ac:	ldr	r2, [r3, #104]	; 0x68
   2f5b0:	cmp	r2, r1
   2f5b4:	bge	2f5cc <fputs@plt+0x1e528>
   2f5b8:	push	{r4, lr}
   2f5bc:	ldr	r1, [pc, #16]	; 2f5d4 <fputs@plt+0x1e530>
   2f5c0:	bl	2f1dc <fputs@plt+0x1e138>
   2f5c4:	mov	r0, #1
   2f5c8:	pop	{r4, pc}
   2f5cc:	mov	r0, #0
   2f5d0:	bx	lr
   2f5d4:	andeq	r5, r7, r4, asr #5
   2f5d8:	push	{r4, r5, r6, lr}
   2f5dc:	subs	r4, r1, #0
   2f5e0:	sub	sp, sp, #32
   2f5e4:	moveq	r0, r4
   2f5e8:	beq	2f6d0 <fputs@plt+0x1e62c>
   2f5ec:	mov	r5, r0
   2f5f0:	ldr	r6, [r0]
   2f5f4:	ldr	r1, [r4, #24]
   2f5f8:	ldr	r3, [r6, #464]	; 0x1d0
   2f5fc:	mov	r0, r6
   2f600:	add	r1, r1, r3
   2f604:	bl	2f5a8 <fputs@plt+0x1e504>
   2f608:	cmp	r0, #0
   2f60c:	movne	r0, #1
   2f610:	bne	2f6d0 <fputs@plt+0x1e62c>
   2f614:	ldr	r2, [r4, #24]
   2f618:	mov	r1, r4
   2f61c:	str	r0, [sp, #16]
   2f620:	ldr	r3, [r6, #464]	; 0x1d0
   2f624:	str	r0, [sp, #20]
   2f628:	strb	r0, [sp, #24]
   2f62c:	add	r0, sp, #4
   2f630:	str	r5, [sp, #28]
   2f634:	add	r3, r3, r2
   2f638:	str	r3, [r6, #464]	; 0x1d0
   2f63c:	movw	r6, #4098	; 0x1002
   2f640:	ldrh	r3, [r5, #28]
   2f644:	and	r6, r3, r6
   2f648:	bic	r3, r3, #4096	; 0x1000
   2f64c:	bic	r3, r3, #2
   2f650:	strh	r3, [r5, #28]
   2f654:	ldr	r3, [r5]
   2f658:	str	r3, [sp, #4]
   2f65c:	ldr	r3, [pc, #116]	; 2f6d8 <fputs@plt+0x1e634>
   2f660:	str	r3, [sp, #8]
   2f664:	ldr	r3, [pc, #112]	; 2f6dc <fputs@plt+0x1e638>
   2f668:	str	r3, [sp, #12]
   2f66c:	bl	18c2c <fputs@plt+0x7b88>
   2f670:	ldr	r2, [r5]
   2f674:	ldr	r1, [r4, #24]
   2f678:	ldr	r3, [r2, #464]	; 0x1d0
   2f67c:	sub	r3, r3, r1
   2f680:	str	r3, [r2, #464]	; 0x1d0
   2f684:	ldr	r3, [r5, #24]
   2f688:	cmp	r3, #0
   2f68c:	bgt	2f6a0 <fputs@plt+0x1e5fc>
   2f690:	ldr	r3, [sp, #4]
   2f694:	ldr	r3, [r3, #68]	; 0x44
   2f698:	cmp	r3, #0
   2f69c:	ble	2f6ac <fputs@plt+0x1e608>
   2f6a0:	ldr	r3, [r4, #4]
   2f6a4:	orr	r3, r3, #8
   2f6a8:	str	r3, [r4, #4]
   2f6ac:	ldrh	r2, [r5, #28]
   2f6b0:	tst	r2, #2
   2f6b4:	orr	r6, r6, r2
   2f6b8:	ldrne	r3, [r4, #4]
   2f6bc:	orrne	r3, r3, #2
   2f6c0:	strne	r3, [r4, #4]
   2f6c4:	ldr	r0, [r4, #4]
   2f6c8:	strh	r6, [r5, #28]
   2f6cc:	ubfx	r0, r0, #3, #1
   2f6d0:	add	sp, sp, #32
   2f6d4:	pop	{r4, r5, r6, pc}
   2f6d8:	andeq	r6, r3, r0, ror #1
   2f6dc:	andeq	r5, r3, r0, asr r0
   2f6e0:	push	{r4, r5, r6, r7, r8, lr}
   2f6e4:	subs	r5, r1, #0
   2f6e8:	movne	r6, r0
   2f6ec:	movne	r4, #0
   2f6f0:	movne	r7, #20
   2f6f4:	bne	2f720 <fputs@plt+0x1e67c>
   2f6f8:	mov	r0, #0
   2f6fc:	pop	{r4, r5, r6, r7, r8, pc}
   2f700:	ldr	r2, [r5, #4]
   2f704:	mul	r3, r7, r4
   2f708:	mov	r0, r6
   2f70c:	ldr	r1, [r2, r3]
   2f710:	bl	2f5d8 <fputs@plt+0x1e534>
   2f714:	cmp	r0, #0
   2f718:	bne	2f730 <fputs@plt+0x1e68c>
   2f71c:	add	r4, r4, #1
   2f720:	ldr	r3, [r5]
   2f724:	cmp	r4, r3
   2f728:	blt	2f700 <fputs@plt+0x1e65c>
   2f72c:	b	2f6f8 <fputs@plt+0x1e654>
   2f730:	mov	r0, #2
   2f734:	pop	{r4, r5, r6, r7, r8, pc}
   2f738:	push	{r4, r5, r6, r7, r8, lr}
   2f73c:	sub	sp, sp, #112	; 0x70
   2f740:	mov	r5, r1
   2f744:	mov	r8, r0
   2f748:	mov	r7, r2
   2f74c:	mov	r1, #0
   2f750:	mov	r2, #24
   2f754:	add	r0, sp, #8
   2f758:	mov	r6, r3
   2f75c:	ldr	r4, [sp, #136]	; 0x88
   2f760:	bl	10e88 <memset@plt>
   2f764:	mov	r2, #76	; 0x4c
   2f768:	mov	r1, #0
   2f76c:	add	r0, sp, #36	; 0x24
   2f770:	bl	10e88 <memset@plt>
   2f774:	mov	r3, #1
   2f778:	mov	r1, r6
   2f77c:	str	r8, [sp]
   2f780:	mov	r0, sp
   2f784:	strh	r7, [sp, #28]
   2f788:	str	r3, [sp, #32]
   2f78c:	ldr	r3, [r5]
   2f790:	str	r3, [sp, #48]	; 0x30
   2f794:	mvn	r3, #0
   2f798:	str	r5, [sp, #56]	; 0x38
   2f79c:	str	r3, [sp, #84]	; 0x54
   2f7a0:	add	r3, sp, #32
   2f7a4:	str	r3, [sp, #4]
   2f7a8:	bl	2f5d8 <fputs@plt+0x1e534>
   2f7ac:	cmp	r0, #0
   2f7b0:	bne	2f7c8 <fputs@plt+0x1e724>
   2f7b4:	cmp	r4, #0
   2f7b8:	beq	2f7c8 <fputs@plt+0x1e724>
   2f7bc:	mov	r1, r4
   2f7c0:	mov	r0, sp
   2f7c4:	bl	2f6e0 <fputs@plt+0x1e63c>
   2f7c8:	add	sp, sp, #112	; 0x70
   2f7cc:	pop	{r4, r5, r6, r7, r8, pc}
   2f7d0:	subs	r3, r1, #0
   2f7d4:	beq	2f7f0 <fputs@plt+0x1e74c>
   2f7d8:	ldrb	r2, [r3]
   2f7dc:	cmp	r2, #27
   2f7e0:	moveq	r2, #97	; 0x61
   2f7e4:	strbeq	r2, [r3]
   2f7e8:	beq	2f7f0 <fputs@plt+0x1e74c>
   2f7ec:	b	2f5d8 <fputs@plt+0x1e534>
   2f7f0:	mov	r0, #0
   2f7f4:	bx	lr
   2f7f8:	ldr	r3, [r0, #68]	; 0x44
   2f7fc:	cmp	r3, #0
   2f800:	bxne	lr
   2f804:	push	{r4, r5, r6, lr}
   2f808:	mov	r5, r1
   2f80c:	mov	r4, r0
   2f810:	mov	r0, r1
   2f814:	bl	1b5d4 <fputs@plt+0xa530>
   2f818:	mov	r0, r4
   2f81c:	ldr	r1, [r5, #24]
   2f820:	pop	{r4, r5, r6, lr}
   2f824:	b	2f5a8 <fputs@plt+0x1e504>
   2f828:	push	{r4, r5, r6, r7, r8, lr}
   2f82c:	mov	r3, #1
   2f830:	mov	r5, r0
   2f834:	mov	r6, r1
   2f838:	mov	r1, #151	; 0x97
   2f83c:	ldr	r7, [r0]
   2f840:	mov	r0, r7
   2f844:	bl	1ca80 <fputs@plt+0xb9dc>
   2f848:	subs	r4, r0, #0
   2f84c:	bne	2f864 <fputs@plt+0x1e7c0>
   2f850:	mov	r1, r6
   2f854:	mov	r0, r7
   2f858:	bl	1f534 <fputs@plt+0xe490>
   2f85c:	mov	r0, r4
   2f860:	pop	{r4, r5, r6, r7, r8, pc}
   2f864:	mov	r1, r4
   2f868:	mov	r0, r5
   2f86c:	str	r6, [r4, #20]
   2f870:	bl	2f7f8 <fputs@plt+0x1e754>
   2f874:	b	2f85c <fputs@plt+0x1e7b8>
   2f878:	cmp	r1, #72	; 0x48
   2f87c:	push	{r4, r5, r6, r7, r8, lr}
   2f880:	mov	r5, r0
   2f884:	mov	r6, r2
   2f888:	mov	r7, r3
   2f88c:	ldr	r0, [r0]
   2f890:	bne	2f8cc <fputs@plt+0x1e828>
   2f894:	ldr	r3, [r5, #68]	; 0x44
   2f898:	cmp	r3, #0
   2f89c:	bne	2f8cc <fputs@plt+0x1e828>
   2f8a0:	mov	r2, r7
   2f8a4:	mov	r1, r6
   2f8a8:	bl	1f8a0 <fputs@plt+0xe7fc>
   2f8ac:	mov	r4, r0
   2f8b0:	cmp	r4, #0
   2f8b4:	beq	2f8c4 <fputs@plt+0x1e820>
   2f8b8:	mov	r0, r5
   2f8bc:	ldr	r1, [r4, #24]
   2f8c0:	bl	2f5a8 <fputs@plt+0x1e504>
   2f8c4:	mov	r0, r4
   2f8c8:	pop	{r4, r5, r6, r7, r8, pc}
   2f8cc:	mov	r3, #1
   2f8d0:	uxtb	r1, r1
   2f8d4:	ldr	r2, [sp, #24]
   2f8d8:	bl	1ca80 <fputs@plt+0xb9dc>
   2f8dc:	mov	r4, r0
   2f8e0:	mov	r1, r0
   2f8e4:	ldr	r0, [r5]
   2f8e8:	mov	r3, r7
   2f8ec:	mov	r2, r6
   2f8f0:	bl	1f6ec <fputs@plt+0xe648>
   2f8f4:	b	2f8b0 <fputs@plt+0x1e80c>
   2f8f8:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   2f8fc:	mov	r7, r0
   2f900:	mov	r6, r1
   2f904:	ldr	r4, [r0]
   2f908:	ldr	r5, [sp, #44]	; 0x2c
   2f90c:	mov	r0, r4
   2f910:	bl	1cbd0 <fputs@plt+0xbb2c>
   2f914:	mov	r8, r0
   2f918:	mov	r1, r6
   2f91c:	ldrd	r2, [sp, #32]
   2f920:	mov	r0, r4
   2f924:	bl	1cbd0 <fputs@plt+0xbb2c>
   2f928:	mov	r3, #0
   2f92c:	mov	r2, r8
   2f930:	mov	r6, r0
   2f934:	mov	r1, #79	; 0x4f
   2f938:	str	r3, [sp]
   2f93c:	mov	r3, r0
   2f940:	mov	r0, r7
   2f944:	bl	2f878 <fputs@plt+0x1e7d4>
   2f948:	ldr	r3, [sp, #40]	; 0x28
   2f94c:	subs	r2, r0, #0
   2f950:	moveq	r3, #0
   2f954:	andne	r3, r3, #1
   2f958:	cmp	r3, #0
   2f95c:	beq	2f974 <fputs@plt+0x1e8d0>
   2f960:	ldr	r3, [r2, #4]
   2f964:	orr	r3, r3, #1
   2f968:	str	r3, [r2, #4]
   2f96c:	ldr	r3, [r6, #28]
   2f970:	strh	r3, [r2, #36]	; 0x24
   2f974:	ldr	r1, [r5]
   2f978:	mov	r0, r4
   2f97c:	bl	1f8a0 <fputs@plt+0xe7fc>
   2f980:	str	r0, [r5]
   2f984:	add	sp, sp, #8
   2f988:	pop	{r4, r5, r6, r7, r8, pc}
   2f98c:	sub	sp, sp, #8
   2f990:	push	{r0, r1, r4, lr}
   2f994:	mov	r4, r0
   2f998:	mov	r0, r1
   2f99c:	mov	r1, r2
   2f9a0:	add	r2, sp, #12
   2f9a4:	str	r3, [r2, #8]!
   2f9a8:	mov	r3, #0
   2f9ac:	str	r2, [sp]
   2f9b0:	mov	r2, r3
   2f9b4:	bl	2f878 <fputs@plt+0x1e7d4>
   2f9b8:	ldr	r3, [sp, #20]
   2f9bc:	ldr	r2, [sp, #24]
   2f9c0:	stm	r4, {r0, r3}
   2f9c4:	add	r3, r3, r2
   2f9c8:	str	r3, [r4, #8]
   2f9cc:	add	sp, sp, #8
   2f9d0:	pop	{r4, lr}
   2f9d4:	add	sp, sp, #8
   2f9d8:	bx	lr
   2f9dc:	cmp	r1, #0
   2f9e0:	bxeq	lr
   2f9e4:	mov	r3, #0
   2f9e8:	push	{r0, r1, r4, lr}
   2f9ec:	mov	r4, r2
   2f9f0:	mov	r1, #19
   2f9f4:	str	r3, [sp]
   2f9f8:	ldr	r2, [r2]
   2f9fc:	bl	2f878 <fputs@plt+0x1e7d4>
   2fa00:	str	r0, [r4]
   2fa04:	add	sp, sp, #8
   2fa08:	pop	{r4, pc}
   2fa0c:	ldr	r3, [r0, #488]	; 0x1e8
   2fa10:	push	{r4, r5, r6, r7, r8, r9, lr}
   2fa14:	mov	r5, r1
   2fa18:	sub	sp, sp, #52	; 0x34
   2fa1c:	ldr	r4, [r0]
   2fa20:	cmp	r3, #0
   2fa24:	beq	2fa68 <fputs@plt+0x1e9c4>
   2fa28:	ldrb	r1, [r4, #149]	; 0x95
   2fa2c:	mov	r7, r0
   2fa30:	mov	r2, #0
   2fa34:	ldrsh	r6, [r3, #34]	; 0x22
   2fa38:	ldr	r9, [r3, #4]
   2fa3c:	add	r1, r1, #4
   2fa40:	ldr	r0, [r5]
   2fa44:	bl	18c98 <fputs@plt+0x7bf4>
   2fa48:	sub	r6, r6, #-268435455	; 0xf0000001
   2fa4c:	cmp	r0, #0
   2fa50:	add	r8, r9, r6, lsl #4
   2fa54:	bne	2fa7c <fputs@plt+0x1e9d8>
   2fa58:	ldr	r1, [pc, #140]	; 2faec <fputs@plt+0x1ea48>
   2fa5c:	mov	r0, r7
   2fa60:	ldr	r2, [r9, r6, lsl #4]
   2fa64:	bl	2f1dc <fputs@plt+0x1e138>
   2fa68:	ldr	r1, [r5]
   2fa6c:	mov	r0, r4
   2fa70:	bl	1f4b0 <fputs@plt+0xe40c>
   2fa74:	add	sp, sp, #52	; 0x34
   2fa78:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2fa7c:	mov	r0, r4
   2fa80:	ldr	r1, [r8, #4]
   2fa84:	bl	1f4b0 <fputs@plt+0xe40c>
   2fa88:	mov	r2, #48	; 0x30
   2fa8c:	mov	r1, #0
   2fa90:	mov	r0, sp
   2fa94:	bl	10e88 <memset@plt>
   2fa98:	ldmib	r5, {r1, r2}
   2fa9c:	mvn	r3, #96	; 0x60
   2faa0:	mov	r0, r4
   2faa4:	strb	r3, [sp]
   2faa8:	sub	r2, r2, r1
   2faac:	asr	r3, r2, #31
   2fab0:	bl	1c8c0 <fputs@plt+0xb81c>
   2fab4:	ldr	r3, [r5]
   2fab8:	mov	r1, sp
   2fabc:	mov	r2, #1
   2fac0:	str	r0, [sp, #8]
   2fac4:	mov	r0, r4
   2fac8:	str	r3, [sp, #12]
   2facc:	mov	r3, #4096	; 0x1000
   2fad0:	str	r3, [sp, #4]
   2fad4:	bl	20308 <fputs@plt+0xf264>
   2fad8:	ldr	r1, [sp, #8]
   2fadc:	str	r0, [r8, #4]
   2fae0:	mov	r0, r4
   2fae4:	bl	1b744 <fputs@plt+0xa6a0>
   2fae8:	b	2fa68 <fputs@plt+0x1e9c4>
   2faec:	strdeq	r5, [r7], -r4
   2faf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2faf4:	sub	sp, sp, #36	; 0x24
   2faf8:	mov	r6, r3
   2fafc:	mov	r9, r1
   2fb00:	ldr	r3, [sp, #72]	; 0x48
   2fb04:	str	r0, [sp, #8]
   2fb08:	ldr	r7, [r0, #488]	; 0x1e8
   2fb0c:	str	r3, [sp, #12]
   2fb10:	ldr	r3, [r0]
   2fb14:	cmp	r7, #0
   2fb18:	str	r3, [sp, #4]
   2fb1c:	bne	2fb28 <fputs@plt+0x1ea84>
   2fb20:	mov	r4, #0
   2fb24:	b	2fb9c <fputs@plt+0x1eaf8>
   2fb28:	ldr	r3, [sp, #8]
   2fb2c:	ldrb	r4, [r3, #454]	; 0x1c6
   2fb30:	cmp	r4, #0
   2fb34:	bne	2fb20 <fputs@plt+0x1ea7c>
   2fb38:	cmp	r1, #0
   2fb3c:	mov	sl, r2
   2fb40:	bne	2fb7c <fputs@plt+0x1ead8>
   2fb44:	ldrsh	r3, [r7, #34]	; 0x22
   2fb48:	subs	r2, r3, #1
   2fb4c:	bmi	2fb20 <fputs@plt+0x1ea7c>
   2fb50:	cmp	r6, #0
   2fb54:	beq	2fbc8 <fputs@plt+0x1eb24>
   2fb58:	ldr	r8, [r6]
   2fb5c:	cmp	r8, #1
   2fb60:	beq	2fbcc <fputs@plt+0x1eb28>
   2fb64:	ldr	r1, [r7, #4]
   2fb68:	mov	r3, sl
   2fb6c:	ldr	r2, [r1, r2, lsl #4]
   2fb70:	ldr	r1, [pc, #608]	; 2fdd8 <fputs@plt+0x1ed34>
   2fb74:	bl	2f1dc <fputs@plt+0x1e138>
   2fb78:	b	2fb20 <fputs@plt+0x1ea7c>
   2fb7c:	cmp	r6, #0
   2fb80:	ldr	r8, [r1]
   2fb84:	beq	2fbcc <fputs@plt+0x1eb28>
   2fb88:	ldr	r3, [r6]
   2fb8c:	cmp	r3, r8
   2fb90:	beq	2fbcc <fputs@plt+0x1eb28>
   2fb94:	ldr	r1, [pc, #576]	; 2fddc <fputs@plt+0x1ed38>
   2fb98:	bl	2f1dc <fputs@plt+0x1e138>
   2fb9c:	mov	r1, r4
   2fba0:	ldr	r0, [sp, #4]
   2fba4:	bl	1b744 <fputs@plt+0xa6a0>
   2fba8:	mov	r1, r9
   2fbac:	ldr	r0, [sp, #4]
   2fbb0:	bl	1f534 <fputs@plt+0xe490>
   2fbb4:	ldr	r0, [sp, #4]
   2fbb8:	mov	r1, r6
   2fbbc:	add	sp, sp, #36	; 0x24
   2fbc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fbc4:	b	1f534 <fputs@plt+0xe490>
   2fbc8:	mov	r8, #1
   2fbcc:	ldr	r4, [sl, #4]
   2fbd0:	sub	r5, r8, #1
   2fbd4:	cmp	r6, #0
   2fbd8:	lsl	r5, r5, #3
   2fbdc:	movne	fp, #0
   2fbe0:	ldrne	r3, [r6]
   2fbe4:	add	r4, r4, #45	; 0x2d
   2fbe8:	add	r4, r4, r5
   2fbec:	bne	2fc8c <fputs@plt+0x1ebe8>
   2fbf0:	mov	r2, r4
   2fbf4:	asr	r3, r4, #31
   2fbf8:	ldr	r0, [sp, #4]
   2fbfc:	bl	1d308 <fputs@plt+0xc264>
   2fc00:	subs	r4, r0, #0
   2fc04:	beq	2fb20 <fputs@plt+0x1ea7c>
   2fc08:	ldr	r3, [r7, #16]
   2fc0c:	add	r5, r5, #44	; 0x2c
   2fc10:	mov	fp, #0
   2fc14:	add	r5, r4, r5
   2fc18:	mov	r0, r5
   2fc1c:	ldm	sl, {r1, r2}
   2fc20:	str	r7, [r4]
   2fc24:	stmib	r4, {r3, r5}
   2fc28:	bl	10f18 <memcpy@plt>
   2fc2c:	ldr	r3, [sl, #4]
   2fc30:	mov	r0, r5
   2fc34:	strb	fp, [r5, r3]
   2fc38:	bl	122ac <fputs@plt+0x1208>
   2fc3c:	ldr	r3, [sl, #4]
   2fc40:	cmp	r9, fp
   2fc44:	str	r8, [r4, #20]
   2fc48:	str	r3, [sp, #16]
   2fc4c:	ldrsheq	r3, [r7, #34]	; 0x22
   2fc50:	subeq	r3, r3, #1
   2fc54:	streq	r3, [r4, #36]	; 0x24
   2fc58:	beq	2fd0c <fputs@plt+0x1ec68>
   2fc5c:	mov	sl, fp
   2fc60:	add	r3, r4, #36	; 0x24
   2fc64:	b	2fcc4 <fputs@plt+0x1ec20>
   2fc68:	ldr	r1, [r6, #4]
   2fc6c:	str	r3, [sp, #16]
   2fc70:	mla	r1, r2, fp, r1
   2fc74:	add	fp, fp, #1
   2fc78:	ldr	r0, [r1, #4]
   2fc7c:	bl	15c88 <fputs@plt+0x4be4>
   2fc80:	ldr	r3, [sp, #16]
   2fc84:	add	r0, r0, #1
   2fc88:	add	r4, r4, r0
   2fc8c:	cmp	r3, fp
   2fc90:	mov	r2, #20
   2fc94:	bgt	2fc68 <fputs@plt+0x1ebc4>
   2fc98:	b	2fbf0 <fputs@plt+0x1eb4c>
   2fc9c:	ldr	r0, [r7, #4]
   2fca0:	mov	r1, r2
   2fca4:	strd	r2, [sp, #24]
   2fca8:	ldr	r0, [r0, fp, lsl #4]
   2fcac:	bl	1233c <fputs@plt+0x1298>
   2fcb0:	cmp	r0, #0
   2fcb4:	ldrd	r2, [sp, #24]
   2fcb8:	bne	2fcec <fputs@plt+0x1ec48>
   2fcbc:	str	fp, [r3, sl, lsl #3]
   2fcc0:	add	sl, sl, #1
   2fcc4:	cmp	sl, r8
   2fcc8:	bge	2fd0c <fputs@plt+0x1ec68>
   2fccc:	ldrsh	r2, [r7, #34]	; 0x22
   2fcd0:	mov	r1, #20
   2fcd4:	mov	fp, #0
   2fcd8:	str	r2, [sp, #20]
   2fcdc:	ldr	r2, [r9, #4]
   2fce0:	mla	r2, r1, sl, r2
   2fce4:	ldr	r2, [r2, #4]
   2fce8:	b	2fcf0 <fputs@plt+0x1ec4c>
   2fcec:	add	fp, fp, #1
   2fcf0:	ldr	r1, [sp, #20]
   2fcf4:	cmp	r1, fp
   2fcf8:	bgt	2fc9c <fputs@plt+0x1ebf8>
   2fcfc:	ldr	r1, [pc, #220]	; 2fde0 <fputs@plt+0x1ed3c>
   2fd00:	ldr	r0, [sp, #8]
   2fd04:	bl	2f1dc <fputs@plt+0x1e138>
   2fd08:	b	2fb9c <fputs@plt+0x1eaf8>
   2fd0c:	cmp	r6, #0
   2fd10:	beq	2fd34 <fputs@plt+0x1ec90>
   2fd14:	ldr	r3, [sp, #16]
   2fd18:	mov	sl, #0
   2fd1c:	add	r3, r3, #1
   2fd20:	add	r5, r5, r3
   2fd24:	add	r3, r4, #40	; 0x28
   2fd28:	str	r3, [sp, #8]
   2fd2c:	cmp	sl, r8
   2fd30:	blt	2fd74 <fputs@plt+0x1ecd0>
   2fd34:	mov	r3, #0
   2fd38:	mov	r2, r4
   2fd3c:	ldr	r1, [r4, #8]
   2fd40:	strb	r3, [r4, #24]
   2fd44:	ldr	r3, [sp, #12]
   2fd48:	strb	r3, [r4, #25]
   2fd4c:	asr	r3, r3, #8
   2fd50:	strb	r3, [r4, #26]
   2fd54:	ldr	r0, [r7, #64]	; 0x40
   2fd58:	add	r0, r0, #56	; 0x38
   2fd5c:	bl	1c610 <fputs@plt+0xb56c>
   2fd60:	cmp	r4, r0
   2fd64:	bne	2fdc4 <fputs@plt+0x1ed20>
   2fd68:	ldr	r0, [sp, #4]
   2fd6c:	bl	179f4 <fputs@plt+0x6950>
   2fd70:	b	2fb9c <fputs@plt+0x1eaf8>
   2fd74:	ldr	r2, [r6, #4]
   2fd78:	mov	r3, #20
   2fd7c:	mla	r2, r3, sl, r2
   2fd80:	ldr	r1, [r2, #4]
   2fd84:	mov	r0, r1
   2fd88:	str	r1, [sp, #16]
   2fd8c:	bl	15c88 <fputs@plt+0x4be4>
   2fd90:	ldr	r3, [sp, #8]
   2fd94:	mov	fp, r0
   2fd98:	mov	r2, r0
   2fd9c:	mov	r0, r5
   2fda0:	ldr	r1, [sp, #16]
   2fda4:	str	r5, [r3, sl, lsl #3]
   2fda8:	add	sl, sl, #1
   2fdac:	bl	10f18 <memcpy@plt>
   2fdb0:	mov	r3, #0
   2fdb4:	strb	r3, [r5, fp]
   2fdb8:	add	fp, fp, #1
   2fdbc:	add	r5, r5, fp
   2fdc0:	b	2fd2c <fputs@plt+0x1ec88>
   2fdc4:	cmp	r0, #0
   2fdc8:	strne	r0, [r4, #12]
   2fdcc:	strne	r4, [r0, #16]
   2fdd0:	str	r4, [r7, #16]
   2fdd4:	b	2fb20 <fputs@plt+0x1ea7c>
   2fdd8:	andeq	r5, r7, r1, lsr #6
   2fddc:	andeq	r5, r7, r0, ror #6
   2fde0:			; <UNDEFINED> instruction: 0x000753be
   2fde4:	push	{r4, r5, r6, lr}
   2fde8:	mov	r5, r0
   2fdec:	mov	r4, r1
   2fdf0:	mov	r6, #101	; 0x65
   2fdf4:	cmp	r4, #0
   2fdf8:	beq	2fe2c <fputs@plt+0x1ed88>
   2fdfc:	ldrb	r3, [r4]
   2fe00:	cmp	r3, #135	; 0x87
   2fe04:	bne	2fe20 <fputs@plt+0x1ed7c>
   2fe08:	ldr	r0, [r5]
   2fe0c:	ldr	r3, [r0]
   2fe10:	ldrb	r3, [r3, #149]	; 0x95
   2fe14:	cmp	r3, #0
   2fe18:	beq	2fe34 <fputs@plt+0x1ed90>
   2fe1c:	strb	r6, [r4]
   2fe20:	ldr	r3, [r4, #4]
   2fe24:	tst	r3, #16384	; 0x4000
   2fe28:	beq	2fe48 <fputs@plt+0x1eda4>
   2fe2c:	mov	r0, #0
   2fe30:	pop	{r4, r5, r6, pc}
   2fe34:	ldr	r1, [pc, #76]	; 2fe88 <fputs@plt+0x1ede4>
   2fe38:	ldr	r2, [r5, #16]
   2fe3c:	bl	2f1dc <fputs@plt+0x1e138>
   2fe40:	mov	r0, #1
   2fe44:	pop	{r4, r5, r6, pc}
   2fe48:	tst	r3, #2048	; 0x800
   2fe4c:	mov	r0, r5
   2fe50:	ldr	r1, [r4, #20]
   2fe54:	beq	2fe80 <fputs@plt+0x1eddc>
   2fe58:	bl	2fee0 <fputs@plt+0x1ee3c>
   2fe5c:	cmp	r0, #0
   2fe60:	bne	2fe40 <fputs@plt+0x1ed9c>
   2fe64:	mov	r0, r5
   2fe68:	ldr	r1, [r4, #16]
   2fe6c:	bl	2fde4 <fputs@plt+0x1ed40>
   2fe70:	cmp	r0, #0
   2fe74:	bne	2fe40 <fputs@plt+0x1ed9c>
   2fe78:	ldr	r4, [r4, #12]
   2fe7c:	b	2fdf4 <fputs@plt+0x1ed50>
   2fe80:	bl	2fe8c <fputs@plt+0x1ede8>
   2fe84:	b	2fe5c <fputs@plt+0x1edb8>
   2fe88:	andeq	r5, r7, ip, ror #7
   2fe8c:	push	{r4, r5, r6, r7, r8, lr}
   2fe90:	subs	r5, r1, #0
   2fe94:	bne	2fea0 <fputs@plt+0x1edfc>
   2fe98:	mov	r0, #0
   2fe9c:	pop	{r4, r5, r6, r7, r8, pc}
   2fea0:	ldr	r7, [r5, #4]
   2fea4:	mov	r6, r0
   2fea8:	mov	r4, #0
   2feac:	mov	r8, #20
   2feb0:	ldr	r3, [r5]
   2feb4:	cmp	r3, r4
   2feb8:	ble	2fe98 <fputs@plt+0x1edf4>
   2febc:	mul	r3, r8, r4
   2fec0:	mov	r0, r6
   2fec4:	ldr	r1, [r7, r3]
   2fec8:	bl	2fde4 <fputs@plt+0x1ed40>
   2fecc:	cmp	r0, #0
   2fed0:	addeq	r4, r4, #1
   2fed4:	beq	2feb0 <fputs@plt+0x1ee0c>
   2fed8:	mov	r0, #1
   2fedc:	pop	{r4, r5, r6, r7, r8, pc}
   2fee0:	push	{r4, r5, r6, lr}
   2fee4:	mov	r5, r0
   2fee8:	mov	r4, r1
   2feec:	cmp	r4, #0
   2fef0:	bne	2fefc <fputs@plt+0x1ee58>
   2fef4:	mov	r0, r4
   2fef8:	pop	{r4, r5, r6, pc}
   2fefc:	mov	r0, r5
   2ff00:	ldr	r1, [r4]
   2ff04:	bl	2fe8c <fputs@plt+0x1ede8>
   2ff08:	cmp	r0, #0
   2ff0c:	beq	2ff18 <fputs@plt+0x1ee74>
   2ff10:	mov	r0, #1
   2ff14:	pop	{r4, r5, r6, pc}
   2ff18:	mov	r0, r5
   2ff1c:	ldr	r1, [r4, #28]
   2ff20:	bl	2ffac <fputs@plt+0x1ef08>
   2ff24:	cmp	r0, #0
   2ff28:	bne	2ff10 <fputs@plt+0x1ee6c>
   2ff2c:	mov	r0, r5
   2ff30:	ldr	r1, [r4, #32]
   2ff34:	bl	2fde4 <fputs@plt+0x1ed40>
   2ff38:	cmp	r0, #0
   2ff3c:	bne	2ff10 <fputs@plt+0x1ee6c>
   2ff40:	mov	r0, r5
   2ff44:	ldr	r1, [r4, #36]	; 0x24
   2ff48:	bl	2fe8c <fputs@plt+0x1ede8>
   2ff4c:	cmp	r0, #0
   2ff50:	bne	2ff10 <fputs@plt+0x1ee6c>
   2ff54:	mov	r0, r5
   2ff58:	ldr	r1, [r4, #40]	; 0x28
   2ff5c:	bl	2fde4 <fputs@plt+0x1ed40>
   2ff60:	cmp	r0, #0
   2ff64:	bne	2ff10 <fputs@plt+0x1ee6c>
   2ff68:	mov	r0, r5
   2ff6c:	ldr	r1, [r4, #44]	; 0x2c
   2ff70:	bl	2fe8c <fputs@plt+0x1ede8>
   2ff74:	cmp	r0, #0
   2ff78:	bne	2ff10 <fputs@plt+0x1ee6c>
   2ff7c:	mov	r0, r5
   2ff80:	ldr	r1, [r4, #56]	; 0x38
   2ff84:	bl	2fde4 <fputs@plt+0x1ed40>
   2ff88:	cmp	r0, #0
   2ff8c:	bne	2ff10 <fputs@plt+0x1ee6c>
   2ff90:	mov	r0, r5
   2ff94:	ldr	r1, [r4, #60]	; 0x3c
   2ff98:	bl	2fde4 <fputs@plt+0x1ed40>
   2ff9c:	cmp	r0, #0
   2ffa0:	bne	2ff10 <fputs@plt+0x1ee6c>
   2ffa4:	ldr	r4, [r4, #48]	; 0x30
   2ffa8:	b	2feec <fputs@plt+0x1ee48>
   2ffac:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   2ffb0:	subs	r7, r1, #0
   2ffb4:	bne	2ffc4 <fputs@plt+0x1ef20>
   2ffb8:	mov	r0, #0
   2ffbc:	add	sp, sp, #8
   2ffc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ffc4:	ldr	r9, [r0, #12]
   2ffc8:	mov	r6, #0
   2ffcc:	mov	r4, r0
   2ffd0:	add	r5, r7, #80	; 0x50
   2ffd4:	mov	sl, r6
   2ffd8:	ldr	r3, [r7]
   2ffdc:	cmp	r3, r6
   2ffe0:	ble	2ffb8 <fputs@plt+0x1ef14>
   2ffe4:	ldr	r3, [r4, #8]
   2ffe8:	cmp	r3, #0
   2ffec:	bne	30048 <fputs@plt+0x1efa4>
   2fff0:	ldr	r8, [r5, #-68]	; 0xffffffbc
   2fff4:	cmp	r8, #0
   2fff8:	beq	3002c <fputs@plt+0x1ef88>
   2fffc:	mov	r1, r9
   30000:	mov	r0, r8
   30004:	bl	1233c <fputs@plt+0x1298>
   30008:	cmp	r0, #0
   3000c:	beq	3002c <fputs@plt+0x1ef88>
   30010:	ldr	r1, [pc, #100]	; 3007c <fputs@plt+0x1efd8>
   30014:	str	r8, [sp]
   30018:	ldr	r0, [r4]
   3001c:	ldrd	r2, [r4, #16]
   30020:	bl	2f1dc <fputs@plt+0x1e138>
   30024:	mov	r0, #1
   30028:	b	2ffbc <fputs@plt+0x1ef18>
   3002c:	ldr	r3, [r4]
   30030:	mov	r1, r8
   30034:	ldr	r0, [r3]
   30038:	bl	1b744 <fputs@plt+0xa6a0>
   3003c:	ldr	r3, [r4, #4]
   30040:	str	r3, [r5, #-72]	; 0xffffffb8
   30044:	str	sl, [r5, #-68]	; 0xffffffbc
   30048:	mov	r0, r4
   3004c:	ldr	r1, [r5, #-52]	; 0xffffffcc
   30050:	bl	2fee0 <fputs@plt+0x1ee3c>
   30054:	cmp	r0, #0
   30058:	bne	30024 <fputs@plt+0x1ef80>
   3005c:	mov	r0, r4
   30060:	ldr	r1, [r5, #-24]	; 0xffffffe8
   30064:	add	r5, r5, #72	; 0x48
   30068:	bl	2fde4 <fputs@plt+0x1ed40>
   3006c:	cmp	r0, #0
   30070:	bne	30024 <fputs@plt+0x1ef80>
   30074:	add	r6, r6, #1
   30078:	b	2ffd8 <fputs@plt+0x1ef34>
   3007c:	andeq	r5, r7, r4, lsl #8
   30080:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30084:	sub	sp, sp, #44	; 0x2c
   30088:	mov	lr, #48	; 0x30
   3008c:	mov	fp, #1
   30090:	ldr	r1, [sp, #80]	; 0x50
   30094:	str	r0, [sp]
   30098:	ldr	r5, [sp, #92]	; 0x5c
   3009c:	ldr	r4, [r0, #12]
   300a0:	str	r1, [sp, #32]
   300a4:	ldr	r1, [sp, #84]	; 0x54
   300a8:	ldr	r7, [r5]
   300ac:	str	r1, [sp, #36]	; 0x24
   300b0:	ldrh	r1, [sp, #88]	; 0x58
   300b4:	str	r1, [sp, #28]
   300b8:	ldr	r1, [r0, #4]
   300bc:	str	r1, [sp, #4]
   300c0:	ldr	r1, [r5, #16]
   300c4:	str	r1, [sp, #8]
   300c8:	ldr	r1, [r0]
   300cc:	ldr	r0, [sp, #96]	; 0x60
   300d0:	ldr	r6, [r1]
   300d4:	ldr	r1, [r1, #4]
   300d8:	str	r1, [sp, #12]
   300dc:	ldrb	r1, [r4, #16]
   300e0:	str	r1, [sp, #24]
   300e4:	mov	r1, #0
   300e8:	mov	sl, r1
   300ec:	str	r1, [r0]
   300f0:	strd	r2, [r4]
   300f4:	mov	r3, r1
   300f8:	ldr	r2, [r5, #4]
   300fc:	cmp	r3, r7
   30100:	blt	301c8 <fputs@plt+0x1f124>
   30104:	lsl	r2, r7, #3
   30108:	mov	r1, #0
   3010c:	ldr	r0, [sp, #8]
   30110:	bl	10e88 <memset@plt>
   30114:	ldr	r0, [pc, #876]	; 30488 <fputs@plt+0x1f3e4>
   30118:	mov	r3, #0
   3011c:	ldr	r1, [pc, #872]	; 3048c <fputs@plt+0x1f3e8>
   30120:	str	r3, [r5, #20]
   30124:	str	r3, [r5, #24]
   30128:	str	r3, [r5, #32]
   3012c:	ldr	r2, [sp, #12]
   30130:	str	r3, [r5, #56]	; 0x38
   30134:	ldr	r3, [sp, #24]
   30138:	strd	r0, [r5, #40]	; 0x28
   3013c:	mov	r0, #25
   30140:	mov	r1, #0
   30144:	strd	r0, [r5, #48]	; 0x30
   30148:	mov	r1, #72	; 0x48
   3014c:	ldr	r0, [r6]
   30150:	mla	r1, r1, r3, r2
   30154:	ldrd	r2, [r1, #64]	; 0x40
   30158:	strd	r2, [r5, #64]	; 0x40
   3015c:	ldr	r3, [r1, #24]
   30160:	ldr	r1, [r3, #56]	; 0x38
   30164:	bl	196b4 <fputs@plt+0x8610>
   30168:	ldr	sl, [r0, #8]
   3016c:	mov	r1, r5
   30170:	ldr	r3, [sl]
   30174:	mov	r0, sl
   30178:	ldr	r3, [r3, #12]
   3017c:	blx	r3
   30180:	subs	r3, r0, #0
   30184:	beq	30198 <fputs@plt+0x1f0f4>
   30188:	cmp	r3, #7
   3018c:	bne	30224 <fputs@plt+0x1f180>
   30190:	ldr	r0, [r6]
   30194:	bl	179f4 <fputs@plt+0x6950>
   30198:	ldr	r0, [sl, #8]
   3019c:	bl	177ec <fputs@plt+0x6748>
   301a0:	mov	r3, #0
   301a4:	str	r3, [sl, #8]
   301a8:	ldr	sl, [r6, #68]	; 0x44
   301ac:	cmp	sl, r3
   301b0:	moveq	r3, sl
   301b4:	moveq	r2, sl
   301b8:	beq	30254 <fputs@plt+0x1f1b0>
   301bc:	mov	r0, sl
   301c0:	add	sp, sp, #44	; 0x2c
   301c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   301c8:	ldr	r1, [sp, #4]
   301cc:	ldr	ip, [r2, #8]
   301d0:	ldr	r8, [sp, #32]
   301d4:	ldr	r1, [r1, #20]
   301d8:	strb	sl, [r2, #5]
   301dc:	mla	ip, lr, ip, r1
   301e0:	ldrd	r0, [ip, #32]
   301e4:	and	r8, r0, r8
   301e8:	str	r8, [sp, #16]
   301ec:	ldr	r8, [sp, #36]	; 0x24
   301f0:	and	r8, r1, r8
   301f4:	str	r8, [sp, #20]
   301f8:	ldrd	r8, [sp, #16]
   301fc:	cmp	r1, r9
   30200:	cmpeq	r0, r8
   30204:	bne	30218 <fputs@plt+0x1f174>
   30208:	ldrh	r1, [ip, #18]
   3020c:	ldr	r0, [sp, #28]
   30210:	tst	r0, r1
   30214:	strbeq	fp, [r2, #5]
   30218:	add	r3, r3, #1
   3021c:	add	r2, r2, #12
   30220:	b	300fc <fputs@plt+0x1f058>
   30224:	ldr	r2, [sl, #8]
   30228:	cmp	r2, #0
   3022c:	bne	30238 <fputs@plt+0x1f194>
   30230:	bl	1a16c <fputs@plt+0x90c8>
   30234:	mov	r2, r0
   30238:	ldr	r1, [pc, #592]	; 30490 <fputs@plt+0x1f3ec>
   3023c:	mov	r0, r6
   30240:	bl	2f1dc <fputs@plt+0x1e138>
   30244:	b	30198 <fputs@plt+0x1f0f4>
   30248:	ldr	r1, [r4, #48]	; 0x30
   3024c:	str	r2, [r1, r3, lsl #2]
   30250:	add	r3, r3, #1
   30254:	cmp	r3, r7
   30258:	blt	30248 <fputs@plt+0x1f1a4>
   3025c:	ldr	r3, [sp, #8]
   30260:	mvn	r1, #0
   30264:	mov	lr, #1
   30268:	ldr	r0, [r5, #4]
   3026c:	strh	r2, [r4, #30]
   30270:	add	r3, r3, #4
   30274:	str	r3, [sp, #16]
   30278:	cmp	sl, r7
   3027c:	blt	3034c <fputs@plt+0x1f2a8>
   30280:	ldr	r3, [r5, #20]
   30284:	add	r1, r1, #1
   30288:	ldr	r2, [r5, #24]
   3028c:	vldr	d6, [pc, #484]	; 30478 <fputs@plt+0x1f3d4>
   30290:	str	r3, [r4, #24]
   30294:	ldr	r3, [r5, #28]
   30298:	strh	r1, [r4, #40]	; 0x28
   3029c:	vldr	d7, [r5, #40]	; 0x28
   302a0:	strb	r3, [r4, #28]
   302a4:	mov	r3, #0
   302a8:	str	r3, [r5, #28]
   302ac:	vcmpe.f64	d7, d6
   302b0:	str	r2, [r4, #32]
   302b4:	ldr	r2, [r5, #32]
   302b8:	cmp	r2, r3
   302bc:	ldrsbne	r2, [r5, #8]
   302c0:	moveq	r2, r3
   302c4:	vmrs	APSR_nzcv, fpscr
   302c8:	strh	r3, [r4, #18]
   302cc:	movls	r0, #0
   302d0:	strb	r2, [r4, #29]
   302d4:	bls	302f4 <fputs@plt+0x1f250>
   302d8:	vldr	d6, [pc, #416]	; 30480 <fputs@plt+0x1f3dc>
   302dc:	vcmpe.f64	d7, d6
   302e0:	vmrs	APSR_nzcv, fpscr
   302e4:	bhi	30458 <fputs@plt+0x1f3b4>
   302e8:	vmov	r0, r1, d7
   302ec:	bl	6f028 <fputs@plt+0x5df84>
   302f0:	bl	13068 <fputs@plt+0x1fc4>
   302f4:	strh	r0, [r4, #20]
   302f8:	ldrd	r0, [r5, #48]	; 0x30
   302fc:	bl	13068 <fputs@plt+0x1fc4>
   30300:	ldr	r2, [r5, #56]	; 0x38
   30304:	mov	r1, r4
   30308:	strh	r0, [r4, #22]
   3030c:	ldr	r3, [r4, #36]	; 0x24
   30310:	ldr	r0, [sp]
   30314:	tst	r2, #1
   30318:	orrne	r3, r3, #4096	; 0x1000
   3031c:	biceq	r3, r3, #4096	; 0x1000
   30320:	str	r3, [r4, #36]	; 0x24
   30324:	bl	1ce18 <fputs@plt+0xbd74>
   30328:	ldrb	r3, [r4, #28]
   3032c:	mov	sl, r0
   30330:	cmp	r3, #0
   30334:	beq	301bc <fputs@plt+0x1f118>
   30338:	ldr	r0, [r4, #32]
   3033c:	bl	177ec <fputs@plt+0x6748>
   30340:	mov	r3, #0
   30344:	strb	r3, [r4, #28]
   30348:	b	301bc <fputs@plt+0x1f118>
   3034c:	ldr	r3, [sp, #8]
   30350:	ldr	r3, [r3, sl, lsl #3]
   30354:	subs	r3, r3, #1
   30358:	bmi	3044c <fputs@plt+0x1f3a8>
   3035c:	ldr	r2, [r0, #8]
   30360:	cmp	r7, r3
   30364:	movgt	ip, #0
   30368:	movle	ip, #1
   3036c:	orrs	ip, ip, r2, lsr #31
   30370:	bne	303a0 <fputs@plt+0x1f2fc>
   30374:	ldr	ip, [sp, #4]
   30378:	ldr	ip, [ip, #12]
   3037c:	cmp	ip, r2
   30380:	ble	303a0 <fputs@plt+0x1f2fc>
   30384:	ldr	fp, [r4, #48]	; 0x30
   30388:	ldr	ip, [fp, r3, lsl #2]
   3038c:	cmp	ip, #0
   30390:	bne	303a0 <fputs@plt+0x1f2fc>
   30394:	ldrb	ip, [r0, #5]
   30398:	cmp	ip, #0
   3039c:	bne	303cc <fputs@plt+0x1f328>
   303a0:	ldr	r1, [sp, #12]
   303a4:	mov	r3, #72	; 0x48
   303a8:	mov	r0, r6
   303ac:	mov	sl, #1
   303b0:	ldr	r2, [sp, #24]
   303b4:	mla	r3, r3, r2, r1
   303b8:	ldr	r1, [pc, #212]	; 30494 <fputs@plt+0x1f3f0>
   303bc:	ldr	r3, [r3, #24]
   303c0:	ldr	r2, [r3]
   303c4:	bl	2f1dc <fputs@plt+0x1e138>
   303c8:	b	301bc <fputs@plt+0x1f118>
   303cc:	ldr	ip, [sp, #4]
   303d0:	mov	r8, #48	; 0x30
   303d4:	cmp	r1, r3
   303d8:	movlt	r1, r3
   303dc:	cmp	r3, #15
   303e0:	ldr	ip, [ip, #20]
   303e4:	mla	r2, r8, r2, ip
   303e8:	ldr	ip, [r4]
   303ec:	ldrd	r8, [r2, #32]
   303f0:	orr	ip, ip, r8
   303f4:	ldr	r8, [r4, #4]
   303f8:	str	ip, [r4]
   303fc:	orr	r8, r8, r9
   30400:	str	r8, [r4, #4]
   30404:	str	r2, [fp, r3, lsl #2]
   30408:	bgt	30424 <fputs@plt+0x1f380>
   3040c:	ldr	ip, [sp, #16]
   30410:	ldrb	ip, [ip, sl, lsl #3]
   30414:	cmp	ip, #0
   30418:	ldrhne	ip, [r4, #30]
   3041c:	orrne	r3, ip, lr, lsl r3
   30420:	strhne	r3, [r4, #30]
   30424:	ldrh	r3, [r2, #18]
   30428:	tst	r3, #1
   3042c:	beq	3044c <fputs@plt+0x1f3a8>
   30430:	mov	r3, #0
   30434:	str	r3, [r5, #32]
   30438:	ldr	r3, [r5, #56]	; 0x38
   3043c:	bic	r3, r3, #1
   30440:	str	r3, [r5, #56]	; 0x38
   30444:	ldr	r3, [sp, #96]	; 0x60
   30448:	str	lr, [r3]
   3044c:	add	sl, sl, #1
   30450:	add	r0, r0, #12
   30454:	b	30278 <fputs@plt+0x1f1d4>
   30458:	vmov	r3, s15
   3045c:	lsr	r0, r3, #20
   30460:	sub	r0, r0, #1020	; 0x3fc
   30464:	sub	r0, r0, #2
   30468:	add	r0, r0, r0, lsl #2
   3046c:	lsl	r0, r0, #1
   30470:	sxth	r0, r0
   30474:	b	302f4 <fputs@plt+0x1f250>
   30478:	andeq	r0, r0, r0
   3047c:	svccc	0x00f00000	; IMB
   30480:	andeq	r0, r0, r0
   30484:	bicsmi	ip, sp, r5, ror #26
   30488:	addge	r9, r7, #46, 30	; 0xb8
   3048c:	strbtpl	r4, [sp], #-686	; 0xfffffd52
   30490:	andeq	r4, r7, r6, lsr pc
   30494:	andeq	r5, r7, r2, lsr r4
   30498:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3049c:	sub	sp, sp, #100	; 0x64
   304a0:	mov	r9, #72	; 0x48
   304a4:	mov	r7, r0
   304a8:	strd	r2, [sp, #24]
   304ac:	ldr	r3, [sp, #136]	; 0x88
   304b0:	ldr	r2, [r0]
   304b4:	ldr	r8, [r0, #8]
   304b8:	str	r3, [sp, #64]	; 0x40
   304bc:	ldr	r3, [sp, #140]	; 0x8c
   304c0:	ldr	r5, [r0, #12]
   304c4:	str	r3, [sp, #76]	; 0x4c
   304c8:	ldr	r3, [r2]
   304cc:	ldrb	r1, [r5, #16]
   304d0:	str	r3, [sp, #52]	; 0x34
   304d4:	ldr	r3, [r0, #4]
   304d8:	str	r3, [sp, #72]	; 0x48
   304dc:	mov	r3, #8
   304e0:	smlabb	r3, r9, r1, r3
   304e4:	ldr	r9, [r2, #4]
   304e8:	ldr	r2, [sp, #72]	; 0x48
   304ec:	add	r9, r9, r3
   304f0:	ldr	r3, [sp, #72]	; 0x48
   304f4:	ldr	r1, [r2, #12]
   304f8:	mov	r2, #0
   304fc:	str	r2, [sp, #48]	; 0x30
   30500:	ldr	r3, [r3, #20]
   30504:	cmp	r2, r1
   30508:	blt	30528 <fputs@plt+0x1f484>
   3050c:	cmp	r8, #0
   30510:	movne	r6, #0
   30514:	movne	r1, #20
   30518:	ldrne	r2, [r8]
   3051c:	bne	305a8 <fputs@plt+0x1f504>
   30520:	mov	r6, #0
   30524:	b	305b4 <fputs@plt+0x1f510>
   30528:	ldr	ip, [r3, #8]
   3052c:	ldr	r0, [r9, #44]	; 0x2c
   30530:	cmp	ip, r0
   30534:	bne	30570 <fputs@plt+0x1f4cc>
   30538:	ldr	ip, [r3, #32]
   3053c:	ldr	lr, [sp, #64]	; 0x40
   30540:	ldr	r0, [r3, #36]	; 0x24
   30544:	and	sl, lr, ip
   30548:	ldr	ip, [sp, #76]	; 0x4c
   3054c:	and	fp, ip, r0
   30550:	orrs	r0, sl, fp
   30554:	bne	30570 <fputs@plt+0x1f4cc>
   30558:	ldrh	r0, [r3, #18]
   3055c:	bic	r0, r0, #2432	; 0x980
   30560:	cmp	r0, #0
   30564:	ldrne	r0, [sp, #48]	; 0x30
   30568:	addne	r0, r0, #1
   3056c:	strne	r0, [sp, #48]	; 0x30
   30570:	add	r2, r2, #1
   30574:	add	r3, r3, #48	; 0x30
   30578:	b	30504 <fputs@plt+0x1f460>
   3057c:	ldr	r0, [r8, #4]
   30580:	mul	r3, r1, r6
   30584:	ldr	r3, [r0, r3]
   30588:	ldrb	r0, [r3]
   3058c:	cmp	r0, #152	; 0x98
   30590:	bne	30520 <fputs@plt+0x1f47c>
   30594:	ldr	r0, [r3, #28]
   30598:	ldr	r3, [r9, #44]	; 0x2c
   3059c:	cmp	r0, r3
   305a0:	bne	30520 <fputs@plt+0x1f47c>
   305a4:	add	r6, r6, #1
   305a8:	cmp	r2, r6
   305ac:	bgt	3057c <fputs@plt+0x1f4d8>
   305b0:	bne	30520 <fputs@plt+0x1f47c>
   305b4:	ldr	r3, [sp, #48]	; 0x30
   305b8:	lsl	sl, r6, #3
   305bc:	mov	r2, #20
   305c0:	ldr	r1, [sp, #52]	; 0x34
   305c4:	mla	r2, r2, r3, sl
   305c8:	mov	r3, #0
   305cc:	ldr	r0, [r1]
   305d0:	add	r2, r2, #72	; 0x48
   305d4:	bl	1d308 <fputs@plt+0xc264>
   305d8:	subs	r4, r0, #0
   305dc:	bne	305fc <fputs@plt+0x1f558>
   305e0:	ldr	r1, [pc, #1100]	; 30a34 <fputs@plt+0x1f990>
   305e4:	ldr	r0, [sp, #52]	; 0x34
   305e8:	bl	2f1dc <fputs@plt+0x1e138>
   305ec:	mov	fp, #7
   305f0:	mov	r0, fp
   305f4:	add	sp, sp, #100	; 0x64
   305f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   305fc:	ldr	r3, [sp, #48]	; 0x30
   30600:	add	ip, r4, #72	; 0x48
   30604:	mov	r2, #12
   30608:	mov	lr, #0
   3060c:	ldr	r0, [sp, #72]	; 0x48
   30610:	str	r2, [sp, #84]	; 0x54
   30614:	mla	r1, r2, r3, ip
   30618:	ldr	r0, [r0, #12]
   3061c:	stm	r4, {r3, ip}
   30620:	add	sl, r1, sl
   30624:	ldr	r3, [sp, #72]	; 0x48
   30628:	str	r6, [r4, #8]
   3062c:	str	r1, [r4, #12]
   30630:	str	r0, [sp, #80]	; 0x50
   30634:	mov	r0, lr
   30638:	str	sl, [r4, #16]
   3063c:	ldr	r3, [r3, #20]
   30640:	ldr	r2, [sp, #80]	; 0x50
   30644:	cmp	r0, r2
   30648:	blt	306a4 <fputs@plt+0x1f600>
   3064c:	mov	r3, #0
   30650:	mov	ip, #20
   30654:	add	lr, r1, #4
   30658:	cmp	r6, r3
   3065c:	bne	30738 <fputs@plt+0x1f694>
   30660:	mov	r3, #0
   30664:	mov	r2, #1024	; 0x400
   30668:	mov	r1, r5
   3066c:	strh	r3, [r5, #18]
   30670:	strb	r3, [r5, #28]
   30674:	str	r2, [r5, #36]	; 0x24
   30678:	strh	r3, [r5, #40]	; 0x28
   3067c:	ldrd	r2, [sp, #48]	; 0x30
   30680:	ldr	r0, [r3]
   30684:	bl	1cd9c <fputs@plt+0xbcf8>
   30688:	cmp	r0, #0
   3068c:	beq	30760 <fputs@plt+0x1f6bc>
   30690:	ldr	r3, [sp, #52]	; 0x34
   30694:	mov	r1, r4
   30698:	ldr	r0, [r3]
   3069c:	bl	1b744 <fputs@plt+0xa6a0>
   306a0:	b	305ec <fputs@plt+0x1f548>
   306a4:	ldr	sl, [r3, #8]
   306a8:	ldr	r2, [r9, #44]	; 0x2c
   306ac:	cmp	sl, r2
   306b0:	bne	3072c <fputs@plt+0x1f688>
   306b4:	ldr	sl, [r3, #32]
   306b8:	ldr	fp, [sp, #64]	; 0x40
   306bc:	ldr	r2, [r3, #36]	; 0x24
   306c0:	and	sl, fp, sl
   306c4:	str	sl, [sp, #56]	; 0x38
   306c8:	ldr	sl, [sp, #76]	; 0x4c
   306cc:	and	r2, sl, r2
   306d0:	str	r2, [sp, #60]	; 0x3c
   306d4:	ldrd	sl, [sp, #56]	; 0x38
   306d8:	orrs	r2, sl, fp
   306dc:	bne	3072c <fputs@plt+0x1f688>
   306e0:	ldrh	r2, [r3, #18]
   306e4:	bic	sl, r2, #2432	; 0x980
   306e8:	str	r2, [sp, #32]
   306ec:	cmp	sl, #0
   306f0:	beq	3072c <fputs@plt+0x1f688>
   306f4:	ldr	sl, [sp, #84]	; 0x54
   306f8:	ldr	r2, [r3, #12]
   306fc:	mul	fp, sl, lr
   30700:	str	r2, [ip, fp]
   30704:	add	sl, ip, fp
   30708:	ldrb	r2, [sp, #32]
   3070c:	str	r0, [sl, #8]
   30710:	cmp	r2, #1
   30714:	moveq	r2, #2
   30718:	beq	30724 <fputs@plt+0x1f680>
   3071c:	cmp	r2, #64	; 0x40
   30720:	ldrbeq	r2, [r3, #23]
   30724:	add	lr, lr, #1
   30728:	strb	r2, [sl, #4]
   3072c:	add	r0, r0, #1
   30730:	add	r3, r3, #48	; 0x30
   30734:	b	30640 <fputs@plt+0x1f59c>
   30738:	ldr	r0, [r8, #4]
   3073c:	mul	r2, ip, r3
   30740:	add	r9, r0, r2
   30744:	ldr	r2, [r0, r2]
   30748:	ldrsh	r2, [r2, #32]
   3074c:	str	r2, [r1, r3, lsl #3]
   30750:	ldrb	r2, [r9, #12]
   30754:	strb	r2, [lr, r3, lsl #3]
   30758:	add	r3, r3, #1
   3075c:	b	30658 <fputs@plt+0x1f5b4>
   30760:	add	r6, sp, #92	; 0x5c
   30764:	mvn	r8, #0
   30768:	str	r0, [sp, #8]
   3076c:	mvn	r9, #0
   30770:	mov	r0, r7
   30774:	ldrd	r2, [sp, #24]
   30778:	strd	r8, [sp]
   3077c:	str	r4, [sp, #12]
   30780:	str	r6, [sp, #16]
   30784:	bl	30080 <fputs@plt+0x1efdc>
   30788:	subs	fp, r0, #0
   3078c:	bne	30878 <fputs@plt+0x1f7d4>
   30790:	ldr	r3, [sp, #24]
   30794:	ldr	r2, [r5]
   30798:	mvn	r3, r3
   3079c:	str	r3, [sp, #76]	; 0x4c
   307a0:	ldr	r3, [sp, #28]
   307a4:	ldr	r1, [sp, #76]	; 0x4c
   307a8:	mvn	r3, r3
   307ac:	and	r2, r1, r2
   307b0:	str	r3, [sp, #80]	; 0x50
   307b4:	str	r2, [sp, #64]	; 0x40
   307b8:	ldr	r3, [r5, #4]
   307bc:	ldr	r2, [sp, #80]	; 0x50
   307c0:	and	r3, r2, r3
   307c4:	str	r3, [sp, #68]	; 0x44
   307c8:	ldrd	r2, [sp, #64]	; 0x40
   307cc:	orrs	r3, r2, r3
   307d0:	beq	30878 <fputs@plt+0x1f7d4>
   307d4:	ldr	fp, [sp, #92]	; 0x5c
   307d8:	cmp	fp, #0
   307dc:	beq	309e4 <fputs@plt+0x1f940>
   307e0:	mov	r3, #1
   307e4:	mov	r0, r7
   307e8:	strd	r8, [sp]
   307ec:	str	r3, [sp, #8]
   307f0:	str	r4, [sp, #12]
   307f4:	str	r6, [sp, #16]
   307f8:	ldrd	r2, [sp, #24]
   307fc:	bl	30080 <fputs@plt+0x1efdc>
   30800:	ldrd	r2, [r5]
   30804:	mov	fp, r0
   30808:	ldr	r1, [sp, #76]	; 0x4c
   3080c:	and	r2, r1, r2
   30810:	str	r2, [sp, #32]
   30814:	ldr	r2, [sp, #80]	; 0x50
   30818:	and	r3, r2, r3
   3081c:	str	r3, [sp, #36]	; 0x24
   30820:	ldr	r3, [sp, #32]
   30824:	ldr	r2, [sp, #36]	; 0x24
   30828:	orrs	r3, r3, r2
   3082c:	moveq	r6, #1
   30830:	movne	r6, #0
   30834:	mov	sl, r6
   30838:	mov	r0, #0
   3083c:	mov	r1, #0
   30840:	cmp	fp, #0
   30844:	beq	309d0 <fputs@plt+0x1f92c>
   30848:	orrs	r3, fp, sl
   3084c:	bne	30878 <fputs@plt+0x1f7d4>
   30850:	add	r3, sp, #92	; 0x5c
   30854:	mov	r0, r7
   30858:	str	r4, [sp, #12]
   3085c:	str	r3, [sp, #16]
   30860:	mov	r3, #1
   30864:	str	r3, [sp, #8]
   30868:	ldrd	r2, [sp, #24]
   3086c:	strd	r2, [sp]
   30870:	bl	30080 <fputs@plt+0x1efdc>
   30874:	mov	fp, r0
   30878:	ldr	r3, [r4, #28]
   3087c:	cmp	r3, #0
   30880:	beq	3088c <fputs@plt+0x1f7e8>
   30884:	ldr	r0, [r4, #24]
   30888:	bl	177ec <fputs@plt+0x6748>
   3088c:	ldr	r3, [sp, #52]	; 0x34
   30890:	mov	r1, r4
   30894:	ldr	r0, [r3]
   30898:	bl	1b744 <fputs@plt+0xa6a0>
   3089c:	b	305f0 <fputs@plt+0x1f54c>
   308a0:	ldr	r2, [r4, #4]
   308a4:	mov	r3, #12
   308a8:	ldr	ip, [sp, #56]	; 0x38
   308ac:	mla	r2, r3, ip, r2
   308b0:	ldr	r3, [sp, #72]	; 0x48
   308b4:	ldr	ip, [r2, #8]
   308b8:	ldr	r2, [r3, #20]
   308bc:	ldr	r3, [sp, #76]	; 0x4c
   308c0:	mla	r2, lr, ip, r2
   308c4:	ldr	ip, [r2, #32]
   308c8:	ldr	r2, [r2, #36]	; 0x24
   308cc:	and	r3, r3, ip
   308d0:	str	r3, [sp, #40]	; 0x28
   308d4:	ldr	r3, [sp, #80]	; 0x50
   308d8:	and	r3, r3, r2
   308dc:	str	r3, [sp, #44]	; 0x2c
   308e0:	ldrd	r2, [sp, #40]	; 0x28
   308e4:	cmp	r1, r3
   308e8:	cmpeq	r0, r2
   308ec:	movcc	ip, #1
   308f0:	movcs	ip, #0
   308f4:	cmp	r9, r3
   308f8:	ldr	r3, [sp, #56]	; 0x38
   308fc:	cmpeq	r8, r2
   30900:	movls	r2, #0
   30904:	andhi	r2, ip, #1
   30908:	cmp	r2, #0
   3090c:	strdeq	r8, [sp, #40]	; 0x28
   30910:	add	r3, r3, #1
   30914:	ldrd	r8, [sp, #40]	; 0x28
   30918:	str	r3, [sp, #56]	; 0x38
   3091c:	ldr	r3, [sp, #48]	; 0x30
   30920:	ldr	r2, [sp, #56]	; 0x38
   30924:	cmp	r2, r3
   30928:	bne	308a0 <fputs@plt+0x1f7fc>
   3092c:	mvn	r3, #0
   30930:	mvn	r2, #0
   30934:	cmp	r9, r3
   30938:	cmpeq	r8, r2
   3093c:	beq	309f8 <fputs@plt+0x1f954>
   30940:	ldrd	r0, [sp, #32]
   30944:	ldrd	r2, [sp, #64]	; 0x40
   30948:	cmp	r9, r3
   3094c:	cmpeq	r8, r2
   30950:	moveq	r3, #1
   30954:	movne	r3, #0
   30958:	cmp	r9, r1
   3095c:	cmpeq	r8, r0
   30960:	moveq	r3, #1
   30964:	cmp	r3, #0
   30968:	bne	309c4 <fputs@plt+0x1f920>
   3096c:	str	r3, [sp, #8]
   30970:	add	r2, sp, #92	; 0x5c
   30974:	mov	r0, r7
   30978:	ldr	r3, [sp, #24]
   3097c:	str	r4, [sp, #12]
   30980:	str	r2, [sp, #16]
   30984:	orr	r2, r8, r3
   30988:	ldr	r3, [sp, #28]
   3098c:	orr	r3, r9, r3
   30990:	strd	r2, [sp]
   30994:	ldrd	r2, [sp, #24]
   30998:	bl	30080 <fputs@plt+0x1efdc>
   3099c:	mov	fp, r0
   309a0:	ldrd	r2, [r5]
   309a4:	ldrd	r0, [sp, #24]
   309a8:	cmp	r3, r1
   309ac:	cmpeq	r2, r0
   309b0:	bne	309c4 <fputs@plt+0x1f920>
   309b4:	ldr	r3, [sp, #92]	; 0x5c
   309b8:	mov	r6, #1
   309bc:	cmp	r3, #0
   309c0:	moveq	sl, #1
   309c4:	mov	r0, r8
   309c8:	mov	r1, r9
   309cc:	b	30840 <fputs@plt+0x1f79c>
   309d0:	mvn	r8, #0
   309d4:	mvn	r9, #0
   309d8:	str	fp, [sp, #56]	; 0x38
   309dc:	mov	lr, #48	; 0x30
   309e0:	b	3091c <fputs@plt+0x1f878>
   309e4:	mov	r2, #0
   309e8:	mov	r3, #0
   309ec:	mov	r6, fp
   309f0:	strd	r2, [sp, #32]
   309f4:	b	30834 <fputs@plt+0x1f790>
   309f8:	cmp	r6, #0
   309fc:	bne	30848 <fputs@plt+0x1f7a4>
   30a00:	add	r3, sp, #92	; 0x5c
   30a04:	mov	r0, r7
   30a08:	str	r6, [sp, #8]
   30a0c:	str	r4, [sp, #12]
   30a10:	str	r3, [sp, #16]
   30a14:	ldrd	r2, [sp, #24]
   30a18:	strd	r2, [sp]
   30a1c:	bl	30080 <fputs@plt+0x1efdc>
   30a20:	ldr	r3, [sp, #92]	; 0x5c
   30a24:	mov	fp, r0
   30a28:	cmp	r3, #0
   30a2c:	moveq	sl, #1
   30a30:	b	30848 <fputs@plt+0x1f7a4>
   30a34:	andeq	r5, r7, ip, asr #8
   30a38:	ldr	r3, [r1, #48]	; 0x30
   30a3c:	cmp	r3, #0
   30a40:	bxeq	lr
   30a44:	mov	r2, #0
   30a48:	mov	r3, r1
   30a4c:	mov	ip, r2
   30a50:	str	ip, [r3, #52]	; 0x34
   30a54:	add	r2, r2, #1
   30a58:	ldr	ip, [r3, #8]
   30a5c:	orr	ip, ip, #128	; 0x80
   30a60:	str	ip, [r3, #8]
   30a64:	mov	ip, r3
   30a68:	ldr	r3, [r3, #48]	; 0x30
   30a6c:	cmp	r3, #0
   30a70:	bne	30a50 <fputs@plt+0x1f9ac>
   30a74:	ldr	r3, [r1, #8]
   30a78:	tst	r3, #512	; 0x200
   30a7c:	bxne	lr
   30a80:	ldr	r3, [r0]
   30a84:	ldr	r3, [r3, #108]	; 0x6c
   30a88:	cmp	r2, r3
   30a8c:	cmpgt	r3, #0
   30a90:	bxle	lr
   30a94:	ldr	r1, [pc]	; 30a9c <fputs@plt+0x1f9f8>
   30a98:	b	2f1dc <fputs@plt+0x1e138>
   30a9c:	andeq	r5, r7, sl, asr r4
   30aa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30aa4:	sub	sp, sp, #44	; 0x2c
   30aa8:	mov	r6, #0
   30aac:	mov	r8, r3
   30ab0:	mov	r9, r0
   30ab4:	mov	sl, r1
   30ab8:	mov	fp, r2
   30abc:	mov	r4, r6
   30ac0:	str	r1, [sp, #28]
   30ac4:	strd	r2, [sp, #32]
   30ac8:	add	r3, sp, #28
   30acc:	str	r3, [sp, #16]
   30ad0:	ldr	r2, [sp, #16]
   30ad4:	ldr	r3, [r2], #4
   30ad8:	cmp	r3, #0
   30adc:	str	r2, [sp, #16]
   30ae0:	beq	30b50 <fputs@plt+0x1faac>
   30ae4:	ldr	r7, [pc, #232]	; 30bd4 <fputs@plt+0x1fb30>
   30ae8:	mov	r5, #0
   30aec:	ldr	r2, [r3, #4]
   30af0:	str	r2, [sp, #12]
   30af4:	ldrb	r2, [r7, #1]
   30af8:	ldr	r1, [sp, #12]
   30afc:	cmp	r1, r2
   30b00:	bne	30b98 <fputs@plt+0x1faf4>
   30b04:	ldr	r0, [pc, #204]	; 30bd8 <fputs@plt+0x1fb34>
   30b08:	str	r3, [sp, #20]
   30b0c:	ldrb	r1, [r7]
   30b10:	ldr	r2, [sp, #12]
   30b14:	add	r1, r0, r1
   30b18:	ldr	r0, [r3]
   30b1c:	bl	23104 <fputs@plt+0x12060>
   30b20:	cmp	r0, #0
   30b24:	ldr	r3, [sp, #20]
   30b28:	bne	30b98 <fputs@plt+0x1faf4>
   30b2c:	ldr	r3, [pc, #168]	; 30bdc <fputs@plt+0x1fb38>
   30b30:	add	r5, r5, r5, lsl #1
   30b34:	add	r6, r6, #1
   30b38:	cmp	r6, #3
   30b3c:	add	r5, r3, r5
   30b40:	movw	r3, #3514	; 0xdba
   30b44:	ldrb	r3, [r5, r3]
   30b48:	orr	r4, r4, r3
   30b4c:	bne	30ad0 <fputs@plt+0x1fa2c>
   30b50:	and	r3, r4, #33	; 0x21
   30b54:	cmp	r3, #33	; 0x21
   30b58:	beq	30b64 <fputs@plt+0x1fac0>
   30b5c:	tst	r4, #64	; 0x40
   30b60:	beq	30bb0 <fputs@plt+0x1fb0c>
   30b64:	ldr	r3, [pc, #116]	; 30be0 <fputs@plt+0x1fb3c>
   30b68:	mov	r2, sl
   30b6c:	mov	r0, r9
   30b70:	ldr	r1, [pc, #108]	; 30be4 <fputs@plt+0x1fb40>
   30b74:	cmp	r8, #0
   30b78:	addeq	r3, r3, #1
   30b7c:	stm	sp, {r3, r8}
   30b80:	mov	r3, fp
   30b84:	bl	2f1dc <fputs@plt+0x1e138>
   30b88:	mov	r4, #1
   30b8c:	mov	r0, r4
   30b90:	add	sp, sp, #44	; 0x2c
   30b94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30b98:	add	r5, r5, #1
   30b9c:	add	r7, r7, #3
   30ba0:	cmp	r5, #7
   30ba4:	bne	30af4 <fputs@plt+0x1fa50>
   30ba8:	orr	r4, r4, #64	; 0x40
   30bac:	b	30b50 <fputs@plt+0x1faac>
   30bb0:	tst	r4, #32
   30bb4:	beq	30b8c <fputs@plt+0x1fae8>
   30bb8:	and	r3, r4, #24
   30bbc:	cmp	r3, #8
   30bc0:	beq	30b8c <fputs@plt+0x1fae8>
   30bc4:	ldr	r1, [pc, #28]	; 30be8 <fputs@plt+0x1fb44>
   30bc8:	mov	r0, r9
   30bcc:	bl	2f1dc <fputs@plt+0x1e138>
   30bd0:	b	30b88 <fputs@plt+0x1fae4>
   30bd4:	andeq	r2, r7, r8, asr #4
   30bd8:	andeq	r2, r7, sp, asr r2
   30bdc:	muleq	r7, r0, r4
   30be0:	andeq	r8, r7, r9, asr #32
   30be4:	andeq	r5, r7, ip, ror r4
   30be8:	andeq	r5, r7, r8, lsr #9
   30bec:	push	{r4, r5, r6, lr}
   30bf0:	mov	r4, r0
   30bf4:	mov	r5, r1
   30bf8:	ldrb	r6, [r1, #42]	; 0x2a
   30bfc:	tst	r6, #16
   30c00:	beq	30c24 <fputs@plt+0x1fb80>
   30c04:	ldr	r0, [r0]
   30c08:	ldr	r1, [r1, #56]	; 0x38
   30c0c:	bl	196b4 <fputs@plt+0x8610>
   30c10:	ldr	r3, [r0, #4]
   30c14:	ldr	r3, [r3]
   30c18:	ldr	r3, [r3, #52]	; 0x34
   30c1c:	cmp	r3, #0
   30c20:	beq	30c48 <fputs@plt+0x1fba4>
   30c24:	tst	r6, #1
   30c28:	beq	30c64 <fputs@plt+0x1fbc0>
   30c2c:	ldr	r3, [r4]
   30c30:	ldr	r3, [r3, #24]
   30c34:	tst	r3, #2048	; 0x800
   30c38:	bne	30c64 <fputs@plt+0x1fbc0>
   30c3c:	ldrb	r3, [r4, #18]
   30c40:	cmp	r3, #0
   30c44:	bne	30c64 <fputs@plt+0x1fbc0>
   30c48:	ldr	r1, [pc, #56]	; 30c88 <fputs@plt+0x1fbe4>
   30c4c:	ldr	r2, [r5]
   30c50:	mov	r0, r4
   30c54:	bl	2f1dc <fputs@plt+0x1e138>
   30c58:	mov	r2, #1
   30c5c:	mov	r0, r2
   30c60:	pop	{r4, r5, r6, pc}
   30c64:	cmp	r2, #0
   30c68:	movne	r2, #0
   30c6c:	bne	30c5c <fputs@plt+0x1fbb8>
   30c70:	ldr	r3, [r5, #12]
   30c74:	cmp	r3, #0
   30c78:	beq	30c5c <fputs@plt+0x1fbb8>
   30c7c:	ldr	r1, [pc, #8]	; 30c8c <fputs@plt+0x1fbe8>
   30c80:	ldr	r2, [r5]
   30c84:	b	30c50 <fputs@plt+0x1fbac>
   30c88:	ldrdeq	r5, [r7], -pc	; <UNPREDICTABLE>
   30c8c:	strdeq	r5, [r7], -ip
   30c90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30c94:	sub	sp, sp, #28
   30c98:	mov	sl, r0
   30c9c:	mov	fp, r1
   30ca0:	mov	r7, r2
   30ca4:	ldr	r9, [r2, #20]
   30ca8:	str	r3, [sp, #8]
   30cac:	ldr	r4, [r2, #40]	; 0x28
   30cb0:	ldr	r5, [sp, #64]	; 0x40
   30cb4:	cmp	r9, #1
   30cb8:	bne	30d34 <fputs@plt+0x1fc90>
   30cbc:	ldrsh	r3, [r1, #32]
   30cc0:	cmp	r3, #0
   30cc4:	blt	30ce8 <fputs@plt+0x1fc44>
   30cc8:	cmp	r4, #0
   30ccc:	beq	30db4 <fputs@plt+0x1fd10>
   30cd0:	ldr	r2, [fp, #4]
   30cd4:	mov	r1, r4
   30cd8:	ldr	r0, [r2, r3, lsl #4]
   30cdc:	bl	1233c <fputs@plt+0x1298>
   30ce0:	cmp	r0, #0
   30ce4:	beq	30d60 <fputs@plt+0x1fcbc>
   30ce8:	mov	r5, #0
   30cec:	ldr	r6, [fp, #8]
   30cf0:	add	r3, r7, #40	; 0x28
   30cf4:	str	r3, [sp, #12]
   30cf8:	cmp	r6, #0
   30cfc:	bne	30d68 <fputs@plt+0x1fcc4>
   30d00:	ldrb	r3, [sl, #442]	; 0x1ba
   30d04:	cmp	r3, #0
   30d08:	bne	30d24 <fputs@plt+0x1fc80>
   30d0c:	ldr	r2, [r7]
   30d10:	mov	r0, sl
   30d14:	ldr	r1, [pc, #372]	; 30e90 <fputs@plt+0x1fdec>
   30d18:	ldr	r3, [r7, #8]
   30d1c:	ldr	r2, [r2]
   30d20:	bl	2f1dc <fputs@plt+0x1e138>
   30d24:	mov	r1, r5
   30d28:	ldr	r0, [sl]
   30d2c:	bl	1b744 <fputs@plt+0xa6a0>
   30d30:	b	30d5c <fputs@plt+0x1fcb8>
   30d34:	cmp	r5, #0
   30d38:	beq	30cec <fputs@plt+0x1fc48>
   30d3c:	lsl	r2, r9, #2
   30d40:	mov	r3, #0
   30d44:	ldr	r0, [r0]
   30d48:	bl	1c810 <fputs@plt+0xb76c>
   30d4c:	cmp	r0, #0
   30d50:	strne	r0, [r5]
   30d54:	movne	r5, r0
   30d58:	bne	30cec <fputs@plt+0x1fc48>
   30d5c:	mov	r0, #1
   30d60:	add	sp, sp, #28
   30d64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30d68:	ldrh	r3, [r6, #50]	; 0x32
   30d6c:	cmp	r3, r9
   30d70:	beq	30d7c <fputs@plt+0x1fcd8>
   30d74:	ldr	r6, [r6, #20]
   30d78:	b	30cf8 <fputs@plt+0x1fc54>
   30d7c:	ldrb	r3, [r6, #54]	; 0x36
   30d80:	cmp	r3, #0
   30d84:	beq	30d74 <fputs@plt+0x1fcd0>
   30d88:	cmp	r4, #0
   30d8c:	bne	30e88 <fputs@plt+0x1fde4>
   30d90:	ldrb	r3, [r6, #55]	; 0x37
   30d94:	and	r3, r3, #3
   30d98:	cmp	r3, #2
   30d9c:	bne	30d74 <fputs@plt+0x1fcd0>
   30da0:	cmp	r5, #0
   30da4:	addne	r7, r7, #36	; 0x24
   30da8:	bne	30dc8 <fputs@plt+0x1fd24>
   30dac:	ldr	r3, [sp, #8]
   30db0:	str	r6, [r3]
   30db4:	mov	r0, #0
   30db8:	b	30d60 <fputs@plt+0x1fcbc>
   30dbc:	ldr	r3, [r7, r4, lsl #3]
   30dc0:	str	r3, [r5, r4, lsl #2]
   30dc4:	add	r4, r4, #1
   30dc8:	cmp	r4, r9
   30dcc:	bne	30dbc <fputs@plt+0x1fd18>
   30dd0:	b	30dac <fputs@plt+0x1fd08>
   30dd4:	ldr	r1, [r6, #4]
   30dd8:	lsl	r2, r3, #1
   30ddc:	ldrsh	r2, [r1, r2]
   30de0:	cmp	r2, #0
   30de4:	blt	30d74 <fputs@plt+0x1fcd0>
   30de8:	ldr	r1, [fp, #4]
   30dec:	str	r2, [sp, #20]
   30df0:	ldr	r0, [r6, #32]
   30df4:	str	r1, [sp, #4]
   30df8:	add	r1, r1, r2, lsl #4
   30dfc:	ldr	r2, [pc, #144]	; 30e94 <fputs@plt+0x1fdf0>
   30e00:	str	r3, [sp, #16]
   30e04:	ldr	r1, [r1, #8]
   30e08:	ldr	r0, [r0, r3, lsl #2]
   30e0c:	cmp	r1, #0
   30e10:	moveq	r1, r2
   30e14:	bl	1233c <fputs@plt+0x1298>
   30e18:	subs	r8, r0, #0
   30e1c:	bne	30d74 <fputs@plt+0x1fcd0>
   30e20:	ldr	r3, [sp, #4]
   30e24:	ldr	r2, [sp, #20]
   30e28:	ldr	r2, [r3, r2, lsl #4]
   30e2c:	ldr	r3, [sp, #16]
   30e30:	mov	r1, r2
   30e34:	str	r2, [sp, #4]
   30e38:	str	r3, [sp, #16]
   30e3c:	ldr	r3, [sp, #12]
   30e40:	ldr	r0, [r3, r8, lsl #3]
   30e44:	bl	1233c <fputs@plt+0x1298>
   30e48:	cmp	r0, #0
   30e4c:	ldr	r2, [sp, #4]
   30e50:	ldr	r3, [sp, #16]
   30e54:	bne	30e78 <fputs@plt+0x1fdd4>
   30e58:	cmp	r5, #0
   30e5c:	addne	r8, r7, r8, lsl #3
   30e60:	ldrne	r2, [r8, #36]	; 0x24
   30e64:	strne	r2, [r5, r3, lsl #2]
   30e68:	add	r3, r3, #1
   30e6c:	cmp	r3, r9
   30e70:	bne	30dd4 <fputs@plt+0x1fd30>
   30e74:	b	30dac <fputs@plt+0x1fd08>
   30e78:	add	r8, r8, #1
   30e7c:	cmp	r9, r8
   30e80:	bne	30e30 <fputs@plt+0x1fd8c>
   30e84:	b	30d74 <fputs@plt+0x1fcd0>
   30e88:	mov	r3, #0
   30e8c:	b	30e6c <fputs@plt+0x1fdc8>
   30e90:	andeq	r5, r7, r2, lsr #10
   30e94:	andeq	r2, r7, pc, ror r2
   30e98:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   30e9c:	mov	ip, #1
   30ea0:	mov	r7, r0
   30ea4:	mov	r6, r1
   30ea8:	mov	r5, #0
   30eac:	ldr	r4, [r1, #16]
   30eb0:	cmp	r4, #0
   30eb4:	beq	30ef0 <fputs@plt+0x1fe4c>
   30eb8:	mov	r2, #0
   30ebc:	add	r1, r4, #36	; 0x24
   30ec0:	ldr	r0, [r4, #20]
   30ec4:	b	30ee0 <fputs@plt+0x1fe3c>
   30ec8:	ldr	r3, [r1, r2, lsl #3]
   30ecc:	add	r2, r2, #1
   30ed0:	cmp	r3, #31
   30ed4:	lslle	r3, ip, r3
   30ed8:	mvngt	r3, #0
   30edc:	orr	r5, r5, r3
   30ee0:	cmp	r2, r0
   30ee4:	blt	30ec8 <fputs@plt+0x1fe24>
   30ee8:	ldr	r4, [r4, #4]
   30eec:	b	30eb0 <fputs@plt+0x1fe0c>
   30ef0:	mov	r0, r6
   30ef4:	bl	15454 <fputs@plt+0x43b0>
   30ef8:	mov	r8, r0
   30efc:	cmp	r8, #0
   30f00:	bne	30f10 <fputs@plt+0x1fe6c>
   30f04:	mov	r0, r5
   30f08:	add	sp, sp, #16
   30f0c:	pop	{r4, r5, r6, r7, r8, pc}
   30f10:	mov	r2, r8
   30f14:	mov	r1, r6
   30f18:	str	r4, [sp]
   30f1c:	add	r3, sp, #12
   30f20:	mov	r0, r7
   30f24:	str	r4, [sp, #12]
   30f28:	bl	30c90 <fputs@plt+0x1fbec>
   30f2c:	ldr	r1, [sp, #12]
   30f30:	cmp	r1, #0
   30f34:	ldrhne	r0, [r1, #50]	; 0x32
   30f38:	movne	r2, #0
   30f3c:	movne	ip, #1
   30f40:	bne	30f6c <fputs@plt+0x1fec8>
   30f44:	ldr	r8, [r8, #12]
   30f48:	b	30efc <fputs@plt+0x1fe58>
   30f4c:	ldr	lr, [r1, #4]
   30f50:	lsl	r3, r2, #1
   30f54:	add	r2, r2, #1
   30f58:	ldrsh	r3, [lr, r3]
   30f5c:	cmp	r3, #31
   30f60:	lslle	r3, ip, r3
   30f64:	mvngt	r3, #0
   30f68:	orr	r5, r5, r3
   30f6c:	cmp	r2, r0
   30f70:	blt	30f4c <fputs@plt+0x1fea8>
   30f74:	b	30f44 <fputs@plt+0x1fea0>
   30f78:	push	{r4, r5, r6, lr}
   30f7c:	mov	r5, r0
   30f80:	mov	r0, r1
   30f84:	mov	r4, r1
   30f88:	bl	15c88 <fputs@plt+0x4be4>
   30f8c:	cmp	r0, #6
   30f90:	ble	30fc4 <fputs@plt+0x1ff20>
   30f94:	mov	r2, #7
   30f98:	ldr	r1, [pc, #44]	; 30fcc <fputs@plt+0x1ff28>
   30f9c:	mov	r0, r4
   30fa0:	bl	23104 <fputs@plt+0x12060>
   30fa4:	cmp	r0, #0
   30fa8:	bne	30fc4 <fputs@plt+0x1ff20>
   30fac:	mov	r0, r5
   30fb0:	mov	r2, r4
   30fb4:	ldr	r1, [pc, #20]	; 30fd0 <fputs@plt+0x1ff2c>
   30fb8:	bl	2f1dc <fputs@plt+0x1e138>
   30fbc:	mov	r0, #1
   30fc0:	pop	{r4, r5, r6, pc}
   30fc4:	mov	r0, #0
   30fc8:	pop	{r4, r5, r6, pc}
   30fcc:	andeq	r5, r7, ip, lsr #4
   30fd0:	andeq	r5, r7, pc, asr #10
   30fd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30fd8:	subs	r5, r2, #0
   30fdc:	mov	r8, r0
   30fe0:	mov	r6, r1
   30fe4:	mov	r7, r3
   30fe8:	ldr	r4, [r0]
   30fec:	bne	310e0 <fputs@plt+0x2003c>
   30ff0:	mov	r3, r5
   30ff4:	mov	r2, r7
   30ff8:	mov	r0, r4
   30ffc:	bl	1d3b0 <fputs@plt+0xc30c>
   31000:	subs	r5, r0, #0
   31004:	bne	310e0 <fputs@plt+0x2003c>
   31008:	ldr	r3, [r4, #228]	; 0xe4
   3100c:	cmp	r3, #0
   31010:	bne	310f4 <fputs@plt+0x20050>
   31014:	ldr	r3, [r4, #232]	; 0xe8
   31018:	cmp	r3, #0
   3101c:	beq	3106c <fputs@plt+0x1ffc8>
   31020:	mov	r0, r4
   31024:	bl	1d330 <fputs@plt+0xc28c>
   31028:	mov	r5, r0
   3102c:	mov	r3, #0
   31030:	mov	r2, #1
   31034:	mov	r1, r7
   31038:	bl	25bb0 <fputs@plt+0x14b0c>
   3103c:	mov	r1, #2
   31040:	mov	r0, r5
   31044:	bl	29690 <fputs@plt+0x185ec>
   31048:	subs	r3, r0, #0
   3104c:	beq	31064 <fputs@plt+0x1ffc0>
   31050:	ldrb	r2, [r4, #66]	; 0x42
   31054:	mov	r1, r4
   31058:	ldr	r9, [r4, #232]	; 0xe8
   3105c:	ldr	r0, [r4, #236]	; 0xec
   31060:	blx	r9
   31064:	mov	r0, r5
   31068:	bl	1c224 <fputs@plt+0xb180>
   3106c:	mov	r3, #0
   31070:	mov	r2, r7
   31074:	mov	r1, r6
   31078:	mov	r0, r4
   3107c:	bl	1d3b0 <fputs@plt+0xc30c>
   31080:	subs	r5, r0, #0
   31084:	beq	3113c <fputs@plt+0x20098>
   31088:	ldr	r6, [r5, #12]
   3108c:	cmp	r6, #0
   31090:	bne	310ec <fputs@plt+0x20048>
   31094:	ldr	r9, [pc, #184]	; 31154 <fputs@plt+0x200b0>
   31098:	ldr	sl, [r5]
   3109c:	mov	r3, #0
   310a0:	mov	r2, sl
   310a4:	ldrb	r1, [r9], #1
   310a8:	mov	r0, r4
   310ac:	bl	1d3b0 <fputs@plt+0xc30c>
   310b0:	ldr	r3, [r0, #12]
   310b4:	cmp	r3, #0
   310b8:	beq	31130 <fputs@plt+0x2008c>
   310bc:	mov	r3, r5
   310c0:	add	r2, r0, #16
   310c4:	ldr	r1, [r0], #4
   310c8:	cmp	r0, r2
   310cc:	str	r1, [r3], #4
   310d0:	bne	310c4 <fputs@plt+0x20020>
   310d4:	mov	r3, #0
   310d8:	str	r3, [r5, #16]
   310dc:	b	310ec <fputs@plt+0x20048>
   310e0:	ldr	r3, [r5, #12]
   310e4:	cmp	r3, #0
   310e8:	beq	31008 <fputs@plt+0x1ff64>
   310ec:	mov	r0, r5
   310f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   310f4:	mov	r1, r7
   310f8:	mov	r0, r4
   310fc:	bl	1db50 <fputs@plt+0xcaac>
   31100:	subs	r5, r0, #0
   31104:	beq	3106c <fputs@plt+0x1ffc8>
   31108:	mov	r1, r4
   3110c:	mov	r3, r5
   31110:	ldr	r9, [r4, #228]	; 0xe4
   31114:	mov	r2, r6
   31118:	ldr	r0, [r4, #236]	; 0xec
   3111c:	blx	r9
   31120:	mov	r1, r5
   31124:	mov	r0, r4
   31128:	bl	1b744 <fputs@plt+0xa6a0>
   3112c:	b	31014 <fputs@plt+0x1ff70>
   31130:	add	r6, r6, #1
   31134:	cmp	r6, #3
   31138:	bne	3109c <fputs@plt+0x1fff8>
   3113c:	mov	r2, r7
   31140:	ldr	r1, [pc, #16]	; 31158 <fputs@plt+0x200b4>
   31144:	mov	r0, r8
   31148:	bl	2f1dc <fputs@plt+0x1e138>
   3114c:	mov	r5, #0
   31150:	b	310ec <fputs@plt+0x20048>
   31154:	andeq	r2, r7, r6, lsl #5
   31158:	andeq	r5, r7, fp, ror #10
   3115c:	push	{r4, r5, r6, r7, r8, lr}
   31160:	mov	r4, r0
   31164:	mov	r2, r1
   31168:	mov	r6, r1
   3116c:	ldr	r0, [r0]
   31170:	ldrb	r7, [r0, #149]	; 0x95
   31174:	ldrb	r5, [r0, #66]	; 0x42
   31178:	mov	r3, r7
   3117c:	mov	r1, r5
   31180:	bl	1d3b0 <fputs@plt+0xc30c>
   31184:	cmp	r7, #0
   31188:	popne	{r4, r5, r6, r7, r8, pc}
   3118c:	cmp	r0, #0
   31190:	beq	311a0 <fputs@plt+0x200fc>
   31194:	ldr	r3, [r0, #12]
   31198:	cmp	r3, #0
   3119c:	popne	{r4, r5, r6, r7, r8, pc}
   311a0:	mov	r3, r6
   311a4:	mov	r2, r0
   311a8:	mov	r1, r5
   311ac:	mov	r0, r4
   311b0:	pop	{r4, r5, r6, r7, r8, lr}
   311b4:	b	30fd4 <fputs@plt+0x1ff30>
   311b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   311bc:	ldr	r5, [r0, #68]	; 0x44
   311c0:	ldrh	r8, [r1, #52]	; 0x34
   311c4:	cmp	r5, #0
   311c8:	beq	311d8 <fputs@plt+0x20134>
   311cc:	mov	r4, #0
   311d0:	mov	r0, r4
   311d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   311d8:	ldrb	r3, [r1, #55]	; 0x37
   311dc:	mov	r6, r1
   311e0:	mov	r7, r0
   311e4:	ldr	r0, [r0]
   311e8:	tst	r3, #8
   311ec:	ldrhne	r1, [r1, #50]	; 0x32
   311f0:	moveq	r2, r5
   311f4:	moveq	r1, r8
   311f8:	subne	r2, r8, r1
   311fc:	bl	1e684 <fputs@plt+0xd5e0>
   31200:	cmp	r0, #0
   31204:	mov	r4, r0
   31208:	addne	r9, r0, #20
   3120c:	ldrne	sl, [pc, #88]	; 3126c <fputs@plt+0x201c8>
   31210:	beq	311cc <fputs@plt+0x20128>
   31214:	cmp	r5, r8
   31218:	blt	31234 <fputs@plt+0x20190>
   3121c:	ldr	r3, [r7, #68]	; 0x44
   31220:	cmp	r3, #0
   31224:	beq	311d0 <fputs@plt+0x2012c>
   31228:	mov	r0, r4
   3122c:	bl	1b9f4 <fputs@plt+0xa950>
   31230:	b	311cc <fputs@plt+0x20128>
   31234:	ldr	r3, [r6, #32]
   31238:	ldr	r1, [r3, r5, lsl #2]
   3123c:	cmp	r1, sl
   31240:	moveq	r0, #0
   31244:	beq	31250 <fputs@plt+0x201ac>
   31248:	mov	r0, r7
   3124c:	bl	3115c <fputs@plt+0x200b8>
   31250:	ldr	r3, [r6, #28]
   31254:	str	r0, [r9], #4
   31258:	ldrb	r2, [r3, r5]
   3125c:	ldr	r3, [r4, #16]
   31260:	strb	r2, [r3, r5]
   31264:	add	r5, r5, #1
   31268:	b	31214 <fputs@plt+0x20170>
   3126c:	andeq	r2, r7, pc, ror r2
   31270:	push	{r4, lr}
   31274:	ldr	r4, [r0, #8]
   31278:	bl	311b8 <fputs@plt+0x20114>
   3127c:	mov	r2, r0
   31280:	mvn	r3, #5
   31284:	mvn	r1, #0
   31288:	mov	r0, r4
   3128c:	pop	{r4, lr}
   31290:	b	22910 <fputs@plt+0x1186c>
   31294:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   31298:	mov	r4, r3
   3129c:	mov	r6, r2
   312a0:	mov	r7, r0
   312a4:	mov	r9, r1
   312a8:	ldr	r5, [sp, #40]	; 0x28
   312ac:	bl	265dc <fputs@plt+0x15538>
   312b0:	ldr	r3, [r4]
   312b4:	mov	r8, r0
   312b8:	mov	r1, r6
   312bc:	mov	r0, r7
   312c0:	cmp	r5, #55	; 0x37
   312c4:	str	r3, [sp]
   312c8:	movne	r3, #0
   312cc:	moveq	r3, #1
   312d0:	ldr	r2, [r4, #28]
   312d4:	bl	26384 <fputs@plt+0x152e0>
   312d8:	ldrb	r3, [r4, #42]	; 0x2a
   312dc:	tst	r3, #32
   312e0:	bne	3130c <fputs@plt+0x20268>
   312e4:	ldrsh	r3, [r4, #34]	; 0x22
   312e8:	mov	r2, r9
   312ec:	mov	r1, r5
   312f0:	str	r6, [sp]
   312f4:	mov	r0, r8
   312f8:	str	r3, [sp, #4]
   312fc:	ldr	r3, [r4, #28]
   31300:	bl	26634 <fputs@plt+0x15590>
   31304:	add	sp, sp, #12
   31308:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3130c:	ldr	r0, [r4, #8]
   31310:	bl	19588 <fputs@plt+0x84e4>
   31314:	mov	r4, r0
   31318:	str	r6, [sp]
   3131c:	mov	r1, r5
   31320:	ldr	r3, [r4, #44]	; 0x2c
   31324:	mov	r2, r9
   31328:	mov	r0, r8
   3132c:	bl	2654c <fputs@plt+0x154a8>
   31330:	mov	r1, r4
   31334:	mov	r0, r7
   31338:	add	sp, sp, #12
   3133c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   31340:	b	31270 <fputs@plt+0x201cc>
   31344:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31348:	mov	r5, r0
   3134c:	mov	sl, #55	; 0x37
   31350:	ldr	fp, [pc, #164]	; 313fc <fputs@plt+0x20358>
   31354:	ldr	r9, [r0]
   31358:	ldr	r8, [r0, #8]
   3135c:	ldr	r4, [r0, #412]	; 0x19c
   31360:	cmp	r4, #0
   31364:	bne	31370 <fputs@plt+0x202cc>
   31368:	add	sp, sp, #12
   3136c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31370:	ldr	r3, [r4, #8]
   31374:	mov	r0, r5
   31378:	ldr	r2, [r9, #16]
   3137c:	ldr	r6, [r4, #12]
   31380:	add	r2, r2, r3, lsl #4
   31384:	bl	149d0 <fputs@plt+0x392c>
   31388:	ldr	r3, [r2, #12]
   3138c:	mov	r1, #0
   31390:	mov	r7, r0
   31394:	mov	r0, r5
   31398:	str	sl, [sp]
   3139c:	ldr	r2, [r4, #8]
   313a0:	ldr	r3, [r3, #72]	; 0x48
   313a4:	bl	31294 <fputs@plt+0x201f0>
   313a8:	mov	r2, fp
   313ac:	mov	r1, #5
   313b0:	mov	r0, r8
   313b4:	bl	27694 <fputs@plt+0x165f0>
   313b8:	cmp	r0, #0
   313bc:	beq	31368 <fputs@plt+0x202c4>
   313c0:	add	r3, r6, #1
   313c4:	sub	r6, r6, #1
   313c8:	mov	r1, r7
   313cc:	str	r3, [r0, #4]
   313d0:	str	r3, [r0, #28]
   313d4:	str	r6, [r0, #44]	; 0x2c
   313d8:	str	r3, [r0, #72]	; 0x48
   313dc:	mov	r3, #8
   313e0:	str	r7, [r0, #52]	; 0x34
   313e4:	strb	r3, [r0, #63]	; 0x3f
   313e8:	str	r7, [r0, #68]	; 0x44
   313ec:	mov	r0, r5
   313f0:	bl	19530 <fputs@plt+0x848c>
   313f4:	ldr	r4, [r4]
   313f8:	b	31360 <fputs@plt+0x202bc>
   313fc:	andeq	r2, r7, r9, lsl #5
   31400:	ldr	r3, [r0, #412]	; 0x19c
   31404:	cmp	r3, #0
   31408:	bxeq	lr
   3140c:	b	31344 <fputs@plt+0x202a0>
   31410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31414:	sub	sp, sp, #20
   31418:	ldrb	ip, [r1, #42]	; 0x2a
   3141c:	ldr	r7, [sp, #56]	; 0x38
   31420:	ldr	r8, [sp, #68]	; 0x44
   31424:	tst	ip, #16
   31428:	movne	r0, #0
   3142c:	bne	314dc <fputs@plt+0x20438>
   31430:	mov	r4, r0
   31434:	mov	r5, r1
   31438:	ldr	r0, [r0]
   3143c:	mov	r9, r2
   31440:	str	r3, [sp, #12]
   31444:	ldr	r1, [r1, #64]	; 0x40
   31448:	bl	19670 <fputs@plt+0x85cc>
   3144c:	mov	fp, r0
   31450:	mov	r0, r4
   31454:	bl	265dc <fputs@plt+0x15538>
   31458:	ldr	r3, [sp, #64]	; 0x40
   3145c:	cmp	r7, #0
   31460:	str	r0, [sp, #8]
   31464:	ldrlt	r7, [r4, #72]	; 0x48
   31468:	cmp	r3, #0
   3146c:	strne	r7, [r3]
   31470:	add	r6, r7, #1
   31474:	ldrb	r3, [r5, #42]	; 0x2a
   31478:	tst	r3, #32
   3147c:	bne	314e4 <fputs@plt+0x20440>
   31480:	ldr	r3, [sp, #60]	; 0x3c
   31484:	cmp	r3, #0
   31488:	beq	31498 <fputs@plt+0x203f4>
   3148c:	ldrb	r3, [r3]
   31490:	cmp	r3, #0
   31494:	beq	314e4 <fputs@plt+0x20440>
   31498:	mov	r3, r5
   3149c:	mov	r2, fp
   314a0:	str	r9, [sp]
   314a4:	mov	r1, r7
   314a8:	mov	r0, r4
   314ac:	bl	31294 <fputs@plt+0x201f0>
   314b0:	cmp	r8, #0
   314b4:	strne	r6, [r8]
   314b8:	mov	r8, #1
   314bc:	ldr	r6, [r5, #8]
   314c0:	cmp	r6, #0
   314c4:	sub	r0, r8, #1
   314c8:	add	sl, r7, r8
   314cc:	bne	3150c <fputs@plt+0x20468>
   314d0:	ldr	r3, [r4, #72]	; 0x48
   314d4:	cmp	r3, sl
   314d8:	strlt	sl, [r4, #72]	; 0x48
   314dc:	add	sp, sp, #20
   314e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   314e4:	ldr	r3, [r5]
   314e8:	cmp	r9, #55	; 0x37
   314ec:	mov	r1, fp
   314f0:	mov	r0, r4
   314f4:	str	r3, [sp]
   314f8:	movne	r3, #0
   314fc:	moveq	r3, #1
   31500:	ldr	r2, [r5, #28]
   31504:	bl	26384 <fputs@plt+0x152e0>
   31508:	b	314b0 <fputs@plt+0x2040c>
   3150c:	ldr	r3, [sp, #60]	; 0x3c
   31510:	cmp	r3, #0
   31514:	beq	31524 <fputs@plt+0x20480>
   31518:	ldrb	r3, [r3, r8]
   3151c:	cmp	r3, #0
   31520:	beq	31548 <fputs@plt+0x204a4>
   31524:	mov	r1, r9
   31528:	mov	r2, sl
   3152c:	str	fp, [sp]
   31530:	ldr	r0, [sp, #8]
   31534:	ldr	r3, [r6, #44]	; 0x2c
   31538:	bl	2654c <fputs@plt+0x154a8>
   3153c:	mov	r1, r6
   31540:	mov	r0, r4
   31544:	bl	31270 <fputs@plt+0x201cc>
   31548:	ldrb	r3, [r6, #55]	; 0x37
   3154c:	and	r3, r3, #3
   31550:	cmp	r3, #2
   31554:	bne	3157c <fputs@plt+0x204d8>
   31558:	ldrb	r3, [r5, #42]	; 0x2a
   3155c:	tst	r3, #32
   31560:	beq	3157c <fputs@plt+0x204d8>
   31564:	ldr	r3, [sp, #64]	; 0x40
   31568:	cmp	r3, #0
   3156c:	strne	sl, [r3]
   31570:	add	r8, r8, #1
   31574:	ldr	r6, [r6, #20]
   31578:	b	314c0 <fputs@plt+0x2041c>
   3157c:	ldrd	r0, [sp, #8]
   31580:	bl	18814 <fputs@plt+0x7770>
   31584:	b	31570 <fputs@plt+0x204cc>
   31588:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3158c:	sub	sp, sp, #60	; 0x3c
   31590:	mov	r9, r3
   31594:	mov	r5, r0
   31598:	str	r1, [sp, #52]	; 0x34
   3159c:	ldr	r3, [sp, #100]	; 0x64
   315a0:	ldr	r8, [sp, #96]	; 0x60
   315a4:	ldr	r7, [sp, #112]	; 0x70
   315a8:	strd	r2, [sp, #28]
   315ac:	ldr	r3, [sp, #104]	; 0x68
   315b0:	str	r3, [sp, #20]
   315b4:	ldr	r3, [sp, #108]	; 0x6c
   315b8:	str	r3, [sp, #36]	; 0x24
   315bc:	bl	265dc <fputs@plt+0x15538>
   315c0:	ldr	r3, [r5, #72]	; 0x48
   315c4:	mov	r4, r0
   315c8:	ldr	r0, [r0, #24]
   315cc:	sub	r3, r3, #1
   315d0:	str	r3, [sp, #24]
   315d4:	bl	2644c <fputs@plt+0x153a8>
   315d8:	ldr	r3, [sp, #36]	; 0x24
   315dc:	mov	fp, r0
   315e0:	cmn	r3, #1
   315e4:	bne	315fc <fputs@plt+0x20558>
   315e8:	mov	r3, r0
   315ec:	ldrb	r2, [r8, #24]
   315f0:	mov	r1, #136	; 0x88
   315f4:	mov	r0, r4
   315f8:	bl	26ab4 <fputs@plt+0x15a10>
   315fc:	mov	sl, #0
   31600:	ldr	r6, [r8, #20]
   31604:	cmp	r6, sl
   31608:	bgt	31798 <fputs@plt+0x206f4>
   3160c:	cmp	r7, #0
   31610:	bne	31724 <fputs@plt+0x20680>
   31614:	ldr	r3, [sp, #36]	; 0x24
   31618:	cmp	r9, #0
   3161c:	sub	r3, r3, #1
   31620:	clz	r3, r3
   31624:	lsr	r3, r3, #5
   31628:	str	r3, [sp, #48]	; 0x30
   3162c:	bne	317c4 <fputs@plt+0x20720>
   31630:	mov	r0, r5
   31634:	bl	149d0 <fputs@plt+0x392c>
   31638:	ldr	r1, [sp, #20]
   3163c:	mov	r6, r0
   31640:	mov	r0, r4
   31644:	ldr	r3, [sp, #32]
   31648:	ldr	r2, [r3]
   3164c:	mov	r3, r6
   31650:	add	r2, r2, #1
   31654:	add	r2, r2, r1
   31658:	mov	r1, #31
   3165c:	bl	26ab4 <fputs@plt+0x15a10>
   31660:	mov	r3, r9
   31664:	mov	r2, r6
   31668:	mov	r1, #38	; 0x26
   3166c:	mov	r0, r4
   31670:	bl	26ab4 <fputs@plt+0x15a10>
   31674:	ldr	r3, [r8]
   31678:	mov	r7, r0
   3167c:	ldr	r1, [sp, #28]
   31680:	ldr	r2, [sp, #48]	; 0x30
   31684:	cmp	r3, r1
   31688:	movne	r2, #0
   3168c:	andeq	r2, r2, #1
   31690:	cmp	r2, #0
   31694:	beq	316bc <fputs@plt+0x20618>
   31698:	mov	r1, #79	; 0x4f
   3169c:	mov	r3, fp
   316a0:	str	r6, [sp]
   316a4:	mov	r0, r4
   316a8:	ldr	r2, [sp, #20]
   316ac:	bl	2654c <fputs@plt+0x154a8>
   316b0:	mov	r1, #144	; 0x90
   316b4:	mov	r0, r4
   316b8:	bl	18814 <fputs@plt+0x7770>
   316bc:	mov	r3, #54	; 0x36
   316c0:	mov	r0, r5
   316c4:	ldr	r1, [sp, #24]
   316c8:	str	r3, [sp]
   316cc:	ldr	r3, [sp, #28]
   316d0:	ldr	r2, [sp, #52]	; 0x34
   316d4:	bl	31294 <fputs@plt+0x201f0>
   316d8:	mov	r3, #0
   316dc:	mov	r1, #70	; 0x46
   316e0:	str	r6, [sp]
   316e4:	mov	r0, r4
   316e8:	ldr	r2, [sp, #24]
   316ec:	bl	2654c <fputs@plt+0x154a8>
   316f0:	mov	r1, fp
   316f4:	mov	r0, r4
   316f8:	bl	26c6c <fputs@plt+0x15bc8>
   316fc:	ldr	r1, [r4, #32]
   31700:	mov	r0, r4
   31704:	sub	r1, r1, #2
   31708:	bl	1b664 <fputs@plt+0xa5c0>
   3170c:	mov	r1, r7
   31710:	mov	r0, r4
   31714:	bl	1b664 <fputs@plt+0xa5c0>
   31718:	mov	r1, r6
   3171c:	mov	r0, r5
   31720:	bl	19530 <fputs@plt+0x848c>
   31724:	ldrb	r3, [r8, #24]
   31728:	cmp	r3, #0
   3172c:	bne	31968 <fputs@plt+0x208c4>
   31730:	ldr	r3, [r5]
   31734:	ldr	r3, [r3, #24]
   31738:	tst	r3, #16777216	; 0x1000000
   3173c:	bne	31954 <fputs@plt+0x208b0>
   31740:	ldr	r3, [r5, #416]	; 0x1a0
   31744:	cmp	r3, #0
   31748:	bne	31954 <fputs@plt+0x208b0>
   3174c:	ldrb	r3, [r5, #20]
   31750:	cmp	r3, #0
   31754:	bne	31954 <fputs@plt+0x208b0>
   31758:	mov	r2, #4
   3175c:	movw	r1, #787	; 0x313
   31760:	mov	r0, r5
   31764:	str	r2, [sp, #4]
   31768:	mvn	r2, #1
   3176c:	str	r2, [sp]
   31770:	mov	r2, #2
   31774:	bl	266c8 <fputs@plt+0x15624>
   31778:	mov	r1, fp
   3177c:	mov	r0, r4
   31780:	bl	14554 <fputs@plt+0x34b0>
   31784:	ldr	r2, [sp, #24]
   31788:	mov	r1, #61	; 0x3d
   3178c:	add	sp, sp, #60	; 0x3c
   31790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31794:	b	26a50 <fputs@plt+0x159ac>
   31798:	ldr	r3, [sp, #32]
   3179c:	mov	r1, #76	; 0x4c
   317a0:	mov	r0, r4
   317a4:	ldr	r2, [r3, sl, lsl #2]
   317a8:	add	sl, sl, #1
   317ac:	ldr	r3, [sp, #20]
   317b0:	add	r2, r3, r2
   317b4:	mov	r3, fp
   317b8:	add	r2, r2, #1
   317bc:	bl	26ab4 <fputs@plt+0x15a10>
   317c0:	b	31600 <fputs@plt+0x2055c>
   317c4:	mov	r1, r6
   317c8:	mov	r0, r5
   317cc:	bl	14a00 <fputs@plt+0x395c>
   317d0:	str	r0, [sp, #40]	; 0x28
   317d4:	mov	r0, r5
   317d8:	mov	sl, r7
   317dc:	bl	149d0 <fputs@plt+0x392c>
   317e0:	mov	r1, #54	; 0x36
   317e4:	str	r0, [sp, #44]	; 0x2c
   317e8:	mov	r0, r4
   317ec:	ldr	r3, [sp, #52]	; 0x34
   317f0:	ldr	r2, [sp, #24]
   317f4:	str	r3, [sp]
   317f8:	ldr	r3, [r9, #44]	; 0x2c
   317fc:	bl	2654c <fputs@plt+0x154a8>
   31800:	mov	r1, r9
   31804:	mov	r0, r5
   31808:	bl	31270 <fputs@plt+0x201cc>
   3180c:	cmp	r6, sl
   31810:	bgt	318ac <fputs@plt+0x20808>
   31814:	ldr	r3, [r8]
   31818:	ldr	r1, [sp, #28]
   3181c:	ldr	r2, [sp, #48]	; 0x30
   31820:	cmp	r3, r1
   31824:	movne	r2, #0
   31828:	andeq	r2, r2, #1
   3182c:	cmp	r2, #0
   31830:	ldrne	sl, [r4, #32]
   31834:	addne	sl, r6, sl
   31838:	addne	sl, sl, #1
   3183c:	bne	3193c <fputs@plt+0x20898>
   31840:	mov	r1, r9
   31844:	ldr	r0, [r5]
   31848:	bl	1de9c <fputs@plt+0xcdf8>
   3184c:	ldrd	r2, [sp, #40]	; 0x28
   31850:	mov	r1, #49	; 0x31
   31854:	str	r3, [sp]
   31858:	mov	r3, r6
   3185c:	stmib	sp, {r0, r6}
   31860:	mov	r0, r4
   31864:	bl	2666c <fputs@plt+0x155c8>
   31868:	mov	r3, #0
   3186c:	mov	r1, #69	; 0x45
   31870:	ldr	r2, [sp, #24]
   31874:	mov	r0, r4
   31878:	str	r3, [sp, #4]
   3187c:	ldr	r3, [sp, #44]	; 0x2c
   31880:	str	r3, [sp]
   31884:	mov	r3, fp
   31888:	bl	26634 <fputs@plt+0x15590>
   3188c:	mov	r0, r5
   31890:	ldr	r1, [sp, #44]	; 0x2c
   31894:	bl	19530 <fputs@plt+0x848c>
   31898:	mov	r2, r6
   3189c:	mov	r0, r5
   318a0:	ldr	r1, [sp, #40]	; 0x28
   318a4:	bl	1c510 <fputs@plt+0xb46c>
   318a8:	b	31724 <fputs@plt+0x20680>
   318ac:	ldr	r1, [sp, #20]
   318b0:	mov	r0, r4
   318b4:	ldr	r3, [sp, #32]
   318b8:	ldr	r2, [r3, sl, lsl #2]
   318bc:	ldr	r3, [sp, #40]	; 0x28
   318c0:	add	r2, r2, #1
   318c4:	add	r2, r2, r1
   318c8:	mov	r1, #30
   318cc:	add	r3, r3, sl
   318d0:	add	sl, sl, #1
   318d4:	bl	26ab4 <fputs@plt+0x15a10>
   318d8:	b	3180c <fputs@plt+0x20768>
   318dc:	ldr	r3, [sp, #32]
   318e0:	mov	r0, r4
   318e4:	ldr	r1, [r9, #4]
   318e8:	ldr	r2, [r3, r7, lsl #2]
   318ec:	ldr	r3, [sp, #20]
   318f0:	add	r2, r2, #1
   318f4:	add	r2, r2, r3
   318f8:	lsl	r3, r7, #1
   318fc:	add	r7, r7, #1
   31900:	ldrsh	r3, [r1, r3]
   31904:	ldr	r1, [sp, #28]
   31908:	ldrsh	r1, [r1, #32]
   3190c:	cmp	r1, r3
   31910:	ldrne	r1, [sp, #20]
   31914:	addne	r3, r3, #1
   31918:	ldreq	r3, [sp, #20]
   3191c:	addne	r3, r3, r1
   31920:	mov	r1, #78	; 0x4e
   31924:	str	r3, [sp]
   31928:	mov	r3, sl
   3192c:	bl	2654c <fputs@plt+0x154a8>
   31930:	mov	r1, #16
   31934:	mov	r0, r4
   31938:	bl	18814 <fputs@plt+0x7770>
   3193c:	cmp	r6, r7
   31940:	bgt	318dc <fputs@plt+0x20838>
   31944:	mov	r1, fp
   31948:	mov	r0, r4
   3194c:	bl	26c6c <fputs@plt+0x15bc8>
   31950:	b	31840 <fputs@plt+0x2079c>
   31954:	ldr	r3, [sp, #36]	; 0x24
   31958:	cmp	r3, #1
   3195c:	bne	31968 <fputs@plt+0x208c4>
   31960:	mov	r0, r5
   31964:	bl	14fd4 <fputs@plt+0x3f30>
   31968:	ldrb	r2, [r8, #24]
   3196c:	mov	r1, #135	; 0x87
   31970:	mov	r0, r4
   31974:	ldr	r3, [sp, #36]	; 0x24
   31978:	bl	26ab4 <fputs@plt+0x15a10>
   3197c:	b	31778 <fputs@plt+0x206d4>
   31980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31984:	sub	sp, sp, #100	; 0x64
   31988:	clz	r5, r1
   3198c:	mov	r6, r0
   31990:	mov	r7, r1
   31994:	lsr	r5, r5, #5
   31998:	str	r3, [sp, #32]
   3199c:	ldr	fp, [sp, #136]	; 0x88
   319a0:	str	r2, [sp, #80]	; 0x50
   319a4:	ldr	r3, [sp, #140]	; 0x8c
   319a8:	add	r2, fp, #7
   319ac:	str	r3, [sp, #36]	; 0x24
   319b0:	ldr	r3, [r0]
   319b4:	str	r3, [sp, #24]
   319b8:	add	r3, fp, #7
   319bc:	str	r3, [sp, #76]	; 0x4c
   319c0:	ldr	r3, [r0, #76]	; 0x4c
   319c4:	cmp	r3, r2
   319c8:	strge	r3, [r0, #76]	; 0x4c
   319cc:	strlt	r2, [r0, #76]	; 0x4c
   319d0:	bl	265dc <fputs@plt+0x15538>
   319d4:	cmp	r0, #0
   319d8:	moveq	r5, #1
   319dc:	cmp	r5, #0
   319e0:	bne	31f90 <fputs@plt+0x20eec>
   319e4:	ldr	r3, [r7, #28]
   319e8:	cmp	r3, #0
   319ec:	beq	31f90 <fputs@plt+0x20eec>
   319f0:	mov	r4, r0
   319f4:	mov	r2, r5
   319f8:	ldr	r0, [pc, #1432]	; 31f98 <fputs@plt+0x20ef4>
   319fc:	ldr	r1, [r7]
   31a00:	bl	23d50 <fputs@plt+0x12cac>
   31a04:	cmp	r0, #0
   31a08:	beq	31f90 <fputs@plt+0x20eec>
   31a0c:	ldr	r0, [sp, #24]
   31a10:	ldr	r1, [r7, #64]	; 0x40
   31a14:	bl	19670 <fputs@plt+0x85cc>
   31a18:	ldr	r3, [sp, #24]
   31a1c:	mov	r1, #28
   31a20:	str	r0, [sp, #28]
   31a24:	ldr	r2, [r7]
   31a28:	ldr	r3, [r3, #16]
   31a2c:	ldr	r3, [r3, r0, lsl #4]
   31a30:	mov	r0, r6
   31a34:	str	r3, [sp]
   31a38:	mov	r3, r5
   31a3c:	bl	2f298 <fputs@plt+0x1e1f4>
   31a40:	subs	r3, r0, #0
   31a44:	bne	31f90 <fputs@plt+0x20eec>
   31a48:	add	r2, fp, #1
   31a4c:	mov	r0, r6
   31a50:	ldr	r1, [sp, #28]
   31a54:	add	sl, fp, #3
   31a58:	str	r2, [sp, #48]	; 0x30
   31a5c:	add	r2, fp, #2
   31a60:	str	r2, [sp, #16]
   31a64:	add	r2, fp, #4
   31a68:	str	r2, [sp, #68]	; 0x44
   31a6c:	add	r2, fp, #5
   31a70:	str	r2, [sp, #72]	; 0x48
   31a74:	add	r2, fp, #6
   31a78:	str	r2, [sp, #52]	; 0x34
   31a7c:	ldr	r2, [r7]
   31a80:	str	r2, [sp]
   31a84:	ldr	r2, [r7, #28]
   31a88:	bl	26384 <fputs@plt+0x152e0>
   31a8c:	ldr	r3, [sp, #36]	; 0x24
   31a90:	mov	r0, r6
   31a94:	ldr	r2, [r6, #72]	; 0x48
   31a98:	ldr	r1, [sp, #36]	; 0x24
   31a9c:	add	r3, r3, #1
   31aa0:	str	r3, [sp, #20]
   31aa4:	ldr	r3, [sp, #36]	; 0x24
   31aa8:	add	r3, r3, #2
   31aac:	cmp	r2, r3
   31ab0:	strge	r2, [r6, #72]	; 0x48
   31ab4:	strlt	r3, [r6, #72]	; 0x48
   31ab8:	mov	r3, #54	; 0x36
   31abc:	ldr	r2, [sp, #28]
   31ac0:	str	r3, [sp]
   31ac4:	mov	r3, r7
   31ac8:	bl	31294 <fputs@plt+0x201f0>
   31acc:	add	r1, fp, #4
   31ad0:	mov	r0, r4
   31ad4:	ldr	r2, [r7]
   31ad8:	bl	266a0 <fputs@plt+0x155fc>
   31adc:	mov	r3, #1
   31ae0:	ldr	r5, [r7, #8]
   31ae4:	str	r3, [sp, #40]	; 0x28
   31ae8:	ldr	r3, [pc, #1196]	; 31f9c <fputs@plt+0x20ef8>
   31aec:	add	r3, r3, #56	; 0x38
   31af0:	str	r3, [sp, #92]	; 0x5c
   31af4:	cmp	r5, #0
   31af8:	ldr	r3, [sp, #80]	; 0x50
   31afc:	bne	31bc0 <fputs@plt+0x20b1c>
   31b00:	ldr	r2, [sp, #40]	; 0x28
   31b04:	cmp	r3, #0
   31b08:	movne	r3, #0
   31b0c:	andeq	r3, r2, #1
   31b10:	cmp	r3, #0
   31b14:	beq	31f90 <fputs@plt+0x20eec>
   31b18:	mov	r1, #50	; 0x32
   31b1c:	mov	r0, r4
   31b20:	ldr	r2, [sp, #36]	; 0x24
   31b24:	ldr	r3, [sp, #52]	; 0x34
   31b28:	bl	26ab4 <fputs@plt+0x15a10>
   31b2c:	mov	r1, #46	; 0x2e
   31b30:	mov	r0, r4
   31b34:	ldr	r2, [sp, #52]	; 0x34
   31b38:	bl	26a50 <fputs@plt+0x159ac>
   31b3c:	mov	r6, r0
   31b40:	mov	r2, r5
   31b44:	ldr	r3, [sp, #72]	; 0x48
   31b48:	mov	r1, #25
   31b4c:	mov	r0, r4
   31b50:	bl	26ab4 <fputs@plt+0x15a10>
   31b54:	ldr	r3, [pc, #1092]	; 31fa0 <fputs@plt+0x20efc>
   31b58:	mov	r1, #49	; 0x31
   31b5c:	mov	r0, r4
   31b60:	str	sl, [sp]
   31b64:	ldr	r2, [sp, #68]	; 0x44
   31b68:	stmib	sp, {r3, r5}
   31b6c:	mov	r3, #3
   31b70:	bl	2666c <fputs@plt+0x155c8>
   31b74:	mov	r3, fp
   31b78:	mov	r1, #74	; 0x4a
   31b7c:	ldr	r2, [sp, #32]
   31b80:	mov	r0, r4
   31b84:	bl	26ab4 <fputs@plt+0x15a10>
   31b88:	ldr	r2, [sp, #32]
   31b8c:	mov	r3, sl
   31b90:	mov	r1, #75	; 0x4b
   31b94:	mov	r0, r4
   31b98:	str	fp, [sp]
   31b9c:	bl	2654c <fputs@plt+0x154a8>
   31ba0:	mov	r0, r4
   31ba4:	mov	r1, #8
   31ba8:	bl	18814 <fputs@plt+0x7770>
   31bac:	mov	r1, r6
   31bb0:	mov	r0, r4
   31bb4:	add	sp, sp, #100	; 0x64
   31bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31bbc:	b	1b664 <fputs@plt+0xa5c0>
   31bc0:	cmp	r3, #0
   31bc4:	cmpne	r5, r3
   31bc8:	bne	31f78 <fputs@plt+0x20ed4>
   31bcc:	ldr	r3, [r5, #36]	; 0x24
   31bd0:	ldrb	r2, [r7, #42]	; 0x2a
   31bd4:	cmp	r3, #0
   31bd8:	ldr	r3, [sp, #40]	; 0x28
   31bdc:	moveq	r3, #0
   31be0:	tst	r2, #32
   31be4:	str	r3, [sp, #40]	; 0x28
   31be8:	ldrb	r3, [r5, #55]	; 0x37
   31bec:	beq	31c04 <fputs@plt+0x20b60>
   31bf0:	and	r2, r3, #3
   31bf4:	cmp	r2, #2
   31bf8:	ldrheq	r9, [r5, #50]	; 0x32
   31bfc:	ldreq	r2, [r7]
   31c00:	beq	31c1c <fputs@plt+0x20b78>
   31c04:	tst	r3, #8
   31c08:	ldrhne	r8, [r5, #50]	; 0x32
   31c0c:	ldrh	r9, [r5, #52]	; 0x34
   31c10:	ldr	r2, [r5]
   31c14:	subne	r8, r8, #1
   31c18:	bne	31c20 <fputs@plt+0x20b7c>
   31c1c:	sub	r8, r9, #1
   31c20:	mov	r0, r4
   31c24:	ldr	r1, [sp, #72]	; 0x48
   31c28:	bl	266a0 <fputs@plt+0x155fc>
   31c2c:	ldr	r3, [sp, #76]	; 0x4c
   31c30:	mov	r1, #54	; 0x36
   31c34:	mov	r0, r4
   31c38:	ldr	r2, [r6, #76]	; 0x4c
   31c3c:	add	r3, r8, r3
   31c40:	cmp	r2, r3
   31c44:	strge	r2, [r6, #76]	; 0x4c
   31c48:	strlt	r3, [r6, #76]	; 0x4c
   31c4c:	ldr	r2, [sp, #20]
   31c50:	ldr	r3, [sp, #28]
   31c54:	str	r3, [sp]
   31c58:	ldr	r3, [r5, #44]	; 0x2c
   31c5c:	bl	2654c <fputs@plt+0x154a8>
   31c60:	mov	r1, r5
   31c64:	mov	r0, r6
   31c68:	bl	31270 <fputs@plt+0x201cc>
   31c6c:	mov	r2, r9
   31c70:	mov	r1, #22
   31c74:	ldr	r3, [sp, #16]
   31c78:	mov	r0, r4
   31c7c:	bl	26ab4 <fputs@plt+0x15a10>
   31c80:	mov	r3, sl
   31c84:	ldrh	r2, [r5, #50]	; 0x32
   31c88:	mov	r1, #22
   31c8c:	mov	r0, r4
   31c90:	bl	26ab4 <fputs@plt+0x15a10>
   31c94:	mvn	r3, #4
   31c98:	mov	r2, #0
   31c9c:	mov	r1, #35	; 0x23
   31ca0:	mov	r0, r4
   31ca4:	str	r3, [sp, #8]
   31ca8:	ldr	r3, [pc, #748]	; 31f9c <fputs@plt+0x20ef8>
   31cac:	str	r3, [sp, #4]
   31cb0:	ldr	r3, [sp, #48]	; 0x30
   31cb4:	str	r3, [sp]
   31cb8:	ldr	r3, [sp, #16]
   31cbc:	bl	2666c <fputs@plt+0x155c8>
   31cc0:	mov	r1, #2
   31cc4:	mov	r0, r4
   31cc8:	bl	18814 <fputs@plt+0x7770>
   31ccc:	mov	r1, #108	; 0x6c
   31cd0:	mov	r0, r4
   31cd4:	ldr	r2, [sp, #20]
   31cd8:	bl	26a50 <fputs@plt+0x159ac>
   31cdc:	mov	r2, #0
   31ce0:	mov	r1, #22
   31ce4:	str	r0, [sp, #84]	; 0x54
   31ce8:	mov	r0, r4
   31cec:	ldr	r3, [sp, #16]
   31cf0:	bl	26ab4 <fputs@plt+0x15a10>
   31cf4:	cmp	r8, #0
   31cf8:	ldrle	r3, [r4, #32]
   31cfc:	strle	r3, [sp, #44]	; 0x2c
   31d00:	ble	31e98 <fputs@plt+0x20df4>
   31d04:	ldr	r0, [r4, #24]
   31d08:	bl	2644c <fputs@plt+0x153a8>
   31d0c:	mov	r3, #0
   31d10:	lsl	r2, r8, #2
   31d14:	str	r0, [sp, #56]	; 0x38
   31d18:	ldr	r0, [sp, #24]
   31d1c:	bl	1c810 <fputs@plt+0xb76c>
   31d20:	subs	r3, r0, #0
   31d24:	str	r3, [sp, #60]	; 0x3c
   31d28:	beq	31f78 <fputs@plt+0x20ed4>
   31d2c:	mov	r1, #13
   31d30:	mov	r0, r4
   31d34:	bl	265c0 <fputs@plt+0x1551c>
   31d38:	ldr	r3, [r4, #32]
   31d3c:	cmp	r8, #1
   31d40:	str	r3, [sp, #44]	; 0x2c
   31d44:	bne	31d74 <fputs@plt+0x20cd0>
   31d48:	ldrh	r3, [r5, #50]	; 0x32
   31d4c:	cmp	r3, #1
   31d50:	bne	31d74 <fputs@plt+0x20cd0>
   31d54:	ldrb	r3, [r5, #54]	; 0x36
   31d58:	cmp	r3, #0
   31d5c:	beq	31d74 <fputs@plt+0x20cd0>
   31d60:	mov	r1, #77	; 0x4d
   31d64:	mov	r0, r4
   31d68:	ldr	r3, [sp, #56]	; 0x38
   31d6c:	ldr	r2, [sp, #76]	; 0x4c
   31d70:	bl	26ab4 <fputs@plt+0x15a10>
   31d74:	add	r3, fp, #7
   31d78:	mov	r9, #0
   31d7c:	str	r3, [sp, #64]	; 0x40
   31d80:	ldr	r3, [r5, #32]
   31d84:	mov	r0, r6
   31d88:	ldr	r1, [r3, r9, lsl #2]
   31d8c:	bl	3115c <fputs@plt+0x200b8>
   31d90:	mov	r2, r9
   31d94:	mov	r1, #22
   31d98:	str	r0, [sp, #88]	; 0x58
   31d9c:	mov	r0, r4
   31da0:	ldr	r3, [sp, #16]
   31da4:	bl	26ab4 <fputs@plt+0x15a10>
   31da8:	mov	r3, r9
   31dac:	mov	r1, #47	; 0x2f
   31db0:	str	sl, [sp]
   31db4:	mov	r0, r4
   31db8:	ldr	r2, [sp, #20]
   31dbc:	bl	2654c <fputs@plt+0x154a8>
   31dc0:	mvn	r3, #3
   31dc4:	mov	r2, sl
   31dc8:	mov	r1, #78	; 0x4e
   31dcc:	mov	r0, r4
   31dd0:	str	r3, [sp, #8]
   31dd4:	ldr	r3, [sp, #88]	; 0x58
   31dd8:	str	r3, [sp, #4]
   31ddc:	ldr	r3, [sp, #64]	; 0x40
   31de0:	add	r3, r3, r9
   31de4:	str	r3, [sp]
   31de8:	mov	r3, #0
   31dec:	bl	2666c <fputs@plt+0x155c8>
   31df0:	ldr	r3, [sp, #60]	; 0x3c
   31df4:	mov	r1, #128	; 0x80
   31df8:	str	r0, [r3, r9, lsl #2]
   31dfc:	mov	r0, r4
   31e00:	bl	18814 <fputs@plt+0x7770>
   31e04:	add	r3, r9, #1
   31e08:	cmp	r8, r3
   31e0c:	bne	31f80 <fputs@plt+0x20edc>
   31e10:	mov	r2, r8
   31e14:	mov	r1, #22
   31e18:	ldr	r3, [sp, #16]
   31e1c:	mov	r0, r4
   31e20:	mov	r8, #0
   31e24:	bl	26ab4 <fputs@plt+0x15a10>
   31e28:	mov	r0, r4
   31e2c:	ldr	r1, [sp, #56]	; 0x38
   31e30:	bl	26c6c <fputs@plt+0x15bc8>
   31e34:	ldr	r3, [sp, #44]	; 0x2c
   31e38:	mov	r0, r4
   31e3c:	sub	r1, r3, #1
   31e40:	bl	1b664 <fputs@plt+0xa5c0>
   31e44:	ldr	r3, [sp, #60]	; 0x3c
   31e48:	mov	r0, r4
   31e4c:	ldr	r1, [r3, r8, lsl #2]
   31e50:	bl	1b664 <fputs@plt+0xa5c0>
   31e54:	mov	r1, #47	; 0x2f
   31e58:	mov	r0, r4
   31e5c:	ldr	r2, [sp, #20]
   31e60:	ldr	r3, [sp, #64]	; 0x40
   31e64:	add	r3, r3, r8
   31e68:	str	r3, [sp]
   31e6c:	mov	r3, r8
   31e70:	bl	2654c <fputs@plt+0x154a8>
   31e74:	cmp	r9, r8
   31e78:	add	r3, r8, #1
   31e7c:	bne	31f88 <fputs@plt+0x20ee4>
   31e80:	mov	r0, r4
   31e84:	ldr	r1, [sp, #56]	; 0x38
   31e88:	bl	14554 <fputs@plt+0x34b0>
   31e8c:	ldr	r0, [sp, #24]
   31e90:	ldr	r1, [sp, #60]	; 0x3c
   31e94:	bl	1b744 <fputs@plt+0xa6a0>
   31e98:	ldr	r3, [pc, #260]	; 31fa4 <fputs@plt+0x20f00>
   31e9c:	mvn	r8, #4
   31ea0:	mov	r2, #1
   31ea4:	mov	r1, #35	; 0x23
   31ea8:	mov	r0, r4
   31eac:	str	sl, [sp]
   31eb0:	stmib	sp, {r3, r8}
   31eb4:	ldr	r3, [sp, #48]	; 0x30
   31eb8:	bl	2666c <fputs@plt+0x155c8>
   31ebc:	mov	r1, #2
   31ec0:	mov	r0, r4
   31ec4:	bl	18814 <fputs@plt+0x7770>
   31ec8:	mov	r1, #7
   31ecc:	mov	r0, r4
   31ed0:	ldr	r2, [sp, #20]
   31ed4:	ldr	r3, [sp, #44]	; 0x2c
   31ed8:	bl	26ab4 <fputs@plt+0x15a10>
   31edc:	ldr	r3, [sp, #92]	; 0x5c
   31ee0:	mov	r2, #0
   31ee4:	mov	r1, #35	; 0x23
   31ee8:	mov	r0, r4
   31eec:	stmib	sp, {r3, r8}
   31ef0:	ldr	r3, [sp, #52]	; 0x34
   31ef4:	str	r3, [sp]
   31ef8:	ldr	r3, [sp, #48]	; 0x30
   31efc:	bl	2666c <fputs@plt+0x155c8>
   31f00:	mov	r1, #1
   31f04:	mov	r0, r4
   31f08:	bl	18814 <fputs@plt+0x7770>
   31f0c:	mov	r3, #0
   31f10:	mov	r1, #49	; 0x31
   31f14:	str	sl, [sp]
   31f18:	mov	r0, r4
   31f1c:	ldr	r2, [sp, #68]	; 0x44
   31f20:	str	r3, [sp, #8]
   31f24:	ldr	r3, [pc, #116]	; 31fa0 <fputs@plt+0x20efc>
   31f28:	str	r3, [sp, #4]
   31f2c:	mov	r3, #3
   31f30:	bl	2666c <fputs@plt+0x155c8>
   31f34:	mov	r3, fp
   31f38:	mov	r1, #74	; 0x4a
   31f3c:	ldr	r2, [sp, #32]
   31f40:	mov	r0, r4
   31f44:	bl	26ab4 <fputs@plt+0x15a10>
   31f48:	mov	r3, sl
   31f4c:	mov	r1, #75	; 0x4b
   31f50:	str	fp, [sp]
   31f54:	mov	r0, r4
   31f58:	ldr	r2, [sp, #32]
   31f5c:	bl	2654c <fputs@plt+0x154a8>
   31f60:	mov	r1, #8
   31f64:	mov	r0, r4
   31f68:	bl	18814 <fputs@plt+0x7770>
   31f6c:	mov	r0, r4
   31f70:	ldr	r1, [sp, #84]	; 0x54
   31f74:	bl	1b664 <fputs@plt+0xa5c0>
   31f78:	ldr	r5, [r5, #20]
   31f7c:	b	31af4 <fputs@plt+0x20a50>
   31f80:	mov	r9, r3
   31f84:	b	31d80 <fputs@plt+0x20cdc>
   31f88:	mov	r8, r3
   31f8c:	b	31e44 <fputs@plt+0x20da0>
   31f90:	add	sp, sp, #100	; 0x64
   31f94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31f98:	andeq	r5, r7, sl, lsl #11
   31f9c:	andeq	r2, r7, r0, lsr #5
   31fa0:	muleq	r7, r3, r5
   31fa4:			; <UNDEFINED> instruction: 0x000722bc
   31fa8:	push	{r4, r5, r6, lr}
   31fac:	mov	r5, r0
   31fb0:	mov	lr, #20
   31fb4:	ldr	r0, [r0]
   31fb8:	cmp	r1, #0
   31fbc:	bne	31fc8 <fputs@plt+0x20f24>
   31fc0:	mov	r4, #0
   31fc4:	b	32044 <fputs@plt+0x20fa0>
   31fc8:	ldr	r3, [r1, #4]
   31fcc:	ldrb	r2, [r1]
   31fd0:	tst	r3, #512	; 0x200
   31fd4:	bne	31fc0 <fputs@plt+0x20f1c>
   31fd8:	cmp	r2, #156	; 0x9c
   31fdc:	cmpne	r2, #38	; 0x26
   31fe0:	ldreq	r2, [r1, #12]
   31fe4:	beq	320d0 <fputs@plt+0x2102c>
   31fe8:	cmp	r2, #95	; 0x5f
   31fec:	beq	32004 <fputs@plt+0x20f60>
   31ff0:	cmp	r2, #157	; 0x9d
   31ff4:	bne	3204c <fputs@plt+0x20fa8>
   31ff8:	ldrb	r2, [r1, #38]	; 0x26
   31ffc:	cmp	r2, #95	; 0x5f
   32000:	bne	32060 <fputs@plt+0x20fbc>
   32004:	mov	r2, #0
   32008:	ldr	r3, [r1, #8]
   3200c:	ldrb	r1, [r0, #66]	; 0x42
   32010:	mov	r0, r5
   32014:	bl	30fd4 <fputs@plt+0x1ff30>
   32018:	cmp	r0, #0
   3201c:	mov	r4, r0
   32020:	beq	31fc0 <fputs@plt+0x20f1c>
   32024:	ldr	r1, [r5]
   32028:	mov	r2, r0
   3202c:	mov	r0, r5
   32030:	ldr	r3, [r4]
   32034:	ldrb	r1, [r1, #66]	; 0x42
   32038:	bl	30fd4 <fputs@plt+0x1ff30>
   3203c:	cmp	r0, #0
   32040:	beq	31fc0 <fputs@plt+0x20f1c>
   32044:	mov	r0, r4
   32048:	pop	{r4, r5, r6, pc}
   3204c:	and	ip, r2, #253	; 0xfd
   32050:	cmp	ip, #152	; 0x98
   32054:	beq	32060 <fputs@plt+0x20fbc>
   32058:	cmp	r2, #62	; 0x3e
   3205c:	bne	32094 <fputs@plt+0x20ff0>
   32060:	ldr	r2, [r1, #44]	; 0x2c
   32064:	cmp	r2, #0
   32068:	beq	32094 <fputs@plt+0x20ff0>
   3206c:	ldrsh	r3, [r1, #32]
   32070:	cmp	r3, #0
   32074:	blt	31fc0 <fputs@plt+0x20f1c>
   32078:	ldr	r2, [r2, #4]
   3207c:	ldrb	r1, [r0, #66]	; 0x42
   32080:	add	r2, r2, r3, lsl #4
   32084:	mov	r3, #0
   32088:	ldr	r2, [r2, #8]
   3208c:	bl	1d3b0 <fputs@plt+0xc30c>
   32090:	b	32018 <fputs@plt+0x20f74>
   32094:	tst	r3, #256	; 0x100
   32098:	beq	31fc0 <fputs@plt+0x20f1c>
   3209c:	ldr	r2, [r1, #12]
   320a0:	cmp	r2, #0
   320a4:	beq	320b4 <fputs@plt+0x21010>
   320a8:	ldr	ip, [r2, #4]
   320ac:	tst	ip, #256	; 0x100
   320b0:	bne	320d0 <fputs@plt+0x2102c>
   320b4:	ldr	r2, [r1, #16]
   320b8:	ldr	r1, [r1, #20]
   320bc:	cmp	r1, #0
   320c0:	beq	320d0 <fputs@plt+0x2102c>
   320c4:	ands	r3, r3, #2048	; 0x800
   320c8:	ldreq	r4, [r1]
   320cc:	beq	320f4 <fputs@plt+0x21050>
   320d0:	mov	r1, r2
   320d4:	b	31fb8 <fputs@plt+0x20f14>
   320d8:	ldr	r6, [r1, #4]
   320dc:	mul	ip, lr, r3
   320e0:	ldr	ip, [r6, ip]
   320e4:	ldr	r6, [ip, #4]
   320e8:	tst	r6, #256	; 0x100
   320ec:	bne	32100 <fputs@plt+0x2105c>
   320f0:	add	r3, r3, #1
   320f4:	cmp	r4, r3
   320f8:	bgt	320d8 <fputs@plt+0x21034>
   320fc:	b	320d0 <fputs@plt+0x2102c>
   32100:	mov	r2, ip
   32104:	b	320d0 <fputs@plt+0x2102c>
   32108:	ldr	ip, [r1, #4]
   3210c:	tst	ip, #256	; 0x100
   32110:	beq	32118 <fputs@plt+0x21074>
   32114:	b	31fa8 <fputs@plt+0x20f04>
   32118:	cmp	r2, #0
   3211c:	push	{r4, r5, r6, lr}
   32120:	mov	r3, r1
   32124:	mov	r5, r0
   32128:	beq	3213c <fputs@plt+0x21098>
   3212c:	ldr	r1, [r2, #4]
   32130:	tst	r1, #256	; 0x100
   32134:	movne	r1, r2
   32138:	bne	3215c <fputs@plt+0x210b8>
   3213c:	mov	r1, r3
   32140:	mov	r0, r5
   32144:	mov	r4, r2
   32148:	bl	31fa8 <fputs@plt+0x20f04>
   3214c:	cmp	r0, #0
   32150:	popne	{r4, r5, r6, pc}
   32154:	mov	r1, r4
   32158:	mov	r0, r5
   3215c:	pop	{r4, r5, r6, lr}
   32160:	b	32114 <fputs@plt+0x21070>
   32164:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32168:	mov	r4, r0
   3216c:	add	sl, r0, #72	; 0x48
   32170:	ldr	r6, [r0, #24]
   32174:	ldrb	r3, [r4, #18]
   32178:	ldrb	r2, [r4, #17]
   3217c:	cmp	r2, r3
   32180:	movcc	r5, #0
   32184:	bcc	321ac <fputs@plt+0x21108>
   32188:	add	r2, r4, r3, lsl #2
   3218c:	add	r3, r4, r3, lsl #1
   32190:	ldr	r9, [r2, #24]
   32194:	ldrsh	r8, [r3, #70]	; 0x46
   32198:	cmn	r8, #2
   3219c:	bne	321e0 <fputs@plt+0x2113c>
   321a0:	ldr	r5, [r4, #12]
   321a4:	cmp	r5, #0
   321a8:	bne	321e0 <fputs@plt+0x2113c>
   321ac:	mov	r0, r5
   321b0:	add	sp, sp, #12
   321b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   321b8:	ldr	r3, [r7, #20]
   321bc:	mov	r5, #48	; 0x30
   321c0:	mla	r5, r5, r6, r3
   321c4:	ldr	r3, [r7, #12]
   321c8:	cmp	r3, r6
   321cc:	bgt	32208 <fputs@plt+0x21164>
   321d0:	ldr	r3, [r4, #4]
   321d4:	mov	r6, #0
   321d8:	ldr	r3, [r3, #4]
   321dc:	str	r3, [r4, #4]
   321e0:	ldr	r7, [r4, #4]
   321e4:	cmp	r7, #0
   321e8:	bne	321b8 <fputs@plt+0x21114>
   321ec:	ldr	r3, [r4]
   321f0:	mov	r6, r7
   321f4:	str	r3, [r4, #4]
   321f8:	ldrb	r3, [r4, #18]
   321fc:	add	r3, r3, #1
   32200:	strb	r3, [r4, #18]
   32204:	b	32174 <fputs@plt+0x210d0>
   32208:	ldr	r3, [r5, #8]
   3220c:	cmp	r3, r9
   32210:	bne	32380 <fputs@plt+0x212dc>
   32214:	ldr	r3, [r5, #12]
   32218:	cmp	r3, r8
   3221c:	bne	32380 <fputs@plt+0x212dc>
   32220:	cmn	r8, #2
   32224:	bne	32244 <fputs@plt+0x211a0>
   32228:	ldr	r3, [r5]
   3222c:	mov	r2, r9
   32230:	ldr	r1, [r4, #12]
   32234:	ldr	r0, [r3, #12]
   32238:	bl	1a944 <fputs@plt+0x98a0>
   3223c:	cmp	r0, #0
   32240:	bne	32380 <fputs@plt+0x212dc>
   32244:	ldrb	r3, [r4, #18]
   32248:	cmp	r3, #1
   3224c:	bls	32260 <fputs@plt+0x211bc>
   32250:	ldr	r3, [r5]
   32254:	ldr	r3, [r3, #4]
   32258:	tst	r3, #1
   3225c:	bne	32380 <fputs@plt+0x212dc>
   32260:	ldrh	r1, [r5, #18]
   32264:	tst	r1, #2048	; 0x800
   32268:	beq	32298 <fputs@plt+0x211f4>
   3226c:	ldrb	r2, [r4, #17]
   32270:	cmp	r2, #10
   32274:	bhi	32298 <fputs@plt+0x211f4>
   32278:	ldr	r3, [r5]
   3227c:	ldr	r0, [r3, #16]
   32280:	bl	14844 <fputs@plt+0x37a0>
   32284:	ldrb	r3, [r0]
   32288:	cmp	r3, #152	; 0x98
   3228c:	addeq	ip, r4, #28
   32290:	moveq	r3, #0
   32294:	beq	322f0 <fputs@plt+0x2124c>
   32298:	ldr	r3, [r4, #20]
   3229c:	tst	r1, r3
   322a0:	beq	32380 <fputs@plt+0x212dc>
   322a4:	ldr	r3, [r4, #8]
   322a8:	cmp	r3, #0
   322ac:	bne	32320 <fputs@plt+0x2127c>
   322b0:	ldrh	r3, [r5, #18]
   322b4:	tst	r3, #130	; 0x82
   322b8:	bne	3238c <fputs@plt+0x212e8>
   322bc:	add	r6, r6, #1
   322c0:	str	r6, [r4, #24]
   322c4:	b	321ac <fputs@plt+0x21108>
   322c8:	ldr	fp, [ip], #4
   322cc:	ldr	lr, [r0, #28]
   322d0:	cmp	fp, lr
   322d4:	bne	322ec <fputs@plt+0x21248>
   322d8:	lsl	lr, r3, #1
   322dc:	ldrsh	fp, [sl, lr]
   322e0:	ldrsh	lr, [r0, #32]
   322e4:	cmp	fp, lr
   322e8:	beq	32298 <fputs@plt+0x211f4>
   322ec:	add	r3, r3, #1
   322f0:	cmp	r2, r3
   322f4:	bgt	322c8 <fputs@plt+0x21224>
   322f8:	bne	32298 <fputs@plt+0x211f4>
   322fc:	ldr	ip, [r0, #28]
   32300:	add	r3, r4, r2, lsl #2
   32304:	ldrh	r0, [r0, #32]
   32308:	str	ip, [r3, #28]
   3230c:	add	r3, r4, r2, lsl #1
   32310:	add	r2, r2, #1
   32314:	strh	r0, [r3, #72]	; 0x48
   32318:	strb	r2, [r4, #17]
   3231c:	b	32298 <fputs@plt+0x211f4>
   32320:	tst	r1, #256	; 0x100
   32324:	bne	322b0 <fputs@plt+0x2120c>
   32328:	ldr	r3, [r7]
   3232c:	ldrb	r1, [r4, #16]
   32330:	ldr	fp, [r3]
   32334:	ldr	r3, [r5]
   32338:	mov	r0, r3
   3233c:	str	r3, [sp, #4]
   32340:	bl	14ecc <fputs@plt+0x3e28>
   32344:	cmp	r0, #0
   32348:	beq	32380 <fputs@plt+0x212dc>
   3234c:	ldr	r3, [sp, #4]
   32350:	mov	r0, fp
   32354:	ldr	r1, [r3, #12]
   32358:	ldr	r2, [r3, #16]
   3235c:	bl	32108 <fputs@plt+0x21064>
   32360:	cmp	r0, #0
   32364:	ldr	r1, [r4, #8]
   32368:	ldreq	r3, [fp]
   3236c:	ldreq	r0, [r3, #8]
   32370:	ldr	r0, [r0]
   32374:	bl	1233c <fputs@plt+0x1298>
   32378:	cmp	r0, #0
   3237c:	beq	322b0 <fputs@plt+0x2120c>
   32380:	add	r6, r6, #1
   32384:	add	r5, r5, #48	; 0x30
   32388:	b	321c4 <fputs@plt+0x21120>
   3238c:	ldr	r3, [r5]
   32390:	ldr	r3, [r3, #16]
   32394:	ldrb	r2, [r3]
   32398:	cmp	r2, #152	; 0x98
   3239c:	bne	322bc <fputs@plt+0x21218>
   323a0:	ldr	r1, [r3, #28]
   323a4:	ldr	r2, [r4, #28]
   323a8:	cmp	r1, r2
   323ac:	bne	322bc <fputs@plt+0x21218>
   323b0:	ldrsh	r2, [r3, #32]
   323b4:	ldrsh	r3, [r4, #72]	; 0x48
   323b8:	cmp	r2, r3
   323bc:	bne	322bc <fputs@plt+0x21218>
   323c0:	b	32380 <fputs@plt+0x212dc>
   323c4:	push	{r4, r5, lr}
   323c8:	str	r1, [r0]
   323cc:	ldr	lr, [sp, #16]
   323d0:	str	r1, [r0, #4]
   323d4:	mov	r1, #0
   323d8:	ldr	r4, [sp, #12]
   323dc:	str	r1, [r0, #12]
   323e0:	cmp	lr, r1
   323e4:	moveq	r1, r3
   323e8:	moveq	r3, lr
   323ec:	beq	3242c <fputs@plt+0x21388>
   323f0:	ldr	ip, [lr, #4]
   323f4:	lsl	r1, r3, #1
   323f8:	ldrsh	r1, [ip, r1]
   323fc:	cmn	r1, #2
   32400:	bne	3241c <fputs@plt+0x21378>
   32404:	ldr	ip, [lr, #40]	; 0x28
   32408:	ldr	r5, [ip, #4]
   3240c:	mov	ip, #20
   32410:	mul	ip, ip, r3
   32414:	ldr	ip, [r5, ip]
   32418:	str	ip, [r0, #12]
   3241c:	ldr	ip, [lr, #12]
   32420:	ldrsh	ip, [ip, #32]
   32424:	cmp	ip, r1
   32428:	mvneq	r1, #0
   3242c:	mvn	ip, r1
   32430:	cmp	lr, #0
   32434:	lsr	ip, ip, #31
   32438:	moveq	ip, #0
   3243c:	cmp	ip, #0
   32440:	streq	ip, [r0, #8]
   32444:	strbeq	ip, [r0, #16]
   32448:	beq	3246c <fputs@plt+0x213c8>
   3244c:	ldr	ip, [lr, #12]
   32450:	ldr	ip, [ip, #4]
   32454:	add	ip, ip, r1, lsl #4
   32458:	ldrb	ip, [ip, #13]
   3245c:	strb	ip, [r0, #16]
   32460:	ldr	ip, [lr, #32]
   32464:	ldr	r3, [ip, r3, lsl #2]
   32468:	str	r3, [r0, #8]
   3246c:	mov	r3, #0
   32470:	str	r4, [r0, #20]
   32474:	str	r3, [r0, #24]
   32478:	mov	r3, #1
   3247c:	str	r2, [r0, #28]
   32480:	strb	r3, [r0, #17]
   32484:	strb	r3, [r0, #18]
   32488:	pop	{r4, r5, lr}
   3248c:	strh	r1, [r0, #72]	; 0x48
   32490:	b	32164 <fputs@plt+0x210c0>
   32494:	push	{r4, r5, r6, r7, r8, r9, lr}
   32498:	sub	sp, sp, #108	; 0x6c
   3249c:	mov	r4, #0
   324a0:	add	r5, sp, #136	; 0x88
   324a4:	ldm	r5, {r5, r8, r9}
   324a8:	ldr	r3, [sp, #148]	; 0x94
   324ac:	str	r9, [sp]
   324b0:	and	r9, r9, #130	; 0x82
   324b4:	str	r3, [sp, #4]
   324b8:	mov	r3, r2
   324bc:	mov	r2, r1
   324c0:	mov	r1, r0
   324c4:	add	r0, sp, #8
   324c8:	bl	323c4 <fputs@plt+0x21320>
   324cc:	cmp	r0, #0
   324d0:	bne	324e0 <fputs@plt+0x2143c>
   324d4:	mov	r0, r4
   324d8:	add	sp, sp, #108	; 0x6c
   324dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   324e0:	ldrd	r2, [r0, #32]
   324e4:	and	r6, r2, r5
   324e8:	and	r7, r3, r8
   324ec:	orrs	r1, r6, r7
   324f0:	bne	32510 <fputs@plt+0x2146c>
   324f4:	orrs	r3, r2, r3
   324f8:	bne	32508 <fputs@plt+0x21464>
   324fc:	ldrh	r3, [r0, #18]
   32500:	tst	r3, r9
   32504:	bne	324d8 <fputs@plt+0x21434>
   32508:	cmp	r4, #0
   3250c:	moveq	r4, r0
   32510:	add	r0, sp, #8
   32514:	bl	32164 <fputs@plt+0x210c0>
   32518:	b	324cc <fputs@plt+0x21428>
   3251c:	ldr	ip, [r0]
   32520:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32524:	sub	sp, sp, #180	; 0xb4
   32528:	ldr	ip, [ip]
   3252c:	ldr	ip, [ip]
   32530:	str	ip, [sp, #20]
   32534:	ldrb	ip, [ip, #69]	; 0x45
   32538:	cmp	ip, #0
   3253c:	movne	r7, #7
   32540:	bne	3282c <fputs@plt+0x21788>
   32544:	ldr	r4, [r0, #12]
   32548:	ldr	ip, [r4, #36]	; 0x24
   3254c:	tst	ip, #32
   32550:	str	ip, [sp, #16]
   32554:	movne	ip, #24
   32558:	bne	3256c <fputs@plt+0x214c8>
   3255c:	ldrb	ip, [r1, #36]	; 0x24
   32560:	tst	ip, #8
   32564:	movw	ip, #447	; 0x1bf
   32568:	movne	ip, #63	; 0x3f
   3256c:	ldrb	lr, [r2, #55]	; 0x37
   32570:	mov	r5, r2
   32574:	mov	r2, r1
   32578:	str	r3, [sp, #40]	; 0x28
   3257c:	ldrh	r3, [r4, #42]	; 0x2a
   32580:	str	r0, [sp, #12]
   32584:	ldrh	r9, [r4, #24]
   32588:	tst	lr, #4
   3258c:	str	r1, [sp, #32]
   32590:	mov	r1, r0
   32594:	bicne	ip, ip, #60	; 0x3c
   32598:	add	r0, sp, #80	; 0x50
   3259c:	str	r3, [sp, #44]	; 0x2c
   325a0:	ldrh	r3, [r4, #40]	; 0x28
   325a4:	str	r3, [sp, #24]
   325a8:	ldr	r3, [r4]
   325ac:	str	r3, [sp, #64]	; 0x40
   325b0:	ldr	r3, [r4, #4]
   325b4:	str	r3, [sp, #68]	; 0x44
   325b8:	ldrsh	r3, [r4, #22]
   325bc:	str	ip, [sp]
   325c0:	str	r5, [sp, #4]
   325c4:	ldr	r1, [r1, #4]
   325c8:	str	r3, [sp, #28]
   325cc:	mov	r3, r9
   325d0:	ldr	r2, [r2, #44]	; 0x2c
   325d4:	bl	323c4 <fputs@plt+0x21320>
   325d8:	ldr	r3, [r5, #8]
   325dc:	mov	r6, r0
   325e0:	mov	r0, #0
   325e4:	strh	r0, [r4, #18]
   325e8:	ldrsh	r3, [r3]
   325ec:	cmp	r3, #10
   325f0:	str	r3, [sp, #36]	; 0x24
   325f4:	strle	r0, [sp, #48]	; 0x30
   325f8:	ble	32614 <fputs@plt+0x21570>
   325fc:	ldrsh	r0, [sp, #36]	; 0x24
   32600:	asr	r1, r0, #31
   32604:	bl	13068 <fputs@plt+0x1fc4>
   32608:	sub	r0, r0, #33	; 0x21
   3260c:	sxth	r3, r0
   32610:	str	r3, [sp, #48]	; 0x30
   32614:	lsl	r3, r9, #1
   32618:	mov	r8, #0
   3261c:	mov	sl, r8
   32620:	mov	r7, r8
   32624:	str	r3, [sp, #8]
   32628:	ldr	r3, [sp, #24]
   3262c:	add	r3, r3, #1
   32630:	str	r3, [sp, #72]	; 0x48
   32634:	adds	r3, r6, #0
   32638:	movne	r3, #1
   3263c:	cmp	r7, #0
   32640:	movne	r3, #0
   32644:	cmp	r3, #0
   32648:	beq	32708 <fputs@plt+0x21664>
   3264c:	ldrh	fp, [r6, #18]
   32650:	cmp	fp, #256	; 0x100
   32654:	bne	32694 <fputs@plt+0x215f0>
   32658:	ldr	r3, [r5, #4]
   3265c:	ldr	r2, [sp, #8]
   32660:	ldrsh	r3, [r3, r2]
   32664:	cmp	r3, #0
   32668:	blt	3268c <fputs@plt+0x215e8>
   3266c:	ldr	r2, [r5, #12]
   32670:	ldr	r2, [r2, #4]
   32674:	add	r3, r2, r3, lsl #4
   32678:	ldrb	r3, [r3, #12]
   3267c:	cmp	r3, #0
   32680:	beq	32694 <fputs@plt+0x215f0>
   32684:	mov	r7, #0
   32688:	b	32a50 <fputs@plt+0x219ac>
   3268c:	cmn	r3, #1
   32690:	beq	32684 <fputs@plt+0x215e0>
   32694:	ldr	r1, [r4, #8]
   32698:	ldr	r3, [r4, #12]
   3269c:	ldr	r0, [r6, #32]
   326a0:	ldr	r2, [r6, #36]	; 0x24
   326a4:	and	r1, r0, r1
   326a8:	and	r3, r2, r3
   326ac:	str	r1, [sp, #56]	; 0x38
   326b0:	str	r3, [sp, #60]	; 0x3c
   326b4:	ldrd	r2, [sp, #56]	; 0x38
   326b8:	orrs	r3, r2, r3
   326bc:	bne	32684 <fputs@plt+0x215e0>
   326c0:	ldrh	r2, [r6, #20]
   326c4:	sub	r3, fp, #16
   326c8:	clz	r3, r3
   326cc:	lsr	r3, r3, #5
   326d0:	ands	r3, r3, r2, lsr #8
   326d4:	bne	32684 <fputs@plt+0x215e0>
   326d8:	ldr	r3, [sp, #16]
   326dc:	mov	r1, r4
   326e0:	strh	r9, [r4, #24]
   326e4:	ldr	r0, [sp, #20]
   326e8:	ldr	r2, [sp, #72]	; 0x48
   326ec:	str	r3, [r4, #36]	; 0x24
   326f0:	ldr	r3, [sp, #24]
   326f4:	strh	r3, [r4, #40]	; 0x28
   326f8:	bl	1cd9c <fputs@plt+0xbcf8>
   326fc:	cmp	r0, #0
   32700:	beq	32838 <fputs@plt+0x21794>
   32704:	mov	r7, #0
   32708:	ldr	r3, [sp, #64]	; 0x40
   3270c:	str	r3, [r4]
   32710:	ldr	r3, [sp, #68]	; 0x44
   32714:	strh	r9, [r4, #24]
   32718:	str	r3, [r4, #4]
   3271c:	ldr	r3, [sp, #44]	; 0x2c
   32720:	strh	r3, [r4, #42]	; 0x2a
   32724:	ldr	r3, [sp, #16]
   32728:	str	r3, [r4, #36]	; 0x24
   3272c:	ldr	r3, [sp, #28]
   32730:	strh	r3, [r4, #22]
   32734:	ldr	r3, [sp, #24]
   32738:	strh	r3, [r4, #40]	; 0x28
   3273c:	ldr	r3, [sp, #44]	; 0x2c
   32740:	cmp	r9, r3
   32744:	bne	3282c <fputs@plt+0x21788>
   32748:	ldrh	r2, [r5, #50]	; 0x32
   3274c:	add	r3, r9, #1
   32750:	cmp	r3, r2
   32754:	bge	3282c <fputs@plt+0x21788>
   32758:	ldrb	r3, [r5, #55]	; 0x37
   3275c:	tst	r3, #64	; 0x40
   32760:	bne	3282c <fputs@plt+0x21788>
   32764:	ldr	r3, [sp, #8]
   32768:	add	r6, r3, #2
   3276c:	ldr	r3, [r5, #8]
   32770:	ldrsh	r3, [r3, r6]
   32774:	cmp	r3, #41	; 0x29
   32778:	ble	3282c <fputs@plt+0x21788>
   3277c:	mov	r1, r4
   32780:	ldr	r0, [sp, #20]
   32784:	ldr	r3, [sp, #24]
   32788:	add	r2, r3, #1
   3278c:	bl	1cd9c <fputs@plt+0xbcf8>
   32790:	subs	r7, r0, #0
   32794:	bne	3282c <fputs@plt+0x21788>
   32798:	ldrh	r3, [r4, #24]
   3279c:	ldr	r2, [r4, #48]	; 0x30
   327a0:	add	r3, r3, #1
   327a4:	strh	r3, [r4, #24]
   327a8:	ldrh	r3, [r4, #42]	; 0x2a
   327ac:	add	r3, r3, #1
   327b0:	strh	r3, [r4, #42]	; 0x2a
   327b4:	ldrh	r3, [r4, #40]	; 0x28
   327b8:	add	r1, r3, #1
   327bc:	strh	r1, [r4, #40]	; 0x28
   327c0:	str	r7, [r2, r3, lsl #2]
   327c4:	ldr	r3, [r4, #36]	; 0x24
   327c8:	ldr	r2, [sp, #8]
   327cc:	orr	r3, r3, #32768	; 0x8000
   327d0:	str	r3, [r4, #36]	; 0x24
   327d4:	ldr	r3, [r5, #8]
   327d8:	ldrh	r1, [r3, r2]
   327dc:	ldrh	r0, [r3, r6]
   327e0:	ldrh	r2, [r4, #22]
   327e4:	sub	r3, r0, r1
   327e8:	add	r2, r2, r3
   327ec:	ldr	r3, [sp, #40]	; 0x28
   327f0:	strh	r2, [r4, #22]
   327f4:	mov	r2, r5
   327f8:	add	r3, r3, #5
   327fc:	add	r3, r1, r3
   32800:	ldr	r1, [sp, #32]
   32804:	sub	r3, r3, r0
   32808:	sxth	r3, r3
   3280c:	ldr	r0, [sp, #12]
   32810:	bl	3251c <fputs@plt+0x21478>
   32814:	ldr	r3, [sp, #28]
   32818:	strh	r3, [r4, #22]
   3281c:	ldr	r3, [sp, #16]
   32820:	strh	r9, [r4, #24]
   32824:	strh	r9, [r4, #42]	; 0x2a
   32828:	str	r3, [r4, #36]	; 0x24
   3282c:	mov	r0, r7
   32830:	add	sp, sp, #180	; 0xb4
   32834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32838:	ldrh	r3, [r4, #40]	; 0x28
   3283c:	tst	fp, #1
   32840:	ldr	r1, [r6, #32]
   32844:	ldr	lr, [sp, #64]	; 0x40
   32848:	add	r2, r3, #1
   3284c:	ldr	ip, [r4, #48]	; 0x30
   32850:	uxth	r2, r2
   32854:	strh	r2, [r4, #40]	; 0x28
   32858:	orr	r1, lr, r1
   3285c:	ldr	r7, [r4, #12]
   32860:	str	r6, [ip, r3, lsl #2]
   32864:	ldr	r3, [r6, #36]	; 0x24
   32868:	ldr	lr, [sp, #68]	; 0x44
   3286c:	orr	r3, lr, r3
   32870:	ldr	lr, [r4, #8]
   32874:	bic	r3, r3, r7
   32878:	bic	r1, r1, lr
   3287c:	stm	r4, {r1, r3}
   32880:	ldr	r3, [r4, #36]	; 0x24
   32884:	beq	32a60 <fputs@plt+0x219bc>
   32888:	orr	r3, r3, #4
   3288c:	ldr	r2, [r6]
   32890:	str	r3, [r4, #36]	; 0x24
   32894:	ldr	r3, [r2, #4]
   32898:	tst	r3, #2048	; 0x800
   3289c:	movne	r0, #46	; 0x2e
   328a0:	bne	328c4 <fputs@plt+0x21820>
   328a4:	ldr	r3, [r2, #20]
   328a8:	cmp	r3, #0
   328ac:	beq	328c4 <fputs@plt+0x21820>
   328b0:	ldr	r0, [r3]
   328b4:	cmp	r0, #0
   328b8:	beq	328c4 <fputs@plt+0x21820>
   328bc:	asr	r1, r0, #31
   328c0:	bl	13068 <fputs@plt+0x1fc4>
   328c4:	ldr	r2, [r4, #36]	; 0x24
   328c8:	uxth	r1, r0
   328cc:	ldrsh	r3, [r4, #22]
   328d0:	str	r1, [sp, #52]	; 0x34
   328d4:	tst	r2, #2
   328d8:	beq	32b6c <fputs@plt+0x21ac8>
   328dc:	cmp	r8, #0
   328e0:	mov	r1, r3
   328e4:	beq	32900 <fputs@plt+0x2185c>
   328e8:	ldrsh	r0, [r8, #16]
   328ec:	uxth	r3, r3
   328f0:	cmp	r0, #0
   328f4:	addle	r3, r3, r0
   328f8:	subgt	r3, r3, #20
   328fc:	sxth	r3, r3
   32900:	cmp	sl, #0
   32904:	beq	32940 <fputs@plt+0x2189c>
   32908:	ldrsh	r0, [sl, #16]
   3290c:	uxth	r3, r3
   32910:	cmp	r0, #0
   32914:	addle	r3, r3, r0
   32918:	subgt	r3, r3, #20
   3291c:	cmp	r8, #0
   32920:	sxth	r3, r3
   32924:	beq	32940 <fputs@plt+0x2189c>
   32928:	ldrsh	ip, [r8, #16]
   3292c:	cmp	ip, #0
   32930:	ble	32940 <fputs@plt+0x2189c>
   32934:	cmp	r0, #0
   32938:	subgt	r3, r3, #20
   3293c:	sxthgt	r3, r3
   32940:	adds	r0, sl, #0
   32944:	movne	r0, #1
   32948:	cmp	r8, #0
   3294c:	addne	r0, r0, #1
   32950:	cmp	r3, #10
   32954:	sub	r1, r1, r0
   32958:	movlt	r3, #10
   3295c:	cmp	r3, r1
   32960:	movge	r3, r1
   32964:	ldr	r0, [sp, #48]	; 0x30
   32968:	strh	r3, [r4, #22]
   3296c:	ldr	r3, [sp, #32]
   32970:	str	r2, [sp, #76]	; 0x4c
   32974:	ldrsh	r1, [r5, #48]	; 0x30
   32978:	ldrsh	fp, [r4, #22]
   3297c:	ldr	r3, [r3, #16]
   32980:	rsb	r1, r1, r1, lsl #4
   32984:	uxth	r7, fp
   32988:	ldrsh	r3, [r3, #40]	; 0x28
   3298c:	sdiv	r1, r1, r3
   32990:	add	r3, r7, #1
   32994:	add	r1, r1, r3
   32998:	sxth	r1, r1
   3299c:	bl	17ce4 <fputs@plt+0x6c40>
   329a0:	ldr	r2, [sp, #76]	; 0x4c
   329a4:	tst	r2, #320	; 0x140
   329a8:	strhne	r0, [r4, #20]
   329ac:	bne	329c0 <fputs@plt+0x2191c>
   329b0:	add	r1, r7, #16
   329b4:	sxth	r1, r1
   329b8:	bl	17ce4 <fputs@plt+0x6c40>
   329bc:	strh	r0, [r4, #20]
   329c0:	ldr	r2, [sp, #40]	; 0x28
   329c4:	mov	r1, r4
   329c8:	ldr	r3, [sp, #52]	; 0x34
   329cc:	add	r6, r3, r2
   329d0:	ldrh	r3, [r4, #20]
   329d4:	uxth	r6, r6
   329d8:	ldr	r2, [sp, #36]	; 0x24
   329dc:	add	r3, r6, r3
   329e0:	strh	r3, [r4, #20]
   329e4:	add	r3, r7, r6
   329e8:	strh	r3, [r4, #22]
   329ec:	ldr	r3, [sp, #12]
   329f0:	ldr	r0, [r3, #4]
   329f4:	bl	190d4 <fputs@plt+0x8030>
   329f8:	mov	r1, r4
   329fc:	ldr	r0, [sp, #12]
   32a00:	bl	1ce18 <fputs@plt+0xbd74>
   32a04:	ldr	r3, [r4, #36]	; 0x24
   32a08:	mov	r7, r0
   32a0c:	ldr	r2, [sp, #28]
   32a10:	tst	r3, #2
   32a14:	movne	fp, r2
   32a18:	tst	r3, #16
   32a1c:	strh	fp, [r4, #22]
   32a20:	bne	32a48 <fputs@plt+0x219a4>
   32a24:	ldrh	r2, [r4, #24]
   32a28:	ldrh	r3, [r5, #52]	; 0x34
   32a2c:	cmp	r2, r3
   32a30:	bcs	32a48 <fputs@plt+0x219a4>
   32a34:	sxth	r3, r6
   32a38:	mov	r2, r5
   32a3c:	ldr	r0, [sp, #12]
   32a40:	ldr	r1, [sp, #32]
   32a44:	bl	3251c <fputs@plt+0x21478>
   32a48:	ldr	r3, [sp, #28]
   32a4c:	strh	r3, [r4, #22]
   32a50:	add	r0, sp, #80	; 0x50
   32a54:	bl	32164 <fputs@plt+0x210c0>
   32a58:	mov	r6, r0
   32a5c:	b	32634 <fputs@plt+0x21590>
   32a60:	tst	fp, #130	; 0x82
   32a64:	beq	32ad4 <fputs@plt+0x21a30>
   32a68:	ldr	r2, [r5, #4]
   32a6c:	ldr	r1, [sp, #8]
   32a70:	ldrsh	ip, [r2, r1]
   32a74:	orr	r1, r3, #1
   32a78:	str	r1, [r4, #36]	; 0x24
   32a7c:	cmn	ip, #1
   32a80:	beq	32ac4 <fputs@plt+0x21a20>
   32a84:	ldr	r1, [sp, #40]	; 0x28
   32a88:	cmp	ip, #0
   32a8c:	movle	r2, #0
   32a90:	movgt	r2, #1
   32a94:	cmp	r1, #0
   32a98:	movne	r2, #0
   32a9c:	cmp	r2, #0
   32aa0:	beq	328c4 <fputs@plt+0x21820>
   32aa4:	ldrh	r2, [r5, #50]	; 0x32
   32aa8:	sub	r2, r2, #1
   32aac:	cmp	r9, r2
   32ab0:	bne	328c4 <fputs@plt+0x21820>
   32ab4:	ldrb	r2, [r5, #55]	; 0x37
   32ab8:	tst	r2, #8
   32abc:	orreq	r3, r3, #65536	; 0x10000
   32ac0:	beq	32ac8 <fputs@plt+0x21a24>
   32ac4:	orr	r3, r3, #4096	; 0x1000
   32ac8:	orr	r3, r3, #1
   32acc:	str	r3, [r4, #36]	; 0x24
   32ad0:	b	328c4 <fputs@plt+0x21820>
   32ad4:	tst	fp, #256	; 0x100
   32ad8:	orrne	r3, r3, #8
   32adc:	bne	32acc <fputs@plt+0x21a28>
   32ae0:	tst	fp, #36	; 0x24
   32ae4:	beq	32b48 <fputs@plt+0x21aa4>
   32ae8:	orr	r3, r3, #34	; 0x22
   32aec:	str	r3, [r4, #36]	; 0x24
   32af0:	ldrh	r3, [r6, #20]
   32af4:	tst	r3, #256	; 0x100
   32af8:	moveq	r8, r6
   32afc:	moveq	sl, r0
   32b00:	beq	328c4 <fputs@plt+0x21820>
   32b04:	add	r2, r2, #1
   32b08:	mov	r1, r4
   32b0c:	ldr	r0, [sp, #20]
   32b10:	bl	1cd9c <fputs@plt+0xbcf8>
   32b14:	cmp	r0, #0
   32b18:	add	sl, r6, #48	; 0x30
   32b1c:	bne	32704 <fputs@plt+0x21660>
   32b20:	ldrh	r3, [r4, #40]	; 0x28
   32b24:	mov	r8, r6
   32b28:	ldr	r2, [r4, #48]	; 0x30
   32b2c:	add	r1, r3, #1
   32b30:	strh	r1, [r4, #40]	; 0x28
   32b34:	str	sl, [r2, r3, lsl #2]
   32b38:	ldr	r3, [r4, #36]	; 0x24
   32b3c:	orr	r3, r3, #16
   32b40:	str	r3, [r4, #36]	; 0x24
   32b44:	b	328c4 <fputs@plt+0x21820>
   32b48:	tst	r3, #32
   32b4c:	orr	r1, r3, #18
   32b50:	subne	r2, r2, #-1073741822	; 0xc0000002
   32b54:	movne	sl, r6
   32b58:	ldrne	r8, [ip, r2, lsl #2]
   32b5c:	moveq	sl, r6
   32b60:	moveq	r8, r0
   32b64:	str	r1, [r4, #36]	; 0x24
   32b68:	b	328c4 <fputs@plt+0x21820>
   32b6c:	ldrh	r1, [r4, #24]
   32b70:	uxth	r3, r3
   32b74:	ldrsh	r0, [r6, #16]
   32b78:	add	r1, r1, #1
   32b7c:	uxth	r1, r1
   32b80:	cmp	r0, #0
   32b84:	strh	r1, [r4, #24]
   32b88:	bgt	32bac <fputs@plt+0x21b08>
   32b8c:	ldr	ip, [r5, #4]
   32b90:	ldr	lr, [sp, #8]
   32b94:	ldrsh	ip, [ip, lr]
   32b98:	cmp	ip, #0
   32b9c:	ldrge	r1, [sp, #52]	; 0x34
   32ba0:	addge	r3, r3, r0
   32ba4:	subge	r3, r3, r1
   32ba8:	bge	32964 <fputs@plt+0x218c0>
   32bac:	ldr	r0, [r5, #8]
   32bb0:	lsl	r1, r1, #1
   32bb4:	tst	fp, #256	; 0x100
   32bb8:	ldrh	r1, [r0, r1]!	; <UNPREDICTABLE>
   32bbc:	add	r3, r3, r1
   32bc0:	ldrh	r1, [r0, #-2]
   32bc4:	sub	r3, r3, r1
   32bc8:	uxth	r3, r3
   32bcc:	addne	r3, r3, #10
   32bd0:	b	32964 <fputs@plt+0x218c0>
   32bd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32bd8:	sub	sp, sp, #132	; 0x84
   32bdc:	mov	sl, r0
   32be0:	strd	r2, [sp, #44]	; 0x2c
   32be4:	mvn	r3, #0
   32be8:	ldr	r4, [r0, #12]
   32bec:	strh	r3, [sp, #66]	; 0x42
   32bf0:	ldr	r3, [r0]
   32bf4:	str	r3, [sp, #8]
   32bf8:	ldr	r6, [r3, #4]
   32bfc:	ldrb	r3, [r4, #16]
   32c00:	add	r6, r6, #8
   32c04:	add	r3, r3, r3, lsl #3
   32c08:	add	r6, r6, r3, lsl #3
   32c0c:	ldr	r3, [r0, #4]
   32c10:	ldr	fp, [r6, #16]
   32c14:	ldr	r7, [r6, #68]	; 0x44
   32c18:	str	r3, [sp, #12]
   32c1c:	cmp	r7, #0
   32c20:	movne	r5, r7
   32c24:	bne	32c9c <fputs@plt+0x21bf8>
   32c28:	ldrb	r3, [fp, #42]	; 0x2a
   32c2c:	tst	r3, #32
   32c30:	ldrne	r5, [fp, #8]
   32c34:	bne	32c9c <fputs@plt+0x21bf8>
   32c38:	mov	r2, #56	; 0x38
   32c3c:	mov	r1, r7
   32c40:	add	r0, sp, #72	; 0x48
   32c44:	add	r5, sp, #72	; 0x48
   32c48:	bl	10e88 <memset@plt>
   32c4c:	mov	r3, #1
   32c50:	strh	r7, [sp, #70]	; 0x46
   32c54:	str	fp, [sp, #84]	; 0x54
   32c58:	strh	r3, [sp, #122]	; 0x7a
   32c5c:	strh	r3, [sp, #124]	; 0x7c
   32c60:	add	r3, sp, #66	; 0x42
   32c64:	str	r3, [sp, #76]	; 0x4c
   32c68:	add	r3, sp, #68	; 0x44
   32c6c:	str	r3, [sp, #80]	; 0x50
   32c70:	mov	r3, #5
   32c74:	strb	r3, [sp, #126]	; 0x7e
   32c78:	ldrh	r3, [fp, #40]	; 0x28
   32c7c:	strh	r3, [sp, #120]	; 0x78
   32c80:	ldrh	r3, [fp, #38]	; 0x26
   32c84:	strh	r3, [sp, #68]	; 0x44
   32c88:	ldrb	r3, [r6, #37]	; 0x25
   32c8c:	tst	r3, #1
   32c90:	ldreq	r3, [r6, #16]
   32c94:	ldreq	r3, [r3, #8]
   32c98:	streq	r3, [sp, #92]	; 0x5c
   32c9c:	ldrsh	r8, [fp, #38]	; 0x26
   32ca0:	cmp	r8, #10
   32ca4:	movle	r9, #0
   32ca8:	ble	32cc0 <fputs@plt+0x21c1c>
   32cac:	sxth	r0, r8
   32cb0:	asr	r1, r0, #31
   32cb4:	bl	13068 <fputs@plt+0x1fc4>
   32cb8:	sub	r0, r0, #33	; 0x21
   32cbc:	sxth	r9, r0
   32cc0:	ldr	r0, [sl, #16]
   32cc4:	cmp	r0, #0
   32cc8:	bne	32e0c <fputs@plt+0x21d68>
   32ccc:	ldr	r3, [sp, #8]
   32cd0:	ldrh	r2, [r3, #36]	; 0x24
   32cd4:	ands	r2, r2, #128	; 0x80
   32cd8:	beq	32e14 <fputs@plt+0x21d70>
   32cdc:	mov	r3, #1
   32ce0:	str	r3, [sp, #16]
   32ce4:	adds	r3, r5, #0
   32ce8:	movne	r3, #1
   32cec:	cmp	r0, #0
   32cf0:	movne	r3, #0
   32cf4:	cmp	r3, #0
   32cf8:	beq	32e04 <fputs@plt+0x21d60>
   32cfc:	ldr	r2, [r5, #36]	; 0x24
   32d00:	ldr	r3, [r6, #44]	; 0x2c
   32d04:	cmp	r2, #0
   32d08:	str	r3, [sp, #36]	; 0x24
   32d0c:	beq	32d24 <fputs@plt+0x21c80>
   32d10:	mov	r0, r3
   32d14:	ldr	r1, [sp, #12]
   32d18:	bl	1aba8 <fputs@plt+0x9b04>
   32d1c:	cmp	r0, #0
   32d20:	beq	331ac <fputs@plt+0x22108>
   32d24:	ldr	r3, [r5, #8]
   32d28:	mov	r7, #0
   32d2c:	ldrsh	r8, [r3]
   32d30:	strb	r7, [r4, #17]
   32d34:	ldr	r3, [sp, #44]	; 0x2c
   32d38:	str	r7, [r4, #40]	; 0x28
   32d3c:	strh	r7, [r4, #24]
   32d40:	str	r5, [r4, #28]
   32d44:	str	r3, [r4]
   32d48:	ldr	r3, [sp, #48]	; 0x30
   32d4c:	strh	r7, [r4, #18]
   32d50:	strh	r8, [r4, #22]
   32d54:	str	r3, [r4, #4]
   32d58:	ldrb	r3, [r5, #55]	; 0x37
   32d5c:	str	r3, [sp, #40]	; 0x28
   32d60:	ands	r3, r3, #4
   32d64:	str	r3, [sp, #28]
   32d68:	bne	32d90 <fputs@plt+0x21cec>
   32d6c:	ldr	r3, [sl]
   32d70:	ldr	r3, [r3, #8]
   32d74:	cmp	r3, r7
   32d78:	str	r3, [sp, #32]
   32d7c:	ldrne	r3, [r3]
   32d80:	strne	r3, [sp, #56]	; 0x38
   32d84:	ldrne	r3, [sp, #28]
   32d88:	bne	32fd8 <fputs@plt+0x21f34>
   32d8c:	mov	r7, #0
   32d90:	ldr	r3, [r5, #44]	; 0x2c
   32d94:	cmp	r3, #0
   32d98:	bgt	33080 <fputs@plt+0x21fdc>
   32d9c:	mov	r3, #256	; 0x100
   32da0:	cmp	r7, #0
   32da4:	str	r3, [r4, #36]	; 0x24
   32da8:	ldr	r3, [sp, #16]
   32dac:	movne	r7, r3
   32db0:	add	r3, r8, #16
   32db4:	strb	r7, [r4, #17]
   32db8:	strh	r3, [r4, #20]
   32dbc:	mov	r2, r8
   32dc0:	mov	r1, r4
   32dc4:	ldr	r0, [sp, #12]
   32dc8:	bl	190d4 <fputs@plt+0x8030>
   32dcc:	mov	r1, r4
   32dd0:	mov	r0, sl
   32dd4:	bl	1ce18 <fputs@plt+0xbd74>
   32dd8:	cmp	r0, #0
   32ddc:	strh	r8, [r4, #22]
   32de0:	bne	32e04 <fputs@plt+0x21d60>
   32de4:	mov	r3, #0
   32de8:	mov	r2, r5
   32dec:	mov	r1, r6
   32df0:	mov	r0, sl
   32df4:	bl	3251c <fputs@plt+0x21478>
   32df8:	ldr	r3, [r6, #68]	; 0x44
   32dfc:	cmp	r3, #0
   32e00:	beq	331ac <fputs@plt+0x22108>
   32e04:	add	sp, sp, #132	; 0x84
   32e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32e0c:	mov	r0, #0
   32e10:	b	32cdc <fputs@plt+0x21c38>
   32e14:	ldr	r3, [sp, #8]
   32e18:	clz	r7, r7
   32e1c:	lsr	r7, r7, #5
   32e20:	ldr	r3, [r3]
   32e24:	ldr	r3, [r3]
   32e28:	ldr	r0, [r3, #24]
   32e2c:	ands	r0, r7, r0, lsr #20
   32e30:	beq	32cdc <fputs@plt+0x21c38>
   32e34:	ldrb	r0, [r6, #37]	; 0x25
   32e38:	ands	r7, r0, #1
   32e3c:	bne	32e0c <fputs@plt+0x21d68>
   32e40:	ldrb	r3, [fp, #42]	; 0x2a
   32e44:	and	r0, r0, #40	; 0x28
   32e48:	and	r3, r3, #32
   32e4c:	orrs	r0, r3, r0
   32e50:	movne	r0, r7
   32e54:	bne	32cdc <fputs@plt+0x21c38>
   32e58:	ldr	r3, [sp, #12]
   32e5c:	add	r8, r9, r8
   32e60:	uxth	r8, r8
   32e64:	ldr	r2, [r3, #12]
   32e68:	ldr	r7, [r3, #20]
   32e6c:	mov	r3, #48	; 0x30
   32e70:	mla	r3, r3, r2, r7
   32e74:	str	r3, [sp, #24]
   32e78:	add	r3, r8, #4
   32e7c:	str	r3, [sp, #28]
   32e80:	ldr	r3, [sp, #24]
   32e84:	cmp	r7, r3
   32e88:	movcs	r3, #0
   32e8c:	movcc	r3, #1
   32e90:	cmp	r0, #0
   32e94:	movne	r3, #0
   32e98:	cmp	r3, #0
   32e9c:	beq	32cdc <fputs@plt+0x21c38>
   32ea0:	ldr	r1, [r4, #8]
   32ea4:	ldr	r3, [r4, #12]
   32ea8:	ldr	r0, [r7, #32]
   32eac:	ldr	r2, [r7, #36]	; 0x24
   32eb0:	and	r1, r0, r1
   32eb4:	and	r3, r2, r3
   32eb8:	str	r1, [sp, #16]
   32ebc:	str	r3, [sp, #20]
   32ec0:	ldrd	r2, [sp, #16]
   32ec4:	orrs	r3, r2, r3
   32ec8:	beq	32ed8 <fputs@plt+0x21e34>
   32ecc:	mov	r0, #0
   32ed0:	add	r7, r7, #48	; 0x30
   32ed4:	b	32e80 <fputs@plt+0x21ddc>
   32ed8:	mov	r1, r6
   32edc:	mov	r0, r7
   32ee0:	ldrd	r2, [sp, #16]
   32ee4:	bl	19a08 <fputs@plt+0x8964>
   32ee8:	cmp	r0, #0
   32eec:	beq	32ecc <fputs@plt+0x21e28>
   32ef0:	mov	r3, #1
   32ef4:	mov	r2, #0
   32ef8:	strh	r3, [r4, #24]
   32efc:	str	r2, [r4, #28]
   32f00:	str	r3, [r4, #40]	; 0x28
   32f04:	ldr	r3, [r4, #48]	; 0x30
   32f08:	str	r7, [r3]
   32f0c:	ldr	r3, [sp, #28]
   32f10:	strh	r3, [r4, #18]
   32f14:	ldr	r3, [fp, #12]
   32f18:	cmp	r3, r2
   32f1c:	bne	32f30 <fputs@plt+0x21e8c>
   32f20:	ldrb	r3, [fp, #42]	; 0x2a
   32f24:	tst	r3, #2
   32f28:	addeq	r3, r8, #28
   32f2c:	strheq	r3, [r4, #18]
   32f30:	mov	r1, #43	; 0x2b
   32f34:	mov	r0, r9
   32f38:	strh	r1, [r4, #22]
   32f3c:	bl	17ce4 <fputs@plt+0x6c40>
   32f40:	ldr	r2, [r7, #32]
   32f44:	mov	r3, #16384	; 0x4000
   32f48:	strh	r0, [r4, #20]
   32f4c:	mov	r0, sl
   32f50:	ldr	r1, [sp, #44]	; 0x2c
   32f54:	str	r3, [r4, #36]	; 0x24
   32f58:	ldr	r3, [r7, #36]	; 0x24
   32f5c:	orr	r2, r2, r1
   32f60:	ldr	r1, [sp, #48]	; 0x30
   32f64:	orr	r3, r3, r1
   32f68:	mov	r1, r4
   32f6c:	strd	r2, [r4]
   32f70:	bl	1ce18 <fputs@plt+0xbd74>
   32f74:	b	32ed0 <fputs@plt+0x21e2c>
   32f78:	ldr	r1, [sp, #24]
   32f7c:	ldr	r3, [sp, #32]
   32f80:	ldr	r2, [r3, #4]
   32f84:	mov	r3, #20
   32f88:	mul	r3, r3, r1
   32f8c:	ldr	r0, [r2, r3]
   32f90:	bl	14844 <fputs@plt+0x37a0>
   32f94:	ldrb	r3, [r0]
   32f98:	mov	r9, r0
   32f9c:	cmp	r3, #152	; 0x98
   32fa0:	bne	3300c <fputs@plt+0x21f68>
   32fa4:	ldr	r3, [r0, #28]
   32fa8:	ldr	r2, [sp, #36]	; 0x24
   32fac:	cmp	r3, r2
   32fb0:	bne	3300c <fputs@plt+0x21f68>
   32fb4:	ldrsh	r2, [r0, #32]
   32fb8:	cmp	r2, #0
   32fbc:	blt	33078 <fputs@plt+0x21fd4>
   32fc0:	ldrh	r1, [r5, #50]	; 0x32
   32fc4:	mov	r3, #0
   32fc8:	cmp	r3, r1
   32fcc:	blt	32ff0 <fputs@plt+0x21f4c>
   32fd0:	ldr	r3, [sp, #24]
   32fd4:	add	r3, r3, #1
   32fd8:	str	r3, [sp, #24]
   32fdc:	ldr	r3, [sp, #24]
   32fe0:	ldr	r2, [sp, #56]	; 0x38
   32fe4:	cmp	r3, r2
   32fe8:	blt	32f78 <fputs@plt+0x21ed4>
   32fec:	b	32d8c <fputs@plt+0x21ce8>
   32ff0:	ldr	ip, [r5, #4]
   32ff4:	lsl	r0, r3, #1
   32ff8:	ldrsh	r0, [ip, r0]
   32ffc:	cmp	r0, r2
   33000:	beq	33078 <fputs@plt+0x21fd4>
   33004:	add	r3, r3, #1
   33008:	b	32fc8 <fputs@plt+0x21f24>
   3300c:	ldr	r3, [r5, #40]	; 0x28
   33010:	cmp	r3, #0
   33014:	ldrhne	r2, [r5, #50]	; 0x32
   33018:	movne	r7, #0
   3301c:	strne	r2, [sp, #52]	; 0x34
   33020:	beq	32fd0 <fputs@plt+0x21f2c>
   33024:	ldr	r2, [sp, #52]	; 0x34
   33028:	cmp	r7, r2
   3302c:	bge	32fd0 <fputs@plt+0x21f2c>
   33030:	ldr	r1, [r5, #4]
   33034:	lsl	r2, r7, #1
   33038:	ldrsh	r2, [r1, r2]
   3303c:	cmn	r2, #2
   33040:	bne	33070 <fputs@plt+0x21fcc>
   33044:	str	r3, [sp, #60]	; 0x3c
   33048:	ldr	r0, [r3, #4]
   3304c:	mov	r3, #20
   33050:	mul	r1, r3, r7
   33054:	ldr	r2, [sp, #36]	; 0x24
   33058:	ldr	r1, [r0, r1]
   3305c:	mov	r0, r9
   33060:	bl	1a944 <fputs@plt+0x98a0>
   33064:	cmp	r0, #0
   33068:	ldr	r3, [sp, #60]	; 0x3c
   3306c:	beq	33078 <fputs@plt+0x21fd4>
   33070:	add	r7, r7, #1
   33074:	b	33024 <fputs@plt+0x21f80>
   33078:	mov	r7, #1
   3307c:	b	32d90 <fputs@plt+0x21cec>
   33080:	ldr	r3, [sp, #40]	; 0x28
   33084:	tst	r3, #32
   33088:	beq	3315c <fputs@plt+0x220b8>
   3308c:	mov	r3, #576	; 0x240
   33090:	mov	r2, #0
   33094:	str	r3, [r4, #36]	; 0x24
   33098:	mov	r3, #0
   3309c:	strd	r2, [sp]
   330a0:	cmp	r7, #0
   330a4:	bne	3318c <fputs@plt+0x220e8>
   330a8:	ldrb	r3, [fp, #42]	; 0x2a
   330ac:	ands	r3, r3, #32
   330b0:	bne	33194 <fputs@plt+0x220f0>
   330b4:	ldr	r2, [sp]
   330b8:	ldr	r1, [sp, #4]
   330bc:	orrs	r2, r2, r1
   330c0:	ldr	r1, [sp, #28]
   330c4:	moveq	r2, #1
   330c8:	movne	r2, #0
   330cc:	cmp	r1, #0
   330d0:	movne	r2, #0
   330d4:	cmp	r2, #0
   330d8:	beq	32de4 <fputs@plt+0x21d40>
   330dc:	ldrsh	r1, [r5, #48]	; 0x30
   330e0:	ldrsh	r2, [fp, #40]	; 0x28
   330e4:	cmp	r1, r2
   330e8:	bge	32de4 <fputs@plt+0x21d40>
   330ec:	ldr	r2, [sp, #8]
   330f0:	ldrh	r2, [r2, #36]	; 0x24
   330f4:	tst	r2, #4
   330f8:	bne	32de4 <fputs@plt+0x21d40>
   330fc:	ldr	r2, [pc, #184]	; 331bc <fputs@plt+0x22118>
   33100:	ldr	r2, [r2, #16]
   33104:	cmp	r2, #0
   33108:	beq	32de4 <fputs@plt+0x21d40>
   3310c:	ldr	r2, [sp, #8]
   33110:	ldr	r2, [r2]
   33114:	ldr	r2, [r2]
   33118:	ldrh	r2, [r2, #64]	; 0x40
   3311c:	tst	r2, #64	; 0x40
   33120:	bne	32de4 <fputs@plt+0x21d40>
   33124:	strb	r3, [r4, #17]
   33128:	uxth	r1, r8
   3312c:	ldrsh	r0, [r5, #48]	; 0x30
   33130:	ldrsh	r3, [fp, #40]	; 0x28
   33134:	rsb	r0, r0, r0, lsl #4
   33138:	sdiv	r0, r0, r3
   3313c:	add	r3, r1, #1
   33140:	add	r0, r0, r3
   33144:	ldrd	r2, [sp]
   33148:	sxth	r0, r0
   3314c:	orrs	r3, r2, r3
   33150:	bne	3319c <fputs@plt+0x220f8>
   33154:	strh	r0, [r4, #20]
   33158:	b	32dbc <fputs@plt+0x21d18>
   3315c:	mov	r0, r5
   33160:	bl	15b74 <fputs@plt+0x4ad0>
   33164:	ldrd	r2, [r6, #56]	; 0x38
   33168:	bic	r2, r2, r0
   3316c:	bic	r3, r3, r1
   33170:	strd	r2, [sp]
   33174:	ldrd	r2, [sp]
   33178:	orrs	r3, r2, r3
   3317c:	moveq	r3, #576	; 0x240
   33180:	movne	r3, #512	; 0x200
   33184:	str	r3, [r4, #36]	; 0x24
   33188:	b	330a0 <fputs@plt+0x21ffc>
   3318c:	ldrb	r3, [sp, #16]
   33190:	b	33124 <fputs@plt+0x22080>
   33194:	mov	r3, r7
   33198:	b	33124 <fputs@plt+0x22080>
   3319c:	add	r1, r1, #16
   331a0:	sxth	r1, r1
   331a4:	bl	17ce4 <fputs@plt+0x6c40>
   331a8:	b	33154 <fputs@plt+0x220b0>
   331ac:	ldr	r3, [sp, #16]
   331b0:	ldr	r5, [r5, #20]
   331b4:	add	r3, r3, #1
   331b8:	b	32ce0 <fputs@plt+0x21c3c>
   331bc:	andeq	sl, r8, r0, lsr #2
   331c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   331c4:	sub	sp, sp, #684	; 0x2ac
   331c8:	mov	r1, #48	; 0x30
   331cc:	add	sl, sp, #104	; 0x68
   331d0:	ldm	r0, {r5, r8}
   331d4:	str	r0, [sp, #12]
   331d8:	strd	r2, [sp, #32]
   331dc:	ldr	r4, [r0, #12]
   331e0:	mov	r0, sl
   331e4:	ldr	r2, [r8, #12]
   331e8:	ldr	r3, [r8, #20]
   331ec:	mla	r3, r1, r2, r3
   331f0:	mov	r2, #56	; 0x38
   331f4:	mov	r1, #0
   331f8:	str	r3, [sp, #52]	; 0x34
   331fc:	bl	10e88 <memset@plt>
   33200:	ldrb	r2, [r4, #16]
   33204:	ldr	r1, [r5, #4]
   33208:	mov	r5, #0
   3320c:	ldr	fp, [r8, #20]
   33210:	add	r2, r2, r2, lsl #3
   33214:	add	r1, r1, #8
   33218:	add	r3, r1, r2, lsl #3
   3321c:	str	r3, [sp, #48]	; 0x30
   33220:	ldr	r3, [r3, #44]	; 0x2c
   33224:	str	r3, [sp, #56]	; 0x38
   33228:	ldr	r3, [sp, #52]	; 0x34
   3322c:	cmp	fp, r3
   33230:	movcs	r3, #0
   33234:	movcc	r3, #1
   33238:	cmp	r5, #0
   3323c:	movne	r3, #0
   33240:	cmp	r3, #0
   33244:	bne	33254 <fputs@plt+0x221b0>
   33248:	mov	r0, r5
   3324c:	add	sp, sp, #684	; 0x2ac
   33250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33254:	ldrh	r3, [fp, #18]
   33258:	tst	r3, #512	; 0x200
   3325c:	bne	3326c <fputs@plt+0x221c8>
   33260:	mov	r5, #0
   33264:	add	fp, fp, #48	; 0x30
   33268:	b	33228 <fputs@plt+0x22184>
   3326c:	ldr	r3, [fp, #12]
   33270:	ldr	r0, [r4, #8]
   33274:	ldr	r2, [r4, #12]
   33278:	ldr	ip, [r3, #408]	; 0x198
   3327c:	ldr	r1, [r3, #412]	; 0x19c
   33280:	and	r0, ip, r0
   33284:	and	r2, r1, r2
   33288:	str	r0, [sp, #40]	; 0x28
   3328c:	str	r2, [sp, #44]	; 0x2c
   33290:	ldrd	r0, [sp, #40]	; 0x28
   33294:	orrs	r2, r0, r1
   33298:	beq	33260 <fputs@plt+0x221bc>
   3329c:	ldr	r9, [r3, #20]
   332a0:	mov	r2, #48	; 0x30
   332a4:	add	ip, sp, #84	; 0x54
   332a8:	mov	r5, #0
   332ac:	ldr	r3, [r3, #12]
   332b0:	ldr	lr, [sp, #12]
   332b4:	mla	r3, r2, r3, r9
   332b8:	str	r3, [sp, #60]	; 0x3c
   332bc:	ldm	lr!, {r0, r1, r2, r3}
   332c0:	stmia	ip!, {r0, r1, r2, r3}
   332c4:	add	r3, sp, #160	; 0xa0
   332c8:	str	r5, [sp, #92]	; 0x5c
   332cc:	str	r3, [sp, #100]	; 0x64
   332d0:	mov	r3, #1
   332d4:	str	r3, [sp, #16]
   332d8:	ldr	r3, [sp, #60]	; 0x3c
   332dc:	cmp	r9, r3
   332e0:	bcs	3339c <fputs@plt+0x222f8>
   332e4:	ldrh	r3, [r9, #18]
   332e8:	tst	r3, #1024	; 0x400
   332ec:	ldrne	r3, [r9, #12]
   332f0:	bne	33328 <fputs@plt+0x22284>
   332f4:	ldr	r3, [r9, #8]
   332f8:	ldr	r2, [sp, #56]	; 0x38
   332fc:	cmp	r3, r2
   33300:	bne	33458 <fputs@plt+0x223b4>
   33304:	ldr	r3, [r8]
   33308:	str	r3, [sp, #272]	; 0x110
   3330c:	mov	r3, #72	; 0x48
   33310:	str	r8, [sp, #276]	; 0x114
   33314:	strb	r3, [sp, #280]	; 0x118
   33318:	mov	r3, #1
   3331c:	str	r9, [sp, #292]	; 0x124
   33320:	str	r3, [sp, #284]	; 0x11c
   33324:	add	r3, sp, #272	; 0x110
   33328:	str	r3, [sp, #88]	; 0x58
   3332c:	mov	r3, #0
   33330:	strh	r3, [sp, #160]	; 0xa0
   33334:	ldr	r3, [sp, #48]	; 0x30
   33338:	ldr	r3, [r3, #16]
   3333c:	ldrb	r3, [r3, #42]	; 0x2a
   33340:	tst	r3, #16
   33344:	beq	33420 <fputs@plt+0x2237c>
   33348:	add	r3, sp, #720	; 0x2d0
   3334c:	add	r0, sp, #84	; 0x54
   33350:	ldrd	r2, [r3]
   33354:	strd	r2, [sp]
   33358:	ldrd	r2, [sp, #32]
   3335c:	bl	30498 <fputs@plt+0x1f3f4>
   33360:	cmp	r0, #0
   33364:	mov	r5, r0
   33368:	bne	33388 <fputs@plt+0x222e4>
   3336c:	add	r3, sp, #720	; 0x2d0
   33370:	add	r0, sp, #84	; 0x54
   33374:	ldrd	r2, [r3]
   33378:	strd	r2, [sp]
   3337c:	ldrd	r2, [sp, #32]
   33380:	bl	331c0 <fputs@plt+0x2211c>
   33384:	mov	r5, r0
   33388:	add	r7, sp, #160	; 0xa0
   3338c:	ldrh	r2, [r7]
   33390:	cmp	r2, #0
   33394:	bne	33430 <fputs@plt+0x2238c>
   33398:	strh	r2, [sl]
   3339c:	mov	r3, #1
   333a0:	add	r6, sp, #104	; 0x68
   333a4:	strh	r3, [r4, #40]	; 0x28
   333a8:	ldr	r3, [r4, #48]	; 0x30
   333ac:	str	fp, [r3]
   333b0:	mov	r3, #8192	; 0x2000
   333b4:	str	r3, [r4, #36]	; 0x24
   333b8:	mov	r3, #0
   333bc:	mov	r7, r3
   333c0:	strb	r3, [r4, #17]
   333c4:	strh	r3, [r4, #18]
   333c8:	str	r3, [r4, #24]
   333cc:	str	r3, [r4, #28]
   333d0:	str	r3, [r4, #32]
   333d4:	cmp	r5, #0
   333d8:	bne	33264 <fputs@plt+0x221c0>
   333dc:	ldrh	r3, [sl]
   333e0:	cmp	r3, r7
   333e4:	ble	33260 <fputs@plt+0x221bc>
   333e8:	ldrh	r3, [r6, #16]
   333ec:	mov	r1, r4
   333f0:	add	r7, r7, #1
   333f4:	add	r6, r6, #16
   333f8:	ldr	r0, [sp, #12]
   333fc:	add	r3, r3, #1
   33400:	strh	r3, [r4, #20]
   33404:	ldrsh	r3, [r6, #2]
   33408:	strh	r3, [r4, #22]
   3340c:	ldrd	r2, [r6, #-8]
   33410:	strd	r2, [r4]
   33414:	bl	1ce18 <fputs@plt+0xbd74>
   33418:	mov	r5, r0
   3341c:	b	333d4 <fputs@plt+0x22330>
   33420:	add	r0, sp, #84	; 0x54
   33424:	ldrd	r2, [sp, #32]
   33428:	bl	32bd4 <fputs@plt+0x21b30>
   3342c:	b	33360 <fputs@plt+0x222bc>
   33430:	ldr	r3, [sp, #16]
   33434:	cmp	r3, #0
   33438:	beq	33460 <fputs@plt+0x223bc>
   3343c:	add	r1, sp, #168	; 0xa8
   33440:	add	r0, sp, #112	; 0x70
   33444:	strh	r2, [sl]
   33448:	lsl	r2, r2, #4
   3344c:	bl	10f18 <memcpy@plt>
   33450:	mov	r3, #0
   33454:	str	r3, [sp, #16]
   33458:	add	r9, r9, #48	; 0x30
   3345c:	b	332d8 <fputs@plt+0x22234>
   33460:	ldrh	r3, [sl]
   33464:	add	r1, sp, #112	; 0x70
   33468:	add	r0, sp, #224	; 0xe0
   3346c:	add	r6, sp, #216	; 0xd8
   33470:	lsl	r2, r3, #4
   33474:	str	r3, [sp, #28]
   33478:	strh	r3, [sp, #216]	; 0xd8
   3347c:	bl	10f18 <memcpy@plt>
   33480:	ldr	r3, [sp, #16]
   33484:	strh	r3, [sl]
   33488:	str	r3, [sp, #20]
   3348c:	str	r7, [sp, #68]	; 0x44
   33490:	ldr	r2, [sp, #20]
   33494:	ldr	r3, [sp, #28]
   33498:	cmp	r3, r2
   3349c:	ble	33458 <fputs@plt+0x223b4>
   334a0:	mov	r3, #0
   334a4:	add	r7, sp, #160	; 0xa0
   334a8:	str	r3, [sp, #24]
   334ac:	b	33514 <fputs@plt+0x22470>
   334b0:	ldrd	r2, [r7, #8]
   334b4:	add	r7, r7, #16
   334b8:	ldr	r1, [r6, #8]
   334bc:	ldr	r0, [r6, #12]
   334c0:	orr	r2, r1, r2
   334c4:	ldrsh	r1, [r7]
   334c8:	orr	r3, r0, r3
   334cc:	ldrsh	r0, [r6, #16]
   334d0:	str	r3, [sp, #72]	; 0x48
   334d4:	str	r2, [sp, #76]	; 0x4c
   334d8:	bl	17ce4 <fputs@plt+0x6c40>
   334dc:	ldrsh	r1, [r7, #2]
   334e0:	str	r0, [sp, #64]	; 0x40
   334e4:	ldrsh	r0, [r6, #18]
   334e8:	bl	17ce4 <fputs@plt+0x6c40>
   334ec:	ldr	r3, [sp, #64]	; 0x40
   334f0:	ldr	r2, [sp, #76]	; 0x4c
   334f4:	str	r3, [sp]
   334f8:	str	r0, [sp, #4]
   334fc:	mov	r0, sl
   33500:	ldr	r3, [sp, #72]	; 0x48
   33504:	bl	157cc <fputs@plt+0x4728>
   33508:	ldr	r3, [sp, #24]
   3350c:	add	r3, r3, #1
   33510:	str	r3, [sp, #24]
   33514:	ldr	r2, [sp, #24]
   33518:	ldr	r3, [sp, #68]	; 0x44
   3351c:	ldrh	r3, [r3]
   33520:	cmp	r3, r2
   33524:	bgt	334b0 <fputs@plt+0x2240c>
   33528:	ldr	r3, [sp, #20]
   3352c:	add	r6, r6, #16
   33530:	add	r3, r3, #1
   33534:	str	r3, [sp, #20]
   33538:	b	33490 <fputs@plt+0x223ec>
   3353c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   33540:	mov	r8, r2
   33544:	mov	r6, r3
   33548:	mov	r4, r1
   3354c:	mov	r5, r0
   33550:	bl	32108 <fputs@plt+0x21064>
   33554:	mov	r7, r0
   33558:	mov	r0, r8
   3355c:	bl	14d98 <fputs@plt+0x3cf4>
   33560:	mov	r1, r0
   33564:	mov	r0, r4
   33568:	bl	14e30 <fputs@plt+0x3d8c>
   3356c:	mvn	r3, #3
   33570:	mov	r1, r6
   33574:	ldr	r2, [sp, #44]	; 0x2c
   33578:	ldr	r4, [sp, #52]	; 0x34
   3357c:	orr	r4, r0, r4
   33580:	ldr	r0, [r5, #8]
   33584:	str	r7, [sp, #4]
   33588:	uxtb	r4, r4
   3358c:	str	r3, [sp, #8]
   33590:	ldr	r3, [sp, #40]	; 0x28
   33594:	str	r3, [sp]
   33598:	ldr	r3, [sp, #48]	; 0x30
   3359c:	bl	2666c <fputs@plt+0x155c8>
   335a0:	mov	r6, r0
   335a4:	mov	r1, r4
   335a8:	ldr	r0, [r5, #8]
   335ac:	bl	18814 <fputs@plt+0x7770>
   335b0:	mov	r0, r6
   335b4:	add	sp, sp, #16
   335b8:	pop	{r4, r5, r6, r7, r8, pc}
   335bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   335c0:	sub	sp, sp, #44	; 0x2c
   335c4:	ldr	sl, [r0]
   335c8:	ldrb	r4, [sl, #69]	; 0x45
   335cc:	cmp	r4, #0
   335d0:	bne	33634 <fputs@plt+0x22590>
   335d4:	mov	r5, r2
   335d8:	mov	r7, r1
   335dc:	str	r0, [sp, #4]
   335e0:	mov	r2, #32
   335e4:	mov	r1, r4
   335e8:	add	r0, sp, #8
   335ec:	mov	r6, #0
   335f0:	bl	10e88 <memset@plt>
   335f4:	ldr	r3, [r5, #28]
   335f8:	mov	r8, r6
   335fc:	mov	fp, #65	; 0x41
   33600:	str	r3, [sp, #12]
   33604:	ldr	r3, [r5]
   33608:	ldr	r5, [r7, #4]
   3360c:	ldr	r3, [r3, #4]
   33610:	str	r3, [sp]
   33614:	ldrsh	r3, [r7, #34]	; 0x22
   33618:	cmp	r3, r4
   3361c:	bgt	3363c <fputs@plt+0x22598>
   33620:	lsl	r1, r8, #2
   33624:	lsl	r0, r6, #2
   33628:	orr	r1, r1, r6, lsr #30
   3362c:	bl	13068 <fputs@plt+0x1fc4>
   33630:	strh	r0, [r7, #40]	; 0x28
   33634:	add	sp, sp, #44	; 0x2c
   33638:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3363c:	mov	r3, #20
   33640:	ldr	r2, [sp]
   33644:	add	r0, sp, #8
   33648:	mul	r3, r3, r4
   3364c:	ldr	r9, [r2, r3]
   33650:	add	r2, r5, #14
   33654:	mov	r1, r9
   33658:	bl	1a224 <fputs@plt+0x9180>
   3365c:	ldrb	r0, [r5, #14]
   33660:	mov	r1, #0
   33664:	adds	r6, r6, r0
   33668:	mov	r0, r9
   3366c:	adc	r8, r8, r1
   33670:	bl	14d98 <fputs@plt+0x3cf4>
   33674:	cmp	r0, #0
   33678:	mov	r1, r9
   3367c:	strbne	r0, [r5, #13]
   33680:	strbeq	fp, [r5, #13]
   33684:	ldr	r0, [sp, #4]
   33688:	bl	31fa8 <fputs@plt+0x20f04>
   3368c:	cmp	r0, #0
   33690:	beq	336b0 <fputs@plt+0x2260c>
   33694:	ldr	r3, [r5, #8]
   33698:	cmp	r3, #0
   3369c:	bne	336b0 <fputs@plt+0x2260c>
   336a0:	ldr	r1, [r0]
   336a4:	mov	r0, sl
   336a8:	bl	1db50 <fputs@plt+0xcaac>
   336ac:	str	r0, [r5, #8]
   336b0:	add	r4, r4, #1
   336b4:	add	r5, r5, #16
   336b8:	b	33614 <fputs@plt+0x22570>
   336bc:	push	{r4, r5, r6, r7, r8, lr}
   336c0:	mov	r5, #0
   336c4:	ldr	r3, [r1, #8]
   336c8:	ldr	r6, [r1, #28]
   336cc:	ldr	r7, [r0]
   336d0:	orr	r3, r3, #64	; 0x40
   336d4:	add	r4, r6, #8
   336d8:	str	r3, [r1, #8]
   336dc:	ldr	r3, [r6]
   336e0:	cmp	r3, r5
   336e4:	pople	{r4, r5, r6, r7, r8, pc}
   336e8:	ldr	r1, [r4, #16]
   336ec:	ldrb	r3, [r1, #42]	; 0x2a
   336f0:	tst	r3, #2
   336f4:	beq	33718 <fputs@plt+0x22674>
   336f8:	ldr	r2, [r4, #20]
   336fc:	cmp	r2, #0
   33700:	beq	33718 <fputs@plt+0x22674>
   33704:	ldr	r3, [r2, #48]	; 0x30
   33708:	cmp	r3, #0
   3370c:	bne	33724 <fputs@plt+0x22680>
   33710:	mov	r0, r7
   33714:	bl	335bc <fputs@plt+0x22518>
   33718:	add	r5, r5, #1
   3371c:	add	r4, r4, #72	; 0x48
   33720:	b	336dc <fputs@plt+0x22638>
   33724:	mov	r2, r3
   33728:	b	33704 <fputs@plt+0x22660>
   3372c:	push	{r4, r5, r6, lr}
   33730:	mov	r5, r1
   33734:	mov	r6, r0
   33738:	mov	r4, r2
   3373c:	ldr	r1, [r1, #48]	; 0x30
   33740:	cmp	r1, #0
   33744:	bne	33760 <fputs@plt+0x226bc>
   33748:	ldr	r3, [r5]
   3374c:	ldr	r2, [r3]
   33750:	cmp	r2, r4
   33754:	bgt	33770 <fputs@plt+0x226cc>
   33758:	mov	r0, #0
   3375c:	pop	{r4, r5, r6, pc}
   33760:	bl	3372c <fputs@plt+0x22688>
   33764:	cmp	r0, #0
   33768:	popne	{r4, r5, r6, pc}
   3376c:	b	33748 <fputs@plt+0x226a4>
   33770:	mov	r2, #20
   33774:	ldr	r3, [r3, #4]
   33778:	mov	r0, r6
   3377c:	mul	r2, r2, r4
   33780:	pop	{r4, r5, r6, lr}
   33784:	ldr	r1, [r3, r2]
   33788:	b	31fa8 <fputs@plt+0x20f04>
   3378c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33790:	mov	r6, r2
   33794:	mov	r9, r0
   33798:	mov	r5, r1
   3379c:	add	r2, r3, #1
   337a0:	ldr	r8, [r0]
   337a4:	ldr	r7, [r1]
   337a8:	mov	r0, r8
   337ac:	sub	r1, r7, r6
   337b0:	bl	1e684 <fputs@plt+0xd5e0>
   337b4:	subs	sl, r0, #0
   337b8:	beq	337e0 <fputs@plt+0x2273c>
   337bc:	mov	r4, #20
   337c0:	ldr	r3, [r5, #4]
   337c4:	add	fp, sl, #20
   337c8:	mov	r5, #0
   337cc:	mla	r4, r6, r4, r4
   337d0:	add	r4, r3, r4
   337d4:	add	r3, r6, r5
   337d8:	cmp	r7, r3
   337dc:	bgt	337ec <fputs@plt+0x22748>
   337e0:	mov	r0, sl
   337e4:	add	sp, sp, #4
   337e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   337ec:	mov	r0, r9
   337f0:	ldr	r1, [r4, #-20]	; 0xffffffec
   337f4:	add	r4, r4, #20
   337f8:	bl	31fa8 <fputs@plt+0x20f04>
   337fc:	cmp	r0, #0
   33800:	ldr	r3, [sl, #16]
   33804:	ldreq	r0, [r8, #8]
   33808:	str	r0, [fp], #4
   3380c:	ldrb	r2, [r4, #-28]	; 0xffffffe4
   33810:	strb	r2, [r3, r5]
   33814:	add	r5, r5, #1
   33818:	b	337d4 <fputs@plt+0x22730>
   3381c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33820:	sub	sp, sp, #188	; 0xbc
   33824:	ldrh	ip, [sp, #224]	; 0xe0
   33828:	str	ip, [sp, #84]	; 0x54
   3382c:	ldr	ip, [r0]
   33830:	ldr	ip, [ip]
   33834:	str	ip, [sp, #48]	; 0x30
   33838:	ldr	ip, [sp, #84]	; 0x54
   3383c:	cmp	ip, #0
   33840:	beq	33860 <fputs@plt+0x227bc>
   33844:	ldr	ip, [sp, #48]	; 0x30
   33848:	ldrh	ip, [ip, #64]	; 0x40
   3384c:	tst	ip, #128	; 0x80
   33850:	beq	33860 <fputs@plt+0x227bc>
   33854:	mov	r0, #0
   33858:	add	sp, sp, #188	; 0xbc
   3385c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33860:	ldr	ip, [r1]
   33864:	str	ip, [sp, #68]	; 0x44
   33868:	ldrh	ip, [sp, #68]	; 0x44
   3386c:	cmp	ip, #63	; 0x3f
   33870:	bhi	33854 <fputs@plt+0x227b0>
   33874:	mov	r4, #1
   33878:	str	r0, [sp, #36]	; 0x24
   3387c:	str	r3, [sp, #160]	; 0xa0
   33880:	mov	r3, ip
   33884:	sub	ip, ip, #32
   33888:	str	r2, [sp, #180]	; 0xb4
   3388c:	rsb	r0, r3, #32
   33890:	str	r3, [sp, #40]	; 0x28
   33894:	ldr	r2, [sp, #40]	; 0x28
   33898:	str	r1, [sp, #44]	; 0x2c
   3389c:	mov	r1, #0
   338a0:	orr	r3, r1, r4, lsl ip
   338a4:	mov	r7, r1
   338a8:	str	r1, [sp, #28]
   338ac:	orr	r3, r3, r4, lsr r0
   338b0:	str	r1, [sp, #32]
   338b4:	lsl	r2, r4, r2
   338b8:	str	r1, [sp, #88]	; 0x58
   338bc:	str	r1, [sp, #152]	; 0x98
   338c0:	subs	r2, r2, #1
   338c4:	str	r1, [sp, #156]	; 0x9c
   338c8:	sbc	r3, r3, #0
   338cc:	strd	r2, [sp, #72]	; 0x48
   338d0:	mov	r3, #0
   338d4:	mov	r2, #0
   338d8:	strd	r2, [sp, #16]
   338dc:	ldr	r3, [sp, #160]	; 0xa0
   338e0:	and	r3, r3, #768	; 0x300
   338e4:	str	r3, [sp, #176]	; 0xb0
   338e8:	ldrd	r0, [sp, #16]
   338ec:	ldrd	r2, [sp, #72]	; 0x48
   338f0:	cmp	r3, r1
   338f4:	cmpeq	r2, r0
   338f8:	movls	r3, #0
   338fc:	andhi	r3, r4, #1
   33900:	cmp	r3, #0
   33904:	beq	33f58 <fputs@plt+0x22eb4>
   33908:	ldr	r3, [sp, #28]
   3390c:	ldr	r2, [sp, #84]	; 0x54
   33910:	cmp	r3, r2
   33914:	bgt	33978 <fputs@plt+0x228d4>
   33918:	ldr	r3, [sp, #28]
   3391c:	cmp	r3, #0
   33920:	beq	33940 <fputs@plt+0x2289c>
   33924:	ldrd	r2, [r7, #8]
   33928:	ldr	r1, [sp, #32]
   3392c:	orr	r2, r1, r2
   33930:	str	r2, [sp, #32]
   33934:	ldr	r2, [sp, #88]	; 0x58
   33938:	orr	r3, r2, r3
   3393c:	str	r3, [sp, #88]	; 0x58
   33940:	ldr	r3, [sp, #28]
   33944:	ldr	r2, [sp, #84]	; 0x54
   33948:	cmp	r3, r2
   3394c:	ldrlt	r3, [sp, #180]	; 0xb4
   33950:	ldrlt	r2, [sp, #28]
   33954:	ldrge	r7, [sp, #228]	; 0xe4
   33958:	ldrlt	r3, [r3]
   3395c:	ldrlt	r7, [r3, r2, lsl #2]
   33960:	ldr	r3, [r7, #36]	; 0x24
   33964:	ands	r3, r3, #1024	; 0x400
   33968:	beq	33980 <fputs@plt+0x228dc>
   3396c:	ldrsb	r3, [r7, #29]
   33970:	cmp	r3, #0
   33974:	bne	33f6c <fputs@plt+0x22ec8>
   33978:	mvn	r0, #0
   3397c:	b	33858 <fputs@plt+0x227b4>
   33980:	ldr	r2, [sp, #36]	; 0x24
   33984:	mov	r0, #72	; 0x48
   33988:	mov	fp, r3
   3398c:	mov	r4, r3
   33990:	mov	r6, #20
   33994:	ldr	r3, [sp, #36]	; 0x24
   33998:	ldr	r1, [r2, #4]
   3399c:	ldrb	r2, [r7, #16]
   339a0:	add	r8, r3, #328	; 0x148
   339a4:	mla	r2, r0, r2, r1
   339a8:	ldr	r2, [r2, #52]	; 0x34
   339ac:	str	r2, [sp, #52]	; 0x34
   339b0:	ldr	r3, [sp, #40]	; 0x28
   339b4:	cmp	r3, fp
   339b8:	bne	33a94 <fputs@plt+0x229f0>
   339bc:	ldr	r3, [r7, #36]	; 0x24
   339c0:	ands	r6, r3, #4096	; 0x1000
   339c4:	bne	33c98 <fputs@plt+0x22bf4>
   339c8:	tst	r3, #256	; 0x100
   339cc:	bne	33bd8 <fputs@plt+0x22b34>
   339d0:	ldr	r6, [r7, #28]
   339d4:	cmp	r6, #0
   339d8:	beq	33854 <fputs@plt+0x227b0>
   339dc:	ldrb	r3, [r6, #55]	; 0x37
   339e0:	tst	r3, #4
   339e4:	bne	33854 <fputs@plt+0x227b0>
   339e8:	ldrh	r3, [r6, #50]	; 0x32
   339ec:	ldrb	r8, [r6, #54]	; 0x36
   339f0:	str	r3, [sp, #100]	; 0x64
   339f4:	ldrh	r3, [r6, #52]	; 0x34
   339f8:	adds	r8, r8, #0
   339fc:	movne	r8, #1
   33a00:	str	r3, [sp, #104]	; 0x68
   33a04:	ldr	r2, [sp, #28]
   33a08:	mov	r5, #0
   33a0c:	mov	r3, #1
   33a10:	mov	r4, r5
   33a14:	str	r5, [sp, #80]	; 0x50
   33a18:	str	r5, [sp, #96]	; 0x60
   33a1c:	sub	r1, r2, #32
   33a20:	rsb	r2, r2, #32
   33a24:	orr	r1, r5, r3, lsl r1
   33a28:	orr	r2, r1, r3, lsr r2
   33a2c:	str	r2, [sp, #92]	; 0x5c
   33a30:	ldr	r2, [sp, #28]
   33a34:	lsl	r3, r3, r2
   33a38:	str	r3, [sp, #172]	; 0xac
   33a3c:	ldr	r3, [sp, #104]	; 0x68
   33a40:	cmp	r5, r3
   33a44:	bge	33c8c <fputs@plt+0x22be8>
   33a48:	ldrh	r2, [r7, #24]
   33a4c:	lsl	r3, r5, #2
   33a50:	str	r3, [sp, #164]	; 0xa4
   33a54:	cmp	r2, r5
   33a58:	ble	33bec <fputs@plt+0x22b48>
   33a5c:	ldrh	r3, [r7, #42]	; 0x2a
   33a60:	cmp	r3, #0
   33a64:	bne	33bec <fputs@plt+0x22b48>
   33a68:	ldr	r3, [r7, #48]	; 0x30
   33a6c:	lsl	r1, r5, #2
   33a70:	ldr	r3, [r3, r1]
   33a74:	movw	r1, #386	; 0x182
   33a78:	ldrh	r3, [r3, #18]
   33a7c:	tst	r3, r1
   33a80:	beq	33bec <fputs@plt+0x22b48>
   33a84:	tst	r3, #256	; 0x100
   33a88:	movne	r8, #0
   33a8c:	add	r5, r5, #1
   33a90:	b	33a3c <fputs@plt+0x22998>
   33a94:	ldr	r3, [sp, #16]
   33a98:	rsb	r1, fp, #32
   33a9c:	sub	r2, fp, #32
   33aa0:	str	r4, [sp, #116]	; 0x74
   33aa4:	ldr	r0, [sp, #20]
   33aa8:	lsr	r3, r3, fp
   33aac:	orr	r3, r3, r0, lsl r1
   33ab0:	orr	r3, r3, r0, lsr r2
   33ab4:	and	r3, r3, #1
   33ab8:	str	r3, [sp, #112]	; 0x70
   33abc:	ldrd	r2, [sp, #112]	; 0x70
   33ac0:	orrs	r3, r2, r3
   33ac4:	bne	33b68 <fputs@plt+0x22ac4>
   33ac8:	ldr	r3, [sp, #44]	; 0x2c
   33acc:	mul	r5, r6, fp
   33ad0:	ldr	r3, [r3, #4]
   33ad4:	ldr	r0, [r3, r5]
   33ad8:	bl	14844 <fputs@plt+0x37a0>
   33adc:	ldrb	r3, [r0]
   33ae0:	mov	r9, r0
   33ae4:	cmp	r3, #152	; 0x98
   33ae8:	bne	33b68 <fputs@plt+0x22ac4>
   33aec:	ldr	r3, [r0, #28]
   33af0:	ldr	r2, [sp, #52]	; 0x34
   33af4:	cmp	r2, r3
   33af8:	bne	33b68 <fputs@plt+0x22ac4>
   33afc:	movw	r3, #386	; 0x182
   33b00:	ldrsh	r2, [r0, #32]
   33b04:	mov	r0, r8
   33b08:	str	r3, [sp, #8]
   33b0c:	ldr	r3, [sp, #32]
   33b10:	str	r4, [sp, #12]
   33b14:	mvn	r1, r3
   33b18:	ldr	r3, [sp, #88]	; 0x58
   33b1c:	mvn	r3, r3
   33b20:	stm	sp, {r1, r3}
   33b24:	ldr	r1, [sp, #52]	; 0x34
   33b28:	bl	32494 <fputs@plt+0x213f0>
   33b2c:	subs	sl, r0, #0
   33b30:	beq	33b68 <fputs@plt+0x22ac4>
   33b34:	ldrh	r3, [sl, #18]
   33b38:	tst	r3, #130	; 0x82
   33b3c:	bne	33b70 <fputs@plt+0x22acc>
   33b40:	mov	r2, #1
   33b44:	sub	r3, fp, #32
   33b48:	orr	r3, r4, r2, lsl r3
   33b4c:	rsb	r1, fp, #32
   33b50:	orr	r3, r3, r2, lsr r1
   33b54:	ldr	r1, [sp, #16]
   33b58:	orr	r2, r1, r2, lsl fp
   33b5c:	ldr	r1, [sp, #20]
   33b60:	orr	r3, r3, r1
   33b64:	strd	r2, [sp, #16]
   33b68:	add	fp, fp, #1
   33b6c:	b	339b0 <fputs@plt+0x2290c>
   33b70:	ldrsh	r3, [r9, #32]
   33b74:	cmp	r3, #0
   33b78:	blt	33b40 <fputs@plt+0x22a9c>
   33b7c:	ldr	r3, [sp, #44]	; 0x2c
   33b80:	ldr	r3, [r3, #4]
   33b84:	ldr	r1, [r3, r5]
   33b88:	ldr	r3, [sp, #36]	; 0x24
   33b8c:	ldr	r0, [r3]
   33b90:	bl	31fa8 <fputs@plt+0x20f04>
   33b94:	cmp	r0, #0
   33b98:	ldr	r1, [sl]
   33b9c:	ldreq	r3, [sp, #48]	; 0x30
   33ba0:	ldreq	r0, [r3, #8]
   33ba4:	ldr	r3, [sp, #36]	; 0x24
   33ba8:	ldr	r5, [r0]
   33bac:	ldr	r0, [r3]
   33bb0:	bl	31fa8 <fputs@plt+0x20f04>
   33bb4:	cmp	r0, #0
   33bb8:	ldreq	r3, [sp, #48]	; 0x30
   33bbc:	ldreq	r0, [r3, #8]
   33bc0:	ldr	r1, [r0]
   33bc4:	mov	r0, r5
   33bc8:	bl	1233c <fputs@plt+0x1298>
   33bcc:	cmp	r0, #0
   33bd0:	beq	33b40 <fputs@plt+0x22a9c>
   33bd4:	b	33b68 <fputs@plt+0x22ac4>
   33bd8:	mov	r3, #1
   33bdc:	str	r6, [sp, #100]	; 0x64
   33be0:	mov	r8, r3
   33be4:	str	r3, [sp, #104]	; 0x68
   33be8:	b	33a04 <fputs@plt+0x22960>
   33bec:	cmp	r6, #0
   33bf0:	mvneq	sl, #0
   33bf4:	streq	r6, [sp, #64]	; 0x40
   33bf8:	beq	33c28 <fputs@plt+0x22b84>
   33bfc:	ldr	r1, [r6, #4]
   33c00:	lsl	r3, r5, #1
   33c04:	ldrsh	r3, [r1, r3]
   33c08:	ldr	r1, [r6, #28]
   33c0c:	ldrb	r1, [r1, r5]
   33c10:	str	r1, [sp, #64]	; 0x40
   33c14:	ldr	r1, [r6, #12]
   33c18:	ldrsh	r1, [r1, #32]
   33c1c:	cmp	r1, r3
   33c20:	movne	sl, r3
   33c24:	mvneq	sl, #0
   33c28:	cmp	sl, #0
   33c2c:	movlt	r1, #0
   33c30:	andge	r1, r8, #1
   33c34:	cmp	r1, #0
   33c38:	beq	33c60 <fputs@plt+0x22bbc>
   33c3c:	cmp	r2, r5
   33c40:	movgt	r8, #1
   33c44:	bgt	33c60 <fputs@plt+0x22bbc>
   33c48:	ldr	r2, [r6, #12]
   33c4c:	ldr	r2, [r2, #4]
   33c50:	add	r2, r2, sl, lsl #4
   33c54:	ldrb	r8, [r2, #12]
   33c58:	adds	r8, r8, #0
   33c5c:	movne	r8, #1
   33c60:	mov	r2, #20
   33c64:	mov	r9, #0
   33c68:	mul	r3, r2, r5
   33c6c:	str	r3, [sp, #168]	; 0xa8
   33c70:	cmp	r9, fp
   33c74:	bne	33ce0 <fputs@plt+0x22c3c>
   33c78:	cmp	r5, #0
   33c7c:	beq	33ff0 <fputs@plt+0x22f4c>
   33c80:	ldr	r3, [sp, #100]	; 0x64
   33c84:	cmp	r5, r3
   33c88:	blt	33ff0 <fputs@plt+0x22f4c>
   33c8c:	orr	r4, r4, r8
   33c90:	ands	r4, r4, #255	; 0xff
   33c94:	beq	33cd0 <fputs@plt+0x22c2c>
   33c98:	ldrd	r4, [r7, #8]
   33c9c:	mov	sl, #0
   33ca0:	mov	r8, #20
   33ca4:	mov	r6, sl
   33ca8:	ldr	r3, [sp, #152]	; 0x98
   33cac:	orr	r4, r3, r4
   33cb0:	ldr	r3, [sp, #156]	; 0x9c
   33cb4:	orr	r5, r3, r5
   33cb8:	ldr	r3, [sp, #36]	; 0x24
   33cbc:	strd	r4, [sp, #152]	; 0x98
   33cc0:	add	r9, r3, #68	; 0x44
   33cc4:	cmp	fp, sl
   33cc8:	bne	33e98 <fputs@plt+0x22df4>
   33ccc:	mov	r4, #1
   33cd0:	ldr	r3, [sp, #28]
   33cd4:	add	r3, r3, #1
   33cd8:	str	r3, [sp, #28]
   33cdc:	b	338e8 <fputs@plt+0x22844>
   33ce0:	ldr	r3, [sp, #16]
   33ce4:	rsb	r0, r9, #32
   33ce8:	sub	r1, r9, #32
   33cec:	lsr	r2, r3, r9
   33cf0:	ldr	r3, [sp, #20]
   33cf4:	orr	r2, r2, r3, lsl r0
   33cf8:	orr	r2, r2, r3, lsr r1
   33cfc:	and	r3, r2, #1
   33d00:	str	r3, [sp, #120]	; 0x78
   33d04:	mov	r3, #0
   33d08:	str	r3, [sp, #124]	; 0x7c
   33d0c:	ldrd	r2, [sp, #120]	; 0x78
   33d10:	orrs	r3, r2, r3
   33d14:	bne	33d7c <fputs@plt+0x22cd8>
   33d18:	mov	r3, #20
   33d1c:	mul	r3, r3, r9
   33d20:	str	r3, [sp, #108]	; 0x6c
   33d24:	ldr	r3, [sp, #44]	; 0x2c
   33d28:	ldr	r2, [r3, #4]
   33d2c:	ldr	r3, [sp, #108]	; 0x6c
   33d30:	ldr	r1, [r2, r3]
   33d34:	mov	r0, r1
   33d38:	bl	14844 <fputs@plt+0x37a0>
   33d3c:	cmn	sl, #1
   33d40:	mov	r2, r0
   33d44:	blt	33d84 <fputs@plt+0x22ce0>
   33d48:	ldrb	r0, [r0]
   33d4c:	cmp	r0, #152	; 0x98
   33d50:	bne	33d70 <fputs@plt+0x22ccc>
   33d54:	ldr	r0, [r2, #28]
   33d58:	ldr	r3, [sp, #52]	; 0x34
   33d5c:	cmp	r3, r0
   33d60:	bne	33d70 <fputs@plt+0x22ccc>
   33d64:	ldrsh	r2, [r2, #32]
   33d68:	cmp	sl, r2
   33d6c:	beq	33de8 <fputs@plt+0x22d44>
   33d70:	ldr	r3, [sp, #176]	; 0xb0
   33d74:	cmp	r3, #0
   33d78:	beq	33c78 <fputs@plt+0x22bd4>
   33d7c:	add	r9, r9, #1
   33d80:	b	33c70 <fputs@plt+0x22bcc>
   33d84:	ldr	r2, [r6, #40]	; 0x28
   33d88:	ldr	r3, [sp, #168]	; 0xa8
   33d8c:	ldr	r1, [r2, #4]
   33d90:	ldr	r2, [sp, #52]	; 0x34
   33d94:	ldr	r1, [r1, r3]
   33d98:	bl	1a944 <fputs@plt+0x98a0>
   33d9c:	cmp	r0, #0
   33da0:	bne	33d70 <fputs@plt+0x22ccc>
   33da4:	ldr	r3, [sp, #160]	; 0xa0
   33da8:	tst	r3, #256	; 0x100
   33dac:	beq	33e20 <fputs@plt+0x22d7c>
   33db0:	mov	r2, #1
   33db4:	sub	r3, r9, #32
   33db8:	lsl	r3, r2, r3
   33dbc:	rsb	r1, r9, #32
   33dc0:	cmp	sl, #0
   33dc4:	movlt	r4, r2
   33dc8:	orr	r3, r3, r2, lsr r1
   33dcc:	ldr	r1, [sp, #16]
   33dd0:	orr	r9, r1, r2, lsl r9
   33dd4:	ldr	r2, [sp, #20]
   33dd8:	str	r9, [sp, #16]
   33ddc:	orr	r3, r3, r2
   33de0:	str	r3, [sp, #20]
   33de4:	b	33a8c <fputs@plt+0x229e8>
   33de8:	cmp	sl, #0
   33dec:	blt	33da4 <fputs@plt+0x22d00>
   33df0:	ldr	r3, [sp, #36]	; 0x24
   33df4:	ldr	r0, [r3]
   33df8:	bl	31fa8 <fputs@plt+0x20f04>
   33dfc:	cmp	r0, #0
   33e00:	ldr	r2, [r6, #32]
   33e04:	ldreq	r3, [sp, #48]	; 0x30
   33e08:	ldreq	r0, [r3, #8]
   33e0c:	ldr	r3, [sp, #164]	; 0xa4
   33e10:	ldr	r0, [r0]
   33e14:	ldr	r1, [r2, r3]
   33e18:	bl	1233c <fputs@plt+0x1298>
   33e1c:	b	33d9c <fputs@plt+0x22cf8>
   33e20:	ldr	r3, [sp, #44]	; 0x2c
   33e24:	ldr	r2, [r3, #4]
   33e28:	ldr	r3, [sp, #108]	; 0x6c
   33e2c:	add	r3, r2, r3
   33e30:	ldrb	r2, [r3, #12]
   33e34:	ldr	r3, [sp, #80]	; 0x50
   33e38:	cmp	r3, #0
   33e3c:	ldr	r3, [sp, #64]	; 0x40
   33e40:	beq	33e58 <fputs@plt+0x22db4>
   33e44:	ldr	r1, [sp, #96]	; 0x60
   33e48:	eor	r3, r3, r1
   33e4c:	cmp	r3, r2
   33e50:	bne	33c78 <fputs@plt+0x22bd4>
   33e54:	b	33db0 <fputs@plt+0x22d0c>
   33e58:	eor	r3, r3, r2
   33e5c:	str	r3, [sp, #96]	; 0x60
   33e60:	ldr	r3, [sp, #64]	; 0x40
   33e64:	cmp	r3, r2
   33e68:	beq	33e8c <fputs@plt+0x22de8>
   33e6c:	ldr	r3, [sp, #232]	; 0xe8
   33e70:	ldm	r3, {r1, r2}
   33e74:	ldr	r3, [sp, #172]	; 0xac
   33e78:	orr	r1, r1, r3
   33e7c:	ldr	r3, [sp, #92]	; 0x5c
   33e80:	orr	r2, r2, r3
   33e84:	ldr	r3, [sp, #232]	; 0xe8
   33e88:	stm	r3, {r1, r2}
   33e8c:	mov	r3, #1
   33e90:	str	r3, [sp, #80]	; 0x50
   33e94:	b	33db0 <fputs@plt+0x22d0c>
   33e98:	ldr	r3, [sp, #16]
   33e9c:	rsb	r1, sl, #32
   33ea0:	sub	r2, sl, #32
   33ea4:	str	r6, [sp, #132]	; 0x84
   33ea8:	ldr	r0, [sp, #20]
   33eac:	lsr	r3, r3, sl
   33eb0:	orr	r3, r3, r0, lsl r1
   33eb4:	orr	r3, r3, r0, lsr r2
   33eb8:	and	r3, r3, #1
   33ebc:	str	r3, [sp, #128]	; 0x80
   33ec0:	ldrd	r2, [sp, #128]	; 0x80
   33ec4:	orrs	r3, r2, r3
   33ec8:	bne	33f30 <fputs@plt+0x22e8c>
   33ecc:	ldr	r3, [sp, #44]	; 0x2c
   33ed0:	mov	r0, r9
   33ed4:	ldr	r2, [r3, #4]
   33ed8:	mul	r3, r8, sl
   33edc:	ldr	r3, [r2, r3]
   33ee0:	mov	r1, r3
   33ee4:	str	r3, [sp, #52]	; 0x34
   33ee8:	bl	19984 <fputs@plt+0x88e0>
   33eec:	orrs	r3, r0, r1
   33ef0:	ldr	r3, [sp, #52]	; 0x34
   33ef4:	bne	33f38 <fputs@plt+0x22e94>
   33ef8:	mov	r0, r3
   33efc:	bl	18cf4 <fputs@plt+0x7c50>
   33f00:	cmp	r0, #0
   33f04:	beq	33f30 <fputs@plt+0x22e8c>
   33f08:	mov	r2, #1
   33f0c:	sub	r3, sl, #32
   33f10:	orr	r3, r6, r2, lsl r3
   33f14:	rsb	r1, sl, #32
   33f18:	orr	r3, r3, r2, lsr r1
   33f1c:	ldr	r1, [sp, #16]
   33f20:	orr	r2, r1, r2, lsl sl
   33f24:	ldr	r1, [sp, #20]
   33f28:	orr	r3, r3, r1
   33f2c:	strd	r2, [sp, #16]
   33f30:	add	sl, sl, #1
   33f34:	b	33cc4 <fputs@plt+0x22c20>
   33f38:	bic	r3, r0, r4
   33f3c:	str	r3, [sp, #136]	; 0x88
   33f40:	bic	r3, r1, r5
   33f44:	str	r3, [sp, #140]	; 0x8c
   33f48:	ldrd	r2, [sp, #136]	; 0x88
   33f4c:	orrs	r3, r2, r3
   33f50:	bne	33f30 <fputs@plt+0x22e8c>
   33f54:	b	33f08 <fputs@plt+0x22e64>
   33f58:	ldrd	r0, [sp, #16]
   33f5c:	ldrd	r2, [sp, #72]	; 0x48
   33f60:	cmp	r3, r1
   33f64:	cmpeq	r2, r0
   33f68:	bne	33f74 <fputs@plt+0x22ed0>
   33f6c:	ldrsb	r0, [sp, #68]	; 0x44
   33f70:	b	33858 <fputs@plt+0x227b4>
   33f74:	cmp	r4, #0
   33f78:	ldreq	r3, [sp, #40]	; 0x28
   33f7c:	moveq	r2, #1
   33f80:	subeq	r0, r3, #1
   33f84:	bne	33978 <fputs@plt+0x228d4>
   33f88:	cmp	r0, #0
   33f8c:	ble	33854 <fputs@plt+0x227b0>
   33f90:	sub	ip, r0, #32
   33f94:	rsb	r1, r0, #32
   33f98:	orr	r3, r4, r2, lsl ip
   33f9c:	orr	r3, r3, r2, lsr r1
   33fa0:	lsl	r1, r2, r0
   33fa4:	subs	r1, r1, #1
   33fa8:	sbc	r3, r3, #0
   33fac:	str	r1, [sp, #56]	; 0x38
   33fb0:	str	r3, [sp, #60]	; 0x3c
   33fb4:	ldr	r3, [sp, #16]
   33fb8:	ldrd	r6, [sp, #56]	; 0x38
   33fbc:	and	r3, r3, r1
   33fc0:	ldr	r1, [sp, #60]	; 0x3c
   33fc4:	str	r3, [sp, #144]	; 0x90
   33fc8:	ldr	r3, [sp, #20]
   33fcc:	and	r3, r3, r1
   33fd0:	str	r3, [sp, #148]	; 0x94
   33fd4:	ldrd	r8, [sp, #144]	; 0x90
   33fd8:	cmp	r7, r9
   33fdc:	cmpeq	r6, r8
   33fe0:	sxtbeq	r0, r0
   33fe4:	beq	33858 <fputs@plt+0x227b4>
   33fe8:	sub	r0, r0, #1
   33fec:	b	33f88 <fputs@plt+0x22ee4>
   33ff0:	cmp	r4, #0
   33ff4:	beq	33cd0 <fputs@plt+0x22c2c>
   33ff8:	b	33c98 <fputs@plt+0x22bf4>
   33ffc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34000:	sub	sp, sp, #20
   34004:	mov	r2, #1
   34008:	mov	r6, r0
   3400c:	mov	fp, r1
   34010:	ldr	r5, [r1, #44]	; 0x2c
   34014:	ldr	r3, [r5]
   34018:	str	r3, [sp]
   3401c:	ldr	r3, [r0]
   34020:	str	r3, [sp, #4]
   34024:	ldr	r3, [sp]
   34028:	ldr	r0, [sp, #4]
   3402c:	add	r1, r3, r2
   34030:	bl	1e684 <fputs@plt+0xd5e0>
   34034:	subs	r9, r0, #0
   34038:	addne	r3, r9, #20
   3403c:	movne	r4, #0
   34040:	strne	r3, [sp, #8]
   34044:	bne	340a8 <fputs@plt+0x23004>
   34048:	mov	r0, r9
   3404c:	add	sp, sp, #20
   34050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34054:	mov	r3, #20
   34058:	mul	r7, r3, r4
   3405c:	ldr	r3, [r5, #4]
   34060:	ldr	sl, [r3, r7]
   34064:	add	r2, r3, r7
   34068:	ldr	r3, [sl, #4]
   3406c:	tst	r3, #256	; 0x100
   34070:	beq	340b8 <fputs@plt+0x23014>
   34074:	mov	r1, sl
   34078:	mov	r0, r6
   3407c:	bl	31fa8 <fputs@plt+0x20f04>
   34080:	mov	r8, r0
   34084:	ldr	r3, [sp, #8]
   34088:	str	r8, [r3], #4
   3408c:	str	r3, [sp, #8]
   34090:	ldr	r3, [r5, #4]
   34094:	add	r7, r3, r7
   34098:	ldr	r3, [r9, #16]
   3409c:	ldrb	r2, [r7, #12]
   340a0:	strb	r2, [r3, r4]
   340a4:	add	r4, r4, #1
   340a8:	ldr	r3, [sp]
   340ac:	cmp	r3, r4
   340b0:	bgt	34054 <fputs@plt+0x22fb0>
   340b4:	b	34048 <fputs@plt+0x22fa4>
   340b8:	ldrh	r2, [r2, #16]
   340bc:	mov	r1, fp
   340c0:	mov	r0, r6
   340c4:	sub	r2, r2, #1
   340c8:	bl	3372c <fputs@plt+0x22688>
   340cc:	subs	r8, r0, #0
   340d0:	mov	r1, sl
   340d4:	ldreq	r3, [sp, #4]
   340d8:	mov	r0, r6
   340dc:	ldreq	r8, [r3, #8]
   340e0:	ldr	r3, [r5, #4]
   340e4:	ldr	r2, [r8]
   340e8:	str	r3, [sp, #12]
   340ec:	bl	1ccac <fputs@plt+0xbc08>
   340f0:	ldr	r3, [sp, #12]
   340f4:	str	r0, [r3, r7]
   340f8:	b	34084 <fputs@plt+0x22fe0>
   340fc:	ldr	r3, [r0]
   34100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34104:	sub	sp, sp, #140	; 0x8c
   34108:	mov	r4, r0
   3410c:	ldrb	r8, [r0, #43]	; 0x2b
   34110:	str	r1, [sp, #32]
   34114:	str	r3, [sp, #76]	; 0x4c
   34118:	ldr	r3, [r3]
   3411c:	cmp	r8, #1
   34120:	str	r3, [sp, #80]	; 0x50
   34124:	movle	r3, #1
   34128:	ble	34138 <fputs@plt+0x23094>
   3412c:	cmp	r8, #2
   34130:	moveq	r3, #5
   34134:	movne	r3, #10
   34138:	str	r3, [sp, #24]
   3413c:	ldr	r3, [r4, #8]
   34140:	ldr	r2, [sp, #32]
   34144:	ldr	r0, [sp, #80]	; 0x50
   34148:	cmp	r2, #0
   3414c:	cmpne	r3, #0
   34150:	add	r2, r8, #8
   34154:	ldrne	fp, [r3]
   34158:	moveq	fp, #0
   3415c:	ldr	r3, [sp, #24]
   34160:	lsl	r6, fp, #1
   34164:	mul	r2, r3, r2
   34168:	add	r2, r6, r2, lsl #3
   3416c:	asr	r3, r2, #31
   34170:	bl	1c810 <fputs@plt+0xb76c>
   34174:	subs	r3, r0, #0
   34178:	moveq	r0, #7
   3417c:	str	r3, [sp, #40]	; 0x28
   34180:	beq	3465c <fputs@plt+0x235b8>
   34184:	ldr	r3, [sp, #24]
   34188:	mov	r2, #32
   3418c:	mov	r1, #0
   34190:	lsl	r7, r3, #5
   34194:	add	r5, r0, r7
   34198:	mov	r0, r5
   3419c:	bl	10e88 <memset@plt>
   341a0:	lsl	r2, r8, #2
   341a4:	add	r3, r5, r7
   341a8:	mov	r1, r3
   341ac:	str	r2, [sp, #48]	; 0x30
   341b0:	ldr	r2, [sp, #24]
   341b4:	lsl	r0, r2, #1
   341b8:	ldr	r2, [sp, #40]	; 0x28
   341bc:	add	r2, r2, #32
   341c0:	str	r1, [r2, #-8]
   341c4:	ldr	ip, [sp, #48]	; 0x30
   341c8:	cmp	r3, r2
   341cc:	add	r1, r1, ip
   341d0:	bne	341bc <fputs@plt+0x23118>
   341d4:	mla	r3, r0, ip, r3
   341d8:	cmp	fp, #0
   341dc:	mov	r2, ip
   341e0:	str	r3, [sp, #64]	; 0x40
   341e4:	streq	fp, [sp, #64]	; 0x40
   341e8:	beq	341fc <fputs@plt+0x23158>
   341ec:	mov	r2, r6
   341f0:	mov	r1, #0
   341f4:	mov	r0, r3
   341f8:	bl	10e88 <memset@plt>
   341fc:	ldr	r3, [sp, #76]	; 0x4c
   34200:	ldr	r3, [r3, #428]	; 0x1ac
   34204:	cmp	r3, #48	; 0x30
   34208:	movcs	r3, #48	; 0x30
   3420c:	cmp	fp, #0
   34210:	strh	r3, [r5, #16]
   34214:	beq	34228 <fputs@plt+0x23184>
   34218:	cmp	r8, #0
   3421c:	moveq	r3, fp
   34220:	mvnne	r3, #0
   34224:	strb	r3, [r5, #22]
   34228:	ldr	r3, [sp, #40]	; 0x28
   3422c:	str	r3, [sp, #16]
   34230:	mov	r3, #1
   34234:	str	r3, [sp, #60]	; 0x3c
   34238:	mov	r3, #0
   3423c:	str	r3, [sp, #36]	; 0x24
   34240:	str	r3, [sp, #52]	; 0x34
   34244:	str	r3, [sp, #56]	; 0x38
   34248:	str	r3, [sp, #72]	; 0x48
   3424c:	b	3429c <fputs@plt+0x231f8>
   34250:	ldr	r6, [r4, #16]
   34254:	cmp	r6, #0
   34258:	bne	342c4 <fputs@plt+0x23220>
   3425c:	ldr	r3, [sp, #68]	; 0x44
   34260:	add	r7, r7, #32
   34264:	add	r3, r3, #1
   34268:	str	r3, [sp, #68]	; 0x44
   3426c:	ldr	r2, [sp, #60]	; 0x3c
   34270:	ldr	r3, [sp, #68]	; 0x44
   34274:	cmp	r3, r2
   34278:	bne	34250 <fputs@plt+0x231ac>
   3427c:	ldr	r3, [sp, #36]	; 0x24
   34280:	add	r3, r3, #1
   34284:	str	r3, [sp, #36]	; 0x24
   34288:	mov	r3, r5
   3428c:	ldr	r5, [sp, #16]
   34290:	str	r3, [sp, #16]
   34294:	ldr	r3, [sp, #20]
   34298:	str	r3, [sp, #60]	; 0x3c
   3429c:	ldr	r3, [sp, #36]	; 0x24
   342a0:	cmp	r3, r8
   342a4:	bge	3462c <fputs@plt+0x23588>
   342a8:	lsl	r3, r3, #2
   342ac:	add	r7, r5, #32
   342b0:	str	r3, [sp, #112]	; 0x70
   342b4:	mov	r3, #0
   342b8:	str	r3, [sp, #20]
   342bc:	str	r3, [sp, #68]	; 0x44
   342c0:	b	3426c <fputs@plt+0x231c8>
   342c4:	ldrsb	r3, [r7, #-10]
   342c8:	mov	r2, #0
   342cc:	str	r3, [sp, #28]
   342d0:	mov	r3, #0
   342d4:	strd	r2, [sp, #128]	; 0x80
   342d8:	ldr	r3, [r7, #-32]	; 0xffffffe0
   342dc:	ldr	r2, [r6]
   342e0:	ldr	sl, [r7, #-28]	; 0xffffffe4
   342e4:	ldr	r1, [r6, #4]
   342e8:	bic	r2, r2, r3
   342ec:	str	r2, [sp, #96]	; 0x60
   342f0:	bic	r2, r1, sl
   342f4:	str	r2, [sp, #100]	; 0x64
   342f8:	ldrd	r0, [sp, #96]	; 0x60
   342fc:	orrs	r2, r0, r1
   34300:	bne	34624 <fputs@plt+0x23580>
   34304:	ldr	r2, [r6, #8]
   34308:	ldr	r1, [r6, #12]
   3430c:	str	r1, [sp, #116]	; 0x74
   34310:	and	r1, r3, r2
   34314:	str	r1, [sp, #104]	; 0x68
   34318:	ldr	r1, [sp, #116]	; 0x74
   3431c:	and	r1, sl, r1
   34320:	str	r1, [sp, #108]	; 0x6c
   34324:	ldrd	r0, [sp, #104]	; 0x68
   34328:	orrs	r1, r0, r1
   3432c:	bne	34624 <fputs@plt+0x23580>
   34330:	ldr	r1, [r6, #36]	; 0x24
   34334:	ldrsh	r9, [r7, #-16]
   34338:	tst	r1, #16384	; 0x4000
   3433c:	beq	34348 <fputs@plt+0x232a4>
   34340:	cmp	r9, #9
   34344:	ble	34624 <fputs@plt+0x23580>
   34348:	ldrh	r1, [r6, #20]
   3434c:	uxth	r9, r9
   34350:	str	r3, [sp, #120]	; 0x78
   34354:	ldrsh	r0, [r6, #18]
   34358:	str	r2, [sp, #124]	; 0x7c
   3435c:	add	r1, r9, r1
   34360:	sxth	r1, r1
   34364:	bl	17ce4 <fputs@plt+0x6c40>
   34368:	ldrsh	r1, [r7, #-12]
   3436c:	bl	17ce4 <fputs@plt+0x6c40>
   34370:	ldrh	r1, [r6, #22]
   34374:	str	r0, [sp, #44]	; 0x2c
   34378:	ldr	r2, [sp, #124]	; 0x7c
   3437c:	add	r9, r9, r1
   34380:	sxth	r3, r9
   34384:	str	r3, [sp, #84]	; 0x54
   34388:	ldr	r3, [sp, #120]	; 0x78
   3438c:	orr	r3, r3, r2
   34390:	str	r3, [sp, #88]	; 0x58
   34394:	ldr	r3, [sp, #116]	; 0x74
   34398:	orr	r3, sl, r3
   3439c:	str	r3, [sp, #92]	; 0x5c
   343a0:	ldr	r3, [sp, #28]
   343a4:	cmp	r3, #0
   343a8:	ldrdge	r2, [r7, #-24]	; 0xffffffe8
   343ac:	strdge	r2, [sp, #128]	; 0x80
   343b0:	bge	343f0 <fputs@plt+0x2334c>
   343b4:	add	r3, sp, #128	; 0x80
   343b8:	ldr	r1, [r4, #8]
   343bc:	sub	r2, r7, #8
   343c0:	mov	r0, r4
   343c4:	str	r6, [sp, #4]
   343c8:	str	r3, [sp, #8]
   343cc:	ldrh	r3, [sp, #36]	; 0x24
   343d0:	str	r3, [sp]
   343d4:	ldrh	r3, [r4, #36]	; 0x24
   343d8:	bl	3381c <fputs@plt+0x22778>
   343dc:	subs	r3, r0, #0
   343e0:	str	r3, [sp, #28]
   343e4:	bge	343f0 <fputs@plt+0x2334c>
   343e8:	ldr	lr, [sp, #44]	; 0x2c
   343ec:	b	344a0 <fputs@plt+0x233fc>
   343f0:	ldr	r3, [sp, #28]
   343f4:	cmp	r3, fp
   343f8:	bge	343e8 <fputs@plt+0x23344>
   343fc:	ldrsh	r3, [sp, #28]
   34400:	ldr	r2, [sp, #64]	; 0x40
   34404:	lsl	r3, r3, #1
   34408:	add	r9, r2, r3
   3440c:	ldrsh	r2, [r2, r3]
   34410:	cmp	r2, #0
   34414:	bne	34490 <fputs@plt+0x233ec>
   34418:	ldr	r3, [sp, #28]
   3441c:	str	r2, [sp, #116]	; 0x74
   34420:	sub	r0, fp, r3
   34424:	mov	r3, #100	; 0x64
   34428:	mul	r0, r3, r0
   3442c:	sdiv	r0, r0, fp
   34430:	asr	r1, r0, #31
   34434:	bl	13068 <fputs@plt+0x1fc4>
   34438:	ldr	r3, [sp, #32]
   3443c:	ldr	r2, [sp, #116]	; 0x74
   34440:	sub	sl, r3, #50	; 0x32
   34444:	ldrh	r3, [r4, #36]	; 0x24
   34448:	add	sl, sl, r0
   3444c:	uxth	sl, sl
   34450:	tst	r3, #16384	; 0x4000
   34454:	ldreq	r0, [sp, #32]
   34458:	beq	3446c <fputs@plt+0x233c8>
   3445c:	ldrsh	r0, [r4, #34]	; 0x22
   34460:	ldr	r3, [sp, #32]
   34464:	cmp	r0, r3
   34468:	movge	r0, r3
   3446c:	cmp	r0, #10
   34470:	ble	34488 <fputs@plt+0x233e4>
   34474:	sxth	r0, r0
   34478:	asr	r1, r0, #31
   3447c:	bl	13068 <fputs@plt+0x1fc4>
   34480:	sub	r0, r0, #33	; 0x21
   34484:	sxth	r2, r0
   34488:	add	sl, sl, r2
   3448c:	strh	sl, [r9]
   34490:	ldrsh	r1, [r9]
   34494:	ldr	r0, [sp, #44]	; 0x2c
   34498:	bl	17ce4 <fputs@plt+0x6c40>
   3449c:	mov	lr, r0
   344a0:	ldr	r9, [sp, #16]
   344a4:	mov	ip, #0
   344a8:	ldr	r3, [sp, #20]
   344ac:	cmp	ip, r3
   344b0:	bne	345bc <fputs@plt+0x23518>
   344b4:	ldr	r3, [sp, #20]
   344b8:	ldr	r2, [sp, #24]
   344bc:	cmp	r3, r2
   344c0:	bge	345f0 <fputs@plt+0x2354c>
   344c4:	ldr	r9, [sp, #20]
   344c8:	add	r3, r9, #1
   344cc:	str	r3, [sp, #20]
   344d0:	ldr	r3, [sp, #16]
   344d4:	add	r9, r3, r9, lsl #5
   344d8:	ldr	r1, [r7, #-32]	; 0xffffffe0
   344dc:	ldr	r3, [r7, #-28]	; 0xffffffe4
   344e0:	ldr	r2, [r6, #8]
   344e4:	ldr	ip, [r6, #12]
   344e8:	ldr	r0, [r9, #24]
   344ec:	orr	r2, r1, r2
   344f0:	orr	r3, r3, ip
   344f4:	strd	r2, [r9]
   344f8:	ldrd	r2, [sp, #128]	; 0x80
   344fc:	strd	r2, [r9, #8]
   34500:	ldr	r3, [sp, #84]	; 0x54
   34504:	strh	lr, [r9, #18]
   34508:	ldr	r2, [sp, #112]	; 0x70
   3450c:	strh	r3, [r9, #16]
   34510:	ldr	r3, [sp, #44]	; 0x2c
   34514:	strh	r3, [r9, #20]
   34518:	ldr	r3, [sp, #28]
   3451c:	strb	r3, [r9, #22]
   34520:	ldr	r1, [r7, #-8]
   34524:	bl	10f18 <memcpy@plt>
   34528:	ldr	r3, [r9, #24]
   3452c:	ldr	r2, [sp, #112]	; 0x70
   34530:	str	r6, [r3, r2]
   34534:	ldr	r3, [sp, #20]
   34538:	ldr	r2, [sp, #24]
   3453c:	cmp	r3, r2
   34540:	blt	34624 <fputs@plt+0x23580>
   34544:	ldr	r3, [sp, #16]
   34548:	mov	r2, #0
   3454c:	str	r2, [sp, #72]	; 0x48
   34550:	mov	r2, #1
   34554:	ldrsh	r3, [r3, #18]
   34558:	str	r3, [sp, #52]	; 0x34
   3455c:	ldr	r3, [sp, #16]
   34560:	ldrsh	r3, [r3, #16]
   34564:	str	r3, [sp, #56]	; 0x38
   34568:	ldr	r3, [sp, #16]
   3456c:	add	r3, r3, #32
   34570:	ldr	r1, [sp, #24]
   34574:	cmp	r2, r1
   34578:	beq	34624 <fputs@plt+0x23580>
   3457c:	ldrsh	r1, [r3, #18]
   34580:	ldr	r0, [sp, #52]	; 0x34
   34584:	cmp	r1, r0
   34588:	bgt	345a0 <fputs@plt+0x234fc>
   3458c:	bne	345b0 <fputs@plt+0x2350c>
   34590:	ldrsh	r0, [r3, #20]
   34594:	ldr	ip, [sp, #56]	; 0x38
   34598:	cmp	r0, ip
   3459c:	ble	345b0 <fputs@plt+0x2350c>
   345a0:	ldrsh	r0, [r3, #20]
   345a4:	str	r1, [sp, #52]	; 0x34
   345a8:	str	r0, [sp, #56]	; 0x38
   345ac:	str	r2, [sp, #72]	; 0x48
   345b0:	add	r2, r2, #1
   345b4:	add	r3, r3, #32
   345b8:	b	34570 <fputs@plt+0x234cc>
   345bc:	ldrd	r2, [r9]
   345c0:	ldrd	r0, [sp, #88]	; 0x58
   345c4:	cmp	r3, r1
   345c8:	cmpeq	r2, r0
   345cc:	bne	345e4 <fputs@plt+0x23540>
   345d0:	ldrb	r3, [r9, #22]
   345d4:	ldr	r2, [sp, #28]
   345d8:	eor	r3, r3, r2
   345dc:	tst	r3, #128	; 0x80
   345e0:	beq	34838 <fputs@plt+0x23794>
   345e4:	add	ip, ip, #1
   345e8:	add	r9, r9, #32
   345ec:	b	344a8 <fputs@plt+0x23404>
   345f0:	ldr	r3, [sp, #52]	; 0x34
   345f4:	cmp	r3, lr
   345f8:	blt	34624 <fputs@plt+0x23580>
   345fc:	ldr	r1, [sp, #44]	; 0x2c
   34600:	moveq	r3, #1
   34604:	movne	r3, #0
   34608:	ldr	r2, [sp, #56]	; 0x38
   3460c:	cmp	r2, r1
   34610:	movgt	r3, #0
   34614:	andle	r3, r3, #1
   34618:	cmp	r3, #0
   3461c:	ldreq	r9, [sp, #72]	; 0x48
   34620:	beq	344d0 <fputs@plt+0x2342c>
   34624:	ldr	r6, [r6, #52]	; 0x34
   34628:	b	34254 <fputs@plt+0x231b0>
   3462c:	ldr	r3, [sp, #60]	; 0x3c
   34630:	cmp	r3, #0
   34634:	addne	r3, r5, #32
   34638:	movne	r2, #1
   3463c:	bne	3467c <fputs@plt+0x235d8>
   34640:	ldr	r1, [pc, #532]	; 3485c <fputs@plt+0x237b8>
   34644:	ldr	r0, [sp, #76]	; 0x4c
   34648:	bl	2f1dc <fputs@plt+0x1e138>
   3464c:	ldr	r1, [sp, #40]	; 0x28
   34650:	ldr	r0, [sp, #80]	; 0x50
   34654:	bl	1b744 <fputs@plt+0xa6a0>
   34658:	mov	r0, #1
   3465c:	add	sp, sp, #140	; 0x8c
   34660:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34664:	ldrsh	r0, [r5, #18]
   34668:	add	r2, r2, #1
   3466c:	ldrsh	r1, [r3, #18]
   34670:	cmp	r0, r1
   34674:	movgt	r5, r3
   34678:	add	r3, r3, #32
   3467c:	ldr	r1, [sp, #60]	; 0x3c
   34680:	cmp	r2, r1
   34684:	bne	34664 <fputs@plt+0x235c0>
   34688:	add	r3, r4, #740	; 0x2e4
   3468c:	mov	r2, #0
   34690:	mov	r0, #72	; 0x48
   34694:	cmp	r2, r8
   34698:	add	r3, r3, #80	; 0x50
   3469c:	blt	347f4 <fputs@plt+0x23750>
   346a0:	ldrh	r3, [r4, #36]	; 0x24
   346a4:	and	r3, r3, #1536	; 0x600
   346a8:	cmp	r3, #1024	; 0x400
   346ac:	bne	34720 <fputs@plt+0x2367c>
   346b0:	ldr	r3, [sp, #32]
   346b4:	ldrb	r2, [r4, #42]	; 0x2a
   346b8:	adds	r3, r3, #0
   346bc:	movne	r3, #1
   346c0:	cmp	r2, #0
   346c4:	movne	r3, #0
   346c8:	cmp	r3, #0
   346cc:	beq	34720 <fputs@plt+0x2367c>
   346d0:	add	r3, sp, #128	; 0x80
   346d4:	ldr	r1, [r4, #12]
   346d8:	mov	r0, r4
   346dc:	str	r3, [sp, #8]
   346e0:	ldr	r3, [r5, #24]
   346e4:	ldr	r2, [sp, #48]	; 0x30
   346e8:	add	r3, r3, r2
   346ec:	add	r2, r5, #24
   346f0:	ldr	r3, [r3, #-4]
   346f4:	str	r3, [sp, #4]
   346f8:	sub	r3, r8, #1
   346fc:	uxth	r3, r3
   34700:	str	r3, [sp]
   34704:	mov	r3, #512	; 0x200
   34708:	bl	3381c <fputs@plt+0x22778>
   3470c:	ldr	r3, [r4, #12]
   34710:	ldr	r3, [r3]
   34714:	cmp	r3, r0
   34718:	moveq	r3, #2
   3471c:	strbeq	r3, [r4, #42]	; 0x2a
   34720:	ldr	r1, [r4, #8]
   34724:	cmp	r1, #0
   34728:	beq	347d8 <fputs@plt+0x23734>
   3472c:	ldrh	r0, [r4, #36]	; 0x24
   34730:	ldrsb	r3, [r5, #22]
   34734:	ands	r2, r0, #512	; 0x200
   34738:	beq	34820 <fputs@plt+0x2377c>
   3473c:	ldr	r2, [r1]
   34740:	cmp	r3, r2
   34744:	moveq	r3, #2
   34748:	strbeq	r3, [r4, #42]	; 0x2a
   3474c:	tst	r0, #2048	; 0x800
   34750:	beq	347d8 <fputs@plt+0x23734>
   34754:	ldrsb	r0, [r4, #38]	; 0x26
   34758:	cmp	r8, #0
   3475c:	ldr	r2, [r1]
   34760:	sub	r3, r0, r2
   34764:	clz	r3, r3
   34768:	lsr	r3, r3, #5
   3476c:	moveq	r3, #0
   34770:	cmp	r3, #0
   34774:	beq	347d8 <fputs@plt+0x23734>
   34778:	mov	r2, #0
   3477c:	mov	r3, #0
   34780:	mov	r0, r4
   34784:	strd	r2, [sp, #128]	; 0x80
   34788:	add	r3, sp, #128	; 0x80
   3478c:	ldr	r2, [sp, #48]	; 0x30
   34790:	str	r3, [sp, #8]
   34794:	ldr	r3, [r5, #24]
   34798:	add	r3, r3, r2
   3479c:	add	r2, r5, #24
   347a0:	ldr	r3, [r3, #-4]
   347a4:	str	r3, [sp, #4]
   347a8:	sub	r3, r8, #1
   347ac:	uxth	r3, r3
   347b0:	str	r3, [sp]
   347b4:	mov	r3, #0
   347b8:	bl	3381c <fputs@plt+0x22778>
   347bc:	ldr	r3, [r4, #8]
   347c0:	ldr	r3, [r3]
   347c4:	cmp	r3, r0
   347c8:	moveq	r3, #1
   347cc:	strbeq	r3, [r4, #39]	; 0x27
   347d0:	ldrdeq	r2, [sp, #128]	; 0x80
   347d4:	strdeq	r2, [r4, #24]
   347d8:	ldrh	r3, [r5, #16]
   347dc:	ldr	r1, [sp, #40]	; 0x28
   347e0:	ldr	r0, [sp, #80]	; 0x50
   347e4:	strh	r3, [r4, #32]
   347e8:	bl	1b744 <fputs@plt+0xa6a0>
   347ec:	mov	r0, #0
   347f0:	b	3465c <fputs@plt+0x235b8>
   347f4:	ldr	r1, [r5, #24]
   347f8:	ldr	r1, [r1, r2, lsl #2]
   347fc:	add	r2, r2, #1
   34800:	str	r1, [r3, #-20]	; 0xffffffec
   34804:	ldrb	r1, [r1, #16]
   34808:	strb	r1, [r3, #-40]	; 0xffffffd8
   3480c:	ldr	ip, [r4, #4]
   34810:	mla	r1, r0, r1, ip
   34814:	ldr	r1, [r1, #52]	; 0x34
   34818:	str	r1, [r3, #-80]	; 0xffffffb0
   3481c:	b	34694 <fputs@plt+0x235f0>
   34820:	cmp	r3, #0
   34824:	strbge	r3, [r4, #38]	; 0x26
   34828:	strblt	r2, [r4, #38]	; 0x26
   3482c:	ldrd	r2, [r5, #8]
   34830:	strd	r2, [r4, #24]
   34834:	b	3474c <fputs@plt+0x236a8>
   34838:	ldrsh	r3, [r9, #18]
   3483c:	cmp	r3, lr
   34840:	blt	34624 <fputs@plt+0x23580>
   34844:	bne	344d8 <fputs@plt+0x23434>
   34848:	ldrsh	r3, [r9, #16]
   3484c:	ldr	r2, [sp, #84]	; 0x54
   34850:	cmp	r3, r2
   34854:	bgt	344d8 <fputs@plt+0x23434>
   34858:	b	34624 <fputs@plt+0x23580>
   3485c:	muleq	r7, r7, r5
   34860:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   34864:	mov	r6, r3
   34868:	mov	r7, r2
   3486c:	ldmib	r1, {r3, r4}
   34870:	ldr	r5, [r0, #8]
   34874:	tst	r3, #1024	; 0x400
   34878:	beq	348a0 <fputs@plt+0x237fc>
   3487c:	cmp	r7, #0
   34880:	mov	r2, r4
   34884:	mov	r3, r6
   34888:	rsbne	r2, r4, #0
   3488c:	mov	r1, #22
   34890:	mov	r0, r5
   34894:	bl	26ab4 <fputs@plt+0x15a10>
   34898:	add	sp, sp, #16
   3489c:	pop	{r4, r5, r6, r7, r8, pc}
   348a0:	mov	r8, r0
   348a4:	add	r1, sp, #8
   348a8:	mov	r0, r4
   348ac:	bl	1a6e8 <fputs@plt+0x9644>
   348b0:	cmp	r0, #0
   348b4:	beq	348f8 <fputs@plt+0x23854>
   348b8:	cmp	r0, #2
   348bc:	movne	r0, #0
   348c0:	andeq	r0, r7, #1
   348c4:	cmp	r0, #0
   348c8:	bne	34930 <fputs@plt+0x2388c>
   348cc:	mov	r2, #2
   348d0:	ldr	r1, [pc, #124]	; 34954 <fputs@plt+0x238b0>
   348d4:	mov	r0, r4
   348d8:	bl	23104 <fputs@plt+0x12060>
   348dc:	cmp	r0, #0
   348e0:	bne	3493c <fputs@plt+0x23898>
   348e4:	mov	r2, r4
   348e8:	ldr	r1, [pc, #104]	; 34958 <fputs@plt+0x238b4>
   348ec:	mov	r0, r8
   348f0:	bl	2f1dc <fputs@plt+0x1e138>
   348f4:	b	34898 <fputs@plt+0x237f4>
   348f8:	cmp	r7, #0
   348fc:	beq	34910 <fputs@plt+0x2386c>
   34900:	ldrd	r2, [sp, #8]
   34904:	rsbs	r2, r2, #0
   34908:	rsc	r3, r3, #0
   3490c:	strd	r2, [sp, #8]
   34910:	mvn	r3, #12
   34914:	mov	r2, r6
   34918:	mov	r1, #23
   3491c:	mov	r0, r5
   34920:	str	r3, [sp]
   34924:	add	r3, sp, #8
   34928:	bl	26980 <fputs@plt+0x158dc>
   3492c:	b	34898 <fputs@plt+0x237f4>
   34930:	mov	r2, #0
   34934:	mov	r3, #-2147483648	; 0x80000000
   34938:	b	3490c <fputs@plt+0x23868>
   3493c:	mov	r3, r6
   34940:	mov	r2, r7
   34944:	mov	r1, r4
   34948:	mov	r0, r5
   3494c:	bl	269e4 <fputs@plt+0x15940>
   34950:	b	34898 <fputs@plt+0x237f4>
   34954:	andeq	r5, r7, r9, lsr #11
   34958:	andeq	r5, r7, ip, lsr #11
   3495c:	ldr	r2, [r1, #32]
   34960:	ldr	r3, [r1, #44]	; 0x2c
   34964:	cmn	r3, r2
   34968:	bxeq	lr
   3496c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34970:	mov	r4, r1
   34974:	sub	sp, sp, #20
   34978:	mov	r6, r0
   3497c:	mov	r2, #0
   34980:	mov	r1, #25
   34984:	mov	r7, #0
   34988:	ldr	r8, [r0, #8]
   3498c:	mvn	sl, #0
   34990:	mov	fp, r7
   34994:	ldr	r3, [r4, #20]
   34998:	ldr	r9, [pc, #160]	; 34a40 <fputs@plt+0x2399c>
   3499c:	mov	r0, r8
   349a0:	str	r3, [sp]
   349a4:	ldr	r3, [r4, #16]
   349a8:	bl	2654c <fputs@plt+0x154a8>
   349ac:	ldr	r5, [r4, #40]	; 0x28
   349b0:	add	r5, r5, #16
   349b4:	ldr	r3, [r4, #44]	; 0x2c
   349b8:	cmp	r3, r7
   349bc:	bgt	349c8 <fputs@plt+0x23924>
   349c0:	add	sp, sp, #20
   349c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   349c8:	ldr	r3, [r5, #-4]
   349cc:	cmp	r3, #0
   349d0:	blt	34a00 <fputs@plt+0x2395c>
   349d4:	ldr	r3, [r5, #-16]
   349d8:	ldr	r1, [r3, #20]
   349dc:	cmp	r1, #0
   349e0:	beq	349f0 <fputs@plt+0x2394c>
   349e4:	ldr	r3, [r1]
   349e8:	cmp	r3, #1
   349ec:	beq	34a0c <fputs@plt+0x23968>
   349f0:	mov	r1, r9
   349f4:	mov	r0, r6
   349f8:	bl	2f1dc <fputs@plt+0x1e138>
   349fc:	str	sl, [r5, #-4]
   34a00:	add	r7, r7, #1
   34a04:	add	r5, r5, #16
   34a08:	b	349b4 <fputs@plt+0x23910>
   34a0c:	mov	r3, #0
   34a10:	mov	r0, r6
   34a14:	mov	r2, r3
   34a18:	bl	3378c <fputs@plt+0x226e8>
   34a1c:	mvn	r3, #5
   34a20:	mov	r1, #57	; 0x39
   34a24:	str	fp, [sp]
   34a28:	stmib	sp, {r0, r3}
   34a2c:	mov	r3, #0
   34a30:	mov	r0, r8
   34a34:	ldr	r2, [r5, #-4]
   34a38:	bl	2666c <fputs@plt+0x155c8>
   34a3c:	b	34a00 <fputs@plt+0x2395c>
   34a40:	andeq	r5, r7, r4, asr #11
   34a44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   34a48:	cmp	r1, #0
   34a4c:	ldr	r5, [r0]
   34a50:	ldr	sl, [sp, #32]
   34a54:	ldr	r8, [sp, #36]	; 0x24
   34a58:	ldrd	r6, [sp, #40]	; 0x28
   34a5c:	bne	34aac <fputs@plt+0x23a08>
   34a60:	orrs	ip, r6, r7
   34a64:	beq	34aac <fputs@plt+0x23a08>
   34a68:	ldr	r3, [pc, #152]	; 34b08 <fputs@plt+0x23a64>
   34a6c:	cmp	r6, #0
   34a70:	ldr	r2, [pc, #148]	; 34b0c <fputs@plt+0x23a68>
   34a74:	ldr	r1, [pc, #148]	; 34b10 <fputs@plt+0x23a6c>
   34a78:	moveq	r2, r3
   34a7c:	bl	2f1dc <fputs@plt+0x1e138>
   34a80:	mov	r1, r6
   34a84:	mov	r0, r5
   34a88:	bl	1f4b0 <fputs@plt+0xe40c>
   34a8c:	mov	r1, r7
   34a90:	mov	r0, r5
   34a94:	bl	1b9a8 <fputs@plt+0xa904>
   34a98:	mov	r1, r8
   34a9c:	mov	r0, r5
   34aa0:	bl	1f4a8 <fputs@plt+0xe404>
   34aa4:	mov	r9, #0
   34aa8:	b	34b00 <fputs@plt+0x23a5c>
   34aac:	mov	r0, r5
   34ab0:	bl	278f4 <fputs@plt+0x16850>
   34ab4:	subs	r9, r0, #0
   34ab8:	beq	34a80 <fputs@plt+0x239dc>
   34abc:	ldr	r3, [r9]
   34ac0:	cmp	r3, #0
   34ac4:	beq	34a80 <fputs@plt+0x239dc>
   34ac8:	sub	r4, r3, #1
   34acc:	ldr	r3, [sl, #4]
   34ad0:	cmp	r3, #0
   34ad4:	beq	34af0 <fputs@plt+0x23a4c>
   34ad8:	mov	r1, sl
   34adc:	mov	r0, r5
   34ae0:	bl	1c908 <fputs@plt+0xb864>
   34ae4:	mov	r3, #72	; 0x48
   34ae8:	mla	r3, r3, r4, r9
   34aec:	str	r0, [r3, #20]
   34af0:	mov	r3, #72	; 0x48
   34af4:	mla	r3, r3, r4, r9
   34af8:	str	r8, [r3, #28]
   34afc:	strd	r6, [r3, #56]	; 0x38
   34b00:	mov	r0, r9
   34b04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34b08:	strdeq	r5, [r7], -r7
   34b0c:			; <UNDEFINED> instruction: 0x000756bf
   34b10:	strdeq	r5, [r7], -sp
   34b14:	push	{r4, r5, r6, r7, r8, r9, lr}
   34b18:	sub	sp, sp, #28
   34b1c:	ldr	r4, [r1, #48]	; 0x30
   34b20:	cmp	r4, #0
   34b24:	beq	34b3c <fputs@plt+0x23a98>
   34b28:	ldr	r3, [r1, #44]	; 0x2c
   34b2c:	cmp	r3, #0
   34b30:	movne	r4, r1
   34b34:	bne	34b54 <fputs@plt+0x23ab0>
   34b38:	mov	r4, #0
   34b3c:	mov	r0, r4
   34b40:	add	sp, sp, #28
   34b44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   34b48:	ldr	r4, [r4, #48]	; 0x30
   34b4c:	cmp	r4, #0
   34b50:	beq	34b3c <fputs@plt+0x23a98>
   34b54:	ldrb	r2, [r4, #4]
   34b58:	cmp	r2, #119	; 0x77
   34b5c:	cmpne	r2, #116	; 0x74
   34b60:	beq	34b48 <fputs@plt+0x23aa4>
   34b64:	ldm	r3, {r3, ip}
   34b68:	mov	r2, #20
   34b6c:	sub	r3, r3, #1
   34b70:	b	34b8c <fputs@plt+0x23ae8>
   34b74:	mul	lr, r2, r3
   34b78:	ldr	lr, [ip, lr]
   34b7c:	ldr	lr, [lr, #4]
   34b80:	tst	lr, #256	; 0x100
   34b84:	bne	34c18 <fputs@plt+0x23b74>
   34b88:	sub	r3, r3, #1
   34b8c:	cmp	r3, #0
   34b90:	bge	34b74 <fputs@plt+0x23ad0>
   34b94:	b	34b38 <fputs@plt+0x23a94>
   34b98:	mov	r2, #68	; 0x44
   34b9c:	mov	r1, r5
   34ba0:	mov	r0, r6
   34ba4:	bl	10f18 <memcpy@plt>
   34ba8:	mov	r2, r4
   34bac:	mov	r1, #158	; 0x9e
   34bb0:	str	r9, [r5, #28]
   34bb4:	mov	r0, r8
   34bb8:	bl	1cc70 <fputs@plt+0xbbcc>
   34bbc:	mov	r2, r0
   34bc0:	mov	r1, r4
   34bc4:	ldr	r0, [r7]
   34bc8:	bl	27dd0 <fputs@plt+0x16d2c>
   34bcc:	mov	r3, #119	; 0x77
   34bd0:	str	r0, [r5]
   34bd4:	strb	r3, [r5, #4]
   34bd8:	ldr	r3, [r5, #8]
   34bdc:	str	r4, [r5, #32]
   34be0:	str	r4, [r6, #36]	; 0x24
   34be4:	str	r4, [r6, #40]	; 0x28
   34be8:	str	r4, [r6, #44]	; 0x2c
   34bec:	bic	r3, r3, #128	; 0x80
   34bf0:	str	r4, [r5, #48]	; 0x30
   34bf4:	orr	r3, r3, #32768	; 0x8000
   34bf8:	str	r3, [r5, #8]
   34bfc:	ldr	r3, [r6, #48]	; 0x30
   34c00:	str	r4, [r5, #52]	; 0x34
   34c04:	str	r4, [r5, #64]	; 0x40
   34c08:	str	r6, [r3, #52]	; 0x34
   34c0c:	str	r4, [r6, #56]	; 0x38
   34c10:	str	r4, [r6, #60]	; 0x3c
   34c14:	b	34b3c <fputs@plt+0x23a98>
   34c18:	ldr	r7, [r0]
   34c1c:	mov	r2, #68	; 0x44
   34c20:	mov	r3, #0
   34c24:	mov	r5, r1
   34c28:	ldr	r8, [r7]
   34c2c:	mov	r0, r8
   34c30:	bl	1d308 <fputs@plt+0xc264>
   34c34:	subs	r6, r0, #0
   34c38:	beq	34c7c <fputs@plt+0x23bd8>
   34c3c:	mov	r2, #0
   34c40:	mov	r3, #0
   34c44:	str	r6, [sp, #4]
   34c48:	mov	r4, #0
   34c4c:	mov	r0, r7
   34c50:	mov	r1, r4
   34c54:	strd	r2, [sp, #16]
   34c58:	add	r3, sp, #16
   34c5c:	mov	r2, r4
   34c60:	str	r3, [sp]
   34c64:	mov	r3, r4
   34c68:	str	r4, [sp, #8]
   34c6c:	str	r4, [sp, #12]
   34c70:	bl	34a44 <fputs@plt+0x239a0>
   34c74:	subs	r9, r0, #0
   34c78:	bne	34b98 <fputs@plt+0x23af4>
   34c7c:	mov	r4, #2
   34c80:	b	34b3c <fputs@plt+0x23a98>
   34c84:	push	{r4, r5, r6, r7, r8, lr}
   34c88:	mov	r4, r0
   34c8c:	mov	r5, r2
   34c90:	mov	r2, #0
   34c94:	mov	r7, r3
   34c98:	ldr	r0, [r0]
   34c9c:	bl	27dd0 <fputs@plt+0x16d2c>
   34ca0:	ldr	r2, [sp, #24]
   34ca4:	mov	r6, r0
   34ca8:	cmn	r2, #1
   34cac:	cmpeq	r7, #0
   34cb0:	beq	34cd8 <fputs@plt+0x23c34>
   34cb4:	ldr	r3, [r4]
   34cb8:	ldrb	r3, [r3, #149]	; 0x95
   34cbc:	cmp	r3, #0
   34cc0:	bne	34cd8 <fputs@plt+0x23c34>
   34cc4:	ldr	r1, [pc, #40]	; 34cf4 <fputs@plt+0x23c50>
   34cc8:	mov	r0, r4
   34ccc:	ldr	r3, [r5]
   34cd0:	ldr	r2, [r5, #4]
   34cd4:	bl	2f1dc <fputs@plt+0x1e138>
   34cd8:	mov	r0, r4
   34cdc:	mov	r3, #1
   34ce0:	mov	r2, r5
   34ce4:	mov	r1, r6
   34ce8:	bl	1c9b0 <fputs@plt+0xb90c>
   34cec:	mov	r0, r6
   34cf0:	pop	{r4, r5, r6, r7, r8, pc}
   34cf4:	andeq	r5, r7, r1, lsr #12
   34cf8:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34cfc:	mov	r4, r1
   34d00:	mov	r9, r0
   34d04:	mov	r1, r2
   34d08:	mov	r7, r3
   34d0c:	ldr	r5, [r0]
   34d10:	mov	r0, r5
   34d14:	bl	1c908 <fputs@plt+0xb864>
   34d18:	cmp	r0, #0
   34d1c:	cmpne	r4, #0
   34d20:	mov	r6, r0
   34d24:	bne	34dd0 <fputs@plt+0x23d2c>
   34d28:	cmp	r4, #0
   34d2c:	bne	34d78 <fputs@plt+0x23cd4>
   34d30:	mov	r2, #24
   34d34:	mov	r3, #0
   34d38:	mov	r0, r5
   34d3c:	bl	1d308 <fputs@plt+0xc264>
   34d40:	b	34d94 <fputs@plt+0x23cf0>
   34d44:	mov	r0, r6
   34d48:	ldr	r1, [sl, r8, lsl #4]
   34d4c:	bl	1233c <fputs@plt+0x1298>
   34d50:	cmp	r0, #0
   34d54:	bne	34d68 <fputs@plt+0x23cc4>
   34d58:	mov	r2, r6
   34d5c:	mov	r1, fp
   34d60:	mov	r0, r9
   34d64:	bl	2f1dc <fputs@plt+0x1e138>
   34d68:	add	r8, r8, #1
   34d6c:	ldr	r2, [r4]
   34d70:	cmp	r2, r8
   34d74:	bgt	34d44 <fputs@plt+0x23ca0>
   34d78:	ldr	r2, [r4]
   34d7c:	mov	r1, r4
   34d80:	mov	r0, r5
   34d84:	lsl	r2, r2, #4
   34d88:	add	r2, r2, #24
   34d8c:	asr	r3, r2, #31
   34d90:	bl	24b0c <fputs@plt+0x13a68>
   34d94:	ldrb	r1, [r5, #69]	; 0x45
   34d98:	cmp	r1, #0
   34d9c:	beq	34de0 <fputs@plt+0x23d3c>
   34da0:	mov	r1, r7
   34da4:	mov	r0, r5
   34da8:	bl	1f534 <fputs@plt+0xe490>
   34dac:	mov	r0, r5
   34db0:	ldr	r1, [sp, #40]	; 0x28
   34db4:	bl	1f4a8 <fputs@plt+0xe404>
   34db8:	mov	r0, r5
   34dbc:	mov	r1, r6
   34dc0:	bl	1b744 <fputs@plt+0xa6a0>
   34dc4:	mov	r0, r4
   34dc8:	add	sp, sp, #4
   34dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34dd0:	mov	r8, #0
   34dd4:	add	sl, r4, #8
   34dd8:	ldr	fp, [pc, #36]	; 34e04 <fputs@plt+0x23d60>
   34ddc:	b	34d6c <fputs@plt+0x23cc8>
   34de0:	ldr	r3, [r0]
   34de4:	ldr	ip, [sp, #40]	; 0x28
   34de8:	add	r2, r0, r3, lsl #4
   34dec:	add	r3, r3, #1
   34df0:	strd	r6, [r2, #8]
   34df4:	str	ip, [r2, #16]
   34df8:	str	r1, [r2, #20]
   34dfc:	str	r3, [r0]
   34e00:	b	34dc8 <fputs@plt+0x23d24>
   34e04:	andeq	r5, r7, r7, asr #12
   34e08:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   34e0c:	subs	r6, r2, #0
   34e10:	bne	34e20 <fputs@plt+0x23d7c>
   34e14:	mov	r0, #0
   34e18:	add	sp, sp, #8
   34e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34e20:	ldr	ip, [r0]
   34e24:	mov	r7, r0
   34e28:	ldrb	r2, [ip, #69]	; 0x45
   34e2c:	cmp	r2, #0
   34e30:	bne	34e14 <fputs@plt+0x23d70>
   34e34:	mov	r8, r3
   34e38:	ldr	lr, [r6]
   34e3c:	ldr	r3, [ip, #100]	; 0x64
   34e40:	cmp	lr, r3
   34e44:	ble	34e5c <fputs@plt+0x23db8>
   34e48:	mov	r2, r8
   34e4c:	ldr	r1, [pc, #128]	; 34ed4 <fputs@plt+0x23e30>
   34e50:	bl	2f1dc <fputs@plt+0x1e138>
   34e54:	mov	r0, #1
   34e58:	b	34e18 <fputs@plt+0x23d74>
   34e5c:	ldr	r5, [r6, #4]
   34e60:	mov	sl, r2
   34e64:	ldr	r9, [r1]
   34e68:	add	r5, r5, #20
   34e6c:	ldr	r3, [r6]
   34e70:	cmp	r2, r3
   34e74:	bge	34e14 <fputs@plt+0x23d70>
   34e78:	ldrh	r1, [r5, #-4]
   34e7c:	add	r4, r2, #1
   34e80:	cmp	r1, #0
   34e84:	beq	34ec8 <fputs@plt+0x23e24>
   34e88:	ldr	r3, [r9]
   34e8c:	cmp	r1, r3
   34e90:	ble	34eb0 <fputs@plt+0x23e0c>
   34e94:	mov	r2, r4
   34e98:	ldr	r1, [pc, #56]	; 34ed8 <fputs@plt+0x23e34>
   34e9c:	mov	r0, r7
   34ea0:	str	r3, [sp]
   34ea4:	mov	r3, r8
   34ea8:	bl	2f1dc <fputs@plt+0x1e138>
   34eac:	b	34e54 <fputs@plt+0x23db0>
   34eb0:	sub	r2, r1, #1
   34eb4:	mov	r0, r7
   34eb8:	stm	sp, {r8, sl}
   34ebc:	ldr	r3, [r5, #-20]	; 0xffffffec
   34ec0:	ldr	r1, [r9, #4]
   34ec4:	bl	20788 <fputs@plt+0xf6e4>
   34ec8:	mov	r2, r4
   34ecc:	add	r5, r5, #20
   34ed0:	b	34e6c <fputs@plt+0x23dc8>
   34ed4:	andeq	r5, r7, r5, ror #12
   34ed8:	andeq	r5, r7, r4, lsl #13
   34edc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34ee0:	subs	r4, r2, #0
   34ee4:	sub	sp, sp, #36	; 0x24
   34ee8:	moveq	r0, r4
   34eec:	beq	34f38 <fputs@plt+0x23e94>
   34ef0:	mov	r8, r3
   34ef4:	mov	r7, r1
   34ef8:	ldr	r3, [r1]
   34efc:	mov	r9, #0
   34f00:	str	r0, [sp, #8]
   34f04:	ldr	r5, [r4, #4]
   34f08:	ldr	fp, [r0]
   34f0c:	ldr	r3, [r3]
   34f10:	add	r5, r5, #20
   34f14:	str	r3, [sp, #16]
   34f18:	ldr	r3, [r4]
   34f1c:	cmp	r3, r9
   34f20:	bgt	34f40 <fputs@plt+0x23e9c>
   34f24:	mov	r3, r8
   34f28:	mov	r2, r4
   34f2c:	mov	r1, r7
   34f30:	mov	r0, fp
   34f34:	bl	34e08 <fputs@plt+0x23d64>
   34f38:	add	sp, sp, #36	; 0x24
   34f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34f40:	ldr	sl, [r5, #-20]	; 0xffffffec
   34f44:	mov	r0, sl
   34f48:	bl	14844 <fputs@plt+0x37a0>
   34f4c:	ldrb	r3, [r8]
   34f50:	mov	r6, r0
   34f54:	cmp	r3, #71	; 0x47
   34f58:	beq	34f8c <fputs@plt+0x23ee8>
   34f5c:	ldrb	r3, [r0]
   34f60:	cmp	r3, #27
   34f64:	movne	r3, #0
   34f68:	strne	r3, [sp, #28]
   34f6c:	bne	34f8c <fputs@plt+0x23ee8>
   34f70:	mov	r1, r0
   34f74:	ldr	r0, [r7]
   34f78:	bl	18ecc <fputs@plt+0x7e28>
   34f7c:	cmp	r0, #0
   34f80:	str	r0, [sp, #28]
   34f84:	strhgt	r0, [r5, #-4]
   34f88:	bgt	34fdc <fputs@plt+0x23f38>
   34f8c:	add	r1, sp, #28
   34f90:	mov	r0, r6
   34f94:	bl	18fe4 <fputs@plt+0x7f40>
   34f98:	cmp	r0, #0
   34f9c:	beq	34fe8 <fputs@plt+0x23f44>
   34fa0:	ldr	r3, [sp, #28]
   34fa4:	movw	r2, #65534	; 0xfffe
   34fa8:	sub	r1, r3, #1
   34fac:	cmp	r1, r2
   34fb0:	bls	34fd8 <fputs@plt+0x23f34>
   34fb4:	ldr	r3, [sp, #16]
   34fb8:	add	r2, r9, #1
   34fbc:	mov	r0, fp
   34fc0:	ldr	r1, [pc, #132]	; 3504c <fputs@plt+0x23fa8>
   34fc4:	str	r3, [sp]
   34fc8:	mov	r3, r8
   34fcc:	bl	2f1dc <fputs@plt+0x1e138>
   34fd0:	mov	r0, #1
   34fd4:	b	34f38 <fputs@plt+0x23e94>
   34fd8:	strh	r3, [r5, #-4]
   34fdc:	add	r9, r9, #1
   34fe0:	add	r5, r5, #20
   34fe4:	b	34f18 <fputs@plt+0x23e74>
   34fe8:	mov	r1, sl
   34fec:	strh	r0, [r5, #-4]
   34ff0:	ldr	r0, [sp, #8]
   34ff4:	bl	2f5d8 <fputs@plt+0x1e534>
   34ff8:	subs	r6, r0, #0
   34ffc:	bne	34fd0 <fputs@plt+0x23f2c>
   35000:	ldr	r3, [r7]
   35004:	ldr	r2, [r3]
   35008:	str	r2, [sp, #12]
   3500c:	ldr	r2, [sp, #12]
   35010:	cmp	r2, r6
   35014:	ble	34fdc <fputs@plt+0x23f38>
   35018:	str	r3, [sp, #20]
   3501c:	mvn	r2, #0
   35020:	ldr	r0, [r3, #4]
   35024:	mov	r3, #20
   35028:	mul	r1, r3, r6
   3502c:	add	r6, r6, #1
   35030:	ldr	r1, [r0, r1]
   35034:	mov	r0, sl
   35038:	bl	1a944 <fputs@plt+0x98a0>
   3503c:	cmp	r0, #0
   35040:	ldr	r3, [sp, #20]
   35044:	strheq	r6, [r5, #-4]
   35048:	b	3500c <fputs@plt+0x23f68>
   3504c:	andeq	r5, r7, r4, lsl #13
   35050:	ldr	r3, [r1, #8]
   35054:	ands	r2, r3, #4
   35058:	beq	35064 <fputs@plt+0x23fc0>
   3505c:	mov	r0, #1
   35060:	bx	lr
   35064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35068:	sub	sp, sp, #116	; 0x74
   3506c:	tst	r3, #32
   35070:	ldr	r4, [r0]
   35074:	ldr	r8, [r0, #24]
   35078:	ldr	r0, [r4]
   3507c:	str	r0, [sp, #16]
   35080:	bne	350b4 <fputs@plt+0x24010>
   35084:	mov	r2, r8
   35088:	mov	r0, r4
   3508c:	bl	18d90 <fputs@plt+0x7cec>
   35090:	ldr	r3, [r4, #68]	; 0x44
   35094:	cmp	r3, #0
   35098:	bne	350ac <fputs@plt+0x24008>
   3509c:	ldr	r3, [sp, #16]
   350a0:	ldrb	r3, [r3, #69]	; 0x45
   350a4:	cmp	r3, #0
   350a8:	beq	3537c <fputs@plt+0x242d8>
   350ac:	mov	r0, #2
   350b0:	b	35380 <fputs@plt+0x242dc>
   350b4:	ldr	r3, [r1, #48]	; 0x30
   350b8:	mov	r9, r1
   350bc:	mov	r5, r1
   350c0:	strd	r2, [sp, #20]
   350c4:	adds	r3, r3, #0
   350c8:	movne	r3, #1
   350cc:	str	r3, [sp, #28]
   350d0:	ldr	r3, [r5, #8]
   350d4:	mov	r2, #28
   350d8:	mov	r1, #0
   350dc:	add	r0, sp, #52	; 0x34
   350e0:	orr	r3, r3, #4
   350e4:	str	r3, [r5, #8]
   350e8:	bl	10e88 <memset@plt>
   350ec:	add	r0, sp, #48	; 0x30
   350f0:	ldr	r1, [r5, #56]	; 0x38
   350f4:	str	r4, [sp, #48]	; 0x30
   350f8:	bl	2f5d8 <fputs@plt+0x1e534>
   350fc:	cmp	r0, #0
   35100:	bne	350ac <fputs@plt+0x24008>
   35104:	add	r0, sp, #48	; 0x30
   35108:	ldr	r1, [r5, #60]	; 0x3c
   3510c:	bl	2f5d8 <fputs@plt+0x1e534>
   35110:	cmp	r0, #0
   35114:	bne	350ac <fputs@plt+0x24008>
   35118:	ldr	r3, [r5, #8]
   3511c:	tst	r3, #32768	; 0x8000
   35120:	beq	35138 <fputs@plt+0x24094>
   35124:	ldr	r3, [r5, #28]
   35128:	ldr	r2, [r5, #44]	; 0x2c
   3512c:	ldr	r3, [r3, #28]
   35130:	str	r2, [r3, #44]	; 0x2c
   35134:	str	r0, [r5, #44]	; 0x2c
   35138:	mov	sl, #0
   3513c:	mov	fp, #72	; 0x48
   35140:	ldr	r6, [r5, #28]
   35144:	ldr	r3, [r6]
   35148:	cmp	r3, sl
   3514c:	bgt	351d8 <fputs@plt+0x24134>
   35150:	mov	r3, #1
   35154:	add	r7, sp, #48	; 0x30
   35158:	ldr	r1, [r5]
   3515c:	mov	r0, r7
   35160:	str	r6, [sp, #52]	; 0x34
   35164:	str	r8, [sp, #64]	; 0x40
   35168:	strh	r3, [sp, #76]	; 0x4c
   3516c:	bl	2f6e0 <fputs@plt+0x1e63c>
   35170:	cmp	r0, #0
   35174:	bne	350ac <fputs@plt+0x24008>
   35178:	ldr	r6, [r5, #36]	; 0x24
   3517c:	ldrh	r3, [sp, #76]	; 0x4c
   35180:	cmp	r6, #0
   35184:	bne	35198 <fputs@plt+0x240f4>
   35188:	tst	r3, #2
   3518c:	biceq	r3, r3, #1
   35190:	strheq	r3, [sp, #76]	; 0x4c
   35194:	beq	351ac <fputs@plt+0x24108>
   35198:	ldr	r2, [r5, #8]
   3519c:	and	r3, r3, #4096	; 0x1000
   351a0:	orr	r3, r3, r2
   351a4:	orr	r3, r3, #8
   351a8:	str	r3, [r5, #8]
   351ac:	ldr	r1, [r5, #40]	; 0x28
   351b0:	clz	r3, r6
   351b4:	lsr	r3, r3, #5
   351b8:	cmp	r1, #0
   351bc:	moveq	r3, #0
   351c0:	cmp	r3, #0
   351c4:	beq	352b0 <fputs@plt+0x2420c>
   351c8:	ldr	r1, [pc, #1460]	; 35784 <fputs@plt+0x246e0>
   351cc:	mov	r0, r4
   351d0:	bl	2f1dc <fputs@plt+0x1e138>
   351d4:	b	350ac <fputs@plt+0x24008>
   351d8:	mla	r3, fp, sl, r6
   351dc:	ldr	r1, [r3, #28]
   351e0:	cmp	r1, #0
   351e4:	movne	r7, #0
   351e8:	movne	r2, r8
   351ec:	ldrne	r3, [r4, #496]	; 0x1f0
   351f0:	bne	35208 <fputs@plt+0x24164>
   351f4:	add	sl, sl, #1
   351f8:	b	35140 <fputs@plt+0x2409c>
   351fc:	ldr	r0, [r2, #20]
   35200:	ldr	r2, [r2, #16]
   35204:	add	r7, r7, r0
   35208:	cmp	r2, #0
   3520c:	bne	351fc <fputs@plt+0x24158>
   35210:	mla	r2, fp, sl, r6
   35214:	str	r3, [sp, #12]
   35218:	add	r0, sp, #80	; 0x50
   3521c:	ldr	r3, [pc, #1380]	; 35788 <fputs@plt+0x246e4>
   35220:	ldr	r2, [r2, #16]
   35224:	cmp	r2, #0
   35228:	strne	r2, [r4, #496]	; 0x1f0
   3522c:	mov	r2, #0
   35230:	str	r4, [sp, #80]	; 0x50
   35234:	str	r3, [sp, #84]	; 0x54
   35238:	ldr	r3, [pc, #1356]	; 3578c <fputs@plt+0x246e8>
   3523c:	str	r3, [sp, #88]	; 0x58
   35240:	str	r2, [sp, #92]	; 0x5c
   35244:	str	r2, [sp, #96]	; 0x60
   35248:	str	r2, [sp, #100]	; 0x64
   3524c:	str	r8, [sp, #104]	; 0x68
   35250:	bl	18a0c <fputs@plt+0x7968>
   35254:	ldr	r3, [sp, #12]
   35258:	str	r3, [r4, #496]	; 0x1f0
   3525c:	ldr	r3, [r4, #68]	; 0x44
   35260:	cmp	r3, #0
   35264:	bne	350ac <fputs@plt+0x24008>
   35268:	ldr	r3, [sp, #16]
   3526c:	ldrb	r3, [r3, #69]	; 0x45
   35270:	cmp	r3, #0
   35274:	bne	350ac <fputs@plt+0x24008>
   35278:	mov	r3, r8
   3527c:	cmp	r3, #0
   35280:	bne	352a0 <fputs@plt+0x241fc>
   35284:	mla	r6, fp, sl, r6
   35288:	adds	r7, r7, #0
   3528c:	movne	r7, #1
   35290:	ldrb	r3, [r6, #45]	; 0x2d
   35294:	bfi	r3, r7, #3, #1
   35298:	strb	r3, [r6, #45]	; 0x2d
   3529c:	b	351f4 <fputs@plt+0x24150>
   352a0:	ldr	r2, [r3, #20]
   352a4:	ldr	r3, [r3, #16]
   352a8:	sub	r7, r7, r2
   352ac:	b	3527c <fputs@plt+0x241d8>
   352b0:	ldr	r3, [r5]
   352b4:	mov	r0, r7
   352b8:	str	r3, [sp, #56]	; 0x38
   352bc:	bl	2f5d8 <fputs@plt+0x1e534>
   352c0:	cmp	r0, #0
   352c4:	bne	350ac <fputs@plt+0x24008>
   352c8:	mov	r0, r7
   352cc:	ldr	r1, [r5, #32]
   352d0:	bl	2f5d8 <fputs@plt+0x1e534>
   352d4:	subs	r3, r0, #0
   352d8:	str	r3, [sp, #12]
   352dc:	bne	350ac <fputs@plt+0x24008>
   352e0:	mov	sl, r3
   352e4:	mov	fp, #72	; 0x48
   352e8:	ldr	r3, [r5, #28]
   352ec:	ldr	r2, [r3]
   352f0:	cmp	r2, sl
   352f4:	bgt	35388 <fputs@plt+0x242e4>
   352f8:	ldrh	r2, [sp, #76]	; 0x4c
   352fc:	mov	r1, #0
   35300:	str	r1, [sp, #64]	; 0x40
   35304:	orr	r2, r2, #1
   35308:	strh	r2, [sp, #76]	; 0x4c
   3530c:	ldr	r2, [r5, #8]
   35310:	tst	r2, #32768	; 0x8000
   35314:	ldrne	r3, [r3, #28]
   35318:	ldrne	r2, [r3, #44]	; 0x2c
   3531c:	strne	r2, [r5, #44]	; 0x2c
   35320:	strne	r1, [r3, #44]	; 0x2c
   35324:	ldr	r2, [sp, #20]
   35328:	ldr	r3, [sp, #28]
   3532c:	cmp	r3, r2
   35330:	ble	353bc <fputs@plt+0x24318>
   35334:	ldr	r3, [sp, #16]
   35338:	ldrb	r3, [r3, #69]	; 0x45
   3533c:	cmp	r3, #0
   35340:	bne	350ac <fputs@plt+0x24008>
   35344:	cmp	r6, #0
   35348:	bne	353dc <fputs@plt+0x24338>
   3534c:	ldr	r3, [r5, #52]	; 0x34
   35350:	cmp	r3, #0
   35354:	bne	3543c <fputs@plt+0x24398>
   35358:	ldr	r3, [sp, #20]
   3535c:	ldr	r5, [r5, #48]	; 0x30
   35360:	add	r3, r3, #1
   35364:	cmp	r5, #0
   35368:	str	r3, [sp, #20]
   3536c:	bne	350d0 <fputs@plt+0x2402c>
   35370:	ldr	r3, [sp, #24]
   35374:	cmp	r3, #0
   35378:	bne	35490 <fputs@plt+0x243ec>
   3537c:	mov	r0, #1
   35380:	add	sp, sp, #116	; 0x74
   35384:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35388:	mla	r2, fp, sl, r3
   3538c:	ldrb	r2, [r2, #45]	; 0x2d
   35390:	tst	r2, #4
   35394:	bne	353a0 <fputs@plt+0x242fc>
   35398:	add	sl, sl, #1
   3539c:	b	352e8 <fputs@plt+0x24244>
   353a0:	mla	r2, sl, fp, fp
   353a4:	mov	r0, r7
   353a8:	ldr	r1, [r3, r2]
   353ac:	bl	2f6e0 <fputs@plt+0x1e63c>
   353b0:	cmp	r0, #0
   353b4:	beq	35398 <fputs@plt+0x242f4>
   353b8:	b	350ac <fputs@plt+0x24008>
   353bc:	ldr	r3, [pc, #972]	; 35790 <fputs@plt+0x246ec>
   353c0:	mov	r1, r5
   353c4:	add	r0, sp, #48	; 0x30
   353c8:	ldr	r2, [r5, #44]	; 0x2c
   353cc:	bl	34edc <fputs@plt+0x23e38>
   353d0:	cmp	r0, #0
   353d4:	beq	35334 <fputs@plt+0x24290>
   353d8:	b	350ac <fputs@plt+0x24008>
   353dc:	ldr	r3, [pc, #944]	; 35794 <fputs@plt+0x246f0>
   353e0:	mov	r2, r6
   353e4:	mov	r1, r5
   353e8:	add	r0, sp, #48	; 0x30
   353ec:	bl	34edc <fputs@plt+0x23e38>
   353f0:	cmp	r0, #0
   353f4:	bne	350ac <fputs@plt+0x24008>
   353f8:	ldr	r3, [sp, #16]
   353fc:	ldrb	r3, [r3, #69]	; 0x45
   35400:	cmp	r3, #0
   35404:	bne	350ac <fputs@plt+0x24008>
   35408:	ldr	r3, [r6]
   3540c:	mov	r1, #20
   35410:	ldr	r2, [r6, #4]
   35414:	cmp	r3, r0
   35418:	ble	3534c <fputs@plt+0x242a8>
   3541c:	mul	ip, r1, r0
   35420:	ldr	ip, [r2, ip]
   35424:	ldr	ip, [ip, #4]
   35428:	tst	ip, #2
   3542c:	ldrne	r1, [pc, #868]	; 35798 <fputs@plt+0x246f4>
   35430:	bne	351cc <fputs@plt+0x24128>
   35434:	add	r0, r0, #1
   35438:	b	35414 <fputs@plt+0x24370>
   3543c:	ldr	r2, [r3]
   35440:	ldr	r1, [r5]
   35444:	ldr	r2, [r2]
   35448:	ldr	r1, [r1]
   3544c:	cmp	r1, r2
   35450:	beq	35358 <fputs@plt+0x242b4>
   35454:	ldr	r2, [r3, #8]
   35458:	tst	r2, #256	; 0x100
   3545c:	ldrne	r1, [pc, #824]	; 3579c <fputs@plt+0x246f8>
   35460:	bne	351cc <fputs@plt+0x24128>
   35464:	ldrb	r3, [r3, #4]
   35468:	ldr	r1, [pc, #816]	; 357a0 <fputs@plt+0x246fc>
   3546c:	sub	r3, r3, #116	; 0x74
   35470:	cmp	r3, #2
   35474:	ldrls	r2, [pc, #808]	; 357a4 <fputs@plt+0x24700>
   35478:	ldrhi	r2, [pc, #808]	; 357a8 <fputs@plt+0x24704>
   3547c:	addls	r3, r2, r3, lsl #2
   35480:	ldrls	r2, [r3, #3684]	; 0xe64
   35484:	mov	r0, r4
   35488:	bl	2f1dc <fputs@plt+0x1e138>
   3548c:	b	350ac <fputs@plt+0x24008>
   35490:	ldr	r7, [r9, #44]	; 0x2c
   35494:	cmp	r7, #0
   35498:	beq	3537c <fputs@plt+0x242d8>
   3549c:	ldr	r8, [r4]
   354a0:	ldr	r3, [r7]
   354a4:	ldr	r2, [r8, #100]	; 0x64
   354a8:	cmp	r3, r2
   354ac:	movle	ip, #20
   354b0:	ldrle	r0, [r7, #4]
   354b4:	ble	354d4 <fputs@plt+0x24430>
   354b8:	ldr	r1, [pc, #748]	; 357ac <fputs@plt+0x24708>
   354bc:	b	351cc <fputs@plt+0x24128>
   354c0:	mla	r2, ip, r5, r0
   354c4:	add	r5, r5, #1
   354c8:	ldrb	r1, [r2, #13]
   354cc:	bfc	r1, #0, #1
   354d0:	strb	r1, [r2, #13]
   354d4:	cmp	r3, r5
   354d8:	bgt	354c0 <fputs@plt+0x2441c>
   354dc:	mov	r3, #0
   354e0:	str	r3, [r9, #52]	; 0x34
   354e4:	ldr	r3, [r9, #48]	; 0x30
   354e8:	cmp	r3, #0
   354ec:	bne	3556c <fputs@plt+0x244c8>
   354f0:	ldr	r3, [r9]
   354f4:	ldr	r5, [r7, #4]
   354f8:	str	r3, [sp, #24]
   354fc:	mov	r3, #0
   35500:	str	r3, [sp, #16]
   35504:	str	r3, [sp, #28]
   35508:	ldr	r2, [r7]
   3550c:	ldr	r3, [sp, #16]
   35510:	cmp	r3, r2
   35514:	blt	35578 <fputs@plt+0x244d4>
   35518:	ldr	r9, [r9, #52]	; 0x34
   3551c:	ldr	r3, [sp, #28]
   35520:	cmp	r9, #0
   35524:	moveq	r3, #0
   35528:	cmp	r3, #0
   3552c:	bne	354f0 <fputs@plt+0x2444c>
   35530:	mov	r1, #20
   35534:	ldr	r3, [sp, #12]
   35538:	cmp	r2, r3
   3553c:	ble	3537c <fputs@plt+0x242d8>
   35540:	ldr	r3, [r7, #4]
   35544:	ldr	r0, [sp, #12]
   35548:	mla	r3, r1, r0, r3
   3554c:	add	r0, r0, #1
   35550:	str	r0, [sp, #12]
   35554:	ldrb	r3, [r3, #13]
   35558:	tst	r3, #1
   3555c:	bne	35534 <fputs@plt+0x24490>
   35560:	mov	r2, r0
   35564:	ldr	r1, [pc, #580]	; 357b0 <fputs@plt+0x2470c>
   35568:	b	35484 <fputs@plt+0x243e0>
   3556c:	str	r9, [r3, #52]	; 0x34
   35570:	mov	r9, r3
   35574:	b	354e4 <fputs@plt+0x24440>
   35578:	mvn	r3, #0
   3557c:	str	r3, [sp, #44]	; 0x2c
   35580:	ldrb	r3, [r5, #13]
   35584:	tst	r3, #1
   35588:	bne	35728 <fputs@plt+0x24684>
   3558c:	ldr	r0, [r5]
   35590:	bl	14844 <fputs@plt+0x37a0>
   35594:	add	r1, sp, #44	; 0x2c
   35598:	mov	sl, r0
   3559c:	bl	18fe4 <fputs@plt+0x7f40>
   355a0:	subs	r6, r0, #0
   355a4:	beq	35658 <fputs@plt+0x245b4>
   355a8:	ldr	r3, [sp, #24]
   355ac:	ldr	r2, [sp, #44]	; 0x2c
   355b0:	ldr	r3, [r3]
   355b4:	cmp	r2, #0
   355b8:	ble	35638 <fputs@plt+0x24594>
   355bc:	cmp	r2, r3
   355c0:	bgt	35638 <fputs@plt+0x24594>
   355c4:	mov	r2, #0
   355c8:	mov	r1, #132	; 0x84
   355cc:	mov	r0, r8
   355d0:	bl	1cc70 <fputs@plt+0xbbcc>
   355d4:	cmp	r0, #0
   355d8:	beq	350ac <fputs@plt+0x24008>
   355dc:	ldr	r3, [r0, #4]
   355e0:	orr	r3, r3, #1024	; 0x400
   355e4:	str	r3, [r0, #4]
   355e8:	ldr	r3, [sp, #44]	; 0x2c
   355ec:	str	r3, [r0, #8]
   355f0:	ldr	r3, [r5]
   355f4:	cmp	sl, r3
   355f8:	streq	r0, [r5]
   355fc:	beq	35614 <fputs@plt+0x24570>
   35600:	ldr	r2, [r3, #12]
   35604:	ldrb	r1, [r2]
   35608:	cmp	r1, #95	; 0x5f
   3560c:	beq	3577c <fputs@plt+0x246d8>
   35610:	str	r0, [r3, #12]
   35614:	mov	r1, sl
   35618:	mov	r0, r8
   3561c:	bl	1f4b0 <fputs@plt+0xe40c>
   35620:	ldr	r3, [sp, #44]	; 0x2c
   35624:	strh	r3, [r5, #16]
   35628:	ldrb	r3, [r5, #13]
   3562c:	orr	r3, r3, #1
   35630:	strb	r3, [r5, #13]
   35634:	b	35728 <fputs@plt+0x24684>
   35638:	ldr	r2, [sp, #16]
   3563c:	mov	r0, r4
   35640:	str	r3, [sp]
   35644:	ldr	r1, [pc, #360]	; 357b4 <fputs@plt+0x24710>
   35648:	ldr	r3, [pc, #320]	; 35790 <fputs@plt+0x246ec>
   3564c:	add	r2, r2, #1
   35650:	bl	2f1dc <fputs@plt+0x1e138>
   35654:	b	350ac <fputs@plt+0x24008>
   35658:	ldrb	r3, [sl]
   3565c:	cmp	r3, #27
   35660:	strne	r6, [sp, #44]	; 0x2c
   35664:	bne	35680 <fputs@plt+0x245dc>
   35668:	mov	r1, sl
   3566c:	ldr	r0, [sp, #24]
   35670:	bl	18ecc <fputs@plt+0x7e28>
   35674:	cmp	r0, #0
   35678:	str	r0, [sp, #44]	; 0x2c
   3567c:	bne	35714 <fputs@plt+0x24670>
   35680:	mov	r1, sl
   35684:	mov	r2, #0
   35688:	mov	r0, r8
   3568c:	bl	20308 <fputs@plt+0xf264>
   35690:	ldrb	r1, [r8, #69]	; 0x45
   35694:	str	r0, [sp, #20]
   35698:	cmp	r1, #0
   3569c:	bne	35708 <fputs@plt+0x24664>
   356a0:	mov	r2, #20
   356a4:	add	r0, sp, #92	; 0x5c
   356a8:	ldr	fp, [r9]
   356ac:	bl	10e88 <memset@plt>
   356b0:	ldr	r3, [r9, #28]
   356b4:	mov	r1, #1
   356b8:	add	r0, sp, #80	; 0x50
   356bc:	str	r4, [sp, #80]	; 0x50
   356c0:	strh	r1, [sp, #108]	; 0x6c
   356c4:	str	r3, [sp, #84]	; 0x54
   356c8:	ldr	r3, [r4]
   356cc:	str	fp, [sp, #88]	; 0x58
   356d0:	ldrb	r2, [r3, #73]	; 0x49
   356d4:	strb	r1, [r3, #73]	; 0x49
   356d8:	ldr	r1, [sp, #20]
   356dc:	str	r3, [sp, #32]
   356e0:	str	r2, [sp, #36]	; 0x24
   356e4:	bl	2f5d8 <fputs@plt+0x1e534>
   356e8:	ldr	r3, [sp, #32]
   356ec:	cmp	r0, #0
   356f0:	moveq	r6, r0
   356f4:	ldr	r2, [sp, #36]	; 0x24
   356f8:	strb	r2, [r3, #73]	; 0x49
   356fc:	ldreq	r3, [fp]
   35700:	beq	3576c <fputs@plt+0x246c8>
   35704:	str	r6, [sp, #44]	; 0x2c
   35708:	mov	r0, r8
   3570c:	ldr	r1, [sp, #20]
   35710:	bl	1f4b0 <fputs@plt+0xe40c>
   35714:	ldr	r3, [sp, #44]	; 0x2c
   35718:	cmp	r3, #0
   3571c:	movle	r3, #1
   35720:	strle	r3, [sp, #28]
   35724:	bgt	355c4 <fputs@plt+0x24520>
   35728:	ldr	r3, [sp, #16]
   3572c:	add	r5, r5, #20
   35730:	add	r3, r3, #1
   35734:	str	r3, [sp, #16]
   35738:	b	35508 <fputs@plt+0x24464>
   3573c:	str	r3, [sp, #32]
   35740:	mov	r3, #20
   35744:	mvn	r2, #0
   35748:	ldr	ip, [fp, #4]
   3574c:	mul	r0, r3, r6
   35750:	add	r6, r6, #1
   35754:	ldr	r1, [sp, #20]
   35758:	ldr	r0, [ip, r0]
   3575c:	bl	1a944 <fputs@plt+0x98a0>
   35760:	cmp	r0, #1
   35764:	ldr	r3, [sp, #32]
   35768:	ble	35704 <fputs@plt+0x24660>
   3576c:	cmp	r6, r3
   35770:	blt	3573c <fputs@plt+0x24698>
   35774:	mov	r6, #0
   35778:	b	35704 <fputs@plt+0x24660>
   3577c:	mov	r3, r2
   35780:	b	35600 <fputs@plt+0x2455c>
   35784:	andeq	r5, r7, r2, asr #13
   35788:	andeq	r6, r3, r0, ror #1
   3578c:	andeq	r5, r3, r0, asr r0
   35790:	andeq	r5, r7, lr, ror #13
   35794:	strdeq	r5, [r7], -r4
   35798:	strdeq	r5, [r7], -sl
   3579c:	andeq	r5, r7, r5, lsr r7
   357a0:	andeq	r5, r7, r3, ror #14
   357a4:	muleq	r7, r0, r4
   357a8:			; <UNDEFINED> instruction: 0x000756bc
   357ac:			; <UNDEFINED> instruction: 0x000757b5
   357b0:	ldrdeq	r5, [r7], -r7
   357b4:	andeq	r5, r7, r4, lsl #13
   357b8:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   357bc:	mov	sl, r3
   357c0:	mov	r4, r0
   357c4:	mov	r7, r1
   357c8:	mov	r8, r2
   357cc:	ldr	r5, [r0]
   357d0:	ldr	r3, [r5, #16]
   357d4:	ldr	r9, [r3, sl, lsl #4]
   357d8:	ldr	r3, [r0, #496]	; 0x1f0
   357dc:	str	r9, [sp]
   357e0:	str	r3, [sp, #4]
   357e4:	mov	r3, r2
   357e8:	mov	r2, r1
   357ec:	mov	r1, #20
   357f0:	ldr	r6, [r5, #296]	; 0x128
   357f4:	ldr	r0, [r5, #300]	; 0x12c
   357f8:	blx	r6
   357fc:	cmp	r0, #1
   35800:	mov	r6, r0
   35804:	bne	3585c <fputs@plt+0x247b8>
   35808:	ldr	r3, [r5, #20]
   3580c:	cmp	r3, #2
   35810:	cmple	sl, #0
   35814:	beq	35844 <fputs@plt+0x247a0>
   35818:	mov	r3, r7
   3581c:	mov	r2, r9
   35820:	ldr	r1, [pc, #80]	; 35878 <fputs@plt+0x247d4>
   35824:	mov	r0, r4
   35828:	str	r8, [sp]
   3582c:	bl	2f1dc <fputs@plt+0x1e138>
   35830:	mov	r3, #23
   35834:	str	r3, [r4, #12]
   35838:	mov	r0, r6
   3583c:	add	sp, sp, #8
   35840:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35844:	mov	r3, r8
   35848:	mov	r2, r7
   3584c:	ldr	r1, [pc, #40]	; 3587c <fputs@plt+0x247d8>
   35850:	mov	r0, r4
   35854:	bl	2f1dc <fputs@plt+0x1e138>
   35858:	b	35830 <fputs@plt+0x2478c>
   3585c:	bics	r3, r0, #2
   35860:	beq	35838 <fputs@plt+0x24794>
   35864:	ldr	r1, [pc, #20]	; 35880 <fputs@plt+0x247dc>
   35868:	mov	r0, r4
   3586c:	bl	2f1dc <fputs@plt+0x1e138>
   35870:	mov	r3, #1
   35874:	b	35834 <fputs@plt+0x24790>
   35878:	andeq	r5, r7, r4, lsl r8
   3587c:	andeq	r5, r7, r5, lsr r8
   35880:	strdeq	r5, [r7], -r0
   35884:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35888:	sub	sp, sp, #76	; 0x4c
   3588c:	mov	sl, r0
   35890:	strd	r2, [sp, #12]
   35894:	subs	r2, r1, #0
   35898:	ldr	r3, [r0]
   3589c:	str	r2, [sp, #24]
   358a0:	ldr	r5, [sp, #116]	; 0x74
   358a4:	str	r3, [sp, #36]	; 0x24
   358a8:	mvn	r3, #0
   358ac:	str	r3, [r5, #28]
   358b0:	mov	r3, #0
   358b4:	str	r3, [r5, #44]	; 0x2c
   358b8:	beq	35ef8 <fputs@plt+0x24e54>
   358bc:	ldr	r2, [sp, #112]	; 0x70
   358c0:	ldrh	r4, [r2, #28]
   358c4:	ands	r4, r4, #20
   358c8:	ldreq	r3, [sp, #36]	; 0x24
   358cc:	ldreq	r6, [r3, #20]
   358d0:	beq	35930 <fputs@plt+0x2488c>
   358d4:	str	r3, [sp, #24]
   358d8:	str	r3, [sp, #28]
   358dc:	b	35908 <fputs@plt+0x24864>
   358e0:	ldr	r1, [sp, #24]
   358e4:	ldr	r3, [sp, #36]	; 0x24
   358e8:	ldr	r3, [r3, #16]
   358ec:	ldr	r0, [r3, r4, lsl #4]
   358f0:	add	r7, r3, r4, lsl #4
   358f4:	bl	1233c <fputs@plt+0x1298>
   358f8:	cmp	r0, #0
   358fc:	bne	3592c <fputs@plt+0x24888>
   35900:	ldr	r3, [r7, #12]
   35904:	str	r3, [sp, #28]
   35908:	ldr	r3, [sp, #112]	; 0x70
   3590c:	str	r3, [sp, #20]
   35910:	mov	r3, #0
   35914:	mov	r6, r3
   35918:	mov	fp, r3
   3591c:	mov	r4, r3
   35920:	str	r3, [sp, #44]	; 0x2c
   35924:	str	r3, [sp, #48]	; 0x30
   35928:	b	35d04 <fputs@plt+0x24c60>
   3592c:	add	r4, r4, #1
   35930:	cmp	r6, r4
   35934:	bgt	358e0 <fputs@plt+0x2483c>
   35938:	mov	r3, #0
   3593c:	b	35904 <fputs@plt+0x24860>
   35940:	ldr	r3, [sp, #20]
   35944:	ldr	r4, [r3, #4]
   35948:	cmp	r4, #0
   3594c:	beq	359a8 <fputs@plt+0x24904>
   35950:	mov	r7, r4
   35954:	mov	r4, #0
   35958:	ldr	r3, [r7], #8
   3595c:	str	r4, [sp, #40]	; 0x28
   35960:	str	r3, [sp, #60]	; 0x3c
   35964:	ldr	r2, [sp, #40]	; 0x28
   35968:	ldr	r3, [sp, #60]	; 0x3c
   3596c:	cmp	r3, r2
   35970:	bgt	35a70 <fputs@plt+0x249cc>
   35974:	cmp	r6, #0
   35978:	beq	359a8 <fputs@plt+0x24904>
   3597c:	ldr	r2, [r6, #16]
   35980:	ldr	r3, [r6, #44]	; 0x2c
   35984:	str	r3, [r5, #28]
   35988:	str	r2, [r5, #44]	; 0x2c
   3598c:	ldrb	r3, [r6, #36]	; 0x24
   35990:	tst	r3, #8
   35994:	ldrne	r3, [r5, #4]
   35998:	orrne	r3, r3, #1048576	; 0x100000
   3599c:	strne	r3, [r5, #4]
   359a0:	ldr	r3, [r2, #64]	; 0x40
   359a4:	str	r3, [sp, #28]
   359a8:	ldr	r2, [sp, #12]
   359ac:	ldr	r3, [sp, #24]
   359b0:	orrs	r3, r3, fp
   359b4:	moveq	r3, #1
   359b8:	movne	r3, #0
   359bc:	cmp	r2, #0
   359c0:	moveq	r3, #0
   359c4:	cmp	r3, #0
   359c8:	beq	35c80 <fputs@plt+0x24bdc>
   359cc:	ldr	fp, [sl, #420]	; 0x1a4
   359d0:	cmp	fp, #0
   359d4:	beq	35c80 <fputs@plt+0x24bdc>
   359d8:	ldrb	r7, [sl, #440]	; 0x1b8
   359dc:	cmp	r7, #109	; 0x6d
   359e0:	beq	35a08 <fputs@plt+0x24964>
   359e4:	mov	r1, r2
   359e8:	ldr	r0, [pc, #1736]	; 360b8 <fputs@plt+0x25014>
   359ec:	bl	1233c <fputs@plt+0x1298>
   359f0:	cmp	r0, #0
   359f4:	moveq	r3, #1
   359f8:	streq	r3, [r5, #28]
   359fc:	beq	35a20 <fputs@plt+0x2497c>
   35a00:	cmp	r7, #108	; 0x6c
   35a04:	beq	35d9c <fputs@plt+0x24cf8>
   35a08:	ldr	r0, [pc, #1708]	; 360bc <fputs@plt+0x25018>
   35a0c:	ldr	r1, [sp, #12]
   35a10:	bl	1233c <fputs@plt+0x1298>
   35a14:	cmp	r0, #0
   35a18:	bne	35d9c <fputs@plt+0x24cf8>
   35a1c:	str	r0, [r5, #28]
   35a20:	ldrsh	r8, [fp, #34]	; 0x22
   35a24:	mov	r7, #0
   35a28:	ldr	r9, [fp, #4]
   35a2c:	ldr	r3, [fp, #64]	; 0x40
   35a30:	str	r3, [sp, #28]
   35a34:	cmp	r8, r7
   35a38:	bgt	35c3c <fputs@plt+0x24b98>
   35a3c:	ldr	r0, [sp, #16]
   35a40:	bl	192e4 <fputs@plt+0x8240>
   35a44:	cmp	r0, #0
   35a48:	beq	35a68 <fputs@plt+0x249c4>
   35a4c:	ldrb	r3, [fp, #42]	; 0x2a
   35a50:	mvn	r8, r8
   35a54:	lsr	r8, r8, #31
   35a58:	eor	r3, r3, #64	; 0x40
   35a5c:	ands	r3, r8, r3, lsr #6
   35a60:	addne	r4, r4, #1
   35a64:	bne	35c60 <fputs@plt+0x24bbc>
   35a68:	mov	fp, #1
   35a6c:	b	35c80 <fputs@plt+0x24bdc>
   35a70:	ldr	r3, [r7, #16]
   35a74:	str	r3, [sp, #32]
   35a78:	ldr	r3, [r7, #20]
   35a7c:	cmp	r3, #0
   35a80:	beq	35b24 <fputs@plt+0x24a80>
   35a84:	ldr	r2, [r3, #8]
   35a88:	tst	r2, #1024	; 0x400
   35a8c:	beq	35b24 <fputs@plt+0x24a80>
   35a90:	ldr	r3, [r3]
   35a94:	mov	r8, #0
   35a98:	mov	r9, r8
   35a9c:	str	r3, [sp, #52]	; 0x34
   35aa0:	ldr	r3, [r3]
   35aa4:	str	r3, [sp, #56]	; 0x38
   35aa8:	ldr	r3, [sp, #56]	; 0x38
   35aac:	cmp	r3, r9
   35ab0:	bgt	35adc <fputs@plt+0x24a38>
   35ab4:	ldr	r3, [sp, #12]
   35ab8:	cmp	r3, #0
   35abc:	moveq	r8, #1
   35ac0:	cmp	r8, #0
   35ac4:	beq	360a8 <fputs@plt+0x25004>
   35ac8:	ldr	r3, [sp, #40]	; 0x28
   35acc:	add	r7, r7, #72	; 0x48
   35ad0:	add	r3, r3, #1
   35ad4:	str	r3, [sp, #40]	; 0x28
   35ad8:	b	35964 <fputs@plt+0x248c0>
   35adc:	ldr	r2, [sp, #12]
   35ae0:	ldr	r3, [sp, #52]	; 0x34
   35ae4:	ldr	r1, [sp, #16]
   35ae8:	ldr	r0, [r3, #4]
   35aec:	mov	r3, #20
   35af0:	mla	r0, r3, r9, r0
   35af4:	ldr	r3, [sp, #24]
   35af8:	ldr	r0, [r0, #8]
   35afc:	bl	23240 <fputs@plt+0x1219c>
   35b00:	cmp	r0, #0
   35b04:	beq	35b1c <fputs@plt+0x24a78>
   35b08:	add	r4, r4, #1
   35b0c:	mov	r6, r7
   35b10:	strh	r9, [r5, #32]
   35b14:	mov	r8, #1
   35b18:	mov	fp, #2
   35b1c:	add	r9, r9, #1
   35b20:	b	35aa8 <fputs@plt+0x24a04>
   35b24:	ldr	r3, [sp, #24]
   35b28:	cmp	r3, #0
   35b2c:	beq	35b40 <fputs@plt+0x24a9c>
   35b30:	ldrd	r2, [sp, #28]
   35b34:	ldr	r3, [r3, #64]	; 0x40
   35b38:	cmp	r3, r2
   35b3c:	bne	35ac8 <fputs@plt+0x24a24>
   35b40:	ldr	r3, [sp, #12]
   35b44:	cmp	r3, #0
   35b48:	beq	35b6c <fputs@plt+0x24ac8>
   35b4c:	ldr	r0, [r7, #12]
   35b50:	ldr	r1, [sp, #12]
   35b54:	cmp	r0, #0
   35b58:	ldreq	r3, [sp, #32]
   35b5c:	ldreq	r0, [r3]
   35b60:	bl	1233c <fputs@plt+0x1298>
   35b64:	cmp	r0, #0
   35b68:	bne	35ac8 <fputs@plt+0x24a24>
   35b6c:	mov	r3, fp
   35b70:	mov	r8, #0
   35b74:	cmp	r3, #0
   35b78:	ldr	r3, [sp, #32]
   35b7c:	add	fp, fp, #1
   35b80:	moveq	r6, r7
   35b84:	ldr	r3, [r3, #4]
   35b88:	str	r3, [sp, #56]	; 0x38
   35b8c:	ldr	r3, [sp, #32]
   35b90:	ldrsh	r3, [r3, #34]	; 0x22
   35b94:	str	r3, [sp, #52]	; 0x34
   35b98:	ldr	r3, [sp, #52]	; 0x34
   35b9c:	cmp	r3, r8
   35ba0:	ble	35ac8 <fputs@plt+0x24a24>
   35ba4:	ldr	r1, [sp, #16]
   35ba8:	ldr	r3, [sp, #56]	; 0x38
   35bac:	ldr	r0, [r3, r8, lsl #4]
   35bb0:	bl	1233c <fputs@plt+0x1298>
   35bb4:	subs	r9, r0, #0
   35bb8:	bne	35c34 <fputs@plt+0x24b90>
   35bbc:	cmp	r4, #1
   35bc0:	bne	35bf0 <fputs@plt+0x24b4c>
   35bc4:	ldrb	r3, [r7, #36]	; 0x24
   35bc8:	tst	r3, #4
   35bcc:	bne	35c34 <fputs@plt+0x24b90>
   35bd0:	ldr	r3, [r7, #52]	; 0x34
   35bd4:	cmp	r3, #0
   35bd8:	beq	35bf0 <fputs@plt+0x24b4c>
   35bdc:	ldr	r2, [r3, #4]
   35be0:	str	r2, [sp, #64]	; 0x40
   35be4:	ldr	r2, [sp, #64]	; 0x40
   35be8:	cmp	r9, r2
   35bec:	blt	35c10 <fputs@plt+0x24b6c>
   35bf0:	ldr	r3, [sp, #32]
   35bf4:	add	r4, r4, #1
   35bf8:	mov	r6, r7
   35bfc:	ldrsh	r3, [r3, #32]
   35c00:	cmp	r3, r8
   35c04:	mvneq	r8, #0
   35c08:	strh	r8, [r5, #32]
   35c0c:	b	35ac8 <fputs@plt+0x24a24>
   35c10:	ldr	r2, [r3]
   35c14:	str	r3, [sp, #68]	; 0x44
   35c18:	ldr	r1, [sp, #16]
   35c1c:	ldr	r0, [r2, r9, lsl #3]
   35c20:	bl	1233c <fputs@plt+0x1298>
   35c24:	cmp	r0, #0
   35c28:	addne	r9, r9, #1
   35c2c:	ldrne	r3, [sp, #68]	; 0x44
   35c30:	bne	35be4 <fputs@plt+0x24b40>
   35c34:	add	r8, r8, #1
   35c38:	b	35b98 <fputs@plt+0x24af4>
   35c3c:	ldr	r0, [r9, r7, lsl #4]
   35c40:	ldr	r1, [sp, #16]
   35c44:	bl	1233c <fputs@plt+0x1298>
   35c48:	cmp	r0, #0
   35c4c:	bne	35d4c <fputs@plt+0x24ca8>
   35c50:	ldrsh	r3, [fp, #32]
   35c54:	add	r4, r4, #1
   35c58:	cmp	r3, r7
   35c5c:	bne	35d54 <fputs@plt+0x24cb0>
   35c60:	mov	r3, #68	; 0x44
   35c64:	mvn	r7, #0
   35c68:	strb	r3, [r5, #1]
   35c6c:	mov	r3, #1
   35c70:	strh	r7, [r5, #32]
   35c74:	str	fp, [r5, #44]	; 0x2c
   35c78:	mov	fp, r3
   35c7c:	str	r3, [sp, #48]	; 0x30
   35c80:	cmp	r4, #0
   35c84:	cmpeq	fp, #1
   35c88:	bne	35cdc <fputs@plt+0x24c38>
   35c8c:	cmp	r6, #0
   35c90:	beq	35da4 <fputs@plt+0x24d00>
   35c94:	ldr	r3, [sp, #20]
   35c98:	ldrh	r3, [r3, #28]
   35c9c:	ands	r7, r3, #32
   35ca0:	bne	35da4 <fputs@plt+0x24d00>
   35ca4:	ldr	r0, [sp, #16]
   35ca8:	bl	192e4 <fputs@plt+0x8240>
   35cac:	subs	r4, r0, #0
   35cb0:	beq	35cdc <fputs@plt+0x24c38>
   35cb4:	ldr	r3, [r6, #16]
   35cb8:	ldrb	r3, [r3, #42]	; 0x2a
   35cbc:	tst	r3, #64	; 0x40
   35cc0:	movne	r4, r7
   35cc4:	bne	35cdc <fputs@plt+0x24c38>
   35cc8:	mvn	r3, #0
   35ccc:	mov	r4, #1
   35cd0:	strh	r3, [r5, #32]
   35cd4:	mov	r3, #68	; 0x44
   35cd8:	strb	r3, [r5, #1]
   35cdc:	ldr	r3, [sp, #20]
   35ce0:	ldr	r8, [r3, #8]
   35ce4:	cmp	r8, #0
   35ce8:	beq	35cfc <fputs@plt+0x24c58>
   35cec:	ldr	r3, [sp, #12]
   35cf0:	orrs	r7, r3, r4
   35cf4:	ldreq	r2, [r8]
   35cf8:	beq	35ed0 <fputs@plt+0x24e2c>
   35cfc:	cmp	r4, #0
   35d00:	beq	35ed8 <fputs@plt+0x24e34>
   35d04:	ldr	r2, [sp, #20]
   35d08:	clz	r3, r4
   35d0c:	lsr	r3, r3, #5
   35d10:	cmp	r2, #0
   35d14:	moveq	r3, #0
   35d18:	cmp	r3, #0
   35d1c:	bne	35940 <fputs@plt+0x2489c>
   35d20:	ldr	r3, [sp, #12]
   35d24:	orrs	r3, r4, r3
   35d28:	bne	35f00 <fputs@plt+0x24e5c>
   35d2c:	ldr	r2, [r5, #4]
   35d30:	tst	r2, #64	; 0x40
   35d34:	movne	r2, #97	; 0x61
   35d38:	strne	r3, [r5, #44]	; 0x2c
   35d3c:	strbne	r2, [r5]
   35d40:	bne	360a0 <fputs@plt+0x24ffc>
   35d44:	ldr	r2, [pc, #884]	; 360c0 <fputs@plt+0x2501c>
   35d48:	b	35f18 <fputs@plt+0x24e74>
   35d4c:	add	r7, r7, #1
   35d50:	b	35a34 <fputs@plt+0x24990>
   35d54:	ldr	r3, [r5, #28]
   35d58:	cmp	r3, #0
   35d5c:	mov	r3, #1
   35d60:	beq	35d80 <fputs@plt+0x24cdc>
   35d64:	ldr	r2, [sl, #436]	; 0x1b4
   35d68:	cmp	r7, #31
   35d6c:	lslle	r3, r3, r7
   35d70:	mvngt	r3, #0
   35d74:	orr	r3, r2, r3
   35d78:	str	r3, [sl, #436]	; 0x1b4
   35d7c:	b	35c6c <fputs@plt+0x24bc8>
   35d80:	ldr	r2, [sl, #432]	; 0x1b0
   35d84:	cmp	r7, #31
   35d88:	lslle	r3, r3, r7
   35d8c:	mvngt	r3, #0
   35d90:	orr	r3, r2, r3
   35d94:	str	r3, [sl, #432]	; 0x1b0
   35d98:	b	35c6c <fputs@plt+0x24bc8>
   35d9c:	mov	fp, #0
   35da0:	b	35c80 <fputs@plt+0x24bdc>
   35da4:	mov	r4, #0
   35da8:	b	35cdc <fputs@plt+0x24c38>
   35dac:	ldr	r9, [r8, #4]
   35db0:	mov	r3, #20
   35db4:	mla	r3, r3, r7, r9
   35db8:	ldr	r4, [r3, #4]
   35dbc:	str	r3, [sp, #40]	; 0x28
   35dc0:	cmp	r4, #0
   35dc4:	beq	35ecc <fputs@plt+0x24e28>
   35dc8:	mov	r0, r4
   35dcc:	ldr	r1, [sp, #16]
   35dd0:	str	r2, [sp, #32]
   35dd4:	bl	1233c <fputs@plt+0x1298>
   35dd8:	cmp	r0, #0
   35ddc:	ldr	r2, [sp, #32]
   35de0:	ldr	r3, [sp, #40]	; 0x28
   35de4:	bne	35ecc <fputs@plt+0x24e28>
   35de8:	ldr	r2, [sp, #20]
   35dec:	ldr	r3, [r3]
   35df0:	ldrh	r2, [r2, #28]
   35df4:	tst	r2, #1
   35df8:	bne	35e24 <fputs@plt+0x24d80>
   35dfc:	ldr	r3, [r3, #4]
   35e00:	tst	r3, #2
   35e04:	beq	35e24 <fputs@plt+0x24d80>
   35e08:	mov	r2, r4
   35e0c:	ldr	r1, [pc, #688]	; 360c4 <fputs@plt+0x25020>
   35e10:	mov	r0, sl
   35e14:	bl	2f1dc <fputs@plt+0x1e138>
   35e18:	mov	r0, #2
   35e1c:	add	sp, sp, #76	; 0x4c
   35e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35e24:	ldr	r3, [sp, #44]	; 0x2c
   35e28:	mov	r2, r7
   35e2c:	mov	r1, r9
   35e30:	mov	r0, sl
   35e34:	str	r3, [sp, #4]
   35e38:	ldr	r3, [pc, #648]	; 360c8 <fputs@plt+0x25024>
   35e3c:	str	r3, [sp]
   35e40:	mov	r3, r5
   35e44:	bl	20788 <fputs@plt+0xf6e4>
   35e48:	ldr	r2, [r5, #4]
   35e4c:	ands	r4, r2, #4194304	; 0x400000
   35e50:	bne	35ea0 <fputs@plt+0x24dfc>
   35e54:	ldr	r0, [sl]
   35e58:	ldr	r3, [r0, #296]	; 0x128
   35e5c:	cmp	r3, #0
   35e60:	beq	35ea0 <fputs@plt+0x24dfc>
   35e64:	ldr	r1, [sp, #28]
   35e68:	bl	19670 <fputs@plt+0x85cc>
   35e6c:	subs	r3, r0, #0
   35e70:	blt	35ea0 <fputs@plt+0x24dfc>
   35e74:	ldrb	r2, [r5]
   35e78:	cmp	r2, #62	; 0x3e
   35e7c:	beq	3602c <fputs@plt+0x24f88>
   35e80:	ldr	r2, [sp, #20]
   35e84:	ldr	r1, [r2, #4]
   35e88:	mov	r2, r4
   35e8c:	mov	r4, #72	; 0x48
   35e90:	mov	ip, r1
   35e94:	ldr	r0, [ip], #52	; 0x34
   35e98:	cmp	r2, r0
   35e9c:	blt	36050 <fputs@plt+0x24fac>
   35ea0:	ldr	r3, [sp, #112]	; 0x70
   35ea4:	ldr	r2, [sp, #112]	; 0x70
   35ea8:	ldr	r3, [r3, #20]
   35eac:	add	r3, r3, #1
   35eb0:	str	r3, [r2, #20]
   35eb4:	ldr	r3, [sp, #20]
   35eb8:	cmp	r3, r2
   35ebc:	beq	360a0 <fputs@plt+0x24ffc>
   35ec0:	ldr	r3, [r2, #16]
   35ec4:	str	r3, [sp, #112]	; 0x70
   35ec8:	b	35ea0 <fputs@plt+0x24dfc>
   35ecc:	add	r7, r7, #1
   35ed0:	cmp	r2, r7
   35ed4:	bgt	35dac <fputs@plt+0x24d08>
   35ed8:	ldr	r3, [sp, #20]
   35edc:	mov	r4, #0
   35ee0:	ldr	r3, [r3, #16]
   35ee4:	str	r3, [sp, #20]
   35ee8:	ldr	r3, [sp, #44]	; 0x2c
   35eec:	add	r3, r3, #1
   35ef0:	str	r3, [sp, #44]	; 0x2c
   35ef4:	b	35d04 <fputs@plt+0x24c60>
   35ef8:	ldr	r3, [sp, #24]
   35efc:	b	35904 <fputs@plt+0x24860>
   35f00:	cmp	r4, #1
   35f04:	beq	35f60 <fputs@plt+0x24ebc>
   35f08:	ldr	r3, [pc, #432]	; 360c0 <fputs@plt+0x2501c>
   35f0c:	cmp	r4, #0
   35f10:	ldr	r2, [pc, #436]	; 360cc <fputs@plt+0x25028>
   35f14:	moveq	r2, r3
   35f18:	ldr	r3, [sp, #24]
   35f1c:	cmp	r3, #0
   35f20:	beq	35ff4 <fputs@plt+0x24f50>
   35f24:	ldr	r3, [sp, #16]
   35f28:	mov	r0, sl
   35f2c:	ldr	r1, [pc, #412]	; 360d0 <fputs@plt+0x2502c>
   35f30:	str	r3, [sp, #4]
   35f34:	ldr	r3, [sp, #12]
   35f38:	str	r3, [sp]
   35f3c:	ldr	r3, [sp, #24]
   35f40:	bl	2f1dc <fputs@plt+0x1e138>
   35f44:	mov	r3, #1
   35f48:	ldr	r2, [sp, #112]	; 0x70
   35f4c:	strb	r3, [sl, #17]
   35f50:	ldr	r3, [sp, #112]	; 0x70
   35f54:	ldr	r3, [r3, #24]
   35f58:	add	r3, r3, #1
   35f5c:	str	r3, [r2, #24]
   35f60:	ldrsh	r3, [r5, #32]
   35f64:	cmp	r6, #0
   35f68:	mvn	r2, r3
   35f6c:	lsr	r2, r2, #31
   35f70:	moveq	r2, #0
   35f74:	cmp	r2, #0
   35f78:	beq	35fb0 <fputs@plt+0x24f0c>
   35f7c:	cmp	r3, #63	; 0x3f
   35f80:	mov	ip, #1
   35f84:	movge	r3, #63	; 0x3f
   35f88:	sub	r2, r3, #32
   35f8c:	rsb	r1, r3, #32
   35f90:	lsl	r0, ip, r2
   35f94:	ldr	r2, [r6, #60]	; 0x3c
   35f98:	orr	r0, r0, ip, lsr r1
   35f9c:	ldr	r1, [r6, #56]	; 0x38
   35fa0:	orr	r2, r2, r0
   35fa4:	orr	r3, r1, ip, lsl r3
   35fa8:	str	r3, [r6, #56]	; 0x38
   35fac:	str	r2, [r6, #60]	; 0x3c
   35fb0:	mov	r6, #0
   35fb4:	ldr	r1, [r5, #12]
   35fb8:	ldr	r0, [sp, #36]	; 0x24
   35fbc:	bl	1f4b0 <fputs@plt+0xe40c>
   35fc0:	str	r6, [r5, #12]
   35fc4:	ldr	r1, [r5, #16]
   35fc8:	ldr	r0, [sp, #36]	; 0x24
   35fcc:	bl	1f4b0 <fputs@plt+0xe40c>
   35fd0:	ldr	r3, [sp, #48]	; 0x30
   35fd4:	str	r6, [r5, #16]
   35fd8:	cmp	r3, r6
   35fdc:	movne	r3, #62	; 0x3e
   35fe0:	moveq	r3, #152	; 0x98
   35fe4:	cmp	r4, #1
   35fe8:	strb	r3, [r5]
   35fec:	bne	35e18 <fputs@plt+0x24d74>
   35ff0:	b	35e48 <fputs@plt+0x24da4>
   35ff4:	ldr	r3, [sp, #12]
   35ff8:	cmp	r3, #0
   35ffc:	ldr	r3, [sp, #16]
   36000:	beq	3601c <fputs@plt+0x24f78>
   36004:	ldr	r1, [pc, #200]	; 360d4 <fputs@plt+0x25030>
   36008:	mov	r0, sl
   3600c:	str	r3, [sp]
   36010:	ldr	r3, [sp, #12]
   36014:	bl	2f1dc <fputs@plt+0x1e138>
   36018:	b	35f44 <fputs@plt+0x24ea0>
   3601c:	ldr	r1, [pc, #180]	; 360d8 <fputs@plt+0x25034>
   36020:	mov	r0, sl
   36024:	bl	2f1dc <fputs@plt+0x1e138>
   36028:	b	35f44 <fputs@plt+0x24ea0>
   3602c:	ldr	r1, [sl, #420]	; 0x1a4
   36030:	cmp	r1, #0
   36034:	beq	35ea0 <fputs@plt+0x24dfc>
   36038:	ldrsh	r2, [r5, #32]
   3603c:	cmp	r2, #0
   36040:	blt	36074 <fputs@plt+0x24fd0>
   36044:	ldr	r0, [r1, #4]
   36048:	ldr	r2, [r0, r2, lsl #4]
   3604c:	b	36084 <fputs@plt+0x24fe0>
   36050:	mul	lr, r4, r2
   36054:	ldr	r7, [r5, #28]
   36058:	ldr	r6, [ip, lr]
   3605c:	cmp	r7, r6
   36060:	addeq	r1, r1, lr
   36064:	ldreq	r1, [r1, #24]
   36068:	beq	36030 <fputs@plt+0x24f8c>
   3606c:	add	r2, r2, #1
   36070:	b	35e98 <fputs@plt+0x24df4>
   36074:	ldrsh	r2, [r1, #32]
   36078:	cmp	r2, #0
   3607c:	ldrlt	r2, [pc, #88]	; 360dc <fputs@plt+0x25038>
   36080:	bge	36044 <fputs@plt+0x24fa0>
   36084:	mov	r0, sl
   36088:	ldr	r1, [r1]
   3608c:	bl	357b8 <fputs@plt+0x24714>
   36090:	cmp	r0, #2
   36094:	moveq	r3, #101	; 0x65
   36098:	strbeq	r3, [r5]
   3609c:	b	35ea0 <fputs@plt+0x24dfc>
   360a0:	mov	r0, #1
   360a4:	b	35e1c <fputs@plt+0x24d78>
   360a8:	ldr	r3, [sp, #24]
   360ac:	cmp	r3, #0
   360b0:	bne	35b30 <fputs@plt+0x24a8c>
   360b4:	b	35b4c <fputs@plt+0x24aa8>
   360b8:	andeq	r5, r7, r8, ror r8
   360bc:	andeq	r5, r7, ip, ror r8
   360c0:	andeq	r5, r7, r3, asr r8
   360c4:	andeq	r5, r7, r0, lsl #17
   360c8:	strdeq	r7, [r7], -r9
   360cc:	andeq	r5, r7, r2, ror #16
   360d0:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   360d4:	andeq	r5, r7, ip, lsr #17
   360d8:			; <UNDEFINED> instruction: 0x000758b6
   360dc:			; <UNDEFINED> instruction: 0x00074cb2
   360e0:	ldr	r2, [r1, #4]
   360e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   360e8:	sub	sp, sp, #68	; 0x44
   360ec:	ands	r6, r2, #4
   360f0:	beq	360fc <fputs@plt+0x25058>
   360f4:	mov	r6, #1
   360f8:	b	36224 <fputs@plt+0x25180>
   360fc:	ldr	r5, [r0, #24]
   36100:	orr	r3, r2, #4
   36104:	mov	r4, r1
   36108:	str	r0, [sp, #12]
   3610c:	ldr	r7, [r5]
   36110:	str	r3, [r1, #4]
   36114:	ldrb	r3, [r1]
   36118:	cmp	r3, #119	; 0x77
   3611c:	beq	3613c <fputs@plt+0x25098>
   36120:	bhi	361a0 <fputs@plt+0x250fc>
   36124:	cmp	r3, #27
   36128:	beq	36204 <fputs@plt+0x25160>
   3612c:	cmp	r3, #75	; 0x4b
   36130:	beq	3613c <fputs@plt+0x25098>
   36134:	cmp	r3, #20
   36138:	bne	3617c <fputs@plt+0x250d8>
   3613c:	tst	r2, #2048	; 0x800
   36140:	beq	3617c <fputs@plt+0x250d8>
   36144:	mov	r3, #52	; 0x34
   36148:	ldr	r2, [pc, #1064]	; 36578 <fputs@plt+0x254d4>
   3614c:	mov	r0, r7
   36150:	ldrh	r1, [r5, #28]
   36154:	ldr	r6, [r5, #20]
   36158:	bl	2f56c <fputs@plt+0x1e4c8>
   3615c:	ldr	r0, [sp, #12]
   36160:	ldr	r1, [r4, #20]
   36164:	bl	18a0c <fputs@plt+0x7968>
   36168:	ldr	r3, [r5, #20]
   3616c:	cmp	r3, r6
   36170:	ldrne	r3, [r4, #4]
   36174:	orrne	r3, r3, #32
   36178:	strne	r3, [r4, #4]
   3617c:	ldr	r6, [r7, #68]	; 0x44
   36180:	cmp	r6, #0
   36184:	movne	r6, #2
   36188:	bne	36224 <fputs@plt+0x25180>
   3618c:	ldr	r3, [r7]
   36190:	ldrb	r3, [r3, #69]	; 0x45
   36194:	cmp	r3, #0
   36198:	movne	r6, #2
   3619c:	b	36224 <fputs@plt+0x25180>
   361a0:	cmp	r3, #135	; 0x87
   361a4:	beq	3654c <fputs@plt+0x254a8>
   361a8:	cmp	r3, #151	; 0x97
   361ac:	beq	36230 <fputs@plt+0x2518c>
   361b0:	cmp	r3, #122	; 0x7a
   361b4:	bne	3617c <fputs@plt+0x250d8>
   361b8:	ldrh	r1, [r5, #28]
   361bc:	mov	r3, #32
   361c0:	mov	r0, r7
   361c4:	ldr	r2, [pc, #944]	; 3657c <fputs@plt+0x254d8>
   361c8:	bl	2f56c <fputs@plt+0x1e4c8>
   361cc:	ldr	r3, [r4, #16]
   361d0:	ldrb	r2, [r3]
   361d4:	cmp	r2, #27
   361d8:	ldr	r2, [r4, #12]
   361dc:	moveq	r1, r6
   361e0:	ldreq	r3, [r3, #8]
   361e4:	ldrne	r1, [r2, #8]
   361e8:	ldrdne	r2, [r3, #12]
   361ec:	ldreq	r2, [r2, #8]
   361f0:	ldrne	r3, [r3, #8]
   361f4:	ldrne	r2, [r2, #8]
   361f8:	str	r5, [sp]
   361fc:	str	r4, [sp, #4]
   36200:	b	36218 <fputs@plt+0x25174>
   36204:	str	r5, [sp]
   36208:	mov	r2, r6
   3620c:	mov	r1, r6
   36210:	str	r4, [sp, #4]
   36214:	ldr	r3, [r4, #8]
   36218:	mov	r0, r7
   3621c:	bl	35884 <fputs@plt+0x247e0>
   36220:	mov	r6, r0
   36224:	mov	r0, r6
   36228:	add	sp, sp, #68	; 0x44
   3622c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36230:	ldr	r3, [r7]
   36234:	mov	r0, r7
   36238:	ldr	sl, [r1, #20]
   3623c:	ldr	r2, [pc, #828]	; 36580 <fputs@plt+0x254dc>
   36240:	ldrh	r1, [r5, #28]
   36244:	cmp	sl, #0
   36248:	ldrb	fp, [r3, #66]	; 0x42
   3624c:	mov	r3, #16
   36250:	moveq	r6, sl
   36254:	ldrne	r6, [sl]
   36258:	bl	2f56c <fputs@plt+0x1e4c8>
   3625c:	ldr	r9, [r4, #8]
   36260:	mov	r0, r9
   36264:	bl	15c88 <fputs@plt+0x4be4>
   36268:	mov	r3, #0
   3626c:	mov	r2, r6
   36270:	mov	r1, r9
   36274:	str	r3, [sp]
   36278:	mov	r3, fp
   3627c:	str	r0, [sp, #8]
   36280:	ldr	r0, [r7]
   36284:	bl	1d4a4 <fputs@plt+0xc400>
   36288:	subs	r8, r0, #0
   3628c:	bne	362e8 <fputs@plt+0x25244>
   36290:	mov	r3, fp
   36294:	mvn	r2, #1
   36298:	str	r8, [sp]
   3629c:	mov	r1, r9
   362a0:	ldr	r0, [r7]
   362a4:	bl	1d4a4 <fputs@plt+0xc400>
   362a8:	subs	r8, r0, #0
   362ac:	bne	36520 <fputs@plt+0x2547c>
   362b0:	ldr	r3, [r7]
   362b4:	ldrb	r3, [r3, #149]	; 0x95
   362b8:	cmp	r3, #0
   362bc:	bne	362e0 <fputs@plt+0x2523c>
   362c0:	ldr	r1, [pc, #700]	; 36584 <fputs@plt+0x254e0>
   362c4:	mov	r3, r9
   362c8:	ldr	r2, [sp, #8]
   362cc:	mov	r0, r7
   362d0:	bl	2f1dc <fputs@plt+0x1e138>
   362d4:	ldr	r3, [r5, #24]
   362d8:	add	r3, r3, #1
   362dc:	str	r3, [r5, #24]
   362e0:	mov	r6, #0
   362e4:	b	3647c <fputs@plt+0x253d8>
   362e8:	ldrh	r3, [r8, #2]
   362ec:	ldr	fp, [r8, #16]
   362f0:	tst	r3, #1024	; 0x400
   362f4:	beq	363a0 <fputs@plt+0x252fc>
   362f8:	ldr	r3, [r4, #4]
   362fc:	cmp	r6, #2
   36300:	orr	r3, r3, #266240	; 0x41000
   36304:	str	r3, [r4, #4]
   36308:	bne	363f0 <fputs@plt+0x2534c>
   3630c:	ldr	r3, [sl, #4]
   36310:	mov	r0, #0
   36314:	ldr	r1, [pc, #620]	; 36588 <fputs@plt+0x254e4>
   36318:	ldr	r3, [r3, #20]
   3631c:	strd	r0, [sp, #32]
   36320:	ldrb	r2, [r3]
   36324:	cmp	r2, #133	; 0x85
   36328:	beq	36350 <fputs@plt+0x252ac>
   3632c:	mvn	r3, #0
   36330:	str	r3, [r4, #28]
   36334:	ldr	r1, [pc, #592]	; 3658c <fputs@plt+0x254e8>
   36338:	mov	r0, r7
   3633c:	bl	2f1dc <fputs@plt+0x1e138>
   36340:	ldr	r3, [r5, #24]
   36344:	add	r3, r3, #1
   36348:	str	r3, [r5, #24]
   3634c:	b	363a0 <fputs@plt+0x252fc>
   36350:	ldr	r6, [r3, #8]
   36354:	mov	r0, r6
   36358:	bl	15c88 <fputs@plt+0x4be4>
   3635c:	mov	r2, r0
   36360:	mov	r3, #1
   36364:	add	r1, sp, #32
   36368:	mov	r0, r6
   3636c:	bl	1237c <fputs@plt+0x12d8>
   36370:	vldr	d6, [pc, #496]	; 36568 <fputs@plt+0x254c4>
   36374:	vldr	d7, [sp, #32]
   36378:	vcmpe.f64	d7, d6
   3637c:	vmrs	APSR_nzcv, fpscr
   36380:	bgt	3632c <fputs@plt+0x25288>
   36384:	vldr	d6, [pc, #484]	; 36570 <fputs@plt+0x254cc>
   36388:	vmul.f64	d7, d7, d6
   3638c:	vcvt.s32.f64	s15, d7
   36390:	vmov	r3, s15
   36394:	vstr	s15, [r4, #28]
   36398:	cmp	r3, #0
   3639c:	blt	36334 <fputs@plt+0x25290>
   363a0:	mov	r2, #0
   363a4:	mov	r1, #31
   363a8:	mov	r0, r7
   363ac:	str	r2, [sp]
   363b0:	ldr	r3, [r8, #20]
   363b4:	bl	2f298 <fputs@plt+0x1e1f4>
   363b8:	subs	r6, r0, #0
   363bc:	beq	3640c <fputs@plt+0x25368>
   363c0:	cmp	r6, #1
   363c4:	bne	363e4 <fputs@plt+0x25340>
   363c8:	ldr	r1, [pc, #448]	; 36590 <fputs@plt+0x254ec>
   363cc:	mov	r0, r7
   363d0:	ldr	r2, [r8, #20]
   363d4:	bl	2f1dc <fputs@plt+0x1e138>
   363d8:	ldr	r3, [r5, #24]
   363dc:	add	r3, r3, #1
   363e0:	str	r3, [r5, #24]
   363e4:	mov	r3, #101	; 0x65
   363e8:	strb	r3, [r4]
   363ec:	b	360f4 <fputs@plt+0x25050>
   363f0:	ldr	r3, [r8, #20]
   363f4:	ldrb	r3, [r3]
   363f8:	cmp	r3, #117	; 0x75
   363fc:	moveq	r3, #8388608	; 0x800000
   36400:	movne	r3, #125829120	; 0x7800000
   36404:	str	r3, [r4, #28]
   36408:	b	363a0 <fputs@plt+0x252fc>
   3640c:	ldrh	r2, [r8, #2]
   36410:	tst	r2, #10240	; 0x2800
   36414:	ldrne	r3, [r4, #4]
   36418:	orrne	r3, r3, #524288	; 0x80000
   3641c:	strne	r3, [r4, #4]
   36420:	tst	r2, #2048	; 0x800
   36424:	bne	3643c <fputs@plt+0x25398>
   36428:	mov	r3, #32
   3642c:	ldr	r2, [pc, #352]	; 36594 <fputs@plt+0x254f0>
   36430:	mov	r0, r7
   36434:	ldrh	r1, [r5, #28]
   36438:	bl	2f56c <fputs@plt+0x1e4c8>
   3643c:	cmp	fp, #0
   36440:	beq	3647c <fputs@plt+0x253d8>
   36444:	ldrh	r3, [r5, #28]
   36448:	tst	r3, #1
   3644c:	bicne	r3, r3, #1
   36450:	movne	r6, #1
   36454:	strhne	r3, [r5, #28]
   36458:	bne	3647c <fputs@plt+0x253d8>
   3645c:	mov	r3, r9
   36460:	ldr	r1, [pc, #304]	; 36598 <fputs@plt+0x254f4>
   36464:	mov	r0, r7
   36468:	ldr	r2, [sp, #8]
   3646c:	bl	2f1dc <fputs@plt+0x1e138>
   36470:	ldr	r3, [r5, #24]
   36474:	add	r3, r3, #1
   36478:	str	r3, [r5, #24]
   3647c:	mov	r1, sl
   36480:	ldr	r0, [sp, #12]
   36484:	bl	18c40 <fputs@plt+0x7b9c>
   36488:	cmp	r6, #0
   3648c:	beq	360f4 <fputs@plt+0x25050>
   36490:	ldr	sl, [pc, #260]	; 3659c <fputs@plt+0x254f8>
   36494:	mvn	r3, #102	; 0x66
   36498:	mov	r9, #0
   3649c:	mov	r7, r5
   364a0:	strb	r3, [r4]
   364a4:	strb	r9, [r4, #38]	; 0x26
   364a8:	ldr	fp, [r7, #4]
   364ac:	mov	r2, #24
   364b0:	mov	r1, #0
   364b4:	add	r0, sp, #32
   364b8:	bl	10e88 <memset@plt>
   364bc:	add	r3, sp, #20
   364c0:	add	r0, sp, #32
   364c4:	ldr	r1, [r4, #20]
   364c8:	str	fp, [sp, #20]
   364cc:	str	r9, [sp, #24]
   364d0:	str	r9, [sp, #28]
   364d4:	str	sl, [sp, #36]	; 0x24
   364d8:	str	r3, [sp, #56]	; 0x38
   364dc:	bl	18c40 <fputs@plt+0x7b9c>
   364e0:	ldr	r3, [sp, #24]
   364e4:	cmp	r3, #0
   364e8:	bgt	36530 <fputs@plt+0x2548c>
   364ec:	ldr	r3, [sp, #28]
   364f0:	cmp	r3, #0
   364f4:	beq	36530 <fputs@plt+0x2548c>
   364f8:	ldrb	r3, [r4, #38]	; 0x26
   364fc:	add	r3, r3, #1
   36500:	strb	r3, [r4, #38]	; 0x26
   36504:	ldr	r7, [r7, #16]
   36508:	cmp	r7, #0
   3650c:	bne	364a8 <fputs@plt+0x25404>
   36510:	ldrh	r3, [r5, #28]
   36514:	orr	r3, r3, #1
   36518:	strh	r3, [r5, #28]
   3651c:	b	36224 <fputs@plt+0x25180>
   36520:	mov	r3, r9
   36524:	ldr	r1, [pc, #116]	; 365a0 <fputs@plt+0x254fc>
   36528:	ldr	r2, [sp, #8]
   3652c:	b	362cc <fputs@plt+0x25228>
   36530:	ldrh	r3, [r8, #2]
   36534:	ldrh	r2, [r7, #28]
   36538:	and	r3, r3, #4096	; 0x1000
   3653c:	orr	r3, r3, r2
   36540:	orr	r3, r3, #2
   36544:	strh	r3, [r7, #28]
   36548:	b	36510 <fputs@plt+0x2546c>
   3654c:	mov	r3, #52	; 0x34
   36550:	ldr	r2, [pc, #76]	; 365a4 <fputs@plt+0x25500>
   36554:	mov	r0, r7
   36558:	ldrh	r1, [r5, #28]
   3655c:	bl	2f56c <fputs@plt+0x1e4c8>
   36560:	b	3617c <fputs@plt+0x250d8>
   36564:	nop	{0}
   36568:	andeq	r0, r0, r0
   3656c:	svccc	0x00f00000	; IMB
   36570:	andeq	r0, r0, r0
   36574:	movmi	r0, r0
   36578:			; <UNDEFINED> instruction: 0x000759bc
   3657c:			; <UNDEFINED> instruction: 0x000758bd
   36580:	andeq	r5, r7, sl, asr #18
   36584:	andeq	r5, r7, r8, ror r9
   36588:	svclt	0x00f00000	; IMB
   3658c:	andeq	r5, r7, lr, asr #17
   36590:	andeq	r5, r7, r5, lsl r9
   36594:	andeq	r5, r7, r8, lsr r9
   36598:	andeq	r5, r7, r4, asr r9
   3659c:	andeq	r9, r1, r8, lsr #9
   365a0:	andeq	r5, r7, pc, lsl #19
   365a4:	andeq	r5, r7, r7, asr #19
   365a8:	push	{r1, r2, r3}
   365ac:	push	{r0, r1, r2, r4, lr}
   365b0:	mov	r4, r0
   365b4:	ldr	r0, [r0]
   365b8:	ldr	r1, [r4, #44]	; 0x2c
   365bc:	bl	1b744 <fputs@plt+0xa6a0>
   365c0:	ldr	r1, [sp, #20]
   365c4:	add	r2, sp, #24
   365c8:	ldr	r0, [r4]
   365cc:	str	r2, [sp, #4]
   365d0:	bl	2ed40 <fputs@plt+0x1dc9c>
   365d4:	str	r0, [r4, #44]	; 0x2c
   365d8:	add	sp, sp, #12
   365dc:	pop	{r4, lr}
   365e0:	add	sp, sp, #12
   365e4:	bx	lr
   365e8:	cmp	r1, #0
   365ec:	push	{r4, r5, r6, lr}
   365f0:	beq	36644 <fputs@plt+0x255a0>
   365f4:	ldr	r3, [r0]
   365f8:	add	r3, r3, #448	; 0x1c0
   365fc:	ldr	r2, [r3, #-8]
   36600:	ldr	ip, [r3, #-4]
   36604:	ldr	r1, [r3]
   36608:	ldr	r3, [r3, #4]
   3660c:	adds	r4, r2, r1
   36610:	adc	r5, ip, r3
   36614:	cmp	r4, #1
   36618:	sbcs	r3, r5, #0
   3661c:	movlt	r1, #0
   36620:	blt	36654 <fputs@plt+0x255b0>
   36624:	movw	r3, #787	; 0x313
   36628:	ldr	r1, [pc, #44]	; 3665c <fputs@plt+0x255b8>
   3662c:	str	r3, [r0, #80]	; 0x50
   36630:	mov	r3, #2
   36634:	strb	r3, [r0, #86]	; 0x56
   36638:	bl	365a8 <fputs@plt+0x25504>
   3663c:	mov	r1, #1
   36640:	b	36654 <fputs@plt+0x255b0>
   36644:	ldrd	r2, [r0, #144]	; 0x90
   36648:	cmp	r2, #1
   3664c:	sbcs	r3, r3, #0
   36650:	bge	36624 <fputs@plt+0x25580>
   36654:	mov	r0, r1
   36658:	pop	{r4, r5, r6, pc}
   3665c:	ldrdeq	r5, [r7], -r2
   36660:	push	{r1, r2, r3}
   36664:	push	{r0, r1, lr}
   36668:	add	r2, sp, #16
   3666c:	ldr	r1, [sp, #12]
   36670:	str	r2, [sp, #4]
   36674:	bl	2ed40 <fputs@plt+0x1dc9c>
   36678:	add	sp, sp, #8
   3667c:	pop	{lr}		; (ldr lr, [sp], #4)
   36680:	add	sp, sp, #12
   36684:	bx	lr
   36688:	push	{r4, r5, r6, r7, r8, lr}
   3668c:	mov	r5, r0
   36690:	ldr	r4, [r0]
   36694:	ldrb	r3, [r4, #69]	; 0x45
   36698:	cmp	r3, #0
   3669c:	beq	366ac <fputs@plt+0x25608>
   366a0:	mov	r0, #7
   366a4:	str	r0, [r5, #12]
   366a8:	pop	{r4, r5, r6, r7, r8, pc}
   366ac:	ldr	r3, [r4, #24]
   366b0:	tst	r3, #65536	; 0x10000
   366b4:	beq	366c4 <fputs@plt+0x25620>
   366b8:	ldr	r0, [pc, #108]	; 3672c <fputs@plt+0x25688>
   366bc:	bl	2d494 <fputs@plt+0x1c3f0>
   366c0:	b	366a4 <fputs@plt+0x25600>
   366c4:	cmp	r1, #0
   366c8:	mov	r7, r2
   366cc:	ldr	r2, [pc, #92]	; 36730 <fputs@plt+0x2568c>
   366d0:	mov	r0, r4
   366d4:	movne	r2, r1
   366d8:	ldr	r1, [pc, #84]	; 36734 <fputs@plt+0x25690>
   366dc:	bl	36660 <fputs@plt+0x255bc>
   366e0:	cmp	r7, #0
   366e4:	mov	r6, r0
   366e8:	beq	36704 <fputs@plt+0x25660>
   366ec:	mov	r2, r0
   366f0:	mov	r3, r7
   366f4:	ldr	r1, [pc, #60]	; 36738 <fputs@plt+0x25694>
   366f8:	mov	r0, r4
   366fc:	bl	36660 <fputs@plt+0x255bc>
   36700:	mov	r6, r0
   36704:	ldr	r3, [r5, #4]
   36708:	mov	r0, r4
   3670c:	ldr	r1, [r3]
   36710:	bl	1b744 <fputs@plt+0xa6a0>
   36714:	ldr	r3, [r5, #4]
   36718:	str	r6, [r3]
   3671c:	ldrb	r3, [r4, #69]	; 0x45
   36720:	cmp	r3, #0
   36724:	bne	366a0 <fputs@plt+0x255fc>
   36728:	b	366b8 <fputs@plt+0x25614>
   3672c:	andeq	sl, r1, r2, ror #24
   36730:	andeq	r5, r7, sl, lsr #23
   36734:	strdeq	r5, [r7], -r0
   36738:	andeq	r5, r7, pc, lsl #20
   3673c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36740:	mov	r9, r3
   36744:	sub	sp, sp, #52	; 0x34
   36748:	mov	r4, r0
   3674c:	mov	fp, r1
   36750:	mov	r8, r2
   36754:	ldr	sl, [r1, #48]	; 0x30
   36758:	ldr	r3, [r1, #52]	; 0x34
   3675c:	ldr	r7, [sp, #88]	; 0x58
   36760:	ldr	r5, [r0, #336]	; 0x150
   36764:	str	r3, [sp, #16]
   36768:	mov	r3, #0
   3676c:	str	r3, [sp, #28]
   36770:	cmp	r5, #0
   36774:	bne	367c0 <fputs@plt+0x2571c>
   36778:	ldr	r1, [pc, #724]	; 36a54 <fputs@plt+0x259b0>
   3677c:	mov	r0, r4
   36780:	ldr	r2, [fp]
   36784:	bl	36660 <fputs@plt+0x255bc>
   36788:	subs	r3, r0, #0
   3678c:	str	r3, [sp, #12]
   36790:	beq	367b8 <fputs@plt+0x25714>
   36794:	mov	r2, #28
   36798:	mov	r3, #0
   3679c:	mov	r0, r4
   367a0:	bl	1d308 <fputs@plt+0xc264>
   367a4:	subs	r6, r0, #0
   367a8:	bne	367f8 <fputs@plt+0x25754>
   367ac:	mov	r0, r4
   367b0:	ldr	r1, [sp, #12]
   367b4:	bl	1b744 <fputs@plt+0xa6a0>
   367b8:	mov	r9, #7
   367bc:	b	367e4 <fputs@plt+0x25740>
   367c0:	ldr	r3, [r5, #4]
   367c4:	cmp	r3, fp
   367c8:	bne	367f0 <fputs@plt+0x2574c>
   367cc:	ldr	r1, [pc, #644]	; 36a58 <fputs@plt+0x259b4>
   367d0:	mov	r0, r4
   367d4:	mov	r9, #6
   367d8:	ldr	r2, [fp]
   367dc:	bl	36660 <fputs@plt+0x255bc>
   367e0:	str	r0, [r7]
   367e4:	mov	r0, r9
   367e8:	add	sp, sp, #52	; 0x34
   367ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   367f0:	ldr	r5, [r5, #8]
   367f4:	b	36770 <fputs@plt+0x256cc>
   367f8:	mov	r0, r4
   367fc:	ldr	r1, [fp, #64]	; 0x40
   36800:	stm	r6, {r4, r8}
   36804:	bl	19670 <fputs@plt+0x85cc>
   36808:	ldr	r3, [r4, #16]
   3680c:	ldr	r2, [r3, r0, lsl #4]
   36810:	mov	r0, r4
   36814:	str	r6, [sp, #32]
   36818:	ldr	r3, [fp, #52]	; 0x34
   3681c:	str	r2, [r3, #4]
   36820:	mov	r2, sl
   36824:	ldr	r3, [r4, #336]	; 0x150
   36828:	str	fp, [sp, #36]	; 0x24
   3682c:	str	r3, [sp, #40]	; 0x28
   36830:	add	r3, sp, #32
   36834:	str	r5, [sp, #44]	; 0x2c
   36838:	str	r3, [r4, #336]	; 0x150
   3683c:	add	r3, sp, #28
   36840:	str	r3, [sp, #4]
   36844:	add	r3, r6, #8
   36848:	str	r3, [sp]
   3684c:	ldr	r1, [r8, #8]
   36850:	ldr	r3, [sp, #16]
   36854:	blx	r9
   36858:	ldr	r3, [sp, #40]	; 0x28
   3685c:	cmp	r0, #7
   36860:	mov	r9, r0
   36864:	str	r3, [r4, #336]	; 0x150
   36868:	bne	368b0 <fputs@plt+0x2580c>
   3686c:	mov	r0, r4
   36870:	bl	179f4 <fputs@plt+0x6950>
   36874:	ldr	r2, [sp, #28]
   36878:	cmp	r2, #0
   3687c:	bne	36914 <fputs@plt+0x25870>
   36880:	ldr	r1, [pc, #468]	; 36a5c <fputs@plt+0x259b8>
   36884:	mov	r0, r4
   36888:	ldr	r2, [sp, #12]
   3688c:	bl	36660 <fputs@plt+0x255bc>
   36890:	str	r0, [r7]
   36894:	mov	r1, r6
   36898:	mov	r0, r4
   3689c:	bl	1b744 <fputs@plt+0xa6a0>
   368a0:	mov	r0, r4
   368a4:	ldr	r1, [sp, #12]
   368a8:	bl	1b744 <fputs@plt+0xa6a0>
   368ac:	b	367e4 <fputs@plt+0x25740>
   368b0:	cmp	r0, #0
   368b4:	bne	36874 <fputs@plt+0x257d0>
   368b8:	ldr	r3, [r6, #8]
   368bc:	cmp	r3, #0
   368c0:	beq	368a0 <fputs@plt+0x257fc>
   368c4:	str	r5, [r3]
   368c8:	str	r5, [r3, #4]
   368cc:	str	r5, [r3, #8]
   368d0:	ldr	r2, [r8]
   368d4:	mov	r8, #1
   368d8:	ldr	r3, [r6, #8]
   368dc:	str	r2, [r3]
   368e0:	ldr	r3, [sp, #44]	; 0x2c
   368e4:	str	r8, [r6, #12]
   368e8:	cmp	r3, #0
   368ec:	bne	36930 <fputs@plt+0x2588c>
   368f0:	ldr	r1, [pc, #360]	; 36a60 <fputs@plt+0x259bc>
   368f4:	mov	r0, r4
   368f8:	mov	r9, r8
   368fc:	ldr	r2, [fp]
   36900:	bl	36660 <fputs@plt+0x255bc>
   36904:	str	r0, [r7]
   36908:	mov	r0, r6
   3690c:	bl	1ba14 <fputs@plt+0xa970>
   36910:	b	368a0 <fputs@plt+0x257fc>
   36914:	ldr	r1, [pc, #312]	; 36a54 <fputs@plt+0x259b0>
   36918:	mov	r0, r4
   3691c:	bl	36660 <fputs@plt+0x255bc>
   36920:	str	r0, [r7]
   36924:	ldr	r0, [sp, #28]
   36928:	bl	177ec <fputs@plt+0x6748>
   3692c:	b	36894 <fputs@plt+0x257f0>
   36930:	ldr	r3, [fp, #56]	; 0x38
   36934:	mov	r8, r5
   36938:	str	r3, [r6, #24]
   3693c:	str	r6, [fp, #56]	; 0x38
   36940:	ldrsh	r3, [fp, #34]	; 0x22
   36944:	cmp	r3, r5
   36948:	ble	368a0 <fputs@plt+0x257fc>
   3694c:	ldr	r0, [fp, #4]
   36950:	lsl	r3, r5, #4
   36954:	mov	r6, #0
   36958:	ldr	r1, [pc, #260]	; 36a64 <fputs@plt+0x259c0>
   3695c:	str	r3, [sp, #20]
   36960:	add	r0, r0, r3
   36964:	bl	1a1f0 <fputs@plt+0x914c>
   36968:	mov	sl, r0
   3696c:	mov	r7, sl
   36970:	bl	15c88 <fputs@plt+0x4be4>
   36974:	str	r0, [sp, #16]
   36978:	ldr	r3, [sp, #16]
   3697c:	cmp	r6, r3
   36980:	blt	36994 <fputs@plt+0x258f0>
   36984:	ldrb	r3, [fp, #42]	; 0x2a
   36988:	orr	r3, r8, r3
   3698c:	strb	r3, [fp, #42]	; 0x2a
   36990:	b	36a30 <fputs@plt+0x2598c>
   36994:	mov	r2, #6
   36998:	mov	r1, r7
   3699c:	ldr	r0, [pc, #196]	; 36a68 <fputs@plt+0x259c4>
   369a0:	bl	23104 <fputs@plt+0x12060>
   369a4:	cmp	r0, #0
   369a8:	bne	369cc <fputs@plt+0x25928>
   369ac:	cmp	r6, #0
   369b0:	beq	369c0 <fputs@plt+0x2591c>
   369b4:	ldrb	r3, [r7, #-1]
   369b8:	cmp	r3, #32
   369bc:	bne	369cc <fputs@plt+0x25928>
   369c0:	ldrb	r3, [r7, #6]
   369c4:	tst	r3, #223	; 0xdf
   369c8:	beq	36a38 <fputs@plt+0x25994>
   369cc:	add	r6, r6, #1
   369d0:	add	r7, r7, #1
   369d4:	b	36978 <fputs@plt+0x258d4>
   369d8:	ldrb	r0, [r3, r2]
   369dc:	strb	r0, [r3], #1
   369e0:	ldr	ip, [sp, #16]
   369e4:	add	r0, sl, r3
   369e8:	cmp	r0, ip
   369ec:	ble	369d8 <fputs@plt+0x25934>
   369f0:	ldrb	r3, [r7]
   369f4:	cmp	r6, #0
   369f8:	mov	r8, #128	; 0x80
   369fc:	movle	r6, #0
   36a00:	movgt	r6, #1
   36a04:	ldr	r2, [sp, #20]
   36a08:	cmp	r3, #0
   36a0c:	movne	r6, #0
   36a10:	cmp	r6, #0
   36a14:	movne	r3, #0
   36a18:	strbne	r3, [r1, #-1]
   36a1c:	ldr	r3, [fp, #4]
   36a20:	add	r3, r3, r2
   36a24:	ldrb	r2, [r3, #15]
   36a28:	orr	r2, r2, #2
   36a2c:	strb	r2, [r3, #15]
   36a30:	add	r5, r5, #1
   36a34:	b	36940 <fputs@plt+0x2589c>
   36a38:	cmp	r3, #0
   36a3c:	add	r3, sl, r6
   36a40:	movne	r2, #7
   36a44:	moveq	r2, #6
   36a48:	mov	r1, r3
   36a4c:	sub	sl, r2, sl
   36a50:	b	369e0 <fputs@plt+0x2593c>
   36a54:	andeq	r4, r7, r6, lsr pc
   36a58:	andeq	r5, r7, r7, lsl sl
   36a5c:	andeq	r5, r7, r1, asr #20
   36a60:	andeq	r5, r7, pc, asr sl
   36a64:	strdeq	r7, [r7], -r9
   36a68:	andeq	r5, r7, sp, lsl #21
   36a6c:	ldrb	r3, [r0, #453]	; 0x1c5
   36a70:	cmp	r3, #0
   36a74:	bxne	lr
   36a78:	ldrb	r3, [r0, #16]
   36a7c:	cmp	r3, #0
   36a80:	bxne	lr
   36a84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36a88:	sub	sp, sp, #60	; 0x3c
   36a8c:	ldr	r8, [r0]
   36a90:	ldrb	r4, [r8, #69]	; 0x45
   36a94:	cmp	r4, #0
   36a98:	bne	36b00 <fputs@plt+0x25a5c>
   36a9c:	mov	r5, r0
   36aa0:	mov	r3, #1
   36aa4:	ldr	r7, [r0, #8]
   36aa8:	mov	sl, r1
   36aac:	mov	r6, r2
   36ab0:	strb	r3, [r5, #16]
   36ab4:	ldr	r3, [r8, #24]
   36ab8:	mov	r0, r7
   36abc:	ldr	r1, [r2]
   36ac0:	ldr	fp, [pc, #424]	; 36c70 <fputs@plt+0x25bcc>
   36ac4:	str	r3, [sp, #8]
   36ac8:	and	r3, r3, #4
   36acc:	str	r3, [sp, #12]
   36ad0:	bl	1dad8 <fputs@plt+0xca34>
   36ad4:	ldr	r3, [r6]
   36ad8:	cmp	r3, r4
   36adc:	bgt	36b08 <fputs@plt+0x25a64>
   36ae0:	mov	r4, #0
   36ae4:	str	r5, [sp, #24]
   36ae8:	ldr	r7, [r5, #8]
   36aec:	mov	r5, #20
   36af0:	str	sl, [sp, #28]
   36af4:	ldr	r3, [r6]
   36af8:	cmp	r4, r3
   36afc:	blt	36c34 <fputs@plt+0x25b90>
   36b00:	add	sp, sp, #60	; 0x3c
   36b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36b08:	mov	r3, #20
   36b0c:	ldr	r2, [r6, #4]
   36b10:	mul	r3, r3, r4
   36b14:	ldr	r1, [r2, r3]
   36b18:	add	r0, r2, r3
   36b1c:	add	r3, r4, #1
   36b20:	str	r3, [sp, #16]
   36b24:	cmp	r1, #0
   36b28:	beq	36b50 <fputs@plt+0x25aac>
   36b2c:	ldr	r3, [r0, #4]
   36b30:	cmp	r3, #0
   36b34:	beq	36b58 <fputs@plt+0x25ab4>
   36b38:	mvn	r2, #0
   36b3c:	str	r2, [sp]
   36b40:	mov	r2, #0
   36b44:	mov	r1, r4
   36b48:	mov	r0, r7
   36b4c:	bl	25b1c <fputs@plt+0x14a78>
   36b50:	ldr	r4, [sp, #16]
   36b54:	b	36ad4 <fputs@plt+0x25a30>
   36b58:	ldrb	r2, [r1]
   36b5c:	and	r2, r2, #253	; 0xfd
   36b60:	cmp	r2, #152	; 0x98
   36b64:	bne	36c08 <fputs@plt+0x25b64>
   36b68:	mov	ip, sl
   36b6c:	ldrsh	r2, [r1, #32]
   36b70:	ldr	lr, [ip], #52	; 0x34
   36b74:	str	lr, [sp, #20]
   36b78:	ldr	lr, [sp, #20]
   36b7c:	cmp	lr, r3
   36b80:	bgt	36be8 <fputs@plt+0x25b44>
   36b84:	mov	r1, #72	; 0x48
   36b88:	cmp	r2, #0
   36b8c:	mla	r3, r1, r3, sl
   36b90:	ldr	r1, [r3, #24]
   36b94:	bge	36ba8 <fputs@plt+0x25b04>
   36b98:	ldrsh	r2, [r1, #32]
   36b9c:	cmp	r2, #0
   36ba0:	ldrlt	r3, [pc, #204]	; 36c74 <fputs@plt+0x25bd0>
   36ba4:	blt	36bb0 <fputs@plt+0x25b0c>
   36ba8:	ldr	r3, [r1, #4]
   36bac:	ldr	r3, [r3, r2, lsl #4]
   36bb0:	ldr	r2, [sp, #8]
   36bb4:	ands	r9, r2, #68	; 0x44
   36bb8:	ldreq	r1, [r0, #8]
   36bbc:	beq	36c28 <fputs@plt+0x25b84>
   36bc0:	ldr	r2, [sp, #12]
   36bc4:	cmp	r2, #0
   36bc8:	beq	36b38 <fputs@plt+0x25a94>
   36bcc:	mov	r0, r8
   36bd0:	ldr	r2, [r1]
   36bd4:	ldr	r1, [pc, #156]	; 36c78 <fputs@plt+0x25bd4>
   36bd8:	bl	36660 <fputs@plt+0x255bc>
   36bdc:	mov	r3, r0
   36be0:	str	fp, [sp]
   36be4:	b	36b40 <fputs@plt+0x25a9c>
   36be8:	mov	lr, #72	; 0x48
   36bec:	ldr	r9, [r1, #28]
   36bf0:	mul	lr, lr, r3
   36bf4:	ldr	lr, [ip, lr]
   36bf8:	cmp	lr, r9
   36bfc:	beq	36b84 <fputs@plt+0x25ae0>
   36c00:	add	r3, r3, #1
   36c04:	b	36b78 <fputs@plt+0x25ad4>
   36c08:	ldr	r1, [r0, #8]
   36c0c:	cmp	r1, #0
   36c10:	bne	36c28 <fputs@plt+0x25b84>
   36c14:	add	r2, r4, #1
   36c18:	ldr	r1, [pc, #92]	; 36c7c <fputs@plt+0x25bd8>
   36c1c:	mov	r0, r8
   36c20:	bl	36660 <fputs@plt+0x255bc>
   36c24:	b	36bdc <fputs@plt+0x25b38>
   36c28:	mov	r0, r8
   36c2c:	bl	1db50 <fputs@plt+0xcaac>
   36c30:	b	36bdc <fputs@plt+0x25b38>
   36c34:	ldr	r1, [r6, #4]
   36c38:	mul	r3, r5, r4
   36c3c:	mov	r2, #0
   36c40:	add	r0, sp, #24
   36c44:	ldr	r1, [r1, r3]
   36c48:	bl	1a224 <fputs@plt+0x9180>
   36c4c:	mvn	r3, #0
   36c50:	mov	r1, r4
   36c54:	mov	r2, #1
   36c58:	add	r4, r4, #1
   36c5c:	str	r3, [sp]
   36c60:	mov	r3, r0
   36c64:	mov	r0, r7
   36c68:	bl	25b1c <fputs@plt+0x14a78>
   36c6c:	b	36af4 <fputs@plt+0x25a50>
   36c70:	andeq	r2, r1, r4, ror #2
   36c74:	ldrdeq	r6, [r7], -r3
   36c78:	andeq	r8, r7, r5, lsl r2
   36c7c:	muleq	r7, r4, sl
   36c80:	push	{r4, r5, r6, lr}
   36c84:	subs	r4, r1, #0
   36c88:	bne	36c98 <fputs@plt+0x25bf4>
   36c8c:	ldr	r1, [pc, #48]	; 36cc4 <fputs@plt+0x25c20>
   36c90:	pop	{r4, r5, r6, lr}
   36c94:	b	36660 <fputs@plt+0x255bc>
   36c98:	mov	r3, r2
   36c9c:	ldr	r1, [pc, #36]	; 36cc8 <fputs@plt+0x25c24>
   36ca0:	mov	r2, r4
   36ca4:	mov	r5, r0
   36ca8:	bl	36660 <fputs@plt+0x255bc>
   36cac:	mov	r6, r0
   36cb0:	mov	r1, r4
   36cb4:	mov	r0, r5
   36cb8:	bl	1b744 <fputs@plt+0xa6a0>
   36cbc:	mov	r0, r6
   36cc0:	pop	{r4, r5, r6, pc}
   36cc4:	andeq	r7, r7, r5, ror #27
   36cc8:	muleq	r7, sp, sl
   36ccc:	push	{r4, r5, r6, r7, r8, lr}
   36cd0:	ldr	r7, [r0]
   36cd4:	ldr	r3, [r7, #16]
   36cd8:	ldr	r8, [r3, #28]
   36cdc:	ldr	r3, [r1, #64]	; 0x40
   36ce0:	cmp	r3, r8
   36ce4:	bne	36cf4 <fputs@plt+0x25c50>
   36ce8:	mov	r6, #0
   36cec:	mov	r0, r6
   36cf0:	pop	{r4, r5, r6, r7, r8, pc}
   36cf4:	mov	r4, r0
   36cf8:	mov	r5, #0
   36cfc:	bl	15624 <fputs@plt+0x4580>
   36d00:	mov	r6, r0
   36d04:	cmp	r6, #0
   36d08:	bne	36d38 <fputs@plt+0x25c94>
   36d0c:	cmp	r5, #0
   36d10:	beq	36ce8 <fputs@plt+0x25c44>
   36d14:	mov	r2, r5
   36d18:	ldr	r1, [pc, #64]	; 36d60 <fputs@plt+0x25cbc>
   36d1c:	ldr	r0, [r4]
   36d20:	bl	36660 <fputs@plt+0x255bc>
   36d24:	mov	r6, r0
   36d28:	mov	r1, r5
   36d2c:	ldr	r0, [r4]
   36d30:	bl	1b744 <fputs@plt+0xa6a0>
   36d34:	b	36cec <fputs@plt+0x25c48>
   36d38:	ldr	r3, [r6, #20]
   36d3c:	cmp	r3, r8
   36d40:	bne	36d58 <fputs@plt+0x25cb4>
   36d44:	mov	r1, r5
   36d48:	mov	r0, r7
   36d4c:	ldr	r2, [r6]
   36d50:	bl	36c80 <fputs@plt+0x25bdc>
   36d54:	mov	r5, r0
   36d58:	ldr	r6, [r6, #32]
   36d5c:	b	36d04 <fputs@plt+0x25c60>
   36d60:	andeq	r5, r7, fp, lsr #21
   36d64:	ldr	r3, [r0]
   36d68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36d6c:	mov	r9, r0
   36d70:	sub	sp, sp, #28
   36d74:	mov	r4, r2
   36d78:	ldr	r0, [r2]
   36d7c:	ldr	r6, [r3, #32]
   36d80:	bl	296d0 <fputs@plt+0x1862c>
   36d84:	mov	r5, r0
   36d88:	ldr	r0, [r4, #4]
   36d8c:	bl	296d0 <fputs@plt+0x1862c>
   36d90:	mov	sl, r0
   36d94:	ldr	r0, [r4, #8]
   36d98:	clz	r4, sl
   36d9c:	bl	296d0 <fputs@plt+0x1862c>
   36da0:	lsr	r4, r4, #5
   36da4:	cmp	r5, #0
   36da8:	str	r0, [sp, #8]
   36dac:	moveq	r4, #1
   36db0:	cmp	r4, #0
   36db4:	moveq	r8, r5
   36db8:	beq	36e50 <fputs@plt+0x25dac>
   36dbc:	add	sp, sp, #28
   36dc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36dc4:	mov	r2, r0
   36dc8:	asr	r3, r0, #31
   36dcc:	mov	r1, r5
   36dd0:	mov	r0, r6
   36dd4:	bl	1c8c0 <fputs@plt+0xb81c>
   36dd8:	subs	fp, r0, #0
   36ddc:	beq	36ea0 <fputs@plt+0x25dfc>
   36de0:	bl	122ac <fputs@plt+0x1208>
   36de4:	mov	r1, fp
   36de8:	mov	r0, sl
   36dec:	bl	1233c <fputs@plt+0x1298>
   36df0:	cmp	r0, #0
   36df4:	bne	36e40 <fputs@plt+0x25d9c>
   36df8:	ldr	r3, [sp, #8]
   36dfc:	cmp	r4, #0
   36e00:	mov	r0, r6
   36e04:	str	r8, [sp]
   36e08:	ldr	r2, [pc, #208]	; 36ee0 <fputs@plt+0x25e3c>
   36e0c:	movne	r2, r4
   36e10:	ldr	r1, [pc, #204]	; 36ee4 <fputs@plt+0x25e40>
   36e14:	str	r3, [sp, #4]
   36e18:	sub	r3, r5, r8
   36e1c:	add	r8, r5, r7
   36e20:	bl	36660 <fputs@plt+0x255bc>
   36e24:	mov	r3, r0
   36e28:	mov	r1, r4
   36e2c:	mov	r0, r6
   36e30:	str	r3, [sp, #12]
   36e34:	bl	1b744 <fputs@plt+0xa6a0>
   36e38:	ldr	r3, [sp, #12]
   36e3c:	mov	r4, r3
   36e40:	mov	r1, fp
   36e44:	mov	r0, r6
   36e48:	bl	1b744 <fputs@plt+0xa6a0>
   36e4c:	add	r5, r5, r7
   36e50:	ldrb	r3, [r5]
   36e54:	cmp	r3, #0
   36e58:	beq	36ea0 <fputs@plt+0x25dfc>
   36e5c:	add	r1, sp, #20
   36e60:	mov	r0, r5
   36e64:	bl	19b44 <fputs@plt+0x8aa0>
   36e68:	ldr	r3, [sp, #20]
   36e6c:	mov	r7, r0
   36e70:	cmp	r3, #105	; 0x69
   36e74:	bne	36e4c <fputs@plt+0x25da8>
   36e78:	add	r5, r5, r7
   36e7c:	add	r1, sp, #20
   36e80:	mov	r0, r5
   36e84:	bl	19b44 <fputs@plt+0x8aa0>
   36e88:	ldr	r3, [sp, #20]
   36e8c:	mov	r7, r0
   36e90:	cmp	r3, #160	; 0xa0
   36e94:	beq	36e78 <fputs@plt+0x25dd4>
   36e98:	cmp	r3, #161	; 0xa1
   36e9c:	bne	36dc4 <fputs@plt+0x25d20>
   36ea0:	cmp	r4, #0
   36ea4:	mov	r3, r8
   36ea8:	ldr	r2, [pc, #48]	; 36ee0 <fputs@plt+0x25e3c>
   36eac:	mov	r0, r6
   36eb0:	movne	r2, r4
   36eb4:	ldr	r1, [pc, #44]	; 36ee8 <fputs@plt+0x25e44>
   36eb8:	bl	36660 <fputs@plt+0x255bc>
   36ebc:	mov	r1, r0
   36ec0:	ldr	r3, [pc, #36]	; 36eec <fputs@plt+0x25e48>
   36ec4:	mov	r0, r9
   36ec8:	mvn	r2, #0
   36ecc:	bl	257dc <fputs@plt+0x14738>
   36ed0:	mov	r1, r4
   36ed4:	mov	r0, r6
   36ed8:	bl	1b744 <fputs@plt+0xa6a0>
   36edc:	b	36dbc <fputs@plt+0x25d18>
   36ee0:	strdeq	r7, [r7], -r9
   36ee4:	andeq	r5, r7, r3, asr #21
   36ee8:	andeq	r6, r7, r8, ror ip
   36eec:	andeq	r2, r1, r4, ror #2
   36ef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36ef4:	mov	r8, r0
   36ef8:	sub	sp, sp, #20
   36efc:	mov	r4, r2
   36f00:	ldr	r0, [r2]
   36f04:	bl	296d0 <fputs@plt+0x1862c>
   36f08:	mov	sl, r0
   36f0c:	ldr	r0, [r4, #4]
   36f10:	bl	296d0 <fputs@plt+0x1862c>
   36f14:	cmp	sl, #0
   36f18:	beq	36fd4 <fputs@plt+0x25f30>
   36f1c:	ldr	r3, [r8]
   36f20:	mov	fp, r0
   36f24:	mov	r4, sl
   36f28:	mov	r5, #0
   36f2c:	mov	r6, #3
   36f30:	ldr	r9, [r3, #32]
   36f34:	ldrb	r3, [r4]
   36f38:	cmp	r3, #0
   36f3c:	beq	36fd4 <fputs@plt+0x25f30>
   36f40:	mov	r0, r5
   36f44:	mov	r7, r4
   36f48:	add	r7, r7, r0
   36f4c:	add	r1, sp, #12
   36f50:	mov	r0, r7
   36f54:	bl	19b44 <fputs@plt+0x8aa0>
   36f58:	ldr	r1, [sp, #12]
   36f5c:	cmp	r1, #160	; 0xa0
   36f60:	beq	36f48 <fputs@plt+0x25ea4>
   36f64:	cmp	r1, #107	; 0x6b
   36f68:	cmpne	r1, #122	; 0x7a
   36f6c:	beq	36fdc <fputs@plt+0x25f38>
   36f70:	add	r6, r6, #1
   36f74:	cmp	r6, #2
   36f78:	bne	36fe0 <fputs@plt+0x25f3c>
   36f7c:	cmp	r1, #137	; 0x89
   36f80:	cmpne	r1, #46	; 0x2e
   36f84:	movne	r3, #1
   36f88:	moveq	r3, #0
   36f8c:	cmp	r1, #5
   36f90:	moveq	r1, #0
   36f94:	andne	r1, r3, #1
   36f98:	cmp	r1, #0
   36f9c:	bne	36fe0 <fputs@plt+0x25f3c>
   36fa0:	add	r5, r4, r5
   36fa4:	mov	r3, sl
   36fa8:	ldr	r1, [pc, #60]	; 36fec <fputs@plt+0x25f48>
   36fac:	sub	r2, r4, sl
   36fb0:	mov	r0, r9
   36fb4:	str	fp, [sp]
   36fb8:	str	r5, [sp, #4]
   36fbc:	bl	36660 <fputs@plt+0x255bc>
   36fc0:	mov	r1, r0
   36fc4:	ldr	r3, [pc, #36]	; 36ff0 <fputs@plt+0x25f4c>
   36fc8:	mvn	r2, #0
   36fcc:	mov	r0, r8
   36fd0:	bl	257dc <fputs@plt+0x14738>
   36fd4:	add	sp, sp, #20
   36fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36fdc:	mov	r6, #0
   36fe0:	mov	r5, r0
   36fe4:	mov	r4, r7
   36fe8:	b	36f34 <fputs@plt+0x25e90>
   36fec:	andeq	r5, r7, lr, asr #21
   36ff0:	andeq	r2, r1, r4, ror #2
   36ff4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   36ff8:	mov	r8, r0
   36ffc:	mov	r4, r2
   37000:	ldr	r0, [r2]
   37004:	bl	296d0 <fputs@plt+0x1862c>
   37008:	mov	r7, r0
   3700c:	ldr	r0, [r4, #4]
   37010:	bl	296d0 <fputs@plt+0x1862c>
   37014:	cmp	r7, #0
   37018:	beq	370a0 <fputs@plt+0x25ffc>
   3701c:	ldr	r3, [r8]
   37020:	mov	sl, r0
   37024:	mov	r4, r7
   37028:	mov	r5, #0
   3702c:	ldr	r9, [r3, #32]
   37030:	ldrb	r3, [r4]
   37034:	cmp	r3, #0
   37038:	beq	370a0 <fputs@plt+0x25ffc>
   3703c:	mov	r0, r5
   37040:	mov	r6, r4
   37044:	add	r6, r6, r0
   37048:	add	r1, sp, #12
   3704c:	mov	r0, r6
   37050:	bl	19b44 <fputs@plt+0x8aa0>
   37054:	ldr	r3, [sp, #12]
   37058:	cmp	r3, #160	; 0xa0
   3705c:	beq	37044 <fputs@plt+0x25fa0>
   37060:	cmp	r3, #22
   37064:	cmpne	r3, #125	; 0x7d
   37068:	bne	370a8 <fputs@plt+0x26004>
   3706c:	add	r5, r4, r5
   37070:	mov	r3, r7
   37074:	ldr	r1, [pc, #56]	; 370b4 <fputs@plt+0x26010>
   37078:	sub	r2, r4, r7
   3707c:	mov	r0, r9
   37080:	str	sl, [sp]
   37084:	str	r5, [sp, #4]
   37088:	bl	36660 <fputs@plt+0x255bc>
   3708c:	mov	r1, r0
   37090:	ldr	r3, [pc, #32]	; 370b8 <fputs@plt+0x26014>
   37094:	mvn	r2, #0
   37098:	mov	r0, r8
   3709c:	bl	257dc <fputs@plt+0x14738>
   370a0:	add	sp, sp, #16
   370a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   370a8:	mov	r5, r0
   370ac:	mov	r4, r6
   370b0:	b	37030 <fputs@plt+0x25f8c>
   370b4:	andeq	r5, r7, lr, asr #21
   370b8:	andeq	r2, r1, r4, ror #2
   370bc:	push	{r0, r1, r2, r4, r5, lr}
   370c0:	mov	r5, r1
   370c4:	mov	r4, r0
   370c8:	mov	r3, r2
   370cc:	ldrsh	r1, [r2, #32]
   370d0:	ldr	r0, [r0]
   370d4:	ldr	r2, [r2]
   370d8:	cmp	r1, #0
   370dc:	blt	3711c <fputs@plt+0x26078>
   370e0:	ldr	r3, [r3, #4]
   370e4:	ldr	r3, [r3, r1, lsl #4]
   370e8:	ldr	r1, [pc, #60]	; 3712c <fputs@plt+0x26088>
   370ec:	bl	36660 <fputs@plt+0x255bc>
   370f0:	movw	r1, #1555	; 0x613
   370f4:	mov	r3, #2
   370f8:	mov	r2, r5
   370fc:	str	r3, [sp, #4]
   37100:	mvn	r3, #0
   37104:	str	r3, [sp]
   37108:	mov	r3, r0
   3710c:	mov	r0, r4
   37110:	bl	266c8 <fputs@plt+0x15624>
   37114:	add	sp, sp, #12
   37118:	pop	{r4, r5, pc}
   3711c:	ldr	r1, [pc, #12]	; 37130 <fputs@plt+0x2608c>
   37120:	bl	36660 <fputs@plt+0x255bc>
   37124:	movw	r1, #2579	; 0xa13
   37128:	b	370f4 <fputs@plt+0x26050>
   3712c:	andeq	r8, r7, r5, lsl r2
   37130:	ldrdeq	r5, [r7], -r9
   37134:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   37138:	sub	r1, r1, #116	; 0x74
   3713c:	mov	r4, r0
   37140:	ldr	r6, [sp, #32]
   37144:	ldr	lr, [pc, #92]	; 371a8 <fputs@plt+0x26104>
   37148:	ldr	ip, [pc, #92]	; 371ac <fputs@plt+0x26108>
   3714c:	cmp	r6, #0
   37150:	ldr	r5, [r0, #8]
   37154:	moveq	ip, lr
   37158:	cmp	r1, #2
   3715c:	ldrls	lr, [pc, #76]	; 371b0 <fputs@plt+0x2610c>
   37160:	ldrhi	r1, [pc, #76]	; 371b4 <fputs@plt+0x26110>
   37164:	ldr	r0, [r0]
   37168:	addls	lr, lr, r1, lsl #2
   3716c:	str	ip, [sp]
   37170:	ldrls	r1, [lr, #3684]	; 0xe64
   37174:	str	r1, [sp, #4]
   37178:	ldr	r1, [pc, #56]	; 371b8 <fputs@plt+0x26114>
   3717c:	bl	36660 <fputs@plt+0x255bc>
   37180:	mvn	r3, #0
   37184:	ldr	r2, [r4, #468]	; 0x1d4
   37188:	mov	r1, #161	; 0xa1
   3718c:	stmib	sp, {r0, r3}
   37190:	mov	r3, #0
   37194:	mov	r0, r5
   37198:	str	r3, [sp]
   3719c:	bl	2666c <fputs@plt+0x155c8>
   371a0:	add	sp, sp, #16
   371a4:	pop	{r4, r5, r6, pc}
   371a8:	strdeq	r7, [r7], -r9
   371ac:	andeq	r5, r7, r2, ror #21
   371b0:	muleq	r7, r0, r4
   371b4:			; <UNDEFINED> instruction: 0x000756bc
   371b8:	strdeq	r5, [r7], -r5	; <UNPREDICTABLE>
   371bc:	ldrb	r3, [r0, #453]	; 0x1c5
   371c0:	cmp	r3, #2
   371c4:	bxne	lr
   371c8:	push	{r4, r5, lr}
   371cc:	mov	r2, r1
   371d0:	sub	sp, sp, #20
   371d4:	mov	r4, r0
   371d8:	ldr	r1, [pc, #48]	; 37210 <fputs@plt+0x2616c>
   371dc:	ldr	r0, [r0]
   371e0:	ldr	r5, [r4, #8]
   371e4:	bl	36660 <fputs@plt+0x255bc>
   371e8:	mvn	r3, #0
   371ec:	mov	r1, #161	; 0xa1
   371f0:	stmib	sp, {r0, r3}
   371f4:	mov	r3, #0
   371f8:	mov	r0, r5
   371fc:	str	r3, [sp]
   37200:	ldr	r2, [r4, #468]	; 0x1d4
   37204:	bl	2666c <fputs@plt+0x155c8>
   37208:	add	sp, sp, #20
   3720c:	pop	{r4, r5, pc}
   37210:	andeq	r5, r7, sl, lsl fp
   37214:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   37218:	mov	r5, r0
   3721c:	mov	r7, r1
   37220:	mov	sl, r2
   37224:	bl	265dc <fputs@plt+0x15538>
   37228:	subs	r6, r0, #0
   3722c:	beq	37300 <fputs@plt+0x2625c>
   37230:	ldr	r0, [r5]
   37234:	mov	r9, #0
   37238:	ldr	r1, [r7, #64]	; 0x40
   3723c:	bl	19670 <fputs@plt+0x85cc>
   37240:	mov	r8, r0
   37244:	mov	r1, r7
   37248:	mov	r0, r5
   3724c:	bl	15624 <fputs@plt+0x4580>
   37250:	mov	r4, r0
   37254:	cmp	r4, #0
   37258:	bne	372c8 <fputs@plt+0x26224>
   3725c:	ldr	r3, [r7]
   37260:	mov	r2, r8
   37264:	mov	r1, #125	; 0x7d
   37268:	mov	r0, r6
   3726c:	str	r4, [sp]
   37270:	stmib	sp, {r3, r4}
   37274:	mov	r3, r4
   37278:	bl	2666c <fputs@plt+0x155c8>
   3727c:	mov	r2, sl
   37280:	ldr	r1, [pc, #128]	; 37308 <fputs@plt+0x26264>
   37284:	ldr	r0, [r5]
   37288:	bl	36660 <fputs@plt+0x255bc>
   3728c:	subs	r2, r0, #0
   37290:	beq	37300 <fputs@plt+0x2625c>
   37294:	mov	r1, r8
   37298:	mov	r0, r6
   3729c:	bl	26810 <fputs@plt+0x1576c>
   372a0:	mov	r1, r7
   372a4:	mov	r0, r5
   372a8:	bl	36ccc <fputs@plt+0x25c28>
   372ac:	subs	r2, r0, #0
   372b0:	beq	37300 <fputs@plt+0x2625c>
   372b4:	mov	r1, #1
   372b8:	mov	r0, r6
   372bc:	add	sp, sp, #16
   372c0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   372c4:	b	26810 <fputs@plt+0x1576c>
   372c8:	ldr	r0, [r5]
   372cc:	ldr	r1, [r4, #20]
   372d0:	bl	19670 <fputs@plt+0x85cc>
   372d4:	str	r9, [sp, #8]
   372d8:	mov	r2, r0
   372dc:	mov	r1, #127	; 0x7f
   372e0:	ldr	r3, [r4]
   372e4:	mov	r0, r6
   372e8:	str	r9, [sp]
   372ec:	str	r3, [sp, #4]
   372f0:	mov	r3, #0
   372f4:	bl	2666c <fputs@plt+0x155c8>
   372f8:	ldr	r4, [r4, #32]
   372fc:	b	37254 <fputs@plt+0x261b0>
   37300:	add	sp, sp, #16
   37304:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37308:	andeq	r5, r7, r1, lsr fp
   3730c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37310:	sub	sp, sp, #28
   37314:	mov	r7, r3
   37318:	subs	r4, r1, #0
   3731c:	mov	r3, #0
   37320:	ldr	r6, [sp, #64]	; 0x40
   37324:	str	r3, [sp, #20]
   37328:	streq	r4, [r6]
   3732c:	beq	373b4 <fputs@plt+0x26310>
   37330:	mov	r5, r0
   37334:	mov	r8, r2
   37338:	b	37340 <fputs@plt+0x2629c>
   3733c:	ldr	r4, [r4, #12]
   37340:	ldrb	r3, [r4]
   37344:	cmp	r3, #156	; 0x9c
   37348:	cmpne	r3, #159	; 0x9f
   3734c:	beq	3733c <fputs@plt+0x26298>
   37350:	cmp	r3, #157	; 0x9d
   37354:	ldrbeq	r3, [r4, #38]	; 0x26
   37358:	cmp	r3, #38	; 0x26
   3735c:	bne	373c0 <fputs@plt+0x2631c>
   37360:	mov	r1, #0
   37364:	ldr	r0, [r4, #8]
   37368:	bl	14bc8 <fputs@plt+0x3b24>
   3736c:	mov	r3, r0
   37370:	mov	r9, r0
   37374:	str	r6, [sp]
   37378:	mov	r2, r8
   3737c:	mov	r0, r5
   37380:	ldr	r1, [r4, #12]
   37384:	bl	3730c <fputs@plt+0x26268>
   37388:	mov	r4, r0
   3738c:	ldr	r0, [r6]
   37390:	cmp	r0, #0
   37394:	beq	373b4 <fputs@plt+0x26310>
   37398:	mov	r2, #1
   3739c:	mov	r1, r9
   373a0:	bl	2b1fc <fputs@plt+0x1a158>
   373a4:	mov	r2, #1
   373a8:	mov	r1, r7
   373ac:	ldr	r0, [r6]
   373b0:	bl	2b1c0 <fputs@plt+0x1a11c>
   373b4:	mov	r0, r4
   373b8:	add	sp, sp, #28
   373bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   373c0:	cmp	r3, #155	; 0x9b
   373c4:	ldrne	fp, [pc, #600]	; 37624 <fputs@plt+0x26580>
   373c8:	movne	r2, #1
   373cc:	bne	37400 <fputs@plt+0x2635c>
   373d0:	ldr	r1, [r4, #12]
   373d4:	ldr	fp, [pc, #584]	; 37624 <fputs@plt+0x26580>
   373d8:	ldrb	r0, [r1]
   373dc:	add	r2, r0, #124	; 0x7c
   373e0:	uxtb	r2, r2
   373e4:	cmp	r2, #1
   373e8:	ldr	r2, [pc, #568]	; 37628 <fputs@plt+0x26584>
   373ec:	movls	r3, r0
   373f0:	movls	r4, r1
   373f4:	movhi	r2, #1
   373f8:	movls	fp, r2
   373fc:	mvnls	r2, #0
   37400:	sub	r9, r3, #132	; 0x84
   37404:	str	r2, [sp, #12]
   37408:	cmp	r9, #1
   3740c:	movhi	r9, #0
   37410:	movls	r9, #1
   37414:	cmp	r3, #97	; 0x61
   37418:	movne	sl, r9
   3741c:	orreq	sl, r9, #1
   37420:	cmp	sl, #0
   37424:	beq	374e4 <fputs@plt+0x26440>
   37428:	mov	r0, r5
   3742c:	bl	1d330 <fputs@plt+0xc28c>
   37430:	cmp	r0, #0
   37434:	str	r0, [sp, #20]
   37438:	beq	375a0 <fputs@plt+0x264fc>
   3743c:	ldr	r3, [r4, #4]
   37440:	tst	r3, #1024	; 0x400
   37444:	ldr	r3, [r4, #8]
   37448:	beq	374a8 <fputs@plt+0x26404>
   3744c:	ldr	r2, [sp, #12]
   37450:	smull	r2, r3, r2, r3
   37454:	bl	1bf9c <fputs@plt+0xaef8>
   37458:	cmp	r7, #65	; 0x41
   3745c:	movne	r9, #0
   37460:	andeq	r9, r9, #1
   37464:	mov	r2, #1
   37468:	ldr	r0, [sp, #20]
   3746c:	cmp	r9, #0
   37470:	movne	r1, #67	; 0x43
   37474:	moveq	r1, r7
   37478:	bl	2b1c0 <fputs@plt+0x1a11c>
   3747c:	ldr	r0, [sp, #20]
   37480:	ldrh	r3, [r0, #8]
   37484:	tst	r3, #12
   37488:	bicne	r3, r3, #2
   3748c:	strhne	r3, [r0, #8]
   37490:	cmp	r8, #1
   37494:	bne	374d4 <fputs@plt+0x26430>
   37498:	mov	r4, #0
   3749c:	ldr	r3, [sp, #20]
   374a0:	str	r3, [r6]
   374a4:	b	373b4 <fputs@plt+0x26310>
   374a8:	ldr	r1, [pc, #380]	; 3762c <fputs@plt+0x26588>
   374ac:	mov	r2, fp
   374b0:	mov	r0, r5
   374b4:	bl	36660 <fputs@plt+0x255bc>
   374b8:	subs	r1, r0, #0
   374bc:	beq	375a0 <fputs@plt+0x264fc>
   374c0:	ldr	r3, [pc, #360]	; 37630 <fputs@plt+0x2658c>
   374c4:	mov	r2, #1
   374c8:	ldr	r0, [sp, #20]
   374cc:	bl	25bb0 <fputs@plt+0x14b0c>
   374d0:	b	37458 <fputs@plt+0x263b4>
   374d4:	mov	r1, r8
   374d8:	bl	26140 <fputs@plt+0x1509c>
   374dc:	mov	r4, r0
   374e0:	b	3749c <fputs@plt+0x263f8>
   374e4:	cmp	r3, #155	; 0x9b
   374e8:	bne	37584 <fputs@plt+0x264e0>
   374ec:	add	r3, sp, #20
   374f0:	mov	r2, r8
   374f4:	mov	r0, r5
   374f8:	str	r3, [sp]
   374fc:	mov	r3, r7
   37500:	ldr	r1, [r4, #12]
   37504:	bl	3730c <fputs@plt+0x26268>
   37508:	subs	r4, r0, #0
   3750c:	bne	37498 <fputs@plt+0x263f4>
   37510:	ldr	r0, [sp, #20]
   37514:	cmp	r0, #0
   37518:	beq	37498 <fputs@plt+0x263f4>
   3751c:	bl	18798 <fputs@plt+0x76f4>
   37520:	ldr	r0, [sp, #20]
   37524:	ldrh	r1, [r0, #8]
   37528:	tst	r1, #8
   3752c:	vldrne	d7, [r0]
   37530:	vnegne.f64	d7, d7
   37534:	vstrne	d7, [r0]
   37538:	bne	37564 <fputs@plt+0x264c0>
   3753c:	ldrd	r2, [r0]
   37540:	cmp	r3, #-2147483648	; 0x80000000
   37544:	cmpeq	r2, #0
   37548:	bne	37574 <fputs@plt+0x264d0>
   3754c:	ldr	r3, [pc, #224]	; 37634 <fputs@plt+0x26590>
   37550:	and	r1, r1, #15872	; 0x3e00
   37554:	mov	r2, #0
   37558:	orr	r1, r1, #8
   3755c:	strd	r2, [r0]
   37560:	strh	r1, [r0, #8]
   37564:	mov	r2, r8
   37568:	mov	r1, r7
   3756c:	bl	2b1c0 <fputs@plt+0x1a11c>
   37570:	b	3749c <fputs@plt+0x263f8>
   37574:	rsbs	r2, r2, #0
   37578:	rsc	r3, r3, #0
   3757c:	strd	r2, [r0]
   37580:	b	37564 <fputs@plt+0x264c0>
   37584:	cmp	r3, #101	; 0x65
   37588:	bne	375b8 <fputs@plt+0x26514>
   3758c:	mov	r0, r5
   37590:	bl	1d330 <fputs@plt+0xc28c>
   37594:	cmp	r0, #0
   37598:	str	r0, [sp, #20]
   3759c:	bne	37498 <fputs@plt+0x263f4>
   375a0:	mov	r0, r5
   375a4:	mov	r4, #7
   375a8:	bl	179f4 <fputs@plt+0x6950>
   375ac:	ldr	r0, [sp, #20]
   375b0:	bl	1c224 <fputs@plt+0xb180>
   375b4:	b	373b4 <fputs@plt+0x26310>
   375b8:	cmp	r3, #134	; 0x86
   375bc:	bne	37498 <fputs@plt+0x263f4>
   375c0:	mov	r0, r5
   375c4:	bl	1d330 <fputs@plt+0xc28c>
   375c8:	cmp	r0, #0
   375cc:	mov	r8, r0
   375d0:	str	r0, [sp, #20]
   375d4:	beq	375a0 <fputs@plt+0x264fc>
   375d8:	ldr	r7, [r4, #8]
   375dc:	add	r7, r7, #2
   375e0:	mov	r0, r7
   375e4:	bl	15c88 <fputs@plt+0x4be4>
   375e8:	sub	r4, r0, #1
   375ec:	mov	r1, r7
   375f0:	mov	r2, r4
   375f4:	mov	r0, r5
   375f8:	add	r4, r4, r4, lsr #31
   375fc:	bl	1ca08 <fputs@plt+0xb964>
   37600:	ldr	r3, [pc, #40]	; 37630 <fputs@plt+0x2658c>
   37604:	asr	r2, r4, #1
   37608:	mov	r1, r0
   3760c:	mov	r0, r8
   37610:	mov	r4, sl
   37614:	str	r3, [sp]
   37618:	mov	r3, sl
   3761c:	bl	25040 <fputs@plt+0x13f9c>
   37620:	b	3749c <fputs@plt+0x263f8>
   37624:	strdeq	r7, [r7], -r9
   37628:	andeq	r5, r7, sp, lsr fp
   3762c:	andeq	r6, r7, r8, ror ip
   37630:	andeq	r2, r1, r4, ror #2
   37634:	mvnmi	r0, #0
   37638:	push	{r4, r5, r6, r7, lr}
   3763c:	mov	r6, r1
   37640:	mov	r4, r0
   37644:	sub	sp, sp, #20
   37648:	lsl	r5, r2, #4
   3764c:	mov	r7, r3
   37650:	add	ip, sp, #12
   37654:	mov	r3, #0
   37658:	ldr	r1, [r1, #4]
   3765c:	str	r3, [sp, #12]
   37660:	ldr	r0, [r0]
   37664:	add	r1, r1, r5
   37668:	ldrb	r3, [r1, #13]
   3766c:	ldrb	r2, [r0, #66]	; 0x42
   37670:	str	ip, [sp]
   37674:	ldr	r1, [r1, #4]
   37678:	bl	3730c <fputs@plt+0x26268>
   3767c:	ldr	r2, [sp, #12]
   37680:	cmp	r2, #0
   37684:	beq	37698 <fputs@plt+0x265f4>
   37688:	mvn	r3, #7
   3768c:	mvn	r1, #0
   37690:	mov	r0, r4
   37694:	bl	22910 <fputs@plt+0x1186c>
   37698:	ldr	r2, [r6, #4]
   3769c:	add	r2, r2, r5
   376a0:	ldrb	r3, [r2, #13]
   376a4:	cmp	r3, #69	; 0x45
   376a8:	bne	376bc <fputs@plt+0x26618>
   376ac:	mov	r2, r7
   376b0:	mov	r1, #39	; 0x27
   376b4:	mov	r0, r4
   376b8:	bl	26a50 <fputs@plt+0x159ac>
   376bc:	add	sp, sp, #20
   376c0:	pop	{r4, r5, r6, r7, pc}
   376c4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   376c8:	subs	r5, r3, #0
   376cc:	mov	r6, r0
   376d0:	mov	r4, r1
   376d4:	mov	r8, r2
   376d8:	ldr	r7, [sp, #40]	; 0x28
   376dc:	blt	376ec <fputs@plt+0x26648>
   376e0:	ldrsh	r3, [r1, #32]
   376e4:	cmp	r3, r5
   376e8:	bne	37730 <fputs@plt+0x2668c>
   376ec:	mov	r3, r7
   376f0:	mov	r2, r8
   376f4:	mov	r1, #103	; 0x67
   376f8:	mov	r0, r6
   376fc:	bl	26ab4 <fputs@plt+0x15a10>
   37700:	cmp	r5, #0
   37704:	blt	37778 <fputs@plt+0x266d4>
   37708:	ldr	r3, [r4, #12]
   3770c:	cmp	r3, #0
   37710:	bne	37778 <fputs@plt+0x266d4>
   37714:	mov	r3, r7
   37718:	mov	r2, r5
   3771c:	mov	r1, r4
   37720:	mov	r0, r6
   37724:	add	sp, sp, #12
   37728:	pop	{r4, r5, r6, r7, r8, r9, lr}
   3772c:	b	37638 <fputs@plt+0x26594>
   37730:	ldrb	r3, [r1, #42]	; 0x2a
   37734:	tst	r3, #16
   37738:	movne	r9, #153	; 0x99
   3773c:	moveq	r9, #47	; 0x2f
   37740:	tst	r3, #32
   37744:	moveq	r3, r5
   37748:	beq	37760 <fputs@plt+0x266bc>
   3774c:	ldr	r0, [r1, #8]
   37750:	bl	19588 <fputs@plt+0x84e4>
   37754:	sxth	r1, r5
   37758:	bl	14b7c <fputs@plt+0x3ad8>
   3775c:	mov	r3, r0
   37760:	mov	r2, r8
   37764:	mov	r1, r9
   37768:	str	r7, [sp]
   3776c:	mov	r0, r6
   37770:	bl	2654c <fputs@plt+0x154a8>
   37774:	b	37708 <fputs@plt+0x26664>
   37778:	add	sp, sp, #12
   3777c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   37780:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   37784:	add	lr, r0, #124	; 0x7c
   37788:	add	r8, r0, #324	; 0x144
   3778c:	mov	ip, lr
   37790:	ldrb	r7, [sp, #44]	; 0x2c
   37794:	ldr	r6, [r0, #8]
   37798:	ldr	r5, [sp, #40]	; 0x28
   3779c:	ldr	r4, [ip, #12]
   377a0:	cmp	r4, #0
   377a4:	ble	377f8 <fputs@plt+0x26754>
   377a8:	ldr	r9, [ip]
   377ac:	cmp	r9, r3
   377b0:	bne	377f8 <fputs@plt+0x26754>
   377b4:	ldrsh	r9, [ip, #4]
   377b8:	cmp	r9, r2
   377bc:	bne	377f8 <fputs@plt+0x26754>
   377c0:	ldr	r3, [r0, #112]	; 0x70
   377c4:	add	r2, r3, #1
   377c8:	str	r2, [r0, #112]	; 0x70
   377cc:	str	r3, [ip, #16]
   377d0:	mov	r3, #0
   377d4:	ldr	r2, [lr, #12]
   377d8:	add	lr, lr, #20
   377dc:	cmp	r4, r2
   377e0:	strbeq	r3, [lr, #-14]
   377e4:	cmp	r8, lr
   377e8:	bne	377d4 <fputs@plt+0x26730>
   377ec:	mov	r0, r4
   377f0:	add	sp, sp, #12
   377f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   377f8:	add	ip, ip, #20
   377fc:	cmp	ip, r8
   37800:	bne	3779c <fputs@plt+0x266f8>
   37804:	mov	r8, r3
   37808:	mov	r9, r2
   3780c:	str	r5, [sp]
   37810:	mov	r3, r2
   37814:	mov	r4, r0
   37818:	mov	r2, r8
   3781c:	mov	r0, r6
   37820:	bl	376c4 <fputs@plt+0x26620>
   37824:	cmp	r7, #0
   37828:	beq	37840 <fputs@plt+0x2679c>
   3782c:	mov	r1, r7
   37830:	mov	r0, r6
   37834:	bl	18814 <fputs@plt+0x7770>
   37838:	mov	r4, r5
   3783c:	b	377ec <fputs@plt+0x26748>
   37840:	mov	r3, r5
   37844:	mov	r2, r9
   37848:	mov	r1, r8
   3784c:	mov	r0, r4
   37850:	bl	193d8 <fputs@plt+0x8334>
   37854:	b	37838 <fputs@plt+0x26794>
   37858:	push	{r0, r1, r2, r4, r5, lr}
   3785c:	mov	ip, #0
   37860:	mov	r5, r0
   37864:	ldr	r4, [sp, #24]
   37868:	stm	sp, {r4, ip}
   3786c:	bl	37780 <fputs@plt+0x266dc>
   37870:	cmp	r4, r0
   37874:	beq	37894 <fputs@plt+0x267f0>
   37878:	mov	r2, r0
   3787c:	ldr	r0, [r5, #8]
   37880:	mov	r3, r4
   37884:	mov	r1, #31
   37888:	add	sp, sp, #12
   3788c:	pop	{r4, r5, lr}
   37890:	b	26ab4 <fputs@plt+0x15a10>
   37894:	add	sp, sp, #12
   37898:	pop	{r4, r5, pc}
   3789c:	push	{r1, r2, r3}
   378a0:	push	{r0, r1, lr}
   378a4:	add	r2, sp, #16
   378a8:	ldr	r1, [sp, #12]
   378ac:	str	r2, [sp, #4]
   378b0:	bl	283b8 <fputs@plt+0x17314>
   378b4:	add	sp, sp, #8
   378b8:	pop	{lr}		; (ldr lr, [sp], #4)
   378bc:	add	sp, sp, #12
   378c0:	bx	lr
   378c4:	push	{r4, r5, r6, r7, lr}
   378c8:	subs	r5, r1, #0
   378cc:	sub	sp, sp, #44	; 0x2c
   378d0:	ble	37954 <fputs@plt+0x268b0>
   378d4:	mov	r6, r0
   378d8:	mov	r4, r2
   378dc:	ldr	r3, [r6]
   378e0:	ldr	r0, [r2]
   378e4:	ldr	r7, [r3, #32]
   378e8:	bl	296d0 <fputs@plt+0x1862c>
   378ec:	subs	r1, r0, #0
   378f0:	beq	37954 <fputs@plt+0x268b0>
   378f4:	ldr	r2, [r7, #92]	; 0x5c
   378f8:	mov	r3, #0
   378fc:	add	r4, r4, #4
   37900:	sub	r5, r5, #1
   37904:	add	r0, sp, #12
   37908:	stmib	sp, {r3, r4, r7}
   3790c:	str	r3, [sp, #16]
   37910:	str	r3, [sp, #20]
   37914:	str	r3, [sp, #24]
   37918:	str	r3, [sp, #28]
   3791c:	mov	r3, #512	; 0x200
   37920:	str	r5, [sp]
   37924:	str	r2, [sp, #32]
   37928:	mov	r2, sp
   3792c:	strh	r3, [sp, #36]	; 0x24
   37930:	bl	3789c <fputs@plt+0x267f8>
   37934:	ldr	r4, [sp, #24]
   37938:	add	r0, sp, #12
   3793c:	bl	1d284 <fputs@plt+0xc1e0>
   37940:	mov	r1, r0
   37944:	ldr	r3, [pc, #16]	; 3795c <fputs@plt+0x268b8>
   37948:	mov	r0, r6
   3794c:	mov	r2, r4
   37950:	bl	257dc <fputs@plt+0x14738>
   37954:	add	sp, sp, #44	; 0x2c
   37958:	pop	{r4, r5, r6, r7, pc}
   3795c:	andeq	r2, r1, r4, ror #2
   37960:	ldr	r3, [r2]
   37964:	ldrh	r3, [r3, #8]
   37968:	and	ip, r3, #31
   3796c:	ldr	r3, [pc, #176]	; 37a24 <fputs@plt+0x26980>
   37970:	add	r3, r3, ip
   37974:	ldrb	r3, [r3, #3065]	; 0xbf9
   37978:	cmp	r3, #5
   3797c:	bxeq	lr
   37980:	push	{r4, r5, r6, r7, r8, lr}
   37984:	mov	r6, r1
   37988:	mov	r1, #28
   3798c:	mov	r7, r0
   37990:	mov	r4, r2
   37994:	bl	24d58 <fputs@plt+0x13cb4>
   37998:	subs	r5, r0, #0
   3799c:	popeq	{r4, r5, r6, r7, r8, pc}
   379a0:	ldr	r2, [r7]
   379a4:	ldr	r3, [r5, #20]
   379a8:	ldr	r2, [r2, #32]
   379ac:	cmp	r3, #0
   379b0:	ldr	r2, [r2, #92]	; 0x5c
   379b4:	str	r2, [r5, #20]
   379b8:	beq	379f4 <fputs@plt+0x26950>
   379bc:	cmp	r6, #2
   379c0:	movne	r2, #1
   379c4:	ldrne	r6, [pc, #92]	; 37a28 <fputs@plt+0x26984>
   379c8:	bne	379e8 <fputs@plt+0x26944>
   379cc:	ldr	r0, [r4, #4]
   379d0:	bl	296d0 <fputs@plt+0x1862c>
   379d4:	mov	r6, r0
   379d8:	ldr	r0, [r4, #4]
   379dc:	bl	29638 <fputs@plt+0x18594>
   379e0:	subs	r2, r0, #0
   379e4:	beq	379f4 <fputs@plt+0x26950>
   379e8:	mov	r1, r6
   379ec:	mov	r0, r5
   379f0:	bl	282fc <fputs@plt+0x17258>
   379f4:	ldr	r0, [r4]
   379f8:	bl	296d0 <fputs@plt+0x1862c>
   379fc:	mov	r6, r0
   37a00:	ldr	r0, [r4]
   37a04:	bl	29638 <fputs@plt+0x18594>
   37a08:	cmp	r6, #0
   37a0c:	mov	r2, r0
   37a10:	popeq	{r4, r5, r6, r7, r8, pc}
   37a14:	mov	r1, r6
   37a18:	mov	r0, r5
   37a1c:	pop	{r4, r5, r6, r7, r8, lr}
   37a20:	b	282fc <fputs@plt+0x17258>
   37a24:	muleq	r7, r0, r4
   37a28:	andeq	r5, r7, pc, lsr fp
   37a2c:	ldr	r3, [r0]
   37a30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37a34:	sub	sp, sp, #44	; 0x2c
   37a38:	mov	r5, r2
   37a3c:	mov	r6, r0
   37a40:	mov	r7, r1
   37a44:	ldr	r8, [r2, #12]
   37a48:	str	r3, [sp, #12]
   37a4c:	mov	r3, #0
   37a50:	ldr	r4, [r2, #40]	; 0x28
   37a54:	mov	r2, #200	; 0xc8
   37a58:	str	r3, [sp, #16]
   37a5c:	str	r3, [sp, #20]
   37a60:	str	r3, [sp, #24]
   37a64:	str	r3, [sp, #28]
   37a68:	cmp	r4, r3
   37a6c:	str	r2, [sp, #32]
   37a70:	strh	r3, [sp, #36]	; 0x24
   37a74:	beq	37b24 <fputs@plt+0x26a80>
   37a78:	ldr	r1, [pc, #176]	; 37b30 <fputs@plt+0x26a8c>
   37a7c:	add	r0, sp, #12
   37a80:	ldr	r2, [r5]
   37a84:	bl	3789c <fputs@plt+0x267f8>
   37a88:	add	r0, sp, #12
   37a8c:	bl	1d284 <fputs@plt+0xc1e0>
   37a90:	ldrb	ip, [r5, #55]	; 0x37
   37a94:	mov	r3, #2
   37a98:	movw	r1, #2067	; 0x813
   37a9c:	mov	r2, r7
   37aa0:	str	r3, [sp, #4]
   37aa4:	mvn	r3, #0
   37aa8:	str	r3, [sp]
   37aac:	mov	r3, r0
   37ab0:	movw	r0, #1555	; 0x613
   37ab4:	and	ip, ip, #3
   37ab8:	cmp	ip, #2
   37abc:	moveq	r1, r0
   37ac0:	mov	r0, r6
   37ac4:	bl	266c8 <fputs@plt+0x15624>
   37ac8:	add	sp, sp, #44	; 0x2c
   37acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37ad0:	ldr	r2, [r5, #4]
   37ad4:	lsl	r3, r4, #1
   37ad8:	cmp	r4, #0
   37adc:	ldrsh	r2, [r2, r3]
   37ae0:	ldr	r3, [r8, #4]
   37ae4:	ldr	fp, [r3, r2, lsl #4]
   37ae8:	beq	37afc <fputs@plt+0x26a58>
   37aec:	mov	r2, #2
   37af0:	mov	r1, r9
   37af4:	add	r0, sp, #12
   37af8:	bl	282fc <fputs@plt+0x17258>
   37afc:	mov	r3, fp
   37b00:	mov	r1, sl
   37b04:	ldr	r2, [r8]
   37b08:	add	r0, sp, #12
   37b0c:	add	r4, r4, #1
   37b10:	bl	3789c <fputs@plt+0x267f8>
   37b14:	ldrh	r3, [r5, #50]	; 0x32
   37b18:	cmp	r3, r4
   37b1c:	bgt	37ad0 <fputs@plt+0x26a2c>
   37b20:	b	37a88 <fputs@plt+0x269e4>
   37b24:	ldr	r9, [pc, #8]	; 37b34 <fputs@plt+0x26a90>
   37b28:	ldr	sl, [pc, #8]	; 37b38 <fputs@plt+0x26a94>
   37b2c:	b	37b14 <fputs@plt+0x26a70>
   37b30:	andeq	r5, r7, r1, asr #22
   37b34:	andeq	r5, r7, ip, asr #22
   37b38:	andeq	r8, r7, r5, lsl r2
   37b3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37b40:	sub	sp, sp, #164	; 0xa4
   37b44:	ldr	r4, [r2, #64]	; 0x40
   37b48:	ldrh	r5, [sp, #204]	; 0xcc
   37b4c:	ldr	sl, [r4, #36]	; 0x24
   37b50:	tst	sl, #8192	; 0x2000
   37b54:	bne	37b60 <fputs@plt+0x26abc>
   37b58:	tst	r5, #64	; 0x40
   37b5c:	beq	37b6c <fputs@plt+0x26ac8>
   37b60:	mov	r0, #0
   37b64:	add	sp, sp, #164	; 0xa4
   37b68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37b6c:	ands	r9, sl, #48	; 0x30
   37b70:	bne	37ca8 <fputs@plt+0x26c04>
   37b74:	tst	sl, #1024	; 0x400
   37b78:	bne	37b88 <fputs@plt+0x26ae4>
   37b7c:	ldrh	ip, [r4, #24]
   37b80:	cmp	ip, #0
   37b84:	bne	37ca8 <fputs@plt+0x26c04>
   37b88:	ands	r5, r5, #3
   37b8c:	movne	r5, #1
   37b90:	mov	r7, r3
   37b94:	ldr	r3, [r0, #8]
   37b98:	cmp	r5, #0
   37b9c:	mov	r8, r1
   37ba0:	ldrb	r6, [r2, #44]	; 0x2c
   37ba4:	ldr	r2, [r0]
   37ba8:	str	r3, [sp, #20]
   37bac:	ldr	r3, [r0, #468]	; 0x1d4
   37bb0:	add	r0, sp, #32
   37bb4:	ldr	r1, [pc, #692]	; 37e70 <fputs@plt+0x26dcc>
   37bb8:	str	r3, [sp, #24]
   37bbc:	add	r3, sp, #60	; 0x3c
   37bc0:	str	r2, [sp, #32]
   37bc4:	mov	r2, #100	; 0x64
   37bc8:	str	r3, [sp, #36]	; 0x24
   37bcc:	str	r3, [sp, #40]	; 0x28
   37bd0:	mov	r3, #0
   37bd4:	str	r3, [sp, #44]	; 0x2c
   37bd8:	str	r2, [sp, #48]	; 0x30
   37bdc:	strh	r3, [sp, #56]	; 0x38
   37be0:	ldr	r3, [pc, #652]	; 37e74 <fputs@plt+0x26dd0>
   37be4:	ldr	r2, [pc, #652]	; 37e78 <fputs@plt+0x26dd4>
   37be8:	moveq	r1, r3
   37bec:	str	r2, [sp, #52]	; 0x34
   37bf0:	bl	28334 <fputs@plt+0x17290>
   37bf4:	mov	r3, #72	; 0x48
   37bf8:	add	r0, sp, #32
   37bfc:	mla	r3, r3, r6, r8
   37c00:	ldr	r2, [r3, #28]
   37c04:	cmp	r2, #0
   37c08:	ldrbne	r2, [r3, #48]	; 0x30
   37c0c:	ldreq	r2, [r3, #16]
   37c10:	ldrne	r1, [pc, #612]	; 37e7c <fputs@plt+0x26dd8>
   37c14:	ldreq	r1, [pc, #612]	; 37e80 <fputs@plt+0x26ddc>
   37c18:	bl	3789c <fputs@plt+0x267f8>
   37c1c:	mov	r3, #72	; 0x48
   37c20:	mla	r3, r3, r6, r8
   37c24:	ldr	r2, [r3, #20]
   37c28:	cmp	r2, #0
   37c2c:	beq	37c3c <fputs@plt+0x26b98>
   37c30:	ldr	r1, [pc, #588]	; 37e84 <fputs@plt+0x26de0>
   37c34:	add	r0, sp, #32
   37c38:	bl	3789c <fputs@plt+0x267f8>
   37c3c:	tst	sl, #1280	; 0x500
   37c40:	bne	37e08 <fputs@plt+0x26d64>
   37c44:	mov	r1, #72	; 0x48
   37c48:	ldr	r9, [r4, #28]
   37c4c:	mla	r6, r1, r6, r8
   37c50:	ldr	r3, [r6, #24]
   37c54:	ldrb	r3, [r3, #42]	; 0x2a
   37c58:	tst	r3, #32
   37c5c:	beq	37cb0 <fputs@plt+0x26c0c>
   37c60:	ldrb	r3, [r9, #55]	; 0x37
   37c64:	and	r3, r3, #3
   37c68:	cmp	r3, #2
   37c6c:	bne	37cb0 <fputs@plt+0x26c0c>
   37c70:	cmp	r5, #0
   37c74:	bne	37db0 <fputs@plt+0x26d0c>
   37c78:	add	r0, sp, #32
   37c7c:	bl	1d284 <fputs@plt+0xc1e0>
   37c80:	mvn	r3, #0
   37c84:	mov	r1, #161	; 0xa1
   37c88:	ldr	r2, [sp, #24]
   37c8c:	stmib	sp, {r0, r3}
   37c90:	ldr	r0, [sp, #20]
   37c94:	ldr	r3, [sp, #200]	; 0xc8
   37c98:	str	r3, [sp]
   37c9c:	mov	r3, r7
   37ca0:	bl	2666c <fputs@plt+0x155c8>
   37ca4:	b	37b64 <fputs@plt+0x26ac0>
   37ca8:	mov	r5, #1
   37cac:	b	37b90 <fputs@plt+0x26aec>
   37cb0:	tst	sl, #131072	; 0x20000
   37cb4:	ldrne	r5, [pc, #460]	; 37e88 <fputs@plt+0x26de4>
   37cb8:	bne	37cd8 <fputs@plt+0x26c34>
   37cbc:	tst	sl, #16384	; 0x4000
   37cc0:	ldrne	r5, [pc, #452]	; 37e8c <fputs@plt+0x26de8>
   37cc4:	bne	37cd8 <fputs@plt+0x26c34>
   37cc8:	tst	sl, #64	; 0x40
   37ccc:	ldr	r3, [pc, #444]	; 37e90 <fputs@plt+0x26dec>
   37cd0:	ldr	r5, [pc, #444]	; 37e94 <fputs@plt+0x26df0>
   37cd4:	moveq	r5, r3
   37cd8:	mov	r2, #7
   37cdc:	ldr	r1, [pc, #436]	; 37e98 <fputs@plt+0x26df4>
   37ce0:	add	r0, sp, #32
   37ce4:	bl	282fc <fputs@plt+0x17258>
   37ce8:	mov	r1, r5
   37cec:	add	r0, sp, #32
   37cf0:	ldr	r2, [r9]
   37cf4:	bl	3789c <fputs@plt+0x267f8>
   37cf8:	ldrh	r5, [r4, #24]
   37cfc:	cmp	r5, #0
   37d00:	bne	37d10 <fputs@plt+0x26c6c>
   37d04:	ldr	r3, [r4, #36]	; 0x24
   37d08:	tst	r3, #48	; 0x30
   37d0c:	beq	37c78 <fputs@plt+0x26bd4>
   37d10:	mov	r2, #2
   37d14:	ldr	r1, [pc, #384]	; 37e9c <fputs@plt+0x26df8>
   37d18:	add	r0, sp, #32
   37d1c:	mov	r6, #0
   37d20:	ldrh	r9, [r4, #42]	; 0x2a
   37d24:	ldr	sl, [pc, #372]	; 37ea0 <fputs@plt+0x26dfc>
   37d28:	ldr	fp, [pc, #372]	; 37ea4 <fputs@plt+0x26e00>
   37d2c:	ldr	r8, [r4, #28]
   37d30:	bl	282fc <fputs@plt+0x17258>
   37d34:	cmp	r6, r5
   37d38:	blt	37db8 <fputs@plt+0x26d14>
   37d3c:	ldr	r3, [r4, #36]	; 0x24
   37d40:	tst	r3, #32
   37d44:	moveq	r6, r5
   37d48:	beq	37d70 <fputs@plt+0x26ccc>
   37d4c:	mov	r1, r5
   37d50:	mov	r0, r8
   37d54:	bl	156b0 <fputs@plt+0x460c>
   37d58:	mov	r2, r0
   37d5c:	ldr	r3, [pc, #324]	; 37ea8 <fputs@plt+0x26e04>
   37d60:	mov	r1, r5
   37d64:	add	r0, sp, #32
   37d68:	add	r6, r5, #1
   37d6c:	bl	2835c <fputs@plt+0x172b8>
   37d70:	ldr	r3, [r4, #36]	; 0x24
   37d74:	tst	r3, #16
   37d78:	beq	37d9c <fputs@plt+0x26cf8>
   37d7c:	mov	r1, r5
   37d80:	mov	r0, r8
   37d84:	bl	156b0 <fputs@plt+0x460c>
   37d88:	mov	r2, r0
   37d8c:	ldr	r3, [pc, #280]	; 37eac <fputs@plt+0x26e08>
   37d90:	mov	r1, r6
   37d94:	add	r0, sp, #32
   37d98:	bl	2835c <fputs@plt+0x172b8>
   37d9c:	mov	r2, #1
   37da0:	ldr	r1, [pc, #264]	; 37eb0 <fputs@plt+0x26e0c>
   37da4:	add	r0, sp, #32
   37da8:	bl	282fc <fputs@plt+0x17258>
   37dac:	b	37c78 <fputs@plt+0x26bd4>
   37db0:	ldr	r5, [pc, #252]	; 37eb4 <fputs@plt+0x26e10>
   37db4:	b	37cd8 <fputs@plt+0x26c34>
   37db8:	mov	r1, r6
   37dbc:	mov	r0, r8
   37dc0:	bl	156b0 <fputs@plt+0x460c>
   37dc4:	cmp	r6, #0
   37dc8:	mov	r3, r0
   37dcc:	beq	37de8 <fputs@plt+0x26d44>
   37dd0:	mov	r2, #5
   37dd4:	ldr	r1, [pc, #220]	; 37eb8 <fputs@plt+0x26e14>
   37dd8:	add	r0, sp, #32
   37ddc:	str	r3, [sp, #28]
   37de0:	bl	282fc <fputs@plt+0x17258>
   37de4:	ldr	r3, [sp, #28]
   37de8:	cmp	r6, r9
   37dec:	mov	r2, r3
   37df0:	movge	r1, sl
   37df4:	movlt	r1, fp
   37df8:	add	r0, sp, #32
   37dfc:	add	r6, r6, #1
   37e00:	bl	3789c <fputs@plt+0x267f8>
   37e04:	b	37d34 <fputs@plt+0x26c90>
   37e08:	tst	sl, #256	; 0x100
   37e0c:	beq	37e50 <fputs@plt+0x26dac>
   37e10:	tst	sl, #15
   37e14:	beq	37e50 <fputs@plt+0x26dac>
   37e18:	tst	sl, #5
   37e1c:	ldrne	r2, [pc, #152]	; 37ebc <fputs@plt+0x26e18>
   37e20:	bne	37e40 <fputs@plt+0x26d9c>
   37e24:	cmp	r9, #48	; 0x30
   37e28:	ldreq	r2, [pc, #144]	; 37ec0 <fputs@plt+0x26e1c>
   37e2c:	beq	37e40 <fputs@plt+0x26d9c>
   37e30:	tst	sl, #32
   37e34:	ldr	r3, [pc, #112]	; 37eac <fputs@plt+0x26e08>
   37e38:	ldr	r2, [pc, #104]	; 37ea8 <fputs@plt+0x26e04>
   37e3c:	moveq	r2, r3
   37e40:	ldr	r1, [pc, #124]	; 37ec4 <fputs@plt+0x26e20>
   37e44:	add	r0, sp, #32
   37e48:	bl	3789c <fputs@plt+0x267f8>
   37e4c:	b	37c78 <fputs@plt+0x26bd4>
   37e50:	tst	sl, #1024	; 0x400
   37e54:	beq	37c78 <fputs@plt+0x26bd4>
   37e58:	ldr	r1, [pc, #104]	; 37ec8 <fputs@plt+0x26e24>
   37e5c:	add	r0, sp, #32
   37e60:	ldr	r2, [r4, #24]
   37e64:	ldr	r3, [r4, #32]
   37e68:	bl	3789c <fputs@plt+0x267f8>
   37e6c:	b	37c78 <fputs@plt+0x26bd4>
   37e70:	andeq	r5, r7, pc, asr #22
   37e74:	andeq	r5, r7, r6, asr fp
   37e78:	blcc	fe6ea680 <stderr@@GLIBC_2.4+0xfe65f930>
   37e7c:	andeq	r6, r7, r4, asr #6
   37e80:	andeq	r5, r7, r4, asr #23
   37e84:	andeq	r5, r7, lr, asr #23
   37e88:	andeq	r5, r7, r6, lsl #23
   37e8c:	andeq	r5, r7, fp, asr fp
   37e90:	andeq	r5, r7, sp, ror fp
   37e94:	andeq	r5, r7, r4, ror fp
   37e98:	ldrdeq	r5, [r7], -r5	; <UNPREDICTABLE>
   37e9c:	ldrdeq	r5, [r7], -sp
   37ea0:	andeq	r5, r7, r7, lsr #23
   37ea4:	andeq	r5, r7, ip, lsr #23
   37ea8:	muleq	r7, r8, ip
   37eac:	andeq	r5, r7, r0, asr #23
   37eb0:	andeq	r8, r7, r4, asr #32
   37eb4:	andeq	r8, r7, ip, lsr #32
   37eb8:	andeq	r4, r7, pc, lsr #27
   37ebc:	andeq	r5, r7, r2, asr #23
   37ec0:			; <UNDEFINED> instruction: 0x00075bb4
   37ec4:	andeq	r5, r7, r0, ror #23
   37ec8:	andeq	r5, r7, r6, lsl #24
   37ecc:	push	{r1, r2, r3}
   37ed0:	ldr	r3, [r0, #16]
   37ed4:	push	{r0, r1, r4, r5, lr}
   37ed8:	cmp	r3, #0
   37edc:	beq	37f54 <fputs@plt+0x26eb0>
   37ee0:	sub	r3, r3, #1
   37ee4:	mov	r4, r0
   37ee8:	add	r5, r0, #40	; 0x28
   37eec:	str	r3, [r0, #16]
   37ef0:	ldr	r3, [r0, #20]
   37ef4:	add	r3, r3, #1
   37ef8:	str	r3, [r0, #20]
   37efc:	add	r3, sp, #24
   37f00:	str	r3, [sp, #4]
   37f04:	ldr	r3, [r0, #52]	; 0x34
   37f08:	cmp	r3, #0
   37f0c:	beq	37f20 <fputs@plt+0x26e7c>
   37f10:	mov	r2, #1
   37f14:	ldr	r1, [pc, #72]	; 37f64 <fputs@plt+0x26ec0>
   37f18:	mov	r0, r5
   37f1c:	bl	282fc <fputs@plt+0x17258>
   37f20:	ldr	r1, [r4, #28]
   37f24:	cmp	r1, #0
   37f28:	beq	37f38 <fputs@plt+0x26e94>
   37f2c:	mov	r0, r5
   37f30:	ldrd	r2, [r4, #32]
   37f34:	bl	3789c <fputs@plt+0x267f8>
   37f38:	mov	r0, r5
   37f3c:	ldr	r2, [sp, #4]
   37f40:	ldr	r1, [sp, #20]
   37f44:	bl	283b8 <fputs@plt+0x17314>
   37f48:	ldrb	r3, [r4, #64]	; 0x40
   37f4c:	cmp	r3, #1
   37f50:	streq	r3, [r4, #24]
   37f54:	add	sp, sp, #8
   37f58:	pop	{r4, r5, lr}
   37f5c:	add	sp, sp, #12
   37f60:	bx	lr
   37f64:	strdeq	r7, [r7], -r8
   37f68:	subs	r2, r1, #0
   37f6c:	beq	37fbc <fputs@plt+0x26f18>
   37f70:	ldr	r1, [r0, #12]
   37f74:	push	{r4, lr}
   37f78:	mov	r4, #1
   37f7c:	cmp	r1, r2
   37f80:	ldrcc	r1, [pc, #64]	; 37fc8 <fputs@plt+0x26f24>
   37f84:	bcc	37fac <fputs@plt+0x26f08>
   37f88:	and	r1, r2, #7
   37f8c:	ldr	lr, [r0, #8]
   37f90:	lsl	r1, r4, r1
   37f94:	ldrb	r3, [lr, r2, lsr #3]
   37f98:	ands	ip, r3, r1
   37f9c:	orreq	r3, r3, r1
   37fa0:	strbeq	r3, [lr, r2, lsr #3]
   37fa4:	beq	37fb4 <fputs@plt+0x26f10>
   37fa8:	ldr	r1, [pc, #28]	; 37fcc <fputs@plt+0x26f28>
   37fac:	bl	37ecc <fputs@plt+0x26e28>
   37fb0:	mov	ip, r4
   37fb4:	mov	r0, ip
   37fb8:	pop	{r4, pc}
   37fbc:	mov	ip, #1
   37fc0:	mov	r0, ip
   37fc4:	bx	lr
   37fc8:	andeq	r5, r7, r1, lsr #24
   37fcc:	andeq	r5, r7, r8, lsr ip
   37fd0:	ldr	r3, [r0, #24]
   37fd4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   37fd8:	mov	r4, r0
   37fdc:	mov	r5, r1
   37fe0:	mov	r7, r2
   37fe4:	cmp	r3, r1
   37fe8:	bgt	38030 <fputs@plt+0x26f8c>
   37fec:	add	r6, r1, #1
   37ff0:	ldr	r0, [r0, #32]
   37ff4:	lsl	r2, r6, #2
   37ff8:	asr	r3, r2, #31
   37ffc:	bl	24a40 <fputs@plt+0x1399c>
   38000:	subs	r8, r0, #0
   38004:	moveq	r0, #7
   38008:	streq	r8, [r7]
   3800c:	beq	38084 <fputs@plt+0x26fe0>
   38010:	ldr	r0, [r4, #24]
   38014:	mov	r1, #0
   38018:	sub	r2, r6, r0
   3801c:	add	r0, r8, r0, lsl #2
   38020:	lsl	r2, r2, #2
   38024:	bl	10e88 <memset@plt>
   38028:	str	r6, [r4, #24]
   3802c:	str	r8, [r4, #32]
   38030:	ldr	r6, [r4, #32]
   38034:	ldr	r8, [r6, r5, lsl #2]
   38038:	add	r2, r6, r5, lsl #2
   3803c:	cmp	r8, #0
   38040:	bne	38074 <fputs@plt+0x26fd0>
   38044:	ldrb	r3, [r4, #43]	; 0x2b
   38048:	cmp	r3, #2
   3804c:	bne	3808c <fputs@plt+0x26fe8>
   38050:	mov	r0, #32768	; 0x8000
   38054:	mov	r1, #0
   38058:	bl	1df74 <fputs@plt+0xced0>
   3805c:	ldr	r3, [r4, #32]
   38060:	str	r0, [r6, r5, lsl #2]
   38064:	ldr	r3, [r3, r5, lsl #2]
   38068:	cmp	r3, #0
   3806c:	moveq	r0, #7
   38070:	beq	38078 <fputs@plt+0x26fd4>
   38074:	mov	r0, #0
   38078:	ldr	r3, [r4, #32]
   3807c:	ldr	r3, [r3, r5, lsl #2]
   38080:	str	r3, [r7]
   38084:	add	sp, sp, #8
   38088:	pop	{r4, r5, r6, r7, r8, pc}
   3808c:	ldr	r0, [r4, #4]
   38090:	mov	r1, r5
   38094:	ldr	r3, [r0]
   38098:	str	r2, [sp]
   3809c:	mov	r2, #32768	; 0x8000
   380a0:	ldr	r6, [r3, #52]	; 0x34
   380a4:	ldrb	r3, [r4, #44]	; 0x2c
   380a8:	blx	r6
   380ac:	cmp	r0, #8
   380b0:	ldrbeq	r3, [r4, #46]	; 0x2e
   380b4:	orreq	r3, r3, #2
   380b8:	strbeq	r3, [r4, #46]	; 0x2e
   380bc:	bne	38078 <fputs@plt+0x26fd4>
   380c0:	b	38074 <fputs@plt+0x26fd0>
   380c4:	push	{r0, r1, r4, r5, r6, lr}
   380c8:	mov	r5, r2
   380cc:	add	r2, sp, #4
   380d0:	mov	r4, r1
   380d4:	mov	r6, r3
   380d8:	bl	37fd0 <fputs@plt+0x26f2c>
   380dc:	cmp	r0, #0
   380e0:	bne	3811c <fputs@plt+0x27078>
   380e4:	ldr	r2, [sp, #4]
   380e8:	cmp	r4, #0
   380ec:	lslne	r4, r4, #12
   380f0:	moveq	r4, r0
   380f4:	subne	r4, r4, #34	; 0x22
   380f8:	add	r3, r2, #16384	; 0x4000
   380fc:	addeq	r2, r2, #136	; 0x88
   38100:	streq	r2, [sp, #4]
   38104:	ldr	r2, [sp, #4]
   38108:	sub	r2, r2, #4
   3810c:	str	r2, [r6]
   38110:	str	r3, [r5]
   38114:	ldr	r3, [sp, #24]
   38118:	str	r4, [r3]
   3811c:	add	sp, sp, #8
   38120:	pop	{r4, r5, r6, pc}
   38124:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38128:	sub	sp, sp, #44	; 0x2c
   3812c:	ldr	r7, [r0, #68]	; 0x44
   38130:	cmp	r7, #0
   38134:	beq	38144 <fputs@plt+0x270a0>
   38138:	ldrsh	r3, [r0, #40]	; 0x28
   3813c:	cmp	r3, #0
   38140:	bne	38154 <fputs@plt+0x270b0>
   38144:	mov	r0, #0
   38148:	str	r0, [r2]
   3814c:	add	sp, sp, #44	; 0x2c
   38150:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38154:	mov	r5, r0
   38158:	add	r4, r7, #33	; 0x21
   3815c:	ldr	r3, [r5, #100]	; 0x64
   38160:	lsr	r4, r4, #12
   38164:	mov	fp, r2
   38168:	mov	r6, r1
   3816c:	mov	r0, #0
   38170:	add	r8, sp, #36	; 0x24
   38174:	add	r3, r3, #33	; 0x21
   38178:	lsr	r3, r3, #12
   3817c:	str	r3, [sp, #16]
   38180:	movw	r3, #383	; 0x17f
   38184:	mul	r3, r3, r1
   38188:	ubfx	r3, r3, #0, #13
   3818c:	str	r3, [sp, #20]
   38190:	ldr	r3, [sp, #16]
   38194:	cmp	r4, r3
   38198:	cmpge	r0, #0
   3819c:	moveq	r3, #1
   381a0:	movne	r3, #0
   381a4:	strne	r0, [fp]
   381a8:	movne	r0, r3
   381ac:	bne	3814c <fputs@plt+0x270a8>
   381b0:	add	r3, sp, #32
   381b4:	add	r2, sp, #28
   381b8:	str	r8, [sp]
   381bc:	mov	r1, r4
   381c0:	mov	r0, r5
   381c4:	bl	380c4 <fputs@plt+0x27020>
   381c8:	cmp	r0, #0
   381cc:	bne	3814c <fputs@plt+0x270a8>
   381d0:	ldr	r3, [sp, #20]
   381d4:	movw	r2, #8193	; 0x2001
   381d8:	ldr	ip, [sp, #28]
   381dc:	str	r2, [sp, #12]
   381e0:	ldr	sl, [sp, #32]
   381e4:	ldr	r9, [sp, #36]	; 0x24
   381e8:	lsl	r1, r3, #1
   381ec:	ldrh	r2, [ip, r1]
   381f0:	cmp	r2, #0
   381f4:	subeq	r4, r4, #1
   381f8:	beq	38190 <fputs@plt+0x270ec>
   381fc:	ldrh	r2, [ip, r1]
   38200:	add	r2, r2, r9
   38204:	cmp	r7, r2
   38208:	bcc	3822c <fputs@plt+0x27188>
   3820c:	ldr	lr, [r5, #100]	; 0x64
   38210:	cmp	lr, r2
   38214:	bhi	3822c <fputs@plt+0x27188>
   38218:	ldrh	r1, [ip, r1]
   3821c:	uxth	r1, r1
   38220:	ldr	r1, [sl, r1, lsl #2]
   38224:	cmp	r1, r6
   38228:	moveq	r0, r2
   3822c:	ldr	r2, [sp, #12]
   38230:	subs	r2, r2, #1
   38234:	str	r2, [sp, #12]
   38238:	bne	38248 <fputs@plt+0x271a4>
   3823c:	movw	r0, #53923	; 0xd2a3
   38240:	bl	2d494 <fputs@plt+0x1c3f0>
   38244:	b	3814c <fputs@plt+0x270a8>
   38248:	add	r3, r3, #1
   3824c:	ubfx	r3, r3, #0, #13
   38250:	b	381e8 <fputs@plt+0x27144>
   38254:	ldr	r1, [r0, #68]	; 0x44
   38258:	push	{r4, r5, lr}
   3825c:	mov	r4, #0
   38260:	sub	sp, sp, #28
   38264:	str	r4, [sp, #12]
   38268:	cmp	r1, r4
   3826c:	str	r4, [sp, #16]
   38270:	str	r4, [sp, #20]
   38274:	beq	382e0 <fputs@plt+0x2723c>
   38278:	add	r3, sp, #20
   3827c:	add	r1, r1, #33	; 0x21
   38280:	mov	r5, r0
   38284:	add	r2, sp, #12
   38288:	lsr	r1, r1, #12
   3828c:	str	r3, [sp]
   38290:	add	r3, sp, #16
   38294:	bl	380c4 <fputs@plt+0x27020>
   38298:	ldr	r2, [sp, #12]
   3829c:	ldr	r3, [sp, #20]
   382a0:	ldr	r0, [r5, #68]	; 0x44
   382a4:	add	r1, r2, #16384	; 0x4000
   382a8:	sub	r0, r0, r3
   382ac:	mov	r3, r2
   382b0:	ldrh	ip, [r3]
   382b4:	add	r3, r3, #2
   382b8:	cmp	ip, r0
   382bc:	strhgt	r4, [r3, #-2]
   382c0:	cmp	r1, r3
   382c4:	bne	382b0 <fputs@plt+0x2720c>
   382c8:	ldr	r3, [sp, #16]
   382cc:	add	r0, r0, #1
   382d0:	mov	r1, #0
   382d4:	add	r0, r3, r0, lsl #2
   382d8:	sub	r2, r2, r0
   382dc:	bl	10e88 <memset@plt>
   382e0:	add	sp, sp, #28
   382e4:	pop	{r4, r5, pc}
   382e8:	push	{r4, r5, r6, r7, r8, lr}
   382ec:	mov	r3, #0
   382f0:	sub	sp, sp, #24
   382f4:	mov	r4, r1
   382f8:	add	r1, r1, #33	; 0x21
   382fc:	mov	r6, r2
   38300:	lsr	r1, r1, #12
   38304:	add	r2, sp, #20
   38308:	str	r3, [sp, #12]
   3830c:	mov	r7, r0
   38310:	str	r3, [sp, #16]
   38314:	str	r3, [sp, #20]
   38318:	add	r3, sp, #12
   3831c:	str	r3, [sp]
   38320:	add	r3, sp, #16
   38324:	bl	380c4 <fputs@plt+0x27020>
   38328:	subs	r5, r0, #0
   3832c:	bne	383c0 <fputs@plt+0x2731c>
   38330:	ldr	r3, [sp, #12]
   38334:	ldr	r8, [sp, #16]
   38338:	sub	r4, r4, r3
   3833c:	cmp	r4, #1
   38340:	bne	3835c <fputs@plt+0x272b8>
   38344:	ldr	r2, [sp, #20]
   38348:	add	r0, r8, #4
   3834c:	mov	r1, r5
   38350:	add	r2, r2, #16384	; 0x4000
   38354:	sub	r2, r2, r0
   38358:	bl	10e88 <memset@plt>
   3835c:	ldr	r3, [r8, r4, lsl #2]
   38360:	cmp	r3, #0
   38364:	beq	38370 <fputs@plt+0x272cc>
   38368:	mov	r0, r7
   3836c:	bl	38254 <fputs@plt+0x271b0>
   38370:	movw	r3, #383	; 0x17f
   38374:	ldr	r0, [sp, #20]
   38378:	mov	r2, r4
   3837c:	mul	r3, r3, r6
   38380:	ubfx	r3, r3, #0, #13
   38384:	lsl	r1, r3, #1
   38388:	add	ip, r0, r1
   3838c:	ldrh	r1, [r0, r1]
   38390:	cmp	r1, #0
   38394:	bne	383ac <fputs@plt+0x27308>
   38398:	ldr	r3, [sp, #16]
   3839c:	str	r6, [r3, r4, lsl #2]
   383a0:	uxth	r4, r4
   383a4:	strh	r4, [ip]
   383a8:	b	383c0 <fputs@plt+0x2731c>
   383ac:	cmp	r2, #0
   383b0:	bne	383cc <fputs@plt+0x27328>
   383b4:	movw	r0, #52399	; 0xccaf
   383b8:	bl	2d494 <fputs@plt+0x1c3f0>
   383bc:	mov	r5, r0
   383c0:	mov	r0, r5
   383c4:	add	sp, sp, #24
   383c8:	pop	{r4, r5, r6, r7, r8, pc}
   383cc:	add	r3, r3, #1
   383d0:	sub	r2, r2, #1
   383d4:	ubfx	r3, r3, #0, #13
   383d8:	b	38384 <fputs@plt+0x272e0>
   383dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   383e0:	sub	sp, sp, #132	; 0x84
   383e4:	mov	r4, r0
   383e8:	add	r2, sp, #84	; 0x54
   383ec:	str	r1, [sp, #36]	; 0x24
   383f0:	mov	r1, #0
   383f4:	bl	37fd0 <fputs@plt+0x26f2c>
   383f8:	subs	r5, r0, #0
   383fc:	bne	3847c <fputs@plt+0x273d8>
   38400:	ldr	r3, [sp, #84]	; 0x54
   38404:	cmp	r3, #0
   38408:	beq	38444 <fputs@plt+0x273a0>
   3840c:	mov	r0, r4
   38410:	ldr	r1, [sp, #36]	; 0x24
   38414:	bl	16dec <fputs@plt+0x5d48>
   38418:	subs	r5, r0, #0
   3841c:	strne	r5, [sp, #12]
   38420:	bne	3844c <fputs@plt+0x273a8>
   38424:	ldr	r3, [pc, #1152]	; 388ac <fputs@plt+0x27808>
   38428:	ldr	r2, [r4, #52]	; 0x34
   3842c:	cmp	r2, r3
   38430:	beq	3847c <fputs@plt+0x273d8>
   38434:	movw	r0, #53476	; 0xd0e4
   38438:	bl	2d0e0 <fputs@plt+0x1c03c>
   3843c:	mov	r5, r0
   38440:	b	3847c <fputs@plt+0x273d8>
   38444:	mov	r3, #1
   38448:	str	r3, [sp, #12]
   3844c:	ldrb	r1, [r4, #46]	; 0x2e
   38450:	ands	r1, r1, #2
   38454:	beq	38488 <fputs@plt+0x273e4>
   38458:	mov	r1, #0
   3845c:	mov	r0, r4
   38460:	bl	184cc <fputs@plt+0x7428>
   38464:	subs	r5, r0, #0
   38468:	bne	3847c <fputs@plt+0x273d8>
   3846c:	mov	r1, r5
   38470:	mov	r0, r4
   38474:	mov	r5, #264	; 0x108
   38478:	bl	184f0 <fputs@plt+0x744c>
   3847c:	mov	r0, r5
   38480:	add	sp, sp, #132	; 0x84
   38484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38488:	mov	r2, #1
   3848c:	mov	r0, r4
   38490:	bl	1850c <fputs@plt+0x7468>
   38494:	subs	r5, r0, #0
   38498:	bne	3847c <fputs@plt+0x273d8>
   3849c:	mov	r3, #1
   384a0:	mov	r1, r5
   384a4:	add	r2, sp, #84	; 0x54
   384a8:	mov	r0, r4
   384ac:	strb	r3, [r4, #44]	; 0x2c
   384b0:	bl	37fd0 <fputs@plt+0x26f2c>
   384b4:	subs	r5, r0, #0
   384b8:	bne	387ac <fputs@plt+0x27708>
   384bc:	mov	r0, r4
   384c0:	ldr	r1, [sp, #36]	; 0x24
   384c4:	bl	16dec <fputs@plt+0x5d48>
   384c8:	subs	r3, r0, #0
   384cc:	str	r3, [sp, #12]
   384d0:	ldreq	r5, [sp, #12]
   384d4:	beq	387ac <fputs@plt+0x27708>
   384d8:	mov	r0, r4
   384dc:	ldrb	r3, [r4, #45]	; 0x2d
   384e0:	add	r3, r3, #1
   384e4:	str	r3, [sp, #32]
   384e8:	rsb	r3, r3, #8
   384ec:	mov	r2, r3
   384f0:	ldr	r1, [sp, #32]
   384f4:	str	r3, [sp, #40]	; 0x28
   384f8:	bl	1850c <fputs@plt+0x7468>
   384fc:	subs	r5, r0, #0
   38500:	bne	387a0 <fputs@plt+0x276fc>
   38504:	mov	r1, r5
   38508:	mov	r2, #48	; 0x30
   3850c:	add	r0, r4, #52	; 0x34
   38510:	bl	10e88 <memset@plt>
   38514:	add	r1, sp, #88	; 0x58
   38518:	ldr	r0, [r4, #8]
   3851c:	bl	12038 <fputs@plt+0xf94>
   38520:	subs	r5, r0, #0
   38524:	bne	38790 <fputs@plt+0x276ec>
   38528:	ldrd	r2, [sp, #88]	; 0x58
   3852c:	cmp	r2, #33	; 0x21
   38530:	sbcs	r3, r3, #0
   38534:	strlt	r5, [sp, #24]
   38538:	strlt	r5, [sp, #28]
   3853c:	blt	38724 <fputs@plt+0x27680>
   38540:	mov	r2, #0
   38544:	mov	r3, #0
   38548:	ldr	r0, [r4, #8]
   3854c:	add	r1, sp, #96	; 0x60
   38550:	strd	r2, [sp]
   38554:	mov	r2, #32
   38558:	bl	12008 <fputs@plt+0xf64>
   3855c:	subs	r8, r0, #0
   38560:	bne	388a4 <fputs@plt+0x27800>
   38564:	ldr	r3, [sp, #96]	; 0x60
   38568:	ldr	r2, [pc, #832]	; 388b0 <fputs@plt+0x2780c>
   3856c:	rev	r3, r3
   38570:	bic	r1, r3, #1
   38574:	cmp	r1, r2
   38578:	bne	38634 <fputs@plt+0x27590>
   3857c:	ldr	r7, [sp, #104]	; 0x68
   38580:	rev	r7, r7
   38584:	sub	r2, r7, #1
   38588:	tst	r2, r7
   3858c:	bne	38634 <fputs@plt+0x27590>
   38590:	sub	r2, r7, #512	; 0x200
   38594:	cmp	r2, #65024	; 0xfe00
   38598:	bhi	38634 <fputs@plt+0x27590>
   3859c:	uxtb	r3, r3
   385a0:	add	sl, r4, #76	; 0x4c
   385a4:	str	r7, [r4, #36]	; 0x24
   385a8:	and	r2, r3, #1
   385ac:	strb	r2, [r4, #65]	; 0x41
   385b0:	ldr	r2, [sp, #108]	; 0x6c
   385b4:	rev	r2, r2
   385b8:	str	r2, [r4, #112]	; 0x70
   385bc:	add	r2, r4, #84	; 0x54
   385c0:	str	r2, [sp, #48]	; 0x30
   385c4:	add	r2, sp, #112	; 0x70
   385c8:	ldm	r2!, {r0, r1}
   385cc:	mov	r2, #24
   385d0:	str	r0, [r4, #84]	; 0x54
   385d4:	mvn	r0, r3
   385d8:	mov	r3, #0
   385dc:	and	r0, r0, #1
   385e0:	str	r1, [r4, #88]	; 0x58
   385e4:	add	r1, sp, #96	; 0x60
   385e8:	str	sl, [sp]
   385ec:	bl	13be8 <fputs@plt+0x2b44>
   385f0:	ldr	r3, [sp, #120]	; 0x78
   385f4:	ldr	r2, [r4, #76]	; 0x4c
   385f8:	rev	r3, r3
   385fc:	cmp	r2, r3
   38600:	bne	38634 <fputs@plt+0x27590>
   38604:	ldr	r3, [sp, #124]	; 0x7c
   38608:	ldr	r2, [r4, #80]	; 0x50
   3860c:	rev	r3, r3
   38610:	cmp	r2, r3
   38614:	bne	38634 <fputs@plt+0x27590>
   38618:	ldr	r3, [pc, #660]	; 388b4 <fputs@plt+0x27810>
   3861c:	ldr	r2, [sp, #100]	; 0x64
   38620:	cmp	r2, r3
   38624:	beq	38644 <fputs@plt+0x275a0>
   38628:	movw	r0, #52530	; 0xcd32
   3862c:	bl	2d0e0 <fputs@plt+0x1c03c>
   38630:	mov	r8, r0
   38634:	mov	r3, #0
   38638:	str	r3, [sp, #24]
   3863c:	str	r3, [sp, #28]
   38640:	b	3871c <fputs@plt+0x27678>
   38644:	add	r3, r7, #24
   38648:	mov	r2, r3
   3864c:	mov	r0, r3
   38650:	str	r3, [sp, #44]	; 0x2c
   38654:	asr	r3, r3, #31
   38658:	mov	r1, r3
   3865c:	strd	r2, [sp, #56]	; 0x38
   38660:	bl	249dc <fputs@plt+0x13938>
   38664:	subs	r6, r0, #0
   38668:	beq	388a0 <fputs@plt+0x277fc>
   3866c:	bic	r1, r7, #255	; 0xff
   38670:	add	r3, r6, #24
   38674:	orr	r7, r1, r7, asr #16
   38678:	mov	r1, #32
   3867c:	str	r3, [sp, #52]	; 0x34
   38680:	uxth	r3, r7
   38684:	mov	r7, #0
   38688:	mov	r0, r7
   3868c:	str	r7, [sp, #24]
   38690:	str	r3, [sp, #64]	; 0x40
   38694:	ldrd	r2, [sp, #56]	; 0x38
   38698:	str	r7, [sp, #28]
   3869c:	strd	r2, [sp, #68]	; 0x44
   386a0:	add	r3, r6, #8
   386a4:	str	r3, [sp, #56]	; 0x38
   386a8:	ldr	r3, [sp, #68]	; 0x44
   386ac:	adds	r3, r3, r1
   386b0:	str	r3, [sp, #16]
   386b4:	ldr	r3, [sp, #72]	; 0x48
   386b8:	adc	r3, r3, r0
   386bc:	str	r3, [sp, #20]
   386c0:	ldrd	r8, [sp, #16]
   386c4:	ldrd	r2, [sp, #88]	; 0x58
   386c8:	cmp	r2, r8
   386cc:	sbcs	r3, r3, r9
   386d0:	blt	38710 <fputs@plt+0x2766c>
   386d4:	str	r1, [sp]
   386d8:	mov	r1, r6
   386dc:	add	r7, r7, #1
   386e0:	str	r0, [sp, #4]
   386e4:	ldr	r0, [r4, #8]
   386e8:	ldr	r2, [sp, #44]	; 0x2c
   386ec:	bl	12008 <fputs@plt+0xf64>
   386f0:	subs	r8, r0, #0
   386f4:	bne	38714 <fputs@plt+0x27670>
   386f8:	mov	r2, #8
   386fc:	ldr	r0, [sp, #48]	; 0x30
   38700:	ldr	r1, [sp, #56]	; 0x38
   38704:	bl	10e10 <memcmp@plt>
   38708:	cmp	r0, #0
   3870c:	beq	387d0 <fputs@plt+0x2772c>
   38710:	mov	r8, #0
   38714:	mov	r0, r6
   38718:	bl	177ec <fputs@plt+0x6748>
   3871c:	cmp	r8, #0
   38720:	bne	388a4 <fputs@plt+0x27800>
   38724:	ldr	r3, [sp, #24]
   38728:	mov	r0, r4
   3872c:	str	r3, [r4, #76]	; 0x4c
   38730:	ldr	r3, [sp, #28]
   38734:	str	r3, [r4, #80]	; 0x50
   38738:	bl	16060 <fputs@plt+0x4fbc>
   3873c:	ldr	r3, [r4, #32]
   38740:	mov	r1, #0
   38744:	ldr	r2, [r4, #68]	; 0x44
   38748:	ldr	r3, [r3]
   3874c:	cmp	r2, #0
   38750:	str	r1, [r3, #96]	; 0x60
   38754:	str	r2, [r3, #128]	; 0x80
   38758:	str	r1, [r3, #100]	; 0x64
   3875c:	mvn	r1, #0
   38760:	str	r1, [r3, #104]	; 0x68
   38764:	str	r1, [r3, #108]	; 0x6c
   38768:	str	r1, [r3, #112]	; 0x70
   3876c:	str	r1, [r3, #116]	; 0x74
   38770:	strne	r2, [r3, #104]	; 0x68
   38774:	ldr	r3, [r4, #72]	; 0x48
   38778:	cmp	r3, #0
   3877c:	beq	38790 <fputs@plt+0x276ec>
   38780:	ldr	r1, [pc, #304]	; 388b8 <fputs@plt+0x27814>
   38784:	movw	r0, #283	; 0x11b
   38788:	ldr	r3, [r4, #108]	; 0x6c
   3878c:	bl	2bc28 <fputs@plt+0x1ab84>
   38790:	mov	r0, r4
   38794:	ldr	r1, [sp, #32]
   38798:	ldr	r2, [sp, #40]	; 0x28
   3879c:	bl	18584 <fputs@plt+0x74e0>
   387a0:	ldr	r2, [sp, #36]	; 0x24
   387a4:	mov	r3, #1
   387a8:	str	r3, [r2]
   387ac:	mov	r1, #0
   387b0:	mov	r2, #1
   387b4:	mov	r0, r4
   387b8:	strb	r1, [r4, #44]	; 0x2c
   387bc:	bl	18584 <fputs@plt+0x74e0>
   387c0:	ldr	r3, [sp, #12]
   387c4:	cmp	r3, #0
   387c8:	beq	38424 <fputs@plt+0x27380>
   387cc:	b	3847c <fputs@plt+0x273d8>
   387d0:	ldr	fp, [r6]
   387d4:	rev	fp, fp
   387d8:	cmp	fp, #0
   387dc:	beq	38710 <fputs@plt+0x2766c>
   387e0:	ldrb	r8, [r4, #65]	; 0x41
   387e4:	mov	r3, sl
   387e8:	mov	r2, #8
   387ec:	mov	r1, r6
   387f0:	str	sl, [sp]
   387f4:	clz	r8, r8
   387f8:	lsr	r8, r8, #5
   387fc:	mov	r0, r8
   38800:	bl	13be8 <fputs@plt+0x2b44>
   38804:	mov	r3, sl
   38808:	mov	r0, r8
   3880c:	ldr	r2, [r4, #36]	; 0x24
   38810:	str	sl, [sp]
   38814:	ldr	r1, [sp, #52]	; 0x34
   38818:	bl	13be8 <fputs@plt+0x2b44>
   3881c:	ldr	r3, [r6, #16]
   38820:	ldr	r2, [r4, #76]	; 0x4c
   38824:	rev	r3, r3
   38828:	cmp	r2, r3
   3882c:	bne	38710 <fputs@plt+0x2766c>
   38830:	ldr	r3, [r6, #20]
   38834:	ldr	r2, [r4, #80]	; 0x50
   38838:	rev	r3, r3
   3883c:	cmp	r2, r3
   38840:	bne	38710 <fputs@plt+0x2766c>
   38844:	ldr	r3, [r6, #4]
   38848:	mov	r2, fp
   3884c:	mov	r1, r7
   38850:	mov	r0, r4
   38854:	rev	r3, r3
   38858:	str	r3, [sp, #76]	; 0x4c
   3885c:	bl	382e8 <fputs@plt+0x27244>
   38860:	subs	r8, r0, #0
   38864:	bne	38714 <fputs@plt+0x27670>
   38868:	ldr	r3, [sp, #76]	; 0x4c
   3886c:	cmp	r3, #0
   38870:	beq	38894 <fputs@plt+0x277f0>
   38874:	str	r7, [r4, #68]	; 0x44
   38878:	str	r3, [r4, #72]	; 0x48
   3887c:	ldr	r3, [sp, #64]	; 0x40
   38880:	strh	r3, [r4, #66]	; 0x42
   38884:	ldr	r3, [r4, #76]	; 0x4c
   38888:	str	r3, [sp, #24]
   3888c:	ldr	r3, [r4, #80]	; 0x50
   38890:	str	r3, [sp, #28]
   38894:	ldr	r1, [sp, #16]
   38898:	ldr	r0, [sp, #20]
   3889c:	b	386a8 <fputs@plt+0x27604>
   388a0:	mov	r8, #7
   388a4:	mov	r5, r8
   388a8:	b	38790 <fputs@plt+0x276ec>
   388ac:	eoreq	lr, sp, r8, lsl r2
   388b0:	ldrbcc	r0, [pc, -r2, lsl #13]!
   388b4:	stmiane	r2!, {r8, sl, fp, sp}^
   388b8:	andeq	r5, r7, r1, asr ip
   388bc:	cmp	r3, #5
   388c0:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   388c4:	mov	r5, r0
   388c8:	mov	r4, r1
   388cc:	mov	r6, r2
   388d0:	ble	38900 <fputs@plt+0x2785c>
   388d4:	cmp	r3, #100	; 0x64
   388d8:	movgt	r4, #15
   388dc:	bgt	389c4 <fputs@plt+0x27920>
   388e0:	cmp	r3, #9
   388e4:	ldr	r0, [r0]
   388e8:	subgt	r3, r3, #9
   388ec:	movgt	r1, #39	; 0x27
   388f0:	movle	r1, #1
   388f4:	mulgt	r3, r3, r3
   388f8:	mulgt	r1, r1, r3
   388fc:	bl	120b4 <fputs@plt+0x1010>
   38900:	cmp	r6, #0
   38904:	beq	38978 <fputs@plt+0x278d4>
   38908:	ldr	r3, [r5, #32]
   3890c:	cmp	r6, #0
   38910:	movne	r4, #0
   38914:	ldr	r7, [r3]
   38918:	bne	389e4 <fputs@plt+0x27940>
   3891c:	ldr	r3, [r5, #68]	; 0x44
   38920:	ldr	r2, [r7, #96]	; 0x60
   38924:	cmp	r2, r3
   38928:	movne	r4, r6
   3892c:	bne	389e4 <fputs@plt+0x27940>
   38930:	mov	r1, #3
   38934:	mov	r0, r5
   38938:	bl	184cc <fputs@plt+0x7428>
   3893c:	mov	r4, r0
   38940:	mov	r0, r5
   38944:	bl	13ca0 <fputs@plt+0x2bfc>
   38948:	cmp	r4, #0
   3894c:	bne	389dc <fputs@plt+0x27938>
   38950:	ldr	r3, [r5, #32]
   38954:	add	r1, r5, #52	; 0x34
   38958:	mov	r2, #48	; 0x30
   3895c:	ldr	r0, [r3]
   38960:	bl	10e10 <memcmp@plt>
   38964:	subs	r4, r0, #0
   38968:	movne	r1, #3
   3896c:	bne	38b2c <fputs@plt+0x27a88>
   38970:	strh	r6, [r5, #40]	; 0x28
   38974:	b	389c4 <fputs@plt+0x27920>
   38978:	mov	r1, r4
   3897c:	mov	r0, r5
   38980:	bl	383dc <fputs@plt+0x27338>
   38984:	cmp	r0, #5
   38988:	mov	r4, r0
   3898c:	bne	389d0 <fputs@plt+0x2792c>
   38990:	ldr	r3, [r5, #32]
   38994:	ldr	r3, [r3]
   38998:	cmp	r3, #0
   3899c:	beq	38ae0 <fputs@plt+0x27a3c>
   389a0:	mov	r1, #2
   389a4:	mov	r0, r5
   389a8:	bl	184cc <fputs@plt+0x7428>
   389ac:	subs	r4, r0, #0
   389b0:	moveq	r1, #2
   389b4:	beq	38b2c <fputs@plt+0x27a88>
   389b8:	movw	r3, #261	; 0x105
   389bc:	cmp	r4, #5
   389c0:	moveq	r4, r3
   389c4:	mov	r0, r4
   389c8:	add	sp, sp, #4
   389cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   389d0:	cmp	r0, #0
   389d4:	beq	38908 <fputs@plt+0x27864>
   389d8:	b	389c4 <fputs@plt+0x27920>
   389dc:	cmp	r4, #5
   389e0:	bne	389c4 <fputs@plt+0x27920>
   389e4:	ldr	sl, [r5, #68]	; 0x44
   389e8:	mov	r6, #0
   389ec:	mov	r3, #1
   389f0:	mov	r8, r6
   389f4:	add	r2, r7, r3, lsl #2
   389f8:	ldr	r2, [r2, #100]	; 0x64
   389fc:	cmp	r2, r8
   38a00:	cmpcs	sl, r2
   38a04:	movcs	r1, #1
   38a08:	movcc	r1, #0
   38a0c:	cmp	r1, #0
   38a10:	movne	r6, r3
   38a14:	add	r3, r3, #1
   38a18:	movne	r8, r2
   38a1c:	cmp	r3, #5
   38a20:	bne	389f4 <fputs@plt+0x27950>
   38a24:	ldrb	r3, [r5, #46]	; 0x2e
   38a28:	tst	r3, #2
   38a2c:	bne	38acc <fputs@plt+0x27a28>
   38a30:	clz	r3, r6
   38a34:	lsr	r3, r3, #5
   38a38:	cmp	r8, sl
   38a3c:	orrcc	r3, r3, #1
   38a40:	cmp	r3, #0
   38a44:	beq	38a88 <fputs@plt+0x279e4>
   38a48:	mov	r9, #1
   38a4c:	add	fp, r9, #3
   38a50:	mov	r2, #1
   38a54:	mov	r1, fp
   38a58:	mov	r0, r5
   38a5c:	bl	1850c <fputs@plt+0x7468>
   38a60:	subs	r4, r0, #0
   38a64:	bne	38aac <fputs@plt+0x27a08>
   38a68:	add	r3, r7, r9, lsl #2
   38a6c:	mov	r2, #1
   38a70:	mov	r1, fp
   38a74:	mov	r0, r5
   38a78:	mov	r6, r9
   38a7c:	mov	r8, sl
   38a80:	str	sl, [r3, #100]	; 0x64
   38a84:	bl	18584 <fputs@plt+0x74e0>
   38a88:	add	r9, r6, #3
   38a8c:	mov	r0, r5
   38a90:	mov	r1, r9
   38a94:	bl	184cc <fputs@plt+0x7428>
   38a98:	subs	r4, r0, #0
   38a9c:	beq	38ae8 <fputs@plt+0x27a44>
   38aa0:	cmp	r4, #5
   38aa4:	bne	389c4 <fputs@plt+0x27920>
   38aa8:	b	38ae0 <fputs@plt+0x27a3c>
   38aac:	cmp	r4, #5
   38ab0:	bne	389c4 <fputs@plt+0x27920>
   38ab4:	add	r9, r9, #1
   38ab8:	cmp	r9, #5
   38abc:	bne	38a4c <fputs@plt+0x279a8>
   38ac0:	cmp	r6, #0
   38ac4:	beq	38ae0 <fputs@plt+0x27a3c>
   38ac8:	b	38a88 <fputs@plt+0x279e4>
   38acc:	cmp	r6, #0
   38ad0:	bne	38a88 <fputs@plt+0x279e4>
   38ad4:	cmp	r4, #5
   38ad8:	movne	r4, #520	; 0x208
   38adc:	bne	389c4 <fputs@plt+0x27920>
   38ae0:	mvn	r4, #0
   38ae4:	b	389c4 <fputs@plt+0x27920>
   38ae8:	ldr	r3, [r7, #96]	; 0x60
   38aec:	add	r7, r7, r6, lsl #2
   38af0:	mov	r0, r5
   38af4:	add	r3, r3, #1
   38af8:	str	r3, [r5, #100]	; 0x64
   38afc:	bl	13ca0 <fputs@plt+0x2bfc>
   38b00:	ldr	r3, [r7, #100]	; 0x64
   38b04:	cmp	r3, r8
   38b08:	bne	38b28 <fputs@plt+0x27a84>
   38b0c:	ldr	r3, [r5, #32]
   38b10:	mov	r2, #48	; 0x30
   38b14:	add	r1, r5, #52	; 0x34
   38b18:	ldr	r0, [r3]
   38b1c:	bl	10e10 <memcmp@plt>
   38b20:	subs	r4, r0, #0
   38b24:	beq	38970 <fputs@plt+0x278cc>
   38b28:	mov	r1, r9
   38b2c:	mov	r0, r5
   38b30:	bl	184f0 <fputs@plt+0x744c>
   38b34:	b	38ae0 <fputs@plt+0x27a3c>
   38b38:	ldr	r3, [r0, #416]	; 0x1a0
   38b3c:	push	{r4, r5, r6, lr}
   38b40:	mov	r4, r0
   38b44:	mov	r5, r1
   38b48:	cmp	r3, #0
   38b4c:	movne	r4, r3
   38b50:	mov	r3, #0
   38b54:	ldr	r2, [r4, #456]	; 0x1c8
   38b58:	ldr	r0, [r4, #524]	; 0x20c
   38b5c:	cmp	r2, r3
   38b60:	bgt	38b94 <fputs@plt+0x27af0>
   38b64:	add	r2, r2, #1
   38b68:	lsl	r2, r2, #2
   38b6c:	asr	r3, r2, #31
   38b70:	bl	24a40 <fputs@plt+0x1399c>
   38b74:	cmp	r0, #0
   38b78:	beq	38ba8 <fputs@plt+0x27b04>
   38b7c:	ldr	r3, [r4, #456]	; 0x1c8
   38b80:	str	r0, [r4, #524]	; 0x20c
   38b84:	add	r2, r3, #1
   38b88:	str	r2, [r4, #456]	; 0x1c8
   38b8c:	str	r5, [r0, r3, lsl #2]
   38b90:	pop	{r4, r5, r6, pc}
   38b94:	ldr	r1, [r0, r3, lsl #2]
   38b98:	cmp	r1, r5
   38b9c:	popeq	{r4, r5, r6, pc}
   38ba0:	add	r3, r3, #1
   38ba4:	b	38b5c <fputs@plt+0x27ab8>
   38ba8:	ldr	r0, [r4]
   38bac:	pop	{r4, r5, r6, lr}
   38bb0:	b	179f4 <fputs@plt+0x6950>
   38bb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38bb8:	mov	r8, r0
   38bbc:	sub	sp, sp, #52	; 0x34
   38bc0:	mov	r5, r2
   38bc4:	ldr	r0, [r2]
   38bc8:	bl	296d0 <fputs@plt+0x1862c>
   38bcc:	subs	r3, r0, #0
   38bd0:	str	r3, [sp, #12]
   38bd4:	beq	38dd0 <fputs@plt+0x27d2c>
   38bd8:	ldr	r0, [r5]
   38bdc:	bl	29638 <fputs@plt+0x18594>
   38be0:	mov	r4, r0
   38be4:	ldr	r0, [r5, #4]
   38be8:	bl	296d0 <fputs@plt+0x1862c>
   38bec:	subs	r3, r0, #0
   38bf0:	str	r3, [sp, #4]
   38bf4:	beq	38dd0 <fputs@plt+0x27d2c>
   38bf8:	ldrb	r3, [r3]
   38bfc:	cmp	r3, #0
   38c00:	bne	38c18 <fputs@plt+0x27b74>
   38c04:	ldr	r1, [r5]
   38c08:	mov	r0, r8
   38c0c:	add	sp, sp, #52	; 0x34
   38c10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38c14:	b	262f0 <fputs@plt+0x1524c>
   38c18:	ldr	r0, [r5, #4]
   38c1c:	bl	29638 <fputs@plt+0x18594>
   38c20:	mov	r9, r0
   38c24:	ldr	r0, [r5, #8]
   38c28:	bl	296d0 <fputs@plt+0x1862c>
   38c2c:	subs	r3, r0, #0
   38c30:	str	r3, [sp, #32]
   38c34:	beq	38dd0 <fputs@plt+0x27d2c>
   38c38:	ldr	r0, [r5, #8]
   38c3c:	bl	29638 <fputs@plt+0x18594>
   38c40:	add	r3, r4, #1
   38c44:	str	r0, [sp, #8]
   38c48:	mov	r0, r8
   38c4c:	asr	fp, r3, #31
   38c50:	mov	r2, r3
   38c54:	mov	sl, r3
   38c58:	mov	r3, fp
   38c5c:	bl	256a0 <fputs@plt+0x145fc>
   38c60:	subs	r6, r0, #0
   38c64:	beq	38dd0 <fputs@plt+0x27d2c>
   38c68:	sub	r3, r4, r9
   38c6c:	mov	r5, #0
   38c70:	mov	r7, r5
   38c74:	str	r3, [sp, #36]	; 0x24
   38c78:	ldr	r3, [sp, #8]
   38c7c:	sub	r3, r3, r9
   38c80:	asr	r1, r3, #31
   38c84:	mov	r0, r3
   38c88:	sub	r3, r9, #1
   38c8c:	strd	r0, [sp, #24]
   38c90:	str	r3, [sp, #40]	; 0x28
   38c94:	ldr	r3, [sp, #12]
   38c98:	add	r0, r3, r7
   38c9c:	ldr	r3, [sp, #36]	; 0x24
   38ca0:	cmp	r7, r3
   38ca4:	ble	38ce0 <fputs@plt+0x27c3c>
   38ca8:	sub	r4, r4, r7
   38cac:	mov	r1, r0
   38cb0:	mov	r2, r4
   38cb4:	add	r0, r6, r5
   38cb8:	bl	10f18 <memcpy@plt>
   38cbc:	add	r2, r4, r5
   38cc0:	mov	r3, #0
   38cc4:	mov	r1, r6
   38cc8:	mov	r0, r8
   38ccc:	strb	r3, [r6, r2]
   38cd0:	ldr	r3, [pc, #256]	; 38dd8 <fputs@plt+0x27d34>
   38cd4:	add	sp, sp, #52	; 0x34
   38cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38cdc:	b	257dc <fputs@plt+0x14738>
   38ce0:	ldr	r2, [sp, #4]
   38ce4:	ldr	r3, [sp, #12]
   38ce8:	ldrb	r2, [r2]
   38cec:	ldrb	r3, [r3, r7]
   38cf0:	cmp	r2, r3
   38cf4:	bne	38d14 <fputs@plt+0x27c70>
   38cf8:	mov	r2, r9
   38cfc:	ldr	r1, [sp, #4]
   38d00:	str	r3, [sp, #44]	; 0x2c
   38d04:	bl	10e10 <memcmp@plt>
   38d08:	cmp	r0, #0
   38d0c:	ldr	r3, [sp, #44]	; 0x2c
   38d10:	beq	38d24 <fputs@plt+0x27c80>
   38d14:	strb	r3, [r6, r5]
   38d18:	add	r5, r5, #1
   38d1c:	add	r7, r7, #1
   38d20:	b	38c94 <fputs@plt+0x27bf0>
   38d24:	ldr	r3, [sp, #24]
   38d28:	adds	sl, sl, r3
   38d2c:	ldr	r3, [sp, #28]
   38d30:	adc	fp, fp, r3
   38d34:	subs	r3, sl, #1
   38d38:	str	r3, [sp, #16]
   38d3c:	sbc	r3, fp, #0
   38d40:	str	r3, [sp, #20]
   38d44:	ldr	r3, [r8]
   38d48:	ldrd	r0, [sp, #16]
   38d4c:	ldr	r3, [r3, #32]
   38d50:	ldr	r2, [r3, #92]	; 0x5c
   38d54:	asr	r3, r2, #31
   38d58:	cmp	r2, r0
   38d5c:	sbcs	r3, r3, r1
   38d60:	bge	38d7c <fputs@plt+0x27cd8>
   38d64:	mov	r0, r8
   38d68:	bl	25638 <fputs@plt+0x14594>
   38d6c:	mov	r0, r6
   38d70:	add	sp, sp, #52	; 0x34
   38d74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38d78:	b	177ec <fputs@plt+0x6748>
   38d7c:	asr	r3, sl, #31
   38d80:	mov	r2, sl
   38d84:	mov	r0, r6
   38d88:	bl	24a40 <fputs@plt+0x1399c>
   38d8c:	subs	r3, r0, #0
   38d90:	bne	38da0 <fputs@plt+0x27cfc>
   38d94:	mov	r0, r8
   38d98:	bl	2366c <fputs@plt+0x125c8>
   38d9c:	b	38d6c <fputs@plt+0x27cc8>
   38da0:	add	r0, r3, r5
   38da4:	ldr	r2, [sp, #8]
   38da8:	str	r3, [sp, #44]	; 0x2c
   38dac:	ldr	r1, [sp, #32]
   38db0:	bl	10f18 <memcpy@plt>
   38db4:	ldr	r3, [sp, #8]
   38db8:	add	r5, r5, r3
   38dbc:	ldr	r3, [sp, #40]	; 0x28
   38dc0:	add	r7, r7, r3
   38dc4:	ldr	r3, [sp, #44]	; 0x2c
   38dc8:	mov	r6, r3
   38dcc:	b	38d1c <fputs@plt+0x27c78>
   38dd0:	add	sp, sp, #52	; 0x34
   38dd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38dd8:	andeq	r7, r1, ip, ror #15
   38ddc:	push	{r4, r5, r6, r7, r8, lr}
   38de0:	mov	r4, r0
   38de4:	mov	r5, r1
   38de8:	bl	243d4 <fputs@plt+0x13330>
   38dec:	cmp	r0, #0
   38df0:	mvnne	r6, #0
   38df4:	mvnne	r7, #0
   38df8:	bne	38e44 <fputs@plt+0x27da0>
   38dfc:	ldr	r3, [pc, #76]	; 38e50 <fputs@plt+0x27dac>
   38e00:	cmp	r4, #0
   38e04:	sbcs	r2, r5, #0
   38e08:	ldrd	r6, [r3, #224]	; 0xe0
   38e0c:	blt	38e44 <fputs@plt+0x27da0>
   38e10:	mov	r1, #0
   38e14:	strd	r4, [r3, #224]	; 0xe0
   38e18:	ldr	r0, [r3]
   38e1c:	cmp	r0, r4
   38e20:	sbcs	r2, r1, r5
   38e24:	movge	r2, #1
   38e28:	movlt	r2, #0
   38e2c:	cmp	r4, #1
   38e30:	sbcs	r1, r5, #0
   38e34:	movlt	r2, #0
   38e38:	andge	r2, r2, #1
   38e3c:	str	r2, [r3, #244]	; 0xf4
   38e40:	bl	2bd74 <fputs@plt+0x1acd0>
   38e44:	mov	r0, r6
   38e48:	mov	r1, r7
   38e4c:	pop	{r4, r5, r6, r7, r8, pc}
   38e50:	andeq	r0, r9, r0, lsr #15
   38e54:	bic	r0, r0, r0, asr #31
   38e58:	asr	r1, r0, #31
   38e5c:	b	38ddc <fputs@plt+0x27d38>
   38e60:	push	{r4, r5, lr}
   38e64:	sub	sp, sp, #108	; 0x6c
   38e68:	mov	r4, r0
   38e6c:	mov	r5, r1
   38e70:	bl	243d4 <fputs@plt+0x13330>
   38e74:	cmp	r0, #0
   38e78:	movne	r0, #0
   38e7c:	bne	38ebc <fputs@plt+0x27e18>
   38e80:	add	r3, sp, #32
   38e84:	mov	r2, r5
   38e88:	mov	r1, r4
   38e8c:	stmib	sp, {r0, r3}
   38e90:	str	r3, [sp, #12]
   38e94:	mov	r3, #70	; 0x46
   38e98:	str	r0, [sp, #16]
   38e9c:	str	r3, [sp, #20]
   38ea0:	ldr	r3, [pc, #28]	; 38ec4 <fputs@plt+0x27e20>
   38ea4:	strh	r0, [sp, #28]
   38ea8:	add	r0, sp, #4
   38eac:	str	r3, [sp, #24]
   38eb0:	bl	283b8 <fputs@plt+0x17314>
   38eb4:	add	r0, sp, #4
   38eb8:	bl	1d284 <fputs@plt+0xc1e0>
   38ebc:	add	sp, sp, #108	; 0x6c
   38ec0:	pop	{r4, r5, pc}
   38ec4:	blcc	fe6eb6cc <stderr@@GLIBC_2.4+0xfe66097c>
   38ec8:	push	{r0, r1, r2, r3}
   38ecc:	push	{r0, r1, r2, lr}
   38ed0:	bl	243d4 <fputs@plt+0x13330>
   38ed4:	cmp	r0, #0
   38ed8:	movne	r0, #0
   38edc:	bne	38ef0 <fputs@plt+0x27e4c>
   38ee0:	add	r1, sp, #20
   38ee4:	ldr	r0, [sp, #16]
   38ee8:	str	r1, [sp, #4]
   38eec:	bl	38e60 <fputs@plt+0x27dbc>
   38ef0:	add	sp, sp, #12
   38ef4:	pop	{lr}		; (ldr lr, [sp], #4)
   38ef8:	add	sp, sp, #16
   38efc:	bx	lr
   38f00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38f04:	sub	sp, sp, #20
   38f08:	mov	r8, r0
   38f0c:	mov	r0, r1
   38f10:	mov	r6, r1
   38f14:	strd	r2, [sp, #4]
   38f18:	ldr	r5, [r2]
   38f1c:	bl	15c88 <fputs@plt+0x4be4>
   38f20:	ldr	r3, [pc, #1216]	; 393e8 <fputs@plt+0x28344>
   38f24:	add	sl, r0, #2
   38f28:	mov	r9, r0
   38f2c:	asr	fp, sl, #31
   38f30:	and	r2, r5, #64	; 0x40
   38f34:	ldr	r3, [r3, #12]
   38f38:	orrs	r3, r2, r3
   38f3c:	beq	39328 <fputs@plt+0x28284>
   38f40:	cmp	r0, #4
   38f44:	ble	39328 <fputs@plt+0x28284>
   38f48:	mov	r2, #5
   38f4c:	ldr	r1, [pc, #1176]	; 393ec <fputs@plt+0x28348>
   38f50:	mov	r0, r6
   38f54:	bl	10e10 <memcmp@plt>
   38f58:	subs	r7, r0, #0
   38f5c:	bne	39328 <fputs@plt+0x28284>
   38f60:	orr	r5, r5, #64	; 0x40
   38f64:	add	r9, r9, r6
   38f68:	mov	r3, r6
   38f6c:	ldrb	r2, [r3], #1
   38f70:	sub	r2, r2, #38	; 0x26
   38f74:	clz	r2, r2
   38f78:	lsr	r2, r2, #5
   38f7c:	adds	sl, sl, r2
   38f80:	adc	fp, fp, #0
   38f84:	cmp	r9, r3
   38f88:	bne	38f6c <fputs@plt+0x27ec8>
   38f8c:	mov	r0, sl
   38f90:	mov	r1, fp
   38f94:	bl	249dc <fputs@plt+0x13938>
   38f98:	subs	r4, r0, #0
   38f9c:	bne	38fb0 <fputs@plt+0x27f0c>
   38fa0:	mov	r6, #7
   38fa4:	mov	r0, r6
   38fa8:	add	sp, sp, #20
   38fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38fb0:	ldrb	r3, [r6, #5]
   38fb4:	cmp	r3, #47	; 0x2f
   38fb8:	beq	39050 <fputs@plt+0x27fac>
   38fbc:	mov	r9, #5
   38fc0:	ldr	sl, [pc, #1064]	; 393f0 <fputs@plt+0x2834c>
   38fc4:	rsb	r3, r6, #1
   38fc8:	mov	r2, #0
   38fcc:	str	r3, [sp]
   38fd0:	ldrb	r3, [r6, r9]
   38fd4:	add	ip, r6, r9
   38fd8:	cmp	r3, #35	; 0x23
   38fdc:	cmpne	r3, #0
   38fe0:	movne	r1, #1
   38fe4:	moveq	r1, #0
   38fe8:	bne	390c4 <fputs@plt+0x28020>
   38fec:	cmp	r7, #1
   38ff0:	mov	r3, r4
   38ff4:	mov	r0, r4
   38ff8:	strbeq	r1, [r4, r2]
   38ffc:	mov	r1, #0
   39000:	addeq	r2, r2, #1
   39004:	strb	r1, [r3, r2]!
   39008:	strb	r1, [r3, #1]
   3900c:	bl	15c88 <fputs@plt+0x4be4>
   39010:	add	r0, r0, #1
   39014:	add	r7, r4, r0
   39018:	ldrb	r3, [r7]
   3901c:	cmp	r3, #0
   39020:	bne	39248 <fputs@plt+0x281a4>
   39024:	mov	r0, r8
   39028:	bl	246d4 <fputs@plt+0x13630>
   3902c:	ldr	r3, [sp, #8]
   39030:	cmp	r0, #0
   39034:	movne	r6, #0
   39038:	str	r0, [r3]
   3903c:	bne	39304 <fputs@plt+0x28260>
   39040:	mov	r1, r8
   39044:	ldr	r0, [pc, #936]	; 393f4 <fputs@plt+0x28350>
   39048:	bl	38ec8 <fputs@plt+0x27e24>
   3904c:	b	390b4 <fputs@plt+0x28010>
   39050:	ldrb	r3, [r6, #6]
   39054:	cmp	r3, #47	; 0x2f
   39058:	bne	38fbc <fputs@plt+0x27f18>
   3905c:	mov	r9, #7
   39060:	b	39068 <fputs@plt+0x27fc4>
   39064:	add	r9, r9, #1
   39068:	ldrb	r3, [r6, r9]
   3906c:	cmp	r3, #0
   39070:	cmpne	r3, #47	; 0x2f
   39074:	bne	39064 <fputs@plt+0x27fc0>
   39078:	cmp	r9, #7
   3907c:	beq	38fc0 <fputs@plt+0x27f1c>
   39080:	cmp	r9, #16
   39084:	add	sl, r6, #7
   39088:	bne	390a4 <fputs@plt+0x28000>
   3908c:	mov	r2, #9
   39090:	mov	r1, sl
   39094:	ldr	r0, [pc, #860]	; 393f8 <fputs@plt+0x28354>
   39098:	bl	10e10 <memcmp@plt>
   3909c:	cmp	r0, #0
   390a0:	beq	38fc0 <fputs@plt+0x27f1c>
   390a4:	ldr	r0, [pc, #848]	; 393fc <fputs@plt+0x28358>
   390a8:	mov	r2, sl
   390ac:	sub	r1, r9, #7
   390b0:	bl	38ec8 <fputs@plt+0x27e24>
   390b4:	ldr	r3, [sp, #60]	; 0x3c
   390b8:	mov	r6, #1
   390bc:	str	r0, [r3]
   390c0:	b	392f8 <fputs@plt+0x28254>
   390c4:	cmp	r3, #37	; 0x25
   390c8:	add	r1, r9, #1
   390cc:	bne	39194 <fputs@plt+0x280f0>
   390d0:	ldrb	r0, [r6, r1]
   390d4:	add	lr, sl, r0
   390d8:	ldrb	lr, [lr, #320]	; 0x140
   390dc:	tst	lr, #8
   390e0:	beq	39194 <fputs@plt+0x280f0>
   390e4:	ldrb	fp, [ip, #2]
   390e8:	add	lr, sl, fp
   390ec:	ldrb	lr, [lr, #320]	; 0x140
   390f0:	tst	lr, #8
   390f4:	beq	39194 <fputs@plt+0x280f0>
   390f8:	bl	12e2c <fputs@plt+0x1d88>
   390fc:	lsl	r3, r0, #4
   39100:	mov	r0, fp
   39104:	add	r1, r9, #3
   39108:	str	r3, [sp, #12]
   3910c:	bl	12e2c <fputs@plt+0x1d88>
   39110:	ldr	r3, [sp, #12]
   39114:	adds	r3, r0, r3
   39118:	uxtbne	r3, r3
   3911c:	bne	39234 <fputs@plt+0x28190>
   39120:	ldrb	r0, [r6, r1]
   39124:	cmp	r0, #35	; 0x23
   39128:	cmpne	r0, #0
   3912c:	beq	3916c <fputs@plt+0x280c8>
   39130:	subs	r3, r0, #63	; 0x3f
   39134:	movne	r3, #1
   39138:	cmp	r7, #0
   3913c:	movne	r3, #1
   39140:	cmp	r3, #0
   39144:	beq	39240 <fputs@plt+0x2819c>
   39148:	subs	r3, r0, #38	; 0x26
   3914c:	movne	r3, #1
   39150:	cmp	r7, #1
   39154:	bne	3917c <fputs@plt+0x280d8>
   39158:	cmp	r0, #61	; 0x3d
   3915c:	moveq	r3, #0
   39160:	andne	r3, r3, #1
   39164:	cmp	r3, #0
   39168:	bne	39174 <fputs@plt+0x280d0>
   3916c:	mov	r9, r1
   39170:	b	38fd0 <fputs@plt+0x27f2c>
   39174:	add	r1, r1, #1
   39178:	b	39120 <fputs@plt+0x2807c>
   3917c:	cmp	r7, #2
   39180:	orrne	r3, r3, #1
   39184:	cmp	r3, #0
   39188:	bne	39174 <fputs@plt+0x280d0>
   3918c:	mov	r7, #2
   39190:	b	3916c <fputs@plt+0x280c8>
   39194:	cmp	r7, #1
   39198:	bne	39208 <fputs@plt+0x28164>
   3919c:	cmp	r3, #61	; 0x3d
   391a0:	cmpne	r3, #38	; 0x26
   391a4:	bne	39234 <fputs@plt+0x28190>
   391a8:	add	lr, r4, r2
   391ac:	mov	r0, r2
   391b0:	ldrb	lr, [lr, #-1]
   391b4:	cmp	lr, #0
   391b8:	bne	391ec <fputs@plt+0x28148>
   391bc:	ldr	r3, [sp]
   391c0:	mov	r0, ip
   391c4:	add	r1, r3, ip
   391c8:	ldrb	r3, [ip, #1]
   391cc:	cmp	r3, #0
   391d0:	cmpne	r3, #35	; 0x23
   391d4:	beq	3916c <fputs@plt+0x280c8>
   391d8:	ldrb	r3, [r0]
   391dc:	add	ip, ip, #1
   391e0:	cmp	r3, #38	; 0x26
   391e4:	bne	391bc <fputs@plt+0x28118>
   391e8:	b	3916c <fputs@plt+0x280c8>
   391ec:	cmp	r3, #38	; 0x26
   391f0:	moveq	r3, #0
   391f4:	addeq	r2, r2, #1
   391f8:	strbeq	r3, [r4, r0]
   391fc:	movne	r7, #2
   39200:	mov	r3, #0
   39204:	b	39234 <fputs@plt+0x28190>
   39208:	cmp	r7, #0
   3920c:	cmpeq	r3, #63	; 0x3f
   39210:	moveq	r7, #1
   39214:	beq	39200 <fputs@plt+0x2815c>
   39218:	cmp	r7, #2
   3921c:	cmpeq	r3, #38	; 0x26
   39220:	moveq	r0, #1
   39224:	movne	r0, #0
   39228:	cmp	r0, #0
   3922c:	movne	r7, #1
   39230:	movne	r3, #0
   39234:	strb	r3, [r4, r2]
   39238:	add	r2, r2, #1
   3923c:	b	3916c <fputs@plt+0x280c8>
   39240:	mov	r7, r3
   39244:	b	3916c <fputs@plt+0x280c8>
   39248:	mov	r0, r7
   3924c:	bl	15c88 <fputs@plt+0x4be4>
   39250:	add	r6, r0, #1
   39254:	mov	r9, r0
   39258:	add	r6, r7, r6
   3925c:	mov	r0, r6
   39260:	bl	15c88 <fputs@plt+0x4be4>
   39264:	cmp	r9, #3
   39268:	mov	sl, r0
   3926c:	bne	39294 <fputs@plt+0x281f0>
   39270:	mov	r2, r9
   39274:	mov	r1, r7
   39278:	ldr	r0, [pc, #384]	; 39400 <fputs@plt+0x2835c>
   3927c:	bl	10e10 <memcmp@plt>
   39280:	cmp	r0, #0
   39284:	moveq	r8, r6
   39288:	add	sl, sl, #1
   3928c:	add	r7, r6, sl
   39290:	b	39018 <fputs@plt+0x27f74>
   39294:	cmp	r9, #5
   39298:	bne	39360 <fputs@plt+0x282bc>
   3929c:	mov	r2, r9
   392a0:	mov	r1, r7
   392a4:	ldr	r0, [pc, #344]	; 39404 <fputs@plt+0x28360>
   392a8:	bl	10e10 <memcmp@plt>
   392ac:	cmp	r0, #0
   392b0:	bne	39288 <fputs@plt+0x281e4>
   392b4:	mov	r9, #393216	; 0x60000
   392b8:	ldr	fp, [pc, #324]	; 39404 <fputs@plt+0x28360>
   392bc:	ldr	r7, [pc, #324]	; 39408 <fputs@plt+0x28364>
   392c0:	str	r9, [sp]
   392c4:	b	39394 <fputs@plt+0x282f0>
   392c8:	add	r7, r7, #8
   392cc:	b	39394 <fputs@plt+0x282f0>
   392d0:	bic	r1, r2, #128	; 0x80
   392d4:	cmp	r1, r9
   392d8:	ble	39318 <fputs@plt+0x28274>
   392dc:	mov	r2, r6
   392e0:	mov	r1, fp
   392e4:	ldr	r0, [pc, #288]	; 3940c <fputs@plt+0x28368>
   392e8:	bl	38ec8 <fputs@plt+0x27e24>
   392ec:	ldr	r3, [sp, #60]	; 0x3c
   392f0:	mov	r6, #3
   392f4:	str	r0, [r3]
   392f8:	mov	r0, r4
   392fc:	mov	r4, #0
   39300:	bl	177ec <fputs@plt+0x6748>
   39304:	ldr	r3, [sp, #4]
   39308:	str	r5, [r3]
   3930c:	ldr	r3, [sp, #56]	; 0x38
   39310:	str	r4, [r3]
   39314:	b	38fa4 <fputs@plt+0x27f00>
   39318:	ldr	r3, [sp]
   3931c:	bic	r5, r5, r3
   39320:	orr	r5, r2, r5
   39324:	b	39288 <fputs@plt+0x281e4>
   39328:	mov	r0, sl
   3932c:	mov	r1, fp
   39330:	bl	249dc <fputs@plt+0x13938>
   39334:	subs	r4, r0, #0
   39338:	beq	38fa0 <fputs@plt+0x27efc>
   3933c:	mov	r2, r9
   39340:	mov	r1, r6
   39344:	bl	10f18 <memcpy@plt>
   39348:	mov	r2, #0
   3934c:	mov	r3, r4
   39350:	bic	r5, r5, #64	; 0x40
   39354:	strb	r2, [r3, r9]!
   39358:	strb	r2, [r3, #1]
   3935c:	b	39024 <fputs@plt+0x27f80>
   39360:	cmp	r9, #4
   39364:	bne	39288 <fputs@plt+0x281e4>
   39368:	mov	r2, r9
   3936c:	mov	r1, r7
   39370:	ldr	r0, [pc, #152]	; 39410 <fputs@plt+0x2836c>
   39374:	bl	10e10 <memcmp@plt>
   39378:	cmp	r0, #0
   3937c:	bne	39288 <fputs@plt+0x281e4>
   39380:	ldr	fp, [pc, #140]	; 39414 <fputs@plt+0x28370>
   39384:	mov	r3, #135	; 0x87
   39388:	and	r9, r5, #135	; 0x87
   3938c:	ldr	r7, [pc, #132]	; 39418 <fputs@plt+0x28374>
   39390:	str	r3, [sp]
   39394:	ldr	r1, [r7]
   39398:	cmp	r1, #0
   3939c:	beq	393d8 <fputs@plt+0x28334>
   393a0:	mov	r0, r1
   393a4:	str	r1, [sp, #12]
   393a8:	bl	15c88 <fputs@plt+0x4be4>
   393ac:	cmp	r0, sl
   393b0:	ldr	r1, [sp, #12]
   393b4:	bne	392c8 <fputs@plt+0x28224>
   393b8:	mov	r2, sl
   393bc:	mov	r0, r6
   393c0:	bl	10e10 <memcmp@plt>
   393c4:	cmp	r0, #0
   393c8:	bne	392c8 <fputs@plt+0x28224>
   393cc:	ldr	r2, [r7, #4]
   393d0:	cmp	r2, #0
   393d4:	bne	392d0 <fputs@plt+0x2822c>
   393d8:	mov	r2, r6
   393dc:	mov	r1, fp
   393e0:	ldr	r0, [pc, #52]	; 3941c <fputs@plt+0x28378>
   393e4:	b	390b0 <fputs@plt+0x2800c>
   393e8:	andeq	sl, r8, r0, lsr #2
   393ec:	andeq	r5, r7, r3, lsl #25
   393f0:	muleq	r7, r0, r4
   393f4:	ldrdeq	r5, [r7], -pc	; <UNPREDICTABLE>
   393f8:	andeq	r5, r7, r9, lsl #25
   393fc:	muleq	r7, r3, ip
   39400:	andeq	r5, r7, pc, lsr #25
   39404:	andeq	r5, r7, sp, ror ip
   39408:	andeq	sl, r8, ip, ror ip
   3940c:	andeq	r5, r7, r7, asr #25
   39410:	ldrdeq	r7, [r7], -r8
   39414:	andeq	r5, r7, r6, ror ip
   39418:	andeq	sl, r8, r4, asr ip
   3941c:			; <UNDEFINED> instruction: 0x00075cb3
   39420:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39424:	mov	r7, r1
   39428:	mov	r8, r3
   3942c:	adds	r3, r2, #0
   39430:	mov	r5, r2
   39434:	movne	r3, #1
   39438:	mov	r4, r0
   3943c:	ldr	r1, [r0, #12]
   39440:	cmp	r1, #0
   39444:	ldr	r1, [r0, #8]
   39448:	movne	r3, #0
   3944c:	cmp	r3, #0
   39450:	ldr	r3, [r0, #20]
   39454:	lslne	r2, r7, #1
   39458:	moveq	r2, r7
   3945c:	add	r3, r2, r3
   39460:	cmp	r3, r1
   39464:	bls	3948c <fputs@plt+0x283e8>
   39468:	add	r2, r2, r1, lsl #1
   3946c:	mov	r3, #0
   39470:	ldr	r0, [r0]
   39474:	str	r2, [r4, #8]
   39478:	lsl	r2, r2, #2
   3947c:	bl	24a40 <fputs@plt+0x1399c>
   39480:	cmp	r0, #0
   39484:	beq	3957c <fputs@plt+0x284d8>
   39488:	str	r0, [r4]
   3948c:	ldr	r6, [r4, #12]
   39490:	cmp	r6, #0
   39494:	ldreq	r9, [pc, #240]	; 3958c <fputs@plt+0x284e8>
   39498:	streq	r7, [r4, #16]
   3949c:	beq	394f8 <fputs@plt+0x28454>
   394a0:	ldr	r3, [r4, #16]
   394a4:	cmp	r3, r7
   394a8:	beq	39500 <fputs@plt+0x2845c>
   394ac:	ldr	r0, [r4, #4]
   394b0:	bl	177ec <fputs@plt+0x6748>
   394b4:	ldr	r0, [pc, #212]	; 39590 <fputs@plt+0x284ec>
   394b8:	bl	38ec8 <fputs@plt+0x27e24>
   394bc:	str	r0, [r4, #4]
   394c0:	mov	r0, #1
   394c4:	str	r0, [r4, #24]
   394c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   394cc:	mov	r0, r9
   394d0:	ldr	r1, [r8, r6, lsl #2]
   394d4:	bl	38ec8 <fputs@plt+0x27e24>
   394d8:	cmp	r0, #0
   394dc:	beq	3957c <fputs@plt+0x284d8>
   394e0:	ldr	r2, [r4]
   394e4:	add	r6, r6, #1
   394e8:	ldr	r3, [r4, #20]
   394ec:	add	r1, r3, #1
   394f0:	str	r1, [r4, #20]
   394f4:	str	r0, [r2, r3, lsl #2]
   394f8:	cmp	r6, r7
   394fc:	blt	394cc <fputs@plt+0x28428>
   39500:	cmp	r5, #0
   39504:	movne	r6, #0
   39508:	bne	39564 <fputs@plt+0x284c0>
   3950c:	mov	r0, #0
   39510:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39514:	ldr	r8, [r5, r6, lsl #2]
   39518:	cmp	r8, #0
   3951c:	beq	3954c <fputs@plt+0x284a8>
   39520:	mov	r0, r8
   39524:	bl	15c88 <fputs@plt+0x4be4>
   39528:	add	r9, r0, #1
   3952c:	mov	r0, r9
   39530:	asr	r1, r9, #31
   39534:	bl	249dc <fputs@plt+0x13938>
   39538:	subs	r8, r0, #0
   3953c:	beq	3957c <fputs@plt+0x284d8>
   39540:	mov	r2, r9
   39544:	ldr	r1, [r5, r6, lsl #2]
   39548:	bl	10f18 <memcpy@plt>
   3954c:	ldr	r2, [r4]
   39550:	add	r6, r6, #1
   39554:	ldr	r3, [r4, #20]
   39558:	add	r1, r3, #1
   3955c:	str	r1, [r4, #20]
   39560:	str	r8, [r2, r3, lsl #2]
   39564:	cmp	r6, r7
   39568:	blt	39514 <fputs@plt+0x28470>
   3956c:	ldr	r3, [r4, #12]
   39570:	add	r3, r3, #1
   39574:	str	r3, [r4, #12]
   39578:	b	3950c <fputs@plt+0x28468>
   3957c:	mov	r3, #7
   39580:	mov	r0, #1
   39584:	str	r3, [r4, #24]
   39588:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3958c:	andeq	r4, r7, r6, lsr pc
   39590:	andeq	r5, r7, pc, ror #25
   39594:	cmp	r1, #2
   39598:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   3959c:	mov	r6, r0
   395a0:	mov	r7, r2
   395a4:	movne	r4, #0
   395a8:	ldr	r5, [pc, #312]	; 396e8 <fputs@plt+0x28644>
   395ac:	bne	395dc <fputs@plt+0x28538>
   395b0:	ldr	r0, [r2, #4]
   395b4:	ldrh	r3, [r0, #8]
   395b8:	and	r3, r3, #31
   395bc:	add	r3, r5, r3
   395c0:	ldrb	r3, [r3, #3065]	; 0xbf9
   395c4:	cmp	r3, #5
   395c8:	beq	396a4 <fputs@plt+0x28600>
   395cc:	bl	234ec <fputs@plt+0x12448>
   395d0:	bic	r4, r0, r0, asr #31
   395d4:	cmp	r4, #30
   395d8:	movge	r4, #30
   395dc:	ldr	r0, [r7]
   395e0:	ldrh	r3, [r0, #8]
   395e4:	and	r3, r3, #31
   395e8:	add	r5, r5, r3
   395ec:	ldrb	r3, [r5, #3065]	; 0xbf9
   395f0:	cmp	r3, #5
   395f4:	beq	396a4 <fputs@plt+0x28600>
   395f8:	bl	18734 <fputs@plt+0x7690>
   395fc:	cmp	r4, #0
   39600:	vstr	d0, [sp]
   39604:	bne	39684 <fputs@plt+0x285e0>
   39608:	vcmpe.f64	d0, #0.0
   3960c:	vmrs	APSR_nzcv, fpscr
   39610:	blt	3964c <fputs@plt+0x285a8>
   39614:	vldr	d7, [pc, #180]	; 396d0 <fputs@plt+0x2862c>
   39618:	vcmpe.f64	d0, d7
   3961c:	vmrs	APSR_nzcv, fpscr
   39620:	bpl	3964c <fputs@plt+0x285a8>
   39624:	vldr	d7, [pc, #172]	; 396d8 <fputs@plt+0x28634>
   39628:	vadd.f64	d7, d0, d7
   3962c:	vmov	r0, r1, d7
   39630:	bl	6eff8 <fputs@plt+0x5df54>
   39634:	bl	6ee78 <fputs@plt+0x5ddd4>
   39638:	strd	r0, [sp]
   3963c:	mov	r0, r6
   39640:	vldr	d0, [sp]
   39644:	bl	23530 <fputs@plt+0x1248c>
   39648:	b	396a4 <fputs@plt+0x28600>
   3964c:	vcmpe.f64	d0, #0.0
   39650:	vmrs	APSR_nzcv, fpscr
   39654:	bpl	39684 <fputs@plt+0x285e0>
   39658:	vldr	d7, [pc, #128]	; 396e0 <fputs@plt+0x2863c>
   3965c:	vcmpe.f64	d0, d7
   39660:	vmrs	APSR_nzcv, fpscr
   39664:	ble	39684 <fputs@plt+0x285e0>
   39668:	vldr	d7, [pc, #104]	; 396d8 <fputs@plt+0x28634>
   3966c:	vsub.f64	d7, d7, d0
   39670:	vmov	r0, r1, d7
   39674:	bl	6eff8 <fputs@plt+0x5df54>
   39678:	bl	6ee78 <fputs@plt+0x5ddd4>
   3967c:	eor	r1, r1, #-2147483648	; 0x80000000
   39680:	b	39638 <fputs@plt+0x28594>
   39684:	mov	r1, r4
   39688:	vmov	r2, r3, d0
   3968c:	ldr	r0, [pc, #88]	; 396ec <fputs@plt+0x28648>
   39690:	bl	38ec8 <fputs@plt+0x27e24>
   39694:	subs	r4, r0, #0
   39698:	bne	396ac <fputs@plt+0x28608>
   3969c:	mov	r0, r6
   396a0:	bl	2366c <fputs@plt+0x125c8>
   396a4:	add	sp, sp, #12
   396a8:	pop	{r4, r5, r6, r7, pc}
   396ac:	bl	15c88 <fputs@plt+0x4be4>
   396b0:	mov	r2, r0
   396b4:	mov	r3, #1
   396b8:	mov	r1, sp
   396bc:	mov	r0, r4
   396c0:	bl	1237c <fputs@plt+0x12d8>
   396c4:	mov	r0, r4
   396c8:	bl	177ec <fputs@plt+0x6748>
   396cc:	b	3963c <fputs@plt+0x28598>
   396d0:	andeq	r0, r0, r0
   396d4:	mvnmi	r0, #0
   396d8:	andeq	r0, r0, r0
   396dc:	svccc	0x00e00000
   396e0:	andeq	r0, r0, r0
   396e4:	mvngt	r0, #0
   396e8:	muleq	r7, r0, r4
   396ec:	andeq	r5, r7, r0, lsr sp
   396f0:	push	{r4, r5, r6, lr}
   396f4:	mov	r5, r0
   396f8:	ldr	r3, [r5, #4]
   396fc:	ldr	r0, [pc, #36]	; 39728 <fputs@plt+0x28684>
   39700:	ldr	r1, [r3, #20]
   39704:	bl	38ec8 <fputs@plt+0x27e24>
   39708:	mov	r4, r0
   3970c:	mov	r1, r0
   39710:	mvn	r2, #0
   39714:	mov	r0, r5
   39718:	bl	25268 <fputs@plt+0x141c4>
   3971c:	mov	r0, r4
   39720:	pop	{r4, r5, r6, lr}
   39724:	b	177ec <fputs@plt+0x6748>
   39728:	andeq	r5, r7, r5, lsr sp
   3972c:	push	{r4, r5, r6, r7, r8, lr}
   39730:	sub	sp, sp, #256	; 0x100
   39734:	mov	r7, r0
   39738:	mov	r6, r1
   3973c:	bl	243d4 <fputs@plt+0x13330>
   39740:	subs	r5, r0, #0
   39744:	bne	39844 <fputs@plt+0x287a0>
   39748:	ldr	r4, [pc, #252]	; 3984c <fputs@plt+0x287a8>
   3974c:	cmp	r6, #0
   39750:	cmpne	r7, #0
   39754:	strble	r5, [r4, #356]	; 0x164
   39758:	ble	39844 <fputs@plt+0x287a0>
   3975c:	ldrb	r3, [r4, #356]	; 0x164
   39760:	cmp	r3, #0
   39764:	bne	397e4 <fputs@plt+0x28740>
   39768:	strb	r5, [r4, #357]	; 0x165
   3976c:	strb	r5, [r4, #358]	; 0x166
   39770:	bl	246d4 <fputs@plt+0x13630>
   39774:	mov	r2, sp
   39778:	mov	r1, #256	; 0x100
   3977c:	ldr	r3, [r0, #56]	; 0x38
   39780:	blx	r3
   39784:	ldr	r1, [pc, #196]	; 39850 <fputs@plt+0x287ac>
   39788:	mov	r3, r5
   3978c:	mov	r2, r1
   39790:	strb	r3, [r2], #1
   39794:	add	r3, r3, #1
   39798:	cmp	r3, #256	; 0x100
   3979c:	bne	39790 <fputs@plt+0x286ec>
   397a0:	ldrb	r3, [r4, #358]	; 0x166
   397a4:	mov	r2, sp
   397a8:	add	r5, r5, #1
   397ac:	ldrb	ip, [r1]
   397b0:	cmp	r5, #256	; 0x100
   397b4:	ldrb	r0, [r2], #1
   397b8:	add	r0, ip, r0
   397bc:	add	r3, r3, r0
   397c0:	uxtb	r3, r3
   397c4:	add	r0, r4, r3
   397c8:	ldrb	lr, [r0, #359]	; 0x167
   397cc:	strb	ip, [r0, #359]	; 0x167
   397d0:	strb	lr, [r1], #1
   397d4:	bne	397a8 <fputs@plt+0x28704>
   397d8:	strb	r3, [r4, #358]	; 0x166
   397dc:	mov	r3, #1
   397e0:	strb	r3, [r4, #356]	; 0x164
   397e4:	ldrb	r0, [r4, #357]	; 0x165
   397e8:	add	r5, r6, r7
   397ec:	ldrb	r2, [r4, #358]	; 0x166
   397f0:	mov	r1, r0
   397f4:	add	r1, r1, #1
   397f8:	uxtb	r1, r1
   397fc:	add	ip, r4, r1
   39800:	ldrb	r3, [ip, #359]	; 0x167
   39804:	add	r2, r3, r2
   39808:	uxtb	r2, r2
   3980c:	add	lr, r4, r2
   39810:	ldrb	r8, [lr, #359]	; 0x167
   39814:	strb	r8, [ip, #359]	; 0x167
   39818:	strb	r3, [lr, #359]	; 0x167
   3981c:	ldrb	ip, [ip, #359]	; 0x167
   39820:	add	r3, r3, ip
   39824:	uxtab	r3, r4, r3
   39828:	ldrb	r3, [r3, #359]	; 0x167
   3982c:	strb	r3, [r6], #1
   39830:	cmp	r6, r5
   39834:	bne	397f4 <fputs@plt+0x28750>
   39838:	add	r7, r0, r7
   3983c:	strb	r7, [r4, #357]	; 0x165
   39840:	strb	r2, [r4, #358]	; 0x166
   39844:	add	sp, sp, #256	; 0x100
   39848:	pop	{r4, r5, r6, r7, r8, pc}
   3984c:	andeq	r0, r9, r0, lsr #15
   39850:	andeq	r0, r9, r7, lsl #18
   39854:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39858:	mov	sl, r0
   3985c:	sub	sp, sp, #124	; 0x7c
   39860:	mov	r8, r1
   39864:	ldr	r3, [pc, #280]	; 39984 <fputs@plt+0x288e0>
   39868:	ldr	r4, [pc, #280]	; 39988 <fputs@plt+0x288e4>
   3986c:	ldr	r6, [r3, #616]	; 0x268
   39870:	ldr	r3, [r4, #2932]	; 0xb74
   39874:	cmp	r3, #0
   39878:	bne	39888 <fputs@plt+0x287e4>
   3987c:	ldr	r0, [pc, #264]	; 3998c <fputs@plt+0x288e8>
   39880:	bl	10e58 <getenv@plt>
   39884:	str	r0, [r4, #2932]	; 0xb74
   39888:	ldr	r3, [r4, #2936]	; 0xb78
   3988c:	cmp	r3, #0
   39890:	bne	398a0 <fputs@plt+0x287fc>
   39894:	ldr	r0, [pc, #244]	; 39990 <fputs@plt+0x288ec>
   39898:	bl	10e58 <getenv@plt>
   3989c:	str	r0, [r4, #2936]	; 0xb78
   398a0:	ldr	r7, [pc, #236]	; 39994 <fputs@plt+0x288f0>
   398a4:	mov	r5, #6
   398a8:	cmp	r6, #0
   398ac:	bne	39920 <fputs@plt+0x2887c>
   398b0:	subs	r5, r5, #1
   398b4:	ldr	r6, [r7], #4
   398b8:	bne	398a8 <fputs@plt+0x28804>
   398bc:	ldr	fp, [pc, #212]	; 39998 <fputs@plt+0x288f4>
   398c0:	sub	r7, sl, #2
   398c4:	mov	r9, #12
   398c8:	add	r7, r8, r7
   398cc:	add	r1, sp, #16
   398d0:	mov	r0, #8
   398d4:	bl	3972c <fputs@plt+0x28688>
   398d8:	mov	r3, #0
   398dc:	mov	r1, r8
   398e0:	mov	r0, sl
   398e4:	strb	r3, [r7]
   398e8:	str	r3, [sp, #8]
   398ec:	ldrd	r2, [sp, #16]
   398f0:	strd	r2, [sp]
   398f4:	mov	r3, r6
   398f8:	mov	r2, fp
   398fc:	bl	29454 <fputs@plt+0x183b0>
   39900:	ldrb	r5, [r7]
   39904:	cmp	r5, #0
   39908:	bne	39914 <fputs@plt+0x28870>
   3990c:	subs	r9, r9, #1
   39910:	bne	39964 <fputs@plt+0x288c0>
   39914:	mov	r0, #1
   39918:	add	sp, sp, #124	; 0x7c
   3991c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39920:	add	r1, sp, #16
   39924:	mov	r0, r6
   39928:	ldr	r3, [r4, #324]	; 0x144
   3992c:	blx	r3
   39930:	cmp	r0, #0
   39934:	bne	398b0 <fputs@plt+0x2880c>
   39938:	ldr	r3, [sp, #32]
   3993c:	and	r3, r3, #61440	; 0xf000
   39940:	cmp	r3, #16384	; 0x4000
   39944:	bne	398b0 <fputs@plt+0x2880c>
   39948:	mov	r1, #7
   3994c:	mov	r0, r6
   39950:	ldr	r3, [r4, #300]	; 0x12c
   39954:	blx	r3
   39958:	cmp	r0, #0
   3995c:	beq	398bc <fputs@plt+0x28818>
   39960:	b	398b0 <fputs@plt+0x2880c>
   39964:	mov	r1, r5
   39968:	mov	r0, r8
   3996c:	ldr	r3, [r4, #300]	; 0x12c
   39970:	blx	r3
   39974:	cmp	r0, #0
   39978:	beq	398cc <fputs@plt+0x28828>
   3997c:	mov	r0, r5
   39980:	b	39918 <fputs@plt+0x28874>
   39984:	andeq	r0, r9, r0, lsr #15
   39988:	andeq	sl, r8, r0, lsr #2
   3998c:	andeq	r5, r7, r8, ror #26
   39990:	andeq	r5, r7, pc, ror #26
   39994:	muleq	r8, r4, ip
   39998:	andeq	r5, r7, r6, ror sp
   3999c:	sub	r1, r1, #1
   399a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   399a4:	mov	sl, r0
   399a8:	sub	sp, sp, #140	; 0x8c
   399ac:	mov	r4, r2
   399b0:	cmp	r1, #19
   399b4:	ldrls	pc, [pc, r1, lsl #2]
   399b8:	b	39d14 <fputs@plt+0x28c70>
   399bc:	andeq	r9, r3, ip, lsl #20
   399c0:	andeq	r9, r3, r4, lsl sp
   399c4:	andeq	r9, r3, r4, lsl sp
   399c8:	andeq	r9, r3, ip, lsl sl
   399cc:	andeq	r9, r3, r0, lsr sl
   399d0:	andeq	r9, r3, r4, lsr #20
   399d4:	andeq	r9, r3, r4, lsl sp
   399d8:	andeq	r9, r3, r4, lsl sp
   399dc:	andeq	r9, r3, r4, lsl sp
   399e0:	andeq	r9, r3, ip, ror #23
   399e4:	andeq	r9, r3, r4, lsl sp
   399e8:	andeq	r9, r3, ip, lsr ip
   399ec:	andeq	r9, r3, r4, lsl ip
   399f0:	andeq	r9, r3, r4, lsl sp
   399f4:	andeq	r9, r3, r4, lsl sp
   399f8:	andeq	r9, r3, r4, asr ip
   399fc:	andeq	r9, r3, r4, lsl sp
   39a00:	andeq	r9, r3, ip, lsl #25
   39a04:	andeq	r9, r3, r4, lsl sp
   39a08:	andeq	r9, r3, r4, lsl #25
   39a0c:	ldrb	r3, [r0, #16]
   39a10:	str	r3, [r4]
   39a14:	mov	r0, #0
   39a18:	b	39bc8 <fputs@plt+0x28b24>
   39a1c:	ldr	r3, [r0, #20]
   39a20:	b	39a10 <fputs@plt+0x2896c>
   39a24:	ldr	r3, [r2]
   39a28:	str	r3, [r0, #40]	; 0x28
   39a2c:	b	39a14 <fputs@plt+0x28970>
   39a30:	ldrd	r2, [r2]
   39a34:	strd	r2, [sp, #16]
   39a38:	ldr	r3, [r0, #40]	; 0x28
   39a3c:	cmp	r3, #0
   39a40:	ble	39b18 <fputs@plt+0x28a74>
   39a44:	ldr	r3, [pc, #720]	; 39d1c <fputs@plt+0x28c78>
   39a48:	add	r1, sp, #32
   39a4c:	ldr	r0, [r0, #12]
   39a50:	ldr	r3, [r3, #336]	; 0x150
   39a54:	blx	r3
   39a58:	cmp	r0, #0
   39a5c:	movwne	r0, #1802	; 0x70a
   39a60:	bne	39bc8 <fputs@plt+0x28b24>
   39a64:	ldr	r3, [sp, #16]
   39a68:	ldr	r4, [sl, #40]	; 0x28
   39a6c:	adds	r0, r3, r4
   39a70:	ldr	r3, [sp, #20]
   39a74:	asr	r9, r4, #31
   39a78:	mov	r2, r4
   39a7c:	adc	r1, r3, r9
   39a80:	subs	r0, r0, #1
   39a84:	mov	r3, r9
   39a88:	sbc	r1, r1, #0
   39a8c:	bl	6eed8 <fputs@plt+0x5de34>
   39a90:	mul	r3, r0, r9
   39a94:	mla	r1, r4, r1, r3
   39a98:	umull	r4, r5, r0, r4
   39a9c:	add	r5, r1, r5
   39aa0:	ldrd	r0, [sp, #80]	; 0x50
   39aa4:	cmp	r0, r4
   39aa8:	sbcs	r3, r1, r5
   39aac:	bge	39b18 <fputs@plt+0x28a74>
   39ab0:	ldr	fp, [sp, #88]	; 0x58
   39ab4:	asr	r9, fp, #31
   39ab8:	mov	r2, fp
   39abc:	mov	r8, fp
   39ac0:	mov	r3, r9
   39ac4:	bl	6eed8 <fputs@plt+0x5de34>
   39ac8:	mul	r3, r0, r9
   39acc:	mla	r3, fp, r1, r3
   39ad0:	umull	r0, r1, r0, fp
   39ad4:	add	r1, r3, r1
   39ad8:	adds	r3, r0, fp
   39adc:	adc	r2, r1, r9
   39ae0:	subs	r6, r3, #1
   39ae4:	sbc	r7, r2, #0
   39ae8:	adds	r3, r4, fp
   39aec:	adc	r2, r5, r9
   39af0:	subs	r3, r3, #1
   39af4:	add	fp, sl, #20
   39af8:	str	r3, [sp, #24]
   39afc:	sbc	r3, r2, #0
   39b00:	str	r3, [sp, #28]
   39b04:	ldrd	r2, [sp, #24]
   39b08:	ldr	r1, [pc, #528]	; 39d20 <fputs@plt+0x28c7c>
   39b0c:	cmp	r6, r2
   39b10:	sbcs	r3, r7, r3
   39b14:	blt	39b84 <fputs@plt+0x28ae0>
   39b18:	ldrd	r2, [sl, #64]	; 0x40
   39b1c:	cmp	r2, #1
   39b20:	sbcs	r3, r3, #0
   39b24:	blt	39a14 <fputs@plt+0x28970>
   39b28:	ldrd	r0, [sp, #16]
   39b2c:	ldrd	r2, [sl, #48]	; 0x30
   39b30:	cmp	r2, r0
   39b34:	sbcs	r3, r3, r1
   39b38:	bge	39a14 <fputs@plt+0x28970>
   39b3c:	ldr	r3, [sl, #40]	; 0x28
   39b40:	cmp	r3, #0
   39b44:	bgt	39bd0 <fputs@plt+0x28b2c>
   39b48:	mov	r2, r0
   39b4c:	mov	r3, r1
   39b50:	ldr	r0, [sl, #12]
   39b54:	bl	16aa8 <fputs@plt+0x5a04>
   39b58:	cmp	r0, #0
   39b5c:	beq	39bd0 <fputs@plt+0x28b2c>
   39b60:	bl	11098 <__errno_location@plt>
   39b64:	ldr	r3, [r0]
   39b68:	movw	r0, #1546	; 0x60a
   39b6c:	ldr	r1, [pc, #432]	; 39d24 <fputs@plt+0x28c80>
   39b70:	ldr	r2, [sl, #32]
   39b74:	str	r3, [sl, #20]
   39b78:	movw	r3, #31242	; 0x7a0a
   39b7c:	bl	2c048 <fputs@plt+0x1afa4>
   39b80:	b	39bc8 <fputs@plt+0x28b24>
   39b84:	cmp	r6, r4
   39b88:	sbcs	r3, r7, r5
   39b8c:	blt	39b98 <fputs@plt+0x28af4>
   39b90:	subs	r6, r4, #1
   39b94:	sbc	r7, r5, #0
   39b98:	mov	r3, #1
   39b9c:	mov	r2, r6
   39ba0:	ldr	r0, [sl, #12]
   39ba4:	stm	sp, {r1, r3, fp}
   39ba8:	mov	r3, r7
   39bac:	bl	1ae3c <fputs@plt+0x9d98>
   39bb0:	cmp	r0, #1
   39bb4:	bne	39bc4 <fputs@plt+0x28b20>
   39bb8:	adds	r6, r6, r8
   39bbc:	adc	r7, r7, r9
   39bc0:	b	39b04 <fputs@plt+0x28a60>
   39bc4:	movw	r0, #778	; 0x30a
   39bc8:	add	sp, sp, #140	; 0x8c
   39bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39bd0:	ldr	r3, [sl, #44]	; 0x2c
   39bd4:	cmp	r3, #0
   39bd8:	ldrdle	r2, [sp, #16]
   39bdc:	bgt	39a14 <fputs@plt+0x28970>
   39be0:	mov	r0, sl
   39be4:	bl	2c0ac <fputs@plt+0x1b008>
   39be8:	b	39bc8 <fputs@plt+0x28b24>
   39bec:	ldrh	r3, [r0, #18]
   39bf0:	ldr	r0, [r2]
   39bf4:	cmp	r0, #0
   39bf8:	ubfxlt	r3, r3, #2, #1
   39bfc:	blt	39a10 <fputs@plt+0x2896c>
   39c00:	biceq	r3, r3, #4
   39c04:	orrne	r3, r3, #4
   39c08:	bne	39c34 <fputs@plt+0x28b90>
   39c0c:	strh	r3, [sl, #18]
   39c10:	b	39bc8 <fputs@plt+0x28b24>
   39c14:	ldrh	r3, [r0, #18]
   39c18:	ldr	r0, [r2]
   39c1c:	cmp	r0, #0
   39c20:	ubfxlt	r3, r3, #4, #1
   39c24:	blt	39a10 <fputs@plt+0x2896c>
   39c28:	biceq	r3, r3, #16
   39c2c:	beq	39c0c <fputs@plt+0x28b68>
   39c30:	orr	r3, r3, #16
   39c34:	strh	r3, [sl, #18]
   39c38:	b	39a14 <fputs@plt+0x28970>
   39c3c:	ldr	r3, [sl, #4]
   39c40:	ldr	r0, [pc, #224]	; 39d28 <fputs@plt+0x28c84>
   39c44:	ldr	r1, [r3, #16]
   39c48:	bl	38ec8 <fputs@plt+0x27e24>
   39c4c:	str	r0, [r4]
   39c50:	b	39a14 <fputs@plt+0x28970>
   39c54:	ldr	r3, [r0, #4]
   39c58:	ldr	r0, [r3, #8]
   39c5c:	asr	r1, r0, #31
   39c60:	bl	249dc <fputs@plt+0x13938>
   39c64:	subs	r5, r0, #0
   39c68:	beq	39a14 <fputs@plt+0x28970>
   39c6c:	ldr	r3, [sl, #4]
   39c70:	mov	r1, r5
   39c74:	ldr	r0, [r3, #8]
   39c78:	bl	39854 <fputs@plt+0x287b0>
   39c7c:	str	r5, [r4]
   39c80:	b	39a14 <fputs@plt+0x28970>
   39c84:	bl	131f4 <fputs@plt+0x2150>
   39c88:	b	39c4c <fputs@plt+0x28ba8>
   39c8c:	ldr	r3, [pc, #136]	; 39d1c <fputs@plt+0x28c78>
   39c90:	ldrd	r0, [r4]
   39c94:	ldrd	r2, [r3, #184]	; 0xb8
   39c98:	cmp	r0, r2
   39c9c:	sbcs	ip, r1, r3
   39ca0:	movlt	r2, r0
   39ca4:	movlt	r3, r1
   39ca8:	ldrd	r0, [sl, #64]	; 0x40
   39cac:	cmp	r1, r3
   39cb0:	strd	r0, [r4]
   39cb4:	cmpeq	r0, r2
   39cb8:	movne	r1, #1
   39cbc:	moveq	r1, #0
   39cc0:	cmp	r3, #0
   39cc4:	movlt	r1, #0
   39cc8:	andge	r1, r1, #1
   39ccc:	cmp	r1, #0
   39cd0:	beq	39a14 <fputs@plt+0x28970>
   39cd4:	ldr	r1, [sl, #44]	; 0x2c
   39cd8:	cmp	r1, #0
   39cdc:	bne	39a14 <fputs@plt+0x28970>
   39ce0:	strd	r2, [sl, #64]	; 0x40
   39ce4:	ldrd	r2, [sl, #48]	; 0x30
   39ce8:	cmp	r2, #1
   39cec:	sbcs	r3, r3, #0
   39cf0:	blt	39a14 <fputs@plt+0x28970>
   39cf4:	mov	r0, sl
   39cf8:	bl	132e4 <fputs@plt+0x2240>
   39cfc:	ldr	r3, [sl, #44]	; 0x2c
   39d00:	cmp	r3, #0
   39d04:	bgt	39a14 <fputs@plt+0x28970>
   39d08:	mvn	r2, #0
   39d0c:	mvn	r3, #0
   39d10:	b	39be0 <fputs@plt+0x28b3c>
   39d14:	mov	r0, #12
   39d18:	b	39bc8 <fputs@plt+0x28b24>
   39d1c:	andeq	sl, r8, r0, lsr #2
   39d20:	strdeq	r7, [r7], -r9
   39d24:	andeq	r4, r7, r3, ror #30
   39d28:	andeq	r4, r7, r6, lsr pc
   39d2c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   39d30:	mov	r4, r0
   39d34:	mov	r1, #0
   39d38:	mov	lr, #48	; 0x30
   39d3c:	ldr	ip, [r0, #104]	; 0x68
   39d40:	ldr	r3, [r0, #156]	; 0x9c
   39d44:	ldr	r6, [r0, #160]	; 0xa0
   39d48:	ldr	r5, [r0, #208]	; 0xd0
   39d4c:	cmp	r6, r3
   39d50:	movcs	r6, r3
   39d54:	cmp	ip, r1
   39d58:	bgt	39e00 <fputs@plt+0x28d5c>
   39d5c:	mov	r0, r4
   39d60:	bl	139f4 <fputs@plt+0x2950>
   39d64:	ldrb	r3, [r4, #7]
   39d68:	strd	r0, [r4, #80]	; 0x50
   39d6c:	strd	r0, [r4, #88]	; 0x58
   39d70:	cmp	r3, #0
   39d74:	beq	39e20 <fputs@plt+0x28d7c>
   39d78:	ldr	r2, [pc, #272]	; 39e90 <fputs@plt+0x28dec>
   39d7c:	ldr	r3, [r2]
   39d80:	str	r3, [r5]
   39d84:	ldr	r3, [r2, #4]
   39d88:	str	r3, [r5, #4]
   39d8c:	mvn	r3, #0
   39d90:	str	r3, [r5, #8]
   39d94:	add	r1, r4, #52	; 0x34
   39d98:	mov	r0, #4
   39d9c:	bl	3972c <fputs@plt+0x28688>
   39da0:	ldr	r3, [r4, #52]	; 0x34
   39da4:	mov	r7, #0
   39da8:	sub	r2, r6, #28
   39dac:	mov	r1, #0
   39db0:	add	r0, r5, #28
   39db4:	mov	r8, r6
   39db8:	mov	r9, r7
   39dbc:	rev	r3, r3
   39dc0:	str	r3, [r5, #12]
   39dc4:	ldr	r3, [r4, #32]
   39dc8:	rev	r3, r3
   39dcc:	str	r3, [r5, #16]
   39dd0:	ldr	r3, [r4, #156]	; 0x9c
   39dd4:	rev	r3, r3
   39dd8:	str	r3, [r5, #20]
   39ddc:	ldr	r3, [r4, #160]	; 0xa0
   39de0:	rev	r3, r3
   39de4:	str	r3, [r5, #24]
   39de8:	bl	10e88 <memset@plt>
   39dec:	ldr	r3, [r4, #156]	; 0x9c
   39df0:	cmp	r3, r7
   39df4:	bhi	39e4c <fputs@plt+0x28da8>
   39df8:	mov	r0, #0
   39dfc:	b	39e88 <fputs@plt+0x28de4>
   39e00:	ldr	r0, [r4, #100]	; 0x64
   39e04:	mla	r0, lr, r1, r0
   39e08:	add	r1, r1, #1
   39e0c:	ldrd	r2, [r0, #8]
   39e10:	orrs	r3, r2, r3
   39e14:	ldrdeq	r2, [r4, #80]	; 0x50
   39e18:	strdeq	r2, [r0, #8]
   39e1c:	b	39d54 <fputs@plt+0x28cb0>
   39e20:	ldrb	r3, [r4, #5]
   39e24:	cmp	r3, #4
   39e28:	beq	39d78 <fputs@plt+0x28cd4>
   39e2c:	ldr	r0, [r4, #64]	; 0x40
   39e30:	bl	1205c <fputs@plt+0xfb8>
   39e34:	ands	r0, r0, #512	; 0x200
   39e38:	bne	39d78 <fputs@plt+0x28cd4>
   39e3c:	str	r0, [r5]
   39e40:	str	r0, [r5, #4]
   39e44:	str	r0, [r5, #8]
   39e48:	b	39d94 <fputs@plt+0x28cf0>
   39e4c:	mov	r1, r5
   39e50:	ldr	r0, [r4, #68]	; 0x44
   39e54:	add	r7, r7, r6
   39e58:	ldrd	r2, [r4, #80]	; 0x50
   39e5c:	strd	r2, [sp]
   39e60:	mov	r2, r6
   39e64:	bl	12014 <fputs@plt+0xf70>
   39e68:	ldr	r3, [r4, #80]	; 0x50
   39e6c:	ldr	r2, [r4, #84]	; 0x54
   39e70:	adds	r3, r3, r8
   39e74:	adc	r2, r2, r9
   39e78:	cmp	r0, #0
   39e7c:	str	r3, [r4, #80]	; 0x50
   39e80:	str	r2, [r4, #84]	; 0x54
   39e84:	beq	39dec <fputs@plt+0x28d48>
   39e88:	add	sp, sp, #12
   39e8c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   39e90:	andeq	r1, r7, lr, asr r8
   39e94:	push	{r4, r5, r6, r7, r8, r9, lr}
   39e98:	mov	r6, r0
   39e9c:	sub	sp, sp, #20
   39ea0:	ldr	r4, [r0, #16]
   39ea4:	ldrb	r3, [r4, #17]
   39ea8:	cmp	r3, #2
   39eac:	bne	39f74 <fputs@plt+0x28ed0>
   39eb0:	ldr	r5, [r4, #44]	; 0x2c
   39eb4:	cmp	r5, #0
   39eb8:	bne	3a044 <fputs@plt+0x28fa0>
   39ebc:	ldr	r3, [r4, #216]	; 0xd8
   39ec0:	cmp	r3, #0
   39ec4:	bne	39f6c <fputs@plt+0x28ec8>
   39ec8:	ldrb	r3, [r4, #5]
   39ecc:	cmp	r3, #2
   39ed0:	beq	39f6c <fputs@plt+0x28ec8>
   39ed4:	ldr	r9, [r4]
   39ed8:	ldr	r0, [r4, #28]
   39edc:	bl	1df9c <fputs@plt+0xcef8>
   39ee0:	cmp	r0, #0
   39ee4:	str	r0, [r4, #60]	; 0x3c
   39ee8:	moveq	r5, #7
   39eec:	beq	3a044 <fputs@plt+0x28fa0>
   39ef0:	ldr	r7, [r4, #68]	; 0x44
   39ef4:	ldr	r8, [r7]
   39ef8:	cmp	r8, #0
   39efc:	bne	39f40 <fputs@plt+0x28e9c>
   39f00:	ldrb	r3, [r4, #5]
   39f04:	cmp	r3, #4
   39f08:	bne	39ff4 <fputs@plt+0x28f50>
   39f0c:	mov	r2, #60	; 0x3c
   39f10:	mov	r1, r8
   39f14:	add	r0, r7, #12
   39f18:	bl	10e88 <memset@plt>
   39f1c:	mov	r3, #1020	; 0x3fc
   39f20:	str	r3, [r7, #4]
   39f24:	ldr	r3, [pc, #384]	; 3a0ac <fputs@plt+0x29008>
   39f28:	str	r8, [r7, #56]	; 0x38
   39f2c:	str	r8, [r7, #60]	; 0x3c
   39f30:	str	r8, [r7, #64]	; 0x40
   39f34:	str	r3, [r7]
   39f38:	mvn	r3, #0
   39f3c:	str	r3, [r7, #8]
   39f40:	mov	r1, #0
   39f44:	mov	r2, #0
   39f48:	mov	r3, #0
   39f4c:	mov	r0, r4
   39f50:	strb	r1, [r4, #20]
   39f54:	str	r1, [r4, #48]	; 0x30
   39f58:	strd	r2, [r4, #80]	; 0x50
   39f5c:	strd	r2, [r4, #88]	; 0x58
   39f60:	bl	39d2c <fputs@plt+0x28c88>
   39f64:	subs	r5, r0, #0
   39f68:	bne	3a034 <fputs@plt+0x28f90>
   39f6c:	mov	r3, #3
   39f70:	strb	r3, [r4, #17]
   39f74:	mov	r0, r6
   39f78:	bl	13698 <fputs@plt+0x25f4>
   39f7c:	ldr	r0, [r4, #60]	; 0x3c
   39f80:	cmp	r0, #0
   39f84:	beq	39fb8 <fputs@plt+0x28f14>
   39f88:	ldr	r5, [r6, #20]
   39f8c:	mov	r1, r5
   39f90:	bl	13378 <fputs@plt+0x22d4>
   39f94:	cmp	r0, #0
   39f98:	bne	39fb8 <fputs@plt+0x28f14>
   39f9c:	ldr	r3, [r4, #32]
   39fa0:	cmp	r5, r3
   39fa4:	bhi	3a094 <fputs@plt+0x28ff0>
   39fa8:	mov	r0, r6
   39fac:	bl	208e4 <fputs@plt+0xf840>
   39fb0:	subs	r5, r0, #0
   39fb4:	bne	3a044 <fputs@plt+0x28fa0>
   39fb8:	ldrh	r3, [r6, #24]
   39fbc:	orr	r3, r3, #4
   39fc0:	strh	r3, [r6, #24]
   39fc4:	ldr	r3, [r4, #104]	; 0x68
   39fc8:	cmp	r3, #0
   39fcc:	movle	r5, #0
   39fd0:	ble	39fe0 <fputs@plt+0x28f3c>
   39fd4:	mov	r0, r6
   39fd8:	bl	1e4f8 <fputs@plt+0xd454>
   39fdc:	mov	r5, r0
   39fe0:	ldr	r3, [r6, #20]
   39fe4:	ldr	r2, [r4, #28]
   39fe8:	cmp	r2, r3
   39fec:	strcc	r3, [r4, #28]
   39ff0:	b	3a044 <fputs@plt+0x28fa0>
   39ff4:	ldrb	r3, [r4, #13]
   39ff8:	movw	r7, #4110	; 0x100e
   39ffc:	str	r5, [sp, #12]
   3a000:	cmp	r3, #0
   3a004:	movw	r3, #2054	; 0x806
   3a008:	moveq	r7, r3
   3a00c:	beq	3a050 <fputs@plt+0x28fac>
   3a010:	mov	r3, #0
   3a014:	mov	r0, r9
   3a018:	str	r3, [sp]
   3a01c:	mov	r3, r7
   3a020:	ldr	r2, [r4, #68]	; 0x44
   3a024:	ldr	r1, [r4, #180]	; 0xb4
   3a028:	bl	1208c <fputs@plt+0xfe8>
   3a02c:	subs	r5, r0, #0
   3a030:	beq	39f40 <fputs@plt+0x28e9c>
   3a034:	ldr	r0, [r4, #60]	; 0x3c
   3a038:	bl	178ac <fputs@plt+0x6808>
   3a03c:	mov	r3, #0
   3a040:	str	r3, [r4, #60]	; 0x3c
   3a044:	mov	r0, r5
   3a048:	add	sp, sp, #20
   3a04c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3a050:	ldr	r3, [r4, #28]
   3a054:	cmp	r3, #0
   3a058:	beq	3a010 <fputs@plt+0x28f6c>
   3a05c:	add	r2, sp, #12
   3a060:	mov	r1, #20
   3a064:	ldr	r0, [r4, #64]	; 0x40
   3a068:	bl	12044 <fputs@plt+0xfa0>
   3a06c:	cmp	r0, #12
   3a070:	mov	r5, r0
   3a074:	beq	3a010 <fputs@plt+0x28f6c>
   3a078:	cmp	r0, #0
   3a07c:	bne	3a034 <fputs@plt+0x28f90>
   3a080:	ldr	r3, [sp, #12]
   3a084:	cmp	r3, #0
   3a088:	movwne	r5, #1032	; 0x408
   3a08c:	beq	3a010 <fputs@plt+0x28f6c>
   3a090:	b	3a034 <fputs@plt+0x28f90>
   3a094:	ldrb	r3, [r4, #17]
   3a098:	cmp	r3, #4
   3a09c:	ldrhne	r3, [r6, #24]
   3a0a0:	orrne	r3, r3, #8
   3a0a4:	strhne	r3, [r6, #24]
   3a0a8:	b	39fb8 <fputs@plt+0x28f14>
   3a0ac:	andeq	r1, r7, r8, ror #16
   3a0b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a0b4:	mov	r9, r0
   3a0b8:	sub	sp, sp, #20
   3a0bc:	ldr	r4, [r0, #16]
   3a0c0:	ldr	r5, [r4, #156]	; 0x9c
   3a0c4:	ldr	r3, [r4, #160]	; 0xa0
   3a0c8:	udiv	r5, r5, r3
   3a0cc:	ldrb	r3, [r4, #21]
   3a0d0:	orr	r3, r3, #4
   3a0d4:	strb	r3, [r4, #21]
   3a0d8:	ldr	r2, [r0, #20]
   3a0dc:	rsb	r3, r5, #0
   3a0e0:	sub	r6, r2, #1
   3a0e4:	and	r6, r6, r3
   3a0e8:	ldr	r3, [r4, #28]
   3a0ec:	cmp	r2, r3
   3a0f0:	subhi	r5, r2, r6
   3a0f4:	bhi	3a104 <fputs@plt+0x29060>
   3a0f8:	add	r2, r6, r5
   3a0fc:	cmp	r2, r3
   3a100:	subhi	r5, r3, r6
   3a104:	ldr	fp, [pc, #328]	; 3a254 <fputs@plt+0x291b0>
   3a108:	add	r3, r6, #1
   3a10c:	mov	r8, #0
   3a110:	mov	r7, r3
   3a114:	mov	sl, r8
   3a118:	mvn	r6, r6
   3a11c:	str	r3, [sp, #4]
   3a120:	clz	r1, sl
   3a124:	add	r2, r6, r7
   3a128:	lsr	r1, r1, #5
   3a12c:	cmp	r5, r2
   3a130:	movle	r2, #0
   3a134:	andgt	r2, r1, #1
   3a138:	cmp	r2, #0
   3a13c:	bne	3a160 <fputs@plt+0x290bc>
   3a140:	tst	r8, r1
   3a144:	bne	3a248 <fputs@plt+0x291a4>
   3a148:	ldrb	r2, [r4, #21]
   3a14c:	mov	r0, sl
   3a150:	bic	r2, r2, #4
   3a154:	strb	r2, [r4, #21]
   3a158:	add	sp, sp, #20
   3a15c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a160:	ldr	r3, [r9, #20]
   3a164:	cmp	r3, r7
   3a168:	beq	3a180 <fputs@plt+0x290dc>
   3a16c:	mov	r1, r7
   3a170:	ldr	r0, [r4, #60]	; 0x3c
   3a174:	bl	17f2c <fputs@plt+0x6e88>
   3a178:	cmp	r0, #0
   3a17c:	bne	3a1dc <fputs@plt+0x29138>
   3a180:	ldr	r2, [r4, #160]	; 0xa0
   3a184:	ldr	r3, [fp, #608]	; 0x260
   3a188:	sdiv	r3, r3, r2
   3a18c:	add	r3, r3, #1
   3a190:	cmp	r3, r7
   3a194:	beq	3a208 <fputs@plt+0x29164>
   3a198:	mov	r3, #0
   3a19c:	add	r2, sp, #12
   3a1a0:	mov	r1, r7
   3a1a4:	mov	r0, r4
   3a1a8:	bl	3bd20 <fputs@plt+0x2ac7c>
   3a1ac:	subs	sl, r0, #0
   3a1b0:	bne	3a1d4 <fputs@plt+0x29130>
   3a1b4:	ldr	r0, [sp, #12]
   3a1b8:	bl	39e94 <fputs@plt+0x28df0>
   3a1bc:	mov	sl, r0
   3a1c0:	ldr	r0, [sp, #12]
   3a1c4:	ldrh	r2, [r0, #24]
   3a1c8:	tst	r2, #8
   3a1cc:	movne	r8, #1
   3a1d0:	bl	3b8f8 <fputs@plt+0x2a854>
   3a1d4:	add	r7, r7, #1
   3a1d8:	b	3a120 <fputs@plt+0x2907c>
   3a1dc:	mov	r1, r7
   3a1e0:	add	r0, r4, #212	; 0xd4
   3a1e4:	bl	1f388 <fputs@plt+0xe2e4>
   3a1e8:	cmp	r0, #0
   3a1ec:	mov	sl, r0
   3a1f0:	str	r0, [sp, #12]
   3a1f4:	beq	3a1d4 <fputs@plt+0x29130>
   3a1f8:	ldrh	r3, [r0, #24]
   3a1fc:	tst	r3, #8
   3a200:	movne	r8, #1
   3a204:	bl	3b8f8 <fputs@plt+0x2a854>
   3a208:	mov	sl, #0
   3a20c:	b	3a1d4 <fputs@plt+0x29130>
   3a210:	ldr	r3, [sp, #4]
   3a214:	mov	r0, r7
   3a218:	add	r1, r6, r3
   3a21c:	bl	1f388 <fputs@plt+0xe2e4>
   3a220:	subs	r1, r0, #0
   3a224:	beq	3a238 <fputs@plt+0x29194>
   3a228:	ldrh	r2, [r1, #24]
   3a22c:	orr	r2, r2, #8
   3a230:	strh	r2, [r1, #24]
   3a234:	bl	3b8f8 <fputs@plt+0x2a854>
   3a238:	add	r6, r6, #1
   3a23c:	cmp	r5, r6
   3a240:	bgt	3a210 <fputs@plt+0x2916c>
   3a244:	b	3a148 <fputs@plt+0x290a4>
   3a248:	mov	r6, r2
   3a24c:	add	r7, r4, #212	; 0xd4
   3a250:	b	3a23c <fputs@plt+0x29198>
   3a254:	andeq	sl, r8, r0, lsr #2
   3a258:	ldr	r2, [r0, #16]
   3a25c:	mov	r3, r0
   3a260:	ldr	r1, [r2, #44]	; 0x2c
   3a264:	cmp	r1, #0
   3a268:	bne	3a2b4 <fputs@plt+0x29210>
   3a26c:	ldrh	r1, [r0, #24]
   3a270:	tst	r1, #4
   3a274:	beq	3a298 <fputs@plt+0x291f4>
   3a278:	ldr	r1, [r0, #20]
   3a27c:	ldr	ip, [r2, #28]
   3a280:	cmp	ip, r1
   3a284:	bcc	3a298 <fputs@plt+0x291f4>
   3a288:	ldr	r1, [r2, #104]	; 0x68
   3a28c:	cmp	r1, #0
   3a290:	beq	3a2b4 <fputs@plt+0x29210>
   3a294:	b	1e4f8 <fputs@plt+0xd454>
   3a298:	ldr	r1, [r2, #156]	; 0x9c
   3a29c:	mov	r0, r3
   3a2a0:	ldr	r2, [r2, #160]	; 0xa0
   3a2a4:	cmp	r1, r2
   3a2a8:	bls	3a2b0 <fputs@plt+0x2920c>
   3a2ac:	b	3a0b0 <fputs@plt+0x2900c>
   3a2b0:	b	39e94 <fputs@plt+0x28df0>
   3a2b4:	mov	r0, r1
   3a2b8:	bx	lr
   3a2bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a2c0:	sub	sp, sp, #44	; 0x2c
   3a2c4:	mov	r7, r0
   3a2c8:	strd	r2, [sp, #24]
   3a2cc:	ldr	r3, [r0, #4]
   3a2d0:	ldr	r2, [r3, #4]
   3a2d4:	ldr	r3, [r0, #24]
   3a2d8:	ldr	r9, [r2]
   3a2dc:	ldr	r3, [r3, #4]
   3a2e0:	ldr	r2, [r2, #32]
   3a2e4:	ldr	r3, [r3, #32]
   3a2e8:	asr	fp, r3, #31
   3a2ec:	cmp	r3, r2
   3a2f0:	mov	sl, r3
   3a2f4:	movlt	r0, r3
   3a2f8:	movge	r0, r2
   3a2fc:	moveq	r6, #0
   3a300:	strd	sl, [sp]
   3a304:	umull	sl, fp, r1, r3
   3a308:	str	r0, [sp, #20]
   3a30c:	ldr	r0, [sp, #4]
   3a310:	mla	fp, r1, r0, fp
   3a314:	beq	3a328 <fputs@plt+0x29284>
   3a318:	ldrb	r3, [r9, #16]
   3a31c:	cmp	r3, #0
   3a320:	moveq	r6, #0
   3a324:	movne	r6, #8
   3a328:	ldr	r3, [sp]
   3a32c:	asr	r1, r2, #31
   3a330:	mov	r0, r2
   3a334:	strd	r0, [sp, #8]
   3a338:	subs	r4, sl, r3
   3a33c:	ldr	r3, [sp, #4]
   3a340:	sbc	r5, fp, r3
   3a344:	cmp	r4, sl
   3a348:	sbcs	r3, r5, fp
   3a34c:	movlt	r3, #1
   3a350:	movge	r3, #0
   3a354:	cmp	r6, #0
   3a358:	movne	r3, #0
   3a35c:	cmp	r3, #0
   3a360:	bne	3a370 <fputs@plt+0x292cc>
   3a364:	mov	r0, r6
   3a368:	add	sp, sp, #44	; 0x2c
   3a36c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a370:	mov	r3, #0
   3a374:	mov	r0, r4
   3a378:	mov	r1, r5
   3a37c:	str	r3, [sp, #36]	; 0x24
   3a380:	ldrd	r2, [sp, #8]
   3a384:	bl	6eed8 <fputs@plt+0x5de34>
   3a388:	ldr	r3, [r7, #4]
   3a38c:	mov	r8, r2
   3a390:	ldr	r2, [r3, #4]
   3a394:	ldr	r3, [pc, #200]	; 3a464 <fputs@plt+0x293c0>
   3a398:	ldr	r2, [r2, #32]
   3a39c:	ldr	r3, [r3, #608]	; 0x260
   3a3a0:	udiv	r3, r3, r2
   3a3a4:	cmp	r0, r3
   3a3a8:	moveq	r6, #0
   3a3ac:	beq	3a450 <fputs@plt+0x293ac>
   3a3b0:	add	r1, r0, #1
   3a3b4:	mov	r3, #0
   3a3b8:	add	r2, sp, #36	; 0x24
   3a3bc:	mov	r0, r9
   3a3c0:	bl	3bd20 <fputs@plt+0x2ac7c>
   3a3c4:	subs	r6, r0, #0
   3a3c8:	bne	3a448 <fputs@plt+0x293a4>
   3a3cc:	ldr	r0, [sp, #36]	; 0x24
   3a3d0:	bl	3a258 <fputs@plt+0x291b4>
   3a3d4:	subs	r6, r0, #0
   3a3d8:	bne	3a448 <fputs@plt+0x293a4>
   3a3dc:	ldr	r3, [sp, #36]	; 0x24
   3a3e0:	mov	r0, r4
   3a3e4:	mov	r1, r5
   3a3e8:	ldr	r3, [r3, #4]
   3a3ec:	add	r8, r3, r8
   3a3f0:	ldrd	r2, [sp]
   3a3f4:	bl	6eed8 <fputs@plt+0x5de34>
   3a3f8:	ldr	r3, [sp, #24]
   3a3fc:	mov	r0, r8
   3a400:	add	r1, r3, r2
   3a404:	ldr	r2, [sp, #20]
   3a408:	bl	10f18 <memcpy@plt>
   3a40c:	ldr	r3, [sp, #36]	; 0x24
   3a410:	ldr	r3, [r3, #8]
   3a414:	strb	r6, [r3]
   3a418:	orrs	r3, r4, r5
   3a41c:	ldr	r3, [sp, #28]
   3a420:	eor	r3, r3, #1
   3a424:	andeq	r3, r3, #1
   3a428:	movne	r3, #0
   3a42c:	cmp	r3, #0
   3a430:	beq	3a448 <fputs@plt+0x293a4>
   3a434:	ldr	r3, [r7, #24]
   3a438:	ldr	r3, [r3, #4]
   3a43c:	ldr	r3, [r3, #44]	; 0x2c
   3a440:	rev	r3, r3
   3a444:	str	r3, [r8, #28]
   3a448:	ldr	r0, [sp, #36]	; 0x24
   3a44c:	bl	3ba2c <fputs@plt+0x2a988>
   3a450:	ldr	r3, [sp, #8]
   3a454:	adds	r4, r4, r3
   3a458:	ldr	r3, [sp, #12]
   3a45c:	adc	r5, r5, r3
   3a460:	b	3a344 <fputs@plt+0x292a0>
   3a464:	andeq	sl, r8, r0, lsr #2
   3a468:	push	{r4, r5, r6, lr}
   3a46c:	mov	r4, r0
   3a470:	mov	r5, r1
   3a474:	mov	r6, r2
   3a478:	ldr	r3, [r4, #28]
   3a47c:	sub	r2, r3, #5
   3a480:	cmp	r3, #0
   3a484:	cmpne	r2, #1
   3a488:	bhi	3a4b4 <fputs@plt+0x29410>
   3a48c:	ldr	r3, [r4, #16]
   3a490:	cmp	r3, r5
   3a494:	bls	3a4b4 <fputs@plt+0x29410>
   3a498:	mov	r3, #1
   3a49c:	mov	r2, r6
   3a4a0:	mov	r1, r5
   3a4a4:	mov	r0, r4
   3a4a8:	bl	3a2bc <fputs@plt+0x29218>
   3a4ac:	cmp	r0, #0
   3a4b0:	strne	r0, [r4, #28]
   3a4b4:	ldr	r4, [r4, #44]	; 0x2c
   3a4b8:	cmp	r4, #0
   3a4bc:	bne	3a478 <fputs@plt+0x293d4>
   3a4c0:	pop	{r4, r5, r6, pc}
   3a4c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a4c8:	sub	sp, sp, #36	; 0x24
   3a4cc:	subs	r6, r3, #0
   3a4d0:	add	r3, sp, #24
   3a4d4:	mov	r4, r0
   3a4d8:	mov	r5, r1
   3a4dc:	str	r2, [sp, #8]
   3a4e0:	ldr	r2, [sp, #72]	; 0x48
   3a4e4:	ldr	r9, [r0, #72]	; 0x48
   3a4e8:	ldr	r7, [r0, #208]	; 0xd0
   3a4ec:	str	r2, [sp, #12]
   3a4f0:	ldr	r2, [r0, #68]	; 0x44
   3a4f4:	str	r3, [sp]
   3a4f8:	movne	r9, r2
   3a4fc:	ldrd	r2, [r1]
   3a500:	mov	r0, r9
   3a504:	bl	1708c <fputs@plt+0x5fe8>
   3a508:	subs	r8, r0, #0
   3a50c:	bne	3a574 <fputs@plt+0x294d0>
   3a510:	ldr	r3, [r5]
   3a514:	mov	r1, r7
   3a518:	mov	r0, r9
   3a51c:	ldr	r2, [r5, #4]
   3a520:	adds	r3, r3, #4
   3a524:	adc	r2, r2, #0
   3a528:	str	r3, [sp]
   3a52c:	str	r2, [sp, #4]
   3a530:	ldr	r2, [r4, #160]	; 0xa0
   3a534:	bl	12008 <fputs@plt+0xf64>
   3a538:	subs	r8, r0, #0
   3a53c:	bne	3a574 <fputs@plt+0x294d0>
   3a540:	ldr	r0, [r4, #160]	; 0xa0
   3a544:	ldrd	r2, [r5]
   3a548:	add	r1, r0, #4
   3a54c:	add	r1, r1, r6, lsl #2
   3a550:	adds	sl, r2, r1
   3a554:	adc	fp, r3, r1, asr #31
   3a558:	ldr	r1, [sp, #24]
   3a55c:	mov	r2, sl
   3a560:	mov	r3, fp
   3a564:	strd	r2, [r5]
   3a568:	cmp	r1, #0
   3a56c:	bne	3a580 <fputs@plt+0x294dc>
   3a570:	mov	r8, #101	; 0x65
   3a574:	mov	r0, r8
   3a578:	add	sp, sp, #36	; 0x24
   3a57c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a580:	ldr	r3, [pc, #688]	; 3a838 <fputs@plt+0x29794>
   3a584:	ldr	r3, [r3, #608]	; 0x260
   3a588:	sdiv	r3, r3, r0
   3a58c:	add	r3, r3, #1
   3a590:	cmp	r1, r3
   3a594:	beq	3a570 <fputs@plt+0x294cc>
   3a598:	ldr	r3, [r4, #28]
   3a59c:	cmp	r1, r3
   3a5a0:	bhi	3a574 <fputs@plt+0x294d0>
   3a5a4:	ldr	r0, [sp, #8]
   3a5a8:	bl	17f2c <fputs@plt+0x6e88>
   3a5ac:	cmp	r0, #0
   3a5b0:	bne	3a574 <fputs@plt+0x294d0>
   3a5b4:	cmp	r6, #0
   3a5b8:	bne	3a740 <fputs@plt+0x2969c>
   3a5bc:	ldr	r3, [sp, #8]
   3a5c0:	cmp	r3, #0
   3a5c4:	bne	3a79c <fputs@plt+0x296f8>
   3a5c8:	ldr	r1, [sp, #24]
   3a5cc:	cmp	r1, #1
   3a5d0:	bne	3a5e4 <fputs@plt+0x29540>
   3a5d4:	ldrb	r3, [r7, #20]
   3a5d8:	ldrsh	r2, [r4, #150]	; 0x96
   3a5dc:	cmp	r2, r3
   3a5e0:	strhne	r3, [r4, #150]	; 0x96
   3a5e4:	ldr	r3, [r4, #216]	; 0xd8
   3a5e8:	cmp	r3, #0
   3a5ec:	movne	r3, #0
   3a5f0:	strne	r3, [sp, #20]
   3a5f4:	bne	3a604 <fputs@plt+0x29560>
   3a5f8:	add	r0, r4, #212	; 0xd4
   3a5fc:	bl	1f388 <fputs@plt+0xe2e4>
   3a600:	str	r0, [sp, #20]
   3a604:	cmp	r6, #0
   3a608:	beq	3a7b4 <fputs@plt+0x29710>
   3a60c:	ldrb	r3, [r4, #7]
   3a610:	cmp	r3, #0
   3a614:	movne	r3, r6
   3a618:	bne	3a634 <fputs@plt+0x29590>
   3a61c:	ldrd	r2, [r5]
   3a620:	ldrd	r0, [r4, #88]	; 0x58
   3a624:	cmp	r0, r2
   3a628:	sbcs	r3, r1, r3
   3a62c:	movge	r3, #1
   3a630:	movlt	r3, #0
   3a634:	ldr	r0, [r4, #64]	; 0x40
   3a638:	ldr	r2, [r0]
   3a63c:	cmp	r2, #0
   3a640:	beq	3a7d0 <fputs@plt+0x2972c>
   3a644:	ldrb	r2, [r4, #17]
   3a648:	sub	r2, r2, #1
   3a64c:	cmp	r2, #2
   3a650:	movls	r3, #0
   3a654:	andhi	r3, r3, #1
   3a658:	cmp	r3, #0
   3a65c:	beq	3a7d0 <fputs@plt+0x2972c>
   3a660:	ldr	r1, [sp, #24]
   3a664:	ldr	ip, [r4, #160]	; 0xa0
   3a668:	sub	r1, r1, #1
   3a66c:	asr	r3, ip, #31
   3a670:	mov	r2, ip
   3a674:	umull	r8, r9, r1, ip
   3a678:	mla	r9, r1, r3, r9
   3a67c:	mov	r1, r7
   3a680:	strd	r8, [sp]
   3a684:	bl	12014 <fputs@plt+0xf70>
   3a688:	ldr	r1, [sp, #24]
   3a68c:	mov	r8, r0
   3a690:	ldr	r3, [r4, #36]	; 0x24
   3a694:	ldr	r0, [r4, #96]	; 0x60
   3a698:	cmp	r3, r1
   3a69c:	strcc	r1, [r4, #36]	; 0x24
   3a6a0:	cmp	r0, #0
   3a6a4:	beq	3a6b0 <fputs@plt+0x2960c>
   3a6a8:	mov	r2, r7
   3a6ac:	bl	3a468 <fputs@plt+0x293c4>
   3a6b0:	ldr	r3, [sp, #20]
   3a6b4:	cmp	r3, #0
   3a6b8:	beq	3a574 <fputs@plt+0x294d0>
   3a6bc:	ldr	r9, [r3, #4]
   3a6c0:	mov	r1, r7
   3a6c4:	ldr	r2, [r4, #160]	; 0xa0
   3a6c8:	mov	r0, r9
   3a6cc:	bl	10f18 <memcpy@plt>
   3a6d0:	ldr	r0, [sp, #20]
   3a6d4:	ldr	r3, [r4, #204]	; 0xcc
   3a6d8:	blx	r3
   3a6dc:	cmp	r6, #0
   3a6e0:	beq	3a70c <fputs@plt+0x29668>
   3a6e4:	ldr	r3, [sp, #12]
   3a6e8:	cmp	r3, #0
   3a6ec:	beq	3a704 <fputs@plt+0x29660>
   3a6f0:	ldrd	r0, [r5]
   3a6f4:	ldrd	r2, [r4, #88]	; 0x58
   3a6f8:	cmp	r2, r0
   3a6fc:	sbcs	r3, r3, r1
   3a700:	blt	3a70c <fputs@plt+0x29668>
   3a704:	ldr	r0, [sp, #20]
   3a708:	bl	17fc8 <fputs@plt+0x6f24>
   3a70c:	ldr	r3, [sp, #24]
   3a710:	cmp	r3, #1
   3a714:	bne	3a734 <fputs@plt+0x29690>
   3a718:	add	r3, r9, #24
   3a71c:	add	r4, r4, #112	; 0x70
   3a720:	add	r9, r9, #40	; 0x28
   3a724:	ldr	r2, [r3], #4
   3a728:	cmp	r3, r9
   3a72c:	str	r2, [r4], #4
   3a730:	bne	3a724 <fputs@plt+0x29680>
   3a734:	ldr	r0, [sp, #20]
   3a738:	bl	135fc <fputs@plt+0x2558>
   3a73c:	b	3a574 <fputs@plt+0x294d0>
   3a740:	add	r3, sp, #28
   3a744:	subs	r2, sl, #4
   3a748:	mov	r0, r9
   3a74c:	str	r3, [sp]
   3a750:	sbc	r3, fp, #0
   3a754:	bl	1708c <fputs@plt+0x5fe8>
   3a758:	subs	r8, r0, #0
   3a75c:	bne	3a574 <fputs@plt+0x294d0>
   3a760:	ldr	r3, [sp, #12]
   3a764:	cmp	r3, #0
   3a768:	ldreq	r2, [r4, #52]	; 0x34
   3a76c:	ldreq	r3, [r4, #160]	; 0xa0
   3a770:	bne	3a5bc <fputs@plt+0x29518>
   3a774:	sub	r3, r3, #200	; 0xc8
   3a778:	cmp	r3, #0
   3a77c:	bgt	3a790 <fputs@plt+0x296ec>
   3a780:	ldr	r3, [sp, #28]
   3a784:	cmp	r3, r2
   3a788:	beq	3a5bc <fputs@plt+0x29518>
   3a78c:	b	3a570 <fputs@plt+0x294cc>
   3a790:	ldrb	r1, [r7, r3]
   3a794:	add	r2, r2, r1
   3a798:	b	3a774 <fputs@plt+0x296d0>
   3a79c:	ldr	r0, [sp, #8]
   3a7a0:	ldr	r1, [sp, #24]
   3a7a4:	bl	1e30c <fputs@plt+0xd268>
   3a7a8:	subs	r8, r0, #0
   3a7ac:	beq	3a5c8 <fputs@plt+0x29524>
   3a7b0:	b	3a574 <fputs@plt+0x294d0>
   3a7b4:	ldr	r3, [sp, #20]
   3a7b8:	cmp	r3, #0
   3a7bc:	ldrhne	r3, [r3, #24]
   3a7c0:	moveq	r3, #1
   3a7c4:	eorne	r3, r3, #8
   3a7c8:	ubfxne	r3, r3, #3, #1
   3a7cc:	b	3a634 <fputs@plt+0x29590>
   3a7d0:	ldr	r3, [sp, #20]
   3a7d4:	eor	r8, r6, #1
   3a7d8:	cmp	r3, #0
   3a7dc:	andeq	r8, r8, #1
   3a7e0:	movne	r8, #0
   3a7e4:	cmp	r8, #0
   3a7e8:	beq	3a6b0 <fputs@plt+0x2960c>
   3a7ec:	ldrb	r3, [r4, #21]
   3a7f0:	add	r2, sp, #20
   3a7f4:	mov	r0, r4
   3a7f8:	ldr	r1, [sp, #24]
   3a7fc:	orr	r3, r3, #2
   3a800:	strb	r3, [r4, #21]
   3a804:	mov	r3, #1
   3a808:	bl	3bd20 <fputs@plt+0x2ac7c>
   3a80c:	ldrb	r3, [r4, #21]
   3a810:	subs	r8, r0, #0
   3a814:	bic	r3, r3, #2
   3a818:	strb	r3, [r4, #21]
   3a81c:	bne	3a574 <fputs@plt+0x294d0>
   3a820:	ldr	r0, [sp, #20]
   3a824:	ldrh	r3, [r0, #24]
   3a828:	bic	r3, r3, #16
   3a82c:	strh	r3, [r0, #24]
   3a830:	bl	13698 <fputs@plt+0x25f4>
   3a834:	b	3a6b0 <fputs@plt+0x2960c>
   3a838:	andeq	sl, r8, r0, lsr #2
   3a83c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a840:	sub	sp, sp, #68	; 0x44
   3a844:	mov	r3, #1
   3a848:	mov	sl, #0
   3a84c:	mov	r5, r0
   3a850:	str	r1, [sp, #24]
   3a854:	add	r1, sp, #48	; 0x30
   3a858:	ldr	r8, [r0]
   3a85c:	str	sl, [sp, #36]	; 0x24
   3a860:	ldr	r0, [r0, #68]	; 0x44
   3a864:	str	r3, [sp, #40]	; 0x28
   3a868:	bl	12038 <fputs@plt+0xf94>
   3a86c:	subs	r4, r0, #0
   3a870:	bne	3a92c <fputs@plt+0x29888>
   3a874:	ldr	r3, [r5]
   3a878:	ldr	r0, [r5, #68]	; 0x44
   3a87c:	ldr	r6, [r5, #208]	; 0xd0
   3a880:	ldr	r2, [r3, #8]
   3a884:	mov	r1, r6
   3a888:	add	r2, r2, #1
   3a88c:	bl	170bc <fputs@plt+0x6018>
   3a890:	subs	r7, r0, #0
   3a894:	movne	sl, r4
   3a898:	movne	r4, r7
   3a89c:	bne	3a92c <fputs@plt+0x29888>
   3a8a0:	ldrb	r3, [r6]
   3a8a4:	cmp	r3, sl
   3a8a8:	bne	3a8c0 <fputs@plt+0x2981c>
   3a8ac:	ldr	r4, [sp, #40]	; 0x28
   3a8b0:	cmp	r4, #0
   3a8b4:	bne	3a8e4 <fputs@plt+0x29840>
   3a8b8:	mov	sl, r4
   3a8bc:	b	3a92c <fputs@plt+0x29888>
   3a8c0:	mov	r2, r4
   3a8c4:	add	r3, sp, #40	; 0x28
   3a8c8:	mov	r1, r6
   3a8cc:	mov	r0, r8
   3a8d0:	bl	120ac <fputs@plt+0x1008>
   3a8d4:	subs	r4, r0, #0
   3a8d8:	beq	3a8ac <fputs@plt+0x29808>
   3a8dc:	mov	sl, r7
   3a8e0:	b	3a92c <fputs@plt+0x29888>
   3a8e4:	ldr	r6, [sp, #24]
   3a8e8:	mov	r1, r5
   3a8ec:	mov	r2, #0
   3a8f0:	mov	r3, #0
   3a8f4:	mov	sl, #0
   3a8f8:	strd	r2, [r1, #80]!	; 0x50
   3a8fc:	str	r1, [sp, #28]
   3a900:	add	fp, sp, #36	; 0x24
   3a904:	add	r3, sp, #32
   3a908:	mov	r0, r5
   3a90c:	ldr	r1, [sp, #24]
   3a910:	stm	sp, {r3, fp}
   3a914:	ldrd	r2, [sp, #48]	; 0x30
   3a918:	bl	1f0c8 <fputs@plt+0xe024>
   3a91c:	subs	r4, r0, #0
   3a920:	beq	3a9d8 <fputs@plt+0x29934>
   3a924:	cmp	r4, #101	; 0x65
   3a928:	moveq	r4, #0
   3a92c:	ldrb	r3, [r5, #13]
   3a930:	cmp	r4, #0
   3a934:	strb	r3, [r5, #19]
   3a938:	bne	3a998 <fputs@plt+0x298f4>
   3a93c:	ldr	r0, [r5, #68]	; 0x44
   3a940:	ldr	r3, [r5, #208]	; 0xd0
   3a944:	str	r3, [sp, #16]
   3a948:	ldr	r3, [r5]
   3a94c:	ldr	r1, [sp, #16]
   3a950:	ldr	r2, [r3, #8]
   3a954:	add	r2, r2, #1
   3a958:	bl	170bc <fputs@plt+0x6018>
   3a95c:	subs	r4, r0, #0
   3a960:	bne	3a998 <fputs@plt+0x298f4>
   3a964:	ldrb	r3, [r5, #17]
   3a968:	sub	r3, r3, #1
   3a96c:	cmp	r3, #2
   3a970:	bhi	3ab34 <fputs@plt+0x29a90>
   3a974:	ldr	r3, [sp, #16]
   3a978:	mov	r2, #0
   3a97c:	mov	r0, r5
   3a980:	ldrb	r1, [r3]
   3a984:	subs	r1, r1, r2
   3a988:	movne	r1, #1
   3a98c:	bl	21bd8 <fputs@plt+0x10b34>
   3a990:	subs	r4, r0, #0
   3a994:	beq	3ab4c <fputs@plt+0x29aa8>
   3a998:	ldr	r3, [sp, #24]
   3a99c:	cmp	sl, #0
   3a9a0:	moveq	r3, #0
   3a9a4:	andne	r3, r3, #1
   3a9a8:	cmp	r3, #0
   3a9ac:	beq	3a9c4 <fputs@plt+0x29920>
   3a9b0:	mov	r2, sl
   3a9b4:	ldr	r1, [pc, #908]	; 3ad48 <fputs@plt+0x29ca4>
   3a9b8:	movw	r0, #539	; 0x21b
   3a9bc:	ldr	r3, [r5, #180]	; 0xb4
   3a9c0:	bl	2bc28 <fputs@plt+0x1ab84>
   3a9c4:	mov	r0, r5
   3a9c8:	bl	1f320 <fputs@plt+0xe27c>
   3a9cc:	mov	r0, r4
   3a9d0:	add	sp, sp, #68	; 0x44
   3a9d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a9d8:	ldr	r3, [r5, #156]	; 0x9c
   3a9dc:	mov	r9, #0
   3a9e0:	mov	r8, r3
   3a9e4:	ldr	r3, [sp, #32]
   3a9e8:	cmn	r3, #1
   3a9ec:	bne	3aa10 <fputs@plt+0x2996c>
   3a9f0:	ldrd	r0, [sp, #48]	; 0x30
   3a9f4:	ldr	r2, [r5, #160]	; 0xa0
   3a9f8:	subs	r0, r0, r8
   3a9fc:	sbc	r1, r1, r9
   3aa00:	add	r2, r2, #8
   3aa04:	asr	r3, r2, #31
   3aa08:	bl	6eed8 <fputs@plt+0x5de34>
   3aa0c:	str	r0, [sp, #32]
   3aa10:	ldrd	r2, [r5, #80]	; 0x50
   3aa14:	strd	r2, [sp, #8]
   3aa18:	ldr	r2, [sp, #24]
   3aa1c:	ldr	r3, [sp, #32]
   3aa20:	orrs	r3, r2, r3
   3aa24:	bne	3aa80 <fputs@plt+0x299dc>
   3aa28:	ldr	r3, [r5, #88]	; 0x58
   3aa2c:	ldr	r2, [r5, #92]	; 0x5c
   3aa30:	ldrd	r0, [sp, #8]
   3aa34:	adds	r3, r8, r3
   3aa38:	str	r3, [sp, #16]
   3aa3c:	adc	r3, r9, r2
   3aa40:	str	r3, [sp, #20]
   3aa44:	ldrd	r2, [sp, #16]
   3aa48:	cmp	r3, r1
   3aa4c:	cmpeq	r2, r0
   3aa50:	bne	3aa80 <fputs@plt+0x299dc>
   3aa54:	ldr	r1, [sp, #8]
   3aa58:	ldr	r2, [r5, #160]	; 0xa0
   3aa5c:	ldr	r0, [sp, #48]	; 0x30
   3aa60:	ldr	ip, [sp, #12]
   3aa64:	add	r2, r2, #8
   3aa68:	asr	r3, r2, #31
   3aa6c:	subs	r0, r0, r1
   3aa70:	ldr	r1, [sp, #52]	; 0x34
   3aa74:	sbc	r1, r1, ip
   3aa78:	bl	6eed8 <fputs@plt+0x5de34>
   3aa7c:	str	r0, [sp, #32]
   3aa80:	ldrd	r2, [sp, #8]
   3aa84:	cmp	r9, r3
   3aa88:	cmpeq	r8, r2
   3aa8c:	bne	3aaac <fputs@plt+0x29a08>
   3aa90:	mov	r0, r5
   3aa94:	ldr	r1, [sp, #36]	; 0x24
   3aa98:	bl	15d50 <fputs@plt+0x4cac>
   3aa9c:	cmp	r0, #0
   3aaa0:	bne	3ab2c <fputs@plt+0x29a88>
   3aaa4:	ldr	r3, [sp, #36]	; 0x24
   3aaa8:	str	r3, [r5, #28]
   3aaac:	mov	r7, #0
   3aab0:	mov	r9, r7
   3aab4:	ldr	r3, [sp, #32]
   3aab8:	add	r8, sl, r7
   3aabc:	cmp	r3, r7
   3aac0:	movls	sl, r8
   3aac4:	bls	3a904 <fputs@plt+0x29860>
   3aac8:	cmp	r6, #0
   3aacc:	beq	3aad8 <fputs@plt+0x29a34>
   3aad0:	mov	r0, r5
   3aad4:	bl	1c444 <fputs@plt+0xb3a0>
   3aad8:	mov	r3, #1
   3aadc:	mov	r2, #0
   3aae0:	str	r9, [sp]
   3aae4:	mov	r0, r5
   3aae8:	ldr	r1, [sp, #28]
   3aaec:	bl	3a4c4 <fputs@plt+0x29420>
   3aaf0:	subs	r6, r0, #0
   3aaf4:	addeq	r7, r7, #1
   3aaf8:	beq	3aab4 <fputs@plt+0x29a10>
   3aafc:	cmp	r6, #101	; 0x65
   3ab00:	bne	3ab18 <fputs@plt+0x29a74>
   3ab04:	ldrd	r2, [sp, #48]	; 0x30
   3ab08:	mov	sl, r8
   3ab0c:	mov	r6, #0
   3ab10:	strd	r2, [r5, #80]	; 0x50
   3ab14:	b	3a900 <fputs@plt+0x2985c>
   3ab18:	movw	r3, #522	; 0x20a
   3ab1c:	mov	sl, r8
   3ab20:	cmp	r6, r3
   3ab24:	movne	r4, r6
   3ab28:	b	3a92c <fputs@plt+0x29888>
   3ab2c:	mov	r4, r0
   3ab30:	b	3a92c <fputs@plt+0x29888>
   3ab34:	mov	r1, r4
   3ab38:	mov	r0, r5
   3ab3c:	bl	18470 <fputs@plt+0x73cc>
   3ab40:	subs	r4, r0, #0
   3ab44:	bne	3a998 <fputs@plt+0x298f4>
   3ab48:	b	3a974 <fputs@plt+0x298d0>
   3ab4c:	ldr	r3, [sp, #16]
   3ab50:	ldrb	r3, [r3]
   3ab54:	cmp	r3, #0
   3ab58:	beq	3a998 <fputs@plt+0x298f4>
   3ab5c:	ldr	r4, [sp, #40]	; 0x28
   3ab60:	cmp	r4, #0
   3ab64:	beq	3a998 <fputs@plt+0x298f4>
   3ab68:	ldr	r3, [r5]
   3ab6c:	ldr	r0, [r3, #4]
   3ab70:	str	r3, [sp, #8]
   3ab74:	lsl	r0, r0, #1
   3ab78:	asr	r1, r0, #31
   3ab7c:	bl	1df74 <fputs@plt+0xced0>
   3ab80:	subs	r7, r0, #0
   3ab84:	bne	3abb4 <fputs@plt+0x29b10>
   3ab88:	mov	r6, #0
   3ab8c:	mov	r4, #7
   3ab90:	mov	r0, r6
   3ab94:	bl	177ec <fputs@plt+0x6748>
   3ab98:	cmp	r7, #0
   3ab9c:	beq	3a998 <fputs@plt+0x298f4>
   3aba0:	mov	r0, r7
   3aba4:	bl	11fd8 <fputs@plt+0xf34>
   3aba8:	mov	r0, r7
   3abac:	bl	177ec <fputs@plt+0x6748>
   3abb0:	b	3a998 <fputs@plt+0x298f4>
   3abb4:	ldr	r3, [sp, #8]
   3abb8:	mov	r6, #0
   3abbc:	mov	r2, r7
   3abc0:	ldr	r0, [sp, #8]
   3abc4:	ldr	r1, [sp, #16]
   3abc8:	ldr	fp, [r3, #4]
   3abcc:	movw	r3, #16385	; 0x4001
   3abd0:	str	r6, [sp]
   3abd4:	bl	1208c <fputs@plt+0xfe8>
   3abd8:	subs	r4, r0, #0
   3abdc:	bne	3ab90 <fputs@plt+0x29aec>
   3abe0:	add	r1, sp, #56	; 0x38
   3abe4:	mov	r0, r7
   3abe8:	bl	12038 <fputs@plt+0xf94>
   3abec:	subs	r4, r0, #0
   3abf0:	bne	3ab90 <fputs@plt+0x29aec>
   3abf4:	ldr	r3, [sp, #8]
   3abf8:	ldr	r3, [r3, #8]
   3abfc:	add	r3, r3, #1
   3ac00:	str	r3, [sp, #28]
   3ac04:	ldr	r1, [sp, #28]
   3ac08:	ldrd	r2, [sp, #56]	; 0x38
   3ac0c:	adds	r8, r2, r1
   3ac10:	adc	r9, r3, r1, asr #31
   3ac14:	adds	r0, r8, #1
   3ac18:	adc	r1, r9, r6
   3ac1c:	bl	1c538 <fputs@plt+0xb494>
   3ac20:	subs	r6, r0, #0
   3ac24:	beq	3ab88 <fputs@plt+0x29ae4>
   3ac28:	ldr	r8, [sp, #56]	; 0x38
   3ac2c:	mov	r2, #0
   3ac30:	mov	r3, #0
   3ac34:	mov	r1, r6
   3ac38:	mov	r0, r7
   3ac3c:	strd	r2, [sp]
   3ac40:	mov	r2, r8
   3ac44:	bl	12008 <fputs@plt+0xf64>
   3ac48:	subs	r4, r0, #0
   3ac4c:	bne	3ab90 <fputs@plt+0x29aec>
   3ac50:	add	r3, r7, fp
   3ac54:	add	r8, r8, #1
   3ac58:	mov	r9, r3
   3ac5c:	ldr	r3, [sp, #56]	; 0x38
   3ac60:	add	r8, r6, r8
   3ac64:	mov	fp, r6
   3ac68:	strb	r4, [r6, r3]
   3ac6c:	ldrd	r2, [sp, #56]	; 0x38
   3ac70:	sub	r0, fp, r6
   3ac74:	asr	r1, r0, #31
   3ac78:	cmp	r0, r2
   3ac7c:	sbcs	r3, r1, r3
   3ac80:	blt	3aca4 <fputs@plt+0x29c00>
   3ac84:	mov	r0, r7
   3ac88:	bl	11fd8 <fputs@plt+0xf34>
   3ac8c:	mov	r2, #0
   3ac90:	ldr	r0, [sp, #8]
   3ac94:	ldr	r1, [sp, #16]
   3ac98:	bl	120a4 <fputs@plt+0x1000>
   3ac9c:	mov	r4, r0
   3aca0:	b	3ab90 <fputs@plt+0x29aec>
   3aca4:	add	r3, sp, #44	; 0x2c
   3aca8:	mov	r2, #0
   3acac:	ldr	r0, [sp, #8]
   3acb0:	mov	r1, fp
   3acb4:	bl	120ac <fputs@plt+0x1008>
   3acb8:	subs	r4, r0, #0
   3acbc:	bne	3ab90 <fputs@plt+0x29aec>
   3acc0:	ldr	r3, [sp, #44]	; 0x2c
   3acc4:	cmp	r3, #0
   3acc8:	bne	3ace0 <fputs@plt+0x29c3c>
   3accc:	mov	r0, fp
   3acd0:	bl	15c88 <fputs@plt+0x4be4>
   3acd4:	add	r0, r0, #1
   3acd8:	add	fp, fp, r0
   3acdc:	b	3ac6c <fputs@plt+0x29bc8>
   3ace0:	movw	r3, #2049	; 0x801
   3ace4:	mov	r2, r9
   3ace8:	str	r4, [sp]
   3acec:	mov	r1, fp
   3acf0:	ldr	r0, [sp, #8]
   3acf4:	bl	1208c <fputs@plt+0xfe8>
   3acf8:	subs	r4, r0, #0
   3acfc:	bne	3ab90 <fputs@plt+0x29aec>
   3ad00:	mov	r1, r8
   3ad04:	mov	r0, r9
   3ad08:	ldr	r2, [sp, #28]
   3ad0c:	bl	170bc <fputs@plt+0x6018>
   3ad10:	mov	r4, r0
   3ad14:	mov	r0, r9
   3ad18:	bl	11fd8 <fputs@plt+0xf34>
   3ad1c:	cmp	r4, #0
   3ad20:	bne	3ab90 <fputs@plt+0x29aec>
   3ad24:	ldrb	r3, [r8]
   3ad28:	cmp	r3, #0
   3ad2c:	beq	3accc <fputs@plt+0x29c28>
   3ad30:	mov	r0, r8
   3ad34:	ldr	r1, [sp, #16]
   3ad38:	bl	11080 <strcmp@plt>
   3ad3c:	subs	r4, r0, #0
   3ad40:	bne	3accc <fputs@plt+0x29c28>
   3ad44:	b	3ab90 <fputs@plt+0x29aec>
   3ad48:	andeq	r5, r7, r7, lsl #27
   3ad4c:	push	{r4, r5, r6, r7, lr}
   3ad50:	sub	sp, sp, #44	; 0x2c
   3ad54:	ldrb	r3, [r0, #16]
   3ad58:	cmp	r3, #0
   3ad5c:	beq	3ad6c <fputs@plt+0x29cc8>
   3ad60:	ldr	r7, [r0, #44]	; 0x2c
   3ad64:	cmp	r7, #0
   3ad68:	bne	3ae30 <fputs@plt+0x29d8c>
   3ad6c:	ldr	r3, [r0, #216]	; 0xd8
   3ad70:	mov	r4, r0
   3ad74:	cmp	r3, #0
   3ad78:	beq	3ae3c <fputs@plt+0x29d98>
   3ad7c:	mov	r7, #0
   3ad80:	ldr	r0, [r4, #216]	; 0xd8
   3ad84:	cmp	r0, #0
   3ad88:	beq	3adf8 <fputs@plt+0x29d54>
   3ad8c:	mov	r5, #0
   3ad90:	str	r5, [sp, #24]
   3ad94:	bl	1ed74 <fputs@plt+0xdcd0>
   3ad98:	ldr	r6, [r4, #216]	; 0xd8
   3ad9c:	add	r5, r5, #1
   3ada0:	mov	r2, #0
   3ada4:	mov	r3, r5
   3ada8:	add	r1, sp, #24
   3adac:	mov	r0, r6
   3adb0:	bl	388bc <fputs@plt+0x27818>
   3adb4:	cmn	r0, #1
   3adb8:	mov	r7, r0
   3adbc:	beq	3ad9c <fputs@plt+0x29cf8>
   3adc0:	ldr	r3, [sp, #24]
   3adc4:	orrs	r3, r0, r3
   3adc8:	beq	3adf8 <fputs@plt+0x29d54>
   3adcc:	mov	r0, r4
   3add0:	bl	1c444 <fputs@plt+0xb3a0>
   3add4:	ldrb	r3, [r4, #23]
   3add8:	cmp	r3, #0
   3addc:	beq	3adf8 <fputs@plt+0x29d54>
   3ade0:	mov	r3, #0
   3ade4:	mov	r2, #0
   3ade8:	str	r3, [sp]
   3adec:	mov	r3, #0
   3adf0:	ldr	r0, [r4, #64]	; 0x40
   3adf4:	bl	12080 <fputs@plt+0xfdc>
   3adf8:	ldrb	r3, [r4, #17]
   3adfc:	cmp	r3, #0
   3ae00:	bne	3ae1c <fputs@plt+0x29d78>
   3ae04:	cmp	r7, #0
   3ae08:	bne	3aea4 <fputs@plt+0x29e00>
   3ae0c:	add	r1, r4, #28
   3ae10:	mov	r0, r4
   3ae14:	bl	13cbc <fputs@plt+0x2c18>
   3ae18:	mov	r7, r0
   3ae1c:	cmp	r7, #0
   3ae20:	moveq	r3, #1
   3ae24:	strbeq	r3, [r4, #17]
   3ae28:	strbeq	r3, [r4, #24]
   3ae2c:	bne	3aea4 <fputs@plt+0x29e00>
   3ae30:	mov	r0, r7
   3ae34:	add	sp, sp, #44	; 0x2c
   3ae38:	pop	{r4, r5, r6, r7, pc}
   3ae3c:	ldrb	r3, [r0, #17]
   3ae40:	cmp	r3, #0
   3ae44:	bne	3ad7c <fputs@plt+0x29cd8>
   3ae48:	mov	r1, #1
   3ae4c:	bl	18430 <fputs@plt+0x738c>
   3ae50:	subs	r7, r0, #0
   3ae54:	bne	3aea4 <fputs@plt+0x29e00>
   3ae58:	ldrb	r3, [r4, #18]
   3ae5c:	cmp	r3, #1
   3ae60:	bhi	3b0f8 <fputs@plt+0x2a054>
   3ae64:	mov	r3, #1
   3ae68:	ldr	r6, [r4]
   3ae6c:	str	r3, [sp, #12]
   3ae70:	ldr	r3, [r4, #68]	; 0x44
   3ae74:	ldr	r5, [r3]
   3ae78:	cmp	r5, #0
   3ae7c:	beq	3aeb0 <fputs@plt+0x29e0c>
   3ae80:	ldr	r0, [r4, #64]	; 0x40
   3ae84:	mov	r3, #0
   3ae88:	add	r1, sp, #16
   3ae8c:	str	r3, [sp, #16]
   3ae90:	ldr	r3, [r0]
   3ae94:	ldr	r3, [r3, #36]	; 0x24
   3ae98:	blx	r3
   3ae9c:	subs	r7, r0, #0
   3aea0:	beq	3afe8 <fputs@plt+0x29f44>
   3aea4:	mov	r0, r4
   3aea8:	bl	1edc8 <fputs@plt+0xdd24>
   3aeac:	b	3ae30 <fputs@plt+0x29d8c>
   3aeb0:	add	r3, sp, #12
   3aeb4:	mov	r2, r5
   3aeb8:	ldr	r1, [r4, #180]	; 0xb4
   3aebc:	mov	r0, r6
   3aec0:	bl	120ac <fputs@plt+0x1008>
   3aec4:	subs	r7, r0, #0
   3aec8:	bne	3aea4 <fputs@plt+0x29e00>
   3aecc:	ldr	r3, [sp, #12]
   3aed0:	cmp	r3, #0
   3aed4:	bne	3ae80 <fputs@plt+0x29ddc>
   3aed8:	ldrb	r3, [r4, #13]
   3aedc:	cmp	r3, #0
   3aee0:	bne	3ad7c <fputs@plt+0x29cd8>
   3aee4:	ldrb	r2, [r4, #24]
   3aee8:	cmp	r2, #0
   3aeec:	beq	3af94 <fputs@plt+0x29ef0>
   3aef0:	add	r1, sp, #20
   3aef4:	mov	r0, r4
   3aef8:	str	r3, [sp, #20]
   3aefc:	bl	13cbc <fputs@plt+0x2c18>
   3af00:	subs	r7, r0, #0
   3af04:	bne	3aea4 <fputs@plt+0x29e00>
   3af08:	ldr	r3, [sp, #20]
   3af0c:	cmp	r3, #0
   3af10:	beq	3b20c <fputs@plt+0x2a168>
   3af14:	mov	r3, #0
   3af18:	mov	r2, #24
   3af1c:	add	r1, sp, #24
   3af20:	strd	r2, [sp]
   3af24:	mov	r2, #16
   3af28:	ldr	r0, [r4, #64]	; 0x40
   3af2c:	bl	12008 <fputs@plt+0xf64>
   3af30:	movw	r3, #522	; 0x20a
   3af34:	mov	r7, r0
   3af38:	cmp	r0, #0
   3af3c:	cmpne	r0, r3
   3af40:	bne	3aea4 <fputs@plt+0x29e00>
   3af44:	mov	r2, #16
   3af48:	add	r1, sp, #24
   3af4c:	add	r0, r4, #112	; 0x70
   3af50:	bl	10e10 <memcmp@plt>
   3af54:	cmp	r0, #0
   3af58:	beq	3af88 <fputs@plt+0x29ee4>
   3af5c:	mov	r0, r4
   3af60:	bl	1c444 <fputs@plt+0xb3a0>
   3af64:	ldrb	r3, [r4, #23]
   3af68:	cmp	r3, #0
   3af6c:	beq	3af88 <fputs@plt+0x29ee4>
   3af70:	mov	r3, #0
   3af74:	mov	r2, #0
   3af78:	str	r3, [sp]
   3af7c:	mov	r3, #0
   3af80:	ldr	r0, [r4, #64]	; 0x40
   3af84:	bl	12080 <fputs@plt+0xfdc>
   3af88:	ldrb	r3, [r4, #13]
   3af8c:	cmp	r3, #0
   3af90:	bne	3ad7c <fputs@plt+0x29cd8>
   3af94:	add	r1, sp, #24
   3af98:	mov	r0, r4
   3af9c:	bl	13cbc <fputs@plt+0x2c18>
   3afa0:	subs	r7, r0, #0
   3afa4:	bne	3ad80 <fputs@plt+0x29cdc>
   3afa8:	ldr	r3, [sp, #24]
   3afac:	ldr	r0, [r4]
   3afb0:	ldr	r1, [r4, #220]	; 0xdc
   3afb4:	cmp	r3, #0
   3afb8:	bne	3b230 <fputs@plt+0x2a18c>
   3afbc:	mov	r2, r7
   3afc0:	bl	120a4 <fputs@plt+0x1000>
   3afc4:	movw	r3, #5898	; 0x170a
   3afc8:	str	r7, [sp, #20]
   3afcc:	cmp	r0, r3
   3afd0:	bne	3b220 <fputs@plt+0x2a17c>
   3afd4:	ldrb	r3, [r4, #5]
   3afd8:	cmp	r3, #5
   3afdc:	moveq	r3, #0
   3afe0:	strbeq	r3, [r4, #5]
   3afe4:	b	3ad80 <fputs@plt+0x29cdc>
   3afe8:	ldr	r3, [sp, #16]
   3afec:	cmp	r3, #0
   3aff0:	bne	3aed8 <fputs@plt+0x29e34>
   3aff4:	add	r1, sp, #20
   3aff8:	mov	r0, r4
   3affc:	bl	13cbc <fputs@plt+0x2c18>
   3b000:	subs	r7, r0, #0
   3b004:	bne	3aea4 <fputs@plt+0x29e00>
   3b008:	ldr	r3, [sp, #20]
   3b00c:	cmp	r3, #0
   3b010:	bne	3b0c0 <fputs@plt+0x2a01c>
   3b014:	cmp	r5, #0
   3b018:	beq	3b078 <fputs@plt+0x29fd4>
   3b01c:	mov	r3, #0
   3b020:	mov	r2, #0
   3b024:	add	r1, sp, #24
   3b028:	movw	r7, #522	; 0x20a
   3b02c:	strb	r3, [sp, #24]
   3b030:	mov	r3, #0
   3b034:	strd	r2, [sp]
   3b038:	mov	r2, #1
   3b03c:	ldr	r0, [r4, #68]	; 0x44
   3b040:	bl	12008 <fputs@plt+0xf64>
   3b044:	cmp	r0, r7
   3b048:	movne	r7, r0
   3b04c:	moveq	r7, #0
   3b050:	cmp	r5, #0
   3b054:	bne	3b060 <fputs@plt+0x29fbc>
   3b058:	ldr	r0, [r4, #68]	; 0x44
   3b05c:	bl	11fd8 <fputs@plt+0xf34>
   3b060:	cmp	r7, #0
   3b064:	ldrb	r3, [sp, #24]
   3b068:	bne	3aea4 <fputs@plt+0x29e00>
   3b06c:	cmp	r3, #0
   3b070:	beq	3aed8 <fputs@plt+0x29e34>
   3b074:	b	3b0f8 <fputs@plt+0x2a054>
   3b078:	bl	12114 <fputs@plt+0x1070>
   3b07c:	mov	r1, #2
   3b080:	mov	r0, r4
   3b084:	bl	183ac <fputs@plt+0x7308>
   3b088:	cmp	r0, #0
   3b08c:	bne	3b0b8 <fputs@plt+0x2a014>
   3b090:	mov	r2, r5
   3b094:	mov	r0, r6
   3b098:	ldr	r1, [r4, #180]	; 0xb4
   3b09c:	bl	120a4 <fputs@plt+0x1000>
   3b0a0:	ldrb	r3, [r4, #4]
   3b0a4:	cmp	r3, #0
   3b0a8:	bne	3b0b8 <fputs@plt+0x2a014>
   3b0ac:	mov	r1, #1
   3b0b0:	mov	r0, r4
   3b0b4:	bl	139a8 <fputs@plt+0x2904>
   3b0b8:	bl	1212c <fputs@plt+0x1088>
   3b0bc:	b	3aed8 <fputs@plt+0x29e34>
   3b0c0:	cmp	r5, #0
   3b0c4:	bne	3b01c <fputs@plt+0x29f78>
   3b0c8:	add	r2, sp, #24
   3b0cc:	movw	r3, #2049	; 0x801
   3b0d0:	mov	r0, r6
   3b0d4:	str	r2, [sp]
   3b0d8:	ldr	r2, [r4, #68]	; 0x44
   3b0dc:	str	r3, [sp, #24]
   3b0e0:	ldr	r1, [r4, #180]	; 0xb4
   3b0e4:	bl	1208c <fputs@plt+0xfe8>
   3b0e8:	subs	r7, r0, #0
   3b0ec:	beq	3b01c <fputs@plt+0x29f78>
   3b0f0:	cmp	r7, #14
   3b0f4:	bne	3aea4 <fputs@plt+0x29e00>
   3b0f8:	ldrb	r3, [r4, #15]
   3b0fc:	cmp	r3, #0
   3b100:	movne	r7, #776	; 0x308
   3b104:	bne	3aea4 <fputs@plt+0x29e00>
   3b108:	mov	r1, #4
   3b10c:	mov	r0, r4
   3b110:	bl	183ac <fputs@plt+0x7308>
   3b114:	subs	r7, r0, #0
   3b118:	bne	3aea4 <fputs@plt+0x29e00>
   3b11c:	ldr	r3, [r4, #68]	; 0x44
   3b120:	ldr	r6, [r3]
   3b124:	cmp	r6, #0
   3b128:	beq	3b16c <fputs@plt+0x2a0c8>
   3b12c:	mov	r0, r4
   3b130:	bl	13b60 <fputs@plt+0x2abc>
   3b134:	subs	r7, r0, #0
   3b138:	bne	3b15c <fputs@plt+0x2a0b8>
   3b13c:	mov	r1, #1
   3b140:	mov	r0, r4
   3b144:	bl	3a83c <fputs@plt+0x29798>
   3b148:	mov	r7, r0
   3b14c:	mov	r3, #0
   3b150:	strb	r3, [r4, #17]
   3b154:	cmp	r7, #0
   3b158:	beq	3aed8 <fputs@plt+0x29e34>
   3b15c:	mov	r1, r7
   3b160:	mov	r0, r4
   3b164:	bl	13a38 <fputs@plt+0x2994>
   3b168:	b	3aea4 <fputs@plt+0x29e00>
   3b16c:	ldr	r5, [r4]
   3b170:	mov	r2, r7
   3b174:	add	r3, sp, #20
   3b178:	ldr	r1, [r4, #180]	; 0xb4
   3b17c:	mov	r0, r5
   3b180:	bl	120ac <fputs@plt+0x1008>
   3b184:	subs	r7, r0, #0
   3b188:	bne	3b1e0 <fputs@plt+0x2a13c>
   3b18c:	ldr	r7, [sp, #20]
   3b190:	cmp	r7, #0
   3b194:	beq	3b1e0 <fputs@plt+0x2a13c>
   3b198:	add	r3, sp, #24
   3b19c:	mov	r0, r5
   3b1a0:	str	r3, [sp]
   3b1a4:	movw	r3, #2050	; 0x802
   3b1a8:	ldr	r2, [r4, #68]	; 0x44
   3b1ac:	str	r6, [sp, #24]
   3b1b0:	ldr	r1, [r4, #180]	; 0xb4
   3b1b4:	bl	1208c <fputs@plt+0xfe8>
   3b1b8:	subs	r7, r0, #0
   3b1bc:	bne	3b1e0 <fputs@plt+0x2a13c>
   3b1c0:	ldr	r7, [sp, #24]
   3b1c4:	ands	r7, r7, #1
   3b1c8:	beq	3b1e0 <fputs@plt+0x2a13c>
   3b1cc:	movw	r0, #49095	; 0xbfc7
   3b1d0:	bl	2d0e0 <fputs@plt+0x1c03c>
   3b1d4:	mov	r7, r0
   3b1d8:	ldr	r0, [r4, #68]	; 0x44
   3b1dc:	bl	11fd8 <fputs@plt+0xf34>
   3b1e0:	ldr	r3, [r4, #68]	; 0x44
   3b1e4:	ldr	r3, [r3]
   3b1e8:	cmp	r3, #0
   3b1ec:	bne	3b12c <fputs@plt+0x2a088>
   3b1f0:	ldrb	r3, [r4, #4]
   3b1f4:	cmp	r3, #0
   3b1f8:	bne	3b154 <fputs@plt+0x2a0b0>
   3b1fc:	mov	r1, #1
   3b200:	mov	r0, r4
   3b204:	bl	139a8 <fputs@plt+0x2904>
   3b208:	b	3b154 <fputs@plt+0x2a0b0>
   3b20c:	mov	r2, #0
   3b210:	mov	r3, #0
   3b214:	strd	r2, [sp, #24]
   3b218:	strd	r2, [sp, #32]
   3b21c:	b	3af44 <fputs@plt+0x29ea0>
   3b220:	cmp	r0, #0
   3b224:	beq	3afd4 <fputs@plt+0x29f30>
   3b228:	mov	r7, r0
   3b22c:	b	3ad80 <fputs@plt+0x29cdc>
   3b230:	add	r3, sp, #20
   3b234:	mov	r2, r7
   3b238:	bl	120ac <fputs@plt+0x1008>
   3b23c:	cmp	r0, #0
   3b240:	bne	3b228 <fputs@plt+0x2a184>
   3b244:	ldr	r3, [sp, #20]
   3b248:	cmp	r3, #0
   3b24c:	beq	3afd4 <fputs@plt+0x29f30>
   3b250:	mov	r1, r7
   3b254:	mov	r0, r4
   3b258:	bl	20b84 <fputs@plt+0xfae0>
   3b25c:	b	3b228 <fputs@plt+0x2a184>
   3b260:	push	{r4, r5, r6, lr}
   3b264:	mov	r4, r0
   3b268:	ldrb	r2, [r0, #16]
   3b26c:	ldrb	r3, [r0, #5]
   3b270:	cmp	r2, #0
   3b274:	beq	3b284 <fputs@plt+0x2a1e0>
   3b278:	sub	r2, r1, #2
   3b27c:	bics	r2, r2, #2
   3b280:	bne	3b2d4 <fputs@plt+0x2a230>
   3b284:	cmp	r3, r1
   3b288:	beq	3b2d4 <fputs@plt+0x2a230>
   3b28c:	ldrb	r2, [r4, #4]
   3b290:	strb	r1, [r4, #5]
   3b294:	cmp	r2, #0
   3b298:	bne	3b354 <fputs@plt+0x2a2b0>
   3b29c:	and	r3, r3, #5
   3b2a0:	cmp	r3, #1
   3b2a4:	bne	3b354 <fputs@plt+0x2a2b0>
   3b2a8:	ands	r5, r1, #1
   3b2ac:	bne	3b354 <fputs@plt+0x2a2b0>
   3b2b0:	ldr	r0, [r4, #68]	; 0x44
   3b2b4:	bl	11fd8 <fputs@plt+0xf34>
   3b2b8:	ldrb	r3, [r4, #18]
   3b2bc:	cmp	r3, #1
   3b2c0:	bls	3b2dc <fputs@plt+0x2a238>
   3b2c4:	mov	r2, r5
   3b2c8:	ldr	r0, [r4]
   3b2cc:	ldr	r1, [r4, #180]	; 0xb4
   3b2d0:	bl	120a4 <fputs@plt+0x1000>
   3b2d4:	ldrb	r0, [r4, #5]
   3b2d8:	pop	{r4, r5, r6, pc}
   3b2dc:	ldrb	r6, [r4, #17]
   3b2e0:	cmp	r6, #0
   3b2e4:	bne	3b2f4 <fputs@plt+0x2a250>
   3b2e8:	mov	r0, r4
   3b2ec:	bl	3ad4c <fputs@plt+0x29ca8>
   3b2f0:	mov	r5, r0
   3b2f4:	ldrb	r3, [r4, #17]
   3b2f8:	cmp	r3, #1
   3b2fc:	bne	3b310 <fputs@plt+0x2a26c>
   3b300:	mov	r1, #2
   3b304:	mov	r0, r4
   3b308:	bl	183ac <fputs@plt+0x7308>
   3b30c:	mov	r5, r0
   3b310:	cmp	r5, #0
   3b314:	bne	3b340 <fputs@plt+0x2a29c>
   3b318:	mov	r2, r5
   3b31c:	ldr	r0, [r4]
   3b320:	ldr	r1, [r4, #180]	; 0xb4
   3b324:	bl	120a4 <fputs@plt+0x1000>
   3b328:	cmp	r6, #1
   3b32c:	bne	3b340 <fputs@plt+0x2a29c>
   3b330:	mov	r1, r6
   3b334:	mov	r0, r4
   3b338:	bl	139a8 <fputs@plt+0x2904>
   3b33c:	b	3b2d4 <fputs@plt+0x2a230>
   3b340:	cmp	r6, #0
   3b344:	bne	3b2d4 <fputs@plt+0x2a230>
   3b348:	mov	r0, r4
   3b34c:	bl	1edc8 <fputs@plt+0xdd24>
   3b350:	b	3b2d4 <fputs@plt+0x2a230>
   3b354:	cmp	r1, #2
   3b358:	bne	3b2d4 <fputs@plt+0x2a230>
   3b35c:	ldr	r0, [r4, #68]	; 0x44
   3b360:	bl	11fd8 <fputs@plt+0xf34>
   3b364:	b	3b2d4 <fputs@plt+0x2a230>
   3b368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b36c:	cmp	r1, #1
   3b370:	moveq	r5, r2
   3b374:	addne	r5, r2, #1
   3b378:	sub	sp, sp, #36	; 0x24
   3b37c:	mov	r4, r0
   3b380:	mov	r7, r1
   3b384:	mov	r6, r5
   3b388:	mov	r8, #48	; 0x30
   3b38c:	ldr	r3, [r4, #104]	; 0x68
   3b390:	cmp	r6, r3
   3b394:	blt	3b3ec <fputs@plt+0x2a348>
   3b398:	cmp	r7, #1
   3b39c:	str	r5, [r4, #104]	; 0x68
   3b3a0:	bne	3b404 <fputs@plt+0x2a360>
   3b3a4:	cmp	r5, #0
   3b3a8:	bne	3b6cc <fputs@plt+0x2a628>
   3b3ac:	ldr	r0, [r4, #72]	; 0x48
   3b3b0:	ldr	r3, [r0]
   3b3b4:	cmp	r3, #0
   3b3b8:	beq	3b3e0 <fputs@plt+0x2a33c>
   3b3bc:	ldr	r2, [pc, #1000]	; 3b7ac <fputs@plt+0x2a708>
   3b3c0:	cmp	r3, r2
   3b3c4:	bne	3b3d8 <fputs@plt+0x2a334>
   3b3c8:	mov	r2, #0
   3b3cc:	mov	r3, #0
   3b3d0:	bl	12020 <fputs@plt+0xf7c>
   3b3d4:	mov	r5, r0
   3b3d8:	mov	r3, #0
   3b3dc:	str	r3, [r4, #56]	; 0x38
   3b3e0:	mov	r0, r5
   3b3e4:	add	sp, sp, #36	; 0x24
   3b3e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b3ec:	ldr	r3, [r4, #100]	; 0x64
   3b3f0:	mla	r3, r8, r6, r3
   3b3f4:	add	r6, r6, #1
   3b3f8:	ldr	r0, [r3, #16]
   3b3fc:	bl	178ac <fputs@plt+0x6808>
   3b400:	b	3b38c <fputs@plt+0x2a2e8>
   3b404:	ldr	r3, [r4, #216]	; 0xd8
   3b408:	cmp	r3, #0
   3b40c:	bne	3b420 <fputs@plt+0x2a37c>
   3b410:	ldr	r3, [r4, #68]	; 0x44
   3b414:	ldr	r3, [r3]
   3b418:	cmp	r3, #0
   3b41c:	beq	3b6cc <fputs@plt+0x2a628>
   3b420:	cmp	r5, #0
   3b424:	beq	3b6d4 <fputs@plt+0x2a630>
   3b428:	mov	r6, #48	; 0x30
   3b42c:	mul	r5, r6, r5
   3b430:	ldr	r6, [r4, #100]	; 0x64
   3b434:	sub	r5, r5, #48	; 0x30
   3b438:	adds	r6, r6, r5
   3b43c:	beq	3b6d4 <fputs@plt+0x2a630>
   3b440:	ldr	r0, [r6, #20]
   3b444:	bl	1df9c <fputs@plt+0xcef8>
   3b448:	subs	r7, r0, #0
   3b44c:	ldrne	r3, [r6, #20]
   3b450:	bne	3b6e0 <fputs@plt+0x2a63c>
   3b454:	mov	r5, #7
   3b458:	b	3b3e0 <fputs@plt+0x2a33c>
   3b45c:	ldr	r1, [r8, #32]
   3b460:	cmp	r6, #4096	; 0x1000
   3b464:	mov	r0, r4
   3b468:	lsrcs	r2, r6, #12
   3b46c:	ubfxcs	r3, r6, #0, #12
   3b470:	ldrcc	r3, [r1]
   3b474:	ldrcs	r2, [r1, r2, lsl #2]
   3b478:	ldrcc	r1, [r3, r6, lsl #2]
   3b47c:	add	r6, r6, #1
   3b480:	ldrcs	r1, [r2, r3, lsl #2]
   3b484:	bl	3b98c <fputs@plt+0x2a8e8>
   3b488:	mov	r5, r0
   3b48c:	b	3b748 <fputs@plt+0x2a6a4>
   3b490:	ldrd	r2, [r4, #80]	; 0x50
   3b494:	cmp	r6, #0
   3b498:	strd	r2, [sp, #8]
   3b49c:	beq	3b5e4 <fputs@plt+0x2a540>
   3b4a0:	ldr	r3, [r4, #216]	; 0xd8
   3b4a4:	cmp	r3, #0
   3b4a8:	bne	3b5e4 <fputs@plt+0x2a540>
   3b4ac:	ldrd	sl, [r6, #8]
   3b4b0:	mov	r8, r4
   3b4b4:	mov	r9, #1
   3b4b8:	orrs	r3, sl, fp
   3b4bc:	ldrd	r2, [r6]
   3b4c0:	ldrdeq	sl, [sp, #8]
   3b4c4:	strd	r2, [r8, #80]!	; 0x50
   3b4c8:	ldrd	r2, [r4, #80]	; 0x50
   3b4cc:	cmp	r2, sl
   3b4d0:	sbcs	r3, r3, fp
   3b4d4:	blt	3b514 <fputs@plt+0x2a470>
   3b4d8:	add	sl, r4, #80	; 0x50
   3b4dc:	ldrd	r0, [sp, #8]
   3b4e0:	ldrd	r2, [r4, #80]	; 0x50
   3b4e4:	cmp	r2, r0
   3b4e8:	sbcs	r3, r3, r1
   3b4ec:	blt	3b5f4 <fputs@plt+0x2a550>
   3b4f0:	mov	r5, #0
   3b4f4:	cmp	r6, #0
   3b4f8:	bne	3b534 <fputs@plt+0x2a490>
   3b4fc:	mov	r0, r7
   3b500:	bl	178ac <fputs@plt+0x6808>
   3b504:	cmp	r5, #0
   3b508:	ldrdeq	r2, [sp, #8]
   3b50c:	strdeq	r2, [r4, #80]	; 0x50
   3b510:	b	3b3e0 <fputs@plt+0x2a33c>
   3b514:	mov	r3, #1
   3b518:	mov	r2, r7
   3b51c:	str	r9, [sp]
   3b520:	mov	r1, r8
   3b524:	mov	r0, r4
   3b528:	bl	3a4c4 <fputs@plt+0x29420>
   3b52c:	subs	r5, r0, #0
   3b530:	beq	3b4c8 <fputs@plt+0x2a424>
   3b534:	ldr	r2, [r4, #160]	; 0xa0
   3b538:	ldr	ip, [r6, #24]
   3b53c:	ldr	r0, [r4, #216]	; 0xd8
   3b540:	add	r2, r2, #4
   3b544:	asr	r1, r2, #31
   3b548:	umull	r2, r3, r2, ip
   3b54c:	cmp	r0, #0
   3b550:	mla	r3, ip, r1, r3
   3b554:	strd	r2, [sp, #24]
   3b558:	beq	3b5a4 <fputs@plt+0x2a500>
   3b55c:	ldr	r2, [r6, #40]	; 0x28
   3b560:	ldr	r3, [r0, #112]	; 0x70
   3b564:	cmp	r2, r3
   3b568:	movne	r3, #0
   3b56c:	strne	r3, [r6, #28]
   3b570:	ldrne	r3, [r0, #112]	; 0x70
   3b574:	strne	r3, [r6, #40]	; 0x28
   3b578:	ldr	r3, [r6, #28]
   3b57c:	ldr	r2, [r0, #68]	; 0x44
   3b580:	cmp	r3, r2
   3b584:	bcs	3b5a0 <fputs@plt+0x2a4fc>
   3b588:	str	r3, [r0, #68]	; 0x44
   3b58c:	ldr	r3, [r6, #32]
   3b590:	str	r3, [r0, #76]	; 0x4c
   3b594:	ldr	r3, [r6, #36]	; 0x24
   3b598:	str	r3, [r0, #80]	; 0x50
   3b59c:	bl	38254 <fputs@plt+0x271b0>
   3b5a0:	mov	r5, #0
   3b5a4:	ldr	r6, [r6, #24]
   3b5a8:	mov	r8, #1
   3b5ac:	cmp	r5, #0
   3b5b0:	bne	3b4fc <fputs@plt+0x2a458>
   3b5b4:	ldr	r3, [r4, #56]	; 0x38
   3b5b8:	cmp	r6, r3
   3b5bc:	bcs	3b4fc <fputs@plt+0x2a458>
   3b5c0:	mov	r3, r5
   3b5c4:	mov	r2, r7
   3b5c8:	str	r8, [sp]
   3b5cc:	add	r1, sp, #24
   3b5d0:	mov	r0, r4
   3b5d4:	bl	3a4c4 <fputs@plt+0x29420>
   3b5d8:	add	r6, r6, #1
   3b5dc:	mov	r5, r0
   3b5e0:	b	3b5ac <fputs@plt+0x2a508>
   3b5e4:	mov	r2, #0
   3b5e8:	mov	r3, #0
   3b5ec:	strd	r2, [r4, #80]	; 0x50
   3b5f0:	b	3b4d8 <fputs@plt+0x2a434>
   3b5f4:	mov	r3, #0
   3b5f8:	mov	r1, #0
   3b5fc:	mov	r0, r4
   3b600:	str	r3, [sp, #20]
   3b604:	add	r3, sp, #24
   3b608:	str	r3, [sp, #4]
   3b60c:	add	r3, sp, #20
   3b610:	str	r3, [sp]
   3b614:	ldrd	r2, [sp, #8]
   3b618:	bl	1f0c8 <fputs@plt+0xe024>
   3b61c:	ldr	r3, [sp, #20]
   3b620:	mov	r5, r0
   3b624:	cmp	r3, #0
   3b628:	bne	3b678 <fputs@plt+0x2a5d4>
   3b62c:	ldrd	r0, [r4, #80]	; 0x50
   3b630:	ldrd	r8, [r4, #88]	; 0x58
   3b634:	ldr	ip, [r4, #156]	; 0x9c
   3b638:	adds	r2, r8, ip
   3b63c:	adc	r3, r9, #0
   3b640:	mov	r8, r2
   3b644:	cmp	r3, r1
   3b648:	mov	r9, r3
   3b64c:	cmpeq	r2, r0
   3b650:	bne	3b678 <fputs@plt+0x2a5d4>
   3b654:	ldr	r1, [sp, #8]
   3b658:	ldr	r2, [r4, #160]	; 0xa0
   3b65c:	subs	r0, r1, r8
   3b660:	ldr	r1, [sp, #12]
   3b664:	add	r2, r2, #8
   3b668:	asr	r3, r2, #31
   3b66c:	sbc	r1, r1, r9
   3b670:	bl	6eed8 <fputs@plt+0x5de34>
   3b674:	str	r0, [sp, #20]
   3b678:	mov	r8, #0
   3b67c:	mov	fp, #1
   3b680:	cmp	r5, #0
   3b684:	bne	3b4f4 <fputs@plt+0x2a450>
   3b688:	ldr	r3, [sp, #20]
   3b68c:	cmp	r8, r3
   3b690:	bcs	3b4dc <fputs@plt+0x2a438>
   3b694:	ldrd	r0, [sp, #8]
   3b698:	ldrd	r2, [r4, #80]	; 0x50
   3b69c:	cmp	r2, r0
   3b6a0:	sbcs	r3, r3, r1
   3b6a4:	bge	3b4dc <fputs@plt+0x2a438>
   3b6a8:	mov	r3, #1
   3b6ac:	mov	r2, r7
   3b6b0:	str	fp, [sp]
   3b6b4:	mov	r1, sl
   3b6b8:	mov	r0, r4
   3b6bc:	bl	3a4c4 <fputs@plt+0x29420>
   3b6c0:	add	r8, r8, #1
   3b6c4:	mov	r5, r0
   3b6c8:	b	3b680 <fputs@plt+0x2a5dc>
   3b6cc:	mov	r5, #0
   3b6d0:	b	3b3e0 <fputs@plt+0x2a33c>
   3b6d4:	ldr	r3, [r4, #32]
   3b6d8:	mov	r6, #0
   3b6dc:	mov	r7, r6
   3b6e0:	str	r3, [r4, #28]
   3b6e4:	cmp	r6, #0
   3b6e8:	ldrb	r3, [r4, #13]
   3b6ec:	strb	r3, [r4, #19]
   3b6f0:	bne	3b490 <fputs@plt+0x2a3ec>
   3b6f4:	ldr	r8, [r4, #216]	; 0xd8
   3b6f8:	cmp	r8, #0
   3b6fc:	beq	3b490 <fputs@plt+0x2a3ec>
   3b700:	ldr	r3, [r4, #32]
   3b704:	str	r3, [r4, #28]
   3b708:	ldrb	r3, [r8, #44]	; 0x2c
   3b70c:	cmp	r3, #0
   3b710:	moveq	r5, r6
   3b714:	beq	3b76c <fputs@plt+0x2a6c8>
   3b718:	ldr	r3, [r8, #32]
   3b71c:	add	r2, r8, #52	; 0x34
   3b720:	ldr	r7, [r8, #68]	; 0x44
   3b724:	ldr	r3, [r3]
   3b728:	add	r1, r3, #48	; 0x30
   3b72c:	ldr	r0, [r3], #4
   3b730:	cmp	r3, r1
   3b734:	str	r0, [r2], #4
   3b738:	bne	3b72c <fputs@plt+0x2a688>
   3b73c:	ldr	r6, [r8, #68]	; 0x44
   3b740:	mov	r5, #0
   3b744:	add	r6, r6, #34	; 0x22
   3b748:	sub	r3, r6, #33	; 0x21
   3b74c:	cmp	r7, r3
   3b750:	cmpcs	r5, #0
   3b754:	beq	3b45c <fputs@plt+0x2a3b8>
   3b758:	ldr	r3, [r8, #68]	; 0x44
   3b75c:	cmp	r7, r3
   3b760:	beq	3b76c <fputs@plt+0x2a6c8>
   3b764:	mov	r0, r8
   3b768:	bl	38254 <fputs@plt+0x271b0>
   3b76c:	ldr	r3, [r4, #212]	; 0xd4
   3b770:	ldr	r0, [r3]
   3b774:	bl	1a57c <fputs@plt+0x94d8>
   3b778:	clz	r3, r5
   3b77c:	cmp	r0, #0
   3b780:	lsr	r3, r3, #5
   3b784:	moveq	r3, #0
   3b788:	cmp	r3, #0
   3b78c:	beq	3b3e0 <fputs@plt+0x2a33c>
   3b790:	ldr	r6, [r0, #12]
   3b794:	ldr	r1, [r0, #20]
   3b798:	mov	r0, r4
   3b79c:	bl	3b98c <fputs@plt+0x2a8e8>
   3b7a0:	mov	r5, r0
   3b7a4:	mov	r0, r6
   3b7a8:	b	3b778 <fputs@plt+0x2a6d4>
   3b7ac:	andeq	r1, r7, r8, ror #16
   3b7b0:	push	{r4, r5, r6, lr}
   3b7b4:	mov	r4, r0
   3b7b8:	ldrb	r6, [r0, #17]
   3b7bc:	cmp	r6, #6
   3b7c0:	ldreq	r5, [r0, #44]	; 0x2c
   3b7c4:	beq	3b888 <fputs@plt+0x2a7e4>
   3b7c8:	cmp	r6, #1
   3b7cc:	bls	3b89c <fputs@plt+0x2a7f8>
   3b7d0:	ldr	r2, [r0, #216]	; 0xd8
   3b7d4:	cmp	r2, #0
   3b7d8:	beq	3b82c <fputs@plt+0x2a788>
   3b7dc:	ldr	r5, [r0, #44]	; 0x2c
   3b7e0:	cmp	r5, #0
   3b7e4:	bne	3b804 <fputs@plt+0x2a760>
   3b7e8:	ldr	r3, [r0, #104]	; 0x68
   3b7ec:	cmp	r3, #0
   3b7f0:	blt	3b804 <fputs@plt+0x2a760>
   3b7f4:	mvn	r2, #0
   3b7f8:	mov	r1, #2
   3b7fc:	bl	3b368 <fputs@plt+0x2a2c4>
   3b800:	mov	r5, r0
   3b804:	mov	r2, #0
   3b808:	ldrb	r1, [r4, #20]
   3b80c:	mov	r0, r4
   3b810:	bl	21bd8 <fputs@plt+0x10b34>
   3b814:	cmp	r5, #0
   3b818:	moveq	r5, r0
   3b81c:	mov	r1, r5
   3b820:	mov	r0, r4
   3b824:	pop	{r4, r5, r6, lr}
   3b828:	b	13a38 <fputs@plt+0x2994>
   3b82c:	ldr	r3, [r0, #68]	; 0x44
   3b830:	sub	r1, r6, #2
   3b834:	clz	r1, r1
   3b838:	lsr	r1, r1, #5
   3b83c:	ldr	r3, [r3]
   3b840:	cmp	r3, #0
   3b844:	moveq	r1, #1
   3b848:	cmp	r1, #0
   3b84c:	beq	3b890 <fputs@plt+0x2a7ec>
   3b850:	mov	r1, r2
   3b854:	bl	21bd8 <fputs@plt+0x10b34>
   3b858:	ldrb	r3, [r4, #16]
   3b85c:	subs	r6, r6, #2
   3b860:	mov	r5, r0
   3b864:	movne	r6, #1
   3b868:	cmp	r3, #0
   3b86c:	movne	r6, #0
   3b870:	cmp	r6, #0
   3b874:	beq	3b81c <fputs@plt+0x2a778>
   3b878:	mov	r3, #4
   3b87c:	str	r3, [r4, #44]	; 0x2c
   3b880:	mov	r3, #6
   3b884:	strb	r3, [r4, #17]
   3b888:	mov	r0, r5
   3b88c:	pop	{r4, r5, r6, pc}
   3b890:	bl	3a83c <fputs@plt+0x29798>
   3b894:	mov	r5, r0
   3b898:	b	3b81c <fputs@plt+0x2a778>
   3b89c:	mov	r5, #0
   3b8a0:	b	3b888 <fputs@plt+0x2a7e4>
   3b8a4:	push	{r4, lr}
   3b8a8:	mov	r4, r0
   3b8ac:	ldrb	r3, [r0, #17]
   3b8b0:	cmp	r3, #6
   3b8b4:	cmpne	r3, #0
   3b8b8:	beq	3b8d4 <fputs@plt+0x2a830>
   3b8bc:	cmp	r3, #1
   3b8c0:	bls	3b8e0 <fputs@plt+0x2a83c>
   3b8c4:	bl	12114 <fputs@plt+0x1070>
   3b8c8:	mov	r0, r4
   3b8cc:	bl	3b7b0 <fputs@plt+0x2a70c>
   3b8d0:	bl	1212c <fputs@plt+0x1088>
   3b8d4:	mov	r0, r4
   3b8d8:	pop	{r4, lr}
   3b8dc:	b	1edc8 <fputs@plt+0xdd24>
   3b8e0:	ldrb	r2, [r0, #4]
   3b8e4:	cmp	r2, #0
   3b8e8:	bne	3b8d4 <fputs@plt+0x2a830>
   3b8ec:	mov	r1, r2
   3b8f0:	bl	21bd8 <fputs@plt+0x10b34>
   3b8f4:	b	3b8d4 <fputs@plt+0x2a830>
   3b8f8:	ldrh	r3, [r0, #24]
   3b8fc:	push	{r0, r1, r4, r6, r7, lr}
   3b900:	ldr	r4, [r0, #16]
   3b904:	tst	r3, #64	; 0x40
   3b908:	beq	3b97c <fputs@plt+0x2a8d8>
   3b90c:	ldr	r3, [r4, #128]	; 0x80
   3b910:	mov	r1, r0
   3b914:	ldr	r0, [r0, #20]
   3b918:	ldr	r2, [r4, #160]	; 0xa0
   3b91c:	sub	r3, r3, #1
   3b920:	str	r3, [r4, #128]	; 0x80
   3b924:	sub	r0, r0, #1
   3b928:	ldr	r3, [r4, #144]	; 0x90
   3b92c:	asr	r7, r2, #31
   3b930:	str	r3, [r1, #12]
   3b934:	umull	r2, r3, r0, r2
   3b938:	str	r1, [r4, #144]	; 0x90
   3b93c:	ldr	r1, [r1, #4]
   3b940:	mla	r3, r0, r7, r3
   3b944:	str	r1, [sp]
   3b948:	ldr	r0, [r4, #64]	; 0x40
   3b94c:	bl	12080 <fputs@plt+0xfdc>
   3b950:	ldr	r3, [r4, #128]	; 0x80
   3b954:	cmp	r3, #0
   3b958:	bne	3b984 <fputs@plt+0x2a8e0>
   3b95c:	ldr	r3, [r4, #212]	; 0xd4
   3b960:	ldr	r3, [r3, #12]
   3b964:	cmp	r3, #0
   3b968:	bne	3b984 <fputs@plt+0x2a8e0>
   3b96c:	mov	r0, r4
   3b970:	add	sp, sp, #8
   3b974:	pop	{r4, r6, r7, lr}
   3b978:	b	3b8a4 <fputs@plt+0x2a800>
   3b97c:	bl	135fc <fputs@plt+0x2558>
   3b980:	b	3b950 <fputs@plt+0x2a8ac>
   3b984:	add	sp, sp, #8
   3b988:	pop	{r4, r6, r7, pc}
   3b98c:	push	{r0, r1, r4, r5, r6, lr}
   3b990:	mov	r6, r0
   3b994:	add	r0, r0, #212	; 0xd4
   3b998:	bl	1f388 <fputs@plt+0xe2e4>
   3b99c:	subs	r5, r0, #0
   3b9a0:	moveq	r4, r5
   3b9a4:	beq	3b9bc <fputs@plt+0x2a918>
   3b9a8:	ldrsh	r3, [r5, #26]
   3b9ac:	mov	r4, #0
   3b9b0:	cmp	r3, #1
   3b9b4:	bne	3b9d8 <fputs@plt+0x2a934>
   3b9b8:	bl	13648 <fputs@plt+0x25a4>
   3b9bc:	ldr	r3, [r6, #96]	; 0x60
   3b9c0:	mov	r2, #1
   3b9c4:	cmp	r3, #0
   3b9c8:	bne	3ba20 <fputs@plt+0x2a97c>
   3b9cc:	mov	r0, r4
   3b9d0:	add	sp, sp, #8
   3b9d4:	pop	{r4, r5, r6, pc}
   3b9d8:	add	r2, sp, #4
   3b9dc:	ldr	r1, [r5, #20]
   3b9e0:	str	r4, [sp, #4]
   3b9e4:	ldr	r0, [r6, #216]	; 0xd8
   3b9e8:	bl	38124 <fputs@plt+0x27080>
   3b9ec:	subs	r4, r0, #0
   3b9f0:	bne	3ba14 <fputs@plt+0x2a970>
   3b9f4:	mov	r0, r5
   3b9f8:	ldr	r1, [sp, #4]
   3b9fc:	bl	160e0 <fputs@plt+0x503c>
   3ba00:	subs	r4, r0, #0
   3ba04:	bne	3ba14 <fputs@plt+0x2a970>
   3ba08:	mov	r0, r5
   3ba0c:	ldr	r3, [r6, #204]	; 0xcc
   3ba10:	blx	r3
   3ba14:	mov	r0, r5
   3ba18:	bl	3b8f8 <fputs@plt+0x2a854>
   3ba1c:	b	3b9bc <fputs@plt+0x2a918>
   3ba20:	str	r2, [r3, #16]
   3ba24:	ldr	r3, [r3, #44]	; 0x2c
   3ba28:	b	3b9c4 <fputs@plt+0x2a920>
   3ba2c:	cmp	r0, #0
   3ba30:	bxeq	lr
   3ba34:	b	3b8f8 <fputs@plt+0x2a854>
   3ba38:	cmp	r0, #0
   3ba3c:	bxeq	lr
   3ba40:	ldr	r0, [r0, #72]	; 0x48
   3ba44:	b	3b8f8 <fputs@plt+0x2a854>
   3ba48:	ldrb	r2, [r0, #20]
   3ba4c:	cmp	r2, #0
   3ba50:	bxne	lr
   3ba54:	ldr	r3, [r0, #12]
   3ba58:	cmp	r3, #0
   3ba5c:	bxeq	lr
   3ba60:	str	r2, [r0, #12]
   3ba64:	ldr	r0, [r3, #72]	; 0x48
   3ba68:	b	3b8f8 <fputs@plt+0x2a854>
   3ba6c:	push	{r4, r5, r6, lr}
   3ba70:	mov	r3, #0
   3ba74:	mov	r5, r0
   3ba78:	ldm	r0, {r2, r4}
   3ba7c:	strb	r3, [r4, #19]
   3ba80:	ldrb	r1, [r0, #8]
   3ba84:	cmp	r1, r3
   3ba88:	beq	3bb54 <fputs@plt+0x2aab0>
   3ba8c:	ldr	r2, [r2, #156]	; 0x9c
   3ba90:	cmp	r2, #1
   3ba94:	addle	r6, r4, #72	; 0x48
   3ba98:	ble	3bb08 <fputs@plt+0x2aa64>
   3ba9c:	ldr	r2, [r4, #76]	; 0x4c
   3baa0:	cmp	r0, r2
   3baa4:	beq	3bab4 <fputs@plt+0x2aa10>
   3baa8:	mov	r3, #1
   3baac:	strb	r3, [r5, #8]
   3bab0:	pop	{r4, r5, r6, pc}
   3bab4:	str	r3, [r4, #76]	; 0x4c
   3bab8:	mov	r2, #1
   3babc:	ldrh	r3, [r4, #22]
   3bac0:	bic	r3, r3, #96	; 0x60
   3bac4:	strh	r3, [r4, #22]
   3bac8:	ldr	r3, [r4, #72]	; 0x48
   3bacc:	cmp	r3, #0
   3bad0:	beq	3baa8 <fputs@plt+0x2aa04>
   3bad4:	strb	r2, [r3, #8]
   3bad8:	ldr	r3, [r3, #12]
   3badc:	b	3bacc <fputs@plt+0x2aa28>
   3bae0:	ldr	r3, [r0]
   3bae4:	cmp	r5, r3
   3bae8:	addne	r6, r0, #12
   3baec:	bne	3bb08 <fputs@plt+0x2aa64>
   3baf0:	ldr	r3, [r0, #12]
   3baf4:	str	r3, [r6]
   3baf8:	ldr	r3, [r0, #4]
   3bafc:	cmp	r3, #1
   3bb00:	beq	3bb08 <fputs@plt+0x2aa64>
   3bb04:	bl	177ec <fputs@plt+0x6748>
   3bb08:	ldr	r0, [r6]
   3bb0c:	cmp	r0, #0
   3bb10:	bne	3bae0 <fputs@plt+0x2aa3c>
   3bb14:	ldr	r3, [r4, #40]	; 0x28
   3bb18:	ldr	r2, [r4, #76]	; 0x4c
   3bb1c:	cmp	r5, r2
   3bb20:	ldrheq	r2, [r4, #22]
   3bb24:	streq	r0, [r4, #76]	; 0x4c
   3bb28:	biceq	r2, r2, #96	; 0x60
   3bb2c:	beq	3bb40 <fputs@plt+0x2aa9c>
   3bb30:	cmp	r3, #2
   3bb34:	bne	3bb44 <fputs@plt+0x2aaa0>
   3bb38:	ldrh	r2, [r4, #22]
   3bb3c:	bic	r2, r2, #64	; 0x40
   3bb40:	strh	r2, [r4, #22]
   3bb44:	sub	r3, r3, #1
   3bb48:	cmp	r3, #0
   3bb4c:	str	r3, [r4, #40]	; 0x28
   3bb50:	strbeq	r3, [r4, #20]
   3bb54:	mov	r3, #0
   3bb58:	mov	r0, r4
   3bb5c:	strb	r3, [r5, #8]
   3bb60:	pop	{r4, r5, r6, lr}
   3bb64:	b	3ba48 <fputs@plt+0x2a9a4>
   3bb68:	ldrb	r3, [r0, #8]
   3bb6c:	cmp	r3, #0
   3bb70:	beq	3bc38 <fputs@plt+0x2ab94>
   3bb74:	push	{r4, r5, r6, r7, r8, lr}
   3bb78:	cmp	r3, #2
   3bb7c:	mov	r6, r1
   3bb80:	mov	r5, r0
   3bb84:	ldm	r0, {r2, r7}
   3bb88:	str	r2, [r7, #4]
   3bb8c:	bne	3bc28 <fputs@plt+0x2ab84>
   3bb90:	ldr	r4, [r7]
   3bb94:	ldr	r0, [r4, #44]	; 0x2c
   3bb98:	cmp	r0, #0
   3bb9c:	bne	3bbf0 <fputs@plt+0x2ab4c>
   3bba0:	ldrb	r3, [r4, #17]
   3bba4:	cmp	r3, #2
   3bba8:	bne	3bbc8 <fputs@plt+0x2ab24>
   3bbac:	ldrb	r3, [r4, #4]
   3bbb0:	cmp	r3, #0
   3bbb4:	beq	3bbc8 <fputs@plt+0x2ab24>
   3bbb8:	ldrb	r3, [r4, #5]
   3bbbc:	cmp	r3, #1
   3bbc0:	strbeq	r3, [r4, #17]
   3bbc4:	beq	3bbf0 <fputs@plt+0x2ab4c>
   3bbc8:	ldr	r3, [r4, #108]	; 0x6c
   3bbcc:	mov	r2, #1
   3bbd0:	mov	r0, r4
   3bbd4:	ldrb	r1, [r4, #20]
   3bbd8:	add	r3, r3, #1
   3bbdc:	str	r3, [r4, #108]	; 0x6c
   3bbe0:	bl	21bd8 <fputs@plt+0x10b34>
   3bbe4:	mov	r1, r0
   3bbe8:	mov	r0, r4
   3bbec:	bl	13a38 <fputs@plt+0x2994>
   3bbf0:	eor	r4, r6, #1
   3bbf4:	cmp	r0, #0
   3bbf8:	andne	r4, r4, #1
   3bbfc:	moveq	r4, #0
   3bc00:	cmp	r4, #0
   3bc04:	popne	{r4, r5, r6, r7, r8, pc}
   3bc08:	ldr	r3, [r5, #20]
   3bc0c:	ldr	r0, [r7, #60]	; 0x3c
   3bc10:	sub	r3, r3, #1
   3bc14:	str	r3, [r5, #20]
   3bc18:	mov	r3, #1
   3bc1c:	strb	r3, [r7, #20]
   3bc20:	bl	178ac <fputs@plt+0x6808>
   3bc24:	str	r4, [r7, #60]	; 0x3c
   3bc28:	mov	r0, r5
   3bc2c:	bl	3ba6c <fputs@plt+0x2a9c8>
   3bc30:	mov	r0, #0
   3bc34:	pop	{r4, r5, r6, r7, r8, pc}
   3bc38:	mov	r0, r3
   3bc3c:	bx	lr
   3bc40:	ldr	r3, [r0]
   3bc44:	cmp	r3, #0
   3bc48:	beq	3bce8 <fputs@plt+0x2ac44>
   3bc4c:	ldr	r2, [r3, #4]
   3bc50:	push	{r4, r5, r6, r7, r8, lr}
   3bc54:	mov	r4, r0
   3bc58:	ldr	r3, [r3]
   3bc5c:	ldr	r7, [r0, #4]
   3bc60:	ldr	r0, [r0, #48]	; 0x30
   3bc64:	str	r3, [r2, #4]
   3bc68:	bl	177ec <fputs@plt+0x6748>
   3bc6c:	mov	r3, #0
   3bc70:	str	r3, [r4, #48]	; 0x30
   3bc74:	strb	r3, [r4, #66]	; 0x42
   3bc78:	ldr	r3, [r7, #8]
   3bc7c:	cmp	r3, r4
   3bc80:	ldreq	r3, [r4, #8]
   3bc84:	streq	r3, [r7, #8]
   3bc88:	beq	3bca0 <fputs@plt+0x2abfc>
   3bc8c:	ldr	r2, [r3, #8]
   3bc90:	cmp	r2, r4
   3bc94:	bne	3bccc <fputs@plt+0x2ac28>
   3bc98:	ldr	r2, [r4, #8]
   3bc9c:	str	r2, [r3, #8]
   3bca0:	add	r6, r4, #120	; 0x78
   3bca4:	mov	r5, #0
   3bca8:	ldrsb	r3, [r4, #68]	; 0x44
   3bcac:	cmp	r3, r5
   3bcb0:	bge	3bcd8 <fputs@plt+0x2ac34>
   3bcb4:	mov	r0, r7
   3bcb8:	bl	3ba48 <fputs@plt+0x2a9a4>
   3bcbc:	ldr	r0, [r4, #12]
   3bcc0:	bl	177ec <fputs@plt+0x6748>
   3bcc4:	mov	r0, #0
   3bcc8:	pop	{r4, r5, r6, r7, r8, pc}
   3bccc:	subs	r3, r2, #0
   3bcd0:	bne	3bc8c <fputs@plt+0x2abe8>
   3bcd4:	b	3bca0 <fputs@plt+0x2abfc>
   3bcd8:	ldr	r0, [r6], #4
   3bcdc:	add	r5, r5, #1
   3bce0:	bl	3ba38 <fputs@plt+0x2a994>
   3bce4:	b	3bca8 <fputs@plt+0x2ac04>
   3bce8:	mov	r0, #0
   3bcec:	bx	lr
   3bcf0:	mov	r3, #0
   3bcf4:	strh	r3, [r0, #34]	; 0x22
   3bcf8:	ldrb	r3, [r0, #64]	; 0x40
   3bcfc:	bic	r3, r3, #6
   3bd00:	strb	r3, [r0, #64]	; 0x40
   3bd04:	ldrsb	r3, [r0, #68]	; 0x44
   3bd08:	sub	r2, r3, #1
   3bd0c:	add	r3, r3, #30
   3bd10:	strb	r2, [r0, #68]	; 0x44
   3bd14:	ldr	r3, [r0, r3, lsl #2]
   3bd18:	ldr	r0, [r3, #72]	; 0x48
   3bd1c:	b	3b8f8 <fputs@plt+0x2a854>
   3bd20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bd24:	mov	r6, #0
   3bd28:	sub	sp, sp, #28
   3bd2c:	cmp	r1, #1
   3bd30:	mov	r4, r0
   3bd34:	mov	r5, r1
   3bd38:	mov	r9, r2
   3bd3c:	mov	sl, r3
   3bd40:	str	r6, [sp, #16]
   3bd44:	bls	3bdd0 <fputs@plt+0x2ad2c>
   3bd48:	ldrb	r6, [r0, #23]
   3bd4c:	cmp	r6, #0
   3bd50:	beq	3bd60 <fputs@plt+0x2acbc>
   3bd54:	ldrb	r6, [r0, #17]
   3bd58:	cmp	r6, #1
   3bd5c:	ubfxne	r6, r3, #1, #1
   3bd60:	ldr	r7, [r4, #44]	; 0x2c
   3bd64:	cmp	r7, #0
   3bd68:	bne	3bf68 <fputs@plt+0x2aec4>
   3bd6c:	cmp	r6, #0
   3bd70:	beq	3be78 <fputs@plt+0x2add4>
   3bd74:	ldr	r0, [r4, #216]	; 0xd8
   3bd78:	cmp	r0, #0
   3bd7c:	beq	3c0d8 <fputs@plt+0x2b034>
   3bd80:	add	r2, sp, #16
   3bd84:	mov	r1, r5
   3bd88:	bl	38124 <fputs@plt+0x27080>
   3bd8c:	subs	r3, r0, #0
   3bd90:	beq	3c0cc <fputs@plt+0x2b028>
   3bd94:	ldr	r2, [r4, #128]	; 0x80
   3bd98:	cmp	r2, #0
   3bd9c:	bne	3bdc0 <fputs@plt+0x2ad1c>
   3bda0:	ldr	r2, [r4, #212]	; 0xd4
   3bda4:	ldr	r2, [r2, #12]
   3bda8:	cmp	r2, #0
   3bdac:	bne	3bdc0 <fputs@plt+0x2ad1c>
   3bdb0:	mov	r0, r4
   3bdb4:	str	r3, [sp, #12]
   3bdb8:	bl	3b8a4 <fputs@plt+0x2a800>
   3bdbc:	ldr	r3, [sp, #12]
   3bdc0:	mov	r2, #0
   3bdc4:	mov	r7, r3
   3bdc8:	str	r2, [r9]
   3bdcc:	b	3bde4 <fputs@plt+0x2ad40>
   3bdd0:	cmp	r1, #0
   3bdd4:	bne	3bd60 <fputs@plt+0x2acbc>
   3bdd8:	movw	r0, #49316	; 0xc0a4
   3bddc:	bl	2d494 <fputs@plt+0x1c3f0>
   3bde0:	mov	r7, r0
   3bde4:	mov	r0, r7
   3bde8:	add	sp, sp, #28
   3bdec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bdf0:	mov	r1, r5
   3bdf4:	add	r0, r4, #212	; 0xd4
   3bdf8:	bl	1f388 <fputs@plt+0xe2e4>
   3bdfc:	subs	r6, r0, #0
   3be00:	beq	3c134 <fputs@plt+0x2b090>
   3be04:	ldr	r0, [r4, #64]	; 0x40
   3be08:	ldr	r2, [r4, #160]	; 0xa0
   3be0c:	asr	r1, r2, #31
   3be10:	umull	r2, r3, r2, r8
   3be14:	mla	r3, r8, r1, r3
   3be18:	ldr	r1, [sp, #20]
   3be1c:	str	r1, [sp]
   3be20:	bl	12080 <fputs@plt+0xfdc>
   3be24:	b	3be54 <fputs@plt+0x2adb0>
   3be28:	mov	r1, #0
   3be2c:	ldr	r0, [r6, #8]
   3be30:	ldr	r3, [r6, #12]
   3be34:	str	r3, [r4, #144]	; 0x90
   3be38:	str	r1, [r6, #12]
   3be3c:	bl	10e88 <memset@plt>
   3be40:	ldr	r3, [r4, #128]	; 0x80
   3be44:	str	r7, [r6, #4]
   3be48:	str	r5, [r6, #20]
   3be4c:	add	r3, r3, #1
   3be50:	str	r3, [r4, #128]	; 0x80
   3be54:	mov	r7, #0
   3be58:	str	r6, [r9]
   3be5c:	b	3bde4 <fputs@plt+0x2ad40>
   3be60:	add	r3, r6, #40	; 0x28
   3be64:	str	r3, [r6, #8]
   3be68:	ldr	r3, [pc, #784]	; 3c180 <fputs@plt+0x2b0dc>
   3be6c:	str	r4, [r6, #16]
   3be70:	str	r3, [r6, #24]
   3be74:	b	3be40 <fputs@plt+0x2ad9c>
   3be78:	ldr	r3, [r4, #212]	; 0xd4
   3be7c:	mov	r1, r5
   3be80:	ldr	r8, [pc, #764]	; 3c184 <fputs@plt+0x2b0e0>
   3be84:	ldrb	r2, [r3, #33]	; 0x21
   3be88:	ldr	r0, [r3, #44]	; 0x2c
   3be8c:	ldr	fp, [r8, #136]	; 0x88
   3be90:	and	r2, r2, #3
   3be94:	blx	fp
   3be98:	subs	r2, r0, #0
   3be9c:	bne	3bee8 <fputs@plt+0x2ae44>
   3bea0:	ldr	fp, [r4, #212]	; 0xd4
   3bea4:	ldrb	r3, [fp, #33]	; 0x21
   3bea8:	cmp	r3, #2
   3beac:	beq	3bfe0 <fputs@plt+0x2af3c>
   3beb0:	ldr	r0, [fp, #44]	; 0x2c
   3beb4:	ldr	r3, [r8, #132]	; 0x84
   3beb8:	blx	r3
   3bebc:	ldr	r3, [fp, #20]
   3bec0:	cmp	r3, r0
   3bec4:	ldrlt	r1, [fp, #8]
   3bec8:	blt	3bf74 <fputs@plt+0x2aed0>
   3becc:	mov	r2, #2
   3bed0:	mov	r1, r5
   3bed4:	ldr	r0, [fp, #44]	; 0x2c
   3bed8:	ldr	r3, [r8, #136]	; 0x88
   3bedc:	blx	r3
   3bee0:	subs	r2, r0, #0
   3bee4:	beq	3c178 <fputs@plt+0x2b0d4>
   3bee8:	and	r3, sl, #1
   3beec:	mov	r1, r5
   3bef0:	ldr	r0, [r4, #212]	; 0xd4
   3bef4:	mvn	sl, sl
   3bef8:	str	r3, [sp, #12]
   3befc:	bl	15d10 <fputs@plt+0x4c6c>
   3bf00:	ldr	r2, [r0, #16]
   3bf04:	mov	fp, r0
   3bf08:	str	r0, [r9]
   3bf0c:	ldr	r3, [sp, #12]
   3bf10:	cmp	r2, #0
   3bf14:	andne	sl, sl, #1
   3bf18:	moveq	sl, #0
   3bf1c:	cmp	sl, #0
   3bf20:	ldrne	r3, [r4, #192]	; 0xc0
   3bf24:	addne	r3, r3, #1
   3bf28:	strne	r3, [r4, #192]	; 0xc0
   3bf2c:	bne	3bde4 <fputs@plt+0x2ad40>
   3bf30:	cmp	r5, #0
   3bf34:	str	r4, [r0, #16]
   3bf38:	blt	3bf54 <fputs@plt+0x2aeb0>
   3bf3c:	ldr	r1, [r4, #160]	; 0xa0
   3bf40:	ldr	r2, [r8, #608]	; 0x260
   3bf44:	sdiv	r2, r2, r1
   3bf48:	add	r2, r2, #1
   3bf4c:	cmp	r2, r5
   3bf50:	bne	3bfe8 <fputs@plt+0x2af44>
   3bf54:	movw	r0, #49405	; 0xc0fd
   3bf58:	bl	2d494 <fputs@plt+0x1c3f0>
   3bf5c:	mov	r7, r0
   3bf60:	mov	r0, fp
   3bf64:	bl	13648 <fputs@plt+0x25a4>
   3bf68:	mov	r3, r7
   3bf6c:	b	3bd94 <fputs@plt+0x2acf0>
   3bf70:	ldr	r1, [r1, #36]	; 0x24
   3bf74:	cmp	r1, #0
   3bf78:	beq	3bf94 <fputs@plt+0x2aef0>
   3bf7c:	ldrsh	r3, [r1, #26]
   3bf80:	cmp	r3, #0
   3bf84:	bne	3bf70 <fputs@plt+0x2aecc>
   3bf88:	ldrh	r3, [r1, #24]
   3bf8c:	tst	r3, #8
   3bf90:	bne	3bf70 <fputs@plt+0x2aecc>
   3bf94:	cmp	r1, #0
   3bf98:	str	r1, [fp, #8]
   3bf9c:	ldreq	r1, [fp, #4]
   3bfa0:	beq	3bfc8 <fputs@plt+0x2af24>
   3bfa4:	ldr	r3, [fp, #36]	; 0x24
   3bfa8:	ldr	r0, [fp, #40]	; 0x28
   3bfac:	blx	r3
   3bfb0:	cmp	r0, #0
   3bfb4:	cmpne	r0, #5
   3bfb8:	mov	r3, r0
   3bfbc:	beq	3becc <fputs@plt+0x2ae28>
   3bfc0:	b	3bd94 <fputs@plt+0x2acf0>
   3bfc4:	ldr	r1, [r1, #36]	; 0x24
   3bfc8:	cmp	r1, #0
   3bfcc:	beq	3becc <fputs@plt+0x2ae28>
   3bfd0:	ldrsh	r3, [r1, #26]
   3bfd4:	cmp	r3, #0
   3bfd8:	bne	3bfc4 <fputs@plt+0x2af20>
   3bfdc:	b	3bfa4 <fputs@plt+0x2af00>
   3bfe0:	str	r2, [r9]
   3bfe4:	b	3c178 <fputs@plt+0x2b0d4>
   3bfe8:	ldrb	r2, [r4, #16]
   3bfec:	cmp	r2, #0
   3bff0:	bne	3c01c <fputs@plt+0x2af78>
   3bff4:	ldr	r2, [r4, #28]
   3bff8:	cmp	r2, r5
   3bffc:	movcs	r2, r3
   3c000:	orrcc	r2, r3, #1
   3c004:	cmp	r2, #0
   3c008:	bne	3c01c <fputs@plt+0x2af78>
   3c00c:	ldr	r2, [r4, #64]	; 0x40
   3c010:	ldr	r2, [r2]
   3c014:	cmp	r2, #0
   3c018:	bne	3c070 <fputs@plt+0x2afcc>
   3c01c:	ldr	r2, [r4, #164]	; 0xa4
   3c020:	cmp	r2, r5
   3c024:	bcc	3c0c4 <fputs@plt+0x2b020>
   3c028:	cmp	r3, #0
   3c02c:	beq	3c05c <fputs@plt+0x2afb8>
   3c030:	bl	12114 <fputs@plt+0x1070>
   3c034:	ldr	r3, [r4, #32]
   3c038:	cmp	r3, r5
   3c03c:	bcc	3c04c <fputs@plt+0x2afa8>
   3c040:	mov	r1, r5
   3c044:	ldr	r0, [r4, #60]	; 0x3c
   3c048:	bl	1e30c <fputs@plt+0xd268>
   3c04c:	mov	r1, r5
   3c050:	mov	r0, r4
   3c054:	bl	1e4a0 <fputs@plt+0xd3fc>
   3c058:	bl	1212c <fputs@plt+0x1088>
   3c05c:	mov	r1, #0
   3c060:	ldr	r0, [fp, #4]
   3c064:	ldr	r2, [r4, #160]	; 0xa0
   3c068:	bl	10e88 <memset@plt>
   3c06c:	b	3bde4 <fputs@plt+0x2ad40>
   3c070:	ldr	r0, [r4, #216]	; 0xd8
   3c074:	cmp	r0, #0
   3c078:	eorne	r6, r6, #1
   3c07c:	moveq	r6, #0
   3c080:	cmp	r6, #0
   3c084:	bne	3c0ac <fputs@plt+0x2b008>
   3c088:	ldr	r3, [r4, #196]	; 0xc4
   3c08c:	mov	r0, fp
   3c090:	ldr	r1, [sp, #16]
   3c094:	add	r3, r3, #1
   3c098:	str	r3, [r4, #196]	; 0xc4
   3c09c:	bl	160e0 <fputs@plt+0x503c>
   3c0a0:	subs	r7, r0, #0
   3c0a4:	beq	3bde4 <fputs@plt+0x2ad40>
   3c0a8:	b	3bf60 <fputs@plt+0x2aebc>
   3c0ac:	add	r2, sp, #16
   3c0b0:	mov	r1, r5
   3c0b4:	bl	38124 <fputs@plt+0x27080>
   3c0b8:	subs	r7, r0, #0
   3c0bc:	beq	3c088 <fputs@plt+0x2afe4>
   3c0c0:	b	3bf60 <fputs@plt+0x2aebc>
   3c0c4:	mov	r7, #13
   3c0c8:	b	3bf60 <fputs@plt+0x2aebc>
   3c0cc:	ldr	r3, [sp, #16]
   3c0d0:	cmp	r3, #0
   3c0d4:	bne	3be78 <fputs@plt+0x2add4>
   3c0d8:	mov	r3, #0
   3c0dc:	sub	r8, r5, #1
   3c0e0:	ldr	ip, [r4, #64]	; 0x40
   3c0e4:	add	r0, sp, #20
   3c0e8:	ldr	lr, [r4, #160]	; 0xa0
   3c0ec:	str	r3, [sp, #20]
   3c0f0:	asr	r1, lr, #31
   3c0f4:	umull	r2, r3, lr, r8
   3c0f8:	mla	r3, r8, r1, r3
   3c0fc:	ldr	r1, [ip]
   3c100:	str	lr, [sp]
   3c104:	str	r0, [sp, #4]
   3c108:	mov	r0, ip
   3c10c:	ldr	r1, [r1, #68]	; 0x44
   3c110:	blx	r1
   3c114:	subs	r3, r0, #0
   3c118:	bne	3bd94 <fputs@plt+0x2acf0>
   3c11c:	ldr	r3, [sp, #20]
   3c120:	cmp	r3, #0
   3c124:	beq	3be78 <fputs@plt+0x2add4>
   3c128:	ldrb	r3, [r4, #17]
   3c12c:	cmp	r3, #1
   3c130:	bhi	3bdf0 <fputs@plt+0x2ad4c>
   3c134:	ldr	r6, [r4, #144]	; 0x90
   3c138:	ldrh	r2, [r4, #148]	; 0x94
   3c13c:	ldr	r7, [sp, #20]
   3c140:	cmp	r6, #0
   3c144:	bne	3be28 <fputs@plt+0x2ad84>
   3c148:	mov	r1, r6
   3c14c:	add	r0, r2, #40	; 0x28
   3c150:	bl	1df74 <fputs@plt+0xced0>
   3c154:	subs	r6, r0, #0
   3c158:	bne	3be60 <fputs@plt+0x2adbc>
   3c15c:	ldr	r0, [r4, #64]	; 0x40
   3c160:	ldr	r2, [r4, #160]	; 0xa0
   3c164:	str	r7, [sp]
   3c168:	asr	r1, r2, #31
   3c16c:	umull	r2, r3, r2, r8
   3c170:	mla	r3, r8, r1, r3
   3c174:	bl	12080 <fputs@plt+0xfdc>
   3c178:	mov	r3, #7
   3c17c:	b	3bd94 <fputs@plt+0x2acf0>
   3c180:	andeq	r0, r1, r0, asr #32
   3c184:	andeq	sl, r8, r0, lsr #2
   3c188:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   3c18c:	mov	r4, r0
   3c190:	mov	r6, r2
   3c194:	add	r2, sp, #4
   3c198:	mov	r7, r1
   3c19c:	ldr	r0, [r0]
   3c1a0:	bl	3bd20 <fputs@plt+0x2ac7c>
   3c1a4:	subs	r5, r0, #0
   3c1a8:	bne	3c1c0 <fputs@plt+0x2b11c>
   3c1ac:	mov	r2, r4
   3c1b0:	mov	r1, r7
   3c1b4:	ldr	r0, [sp, #4]
   3c1b8:	bl	14260 <fputs@plt+0x31bc>
   3c1bc:	str	r0, [r6]
   3c1c0:	mov	r0, r5
   3c1c4:	add	sp, sp, #12
   3c1c8:	pop	{r4, r5, r6, r7, pc}
   3c1cc:	push	{r4, r5, r6, lr}
   3c1d0:	mov	r5, r2
   3c1d4:	bl	3c188 <fputs@plt+0x2b0e4>
   3c1d8:	subs	r4, r0, #0
   3c1dc:	bne	3c20c <fputs@plt+0x2b168>
   3c1e0:	ldr	r0, [r5]
   3c1e4:	ldr	r3, [r0, #72]	; 0x48
   3c1e8:	ldrsh	r3, [r3, #26]
   3c1ec:	cmp	r3, #1
   3c1f0:	strble	r4, [r0]
   3c1f4:	ble	3c214 <fputs@plt+0x2b170>
   3c1f8:	bl	3ba38 <fputs@plt+0x2a994>
   3c1fc:	movw	r0, #57863	; 0xe207
   3c200:	str	r4, [r5]
   3c204:	pop	{r4, r5, r6, lr}
   3c208:	b	2d494 <fputs@plt+0x1c3f0>
   3c20c:	mov	r3, #0
   3c210:	str	r3, [r5]
   3c214:	mov	r0, r4
   3c218:	pop	{r4, r5, r6, pc}
   3c21c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3c220:	mov	r5, r0
   3c224:	mov	r4, r1
   3c228:	mov	r6, r2
   3c22c:	mov	r7, r3
   3c230:	bl	13f04 <fputs@plt+0x2e60>
   3c234:	mov	r1, r0
   3c238:	mov	r8, r0
   3c23c:	ldr	r0, [r5]
   3c240:	mov	r3, #0
   3c244:	add	r2, sp, #4
   3c248:	bl	3bd20 <fputs@plt+0x2ac7c>
   3c24c:	subs	r5, r0, #0
   3c250:	bne	3c27c <fputs@plt+0x2b1d8>
   3c254:	ldr	r0, [sp, #4]
   3c258:	sub	r1, r4, r8
   3c25c:	add	r1, r1, r1, lsl #2
   3c260:	subs	r2, r1, #5
   3c264:	ldr	r3, [r0, #4]
   3c268:	bpl	3c288 <fputs@plt+0x2b1e4>
   3c26c:	bl	3ba2c <fputs@plt+0x2a988>
   3c270:	movw	r0, #56790	; 0xddd6
   3c274:	bl	2d494 <fputs@plt+0x1c3f0>
   3c278:	mov	r5, r0
   3c27c:	mov	r0, r5
   3c280:	add	sp, sp, #8
   3c284:	pop	{r4, r5, r6, r7, r8, pc}
   3c288:	ldrb	r2, [r3, r2]
   3c28c:	cmp	r7, #0
   3c290:	addne	r1, r3, r1
   3c294:	strb	r2, [r6]
   3c298:	ldrne	r3, [r1, #-4]
   3c29c:	revne	r3, r3
   3c2a0:	strne	r3, [r7]
   3c2a4:	bl	3ba2c <fputs@plt+0x2a988>
   3c2a8:	ldrb	r3, [r6]
   3c2ac:	sub	r3, r3, #1
   3c2b0:	cmp	r3, #4
   3c2b4:	bls	3c27c <fputs@plt+0x2b1d8>
   3c2b8:	movw	r0, #56798	; 0xddde
   3c2bc:	b	3c274 <fputs@plt+0x2b1d0>
   3c2c0:	push	{r4, r5, r6, r7, lr}
   3c2c4:	sub	sp, sp, #28
   3c2c8:	mov	r4, r0
   3c2cc:	mov	r6, r2
   3c2d0:	mov	r7, r3
   3c2d4:	add	r2, sp, #19
   3c2d8:	add	r3, sp, #20
   3c2dc:	ldr	r0, [r0]
   3c2e0:	mov	r5, r1
   3c2e4:	bl	3c21c <fputs@plt+0x2b178>
   3c2e8:	cmp	r0, #0
   3c2ec:	beq	3c31c <fputs@plt+0x2b278>
   3c2f0:	movw	r3, #3082	; 0xc0a
   3c2f4:	mov	r2, r5
   3c2f8:	ldr	r1, [pc, #88]	; 3c358 <fputs@plt+0x2b2b4>
   3c2fc:	cmp	r0, r3
   3c300:	cmpne	r0, #7
   3c304:	mov	r0, r4
   3c308:	moveq	r3, #1
   3c30c:	streq	r3, [r4, #24]
   3c310:	bl	37ecc <fputs@plt+0x26e28>
   3c314:	add	sp, sp, #28
   3c318:	pop	{r4, r5, r6, r7, pc}
   3c31c:	ldrb	r3, [sp, #19]
   3c320:	ldr	r2, [sp, #20]
   3c324:	cmp	r3, r6
   3c328:	bne	3c334 <fputs@plt+0x2b290>
   3c32c:	cmp	r7, r2
   3c330:	beq	3c314 <fputs@plt+0x2b270>
   3c334:	ldr	r1, [pc, #32]	; 3c35c <fputs@plt+0x2b2b8>
   3c338:	mov	r0, r4
   3c33c:	str	r7, [sp]
   3c340:	str	r3, [sp, #4]
   3c344:	mov	r3, r6
   3c348:	str	r2, [sp, #8]
   3c34c:	mov	r2, r5
   3c350:	bl	37ecc <fputs@plt+0x26e28>
   3c354:	b	3c314 <fputs@plt+0x2b270>
   3c358:	andeq	r5, r7, r2, lsr #27
   3c35c:			; <UNDEFINED> instruction: 0x00075dbf
   3c360:	push	{r4, r5, r6, r7, r8, r9, lr}
   3c364:	mov	r9, r3
   3c368:	sub	sp, sp, #20
   3c36c:	mov	r3, #0
   3c370:	mov	r6, r0
   3c374:	mov	r8, r1
   3c378:	mov	r7, r2
   3c37c:	str	r3, [sp, #8]
   3c380:	ldrb	r3, [r0, #17]
   3c384:	cmp	r3, #0
   3c388:	beq	3c404 <fputs@plt+0x2b360>
   3c38c:	ldr	r3, [pc, #224]	; 3c474 <fputs@plt+0x2b3d0>
   3c390:	add	r4, r1, #1
   3c394:	ldr	r5, [r3, #608]	; 0x260
   3c398:	mov	r1, r4
   3c39c:	mov	r0, r6
   3c3a0:	bl	13f04 <fputs@plt+0x2e60>
   3c3a4:	cmp	r0, r4
   3c3a8:	beq	3c464 <fputs@plt+0x2b3c0>
   3c3ac:	ldr	r3, [r6, #32]
   3c3b0:	udiv	r3, r5, r3
   3c3b4:	add	r3, r3, #1
   3c3b8:	cmp	r3, r4
   3c3bc:	beq	3c464 <fputs@plt+0x2b3c0>
   3c3c0:	ldr	r3, [r6, #44]	; 0x2c
   3c3c4:	cmp	r4, r3
   3c3c8:	bhi	3c404 <fputs@plt+0x2b360>
   3c3cc:	add	r3, sp, #12
   3c3d0:	add	r2, sp, #7
   3c3d4:	mov	r1, r4
   3c3d8:	mov	r0, r6
   3c3dc:	bl	3c21c <fputs@plt+0x2b178>
   3c3e0:	subs	r5, r0, #0
   3c3e4:	bne	3c46c <fputs@plt+0x2b3c8>
   3c3e8:	ldrb	r3, [sp, #7]
   3c3ec:	cmp	r3, #4
   3c3f0:	bne	3c404 <fputs@plt+0x2b360>
   3c3f4:	ldr	r3, [sp, #12]
   3c3f8:	cmp	r3, r8
   3c3fc:	moveq	r5, #101	; 0x65
   3c400:	beq	3c438 <fputs@plt+0x2b394>
   3c404:	cmp	r7, #0
   3c408:	add	r2, sp, #8
   3c40c:	moveq	r3, #2
   3c410:	movne	r3, #0
   3c414:	mov	r1, r8
   3c418:	mov	r0, r6
   3c41c:	bl	3c188 <fputs@plt+0x2b0e4>
   3c420:	subs	r5, r0, #0
   3c424:	bne	3c46c <fputs@plt+0x2b3c8>
   3c428:	ldr	r3, [sp, #8]
   3c42c:	ldr	r3, [r3, #56]	; 0x38
   3c430:	ldr	r4, [r3]
   3c434:	rev	r4, r4
   3c438:	ldr	r0, [sp, #8]
   3c43c:	cmp	r7, #0
   3c440:	str	r4, [r9]
   3c444:	strne	r0, [r7]
   3c448:	bne	3c450 <fputs@plt+0x2b3ac>
   3c44c:	bl	3ba38 <fputs@plt+0x2a994>
   3c450:	cmp	r5, #101	; 0x65
   3c454:	moveq	r5, #0
   3c458:	mov	r0, r5
   3c45c:	add	sp, sp, #20
   3c460:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c464:	add	r4, r4, #1
   3c468:	b	3c398 <fputs@plt+0x2b2f4>
   3c46c:	mov	r4, #0
   3c470:	b	3c438 <fputs@plt+0x2b394>
   3c474:	andeq	sl, r8, r0, lsr #2
   3c478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c47c:	mov	r4, r0
   3c480:	sub	sp, sp, #28
   3c484:	mov	fp, r3
   3c488:	mov	r7, r3
   3c48c:	mov	r5, r2
   3c490:	str	r1, [sp, #8]
   3c494:	str	r2, [sp, #12]
   3c498:	cmp	r7, #0
   3c49c:	sub	r6, r7, #1
   3c4a0:	ble	3c4d4 <fputs@plt+0x2b430>
   3c4a4:	ldr	r3, [r4, #16]
   3c4a8:	cmp	r3, #0
   3c4ac:	beq	3c4d4 <fputs@plt+0x2b430>
   3c4b0:	cmp	r5, #0
   3c4b4:	bgt	3c4dc <fputs@plt+0x2b438>
   3c4b8:	ldr	r3, [sp, #12]
   3c4bc:	mov	r2, r7
   3c4c0:	mov	r0, r4
   3c4c4:	ldr	r1, [pc, #388]	; 3c650 <fputs@plt+0x2b5ac>
   3c4c8:	str	r3, [sp]
   3c4cc:	mov	r3, fp
   3c4d0:	bl	37ecc <fputs@plt+0x26e28>
   3c4d4:	add	sp, sp, #28
   3c4d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c4dc:	mov	r1, r5
   3c4e0:	mov	r0, r4
   3c4e4:	bl	37f68 <fputs@plt+0x26ec4>
   3c4e8:	subs	r3, r0, #0
   3c4ec:	bne	3c4d4 <fputs@plt+0x2b430>
   3c4f0:	add	r2, sp, #20
   3c4f4:	mov	r1, r5
   3c4f8:	ldr	r0, [r4, #4]
   3c4fc:	bl	3bd20 <fputs@plt+0x2ac7c>
   3c500:	subs	sl, r0, #0
   3c504:	beq	3c51c <fputs@plt+0x2b478>
   3c508:	mov	r2, r5
   3c50c:	ldr	r1, [pc, #320]	; 3c654 <fputs@plt+0x2b5b0>
   3c510:	mov	r0, r4
   3c514:	bl	37ecc <fputs@plt+0x26e28>
   3c518:	b	3c4d4 <fputs@plt+0x2b430>
   3c51c:	ldr	r2, [sp, #8]
   3c520:	ldr	r3, [sp, #20]
   3c524:	cmp	r2, #0
   3c528:	ldr	r9, [r3, #4]
   3c52c:	ldr	r3, [r4]
   3c530:	ldrb	r3, [r3, #17]
   3c534:	beq	3c628 <fputs@plt+0x2b584>
   3c538:	cmp	r3, #0
   3c53c:	ldr	r8, [r9, #4]
   3c540:	rev	r8, r8
   3c544:	beq	3c55c <fputs@plt+0x2b4b8>
   3c548:	mov	r3, sl
   3c54c:	mov	r2, #2
   3c550:	mov	r1, r5
   3c554:	mov	r0, r4
   3c558:	bl	3c2c0 <fputs@plt+0x2b21c>
   3c55c:	ldr	r3, [r4]
   3c560:	ldr	r3, [r3, #36]	; 0x24
   3c564:	cmp	r3, #0
   3c568:	add	r2, r3, #3
   3c56c:	movlt	r3, r2
   3c570:	asr	r3, r3, #2
   3c574:	sub	r3, r3, #1
   3c578:	cmp	r3, r8
   3c57c:	addgt	r7, r9, #8
   3c580:	bgt	3c618 <fputs@plt+0x2b574>
   3c584:	mov	r2, r5
   3c588:	ldr	r1, [pc, #200]	; 3c658 <fputs@plt+0x2b5b4>
   3c58c:	mov	r0, r4
   3c590:	sub	r6, r7, #2
   3c594:	bl	37ecc <fputs@plt+0x26e28>
   3c598:	ldr	r0, [sp, #20]
   3c59c:	ldr	r5, [r9]
   3c5a0:	bl	3ba2c <fputs@plt+0x2a988>
   3c5a4:	ldr	r3, [sp, #8]
   3c5a8:	rev	r5, r5
   3c5ac:	cmp	r3, #0
   3c5b0:	beq	3c5d0 <fputs@plt+0x2b52c>
   3c5b4:	adds	r3, r5, #0
   3c5b8:	movne	r3, #1
   3c5bc:	cmp	r3, r6
   3c5c0:	ble	3c5d0 <fputs@plt+0x2b52c>
   3c5c4:	ldr	r1, [pc, #144]	; 3c65c <fputs@plt+0x2b5b8>
   3c5c8:	mov	r0, r4
   3c5cc:	bl	37ecc <fputs@plt+0x26e28>
   3c5d0:	mov	r7, r6
   3c5d4:	b	3c498 <fputs@plt+0x2b3f4>
   3c5d8:	ldr	r3, [r4]
   3c5dc:	ldr	r5, [r7]
   3c5e0:	ldrb	r3, [r3, #17]
   3c5e4:	rev	r5, r5
   3c5e8:	cmp	r3, #0
   3c5ec:	beq	3c604 <fputs@plt+0x2b560>
   3c5f0:	mov	r3, #0
   3c5f4:	mov	r2, #2
   3c5f8:	mov	r1, r5
   3c5fc:	mov	r0, r4
   3c600:	bl	3c2c0 <fputs@plt+0x2b21c>
   3c604:	mov	r1, r5
   3c608:	mov	r0, r4
   3c60c:	add	sl, sl, #1
   3c610:	add	r7, r7, #4
   3c614:	bl	37f68 <fputs@plt+0x26ec4>
   3c618:	cmp	sl, r8
   3c61c:	blt	3c5d8 <fputs@plt+0x2b534>
   3c620:	sub	r6, r6, r8
   3c624:	b	3c598 <fputs@plt+0x2b4f4>
   3c628:	cmp	r3, #0
   3c62c:	cmpne	r6, #0
   3c630:	ble	3c598 <fputs@plt+0x2b4f4>
   3c634:	ldr	r1, [r9]
   3c638:	mov	r3, r5
   3c63c:	mov	r2, #4
   3c640:	mov	r0, r4
   3c644:	rev	r1, r1
   3c648:	bl	3c2c0 <fputs@plt+0x2b21c>
   3c64c:	b	3c598 <fputs@plt+0x2b4f4>
   3c650:	strdeq	r5, [r7], -r5	; <UNPREDICTABLE>
   3c654:	andeq	r5, r7, lr, lsr #28
   3c658:	andeq	r5, r7, r4, asr #28
   3c65c:	andeq	r5, r7, fp, ror #28
   3c660:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c664:	mov	r3, #0
   3c668:	sub	sp, sp, #116	; 0x74
   3c66c:	str	r3, [sp, #84]	; 0x54
   3c670:	subs	r3, r1, #0
   3c674:	bne	3c684 <fputs@plt+0x2b5e0>
   3c678:	mov	r0, #0
   3c67c:	add	sp, sp, #116	; 0x74
   3c680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c684:	str	r3, [sp, #12]
   3c688:	mov	r4, r0
   3c68c:	ldr	r3, [r0, #28]
   3c690:	str	r3, [sp, #56]	; 0x38
   3c694:	ldr	r3, [r0, #32]
   3c698:	str	r2, [sp, #76]	; 0x4c
   3c69c:	str	r3, [sp, #60]	; 0x3c
   3c6a0:	ldr	r3, [r0, #36]	; 0x24
   3c6a4:	str	r3, [sp, #64]	; 0x40
   3c6a8:	ldr	r3, [r0]
   3c6ac:	str	r3, [sp, #20]
   3c6b0:	ldr	r3, [r3, #36]	; 0x24
   3c6b4:	str	r3, [sp, #28]
   3c6b8:	bl	37f68 <fputs@plt+0x26ec4>
   3c6bc:	subs	r3, r0, #0
   3c6c0:	bne	3c678 <fputs@plt+0x2b5d4>
   3c6c4:	ldr	r2, [pc, #1424]	; 3cc5c <fputs@plt+0x2bbb8>
   3c6c8:	ldr	r1, [sp, #12]
   3c6cc:	ldr	r0, [sp, #20]
   3c6d0:	str	r2, [r4, #28]
   3c6d4:	ldr	r2, [sp, #12]
   3c6d8:	str	r2, [r4, #32]
   3c6dc:	add	r2, sp, #84	; 0x54
   3c6e0:	bl	3c188 <fputs@plt+0x2b0e4>
   3c6e4:	subs	r2, r0, #0
   3c6e8:	ldrne	r1, [pc, #1392]	; 3cc60 <fputs@plt+0x2bbbc>
   3c6ec:	bne	3c710 <fputs@plt+0x2b66c>
   3c6f0:	ldr	r0, [sp, #84]	; 0x54
   3c6f4:	ldrb	r3, [r0]
   3c6f8:	strb	r2, [r0]
   3c6fc:	str	r3, [sp, #68]	; 0x44
   3c700:	bl	2d654 <fputs@plt+0x1c5b0>
   3c704:	subs	r2, r0, #0
   3c708:	beq	3c744 <fputs@plt+0x2b6a0>
   3c70c:	ldr	r1, [pc, #1360]	; 3cc64 <fputs@plt+0x2bbc0>
   3c710:	mov	r0, r4
   3c714:	mvn	fp, #0
   3c718:	bl	37ecc <fputs@plt+0x26e28>
   3c71c:	ldr	r0, [sp, #84]	; 0x54
   3c720:	bl	3ba38 <fputs@plt+0x2a994>
   3c724:	ldr	r3, [sp, #56]	; 0x38
   3c728:	add	r0, fp, #1
   3c72c:	str	r3, [r4, #28]
   3c730:	ldr	r3, [sp, #60]	; 0x3c
   3c734:	str	r3, [r4, #32]
   3c738:	ldr	r3, [sp, #64]	; 0x40
   3c73c:	str	r3, [r4, #36]	; 0x24
   3c740:	b	3c67c <fputs@plt+0x2b5d8>
   3c744:	ldr	r1, [sp, #84]	; 0x54
   3c748:	ldrb	r3, [r1, #5]
   3c74c:	ldr	r7, [r1, #56]	; 0x38
   3c750:	str	r3, [sp, #24]
   3c754:	ldr	r3, [pc, #1292]	; 3cc68 <fputs@plt+0x2bbc4>
   3c758:	str	r3, [r4, #28]
   3c75c:	ldr	r3, [sp, #24]
   3c760:	add	r3, r7, r3
   3c764:	ldrb	r0, [r3, #5]
   3c768:	ldrb	r8, [r3, #6]
   3c76c:	ldrb	ip, [r3, #3]
   3c770:	orr	r8, r8, r0, lsl #8
   3c774:	sub	r8, r8, #1
   3c778:	uxth	r0, r8
   3c77c:	str	r0, [sp, #36]	; 0x24
   3c780:	add	r0, r0, #1
   3c784:	str	r0, [sp, #52]	; 0x34
   3c788:	ldrb	r0, [r1, #4]
   3c78c:	ldr	r1, [sp, #24]
   3c790:	cmp	r0, #0
   3c794:	add	r1, r1, #12
   3c798:	sub	r1, r1, r0, lsl #2
   3c79c:	str	r1, [sp, #32]
   3c7a0:	ldrb	r1, [r3, #4]
   3c7a4:	orr	r1, r1, ip, lsl #8
   3c7a8:	ldr	ip, [sp, #32]
   3c7ac:	sub	r1, r1, #1
   3c7b0:	str	r1, [sp, #16]
   3c7b4:	lsl	r1, r1, #1
   3c7b8:	str	r1, [sp, #40]	; 0x28
   3c7bc:	add	r1, r1, ip
   3c7c0:	add	r1, r7, r1
   3c7c4:	str	r1, [sp, #48]	; 0x30
   3c7c8:	bne	3c980 <fputs@plt+0x2b8dc>
   3c7cc:	ldr	r5, [r3, #8]
   3c7d0:	ldr	r3, [sp, #20]
   3c7d4:	rev	r5, r5
   3c7d8:	ldrb	r3, [r3, #17]
   3c7dc:	cmp	r3, #0
   3c7e0:	beq	3c800 <fputs@plt+0x2b75c>
   3c7e4:	ldr	r3, [pc, #1152]	; 3cc6c <fputs@plt+0x2bbc8>
   3c7e8:	mov	r2, #5
   3c7ec:	mov	r1, r5
   3c7f0:	mov	r0, r4
   3c7f4:	str	r3, [r4, #28]
   3c7f8:	ldr	r3, [sp, #12]
   3c7fc:	bl	3c2c0 <fputs@plt+0x2b21c>
   3c800:	add	r2, sp, #148	; 0x94
   3c804:	mov	r9, #0
   3c808:	ldrd	r0, [r2, #4]!
   3c80c:	strd	r0, [sp]
   3c810:	mov	r1, r5
   3c814:	mov	r0, r4
   3c818:	bl	3c660 <fputs@plt+0x2b5bc>
   3c81c:	mov	fp, r0
   3c820:	mov	r5, r9
   3c824:	mov	r3, #1
   3c828:	str	r3, [sp, #44]	; 0x2c
   3c82c:	ldr	r3, [sp, #16]
   3c830:	cmn	r3, #1
   3c834:	beq	3c844 <fputs@plt+0x2b7a0>
   3c838:	ldr	r3, [r4, #16]
   3c83c:	cmp	r3, #0
   3c840:	bne	3c994 <fputs@plt+0x2b8f0>
   3c844:	ldr	r1, [sp, #76]	; 0x4c
   3c848:	ldrd	r2, [sp, #152]	; 0x98
   3c84c:	strd	r2, [r1]
   3c850:	mov	r3, #0
   3c854:	ldr	r2, [sp, #44]	; 0x2c
   3c858:	str	r3, [r4, #28]
   3c85c:	ldr	r3, [sp, #84]	; 0x54
   3c860:	cmp	r2, #0
   3c864:	ldreq	r2, [sp, #68]	; 0x44
   3c868:	strbeq	r2, [r3]
   3c86c:	beq	3c71c <fputs@plt+0x2b678>
   3c870:	ldr	r2, [r4, #16]
   3c874:	cmp	r2, #0
   3c878:	ble	3c71c <fputs@plt+0x2b678>
   3c87c:	ldrb	r3, [r3, #4]
   3c880:	cmp	r3, #0
   3c884:	bne	3c8b0 <fputs@plt+0x2b80c>
   3c888:	ldr	r5, [r4, #68]	; 0x44
   3c88c:	str	r3, [r5]
   3c890:	ldr	r3, [sp, #40]	; 0x28
   3c894:	add	r6, r3, #2
   3c898:	ldr	r3, [sp, #32]
   3c89c:	add	r6, r6, r3
   3c8a0:	add	r9, r7, r3
   3c8a4:	add	r6, r7, r6
   3c8a8:	cmp	r9, r6
   3c8ac:	bne	3cba8 <fputs@plt+0x2bb04>
   3c8b0:	ldr	r3, [sp, #24]
   3c8b4:	add	r3, r7, r3
   3c8b8:	ldrb	r2, [r3, #1]
   3c8bc:	ldrb	r6, [r3, #2]
   3c8c0:	orr	r6, r6, r2, lsl #8
   3c8c4:	cmp	r6, #0
   3c8c8:	bne	3cbdc <fputs@plt+0x2bb38>
   3c8cc:	ldr	r8, [sp, #36]	; 0x24
   3c8d0:	mvn	r9, #3
   3c8d4:	ldr	r3, [r5]
   3c8d8:	cmp	r3, #0
   3c8dc:	beq	3c940 <fputs@plt+0x2b89c>
   3c8e0:	ldr	r2, [r5, r3, lsl #2]
   3c8e4:	ldr	r1, [r5, #4]
   3c8e8:	str	r2, [r5, #4]
   3c8ec:	mvn	r2, #0
   3c8f0:	str	r2, [r5, r3, lsl #2]
   3c8f4:	ldr	r3, [r5]
   3c8f8:	add	r3, r3, r2
   3c8fc:	str	r3, [r5]
   3c900:	mov	r3, #1
   3c904:	ldr	r0, [r5]
   3c908:	lsl	r2, r3, #1
   3c90c:	cmp	r2, r0
   3c910:	bls	3cc20 <fputs@plt+0x2bb7c>
   3c914:	lsr	r2, r1, #16
   3c918:	uxth	r3, r8
   3c91c:	cmp	r3, r2
   3c920:	bcc	3cc0c <fputs@plt+0x2bb68>
   3c924:	ldr	r1, [pc, #836]	; 3cc70 <fputs@plt+0x2bbcc>
   3c928:	mov	r0, r4
   3c92c:	ldr	r3, [sp, #12]
   3c930:	bl	37ecc <fputs@plt+0x26e28>
   3c934:	ldr	r3, [r5]
   3c938:	cmp	r3, #0
   3c93c:	bne	3c71c <fputs@plt+0x2b678>
   3c940:	ldr	r3, [sp, #28]
   3c944:	sub	r2, r3, #1
   3c948:	ldr	r3, [sp, #24]
   3c94c:	add	r6, r2, r6
   3c950:	uxth	r2, r8
   3c954:	sub	r2, r6, r2
   3c958:	add	r7, r7, r3
   3c95c:	ldrb	r3, [r7, #7]
   3c960:	cmp	r3, r2
   3c964:	beq	3c71c <fputs@plt+0x2b678>
   3c968:	ldr	r1, [sp, #12]
   3c96c:	mov	r0, r4
   3c970:	str	r1, [sp]
   3c974:	ldr	r1, [pc, #760]	; 3cc74 <fputs@plt+0x2bbd0>
   3c978:	bl	37ecc <fputs@plt+0x26e28>
   3c97c:	b	3c71c <fputs@plt+0x2b678>
   3c980:	ldr	r5, [r4, #68]	; 0x44
   3c984:	mov	r9, #1
   3c988:	mvn	fp, #0
   3c98c:	str	r2, [r5]
   3c990:	b	3c824 <fputs@plt+0x2b780>
   3c994:	ldr	r3, [sp, #16]
   3c998:	str	r3, [r4, #36]	; 0x24
   3c99c:	ldr	r3, [sp, #48]	; 0x30
   3c9a0:	ldrh	r6, [r3], #-2
   3c9a4:	str	r3, [sp, #48]	; 0x30
   3c9a8:	rev16	r6, r6
   3c9ac:	ldr	r3, [sp, #28]
   3c9b0:	uxth	r6, r6
   3c9b4:	sub	sl, r3, #4
   3c9b8:	ldr	r3, [sp, #52]	; 0x34
   3c9bc:	cmp	r3, r6
   3c9c0:	bhi	3c9cc <fputs@plt+0x2b928>
   3c9c4:	cmp	r6, sl
   3c9c8:	bls	3c9f0 <fputs@plt+0x2b94c>
   3c9cc:	mov	r2, r6
   3c9d0:	ldr	r1, [pc, #672]	; 3cc78 <fputs@plt+0x2bbd4>
   3c9d4:	mov	r0, r4
   3c9d8:	str	sl, [sp]
   3c9dc:	ldr	r3, [sp, #52]	; 0x34
   3c9e0:	bl	37ecc <fputs@plt+0x26e28>
   3c9e4:	mov	r3, #0
   3c9e8:	str	r3, [sp, #44]	; 0x2c
   3c9ec:	b	3cb98 <fputs@plt+0x2baf4>
   3c9f0:	ldr	r0, [sp, #84]	; 0x54
   3c9f4:	add	r3, r7, r6
   3c9f8:	add	r2, sp, #88	; 0x58
   3c9fc:	add	r1, r7, r6
   3ca00:	str	r3, [sp, #72]	; 0x48
   3ca04:	ldr	r3, [r0, #80]	; 0x50
   3ca08:	blx	r3
   3ca0c:	ldrh	r3, [sp, #106]	; 0x6a
   3ca10:	ldr	r2, [sp, #28]
   3ca14:	add	r3, r3, r6
   3ca18:	cmp	r3, r2
   3ca1c:	bls	3ca30 <fputs@plt+0x2b98c>
   3ca20:	ldr	r1, [pc, #596]	; 3cc7c <fputs@plt+0x2bbd8>
   3ca24:	mov	r0, r4
   3ca28:	bl	37ecc <fputs@plt+0x26e28>
   3ca2c:	b	3c9e4 <fputs@plt+0x2b940>
   3ca30:	ldr	r3, [sp, #84]	; 0x54
   3ca34:	ldrb	r3, [r3, #2]
   3ca38:	cmp	r3, #0
   3ca3c:	beq	3ca7c <fputs@plt+0x2b9d8>
   3ca40:	cmp	r9, #0
   3ca44:	ldrd	r2, [sp, #88]	; 0x58
   3ca48:	ldrd	r0, [sp, #152]	; 0x98
   3ca4c:	beq	3cb64 <fputs@plt+0x2bac0>
   3ca50:	cmp	r0, r2
   3ca54:	sbcs	r1, r1, r3
   3ca58:	movlt	r1, #1
   3ca5c:	movge	r1, #0
   3ca60:	cmp	r1, #0
   3ca64:	beq	3ca74 <fputs@plt+0x2b9d0>
   3ca68:	ldr	r1, [pc, #528]	; 3cc80 <fputs@plt+0x2bbdc>
   3ca6c:	mov	r0, r4
   3ca70:	bl	37ecc <fputs@plt+0x26e28>
   3ca74:	ldrd	r2, [sp, #88]	; 0x58
   3ca78:	strd	r2, [sp, #152]	; 0x98
   3ca7c:	ldrh	r2, [sp, #104]	; 0x68
   3ca80:	ldr	r3, [sp, #100]	; 0x64
   3ca84:	cmp	r3, r2
   3ca88:	bls	3caec <fputs@plt+0x2ba48>
   3ca8c:	sub	r8, r3, #5
   3ca90:	ldr	r3, [sp, #28]
   3ca94:	sub	r8, r8, r2
   3ca98:	add	r2, r7, r6
   3ca9c:	add	r8, r8, r3
   3caa0:	ldrh	r3, [sp, #106]	; 0x6a
   3caa4:	udiv	r8, r8, sl
   3caa8:	add	r3, r2, r3
   3caac:	ldr	sl, [r3, #-4]
   3cab0:	ldr	r3, [sp, #20]
   3cab4:	rev	sl, sl
   3cab8:	ldrb	r3, [r3, #17]
   3cabc:	cmp	r3, #0
   3cac0:	beq	3cad8 <fputs@plt+0x2ba34>
   3cac4:	mov	r2, #3
   3cac8:	mov	r1, sl
   3cacc:	ldr	r3, [sp, #12]
   3cad0:	mov	r0, r4
   3cad4:	bl	3c2c0 <fputs@plt+0x2b21c>
   3cad8:	mov	r3, r8
   3cadc:	mov	r2, sl
   3cae0:	mov	r1, #0
   3cae4:	mov	r0, r4
   3cae8:	bl	3c478 <fputs@plt+0x2b3d4>
   3caec:	ldr	r3, [sp, #84]	; 0x54
   3caf0:	ldrb	r3, [r3, #4]
   3caf4:	cmp	r3, #0
   3caf8:	bne	3cb78 <fputs@plt+0x2bad4>
   3cafc:	ldr	r3, [sp, #72]	; 0x48
   3cb00:	ldr	r6, [r3]
   3cb04:	ldr	r3, [sp, #20]
   3cb08:	rev	r6, r6
   3cb0c:	ldrb	r3, [r3, #17]
   3cb10:	cmp	r3, #0
   3cb14:	beq	3cb2c <fputs@plt+0x2ba88>
   3cb18:	mov	r2, #5
   3cb1c:	mov	r1, r6
   3cb20:	ldr	r3, [sp, #12]
   3cb24:	mov	r0, r4
   3cb28:	bl	3c2c0 <fputs@plt+0x2b21c>
   3cb2c:	add	r2, sp, #148	; 0x94
   3cb30:	ldrd	r0, [r2, #4]!
   3cb34:	strd	r0, [sp]
   3cb38:	mov	r1, r6
   3cb3c:	mov	r0, r4
   3cb40:	bl	3c660 <fputs@plt+0x2b5bc>
   3cb44:	cmp	fp, r0
   3cb48:	mov	r6, r0
   3cb4c:	beq	3cb5c <fputs@plt+0x2bab8>
   3cb50:	ldr	r1, [pc, #300]	; 3cc84 <fputs@plt+0x2bbe0>
   3cb54:	mov	r0, r4
   3cb58:	bl	37ecc <fputs@plt+0x26e28>
   3cb5c:	mov	r9, #0
   3cb60:	b	3cb94 <fputs@plt+0x2baf0>
   3cb64:	cmp	r2, r0
   3cb68:	sbcs	r1, r3, r1
   3cb6c:	movge	r1, #1
   3cb70:	movlt	r1, #0
   3cb74:	b	3ca60 <fputs@plt+0x2b9bc>
   3cb78:	ldrh	r1, [sp, #106]	; 0x6a
   3cb7c:	mov	r0, r5
   3cb80:	sub	r1, r1, #1
   3cb84:	add	r1, r1, r6
   3cb88:	orr	r1, r1, r6, lsl #16
   3cb8c:	mov	r6, fp
   3cb90:	bl	14428 <fputs@plt+0x3384>
   3cb94:	mov	fp, r6
   3cb98:	ldr	r3, [sp, #16]
   3cb9c:	sub	r3, r3, #1
   3cba0:	str	r3, [sp, #16]
   3cba4:	b	3c82c <fputs@plt+0x2b788>
   3cba8:	ldrh	r8, [r6, #-2]!
   3cbac:	ldr	r0, [sp, #84]	; 0x54
   3cbb0:	rev16	r8, r8
   3cbb4:	uxth	r8, r8
   3cbb8:	add	r1, r7, r8
   3cbbc:	ldr	r3, [r0, #76]	; 0x4c
   3cbc0:	blx	r3
   3cbc4:	add	r1, r0, r8
   3cbc8:	mov	r0, r5
   3cbcc:	sub	r1, r1, #1
   3cbd0:	orr	r1, r1, r8, lsl #16
   3cbd4:	bl	14428 <fputs@plt+0x3384>
   3cbd8:	b	3c8a8 <fputs@plt+0x2b804>
   3cbdc:	add	r8, r7, r6
   3cbe0:	mov	r0, r5
   3cbe4:	ldrb	r3, [r8, #2]
   3cbe8:	ldrb	r1, [r8, #3]
   3cbec:	orr	r1, r1, r3, lsl #8
   3cbf0:	add	r1, r1, r6
   3cbf4:	sub	r1, r1, #1
   3cbf8:	orr	r1, r1, r6, lsl #16
   3cbfc:	bl	14428 <fputs@plt+0x3384>
   3cc00:	ldrb	r2, [r7, r6]
   3cc04:	ldrb	r6, [r8, #1]
   3cc08:	b	3c8c0 <fputs@plt+0x2b81c>
   3cc0c:	sub	r2, r2, #1
   3cc10:	mov	r8, r1
   3cc14:	add	r6, r2, r6
   3cc18:	sub	r6, r6, r3
   3cc1c:	b	3c8d4 <fputs@plt+0x2b830>
   3cc20:	add	ip, r2, #1
   3cc24:	ldr	lr, [r5, r3, lsl #3]
   3cc28:	add	r0, r5, r3, lsl #3
   3cc2c:	mul	r3, r9, r3
   3cc30:	ldr	sl, [r5, ip, lsl #2]
   3cc34:	cmp	lr, sl
   3cc38:	movhi	r2, ip
   3cc3c:	ldr	ip, [r0, r3]
   3cc40:	ldr	sl, [r5, r2, lsl #2]
   3cc44:	cmp	ip, sl
   3cc48:	bcc	3c914 <fputs@plt+0x2b870>
   3cc4c:	str	sl, [r0, r3]
   3cc50:	mov	r3, r2
   3cc54:	str	ip, [r5, r2, lsl #2]
   3cc58:	b	3c904 <fputs@plt+0x2b860>
   3cc5c:	muleq	r7, r2, lr
   3cc60:	muleq	r7, ip, lr
   3cc64:	andeq	r5, r7, r2, asr #29
   3cc68:	andeq	r5, r7, r8, ror #29
   3cc6c:	andeq	r5, r7, r2, lsl #30
   3cc70:	andeq	r5, r7, r5, lsl #31
   3cc74:	andeq	r5, r7, sl, lsr #31
   3cc78:	andeq	r5, r7, lr, lsl pc
   3cc7c:	andeq	r5, r7, ip, lsr pc
   3cc80:	andeq	r5, r7, r4, asr pc
   3cc84:	andeq	r5, r7, ip, ror #30
   3cc88:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3cc8c:	mov	r4, r3
   3cc90:	ldr	r3, [r0, #44]	; 0x2c
   3cc94:	cmp	r1, r3
   3cc98:	bls	3ccbc <fputs@plt+0x2bc18>
   3cc9c:	movw	r0, #57791	; 0xe1bf
   3cca0:	bl	2d494 <fputs@plt+0x1c3f0>
   3cca4:	mov	r6, r0
   3cca8:	cmp	r4, #0
   3ccac:	bne	3cd60 <fputs@plt+0x2bcbc>
   3ccb0:	mov	r0, r6
   3ccb4:	add	sp, sp, #8
   3ccb8:	pop	{r4, r5, r6, r7, r8, pc}
   3ccbc:	mov	r7, r0
   3ccc0:	mov	r5, r2
   3ccc4:	ldr	r0, [r0]
   3ccc8:	add	r2, sp, #4
   3cccc:	mov	r8, r1
   3ccd0:	ldr	r3, [sp, #32]
   3ccd4:	bl	3bd20 <fputs@plt+0x2ac7c>
   3ccd8:	subs	r6, r0, #0
   3ccdc:	bne	3cca8 <fputs@plt+0x2bc04>
   3cce0:	ldr	r0, [sp, #4]
   3cce4:	ldr	r3, [r0, #8]
   3cce8:	str	r3, [r5]
   3ccec:	ldrb	r3, [r3]
   3ccf0:	cmp	r3, #0
   3ccf4:	bne	3cd24 <fputs@plt+0x2bc80>
   3ccf8:	mov	r2, r7
   3ccfc:	mov	r1, r8
   3cd00:	bl	14260 <fputs@plt+0x31bc>
   3cd04:	ldr	r0, [r5]
   3cd08:	bl	2d848 <fputs@plt+0x1c7a4>
   3cd0c:	subs	r7, r0, #0
   3cd10:	beq	3cd24 <fputs@plt+0x2bc80>
   3cd14:	ldr	r0, [r5]
   3cd18:	mov	r6, r7
   3cd1c:	bl	3ba38 <fputs@plt+0x2a994>
   3cd20:	b	3cca8 <fputs@plt+0x2bc04>
   3cd24:	cmp	r4, #0
   3cd28:	beq	3ccb0 <fputs@plt+0x2bc0c>
   3cd2c:	ldr	r3, [r5]
   3cd30:	ldrh	r2, [r3, #18]
   3cd34:	cmp	r2, #0
   3cd38:	beq	3cd4c <fputs@plt+0x2bca8>
   3cd3c:	ldrb	r2, [r3, #2]
   3cd40:	ldrb	r3, [r4, #69]	; 0x45
   3cd44:	cmp	r2, r3
   3cd48:	beq	3ccb0 <fputs@plt+0x2bc0c>
   3cd4c:	movw	r0, #57813	; 0xe1d5
   3cd50:	bl	2d494 <fputs@plt+0x1c3f0>
   3cd54:	mov	r6, r0
   3cd58:	ldr	r0, [r5]
   3cd5c:	bl	3ba38 <fputs@plt+0x2a994>
   3cd60:	ldrb	r3, [r4, #68]	; 0x44
   3cd64:	sub	r3, r3, #1
   3cd68:	strb	r3, [r4, #68]	; 0x44
   3cd6c:	b	3ccb0 <fputs@plt+0x2bc0c>
   3cd70:	push	{r0, r1, r2, lr}
   3cd74:	ldrsb	r2, [r0, #68]	; 0x44
   3cd78:	cmp	r2, #18
   3cd7c:	ble	3cd90 <fputs@plt+0x2bcec>
   3cd80:	movw	r0, #60571	; 0xec9b
   3cd84:	add	sp, sp, #12
   3cd88:	pop	{lr}		; (ldr lr, [sp], #4)
   3cd8c:	b	2d494 <fputs@plt+0x1c3f0>
   3cd90:	ldrb	ip, [r0, #64]	; 0x40
   3cd94:	mov	r3, r0
   3cd98:	add	r2, r2, #1
   3cd9c:	sxtb	r2, r2
   3cda0:	mov	lr, #0
   3cda4:	ldr	r0, [r0, #4]
   3cda8:	strh	lr, [r3, #34]	; 0x22
   3cdac:	strb	r2, [r3, #68]	; 0x44
   3cdb0:	bic	ip, ip, #6
   3cdb4:	strb	ip, [r3, #64]	; 0x40
   3cdb8:	add	ip, r2, #40	; 0x28
   3cdbc:	add	r2, r2, #30
   3cdc0:	lsl	ip, ip, #1
   3cdc4:	add	r2, r3, r2, lsl #2
   3cdc8:	strh	lr, [r3, ip]
   3cdcc:	ldrb	ip, [r3, #65]	; 0x41
   3cdd0:	str	ip, [sp]
   3cdd4:	bl	3cc88 <fputs@plt+0x2bbe4>
   3cdd8:	add	sp, sp, #12
   3cddc:	pop	{pc}		; (ldr pc, [sp], #4)
   3cde0:	push	{r4, lr}
   3cde4:	mov	r4, r0
   3cde8:	ldrsb	r3, [r4, #68]	; 0x44
   3cdec:	add	r2, r3, #30
   3cdf0:	add	r3, r3, #40	; 0x28
   3cdf4:	ldr	r1, [r4, r2, lsl #2]
   3cdf8:	ldrb	r0, [r1, #4]
   3cdfc:	ldrh	r2, [r1, #18]
   3ce00:	cmp	r0, #0
   3ce04:	beq	3ce1c <fputs@plt+0x2bd78>
   3ce08:	lsl	r3, r3, #1
   3ce0c:	sub	r2, r2, #1
   3ce10:	mov	r0, #0
   3ce14:	strh	r2, [r4, r3]
   3ce18:	pop	{r4, pc}
   3ce1c:	ldrb	r0, [r1, #5]
   3ce20:	lsl	r3, r3, #1
   3ce24:	ldr	r1, [r1, #56]	; 0x38
   3ce28:	add	r1, r1, r0
   3ce2c:	mov	r0, r4
   3ce30:	ldr	r1, [r1, #8]
   3ce34:	strh	r2, [r4, r3]
   3ce38:	rev	r1, r1
   3ce3c:	bl	3cd70 <fputs@plt+0x2bccc>
   3ce40:	cmp	r0, #0
   3ce44:	beq	3cde8 <fputs@plt+0x2bd44>
   3ce48:	pop	{r4, pc}
   3ce4c:	push	{r4, lr}
   3ce50:	mov	r4, r0
   3ce54:	ldrsb	r2, [r4, #68]	; 0x44
   3ce58:	add	r3, r2, #30
   3ce5c:	ldr	r3, [r4, r3, lsl #2]
   3ce60:	ldrb	r1, [r3, #4]
   3ce64:	cmp	r1, #0
   3ce68:	beq	3ce74 <fputs@plt+0x2bdd0>
   3ce6c:	mov	r0, #0
   3ce70:	pop	{r4, pc}
   3ce74:	add	r2, r4, r2, lsl #1
   3ce78:	ldr	r1, [r3, #64]	; 0x40
   3ce7c:	mov	r0, r4
   3ce80:	ldrh	r2, [r2, #80]	; 0x50
   3ce84:	lsl	r2, r2, #1
   3ce88:	ldrh	r2, [r1, r2]
   3ce8c:	rev16	r1, r2
   3ce90:	ldrh	r2, [r3, #20]
   3ce94:	ldr	r3, [r3, #56]	; 0x38
   3ce98:	and	r2, r2, r1
   3ce9c:	ldr	r1, [r3, r2]
   3cea0:	rev	r1, r1
   3cea4:	bl	3cd70 <fputs@plt+0x2bccc>
   3cea8:	cmp	r0, #0
   3ceac:	beq	3ce54 <fputs@plt+0x2bdb0>
   3ceb0:	pop	{r4, pc}
   3ceb4:	push	{r0, r1, r4, lr}
   3ceb8:	mov	r4, r0
   3cebc:	ldrb	r3, [r0, #66]	; 0x42
   3cec0:	cmp	r3, #2
   3cec4:	bls	3cee8 <fputs@plt+0x2be44>
   3cec8:	cmp	r3, #4
   3cecc:	ldreq	r0, [r0, #60]	; 0x3c
   3ced0:	beq	3cf08 <fputs@plt+0x2be64>
   3ced4:	ldr	r0, [r4, #48]	; 0x30
   3ced8:	bl	177ec <fputs@plt+0x6748>
   3cedc:	mov	r3, #0
   3cee0:	str	r3, [r4, #48]	; 0x30
   3cee4:	strb	r3, [r4, #66]	; 0x42
   3cee8:	ldrsb	r3, [r4, #68]	; 0x44
   3ceec:	cmp	r3, #0
   3cef0:	bge	3cf28 <fputs@plt+0x2be84>
   3cef4:	ldr	r1, [r4, #52]	; 0x34
   3cef8:	cmp	r1, #0
   3cefc:	bne	3cf6c <fputs@plt+0x2bec8>
   3cf00:	mov	r0, #0
   3cf04:	strb	r0, [r4, #66]	; 0x42
   3cf08:	add	sp, sp, #8
   3cf0c:	pop	{r4, pc}
   3cf10:	sub	r2, r3, #1
   3cf14:	add	r3, r3, #30
   3cf18:	strb	r2, [r4, #68]	; 0x44
   3cf1c:	ldr	r3, [r4, r3, lsl #2]
   3cf20:	ldr	r0, [r3, #72]	; 0x48
   3cf24:	bl	3b8f8 <fputs@plt+0x2a854>
   3cf28:	ldrsb	r3, [r4, #68]	; 0x44
   3cf2c:	cmp	r3, #0
   3cf30:	bne	3cf10 <fputs@plt+0x2be6c>
   3cf34:	ldr	r3, [r4, #120]	; 0x78
   3cf38:	ldrb	r2, [r3]
   3cf3c:	cmp	r2, #0
   3cf40:	beq	3cf5c <fputs@plt+0x2beb8>
   3cf44:	ldr	r2, [r4, #72]	; 0x48
   3cf48:	ldrb	r1, [r3, #2]
   3cf4c:	clz	r2, r2
   3cf50:	lsr	r2, r2, #5
   3cf54:	cmp	r2, r1
   3cf58:	beq	3cfa8 <fputs@plt+0x2bf04>
   3cf5c:	movw	r0, #60698	; 0xed1a
   3cf60:	add	sp, sp, #8
   3cf64:	pop	{r4, lr}
   3cf68:	b	2d494 <fputs@plt+0x1c3f0>
   3cf6c:	mov	r2, r4
   3cf70:	ldrb	r3, [r4, #65]	; 0x41
   3cf74:	ldr	r0, [r2], #120	; 0x78
   3cf78:	str	r3, [sp]
   3cf7c:	mov	r3, #0
   3cf80:	ldr	r0, [r0, #4]
   3cf84:	bl	3cc88 <fputs@plt+0x2bbe4>
   3cf88:	cmp	r0, #0
   3cf8c:	movne	r3, #0
   3cf90:	bne	3cfd0 <fputs@plt+0x2bf2c>
   3cf94:	ldr	r3, [r4, #120]	; 0x78
   3cf98:	strb	r0, [r4, #68]	; 0x44
   3cf9c:	ldrb	r3, [r3, #2]
   3cfa0:	strb	r3, [r4, #69]	; 0x45
   3cfa4:	b	3cf34 <fputs@plt+0x2be90>
   3cfa8:	ldrb	r2, [r4, #64]	; 0x40
   3cfac:	mov	r0, #0
   3cfb0:	strh	r0, [r4, #34]	; 0x22
   3cfb4:	strh	r0, [r4, #80]	; 0x50
   3cfb8:	bic	r2, r2, #14
   3cfbc:	strb	r2, [r4, #64]	; 0x40
   3cfc0:	ldrh	r2, [r3, #18]
   3cfc4:	cmp	r2, r0
   3cfc8:	beq	3cfd8 <fputs@plt+0x2bf34>
   3cfcc:	mov	r3, #1
   3cfd0:	strb	r3, [r4, #66]	; 0x42
   3cfd4:	b	3cf08 <fputs@plt+0x2be64>
   3cfd8:	ldrb	r2, [r3, #4]
   3cfdc:	cmp	r2, #0
   3cfe0:	bne	3cf00 <fputs@plt+0x2be5c>
   3cfe4:	ldr	r2, [r3, #84]	; 0x54
   3cfe8:	cmp	r2, #1
   3cfec:	movwne	r0, #60709	; 0xed25
   3cff0:	bne	3cf60 <fputs@plt+0x2bebc>
   3cff4:	ldrb	r1, [r3, #5]
   3cff8:	mov	r0, r4
   3cffc:	ldr	r3, [r3, #56]	; 0x38
   3d000:	add	r3, r3, r1
   3d004:	ldr	r1, [r3, #8]
   3d008:	strb	r2, [r4, #66]	; 0x42
   3d00c:	rev	r1, r1
   3d010:	add	sp, sp, #8
   3d014:	pop	{r4, lr}
   3d018:	b	3cd70 <fputs@plt+0x2bccc>
   3d01c:	ldrb	r3, [r0, #66]	; 0x42
   3d020:	cmp	r3, #1
   3d024:	bne	3d034 <fputs@plt+0x2bf90>
   3d028:	ldrb	r3, [r0, #64]	; 0x40
   3d02c:	tst	r3, #8
   3d030:	bne	3d088 <fputs@plt+0x2bfe4>
   3d034:	push	{r4, r5, r6, lr}
   3d038:	mov	r5, r1
   3d03c:	mov	r4, r0
   3d040:	bl	3ceb4 <fputs@plt+0x2be10>
   3d044:	cmp	r0, #0
   3d048:	popne	{r4, r5, r6, pc}
   3d04c:	ldrb	r3, [r4, #66]	; 0x42
   3d050:	cmp	r3, #0
   3d054:	bne	3d064 <fputs@plt+0x2bfc0>
   3d058:	mov	r3, #1
   3d05c:	str	r3, [r5]
   3d060:	pop	{r4, r5, r6, pc}
   3d064:	str	r0, [r5]
   3d068:	mov	r0, r4
   3d06c:	bl	3cde0 <fputs@plt+0x2bd3c>
   3d070:	ldrb	r3, [r4, #64]	; 0x40
   3d074:	cmp	r0, #0
   3d078:	orreq	r3, r3, #8
   3d07c:	bicne	r3, r3, #8
   3d080:	strb	r3, [r4, #64]	; 0x40
   3d084:	pop	{r4, r5, r6, pc}
   3d088:	mov	r0, #0
   3d08c:	bx	lr
   3d090:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d094:	cmp	r3, #0
   3d098:	sub	sp, sp, #148	; 0x94
   3d09c:	mov	r9, r0
   3d0a0:	str	r3, [sp, #32]
   3d0a4:	movne	r3, #0
   3d0a8:	str	r2, [sp, #48]	; 0x30
   3d0ac:	addne	r2, sp, #84	; 0x54
   3d0b0:	str	r1, [sp, #84]	; 0x54
   3d0b4:	bne	3d0d8 <fputs@plt+0x2c034>
   3d0b8:	mov	r3, #1
   3d0bc:	b	3d0e4 <fputs@plt+0x2c040>
   3d0c0:	ldr	r0, [r1, #20]
   3d0c4:	ldr	ip, [sp, #48]	; 0x30
   3d0c8:	cmp	r0, ip
   3d0cc:	addls	r2, r1, #12
   3d0d0:	ldr	r1, [r1, #12]
   3d0d4:	addls	r3, r3, #1
   3d0d8:	cmp	r1, #0
   3d0dc:	str	r1, [r2]
   3d0e0:	bne	3d0c0 <fputs@plt+0x2c01c>
   3d0e4:	ldr	r2, [r9, #200]	; 0xc8
   3d0e8:	ldr	sl, [sp, #84]	; 0x54
   3d0ec:	add	r3, r2, r3
   3d0f0:	str	r3, [r9, #200]	; 0xc8
   3d0f4:	ldr	r3, [sl, #20]
   3d0f8:	cmp	r3, #1
   3d0fc:	bne	3d108 <fputs@plt+0x2c064>
   3d100:	mov	r0, sl
   3d104:	bl	16ff8 <fputs@plt+0x5f54>
   3d108:	ldr	r3, [r9, #160]	; 0xa0
   3d10c:	mov	r2, #48	; 0x30
   3d110:	ldr	r4, [r9, #216]	; 0xd8
   3d114:	str	r3, [sp, #28]
   3d118:	ldrb	r3, [r9, #11]
   3d11c:	add	r0, r4, #52	; 0x34
   3d120:	str	r3, [sp, #36]	; 0x24
   3d124:	ldr	r3, [r4, #32]
   3d128:	ldr	r5, [r3]
   3d12c:	mov	r1, r5
   3d130:	bl	10e10 <memcmp@plt>
   3d134:	subs	r6, r0, #0
   3d138:	ldrsh	r3, [r4, #40]	; 0x28
   3d13c:	ldrne	r6, [r5, #16]
   3d140:	addne	r6, r6, #1
   3d144:	cmp	r3, #0
   3d148:	beq	3d538 <fputs@plt+0x2c494>
   3d14c:	ldr	fp, [r4, #68]	; 0x44
   3d150:	cmp	fp, #0
   3d154:	beq	3d5e0 <fputs@plt+0x2c53c>
   3d158:	ldr	r3, [r4, #8]
   3d15c:	mov	r2, #0
   3d160:	mov	r8, sl
   3d164:	str	r4, [sp, #88]	; 0x58
   3d168:	str	r3, [sp, #92]	; 0x5c
   3d16c:	mov	r3, #0
   3d170:	strd	r2, [sp, #96]	; 0x60
   3d174:	ldr	r3, [sp, #36]	; 0x24
   3d178:	str	r3, [sp, #104]	; 0x68
   3d17c:	ldr	r3, [sp, #28]
   3d180:	str	r3, [sp, #108]	; 0x6c
   3d184:	add	r3, r3, #24
   3d188:	mov	r2, r3
   3d18c:	str	r3, [sp, #64]	; 0x40
   3d190:	asr	r3, r3, #31
   3d194:	strd	r2, [sp, #16]
   3d198:	ldr	r1, [sp, #20]
   3d19c:	ldr	r3, [sp, #64]	; 0x40
   3d1a0:	umull	r2, r3, fp, r3
   3d1a4:	mla	r3, fp, r1, r3
   3d1a8:	adds	r1, r2, #32
   3d1ac:	str	r1, [sp, #8]
   3d1b0:	adc	r3, r3, #0
   3d1b4:	str	r3, [sp, #12]
   3d1b8:	mov	r3, #0
   3d1bc:	str	r3, [sp, #52]	; 0x34
   3d1c0:	ldr	r3, [sp, #32]
   3d1c4:	eor	r7, r3, #1
   3d1c8:	and	r7, r7, #1
   3d1cc:	cmp	r6, #0
   3d1d0:	beq	3d6d0 <fputs@plt+0x2c62c>
   3d1d4:	ldr	r3, [r8, #12]
   3d1d8:	cmp	r3, #0
   3d1dc:	moveq	r3, r7
   3d1e0:	movne	r3, #1
   3d1e4:	cmp	r3, #0
   3d1e8:	beq	3d6d0 <fputs@plt+0x2c62c>
   3d1ec:	mov	r3, #0
   3d1f0:	add	r2, sp, #112	; 0x70
   3d1f4:	mov	r0, r4
   3d1f8:	str	r3, [sp, #112]	; 0x70
   3d1fc:	ldr	r1, [r8, #20]
   3d200:	bl	38124 <fputs@plt+0x27080>
   3d204:	ldr	r1, [sp, #112]	; 0x70
   3d208:	cmp	r6, r1
   3d20c:	bhi	3d6d0 <fputs@plt+0x2c62c>
   3d210:	ldr	r3, [sp, #16]
   3d214:	sub	r0, r1, #1
   3d218:	ldr	ip, [r4, #104]	; 0x68
   3d21c:	umull	r2, r3, r0, r3
   3d220:	strd	r2, [sp, #40]	; 0x28
   3d224:	ldr	r3, [sp, #20]
   3d228:	ldr	r2, [sp, #44]	; 0x2c
   3d22c:	mla	r3, r0, r3, r2
   3d230:	str	r3, [sp, #44]	; 0x2c
   3d234:	ldr	r3, [sp, #40]	; 0x28
   3d238:	adds	r2, r3, #56	; 0x38
   3d23c:	ldr	r3, [sp, #44]	; 0x2c
   3d240:	adc	r0, r3, #0
   3d244:	clz	r3, ip
   3d248:	lsr	r3, r3, #5
   3d24c:	cmp	r1, ip
   3d250:	orrcc	r3, r3, #1
   3d254:	cmp	r3, #0
   3d258:	strne	r1, [r4, #104]	; 0x68
   3d25c:	str	r2, [sp]
   3d260:	str	r0, [sp, #4]
   3d264:	ldr	r1, [r8, #4]
   3d268:	ldr	r0, [r4, #8]
   3d26c:	ldr	r2, [sp, #28]
   3d270:	bl	12014 <fputs@plt+0xf70>
   3d274:	subs	r5, r0, #0
   3d278:	bne	3d5d4 <fputs@plt+0x2c530>
   3d27c:	ldrh	r3, [r8, #24]
   3d280:	bic	r3, r3, #128	; 0x80
   3d284:	strh	r3, [r8, #24]
   3d288:	ldr	r8, [r8, #12]
   3d28c:	cmp	r8, #0
   3d290:	bne	3d1cc <fputs@plt+0x2c128>
   3d294:	ldr	r3, [sp, #32]
   3d298:	cmp	r3, #0
   3d29c:	beq	3d840 <fputs@plt+0x2c79c>
   3d2a0:	ldr	r3, [r4, #104]	; 0x68
   3d2a4:	cmp	r3, #0
   3d2a8:	beq	3d374 <fputs@plt+0x2c2d0>
   3d2ac:	ldr	r7, [r4, #36]	; 0x24
   3d2b0:	add	r7, r7, #24
   3d2b4:	mov	r0, r7
   3d2b8:	bl	247cc <fputs@plt+0x13728>
   3d2bc:	subs	r6, r0, #0
   3d2c0:	moveq	r5, #7
   3d2c4:	beq	3d5d4 <fputs@plt+0x2c530>
   3d2c8:	ldr	ip, [r4, #104]	; 0x68
   3d2cc:	cmp	ip, #1
   3d2d0:	moveq	r2, #24
   3d2d4:	moveq	r3, #0
   3d2d8:	beq	3d308 <fputs@plt+0x2c264>
   3d2dc:	sub	ip, ip, #2
   3d2e0:	asr	r1, r7, #31
   3d2e4:	umull	r2, r3, ip, r7
   3d2e8:	strd	r2, [sp, #40]	; 0x28
   3d2ec:	ldr	r3, [sp, #44]	; 0x2c
   3d2f0:	mla	r3, ip, r1, r3
   3d2f4:	str	r3, [sp, #44]	; 0x2c
   3d2f8:	ldr	r3, [sp, #40]	; 0x28
   3d2fc:	adds	r2, r3, #48	; 0x30
   3d300:	ldr	r3, [sp, #44]	; 0x2c
   3d304:	adc	r3, r3, #0
   3d308:	mov	r1, r6
   3d30c:	strd	r2, [sp]
   3d310:	mov	r2, #8
   3d314:	ldr	r0, [r4, #8]
   3d318:	bl	12008 <fputs@plt+0xf64>
   3d31c:	ldr	r3, [r6]
   3d320:	mov	r2, r7
   3d324:	mov	r5, r0
   3d328:	ldr	r8, [r4, #104]	; 0x68
   3d32c:	rev	r3, r3
   3d330:	str	r3, [r4, #76]	; 0x4c
   3d334:	ldr	r3, [r6, #4]
   3d338:	rev	r3, r3
   3d33c:	str	r3, [r4, #80]	; 0x50
   3d340:	mov	r3, #0
   3d344:	str	r3, [r4, #104]	; 0x68
   3d348:	asr	r3, r7, #31
   3d34c:	strd	r2, [sp, #72]	; 0x48
   3d350:	add	r3, r6, #24
   3d354:	str	r3, [sp, #80]	; 0x50
   3d358:	cmp	fp, r8
   3d35c:	cmpcs	r5, #0
   3d360:	beq	3d748 <fputs@plt+0x2c6a4>
   3d364:	mov	r0, r6
   3d368:	bl	177ec <fputs@plt+0x6748>
   3d36c:	cmp	r5, #0
   3d370:	bne	3d5d4 <fputs@plt+0x2c530>
   3d374:	ldr	r3, [sp, #36]	; 0x24
   3d378:	ands	r6, r3, #32
   3d37c:	beq	3d414 <fputs@plt+0x2c370>
   3d380:	ldrb	r6, [r4, #49]	; 0x31
   3d384:	cmp	r6, #0
   3d388:	beq	3d828 <fputs@plt+0x2c784>
   3d38c:	ldr	r0, [r4, #8]
   3d390:	ldr	r3, [r0]
   3d394:	ldr	r3, [r3, #44]	; 0x2c
   3d398:	cmp	r3, #0
   3d39c:	moveq	r5, #4096	; 0x1000
   3d3a0:	beq	3d3c0 <fputs@plt+0x2c31c>
   3d3a4:	blx	r3
   3d3a8:	cmp	r0, #31
   3d3ac:	movle	r5, #512	; 0x200
   3d3b0:	ble	3d3c0 <fputs@plt+0x2c31c>
   3d3b4:	cmp	r0, #65536	; 0x10000
   3d3b8:	movlt	r5, r0
   3d3bc:	movge	r5, #65536	; 0x10000
   3d3c0:	ldr	r3, [sp, #8]
   3d3c4:	asr	r7, r5, #31
   3d3c8:	mov	r2, r5
   3d3cc:	mov	r6, #0
   3d3d0:	adds	r0, r5, r3
   3d3d4:	ldr	r3, [sp, #12]
   3d3d8:	adc	r1, r7, r3
   3d3dc:	subs	r0, r0, #1
   3d3e0:	mov	r3, r7
   3d3e4:	sbc	r1, r1, #0
   3d3e8:	bl	6eed8 <fputs@plt+0x5de34>
   3d3ec:	mul	r3, r0, r7
   3d3f0:	mla	r3, r5, r1, r3
   3d3f4:	umull	r0, r1, r0, r5
   3d3f8:	add	r1, r3, r1
   3d3fc:	strd	r0, [sp, #96]	; 0x60
   3d400:	ldrd	r0, [sp, #8]
   3d404:	ldrd	r2, [sp, #96]	; 0x60
   3d408:	cmp	r0, r2
   3d40c:	sbcs	r3, r1, r3
   3d410:	blt	3d7e0 <fputs@plt+0x2c73c>
   3d414:	mov	r5, #0
   3d418:	ldrb	r3, [r4, #47]	; 0x2f
   3d41c:	cmp	r3, #0
   3d420:	beq	3d49c <fputs@plt+0x2c3f8>
   3d424:	ldrd	r2, [r4, #16]
   3d428:	cmp	r2, #0
   3d42c:	sbcs	r1, r3, #0
   3d430:	blt	3d49c <fputs@plt+0x2c3f8>
   3d434:	ldr	r1, [sp, #64]	; 0x40
   3d438:	add	ip, r6, fp
   3d43c:	umull	r0, r1, ip, r1
   3d440:	strd	r0, [sp, #8]
   3d444:	ldr	r0, [sp, #12]
   3d448:	ldr	r1, [sp, #20]
   3d44c:	mla	r1, ip, r1, r0
   3d450:	str	r1, [sp, #12]
   3d454:	ldr	r1, [sp, #8]
   3d458:	adds	r1, r1, #31
   3d45c:	str	r1, [sp, #56]	; 0x38
   3d460:	ldr	r1, [sp, #12]
   3d464:	adc	r1, r1, #0
   3d468:	str	r1, [sp, #60]	; 0x3c
   3d46c:	ldrd	r0, [sp, #56]	; 0x38
   3d470:	cmp	r0, r2
   3d474:	sbcs	r1, r1, r3
   3d478:	blt	3d48c <fputs@plt+0x2c3e8>
   3d47c:	ldr	r1, [sp, #8]
   3d480:	adds	r2, r1, #32
   3d484:	ldr	r1, [sp, #12]
   3d488:	adc	r3, r1, #0
   3d48c:	mov	r0, r4
   3d490:	bl	2ca84 <fputs@plt+0x1b9e0>
   3d494:	mov	r3, #0
   3d498:	strb	r3, [r4, #47]	; 0x2f
   3d49c:	ldr	r7, [r4, #68]	; 0x44
   3d4a0:	mov	r8, sl
   3d4a4:	clz	r3, r5
   3d4a8:	cmp	r8, #0
   3d4ac:	lsr	r3, r3, #5
   3d4b0:	moveq	r3, #0
   3d4b4:	cmp	r3, #0
   3d4b8:	bne	3d84c <fputs@plt+0x2c7a8>
   3d4bc:	add	r6, r6, r7
   3d4c0:	sub	r3, r6, r7
   3d4c4:	cmp	r3, #0
   3d4c8:	movle	r3, #0
   3d4cc:	movgt	r3, #1
   3d4d0:	cmp	r5, #0
   3d4d4:	movne	r3, #0
   3d4d8:	cmp	r3, #0
   3d4dc:	bne	3d878 <fputs@plt+0x2c7d4>
   3d4e0:	cmp	r5, #0
   3d4e4:	bne	3d5d4 <fputs@plt+0x2c530>
   3d4e8:	ldr	r3, [sp, #28]
   3d4ec:	str	r7, [r4, #68]	; 0x44
   3d4f0:	ldr	r2, [sp, #28]
   3d4f4:	bic	r3, r3, #255	; 0xff
   3d4f8:	orr	r3, r3, r2, asr #16
   3d4fc:	strh	r3, [r4, #66]	; 0x42
   3d500:	ldr	r3, [sp, #32]
   3d504:	cmp	r3, #0
   3d508:	beq	3d52c <fputs@plt+0x2c488>
   3d50c:	ldr	r3, [r4, #60]	; 0x3c
   3d510:	mov	r0, r4
   3d514:	add	r3, r3, #1
   3d518:	str	r3, [r4, #60]	; 0x3c
   3d51c:	ldr	r3, [sp, #48]	; 0x30
   3d520:	str	r3, [r4, #72]	; 0x48
   3d524:	bl	16060 <fputs@plt+0x4fbc>
   3d528:	str	r7, [r4, #12]
   3d52c:	ldr	r3, [r9, #96]	; 0x60
   3d530:	cmp	r3, #0
   3d534:	b	3d8b8 <fputs@plt+0x2c814>
   3d538:	ldr	r3, [r5, #96]	; 0x60
   3d53c:	cmp	r3, #0
   3d540:	beq	3d584 <fputs@plt+0x2c4e0>
   3d544:	add	r1, sp, #112	; 0x70
   3d548:	mov	r0, #4
   3d54c:	bl	3972c <fputs@plt+0x28688>
   3d550:	mov	r2, #4
   3d554:	mov	r0, r4
   3d558:	mov	r1, r2
   3d55c:	bl	1850c <fputs@plt+0x7468>
   3d560:	subs	r5, r0, #0
   3d564:	bne	3d5cc <fputs@plt+0x2c528>
   3d568:	mov	r0, r4
   3d56c:	ldr	r1, [sp, #112]	; 0x70
   3d570:	bl	17030 <fputs@plt+0x5f8c>
   3d574:	mov	r2, #4
   3d578:	mov	r0, r4
   3d57c:	mov	r1, r2
   3d580:	bl	18584 <fputs@plt+0x74e0>
   3d584:	mov	r1, #3
   3d588:	mov	r0, r4
   3d58c:	bl	184f0 <fputs@plt+0x744c>
   3d590:	mov	r7, #0
   3d594:	mvn	r3, #0
   3d598:	strh	r3, [r4, #40]	; 0x28
   3d59c:	add	r7, r7, #1
   3d5a0:	mov	r2, #1
   3d5a4:	mov	r3, r7
   3d5a8:	add	r1, sp, #112	; 0x70
   3d5ac:	mov	r0, r4
   3d5b0:	bl	388bc <fputs@plt+0x27818>
   3d5b4:	cmn	r0, #1
   3d5b8:	mov	r5, r0
   3d5bc:	beq	3d59c <fputs@plt+0x2c4f8>
   3d5c0:	cmp	r0, #0
   3d5c4:	bne	3d5d4 <fputs@plt+0x2c530>
   3d5c8:	b	3d14c <fputs@plt+0x2c0a8>
   3d5cc:	cmp	r5, #5
   3d5d0:	beq	3d584 <fputs@plt+0x2c4e0>
   3d5d4:	mov	r0, r5
   3d5d8:	add	sp, sp, #148	; 0x94
   3d5dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d5e0:	ldr	r3, [pc, #728]	; 3d8c0 <fputs@plt+0x2c81c>
   3d5e4:	add	r5, r4, #84	; 0x54
   3d5e8:	str	r3, [sp, #112]	; 0x70
   3d5ec:	ldr	r3, [pc, #720]	; 3d8c4 <fputs@plt+0x2c820>
   3d5f0:	str	r3, [sp, #116]	; 0x74
   3d5f4:	ldr	r3, [sp, #28]
   3d5f8:	rev	r3, r3
   3d5fc:	str	r3, [sp, #120]	; 0x78
   3d600:	ldr	r3, [r4, #112]	; 0x70
   3d604:	rev	r2, r3
   3d608:	cmp	r3, #0
   3d60c:	str	r2, [sp, #124]	; 0x7c
   3d610:	bne	3d620 <fputs@plt+0x2c57c>
   3d614:	mov	r1, r5
   3d618:	mov	r0, #8
   3d61c:	bl	3972c <fputs@plt+0x28688>
   3d620:	ldr	r0, [r5]
   3d624:	add	r3, sp, #128	; 0x80
   3d628:	mov	r2, #24
   3d62c:	ldr	r1, [r5, #4]
   3d630:	stmia	r3!, {r0, r1}
   3d634:	add	r3, sp, #88	; 0x58
   3d638:	add	r1, sp, #112	; 0x70
   3d63c:	mov	r0, #1
   3d640:	str	r3, [sp]
   3d644:	mov	r3, #0
   3d648:	bl	13be8 <fputs@plt+0x2b44>
   3d64c:	ldr	r2, [sp, #88]	; 0x58
   3d650:	rev	r3, r2
   3d654:	str	r3, [sp, #136]	; 0x88
   3d658:	ldr	r3, [sp, #92]	; 0x5c
   3d65c:	rev	r1, r3
   3d660:	str	r1, [sp, #140]	; 0x8c
   3d664:	ldr	r1, [sp, #28]
   3d668:	strd	r2, [r4, #76]	; 0x4c
   3d66c:	mov	r3, #1
   3d670:	mov	r2, #0
   3d674:	str	r1, [r4, #36]	; 0x24
   3d678:	mov	r1, #0
   3d67c:	strb	r3, [r4, #47]	; 0x2f
   3d680:	mov	r3, #0
   3d684:	strb	r1, [r4, #65]	; 0x41
   3d688:	add	r1, sp, #112	; 0x70
   3d68c:	strd	r2, [sp]
   3d690:	mov	r2, #32
   3d694:	ldr	r0, [r4, #8]
   3d698:	bl	12014 <fputs@plt+0xf70>
   3d69c:	subs	r5, r0, #0
   3d6a0:	bne	3d5d4 <fputs@plt+0x2c530>
   3d6a4:	ldrb	r3, [r4, #48]	; 0x30
   3d6a8:	ldr	r2, [sp, #36]	; 0x24
   3d6ac:	cmp	r3, #0
   3d6b0:	cmpne	r2, #0
   3d6b4:	beq	3d158 <fputs@plt+0x2c0b4>
   3d6b8:	and	r1, r2, #19
   3d6bc:	ldr	r0, [r4, #8]
   3d6c0:	bl	1202c <fputs@plt+0xf88>
   3d6c4:	subs	r5, r0, #0
   3d6c8:	beq	3d158 <fputs@plt+0x2c0b4>
   3d6cc:	b	3d5d4 <fputs@plt+0x2c530>
   3d6d0:	ldr	r3, [sp, #32]
   3d6d4:	add	fp, fp, #1
   3d6d8:	cmp	r3, #0
   3d6dc:	ldreq	r2, [sp, #32]
   3d6e0:	beq	3d6f8 <fputs@plt+0x2c654>
   3d6e4:	ldr	r3, [r8, #12]
   3d6e8:	cmp	r3, #0
   3d6ec:	ldr	r3, [sp, #48]	; 0x30
   3d6f0:	movne	r2, #0
   3d6f4:	moveq	r2, r3
   3d6f8:	ldrd	r0, [sp, #8]
   3d6fc:	strd	r0, [sp]
   3d700:	mov	r1, r8
   3d704:	add	r0, sp, #88	; 0x58
   3d708:	bl	1af88 <fputs@plt+0x9ee4>
   3d70c:	subs	r5, r0, #0
   3d710:	bne	3d5d4 <fputs@plt+0x2c530>
   3d714:	ldr	r3, [sp, #8]
   3d718:	str	r8, [sp, #52]	; 0x34
   3d71c:	ldr	r2, [sp, #16]
   3d720:	adds	r3, r3, r2
   3d724:	ldr	r2, [sp, #20]
   3d728:	str	r3, [sp, #8]
   3d72c:	ldr	r3, [sp, #12]
   3d730:	adc	r3, r3, r2
   3d734:	str	r3, [sp, #12]
   3d738:	ldrh	r3, [r8, #24]
   3d73c:	orr	r3, r3, #128	; 0x80
   3d740:	strh	r3, [r8, #24]
   3d744:	b	3d288 <fputs@plt+0x2c1e4>
   3d748:	sub	r1, r8, #1
   3d74c:	ldr	r0, [sp, #76]	; 0x4c
   3d750:	umull	r2, r3, r1, r7
   3d754:	mla	r3, r1, r0, r3
   3d758:	adds	r1, r2, #32
   3d75c:	mov	r2, r7
   3d760:	str	r1, [sp, #40]	; 0x28
   3d764:	adc	r3, r3, #0
   3d768:	str	r3, [sp, #68]	; 0x44
   3d76c:	mov	r3, r1
   3d770:	mov	r1, r6
   3d774:	str	r3, [sp]
   3d778:	ldr	r3, [sp, #68]	; 0x44
   3d77c:	str	r3, [sp, #4]
   3d780:	ldr	r0, [r4, #8]
   3d784:	bl	12008 <fputs@plt+0xf64>
   3d788:	subs	r5, r0, #0
   3d78c:	bne	3d7d8 <fputs@plt+0x2c734>
   3d790:	ldr	r1, [r6]
   3d794:	add	r3, sp, #112	; 0x70
   3d798:	mov	r0, r4
   3d79c:	ldr	r2, [r6, #4]
   3d7a0:	str	r3, [sp]
   3d7a4:	ldr	r3, [sp, #80]	; 0x50
   3d7a8:	rev	r1, r1
   3d7ac:	rev	r2, r2
   3d7b0:	bl	1aed0 <fputs@plt+0x9e2c>
   3d7b4:	ldr	r3, [sp, #40]	; 0x28
   3d7b8:	mov	r2, #24
   3d7bc:	add	r1, sp, #112	; 0x70
   3d7c0:	str	r3, [sp]
   3d7c4:	ldr	r3, [sp, #68]	; 0x44
   3d7c8:	str	r3, [sp, #4]
   3d7cc:	ldr	r0, [r4, #8]
   3d7d0:	bl	12014 <fputs@plt+0xf70>
   3d7d4:	mov	r5, r0
   3d7d8:	add	r8, r8, #1
   3d7dc:	b	3d358 <fputs@plt+0x2c2b4>
   3d7e0:	ldrd	r2, [sp, #8]
   3d7e4:	add	r0, sp, #88	; 0x58
   3d7e8:	ldr	r1, [sp, #52]	; 0x34
   3d7ec:	strd	r2, [sp]
   3d7f0:	ldr	r2, [sp, #48]	; 0x30
   3d7f4:	bl	1af88 <fputs@plt+0x9ee4>
   3d7f8:	subs	r5, r0, #0
   3d7fc:	bne	3d5d4 <fputs@plt+0x2c530>
   3d800:	ldr	r3, [sp, #8]
   3d804:	add	r6, r6, #1
   3d808:	ldr	r2, [sp, #16]
   3d80c:	adds	r3, r3, r2
   3d810:	ldr	r2, [sp, #20]
   3d814:	str	r3, [sp, #8]
   3d818:	ldr	r3, [sp, #12]
   3d81c:	adc	r3, r3, r2
   3d820:	str	r3, [sp, #12]
   3d824:	b	3d400 <fputs@plt+0x2c35c>
   3d828:	ldr	r3, [sp, #36]	; 0x24
   3d82c:	ldr	r0, [sp, #92]	; 0x5c
   3d830:	and	r1, r3, #19
   3d834:	bl	1202c <fputs@plt+0xf88>
   3d838:	mov	r5, r0
   3d83c:	b	3d418 <fputs@plt+0x2c374>
   3d840:	ldr	r5, [sp, #32]
   3d844:	mov	r6, r5
   3d848:	b	3d49c <fputs@plt+0x2c3f8>
   3d84c:	ldrh	r5, [r8, #24]
   3d850:	ands	r5, r5, #128	; 0x80
   3d854:	beq	3d870 <fputs@plt+0x2c7cc>
   3d858:	add	r7, r7, #1
   3d85c:	mov	r0, r4
   3d860:	ldr	r2, [r8, #20]
   3d864:	mov	r1, r7
   3d868:	bl	382e8 <fputs@plt+0x27244>
   3d86c:	mov	r5, r0
   3d870:	ldr	r8, [r8, #12]
   3d874:	b	3d4a4 <fputs@plt+0x2c400>
   3d878:	ldr	r3, [sp, #52]	; 0x34
   3d87c:	add	r7, r7, #1
   3d880:	mov	r0, r4
   3d884:	mov	r1, r7
   3d888:	ldr	r2, [r3, #20]
   3d88c:	bl	382e8 <fputs@plt+0x27244>
   3d890:	mov	r5, r0
   3d894:	b	3d4c0 <fputs@plt+0x2c41c>
   3d898:	ldr	r0, [r9, #96]	; 0x60
   3d89c:	cmp	r0, #0
   3d8a0:	beq	3d8b0 <fputs@plt+0x2c80c>
   3d8a4:	ldr	r2, [sl, #4]
   3d8a8:	ldr	r1, [sl, #20]
   3d8ac:	bl	3a468 <fputs@plt+0x293c4>
   3d8b0:	ldr	sl, [sl, #12]
   3d8b4:	cmp	sl, #0
   3d8b8:	bne	3d898 <fputs@plt+0x2c7f4>
   3d8bc:	b	3d5d4 <fputs@plt+0x2c530>
   3d8c0:	andhi	r7, r6, #55, 30	; 0xdc
   3d8c4:	stmiane	r2!, {r8, sl, fp, sp}^
   3d8c8:	ldr	r2, [r0, #64]	; 0x40
   3d8cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d8d0:	mov	r5, r1
   3d8d4:	sub	sp, sp, #20
   3d8d8:	mov	r4, r0
   3d8dc:	ldr	r1, [r2]
   3d8e0:	cmp	r1, #0
   3d8e4:	beq	3d9d0 <fputs@plt+0x2c92c>
   3d8e8:	ldr	r1, [r4, #28]
   3d8ec:	ldr	r3, [r4, #40]	; 0x28
   3d8f0:	cmp	r3, r1
   3d8f4:	bcc	3d9f8 <fputs@plt+0x2c954>
   3d8f8:	mov	r7, #0
   3d8fc:	add	fp, r4, #112	; 0x70
   3d900:	adds	r3, r5, #0
   3d904:	movne	r3, #1
   3d908:	cmp	r7, #0
   3d90c:	movne	r3, #0
   3d910:	cmp	r3, #0
   3d914:	beq	3d9ec <fputs@plt+0x2c948>
   3d918:	ldr	r6, [r5, #20]
   3d91c:	ldr	r3, [r4, #28]
   3d920:	cmp	r3, r6
   3d924:	bcc	3da40 <fputs@plt+0x2c99c>
   3d928:	ldrh	r3, [r5, #24]
   3d92c:	tst	r3, #32
   3d930:	bne	3da40 <fputs@plt+0x2c99c>
   3d934:	ldr	r8, [r4, #160]	; 0xa0
   3d938:	sub	r3, r6, #1
   3d93c:	cmp	r6, #1
   3d940:	asr	r1, r8, #31
   3d944:	umull	r8, r9, r3, r8
   3d948:	mla	r9, r3, r1, r9
   3d94c:	bne	3d958 <fputs@plt+0x2c8b4>
   3d950:	mov	r0, r5
   3d954:	bl	16ff8 <fputs@plt+0x5f54>
   3d958:	ldr	sl, [r5, #4]
   3d95c:	ldr	r0, [r4, #64]	; 0x40
   3d960:	ldr	r2, [r4, #160]	; 0xa0
   3d964:	mov	r1, sl
   3d968:	strd	r8, [sp]
   3d96c:	bl	12014 <fputs@plt+0xf70>
   3d970:	cmp	r6, #1
   3d974:	mov	r7, r0
   3d978:	bne	3d998 <fputs@plt+0x2c8f4>
   3d97c:	add	r3, sl, #24
   3d980:	mov	r2, fp
   3d984:	add	sl, sl, #40	; 0x28
   3d988:	ldr	r1, [r3], #4
   3d98c:	cmp	r3, sl
   3d990:	str	r1, [r2], #4
   3d994:	bne	3d988 <fputs@plt+0x2c8e4>
   3d998:	ldr	r3, [r4, #36]	; 0x24
   3d99c:	ldr	r0, [r4, #96]	; 0x60
   3d9a0:	cmp	r3, r6
   3d9a4:	ldr	r3, [r4, #200]	; 0xc8
   3d9a8:	strcc	r6, [r4, #36]	; 0x24
   3d9ac:	cmp	r0, #0
   3d9b0:	add	r3, r3, #1
   3d9b4:	str	r3, [r4, #200]	; 0xc8
   3d9b8:	beq	3d9c8 <fputs@plt+0x2c924>
   3d9bc:	mov	r1, r6
   3d9c0:	ldr	r2, [r5, #4]
   3d9c4:	bl	3a468 <fputs@plt+0x293c4>
   3d9c8:	ldr	r5, [r5, #12]
   3d9cc:	b	3d900 <fputs@plt+0x2c85c>
   3d9d0:	ldr	r3, [r4, #152]	; 0x98
   3d9d4:	ldr	r0, [r0]
   3d9d8:	str	r1, [sp]
   3d9dc:	orr	r3, r3, #30
   3d9e0:	bl	1208c <fputs@plt+0xfe8>
   3d9e4:	subs	r7, r0, #0
   3d9e8:	beq	3d8e8 <fputs@plt+0x2c844>
   3d9ec:	mov	r0, r7
   3d9f0:	add	sp, sp, #20
   3d9f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d9f8:	ldr	r2, [r5, #12]
   3d9fc:	cmp	r2, #0
   3da00:	bne	3da10 <fputs@plt+0x2c96c>
   3da04:	ldr	r2, [r5, #20]
   3da08:	cmp	r3, r2
   3da0c:	bcs	3d8f8 <fputs@plt+0x2c854>
   3da10:	ldr	r0, [r4, #64]	; 0x40
   3da14:	ldr	r2, [r4, #160]	; 0xa0
   3da18:	asr	r7, r2, #31
   3da1c:	umull	r2, r3, r2, r1
   3da20:	mla	r3, r1, r7, r3
   3da24:	mov	r1, #5
   3da28:	strd	r2, [sp, #8]
   3da2c:	add	r2, sp, #8
   3da30:	bl	12050 <fputs@plt+0xfac>
   3da34:	ldr	r3, [r4, #28]
   3da38:	str	r3, [r4, #40]	; 0x28
   3da3c:	b	3d8f8 <fputs@plt+0x2c854>
   3da40:	mov	r7, #0
   3da44:	b	3d9c8 <fputs@plt+0x2c924>
   3da48:	push	{r4, r5, r6, r7, r8, lr}
   3da4c:	mov	r5, r0
   3da50:	ldr	r8, [r0, #12]
   3da54:	ldr	r4, [r8, #56]	; 0x38
   3da58:	ldr	r0, [r8, #72]	; 0x48
   3da5c:	bl	3a258 <fputs@plt+0x291b4>
   3da60:	subs	r7, r0, #0
   3da64:	bne	3db10 <fputs@plt+0x2ca6c>
   3da68:	ldr	r3, [pc, #168]	; 3db18 <fputs@plt+0x2ca74>
   3da6c:	mov	r2, r4
   3da70:	add	r1, r3, #16
   3da74:	ldr	r0, [r3], #4
   3da78:	cmp	r3, r1
   3da7c:	str	r0, [r2], #4
   3da80:	bne	3da74 <fputs@plt+0x2c9d0>
   3da84:	ldr	r3, [r5, #32]
   3da88:	mov	r6, #1
   3da8c:	mov	r1, #0
   3da90:	add	r0, r4, #24
   3da94:	lsr	r3, r3, #8
   3da98:	strb	r3, [r4, #16]
   3da9c:	ldrh	r3, [r5, #34]	; 0x22
   3daa0:	strb	r3, [r4, #17]
   3daa4:	strb	r6, [r4, #18]
   3daa8:	strb	r6, [r4, #19]
   3daac:	ldr	r3, [r5, #32]
   3dab0:	ldr	r2, [r5, #36]	; 0x24
   3dab4:	sub	r3, r3, r2
   3dab8:	mov	r2, #76	; 0x4c
   3dabc:	strb	r3, [r4, #20]
   3dac0:	mov	r3, #64	; 0x40
   3dac4:	strb	r3, [r4, #21]
   3dac8:	mov	r3, #32
   3dacc:	strb	r3, [r4, #22]
   3dad0:	strb	r3, [r4, #23]
   3dad4:	bl	10e88 <memset@plt>
   3dad8:	mov	r1, #13
   3dadc:	mov	r0, r8
   3dae0:	bl	2d584 <fputs@plt+0x1c4e0>
   3dae4:	ldrh	r3, [r5, #22]
   3dae8:	orr	r3, r3, #2
   3daec:	strh	r3, [r5, #22]
   3daf0:	ldrb	r3, [r5, #17]
   3daf4:	rev	r3, r3
   3daf8:	str	r3, [r4, #52]	; 0x34
   3dafc:	ldrb	r3, [r5, #18]
   3db00:	rev	r3, r3
   3db04:	str	r3, [r4, #64]	; 0x40
   3db08:	str	r6, [r5, #44]	; 0x2c
   3db0c:	strb	r6, [r4, #31]
   3db10:	mov	r0, r7
   3db14:	pop	{r4, r5, r6, r7, r8, pc}
   3db18:	ldrdeq	r5, [r7], -lr
   3db1c:	push	{r4, r5, r6, lr}
   3db20:	subs	r4, r0, #0
   3db24:	beq	3dbbc <fputs@plt+0x2cb18>
   3db28:	ldrb	r3, [r4, #8]
   3db2c:	cmp	r3, #2
   3db30:	movne	r4, #0
   3db34:	bne	3dbbc <fputs@plt+0x2cb18>
   3db38:	ldm	r4, {r3, r5}
   3db3c:	ldr	r0, [r5]
   3db40:	ldr	r4, [r0, #44]	; 0x2c
   3db44:	str	r3, [r5, #4]
   3db48:	cmp	r4, #0
   3db4c:	bne	3dbbc <fputs@plt+0x2cb18>
   3db50:	ldr	r3, [r0, #104]	; 0x68
   3db54:	mov	r6, r2
   3db58:	cmp	r2, r3
   3db5c:	blt	3dbac <fputs@plt+0x2cb08>
   3db60:	cmp	r6, #0
   3db64:	bge	3db7c <fputs@plt+0x2cad8>
   3db68:	ldrh	r3, [r5, #22]
   3db6c:	tst	r3, #8
   3db70:	movne	r3, #0
   3db74:	strne	r3, [r5, #44]	; 0x2c
   3db78:	bne	3db88 <fputs@plt+0x2cae4>
   3db7c:	ldr	r3, [r5, #44]	; 0x2c
   3db80:	cmp	r3, #0
   3db84:	bne	3db94 <fputs@plt+0x2caf0>
   3db88:	mov	r0, r5
   3db8c:	bl	3da48 <fputs@plt+0x2c9a4>
   3db90:	mov	r4, r0
   3db94:	ldr	r3, [r5, #12]
   3db98:	ldr	r3, [r3, #56]	; 0x38
   3db9c:	ldr	r3, [r3, #28]
   3dba0:	rev	r3, r3
   3dba4:	str	r3, [r5, #44]	; 0x2c
   3dba8:	b	3dbbc <fputs@plt+0x2cb18>
   3dbac:	bl	3b368 <fputs@plt+0x2a2c4>
   3dbb0:	cmp	r0, #0
   3dbb4:	movne	r4, r0
   3dbb8:	beq	3db60 <fputs@plt+0x2cabc>
   3dbbc:	mov	r0, r4
   3dbc0:	pop	{r4, r5, r6, pc}
   3dbc4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3dbc8:	ldr	r5, [r0]
   3dbcc:	ldr	r4, [r5, #436]	; 0x1b4
   3dbd0:	cmp	r4, #0
   3dbd4:	beq	3dc44 <fputs@plt+0x2cba0>
   3dbd8:	ldr	r4, [r0, #104]	; 0x68
   3dbdc:	cmp	r4, #0
   3dbe0:	beq	3dc44 <fputs@plt+0x2cba0>
   3dbe4:	sub	r8, r4, #1
   3dbe8:	mov	r4, #0
   3dbec:	mov	r7, r1
   3dbf0:	mov	r6, r0
   3dbf4:	mov	r9, r4
   3dbf8:	ldr	r3, [r5, #20]
   3dbfc:	cmp	r3, r9
   3dc00:	bgt	3dc4c <fputs@plt+0x2cba8>
   3dc04:	ldr	r3, [r5, #436]	; 0x1b4
   3dc08:	sub	r3, r3, #1
   3dc0c:	str	r3, [r5, #436]	; 0x1b4
   3dc10:	mov	r3, #0
   3dc14:	cmp	r4, r3
   3dc18:	str	r3, [r6, #104]	; 0x68
   3dc1c:	bne	3dc3c <fputs@plt+0x2cb98>
   3dc20:	cmp	r7, #2
   3dc24:	beq	3dca4 <fputs@plt+0x2cc00>
   3dc28:	mov	r2, r8
   3dc2c:	mov	r1, #1
   3dc30:	mov	r0, r5
   3dc34:	bl	19728 <fputs@plt+0x8684>
   3dc38:	mov	r4, r0
   3dc3c:	cmp	r7, #2
   3dc40:	beq	3dcbc <fputs@plt+0x2cc18>
   3dc44:	mov	r0, r4
   3dc48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3dc4c:	ldr	r3, [r5, #16]
   3dc50:	add	r3, r3, r9, lsl #4
   3dc54:	ldr	sl, [r3, #4]
   3dc58:	cmp	sl, #0
   3dc5c:	beq	3dc80 <fputs@plt+0x2cbdc>
   3dc60:	cmp	r7, #2
   3dc64:	beq	3dc88 <fputs@plt+0x2cbe4>
   3dc68:	mov	r2, r8
   3dc6c:	mov	r1, #1
   3dc70:	mov	r0, sl
   3dc74:	bl	3db1c <fputs@plt+0x2ca78>
   3dc78:	cmp	r4, #0
   3dc7c:	moveq	r4, r0
   3dc80:	add	r9, r9, #1
   3dc84:	b	3dbf8 <fputs@plt+0x2cb54>
   3dc88:	mov	r2, r8
   3dc8c:	mov	r1, r7
   3dc90:	mov	r0, sl
   3dc94:	bl	3db1c <fputs@plt+0x2ca78>
   3dc98:	cmp	r0, #0
   3dc9c:	beq	3dc68 <fputs@plt+0x2cbc4>
   3dca0:	b	3dc78 <fputs@plt+0x2cbd4>
   3dca4:	mov	r2, r8
   3dca8:	mov	r1, r7
   3dcac:	mov	r0, r5
   3dcb0:	bl	19728 <fputs@plt+0x8684>
   3dcb4:	subs	r4, r0, #0
   3dcb8:	beq	3dc28 <fputs@plt+0x2cb84>
   3dcbc:	ldrd	r2, [r6, #152]	; 0x98
   3dcc0:	add	r5, r5, #448	; 0x1c0
   3dcc4:	strd	r2, [r5, #-8]
   3dcc8:	ldrd	r2, [r6, #160]	; 0xa0
   3dccc:	strd	r2, [r5]
   3dcd0:	b	3dc44 <fputs@plt+0x2cba0>
   3dcd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dcd8:	mov	r7, r0
   3dcdc:	sub	sp, sp, #20
   3dce0:	mov	r8, r1
   3dce4:	ldm	r0, {r3, r4}
   3dce8:	str	r3, [r4, #4]
   3dcec:	ldrb	r3, [r0, #8]
   3dcf0:	cmp	r3, #2
   3dcf4:	bne	3dd50 <fputs@plt+0x2ccac>
   3dcf8:	mov	r5, #0
   3dcfc:	adds	r8, r8, #0
   3dd00:	movne	r8, #1
   3dd04:	cmp	r5, #0
   3dd08:	movne	r8, #0
   3dd0c:	cmp	r8, #0
   3dd10:	beq	3dd44 <fputs@plt+0x2cca0>
   3dd14:	ldr	r3, [r7]
   3dd18:	ldr	r0, [r4]
   3dd1c:	ldr	r1, [r3, #432]	; 0x1b0
   3dd20:	ldr	r3, [r0, #104]	; 0x68
   3dd24:	cmp	r1, r3
   3dd28:	movle	r5, #0
   3dd2c:	ble	3dd44 <fputs@plt+0x2cca0>
   3dd30:	ldrb	r5, [r0, #6]
   3dd34:	cmp	r5, #0
   3dd38:	beq	3dd44 <fputs@plt+0x2cca0>
   3dd3c:	bl	1e9b8 <fputs@plt+0xd914>
   3dd40:	mov	r5, r0
   3dd44:	mov	r0, r5
   3dd48:	add	sp, sp, #20
   3dd4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dd50:	cmp	r3, #1
   3dd54:	cmpeq	r1, #0
   3dd58:	beq	3dcf8 <fputs@plt+0x2cc54>
   3dd5c:	ldrh	r3, [r4, #22]
   3dd60:	tst	r3, #1
   3dd64:	beq	3dd78 <fputs@plt+0x2ccd4>
   3dd68:	cmp	r1, #0
   3dd6c:	beq	3dd8c <fputs@plt+0x2cce8>
   3dd70:	mov	r5, #8
   3dd74:	b	3dcfc <fputs@plt+0x2cc58>
   3dd78:	cmp	r1, #0
   3dd7c:	beq	3dd8c <fputs@plt+0x2cce8>
   3dd80:	ldrb	r2, [r4, #20]
   3dd84:	cmp	r2, #2
   3dd88:	beq	3dd94 <fputs@plt+0x2ccf0>
   3dd8c:	tst	r3, #64	; 0x40
   3dd90:	beq	3ddac <fputs@plt+0x2cd08>
   3dd94:	ldr	r3, [r4, #76]	; 0x4c
   3dd98:	ldr	r3, [r3]
   3dd9c:	cmp	r3, #0
   3dda0:	movwne	r5, #262	; 0x106
   3dda4:	bne	3dcfc <fputs@plt+0x2cc58>
   3dda8:	b	3ddb8 <fputs@plt+0x2cd14>
   3ddac:	cmp	r8, #1
   3ddb0:	ldrgt	r3, [r4, #72]	; 0x48
   3ddb4:	bgt	3deec <fputs@plt+0x2ce48>
   3ddb8:	mov	r2, #1
   3ddbc:	mov	r0, r7
   3ddc0:	mov	r1, r2
   3ddc4:	bl	13e6c <fputs@plt+0x2dc8>
   3ddc8:	subs	r5, r0, #0
   3ddcc:	bne	3dcfc <fputs@plt+0x2cc58>
   3ddd0:	ldrh	r3, [r4, #22]
   3ddd4:	ldr	r2, [r4, #44]	; 0x2c
   3ddd8:	bic	r3, r3, #8
   3dddc:	uxth	r3, r3
   3dde0:	cmp	r2, #0
   3dde4:	strh	r3, [r4, #22]
   3dde8:	orreq	r3, r3, #8
   3ddec:	strheq	r3, [r4, #22]
   3ddf0:	ldr	r3, [r4, #12]
   3ddf4:	adds	fp, r8, #0
   3ddf8:	movne	fp, #1
   3ddfc:	cmp	r3, #0
   3de00:	bne	3e0ac <fputs@plt+0x2d008>
   3de04:	ldr	r0, [r4]
   3de08:	bl	3ad4c <fputs@plt+0x29ca8>
   3de0c:	subs	r3, r0, #0
   3de10:	bne	3e310 <fputs@plt+0x2d26c>
   3de14:	add	r2, sp, #8
   3de18:	mov	r1, #1
   3de1c:	mov	r0, r4
   3de20:	bl	3c188 <fputs@plt+0x2b0e4>
   3de24:	subs	r3, r0, #0
   3de28:	bne	3e310 <fputs@plt+0x2d26c>
   3de2c:	ldr	r3, [sp, #8]
   3de30:	ldr	r5, [r4]
   3de34:	ldr	r6, [r3, #56]	; 0x38
   3de38:	ldr	sl, [r5, #28]
   3de3c:	ldr	r9, [r6, #28]
   3de40:	rev	r9, r9
   3de44:	cmp	r9, #0
   3de48:	moveq	r9, sl
   3de4c:	beq	3de68 <fputs@plt+0x2cdc4>
   3de50:	mov	r2, #4
   3de54:	add	r1, r6, #92	; 0x5c
   3de58:	add	r0, r6, #24
   3de5c:	bl	10e10 <memcmp@plt>
   3de60:	cmp	r0, #0
   3de64:	movne	r9, sl
   3de68:	cmp	r9, #0
   3de6c:	ble	3e038 <fputs@plt+0x2cf94>
   3de70:	mov	r2, #16
   3de74:	ldr	r1, [pc, #1180]	; 3e318 <fputs@plt+0x2d274>
   3de78:	mov	r0, r6
   3de7c:	bl	10e10 <memcmp@plt>
   3de80:	cmp	r0, #0
   3de84:	bne	3e0a4 <fputs@plt+0x2d000>
   3de88:	ldrb	r3, [r6, #18]
   3de8c:	cmp	r3, #2
   3de90:	ldrhhi	r3, [r4, #22]
   3de94:	orrhi	r3, r3, #1
   3de98:	strhhi	r3, [r4, #22]
   3de9c:	ldrb	r3, [r6, #19]
   3dea0:	cmp	r3, #2
   3dea4:	bhi	3e0a4 <fputs@plt+0x2d000>
   3dea8:	bne	3df08 <fputs@plt+0x2ce64>
   3deac:	ldrh	r3, [r4, #22]
   3deb0:	ands	r3, r3, #16
   3deb4:	bne	3df08 <fputs@plt+0x2ce64>
   3deb8:	mov	r0, r5
   3debc:	add	r1, sp, #12
   3dec0:	str	r3, [sp, #12]
   3dec4:	bl	20b84 <fputs@plt+0xfae0>
   3dec8:	subs	r5, r0, #0
   3decc:	bne	3dff8 <fputs@plt+0x2cf54>
   3ded0:	ldr	r5, [sp, #12]
   3ded4:	cmp	r5, #0
   3ded8:	bne	3df08 <fputs@plt+0x2ce64>
   3dedc:	ldr	r0, [sp, #8]
   3dee0:	bl	3ba38 <fputs@plt+0x2a994>
   3dee4:	b	3ddf0 <fputs@plt+0x2cd4c>
   3dee8:	ldr	r3, [r3, #12]
   3deec:	cmp	r3, #0
   3def0:	beq	3ddb8 <fputs@plt+0x2cd14>
   3def4:	ldr	r2, [r3]
   3def8:	cmp	r2, r7
   3defc:	beq	3dee8 <fputs@plt+0x2ce44>
   3df00:	ldr	r3, [r2]
   3df04:	b	3dd9c <fputs@plt+0x2ccf8>
   3df08:	mov	r2, #3
   3df0c:	ldr	r1, [pc, #1032]	; 3e31c <fputs@plt+0x2d278>
   3df10:	add	r0, r6, #21
   3df14:	bl	10e10 <memcmp@plt>
   3df18:	cmp	r0, #0
   3df1c:	bne	3e0a4 <fputs@plt+0x2d000>
   3df20:	ldrb	r5, [r6, #17]
   3df24:	ldrb	r3, [r6, #16]
   3df28:	lsl	r5, r5, #16
   3df2c:	orr	r5, r5, r3, lsl #8
   3df30:	sub	r3, r5, #1
   3df34:	tst	r3, r5
   3df38:	bne	3e0a4 <fputs@plt+0x2d000>
   3df3c:	sub	r3, r5, #256	; 0x100
   3df40:	sub	r3, r3, #1
   3df44:	cmp	r3, #65280	; 0xff00
   3df48:	bcs	3e0a4 <fputs@plt+0x2d000>
   3df4c:	ldr	r3, [r4, #32]
   3df50:	ldrb	r2, [r6, #20]
   3df54:	cmp	r5, r3
   3df58:	sub	fp, r5, r2
   3df5c:	beq	3dfcc <fputs@plt+0x2cf28>
   3df60:	ldr	r0, [sp, #8]
   3df64:	str	r2, [sp, #4]
   3df68:	bl	3ba38 <fputs@plt+0x2a994>
   3df6c:	add	r0, r4, #80	; 0x50
   3df70:	str	r5, [r4, #32]
   3df74:	str	fp, [r4, #36]	; 0x24
   3df78:	bl	18610 <fputs@plt+0x756c>
   3df7c:	add	r1, r4, #32
   3df80:	ldr	r0, [r4]
   3df84:	ldr	r2, [sp, #4]
   3df88:	bl	1ef80 <fputs@plt+0xdedc>
   3df8c:	mov	r5, r0
   3df90:	cmp	r5, #0
   3df94:	beq	3ddf0 <fputs@plt+0x2cd4c>
   3df98:	mov	r0, r4
   3df9c:	bl	3ba48 <fputs@plt+0x2a9a4>
   3dfa0:	uxtb	r3, r5
   3dfa4:	cmp	r3, #5
   3dfa8:	bne	3dcfc <fputs@plt+0x2cc58>
   3dfac:	ldrb	r3, [r4, #20]
   3dfb0:	cmp	r3, #0
   3dfb4:	bne	3dcfc <fputs@plt+0x2cc58>
   3dfb8:	mov	r0, r4
   3dfbc:	bl	15bd4 <fputs@plt+0x4b30>
   3dfc0:	cmp	r0, #0
   3dfc4:	bne	3ddf0 <fputs@plt+0x2cd4c>
   3dfc8:	b	3dcfc <fputs@plt+0x2cc58>
   3dfcc:	ldr	r3, [r4, #4]
   3dfd0:	ldrh	r3, [r3, #26]
   3dfd4:	eor	r3, r3, #1
   3dfd8:	cmp	sl, r9
   3dfdc:	movge	sl, #0
   3dfe0:	andlt	sl, r3, #1
   3dfe4:	cmp	sl, #0
   3dfe8:	beq	3e00c <fputs@plt+0x2cf68>
   3dfec:	movw	r0, #58737	; 0xe571
   3dff0:	bl	2d494 <fputs@plt+0x1c3f0>
   3dff4:	mov	r5, r0
   3dff8:	ldr	r0, [sp, #8]
   3dffc:	bl	3ba38 <fputs@plt+0x2a994>
   3e000:	mov	r3, #0
   3e004:	str	r3, [r4, #12]
   3e008:	b	3df90 <fputs@plt+0x2ceec>
   3e00c:	cmp	fp, #480	; 0x1e0
   3e010:	bcc	3e0a4 <fputs@plt+0x2d000>
   3e014:	str	fp, [r4, #36]	; 0x24
   3e018:	ldr	r3, [r6, #52]	; 0x34
   3e01c:	adds	r3, r3, #0
   3e020:	movne	r3, #1
   3e024:	strb	r3, [r4, #17]
   3e028:	ldr	r3, [r6, #64]	; 0x40
   3e02c:	adds	r3, r3, #0
   3e030:	movne	r3, #1
   3e034:	strb	r3, [r4, #18]
   3e038:	ldr	r1, [r4, #36]	; 0x24
   3e03c:	mov	r0, #255	; 0xff
   3e040:	mov	r5, #0
   3e044:	str	r9, [r4, #44]	; 0x2c
   3e048:	add	r3, r1, #67108864	; 0x4000000
   3e04c:	add	r2, r1, #134217728	; 0x8000000
   3e050:	sub	r3, r3, #12
   3e054:	sub	r2, r2, #12
   3e058:	lsl	r3, r3, #6
   3e05c:	sub	r1, r1, #35	; 0x23
   3e060:	lsl	r2, r2, #5
   3e064:	strh	r1, [r4, #28]
   3e068:	udiv	r3, r3, r0
   3e06c:	udiv	r2, r2, r0
   3e070:	sub	r3, r3, #23
   3e074:	uxth	r3, r3
   3e078:	cmp	r3, #127	; 0x7f
   3e07c:	strh	r3, [r4, #24]
   3e080:	movcs	r3, #127	; 0x7f
   3e084:	sub	r2, r2, #23
   3e088:	strb	r3, [r4, #21]
   3e08c:	uxth	r2, r2
   3e090:	ldr	r3, [sp, #8]
   3e094:	str	r3, [r4, #12]
   3e098:	strh	r2, [r4, #26]
   3e09c:	strh	r2, [r4, #30]
   3e0a0:	b	3ddf0 <fputs@plt+0x2cd4c>
   3e0a4:	mov	r5, #26
   3e0a8:	b	3dff8 <fputs@plt+0x2cf54>
   3e0ac:	cmp	r5, #0
   3e0b0:	moveq	sl, fp
   3e0b4:	movne	sl, #0
   3e0b8:	cmp	sl, #0
   3e0bc:	beq	3e1e0 <fputs@plt+0x2d13c>
   3e0c0:	ldrh	r3, [r4, #22]
   3e0c4:	tst	r3, #1
   3e0c8:	beq	3e0d4 <fputs@plt+0x2d030>
   3e0cc:	mov	r5, #8
   3e0d0:	b	3df98 <fputs@plt+0x2cef4>
   3e0d4:	ldr	r6, [r4]
   3e0d8:	ldr	r5, [r6, #44]	; 0x2c
   3e0dc:	cmp	r5, #0
   3e0e0:	bne	3df98 <fputs@plt+0x2cef4>
   3e0e4:	ldr	r3, [r7]
   3e0e8:	ldrb	r9, [r6, #17]
   3e0ec:	ldrb	r3, [r3, #68]	; 0x44
   3e0f0:	cmp	r9, #1
   3e0f4:	sub	r3, r3, #2
   3e0f8:	clz	r3, r3
   3e0fc:	lsr	r3, r3, #5
   3e100:	strb	r3, [r6, #22]
   3e104:	bne	3e1c8 <fputs@plt+0x2d124>
   3e108:	ldr	r3, [r6, #216]	; 0xd8
   3e10c:	cmp	r3, #0
   3e110:	beq	3e294 <fputs@plt+0x2d1f0>
   3e114:	ldrb	r2, [r6, #4]
   3e118:	cmp	r2, #0
   3e11c:	beq	3e158 <fputs@plt+0x2d0b4>
   3e120:	ldrb	r3, [r3, #43]	; 0x2b
   3e124:	cmp	r3, #0
   3e128:	bne	3e158 <fputs@plt+0x2d0b4>
   3e12c:	mov	r1, #4
   3e130:	mov	r0, r6
   3e134:	bl	183ac <fputs@plt+0x7308>
   3e138:	subs	r5, r0, #0
   3e13c:	bne	3df98 <fputs@plt+0x2cef4>
   3e140:	ldr	r5, [r6, #216]	; 0xd8
   3e144:	ldrsh	r1, [r5, #40]	; 0x28
   3e148:	mov	r0, r5
   3e14c:	add	r1, r1, #3
   3e150:	bl	184f0 <fputs@plt+0x744c>
   3e154:	strb	r9, [r5, #43]	; 0x2b
   3e158:	ldr	r9, [r6, #216]	; 0xd8
   3e15c:	ldrb	r1, [r9, #46]	; 0x2e
   3e160:	cmp	r1, #0
   3e164:	bne	3e0cc <fputs@plt+0x2d028>
   3e168:	mov	r2, #1
   3e16c:	mov	r0, r9
   3e170:	bl	1850c <fputs@plt+0x7468>
   3e174:	subs	r5, r0, #0
   3e178:	bne	3df98 <fputs@plt+0x2cef4>
   3e17c:	ldr	r1, [r9, #32]
   3e180:	mov	r3, #1
   3e184:	mov	r2, #48	; 0x30
   3e188:	add	r0, r9, #52	; 0x34
   3e18c:	strb	r3, [r9, #44]	; 0x2c
   3e190:	ldr	r1, [r1]
   3e194:	bl	10e10 <memcmp@plt>
   3e198:	cmp	r0, #0
   3e19c:	mov	r3, #1
   3e1a0:	bne	3e278 <fputs@plt+0x2d1d4>
   3e1a4:	mov	r3, #2
   3e1a8:	mov	r2, #0
   3e1ac:	strb	r3, [r6, #17]
   3e1b0:	ldr	r3, [r6, #28]
   3e1b4:	str	r3, [r6, #32]
   3e1b8:	str	r3, [r6, #36]	; 0x24
   3e1bc:	str	r3, [r6, #40]	; 0x28
   3e1c0:	mov	r3, #0
   3e1c4:	strd	r2, [r6, #80]	; 0x50
   3e1c8:	ldr	r3, [r4, #44]	; 0x2c
   3e1cc:	cmp	r3, #0
   3e1d0:	bne	3e1ec <fputs@plt+0x2d148>
   3e1d4:	mov	r0, r4
   3e1d8:	bl	3da48 <fputs@plt+0x2c9a4>
   3e1dc:	mov	r5, r0
   3e1e0:	cmp	r5, #0
   3e1e4:	bne	3df98 <fputs@plt+0x2cef4>
   3e1e8:	mov	sl, fp
   3e1ec:	ldrb	r3, [r7, #8]
   3e1f0:	cmp	r3, #0
   3e1f4:	beq	3e2dc <fputs@plt+0x2d238>
   3e1f8:	cmp	sl, #0
   3e1fc:	movne	r3, #2
   3e200:	moveq	r3, #1
   3e204:	strb	r3, [r7, #8]
   3e208:	ldrb	r2, [r4, #20]
   3e20c:	cmp	r2, r3
   3e210:	strbcc	r3, [r4, #20]
   3e214:	cmp	sl, #0
   3e218:	beq	3dcf8 <fputs@plt+0x2cc54>
   3e21c:	ldrh	r3, [r4, #22]
   3e220:	cmp	r8, #1
   3e224:	str	r7, [r4, #76]	; 0x4c
   3e228:	ldr	r6, [r4, #12]
   3e22c:	ldr	r2, [r4, #44]	; 0x2c
   3e230:	bic	r3, r3, #32
   3e234:	uxth	r3, r3
   3e238:	orrgt	r3, r3, #32
   3e23c:	strh	r3, [r4, #22]
   3e240:	ldr	r3, [r6, #56]	; 0x38
   3e244:	ldr	r3, [r3, #28]
   3e248:	rev	r3, r3
   3e24c:	cmp	r2, r3
   3e250:	beq	3dcf8 <fputs@plt+0x2cc54>
   3e254:	ldr	r0, [r6, #72]	; 0x48
   3e258:	bl	3a258 <fputs@plt+0x291b4>
   3e25c:	subs	r5, r0, #0
   3e260:	bne	3dcfc <fputs@plt+0x2cc58>
   3e264:	ldr	r3, [r4, #44]	; 0x2c
   3e268:	ldr	r2, [r6, #56]	; 0x38
   3e26c:	rev	r3, r3
   3e270:	str	r3, [r2, #28]
   3e274:	b	3dcfc <fputs@plt+0x2cc58>
   3e278:	mov	r1, r5
   3e27c:	mov	r2, r3
   3e280:	mov	r0, r9
   3e284:	bl	18584 <fputs@plt+0x74e0>
   3e288:	strb	r5, [r9, #44]	; 0x2c
   3e28c:	movw	r5, #517	; 0x205
   3e290:	b	3df98 <fputs@plt+0x2cef4>
   3e294:	mov	r1, #2
   3e298:	mov	r0, r6
   3e29c:	bl	183ac <fputs@plt+0x7308>
   3e2a0:	cmp	r8, #1
   3e2a4:	mov	r5, r0
   3e2a8:	movle	r3, #0
   3e2ac:	movgt	r3, #1
   3e2b0:	cmp	r0, #0
   3e2b4:	movne	r3, #0
   3e2b8:	cmp	r3, #0
   3e2bc:	beq	3e2d0 <fputs@plt+0x2d22c>
   3e2c0:	mov	r1, #4
   3e2c4:	mov	r0, r6
   3e2c8:	bl	18430 <fputs@plt+0x738c>
   3e2cc:	mov	r5, r0
   3e2d0:	cmp	r5, #0
   3e2d4:	beq	3e1a4 <fputs@plt+0x2d100>
   3e2d8:	b	3df98 <fputs@plt+0x2cef4>
   3e2dc:	ldr	r3, [r4, #40]	; 0x28
   3e2e0:	add	r3, r3, #1
   3e2e4:	str	r3, [r4, #40]	; 0x28
   3e2e8:	ldrb	r3, [r7, #9]
   3e2ec:	cmp	r3, #0
   3e2f0:	beq	3e1f8 <fputs@plt+0x2d154>
   3e2f4:	mov	r3, #1
   3e2f8:	strb	r3, [r7, #40]	; 0x28
   3e2fc:	ldr	r3, [r4, #72]	; 0x48
   3e300:	str	r3, [r7, #44]	; 0x2c
   3e304:	add	r3, r7, #32
   3e308:	str	r3, [r4, #72]	; 0x48
   3e30c:	b	3e1f8 <fputs@plt+0x2d154>
   3e310:	mov	r5, r3
   3e314:	b	3df98 <fputs@plt+0x2cef4>
   3e318:	andeq	r2, r7, r0, lsl #6
   3e31c:	andeq	r5, r7, lr, ror #31
   3e320:	push	{r4, r5, r6, r7, r8, lr}
   3e324:	mov	r6, r1
   3e328:	mov	r5, r2
   3e32c:	ldm	r0, {r3, r4}
   3e330:	str	r3, [r4, #4]
   3e334:	ldr	r3, [r4, #12]
   3e338:	ldr	r7, [r3, #56]	; 0x38
   3e33c:	ldr	r0, [r3, #72]	; 0x48
   3e340:	bl	3a258 <fputs@plt+0x291b4>
   3e344:	cmp	r0, #0
   3e348:	popne	{r4, r5, r6, r7, r8, pc}
   3e34c:	rev	r3, r5
   3e350:	add	r2, r6, #9
   3e354:	cmp	r6, #7
   3e358:	str	r3, [r7, r2, lsl #2]
   3e35c:	strbeq	r5, [r4, #18]
   3e360:	pop	{r4, r5, r6, r7, r8, pc}
   3e364:	push	{r4, r5, r6, r7, r8, lr}
   3e368:	cmp	r1, #1
   3e36c:	mov	r5, r1
   3e370:	mov	r1, #0
   3e374:	mov	r7, r0
   3e378:	ldr	r4, [r0, #4]
   3e37c:	ldrh	r3, [r4, #22]
   3e380:	bic	r3, r3, #16
   3e384:	uxth	r3, r3
   3e388:	orreq	r3, r3, #16
   3e38c:	strh	r3, [r4, #22]
   3e390:	bl	3dcd4 <fputs@plt+0x2cc30>
   3e394:	cmp	r0, #0
   3e398:	bne	3e3ec <fputs@plt+0x2d348>
   3e39c:	ldr	r3, [r4, #12]
   3e3a0:	uxtb	r5, r5
   3e3a4:	ldr	r6, [r3, #56]	; 0x38
   3e3a8:	ldrb	r3, [r6, #18]
   3e3ac:	cmp	r3, r5
   3e3b0:	bne	3e3c0 <fputs@plt+0x2d31c>
   3e3b4:	ldrb	r3, [r6, #19]
   3e3b8:	cmp	r3, r5
   3e3bc:	beq	3e3ec <fputs@plt+0x2d348>
   3e3c0:	mov	r1, #2
   3e3c4:	mov	r0, r7
   3e3c8:	bl	3dcd4 <fputs@plt+0x2cc30>
   3e3cc:	cmp	r0, #0
   3e3d0:	bne	3e3ec <fputs@plt+0x2d348>
   3e3d4:	ldr	r3, [r4, #12]
   3e3d8:	ldr	r0, [r3, #72]	; 0x48
   3e3dc:	bl	3a258 <fputs@plt+0x291b4>
   3e3e0:	cmp	r0, #0
   3e3e4:	strbeq	r5, [r6, #18]
   3e3e8:	strbeq	r5, [r6, #19]
   3e3ec:	ldrh	r3, [r4, #22]
   3e3f0:	bic	r3, r3, #16
   3e3f4:	strh	r3, [r4, #22]
   3e3f8:	pop	{r4, r5, r6, r7, r8, pc}
   3e3fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e400:	sub	sp, sp, #44	; 0x2c
   3e404:	mov	r9, r1
   3e408:	ldr	fp, [r0, #12]
   3e40c:	str	r2, [sp, #12]
   3e410:	ldr	r2, [r0, #44]	; 0x2c
   3e414:	str	r3, [sp]
   3e418:	ldrb	r3, [sp, #80]	; 0x50
   3e41c:	str	r2, [sp, #8]
   3e420:	ldr	r2, [fp, #56]	; 0x38
   3e424:	str	r3, [sp, #16]
   3e428:	mov	r3, #0
   3e42c:	ldr	r1, [sp, #8]
   3e430:	str	r3, [sp, #32]
   3e434:	ldr	r2, [r2, #36]	; 0x24
   3e438:	rev	r2, r2
   3e43c:	cmp	r2, r1
   3e440:	str	r2, [sp, #24]
   3e444:	bcc	3e460 <fputs@plt+0x2d3bc>
   3e448:	movw	r0, #61354	; 0xefaa
   3e44c:	bl	2d494 <fputs@plt+0x1c3f0>
   3e450:	mov	r4, r0
   3e454:	mov	r0, r4
   3e458:	add	sp, sp, #44	; 0x2c
   3e45c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e460:	ldr	r2, [sp, #24]
   3e464:	mov	r5, r0
   3e468:	cmp	r2, #0
   3e46c:	beq	3e968 <fputs@plt+0x2d8c4>
   3e470:	ldr	r2, [sp, #16]
   3e474:	cmp	r2, #1
   3e478:	bne	3e54c <fputs@plt+0x2d4a8>
   3e47c:	ldr	r2, [sp]
   3e480:	ldr	r1, [sp, #8]
   3e484:	cmp	r2, r1
   3e488:	movhi	r6, r3
   3e48c:	bhi	3e4b4 <fputs@plt+0x2d410>
   3e490:	add	r2, sp, #36	; 0x24
   3e494:	ldr	r1, [sp]
   3e498:	bl	3c21c <fputs@plt+0x2b178>
   3e49c:	subs	r4, r0, #0
   3e4a0:	bne	3e454 <fputs@plt+0x2d3b0>
   3e4a4:	ldrb	r6, [sp, #36]	; 0x24
   3e4a8:	cmp	r6, #2
   3e4ac:	movne	r6, #0
   3e4b0:	moveq	r6, #1
   3e4b4:	ldr	r0, [fp, #72]	; 0x48
   3e4b8:	bl	3a258 <fputs@plt+0x291b4>
   3e4bc:	subs	r4, r0, #0
   3e4c0:	bne	3e454 <fputs@plt+0x2d3b0>
   3e4c4:	ldr	r3, [sp, #24]
   3e4c8:	str	r4, [sp, #20]
   3e4cc:	ldr	r2, [fp, #56]	; 0x38
   3e4d0:	sub	r3, r3, #1
   3e4d4:	rev	r3, r3
   3e4d8:	str	r3, [r2, #36]	; 0x24
   3e4dc:	ldr	r7, [sp, #32]
   3e4e0:	cmp	r7, #0
   3e4e4:	ldrne	r3, [r7, #56]	; 0x38
   3e4e8:	ldreq	r3, [fp, #56]	; 0x38
   3e4ec:	ldrne	sl, [r3]
   3e4f0:	ldreq	sl, [r3, #32]
   3e4f4:	ldr	r3, [sp, #8]
   3e4f8:	rev	sl, sl
   3e4fc:	cmp	sl, r3
   3e500:	bhi	3e51c <fputs@plt+0x2d478>
   3e504:	ldr	r3, [sp, #20]
   3e508:	ldr	r2, [sp, #24]
   3e50c:	add	r8, r3, #1
   3e510:	cmp	r3, r2
   3e514:	bls	3e558 <fputs@plt+0x2d4b4>
   3e518:	str	r8, [sp, #20]
   3e51c:	movw	r0, #61410	; 0xefe2
   3e520:	bl	2d494 <fputs@plt+0x1c3f0>
   3e524:	mov	r4, r0
   3e528:	cmp	r4, #0
   3e52c:	beq	3e578 <fputs@plt+0x2d4d4>
   3e530:	mov	r3, #0
   3e534:	str	r3, [sp, #32]
   3e538:	ldr	r0, [sp, #32]
   3e53c:	bl	3ba38 <fputs@plt+0x2a994>
   3e540:	mov	r0, r7
   3e544:	bl	3ba38 <fputs@plt+0x2a994>
   3e548:	b	3e454 <fputs@plt+0x2d3b0>
   3e54c:	ldr	r3, [sp, #16]
   3e550:	cmp	r3, #2
   3e554:	b	3e4ac <fputs@plt+0x2d408>
   3e558:	mov	r3, #0
   3e55c:	add	r2, sp, #32
   3e560:	mov	r1, sl
   3e564:	mov	r0, r5
   3e568:	bl	3c1cc <fputs@plt+0x2b128>
   3e56c:	mov	r4, r0
   3e570:	str	r8, [sp, #20]
   3e574:	b	3e528 <fputs@plt+0x2d484>
   3e578:	ldr	r3, [sp, #32]
   3e57c:	ldr	r2, [r3, #56]	; 0x38
   3e580:	ldr	r8, [r2, #4]
   3e584:	str	r2, [sp, #4]
   3e588:	eor	r2, r6, #1
   3e58c:	str	r2, [sp, #28]
   3e590:	rev	r8, r8
   3e594:	cmp	r8, #0
   3e598:	movne	r2, #0
   3e59c:	cmp	r2, #0
   3e5a0:	beq	3e5e0 <fputs@plt+0x2d53c>
   3e5a4:	ldr	r0, [r3, #72]	; 0x48
   3e5a8:	bl	3a258 <fputs@plt+0x291b4>
   3e5ac:	subs	r4, r0, #0
   3e5b0:	bne	3e538 <fputs@plt+0x2d494>
   3e5b4:	ldr	r3, [sp, #12]
   3e5b8:	ldr	r2, [fp, #56]	; 0x38
   3e5bc:	str	sl, [r3]
   3e5c0:	ldr	r3, [sp, #32]
   3e5c4:	ldr	r1, [r3, #56]	; 0x38
   3e5c8:	ldr	r1, [r1]
   3e5cc:	str	r4, [sp, #32]
   3e5d0:	str	r1, [r2, #32]
   3e5d4:	str	r3, [r9]
   3e5d8:	mov	r6, r4
   3e5dc:	b	3e948 <fputs@plt+0x2d8a4>
   3e5e0:	ldr	r2, [r5, #36]	; 0x24
   3e5e4:	lsr	r2, r2, #2
   3e5e8:	sub	r2, r2, #2
   3e5ec:	cmp	r2, r8
   3e5f0:	bcs	3e604 <fputs@plt+0x2d560>
   3e5f4:	movw	r0, #61439	; 0xefff
   3e5f8:	bl	2d494 <fputs@plt+0x1c3f0>
   3e5fc:	mov	r4, r0
   3e600:	b	3e538 <fputs@plt+0x2d494>
   3e604:	cmp	r6, #0
   3e608:	beq	3e780 <fputs@plt+0x2d6dc>
   3e60c:	ldr	r2, [sp]
   3e610:	cmp	sl, r2
   3e614:	beq	3e638 <fputs@plt+0x2d594>
   3e618:	ldr	r1, [sp, #16]
   3e61c:	movcc	r2, #1
   3e620:	movcs	r2, #0
   3e624:	cmp	r1, #2
   3e628:	movne	r2, #0
   3e62c:	andeq	r2, r2, #1
   3e630:	cmp	r2, #0
   3e634:	beq	3e780 <fputs@plt+0x2d6dc>
   3e638:	ldr	r2, [sp, #12]
   3e63c:	ldr	r0, [r3, #72]	; 0x48
   3e640:	str	sl, [r2]
   3e644:	str	r3, [r9]
   3e648:	bl	3a258 <fputs@plt+0x291b4>
   3e64c:	subs	r3, r0, #0
   3e650:	bne	3ea9c <fputs@plt+0x2d9f8>
   3e654:	cmp	r8, #0
   3e658:	bne	3e6b0 <fputs@plt+0x2d60c>
   3e65c:	cmp	r7, #0
   3e660:	bne	3e688 <fputs@plt+0x2d5e4>
   3e664:	ldr	r2, [sp, #32]
   3e668:	ldr	r3, [fp, #56]	; 0x38
   3e66c:	ldr	r2, [r2, #56]	; 0x38
   3e670:	ldr	r2, [r2]
   3e674:	str	r2, [r3, #32]
   3e678:	mov	r3, #0
   3e67c:	mov	r4, r3
   3e680:	str	r3, [sp, #32]
   3e684:	b	3e5d8 <fputs@plt+0x2d534>
   3e688:	ldr	r0, [r7, #72]	; 0x48
   3e68c:	bl	3a258 <fputs@plt+0x291b4>
   3e690:	subs	r4, r0, #0
   3e694:	bne	3e538 <fputs@plt+0x2d494>
   3e698:	ldr	r2, [sp, #32]
   3e69c:	ldr	r3, [r7, #56]	; 0x38
   3e6a0:	ldr	r2, [r2, #56]	; 0x38
   3e6a4:	ldr	r2, [r2]
   3e6a8:	str	r2, [r3]
   3e6ac:	b	3e678 <fputs@plt+0x2d5d4>
   3e6b0:	ldr	r2, [sp, #32]
   3e6b4:	ldr	r2, [r2, #56]	; 0x38
   3e6b8:	ldr	r6, [r2, #8]
   3e6bc:	ldr	r2, [sp, #8]
   3e6c0:	rev	r1, r6
   3e6c4:	cmp	r1, r2
   3e6c8:	movwhi	r0, #61473	; 0xf021
   3e6cc:	bhi	3e5f8 <fputs@plt+0x2d554>
   3e6d0:	add	r2, sp, #36	; 0x24
   3e6d4:	mov	r0, r5
   3e6d8:	bl	3c1cc <fputs@plt+0x2b128>
   3e6dc:	subs	r4, r0, #0
   3e6e0:	bne	3e538 <fputs@plt+0x2d494>
   3e6e4:	ldr	r3, [sp, #36]	; 0x24
   3e6e8:	ldr	r0, [r3, #72]	; 0x48
   3e6ec:	bl	3a258 <fputs@plt+0x291b4>
   3e6f0:	subs	r4, r0, #0
   3e6f4:	beq	3e704 <fputs@plt+0x2d660>
   3e6f8:	ldr	r0, [sp, #36]	; 0x24
   3e6fc:	bl	3ba38 <fputs@plt+0x2a994>
   3e700:	b	3e538 <fputs@plt+0x2d494>
   3e704:	ldrd	r2, [sp, #32]
   3e708:	ldr	r2, [r2, #56]	; 0x38
   3e70c:	ldr	r3, [r3, #56]	; 0x38
   3e710:	ldr	r2, [r2]
   3e714:	str	r2, [r3]
   3e718:	sub	r3, r8, #1
   3e71c:	ldr	r4, [sp, #36]	; 0x24
   3e720:	rev	r3, r3
   3e724:	ldr	r2, [r4, #56]	; 0x38
   3e728:	str	r3, [r2, #4]
   3e72c:	sub	r2, r8, #-1073741823	; 0xc0000001
   3e730:	ldr	r3, [sp, #32]
   3e734:	lsl	r2, r2, #2
   3e738:	ldr	r0, [r4, #56]	; 0x38
   3e73c:	ldr	r1, [r3, #56]	; 0x38
   3e740:	add	r0, r0, #8
   3e744:	add	r1, r1, #12
   3e748:	bl	10f18 <memcpy@plt>
   3e74c:	mov	r0, r4
   3e750:	bl	3ba38 <fputs@plt+0x2a994>
   3e754:	cmp	r7, #0
   3e758:	ldreq	r3, [fp, #56]	; 0x38
   3e75c:	streq	r6, [r3, #32]
   3e760:	beq	3e678 <fputs@plt+0x2d5d4>
   3e764:	ldr	r0, [r7, #72]	; 0x48
   3e768:	bl	3a258 <fputs@plt+0x291b4>
   3e76c:	subs	r4, r0, #0
   3e770:	bne	3e538 <fputs@plt+0x2d494>
   3e774:	ldr	r3, [r7, #56]	; 0x38
   3e778:	str	r6, [r3]
   3e77c:	b	3e678 <fputs@plt+0x2d5d4>
   3e780:	cmp	r8, #0
   3e784:	beq	3e948 <fputs@plt+0x2d8a4>
   3e788:	ldr	r2, [sp]
   3e78c:	cmp	r2, #0
   3e790:	ldreq	r6, [sp]
   3e794:	beq	3e7d4 <fputs@plt+0x2d730>
   3e798:	ldr	r2, [sp, #16]
   3e79c:	cmp	r2, #2
   3e7a0:	ldr	r2, [sp, #4]
   3e7a4:	bne	3e7f8 <fputs@plt+0x2d754>
   3e7a8:	add	r1, r2, #8
   3e7ac:	mov	r6, #0
   3e7b0:	ldr	r2, [r1], #4
   3e7b4:	ldr	r0, [sp]
   3e7b8:	rev	r2, r2
   3e7bc:	cmp	r0, r2
   3e7c0:	bcs	3e7d4 <fputs@plt+0x2d730>
   3e7c4:	add	r6, r6, #1
   3e7c8:	cmp	r8, r6
   3e7cc:	bne	3e7b0 <fputs@plt+0x2d70c>
   3e7d0:	mov	r6, #0
   3e7d4:	ldr	r2, [sp, #4]
   3e7d8:	add	sl, r6, #2
   3e7dc:	ldr	r1, [sp, #8]
   3e7e0:	ldr	r2, [r2, sl, lsl #2]
   3e7e4:	rev	r2, r2
   3e7e8:	cmp	r1, r2
   3e7ec:	bcs	3e854 <fputs@plt+0x2d7b0>
   3e7f0:	movw	r0, #61538	; 0xf062
   3e7f4:	b	3e5f8 <fputs@plt+0x2d554>
   3e7f8:	ldr	r0, [r2, #8]
   3e7fc:	mov	r6, #0
   3e800:	ldr	r2, [sp]
   3e804:	rev	r0, r0
   3e808:	sub	r0, r0, r2
   3e80c:	bl	13050 <fputs@plt+0x1fac>
   3e810:	ldr	r2, [sp, #4]
   3e814:	mov	sl, r0
   3e818:	add	r1, r2, #12
   3e81c:	mov	r2, #1
   3e820:	cmp	r2, r8
   3e824:	beq	3e7d4 <fputs@plt+0x2d730>
   3e828:	ldr	r0, [r1]
   3e82c:	ldr	ip, [sp]
   3e830:	rev	r0, r0
   3e834:	sub	r0, r0, ip
   3e838:	bl	13050 <fputs@plt+0x1fac>
   3e83c:	cmp	sl, r0
   3e840:	add	r1, r1, #4
   3e844:	movgt	r6, r2
   3e848:	movgt	sl, r0
   3e84c:	add	r2, r2, #1
   3e850:	b	3e820 <fputs@plt+0x2d77c>
   3e854:	ldr	r0, [sp]
   3e858:	ldr	r1, [sp, #28]
   3e85c:	cmp	r0, r2
   3e860:	orreq	r1, r1, #1
   3e864:	cmp	r1, #0
   3e868:	bne	3e890 <fputs@plt+0x2d7ec>
   3e86c:	mov	r1, r0
   3e870:	cmp	r0, r2
   3e874:	ldr	r0, [sp, #16]
   3e878:	movls	r1, #0
   3e87c:	movhi	r1, #1
   3e880:	cmp	r0, #2
   3e884:	movne	r1, #0
   3e888:	cmp	r1, #0
   3e88c:	beq	3e960 <fputs@plt+0x2d8bc>
   3e890:	ldr	r1, [sp, #12]
   3e894:	ldr	r0, [r3, #72]	; 0x48
   3e898:	str	r2, [r1]
   3e89c:	bl	3a258 <fputs@plt+0x291b4>
   3e8a0:	subs	r4, r0, #0
   3e8a4:	bne	3e538 <fputs@plt+0x2d494>
   3e8a8:	sub	r2, r8, #1
   3e8ac:	cmp	r2, r6
   3e8b0:	rev	r2, r2
   3e8b4:	ldrhi	r3, [sp, #4]
   3e8b8:	addhi	r8, r8, #1
   3e8bc:	ldrhi	r1, [r3, r8, lsl #2]
   3e8c0:	strhi	r1, [r3, sl, lsl #2]
   3e8c4:	ldr	r3, [sp, #4]
   3e8c8:	str	r2, [r3, #4]
   3e8cc:	ldr	r0, [r5, #60]	; 0x3c
   3e8d0:	ldr	r3, [sp, #12]
   3e8d4:	cmp	r0, #0
   3e8d8:	ldr	r6, [r3]
   3e8dc:	beq	3e900 <fputs@plt+0x2d85c>
   3e8e0:	ldr	r3, [r0]
   3e8e4:	cmp	r6, r3
   3e8e8:	movhi	r4, #1
   3e8ec:	bhi	3e900 <fputs@plt+0x2d85c>
   3e8f0:	mov	r1, r6
   3e8f4:	bl	17f2c <fputs@plt+0x6e88>
   3e8f8:	adds	r4, r0, #0
   3e8fc:	movne	r4, #1
   3e900:	eor	r3, r4, #1
   3e904:	mov	r1, r6
   3e908:	mov	r2, r9
   3e90c:	mov	r0, r5
   3e910:	bl	3c1cc <fputs@plt+0x2b128>
   3e914:	subs	r4, r0, #0
   3e918:	movne	r6, #0
   3e91c:	bne	3e948 <fputs@plt+0x2d8a4>
   3e920:	ldr	r3, [r9]
   3e924:	ldr	r0, [r3, #72]	; 0x48
   3e928:	bl	3a258 <fputs@plt+0x291b4>
   3e92c:	subs	r4, r0, #0
   3e930:	beq	3e5d8 <fputs@plt+0x2d534>
   3e934:	ldr	r0, [r9]
   3e938:	bl	3ba38 <fputs@plt+0x2a994>
   3e93c:	mov	r3, #0
   3e940:	mov	r6, r3
   3e944:	str	r3, [r9]
   3e948:	mov	r0, r7
   3e94c:	bl	3ba38 <fputs@plt+0x2a994>
   3e950:	cmp	r6, #0
   3e954:	bne	3e4dc <fputs@plt+0x2d438>
   3e958:	mov	r7, r6
   3e95c:	b	3e538 <fputs@plt+0x2d494>
   3e960:	mov	r6, #1
   3e964:	b	3e948 <fputs@plt+0x2d8a4>
   3e968:	ldrb	r6, [r0, #19]
   3e96c:	ldr	r0, [fp, #72]	; 0x48
   3e970:	bl	3a258 <fputs@plt+0x291b4>
   3e974:	subs	r4, r0, #0
   3e978:	bne	3e454 <fputs@plt+0x2d3b0>
   3e97c:	ldr	r7, [pc, #288]	; 3eaa4 <fputs@plt+0x2da00>
   3e980:	clz	r6, r6
   3e984:	lsr	r6, r6, #5
   3e988:	ldr	r3, [r5, #44]	; 0x2c
   3e98c:	ldr	r1, [r5, #32]
   3e990:	add	r2, r3, #1
   3e994:	str	r2, [r5, #44]	; 0x2c
   3e998:	ldr	r2, [r7, #608]	; 0x260
   3e99c:	udiv	r2, r2, r1
   3e9a0:	cmp	r3, r2
   3e9a4:	addeq	r3, r3, #2
   3e9a8:	streq	r3, [r5, #44]	; 0x2c
   3e9ac:	ldrb	r3, [r5, #17]
   3e9b0:	cmp	r3, #0
   3e9b4:	beq	3ea38 <fputs@plt+0x2d994>
   3e9b8:	ldr	r4, [r5, #44]	; 0x2c
   3e9bc:	mov	r0, r5
   3e9c0:	mov	r1, r4
   3e9c4:	bl	13f04 <fputs@plt+0x2e60>
   3e9c8:	cmp	r0, r4
   3e9cc:	mov	r1, r0
   3e9d0:	bne	3ea38 <fputs@plt+0x2d994>
   3e9d4:	mov	r3, #0
   3e9d8:	add	r2, sp, #36	; 0x24
   3e9dc:	mov	r0, r5
   3e9e0:	str	r3, [sp, #36]	; 0x24
   3e9e4:	mov	r3, r6
   3e9e8:	bl	3c1cc <fputs@plt+0x2b128>
   3e9ec:	subs	r4, r0, #0
   3e9f0:	bne	3e454 <fputs@plt+0x2d3b0>
   3e9f4:	ldr	r3, [sp, #36]	; 0x24
   3e9f8:	ldr	r0, [r3, #72]	; 0x48
   3e9fc:	bl	3a258 <fputs@plt+0x291b4>
   3ea00:	mov	r4, r0
   3ea04:	ldr	r0, [sp, #36]	; 0x24
   3ea08:	bl	3ba38 <fputs@plt+0x2a994>
   3ea0c:	cmp	r4, #0
   3ea10:	bne	3e454 <fputs@plt+0x2d3b0>
   3ea14:	ldr	r1, [r5, #32]
   3ea18:	ldr	r3, [r5, #44]	; 0x2c
   3ea1c:	add	r2, r3, #1
   3ea20:	str	r2, [r5, #44]	; 0x2c
   3ea24:	ldr	r2, [r7, #608]	; 0x260
   3ea28:	udiv	r2, r2, r1
   3ea2c:	cmp	r3, r2
   3ea30:	addeq	r3, r3, #2
   3ea34:	streq	r3, [r5, #44]	; 0x2c
   3ea38:	ldr	r3, [r5, #12]
   3ea3c:	mov	r0, r5
   3ea40:	ldr	r2, [r3, #56]	; 0x38
   3ea44:	ldr	r3, [r5, #44]	; 0x2c
   3ea48:	rev	r3, r3
   3ea4c:	str	r3, [r2, #28]
   3ea50:	mov	r2, r9
   3ea54:	ldr	r3, [sp, #12]
   3ea58:	ldr	r1, [r5, #44]	; 0x2c
   3ea5c:	str	r1, [r3]
   3ea60:	mov	r3, r6
   3ea64:	bl	3c1cc <fputs@plt+0x2b128>
   3ea68:	subs	r4, r0, #0
   3ea6c:	bne	3e454 <fputs@plt+0x2d3b0>
   3ea70:	ldr	r3, [r9]
   3ea74:	mov	r7, #0
   3ea78:	ldr	r0, [r3, #72]	; 0x48
   3ea7c:	bl	3a258 <fputs@plt+0x291b4>
   3ea80:	subs	r4, r0, #0
   3ea84:	moveq	r7, r4
   3ea88:	beq	3e538 <fputs@plt+0x2d494>
   3ea8c:	ldr	r0, [r9]
   3ea90:	bl	3ba38 <fputs@plt+0x2a994>
   3ea94:	str	r7, [r9]
   3ea98:	b	3e538 <fputs@plt+0x2d494>
   3ea9c:	mov	r4, r3
   3eaa0:	b	3e538 <fputs@plt+0x2d494>
   3eaa4:	andeq	sl, r8, r0, lsr #2
   3eaa8:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   3eaac:	ldr	r7, [sp, #40]	; 0x28
   3eab0:	ldr	sl, [r7]
   3eab4:	cmp	sl, #0
   3eab8:	bne	3eadc <fputs@plt+0x2da38>
   3eabc:	cmp	r1, #0
   3eac0:	mov	r4, r1
   3eac4:	mov	r6, r3
   3eac8:	mov	r8, r2
   3eacc:	bne	3eae4 <fputs@plt+0x2da40>
   3ead0:	movw	r0, #56734	; 0xdd9e
   3ead4:	bl	2d494 <fputs@plt+0x1c3f0>
   3ead8:	str	r0, [r7]
   3eadc:	add	sp, sp, #8
   3eae0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3eae4:	mov	r5, r0
   3eae8:	bl	13f04 <fputs@plt+0x2e60>
   3eaec:	mov	r1, r0
   3eaf0:	mov	r9, r0
   3eaf4:	ldr	r0, [r5]
   3eaf8:	mov	r3, sl
   3eafc:	add	r2, sp, #4
   3eb00:	bl	3bd20 <fputs@plt+0x2ac7c>
   3eb04:	cmp	r0, #0
   3eb08:	bne	3ead8 <fputs@plt+0x2da34>
   3eb0c:	sub	r4, r4, r9
   3eb10:	add	r4, r4, r4, lsl #2
   3eb14:	subs	r9, r4, #5
   3eb18:	bpl	3eb34 <fputs@plt+0x2da90>
   3eb1c:	movw	r0, #56745	; 0xdda9
   3eb20:	bl	2d494 <fputs@plt+0x1c3f0>
   3eb24:	str	r0, [r7]
   3eb28:	ldr	r0, [sp, #4]
   3eb2c:	bl	3ba2c <fputs@plt+0x2a988>
   3eb30:	b	3eadc <fputs@plt+0x2da38>
   3eb34:	ldr	r0, [sp, #4]
   3eb38:	ldr	r5, [r0, #4]
   3eb3c:	ldrb	r3, [r5, r9]
   3eb40:	cmp	r3, r8
   3eb44:	bne	3eb5c <fputs@plt+0x2dab8>
   3eb48:	add	r3, r5, r4
   3eb4c:	ldr	r3, [r3, #-4]
   3eb50:	rev	r3, r3
   3eb54:	cmp	r3, r6
   3eb58:	beq	3eb28 <fputs@plt+0x2da84>
   3eb5c:	bl	3a258 <fputs@plt+0x291b4>
   3eb60:	cmp	r0, #0
   3eb64:	str	r0, [r7]
   3eb68:	reveq	r6, r6
   3eb6c:	addeq	r4, r5, r4
   3eb70:	strbeq	r8, [r5, r9]
   3eb74:	streq	r6, [r4, #-4]
   3eb78:	b	3eb28 <fputs@plt+0x2da84>
   3eb7c:	ldr	r3, [r2]
   3eb80:	cmp	r3, #0
   3eb84:	bxne	lr
   3eb88:	push	{r4, r5, r6, lr}
   3eb8c:	sub	sp, sp, #32
   3eb90:	mov	r6, r2
   3eb94:	add	r2, sp, #8
   3eb98:	mov	r4, r0
   3eb9c:	mov	r5, r1
   3eba0:	ldr	r3, [r0, #80]	; 0x50
   3eba4:	blx	r3
   3eba8:	ldrh	r2, [sp, #24]
   3ebac:	ldr	r3, [sp, #20]
   3ebb0:	cmp	r2, r3
   3ebb4:	bcs	3ebdc <fputs@plt+0x2db38>
   3ebb8:	ldrh	r3, [sp, #26]
   3ebbc:	mov	r2, #3
   3ebc0:	add	r5, r5, r3
   3ebc4:	ldr	r1, [r5, #-4]
   3ebc8:	str	r6, [sp]
   3ebcc:	ldr	r0, [r4, #52]	; 0x34
   3ebd0:	ldr	r3, [r4, #84]	; 0x54
   3ebd4:	rev	r1, r1
   3ebd8:	bl	3eaa8 <fputs@plt+0x2da04>
   3ebdc:	add	sp, sp, #32
   3ebe0:	pop	{r4, r5, r6, pc}
   3ebe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ebe8:	sub	sp, sp, #20
   3ebec:	mov	r4, r0
   3ebf0:	ldrb	sl, [r0]
   3ebf4:	ldr	r7, [r0, #52]	; 0x34
   3ebf8:	ldr	r8, [r0, #84]	; 0x54
   3ebfc:	bl	2d848 <fputs@plt+0x1c7a4>
   3ec00:	cmp	r0, #0
   3ec04:	str	r0, [sp, #12]
   3ec08:	moveq	r5, r0
   3ec0c:	ldrheq	fp, [r4, #18]
   3ec10:	addeq	r9, sp, #12
   3ec14:	beq	3ec84 <fputs@plt+0x2dbe0>
   3ec18:	ldr	r0, [sp, #12]
   3ec1c:	strb	sl, [r4]
   3ec20:	add	sp, sp, #20
   3ec24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ec28:	ldr	r2, [r4, #64]	; 0x40
   3ec2c:	lsl	r3, r5, #1
   3ec30:	mov	r0, r4
   3ec34:	ldrh	r6, [r4, #20]
   3ec38:	ldrh	r3, [r2, r3]
   3ec3c:	mov	r2, r9
   3ec40:	rev16	r3, r3
   3ec44:	and	r3, r3, r6
   3ec48:	ldr	r6, [r4, #56]	; 0x38
   3ec4c:	add	r6, r6, r3
   3ec50:	mov	r1, r6
   3ec54:	bl	3eb7c <fputs@plt+0x2dad8>
   3ec58:	ldrb	r3, [r4, #4]
   3ec5c:	cmp	r3, #0
   3ec60:	bne	3ec80 <fputs@plt+0x2dbdc>
   3ec64:	ldr	r1, [r6]
   3ec68:	mov	r3, r8
   3ec6c:	mov	r2, #5
   3ec70:	mov	r0, r7
   3ec74:	str	r9, [sp]
   3ec78:	rev	r1, r1
   3ec7c:	bl	3eaa8 <fputs@plt+0x2da04>
   3ec80:	add	r5, r5, #1
   3ec84:	cmp	r5, fp
   3ec88:	blt	3ec28 <fputs@plt+0x2db84>
   3ec8c:	ldrb	r3, [r4, #4]
   3ec90:	cmp	r3, #0
   3ec94:	bne	3ec18 <fputs@plt+0x2db74>
   3ec98:	ldrb	r2, [r4, #5]
   3ec9c:	mov	r0, r7
   3eca0:	ldr	r3, [r4, #56]	; 0x38
   3eca4:	add	r3, r3, r2
   3eca8:	mov	r2, #5
   3ecac:	ldr	r1, [r3, #8]
   3ecb0:	add	r3, sp, #12
   3ecb4:	str	r3, [sp]
   3ecb8:	mov	r3, r8
   3ecbc:	rev	r1, r1
   3ecc0:	bl	3eaa8 <fputs@plt+0x2da04>
   3ecc4:	b	3ec18 <fputs@plt+0x2db74>
   3ecc8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3eccc:	mov	r4, r1
   3ecd0:	mov	r6, r0
   3ecd4:	mov	r7, r2
   3ecd8:	ldrb	r5, [r0, #5]
   3ecdc:	ldr	r8, [r0, #52]	; 0x34
   3ece0:	ldr	r1, [r0, #56]	; 0x38
   3ece4:	ldr	r3, [r4, #84]	; 0x54
   3ece8:	ldr	r2, [r8, #36]	; 0x24
   3ecec:	add	r5, r1, r5
   3ecf0:	ldrb	r0, [r5, #6]
   3ecf4:	cmp	r3, #1
   3ecf8:	ldrb	r3, [r5, #5]
   3ecfc:	moveq	sl, #100	; 0x64
   3ed00:	movne	sl, #0
   3ed04:	ldr	r9, [r4, #56]	; 0x38
   3ed08:	orr	r0, r0, r3, lsl #8
   3ed0c:	sub	r2, r2, r0
   3ed10:	add	r1, r1, r0
   3ed14:	add	r0, r9, r0
   3ed18:	bl	10f18 <memcpy@plt>
   3ed1c:	ldrh	r3, [r6, #14]
   3ed20:	mov	r1, r5
   3ed24:	add	r0, r9, sl
   3ed28:	ldrh	r2, [r6, #18]
   3ed2c:	add	r2, r3, r2, lsl #1
   3ed30:	bl	10f18 <memcpy@plt>
   3ed34:	mov	r3, #0
   3ed38:	mov	r0, r4
   3ed3c:	strb	r3, [r4]
   3ed40:	bl	2d654 <fputs@plt+0x1c5b0>
   3ed44:	cmp	r0, #0
   3ed48:	beq	3ed54 <fputs@plt+0x2dcb0>
   3ed4c:	str	r0, [r7]
   3ed50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3ed54:	ldrb	r3, [r8, #17]
   3ed58:	cmp	r3, #0
   3ed5c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3ed60:	mov	r0, r4
   3ed64:	bl	3ebe4 <fputs@plt+0x2db40>
   3ed68:	b	3ed4c <fputs@plt+0x2dca8>
   3ed6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ed70:	mov	r7, r2
   3ed74:	sub	sp, sp, #60	; 0x3c
   3ed78:	mov	sl, r1
   3ed7c:	ldr	r6, [r0]
   3ed80:	str	r0, [sp, #12]
   3ed84:	str	r3, [sp, #16]
   3ed88:	ldr	r8, [r1, #72]	; 0x48
   3ed8c:	ldrb	r2, [r6, #16]
   3ed90:	ldr	r9, [r1, #84]	; 0x54
   3ed94:	ldr	r5, [sp, #96]	; 0x60
   3ed98:	cmp	r2, #0
   3ed9c:	bne	3eea4 <fputs@plt+0x2de00>
   3eda0:	ldrh	r2, [r8, #24]
   3eda4:	tst	r2, #2
   3eda8:	beq	3edbc <fputs@plt+0x2dd18>
   3edac:	mov	r0, r8
   3edb0:	bl	1e4f8 <fputs@plt+0xd454>
   3edb4:	subs	fp, r0, #0
   3edb8:	bne	3eeb4 <fputs@plt+0x2de10>
   3edbc:	ldr	r4, [sp, #100]	; 0x64
   3edc0:	mov	r1, r5
   3edc4:	add	r0, r6, #212	; 0xd4
   3edc8:	ldrh	r2, [r8, #24]
   3edcc:	eor	r4, r4, #1
   3edd0:	and	r4, r4, #1
   3edd4:	ands	r4, r4, r2, lsr #3
   3edd8:	bic	r2, r2, #8
   3eddc:	strh	r2, [r8, #24]
   3ede0:	ldrne	r4, [r8, #20]
   3ede4:	bl	1f388 <fputs@plt+0xe2e4>
   3ede8:	subs	fp, r0, #0
   3edec:	beq	3ee1c <fputs@plt+0x2dd78>
   3edf0:	ldrh	r2, [fp, #24]
   3edf4:	ldrh	r1, [r8, #24]
   3edf8:	and	r2, r2, #8
   3edfc:	orr	r2, r2, r1
   3ee00:	strh	r2, [r8, #24]
   3ee04:	ldrb	r2, [r6, #16]
   3ee08:	cmp	r2, #0
   3ee0c:	beq	3eec0 <fputs@plt+0x2de1c>
   3ee10:	ldr	r1, [r6, #28]
   3ee14:	add	r1, r1, #1
   3ee18:	bl	136cc <fputs@plt+0x2628>
   3ee1c:	ldr	r2, [r8, #20]
   3ee20:	mov	r1, r5
   3ee24:	mov	r0, r8
   3ee28:	str	r2, [sp, #20]
   3ee2c:	bl	136cc <fputs@plt+0x2628>
   3ee30:	mov	r0, r8
   3ee34:	bl	13698 <fputs@plt+0x25f4>
   3ee38:	ldrb	r3, [r6, #16]
   3ee3c:	ldr	r2, [sp, #20]
   3ee40:	cmp	r3, #0
   3ee44:	beq	3ee5c <fputs@plt+0x2ddb8>
   3ee48:	mov	r0, fp
   3ee4c:	mov	r1, r2
   3ee50:	bl	136cc <fputs@plt+0x2628>
   3ee54:	mov	r0, fp
   3ee58:	bl	3b8f8 <fputs@plt+0x2a854>
   3ee5c:	cmp	r4, #0
   3ee60:	streq	r4, [sp, #28]
   3ee64:	beq	3eee8 <fputs@plt+0x2de44>
   3ee68:	mov	r3, #0
   3ee6c:	add	r2, sp, #32
   3ee70:	mov	r1, r4
   3ee74:	mov	r0, r6
   3ee78:	bl	3bd20 <fputs@plt+0x2ac7c>
   3ee7c:	subs	fp, r0, #0
   3ee80:	beq	3eec8 <fputs@plt+0x2de24>
   3ee84:	ldr	r3, [r6, #32]
   3ee88:	cmp	r4, r3
   3ee8c:	bhi	3eeb4 <fputs@plt+0x2de10>
   3ee90:	mov	r1, r4
   3ee94:	ldr	r0, [r6, #60]	; 0x3c
   3ee98:	ldr	r2, [r6, #208]	; 0xd0
   3ee9c:	bl	162ac <fputs@plt+0x5208>
   3eea0:	b	3eeb4 <fputs@plt+0x2de10>
   3eea4:	mov	r0, r8
   3eea8:	bl	3a258 <fputs@plt+0x291b4>
   3eeac:	subs	fp, r0, #0
   3eeb0:	beq	3eda0 <fputs@plt+0x2dcfc>
   3eeb4:	mov	r0, fp
   3eeb8:	add	sp, sp, #60	; 0x3c
   3eebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eec0:	bl	13648 <fputs@plt+0x25a4>
   3eec4:	b	3ee1c <fputs@plt+0x2dd78>
   3eec8:	ldr	r0, [sp, #32]
   3eecc:	ldrh	r3, [r0, #24]
   3eed0:	orr	r3, r3, #8
   3eed4:	strh	r3, [r0, #24]
   3eed8:	bl	13698 <fputs@plt+0x25f4>
   3eedc:	ldr	r0, [sp, #32]
   3eee0:	bl	3b8f8 <fputs@plt+0x2a854>
   3eee4:	str	fp, [sp, #28]
   3eee8:	and	r3, r7, #251	; 0xfb
   3eeec:	str	r5, [sl, #84]	; 0x54
   3eef0:	cmp	r3, #1
   3eef4:	bne	3ef20 <fputs@plt+0x2de7c>
   3eef8:	mov	r0, sl
   3eefc:	bl	3ebe4 <fputs@plt+0x2db40>
   3ef00:	cmp	r0, #0
   3ef04:	mov	fp, r0
   3ef08:	str	r0, [sp, #28]
   3ef0c:	bne	3eeb4 <fputs@plt+0x2de10>
   3ef10:	cmp	r7, #1
   3ef14:	bne	3ef58 <fputs@plt+0x2deb4>
   3ef18:	ldr	fp, [sp, #28]
   3ef1c:	b	3eeb4 <fputs@plt+0x2de10>
   3ef20:	ldr	r3, [sl, #56]	; 0x38
   3ef24:	ldr	r1, [r3]
   3ef28:	rev	r1, r1
   3ef2c:	cmp	r1, #0
   3ef30:	beq	3ef58 <fputs@plt+0x2deb4>
   3ef34:	add	r3, sp, #28
   3ef38:	mov	r2, #4
   3ef3c:	ldr	r0, [sp, #12]
   3ef40:	str	r3, [sp]
   3ef44:	mov	r3, r5
   3ef48:	bl	3eaa8 <fputs@plt+0x2da04>
   3ef4c:	ldr	fp, [sp, #28]
   3ef50:	cmp	fp, #0
   3ef54:	bne	3eeb4 <fputs@plt+0x2de10>
   3ef58:	mov	r3, #0
   3ef5c:	add	r2, sp, #24
   3ef60:	ldrd	r0, [sp, #12]
   3ef64:	bl	3c188 <fputs@plt+0x2b0e4>
   3ef68:	cmp	r0, #0
   3ef6c:	mov	fp, r0
   3ef70:	str	r0, [sp, #28]
   3ef74:	bne	3eeb4 <fputs@plt+0x2de10>
   3ef78:	ldr	r3, [sp, #24]
   3ef7c:	ldr	r0, [r3, #72]	; 0x48
   3ef80:	bl	3a258 <fputs@plt+0x291b4>
   3ef84:	cmp	r0, #0
   3ef88:	mov	r6, r0
   3ef8c:	str	r0, [sp, #28]
   3ef90:	beq	3efa0 <fputs@plt+0x2defc>
   3ef94:	ldr	r0, [sp, #24]
   3ef98:	bl	3ba38 <fputs@plt+0x2a994>
   3ef9c:	b	3ef18 <fputs@plt+0x2de74>
   3efa0:	cmp	r7, #4
   3efa4:	ldr	r4, [sp, #24]
   3efa8:	bne	3efd8 <fputs@plt+0x2df34>
   3efac:	ldr	r2, [r4, #56]	; 0x38
   3efb0:	ldr	r3, [r2]
   3efb4:	rev	r3, r3
   3efb8:	cmp	r9, r3
   3efbc:	reveq	r3, r5
   3efc0:	movwne	r0, #59127	; 0xe6f7
   3efc4:	streq	r3, [r2]
   3efc8:	beq	3effc <fputs@plt+0x2df58>
   3efcc:	bl	2d494 <fputs@plt+0x1c3f0>
   3efd0:	mov	r6, r0
   3efd4:	b	3effc <fputs@plt+0x2df58>
   3efd8:	ldrb	r3, [r4]
   3efdc:	mov	r0, r4
   3efe0:	mov	r8, r3
   3efe4:	bl	2d848 <fputs@plt+0x1c7a4>
   3efe8:	subs	r6, r0, #0
   3efec:	ldrheq	r3, [r4, #18]
   3eff0:	moveq	fp, r6
   3eff4:	streq	r3, [sp, #20]
   3eff8:	beq	3f0cc <fputs@plt+0x2e028>
   3effc:	ldr	r0, [sp, #24]
   3f000:	str	r6, [sp, #28]
   3f004:	bl	3ba38 <fputs@plt+0x2a994>
   3f008:	ldr	r3, [sp, #28]
   3f00c:	cmp	r3, #0
   3f010:	bne	3ef18 <fputs@plt+0x2de74>
   3f014:	add	r3, sp, #28
   3f018:	mov	r2, r7
   3f01c:	ldr	r0, [sp, #12]
   3f020:	mov	r1, r5
   3f024:	str	r3, [sp]
   3f028:	ldr	r3, [sp, #16]
   3f02c:	bl	3eaa8 <fputs@plt+0x2da04>
   3f030:	b	3ef18 <fputs@plt+0x2de74>
   3f034:	ldr	r2, [r4, #64]	; 0x40
   3f038:	lsl	r3, fp, #1
   3f03c:	cmp	r7, #3
   3f040:	ldrh	sl, [r4, #20]
   3f044:	ldrh	r3, [r2, r3]
   3f048:	rev16	r3, r3
   3f04c:	and	r3, r3, sl
   3f050:	ldr	sl, [r4, #56]	; 0x38
   3f054:	add	sl, sl, r3
   3f058:	bne	3f0a8 <fputs@plt+0x2e004>
   3f05c:	add	r2, sp, #32
   3f060:	mov	r1, sl
   3f064:	ldr	r3, [r4, #80]	; 0x50
   3f068:	mov	r0, r4
   3f06c:	blx	r3
   3f070:	ldrh	r2, [sp, #48]	; 0x30
   3f074:	ldr	r3, [sp, #44]	; 0x2c
   3f078:	cmp	r2, r3
   3f07c:	bcs	3f0c8 <fputs@plt+0x2e024>
   3f080:	ldrh	r3, [sp, #50]	; 0x32
   3f084:	ldrh	r0, [r4, #20]
   3f088:	ldr	r2, [r4, #56]	; 0x38
   3f08c:	sub	r1, r3, #1
   3f090:	add	r1, sl, r1
   3f094:	add	r2, r2, r0
   3f098:	cmp	r1, r2
   3f09c:	bhi	3f0c8 <fputs@plt+0x2e024>
   3f0a0:	sub	r3, r3, #4
   3f0a4:	add	sl, sl, r3
   3f0a8:	ldr	r3, [sl]
   3f0ac:	rev	r3, r3
   3f0b0:	cmp	r9, r3
   3f0b4:	bne	3f0c8 <fputs@plt+0x2e024>
   3f0b8:	rev	r3, r5
   3f0bc:	str	r3, [sl]
   3f0c0:	strb	r8, [r4]
   3f0c4:	b	3effc <fputs@plt+0x2df58>
   3f0c8:	add	fp, fp, #1
   3f0cc:	ldr	r3, [sp, #20]
   3f0d0:	cmp	r3, fp
   3f0d4:	bgt	3f034 <fputs@plt+0x2df90>
   3f0d8:	bne	3f0c0 <fputs@plt+0x2e01c>
   3f0dc:	cmp	r7, #5
   3f0e0:	bne	3f100 <fputs@plt+0x2e05c>
   3f0e4:	ldrb	r3, [r4, #5]
   3f0e8:	ldr	r1, [r4, #56]	; 0x38
   3f0ec:	add	r3, r3, #8
   3f0f0:	ldr	r2, [r1, r3]
   3f0f4:	rev	r2, r2
   3f0f8:	cmp	r9, r2
   3f0fc:	beq	3f108 <fputs@plt+0x2e064>
   3f100:	movw	r0, #59163	; 0xe71b
   3f104:	b	3efcc <fputs@plt+0x2df28>
   3f108:	rev	r2, r5
   3f10c:	str	r2, [r1, r3]
   3f110:	b	3f0c0 <fputs@plt+0x2e01c>
   3f114:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3f118:	mov	r8, r1
   3f11c:	sub	sp, sp, #32
   3f120:	mov	r1, r2
   3f124:	mov	r5, r2
   3f128:	mov	r6, r0
   3f12c:	mov	r7, r3
   3f130:	bl	13f04 <fputs@plt+0x2e60>
   3f134:	cmp	r0, r5
   3f138:	beq	3f2d4 <fputs@plt+0x2e230>
   3f13c:	ldr	r3, [pc, #416]	; 3f2e4 <fputs@plt+0x2e240>
   3f140:	ldr	r2, [r6, #32]
   3f144:	ldr	r3, [r3, #608]	; 0x260
   3f148:	udiv	r3, r3, r2
   3f14c:	add	r3, r3, #1
   3f150:	cmp	r3, r5
   3f154:	beq	3f2d4 <fputs@plt+0x2e230>
   3f158:	ldr	r3, [r6, #12]
   3f15c:	ldr	r3, [r3, #56]	; 0x38
   3f160:	ldr	r3, [r3, #36]	; 0x24
   3f164:	cmp	r3, #0
   3f168:	moveq	r4, #101	; 0x65
   3f16c:	beq	3f1a4 <fputs@plt+0x2e100>
   3f170:	add	r3, sp, #16
   3f174:	add	r2, sp, #15
   3f178:	mov	r1, r5
   3f17c:	mov	r0, r6
   3f180:	bl	3c21c <fputs@plt+0x2b178>
   3f184:	subs	r4, r0, #0
   3f188:	bne	3f1a4 <fputs@plt+0x2e100>
   3f18c:	ldrb	r3, [sp, #15]
   3f190:	cmp	r3, #1
   3f194:	bne	3f1b0 <fputs@plt+0x2e10c>
   3f198:	movw	r0, #59297	; 0xe7a1
   3f19c:	bl	2d494 <fputs@plt+0x1c3f0>
   3f1a0:	mov	r4, r0
   3f1a4:	mov	r0, r4
   3f1a8:	add	sp, sp, #32
   3f1ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f1b0:	cmp	r3, #2
   3f1b4:	bne	3f230 <fputs@plt+0x2e18c>
   3f1b8:	cmp	r7, #0
   3f1bc:	bne	3f2dc <fputs@plt+0x2e238>
   3f1c0:	mov	r3, #1
   3f1c4:	add	r2, sp, #24
   3f1c8:	add	r1, sp, #28
   3f1cc:	mov	r0, r6
   3f1d0:	str	r3, [sp]
   3f1d4:	mov	r3, r5
   3f1d8:	bl	3e3fc <fputs@plt+0x2d358>
   3f1dc:	subs	r4, r0, #0
   3f1e0:	bne	3f1a4 <fputs@plt+0x2e100>
   3f1e4:	ldr	r0, [sp, #28]
   3f1e8:	bl	3ba38 <fputs@plt+0x2a994>
   3f1ec:	ldr	r3, [pc, #240]	; 3f2e4 <fputs@plt+0x2e240>
   3f1f0:	ldr	r4, [r3, #608]	; 0x260
   3f1f4:	ldr	r3, [r6, #32]
   3f1f8:	udiv	r4, r4, r3
   3f1fc:	add	r4, r4, #1
   3f200:	sub	r5, r5, #1
   3f204:	cmp	r4, r5
   3f208:	beq	3f200 <fputs@plt+0x2e15c>
   3f20c:	mov	r1, r5
   3f210:	mov	r0, r6
   3f214:	bl	13f04 <fputs@plt+0x2e60>
   3f218:	cmp	r0, r5
   3f21c:	beq	3f200 <fputs@plt+0x2e15c>
   3f220:	mov	r3, #1
   3f224:	strb	r3, [r6, #19]
   3f228:	str	r5, [r6, #44]	; 0x2c
   3f22c:	b	3f2dc <fputs@plt+0x2e238>
   3f230:	mov	r3, r4
   3f234:	add	r2, sp, #24
   3f238:	mov	r1, r5
   3f23c:	mov	r0, r6
   3f240:	bl	3c188 <fputs@plt+0x2b0e4>
   3f244:	subs	r4, r0, #0
   3f248:	bne	3f1a4 <fputs@plt+0x2e100>
   3f24c:	cmp	r7, #0
   3f250:	movne	r9, r4
   3f254:	moveq	r9, r8
   3f258:	moveq	sl, #2
   3f25c:	movne	sl, r9
   3f260:	mov	r3, r9
   3f264:	add	r2, sp, #20
   3f268:	str	sl, [sp]
   3f26c:	add	r1, sp, #28
   3f270:	mov	r0, r6
   3f274:	bl	3e3fc <fputs@plt+0x2d358>
   3f278:	subs	r4, r0, #0
   3f27c:	beq	3f28c <fputs@plt+0x2e1e8>
   3f280:	ldr	r0, [sp, #24]
   3f284:	bl	3ba38 <fputs@plt+0x2a994>
   3f288:	b	3f1a4 <fputs@plt+0x2e100>
   3f28c:	ldr	r0, [sp, #28]
   3f290:	bl	3ba38 <fputs@plt+0x2a994>
   3f294:	cmp	r7, #0
   3f298:	ldr	r3, [sp, #20]
   3f29c:	beq	3f2a8 <fputs@plt+0x2e204>
   3f2a0:	cmp	r3, r8
   3f2a4:	bhi	3f260 <fputs@plt+0x2e1bc>
   3f2a8:	ldrb	r2, [sp, #15]
   3f2ac:	mov	r0, r6
   3f2b0:	stm	sp, {r3, r7}
   3f2b4:	ldr	r3, [sp, #16]
   3f2b8:	ldr	r1, [sp, #24]
   3f2bc:	bl	3ed6c <fputs@plt+0x2dcc8>
   3f2c0:	mov	r4, r0
   3f2c4:	ldr	r0, [sp, #24]
   3f2c8:	bl	3ba38 <fputs@plt+0x2a994>
   3f2cc:	cmp	r4, #0
   3f2d0:	bne	3f1a4 <fputs@plt+0x2e100>
   3f2d4:	cmp	r7, #0
   3f2d8:	beq	3f1ec <fputs@plt+0x2e148>
   3f2dc:	mov	r4, #0
   3f2e0:	b	3f1a4 <fputs@plt+0x2e100>
   3f2e4:	andeq	sl, r8, r0, lsr #2
   3f2e8:	push	{r4, r5, r6, r7, r8, lr}
   3f2ec:	mov	r3, #0
   3f2f0:	sub	sp, sp, #24
   3f2f4:	cmp	r2, #1
   3f2f8:	str	r3, [sp, #12]
   3f2fc:	ldr	r8, [r0, #12]
   3f300:	bhi	3f314 <fputs@plt+0x2e270>
   3f304:	movw	r0, #61664	; 0xf0e0
   3f308:	bl	2d494 <fputs@plt+0x1c3f0>
   3f30c:	add	sp, sp, #24
   3f310:	pop	{r4, r5, r6, r7, r8, pc}
   3f314:	cmp	r1, #0
   3f318:	mov	r5, r0
   3f31c:	mov	r6, r2
   3f320:	beq	3f420 <fputs@plt+0x2e37c>
   3f324:	ldr	r3, [r1, #72]	; 0x48
   3f328:	str	r1, [sp, #16]
   3f32c:	ldrh	r2, [r3, #26]
   3f330:	add	r2, r2, #1
   3f334:	strh	r2, [r3, #26]
   3f338:	ldr	r2, [r3, #28]
   3f33c:	ldr	r3, [r2, #12]
   3f340:	add	r3, r3, #1
   3f344:	str	r3, [r2, #12]
   3f348:	ldr	r0, [r8, #72]	; 0x48
   3f34c:	bl	3a258 <fputs@plt+0x291b4>
   3f350:	cmp	r0, #0
   3f354:	str	r0, [sp, #20]
   3f358:	bne	3f44c <fputs@plt+0x2e3a8>
   3f35c:	ldr	r2, [r8, #56]	; 0x38
   3f360:	ldr	r4, [r2, #36]	; 0x24
   3f364:	rev	r4, r4
   3f368:	add	r3, r4, #1
   3f36c:	rev	r3, r3
   3f370:	str	r3, [r2, #36]	; 0x24
   3f374:	ldrh	r3, [r5, #22]
   3f378:	tst	r3, #4
   3f37c:	beq	3f3bc <fputs@plt+0x2e318>
   3f380:	ldr	r3, [sp, #16]
   3f384:	cmp	r3, #0
   3f388:	beq	3f430 <fputs@plt+0x2e38c>
   3f38c:	ldr	r3, [sp, #16]
   3f390:	ldr	r0, [r3, #72]	; 0x48
   3f394:	bl	3a258 <fputs@plt+0x291b4>
   3f398:	cmp	r0, #0
   3f39c:	mov	r1, r0
   3f3a0:	str	r0, [sp, #20]
   3f3a4:	bne	3f44c <fputs@plt+0x2e3a8>
   3f3a8:	ldr	r3, [sp, #16]
   3f3ac:	ldr	r2, [r3, #52]	; 0x34
   3f3b0:	ldr	r0, [r3, #56]	; 0x38
   3f3b4:	ldr	r2, [r2, #32]
   3f3b8:	bl	10e88 <memset@plt>
   3f3bc:	ldrb	r3, [r5, #17]
   3f3c0:	cmp	r3, #0
   3f3c4:	bne	3f470 <fputs@plt+0x2e3cc>
   3f3c8:	cmp	r4, #0
   3f3cc:	bne	3f49c <fputs@plt+0x2e3f8>
   3f3d0:	ldr	r3, [sp, #16]
   3f3d4:	cmp	r3, #0
   3f3d8:	beq	3f5d0 <fputs@plt+0x2e52c>
   3f3dc:	ldr	r3, [sp, #16]
   3f3e0:	ldr	r0, [r3, #72]	; 0x48
   3f3e4:	bl	3a258 <fputs@plt+0x291b4>
   3f3e8:	cmp	r0, #0
   3f3ec:	str	r0, [sp, #20]
   3f3f0:	bne	3f44c <fputs@plt+0x2e3a8>
   3f3f4:	ldr	r3, [sp, #16]
   3f3f8:	rev	r4, r4
   3f3fc:	rev	r6, r6
   3f400:	ldr	r3, [r3, #56]	; 0x38
   3f404:	str	r4, [r3]
   3f408:	ldr	r3, [sp, #16]
   3f40c:	ldr	r3, [r3, #56]	; 0x38
   3f410:	str	r0, [r3, #4]
   3f414:	ldr	r3, [r8, #56]	; 0x38
   3f418:	str	r6, [r3, #32]
   3f41c:	b	3f44c <fputs@plt+0x2e3a8>
   3f420:	mov	r1, r2
   3f424:	bl	1f3c8 <fputs@plt+0xe324>
   3f428:	str	r0, [sp, #16]
   3f42c:	b	3f348 <fputs@plt+0x2e2a4>
   3f430:	add	r2, sp, #16
   3f434:	mov	r1, r6
   3f438:	mov	r0, r5
   3f43c:	bl	3c188 <fputs@plt+0x2b0e4>
   3f440:	cmp	r0, #0
   3f444:	str	r0, [sp, #20]
   3f448:	beq	3f38c <fputs@plt+0x2e2e8>
   3f44c:	ldr	r0, [sp, #16]
   3f450:	cmp	r0, #0
   3f454:	movne	r3, #0
   3f458:	strbne	r3, [r0]
   3f45c:	bl	3ba38 <fputs@plt+0x2a994>
   3f460:	ldr	r0, [sp, #12]
   3f464:	bl	3ba38 <fputs@plt+0x2a994>
   3f468:	ldr	r0, [sp, #20]
   3f46c:	b	3f30c <fputs@plt+0x2e268>
   3f470:	add	r3, sp, #20
   3f474:	mov	r2, #2
   3f478:	mov	r1, r6
   3f47c:	mov	r0, r5
   3f480:	str	r3, [sp]
   3f484:	mov	r3, #0
   3f488:	bl	3eaa8 <fputs@plt+0x2da04>
   3f48c:	ldr	r3, [sp, #20]
   3f490:	cmp	r3, #0
   3f494:	beq	3f3c8 <fputs@plt+0x2e324>
   3f498:	b	3f44c <fputs@plt+0x2e3a8>
   3f49c:	ldr	r3, [r8, #56]	; 0x38
   3f4a0:	add	r2, sp, #12
   3f4a4:	mov	r0, r5
   3f4a8:	ldr	r4, [r3, #32]
   3f4ac:	mov	r3, #0
   3f4b0:	rev	r4, r4
   3f4b4:	mov	r1, r4
   3f4b8:	bl	3c188 <fputs@plt+0x2b0e4>
   3f4bc:	cmp	r0, #0
   3f4c0:	str	r0, [sp, #20]
   3f4c4:	bne	3f44c <fputs@plt+0x2e3a8>
   3f4c8:	ldr	r2, [sp, #12]
   3f4cc:	ldr	r3, [r2, #56]	; 0x38
   3f4d0:	ldr	r7, [r3, #4]
   3f4d4:	ldr	r3, [r5, #36]	; 0x24
   3f4d8:	rev	r7, r7
   3f4dc:	lsr	r3, r3, #2
   3f4e0:	sub	r1, r3, #2
   3f4e4:	cmp	r1, r7
   3f4e8:	bcs	3f4fc <fputs@plt+0x2e458>
   3f4ec:	movw	r0, #61717	; 0xf115
   3f4f0:	bl	2d494 <fputs@plt+0x1c3f0>
   3f4f4:	str	r0, [sp, #20]
   3f4f8:	b	3f44c <fputs@plt+0x2e3a8>
   3f4fc:	sub	r3, r3, #8
   3f500:	cmp	r3, r7
   3f504:	bls	3f3d0 <fputs@plt+0x2e32c>
   3f508:	ldr	r0, [r2, #72]	; 0x48
   3f50c:	bl	3a258 <fputs@plt+0x291b4>
   3f510:	cmp	r0, #0
   3f514:	mov	r4, r0
   3f518:	str	r0, [sp, #20]
   3f51c:	bne	3f44c <fputs@plt+0x2e3a8>
   3f520:	ldr	r2, [sp, #12]
   3f524:	add	r3, r7, #1
   3f528:	add	r7, r7, #2
   3f52c:	rev	r3, r3
   3f530:	ldr	r1, [r2, #56]	; 0x38
   3f534:	str	r3, [r1, #4]
   3f538:	rev	r3, r6
   3f53c:	ldr	r2, [r2, #56]	; 0x38
   3f540:	str	r3, [r2, r7, lsl #2]
   3f544:	ldr	r3, [sp, #16]
   3f548:	cmp	r3, #0
   3f54c:	beq	3f584 <fputs@plt+0x2e4e0>
   3f550:	ldrh	r2, [r5, #22]
   3f554:	tst	r2, #4
   3f558:	bne	3f584 <fputs@plt+0x2e4e0>
   3f55c:	ldr	r2, [r3, #72]	; 0x48
   3f560:	ldrh	r3, [r2, #24]
   3f564:	tst	r3, #2
   3f568:	beq	3f584 <fputs@plt+0x2e4e0>
   3f56c:	ldr	r1, [r2, #16]
   3f570:	ldr	r1, [r1, #104]	; 0x68
   3f574:	cmp	r1, #0
   3f578:	biceq	r3, r3, #4
   3f57c:	orreq	r3, r3, #32
   3f580:	strheq	r3, [r2, #24]
   3f584:	ldr	r3, [r5, #60]	; 0x3c
   3f588:	cmp	r3, #0
   3f58c:	beq	3f5b4 <fputs@plt+0x2e510>
   3f590:	ldr	r0, [r5, #60]	; 0x3c
   3f594:	ldr	r3, [r0]
   3f598:	cmp	r6, r3
   3f59c:	bhi	3f5ac <fputs@plt+0x2e508>
   3f5a0:	mov	r1, r6
   3f5a4:	bl	1e30c <fputs@plt+0xd268>
   3f5a8:	mov	r4, r0
   3f5ac:	str	r4, [sp, #20]
   3f5b0:	b	3f44c <fputs@plt+0x2e3a8>
   3f5b4:	ldr	r0, [r5, #44]	; 0x2c
   3f5b8:	bl	1df9c <fputs@plt+0xcef8>
   3f5bc:	cmp	r0, #0
   3f5c0:	str	r0, [r5, #60]	; 0x3c
   3f5c4:	bne	3f590 <fputs@plt+0x2e4ec>
   3f5c8:	mov	r4, #7
   3f5cc:	b	3f5ac <fputs@plt+0x2e508>
   3f5d0:	add	r2, sp, #16
   3f5d4:	mov	r1, r6
   3f5d8:	mov	r0, r5
   3f5dc:	bl	3c188 <fputs@plt+0x2b0e4>
   3f5e0:	cmp	r0, #0
   3f5e4:	str	r0, [sp, #20]
   3f5e8:	beq	3f3dc <fputs@plt+0x2e338>
   3f5ec:	b	3f44c <fputs@plt+0x2e3a8>
   3f5f0:	push	{r4, r5, r6, r7, r8, lr}
   3f5f4:	sub	sp, sp, #32
   3f5f8:	mov	r4, r2
   3f5fc:	add	r2, sp, #8
   3f600:	mov	r7, r0
   3f604:	mov	r5, r1
   3f608:	ldr	r6, [r0, #52]	; 0x34
   3f60c:	ldr	r3, [r0, #80]	; 0x50
   3f610:	blx	r3
   3f614:	ldrh	ip, [sp, #24]
   3f618:	ldr	r3, [sp, #20]
   3f61c:	ldrh	r2, [sp, #26]
   3f620:	cmp	ip, r3
   3f624:	strh	r2, [r4]
   3f628:	bne	3f63c <fputs@plt+0x2e598>
   3f62c:	mov	r7, #0
   3f630:	mov	r0, r7
   3f634:	add	sp, sp, #32
   3f638:	pop	{r4, r5, r6, r7, r8, pc}
   3f63c:	ldrh	lr, [r7, #20]
   3f640:	sub	r0, r2, #1
   3f644:	add	r0, r5, r0
   3f648:	ldr	r1, [r7, #56]	; 0x38
   3f64c:	add	r1, r1, lr
   3f650:	cmp	r0, r1
   3f654:	movwhi	r0, #61810	; 0xf172
   3f658:	bhi	3f6b0 <fputs@plt+0x2e60c>
   3f65c:	add	r5, r5, r2
   3f660:	ldr	r2, [r6, #36]	; 0x24
   3f664:	sub	r4, r3, #1
   3f668:	sub	r4, r4, ip
   3f66c:	mov	r8, #0
   3f670:	ldr	r5, [r5, #-4]
   3f674:	sub	r2, r2, #4
   3f678:	add	r4, r4, r2
   3f67c:	rev	r5, r5
   3f680:	udiv	r4, r4, r2
   3f684:	sub	r4, r4, #1
   3f688:	cmn	r4, #1
   3f68c:	beq	3f62c <fputs@plt+0x2e588>
   3f690:	cmp	r5, #1
   3f694:	str	r8, [sp]
   3f698:	str	r8, [sp, #4]
   3f69c:	bls	3f6ac <fputs@plt+0x2e608>
   3f6a0:	ldr	r3, [r6, #44]	; 0x2c
   3f6a4:	cmp	r5, r3
   3f6a8:	bls	3f6bc <fputs@plt+0x2e618>
   3f6ac:	movw	r0, #61826	; 0xf182
   3f6b0:	bl	2d494 <fputs@plt+0x1c3f0>
   3f6b4:	mov	r7, r0
   3f6b8:	b	3f630 <fputs@plt+0x2e58c>
   3f6bc:	cmp	r4, #0
   3f6c0:	bne	3f6f0 <fputs@plt+0x2e64c>
   3f6c4:	mov	r1, r5
   3f6c8:	mov	r0, r6
   3f6cc:	bl	1f3c8 <fputs@plt+0xe324>
   3f6d0:	cmp	r0, #0
   3f6d4:	str	r0, [sp, #4]
   3f6d8:	bne	3f718 <fputs@plt+0x2e674>
   3f6dc:	mov	r2, r5
   3f6e0:	mov	r0, r6
   3f6e4:	ldr	r1, [sp, #4]
   3f6e8:	bl	3f2e8 <fputs@plt+0x2e244>
   3f6ec:	b	3f734 <fputs@plt+0x2e690>
   3f6f0:	mov	r3, sp
   3f6f4:	add	r2, sp, #4
   3f6f8:	mov	r1, r5
   3f6fc:	mov	r0, r6
   3f700:	bl	3c360 <fputs@plt+0x2b2bc>
   3f704:	subs	r7, r0, #0
   3f708:	bne	3f630 <fputs@plt+0x2e58c>
   3f70c:	ldr	r3, [sp, #4]
   3f710:	cmp	r3, #0
   3f714:	beq	3f6c4 <fputs@plt+0x2e620>
   3f718:	ldr	r3, [sp, #4]
   3f71c:	ldr	r3, [r3, #72]	; 0x48
   3f720:	ldrsh	r3, [r3, #26]
   3f724:	cmp	r3, #1
   3f728:	beq	3f6dc <fputs@plt+0x2e638>
   3f72c:	movw	r0, #61846	; 0xf196
   3f730:	bl	2d494 <fputs@plt+0x1c3f0>
   3f734:	ldr	r3, [sp, #4]
   3f738:	mov	r7, r0
   3f73c:	cmp	r3, #0
   3f740:	beq	3f74c <fputs@plt+0x2e6a8>
   3f744:	ldr	r0, [r3, #72]	; 0x48
   3f748:	bl	3ba2c <fputs@plt+0x2a988>
   3f74c:	cmp	r7, #0
   3f750:	sub	r4, r4, #1
   3f754:	bne	3f630 <fputs@plt+0x2e58c>
   3f758:	ldr	r5, [sp]
   3f75c:	b	3f688 <fputs@plt+0x2e5e4>
   3f760:	ldr	r3, [r1]
   3f764:	cmp	r3, #0
   3f768:	bxne	lr
   3f76c:	push	{r4, lr}
   3f770:	mov	r4, r1
   3f774:	mov	r1, r0
   3f778:	ldr	r0, [r0, #52]	; 0x34
   3f77c:	ldr	r2, [r1, #84]	; 0x54
   3f780:	bl	3f2e8 <fputs@plt+0x2e244>
   3f784:	str	r0, [r4]
   3f788:	pop	{r4, pc}
   3f78c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f790:	sub	sp, sp, #20
   3f794:	mov	sl, r3
   3f798:	mov	r9, r2
   3f79c:	ldr	r5, [sp, #56]	; 0x38
   3f7a0:	ldr	r3, [sp, #64]	; 0x40
   3f7a4:	ldr	r2, [r3]
   3f7a8:	cmp	r2, #0
   3f7ac:	bne	3f81c <fputs@plt+0x2e778>
   3f7b0:	ldrb	r2, [r0, #1]
   3f7b4:	mov	r4, r0
   3f7b8:	mov	fp, r1
   3f7bc:	cmp	r2, #0
   3f7c0:	bne	3f7d4 <fputs@plt+0x2e730>
   3f7c4:	ldrh	r1, [r0, #16]
   3f7c8:	add	r2, sl, #1
   3f7cc:	cmp	r2, r1
   3f7d0:	blt	3f824 <fputs@plt+0x2e780>
   3f7d4:	cmp	r5, #0
   3f7d8:	beq	3f7f0 <fputs@plt+0x2e74c>
   3f7dc:	mov	r1, r9
   3f7e0:	mov	r2, sl
   3f7e4:	mov	r0, r5
   3f7e8:	mov	r9, r5
   3f7ec:	bl	10f18 <memcpy@plt>
   3f7f0:	ldr	r3, [sp, #60]	; 0x3c
   3f7f4:	cmp	r3, #0
   3f7f8:	revne	r3, r3
   3f7fc:	strne	r3, [r9]
   3f800:	ldrb	r3, [r4, #1]
   3f804:	add	r2, r3, #1
   3f808:	add	r3, r3, #8
   3f80c:	strb	r2, [r4, #1]
   3f810:	str	r9, [r4, r3, lsl #2]
   3f814:	add	r4, r4, r3, lsl #1
   3f818:	strh	fp, [r4, #6]
   3f81c:	add	sp, sp, #20
   3f820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f824:	ldr	r0, [r0, #72]	; 0x48
   3f828:	bl	3a258 <fputs@plt+0x291b4>
   3f82c:	cmp	r0, #0
   3f830:	ldrne	r3, [sp, #64]	; 0x40
   3f834:	strne	r0, [r3]
   3f838:	bne	3f81c <fputs@plt+0x2e778>
   3f83c:	ldrb	r2, [r4, #5]
   3f840:	str	r0, [sp, #12]
   3f844:	ldrh	r1, [r4, #18]
   3f848:	ldrh	r8, [r4, #14]
   3f84c:	add	r3, r2, #5
   3f850:	ldr	r7, [r4, #56]	; 0x38
   3f854:	str	r3, [sp]
   3f858:	add	r3, r2, #6
   3f85c:	str	r3, [sp, #4]
   3f860:	add	r3, r2, #5
   3f864:	add	r8, r8, r1, lsl #1
   3f868:	ldrb	r1, [r7, r3]
   3f86c:	add	r3, r2, #6
   3f870:	ldrb	r5, [r7, r3]
   3f874:	orr	r5, r5, r1, lsl #8
   3f878:	cmp	r8, r5
   3f87c:	ble	3f968 <fputs@plt+0x2e8c4>
   3f880:	cmp	r5, #0
   3f884:	bne	3f898 <fputs@plt+0x2e7f4>
   3f888:	ldr	r1, [r4, #52]	; 0x34
   3f88c:	ldr	r5, [r1, #36]	; 0x24
   3f890:	cmp	r5, #65536	; 0x10000
   3f894:	beq	3f968 <fputs@plt+0x2e8c4>
   3f898:	movw	r0, #57308	; 0xdfdc
   3f89c:	bl	2d494 <fputs@plt+0x1c3f0>
   3f8a0:	subs	r6, r0, #0
   3f8a4:	bne	3fa1c <fputs@plt+0x2e978>
   3f8a8:	ldrh	r2, [r4, #16]
   3f8ac:	mov	r1, r9
   3f8b0:	add	r0, r7, r6
   3f8b4:	sub	r2, r2, sl
   3f8b8:	sub	r2, r2, #2
   3f8bc:	strh	r2, [r4, #16]
   3f8c0:	mov	r2, sl
   3f8c4:	bl	10f18 <memcpy@plt>
   3f8c8:	ldr	r3, [sp, #60]	; 0x3c
   3f8cc:	cmp	r3, #0
   3f8d0:	revne	r3, r3
   3f8d4:	strne	r3, [r7, r6]
   3f8d8:	ldr	r8, [r4, #64]	; 0x40
   3f8dc:	ldrh	r2, [r4, #18]
   3f8e0:	add	r5, r8, fp, lsl #1
   3f8e4:	sub	r2, r2, fp
   3f8e8:	mov	r1, r5
   3f8ec:	lsl	r2, r2, #1
   3f8f0:	add	r0, r5, #2
   3f8f4:	bl	10ff0 <memmove@plt>
   3f8f8:	asr	r3, r6, #8
   3f8fc:	strb	r3, [r8, fp, lsl #1]
   3f900:	strb	r6, [r5, #1]
   3f904:	ldrh	r3, [r4, #18]
   3f908:	ldrb	r2, [r4, #5]
   3f90c:	add	r3, r3, #1
   3f910:	add	r2, r2, #4
   3f914:	strh	r3, [r4, #18]
   3f918:	ldrb	r3, [r7, r2]
   3f91c:	add	r3, r3, #1
   3f920:	uxtb	r3, r3
   3f924:	cmp	r3, #0
   3f928:	strb	r3, [r7, r2]
   3f92c:	bne	3f944 <fputs@plt+0x2e8a0>
   3f930:	ldrb	r3, [r4, #5]
   3f934:	add	r3, r3, #3
   3f938:	ldrb	r2, [r7, r3]
   3f93c:	add	r2, r2, #1
   3f940:	strb	r2, [r7, r3]
   3f944:	ldr	r3, [r4, #52]	; 0x34
   3f948:	ldrb	r3, [r3, #17]
   3f94c:	cmp	r3, #0
   3f950:	beq	3f81c <fputs@plt+0x2e778>
   3f954:	mov	r1, r9
   3f958:	mov	r0, r4
   3f95c:	ldr	r2, [sp, #64]	; 0x40
   3f960:	bl	3eb7c <fputs@plt+0x2dad8>
   3f964:	b	3f81c <fputs@plt+0x2e778>
   3f968:	add	r2, r7, r2
   3f96c:	ldrb	r1, [r2, #2]
   3f970:	cmp	r1, #0
   3f974:	bne	3f9e8 <fputs@plt+0x2e944>
   3f978:	ldrb	r2, [r2, #1]
   3f97c:	cmp	r2, #0
   3f980:	bne	3f9e8 <fputs@plt+0x2e944>
   3f984:	add	r8, r8, #2
   3f988:	add	r8, r8, sl
   3f98c:	cmp	r5, r8
   3f990:	bge	3f9cc <fputs@plt+0x2e928>
   3f994:	mov	r0, r4
   3f998:	bl	2dfe8 <fputs@plt+0x1cf44>
   3f99c:	cmp	r0, #0
   3f9a0:	mov	r6, r0
   3f9a4:	str	r0, [sp, #12]
   3f9a8:	bne	3fa1c <fputs@plt+0x2e978>
   3f9ac:	ldr	r3, [sp]
   3f9b0:	ldrb	r2, [r7, r3]
   3f9b4:	ldr	r3, [sp, #4]
   3f9b8:	ldrb	r5, [r7, r3]
   3f9bc:	orr	r5, r5, r2, lsl #8
   3f9c0:	sub	r5, r5, #1
   3f9c4:	uxth	r5, r5
   3f9c8:	add	r5, r5, #1
   3f9cc:	ldr	r3, [sp]
   3f9d0:	sub	r6, r5, sl
   3f9d4:	asr	r2, r6, #8
   3f9d8:	strb	r2, [r7, r3]
   3f9dc:	ldr	r3, [sp, #4]
   3f9e0:	strb	r6, [r7, r3]
   3f9e4:	b	3f8a8 <fputs@plt+0x2e804>
   3f9e8:	add	r2, r8, #1
   3f9ec:	cmp	r2, r5
   3f9f0:	bge	3f984 <fputs@plt+0x2e8e0>
   3f9f4:	add	r2, sp, #12
   3f9f8:	mov	r1, sl
   3f9fc:	mov	r0, r4
   3fa00:	bl	2de04 <fputs@plt+0x1cd60>
   3fa04:	cmp	r0, #0
   3fa08:	subne	r6, r0, r7
   3fa0c:	bne	3f8a8 <fputs@plt+0x2e804>
   3fa10:	ldr	r6, [sp, #12]
   3fa14:	cmp	r6, #0
   3fa18:	beq	3f984 <fputs@plt+0x2e8e0>
   3fa1c:	ldr	r3, [sp, #64]	; 0x40
   3fa20:	str	r6, [r3]
   3fa24:	b	3f81c <fputs@plt+0x2e778>
   3fa28:	ldr	r3, [r0, #4]
   3fa2c:	mov	r2, #3
   3fa30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fa34:	sub	sp, sp, #348	; 0x15c
   3fa38:	str	r0, [sp, #36]	; 0x24
   3fa3c:	ldr	r3, [r3, #36]	; 0x24
   3fa40:	lsl	r3, r3, #1
   3fa44:	udiv	r3, r3, r2
   3fa48:	str	r3, [sp, #112]	; 0x70
   3fa4c:	mov	r3, #0
   3fa50:	str	r3, [sp, #64]	; 0x40
   3fa54:	ldr	r3, [sp, #36]	; 0x24
   3fa58:	ldrsb	r3, [r3, #68]	; 0x44
   3fa5c:	str	r3, [sp, #28]
   3fa60:	ldr	r2, [sp, #28]
   3fa64:	ldr	r1, [sp, #28]
   3fa68:	ldr	r3, [sp, #36]	; 0x24
   3fa6c:	cmp	r1, #0
   3fa70:	add	r2, r3, r2, lsl #2
   3fa74:	ldr	r3, [r2, #120]	; 0x78
   3fa78:	str	r3, [sp, #20]
   3fa7c:	ldrb	r3, [r3, #1]
   3fa80:	bne	3fbe0 <fputs@plt+0x2eb3c>
   3fa84:	cmp	r3, #0
   3fa88:	beq	3fcb4 <fputs@plt+0x2ec10>
   3fa8c:	ldr	r3, [sp, #20]
   3fa90:	str	r1, [sp, #300]	; 0x12c
   3fa94:	str	r1, [sp, #320]	; 0x140
   3fa98:	ldr	r4, [r3, #52]	; 0x34
   3fa9c:	ldr	r0, [r3, #72]	; 0x48
   3faa0:	bl	3a258 <fputs@plt+0x291b4>
   3faa4:	cmp	r0, #0
   3faa8:	str	r0, [sp, #280]	; 0x118
   3faac:	beq	3faf0 <fputs@plt+0x2ea4c>
   3fab0:	ldr	r2, [sp, #36]	; 0x24
   3fab4:	mov	r3, #0
   3fab8:	ldr	r0, [sp, #300]	; 0x12c
   3fabc:	str	r3, [r2, #124]	; 0x7c
   3fac0:	bl	3ba38 <fputs@plt+0x2a994>
   3fac4:	ldr	r3, [sp, #280]	; 0x118
   3fac8:	cmp	r3, #0
   3facc:	str	r3, [sp, #28]
   3fad0:	bne	3fcb4 <fputs@plt+0x2ec10>
   3fad4:	ldr	r3, [sp, #36]	; 0x24
   3fad8:	mov	r2, #1
   3fadc:	strb	r2, [r3, #68]	; 0x44
   3fae0:	mov	r3, #0
   3fae4:	ldr	r2, [sp, #36]	; 0x24
   3fae8:	str	r3, [r2, #80]	; 0x50
   3faec:	b	3fa54 <fputs@plt+0x2e9b0>
   3faf0:	ldr	r3, [sp, #20]
   3faf4:	add	r2, sp, #320	; 0x140
   3faf8:	add	r1, sp, #300	; 0x12c
   3fafc:	str	r0, [sp]
   3fb00:	mov	r0, r4
   3fb04:	ldr	r3, [r3, #84]	; 0x54
   3fb08:	bl	3e3fc <fputs@plt+0x2d358>
   3fb0c:	cmp	r0, #0
   3fb10:	str	r0, [sp, #280]	; 0x118
   3fb14:	bne	3fb28 <fputs@plt+0x2ea84>
   3fb18:	add	r2, sp, #280	; 0x118
   3fb1c:	ldr	r0, [sp, #20]
   3fb20:	ldr	r1, [sp, #300]	; 0x12c
   3fb24:	bl	3ecc8 <fputs@plt+0x2dc24>
   3fb28:	ldrb	r3, [r4, #17]
   3fb2c:	cmp	r3, #0
   3fb30:	beq	3fb54 <fputs@plt+0x2eab0>
   3fb34:	add	r3, sp, #280	; 0x118
   3fb38:	mov	r2, #5
   3fb3c:	ldr	r1, [sp, #320]	; 0x140
   3fb40:	mov	r0, r4
   3fb44:	str	r3, [sp]
   3fb48:	ldr	r3, [sp, #20]
   3fb4c:	ldr	r3, [r3, #84]	; 0x54
   3fb50:	bl	3eaa8 <fputs@plt+0x2da04>
   3fb54:	ldr	r3, [sp, #280]	; 0x118
   3fb58:	ldr	r4, [sp, #300]	; 0x12c
   3fb5c:	cmp	r3, #0
   3fb60:	bne	3fab0 <fputs@plt+0x2ea0c>
   3fb64:	ldr	r3, [sp, #20]
   3fb68:	add	r0, r4, #22
   3fb6c:	ldrb	r2, [r3, #1]
   3fb70:	add	r1, r3, #22
   3fb74:	lsl	r2, r2, #1
   3fb78:	bl	10f18 <memcpy@plt>
   3fb7c:	ldr	r3, [sp, #20]
   3fb80:	add	r0, r4, #32
   3fb84:	ldrb	r2, [r3, #1]
   3fb88:	add	r1, r3, #32
   3fb8c:	lsl	r2, r2, #2
   3fb90:	bl	10f18 <memcpy@plt>
   3fb94:	ldr	r3, [sp, #20]
   3fb98:	ldr	r0, [sp, #20]
   3fb9c:	ldrb	r3, [r3, #1]
   3fba0:	strb	r3, [r4, #1]
   3fba4:	ldr	r3, [r4, #56]	; 0x38
   3fba8:	ldrb	r1, [r3]
   3fbac:	and	r1, r1, #247	; 0xf7
   3fbb0:	bl	2d584 <fputs@plt+0x1c4e0>
   3fbb4:	ldr	r3, [sp, #20]
   3fbb8:	ldr	r2, [sp, #320]	; 0x140
   3fbbc:	ldrb	r1, [r3, #5]
   3fbc0:	ldr	r3, [r3, #56]	; 0x38
   3fbc4:	rev	r2, r2
   3fbc8:	add	r3, r3, r1
   3fbcc:	str	r2, [r3, #8]
   3fbd0:	ldr	r2, [sp, #36]	; 0x24
   3fbd4:	ldr	r3, [sp, #300]	; 0x12c
   3fbd8:	str	r3, [r2, #124]	; 0x7c
   3fbdc:	b	3fad4 <fputs@plt+0x2ea30>
   3fbe0:	cmp	r3, #0
   3fbe4:	bne	3fbfc <fputs@plt+0x2eb58>
   3fbe8:	ldr	r1, [sp, #20]
   3fbec:	ldr	r0, [sp, #112]	; 0x70
   3fbf0:	ldrh	r1, [r1, #16]
   3fbf4:	cmp	r1, r0
   3fbf8:	ble	411cc <fputs@plt+0x30128>
   3fbfc:	ldr	r3, [sp, #36]	; 0x24
   3fc00:	ldr	fp, [r2, #116]	; 0x74
   3fc04:	ldr	r2, [sp, #28]
   3fc08:	ldr	r0, [fp, #72]	; 0x48
   3fc0c:	add	r3, r3, r2, lsl #1
   3fc10:	ldrh	r4, [r3, #78]	; 0x4e
   3fc14:	bl	3a258 <fputs@plt+0x291b4>
   3fc18:	subs	r3, r0, #0
   3fc1c:	str	r3, [sp, #68]	; 0x44
   3fc20:	bne	411c4 <fputs@plt+0x30120>
   3fc24:	ldr	r3, [sp, #20]
   3fc28:	ldrb	r3, [r3, #3]
   3fc2c:	cmp	r3, #0
   3fc30:	beq	3fea4 <fputs@plt+0x2ee00>
   3fc34:	ldr	r3, [sp, #20]
   3fc38:	ldrb	r5, [r3, #1]
   3fc3c:	cmp	r5, #1
   3fc40:	bne	3fea4 <fputs@plt+0x2ee00>
   3fc44:	ldrh	r2, [r3, #18]
   3fc48:	ldrh	r3, [r3, #22]
   3fc4c:	cmp	r3, r2
   3fc50:	bne	3fea4 <fputs@plt+0x2ee00>
   3fc54:	ldr	r2, [fp, #84]	; 0x54
   3fc58:	cmp	r2, #1
   3fc5c:	beq	3fea4 <fputs@plt+0x2ee00>
   3fc60:	ldrh	r2, [fp, #18]
   3fc64:	cmp	r2, r4
   3fc68:	bne	3fea4 <fputs@plt+0x2ee00>
   3fc6c:	cmp	r3, #0
   3fc70:	bne	3fcd4 <fputs@plt+0x2ec30>
   3fc74:	movw	r0, #62577	; 0xf471
   3fc78:	bl	2d494 <fputs@plt+0x1c3f0>
   3fc7c:	str	r0, [sp, #28]
   3fc80:	ldr	r2, [sp, #20]
   3fc84:	mov	r3, #0
   3fc88:	mov	r0, r2
   3fc8c:	strb	r3, [r2, #1]
   3fc90:	bl	3ba38 <fputs@plt+0x2a994>
   3fc94:	ldr	r3, [sp, #36]	; 0x24
   3fc98:	ldr	r2, [sp, #36]	; 0x24
   3fc9c:	ldrb	r3, [r3, #68]	; 0x44
   3fca0:	sub	r3, r3, #1
   3fca4:	strb	r3, [r2, #68]	; 0x44
   3fca8:	ldr	r3, [sp, #28]
   3fcac:	cmp	r3, #0
   3fcb0:	beq	3fa54 <fputs@plt+0x2e9b0>
   3fcb4:	ldr	r3, [sp, #64]	; 0x40
   3fcb8:	cmp	r3, #0
   3fcbc:	beq	3fcc8 <fputs@plt+0x2ec24>
   3fcc0:	mov	r0, r3
   3fcc4:	bl	18024 <fputs@plt+0x6f80>
   3fcc8:	ldr	r0, [sp, #28]
   3fccc:	add	sp, sp, #348	; 0x15c
   3fcd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fcd4:	ldr	r3, [sp, #20]
   3fcd8:	add	r2, sp, #300	; 0x12c
   3fcdc:	add	r1, sp, #260	; 0x104
   3fce0:	ldr	r4, [r3, #52]	; 0x34
   3fce4:	ldr	r3, [sp, #68]	; 0x44
   3fce8:	mov	r0, r4
   3fcec:	str	r3, [sp]
   3fcf0:	bl	3e3fc <fputs@plt+0x2d358>
   3fcf4:	cmp	r0, #0
   3fcf8:	str	r0, [sp, #280]	; 0x118
   3fcfc:	bne	3fe98 <fputs@plt+0x2edf4>
   3fd00:	ldr	r3, [sp, #20]
   3fd04:	ldr	r0, [sp, #20]
   3fd08:	ldr	r1, [r3, #32]
   3fd0c:	ldr	r3, [r3, #76]	; 0x4c
   3fd10:	str	r1, [sp, #320]	; 0x140
   3fd14:	blx	r3
   3fd18:	mov	r1, #13
   3fd1c:	strh	r0, [sp, #240]	; 0xf0
   3fd20:	ldr	r0, [sp, #260]	; 0x104
   3fd24:	bl	2d584 <fputs@plt+0x1c4e0>
   3fd28:	add	r3, sp, #240	; 0xf0
   3fd2c:	add	r2, sp, #320	; 0x140
   3fd30:	ldr	r0, [sp, #260]	; 0x104
   3fd34:	mov	r1, r5
   3fd38:	bl	2e18c <fputs@plt+0x1d0e8>
   3fd3c:	cmp	r0, #0
   3fd40:	str	r0, [sp, #28]
   3fd44:	str	r0, [sp, #280]	; 0x118
   3fd48:	bne	3fc80 <fputs@plt+0x2ebdc>
   3fd4c:	ldr	r2, [sp, #260]	; 0x104
   3fd50:	ldrh	r3, [sp, #240]	; 0xf0
   3fd54:	ldrh	r1, [r2, #14]
   3fd58:	rsb	r3, r3, #-16777216	; 0xff000000
   3fd5c:	add	r3, r3, #16711680	; 0xff0000
   3fd60:	add	r3, r3, #65280	; 0xff00
   3fd64:	add	r3, r3, #254	; 0xfe
   3fd68:	sub	r3, r3, r1
   3fd6c:	ldr	r1, [r4, #36]	; 0x24
   3fd70:	add	r3, r3, r1
   3fd74:	strh	r3, [r2, #16]
   3fd78:	ldrb	r3, [r4, #17]
   3fd7c:	cmp	r3, #0
   3fd80:	beq	3fdc0 <fputs@plt+0x2ed1c>
   3fd84:	add	r5, sp, #280	; 0x118
   3fd88:	mov	r2, #5
   3fd8c:	ldr	r1, [sp, #300]	; 0x12c
   3fd90:	mov	r0, r4
   3fd94:	str	r5, [sp]
   3fd98:	ldr	r3, [fp, #84]	; 0x54
   3fd9c:	bl	3eaa8 <fputs@plt+0x2da04>
   3fda0:	ldr	r0, [sp, #260]	; 0x104
   3fda4:	ldrh	r3, [sp, #240]	; 0xf0
   3fda8:	ldrh	r2, [r0, #12]
   3fdac:	cmp	r2, r3
   3fdb0:	bcs	3fdc0 <fputs@plt+0x2ed1c>
   3fdb4:	mov	r2, r5
   3fdb8:	ldr	r1, [sp, #320]	; 0x140
   3fdbc:	bl	3eb7c <fputs@plt+0x2dad8>
   3fdc0:	ldr	r3, [sp, #20]
   3fdc4:	ldrh	r2, [r3, #18]
   3fdc8:	ldr	r3, [r3, #64]	; 0x40
   3fdcc:	add	r3, r3, r2, lsl #1
   3fdd0:	ldrh	r2, [r3, #-2]
   3fdd4:	ldr	r3, [sp, #20]
   3fdd8:	rev16	r2, r2
   3fddc:	ldrh	r3, [r3, #20]
   3fde0:	and	r2, r2, r3
   3fde4:	ldr	r3, [sp, #20]
   3fde8:	ldr	r3, [r3, #56]	; 0x38
   3fdec:	add	r3, r3, r2
   3fdf0:	str	r3, [sp, #320]	; 0x140
   3fdf4:	add	r3, r3, #9
   3fdf8:	ldr	r2, [sp, #320]	; 0x140
   3fdfc:	add	r1, r2, #1
   3fe00:	cmp	r3, r1
   3fe04:	str	r1, [sp, #320]	; 0x140
   3fe08:	movls	r1, #0
   3fe0c:	movhi	r1, #1
   3fe10:	ldrb	r0, [r2]
   3fe14:	ands	r1, r1, r0, lsr #7
   3fe18:	bne	3fdf8 <fputs@plt+0x2ed54>
   3fe1c:	add	r2, r2, #10
   3fe20:	add	r3, sp, #172	; 0xac
   3fe24:	ldr	r0, [sp, #320]	; 0x140
   3fe28:	add	r1, r0, #1
   3fe2c:	str	r1, [sp, #320]	; 0x140
   3fe30:	ldrb	r0, [r0]
   3fe34:	strb	r0, [r3], #1
   3fe38:	lsr	r0, r0, #7
   3fe3c:	cmp	r2, r1
   3fe40:	movls	r0, #0
   3fe44:	andhi	r0, r0, #1
   3fe48:	cmp	r0, #0
   3fe4c:	bne	3fe24 <fputs@plt+0x2ed80>
   3fe50:	add	ip, sp, #280	; 0x118
   3fe54:	ldrh	r1, [fp, #18]
   3fe58:	add	r2, sp, #168	; 0xa8
   3fe5c:	sub	r3, r3, r2
   3fe60:	str	ip, [sp, #8]
   3fe64:	ldr	ip, [sp, #20]
   3fe68:	ldr	ip, [ip, #84]	; 0x54
   3fe6c:	stm	sp, {r0, ip}
   3fe70:	mov	r0, fp
   3fe74:	bl	3f78c <fputs@plt+0x2e6e8>
   3fe78:	ldrb	r1, [fp, #5]
   3fe7c:	ldr	r3, [fp, #56]	; 0x38
   3fe80:	ldr	r2, [sp, #300]	; 0x12c
   3fe84:	add	r3, r3, r1
   3fe88:	rev	r2, r2
   3fe8c:	str	r2, [r3, #8]
   3fe90:	ldr	r0, [sp, #260]	; 0x104
   3fe94:	bl	3ba38 <fputs@plt+0x2a994>
   3fe98:	ldr	r3, [sp, #280]	; 0x118
   3fe9c:	str	r3, [sp, #28]
   3fea0:	b	3fc80 <fputs@plt+0x2ebdc>
   3fea4:	ldr	r3, [sp, #36]	; 0x24
   3fea8:	ldr	r3, [r3, #4]
   3feac:	ldr	r0, [r3, #32]
   3feb0:	bl	1eedc <fputs@plt+0xde38>
   3feb4:	ldr	r3, [sp, #36]	; 0x24
   3feb8:	mov	r2, #0
   3febc:	str	r2, [sp, #120]	; 0x78
   3fec0:	str	r2, [sp, #128]	; 0x80
   3fec4:	strb	r2, [sp, #132]	; 0x84
   3fec8:	ldrb	r3, [r3, #67]	; 0x43
   3fecc:	str	r2, [sp, #184]	; 0xb8
   3fed0:	str	r2, [sp, #192]	; 0xc0
   3fed4:	and	r3, r3, #1
   3fed8:	str	r3, [sp, #60]	; 0x3c
   3fedc:	ldr	r3, [fp, #52]	; 0x34
   3fee0:	str	r3, [sp, #32]
   3fee4:	subs	r3, r0, #0
   3fee8:	str	r3, [sp, #80]	; 0x50
   3feec:	moveq	r3, #7
   3fef0:	beq	40050 <fputs@plt+0x2efac>
   3fef4:	ldrb	r1, [fp, #1]
   3fef8:	ldrh	r0, [fp, #18]
   3fefc:	add	r3, r1, r0
   3ff00:	cmp	r3, #1
   3ff04:	str	r3, [sp, #44]	; 0x2c
   3ff08:	strle	r2, [sp, #40]	; 0x28
   3ff0c:	ble	3ff48 <fputs@plt+0x2eea4>
   3ff10:	subs	r3, r4, #0
   3ff14:	str	r3, [sp, #40]	; 0x28
   3ff18:	beq	3ff3c <fputs@plt+0x2ee98>
   3ff1c:	add	r2, r1, r0
   3ff20:	cmp	r3, r2
   3ff24:	ldrne	r3, [sp, #40]	; 0x28
   3ff28:	subeq	r3, r3, #2
   3ff2c:	ldreq	r2, [sp, #60]	; 0x3c
   3ff30:	subne	r3, r3, #1
   3ff34:	addeq	r3, r3, r2
   3ff38:	str	r3, [sp, #40]	; 0x28
   3ff3c:	ldr	r3, [sp, #60]	; 0x3c
   3ff40:	rsb	r3, r3, #2
   3ff44:	str	r3, [sp, #44]	; 0x2c
   3ff48:	ldrd	r2, [sp, #40]	; 0x28
   3ff4c:	add	r3, r3, r2
   3ff50:	sub	r3, r3, r1
   3ff54:	ldr	r1, [fp, #56]	; 0x38
   3ff58:	cmp	r0, r3
   3ff5c:	ldrbeq	r3, [fp, #5]
   3ff60:	addeq	r3, r3, #8
   3ff64:	beq	3ff80 <fputs@plt+0x2eedc>
   3ff68:	ldr	r2, [fp, #64]	; 0x40
   3ff6c:	lsl	r3, r3, #1
   3ff70:	ldrh	r3, [r2, r3]
   3ff74:	rev16	r2, r3
   3ff78:	ldrh	r3, [fp, #20]
   3ff7c:	and	r3, r3, r2
   3ff80:	add	r3, r1, r3
   3ff84:	ldr	r5, [sp, #44]	; 0x2c
   3ff88:	mov	r4, #0
   3ff8c:	str	r3, [sp, #88]	; 0x58
   3ff90:	ldr	r3, [sp, #88]	; 0x58
   3ff94:	ldr	r3, [r3]
   3ff98:	rev	r3, r3
   3ff9c:	str	r3, [sp, #124]	; 0x7c
   3ffa0:	ldr	r3, [sp, #44]	; 0x2c
   3ffa4:	lsl	r3, r3, #2
   3ffa8:	str	r3, [sp, #92]	; 0x5c
   3ffac:	add	r3, sp, #136	; 0x88
   3ffb0:	ldr	r2, [sp, #92]	; 0x5c
   3ffb4:	add	r6, r3, r2
   3ffb8:	add	r3, sp, #156	; 0x9c
   3ffbc:	add	r7, r3, r2
   3ffc0:	lsl	r3, r5, #2
   3ffc4:	mov	r2, r7
   3ffc8:	ldr	r0, [sp, #32]
   3ffcc:	ldr	r1, [sp, #124]	; 0x7c
   3ffd0:	str	r3, [sp, #24]
   3ffd4:	mov	r3, #0
   3ffd8:	str	r3, [sp]
   3ffdc:	bl	3cc88 <fputs@plt+0x2bbe4>
   3ffe0:	cmp	r0, #0
   3ffe4:	str	r0, [sp, #52]	; 0x34
   3ffe8:	str	r0, [sp, #120]	; 0x78
   3ffec:	beq	40074 <fputs@plt+0x2efd0>
   3fff0:	add	r2, r5, #1
   3fff4:	lsl	r2, r2, #2
   3fff8:	mov	r1, #0
   3fffc:	add	r0, sp, #156	; 0x9c
   40000:	bl	10e88 <memset@plt>
   40004:	mov	r3, #0
   40008:	str	r3, [sp, #24]
   4000c:	ldr	r0, [sp, #192]	; 0xc0
   40010:	add	r6, sp, #156	; 0x9c
   40014:	mov	r5, #0
   40018:	bl	17740 <fputs@plt+0x669c>
   4001c:	ldr	r3, [sp, #44]	; 0x2c
   40020:	add	r4, r3, #1
   40024:	add	r5, r5, #1
   40028:	ldr	r0, [r6], #4
   4002c:	bl	3ba38 <fputs@plt+0x2a994>
   40030:	cmp	r5, r4
   40034:	bne	40024 <fputs@plt+0x2ef80>
   40038:	add	r4, sp, #200	; 0xc8
   4003c:	ldr	r2, [sp, #24]
   40040:	ldr	r3, [sp, #68]	; 0x44
   40044:	cmp	r3, r2
   40048:	bne	411ac <fputs@plt+0x30108>
   4004c:	ldr	r3, [sp, #120]	; 0x78
   40050:	str	r3, [sp, #28]
   40054:	ldr	r3, [sp, #64]	; 0x40
   40058:	cmp	r3, #0
   4005c:	beq	40068 <fputs@plt+0x2efc4>
   40060:	mov	r0, r3
   40064:	bl	18024 <fputs@plt+0x6f80>
   40068:	ldr	r3, [sp, #80]	; 0x50
   4006c:	str	r3, [sp, #64]	; 0x40
   40070:	b	3fc80 <fputs@plt+0x2ebdc>
   40074:	ldr	r2, [r7], #-4
   40078:	subs	r5, r5, #1
   4007c:	ldrh	r3, [r2, #18]
   40080:	ldrb	r2, [r2, #1]
   40084:	add	r3, r3, #1
   40088:	add	r3, r3, r2
   4008c:	add	r4, r4, r3
   40090:	bcc	401b8 <fputs@plt+0x2f114>
   40094:	ldr	r3, [sp, #40]	; 0x28
   40098:	ldrh	r1, [fp, #22]
   4009c:	ldr	r2, [fp, #76]	; 0x4c
   400a0:	add	r9, r3, r5
   400a4:	ldrb	r3, [fp, #1]
   400a8:	cmp	r1, r9
   400ac:	bne	400ec <fputs@plt+0x2f048>
   400b0:	cmp	r3, #0
   400b4:	beq	400ec <fputs@plt+0x2f048>
   400b8:	ldr	r1, [fp, #32]
   400bc:	mov	r0, fp
   400c0:	ldr	r3, [r1]
   400c4:	str	r1, [r6, #-4]
   400c8:	rev	r3, r3
   400cc:	str	r3, [sp, #124]	; 0x7c
   400d0:	blx	r2
   400d4:	add	r3, sp, #260	; 0x104
   400d8:	str	r0, [r3, r5, lsl #2]
   400dc:	ldr	r3, [sp, #52]	; 0x34
   400e0:	strb	r3, [fp, #1]
   400e4:	sub	r6, r6, #4
   400e8:	b	3ffc0 <fputs@plt+0x2ef1c>
   400ec:	ldr	r1, [fp, #64]	; 0x40
   400f0:	sub	r3, r9, r3
   400f4:	mov	r0, fp
   400f8:	lsl	r3, r3, #1
   400fc:	ldrh	r3, [r1, r3]
   40100:	rev16	r1, r3
   40104:	ldrh	r3, [fp, #20]
   40108:	and	r3, r3, r1
   4010c:	ldr	r1, [fp, #56]	; 0x38
   40110:	add	sl, r1, r3
   40114:	ldr	r1, [sl]
   40118:	str	sl, [r6, #-4]
   4011c:	rev	r1, r1
   40120:	str	r1, [sp, #124]	; 0x7c
   40124:	mov	r1, sl
   40128:	blx	r2
   4012c:	add	r3, sp, #260	; 0x104
   40130:	mov	r8, r0
   40134:	str	r0, [r3, r5, lsl #2]
   40138:	ldr	r3, [sp, #32]
   4013c:	ldrh	r2, [r3, #22]
   40140:	tst	r2, #4
   40144:	beq	4019c <fputs@plt+0x2f0f8>
   40148:	ldr	r0, [fp, #56]	; 0x38
   4014c:	ldr	r2, [r3, #36]	; 0x24
   40150:	sub	r0, sl, r0
   40154:	add	r1, r8, r0
   40158:	cmp	r1, r2
   4015c:	ble	40174 <fputs@plt+0x2f0d0>
   40160:	movw	r0, #62916	; 0xf5c4
   40164:	bl	2d494 <fputs@plt+0x1c3f0>
   40168:	str	r0, [sp, #120]	; 0x78
   4016c:	ldr	r2, [sp, #24]
   40170:	b	3fff8 <fputs@plt+0x2ef54>
   40174:	ldr	r3, [sp, #80]	; 0x50
   40178:	mov	r2, r8
   4017c:	mov	r1, sl
   40180:	add	r0, r3, r0
   40184:	bl	10f18 <memcpy@plt>
   40188:	ldr	r2, [fp, #56]	; 0x38
   4018c:	sub	r3, sl, r2
   40190:	ldr	r2, [sp, #80]	; 0x50
   40194:	add	r3, r2, r3
   40198:	str	r3, [r6, #-4]
   4019c:	ldrb	r1, [fp, #1]
   401a0:	add	r3, sp, #120	; 0x78
   401a4:	mov	r2, r8
   401a8:	mov	r0, fp
   401ac:	sub	r1, r9, r1
   401b0:	bl	2dcdc <fputs@plt+0x1cc38>
   401b4:	b	400e4 <fputs@plt+0x2f040>
   401b8:	add	r3, r4, #3
   401bc:	mov	r0, #6
   401c0:	bic	r4, r3, #3
   401c4:	ldr	r3, [sp, #32]
   401c8:	ldr	r3, [r3, #32]
   401cc:	mla	r0, r0, r4, r3
   401d0:	bl	1e6fc <fputs@plt+0xd658>
   401d4:	cmp	r0, #0
   401d8:	str	r0, [sp, #192]	; 0xc0
   401dc:	moveq	r3, #7
   401e0:	streq	r0, [sp, #24]
   401e4:	streq	r3, [sp, #120]	; 0x78
   401e8:	beq	4000c <fputs@plt+0x2ef68>
   401ec:	add	r0, r0, r4, lsl #2
   401f0:	ldr	r7, [sp, #52]	; 0x34
   401f4:	add	r3, r0, r4, lsl #1
   401f8:	str	r3, [sp, #24]
   401fc:	mov	r6, r7
   40200:	ldr	r3, [sp, #156]	; 0x9c
   40204:	str	r0, [sp, #196]	; 0xc4
   40208:	str	r3, [sp, #188]	; 0xbc
   4020c:	ldrb	r2, [r3, #4]
   40210:	ldrb	r3, [r3, #3]
   40214:	lsl	r2, r2, #2
   40218:	str	r3, [sp, #48]	; 0x30
   4021c:	str	r2, [sp, #56]	; 0x38
   40220:	add	r3, sp, #156	; 0x9c
   40224:	ldr	r2, [sp, #156]	; 0x9c
   40228:	ldr	r4, [r3, r6, lsl #2]
   4022c:	ldr	r2, [r2, #56]	; 0x38
   40230:	ldr	r8, [r4, #56]	; 0x38
   40234:	ldrh	r5, [r4, #14]
   40238:	ldrb	r2, [r2]
   4023c:	ldrb	r1, [r8]
   40240:	add	r5, r8, r5
   40244:	ldrh	r3, [r4, #18]
   40248:	ldrh	r9, [r4, #20]
   4024c:	cmp	r1, r2
   40250:	beq	4026c <fputs@plt+0x2f1c8>
   40254:	movw	r0, #62983	; 0xf607
   40258:	bl	2d494 <fputs@plt+0x1c3f0>
   4025c:	str	r0, [sp, #120]	; 0x78
   40260:	b	40004 <fputs@plt+0x2ef60>
   40264:	mov	r6, r3
   40268:	b	40220 <fputs@plt+0x2f17c>
   4026c:	ldrb	r2, [r4, #1]
   40270:	mov	r1, #0
   40274:	ldr	r0, [sp, #184]	; 0xb8
   40278:	add	r2, r2, r3
   4027c:	ldr	r3, [sp, #196]	; 0xc4
   40280:	lsl	r2, r2, #1
   40284:	add	r0, r3, r0, lsl #1
   40288:	bl	10e88 <memset@plt>
   4028c:	ldrb	r3, [r4, #1]
   40290:	cmp	r3, #0
   40294:	beq	402f8 <fputs@plt+0x2f254>
   40298:	ldr	r1, [sp, #184]	; 0xb8
   4029c:	mov	r0, #0
   402a0:	sub	sl, r5, #2
   402a4:	mov	r3, r0
   402a8:	ldr	r2, [sp, #192]	; 0xc0
   402ac:	ldrh	ip, [r4, #22]
   402b0:	add	lr, r2, r1, lsl #2
   402b4:	cmp	ip, r0
   402b8:	bgt	404d4 <fputs@plt+0x2f430>
   402bc:	add	r1, r1, ip
   402c0:	cmp	r3, #0
   402c4:	add	r5, r5, ip, lsl #1
   402c8:	mov	r3, #0
   402cc:	add	ip, r4, #32
   402d0:	strne	r1, [sp, #184]	; 0xb8
   402d4:	mov	r1, r3
   402d8:	ldr	r0, [sp, #184]	; 0xb8
   402dc:	add	r2, r2, r0, lsl #2
   402e0:	ldrb	sl, [r4, #1]
   402e4:	add	lr, r3, r0
   402e8:	cmp	r3, sl
   402ec:	blt	404f4 <fputs@plt+0x2f450>
   402f0:	cmp	r1, #0
   402f4:	strne	lr, [sp, #184]	; 0xb8
   402f8:	ldrh	r2, [r4, #18]
   402fc:	mov	r1, #0
   40300:	ldrh	r3, [r4, #14]
   40304:	ldr	r0, [sp, #192]	; 0xc0
   40308:	add	r3, r3, r2, lsl #1
   4030c:	ldr	r2, [sp, #184]	; 0xb8
   40310:	add	r3, r8, r3
   40314:	cmp	r3, r5
   40318:	mov	ip, r5
   4031c:	bhi	40508 <fputs@plt+0x2f464>
   40320:	cmp	r1, #0
   40324:	ldr	r1, [sp, #44]	; 0x2c
   40328:	strne	r2, [sp, #184]	; 0xb8
   4032c:	add	r2, sp, #240	; 0xf0
   40330:	ldr	r3, [sp, #184]	; 0xb8
   40334:	str	r3, [r2, r6, lsl #2]
   40338:	ldr	r2, [sp, #48]	; 0x30
   4033c:	clz	r2, r2
   40340:	lsr	r2, r2, #5
   40344:	str	r2, [sp, #76]	; 0x4c
   40348:	cmp	r1, r6
   4034c:	movle	r2, #0
   40350:	andgt	r2, r2, #1
   40354:	cmp	r2, #0
   40358:	beq	403f0 <fputs@plt+0x2f34c>
   4035c:	add	r2, sp, #260	; 0x104
   40360:	ldr	r1, [sp, #196]	; 0xc4
   40364:	lsl	r3, r3, #1
   40368:	ldr	r2, [r2, r6, lsl #2]
   4036c:	strh	r2, [r1, r3]
   40370:	add	r1, sp, #136	; 0x88
   40374:	uxth	r2, r2
   40378:	ldr	r3, [sp, #24]
   4037c:	ldr	r1, [r1, r6, lsl #2]
   40380:	add	r3, r3, r7
   40384:	add	r7, r7, r2
   40388:	mov	r0, r3
   4038c:	bl	10f18 <memcpy@plt>
   40390:	ldr	r1, [sp, #56]	; 0x38
   40394:	mov	r3, r0
   40398:	ldr	ip, [sp, #56]	; 0x38
   4039c:	ldr	r2, [sp, #184]	; 0xb8
   403a0:	add	r0, r0, r1
   403a4:	ldr	r1, [sp, #192]	; 0xc0
   403a8:	str	r0, [r1, r2, lsl #2]
   403ac:	lsl	r2, r2, #1
   403b0:	ldr	r0, [sp, #196]	; 0xc4
   403b4:	ldrh	r1, [r0, r2]
   403b8:	sub	r1, r1, ip
   403bc:	strh	r1, [r0, r2]
   403c0:	ldrb	r2, [r4, #4]
   403c4:	cmp	r2, #0
   403c8:	movne	r3, r7
   403cc:	movne	r1, #0
   403d0:	bne	40550 <fputs@plt+0x2f4ac>
   403d4:	ldr	r2, [r4, #56]	; 0x38
   403d8:	ldr	r1, [sp, #56]	; 0x38
   403dc:	ldr	r2, [r2, #8]
   403e0:	str	r2, [r3, r1]
   403e4:	ldr	r3, [sp, #184]	; 0xb8
   403e8:	add	r3, r3, #1
   403ec:	str	r3, [sp, #184]	; 0xb8
   403f0:	ldr	r2, [sp, #44]	; 0x2c
   403f4:	add	r3, r6, #1
   403f8:	cmp	r2, r6
   403fc:	bgt	40264 <fputs@plt+0x2f1c0>
   40400:	ldr	r2, [sp, #32]
   40404:	add	r4, sp, #260	; 0x104
   40408:	mov	r6, #0
   4040c:	mov	r8, r4
   40410:	add	r5, sp, #220	; 0xdc
   40414:	ldr	r3, [sp, #56]	; 0x38
   40418:	ldr	r2, [r2, #36]	; 0x24
   4041c:	sub	r3, r3, #12
   40420:	add	r3, r3, r2
   40424:	str	r3, [sp, #84]	; 0x54
   40428:	add	r3, sp, #240	; 0xf0
   4042c:	add	r2, sp, #156	; 0x9c
   40430:	ldr	r1, [sp, #84]	; 0x54
   40434:	ldr	r7, [r2, r6, lsl #2]
   40438:	ldrh	r2, [r7, #16]
   4043c:	sub	r2, r1, r2
   40440:	cmp	r2, #0
   40444:	str	r2, [r8], #4
   40448:	blt	40578 <fputs@plt+0x2f4d4>
   4044c:	add	sl, r7, #32
   40450:	mov	r9, #0
   40454:	ldrb	r2, [r7, #1]
   40458:	cmp	r9, r2
   4045c:	blt	40580 <fputs@plt+0x2f4dc>
   40460:	ldr	r1, [sp, #44]	; 0x2c
   40464:	ldr	r2, [r3, r6, lsl #2]
   40468:	cmp	r1, r6
   4046c:	str	r2, [r5, r6, lsl #2]
   40470:	add	r2, r6, #1
   40474:	bgt	40570 <fputs@plt+0x2f4cc>
   40478:	add	r3, r1, #1
   4047c:	mov	r6, #2
   40480:	mov	r7, r3
   40484:	mov	r8, #1
   40488:	str	r3, [sp, #72]	; 0x48
   4048c:	ldr	sl, [r4]
   40490:	ldr	r3, [sp, #84]	; 0x54
   40494:	cmp	r3, sl
   40498:	blt	405ac <fputs@plt+0x2f508>
   4049c:	ldr	r9, [r5]
   404a0:	ldr	r3, [sp, #184]	; 0xb8
   404a4:	cmp	r9, r3
   404a8:	blt	4063c <fputs@plt+0x2f598>
   404ac:	mov	r7, r8
   404b0:	add	r3, r6, #1
   404b4:	sub	r6, r6, #1
   404b8:	cmp	r7, r6
   404bc:	add	r8, r8, #1
   404c0:	add	r5, r5, #4
   404c4:	add	r4, r4, #4
   404c8:	ble	406cc <fputs@plt+0x2f628>
   404cc:	mov	r6, r3
   404d0:	b	4048c <fputs@plt+0x2f3e8>
   404d4:	ldrh	r3, [sl, #2]!
   404d8:	add	r0, r0, #1
   404dc:	rev16	r3, r3
   404e0:	and	r3, r3, r9
   404e4:	add	r3, r8, r3
   404e8:	str	r3, [lr], #4
   404ec:	mov	r3, #1
   404f0:	b	402b4 <fputs@plt+0x2f210>
   404f4:	ldr	r1, [ip], #4
   404f8:	add	r3, r3, #1
   404fc:	str	r1, [r2], #4
   40500:	mov	r1, #1
   40504:	b	402e0 <fputs@plt+0x2f23c>
   40508:	ldrh	r1, [ip]
   4050c:	add	r5, r5, #2
   40510:	rev16	r1, r1
   40514:	and	r1, r1, r9
   40518:	add	r1, r8, r1
   4051c:	str	r1, [r0, r2, lsl #2]
   40520:	add	r2, r2, #1
   40524:	mov	r1, #1
   40528:	b	40314 <fputs@plt+0x2f270>
   4052c:	ldr	r2, [sp, #24]
   40530:	strb	r1, [r2, r3]
   40534:	add	r3, r3, #1
   40538:	ldr	r2, [sp, #184]	; 0xb8
   4053c:	ldr	ip, [sp, #196]	; 0xc4
   40540:	lsl	r2, r2, #1
   40544:	ldrh	r0, [ip, r2]
   40548:	add	r0, r0, #1
   4054c:	strh	r0, [ip, r2]
   40550:	ldr	r2, [sp, #184]	; 0xb8
   40554:	mov	r7, r3
   40558:	ldr	r0, [sp, #196]	; 0xc4
   4055c:	lsl	r2, r2, #1
   40560:	ldrh	r2, [r0, r2]
   40564:	cmp	r2, #3
   40568:	bls	4052c <fputs@plt+0x2f488>
   4056c:	b	403e4 <fputs@plt+0x2f340>
   40570:	mov	r6, r2
   40574:	b	4042c <fputs@plt+0x2f388>
   40578:	movw	r0, #63081	; 0xf669
   4057c:	b	40258 <fputs@plt+0x2f1b4>
   40580:	mov	r0, r7
   40584:	ldr	r1, [sl], #4
   40588:	add	r9, r9, #1
   4058c:	ldr	r2, [r7, #76]	; 0x4c
   40590:	blx	r2
   40594:	ldr	r2, [r8, #-4]
   40598:	add	r0, r0, #2
   4059c:	add	r3, sp, #240	; 0xf0
   405a0:	add	r2, r2, r0
   405a4:	str	r2, [r8, #-4]
   405a8:	b	40454 <fputs@plt+0x2f3b0>
   405ac:	cmp	r7, r8
   405b0:	bgt	405d4 <fputs@plt+0x2f530>
   405b4:	cmp	r6, #6
   405b8:	mov	r7, r6
   405bc:	movweq	r0, #63093	; 0xf675
   405c0:	beq	40258 <fputs@plt+0x2f1b4>
   405c4:	mov	r3, #0
   405c8:	str	r3, [r4, #4]
   405cc:	ldr	r3, [sp, #184]	; 0xb8
   405d0:	str	r3, [r5, #4]
   405d4:	ldr	r3, [r5]
   405d8:	add	r0, sp, #184	; 0xb8
   405dc:	sub	r9, r3, #1
   405e0:	str	r3, [sp, #24]
   405e4:	mov	r1, r9
   405e8:	bl	14408 <fputs@plt+0x3364>
   405ec:	ldr	r3, [sp, #48]	; 0x30
   405f0:	add	r0, r0, #2
   405f4:	sub	sl, sl, r0
   405f8:	str	sl, [r4]
   405fc:	cmp	r3, #0
   40600:	bne	40628 <fputs@plt+0x2f584>
   40604:	ldr	r3, [sp, #24]
   40608:	ldr	r2, [sp, #184]	; 0xb8
   4060c:	cmp	r3, r2
   40610:	ldrge	r0, [sp, #48]	; 0x30
   40614:	bge	40628 <fputs@plt+0x2f584>
   40618:	mov	r1, r3
   4061c:	add	r0, sp, #184	; 0xb8
   40620:	bl	14408 <fputs@plt+0x3364>
   40624:	add	r0, r0, #2
   40628:	ldr	r3, [r4, #4]
   4062c:	str	r9, [r5]
   40630:	add	r0, r3, r0
   40634:	str	r0, [r4, #4]
   40638:	b	4048c <fputs@plt+0x2f3e8>
   4063c:	mov	r1, r9
   40640:	add	r0, sp, #184	; 0xb8
   40644:	bl	14408 <fputs@plt+0x3364>
   40648:	ldr	r3, [r4]
   4064c:	add	r0, r0, #2
   40650:	ldr	r2, [sp, #84]	; 0x54
   40654:	add	r3, r0, r3
   40658:	cmp	r2, r3
   4065c:	blt	406a4 <fputs@plt+0x2f600>
   40660:	str	r3, [r4]
   40664:	add	r1, r9, #1
   40668:	ldr	r3, [sp, #48]	; 0x30
   4066c:	str	r1, [r5]
   40670:	cmp	r3, #0
   40674:	bne	40694 <fputs@plt+0x2f5f0>
   40678:	ldr	r3, [sp, #184]	; 0xb8
   4067c:	cmp	r1, r3
   40680:	ldrge	r0, [sp, #48]	; 0x30
   40684:	bge	40694 <fputs@plt+0x2f5f0>
   40688:	add	r0, sp, #184	; 0xb8
   4068c:	bl	14408 <fputs@plt+0x3364>
   40690:	add	r0, r0, #2
   40694:	ldr	r3, [r4, #4]
   40698:	sub	r0, r3, r0
   4069c:	str	r0, [r4, #4]
   406a0:	b	4049c <fputs@plt+0x2f3f8>
   406a4:	ldr	r3, [sp, #184]	; 0xb8
   406a8:	cmp	r9, r3
   406ac:	bge	404ac <fputs@plt+0x2f408>
   406b0:	cmp	r6, #2
   406b4:	ldrne	r3, [r5, #-4]
   406b8:	moveq	r3, #0
   406bc:	cmp	r9, r3
   406c0:	bgt	404b0 <fputs@plt+0x2f40c>
   406c4:	movw	r0, #63126	; 0xf696
   406c8:	b	40258 <fputs@plt+0x2f1b4>
   406cc:	sub	r5, r7, #-1073741822	; 0xc0000002
   406d0:	add	r3, sp, #220	; 0xdc
   406d4:	lsl	r5, r5, #2
   406d8:	sub	r4, r7, #1
   406dc:	add	r8, r3, r5
   406e0:	add	r3, sp, #344	; 0x158
   406e4:	add	r5, r3, r5
   406e8:	sub	r5, r5, #80	; 0x50
   406ec:	cmp	r4, #0
   406f0:	bne	407c8 <fputs@plt+0x2f724>
   406f4:	ldr	r3, [sp, #156]	; 0x9c
   406f8:	mov	r6, r4
   406fc:	ldr	r3, [r3, #56]	; 0x38
   40700:	ldrb	r5, [r3]
   40704:	str	r4, [sp, #100]	; 0x64
   40708:	ldr	r3, [sp, #72]	; 0x48
   4070c:	cmp	r3, r4
   40710:	ble	408a4 <fputs@plt+0x2f800>
   40714:	add	r2, sp, #156	; 0x9c
   40718:	add	r1, sp, #200	; 0xc8
   4071c:	ldr	r3, [r2, r4, lsl #2]
   40720:	str	r6, [r2, r4, lsl #2]
   40724:	str	r3, [r1, r4, lsl #2]
   40728:	ldr	r0, [r3, #72]	; 0x48
   4072c:	str	r3, [sp, #320]	; 0x140
   40730:	bl	3a258 <fputs@plt+0x291b4>
   40734:	cmp	r0, #0
   40738:	add	r3, r4, #1
   4073c:	str	r3, [sp, #24]
   40740:	str	r0, [sp, #120]	; 0x78
   40744:	bne	4000c <fputs@plt+0x2ef68>
   40748:	ldr	r3, [sp, #24]
   4074c:	add	r4, r4, #1
   40750:	cmp	r7, r3
   40754:	bgt	40704 <fputs@plt+0x2f660>
   40758:	add	r3, sp, #200	; 0xc8
   4075c:	add	r1, sp, #280	; 0x118
   40760:	add	lr, sp, #300	; 0x12c
   40764:	add	ip, sp, #144	; 0x90
   40768:	mov	r4, r3
   4076c:	mov	r2, #0
   40770:	str	r3, [sp, #96]	; 0x60
   40774:	mov	r6, r1
   40778:	ldr	r3, [r4], #4
   4077c:	ldr	r0, [r3, #84]	; 0x54
   40780:	ldr	r3, [r3, #72]	; 0x48
   40784:	str	r0, [r1], #4
   40788:	str	r0, [lr], #4
   4078c:	ldrh	r3, [r3, #24]
   40790:	strh	r3, [ip], #2
   40794:	mov	r3, #0
   40798:	cmp	r3, r2
   4079c:	bne	40940 <fputs@plt+0x2f89c>
   407a0:	add	r2, r3, #1
   407a4:	ldr	r3, [sp, #24]
   407a8:	cmp	r2, r3
   407ac:	bne	40778 <fputs@plt+0x2f6d4>
   407b0:	mov	r8, #0
   407b4:	add	r7, sp, #300	; 0x12c
   407b8:	mvn	r6, #0
   407bc:	mov	r4, #0
   407c0:	mov	r3, #1
   407c4:	b	40974 <fputs@plt+0x2f8d0>
   407c8:	ldmda	r5, {r3, sl}
   407cc:	add	r0, sp, #184	; 0xb8
   407d0:	ldr	r6, [r8]
   407d4:	str	r3, [sp, #24]
   407d8:	ldr	r3, [sp, #48]	; 0x30
   407dc:	sub	r9, r6, #1
   407e0:	sub	r6, r6, r3
   407e4:	mov	r1, r6
   407e8:	lsl	r6, r6, #1
   407ec:	bl	14408 <fputs@plt+0x3364>
   407f0:	mov	r1, r9
   407f4:	add	r0, sp, #184	; 0xb8
   407f8:	bl	14408 <fputs@plt+0x3364>
   407fc:	cmp	sl, #0
   40800:	beq	4083c <fputs@plt+0x2f798>
   40804:	ldr	r3, [sp, #60]	; 0x3c
   40808:	cmp	r3, #0
   4080c:	bne	40874 <fputs@plt+0x2f7d0>
   40810:	ldr	r3, [sp, #196]	; 0xc4
   40814:	lsl	r1, r9, #1
   40818:	ldrh	r2, [r3, r6]
   4081c:	ldrh	r3, [r3, r1]
   40820:	ldr	r1, [sp, #24]
   40824:	add	r2, r2, sl
   40828:	add	r2, r2, #1
   4082c:	add	r3, r3, #2
   40830:	sub	r3, r1, r3
   40834:	cmp	r2, r3
   40838:	bge	40874 <fputs@plt+0x2f7d0>
   4083c:	ldr	r2, [sp, #196]	; 0xc4
   40840:	str	r9, [r8]
   40844:	ldrh	r3, [r2, r6]
   40848:	sub	r6, r6, #2
   4084c:	add	r3, r3, #2
   40850:	add	sl, sl, r3
   40854:	lsl	r3, r9, #1
   40858:	subs	r9, r9, #1
   4085c:	ldrh	r3, [r2, r3]
   40860:	ldr	r2, [sp, #24]
   40864:	add	r3, r3, #2
   40868:	sub	r3, r2, r3
   4086c:	str	r3, [sp, #24]
   40870:	bpl	407f0 <fputs@plt+0x2f74c>
   40874:	ldr	r2, [r8], #-4
   40878:	cmp	r4, #1
   4087c:	sub	r4, r4, #1
   40880:	str	sl, [r5]
   40884:	ldr	r3, [sp, #24]
   40888:	str	r3, [r5, #-4]!
   4088c:	moveq	r3, #0
   40890:	ldrne	r3, [r8]
   40894:	cmp	r2, r3
   40898:	bgt	406ec <fputs@plt+0x2f648>
   4089c:	movw	r0, #63168	; 0xf6c0
   408a0:	b	40258 <fputs@plt+0x2f1b4>
   408a4:	add	r2, sp, #124	; 0x7c
   408a8:	add	r1, sp, #320	; 0x140
   408ac:	str	r6, [sp]
   408b0:	ldr	r3, [sp, #60]	; 0x3c
   408b4:	ldr	r0, [sp, #32]
   408b8:	cmp	r3, #0
   408bc:	ldreq	r3, [sp, #124]	; 0x7c
   408c0:	movne	r3, #1
   408c4:	bl	3e3fc <fputs@plt+0x2d358>
   408c8:	cmp	r0, #0
   408cc:	str	r0, [sp, #120]	; 0x78
   408d0:	bne	40938 <fputs@plt+0x2f894>
   408d4:	mov	r1, r5
   408d8:	ldr	r0, [sp, #320]	; 0x140
   408dc:	bl	2d584 <fputs@plt+0x1c4e0>
   408e0:	add	r3, sp, #200	; 0xc8
   408e4:	ldr	r2, [sp, #184]	; 0xb8
   408e8:	ldr	r1, [sp, #320]	; 0x140
   408ec:	str	r1, [r3, r4, lsl #2]
   408f0:	add	r3, r4, #1
   408f4:	str	r3, [sp, #24]
   408f8:	add	r3, sp, #240	; 0xf0
   408fc:	str	r2, [r3, r4, lsl #2]
   40900:	ldr	r3, [sp, #32]
   40904:	ldrb	r3, [r3, #17]
   40908:	cmp	r3, #0
   4090c:	beq	40748 <fputs@plt+0x2f6a4>
   40910:	add	r3, sp, #120	; 0x78
   40914:	mov	r2, #5
   40918:	ldr	r0, [sp, #32]
   4091c:	str	r3, [sp]
   40920:	ldr	r3, [fp, #84]	; 0x54
   40924:	ldr	r1, [r1, #84]	; 0x54
   40928:	bl	3eaa8 <fputs@plt+0x2da04>
   4092c:	ldr	r3, [sp, #120]	; 0x78
   40930:	cmp	r3, #0
   40934:	b	40744 <fputs@plt+0x2f6a0>
   40938:	str	r4, [sp, #24]
   4093c:	b	4000c <fputs@plt+0x2ef68>
   40940:	ldr	r7, [r6, r3, lsl #2]
   40944:	cmp	r0, r7
   40948:	bne	4095c <fputs@plt+0x2f8b8>
   4094c:	movw	r0, #63242	; 0xf70a
   40950:	bl	2d494 <fputs@plt+0x1c3f0>
   40954:	str	r0, [sp, #120]	; 0x78
   40958:	b	4000c <fputs@plt+0x2ef68>
   4095c:	add	r3, r3, #1
   40960:	b	40798 <fputs@plt+0x2f6f4>
   40964:	ldr	r2, [r7, r3, lsl #2]
   40968:	cmp	r2, r1
   4096c:	movcc	r4, r3
   40970:	add	r3, r3, #1
   40974:	ldr	r0, [sp, #24]
   40978:	add	r2, sp, #344	; 0x158
   4097c:	add	r2, r2, r4, lsl #2
   40980:	ldr	r1, [r2, #-44]	; 0xffffffd4
   40984:	cmp	r3, r0
   40988:	bne	40964 <fputs@plt+0x2f8c0>
   4098c:	cmp	r4, r8
   40990:	str	r6, [r2, #-44]	; 0xffffffd4
   40994:	str	r1, [sp, #124]	; 0x7c
   40998:	beq	409f0 <fputs@plt+0x2f94c>
   4099c:	ble	409c4 <fputs@plt+0x2f920>
   409a0:	ldr	r3, [r2, #-144]	; 0xffffff70
   409a4:	ldr	r0, [r3, #72]	; 0x48
   409a8:	ldr	r3, [sp, #32]
   409ac:	ldr	r1, [r3, #44]	; 0x2c
   409b0:	mov	r3, #0
   409b4:	strh	r3, [r0, #24]
   409b8:	add	r1, r1, #1
   409bc:	add	r1, r1, r4
   409c0:	bl	136cc <fputs@plt+0x2628>
   409c4:	add	r3, sp, #200	; 0xc8
   409c8:	ldr	r1, [sp, #124]	; 0x7c
   409cc:	ldr	r9, [r3, r8, lsl #2]
   409d0:	add	r3, sp, #344	; 0x158
   409d4:	add	r4, r3, r4, lsl #1
   409d8:	ldrh	r3, [r4, #-200]	; 0xffffff38
   409dc:	ldr	r0, [r9, #72]	; 0x48
   409e0:	strh	r3, [r0, #24]
   409e4:	bl	136cc <fputs@plt+0x2628>
   409e8:	ldr	r3, [sp, #124]	; 0x7c
   409ec:	str	r3, [r9, #84]	; 0x54
   409f0:	ldr	r3, [sp, #24]
   409f4:	add	r8, r8, #1
   409f8:	cmp	r8, r3
   409fc:	bne	407bc <fputs@plt+0x2f718>
   40a00:	add	r3, sp, #344	; 0x158
   40a04:	ldr	r1, [sp, #88]	; 0x58
   40a08:	eor	r5, r5, #8
   40a0c:	ldr	r2, [sp, #100]	; 0x64
   40a10:	add	r3, r3, r2, lsl #2
   40a14:	ldr	r2, [r3, #-144]	; 0xffffff70
   40a18:	ldr	r3, [r2, #84]	; 0x54
   40a1c:	rev	r3, r3
   40a20:	str	r3, [r1]
   40a24:	ldr	r1, [sp, #24]
   40a28:	ldr	r3, [sp, #72]	; 0x48
   40a2c:	subs	r3, r3, r1
   40a30:	movne	r3, #1
   40a34:	ands	r3, r3, r5, lsr #3
   40a38:	beq	40a68 <fputs@plt+0x2f9c4>
   40a3c:	ldr	r3, [sp, #72]	; 0x48
   40a40:	ldr	r2, [r2, #56]	; 0x38
   40a44:	cmp	r3, r1
   40a48:	ldr	r1, [sp, #92]	; 0x5c
   40a4c:	addge	r3, sp, #152	; 0x98
   40a50:	addlt	r3, sp, #196	; 0xc4
   40a54:	add	r3, r3, r1
   40a58:	ldr	r3, [r3, #4]
   40a5c:	ldr	r3, [r3, #56]	; 0x38
   40a60:	ldr	r3, [r3, #8]
   40a64:	str	r3, [r2, #8]
   40a68:	ldr	r3, [sp, #32]
   40a6c:	ldrb	r3, [r3, #17]
   40a70:	cmp	r3, #0
   40a74:	bne	40b8c <fputs@plt+0x2fae8>
   40a78:	mov	r6, #0
   40a7c:	add	r9, sp, #200	; 0xc8
   40a80:	mov	r4, r6
   40a84:	add	r8, sp, #220	; 0xdc
   40a88:	ldr	r3, [sp, #100]	; 0x64
   40a8c:	cmp	r4, r3
   40a90:	bne	40ce4 <fputs@plt+0x2fc40>
   40a94:	ldr	r3, [sp, #24]
   40a98:	rsb	r3, r3, #1
   40a9c:	str	r3, [sp, #60]	; 0x3c
   40aa0:	ldr	r3, [sp, #60]	; 0x3c
   40aa4:	cmp	r3, #0
   40aa8:	rsblt	r3, r3, #0
   40aac:	str	r3, [sp, #40]	; 0x28
   40ab0:	add	r3, sp, #344	; 0x158
   40ab4:	ldr	r2, [sp, #40]	; 0x28
   40ab8:	add	r3, r3, r2
   40abc:	ldrb	r3, [r3, #-216]	; 0xffffff28
   40ac0:	cmp	r3, #0
   40ac4:	bne	40af0 <fputs@plt+0x2fa4c>
   40ac8:	ldr	r3, [sp, #60]	; 0x3c
   40acc:	cmp	r3, #0
   40ad0:	bge	40dd0 <fputs@plt+0x2fd2c>
   40ad4:	sub	r3, r2, #1
   40ad8:	add	r2, sp, #344	; 0x158
   40adc:	add	r3, r2, r3, lsl #2
   40ae0:	ldr	r2, [r3, #-104]	; 0xffffff98
   40ae4:	ldr	r3, [r3, #-124]	; 0xffffff84
   40ae8:	cmp	r2, r3
   40aec:	bge	40de0 <fputs@plt+0x2fd3c>
   40af0:	ldr	r2, [sp, #24]
   40af4:	ldr	r3, [sp, #60]	; 0x3c
   40af8:	add	r3, r3, #1
   40afc:	cmp	r3, r2
   40b00:	str	r3, [sp, #60]	; 0x3c
   40b04:	bne	40aa0 <fputs@plt+0x2f9fc>
   40b08:	ldr	r3, [sp, #28]
   40b0c:	cmp	r3, #1
   40b10:	bne	4113c <fputs@plt+0x30098>
   40b14:	ldrh	r3, [fp, #18]
   40b18:	cmp	r3, #0
   40b1c:	bne	4113c <fputs@plt+0x30098>
   40b20:	ldr	r4, [sp, #200]	; 0xc8
   40b24:	ldrb	r2, [fp, #5]
   40b28:	ldrh	r3, [r4, #16]
   40b2c:	cmp	r2, r3
   40b30:	bhi	4113c <fputs@plt+0x30098>
   40b34:	mov	r0, r4
   40b38:	bl	2dfe8 <fputs@plt+0x1cf44>
   40b3c:	cmp	r0, #0
   40b40:	str	r0, [sp, #120]	; 0x78
   40b44:	bne	40b58 <fputs@plt+0x2fab4>
   40b48:	add	r2, sp, #120	; 0x78
   40b4c:	mov	r1, fp
   40b50:	mov	r0, r4
   40b54:	bl	3ecc8 <fputs@plt+0x2dc24>
   40b58:	add	r1, sp, #120	; 0x78
   40b5c:	mov	r0, r4
   40b60:	bl	3f760 <fputs@plt+0x2e6bc>
   40b64:	ldr	r4, [sp, #24]
   40b68:	add	r5, sp, #156	; 0x9c
   40b6c:	ldr	r3, [sp, #72]	; 0x48
   40b70:	cmp	r3, r4
   40b74:	ble	4000c <fputs@plt+0x2ef68>
   40b78:	add	r1, sp, #120	; 0x78
   40b7c:	ldr	r0, [r5, r4, lsl #2]
   40b80:	add	r4, r4, #1
   40b84:	bl	3f760 <fputs@plt+0x2e6bc>
   40b88:	b	40b6c <fputs@plt+0x2fac8>
   40b8c:	ldr	r5, [sp, #200]	; 0xc8
   40b90:	mov	r4, #0
   40b94:	mov	r8, r4
   40b98:	mov	r6, r4
   40b9c:	ldrb	r3, [r5, #1]
   40ba0:	ldrh	r7, [r5, #18]
   40ba4:	ldr	sl, [r5, #56]	; 0x38
   40ba8:	add	r7, r7, r3
   40bac:	ldr	r3, [sp, #32]
   40bb0:	ldr	r3, [r3, #36]	; 0x24
   40bb4:	str	r3, [sp, #60]	; 0x3c
   40bb8:	ldr	r3, [sp, #184]	; 0xb8
   40bbc:	cmp	r6, r3
   40bc0:	bge	40a78 <fputs@plt+0x2f9d4>
   40bc4:	ldr	r3, [sp, #192]	; 0xc0
   40bc8:	cmp	r6, r7
   40bcc:	ldr	r9, [r3, r6, lsl #2]
   40bd0:	bne	40c10 <fputs@plt+0x2fb6c>
   40bd4:	add	r4, r4, #1
   40bd8:	add	r2, sp, #344	; 0x158
   40bdc:	ldr	r3, [sp, #24]
   40be0:	cmp	r4, r3
   40be4:	lsl	r3, r4, #2
   40be8:	add	r3, r2, r3
   40bec:	ldrlt	r2, [r3, #-144]	; 0xffffff70
   40bf0:	ldrge	r2, [r3, #-188]	; 0xffffff44
   40bf4:	ldrb	r1, [r2, #1]
   40bf8:	ldrh	r3, [r2, #18]
   40bfc:	ldr	sl, [r2, #56]	; 0x38
   40c00:	add	r3, r3, r1
   40c04:	ldr	r1, [sp, #76]	; 0x4c
   40c08:	add	r3, r3, r1
   40c0c:	add	r7, r7, r3
   40c10:	add	r3, sp, #344	; 0x158
   40c14:	add	r3, r3, r8, lsl #2
   40c18:	ldr	r3, [r3, #-124]	; 0xffffff84
   40c1c:	cmp	r6, r3
   40c20:	bne	40c40 <fputs@plt+0x2fb9c>
   40c24:	add	r8, r8, #1
   40c28:	add	r3, sp, #344	; 0x158
   40c2c:	add	r3, r3, r8, lsl #2
   40c30:	ldr	r5, [r3, #-144]	; 0xffffff70
   40c34:	ldr	r3, [sp, #48]	; 0x30
   40c38:	cmp	r3, #0
   40c3c:	beq	40cdc <fputs@plt+0x2fc38>
   40c40:	ldr	r3, [sp, #24]
   40c44:	cmp	r4, r3
   40c48:	bge	40c7c <fputs@plt+0x2fbd8>
   40c4c:	add	r3, sp, #344	; 0x158
   40c50:	ldr	r2, [r5, #84]	; 0x54
   40c54:	add	r3, r3, r4, lsl #2
   40c58:	ldr	r3, [r3, #-64]	; 0xffffffc0
   40c5c:	cmp	r2, r3
   40c60:	bne	40c7c <fputs@plt+0x2fbd8>
   40c64:	cmp	sl, r9
   40c68:	bhi	40c7c <fputs@plt+0x2fbd8>
   40c6c:	ldr	r3, [sp, #60]	; 0x3c
   40c70:	add	r3, sl, r3
   40c74:	cmp	r9, r3
   40c78:	bcc	40cdc <fputs@plt+0x2fc38>
   40c7c:	ldr	r3, [sp, #56]	; 0x38
   40c80:	cmp	r3, #0
   40c84:	bne	40ca8 <fputs@plt+0x2fc04>
   40c88:	ldr	r1, [r9]
   40c8c:	add	r3, sp, #120	; 0x78
   40c90:	mov	r2, #5
   40c94:	str	r3, [sp]
   40c98:	ldr	r0, [sp, #32]
   40c9c:	rev	r1, r1
   40ca0:	ldr	r3, [r5, #84]	; 0x54
   40ca4:	bl	3eaa8 <fputs@plt+0x2da04>
   40ca8:	mov	r1, r6
   40cac:	add	r0, sp, #184	; 0xb8
   40cb0:	bl	14408 <fputs@plt+0x3364>
   40cb4:	ldrh	r3, [r5, #12]
   40cb8:	cmp	r3, r0
   40cbc:	bcs	40cd0 <fputs@plt+0x2fc2c>
   40cc0:	add	r2, sp, #120	; 0x78
   40cc4:	mov	r1, r9
   40cc8:	mov	r0, r5
   40ccc:	bl	3eb7c <fputs@plt+0x2dad8>
   40cd0:	ldr	r3, [sp, #120]	; 0x78
   40cd4:	cmp	r3, #0
   40cd8:	bne	4000c <fputs@plt+0x2ef68>
   40cdc:	add	r6, r6, #1
   40ce0:	b	40bb8 <fputs@plt+0x2fb14>
   40ce4:	ldr	r3, [r8, r4, lsl #2]
   40ce8:	ldr	r5, [r9, r4, lsl #2]
   40cec:	ldr	r1, [sp, #192]	; 0xc0
   40cf0:	lsl	r2, r3, #2
   40cf4:	ldr	ip, [sp, #80]	; 0x50
   40cf8:	ldr	r0, [sp, #196]	; 0xc4
   40cfc:	ldr	sl, [r1, r3, lsl #2]
   40d00:	lsl	r3, r3, #1
   40d04:	add	r7, ip, r6
   40d08:	ldrb	ip, [r5, #4]
   40d0c:	ldrh	r3, [r0, r3]
   40d10:	ldr	r0, [sp, #56]	; 0x38
   40d14:	cmp	ip, #0
   40d18:	ldreq	r2, [sl]
   40d1c:	add	r0, r3, r0
   40d20:	ldreq	r3, [r5, #56]	; 0x38
   40d24:	streq	r2, [r3, #8]
   40d28:	beq	40d6c <fputs@plt+0x2fcc8>
   40d2c:	ldr	ip, [sp, #48]	; 0x30
   40d30:	cmp	ip, #0
   40d34:	beq	40db0 <fputs@plt+0x2fd0c>
   40d38:	add	r1, r1, r2
   40d3c:	mov	r0, r5
   40d40:	ldr	r3, [r5, #80]	; 0x50
   40d44:	add	r2, sp, #320	; 0x140
   40d48:	mov	sl, r7
   40d4c:	ldr	r1, [r1, #-4]
   40d50:	blx	r3
   40d54:	add	r3, sp, #320	; 0x140
   40d58:	add	r0, r7, #4
   40d5c:	ldrd	r2, [r3]
   40d60:	mov	r7, #0
   40d64:	bl	17af0 <fputs@plt+0x6a4c>
   40d68:	add	r0, r0, #4
   40d6c:	add	r3, sp, #120	; 0x78
   40d70:	ldr	r1, [sp, #40]	; 0x28
   40d74:	add	r6, r6, r0
   40d78:	mov	r2, sl
   40d7c:	str	r3, [sp, #8]
   40d80:	ldr	r3, [r5, #84]	; 0x54
   40d84:	str	r7, [sp]
   40d88:	add	r1, r1, r4
   40d8c:	str	r3, [sp, #4]
   40d90:	mov	r3, r0
   40d94:	mov	r0, fp
   40d98:	bl	3f78c <fputs@plt+0x2e6e8>
   40d9c:	ldr	r3, [sp, #120]	; 0x78
   40da0:	cmp	r3, #0
   40da4:	bne	4000c <fputs@plt+0x2ef68>
   40da8:	add	r4, r4, #1
   40dac:	b	40a88 <fputs@plt+0x2f9e4>
   40db0:	cmp	r3, #4
   40db4:	sub	sl, sl, #4
   40db8:	bne	40d6c <fputs@plt+0x2fcc8>
   40dbc:	mov	r1, sl
   40dc0:	mov	r0, fp
   40dc4:	ldr	r3, [fp, #76]	; 0x4c
   40dc8:	blx	r3
   40dcc:	b	40d6c <fputs@plt+0x2fcc8>
   40dd0:	ldreq	r8, [sp, #60]	; 0x3c
   40dd4:	ldreq	r5, [sp, #220]	; 0xdc
   40dd8:	moveq	r7, r8
   40ddc:	beq	40e38 <fputs@plt+0x2fd94>
   40de0:	ldr	r3, [sp, #40]	; 0x28
   40de4:	ldr	r1, [sp, #40]	; 0x28
   40de8:	ldr	r2, [sp, #72]	; 0x48
   40dec:	sub	r3, r3, #1
   40df0:	lsl	r3, r3, #2
   40df4:	cmp	r2, r1
   40df8:	addgt	r2, sp, #344	; 0x158
   40dfc:	ldrle	r8, [sp, #184]	; 0xb8
   40e00:	addgt	r2, r2, r3
   40e04:	ldrgt	r8, [r2, #-104]	; 0xffffff98
   40e08:	ldrgt	r2, [sp, #76]	; 0x4c
   40e0c:	addgt	r8, r2, r8
   40e10:	add	r2, sp, #344	; 0x158
   40e14:	add	r3, r2, r3
   40e18:	ldr	r7, [r3, #-124]	; 0xffffff84
   40e1c:	ldr	r3, [sp, #76]	; 0x4c
   40e20:	add	r7, r3, r7
   40e24:	mov	r3, r2
   40e28:	ldr	r2, [sp, #40]	; 0x28
   40e2c:	add	r3, r3, r2, lsl #2
   40e30:	ldr	r5, [r3, #-124]	; 0xffffff84
   40e34:	sub	r5, r5, r7
   40e38:	ldr	r2, [sp, #40]	; 0x28
   40e3c:	add	r3, sp, #344	; 0x158
   40e40:	cmp	r8, r7
   40e44:	add	sl, r7, r5
   40e48:	add	r3, r3, r2, lsl #2
   40e4c:	ldr	r4, [r3, #-144]	; 0xffffff70
   40e50:	ldr	r3, [r4, #56]	; 0x38
   40e54:	ldrh	r6, [r4, #18]
   40e58:	str	r3, [sp, #48]	; 0x30
   40e5c:	ldrb	r3, [r4, #5]
   40e60:	add	r9, r8, r6
   40e64:	str	r3, [sp, #92]	; 0x5c
   40e68:	ldr	r3, [r4, #64]	; 0x40
   40e6c:	add	r3, r3, r5, lsl #1
   40e70:	str	r3, [sp, #88]	; 0x58
   40e74:	ldrb	r3, [r4, #1]
   40e78:	add	r9, r9, r3
   40e7c:	bge	40eb4 <fputs@plt+0x2fe10>
   40e80:	add	r3, sp, #184	; 0xb8
   40e84:	sub	r2, r7, r8
   40e88:	mov	r1, r8
   40e8c:	mov	r0, r4
   40e90:	bl	2dbcc <fputs@plt+0x1cb28>
   40e94:	mov	r3, r0
   40e98:	ldr	r0, [r4, #64]	; 0x40
   40e9c:	lsl	r2, r6, #1
   40ea0:	str	r3, [sp, #100]	; 0x64
   40ea4:	add	r1, r0, r3, lsl #1
   40ea8:	bl	10ff0 <memmove@plt>
   40eac:	ldr	r3, [sp, #100]	; 0x64
   40eb0:	sub	r6, r6, r3
   40eb4:	cmp	r9, sl
   40eb8:	ble	40ed4 <fputs@plt+0x2fe30>
   40ebc:	add	r3, sp, #184	; 0xb8
   40ec0:	sub	r2, r9, sl
   40ec4:	mov	r1, sl
   40ec8:	mov	r0, r4
   40ecc:	bl	2dbcc <fputs@plt+0x1cb28>
   40ed0:	sub	r6, r6, r0
   40ed4:	ldr	r3, [sp, #92]	; 0x5c
   40ed8:	add	r3, r3, #5
   40edc:	str	r3, [sp, #104]	; 0x68
   40ee0:	ldr	r3, [sp, #92]	; 0x5c
   40ee4:	ldr	r2, [sp, #104]	; 0x68
   40ee8:	add	r3, r3, #6
   40eec:	str	r3, [sp, #108]	; 0x6c
   40ef0:	ldr	r3, [sp, #48]	; 0x30
   40ef4:	ldr	r1, [sp, #108]	; 0x6c
   40ef8:	ldrb	r2, [r3, r2]
   40efc:	ldrb	r3, [r3, r1]
   40f00:	orr	r3, r3, r2, lsl #8
   40f04:	ldr	r2, [sp, #48]	; 0x30
   40f08:	sub	r3, r3, #1
   40f0c:	uxth	r3, r3
   40f10:	add	r3, r3, #1
   40f14:	add	r3, r2, r3
   40f18:	ldr	r2, [sp, #88]	; 0x58
   40f1c:	str	r3, [sp, #320]	; 0x140
   40f20:	cmp	r2, r3
   40f24:	bls	40f68 <fputs@plt+0x2fec4>
   40f28:	lsl	sl, r7, #1
   40f2c:	mov	r9, r5
   40f30:	mov	r6, sl
   40f34:	cmp	r9, #0
   40f38:	ldr	r2, [sp, #192]	; 0xc0
   40f3c:	ldr	r8, [sp, #196]	; 0xc4
   40f40:	bgt	41110 <fputs@plt+0x3006c>
   40f44:	add	r3, r8, sl
   40f48:	add	r2, r2, r7, lsl #2
   40f4c:	mov	r1, r5
   40f50:	mov	r0, r4
   40f54:	bl	2e18c <fputs@plt+0x1d0e8>
   40f58:	cmp	r0, #0
   40f5c:	str	r0, [sp, #120]	; 0x78
   40f60:	beq	41060 <fputs@plt+0x2ffbc>
   40f64:	b	4000c <fputs@plt+0x2ef68>
   40f68:	cmp	r8, r7
   40f6c:	ble	40fbc <fputs@plt+0x2ff18>
   40f70:	ldr	sl, [r4, #64]	; 0x40
   40f74:	sub	r9, r8, r7
   40f78:	lsl	r2, r6, #1
   40f7c:	cmp	r9, r5
   40f80:	movge	r9, r5
   40f84:	mov	r1, sl
   40f88:	add	r0, sl, r9, lsl #1
   40f8c:	bl	10ff0 <memmove@plt>
   40f90:	add	r3, sp, #184	; 0xb8
   40f94:	add	r2, sp, #320	; 0x140
   40f98:	stm	sp, {r7, r9}
   40f9c:	mov	r0, r4
   40fa0:	ldr	r1, [sp, #88]	; 0x58
   40fa4:	str	r3, [sp, #8]
   40fa8:	mov	r3, sl
   40fac:	bl	2df10 <fputs@plt+0x1ce6c>
   40fb0:	cmp	r0, #0
   40fb4:	bne	40f28 <fputs@plt+0x2fe84>
   40fb8:	add	r6, r6, r9
   40fbc:	add	r3, r4, #22
   40fc0:	mov	sl, #0
   40fc4:	str	r3, [sp, #100]	; 0x64
   40fc8:	ldrb	r3, [r4, #1]
   40fcc:	ldr	r9, [r4, #64]	; 0x40
   40fd0:	cmp	sl, r3
   40fd4:	blt	41094 <fputs@plt+0x2fff0>
   40fd8:	add	r3, sp, #184	; 0xb8
   40fdc:	add	r2, sp, #320	; 0x140
   40fe0:	ldr	r1, [sp, #88]	; 0x58
   40fe4:	mov	r0, r4
   40fe8:	str	r3, [sp, #8]
   40fec:	sub	r3, r5, r6
   40ff0:	str	r3, [sp, #4]
   40ff4:	add	r3, r7, r6
   40ff8:	str	r3, [sp]
   40ffc:	add	r3, r9, r6, lsl #1
   41000:	bl	2df10 <fputs@plt+0x1ce6c>
   41004:	cmp	r0, #0
   41008:	bne	40f28 <fputs@plt+0x2fe84>
   4100c:	ldr	r3, [sp, #48]	; 0x30
   41010:	uxth	r5, r5
   41014:	strb	r0, [r4, #1]
   41018:	ldr	r2, [sp, #92]	; 0x5c
   4101c:	strh	r5, [r4, #18]
   41020:	lsr	r5, r5, #8
   41024:	ldr	r1, [sp, #104]	; 0x68
   41028:	add	r3, r3, r2
   4102c:	strb	r5, [r3, #3]
   41030:	ldrh	r2, [r4, #18]
   41034:	strb	r2, [r3, #4]
   41038:	ldr	r2, [sp, #48]	; 0x30
   4103c:	ldr	r3, [sp, #320]	; 0x140
   41040:	sub	r3, r3, r2
   41044:	asr	r3, r3, #8
   41048:	strb	r3, [r2, r1]
   4104c:	ldr	r1, [sp, #108]	; 0x6c
   41050:	ldr	r3, [sp, #320]	; 0x140
   41054:	sub	r3, r3, r2
   41058:	strb	r3, [r2, r1]
   4105c:	str	r0, [sp, #120]	; 0x78
   41060:	ldr	r2, [sp, #40]	; 0x28
   41064:	add	r3, sp, #344	; 0x158
   41068:	add	r3, r3, r2
   4106c:	mov	r2, #1
   41070:	strb	r2, [r3, #-216]	; 0xffffff28
   41074:	add	r3, sp, #344	; 0x158
   41078:	ldr	r2, [sp, #40]	; 0x28
   4107c:	add	r3, r3, r2, lsl #2
   41080:	ldr	r2, [sp, #84]	; 0x54
   41084:	ldr	r3, [r3, #-84]	; 0xffffffac
   41088:	sub	r3, r2, r3
   4108c:	strh	r3, [r4, #16]
   41090:	b	40af0 <fputs@plt+0x2fa4c>
   41094:	ldr	r2, [sp, #100]	; 0x64
   41098:	ldrh	r3, [r2], #2
   4109c:	add	r3, r3, r8
   410a0:	str	r2, [sp, #100]	; 0x64
   410a4:	sub	r2, r3, r7
   410a8:	cmp	r2, #0
   410ac:	cmpge	r5, r2
   410b0:	ble	41108 <fputs@plt+0x30064>
   410b4:	add	r9, r9, r2, lsl #1
   410b8:	sub	r2, r6, r2
   410bc:	str	r3, [sp, #116]	; 0x74
   410c0:	lsl	r2, r2, #1
   410c4:	add	r6, r6, #1
   410c8:	mov	r1, r9
   410cc:	add	r0, r9, #2
   410d0:	bl	10ff0 <memmove@plt>
   410d4:	add	r3, sp, #184	; 0xb8
   410d8:	add	r2, sp, #320	; 0x140
   410dc:	ldr	r1, [sp, #88]	; 0x58
   410e0:	mov	r0, r4
   410e4:	str	r3, [sp, #8]
   410e8:	mov	r3, #1
   410ec:	str	r3, [sp, #4]
   410f0:	ldr	r3, [sp, #116]	; 0x74
   410f4:	str	r3, [sp]
   410f8:	mov	r3, r9
   410fc:	bl	2df10 <fputs@plt+0x1ce6c>
   41100:	cmp	r0, #0
   41104:	bne	40f28 <fputs@plt+0x2fe84>
   41108:	add	sl, sl, #1
   4110c:	b	40fc8 <fputs@plt+0x2ff24>
   41110:	ldrh	r3, [r8, r6]
   41114:	cmp	r3, #0
   41118:	bne	41130 <fputs@plt+0x3008c>
   4111c:	ldr	r0, [sp, #188]	; 0xbc
   41120:	ldr	r1, [r2, r6, lsl #1]
   41124:	ldr	r3, [r0, #76]	; 0x4c
   41128:	blx	r3
   4112c:	strh	r0, [r8, r6]
   41130:	sub	r9, r9, #1
   41134:	add	r6, r6, #2
   41138:	b	40f34 <fputs@plt+0x2fe90>
   4113c:	ldr	r3, [sp, #32]
   41140:	ldrb	r2, [r3, #17]
   41144:	ldr	r3, [sp, #56]	; 0x38
   41148:	cmp	r2, #0
   4114c:	clz	r3, r3
   41150:	lsr	r3, r3, #5
   41154:	moveq	r3, #0
   41158:	cmp	r3, #0
   4115c:	beq	40b64 <fputs@plt+0x2fac0>
   41160:	add	r4, sp, #120	; 0x78
   41164:	ldr	r0, [sp, #32]
   41168:	ldr	r2, [sp, #96]	; 0x60
   4116c:	ldr	r3, [r2], #4
   41170:	str	r2, [sp, #96]	; 0x60
   41174:	ldr	r2, [r3, #56]	; 0x38
   41178:	ldr	r1, [r2, #8]
   4117c:	mov	r2, #5
   41180:	str	r4, [sp]
   41184:	ldr	r3, [r3, #84]	; 0x54
   41188:	rev	r1, r1
   4118c:	bl	3eaa8 <fputs@plt+0x2da04>
   41190:	ldr	r2, [sp, #24]
   41194:	ldr	r3, [sp, #52]	; 0x34
   41198:	add	r3, r3, #1
   4119c:	cmp	r3, r2
   411a0:	str	r3, [sp, #52]	; 0x34
   411a4:	bne	41164 <fputs@plt+0x300c0>
   411a8:	b	40b64 <fputs@plt+0x2fac0>
   411ac:	ldr	r0, [r4], #4
   411b0:	bl	3ba38 <fputs@plt+0x2a994>
   411b4:	ldr	r3, [sp, #68]	; 0x44
   411b8:	add	r3, r3, #1
   411bc:	str	r3, [sp, #68]	; 0x44
   411c0:	b	4003c <fputs@plt+0x2ef98>
   411c4:	ldr	r3, [sp, #68]	; 0x44
   411c8:	b	3fe9c <fputs@plt+0x2edf8>
   411cc:	str	r3, [sp, #28]
   411d0:	b	3fcb4 <fputs@plt+0x2ec10>
   411d4:	push	{r4, r5, r6, r7, r8, r9, lr}
   411d8:	mov	r5, r3
   411dc:	sub	sp, sp, #28
   411e0:	ldr	r3, [r0, #44]	; 0x2c
   411e4:	cmp	r1, r3
   411e8:	bls	41204 <fputs@plt+0x30160>
   411ec:	movw	r0, #64249	; 0xfaf9
   411f0:	bl	2d494 <fputs@plt+0x1c3f0>
   411f4:	mov	r4, r0
   411f8:	mov	r0, r4
   411fc:	add	sp, sp, #28
   41200:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41204:	mov	r3, #0
   41208:	mov	r8, r2
   4120c:	add	r2, sp, #16
   41210:	mov	r9, r0
   41214:	str	r3, [sp]
   41218:	bl	3cc88 <fputs@plt+0x2bbe4>
   4121c:	cmp	r0, #0
   41220:	mov	r4, r0
   41224:	str	r0, [sp, #20]
   41228:	bne	411f8 <fputs@plt+0x30154>
   4122c:	ldr	r3, [sp, #16]
   41230:	ldrb	r2, [r3, #8]
   41234:	cmp	r2, #0
   41238:	moveq	r2, #1
   4123c:	ldrbeq	r7, [r3, #5]
   41240:	strbeq	r2, [r3, #8]
   41244:	beq	412b4 <fputs@plt+0x30210>
   41248:	movw	r0, #64254	; 0xfafe
   4124c:	bl	2d494 <fputs@plt+0x1c3f0>
   41250:	str	r0, [sp, #20]
   41254:	ldr	r0, [sp, #16]
   41258:	mov	r3, #0
   4125c:	strb	r3, [r0, #8]
   41260:	bl	3ba38 <fputs@plt+0x2a994>
   41264:	ldr	r4, [sp, #20]
   41268:	b	411f8 <fputs@plt+0x30154>
   4126c:	ldr	r0, [r3, #64]	; 0x40
   41270:	lsl	r2, r4, #1
   41274:	cmp	r1, #0
   41278:	ldrh	r6, [r3, #20]
   4127c:	ldrh	r2, [r0, r2]
   41280:	rev16	r2, r2
   41284:	and	r2, r2, r6
   41288:	ldr	r6, [r3, #56]	; 0x38
   4128c:	add	r6, r6, r2
   41290:	beq	41314 <fputs@plt+0x30270>
   41294:	add	r2, sp, #14
   41298:	mov	r1, r6
   4129c:	ldr	r0, [sp, #16]
   412a0:	bl	3f5f0 <fputs@plt+0x2e54c>
   412a4:	cmp	r0, #0
   412a8:	str	r0, [sp, #20]
   412ac:	bne	41254 <fputs@plt+0x301b0>
   412b0:	add	r4, r4, #1
   412b4:	ldr	r3, [sp, #16]
   412b8:	ldrh	r2, [r3, #18]
   412bc:	ldrb	r1, [r3, #4]
   412c0:	cmp	r2, r4
   412c4:	bgt	4126c <fputs@plt+0x301c8>
   412c8:	cmp	r1, #0
   412cc:	bne	4133c <fputs@plt+0x30298>
   412d0:	ldr	r3, [r3, #56]	; 0x38
   412d4:	mov	r2, #1
   412d8:	mov	r0, r9
   412dc:	add	r3, r3, r7
   412e0:	ldr	r1, [r3, #8]
   412e4:	mov	r3, r5
   412e8:	rev	r1, r1
   412ec:	bl	411d4 <fputs@plt+0x30130>
   412f0:	cmp	r0, #0
   412f4:	str	r0, [sp, #20]
   412f8:	bne	41254 <fputs@plt+0x301b0>
   412fc:	cmp	r8, #0
   41300:	ldr	r0, [sp, #16]
   41304:	beq	41350 <fputs@plt+0x302ac>
   41308:	add	r1, sp, #20
   4130c:	bl	3f760 <fputs@plt+0x2e6bc>
   41310:	b	41254 <fputs@plt+0x301b0>
   41314:	ldr	r1, [r6]
   41318:	mov	r3, r5
   4131c:	mov	r2, #1
   41320:	mov	r0, r9
   41324:	rev	r1, r1
   41328:	bl	411d4 <fputs@plt+0x30130>
   4132c:	cmp	r0, #0
   41330:	str	r0, [sp, #20]
   41334:	beq	41294 <fputs@plt+0x301f0>
   41338:	b	41254 <fputs@plt+0x301b0>
   4133c:	cmp	r5, #0
   41340:	ldrne	r3, [r5]
   41344:	addne	r3, r3, r2
   41348:	strne	r3, [r5]
   4134c:	b	412fc <fputs@plt+0x30258>
   41350:	ldr	r0, [r0, #72]	; 0x48
   41354:	bl	3a258 <fputs@plt+0x291b4>
   41358:	cmp	r0, #0
   4135c:	str	r0, [sp, #20]
   41360:	bne	41254 <fputs@plt+0x301b0>
   41364:	ldr	r0, [sp, #16]
   41368:	ldr	r3, [r0, #56]	; 0x38
   4136c:	ldrb	r1, [r3, r7]
   41370:	orr	r1, r1, #8
   41374:	bl	2d584 <fputs@plt+0x1c4e0>
   41378:	b	41254 <fputs@plt+0x301b0>
   4137c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41380:	mov	r9, r3
   41384:	mov	r8, r2
   41388:	sub	sp, sp, #28
   4138c:	mov	r5, r0
   41390:	mov	r4, r1
   41394:	ldrsb	r3, [r0, #68]	; 0x44
   41398:	ldr	sl, [sp, #64]	; 0x40
   4139c:	add	r3, r3, #30
   413a0:	ldr	r2, [r0, r3, lsl #2]
   413a4:	ldr	r3, [r0, #4]
   413a8:	str	r3, [sp, #4]
   413ac:	str	r2, [sp, #8]
   413b0:	bl	16f68 <fputs@plt+0x5ec4>
   413b4:	ldr	r3, [sp, #4]
   413b8:	ldr	r2, [sp, #8]
   413bc:	ldrh	r7, [r5, #32]
   413c0:	ldr	r6, [r5, #24]
   413c4:	ldr	r3, [r3, #36]	; 0x24
   413c8:	ldr	r1, [r2, #56]	; 0x38
   413cc:	sub	r3, r3, r7
   413d0:	sub	r1, r6, r1
   413d4:	cmp	r1, r3
   413d8:	movwhi	r0, #60282	; 0xeb7a
   413dc:	bhi	4155c <fputs@plt+0x304b8>
   413e0:	cmp	r7, r4
   413e4:	bls	41584 <fputs@plt+0x304e0>
   413e8:	add	r3, r4, r8
   413ec:	cmp	r7, r3
   413f0:	subcc	r7, r7, r4
   413f4:	movcs	r7, r8
   413f8:	ands	fp, sl, #1
   413fc:	add	r4, r6, r4
   41400:	beq	41570 <fputs@plt+0x304cc>
   41404:	ldr	r0, [r2, #72]	; 0x48
   41408:	bl	3a258 <fputs@plt+0x291b4>
   4140c:	subs	fp, r0, #0
   41410:	moveq	r2, r7
   41414:	moveq	r1, r9
   41418:	moveq	r0, r4
   4141c:	beq	4157c <fputs@plt+0x304d8>
   41420:	add	r9, r9, r7
   41424:	sub	r8, r8, r7
   41428:	mov	r4, #0
   4142c:	adds	r2, r8, #0
   41430:	movne	r2, #1
   41434:	cmp	fp, #0
   41438:	movne	r2, #0
   4143c:	cmp	r2, #0
   41440:	beq	41564 <fputs@plt+0x304c0>
   41444:	ldrh	r2, [r5, #32]
   41448:	cmp	sl, #2
   4144c:	ldr	r3, [sp, #4]
   41450:	ldr	r7, [r3, #36]	; 0x24
   41454:	ldr	r3, [r6, r2]
   41458:	sub	r7, r7, #4
   4145c:	rev	r3, r3
   41460:	str	r3, [sp, #16]
   41464:	beq	414d4 <fputs@plt+0x30430>
   41468:	ldrb	r3, [r5, #64]	; 0x40
   4146c:	ands	r3, r3, #4
   41470:	bne	414d4 <fputs@plt+0x30430>
   41474:	ldr	r6, [r5, #28]
   41478:	sub	r6, r6, #1
   4147c:	add	r6, r6, r7
   41480:	sub	r6, r6, r2
   41484:	ldr	r2, [r5, #56]	; 0x38
   41488:	udiv	r6, r6, r7
   4148c:	cmp	r2, r6
   41490:	bge	414b8 <fputs@plt+0x30414>
   41494:	lsl	r2, r6, #3
   41498:	ldr	r0, [r5, #12]
   4149c:	bl	1e8b0 <fputs@plt+0xd80c>
   414a0:	cmp	r0, #0
   414a4:	moveq	fp, #7
   414a8:	beq	414d8 <fputs@plt+0x30434>
   414ac:	lsl	r3, r6, #1
   414b0:	str	r0, [r5, #12]
   414b4:	str	r3, [r5, #56]	; 0x38
   414b8:	lsl	r2, r6, #2
   414bc:	mov	r1, #0
   414c0:	ldr	r0, [r5, #12]
   414c4:	bl	10e88 <memset@plt>
   414c8:	ldrb	r3, [r5, #64]	; 0x40
   414cc:	orr	r3, r3, #4
   414d0:	strb	r3, [r5, #64]	; 0x40
   414d4:	mov	fp, #0
   414d8:	ldrb	r6, [r5, #64]	; 0x40
   414dc:	ands	r6, r6, #4
   414e0:	beq	41500 <fputs@plt+0x3045c>
   414e4:	udiv	r6, r4, r7
   414e8:	ldr	r2, [r5, #12]
   414ec:	ldr	r2, [r2, r6, lsl #2]
   414f0:	cmp	r2, #0
   414f4:	moveq	r6, r2
   414f8:	mlsne	r4, r7, r6, r4
   414fc:	strne	r2, [sp, #16]
   41500:	ands	r3, sl, #1
   41504:	lsl	r6, r6, #2
   41508:	str	r3, [sp, #8]
   4150c:	moveq	r3, #2
   41510:	movne	r3, #0
   41514:	str	r3, [sp, #12]
   41518:	adds	r2, r8, #0
   4151c:	movne	r2, #1
   41520:	cmp	fp, #0
   41524:	moveq	r1, r2
   41528:	movne	r1, #0
   4152c:	cmp	r1, #0
   41530:	beq	41548 <fputs@plt+0x304a4>
   41534:	ldr	r3, [sp, #16]
   41538:	cmp	r3, #0
   4153c:	bne	41590 <fputs@plt+0x304ec>
   41540:	mov	r2, r1
   41544:	mov	fp, r3
   41548:	cmp	fp, #0
   4154c:	movne	r2, #0
   41550:	cmp	r2, #0
   41554:	beq	41564 <fputs@plt+0x304c0>
   41558:	movw	r0, #60439	; 0xec17
   4155c:	bl	2d494 <fputs@plt+0x1c3f0>
   41560:	mov	fp, r0
   41564:	mov	r0, fp
   41568:	add	sp, sp, #28
   4156c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41570:	mov	r2, r7
   41574:	mov	r1, r4
   41578:	mov	r0, r9
   4157c:	bl	10f18 <memcpy@plt>
   41580:	b	41420 <fputs@plt+0x3037c>
   41584:	sub	r4, r4, r7
   41588:	mov	fp, #0
   4158c:	b	4142c <fputs@plt+0x30388>
   41590:	ldrb	r2, [r5, #64]	; 0x40
   41594:	tst	r2, #4
   41598:	ldrne	r2, [r5, #12]
   4159c:	strne	r3, [r2, r6]
   415a0:	cmp	r4, r7
   415a4:	bcc	415e4 <fputs@plt+0x30540>
   415a8:	ldr	r3, [r5, #12]
   415ac:	add	r3, r3, r6
   415b0:	ldr	r2, [r3, #4]
   415b4:	cmp	r2, #0
   415b8:	movne	fp, #0
   415bc:	strne	r2, [sp, #16]
   415c0:	bne	415d8 <fputs@plt+0x30534>
   415c4:	add	r3, sp, #16
   415c8:	ldr	r0, [sp, #4]
   415cc:	ldr	r1, [sp, #16]
   415d0:	bl	3c360 <fputs@plt+0x2b2bc>
   415d4:	mov	fp, r0
   415d8:	sub	r4, r4, r7
   415dc:	add	r6, r6, #4
   415e0:	b	41518 <fputs@plt+0x30474>
   415e4:	ldr	r0, [sp, #4]
   415e8:	add	r3, r4, r8
   415ec:	add	r2, sp, #20
   415f0:	cmp	r3, r7
   415f4:	ldr	r3, [sp, #12]
   415f8:	subhi	sl, r7, r4
   415fc:	movls	sl, r8
   41600:	ldr	r1, [sp, #16]
   41604:	ldr	r0, [r0]
   41608:	bl	3bd20 <fputs@plt+0x2ac7c>
   4160c:	subs	fp, r0, #0
   41610:	bne	41664 <fputs@plt+0x305c0>
   41614:	ldr	r0, [sp, #20]
   41618:	add	r4, r4, #4
   4161c:	ldr	r2, [r0, #4]
   41620:	ldr	r3, [r2]
   41624:	add	r4, r2, r4
   41628:	rev	r3, r3
   4162c:	str	r3, [sp, #16]
   41630:	ldr	r3, [sp, #8]
   41634:	cmp	r3, #0
   41638:	beq	41670 <fputs@plt+0x305cc>
   4163c:	bl	3a258 <fputs@plt+0x291b4>
   41640:	subs	fp, r0, #0
   41644:	bne	41658 <fputs@plt+0x305b4>
   41648:	mov	r2, sl
   4164c:	mov	r1, r9
   41650:	mov	r0, r4
   41654:	bl	10f18 <memcpy@plt>
   41658:	ldr	r0, [sp, #20]
   4165c:	mov	r4, #0
   41660:	bl	3ba2c <fputs@plt+0x2a988>
   41664:	sub	r8, r8, sl
   41668:	add	r9, r9, sl
   4166c:	b	415dc <fputs@plt+0x30538>
   41670:	mov	r2, sl
   41674:	mov	r1, r4
   41678:	mov	r0, r9
   4167c:	bl	10f18 <memcpy@plt>
   41680:	ldr	fp, [sp, #8]
   41684:	b	41658 <fputs@plt+0x305b4>
   41688:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4168c:	mov	r5, r3
   41690:	sub	sp, sp, #44	; 0x2c
   41694:	mov	r4, r2
   41698:	ldrb	r3, [r0, #66]	; 0x42
   4169c:	cmp	r3, #1
   416a0:	bne	41708 <fputs@plt+0x30664>
   416a4:	ldrb	r3, [r0, #64]	; 0x40
   416a8:	tst	r3, #2
   416ac:	beq	41708 <fputs@plt+0x30664>
   416b0:	ldrb	r2, [r0, #69]	; 0x45
   416b4:	cmp	r2, #0
   416b8:	beq	41708 <fputs@plt+0x30664>
   416bc:	ldrd	r6, [r0, #16]
   416c0:	cmp	r7, r5
   416c4:	cmpeq	r6, r4
   416c8:	ldreq	r3, [sp, #84]	; 0x54
   416cc:	moveq	r0, #0
   416d0:	streq	r0, [r3]
   416d4:	beq	41700 <fputs@plt+0x3065c>
   416d8:	cmp	r6, r4
   416dc:	sbcs	r2, r7, r5
   416e0:	movlt	r2, #1
   416e4:	movge	r2, #0
   416e8:	ands	r3, r2, r3, lsr #3
   416ec:	beq	41708 <fputs@plt+0x30664>
   416f0:	ldr	r2, [sp, #84]	; 0x54
   416f4:	mvn	r3, #0
   416f8:	mov	r0, #0
   416fc:	str	r3, [r2]
   41700:	add	sp, sp, #44	; 0x2c
   41704:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41708:	cmp	r1, #0
   4170c:	moveq	r9, r1
   41710:	beq	4177c <fputs@plt+0x306d8>
   41714:	ldr	r3, [r1]
   41718:	ldrh	r2, [r3, #6]
   4171c:	ldrh	ip, [r3, #8]
   41720:	add	r2, r2, ip
   41724:	cmp	r2, #13
   41728:	bgt	41770 <fputs@plt+0x306cc>
   4172c:	ldr	ip, [r3, #16]
   41730:	ldr	r2, [r1, #4]
   41734:	ldrb	ip, [ip]
   41738:	ldrh	r2, [r2, #8]
   4173c:	cmp	ip, #0
   41740:	mvnne	ip, #254	; 0xfe
   41744:	mvneq	ip, #65024	; 0xfe00
   41748:	tst	r2, #4
   4174c:	ldrne	r9, [pc, #912]	; 41ae4 <fputs@plt+0x30a40>
   41750:	strh	ip, [r1, #12]
   41754:	bne	41774 <fputs@plt+0x306d0>
   41758:	tst	r2, #25
   4175c:	bne	41770 <fputs@plt+0x306cc>
   41760:	ldr	r3, [r3, #20]
   41764:	cmp	r3, #0
   41768:	ldreq	r9, [pc, #888]	; 41ae8 <fputs@plt+0x30a44>
   4176c:	beq	41774 <fputs@plt+0x306d0>
   41770:	ldr	r9, [pc, #884]	; 41aec <fputs@plt+0x30a48>
   41774:	mov	r3, #0
   41778:	strb	r3, [r1, #11]
   4177c:	strd	r4, [sp, #8]
   41780:	mov	r4, r0
   41784:	str	r1, [sp, #16]
   41788:	bl	3ceb4 <fputs@plt+0x2be10>
   4178c:	cmp	r0, #0
   41790:	bne	41700 <fputs@plt+0x3065c>
   41794:	ldrb	r3, [r4, #66]	; 0x42
   41798:	cmp	r3, #0
   4179c:	beq	416f0 <fputs@plt+0x3064c>
   417a0:	ldr	r3, [sp, #80]	; 0x50
   417a4:	rsb	r3, r3, #1
   417a8:	str	r3, [sp, #20]
   417ac:	add	r3, r4, #16
   417b0:	str	r3, [sp, #24]
   417b4:	ldrsb	r3, [r4, #68]	; 0x44
   417b8:	cmp	r9, #0
   417bc:	movne	r7, #0
   417c0:	add	r2, r3, #30
   417c4:	add	r3, r4, r3, lsl #1
   417c8:	ldr	r5, [r4, r2, lsl #2]
   417cc:	ldr	r2, [sp, #20]
   417d0:	ldrh	r8, [r5, #18]
   417d4:	sub	r8, r8, #1
   417d8:	asr	r6, r8, r2
   417dc:	strh	r6, [r3, #80]	; 0x50
   417e0:	bne	4196c <fputs@plt+0x308c8>
   417e4:	mov	r7, r9
   417e8:	ldr	r2, [r5, #64]	; 0x40
   417ec:	lsl	r3, r6, #1
   417f0:	ldrh	r0, [r5, #20]
   417f4:	ldrh	r3, [r2, r3]
   417f8:	rev16	r3, r3
   417fc:	and	r3, r3, r0
   41800:	ldr	r0, [r5, #68]	; 0x44
   41804:	add	r0, r0, r3
   41808:	ldrb	r3, [r5, #3]
   4180c:	cmp	r3, #0
   41810:	beq	41820 <fputs@plt+0x3077c>
   41814:	ldrsb	r3, [r0], #1
   41818:	cmp	r3, #0
   4181c:	blt	41874 <fputs@plt+0x307d0>
   41820:	add	r1, sp, #32
   41824:	bl	12ca4 <fputs@plt+0x1c00>
   41828:	ldrd	r0, [sp, #8]
   4182c:	ldrd	r2, [sp, #32]
   41830:	cmp	r2, r0
   41834:	sbcs	r1, r3, r1
   41838:	bge	4188c <fputs@plt+0x307e8>
   4183c:	add	r7, r6, #1
   41840:	cmp	r8, r7
   41844:	bge	41960 <fputs@plt+0x308bc>
   41848:	mvn	r3, #0
   4184c:	ldrb	r2, [r5, #4]
   41850:	cmp	r2, #0
   41854:	beq	418dc <fputs@plt+0x30838>
   41858:	ldrsb	r2, [r4, #68]	; 0x44
   4185c:	add	r2, r4, r2, lsl #1
   41860:	strh	r6, [r2, #80]	; 0x50
   41864:	ldr	r2, [sp, #84]	; 0x54
   41868:	str	r3, [r2]
   4186c:	mov	r3, #0
   41870:	b	41944 <fputs@plt+0x308a0>
   41874:	ldr	r3, [r5, #60]	; 0x3c
   41878:	cmp	r3, r0
   4187c:	bhi	41814 <fputs@plt+0x30770>
   41880:	movw	r0, #60948	; 0xee14
   41884:	bl	2d494 <fputs@plt+0x1c3f0>
   41888:	b	41700 <fputs@plt+0x3065c>
   4188c:	ldrd	r0, [sp, #8]
   41890:	cmp	r0, r2
   41894:	sbcs	r1, r1, r3
   41898:	bge	418b0 <fputs@plt+0x3080c>
   4189c:	sub	r8, r6, #1
   418a0:	cmp	r7, r8
   418a4:	ble	41960 <fputs@plt+0x308bc>
   418a8:	mov	r3, #1
   418ac:	b	4184c <fputs@plt+0x307a8>
   418b0:	strd	r2, [r4, #16]
   418b4:	ldrsb	r3, [r4, #68]	; 0x44
   418b8:	ldrb	r1, [r4, #64]	; 0x40
   418bc:	add	r3, r4, r3, lsl #1
   418c0:	orr	r1, r1, #2
   418c4:	strb	r1, [r4, #64]	; 0x40
   418c8:	strh	r6, [r3, #80]	; 0x50
   418cc:	ldrb	r3, [r5, #4]
   418d0:	cmp	r3, #0
   418d4:	bne	41938 <fputs@plt+0x30894>
   418d8:	mov	r7, r6
   418dc:	ldrh	r3, [r5, #18]
   418e0:	ldr	r1, [r5, #56]	; 0x38
   418e4:	cmp	r3, r7
   418e8:	ldrble	r3, [r5, #5]
   418ec:	addle	r3, r1, r3
   418f0:	ldrle	r1, [r3, #8]
   418f4:	ble	41914 <fputs@plt+0x30870>
   418f8:	lsl	r3, r7, #1
   418fc:	ldr	r2, [r5, #64]	; 0x40
   41900:	ldrh	r3, [r2, r3]
   41904:	rev16	r2, r3
   41908:	ldrh	r3, [r5, #20]
   4190c:	and	r3, r3, r2
   41910:	ldr	r1, [r1, r3]
   41914:	rev	r1, r1
   41918:	mov	r0, r4
   4191c:	ldrsb	r3, [r4, #68]	; 0x44
   41920:	add	r3, r4, r3, lsl #1
   41924:	strh	r7, [r3, #80]	; 0x50
   41928:	bl	3cd70 <fputs@plt+0x2bccc>
   4192c:	subs	r3, r0, #0
   41930:	beq	417b4 <fputs@plt+0x30710>
   41934:	b	41944 <fputs@plt+0x308a0>
   41938:	ldr	r2, [sp, #84]	; 0x54
   4193c:	mov	r3, #0
   41940:	str	r3, [r2]
   41944:	mov	r2, #0
   41948:	mov	r0, r3
   4194c:	strh	r2, [r4, #34]	; 0x22
   41950:	ldrb	r2, [r4, #64]	; 0x40
   41954:	bic	r2, r2, #6
   41958:	strb	r2, [r4, #64]	; 0x40
   4195c:	b	41700 <fputs@plt+0x3065c>
   41960:	add	r6, r7, r8
   41964:	asr	r6, r6, #1
   41968:	b	417e8 <fputs@plt+0x30744>
   4196c:	ldr	r2, [r5, #64]	; 0x40
   41970:	lsl	r3, r6, #1
   41974:	ldrh	r3, [r2, r3]
   41978:	rev16	r2, r3
   4197c:	ldrh	r3, [r5, #20]
   41980:	and	r3, r3, r2
   41984:	ldr	r2, [r5, #68]	; 0x44
   41988:	add	r1, r2, r3
   4198c:	ldrb	r0, [r2, r3]
   41990:	ldrb	r3, [r5, #7]
   41994:	cmp	r3, r0
   41998:	addcs	r1, r1, #1
   4199c:	ldrcs	r2, [sp, #16]
   419a0:	bcs	419d0 <fputs@plt+0x3092c>
   419a4:	ldrb	r3, [r1, #1]
   419a8:	tst	r3, #128	; 0x80
   419ac:	bne	41a00 <fputs@plt+0x3095c>
   419b0:	lsl	r0, r0, #7
   419b4:	and	r0, r0, #16256	; 0x3f80
   419b8:	add	r0, r3, r0
   419bc:	ldrh	r3, [r5, #10]
   419c0:	cmp	r3, r0
   419c4:	blt	41a00 <fputs@plt+0x3095c>
   419c8:	ldr	r2, [sp, #16]
   419cc:	add	r1, r1, #2
   419d0:	blx	r9
   419d4:	mov	r3, r0
   419d8:	cmp	r3, #0
   419dc:	addlt	r7, r6, #1
   419e0:	blt	419ec <fputs@plt+0x30948>
   419e4:	beq	41ab4 <fputs@plt+0x30a10>
   419e8:	sub	r8, r6, #1
   419ec:	cmp	r7, r8
   419f0:	bgt	4184c <fputs@plt+0x307a8>
   419f4:	add	r6, r7, r8
   419f8:	asr	r6, r6, #1
   419fc:	b	4196c <fputs@plt+0x308c8>
   41a00:	ldrb	r0, [r5, #6]
   41a04:	ldr	r2, [sp, #24]
   41a08:	ldr	r3, [r5, #80]	; 0x50
   41a0c:	sub	r1, r1, r0
   41a10:	mov	r0, r5
   41a14:	blx	r3
   41a18:	ldr	fp, [r4, #16]
   41a1c:	cmp	fp, #1
   41a20:	bgt	41a34 <fputs@plt+0x30990>
   41a24:	movw	r0, #61021	; 0xee5d
   41a28:	bl	2d494 <fputs@plt+0x1c3f0>
   41a2c:	mov	r3, r0
   41a30:	b	41944 <fputs@plt+0x308a0>
   41a34:	add	r0, fp, #18
   41a38:	asr	r1, r0, #31
   41a3c:	bl	1c538 <fputs@plt+0xb494>
   41a40:	subs	sl, r0, #0
   41a44:	beq	41adc <fputs@plt+0x30a38>
   41a48:	ldrsb	r3, [r4, #68]	; 0x44
   41a4c:	mov	r2, fp
   41a50:	mov	r1, #0
   41a54:	mov	r0, r4
   41a58:	add	r3, r4, r3, lsl #1
   41a5c:	strh	r6, [r3, #80]	; 0x50
   41a60:	mov	r3, #2
   41a64:	str	r3, [sp]
   41a68:	mov	r3, sl
   41a6c:	bl	4137c <fputs@plt+0x302d8>
   41a70:	subs	r3, r0, #0
   41a74:	beq	41a8c <fputs@plt+0x309e8>
   41a78:	mov	r0, sl
   41a7c:	str	r3, [sp, #16]
   41a80:	bl	177ec <fputs@plt+0x6748>
   41a84:	ldr	r3, [sp, #16]
   41a88:	b	41944 <fputs@plt+0x308a0>
   41a8c:	mov	r1, sl
   41a90:	mov	r0, fp
   41a94:	ldr	r2, [sp, #16]
   41a98:	blx	r9
   41a9c:	mov	r3, r0
   41aa0:	mov	r0, sl
   41aa4:	str	r3, [sp, #28]
   41aa8:	bl	177ec <fputs@plt+0x6748>
   41aac:	ldr	r3, [sp, #28]
   41ab0:	b	419d8 <fputs@plt+0x30934>
   41ab4:	ldr	r2, [sp, #84]	; 0x54
   41ab8:	str	r3, [r2]
   41abc:	ldrsb	r2, [r4, #68]	; 0x44
   41ac0:	add	r2, r4, r2, lsl #1
   41ac4:	strh	r6, [r2, #80]	; 0x50
   41ac8:	ldr	r2, [sp, #16]
   41acc:	ldrb	r2, [r2, #11]
   41ad0:	cmp	r2, #0
   41ad4:	movne	r3, #11
   41ad8:	b	41944 <fputs@plt+0x308a0>
   41adc:	mov	r3, #7
   41ae0:	b	41944 <fputs@plt+0x308a0>
   41ae4:			; <UNDEFINED> instruction: 0x0002e7b0
   41ae8:	andeq	lr, r2, r8, lsl #23
   41aec:	andeq	lr, r2, r4, asr r7
   41af0:	push	{r4, r5, r6, r7, r8, lr}
   41af4:	mov	r8, r3
   41af8:	sub	sp, sp, #216	; 0xd8
   41afc:	mov	r3, #0
   41b00:	subs	r5, r1, #0
   41b04:	mov	r4, r0
   41b08:	mov	r7, r2
   41b0c:	str	r3, [sp, #12]
   41b10:	beq	41b80 <fputs@plt+0x30adc>
   41b14:	add	r3, sp, #12
   41b18:	mov	r2, #200	; 0xc8
   41b1c:	ldr	r0, [r0, #72]	; 0x48
   41b20:	add	r1, sp, #16
   41b24:	bl	1de28 <fputs@plt+0xcd84>
   41b28:	subs	r6, r0, #0
   41b2c:	moveq	r5, #7
   41b30:	beq	41b74 <fputs@plt+0x30ad0>
   41b34:	mov	r3, r6
   41b38:	mov	r2, r5
   41b3c:	ldr	r0, [r4, #72]	; 0x48
   41b40:	mov	r1, r7
   41b44:	bl	17bfc <fputs@plt+0x6b58>
   41b48:	ldrh	r3, [r6, #8]
   41b4c:	cmp	r3, #0
   41b50:	movne	r5, r6
   41b54:	bne	41b80 <fputs@plt+0x30adc>
   41b58:	ldr	r3, [r4, #72]	; 0x48
   41b5c:	ldr	r1, [sp, #12]
   41b60:	ldr	r0, [r3, #12]
   41b64:	bl	1b744 <fputs@plt+0xa6a0>
   41b68:	movw	r0, #56571	; 0xdcfb
   41b6c:	bl	2d494 <fputs@plt+0x1c3f0>
   41b70:	mov	r5, r0
   41b74:	mov	r0, r5
   41b78:	add	sp, sp, #216	; 0xd8
   41b7c:	pop	{r4, r5, r6, r7, r8, pc}
   41b80:	ldr	r3, [sp, #244]	; 0xf4
   41b84:	mov	r1, r5
   41b88:	mov	r2, r7
   41b8c:	mov	r0, r4
   41b90:	str	r3, [sp, #4]
   41b94:	ldr	r3, [sp, #240]	; 0xf0
   41b98:	str	r3, [sp]
   41b9c:	mov	r3, r8
   41ba0:	bl	41688 <fputs@plt+0x305e4>
   41ba4:	ldr	r1, [sp, #12]
   41ba8:	mov	r5, r0
   41bac:	cmp	r1, #0
   41bb0:	beq	41b74 <fputs@plt+0x30ad0>
   41bb4:	ldr	r3, [r4, #72]	; 0x48
   41bb8:	ldr	r0, [r3, #12]
   41bbc:	bl	1b744 <fputs@plt+0xa6a0>
   41bc0:	b	41b74 <fputs@plt+0x30ad0>
   41bc4:	push	{r4, r5, lr}
   41bc8:	mov	r4, r0
   41bcc:	sub	sp, sp, #20
   41bd0:	ldrb	r3, [r0, #66]	; 0x42
   41bd4:	cmp	r3, #4
   41bd8:	ldreq	r5, [r0, #60]	; 0x3c
   41bdc:	beq	41c3c <fputs@plt+0x30b98>
   41be0:	mov	r3, #0
   41be4:	add	r2, sp, #12
   41be8:	ldr	r1, [r0, #48]	; 0x30
   41bec:	strb	r3, [r0, #66]	; 0x42
   41bf0:	str	r3, [sp]
   41bf4:	str	r2, [sp, #4]
   41bf8:	ldrd	r2, [r0, #40]	; 0x28
   41bfc:	bl	41af0 <fputs@plt+0x30a4c>
   41c00:	subs	r5, r0, #0
   41c04:	bne	41c3c <fputs@plt+0x30b98>
   41c08:	ldr	r0, [r4, #48]	; 0x30
   41c0c:	bl	177ec <fputs@plt+0x6748>
   41c10:	ldr	r2, [sp, #12]
   41c14:	str	r5, [r4, #48]	; 0x30
   41c18:	ldr	r3, [r4, #60]	; 0x3c
   41c1c:	orr	r3, r3, r2
   41c20:	cmp	r3, #0
   41c24:	str	r3, [r4, #60]	; 0x3c
   41c28:	beq	41c3c <fputs@plt+0x30b98>
   41c2c:	ldrb	r3, [r4, #66]	; 0x42
   41c30:	cmp	r3, #1
   41c34:	moveq	r3, #2
   41c38:	strbeq	r3, [r4, #66]	; 0x42
   41c3c:	mov	r0, r5
   41c40:	add	sp, sp, #20
   41c44:	pop	{r4, r5, pc}
   41c48:	push	{r4, r5, r6, lr}
   41c4c:	mov	r4, r0
   41c50:	mov	r5, r1
   41c54:	ldrb	r3, [r0, #66]	; 0x42
   41c58:	cmp	r3, #1
   41c5c:	beq	41cb0 <fputs@plt+0x30c0c>
   41c60:	cmp	r3, #2
   41c64:	bhi	41c80 <fputs@plt+0x30bdc>
   41c68:	ldrb	r0, [r4, #66]	; 0x42
   41c6c:	cmp	r0, #0
   41c70:	bne	41c90 <fputs@plt+0x30bec>
   41c74:	mov	r3, #1
   41c78:	str	r3, [r5]
   41c7c:	pop	{r4, r5, r6, pc}
   41c80:	bl	41bc4 <fputs@plt+0x30b20>
   41c84:	cmp	r0, #0
   41c88:	beq	41c68 <fputs@plt+0x30bc4>
   41c8c:	pop	{r4, r5, r6, pc}
   41c90:	ldr	r3, [r4, #60]	; 0x3c
   41c94:	cmp	r3, #0
   41c98:	beq	41cb0 <fputs@plt+0x30c0c>
   41c9c:	mov	r3, #1
   41ca0:	mov	r0, #0
   41ca4:	str	r0, [r4, #60]	; 0x3c
   41ca8:	strb	r3, [r4, #66]	; 0x42
   41cac:	poplt	{r4, r5, r6, pc}
   41cb0:	ldrsb	r2, [r4, #68]	; 0x44
   41cb4:	add	r3, r2, #30
   41cb8:	ldr	r3, [r4, r3, lsl #2]
   41cbc:	ldrb	r1, [r3, #4]
   41cc0:	cmp	r1, #0
   41cc4:	bne	41d24 <fputs@plt+0x30c80>
   41cc8:	add	r2, r4, r2, lsl #1
   41ccc:	ldr	r1, [r3, #64]	; 0x40
   41cd0:	mov	r0, r4
   41cd4:	ldrh	r2, [r2, #80]	; 0x50
   41cd8:	lsl	r2, r2, #1
   41cdc:	ldrh	r2, [r1, r2]
   41ce0:	rev16	r1, r2
   41ce4:	ldrh	r2, [r3, #20]
   41ce8:	ldr	r3, [r3, #56]	; 0x38
   41cec:	and	r2, r2, r1
   41cf0:	ldr	r1, [r3, r2]
   41cf4:	rev	r1, r1
   41cf8:	bl	3cd70 <fputs@plt+0x2bccc>
   41cfc:	cmp	r0, #0
   41d00:	popne	{r4, r5, r6, pc}
   41d04:	mov	r0, r4
   41d08:	pop	{r4, r5, r6, lr}
   41d0c:	b	3cde0 <fputs@plt+0x2bd3c>
   41d10:	cmp	r0, #0
   41d14:	strbeq	r0, [r4, #66]	; 0x42
   41d18:	beq	41c74 <fputs@plt+0x30bd0>
   41d1c:	mov	r0, r4
   41d20:	bl	3bcf0 <fputs@plt+0x2ac4c>
   41d24:	ldrsb	r0, [r4, #68]	; 0x44
   41d28:	add	r3, r0, #40	; 0x28
   41d2c:	lsl	r3, r3, #1
   41d30:	add	r2, r4, r3
   41d34:	ldrh	r3, [r4, r3]
   41d38:	cmp	r3, #0
   41d3c:	beq	41d10 <fputs@plt+0x30c6c>
   41d40:	sub	r3, r3, #1
   41d44:	add	r0, r0, #30
   41d48:	strh	r3, [r2]
   41d4c:	ldr	r3, [r4, r0, lsl #2]
   41d50:	ldrb	r0, [r3, #2]
   41d54:	cmp	r0, #0
   41d58:	popeq	{r4, r5, r6, pc}
   41d5c:	ldrb	r3, [r3, #4]
   41d60:	cmp	r3, #0
   41d64:	bne	41d78 <fputs@plt+0x30cd4>
   41d68:	mov	r1, r5
   41d6c:	mov	r0, r4
   41d70:	pop	{r4, r5, r6, lr}
   41d74:	b	41d80 <fputs@plt+0x30cdc>
   41d78:	mov	r0, #0
   41d7c:	pop	{r4, r5, r6, pc}
   41d80:	mov	ip, #0
   41d84:	str	ip, [r1]
   41d88:	ldrb	r3, [r0, #64]	; 0x40
   41d8c:	strh	ip, [r0, #34]	; 0x22
   41d90:	bic	r3, r3, #14
   41d94:	strb	r3, [r0, #64]	; 0x40
   41d98:	ldrb	r3, [r0, #66]	; 0x42
   41d9c:	cmp	r3, #1
   41da0:	bne	41dd4 <fputs@plt+0x30d30>
   41da4:	push	{lr}		; (str lr, [sp, #-4]!)
   41da8:	ldrsb	r2, [r0, #68]	; 0x44
   41dac:	add	lr, r0, r2, lsl #1
   41db0:	ldrh	r3, [lr, #80]	; 0x50
   41db4:	cmp	r3, ip
   41db8:	beq	41dd0 <fputs@plt+0x30d2c>
   41dbc:	add	r2, r2, #30
   41dc0:	ldr	r2, [r0, r2, lsl #2]
   41dc4:	ldrb	r2, [r2, #4]
   41dc8:	cmp	r2, ip
   41dcc:	bne	41dd8 <fputs@plt+0x30d34>
   41dd0:	pop	{lr}		; (ldr lr, [sp], #4)
   41dd4:	b	41c48 <fputs@plt+0x30ba4>
   41dd8:	sub	r3, r3, #1
   41ddc:	mov	r0, ip
   41de0:	strh	r3, [lr, #80]	; 0x50
   41de4:	pop	{pc}		; (ldr pc, [sp], #4)
   41de8:	push	{r4, r5, r6, lr}
   41dec:	mov	r4, r0
   41df0:	mov	r5, r1
   41df4:	ldrb	r3, [r0, #66]	; 0x42
   41df8:	cmp	r3, #1
   41dfc:	beq	41e50 <fputs@plt+0x30dac>
   41e00:	cmp	r3, #2
   41e04:	bhi	41e20 <fputs@plt+0x30d7c>
   41e08:	ldrb	r0, [r4, #66]	; 0x42
   41e0c:	cmp	r0, #0
   41e10:	bne	41e30 <fputs@plt+0x30d8c>
   41e14:	mov	r3, #1
   41e18:	str	r3, [r5]
   41e1c:	pop	{r4, r5, r6, pc}
   41e20:	bl	41bc4 <fputs@plt+0x30b20>
   41e24:	cmp	r0, #0
   41e28:	beq	41e08 <fputs@plt+0x30d64>
   41e2c:	pop	{r4, r5, r6, pc}
   41e30:	ldr	r3, [r4, #60]	; 0x3c
   41e34:	cmp	r3, #0
   41e38:	beq	41e50 <fputs@plt+0x30dac>
   41e3c:	mov	r3, #1
   41e40:	mov	r0, #0
   41e44:	str	r0, [r4, #60]	; 0x3c
   41e48:	strb	r3, [r4, #66]	; 0x42
   41e4c:	popgt	{r4, r5, r6, pc}
   41e50:	ldrsb	r2, [r4, #68]	; 0x44
   41e54:	add	r3, r2, #30
   41e58:	add	r2, r4, r2, lsl #1
   41e5c:	ldr	r1, [r4, r3, lsl #2]
   41e60:	ldrh	r3, [r2, #80]	; 0x50
   41e64:	ldrh	r0, [r1, #18]
   41e68:	add	r3, r3, #1
   41e6c:	uxth	r3, r3
   41e70:	cmp	r0, r3
   41e74:	strh	r3, [r2, #80]	; 0x50
   41e78:	ldrb	r2, [r1, #4]
   41e7c:	bhi	41f20 <fputs@plt+0x30e7c>
   41e80:	cmp	r2, #0
   41e84:	bne	41eb8 <fputs@plt+0x30e14>
   41e88:	ldrb	r2, [r1, #5]
   41e8c:	mov	r0, r4
   41e90:	ldr	r3, [r1, #56]	; 0x38
   41e94:	add	r3, r3, r2
   41e98:	ldr	r1, [r3, #8]
   41e9c:	rev	r1, r1
   41ea0:	bl	3cd70 <fputs@plt+0x2bccc>
   41ea4:	cmp	r0, #0
   41ea8:	popne	{r4, r5, r6, pc}
   41eac:	mov	r0, r4
   41eb0:	pop	{r4, r5, r6, lr}
   41eb4:	b	3ce4c <fputs@plt+0x2bda8>
   41eb8:	ldrsb	r0, [r4, #68]	; 0x44
   41ebc:	cmp	r0, #0
   41ec0:	bne	41ed4 <fputs@plt+0x30e30>
   41ec4:	mov	r3, #1
   41ec8:	str	r3, [r5]
   41ecc:	strb	r0, [r4, #66]	; 0x42
   41ed0:	pop	{r4, r5, r6, pc}
   41ed4:	mov	r0, r4
   41ed8:	bl	3bcf0 <fputs@plt+0x2ac4c>
   41edc:	ldrsb	r3, [r4, #68]	; 0x44
   41ee0:	add	r2, r3, #30
   41ee4:	add	r3, r4, r3, lsl #1
   41ee8:	ldr	r2, [r4, r2, lsl #2]
   41eec:	ldrh	r1, [r3, #80]	; 0x50
   41ef0:	ldrh	r3, [r2, #18]
   41ef4:	cmp	r1, r3
   41ef8:	bcs	41eb8 <fputs@plt+0x30e14>
   41efc:	ldrb	r3, [r2, #2]
   41f00:	cmp	r3, #0
   41f04:	bne	41f10 <fputs@plt+0x30e6c>
   41f08:	mov	r0, #0
   41f0c:	pop	{r4, r5, r6, pc}
   41f10:	mov	r1, r5
   41f14:	mov	r0, r4
   41f18:	pop	{r4, r5, r6, lr}
   41f1c:	b	41f2c <fputs@plt+0x30e88>
   41f20:	cmp	r2, #0
   41f24:	bne	41f08 <fputs@plt+0x30e64>
   41f28:	b	41eac <fputs@plt+0x30e08>
   41f2c:	push	{r4, r5, lr}
   41f30:	mov	ip, #0
   41f34:	ldrb	r2, [r0, #64]	; 0x40
   41f38:	strh	ip, [r0, #34]	; 0x22
   41f3c:	bic	r2, r2, #6
   41f40:	strb	r2, [r0, #64]	; 0x40
   41f44:	str	ip, [r1]
   41f48:	ldrb	r2, [r0, #66]	; 0x42
   41f4c:	cmp	r2, #1
   41f50:	beq	41f5c <fputs@plt+0x30eb8>
   41f54:	pop	{r4, r5, lr}
   41f58:	b	41de8 <fputs@plt+0x30d44>
   41f5c:	ldrsb	r2, [r0, #68]	; 0x44
   41f60:	add	lr, r2, #30
   41f64:	add	r3, r0, r2, lsl #1
   41f68:	ldr	lr, [r0, lr, lsl #2]
   41f6c:	ldrh	r4, [r3, #80]	; 0x50
   41f70:	ldrh	r5, [lr, #18]
   41f74:	add	r2, r4, #1
   41f78:	uxth	r2, r2
   41f7c:	cmp	r5, r2
   41f80:	strh	r2, [r3, #80]	; 0x50
   41f84:	strhls	r4, [r3, #80]	; 0x50
   41f88:	bls	41f54 <fputs@plt+0x30eb0>
   41f8c:	ldrb	r3, [lr, #4]
   41f90:	cmp	r3, #0
   41f94:	bne	41fa0 <fputs@plt+0x30efc>
   41f98:	pop	{r4, r5, lr}
   41f9c:	b	3ce4c <fputs@plt+0x2bda8>
   41fa0:	mov	r0, ip
   41fa4:	pop	{r4, r5, pc}
   41fa8:	push	{r4, r5, r6, lr}
   41fac:	mov	r4, r0
   41fb0:	ldr	r5, [r0, #16]
   41fb4:	ldrb	r3, [r5, #66]	; 0x42
   41fb8:	cmp	r3, #2
   41fbc:	bhi	41fe8 <fputs@plt+0x30f44>
   41fc0:	ldrb	r3, [r5, #66]	; 0x42
   41fc4:	mov	r0, #0
   41fc8:	subs	r3, r3, #1
   41fcc:	movne	r3, #1
   41fd0:	mov	r2, #0
   41fd4:	cmp	r3, r2
   41fd8:	movne	r3, #1
   41fdc:	str	r2, [r4, #56]	; 0x38
   41fe0:	strbne	r3, [r4, #2]
   41fe4:	pop	{r4, r5, r6, pc}
   41fe8:	mov	r0, r5
   41fec:	bl	41bc4 <fputs@plt+0x30b20>
   41ff0:	cmp	r0, #0
   41ff4:	beq	41fc0 <fputs@plt+0x30f1c>
   41ff8:	mov	r3, #1
   41ffc:	b	41fd0 <fputs@plt+0x30f2c>
   42000:	push	{r0, r1, r2, r3, r4, lr}
   42004:	mov	r1, #0
   42008:	add	r3, sp, #12
   4200c:	mov	r4, r0
   42010:	stm	sp, {r1, r3}
   42014:	ldrd	r2, [r0, #40]	; 0x28
   42018:	ldr	r0, [r0, #16]
   4201c:	bl	41688 <fputs@plt+0x305e4>
   42020:	cmp	r0, #0
   42024:	bne	42044 <fputs@plt+0x30fa0>
   42028:	ldr	r0, [sp, #12]
   4202c:	cmp	r0, #0
   42030:	strbeq	r0, [r4, #3]
   42034:	streq	r0, [r4, #56]	; 0x38
   42038:	beq	42044 <fputs@plt+0x30fa0>
   4203c:	ldr	r0, [pc, #8]	; 4204c <fputs@plt+0x30fa8>
   42040:	bl	2d494 <fputs@plt+0x1c3f0>
   42044:	add	sp, sp, #16
   42048:	pop	{r4, pc}
   4204c:	andeq	r1, r1, r7, ror #10
   42050:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   42054:	ldrb	lr, [r0, #66]	; 0x42
   42058:	cmp	lr, #0
   4205c:	moveq	r0, #4
   42060:	beq	42098 <fputs@plt+0x30ff4>
   42064:	cmp	lr, #2
   42068:	mov	r4, r0
   4206c:	mov	r7, r3
   42070:	mov	r6, r2
   42074:	mov	r5, r1
   42078:	bhi	420a0 <fputs@plt+0x30ffc>
   4207c:	mov	r3, #0
   42080:	mov	r2, r6
   42084:	mov	r1, r5
   42088:	mov	r0, r4
   4208c:	str	r3, [sp]
   42090:	mov	r3, r7
   42094:	bl	4137c <fputs@plt+0x302d8>
   42098:	add	sp, sp, #12
   4209c:	pop	{r4, r5, r6, r7, pc}
   420a0:	bl	41bc4 <fputs@plt+0x30b20>
   420a4:	cmp	r0, #0
   420a8:	beq	4207c <fputs@plt+0x30fd8>
   420ac:	b	42098 <fputs@plt+0x30ff4>
   420b0:	push	{r0, r1, r4, r5, r6, lr}
   420b4:	mov	r4, r0
   420b8:	bl	16f68 <fputs@plt+0x5ec4>
   420bc:	ldrb	r5, [r4, #69]	; 0x45
   420c0:	ldrd	r0, [r4, #16]
   420c4:	cmp	r5, #0
   420c8:	movne	r5, #0
   420cc:	strd	r0, [r4, #40]	; 0x28
   420d0:	bne	42110 <fputs@plt+0x3106c>
   420d4:	bl	1c538 <fputs@plt+0xb494>
   420d8:	subs	r6, r0, #0
   420dc:	moveq	r5, #7
   420e0:	beq	42110 <fputs@plt+0x3106c>
   420e4:	mov	r1, r5
   420e8:	mov	r3, r6
   420ec:	ldr	r2, [r4, #40]	; 0x28
   420f0:	mov	r0, r4
   420f4:	str	r5, [sp]
   420f8:	bl	4137c <fputs@plt+0x302d8>
   420fc:	subs	r5, r0, #0
   42100:	streq	r6, [r4, #48]	; 0x30
   42104:	beq	42110 <fputs@plt+0x3106c>
   42108:	mov	r0, r6
   4210c:	bl	177ec <fputs@plt+0x6748>
   42110:	mov	r0, r5
   42114:	add	sp, sp, #8
   42118:	pop	{r4, r5, r6, pc}
   4211c:	push	{r4, r5, r6, r7, r8, lr}
   42120:	mov	r4, r0
   42124:	ldrb	r3, [r0, #66]	; 0x42
   42128:	cmp	r3, #2
   4212c:	moveq	r3, #1
   42130:	movne	r3, #0
   42134:	strbeq	r3, [r0, #66]	; 0x42
   42138:	strne	r3, [r0, #60]	; 0x3c
   4213c:	bl	420b0 <fputs@plt+0x3100c>
   42140:	subs	r5, r0, #0
   42144:	addeq	r7, r4, #120	; 0x78
   42148:	moveq	r6, r5
   4214c:	moveq	r8, r5
   42150:	beq	42178 <fputs@plt+0x310d4>
   42154:	ldrb	r3, [r4, #64]	; 0x40
   42158:	mov	r0, r5
   4215c:	bic	r3, r3, #14
   42160:	strb	r3, [r4, #64]	; 0x40
   42164:	pop	{r4, r5, r6, r7, r8, pc}
   42168:	add	r6, r6, #1
   4216c:	ldr	r0, [r7]
   42170:	bl	3ba38 <fputs@plt+0x2a994>
   42174:	str	r8, [r7], #4
   42178:	ldrsb	r3, [r4, #68]	; 0x44
   4217c:	cmp	r6, r3
   42180:	ble	42168 <fputs@plt+0x310c4>
   42184:	mvn	r3, #0
   42188:	strb	r3, [r4, #68]	; 0x44
   4218c:	mov	r3, #3
   42190:	strb	r3, [r4, #66]	; 0x42
   42194:	b	42154 <fputs@plt+0x310b0>
   42198:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4219c:	mov	r4, r0
   421a0:	mov	r7, r1
   421a4:	mov	r8, r2
   421a8:	mov	r9, #0
   421ac:	mvn	sl, #0
   421b0:	cmp	r4, r8
   421b4:	beq	421f4 <fputs@plt+0x31150>
   421b8:	cmp	r7, #0
   421bc:	beq	421cc <fputs@plt+0x31128>
   421c0:	ldr	r3, [r4, #52]	; 0x34
   421c4:	cmp	r3, r7
   421c8:	bne	421f4 <fputs@plt+0x31150>
   421cc:	ldrb	r3, [r4, #66]	; 0x42
   421d0:	sub	r3, r3, #1
   421d4:	cmp	r3, #1
   421d8:	addhi	r6, r4, #120	; 0x78
   421dc:	movhi	r5, #0
   421e0:	bhi	42218 <fputs@plt+0x31174>
   421e4:	mov	r0, r4
   421e8:	bl	4211c <fputs@plt+0x31078>
   421ec:	cmp	r0, #0
   421f0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   421f4:	ldr	r4, [r4, #8]
   421f8:	cmp	r4, #0
   421fc:	bne	421b0 <fputs@plt+0x3110c>
   42200:	mov	r0, r4
   42204:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42208:	add	r5, r5, #1
   4220c:	ldr	r0, [r6]
   42210:	bl	3ba38 <fputs@plt+0x2a994>
   42214:	str	r9, [r6], #4
   42218:	ldrsb	r3, [r4, #68]	; 0x44
   4221c:	cmp	r5, r3
   42220:	ble	42208 <fputs@plt+0x31164>
   42224:	strb	sl, [r4, #68]	; 0x44
   42228:	b	421f4 <fputs@plt+0x31150>
   4222c:	cmp	r0, #0
   42230:	bne	4224c <fputs@plt+0x311a8>
   42234:	cmp	r2, #0
   42238:	mov	r0, #0
   4223c:	ldrbne	r3, [r2, #64]	; 0x40
   42240:	bicne	r3, r3, #32
   42244:	strbne	r3, [r2, #64]	; 0x40
   42248:	bx	lr
   4224c:	cmp	r0, r2
   42250:	beq	42268 <fputs@plt+0x311c4>
   42254:	cmp	r1, #0
   42258:	beq	42270 <fputs@plt+0x311cc>
   4225c:	ldr	r3, [r0, #52]	; 0x34
   42260:	cmp	r1, r3
   42264:	beq	42270 <fputs@plt+0x311cc>
   42268:	ldr	r0, [r0, #8]
   4226c:	b	4222c <fputs@plt+0x31188>
   42270:	b	42198 <fputs@plt+0x310f4>
   42274:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   42278:	mov	r8, r3
   4227c:	mov	r4, r0
   42280:	mov	r6, r1
   42284:	mov	r7, r2
   42288:	ldrb	r3, [r0, #66]	; 0x42
   4228c:	cmp	r3, #2
   42290:	bhi	422e4 <fputs@plt+0x31240>
   42294:	ldrb	r5, [r4, #66]	; 0x42
   42298:	cmp	r5, #1
   4229c:	movne	r0, #4
   422a0:	bne	422f0 <fputs@plt+0x3124c>
   422a4:	ldr	r3, [r4, #4]
   422a8:	mov	r2, r4
   422ac:	ldr	r1, [r4, #52]	; 0x34
   422b0:	ldr	r0, [r3, #8]
   422b4:	bl	4222c <fputs@plt+0x31188>
   422b8:	ldrb	r3, [r4, #64]	; 0x40
   422bc:	tst	r3, #1
   422c0:	moveq	r0, #8
   422c4:	beq	422f0 <fputs@plt+0x3124c>
   422c8:	mov	r3, r8
   422cc:	mov	r2, r7
   422d0:	str	r5, [sp]
   422d4:	mov	r1, r6
   422d8:	mov	r0, r4
   422dc:	bl	4137c <fputs@plt+0x302d8>
   422e0:	b	422f0 <fputs@plt+0x3124c>
   422e4:	bl	41bc4 <fputs@plt+0x30b20>
   422e8:	cmp	r0, #0
   422ec:	beq	42294 <fputs@plt+0x311f0>
   422f0:	add	sp, sp, #8
   422f4:	pop	{r4, r5, r6, r7, r8, pc}
   422f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   422fc:	sub	sp, sp, #68	; 0x44
   42300:	mov	r7, r3
   42304:	mov	r4, r0
   42308:	str	r1, [sp, #16]
   4230c:	ldr	r3, [sp, #120]	; 0x78
   42310:	ldr	sl, [sp, #116]	; 0x74
   42314:	str	r3, [sp, #48]	; 0x30
   42318:	ldrb	r3, [r0, #66]	; 0x42
   4231c:	cmp	r3, #4
   42320:	ldreq	r0, [r0, #60]	; 0x3c
   42324:	beq	424d4 <fputs@plt+0x31430>
   42328:	mov	r6, r2
   4232c:	ldrb	r3, [r4, #64]	; 0x40
   42330:	ldr	fp, [r4]
   42334:	tst	r3, #32
   42338:	ldr	r5, [fp, #4]
   4233c:	bne	424b8 <fputs@plt+0x31414>
   42340:	ldr	r3, [r4, #72]	; 0x48
   42344:	cmp	r3, #0
   42348:	bne	424dc <fputs@plt+0x31438>
   4234c:	mov	r2, r6
   42350:	mov	r0, fp
   42354:	str	r3, [sp]
   42358:	mov	r3, r7
   4235c:	bl	209dc <fputs@plt+0xf938>
   42360:	ldrb	r2, [r4, #64]	; 0x40
   42364:	cmp	r6, #1
   42368:	sbcs	r3, r7, #0
   4236c:	movge	r3, #1
   42370:	movlt	r3, #0
   42374:	ands	r3, r3, r2, lsr #1
   42378:	beq	4239c <fputs@plt+0x312f8>
   4237c:	ldrd	r2, [r4, #16]
   42380:	subs	r8, r6, #1
   42384:	sbc	r9, r7, #0
   42388:	cmp	r3, r9
   4238c:	cmpeq	r2, r8
   42390:	mvneq	r3, #0
   42394:	streq	r3, [sp, #48]	; 0x30
   42398:	beq	423d0 <fputs@plt+0x3132c>
   4239c:	ldr	r1, [sp, #48]	; 0x30
   423a0:	cmp	r1, #0
   423a4:	bne	423d0 <fputs@plt+0x3132c>
   423a8:	add	r3, sp, #48	; 0x30
   423ac:	mov	r2, r6
   423b0:	str	sl, [sp]
   423b4:	mov	r0, r4
   423b8:	str	r3, [sp, #4]
   423bc:	mov	r3, r7
   423c0:	bl	41688 <fputs@plt+0x305e4>
   423c4:	cmp	r0, #0
   423c8:	str	r0, [sp, #44]	; 0x2c
   423cc:	bne	424d4 <fputs@plt+0x31430>
   423d0:	ldrsb	r3, [r4, #68]	; 0x44
   423d4:	ldr	r9, [r5, #80]	; 0x50
   423d8:	ldr	r5, [sp, #112]	; 0x70
   423dc:	add	r3, r3, #30
   423e0:	ldr	r8, [r4, r3, lsl #2]
   423e4:	mov	r3, #0
   423e8:	str	r3, [sp, #56]	; 0x38
   423ec:	ldr	sl, [r8, #52]	; 0x34
   423f0:	str	r3, [sp, #60]	; 0x3c
   423f4:	ldr	r3, [sp, #108]	; 0x6c
   423f8:	ldrb	fp, [r8, #6]
   423fc:	add	r5, r3, r5
   42400:	ldrb	r3, [r8, #3]
   42404:	cmp	r3, #0
   42408:	beq	42434 <fputs@plt+0x31390>
   4240c:	cmp	r5, #127	; 0x7f
   42410:	add	r0, r9, fp
   42414:	movls	r0, #1
   42418:	strbls	r5, [r9, fp]
   4241c:	bls	42430 <fputs@plt+0x3138c>
   42420:	mov	r2, r5
   42424:	asr	r3, r5, #31
   42428:	bl	17af0 <fputs@plt+0x6a4c>
   4242c:	uxtb	r0, r0
   42430:	add	fp, fp, r0
   42434:	mov	r3, r7
   42438:	mov	r2, r6
   4243c:	add	r0, r9, fp
   42440:	bl	17af0 <fputs@plt+0x6a4c>
   42444:	ldrb	r3, [r8, #2]
   42448:	add	r0, fp, r0
   4244c:	ldrh	r1, [r8, #10]
   42450:	cmp	r3, #0
   42454:	ldrne	r3, [sp, #104]	; 0x68
   42458:	moveq	r5, r6
   4245c:	ldreq	r3, [sp, #108]	; 0x6c
   42460:	streq	r6, [sp, #108]	; 0x6c
   42464:	strne	r3, [sp, #16]
   42468:	movne	r3, #0
   4246c:	streq	r3, [sp, #28]
   42470:	strne	r3, [sp, #28]
   42474:	cmp	r1, r5
   42478:	blt	4250c <fputs@plt+0x31468>
   4247c:	add	fp, r0, r5
   42480:	mov	r6, r5
   42484:	str	r9, [sp, #24]
   42488:	cmp	fp, #4
   4248c:	movlt	fp, #4
   42490:	mov	r2, #0
   42494:	add	r3, r9, r0
   42498:	str	r2, [sp, #20]
   4249c:	cmp	r5, #0
   424a0:	bgt	42548 <fputs@plt+0x314a4>
   424a4:	ldr	r0, [sp, #20]
   424a8:	bl	3ba38 <fputs@plt+0x2a994>
   424ac:	mov	r3, #0
   424b0:	str	r3, [sp, #44]	; 0x2c
   424b4:	b	425f8 <fputs@plt+0x31554>
   424b8:	mov	r2, r4
   424bc:	ldr	r0, [r5, #8]
   424c0:	ldr	r1, [r4, #52]	; 0x34
   424c4:	bl	4222c <fputs@plt+0x31188>
   424c8:	cmp	r0, #0
   424cc:	str	r0, [sp, #44]	; 0x2c
   424d0:	beq	42340 <fputs@plt+0x3129c>
   424d4:	add	sp, sp, #68	; 0x44
   424d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   424dc:	ldr	r3, [sp, #48]	; 0x30
   424e0:	cmp	r3, #0
   424e4:	bne	423d0 <fputs@plt+0x3132c>
   424e8:	add	r3, sp, #48	; 0x30
   424ec:	mov	r2, r6
   424f0:	str	sl, [sp]
   424f4:	mov	r0, r4
   424f8:	ldr	r1, [sp, #16]
   424fc:	str	r3, [sp, #4]
   42500:	mov	r3, r7
   42504:	bl	41af0 <fputs@plt+0x30a4c>
   42508:	b	423c4 <fputs@plt+0x31320>
   4250c:	ldr	r3, [r8, #52]	; 0x34
   42510:	ldrh	r2, [r8, #12]
   42514:	ldr	r3, [r3, #36]	; 0x24
   42518:	sub	ip, r5, r2
   4251c:	sub	r3, r3, #4
   42520:	udiv	r6, ip, r3
   42524:	mls	r6, r3, r6, ip
   42528:	add	r6, r6, r2
   4252c:	cmp	r1, r6
   42530:	movlt	r6, r2
   42534:	add	r3, r0, r6
   42538:	add	fp, r3, #4
   4253c:	add	r3, r9, r3
   42540:	str	r3, [sp, #24]
   42544:	b	42490 <fputs@plt+0x313ec>
   42548:	cmp	r6, #0
   4254c:	bne	42720 <fputs@plt+0x3167c>
   42550:	ldrb	r3, [sl, #17]
   42554:	ldr	r6, [sp, #60]	; 0x3c
   42558:	cmp	r3, #0
   4255c:	bne	4268c <fputs@plt+0x315e8>
   42560:	mov	r3, #0
   42564:	add	r2, sp, #60	; 0x3c
   42568:	add	r1, sp, #56	; 0x38
   4256c:	mov	r0, sl
   42570:	str	r3, [sp]
   42574:	ldr	r3, [sp, #60]	; 0x3c
   42578:	bl	3e3fc <fputs@plt+0x2d358>
   4257c:	ldrb	r3, [sl, #17]
   42580:	str	r0, [sp, #52]	; 0x34
   42584:	clz	r0, r0
   42588:	lsr	r0, r0, #5
   4258c:	cmp	r3, #0
   42590:	moveq	r0, #0
   42594:	cmp	r0, #0
   42598:	beq	425d4 <fputs@plt+0x31530>
   4259c:	add	r3, sp, #52	; 0x34
   425a0:	cmp	r6, #0
   425a4:	ldr	r1, [sp, #60]	; 0x3c
   425a8:	movne	r2, #4
   425ac:	moveq	r2, #3
   425b0:	mov	r0, sl
   425b4:	str	r3, [sp]
   425b8:	mov	r3, r6
   425bc:	bl	3eaa8 <fputs@plt+0x2da04>
   425c0:	ldr	r3, [sp, #52]	; 0x34
   425c4:	cmp	r3, #0
   425c8:	beq	426d8 <fputs@plt+0x31634>
   425cc:	ldr	r0, [sp, #56]	; 0x38
   425d0:	bl	3ba38 <fputs@plt+0x2a994>
   425d4:	ldr	r3, [sp, #52]	; 0x34
   425d8:	cmp	r3, #0
   425dc:	beq	426d8 <fputs@plt+0x31634>
   425e0:	ldr	r0, [sp, #20]
   425e4:	bl	3ba38 <fputs@plt+0x2a994>
   425e8:	ldr	r3, [sp, #52]	; 0x34
   425ec:	cmp	r3, #0
   425f0:	str	r3, [sp, #44]	; 0x2c
   425f4:	bne	42684 <fputs@plt+0x315e0>
   425f8:	ldrsb	r3, [r4, #68]	; 0x44
   425fc:	ldr	r2, [sp, #48]	; 0x30
   42600:	add	r3, r4, r3, lsl #1
   42604:	cmp	r2, #0
   42608:	ldrh	r5, [r3, #80]	; 0x50
   4260c:	bne	42798 <fputs@plt+0x316f4>
   42610:	ldr	r0, [r8, #72]	; 0x48
   42614:	bl	3a258 <fputs@plt+0x291b4>
   42618:	cmp	r0, #0
   4261c:	str	r0, [sp, #44]	; 0x2c
   42620:	bne	42684 <fputs@plt+0x315e0>
   42624:	ldr	r2, [r8, #64]	; 0x40
   42628:	lsl	r3, r5, #1
   4262c:	mov	r0, r8
   42630:	ldrh	r1, [r8, #20]
   42634:	ldrh	r3, [r2, r3]
   42638:	add	r2, sp, #60	; 0x3c
   4263c:	rev16	r3, r3
   42640:	and	r3, r3, r1
   42644:	ldr	r1, [r8, #56]	; 0x38
   42648:	add	r1, r1, r3
   4264c:	ldrb	r3, [r8, #4]
   42650:	cmp	r3, #0
   42654:	ldreq	r3, [r1]
   42658:	streq	r3, [r9]
   4265c:	bl	3f5f0 <fputs@plt+0x2e54c>
   42660:	add	r3, sp, #44	; 0x2c
   42664:	ldrh	r2, [sp, #60]	; 0x3c
   42668:	mov	r1, r5
   4266c:	str	r0, [sp, #44]	; 0x2c
   42670:	mov	r0, r8
   42674:	bl	2dcdc <fputs@plt+0x1cc38>
   42678:	ldr	r3, [sp, #44]	; 0x2c
   4267c:	cmp	r3, #0
   42680:	beq	427b0 <fputs@plt+0x3170c>
   42684:	ldr	r0, [sp, #44]	; 0x2c
   42688:	b	424d4 <fputs@plt+0x31430>
   4268c:	ldr	r3, [pc, #400]	; 42824 <fputs@plt+0x31780>
   42690:	ldr	r3, [r3, #608]	; 0x260
   42694:	str	r3, [sp, #32]
   42698:	ldr	r3, [sp, #60]	; 0x3c
   4269c:	mov	r0, sl
   426a0:	add	r7, r3, #1
   426a4:	str	r3, [sp, #36]	; 0x24
   426a8:	mov	r1, r7
   426ac:	str	r7, [sp, #60]	; 0x3c
   426b0:	bl	13f04 <fputs@plt+0x2e60>
   426b4:	cmp	r7, r0
   426b8:	beq	42698 <fputs@plt+0x315f4>
   426bc:	ldr	r3, [sp, #32]
   426c0:	ldr	r2, [sl, #32]
   426c4:	udiv	r2, r3, r2
   426c8:	ldr	r3, [sp, #36]	; 0x24
   426cc:	cmp	r3, r2
   426d0:	beq	42698 <fputs@plt+0x315f4>
   426d4:	b	42560 <fputs@plt+0x314bc>
   426d8:	ldr	r0, [sp, #20]
   426dc:	ldr	r3, [sp, #60]	; 0x3c
   426e0:	ldr	r2, [sp, #24]
   426e4:	rev	r3, r3
   426e8:	str	r3, [r2]
   426ec:	bl	3ba38 <fputs@plt+0x2a994>
   426f0:	ldr	r3, [sp, #56]	; 0x38
   426f4:	str	r3, [sp, #20]
   426f8:	ldr	r3, [r3, #56]	; 0x38
   426fc:	str	r3, [sp, #24]
   42700:	mov	r3, #0
   42704:	ldr	r2, [sp, #24]
   42708:	str	r3, [r2]
   4270c:	ldr	r3, [sp, #56]	; 0x38
   42710:	ldr	r6, [sl, #36]	; 0x24
   42714:	ldr	r3, [r3, #56]	; 0x38
   42718:	sub	r6, r6, #4
   4271c:	add	r3, r3, #4
   42720:	ldr	r2, [sp, #108]	; 0x6c
   42724:	cmp	r5, r6
   42728:	movlt	r7, r5
   4272c:	movge	r7, r6
   42730:	cmp	r2, #0
   42734:	ble	42784 <fputs@plt+0x316e0>
   42738:	cmp	r7, r2
   4273c:	mov	r0, r3
   42740:	ldr	r1, [sp, #16]
   42744:	movge	r7, r2
   42748:	mov	r2, r7
   4274c:	bl	10f18 <memcpy@plt>
   42750:	ldr	r2, [sp, #108]	; 0x6c
   42754:	sub	r5, r5, r7
   42758:	add	r3, r0, r7
   4275c:	sub	r6, r6, r7
   42760:	subs	r2, r2, r7
   42764:	str	r2, [sp, #108]	; 0x6c
   42768:	ldreq	r2, [sp, #28]
   4276c:	ldrne	r2, [sp, #16]
   42770:	streq	r2, [sp, #108]	; 0x6c
   42774:	ldreq	r2, [sp, #104]	; 0x68
   42778:	addne	r2, r2, r7
   4277c:	str	r2, [sp, #16]
   42780:	b	4249c <fputs@plt+0x313f8>
   42784:	mov	r2, r7
   42788:	mov	r1, #0
   4278c:	mov	r0, r3
   42790:	bl	10e88 <memset@plt>
   42794:	b	42750 <fputs@plt+0x316ac>
   42798:	bge	427b0 <fputs@plt+0x3170c>
   4279c:	ldrh	r2, [r8, #18]
   427a0:	cmp	r2, #0
   427a4:	addne	r5, r5, #1
   427a8:	uxthne	r5, r5
   427ac:	strhne	r5, [r3, #80]	; 0x50
   427b0:	mov	r6, #0
   427b4:	add	r3, sp, #44	; 0x2c
   427b8:	mov	r1, r5
   427bc:	mov	r2, r9
   427c0:	mov	r0, r8
   427c4:	str	r6, [sp]
   427c8:	str	r6, [sp, #4]
   427cc:	str	r3, [sp, #8]
   427d0:	mov	r3, fp
   427d4:	bl	3f78c <fputs@plt+0x2e6e8>
   427d8:	ldr	r5, [sp, #44]	; 0x2c
   427dc:	strh	r6, [r4, #34]	; 0x22
   427e0:	cmp	r5, r6
   427e4:	bne	42684 <fputs@plt+0x315e0>
   427e8:	ldrb	r3, [r8, #1]
   427ec:	cmp	r3, r6
   427f0:	beq	42684 <fputs@plt+0x315e0>
   427f4:	ldrb	r3, [r4, #64]	; 0x40
   427f8:	mov	r0, r4
   427fc:	bic	r3, r3, #2
   42800:	strb	r3, [r4, #64]	; 0x40
   42804:	bl	3fa28 <fputs@plt+0x2e984>
   42808:	ldrsb	r3, [r4, #68]	; 0x44
   4280c:	str	r0, [sp, #44]	; 0x2c
   42810:	add	r3, r3, #30
   42814:	ldr	r3, [r4, r3, lsl #2]
   42818:	strb	r5, [r3, #1]
   4281c:	strb	r5, [r4, #66]	; 0x42
   42820:	b	42684 <fputs@plt+0x315e0>
   42824:	andeq	sl, r8, r0, lsr #2
   42828:	push	{r4, r5, r6, r7, r8, lr}
   4282c:	mov	r4, r0
   42830:	mov	r7, r2
   42834:	mov	r2, #0
   42838:	mov	r6, r1
   4283c:	ldm	r0, {r3, r5}
   42840:	str	r3, [r5, #4]
   42844:	ldr	r0, [r5, #8]
   42848:	bl	4222c <fputs@plt+0x31188>
   4284c:	subs	r1, r0, #0
   42850:	popne	{r4, r5, r6, r7, r8, pc}
   42854:	ldrb	r3, [r4, #11]
   42858:	cmp	r3, #0
   4285c:	bne	42878 <fputs@plt+0x317d4>
   42860:	mov	r3, r7
   42864:	mov	r1, r6
   42868:	mov	r0, r5
   4286c:	mov	r2, #0
   42870:	pop	{r4, r5, r6, r7, r8, lr}
   42874:	b	411d4 <fputs@plt+0x30130>
   42878:	ldr	r3, [r4, #4]
   4287c:	strb	r1, [r4, #11]
   42880:	ldr	r2, [r3, #8]
   42884:	mov	r3, #1
   42888:	cmp	r2, #0
   4288c:	beq	42860 <fputs@plt+0x317bc>
   42890:	ldrb	r0, [r2, #64]	; 0x40
   42894:	tst	r0, #16
   42898:	strbne	r3, [r4, #11]
   4289c:	strbne	r1, [r2, #66]	; 0x42
   428a0:	ldr	r2, [r2, #8]
   428a4:	b	42888 <fputs@plt+0x317e4>
   428a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   428ac:	mov	r7, r1
   428b0:	sub	sp, sp, #44	; 0x2c
   428b4:	mov	r8, r2
   428b8:	ldm	r0, {r3, r4}
   428bc:	str	r3, [r4, #4]
   428c0:	ldrb	r3, [r4, #17]
   428c4:	cmp	r3, #0
   428c8:	beq	42b00 <fputs@plt+0x31a5c>
   428cc:	mov	r6, r0
   428d0:	ldr	r0, [r4, #8]
   428d4:	bl	185f4 <fputs@plt+0x7550>
   428d8:	add	r2, sp, #20
   428dc:	mov	r1, #4
   428e0:	mov	r0, r6
   428e4:	bl	1723c <fputs@plt+0x6198>
   428e8:	ldr	r3, [sp, #20]
   428ec:	add	r3, r3, #1
   428f0:	str	r3, [sp, #20]
   428f4:	ldr	r3, [pc, #556]	; 42b28 <fputs@plt+0x31a84>
   428f8:	ldr	r9, [r3, #608]	; 0x260
   428fc:	mov	r0, r4
   42900:	ldr	r5, [sp, #20]
   42904:	mov	r1, r5
   42908:	bl	13f04 <fputs@plt+0x2e60>
   4290c:	cmp	r5, r0
   42910:	beq	42a80 <fputs@plt+0x319dc>
   42914:	ldr	r3, [r4, #32]
   42918:	udiv	r3, r9, r3
   4291c:	add	r3, r3, #1
   42920:	cmp	r5, r3
   42924:	beq	42a80 <fputs@plt+0x319dc>
   42928:	mov	r3, #1
   4292c:	add	r2, sp, #28
   42930:	add	r1, sp, #32
   42934:	mov	r0, r4
   42938:	str	r3, [sp]
   4293c:	mov	r3, r5
   42940:	bl	3e3fc <fputs@plt+0x2d358>
   42944:	cmp	r0, #0
   42948:	str	r0, [sp, #24]
   4294c:	bne	42a78 <fputs@plt+0x319d4>
   42950:	ldr	r3, [sp, #20]
   42954:	ldr	r2, [sp, #28]
   42958:	cmp	r2, r3
   4295c:	ldreq	r3, [sp, #32]
   42960:	streq	r3, [sp, #16]
   42964:	beq	42a8c <fputs@plt+0x319e8>
   42968:	mov	r2, r0
   4296c:	mov	r1, r0
   42970:	strb	r0, [sp, #15]
   42974:	str	r0, [sp, #36]	; 0x24
   42978:	ldr	r0, [r4, #8]
   4297c:	bl	4222c <fputs@plt+0x31188>
   42980:	str	r0, [sp, #24]
   42984:	ldr	r0, [sp, #32]
   42988:	bl	3ba38 <fputs@plt+0x2a994>
   4298c:	ldr	r0, [sp, #24]
   42990:	cmp	r0, #0
   42994:	bne	42a78 <fputs@plt+0x319d4>
   42998:	mov	r3, r0
   4299c:	add	r2, sp, #16
   429a0:	ldr	r1, [sp, #20]
   429a4:	mov	r0, r4
   429a8:	bl	3c188 <fputs@plt+0x2b0e4>
   429ac:	cmp	r0, #0
   429b0:	str	r0, [sp, #24]
   429b4:	bne	42a78 <fputs@plt+0x319d4>
   429b8:	add	r3, sp, #36	; 0x24
   429bc:	add	r2, sp, #15
   429c0:	ldr	r1, [sp, #20]
   429c4:	mov	r0, r4
   429c8:	bl	3c21c <fputs@plt+0x2b178>
   429cc:	ldrb	r3, [sp, #15]
   429d0:	str	r0, [sp, #24]
   429d4:	sub	r3, r3, #1
   429d8:	cmp	r3, #1
   429dc:	bhi	429ec <fputs@plt+0x31948>
   429e0:	movw	r0, #64159	; 0xfa9f
   429e4:	bl	2d494 <fputs@plt+0x1c3f0>
   429e8:	str	r0, [sp, #24]
   429ec:	ldr	r1, [sp, #16]
   429f0:	ldr	r3, [sp, #24]
   429f4:	cmp	r3, #0
   429f8:	movne	r0, r1
   429fc:	bne	42a70 <fputs@plt+0x319cc>
   42a00:	str	r3, [sp, #4]
   42a04:	mov	r0, r4
   42a08:	ldr	r3, [sp, #28]
   42a0c:	ldrb	r2, [sp, #15]
   42a10:	str	r3, [sp]
   42a14:	ldr	r3, [sp, #36]	; 0x24
   42a18:	bl	3ed6c <fputs@plt+0x2dcc8>
   42a1c:	str	r0, [sp, #24]
   42a20:	ldr	r0, [sp, #16]
   42a24:	bl	3ba38 <fputs@plt+0x2a994>
   42a28:	ldr	r0, [sp, #24]
   42a2c:	cmp	r0, #0
   42a30:	bne	42a78 <fputs@plt+0x319d4>
   42a34:	mov	r3, r0
   42a38:	add	r2, sp, #16
   42a3c:	ldr	r1, [sp, #20]
   42a40:	mov	r0, r4
   42a44:	bl	3c188 <fputs@plt+0x2b0e4>
   42a48:	cmp	r0, #0
   42a4c:	str	r0, [sp, #24]
   42a50:	bne	42a78 <fputs@plt+0x319d4>
   42a54:	ldr	r3, [sp, #16]
   42a58:	ldr	r0, [r3, #72]	; 0x48
   42a5c:	bl	3a258 <fputs@plt+0x291b4>
   42a60:	cmp	r0, #0
   42a64:	str	r0, [sp, #24]
   42a68:	beq	42a8c <fputs@plt+0x319e8>
   42a6c:	ldr	r0, [sp, #16]
   42a70:	bl	3ba38 <fputs@plt+0x2a994>
   42a74:	ldr	r0, [sp, #24]
   42a78:	add	sp, sp, #44	; 0x2c
   42a7c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   42a80:	add	r5, r5, #1
   42a84:	str	r5, [sp, #20]
   42a88:	b	428fc <fputs@plt+0x31858>
   42a8c:	add	r3, sp, #24
   42a90:	mov	r2, #1
   42a94:	ldr	r1, [sp, #20]
   42a98:	mov	r0, r4
   42a9c:	str	r3, [sp]
   42aa0:	mov	r3, #0
   42aa4:	bl	3eaa8 <fputs@plt+0x2da04>
   42aa8:	ldr	r3, [sp, #24]
   42aac:	cmp	r3, #0
   42ab0:	bne	42a6c <fputs@plt+0x319c8>
   42ab4:	mov	r1, #4
   42ab8:	mov	r0, r6
   42abc:	ldr	r2, [sp, #20]
   42ac0:	bl	3e320 <fputs@plt+0x2d27c>
   42ac4:	cmp	r0, #0
   42ac8:	str	r0, [sp, #24]
   42acc:	bne	42a6c <fputs@plt+0x319c8>
   42ad0:	tst	r8, #1
   42ad4:	ldr	r0, [sp, #16]
   42ad8:	movne	r1, #13
   42adc:	moveq	r1, #10
   42ae0:	bl	2d584 <fputs@plt+0x1c4e0>
   42ae4:	ldr	r3, [sp, #16]
   42ae8:	ldr	r0, [r3, #72]	; 0x48
   42aec:	bl	3ba2c <fputs@plt+0x2a988>
   42af0:	ldr	r3, [sp, #20]
   42af4:	mov	r0, #0
   42af8:	str	r3, [r7]
   42afc:	b	42a78 <fputs@plt+0x319d4>
   42b00:	add	r2, sp, #20
   42b04:	add	r1, sp, #16
   42b08:	str	r3, [sp]
   42b0c:	mov	r0, r4
   42b10:	mov	r3, #1
   42b14:	bl	3e3fc <fputs@plt+0x2d358>
   42b18:	cmp	r0, #0
   42b1c:	str	r0, [sp, #24]
   42b20:	beq	42ad0 <fputs@plt+0x31a2c>
   42b24:	b	42a78 <fputs@plt+0x319d4>
   42b28:	andeq	sl, r8, r0, lsr #2
   42b2c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42b30:	subs	r5, r0, #0
   42b34:	bne	42b48 <fputs@plt+0x31aa4>
   42b38:	mov	fp, #0
   42b3c:	mov	r0, fp
   42b40:	add	sp, sp, #4
   42b44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42b48:	mov	r8, r2
   42b4c:	ldrd	r2, [r5]
   42b50:	mov	r7, r1
   42b54:	mov	r9, #0
   42b58:	mov	sl, #4
   42b5c:	ldr	r4, [r3, #8]
   42b60:	str	r2, [r3, #4]
   42b64:	cmp	r4, #0
   42b68:	beq	42b38 <fputs@plt+0x31a94>
   42b6c:	cmp	r8, #0
   42b70:	beq	42bb4 <fputs@plt+0x31b10>
   42b74:	ldrb	r3, [r4, #64]	; 0x40
   42b78:	ands	r6, r3, #1
   42b7c:	bne	42bb4 <fputs@plt+0x31b10>
   42b80:	ldrb	r3, [r4, #66]	; 0x42
   42b84:	sub	r3, r3, #1
   42b88:	cmp	r3, #1
   42b8c:	bhi	42bc8 <fputs@plt+0x31b24>
   42b90:	mov	r0, r4
   42b94:	bl	4211c <fputs@plt+0x31078>
   42b98:	subs	fp, r0, #0
   42b9c:	beq	42bc8 <fputs@plt+0x31b24>
   42ba0:	mov	r2, r6
   42ba4:	mov	r1, fp
   42ba8:	mov	r0, r5
   42bac:	bl	42b2c <fputs@plt+0x31a88>
   42bb0:	b	42b3c <fputs@plt+0x31a98>
   42bb4:	ldr	r0, [r4, #48]	; 0x30
   42bb8:	bl	177ec <fputs@plt+0x6748>
   42bbc:	str	r9, [r4, #48]	; 0x30
   42bc0:	str	r7, [r4, #60]	; 0x3c
   42bc4:	strb	sl, [r4, #66]	; 0x42
   42bc8:	add	fp, r4, #120	; 0x78
   42bcc:	mov	r6, #0
   42bd0:	ldrsb	r3, [r4, #68]	; 0x44
   42bd4:	cmp	r3, r6
   42bd8:	ldrlt	r4, [r4, #8]
   42bdc:	blt	42b64 <fputs@plt+0x31ac0>
   42be0:	ldr	r0, [fp]
   42be4:	add	r6, r6, #1
   42be8:	bl	3ba38 <fputs@plt+0x2a994>
   42bec:	str	r9, [fp], #4
   42bf0:	b	42bd0 <fputs@plt+0x31b2c>
   42bf4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   42bf8:	subs	r7, r1, #0
   42bfc:	mov	r6, r0
   42c00:	movne	r5, r7
   42c04:	movne	r8, #0
   42c08:	ldm	r0, {r3, r4}
   42c0c:	str	r3, [r4, #4]
   42c10:	bne	42cb8 <fputs@plt+0x31c14>
   42c14:	mov	r2, r7
   42c18:	ldr	r0, [r4, #8]
   42c1c:	bl	4222c <fputs@plt+0x31188>
   42c20:	subs	r5, r0, #0
   42c24:	bne	42cb0 <fputs@plt+0x31c0c>
   42c28:	ldrb	r3, [r6, #8]
   42c2c:	cmp	r3, #2
   42c30:	bne	42c9c <fputs@plt+0x31bf8>
   42c34:	ldr	r0, [r4]
   42c38:	bl	3b7b0 <fputs@plt+0x2a70c>
   42c3c:	cmp	r0, #0
   42c40:	mov	r3, #0
   42c44:	movne	r5, r0
   42c48:	add	r2, sp, #4
   42c4c:	mov	r1, #1
   42c50:	mov	r0, r4
   42c54:	bl	3c188 <fputs@plt+0x2b0e4>
   42c58:	cmp	r0, #0
   42c5c:	bne	42c84 <fputs@plt+0x31be0>
   42c60:	ldr	r0, [sp, #4]
   42c64:	ldr	r3, [r0, #56]	; 0x38
   42c68:	ldr	r3, [r3, #28]
   42c6c:	rev	r3, r3
   42c70:	cmp	r3, #0
   42c74:	ldreq	r3, [r4]
   42c78:	ldreq	r3, [r3, #28]
   42c7c:	str	r3, [r4, #44]	; 0x2c
   42c80:	bl	3ba38 <fputs@plt+0x2a994>
   42c84:	mov	r3, #1
   42c88:	ldr	r0, [r4, #60]	; 0x3c
   42c8c:	strb	r3, [r4, #20]
   42c90:	bl	178ac <fputs@plt+0x6808>
   42c94:	mov	r3, #0
   42c98:	str	r3, [r4, #60]	; 0x3c
   42c9c:	mov	r0, r6
   42ca0:	bl	3ba6c <fputs@plt+0x2a9c8>
   42ca4:	mov	r0, r5
   42ca8:	add	sp, sp, #8
   42cac:	pop	{r4, r5, r6, r7, r8, pc}
   42cb0:	mov	r8, r5
   42cb4:	mov	r2, r7
   42cb8:	mov	r1, r5
   42cbc:	mov	r0, r6
   42cc0:	bl	42b2c <fputs@plt+0x31a88>
   42cc4:	cmp	r0, #0
   42cc8:	movne	r5, r0
   42ccc:	moveq	r5, r8
   42cd0:	b	42c28 <fputs@plt+0x31b84>
   42cd4:	push	{r4, r5, r6, r7, r8, lr}
   42cd8:	mov	r4, r0
   42cdc:	mov	r8, r1
   42ce0:	mov	r6, #0
   42ce4:	mov	r7, r6
   42ce8:	bl	12114 <fputs@plt+0x1070>
   42cec:	mov	r0, r4
   42cf0:	bl	13e3c <fputs@plt+0x2d98>
   42cf4:	ldr	r2, [r4, #24]
   42cf8:	ands	r2, r2, #2
   42cfc:	ldrbne	r2, [r4, #149]	; 0x95
   42d00:	clzne	r2, r2
   42d04:	lsrne	r2, r2, #5
   42d08:	eor	r5, r2, #1
   42d0c:	ldr	r3, [r4, #20]
   42d10:	cmp	r3, r7
   42d14:	bgt	42d98 <fputs@plt+0x31cf4>
   42d18:	mov	r1, #68	; 0x44
   42d1c:	mov	r0, r4
   42d20:	bl	1bb38 <fputs@plt+0xaa94>
   42d24:	bl	1212c <fputs@plt+0x1088>
   42d28:	ldr	r3, [r4, #24]
   42d2c:	tst	r3, #2
   42d30:	beq	42d4c <fputs@plt+0x31ca8>
   42d34:	ldrb	r3, [r4, #149]	; 0x95
   42d38:	cmp	r3, #0
   42d3c:	bne	42d4c <fputs@plt+0x31ca8>
   42d40:	mov	r0, r4
   42d44:	bl	14668 <fputs@plt+0x35c4>
   42d48:	bl	1ff60 <fputs@plt+0xeebc>
   42d4c:	add	r3, r4, #448	; 0x1c0
   42d50:	mov	r0, #0
   42d54:	mov	r1, #0
   42d58:	strd	r0, [r3, #-8]
   42d5c:	strd	r0, [r3]
   42d60:	ldr	r3, [r4, #24]
   42d64:	bic	r3, r3, #16777216	; 0x1000000
   42d68:	str	r3, [r4, #24]
   42d6c:	ldr	r3, [r4, #208]	; 0xd0
   42d70:	cmp	r3, #0
   42d74:	popeq	{r4, r5, r6, r7, r8, pc}
   42d78:	cmp	r6, #0
   42d7c:	bne	42d8c <fputs@plt+0x31ce8>
   42d80:	ldrb	r2, [r4, #67]	; 0x43
   42d84:	cmp	r2, #0
   42d88:	popne	{r4, r5, r6, r7, r8, pc}
   42d8c:	ldr	r0, [r4, #204]	; 0xcc
   42d90:	pop	{r4, r5, r6, r7, r8, lr}
   42d94:	bx	r3
   42d98:	ldr	r3, [r4, #16]
   42d9c:	add	r3, r3, r7, lsl #4
   42da0:	ldr	r0, [r3, #4]
   42da4:	cmp	r0, #0
   42da8:	beq	42dc4 <fputs@plt+0x31d20>
   42dac:	ldrb	r3, [r0, #8]
   42db0:	mov	r2, r5
   42db4:	mov	r1, r8
   42db8:	cmp	r3, #2
   42dbc:	moveq	r6, #1
   42dc0:	bl	42bf4 <fputs@plt+0x31b50>
   42dc4:	add	r7, r7, #1
   42dc8:	b	42d0c <fputs@plt+0x31c68>
   42dcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42dd0:	and	r3, r1, #2
   42dd4:	sub	sp, sp, #52	; 0x34
   42dd8:	mov	r4, r0
   42ddc:	ldrsb	r9, [r0, #68]	; 0x44
   42de0:	str	r3, [sp, #24]
   42de4:	ldr	sl, [r0]
   42de8:	sxth	r7, r9
   42dec:	add	r3, r0, r7, lsl #1
   42df0:	add	r7, r0, r7, lsl #2
   42df4:	ldr	fp, [sl, #4]
   42df8:	ldr	r5, [r7, #120]	; 0x78
   42dfc:	str	r3, [sp, #28]
   42e00:	ldrh	r8, [r3, #80]	; 0x50
   42e04:	ldr	r2, [r5, #64]	; 0x40
   42e08:	lsl	r3, r8, #1
   42e0c:	ldrh	r6, [r5, #20]
   42e10:	ldrh	r3, [r2, r3]
   42e14:	rev16	r3, r3
   42e18:	and	r3, r3, r6
   42e1c:	ldr	r6, [r5, #56]	; 0x38
   42e20:	add	r6, r6, r3
   42e24:	ldrb	r3, [r5, #4]
   42e28:	cmp	r3, #0
   42e2c:	bne	42e48 <fputs@plt+0x31da4>
   42e30:	add	r1, sp, #44	; 0x2c
   42e34:	str	r3, [sp, #44]	; 0x2c
   42e38:	bl	41d80 <fputs@plt+0x30cdc>
   42e3c:	cmp	r0, #0
   42e40:	str	r0, [sp, #40]	; 0x28
   42e44:	bne	42f14 <fputs@plt+0x31e70>
   42e48:	ldrb	r3, [r4, #64]	; 0x40
   42e4c:	tst	r3, #32
   42e50:	bne	42ef8 <fputs@plt+0x31e54>
   42e54:	ldr	r3, [r4, #72]	; 0x48
   42e58:	cmp	r3, #0
   42e5c:	bne	42e70 <fputs@plt+0x31dcc>
   42e60:	mov	r0, sl
   42e64:	str	r3, [sp]
   42e68:	ldrd	r2, [r4, #16]
   42e6c:	bl	209dc <fputs@plt+0xf938>
   42e70:	ldr	r3, [sp, #24]
   42e74:	cmp	r3, #0
   42e78:	bne	42f1c <fputs@plt+0x31e78>
   42e7c:	mov	r3, #0
   42e80:	ldr	r0, [r5, #72]	; 0x48
   42e84:	str	r3, [sp, #20]
   42e88:	bl	3a258 <fputs@plt+0x291b4>
   42e8c:	cmp	r0, #0
   42e90:	str	r0, [sp, #40]	; 0x28
   42e94:	bne	42f14 <fputs@plt+0x31e70>
   42e98:	add	r2, sp, #44	; 0x2c
   42e9c:	mov	r1, r6
   42ea0:	mov	r0, r5
   42ea4:	add	sl, sp, #40	; 0x28
   42ea8:	bl	3f5f0 <fputs@plt+0x2e54c>
   42eac:	mov	r3, sl
   42eb0:	ldrh	r2, [sp, #44]	; 0x2c
   42eb4:	mov	r1, r8
   42eb8:	str	r0, [sp, #40]	; 0x28
   42ebc:	mov	r0, r5
   42ec0:	bl	2dcdc <fputs@plt+0x1cc38>
   42ec4:	ldr	r0, [sp, #40]	; 0x28
   42ec8:	cmp	r0, #0
   42ecc:	bne	42f14 <fputs@plt+0x31e70>
   42ed0:	ldrb	r3, [r5, #4]
   42ed4:	cmp	r3, #0
   42ed8:	beq	42f78 <fputs@plt+0x31ed4>
   42edc:	mov	r0, r4
   42ee0:	bl	3fa28 <fputs@plt+0x2e984>
   42ee4:	cmp	r0, #0
   42ee8:	str	r0, [sp, #40]	; 0x28
   42eec:	beq	43040 <fputs@plt+0x31f9c>
   42ef0:	ldr	r0, [sp, #40]	; 0x28
   42ef4:	b	42f14 <fputs@plt+0x31e70>
   42ef8:	mov	r2, r4
   42efc:	ldr	r0, [fp, #8]
   42f00:	ldr	r1, [r4, #52]	; 0x34
   42f04:	bl	4222c <fputs@plt+0x31188>
   42f08:	cmp	r0, #0
   42f0c:	str	r0, [sp, #40]	; 0x28
   42f10:	beq	42e54 <fputs@plt+0x31db0>
   42f14:	add	sp, sp, #52	; 0x34
   42f18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42f1c:	ldrb	r3, [r5, #4]
   42f20:	cmp	r3, #0
   42f24:	beq	42f58 <fputs@plt+0x31eb4>
   42f28:	mov	r1, r6
   42f2c:	mov	r0, r5
   42f30:	bl	14168 <fputs@plt+0x30c4>
   42f34:	ldrh	r3, [r5, #16]
   42f38:	mov	r2, #3
   42f3c:	add	r0, r3, r0
   42f40:	ldr	r3, [fp, #36]	; 0x24
   42f44:	add	r0, r0, #1
   42f48:	lsl	r3, r3, #1
   42f4c:	udiv	r3, r3, r2
   42f50:	cmp	r0, r3
   42f54:	blt	42f70 <fputs@plt+0x31ecc>
   42f58:	mov	r0, r4
   42f5c:	bl	420b0 <fputs@plt+0x3100c>
   42f60:	cmp	r0, #0
   42f64:	str	r0, [sp, #40]	; 0x28
   42f68:	beq	42e7c <fputs@plt+0x31dd8>
   42f6c:	b	42f14 <fputs@plt+0x31e70>
   42f70:	mov	r3, #1
   42f74:	b	42e80 <fputs@plt+0x31ddc>
   42f78:	ldrsb	r3, [r4, #68]	; 0x44
   42f7c:	add	r3, r3, #30
   42f80:	ldr	r6, [r4, r3, lsl #2]
   42f84:	ldrh	r1, [r6, #18]
   42f88:	ldr	r3, [r6, #56]	; 0x38
   42f8c:	ldr	r2, [r6, #64]	; 0x40
   42f90:	add	r2, r2, r1, lsl #1
   42f94:	ldrh	r2, [r2, #-2]
   42f98:	rev16	r1, r2
   42f9c:	ldrh	r2, [r6, #20]
   42fa0:	and	r2, r2, r1
   42fa4:	add	r2, r3, r2
   42fa8:	add	r3, r3, #4
   42fac:	cmp	r2, r3
   42fb0:	bcs	42fc0 <fputs@plt+0x31f1c>
   42fb4:	movw	r0, #64012	; 0xfa0c
   42fb8:	bl	2d494 <fputs@plt+0x1c3f0>
   42fbc:	b	42f14 <fputs@plt+0x31e70>
   42fc0:	ldr	r3, [r7, #124]	; 0x7c
   42fc4:	mov	r1, r2
   42fc8:	mov	r0, r6
   42fcc:	str	r2, [sp, #36]	; 0x24
   42fd0:	ldr	r3, [r3, #84]	; 0x54
   42fd4:	str	r3, [sp, #32]
   42fd8:	ldr	r3, [r6, #76]	; 0x4c
   42fdc:	blx	r3
   42fe0:	mov	r7, r0
   42fe4:	ldr	r0, [r6, #72]	; 0x48
   42fe8:	ldr	fp, [fp, #80]	; 0x50
   42fec:	bl	3a258 <fputs@plt+0x291b4>
   42ff0:	ldr	r3, [sp, #32]
   42ff4:	mov	r1, r8
   42ff8:	ldr	r2, [sp, #36]	; 0x24
   42ffc:	str	fp, [sp]
   43000:	stmib	sp, {r3, sl}
   43004:	add	r3, r7, #4
   43008:	str	r0, [sp, #40]	; 0x28
   4300c:	mov	r0, r5
   43010:	sub	r2, r2, #4
   43014:	bl	3f78c <fputs@plt+0x2e6e8>
   43018:	ldrh	r1, [r6, #18]
   4301c:	mov	r0, r6
   43020:	mov	r3, sl
   43024:	mov	r2, r7
   43028:	sub	r1, r1, #1
   4302c:	bl	2dcdc <fputs@plt+0x1cc38>
   43030:	ldr	r0, [sp, #40]	; 0x28
   43034:	cmp	r0, #0
   43038:	beq	42edc <fputs@plt+0x31e38>
   4303c:	b	42f14 <fputs@plt+0x31e70>
   43040:	ldrsb	r3, [r4, #68]	; 0x44
   43044:	cmp	r3, r9
   43048:	bgt	4308c <fputs@plt+0x31fe8>
   4304c:	ldr	r3, [sp, #20]
   43050:	cmp	r3, #0
   43054:	bne	430b0 <fputs@plt+0x3200c>
   43058:	mov	r0, r4
   4305c:	bl	3ceb4 <fputs@plt+0x2be10>
   43060:	ldr	r3, [sp, #24]
   43064:	str	r0, [sp, #40]	; 0x28
   43068:	cmp	r3, #0
   4306c:	movne	r3, #3
   43070:	strbne	r3, [r4, #66]	; 0x42
   43074:	b	42ef0 <fputs@plt+0x31e4c>
   43078:	sub	r2, r3, #1
   4307c:	add	r3, r3, #30
   43080:	strb	r2, [r4, #68]	; 0x44
   43084:	ldr	r0, [r4, r3, lsl #2]
   43088:	bl	3ba38 <fputs@plt+0x2a994>
   4308c:	ldrsb	r3, [r4, #68]	; 0x44
   43090:	cmp	r9, r3
   43094:	blt	43078 <fputs@plt+0x31fd4>
   43098:	mov	r0, r4
   4309c:	bl	3fa28 <fputs@plt+0x2e984>
   430a0:	cmp	r0, #0
   430a4:	str	r0, [sp, #40]	; 0x28
   430a8:	beq	4304c <fputs@plt+0x31fa8>
   430ac:	b	42ef0 <fputs@plt+0x31e4c>
   430b0:	mov	r3, #2
   430b4:	strb	r3, [r4, #66]	; 0x42
   430b8:	ldrh	r3, [r5, #18]
   430bc:	cmp	r8, r3
   430c0:	mvncs	r2, #0
   430c4:	movcc	r3, #1
   430c8:	addcs	r3, r3, r2
   430cc:	strcs	r2, [r4, #60]	; 0x3c
   430d0:	ldrcs	r2, [sp, #28]
   430d4:	strcc	r3, [r4, #60]	; 0x3c
   430d8:	strhcs	r3, [r2, #80]	; 0x50
   430dc:	b	42ef0 <fputs@plt+0x31e4c>
   430e0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   430e4:	mov	r9, r3
   430e8:	mov	r3, #1
   430ec:	mov	r7, r0
   430f0:	mov	r8, r1
   430f4:	add	r1, r2, #2
   430f8:	mov	r6, r2
   430fc:	ldr	r4, [sp, #40]	; 0x28
   43100:	mov	r0, r4
   43104:	strh	r3, [r4, #8]
   43108:	bl	24cc4 <fputs@plt+0x13c20>
   4310c:	subs	r5, r0, #0
   43110:	bne	43160 <fputs@plt+0x320bc>
   43114:	cmp	r9, #0
   43118:	ldr	r3, [r4, #16]
   4311c:	beq	4316c <fputs@plt+0x320c8>
   43120:	mov	r2, r6
   43124:	mov	r1, r8
   43128:	str	r5, [sp]
   4312c:	mov	r0, r7
   43130:	bl	4137c <fputs@plt+0x302d8>
   43134:	cmp	r0, #0
   43138:	mov	r5, r0
   4313c:	bne	43180 <fputs@plt+0x320dc>
   43140:	ldr	r3, [r4, #16]
   43144:	strb	r0, [r3, r6]
   43148:	ldr	r3, [r4, #16]
   4314c:	add	r3, r3, r6
   43150:	strb	r0, [r3, #1]
   43154:	mov	r3, #528	; 0x210
   43158:	strh	r3, [r4, #8]
   4315c:	str	r6, [r4, #12]
   43160:	mov	r0, r5
   43164:	add	sp, sp, #12
   43168:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4316c:	mov	r2, r6
   43170:	mov	r1, r8
   43174:	mov	r0, r7
   43178:	bl	42050 <fputs@plt+0x30fac>
   4317c:	b	43134 <fputs@plt+0x32090>
   43180:	mov	r0, r4
   43184:	bl	1c0e8 <fputs@plt+0xb044>
   43188:	b	43160 <fputs@plt+0x320bc>
   4318c:	push	{r4, r5, r6, r7, r8, lr}
   43190:	add	r8, r1, r2
   43194:	ldrsb	ip, [r0, #68]	; 0x44
   43198:	ldr	lr, [r0, #24]
   4319c:	ldrh	r4, [r0, #32]
   431a0:	add	ip, ip, #30
   431a4:	ldr	ip, [r0, ip, lsl #2]
   431a8:	ldr	r5, [sp, #24]
   431ac:	ldr	ip, [ip, #60]	; 0x3c
   431b0:	sub	ip, ip, lr
   431b4:	cmp	ip, r4
   431b8:	movcs	ip, r4
   431bc:	cmp	r8, ip
   431c0:	bls	431cc <fputs@plt+0x32128>
   431c4:	pop	{r4, r5, r6, r7, r8, lr}
   431c8:	b	430e0 <fputs@plt+0x3203c>
   431cc:	add	lr, lr, r1
   431d0:	movw	r3, #4112	; 0x1010
   431d4:	mov	r7, r1
   431d8:	mov	r6, r2
   431dc:	mov	r0, #0
   431e0:	strh	r3, [r5, #8]
   431e4:	str	r2, [r5, #12]
   431e8:	str	lr, [r5, #16]
   431ec:	pop	{r4, r5, r6, r7, r8, pc}
   431f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   431f4:	sub	sp, sp, #36	; 0x24
   431f8:	ldr	r6, [r0, #44]	; 0x2c
   431fc:	cmp	r6, #0
   43200:	bne	43350 <fputs@plt+0x322ac>
   43204:	ldr	r3, [r0, #216]	; 0xd8
   43208:	mov	r4, r0
   4320c:	mov	sl, r1
   43210:	cmp	r3, #0
   43214:	beq	43248 <fputs@plt+0x321a4>
   43218:	ldrb	r3, [r4, #7]
   4321c:	cmp	r3, #0
   43220:	beq	43260 <fputs@plt+0x321bc>
   43224:	ldr	r2, [r4, #212]	; 0xd4
   43228:	ldr	r3, [r2]
   4322c:	cmp	r3, #0
   43230:	bne	433ec <fputs@plt+0x32348>
   43234:	ldr	r3, [r2, #4]
   43238:	str	r3, [r2, #8]
   4323c:	mov	r3, #4
   43240:	strb	r3, [r4, #17]
   43244:	b	43350 <fputs@plt+0x322ac>
   43248:	mov	r1, #4
   4324c:	bl	18430 <fputs@plt+0x738c>
   43250:	cmp	r0, #0
   43254:	beq	43218 <fputs@plt+0x32174>
   43258:	mov	r6, r0
   4325c:	b	43350 <fputs@plt+0x322ac>
   43260:	ldr	r3, [r4, #68]	; 0x44
   43264:	ldr	r3, [r3]
   43268:	cmp	r3, #0
   4326c:	beq	433e0 <fputs@plt+0x3233c>
   43270:	ldrb	r3, [r4, #5]
   43274:	cmp	r3, #4
   43278:	beq	433e0 <fputs@plt+0x3233c>
   4327c:	ldr	r0, [r4, #64]	; 0x40
   43280:	bl	1205c <fputs@plt+0xfb8>
   43284:	ands	r7, r0, #512	; 0x200
   43288:	mov	r5, r0
   4328c:	bne	4337c <fputs@plt+0x322d8>
   43290:	ldr	r3, [pc, #360]	; 43400 <fputs@plt+0x3235c>
   43294:	add	r2, sp, #20
   43298:	ldr	r0, [r3]
   4329c:	ldr	r1, [r3, #4]
   432a0:	stmia	r2!, {r0, r1}
   432a4:	mov	r0, r4
   432a8:	ldr	r2, [r4, #48]	; 0x30
   432ac:	rev	r2, r2
   432b0:	str	r2, [sp, #28]
   432b4:	bl	139f4 <fputs@plt+0x2950>
   432b8:	mov	r8, r0
   432bc:	mov	r9, r1
   432c0:	mov	r2, #8
   432c4:	add	r1, sp, #12
   432c8:	strd	r8, [sp]
   432cc:	ldr	r0, [r4, #68]	; 0x44
   432d0:	bl	12008 <fputs@plt+0xf64>
   432d4:	subs	fp, r0, #0
   432d8:	bne	43310 <fputs@plt+0x3226c>
   432dc:	ldr	r3, [pc, #284]	; 43400 <fputs@plt+0x3235c>
   432e0:	mov	r2, #8
   432e4:	add	r0, sp, #12
   432e8:	mov	r1, r3
   432ec:	bl	10e10 <memcmp@plt>
   432f0:	cmp	r0, #0
   432f4:	bne	43310 <fputs@plt+0x3226c>
   432f8:	mov	r2, #1
   432fc:	ldr	r1, [pc, #256]	; 43404 <fputs@plt+0x32360>
   43300:	strd	r8, [sp]
   43304:	ldr	r0, [r4, #68]	; 0x44
   43308:	bl	12014 <fputs@plt+0xf70>
   4330c:	mov	fp, r0
   43310:	movw	r3, #522	; 0x20a
   43314:	cmp	fp, #0
   43318:	cmpne	fp, r3
   4331c:	bne	4334c <fputs@plt+0x322a8>
   43320:	ldrb	r3, [r4, #8]
   43324:	cmp	r3, #0
   43328:	bne	4335c <fputs@plt+0x322b8>
   4332c:	ldrd	r2, [r4, #88]	; 0x58
   43330:	add	r1, sp, #20
   43334:	strd	r2, [sp]
   43338:	mov	r2, #12
   4333c:	ldr	r0, [r4, #68]	; 0x44
   43340:	bl	12014 <fputs@plt+0xf70>
   43344:	subs	fp, r0, #0
   43348:	beq	4337c <fputs@plt+0x322d8>
   4334c:	mov	r6, fp
   43350:	mov	r0, r6
   43354:	add	sp, sp, #36	; 0x24
   43358:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4335c:	tst	r5, #1024	; 0x400
   43360:	bne	4332c <fputs@plt+0x32288>
   43364:	ldrb	r1, [r4, #12]
   43368:	ldr	r0, [r4, #68]	; 0x44
   4336c:	bl	1202c <fputs@plt+0xf88>
   43370:	subs	fp, r0, #0
   43374:	beq	4332c <fputs@plt+0x32288>
   43378:	b	4334c <fputs@plt+0x322a8>
   4337c:	ands	r5, r5, #1024	; 0x400
   43380:	beq	433bc <fputs@plt+0x32318>
   43384:	ldrd	r2, [r4, #80]	; 0x50
   43388:	cmp	r7, #0
   4338c:	andeq	r7, sl, #1
   43390:	movne	r7, #0
   43394:	cmp	r7, #0
   43398:	strd	r2, [r4, #88]	; 0x58
   4339c:	beq	43224 <fputs@plt+0x32180>
   433a0:	mov	r3, #0
   433a4:	mov	r0, r4
   433a8:	str	r3, [r4, #48]	; 0x30
   433ac:	bl	39d2c <fputs@plt+0x28c88>
   433b0:	cmp	r0, #0
   433b4:	beq	43224 <fputs@plt+0x32180>
   433b8:	b	43258 <fputs@plt+0x321b4>
   433bc:	ldrb	r1, [r4, #12]
   433c0:	ldr	r0, [r4, #68]	; 0x44
   433c4:	cmp	r1, #3
   433c8:	moveq	r5, #16
   433cc:	orr	r1, r1, r5
   433d0:	bl	1202c <fputs@plt+0xf88>
   433d4:	cmp	r0, #0
   433d8:	beq	43384 <fputs@plt+0x322e0>
   433dc:	b	43258 <fputs@plt+0x321b4>
   433e0:	ldrd	r2, [r4, #80]	; 0x50
   433e4:	strd	r2, [r4, #88]	; 0x58
   433e8:	b	43224 <fputs@plt+0x32180>
   433ec:	ldrh	r1, [r3, #24]
   433f0:	bic	r1, r1, #8
   433f4:	strh	r1, [r3, #24]
   433f8:	ldr	r3, [r3, #32]
   433fc:	b	4322c <fputs@plt+0x32188>
   43400:	andeq	r1, r7, lr, asr r8
   43404:	andeq	r2, r7, r0, lsl r3
   43408:	ldr	r3, [r0, #44]	; 0x2c
   4340c:	cmp	r3, #0
   43410:	bne	434dc <fputs@plt+0x32438>
   43414:	ldrb	r3, [r0, #21]
   43418:	cmp	r3, #0
   4341c:	beq	43434 <fputs@plt+0x32390>
   43420:	tst	r3, #3
   43424:	bne	434dc <fputs@plt+0x32438>
   43428:	ldrh	r3, [r1, #24]
   4342c:	tst	r3, #8
   43430:	bne	434dc <fputs@plt+0x32438>
   43434:	mov	r3, #0
   43438:	push	{r4, r5, r6, lr}
   4343c:	mov	r5, r1
   43440:	mov	r4, r0
   43444:	str	r3, [r1, #12]
   43448:	ldr	r3, [r0, #216]	; 0xd8
   4344c:	cmp	r3, #0
   43450:	beq	43490 <fputs@plt+0x323ec>
   43454:	mov	r0, r1
   43458:	bl	1e4f8 <fputs@plt+0xd454>
   4345c:	subs	r6, r0, #0
   43460:	bne	434cc <fputs@plt+0x32428>
   43464:	mov	r3, r6
   43468:	mov	r2, r6
   4346c:	mov	r1, r5
   43470:	mov	r0, r4
   43474:	bl	3d090 <fputs@plt+0x2bfec>
   43478:	cmp	r0, #0
   4347c:	mov	r6, r0
   43480:	bne	434cc <fputs@plt+0x32428>
   43484:	mov	r0, r5
   43488:	bl	17fc8 <fputs@plt+0x6f24>
   4348c:	b	434cc <fputs@plt+0x32428>
   43490:	ldrh	r3, [r1, #24]
   43494:	tst	r3, #8
   43498:	bne	434b8 <fputs@plt+0x32414>
   4349c:	ldrb	r3, [r0, #17]
   434a0:	cmp	r3, #3
   434a4:	beq	434b8 <fputs@plt+0x32414>
   434a8:	mov	r1, r5
   434ac:	mov	r0, r4
   434b0:	bl	3d8c8 <fputs@plt+0x2c824>
   434b4:	b	43478 <fputs@plt+0x323d4>
   434b8:	mov	r1, #1
   434bc:	mov	r0, r4
   434c0:	bl	431f0 <fputs@plt+0x3214c>
   434c4:	subs	r6, r0, #0
   434c8:	beq	434a8 <fputs@plt+0x32404>
   434cc:	mov	r1, r6
   434d0:	mov	r0, r4
   434d4:	pop	{r4, r5, r6, lr}
   434d8:	b	13a38 <fputs@plt+0x2994>
   434dc:	mov	r0, #0
   434e0:	bx	lr
   434e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   434e8:	sub	sp, sp, #36	; 0x24
   434ec:	ldr	r5, [r0, #44]	; 0x2c
   434f0:	cmp	r5, #0
   434f4:	bne	435b4 <fputs@plt+0x32510>
   434f8:	ldrb	r3, [r0, #17]
   434fc:	mov	r4, r0
   43500:	cmp	r3, #2
   43504:	bls	435b4 <fputs@plt+0x32510>
   43508:	ldrb	r6, [r0, #16]
   4350c:	mov	sl, r2
   43510:	mov	r7, r1
   43514:	cmp	r6, #0
   43518:	movne	r2, #1
   4351c:	ldrne	r3, [r0, #96]	; 0x60
   43520:	bne	4359c <fputs@plt+0x324f8>
   43524:	ldr	r3, [r0, #216]	; 0xd8
   43528:	cmp	r3, #0
   4352c:	beq	435c0 <fputs@plt+0x3251c>
   43530:	ldr	r3, [r0, #212]	; 0xd4
   43534:	ldr	r0, [r3]
   43538:	bl	1a57c <fputs@plt+0x94d8>
   4353c:	subs	r1, r0, #0
   43540:	str	r5, [sp, #24]
   43544:	bne	43564 <fputs@plt+0x324c0>
   43548:	mov	r3, r1
   4354c:	add	r2, sp, #24
   43550:	mov	r1, #1
   43554:	mov	r0, r4
   43558:	bl	3bd20 <fputs@plt+0x2ac7c>
   4355c:	ldr	r1, [sp, #24]
   43560:	str	r6, [r1, #12]
   43564:	mov	r3, #1
   43568:	mov	r0, r4
   4356c:	ldr	r2, [r4, #28]
   43570:	bl	3d090 <fputs@plt+0x2bfec>
   43574:	mov	r6, r0
   43578:	ldr	r0, [sp, #24]
   4357c:	bl	3ba2c <fputs@plt+0x2a988>
   43580:	cmp	r6, #0
   43584:	bne	43694 <fputs@plt+0x325f0>
   43588:	ldr	r0, [r4, #212]	; 0xd4
   4358c:	bl	18008 <fputs@plt+0x6f64>
   43590:	b	435a4 <fputs@plt+0x32500>
   43594:	str	r2, [r3, #16]
   43598:	ldr	r3, [r3, #44]	; 0x2c
   4359c:	cmp	r3, #0
   435a0:	bne	43594 <fputs@plt+0x324f0>
   435a4:	ldr	r3, [r4, #216]	; 0xd8
   435a8:	cmp	r3, #0
   435ac:	moveq	r3, #5
   435b0:	strbeq	r3, [r4, #17]
   435b4:	mov	r0, r5
   435b8:	add	sp, sp, #36	; 0x24
   435bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   435c0:	ldrb	r3, [r0, #19]
   435c4:	cmp	r3, #0
   435c8:	beq	43640 <fputs@plt+0x3259c>
   435cc:	cmp	r7, #0
   435d0:	bne	4369c <fputs@plt+0x325f8>
   435d4:	mov	r1, #0
   435d8:	mov	r0, r4
   435dc:	bl	431f0 <fputs@plt+0x3214c>
   435e0:	cmp	r0, #0
   435e4:	bne	43810 <fputs@plt+0x3276c>
   435e8:	ldr	r3, [r4, #212]	; 0xd4
   435ec:	ldr	r0, [r3]
   435f0:	bl	1a57c <fputs@plt+0x94d8>
   435f4:	mov	r1, r0
   435f8:	mov	r0, r4
   435fc:	bl	3d8c8 <fputs@plt+0x2c824>
   43600:	cmp	r0, #0
   43604:	bne	43810 <fputs@plt+0x3276c>
   43608:	ldr	r0, [r4, #212]	; 0xd4
   4360c:	bl	18008 <fputs@plt+0x6f64>
   43610:	ldr	r1, [r4, #28]
   43614:	ldr	r3, [r4, #36]	; 0x24
   43618:	cmp	r1, r3
   4361c:	bhi	43824 <fputs@plt+0x32780>
   43620:	cmp	sl, #0
   43624:	bne	435a4 <fputs@plt+0x32500>
   43628:	mov	r1, r7
   4362c:	mov	r0, r4
   43630:	bl	18470 <fputs@plt+0x73cc>
   43634:	subs	r6, r0, #0
   43638:	beq	435a4 <fputs@plt+0x32500>
   4363c:	b	43694 <fputs@plt+0x325f0>
   43640:	ldr	r3, [r0, #28]
   43644:	cmp	r3, #0
   43648:	beq	435cc <fputs@plt+0x32528>
   4364c:	mov	r3, r5
   43650:	add	r2, sp, #24
   43654:	mov	r1, #1
   43658:	bl	3bd20 <fputs@plt+0x2ac7c>
   4365c:	subs	r6, r0, #0
   43660:	bne	43684 <fputs@plt+0x325e0>
   43664:	ldr	r0, [sp, #24]
   43668:	bl	3a258 <fputs@plt+0x291b4>
   4366c:	subs	r6, r0, #0
   43670:	bne	43684 <fputs@plt+0x325e0>
   43674:	ldr	r0, [sp, #24]
   43678:	bl	16ff8 <fputs@plt+0x5f54>
   4367c:	mov	r3, #1
   43680:	strb	r3, [r4, #19]
   43684:	ldr	r0, [sp, #24]
   43688:	bl	3ba2c <fputs@plt+0x2a988>
   4368c:	cmp	r6, #0
   43690:	beq	435cc <fputs@plt+0x32528>
   43694:	mov	r5, r6
   43698:	b	435b4 <fputs@plt+0x32510>
   4369c:	ldrb	r3, [r4, #5]
   436a0:	cmp	r3, #4
   436a4:	beq	435d4 <fputs@plt+0x32530>
   436a8:	ldr	r9, [r4, #68]	; 0x44
   436ac:	ldr	r3, [r9]
   436b0:	cmp	r3, #0
   436b4:	beq	435d4 <fputs@plt+0x32530>
   436b8:	mov	r6, #0
   436bc:	mov	r3, #1
   436c0:	mov	fp, r6
   436c4:	strb	r3, [r4, #20]
   436c8:	ldrb	r3, [r7, r6]
   436cc:	cmp	r3, #0
   436d0:	bne	43818 <fputs@plt+0x32774>
   436d4:	ldrb	r3, [r4, #8]
   436d8:	cmp	r3, #0
   436dc:	beq	436ec <fputs@plt+0x32648>
   436e0:	mov	r0, r4
   436e4:	bl	139f4 <fputs@plt+0x2950>
   436e8:	strd	r0, [r4, #80]	; 0x50
   436ec:	ldr	r3, [pc, #352]	; 43854 <fputs@plt+0x327b0>
   436f0:	mov	r0, r9
   436f4:	ldr	r8, [r4, #80]	; 0x50
   436f8:	ldr	r2, [r4, #160]	; 0xa0
   436fc:	ldr	r3, [r3, #608]	; 0x260
   43700:	ldr	r1, [r4, #84]	; 0x54
   43704:	sdiv	r3, r3, r2
   43708:	mov	r2, r8
   4370c:	str	r1, [sp, #20]
   43710:	add	r3, r3, #1
   43714:	str	r3, [sp]
   43718:	mov	r3, r1
   4371c:	bl	16fd0 <fputs@plt+0x5f2c>
   43720:	cmp	r0, #0
   43724:	bne	43810 <fputs@plt+0x3276c>
   43728:	ldr	r1, [sp, #20]
   4372c:	adds	r3, r8, #4
   43730:	str	r3, [sp, #8]
   43734:	adc	r3, r1, #0
   43738:	mov	r1, r7
   4373c:	str	r3, [sp, #12]
   43740:	ldrd	r2, [sp, #8]
   43744:	strd	r2, [sp]
   43748:	mov	r2, r6
   4374c:	ldr	r0, [r4, #68]	; 0x44
   43750:	bl	12014 <fputs@plt+0xf70>
   43754:	cmp	r0, #0
   43758:	bne	43810 <fputs@plt+0x3276c>
   4375c:	ldrd	r8, [sp, #8]
   43760:	str	r6, [sp]
   43764:	ldr	r0, [r4, #68]	; 0x44
   43768:	adds	r8, r8, r6
   4376c:	adc	r9, r9, r6, asr #31
   43770:	mov	r2, r8
   43774:	mov	r3, r9
   43778:	bl	16fd0 <fputs@plt+0x5f2c>
   4377c:	cmp	r0, #0
   43780:	bne	43810 <fputs@plt+0x3276c>
   43784:	adds	r2, r8, #4
   43788:	str	fp, [sp]
   4378c:	adc	r3, r9, #0
   43790:	ldr	r0, [r4, #68]	; 0x44
   43794:	bl	16fd0 <fputs@plt+0x5f2c>
   43798:	cmp	r0, #0
   4379c:	bne	43810 <fputs@plt+0x3276c>
   437a0:	adds	r2, r8, #8
   437a4:	ldr	r1, [pc, #172]	; 43858 <fputs@plt+0x327b4>
   437a8:	adc	r3, r9, #0
   437ac:	strd	r2, [sp]
   437b0:	mov	r2, #8
   437b4:	ldr	r0, [r4, #68]	; 0x44
   437b8:	bl	12014 <fputs@plt+0xf70>
   437bc:	cmp	r0, #0
   437c0:	bne	43810 <fputs@plt+0x3276c>
   437c4:	ldrd	r2, [r4, #80]	; 0x50
   437c8:	add	r6, r6, #20
   437cc:	adds	r0, r2, r6
   437d0:	adc	r1, r3, r6, asr #31
   437d4:	strd	r0, [r4, #80]	; 0x50
   437d8:	add	r1, sp, #24
   437dc:	ldr	r0, [r4, #68]	; 0x44
   437e0:	bl	12038 <fputs@plt+0xf94>
   437e4:	cmp	r0, #0
   437e8:	bne	43810 <fputs@plt+0x3276c>
   437ec:	ldrd	r0, [sp, #24]
   437f0:	ldrd	r2, [r4, #80]	; 0x50
   437f4:	cmp	r2, r0
   437f8:	sbcs	r1, r3, r1
   437fc:	bge	435d4 <fputs@plt+0x32530>
   43800:	ldr	r0, [r4, #68]	; 0x44
   43804:	bl	12020 <fputs@plt+0xf7c>
   43808:	cmp	r0, #0
   4380c:	beq	435d4 <fputs@plt+0x32530>
   43810:	mov	r5, r0
   43814:	b	435b4 <fputs@plt+0x32510>
   43818:	add	fp, fp, r3
   4381c:	add	r6, r6, #1
   43820:	b	436c8 <fputs@plt+0x32624>
   43824:	ldr	r3, [pc, #40]	; 43854 <fputs@plt+0x327b0>
   43828:	mov	r0, r4
   4382c:	ldr	r2, [r4, #160]	; 0xa0
   43830:	ldr	r3, [r3, #608]	; 0x260
   43834:	sdiv	r3, r3, r2
   43838:	add	r3, r3, #1
   4383c:	cmp	r3, r1
   43840:	subeq	r1, r1, #1
   43844:	bl	15d50 <fputs@plt+0x4cac>
   43848:	cmp	r0, #0
   4384c:	beq	43620 <fputs@plt+0x3257c>
   43850:	b	43810 <fputs@plt+0x3276c>
   43854:	andeq	sl, r8, r0, lsr #2
   43858:	andeq	r1, r7, lr, asr r8
   4385c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43860:	ldrb	r3, [r0, #8]
   43864:	cmp	r3, #2
   43868:	movne	r5, #0
   4386c:	bne	43918 <fputs@plt+0x32874>
   43870:	ldm	r0, {r3, r4}
   43874:	mov	r9, r1
   43878:	str	r3, [r4, #4]
   4387c:	ldrb	r3, [r4, #17]
   43880:	cmp	r3, #0
   43884:	bne	438b8 <fputs@plt+0x32814>
   43888:	ldrb	r3, [r4, #19]
   4388c:	cmp	r3, #0
   43890:	beq	438a0 <fputs@plt+0x327fc>
   43894:	ldr	r3, [r4]
   43898:	ldr	r2, [r4, #44]	; 0x2c
   4389c:	str	r2, [r3, #28]
   438a0:	ldr	r0, [r4]
   438a4:	mov	r2, #0
   438a8:	mov	r1, r9
   438ac:	add	sp, sp, #4
   438b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   438b4:	b	434e4 <fputs@plt+0x32440>
   438b8:	ldr	sl, [r4]
   438bc:	ldr	r0, [r4, #8]
   438c0:	bl	185f4 <fputs@plt+0x7550>
   438c4:	ldrb	r5, [r4, #18]
   438c8:	cmp	r5, #0
   438cc:	bne	43888 <fputs@plt+0x327e4>
   438d0:	ldr	r6, [r4, #44]	; 0x2c
   438d4:	mov	r0, r4
   438d8:	mov	r1, r6
   438dc:	bl	13f04 <fputs@plt+0x2e60>
   438e0:	cmp	r6, r0
   438e4:	beq	43904 <fputs@plt+0x32860>
   438e8:	ldr	r3, [pc, #308]	; 43a24 <fputs@plt+0x32980>
   438ec:	ldr	r2, [r4, #32]
   438f0:	ldr	r3, [r3, #608]	; 0x260
   438f4:	udiv	r3, r3, r2
   438f8:	add	r3, r3, #1
   438fc:	cmp	r6, r3
   43900:	bne	43924 <fputs@plt+0x32880>
   43904:	movw	r0, #59460	; 0xe844
   43908:	bl	2d494 <fputs@plt+0x1c3f0>
   4390c:	cmp	r0, #0
   43910:	mov	r5, r0
   43914:	beq	43888 <fputs@plt+0x327e4>
   43918:	mov	r0, r5
   4391c:	add	sp, sp, #4
   43920:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43924:	ldr	r3, [r4, #12]
   43928:	mov	r1, r6
   4392c:	mov	r0, r4
   43930:	ldr	r3, [r3, #56]	; 0x38
   43934:	ldr	r8, [r3, #36]	; 0x24
   43938:	rev	r8, r8
   4393c:	mov	r2, r8
   43940:	bl	14350 <fputs@plt+0x32ac>
   43944:	cmp	r6, r0
   43948:	mov	r7, r0
   4394c:	movwcc	r0, #59465	; 0xe849
   43950:	bcc	43908 <fputs@plt+0x32864>
   43954:	bls	4396c <fputs@plt+0x328c8>
   43958:	mov	r2, r5
   4395c:	mov	r1, r5
   43960:	ldr	r0, [r4, #8]
   43964:	bl	4222c <fputs@plt+0x31188>
   43968:	mov	r5, r0
   4396c:	clz	r3, r5
   43970:	lsr	r3, r3, #5
   43974:	cmp	r7, r6
   43978:	movcs	fp, #0
   4397c:	andcc	fp, r3, #1
   43980:	cmp	fp, #0
   43984:	bne	439f8 <fputs@plt+0x32954>
   43988:	cmp	r5, #101	; 0x65
   4398c:	orreq	r3, r3, #1
   43990:	cmp	r8, #0
   43994:	movne	r8, r3
   43998:	moveq	r8, #0
   4399c:	cmp	r8, #0
   439a0:	beq	43a18 <fputs@plt+0x32974>
   439a4:	ldr	r3, [r4, #12]
   439a8:	ldr	r0, [r3, #72]	; 0x48
   439ac:	bl	3a258 <fputs@plt+0x291b4>
   439b0:	ldr	r3, [r4, #12]
   439b4:	rev	r2, r7
   439b8:	subs	r5, r0, #0
   439bc:	ldr	r3, [r3, #56]	; 0x38
   439c0:	str	fp, [r3, #32]
   439c4:	ldr	r3, [r4, #12]
   439c8:	ldr	r3, [r3, #56]	; 0x38
   439cc:	str	fp, [r3, #36]	; 0x24
   439d0:	ldr	r3, [r4, #12]
   439d4:	ldr	r3, [r3, #56]	; 0x38
   439d8:	str	r2, [r3, #28]
   439dc:	mov	r3, #1
   439e0:	strb	r3, [r4, #19]
   439e4:	str	r7, [r4, #44]	; 0x2c
   439e8:	beq	43894 <fputs@plt+0x327f0>
   439ec:	mov	r0, sl
   439f0:	bl	3b7b0 <fputs@plt+0x2a70c>
   439f4:	b	43918 <fputs@plt+0x32874>
   439f8:	mov	r2, r6
   439fc:	mov	r3, #1
   43a00:	mov	r1, r7
   43a04:	mov	r0, r4
   43a08:	bl	3f114 <fputs@plt+0x2e070>
   43a0c:	mov	r5, r0
   43a10:	sub	r6, r6, #1
   43a14:	b	4396c <fputs@plt+0x328c8>
   43a18:	cmp	r5, #0
   43a1c:	beq	43888 <fputs@plt+0x327e4>
   43a20:	b	439ec <fputs@plt+0x32948>
   43a24:	andeq	sl, r8, r0, lsr #2
   43a28:	ldrd	r2, [r0]
   43a2c:	mov	r1, #0
   43a30:	push	{r4, lr}
   43a34:	mov	r4, r0
   43a38:	str	r2, [r3, #4]
   43a3c:	bl	4385c <fputs@plt+0x327b8>
   43a40:	subs	r1, r0, #0
   43a44:	popne	{r4, pc}
   43a48:	mov	r0, r4
   43a4c:	pop	{r4, lr}
   43a50:	b	3bb68 <fputs@plt+0x2aac4>
   43a54:	ldr	r3, [r0, #24]
   43a58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43a5c:	sub	sp, sp, #52	; 0x34
   43a60:	ldr	r9, [r0, #28]
   43a64:	ldm	r3, {r3, ip}
   43a68:	sub	r2, r9, #5
   43a6c:	cmp	r9, #0
   43a70:	cmpne	r2, #1
   43a74:	movhi	r2, #1
   43a78:	movls	r2, #0
   43a7c:	str	r3, [ip, #4]
   43a80:	bhi	43bb4 <fputs@plt+0x32b10>
   43a84:	mov	r4, r0
   43a88:	ldr	r3, [ip]
   43a8c:	str	r1, [sp, #16]
   43a90:	ldr	r0, [r0, #4]
   43a94:	str	r3, [sp, #36]	; 0x24
   43a98:	ldr	r3, [r0, #4]
   43a9c:	ldr	r3, [r3]
   43aa0:	str	r3, [sp, #32]
   43aa4:	ldr	r3, [r4]
   43aa8:	cmp	r3, #0
   43aac:	beq	43ac4 <fputs@plt+0x32a20>
   43ab0:	ldrb	r3, [ip, #20]
   43ab4:	cmp	r3, #2
   43ab8:	moveq	sl, r2
   43abc:	moveq	r9, #5
   43ac0:	beq	43b18 <fputs@plt+0x32a74>
   43ac4:	ldr	sl, [r4, #12]
   43ac8:	cmp	sl, #0
   43acc:	bne	43af4 <fputs@plt+0x32a50>
   43ad0:	mov	r1, #2
   43ad4:	bl	3dcd4 <fputs@plt+0x2cc30>
   43ad8:	subs	r9, r0, #0
   43adc:	bne	43b18 <fputs@plt+0x32a74>
   43ae0:	mov	r1, #1
   43ae4:	add	r2, r4, #8
   43ae8:	ldr	r0, [r4, #4]
   43aec:	str	r1, [r4, #12]
   43af0:	bl	1723c <fputs@plt+0x6198>
   43af4:	ldr	r0, [r4, #24]
   43af8:	ldrb	r1, [r0, #8]
   43afc:	cmp	r1, #0
   43b00:	movne	sl, #0
   43b04:	movne	r9, sl
   43b08:	bne	43b18 <fputs@plt+0x32a74>
   43b0c:	bl	3dcd4 <fputs@plt+0x2cc30>
   43b10:	mov	r9, r0
   43b14:	mov	sl, #1
   43b18:	ldr	r1, [r4, #4]
   43b1c:	ldr	r2, [r4, #24]
   43b20:	ldr	r1, [r1, #4]
   43b24:	ldr	r2, [r2, #4]
   43b28:	ldr	r6, [r1, #32]
   43b2c:	ldr	r1, [r1]
   43b30:	ldr	fp, [r2, #32]
   43b34:	ldrb	r3, [r1, #5]
   43b38:	cmp	r9, #0
   43b3c:	cmpeq	r3, #5
   43b40:	str	r3, [sp, #8]
   43b44:	bne	43b54 <fputs@plt+0x32ab0>
   43b48:	cmp	r6, fp
   43b4c:	movne	r9, #8
   43b50:	moveq	r9, #0
   43b54:	ldr	r5, [r2, #44]	; 0x2c
   43b58:	mov	r8, #0
   43b5c:	ldr	r3, [sp, #16]
   43b60:	cmp	r8, r3
   43b64:	bcs	43c38 <fputs@plt+0x32b94>
   43b68:	ldr	r7, [r4, #16]
   43b6c:	cmp	r7, r5
   43b70:	bhi	43c38 <fputs@plt+0x32b94>
   43b74:	cmp	r9, #0
   43b78:	beq	43bc0 <fputs@plt+0x32b1c>
   43b7c:	cmp	r9, #101	; 0x65
   43b80:	beq	43c98 <fputs@plt+0x32bf4>
   43b84:	cmp	sl, #0
   43b88:	beq	43ba4 <fputs@plt+0x32b00>
   43b8c:	mov	r1, #0
   43b90:	ldr	r0, [r4, #24]
   43b94:	bl	4385c <fputs@plt+0x327b8>
   43b98:	mov	r1, #0
   43b9c:	ldr	r0, [r4, #24]
   43ba0:	bl	3bb68 <fputs@plt+0x2aac4>
   43ba4:	movw	r2, #3082	; 0xc0a
   43ba8:	cmp	r9, r2
   43bac:	moveq	r9, #7
   43bb0:	str	r9, [r4, #28]
   43bb4:	mov	r0, r9
   43bb8:	add	sp, sp, #52	; 0x34
   43bbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43bc0:	ldr	r2, [r4, #24]
   43bc4:	ldr	r3, [pc, #924]	; 43f68 <fputs@plt+0x32ec4>
   43bc8:	ldr	r1, [r2, #4]
   43bcc:	ldr	r2, [r3, #608]	; 0x260
   43bd0:	ldr	r1, [r1, #32]
   43bd4:	udiv	r2, r2, r1
   43bd8:	add	r2, r2, #1
   43bdc:	cmp	r2, r7
   43be0:	beq	43c24 <fputs@plt+0x32b80>
   43be4:	mov	r3, #2
   43be8:	add	r2, sp, #40	; 0x28
   43bec:	ldr	r0, [sp, #36]	; 0x24
   43bf0:	mov	r1, r7
   43bf4:	bl	3bd20 <fputs@plt+0x2ac7c>
   43bf8:	subs	r9, r0, #0
   43bfc:	bne	43c24 <fputs@plt+0x32b80>
   43c00:	ldr	r2, [sp, #40]	; 0x28
   43c04:	mov	r3, r9
   43c08:	mov	r1, r7
   43c0c:	mov	r0, r4
   43c10:	ldr	r2, [r2, #4]
   43c14:	bl	3a2bc <fputs@plt+0x29218>
   43c18:	mov	r9, r0
   43c1c:	ldr	r0, [sp, #40]	; 0x28
   43c20:	bl	3ba2c <fputs@plt+0x2a988>
   43c24:	ldr	r2, [r4, #16]
   43c28:	add	r8, r8, #1
   43c2c:	add	r2, r2, #1
   43c30:	str	r2, [r4, #16]
   43c34:	b	43b5c <fputs@plt+0x32ab8>
   43c38:	cmp	r9, #0
   43c3c:	bne	43b7c <fputs@plt+0x32ad8>
   43c40:	ldr	r1, [r4, #16]
   43c44:	str	r5, [r4, #36]	; 0x24
   43c48:	rsb	r2, r1, #1
   43c4c:	cmp	r1, r5
   43c50:	add	r2, r2, r5
   43c54:	str	r2, [r4, #32]
   43c58:	bhi	43c98 <fputs@plt+0x32bf4>
   43c5c:	ldr	r2, [r4, #40]	; 0x28
   43c60:	cmp	r2, #0
   43c64:	bne	43c88 <fputs@plt+0x32be4>
   43c68:	ldr	r2, [r4, #24]
   43c6c:	ldr	r2, [r2, #4]
   43c70:	ldr	r2, [r2]
   43c74:	ldr	r1, [r2, #96]	; 0x60
   43c78:	str	r1, [r4, #44]	; 0x2c
   43c7c:	str	r4, [r2, #96]	; 0x60
   43c80:	mov	r2, #1
   43c84:	str	r2, [r4, #40]	; 0x28
   43c88:	cmp	sl, #0
   43c8c:	moveq	r9, sl
   43c90:	beq	43bb0 <fputs@plt+0x32b0c>
   43c94:	b	43b8c <fputs@plt+0x32ae8>
   43c98:	subs	r8, r5, #0
   43c9c:	bne	43ccc <fputs@plt+0x32c28>
   43ca0:	ldr	r3, [r4, #4]
   43ca4:	ldr	r0, [r3, #4]
   43ca8:	ldr	r3, [r3]
   43cac:	str	r3, [r0, #4]
   43cb0:	str	r8, [r0, #44]	; 0x2c
   43cb4:	bl	3da48 <fputs@plt+0x2c9a4>
   43cb8:	cmp	r0, #101	; 0x65
   43cbc:	cmpne	r0, #0
   43cc0:	mov	r9, r0
   43cc4:	bne	43b84 <fputs@plt+0x32ae0>
   43cc8:	mov	r8, #1
   43ccc:	ldmib	r4, {r0, r2}
   43cd0:	mov	r1, #1
   43cd4:	add	r2, r2, #1
   43cd8:	bl	3e320 <fputs@plt+0x2d27c>
   43cdc:	subs	r9, r0, #0
   43ce0:	bne	43b84 <fputs@plt+0x32ae0>
   43ce4:	ldr	r0, [r4]
   43ce8:	cmp	r0, #0
   43cec:	beq	43cf4 <fputs@plt+0x32c50>
   43cf0:	bl	1ff60 <fputs@plt+0xeebc>
   43cf4:	ldr	r3, [sp, #8]
   43cf8:	cmp	r3, #5
   43cfc:	beq	43d58 <fputs@plt+0x32cb4>
   43d00:	cmp	r6, fp
   43d04:	bgt	43d70 <fputs@plt+0x32ccc>
   43d08:	sdiv	r6, fp, r6
   43d0c:	ldr	r3, [sp, #32]
   43d10:	mov	r2, #0
   43d14:	mov	r1, r2
   43d18:	mov	r0, r3
   43d1c:	mul	r5, r8, r6
   43d20:	str	r5, [r3, #28]
   43d24:	bl	434e4 <fputs@plt+0x32440>
   43d28:	cmp	r0, #0
   43d2c:	mov	r9, r0
   43d30:	bne	43b84 <fputs@plt+0x32ae0>
   43d34:	mov	r1, r0
   43d38:	ldr	r0, [r4, #4]
   43d3c:	bl	3bb68 <fputs@plt+0x2aac4>
   43d40:	subs	r9, r0, #0
   43d44:	bne	43b84 <fputs@plt+0x32ae0>
   43d48:	cmp	sl, #0
   43d4c:	mov	r9, #101	; 0x65
   43d50:	beq	43bb0 <fputs@plt+0x32b0c>
   43d54:	b	43b8c <fputs@plt+0x32ae8>
   43d58:	mov	r1, #2
   43d5c:	ldr	r0, [r4, #4]
   43d60:	bl	3e364 <fputs@plt+0x2d2c0>
   43d64:	subs	r9, r0, #0
   43d68:	beq	43d00 <fputs@plt+0x32c5c>
   43d6c:	b	43b84 <fputs@plt+0x32ae0>
   43d70:	sdiv	r3, r6, fp
   43d74:	ldr	r7, [pc, #492]	; 43f68 <fputs@plt+0x32ec4>
   43d78:	mov	r0, fp
   43d7c:	asr	r1, fp, #31
   43d80:	strd	r0, [sp, #16]
   43d84:	smull	r0, r1, fp, r8
   43d88:	add	r5, r3, r8
   43d8c:	strd	r0, [sp, #8]
   43d90:	sub	r5, r5, #1
   43d94:	ldr	r1, [sp, #32]
   43d98:	sdiv	r5, r5, r3
   43d9c:	ldr	r3, [r4, #4]
   43da0:	ldr	r8, [r1, #64]	; 0x40
   43da4:	ldr	r2, [r3, #4]
   43da8:	ldr	r3, [r7, #608]	; 0x260
   43dac:	ldr	r1, [r1, #28]
   43db0:	ldr	r2, [r2, #32]
   43db4:	str	r1, [sp, #24]
   43db8:	udiv	r3, r3, r2
   43dbc:	add	r2, r3, #1
   43dc0:	cmp	r2, r5
   43dc4:	moveq	r5, r3
   43dc8:	ldr	r3, [sp, #24]
   43dcc:	cmp	r3, r5
   43dd0:	bcs	43dec <fputs@plt+0x32d48>
   43dd4:	mov	r2, #1
   43dd8:	mov	r1, #0
   43ddc:	ldr	r0, [sp, #32]
   43de0:	bl	434e4 <fputs@plt+0x32440>
   43de4:	mov	r9, r0
   43de8:	b	43e4c <fputs@plt+0x32da8>
   43dec:	ldr	r3, [r4, #4]
   43df0:	ldr	r2, [r3, #4]
   43df4:	ldr	r3, [r7, #608]	; 0x260
   43df8:	ldr	r2, [r2, #32]
   43dfc:	udiv	r3, r3, r2
   43e00:	add	r3, r3, #1
   43e04:	cmp	r3, r5
   43e08:	bne	43e14 <fputs@plt+0x32d70>
   43e0c:	add	r5, r5, #1
   43e10:	b	43dc8 <fputs@plt+0x32d24>
   43e14:	mov	r3, #0
   43e18:	add	r2, sp, #40	; 0x28
   43e1c:	ldr	r0, [sp, #32]
   43e20:	mov	r1, r5
   43e24:	bl	3bd20 <fputs@plt+0x2ac7c>
   43e28:	subs	r9, r0, #0
   43e2c:	bne	43e4c <fputs@plt+0x32da8>
   43e30:	ldr	r0, [sp, #40]	; 0x28
   43e34:	bl	3a258 <fputs@plt+0x291b4>
   43e38:	mov	r9, r0
   43e3c:	ldr	r0, [sp, #40]	; 0x28
   43e40:	bl	3ba2c <fputs@plt+0x2a988>
   43e44:	cmp	r9, #0
   43e48:	beq	43e0c <fputs@plt+0x32d68>
   43e4c:	ldr	r2, [pc, #276]	; 43f68 <fputs@plt+0x32ec4>
   43e50:	mov	r5, #0
   43e54:	ldr	r2, [r2, #608]	; 0x260
   43e58:	add	r6, r2, r6
   43e5c:	asr	r1, r6, #31
   43e60:	mov	r0, r6
   43e64:	strd	r0, [sp, #24]
   43e68:	ldrd	r0, [sp, #8]
   43e6c:	ldrd	r6, [sp, #24]
   43e70:	cmp	r0, r6
   43e74:	add	r6, r2, fp
   43e78:	sbcs	r3, r1, r7
   43e7c:	asr	r7, r6, #31
   43e80:	strdlt	r0, [sp, #24]
   43e84:	ldrd	r2, [sp, #24]
   43e88:	cmp	r6, r2
   43e8c:	sbcs	r3, r7, r3
   43e90:	movlt	r2, #1
   43e94:	movge	r2, #0
   43e98:	cmp	r9, #0
   43e9c:	movne	r2, #0
   43ea0:	cmp	r2, #0
   43ea4:	bne	43f00 <fputs@plt+0x32e5c>
   43ea8:	cmp	r9, #0
   43eac:	bne	43b84 <fputs@plt+0x32ae0>
   43eb0:	add	r1, sp, #40	; 0x28
   43eb4:	mov	r0, r8
   43eb8:	bl	12038 <fputs@plt+0xf94>
   43ebc:	subs	r9, r0, #0
   43ec0:	bne	43b84 <fputs@plt+0x32ae0>
   43ec4:	ldrd	r0, [sp, #8]
   43ec8:	ldrd	r2, [sp, #40]	; 0x28
   43ecc:	cmp	r0, r2
   43ed0:	sbcs	r3, r1, r3
   43ed4:	bge	43ef0 <fputs@plt+0x32e4c>
   43ed8:	mov	r2, r0
   43edc:	mov	r3, r1
   43ee0:	mov	r0, r8
   43ee4:	bl	12020 <fputs@plt+0xf7c>
   43ee8:	subs	r9, r0, #0
   43eec:	bne	43b84 <fputs@plt+0x32ae0>
   43ef0:	mov	r1, #0
   43ef4:	ldr	r0, [sp, #32]
   43ef8:	bl	18470 <fputs@plt+0x73cc>
   43efc:	b	43d28 <fputs@plt+0x32c84>
   43f00:	mov	r0, r6
   43f04:	mov	r1, r7
   43f08:	ldrd	r2, [sp, #16]
   43f0c:	str	r5, [sp, #40]	; 0x28
   43f10:	bl	6eed8 <fputs@plt+0x5de34>
   43f14:	add	r1, r0, #1
   43f18:	mov	r3, #0
   43f1c:	ldr	r0, [sp, #36]	; 0x24
   43f20:	add	r2, sp, #40	; 0x28
   43f24:	bl	3bd20 <fputs@plt+0x2ac7c>
   43f28:	subs	r9, r0, #0
   43f2c:	bne	43f4c <fputs@plt+0x32ea8>
   43f30:	ldr	r3, [sp, #40]	; 0x28
   43f34:	mov	r2, fp
   43f38:	mov	r0, r8
   43f3c:	strd	r6, [sp]
   43f40:	ldr	r1, [r3, #4]
   43f44:	bl	12014 <fputs@plt+0xf70>
   43f48:	mov	r9, r0
   43f4c:	ldr	r0, [sp, #40]	; 0x28
   43f50:	bl	3ba2c <fputs@plt+0x2a988>
   43f54:	ldr	r3, [sp, #16]
   43f58:	adds	r6, r6, r3
   43f5c:	ldr	r3, [sp, #20]
   43f60:	adc	r7, r7, r3
   43f64:	b	43e84 <fputs@plt+0x32de0>
   43f68:	andeq	sl, r8, r0, lsr #2
   43f6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43f70:	sub	sp, sp, #212	; 0xd4
   43f74:	str	r2, [sp, #32]
   43f78:	str	r3, [sp, #52]	; 0x34
   43f7c:	mov	r3, #0
   43f80:	str	r1, [sp, #36]	; 0x24
   43f84:	str	r3, [sp, #76]	; 0x4c
   43f88:	ldrb	r3, [r0, #46]	; 0x2e
   43f8c:	cmp	r3, #0
   43f90:	movne	sl, #8
   43f94:	bne	44808 <fputs@plt+0x33764>
   43f98:	mov	r2, #1
   43f9c:	mov	r4, r0
   43fa0:	mov	r1, r2
   43fa4:	bl	1850c <fputs@plt+0x7468>
   43fa8:	subs	sl, r0, #0
   43fac:	bne	44808 <fputs@plt+0x33764>
   43fb0:	ldr	r3, [sp, #36]	; 0x24
   43fb4:	mov	r5, #1
   43fb8:	strb	r5, [r4, #45]	; 0x2d
   43fbc:	cmp	r3, #0
   43fc0:	beq	446b4 <fputs@plt+0x33610>
   43fc4:	mov	r3, sl
   43fc8:	mov	r0, r4
   43fcc:	str	r5, [sp]
   43fd0:	ldr	r1, [sp, #32]
   43fd4:	ldr	r2, [sp, #52]	; 0x34
   43fd8:	bl	1852c <fputs@plt+0x7488>
   43fdc:	subs	fp, r0, #0
   43fe0:	strbeq	r5, [r4, #44]	; 0x2c
   43fe4:	beq	446b4 <fputs@plt+0x33610>
   43fe8:	cmp	fp, #5
   43fec:	ldrne	sl, [sp, #36]	; 0x24
   43ff0:	bne	44784 <fputs@plt+0x336e0>
   43ff4:	str	sl, [sp, #32]
   43ff8:	b	446b8 <fputs@plt+0x33614>
   43ffc:	ldr	r3, [r4, #32]
   44000:	ldr	r3, [r3]
   44004:	str	r3, [sp, #8]
   44008:	ldr	r3, [r3, #96]	; 0x60
   4400c:	cmp	r8, r3
   44010:	movls	fp, #0
   44014:	movls	r9, fp
   44018:	bls	44608 <fputs@plt+0x33564>
   4401c:	add	r3, r8, #33	; 0x21
   44020:	mov	r2, #10
   44024:	lsr	r3, r3, #12
   44028:	add	r6, r8, #14
   4402c:	add	r5, r3, #1
   44030:	mla	r6, r2, r3, r6
   44034:	str	r3, [sp, #40]	; 0x28
   44038:	lsl	r6, r6, #1
   4403c:	mov	r0, r6
   44040:	asr	r1, r6, #31
   44044:	bl	249dc <fputs@plt+0x13938>
   44048:	subs	r9, r0, #0
   4404c:	moveq	fp, #7
   44050:	beq	44744 <fputs@plt+0x336a0>
   44054:	mov	r2, r6
   44058:	mov	r1, #0
   4405c:	bl	10e88 <memset@plt>
   44060:	cmp	r8, #4096	; 0x1000
   44064:	mov	r1, #0
   44068:	str	r5, [r9, #4]
   4406c:	movcc	r0, r8
   44070:	movcs	r0, #4096	; 0x1000
   44074:	lsl	r0, r0, #1
   44078:	bl	249dc <fputs@plt+0x13938>
   4407c:	subs	r3, r0, #0
   44080:	str	r3, [sp, #64]	; 0x40
   44084:	moveq	r3, #7
   44088:	streq	r3, [sp, #16]
   4408c:	beq	441c0 <fputs@plt+0x3311c>
   44090:	mov	r3, #0
   44094:	mov	fp, r9
   44098:	str	r3, [sp, #24]
   4409c:	ldr	r3, [sp, #24]
   440a0:	add	r2, sp, #80	; 0x50
   440a4:	mov	r0, r4
   440a8:	ldr	r1, [sp, #24]
   440ac:	str	r3, [sp, #68]	; 0x44
   440b0:	add	r3, sp, #84	; 0x54
   440b4:	str	r3, [sp]
   440b8:	add	r3, sp, #88	; 0x58
   440bc:	bl	380c4 <fputs@plt+0x27020>
   440c0:	subs	r3, r0, #0
   440c4:	str	r3, [sp, #16]
   440c8:	bne	44188 <fputs@plt+0x330e4>
   440cc:	ldr	r1, [sp, #24]
   440d0:	ldrd	r2, [sp, #84]	; 0x54
   440d4:	add	r3, r3, #4
   440d8:	str	r3, [sp, #44]	; 0x2c
   440dc:	str	r3, [sp, #88]	; 0x58
   440e0:	ldr	r3, [sp, #40]	; 0x28
   440e4:	cmp	r3, r1
   440e8:	ldr	r1, [r9, #4]
   440ec:	subeq	r7, r8, r2
   440f0:	ldrne	r3, [sp, #44]	; 0x2c
   440f4:	ldrne	r7, [sp, #80]	; 0x50
   440f8:	subne	r7, r7, r3
   440fc:	mov	r3, #20
   44100:	asrne	r7, r7, #2
   44104:	mul	r3, r3, r1
   44108:	add	r3, r3, #8
   4410c:	add	r3, r3, r2, lsl #1
   44110:	add	r2, r2, #1
   44114:	add	r3, r9, r3
   44118:	str	r3, [sp, #56]	; 0x38
   4411c:	str	r2, [sp, #84]	; 0x54
   44120:	sub	r2, r3, #2
   44124:	mov	r3, #0
   44128:	cmp	r3, r7
   4412c:	blt	441e4 <fputs@plt+0x33140>
   44130:	mov	r6, #0
   44134:	mov	r2, #104	; 0x68
   44138:	mov	r1, r6
   4413c:	add	r0, sp, r2
   44140:	mov	r5, r6
   44144:	str	r6, [sp, #92]	; 0x5c
   44148:	str	r6, [sp, #96]	; 0x60
   4414c:	bl	10e88 <memset@plt>
   44150:	cmp	r6, r7
   44154:	blt	441f0 <fputs@plt+0x3314c>
   44158:	add	r5, r5, #1
   4415c:	add	r6, sp, #104	; 0x68
   44160:	cmp	r5, #12
   44164:	bls	4427c <fputs@plt+0x331d8>
   44168:	ldr	r2, [sp, #84]	; 0x54
   4416c:	ldr	r3, [sp, #92]	; 0x5c
   44170:	str	r3, [fp, #20]
   44174:	ldr	r3, [sp, #56]	; 0x38
   44178:	str	r2, [fp, #24]
   4417c:	str	r3, [fp, #12]
   44180:	ldr	r3, [sp, #88]	; 0x58
   44184:	str	r3, [fp, #16]
   44188:	ldr	r3, [sp, #24]
   4418c:	add	fp, fp, #20
   44190:	ldr	r2, [sp, #68]	; 0x44
   44194:	add	r3, r3, #1
   44198:	str	r3, [sp, #24]
   4419c:	ldr	r3, [sp, #40]	; 0x28
   441a0:	cmp	r3, r2
   441a4:	ldr	r2, [sp, #16]
   441a8:	movle	r3, #0
   441ac:	movgt	r3, #1
   441b0:	cmp	r2, #0
   441b4:	movne	r3, #0
   441b8:	cmp	r3, #0
   441bc:	bne	4409c <fputs@plt+0x32ff8>
   441c0:	ldr	r0, [sp, #64]	; 0x40
   441c4:	bl	177ec <fputs@plt+0x6748>
   441c8:	ldr	r3, [sp, #16]
   441cc:	cmp	r3, #0
   441d0:	beq	444dc <fputs@plt+0x33438>
   441d4:	mov	r0, r9
   441d8:	bl	177ec <fputs@plt+0x6748>
   441dc:	ldr	fp, [sp, #16]
   441e0:	b	44744 <fputs@plt+0x336a0>
   441e4:	strh	r3, [r2, #2]!
   441e8:	add	r3, r3, #1
   441ec:	b	44128 <fputs@plt+0x33084>
   441f0:	mov	r3, #1
   441f4:	mov	r5, #0
   441f8:	str	r3, [sp, #92]	; 0x5c
   441fc:	ldr	r3, [sp, #56]	; 0x38
   44200:	add	r3, r3, r6, lsl #1
   44204:	str	r3, [sp, #96]	; 0x60
   44208:	add	r3, sp, #104	; 0x68
   4420c:	str	r3, [sp, #48]	; 0x30
   44210:	ldr	r3, [sp, #48]	; 0x30
   44214:	add	r3, r3, #8
   44218:	str	r3, [sp, #48]	; 0x30
   4421c:	asr	r3, r6, r5
   44220:	tst	r3, #1
   44224:	bne	44248 <fputs@plt+0x331a4>
   44228:	ldr	r2, [sp, #96]	; 0x60
   4422c:	add	r3, sp, #208	; 0xd0
   44230:	add	r6, r6, #1
   44234:	add	r3, r3, r5, lsl #3
   44238:	str	r2, [r3, #-100]	; 0xffffff9c
   4423c:	ldr	r2, [sp, #92]	; 0x5c
   44240:	str	r2, [r3, #-104]	; 0xffffff98
   44244:	b	44150 <fputs@plt+0x330ac>
   44248:	ldr	r0, [sp, #44]	; 0x2c
   4424c:	add	r5, r5, #1
   44250:	ldr	r3, [sp, #64]	; 0x40
   44254:	ldr	r2, [sp, #48]	; 0x30
   44258:	ldr	r1, [sp, #48]	; 0x30
   4425c:	str	r3, [sp, #4]
   44260:	add	r3, sp, #92	; 0x5c
   44264:	str	r3, [sp]
   44268:	add	r3, sp, #96	; 0x60
   4426c:	ldr	r2, [r2, #-8]
   44270:	ldr	r1, [r1, #-4]
   44274:	bl	161e0 <fputs@plt+0x513c>
   44278:	b	44210 <fputs@plt+0x3316c>
   4427c:	asr	r3, r7, r5
   44280:	tst	r3, #1
   44284:	beq	442b0 <fputs@plt+0x3320c>
   44288:	add	r1, r6, r5, lsl #3
   4428c:	ldr	r0, [sp, #44]	; 0x2c
   44290:	ldr	r3, [sp, #64]	; 0x40
   44294:	str	r3, [sp, #4]
   44298:	add	r3, sp, #92	; 0x5c
   4429c:	str	r3, [sp]
   442a0:	add	r3, sp, #96	; 0x60
   442a4:	ldr	r2, [r6, r5, lsl #3]
   442a8:	ldr	r1, [r1, #4]
   442ac:	bl	161e0 <fputs@plt+0x513c>
   442b0:	add	r5, r5, #1
   442b4:	b	44160 <fputs@plt+0x330bc>
   442b8:	cmp	fp, #5
   442bc:	bne	446a8 <fputs@plt+0x33604>
   442c0:	mov	r3, #0
   442c4:	mov	r5, r7
   442c8:	str	r3, [sp, #32]
   442cc:	b	44554 <fputs@plt+0x334b0>
   442d0:	ldr	r0, [r4, #8]
   442d4:	ldr	r1, [sp, #248]	; 0xf8
   442d8:	bl	1202c <fputs@plt+0xf88>
   442dc:	subs	fp, r0, #0
   442e0:	bne	445f0 <fputs@plt+0x3354c>
   442e4:	b	445b4 <fputs@plt+0x33510>
   442e8:	ldrd	r0, [sp, #96]	; 0x60
   442ec:	ldrd	r2, [sp, #104]	; 0x68
   442f0:	cmp	r0, r2
   442f4:	sbcs	r3, r1, r3
   442f8:	bge	4430c <fputs@plt+0x33268>
   442fc:	add	r2, sp, #104	; 0x68
   44300:	mov	r1, #5
   44304:	ldr	r0, [r4, #4]
   44308:	bl	12050 <fputs@plt+0xfac>
   4430c:	ldr	r3, [sp, #12]
   44310:	mov	r7, #0
   44314:	add	r8, r3, #24
   44318:	asr	r3, r8, #31
   4431c:	mov	r2, r8
   44320:	strd	r2, [sp, #56]	; 0x38
   44324:	b	443c8 <fputs@plt+0x33324>
   44328:	ldrd	r2, [sp, #40]	; 0x28
   4432c:	cmp	r3, r7
   44330:	movcc	r3, #0
   44334:	movcs	r3, #1
   44338:	cmp	r5, r7
   4433c:	orrcc	r3, r3, #1
   44340:	cmp	r2, r6
   44344:	orrcc	r3, r3, #1
   44348:	cmp	r3, #0
   4434c:	bne	443dc <fputs@plt+0x33338>
   44350:	sub	r1, r7, #1
   44354:	umull	r2, r3, r1, r8
   44358:	strd	r2, [sp, #24]
   4435c:	ldr	r2, [sp, #28]
   44360:	ldr	r3, [sp, #60]	; 0x3c
   44364:	mla	r3, r1, r3, r2
   44368:	ldr	r1, [sp, #256]	; 0x100
   4436c:	str	r3, [sp, #28]
   44370:	ldr	r3, [sp, #24]
   44374:	adds	r2, r3, #56	; 0x38
   44378:	ldr	r3, [sp, #28]
   4437c:	adc	r3, r3, #0
   44380:	strd	r2, [sp]
   44384:	ldr	r0, [r4, #8]
   44388:	ldr	r2, [sp, #12]
   4438c:	bl	12008 <fputs@plt+0xf64>
   44390:	subs	fp, r0, #0
   44394:	bne	445f0 <fputs@plt+0x3354c>
   44398:	ldr	r3, [sp, #16]
   4439c:	sub	r6, r6, #1
   443a0:	ldr	r1, [sp, #20]
   443a4:	umull	r2, r3, r6, r3
   443a8:	mla	r3, r6, r1, r3
   443ac:	ldr	r1, [sp, #256]	; 0x100
   443b0:	strd	r2, [sp]
   443b4:	ldr	r0, [r4, #4]
   443b8:	ldr	r2, [sp, #12]
   443bc:	bl	12014 <fputs@plt+0xf70>
   443c0:	subs	fp, r0, #0
   443c4:	bne	445f0 <fputs@plt+0x3354c>
   443c8:	ldr	r1, [r9, #4]
   443cc:	mov	r3, #20
   443d0:	mla	r3, r3, r1, r9
   443d4:	sub	fp, r1, #1
   443d8:	str	r3, [sp, #64]	; 0x40
   443dc:	ldr	r3, [r9]
   443e0:	mov	r0, fp
   443e4:	mvn	r6, #0
   443e8:	str	r3, [sp, #24]
   443ec:	ldr	r3, [sp, #64]	; 0x40
   443f0:	cmp	r0, #0
   443f4:	blt	44458 <fputs@plt+0x333b4>
   443f8:	ldr	r2, [r3]
   443fc:	str	r2, [sp, #48]	; 0x30
   44400:	b	4440c <fputs@plt+0x33368>
   44404:	add	r2, r2, #1
   44408:	str	r2, [r3, #-12]
   4440c:	ldr	r2, [r3, #-12]
   44410:	ldr	r1, [sp, #48]	; 0x30
   44414:	cmp	r2, r1
   44418:	bge	4444c <fputs@plt+0x333a8>
   4441c:	ldr	lr, [r3, #-8]
   44420:	lsl	ip, r2, #1
   44424:	ldr	r1, [sp, #24]
   44428:	ldrh	lr, [lr, ip]
   4442c:	ldr	ip, [r3, #-4]
   44430:	ldr	ip, [ip, lr, lsl #2]
   44434:	cmp	r1, ip
   44438:	bcs	44404 <fputs@plt+0x33360>
   4443c:	cmp	ip, r6
   44440:	ldrcc	r7, [r3, #4]
   44444:	movcc	r6, ip
   44448:	addcc	r7, lr, r7
   4444c:	sub	r0, r0, #1
   44450:	sub	r3, r3, #20
   44454:	b	443f0 <fputs@plt+0x3334c>
   44458:	cmn	r6, #1
   4445c:	str	r6, [r9]
   44460:	bne	44328 <fputs@plt+0x33284>
   44464:	ldr	r3, [r4, #32]
   44468:	ldr	r3, [r3]
   4446c:	ldr	r3, [r3, #16]
   44470:	cmp	r3, r5
   44474:	bne	444cc <fputs@plt+0x33428>
   44478:	ldr	r3, [sp, #12]
   4447c:	ldr	r1, [r4, #72]	; 0x48
   44480:	ldr	r0, [sp, #20]
   44484:	umull	r2, r3, r1, r3
   44488:	mla	r3, r1, r0, r3
   4448c:	ldr	r0, [r4, #4]
   44490:	bl	12020 <fputs@plt+0xf7c>
   44494:	ldr	r3, [sp, #248]	; 0xf8
   44498:	mov	fp, r0
   4449c:	adds	r3, r3, #0
   444a0:	movne	r3, #1
   444a4:	cmp	r0, #0
   444a8:	movne	r3, #0
   444ac:	cmp	r3, #0
   444b0:	beq	444c4 <fputs@plt+0x33420>
   444b4:	ldr	r0, [r4, #4]
   444b8:	ldr	r1, [sp, #248]	; 0xf8
   444bc:	bl	1202c <fputs@plt+0xf88>
   444c0:	mov	fp, r0
   444c4:	cmp	fp, #0
   444c8:	bne	445f0 <fputs@plt+0x3354c>
   444cc:	ldr	r3, [sp, #8]
   444d0:	mov	fp, #0
   444d4:	str	r5, [r3, #96]	; 0x60
   444d8:	b	445f0 <fputs@plt+0x3354c>
   444dc:	ldr	fp, [sp, #16]
   444e0:	mov	r6, #1
   444e4:	ldr	r5, [r4, #68]	; 0x44
   444e8:	ldr	r3, [r4, #72]	; 0x48
   444ec:	str	r3, [sp, #40]	; 0x28
   444f0:	ldr	r3, [sp, #8]
   444f4:	add	r3, r3, r6, lsl #2
   444f8:	ldr	r7, [r3, #100]	; 0x64
   444fc:	str	r3, [sp, #16]
   44500:	cmp	r7, r5
   44504:	bcs	44554 <fputs@plt+0x334b0>
   44508:	mov	r3, #1
   4450c:	add	r8, r6, #3
   44510:	ldr	r1, [sp, #32]
   44514:	mov	r0, r4
   44518:	str	r3, [sp]
   4451c:	mov	r3, r8
   44520:	ldr	r2, [sp, #52]	; 0x34
   44524:	bl	1852c <fputs@plt+0x7488>
   44528:	subs	fp, r0, #0
   4452c:	bne	442b8 <fputs@plt+0x33214>
   44530:	ldr	r2, [sp, #16]
   44534:	cmp	r6, #1
   44538:	mov	r1, r8
   4453c:	moveq	r3, r5
   44540:	mvnne	r3, #0
   44544:	mov	r0, r4
   44548:	str	r3, [r2, #100]	; 0x64
   4454c:	mov	r2, #1
   44550:	bl	18584 <fputs@plt+0x74e0>
   44554:	add	r6, r6, #1
   44558:	cmp	r6, #5
   4455c:	bne	444f0 <fputs@plt+0x3344c>
   44560:	ldr	r3, [sp, #8]
   44564:	ldr	r3, [r3, #96]	; 0x60
   44568:	cmp	r3, r5
   4456c:	bcs	44600 <fputs@plt+0x3355c>
   44570:	mov	r3, #1
   44574:	mov	r0, r4
   44578:	ldr	r1, [sp, #32]
   4457c:	str	r3, [sp]
   44580:	mov	r3, #3
   44584:	ldr	r2, [sp, #52]	; 0x34
   44588:	bl	1852c <fputs@plt+0x7488>
   4458c:	subs	fp, r0, #0
   44590:	bne	44600 <fputs@plt+0x3355c>
   44594:	ldr	r3, [sp, #8]
   44598:	ldr	r3, [r3, #96]	; 0x60
   4459c:	str	r3, [sp, #44]	; 0x2c
   445a0:	ldr	r3, [sp, #8]
   445a4:	str	r5, [r3, #128]	; 0x80
   445a8:	ldr	r3, [sp, #248]	; 0xf8
   445ac:	cmp	r3, #0
   445b0:	bne	442d0 <fputs@plt+0x3322c>
   445b4:	ldr	r2, [sp, #12]
   445b8:	ldr	r0, [sp, #40]	; 0x28
   445bc:	asr	r3, r2, #31
   445c0:	strd	r2, [sp, #16]
   445c4:	ldr	r2, [sp, #12]
   445c8:	ldr	r1, [sp, #20]
   445cc:	ldr	r3, [sp, #40]	; 0x28
   445d0:	umull	r2, r3, r3, r2
   445d4:	mla	r3, r0, r1, r3
   445d8:	add	r1, sp, #96	; 0x60
   445dc:	ldr	r0, [r4, #4]
   445e0:	strd	r2, [sp, #104]	; 0x68
   445e4:	bl	12038 <fputs@plt+0xf94>
   445e8:	subs	fp, r0, #0
   445ec:	beq	442e8 <fputs@plt+0x33244>
   445f0:	mov	r2, #1
   445f4:	mov	r1, #3
   445f8:	mov	r0, r4
   445fc:	bl	18584 <fputs@plt+0x74e0>
   44600:	cmp	fp, #5
   44604:	moveq	fp, #0
   44608:	adds	r3, sl, #0
   4460c:	movne	r3, #1
   44610:	cmp	fp, #0
   44614:	movne	r3, #0
   44618:	cmp	r3, #0
   4461c:	beq	446a8 <fputs@plt+0x33604>
   44620:	ldr	r3, [sp, #8]
   44624:	ldr	r2, [r3, #96]	; 0x60
   44628:	ldr	r3, [r4, #68]	; 0x44
   4462c:	cmp	r2, r3
   44630:	movcc	fp, #5
   44634:	bcc	446a8 <fputs@plt+0x33604>
   44638:	cmp	sl, #1
   4463c:	movle	fp, #0
   44640:	ble	446a8 <fputs@plt+0x33604>
   44644:	add	r1, sp, #104	; 0x68
   44648:	mov	r0, #4
   4464c:	bl	3972c <fputs@plt+0x28688>
   44650:	mov	r3, #4
   44654:	mov	r0, r4
   44658:	ldr	r1, [sp, #32]
   4465c:	str	r3, [sp]
   44660:	ldr	r2, [sp, #52]	; 0x34
   44664:	bl	1852c <fputs@plt+0x7488>
   44668:	subs	fp, r0, #0
   4466c:	bne	446a8 <fputs@plt+0x33604>
   44670:	cmp	sl, #3
   44674:	bne	44698 <fputs@plt+0x335f4>
   44678:	mov	r0, r4
   4467c:	ldr	r1, [sp, #104]	; 0x68
   44680:	bl	17030 <fputs@plt+0x5f8c>
   44684:	mov	r2, #0
   44688:	mov	r3, #0
   4468c:	ldr	r0, [r4, #8]
   44690:	bl	12020 <fputs@plt+0xf7c>
   44694:	mov	fp, r0
   44698:	mov	r2, #4
   4469c:	mov	r0, r4
   446a0:	mov	r1, r2
   446a4:	bl	18584 <fputs@plt+0x74e0>
   446a8:	mov	r0, r9
   446ac:	bl	177ec <fputs@plt+0x6748>
   446b0:	b	44744 <fputs@plt+0x336a0>
   446b4:	ldr	sl, [sp, #36]	; 0x24
   446b8:	add	r1, sp, #76	; 0x4c
   446bc:	mov	r0, r4
   446c0:	bl	383dc <fputs@plt+0x27338>
   446c4:	ldr	r3, [sp, #76]	; 0x4c
   446c8:	mov	fp, r0
   446cc:	cmp	r3, #0
   446d0:	beq	446fc <fputs@plt+0x33658>
   446d4:	ldr	r0, [r4, #4]
   446d8:	ldr	r3, [r0]
   446dc:	ldr	r3, [r3]
   446e0:	cmp	r3, #2
   446e4:	ble	446fc <fputs@plt+0x33658>
   446e8:	mov	r3, #0
   446ec:	mov	r2, #0
   446f0:	str	r3, [sp]
   446f4:	mov	r3, #0
   446f8:	bl	12080 <fputs@plt+0xfdc>
   446fc:	cmp	fp, #0
   44700:	bne	44784 <fputs@plt+0x336e0>
   44704:	ldrh	r3, [r4, #66]	; 0x42
   44708:	ldr	r8, [r4, #68]	; 0x44
   4470c:	lsl	r2, r3, #16
   44710:	and	r3, r3, #65024	; 0xfe00
   44714:	and	r2, r2, #65536	; 0x10000
   44718:	cmp	r8, #0
   4471c:	orr	r3, r2, r3
   44720:	str	r3, [sp, #12]
   44724:	beq	43ffc <fputs@plt+0x32f58>
   44728:	ldr	r2, [sp, #12]
   4472c:	ldr	r3, [sp, #252]	; 0xfc
   44730:	cmp	r3, r2
   44734:	beq	43ffc <fputs@plt+0x32f58>
   44738:	movw	r0, #54623	; 0xd55f
   4473c:	bl	2d494 <fputs@plt+0x1c3f0>
   44740:	mov	fp, r0
   44744:	cmp	fp, #5
   44748:	cmpne	fp, #0
   4474c:	bne	44784 <fputs@plt+0x336e0>
   44750:	ldr	r3, [sp, #260]	; 0x104
   44754:	cmp	r3, #0
   44758:	ldrne	r3, [r4, #68]	; 0x44
   4475c:	ldrne	r2, [sp, #260]	; 0x104
   44760:	strne	r3, [r2]
   44764:	ldr	r3, [sp, #264]	; 0x108
   44768:	cmp	r3, #0
   4476c:	beq	44784 <fputs@plt+0x336e0>
   44770:	ldr	r3, [r4, #32]
   44774:	ldr	r2, [sp, #264]	; 0x108
   44778:	ldr	r3, [r3]
   4477c:	ldr	r3, [r3, #96]	; 0x60
   44780:	str	r3, [r2]
   44784:	ldr	r3, [sp, #76]	; 0x4c
   44788:	cmp	r3, #0
   4478c:	beq	447a0 <fputs@plt+0x336fc>
   44790:	mov	r2, #48	; 0x30
   44794:	mov	r1, #0
   44798:	add	r0, r4, #52	; 0x34
   4479c:	bl	10e88 <memset@plt>
   447a0:	ldrb	r3, [r4, #44]	; 0x2c
   447a4:	cmp	r3, #0
   447a8:	beq	447cc <fputs@plt+0x33728>
   447ac:	mov	r2, #1
   447b0:	mov	r1, #0
   447b4:	mov	r0, r4
   447b8:	bl	18584 <fputs@plt+0x74e0>
   447bc:	mov	r3, #0
   447c0:	strb	r3, [r4, #44]	; 0x2c
   447c4:	strb	r3, [r4, #47]	; 0x2f
   447c8:	str	r3, [r4, #104]	; 0x68
   447cc:	mov	r2, #1
   447d0:	mov	r0, r4
   447d4:	mov	r1, r2
   447d8:	bl	18584 <fputs@plt+0x74e0>
   447dc:	mov	r3, #0
   447e0:	cmp	fp, #0
   447e4:	strb	r3, [r4, #45]	; 0x2d
   447e8:	ldr	r3, [sp, #36]	; 0x24
   447ec:	sub	r3, r3, sl
   447f0:	clz	r3, r3
   447f4:	lsr	r3, r3, #5
   447f8:	movne	r3, #1
   447fc:	cmp	r3, #0
   44800:	movne	sl, fp
   44804:	moveq	sl, #5
   44808:	mov	r0, sl
   4480c:	add	sp, sp, #212	; 0xd4
   44810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44814:	push	{r4, r5, r6, r7, r8, lr}
   44818:	mov	r4, r0
   4481c:	mov	r8, r3
   44820:	sub	sp, sp, #32
   44824:	mov	r6, r1
   44828:	mov	r1, #4
   4482c:	mov	r7, r2
   44830:	ldr	r0, [r0, #4]
   44834:	ldr	r3, [r0]
   44838:	ldr	r3, [r3, #28]
   4483c:	blx	r3
   44840:	subs	r5, r0, #0
   44844:	bne	44920 <fputs@plt+0x3387c>
   44848:	ldrb	r3, [r4, #43]	; 0x2b
   4484c:	mov	r0, r4
   44850:	cmp	r3, #0
   44854:	moveq	r3, #1
   44858:	strbeq	r3, [r4, #43]	; 0x2b
   4485c:	mov	r3, #0
   44860:	mov	r2, r3
   44864:	mov	r1, r3
   44868:	strd	r6, [sp]
   4486c:	str	r8, [sp, #8]
   44870:	str	r3, [sp, #12]
   44874:	str	r3, [sp, #16]
   44878:	bl	43f6c <fputs@plt+0x32ec8>
   4487c:	subs	r6, r0, #0
   44880:	bne	448d0 <fputs@plt+0x3382c>
   44884:	mvn	r3, #0
   44888:	add	r2, sp, #28
   4488c:	ldr	r0, [r4, #4]
   44890:	mov	r1, #10
   44894:	str	r3, [sp, #28]
   44898:	bl	12050 <fputs@plt+0xfac>
   4489c:	ldr	r3, [sp, #28]
   448a0:	cmp	r3, #1
   448a4:	movne	r5, #1
   448a8:	bne	448d0 <fputs@plt+0x3382c>
   448ac:	ldrd	r2, [r4, #16]
   448b0:	cmp	r2, #0
   448b4:	sbcs	r3, r3, #0
   448b8:	blt	448cc <fputs@plt+0x33828>
   448bc:	mov	r2, #0
   448c0:	mov	r3, #0
   448c4:	mov	r0, r4
   448c8:	bl	2ca84 <fputs@plt+0x1b9e0>
   448cc:	mov	r5, #0
   448d0:	mov	r1, r5
   448d4:	mov	r0, r4
   448d8:	bl	1859c <fputs@plt+0x74f8>
   448dc:	ldr	r0, [r4, #8]
   448e0:	bl	11fd8 <fputs@plt+0xf34>
   448e4:	cmp	r5, #0
   448e8:	beq	44904 <fputs@plt+0x33860>
   448ec:	bl	12114 <fputs@plt+0x1070>
   448f0:	mov	r2, #0
   448f4:	ldr	r0, [r4]
   448f8:	ldr	r1, [r4, #108]	; 0x6c
   448fc:	bl	120a4 <fputs@plt+0x1000>
   44900:	bl	1212c <fputs@plt+0x1088>
   44904:	ldr	r0, [r4, #32]
   44908:	bl	177ec <fputs@plt+0x6748>
   4490c:	mov	r0, r4
   44910:	bl	177ec <fputs@plt+0x6748>
   44914:	mov	r0, r6
   44918:	add	sp, sp, #32
   4491c:	pop	{r4, r5, r6, r7, r8, pc}
   44920:	mov	r6, r5
   44924:	b	448cc <fputs@plt+0x33828>
   44928:	push	{r4, r5, r6, lr}
   4492c:	mov	r4, r0
   44930:	ldr	r5, [r0, #208]	; 0xd0
   44934:	bl	12114 <fputs@plt+0x1070>
   44938:	ldr	r0, [r4, #144]	; 0x90
   4493c:	cmp	r0, #0
   44940:	bne	449c8 <fputs@plt+0x33924>
   44944:	strb	r0, [r4, #4]
   44948:	ldr	r0, [r4, #216]	; 0xd8
   4494c:	cmp	r0, #0
   44950:	beq	44964 <fputs@plt+0x338c0>
   44954:	mov	r3, r5
   44958:	ldrb	r1, [r4, #10]
   4495c:	ldr	r2, [r4, #160]	; 0xa0
   44960:	bl	44814 <fputs@plt+0x33770>
   44964:	mov	r3, #0
   44968:	mov	r0, r4
   4496c:	str	r3, [r4, #216]	; 0xd8
   44970:	bl	1c444 <fputs@plt+0xb3a0>
   44974:	ldrb	r3, [r4, #16]
   44978:	cmp	r3, #0
   4497c:	beq	449d8 <fputs@plt+0x33934>
   44980:	mov	r0, r4
   44984:	bl	1edc8 <fputs@plt+0xdd24>
   44988:	bl	1212c <fputs@plt+0x1088>
   4498c:	ldr	r0, [r4, #68]	; 0x44
   44990:	bl	11fd8 <fputs@plt+0xf34>
   44994:	ldr	r0, [r4, #64]	; 0x40
   44998:	bl	11fd8 <fputs@plt+0xf34>
   4499c:	mov	r0, r5
   449a0:	bl	18024 <fputs@plt+0x6f80>
   449a4:	ldr	r3, [pc, #92]	; 44a08 <fputs@plt+0x33964>
   449a8:	ldr	r2, [r4, #212]	; 0xd4
   449ac:	ldr	r3, [r3, #152]	; 0x98
   449b0:	ldr	r0, [r2, #44]	; 0x2c
   449b4:	blx	r3
   449b8:	mov	r0, r4
   449bc:	bl	177ec <fputs@plt+0x6748>
   449c0:	mov	r0, #0
   449c4:	pop	{r4, r5, r6, pc}
   449c8:	ldr	r6, [r0, #12]
   449cc:	bl	177ec <fputs@plt+0x6748>
   449d0:	mov	r0, r6
   449d4:	b	4493c <fputs@plt+0x33898>
   449d8:	ldr	r3, [r4, #68]	; 0x44
   449dc:	ldr	r3, [r3]
   449e0:	cmp	r3, #0
   449e4:	beq	449fc <fputs@plt+0x33958>
   449e8:	mov	r0, r4
   449ec:	bl	13b60 <fputs@plt+0x2abc>
   449f0:	mov	r1, r0
   449f4:	mov	r0, r4
   449f8:	bl	13a38 <fputs@plt+0x2994>
   449fc:	mov	r0, r4
   44a00:	bl	3b8a4 <fputs@plt+0x2a800>
   44a04:	b	44988 <fputs@plt+0x338e4>
   44a08:	andeq	sl, r8, r0, lsr #2
   44a0c:	push	{r4, r5, r6, lr}
   44a10:	mov	r5, r0
   44a14:	ldm	r0, {r3, r4}
   44a18:	ldr	r2, [r4, #8]
   44a1c:	str	r3, [r4, #4]
   44a20:	cmp	r2, #0
   44a24:	bne	44af4 <fputs@plt+0x33a50>
   44a28:	mov	r1, r2
   44a2c:	mov	r0, r5
   44a30:	bl	42bf4 <fputs@plt+0x31b50>
   44a34:	ldrb	r3, [r5, #9]
   44a38:	cmp	r3, #0
   44a3c:	beq	44a88 <fputs@plt+0x339e4>
   44a40:	ldr	r3, [r4, #64]	; 0x40
   44a44:	sub	r3, r3, #1
   44a48:	cmp	r3, #0
   44a4c:	str	r3, [r4, #64]	; 0x40
   44a50:	bgt	44ac8 <fputs@plt+0x33a24>
   44a54:	ldr	r2, [pc, #192]	; 44b1c <fputs@plt+0x33a78>
   44a58:	ldr	r3, [r2, #620]	; 0x26c
   44a5c:	cmp	r4, r3
   44a60:	ldreq	r3, [r4, #68]	; 0x44
   44a64:	streq	r3, [r2, #620]	; 0x26c
   44a68:	beq	44a88 <fputs@plt+0x339e4>
   44a6c:	cmp	r3, #0
   44a70:	beq	44a88 <fputs@plt+0x339e4>
   44a74:	ldr	r2, [r3, #68]	; 0x44
   44a78:	cmp	r4, r2
   44a7c:	bne	44b14 <fputs@plt+0x33a70>
   44a80:	ldr	r2, [r4, #68]	; 0x44
   44a84:	str	r2, [r3, #68]	; 0x44
   44a88:	ldr	r0, [r4]
   44a8c:	bl	44928 <fputs@plt+0x33884>
   44a90:	ldr	r3, [r4, #52]	; 0x34
   44a94:	cmp	r3, #0
   44a98:	beq	44aac <fputs@plt+0x33a08>
   44a9c:	ldr	r0, [r4, #48]	; 0x30
   44aa0:	cmp	r0, #0
   44aa4:	beq	44aac <fputs@plt+0x33a08>
   44aa8:	blx	r3
   44aac:	mov	r0, #0
   44ab0:	ldr	r1, [r4, #48]	; 0x30
   44ab4:	bl	1b744 <fputs@plt+0xa6a0>
   44ab8:	add	r0, r4, #80	; 0x50
   44abc:	bl	18610 <fputs@plt+0x756c>
   44ac0:	mov	r0, r4
   44ac4:	bl	177ec <fputs@plt+0x6748>
   44ac8:	ldr	r3, [r5, #28]
   44acc:	mov	r0, r5
   44ad0:	cmp	r3, #0
   44ad4:	ldrne	r2, [r5, #24]
   44ad8:	strne	r2, [r3, #24]
   44adc:	ldr	r2, [r5, #24]
   44ae0:	cmp	r2, #0
   44ae4:	strne	r3, [r2, #28]
   44ae8:	bl	177ec <fputs@plt+0x6748>
   44aec:	mov	r0, #0
   44af0:	pop	{r4, r5, r6, pc}
   44af4:	ldr	r3, [r2]
   44af8:	ldr	r6, [r2, #8]
   44afc:	cmp	r3, r5
   44b00:	bne	44b0c <fputs@plt+0x33a68>
   44b04:	mov	r0, r2
   44b08:	bl	3bc40 <fputs@plt+0x2ab9c>
   44b0c:	mov	r2, r6
   44b10:	b	44a20 <fputs@plt+0x3397c>
   44b14:	mov	r3, r2
   44b18:	b	44a6c <fputs@plt+0x339c8>
   44b1c:	andeq	r0, r9, r0, lsr #15
   44b20:	ldr	r3, [pc, #464]	; 44cf8 <fputs@plt+0x33c54>
   44b24:	ldr	r2, [r0, #80]	; 0x50
   44b28:	cmp	r2, r3
   44b2c:	bxne	lr
   44b30:	push	{r4, r5, r6, r7, r8, lr}
   44b34:	mov	r4, r0
   44b38:	ldr	r3, [r0, #4]
   44b3c:	cmp	r3, #0
   44b40:	popne	{r4, r5, r6, r7, r8, pc}
   44b44:	bl	1a124 <fputs@plt+0x9080>
   44b48:	subs	r5, r0, #0
   44b4c:	popne	{r4, r5, r6, r7, r8, pc}
   44b50:	mov	r1, r5
   44b54:	mov	r0, r4
   44b58:	bl	42cd4 <fputs@plt+0x31c30>
   44b5c:	mov	r7, r5
   44b60:	mov	r0, r4
   44b64:	bl	1bc7c <fputs@plt+0xabd8>
   44b68:	ldr	r6, [r4, #16]
   44b6c:	ldr	r3, [r4, #20]
   44b70:	cmp	r5, r3
   44b74:	blt	44c28 <fputs@plt+0x33b84>
   44b78:	ldr	r0, [r6, #28]
   44b7c:	cmp	r0, #0
   44b80:	beq	44b88 <fputs@plt+0x33ae4>
   44b84:	bl	1fe84 <fputs@plt+0xede0>
   44b88:	mov	r0, r4
   44b8c:	bl	1ba94 <fputs@plt+0xa9f0>
   44b90:	mov	r0, r4
   44b94:	bl	1c244 <fputs@plt+0xb1a0>
   44b98:	ldr	r5, [r4, #356]	; 0x164
   44b9c:	cmp	r5, #0
   44ba0:	bne	44c50 <fputs@plt+0x33bac>
   44ba4:	add	r0, r4, #348	; 0x15c
   44ba8:	bl	17864 <fputs@plt+0x67c0>
   44bac:	ldr	r6, [r4, #372]	; 0x174
   44bb0:	cmp	r6, #0
   44bb4:	bne	44c80 <fputs@plt+0x33bdc>
   44bb8:	add	r0, r4, #364	; 0x16c
   44bbc:	bl	17864 <fputs@plt+0x67c0>
   44bc0:	ldr	r5, [r4, #328]	; 0x148
   44bc4:	cmp	r5, #0
   44bc8:	bne	44cc0 <fputs@plt+0x33c1c>
   44bcc:	add	r0, r4, #320	; 0x140
   44bd0:	bl	17864 <fputs@plt+0x67c0>
   44bd4:	mov	r1, r5
   44bd8:	mov	r0, r4
   44bdc:	bl	1be98 <fputs@plt+0xadf4>
   44be0:	ldr	r0, [r4, #240]	; 0xf0
   44be4:	bl	1c224 <fputs@plt+0xb180>
   44be8:	ldr	r3, [pc, #268]	; 44cfc <fputs@plt+0x33c58>
   44bec:	mov	r0, r4
   44bf0:	str	r3, [r4, #80]	; 0x50
   44bf4:	ldr	r3, [r4, #16]
   44bf8:	ldr	r1, [r3, #28]
   44bfc:	bl	1b744 <fputs@plt+0xa6a0>
   44c00:	ldr	r3, [pc, #248]	; 44d00 <fputs@plt+0x33c5c>
   44c04:	str	r3, [r4, #80]	; 0x50
   44c08:	ldrb	r3, [r4, #262]	; 0x106
   44c0c:	cmp	r3, #0
   44c10:	beq	44c1c <fputs@plt+0x33b78>
   44c14:	ldr	r0, [r4, #288]	; 0x120
   44c18:	bl	177ec <fputs@plt+0x6748>
   44c1c:	mov	r0, r4
   44c20:	pop	{r4, r5, r6, r7, r8, lr}
   44c24:	b	177ec <fputs@plt+0x6748>
   44c28:	add	r6, r6, r5, lsl #4
   44c2c:	ldr	r0, [r6, #4]
   44c30:	cmp	r0, #0
   44c34:	beq	44c48 <fputs@plt+0x33ba4>
   44c38:	bl	44a0c <fputs@plt+0x33968>
   44c3c:	cmp	r5, #1
   44c40:	str	r7, [r6, #4]
   44c44:	strne	r7, [r6, #12]
   44c48:	add	r5, r5, #1
   44c4c:	b	44b68 <fputs@plt+0x33ac4>
   44c50:	ldr	r6, [r5, #8]
   44c54:	mov	r0, r4
   44c58:	ldr	r1, [r6, #24]
   44c5c:	bl	1bcb4 <fputs@plt+0xac10>
   44c60:	ldr	r7, [r6, #8]
   44c64:	mov	r1, r6
   44c68:	mov	r0, r4
   44c6c:	bl	1b744 <fputs@plt+0xa6a0>
   44c70:	subs	r6, r7, #0
   44c74:	bne	44c54 <fputs@plt+0x33bb0>
   44c78:	ldr	r5, [r5]
   44c7c:	b	44b9c <fputs@plt+0x33af8>
   44c80:	ldr	r7, [r6, #8]
   44c84:	mov	r5, r7
   44c88:	add	r8, r7, #60	; 0x3c
   44c8c:	ldr	r3, [r5, #16]
   44c90:	cmp	r3, #0
   44c94:	beq	44ca0 <fputs@plt+0x33bfc>
   44c98:	ldr	r0, [r5, #8]
   44c9c:	blx	r3
   44ca0:	add	r5, r5, #20
   44ca4:	cmp	r5, r8
   44ca8:	bne	44c8c <fputs@plt+0x33be8>
   44cac:	mov	r1, r7
   44cb0:	mov	r0, r4
   44cb4:	bl	1b744 <fputs@plt+0xa6a0>
   44cb8:	ldr	r6, [r6]
   44cbc:	b	44bb0 <fputs@plt+0x33b0c>
   44cc0:	ldr	r6, [r5, #8]
   44cc4:	ldr	r3, [r6, #12]
   44cc8:	cmp	r3, #0
   44ccc:	beq	44cd8 <fputs@plt+0x33c34>
   44cd0:	ldr	r0, [r6, #8]
   44cd4:	blx	r3
   44cd8:	add	r1, r6, #16
   44cdc:	mov	r0, r4
   44ce0:	bl	1f6a8 <fputs@plt+0xe604>
   44ce4:	mov	r1, r6
   44ce8:	mov	r0, r4
   44cec:	bl	1b744 <fputs@plt+0xa6a0>
   44cf0:	ldr	r5, [r5]
   44cf4:	b	44bc4 <fputs@plt+0x33b20>
   44cf8:	strbvs	pc, [pc], #3199	; 44d00 <fputs@plt+0x33c5c>	; <UNPREDICTABLE>
   44cfc:	ldrlt	r7, [r5, #-2352]!	; 0xfffff6d0
   44d00:	svcls	0x003c2d33
   44d04:	push	{r4, r5, r6, lr}
   44d08:	subs	r4, r0, #0
   44d0c:	beq	44da8 <fputs@plt+0x33d04>
   44d10:	ldr	r6, [r4, #20]
   44d14:	ldr	r3, [r4, #24]
   44d18:	ldr	r2, [r3]
   44d1c:	ldr	r1, [r3, #4]
   44d20:	str	r2, [r1, #4]
   44d24:	ldr	r2, [r4]
   44d28:	cmp	r2, #0
   44d2c:	ldrne	r2, [r3, #16]
   44d30:	subne	r2, r2, #1
   44d34:	strne	r2, [r3, #16]
   44d38:	ldr	r3, [r4, #40]	; 0x28
   44d3c:	cmp	r3, #0
   44d40:	ldrne	r3, [r1]
   44d44:	addne	r2, r3, #96	; 0x60
   44d48:	ldrne	r3, [r3, #96]	; 0x60
   44d4c:	bne	44db8 <fputs@plt+0x33d14>
   44d50:	mov	r2, #0
   44d54:	mov	r5, r4
   44d58:	mov	r1, r2
   44d5c:	ldr	r0, [r4, #4]
   44d60:	bl	42bf4 <fputs@plt+0x31b50>
   44d64:	ldr	r0, [r4]
   44d68:	ldr	r4, [r4, #28]
   44d6c:	cmp	r4, #101	; 0x65
   44d70:	moveq	r4, #0
   44d74:	cmp	r0, #0
   44d78:	beq	44da0 <fputs@plt+0x33cfc>
   44d7c:	mov	r1, r4
   44d80:	bl	1be98 <fputs@plt+0xadf4>
   44d84:	ldr	r0, [r5]
   44d88:	bl	44b20 <fputs@plt+0x33a7c>
   44d8c:	ldr	r3, [r5]
   44d90:	cmp	r3, #0
   44d94:	beq	44da0 <fputs@plt+0x33cfc>
   44d98:	mov	r0, r5
   44d9c:	bl	177ec <fputs@plt+0x6748>
   44da0:	mov	r0, r6
   44da4:	bl	44b20 <fputs@plt+0x33a7c>
   44da8:	mov	r0, r4
   44dac:	pop	{r4, r5, r6, pc}
   44db0:	add	r2, r3, #44	; 0x2c
   44db4:	ldr	r3, [r3, #44]	; 0x2c
   44db8:	cmp	r3, r4
   44dbc:	bne	44db0 <fputs@plt+0x33d0c>
   44dc0:	ldr	r3, [r4, #44]	; 0x2c
   44dc4:	str	r3, [r2]
   44dc8:	b	44d50 <fputs@plt+0x33cac>
   44dcc:	push	{r4, r5, r6, r7, r8, lr}
   44dd0:	subs	r4, r0, #0
   44dd4:	beq	44ee0 <fputs@plt+0x33e3c>
   44dd8:	mov	r7, r1
   44ddc:	bl	2ec78 <fputs@plt+0x1dbd4>
   44de0:	cmp	r0, #0
   44de4:	bne	44df4 <fputs@plt+0x33d50>
   44de8:	ldr	r0, [pc, #248]	; 44ee8 <fputs@plt+0x33e44>
   44dec:	pop	{r4, r5, r6, r7, r8, lr}
   44df0:	b	2bcb8 <fputs@plt+0x1ac14>
   44df4:	mov	r0, r4
   44df8:	mov	r5, #0
   44dfc:	bl	13e3c <fputs@plt+0x2d98>
   44e00:	ldr	r3, [r4, #20]
   44e04:	cmp	r5, r3
   44e08:	blt	44e68 <fputs@plt+0x33dc4>
   44e0c:	ldr	r5, [r4, #328]	; 0x148
   44e10:	cmp	r5, #0
   44e14:	bne	44eb0 <fputs@plt+0x33e0c>
   44e18:	mov	r0, r4
   44e1c:	bl	1ba94 <fputs@plt+0xa9f0>
   44e20:	mov	r1, #68	; 0x44
   44e24:	mov	r0, r4
   44e28:	bl	1bb38 <fputs@plt+0xaa94>
   44e2c:	cmp	r7, #0
   44e30:	bne	44ed0 <fputs@plt+0x33e2c>
   44e34:	ldr	r3, [r4, #4]
   44e38:	cmp	r3, #0
   44e3c:	bne	44e50 <fputs@plt+0x33dac>
   44e40:	mov	r0, r4
   44e44:	bl	1a124 <fputs@plt+0x9080>
   44e48:	cmp	r0, #0
   44e4c:	beq	44ed0 <fputs@plt+0x33e2c>
   44e50:	mov	r0, r4
   44e54:	ldr	r2, [pc, #144]	; 44eec <fputs@plt+0x33e48>
   44e58:	mov	r1, #5
   44e5c:	bl	2edb0 <fputs@plt+0x1dd0c>
   44e60:	mov	r0, #5
   44e64:	pop	{r4, r5, r6, r7, r8, pc}
   44e68:	ldr	r3, [r4, #16]
   44e6c:	add	r3, r3, r5, lsl #4
   44e70:	ldr	r3, [r3, #12]
   44e74:	cmp	r3, #0
   44e78:	bne	44e84 <fputs@plt+0x33de0>
   44e7c:	add	r5, r5, #1
   44e80:	b	44e00 <fputs@plt+0x33d5c>
   44e84:	ldr	r6, [r3, #16]
   44e88:	cmp	r6, #0
   44e8c:	beq	44e7c <fputs@plt+0x33dd8>
   44e90:	ldr	r1, [r6, #8]
   44e94:	ldrb	r3, [r1, #42]	; 0x2a
   44e98:	tst	r3, #16
   44e9c:	beq	44ea8 <fputs@plt+0x33e04>
   44ea0:	mov	r0, r4
   44ea4:	bl	1ba5c <fputs@plt+0xa9b8>
   44ea8:	ldr	r6, [r6]
   44eac:	b	44e88 <fputs@plt+0x33de4>
   44eb0:	ldr	r3, [r5, #8]
   44eb4:	ldr	r1, [r3, #16]
   44eb8:	cmp	r1, #0
   44ebc:	beq	44ec8 <fputs@plt+0x33e24>
   44ec0:	mov	r0, r4
   44ec4:	bl	1ba5c <fputs@plt+0xa9b8>
   44ec8:	ldr	r5, [r5]
   44ecc:	b	44e10 <fputs@plt+0x33d6c>
   44ed0:	ldr	r3, [pc, #24]	; 44ef0 <fputs@plt+0x33e4c>
   44ed4:	mov	r0, r4
   44ed8:	str	r3, [r4, #80]	; 0x50
   44edc:	bl	44b20 <fputs@plt+0x33a7c>
   44ee0:	mov	r0, #0
   44ee4:	pop	{r4, r5, r6, r7, r8, pc}
   44ee8:	andeq	r0, r2, r2, asr ip
   44eec:	strdeq	r5, [r7], -r2
   44ef0:	strbvs	pc, [pc], #3199	; 44ef8 <fputs@plt+0x33e54>	; <UNPREDICTABLE>
   44ef4:	push	{r4, r5, r6, lr}
   44ef8:	subs	r4, r1, #0
   44efc:	popeq	{r4, r5, r6, pc}
   44f00:	ldrb	r3, [r4]
   44f04:	cmp	r3, #1
   44f08:	beq	44f3c <fputs@plt+0x33e98>
   44f0c:	cmp	r3, #0
   44f10:	beq	44f78 <fputs@plt+0x33ed4>
   44f14:	cmp	r3, #2
   44f18:	popne	{r4, r5, r6, pc}
   44f1c:	ldr	r0, [r4, #16]
   44f20:	pop	{r4, r5, r6, lr}
   44f24:	ldr	r3, [r0]
   44f28:	ldm	r3, {r1, r2}
   44f2c:	sub	r2, r2, #1
   44f30:	str	r2, [r3, #4]
   44f34:	ldr	r3, [r1, #28]
   44f38:	bx	r3
   44f3c:	ldr	r5, [r4, #16]
   44f40:	cmp	r5, #0
   44f44:	popeq	{r4, r5, r6, pc}
   44f48:	mov	r1, r5
   44f4c:	ldr	r6, [r0]
   44f50:	mov	r0, r6
   44f54:	bl	2150c <fputs@plt+0x10468>
   44f58:	ldr	r0, [r5, #40]	; 0x28
   44f5c:	bl	177ec <fputs@plt+0x6748>
   44f60:	mov	r1, r5
   44f64:	mov	r0, r6
   44f68:	bl	1b744 <fputs@plt+0xa6a0>
   44f6c:	mov	r3, #0
   44f70:	str	r3, [r4, #16]
   44f74:	pop	{r4, r5, r6, pc}
   44f78:	ldr	r0, [r4, #20]
   44f7c:	cmp	r0, #0
   44f80:	beq	44f8c <fputs@plt+0x33ee8>
   44f84:	pop	{r4, r5, r6, lr}
   44f88:	b	44a0c <fputs@plt+0x33968>
   44f8c:	ldr	r0, [r4, #16]
   44f90:	pop	{r4, r5, r6, lr}
   44f94:	b	3bc40 <fputs@plt+0x2ab9c>
   44f98:	push	{r4, r5, r6, lr}
   44f9c:	mov	r4, #0
   44fa0:	mov	r5, r0
   44fa4:	mov	r6, r4
   44fa8:	ldr	r3, [r5, #36]	; 0x24
   44fac:	cmp	r4, r3
   44fb0:	popge	{r4, r5, r6, pc}
   44fb4:	ldr	r3, [r5, #56]	; 0x38
   44fb8:	ldr	r1, [r3, r4, lsl #2]
   44fbc:	cmp	r1, #0
   44fc0:	beq	44fd4 <fputs@plt+0x33f30>
   44fc4:	mov	r0, r5
   44fc8:	bl	44ef4 <fputs@plt+0x33e50>
   44fcc:	ldr	r3, [r5, #56]	; 0x38
   44fd0:	str	r6, [r3, r4, lsl #2]
   44fd4:	add	r4, r4, #1
   44fd8:	b	44fa8 <fputs@plt+0x33f04>
   44fdc:	push	{r4, r5, r6, lr}
   44fe0:	mov	r4, r0
   44fe4:	ldr	r5, [r0]
   44fe8:	ldr	r3, [r5, #56]	; 0x38
   44fec:	cmp	r3, #0
   44ff0:	beq	44ffc <fputs@plt+0x33f58>
   44ff4:	mov	r0, r5
   44ff8:	bl	44f98 <fputs@plt+0x33ef4>
   44ffc:	ldr	r3, [r4, #20]
   45000:	add	r1, r5, #204	; 0xcc
   45004:	ldr	r0, [r5]
   45008:	str	r3, [r5, #200]	; 0xc8
   4500c:	ldr	r3, [r4, #60]	; 0x3c
   45010:	str	r3, [r5, #196]	; 0xc4
   45014:	ldr	r3, [r4, #8]
   45018:	str	r3, [r5, #4]
   4501c:	ldr	r3, [r4, #52]	; 0x34
   45020:	str	r3, [r5, #32]
   45024:	ldr	r3, [r4, #16]
   45028:	str	r3, [r5, #8]
   4502c:	ldr	r3, [r4, #56]	; 0x38
   45030:	str	r3, [r5, #28]
   45034:	ldr	r3, [r4, #24]
   45038:	str	r3, [r5, #56]	; 0x38
   4503c:	ldr	r3, [r4, #44]	; 0x2c
   45040:	str	r3, [r5, #36]	; 0x24
   45044:	ldrd	r2, [r4, #32]
   45048:	strd	r2, [r0, #32]
   4504c:	mvn	r2, #0
   45050:	ldr	r3, [r4, #72]	; 0x48
   45054:	str	r3, [r5, #92]	; 0x5c
   45058:	ldr	r3, [r4, #76]	; 0x4c
   4505c:	str	r3, [r0, #84]	; 0x54
   45060:	mov	r3, #0
   45064:	bl	1b91c <fputs@plt+0xa878>
   45068:	ldr	r3, [r4, #40]	; 0x28
   4506c:	ldr	r0, [r4, #48]	; 0x30
   45070:	str	r3, [r5, #204]	; 0xcc
   45074:	mov	r3, #0
   45078:	str	r3, [r4, #40]	; 0x28
   4507c:	pop	{r4, r5, r6, pc}
   45080:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45084:	subs	sl, r1, #0
   45088:	mov	fp, r3
   4508c:	mov	r5, r2
   45090:	movgt	r2, #40	; 0x28
   45094:	mov	r6, r0
   45098:	ldrgt	r3, [r0, #28]
   4509c:	ldr	r7, [r0, #8]
   450a0:	add	r0, r5, #11
   450a4:	lsl	r9, r0, #3
   450a8:	ldrb	r8, [sp, #40]	; 0x28
   450ac:	subgt	r3, r3, sl
   450b0:	mlagt	r7, r2, r3, r7
   450b4:	ldr	r3, [r6, #56]	; 0x38
   450b8:	cmp	r8, #0
   450bc:	moveq	r4, #200	; 0xc8
   450c0:	movne	r4, #0
   450c4:	add	r4, r9, r4
   450c8:	ldr	r1, [r3, sl, lsl #2]
   450cc:	cmp	r1, #0
   450d0:	beq	450e8 <fputs@plt+0x34044>
   450d4:	mov	r0, r6
   450d8:	bl	44ef4 <fputs@plt+0x33e50>
   450dc:	ldr	r3, [r6, #56]	; 0x38
   450e0:	mov	r2, #0
   450e4:	str	r2, [r3, sl, lsl #2]
   450e8:	mov	r1, r4
   450ec:	mov	r0, r7
   450f0:	bl	24cc4 <fputs@plt+0x13c20>
   450f4:	subs	r1, r0, #0
   450f8:	movne	r4, #0
   450fc:	bne	45150 <fputs@plt+0x340ac>
   45100:	ldr	r4, [r7, #16]
   45104:	mov	r2, #86	; 0x56
   45108:	ldr	r3, [r6, #56]	; 0x38
   4510c:	add	r0, r4, #2
   45110:	str	r4, [r3, sl, lsl #2]
   45114:	bl	10e88 <memset@plt>
   45118:	cmp	r8, #0
   4511c:	strb	r8, [r4]
   45120:	strh	r5, [r4, #12]
   45124:	add	r5, r5, #20
   45128:	add	r5, r4, r5, lsl #2
   4512c:	strb	fp, [r4, #1]
   45130:	str	r5, [r4, #76]	; 0x4c
   45134:	bne	45150 <fputs@plt+0x340ac>
   45138:	ldr	r0, [r7, #16]
   4513c:	mov	r2, #68	; 0x44
   45140:	mov	r1, r8
   45144:	add	r0, r0, r9
   45148:	str	r0, [r4, #16]
   4514c:	bl	10e88 <memset@plt>
   45150:	mov	r0, r4
   45154:	add	sp, sp, #4
   45158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4515c:	push	{r4, r5, r6, lr}
   45160:	ldr	r4, [r0]
   45164:	ldr	r3, [r4, #16]
   45168:	ldr	r3, [r3, #20]
   4516c:	cmp	r3, #0
   45170:	beq	451bc <fputs@plt+0x34118>
   45174:	ldrb	r2, [r4, #67]	; 0x43
   45178:	cmp	r2, #0
   4517c:	beq	4518c <fputs@plt+0x340e8>
   45180:	ldrb	r5, [r3, #8]
   45184:	cmp	r5, #0
   45188:	beq	4519c <fputs@plt+0x340f8>
   4518c:	ldr	r1, [pc, #48]	; 451c4 <fputs@plt+0x34120>
   45190:	bl	2f1dc <fputs@plt+0x1e138>
   45194:	mov	r0, #1
   45198:	pop	{r4, r5, r6, pc}
   4519c:	mov	r0, r3
   451a0:	bl	44a0c <fputs@plt+0x33968>
   451a4:	ldr	r3, [r4, #16]
   451a8:	mov	r0, r4
   451ac:	str	r5, [r3, #20]
   451b0:	bl	1ff60 <fputs@plt+0xeebc>
   451b4:	mov	r0, r5
   451b8:	pop	{r4, r5, r6, pc}
   451bc:	mov	r0, r3
   451c0:	pop	{r4, r5, r6, pc}
   451c4:	andeq	r6, r7, r6, lsr r0
   451c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   451cc:	mov	r9, r0
   451d0:	sub	sp, sp, #128	; 0x80
   451d4:	mov	r5, #0
   451d8:	ldr	r0, [r2]
   451dc:	bl	296d0 <fputs@plt+0x1862c>
   451e0:	ldr	r3, [r9]
   451e4:	cmp	r0, #0
   451e8:	ldr	r4, [pc, #220]	; 452cc <fputs@plt+0x34228>
   451ec:	movne	r4, r0
   451f0:	ldr	r7, [r3, #32]
   451f4:	ldr	sl, [r7, #20]
   451f8:	cmp	sl, r5
   451fc:	movle	r3, r4
   45200:	ldrle	r2, [pc, #200]	; 452d0 <fputs@plt+0x3422c>
   45204:	ble	452bc <fputs@plt+0x34218>
   45208:	ldr	r3, [r7, #16]
   4520c:	add	r8, r3, r5, lsl #4
   45210:	ldr	r6, [r8, #4]
   45214:	cmp	r6, #0
   45218:	beq	45230 <fputs@plt+0x3418c>
   4521c:	mov	r1, r4
   45220:	ldr	r0, [r3, r5, lsl #4]
   45224:	bl	1233c <fputs@plt+0x1298>
   45228:	cmp	r0, #0
   4522c:	beq	452ac <fputs@plt+0x34208>
   45230:	add	r5, r5, #1
   45234:	b	451f8 <fputs@plt+0x34154>
   45238:	ldrb	r3, [r7, #67]	; 0x43
   4523c:	cmp	r3, #0
   45240:	bne	45268 <fputs@plt+0x341c4>
   45244:	ldr	r2, [pc, #136]	; 452d4 <fputs@plt+0x34230>
   45248:	mov	r1, sp
   4524c:	mov	r0, #128	; 0x80
   45250:	bl	29454 <fputs@plt+0x183b0>
   45254:	mvn	r2, #0
   45258:	mov	r1, sp
   4525c:	mov	r0, r9
   45260:	bl	25268 <fputs@plt+0x141c4>
   45264:	b	452a4 <fputs@plt+0x34200>
   45268:	ldrb	r3, [r6, #8]
   4526c:	cmp	r3, #0
   45270:	bne	45280 <fputs@plt+0x341dc>
   45274:	ldr	r5, [r6, #16]
   45278:	cmp	r5, #0
   4527c:	beq	4528c <fputs@plt+0x341e8>
   45280:	mov	r3, r4
   45284:	ldr	r2, [pc, #76]	; 452d8 <fputs@plt+0x34234>
   45288:	b	452bc <fputs@plt+0x34218>
   4528c:	mov	r0, r6
   45290:	bl	44a0c <fputs@plt+0x33968>
   45294:	mov	r0, r7
   45298:	str	r5, [r8, #4]
   4529c:	str	r5, [r8, #12]
   452a0:	bl	1c244 <fputs@plt+0xb1a0>
   452a4:	add	sp, sp, #128	; 0x80
   452a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   452ac:	cmp	r5, #1
   452b0:	bgt	45238 <fputs@plt+0x34194>
   452b4:	ldr	r2, [pc, #32]	; 452dc <fputs@plt+0x34238>
   452b8:	mov	r3, r4
   452bc:	mov	r1, sp
   452c0:	mov	r0, #128	; 0x80
   452c4:	bl	29454 <fputs@plt+0x183b0>
   452c8:	b	45254 <fputs@plt+0x341b0>
   452cc:	strdeq	r7, [r7], -r9
   452d0:	andeq	r6, r7, lr, asr #1
   452d4:	andeq	r6, r7, lr, lsl #1
   452d8:	strheq	r6, [r7], -r8
   452dc:	andeq	r6, r7, r4, ror r0
   452e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   452e4:	sub	sp, sp, #28
   452e8:	mov	r9, r1
   452ec:	mov	r5, #0
   452f0:	mov	r8, r0
   452f4:	mov	r7, r2
   452f8:	mov	r6, r5
   452fc:	ldr	r1, [sp, #56]	; 0x38
   45300:	mov	r4, r5
   45304:	ldr	r2, [r8, #20]
   45308:	cmp	r2, r6
   4530c:	ble	453d0 <fputs@plt+0x3432c>
   45310:	cmp	r4, #0
   45314:	beq	45324 <fputs@plt+0x34280>
   45318:	mov	r0, r4
   4531c:	add	sp, sp, #28
   45320:	pop	{r4, r5, r6, r7, r8, r9, pc}
   45324:	cmp	r9, #10
   45328:	cmpne	r6, r9
   4532c:	movne	r0, r3
   45330:	bne	453c4 <fputs@plt+0x34320>
   45334:	ldr	r2, [r8, #16]
   45338:	add	r2, r2, r6, lsl #4
   4533c:	ldr	r0, [r2, #4]
   45340:	cmp	r0, #0
   45344:	beq	453c0 <fputs@plt+0x3431c>
   45348:	ldm	r0, {r0, r2}
   4534c:	str	r0, [r2, #4]
   45350:	ldrb	r0, [r2, #20]
   45354:	cmp	r0, #0
   45358:	movne	r4, #6
   4535c:	bne	453b4 <fputs@plt+0x34310>
   45360:	ldr	ip, [r2]
   45364:	ldr	r0, [ip, #216]	; 0xd8
   45368:	cmp	r0, #0
   4536c:	beq	453c0 <fputs@plt+0x3431c>
   45370:	cmp	r7, #0
   45374:	ldrne	r2, [ip, #184]	; 0xb8
   45378:	moveq	r2, r7
   4537c:	str	r3, [sp, #12]
   45380:	str	r1, [sp, #16]
   45384:	mov	r1, r7
   45388:	ldr	r3, [ip, #208]	; 0xd0
   4538c:	str	r3, [sp, #8]
   45390:	ldr	r3, [ip, #160]	; 0xa0
   45394:	str	r3, [sp, #4]
   45398:	ldrb	r3, [ip, #10]
   4539c:	str	r3, [sp]
   453a0:	ldr	r3, [ip, #188]	; 0xbc
   453a4:	bl	43f6c <fputs@plt+0x32ec8>
   453a8:	cmp	r0, #5
   453ac:	moveq	r5, #1
   453b0:	movne	r4, r0
   453b4:	mov	r1, #0
   453b8:	mov	r0, r1
   453bc:	b	453c4 <fputs@plt+0x34320>
   453c0:	mov	r1, r4
   453c4:	add	r6, r6, #1
   453c8:	mov	r3, r0
   453cc:	b	45304 <fputs@plt+0x34260>
   453d0:	cmp	r4, #0
   453d4:	eor	r5, r5, #1
   453d8:	movne	r5, #1
   453dc:	cmp	r5, #0
   453e0:	moveq	r4, #5
   453e4:	b	45318 <fputs@plt+0x34274>
   453e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   453ec:	mov	r5, r0
   453f0:	sub	sp, sp, #36	; 0x24
   453f4:	ldr	r4, [r0]
   453f8:	ldrb	r3, [r4, #69]	; 0x45
   453fc:	cmp	r3, #0
   45400:	movne	r3, #7
   45404:	strne	r3, [r0, #80]	; 0x50
   45408:	ldr	r0, [r0, #200]	; 0xc8
   4540c:	cmp	r0, #0
   45410:	beq	45420 <fputs@plt+0x3437c>
   45414:	mov	r1, #0
   45418:	ldr	r2, [r5, #196]	; 0xc4
   4541c:	bl	10e88 <memset@plt>
   45420:	ldr	r0, [r5, #176]	; 0xb0
   45424:	cmp	r0, #0
   45428:	bne	454a4 <fputs@plt+0x34400>
   4542c:	ldr	r3, [r5, #56]	; 0x38
   45430:	cmp	r3, #0
   45434:	beq	45440 <fputs@plt+0x3439c>
   45438:	mov	r0, r5
   4543c:	bl	44f98 <fputs@plt+0x33ef4>
   45440:	ldr	r0, [r5, #8]
   45444:	cmp	r0, #0
   45448:	beq	45454 <fputs@plt+0x343b0>
   4544c:	ldr	r1, [r5, #28]
   45450:	bl	1c180 <fputs@plt+0xb0dc>
   45454:	mov	r9, #40	; 0x28
   45458:	ldr	r8, [r5, #180]	; 0xb4
   4545c:	cmp	r8, #0
   45460:	bne	454c0 <fputs@plt+0x3441c>
   45464:	ldr	r3, [r5, #204]	; 0xcc
   45468:	cmp	r3, #0
   4546c:	beq	45484 <fputs@plt+0x343e0>
   45470:	mov	r3, r8
   45474:	mvn	r2, #0
   45478:	ldr	r0, [r5]
   4547c:	add	r1, r5, #204	; 0xcc
   45480:	bl	1b91c <fputs@plt+0xa878>
   45484:	ldr	r3, [pc, #2184]	; 45d14 <fputs@plt+0x34c70>
   45488:	ldr	r2, [r5, #40]	; 0x28
   4548c:	cmp	r2, r3
   45490:	beq	45530 <fputs@plt+0x3448c>
   45494:	mov	r0, #0
   45498:	add	sp, sp, #36	; 0x24
   4549c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   454a0:	mov	r0, r6
   454a4:	ldr	r6, [r0, #4]
   454a8:	cmp	r6, #0
   454ac:	bne	454a0 <fputs@plt+0x343fc>
   454b0:	bl	44fdc <fputs@plt+0x33f38>
   454b4:	str	r6, [r5, #176]	; 0xb0
   454b8:	str	r6, [r5, #184]	; 0xb8
   454bc:	b	4542c <fputs@plt+0x34388>
   454c0:	add	sl, r8, #80	; 0x50
   454c4:	ldr	r3, [r8, #4]
   454c8:	mov	r7, #0
   454cc:	ldr	r6, [r8, #64]	; 0x40
   454d0:	str	r3, [r5, #180]	; 0xb4
   454d4:	mla	r6, r9, r6, sl
   454d8:	ldr	r3, [r8, #68]	; 0x44
   454dc:	cmp	r7, r3
   454e0:	blt	4551c <fputs@plt+0x34478>
   454e4:	mov	r0, sl
   454e8:	ldr	r1, [r8, #64]	; 0x40
   454ec:	bl	1c180 <fputs@plt+0xb0dc>
   454f0:	mov	r1, r8
   454f4:	mov	r3, #0
   454f8:	ldr	r0, [r1], #40	; 0x28
   454fc:	mvn	r2, #0
   45500:	ldr	r0, [r0]
   45504:	bl	1b91c <fputs@plt+0xa878>
   45508:	ldr	r3, [r8]
   4550c:	mov	r1, r8
   45510:	ldr	r0, [r3]
   45514:	bl	1b744 <fputs@plt+0xa6a0>
   45518:	b	45458 <fputs@plt+0x343b4>
   4551c:	ldr	r1, [r6], #4
   45520:	add	r7, r7, #1
   45524:	ldr	r0, [r8]
   45528:	bl	44ef4 <fputs@plt+0x33e50>
   4552c:	b	454d8 <fputs@plt+0x34434>
   45530:	ldr	r3, [r5, #76]	; 0x4c
   45534:	cmp	r3, #0
   45538:	blt	45578 <fputs@plt+0x344d4>
   4553c:	ldrb	r3, [r5, #89]	; 0x59
   45540:	tst	r3, #64	; 0x40
   45544:	bne	45598 <fputs@plt+0x344f4>
   45548:	ldr	r3, [r4, #152]	; 0x98
   4554c:	ldrb	r2, [r5, #89]	; 0x59
   45550:	sub	r3, r3, #1
   45554:	tst	r2, #32
   45558:	str	r3, [r4, #152]	; 0x98
   4555c:	ldreq	r3, [r4, #160]	; 0xa0
   45560:	subeq	r3, r3, #1
   45564:	streq	r3, [r4, #160]	; 0xa0
   45568:	tst	r2, #64	; 0x40
   4556c:	ldrne	r3, [r4, #156]	; 0x9c
   45570:	subne	r3, r3, #1
   45574:	strne	r3, [r4, #156]	; 0x9c
   45578:	ldr	r3, [pc, #1944]	; 45d18 <fputs@plt+0x34c74>
   4557c:	str	r3, [r5, #40]	; 0x28
   45580:	ldrb	r3, [r4, #69]	; 0x45
   45584:	cmp	r3, #0
   45588:	beq	45d04 <fputs@plt+0x34c60>
   4558c:	mov	r3, #7
   45590:	str	r3, [r5, #80]	; 0x50
   45594:	b	45494 <fputs@plt+0x343f0>
   45598:	mov	r0, r5
   4559c:	bl	145f0 <fputs@plt+0x354c>
   455a0:	ldrb	r3, [r5, #80]	; 0x50
   455a4:	cmp	r3, #13
   455a8:	bhi	456c0 <fputs@plt+0x3461c>
   455ac:	mov	r2, #9856	; 0x2680
   455b0:	mvn	r2, r2, lsr r3
   455b4:	tst	r2, #1
   455b8:	bne	456c0 <fputs@plt+0x3461c>
   455bc:	ldrb	r2, [r5, #89]	; 0x59
   455c0:	eor	r7, r2, #32
   455c4:	ubfx	r7, r7, #5, #1
   455c8:	cmp	r3, #9
   455cc:	orrne	r7, r7, #1
   455d0:	cmp	r7, #0
   455d4:	moveq	r6, #1
   455d8:	beq	4561c <fputs@plt+0x34578>
   455dc:	cmp	r3, #13
   455e0:	cmpne	r3, #7
   455e4:	bne	455f8 <fputs@plt+0x34554>
   455e8:	tst	r2, #16
   455ec:	movne	r6, #1
   455f0:	movne	r7, #2
   455f4:	bne	4561c <fputs@plt+0x34578>
   455f8:	mov	r1, #516	; 0x204
   455fc:	mov	r0, r4
   45600:	mov	r6, #1
   45604:	mov	r7, #0
   45608:	bl	42cd4 <fputs@plt+0x31c30>
   4560c:	mov	r0, r4
   45610:	bl	1bc7c <fputs@plt+0xabd8>
   45614:	strb	r6, [r4, #67]	; 0x43
   45618:	str	r7, [r5, #92]	; 0x5c
   4561c:	ldr	r1, [r5, #80]	; 0x50
   45620:	cmp	r1, #0
   45624:	bne	45630 <fputs@plt+0x3458c>
   45628:	mov	r0, r5
   4562c:	bl	365e8 <fputs@plt+0x25544>
   45630:	ldr	r3, [r4, #316]	; 0x13c
   45634:	cmp	r3, #0
   45638:	ble	45648 <fputs@plt+0x345a4>
   4563c:	ldr	r3, [r4, #340]	; 0x154
   45640:	cmp	r3, #0
   45644:	beq	45c70 <fputs@plt+0x34bcc>
   45648:	ldrb	r3, [r4, #67]	; 0x43
   4564c:	cmp	r3, #0
   45650:	beq	45c70 <fputs@plt+0x34bcc>
   45654:	ldrb	r3, [r5, #89]	; 0x59
   45658:	ldr	r2, [r4, #160]	; 0xa0
   4565c:	eor	r3, r3, #32
   45660:	ubfx	r3, r3, #5, #1
   45664:	cmp	r2, r3
   45668:	bne	45c70 <fputs@plt+0x34bcc>
   4566c:	ldr	r3, [r5, #80]	; 0x50
   45670:	cmp	r3, #0
   45674:	beq	45694 <fputs@plt+0x345f0>
   45678:	ldrb	r3, [r5, #86]	; 0x56
   4567c:	eor	r6, r6, #1
   45680:	cmp	r3, #3
   45684:	movne	r6, #0
   45688:	andeq	r6, r6, #1
   4568c:	cmp	r6, #0
   45690:	beq	45c5c <fputs@plt+0x34bb8>
   45694:	mov	r1, #1
   45698:	mov	r0, r5
   4569c:	bl	365e8 <fputs@plt+0x25544>
   456a0:	subs	r6, r0, #0
   456a4:	beq	456cc <fputs@plt+0x34628>
   456a8:	ldrb	r3, [r5, #89]	; 0x59
   456ac:	tst	r3, #32
   456b0:	movweq	r6, #787	; 0x313
   456b4:	beq	45bc0 <fputs@plt+0x34b1c>
   456b8:	mov	r0, #1
   456bc:	b	45498 <fputs@plt+0x343f4>
   456c0:	mov	r6, #0
   456c4:	mov	r7, r6
   456c8:	b	4561c <fputs@plt+0x34578>
   456cc:	mov	sl, r6
   456d0:	ldr	fp, [r4, #340]	; 0x154
   456d4:	str	r6, [r4, #340]	; 0x154
   456d8:	ldr	r3, [r4, #316]	; 0x13c
   456dc:	cmp	r3, sl
   456e0:	movle	r9, #0
   456e4:	ble	4572c <fputs@plt+0x34688>
   456e8:	ldr	r3, [fp, sl, lsl #2]
   456ec:	add	sl, sl, #1
   456f0:	ldr	r8, [r3, #8]
   456f4:	cmp	r8, #0
   456f8:	beq	456d8 <fputs@plt+0x34634>
   456fc:	ldr	r3, [r8]
   45700:	ldr	r3, [r3, #60]	; 0x3c
   45704:	cmp	r3, #0
   45708:	beq	456d8 <fputs@plt+0x34634>
   4570c:	mov	r0, r8
   45710:	blx	r3
   45714:	mov	r9, r0
   45718:	add	r1, r8, #8
   4571c:	mov	r0, r5
   45720:	bl	1db9c <fputs@plt+0xcaf8>
   45724:	cmp	r9, #0
   45728:	beq	456d8 <fputs@plt+0x34634>
   4572c:	ldr	sl, [pc, #1512]	; 45d1c <fputs@plt+0x34c78>
   45730:	mov	r3, #0
   45734:	mov	r8, r3
   45738:	str	fp, [r4, #340]	; 0x154
   4573c:	cmp	r9, #0
   45740:	bne	45c54 <fputs@plt+0x34bb0>
   45744:	ldr	r2, [r4, #20]
   45748:	cmp	r8, r2
   4574c:	blt	45898 <fputs@plt+0x347f4>
   45750:	cmp	r3, #0
   45754:	beq	45764 <fputs@plt+0x346c0>
   45758:	ldr	r3, [r4, #200]	; 0xc8
   4575c:	cmp	r3, #0
   45760:	bne	45914 <fputs@plt+0x34870>
   45764:	ldr	r3, [r4, #16]
   45768:	ldr	r3, [r3, #4]
   4576c:	ldr	r3, [r3, #4]
   45770:	ldr	r3, [r3]
   45774:	ldrb	r2, [r3, #16]
   45778:	cmp	r2, #0
   4577c:	ldrne	r8, [pc, #1436]	; 45d20 <fputs@plt+0x34c7c>
   45780:	ldreq	r8, [r3, #176]	; 0xb0
   45784:	mov	r0, r8
   45788:	bl	15c88 <fputs@plt+0x4be4>
   4578c:	cmp	r0, #0
   45790:	cmpne	r6, #1
   45794:	mov	fp, r0
   45798:	movle	r8, #0
   4579c:	ble	45970 <fputs@plt+0x348cc>
   457a0:	ldr	r3, [r4]
   457a4:	mov	r2, r8
   457a8:	mov	r0, r4
   457ac:	ldr	r1, [pc, #1392]	; 45d24 <fputs@plt+0x34c80>
   457b0:	str	r3, [sp, #12]
   457b4:	bl	36660 <fputs@plt+0x255bc>
   457b8:	subs	r8, r0, #0
   457bc:	beq	45bbc <fputs@plt+0x34b18>
   457c0:	add	r1, sp, #28
   457c4:	mov	r0, #4
   457c8:	bl	3972c <fputs@plt+0x28688>
   457cc:	ldr	r3, [sp, #28]
   457d0:	add	r1, r8, fp
   457d4:	mov	r0, #13
   457d8:	add	r9, r9, #1
   457dc:	uxtb	r2, r3
   457e0:	lsr	r3, r3, #8
   457e4:	str	r2, [sp]
   457e8:	ldr	r2, [pc, #1336]	; 45d28 <fputs@plt+0x34c84>
   457ec:	bl	29454 <fputs@plt+0x183b0>
   457f0:	add	r3, sp, #24
   457f4:	mov	r2, #0
   457f8:	ldr	r0, [sp, #12]
   457fc:	mov	r1, r8
   45800:	bl	120ac <fputs@plt+0x1008>
   45804:	subs	r6, r0, #0
   45808:	bne	45888 <fputs@plt+0x347e4>
   4580c:	ldr	r2, [sp, #24]
   45810:	cmp	r2, #0
   45814:	beq	45840 <fputs@plt+0x3479c>
   45818:	cmp	r9, #101	; 0x65
   4581c:	bne	459e8 <fputs@plt+0x34944>
   45820:	mov	r2, r8
   45824:	ldr	r1, [pc, #1280]	; 45d2c <fputs@plt+0x34c88>
   45828:	mov	r0, #13
   4582c:	bl	2bc28 <fputs@plt+0x1ab84>
   45830:	mov	r2, r6
   45834:	mov	r1, r8
   45838:	ldr	r0, [sp, #12]
   4583c:	bl	120a4 <fputs@plt+0x1000>
   45840:	ldr	r3, [sp, #12]
   45844:	ldr	r0, [r3, #4]
   45848:	asr	r1, r0, #31
   4584c:	bl	1df74 <fputs@plt+0xced0>
   45850:	subs	r9, r0, #0
   45854:	moveq	r6, #7
   45858:	beq	45888 <fputs@plt+0x347e4>
   4585c:	mov	r3, #0
   45860:	mov	r2, r9
   45864:	ldr	r0, [sp, #12]
   45868:	mov	r1, r8
   4586c:	str	r3, [sp]
   45870:	movw	r3, #16406	; 0x4016
   45874:	bl	1208c <fputs@plt+0xfe8>
   45878:	subs	r6, r0, #0
   4587c:	beq	45b08 <fputs@plt+0x34a64>
   45880:	mov	r0, r9
   45884:	bl	177ec <fputs@plt+0x6748>
   45888:	mov	r1, r8
   4588c:	mov	r0, r4
   45890:	bl	1b744 <fputs@plt+0xa6a0>
   45894:	b	45954 <fputs@plt+0x348b0>
   45898:	ldr	r2, [r4, #16]
   4589c:	add	r2, r2, r8, lsl #4
   458a0:	ldr	r1, [r2, #4]
   458a4:	cmp	r1, #0
   458a8:	beq	4590c <fputs@plt+0x34868>
   458ac:	ldrb	r0, [r1, #8]
   458b0:	cmp	r0, #2
   458b4:	bne	4590c <fputs@plt+0x34868>
   458b8:	ldm	r1, {r1, r3}
   458bc:	str	r1, [r3, #4]
   458c0:	ldr	r0, [r3]
   458c4:	ldrb	r3, [r2, #8]
   458c8:	cmp	r3, #1
   458cc:	beq	458e4 <fputs@plt+0x34840>
   458d0:	ldrb	r3, [r0, #5]
   458d4:	add	r3, sl, r3
   458d8:	ldrb	r3, [r3, #3713]	; 0xe81
   458dc:	cmp	r3, #0
   458e0:	addne	r6, r6, #1
   458e4:	ldr	r9, [r0, #44]	; 0x2c
   458e8:	cmp	r9, #0
   458ec:	bne	45908 <fputs@plt+0x34864>
   458f0:	ldr	r3, [r0, #216]	; 0xd8
   458f4:	cmp	r3, #0
   458f8:	bne	45908 <fputs@plt+0x34864>
   458fc:	mov	r1, #4
   45900:	bl	18430 <fputs@plt+0x738c>
   45904:	mov	r9, r0
   45908:	mov	r3, #1
   4590c:	add	r8, r8, #1
   45910:	b	4573c <fputs@plt+0x34698>
   45914:	ldr	r0, [r4, #196]	; 0xc4
   45918:	blx	r3
   4591c:	cmp	r0, #0
   45920:	beq	45764 <fputs@plt+0x346c0>
   45924:	movw	r6, #531	; 0x213
   45928:	b	45bc0 <fputs@plt+0x34b1c>
   4592c:	ldr	r3, [r4, #16]
   45930:	add	r3, r3, r8, lsl #4
   45934:	add	r8, r8, #1
   45938:	ldr	r0, [r3, #4]
   4593c:	cmp	r0, #0
   45940:	beq	45970 <fputs@plt+0x348cc>
   45944:	mov	r1, #0
   45948:	bl	4385c <fputs@plt+0x327b8>
   4594c:	subs	r6, r0, #0
   45950:	beq	45970 <fputs@plt+0x348cc>
   45954:	cmp	r6, #5
   45958:	bne	45bc0 <fputs@plt+0x34b1c>
   4595c:	ldrb	r3, [r5, #89]	; 0x59
   45960:	tst	r3, #32
   45964:	beq	45bc0 <fputs@plt+0x34b1c>
   45968:	mov	r0, #5
   4596c:	b	45498 <fputs@plt+0x343f4>
   45970:	ldr	r3, [r4, #20]
   45974:	cmp	r3, r8
   45978:	bgt	4592c <fputs@plt+0x34888>
   4597c:	ldr	r3, [r4, #20]
   45980:	cmp	r3, r9
   45984:	bgt	459bc <fputs@plt+0x34918>
   45988:	mov	r1, #64	; 0x40
   4598c:	mov	r0, r4
   45990:	bl	1bb38 <fputs@plt+0xaa94>
   45994:	add	r3, r4, #448	; 0x1c0
   45998:	mov	r0, #0
   4599c:	mov	r1, #0
   459a0:	strd	r0, [r3, #-8]
   459a4:	strd	r0, [r3]
   459a8:	ldr	r3, [r4, #24]
   459ac:	bic	r3, r3, #16777216	; 0x1000000
   459b0:	bic	r3, r3, #2
   459b4:	str	r3, [r4, #24]
   459b8:	b	45bd8 <fputs@plt+0x34b34>
   459bc:	ldr	r3, [r4, #16]
   459c0:	add	r3, r3, r9, lsl #4
   459c4:	add	r9, r9, #1
   459c8:	ldr	r0, [r3, #4]
   459cc:	cmp	r0, #0
   459d0:	beq	4597c <fputs@plt+0x348d8>
   459d4:	mov	r1, #0
   459d8:	bl	3bb68 <fputs@plt+0x2aac4>
   459dc:	subs	r6, r0, #0
   459e0:	beq	4597c <fputs@plt+0x348d8>
   459e4:	b	45954 <fputs@plt+0x348b0>
   459e8:	cmp	r9, #1
   459ec:	bne	457c0 <fputs@plt+0x3471c>
   459f0:	mov	r2, r8
   459f4:	ldr	r1, [pc, #820]	; 45d30 <fputs@plt+0x34c8c>
   459f8:	mov	r0, #13
   459fc:	bl	2bc28 <fputs@plt+0x1ab84>
   45a00:	b	457c0 <fputs@plt+0x3471c>
   45a04:	ldr	r3, [r4, #16]
   45a08:	ldr	r2, [sp, #16]
   45a0c:	add	r3, r3, r2, lsl #4
   45a10:	ldr	r3, [r3, #4]
   45a14:	cmp	r3, #0
   45a18:	beq	45ab0 <fputs@plt+0x34a0c>
   45a1c:	ldrb	r2, [r3, #8]
   45a20:	cmp	r2, #2
   45a24:	bne	45ab0 <fputs@plt+0x34a0c>
   45a28:	ldr	r3, [r3, #4]
   45a2c:	ldr	r3, [r3]
   45a30:	ldr	r3, [r3, #180]	; 0xb4
   45a34:	cmp	r3, #0
   45a38:	beq	45ab0 <fputs@plt+0x34a0c>
   45a3c:	mov	r0, r3
   45a40:	str	r3, [sp, #20]
   45a44:	bl	15c88 <fputs@plt+0x4be4>
   45a48:	mov	r2, sl
   45a4c:	mov	r3, fp
   45a50:	strd	r2, [sp]
   45a54:	add	r2, r0, #1
   45a58:	mov	r0, r9
   45a5c:	ldr	r3, [sp, #20]
   45a60:	mov	r1, r3
   45a64:	bl	12014 <fputs@plt+0xf70>
   45a68:	ldr	r3, [sp, #20]
   45a6c:	mov	r6, r0
   45a70:	mov	r0, r3
   45a74:	bl	15c88 <fputs@plt+0x4be4>
   45a78:	add	r0, r0, #1
   45a7c:	adds	r2, sl, r0
   45a80:	adc	r3, fp, r0, asr #31
   45a84:	cmp	r6, #0
   45a88:	mov	sl, r2
   45a8c:	mov	fp, r3
   45a90:	beq	45ab0 <fputs@plt+0x34a0c>
   45a94:	mov	r0, r9
   45a98:	bl	17844 <fputs@plt+0x67a0>
   45a9c:	mov	r2, #0
   45aa0:	mov	r1, r8
   45aa4:	ldr	r0, [sp, #12]
   45aa8:	bl	120a4 <fputs@plt+0x1000>
   45aac:	b	45888 <fputs@plt+0x347e4>
   45ab0:	ldr	r3, [sp, #16]
   45ab4:	add	r3, r3, #1
   45ab8:	str	r3, [sp, #16]
   45abc:	ldr	r2, [sp, #16]
   45ac0:	ldr	r3, [r4, #20]
   45ac4:	cmp	r2, r3
   45ac8:	blt	45a04 <fputs@plt+0x34960>
   45acc:	mov	r0, r9
   45ad0:	bl	1205c <fputs@plt+0xfb8>
   45ad4:	ands	fp, r0, #1024	; 0x400
   45ad8:	bne	45af0 <fputs@plt+0x34a4c>
   45adc:	mov	r1, #2
   45ae0:	mov	r0, r9
   45ae4:	bl	1202c <fputs@plt+0xf88>
   45ae8:	subs	r6, r0, #0
   45aec:	bne	45a94 <fputs@plt+0x349f0>
   45af0:	mov	fp, #0
   45af4:	ldr	r3, [r4, #20]
   45af8:	cmp	r3, fp
   45afc:	bgt	45b20 <fputs@plt+0x34a7c>
   45b00:	mov	r6, #0
   45b04:	b	45b48 <fputs@plt+0x34aa4>
   45b08:	mov	r2, #0
   45b0c:	mov	r3, #0
   45b10:	str	r6, [sp, #16]
   45b14:	mov	sl, r2
   45b18:	mov	fp, r3
   45b1c:	b	45abc <fputs@plt+0x34a18>
   45b20:	ldr	r3, [r4, #16]
   45b24:	add	r3, r3, fp, lsl #4
   45b28:	add	fp, fp, #1
   45b2c:	ldr	r0, [r3, #4]
   45b30:	cmp	r0, #0
   45b34:	beq	45af4 <fputs@plt+0x34a50>
   45b38:	mov	r1, r8
   45b3c:	bl	4385c <fputs@plt+0x327b8>
   45b40:	subs	r6, r0, #0
   45b44:	beq	45af4 <fputs@plt+0x34a50>
   45b48:	mov	r0, r9
   45b4c:	bl	17844 <fputs@plt+0x67a0>
   45b50:	cmp	r6, #0
   45b54:	bne	45888 <fputs@plt+0x347e4>
   45b58:	mov	r2, #1
   45b5c:	mov	r1, r8
   45b60:	ldr	r0, [sp, #12]
   45b64:	bl	120a4 <fputs@plt+0x1000>
   45b68:	mov	r6, r0
   45b6c:	mov	r1, r8
   45b70:	mov	r0, r4
   45b74:	bl	1b744 <fputs@plt+0xa6a0>
   45b78:	cmp	r6, #0
   45b7c:	bne	45954 <fputs@plt+0x348b0>
   45b80:	bl	12114 <fputs@plt+0x1070>
   45b84:	ldr	r3, [r4, #20]
   45b88:	cmp	r6, r3
   45b8c:	blt	45b98 <fputs@plt+0x34af4>
   45b90:	bl	1212c <fputs@plt+0x1088>
   45b94:	b	45988 <fputs@plt+0x348e4>
   45b98:	ldr	r3, [r4, #16]
   45b9c:	add	r3, r3, r6, lsl #4
   45ba0:	ldr	r0, [r3, #4]
   45ba4:	cmp	r0, #0
   45ba8:	beq	45bb4 <fputs@plt+0x34b10>
   45bac:	mov	r1, #1
   45bb0:	bl	3bb68 <fputs@plt+0x2aac4>
   45bb4:	add	r6, r6, #1
   45bb8:	b	45b84 <fputs@plt+0x34ae0>
   45bbc:	mov	r6, #7
   45bc0:	mov	r1, #0
   45bc4:	mov	r0, r4
   45bc8:	str	r6, [r5, #80]	; 0x50
   45bcc:	bl	42cd4 <fputs@plt+0x31c30>
   45bd0:	mov	r3, #0
   45bd4:	str	r3, [r5, #92]	; 0x5c
   45bd8:	mov	r3, #0
   45bdc:	cmp	r7, r3
   45be0:	str	r3, [r4, #436]	; 0x1b4
   45be4:	beq	45cbc <fputs@plt+0x34c18>
   45be8:	mov	r1, r7
   45bec:	mov	r0, r5
   45bf0:	bl	3dbc4 <fputs@plt+0x2cb20>
   45bf4:	cmp	r0, #0
   45bf8:	beq	45cbc <fputs@plt+0x34c18>
   45bfc:	ldr	r3, [r5, #80]	; 0x50
   45c00:	cmp	r3, #0
   45c04:	beq	45c14 <fputs@plt+0x34b70>
   45c08:	uxtb	r3, r3
   45c0c:	cmp	r3, #19
   45c10:	bne	45c2c <fputs@plt+0x34b88>
   45c14:	str	r0, [r5, #80]	; 0x50
   45c18:	mov	r0, r4
   45c1c:	ldr	r1, [r5, #44]	; 0x2c
   45c20:	bl	1b744 <fputs@plt+0xa6a0>
   45c24:	mov	r3, #0
   45c28:	str	r3, [r5, #44]	; 0x2c
   45c2c:	mov	r1, #516	; 0x204
   45c30:	mov	r0, r4
   45c34:	bl	42cd4 <fputs@plt+0x31c30>
   45c38:	mov	r0, r4
   45c3c:	bl	1bc7c <fputs@plt+0xabd8>
   45c40:	mov	r3, #1
   45c44:	strb	r3, [r4, #67]	; 0x43
   45c48:	mov	r3, #0
   45c4c:	str	r3, [r5, #92]	; 0x5c
   45c50:	b	45cbc <fputs@plt+0x34c18>
   45c54:	mov	r6, r9
   45c58:	b	45954 <fputs@plt+0x348b0>
   45c5c:	mov	r1, r6
   45c60:	mov	r0, r4
   45c64:	bl	42cd4 <fputs@plt+0x31c30>
   45c68:	str	r6, [r5, #92]	; 0x5c
   45c6c:	b	45bd8 <fputs@plt+0x34b34>
   45c70:	cmp	r7, #0
   45c74:	bne	45be8 <fputs@plt+0x34b44>
   45c78:	ldr	r3, [r5, #80]	; 0x50
   45c7c:	cmp	r3, #0
   45c80:	beq	45cfc <fputs@plt+0x34c58>
   45c84:	ldrb	r3, [r5, #86]	; 0x56
   45c88:	cmp	r3, #3
   45c8c:	beq	45cfc <fputs@plt+0x34c58>
   45c90:	cmp	r3, #2
   45c94:	moveq	r7, r3
   45c98:	beq	45be8 <fputs@plt+0x34b44>
   45c9c:	mov	r1, #516	; 0x204
   45ca0:	mov	r0, r4
   45ca4:	bl	42cd4 <fputs@plt+0x31c30>
   45ca8:	mov	r0, r4
   45cac:	bl	1bc7c <fputs@plt+0xabd8>
   45cb0:	mov	r3, #1
   45cb4:	strb	r3, [r4, #67]	; 0x43
   45cb8:	str	r7, [r5, #92]	; 0x5c
   45cbc:	ldrb	r3, [r5, #89]	; 0x59
   45cc0:	tst	r3, #4
   45cc4:	beq	45cec <fputs@plt+0x34c48>
   45cc8:	cmp	r7, #2
   45ccc:	ldrne	r3, [r4, #88]	; 0x58
   45cd0:	moveq	r3, #0
   45cd4:	ldrne	r2, [r5, #92]	; 0x5c
   45cd8:	streq	r3, [r4, #84]	; 0x54
   45cdc:	addne	r3, r3, r2
   45ce0:	strdne	r2, [r4, #84]	; 0x54
   45ce4:	mov	r3, #0
   45ce8:	str	r3, [r5, #92]	; 0x5c
   45cec:	ldr	r3, [r5, #76]	; 0x4c
   45cf0:	cmp	r3, #0
   45cf4:	bge	45548 <fputs@plt+0x344a4>
   45cf8:	b	45578 <fputs@plt+0x344d4>
   45cfc:	mov	r7, #1
   45d00:	b	45be8 <fputs@plt+0x34b44>
   45d04:	ldr	r3, [r5, #80]	; 0x50
   45d08:	cmp	r3, #5
   45d0c:	bne	45494 <fputs@plt+0x343f0>
   45d10:	b	45968 <fputs@plt+0x348c4>
   45d14:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   45d18:	orrspl	r2, ip, r3, ror r9
   45d1c:	muleq	r7, r0, r4
   45d20:	strdeq	r7, [r7], -r9
   45d24:	andeq	r6, r7, r3, ror #1
   45d28:	andeq	r6, r7, r0, lsl r1
   45d2c:	strdeq	r6, [r7], -r3
   45d30:	andeq	r6, r7, r1, lsl #2
   45d34:	push	{r4, r5, r6, lr}
   45d38:	mov	r4, r0
   45d3c:	ldr	r5, [r0]
   45d40:	bl	453e8 <fputs@plt+0x34344>
   45d44:	ldr	r3, [r4, #76]	; 0x4c
   45d48:	cmp	r3, #0
   45d4c:	blt	45dbc <fputs@plt+0x34d18>
   45d50:	mov	r0, r4
   45d54:	bl	25bd8 <fputs@plt+0x14b34>
   45d58:	mov	r0, r5
   45d5c:	ldr	r1, [r4, #44]	; 0x2c
   45d60:	bl	1b744 <fputs@plt+0xa6a0>
   45d64:	mov	r3, #0
   45d68:	str	r3, [r4, #44]	; 0x2c
   45d6c:	ldrb	r3, [r4, #89]	; 0x59
   45d70:	tst	r3, #8
   45d74:	ldrbne	r3, [r4, #87]	; 0x57
   45d78:	orrne	r3, r3, #1
   45d7c:	strbne	r3, [r4, #87]	; 0x57
   45d80:	ldr	r0, [r4]
   45d84:	ldr	r1, [r4, #44]	; 0x2c
   45d88:	bl	1b744 <fputs@plt+0xa6a0>
   45d8c:	mov	r3, #0
   45d90:	mov	r2, #0
   45d94:	ldr	r0, [r4, #80]	; 0x50
   45d98:	str	r3, [r4, #20]
   45d9c:	str	r3, [r4, #44]	; 0x2c
   45da0:	mov	r3, #0
   45da4:	strd	r2, [r4, #136]	; 0x88
   45da8:	ldr	r3, [pc, #84]	; 45e04 <fputs@plt+0x34d60>
   45dac:	str	r3, [r4, #40]	; 0x28
   45db0:	ldr	r3, [r5, #56]	; 0x38
   45db4:	and	r0, r0, r3
   45db8:	pop	{r4, r5, r6, pc}
   45dbc:	ldr	r1, [r4, #80]	; 0x50
   45dc0:	cmp	r1, #0
   45dc4:	beq	45d80 <fputs@plt+0x34cdc>
   45dc8:	ldrb	r3, [r4, #87]	; 0x57
   45dcc:	tst	r3, #1
   45dd0:	beq	45d80 <fputs@plt+0x34cdc>
   45dd4:	ldr	r3, [r4, #44]	; 0x2c
   45dd8:	mov	r0, r5
   45ddc:	ldr	r2, [pc, #36]	; 45e08 <fputs@plt+0x34d64>
   45de0:	cmp	r3, #0
   45de4:	moveq	r2, #0
   45de8:	bl	2edb0 <fputs@plt+0x1dd0c>
   45dec:	mov	r0, r5
   45df0:	ldr	r1, [r4, #44]	; 0x2c
   45df4:	bl	1b744 <fputs@plt+0xa6a0>
   45df8:	mov	r3, #0
   45dfc:	str	r3, [r4, #44]	; 0x2c
   45e00:	b	45d80 <fputs@plt+0x34cdc>
   45e04:	ldrtcs	lr, [ip], r5, lsr #21
   45e08:	andeq	r4, r7, r6, lsr pc
   45e0c:	push	{r4, r5, r6, lr}
   45e10:	mov	r5, r0
   45e14:	ldr	r4, [pc, #48]	; 45e4c <fputs@plt+0x34da8>
   45e18:	ldr	r2, [pc, #48]	; 45e50 <fputs@plt+0x34dac>
   45e1c:	ldr	r3, [r0, #40]	; 0x28
   45e20:	cmp	r3, r4
   45e24:	cmpne	r3, r2
   45e28:	moveq	r4, #1
   45e2c:	movne	r4, #0
   45e30:	bne	45e3c <fputs@plt+0x34d98>
   45e34:	bl	45d34 <fputs@plt+0x34c90>
   45e38:	mov	r4, r0
   45e3c:	mov	r0, r5
   45e40:	bl	22818 <fputs@plt+0x11774>
   45e44:	mov	r0, r4
   45e48:	pop	{r4, r5, r6, pc}
   45e4c:	orrspl	r2, ip, r3, ror r9
   45e50:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   45e54:	push	{r4, r5, r6, lr}
   45e58:	subs	r4, r0, #0
   45e5c:	beq	45ea8 <fputs@plt+0x34e04>
   45e60:	ldr	r5, [r4]
   45e64:	cmp	r5, #0
   45e68:	beq	45eb0 <fputs@plt+0x34e0c>
   45e6c:	ldrd	r2, [r4, #128]	; 0x80
   45e70:	cmp	r2, #1
   45e74:	sbcs	r3, r3, #0
   45e78:	blt	45e88 <fputs@plt+0x34de4>
   45e7c:	mov	r1, r4
   45e80:	mov	r0, r5
   45e84:	bl	17688 <fputs@plt+0x65e4>
   45e88:	mov	r0, r4
   45e8c:	bl	45e0c <fputs@plt+0x34d68>
   45e90:	mov	r1, r0
   45e94:	mov	r0, r5
   45e98:	bl	1becc <fputs@plt+0xae28>
   45e9c:	mov	r4, r0
   45ea0:	mov	r0, r5
   45ea4:	bl	44b20 <fputs@plt+0x33a7c>
   45ea8:	mov	r0, r4
   45eac:	pop	{r4, r5, r6, pc}
   45eb0:	mov	r0, #21
   45eb4:	ldr	r1, [pc, #12]	; 45ec8 <fputs@plt+0x34e24>
   45eb8:	bl	2bc28 <fputs@plt+0x1ab84>
   45ebc:	ldr	r0, [pc, #8]	; 45ecc <fputs@plt+0x34e28>
   45ec0:	pop	{r4, r5, r6, lr}
   45ec4:	b	2bcb8 <fputs@plt+0x1ac14>
   45ec8:	andeq	r5, r7, r2, lsr #32
   45ecc:	andeq	r1, r1, r7, lsr #23
   45ed0:	push	{r4, r5, r6, lr}
   45ed4:	subs	r4, r0, #0
   45ed8:	beq	45efc <fputs@plt+0x34e58>
   45edc:	mov	r5, r4
   45ee0:	ldr	r0, [r4, #20]
   45ee4:	ldr	r6, [r4, #24]
   45ee8:	bl	45e54 <fputs@plt+0x34db0>
   45eec:	mov	r4, r0
   45ef0:	mov	r1, r5
   45ef4:	mov	r0, r6
   45ef8:	bl	1b744 <fputs@plt+0xa6a0>
   45efc:	mov	r0, r4
   45f00:	pop	{r4, r5, r6, pc}
   45f04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45f08:	subs	r6, r0, #0
   45f0c:	ldr	r9, [sp, #32]
   45f10:	bne	45f20 <fputs@plt+0x34e7c>
   45f14:	ldr	r0, [pc, #168]	; 45fc4 <fputs@plt+0x34f20>
   45f18:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   45f1c:	b	2bcb8 <fputs@plt+0x1ac14>
   45f20:	mov	ip, r3
   45f24:	mov	r3, r1
   45f28:	ldr	r8, [r6, #24]
   45f2c:	lsr	r7, ip, #31
   45f30:	orrs	r7, r7, r2, lsr #31
   45f34:	bne	45fbc <fputs@plt+0x34f18>
   45f38:	ldr	r0, [r6, #4]
   45f3c:	asr	r1, r2, #31
   45f40:	adds	r4, r2, ip
   45f44:	adc	r5, r1, ip, asr #31
   45f48:	asr	r1, r0, #31
   45f4c:	cmp	r0, r4
   45f50:	sbcs	r1, r1, r5
   45f54:	blt	45fbc <fputs@plt+0x34f18>
   45f58:	ldr	r5, [r6, #20]
   45f5c:	cmp	r5, #0
   45f60:	moveq	r4, #4
   45f64:	beq	45fa0 <fputs@plt+0x34efc>
   45f68:	ldr	r0, [r6, #16]
   45f6c:	ldr	r1, [r0]
   45f70:	ldm	r1, {r1, lr}
   45f74:	str	r1, [lr, #4]
   45f78:	ldr	r1, [r6, #8]
   45f7c:	add	r1, ip, r1
   45f80:	blx	r9
   45f84:	cmp	r0, #4
   45f88:	mov	r4, r0
   45f8c:	strne	r0, [r5, #80]	; 0x50
   45f90:	bne	45fa0 <fputs@plt+0x34efc>
   45f94:	mov	r0, r5
   45f98:	bl	45e0c <fputs@plt+0x34d68>
   45f9c:	str	r7, [r6, #20]
   45fa0:	mov	r1, r4
   45fa4:	mov	r0, r8
   45fa8:	bl	1be98 <fputs@plt+0xadf4>
   45fac:	mov	r1, r4
   45fb0:	mov	r0, r8
   45fb4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   45fb8:	b	1becc <fputs@plt+0xae28>
   45fbc:	mov	r4, #1
   45fc0:	b	45fa0 <fputs@plt+0x34efc>
   45fc4:	andeq	r3, r1, r7, asr #30
   45fc8:	ldr	ip, [pc, #16]	; 45fe0 <fputs@plt+0x34f3c>
   45fcc:	push	{r0, r1, r2, lr}
   45fd0:	str	ip, [sp]
   45fd4:	bl	45f04 <fputs@plt+0x34e60>
   45fd8:	add	sp, sp, #12
   45fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   45fe0:	andeq	r2, r4, r0, asr r0
   45fe4:	ldr	ip, [pc, #16]	; 45ffc <fputs@plt+0x34f58>
   45fe8:	push	{r0, r1, r2, lr}
   45fec:	str	ip, [sp]
   45ff0:	bl	45f04 <fputs@plt+0x34e60>
   45ff4:	add	sp, sp, #12
   45ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   45ffc:	andeq	r2, r4, r4, ror r2
   46000:	push	{r4, r5, r6, lr}
   46004:	subs	r4, r0, #0
   46008:	popeq	{r4, r5, r6, pc}
   4600c:	ldr	r5, [r4]
   46010:	ldrd	r2, [r4, #128]	; 0x80
   46014:	cmp	r2, #1
   46018:	sbcs	r3, r3, #0
   4601c:	blt	4602c <fputs@plt+0x34f88>
   46020:	mov	r1, r4
   46024:	mov	r0, r5
   46028:	bl	17688 <fputs@plt+0x65e4>
   4602c:	mov	r0, r4
   46030:	bl	45d34 <fputs@plt+0x34c90>
   46034:	ldr	r3, [pc, #72]	; 46084 <fputs@plt+0x34fe0>
   46038:	mvn	r2, #0
   4603c:	mov	r1, #2
   46040:	str	r3, [r4, #40]	; 0x28
   46044:	mov	r3, #0
   46048:	str	r2, [r4, #76]	; 0x4c
   4604c:	str	r3, [r4, #80]	; 0x50
   46050:	strb	r1, [r4, #86]	; 0x56
   46054:	mov	r1, #1
   46058:	strb	r2, [r4, #88]	; 0x58
   4605c:	mov	r2, #0
   46060:	str	r1, [r4, #72]	; 0x48
   46064:	mov	r1, r0
   46068:	mov	r0, r5
   4606c:	str	r3, [r4, #92]	; 0x5c
   46070:	str	r3, [r4, #104]	; 0x68
   46074:	mov	r3, #0
   46078:	strd	r2, [r4, #144]	; 0x90
   4607c:	pop	{r4, r5, r6, lr}
   46080:	b	1becc <fputs@plt+0xae28>
   46084:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   46088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4608c:	mov	sl, r3
   46090:	sub	sp, sp, #44	; 0x2c
   46094:	mov	r3, #0
   46098:	subs	r8, r1, #0
   4609c:	mov	r4, r0
   460a0:	moveq	r6, r8
   460a4:	moveq	r7, r8
   460a8:	str	r2, [sp, #12]
   460ac:	str	r3, [sp, #24]
   460b0:	str	r3, [sp, #28]
   460b4:	str	r3, [sp, #32]
   460b8:	str	r3, [sp, #36]	; 0x24
   460bc:	beq	460d0 <fputs@plt+0x3502c>
   460c0:	ldr	r7, [r8]
   460c4:	lsl	r2, r7, #4
   460c8:	bl	1d308 <fputs@plt+0xc264>
   460cc:	mov	r6, r0
   460d0:	ldr	r3, [sp, #12]
   460d4:	mov	r5, #0
   460d8:	strh	r7, [r3]
   460dc:	str	r6, [sl]
   460e0:	cmp	r7, r5
   460e4:	add	fp, r6, r5, lsl #4
   460e8:	bgt	461ac <fputs@plt+0x35108>
   460ec:	add	r0, sp, #24
   460f0:	bl	17864 <fputs@plt+0x67c0>
   460f4:	ldrb	r0, [r4, #69]	; 0x45
   460f8:	cmp	r0, #0
   460fc:	bne	462c4 <fputs@plt+0x35220>
   46100:	add	sp, sp, #44	; 0x2c
   46104:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46108:	ldr	r0, [r0, #16]
   4610c:	b	461dc <fputs@plt+0x35138>
   46110:	cmp	r3, #27
   46114:	ldreq	r2, [r0, #8]
   46118:	beq	46220 <fputs@plt+0x3517c>
   4611c:	ldr	r2, [r1, #8]
   46120:	b	46220 <fputs@plt+0x3517c>
   46124:	mov	r0, r9
   46128:	bl	15c88 <fputs@plt+0x4be4>
   4612c:	subs	r2, r0, #0
   46130:	subgt	r1, r2, #1
   46134:	bgt	4617c <fputs@plt+0x350d8>
   46138:	ldr	r1, [sp, #20]
   4613c:	mov	r3, r9
   46140:	mov	r0, r4
   46144:	add	r1, r1, #1
   46148:	str	r1, [sp]
   4614c:	str	r1, [sp, #20]
   46150:	ldr	r1, [pc, #372]	; 462cc <fputs@plt+0x35228>
   46154:	bl	36660 <fputs@plt+0x255bc>
   46158:	ldr	r2, [sp, #20]
   4615c:	mov	r9, r0
   46160:	cmp	r2, #3
   46164:	bls	46238 <fputs@plt+0x35194>
   46168:	add	r1, sp, #20
   4616c:	mov	r0, #4
   46170:	bl	3972c <fputs@plt+0x28688>
   46174:	b	46238 <fputs@plt+0x35194>
   46178:	sub	r1, r1, #1
   4617c:	cmp	r1, #0
   46180:	beq	4619c <fputs@plt+0x350f8>
   46184:	ldrb	r0, [r9, r1]
   46188:	ldr	r3, [pc, #320]	; 462d0 <fputs@plt+0x3522c>
   4618c:	add	r0, r3, r0
   46190:	ldrb	r0, [r0, #320]	; 0x140
   46194:	tst	r0, #4
   46198:	bne	46178 <fputs@plt+0x350d4>
   4619c:	ldrb	r0, [r9, r1]
   461a0:	cmp	r0, #58	; 0x3a
   461a4:	moveq	r2, r1
   461a8:	b	46138 <fputs@plt+0x35094>
   461ac:	ldrb	r3, [r4, #69]	; 0x45
   461b0:	cmp	r3, #0
   461b4:	bne	460ec <fputs@plt+0x35048>
   461b8:	mov	r3, #20
   461bc:	ldr	r2, [r8, #4]
   461c0:	mul	r3, r3, r5
   461c4:	ldr	r0, [r2, r3]
   461c8:	add	r1, r2, r3
   461cc:	bl	14844 <fputs@plt+0x37a0>
   461d0:	ldr	r2, [r1, #4]
   461d4:	cmp	r2, #0
   461d8:	bne	46220 <fputs@plt+0x3517c>
   461dc:	ldrb	r3, [r0]
   461e0:	cmp	r3, #122	; 0x7a
   461e4:	beq	46108 <fputs@plt+0x35064>
   461e8:	cmp	r3, #152	; 0x98
   461ec:	bne	46110 <fputs@plt+0x3506c>
   461f0:	ldr	r2, [r0, #44]	; 0x2c
   461f4:	cmp	r2, #0
   461f8:	beq	4611c <fputs@plt+0x35078>
   461fc:	ldrsh	r3, [r0, #32]
   46200:	cmp	r3, #0
   46204:	bge	46218 <fputs@plt+0x35174>
   46208:	ldrsh	r3, [r2, #32]
   4620c:	cmp	r3, #0
   46210:	ldrlt	r2, [pc, #188]	; 462d4 <fputs@plt+0x35230>
   46214:	blt	46220 <fputs@plt+0x3517c>
   46218:	ldr	r2, [r2, #4]
   4621c:	ldr	r2, [r2, r3, lsl #4]
   46220:	mov	r0, r4
   46224:	ldr	r1, [pc, #172]	; 462d8 <fputs@plt+0x35234>
   46228:	bl	36660 <fputs@plt+0x255bc>
   4622c:	mov	r9, r0
   46230:	mov	r2, #0
   46234:	str	r2, [sp, #20]
   46238:	cmp	r9, #0
   4623c:	beq	46254 <fputs@plt+0x351b0>
   46240:	mov	r1, r9
   46244:	add	r0, sp, #24
   46248:	bl	131d8 <fputs@plt+0x2134>
   4624c:	cmp	r0, #0
   46250:	bne	46124 <fputs@plt+0x35080>
   46254:	cmp	r9, #0
   46258:	str	r9, [r6, r5, lsl #4]
   4625c:	beq	46280 <fputs@plt+0x351dc>
   46260:	mov	r2, fp
   46264:	mov	r1, r9
   46268:	add	r0, sp, #24
   4626c:	bl	1c610 <fputs@plt+0xb56c>
   46270:	cmp	fp, r0
   46274:	bne	46280 <fputs@plt+0x351dc>
   46278:	mov	r0, r4
   4627c:	bl	179f4 <fputs@plt+0x6950>
   46280:	add	r5, r5, #1
   46284:	b	460e0 <fputs@plt+0x3503c>
   46288:	mov	r0, r4
   4628c:	ldr	r1, [r6, r7, lsl #4]
   46290:	add	r7, r7, #1
   46294:	bl	1b744 <fputs@plt+0xa6a0>
   46298:	cmp	r5, r7
   4629c:	bne	46288 <fputs@plt+0x351e4>
   462a0:	mov	r0, r4
   462a4:	mov	r1, r6
   462a8:	bl	1b744 <fputs@plt+0xa6a0>
   462ac:	ldr	r2, [sp, #12]
   462b0:	mov	r3, #0
   462b4:	mov	r0, #7
   462b8:	str	r3, [sl]
   462bc:	strh	r3, [r2]
   462c0:	b	46100 <fputs@plt+0x3505c>
   462c4:	mov	r7, #0
   462c8:	b	46298 <fputs@plt+0x351f4>
   462cc:	andeq	r6, r7, sp, lsl r1
   462d0:	muleq	r7, r0, r4
   462d4:	ldrdeq	r6, [r7], -r3
   462d8:	andeq	r4, r7, r6, lsr pc
   462dc:	push	{r4, r5, r6, r7, r8, lr}
   462e0:	mov	r2, #0
   462e4:	mov	r7, r0
   462e8:	mov	r8, r1
   462ec:	ldr	r5, [r0]
   462f0:	ldr	r4, [r5, #24]
   462f4:	bic	r3, r4, #4
   462f8:	orr	r3, r3, #64	; 0x40
   462fc:	str	r3, [r5, #24]
   46300:	bl	18d90 <fputs@plt+0x7cec>
   46304:	ldr	r3, [r7, #68]	; 0x44
   46308:	cmp	r3, #0
   4630c:	beq	46320 <fputs@plt+0x3527c>
   46310:	mov	r4, #0
   46314:	mov	r0, r4
   46318:	pop	{r4, r5, r6, r7, r8, pc}
   4631c:	mov	r8, r6
   46320:	ldr	r6, [r8, #48]	; 0x30
   46324:	cmp	r6, #0
   46328:	bne	4631c <fputs@plt+0x35278>
   4632c:	mov	r2, #72	; 0x48
   46330:	mov	r3, #0
   46334:	str	r4, [r5, #24]
   46338:	mov	r0, r5
   4633c:	bl	1d308 <fputs@plt+0xc264>
   46340:	subs	r4, r0, #0
   46344:	beq	46310 <fputs@plt+0x3526c>
   46348:	ldr	r3, [pc, #80]	; 463a0 <fputs@plt+0x352fc>
   4634c:	add	r2, r4, #34	; 0x22
   46350:	str	r6, [r4]
   46354:	str	r3, [r4, #36]	; 0x24
   46358:	add	r3, r4, #4
   4635c:	ldr	r1, [r8]
   46360:	ldr	r0, [r7]
   46364:	bl	46088 <fputs@plt+0x34fe4>
   46368:	mov	r2, r8
   4636c:	mov	r1, r4
   46370:	mov	r0, r7
   46374:	bl	335bc <fputs@plt+0x22518>
   46378:	mvn	r3, #0
   4637c:	strh	r3, [r4, #32]
   46380:	ldrb	r3, [r5, #69]	; 0x45
   46384:	cmp	r3, #0
   46388:	beq	46314 <fputs@plt+0x35270>
   4638c:	mov	r1, r4
   46390:	mov	r0, r5
   46394:	bl	1fc44 <fputs@plt+0xeba0>
   46398:	mov	r4, r6
   4639c:	b	46314 <fputs@plt+0x35270>
   463a0:	sbceq	r0, r8, r1
   463a4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   463a8:	mov	r7, r0
   463ac:	mov	r5, r1
   463b0:	ldrb	r3, [r1, #42]	; 0x2a
   463b4:	ldr	r4, [r0]
   463b8:	tst	r3, #16
   463bc:	bne	463dc <fputs@plt+0x35338>
   463c0:	ldrsh	r8, [r5, #34]	; 0x22
   463c4:	cmp	r8, #0
   463c8:	ble	46480 <fputs@plt+0x353dc>
   463cc:	mov	r6, #0
   463d0:	mov	r0, r6
   463d4:	add	sp, sp, #16
   463d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   463dc:	mov	r0, r4
   463e0:	ldr	r1, [r1, #56]	; 0x38
   463e4:	bl	196b4 <fputs@plt+0x8610>
   463e8:	subs	r6, r0, #0
   463ec:	bne	463cc <fputs@plt+0x35328>
   463f0:	ldr	r3, [r5, #52]	; 0x34
   463f4:	add	r0, r4, #320	; 0x140
   463f8:	ldr	r1, [r3]
   463fc:	bl	131d8 <fputs@plt+0x2134>
   46400:	subs	r2, r0, #0
   46404:	bne	46424 <fputs@plt+0x35380>
   46408:	ldr	r3, [r5, #52]	; 0x34
   4640c:	ldr	r1, [pc, #368]	; 46584 <fputs@plt+0x354e0>
   46410:	ldr	r2, [r3]
   46414:	mov	r0, r7
   46418:	bl	2f1dc <fputs@plt+0x1e138>
   4641c:	mov	r6, #1
   46420:	b	463d0 <fputs@plt+0x3532c>
   46424:	ldr	r3, [r2]
   46428:	add	r1, sp, #12
   4642c:	mov	r0, r4
   46430:	str	r1, [sp]
   46434:	mov	r1, r5
   46438:	str	r6, [sp, #12]
   4643c:	ldr	r3, [r3, #8]
   46440:	bl	3673c <fputs@plt+0x25698>
   46444:	subs	r6, r0, #0
   46448:	beq	4645c <fputs@plt+0x353b8>
   4644c:	ldr	r1, [pc, #308]	; 46588 <fputs@plt+0x354e4>
   46450:	mov	r0, r7
   46454:	ldr	r2, [sp, #12]
   46458:	bl	2f1dc <fputs@plt+0x1e138>
   4645c:	mov	r0, r4
   46460:	ldr	r1, [sp, #12]
   46464:	bl	1b744 <fputs@plt+0xa6a0>
   46468:	cmp	r6, #0
   4646c:	bne	4641c <fputs@plt+0x35378>
   46470:	ldrb	r3, [r5, #42]	; 0x2a
   46474:	tst	r3, #16
   46478:	bne	463cc <fputs@plt+0x35328>
   4647c:	b	463c0 <fputs@plt+0x3531c>
   46480:	ldrne	r1, [pc, #260]	; 4658c <fputs@plt+0x354e8>
   46484:	ldrne	r2, [r5]
   46488:	bne	46414 <fputs@plt+0x35370>
   4648c:	ldr	r6, [r5, #24]
   46490:	cmp	r6, #0
   46494:	beq	464dc <fputs@plt+0x35438>
   46498:	ldr	r3, [r4, #256]	; 0x100
   4649c:	mov	r1, r6
   464a0:	add	r2, r5, #34	; 0x22
   464a4:	mov	r6, r8
   464a8:	ldr	r0, [r7]
   464ac:	add	r3, r3, #1
   464b0:	str	r3, [r4, #256]	; 0x100
   464b4:	add	r3, r5, #4
   464b8:	bl	46088 <fputs@plt+0x34fe4>
   464bc:	ldr	r3, [r4, #256]	; 0x100
   464c0:	sub	r3, r3, #1
   464c4:	str	r3, [r4, #256]	; 0x100
   464c8:	ldr	r2, [r5, #64]	; 0x40
   464cc:	ldrh	r3, [r2, #78]	; 0x4e
   464d0:	orr	r3, r3, #2
   464d4:	strh	r3, [r2, #78]	; 0x4e
   464d8:	b	463d0 <fputs@plt+0x3532c>
   464dc:	mov	r2, r6
   464e0:	mov	r0, r4
   464e4:	ldr	r1, [r5, #12]
   464e8:	bl	2043c <fputs@plt+0xf398>
   464ec:	subs	r8, r0, #0
   464f0:	moveq	r6, #1
   464f4:	beq	464c8 <fputs@plt+0x35424>
   464f8:	mov	r0, r7
   464fc:	ldr	r1, [r8, #28]
   46500:	ldr	r9, [r7, #72]	; 0x48
   46504:	bl	14f70 <fputs@plt+0x3ecc>
   46508:	mvn	r3, #0
   4650c:	ldr	sl, [r4, #296]	; 0x128
   46510:	mov	r1, r8
   46514:	mov	r0, r7
   46518:	strh	r3, [r5, #34]	; 0x22
   4651c:	ldr	r3, [r4, #256]	; 0x100
   46520:	str	r6, [r4, #296]	; 0x128
   46524:	add	r3, r3, #1
   46528:	str	r3, [r4, #256]	; 0x100
   4652c:	bl	462dc <fputs@plt+0x35238>
   46530:	ldr	r3, [r4, #256]	; 0x100
   46534:	subs	r1, r0, #0
   46538:	moveq	r6, #1
   4653c:	str	sl, [r4, #296]	; 0x128
   46540:	sub	r3, r3, #1
   46544:	str	r3, [r4, #256]	; 0x100
   46548:	str	r9, [r7, #72]	; 0x48
   4654c:	strheq	r1, [r5, #34]	; 0x22
   46550:	beq	46574 <fputs@plt+0x354d0>
   46554:	ldrsh	r3, [r1, #34]	; 0x22
   46558:	mov	r0, r4
   4655c:	strh	r3, [r5, #34]	; 0x22
   46560:	ldr	r3, [r1, #4]
   46564:	str	r3, [r5, #4]
   46568:	str	r6, [r1, #4]
   4656c:	strh	r6, [r1, #34]	; 0x22
   46570:	bl	1fc44 <fputs@plt+0xeba0>
   46574:	mov	r1, r8
   46578:	mov	r0, r4
   4657c:	bl	1f4a8 <fputs@plt+0xe404>
   46580:	b	464c8 <fputs@plt+0x35424>
   46584:	andeq	r6, r7, r5, lsr #2
   46588:	andeq	r4, r7, r6, lsr pc
   4658c:	andeq	r6, r7, r8, lsr r1
   46590:	push	{r4, r5, r6, lr}
   46594:	mov	r5, r0
   46598:	ldr	r0, [r2]
   4659c:	bl	234ec <fputs@plt+0x12448>
   465a0:	cmp	r0, #1
   465a4:	movge	r4, r0
   465a8:	movlt	r4, #1
   465ac:	mov	r2, r4
   465b0:	asr	r3, r4, #31
   465b4:	mov	r0, r5
   465b8:	bl	256a0 <fputs@plt+0x145fc>
   465bc:	subs	r6, r0, #0
   465c0:	popeq	{r4, r5, r6, pc}
   465c4:	mov	r1, r6
   465c8:	mov	r0, r4
   465cc:	bl	3972c <fputs@plt+0x28688>
   465d0:	mov	r2, r4
   465d4:	mov	r1, r6
   465d8:	ldr	r3, [pc, #8]	; 465e8 <fputs@plt+0x35544>
   465dc:	mov	r0, r5
   465e0:	pop	{r4, r5, r6, lr}
   465e4:	b	2572c <fputs@plt+0x14688>
   465e8:	andeq	r7, r1, ip, ror #15
   465ec:	push	{r0, r1, r4, lr}
   465f0:	mov	r4, r0
   465f4:	mov	r1, sp
   465f8:	mov	r0, #8
   465fc:	bl	3972c <fputs@plt+0x28688>
   46600:	ldrd	r0, [sp]
   46604:	cmp	r0, #0
   46608:	sbcs	r3, r1, #0
   4660c:	bge	46620 <fputs@plt+0x3557c>
   46610:	rsbs	r2, r0, #0
   46614:	bic	r3, r1, #-2147483648	; 0x80000000
   46618:	rsc	r3, r3, #0
   4661c:	strd	r2, [sp]
   46620:	ldrd	r2, [sp]
   46624:	mov	r0, r4
   46628:	bl	23598 <fputs@plt+0x124f4>
   4662c:	add	sp, sp, #8
   46630:	pop	{r4, pc}
   46634:	push	{r4, r5, r6, lr}
   46638:	mov	r6, r0
   4663c:	bl	243d4 <fputs@plt+0x13330>
   46640:	subs	r5, r0, #0
   46644:	bne	4668c <fputs@plt+0x355e8>
   46648:	ldr	r4, [pc, #88]	; 466a8 <fputs@plt+0x35604>
   4664c:	mov	r3, r5
   46650:	ldr	r2, [r4, #340]	; 0x154
   46654:	ldr	r0, [r4, #344]	; 0x158
   46658:	cmp	r2, r3
   4665c:	bne	46694 <fputs@plt+0x355f0>
   46660:	add	r2, r2, #1
   46664:	mov	r3, #0
   46668:	lsl	r2, r2, #2
   4666c:	bl	24a40 <fputs@plt+0x1399c>
   46670:	cmp	r0, #0
   46674:	ldrne	r3, [r4, #340]	; 0x154
   46678:	moveq	r5, #7
   4667c:	strne	r0, [r4, #344]	; 0x158
   46680:	strne	r6, [r0, r3, lsl #2]
   46684:	addne	r3, r3, #1
   46688:	strne	r3, [r4, #340]	; 0x154
   4668c:	mov	r0, r5
   46690:	pop	{r4, r5, r6, pc}
   46694:	ldr	r1, [r0, r3, lsl #2]
   46698:	cmp	r1, r6
   4669c:	beq	4668c <fputs@plt+0x355e8>
   466a0:	add	r3, r3, #1
   466a4:	b	46658 <fputs@plt+0x355b4>
   466a8:	andeq	r0, r9, r0, lsr #15
   466ac:	push	{r4, r5, r6, lr}
   466b0:	bl	243d4 <fputs@plt+0x13330>
   466b4:	subs	r5, r0, #0
   466b8:	popne	{r4, r5, r6, pc}
   466bc:	ldr	r4, [pc, #16]	; 466d4 <fputs@plt+0x35630>
   466c0:	ldr	r0, [r4, #344]	; 0x158
   466c4:	bl	177ec <fputs@plt+0x6748>
   466c8:	str	r5, [r4, #340]	; 0x154
   466cc:	str	r5, [r4, #344]	; 0x158
   466d0:	pop	{r4, r5, r6, pc}
   466d4:	andeq	r0, r9, r0, lsr #15
   466d8:	push	{r4, r5, r6, lr}
   466dc:	ldr	r4, [pc, #152]	; 4677c <fputs@plt+0x356d8>
   466e0:	ldr	r3, [r4, #228]	; 0xe4
   466e4:	cmp	r3, #0
   466e8:	beq	466f8 <fputs@plt+0x35654>
   466ec:	bl	466ac <fputs@plt+0x35608>
   466f0:	mov	r3, #0
   466f4:	str	r3, [r4, #228]	; 0xe4
   466f8:	ldr	r3, [r4, #244]	; 0xf4
   466fc:	cmp	r3, #0
   46700:	beq	46720 <fputs@plt+0x3567c>
   46704:	ldr	r3, [r4, #120]	; 0x78
   46708:	cmp	r3, #0
   4670c:	beq	46718 <fputs@plt+0x35674>
   46710:	ldr	r0, [r4, #112]	; 0x70
   46714:	blx	r3
   46718:	mov	r3, #0
   4671c:	str	r3, [r4, #244]	; 0xf4
   46720:	ldr	r3, [r4, #240]	; 0xf0
   46724:	cmp	r3, #0
   46728:	beq	46764 <fputs@plt+0x356c0>
   4672c:	ldr	r3, [r4, #64]	; 0x40
   46730:	cmp	r3, #0
   46734:	beq	46740 <fputs@plt+0x3569c>
   46738:	ldr	r0, [r4, #68]	; 0x44
   4673c:	blx	r3
   46740:	ldr	r5, [pc, #56]	; 46780 <fputs@plt+0x356dc>
   46744:	mov	r2, #32
   46748:	mov	r1, #0
   4674c:	add	r0, r5, #216	; 0xd8
   46750:	bl	10e88 <memset@plt>
   46754:	mov	r3, #0
   46758:	str	r3, [r4, #240]	; 0xf0
   4675c:	str	r3, [r5, #616]	; 0x268
   46760:	str	r3, [r5, #624]	; 0x270
   46764:	ldr	r3, [r4, #236]	; 0xec
   46768:	mov	r0, #0
   4676c:	cmp	r3, #0
   46770:	movne	r3, #0
   46774:	strne	r3, [r4, #236]	; 0xec
   46778:	pop	{r4, r5, r6, pc}
   4677c:	andeq	sl, r8, r0, lsr #2
   46780:	andeq	r0, r9, r0, lsr #15
   46784:	push	{r4, r5, r6, lr}
   46788:	mov	r6, r0
   4678c:	bl	243d4 <fputs@plt+0x13330>
   46790:	subs	r4, r0, #0
   46794:	bne	467dc <fputs@plt+0x35738>
   46798:	bl	1d330 <fputs@plt+0xc28c>
   4679c:	mov	r5, r0
   467a0:	mov	r3, r4
   467a4:	mov	r2, #2
   467a8:	mov	r1, r6
   467ac:	bl	25bb0 <fputs@plt+0x14b0c>
   467b0:	mov	r1, #1
   467b4:	mov	r0, r5
   467b8:	bl	29690 <fputs@plt+0x185ec>
   467bc:	cmp	r0, #0
   467c0:	moveq	r4, #7
   467c4:	beq	467d0 <fputs@plt+0x3572c>
   467c8:	bl	23e28 <fputs@plt+0x12d84>
   467cc:	mov	r4, r0
   467d0:	mov	r0, r5
   467d4:	uxtb	r4, r4
   467d8:	bl	1c224 <fputs@plt+0xb180>
   467dc:	mov	r0, r4
   467e0:	pop	{r4, r5, r6, pc}
   467e4:	ldr	r0, [r0, #12]
   467e8:	bx	lr
   467ec:	push	{r4, r5, r6, lr}
   467f0:	mov	r4, #0
   467f4:	mov	r5, r0
   467f8:	ldr	r6, [pc, #72]	; 46848 <fputs@plt+0x357a4>
   467fc:	bl	13e3c <fputs@plt+0x2d98>
   46800:	ldr	r3, [r5, #20]
   46804:	cmp	r3, r4
   46808:	bgt	46814 <fputs@plt+0x35770>
   4680c:	mov	r0, #0
   46810:	pop	{r4, r5, r6, pc}
   46814:	ldr	r3, [r5, #16]
   46818:	add	r3, r3, r4, lsl #4
   4681c:	ldr	r3, [r3, #4]
   46820:	cmp	r3, #0
   46824:	beq	46840 <fputs@plt+0x3579c>
   46828:	ldr	r3, [r3, #4]
   4682c:	ldr	r3, [r3]
   46830:	ldr	r2, [r3, #212]	; 0xd4
   46834:	ldr	r3, [r6, #156]	; 0x9c
   46838:	ldr	r0, [r2, #44]	; 0x2c
   4683c:	blx	r3
   46840:	add	r4, r4, #1
   46844:	b	46800 <fputs@plt+0x3575c>
   46848:	andeq	sl, r8, r0, lsr #2
   4684c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   46850:	mov	r5, #0
   46854:	mov	r8, r0
   46858:	mov	r6, r5
   4685c:	bl	13e3c <fputs@plt+0x2d98>
   46860:	ldr	r3, [r8, #20]
   46864:	cmp	r3, r6
   46868:	bgt	4687c <fputs@plt+0x357d8>
   4686c:	cmp	r5, #1
   46870:	movne	r4, r5
   46874:	moveq	r4, #5
   46878:	b	468f8 <fputs@plt+0x35854>
   4687c:	ldr	r3, [r8, #16]
   46880:	add	r3, r3, r6, lsl #4
   46884:	ldr	r4, [r3, #4]
   46888:	cmp	r4, #0
   4688c:	beq	468ec <fputs@plt+0x35848>
   46890:	ldrb	r3, [r4, #8]
   46894:	cmp	r3, #2
   46898:	bne	468e8 <fputs@plt+0x35844>
   4689c:	ldr	r3, [r4, #4]
   468a0:	ldr	r7, [r3]
   468a4:	ldrb	r3, [r7, #16]
   468a8:	ldr	r4, [r7, #44]	; 0x2c
   468ac:	cmp	r3, #0
   468b0:	bne	468dc <fputs@plt+0x35838>
   468b4:	ldr	r3, [r7, #212]	; 0xd4
   468b8:	ldr	r0, [r3]
   468bc:	bl	1a57c <fputs@plt+0x94d8>
   468c0:	mov	r1, r0
   468c4:	adds	r3, r1, #0
   468c8:	movne	r3, #1
   468cc:	cmp	r4, #0
   468d0:	movne	r3, #0
   468d4:	cmp	r3, #0
   468d8:	bne	46900 <fputs@plt+0x3585c>
   468dc:	cmp	r4, #5
   468e0:	bne	468ec <fputs@plt+0x35848>
   468e4:	mov	r5, #1
   468e8:	mov	r4, #0
   468ec:	cmp	r4, #0
   468f0:	add	r6, r6, #1
   468f4:	beq	46860 <fputs@plt+0x357bc>
   468f8:	mov	r0, r4
   468fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46900:	ldrsh	r3, [r1, #26]
   46904:	ldr	r9, [r1, #12]
   46908:	cmp	r3, #0
   4690c:	movne	r4, #0
   46910:	bne	46920 <fputs@plt+0x3587c>
   46914:	mov	r0, r7
   46918:	bl	43408 <fputs@plt+0x32364>
   4691c:	mov	r4, r0
   46920:	mov	r1, r9
   46924:	b	468c4 <fputs@plt+0x35820>
   46928:	push	{r1, r2, r3}
   4692c:	push	{r0, r1, r4, r5, lr}
   46930:	movw	r1, #1001	; 0x3e9
   46934:	add	r2, sp, #24
   46938:	ldr	r3, [sp, #20]
   4693c:	str	r2, [sp, #4]
   46940:	cmp	r3, r1
   46944:	beq	46978 <fputs@plt+0x358d4>
   46948:	movw	r2, #1002	; 0x3ea
   4694c:	mov	r4, r0
   46950:	cmp	r3, r2
   46954:	beq	46994 <fputs@plt+0x358f0>
   46958:	movw	r2, #1003	; 0x3eb
   4695c:	cmp	r3, r2
   46960:	beq	46a14 <fputs@plt+0x35970>
   46964:	cmp	r3, #1004	; 0x3ec
   46968:	movne	r0, #1
   4696c:	bne	46984 <fputs@plt+0x358e0>
   46970:	mov	r5, #2
   46974:	b	46998 <fputs@plt+0x358f4>
   46978:	ldrd	r2, [r2, #4]
   4697c:	ldr	r1, [sp, #24]
   46980:	bl	1e78c <fputs@plt+0xd6e8>
   46984:	add	sp, sp, #8
   46988:	pop	{r4, r5, lr}
   4698c:	add	sp, sp, #12
   46990:	bx	lr
   46994:	mov	r5, #0
   46998:	ldr	r2, [sp, #4]
   4699c:	mov	r3, r2
   469a0:	ldr	r1, [r2, #4]
   469a4:	ldr	r0, [r3], #8
   469a8:	cmp	r0, #0
   469ac:	str	r3, [sp, #4]
   469b0:	ldr	r3, [r4, #24]
   469b4:	ble	46a1c <fputs@plt+0x35978>
   469b8:	ldr	r2, [pc, #116]	; 46a34 <fputs@plt+0x35990>
   469bc:	add	r2, r2, r5, lsl #3
   469c0:	ldr	r2, [r2, #3724]	; 0xe8c
   469c4:	orr	r2, r2, r3
   469c8:	str	r2, [r4, #24]
   469cc:	ldr	r2, [r4, #24]
   469d0:	cmp	r2, r3
   469d4:	beq	469e0 <fputs@plt+0x3593c>
   469d8:	mov	r0, r4
   469dc:	bl	14668 <fputs@plt+0x35c4>
   469e0:	cmp	r1, #0
   469e4:	moveq	r0, r1
   469e8:	beq	46984 <fputs@plt+0x358e0>
   469ec:	ldr	r3, [pc, #64]	; 46a34 <fputs@plt+0x35990>
   469f0:	mov	r0, #0
   469f4:	ldr	r2, [r4, #24]
   469f8:	add	r5, r3, r5, lsl #3
   469fc:	ldr	r3, [r5, #3724]	; 0xe8c
   46a00:	tst	r2, r3
   46a04:	movne	r3, #1
   46a08:	moveq	r3, #0
   46a0c:	str	r3, [r1]
   46a10:	b	46984 <fputs@plt+0x358e0>
   46a14:	mov	r5, #1
   46a18:	b	46998 <fputs@plt+0x358f4>
   46a1c:	bne	469e0 <fputs@plt+0x3593c>
   46a20:	ldr	r2, [pc, #12]	; 46a34 <fputs@plt+0x35990>
   46a24:	add	r2, r2, r5, lsl #3
   46a28:	ldr	r2, [r2, #3724]	; 0xe8c
   46a2c:	bic	r2, r3, r2
   46a30:	b	469c8 <fputs@plt+0x35924>
   46a34:	muleq	r7, r0, r4
   46a38:	ldrd	r0, [r0, #32]
   46a3c:	bx	lr
   46a40:	ldr	r0, [r0, #84]	; 0x54
   46a44:	bx	lr
   46a48:	ldr	r0, [r0, #88]	; 0x58
   46a4c:	bx	lr
   46a50:	mov	r1, #0
   46a54:	b	44dcc <fputs@plt+0x33d28>
   46a58:	mov	r1, #1
   46a5c:	b	44dcc <fputs@plt+0x33d28>
   46a60:	mov	r3, r0
   46a64:	mov	r0, #0
   46a68:	str	r1, [r3, #380]	; 0x17c
   46a6c:	str	r2, [r3, #384]	; 0x180
   46a70:	str	r0, [r3, #388]	; 0x184
   46a74:	str	r0, [r3, #428]	; 0x1ac
   46a78:	bx	lr
   46a7c:	cmp	r1, #0
   46a80:	movle	r3, #0
   46a84:	strgt	r2, [r0, #304]	; 0x130
   46a88:	strgt	r1, [r0, #312]	; 0x138
   46a8c:	strle	r3, [r0, #304]	; 0x130
   46a90:	strle	r3, [r0, #312]	; 0x138
   46a94:	str	r3, [r0, #308]	; 0x134
   46a98:	bx	lr
   46a9c:	cmp	r1, #0
   46aa0:	mov	r3, #0
   46aa4:	ble	46ac4 <fputs@plt+0x35a20>
   46aa8:	ldr	r2, [pc, #40]	; 46ad8 <fputs@plt+0x35a34>
   46aac:	str	r2, [r0, #380]	; 0x17c
   46ab0:	str	r0, [r0, #384]	; 0x180
   46ab4:	str	r3, [r0, #388]	; 0x184
   46ab8:	str	r1, [r0, #428]	; 0x1ac
   46abc:	mov	r0, #0
   46ac0:	bx	lr
   46ac4:	str	r3, [r0, #380]	; 0x17c
   46ac8:	str	r3, [r0, #384]	; 0x180
   46acc:	str	r3, [r0, #388]	; 0x184
   46ad0:	str	r3, [r0, #428]	; 0x1ac
   46ad4:	b	46abc <fputs@plt+0x35a18>
   46ad8:			; <UNDEFINED> instruction: 0x0001a1b8
   46adc:	mov	r3, #1
   46ae0:	str	r3, [r0, #248]	; 0xf8
   46ae4:	bx	lr
   46ae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46aec:	sub	sp, sp, #36	; 0x24
   46af0:	mov	r9, r3
   46af4:	add	r6, sp, #72	; 0x48
   46af8:	mov	r7, r0
   46afc:	mov	r8, r2
   46b00:	ldr	r3, [sp, #84]	; 0x54
   46b04:	ldm	r6, {r6, sl, fp}
   46b08:	ldr	r5, [sp, #88]	; 0x58
   46b0c:	str	r3, [sp, #24]
   46b10:	cmp	r5, #0
   46b14:	beq	46ba8 <fputs@plt+0x35b04>
   46b18:	mov	r2, #12
   46b1c:	mov	r3, #0
   46b20:	str	r1, [sp, #28]
   46b24:	bl	1d308 <fputs@plt+0xc264>
   46b28:	subs	r4, r0, #0
   46b2c:	ldr	r1, [sp, #28]
   46b30:	bne	46b54 <fputs@plt+0x35ab0>
   46b34:	mov	r0, r6
   46b38:	mov	r8, #1
   46b3c:	blx	r5
   46b40:	mov	r1, r8
   46b44:	mov	r0, r7
   46b48:	add	sp, sp, #36	; 0x24
   46b4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46b50:	b	1becc <fputs@plt+0xae28>
   46b54:	stmib	r4, {r5, r6}
   46b58:	ldr	r3, [sp, #24]
   46b5c:	mov	r2, r8
   46b60:	mov	r0, r7
   46b64:	stm	sp, {r6, sl, fp}
   46b68:	str	r3, [sp, #12]
   46b6c:	mov	r3, r9
   46b70:	str	r4, [sp, #16]
   46b74:	bl	2ee44 <fputs@plt+0x1dda0>
   46b78:	cmp	r4, #0
   46b7c:	mov	r8, r0
   46b80:	beq	46b40 <fputs@plt+0x35a9c>
   46b84:	ldr	r3, [r4]
   46b88:	cmp	r3, #0
   46b8c:	bne	46b40 <fputs@plt+0x35a9c>
   46b90:	mov	r0, r6
   46b94:	blx	r5
   46b98:	mov	r1, r4
   46b9c:	mov	r0, r7
   46ba0:	bl	1b744 <fputs@plt+0xa6a0>
   46ba4:	b	46b40 <fputs@plt+0x35a9c>
   46ba8:	mov	r4, r5
   46bac:	b	46b58 <fputs@plt+0x35ab4>
   46bb0:	mov	ip, #0
   46bb4:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   46bb8:	str	ip, [sp, #16]
   46bbc:	ldr	ip, [sp, #44]	; 0x2c
   46bc0:	str	ip, [sp, #12]
   46bc4:	ldr	ip, [sp, #40]	; 0x28
   46bc8:	str	ip, [sp, #8]
   46bcc:	ldr	ip, [sp, #36]	; 0x24
   46bd0:	str	ip, [sp, #4]
   46bd4:	ldr	ip, [sp, #32]
   46bd8:	str	ip, [sp]
   46bdc:	bl	46ae8 <fputs@plt+0x35a44>
   46be0:	add	sp, sp, #28
   46be4:	pop	{pc}		; (ldr pc, [sp], #4)
   46be8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46bec:	sub	sp, sp, #28
   46bf0:	mov	r6, r2
   46bf4:	mvn	r2, #0
   46bf8:	mov	r4, r0
   46bfc:	mov	r7, r3
   46c00:	ldrd	r8, [sp, #64]	; 0x40
   46c04:	ldrd	sl, [sp, #72]	; 0x48
   46c08:	bl	26168 <fputs@plt+0x150c4>
   46c0c:	mov	r3, #0
   46c10:	mov	r2, r6
   46c14:	mov	r5, r0
   46c18:	mov	r1, r0
   46c1c:	strd	r8, [sp]
   46c20:	mov	r0, r4
   46c24:	strd	sl, [sp, #8]
   46c28:	str	r3, [sp, #16]
   46c2c:	mov	r3, r7
   46c30:	bl	2ee44 <fputs@plt+0x1dda0>
   46c34:	mov	r6, r0
   46c38:	mov	r1, r5
   46c3c:	mov	r0, r4
   46c40:	bl	1b744 <fputs@plt+0xa6a0>
   46c44:	mov	r1, r6
   46c48:	mov	r0, r4
   46c4c:	add	sp, sp, #28
   46c50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46c54:	b	1becc <fputs@plt+0xae28>
   46c58:	push	{r4, r5, r6, r7, lr}
   46c5c:	mov	r4, #0
   46c60:	sub	sp, sp, #28
   46c64:	mov	r3, #1
   46c68:	mov	r6, r1
   46c6c:	mov	r5, r0
   46c70:	mov	r7, r2
   46c74:	str	r4, [sp]
   46c78:	bl	1d4a4 <fputs@plt+0xc400>
   46c7c:	cmp	r0, #0
   46c80:	movne	r1, r4
   46c84:	bne	46cb4 <fputs@plt+0x35c10>
   46c88:	ldr	r3, [pc, #52]	; 46cc4 <fputs@plt+0x35c20>
   46c8c:	mov	r1, r6
   46c90:	mov	r2, r7
   46c94:	stm	sp, {r0, r3}
   46c98:	mov	r3, #1
   46c9c:	str	r0, [sp, #8]
   46ca0:	str	r0, [sp, #12]
   46ca4:	str	r0, [sp, #16]
   46ca8:	mov	r0, r5
   46cac:	bl	2ee44 <fputs@plt+0x1dda0>
   46cb0:	mov	r1, r0
   46cb4:	mov	r0, r5
   46cb8:	add	sp, sp, #28
   46cbc:	pop	{r4, r5, r6, r7, lr}
   46cc0:	b	1becc <fputs@plt+0xae28>
   46cc4:	strdeq	r9, [r3], -r0
   46cc8:	mov	r3, r0
   46ccc:	ldr	r0, [r0, #184]	; 0xb8
   46cd0:	str	r1, [r3, #180]	; 0xb4
   46cd4:	str	r2, [r3, #184]	; 0xb8
   46cd8:	bx	lr
   46cdc:	mov	r3, r0
   46ce0:	ldr	r0, [r0, #192]	; 0xc0
   46ce4:	str	r1, [r3, #188]	; 0xbc
   46ce8:	str	r2, [r3, #192]	; 0xc0
   46cec:	bx	lr
   46cf0:	mov	r3, r0
   46cf4:	ldr	r0, [r0, #196]	; 0xc4
   46cf8:	str	r2, [r3, #196]	; 0xc4
   46cfc:	str	r1, [r3, #200]	; 0xc8
   46d00:	bx	lr
   46d04:	mov	r3, r0
   46d08:	ldr	r0, [r0, #212]	; 0xd4
   46d0c:	str	r2, [r3, #212]	; 0xd4
   46d10:	str	r1, [r3, #216]	; 0xd8
   46d14:	bx	lr
   46d18:	mov	r3, r0
   46d1c:	ldr	r0, [r0, #204]	; 0xcc
   46d20:	str	r2, [r3, #204]	; 0xcc
   46d24:	str	r1, [r3, #208]	; 0xd0
   46d28:	bx	lr
   46d2c:	cmp	r1, #0
   46d30:	ldrgt	r3, [pc, #24]	; 46d50 <fputs@plt+0x35cac>
   46d34:	movle	r3, #0
   46d38:	strgt	r1, [r0, #224]	; 0xe0
   46d3c:	strle	r3, [r0, #220]	; 0xdc
   46d40:	strle	r3, [r0, #224]	; 0xe0
   46d44:	strgt	r3, [r0, #220]	; 0xdc
   46d48:	mov	r0, #0
   46d4c:	bx	lr
   46d50:	andeq	r6, r4, r8, asr #28
   46d54:	mov	r3, r0
   46d58:	ldr	r0, [r0, #224]	; 0xe0
   46d5c:	str	r1, [r3, #220]	; 0xdc
   46d60:	str	r2, [r3, #224]	; 0xe0
   46d64:	bx	lr
   46d68:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   46d6c:	subs	r7, r3, #0
   46d70:	mvnne	ip, #0
   46d74:	ldr	r8, [sp, #32]
   46d78:	strne	ip, [r7]
   46d7c:	cmp	r8, #0
   46d80:	mvnne	ip, #0
   46d84:	strne	ip, [r8]
   46d88:	cmp	r2, #3
   46d8c:	bhi	46e1c <fputs@plt+0x35d78>
   46d90:	cmp	r1, #0
   46d94:	mov	r6, r2
   46d98:	mov	r5, r1
   46d9c:	mov	r4, r0
   46da0:	beq	46de8 <fputs@plt+0x35d44>
   46da4:	ldrb	r3, [r1]
   46da8:	cmp	r3, #0
   46dac:	beq	46de8 <fputs@plt+0x35d44>
   46db0:	bl	14b34 <fputs@plt+0x3a90>
   46db4:	subs	r1, r0, #0
   46db8:	bge	46dec <fputs@plt+0x35d48>
   46dbc:	mov	r3, r5
   46dc0:	ldr	r2, [pc, #96]	; 46e28 <fputs@plt+0x35d84>
   46dc4:	mov	r1, #1
   46dc8:	mov	r0, r4
   46dcc:	mov	r5, #1
   46dd0:	bl	2edb0 <fputs@plt+0x1dd0c>
   46dd4:	mov	r1, r5
   46dd8:	mov	r0, r4
   46ddc:	add	sp, sp, #8
   46de0:	pop	{r4, r5, r6, r7, r8, lr}
   46de4:	b	1becc <fputs@plt+0xae28>
   46de8:	mov	r1, #10
   46dec:	mov	r3, #0
   46df0:	mov	r2, r6
   46df4:	mov	r0, r4
   46df8:	str	r3, [r4, #388]	; 0x184
   46dfc:	mov	r3, r7
   46e00:	str	r8, [sp]
   46e04:	bl	452e0 <fputs@plt+0x3423c>
   46e08:	mov	r5, r0
   46e0c:	mov	r1, r0
   46e10:	mov	r0, r4
   46e14:	bl	1be98 <fputs@plt+0xadf4>
   46e18:	b	46dd4 <fputs@plt+0x35d30>
   46e1c:	mov	r0, #21
   46e20:	add	sp, sp, #8
   46e24:	pop	{r4, r5, r6, r7, r8, pc}
   46e28:	andeq	r6, r7, r6, asr r1
   46e2c:	mov	r3, #0
   46e30:	push	{r0, r1, r2, lr}
   46e34:	mov	r2, r3
   46e38:	str	r3, [sp]
   46e3c:	bl	46d68 <fputs@plt+0x35cc4>
   46e40:	add	sp, sp, #12
   46e44:	pop	{pc}		; (ldr pc, [sp], #4)
   46e48:	cmp	r0, r3
   46e4c:	bgt	46e78 <fputs@plt+0x35dd4>
   46e50:	push	{r4, r5, r6, lr}
   46e54:	mov	r5, r2
   46e58:	mov	r4, r1
   46e5c:	bl	12114 <fputs@plt+0x1070>
   46e60:	mov	r1, r5
   46e64:	mov	r0, r4
   46e68:	bl	46e2c <fputs@plt+0x35d88>
   46e6c:	bl	1212c <fputs@plt+0x1088>
   46e70:	mov	r0, #0
   46e74:	pop	{r4, r5, r6, pc}
   46e78:	mov	r0, #0
   46e7c:	bx	lr
   46e80:	push	{r4, lr}
   46e84:	subs	r4, r0, #0
   46e88:	bne	46e94 <fputs@plt+0x35df0>
   46e8c:	ldr	r0, [pc, #64]	; 46ed4 <fputs@plt+0x35e30>
   46e90:	pop	{r4, pc}
   46e94:	bl	2ec78 <fputs@plt+0x1dbd4>
   46e98:	cmp	r0, #0
   46e9c:	bne	46eb0 <fputs@plt+0x35e0c>
   46ea0:	ldr	r0, [pc, #48]	; 46ed8 <fputs@plt+0x35e34>
   46ea4:	bl	2bcb8 <fputs@plt+0x1ac14>
   46ea8:	pop	{r4, lr}
   46eac:	b	1a16c <fputs@plt+0x90c8>
   46eb0:	ldrb	r3, [r4, #69]	; 0x45
   46eb4:	cmp	r3, #0
   46eb8:	bne	46e8c <fputs@plt+0x35de8>
   46ebc:	ldr	r0, [r4, #240]	; 0xf0
   46ec0:	bl	296d0 <fputs@plt+0x1862c>
   46ec4:	cmp	r0, #0
   46ec8:	popne	{r4, pc}
   46ecc:	ldr	r0, [r4, #52]	; 0x34
   46ed0:	b	46ea8 <fputs@plt+0x35e04>
   46ed4:	andeq	r5, r7, ip, asr #8
   46ed8:	strheq	r1, [r2], -r8
   46edc:	push	{r4, lr}
   46ee0:	subs	r4, r0, #0
   46ee4:	bne	46ef4 <fputs@plt+0x35e50>
   46ee8:	ldr	r2, [pc, #96]	; 46f50 <fputs@plt+0x35eac>
   46eec:	mov	r0, r2
   46ef0:	pop	{r4, pc}
   46ef4:	bl	2ec78 <fputs@plt+0x1dbd4>
   46ef8:	cmp	r0, #0
   46efc:	ldreq	r2, [pc, #80]	; 46f54 <fputs@plt+0x35eb0>
   46f00:	beq	46eec <fputs@plt+0x35e48>
   46f04:	ldrb	r3, [r4, #69]	; 0x45
   46f08:	cmp	r3, #0
   46f0c:	bne	46ee8 <fputs@plt+0x35e44>
   46f10:	ldr	r0, [r4, #240]	; 0xf0
   46f14:	bl	2ad28 <fputs@plt+0x19c84>
   46f18:	subs	r2, r0, #0
   46f1c:	bne	46f44 <fputs@plt+0x35ea0>
   46f20:	ldr	r1, [r4, #52]	; 0x34
   46f24:	mov	r0, r1
   46f28:	bl	1a16c <fputs@plt+0x90c8>
   46f2c:	mov	r2, r0
   46f30:	mov	r0, r4
   46f34:	bl	2edb0 <fputs@plt+0x1dd0c>
   46f38:	ldr	r0, [r4, #240]	; 0xf0
   46f3c:	bl	2ad28 <fputs@plt+0x19c84>
   46f40:	mov	r2, r0
   46f44:	mov	r0, r4
   46f48:	bl	17a2c <fputs@plt+0x6988>
   46f4c:	b	46eec <fputs@plt+0x35e48>
   46f50:	andeq	r2, r7, r0, lsr r3
   46f54:	andeq	r2, r7, ip, asr #6
   46f58:	push	{r4, lr}
   46f5c:	subs	r4, r0, #0
   46f60:	bne	46f6c <fputs@plt+0x35ec8>
   46f64:	mov	r0, #7
   46f68:	pop	{r4, pc}
   46f6c:	bl	2ec78 <fputs@plt+0x1dbd4>
   46f70:	cmp	r0, #0
   46f74:	bne	46f84 <fputs@plt+0x35ee0>
   46f78:	ldr	r0, [pc, #32]	; 46fa0 <fputs@plt+0x35efc>
   46f7c:	pop	{r4, lr}
   46f80:	b	2bcb8 <fputs@plt+0x1ac14>
   46f84:	ldrb	r3, [r4, #69]	; 0x45
   46f88:	cmp	r3, #0
   46f8c:	bne	46f64 <fputs@plt+0x35ec0>
   46f90:	ldr	r0, [r4, #52]	; 0x34
   46f94:	ldr	r3, [r4, #56]	; 0x38
   46f98:	and	r0, r0, r3
   46f9c:	pop	{r4, pc}
   46fa0:	strdeq	r1, [r2], -sp
   46fa4:	push	{r4, lr}
   46fa8:	subs	r4, r0, #0
   46fac:	bne	46fb8 <fputs@plt+0x35f14>
   46fb0:	mov	r0, #7
   46fb4:	pop	{r4, pc}
   46fb8:	bl	2ec78 <fputs@plt+0x1dbd4>
   46fbc:	cmp	r0, #0
   46fc0:	bne	46fd0 <fputs@plt+0x35f2c>
   46fc4:	ldr	r0, [pc, #24]	; 46fe4 <fputs@plt+0x35f40>
   46fc8:	pop	{r4, lr}
   46fcc:	b	2bcb8 <fputs@plt+0x1ac14>
   46fd0:	ldrb	r3, [r4, #69]	; 0x45
   46fd4:	cmp	r3, #0
   46fd8:	bne	46fb0 <fputs@plt+0x35f0c>
   46fdc:	ldr	r0, [r4, #52]	; 0x34
   46fe0:	pop	{r4, pc}
   46fe4:	andeq	r1, r2, r6, lsl #2
   46fe8:	cmp	r0, #0
   46fec:	ldrne	r0, [r0, #60]	; 0x3c
   46ff0:	bx	lr
   46ff4:	b	1a16c <fputs@plt+0x90c8>
   46ff8:	cmp	r1, #11
   46ffc:	bhi	47030 <fputs@plt+0x35f8c>
   47000:	lsl	r1, r1, #2
   47004:	cmp	r2, #0
   47008:	add	r3, r0, r1
   4700c:	ldr	r0, [r3, #92]	; 0x5c
   47010:	bxlt	lr
   47014:	ldr	ip, [pc, #28]	; 47038 <fputs@plt+0x35f94>
   47018:	add	r1, ip, r1
   4701c:	ldr	r1, [r1, #3852]	; 0xf0c
   47020:	cmp	r1, r2
   47024:	strle	r1, [r3, #92]	; 0x5c
   47028:	strgt	r2, [r3, #92]	; 0x5c
   4702c:	bx	lr
   47030:	mvn	r0, #0
   47034:	bx	lr
   47038:	muleq	r7, r0, r4
   4703c:	push	{r0, r1, r4, lr}
   47040:	uxtb	r2, r2
   47044:	mov	r4, r0
   47048:	ldr	ip, [sp, #20]
   4704c:	str	ip, [sp, #4]
   47050:	ldr	ip, [sp, #16]
   47054:	str	ip, [sp]
   47058:	bl	2f06c <fputs@plt+0x1dfc8>
   4705c:	mov	r1, r0
   47060:	mov	r0, r4
   47064:	add	sp, sp, #8
   47068:	pop	{r4, lr}
   4706c:	b	1becc <fputs@plt+0xae28>
   47070:	mov	ip, #0
   47074:	push	{r0, r1, r2, lr}
   47078:	str	ip, [sp, #4]
   4707c:	ldr	ip, [sp, #16]
   47080:	str	ip, [sp]
   47084:	bl	4703c <fputs@plt+0x35f98>
   47088:	add	sp, sp, #12
   4708c:	pop	{pc}		; (ldr pc, [sp], #4)
   47090:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   47094:	mov	r6, r2
   47098:	mvn	r2, #0
   4709c:	mov	r4, r0
   470a0:	mov	r7, r3
   470a4:	ldr	r8, [sp, #32]
   470a8:	bl	26168 <fputs@plt+0x150c4>
   470ac:	subs	r5, r0, #0
   470b0:	moveq	r6, r5
   470b4:	beq	470e8 <fputs@plt+0x36044>
   470b8:	mov	r3, #0
   470bc:	uxtb	r2, r6
   470c0:	str	r8, [sp]
   470c4:	mov	r1, r5
   470c8:	mov	r0, r4
   470cc:	str	r3, [sp, #4]
   470d0:	mov	r3, r7
   470d4:	bl	2f06c <fputs@plt+0x1dfc8>
   470d8:	mov	r6, r0
   470dc:	mov	r1, r5
   470e0:	mov	r0, r4
   470e4:	bl	1b744 <fputs@plt+0xa6a0>
   470e8:	mov	r1, r6
   470ec:	mov	r0, r4
   470f0:	add	sp, sp, #8
   470f4:	pop	{r4, r5, r6, r7, r8, lr}
   470f8:	b	1becc <fputs@plt+0xae28>
   470fc:	mov	r3, r0
   47100:	mov	r0, #0
   47104:	str	r2, [r3, #228]	; 0xe4
   47108:	strd	r0, [r3, #232]	; 0xe8
   4710c:	bx	lr
   47110:	mov	r3, r0
   47114:	mov	r0, #0
   47118:	str	r0, [r3, #228]	; 0xe4
   4711c:	str	r2, [r3, #232]	; 0xe8
   47120:	str	r1, [r3, #236]	; 0xec
   47124:	bx	lr
   47128:	mov	r0, #0
   4712c:	bx	lr
   47130:	ldrb	r0, [r0, #67]	; 0x43
   47134:	bx	lr
   47138:	bx	lr
   4713c:	push	{r4, r5, r6, lr}
   47140:	mov	r5, r0
   47144:	mov	r0, #0
   47148:	bl	246d4 <fputs@plt+0x13630>
   4714c:	subs	r4, r0, #0
   47150:	beq	47168 <fputs@plt+0x360c4>
   47154:	mov	r4, #1000	; 0x3e8
   47158:	mul	r1, r4, r5
   4715c:	bl	120b4 <fputs@plt+0x1010>
   47160:	sdiv	r0, r0, r4
   47164:	pop	{r4, r5, r6, pc}
   47168:	mov	r0, r4
   4716c:	pop	{r4, r5, r6, pc}
   47170:	cmp	r1, #0
   47174:	mvnne	r3, #0
   47178:	moveq	r3, #255	; 0xff
   4717c:	str	r3, [r0, #56]	; 0x38
   47180:	mov	r0, #0
   47184:	bx	lr
   47188:	push	{r4, r5, r6, lr}
   4718c:	mov	r4, r2
   47190:	mov	r5, r3
   47194:	bl	15c24 <fputs@plt+0x4b80>
   47198:	cmp	r0, #0
   4719c:	beq	4720c <fputs@plt+0x36168>
   471a0:	ldrd	r2, [r0]
   471a4:	cmp	r4, #7
   471a8:	str	r2, [r3, #4]
   471ac:	ldr	r3, [r3]
   471b0:	ldr	r0, [r3, #64]	; 0x40
   471b4:	streq	r0, [r5]
   471b8:	beq	471cc <fputs@plt+0x36128>
   471bc:	cmp	r4, #27
   471c0:	bne	471d4 <fputs@plt+0x36130>
   471c4:	ldr	r3, [r3]
   471c8:	str	r3, [r5]
   471cc:	mov	r0, #0
   471d0:	pop	{r4, r5, r6, pc}
   471d4:	cmp	r4, #28
   471d8:	bne	471f0 <fputs@plt+0x3614c>
   471dc:	ldr	r2, [r3, #216]	; 0xd8
   471e0:	cmp	r2, #0
   471e4:	ldrne	r3, [r2, #8]
   471e8:	ldreq	r3, [r3, #68]	; 0x44
   471ec:	b	471c8 <fputs@plt+0x36124>
   471f0:	ldr	r3, [r0]
   471f4:	cmp	r3, #0
   471f8:	beq	47214 <fputs@plt+0x36170>
   471fc:	mov	r2, r5
   47200:	mov	r1, r4
   47204:	pop	{r4, r5, r6, lr}
   47208:	b	12044 <fputs@plt+0xfa0>
   4720c:	mov	r0, #1
   47210:	pop	{r4, r5, r6, pc}
   47214:	mov	r0, #12
   47218:	pop	{r4, r5, r6, pc}
   4721c:	push	{r0, r1, r2, r3}
   47220:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47224:	sub	sp, sp, #20
   47228:	add	r3, sp, #60	; 0x3c
   4722c:	str	r3, [sp, #8]
   47230:	ldr	r3, [sp, #56]	; 0x38
   47234:	sub	r3, r3, #5
   47238:	cmp	r3, #20
   4723c:	ldrls	pc, [pc, r3, lsl #2]
   47240:	b	472c0 <fputs@plt+0x3621c>
   47244:			; <UNDEFINED> instruction: 0x000472b0
   47248:	andeq	r7, r4, r8, asr #5
   4724c:	ldrdeq	r7, [r4], -r8
   47250:	andeq	r7, r4, r8, ror #5
   47254:	andeq	r7, r4, r8, ror #9
   47258:	andeq	r7, r4, r8, lsl #10
   4725c:	andeq	r7, r4, r4, lsr #10
   47260:	andeq	r7, r4, r8, asr #10
   47264:	andeq	r7, r4, r8, asr r5
   47268:	andeq	r7, r4, r4, ror #10
   4726c:	andeq	r7, r4, r8, lsl #11
   47270:	muleq	r4, r8, r5
   47274:	andeq	r7, r4, r4, ror #11
   47278:	andeq	r7, r4, r4, lsl r6
   4727c:	andeq	r7, r4, r0, asr #5
   47280:	andeq	r7, r4, r8, lsr #12
   47284:	andeq	r7, r4, r0, asr #5
   47288:	muleq	r4, r8, r2
   4728c:	andeq	r7, r4, r0, asr r6
   47290:	andeq	r7, r4, ip, lsr r6
   47294:	andeq	r7, r4, r4, ror #12
   47298:	ldr	r4, [pc, #1056]	; 476c0 <fputs@plt+0x3661c>
   4729c:	mov	r0, r4
   472a0:	add	sp, sp, #20
   472a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   472a8:	add	sp, sp, #16
   472ac:	bx	lr
   472b0:	ldr	r1, [pc, #1036]	; 476c4 <fputs@plt+0x36620>
   472b4:	movw	r2, #259	; 0x103
   472b8:	add	r0, r1, #272	; 0x110
   472bc:	bl	10f18 <memcpy@plt>
   472c0:	mov	r4, #0
   472c4:	b	4729c <fputs@plt+0x361f8>
   472c8:	ldr	r1, [pc, #1016]	; 476c8 <fputs@plt+0x36624>
   472cc:	movw	r2, #259	; 0x103
   472d0:	sub	r0, r1, #272	; 0x110
   472d4:	b	472bc <fputs@plt+0x36218>
   472d8:	mov	r1, #0
   472dc:	mov	r0, r1
   472e0:	bl	3972c <fputs@plt+0x28688>
   472e4:	b	472c0 <fputs@plt+0x3621c>
   472e8:	ldr	r2, [sp, #8]
   472ec:	mov	r3, r2
   472f0:	ldr	r4, [r2, #4]
   472f4:	ldr	r6, [r3], #8
   472f8:	mov	r0, r6
   472fc:	str	r3, [sp, #8]
   47300:	bl	1df9c <fputs@plt+0xcef8>
   47304:	mov	r7, r0
   47308:	adds	r0, r6, #7
   4730c:	addmi	r0, r6, #14
   47310:	asr	r0, r0, #3
   47314:	add	r0, r0, #1
   47318:	asr	r1, r0, #31
   4731c:	bl	1df74 <fputs@plt+0xced0>
   47320:	mov	r8, r0
   47324:	mov	r1, #0
   47328:	mov	r0, #512	; 0x200
   4732c:	clz	r5, r8
   47330:	bl	249dc <fputs@plt+0x13938>
   47334:	cmp	r7, #0
   47338:	lsr	r5, r5, #5
   4733c:	mov	r9, r0
   47340:	moveq	r5, #1
   47344:	cmp	r0, #0
   47348:	moveq	r5, #1
   4734c:	cmp	r5, #0
   47350:	moveq	sl, #1
   47354:	beq	47424 <fputs@plt+0x36380>
   47358:	mvn	r4, #0
   4735c:	mov	r0, r9
   47360:	bl	177ec <fputs@plt+0x6748>
   47364:	mov	r0, r8
   47368:	bl	177ec <fputs@plt+0x6748>
   4736c:	mov	r0, r7
   47370:	bl	178ac <fputs@plt+0x6808>
   47374:	b	4729c <fputs@plt+0x361f8>
   47378:	cmp	fp, #5
   4737c:	bhi	4747c <fputs@plt+0x363d8>
   47380:	lsl	r2, sl, fp
   47384:	tst	r2, #38	; 0x26
   47388:	beq	4747c <fputs@plt+0x363d8>
   4738c:	add	r1, r3, #8
   47390:	ldr	r0, [r4, r1]
   47394:	sub	r2, r0, #1
   47398:	str	r2, [sp, #12]
   4739c:	add	r2, r4, r3
   473a0:	ldr	r2, [r2, #12]
   473a4:	add	r2, r2, r0
   473a8:	str	r2, [r4, r1]
   473ac:	mov	r2, #4
   473b0:	add	r3, r3, #4
   473b4:	ldr	r1, [r4, r3]
   473b8:	sub	r1, r1, #1
   473bc:	cmp	r1, #0
   473c0:	str	r1, [r4, r3]
   473c4:	movgt	r2, #0
   473c8:	tst	fp, #1
   473cc:	ldr	r3, [sp, #12]
   473d0:	add	r5, r5, r2
   473d4:	bic	r2, r3, #-2147483648	; 0x80000000
   473d8:	sdiv	r3, r2, r6
   473dc:	mls	r3, r6, r3, r2
   473e0:	str	r3, [sp, #12]
   473e4:	add	r3, r3, #1
   473e8:	and	r2, r3, #7
   473ec:	ldrb	r1, [r8, r3, asr #3]
   473f0:	lsl	r2, sl, r2
   473f4:	sxtb	r2, r2
   473f8:	beq	47498 <fputs@plt+0x363f4>
   473fc:	orr	r2, r2, r1
   47400:	cmp	fp, #5
   47404:	strb	r2, [r8, r3, asr #3]
   47408:	beq	47424 <fputs@plt+0x36380>
   4740c:	ldr	r1, [sp, #12]
   47410:	mov	r0, r7
   47414:	add	r1, r1, #1
   47418:	bl	1e30c <fputs@plt+0xd268>
   4741c:	cmp	r0, #0
   47420:	bne	47358 <fputs@plt+0x362b4>
   47424:	ldr	fp, [r4, r5, lsl #2]
   47428:	lsl	r3, r5, #2
   4742c:	cmp	fp, #0
   47430:	bne	47378 <fputs@plt+0x362d4>
   47434:	add	r1, r6, #1
   47438:	mov	r0, r7
   4743c:	bl	17f2c <fputs@plt+0x6e88>
   47440:	mov	r5, r0
   47444:	mov	r1, fp
   47448:	mov	r0, r7
   4744c:	bl	17f2c <fputs@plt+0x6e88>
   47450:	mov	fp, r0
   47454:	mov	r3, #1
   47458:	ldr	sl, [r7]
   4745c:	str	r3, [sp, #12]
   47460:	ldr	r4, [sp, #12]
   47464:	cmp	r6, r4
   47468:	bge	474b8 <fputs@plt+0x36414>
   4746c:	add	r4, r5, fp
   47470:	sub	r6, sl, r6
   47474:	add	r4, r4, r6
   47478:	b	4735c <fputs@plt+0x362b8>
   4747c:	add	r1, sp, #12
   47480:	mov	r0, #4
   47484:	str	r3, [sp, #4]
   47488:	bl	3972c <fputs@plt+0x28688>
   4748c:	mov	r2, #2
   47490:	ldr	r3, [sp, #4]
   47494:	b	473b0 <fputs@plt+0x3630c>
   47498:	bic	r2, r1, r2
   4749c:	mov	r0, r7
   474a0:	strb	r2, [r8, r3, asr #3]
   474a4:	mov	r2, r9
   474a8:	ldr	r1, [sp, #12]
   474ac:	add	r1, r1, #1
   474b0:	bl	162ac <fputs@plt+0x5208>
   474b4:	b	47424 <fputs@plt+0x36380>
   474b8:	mov	r1, r4
   474bc:	mov	r0, r7
   474c0:	bl	17f2c <fputs@plt+0x6e88>
   474c4:	ldrb	r3, [r8, r4, asr #3]
   474c8:	and	r2, r4, #7
   474cc:	asr	r3, r3, r2
   474d0:	and	r3, r3, #1
   474d4:	cmp	r0, r3
   474d8:	bne	4735c <fputs@plt+0x362b8>
   474dc:	add	r4, r4, #1
   474e0:	str	r4, [sp, #12]
   474e4:	b	47460 <fputs@plt+0x363bc>
   474e8:	ldr	r3, [sp, #8]
   474ec:	mov	r0, #0
   474f0:	ldr	r2, [r3]
   474f4:	ldr	r3, [pc, #464]	; 476cc <fputs@plt+0x36628>
   474f8:	str	r2, [r3, #264]	; 0x108
   474fc:	bl	1225c <fputs@plt+0x11b8>
   47500:	mov	r4, r0
   47504:	b	4729c <fputs@plt+0x361f8>
   47508:	ldr	r2, [sp, #8]
   4750c:	ldr	r3, [pc, #444]	; 476d0 <fputs@plt+0x3662c>
   47510:	ldr	r1, [r2, #4]
   47514:	ldr	r2, [r2]
   47518:	str	r2, [r3, #84]	; 0x54
   4751c:	str	r1, [r3, #88]	; 0x58
   47520:	b	472c0 <fputs@plt+0x3621c>
   47524:	ldr	r2, [sp, #8]
   47528:	ldr	r3, [pc, #412]	; 476cc <fputs@plt+0x36628>
   4752c:	add	r1, r2, #4
   47530:	ldr	r2, [r2]
   47534:	str	r1, [sp, #8]
   47538:	ldr	r4, [r3, #608]	; 0x260
   4753c:	cmp	r2, #0
   47540:	strne	r2, [r3, #608]	; 0x260
   47544:	b	4729c <fputs@plt+0x361f8>
   47548:	mov	r3, #0
   4754c:	str	r3, [sp, #12]
   47550:	ldr	r4, [sp, #12]
   47554:	b	4729c <fputs@plt+0x361f8>
   47558:	ldr	r3, [sp, #8]
   4755c:	ldr	r4, [r3]
   47560:	b	4729c <fputs@plt+0x361f8>
   47564:	ldr	r2, [sp, #8]
   47568:	ldr	r3, [r2]
   4756c:	ldr	r2, [r2, #4]
   47570:	ldr	r0, [r3, #16]
   47574:	mov	r3, #0
   47578:	mov	r1, r3
   4757c:	ldr	r0, [r0, #4]
   47580:	bl	1f290 <fputs@plt+0xe1ec>
   47584:	b	472c0 <fputs@plt+0x3621c>
   47588:	ldr	r3, [sp, #8]
   4758c:	ldrd	r2, [r3]
   47590:	strh	r3, [r2, #64]	; 0x40
   47594:	b	472c0 <fputs@plt+0x3621c>
   47598:	ldr	r3, [sp, #8]
   4759c:	ldr	r4, [r3]
   475a0:	add	r2, r3, #4
   475a4:	str	r2, [sp, #8]
   475a8:	mov	r0, r4
   475ac:	bl	15c88 <fputs@plt+0x4be4>
   475b0:	mov	r3, #27
   475b4:	cmp	r0, #1
   475b8:	mov	r1, r0
   475bc:	str	r3, [sp, #12]
   475c0:	ble	475d0 <fputs@plt+0x3652c>
   475c4:	add	r2, sp, #12
   475c8:	mov	r0, r4
   475cc:	bl	19a78 <fputs@plt+0x89d4>
   475d0:	ldr	r3, [sp, #12]
   475d4:	cmp	r3, #27
   475d8:	movne	r4, #124	; 0x7c
   475dc:	bne	4729c <fputs@plt+0x361f8>
   475e0:	b	472c0 <fputs@plt+0x3621c>
   475e4:	ldr	r3, [sp, #8]
   475e8:	ldm	r3, {r0, r5}
   475ec:	add	r2, r3, #12
   475f0:	str	r2, [sp, #8]
   475f4:	ldr	r4, [r3, #8]
   475f8:	cmp	r0, #0
   475fc:	beq	47608 <fputs@plt+0x36564>
   47600:	bl	1e6fc <fputs@plt+0xd658>
   47604:	str	r0, [r5]
   47608:	mov	r0, r4
   4760c:	bl	17740 <fputs@plt+0x669c>
   47610:	b	472c0 <fputs@plt+0x3621c>
   47614:	ldr	r3, [sp, #8]
   47618:	ldr	r2, [r3]
   4761c:	ldr	r3, [pc, #168]	; 476cc <fputs@plt+0x36628>
   47620:	str	r2, [r3, #268]	; 0x10c
   47624:	b	472c0 <fputs@plt+0x3621c>
   47628:	ldr	r3, [sp, #8]
   4762c:	ldr	r2, [r3]
   47630:	ldr	r3, [pc, #148]	; 476cc <fputs@plt+0x36628>
   47634:	str	r2, [r3, #24]
   47638:	b	472c0 <fputs@plt+0x3621c>
   4763c:	ldr	r3, [sp, #8]
   47640:	ldr	r2, [r3, #4]
   47644:	ldr	r3, [r3]
   47648:	str	r2, [r3, #140]	; 0x8c
   4764c:	b	472c0 <fputs@plt+0x3621c>
   47650:	ldr	r3, [pc, #116]	; 476cc <fputs@plt+0x36628>
   47654:	ldr	r4, [r3, #228]	; 0xe4
   47658:	clz	r4, r4
   4765c:	lsr	r4, r4, #5
   47660:	b	4729c <fputs@plt+0x361f8>
   47664:	ldr	r5, [sp, #8]
   47668:	ldr	r4, [r5]
   4766c:	ldr	r1, [r5, #4]
   47670:	mov	r0, r4
   47674:	bl	14b34 <fputs@plt+0x3a90>
   47678:	strb	r0, [r4, #148]	; 0x94
   4767c:	add	r3, r5, #16
   47680:	ldrb	r2, [r5, #8]
   47684:	str	r3, [sp, #8]
   47688:	strb	r2, [r4, #149]	; 0x95
   4768c:	strb	r2, [r4, #151]	; 0x97
   47690:	ldr	r3, [r5, #12]
   47694:	cmp	r3, #0
   47698:	str	r3, [r4, #144]	; 0x90
   4769c:	movle	r3, #0
   476a0:	movgt	r3, #1
   476a4:	cmp	r2, #0
   476a8:	movne	r3, #0
   476ac:	cmp	r3, #0
   476b0:	beq	472c0 <fputs@plt+0x3621c>
   476b4:	mov	r0, r4
   476b8:	bl	1ff60 <fputs@plt+0xeebc>
   476bc:	b	472c0 <fputs@plt+0x3621c>
   476c0:	andeq	lr, r1, r2, lsl r2
   476c4:	andeq	r0, r9, r4, lsl #18
   476c8:	andeq	r0, r9, r4, lsl sl
   476cc:	andeq	sl, r8, r0, lsr #2
   476d0:	andeq	r0, r9, r0, lsr #15
   476d4:	cmp	r1, #0
   476d8:	cmpne	r0, #0
   476dc:	push	{r4, r5, r6, lr}
   476e0:	movne	r4, r0
   476e4:	movne	r5, r1
   476e8:	bne	47724 <fputs@plt+0x36680>
   476ec:	mov	r4, #0
   476f0:	mov	r0, r4
   476f4:	pop	{r4, r5, r6, pc}
   476f8:	mov	r1, r5
   476fc:	mov	r0, r4
   47700:	bl	11080 <strcmp@plt>
   47704:	mov	r6, r0
   47708:	mov	r0, r4
   4770c:	bl	15c88 <fputs@plt+0x4be4>
   47710:	add	r0, r0, #1
   47714:	cmp	r6, #0
   47718:	add	r4, r4, r0
   4771c:	beq	476f0 <fputs@plt+0x3664c>
   47720:	mov	r0, r4
   47724:	bl	15c88 <fputs@plt+0x4be4>
   47728:	add	r0, r0, #1
   4772c:	add	r4, r4, r0
   47730:	ldrb	r0, [r4]
   47734:	cmp	r0, #0
   47738:	bne	476f8 <fputs@plt+0x36654>
   4773c:	b	476ec <fputs@plt+0x36648>
   47740:	push	{r4, lr}
   47744:	mov	r4, r2
   47748:	bl	476d4 <fputs@plt+0x36630>
   4774c:	adds	r1, r4, #0
   47750:	movne	r1, #1
   47754:	cmp	r0, #0
   47758:	bne	47764 <fputs@plt+0x366c0>
   4775c:	mov	r0, r1
   47760:	pop	{r4, pc}
   47764:	bl	233e4 <fputs@plt+0x12340>
   47768:	pop	{r4, pc}
   4776c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47770:	sub	sp, sp, #1184	; 0x4a0
   47774:	mov	r6, r3
   47778:	sub	sp, sp, #4
   4777c:	bic	r3, r3, #255	; 0xff
   47780:	ands	sl, r6, #4
   47784:	mov	fp, r1
   47788:	mov	r4, r2
   4778c:	and	r5, r6, #8
   47790:	str	r0, [sp]
   47794:	str	r3, [sp, #28]
   47798:	and	r3, r6, #16
   4779c:	streq	sl, [sp, #20]
   477a0:	str	r3, [sp, #4]
   477a4:	and	r3, r6, #1
   477a8:	str	r3, [sp, #16]
   477ac:	and	r3, r6, #2
   477b0:	str	r3, [sp, #24]
   477b4:	beq	477dc <fputs@plt+0x36738>
   477b8:	bic	r3, r6, #255	; 0xff
   477bc:	bic	r2, r6, #255	; 0xff
   477c0:	cmp	r3, #2048	; 0x800
   477c4:	cmpne	r3, #16384	; 0x4000
   477c8:	moveq	r3, #1
   477cc:	movne	r3, #0
   477d0:	cmp	r2, #524288	; 0x80000
   477d4:	orreq	r3, r3, #1
   477d8:	str	r3, [sp, #20]
   477dc:	ldr	r7, [pc, #1368]	; 47d3c <fputs@plt+0x36c98>
   477e0:	bl	11008 <getpid@plt>
   477e4:	ldr	r3, [r7, #348]	; 0x15c
   477e8:	cmp	r0, r3
   477ec:	beq	47804 <fputs@plt+0x36760>
   477f0:	bl	11008 <getpid@plt>
   477f4:	mov	r1, #0
   477f8:	str	r0, [r7, #348]	; 0x15c
   477fc:	mov	r0, r1
   47800:	bl	3972c <fputs@plt+0x28688>
   47804:	mov	r2, #80	; 0x50
   47808:	mov	r1, #0
   4780c:	mov	r0, r4
   47810:	bl	10e88 <memset@plt>
   47814:	bic	r3, r6, #255	; 0xff
   47818:	cmp	r3, #256	; 0x100
   4781c:	bne	479e8 <fputs@plt+0x36944>
   47820:	ldr	r3, [pc, #1304]	; 47d40 <fputs@plt+0x36c9c>
   47824:	add	r1, sp, #664	; 0x298
   47828:	mov	r0, fp
   4782c:	ldr	r3, [r3, #324]	; 0x144
   47830:	blx	r3
   47834:	cmp	r0, #0
   47838:	beq	4785c <fputs@plt+0x367b8>
   4783c:	mov	r0, #12
   47840:	mov	r1, #0
   47844:	bl	249dc <fputs@plt+0x13938>
   47848:	cmp	r0, #0
   4784c:	mvnne	r7, #0
   47850:	bne	478dc <fputs@plt+0x36838>
   47854:	mov	r8, #7
   47858:	b	47a10 <fputs@plt+0x3696c>
   4785c:	ldr	r3, [pc, #1240]	; 47d3c <fputs@plt+0x36c98>
   47860:	ldr	r1, [r3, #352]	; 0x160
   47864:	add	r3, sp, #672	; 0x2a0
   47868:	ldrd	r8, [r3, #-8]
   4786c:	ldrd	r2, [r3, #88]	; 0x58
   47870:	strd	r8, [sp, #8]
   47874:	strd	r2, [sp, #32]
   47878:	cmp	r1, #0
   4787c:	beq	4783c <fputs@plt+0x36798>
   47880:	ldrd	r2, [r1]
   47884:	ldrd	r8, [sp, #8]
   47888:	cmp	r3, r9
   4788c:	cmpeq	r2, r8
   47890:	bne	478b0 <fputs@plt+0x3680c>
   47894:	ldrd	r2, [r1, #8]
   47898:	ldrd	r8, [sp, #32]
   4789c:	cmp	r3, r9
   478a0:	cmpeq	r2, r8
   478a4:	addeq	r3, r1, #36	; 0x24
   478a8:	ldreq	r0, [r1, #36]	; 0x24
   478ac:	beq	478c0 <fputs@plt+0x3681c>
   478b0:	ldr	r1, [r1, #40]	; 0x28
   478b4:	b	47878 <fputs@plt+0x367d4>
   478b8:	add	r3, r0, #8
   478bc:	mov	r0, r2
   478c0:	cmp	r0, #0
   478c4:	beq	4783c <fputs@plt+0x36798>
   478c8:	ldmib	r0, {r1, r2}
   478cc:	cmp	r6, r1
   478d0:	bne	478b8 <fputs@plt+0x36814>
   478d4:	ldr	r7, [r0]
   478d8:	str	r2, [r3]
   478dc:	mov	r8, fp
   478e0:	str	r0, [r4, #28]
   478e4:	ldr	r3, [sp, #4]
   478e8:	cmp	sl, #0
   478ec:	ldr	r9, [sp, #24]
   478f0:	orrne	r9, r9, #64	; 0x40
   478f4:	cmp	r3, #0
   478f8:	orrne	r9, r9, #32768	; 0x8000
   478fc:	orrne	r9, r9, #128	; 0x80
   47900:	cmp	r7, #0
   47904:	bge	47a9c <fputs@plt+0x369f8>
   47908:	ldr	r3, [pc, #1076]	; 47d44 <fputs@plt+0x36ca0>
   4790c:	ands	r3, r6, r3
   47910:	str	r3, [sp, #4]
   47914:	beq	47a30 <fputs@plt+0x3698c>
   47918:	mov	r0, r8
   4791c:	bl	15c88 <fputs@plt+0x4be4>
   47920:	sub	r7, r0, #1
   47924:	ldrb	r3, [r8, r7]
   47928:	cmp	r3, #45	; 0x2d
   4792c:	bne	47a28 <fputs@plt+0x36984>
   47930:	mov	r2, r7
   47934:	mov	r1, r8
   47938:	add	r0, sp, #144	; 0x90
   4793c:	bl	10f18 <memcpy@plt>
   47940:	add	r3, sp, #1184	; 0x4a0
   47944:	add	r1, sp, #40	; 0x28
   47948:	add	r7, r3, r7
   4794c:	mov	r3, #0
   47950:	add	r0, sp, #144	; 0x90
   47954:	strb	r3, [r7, #-1040]	; 0xfffffbf0
   47958:	ldr	r3, [pc, #992]	; 47d40 <fputs@plt+0x36c9c>
   4795c:	ldr	r3, [r3, #324]	; 0x144
   47960:	blx	r3
   47964:	cmp	r0, #0
   47968:	movwne	r8, #1802	; 0x70a
   4796c:	bne	47a10 <fputs@plt+0x3696c>
   47970:	ldr	r3, [sp, #56]	; 0x38
   47974:	ldr	sl, [sp, #64]	; 0x40
   47978:	ldr	r2, [sp, #68]	; 0x44
   4797c:	ubfx	r3, r3, #0, #9
   47980:	str	r2, [sp, #8]
   47984:	mov	r2, r3
   47988:	orr	r1, r9, #131072	; 0x20000
   4798c:	str	r3, [sp, #32]
   47990:	mov	r0, r8
   47994:	bl	2bf48 <fputs@plt+0x1aea4>
   47998:	subs	r7, r0, #0
   4799c:	bge	47a80 <fputs@plt+0x369dc>
   479a0:	bl	11098 <__errno_location@plt>
   479a4:	ldr	r2, [r0]
   479a8:	ldr	r3, [sp, #24]
   479ac:	cmp	r2, #21
   479b0:	cmpne	r3, #0
   479b4:	ldr	r3, [sp, #32]
   479b8:	bne	47a54 <fputs@plt+0x369b0>
   479bc:	movw	r0, #33278	; 0x81fe
   479c0:	bl	2d0e0 <fputs@plt+0x1c03c>
   479c4:	mov	r2, r8
   479c8:	movw	r3, #33278	; 0x81fe
   479cc:	ldr	r1, [pc, #884]	; 47d48 <fputs@plt+0x36ca4>
   479d0:	bl	2c048 <fputs@plt+0x1afa4>
   479d4:	subs	r8, r0, #0
   479d8:	beq	47a10 <fputs@plt+0x3696c>
   479dc:	ldr	r0, [r4, #28]
   479e0:	bl	177ec <fputs@plt+0x6748>
   479e4:	b	47a10 <fputs@plt+0x3696c>
   479e8:	cmp	fp, #0
   479ec:	movne	r8, fp
   479f0:	bne	47a20 <fputs@plt+0x3697c>
   479f4:	ldr	r3, [sp]
   479f8:	add	r1, sp, #664	; 0x298
   479fc:	ldr	r0, [r3, #8]
   47a00:	bl	39854 <fputs@plt+0x287b0>
   47a04:	subs	r8, r0, #0
   47a08:	addeq	r8, sp, #664	; 0x298
   47a0c:	beq	47a20 <fputs@plt+0x3697c>
   47a10:	mov	r0, r8
   47a14:	add	sp, sp, #1184	; 0x4a0
   47a18:	add	sp, sp, #4
   47a1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47a20:	mvn	r7, #0
   47a24:	b	478e4 <fputs@plt+0x36840>
   47a28:	sub	r7, r7, #1
   47a2c:	b	47924 <fputs@plt+0x36880>
   47a30:	cmp	r5, #0
   47a34:	ldrne	r3, [sp, #4]
   47a38:	moveq	sl, r5
   47a3c:	moveq	r3, r5
   47a40:	streq	r5, [sp, #8]
   47a44:	movne	sl, r3
   47a48:	strne	r3, [sp, #8]
   47a4c:	movne	r3, #384	; 0x180
   47a50:	b	47984 <fputs@plt+0x368e0>
   47a54:	bic	r1, r9, #66	; 0x42
   47a58:	mov	r2, r3
   47a5c:	orr	r1, r1, #131072	; 0x20000
   47a60:	mov	r0, r8
   47a64:	bl	2bf48 <fputs@plt+0x1aea4>
   47a68:	bic	r6, r6, #6
   47a6c:	subs	r7, r0, #0
   47a70:	orr	r6, r6, #1
   47a74:	blt	479bc <fputs@plt+0x36918>
   47a78:	mov	r3, #1
   47a7c:	str	r3, [sp, #16]
   47a80:	ldr	r3, [sp, #4]
   47a84:	cmp	r3, #0
   47a88:	beq	47a9c <fputs@plt+0x369f8>
   47a8c:	mov	r1, sl
   47a90:	mov	r0, r7
   47a94:	ldr	r2, [sp, #8]
   47a98:	bl	17dcc <fputs@plt+0x6d28>
   47a9c:	ldr	r3, [sp, #1224]	; 0x4c8
   47aa0:	ldr	r9, [pc, #664]	; 47d40 <fputs@plt+0x36c9c>
   47aa4:	cmp	r3, #0
   47aa8:	strne	r6, [r3]
   47aac:	ldr	r3, [r4, #28]
   47ab0:	cmp	r3, #0
   47ab4:	strne	r7, [r3]
   47ab8:	strne	r6, [r3, #4]
   47abc:	cmp	r5, #0
   47ac0:	beq	47ad4 <fputs@plt+0x36a30>
   47ac4:	mov	r0, r8
   47ac8:	ldr	r3, [r9, #468]	; 0x1d4
   47acc:	mov	r5, #32
   47ad0:	blx	r3
   47ad4:	ldr	r3, [sp, #16]
   47ad8:	str	r7, [r4, #12]
   47adc:	ldr	r1, [pc, #616]	; 47d4c <fputs@plt+0x36ca8>
   47ae0:	str	fp, [r4, #32]
   47ae4:	cmp	r3, #0
   47ae8:	ldr	r3, [sp, #28]
   47aec:	orrne	r5, r5, #2
   47af0:	cmp	r3, #256	; 0x100
   47af4:	ldr	r3, [sp, #20]
   47af8:	orrne	r5, r5, #128	; 0x80
   47afc:	cmp	r3, #0
   47b00:	ldr	r3, [sp]
   47b04:	orrne	r5, r5, #8
   47b08:	tst	r6, #64	; 0x40
   47b0c:	orrne	r5, r5, #64	; 0x40
   47b10:	tst	r5, #64	; 0x40
   47b14:	movne	r0, fp
   47b18:	moveq	r0, #0
   47b1c:	str	r3, [r4, #4]
   47b20:	ldrd	r2, [r9, #176]	; 0xb0
   47b24:	strh	r5, [r4, #18]
   47b28:	strd	r2, [r4, #64]	; 0x40
   47b2c:	mov	r2, #1
   47b30:	bl	47740 <fputs@plt+0x3669c>
   47b34:	cmp	r0, #0
   47b38:	ldr	r1, [pc, #528]	; 47d50 <fputs@plt+0x36cac>
   47b3c:	ldrhne	r3, [r4, #18]
   47b40:	orrne	r3, r3, #16
   47b44:	strhne	r3, [r4, #18]
   47b48:	ldr	r3, [sp]
   47b4c:	ldr	r0, [r3, #16]
   47b50:	bl	11080 <strcmp@plt>
   47b54:	cmp	r0, #0
   47b58:	ldrheq	r3, [r4, #18]
   47b5c:	orreq	r3, r3, #1
   47b60:	strheq	r3, [r4, #18]
   47b64:	ands	r8, r5, #128	; 0x80
   47b68:	ldrne	sl, [pc, #484]	; 47d54 <fputs@plt+0x36cb0>
   47b6c:	movne	r8, #0
   47b70:	bne	47c98 <fputs@plt+0x36bf4>
   47b74:	mov	r1, r4
   47b78:	mov	r0, fp
   47b7c:	ldr	r3, [sp]
   47b80:	ldr	r3, [r3, #20]
   47b84:	ldr	r3, [r3]
   47b88:	blx	r3
   47b8c:	ldr	r3, [pc, #452]	; 47d58 <fputs@plt+0x36cb4>
   47b90:	mov	sl, r0
   47b94:	cmp	r0, r3
   47b98:	bne	47cc4 <fputs@plt+0x36c20>
   47b9c:	add	r1, sp, #144	; 0x90
   47ba0:	ldr	r0, [r4, #12]
   47ba4:	ldr	r3, [r9, #336]	; 0x150
   47ba8:	blx	r3
   47bac:	subs	r8, r0, #0
   47bb0:	beq	47bdc <fputs@plt+0x36b38>
   47bb4:	bl	11098 <__errno_location@plt>
   47bb8:	ldr	r3, [r0]
   47bbc:	mov	r8, #10
   47bc0:	str	r3, [r4, #20]
   47bc4:	mov	r1, r7
   47bc8:	movw	r2, #32813	; 0x802d
   47bcc:	mov	r0, r4
   47bd0:	mvn	r7, #0
   47bd4:	bl	2c2b4 <fputs@plt+0x1b210>
   47bd8:	b	47c98 <fputs@plt+0x36bf4>
   47bdc:	ldr	r6, [pc, #344]	; 47d3c <fputs@plt+0x36c98>
   47be0:	add	r9, sp, #48	; 0x30
   47be4:	ldrd	r2, [sp, #144]	; 0x90
   47be8:	ldr	r5, [r6, #352]	; 0x160
   47bec:	strd	r2, [sp, #40]	; 0x28
   47bf0:	ldrd	r2, [sp, #240]	; 0xf0
   47bf4:	strd	r2, [r9], #-8
   47bf8:	cmp	r5, #0
   47bfc:	beq	47d20 <fputs@plt+0x36c7c>
   47c00:	mov	r2, #16
   47c04:	mov	r1, r5
   47c08:	mov	r0, r9
   47c0c:	bl	10e10 <memcmp@plt>
   47c10:	cmp	r0, #0
   47c14:	bne	47c28 <fputs@plt+0x36b84>
   47c18:	ldr	r3, [r5, #24]
   47c1c:	add	r3, r3, #1
   47c20:	str	r3, [r5, #24]
   47c24:	b	47c94 <fputs@plt+0x36bf0>
   47c28:	ldr	r5, [r5, #40]	; 0x28
   47c2c:	b	47bf8 <fputs@plt+0x36b54>
   47c30:	mov	r2, #24
   47c34:	mov	r1, #0
   47c38:	add	r0, r5, #16
   47c3c:	bl	10e88 <memset@plt>
   47c40:	add	r3, sp, #48	; 0x30
   47c44:	add	ip, sp, #40	; 0x28
   47c48:	mov	r2, r5
   47c4c:	add	lr, r3, #8
   47c50:	mov	r3, ip
   47c54:	add	r2, r2, #8
   47c58:	ldm	r3!, {r0, r1}
   47c5c:	cmp	r3, lr
   47c60:	mov	ip, r3
   47c64:	str	r0, [r2, #-8]
   47c68:	str	r1, [r2, #-4]
   47c6c:	bne	47c50 <fputs@plt+0x36bac>
   47c70:	mov	r3, #1
   47c74:	mov	r2, #0
   47c78:	str	r3, [r5, #24]
   47c7c:	ldr	r3, [r6, #352]	; 0x160
   47c80:	str	r5, [r6, #352]	; 0x160
   47c84:	cmp	r3, r2
   47c88:	str	r3, [r5, #40]	; 0x28
   47c8c:	str	r2, [r5, #44]	; 0x2c
   47c90:	strne	r5, [r3, #44]	; 0x2c
   47c94:	str	r5, [r4, #8]
   47c98:	mov	r3, #0
   47c9c:	cmp	r8, r3
   47ca0:	str	r3, [r4, #20]
   47ca4:	beq	47d10 <fputs@plt+0x36c6c>
   47ca8:	cmn	r7, #1
   47cac:	beq	479dc <fputs@plt+0x36938>
   47cb0:	movw	r2, #32898	; 0x8082
   47cb4:	mov	r1, r7
   47cb8:	mov	r0, r4
   47cbc:	bl	2c2b4 <fputs@plt+0x1b210>
   47cc0:	b	479dc <fputs@plt+0x36938>
   47cc4:	add	r3, r3, #152	; 0x98
   47cc8:	cmp	r0, r3
   47ccc:	bne	47c98 <fputs@plt+0x36bf4>
   47cd0:	mov	r0, fp
   47cd4:	bl	10f00 <strlen@plt>
   47cd8:	add	r6, r0, #6
   47cdc:	mov	r0, r6
   47ce0:	asr	r1, r6, #31
   47ce4:	bl	249dc <fputs@plt+0x13938>
   47ce8:	subs	r5, r0, #0
   47cec:	moveq	r8, #7
   47cf0:	beq	47d08 <fputs@plt+0x36c64>
   47cf4:	mov	r3, fp
   47cf8:	ldr	r2, [pc, #92]	; 47d5c <fputs@plt+0x36cb8>
   47cfc:	mov	r1, r5
   47d00:	mov	r0, r6
   47d04:	bl	29454 <fputs@plt+0x183b0>
   47d08:	str	r5, [r4, #24]
   47d0c:	b	47c98 <fputs@plt+0x36bf4>
   47d10:	mov	r0, r4
   47d14:	str	sl, [r4]
   47d18:	bl	2c944 <fputs@plt+0x1b8a0>
   47d1c:	b	47a10 <fputs@plt+0x3696c>
   47d20:	mov	r0, #48	; 0x30
   47d24:	mov	r1, #0
   47d28:	bl	249dc <fputs@plt+0x13938>
   47d2c:	subs	r5, r0, #0
   47d30:	bne	47c30 <fputs@plt+0x36b8c>
   47d34:	mov	r8, #7
   47d38:	b	47bc4 <fputs@plt+0x36b20>
   47d3c:	andeq	r0, r9, r0, lsr #15
   47d40:	andeq	sl, r8, r0, lsr #2
   47d44:	andeq	r0, r8, r0, lsl #16
   47d48:	andeq	r6, r7, fp, ror #2
   47d4c:	andeq	r6, r7, r0, ror r1
   47d50:	andeq	r6, r7, r5, ror r1
   47d54:	andeq	r1, r7, ip, lsr #14
   47d58:	andeq	r1, r7, r0, ror #13
   47d5c:	andeq	r6, r7, pc, ror r1
   47d60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47d64:	sub	sp, sp, #148	; 0x94
   47d68:	mov	r5, r0
   47d6c:	mov	r6, r3
   47d70:	str	r2, [sp, #16]
   47d74:	str	r1, [sp, #24]
   47d78:	bl	132c0 <fputs@plt+0x221c>
   47d7c:	ldr	r4, [r5, #36]	; 0x24
   47d80:	str	r0, [sp, #20]
   47d84:	cmp	r4, #0
   47d88:	bne	47f44 <fputs@plt+0x36ea0>
   47d8c:	mov	r0, #16
   47d90:	mov	r1, #0
   47d94:	bl	249dc <fputs@plt+0x13938>
   47d98:	subs	r7, r0, #0
   47d9c:	moveq	r8, #7
   47da0:	beq	47ed4 <fputs@plt+0x36e30>
   47da4:	mov	r1, r4
   47da8:	mov	r2, #16
   47dac:	bl	10e88 <memset@plt>
   47db0:	ldr	r3, [r5, #8]
   47db4:	ldr	r4, [r3, #28]
   47db8:	str	r3, [sp, #28]
   47dbc:	cmp	r4, #0
   47dc0:	bne	47f24 <fputs@plt+0x36e80>
   47dc4:	ldr	r3, [pc, #1072]	; 481fc <fputs@plt+0x37158>
   47dc8:	add	r1, sp, #40	; 0x28
   47dcc:	ldr	r0, [r5, #12]
   47dd0:	ldr	fp, [r5, #32]
   47dd4:	ldr	r3, [r3, #336]	; 0x150
   47dd8:	blx	r3
   47ddc:	subs	r9, r0, #0
   47de0:	movwne	r8, #1802	; 0x70a
   47de4:	bne	47ebc <fputs@plt+0x36e18>
   47de8:	mov	r0, fp
   47dec:	bl	10f00 <strlen@plt>
   47df0:	add	r8, r0, #42	; 0x2a
   47df4:	mov	sl, r0
   47df8:	mov	r1, r9
   47dfc:	mov	r0, r8
   47e00:	bl	249dc <fputs@plt+0x13938>
   47e04:	subs	r4, r0, #0
   47e08:	beq	47fd4 <fputs@plt+0x36f30>
   47e0c:	mov	r2, r8
   47e10:	add	r8, r4, #36	; 0x24
   47e14:	mov	r1, r9
   47e18:	bl	10e88 <memset@plt>
   47e1c:	mov	r3, fp
   47e20:	ldr	r2, [pc, #984]	; 48200 <fputs@plt+0x3715c>
   47e24:	mov	r1, r8
   47e28:	add	r0, sl, #6
   47e2c:	str	r8, [r4, #8]
   47e30:	bl	29454 <fputs@plt+0x183b0>
   47e34:	mvn	r3, #0
   47e38:	str	r3, [r4, #12]
   47e3c:	ldr	r3, [r5, #8]
   47e40:	str	r4, [r3, #28]
   47e44:	str	r3, [r4]
   47e48:	mov	r3, #8
   47e4c:	str	r3, [r4, #4]
   47e50:	ldr	r3, [sp, #28]
   47e54:	ldrb	r3, [r3, #21]
   47e58:	cmp	r3, #0
   47e5c:	bne	47f24 <fputs@plt+0x36e80>
   47e60:	mov	r2, r9
   47e64:	ldr	r1, [pc, #920]	; 48204 <fputs@plt+0x37160>
   47e68:	ldr	r0, [r5, #32]
   47e6c:	bl	47740 <fputs@plt+0x3669c>
   47e70:	cmp	r0, #0
   47e74:	mov	r0, r8
   47e78:	movne	r3, #1
   47e7c:	moveq	r9, #66	; 0x42
   47e80:	mov	r1, r9
   47e84:	strbne	r3, [r4, #22]
   47e88:	ldr	r2, [sp, #56]	; 0x38
   47e8c:	ubfx	r2, r2, #0, #9
   47e90:	bl	2bf48 <fputs@plt+0x1aea4>
   47e94:	cmp	r0, #0
   47e98:	str	r0, [r4, #12]
   47e9c:	bge	47ee0 <fputs@plt+0x36e3c>
   47ea0:	movw	r0, #31812	; 0x7c44
   47ea4:	bl	2d0e0 <fputs@plt+0x1c03c>
   47ea8:	mov	r2, r8
   47eac:	movw	r3, #31812	; 0x7c44
   47eb0:	ldr	r1, [pc, #848]	; 48208 <fputs@plt+0x37164>
   47eb4:	bl	2c048 <fputs@plt+0x1afa4>
   47eb8:	mov	r8, r0
   47ebc:	mov	r0, r5
   47ec0:	bl	2c300 <fputs@plt+0x1b25c>
   47ec4:	mov	r0, r7
   47ec8:	bl	177ec <fputs@plt+0x6748>
   47ecc:	cmp	r8, #0
   47ed0:	beq	47f44 <fputs@plt+0x36ea0>
   47ed4:	mov	r0, r8
   47ed8:	add	sp, sp, #148	; 0x94
   47edc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47ee0:	ldr	r1, [sp, #64]	; 0x40
   47ee4:	ldr	r2, [sp, #68]	; 0x44
   47ee8:	bl	17dcc <fputs@plt+0x6d28>
   47eec:	mov	r3, #1
   47ef0:	mov	r2, #128	; 0x80
   47ef4:	ldr	r0, [r5, #8]
   47ef8:	mov	r1, r3
   47efc:	bl	1a3a4 <fputs@plt+0x9300>
   47f00:	cmp	r0, #0
   47f04:	beq	47f9c <fputs@plt+0x36ef8>
   47f08:	mov	r3, #1
   47f0c:	mov	r2, #128	; 0x80
   47f10:	ldr	r0, [r5, #8]
   47f14:	mov	r1, #0
   47f18:	bl	1a3a4 <fputs@plt+0x9300>
   47f1c:	subs	r8, r0, #0
   47f20:	bne	47ebc <fputs@plt+0x36e18>
   47f24:	ldr	r3, [r4, #28]
   47f28:	str	r4, [r7]
   47f2c:	add	r3, r3, #1
   47f30:	str	r3, [r4, #28]
   47f34:	ldr	r3, [r4, #32]
   47f38:	str	r7, [r5, #36]	; 0x24
   47f3c:	str	r3, [r7, #4]
   47f40:	str	r7, [r4, #32]
   47f44:	ldr	r3, [r5, #36]	; 0x24
   47f48:	ldr	r2, [sp, #24]
   47f4c:	ldr	r4, [r3]
   47f50:	ldr	r3, [sp, #20]
   47f54:	add	r7, r3, r2
   47f58:	sdiv	r7, r7, r3
   47f5c:	mul	r7, r3, r7
   47f60:	ldrh	r3, [r4, #20]
   47f64:	cmp	r3, r7
   47f68:	bge	4812c <fputs@plt+0x37088>
   47f6c:	ldr	r0, [r4, #12]
   47f70:	ldr	r3, [sp, #16]
   47f74:	cmp	r0, #0
   47f78:	str	r3, [r4, #16]
   47f7c:	bge	47fdc <fputs@plt+0x36f38>
   47f80:	lsl	r1, r7, #2
   47f84:	ldr	r0, [r4, #24]
   47f88:	bl	24a0c <fputs@plt+0x13968>
   47f8c:	cmp	r0, #0
   47f90:	bne	48104 <fputs@plt+0x37060>
   47f94:	movw	r6, #3082	; 0xc0a
   47f98:	b	480c0 <fputs@plt+0x3701c>
   47f9c:	mov	r2, #0
   47fa0:	mov	r3, #0
   47fa4:	ldr	r0, [r4, #12]
   47fa8:	bl	16aa8 <fputs@plt+0x5a04>
   47fac:	cmp	r0, #0
   47fb0:	beq	47f08 <fputs@plt+0x36e64>
   47fb4:	mov	r2, r8
   47fb8:	movw	r3, #31828	; 0x7c54
   47fbc:	ldr	r1, [pc, #584]	; 4820c <fputs@plt+0x37168>
   47fc0:	movw	r0, #4618	; 0x120a
   47fc4:	bl	2c048 <fputs@plt+0x1afa4>
   47fc8:	subs	r8, r0, #0
   47fcc:	beq	47f08 <fputs@plt+0x36e64>
   47fd0:	b	47ebc <fputs@plt+0x36e18>
   47fd4:	mov	r8, #7
   47fd8:	b	47ebc <fputs@plt+0x36e18>
   47fdc:	ldr	r3, [pc, #536]	; 481fc <fputs@plt+0x37158>
   47fe0:	add	r1, sp, #40	; 0x28
   47fe4:	ldr	r3, [r3, #336]	; 0x150
   47fe8:	blx	r3
   47fec:	cmp	r0, #0
   47ff0:	bne	481ec <fputs@plt+0x37148>
   47ff4:	ldr	r3, [sp, #16]
   47ff8:	mul	r1, r3, r7
   47ffc:	ldrd	r2, [sp, #88]	; 0x58
   48000:	asr	r9, r1, #31
   48004:	cmp	r2, r1
   48008:	sbcs	ip, r3, r9
   4800c:	bge	47f80 <fputs@plt+0x36edc>
   48010:	cmp	r6, #0
   48014:	beq	480c0 <fputs@plt+0x3701c>
   48018:	asr	ip, r3, #31
   4801c:	ldr	sl, [pc, #492]	; 48210 <fputs@plt+0x3716c>
   48020:	mov	fp, r0
   48024:	add	r9, sp, #36	; 0x24
   48028:	ubfx	r5, ip, #0, #12
   4802c:	adds	r5, r5, r2
   48030:	lsr	r5, r5, #12
   48034:	adc	r3, r0, r3
   48038:	cmp	r1, #0
   4803c:	orr	r5, r5, r3, lsl #20
   48040:	add	r3, r1, #4080	; 0xff0
   48044:	add	r3, r3, #15
   48048:	add	r2, r5, #1
   4804c:	movlt	r1, r3
   48050:	lsl	r2, r2, #12
   48054:	asr	r1, r1, #12
   48058:	asr	r3, r2, #31
   4805c:	subs	r6, r2, #1
   48060:	sbc	r8, r3, #0
   48064:	cmp	r1, r5
   48068:	ble	47f80 <fputs@plt+0x36edc>
   4806c:	mov	r3, #1
   48070:	mov	r2, r6
   48074:	str	sl, [sp]
   48078:	add	r5, r5, #1
   4807c:	stmib	sp, {r3, r9}
   48080:	mov	r3, r8
   48084:	ldr	r0, [r4, #12]
   48088:	str	r1, [sp, #28]
   4808c:	str	fp, [sp, #36]	; 0x24
   48090:	bl	1ae3c <fputs@plt+0x9d98>
   48094:	adds	r6, r6, #4096	; 0x1000
   48098:	ldr	r1, [sp, #28]
   4809c:	adc	r8, r8, #0
   480a0:	cmp	r0, #1
   480a4:	beq	48064 <fputs@plt+0x36fc0>
   480a8:	ldr	r1, [pc, #356]	; 48214 <fputs@plt+0x37170>
   480ac:	movw	r3, #31960	; 0x7cd8
   480b0:	movw	r0, #4874	; 0x130a
   480b4:	ldr	r2, [r4, #8]
   480b8:	bl	2c048 <fputs@plt+0x1afa4>
   480bc:	mov	r6, r0
   480c0:	mov	r8, r6
   480c4:	ldrh	r3, [r4, #20]
   480c8:	ldr	r2, [sp, #24]
   480cc:	cmp	r3, r2
   480d0:	ldrgt	r3, [r4, #24]
   480d4:	movle	r3, #0
   480d8:	ldrgt	r3, [r3, r2, lsl #2]
   480dc:	ldr	r2, [sp, #184]	; 0xb8
   480e0:	str	r3, [r2]
   480e4:	clz	r3, r8
   480e8:	ldrb	r2, [r4, #22]
   480ec:	lsr	r3, r3, #5
   480f0:	cmp	r2, #0
   480f4:	moveq	r3, #0
   480f8:	cmp	r3, #0
   480fc:	movne	r8, #8
   48100:	b	47ed4 <fputs@plt+0x36e30>
   48104:	ldr	r3, [sp, #16]
   48108:	str	r0, [r4, #24]
   4810c:	ldr	r2, [sp, #20]
   48110:	ldr	r6, [pc, #228]	; 481fc <fputs@plt+0x37158>
   48114:	asr	r9, r3, #31
   48118:	mov	r8, r3
   4811c:	mul	r5, r3, r2
   48120:	ldrh	r2, [r4, #20]
   48124:	cmp	r2, r7
   48128:	blt	48134 <fputs@plt+0x37090>
   4812c:	mov	r8, #0
   48130:	b	480c4 <fputs@plt+0x37020>
   48134:	ldr	r1, [r4, #12]
   48138:	cmp	r1, #0
   4813c:	blt	48194 <fputs@plt+0x370f0>
   48140:	ldrb	r3, [r4, #22]
   48144:	mov	r0, #0
   48148:	ldr	sl, [r6, #540]	; 0x21c
   4814c:	str	r1, [sp]
   48150:	mov	r1, r5
   48154:	cmp	r3, #0
   48158:	ldr	r3, [sp, #16]
   4815c:	smull	r2, r3, r2, r3
   48160:	strd	r2, [sp, #8]
   48164:	mov	r3, #1
   48168:	moveq	r2, #3
   4816c:	movne	r2, r3
   48170:	blx	sl
   48174:	cmn	r0, #1
   48178:	mov	sl, r0
   4817c:	bne	481b4 <fputs@plt+0x37110>
   48180:	movw	r3, #31987	; 0x7cf3
   48184:	ldr	r1, [pc, #140]	; 48218 <fputs@plt+0x37174>
   48188:	movw	r0, #5386	; 0x150a
   4818c:	ldr	r2, [r4, #8]
   48190:	b	480b8 <fputs@plt+0x37014>
   48194:	mov	r0, r8
   48198:	mov	r1, r9
   4819c:	bl	249dc <fputs@plt+0x13938>
   481a0:	subs	sl, r0, #0
   481a4:	beq	481f4 <fputs@plt+0x37150>
   481a8:	mov	r1, #0
   481ac:	ldr	r2, [sp, #16]
   481b0:	bl	10e88 <memset@plt>
   481b4:	ldrh	r3, [r4, #20]
   481b8:	mov	r2, #0
   481bc:	ldr	r1, [sp, #20]
   481c0:	cmp	r2, r1
   481c4:	addge	r3, r3, r1
   481c8:	strhge	r3, [r4, #20]
   481cc:	bge	48120 <fputs@plt+0x3707c>
   481d0:	ldr	r1, [r4, #24]
   481d4:	add	r0, r3, r2
   481d8:	add	r2, r2, #1
   481dc:	str	sl, [r1, r0, lsl #2]
   481e0:	ldr	r1, [sp, #16]
   481e4:	add	sl, sl, r1
   481e8:	b	481bc <fputs@plt+0x37118>
   481ec:	movw	r6, #4874	; 0x130a
   481f0:	b	480c0 <fputs@plt+0x3701c>
   481f4:	mov	r6, #7
   481f8:	b	480c0 <fputs@plt+0x3701c>
   481fc:	andeq	sl, r8, r0, lsr #2
   48200:	andeq	r6, r7, r7, lsl #3
   48204:	andeq	r6, r7, lr, lsl #3
   48208:	andeq	r6, r7, fp, ror #2
   4820c:	andeq	r4, r7, r3, ror #30
   48210:	strdeq	r7, [r7], -r9
   48214:	andeq	r9, r7, sl, rrx
   48218:	andeq	r4, r7, r9, lsr pc
   4821c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48220:	sub	sp, sp, #148	; 0x94
   48224:	subs	r5, r1, #0
   48228:	mov	fp, r0
   4822c:	str	r2, [sp, #24]
   48230:	str	r3, [sp, #36]	; 0x24
   48234:	beq	48264 <fputs@plt+0x371c0>
   48238:	ldrb	r6, [r5]
   4823c:	mov	r0, r5
   48240:	ldr	r1, [pc, #2628]	; 48c8c <fputs@plt+0x37be8>
   48244:	bl	11080 <strcmp@plt>
   48248:	cmp	r0, #0
   4824c:	clz	r4, r6
   48250:	lsr	r4, r4, #5
   48254:	beq	48288 <fputs@plt+0x371e4>
   48258:	cmp	r6, #0
   4825c:	movne	r4, #0
   48260:	bne	48278 <fputs@plt+0x371d4>
   48264:	ldr	r3, [sp, #24]
   48268:	mov	r4, #1
   4826c:	ldrb	r3, [r3, #68]	; 0x44
   48270:	cmp	r3, #2
   48274:	beq	48288 <fputs@plt+0x371e4>
   48278:	ldr	r3, [sp, #188]	; 0xbc
   4827c:	ands	r3, r3, #128	; 0x80
   48280:	str	r3, [sp, #28]
   48284:	beq	4829c <fputs@plt+0x371f8>
   48288:	ldr	r3, [sp, #184]	; 0xb8
   4828c:	orr	r3, r3, #2
   48290:	str	r3, [sp, #184]	; 0xb8
   48294:	mov	r3, #1
   48298:	str	r3, [sp, #28]
   4829c:	ldr	r3, [sp, #188]	; 0xbc
   482a0:	tst	r3, #256	; 0x100
   482a4:	beq	482c0 <fputs@plt+0x3721c>
   482a8:	ldr	r3, [sp, #28]
   482ac:	orrs	r3, r3, r4
   482b0:	ldrne	r3, [sp, #188]	; 0xbc
   482b4:	bicne	r3, r3, #768	; 0x300
   482b8:	orrne	r3, r3, #512	; 0x200
   482bc:	strne	r3, [sp, #188]	; 0xbc
   482c0:	mov	r0, #48	; 0x30
   482c4:	mov	r1, #0
   482c8:	bl	1df74 <fputs@plt+0xced0>
   482cc:	subs	r9, r0, #0
   482d0:	beq	48378 <fputs@plt+0x372d4>
   482d4:	mov	r3, #0
   482d8:	cmp	r4, #0
   482dc:	strb	r3, [r9, #8]
   482e0:	ldr	r3, [sp, #24]
   482e4:	str	r3, [r9]
   482e8:	mov	r3, #1
   482ec:	str	r9, [r9, #32]
   482f0:	str	r3, [r9, #36]	; 0x24
   482f4:	beq	48314 <fputs@plt+0x37270>
   482f8:	mov	r0, #84	; 0x54
   482fc:	mov	r1, #0
   48300:	bl	1df74 <fputs@plt+0xced0>
   48304:	subs	r7, r0, #0
   48308:	bne	484e8 <fputs@plt+0x37444>
   4830c:	mov	r6, #7
   48310:	b	48678 <fputs@plt+0x375d4>
   48314:	ldr	r3, [sp, #28]
   48318:	cmp	r3, #0
   4831c:	beq	4832c <fputs@plt+0x37288>
   48320:	ldr	r3, [sp, #188]	; 0xbc
   48324:	tst	r3, #64	; 0x40
   48328:	beq	482f8 <fputs@plt+0x37254>
   4832c:	ldr	r3, [sp, #188]	; 0xbc
   48330:	tst	r3, #131072	; 0x20000
   48334:	beq	482f8 <fputs@plt+0x37254>
   48338:	mov	r0, r5
   4833c:	bl	15c88 <fputs@plt+0x4be4>
   48340:	ldr	r7, [fp, #8]
   48344:	add	r6, r0, #1
   48348:	add	r7, r7, #1
   4834c:	cmp	r6, r7
   48350:	movge	r0, r6
   48354:	movlt	r0, r7
   48358:	asr	r1, r0, #31
   4835c:	bl	1c538 <fputs@plt+0xb494>
   48360:	mov	r3, #1
   48364:	subs	r4, r0, #0
   48368:	strb	r3, [r9, #9]
   4836c:	bne	48380 <fputs@plt+0x372dc>
   48370:	mov	r0, r9
   48374:	bl	177ec <fputs@plt+0x6748>
   48378:	mov	r6, #7
   4837c:	b	48498 <fputs@plt+0x373f4>
   48380:	ldr	r3, [sp, #28]
   48384:	cmp	r3, #0
   48388:	beq	48460 <fputs@plt+0x373bc>
   4838c:	mov	r2, r6
   48390:	mov	r1, r5
   48394:	bl	10f18 <memcpy@plt>
   48398:	ldr	r3, [pc, #2288]	; 48c90 <fputs@plt+0x37bec>
   4839c:	ldr	r6, [r3, #620]	; 0x26c
   483a0:	cmp	r6, #0
   483a4:	beq	483f0 <fputs@plt+0x3734c>
   483a8:	ldr	r7, [r6]
   483ac:	mov	r0, r4
   483b0:	ldr	r1, [r7, #176]	; 0xb0
   483b4:	bl	11080 <strcmp@plt>
   483b8:	cmp	r0, #0
   483bc:	bne	484e0 <fputs@plt+0x3743c>
   483c0:	ldr	r3, [r7]
   483c4:	cmp	fp, r3
   483c8:	bne	484e0 <fputs@plt+0x3743c>
   483cc:	ldr	r3, [sp, #24]
   483d0:	ldr	r3, [r3, #20]
   483d4:	sub	r3, r3, #1
   483d8:	cmp	r3, #0
   483dc:	bge	484a4 <fputs@plt+0x37400>
   483e0:	ldr	r3, [r6, #64]	; 0x40
   483e4:	str	r6, [r9, #4]
   483e8:	add	r3, r3, #1
   483ec:	str	r3, [r6, #64]	; 0x40
   483f0:	mov	r0, r4
   483f4:	bl	177ec <fputs@plt+0x6748>
   483f8:	cmp	r6, #0
   483fc:	beq	482f8 <fputs@plt+0x37254>
   48400:	ldrb	r3, [r9, #9]
   48404:	cmp	r3, #0
   48408:	bne	48b74 <fputs@plt+0x37ad0>
   4840c:	ldr	r3, [sp, #36]	; 0x24
   48410:	ldr	r2, [r9]
   48414:	str	r9, [r3]
   48418:	ldr	r3, [r9, #4]
   4841c:	ldr	r6, [r3, #48]	; 0x30
   48420:	str	r2, [r3, #4]
   48424:	cmp	r6, #0
   48428:	movne	r6, #0
   4842c:	bne	48498 <fputs@plt+0x373f4>
   48430:	ldr	r3, [r3]
   48434:	ldr	r4, [r3, #212]	; 0xd4
   48438:	ldr	r3, [pc, #2132]	; 48c94 <fputs@plt+0x37bf0>
   4843c:	mov	r0, r4
   48440:	str	r3, [r4, #16]
   48444:	ldr	r3, [pc, #2124]	; 48c98 <fputs@plt+0x37bf4>
   48448:	ldr	r5, [r3, #128]	; 0x80
   4844c:	bl	135c8 <fputs@plt+0x2524>
   48450:	mov	r1, r0
   48454:	ldr	r0, [r4, #44]	; 0x2c
   48458:	blx	r5
   4845c:	b	48498 <fputs@plt+0x373f4>
   48460:	ldr	r3, [sp, #28]
   48464:	mov	r2, r7
   48468:	mov	r1, r5
   4846c:	mov	r0, fp
   48470:	strb	r3, [r4]
   48474:	mov	r3, r4
   48478:	ldr	r6, [fp, #36]	; 0x24
   4847c:	blx	r6
   48480:	subs	r6, r0, #0
   48484:	beq	48398 <fputs@plt+0x372f4>
   48488:	mov	r0, r4
   4848c:	bl	177ec <fputs@plt+0x6748>
   48490:	mov	r0, r9
   48494:	bl	177ec <fputs@plt+0x6748>
   48498:	mov	r0, r6
   4849c:	add	sp, sp, #148	; 0x94
   484a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   484a4:	ldr	r2, [sp, #24]
   484a8:	ldr	r2, [r2, #16]
   484ac:	add	r2, r2, r3, lsl #4
   484b0:	ldr	r2, [r2, #4]
   484b4:	cmp	r2, #0
   484b8:	beq	483d4 <fputs@plt+0x37330>
   484bc:	ldr	r2, [r2, #4]
   484c0:	cmp	r2, r6
   484c4:	bne	483d4 <fputs@plt+0x37330>
   484c8:	mov	r0, r4
   484cc:	mov	r6, #19
   484d0:	bl	177ec <fputs@plt+0x6748>
   484d4:	mov	r0, r9
   484d8:	bl	177ec <fputs@plt+0x6748>
   484dc:	b	48498 <fputs@plt+0x373f4>
   484e0:	ldr	r6, [r6, #68]	; 0x44
   484e4:	b	483a0 <fputs@plt+0x372fc>
   484e8:	ldr	r0, [fp, #4]
   484ec:	mov	r3, #4096	; 0x1000
   484f0:	mov	r4, #0
   484f4:	str	r3, [sp, #40]	; 0x28
   484f8:	str	r4, [r7]
   484fc:	cmp	r0, #72	; 0x48
   48500:	movlt	r0, #72	; 0x48
   48504:	add	r0, r0, #7
   48508:	bic	r3, r0, #7
   4850c:	str	r3, [sp, #32]
   48510:	ldr	r3, [sp, #184]	; 0xb8
   48514:	ands	sl, r3, #2
   48518:	beq	485a8 <fputs@plt+0x37504>
   4851c:	cmp	r5, r4
   48520:	beq	486bc <fputs@plt+0x37618>
   48524:	ldrb	r8, [r5]
   48528:	cmp	r8, r4
   4852c:	beq	486d8 <fputs@plt+0x37634>
   48530:	mov	r1, r5
   48534:	mov	r0, r4
   48538:	bl	1db50 <fputs@plt+0xcaac>
   4853c:	subs	r3, r0, #0
   48540:	str	r3, [sp, #12]
   48544:	beq	485a0 <fputs@plt+0x374fc>
   48548:	bl	15c88 <fputs@plt+0x4be4>
   4854c:	mov	sl, r0
   48550:	mov	r6, #1
   48554:	str	r4, [sp, #16]
   48558:	mov	r8, r4
   4855c:	str	r4, [sp, #20]
   48560:	ldr	r0, [fp, #4]
   48564:	mov	r1, #0
   48568:	ldr	r3, [sp, #32]
   4856c:	add	r0, r0, #7
   48570:	bic	r0, r0, #7
   48574:	add	r0, r0, #288	; 0x120
   48578:	add	r0, r0, #1
   4857c:	add	r0, r0, r3, lsl #1
   48580:	add	r3, sl, sl, lsl #1
   48584:	add	r0, r0, r8
   48588:	add	r0, r0, r3
   4858c:	bl	1df74 <fputs@plt+0xced0>
   48590:	subs	r4, r0, #0
   48594:	bne	48728 <fputs@plt+0x37684>
   48598:	ldr	r1, [sp, #12]
   4859c:	bl	1b744 <fputs@plt+0xa6a0>
   485a0:	mov	r6, #7
   485a4:	b	48668 <fputs@plt+0x375c4>
   485a8:	cmp	r5, #0
   485ac:	beq	486f0 <fputs@plt+0x3764c>
   485b0:	ldrb	r3, [r5]
   485b4:	cmp	r3, #0
   485b8:	beq	48708 <fputs@plt+0x37664>
   485bc:	ldr	r6, [fp, #8]
   485c0:	add	r6, r6, #1
   485c4:	lsl	r0, r6, #1
   485c8:	asr	r1, r0, #31
   485cc:	bl	1c538 <fputs@plt+0xb494>
   485d0:	subs	r3, r0, #0
   485d4:	str	r3, [sp, #12]
   485d8:	beq	485a0 <fputs@plt+0x374fc>
   485dc:	strb	sl, [r3]
   485e0:	mov	r2, r6
   485e4:	mov	r1, r5
   485e8:	mov	r0, fp
   485ec:	ldr	r4, [fp, #36]	; 0x24
   485f0:	blx	r4
   485f4:	mov	r6, r0
   485f8:	mov	r0, r5
   485fc:	bl	15c88 <fputs@plt+0x4be4>
   48600:	add	r0, r0, #1
   48604:	add	r3, r5, r0
   48608:	mov	r8, r3
   4860c:	str	r3, [sp, #20]
   48610:	ldrb	r3, [r8]
   48614:	cmp	r3, #0
   48618:	bne	48698 <fputs@plt+0x375f4>
   4861c:	ldr	r3, [sp, #20]
   48620:	add	r8, r8, #1
   48624:	cmp	r6, #0
   48628:	sub	r8, r8, r3
   4862c:	bne	4865c <fputs@plt+0x375b8>
   48630:	ldr	r0, [sp, #12]
   48634:	bl	15c88 <fputs@plt+0x4be4>
   48638:	ldr	r3, [fp, #8]
   4863c:	add	r2, r0, #7
   48640:	mov	sl, r0
   48644:	cmp	r2, r3
   48648:	blt	48720 <fputs@plt+0x3767c>
   4864c:	movw	r0, #48619	; 0xbdeb
   48650:	bl	2d0e0 <fputs@plt+0x1c03c>
   48654:	subs	r6, r0, #0
   48658:	beq	48720 <fputs@plt+0x3767c>
   4865c:	mov	r0, #0
   48660:	ldr	r1, [sp, #12]
   48664:	bl	1b744 <fputs@plt+0xa6a0>
   48668:	ldr	r0, [r7]
   4866c:	cmp	r0, #0
   48670:	beq	48678 <fputs@plt+0x375d4>
   48674:	bl	44928 <fputs@plt+0x33884>
   48678:	mov	r0, r7
   4867c:	bl	177ec <fputs@plt+0x6748>
   48680:	mov	r0, r9
   48684:	bl	177ec <fputs@plt+0x6748>
   48688:	ldr	r2, [sp, #36]	; 0x24
   4868c:	mov	r3, #0
   48690:	str	r3, [r2]
   48694:	b	48498 <fputs@plt+0x373f4>
   48698:	mov	r0, r8
   4869c:	bl	15c88 <fputs@plt+0x4be4>
   486a0:	add	r0, r0, #1
   486a4:	add	r8, r8, r0
   486a8:	mov	r0, r8
   486ac:	bl	15c88 <fputs@plt+0x4be4>
   486b0:	add	r0, r0, #1
   486b4:	add	r8, r8, r0
   486b8:	b	48610 <fputs@plt+0x3756c>
   486bc:	mov	r6, #1
   486c0:	mov	r8, r5
   486c4:	str	r5, [sp, #12]
   486c8:	mov	sl, r5
   486cc:	str	r5, [sp, #16]
   486d0:	str	r5, [sp, #20]
   486d4:	b	48560 <fputs@plt+0x374bc>
   486d8:	mov	r6, #1
   486dc:	mov	sl, r8
   486e0:	str	r8, [sp, #12]
   486e4:	str	r5, [sp, #16]
   486e8:	str	r8, [sp, #20]
   486ec:	b	48560 <fputs@plt+0x374bc>
   486f0:	mov	r6, r5
   486f4:	mov	r8, r5
   486f8:	str	r5, [sp, #12]
   486fc:	str	r5, [sp, #16]
   48700:	str	r5, [sp, #20]
   48704:	b	48560 <fputs@plt+0x374bc>
   48708:	mov	r6, sl
   4870c:	mov	r8, sl
   48710:	str	sl, [sp, #12]
   48714:	str	r5, [sp, #16]
   48718:	str	sl, [sp, #20]
   4871c:	b	48560 <fputs@plt+0x374bc>
   48720:	str	r5, [sp, #16]
   48724:	b	48560 <fputs@plt+0x374bc>
   48728:	add	r3, r4, #224	; 0xe0
   4872c:	add	r0, r4, #272	; 0x110
   48730:	str	r0, [r4, #64]	; 0x40
   48734:	str	r3, [r4, #212]	; 0xd4
   48738:	ldr	r3, [fp, #4]
   4873c:	add	r3, r3, #7
   48740:	bic	r3, r3, #7
   48744:	add	r0, r0, r3
   48748:	ldr	r3, [sp, #32]
   4874c:	str	r0, [r4, #72]	; 0x48
   48750:	add	r0, r0, r3
   48754:	str	r0, [r4, #68]	; 0x44
   48758:	add	r0, r0, r3
   4875c:	ldr	r3, [sp, #12]
   48760:	str	r0, [r4, #176]	; 0xb0
   48764:	cmp	r3, #0
   48768:	beq	48820 <fputs@plt+0x3777c>
   4876c:	add	r3, sl, #1
   48770:	ldr	r1, [sp, #12]
   48774:	add	r2, r3, r8
   48778:	add	r2, r0, r2
   4877c:	str	r3, [sp, #32]
   48780:	str	r2, [r4, #180]	; 0xb4
   48784:	mov	r2, sl
   48788:	bl	10f18 <memcpy@plt>
   4878c:	cmp	r8, #0
   48790:	ldr	r3, [sp, #32]
   48794:	beq	487ac <fputs@plt+0x37708>
   48798:	ldr	r0, [r4, #176]	; 0xb0
   4879c:	mov	r2, r8
   487a0:	ldr	r1, [sp, #20]
   487a4:	add	r0, r0, r3
   487a8:	bl	10f18 <memcpy@plt>
   487ac:	ldr	r8, [pc, #1256]	; 48c9c <fputs@plt+0x37bf8>
   487b0:	mov	r2, sl
   487b4:	ldr	r1, [sp, #12]
   487b8:	ldr	r0, [r4, #180]	; 0xb4
   487bc:	bl	10f18 <memcpy@plt>
   487c0:	ldr	r3, [r8]
   487c4:	ldr	r1, [r4, #180]	; 0xb4
   487c8:	str	r3, [r1, sl]
   487cc:	add	r2, r1, sl
   487d0:	ldr	r3, [r8, #4]
   487d4:	ldr	r1, [sp, #12]
   487d8:	str	r3, [r2, #4]
   487dc:	ldrh	r3, [r8, #8]
   487e0:	strh	r3, [r2, #8]
   487e4:	add	r3, sl, #9
   487e8:	mov	r2, sl
   487ec:	ldr	r0, [r4, #180]	; 0xb4
   487f0:	add	r0, r0, r3
   487f4:	str	r0, [r4, #220]	; 0xdc
   487f8:	bl	10f18 <memcpy@plt>
   487fc:	ldr	r1, [r8, #10]!
   48800:	mov	r0, #0
   48804:	ldr	r3, [r4, #220]	; 0xdc
   48808:	add	r2, r3, sl
   4880c:	str	r1, [r3, sl]
   48810:	ldrb	r3, [r8, #4]
   48814:	ldr	r1, [sp, #12]
   48818:	strb	r3, [r2, #4]
   4881c:	bl	1b744 <fputs@plt+0xa6a0>
   48820:	ldr	r3, [sp, #188]	; 0xbc
   48824:	str	fp, [r4]
   48828:	str	r3, [r4, #152]	; 0x98
   4882c:	ldr	r3, [sp, #16]
   48830:	cmp	r3, #0
   48834:	beq	488d8 <fputs@plt+0x37834>
   48838:	ldrb	r3, [r3]
   4883c:	cmp	r3, #0
   48840:	beq	488d8 <fputs@plt+0x37834>
   48844:	mov	r3, #0
   48848:	mov	r0, fp
   4884c:	str	r3, [sp, #44]	; 0x2c
   48850:	add	r3, sp, #44	; 0x2c
   48854:	str	r3, [sp]
   48858:	ldr	r2, [r4, #64]	; 0x40
   4885c:	ldr	r1, [r4, #176]	; 0xb0
   48860:	ldr	r3, [sp, #188]	; 0xbc
   48864:	bl	1208c <fputs@plt+0xfe8>
   48868:	subs	r1, r0, #0
   4886c:	bne	48994 <fputs@plt+0x378f0>
   48870:	ldr	r8, [sp, #44]	; 0x2c
   48874:	ldr	r0, [r4, #64]	; 0x40
   48878:	bl	1205c <fputs@plt+0xfb8>
   4887c:	mov	sl, r0
   48880:	and	r8, r8, #1
   48884:	cmp	r8, #0
   48888:	bne	488b0 <fputs@plt+0x3780c>
   4888c:	mov	r0, r4
   48890:	bl	1f320 <fputs@plt+0xe27c>
   48894:	ldr	r2, [sp, #40]	; 0x28
   48898:	ldr	r3, [r4, #156]	; 0x9c
   4889c:	cmp	r3, r2
   488a0:	bls	488b0 <fputs@plt+0x3780c>
   488a4:	cmp	r3, #8192	; 0x2000
   488a8:	movhi	r3, #8192	; 0x2000
   488ac:	str	r3, [sp, #40]	; 0x28
   488b0:	mov	r2, #0
   488b4:	ldr	r1, [pc, #996]	; 48ca0 <fputs@plt+0x37bfc>
   488b8:	ldr	r0, [sp, #16]
   488bc:	bl	47740 <fputs@plt+0x3669c>
   488c0:	ands	r2, sl, #8192	; 0x2000
   488c4:	strb	r0, [r4, #14]
   488c8:	beq	488f8 <fputs@plt+0x37854>
   488cc:	ldr	r3, [sp, #188]	; 0xbc
   488d0:	orr	r3, r3, #1
   488d4:	str	r3, [sp, #188]	; 0xbc
   488d8:	mov	r3, #4
   488dc:	mov	sl, #1
   488e0:	strb	sl, [r4, #14]
   488e4:	strb	r3, [r4, #18]
   488e8:	ldr	r3, [sp, #188]	; 0xbc
   488ec:	strb	sl, [r4, #17]
   488f0:	and	r8, r3, sl
   488f4:	b	4890c <fputs@plt+0x37868>
   488f8:	ldr	r1, [pc, #932]	; 48ca4 <fputs@plt+0x37c00>
   488fc:	ldr	r0, [sp, #16]
   48900:	bl	47740 <fputs@plt+0x3669c>
   48904:	subs	sl, r0, #0
   48908:	bne	488cc <fputs@plt+0x37828>
   4890c:	add	r1, sp, #40	; 0x28
   48910:	mvn	r2, #0
   48914:	mov	r0, r4
   48918:	bl	1ef80 <fputs@plt+0xdedc>
   4891c:	subs	r1, r0, #0
   48920:	bne	48994 <fputs@plt+0x378f0>
   48924:	ldr	r3, [sp, #40]	; 0x28
   48928:	cmp	r6, #0
   4892c:	mov	r2, #48	; 0x30
   48930:	eor	fp, r6, #1
   48934:	str	r3, [sp, #12]
   48938:	ldr	r3, [pc, #872]	; 48ca8 <fputs@plt+0x37c04>
   4893c:	movne	r3, #0
   48940:	str	r3, [sp, #16]
   48944:	ldr	r3, [r4, #212]	; 0xd4
   48948:	mov	r0, r3
   4894c:	bl	10e88 <memset@plt>
   48950:	mov	r1, #88	; 0x58
   48954:	mov	r2, #1
   48958:	str	r2, [r0, #20]
   4895c:	str	r1, [r0, #28]
   48960:	ldr	r1, [sp, #16]
   48964:	strb	fp, [r0, #32]
   48968:	mov	fp, #2
   4896c:	str	r2, [r0, #24]
   48970:	strb	fp, [r0, #33]	; 0x21
   48974:	str	r1, [r0, #36]	; 0x24
   48978:	mov	r1, #100	; 0x64
   4897c:	str	r4, [r0, #40]	; 0x28
   48980:	str	r1, [r0, #16]
   48984:	ldr	r1, [sp, #12]
   48988:	bl	17f50 <fputs@plt+0x6eac>
   4898c:	subs	r1, r0, #0
   48990:	beq	489bc <fputs@plt+0x37918>
   48994:	ldr	r0, [r4, #64]	; 0x40
   48998:	str	r1, [sp, #12]
   4899c:	bl	11fd8 <fputs@plt+0xf34>
   489a0:	ldr	r0, [r4, #208]	; 0xd0
   489a4:	bl	18024 <fputs@plt+0x6f80>
   489a8:	mov	r0, r4
   489ac:	bl	177ec <fputs@plt+0x6748>
   489b0:	ldr	r1, [sp, #12]
   489b4:	mov	r6, r1
   489b8:	b	48668 <fputs@plt+0x375c4>
   489bc:	ldr	r3, [sp, #184]	; 0xb8
   489c0:	cmp	sl, #0
   489c4:	mvn	r2, #0
   489c8:	mov	r0, r4
   489cc:	strb	r8, [r4, #15]
   489d0:	strbeq	fp, [r4, #12]
   489d4:	strb	r6, [r4, #16]
   489d8:	mvn	r3, r3
   489dc:	and	r3, r3, #1
   489e0:	strb	r3, [r4, #6]
   489e4:	mvn	r3, #-1073741824	; 0xc0000000
   489e8:	str	r3, [r4, #164]	; 0xa4
   489ec:	uxtb	r3, sl
   489f0:	strb	r3, [r4, #4]
   489f4:	strb	r3, [r4, #7]
   489f8:	strb	r3, [r4, #13]
   489fc:	strb	r3, [r4, #19]
   48a00:	ldreq	r3, [pc, #676]	; 48cac <fputs@plt+0x37c08>
   48a04:	streq	r3, [r4, #8]
   48a08:	mov	r3, #88	; 0x58
   48a0c:	strh	r3, [r4, #148]	; 0x94
   48a10:	mvn	r3, #0
   48a14:	strd	r2, [r4, #168]	; 0xa8
   48a18:	bl	1f320 <fputs@plt+0xe27c>
   48a1c:	ldr	r3, [sp, #184]	; 0xb8
   48a20:	tst	r3, #1
   48a24:	movne	r3, #2
   48a28:	bne	48a38 <fputs@plt+0x37994>
   48a2c:	cmp	r6, #0
   48a30:	beq	48a3c <fputs@plt+0x37998>
   48a34:	mov	r3, #4
   48a38:	strb	r3, [r4, #5]
   48a3c:	ldr	r3, [pc, #620]	; 48cb0 <fputs@plt+0x37c0c>
   48a40:	mov	r0, r4
   48a44:	str	r3, [r4, #204]	; 0xcc
   48a48:	ldr	r3, [sp, #24]
   48a4c:	str	r4, [r7]
   48a50:	ldrd	r2, [r3, #40]	; 0x28
   48a54:	strd	r2, [r4, #136]	; 0x88
   48a58:	bl	13a58 <fputs@plt+0x29b4>
   48a5c:	ldr	r4, [r7]
   48a60:	mov	r2, #100	; 0x64
   48a64:	mov	r1, #0
   48a68:	add	r0, sp, #44	; 0x2c
   48a6c:	bl	10e88 <memset@plt>
   48a70:	ldr	r0, [r4, #64]	; 0x40
   48a74:	ldr	r3, [r0]
   48a78:	cmp	r3, #0
   48a7c:	bne	48b84 <fputs@plt+0x37ae0>
   48a80:	ldr	r3, [sp, #184]	; 0xb8
   48a84:	ldr	r2, [r7]
   48a88:	strb	r3, [r7, #16]
   48a8c:	ldr	r3, [sp, #24]
   48a90:	ldr	r0, [r2, #64]	; 0x40
   48a94:	str	r3, [r7, #4]
   48a98:	ldr	r3, [pc, #532]	; 48cb4 <fputs@plt+0x37c10>
   48a9c:	str	r3, [r2, #184]	; 0xb8
   48aa0:	ldr	r3, [r0]
   48aa4:	str	r7, [r2, #188]	; 0xbc
   48aa8:	cmp	r3, #0
   48aac:	bne	48bb4 <fputs@plt+0x37b10>
   48ab0:	ldr	r0, [r7]
   48ab4:	mov	r3, #0
   48ab8:	str	r7, [r9, #4]
   48abc:	str	r3, [r7, #8]
   48ac0:	str	r3, [r7, #12]
   48ac4:	ldrb	r3, [r0, #15]
   48ac8:	cmp	r3, #0
   48acc:	ldrhne	r3, [r7, #22]
   48ad0:	orrne	r3, r3, #1
   48ad4:	strhne	r3, [r7, #22]
   48ad8:	ldrb	r3, [sp, #61]	; 0x3d
   48adc:	ldrb	r2, [sp, #60]	; 0x3c
   48ae0:	lsl	r3, r3, #16
   48ae4:	orr	r3, r3, r2, lsl #8
   48ae8:	sub	r2, r3, #512	; 0x200
   48aec:	cmp	r2, #65024	; 0xfe00
   48af0:	str	r3, [r7, #32]
   48af4:	bhi	48b04 <fputs@plt+0x37a60>
   48af8:	sub	r2, r3, #1
   48afc:	tst	r2, r3
   48b00:	beq	48bc4 <fputs@plt+0x37b20>
   48b04:	ldr	r3, [sp, #28]
   48b08:	mov	r2, #0
   48b0c:	cmp	r5, r2
   48b10:	moveq	r5, #0
   48b14:	str	r2, [r7, #32]
   48b18:	eor	r3, r3, #1
   48b1c:	andne	r5, r3, #1
   48b20:	cmp	r5, r2
   48b24:	movne	r5, r2
   48b28:	strbne	r2, [r7, #17]
   48b2c:	strbne	r2, [r7, #18]
   48b30:	mov	r2, r5
   48b34:	add	r1, r7, #32
   48b38:	bl	1ef80 <fputs@plt+0xdedc>
   48b3c:	subs	r6, r0, #0
   48b40:	bne	48668 <fputs@plt+0x375c4>
   48b44:	ldr	r3, [r7, #32]
   48b48:	sub	r5, r3, r5
   48b4c:	str	r5, [r7, #36]	; 0x24
   48b50:	ldrb	r3, [r9, #9]
   48b54:	cmp	r3, #0
   48b58:	beq	4840c <fputs@plt+0x37368>
   48b5c:	mov	r3, #1
   48b60:	str	r3, [r7, #64]	; 0x40
   48b64:	ldr	r3, [pc, #292]	; 48c90 <fputs@plt+0x37bec>
   48b68:	ldr	r2, [r3, #620]	; 0x26c
   48b6c:	str	r7, [r3, #620]	; 0x26c
   48b70:	str	r2, [r7, #68]	; 0x44
   48b74:	ldr	r3, [sp, #24]
   48b78:	mov	r2, #0
   48b7c:	ldr	r1, [r3, #20]
   48b80:	b	48c0c <fputs@plt+0x37b68>
   48b84:	mov	r3, #0
   48b88:	mov	r2, #0
   48b8c:	add	r1, sp, #44	; 0x2c
   48b90:	strd	r2, [sp]
   48b94:	mov	r2, #100	; 0x64
   48b98:	bl	12008 <fputs@plt+0xf64>
   48b9c:	movw	r3, #522	; 0x20a
   48ba0:	mov	r6, r0
   48ba4:	cmp	r0, r3
   48ba8:	cmpne	r0, #0
   48bac:	beq	48a80 <fputs@plt+0x379dc>
   48bb0:	b	48668 <fputs@plt+0x375c4>
   48bb4:	add	r2, r2, #184	; 0xb8
   48bb8:	mov	r1, #15
   48bbc:	bl	12050 <fputs@plt+0xfac>
   48bc0:	b	48ab0 <fputs@plt+0x37a0c>
   48bc4:	ldrh	r3, [r7, #22]
   48bc8:	ldrb	r5, [sp, #64]	; 0x40
   48bcc:	orr	r3, r3, #2
   48bd0:	strh	r3, [r7, #22]
   48bd4:	ldr	r3, [sp, #96]	; 0x60
   48bd8:	adds	r3, r3, #0
   48bdc:	movne	r3, #1
   48be0:	strb	r3, [r7, #17]
   48be4:	ldr	r3, [sp, #108]	; 0x6c
   48be8:	adds	r3, r3, #0
   48bec:	movne	r3, #1
   48bf0:	strb	r3, [r7, #18]
   48bf4:	b	48b30 <fputs@plt+0x37a8c>
   48bf8:	mov	r3, r2
   48bfc:	b	48c38 <fputs@plt+0x37b94>
   48c00:	mov	r3, r2
   48c04:	b	48c60 <fputs@plt+0x37bbc>
   48c08:	add	r2, r2, #1
   48c0c:	cmp	r1, r2
   48c10:	ble	4840c <fputs@plt+0x37368>
   48c14:	ldr	r3, [sp, #24]
   48c18:	ldr	r3, [r3, #16]
   48c1c:	add	r3, r3, r2, lsl #4
   48c20:	ldr	r3, [r3, #4]
   48c24:	cmp	r3, #0
   48c28:	beq	48c08 <fputs@plt+0x37b64>
   48c2c:	ldrb	r0, [r3, #9]
   48c30:	cmp	r0, #0
   48c34:	beq	48c08 <fputs@plt+0x37b64>
   48c38:	ldr	r2, [r3, #28]
   48c3c:	cmp	r2, #0
   48c40:	bne	48bf8 <fputs@plt+0x37b54>
   48c44:	ldr	r0, [r3, #4]
   48c48:	ldr	r1, [r9, #4]
   48c4c:	cmp	r0, r1
   48c50:	strhi	r3, [r9, #24]
   48c54:	strhi	r2, [r9, #28]
   48c58:	strhi	r9, [r3, #28]
   48c5c:	bhi	4840c <fputs@plt+0x37368>
   48c60:	ldr	r2, [r3, #24]
   48c64:	cmp	r2, #0
   48c68:	beq	48c78 <fputs@plt+0x37bd4>
   48c6c:	ldr	r0, [r2, #4]
   48c70:	cmp	r1, r0
   48c74:	bhi	48c00 <fputs@plt+0x37b5c>
   48c78:	cmp	r2, #0
   48c7c:	strd	r2, [r9, #24]
   48c80:	strne	r9, [r2, #28]
   48c84:	str	r9, [r3, #24]
   48c88:	b	4840c <fputs@plt+0x37368>
   48c8c:	muleq	r7, fp, r1
   48c90:	andeq	r0, r9, r0, lsr #15
   48c94:			; <UNDEFINED> instruction: 0xfffff830
   48c98:	andeq	sl, r8, r0, lsr #2
   48c9c:	andeq	r2, r7, ip, asr #7
   48ca0:	andeq	r6, r7, r4, lsr #3
   48ca4:	andeq	r6, r7, fp, lsr #3
   48ca8:	andeq	r3, r4, r8, lsl #8
   48cac:	andcs	r0, r2, #1
   48cb0:	andeq	sp, r2, r0, ror #16
   48cb4:	ldrdeq	r5, [r1], -r4
   48cb8:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   48cbc:	ldr	r5, [r0]
   48cc0:	ldr	r3, [r5, #16]
   48cc4:	ldr	r4, [r3, #20]
   48cc8:	cmp	r4, #0
   48ccc:	movne	r4, #0
   48cd0:	bne	48d18 <fputs@plt+0x37c74>
   48cd4:	ldrb	r1, [r0, #453]	; 0x1c5
   48cd8:	cmp	r1, #0
   48cdc:	bne	48d18 <fputs@plt+0x37c74>
   48ce0:	movw	r3, #542	; 0x21e
   48ce4:	mov	r6, r0
   48ce8:	mov	r2, r5
   48cec:	stm	sp, {r1, r3}
   48cf0:	add	r3, sp, #12
   48cf4:	ldr	r0, [r5]
   48cf8:	bl	4821c <fputs@plt+0x37178>
   48cfc:	subs	r4, r0, #0
   48d00:	beq	48d24 <fputs@plt+0x37c80>
   48d04:	ldr	r1, [pc, #72]	; 48d54 <fputs@plt+0x37cb0>
   48d08:	mov	r0, r6
   48d0c:	bl	2f1dc <fputs@plt+0x1e138>
   48d10:	str	r4, [r6, #12]
   48d14:	mov	r4, #1
   48d18:	mov	r0, r4
   48d1c:	add	sp, sp, #16
   48d20:	pop	{r4, r5, r6, pc}
   48d24:	ldr	r0, [sp, #12]
   48d28:	mvn	r2, #0
   48d2c:	ldr	r3, [r5, #16]
   48d30:	ldr	r1, [r5, #76]	; 0x4c
   48d34:	str	r0, [r3, #20]
   48d38:	mov	r3, r4
   48d3c:	bl	1f290 <fputs@plt+0xe1ec>
   48d40:	cmp	r0, #7
   48d44:	bne	48d18 <fputs@plt+0x37c74>
   48d48:	mov	r0, r5
   48d4c:	bl	179f4 <fputs@plt+0x6950>
   48d50:	b	48d14 <fputs@plt+0x37c70>
   48d54:			; <UNDEFINED> instruction: 0x000761b5
   48d58:	push	{r4, r5, r6, r7, r8, lr}
   48d5c:	mov	r7, r1
   48d60:	mov	r5, r0
   48d64:	mov	r1, r2
   48d68:	mov	r0, r7
   48d6c:	mov	r4, r2
   48d70:	bl	14b34 <fputs@plt+0x3a90>
   48d74:	cmp	r0, #1
   48d78:	mov	r6, r0
   48d7c:	bne	48e08 <fputs@plt+0x37d64>
   48d80:	mov	r2, #544	; 0x220
   48d84:	mov	r3, #0
   48d88:	mov	r0, r5
   48d8c:	bl	1d308 <fputs@plt+0xc264>
   48d90:	subs	r4, r0, #0
   48d94:	bne	48db0 <fputs@plt+0x37d0c>
   48d98:	ldr	r2, [pc, #152]	; 48e38 <fputs@plt+0x37d94>
   48d9c:	mov	r1, #7
   48da0:	mov	r0, r5
   48da4:	bl	2edb0 <fputs@plt+0x1dd0c>
   48da8:	mov	r0, r4
   48dac:	pop	{r4, r5, r6, r7, r8, pc}
   48db0:	str	r7, [r4]
   48db4:	bl	48cb8 <fputs@plt+0x37c14>
   48db8:	subs	r8, r0, #0
   48dbc:	beq	48dd8 <fputs@plt+0x37d34>
   48dc0:	ldr	r2, [pc, #116]	; 48e3c <fputs@plt+0x37d98>
   48dc4:	mov	r0, r5
   48dc8:	mov	r8, r6
   48dcc:	ldr	r3, [r4, #4]
   48dd0:	ldr	r1, [r4, #12]
   48dd4:	bl	2edb0 <fputs@plt+0x1dd0c>
   48dd8:	mov	r0, r5
   48ddc:	ldr	r1, [r4, #4]
   48de0:	bl	1b744 <fputs@plt+0xa6a0>
   48de4:	mov	r0, r4
   48de8:	bl	1f5a4 <fputs@plt+0xe500>
   48dec:	mov	r1, r4
   48df0:	mov	r0, r5
   48df4:	bl	1b744 <fputs@plt+0xa6a0>
   48df8:	cmp	r8, #0
   48dfc:	beq	48e28 <fputs@plt+0x37d84>
   48e00:	mov	r4, #0
   48e04:	b	48da8 <fputs@plt+0x37d04>
   48e08:	cmp	r0, #0
   48e0c:	bge	48e28 <fputs@plt+0x37d84>
   48e10:	mov	r3, r4
   48e14:	ldr	r2, [pc, #36]	; 48e40 <fputs@plt+0x37d9c>
   48e18:	mov	r1, #1
   48e1c:	mov	r0, r5
   48e20:	bl	2edb0 <fputs@plt+0x1dd0c>
   48e24:	b	48e00 <fputs@plt+0x37d5c>
   48e28:	ldr	r3, [r7, #16]
   48e2c:	add	r6, r3, r6, lsl #4
   48e30:	ldr	r4, [r6, #4]
   48e34:	b	48da8 <fputs@plt+0x37d04>
   48e38:	andeq	r5, r7, ip, asr #8
   48e3c:	andeq	r4, r7, r6, lsr pc
   48e40:	strdeq	r6, [r7], -fp
   48e44:	cmp	r2, r0
   48e48:	push	{r4, r5, r6, r7, r8, lr}
   48e4c:	bne	48e64 <fputs@plt+0x37dc0>
   48e50:	mov	r1, #1
   48e54:	ldr	r2, [pc, #244]	; 48f50 <fputs@plt+0x37eac>
   48e58:	bl	2edb0 <fputs@plt+0x1dd0c>
   48e5c:	mov	r4, #0
   48e60:	b	48e94 <fputs@plt+0x37df0>
   48e64:	mov	r5, r0
   48e68:	mov	r7, r1
   48e6c:	mov	r0, #48	; 0x30
   48e70:	mov	r1, #0
   48e74:	mov	r6, r2
   48e78:	mov	r8, r3
   48e7c:	bl	1df74 <fputs@plt+0xced0>
   48e80:	subs	r4, r0, #0
   48e84:	bne	48eb8 <fputs@plt+0x37e14>
   48e88:	mov	r1, #7
   48e8c:	mov	r0, r5
   48e90:	bl	1be98 <fputs@plt+0xadf4>
   48e94:	mov	r0, r4
   48e98:	pop	{r4, r5, r6, r7, r8, pc}
   48e9c:	ldr	r2, [pc, #176]	; 48f54 <fputs@plt+0x37eb0>
   48ea0:	mov	r1, r6
   48ea4:	mov	r0, r5
   48ea8:	bl	2edb0 <fputs@plt+0x1dd0c>
   48eac:	mov	r0, r4
   48eb0:	bl	177ec <fputs@plt+0x6748>
   48eb4:	b	48e5c <fputs@plt+0x37db8>
   48eb8:	mov	r1, r6
   48ebc:	mov	r2, r8
   48ec0:	mov	r0, r5
   48ec4:	bl	48d58 <fputs@plt+0x37cb4>
   48ec8:	mov	r2, r7
   48ecc:	mov	r1, r5
   48ed0:	str	r0, [r4, #24]
   48ed4:	mov	r0, r5
   48ed8:	bl	48d58 <fputs@plt+0x37cb4>
   48edc:	mov	r2, #0
   48ee0:	clz	r3, r0
   48ee4:	str	r5, [r4]
   48ee8:	lsr	r3, r3, #5
   48eec:	str	r6, [r4, #20]
   48ef0:	mov	r6, #1
   48ef4:	str	r0, [r4, #4]
   48ef8:	str	r2, [r4, #40]	; 0x28
   48efc:	ldr	r2, [r4, #24]
   48f00:	str	r6, [r4, #16]
   48f04:	cmp	r2, #0
   48f08:	moveq	r3, r6
   48f0c:	cmp	r3, #0
   48f10:	bne	48eac <fputs@plt+0x37e08>
   48f14:	ldr	r1, [r2, #4]
   48f18:	mvn	r2, #0
   48f1c:	ldr	r1, [r1, #32]
   48f20:	bl	1f290 <fputs@plt+0xe1ec>
   48f24:	cmp	r0, #7
   48f28:	beq	48eac <fputs@plt+0x37e08>
   48f2c:	ldr	r3, [r4, #4]
   48f30:	ldrb	r3, [r3, #8]
   48f34:	cmp	r3, #0
   48f38:	bne	48e9c <fputs@plt+0x37df8>
   48f3c:	ldr	r2, [r4, #24]
   48f40:	ldr	r3, [r2, #16]
   48f44:	add	r3, r3, #1
   48f48:	str	r3, [r2, #16]
   48f4c:	b	48e94 <fputs@plt+0x37df0>
   48f50:	andeq	r6, r7, pc, lsl #4
   48f54:	andeq	r6, r7, r7, lsr r2
   48f58:	ldr	r3, [r0, #416]	; 0x1a0
   48f5c:	mov	r2, #1
   48f60:	lsl	r2, r2, r1
   48f64:	cmp	r3, #0
   48f68:	movne	r0, r3
   48f6c:	ldr	r3, [r0, #340]	; 0x154
   48f70:	tst	r3, r2
   48f74:	bxne	lr
   48f78:	orr	r3, r3, r2
   48f7c:	add	r2, r1, #86	; 0x56
   48f80:	ldr	ip, [r0]
   48f84:	cmp	r1, #1
   48f88:	str	r3, [r0, #340]	; 0x154
   48f8c:	ldr	r3, [ip, #16]
   48f90:	add	r3, r3, r1, lsl #4
   48f94:	ldr	r3, [r3, #12]
   48f98:	ldr	r3, [r3]
   48f9c:	str	r3, [r0, r2, lsl #2]
   48fa0:	bxne	lr
   48fa4:	b	48cb8 <fputs@plt+0x37c14>
   48fa8:	push	{r4, r5, r6, lr}
   48fac:	mov	r6, r1
   48fb0:	mov	r1, r2
   48fb4:	mov	r5, r2
   48fb8:	ldr	r4, [r0, #416]	; 0x1a0
   48fbc:	cmp	r4, #0
   48fc0:	moveq	r4, r0
   48fc4:	bl	48f58 <fputs@plt+0x37eb4>
   48fc8:	ldr	r3, [r4, #336]	; 0x150
   48fcc:	mov	r2, #1
   48fd0:	ldrb	r1, [r4, #20]
   48fd4:	orr	r3, r3, r2, lsl r5
   48fd8:	orr	r1, r1, r6
   48fdc:	strb	r1, [r4, #20]
   48fe0:	str	r3, [r4, #336]	; 0x150
   48fe4:	pop	{r4, r5, r6, pc}
   48fe8:	push	{r4, r5, r6, r7, r8, lr}
   48fec:	mov	r6, r0
   48ff0:	mov	r7, r1
   48ff4:	mov	r4, #0
   48ff8:	ldr	r5, [r0]
   48ffc:	ldr	r3, [r5, #20]
   49000:	cmp	r3, r4
   49004:	pople	{r4, r5, r6, r7, r8, pc}
   49008:	lsl	r3, r4, #4
   4900c:	ldr	r2, [r5, #16]
   49010:	add	r1, r2, r3
   49014:	ldr	r1, [r1, #4]
   49018:	cmp	r1, #0
   4901c:	beq	49048 <fputs@plt+0x37fa4>
   49020:	cmp	r7, #0
   49024:	beq	4903c <fputs@plt+0x37f98>
   49028:	mov	r0, r7
   4902c:	ldr	r1, [r2, r3]
   49030:	bl	1233c <fputs@plt+0x1298>
   49034:	cmp	r0, #0
   49038:	bne	49048 <fputs@plt+0x37fa4>
   4903c:	mov	r1, r4
   49040:	mov	r0, r6
   49044:	bl	48f58 <fputs@plt+0x37eb4>
   49048:	add	r4, r4, #1
   4904c:	b	48ffc <fputs@plt+0x37f58>
   49050:	ldr	r3, [r0, #468]	; 0x1d4
   49054:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49058:	sub	sp, sp, #244	; 0xf4
   4905c:	subs	r9, r1, #0
   49060:	str	r3, [sp, #96]	; 0x60
   49064:	ldr	r3, [r0, #472]	; 0x1d8
   49068:	add	ip, r3, #1
   4906c:	str	r3, [r0, #468]	; 0x1d4
   49070:	str	ip, [r0, #472]	; 0x1d8
   49074:	bne	49088 <fputs@plt+0x37fe4>
   49078:	mov	r5, #1
   4907c:	mov	r0, r5
   49080:	add	sp, sp, #244	; 0xf4
   49084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49088:	ldr	r3, [r0]
   4908c:	mov	r4, r0
   49090:	str	r3, [sp, #36]	; 0x24
   49094:	ldrb	r3, [r3, #69]	; 0x45
   49098:	cmp	r3, #0
   4909c:	bne	49078 <fputs@plt+0x37fd4>
   490a0:	ldr	r3, [r0, #68]	; 0x44
   490a4:	cmp	r3, #0
   490a8:	bne	49078 <fputs@plt+0x37fd4>
   490ac:	mov	r1, #21
   490b0:	str	r3, [sp]
   490b4:	str	r2, [sp, #32]
   490b8:	mov	r2, r3
   490bc:	bl	2f298 <fputs@plt+0x1e1f4>
   490c0:	subs	r5, r0, #0
   490c4:	bne	49078 <fputs@plt+0x37fd4>
   490c8:	mov	r2, #48	; 0x30
   490cc:	mov	r1, r5
   490d0:	add	r0, sp, #192	; 0xc0
   490d4:	bl	10e88 <memset@plt>
   490d8:	ldr	r3, [sp, #32]
   490dc:	ldrb	r3, [r3]
   490e0:	cmp	r3, #8
   490e4:	bhi	49104 <fputs@plt+0x38060>
   490e8:	ldr	r0, [sp, #36]	; 0x24
   490ec:	ldr	r1, [r9, #44]	; 0x2c
   490f0:	bl	1f534 <fputs@plt+0xe490>
   490f4:	ldr	r3, [r9, #8]
   490f8:	str	r5, [r9, #44]	; 0x2c
   490fc:	bic	r3, r3, #1
   49100:	str	r3, [r9, #8]
   49104:	mov	r2, #0
   49108:	mov	r1, r9
   4910c:	mov	r0, r4
   49110:	bl	18d90 <fputs@plt+0x7cec>
   49114:	mov	r2, #28
   49118:	mov	r1, #0
   4911c:	add	r0, sp, #132	; 0x84
   49120:	bl	10e88 <memset@plt>
   49124:	ldr	r3, [r9, #44]	; 0x2c
   49128:	str	r3, [sp, #128]	; 0x80
   4912c:	ldr	r3, [r9, #28]
   49130:	str	r3, [sp, #24]
   49134:	ldr	r3, [r4, #68]	; 0x44
   49138:	cmp	r3, #0
   4913c:	str	r3, [sp, #40]	; 0x28
   49140:	bne	4ae60 <fputs@plt+0x39dbc>
   49144:	ldr	r3, [sp, #36]	; 0x24
   49148:	ldrb	r6, [r3, #69]	; 0x45
   4914c:	cmp	r6, #0
   49150:	movne	r5, #1
   49154:	ldrne	r3, [sp, #40]	; 0x28
   49158:	bne	4ae68 <fputs@plt+0x39dc4>
   4915c:	ldr	r3, [r9, #8]
   49160:	ubfx	r3, r3, #3, #1
   49164:	str	r3, [sp, #44]	; 0x2c
   49168:	ldr	r3, [r9]
   4916c:	ldr	r3, [r3]
   49170:	cmp	r3, #1
   49174:	ble	4992c <fputs@plt+0x38888>
   49178:	ldr	r3, [sp, #32]
   4917c:	ldrb	r3, [r3]
   49180:	sub	r3, r3, #10
   49184:	cmp	r3, #1
   49188:	bhi	4992c <fputs@plt+0x38888>
   4918c:	mov	r5, #1
   49190:	ldr	r1, [pc, #3904]	; 4a0d8 <fputs@plt+0x39034>
   49194:	mov	r0, r4
   49198:	bl	2f1dc <fputs@plt+0x1e138>
   4919c:	str	r6, [sp, #28]
   491a0:	ldr	r3, [sp, #96]	; 0x60
   491a4:	cmp	r5, #0
   491a8:	str	r3, [r4, #468]	; 0x1d4
   491ac:	bne	491d0 <fputs@plt+0x3812c>
   491b0:	ldr	r3, [sp, #32]
   491b4:	ldrb	r3, [r3]
   491b8:	cmp	r3, #9
   491bc:	bne	491d0 <fputs@plt+0x3812c>
   491c0:	mov	r0, r4
   491c4:	ldr	r1, [sp, #24]
   491c8:	ldr	r2, [sp, #28]
   491cc:	bl	36a6c <fputs@plt+0x259c8>
   491d0:	ldr	r0, [sp, #36]	; 0x24
   491d4:	ldr	r1, [sp, #220]	; 0xdc
   491d8:	bl	1b744 <fputs@plt+0xa6a0>
   491dc:	ldr	r0, [sp, #36]	; 0x24
   491e0:	ldr	r1, [sp, #232]	; 0xe8
   491e4:	bl	1b744 <fputs@plt+0xa6a0>
   491e8:	b	4907c <fputs@plt+0x37fd8>
   491ec:	ldr	r2, [sp, #24]
   491f0:	mov	r3, #72	; 0x48
   491f4:	mla	r2, r3, sl, r2
   491f8:	ldr	r1, [r2, #24]
   491fc:	ldr	r3, [r2, #28]
   49200:	cmp	r3, #0
   49204:	beq	4938c <fputs@plt+0x382e8>
   49208:	ldr	r0, [r3]
   4920c:	ldrsh	r2, [r1, #34]	; 0x22
   49210:	ldr	r0, [r0]
   49214:	cmp	r2, r0
   49218:	beq	49238 <fputs@plt+0x38194>
   4921c:	str	r0, [sp]
   49220:	mov	r0, r4
   49224:	ldr	r3, [r1]
   49228:	ldr	r1, [pc, #3756]	; 4a0dc <fputs@plt+0x39038>
   4922c:	bl	2f1dc <fputs@plt+0x1e138>
   49230:	mov	r5, #1
   49234:	b	491a0 <fputs@plt+0x380fc>
   49238:	ldr	fp, [r4]
   4923c:	ldrh	r2, [fp, #64]	; 0x40
   49240:	tst	r2, #1
   49244:	bne	49360 <fputs@plt+0x382bc>
   49248:	ldr	r3, [r3, #8]
   4924c:	ldr	r7, [r9, #28]
   49250:	ands	r3, r3, #8
   49254:	str	r3, [sp, #48]	; 0x30
   49258:	beq	492ac <fputs@plt+0x38208>
   4925c:	ldr	r3, [sp, #44]	; 0x2c
   49260:	cmp	r3, #0
   49264:	bne	49360 <fputs@plt+0x382bc>
   49268:	ldr	r3, [r7]
   4926c:	cmp	r3, #1
   49270:	bgt	49360 <fputs@plt+0x382bc>
   49274:	ldr	r3, [r9, #32]
   49278:	cmp	r3, #0
   4927c:	beq	4928c <fputs@plt+0x381e8>
   49280:	ldr	r3, [r3, #4]
   49284:	tst	r3, #2097152	; 0x200000
   49288:	bne	49360 <fputs@plt+0x382bc>
   4928c:	ldr	r0, [r9]
   49290:	bl	18f94 <fputs@plt+0x7ef0>
   49294:	tst	r0, #2097152	; 0x200000
   49298:	bne	49360 <fputs@plt+0x382bc>
   4929c:	ldr	r0, [r9, #44]	; 0x2c
   492a0:	bl	18f94 <fputs@plt+0x7ef0>
   492a4:	tst	r0, #2097152	; 0x200000
   492a8:	bne	49360 <fputs@plt+0x382bc>
   492ac:	mov	r3, #72	; 0x48
   492b0:	mla	r3, r3, sl, r7
   492b4:	ldr	r5, [r3, #28]
   492b8:	ldr	r3, [r5, #56]	; 0x38
   492bc:	cmp	r3, #0
   492c0:	beq	492d0 <fputs@plt+0x3822c>
   492c4:	ldr	r2, [r9, #56]	; 0x38
   492c8:	cmp	r2, #0
   492cc:	bne	49360 <fputs@plt+0x382bc>
   492d0:	ldr	r2, [r5, #60]	; 0x3c
   492d4:	cmp	r2, #0
   492d8:	bne	49360 <fputs@plt+0x382bc>
   492dc:	ldr	r0, [r9, #8]
   492e0:	adds	r2, r3, #0
   492e4:	movne	r2, #1
   492e8:	ands	r2, r2, r0, lsr #7
   492ec:	bne	49360 <fputs@plt+0x382bc>
   492f0:	ldr	r2, [r5, #28]
   492f4:	ldr	r2, [r2]
   492f8:	cmp	r2, #0
   492fc:	beq	49360 <fputs@plt+0x382bc>
   49300:	ldr	ip, [r5, #8]
   49304:	tst	ip, #1
   49308:	bne	49360 <fputs@plt+0x382bc>
   4930c:	cmp	r3, #0
   49310:	beq	4932c <fputs@plt+0x38288>
   49314:	ldr	r2, [r7]
   49318:	cmp	r2, #1
   4931c:	bgt	49360 <fputs@plt+0x382bc>
   49320:	ldr	r2, [sp, #44]	; 0x2c
   49324:	cmp	r2, #0
   49328:	bne	49360 <fputs@plt+0x382bc>
   4932c:	ldr	r1, [sp, #48]	; 0x30
   49330:	and	r2, r0, #1
   49334:	cmp	r1, #0
   49338:	movne	r1, r2
   4933c:	moveq	r1, #0
   49340:	cmp	r1, #0
   49344:	bne	49360 <fputs@plt+0x382bc>
   49348:	ldr	r1, [r9, #44]	; 0x2c
   4934c:	cmp	r1, #0
   49350:	beq	493f8 <fputs@plt+0x38354>
   49354:	ldr	lr, [r5, #44]	; 0x2c
   49358:	cmp	lr, #0
   4935c:	beq	49404 <fputs@plt+0x38360>
   49360:	ldr	r3, [r9, #28]
   49364:	str	r3, [sp, #24]
   49368:	ldr	r3, [sp, #36]	; 0x24
   4936c:	ldrb	r3, [r3, #69]	; 0x45
   49370:	cmp	r3, #0
   49374:	bne	49230 <fputs@plt+0x3818c>
   49378:	ldr	r3, [sp, #32]
   4937c:	ldrb	r3, [r3]
   49380:	cmp	r3, #8
   49384:	ldrhi	r3, [r9, #44]	; 0x2c
   49388:	strhi	r3, [sp, #128]	; 0x80
   4938c:	add	sl, sl, #1
   49390:	ldr	r3, [r9, #48]	; 0x30
   49394:	cmp	r3, #0
   49398:	str	r3, [sp, #28]
   4939c:	bne	493b0 <fputs@plt+0x3830c>
   493a0:	ldr	r3, [sp, #24]
   493a4:	ldr	r3, [r3]
   493a8:	cmp	r3, sl
   493ac:	bgt	491ec <fputs@plt+0x38148>
   493b0:	mov	r0, r4
   493b4:	bl	265dc <fputs@plt+0x15538>
   493b8:	subs	fp, r0, #0
   493bc:	beq	4ae70 <fputs@plt+0x39dcc>
   493c0:	ldr	r3, [r9, #48]	; 0x30
   493c4:	cmp	r3, #0
   493c8:	str	r3, [sp, #28]
   493cc:	moveq	sl, r3
   493d0:	ldreq	r5, [sp, #24]
   493d4:	beq	49980 <fputs@plt+0x388dc>
   493d8:	mov	r1, r9
   493dc:	mov	r0, r4
   493e0:	ldr	r2, [sp, #32]
   493e4:	bl	52e0c <fputs@plt+0x41d68>
   493e8:	ldr	r3, [sp, #96]	; 0x60
   493ec:	mov	r5, r0
   493f0:	str	r3, [r4, #468]	; 0x1d4
   493f4:	b	4907c <fputs@plt+0x37fd8>
   493f8:	ldr	lr, [sp, #44]	; 0x2c
   493fc:	cmp	lr, #0
   49400:	bne	49354 <fputs@plt+0x382b0>
   49404:	cmp	r3, #0
   49408:	beq	49418 <fputs@plt+0x38374>
   4940c:	ldr	r3, [r9, #32]
   49410:	orrs	r3, r3, r2
   49414:	bne	49360 <fputs@plt+0x382bc>
   49418:	tst	ip, #12288	; 0x3000
   4941c:	bne	49360 <fputs@plt+0x382bc>
   49420:	tst	r0, #8192	; 0x2000
   49424:	beq	49434 <fputs@plt+0x38390>
   49428:	ldr	r3, [r5, #48]	; 0x30
   4942c:	cmp	r3, #0
   49430:	bne	49360 <fputs@plt+0x382bc>
   49434:	mov	r3, #72	; 0x48
   49438:	mla	r3, r3, sl, r7
   4943c:	ldrb	r3, [r3, #44]	; 0x2c
   49440:	tst	r3, #32
   49444:	bne	49360 <fputs@plt+0x382bc>
   49448:	ldr	r3, [r5, #48]	; 0x30
   4944c:	cmp	r3, #0
   49450:	beq	494d0 <fputs@plt+0x3842c>
   49454:	ldr	r3, [r5, #44]	; 0x2c
   49458:	cmp	r3, #0
   4945c:	bne	49360 <fputs@plt+0x382bc>
   49460:	ldr	r3, [sp, #44]	; 0x2c
   49464:	cmp	r3, #0
   49468:	bne	49360 <fputs@plt+0x382bc>
   4946c:	cmp	r2, #0
   49470:	bne	49360 <fputs@plt+0x382bc>
   49474:	ldr	r3, [r7]
   49478:	cmp	r3, #1
   4947c:	bne	49360 <fputs@plt+0x382bc>
   49480:	mov	r2, r5
   49484:	ldr	r3, [r2, #8]
   49488:	tst	r3, #9
   4948c:	bne	49360 <fputs@plt+0x382bc>
   49490:	ldr	r3, [r2, #48]	; 0x30
   49494:	cmp	r3, #0
   49498:	beq	494a8 <fputs@plt+0x38404>
   4949c:	ldrb	r0, [r2, #4]
   494a0:	cmp	r0, #116	; 0x74
   494a4:	bne	49360 <fputs@plt+0x382bc>
   494a8:	ldr	r2, [r2, #28]
   494ac:	ldr	r2, [r2]
   494b0:	cmp	r2, #0
   494b4:	ble	49360 <fputs@plt+0x382bc>
   494b8:	subs	r2, r3, #0
   494bc:	bne	49484 <fputs@plt+0x383e0>
   494c0:	cmp	r1, #0
   494c4:	movne	ip, #20
   494c8:	ldrne	r0, [r1]
   494cc:	bne	4962c <fputs@plt+0x38588>
   494d0:	mov	r3, #72	; 0x48
   494d4:	mov	r1, #21
   494d8:	ldr	r6, [r4, #496]	; 0x1f0
   494dc:	mov	r0, r4
   494e0:	mla	r3, r3, sl, r7
   494e4:	ldr	r2, [r3, #52]	; 0x34
   494e8:	ldr	r3, [r3, #16]
   494ec:	str	r2, [sp, #72]	; 0x48
   494f0:	str	r3, [r4, #496]	; 0x1f0
   494f4:	mov	r3, #0
   494f8:	mov	r2, r3
   494fc:	str	r3, [sp]
   49500:	bl	2f298 <fputs@plt+0x1e1f4>
   49504:	str	r6, [r4, #496]	; 0x1f0
   49508:	ldr	r5, [r5, #48]	; 0x30
   4950c:	cmp	r5, #0
   49510:	bne	49638 <fputs@plt+0x38594>
   49514:	mov	r3, #72	; 0x48
   49518:	mov	r0, fp
   4951c:	mla	r6, r3, sl, r7
   49520:	ldr	r1, [r6, #12]
   49524:	ldr	r3, [r6, #28]
   49528:	str	r3, [sp, #60]	; 0x3c
   4952c:	bl	1b744 <fputs@plt+0xa6a0>
   49530:	mov	r0, fp
   49534:	ldr	r1, [r6, #16]
   49538:	bl	1b744 <fputs@plt+0xa6a0>
   4953c:	mov	r0, fp
   49540:	ldr	r1, [r6, #20]
   49544:	bl	1b744 <fputs@plt+0xa6a0>
   49548:	ldr	r3, [r6, #24]
   4954c:	str	r5, [r6, #12]
   49550:	str	r5, [r6, #16]
   49554:	str	r5, [r6, #20]
   49558:	str	r5, [r6, #28]
   4955c:	cmp	r3, #0
   49560:	beq	495a0 <fputs@plt+0x384fc>
   49564:	ldrh	r2, [r3, #36]	; 0x24
   49568:	cmp	r2, #1
   4956c:	subne	r2, r2, #1
   49570:	strhne	r2, [r3, #36]	; 0x24
   49574:	bne	49590 <fputs@plt+0x384ec>
   49578:	ldr	r2, [r4, #416]	; 0x1a0
   4957c:	cmp	r2, #0
   49580:	moveq	r2, r4
   49584:	ldr	r1, [r2, #528]	; 0x210
   49588:	str	r1, [r3, #68]	; 0x44
   4958c:	str	r3, [r2, #528]	; 0x210
   49590:	mov	r3, #72	; 0x48
   49594:	mov	r2, #0
   49598:	mla	r3, r3, sl, r7
   4959c:	str	r2, [r3, #24]
   495a0:	mov	r3, #72	; 0x48
   495a4:	ldr	r6, [sp, #60]	; 0x3c
   495a8:	mov	r5, r9
   495ac:	mul	r3, r3, sl
   495b0:	str	r3, [sp, #56]	; 0x38
   495b4:	str	r3, [sp, #76]	; 0x4c
   495b8:	add	r3, r7, r3
   495bc:	str	r3, [sp, #80]	; 0x50
   495c0:	ldr	r8, [r6, #28]
   495c4:	ldr	r7, [r5, #28]
   495c8:	ldr	r3, [r8]
   495cc:	cmp	r7, #0
   495d0:	str	r3, [sp, #52]	; 0x34
   495d4:	ldrne	r3, [sp, #80]	; 0x50
   495d8:	ldrbne	r3, [r3, #44]	; 0x2c
   495dc:	bne	496f0 <fputs@plt+0x3864c>
   495e0:	mov	r3, r7
   495e4:	mov	r2, r7
   495e8:	mov	r1, r7
   495ec:	mov	r0, fp
   495f0:	bl	278f4 <fputs@plt+0x16850>
   495f4:	cmp	r0, #0
   495f8:	mov	r7, r0
   495fc:	str	r0, [r5, #28]
   49600:	bne	496ec <fputs@plt+0x38648>
   49604:	mov	r0, fp
   49608:	ldr	r1, [sp, #60]	; 0x3c
   4960c:	bl	1f4a8 <fputs@plt+0xe404>
   49610:	b	496c4 <fputs@plt+0x38620>
   49614:	ldr	r2, [r1, #4]
   49618:	mla	r2, ip, r3, r2
   4961c:	ldrh	r2, [r2, #16]
   49620:	cmp	r2, #0
   49624:	beq	49360 <fputs@plt+0x382bc>
   49628:	add	r3, r3, #1
   4962c:	cmp	r3, r0
   49630:	blt	49614 <fputs@plt+0x38570>
   49634:	b	494d0 <fputs@plt+0x3842c>
   49638:	mov	r1, r9
   4963c:	mov	r0, fp
   49640:	ldr	r8, [r9, #44]	; 0x2c
   49644:	ldr	r3, [r9, #56]	; 0x38
   49648:	ldr	r6, [r9, #48]	; 0x30
   4964c:	str	r3, [sp, #52]	; 0x34
   49650:	ldr	r3, [r9, #60]	; 0x3c
   49654:	str	r3, [sp, #24]
   49658:	mov	r3, #0
   4965c:	mov	r2, r3
   49660:	str	r3, [r9, #28]
   49664:	str	r3, [r9, #44]	; 0x2c
   49668:	str	r3, [r9, #48]	; 0x30
   4966c:	str	r3, [r9, #56]	; 0x38
   49670:	str	r3, [r9, #60]	; 0x3c
   49674:	bl	2043c <fputs@plt+0xf398>
   49678:	ldr	r3, [sp, #24]
   4967c:	cmp	r0, #0
   49680:	str	r7, [r9, #28]
   49684:	streq	r6, [r9, #48]	; 0x30
   49688:	str	r8, [r9, #44]	; 0x2c
   4968c:	str	r3, [r9, #60]	; 0x3c
   49690:	ldr	r3, [sp, #52]	; 0x34
   49694:	str	r3, [r9, #56]	; 0x38
   49698:	mov	r3, #116	; 0x74
   4969c:	strb	r3, [r9, #4]
   496a0:	beq	496b8 <fputs@plt+0x38614>
   496a4:	cmp	r6, #0
   496a8:	str	r6, [r0, #48]	; 0x30
   496ac:	strne	r0, [r6, #52]	; 0x34
   496b0:	str	r9, [r0, #52]	; 0x34
   496b4:	str	r0, [r9, #48]	; 0x30
   496b8:	ldrb	r3, [fp, #69]	; 0x45
   496bc:	cmp	r3, #0
   496c0:	beq	49508 <fputs@plt+0x38464>
   496c4:	ldr	r3, [sp, #48]	; 0x30
   496c8:	cmp	r3, #0
   496cc:	beq	496e4 <fputs@plt+0x38640>
   496d0:	ldr	r3, [r9, #8]
   496d4:	orr	r3, r3, #8
   496d8:	str	r3, [r9, #8]
   496dc:	mov	r3, #1
   496e0:	str	r3, [sp, #44]	; 0x2c
   496e4:	mvn	sl, #0
   496e8:	b	49360 <fputs@plt+0x382bc>
   496ec:	mov	r3, #0
   496f0:	str	r3, [sp, #64]	; 0x40
   496f4:	ldr	r3, [sp, #52]	; 0x34
   496f8:	cmp	r3, #1
   496fc:	ble	4972c <fputs@plt+0x38688>
   49700:	ldr	r2, [sp, #52]	; 0x34
   49704:	add	r3, sl, #1
   49708:	mov	r1, r7
   4970c:	mov	r0, fp
   49710:	sub	r2, r2, #1
   49714:	bl	27800 <fputs@plt+0x1675c>
   49718:	str	r0, [r5, #28]
   4971c:	mov	r7, r0
   49720:	ldrb	r3, [fp, #69]	; 0x45
   49724:	cmp	r3, #0
   49728:	bne	49604 <fputs@plt+0x38560>
   4972c:	ldr	r3, [sp, #56]	; 0x38
   49730:	add	r8, r8, #8
   49734:	add	r3, r7, r3
   49738:	str	r3, [sp, #24]
   4973c:	mov	r3, #0
   49740:	ldr	r2, [sp, #24]
   49744:	add	r2, r2, #72	; 0x48
   49748:	str	r2, [sp, #24]
   4974c:	add	r2, r8, #72	; 0x48
   49750:	str	r2, [sp, #68]	; 0x44
   49754:	ldr	r2, [sp, #52]	; 0x34
   49758:	cmp	r2, r3
   4975c:	bgt	49854 <fputs@plt+0x387b0>
   49760:	ldr	r3, [sp, #76]	; 0x4c
   49764:	add	r7, r7, r3
   49768:	ldr	r3, [sp, #64]	; 0x40
   4976c:	strb	r3, [r7, #44]	; 0x2c
   49770:	mov	r7, #0
   49774:	ldr	r8, [r5]
   49778:	ldr	r3, [r8]
   4977c:	cmp	r7, r3
   49780:	blt	4989c <fputs@plt+0x387f8>
   49784:	ldr	r3, [r6, #44]	; 0x2c
   49788:	cmp	r3, #0
   4978c:	movne	r2, #0
   49790:	movne	ip, #20
   49794:	ldrne	r0, [r3]
   49798:	bne	49900 <fputs@plt+0x3885c>
   4979c:	mov	r2, #0
   497a0:	mov	r0, fp
   497a4:	ldr	r1, [r6, #32]
   497a8:	bl	20308 <fputs@plt+0xf264>
   497ac:	ldr	r3, [sp, #48]	; 0x30
   497b0:	mov	r2, r0
   497b4:	cmp	r3, #0
   497b8:	beq	49918 <fputs@plt+0x38874>
   497bc:	ldr	r7, [r5, #32]
   497c0:	mov	r0, fp
   497c4:	str	r2, [r5, #32]
   497c8:	mov	r2, #0
   497cc:	str	r7, [r5, #40]	; 0x28
   497d0:	ldr	r1, [r6, #40]	; 0x28
   497d4:	bl	20308 <fputs@plt+0xf264>
   497d8:	mov	r2, r0
   497dc:	mov	r1, r7
   497e0:	mov	r0, fp
   497e4:	bl	1f8a0 <fputs@plt+0xe7fc>
   497e8:	mov	r2, #0
   497ec:	ldr	r1, [r6, #36]	; 0x24
   497f0:	str	r0, [r5, #40]	; 0x28
   497f4:	mov	r0, fp
   497f8:	bl	20310 <fputs@plt+0xf26c>
   497fc:	str	r0, [r5, #36]	; 0x24
   49800:	mov	r7, #0
   49804:	mov	r1, r5
   49808:	ldr	r2, [sp, #72]	; 0x48
   4980c:	mov	r0, fp
   49810:	str	r7, [sp]
   49814:	ldr	r3, [r6]
   49818:	bl	22074 <fputs@plt+0x10fd0>
   4981c:	ldr	r3, [r6, #8]
   49820:	and	r2, r3, #1
   49824:	ldr	r3, [r5, #8]
   49828:	orr	r3, r3, r2
   4982c:	str	r3, [r5, #8]
   49830:	ldr	r3, [r6, #56]	; 0x38
   49834:	cmp	r3, r7
   49838:	strne	r3, [r5, #56]	; 0x38
   4983c:	ldr	r5, [r5, #48]	; 0x30
   49840:	strne	r7, [r6, #56]	; 0x38
   49844:	ldr	r6, [r6, #48]	; 0x30
   49848:	cmp	r5, #0
   4984c:	bne	495c0 <fputs@plt+0x3851c>
   49850:	b	49604 <fputs@plt+0x38560>
   49854:	str	r3, [sp, #84]	; 0x54
   49858:	mov	r0, fp
   4985c:	ldr	r3, [sp, #24]
   49860:	ldr	r1, [r3, #-12]
   49864:	bl	1b9a8 <fputs@plt+0xa904>
   49868:	ldr	r3, [sp, #24]
   4986c:	mov	r1, r8
   49870:	mov	r2, #72	; 0x48
   49874:	sub	r0, r3, #64	; 0x40
   49878:	bl	10f18 <memcpy@plt>
   4987c:	mov	r0, r8
   49880:	mov	r2, #72	; 0x48
   49884:	mov	r1, #0
   49888:	bl	10e88 <memset@plt>
   4988c:	ldr	r8, [sp, #68]	; 0x44
   49890:	ldr	r3, [sp, #84]	; 0x54
   49894:	add	r3, r3, #1
   49898:	b	49740 <fputs@plt+0x3869c>
   4989c:	mov	r3, #20
   498a0:	mul	r2, r3, r7
   498a4:	ldr	r3, [r8, #4]
   498a8:	add	r3, r3, r2
   498ac:	ldr	r1, [r3, #4]
   498b0:	cmp	r1, #0
   498b4:	bne	498e4 <fputs@plt+0x38840>
   498b8:	mov	r0, fp
   498bc:	ldr	r1, [r3, #8]
   498c0:	str	r2, [sp, #52]	; 0x34
   498c4:	bl	1db50 <fputs@plt+0xcaac>
   498c8:	str	r0, [sp, #24]
   498cc:	bl	122ac <fputs@plt+0x1208>
   498d0:	ldr	r3, [r8, #4]
   498d4:	ldr	r1, [sp, #24]
   498d8:	ldr	r2, [sp, #52]	; 0x34
   498dc:	add	r3, r3, r2
   498e0:	str	r1, [r3, #4]
   498e4:	add	r7, r7, #1
   498e8:	b	49778 <fputs@plt+0x386d4>
   498ec:	ldr	r1, [r3, #4]
   498f0:	mov	lr, #0
   498f4:	mla	r1, ip, r2, r1
   498f8:	add	r2, r2, #1
   498fc:	strh	lr, [r1, #16]
   49900:	cmp	r2, r0
   49904:	blt	498ec <fputs@plt+0x38848>
   49908:	str	r3, [r5, #44]	; 0x2c
   4990c:	mov	r3, #0
   49910:	str	r3, [r6, #44]	; 0x2c
   49914:	b	4979c <fputs@plt+0x386f8>
   49918:	mov	r0, fp
   4991c:	ldr	r1, [r5, #32]
   49920:	bl	1f8a0 <fputs@plt+0xe7fc>
   49924:	str	r0, [r5, #32]
   49928:	b	49800 <fputs@plt+0x3875c>
   4992c:	ldr	sl, [sp, #40]	; 0x28
   49930:	b	49390 <fputs@plt+0x382ec>
   49934:	ldr	r7, [r5, #28]
   49938:	cmp	r7, #0
   4993c:	beq	49978 <fputs@plt+0x388d4>
   49940:	ldr	r8, [r5, #32]
   49944:	cmp	r8, #0
   49948:	beq	49e6c <fputs@plt+0x38dc8>
   4994c:	ldr	r2, [sp, #24]
   49950:	mov	r3, #72	; 0x48
   49954:	mla	r3, r3, sl, r2
   49958:	ldrb	r3, [r3, #45]	; 0x2d
   4995c:	tst	r3, #16
   49960:	bne	49978 <fputs@plt+0x388d4>
   49964:	mov	r3, r8
   49968:	mov	r1, #14
   4996c:	ldr	r2, [r5, #36]	; 0x24
   49970:	mov	r0, fp
   49974:	bl	26ab4 <fputs@plt+0x15a10>
   49978:	add	sl, sl, #1
   4997c:	add	r5, r5, #72	; 0x48
   49980:	ldr	r3, [sp, #24]
   49984:	ldr	r3, [r3]
   49988:	cmp	r3, sl
   4998c:	bgt	49934 <fputs@plt+0x38890>
   49990:	ldr	r3, [r9]
   49994:	ldr	r5, [r9, #8]
   49998:	ldr	sl, [r9, #36]	; 0x24
   4999c:	str	r3, [sp, #28]
   499a0:	ldr	r3, [r9, #32]
   499a4:	str	r3, [sp, #68]	; 0x44
   499a8:	ldr	r3, [r9, #40]	; 0x28
   499ac:	str	r3, [sp, #60]	; 0x3c
   499b0:	and	r3, r5, #1
   499b4:	strb	r3, [sp, #116]	; 0x74
   499b8:	and	r3, r5, #9
   499bc:	cmp	r3, #1
   499c0:	bne	499f8 <fputs@plt+0x38954>
   499c4:	mvn	r2, #0
   499c8:	ldr	r1, [sp, #28]
   499cc:	ldr	r0, [sp, #128]	; 0x80
   499d0:	bl	1a89c <fputs@plt+0x97f8>
   499d4:	subs	r2, r0, #0
   499d8:	bne	499f8 <fputs@plt+0x38954>
   499dc:	bic	r3, r5, #1
   499e0:	ldr	r1, [sp, #28]
   499e4:	str	r3, [r9, #8]
   499e8:	ldr	r0, [sp, #36]	; 0x24
   499ec:	bl	20310 <fputs@plt+0xf26c>
   499f0:	mov	sl, r0
   499f4:	str	r0, [r9, #36]	; 0x24
   499f8:	ldr	r1, [sp, #128]	; 0x80
   499fc:	cmp	r1, #0
   49a00:	mvneq	r3, #0
   49a04:	streq	r3, [sp, #148]	; 0x94
   49a08:	beq	49a68 <fputs@plt+0x389c4>
   49a0c:	ldr	r3, [sp, #28]
   49a10:	mov	r2, #0
   49a14:	mov	r0, r4
   49a18:	ldr	r3, [r3]
   49a1c:	bl	3378c <fputs@plt+0x226e8>
   49a20:	ldr	r2, [r4, #72]	; 0x48
   49a24:	mvn	ip, #5
   49a28:	ldr	r1, [sp, #28]
   49a2c:	add	r3, r2, #1
   49a30:	ldr	r1, [r1]
   49a34:	str	r3, [r4, #72]	; 0x48
   49a38:	ldr	r3, [sp, #128]	; 0x80
   49a3c:	str	r2, [sp, #136]	; 0x88
   49a40:	ldr	r3, [r3]
   49a44:	stmib	sp, {r0, ip}
   49a48:	mov	r0, #0
   49a4c:	str	r0, [sp]
   49a50:	mov	r0, fp
   49a54:	add	r3, r3, #1
   49a58:	add	r3, r3, r1
   49a5c:	mov	r1, #57	; 0x39
   49a60:	bl	2666c <fputs@plt+0x155c8>
   49a64:	str	r0, [sp, #148]	; 0x94
   49a68:	ldr	r3, [sp, #32]
   49a6c:	ldrb	r3, [r3]
   49a70:	cmp	r3, #12
   49a74:	bne	49a94 <fputs@plt+0x389f0>
   49a78:	ldr	r3, [sp, #28]
   49a7c:	mov	r1, #57	; 0x39
   49a80:	mov	r0, fp
   49a84:	ldr	r2, [sp, #32]
   49a88:	ldr	r3, [r3]
   49a8c:	ldr	r2, [r2, #4]
   49a90:	bl	26ab4 <fputs@plt+0x15a10>
   49a94:	ldr	r0, [fp, #24]
   49a98:	bl	2644c <fputs@plt+0x153a8>
   49a9c:	mov	r3, #320	; 0x140
   49aa0:	mov	r2, r0
   49aa4:	str	r0, [sp, #100]	; 0x64
   49aa8:	mov	r1, r9
   49aac:	mov	r0, r4
   49ab0:	strh	r3, [r9, #6]
   49ab4:	bl	4c510 <fputs@plt+0x3b46c>
   49ab8:	ldr	r3, [r9, #12]
   49abc:	cmp	r3, #0
   49ac0:	bne	49aec <fputs@plt+0x38a48>
   49ac4:	ldr	r1, [sp, #148]	; 0x94
   49ac8:	cmp	r1, #0
   49acc:	blt	49aec <fputs@plt+0x38a48>
   49ad0:	mov	r0, fp
   49ad4:	bl	1457c <fputs@plt+0x34d8>
   49ad8:	mov	r3, #58	; 0x3a
   49adc:	strb	r3, [r0]
   49ae0:	ldrb	r3, [sp, #156]	; 0x9c
   49ae4:	orr	r3, r3, #1
   49ae8:	strb	r3, [sp, #156]	; 0x9c
   49aec:	ldr	r3, [r9, #8]
   49af0:	ands	r3, r3, #1
   49af4:	beq	49b50 <fputs@plt+0x38aac>
   49af8:	ldr	r5, [r4, #72]	; 0x48
   49afc:	mov	r0, r4
   49b00:	ldr	r1, [r9]
   49b04:	add	r3, r5, #1
   49b08:	str	r5, [sp, #120]	; 0x78
   49b0c:	str	r3, [r4, #72]	; 0x48
   49b10:	mov	r3, #0
   49b14:	mov	r2, r3
   49b18:	bl	3378c <fputs@plt+0x226e8>
   49b1c:	mvn	r3, #5
   49b20:	mov	r2, r5
   49b24:	mov	r1, #57	; 0x39
   49b28:	stmib	sp, {r0, r3}
   49b2c:	mov	r3, #0
   49b30:	mov	r0, fp
   49b34:	str	r3, [sp]
   49b38:	bl	2666c <fputs@plt+0x155c8>
   49b3c:	mov	r1, #8
   49b40:	str	r0, [sp, #124]	; 0x7c
   49b44:	mov	r0, fp
   49b48:	bl	18814 <fputs@plt+0x7770>
   49b4c:	mov	r3, #3
   49b50:	strb	r3, [sp, #117]	; 0x75
   49b54:	cmp	sl, #0
   49b58:	ldr	r3, [sp, #44]	; 0x2c
   49b5c:	movne	r3, #0
   49b60:	eoreq	r3, r3, #1
   49b64:	cmp	r3, #0
   49b68:	beq	4a0bc <fputs@plt+0x39018>
   49b6c:	ldrsh	r2, [r9, #6]
   49b70:	mov	r0, r4
   49b74:	ldrb	r3, [sp, #116]	; 0x74
   49b78:	ldr	r1, [sp, #24]
   49b7c:	str	r2, [sp, #8]
   49b80:	ldr	r2, [r9, #8]
   49b84:	cmp	r3, #0
   49b88:	movne	r3, #1024	; 0x400
   49b8c:	moveq	r3, #0
   49b90:	and	r2, r2, #16384	; 0x4000
   49b94:	orr	r3, r3, r2
   49b98:	ldr	r2, [sp, #68]	; 0x44
   49b9c:	str	r3, [sp, #4]
   49ba0:	ldr	r3, [r9]
   49ba4:	str	r3, [sp]
   49ba8:	ldr	r3, [sp, #128]	; 0x80
   49bac:	bl	4fb60 <fputs@plt+0x3eabc>
   49bb0:	subs	r5, r0, #0
   49bb4:	beq	49230 <fputs@plt+0x3818c>
   49bb8:	ldrsh	r3, [r5, #32]
   49bbc:	ldrsh	r2, [r9, #6]
   49bc0:	cmp	r2, r3
   49bc4:	strhgt	r3, [r9, #6]
   49bc8:	ldrb	r3, [sp, #116]	; 0x74
   49bcc:	cmp	r3, #0
   49bd0:	beq	49be0 <fputs@plt+0x38b3c>
   49bd4:	ldrb	r3, [r5, #42]	; 0x2a
   49bd8:	cmp	r3, #0
   49bdc:	strbne	r3, [sp, #117]	; 0x75
   49be0:	ldr	r2, [sp, #128]	; 0x80
   49be4:	cmp	r2, #0
   49be8:	beq	49c04 <fputs@plt+0x38b60>
   49bec:	ldrsb	r3, [r5, #38]	; 0x26
   49bf0:	ldr	r2, [r2]
   49bf4:	str	r3, [sp, #132]	; 0x84
   49bf8:	cmp	r2, r3
   49bfc:	moveq	r3, #0
   49c00:	streq	r3, [sp, #128]	; 0x80
   49c04:	ldr	r1, [sp, #148]	; 0x94
   49c08:	cmp	r1, #0
   49c0c:	blt	49c24 <fputs@plt+0x38b80>
   49c10:	ldr	r3, [sp, #128]	; 0x80
   49c14:	cmp	r3, #0
   49c18:	bne	49c24 <fputs@plt+0x38b80>
   49c1c:	mov	r0, fp
   49c20:	bl	22874 <fputs@plt+0x117d0>
   49c24:	ldr	r3, [r5, #52]	; 0x34
   49c28:	mov	r0, r4
   49c2c:	mov	r1, r9
   49c30:	ldr	r2, [sp, #28]
   49c34:	str	r3, [sp, #16]
   49c38:	ldr	r3, [r5, #48]	; 0x30
   49c3c:	str	r3, [sp, #12]
   49c40:	ldr	r3, [sp, #32]
   49c44:	str	r3, [sp, #8]
   49c48:	add	r3, sp, #116	; 0x74
   49c4c:	str	r3, [sp, #4]
   49c50:	add	r3, sp, #128	; 0x80
   49c54:	str	r3, [sp]
   49c58:	mvn	r3, #0
   49c5c:	bl	4cf30 <fputs@plt+0x3be8c>
   49c60:	mov	r0, r5
   49c64:	bl	27090 <fputs@plt+0x15fec>
   49c68:	ldrb	r3, [sp, #117]	; 0x75
   49c6c:	cmp	r3, #3
   49c70:	bne	49c80 <fputs@plt+0x38bdc>
   49c74:	ldr	r1, [pc, #1136]	; 4a0ec <fputs@plt+0x39048>
   49c78:	mov	r0, r4
   49c7c:	bl	371bc <fputs@plt+0x26118>
   49c80:	ldr	r3, [sp, #128]	; 0x80
   49c84:	cmp	r3, #0
   49c88:	beq	4ad9c <fputs@plt+0x39cf8>
   49c8c:	ldr	r1, [sp, #132]	; 0x84
   49c90:	mov	r0, r4
   49c94:	ldr	r2, [pc, #1092]	; 4a0e0 <fputs@plt+0x3903c>
   49c98:	ldr	r3, [pc, #1092]	; 4a0e4 <fputs@plt+0x39040>
   49c9c:	cmp	r1, #0
   49ca0:	movgt	r1, r2
   49ca4:	movle	r1, r3
   49ca8:	bl	371bc <fputs@plt+0x26118>
   49cac:	ldr	r3, [sp, #28]
   49cb0:	ldr	r5, [r4, #8]
   49cb4:	ldr	r3, [r3]
   49cb8:	ldr	r0, [r5, #24]
   49cbc:	str	r3, [sp, #60]	; 0x3c
   49cc0:	ldr	r3, [sp, #152]	; 0x98
   49cc4:	str	r3, [sp, #52]	; 0x34
   49cc8:	bl	2644c <fputs@plt+0x153a8>
   49ccc:	ldr	r3, [sp, #32]
   49cd0:	str	r0, [sp, #64]	; 0x40
   49cd4:	ldr	r7, [sp, #128]	; 0x80
   49cd8:	ldrb	r3, [r3]
   49cdc:	str	r3, [sp, #48]	; 0x30
   49ce0:	ldr	r3, [sp, #32]
   49ce4:	ldr	r3, [r3, #4]
   49ce8:	str	r3, [sp, #56]	; 0x38
   49cec:	ldr	r3, [sp, #144]	; 0x90
   49cf0:	cmp	r3, #0
   49cf4:	beq	49d20 <fputs@plt+0x38c7c>
   49cf8:	mov	r1, #14
   49cfc:	mov	r0, r5
   49d00:	ldr	r2, [sp, #140]	; 0x8c
   49d04:	bl	26ab4 <fputs@plt+0x15a10>
   49d08:	mov	r0, r5
   49d0c:	ldr	r1, [sp, #52]	; 0x34
   49d10:	bl	26c6c <fputs@plt+0x15bc8>
   49d14:	mov	r0, r5
   49d18:	ldr	r1, [sp, #144]	; 0x90
   49d1c:	bl	14554 <fputs@plt+0x34b0>
   49d20:	ldr	r3, [sp, #136]	; 0x88
   49d24:	str	r3, [sp, #44]	; 0x2c
   49d28:	ldr	r3, [sp, #48]	; 0x30
   49d2c:	and	r3, r3, #251	; 0xfb
   49d30:	cmp	r3, #9
   49d34:	bne	4ac68 <fputs@plt+0x39bc4>
   49d38:	ldr	r3, [sp, #32]
   49d3c:	mov	sl, #0
   49d40:	ldr	r6, [r3, #8]
   49d44:	ldr	r3, [sp, #60]	; 0x3c
   49d48:	str	r3, [sp, #72]	; 0x48
   49d4c:	ldr	r3, [r7]
   49d50:	ldr	r8, [sp, #132]	; 0x84
   49d54:	sub	r3, r3, r8
   49d58:	str	r3, [sp, #80]	; 0x50
   49d5c:	ldrb	r3, [sp, #156]	; 0x9c
   49d60:	tst	r3, #1
   49d64:	beq	4ac8c <fputs@plt+0x39be8>
   49d68:	ldr	r7, [r4, #72]	; 0x48
   49d6c:	ldr	r8, [r4, #76]	; 0x4c
   49d70:	add	r3, r8, #1
   49d74:	ldr	r8, [sp, #144]	; 0x90
   49d78:	str	r3, [sp, #68]	; 0x44
   49d7c:	str	r3, [r4, #76]	; 0x4c
   49d80:	add	r3, r7, #1
   49d84:	cmp	r8, #0
   49d88:	str	r3, [r4, #72]	; 0x48
   49d8c:	beq	49d9c <fputs@plt+0x38cf8>
   49d90:	mov	r0, r4
   49d94:	bl	26a68 <fputs@plt+0x159c4>
   49d98:	mov	r8, r0
   49d9c:	ldr	r2, [sp, #72]	; 0x48
   49da0:	mov	r1, #60	; 0x3c
   49da4:	mov	r0, r5
   49da8:	ldr	r3, [sp, #80]	; 0x50
   49dac:	add	r3, r3, #1
   49db0:	add	r3, r3, r2
   49db4:	mov	r2, r7
   49db8:	str	r3, [sp]
   49dbc:	ldr	r3, [sp, #68]	; 0x44
   49dc0:	bl	2654c <fputs@plt+0x154a8>
   49dc4:	cmp	r8, #0
   49dc8:	beq	49dd8 <fputs@plt+0x38d34>
   49dcc:	mov	r1, r8
   49dd0:	mov	r0, r5
   49dd4:	bl	1b664 <fputs@plt+0xa5c0>
   49dd8:	mov	r1, #106	; 0x6a
   49ddc:	mov	r0, r5
   49de0:	ldr	r2, [sp, #44]	; 0x2c
   49de4:	mov	r8, #0
   49de8:	ldr	r3, [sp, #52]	; 0x34
   49dec:	bl	26ab4 <fputs@plt+0x15a10>
   49df0:	add	r3, r0, #1
   49df4:	mov	r0, r5
   49df8:	ldr	r1, [r9, #16]
   49dfc:	ldr	r2, [sp, #64]	; 0x40
   49e00:	str	r3, [sp, #76]	; 0x4c
   49e04:	bl	26cc8 <fputs@plt+0x15c24>
   49e08:	mov	r1, #100	; 0x64
   49e0c:	mov	r0, r5
   49e10:	str	r7, [sp]
   49e14:	ldr	r2, [sp, #44]	; 0x2c
   49e18:	ldr	r3, [sp, #68]	; 0x44
   49e1c:	bl	2654c <fputs@plt+0x154a8>
   49e20:	ldr	r3, [sp, #80]	; 0x50
   49e24:	add	r8, r3, r8
   49e28:	ldr	r2, [sp, #40]	; 0x28
   49e2c:	ldr	r3, [sp, #72]	; 0x48
   49e30:	cmp	r3, r2
   49e34:	bgt	4acc4 <fputs@plt+0x39c20>
   49e38:	ldr	r3, [sp, #48]	; 0x30
   49e3c:	cmp	r3, #11
   49e40:	beq	4adbc <fputs@plt+0x39d18>
   49e44:	cmp	r3, #12
   49e48:	beq	4acf8 <fputs@plt+0x39c54>
   49e4c:	cmp	r3, #10
   49e50:	bne	4ae0c <fputs@plt+0x39d68>
   49e54:	mov	r3, #1
   49e58:	mov	r1, r6
   49e5c:	ldr	r2, [sp, #56]	; 0x38
   49e60:	mov	r0, r4
   49e64:	bl	26cf4 <fputs@plt+0x15c50>
   49e68:	b	4ad30 <fputs@plt+0x39c8c>
   49e6c:	add	r1, sp, #160	; 0xa0
   49e70:	mov	r0, r9
   49e74:	str	r8, [sp, #160]	; 0xa0
   49e78:	bl	1b55c <fputs@plt+0xa4b8>
   49e7c:	ldr	r2, [sp, #160]	; 0xa0
   49e80:	ldr	r3, [r4, #464]	; 0x1d0
   49e84:	add	r3, r3, r2
   49e88:	str	r3, [r4, #464]	; 0x1d0
   49e8c:	ldrb	r3, [r5, #44]	; 0x2c
   49e90:	tst	r3, #32
   49e94:	bne	49eac <fputs@plt+0x38e08>
   49e98:	mov	r1, r7
   49e9c:	ldr	r2, [r9, #32]
   49ea0:	ldr	r0, [sp, #36]	; 0x24
   49ea4:	ldr	r3, [r5, #52]	; 0x34
   49ea8:	bl	22194 <fputs@plt+0x110f0>
   49eac:	cmp	sl, #0
   49eb0:	bne	49fe0 <fputs@plt+0x38f3c>
   49eb4:	ldr	r3, [sp, #24]
   49eb8:	ldr	r3, [r3]
   49ebc:	cmp	r3, #1
   49ec0:	beq	49ed4 <fputs@plt+0x38e30>
   49ec4:	ldr	r3, [sp, #24]
   49ec8:	ldrb	r3, [r3, #116]	; 0x74
   49ecc:	tst	r3, #10
   49ed0:	beq	49fe0 <fputs@plt+0x38f3c>
   49ed4:	ldr	r3, [r9, #8]
   49ed8:	tst	r3, #2
   49edc:	bne	49fe0 <fputs@plt+0x38f3c>
   49ee0:	ldr	r3, [sp, #36]	; 0x24
   49ee4:	ldrh	r6, [r3, #64]	; 0x40
   49ee8:	ands	r6, r6, #256	; 0x100
   49eec:	bne	49fe0 <fputs@plt+0x38f3c>
   49ef0:	ldr	r2, [r4, #76]	; 0x4c
   49ef4:	mov	r1, #16
   49ef8:	mov	r0, fp
   49efc:	ldr	r3, [sp, #24]
   49f00:	ldr	r8, [fp, #32]
   49f04:	add	r2, r2, #1
   49f08:	str	r2, [r4, #76]	; 0x4c
   49f0c:	str	r2, [r3, #36]	; 0x24
   49f10:	add	r3, r8, #1
   49f14:	str	r3, [sp]
   49f18:	mov	r3, r6
   49f1c:	bl	2654c <fputs@plt+0x154a8>
   49f20:	ldr	r3, [sp, #24]
   49f24:	add	r2, r8, #1
   49f28:	mov	r1, r7
   49f2c:	mov	r0, r4
   49f30:	str	r2, [r3, #32]
   49f34:	ldr	r3, [r3, #36]	; 0x24
   49f38:	ldr	r2, [sp, #24]
   49f3c:	str	r3, [sp, #164]	; 0xa4
   49f40:	mov	r3, #13
   49f44:	str	r6, [sp, #168]	; 0xa8
   49f48:	strh	r3, [sp, #160]	; 0xa0
   49f4c:	ldr	r3, [r4, #472]	; 0x1d8
   49f50:	str	r6, [sp, #172]	; 0xac
   49f54:	strb	r3, [r2, #48]	; 0x30
   49f58:	add	r2, sp, #160	; 0xa0
   49f5c:	bl	49050 <fputs@plt+0x37fac>
   49f60:	ldr	r3, [sp, #24]
   49f64:	mov	r0, fp
   49f68:	ldrh	r2, [r7, #6]
   49f6c:	ldr	r3, [r3, #24]
   49f70:	strh	r2, [r3, #38]	; 0x26
   49f74:	ldr	r3, [sp, #24]
   49f78:	ldr	r2, [sp, #24]
   49f7c:	ldrb	r3, [r3, #45]	; 0x2d
   49f80:	ldr	r1, [r2, #36]	; 0x24
   49f84:	orr	r3, r3, #16
   49f88:	strb	r3, [r2, #45]	; 0x2d
   49f8c:	ldr	r3, [sp, #168]	; 0xa8
   49f90:	str	r3, [r2, #40]	; 0x28
   49f94:	bl	26a8c <fputs@plt+0x159e8>
   49f98:	mov	r1, r8
   49f9c:	mov	r0, fp
   49fa0:	bl	1b664 <fputs@plt+0xa5c0>
   49fa4:	strb	r6, [r4, #19]
   49fa8:	str	r6, [r4, #60]	; 0x3c
   49fac:	ldr	r3, [sp, #36]	; 0x24
   49fb0:	ldrb	r3, [r3, #69]	; 0x45
   49fb4:	cmp	r3, #0
   49fb8:	bne	49230 <fputs@plt+0x3818c>
   49fbc:	add	r1, sp, #116	; 0x74
   49fc0:	mov	r0, r9
   49fc4:	str	r3, [sp, #116]	; 0x74
   49fc8:	bl	1b55c <fputs@plt+0xa4b8>
   49fcc:	ldr	r2, [sp, #116]	; 0x74
   49fd0:	ldr	r3, [r4, #464]	; 0x1d0
   49fd4:	sub	r3, r3, r2
   49fd8:	str	r3, [r4, #464]	; 0x1d0
   49fdc:	b	49978 <fputs@plt+0x388d4>
   49fe0:	ldr	r3, [r4, #76]	; 0x4c
   49fe4:	mov	r2, #0
   49fe8:	mov	r1, #22
   49fec:	mov	r0, fp
   49ff0:	add	r3, r3, #1
   49ff4:	str	r3, [r4, #76]	; 0x4c
   49ff8:	str	r3, [r5, #36]	; 0x24
   49ffc:	bl	26ab4 <fputs@plt+0x15a10>
   4a000:	ldr	r2, [sp, #24]
   4a004:	add	r3, r0, #1
   4a008:	mov	r6, r0
   4a00c:	str	r3, [r5, #32]
   4a010:	mov	r3, #72	; 0x48
   4a014:	mla	r3, r3, sl, r2
   4a018:	ldrb	r3, [r3, #45]	; 0x2d
   4a01c:	tst	r3, #8
   4a020:	bne	4a030 <fputs@plt+0x38f8c>
   4a024:	mov	r0, r4
   4a028:	bl	26a68 <fputs@plt+0x159c4>
   4a02c:	mov	r8, r0
   4a030:	ldr	r3, [r5, #52]	; 0x34
   4a034:	add	r2, sp, #160	; 0xa0
   4a038:	mov	r1, r7
   4a03c:	mov	r0, r4
   4a040:	str	r3, [sp, #164]	; 0xa4
   4a044:	mov	r3, #12
   4a048:	strh	r3, [sp, #160]	; 0xa0
   4a04c:	mov	r3, #0
   4a050:	str	r3, [sp, #168]	; 0xa8
   4a054:	str	r3, [sp, #172]	; 0xac
   4a058:	ldr	r3, [r4, #472]	; 0x1d8
   4a05c:	strb	r3, [r5, #48]	; 0x30
   4a060:	bl	49050 <fputs@plt+0x37fac>
   4a064:	ldrh	r2, [r7, #6]
   4a068:	cmp	r8, #0
   4a06c:	ldr	r3, [r5, #24]
   4a070:	strh	r2, [r3, #38]	; 0x26
   4a074:	beq	4a084 <fputs@plt+0x38fe0>
   4a078:	mov	r1, r8
   4a07c:	mov	r0, fp
   4a080:	bl	1b664 <fputs@plt+0xa5c0>
   4a084:	mov	r1, #15
   4a088:	mov	r0, fp
   4a08c:	ldr	r2, [r5, #36]	; 0x24
   4a090:	bl	26a50 <fputs@plt+0x159ac>
   4a094:	mov	r2, r0
   4a098:	mov	r1, r6
   4a09c:	mov	r0, fp
   4a0a0:	bl	1457c <fputs@plt+0x34d8>
   4a0a4:	mov	r3, #0
   4a0a8:	str	r2, [r0, #4]
   4a0ac:	strb	r3, [r4, #19]
   4a0b0:	mov	r3, #0
   4a0b4:	str	r3, [r4, #60]	; 0x3c
   4a0b8:	b	49fac <fputs@plt+0x38f08>
   4a0bc:	cmp	sl, #0
   4a0c0:	ldrne	r1, [r9]
   4a0c4:	ldrne	r2, [r1]
   4a0c8:	ldrne	r1, [r1, #4]
   4a0cc:	bne	4a110 <fputs@plt+0x3906c>
   4a0d0:	strh	sl, [r9, #6]
   4a0d4:	b	4a13c <fputs@plt+0x39098>
   4a0d8:	muleq	r7, r6, r2
   4a0dc:	ldrdeq	r6, [r7], -lr
   4a0e0:	andeq	r6, r7, pc, ror r2
   4a0e4:	andeq	r6, r7, sp, lsl #5
   4a0e8:	andeq	r6, r7, r6, asr r2
   4a0ec:	andeq	r6, r7, pc, asr r2
   4a0f0:	strdeq	r7, [r7], -r9
   4a0f4:	andeq	r6, r7, r8, ror #4
   4a0f8:	andeq	r6, r7, r6, lsl #6
   4a0fc:	andeq	r6, r7, r8, lsl r3
   4a100:	andeq	r6, r7, ip, lsl r3
   4a104:	sub	r2, r2, #1
   4a108:	add	r1, r1, #20
   4a10c:	strh	r3, [r1, #-2]
   4a110:	cmp	r2, #0
   4a114:	bgt	4a104 <fputs@plt+0x39060>
   4a118:	ldr	r3, [sl]
   4a11c:	mov	r1, #0
   4a120:	ldr	r2, [sl, #4]
   4a124:	cmp	r3, #0
   4a128:	bgt	4a554 <fputs@plt+0x394b0>
   4a12c:	ldrsh	r3, [r9, #6]
   4a130:	cmp	r3, #66	; 0x42
   4a134:	movgt	r3, #66	; 0x42
   4a138:	strhgt	r3, [r9, #6]
   4a13c:	mvn	r2, #0
   4a140:	mov	r0, sl
   4a144:	ldr	r1, [sp, #128]	; 0x80
   4a148:	bl	1a89c <fputs@plt+0x97f8>
   4a14c:	str	r0, [sp, #92]	; 0x5c
   4a150:	ldr	r0, [fp, #24]
   4a154:	bl	2644c <fputs@plt+0x153a8>
   4a158:	mov	r2, #24
   4a15c:	mov	r1, #0
   4a160:	str	r0, [sp, #44]	; 0x2c
   4a164:	add	r0, sp, #168	; 0xa8
   4a168:	bl	10e88 <memset@plt>
   4a16c:	ldr	r3, [sp, #24]
   4a170:	cmp	sl, #0
   4a174:	add	r0, sp, #160	; 0xa0
   4a178:	str	r4, [sp, #160]	; 0xa0
   4a17c:	ldr	r1, [sp, #28]
   4a180:	str	r3, [sp, #164]	; 0xa4
   4a184:	add	r3, sp, #192	; 0xc0
   4a188:	str	r3, [sp, #172]	; 0xac
   4a18c:	ldr	r3, [r4, #76]	; 0x4c
   4a190:	add	r3, r3, #1
   4a194:	str	r3, [sp, #208]	; 0xd0
   4a198:	moveq	r3, sl
   4a19c:	ldrne	r3, [sl]
   4a1a0:	str	r3, [sp, #204]	; 0xcc
   4a1a4:	str	sl, [sp, #216]	; 0xd8
   4a1a8:	bl	18d50 <fputs@plt+0x7cac>
   4a1ac:	add	r0, sp, #160	; 0xa0
   4a1b0:	ldr	r1, [sp, #128]	; 0x80
   4a1b4:	bl	18d50 <fputs@plt+0x7cac>
   4a1b8:	ldr	r3, [sp, #60]	; 0x3c
   4a1bc:	cmp	r3, #0
   4a1c0:	beq	4a1d0 <fputs@plt+0x3912c>
   4a1c4:	mov	r1, r3
   4a1c8:	add	r0, sp, #160	; 0xa0
   4a1cc:	bl	18d00 <fputs@plt+0x7c5c>
   4a1d0:	ldr	r3, [sp, #224]	; 0xe0
   4a1d4:	mov	r5, #0
   4a1d8:	str	r3, [sp, #228]	; 0xe4
   4a1dc:	ldr	r2, [sp, #236]	; 0xec
   4a1e0:	cmp	r2, r5
   4a1e4:	bgt	4a564 <fputs@plt+0x394c0>
   4a1e8:	ldr	r3, [r4, #76]	; 0x4c
   4a1ec:	str	r3, [sp, #212]	; 0xd4
   4a1f0:	ldr	r3, [sp, #36]	; 0x24
   4a1f4:	ldrb	r8, [r3, #69]	; 0x45
   4a1f8:	cmp	r8, #0
   4a1fc:	bne	49230 <fputs@plt+0x3818c>
   4a200:	cmp	sl, #0
   4a204:	beq	4a870 <fputs@plt+0x397cc>
   4a208:	ldr	r3, [r4, #72]	; 0x48
   4a20c:	mov	r1, sl
   4a210:	mov	r0, r4
   4a214:	add	r2, r3, #1
   4a218:	str	r3, [sp, #196]	; 0xc4
   4a21c:	ldr	r3, [sp, #224]	; 0xe0
   4a220:	str	r2, [r4, #72]	; 0x48
   4a224:	mov	r2, r8
   4a228:	bl	3378c <fputs@plt+0x226e8>
   4a22c:	mvn	r3, #5
   4a230:	mov	r1, #58	; 0x3a
   4a234:	str	r8, [sp]
   4a238:	ldr	r2, [sp, #196]	; 0xc4
   4a23c:	str	r3, [sp, #8]
   4a240:	mov	r3, r0
   4a244:	str	r0, [sp, #52]	; 0x34
   4a248:	mov	r0, fp
   4a24c:	str	r3, [sp, #4]
   4a250:	ldr	r3, [sp, #204]	; 0xcc
   4a254:	bl	2666c <fputs@plt+0x155c8>
   4a258:	ldr	r3, [r4, #76]	; 0x4c
   4a25c:	str	r0, [sp, #108]	; 0x6c
   4a260:	ldr	r0, [fp, #24]
   4a264:	add	r2, r3, #1
   4a268:	str	r2, [sp, #72]	; 0x48
   4a26c:	add	r2, r3, #2
   4a270:	add	r3, r3, #3
   4a274:	str	r3, [r4, #76]	; 0x4c
   4a278:	str	r3, [sp, #48]	; 0x30
   4a27c:	str	r2, [sp, #76]	; 0x4c
   4a280:	bl	2644c <fputs@plt+0x153a8>
   4a284:	ldr	r3, [r4, #76]	; 0x4c
   4a288:	str	r0, [sp, #84]	; 0x54
   4a28c:	ldr	r0, [fp, #24]
   4a290:	add	r3, r3, #1
   4a294:	str	r3, [r4, #76]	; 0x4c
   4a298:	str	r3, [sp, #56]	; 0x38
   4a29c:	bl	2644c <fputs@plt+0x153a8>
   4a2a0:	ldr	r6, [r4, #76]	; 0x4c
   4a2a4:	mov	r1, #22
   4a2a8:	str	r0, [sp, #88]	; 0x58
   4a2ac:	mov	r0, fp
   4a2b0:	add	r3, r6, #1
   4a2b4:	str	r3, [sp, #64]	; 0x40
   4a2b8:	ldr	r3, [sl]
   4a2bc:	add	r2, r6, r3
   4a2c0:	str	r2, [sp, #80]	; 0x50
   4a2c4:	add	r2, r2, #1
   4a2c8:	str	r2, [sp, #104]	; 0x68
   4a2cc:	ldr	r2, [sp, #80]	; 0x50
   4a2d0:	add	r3, r3, r2
   4a2d4:	mov	r2, r8
   4a2d8:	str	r3, [r4, #76]	; 0x4c
   4a2dc:	ldr	r3, [sp, #76]	; 0x4c
   4a2e0:	bl	26ab4 <fputs@plt+0x15a10>
   4a2e4:	mov	r2, r8
   4a2e8:	mov	r1, #22
   4a2ec:	ldr	r3, [sp, #72]	; 0x48
   4a2f0:	mov	r0, fp
   4a2f4:	bl	26ab4 <fputs@plt+0x15a10>
   4a2f8:	ldr	r3, [sl]
   4a2fc:	mov	r1, #25
   4a300:	mov	r0, fp
   4a304:	ldr	r2, [sp, #64]	; 0x40
   4a308:	add	r3, r2, r3
   4a30c:	sub	r3, r3, #1
   4a310:	str	r3, [sp]
   4a314:	mov	r3, r2
   4a318:	mov	r2, r8
   4a31c:	bl	2654c <fputs@plt+0x154a8>
   4a320:	mov	r1, #14
   4a324:	mov	r0, fp
   4a328:	ldr	r2, [sp, #56]	; 0x38
   4a32c:	ldr	r3, [sp, #88]	; 0x58
   4a330:	bl	26ab4 <fputs@plt+0x15a10>
   4a334:	mov	r0, r4
   4a338:	str	r8, [sp]
   4a33c:	ldr	r3, [sp, #92]	; 0x5c
   4a340:	ldr	r1, [sp, #24]
   4a344:	ldr	r2, [sp, #68]	; 0x44
   4a348:	cmp	r3, #0
   4a34c:	moveq	r3, #2304	; 0x900
   4a350:	movne	r3, #256	; 0x100
   4a354:	stmib	sp, {r3, r8}
   4a358:	mov	r3, sl
   4a35c:	bl	4fb60 <fputs@plt+0x3eabc>
   4a360:	subs	r3, r0, #0
   4a364:	str	r3, [sp, #68]	; 0x44
   4a368:	beq	49230 <fputs@plt+0x3818c>
   4a36c:	ldrsb	r3, [r3, #38]	; 0x26
   4a370:	ldr	r2, [sl]
   4a374:	cmp	r2, r3
   4a378:	moveq	r7, r8
   4a37c:	moveq	r6, r8
   4a380:	beq	4a4c4 <fputs@plt+0x39420>
   4a384:	ldrb	r3, [sp, #116]	; 0x74
   4a388:	cmp	r3, #0
   4a38c:	ldreq	r1, [pc, #-684]	; 4a0e8 <fputs@plt+0x39044>
   4a390:	beq	4a3a8 <fputs@plt+0x39304>
   4a394:	ldr	r3, [r9, #8]
   4a398:	ldr	r1, [pc, #-696]	; 4a0e8 <fputs@plt+0x39044>
   4a39c:	tst	r3, #1
   4a3a0:	ldr	r3, [pc, #-700]	; 4a0ec <fputs@plt+0x39048>
   4a3a4:	moveq	r1, r3
   4a3a8:	mov	r0, r4
   4a3ac:	bl	371bc <fputs@plt+0x26118>
   4a3b0:	ldr	r7, [sl]
   4a3b4:	mov	r3, #0
   4a3b8:	mov	r0, #24
   4a3bc:	ldr	r2, [sp, #220]	; 0xdc
   4a3c0:	ldr	r1, [sp, #224]	; 0xe0
   4a3c4:	mov	r6, r7
   4a3c8:	add	r2, r2, #12
   4a3cc:	cmp	r1, r3
   4a3d0:	bgt	4a598 <fputs@plt+0x394f4>
   4a3d4:	mov	r1, r6
   4a3d8:	mov	r0, r4
   4a3dc:	bl	14a00 <fputs@plt+0x395c>
   4a3e0:	mov	r5, #0
   4a3e4:	mov	r8, r0
   4a3e8:	mov	r0, r4
   4a3ec:	bl	1c2ec <fputs@plt+0xb248>
   4a3f0:	mov	r3, r5
   4a3f4:	mov	r2, r8
   4a3f8:	str	r5, [sp]
   4a3fc:	mov	r1, sl
   4a400:	bl	4c814 <fputs@plt+0x3b770>
   4a404:	ldr	r3, [sp, #224]	; 0xe0
   4a408:	cmp	r3, r5
   4a40c:	bgt	4a5b0 <fputs@plt+0x3950c>
   4a410:	mov	r0, r4
   4a414:	bl	149d0 <fputs@plt+0x392c>
   4a418:	mov	r5, r0
   4a41c:	mov	r3, r6
   4a420:	mov	r2, r8
   4a424:	mov	r1, #49	; 0x31
   4a428:	mov	r0, fp
   4a42c:	str	r5, [sp]
   4a430:	bl	2654c <fputs@plt+0x154a8>
   4a434:	mov	r3, r5
   4a438:	mov	r1, #109	; 0x6d
   4a43c:	ldr	r2, [sp, #196]	; 0xc4
   4a440:	mov	r0, fp
   4a444:	bl	26ab4 <fputs@plt+0x15a10>
   4a448:	mov	r1, r5
   4a44c:	mov	r0, r4
   4a450:	bl	19530 <fputs@plt+0x848c>
   4a454:	mov	r2, r6
   4a458:	mov	r1, r8
   4a45c:	mov	r0, r4
   4a460:	bl	1c510 <fputs@plt+0xb46c>
   4a464:	ldr	r0, [sp, #68]	; 0x44
   4a468:	bl	27090 <fputs@plt+0x15fec>
   4a46c:	ldr	r7, [r4, #72]	; 0x48
   4a470:	mov	r0, r4
   4a474:	add	r3, r7, #1
   4a478:	str	r7, [sp, #200]	; 0xc8
   4a47c:	str	r3, [r4, #72]	; 0x48
   4a480:	bl	149d0 <fputs@plt+0x392c>
   4a484:	mov	r3, r0
   4a488:	mov	r2, r7
   4a48c:	str	r6, [sp]
   4a490:	mov	r1, #60	; 0x3c
   4a494:	mov	r8, r0
   4a498:	mov	r0, fp
   4a49c:	mov	r6, #1
   4a4a0:	bl	2654c <fputs@plt+0x154a8>
   4a4a4:	mov	r1, #106	; 0x6a
   4a4a8:	mov	r0, fp
   4a4ac:	ldr	r3, [sp, #44]	; 0x2c
   4a4b0:	ldr	r2, [sp, #196]	; 0xc4
   4a4b4:	bl	26ab4 <fputs@plt+0x15a10>
   4a4b8:	mov	r0, r4
   4a4bc:	strb	r6, [sp, #193]	; 0xc1
   4a4c0:	bl	1c2ec <fputs@plt+0xb248>
   4a4c4:	ldr	r3, [sp, #92]	; 0x5c
   4a4c8:	cmp	r3, #0
   4a4cc:	bne	4a50c <fputs@plt+0x39468>
   4a4d0:	ldr	r3, [sp, #36]	; 0x24
   4a4d4:	ldrh	r3, [r3, #64]	; 0x40
   4a4d8:	tst	r3, #4
   4a4dc:	bne	4a50c <fputs@plt+0x39468>
   4a4e0:	cmp	r6, #0
   4a4e4:	bne	4a4f8 <fputs@plt+0x39454>
   4a4e8:	ldr	r3, [sp, #68]	; 0x44
   4a4ec:	ldrb	r3, [r3, #39]	; 0x27
   4a4f0:	cmp	r3, #0
   4a4f4:	beq	4a50c <fputs@plt+0x39468>
   4a4f8:	mov	r3, #0
   4a4fc:	mov	r0, fp
   4a500:	ldr	r1, [sp, #148]	; 0x94
   4a504:	str	r3, [sp, #128]	; 0x80
   4a508:	bl	22874 <fputs@plt+0x117d0>
   4a50c:	ldr	r3, [fp, #32]
   4a510:	mov	r0, r4
   4a514:	str	r3, [sp, #92]	; 0x5c
   4a518:	bl	1c2ec <fputs@plt+0xb248>
   4a51c:	cmp	r6, #0
   4a520:	beq	4a53c <fputs@plt+0x39498>
   4a524:	mov	r3, r8
   4a528:	mov	r1, #100	; 0x64
   4a52c:	str	r7, [sp]
   4a530:	mov	r0, fp
   4a534:	ldr	r2, [sp, #196]	; 0xc4
   4a538:	bl	2654c <fputs@plt+0x154a8>
   4a53c:	ldr	r3, [sp, #80]	; 0x50
   4a540:	mov	r5, #0
   4a544:	mov	r8, #1
   4a548:	add	r3, r3, #1
   4a54c:	str	r3, [sp, #80]	; 0x50
   4a550:	b	4a620 <fputs@plt+0x3957c>
   4a554:	sub	r3, r3, #1
   4a558:	add	r2, r2, #20
   4a55c:	strh	r1, [r2, #-2]
   4a560:	b	4a124 <fputs@plt+0x39080>
   4a564:	ldrh	r3, [sp, #188]	; 0xbc
   4a568:	add	r0, sp, #160	; 0xa0
   4a56c:	orr	r3, r3, #8
   4a570:	strh	r3, [sp, #188]	; 0xbc
   4a574:	ldr	r3, [sp, #232]	; 0xe8
   4a578:	ldr	r3, [r3, r5, lsl #4]
   4a57c:	add	r5, r5, #1
   4a580:	ldr	r1, [r3, #20]
   4a584:	bl	18d50 <fputs@plt+0x7cac>
   4a588:	ldrh	r3, [sp, #188]	; 0xbc
   4a58c:	bic	r3, r3, #8
   4a590:	strh	r3, [sp, #188]	; 0xbc
   4a594:	b	4a1dc <fputs@plt+0x39138>
   4a598:	mul	ip, r0, r3
   4a59c:	add	r3, r3, #1
   4a5a0:	ldr	ip, [r2, ip]
   4a5a4:	cmp	ip, r6
   4a5a8:	addge	r6, r6, #1
   4a5ac:	b	4a3cc <fputs@plt+0x39328>
   4a5b0:	mov	r3, #24
   4a5b4:	ldr	r0, [sp, #220]	; 0xdc
   4a5b8:	mul	r1, r3, r5
   4a5bc:	add	r2, r0, r1
   4a5c0:	ldr	r3, [r2, #12]
   4a5c4:	cmp	r3, r7
   4a5c8:	blt	4a5ec <fputs@plt+0x39548>
   4a5cc:	add	r3, r7, r8
   4a5d0:	add	r7, r7, #1
   4a5d4:	str	r3, [sp]
   4a5d8:	ldr	r1, [r0, r1]
   4a5dc:	mov	r0, r4
   4a5e0:	ldr	r3, [r2, #4]
   4a5e4:	ldr	r2, [r2, #8]
   4a5e8:	bl	37858 <fputs@plt+0x267b4>
   4a5ec:	add	r5, r5, #1
   4a5f0:	b	4a404 <fputs@plt+0x39360>
   4a5f4:	ldr	r3, [sp, #80]	; 0x50
   4a5f8:	cmp	r6, #0
   4a5fc:	add	r2, r3, r5
   4a600:	beq	4a838 <fputs@plt+0x39794>
   4a604:	mov	r3, r5
   4a608:	mov	r1, #47	; 0x2f
   4a60c:	str	r2, [sp]
   4a610:	mov	r0, fp
   4a614:	mov	r2, r7
   4a618:	bl	2654c <fputs@plt+0x154a8>
   4a61c:	add	r5, r5, #1
   4a620:	ldr	r2, [sl]
   4a624:	cmp	r2, r5
   4a628:	bgt	4a5f4 <fputs@plt+0x39550>
   4a62c:	ldr	r3, [sp, #52]	; 0x34
   4a630:	mov	r0, fp
   4a634:	cmp	r3, #0
   4a638:	ldrne	r3, [r3]
   4a63c:	ldrne	r1, [sp, #52]	; 0x34
   4a640:	addne	r3, r3, #1
   4a644:	strne	r3, [r1]
   4a648:	mvn	r3, #5
   4a64c:	mov	r1, #42	; 0x2a
   4a650:	str	r2, [sp]
   4a654:	str	r3, [sp, #8]
   4a658:	ldr	r3, [sp, #52]	; 0x34
   4a65c:	ldr	r2, [sp, #64]	; 0x40
   4a660:	str	r3, [sp, #4]
   4a664:	ldr	r3, [sp, #104]	; 0x68
   4a668:	bl	2666c <fputs@plt+0x155c8>
   4a66c:	ldr	r5, [fp, #32]
   4a670:	mov	r3, #0
   4a674:	mov	r1, #43	; 0x2b
   4a678:	mov	r0, fp
   4a67c:	add	r2, r5, #1
   4a680:	str	r2, [sp]
   4a684:	bl	2654c <fputs@plt+0x154a8>
   4a688:	mov	r0, r4
   4a68c:	ldr	r3, [sl]
   4a690:	ldr	r2, [sp, #64]	; 0x40
   4a694:	ldr	r1, [sp, #104]	; 0x68
   4a698:	bl	26cf4 <fputs@plt+0x15c50>
   4a69c:	mov	r1, #14
   4a6a0:	mov	r0, fp
   4a6a4:	ldr	r2, [sp, #48]	; 0x30
   4a6a8:	ldr	r3, [sp, #84]	; 0x54
   4a6ac:	bl	26ab4 <fputs@plt+0x15a10>
   4a6b0:	mov	r1, #138	; 0x8a
   4a6b4:	mov	r0, fp
   4a6b8:	ldr	r3, [sp, #44]	; 0x2c
   4a6bc:	ldr	r2, [sp, #76]	; 0x4c
   4a6c0:	bl	26ab4 <fputs@plt+0x15a10>
   4a6c4:	mov	r1, #14
   4a6c8:	mov	r0, fp
   4a6cc:	ldr	r2, [sp, #56]	; 0x38
   4a6d0:	ldr	r3, [sp, #88]	; 0x58
   4a6d4:	bl	26ab4 <fputs@plt+0x15a10>
   4a6d8:	mov	r1, r5
   4a6dc:	mov	r0, fp
   4a6e0:	bl	1b664 <fputs@plt+0xa5c0>
   4a6e4:	add	r1, sp, #192	; 0xc0
   4a6e8:	mov	r0, r4
   4a6ec:	bl	4c97c <fputs@plt+0x3b8d8>
   4a6f0:	mov	r2, #1
   4a6f4:	mov	r1, #22
   4a6f8:	ldr	r3, [sp, #72]	; 0x48
   4a6fc:	mov	r0, fp
   4a700:	bl	26ab4 <fputs@plt+0x15a10>
   4a704:	cmp	r6, #0
   4a708:	beq	4a858 <fputs@plt+0x397b4>
   4a70c:	mov	r1, #3
   4a710:	mov	r0, fp
   4a714:	ldr	r3, [sp, #92]	; 0x5c
   4a718:	ldr	r2, [sp, #196]	; 0xc4
   4a71c:	bl	26ab4 <fputs@plt+0x15a10>
   4a720:	mov	r1, #14
   4a724:	mov	r0, fp
   4a728:	ldr	r2, [sp, #48]	; 0x30
   4a72c:	ldr	r3, [sp, #84]	; 0x54
   4a730:	bl	26ab4 <fputs@plt+0x15a10>
   4a734:	mov	r0, fp
   4a738:	ldr	r1, [sp, #44]	; 0x2c
   4a73c:	bl	26c6c <fputs@plt+0x15bc8>
   4a740:	mov	r2, #1
   4a744:	mov	r1, #22
   4a748:	ldr	r3, [sp, #76]	; 0x4c
   4a74c:	mov	r0, fp
   4a750:	ldr	r5, [fp, #32]
   4a754:	bl	26ab4 <fputs@plt+0x15a10>
   4a758:	mov	r1, #15
   4a75c:	mov	r0, fp
   4a760:	ldr	r2, [sp, #48]	; 0x30
   4a764:	bl	26a50 <fputs@plt+0x159ac>
   4a768:	mov	r0, fp
   4a76c:	ldr	r1, [sp, #84]	; 0x54
   4a770:	bl	14554 <fputs@plt+0x34b0>
   4a774:	ldr	r6, [fp, #32]
   4a778:	mov	r1, #138	; 0x8a
   4a77c:	ldr	r2, [sp, #72]	; 0x48
   4a780:	add	r3, r6, #2
   4a784:	add	r6, r6, #1
   4a788:	bl	26ab4 <fputs@plt+0x15a10>
   4a78c:	mov	r1, #15
   4a790:	mov	r0, fp
   4a794:	ldr	r2, [sp, #48]	; 0x30
   4a798:	bl	26a50 <fputs@plt+0x159ac>
   4a79c:	add	r1, sp, #192	; 0xc0
   4a7a0:	ldr	r0, [r4, #8]
   4a7a4:	bl	2690c <fputs@plt+0x15868>
   4a7a8:	mov	r3, #16
   4a7ac:	mov	r2, r6
   4a7b0:	ldr	r1, [sp, #60]	; 0x3c
   4a7b4:	mov	r0, r4
   4a7b8:	bl	4dee8 <fputs@plt+0x3ce44>
   4a7bc:	ldr	r3, [sp, #32]
   4a7c0:	mov	r1, r9
   4a7c4:	mov	r0, r4
   4a7c8:	str	r3, [sp, #8]
   4a7cc:	add	r3, sp, #116	; 0x74
   4a7d0:	str	r6, [sp, #12]
   4a7d4:	str	r3, [sp, #4]
   4a7d8:	add	r3, sp, #128	; 0x80
   4a7dc:	str	r5, [sp, #16]
   4a7e0:	str	r3, [sp]
   4a7e4:	mvn	r3, #0
   4a7e8:	ldr	r2, [r9]
   4a7ec:	bl	4cf30 <fputs@plt+0x3be8c>
   4a7f0:	mov	r1, #15
   4a7f4:	mov	r0, fp
   4a7f8:	ldr	r2, [sp, #48]	; 0x30
   4a7fc:	bl	26a50 <fputs@plt+0x159ac>
   4a800:	mov	r0, fp
   4a804:	ldr	r1, [sp, #88]	; 0x58
   4a808:	bl	14554 <fputs@plt+0x34b0>
   4a80c:	add	r1, sp, #192	; 0xc0
   4a810:	mov	r0, r4
   4a814:	bl	3495c <fputs@plt+0x238b8>
   4a818:	mov	r1, #15
   4a81c:	mov	r0, fp
   4a820:	ldr	r2, [sp, #56]	; 0x38
   4a824:	bl	26a50 <fputs@plt+0x159ac>
   4a828:	mov	r0, fp
   4a82c:	ldr	r1, [sp, #44]	; 0x2c
   4a830:	bl	14554 <fputs@plt+0x34b0>
   4a834:	b	49c68 <fputs@plt+0x38bc4>
   4a838:	mov	r3, #20
   4a83c:	ldr	r1, [sl, #4]
   4a840:	mov	r0, r4
   4a844:	strb	r8, [sp, #192]	; 0xc0
   4a848:	mul	r3, r3, r5
   4a84c:	ldr	r1, [r1, r3]
   4a850:	bl	4c4b0 <fputs@plt+0x3b40c>
   4a854:	b	4a61c <fputs@plt+0x39578>
   4a858:	ldr	r0, [sp, #68]	; 0x44
   4a85c:	bl	27090 <fputs@plt+0x15fec>
   4a860:	mov	r0, fp
   4a864:	ldr	r1, [sp, #108]	; 0x6c
   4a868:	bl	22874 <fputs@plt+0x117d0>
   4a86c:	b	4a720 <fputs@plt+0x3967c>
   4a870:	ldr	r3, [r9, #32]
   4a874:	cmp	r3, #0
   4a878:	bne	4ab1c <fputs@plt+0x39a78>
   4a87c:	ldr	r1, [r9]
   4a880:	ldr	r3, [r1]
   4a884:	cmp	r3, #1
   4a888:	bne	4ab1c <fputs@plt+0x39a78>
   4a88c:	ldr	r3, [r9, #28]
   4a890:	ldr	sl, [r3]
   4a894:	cmp	sl, #1
   4a898:	bne	4ab1c <fputs@plt+0x39a78>
   4a89c:	ldr	r6, [r3, #28]
   4a8a0:	cmp	r6, #0
   4a8a4:	bne	4ab1c <fputs@plt+0x39a78>
   4a8a8:	ldr	r7, [r3, #24]
   4a8ac:	ldr	r3, [r1, #4]
   4a8b0:	ldr	r1, [r3]
   4a8b4:	ldrb	r3, [r7, #42]	; 0x2a
   4a8b8:	tst	r3, #16
   4a8bc:	bne	4ab1c <fputs@plt+0x39a78>
   4a8c0:	ldrb	r0, [r1]
   4a8c4:	clz	r3, r2
   4a8c8:	lsr	r3, r3, #5
   4a8cc:	cmp	r0, #153	; 0x99
   4a8d0:	orrne	r3, r3, #1
   4a8d4:	cmp	r3, #0
   4a8d8:	bne	4ab1c <fputs@plt+0x39a78>
   4a8dc:	ldr	r3, [sp, #232]	; 0xe8
   4a8e0:	ldr	r3, [r3, #4]
   4a8e4:	ldrh	r3, [r3, #2]
   4a8e8:	tst	r3, #256	; 0x100
   4a8ec:	beq	4ab1c <fputs@plt+0x39a78>
   4a8f0:	ldr	r3, [r1, #4]
   4a8f4:	ands	r5, r3, #16
   4a8f8:	bne	4ab1c <fputs@plt+0x39a78>
   4a8fc:	ldr	r0, [r4]
   4a900:	ldr	r1, [r7, #64]	; 0x40
   4a904:	bl	19670 <fputs@plt+0x85cc>
   4a908:	ldr	r8, [r4, #72]	; 0x48
   4a90c:	mov	r1, r0
   4a910:	str	r0, [sp, #52]	; 0x34
   4a914:	mov	r0, r4
   4a918:	add	r3, r8, #1
   4a91c:	str	r3, [r4, #72]	; 0x48
   4a920:	ldr	r3, [r7, #28]
   4a924:	str	r3, [sp, #56]	; 0x38
   4a928:	bl	48f58 <fputs@plt+0x37eb4>
   4a92c:	ldr	r3, [r7]
   4a930:	mov	r0, r4
   4a934:	ldr	r1, [sp, #52]	; 0x34
   4a938:	str	r3, [sp]
   4a93c:	mov	r3, r5
   4a940:	ldr	r2, [r7, #28]
   4a944:	bl	26384 <fputs@plt+0x152e0>
   4a948:	ldrb	r3, [r7, #42]	; 0x2a
   4a94c:	tst	r3, #32
   4a950:	beq	4a960 <fputs@plt+0x398bc>
   4a954:	ldr	r0, [r7, #8]
   4a958:	bl	19588 <fputs@plt+0x84e4>
   4a95c:	mov	r6, r0
   4a960:	ldr	r5, [r7, #8]
   4a964:	cmp	r5, #0
   4a968:	bne	4aad4 <fputs@plt+0x39a30>
   4a96c:	cmp	r6, #0
   4a970:	streq	r6, [sp, #48]	; 0x30
   4a974:	beq	4a990 <fputs@plt+0x398ec>
   4a978:	ldr	r3, [r6, #44]	; 0x2c
   4a97c:	mov	r1, r6
   4a980:	mov	r0, r4
   4a984:	str	r3, [sp, #56]	; 0x38
   4a988:	bl	311b8 <fputs@plt+0x20114>
   4a98c:	str	r0, [sp, #48]	; 0x30
   4a990:	mov	r3, #1
   4a994:	mov	r2, r8
   4a998:	mov	r1, #54	; 0x36
   4a99c:	mov	r0, fp
   4a9a0:	str	r3, [sp, #4]
   4a9a4:	ldr	r3, [sp, #52]	; 0x34
   4a9a8:	str	r3, [sp]
   4a9ac:	ldr	r3, [sp, #56]	; 0x38
   4a9b0:	bl	26634 <fputs@plt+0x15590>
   4a9b4:	ldr	r3, [sp, #48]	; 0x30
   4a9b8:	cmp	r3, #0
   4a9bc:	beq	4a9d4 <fputs@plt+0x39930>
   4a9c0:	mvn	r3, #5
   4a9c4:	mvn	r1, #0
   4a9c8:	ldr	r2, [sp, #48]	; 0x30
   4a9cc:	mov	r0, fp
   4a9d0:	bl	22910 <fputs@plt+0x1186c>
   4a9d4:	ldr	r3, [sp, #232]	; 0xe8
   4a9d8:	mov	r2, r8
   4a9dc:	mov	r1, #50	; 0x32
   4a9e0:	mov	r0, fp
   4a9e4:	ldr	r3, [r3, #8]
   4a9e8:	bl	26ab4 <fputs@plt+0x15a10>
   4a9ec:	mov	r2, r8
   4a9f0:	mov	r1, #61	; 0x3d
   4a9f4:	mov	r0, fp
   4a9f8:	bl	26a50 <fputs@plt+0x159ac>
   4a9fc:	ldrb	r3, [r4, #453]	; 0x1c5
   4aa00:	cmp	r3, #2
   4aa04:	bne	4aa78 <fputs@plt+0x399d4>
   4aa08:	cmp	r6, #0
   4aa0c:	moveq	sl, r6
   4aa10:	beq	4aa30 <fputs@plt+0x3998c>
   4aa14:	ldrb	r3, [r7, #42]	; 0x2a
   4aa18:	tst	r3, #32
   4aa1c:	beq	4aa30 <fputs@plt+0x3998c>
   4aa20:	ldrb	r3, [r6, #55]	; 0x37
   4aa24:	and	r3, r3, #3
   4aa28:	subs	sl, r3, #2
   4aa2c:	movne	sl, #1
   4aa30:	cmp	sl, #0
   4aa34:	ldr	r2, [r7]
   4aa38:	ldreq	r3, [pc, #-2384]	; 4a0f0 <fputs@plt+0x3904c>
   4aa3c:	ldrne	r1, [r6]
   4aa40:	ldrne	r3, [pc, #-2388]	; 4a0f4 <fputs@plt+0x39050>
   4aa44:	moveq	r1, r3
   4aa48:	ldr	r0, [r4]
   4aa4c:	str	r1, [sp]
   4aa50:	ldr	r1, [pc, #-2400]	; 4a0f8 <fputs@plt+0x39054>
   4aa54:	bl	36660 <fputs@plt+0x255bc>
   4aa58:	mvn	r3, #0
   4aa5c:	mov	r1, #161	; 0xa1
   4aa60:	stmib	sp, {r0, r3}
   4aa64:	mov	r3, #0
   4aa68:	str	r3, [sp]
   4aa6c:	ldr	r0, [r4, #8]
   4aa70:	ldr	r2, [r4, #468]	; 0x1d4
   4aa74:	bl	2666c <fputs@plt+0x155c8>
   4aa78:	mov	r6, #0
   4aa7c:	mov	r0, r4
   4aa80:	ldr	r2, [sp, #44]	; 0x2c
   4aa84:	mov	r3, #16
   4aa88:	ldr	r1, [sp, #60]	; 0x3c
   4aa8c:	str	r6, [sp, #128]	; 0x80
   4aa90:	bl	4dee8 <fputs@plt+0x3ce44>
   4aa94:	ldr	r3, [sp, #44]	; 0x2c
   4aa98:	mov	r1, r9
   4aa9c:	mov	r0, r4
   4aaa0:	str	r6, [sp]
   4aaa4:	str	r6, [sp, #4]
   4aaa8:	str	r3, [sp, #12]
   4aaac:	str	r3, [sp, #16]
   4aab0:	ldr	r3, [sp, #32]
   4aab4:	str	r3, [sp, #8]
   4aab8:	mvn	r3, #0
   4aabc:	ldr	r2, [r9]
   4aac0:	bl	4cf30 <fputs@plt+0x3be8c>
   4aac4:	mov	r1, r5
   4aac8:	ldr	r0, [sp, #36]	; 0x24
   4aacc:	bl	1f534 <fputs@plt+0xe490>
   4aad0:	b	4a828 <fputs@plt+0x39784>
   4aad4:	ldrb	r3, [r5, #55]	; 0x37
   4aad8:	tst	r3, #4
   4aadc:	bne	4ab14 <fputs@plt+0x39a70>
   4aae0:	ldrsh	r3, [r5, #48]	; 0x30
   4aae4:	ldrsh	r2, [r7, #40]	; 0x28
   4aae8:	cmp	r2, r3
   4aaec:	ble	4ab14 <fputs@plt+0x39a70>
   4aaf0:	ldr	r2, [r5, #36]	; 0x24
   4aaf4:	cmp	r2, #0
   4aaf8:	bne	4ab14 <fputs@plt+0x39a70>
   4aafc:	cmp	r6, #0
   4ab00:	moveq	r6, r5
   4ab04:	beq	4ab14 <fputs@plt+0x39a70>
   4ab08:	ldrsh	r2, [r6, #48]	; 0x30
   4ab0c:	cmp	r2, r3
   4ab10:	movgt	r6, r5
   4ab14:	ldr	r5, [r5, #20]
   4ab18:	b	4a964 <fputs@plt+0x398c0>
   4ab1c:	ldr	r5, [r9, #40]	; 0x28
   4ab20:	cmp	r5, #0
   4ab24:	movne	r5, #0
   4ab28:	bne	4aba4 <fputs@plt+0x39b00>
   4ab2c:	cmp	r2, #1
   4ab30:	bne	4aba4 <fputs@plt+0x39b00>
   4ab34:	ldr	r3, [sp, #232]	; 0xe8
   4ab38:	ldr	r3, [r3]
   4ab3c:	ldr	r6, [r3, #20]
   4ab40:	cmp	r6, #0
   4ab44:	beq	4aba4 <fputs@plt+0x39b00>
   4ab48:	ldr	r1, [r6]
   4ab4c:	cmp	r1, #1
   4ab50:	bne	4aba4 <fputs@plt+0x39b00>
   4ab54:	ldr	r1, [r6, #4]
   4ab58:	ldr	r1, [r1]
   4ab5c:	ldrb	r1, [r1]
   4ab60:	cmp	r1, #154	; 0x9a
   4ab64:	bne	4aba4 <fputs@plt+0x39b00>
   4ab68:	ldr	r7, [r3, #8]
   4ab6c:	str	r2, [sp, #48]	; 0x30
   4ab70:	ldr	r1, [pc, #-2684]	; 4a0fc <fputs@plt+0x39058>
   4ab74:	mov	r0, r7
   4ab78:	bl	1233c <fputs@plt+0x1298>
   4ab7c:	ldr	r2, [sp, #48]	; 0x30
   4ab80:	cmp	r0, #0
   4ab84:	moveq	r8, r2
   4ab88:	beq	4abe8 <fputs@plt+0x39b44>
   4ab8c:	ldr	r1, [pc, #-2708]	; 4a100 <fputs@plt+0x3905c>
   4ab90:	mov	r0, r7
   4ab94:	bl	1233c <fputs@plt+0x1298>
   4ab98:	cmp	r0, #0
   4ab9c:	moveq	r8, #2
   4aba0:	beq	4abe8 <fputs@plt+0x39b44>
   4aba4:	add	r1, sp, #192	; 0xc0
   4aba8:	mov	r0, r4
   4abac:	bl	3495c <fputs@plt+0x238b8>
   4abb0:	mov	r3, #0
   4abb4:	mov	r0, r4
   4abb8:	ldr	r1, [sp, #24]
   4abbc:	stm	sp, {r3, r8}
   4abc0:	str	r3, [sp, #8]
   4abc4:	mov	r3, r5
   4abc8:	ldr	r2, [sp, #68]	; 0x44
   4abcc:	bl	4fb60 <fputs@plt+0x3eabc>
   4abd0:	subs	r6, r0, #0
   4abd4:	bne	4ac2c <fputs@plt+0x39b88>
   4abd8:	mov	r1, r5
   4abdc:	ldr	r0, [sp, #36]	; 0x24
   4abe0:	bl	1f534 <fputs@plt+0xe490>
   4abe4:	b	49230 <fputs@plt+0x3818c>
   4abe8:	mov	r2, #0
   4abec:	mov	r1, r6
   4abf0:	ldr	r0, [sp, #36]	; 0x24
   4abf4:	bl	20310 <fputs@plt+0xf26c>
   4abf8:	ldr	r3, [sp, #36]	; 0x24
   4abfc:	mov	r5, r0
   4ac00:	ldrb	r3, [r3, #69]	; 0x45
   4ac04:	cmp	r3, #0
   4ac08:	bne	4aba4 <fputs@plt+0x39b00>
   4ac0c:	ldr	r3, [r0, #4]
   4ac10:	subs	r2, r8, #1
   4ac14:	movne	r2, #1
   4ac18:	strb	r2, [r3, #12]
   4ac1c:	mvn	r2, #103	; 0x67
   4ac20:	ldr	r3, [r3]
   4ac24:	strb	r2, [r3]
   4ac28:	b	4aba4 <fputs@plt+0x39b00>
   4ac2c:	add	r1, sp, #192	; 0xc0
   4ac30:	mov	r0, r4
   4ac34:	bl	4c97c <fputs@plt+0x3b8d8>
   4ac38:	ldrsb	r3, [r6, #38]	; 0x26
   4ac3c:	cmp	r3, #0
   4ac40:	ble	4ac50 <fputs@plt+0x39bac>
   4ac44:	mov	r0, fp
   4ac48:	ldr	r1, [r6, #52]	; 0x34
   4ac4c:	bl	26c6c <fputs@plt+0x15bc8>
   4ac50:	mov	r0, r6
   4ac54:	bl	27090 <fputs@plt+0x15fec>
   4ac58:	add	r1, sp, #192	; 0xc0
   4ac5c:	ldr	r0, [r4, #8]
   4ac60:	bl	2690c <fputs@plt+0x15868>
   4ac64:	b	4aa78 <fputs@plt+0x399d4>
   4ac68:	mov	r0, r4
   4ac6c:	bl	149d0 <fputs@plt+0x392c>
   4ac70:	mov	sl, r0
   4ac74:	mov	r0, r4
   4ac78:	bl	149d0 <fputs@plt+0x392c>
   4ac7c:	mov	r3, #1
   4ac80:	mov	r6, r0
   4ac84:	str	r3, [sp, #72]	; 0x48
   4ac88:	b	49d4c <fputs@plt+0x38ca8>
   4ac8c:	mov	r1, #107	; 0x6b
   4ac90:	mov	r0, r5
   4ac94:	ldr	r2, [sp, #44]	; 0x2c
   4ac98:	mov	r8, #1
   4ac9c:	ldr	r3, [sp, #52]	; 0x34
   4aca0:	bl	26ab4 <fputs@plt+0x15a10>
   4aca4:	add	r3, r0, #1
   4aca8:	mov	r0, r5
   4acac:	ldr	r1, [r9, #16]
   4acb0:	ldr	r2, [sp, #64]	; 0x40
   4acb4:	str	r3, [sp, #76]	; 0x4c
   4acb8:	bl	26cc8 <fputs@plt+0x15c24>
   4acbc:	ldr	r7, [sp, #44]	; 0x2c
   4acc0:	b	49e20 <fputs@plt+0x38d7c>
   4acc4:	ldr	r3, [sp, #40]	; 0x28
   4acc8:	mov	r2, r7
   4accc:	mov	r1, #47	; 0x2f
   4acd0:	mov	r0, r5
   4acd4:	add	r3, r6, r3
   4acd8:	str	r3, [sp]
   4acdc:	ldr	r3, [sp, #40]	; 0x28
   4ace0:	add	r3, r8, r3
   4ace4:	bl	2654c <fputs@plt+0x154a8>
   4ace8:	ldr	r3, [sp, #40]	; 0x28
   4acec:	add	r3, r3, #1
   4acf0:	str	r3, [sp, #40]	; 0x28
   4acf4:	b	49e28 <fputs@plt+0x38d84>
   4acf8:	mov	r3, sl
   4acfc:	mov	r1, #74	; 0x4a
   4ad00:	ldr	r2, [sp, #56]	; 0x38
   4ad04:	mov	r0, r5
   4ad08:	bl	26ab4 <fputs@plt+0x15a10>
   4ad0c:	mov	r1, #75	; 0x4b
   4ad10:	mov	r3, r6
   4ad14:	str	sl, [sp]
   4ad18:	mov	r0, r5
   4ad1c:	ldr	r2, [sp, #56]	; 0x38
   4ad20:	bl	2654c <fputs@plt+0x154a8>
   4ad24:	mov	r1, #8
   4ad28:	mov	r0, r5
   4ad2c:	bl	18814 <fputs@plt+0x7770>
   4ad30:	cmp	sl, #0
   4ad34:	beq	4ad50 <fputs@plt+0x39cac>
   4ad38:	mov	r1, r6
   4ad3c:	mov	r0, r4
   4ad40:	bl	19530 <fputs@plt+0x848c>
   4ad44:	mov	r1, sl
   4ad48:	mov	r0, r4
   4ad4c:	bl	19530 <fputs@plt+0x848c>
   4ad50:	mov	r0, r5
   4ad54:	ldr	r1, [sp, #64]	; 0x40
   4ad58:	bl	14554 <fputs@plt+0x34b0>
   4ad5c:	ldrb	r3, [sp, #156]	; 0x9c
   4ad60:	ldr	r2, [sp, #44]	; 0x2c
   4ad64:	tst	r3, #1
   4ad68:	ldr	r3, [sp, #76]	; 0x4c
   4ad6c:	movne	r1, #3
   4ad70:	moveq	r1, #7
   4ad74:	bl	26ab4 <fputs@plt+0x15a10>
   4ad78:	ldr	r2, [sp, #140]	; 0x8c
   4ad7c:	cmp	r2, #0
   4ad80:	beq	4ad90 <fputs@plt+0x39cec>
   4ad84:	mov	r1, #15
   4ad88:	mov	r0, r5
   4ad8c:	bl	26a50 <fputs@plt+0x159ac>
   4ad90:	mov	r0, r5
   4ad94:	ldr	r1, [sp, #52]	; 0x34
   4ad98:	bl	14554 <fputs@plt+0x34b0>
   4ad9c:	mov	r0, fp
   4ada0:	ldr	r1, [sp, #100]	; 0x64
   4ada4:	bl	14554 <fputs@plt+0x34b0>
   4ada8:	ldr	r5, [r4, #68]	; 0x44
   4adac:	cmp	r5, #0
   4adb0:	movle	r5, #0
   4adb4:	movgt	r5, #1
   4adb8:	b	491a0 <fputs@plt+0x380fc>
   4adbc:	ldr	r3, [sp, #32]
   4adc0:	mov	r7, #1
   4adc4:	mov	r2, r6
   4adc8:	mov	r1, #49	; 0x31
   4adcc:	mov	r0, r5
   4add0:	str	sl, [sp]
   4add4:	add	r3, r3, r7
   4add8:	stmib	sp, {r3, r7}
   4addc:	mov	r3, r7
   4ade0:	bl	2666c <fputs@plt+0x155c8>
   4ade4:	mov	r2, r7
   4ade8:	mov	r1, r6
   4adec:	mov	r0, r4
   4adf0:	bl	1c498 <fputs@plt+0xb3f4>
   4adf4:	mov	r3, sl
   4adf8:	mov	r1, #110	; 0x6e
   4adfc:	ldr	r2, [sp, #56]	; 0x38
   4ae00:	mov	r0, r5
   4ae04:	bl	26ab4 <fputs@plt+0x15a10>
   4ae08:	b	4ad30 <fputs@plt+0x39c8c>
   4ae0c:	ldr	r3, [sp, #48]	; 0x30
   4ae10:	cmp	r3, #9
   4ae14:	bne	4ae48 <fputs@plt+0x39da4>
   4ae18:	ldr	r2, [sp, #32]
   4ae1c:	mov	r1, #33	; 0x21
   4ae20:	mov	r0, r5
   4ae24:	ldr	r3, [sp, #60]	; 0x3c
   4ae28:	ldr	r2, [r2, #8]
   4ae2c:	bl	26ab4 <fputs@plt+0x15a10>
   4ae30:	ldr	r3, [sp, #32]
   4ae34:	mov	r0, r4
   4ae38:	ldr	r2, [sp, #60]	; 0x3c
   4ae3c:	ldr	r1, [r3, #8]
   4ae40:	bl	1c498 <fputs@plt+0xb3f4>
   4ae44:	b	4ad30 <fputs@plt+0x39c8c>
   4ae48:	ldr	r3, [sp, #32]
   4ae4c:	mov	r1, #18
   4ae50:	mov	r0, r5
   4ae54:	ldr	r2, [r3, #4]
   4ae58:	bl	26a50 <fputs@plt+0x159ac>
   4ae5c:	b	4ad30 <fputs@plt+0x39c8c>
   4ae60:	mov	r5, #1
   4ae64:	mov	r3, #0
   4ae68:	str	r3, [sp, #28]
   4ae6c:	b	491a0 <fputs@plt+0x380fc>
   4ae70:	str	fp, [sp, #28]
   4ae74:	b	49230 <fputs@plt+0x3818c>
   4ae78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ae7c:	sub	sp, sp, #68	; 0x44
   4ae80:	mov	r4, r0
   4ae84:	mov	r6, r1
   4ae88:	mov	sl, r3
   4ae8c:	str	r2, [sp, #32]
   4ae90:	bl	265dc <fputs@plt+0x15538>
   4ae94:	subs	r5, r0, #0
   4ae98:	moveq	r8, r5
   4ae9c:	beq	4afe4 <fputs@plt+0x39f40>
   4aea0:	ldr	r3, [r4, #108]	; 0x6c
   4aea4:	add	r3, r3, #1
   4aea8:	str	r3, [r4, #108]	; 0x6c
   4aeac:	ldr	r3, [r6, #4]
   4aeb0:	tst	r3, #32
   4aeb4:	mvnne	r7, #0
   4aeb8:	bne	4aec8 <fputs@plt+0x39e24>
   4aebc:	mov	r0, r4
   4aec0:	bl	26a68 <fputs@plt+0x159c4>
   4aec4:	mov	r7, r0
   4aec8:	ldrb	r3, [r4, #453]	; 0x1c5
   4aecc:	cmp	r3, #2
   4aed0:	bne	4af2c <fputs@plt+0x39e88>
   4aed4:	ldrb	r1, [r6]
   4aed8:	ldr	r2, [pc, #1000]	; 4b2c8 <fputs@plt+0x3a224>
   4aedc:	ldr	r0, [r4]
   4aee0:	cmp	r1, #75	; 0x4b
   4aee4:	ldr	r3, [r4, #472]	; 0x1d8
   4aee8:	ldr	r1, [pc, #988]	; 4b2cc <fputs@plt+0x3a228>
   4aeec:	str	r3, [sp]
   4aef0:	ldr	r3, [pc, #984]	; 4b2d0 <fputs@plt+0x3a22c>
   4aef4:	movne	r3, r2
   4aef8:	cmp	r7, #0
   4aefc:	ldr	r2, [pc, #976]	; 4b2d4 <fputs@plt+0x3a230>
   4af00:	movge	r2, r1
   4af04:	ldr	r1, [pc, #972]	; 4b2d8 <fputs@plt+0x3a234>
   4af08:	bl	36660 <fputs@plt+0x255bc>
   4af0c:	mvn	r3, #0
   4af10:	ldr	r2, [r4, #468]	; 0x1d4
   4af14:	mov	r1, #161	; 0xa1
   4af18:	stmib	sp, {r0, r3}
   4af1c:	mov	r3, #0
   4af20:	mov	r0, r5
   4af24:	str	r3, [sp]
   4af28:	bl	2666c <fputs@plt+0x155c8>
   4af2c:	ldrb	r1, [r6]
   4af30:	cmp	r1, #75	; 0x4b
   4af34:	bne	4b21c <fputs@plt+0x3a178>
   4af38:	ldr	r0, [r6, #12]
   4af3c:	bl	14d98 <fputs@plt+0x3cf4>
   4af40:	ldr	r2, [r4, #72]	; 0x48
   4af44:	mov	r1, #57	; 0x39
   4af48:	strb	r0, [sp, #43]	; 0x2b
   4af4c:	mov	r0, r5
   4af50:	add	r3, r2, #1
   4af54:	str	r3, [r4, #72]	; 0x48
   4af58:	eor	r3, sl, #1
   4af5c:	str	r2, [r6, #28]
   4af60:	bl	26ab4 <fputs@plt+0x15a10>
   4af64:	cmp	sl, #0
   4af68:	str	r0, [sp, #36]	; 0x24
   4af6c:	movne	r8, #0
   4af70:	bne	4af88 <fputs@plt+0x39ee4>
   4af74:	mov	r2, #1
   4af78:	ldr	r0, [r4]
   4af7c:	mov	r1, r2
   4af80:	bl	1e684 <fputs@plt+0xd5e0>
   4af84:	mov	r8, r0
   4af88:	ldr	r3, [r6, #4]
   4af8c:	ldr	fp, [r6, #20]
   4af90:	tst	r3, #2048	; 0x800
   4af94:	beq	4b024 <fputs@plt+0x39f80>
   4af98:	ldr	r3, [r6, #28]
   4af9c:	mov	r9, #0
   4afa0:	mov	r2, #11
   4afa4:	mov	r1, fp
   4afa8:	mov	r0, r4
   4afac:	strb	r2, [sp, #44]	; 0x2c
   4afb0:	add	r2, sp, #44	; 0x2c
   4afb4:	str	r3, [sp, #48]	; 0x30
   4afb8:	ldrb	r3, [sp, #43]	; 0x2b
   4afbc:	str	r9, [sp, #52]	; 0x34
   4afc0:	str	r9, [sp, #56]	; 0x38
   4afc4:	strb	r3, [sp, #45]	; 0x2d
   4afc8:	str	r9, [fp, #12]
   4afcc:	bl	49050 <fputs@plt+0x37fac>
   4afd0:	cmp	r0, r9
   4afd4:	beq	4aff0 <fputs@plt+0x39f4c>
   4afd8:	mov	r0, r8
   4afdc:	mov	r8, r9
   4afe0:	bl	1b9f4 <fputs@plt+0xa950>
   4afe4:	mov	r0, r8
   4afe8:	add	sp, sp, #68	; 0x44
   4afec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aff0:	ldr	r3, [fp]
   4aff4:	mov	r0, r4
   4aff8:	ldr	r1, [r6, #12]
   4affc:	ldr	r3, [r3, #4]
   4b000:	ldr	r2, [r3]
   4b004:	bl	32108 <fputs@plt+0x21064>
   4b008:	str	r0, [r8, #20]
   4b00c:	mvn	r3, #5
   4b010:	mov	r2, r8
   4b014:	ldr	r1, [sp, #36]	; 0x24
   4b018:	mov	r0, r5
   4b01c:	bl	22910 <fputs@plt+0x1186c>
   4b020:	b	4b0c8 <fputs@plt+0x3a024>
   4b024:	cmp	fp, #0
   4b028:	beq	4b0c0 <fputs@plt+0x3a01c>
   4b02c:	ldrb	r3, [sp, #43]	; 0x2b
   4b030:	cmp	r3, #0
   4b034:	moveq	r3, #65	; 0x41
   4b038:	strbeq	r3, [sp, #43]	; 0x2b
   4b03c:	cmp	r8, #0
   4b040:	beq	4b054 <fputs@plt+0x39fb0>
   4b044:	mov	r0, r4
   4b048:	ldr	r1, [r6, #12]
   4b04c:	bl	31fa8 <fputs@plt+0x20f04>
   4b050:	str	r0, [r8, #20]
   4b054:	mov	r0, r4
   4b058:	bl	149d0 <fputs@plt+0x392c>
   4b05c:	str	r0, [sp, #28]
   4b060:	mov	r0, r4
   4b064:	bl	149d0 <fputs@plt+0x392c>
   4b068:	cmp	sl, #0
   4b06c:	mov	r9, r0
   4b070:	beq	4b088 <fputs@plt+0x39fe4>
   4b074:	mov	r3, r0
   4b078:	mov	r2, #0
   4b07c:	mov	r1, #25
   4b080:	mov	r0, r5
   4b084:	bl	26ab4 <fputs@plt+0x15a10>
   4b088:	ldr	r3, [fp]
   4b08c:	str	r3, [sp, #24]
   4b090:	ldr	r3, [fp, #4]
   4b094:	add	r3, r3, #20
   4b098:	str	r3, [sp, #20]
   4b09c:	ldr	r3, [sp, #24]
   4b0a0:	cmp	r3, #0
   4b0a4:	bgt	4b108 <fputs@plt+0x3a064>
   4b0a8:	mov	r0, r4
   4b0ac:	ldr	r1, [sp, #28]
   4b0b0:	bl	19530 <fputs@plt+0x848c>
   4b0b4:	mov	r1, r9
   4b0b8:	mov	r0, r4
   4b0bc:	bl	19530 <fputs@plt+0x848c>
   4b0c0:	cmp	r8, #0
   4b0c4:	bne	4b00c <fputs@plt+0x39f68>
   4b0c8:	mov	r8, #0
   4b0cc:	ldr	r3, [sp, #32]
   4b0d0:	cmp	r3, #0
   4b0d4:	beq	4b0e8 <fputs@plt+0x3a044>
   4b0d8:	mov	r2, r3
   4b0dc:	mov	r0, r5
   4b0e0:	ldr	r1, [r6, #28]
   4b0e4:	bl	26c00 <fputs@plt+0x15b5c>
   4b0e8:	cmp	r7, #0
   4b0ec:	blt	4b0fc <fputs@plt+0x3a058>
   4b0f0:	mov	r1, r7
   4b0f4:	mov	r0, r5
   4b0f8:	bl	1b664 <fputs@plt+0xa5c0>
   4b0fc:	mov	r0, r4
   4b100:	bl	1933c <fputs@plt+0x8298>
   4b104:	b	4afe4 <fputs@plt+0x39f40>
   4b108:	ldr	r3, [sp, #20]
   4b10c:	cmp	r7, #0
   4b110:	ldr	fp, [r3, #-20]	; 0xffffffec
   4b114:	blt	4b138 <fputs@plt+0x3a094>
   4b118:	mov	r0, fp
   4b11c:	bl	18cf4 <fputs@plt+0x7c50>
   4b120:	cmp	r0, #0
   4b124:	bne	4b138 <fputs@plt+0x3a094>
   4b128:	mov	r1, r7
   4b12c:	mov	r0, r5
   4b130:	mvn	r7, #0
   4b134:	bl	22874 <fputs@plt+0x117d0>
   4b138:	cmp	sl, #0
   4b13c:	beq	4b184 <fputs@plt+0x3a0e0>
   4b140:	add	r1, sp, #44	; 0x2c
   4b144:	mov	r0, fp
   4b148:	bl	18fe4 <fputs@plt+0x7f40>
   4b14c:	cmp	r0, #0
   4b150:	beq	4b184 <fputs@plt+0x3a0e0>
   4b154:	ldr	r3, [sp, #44]	; 0x2c
   4b158:	mov	r1, #84	; 0x54
   4b15c:	ldr	r2, [r6, #28]
   4b160:	str	r3, [sp]
   4b164:	mov	r3, r9
   4b168:	mov	r0, r5
   4b16c:	bl	2654c <fputs@plt+0x154a8>
   4b170:	ldr	r3, [sp, #24]
   4b174:	sub	r3, r3, #1
   4b178:	str	r3, [sp, #24]
   4b17c:	ldr	r3, [sp, #20]
   4b180:	b	4b094 <fputs@plt+0x39ff0>
   4b184:	mov	r1, fp
   4b188:	mov	r0, r4
   4b18c:	ldr	r2, [sp, #28]
   4b190:	bl	4b6a4 <fputs@plt+0x3a600>
   4b194:	cmp	sl, #0
   4b198:	mov	fp, r0
   4b19c:	beq	4b1cc <fputs@plt+0x3a128>
   4b1a0:	ldr	r3, [r5, #32]
   4b1a4:	mov	r2, r0
   4b1a8:	mov	r1, #38	; 0x26
   4b1ac:	mov	r0, r5
   4b1b0:	add	r3, r3, #2
   4b1b4:	bl	26ab4 <fputs@plt+0x15a10>
   4b1b8:	mov	r3, r9
   4b1bc:	mov	r1, #75	; 0x4b
   4b1c0:	ldr	r2, [r6, #28]
   4b1c4:	str	fp, [sp]
   4b1c8:	b	4b168 <fputs@plt+0x3a0c4>
   4b1cc:	mov	r3, #1
   4b1d0:	mov	r2, r0
   4b1d4:	str	r9, [sp]
   4b1d8:	mov	r1, #49	; 0x31
   4b1dc:	mov	r0, r5
   4b1e0:	str	r3, [sp, #8]
   4b1e4:	add	r3, sp, #43	; 0x2b
   4b1e8:	str	r3, [sp, #4]
   4b1ec:	mov	r3, #1
   4b1f0:	bl	2666c <fputs@plt+0x155c8>
   4b1f4:	mov	r1, fp
   4b1f8:	mov	r0, r4
   4b1fc:	mov	r2, #1
   4b200:	bl	1c498 <fputs@plt+0xb3f4>
   4b204:	mov	r3, r9
   4b208:	mov	r1, #110	; 0x6e
   4b20c:	ldr	r2, [r6, #28]
   4b210:	mov	r0, r5
   4b214:	bl	26ab4 <fputs@plt+0x15a10>
   4b218:	b	4b170 <fputs@plt+0x3a0cc>
   4b21c:	ldr	r3, [r4, #76]	; 0x4c
   4b220:	cmp	r1, #119	; 0x77
   4b224:	mov	r2, #0
   4b228:	moveq	r1, #10
   4b22c:	movne	r1, #3
   4b230:	ldr	r9, [r6, #20]
   4b234:	mov	r0, r5
   4b238:	mov	r8, #0
   4b23c:	strh	r2, [sp, #44]	; 0x2c
   4b240:	strbeq	r1, [sp, #44]	; 0x2c
   4b244:	moveq	r1, #25
   4b248:	add	r3, r3, #1
   4b24c:	strbne	r1, [sp, #44]	; 0x2c
   4b250:	movne	r1, #22
   4b254:	str	r3, [r4, #76]	; 0x4c
   4b258:	str	r3, [sp, #48]	; 0x30
   4b25c:	str	r2, [sp, #52]	; 0x34
   4b260:	streq	r3, [sp, #52]	; 0x34
   4b264:	str	r2, [sp, #56]	; 0x38
   4b268:	bl	26ab4 <fputs@plt+0x15a10>
   4b26c:	ldr	r0, [r4]
   4b270:	ldr	r1, [r9, #56]	; 0x38
   4b274:	bl	1f4b0 <fputs@plt+0xe40c>
   4b278:	ldr	r3, [pc, #92]	; 4b2dc <fputs@plt+0x3a238>
   4b27c:	mov	r1, #132	; 0x84
   4b280:	mov	r0, r4
   4b284:	str	r3, [sp]
   4b288:	mov	r3, #0
   4b28c:	mov	r2, r3
   4b290:	bl	2f878 <fputs@plt+0x1e7d4>
   4b294:	ldr	r3, [r9, #8]
   4b298:	add	r2, sp, #44	; 0x2c
   4b29c:	mov	r1, r9
   4b2a0:	str	r8, [r9, #12]
   4b2a4:	str	r0, [r9, #56]	; 0x38
   4b2a8:	mov	r0, r4
   4b2ac:	bic	r3, r3, #512	; 0x200
   4b2b0:	str	r3, [r9, #8]
   4b2b4:	bl	49050 <fputs@plt+0x37fac>
   4b2b8:	cmp	r0, r8
   4b2bc:	bne	4afe4 <fputs@plt+0x39f40>
   4b2c0:	ldr	r8, [sp, #48]	; 0x30
   4b2c4:	b	4b0cc <fputs@plt+0x3a028>
   4b2c8:	andeq	r6, r7, r1, lsr r3
   4b2cc:	strdeq	r7, [r7], -r9
   4b2d0:	andeq	r6, r7, ip, lsr #6
   4b2d4:	andeq	r6, r7, r0, lsr #6
   4b2d8:	andeq	r6, r7, r8, lsr r3
   4b2dc:	andeq	r2, r7, r8, lsr #32
   4b2e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b2e4:	mov	fp, r3
   4b2e8:	sub	sp, sp, #52	; 0x34
   4b2ec:	mov	r4, r0
   4b2f0:	mov	r6, r1
   4b2f4:	ldr	r9, [r0, #72]	; 0x48
   4b2f8:	str	r2, [sp, #24]
   4b2fc:	add	r3, r9, #1
   4b300:	str	r3, [r0, #72]	; 0x48
   4b304:	bl	265dc <fputs@plt+0x15538>
   4b308:	ldr	r3, [sp, #24]
   4b30c:	and	r3, r3, #4
   4b310:	str	r3, [sp, #28]
   4b314:	ldr	r3, [r4, #68]	; 0x44
   4b318:	cmp	r3, #0
   4b31c:	beq	4b358 <fputs@plt+0x3a2b4>
   4b320:	ldr	r3, [sp, #24]
   4b324:	cmp	r3, #3
   4b328:	beq	4b5f4 <fputs@plt+0x3a550>
   4b32c:	ldr	r3, [sp, #28]
   4b330:	ldr	r7, [r4, #428]	; 0x1ac
   4b334:	cmp	r3, #0
   4b338:	bne	4b638 <fputs@plt+0x3a594>
   4b33c:	cmp	fp, #0
   4b340:	beq	4b650 <fputs@plt+0x3a5ac>
   4b344:	ldr	r2, [r4, #76]	; 0x4c
   4b348:	add	r2, r2, #1
   4b34c:	str	r2, [r4, #76]	; 0x4c
   4b350:	str	r2, [fp]
   4b354:	b	4b654 <fputs@plt+0x3a5b0>
   4b358:	ldr	r3, [r6, #4]
   4b35c:	tst	r3, #2048	; 0x800
   4b360:	beq	4b694 <fputs@plt+0x3a5f0>
   4b364:	tst	r3, #32
   4b368:	bne	4b320 <fputs@plt+0x3a27c>
   4b36c:	ldr	r3, [r6, #20]
   4b370:	ldr	r2, [r3, #48]	; 0x30
   4b374:	cmp	r2, #0
   4b378:	bne	4b320 <fputs@plt+0x3a27c>
   4b37c:	ldr	r2, [r3, #8]
   4b380:	tst	r2, #9
   4b384:	bne	4b320 <fputs@plt+0x3a27c>
   4b388:	ldr	r2, [r3, #56]	; 0x38
   4b38c:	cmp	r2, #0
   4b390:	bne	4b320 <fputs@plt+0x3a27c>
   4b394:	ldr	r2, [r3, #32]
   4b398:	cmp	r2, #0
   4b39c:	bne	4b320 <fputs@plt+0x3a27c>
   4b3a0:	ldr	r2, [r3, #28]
   4b3a4:	ldr	r1, [r2]
   4b3a8:	cmp	r1, #1
   4b3ac:	bne	4b320 <fputs@plt+0x3a27c>
   4b3b0:	ldr	r1, [r2, #28]
   4b3b4:	cmp	r1, #0
   4b3b8:	bne	4b320 <fputs@plt+0x3a27c>
   4b3bc:	ldr	r8, [r2, #24]
   4b3c0:	ldrb	r2, [r8, #42]	; 0x2a
   4b3c4:	tst	r2, #16
   4b3c8:	bne	4b320 <fputs@plt+0x3a27c>
   4b3cc:	ldr	r3, [r3]
   4b3d0:	ldr	r5, [r3]
   4b3d4:	cmp	r5, #1
   4b3d8:	bne	4b320 <fputs@plt+0x3a27c>
   4b3dc:	ldr	r3, [r3, #4]
   4b3e0:	ldr	r7, [r3]
   4b3e4:	ldrb	r3, [r7]
   4b3e8:	cmp	r3, #152	; 0x98
   4b3ec:	bne	4b320 <fputs@plt+0x3a27c>
   4b3f0:	ldr	r3, [r4]
   4b3f4:	mov	sl, r0
   4b3f8:	ldr	r1, [r8, #64]	; 0x40
   4b3fc:	str	r3, [sp, #16]
   4b400:	ldrsh	r3, [r7, #32]
   4b404:	ldr	r0, [sp, #16]
   4b408:	str	r3, [sp, #20]
   4b40c:	bl	19670 <fputs@plt+0x85cc>
   4b410:	sxth	r3, r0
   4b414:	mov	r0, r4
   4b418:	mov	r1, r3
   4b41c:	str	r3, [sp, #12]
   4b420:	bl	48f58 <fputs@plt+0x37eb4>
   4b424:	ldr	r3, [r8]
   4b428:	mov	r0, r4
   4b42c:	ldr	r1, [sp, #12]
   4b430:	str	r3, [sp]
   4b434:	mov	r3, #0
   4b438:	ldr	r2, [r8, #28]
   4b43c:	bl	26384 <fputs@plt+0x152e0>
   4b440:	ldr	r3, [sp, #20]
   4b444:	cmp	r3, #0
   4b448:	bge	4b488 <fputs@plt+0x3a3e4>
   4b44c:	mov	r0, r4
   4b450:	bl	26a68 <fputs@plt+0x159c4>
   4b454:	mov	r3, #54	; 0x36
   4b458:	mov	r7, r0
   4b45c:	ldr	r2, [sp, #12]
   4b460:	mov	r1, r9
   4b464:	mov	r0, r4
   4b468:	str	r3, [sp]
   4b46c:	mov	r3, r8
   4b470:	bl	31294 <fputs@plt+0x201f0>
   4b474:	mov	r1, r7
   4b478:	mov	r0, sl
   4b47c:	bl	1b664 <fputs@plt+0xa5c0>
   4b480:	str	r9, [r6, #28]
   4b484:	b	4b688 <fputs@plt+0x3a5e4>
   4b488:	mov	r2, r7
   4b48c:	mov	r0, r4
   4b490:	ldr	r1, [r6, #12]
   4b494:	bl	32108 <fputs@plt+0x21064>
   4b498:	ldr	r3, [sp, #20]
   4b49c:	mov	r5, #0
   4b4a0:	str	r0, [sp, #36]	; 0x24
   4b4a4:	mov	r0, r6
   4b4a8:	lsl	r3, r3, #4
   4b4ac:	str	r3, [sp, #32]
   4b4b0:	ldr	r3, [r8, #4]
   4b4b4:	ldr	r2, [sp, #32]
   4b4b8:	add	r3, r3, r2
   4b4bc:	ldrb	r1, [r3, #13]
   4b4c0:	bl	14ecc <fputs@plt+0x3e28>
   4b4c4:	ldr	r7, [r8, #8]
   4b4c8:	str	r0, [sp, #40]	; 0x28
   4b4cc:	clz	r3, r5
   4b4d0:	cmp	r7, #0
   4b4d4:	lsr	r3, r3, #5
   4b4d8:	moveq	r3, #0
   4b4dc:	cmp	r3, #0
   4b4e0:	beq	4b5e8 <fputs@plt+0x3a544>
   4b4e4:	ldr	r3, [sp, #40]	; 0x28
   4b4e8:	cmp	r3, #0
   4b4ec:	beq	4b320 <fputs@plt+0x3a27c>
   4b4f0:	ldr	r3, [r7, #4]
   4b4f4:	ldr	r2, [sp, #20]
   4b4f8:	ldrsh	r3, [r3]
   4b4fc:	cmp	r3, r2
   4b500:	beq	4b510 <fputs@plt+0x3a46c>
   4b504:	mov	r5, #0
   4b508:	ldr	r7, [r7, #20]
   4b50c:	b	4b4cc <fputs@plt+0x3a428>
   4b510:	ldr	r1, [sp, #16]
   4b514:	mov	r3, #0
   4b518:	ldr	r2, [r7, #32]
   4b51c:	ldr	r0, [sp, #16]
   4b520:	ldrb	r1, [r1, #66]	; 0x42
   4b524:	ldr	r2, [r2]
   4b528:	bl	1d3b0 <fputs@plt+0xc30c>
   4b52c:	ldr	r3, [sp, #36]	; 0x24
   4b530:	cmp	r3, r0
   4b534:	bne	4b504 <fputs@plt+0x3a460>
   4b538:	ldr	r3, [sp, #28]
   4b53c:	cmp	r3, #0
   4b540:	beq	4b55c <fputs@plt+0x3a4b8>
   4b544:	ldrh	r3, [r7, #50]	; 0x32
   4b548:	cmp	r3, #1
   4b54c:	bne	4b504 <fputs@plt+0x3a460>
   4b550:	ldrb	r3, [r7, #54]	; 0x36
   4b554:	cmp	r3, #0
   4b558:	beq	4b504 <fputs@plt+0x3a460>
   4b55c:	mov	r0, r4
   4b560:	bl	26a68 <fputs@plt+0x159c4>
   4b564:	ldr	r3, [sp, #12]
   4b568:	mov	r2, r9
   4b56c:	mov	r1, #54	; 0x36
   4b570:	str	r3, [sp]
   4b574:	str	r0, [sp, #44]	; 0x2c
   4b578:	mov	r0, sl
   4b57c:	ldr	r3, [r7, #44]	; 0x2c
   4b580:	bl	2654c <fputs@plt+0x154a8>
   4b584:	mov	r1, r7
   4b588:	mov	r0, r4
   4b58c:	bl	31270 <fputs@plt+0x201cc>
   4b590:	ldr	r3, [r7, #28]
   4b594:	cmp	fp, #0
   4b598:	ldrb	r5, [r3]
   4b59c:	add	r5, r5, #3
   4b5a0:	beq	4b5d8 <fputs@plt+0x3a534>
   4b5a4:	ldr	r3, [r8, #4]
   4b5a8:	ldr	r2, [sp, #32]
   4b5ac:	add	r3, r3, r2
   4b5b0:	ldrb	r3, [r3, #12]
   4b5b4:	cmp	r3, #0
   4b5b8:	bne	4b5d8 <fputs@plt+0x3a534>
   4b5bc:	ldr	r2, [r4, #76]	; 0x4c
   4b5c0:	mov	r1, r9
   4b5c4:	mov	r0, sl
   4b5c8:	add	r2, r2, #1
   4b5cc:	str	r2, [r4, #76]	; 0x4c
   4b5d0:	str	r2, [fp]
   4b5d4:	bl	26c00 <fputs@plt+0x15b5c>
   4b5d8:	mov	r0, sl
   4b5dc:	ldr	r1, [sp, #44]	; 0x2c
   4b5e0:	bl	1b664 <fputs@plt+0xa5c0>
   4b5e4:	b	4b508 <fputs@plt+0x3a464>
   4b5e8:	cmp	r5, #0
   4b5ec:	bne	4b480 <fputs@plt+0x3a3dc>
   4b5f0:	b	4b320 <fputs@plt+0x3a27c>
   4b5f4:	ldr	r3, [r6, #4]
   4b5f8:	tst	r3, #2048	; 0x800
   4b5fc:	bne	4b32c <fputs@plt+0x3a288>
   4b600:	mov	r3, #0
   4b604:	ldr	r5, [r6, #12]
   4b608:	mov	r0, r6
   4b60c:	str	r3, [r6, #12]
   4b610:	bl	18cf4 <fputs@plt+0x7c50>
   4b614:	cmp	r0, #0
   4b618:	str	r5, [r6, #12]
   4b61c:	beq	4b630 <fputs@plt+0x3a58c>
   4b620:	ldr	r3, [r6, #20]
   4b624:	ldr	r3, [r3]
   4b628:	cmp	r3, #2
   4b62c:	bgt	4b32c <fputs@plt+0x3a288>
   4b630:	mov	r5, #5
   4b634:	b	4b480 <fputs@plt+0x3a3dc>
   4b638:	mov	r3, #0
   4b63c:	str	r3, [r4, #428]	; 0x1ac
   4b640:	ldr	r3, [r6, #12]
   4b644:	ldrsh	r3, [r3, #32]
   4b648:	cmp	r3, #0
   4b64c:	blt	4b65c <fputs@plt+0x3a5b8>
   4b650:	mov	r2, #0
   4b654:	mov	r5, #2
   4b658:	b	4b66c <fputs@plt+0x3a5c8>
   4b65c:	ldr	r2, [r6, #4]
   4b660:	ands	r2, r2, #2048	; 0x800
   4b664:	moveq	r5, #1
   4b668:	bne	4b650 <fputs@plt+0x3a5ac>
   4b66c:	sub	r3, r5, #1
   4b670:	mov	r1, r6
   4b674:	clz	r3, r3
   4b678:	mov	r0, r4
   4b67c:	lsr	r3, r3, #5
   4b680:	bl	4ae78 <fputs@plt+0x39dd4>
   4b684:	str	r7, [r4, #428]	; 0x1ac
   4b688:	mov	r0, r5
   4b68c:	add	sp, sp, #52	; 0x34
   4b690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b694:	ldr	r3, [sp, #24]
   4b698:	cmp	r3, #3
   4b69c:	bne	4b32c <fputs@plt+0x3a288>
   4b6a0:	b	4b600 <fputs@plt+0x3a55c>
   4b6a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b6a8:	mov	r9, #0
   4b6ac:	sub	sp, sp, #140	; 0x8c
   4b6b0:	ldr	r5, [r0, #8]
   4b6b4:	str	r9, [sp, #32]
   4b6b8:	str	r9, [sp, #36]	; 0x24
   4b6bc:	cmp	r5, r9
   4b6c0:	moveq	r0, r5
   4b6c4:	beq	4c284 <fputs@plt+0x3b1e0>
   4b6c8:	cmp	r1, r9
   4b6cc:	mov	r4, r0
   4b6d0:	mov	r7, r1
   4b6d4:	mov	r6, r2
   4b6d8:	beq	4b8e0 <fputs@plt+0x3a83c>
   4b6dc:	ldrb	r8, [r1]
   4b6e0:	cmp	r8, #95	; 0x5f
   4b6e4:	beq	4ba28 <fputs@plt+0x3a984>
   4b6e8:	bhi	4b8b4 <fputs@plt+0x3a810>
   4b6ec:	cmp	r8, #73	; 0x49
   4b6f0:	beq	4bbfc <fputs@plt+0x3ab58>
   4b6f4:	bhi	4b788 <fputs@plt+0x3a6e4>
   4b6f8:	cmp	r8, #57	; 0x39
   4b6fc:	beq	4c26c <fputs@plt+0x3b1c8>
   4b700:	bhi	4b73c <fputs@plt+0x3a698>
   4b704:	cmp	r8, #20
   4b708:	beq	4bffc <fputs@plt+0x3af58>
   4b70c:	cmp	r8, #38	; 0x26
   4b710:	beq	4bb5c <fputs@plt+0x3aab8>
   4b714:	cmp	r8, #19
   4b718:	bne	4b7a8 <fputs@plt+0x3a704>
   4b71c:	add	r2, sp, #32
   4b720:	mov	r0, r4
   4b724:	ldr	r1, [r7, #12]
   4b728:	bl	4d73c <fputs@plt+0x3c698>
   4b72c:	mov	r2, r0
   4b730:	mov	r3, r6
   4b734:	mov	r1, r8
   4b738:	b	4b8ec <fputs@plt+0x3a848>
   4b73c:	cmp	r8, #62	; 0x3e
   4b740:	beq	4c17c <fputs@plt+0x3b0d8>
   4b744:	bcc	4b7a8 <fputs@plt+0x3a704>
   4b748:	cmp	r8, #71	; 0x47
   4b74c:	bcc	4b7a8 <fputs@plt+0x3a704>
   4b750:	add	r2, sp, #32
   4b754:	mov	r0, r4
   4b758:	ldr	r1, [r7, #12]
   4b75c:	bl	4d73c <fputs@plt+0x3c698>
   4b760:	mov	r9, r0
   4b764:	add	r2, sp, #36	; 0x24
   4b768:	ldr	r1, [r7, #16]
   4b76c:	mov	r0, r4
   4b770:	bl	4d73c <fputs@plt+0x3c698>
   4b774:	mov	r2, r0
   4b778:	mov	r3, r9
   4b77c:	str	r6, [sp]
   4b780:	mov	r1, r8
   4b784:	b	4ba74 <fputs@plt+0x3a9d0>
   4b788:	cmp	r8, #77	; 0x4d
   4b78c:	bhi	4b8a4 <fputs@plt+0x3a800>
   4b790:	cmp	r8, #76	; 0x4c
   4b794:	bcs	4bcb8 <fputs@plt+0x3ac14>
   4b798:	cmp	r8, #74	; 0x4a
   4b79c:	beq	4c08c <fputs@plt+0x3afe8>
   4b7a0:	cmp	r8, #75	; 0x4b
   4b7a4:	beq	4c014 <fputs@plt+0x3af70>
   4b7a8:	ldr	sl, [r7, #20]
   4b7ac:	ldr	r0, [r5, #24]
   4b7b0:	ldm	sl, {r3, r9}
   4b7b4:	str	r3, [sp, #16]
   4b7b8:	bl	2644c <fputs@plt+0x153a8>
   4b7bc:	ldr	r8, [r7, #12]
   4b7c0:	str	r0, [sp, #20]
   4b7c4:	cmp	r8, #0
   4b7c8:	moveq	r3, r8
   4b7cc:	beq	4b83c <fputs@plt+0x3a798>
   4b7d0:	mov	lr, r8
   4b7d4:	add	ip, sp, #40	; 0x28
   4b7d8:	ldm	lr!, {r0, r1, r2, r3}
   4b7dc:	stmia	ip!, {r0, r1, r2, r3}
   4b7e0:	ldm	lr!, {r0, r1, r2, r3}
   4b7e4:	stmia	ip!, {r0, r1, r2, r3}
   4b7e8:	ldm	lr, {r0, r1, r2, r3}
   4b7ec:	stm	ip, {r0, r1, r2, r3}
   4b7f0:	add	r2, sp, #32
   4b7f4:	mov	r1, r8
   4b7f8:	mov	r0, r4
   4b7fc:	bl	4d73c <fputs@plt+0x3c698>
   4b800:	ldrb	r3, [sp, #40]	; 0x28
   4b804:	str	r0, [sp, #68]	; 0x44
   4b808:	strb	r3, [sp, #78]	; 0x4e
   4b80c:	mvn	r3, #98	; 0x62
   4b810:	strb	r3, [sp, #40]	; 0x28
   4b814:	ldr	r3, [sp, #44]	; 0x2c
   4b818:	bic	r3, r3, #4096	; 0x1000
   4b81c:	str	r3, [sp, #44]	; 0x2c
   4b820:	mov	r3, #79	; 0x4f
   4b824:	strb	r3, [sp, #88]	; 0x58
   4b828:	add	r3, sp, #40	; 0x28
   4b82c:	str	r3, [sp, #100]	; 0x64
   4b830:	mov	r3, #0
   4b834:	str	r3, [sp, #32]
   4b838:	add	r3, sp, #88	; 0x58
   4b83c:	ldr	r2, [sp, #16]
   4b840:	mov	r7, r9
   4b844:	mov	fp, #0
   4b848:	sub	r2, r2, #1
   4b84c:	str	r2, [sp, #28]
   4b850:	ldr	r2, [sp, #28]
   4b854:	cmp	r2, fp
   4b858:	bgt	4c1dc <fputs@plt+0x3b138>
   4b85c:	ldr	r3, [sp, #16]
   4b860:	ands	r2, r3, #1
   4b864:	beq	4c258 <fputs@plt+0x3b1b4>
   4b868:	ldr	r3, [r4, #108]	; 0x6c
   4b86c:	mov	r2, #20
   4b870:	mov	r0, r4
   4b874:	ldr	r1, [sp, #16]
   4b878:	add	r3, r3, #1
   4b87c:	str	r3, [r4, #108]	; 0x6c
   4b880:	ldr	r3, [sl, #4]
   4b884:	mla	r3, r2, r1, r3
   4b888:	mov	r2, r6
   4b88c:	ldr	r1, [r3, #-20]	; 0xffffffec
   4b890:	bl	4c4b0 <fputs@plt+0x3b40c>
   4b894:	mov	r0, r4
   4b898:	bl	1933c <fputs@plt+0x8298>
   4b89c:	ldr	r1, [sp, #20]
   4b8a0:	b	4bd84 <fputs@plt+0x3ace0>
   4b8a4:	cmp	r8, #83	; 0x53
   4b8a8:	bls	4bbb4 <fputs@plt+0x3ab10>
   4b8ac:	cmp	r8, #85	; 0x55
   4b8b0:	b	4b74c <fputs@plt+0x3a6a8>
   4b8b4:	cmp	r8, #148	; 0x94
   4b8b8:	beq	4bbfc <fputs@plt+0x3ab58>
   4b8bc:	bhi	4b978 <fputs@plt+0x3a8d4>
   4b8c0:	cmp	r8, #119	; 0x77
   4b8c4:	beq	4bffc <fputs@plt+0x3af58>
   4b8c8:	bhi	4b8f8 <fputs@plt+0x3a854>
   4b8cc:	cmp	r8, #97	; 0x61
   4b8d0:	beq	4badc <fputs@plt+0x3aa38>
   4b8d4:	bcc	4b71c <fputs@plt+0x3a678>
   4b8d8:	cmp	r8, #101	; 0x65
   4b8dc:	bne	4b7a8 <fputs@plt+0x3a704>
   4b8e0:	mov	r3, r6
   4b8e4:	mov	r2, #0
   4b8e8:	mov	r1, #25
   4b8ec:	mov	r0, r5
   4b8f0:	bl	26ab4 <fputs@plt+0x15a10>
   4b8f4:	b	4baec <fputs@plt+0x3aa48>
   4b8f8:	cmp	r8, #133	; 0x85
   4b8fc:	beq	4bac4 <fputs@plt+0x3aa20>
   4b900:	bhi	4b920 <fputs@plt+0x3a87c>
   4b904:	cmp	r8, #132	; 0x84
   4b908:	moveq	r3, r2
   4b90c:	moveq	r2, #0
   4b910:	bne	4b7a8 <fputs@plt+0x3a704>
   4b914:	mov	r0, r4
   4b918:	bl	34860 <fputs@plt+0x237bc>
   4b91c:	b	4baec <fputs@plt+0x3aa48>
   4b920:	cmp	r8, #134	; 0x86
   4b924:	beq	4bb0c <fputs@plt+0x3aa68>
   4b928:	cmp	r8, #135	; 0x87
   4b92c:	bne	4b7a8 <fputs@plt+0x3a704>
   4b930:	mov	r3, r2
   4b934:	mov	r0, r5
   4b938:	ldrsh	r2, [r1, #32]
   4b93c:	mov	r1, #28
   4b940:	bl	26ab4 <fputs@plt+0x15a10>
   4b944:	ldr	r3, [r7, #8]
   4b948:	ldrb	r3, [r3, #1]
   4b94c:	cmp	r3, #0
   4b950:	beq	4baec <fputs@plt+0x3aa48>
   4b954:	ldrsh	r2, [r7, #32]
   4b958:	mvn	r3, #1
   4b95c:	mov	r0, r5
   4b960:	ldr	r1, [r4, #476]	; 0x1dc
   4b964:	sub	r2, r2, #-1073741823	; 0xc0000001
   4b968:	ldr	r2, [r1, r2, lsl #2]
   4b96c:	mvn	r1, #0
   4b970:	bl	22910 <fputs@plt+0x1186c>
   4b974:	b	4baec <fputs@plt+0x3aa48>
   4b978:	cmp	r8, #154	; 0x9a
   4b97c:	beq	4ba34 <fputs@plt+0x3a990>
   4b980:	bhi	4ba08 <fputs@plt+0x3a964>
   4b984:	cmp	r8, #152	; 0x98
   4b988:	beq	4ba80 <fputs@plt+0x3a9dc>
   4b98c:	bhi	4bd14 <fputs@plt+0x3ac70>
   4b990:	cmp	r8, #151	; 0x97
   4b994:	bne	4b7a8 <fputs@plt+0x3a704>
   4b998:	ldr	r2, [r1, #4]
   4b99c:	ldr	r3, [r0]
   4b9a0:	tst	r2, #16384	; 0x4000
   4b9a4:	str	r3, [sp, #24]
   4b9a8:	ldrb	r3, [r3, #66]	; 0x42
   4b9ac:	bne	4bd3c <fputs@plt+0x3ac98>
   4b9b0:	ldr	r8, [r1, #20]
   4b9b4:	cmp	r8, #0
   4b9b8:	ldrne	r9, [r8]
   4b9bc:	bne	4b9c4 <fputs@plt+0x3a920>
   4b9c0:	mov	r9, r8
   4b9c4:	ldr	fp, [r7, #8]
   4b9c8:	mov	r2, #0
   4b9cc:	str	r2, [sp]
   4b9d0:	mov	r2, r9
   4b9d4:	ldr	r0, [sp, #24]
   4b9d8:	mov	r1, fp
   4b9dc:	bl	1d4a4 <fputs@plt+0xc400>
   4b9e0:	subs	sl, r0, #0
   4b9e4:	beq	4b9f4 <fputs@plt+0x3a950>
   4b9e8:	ldr	r3, [sl, #16]
   4b9ec:	cmp	r3, #0
   4b9f0:	beq	4bd44 <fputs@plt+0x3aca0>
   4b9f4:	ldr	r1, [pc, #2276]	; 4c2e0 <fputs@plt+0x3b23c>
   4b9f8:	mov	r2, fp
   4b9fc:	mov	r0, r4
   4ba00:	bl	2f1dc <fputs@plt+0x1e138>
   4ba04:	b	4baec <fputs@plt+0x3aa48>
   4ba08:	cmp	r8, #156	; 0x9c
   4ba0c:	beq	4ba28 <fputs@plt+0x3a984>
   4ba10:	bcc	4bc40 <fputs@plt+0x3ab9c>
   4ba14:	cmp	r8, #157	; 0x9d
   4ba18:	ldreq	r6, [r1, #28]
   4ba1c:	beq	4baec <fputs@plt+0x3aa48>
   4ba20:	cmp	r8, #159	; 0x9f
   4ba24:	bne	4b7a8 <fputs@plt+0x3a704>
   4ba28:	mov	r2, r6
   4ba2c:	ldr	r1, [r7, #12]
   4ba30:	b	4bdf8 <fputs@plt+0x3ad54>
   4ba34:	ldrsh	r3, [r1, #34]	; 0x22
   4ba38:	ldr	r2, [r7, #40]	; 0x28
   4ba3c:	add	r1, r3, r3, lsl #1
   4ba40:	ldr	r3, [r2, #28]
   4ba44:	add	r3, r3, r1, lsl #3
   4ba48:	ldrb	r1, [r2]
   4ba4c:	cmp	r1, #0
   4ba50:	ldreq	r6, [r3, #16]
   4ba54:	beq	4baec <fputs@plt+0x3aa48>
   4ba58:	ldrb	r1, [r2, #1]
   4ba5c:	cmp	r1, #0
   4ba60:	beq	4ba80 <fputs@plt+0x3a9dc>
   4ba64:	str	r6, [sp]
   4ba68:	mov	r1, #47	; 0x2f
   4ba6c:	ldr	r2, [r2, #8]
   4ba70:	ldr	r3, [r3, #12]
   4ba74:	mov	r0, r5
   4ba78:	bl	2654c <fputs@plt+0x154a8>
   4ba7c:	b	4baec <fputs@plt+0x3aa48>
   4ba80:	ldr	r3, [r7, #28]
   4ba84:	ldrsh	r2, [r7, #32]
   4ba88:	cmp	r3, #0
   4ba8c:	bge	4baa4 <fputs@plt+0x3aa00>
   4ba90:	ldr	r3, [r4, #100]	; 0x64
   4ba94:	cmp	r3, #0
   4ba98:	addgt	r6, r3, r2
   4ba9c:	bgt	4baec <fputs@plt+0x3aa48>
   4baa0:	ldr	r3, [r4, #104]	; 0x68
   4baa4:	mov	r0, r4
   4baa8:	ldrb	r1, [r7, #38]	; 0x26
   4baac:	str	r6, [sp]
   4bab0:	str	r1, [sp, #4]
   4bab4:	ldr	r1, [r7, #44]	; 0x2c
   4bab8:	bl	37780 <fputs@plt+0x266dc>
   4babc:	mov	r6, r0
   4bac0:	b	4baec <fputs@plt+0x3aa48>
   4bac4:	ldr	r1, [r1, #8]
   4bac8:	mov	r3, r2
   4bacc:	mov	r2, r9
   4bad0:	mov	r0, r5
   4bad4:	bl	269e4 <fputs@plt+0x15940>
   4bad8:	b	4baec <fputs@plt+0x3aa48>
   4badc:	mov	r1, r2
   4bae0:	mov	r0, r5
   4bae4:	ldr	r2, [r7, #8]
   4bae8:	bl	266a0 <fputs@plt+0x155fc>
   4baec:	mov	r0, r4
   4baf0:	ldr	r1, [sp, #32]
   4baf4:	bl	19530 <fputs@plt+0x848c>
   4baf8:	mov	r0, r4
   4bafc:	ldr	r1, [sp, #36]	; 0x24
   4bb00:	bl	19530 <fputs@plt+0x848c>
   4bb04:	mov	r0, r6
   4bb08:	b	4c284 <fputs@plt+0x3b1e0>
   4bb0c:	ldr	r8, [r1, #8]
   4bb10:	add	r8, r8, #2
   4bb14:	mov	r0, r8
   4bb18:	bl	15c88 <fputs@plt+0x4be4>
   4bb1c:	sub	r7, r0, #1
   4bb20:	mov	r1, r8
   4bb24:	ldr	r0, [r5]
   4bb28:	mov	r2, r7
   4bb2c:	add	r7, r7, r7, lsr #31
   4bb30:	bl	1ca08 <fputs@plt+0xb964>
   4bb34:	mvn	r3, #0
   4bb38:	asr	r2, r7, #1
   4bb3c:	mov	r1, #27
   4bb40:	stmib	sp, {r0, r3}
   4bb44:	mov	r3, #0
   4bb48:	str	r3, [sp]
   4bb4c:	mov	r3, r6
   4bb50:	mov	r0, r5
   4bb54:	bl	2666c <fputs@plt+0x155c8>
   4bb58:	b	4baec <fputs@plt+0x3aa48>
   4bb5c:	ldr	r1, [r1, #12]
   4bb60:	bl	4b6a4 <fputs@plt+0x3a600>
   4bb64:	cmp	r6, r0
   4bb68:	mov	r2, r0
   4bb6c:	beq	4bb80 <fputs@plt+0x3aadc>
   4bb70:	mov	r3, r6
   4bb74:	mov	r1, #31
   4bb78:	mov	r0, r5
   4bb7c:	bl	26ab4 <fputs@plt+0x15a10>
   4bb80:	mov	r1, #0
   4bb84:	ldr	r0, [r7, #8]
   4bb88:	bl	14bc8 <fputs@plt+0x3b24>
   4bb8c:	mov	r3, r0
   4bb90:	mov	r2, r6
   4bb94:	mov	r1, #40	; 0x28
   4bb98:	mov	r0, r5
   4bb9c:	bl	26ab4 <fputs@plt+0x15a10>
   4bba0:	mov	r2, #1
   4bba4:	mov	r1, r6
   4bba8:	mov	r0, r4
   4bbac:	bl	1c498 <fputs@plt+0xb3f4>
   4bbb0:	b	4baec <fputs@plt+0x3aa48>
   4bbb4:	add	r2, sp, #32
   4bbb8:	ldr	r1, [r1, #12]
   4bbbc:	bl	4d73c <fputs@plt+0x3c698>
   4bbc0:	mov	r5, r0
   4bbc4:	add	r2, sp, #36	; 0x24
   4bbc8:	ldr	r1, [r7, #16]
   4bbcc:	mov	r0, r4
   4bbd0:	bl	4d73c <fputs@plt+0x3c698>
   4bbd4:	mov	r3, #32
   4bbd8:	str	r5, [sp]
   4bbdc:	stmib	sp, {r0, r6}
   4bbe0:	str	r3, [sp, #12]
   4bbe4:	mov	r3, r8
   4bbe8:	mov	r0, r4
   4bbec:	ldr	r1, [r7, #12]
   4bbf0:	ldr	r2, [r7, #16]
   4bbf4:	bl	3353c <fputs@plt+0x22498>
   4bbf8:	b	4baec <fputs@plt+0x3aa48>
   4bbfc:	add	r2, sp, #32
   4bc00:	mov	r0, r4
   4bc04:	ldr	r1, [r7, #12]
   4bc08:	bl	4d73c <fputs@plt+0x3c698>
   4bc0c:	mov	r5, r0
   4bc10:	add	r2, sp, #36	; 0x24
   4bc14:	ldr	r1, [r7, #16]
   4bc18:	mov	r0, r4
   4bc1c:	bl	4d73c <fputs@plt+0x3c698>
   4bc20:	mov	r3, #160	; 0xa0
   4bc24:	cmp	r8, #73	; 0x49
   4bc28:	str	r5, [sp]
   4bc2c:	stmib	sp, {r0, r6}
   4bc30:	str	r3, [sp, #12]
   4bc34:	moveq	r3, #79	; 0x4f
   4bc38:	movne	r3, #78	; 0x4e
   4bc3c:	b	4bbe8 <fputs@plt+0x3ab44>
   4bc40:	ldr	r1, [r1, #12]
   4bc44:	ldrb	r3, [r1]
   4bc48:	cmp	r3, #132	; 0x84
   4bc4c:	moveq	r3, r2
   4bc50:	moveq	r2, #1
   4bc54:	beq	4b914 <fputs@plt+0x3a870>
   4bc58:	cmp	r3, #133	; 0x85
   4bc5c:	bne	4bc70 <fputs@plt+0x3abcc>
   4bc60:	mov	r3, r2
   4bc64:	mov	r2, #1
   4bc68:	ldr	r1, [r1, #8]
   4bc6c:	b	4bad0 <fputs@plt+0x3aa2c>
   4bc70:	mvn	r3, #123	; 0x7b
   4bc74:	mov	r8, #17408	; 0x4400
   4bc78:	mov	r9, #0
   4bc7c:	add	r2, sp, #32
   4bc80:	add	r1, sp, #40	; 0x28
   4bc84:	strb	r3, [sp, #40]	; 0x28
   4bc88:	strd	r8, [sp, #44]	; 0x2c
   4bc8c:	bl	4d73c <fputs@plt+0x3c698>
   4bc90:	mov	r8, r0
   4bc94:	add	r2, sp, #36	; 0x24
   4bc98:	ldr	r1, [r7, #12]
   4bc9c:	mov	r0, r4
   4bca0:	bl	4d73c <fputs@plt+0x3c698>
   4bca4:	mov	r2, r0
   4bca8:	mov	r3, r8
   4bcac:	str	r6, [sp]
   4bcb0:	mov	r1, #90	; 0x5a
   4bcb4:	b	4ba74 <fputs@plt+0x3a9d0>
   4bcb8:	mov	r3, r2
   4bcbc:	mov	r1, #22
   4bcc0:	mov	r2, #1
   4bcc4:	mov	r0, r5
   4bcc8:	bl	26ab4 <fputs@plt+0x15a10>
   4bccc:	add	r2, sp, #32
   4bcd0:	mov	r0, r4
   4bcd4:	ldr	r1, [r7, #12]
   4bcd8:	bl	4d73c <fputs@plt+0x3c698>
   4bcdc:	mov	r2, r0
   4bce0:	mov	r1, r8
   4bce4:	mov	r0, r5
   4bce8:	bl	26a50 <fputs@plt+0x159ac>
   4bcec:	mov	r7, r0
   4bcf0:	mov	r3, r6
   4bcf4:	mov	r2, r9
   4bcf8:	mov	r1, #22
   4bcfc:	mov	r0, r5
   4bd00:	bl	26ab4 <fputs@plt+0x15a10>
   4bd04:	mov	r1, r7
   4bd08:	mov	r0, r5
   4bd0c:	bl	1b664 <fputs@plt+0xa5c0>
   4bd10:	b	4baec <fputs@plt+0x3aa48>
   4bd14:	ldr	r2, [r1, #40]	; 0x28
   4bd18:	cmp	r2, #0
   4bd1c:	ldreq	r1, [pc, #1472]	; 4c2e4 <fputs@plt+0x3b240>
   4bd20:	ldreq	r2, [r7, #8]
   4bd24:	beq	4b9fc <fputs@plt+0x3a958>
   4bd28:	ldrsh	r1, [r7, #34]	; 0x22
   4bd2c:	ldr	r3, [r2, #40]	; 0x28
   4bd30:	add	r3, r3, r1, lsl #4
   4bd34:	ldr	r6, [r3, #8]
   4bd38:	b	4baec <fputs@plt+0x3aa48>
   4bd3c:	mov	r8, #0
   4bd40:	b	4b9c0 <fputs@plt+0x3a91c>
   4bd44:	ldrh	r3, [sl, #2]
   4bd48:	tst	r3, #512	; 0x200
   4bd4c:	beq	4bde4 <fputs@plt+0x3ad40>
   4bd50:	ldr	r0, [r5, #24]
   4bd54:	mov	r7, #1
   4bd58:	mov	fp, #20
   4bd5c:	bl	2644c <fputs@plt+0x153a8>
   4bd60:	ldr	r3, [r8, #4]
   4bd64:	mov	sl, r0
   4bd68:	mov	r2, r6
   4bd6c:	mov	r0, r4
   4bd70:	ldr	r1, [r3]
   4bd74:	bl	4c4b0 <fputs@plt+0x3b40c>
   4bd78:	cmp	r7, r9
   4bd7c:	blt	4bd90 <fputs@plt+0x3acec>
   4bd80:	mov	r1, sl
   4bd84:	mov	r0, r5
   4bd88:	bl	14554 <fputs@plt+0x34b0>
   4bd8c:	b	4baec <fputs@plt+0x3aa48>
   4bd90:	mov	r3, sl
   4bd94:	mov	r2, r6
   4bd98:	mov	r1, #77	; 0x4d
   4bd9c:	mov	r0, r5
   4bda0:	bl	26ab4 <fputs@plt+0x15a10>
   4bda4:	mov	r0, r4
   4bda8:	mov	r2, #1
   4bdac:	mov	r1, r6
   4bdb0:	bl	1c498 <fputs@plt+0xb3f4>
   4bdb4:	ldr	r3, [r4, #108]	; 0x6c
   4bdb8:	mov	r2, r6
   4bdbc:	ldr	r1, [r8, #4]
   4bdc0:	add	r3, r3, #1
   4bdc4:	str	r3, [r4, #108]	; 0x6c
   4bdc8:	mul	r3, fp, r7
   4bdcc:	add	r7, r7, #1
   4bdd0:	ldr	r1, [r1, r3]
   4bdd4:	bl	4c4b0 <fputs@plt+0x3b40c>
   4bdd8:	mov	r0, r4
   4bddc:	bl	1933c <fputs@plt+0x8298>
   4bde0:	b	4bd78 <fputs@plt+0x3acd4>
   4bde4:	ands	r3, r3, #1024	; 0x400
   4bde8:	beq	4bf30 <fputs@plt+0x3ae8c>
   4bdec:	ldr	r3, [r8, #4]
   4bdf0:	mov	r2, r6
   4bdf4:	ldr	r1, [r3]
   4bdf8:	mov	r0, r4
   4bdfc:	bl	4b6a4 <fputs@plt+0x3a600>
   4be00:	b	4babc <fputs@plt+0x3aa18>
   4be04:	cmp	fp, #31
   4be08:	bgt	4be34 <fputs@plt+0x3ad90>
   4be0c:	mov	r3, #20
   4be10:	ldr	r1, [r8, #4]
   4be14:	mul	r2, r3, fp
   4be18:	ldr	r0, [r1, r2]
   4be1c:	bl	18cf4 <fputs@plt+0x7c50>
   4be20:	cmp	r0, #0
   4be24:	ldrne	r3, [sp, #20]
   4be28:	movne	r2, #1
   4be2c:	orrne	r3, r3, r2, lsl fp
   4be30:	strne	r3, [sp, #20]
   4be34:	ldr	r3, [sp, #16]
   4be38:	ldrh	r1, [sl, #2]
   4be3c:	clz	r2, r3
   4be40:	lsr	r2, r2, #5
   4be44:	ands	r3, r2, r1, lsr #5
   4be48:	beq	4be68 <fputs@plt+0x3adc4>
   4be4c:	mov	r3, #20
   4be50:	ldr	r1, [r8, #4]
   4be54:	mov	r0, r4
   4be58:	mul	r2, r3, fp
   4be5c:	ldr	r1, [r1, r2]
   4be60:	bl	31fa8 <fputs@plt+0x20f04>
   4be64:	str	r0, [sp, #16]
   4be68:	add	fp, fp, #1
   4be6c:	cmp	fp, r9
   4be70:	blt	4be04 <fputs@plt+0x3ad60>
   4be74:	cmp	r8, #0
   4be78:	moveq	fp, r8
   4be7c:	beq	4bef4 <fputs@plt+0x3ae50>
   4be80:	ldr	r3, [sp, #20]
   4be84:	cmp	r3, #0
   4be88:	beq	4bf40 <fputs@plt+0x3ae9c>
   4be8c:	ldr	r3, [r4, #76]	; 0x4c
   4be90:	add	fp, r3, #1
   4be94:	add	r3, r3, r9
   4be98:	str	r3, [r4, #76]	; 0x4c
   4be9c:	ldrh	r3, [sl, #2]
   4bea0:	tst	r3, #192	; 0xc0
   4bea4:	beq	4bec4 <fputs@plt+0x3ae20>
   4bea8:	ldr	r2, [r8, #4]
   4beac:	ldr	r1, [r2]
   4beb0:	ldrb	r2, [r1]
   4beb4:	and	r2, r2, #253	; 0xfd
   4beb8:	cmp	r2, #152	; 0x98
   4bebc:	biceq	r3, r3, #63	; 0x3f
   4bec0:	strbeq	r3, [r1, #38]	; 0x26
   4bec4:	ldr	r3, [r4, #108]	; 0x6c
   4bec8:	mov	r2, fp
   4becc:	mov	r1, r8
   4bed0:	mov	r0, r4
   4bed4:	add	r3, r3, #1
   4bed8:	str	r3, [r4, #108]	; 0x6c
   4bedc:	mov	r3, #3
   4bee0:	str	r3, [sp]
   4bee4:	mov	r3, #0
   4bee8:	bl	4c814 <fputs@plt+0x3b770>
   4beec:	mov	r0, r4
   4bef0:	bl	1933c <fputs@plt+0x8298>
   4bef4:	cmp	r9, #1
   4bef8:	ble	4bf54 <fputs@plt+0x3aeb0>
   4befc:	ldr	r3, [r7, #4]
   4bf00:	tst	r3, #128	; 0x80
   4bf04:	ldrne	r3, [r8, #4]
   4bf08:	ldrne	r3, [r3, #20]
   4bf0c:	bne	4bf18 <fputs@plt+0x3ae74>
   4bf10:	ldr	r3, [r8, #4]
   4bf14:	ldr	r3, [r3]
   4bf18:	mov	r1, sl
   4bf1c:	mov	r2, r9
   4bf20:	ldr	r0, [sp, #24]
   4bf24:	bl	1dc94 <fputs@plt+0xcbf0>
   4bf28:	mov	sl, r0
   4bf2c:	b	4bf58 <fputs@plt+0x3aeb4>
   4bf30:	mov	fp, r3
   4bf34:	str	r3, [sp, #16]
   4bf38:	str	r3, [sp, #20]
   4bf3c:	b	4be6c <fputs@plt+0x3adc8>
   4bf40:	mov	r1, r9
   4bf44:	mov	r0, r4
   4bf48:	bl	14a00 <fputs@plt+0x395c>
   4bf4c:	mov	fp, r0
   4bf50:	b	4be9c <fputs@plt+0x3adf8>
   4bf54:	beq	4bf10 <fputs@plt+0x3ae6c>
   4bf58:	ldrh	r3, [sl, #2]
   4bf5c:	tst	r3, #32
   4bf60:	beq	4bfa0 <fputs@plt+0x3aefc>
   4bf64:	ldr	r3, [sp, #16]
   4bf68:	mov	r1, #34	; 0x22
   4bf6c:	mov	r0, r5
   4bf70:	cmp	r3, #0
   4bf74:	ldreq	r3, [sp, #24]
   4bf78:	ldreq	r3, [r3, #8]
   4bf7c:	streq	r3, [sp, #16]
   4bf80:	mvn	r3, #3
   4bf84:	str	r3, [sp, #8]
   4bf88:	ldr	r3, [sp, #16]
   4bf8c:	str	r3, [sp, #4]
   4bf90:	mov	r3, #0
   4bf94:	mov	r2, r3
   4bf98:	str	r3, [sp]
   4bf9c:	bl	2666c <fputs@plt+0x155c8>
   4bfa0:	mvn	r3, #4
   4bfa4:	mov	r1, #35	; 0x23
   4bfa8:	stm	sp, {r6, sl}
   4bfac:	mov	r0, r5
   4bfb0:	ldr	r2, [sp, #20]
   4bfb4:	str	r3, [sp, #8]
   4bfb8:	mov	r3, fp
   4bfbc:	bl	2666c <fputs@plt+0x155c8>
   4bfc0:	uxtb	r1, r9
   4bfc4:	mov	r0, r5
   4bfc8:	bl	18814 <fputs@plt+0x7770>
   4bfcc:	ldr	r3, [sp, #20]
   4bfd0:	cmp	r9, #0
   4bfd4:	clz	r3, r3
   4bfd8:	lsr	r3, r3, #5
   4bfdc:	moveq	r3, #0
   4bfe0:	cmp	r3, #0
   4bfe4:	beq	4baec <fputs@plt+0x3aa48>
   4bfe8:	mov	r2, r9
   4bfec:	mov	r1, fp
   4bff0:	mov	r0, r4
   4bff4:	bl	1c510 <fputs@plt+0xb46c>
   4bff8:	b	4baec <fputs@plt+0x3aa48>
   4bffc:	mov	r3, #0
   4c000:	mov	r1, r7
   4c004:	mov	r2, r3
   4c008:	mov	r0, r4
   4c00c:	bl	4ae78 <fputs@plt+0x39dd4>
   4c010:	b	4babc <fputs@plt+0x3aa18>
   4c014:	ldr	r0, [r5, #24]
   4c018:	bl	2644c <fputs@plt+0x153a8>
   4c01c:	mov	r9, r0
   4c020:	ldr	r0, [r5, #24]
   4c024:	bl	2644c <fputs@plt+0x153a8>
   4c028:	mov	r8, r0
   4c02c:	mov	r3, r6
   4c030:	mov	r2, #0
   4c034:	mov	r1, #25
   4c038:	mov	r0, r5
   4c03c:	bl	26ab4 <fputs@plt+0x15a10>
   4c040:	mov	r3, r8
   4c044:	mov	r2, r9
   4c048:	mov	r1, r7
   4c04c:	mov	r0, r4
   4c050:	bl	4d844 <fputs@plt+0x3c7a0>
   4c054:	mov	r3, r6
   4c058:	mov	r2, #1
   4c05c:	mov	r1, #22
   4c060:	mov	r0, r5
   4c064:	bl	26ab4 <fputs@plt+0x15a10>
   4c068:	mov	r1, r9
   4c06c:	mov	r0, r5
   4c070:	bl	14554 <fputs@plt+0x34b0>
   4c074:	mov	r1, #37	; 0x25
   4c078:	mov	r3, #0
   4c07c:	mov	r2, r6
   4c080:	bl	26ab4 <fputs@plt+0x15a10>
   4c084:	mov	r1, r8
   4c088:	b	4bd84 <fputs@plt+0x3ace0>
   4c08c:	ldr	r9, [r1, #12]
   4c090:	add	r2, sp, #32
   4c094:	ldr	r3, [r1, #20]
   4c098:	mov	r1, r9
   4c09c:	ldr	sl, [r3, #4]
   4c0a0:	ldr	fp, [sl]
   4c0a4:	bl	4d73c <fputs@plt+0x3c698>
   4c0a8:	add	r2, sp, #36	; 0x24
   4c0ac:	str	r0, [sp, #16]
   4c0b0:	mov	r0, r4
   4c0b4:	mov	r1, fp
   4c0b8:	bl	4d73c <fputs@plt+0x3c698>
   4c0bc:	mov	r2, r0
   4c0c0:	mov	r0, r4
   4c0c4:	bl	149d0 <fputs@plt+0x392c>
   4c0c8:	mov	r8, r0
   4c0cc:	mov	r0, r4
   4c0d0:	bl	149d0 <fputs@plt+0x392c>
   4c0d4:	stmib	sp, {r2, r8}
   4c0d8:	mov	r3, #32
   4c0dc:	mov	r7, r0
   4c0e0:	ldr	r2, [sp, #16]
   4c0e4:	mov	r1, r9
   4c0e8:	mov	r0, r4
   4c0ec:	str	r2, [sp]
   4c0f0:	mov	r2, fp
   4c0f4:	str	r3, [sp, #12]
   4c0f8:	mov	r3, #83	; 0x53
   4c0fc:	bl	3353c <fputs@plt+0x22498>
   4c100:	ldr	sl, [sl, #20]
   4c104:	mov	r0, r4
   4c108:	ldr	r1, [sp, #36]	; 0x24
   4c10c:	bl	19530 <fputs@plt+0x848c>
   4c110:	add	r2, sp, #36	; 0x24
   4c114:	mov	r0, r4
   4c118:	mov	r1, sl
   4c11c:	bl	4d73c <fputs@plt+0x3c698>
   4c120:	mov	r3, #32
   4c124:	mov	r2, sl
   4c128:	stmib	sp, {r0, r7}
   4c12c:	mov	r1, r9
   4c130:	mov	r0, r4
   4c134:	str	r3, [sp, #12]
   4c138:	ldr	r3, [sp, #16]
   4c13c:	str	r3, [sp]
   4c140:	mov	r3, #81	; 0x51
   4c144:	bl	3353c <fputs@plt+0x22498>
   4c148:	mov	r3, r7
   4c14c:	mov	r2, r8
   4c150:	str	r6, [sp]
   4c154:	mov	r1, #72	; 0x48
   4c158:	mov	r0, r5
   4c15c:	bl	2654c <fputs@plt+0x154a8>
   4c160:	mov	r1, r8
   4c164:	mov	r0, r4
   4c168:	bl	19530 <fputs@plt+0x848c>
   4c16c:	mov	r1, r7
   4c170:	mov	r0, r4
   4c174:	bl	19530 <fputs@plt+0x848c>
   4c178:	b	4baec <fputs@plt+0x3aa48>
   4c17c:	ldr	r2, [r7, #28]
   4c180:	mov	r0, r5
   4c184:	ldr	r8, [r7, #44]	; 0x2c
   4c188:	ldrsh	r1, [r1, #32]
   4c18c:	ldrsh	r3, [r8, #34]	; 0x22
   4c190:	mla	r2, r3, r2, r2
   4c194:	mov	r3, r6
   4c198:	add	r2, r2, #1
   4c19c:	add	r2, r2, r1
   4c1a0:	mov	r1, #134	; 0x86
   4c1a4:	bl	26ab4 <fputs@plt+0x15a10>
   4c1a8:	ldrsh	r2, [r7, #32]
   4c1ac:	cmp	r2, #0
   4c1b0:	blt	4baec <fputs@plt+0x3aa48>
   4c1b4:	ldr	r3, [r8, #4]
   4c1b8:	add	r3, r3, r2, lsl #4
   4c1bc:	ldrb	r3, [r3, #13]
   4c1c0:	cmp	r3, #69	; 0x45
   4c1c4:	bne	4baec <fputs@plt+0x3aa48>
   4c1c8:	mov	r2, r6
   4c1cc:	mov	r1, #39	; 0x27
   4c1d0:	mov	r0, r5
   4c1d4:	bl	26a50 <fputs@plt+0x159ac>
   4c1d8:	b	4baec <fputs@plt+0x3aa48>
   4c1dc:	ldr	r2, [r4, #108]	; 0x6c
   4c1e0:	cmp	r8, #0
   4c1e4:	add	fp, fp, #2
   4c1e8:	add	r7, r7, #40	; 0x28
   4c1ec:	ldr	r9, [r7, #-40]	; 0xffffffd8
   4c1f0:	ldr	r0, [r5, #24]
   4c1f4:	add	r2, r2, #1
   4c1f8:	str	r2, [r4, #108]	; 0x6c
   4c1fc:	strne	r9, [sp, #104]	; 0x68
   4c200:	movne	r9, r3
   4c204:	bl	2644c <fputs@plt+0x153a8>
   4c208:	mov	r2, r0
   4c20c:	mov	r3, #16
   4c210:	str	r0, [sp, #24]
   4c214:	mov	r1, r9
   4c218:	mov	r0, r4
   4c21c:	bl	4dee8 <fputs@plt+0x3ce44>
   4c220:	mov	r2, r6
   4c224:	mov	r0, r4
   4c228:	ldr	r1, [r7, #-20]	; 0xffffffec
   4c22c:	bl	4c4b0 <fputs@plt+0x3b40c>
   4c230:	mov	r0, r5
   4c234:	ldr	r1, [sp, #20]
   4c238:	bl	26c6c <fputs@plt+0x15bc8>
   4c23c:	mov	r0, r4
   4c240:	bl	1933c <fputs@plt+0x8298>
   4c244:	mov	r0, r5
   4c248:	ldr	r1, [sp, #24]
   4c24c:	bl	14554 <fputs@plt+0x34b0>
   4c250:	mov	r3, r9
   4c254:	b	4b850 <fputs@plt+0x3a7ac>
   4c258:	mov	r3, r6
   4c25c:	mov	r1, #25
   4c260:	mov	r0, r5
   4c264:	bl	26ab4 <fputs@plt+0x15a10>
   4c268:	b	4b89c <fputs@plt+0x3a7f8>
   4c26c:	ldr	r8, [r0, #420]	; 0x1a4
   4c270:	cmp	r8, #0
   4c274:	bne	4c28c <fputs@plt+0x3b1e8>
   4c278:	ldr	r1, [pc, #104]	; 4c2e8 <fputs@plt+0x3b244>
   4c27c:	bl	2f1dc <fputs@plt+0x1e138>
   4c280:	mov	r0, r8
   4c284:	add	sp, sp, #140	; 0x8c
   4c288:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c28c:	ldrb	r3, [r1, #1]
   4c290:	cmp	r3, #2
   4c294:	bne	4c29c <fputs@plt+0x3b1f8>
   4c298:	bl	14fd4 <fputs@plt+0x3f30>
   4c29c:	ldrb	r1, [r7, #1]
   4c2a0:	mov	r2, #0
   4c2a4:	ldr	r3, [r7, #8]
   4c2a8:	cmp	r1, #4
   4c2ac:	bne	4c2c4 <fputs@plt+0x3b220>
   4c2b0:	strd	r2, [sp]
   4c2b4:	mov	r3, r1
   4c2b8:	mov	r1, #21
   4c2bc:	str	r2, [sp, #8]
   4c2c0:	b	4bb50 <fputs@plt+0x3aaac>
   4c2c4:	mov	r0, r4
   4c2c8:	str	r2, [sp]
   4c2cc:	str	r2, [sp, #4]
   4c2d0:	mov	r2, r1
   4c2d4:	movw	r1, #1811	; 0x713
   4c2d8:	bl	266c8 <fputs@plt+0x15624>
   4c2dc:	b	4baec <fputs@plt+0x3aa48>
   4c2e0:	andeq	r6, r7, fp, ror #6
   4c2e4:	andeq	r6, r7, r1, asr r3
   4c2e8:	andeq	r6, r7, r2, lsl #7
   4c2ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c2f0:	mov	fp, r1
   4c2f4:	sub	sp, sp, #20
   4c2f8:	mov	r4, r2
   4c2fc:	ldr	r9, [r1]
   4c300:	ldr	r5, [sp, #56]	; 0x38
   4c304:	ldr	r6, [sp, #60]	; 0x3c
   4c308:	ldrb	r1, [r9]
   4c30c:	cmp	r1, #73	; 0x49
   4c310:	cmpne	r1, #79	; 0x4f
   4c314:	moveq	r2, #1
   4c318:	movne	r2, #0
   4c31c:	bne	4c348 <fputs@plt+0x3b2a4>
   4c320:	mov	r2, r6
   4c324:	ldr	r1, [r9, #16]
   4c328:	bl	4b6a4 <fputs@plt+0x3a600>
   4c32c:	mov	r6, r0
   4c330:	mov	r0, r4
   4c334:	mov	r1, fp
   4c338:	bl	156f4 <fputs@plt+0x4650>
   4c33c:	mov	r0, r6
   4c340:	add	sp, sp, #20
   4c344:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c348:	cmp	r1, #76	; 0x4c
   4c34c:	mov	sl, r0
   4c350:	ldr	r8, [r0, #8]
   4c354:	bne	4c36c <fputs@plt+0x3b2c8>
   4c358:	mov	r3, r6
   4c35c:	mov	r1, #25
   4c360:	mov	r0, r8
   4c364:	bl	26ab4 <fputs@plt+0x15a10>
   4c368:	b	4c330 <fputs@plt+0x3b28c>
   4c36c:	ldr	r7, [r4, #64]	; 0x40
   4c370:	ldr	r2, [r7, #36]	; 0x24
   4c374:	tst	r2, #1024	; 0x400
   4c378:	bne	4c39c <fputs@plt+0x3b2f8>
   4c37c:	ldr	r2, [r7, #28]
   4c380:	cmp	r2, #0
   4c384:	beq	4c39c <fputs@plt+0x3b2f8>
   4c388:	ldr	r2, [r2, #28]
   4c38c:	ldrb	r3, [r2, r3]
   4c390:	cmp	r3, #0
   4c394:	clzne	r5, r5
   4c398:	lsrne	r5, r5, #5
   4c39c:	mov	r1, r9
   4c3a0:	mov	r3, #0
   4c3a4:	mov	r2, #4
   4c3a8:	mov	r0, sl
   4c3ac:	bl	4b2e0 <fputs@plt+0x3a23c>
   4c3b0:	cmp	r0, #4
   4c3b4:	ldr	r9, [r9, #28]
   4c3b8:	mov	r3, #0
   4c3bc:	clzeq	r5, r5
   4c3c0:	str	r0, [sp, #12]
   4c3c4:	mov	r0, r8
   4c3c8:	lsreq	r5, r5, #5
   4c3cc:	cmp	r5, #0
   4c3d0:	movne	r1, #105	; 0x69
   4c3d4:	moveq	r1, #108	; 0x6c
   4c3d8:	mov	r2, r9
   4c3dc:	bl	26ab4 <fputs@plt+0x15a10>
   4c3e0:	ldr	r3, [r7, #36]	; 0x24
   4c3e4:	orr	r3, r3, #2048	; 0x800
   4c3e8:	str	r3, [r7, #36]	; 0x24
   4c3ec:	ldr	r3, [r4, #56]	; 0x38
   4c3f0:	cmp	r3, #0
   4c3f4:	bne	4c404 <fputs@plt+0x3b360>
   4c3f8:	ldr	r0, [r8, #24]
   4c3fc:	bl	2644c <fputs@plt+0x153a8>
   4c400:	str	r0, [r4, #16]
   4c404:	ldr	r2, [r4, #56]	; 0x38
   4c408:	mov	r7, #12
   4c40c:	mov	r3, #0
   4c410:	ldr	r0, [sl]
   4c414:	ldr	r1, [r4, #60]	; 0x3c
   4c418:	add	r2, r2, #1
   4c41c:	str	r2, [r4, #56]	; 0x38
   4c420:	mul	r2, r7, r2
   4c424:	bl	24b78 <fputs@plt+0x13ad4>
   4c428:	cmp	r0, #0
   4c42c:	str	r0, [r4, #60]	; 0x3c
   4c430:	streq	r0, [r4, #56]	; 0x38
   4c434:	beq	4c330 <fputs@plt+0x3b28c>
   4c438:	ldr	r3, [r4, #56]	; 0x38
   4c43c:	mul	r7, r7, r3
   4c440:	ldr	r3, [sp, #12]
   4c444:	sub	r7, r7, #12
   4c448:	add	sl, r0, r7
   4c44c:	cmp	r3, #1
   4c450:	str	r9, [r0, r7]
   4c454:	bne	4c494 <fputs@plt+0x3b3f0>
   4c458:	mov	r3, r6
   4c45c:	mov	r2, r9
   4c460:	mov	r1, #103	; 0x67
   4c464:	mov	r0, r8
   4c468:	bl	26ab4 <fputs@plt+0x15a10>
   4c46c:	cmp	r5, #0
   4c470:	mov	r2, r6
   4c474:	str	r0, [sl, #4]
   4c478:	movne	r3, #4
   4c47c:	moveq	r3, #5
   4c480:	mov	r1, #76	; 0x4c
   4c484:	mov	r0, r8
   4c488:	strb	r3, [sl, #8]
   4c48c:	bl	26a50 <fputs@plt+0x159ac>
   4c490:	b	4c330 <fputs@plt+0x3b28c>
   4c494:	mov	r3, #0
   4c498:	mov	r2, r9
   4c49c:	str	r6, [sp]
   4c4a0:	mov	r1, #47	; 0x2f
   4c4a4:	mov	r0, r8
   4c4a8:	bl	2654c <fputs@plt+0x154a8>
   4c4ac:	b	4c46c <fputs@plt+0x3b3c8>
   4c4b0:	cmp	r1, #0
   4c4b4:	mov	r3, r2
   4c4b8:	beq	4c4d4 <fputs@plt+0x3b430>
   4c4bc:	ldrb	r2, [r1]
   4c4c0:	cmp	r2, #157	; 0x9d
   4c4c4:	ldreq	r2, [r1, #28]
   4c4c8:	moveq	r1, #30
   4c4cc:	ldreq	r0, [r0, #8]
   4c4d0:	beq	4c50c <fputs@plt+0x3b468>
   4c4d4:	push	{r4, r5, r6, lr}
   4c4d8:	mov	r2, r3
   4c4dc:	mov	r4, r3
   4c4e0:	mov	r5, r0
   4c4e4:	bl	4b6a4 <fputs@plt+0x3a600>
   4c4e8:	cmp	r4, r0
   4c4ec:	mov	r2, r0
   4c4f0:	popeq	{r4, r5, r6, pc}
   4c4f4:	ldr	r0, [r5, #8]
   4c4f8:	cmp	r0, #0
   4c4fc:	popeq	{r4, r5, r6, pc}
   4c500:	mov	r3, r4
   4c504:	pop	{r4, r5, r6, lr}
   4c508:	mov	r1, #31
   4c50c:	b	26ab4 <fputs@plt+0x15a10>
   4c510:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   4c514:	ldr	r3, [r1, #12]
   4c518:	cmp	r3, #0
   4c51c:	bne	4c5e8 <fputs@plt+0x3b544>
   4c520:	mov	r4, r1
   4c524:	mov	r8, r2
   4c528:	bl	1c2ec <fputs@plt+0xb248>
   4c52c:	ldr	r3, [r4, #56]	; 0x38
   4c530:	cmp	r3, #0
   4c534:	beq	4c5e8 <fputs@plt+0x3b544>
   4c538:	ldr	r5, [r0, #76]	; 0x4c
   4c53c:	mov	r6, r0
   4c540:	add	r5, r5, #1
   4c544:	str	r5, [r0, #76]	; 0x4c
   4c548:	str	r5, [r4, #12]
   4c54c:	bl	265dc <fputs@plt+0x15538>
   4c550:	mov	r7, r0
   4c554:	add	r1, sp, #12
   4c558:	ldr	r0, [r4, #56]	; 0x38
   4c55c:	bl	18fe4 <fputs@plt+0x7f40>
   4c560:	cmp	r0, #0
   4c564:	beq	4c61c <fputs@plt+0x3b578>
   4c568:	mov	r3, r5
   4c56c:	mov	r1, #22
   4c570:	ldr	r2, [sp, #12]
   4c574:	mov	r0, r7
   4c578:	bl	26ab4 <fputs@plt+0x15a10>
   4c57c:	ldr	r0, [sp, #12]
   4c580:	cmp	r0, #0
   4c584:	bne	4c5f0 <fputs@plt+0x3b54c>
   4c588:	mov	r1, r8
   4c58c:	mov	r0, r7
   4c590:	bl	26c6c <fputs@plt+0x15bc8>
   4c594:	ldr	r1, [r4, #60]	; 0x3c
   4c598:	cmp	r1, #0
   4c59c:	beq	4c5e8 <fputs@plt+0x3b544>
   4c5a0:	ldr	r3, [r6, #76]	; 0x4c
   4c5a4:	mov	r0, r6
   4c5a8:	add	r8, r3, #1
   4c5ac:	mov	r2, r8
   4c5b0:	str	r8, [r4, #16]
   4c5b4:	add	r4, r3, #2
   4c5b8:	str	r4, [r6, #76]	; 0x4c
   4c5bc:	bl	4c4b0 <fputs@plt+0x3b40c>
   4c5c0:	mov	r2, r8
   4c5c4:	mov	r1, #38	; 0x26
   4c5c8:	mov	r0, r7
   4c5cc:	bl	26a50 <fputs@plt+0x159ac>
   4c5d0:	mov	r3, r4
   4c5d4:	mov	r2, r5
   4c5d8:	str	r8, [sp]
   4c5dc:	mov	r1, #139	; 0x8b
   4c5e0:	mov	r0, r7
   4c5e4:	bl	2654c <fputs@plt+0x154a8>
   4c5e8:	add	sp, sp, #16
   4c5ec:	pop	{r4, r5, r6, r7, r8, pc}
   4c5f0:	blt	4c594 <fputs@plt+0x3b4f0>
   4c5f4:	asr	r1, r0, #31
   4c5f8:	bl	13068 <fputs@plt+0x1fc4>
   4c5fc:	ldrsh	r3, [r4, #6]
   4c600:	cmp	r3, r0
   4c604:	ble	4c594 <fputs@plt+0x3b4f0>
   4c608:	ldr	r3, [r4, #8]
   4c60c:	strh	r0, [r4, #6]
   4c610:	orr	r3, r3, #16384	; 0x4000
   4c614:	str	r3, [r4, #8]
   4c618:	b	4c594 <fputs@plt+0x3b4f0>
   4c61c:	mov	r2, r5
   4c620:	mov	r0, r6
   4c624:	ldr	r1, [r4, #56]	; 0x38
   4c628:	bl	4c4b0 <fputs@plt+0x3b40c>
   4c62c:	mov	r2, r5
   4c630:	mov	r1, #38	; 0x26
   4c634:	mov	r0, r7
   4c638:	bl	26a50 <fputs@plt+0x159ac>
   4c63c:	mov	r3, r8
   4c640:	mov	r2, r5
   4c644:	mov	r1, #46	; 0x2e
   4c648:	mov	r0, r7
   4c64c:	bl	26ab4 <fputs@plt+0x15a10>
   4c650:	b	4c594 <fputs@plt+0x3b4f0>
   4c654:	push	{r4, r5, r6, r7, r8, lr}
   4c658:	mov	r6, r0
   4c65c:	mov	r7, r2
   4c660:	mov	r2, #0
   4c664:	ldr	r4, [r0]
   4c668:	mov	r0, r4
   4c66c:	bl	20308 <fputs@plt+0xf264>
   4c670:	ldrb	r3, [r4, #69]	; 0x45
   4c674:	mov	r5, r0
   4c678:	cmp	r3, #0
   4c67c:	bne	4c690 <fputs@plt+0x3b5ec>
   4c680:	mov	r1, r0
   4c684:	mov	r2, r7
   4c688:	mov	r0, r6
   4c68c:	bl	4c4b0 <fputs@plt+0x3b40c>
   4c690:	mov	r1, r5
   4c694:	mov	r0, r4
   4c698:	pop	{r4, r5, r6, r7, r8, lr}
   4c69c:	b	1f4b0 <fputs@plt+0xe40c>
   4c6a0:	push	{r4, r5, r6, r7, r8, r9, lr}
   4c6a4:	sub	sp, sp, #52	; 0x34
   4c6a8:	mov	r4, r0
   4c6ac:	mov	r9, r1
   4c6b0:	mov	r8, r2
   4c6b4:	mov	r1, #0
   4c6b8:	mov	r2, #28
   4c6bc:	ldr	r7, [r0]
   4c6c0:	add	r0, sp, #20
   4c6c4:	mov	r5, r3
   4c6c8:	bl	10e88 <memset@plt>
   4c6cc:	add	r0, sp, #16
   4c6d0:	ldr	r1, [sp, #80]	; 0x50
   4c6d4:	str	r4, [sp, #16]
   4c6d8:	bl	2f7d0 <fputs@plt+0x1e72c>
   4c6dc:	cmp	r0, #0
   4c6e0:	bne	4c768 <fputs@plt+0x3b6c4>
   4c6e4:	add	r0, sp, #16
   4c6e8:	ldr	r1, [sp, #84]	; 0x54
   4c6ec:	bl	2f7d0 <fputs@plt+0x1e72c>
   4c6f0:	cmp	r0, #0
   4c6f4:	bne	4c768 <fputs@plt+0x3b6c4>
   4c6f8:	add	r0, sp, #16
   4c6fc:	ldr	r1, [sp, #88]	; 0x58
   4c700:	bl	2f7d0 <fputs@plt+0x1e72c>
   4c704:	cmp	r0, #0
   4c708:	bne	4c768 <fputs@plt+0x3b6c4>
   4c70c:	cmp	r5, #0
   4c710:	bne	4c794 <fputs@plt+0x3b6f0>
   4c714:	mov	r0, r4
   4c718:	bl	265dc <fputs@plt+0x15538>
   4c71c:	mov	r6, r0
   4c720:	mov	r1, #4
   4c724:	mov	r0, r4
   4c728:	bl	14a00 <fputs@plt+0x395c>
   4c72c:	mov	r5, r0
   4c730:	mov	r2, r0
   4c734:	ldr	r1, [sp, #80]	; 0x50
   4c738:	mov	r0, r4
   4c73c:	bl	4c4b0 <fputs@plt+0x3b40c>
   4c740:	add	r2, r5, #1
   4c744:	mov	r0, r4
   4c748:	ldr	r1, [sp, #84]	; 0x54
   4c74c:	bl	4c4b0 <fputs@plt+0x3b40c>
   4c750:	add	r2, r5, #2
   4c754:	mov	r0, r4
   4c758:	ldr	r1, [sp, #88]	; 0x58
   4c75c:	bl	4c4b0 <fputs@plt+0x3b40c>
   4c760:	cmp	r6, #0
   4c764:	bne	4c7c4 <fputs@plt+0x3b720>
   4c768:	mov	r0, r7
   4c76c:	ldr	r1, [sp, #80]	; 0x50
   4c770:	bl	1f4b0 <fputs@plt+0xe40c>
   4c774:	mov	r0, r7
   4c778:	ldr	r1, [sp, #84]	; 0x54
   4c77c:	bl	1f4b0 <fputs@plt+0xe40c>
   4c780:	ldr	r1, [sp, #88]	; 0x58
   4c784:	mov	r0, r7
   4c788:	bl	1f4b0 <fputs@plt+0xe40c>
   4c78c:	add	sp, sp, #52	; 0x34
   4c790:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4c794:	ldrb	r3, [r5]
   4c798:	mov	r1, r9
   4c79c:	cmp	r3, #97	; 0x61
   4c7a0:	mov	r3, #0
   4c7a4:	ldreq	r2, [r5, #8]
   4c7a8:	movne	r2, r0
   4c7ac:	str	r0, [sp]
   4c7b0:	mov	r0, r4
   4c7b4:	bl	2f298 <fputs@plt+0x1e1f4>
   4c7b8:	cmp	r0, #0
   4c7bc:	beq	4c714 <fputs@plt+0x3b670>
   4c7c0:	b	4c768 <fputs@plt+0x3b6c4>
   4c7c4:	ldrsb	r3, [r8]
   4c7c8:	add	r5, r5, #3
   4c7cc:	mvn	r2, #4
   4c7d0:	mov	r1, #35	; 0x23
   4c7d4:	mov	r0, r6
   4c7d8:	stm	sp, {r5, r8}
   4c7dc:	str	r2, [sp, #8]
   4c7e0:	mov	r2, #0
   4c7e4:	sub	r3, r5, r3
   4c7e8:	bl	2666c <fputs@plt+0x155c8>
   4c7ec:	ldrb	r1, [r8]
   4c7f0:	mov	r0, r6
   4c7f4:	bl	18814 <fputs@plt+0x7770>
   4c7f8:	sub	r2, r9, #24
   4c7fc:	mov	r1, #147	; 0x93
   4c800:	clz	r2, r2
   4c804:	mov	r0, r6
   4c808:	lsr	r2, r2, #5
   4c80c:	bl	26a50 <fputs@plt+0x159ac>
   4c810:	b	4c768 <fputs@plt+0x3b6c4>
   4c814:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c818:	sub	sp, sp, #28
   4c81c:	mov	r7, r0
   4c820:	mov	sl, r1
   4c824:	mov	r4, #0
   4c828:	ldrb	r6, [sp, #64]	; 0x40
   4c82c:	strd	r2, [sp, #8]
   4c830:	ldrb	r3, [r0, #23]
   4c834:	ldr	fp, [r1]
   4c838:	tst	r6, #1
   4c83c:	movne	r8, #30
   4c840:	moveq	r8, #31
   4c844:	ldr	r9, [r0, #8]
   4c848:	cmp	r3, #0
   4c84c:	ldr	r3, [r1, #4]
   4c850:	andeq	r6, r6, #253	; 0xfd
   4c854:	str	r3, [sp, #4]
   4c858:	and	r3, r6, #4
   4c85c:	str	r3, [sp, #16]
   4c860:	cmp	r4, fp
   4c864:	blt	4c874 <fputs@plt+0x3b7d0>
   4c868:	mov	r0, fp
   4c86c:	add	sp, sp, #28
   4c870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c874:	ldr	r3, [sp, #8]
   4c878:	add	r5, r3, r4
   4c87c:	ldr	r3, [sp, #16]
   4c880:	cmp	r3, #0
   4c884:	beq	4c8c0 <fputs@plt+0x3b81c>
   4c888:	ldr	r3, [sl, #4]
   4c88c:	mov	r2, #20
   4c890:	mla	r3, r2, r4, r3
   4c894:	ldrh	r2, [r3, #16]
   4c898:	cmp	r2, #0
   4c89c:	beq	4c8c0 <fputs@plt+0x3b81c>
   4c8a0:	ldr	r3, [sp, #12]
   4c8a4:	add	r2, r2, r3
   4c8a8:	mov	r3, r5
   4c8ac:	sub	r2, r2, #1
   4c8b0:	mov	r1, r8
   4c8b4:	mov	r0, r9
   4c8b8:	bl	26ab4 <fputs@plt+0x15a10>
   4c8bc:	b	4c900 <fputs@plt+0x3b85c>
   4c8c0:	mov	r3, #20
   4c8c4:	ldr	r2, [sp, #4]
   4c8c8:	tst	r6, #2
   4c8cc:	mul	r3, r3, r4
   4c8d0:	ldr	r1, [r2, r3]
   4c8d4:	beq	4c908 <fputs@plt+0x3b864>
   4c8d8:	mov	r0, r1
   4c8dc:	str	r1, [sp, #20]
   4c8e0:	bl	18cf4 <fputs@plt+0x7c50>
   4c8e4:	cmp	r0, #0
   4c8e8:	ldr	r1, [sp, #20]
   4c8ec:	beq	4c908 <fputs@plt+0x3b864>
   4c8f0:	mov	r3, #0
   4c8f4:	mov	r2, r5
   4c8f8:	mov	r0, r7
   4c8fc:	bl	27e9c <fputs@plt+0x16df8>
   4c900:	add	r4, r4, #1
   4c904:	b	4c860 <fputs@plt+0x3b7bc>
   4c908:	mov	r2, r5
   4c90c:	mov	r0, r7
   4c910:	bl	4b6a4 <fputs@plt+0x3a600>
   4c914:	cmp	r0, r5
   4c918:	mov	r2, r0
   4c91c:	beq	4c900 <fputs@plt+0x3b85c>
   4c920:	cmp	r8, #30
   4c924:	bne	4c974 <fputs@plt+0x3b8d0>
   4c928:	mvn	r1, #0
   4c92c:	mov	r0, r9
   4c930:	bl	1457c <fputs@plt+0x34d8>
   4c934:	ldrb	r3, [r0]
   4c938:	cmp	r3, #30
   4c93c:	bne	4c974 <fputs@plt+0x3b8d0>
   4c940:	ldr	r1, [r0, #4]
   4c944:	ldr	r3, [r0, #12]
   4c948:	add	r1, r3, r1
   4c94c:	add	r1, r1, #1
   4c950:	cmp	r1, r2
   4c954:	bne	4c974 <fputs@plt+0x3b8d0>
   4c958:	ldr	r1, [r0, #8]
   4c95c:	add	r1, r3, r1
   4c960:	add	r1, r1, #1
   4c964:	cmp	r1, r5
   4c968:	addeq	r3, r3, #1
   4c96c:	streq	r3, [r0, #12]
   4c970:	beq	4c900 <fputs@plt+0x3b85c>
   4c974:	mov	r3, r5
   4c978:	b	4c8b0 <fputs@plt+0x3b80c>
   4c97c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c980:	mov	r3, #1
   4c984:	sub	sp, sp, #36	; 0x24
   4c988:	mov	r4, #0
   4c98c:	mov	r5, r0
   4c990:	mov	r8, r1
   4c994:	ldr	r6, [r1, #40]	; 0x28
   4c998:	str	r4, [sp, #20]
   4c99c:	str	r3, [sp, #24]
   4c9a0:	ldr	r7, [r0, #8]
   4c9a4:	strb	r3, [r1]
   4c9a8:	add	r6, r6, #16
   4c9ac:	ldr	r2, [sp, #20]
   4c9b0:	ldr	r3, [r8, #44]	; 0x2c
   4c9b4:	cmp	r3, r2
   4c9b8:	bgt	4ca20 <fputs@plt+0x3b97c>
   4c9bc:	cmp	r4, #0
   4c9c0:	beq	4c9d8 <fputs@plt+0x3b934>
   4c9c4:	mov	r2, r4
   4c9c8:	mov	r1, #45	; 0x2d
   4c9cc:	mov	r0, r7
   4c9d0:	bl	26a50 <fputs@plt+0x159ac>
   4c9d4:	mov	r4, r0
   4c9d8:	mov	r0, r5
   4c9dc:	mov	r9, #0
   4c9e0:	bl	1c2ec <fputs@plt+0xb248>
   4c9e4:	ldr	r6, [r8, #28]
   4c9e8:	ldr	r3, [r8, #36]	; 0x24
   4c9ec:	cmp	r3, r9
   4c9f0:	bgt	4cbcc <fputs@plt+0x3bb28>
   4c9f4:	mov	r3, #0
   4c9f8:	mov	r0, r5
   4c9fc:	strb	r3, [r8]
   4ca00:	bl	1c2ec <fputs@plt+0xb248>
   4ca04:	cmp	r4, #0
   4ca08:	beq	4cbe8 <fputs@plt+0x3bb44>
   4ca0c:	mov	r1, r4
   4ca10:	mov	r0, r7
   4ca14:	add	sp, sp, #36	; 0x24
   4ca18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ca1c:	b	1b664 <fputs@plt+0xa5c0>
   4ca20:	ldr	r3, [r6, #-16]
   4ca24:	ldr	fp, [r3, #20]
   4ca28:	cmp	fp, #0
   4ca2c:	moveq	r9, fp
   4ca30:	moveq	sl, fp
   4ca34:	beq	4ca68 <fputs@plt+0x3b9c4>
   4ca38:	ldr	sl, [fp]
   4ca3c:	mov	r0, r5
   4ca40:	mov	r1, sl
   4ca44:	bl	14a00 <fputs@plt+0x395c>
   4ca48:	ldr	r3, [sp, #24]
   4ca4c:	mov	r9, r0
   4ca50:	mov	r2, r0
   4ca54:	mov	r1, fp
   4ca58:	mov	r0, r5
   4ca5c:	str	r3, [sp]
   4ca60:	mov	r3, #0
   4ca64:	bl	4c814 <fputs@plt+0x3b770>
   4ca68:	ldr	r3, [r6, #-4]
   4ca6c:	cmp	r3, #0
   4ca70:	movlt	r3, #0
   4ca74:	strlt	r3, [sp, #16]
   4ca78:	blt	4caa0 <fputs@plt+0x3b9fc>
   4ca7c:	ldr	r0, [r7, #24]
   4ca80:	bl	2644c <fputs@plt+0x153a8>
   4ca84:	mov	r2, r0
   4ca88:	mov	r3, #1
   4ca8c:	str	r9, [sp]
   4ca90:	str	r0, [sp, #16]
   4ca94:	mov	r0, r5
   4ca98:	ldr	r1, [r6, #-4]
   4ca9c:	bl	27018 <fputs@plt+0x15f74>
   4caa0:	ldr	r3, [r6, #-12]
   4caa4:	ldrh	r3, [r3, #2]
   4caa8:	tst	r3, #32
   4caac:	beq	4cb24 <fputs@plt+0x3ba80>
   4cab0:	ldr	r2, [fp, #4]
   4cab4:	mov	fp, #0
   4cab8:	mov	r3, #20
   4cabc:	mov	r0, fp
   4cac0:	cmp	sl, fp
   4cac4:	movle	r1, #0
   4cac8:	movgt	r1, #1
   4cacc:	cmp	r0, #0
   4cad0:	movne	r1, #0
   4cad4:	cmp	r1, #0
   4cad8:	bne	4cba8 <fputs@plt+0x3bb04>
   4cadc:	cmp	r0, #0
   4cae0:	ldreq	r3, [r5]
   4cae4:	ldreq	r0, [r3, #8]
   4cae8:	cmp	r4, #0
   4caec:	bne	4cb04 <fputs@plt+0x3ba60>
   4caf0:	ldr	r4, [r8, #36]	; 0x24
   4caf4:	cmp	r4, #0
   4caf8:	ldrne	r4, [r5, #76]	; 0x4c
   4cafc:	addne	r4, r4, #1
   4cb00:	strne	r4, [r5, #76]	; 0x4c
   4cb04:	mvn	r3, #3
   4cb08:	mov	r2, r4
   4cb0c:	mov	r1, #34	; 0x22
   4cb10:	stmib	sp, {r0, r3}
   4cb14:	mov	r3, #0
   4cb18:	mov	r0, r7
   4cb1c:	str	r3, [sp]
   4cb20:	bl	2666c <fputs@plt+0x155c8>
   4cb24:	mvn	r3, #4
   4cb28:	mov	r2, #0
   4cb2c:	mov	r1, #143	; 0x8f
   4cb30:	mov	r0, r7
   4cb34:	str	r3, [sp, #8]
   4cb38:	ldr	r3, [r6, #-12]
   4cb3c:	str	r3, [sp, #4]
   4cb40:	ldr	r3, [r6, #-8]
   4cb44:	str	r3, [sp]
   4cb48:	mov	r3, r9
   4cb4c:	bl	2666c <fputs@plt+0x155c8>
   4cb50:	uxtb	r1, sl
   4cb54:	mov	r0, r7
   4cb58:	bl	18814 <fputs@plt+0x7770>
   4cb5c:	mov	r2, sl
   4cb60:	mov	r1, r9
   4cb64:	mov	r0, r5
   4cb68:	bl	1c498 <fputs@plt+0xb3f4>
   4cb6c:	mov	r2, sl
   4cb70:	bl	1c510 <fputs@plt+0xb46c>
   4cb74:	ldr	r3, [sp, #16]
   4cb78:	cmp	r3, #0
   4cb7c:	beq	4cb94 <fputs@plt+0x3baf0>
   4cb80:	mov	r0, r7
   4cb84:	mov	r1, r3
   4cb88:	bl	14554 <fputs@plt+0x34b0>
   4cb8c:	mov	r0, r5
   4cb90:	bl	1c2ec <fputs@plt+0xb248>
   4cb94:	ldr	r3, [sp, #20]
   4cb98:	add	r6, r6, #16
   4cb9c:	add	r3, r3, #1
   4cba0:	str	r3, [sp, #20]
   4cba4:	b	4c9ac <fputs@plt+0x3b908>
   4cba8:	mul	r1, r3, fp
   4cbac:	mov	r0, r5
   4cbb0:	add	fp, fp, #1
   4cbb4:	str	r2, [sp, #28]
   4cbb8:	ldr	r1, [r2, r1]
   4cbbc:	bl	31fa8 <fputs@plt+0x20f04>
   4cbc0:	mov	r3, #20
   4cbc4:	ldr	r2, [sp, #28]
   4cbc8:	b	4cac0 <fputs@plt+0x3ba1c>
   4cbcc:	mov	r0, r5
   4cbd0:	ldr	r2, [r6, #16]
   4cbd4:	add	r9, r9, #1
   4cbd8:	add	r6, r6, #24
   4cbdc:	ldr	r1, [r6, #-4]
   4cbe0:	bl	4c4b0 <fputs@plt+0x3b40c>
   4cbe4:	b	4c9e8 <fputs@plt+0x3b944>
   4cbe8:	add	sp, sp, #36	; 0x24
   4cbec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cbf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cbf4:	sub	sp, sp, #44	; 0x2c
   4cbf8:	mov	r5, r1
   4cbfc:	mov	r8, r3
   4cc00:	mov	r6, r0
   4cc04:	ldrb	r7, [r1, #28]
   4cc08:	add	r1, sp, #80	; 0x50
   4cc0c:	ldm	r1, {r1, r3, r9}
   4cc10:	ldr	r4, [r0, #8]
   4cc14:	str	r3, [sp, #28]
   4cc18:	and	r3, r7, #1
   4cc1c:	mvn	r7, r7
   4cc20:	cmp	r9, #0
   4cc24:	str	r3, [sp, #32]
   4cc28:	and	r3, r7, #1
   4cc2c:	str	r3, [sp, #16]
   4cc30:	ldr	r3, [r5]
   4cc34:	str	r1, [sp, #36]	; 0x24
   4cc38:	ldr	fp, [r3]
   4cc3c:	ldr	r3, [sp, #16]
   4cc40:	add	r7, r3, fp
   4cc44:	ldr	r3, [sp, #28]
   4cc48:	add	r7, r7, r3
   4cc4c:	ldr	r3, [r0, #76]	; 0x4c
   4cc50:	add	r0, r3, #1
   4cc54:	addeq	sl, r3, #2
   4cc58:	subne	r3, r8, fp
   4cc5c:	str	r0, [sp, #24]
   4cc60:	str	r0, [r6, #76]	; 0x4c
   4cc64:	ldr	r0, [r5, #4]
   4cc68:	ldreq	r3, [sp, #24]
   4cc6c:	str	r0, [sp, #20]
   4cc70:	ldrne	r0, [sp, #16]
   4cc74:	addeq	r3, r3, r7
   4cc78:	streq	r3, [r6, #76]	; 0x4c
   4cc7c:	subne	sl, r3, r0
   4cc80:	ldr	r3, [r2, #16]
   4cc84:	ldr	r0, [r4, #24]
   4cc88:	cmp	r3, #0
   4cc8c:	ldreq	r3, [r2, #12]
   4cc90:	addne	r3, r3, #1
   4cc94:	str	r3, [sp, #12]
   4cc98:	bl	2644c <fputs@plt+0x153a8>
   4cc9c:	ldr	r1, [sp, #36]	; 0x24
   4cca0:	mov	r3, #5
   4cca4:	mov	r2, sl
   4cca8:	str	r0, [r5, #24]
   4ccac:	mov	r0, r6
   4ccb0:	str	r3, [sp]
   4ccb4:	mov	r3, r1
   4ccb8:	ldr	r1, [r5]
   4ccbc:	bl	4c814 <fputs@plt+0x3b770>
   4ccc0:	ldr	r3, [sp, #32]
   4ccc4:	cmp	r3, #0
   4ccc8:	bne	4cce0 <fputs@plt+0x3bc3c>
   4cccc:	add	r3, sl, fp
   4ccd0:	mov	r1, #73	; 0x49
   4ccd4:	ldr	r2, [r5, #8]
   4ccd8:	mov	r0, r4
   4ccdc:	bl	26ab4 <fputs@plt+0x15a10>
   4cce0:	cmp	r9, #0
   4cce4:	bne	4cd04 <fputs@plt+0x3bc60>
   4cce8:	ldr	r1, [sp, #16]
   4ccec:	add	r2, sl, fp
   4ccf0:	mov	r0, r6
   4ccf4:	ldr	r3, [sp, #28]
   4ccf8:	add	r2, r2, r1
   4ccfc:	mov	r1, r8
   4cd00:	bl	26cf4 <fputs@plt+0x15c50>
   4cd04:	ldrd	r2, [sp, #20]
   4cd08:	mov	r1, #49	; 0x31
   4cd0c:	mov	r0, r4
   4cd10:	str	r3, [sp]
   4cd14:	add	r2, sl, r2
   4cd18:	ldr	r3, [sp, #20]
   4cd1c:	sub	r3, r7, r3
   4cd20:	bl	2654c <fputs@plt+0x154a8>
   4cd24:	ldr	r3, [sp, #20]
   4cd28:	cmp	r3, #0
   4cd2c:	ble	4cea8 <fputs@plt+0x3be04>
   4cd30:	ldr	r7, [r5, #4]
   4cd34:	mov	r0, r4
   4cd38:	ldr	r3, [r6, #76]	; 0x4c
   4cd3c:	add	r2, r3, #1
   4cd40:	add	r3, r3, r7
   4cd44:	str	r3, [r6, #76]	; 0x4c
   4cd48:	ldr	r3, [sp, #32]
   4cd4c:	str	r2, [sp, #36]	; 0x24
   4cd50:	cmp	r3, #0
   4cd54:	addeq	r2, sl, fp
   4cd58:	moveq	r1, #46	; 0x2e
   4cd5c:	ldrne	r2, [r5, #8]
   4cd60:	movne	r1, #59	; 0x3b
   4cd64:	bl	26a50 <fputs@plt+0x159ac>
   4cd68:	ldr	r3, [r5, #4]
   4cd6c:	mov	r1, #42	; 0x2a
   4cd70:	ldr	r2, [sp, #36]	; 0x24
   4cd74:	str	r3, [sp]
   4cd78:	mov	r3, sl
   4cd7c:	str	r0, [sp, #32]
   4cd80:	mov	r0, r4
   4cd84:	bl	2654c <fputs@plt+0x154a8>
   4cd88:	ldr	r3, [r6]
   4cd8c:	ldrb	r8, [r3, #69]	; 0x45
   4cd90:	cmp	r8, #0
   4cd94:	bne	4cf28 <fputs@plt+0x3be84>
   4cd98:	mov	r0, r4
   4cd9c:	ldr	r1, [r5, #20]
   4cda0:	sub	r7, fp, r7
   4cda4:	bl	1457c <fputs@plt+0x34d8>
   4cda8:	ldr	r3, [sp, #16]
   4cdac:	mov	r9, r0
   4cdb0:	mov	r1, r8
   4cdb4:	add	r7, r7, r3
   4cdb8:	ldr	r3, [sp, #28]
   4cdbc:	add	r7, r7, r3
   4cdc0:	str	r7, [r0, #8]
   4cdc4:	ldr	r7, [r0, #16]
   4cdc8:	ldrh	r2, [r7, #6]
   4cdcc:	ldr	r0, [r7, #16]
   4cdd0:	bl	10e88 <memset@plt>
   4cdd4:	mov	r2, r7
   4cdd8:	mvn	r3, #5
   4cddc:	mvn	r1, #0
   4cde0:	mov	r0, r4
   4cde4:	bl	22910 <fputs@plt+0x1186c>
   4cde8:	ldrh	r3, [r7, #8]
   4cdec:	mov	r0, r6
   4cdf0:	ldr	r1, [r5]
   4cdf4:	ldr	r2, [sp, #20]
   4cdf8:	sub	r3, r3, #1
   4cdfc:	bl	3378c <fputs@plt+0x226e8>
   4ce00:	str	r0, [r9, #16]
   4ce04:	mov	r3, r8
   4ce08:	mov	r1, #43	; 0x2b
   4ce0c:	ldr	r7, [r4, #32]
   4ce10:	mov	r0, r4
   4ce14:	add	r2, r7, #1
   4ce18:	str	r2, [sp]
   4ce1c:	bl	2654c <fputs@plt+0x154a8>
   4ce20:	ldr	r0, [r4, #24]
   4ce24:	bl	2644c <fputs@plt+0x153a8>
   4ce28:	ldr	r2, [r6, #76]	; 0x4c
   4ce2c:	mov	r3, r0
   4ce30:	mov	r1, #14
   4ce34:	mov	r0, r4
   4ce38:	str	r3, [r5, #16]
   4ce3c:	add	r2, r2, #1
   4ce40:	str	r2, [r6, #76]	; 0x4c
   4ce44:	str	r2, [r5, #12]
   4ce48:	bl	26ab4 <fputs@plt+0x15a10>
   4ce4c:	mov	r1, #120	; 0x78
   4ce50:	mov	r0, r4
   4ce54:	ldr	r2, [r5, #8]
   4ce58:	bl	26a50 <fputs@plt+0x159ac>
   4ce5c:	ldr	r3, [sp, #12]
   4ce60:	cmp	r3, #0
   4ce64:	beq	4ce7c <fputs@plt+0x3bdd8>
   4ce68:	mov	r1, #46	; 0x2e
   4ce6c:	mov	r0, r4
   4ce70:	ldr	r2, [sp, #12]
   4ce74:	ldr	r3, [r5, #24]
   4ce78:	bl	26ab4 <fputs@plt+0x15a10>
   4ce7c:	mov	r0, r4
   4ce80:	ldr	r1, [sp, #32]
   4ce84:	bl	1b664 <fputs@plt+0xa5c0>
   4ce88:	mov	r1, sl
   4ce8c:	mov	r0, r6
   4ce90:	ldr	r3, [r5, #4]
   4ce94:	ldr	r2, [sp, #36]	; 0x24
   4ce98:	bl	26cf4 <fputs@plt+0x15c50>
   4ce9c:	mov	r1, r7
   4cea0:	mov	r0, r4
   4cea4:	bl	1b664 <fputs@plt+0xa5c0>
   4cea8:	ldrb	r3, [r5, #28]
   4ceac:	mov	r0, r4
   4ceb0:	ldr	r2, [r5, #8]
   4ceb4:	tst	r3, #1
   4ceb8:	ldr	r3, [sp, #24]
   4cebc:	movne	r1, #109	; 0x6d
   4cec0:	moveq	r1, #110	; 0x6e
   4cec4:	bl	26ab4 <fputs@plt+0x15a10>
   4cec8:	ldr	r3, [sp, #12]
   4cecc:	cmp	r3, #0
   4ced0:	beq	4cf28 <fputs@plt+0x3be84>
   4ced4:	mov	r3, #1
   4ced8:	mov	r1, #140	; 0x8c
   4cedc:	ldr	r2, [sp, #12]
   4cee0:	mov	r0, r4
   4cee4:	str	r3, [sp]
   4cee8:	mov	r3, #0
   4ceec:	bl	2654c <fputs@plt+0x154a8>
   4cef0:	mov	r6, r0
   4cef4:	mov	r1, #105	; 0x69
   4cef8:	ldr	r2, [r5, #8]
   4cefc:	mov	r0, r4
   4cf00:	bl	26a50 <fputs@plt+0x159ac>
   4cf04:	ldr	r2, [r5, #8]
   4cf08:	mov	r1, #95	; 0x5f
   4cf0c:	mov	r0, r4
   4cf10:	bl	26a50 <fputs@plt+0x159ac>
   4cf14:	mov	r1, r6
   4cf18:	mov	r0, r4
   4cf1c:	add	sp, sp, #44	; 0x2c
   4cf20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cf24:	b	1b664 <fputs@plt+0xa5c0>
   4cf28:	add	sp, sp, #44	; 0x2c
   4cf2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cf30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cf34:	sub	sp, sp, #68	; 0x44
   4cf38:	mov	r5, r0
   4cf3c:	add	r7, sp, #104	; 0x68
   4cf40:	ldm	r7, {r7, r9, fp}
   4cf44:	str	r3, [sp, #48]	; 0x30
   4cf48:	ldr	r3, [sp, #116]	; 0x74
   4cf4c:	cmp	r9, #0
   4cf50:	str	r1, [sp, #28]
   4cf54:	str	r2, [sp, #40]	; 0x28
   4cf58:	streq	r9, [sp, #36]	; 0x24
   4cf5c:	ldr	r4, [r0, #8]
   4cf60:	str	r3, [sp, #44]	; 0x2c
   4cf64:	ldr	r3, [sp, #120]	; 0x78
   4cf68:	str	r3, [sp, #56]	; 0x38
   4cf6c:	ldrb	r3, [fp]
   4cf70:	str	r3, [sp, #24]
   4cf74:	ldr	r3, [fp, #4]
   4cf78:	str	r3, [sp, #20]
   4cf7c:	ldrbne	r3, [r9, #1]
   4cf80:	strne	r3, [sp, #36]	; 0x24
   4cf84:	cmp	r7, #0
   4cf88:	beq	4cf98 <fputs@plt+0x3bef4>
   4cf8c:	ldr	r3, [r7]
   4cf90:	cmp	r3, #0
   4cf94:	moveq	r7, #0
   4cf98:	ldr	r3, [sp, #36]	; 0x24
   4cf9c:	orrs	r3, r7, r3
   4cfa0:	bne	4cfb8 <fputs@plt+0x3bf14>
   4cfa4:	ldr	r3, [sp, #28]
   4cfa8:	mov	r0, r4
   4cfac:	ldr	r2, [sp, #44]	; 0x2c
   4cfb0:	ldr	r1, [r3, #16]
   4cfb4:	bl	26cc8 <fputs@plt+0x15c24>
   4cfb8:	ldr	sl, [fp, #8]
   4cfbc:	ldr	r3, [sp, #40]	; 0x28
   4cfc0:	cmp	sl, #0
   4cfc4:	ldr	r8, [r3]
   4cfc8:	ldr	r3, [r5, #76]	; 0x4c
   4cfcc:	bne	4d060 <fputs@plt+0x3bfbc>
   4cfd0:	cmp	r7, #0
   4cfd4:	beq	4cff4 <fputs@plt+0x3bf50>
   4cfd8:	ldr	r2, [r7]
   4cfdc:	ldr	sl, [r2]
   4cfe0:	ldrb	r2, [r7, #28]
   4cfe4:	tst	r2, #1
   4cfe8:	addeq	sl, sl, #1
   4cfec:	add	r3, sl, r3
   4cff0:	str	r3, [r5, #76]	; 0x4c
   4cff4:	ldr	r3, [r5, #76]	; 0x4c
   4cff8:	add	r2, r3, #1
   4cffc:	add	r3, r3, r8
   4d000:	str	r2, [fp, #8]
   4d004:	str	r3, [r5, #76]	; 0x4c
   4d008:	ldr	r3, [sp, #48]	; 0x30
   4d00c:	str	r8, [fp, #12]
   4d010:	ldr	r6, [fp, #8]
   4d014:	cmp	r3, #0
   4d018:	movge	r3, #0
   4d01c:	bge	4d0a0 <fputs@plt+0x3bffc>
   4d020:	ldr	r3, [sp, #24]
   4d024:	cmp	r3, #3
   4d028:	beq	4d718 <fputs@plt+0x3c674>
   4d02c:	ldr	r2, [sp, #24]
   4d030:	sub	r3, r3, #9
   4d034:	mov	r0, r5
   4d038:	ldr	r1, [sp, #40]	; 0x28
   4d03c:	cmp	r2, #13
   4d040:	cmpne	r3, #1
   4d044:	mov	r2, r6
   4d048:	movls	r3, #1
   4d04c:	movhi	r3, #0
   4d050:	str	r3, [sp]
   4d054:	mov	r3, #0
   4d058:	bl	4c814 <fputs@plt+0x3b770>
   4d05c:	b	4d0b0 <fputs@plt+0x3c00c>
   4d060:	add	r2, sl, r8
   4d064:	mov	sl, #0
   4d068:	cmp	r2, r3
   4d06c:	addgt	r3, r8, r3
   4d070:	strgt	r3, [r5, #76]	; 0x4c
   4d074:	b	4d008 <fputs@plt+0x3bf64>
   4d078:	ldr	r3, [sp, #32]
   4d07c:	mov	r1, #47	; 0x2f
   4d080:	mov	r0, r4
   4d084:	ldr	r2, [sp, #48]	; 0x30
   4d088:	add	r3, r3, r6
   4d08c:	str	r3, [sp]
   4d090:	ldr	r3, [sp, #32]
   4d094:	bl	2654c <fputs@plt+0x154a8>
   4d098:	ldr	r3, [sp, #32]
   4d09c:	add	r3, r3, #1
   4d0a0:	str	r3, [sp, #32]
   4d0a4:	ldr	r3, [sp, #32]
   4d0a8:	cmp	r3, r8
   4d0ac:	blt	4d078 <fputs@plt+0x3bfd4>
   4d0b0:	ldr	r3, [sp, #36]	; 0x24
   4d0b4:	cmp	r3, #0
   4d0b8:	beq	4d2b8 <fputs@plt+0x3c214>
   4d0bc:	ldrb	r3, [r9, #1]
   4d0c0:	cmp	r3, #1
   4d0c4:	beq	4d238 <fputs@plt+0x3c194>
   4d0c8:	cmp	r3, #2
   4d0cc:	bne	4d248 <fputs@plt+0x3c1a4>
   4d0d0:	ldr	r3, [r5, #76]	; 0x4c
   4d0d4:	mov	r0, r4
   4d0d8:	ldr	r1, [r9, #8]
   4d0dc:	add	r2, r3, #1
   4d0e0:	add	r3, r3, r8
   4d0e4:	str	r3, [r5, #76]	; 0x4c
   4d0e8:	str	r2, [sp, #32]
   4d0ec:	bl	22874 <fputs@plt+0x117d0>
   4d0f0:	mov	r0, r4
   4d0f4:	ldr	r1, [r9, #8]
   4d0f8:	mov	r9, #0
   4d0fc:	bl	1457c <fputs@plt+0x34d8>
   4d100:	mov	r3, #25
   4d104:	strb	r3, [r0]
   4d108:	mov	r3, #1
   4d10c:	str	r3, [r0, #4]
   4d110:	ldr	r3, [sp, #32]
   4d114:	str	r3, [r0, #8]
   4d118:	ldr	r3, [r4, #32]
   4d11c:	add	r3, r8, r3
   4d120:	str	r3, [sp, #48]	; 0x30
   4d124:	sub	r3, r8, #1
   4d128:	str	r3, [sp, #36]	; 0x24
   4d12c:	ldr	r3, [sp, #32]
   4d130:	str	r3, [sp, #60]	; 0x3c
   4d134:	cmp	r9, r8
   4d138:	blt	4d1c0 <fputs@plt+0x3c11c>
   4d13c:	ldr	r3, [sp, #36]	; 0x24
   4d140:	mov	r2, r6
   4d144:	mov	r1, #30
   4d148:	mov	r0, r4
   4d14c:	str	r3, [sp]
   4d150:	ldr	r3, [sp, #32]
   4d154:	bl	2654c <fputs@plt+0x154a8>
   4d158:	cmp	r7, #0
   4d15c:	bne	4d6cc <fputs@plt+0x3c628>
   4d160:	ldr	r3, [sp, #28]
   4d164:	mov	r0, r4
   4d168:	ldr	r2, [sp, #44]	; 0x2c
   4d16c:	ldr	r1, [r3, #16]
   4d170:	bl	26cc8 <fputs@plt+0x15c24>
   4d174:	ldr	r3, [sp, #24]
   4d178:	sub	r3, r3, #1
   4d17c:	cmp	r3, #13
   4d180:	ldrls	pc, [pc, r3, lsl #2]
   4d184:	b	4d4bc <fputs@plt+0x3c418>
   4d188:	andeq	sp, r4, r4, ror #4
   4d18c:	andeq	sp, r4, r4, lsl #6
   4d190:	andeq	sp, r4, r4, lsr #14
   4d194:			; <UNDEFINED> instruction: 0x0004d4bc
   4d198:	andeq	sp, r4, r0, lsr #6
   4d19c:	andeq	sp, r4, r0, lsr #6
   4d1a0:	andeq	sp, r4, r8, ror #10
   4d1a4:	andeq	sp, r4, r8, ror #10
   4d1a8:	andeq	sp, r4, r0, lsr #10
   4d1ac:			; <UNDEFINED> instruction: 0x0004d4bc
   4d1b0:	andeq	sp, r4, r0, lsr r4
   4d1b4:	andeq	sp, r4, r0, lsr #6
   4d1b8:	andeq	sp, r4, r0, lsr #10
   4d1bc:	andeq	sp, r4, r0, lsr #6
   4d1c0:	ldr	r3, [sp, #40]	; 0x28
   4d1c4:	mov	r0, r5
   4d1c8:	ldr	r2, [r3, #4]
   4d1cc:	mov	r3, #20
   4d1d0:	mul	r3, r3, r9
   4d1d4:	ldr	r1, [r2, r3]
   4d1d8:	bl	31fa8 <fputs@plt+0x20f04>
   4d1dc:	ldr	r1, [sp, #36]	; 0x24
   4d1e0:	add	r2, r6, r9
   4d1e4:	str	r0, [sp, #52]	; 0x34
   4d1e8:	mov	r0, r4
   4d1ec:	ldr	r3, [sp, #60]	; 0x3c
   4d1f0:	cmp	r9, r1
   4d1f4:	movlt	r1, #78	; 0x4e
   4d1f8:	movge	r1, #79	; 0x4f
   4d1fc:	add	r3, r3, r9
   4d200:	add	r9, r9, #1
   4d204:	str	r3, [sp]
   4d208:	ldrlt	r3, [sp, #48]	; 0x30
   4d20c:	ldrge	r3, [sp, #44]	; 0x2c
   4d210:	bl	2654c <fputs@plt+0x154a8>
   4d214:	mov	r0, r4
   4d218:	mvn	r3, #3
   4d21c:	ldr	r2, [sp, #52]	; 0x34
   4d220:	mvn	r1, #0
   4d224:	bl	22910 <fputs@plt+0x1186c>
   4d228:	mov	r1, #128	; 0x80
   4d22c:	mov	r0, r4
   4d230:	bl	18814 <fputs@plt+0x7770>
   4d234:	b	4d134 <fputs@plt+0x3c090>
   4d238:	mov	r0, r4
   4d23c:	ldr	r1, [r9, #8]
   4d240:	bl	22874 <fputs@plt+0x117d0>
   4d244:	b	4d158 <fputs@plt+0x3c0b4>
   4d248:	mov	r3, r8
   4d24c:	mov	r0, r5
   4d250:	str	r6, [sp]
   4d254:	ldr	r1, [r9, #4]
   4d258:	ldr	r2, [sp, #44]	; 0x2c
   4d25c:	bl	27018 <fputs@plt+0x15f74>
   4d260:	b	4d158 <fputs@plt+0x3c0b4>
   4d264:	mov	r0, r5
   4d268:	bl	149d0 <fputs@plt+0x392c>
   4d26c:	mov	r9, r0
   4d270:	mov	r3, r8
   4d274:	mov	r2, r6
   4d278:	mov	r1, #49	; 0x31
   4d27c:	mov	r0, r4
   4d280:	str	r9, [sp]
   4d284:	bl	2654c <fputs@plt+0x154a8>
   4d288:	mov	r1, #110	; 0x6e
   4d28c:	mov	r3, r9
   4d290:	ldr	r2, [sp, #20]
   4d294:	mov	r0, r4
   4d298:	bl	26ab4 <fputs@plt+0x15a10>
   4d29c:	mov	r1, r9
   4d2a0:	mov	r0, r5
   4d2a4:	bl	19530 <fputs@plt+0x848c>
   4d2a8:	cmp	r7, #0
   4d2ac:	beq	4d4bc <fputs@plt+0x3c418>
   4d2b0:	add	sp, sp, #68	; 0x44
   4d2b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d2b8:	ldr	r3, [sp, #24]
   4d2bc:	sub	r3, r3, #1
   4d2c0:	cmp	r3, #13
   4d2c4:	ldrls	pc, [pc, r3, lsl #2]
   4d2c8:	b	4d2a8 <fputs@plt+0x3c204>
   4d2cc:	andeq	sp, r4, r4, ror #4
   4d2d0:	andeq	sp, r4, r4, lsl #6
   4d2d4:	andeq	sp, r4, r4, lsr #14
   4d2d8:	andeq	sp, r4, r8, lsr #5
   4d2dc:	andeq	sp, r4, r0, lsr #6
   4d2e0:	andeq	sp, r4, r0, lsr #6
   4d2e4:	andeq	sp, r4, r8, ror #10
   4d2e8:	andeq	sp, r4, r8, ror #10
   4d2ec:	andeq	sp, r4, r8, lsl r5
   4d2f0:	andeq	sp, r4, r4, ror #9
   4d2f4:	andeq	sp, r4, r0, lsr r4
   4d2f8:	andeq	sp, r4, r0, lsr #6
   4d2fc:	andeq	sp, r4, r8, lsl r5
   4d300:	andeq	sp, r4, r0, lsr #6
   4d304:	mov	r3, r6
   4d308:	mov	r1, #111	; 0x6f
   4d30c:	str	r8, [sp]
   4d310:	mov	r0, r4
   4d314:	ldr	r2, [sp, #20]
   4d318:	bl	2654c <fputs@plt+0x154a8>
   4d31c:	b	4d2a8 <fputs@plt+0x3c204>
   4d320:	add	r3, sl, #1
   4d324:	mov	r0, r5
   4d328:	mov	r1, r3
   4d32c:	str	r3, [sp, #32]
   4d330:	bl	14a00 <fputs@plt+0x395c>
   4d334:	add	fp, sl, r0
   4d338:	mov	r3, r8
   4d33c:	mov	r9, r0
   4d340:	mov	r2, r6
   4d344:	mov	r1, #49	; 0x31
   4d348:	mov	r0, r4
   4d34c:	str	fp, [sp]
   4d350:	bl	2654c <fputs@plt+0x154a8>
   4d354:	ldr	r3, [sp, #24]
   4d358:	cmp	r3, #6
   4d35c:	bne	4d3a0 <fputs@plt+0x3c2fc>
   4d360:	ldr	r3, [sp, #20]
   4d364:	mov	r2, #0
   4d368:	mov	r1, #69	; 0x45
   4d36c:	mov	r0, r4
   4d370:	add	r8, r3, #1
   4d374:	ldr	r3, [r4, #32]
   4d378:	str	r9, [sp]
   4d37c:	str	r2, [sp, #4]
   4d380:	mov	r2, r8
   4d384:	add	r3, r3, #4
   4d388:	bl	26634 <fputs@plt+0x15590>
   4d38c:	mov	r3, r9
   4d390:	mov	r2, r8
   4d394:	mov	r1, #110	; 0x6e
   4d398:	mov	r0, r4
   4d39c:	bl	26ab4 <fputs@plt+0x15a10>
   4d3a0:	cmp	r7, #0
   4d3a4:	beq	4d3dc <fputs@plt+0x3c338>
   4d3a8:	mov	r3, #1
   4d3ac:	mov	r1, r7
   4d3b0:	str	r6, [sp]
   4d3b4:	mov	r0, r5
   4d3b8:	ldr	r2, [sp, #28]
   4d3bc:	stmib	sp, {r3, sl}
   4d3c0:	mov	r3, fp
   4d3c4:	bl	4cbf0 <fputs@plt+0x3bb4c>
   4d3c8:	mov	r1, r9
   4d3cc:	mov	r0, r5
   4d3d0:	ldr	r2, [sp, #32]
   4d3d4:	bl	1c510 <fputs@plt+0xb46c>
   4d3d8:	b	4d2a8 <fputs@plt+0x3c204>
   4d3dc:	mov	r0, r5
   4d3e0:	bl	149d0 <fputs@plt+0x392c>
   4d3e4:	mov	r6, r0
   4d3e8:	mov	r3, r0
   4d3ec:	ldr	r2, [sp, #20]
   4d3f0:	mov	r1, #74	; 0x4a
   4d3f4:	mov	r0, r4
   4d3f8:	bl	26ab4 <fputs@plt+0x15a10>
   4d3fc:	mov	r3, r9
   4d400:	mov	r1, #75	; 0x4b
   4d404:	str	r6, [sp]
   4d408:	mov	r0, r4
   4d40c:	ldr	r2, [sp, #20]
   4d410:	bl	2654c <fputs@plt+0x154a8>
   4d414:	mov	r1, #8
   4d418:	mov	r0, r4
   4d41c:	bl	18814 <fputs@plt+0x7770>
   4d420:	mov	r1, r6
   4d424:	mov	r0, r5
   4d428:	bl	19530 <fputs@plt+0x848c>
   4d42c:	b	4d3c8 <fputs@plt+0x3c324>
   4d430:	ldr	r3, [sp, #40]	; 0x28
   4d434:	mov	r8, #1
   4d438:	ldrb	r1, [fp, #1]
   4d43c:	ldr	r3, [r3, #4]
   4d440:	ldr	r0, [r3]
   4d444:	bl	14e30 <fputs@plt+0x3d8c>
   4d448:	cmp	r7, #0
   4d44c:	strb	r0, [fp, #1]
   4d450:	beq	4d460 <fputs@plt+0x3c3bc>
   4d454:	str	r8, [sp, #108]	; 0x6c
   4d458:	str	sl, [sp, #112]	; 0x70
   4d45c:	b	4d4f8 <fputs@plt+0x3c454>
   4d460:	mov	r0, r5
   4d464:	add	fp, fp, #1
   4d468:	bl	149d0 <fputs@plt+0x392c>
   4d46c:	mov	r7, r0
   4d470:	mov	r3, r8
   4d474:	mov	r2, r6
   4d478:	mov	r1, #49	; 0x31
   4d47c:	mov	r0, r4
   4d480:	stm	sp, {r7, fp}
   4d484:	str	r8, [sp, #8]
   4d488:	bl	2666c <fputs@plt+0x155c8>
   4d48c:	mov	r2, r8
   4d490:	mov	r1, r6
   4d494:	mov	r0, r5
   4d498:	bl	1c498 <fputs@plt+0xb3f4>
   4d49c:	mov	r1, #110	; 0x6e
   4d4a0:	mov	r3, r7
   4d4a4:	ldr	r2, [sp, #20]
   4d4a8:	mov	r0, r4
   4d4ac:	bl	26ab4 <fputs@plt+0x15a10>
   4d4b0:	mov	r1, r7
   4d4b4:	mov	r0, r5
   4d4b8:	bl	19530 <fputs@plt+0x848c>
   4d4bc:	ldr	r3, [sp, #28]
   4d4c0:	ldr	r2, [r3, #12]
   4d4c4:	cmp	r2, #0
   4d4c8:	beq	4d2b0 <fputs@plt+0x3c20c>
   4d4cc:	ldr	r3, [sp, #56]	; 0x38
   4d4d0:	mov	r1, #141	; 0x8d
   4d4d4:	mov	r0, r4
   4d4d8:	add	sp, sp, #68	; 0x44
   4d4dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d4e0:	b	26ab4 <fputs@plt+0x15a10>
   4d4e4:	cmp	r7, #0
   4d4e8:	beq	4d4bc <fputs@plt+0x3c418>
   4d4ec:	mov	r3, #1
   4d4f0:	str	r3, [sp, #108]	; 0x6c
   4d4f4:	str	sl, [sp, #112]	; 0x70
   4d4f8:	ldr	r2, [sp, #28]
   4d4fc:	mov	r3, r6
   4d500:	mov	r1, r7
   4d504:	mov	r0, r5
   4d508:	str	r6, [sp, #104]	; 0x68
   4d50c:	add	sp, sp, #68	; 0x44
   4d510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d514:	b	4cbf0 <fputs@plt+0x3bb4c>
   4d518:	cmp	r7, #0
   4d51c:	bne	4d454 <fputs@plt+0x3c3b0>
   4d520:	ldr	r3, [sp, #24]
   4d524:	cmp	r3, #13
   4d528:	bne	4d540 <fputs@plt+0x3c49c>
   4d52c:	mov	r1, #18
   4d530:	mov	r0, r4
   4d534:	ldr	r2, [fp, #4]
   4d538:	bl	26a50 <fputs@plt+0x159ac>
   4d53c:	b	4d4bc <fputs@plt+0x3c418>
   4d540:	mov	r2, r6
   4d544:	mov	r3, r8
   4d548:	mov	r1, #33	; 0x21
   4d54c:	mov	r0, r4
   4d550:	bl	26ab4 <fputs@plt+0x15a10>
   4d554:	mov	r2, r8
   4d558:	mov	r1, r6
   4d55c:	mov	r0, r5
   4d560:	bl	1c498 <fputs@plt+0xb3f4>
   4d564:	b	4d4bc <fputs@plt+0x3c418>
   4d568:	ldr	r3, [fp, #16]
   4d56c:	mov	r0, r5
   4d570:	str	r3, [sp, #48]	; 0x30
   4d574:	ldr	r3, [r3]
   4d578:	str	r3, [sp, #36]	; 0x24
   4d57c:	bl	149d0 <fputs@plt+0x392c>
   4d580:	ldr	r3, [sp, #36]	; 0x24
   4d584:	str	r0, [sp, #40]	; 0x28
   4d588:	mov	r0, r5
   4d58c:	add	r3, r3, #2
   4d590:	mov	r1, r3
   4d594:	str	r3, [sp, #32]
   4d598:	bl	14a00 <fputs@plt+0x395c>
   4d59c:	ldr	r3, [sp, #36]	; 0x24
   4d5a0:	mov	r9, r0
   4d5a4:	add	r3, r3, r0
   4d5a8:	add	fp, r3, #1
   4d5ac:	str	r3, [sp, #44]	; 0x2c
   4d5b0:	ldr	r3, [sp, #24]
   4d5b4:	cmp	r3, #8
   4d5b8:	movne	sl, #0
   4d5bc:	bne	4d5e0 <fputs@plt+0x3c53c>
   4d5c0:	ldr	r2, [sp, #20]
   4d5c4:	mov	r3, #0
   4d5c8:	mov	r1, #69	; 0x45
   4d5cc:	mov	r0, r4
   4d5d0:	stm	sp, {r6, r8}
   4d5d4:	add	r2, r2, #1
   4d5d8:	bl	26634 <fputs@plt+0x15590>
   4d5dc:	mov	sl, r0
   4d5e0:	mov	r3, r8
   4d5e4:	mov	r2, r6
   4d5e8:	str	fp, [sp]
   4d5ec:	mov	r1, #49	; 0x31
   4d5f0:	mov	r0, r4
   4d5f4:	bl	2654c <fputs@plt+0x154a8>
   4d5f8:	ldr	r3, [sp, #24]
   4d5fc:	cmp	r3, #8
   4d600:	bne	4d628 <fputs@plt+0x3c584>
   4d604:	ldr	r2, [sp, #20]
   4d608:	mov	r1, #110	; 0x6e
   4d60c:	mov	r3, fp
   4d610:	mov	r0, r4
   4d614:	add	r2, r2, #1
   4d618:	bl	26ab4 <fputs@plt+0x15a10>
   4d61c:	mov	r1, #16
   4d620:	mov	r0, r4
   4d624:	bl	18814 <fputs@plt+0x7770>
   4d628:	mov	r8, #0
   4d62c:	mov	fp, #20
   4d630:	b	4d660 <fputs@plt+0x3c5bc>
   4d634:	ldr	r3, [sp, #48]	; 0x30
   4d638:	mov	r1, #31
   4d63c:	mov	r0, r4
   4d640:	ldr	r3, [r3, #4]
   4d644:	mla	r3, fp, r8, r3
   4d648:	ldrh	r2, [r3, #16]
   4d64c:	add	r3, r9, r8
   4d650:	add	r8, r8, #1
   4d654:	add	r2, r2, r6
   4d658:	sub	r2, r2, #1
   4d65c:	bl	26ab4 <fputs@plt+0x15a10>
   4d660:	ldr	r3, [sp, #36]	; 0x24
   4d664:	cmp	r8, r3
   4d668:	blt	4d634 <fputs@plt+0x3c590>
   4d66c:	mov	r1, #73	; 0x49
   4d670:	mov	r0, r4
   4d674:	ldr	r2, [sp, #20]
   4d678:	ldr	r3, [sp, #44]	; 0x2c
   4d67c:	bl	26ab4 <fputs@plt+0x15a10>
   4d680:	ldr	r3, [sp, #40]	; 0x28
   4d684:	mov	r2, r9
   4d688:	mov	r1, #49	; 0x31
   4d68c:	mov	r0, r4
   4d690:	str	r3, [sp]
   4d694:	ldr	r3, [sp, #32]
   4d698:	bl	2654c <fputs@plt+0x154a8>
   4d69c:	mov	r1, #110	; 0x6e
   4d6a0:	mov	r0, r4
   4d6a4:	ldr	r2, [sp, #20]
   4d6a8:	ldr	r3, [sp, #40]	; 0x28
   4d6ac:	bl	26ab4 <fputs@plt+0x15a10>
   4d6b0:	cmp	sl, #0
   4d6b4:	beq	4d6c4 <fputs@plt+0x3c620>
   4d6b8:	mov	r1, sl
   4d6bc:	mov	r0, r4
   4d6c0:	bl	1b664 <fputs@plt+0xa5c0>
   4d6c4:	ldr	r1, [sp, #40]	; 0x28
   4d6c8:	b	4d424 <fputs@plt+0x3c380>
   4d6cc:	ldr	r3, [sp, #24]
   4d6d0:	sub	r3, r3, #1
   4d6d4:	cmp	r3, #13
   4d6d8:	ldrls	pc, [pc, r3, lsl #2]
   4d6dc:	b	4d2b0 <fputs@plt+0x3c20c>
   4d6e0:	andeq	sp, r4, r4, ror #4
   4d6e4:	andeq	sp, r4, r4, lsl #6
   4d6e8:	andeq	sp, r4, r4, lsr #14
   4d6ec:			; <UNDEFINED> instruction: 0x0004d2b0
   4d6f0:	andeq	sp, r4, r0, lsr #6
   4d6f4:	andeq	sp, r4, r0, lsr #6
   4d6f8:	andeq	sp, r4, r8, ror #10
   4d6fc:	andeq	sp, r4, r8, ror #10
   4d700:	andeq	sp, r4, r8, lsl r5
   4d704:	andeq	sp, r4, r4, ror #9
   4d708:	andeq	sp, r4, r0, lsr r4
   4d70c:	andeq	sp, r4, r0, lsr #6
   4d710:	andeq	sp, r4, r8, lsl r5
   4d714:	andeq	sp, r4, r0, lsr #6
   4d718:	ldr	r3, [sp, #36]	; 0x24
   4d71c:	cmp	r3, #0
   4d720:	bne	4d0bc <fputs@plt+0x3c018>
   4d724:	mov	r2, #1
   4d728:	mov	r1, #22
   4d72c:	ldr	r3, [sp, #20]
   4d730:	mov	r0, r4
   4d734:	bl	26ab4 <fputs@plt+0x15a10>
   4d738:	b	4d2a8 <fputs@plt+0x3c204>
   4d73c:	push	{r4, r5, r6, r7, r8, lr}
   4d740:	mov	r5, r0
   4d744:	mov	r0, r1
   4d748:	mov	r7, r2
   4d74c:	bl	14844 <fputs@plt+0x37a0>
   4d750:	ldrb	r3, [r5, #23]
   4d754:	mov	r6, r0
   4d758:	cmp	r3, #0
   4d75c:	beq	4d800 <fputs@plt+0x3c75c>
   4d760:	ldrb	r3, [r0]
   4d764:	cmp	r3, #157	; 0x9d
   4d768:	beq	4d800 <fputs@plt+0x3c75c>
   4d76c:	mov	r2, #0
   4d770:	mov	r1, #2
   4d774:	bl	18c98 <fputs@plt+0x7bf4>
   4d778:	cmp	r0, #0
   4d77c:	beq	4d800 <fputs@plt+0x3c75c>
   4d780:	ldr	r3, [r5, #324]	; 0x144
   4d784:	mov	r2, #0
   4d788:	str	r2, [r7]
   4d78c:	cmp	r3, r2
   4d790:	ldrne	r7, [r3]
   4d794:	ldrne	r4, [r3, #4]
   4d798:	bne	4d7c8 <fputs@plt+0x3c724>
   4d79c:	mov	r3, #1
   4d7a0:	mov	r1, r6
   4d7a4:	ldr	r4, [r5, #76]	; 0x4c
   4d7a8:	mov	r0, r5
   4d7ac:	add	r4, r4, #1
   4d7b0:	mov	r2, r4
   4d7b4:	str	r4, [r5, #76]	; 0x4c
   4d7b8:	bl	27e9c <fputs@plt+0x16df8>
   4d7bc:	b	4d7f8 <fputs@plt+0x3c754>
   4d7c0:	add	r4, r4, #20
   4d7c4:	sub	r7, r7, #1
   4d7c8:	cmp	r7, #0
   4d7cc:	ble	4d79c <fputs@plt+0x3c6f8>
   4d7d0:	ldrb	r3, [r4, #13]
   4d7d4:	tst	r3, #4
   4d7d8:	beq	4d7c0 <fputs@plt+0x3c71c>
   4d7dc:	mvn	r2, #0
   4d7e0:	mov	r1, r6
   4d7e4:	ldr	r0, [r4]
   4d7e8:	bl	1a944 <fputs@plt+0x98a0>
   4d7ec:	cmp	r0, #0
   4d7f0:	bne	4d7c0 <fputs@plt+0x3c71c>
   4d7f4:	ldr	r4, [r4, #16]
   4d7f8:	mov	r0, r4
   4d7fc:	pop	{r4, r5, r6, r7, r8, pc}
   4d800:	mov	r0, r5
   4d804:	bl	149d0 <fputs@plt+0x392c>
   4d808:	mov	r8, r0
   4d80c:	mov	r2, r0
   4d810:	mov	r1, r6
   4d814:	mov	r0, r5
   4d818:	bl	4b6a4 <fputs@plt+0x3a600>
   4d81c:	cmp	r8, r0
   4d820:	mov	r4, r0
   4d824:	streq	r0, [r7]
   4d828:	beq	4d7f8 <fputs@plt+0x3c754>
   4d82c:	mov	r1, r8
   4d830:	mov	r0, r5
   4d834:	bl	19530 <fputs@plt+0x848c>
   4d838:	mov	r3, #0
   4d83c:	str	r3, [r7]
   4d840:	b	4d7f8 <fputs@plt+0x3c754>
   4d844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d848:	mov	r9, r3
   4d84c:	sub	sp, sp, #52	; 0x34
   4d850:	mov	r3, #0
   4d854:	cmp	r2, r9
   4d858:	mov	r7, r2
   4d85c:	mov	r2, #3
   4d860:	str	r3, [sp, #40]	; 0x28
   4d864:	addne	r3, sp, #40	; 0x28
   4d868:	mov	r5, r0
   4d86c:	mov	r8, r1
   4d870:	ldr	r4, [r0, #8]
   4d874:	bl	4b2e0 <fputs@plt+0x3a23c>
   4d878:	mov	sl, r0
   4d87c:	mov	r0, r8
   4d880:	bl	14e74 <fputs@plt+0x3dd0>
   4d884:	ldr	r3, [r5, #108]	; 0x6c
   4d888:	strb	r0, [sp, #39]	; 0x27
   4d88c:	mov	r0, r5
   4d890:	add	r3, r3, #1
   4d894:	str	r3, [r5, #108]	; 0x6c
   4d898:	bl	149d0 <fputs@plt+0x392c>
   4d89c:	mov	r2, r0
   4d8a0:	mov	r6, r0
   4d8a4:	ldr	r1, [r8, #12]
   4d8a8:	mov	r0, r5
   4d8ac:	bl	4c4b0 <fputs@plt+0x3b40c>
   4d8b0:	cmp	sl, #5
   4d8b4:	bne	4da50 <fputs@plt+0x3c9ac>
   4d8b8:	mov	r0, r5
   4d8bc:	ldr	r1, [r8, #12]
   4d8c0:	ldr	sl, [r8, #20]
   4d8c4:	bl	31fa8 <fputs@plt+0x20f04>
   4d8c8:	str	r0, [sp, #20]
   4d8cc:	ldr	r0, [r4, #24]
   4d8d0:	bl	2644c <fputs@plt+0x153a8>
   4d8d4:	cmp	r7, r9
   4d8d8:	str	r0, [sp, #24]
   4d8dc:	moveq	r8, #0
   4d8e0:	beq	4d908 <fputs@plt+0x3c864>
   4d8e4:	mov	r0, r5
   4d8e8:	bl	149d0 <fputs@plt+0x392c>
   4d8ec:	mov	r8, r0
   4d8f0:	mov	r3, r6
   4d8f4:	mov	r2, r6
   4d8f8:	mov	r1, #85	; 0x55
   4d8fc:	mov	r0, r4
   4d900:	str	r8, [sp]
   4d904:	bl	2654c <fputs@plt+0x154a8>
   4d908:	mov	fp, #0
   4d90c:	ldr	r3, [sl]
   4d910:	cmp	r3, fp
   4d914:	bgt	4d974 <fputs@plt+0x3c8d0>
   4d918:	cmp	r8, #0
   4d91c:	beq	4d940 <fputs@plt+0x3c89c>
   4d920:	mov	r1, #76	; 0x4c
   4d924:	mov	r3, r9
   4d928:	mov	r2, r8
   4d92c:	mov	r0, r4
   4d930:	bl	26ab4 <fputs@plt+0x15a10>
   4d934:	mov	r1, r7
   4d938:	mov	r0, r4
   4d93c:	bl	26c6c <fputs@plt+0x15bc8>
   4d940:	mov	r0, r4
   4d944:	ldr	r1, [sp, #24]
   4d948:	bl	14554 <fputs@plt+0x34b0>
   4d94c:	mov	r1, r8
   4d950:	mov	r0, r5
   4d954:	bl	19530 <fputs@plt+0x848c>
   4d958:	mov	r1, r6
   4d95c:	mov	r0, r5
   4d960:	bl	19530 <fputs@plt+0x848c>
   4d964:	mov	r0, r5
   4d968:	bl	1933c <fputs@plt+0x8298>
   4d96c:	add	sp, sp, #52	; 0x34
   4d970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d974:	mov	r3, #20
   4d978:	ldr	r1, [sl, #4]
   4d97c:	add	r2, sp, #44	; 0x2c
   4d980:	mov	r0, r5
   4d984:	mul	r3, r3, fp
   4d988:	ldr	r1, [r1, r3]
   4d98c:	str	r3, [sp, #28]
   4d990:	bl	4d73c <fputs@plt+0x3c698>
   4d994:	cmp	r8, #0
   4d998:	str	r0, [sp, #16]
   4d99c:	ldr	r3, [sp, #28]
   4d9a0:	beq	4d9d0 <fputs@plt+0x3c92c>
   4d9a4:	ldr	r2, [sl, #4]
   4d9a8:	ldr	r0, [r2, r3]
   4d9ac:	bl	14944 <fputs@plt+0x38a0>
   4d9b0:	cmp	r0, #0
   4d9b4:	beq	4d9d0 <fputs@plt+0x3c92c>
   4d9b8:	mov	r2, r8
   4d9bc:	mov	r1, #85	; 0x55
   4d9c0:	str	r8, [sp]
   4d9c4:	mov	r0, r4
   4d9c8:	ldr	r3, [sp, #16]
   4d9cc:	bl	2654c <fputs@plt+0x154a8>
   4d9d0:	ldr	r3, [sl]
   4d9d4:	sub	r3, r3, #1
   4d9d8:	cmp	r3, fp
   4d9dc:	cmple	r7, r9
   4d9e0:	mvn	r3, #3
   4d9e4:	str	r3, [sp, #8]
   4d9e8:	ldr	r3, [sp, #20]
   4d9ec:	str	r3, [sp, #4]
   4d9f0:	ldr	r3, [sp, #16]
   4d9f4:	str	r3, [sp]
   4d9f8:	beq	4da30 <fputs@plt+0x3c98c>
   4d9fc:	mov	r1, #79	; 0x4f
   4da00:	mov	r2, r6
   4da04:	ldr	r3, [sp, #24]
   4da08:	mov	r0, r4
   4da0c:	bl	2666c <fputs@plt+0x155c8>
   4da10:	ldrb	r1, [sp, #39]	; 0x27
   4da14:	mov	r0, r4
   4da18:	add	fp, fp, #1
   4da1c:	bl	18814 <fputs@plt+0x7770>
   4da20:	mov	r0, r5
   4da24:	ldr	r1, [sp, #44]	; 0x2c
   4da28:	bl	19530 <fputs@plt+0x848c>
   4da2c:	b	4d90c <fputs@plt+0x3c868>
   4da30:	mov	r1, #78	; 0x4e
   4da34:	mov	r3, r7
   4da38:	mov	r2, r6
   4da3c:	mov	r0, r4
   4da40:	bl	2666c <fputs@plt+0x155c8>
   4da44:	ldrb	r1, [sp, #39]	; 0x27
   4da48:	orr	r1, r1, #16
   4da4c:	b	4da14 <fputs@plt+0x3c970>
   4da50:	ldr	r0, [r8, #12]
   4da54:	bl	14944 <fputs@plt+0x38a0>
   4da58:	cmp	r0, #0
   4da5c:	beq	4da7c <fputs@plt+0x3c9d8>
   4da60:	cmp	r7, r9
   4da64:	bne	4dab4 <fputs@plt+0x3ca10>
   4da68:	mov	r3, r7
   4da6c:	mov	r2, r6
   4da70:	mov	r1, #76	; 0x4c
   4da74:	mov	r0, r4
   4da78:	bl	26ab4 <fputs@plt+0x15a10>
   4da7c:	cmp	sl, #1
   4da80:	bne	4daf8 <fputs@plt+0x3ca54>
   4da84:	mov	r3, r7
   4da88:	mov	r2, r6
   4da8c:	mov	r1, #38	; 0x26
   4da90:	mov	r0, r4
   4da94:	bl	26ab4 <fputs@plt+0x15a10>
   4da98:	mov	r3, r7
   4da9c:	mov	r1, #70	; 0x46
   4daa0:	str	r6, [sp]
   4daa4:	mov	r0, r4
   4daa8:	ldr	r2, [r8, #28]
   4daac:	bl	2654c <fputs@plt+0x154a8>
   4dab0:	b	4d958 <fputs@plt+0x3c8b4>
   4dab4:	mov	r2, r6
   4dab8:	mov	r1, #77	; 0x4d
   4dabc:	mov	r0, r4
   4dac0:	bl	26a50 <fputs@plt+0x159ac>
   4dac4:	mov	fp, r0
   4dac8:	mov	r3, r7
   4dacc:	ldr	r2, [r8, #28]
   4dad0:	mov	r1, #108	; 0x6c
   4dad4:	mov	r0, r4
   4dad8:	bl	26ab4 <fputs@plt+0x15a10>
   4dadc:	mov	r1, r9
   4dae0:	mov	r0, r4
   4dae4:	bl	26c6c <fputs@plt+0x15bc8>
   4dae8:	mov	r1, fp
   4daec:	mov	r0, r4
   4daf0:	bl	1b664 <fputs@plt+0xa5c0>
   4daf4:	b	4da7c <fputs@plt+0x3c9d8>
   4daf8:	mov	sl, #1
   4dafc:	add	r3, sp, #39	; 0x27
   4db00:	mov	fp, #0
   4db04:	mov	r2, r6
   4db08:	mov	r1, #48	; 0x30
   4db0c:	mov	r0, r4
   4db10:	str	fp, [sp]
   4db14:	stmib	sp, {r3, sl}
   4db18:	mov	r3, sl
   4db1c:	bl	2666c <fputs@plt+0x155c8>
   4db20:	ldr	r3, [sp, #40]	; 0x28
   4db24:	stm	sp, {r6, sl}
   4db28:	cmp	r3, fp
   4db2c:	bne	4db48 <fputs@plt+0x3caa4>
   4db30:	mov	r3, r7
   4db34:	mov	r1, #68	; 0x44
   4db38:	ldr	r2, [r8, #28]
   4db3c:	mov	r0, r4
   4db40:	bl	26634 <fputs@plt+0x15590>
   4db44:	b	4d958 <fputs@plt+0x3c8b4>
   4db48:	mov	r3, fp
   4db4c:	mov	r1, #69	; 0x45
   4db50:	ldr	r2, [r8, #28]
   4db54:	mov	r0, r4
   4db58:	bl	26634 <fputs@plt+0x15590>
   4db5c:	mov	r8, r0
   4db60:	mov	r3, r9
   4db64:	ldr	r2, [sp, #40]	; 0x28
   4db68:	mov	r1, #76	; 0x4c
   4db6c:	mov	r0, r4
   4db70:	bl	26ab4 <fputs@plt+0x15a10>
   4db74:	mov	r1, r7
   4db78:	mov	r0, r4
   4db7c:	bl	26c6c <fputs@plt+0x15bc8>
   4db80:	mov	r1, r8
   4db84:	mov	r0, r4
   4db88:	bl	1b664 <fputs@plt+0xa5c0>
   4db8c:	b	4d958 <fputs@plt+0x3c8b4>
   4db90:	push	{r4, r5, r6, r7, r8, r9, lr}
   4db94:	mov	ip, #0
   4db98:	sub	sp, sp, #28
   4db9c:	ldr	r8, [r0, #8]
   4dba0:	str	ip, [sp, #16]
   4dba4:	str	ip, [sp, #20]
   4dba8:	cmp	r8, ip
   4dbac:	cmpne	r1, ip
   4dbb0:	beq	4dd0c <fputs@plt+0x3cc68>
   4dbb4:	ldrb	r6, [r1]
   4dbb8:	mov	r4, r0
   4dbbc:	mov	r9, r2
   4dbc0:	mov	r7, r3
   4dbc4:	mov	r5, r1
   4dbc8:	cmp	r6, #75	; 0x4b
   4dbcc:	beq	4dd70 <fputs@plt+0x3cccc>
   4dbd0:	bhi	4dc34 <fputs@plt+0x3cb90>
   4dbd4:	cmp	r6, #72	; 0x48
   4dbd8:	beq	4dca0 <fputs@plt+0x3cbfc>
   4dbdc:	bhi	4dc10 <fputs@plt+0x3cb6c>
   4dbe0:	cmp	r6, #19
   4dbe4:	beq	4dd40 <fputs@plt+0x3cc9c>
   4dbe8:	cmp	r6, #71	; 0x47
   4dbec:	beq	4dd14 <fputs@plt+0x3cc70>
   4dbf0:	mov	r0, r5
   4dbf4:	bl	19090 <fputs@plt+0x7fec>
   4dbf8:	cmp	r0, #0
   4dbfc:	beq	4ddb4 <fputs@plt+0x3cd10>
   4dc00:	mov	r1, r9
   4dc04:	mov	r0, r8
   4dc08:	bl	26c6c <fputs@plt+0x15bc8>
   4dc0c:	b	4dcf4 <fputs@plt+0x3cc50>
   4dc10:	cmp	r6, #73	; 0x49
   4dc14:	moveq	r6, #79	; 0x4f
   4dc18:	beq	4dc98 <fputs@plt+0x3cbf4>
   4dc1c:	cmp	r6, #74	; 0x4a
   4dc20:	bne	4dbf0 <fputs@plt+0x3cb4c>
   4dc24:	mov	r3, #1
   4dc28:	str	r7, [sp]
   4dc2c:	bl	4ddf8 <fputs@plt+0x3cd54>
   4dc30:	b	4dcf4 <fputs@plt+0x3cc50>
   4dc34:	cmp	r6, #83	; 0x53
   4dc38:	bhi	4dc8c <fputs@plt+0x3cbe8>
   4dc3c:	cmp	r6, #78	; 0x4e
   4dc40:	bcc	4dd4c <fputs@plt+0x3cca8>
   4dc44:	add	r2, sp, #16
   4dc48:	mov	r0, r4
   4dc4c:	ldr	r1, [r5, #12]
   4dc50:	bl	4d73c <fputs@plt+0x3c698>
   4dc54:	mov	r8, r0
   4dc58:	add	r2, sp, #20
   4dc5c:	ldr	r1, [r5, #16]
   4dc60:	mov	r0, r4
   4dc64:	bl	4d73c <fputs@plt+0x3c698>
   4dc68:	mov	r3, r6
   4dc6c:	str	r8, [sp]
   4dc70:	stmib	sp, {r0, r9}
   4dc74:	mov	r0, r4
   4dc78:	str	r7, [sp, #12]
   4dc7c:	ldr	r1, [r5, #12]
   4dc80:	ldr	r2, [r5, #16]
   4dc84:	bl	3353c <fputs@plt+0x22498>
   4dc88:	b	4dcf4 <fputs@plt+0x3cc50>
   4dc8c:	cmp	r6, #148	; 0x94
   4dc90:	bne	4dbf0 <fputs@plt+0x3cb4c>
   4dc94:	mov	r6, #78	; 0x4e
   4dc98:	mov	r7, #128	; 0x80
   4dc9c:	b	4dc44 <fputs@plt+0x3cba0>
   4dca0:	ldr	r0, [r8, #24]
   4dca4:	bl	2644c <fputs@plt+0x153a8>
   4dca8:	mov	r2, r0
   4dcac:	mov	r6, r0
   4dcb0:	ldr	r1, [r5, #12]
   4dcb4:	eor	r3, r7, #16
   4dcb8:	mov	r0, r4
   4dcbc:	bl	4dee8 <fputs@plt+0x3ce44>
   4dcc0:	ldr	r3, [r4, #108]	; 0x6c
   4dcc4:	mov	r0, r4
   4dcc8:	mov	r2, r9
   4dccc:	ldr	r1, [r5, #16]
   4dcd0:	add	r3, r3, #1
   4dcd4:	str	r3, [r4, #108]	; 0x6c
   4dcd8:	mov	r3, r7
   4dcdc:	bl	4db90 <fputs@plt+0x3caec>
   4dce0:	mov	r1, r6
   4dce4:	mov	r0, r8
   4dce8:	bl	14554 <fputs@plt+0x34b0>
   4dcec:	mov	r0, r4
   4dcf0:	bl	1933c <fputs@plt+0x8298>
   4dcf4:	mov	r0, r4
   4dcf8:	ldr	r1, [sp, #16]
   4dcfc:	bl	19530 <fputs@plt+0x848c>
   4dd00:	mov	r0, r4
   4dd04:	ldr	r1, [sp, #20]
   4dd08:	bl	19530 <fputs@plt+0x848c>
   4dd0c:	add	sp, sp, #28
   4dd10:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4dd14:	ldr	r1, [r1, #12]
   4dd18:	bl	4db90 <fputs@plt+0x3caec>
   4dd1c:	ldr	r3, [r4, #108]	; 0x6c
   4dd20:	mov	r2, r9
   4dd24:	mov	r0, r4
   4dd28:	ldr	r1, [r5, #16]
   4dd2c:	add	r3, r3, #1
   4dd30:	str	r3, [r4, #108]	; 0x6c
   4dd34:	mov	r3, r7
   4dd38:	bl	4db90 <fputs@plt+0x3caec>
   4dd3c:	b	4dcec <fputs@plt+0x3cc48>
   4dd40:	ldr	r1, [r1, #12]
   4dd44:	bl	4dee8 <fputs@plt+0x3ce44>
   4dd48:	b	4dcf4 <fputs@plt+0x3cc50>
   4dd4c:	add	r2, sp, #16
   4dd50:	ldr	r1, [r1, #12]
   4dd54:	bl	4d73c <fputs@plt+0x3c698>
   4dd58:	mov	r2, r0
   4dd5c:	mov	r3, r9
   4dd60:	mov	r1, r6
   4dd64:	mov	r0, r8
   4dd68:	bl	26ab4 <fputs@plt+0x15a10>
   4dd6c:	b	4dcf4 <fputs@plt+0x3cc50>
   4dd70:	ldr	r0, [r8, #24]
   4dd74:	bl	2644c <fputs@plt+0x153a8>
   4dd78:	cmp	r7, #0
   4dd7c:	mov	r2, r0
   4dd80:	moveq	r3, r0
   4dd84:	mov	r6, r0
   4dd88:	movne	r3, r9
   4dd8c:	mov	r1, r5
   4dd90:	mov	r0, r4
   4dd94:	bl	4d844 <fputs@plt+0x3c7a0>
   4dd98:	mov	r1, r9
   4dd9c:	mov	r0, r8
   4dda0:	bl	26c6c <fputs@plt+0x15bc8>
   4dda4:	mov	r1, r6
   4dda8:	mov	r0, r8
   4ddac:	bl	14554 <fputs@plt+0x34b0>
   4ddb0:	b	4dcf4 <fputs@plt+0x3cc50>
   4ddb4:	mov	r0, r5
   4ddb8:	bl	1904c <fputs@plt+0x7fa8>
   4ddbc:	cmp	r0, #0
   4ddc0:	bne	4dcf4 <fputs@plt+0x3cc50>
   4ddc4:	add	r2, sp, #16
   4ddc8:	mov	r1, r5
   4ddcc:	mov	r0, r4
   4ddd0:	bl	4d73c <fputs@plt+0x3c698>
   4ddd4:	adds	r7, r7, #0
   4ddd8:	mov	r2, r0
   4dddc:	movne	r7, #1
   4dde0:	mov	r3, r9
   4dde4:	mov	r1, #45	; 0x2d
   4dde8:	mov	r0, r8
   4ddec:	str	r7, [sp]
   4ddf0:	bl	2654c <fputs@plt+0x154a8>
   4ddf4:	b	4dcf4 <fputs@plt+0x3cc50>
   4ddf8:	push	{r4, r5, r6, r7, lr}
   4ddfc:	mov	r6, r3
   4de00:	sub	sp, sp, #204	; 0xcc
   4de04:	mov	r3, #0
   4de08:	mov	r4, r0
   4de0c:	mov	r7, r1
   4de10:	mov	r5, r2
   4de14:	ldr	lr, [r1, #12]
   4de18:	add	ip, sp, #152	; 0x98
   4de1c:	str	r3, [sp, #4]
   4de20:	ldm	lr!, {r0, r1, r2, r3}
   4de24:	stmia	ip!, {r0, r1, r2, r3}
   4de28:	ldm	lr!, {r0, r1, r2, r3}
   4de2c:	stmia	ip!, {r0, r1, r2, r3}
   4de30:	ldm	lr, {r0, r1, r2, r3}
   4de34:	stm	ip, {r0, r1, r2, r3}
   4de38:	mov	r3, #72	; 0x48
   4de3c:	add	r1, sp, #152	; 0x98
   4de40:	mov	r0, r4
   4de44:	strb	r3, [sp, #8]
   4de48:	add	r3, sp, #56	; 0x38
   4de4c:	str	r3, [sp, #20]
   4de50:	add	r3, sp, #104	; 0x68
   4de54:	str	r1, [sp, #68]	; 0x44
   4de58:	str	r3, [sp, #24]
   4de5c:	mov	r3, #83	; 0x53
   4de60:	strb	r3, [sp, #56]	; 0x38
   4de64:	ldr	r3, [r7, #20]
   4de68:	ldr	r3, [r3, #4]
   4de6c:	ldr	r2, [r3]
   4de70:	ldr	r3, [r3, #20]
   4de74:	str	r2, [sp, #72]	; 0x48
   4de78:	mov	r2, #81	; 0x51
   4de7c:	str	r1, [sp, #116]	; 0x74
   4de80:	strb	r2, [sp, #104]	; 0x68
   4de84:	add	r2, sp, #4
   4de88:	str	r3, [sp, #120]	; 0x78
   4de8c:	bl	4d73c <fputs@plt+0x3c698>
   4de90:	ldrb	r3, [sp, #152]	; 0x98
   4de94:	cmp	r6, #0
   4de98:	mov	r2, r5
   4de9c:	add	r1, sp, #8
   4dea0:	str	r0, [sp, #180]	; 0xb4
   4dea4:	mov	r0, r4
   4dea8:	strb	r3, [sp, #190]	; 0xbe
   4deac:	mvn	r3, #98	; 0x62
   4deb0:	strb	r3, [sp, #152]	; 0x98
   4deb4:	ldr	r3, [sp, #156]	; 0x9c
   4deb8:	bic	r3, r3, #4096	; 0x1000
   4debc:	str	r3, [sp, #156]	; 0x9c
   4dec0:	ldr	r3, [sp, #224]	; 0xe0
   4dec4:	beq	4dee0 <fputs@plt+0x3ce3c>
   4dec8:	bl	4db90 <fputs@plt+0x3caec>
   4decc:	ldr	r1, [sp, #4]
   4ded0:	mov	r0, r4
   4ded4:	bl	19530 <fputs@plt+0x848c>
   4ded8:	add	sp, sp, #204	; 0xcc
   4dedc:	pop	{r4, r5, r6, r7, pc}
   4dee0:	bl	4dee8 <fputs@plt+0x3ce44>
   4dee4:	b	4decc <fputs@plt+0x3ce28>
   4dee8:	push	{r4, r5, r6, r7, r8, r9, lr}
   4deec:	mov	ip, #0
   4def0:	sub	sp, sp, #28
   4def4:	cmp	r1, #0
   4def8:	moveq	lr, #1
   4defc:	ldr	r7, [r0, #8]
   4df00:	str	ip, [sp, #16]
   4df04:	str	ip, [sp, #20]
   4df08:	clz	ip, r7
   4df0c:	lsr	ip, ip, #5
   4df10:	movne	lr, ip
   4df14:	cmp	lr, #0
   4df18:	bne	4e050 <fputs@plt+0x3cfac>
   4df1c:	ldrb	ip, [r1]
   4df20:	mov	r4, r0
   4df24:	mov	r8, r2
   4df28:	mov	r6, r3
   4df2c:	mov	r5, r1
   4df30:	cmp	ip, #75	; 0x4b
   4df34:	eor	r9, ip, #1
   4df38:	beq	4e0e0 <fputs@plt+0x3d03c>
   4df3c:	bhi	4df9c <fputs@plt+0x3cef8>
   4df40:	cmp	ip, #72	; 0x48
   4df44:	beq	4e008 <fputs@plt+0x3cf64>
   4df48:	bhi	4df7c <fputs@plt+0x3ced8>
   4df4c:	cmp	ip, #19
   4df50:	beq	4e0a8 <fputs@plt+0x3d004>
   4df54:	cmp	ip, #71	; 0x47
   4df58:	beq	4e058 <fputs@plt+0x3cfb4>
   4df5c:	mov	r0, r5
   4df60:	bl	1904c <fputs@plt+0x7fa8>
   4df64:	cmp	r0, #0
   4df68:	beq	4e124 <fputs@plt+0x3d080>
   4df6c:	mov	r1, r8
   4df70:	mov	r0, r7
   4df74:	bl	26c6c <fputs@plt+0x15bc8>
   4df78:	b	4e038 <fputs@plt+0x3cf94>
   4df7c:	cmp	ip, #73	; 0x49
   4df80:	beq	4e0b4 <fputs@plt+0x3d010>
   4df84:	cmp	ip, #74	; 0x4a
   4df88:	bne	4df5c <fputs@plt+0x3ceb8>
   4df8c:	mov	r3, lr
   4df90:	str	r6, [sp]
   4df94:	bl	4ddf8 <fputs@plt+0x3cd54>
   4df98:	b	4e038 <fputs@plt+0x3cf94>
   4df9c:	cmp	ip, #83	; 0x53
   4dfa0:	bhi	4dff4 <fputs@plt+0x3cf50>
   4dfa4:	cmp	ip, #78	; 0x4e
   4dfa8:	bcc	4e0bc <fputs@plt+0x3d018>
   4dfac:	add	r2, sp, #16
   4dfb0:	mov	r0, r4
   4dfb4:	ldr	r1, [r5, #12]
   4dfb8:	bl	4d73c <fputs@plt+0x3c698>
   4dfbc:	mov	r7, r0
   4dfc0:	add	r2, sp, #20
   4dfc4:	ldr	r1, [r5, #16]
   4dfc8:	mov	r0, r4
   4dfcc:	bl	4d73c <fputs@plt+0x3c698>
   4dfd0:	mov	r3, r9
   4dfd4:	str	r7, [sp]
   4dfd8:	stmib	sp, {r0, r8}
   4dfdc:	mov	r0, r4
   4dfe0:	str	r6, [sp, #12]
   4dfe4:	ldr	r1, [r5, #12]
   4dfe8:	ldr	r2, [r5, #16]
   4dfec:	bl	3353c <fputs@plt+0x22498>
   4dff0:	b	4e038 <fputs@plt+0x3cf94>
   4dff4:	cmp	ip, #148	; 0x94
   4dff8:	moveq	r9, #79	; 0x4f
   4dffc:	bne	4df5c <fputs@plt+0x3ceb8>
   4e000:	mov	r6, #128	; 0x80
   4e004:	b	4dfac <fputs@plt+0x3cf08>
   4e008:	ldr	r1, [r1, #12]
   4e00c:	bl	4dee8 <fputs@plt+0x3ce44>
   4e010:	ldr	r3, [r4, #108]	; 0x6c
   4e014:	mov	r2, r8
   4e018:	mov	r0, r4
   4e01c:	ldr	r1, [r5, #16]
   4e020:	add	r3, r3, #1
   4e024:	str	r3, [r4, #108]	; 0x6c
   4e028:	mov	r3, r6
   4e02c:	bl	4dee8 <fputs@plt+0x3ce44>
   4e030:	mov	r0, r4
   4e034:	bl	1933c <fputs@plt+0x8298>
   4e038:	mov	r0, r4
   4e03c:	ldr	r1, [sp, #16]
   4e040:	bl	19530 <fputs@plt+0x848c>
   4e044:	mov	r0, r4
   4e048:	ldr	r1, [sp, #20]
   4e04c:	bl	19530 <fputs@plt+0x848c>
   4e050:	add	sp, sp, #28
   4e054:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4e058:	ldr	r0, [r7, #24]
   4e05c:	bl	2644c <fputs@plt+0x153a8>
   4e060:	mov	r9, r0
   4e064:	eor	r3, r6, #16
   4e068:	ldr	r1, [r5, #12]
   4e06c:	mov	r2, r0
   4e070:	mov	r0, r4
   4e074:	bl	4db90 <fputs@plt+0x3caec>
   4e078:	ldr	r3, [r4, #108]	; 0x6c
   4e07c:	mov	r0, r4
   4e080:	mov	r2, r8
   4e084:	ldr	r1, [r5, #16]
   4e088:	add	r3, r3, #1
   4e08c:	str	r3, [r4, #108]	; 0x6c
   4e090:	mov	r3, r6
   4e094:	bl	4dee8 <fputs@plt+0x3ce44>
   4e098:	mov	r1, r9
   4e09c:	mov	r0, r7
   4e0a0:	bl	14554 <fputs@plt+0x34b0>
   4e0a4:	b	4e030 <fputs@plt+0x3cf8c>
   4e0a8:	ldr	r1, [r1, #12]
   4e0ac:	bl	4db90 <fputs@plt+0x3caec>
   4e0b0:	b	4e038 <fputs@plt+0x3cf94>
   4e0b4:	mov	r9, #78	; 0x4e
   4e0b8:	b	4e000 <fputs@plt+0x3cf5c>
   4e0bc:	add	r2, sp, #16
   4e0c0:	ldr	r1, [r1, #12]
   4e0c4:	bl	4d73c <fputs@plt+0x3c698>
   4e0c8:	mov	r2, r0
   4e0cc:	mov	r3, r8
   4e0d0:	mov	r1, r9
   4e0d4:	mov	r0, r7
   4e0d8:	bl	26ab4 <fputs@plt+0x15a10>
   4e0dc:	b	4e038 <fputs@plt+0x3cf94>
   4e0e0:	cmp	r3, #0
   4e0e4:	beq	4e0f4 <fputs@plt+0x3d050>
   4e0e8:	mov	r3, r2
   4e0ec:	bl	4d844 <fputs@plt+0x3c7a0>
   4e0f0:	b	4e038 <fputs@plt+0x3cf94>
   4e0f4:	ldr	r0, [r7, #24]
   4e0f8:	bl	2644c <fputs@plt+0x153a8>
   4e0fc:	mov	r6, r0
   4e100:	mov	r3, r0
   4e104:	mov	r1, r5
   4e108:	mov	r0, r4
   4e10c:	mov	r2, r8
   4e110:	bl	4d844 <fputs@plt+0x3c7a0>
   4e114:	mov	r1, r6
   4e118:	mov	r0, r7
   4e11c:	bl	14554 <fputs@plt+0x34b0>
   4e120:	b	4e038 <fputs@plt+0x3cf94>
   4e124:	mov	r0, r5
   4e128:	bl	19090 <fputs@plt+0x7fec>
   4e12c:	cmp	r0, #0
   4e130:	bne	4e038 <fputs@plt+0x3cf94>
   4e134:	add	r2, sp, #16
   4e138:	mov	r1, r5
   4e13c:	mov	r0, r4
   4e140:	bl	4d73c <fputs@plt+0x3c698>
   4e144:	adds	r6, r6, #0
   4e148:	mov	r2, r0
   4e14c:	movne	r6, #1
   4e150:	mov	r3, r8
   4e154:	mov	r1, #46	; 0x2e
   4e158:	mov	r0, r7
   4e15c:	str	r6, [sp]
   4e160:	bl	2654c <fputs@plt+0x154a8>
   4e164:	b	4e038 <fputs@plt+0x3cf94>
   4e168:	push	{r4, r5, r6, r7, r8, lr}
   4e16c:	mov	r6, r0
   4e170:	mov	r7, r2
   4e174:	mov	r2, #0
   4e178:	ldr	r4, [r0]
   4e17c:	mov	r0, r4
   4e180:	bl	20308 <fputs@plt+0xf264>
   4e184:	ldrb	r3, [r4, #69]	; 0x45
   4e188:	mov	r5, r0
   4e18c:	cmp	r3, #0
   4e190:	bne	4e1a8 <fputs@plt+0x3d104>
   4e194:	mov	r1, r0
   4e198:	mov	r3, #16
   4e19c:	mov	r2, r7
   4e1a0:	mov	r0, r6
   4e1a4:	bl	4dee8 <fputs@plt+0x3ce44>
   4e1a8:	mov	r1, r5
   4e1ac:	mov	r0, r4
   4e1b0:	pop	{r4, r5, r6, r7, r8, lr}
   4e1b4:	b	1f4b0 <fputs@plt+0xe40c>
   4e1b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e1bc:	sub	sp, sp, #20
   4e1c0:	mov	r4, r0
   4e1c4:	mov	r5, r1
   4e1c8:	mov	fp, r2
   4e1cc:	ldr	r7, [sp, #60]	; 0x3c
   4e1d0:	str	r3, [sp, #12]
   4e1d4:	ldr	sl, [r0, #8]
   4e1d8:	ldr	r6, [sp, #64]	; 0x40
   4e1dc:	cmp	r7, #0
   4e1e0:	beq	4e220 <fputs@plt+0x3d17c>
   4e1e4:	ldr	r3, [r1, #36]	; 0x24
   4e1e8:	cmp	r3, #0
   4e1ec:	streq	r3, [r7]
   4e1f0:	beq	4e220 <fputs@plt+0x3d17c>
   4e1f4:	ldr	r0, [sl, #24]
   4e1f8:	bl	2644c <fputs@plt+0x153a8>
   4e1fc:	ldr	r1, [r5, #36]	; 0x24
   4e200:	str	r0, [r7]
   4e204:	mov	r0, r4
   4e208:	ldr	r3, [r4, #108]	; 0x6c
   4e20c:	str	fp, [r4, #104]	; 0x68
   4e210:	add	r3, r3, #1
   4e214:	str	r3, [r4, #108]	; 0x6c
   4e218:	ldr	r2, [r7]
   4e21c:	bl	4e168 <fputs@plt+0x3d0c4>
   4e220:	ldr	r3, [sp, #56]	; 0x38
   4e224:	cmp	r3, #0
   4e228:	beq	4e23c <fputs@plt+0x3d198>
   4e22c:	ldrb	r3, [r5, #55]	; 0x37
   4e230:	tst	r3, #8
   4e234:	ldrhne	r9, [r5, #50]	; 0x32
   4e238:	bne	4e240 <fputs@plt+0x3d19c>
   4e23c:	ldrh	r9, [r5, #52]	; 0x34
   4e240:	mov	r1, r9
   4e244:	mov	r0, r4
   4e248:	bl	14a00 <fputs@plt+0x395c>
   4e24c:	cmp	r6, #0
   4e250:	mov	r8, r0
   4e254:	beq	4e274 <fputs@plt+0x3d1d0>
   4e258:	ldr	r3, [sp, #68]	; 0x44
   4e25c:	cmp	r0, r3
   4e260:	movne	r6, #0
   4e264:	bne	4e274 <fputs@plt+0x3d1d0>
   4e268:	ldr	r3, [r6, #36]	; 0x24
   4e26c:	cmp	r3, #0
   4e270:	movne	r6, #0
   4e274:	mov	r7, #0
   4e278:	cmp	r7, r9
   4e27c:	bne	4e2c0 <fputs@plt+0x3d21c>
   4e280:	ldr	r3, [sp, #12]
   4e284:	cmp	r3, #0
   4e288:	beq	4e2a4 <fputs@plt+0x3d200>
   4e28c:	mov	r2, r8
   4e290:	mov	r1, #49	; 0x31
   4e294:	str	r3, [sp]
   4e298:	mov	r0, sl
   4e29c:	mov	r3, r9
   4e2a0:	bl	2654c <fputs@plt+0x154a8>
   4e2a4:	mov	r0, r4
   4e2a8:	mov	r2, r9
   4e2ac:	mov	r1, r8
   4e2b0:	bl	1c510 <fputs@plt+0xb46c>
   4e2b4:	mov	r0, r8
   4e2b8:	add	sp, sp, #20
   4e2bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e2c0:	ldr	r3, [r5, #4]
   4e2c4:	lsl	r2, r7, #1
   4e2c8:	cmp	r6, #0
   4e2cc:	ldrsh	r3, [r3, r2]
   4e2d0:	beq	4e2f8 <fputs@plt+0x3d254>
   4e2d4:	ldr	r1, [r6, #4]
   4e2d8:	ldrsh	r2, [r1, r2]
   4e2dc:	sub	r1, r2, r3
   4e2e0:	cmn	r2, #2
   4e2e4:	clz	r1, r1
   4e2e8:	lsr	r1, r1, #5
   4e2ec:	moveq	r1, #0
   4e2f0:	cmp	r1, #0
   4e2f4:	bne	4e330 <fputs@plt+0x3d28c>
   4e2f8:	cmn	r3, #2
   4e2fc:	add	r2, r8, r7
   4e300:	bne	4e338 <fputs@plt+0x3d294>
   4e304:	ldr	r3, [r5, #40]	; 0x28
   4e308:	mov	r0, r4
   4e30c:	ldr	r1, [r3, #4]
   4e310:	mov	r3, #20
   4e314:	mul	r3, r3, r7
   4e318:	ldr	r1, [r1, r3]
   4e31c:	str	fp, [r4, #104]	; 0x68
   4e320:	bl	4c654 <fputs@plt+0x3b5b0>
   4e324:	mov	r1, #39	; 0x27
   4e328:	mov	r0, sl
   4e32c:	bl	228c8 <fputs@plt+0x11824>
   4e330:	add	r7, r7, #1
   4e334:	b	4e278 <fputs@plt+0x3d1d4>
   4e338:	ldr	r0, [r4, #8]
   4e33c:	ldr	r1, [r5, #12]
   4e340:	str	r2, [sp]
   4e344:	mov	r2, fp
   4e348:	bl	376c4 <fputs@plt+0x26620>
   4e34c:	b	4e324 <fputs@plt+0x3d280>
   4e350:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e354:	mov	fp, r3
   4e358:	sub	sp, sp, #36	; 0x24
   4e35c:	mov	r7, r0
   4e360:	mov	sl, r2
   4e364:	ldrb	r5, [r1, #42]	; 0x2a
   4e368:	ldr	r3, [r0, #8]
   4e36c:	ldr	r4, [r1, #8]
   4e370:	ands	r5, r5, #32
   4e374:	str	r3, [sp, #20]
   4e378:	beq	4e388 <fputs@plt+0x3d2e4>
   4e37c:	mov	r0, r4
   4e380:	bl	19588 <fputs@plt+0x84e4>
   4e384:	mov	r5, r0
   4e388:	mov	r3, #0
   4e38c:	mvn	r8, #0
   4e390:	mov	r6, r3
   4e394:	cmp	r4, #0
   4e398:	bne	4e3a4 <fputs@plt+0x3d300>
   4e39c:	add	sp, sp, #36	; 0x24
   4e3a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e3a4:	ldr	r2, [sp, #72]	; 0x48
   4e3a8:	cmp	r2, #0
   4e3ac:	beq	4e3bc <fputs@plt+0x3d318>
   4e3b0:	ldr	r2, [r2, r6, lsl #2]
   4e3b4:	cmp	r2, #0
   4e3b8:	beq	4e44c <fputs@plt+0x3d3a8>
   4e3bc:	cmp	r4, r5
   4e3c0:	beq	4e44c <fputs@plt+0x3d3a8>
   4e3c4:	ldr	r2, [sp, #76]	; 0x4c
   4e3c8:	add	r9, fp, r6
   4e3cc:	cmp	r2, r9
   4e3d0:	beq	4e44c <fputs@plt+0x3d3a8>
   4e3d4:	str	r3, [sp, #8]
   4e3d8:	add	r3, sp, #28
   4e3dc:	mov	r2, sl
   4e3e0:	mov	r1, r4
   4e3e4:	mov	r0, r7
   4e3e8:	str	r3, [sp, #4]
   4e3ec:	mov	r3, #1
   4e3f0:	str	r3, [sp]
   4e3f4:	mov	r3, #0
   4e3f8:	str	r8, [sp, #12]
   4e3fc:	bl	4e1b8 <fputs@plt+0x3d114>
   4e400:	ldrb	r3, [r4, #55]	; 0x37
   4e404:	mov	r8, r0
   4e408:	mov	r1, #111	; 0x6f
   4e40c:	mov	r2, r9
   4e410:	ldr	r0, [sp, #20]
   4e414:	tst	r3, #8
   4e418:	ldrhne	r3, [r4, #50]	; 0x32
   4e41c:	ldrheq	r3, [r4, #52]	; 0x34
   4e420:	str	r3, [sp]
   4e424:	mov	r3, r8
   4e428:	bl	2654c <fputs@plt+0x154a8>
   4e42c:	ldr	r1, [sp, #28]
   4e430:	cmp	r1, #0
   4e434:	beq	4e448 <fputs@plt+0x3d3a4>
   4e438:	ldr	r0, [r7, #8]
   4e43c:	bl	14554 <fputs@plt+0x34b0>
   4e440:	mov	r0, r7
   4e444:	bl	1933c <fputs@plt+0x8298>
   4e448:	mov	r3, r4
   4e44c:	add	r6, r6, #1
   4e450:	ldr	r4, [r4, #20]
   4e454:	b	4e394 <fputs@plt+0x3d2f0>
   4e458:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e45c:	sub	sp, sp, #44	; 0x2c
   4e460:	mov	r5, r0
   4e464:	mov	r6, r1
   4e468:	ldr	r4, [r0]
   4e46c:	str	r2, [sp, #24]
   4e470:	ldr	fp, [r0, #72]	; 0x48
   4e474:	ldr	r8, [r1, #12]
   4e478:	ldr	r1, [r1, #24]
   4e47c:	add	r3, fp, #2
   4e480:	str	r3, [r0, #72]	; 0x48
   4e484:	mov	r0, r4
   4e488:	bl	19670 <fputs@plt+0x85cc>
   4e48c:	ldr	r3, [r4, #16]
   4e490:	mov	sl, r0
   4e494:	mov	r1, #27
   4e498:	ldr	r2, [r6]
   4e49c:	ldr	r3, [r3, r0, lsl #4]
   4e4a0:	mov	r0, r5
   4e4a4:	str	r3, [sp]
   4e4a8:	mov	r3, #0
   4e4ac:	bl	2f298 <fputs@plt+0x1e1f4>
   4e4b0:	cmp	r0, #0
   4e4b4:	bne	4e7a0 <fputs@plt+0x3d6fc>
   4e4b8:	ldr	r3, [r8]
   4e4bc:	mov	r1, sl
   4e4c0:	mov	r0, r5
   4e4c4:	str	r3, [sp]
   4e4c8:	mov	r3, #1
   4e4cc:	ldr	r2, [r8, #28]
   4e4d0:	bl	26384 <fputs@plt+0x152e0>
   4e4d4:	mov	r0, r5
   4e4d8:	bl	265dc <fputs@plt+0x15538>
   4e4dc:	subs	r4, r0, #0
   4e4e0:	beq	4e7a0 <fputs@plt+0x3d6fc>
   4e4e4:	ldr	r3, [sp, #24]
   4e4e8:	mov	r1, r6
   4e4ec:	mov	r0, r5
   4e4f0:	cmp	r3, #0
   4e4f4:	ldrlt	r3, [r6, #44]	; 0x2c
   4e4f8:	ldrge	r3, [sp, #24]
   4e4fc:	str	r3, [sp, #28]
   4e500:	bl	311b8 <fputs@plt+0x20114>
   4e504:	ldr	r7, [r5, #72]	; 0x48
   4e508:	ldrh	r2, [r6, #50]	; 0x32
   4e50c:	add	r3, r7, #1
   4e510:	str	r3, [r5, #72]	; 0x48
   4e514:	subs	r3, r0, #0
   4e518:	movne	r1, r0
   4e51c:	mov	r0, r4
   4e520:	str	r3, [sp, #20]
   4e524:	ldrne	r3, [r3]
   4e528:	addne	r3, r3, #1
   4e52c:	strne	r3, [r1]
   4e530:	mvn	r3, #5
   4e534:	mov	r1, #58	; 0x3a
   4e538:	str	r2, [sp]
   4e53c:	mov	r2, r7
   4e540:	str	r3, [sp, #8]
   4e544:	ldr	r3, [sp, #20]
   4e548:	str	r3, [sp, #4]
   4e54c:	mov	r3, #0
   4e550:	bl	2666c <fputs@plt+0x155c8>
   4e554:	mov	r3, #54	; 0x36
   4e558:	mov	r2, sl
   4e55c:	mov	r1, fp
   4e560:	mov	r0, r5
   4e564:	str	r3, [sp]
   4e568:	mov	r3, r8
   4e56c:	bl	31294 <fputs@plt+0x201f0>
   4e570:	mov	r3, #0
   4e574:	mov	r2, fp
   4e578:	mov	r1, #108	; 0x6c
   4e57c:	mov	r0, r4
   4e580:	bl	26ab4 <fputs@plt+0x15a10>
   4e584:	mov	r9, r0
   4e588:	mov	r0, r5
   4e58c:	bl	149d0 <fputs@plt+0x392c>
   4e590:	mov	r3, #0
   4e594:	add	r2, sp, #36	; 0x24
   4e598:	mov	r8, r0
   4e59c:	mov	r1, r6
   4e5a0:	mov	r0, r5
   4e5a4:	str	r3, [sp]
   4e5a8:	strd	r2, [sp, #4]
   4e5ac:	mov	r2, fp
   4e5b0:	str	r3, [sp, #12]
   4e5b4:	mov	r3, r8
   4e5b8:	bl	4e1b8 <fputs@plt+0x3d114>
   4e5bc:	mov	r1, #109	; 0x6d
   4e5c0:	mov	r3, r8
   4e5c4:	mov	r2, r7
   4e5c8:	mov	r0, r4
   4e5cc:	bl	26ab4 <fputs@plt+0x15a10>
   4e5d0:	ldr	r1, [sp, #36]	; 0x24
   4e5d4:	cmp	r1, #0
   4e5d8:	beq	4e5ec <fputs@plt+0x3d548>
   4e5dc:	ldr	r0, [r5, #8]
   4e5e0:	bl	14554 <fputs@plt+0x34b0>
   4e5e4:	mov	r0, r5
   4e5e8:	bl	1933c <fputs@plt+0x8298>
   4e5ec:	add	r3, r9, #1
   4e5f0:	mov	r2, fp
   4e5f4:	mov	r1, #7
   4e5f8:	mov	r0, r4
   4e5fc:	bl	26ab4 <fputs@plt+0x15a10>
   4e600:	mov	r1, r9
   4e604:	mov	r0, r4
   4e608:	bl	1b664 <fputs@plt+0xa5c0>
   4e60c:	ldr	r3, [sp, #24]
   4e610:	cmp	r3, #0
   4e614:	bge	4e62c <fputs@plt+0x3d588>
   4e618:	mov	r3, sl
   4e61c:	mov	r1, #119	; 0x77
   4e620:	ldr	r2, [sp, #28]
   4e624:	mov	r0, r4
   4e628:	bl	26ab4 <fputs@plt+0x15a10>
   4e62c:	mvn	r3, #5
   4e630:	add	r9, fp, #1
   4e634:	str	sl, [sp]
   4e638:	mov	r1, #55	; 0x37
   4e63c:	mov	r2, r9
   4e640:	str	r3, [sp, #8]
   4e644:	mov	r0, r4
   4e648:	ldr	r3, [sp, #20]
   4e64c:	str	r3, [sp, #4]
   4e650:	ldr	r3, [sp, #28]
   4e654:	bl	2666c <fputs@plt+0x155c8>
   4e658:	ldr	r3, [sp, #24]
   4e65c:	mov	r0, r4
   4e660:	cmp	r3, #0
   4e664:	movge	r1, #17
   4e668:	movlt	r1, #1
   4e66c:	bl	18814 <fputs@plt+0x7770>
   4e670:	mov	r3, #0
   4e674:	mov	r2, r7
   4e678:	mov	r1, #106	; 0x6a
   4e67c:	mov	r0, r4
   4e680:	bl	26ab4 <fputs@plt+0x15a10>
   4e684:	ldrb	r3, [r6, #54]	; 0x36
   4e688:	str	r0, [sp, #24]
   4e68c:	ldr	r2, [sp, #20]
   4e690:	ldr	sl, [r4, #32]
   4e694:	cmp	r3, #0
   4e698:	cmpne	r2, #0
   4e69c:	beq	4e6e8 <fputs@plt+0x3d644>
   4e6a0:	add	r3, sl, #3
   4e6a4:	mov	r0, r4
   4e6a8:	mov	r1, r3
   4e6ac:	str	r3, [sp, #20]
   4e6b0:	bl	26c6c <fputs@plt+0x15bc8>
   4e6b4:	ldrh	r2, [r6, #50]	; 0x32
   4e6b8:	mov	r1, #99	; 0x63
   4e6bc:	mov	r0, r4
   4e6c0:	ldr	r3, [sp, #20]
   4e6c4:	ldr	sl, [r4, #32]
   4e6c8:	str	r8, [sp]
   4e6cc:	str	r2, [sp, #4]
   4e6d0:	mov	r2, r7
   4e6d4:	bl	26634 <fputs@plt+0x15590>
   4e6d8:	mov	r2, r6
   4e6dc:	mov	r1, #2
   4e6e0:	mov	r0, r5
   4e6e4:	bl	37a2c <fputs@plt+0x26988>
   4e6e8:	mov	r3, r8
   4e6ec:	mov	r2, r7
   4e6f0:	str	r9, [sp]
   4e6f4:	mov	r1, #100	; 0x64
   4e6f8:	mov	r0, r4
   4e6fc:	bl	2654c <fputs@plt+0x154a8>
   4e700:	mvn	r3, #0
   4e704:	mov	r2, r9
   4e708:	mov	r1, #105	; 0x69
   4e70c:	mov	r0, r4
   4e710:	str	r3, [sp]
   4e714:	mov	r3, #0
   4e718:	bl	2654c <fputs@plt+0x154a8>
   4e71c:	mov	r3, #0
   4e720:	mov	r2, r9
   4e724:	mov	r1, #110	; 0x6e
   4e728:	mov	r0, r4
   4e72c:	str	r3, [sp]
   4e730:	mov	r3, r8
   4e734:	bl	2654c <fputs@plt+0x154a8>
   4e738:	mov	r1, #16
   4e73c:	mov	r0, r4
   4e740:	bl	18814 <fputs@plt+0x7770>
   4e744:	mov	r1, r8
   4e748:	mov	r0, r5
   4e74c:	bl	19530 <fputs@plt+0x848c>
   4e750:	mov	r3, sl
   4e754:	mov	r2, r7
   4e758:	mov	r1, #3
   4e75c:	mov	r0, r4
   4e760:	bl	26ab4 <fputs@plt+0x15a10>
   4e764:	mov	r0, r4
   4e768:	ldr	r1, [sp, #24]
   4e76c:	bl	1b664 <fputs@plt+0xa5c0>
   4e770:	mov	r2, fp
   4e774:	mov	r1, #61	; 0x3d
   4e778:	mov	r0, r4
   4e77c:	bl	26a50 <fputs@plt+0x159ac>
   4e780:	mov	r2, r9
   4e784:	mov	r1, #61	; 0x3d
   4e788:	mov	r0, r4
   4e78c:	bl	26a50 <fputs@plt+0x159ac>
   4e790:	mov	r2, r7
   4e794:	mov	r1, #61	; 0x3d
   4e798:	mov	r0, r4
   4e79c:	bl	26a50 <fputs@plt+0x159ac>
   4e7a0:	add	sp, sp, #44	; 0x2c
   4e7a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e7a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4e7ac:	mov	r6, r0
   4e7b0:	mov	r7, r1
   4e7b4:	mov	r8, r2
   4e7b8:	ldr	r4, [r1, #8]
   4e7bc:	cmp	r4, #0
   4e7c0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4e7c4:	cmp	r8, #0
   4e7c8:	ldrhne	r9, [r4, #52]	; 0x34
   4e7cc:	movne	r5, #0
   4e7d0:	bne	4e834 <fputs@plt+0x3d790>
   4e7d4:	ldr	r0, [r6]
   4e7d8:	ldr	r1, [r7, #64]	; 0x40
   4e7dc:	bl	19670 <fputs@plt+0x85cc>
   4e7e0:	mov	r2, r0
   4e7e4:	mov	r1, #0
   4e7e8:	mov	r0, r6
   4e7ec:	bl	48fa8 <fputs@plt+0x37f04>
   4e7f0:	mvn	r2, #0
   4e7f4:	mov	r1, r4
   4e7f8:	mov	r0, r6
   4e7fc:	bl	4e458 <fputs@plt+0x3d3b4>
   4e800:	b	4e83c <fputs@plt+0x3d798>
   4e804:	ldr	r2, [r4, #4]
   4e808:	lsl	r3, r5, #1
   4e80c:	ldrsh	r3, [r2, r3]
   4e810:	cmp	r3, #0
   4e814:	blt	4e830 <fputs@plt+0x3d78c>
   4e818:	ldr	r3, [r4, #32]
   4e81c:	mov	r1, r8
   4e820:	ldr	r0, [r3, r5, lsl #2]
   4e824:	bl	1233c <fputs@plt+0x1298>
   4e828:	cmp	r0, #0
   4e82c:	beq	4e7d4 <fputs@plt+0x3d730>
   4e830:	add	r5, r5, #1
   4e834:	cmp	r5, r9
   4e838:	blt	4e804 <fputs@plt+0x3d760>
   4e83c:	ldr	r4, [r4, #20]
   4e840:	b	4e7bc <fputs@plt+0x3d718>
   4e844:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4e848:	mov	r8, r0
   4e84c:	mov	r9, r1
   4e850:	mov	r4, #0
   4e854:	ldr	r7, [r0]
   4e858:	ldr	r6, [r7, #16]
   4e85c:	add	r6, r6, #12
   4e860:	ldr	r3, [r7, #20]
   4e864:	cmp	r3, r4
   4e868:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   4e86c:	ldr	r3, [r6, r4, lsl #4]
   4e870:	ldr	r5, [r3, #16]
   4e874:	cmp	r5, #0
   4e878:	addeq	r4, r4, #1
   4e87c:	beq	4e860 <fputs@plt+0x3d7bc>
   4e880:	mov	r2, r9
   4e884:	mov	r0, r8
   4e888:	ldr	r1, [r5, #8]
   4e88c:	bl	4e7a8 <fputs@plt+0x3d704>
   4e890:	ldr	r5, [r5]
   4e894:	b	4e874 <fputs@plt+0x3d7d0>
   4e898:	ldr	r3, [r1]
   4e89c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e8a0:	sub	sp, sp, #132	; 0x84
   4e8a4:	str	r3, [sp, #56]	; 0x38
   4e8a8:	ldr	r3, [r3]
   4e8ac:	str	r3, [sp, #24]
   4e8b0:	ldr	r3, [r3]
   4e8b4:	str	r3, [sp, #28]
   4e8b8:	ldrb	r3, [r3, #69]	; 0x45
   4e8bc:	cmp	r3, #0
   4e8c0:	bne	4eaf4 <fputs@plt+0x3da50>
   4e8c4:	mov	r3, #48	; 0x30
   4e8c8:	mov	r5, r1
   4e8cc:	str	r0, [sp, #44]	; 0x2c
   4e8d0:	str	r2, [sp, #52]	; 0x34
   4e8d4:	mul	r3, r3, r2
   4e8d8:	str	r3, [sp, #48]	; 0x30
   4e8dc:	ldr	r3, [r1, #20]
   4e8e0:	ldr	r2, [sp, #48]	; 0x30
   4e8e4:	add	r4, r3, r2
   4e8e8:	ldr	r2, [sp, #56]	; 0x38
   4e8ec:	add	r2, r2, #68	; 0x44
   4e8f0:	str	r2, [sp, #40]	; 0x28
   4e8f4:	ldr	r0, [sp, #40]	; 0x28
   4e8f8:	ldr	r2, [sp, #48]	; 0x30
   4e8fc:	ldr	r3, [r3, r2]
   4e900:	ldr	r9, [r3, #12]
   4e904:	str	r3, [sp, #20]
   4e908:	mov	r1, r9
   4e90c:	bl	19984 <fputs@plt+0x88e0>
   4e910:	ldr	r3, [sp, #20]
   4e914:	mov	fp, r0
   4e918:	str	r1, [sp, #32]
   4e91c:	ldrb	r7, [r3]
   4e920:	ldr	r8, [r3, #4]
   4e924:	cmp	r7, #75	; 0x4b
   4e928:	bne	4eb04 <fputs@plt+0x3da60>
   4e92c:	tst	r8, #2048	; 0x800
   4e930:	ldr	r1, [r3, #20]
   4e934:	ldr	r0, [sp, #40]	; 0x28
   4e938:	beq	4eafc <fputs@plt+0x3da58>
   4e93c:	bl	19884 <fputs@plt+0x87e0>
   4e940:	strd	r0, [r4, #32]
   4e944:	ldr	r1, [sp, #20]
   4e948:	ldr	r0, [sp, #40]	; 0x28
   4e94c:	bl	19984 <fputs@plt+0x88e0>
   4e950:	tst	r8, #1
   4e954:	mov	sl, r0
   4e958:	moveq	r3, #0
   4e95c:	mov	r6, r1
   4e960:	streq	r3, [sp, #64]	; 0x40
   4e964:	beq	4e98c <fputs@plt+0x3d8e8>
   4e968:	ldr	r3, [sp, #20]
   4e96c:	ldr	r0, [sp, #40]	; 0x28
   4e970:	ldrsh	r1, [r3, #36]	; 0x24
   4e974:	bl	158c0 <fputs@plt+0x481c>
   4e978:	subs	r3, r0, #1
   4e97c:	orr	sl, sl, r0
   4e980:	orr	r6, r6, r1
   4e984:	str	r3, [sp, #64]	; 0x40
   4e988:	sbc	r3, r1, #0
   4e98c:	str	r3, [sp, #68]	; 0x44
   4e990:	mvn	r3, #0
   4e994:	mov	r0, r7
   4e998:	str	r3, [r4, #4]
   4e99c:	str	r3, [r4, #8]
   4e9a0:	mov	r3, #0
   4e9a4:	str	sl, [r4, #40]	; 0x28
   4e9a8:	strh	r3, [r4, #18]
   4e9ac:	str	r6, [r4, #44]	; 0x2c
   4e9b0:	bl	197d8 <fputs@plt+0x8734>
   4e9b4:	subs	r8, r0, #0
   4e9b8:	beq	4eeb0 <fputs@plt+0x3de0c>
   4e9bc:	mov	r0, r9
   4e9c0:	movw	r9, #8191	; 0x1fff
   4e9c4:	bl	14844 <fputs@plt+0x37a0>
   4e9c8:	ldr	r3, [sp, #20]
   4e9cc:	mov	r2, r0
   4e9d0:	ldr	r0, [r3, #16]
   4e9d4:	bl	14844 <fputs@plt+0x37a0>
   4e9d8:	ldr	ip, [r4, #32]
   4e9dc:	mov	r8, r0
   4e9e0:	ldr	r3, [r4, #36]	; 0x24
   4e9e4:	str	r2, [sp]
   4e9e8:	mov	r2, fp
   4e9ec:	and	r0, fp, ip
   4e9f0:	ldr	ip, [sp, #32]
   4e9f4:	and	r1, ip, r3
   4e9f8:	orrs	r3, r0, r1
   4e9fc:	ldr	r0, [sp, #44]	; 0x2c
   4ea00:	movne	r3, #2048	; 0x800
   4ea04:	moveq	r3, r9
   4ea08:	str	r3, [sp, #56]	; 0x38
   4ea0c:	add	r3, sp, #96	; 0x60
   4ea10:	str	r3, [sp, #8]
   4ea14:	add	r3, sp, #92	; 0x5c
   4ea18:	str	r3, [sp, #4]
   4ea1c:	mov	r3, ip
   4ea20:	bl	1ac4c <fputs@plt+0x9ba8>
   4ea24:	cmp	r0, #0
   4ea28:	beq	4ea78 <fputs@plt+0x3d9d4>
   4ea2c:	ldr	r3, [sp, #92]	; 0x5c
   4ea30:	cmp	r7, #75	; 0x4b
   4ea34:	str	r3, [r4, #8]
   4ea38:	ldr	r3, [sp, #96]	; 0x60
   4ea3c:	str	r3, [r4, #12]
   4ea40:	moveq	r3, #1
   4ea44:	beq	4ea6c <fputs@plt+0x3d9c8>
   4ea48:	cmp	r7, #76	; 0x4c
   4ea4c:	moveq	r3, #256	; 0x100
   4ea50:	beq	4ea6c <fputs@plt+0x3d9c8>
   4ea54:	cmp	r7, #73	; 0x49
   4ea58:	movne	r3, #2
   4ea5c:	subne	r2, r7, #79	; 0x4f
   4ea60:	lslne	r3, r3, r2
   4ea64:	moveq	r3, #128	; 0x80
   4ea68:	uxthne	r3, r3
   4ea6c:	ldr	r2, [sp, #56]	; 0x38
   4ea70:	and	r3, r3, r2
   4ea74:	strh	r3, [r4, #18]
   4ea78:	cmp	r7, #73	; 0x49
   4ea7c:	ldrheq	r3, [r4, #20]
   4ea80:	orreq	r3, r3, #2048	; 0x800
   4ea84:	strheq	r3, [r4, #20]
   4ea88:	cmp	r8, #0
   4ea8c:	beq	4ecf4 <fputs@plt+0x3dc50>
   4ea90:	add	r3, sp, #96	; 0x60
   4ea94:	str	r8, [sp]
   4ea98:	ldr	r0, [sp, #44]	; 0x2c
   4ea9c:	str	r3, [sp, #8]
   4eaa0:	add	r3, sp, #92	; 0x5c
   4eaa4:	str	r3, [sp, #4]
   4eaa8:	ldrd	r2, [r4, #32]
   4eaac:	bl	1ac4c <fputs@plt+0x9ba8>
   4eab0:	cmp	r0, #0
   4eab4:	beq	4ecf4 <fputs@plt+0x3dc50>
   4eab8:	ldr	r3, [r4, #8]
   4eabc:	cmp	r3, #0
   4eac0:	blt	4eea0 <fputs@plt+0x3ddfc>
   4eac4:	mov	r2, #0
   4eac8:	ldr	r1, [sp, #20]
   4eacc:	ldr	r0, [sp, #28]
   4ead0:	bl	20308 <fputs@plt+0xf264>
   4ead4:	ldr	r3, [sp, #28]
   4ead8:	mov	r9, r0
   4eadc:	ldrb	r2, [r3, #69]	; 0x45
   4eae0:	cmp	r2, #0
   4eae4:	beq	4eb2c <fputs@plt+0x3da88>
   4eae8:	mov	r1, r0
   4eaec:	mov	r0, r3
   4eaf0:	bl	1f4b0 <fputs@plt+0xe40c>
   4eaf4:	add	sp, sp, #132	; 0x84
   4eaf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4eafc:	bl	19820 <fputs@plt+0x877c>
   4eb00:	b	4e940 <fputs@plt+0x3d89c>
   4eb04:	cmp	r7, #76	; 0x4c
   4eb08:	moveq	r2, #0
   4eb0c:	moveq	r3, #0
   4eb10:	strdeq	r2, [r4, #32]
   4eb14:	beq	4e944 <fputs@plt+0x3d8a0>
   4eb18:	ldr	r3, [sp, #20]
   4eb1c:	ldr	r0, [sp, #40]	; 0x28
   4eb20:	ldr	r1, [r3, #16]
   4eb24:	bl	19984 <fputs@plt+0x88e0>
   4eb28:	b	4e940 <fputs@plt+0x3d89c>
   4eb2c:	mov	r1, r0
   4eb30:	mov	r2, #3
   4eb34:	mov	r0, r5
   4eb38:	bl	1f94c <fputs@plt+0xe8a8>
   4eb3c:	subs	r1, r0, #0
   4eb40:	beq	4eaf4 <fputs@plt+0x3da50>
   4eb44:	ldr	r0, [r5, #20]
   4eb48:	mov	r8, #48	; 0x30
   4eb4c:	ldr	r2, [sp, #52]	; 0x34
   4eb50:	mla	r8, r8, r1, r0
   4eb54:	bl	197f8 <fputs@plt+0x8754>
   4eb58:	cmp	r7, #73	; 0x49
   4eb5c:	ldr	r4, [r5, #20]
   4eb60:	ldrheq	r2, [r8, #20]
   4eb64:	ldr	r3, [sp, #48]	; 0x30
   4eb68:	orreq	r2, r2, #2048	; 0x800
   4eb6c:	add	r4, r4, r3
   4eb70:	strheq	r2, [r8, #20]
   4eb74:	ldrh	r2, [r4, #20]
   4eb78:	ldr	r3, [sp, #24]
   4eb7c:	orr	r2, r2, #8
   4eb80:	strh	r2, [r4, #20]
   4eb84:	ldr	r2, [r3]
   4eb88:	ldrh	r7, [r2, #64]	; 0x40
   4eb8c:	ands	r7, r7, #512	; 0x200
   4eb90:	bne	4eea8 <fputs@plt+0x3de04>
   4eb94:	ldrb	r2, [r9]
   4eb98:	cmp	r2, #79	; 0x4f
   4eb9c:	cmpne	r2, #73	; 0x49
   4eba0:	bne	4ec08 <fputs@plt+0x3db64>
   4eba4:	ldr	r2, [r9, #4]
   4eba8:	tst	r2, #1
   4ebac:	bne	4ec08 <fputs@plt+0x3db64>
   4ebb0:	ldr	r0, [r9, #12]
   4ebb4:	bl	14d98 <fputs@plt+0x3cf4>
   4ebb8:	mov	r2, r0
   4ebbc:	ldr	r0, [r9, #16]
   4ebc0:	str	r2, [sp, #60]	; 0x3c
   4ebc4:	bl	14d98 <fputs@plt+0x3cf4>
   4ebc8:	ldr	r2, [sp, #60]	; 0x3c
   4ebcc:	cmp	r2, r0
   4ebd0:	beq	4ebe0 <fputs@plt+0x3db3c>
   4ebd4:	cmp	r0, #66	; 0x42
   4ebd8:	cmphi	r2, #66	; 0x42
   4ebdc:	bls	4ec08 <fputs@plt+0x3db64>
   4ebe0:	ldr	r1, [r9, #12]
   4ebe4:	ldr	r2, [r9, #16]
   4ebe8:	ldr	r0, [sp, #24]
   4ebec:	bl	32108 <fputs@plt+0x21064>
   4ebf0:	cmp	r0, #0
   4ebf4:	bne	4ee48 <fputs@plt+0x3dda4>
   4ebf8:	ldrh	r2, [r4, #18]
   4ebfc:	mov	r7, #2048	; 0x800
   4ec00:	orr	r2, r2, #2048	; 0x800
   4ec04:	strh	r2, [r4, #18]
   4ec08:	ldr	r1, [r9, #12]
   4ec0c:	ldr	ip, [r9, #16]
   4ec10:	ldr	r0, [r1, #4]
   4ec14:	ldr	r2, [ip, #4]
   4ec18:	and	r0, r0, #256	; 0x100
   4ec1c:	and	lr, r2, #256	; 0x100
   4ec20:	cmp	lr, r0
   4ec24:	bne	4ec54 <fputs@plt+0x3dbb0>
   4ec28:	cmp	lr, #0
   4ec2c:	bicne	r2, r2, #256	; 0x100
   4ec30:	strne	r2, [ip, #4]
   4ec34:	bne	4ec54 <fputs@plt+0x3dbb0>
   4ec38:	ldr	r0, [sp, #24]
   4ec3c:	bl	31fa8 <fputs@plt+0x20f04>
   4ec40:	cmp	r0, #0
   4ec44:	ldrne	r1, [r9, #12]
   4ec48:	ldrne	r2, [r1, #4]
   4ec4c:	orrne	r2, r2, #256	; 0x100
   4ec50:	strne	r2, [r1, #4]
   4ec54:	ldr	r1, [r9, #12]
   4ec58:	ldr	r2, [r9, #16]
   4ec5c:	ldr	r3, [sp, #64]	; 0x40
   4ec60:	str	r2, [r9, #12]
   4ec64:	ldrb	r2, [r9]
   4ec68:	str	r1, [r9, #16]
   4ec6c:	orr	fp, r3, fp
   4ec70:	ldr	r3, [sp, #68]	; 0x44
   4ec74:	cmp	r2, #79	; 0x4f
   4ec78:	subhi	r2, r2, #80	; 0x50
   4ec7c:	eorhi	r2, r2, #2
   4ec80:	addhi	r2, r2, #80	; 0x50
   4ec84:	strbhi	r2, [r9]
   4ec88:	ldr	r2, [sp, #92]	; 0x5c
   4ec8c:	str	r2, [r8, #8]
   4ec90:	ldr	r2, [sp, #96]	; 0x60
   4ec94:	str	r2, [r8, #12]
   4ec98:	ldr	r2, [sp, #32]
   4ec9c:	str	fp, [r8, #32]
   4eca0:	str	sl, [r8, #40]	; 0x28
   4eca4:	str	r6, [r8, #44]	; 0x2c
   4eca8:	orr	r2, r3, r2
   4ecac:	str	r2, [r8, #36]	; 0x24
   4ecb0:	ldrb	r3, [r9]
   4ecb4:	cmp	r3, #75	; 0x4b
   4ecb8:	moveq	r3, #1
   4ecbc:	beq	4ece4 <fputs@plt+0x3dc40>
   4ecc0:	cmp	r3, #76	; 0x4c
   4ecc4:	moveq	r3, #256	; 0x100
   4ecc8:	beq	4ece4 <fputs@plt+0x3dc40>
   4eccc:	cmp	r3, #73	; 0x49
   4ecd0:	subne	r2, r3, #79	; 0x4f
   4ecd4:	movne	r3, #2
   4ecd8:	lslne	r3, r3, r2
   4ecdc:	moveq	r3, #128	; 0x80
   4ece0:	uxthne	r3, r3
   4ece4:	ldr	r9, [sp, #56]	; 0x38
   4ece8:	add	r7, r7, r3
   4ecec:	and	r9, r9, r7
   4ecf0:	strh	r9, [r8, #18]
   4ecf4:	ldrb	r3, [r5, #8]
   4ecf8:	cmp	r3, #72	; 0x48
   4ecfc:	bne	4f8e4 <fputs@plt+0x3e840>
   4ed00:	ldr	r3, [sp, #20]
   4ed04:	ldrb	r3, [r3]
   4ed08:	cmp	r3, #151	; 0x97
   4ed0c:	bne	4f8e4 <fputs@plt+0x3e840>
   4ed10:	ldr	r3, [sp, #20]
   4ed14:	ldr	r3, [r3, #20]
   4ed18:	cmp	r3, #0
   4ed1c:	beq	4f8e4 <fputs@plt+0x3e840>
   4ed20:	ldr	r2, [r3]
   4ed24:	cmp	r2, #2
   4ed28:	bne	4f8e4 <fputs@plt+0x3e840>
   4ed2c:	ldr	r1, [sp, #20]
   4ed30:	ldr	r3, [sp, #24]
   4ed34:	ldr	r3, [r3]
   4ed38:	str	r3, [sp, #32]
   4ed3c:	mov	r3, #0
   4ed40:	ldr	r0, [sp, #32]
   4ed44:	str	r3, [sp]
   4ed48:	mov	r3, #1
   4ed4c:	ldr	r1, [r1, #8]
   4ed50:	bl	1d4a4 <fputs@plt+0xc400>
   4ed54:	cmp	r0, #0
   4ed58:	beq	4f8e4 <fputs@plt+0x3e840>
   4ed5c:	ldrh	r3, [r0, #2]
   4ed60:	tst	r3, #4
   4ed64:	str	r3, [sp, #56]	; 0x38
   4ed68:	beq	4f8e4 <fputs@plt+0x3e840>
   4ed6c:	ldr	r3, [r0, #4]
   4ed70:	ldrh	r2, [r3]
   4ed74:	ldrb	r3, [r3, #2]
   4ed78:	strh	r2, [sp, #92]	; 0x5c
   4ed7c:	strb	r3, [sp, #94]	; 0x5e
   4ed80:	ldr	r3, [sp, #20]
   4ed84:	ldr	r7, [r3, #20]
   4ed88:	ldr	r3, [r7, #4]
   4ed8c:	ldr	r6, [r3, #20]
   4ed90:	ldrb	r3, [r6]
   4ed94:	cmp	r3, #152	; 0x98
   4ed98:	bne	4f8e4 <fputs@plt+0x3e840>
   4ed9c:	ldrb	r3, [sp, #93]	; 0x5d
   4eda0:	mov	r0, r6
   4eda4:	ldrb	fp, [sp, #92]	; 0x5c
   4eda8:	str	r3, [sp, #60]	; 0x3c
   4edac:	ldrb	r3, [sp, #94]	; 0x5e
   4edb0:	str	r3, [sp, #80]	; 0x50
   4edb4:	bl	14d98 <fputs@plt+0x3cf4>
   4edb8:	cmp	r0, #66	; 0x42
   4edbc:	bne	4f8e4 <fputs@plt+0x3e840>
   4edc0:	ldr	r3, [r6, #44]	; 0x2c
   4edc4:	ldrb	r3, [r3, #42]	; 0x2a
   4edc8:	tst	r3, #16
   4edcc:	bne	4f8e4 <fputs@plt+0x3e840>
   4edd0:	ldr	r3, [r7, #4]
   4edd4:	ldr	r0, [r3]
   4edd8:	bl	14844 <fputs@plt+0x37a0>
   4eddc:	ldrb	sl, [r0]
   4ede0:	mov	r9, r0
   4ede4:	cmp	sl, #135	; 0x87
   4ede8:	bne	4f648 <fputs@plt+0x3e5a4>
   4edec:	ldr	r3, [sp, #24]
   4edf0:	ldrsh	r6, [r0, #32]
   4edf4:	ldr	r3, [r3, #480]	; 0x1e0
   4edf8:	cmp	r3, #0
   4edfc:	bne	4f5e0 <fputs@plt+0x3e53c>
   4ee00:	mov	r8, #0
   4ee04:	mov	r7, r8
   4ee08:	ldr	r3, [sp, #24]
   4ee0c:	cmp	r6, #32
   4ee10:	suble	r6, r6, #1
   4ee14:	movle	r1, #1
   4ee18:	mvngt	r2, #0
   4ee1c:	ldr	r3, [r3, #8]
   4ee20:	ldrle	r2, [r3, #188]	; 0xbc
   4ee24:	strgt	r2, [r3, #188]	; 0xbc
   4ee28:	orrle	r6, r2, r1, lsl r6
   4ee2c:	strle	r6, [r3, #188]	; 0xbc
   4ee30:	cmp	r7, #0
   4ee34:	moveq	fp, r7
   4ee38:	moveq	r6, r7
   4ee3c:	beq	4f77c <fputs@plt+0x3e6d8>
   4ee40:	mov	r6, #0
   4ee44:	b	4f66c <fputs@plt+0x3e5c8>
   4ee48:	ldr	r1, [pc, #3276]	; 4fb1c <fputs@plt+0x3ea78>
   4ee4c:	ldr	r0, [r0]
   4ee50:	bl	1233c <fputs@plt+0x1298>
   4ee54:	cmp	r0, #0
   4ee58:	beq	4ebf8 <fputs@plt+0x3db54>
   4ee5c:	ldr	r1, [r9, #12]
   4ee60:	ldr	r0, [sp, #24]
   4ee64:	bl	31fa8 <fputs@plt+0x20f04>
   4ee68:	subs	r2, r0, #0
   4ee6c:	ldr	r1, [r9, #16]
   4ee70:	ldrne	r2, [r2]
   4ee74:	ldr	r0, [sp, #24]
   4ee78:	str	r2, [sp, #60]	; 0x3c
   4ee7c:	bl	31fa8 <fputs@plt+0x20f04>
   4ee80:	ldr	r2, [sp, #60]	; 0x3c
   4ee84:	subs	r1, r0, #0
   4ee88:	ldrne	r1, [r1]
   4ee8c:	mov	r0, r2
   4ee90:	bl	1233c <fputs@plt+0x1298>
   4ee94:	cmp	r0, #0
   4ee98:	beq	4ebf8 <fputs@plt+0x3db54>
   4ee9c:	b	4ec08 <fputs@plt+0x3db64>
   4eea0:	ldr	r9, [sp, #20]
   4eea4:	mov	r8, r4
   4eea8:	mov	r7, #0
   4eeac:	b	4ec08 <fputs@plt+0x3db64>
   4eeb0:	cmp	r7, #74	; 0x4a
   4eeb4:	bne	4ef7c <fputs@plt+0x3ded8>
   4eeb8:	ldrb	r3, [r5, #8]
   4eebc:	cmp	r3, #72	; 0x48
   4eec0:	bne	4ecf4 <fputs@plt+0x3dc50>
   4eec4:	ldr	r3, [sp, #20]
   4eec8:	mov	r6, r8
   4eecc:	mov	r9, r8
   4eed0:	ldr	r7, [pc, #3144]	; 4fb20 <fputs@plt+0x3ea7c>
   4eed4:	ldr	sl, [r3, #20]
   4eed8:	mov	r2, #0
   4eedc:	ldr	r3, [sp, #20]
   4eee0:	ldr	r0, [sp, #28]
   4eee4:	ldrb	r4, [r7], #1
   4eee8:	ldr	r1, [r3, #12]
   4eeec:	bl	20308 <fputs@plt+0xf264>
   4eef0:	ldr	r3, [sl, #4]
   4eef4:	mov	r8, r0
   4eef8:	mov	r2, #0
   4eefc:	ldr	r0, [sp, #28]
   4ef00:	ldr	r1, [r3, r6]
   4ef04:	add	r6, r6, #20
   4ef08:	bl	20308 <fputs@plt+0xf264>
   4ef0c:	mov	r3, r0
   4ef10:	mov	r2, r8
   4ef14:	str	r9, [sp]
   4ef18:	mov	r1, r4
   4ef1c:	ldr	r0, [sp, #24]
   4ef20:	bl	2f878 <fputs@plt+0x1e7d4>
   4ef24:	mov	r4, r0
   4ef28:	ldr	r1, [sp, #20]
   4ef2c:	bl	157a4 <fputs@plt+0x4700>
   4ef30:	mov	r1, r4
   4ef34:	mov	r2, #3
   4ef38:	mov	r0, r5
   4ef3c:	bl	1f94c <fputs@plt+0xe8a8>
   4ef40:	mov	r2, r0
   4ef44:	mov	r8, r0
   4ef48:	ldr	r0, [sp, #44]	; 0x2c
   4ef4c:	mov	r1, r5
   4ef50:	bl	4e898 <fputs@plt+0x3d7f4>
   4ef54:	ldr	r4, [r5, #20]
   4ef58:	mov	r1, r8
   4ef5c:	ldr	r2, [sp, #52]	; 0x34
   4ef60:	mov	r0, r4
   4ef64:	bl	197f8 <fputs@plt+0x8754>
   4ef68:	cmp	r6, #40	; 0x28
   4ef6c:	bne	4eed8 <fputs@plt+0x3de34>
   4ef70:	ldr	r3, [sp, #48]	; 0x30
   4ef74:	add	r4, r4, r3
   4ef78:	b	4ecf4 <fputs@plt+0x3dc50>
   4ef7c:	cmp	r7, #71	; 0x47
   4ef80:	bne	4ecf4 <fputs@plt+0x3dc50>
   4ef84:	mov	r2, #416	; 0x1a0
   4ef88:	mov	r3, #0
   4ef8c:	ldr	r0, [sp, #28]
   4ef90:	bl	1d308 <fputs@plt+0xc264>
   4ef94:	cmp	r0, #0
   4ef98:	mov	r6, r0
   4ef9c:	str	r0, [r4, #12]
   4efa0:	beq	4f358 <fputs@plt+0x3e2b4>
   4efa4:	ldrh	r3, [r4, #20]
   4efa8:	mov	r2, #384	; 0x180
   4efac:	mov	r1, r8
   4efb0:	orr	r3, r3, #16
   4efb4:	strh	r3, [r4, #20]
   4efb8:	add	r3, r0, #24
   4efbc:	mov	r0, r3
   4efc0:	bl	10e88 <memset@plt>
   4efc4:	mov	r3, r0
   4efc8:	mov	r0, r6
   4efcc:	str	r8, [r6, #12]
   4efd0:	ldr	r2, [sp, #56]	; 0x38
   4efd4:	ldr	r1, [sp, #20]
   4efd8:	stm	r6, {r2, r8}
   4efdc:	mov	r2, #8
   4efe0:	str	r3, [r6, #20]
   4efe4:	str	r2, [r6, #16]
   4efe8:	mov	r2, r7
   4efec:	bl	1fa90 <fputs@plt+0xe9ec>
   4eff0:	mov	r1, r6
   4eff4:	ldr	r0, [sp, #44]	; 0x2c
   4eff8:	bl	4fb30 <fputs@plt+0x3ea8c>
   4effc:	ldr	r3, [sp, #28]
   4f000:	ldrb	r3, [r3, #69]	; 0x45
   4f004:	cmp	r3, #0
   4f008:	bne	4f358 <fputs@plt+0x3e2b4>
   4f00c:	ldr	sl, [r6, #12]
   4f010:	mvn	fp, #0
   4f014:	ldr	r9, [r6, #20]
   4f018:	sub	r3, sl, #1
   4f01c:	mvn	sl, #0
   4f020:	strd	sl, [sp, #32]
   4f024:	str	r3, [sp, #60]	; 0x3c
   4f028:	ldr	r3, [sp, #60]	; 0x3c
   4f02c:	orr	r2, sl, fp
   4f030:	cmp	r2, #0
   4f034:	mvn	r3, r3
   4f038:	lsr	r3, r3, #31
   4f03c:	moveq	r3, #0
   4f040:	cmp	r3, #0
   4f044:	bne	4f078 <fputs@plt+0x3dfd4>
   4f048:	add	r3, r6, #416	; 0x1a0
   4f04c:	strd	sl, [r3, #-8]
   4f050:	orrs	r3, sl, fp
   4f054:	movne	r3, #512	; 0x200
   4f058:	moveq	r3, #0
   4f05c:	strh	r3, [r4, #18]
   4f060:	beq	4f330 <fputs@plt+0x3e28c>
   4f064:	ldr	r3, [r6, #12]
   4f068:	cmp	r3, #2
   4f06c:	bne	4f330 <fputs@plt+0x3e28c>
   4f070:	mov	sl, #1
   4f074:	b	4f318 <fputs@plt+0x3e274>
   4f078:	ldrh	r3, [r9, #18]
   4f07c:	ubfx	r7, r3, #0, #9
   4f080:	str	r3, [sp, #80]	; 0x50
   4f084:	cmp	r7, #0
   4f088:	bne	4f1a4 <fputs@plt+0x3e100>
   4f08c:	mov	r2, #408	; 0x198
   4f090:	mov	r3, #0
   4f094:	ldr	r0, [sp, #28]
   4f098:	bl	1c810 <fputs@plt+0xb76c>
   4f09c:	subs	r8, r0, #0
   4f0a0:	beq	4f154 <fputs@plt+0x3e0b0>
   4f0a4:	ldrh	r3, [r9, #20]
   4f0a8:	mov	r2, #384	; 0x180
   4f0ac:	mov	r1, r7
   4f0b0:	str	r8, [r9, #12]
   4f0b4:	orr	r3, r3, #32
   4f0b8:	strh	r3, [r9, #20]
   4f0bc:	mov	r3, #1024	; 0x400
   4f0c0:	strh	r3, [r9, #18]
   4f0c4:	add	r3, r8, #24
   4f0c8:	mov	r0, r3
   4f0cc:	bl	10e88 <memset@plt>
   4f0d0:	ldr	r2, [r5]
   4f0d4:	mov	r3, r0
   4f0d8:	mov	r0, r8
   4f0dc:	ldr	r1, [r9]
   4f0e0:	stm	r8, {r2, r7}
   4f0e4:	mov	r2, #8
   4f0e8:	str	r7, [r8, #12]
   4f0ec:	str	r2, [r8, #16]
   4f0f0:	mov	r2, #72	; 0x48
   4f0f4:	str	r3, [r8, #20]
   4f0f8:	bl	1fa90 <fputs@plt+0xe9ec>
   4f0fc:	mov	r1, r8
   4f100:	ldr	r0, [sp, #44]	; 0x2c
   4f104:	bl	4fb30 <fputs@plt+0x3ea8c>
   4f108:	ldr	r3, [sp, #28]
   4f10c:	str	r5, [r8, #4]
   4f110:	ldrb	r3, [r3, #69]	; 0x45
   4f114:	cmp	r3, #0
   4f118:	movne	r3, r7
   4f11c:	bne	4f144 <fputs@plt+0x3e0a0>
   4f120:	ldr	r2, [r8, #12]
   4f124:	mov	r7, r3
   4f128:	str	r2, [sp, #32]
   4f12c:	ldr	r2, [r8, #20]
   4f130:	mov	r8, r3
   4f134:	add	r2, r2, #48	; 0x30
   4f138:	ldr	r1, [sp, #32]
   4f13c:	cmp	r8, r1
   4f140:	blt	4f164 <fputs@plt+0x3e0c0>
   4f144:	and	r7, r7, sl
   4f148:	and	r3, r3, fp
   4f14c:	mov	sl, r7
   4f150:	mov	fp, r3
   4f154:	mov	r2, #0
   4f158:	mov	r3, #0
   4f15c:	strd	r2, [sp, #32]
   4f160:	b	4f22c <fputs@plt+0x3e188>
   4f164:	ldr	r1, [r2, #-48]	; 0xffffffd0
   4f168:	strd	r2, [sp, #80]	; 0x50
   4f16c:	ldrb	r0, [r1]
   4f170:	bl	197d8 <fputs@plt+0x8734>
   4f174:	cmp	r0, #0
   4f178:	ldrd	r2, [sp, #80]	; 0x50
   4f17c:	beq	4f198 <fputs@plt+0x3e0f4>
   4f180:	ldr	r1, [r2, #-40]	; 0xffffffd8
   4f184:	ldr	r0, [sp, #40]	; 0x28
   4f188:	bl	158c0 <fputs@plt+0x481c>
   4f18c:	ldrd	r2, [sp, #80]	; 0x50
   4f190:	orr	r7, r0, r7
   4f194:	orr	r3, r1, r3
   4f198:	add	r8, r8, #1
   4f19c:	add	r2, r2, #48	; 0x30
   4f1a0:	b	4f138 <fputs@plt+0x3e094>
   4f1a4:	ldrh	r3, [r9, #20]
   4f1a8:	tst	r3, #8
   4f1ac:	str	r3, [sp, #84]	; 0x54
   4f1b0:	bne	4f22c <fputs@plt+0x3e188>
   4f1b4:	ldr	r1, [r9, #8]
   4f1b8:	ldr	r0, [sp, #40]	; 0x28
   4f1bc:	bl	158c0 <fputs@plt+0x481c>
   4f1c0:	ldr	r3, [sp, #84]	; 0x54
   4f1c4:	mov	r8, r0
   4f1c8:	mov	r7, r1
   4f1cc:	tst	r3, #2
   4f1d0:	beq	4f1f8 <fputs@plt+0x3e154>
   4f1d4:	ldr	r3, [r9, #4]
   4f1d8:	mov	r1, #48	; 0x30
   4f1dc:	ldr	r2, [r6, #20]
   4f1e0:	ldr	r0, [sp, #40]	; 0x28
   4f1e4:	mla	r3, r1, r3, r2
   4f1e8:	ldr	r1, [r3, #8]
   4f1ec:	bl	158c0 <fputs@plt+0x481c>
   4f1f0:	orr	r8, r8, r0
   4f1f4:	orr	r7, r7, r1
   4f1f8:	and	r3, fp, r7
   4f1fc:	and	r2, sl, r8
   4f200:	mov	fp, r3
   4f204:	ldr	r3, [sp, #80]	; 0x50
   4f208:	mov	sl, r2
   4f20c:	tst	r3, #2
   4f210:	beq	4f154 <fputs@plt+0x3e0b0>
   4f214:	ldr	r3, [sp, #32]
   4f218:	ldr	r2, [sp, #36]	; 0x24
   4f21c:	and	r3, r8, r3
   4f220:	and	r7, r7, r2
   4f224:	str	r3, [sp, #32]
   4f228:	str	r7, [sp, #36]	; 0x24
   4f22c:	ldr	r3, [sp, #60]	; 0x3c
   4f230:	add	r9, r9, #48	; 0x30
   4f234:	sub	r3, r3, #1
   4f238:	str	r3, [sp, #60]	; 0x3c
   4f23c:	b	4f028 <fputs@plt+0x3df84>
   4f240:	ldrh	r7, [r8, #18]
   4f244:	tst	r7, #62	; 0x3e
   4f248:	beq	4f2ec <fputs@plt+0x3e248>
   4f24c:	ldrh	r2, [r3, #18]
   4f250:	tst	r2, #62	; 0x3e
   4f254:	beq	4f2ec <fputs@plt+0x3e248>
   4f258:	orr	r7, r7, r2
   4f25c:	bics	r2, r7, #26
   4f260:	beq	4f26c <fputs@plt+0x3e1c8>
   4f264:	bics	r2, r7, #38	; 0x26
   4f268:	bne	4f2ec <fputs@plt+0x3e248>
   4f26c:	ldr	r3, [r3]
   4f270:	mvn	r2, #0
   4f274:	ldr	fp, [r8]
   4f278:	ldr	r1, [r3, #12]
   4f27c:	str	r3, [sp, #60]	; 0x3c
   4f280:	ldr	r0, [fp, #12]
   4f284:	bl	1a944 <fputs@plt+0x98a0>
   4f288:	cmp	r0, #0
   4f28c:	bne	4f2ec <fputs@plt+0x3e248>
   4f290:	ldr	r3, [sp, #60]	; 0x3c
   4f294:	mvn	r2, #0
   4f298:	ldr	r0, [fp, #16]
   4f29c:	ldr	r1, [r3, #16]
   4f2a0:	bl	1a944 <fputs@plt+0x98a0>
   4f2a4:	cmp	r0, #0
   4f2a8:	bne	4f2ec <fputs@plt+0x3e248>
   4f2ac:	sub	r3, r7, #1
   4f2b0:	tst	r3, r7
   4f2b4:	beq	4f2c4 <fputs@plt+0x3e220>
   4f2b8:	tst	r7, #24
   4f2bc:	movne	r7, #8
   4f2c0:	moveq	r7, #32
   4f2c4:	ldr	r3, [r5]
   4f2c8:	mov	r1, fp
   4f2cc:	mov	r2, #0
   4f2d0:	ldr	r3, [r3]
   4f2d4:	ldr	r0, [r3]
   4f2d8:	bl	20308 <fputs@plt+0xf264>
   4f2dc:	subs	r1, r0, #0
   4f2e0:	movne	r3, #79	; 0x4f
   4f2e4:	movne	r0, #2
   4f2e8:	bne	4f364 <fputs@plt+0x3e2c0>
   4f2ec:	add	r9, r9, #1
   4f2f0:	ldr	r3, [r6, #20]
   4f2f4:	ldrh	r2, [r3, #66]	; 0x42
   4f2f8:	cmp	r2, #1024	; 0x400
   4f2fc:	beq	4f394 <fputs@plt+0x3e2f0>
   4f300:	cmp	r9, #0
   4f304:	bne	4f314 <fputs@plt+0x3e270>
   4f308:	add	r3, r3, #48	; 0x30
   4f30c:	cmp	r3, #0
   4f310:	bne	4f240 <fputs@plt+0x3e19c>
   4f314:	add	sl, sl, #1
   4f318:	ldr	r8, [r6, #20]
   4f31c:	ldrh	r3, [r8, #18]
   4f320:	cmp	r3, #1024	; 0x400
   4f324:	beq	4f3b4 <fputs@plt+0x3e310>
   4f328:	cmp	sl, #1
   4f32c:	beq	4f3e0 <fputs@plt+0x3e33c>
   4f330:	ldrd	r2, [sp, #32]
   4f334:	orrs	r3, r2, r3
   4f338:	beq	4f358 <fputs@plt+0x3e2b4>
   4f33c:	mov	r9, #0
   4f340:	mvn	fp, #0
   4f344:	ldr	r8, [r6, #12]
   4f348:	ldr	r7, [r6, #20]
   4f34c:	sub	r8, r8, #1
   4f350:	cmp	r8, #0
   4f354:	bge	4f3e8 <fputs@plt+0x3e344>
   4f358:	ldr	r4, [r5, #20]
   4f35c:	b	4ef70 <fputs@plt+0x3decc>
   4f360:	add	r3, r3, #1
   4f364:	sub	r2, r3, #79	; 0x4f
   4f368:	cmp	r7, r0, lsl r2
   4f36c:	bne	4f360 <fputs@plt+0x3e2bc>
   4f370:	mov	r2, #3
   4f374:	mov	r0, r5
   4f378:	strb	r3, [r1]
   4f37c:	bl	1f94c <fputs@plt+0xe8a8>
   4f380:	mov	r2, r0
   4f384:	mov	r1, r5
   4f388:	ldr	r0, [sp, #44]	; 0x2c
   4f38c:	bl	4e898 <fputs@plt+0x3d7f4>
   4f390:	b	4f2ec <fputs@plt+0x3e248>
   4f394:	ldr	r3, [r3, #60]	; 0x3c
   4f398:	ldr	r2, [r3, #12]
   4f39c:	cmp	r2, r9
   4f3a0:	ble	4f314 <fputs@plt+0x3e270>
   4f3a4:	ldr	r3, [r3, #20]
   4f3a8:	mov	r2, #48	; 0x30
   4f3ac:	mla	r3, r2, r9, r3
   4f3b0:	b	4f30c <fputs@plt+0x3e268>
   4f3b4:	ldr	r2, [r8, #12]
   4f3b8:	sub	r3, sl, #1
   4f3bc:	ldr	r1, [r2, #12]
   4f3c0:	cmp	r1, r3
   4f3c4:	ble	4f330 <fputs@plt+0x3e28c>
   4f3c8:	mov	r3, #48	; 0x30
   4f3cc:	mul	r8, r3, sl
   4f3d0:	sub	r3, r8, #48	; 0x30
   4f3d4:	ldr	r8, [r2, #20]
   4f3d8:	adds	r8, r8, r3
   4f3dc:	beq	4f330 <fputs@plt+0x3e28c>
   4f3e0:	mov	r9, #0
   4f3e4:	b	4f2f0 <fputs@plt+0x3e24c>
   4f3e8:	ldrh	r3, [r7, #20]
   4f3ec:	ldr	sl, [r7, #8]
   4f3f0:	bic	r3, r3, #64	; 0x40
   4f3f4:	cmp	sl, fp
   4f3f8:	strh	r3, [r7, #20]
   4f3fc:	beq	4f530 <fputs@plt+0x3e48c>
   4f400:	mov	r1, sl
   4f404:	ldr	r0, [sp, #40]	; 0x28
   4f408:	bl	158c0 <fputs@plt+0x481c>
   4f40c:	ldr	r3, [sp, #32]
   4f410:	and	r3, r0, r3
   4f414:	str	r3, [sp, #72]	; 0x48
   4f418:	ldr	r3, [sp, #36]	; 0x24
   4f41c:	and	r3, r1, r3
   4f420:	str	r3, [sp, #76]	; 0x4c
   4f424:	ldrd	r2, [sp, #72]	; 0x48
   4f428:	orrs	r3, r2, r3
   4f42c:	beq	4f530 <fputs@plt+0x3e48c>
   4f430:	ldr	r3, [r7, #12]
   4f434:	ldr	r2, [r7, #8]
   4f438:	cmp	sl, r2
   4f43c:	ldrhne	r2, [r7, #20]
   4f440:	bicne	r2, r2, #64	; 0x40
   4f444:	bne	4f574 <fputs@plt+0x3e4d0>
   4f448:	ldr	r2, [r7, #12]
   4f44c:	cmp	r3, r2
   4f450:	beq	4f53c <fputs@plt+0x3e498>
   4f454:	mov	r2, #0
   4f458:	sub	r8, r8, #1
   4f45c:	add	r7, r7, #48	; 0x30
   4f460:	cmp	r8, #0
   4f464:	movlt	r1, #0
   4f468:	andge	r1, r2, #1
   4f46c:	cmp	r1, #0
   4f470:	bne	4f434 <fputs@plt+0x3e390>
   4f474:	eor	r3, r9, #1
   4f478:	eor	r1, r2, #1
   4f47c:	ands	r1, r3, r1
   4f480:	mov	fp, sl
   4f484:	mov	r9, #1
   4f488:	bne	4f344 <fputs@plt+0x3e2a0>
   4f48c:	cmp	r2, #0
   4f490:	beq	4f358 <fputs@plt+0x3e2b4>
   4f494:	ldr	r7, [r6, #12]
   4f498:	ldr	r8, [r6, #20]
   4f49c:	mov	r6, r1
   4f4a0:	sub	r7, r7, #1
   4f4a4:	add	r8, r8, #48	; 0x30
   4f4a8:	cmp	r7, #0
   4f4ac:	bge	4f580 <fputs@plt+0x3e4dc>
   4f4b0:	mov	r2, #0
   4f4b4:	ldr	r0, [sp, #28]
   4f4b8:	bl	20308 <fputs@plt+0xf264>
   4f4bc:	mov	r3, #0
   4f4c0:	mov	r2, r0
   4f4c4:	ldr	r0, [sp, #24]
   4f4c8:	mov	r1, #75	; 0x4b
   4f4cc:	str	r3, [sp]
   4f4d0:	bl	2f878 <fputs@plt+0x1e7d4>
   4f4d4:	subs	r7, r0, #0
   4f4d8:	beq	4f5d0 <fputs@plt+0x3e52c>
   4f4dc:	ldr	r1, [sp, #20]
   4f4e0:	bl	157a4 <fputs@plt+0x4700>
   4f4e4:	mov	r2, #3
   4f4e8:	mov	r1, r7
   4f4ec:	str	r6, [r7, #20]
   4f4f0:	mov	r0, r5
   4f4f4:	bl	1f94c <fputs@plt+0xe8a8>
   4f4f8:	mov	r2, r0
   4f4fc:	mov	r6, r0
   4f500:	ldr	r0, [sp, #44]	; 0x2c
   4f504:	mov	r1, r5
   4f508:	bl	4e898 <fputs@plt+0x3d7f4>
   4f50c:	ldr	r0, [r5, #20]
   4f510:	mov	r1, r6
   4f514:	ldr	r3, [sp, #48]	; 0x30
   4f518:	ldr	r2, [sp, #52]	; 0x34
   4f51c:	add	r4, r0, r3
   4f520:	bl	197f8 <fputs@plt+0x8754>
   4f524:	mov	r3, #4096	; 0x1000
   4f528:	strh	r3, [r4, #18]
   4f52c:	b	4f358 <fputs@plt+0x3e2b4>
   4f530:	sub	r8, r8, #1
   4f534:	add	r7, r7, #48	; 0x30
   4f538:	b	4f350 <fputs@plt+0x3e2ac>
   4f53c:	ldr	r2, [r7]
   4f540:	str	r3, [sp, #60]	; 0x3c
   4f544:	ldr	r0, [r2, #16]
   4f548:	bl	14d98 <fputs@plt+0x3cf4>
   4f54c:	ldr	r2, [r7]
   4f550:	mov	fp, r0
   4f554:	ldr	r0, [r2, #12]
   4f558:	bl	14d98 <fputs@plt+0x3cf4>
   4f55c:	cmp	fp, #0
   4f560:	cmpne	r0, fp
   4f564:	ldr	r3, [sp, #60]	; 0x3c
   4f568:	bne	4f454 <fputs@plt+0x3e3b0>
   4f56c:	ldrh	r2, [r7, #20]
   4f570:	orr	r2, r2, #64	; 0x40
   4f574:	strh	r2, [r7, #20]
   4f578:	mov	r2, #1
   4f57c:	b	4f458 <fputs@plt+0x3e3b4>
   4f580:	ldrh	r3, [r8, #-28]	; 0xffffffe4
   4f584:	tst	r3, #64	; 0x40
   4f588:	beq	4f5c4 <fputs@plt+0x3e520>
   4f58c:	ldr	r3, [r8, #-48]	; 0xffffffd0
   4f590:	mov	r2, #0
   4f594:	ldr	r0, [sp, #28]
   4f598:	ldr	r1, [r3, #16]
   4f59c:	bl	20308 <fputs@plt+0xf264>
   4f5a0:	ldr	r3, [sp, #56]	; 0x38
   4f5a4:	mov	r1, r6
   4f5a8:	mov	r2, r0
   4f5ac:	ldr	r3, [r3]
   4f5b0:	ldr	r0, [r3]
   4f5b4:	bl	27dd0 <fputs@plt+0x16d2c>
   4f5b8:	ldr	r3, [r8, #-48]	; 0xffffffd0
   4f5bc:	mov	r6, r0
   4f5c0:	ldr	r1, [r3, #12]
   4f5c4:	sub	r7, r7, #1
   4f5c8:	add	r8, r8, #48	; 0x30
   4f5cc:	b	4f4a8 <fputs@plt+0x3e404>
   4f5d0:	mov	r1, r6
   4f5d4:	ldr	r0, [sp, #28]
   4f5d8:	bl	1f534 <fputs@plt+0xe490>
   4f5dc:	b	4f524 <fputs@plt+0x3e480>
   4f5e0:	mvn	r2, #39	; 0x27
   4f5e4:	mov	r1, #40	; 0x28
   4f5e8:	smlabb	r1, r6, r1, r2
   4f5ec:	ldr	r2, [r3, #60]	; 0x3c
   4f5f0:	add	r1, r2, r1
   4f5f4:	ldrh	r7, [r1, #8]
   4f5f8:	ands	r7, r7, #1
   4f5fc:	bne	4ee00 <fputs@plt+0x3dd5c>
   4f600:	ldr	r0, [r3]
   4f604:	str	r1, [sp, #72]	; 0x48
   4f608:	bl	1d330 <fputs@plt+0xc28c>
   4f60c:	subs	r8, r0, #0
   4f610:	beq	4ee00 <fputs@plt+0x3dd5c>
   4f614:	ldr	r1, [sp, #72]	; 0x48
   4f618:	bl	26274 <fputs@plt+0x151d0>
   4f61c:	ldrh	r3, [r8, #8]
   4f620:	and	r2, r3, #31
   4f624:	ldr	r3, [pc, #1272]	; 4fb24 <fputs@plt+0x3ea80>
   4f628:	add	r3, r3, r2
   4f62c:	ldrb	r3, [r3, #3065]	; 0xbf9
   4f630:	cmp	r3, #3
   4f634:	bne	4ee08 <fputs@plt+0x3dd64>
   4f638:	mov	r0, r8
   4f63c:	bl	296d0 <fputs@plt+0x1862c>
   4f640:	mov	r7, r0
   4f644:	b	4ee08 <fputs@plt+0x3dd64>
   4f648:	cmp	sl, #97	; 0x61
   4f64c:	movne	r6, #0
   4f650:	movne	fp, r6
   4f654:	movne	r8, r6
   4f658:	bne	4fa50 <fputs@plt+0x3e9ac>
   4f65c:	mov	r8, #0
   4f660:	ldr	r7, [r0, #8]
   4f664:	b	4ee30 <fputs@plt+0x3dd8c>
   4f668:	add	r6, r6, #1
   4f66c:	ldrb	r3, [r7, r6]
   4f670:	str	r6, [sp, #72]	; 0x48
   4f674:	cmp	r3, #0
   4f678:	beq	4f69c <fputs@plt+0x3e5f8>
   4f67c:	cmp	fp, r3
   4f680:	beq	4f69c <fputs@plt+0x3e5f8>
   4f684:	ldr	r2, [sp, #60]	; 0x3c
   4f688:	cmp	r2, r3
   4f68c:	beq	4f69c <fputs@plt+0x3e5f8>
   4f690:	ldr	r2, [sp, #80]	; 0x50
   4f694:	cmp	r2, r3
   4f698:	bne	4f668 <fputs@plt+0x3e5c4>
   4f69c:	cmp	r6, #0
   4f6a0:	beq	4fa4c <fputs@plt+0x3e9a8>
   4f6a4:	add	r6, r7, r6
   4f6a8:	ldrb	r2, [r6, #-1]
   4f6ac:	cmp	r2, #255	; 0xff
   4f6b0:	beq	4fa48 <fputs@plt+0x3e9a4>
   4f6b4:	cmp	fp, r3
   4f6b8:	mov	r2, r7
   4f6bc:	ldr	r0, [sp, #32]
   4f6c0:	mov	r1, #97	; 0x61
   4f6c4:	movne	r6, #0
   4f6c8:	ldrbeq	r6, [r6, #1]
   4f6cc:	clzeq	r6, r6
   4f6d0:	lsreq	r6, r6, #5
   4f6d4:	bl	1cc70 <fputs@plt+0xbbcc>
   4f6d8:	subs	fp, r0, #0
   4f6dc:	ldrne	r3, [fp, #8]
   4f6e0:	movne	r2, #0
   4f6e4:	ldrne	r1, [sp, #72]	; 0x48
   4f6e8:	strbne	r2, [r3, r1]
   4f6ec:	cmp	sl, #135	; 0x87
   4f6f0:	bne	4f77c <fputs@plt+0x3e6d8>
   4f6f4:	ldr	r3, [sp, #24]
   4f6f8:	ldr	sl, [r3, #8]
   4f6fc:	ldrsh	r3, [r9, #32]
   4f700:	cmp	r3, #32
   4f704:	suble	r2, r3, #1
   4f708:	ldrle	r3, [sl, #188]	; 0xbc
   4f70c:	movle	r1, #1
   4f710:	mvngt	r3, #0
   4f714:	orrle	r3, r3, r1, lsl r2
   4f718:	cmp	r6, #0
   4f71c:	str	r3, [sl, #188]	; 0xbc
   4f720:	beq	4f77c <fputs@plt+0x3e6d8>
   4f724:	ldr	r3, [r9, #8]
   4f728:	ldrb	r3, [r3, #1]
   4f72c:	cmp	r3, #0
   4f730:	beq	4f77c <fputs@plt+0x3e6d8>
   4f734:	ldr	r0, [sp, #24]
   4f738:	bl	149d0 <fputs@plt+0x392c>
   4f73c:	mov	r3, r0
   4f740:	mov	r2, r0
   4f744:	ldr	r0, [sp, #24]
   4f748:	mov	r1, r9
   4f74c:	str	r3, [sp, #32]
   4f750:	bl	4b6a4 <fputs@plt+0x3a600>
   4f754:	ldr	r1, [sl, #32]
   4f758:	mov	r0, sl
   4f75c:	sub	r1, r1, #1
   4f760:	bl	1457c <fputs@plt+0x34d8>
   4f764:	ldr	r3, [sp, #32]
   4f768:	mov	r2, #0
   4f76c:	str	r2, [r0, #12]
   4f770:	ldr	r0, [sp, #24]
   4f774:	mov	r1, r3
   4f778:	bl	19530 <fputs@plt+0x848c>
   4f77c:	mov	r0, r8
   4f780:	bl	1c224 <fputs@plt+0xb180>
   4f784:	cmp	r7, #0
   4f788:	beq	4f8e4 <fputs@plt+0x3e840>
   4f78c:	mov	r2, #0
   4f790:	mov	r1, fp
   4f794:	ldr	r0, [sp, #28]
   4f798:	ldr	r3, [sp, #56]	; 0x38
   4f79c:	and	r8, r3, #8
   4f7a0:	ldr	r3, [sp, #20]
   4f7a4:	ldr	r3, [r3, #20]
   4f7a8:	ldr	r3, [r3, #4]
   4f7ac:	ldr	r9, [r3, #20]
   4f7b0:	bl	20308 <fputs@plt+0xf264>
   4f7b4:	cmp	r8, #0
   4f7b8:	mov	r7, r0
   4f7bc:	beq	4fa58 <fputs@plt+0x3e9b4>
   4f7c0:	ldr	r3, [sp, #28]
   4f7c4:	ldrb	r3, [r3, #69]	; 0x45
   4f7c8:	cmp	r3, #0
   4f7cc:	beq	4fab8 <fputs@plt+0x3ea14>
   4f7d0:	ldr	r3, [pc, #836]	; 4fb1c <fputs@plt+0x3ea78>
   4f7d4:	cmp	r8, #0
   4f7d8:	mov	r2, #0
   4f7dc:	mov	r1, r9
   4f7e0:	mov	r8, #0
   4f7e4:	ldr	r4, [pc, #828]	; 4fb28 <fputs@plt+0x3ea84>
   4f7e8:	ldr	r0, [sp, #28]
   4f7ec:	movne	r4, r3
   4f7f0:	bl	20308 <fputs@plt+0xf264>
   4f7f4:	mov	r1, r0
   4f7f8:	mov	r2, r4
   4f7fc:	ldr	r0, [sp, #24]
   4f800:	bl	1ccac <fputs@plt+0xbc08>
   4f804:	mov	r2, r0
   4f808:	mov	r3, fp
   4f80c:	str	r8, [sp]
   4f810:	mov	r1, #83	; 0x53
   4f814:	ldr	r0, [sp, #24]
   4f818:	bl	2f878 <fputs@plt+0x1e7d4>
   4f81c:	mov	sl, r0
   4f820:	ldr	r1, [sp, #20]
   4f824:	bl	157a4 <fputs@plt+0x4700>
   4f828:	mov	r1, sl
   4f82c:	movw	r2, #259	; 0x103
   4f830:	mov	r0, r5
   4f834:	bl	1f94c <fputs@plt+0xe8a8>
   4f838:	mov	r2, r0
   4f83c:	mov	r1, r5
   4f840:	mov	sl, r0
   4f844:	ldr	r0, [sp, #44]	; 0x2c
   4f848:	bl	4e898 <fputs@plt+0x3d7f4>
   4f84c:	mov	r2, r8
   4f850:	mov	r1, r9
   4f854:	ldr	r0, [sp, #28]
   4f858:	bl	20308 <fputs@plt+0xf264>
   4f85c:	mov	r1, r0
   4f860:	mov	r2, r4
   4f864:	ldr	r0, [sp, #24]
   4f868:	bl	1ccac <fputs@plt+0xbc08>
   4f86c:	mov	r2, r0
   4f870:	mov	r3, r7
   4f874:	str	r8, [sp]
   4f878:	mov	r1, #82	; 0x52
   4f87c:	ldr	r0, [sp, #24]
   4f880:	bl	2f878 <fputs@plt+0x1e7d4>
   4f884:	mov	r4, r0
   4f888:	ldr	r1, [sp, #20]
   4f88c:	bl	157a4 <fputs@plt+0x4700>
   4f890:	mov	r1, r4
   4f894:	movw	r2, #259	; 0x103
   4f898:	mov	r0, r5
   4f89c:	bl	1f94c <fputs@plt+0xe8a8>
   4f8a0:	mov	r2, r0
   4f8a4:	mov	r7, r0
   4f8a8:	ldr	r0, [sp, #44]	; 0x2c
   4f8ac:	mov	r1, r5
   4f8b0:	bl	4e898 <fputs@plt+0x3d7f4>
   4f8b4:	ldr	r0, [r5, #20]
   4f8b8:	cmp	r6, r8
   4f8bc:	ldr	r3, [sp, #48]	; 0x30
   4f8c0:	add	r4, r0, r3
   4f8c4:	beq	4f8e4 <fputs@plt+0x3e840>
   4f8c8:	mov	r1, sl
   4f8cc:	ldr	r2, [sp, #52]	; 0x34
   4f8d0:	bl	197f8 <fputs@plt+0x8754>
   4f8d4:	mov	r1, r7
   4f8d8:	ldr	r0, [r5, #20]
   4f8dc:	ldr	r2, [sp, #52]	; 0x34
   4f8e0:	bl	197f8 <fputs@plt+0x8754>
   4f8e4:	ldr	lr, [pc, #576]	; 4fb2c <fputs@plt+0x3ea88>
   4f8e8:	add	ip, sp, #96	; 0x60
   4f8ec:	ldm	lr!, {r0, r1, r2, r3}
   4f8f0:	stmia	ip!, {r0, r1, r2, r3}
   4f8f4:	ldm	lr, {r0, r1, r2, r3}
   4f8f8:	stm	ip, {r0, r1, r2, r3}
   4f8fc:	ldr	r3, [sp, #20]
   4f900:	ldrb	r3, [r3]
   4f904:	cmp	r3, #151	; 0x97
   4f908:	bne	4fb00 <fputs@plt+0x3ea5c>
   4f90c:	ldr	r3, [sp, #20]
   4f910:	ldr	r3, [r3, #20]
   4f914:	cmp	r3, #0
   4f918:	beq	4fb00 <fputs@plt+0x3ea5c>
   4f91c:	ldr	r2, [r3]
   4f920:	cmp	r2, #2
   4f924:	bne	4fb00 <fputs@plt+0x3ea5c>
   4f928:	ldr	r9, [r3, #4]
   4f92c:	ldr	r6, [r9, #20]
   4f930:	ldrb	r3, [r6]
   4f934:	cmp	r3, #152	; 0x98
   4f938:	bne	4fb00 <fputs@plt+0x3ea5c>
   4f93c:	ldr	r3, [r6, #44]	; 0x2c
   4f940:	ldrb	r3, [r3, #42]	; 0x2a
   4f944:	tst	r3, #16
   4f948:	beq	4fb00 <fputs@plt+0x3ea5c>
   4f94c:	ldr	r3, [sp, #20]
   4f950:	mov	r8, #0
   4f954:	add	fp, sp, #96	; 0x60
   4f958:	ldr	sl, [r3, #8]
   4f95c:	mov	r0, sl
   4f960:	ldr	r1, [fp, r8, lsl #3]
   4f964:	bl	1233c <fputs@plt+0x1298>
   4f968:	subs	r7, r0, #0
   4f96c:	bne	4faf4 <fputs@plt+0x3ea50>
   4f970:	ldr	fp, [r9]
   4f974:	add	r3, sp, #128	; 0x80
   4f978:	add	r8, r3, r8, lsl #3
   4f97c:	ldr	r0, [sp, #40]	; 0x28
   4f980:	ldrb	sl, [r8, #-28]	; 0xffffffe4
   4f984:	mov	r1, fp
   4f988:	bl	19984 <fputs@plt+0x88e0>
   4f98c:	mov	r9, r0
   4f990:	mov	r8, r1
   4f994:	ldr	r0, [sp, #40]	; 0x28
   4f998:	mov	r1, r6
   4f99c:	bl	19984 <fputs@plt+0x88e0>
   4f9a0:	and	r2, r9, r0
   4f9a4:	and	r3, r8, r1
   4f9a8:	orrs	r3, r2, r3
   4f9ac:	bne	4fb00 <fputs@plt+0x3ea5c>
   4f9b0:	mov	r2, r7
   4f9b4:	mov	r1, fp
   4f9b8:	ldr	r0, [sp, #28]
   4f9bc:	bl	20308 <fputs@plt+0xf264>
   4f9c0:	mov	r3, r0
   4f9c4:	mov	r2, r7
   4f9c8:	str	r7, [sp]
   4f9cc:	mov	r1, #51	; 0x33
   4f9d0:	ldr	r0, [sp, #24]
   4f9d4:	mov	r7, #48	; 0x30
   4f9d8:	bl	2f878 <fputs@plt+0x1e7d4>
   4f9dc:	mov	r1, r0
   4f9e0:	mov	r2, #3
   4f9e4:	mov	r0, r5
   4f9e8:	bl	1f94c <fputs@plt+0xe8a8>
   4f9ec:	mov	r1, r0
   4f9f0:	ldr	r0, [r5, #20]
   4f9f4:	ldr	r2, [r6, #28]
   4f9f8:	mla	r7, r7, r1, r0
   4f9fc:	str	r2, [r7, #8]
   4fa00:	ldrsh	r2, [r6, #32]
   4fa04:	str	r2, [r7, #12]
   4fa08:	mov	r2, #64	; 0x40
   4fa0c:	strb	sl, [r7, #23]
   4fa10:	strh	r2, [r7, #18]
   4fa14:	str	r9, [r7, #32]
   4fa18:	str	r8, [r7, #36]	; 0x24
   4fa1c:	ldr	r2, [sp, #52]	; 0x34
   4fa20:	bl	197f8 <fputs@plt+0x8754>
   4fa24:	ldr	r4, [r5, #20]
   4fa28:	ldr	r3, [sp, #48]	; 0x30
   4fa2c:	add	r4, r4, r3
   4fa30:	ldrh	r3, [r4, #20]
   4fa34:	orr	r3, r3, #8
   4fa38:	strh	r3, [r4, #20]
   4fa3c:	ldrd	r2, [r4, #40]	; 0x28
   4fa40:	strd	r2, [r7, #40]	; 0x28
   4fa44:	b	4fb00 <fputs@plt+0x3ea5c>
   4fa48:	mov	r6, #0
   4fa4c:	mov	fp, r6
   4fa50:	mov	r7, r6
   4fa54:	b	4f77c <fputs@plt+0x3e6d8>
   4fa58:	ldr	r3, [sp, #24]
   4fa5c:	ldr	r3, [r3]
   4fa60:	ldrb	r3, [r3, #69]	; 0x45
   4fa64:	cmp	r3, #0
   4fa68:	bne	4f7c0 <fputs@plt+0x3e71c>
   4fa6c:	ldrh	r3, [r4, #20]
   4fa70:	ldr	lr, [pc, #172]	; 4fb24 <fputs@plt+0x3ea80>
   4fa74:	orr	r3, r3, #1024	; 0x400
   4fa78:	strh	r3, [r4, #20]
   4fa7c:	mov	r3, r8
   4fa80:	ldr	r0, [fp, #8]
   4fa84:	ldrb	r1, [r0, r3]
   4fa88:	cmp	r1, #0
   4fa8c:	beq	4f7c0 <fputs@plt+0x3e71c>
   4fa90:	add	ip, lr, r1
   4fa94:	ldrb	r2, [ip, #320]	; 0x140
   4fa98:	and	r2, r2, #32
   4fa9c:	bic	r2, r1, r2
   4faa0:	ldrb	r1, [ip, #64]	; 0x40
   4faa4:	strb	r2, [r0, r3]
   4faa8:	ldr	r2, [r7, #8]
   4faac:	strb	r1, [r2, r3]
   4fab0:	add	r3, r3, #1
   4fab4:	b	4fa80 <fputs@plt+0x3e9dc>
   4fab8:	ldr	r4, [r7, #8]
   4fabc:	mov	r0, r4
   4fac0:	bl	15c88 <fputs@plt+0x4be4>
   4fac4:	sub	r0, r0, #1
   4fac8:	cmp	r8, #0
   4facc:	ldrb	r3, [r4, r0]
   4fad0:	bne	4fae8 <fputs@plt+0x3ea44>
   4fad4:	cmp	r3, #64	; 0x40
   4fad8:	ldr	r2, [pc, #68]	; 4fb24 <fputs@plt+0x3ea80>
   4fadc:	moveq	r6, #0
   4fae0:	add	r3, r2, r3
   4fae4:	ldrb	r3, [r3, #64]	; 0x40
   4fae8:	add	r3, r3, #1
   4faec:	strb	r3, [r4, r0]
   4faf0:	b	4f7d0 <fputs@plt+0x3e72c>
   4faf4:	add	r8, r8, #1
   4faf8:	cmp	r8, #4
   4fafc:	bne	4f95c <fputs@plt+0x3e8b8>
   4fb00:	ldrd	r0, [r4, #32]
   4fb04:	ldr	r3, [sp, #64]	; 0x40
   4fb08:	orr	r0, r0, r3
   4fb0c:	ldr	r3, [sp, #68]	; 0x44
   4fb10:	orr	r1, r1, r3
   4fb14:	strd	r0, [r4, #32]
   4fb18:	b	4eaf4 <fputs@plt+0x3da50>
   4fb1c:			; <UNDEFINED> instruction: 0x000763bb
   4fb20:	ldrdeq	r2, [r7], -ip
   4fb24:	muleq	r7, r0, r4
   4fb28:			; <UNDEFINED> instruction: 0x000763b4
   4fb2c:	andeq	r2, r7, r0, ror #7
   4fb30:	push	{r4, r5, r6, lr}
   4fb34:	mov	r6, r0
   4fb38:	mov	r5, r1
   4fb3c:	ldr	r4, [r1, #12]
   4fb40:	sub	r4, r4, #1
   4fb44:	cmp	r4, #0
   4fb48:	poplt	{r4, r5, r6, pc}
   4fb4c:	mov	r2, r4
   4fb50:	mov	r1, r5
   4fb54:	mov	r0, r6
   4fb58:	bl	4e898 <fputs@plt+0x3d7f4>
   4fb5c:	b	4fb40 <fputs@plt+0x3ea9c>
   4fb60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fb64:	sub	sp, sp, #244	; 0xf4
   4fb68:	mov	r8, r3
   4fb6c:	add	r3, sp, #284	; 0x11c
   4fb70:	mov	r6, r2
   4fb74:	mov	r2, #20
   4fb78:	ldrh	r3, [r3]
   4fb7c:	str	r0, [sp, #20]
   4fb80:	str	r1, [sp, #32]
   4fb84:	mov	r1, #0
   4fb88:	str	r3, [sp, #68]	; 0x44
   4fb8c:	ldr	r3, [r0, #8]
   4fb90:	str	r3, [sp, #96]	; 0x60
   4fb94:	ldr	r3, [r0]
   4fb98:	add	r0, sp, #220	; 0xdc
   4fb9c:	str	r3, [sp, #40]	; 0x28
   4fba0:	bl	10e88 <memset@plt>
   4fba4:	cmp	r8, #0
   4fba8:	beq	4fbb8 <fputs@plt+0x3eb14>
   4fbac:	ldr	r3, [r8]
   4fbb0:	cmp	r3, #64	; 0x40
   4fbb4:	movge	r8, #0
   4fbb8:	ldr	r3, [sp, #40]	; 0x28
   4fbbc:	str	r8, [sp, #228]	; 0xe4
   4fbc0:	ldrh	r3, [r3, #64]	; 0x40
   4fbc4:	tst	r3, #32
   4fbc8:	ldrne	r3, [sp, #68]	; 0x44
   4fbcc:	bicne	r3, r3, #1024	; 0x400
   4fbd0:	uxthne	r3, r3
   4fbd4:	strne	r3, [sp, #68]	; 0x44
   4fbd8:	ldr	r3, [sp, #32]
   4fbdc:	ldr	r3, [r3]
   4fbe0:	cmp	r3, #64	; 0x40
   4fbe4:	str	r3, [sp, #52]	; 0x34
   4fbe8:	ble	4fc04 <fputs@plt+0x3eb60>
   4fbec:	mov	r2, #64	; 0x40
   4fbf0:	ldr	r1, [pc, #3744]	; 50a98 <fputs@plt+0x3f9f4>
   4fbf4:	ldr	r0, [sp, #20]
   4fbf8:	bl	2f1dc <fputs@plt+0x1e138>
   4fbfc:	mov	fp, #0
   4fc00:	b	505dc <fputs@plt+0x3f538>
   4fc04:	mov	r2, #80	; 0x50
   4fc08:	ldr	r0, [sp, #40]	; 0x28
   4fc0c:	ldr	r3, [sp, #68]	; 0x44
   4fc10:	ands	r3, r3, #64	; 0x40
   4fc14:	str	r3, [sp, #48]	; 0x30
   4fc18:	ldr	r3, [sp, #52]	; 0x34
   4fc1c:	movne	r3, #1
   4fc20:	sub	r5, r3, #1
   4fc24:	str	r3, [sp, #52]	; 0x34
   4fc28:	movw	r3, #823	; 0x337
   4fc2c:	mla	r5, r2, r5, r3
   4fc30:	mov	r3, #0
   4fc34:	bic	r5, r5, #7
   4fc38:	add	r2, r5, #72	; 0x48
   4fc3c:	bl	1d308 <fputs@plt+0xc264>
   4fc40:	ldr	r3, [sp, #40]	; 0x28
   4fc44:	mov	fp, r0
   4fc48:	ldrb	r4, [r3, #69]	; 0x45
   4fc4c:	cmp	r4, #0
   4fc50:	beq	4fc64 <fputs@plt+0x3ebc0>
   4fc54:	mov	r1, r0
   4fc58:	mov	r0, r3
   4fc5c:	bl	1b744 <fputs@plt+0xa6a0>
   4fc60:	b	4fbfc <fputs@plt+0x3eb58>
   4fc64:	mvn	r3, #0
   4fc68:	add	r5, r0, r5
   4fc6c:	str	r8, [r0, #8]
   4fc70:	str	r3, [r0, #60]	; 0x3c
   4fc74:	str	r3, [r0, #64]	; 0x40
   4fc78:	ldr	r3, [sp, #52]	; 0x34
   4fc7c:	strb	r3, [r0, #43]	; 0x2b
   4fc80:	ldr	r3, [sp, #20]
   4fc84:	str	r3, [r0]
   4fc88:	ldr	r3, [sp, #32]
   4fc8c:	str	r3, [r0, #4]
   4fc90:	ldr	r3, [sp, #280]	; 0x118
   4fc94:	str	r3, [r0, #12]
   4fc98:	ldr	r3, [sp, #96]	; 0x60
   4fc9c:	ldr	r0, [r3, #24]
   4fca0:	bl	2644c <fputs@plt+0x153a8>
   4fca4:	ldr	r3, [sp, #68]	; 0x44
   4fca8:	mov	r1, r6
   4fcac:	mov	r2, #72	; 0x48
   4fcb0:	mov	r6, #48	; 0x30
   4fcb4:	str	fp, [sp, #220]	; 0xdc
   4fcb8:	str	r5, [sp, #232]	; 0xe8
   4fcbc:	strh	r3, [fp, #36]	; 0x24
   4fcc0:	ldr	r3, [sp, #288]	; 0x120
   4fcc4:	str	r0, [fp, #48]	; 0x30
   4fcc8:	str	r0, [fp, #52]	; 0x34
   4fccc:	add	r0, fp, #328	; 0x148
   4fcd0:	strh	r3, [fp, #34]	; 0x22
   4fcd4:	ldr	r3, [sp, #20]
   4fcd8:	ldr	r3, [r3, #428]	; 0x1ac
   4fcdc:	str	r3, [fp, #56]	; 0x38
   4fce0:	add	r3, fp, #328	; 0x148
   4fce4:	str	r4, [r5, #36]	; 0x24
   4fce8:	str	r3, [sp, #124]	; 0x7c
   4fcec:	str	r3, [sp, #224]	; 0xe0
   4fcf0:	add	r3, r5, #56	; 0x38
   4fcf4:	strh	r4, [r5, #40]	; 0x28
   4fcf8:	str	r3, [r5, #48]	; 0x30
   4fcfc:	mov	r3, #3
   4fd00:	strh	r3, [r5, #44]	; 0x2c
   4fd04:	mov	r3, #8
   4fd08:	str	r4, [fp, #68]	; 0x44
   4fd0c:	str	fp, [fp, #328]	; 0x148
   4fd10:	str	r3, [fp, #344]	; 0x158
   4fd14:	add	r3, fp, #352	; 0x160
   4fd18:	str	r4, [fp, #332]	; 0x14c
   4fd1c:	str	r4, [fp, #340]	; 0x154
   4fd20:	str	r3, [fp, #348]	; 0x15c
   4fd24:	bl	1fa90 <fputs@plt+0xe9ec>
   4fd28:	ldr	r3, [sp, #224]	; 0xe0
   4fd2c:	ldr	r2, [r3, #12]
   4fd30:	cmp	r2, r4
   4fd34:	bgt	4fd6c <fputs@plt+0x3ecc8>
   4fd38:	ldr	r3, [sp, #52]	; 0x34
   4fd3c:	cmp	r3, #0
   4fd40:	bne	4fd60 <fputs@plt+0x3ecbc>
   4fd44:	cmp	r8, #0
   4fd48:	ldrne	r3, [r8]
   4fd4c:	strbne	r3, [fp, #38]	; 0x26
   4fd50:	ldr	r3, [sp, #68]	; 0x44
   4fd54:	tst	r3, #1024	; 0x400
   4fd58:	movne	r3, #1
   4fd5c:	strbne	r3, [fp, #42]	; 0x2a
   4fd60:	mov	r6, #0
   4fd64:	ldr	r4, [sp, #32]
   4fd68:	b	52840 <fputs@plt+0x4179c>
   4fd6c:	ldr	r2, [sp, #52]	; 0x34
   4fd70:	mul	r5, r6, r4
   4fd74:	cmp	r2, #0
   4fd78:	bne	4fdb8 <fputs@plt+0x3ed14>
   4fd7c:	ldr	r0, [sp, #20]
   4fd80:	ldr	r3, [sp, #224]	; 0xe0
   4fd84:	ldr	r2, [fp, #52]	; 0x34
   4fd88:	ldr	r1, [r3, #20]
   4fd8c:	mov	r3, #16
   4fd90:	ldr	r1, [r1, r5]
   4fd94:	bl	4dee8 <fputs@plt+0x3ce44>
   4fd98:	ldr	r3, [sp, #224]	; 0xe0
   4fd9c:	ldr	r3, [r3, #20]
   4fda0:	add	r5, r3, r5
   4fda4:	ldrh	r3, [r5, #20]
   4fda8:	orr	r3, r3, #4
   4fdac:	strh	r3, [r5, #20]
   4fdb0:	add	r4, r4, #1
   4fdb4:	b	4fd28 <fputs@plt+0x3ec84>
   4fdb8:	ldr	r3, [r3, #20]
   4fdbc:	mov	r2, #0
   4fdc0:	mov	r1, #2
   4fdc4:	ldr	r0, [r3, r5]
   4fdc8:	bl	18c98 <fputs@plt+0x7bf4>
   4fdcc:	cmp	r0, #0
   4fdd0:	bne	4fd7c <fputs@plt+0x3ecd8>
   4fdd4:	b	4fdb0 <fputs@plt+0x3ed0c>
   4fdd8:	ldr	r3, [fp, #68]	; 0x44
   4fddc:	ldr	r2, [r4, #52]	; 0x34
   4fde0:	add	r1, r3, #1
   4fde4:	add	r3, fp, r3, lsl #2
   4fde8:	str	r1, [fp, #68]	; 0x44
   4fdec:	str	r2, [r3, #72]	; 0x48
   4fdf0:	mov	r3, #72	; 0x48
   4fdf4:	ldr	r2, [sp, #32]
   4fdf8:	mla	r3, r3, r6, r2
   4fdfc:	ldrb	r3, [r3, #45]	; 0x2d
   4fe00:	tst	r3, #4
   4fe04:	beq	52838 <fputs@plt+0x41794>
   4fe08:	ldr	sl, [r4, #72]	; 0x48
   4fe0c:	cmp	sl, #0
   4fe10:	beq	52838 <fputs@plt+0x41794>
   4fe14:	ldr	r9, [r4, #24]
   4fe18:	mov	r3, #0
   4fe1c:	mov	r7, r3
   4fe20:	str	r3, [sp, #28]
   4fe24:	ldr	r3, [sl]
   4fe28:	cmp	r7, r3
   4fe2c:	bge	52838 <fputs@plt+0x41794>
   4fe30:	ldrsh	r2, [r9, #34]	; 0x22
   4fe34:	ldr	r5, [sp, #28]
   4fe38:	b	4fe40 <fputs@plt+0x3ed9c>
   4fe3c:	add	r5, r5, #1
   4fe40:	cmp	r5, r2
   4fe44:	bge	52824 <fputs@plt+0x41780>
   4fe48:	ldr	r3, [r9, #4]
   4fe4c:	add	r3, r3, r5, lsl #4
   4fe50:	ldrb	r3, [r3, #15]
   4fe54:	tst	r3, #2
   4fe58:	beq	4fe3c <fputs@plt+0x3ed98>
   4fe5c:	mov	r3, #0
   4fe60:	mov	r1, #152	; 0x98
   4fe64:	ldr	r0, [sp, #20]
   4fe68:	mov	r2, r3
   4fe6c:	str	r3, [sp]
   4fe70:	bl	2f878 <fputs@plt+0x1e7d4>
   4fe74:	subs	r3, r0, #0
   4fe78:	str	r3, [sp, #24]
   4fe7c:	beq	52838 <fputs@plt+0x41794>
   4fe80:	ldr	r2, [sp, #24]
   4fe84:	ldr	r3, [r4, #52]	; 0x34
   4fe88:	ldr	r1, [sl, #4]
   4fe8c:	str	r3, [r2, #28]
   4fe90:	add	r3, r5, #1
   4fe94:	str	r3, [sp, #28]
   4fe98:	mov	r3, r2
   4fe9c:	mov	r2, #0
   4fea0:	strh	r5, [r3, #32]
   4fea4:	str	r9, [r3, #44]	; 0x2c
   4fea8:	mov	r3, #20
   4feac:	mul	r3, r3, r7
   4feb0:	add	r7, r7, #1
   4feb4:	ldr	r1, [r1, r3]
   4feb8:	ldr	r3, [sp, #20]
   4febc:	ldr	r0, [r3]
   4fec0:	bl	20308 <fputs@plt+0xf264>
   4fec4:	mov	r3, #0
   4fec8:	mov	r1, #79	; 0x4f
   4fecc:	ldr	r2, [sp, #24]
   4fed0:	str	r3, [sp]
   4fed4:	mov	r3, r0
   4fed8:	ldr	r0, [sp, #20]
   4fedc:	bl	2f878 <fputs@plt+0x1e7d4>
   4fee0:	mov	r1, r0
   4fee4:	mov	r2, #1
   4fee8:	ldr	r0, [sp, #124]	; 0x7c
   4feec:	bl	1f94c <fputs@plt+0xe8a8>
   4fef0:	b	4fe24 <fputs@plt+0x3ed80>
   4fef4:	ldr	r2, [sp, #24]
   4fef8:	mov	r5, #20
   4fefc:	ldr	r3, [sp, #32]
   4ff00:	ldr	r1, [r3, #24]
   4ff04:	ldr	r6, [r3, #52]	; 0x34
   4ff08:	ldr	r3, [sp, #280]	; 0x118
   4ff0c:	ldr	r4, [r3]
   4ff10:	cmp	r2, r4
   4ff14:	blt	4ff38 <fputs@plt+0x3ee94>
   4ff18:	ldr	r4, [r1, #8]
   4ff1c:	cmp	r4, #0
   4ff20:	beq	52890 <fputs@plt+0x417ec>
   4ff24:	ldrb	r3, [r4, #54]	; 0x36
   4ff28:	cmp	r3, #0
   4ff2c:	bne	5009c <fputs@plt+0x3eff8>
   4ff30:	ldr	r4, [r4, #20]
   4ff34:	b	4ff1c <fputs@plt+0x3ee78>
   4ff38:	ldr	r3, [sp, #280]	; 0x118
   4ff3c:	ldr	r0, [r3, #4]
   4ff40:	mul	r3, r5, r2
   4ff44:	ldr	r0, [r0, r3]
   4ff48:	bl	14844 <fputs@plt+0x37a0>
   4ff4c:	ldrb	r3, [r0]
   4ff50:	cmp	r3, #152	; 0x98
   4ff54:	bne	4ff70 <fputs@plt+0x3eecc>
   4ff58:	ldr	r3, [r0, #28]
   4ff5c:	cmp	r6, r3
   4ff60:	bne	4ff70 <fputs@plt+0x3eecc>
   4ff64:	ldrsh	r3, [r0, #32]
   4ff68:	cmp	r3, #0
   4ff6c:	blt	4ffe4 <fputs@plt+0x3ef40>
   4ff70:	add	r2, r2, #1
   4ff74:	b	4ff10 <fputs@plt+0x3ee6c>
   4ff78:	mov	r3, #2
   4ff7c:	mvn	r2, #0
   4ff80:	ldr	r0, [sp, #124]	; 0x7c
   4ff84:	mov	r1, r6
   4ff88:	str	r3, [sp, #8]
   4ff8c:	mvn	r3, #0
   4ff90:	strd	r2, [sp]
   4ff94:	mov	r2, sl
   4ff98:	str	r4, [sp, #12]
   4ff9c:	bl	32494 <fputs@plt+0x213f0>
   4ffa0:	subs	r5, r0, #0
   4ffa4:	beq	4ffbc <fputs@plt+0x3ef18>
   4ffa8:	add	sl, sl, #1
   4ffac:	ldrh	r3, [r4, #50]	; 0x32
   4ffb0:	cmp	sl, r3
   4ffb4:	blt	4ff78 <fputs@plt+0x3eed4>
   4ffb8:	b	4ffd8 <fputs@plt+0x3ef34>
   4ffbc:	ldr	r3, [r4, #32]
   4ffc0:	lsl	r7, sl, #1
   4ffc4:	ldr	r9, [r3, sl, lsl #2]
   4ffc8:	ldr	r3, [sp, #280]	; 0x118
   4ffcc:	ldr	r3, [r3]
   4ffd0:	cmp	r5, r3
   4ffd4:	blt	4fff0 <fputs@plt+0x3ef4c>
   4ffd8:	ldrh	r3, [r4, #50]	; 0x32
   4ffdc:	cmp	sl, r3
   4ffe0:	bne	4ff30 <fputs@plt+0x3ee8c>
   4ffe4:	mov	r3, #1
   4ffe8:	strb	r3, [fp, #42]	; 0x2a
   4ffec:	b	528ac <fputs@plt+0x41808>
   4fff0:	ldr	r3, [sp, #280]	; 0x118
   4fff4:	ldr	r2, [r3, #4]
   4fff8:	mov	r3, #20
   4fffc:	mul	r3, r3, r5
   50000:	ldr	r1, [r2, r3]
   50004:	mov	r0, r1
   50008:	bl	14844 <fputs@plt+0x37a0>
   5000c:	ldrb	r3, [r0]
   50010:	cmp	r3, #152	; 0x98
   50014:	beq	50020 <fputs@plt+0x3ef7c>
   50018:	add	r5, r5, #1
   5001c:	b	4ffc8 <fputs@plt+0x3ef24>
   50020:	ldr	r3, [r4, #4]
   50024:	ldrsh	r2, [r0, #32]
   50028:	ldrsh	r3, [r3, r7]
   5002c:	cmp	r2, r3
   50030:	bne	50018 <fputs@plt+0x3ef74>
   50034:	ldr	r3, [r0, #28]
   50038:	cmp	r6, r3
   5003c:	bne	50018 <fputs@plt+0x3ef74>
   50040:	ldr	r0, [sp, #20]
   50044:	bl	31fa8 <fputs@plt+0x20f04>
   50048:	cmp	r0, #0
   5004c:	beq	50018 <fputs@plt+0x3ef74>
   50050:	mov	r1, r9
   50054:	ldr	r0, [r0]
   50058:	bl	1233c <fputs@plt+0x1298>
   5005c:	cmp	r0, #0
   50060:	bne	50018 <fputs@plt+0x3ef74>
   50064:	ldr	r3, [r4, #4]
   50068:	ldrsh	r3, [r3, r7]
   5006c:	cmp	r3, #0
   50070:	blt	50090 <fputs@plt+0x3efec>
   50074:	ldr	r2, [r4, #12]
   50078:	ldr	r2, [r2, #4]
   5007c:	add	r3, r2, r3, lsl #4
   50080:	ldrb	r3, [r3, #12]
   50084:	cmp	r3, #0
   50088:	bne	4ffa8 <fputs@plt+0x3ef04>
   5008c:	b	4ffd8 <fputs@plt+0x3ef34>
   50090:	cmn	r3, #1
   50094:	bne	4ffd8 <fputs@plt+0x3ef34>
   50098:	b	4ffa8 <fputs@plt+0x3ef04>
   5009c:	mov	sl, #0
   500a0:	b	4ffac <fputs@plt+0x3ef08>
   500a4:	ldr	r5, [r5, #8]
   500a8:	str	r6, [sp, #36]	; 0x24
   500ac:	cmp	r5, #0
   500b0:	beq	501a0 <fputs@plt+0x3f0fc>
   500b4:	ldrb	r3, [r5, #54]	; 0x36
   500b8:	cmp	r3, #0
   500bc:	beq	50134 <fputs@plt+0x3f090>
   500c0:	ldr	r6, [r5, #36]	; 0x24
   500c4:	cmp	r6, #0
   500c8:	bne	50134 <fputs@plt+0x3f090>
   500cc:	ldrh	r3, [r5, #50]	; 0x32
   500d0:	cmp	r3, #3
   500d4:	bhi	50134 <fputs@plt+0x3f090>
   500d8:	ldrb	r3, [r5, #55]	; 0x37
   500dc:	tst	r3, #8
   500e0:	movne	r3, #130	; 0x82
   500e4:	moveq	r3, #2
   500e8:	ldrh	r2, [r5, #50]	; 0x32
   500ec:	cmp	r6, r2
   500f0:	bge	50128 <fputs@plt+0x3f084>
   500f4:	mov	r2, r6
   500f8:	mov	r1, r9
   500fc:	str	sl, [sp, #4]
   50100:	str	r3, [sp, #8]
   50104:	str	r3, [sp, #44]	; 0x2c
   50108:	str	r5, [sp, #12]
   5010c:	ldr	r3, [sp, #36]	; 0x24
   50110:	ldr	r0, [sp, #28]
   50114:	str	r3, [sp]
   50118:	bl	32494 <fputs@plt+0x213f0>
   5011c:	cmp	r0, #0
   50120:	ldr	r3, [sp, #44]	; 0x2c
   50124:	bne	5013c <fputs@plt+0x3f098>
   50128:	ldrh	r3, [r5, #50]	; 0x32
   5012c:	cmp	r6, r3
   50130:	beq	5014c <fputs@plt+0x3f0a8>
   50134:	ldr	r5, [r5, #20]
   50138:	b	500ac <fputs@plt+0x3f008>
   5013c:	ldr	r2, [r4, #48]	; 0x30
   50140:	str	r0, [r2, r6, lsl #2]
   50144:	add	r6, r6, #1
   50148:	b	500e8 <fputs@plt+0x3f044>
   5014c:	movw	r3, #4609	; 0x1201
   50150:	str	r3, [r4, #36]	; 0x24
   50154:	ldrb	r3, [r5, #55]	; 0x37
   50158:	tst	r3, #32
   5015c:	bne	50180 <fputs@plt+0x3f0dc>
   50160:	mov	r0, r5
   50164:	bl	15b74 <fputs@plt+0x4ad0>
   50168:	ldr	ip, [r8, #64]	; 0x40
   5016c:	ldr	lr, [r8, #68]	; 0x44
   50170:	bic	r2, ip, r0
   50174:	bic	r3, lr, r1
   50178:	orrs	r3, r2, r3
   5017c:	bne	50188 <fputs@plt+0x3f0e4>
   50180:	movw	r3, #4673	; 0x1241
   50184:	str	r3, [r4, #36]	; 0x24
   50188:	uxth	r6, r6
   5018c:	mov	r3, #39	; 0x27
   50190:	strh	r3, [r4, #20]
   50194:	strh	r6, [r4, #24]
   50198:	str	r5, [r4, #28]
   5019c:	strh	r6, [r4, #40]	; 0x28
   501a0:	ldr	r3, [r4, #36]	; 0x24
   501a4:	cmp	r3, #0
   501a8:	bne	52954 <fputs@plt+0x418b0>
   501ac:	ldr	r3, [sp, #220]	; 0xdc
   501b0:	mov	r1, #72	; 0x48
   501b4:	mov	r4, #0
   501b8:	mov	r7, r4
   501bc:	mov	sl, r4
   501c0:	ldr	r5, [sp, #232]	; 0xe8
   501c4:	str	r4, [sp, #36]	; 0x24
   501c8:	str	r4, [sp, #44]	; 0x2c
   501cc:	ldrb	r2, [r3, #43]	; 0x2b
   501d0:	ldr	r6, [r3, #4]
   501d4:	mla	r2, r1, r2, r6
   501d8:	add	r6, r6, #8
   501dc:	add	r2, r2, #8
   501e0:	str	r2, [sp, #64]	; 0x40
   501e4:	mov	r2, r3
   501e8:	ldr	r3, [r2], #68	; 0x44
   501ec:	ldr	r3, [r3]
   501f0:	str	r2, [sp, #28]
   501f4:	str	r4, [r5, #36]	; 0x24
   501f8:	strh	r4, [r5, #40]	; 0x28
   501fc:	str	r3, [sp, #56]	; 0x38
   50200:	add	r3, r5, #56	; 0x38
   50204:	str	r3, [r5, #48]	; 0x30
   50208:	mov	r3, #3
   5020c:	strh	r3, [r5, #44]	; 0x2c
   50210:	ldr	r3, [sp, #64]	; 0x40
   50214:	cmp	r3, r6
   50218:	bls	5034c <fputs@plt+0x3f2a8>
   5021c:	strb	r4, [r5, #16]
   50220:	ldr	r0, [sp, #28]
   50224:	ldr	r1, [r6, #44]	; 0x2c
   50228:	bl	158c0 <fputs@plt+0x481c>
   5022c:	strd	r0, [r5, #8]
   50230:	ldrb	r3, [r6, #36]	; 0x24
   50234:	ldr	r2, [sp, #24]
   50238:	str	r3, [sp, #88]	; 0x58
   5023c:	orr	r3, r3, r2
   50240:	and	r3, r3, #10
   50244:	cmp	r3, #0
   50248:	ldr	r3, [sp, #36]	; 0x24
   5024c:	movne	r7, r3
   50250:	ldr	r3, [sp, #44]	; 0x2c
   50254:	movne	sl, r3
   50258:	ldr	r3, [r6, #16]
   5025c:	ldrb	r3, [r3, #42]	; 0x2a
   50260:	tst	r3, #16
   50264:	addne	r3, r6, #72	; 0x48
   50268:	movne	r8, #0
   5026c:	movne	r9, #0
   50270:	bne	502d0 <fputs@plt+0x3f22c>
   50274:	mov	r3, sl
   50278:	mov	r2, r7
   5027c:	add	r0, sp, #220	; 0xdc
   50280:	mov	r8, #0
   50284:	bl	32bd4 <fputs@plt+0x21b30>
   50288:	mov	r3, r0
   5028c:	mov	r9, #0
   50290:	b	502f4 <fputs@plt+0x3f250>
   50294:	orrs	r2, r8, r9
   50298:	bne	502a8 <fputs@plt+0x3f204>
   5029c:	ldrb	r2, [r3, #36]	; 0x24
   502a0:	tst	r2, #10
   502a4:	beq	502cc <fputs@plt+0x3f228>
   502a8:	ldr	r0, [sp, #28]
   502ac:	str	r3, [sp, #24]
   502b0:	ldr	r1, [r3, #44]	; 0x2c
   502b4:	bl	158c0 <fputs@plt+0x481c>
   502b8:	ldr	r3, [sp, #24]
   502bc:	orr	r0, r0, r8
   502c0:	orr	r1, r1, r9
   502c4:	mov	r8, r0
   502c8:	mov	r9, r1
   502cc:	add	r3, r3, #72	; 0x48
   502d0:	ldr	r2, [sp, #64]	; 0x40
   502d4:	cmp	r2, r3
   502d8:	bhi	50294 <fputs@plt+0x3f1f0>
   502dc:	mov	r3, sl
   502e0:	mov	r2, r7
   502e4:	strd	r8, [sp]
   502e8:	add	r0, sp, #220	; 0xdc
   502ec:	bl	30498 <fputs@plt+0x1f3f4>
   502f0:	mov	r3, r0
   502f4:	cmp	r3, #0
   502f8:	bne	50314 <fputs@plt+0x3f270>
   502fc:	mov	r3, sl
   50300:	mov	r2, r7
   50304:	strd	r8, [sp]
   50308:	add	r0, sp, #220	; 0xdc
   5030c:	bl	331c0 <fputs@plt+0x2211c>
   50310:	mov	r3, r0
   50314:	ldr	r1, [r5, #8]
   50318:	cmp	r3, #0
   5031c:	ldr	r0, [sp, #36]	; 0x24
   50320:	ldr	r2, [r5, #12]
   50324:	orr	r1, r0, r1
   50328:	str	r1, [sp, #36]	; 0x24
   5032c:	ldr	r1, [sp, #44]	; 0x2c
   50330:	orr	r2, r1, r2
   50334:	str	r2, [sp, #44]	; 0x2c
   50338:	bne	50350 <fputs@plt+0x3f2ac>
   5033c:	ldr	r3, [sp, #56]	; 0x38
   50340:	ldrb	r3, [r3, #69]	; 0x45
   50344:	cmp	r3, #0
   50348:	beq	5043c <fputs@plt+0x3f398>
   5034c:	mov	r3, #0
   50350:	mov	r1, r5
   50354:	ldr	r0, [sp, #56]	; 0x38
   50358:	str	r3, [sp, #24]
   5035c:	bl	1bc34 <fputs@plt+0xab90>
   50360:	ldr	r3, [sp, #24]
   50364:	cmp	r3, #0
   50368:	bne	50474 <fputs@plt+0x3f3d0>
   5036c:	mov	r1, r3
   50370:	mov	r0, fp
   50374:	bl	340fc <fputs@plt+0x23058>
   50378:	ldr	r3, [sp, #40]	; 0x28
   5037c:	ldrb	r3, [r3, #69]	; 0x45
   50380:	cmp	r3, #0
   50384:	bne	50474 <fputs@plt+0x3f3d0>
   50388:	ldr	r3, [fp, #8]
   5038c:	cmp	r3, #0
   50390:	bne	50450 <fputs@plt+0x3f3ac>
   50394:	ldr	r3, [sp, #40]	; 0x28
   50398:	ldr	r3, [r3, #24]
   5039c:	tst	r3, #131072	; 0x20000
   503a0:	mvnne	r2, #0
   503a4:	mvnne	r3, #0
   503a8:	strdne	r2, [fp, #24]
   503ac:	ldr	r3, [sp, #20]
   503b0:	ldr	r3, [r3, #68]	; 0x44
   503b4:	cmp	r3, #0
   503b8:	bne	50474 <fputs@plt+0x3f3d0>
   503bc:	ldr	r3, [sp, #40]	; 0x28
   503c0:	ldrb	r3, [r3, #69]	; 0x45
   503c4:	cmp	r3, #0
   503c8:	str	r3, [sp, #24]
   503cc:	bne	50474 <fputs@plt+0x3f3d0>
   503d0:	add	r3, fp, #68	; 0x44
   503d4:	ldr	r2, [sp, #280]	; 0x118
   503d8:	str	r3, [sp, #200]	; 0xc8
   503dc:	ldrb	r3, [fp, #43]	; 0x2b
   503e0:	cmp	r2, #0
   503e4:	cmpne	r3, #1
   503e8:	bls	50528 <fputs@plt+0x3f484>
   503ec:	ldr	r3, [sp, #40]	; 0x28
   503f0:	ldrh	r3, [r3, #64]	; 0x40
   503f4:	tst	r3, #1024	; 0x400
   503f8:	bne	50528 <fputs@plt+0x3f484>
   503fc:	mov	r1, r2
   50400:	add	r0, fp, #68	; 0x44
   50404:	bl	19820 <fputs@plt+0x877c>
   50408:	mov	r5, r1
   5040c:	ldr	r1, [sp, #228]	; 0xe4
   50410:	mov	r4, r0
   50414:	cmp	r1, #0
   50418:	beq	5042c <fputs@plt+0x3f388>
   5041c:	add	r0, fp, #68	; 0x44
   50420:	bl	19820 <fputs@plt+0x877c>
   50424:	orr	r4, r4, r0
   50428:	orr	r5, r5, r1
   5042c:	mov	r6, #80	; 0x50
   50430:	mov	r7, #72	; 0x48
   50434:	ldr	r0, [sp, #224]	; 0xe0
   50438:	b	5051c <fputs@plt+0x3f478>
   5043c:	ldr	r3, [sp, #88]	; 0x58
   50440:	add	r4, r4, #1
   50444:	add	r6, r6, #72	; 0x48
   50448:	str	r3, [sp, #24]
   5044c:	b	50210 <fputs@plt+0x3f16c>
   50450:	ldrh	r1, [fp, #32]
   50454:	mov	r0, fp
   50458:	add	r1, r1, #1
   5045c:	sxth	r1, r1
   50460:	bl	340fc <fputs@plt+0x23058>
   50464:	ldr	r3, [sp, #40]	; 0x28
   50468:	ldrb	r3, [r3, #69]	; 0x45
   5046c:	cmp	r3, #0
   50470:	beq	52998 <fputs@plt+0x418f4>
   50474:	ldr	r2, [sp, #20]
   50478:	mov	r1, fp
   5047c:	ldr	r3, [fp, #56]	; 0x38
   50480:	ldr	r0, [sp, #40]	; 0x28
   50484:	str	r3, [r2, #428]	; 0x1ac
   50488:	bl	1f804 <fputs@plt+0xe760>
   5048c:	b	4fbfc <fputs@plt+0x3eb58>
   50490:	sub	r3, r2, #1
   50494:	ldr	ip, [fp, #4]
   50498:	mla	r3, r6, r3, fp
   5049c:	ldr	r3, [r3, #800]	; 0x320
   504a0:	ldrb	r1, [r3, #16]
   504a4:	mla	r1, r7, r1, ip
   504a8:	ldrb	r1, [r1, #44]	; 0x2c
   504ac:	tst	r1, #8
   504b0:	beq	50528 <fputs@plt+0x3f484>
   504b4:	ldr	r1, [sp, #92]	; 0x5c
   504b8:	cmp	r1, #0
   504bc:	bne	504cc <fputs@plt+0x3f428>
   504c0:	ldr	r1, [r3, #36]	; 0x24
   504c4:	tst	r1, #4096	; 0x1000
   504c8:	beq	50528 <fputs@plt+0x3f484>
   504cc:	ldr	ip, [r3, #8]
   504d0:	ldr	lr, [r3, #12]
   504d4:	and	r3, ip, r4
   504d8:	str	r3, [sp, #72]	; 0x48
   504dc:	and	r3, lr, r5
   504e0:	str	r3, [sp, #76]	; 0x4c
   504e4:	ldrd	r8, [sp, #72]	; 0x48
   504e8:	orrs	r3, r8, r9
   504ec:	bne	50528 <fputs@plt+0x3f484>
   504f0:	ldr	r1, [r0, #12]
   504f4:	mov	r8, #48	; 0x30
   504f8:	ldr	r3, [r0, #20]
   504fc:	mla	r1, r8, r1, r3
   50500:	cmp	r3, r1
   50504:	bcc	505e8 <fputs@plt+0x3f544>
   50508:	ldr	r3, [sp, #52]	; 0x34
   5050c:	sub	r2, r2, #1
   50510:	strb	r2, [fp, #43]	; 0x2b
   50514:	sub	r3, r3, #1
   50518:	str	r3, [sp, #52]	; 0x34
   5051c:	ldrb	r2, [fp, #43]	; 0x2b
   50520:	cmp	r2, #1
   50524:	bhi	50490 <fputs@plt+0x3f3ec>
   50528:	ldr	r2, [fp]
   5052c:	ldrsh	r1, [fp, #32]
   50530:	ldr	r3, [r2, #428]	; 0x1ac
   50534:	add	r3, r3, r1
   50538:	str	r3, [r2, #428]	; 0x1ac
   5053c:	ldr	r3, [sp, #68]	; 0x44
   50540:	tst	r3, #4
   50544:	beq	50570 <fputs@plt+0x3f4cc>
   50548:	ldr	r1, [fp, #800]	; 0x320
   5054c:	ldr	r3, [r1, #36]	; 0x24
   50550:	tst	r3, #4096	; 0x1000
   50554:	bne	50624 <fputs@plt+0x3f580>
   50558:	ldr	r2, [sp, #68]	; 0x44
   5055c:	tst	r2, #8192	; 0x2000
   50560:	beq	50570 <fputs@plt+0x3f4cc>
   50564:	tst	r3, #1024	; 0x400
   50568:	moveq	r2, #2
   5056c:	beq	50628 <fputs@plt+0x3f584>
   50570:	mov	r3, #0
   50574:	add	r5, fp, #736	; 0x2e0
   50578:	mov	sl, #72	; 0x48
   5057c:	str	r3, [sp, #28]
   50580:	ldr	r3, [sp, #68]	; 0x44
   50584:	and	r3, r3, #16
   50588:	str	r3, [sp, #36]	; 0x24
   5058c:	ldr	r2, [sp, #28]
   50590:	ldr	r3, [sp, #52]	; 0x34
   50594:	cmp	r3, r2
   50598:	bgt	50668 <fputs@plt+0x3f5c4>
   5059c:	ldr	r3, [sp, #96]	; 0x60
   505a0:	ldr	r3, [r3, #32]
   505a4:	str	r3, [fp, #44]	; 0x2c
   505a8:	ldr	r3, [sp, #40]	; 0x28
   505ac:	ldrb	r3, [r3, #69]	; 0x45
   505b0:	cmp	r3, #0
   505b4:	bne	50474 <fputs@plt+0x3f3d0>
   505b8:	add	r9, fp, #780	; 0x30c
   505bc:	str	r3, [sp, #92]	; 0x5c
   505c0:	mvn	r3, #0
   505c4:	str	r3, [sp, #116]	; 0x74
   505c8:	str	r3, [sp, #120]	; 0x78
   505cc:	ldr	r3, [sp, #52]	; 0x34
   505d0:	ldr	r2, [sp, #92]	; 0x5c
   505d4:	cmp	r3, r2
   505d8:	bgt	5090c <fputs@plt+0x3f868>
   505dc:	mov	r0, fp
   505e0:	add	sp, sp, #244	; 0xf4
   505e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   505e8:	ldr	sl, [r3, #40]	; 0x28
   505ec:	ldr	r9, [r3, #44]	; 0x2c
   505f0:	and	r8, ip, sl
   505f4:	str	r8, [sp, #80]	; 0x50
   505f8:	and	r8, lr, r9
   505fc:	str	r8, [sp, #84]	; 0x54
   50600:	ldrd	r8, [sp, #80]	; 0x50
   50604:	orrs	r8, r8, r9
   50608:	beq	5061c <fputs@plt+0x3f578>
   5060c:	ldr	r9, [r3]
   50610:	ldr	r9, [r9, #4]
   50614:	tst	r9, #1
   50618:	beq	50528 <fputs@plt+0x3f484>
   5061c:	add	r3, r3, #48	; 0x30
   50620:	b	50500 <fputs@plt+0x3f45c>
   50624:	mov	r2, #1
   50628:	strb	r2, [fp, #40]	; 0x28
   5062c:	ldr	r2, [sp, #32]
   50630:	ldr	r2, [r2, #24]
   50634:	ldrb	r2, [r2, #42]	; 0x2a
   50638:	ands	r2, r2, #32
   5063c:	bne	50570 <fputs@plt+0x3f4cc>
   50640:	tst	r3, #64	; 0x40
   50644:	beq	50570 <fputs@plt+0x3f4cc>
   50648:	ldr	r0, [sp, #68]	; 0x44
   5064c:	bic	r3, r3, #64	; 0x40
   50650:	str	r3, [r1, #36]	; 0x24
   50654:	tst	r0, #8192	; 0x2000
   50658:	moveq	r3, r2
   5065c:	movne	r3, #8
   50660:	str	r3, [sp, #24]
   50664:	b	50570 <fputs@plt+0x3f4cc>
   50668:	ldrb	r7, [r5, #44]	; 0x2c
   5066c:	ldr	r3, [sp, #32]
   50670:	ldr	r0, [sp, #40]	; 0x28
   50674:	mla	r9, sl, r7, r3
   50678:	ldr	r4, [r9, #24]
   5067c:	ldr	r1, [r4, #64]	; 0x40
   50680:	bl	19670 <fputs@plt+0x85cc>
   50684:	ldrb	r1, [r4, #42]	; 0x2a
   50688:	mov	r6, r0
   5068c:	ldr	r8, [r5, #64]	; 0x40
   50690:	tst	r1, #2
   50694:	bne	506dc <fputs@plt+0x3f638>
   50698:	ldr	r2, [r4, #12]
   5069c:	cmp	r2, #0
   506a0:	bne	506dc <fputs@plt+0x3f638>
   506a4:	ldr	r3, [r8, #36]	; 0x24
   506a8:	tst	r3, #1024	; 0x400
   506ac:	beq	507dc <fputs@plt+0x3f738>
   506b0:	ldr	r0, [sp, #40]	; 0x28
   506b4:	ldr	r1, [r4, #56]	; 0x38
   506b8:	bl	196b4 <fputs@plt+0x8610>
   506bc:	mvn	r3, #9
   506c0:	mov	r1, #152	; 0x98
   506c4:	str	r2, [sp]
   506c8:	stmib	sp, {r0, r3}
   506cc:	mov	r3, r2
   506d0:	ldr	r2, [r9, #52]	; 0x34
   506d4:	ldr	r0, [sp, #96]	; 0x60
   506d8:	bl	2666c <fputs@plt+0x155c8>
   506dc:	ldr	r3, [r8, #36]	; 0x24
   506e0:	tst	r3, #512	; 0x200
   506e4:	beq	507b4 <fputs@plt+0x3f710>
   506e8:	ldrb	r3, [r4, #42]	; 0x2a
   506ec:	ldr	r9, [r8, #28]
   506f0:	tst	r3, #32
   506f4:	beq	50728 <fputs@plt+0x3f684>
   506f8:	ldrb	r3, [r9, #55]	; 0x37
   506fc:	ldr	r2, [sp, #48]	; 0x30
   50700:	and	r1, r3, #3
   50704:	sub	r3, r1, #2
   50708:	clz	r3, r3
   5070c:	cmp	r2, #0
   50710:	lsr	r3, r3, #5
   50714:	moveq	r3, #0
   50718:	cmp	r3, #0
   5071c:	movne	r1, #0
   50720:	ldrne	r2, [r5, #4]
   50724:	bne	5075c <fputs@plt+0x3f6b8>
   50728:	ldrb	r3, [fp, #40]	; 0x28
   5072c:	cmp	r3, #0
   50730:	beq	508c4 <fputs@plt+0x3f820>
   50734:	ldr	r3, [sp, #32]
   50738:	ldr	r2, [sp, #288]	; 0x120
   5073c:	mla	r7, sl, r7, r3
   50740:	ldr	r3, [r7, #24]
   50744:	ldr	r3, [r3, #8]
   50748:	cmp	r3, #0
   5074c:	cmpne	r3, r9
   50750:	bne	508b8 <fputs@plt+0x3f814>
   50754:	mov	r1, #55	; 0x37
   50758:	str	r2, [fp, #64]	; 0x40
   5075c:	cmp	r1, #0
   50760:	str	r2, [r5, #8]
   50764:	beq	507b4 <fputs@plt+0x3f710>
   50768:	str	r6, [sp]
   5076c:	ldr	r3, [r9, #44]	; 0x2c
   50770:	ldr	r0, [sp, #96]	; 0x60
   50774:	bl	2654c <fputs@plt+0x154a8>
   50778:	mov	r1, r9
   5077c:	ldr	r0, [sp, #20]
   50780:	bl	31270 <fputs@plt+0x201cc>
   50784:	ldr	r3, [r8, #36]	; 0x24
   50788:	tst	r3, #15
   5078c:	beq	507b4 <fputs@plt+0x3f710>
   50790:	movw	r2, #32770	; 0x8002
   50794:	tst	r3, r2
   50798:	bne	507b4 <fputs@plt+0x3f710>
   5079c:	ldrh	r3, [fp, #36]	; 0x24
   507a0:	tst	r3, #1
   507a4:	bne	507b4 <fputs@plt+0x3f710>
   507a8:	mov	r1, #2
   507ac:	ldr	r0, [sp, #96]	; 0x60
   507b0:	bl	18814 <fputs@plt+0x7770>
   507b4:	cmp	r6, #0
   507b8:	blt	507c8 <fputs@plt+0x3f724>
   507bc:	mov	r1, r6
   507c0:	ldr	r0, [sp, #20]
   507c4:	bl	48f58 <fputs@plt+0x37eb4>
   507c8:	ldr	r3, [sp, #28]
   507cc:	add	r5, r5, #80	; 0x50
   507d0:	add	r3, r3, #1
   507d4:	str	r3, [sp, #28]
   507d8:	b	5058c <fputs@plt+0x3f4e8>
   507dc:	tst	r1, #16
   507e0:	bne	506dc <fputs@plt+0x3f638>
   507e4:	tst	r3, #64	; 0x40
   507e8:	bne	50898 <fputs@plt+0x3f7f4>
   507ec:	ldr	r3, [sp, #36]	; 0x24
   507f0:	cmp	r3, #0
   507f4:	bne	50898 <fputs@plt+0x3f7f4>
   507f8:	ldrb	r3, [fp, #40]	; 0x28
   507fc:	mov	r2, r0
   50800:	ldr	r1, [r9, #52]	; 0x34
   50804:	ldr	r0, [sp, #20]
   50808:	cmp	r3, #0
   5080c:	movne	r3, #55	; 0x37
   50810:	moveq	r3, #54	; 0x36
   50814:	strne	r1, [fp, #60]	; 0x3c
   50818:	str	r3, [sp]
   5081c:	mov	r3, r4
   50820:	bl	31294 <fputs@plt+0x201f0>
   50824:	ldrb	r3, [fp, #40]	; 0x28
   50828:	cmp	r3, #0
   5082c:	bne	50854 <fputs@plt+0x3f7b0>
   50830:	ldrsh	r3, [r4, #34]	; 0x22
   50834:	cmp	r3, #63	; 0x3f
   50838:	bgt	50854 <fputs@plt+0x3f7b0>
   5083c:	ldrb	r2, [r4, #42]	; 0x2a
   50840:	ands	r2, r2, #32
   50844:	ldreq	r3, [sp, #32]
   50848:	mlaeq	r3, sl, r7, r3
   5084c:	ldrdeq	r0, [r3, #64]	; 0x40
   50850:	beq	5087c <fputs@plt+0x3f7d8>
   50854:	ldr	r1, [sp, #24]
   50858:	ldr	r0, [sp, #96]	; 0x60
   5085c:	bl	18814 <fputs@plt+0x7770>
   50860:	b	506dc <fputs@plt+0x3f638>
   50864:	lsr	r3, r0, #1
   50868:	add	r2, r2, #1
   5086c:	lsr	ip, r1, #1
   50870:	orr	r3, r3, r1, lsl #31
   50874:	mov	r1, ip
   50878:	mov	r0, r3
   5087c:	orrs	r3, r0, r1
   50880:	bne	50864 <fputs@plt+0x3f7c0>
   50884:	mvn	r3, #13
   50888:	mvn	r1, #0
   5088c:	ldr	r0, [sp, #96]	; 0x60
   50890:	bl	22910 <fputs@plt+0x1186c>
   50894:	b	50854 <fputs@plt+0x3f7b0>
   50898:	ldr	r3, [r4]
   5089c:	mov	r1, r6
   508a0:	ldr	r0, [sp, #20]
   508a4:	str	r3, [sp]
   508a8:	mov	r3, #0
   508ac:	ldr	r2, [r4, #28]
   508b0:	bl	26384 <fputs@plt+0x152e0>
   508b4:	b	506dc <fputs@plt+0x3f638>
   508b8:	add	r2, r2, #1
   508bc:	ldr	r3, [r3, #20]
   508c0:	b	50748 <fputs@plt+0x3f6a4>
   508c4:	ldr	r2, [sp, #48]	; 0x30
   508c8:	ldr	r3, [sp, #288]	; 0x120
   508cc:	cmp	r3, #0
   508d0:	cmpne	r2, #0
   508d4:	beq	508f0 <fputs@plt+0x3f84c>
   508d8:	mov	r2, r3
   508dc:	ldr	r3, [sp, #68]	; 0x44
   508e0:	tst	r3, #4096	; 0x1000
   508e4:	moveq	r1, #54	; 0x36
   508e8:	movne	r1, #53	; 0x35
   508ec:	b	5075c <fputs@plt+0x3f6b8>
   508f0:	ldr	r3, [sp, #20]
   508f4:	ldr	r1, [sp, #20]
   508f8:	ldr	r2, [r3, #72]	; 0x48
   508fc:	add	r3, r2, #1
   50900:	str	r3, [r1, #72]	; 0x48
   50904:	mov	r1, #54	; 0x36
   50908:	b	5075c <fputs@plt+0x3f6b8>
   5090c:	sub	r3, r9, #44	; 0x2c
   50910:	str	r3, [sp, #80]	; 0x50
   50914:	ldr	r3, [r9, #20]
   50918:	ldr	r3, [r3, #36]	; 0x24
   5091c:	tst	r3, #16384	; 0x4000
   50920:	bne	50aac <fputs@plt+0x3fa08>
   50924:	ldr	r3, [sp, #20]
   50928:	ldrb	r3, [r3, #453]	; 0x1c5
   5092c:	cmp	r3, #2
   50930:	bne	50958 <fputs@plt+0x3f8b4>
   50934:	ldr	r0, [sp, #20]
   50938:	ldr	r3, [sp, #68]	; 0x44
   5093c:	ldr	r1, [sp, #32]
   50940:	ldr	r2, [sp, #80]	; 0x50
   50944:	str	r3, [sp, #4]
   50948:	ldrb	r3, [r9]
   5094c:	str	r3, [sp]
   50950:	ldr	r3, [sp, #92]	; 0x5c
   50954:	bl	37b3c <fputs@plt+0x26a98>
   50958:	ldr	r3, [sp, #96]	; 0x60
   5095c:	ldm	fp, {r4, r8}
   50960:	ldrb	r7, [r9]
   50964:	ldr	r3, [r3, #32]
   50968:	ldr	sl, [r4, #8]
   5096c:	ldr	r0, [sp, #200]	; 0xc8
   50970:	str	r3, [r9, #-12]
   50974:	ldr	r3, [r4]
   50978:	str	r3, [sp, #88]	; 0x58
   5097c:	ldr	r3, [r9, #20]
   50980:	str	r3, [sp, #28]
   50984:	mov	r3, #72	; 0x48
   50988:	mla	r3, r3, r7, r8
   5098c:	ldr	r3, [r3, #52]	; 0x34
   50990:	mov	r1, r3
   50994:	str	r3, [sp, #24]
   50998:	bl	158c0 <fputs@plt+0x481c>
   5099c:	ldr	r3, [sp, #116]	; 0x74
   509a0:	bic	r0, r3, r0
   509a4:	ldr	r3, [sp, #120]	; 0x78
   509a8:	bic	r1, r3, r1
   509ac:	strd	r0, [r9, #28]
   509b0:	ldr	r0, [sl, #24]
   509b4:	ldr	r3, [fp, #28]
   509b8:	ldr	r6, [fp, #24]
   509bc:	str	r3, [sp, #36]	; 0x24
   509c0:	ldr	r3, [sp, #28]
   509c4:	ldr	r3, [r3, #36]	; 0x24
   509c8:	ands	r3, r3, #64	; 0x40
   509cc:	ldrhne	r3, [fp, #36]	; 0x24
   509d0:	eorne	r3, r3, #32
   509d4:	ubfxne	r3, r3, #5, #1
   509d8:	str	r3, [sp, #48]	; 0x30
   509dc:	bl	2644c <fputs@plt+0x153a8>
   509e0:	mov	r5, r0
   509e4:	ldr	r0, [sl, #24]
   509e8:	str	r5, [r9, #-32]	; 0xffffffe0
   509ec:	str	r5, [r9, #-28]	; 0xffffffe4
   509f0:	bl	2644c <fputs@plt+0x153a8>
   509f4:	ldrb	r3, [r9]
   509f8:	str	r0, [r9, #-20]	; 0xffffffec
   509fc:	str	r0, [sp, #108]	; 0x6c
   50a00:	cmp	r3, #0
   50a04:	beq	50a3c <fputs@plt+0x3f998>
   50a08:	mov	r3, #72	; 0x48
   50a0c:	mla	r3, r3, r7, r8
   50a10:	ldrb	r3, [r3, #44]	; 0x2c
   50a14:	tst	r3, #8
   50a18:	beq	50a3c <fputs@plt+0x3f998>
   50a1c:	ldr	r3, [r4, #76]	; 0x4c
   50a20:	mov	r2, #0
   50a24:	mov	r1, #22
   50a28:	mov	r0, sl
   50a2c:	add	r3, r3, #1
   50a30:	str	r3, [r4, #76]	; 0x4c
   50a34:	str	r3, [r9, #-44]	; 0xffffffd4
   50a38:	bl	26ab4 <fputs@plt+0x15a10>
   50a3c:	mov	r3, #72	; 0x48
   50a40:	mla	r3, r3, r7, r8
   50a44:	ldrb	r1, [r3, #45]	; 0x2d
   50a48:	ands	r2, r1, #16
   50a4c:	str	r2, [sp, #112]	; 0x70
   50a50:	beq	511c4 <fputs@plt+0x40120>
   50a54:	ldr	r6, [r3, #36]	; 0x24
   50a58:	mov	r1, #16
   50a5c:	mov	r0, sl
   50a60:	ldr	r3, [r3, #32]
   50a64:	mov	r2, r6
   50a68:	str	r3, [sp]
   50a6c:	mov	r3, #0
   50a70:	bl	2654c <fputs@plt+0x154a8>
   50a74:	mov	r3, r5
   50a78:	mov	r2, r6
   50a7c:	mov	r1, #18
   50a80:	mov	r0, sl
   50a84:	bl	26ab4 <fputs@plt+0x15a10>
   50a88:	mov	r3, #13
   50a8c:	str	r0, [r9, #8]
   50a90:	strb	r3, [r9, #1]
   50a94:	b	51300 <fputs@plt+0x4025c>
   50a98:	andeq	r6, r7, r2, asr #7
   50a9c:	strdeq	r6, [r7], -r8
   50aa0:	ldrdeq	r6, [r7], -lr
   50aa4:	andeq	r2, r7, pc, ror r2
   50aa8:	muleq	r7, r0, r4
   50aac:	ldrb	r3, [r9]
   50ab0:	mov	r4, #72	; 0x48
   50ab4:	mov	r7, #0
   50ab8:	mov	r6, r7
   50abc:	ldr	r2, [sp, #32]
   50ac0:	str	r3, [sp, #48]	; 0x30
   50ac4:	mla	r3, r4, r3, r2
   50ac8:	add	r3, r3, #8
   50acc:	str	r3, [sp, #88]	; 0x58
   50ad0:	ldr	r3, [sp, #20]
   50ad4:	mov	r0, r3
   50ad8:	ldr	r5, [r3, #8]
   50adc:	bl	26a68 <fputs@plt+0x159c4>
   50ae0:	ldr	r2, [sp, #32]
   50ae4:	mov	r1, #48	; 0x30
   50ae8:	str	r7, [sp, #28]
   50aec:	ldr	r3, [sp, #48]	; 0x30
   50af0:	str	r7, [sp, #36]	; 0x24
   50af4:	str	r7, [sp, #64]	; 0x40
   50af8:	str	r0, [sp, #108]	; 0x6c
   50afc:	mla	r3, r4, r3, r2
   50b00:	ldr	r4, [fp, #348]	; 0x15c
   50b04:	ldr	r2, [r3, #24]
   50b08:	str	r2, [sp, #44]	; 0x2c
   50b0c:	ldr	r2, [fp, #340]	; 0x154
   50b10:	str	r3, [sp, #56]	; 0x38
   50b14:	mla	r2, r1, r2, r4
   50b18:	str	r2, [sp, #72]	; 0x48
   50b1c:	ldr	r2, [r9, #20]
   50b20:	str	r2, [sp, #24]
   50b24:	ldr	r3, [sp, #72]	; 0x48
   50b28:	cmp	r3, r4
   50b2c:	bhi	50eb4 <fputs@plt+0x3fe10>
   50b30:	ldr	r2, [sp, #24]
   50b34:	uxth	r3, r6
   50b38:	ldr	r1, [sp, #32]
   50b3c:	strh	r3, [r2, #24]
   50b40:	strh	r3, [r2, #40]	; 0x28
   50b44:	movw	r3, #16961	; 0x4241
   50b48:	str	r3, [r2, #36]	; 0x24
   50b4c:	mov	r3, #72	; 0x48
   50b50:	ldr	r2, [sp, #48]	; 0x30
   50b54:	mla	r3, r3, r2, r1
   50b58:	ldrd	r2, [r3, #64]	; 0x40
   50b5c:	strd	r2, [sp, #56]	; 0x38
   50b60:	ldr	r2, [sp, #56]	; 0x38
   50b64:	ldr	r3, [sp, #64]	; 0x40
   50b68:	mvn	r7, r3
   50b6c:	ldr	r3, [sp, #36]	; 0x24
   50b70:	orr	r7, r7, #-2147483648	; 0x80000000
   50b74:	bic	r3, r2, r3
   50b78:	str	r3, [sp, #104]	; 0x68
   50b7c:	ldr	r3, [sp, #60]	; 0x3c
   50b80:	and	sl, r7, r3
   50b84:	ldr	r3, [sp, #44]	; 0x2c
   50b88:	ldrsh	r2, [r3, #34]	; 0x22
   50b8c:	cmp	r2, #63	; 0x3f
   50b90:	movlt	r3, r2
   50b94:	movge	r3, #63	; 0x3f
   50b98:	str	r3, [sp, #100]	; 0x64
   50b9c:	mov	r3, #0
   50ba0:	mov	r7, r3
   50ba4:	ldr	r1, [sp, #100]	; 0x64
   50ba8:	cmp	r1, r3
   50bac:	bgt	51010 <fputs@plt+0x3ff6c>
   50bb0:	ldrd	r0, [sp, #56]	; 0x38
   50bb4:	cmp	r0, #0
   50bb8:	ldr	r0, [sp, #20]
   50bbc:	sbcs	r3, r1, #0
   50bc0:	add	r3, sp, #216	; 0xd8
   50bc4:	sublt	r2, r2, #63	; 0x3f
   50bc8:	addlt	r6, r6, r2
   50bcc:	mov	r2, #0
   50bd0:	add	r1, r6, #1
   50bd4:	sxth	r1, r1
   50bd8:	ldr	r0, [r0]
   50bdc:	bl	1da00 <fputs@plt+0xc95c>
   50be0:	subs	r7, r0, #0
   50be4:	beq	50e90 <fputs@plt+0x3fdec>
   50be8:	ldr	r3, [sp, #24]
   50bec:	mov	r4, #0
   50bf0:	ldr	r8, [fp, #348]	; 0x15c
   50bf4:	str	r4, [sp, #36]	; 0x24
   50bf8:	str	r4, [sp, #64]	; 0x40
   50bfc:	str	r7, [r3, #28]
   50c00:	ldr	r3, [pc, #-364]	; 50a9c <fputs@plt+0x3f9f8>
   50c04:	str	r3, [r7]
   50c08:	ldr	r3, [sp, #44]	; 0x2c
   50c0c:	str	r3, [r7, #12]
   50c10:	ldr	r3, [sp, #72]	; 0x48
   50c14:	cmp	r3, r8
   50c18:	bhi	51048 <fputs@plt+0x3ffa4>
   50c1c:	ldr	r0, [r7, #4]
   50c20:	mov	r3, #0
   50c24:	mov	r8, r3
   50c28:	ldr	r1, [r7, #32]
   50c2c:	str	r3, [sp, #36]	; 0x24
   50c30:	ldr	r2, [sp, #36]	; 0x24
   50c34:	ldr	r3, [sp, #100]	; 0x64
   50c38:	cmp	r3, r2
   50c3c:	bgt	5110c <fputs@plt+0x40068>
   50c40:	ldr	ip, [sp, #32]
   50c44:	mov	r3, #72	; 0x48
   50c48:	ldr	r2, [sp, #48]	; 0x30
   50c4c:	mla	r3, r3, r2, ip
   50c50:	ldrd	r2, [r3, #64]	; 0x40
   50c54:	cmp	r2, #0
   50c58:	sbcs	r3, r3, #0
   50c5c:	addlt	r2, r0, r4, lsl #1
   50c60:	movlt	r3, #63	; 0x3f
   50c64:	blt	51180 <fputs@plt+0x400dc>
   50c68:	lsl	r3, r4, #1
   50c6c:	mvn	r2, #0
   50c70:	mov	r8, #72	; 0x48
   50c74:	strh	r2, [r0, r3]
   50c78:	mov	r0, r5
   50c7c:	ldr	r3, [pc, #-480]	; 50aa4 <fputs@plt+0x3fa00>
   50c80:	str	r3, [r1, r4, lsl #2]
   50c84:	ldr	r3, [sp, #20]
   50c88:	ldr	r1, [sp, #20]
   50c8c:	ldr	r2, [r3, #72]	; 0x48
   50c90:	add	r3, r2, #1
   50c94:	str	r3, [r1, #72]	; 0x48
   50c98:	add	r3, r6, #1
   50c9c:	mov	r1, #56	; 0x38
   50ca0:	str	r2, [r9, #-36]	; 0xffffffdc
   50ca4:	bl	26ab4 <fputs@plt+0x15a10>
   50ca8:	mov	r1, r7
   50cac:	ldr	r0, [sp, #20]
   50cb0:	bl	31270 <fputs@plt+0x201cc>
   50cb4:	ldr	r3, [sp, #20]
   50cb8:	ldr	r2, [sp, #20]
   50cbc:	ldr	r3, [r3, #108]	; 0x6c
   50cc0:	add	r3, r3, #1
   50cc4:	str	r3, [r2, #108]	; 0x6c
   50cc8:	ldr	r3, [fp, #328]	; 0x148
   50ccc:	ldr	r3, [r3, #4]
   50cd0:	str	r3, [sp, #36]	; 0x24
   50cd4:	ldrb	r3, [r9]
   50cd8:	ldr	r2, [sp, #36]	; 0x24
   50cdc:	str	r3, [sp, #44]	; 0x2c
   50ce0:	mla	r8, r8, r3, r2
   50ce4:	ldrb	r6, [r8, #45]	; 0x2d
   50ce8:	ands	r6, r6, #16
   50cec:	beq	51194 <fputs@plt+0x400f0>
   50cf0:	mov	r3, #0
   50cf4:	mov	r1, #22
   50cf8:	ldr	r6, [r8, #36]	; 0x24
   50cfc:	mov	r2, r3
   50d00:	mov	r0, r5
   50d04:	bl	26ab4 <fputs@plt+0x15a10>
   50d08:	ldr	r3, [r8, #32]
   50d0c:	mov	r1, #16
   50d10:	mov	r2, r6
   50d14:	str	r3, [sp]
   50d18:	mov	r3, #0
   50d1c:	str	r0, [sp, #48]	; 0x30
   50d20:	mov	r0, r5
   50d24:	bl	2654c <fputs@plt+0x154a8>
   50d28:	mov	r2, r6
   50d2c:	mov	r1, #18
   50d30:	mov	r0, r5
   50d34:	bl	26a50 <fputs@plt+0x159ac>
   50d38:	mov	r8, r0
   50d3c:	ldr	r3, [sp, #28]
   50d40:	cmp	r3, #0
   50d44:	ldreq	r6, [sp, #28]
   50d48:	beq	50d80 <fputs@plt+0x3fcdc>
   50d4c:	ldr	r0, [r5, #24]
   50d50:	bl	2644c <fputs@plt+0x153a8>
   50d54:	mov	r2, r0
   50d58:	mov	r3, #16
   50d5c:	ldr	r1, [sp, #28]
   50d60:	mov	r6, r0
   50d64:	ldr	r0, [sp, #20]
   50d68:	bl	4dee8 <fputs@plt+0x3ce44>
   50d6c:	ldr	r3, [sp, #24]
   50d70:	ldr	r2, [sp, #24]
   50d74:	ldr	r3, [r3, #36]	; 0x24
   50d78:	orr	r3, r3, #131072	; 0x20000
   50d7c:	str	r3, [r2, #36]	; 0x24
   50d80:	ldr	r0, [sp, #20]
   50d84:	bl	149d0 <fputs@plt+0x392c>
   50d88:	mov	r3, #0
   50d8c:	mov	sl, r0
   50d90:	ldr	r0, [sp, #20]
   50d94:	mov	r1, r7
   50d98:	str	r3, [sp]
   50d9c:	str	r3, [sp, #4]
   50da0:	str	r3, [sp, #8]
   50da4:	str	r3, [sp, #12]
   50da8:	mov	r3, sl
   50dac:	ldr	r2, [r9, #-40]	; 0xffffffd8
   50db0:	bl	4e1b8 <fputs@plt+0x3d114>
   50db4:	mov	r3, sl
   50db8:	mov	r1, #110	; 0x6e
   50dbc:	str	r0, [sp, #24]
   50dc0:	mov	r0, r5
   50dc4:	ldr	r2, [r9, #-36]	; 0xffffffdc
   50dc8:	bl	26ab4 <fputs@plt+0x15a10>
   50dcc:	mov	r1, #16
   50dd0:	mov	r0, r5
   50dd4:	bl	18814 <fputs@plt+0x7770>
   50dd8:	ldr	r3, [sp, #28]
   50ddc:	cmp	r3, #0
   50de0:	beq	50df0 <fputs@plt+0x3fd4c>
   50de4:	mov	r1, r6
   50de8:	mov	r0, r5
   50dec:	bl	14554 <fputs@plt+0x34b0>
   50df0:	ldr	r0, [sp, #36]	; 0x24
   50df4:	mov	r3, #72	; 0x48
   50df8:	ldr	r1, [sp, #44]	; 0x2c
   50dfc:	ldr	r2, [r9, #-40]	; 0xffffffd8
   50e00:	mla	r6, r3, r1, r0
   50e04:	ldrb	r3, [r6, #45]	; 0x2d
   50e08:	tst	r3, #16
   50e0c:	beq	511b0 <fputs@plt+0x4010c>
   50e10:	ldr	r3, [sp, #24]
   50e14:	mov	r0, r5
   50e18:	ldr	r1, [sp, #48]	; 0x30
   50e1c:	add	r4, r4, r3
   50e20:	bl	1457c <fputs@plt+0x34d8>
   50e24:	mov	r3, #1
   50e28:	mov	r1, r8
   50e2c:	str	r4, [r0, #8]
   50e30:	mov	r0, r5
   50e34:	str	r3, [sp]
   50e38:	ldr	r3, [r6, #40]	; 0x28
   50e3c:	bl	1590c <fputs@plt+0x4868>
   50e40:	mov	r1, r8
   50e44:	mov	r0, r5
   50e48:	bl	26c6c <fputs@plt+0x15bc8>
   50e4c:	ldrb	r3, [r6, #45]	; 0x2d
   50e50:	bfc	r3, #4, #1
   50e54:	strb	r3, [r6, #45]	; 0x2d
   50e58:	mov	r1, #3
   50e5c:	mov	r0, r5
   50e60:	bl	18814 <fputs@plt+0x7770>
   50e64:	mov	r1, r8
   50e68:	mov	r0, r5
   50e6c:	bl	1b664 <fputs@plt+0xa5c0>
   50e70:	mov	r1, sl
   50e74:	ldr	r0, [sp, #20]
   50e78:	bl	19530 <fputs@plt+0x848c>
   50e7c:	ldr	r0, [sp, #20]
   50e80:	bl	1933c <fputs@plt+0x8298>
   50e84:	mov	r0, r5
   50e88:	ldr	r1, [sp, #108]	; 0x6c
   50e8c:	bl	1b664 <fputs@plt+0xa5c0>
   50e90:	ldr	r3, [sp, #20]
   50e94:	ldr	r1, [sp, #28]
   50e98:	ldr	r0, [r3]
   50e9c:	bl	1f4b0 <fputs@plt+0xe40c>
   50ea0:	ldr	r3, [sp, #40]	; 0x28
   50ea4:	ldrb	r3, [r3, #69]	; 0x45
   50ea8:	cmp	r3, #0
   50eac:	beq	50924 <fputs@plt+0x3f880>
   50eb0:	b	50474 <fputs@plt+0x3f3d0>
   50eb4:	ldr	r3, [sp, #24]
   50eb8:	ldrd	r2, [r3]
   50ebc:	orrs	r3, r2, r3
   50ec0:	bne	50f30 <fputs@plt+0x3fe8c>
   50ec4:	ldrh	r3, [r4, #20]
   50ec8:	tst	r3, #2
   50ecc:	bne	50f30 <fputs@plt+0x3fe8c>
   50ed0:	ldr	sl, [r4]
   50ed4:	ldr	r8, [sl, #4]
   50ed8:	ands	r8, r8, #1
   50edc:	bne	50f30 <fputs@plt+0x3fe8c>
   50ee0:	ldr	r3, [sp, #56]	; 0x38
   50ee4:	mov	r1, #3
   50ee8:	mov	r0, sl
   50eec:	ldr	r2, [r3, #52]	; 0x34
   50ef0:	bl	18c98 <fputs@plt+0x7bf4>
   50ef4:	cmp	r0, #0
   50ef8:	beq	50f30 <fputs@plt+0x3fe8c>
   50efc:	ldr	r3, [sp, #20]
   50f00:	mov	r2, r8
   50f04:	mov	r1, sl
   50f08:	ldr	r3, [r3]
   50f0c:	mov	r0, r3
   50f10:	str	r3, [sp, #100]	; 0x64
   50f14:	bl	20308 <fputs@plt+0xf264>
   50f18:	mov	r2, r0
   50f1c:	ldr	r1, [sp, #28]
   50f20:	ldr	r3, [sp, #100]	; 0x64
   50f24:	mov	r0, r3
   50f28:	bl	1f8a0 <fputs@plt+0xe7fc>
   50f2c:	str	r0, [sp, #28]
   50f30:	mov	r0, r4
   50f34:	ldr	r1, [sp, #88]	; 0x58
   50f38:	ldrd	r2, [sp, #116]	; 0x74
   50f3c:	bl	19a08 <fputs@plt+0x8964>
   50f40:	cmp	r0, #0
   50f44:	beq	51008 <fputs@plt+0x3ff64>
   50f48:	ldr	r3, [r4, #12]
   50f4c:	mov	sl, #0
   50f50:	cmp	r3, #63	; 0x3f
   50f54:	movle	r2, #1
   50f58:	suble	r8, r3, #32
   50f5c:	orrle	r8, sl, r2, lsl r8
   50f60:	rsble	r1, r3, #32
   50f64:	movgt	r8, #-2147483648	; 0x80000000
   50f68:	lslle	sl, r2, r3
   50f6c:	orrle	r8, r8, r2, lsr r1
   50f70:	cmp	r7, #0
   50f74:	bne	50f98 <fputs@plt+0x3fef4>
   50f78:	ldr	r2, [sp, #44]	; 0x2c
   50f7c:	mov	r0, #284	; 0x11c
   50f80:	ldr	r1, [pc, #-1256]	; 50aa0 <fputs@plt+0x3f9fc>
   50f84:	ldr	r2, [r2, #4]
   50f88:	ldr	r3, [r2, r3, lsl #4]
   50f8c:	ldr	r2, [sp, #44]	; 0x2c
   50f90:	ldr	r2, [r2]
   50f94:	bl	2bc28 <fputs@plt+0x1ab84>
   50f98:	ldr	r3, [sp, #36]	; 0x24
   50f9c:	and	r3, r3, sl
   50fa0:	str	r3, [sp, #152]	; 0x98
   50fa4:	ldr	r3, [sp, #64]	; 0x40
   50fa8:	and	r3, r3, r8
   50fac:	str	r3, [sp, #156]	; 0x9c
   50fb0:	ldrd	r2, [sp, #152]	; 0x98
   50fb4:	orrs	r3, r2, r3
   50fb8:	bne	51004 <fputs@plt+0x3ff60>
   50fbc:	ldr	r3, [sp, #20]
   50fc0:	add	r7, r6, #1
   50fc4:	mov	r2, r7
   50fc8:	ldr	r1, [sp, #24]
   50fcc:	ldr	r0, [r3]
   50fd0:	bl	1cd9c <fputs@plt+0xbcf8>
   50fd4:	cmp	r0, #0
   50fd8:	bne	50e90 <fputs@plt+0x3fdec>
   50fdc:	ldr	r3, [sp, #24]
   50fe0:	ldr	r3, [r3, #48]	; 0x30
   50fe4:	str	r4, [r3, r6, lsl #2]
   50fe8:	mov	r6, r7
   50fec:	ldr	r3, [sp, #36]	; 0x24
   50ff0:	orr	r3, r3, sl
   50ff4:	str	r3, [sp, #36]	; 0x24
   50ff8:	ldr	r3, [sp, #64]	; 0x40
   50ffc:	orr	r3, r3, r8
   51000:	str	r3, [sp, #64]	; 0x40
   51004:	mov	r7, #1
   51008:	add	r4, r4, #48	; 0x30
   5100c:	b	50b24 <fputs@plt+0x3fa80>
   51010:	ldr	r1, [sp, #104]	; 0x68
   51014:	rsb	r4, r3, #32
   51018:	sub	lr, r3, #32
   5101c:	str	r7, [sp, #164]	; 0xa4
   51020:	lsr	ip, r1, r3
   51024:	add	r3, r3, #1
   51028:	orr	ip, ip, sl, lsl r4
   5102c:	orr	ip, ip, sl, lsr lr
   51030:	and	r1, ip, #1
   51034:	str	r1, [sp, #160]	; 0xa0
   51038:	ldrd	r0, [sp, #160]	; 0xa0
   5103c:	orrs	r1, r0, r1
   51040:	addne	r6, r6, #1
   51044:	b	50ba4 <fputs@plt+0x3fb00>
   51048:	mov	r0, r8
   5104c:	ldr	r1, [sp, #88]	; 0x58
   51050:	ldrd	r2, [sp, #116]	; 0x74
   51054:	bl	19a08 <fputs@plt+0x8964>
   51058:	cmp	r0, #0
   5105c:	beq	51104 <fputs@plt+0x40060>
   51060:	ldr	r2, [r8, #12]
   51064:	cmp	r2, #63	; 0x3f
   51068:	movgt	ip, #0
   5106c:	movgt	r3, #-2147483648	; 0x80000000
   51070:	bgt	51090 <fputs@plt+0x3ffec>
   51074:	mov	r0, #1
   51078:	mov	ip, #0
   5107c:	sub	r3, r2, #32
   51080:	rsb	r1, r2, #32
   51084:	orr	r3, ip, r0, lsl r3
   51088:	lsl	ip, r0, r2
   5108c:	orr	r3, r3, r0, lsr r1
   51090:	ldr	r1, [sp, #36]	; 0x24
   51094:	and	r1, r1, ip
   51098:	str	r1, [sp, #168]	; 0xa8
   5109c:	ldr	r1, [sp, #64]	; 0x40
   510a0:	and	r1, r1, r3
   510a4:	str	r1, [sp, #172]	; 0xac
   510a8:	ldrd	r0, [sp, #168]	; 0xa8
   510ac:	orrs	r1, r0, r1
   510b0:	bne	51104 <fputs@plt+0x40060>
   510b4:	ldr	r1, [sp, #36]	; 0x24
   510b8:	ldr	r0, [r8]
   510bc:	orr	r1, r1, ip
   510c0:	str	r1, [sp, #36]	; 0x24
   510c4:	ldr	r1, [sp, #64]	; 0x40
   510c8:	orr	r3, r1, r3
   510cc:	ldr	r1, [r7, #4]
   510d0:	str	r3, [sp, #64]	; 0x40
   510d4:	lsl	r3, r4, #1
   510d8:	strh	r2, [r1, r3]
   510dc:	ldr	r1, [r0, #12]
   510e0:	ldr	r2, [r0, #16]
   510e4:	ldr	r0, [sp, #20]
   510e8:	bl	32108 <fputs@plt+0x21064>
   510ec:	cmp	r0, #0
   510f0:	ldr	r2, [r7, #32]
   510f4:	ldrne	r3, [r0]
   510f8:	ldreq	r3, [pc, #-1628]	; 50aa4 <fputs@plt+0x3fa00>
   510fc:	str	r3, [r2, r4, lsl #2]
   51100:	add	r4, r4, #1
   51104:	add	r8, r8, #48	; 0x30
   51108:	b	50c10 <fputs@plt+0x3fb6c>
   5110c:	ldr	r3, [sp, #36]	; 0x24
   51110:	str	r8, [sp, #180]	; 0xb4
   51114:	ldr	r2, [sp, #36]	; 0x24
   51118:	rsb	lr, r3, #32
   5111c:	sub	ip, r3, #32
   51120:	ldr	r3, [sp, #104]	; 0x68
   51124:	lsr	r2, r3, r2
   51128:	orr	r2, r2, sl, lsl lr
   5112c:	orr	r2, r2, sl, lsr ip
   51130:	and	r3, r2, #1
   51134:	str	r3, [sp, #176]	; 0xb0
   51138:	ldrd	r2, [sp, #176]	; 0xb0
   5113c:	orrs	r3, r2, r3
   51140:	beq	5115c <fputs@plt+0x400b8>
   51144:	ldr	r3, [sp, #36]	; 0x24
   51148:	lsl	r2, r4, #1
   5114c:	strh	r3, [r0, r2]
   51150:	ldr	r3, [pc, #-1716]	; 50aa4 <fputs@plt+0x3fa00>
   51154:	str	r3, [r1, r4, lsl #2]
   51158:	add	r4, r4, #1
   5115c:	ldr	r3, [sp, #36]	; 0x24
   51160:	add	r3, r3, #1
   51164:	str	r3, [sp, #36]	; 0x24
   51168:	b	50c30 <fputs@plt+0x3fb8c>
   5116c:	ldr	ip, [pc, #-1744]	; 50aa4 <fputs@plt+0x3fa00>
   51170:	strh	r3, [r2], #2
   51174:	add	r3, r3, #1
   51178:	str	ip, [r1, r4, lsl #2]
   5117c:	add	r4, r4, #1
   51180:	ldr	ip, [sp, #44]	; 0x2c
   51184:	ldrsh	ip, [ip, #34]	; 0x22
   51188:	cmp	r3, ip
   5118c:	blt	5116c <fputs@plt+0x400c8>
   51190:	b	50c68 <fputs@plt+0x3fbc4>
   51194:	mov	r1, #108	; 0x6c
   51198:	mov	r0, r5
   5119c:	ldr	r2, [r9, #-40]	; 0xffffffd8
   511a0:	bl	26a50 <fputs@plt+0x159ac>
   511a4:	mov	r8, r0
   511a8:	str	r6, [sp, #48]	; 0x30
   511ac:	b	50d3c <fputs@plt+0x3fc98>
   511b0:	add	r3, r8, #1
   511b4:	mov	r1, #7
   511b8:	mov	r0, r5
   511bc:	bl	26ab4 <fputs@plt+0x15a10>
   511c0:	b	50e58 <fputs@plt+0x3fdb4>
   511c4:	ldr	r0, [sp, #92]	; 0x5c
   511c8:	ldr	r3, [sp, #92]	; 0x5c
   511cc:	lsr	r6, r6, r0
   511d0:	ldr	r0, [sp, #36]	; 0x24
   511d4:	rsb	r2, r3, #32
   511d8:	sub	r3, r3, #32
   511dc:	orr	r6, r6, r0, lsl r2
   511e0:	orr	r6, r6, r0, lsr r3
   511e4:	and	r3, r6, #1
   511e8:	str	r3, [sp, #36]	; 0x24
   511ec:	ldr	r3, [sp, #28]
   511f0:	ldr	r2, [r3, #36]	; 0x24
   511f4:	ands	r3, r2, #1024	; 0x400
   511f8:	beq	514dc <fputs@plt+0x40438>
   511fc:	ldr	r3, [sp, #28]
   51200:	mov	r0, r4
   51204:	ldrh	r5, [r3, #40]	; 0x28
   51208:	ldr	r3, [r4, #108]	; 0x6c
   5120c:	add	r3, r3, #1
   51210:	str	r3, [r4, #108]	; 0x6c
   51214:	add	r3, r5, #2
   51218:	mov	r1, r3
   5121c:	str	r3, [sp, #48]	; 0x30
   51220:	bl	14a00 <fputs@plt+0x395c>
   51224:	ldr	r8, [r9, #-32]	; 0xffffffe0
   51228:	add	r3, r0, #2
   5122c:	mov	r6, r0
   51230:	ldr	r7, [sp, #112]	; 0x70
   51234:	str	r3, [sp, #44]	; 0x2c
   51238:	cmp	r5, r7
   5123c:	bgt	5135c <fputs@plt+0x402b8>
   51240:	ldr	r2, [sp, #28]
   51244:	mov	r3, r6
   51248:	mov	r1, #22
   5124c:	mov	r0, sl
   51250:	ldr	r2, [r2, #24]
   51254:	bl	26ab4 <fputs@plt+0x15a10>
   51258:	mov	r2, r5
   5125c:	add	r3, r6, #1
   51260:	mov	r1, #22
   51264:	mov	r0, sl
   51268:	bl	26ab4 <fputs@plt+0x15a10>
   5126c:	ldr	r2, [sp, #28]
   51270:	mov	r1, #11
   51274:	mov	r0, sl
   51278:	sub	r5, r5, #1
   5127c:	ldr	r3, [sp, #28]
   51280:	ldrb	r2, [r2, #28]
   51284:	ldr	r3, [r3, #32]
   51288:	str	r6, [sp]
   5128c:	cmp	r2, #0
   51290:	mvnne	r2, #10
   51294:	mvneq	r2, #1
   51298:	str	r3, [sp, #4]
   5129c:	mov	r3, r8
   512a0:	str	r2, [sp, #8]
   512a4:	ldr	r2, [sp, #24]
   512a8:	bl	2666c <fputs@plt+0x155c8>
   512ac:	ldr	r3, [sp, #28]
   512b0:	mov	r2, #0
   512b4:	ldr	r8, [r9, #12]
   512b8:	str	r2, [sp, #44]	; 0x2c
   512bc:	strb	r2, [r3, #28]
   512c0:	ldr	r3, [sp, #24]
   512c4:	str	r3, [r9, #4]
   512c8:	ldrb	r3, [fp, #40]	; 0x28
   512cc:	cmp	r3, r2
   512d0:	movne	r3, #160	; 0xa0
   512d4:	moveq	r3, #154	; 0x9a
   512d8:	strb	r3, [r9, #1]
   512dc:	ldr	r3, [sl, #32]
   512e0:	str	r3, [r9, #8]
   512e4:	cmn	r5, #1
   512e8:	bne	513c0 <fputs@plt+0x4031c>
   512ec:	mov	r1, r6
   512f0:	mov	r0, r4
   512f4:	ldr	r2, [sp, #48]	; 0x30
   512f8:	bl	1c510 <fputs@plt+0xb46c>
   512fc:	bl	1933c <fputs@plt+0x8298>
   51300:	ldr	r7, [fp, #340]	; 0x154
   51304:	ldr	r5, [fp, #348]	; 0x15c
   51308:	cmp	r7, #0
   5130c:	add	r5, r5, #48	; 0x30
   51310:	bgt	525f0 <fputs@plt+0x4154c>
   51314:	ldr	r7, [fp, #340]	; 0x154
   51318:	ldr	r5, [fp, #348]	; 0x15c
   5131c:	cmp	r7, #0
   51320:	ldr	r3, [r9, #-44]	; 0xffffffd4
   51324:	bgt	526a0 <fputs@plt+0x415fc>
   51328:	cmp	r3, #0
   5132c:	bne	5278c <fputs@plt+0x416e8>
   51330:	ldr	r3, [r9, #28]
   51334:	str	r3, [sp, #116]	; 0x74
   51338:	ldr	r3, [r9, #32]
   5133c:	str	r3, [sp, #120]	; 0x78
   51340:	ldr	r3, [r9, #-20]	; 0xffffffec
   51344:	add	r9, r9, #80	; 0x50
   51348:	str	r3, [fp, #48]	; 0x30
   5134c:	ldr	r3, [sp, #92]	; 0x5c
   51350:	add	r3, r3, #1
   51354:	str	r3, [sp, #92]	; 0x5c
   51358:	b	505cc <fputs@plt+0x3f528>
   5135c:	ldr	r3, [sp, #44]	; 0x2c
   51360:	add	r2, r3, r7
   51364:	ldr	r3, [sp, #28]
   51368:	ldr	r3, [r3, #48]	; 0x30
   5136c:	ldr	r1, [r3, r7, lsl #2]
   51370:	cmp	r1, #0
   51374:	beq	513a4 <fputs@plt+0x40300>
   51378:	ldrh	r3, [r1, #18]
   5137c:	tst	r3, #1
   51380:	beq	513ac <fputs@plt+0x40308>
   51384:	ldr	r3, [sp, #36]	; 0x24
   51388:	mov	r0, r4
   5138c:	str	r3, [sp]
   51390:	mov	r3, r7
   51394:	str	r2, [sp, #4]
   51398:	ldr	r2, [sp, #80]	; 0x50
   5139c:	bl	4c2ec <fputs@plt+0x3b248>
   513a0:	ldr	r8, [r9, #-28]	; 0xffffffe4
   513a4:	add	r7, r7, #1
   513a8:	b	51238 <fputs@plt+0x40194>
   513ac:	ldr	r3, [r1]
   513b0:	mov	r0, r4
   513b4:	ldr	r1, [r3, #16]
   513b8:	bl	4c4b0 <fputs@plt+0x3b40c>
   513bc:	b	513a4 <fputs@plt+0x40300>
   513c0:	ldr	r3, [sp, #28]
   513c4:	cmp	r5, #15
   513c8:	ldr	r3, [r3, #48]	; 0x30
   513cc:	ldr	r3, [r3, r5, lsl #2]
   513d0:	str	r3, [sp, #36]	; 0x24
   513d4:	bgt	51400 <fputs@plt+0x4035c>
   513d8:	ldr	r3, [sp, #28]
   513dc:	ldrh	r3, [r3, #30]
   513e0:	asr	r3, r3, r5
   513e4:	tst	r3, #1
   513e8:	beq	51400 <fputs@plt+0x4035c>
   513ec:	ldr	r1, [sp, #36]	; 0x24
   513f0:	ldr	r0, [sp, #80]	; 0x50
   513f4:	bl	156f4 <fputs@plt+0x4650>
   513f8:	sub	r5, r5, #1
   513fc:	b	512e4 <fputs@plt+0x40240>
   51400:	ldr	r3, [sp, #36]	; 0x24
   51404:	ldrh	r3, [r3, #18]
   51408:	tst	r3, #1
   5140c:	beq	513f8 <fputs@plt+0x40354>
   51410:	ldr	r3, [sp, #88]	; 0x58
   51414:	ldrb	r3, [r3, #69]	; 0x45
   51418:	cmp	r3, #0
   5141c:	bne	51454 <fputs@plt+0x403b0>
   51420:	ldr	r2, [r9, #16]
   51424:	sub	r8, r8, #1
   51428:	mov	r3, #12
   5142c:	mov	r0, sl
   51430:	mla	r3, r3, r8, r2
   51434:	ldr	r1, [r3, #4]
   51438:	bl	1457c <fputs@plt+0x34d8>
   5143c:	ldr	r3, [r0, #12]
   51440:	ldrb	r1, [r0]
   51444:	str	r3, [sp]
   51448:	ldrd	r2, [r0, #4]
   5144c:	mov	r0, sl
   51450:	bl	2654c <fputs@plt+0x154a8>
   51454:	ldr	r3, [sp, #44]	; 0x2c
   51458:	mov	r1, #79	; 0x4f
   5145c:	mov	r0, r4
   51460:	str	r3, [sp]
   51464:	mov	r3, #0
   51468:	mov	r2, r3
   5146c:	bl	2f878 <fputs@plt+0x1e7d4>
   51470:	subs	r7, r0, #0
   51474:	beq	513f8 <fputs@plt+0x40354>
   51478:	ldr	r3, [sp, #36]	; 0x24
   5147c:	mov	r2, #0
   51480:	mov	r1, #157	; 0x9d
   51484:	ldr	r0, [sp, #88]	; 0x58
   51488:	ldr	r3, [r3]
   5148c:	ldr	r3, [r3, #12]
   51490:	str	r3, [r7, #12]
   51494:	bl	1cc70 <fputs@plt+0xbbcc>
   51498:	cmp	r0, #0
   5149c:	str	r0, [r7, #16]
   514a0:	beq	514c4 <fputs@plt+0x40420>
   514a4:	add	r3, r6, #2
   514a8:	mov	r1, r7
   514ac:	ldr	r2, [r9, #-20]	; 0xffffffec
   514b0:	add	r3, r3, r5
   514b4:	str	r3, [r0, #28]
   514b8:	mov	r3, #0
   514bc:	mov	r0, r4
   514c0:	bl	4dee8 <fputs@plt+0x3ce44>
   514c4:	ldr	r3, [sp, #44]	; 0x2c
   514c8:	mov	r1, r7
   514cc:	ldr	r0, [sp, #88]	; 0x58
   514d0:	str	r3, [r7, #12]
   514d4:	bl	1f4b0 <fputs@plt+0xe40c>
   514d8:	b	513f8 <fputs@plt+0x40354>
   514dc:	tst	r2, #256	; 0x100
   514e0:	beq	51588 <fputs@plt+0x404e4>
   514e4:	tst	r2, #5
   514e8:	beq	51588 <fputs@plt+0x404e4>
   514ec:	ldr	r2, [sp, #28]
   514f0:	mov	r0, r4
   514f4:	ldr	r5, [r4, #76]	; 0x4c
   514f8:	ldr	r2, [r2, #48]	; 0x30
   514fc:	add	r5, r5, #1
   51500:	ldr	r1, [r2]
   51504:	str	r5, [r4, #76]	; 0x4c
   51508:	ldr	r2, [sp, #36]	; 0x24
   5150c:	stm	sp, {r2, r5}
   51510:	ldr	r2, [sp, #80]	; 0x50
   51514:	bl	4c2ec <fputs@plt+0x3b248>
   51518:	cmp	r5, r0
   5151c:	mov	r6, r0
   51520:	beq	51530 <fputs@plt+0x4048c>
   51524:	mov	r1, r5
   51528:	mov	r0, r4
   5152c:	bl	19530 <fputs@plt+0x848c>
   51530:	ldr	r5, [r9, #-28]	; 0xffffffe4
   51534:	mov	r2, r6
   51538:	mov	r1, #38	; 0x26
   5153c:	mov	r0, sl
   51540:	mov	r3, r5
   51544:	bl	26ab4 <fputs@plt+0x15a10>
   51548:	mov	r3, r5
   5154c:	mov	r1, #70	; 0x46
   51550:	str	r6, [sp]
   51554:	mov	r0, sl
   51558:	ldr	r2, [sp, #24]
   5155c:	bl	2654c <fputs@plt+0x154a8>
   51560:	mov	r2, #1
   51564:	mov	r1, r6
   51568:	mov	r0, r4
   5156c:	bl	1c498 <fputs@plt+0xb3f4>
   51570:	mov	r3, r6
   51574:	mvn	r2, #0
   51578:	ldr	r1, [sp, #24]
   5157c:	bl	193d8 <fputs@plt+0x8334>
   51580:	mvn	r3, #95	; 0x5f
   51584:	b	50a90 <fputs@plt+0x3f9ec>
   51588:	movw	r3, #258	; 0x102
   5158c:	bics	r3, r3, r2
   51590:	bne	51604 <fputs@plt+0x40560>
   51594:	ands	r3, r2, #32
   51598:	ldrne	r3, [sp, #28]
   5159c:	moveq	r6, r3
   515a0:	ldrne	r3, [r3, #48]	; 0x30
   515a4:	ldrne	r6, [r3]
   515a8:	movne	r3, #1
   515ac:	tst	r2, #16
   515b0:	beq	529a8 <fputs@plt+0x41904>
   515b4:	ldr	r2, [sp, #28]
   515b8:	ldr	r2, [r2, #48]	; 0x30
   515bc:	ldr	r7, [r2, r3, lsl #2]
   515c0:	ldr	r3, [sp, #36]	; 0x24
   515c4:	cmp	r3, #0
   515c8:	moveq	r8, r7
   515cc:	beq	529b8 <fputs@plt+0x41914>
   515d0:	cmp	r7, #0
   515d4:	movne	r8, r6
   515d8:	bne	529cc <fputs@plt+0x41928>
   515dc:	mov	r1, #105	; 0x69
   515e0:	mov	r3, r5
   515e4:	mov	r0, sl
   515e8:	ldr	r2, [sp, #24]
   515ec:	bl	26ab4 <fputs@plt+0x15a10>
   515f0:	b	52a3c <fputs@plt+0x41998>
   515f4:	cmp	r3, #0
   515f8:	movne	r8, #82	; 0x52
   515fc:	moveq	r8, #80	; 0x50
   51600:	b	52a8c <fputs@plt+0x419e8>
   51604:	ands	r3, r2, #512	; 0x200
   51608:	str	r3, [sp, #64]	; 0x40
   5160c:	beq	51f88 <fputs@plt+0x40ee4>
   51610:	ldr	r3, [sp, #28]
   51614:	mov	r1, #0
   51618:	ldrh	r5, [r3, #24]
   5161c:	strb	r1, [sp, #216]	; 0xd8
   51620:	ldr	r3, [r3, #28]
   51624:	str	r3, [sp, #72]	; 0x48
   51628:	ldr	r3, [r9, #-36]	; 0xffffffdc
   5162c:	str	r3, [sp, #100]	; 0x64
   51630:	ldrh	r3, [fp, #36]	; 0x24
   51634:	ands	r3, r3, #1
   51638:	moveq	r8, r3
   5163c:	beq	51664 <fputs@plt+0x405c0>
   51640:	ldrsb	r3, [fp, #38]	; 0x26
   51644:	cmp	r3, r1
   51648:	ble	51660 <fputs@plt+0x405bc>
   5164c:	ldr	r3, [sp, #72]	; 0x48
   51650:	ldrh	r3, [r3, #50]	; 0x32
   51654:	cmp	r3, r5
   51658:	movhi	r8, #1
   5165c:	bhi	51664 <fputs@plt+0x405c0>
   51660:	mov	r8, r1
   51664:	ands	r1, r2, #32
   51668:	mov	r0, r8
   5166c:	str	r5, [sp, #128]	; 0x80
   51670:	ldrne	r1, [sp, #28]
   51674:	addne	r3, r5, #1
   51678:	movne	r0, #1
   5167c:	moveq	r3, r5
   51680:	ldrne	r1, [r1, #48]	; 0x30
   51684:	ldrne	r1, [r1, r5, lsl #2]
   51688:	ands	r2, r2, #16
   5168c:	streq	r2, [sp, #44]	; 0x2c
   51690:	str	r1, [sp, #64]	; 0x40
   51694:	beq	51738 <fputs@plt+0x40694>
   51698:	ldr	r2, [sp, #28]
   5169c:	ldr	r2, [r2, #48]	; 0x30
   516a0:	ldr	r3, [r2, r3, lsl #2]
   516a4:	str	r3, [sp, #44]	; 0x2c
   516a8:	ldrh	r3, [r3, #20]
   516ac:	tst	r3, #256	; 0x100
   516b0:	beq	516f4 <fputs@plt+0x40650>
   516b4:	ldr	r2, [sp, #72]	; 0x48
   516b8:	and	r1, r6, #1
   516bc:	mov	r0, sl
   516c0:	ldr	r3, [r4, #76]	; 0x4c
   516c4:	ldr	r2, [r2, #28]
   516c8:	add	r3, r3, #1
   516cc:	str	r3, [r4, #76]	; 0x4c
   516d0:	str	r3, [r9, #-8]
   516d4:	ldrb	r2, [r2, r5]
   516d8:	cmp	r2, #1
   516dc:	eoreq	r1, r1, #1
   516e0:	mov	r2, r1
   516e4:	mov	r1, #22
   516e8:	bl	26ab4 <fputs@plt+0x15a10>
   516ec:	ldr	r3, [sl, #32]
   516f0:	str	r3, [r9, #-4]
   516f4:	ldr	r3, [sp, #64]	; 0x40
   516f8:	cmp	r3, #0
   516fc:	bne	51734 <fputs@plt+0x40690>
   51700:	ldr	r3, [sp, #72]	; 0x48
   51704:	ldr	r2, [r3, #4]
   51708:	lsl	r3, r5, #1
   5170c:	ldrsh	r2, [r2, r3]
   51710:	cmp	r2, #0
   51714:	blt	51734 <fputs@plt+0x40690>
   51718:	ldr	r3, [sp, #72]	; 0x48
   5171c:	ldr	r3, [r3, #12]
   51720:	ldr	r3, [r3, #4]
   51724:	add	r3, r3, r2, lsl #4
   51728:	ldrb	r3, [r3, #12]
   5172c:	cmp	r3, #0
   51730:	moveq	r8, #1
   51734:	mov	r0, #1
   51738:	ldr	r3, [sp, #72]	; 0x48
   5173c:	ldrh	r3, [r3, #50]	; 0x32
   51740:	cmp	r5, r3
   51744:	bcs	51b94 <fputs@plt+0x40af0>
   51748:	ldr	r2, [sp, #36]	; 0x24
   5174c:	ldr	r3, [sp, #72]	; 0x48
   51750:	ldr	r3, [r3, #28]
   51754:	ldrb	r3, [r3, r5]
   51758:	clz	r3, r3
   5175c:	lsr	r3, r3, #5
   51760:	cmp	r2, r3
   51764:	strne	r8, [sp, #112]	; 0x70
   51768:	movne	r8, #0
   5176c:	bne	51bac <fputs@plt+0x40b08>
   51770:	ldr	r7, [r4]
   51774:	ldr	r3, [r4, #8]
   51778:	str	r3, [sp, #104]	; 0x68
   5177c:	ldr	r3, [r9, #20]
   51780:	str	r3, [sp, #132]	; 0x84
   51784:	ldrh	r3, [r3, #42]	; 0x2a
   51788:	str	r3, [sp, #136]	; 0x88
   5178c:	ldr	r3, [sp, #132]	; 0x84
   51790:	ldr	r1, [r3, #28]
   51794:	ldr	r3, [r4, #76]	; 0x4c
   51798:	add	r2, r3, #1
   5179c:	str	r2, [sp, #56]	; 0x38
   517a0:	ldr	r2, [sp, #132]	; 0x84
   517a4:	ldrh	r2, [r2, #24]
   517a8:	str	r2, [sp, #144]	; 0x90
   517ac:	add	r2, r0, r2
   517b0:	mov	r0, r7
   517b4:	add	r3, r3, r2
   517b8:	str	r2, [sp, #148]	; 0x94
   517bc:	str	r3, [r4, #76]	; 0x4c
   517c0:	bl	1de9c <fputs@plt+0xcdf8>
   517c4:	mov	r1, r0
   517c8:	mov	r0, r7
   517cc:	bl	1db50 <fputs@plt+0xcaac>
   517d0:	ldr	r3, [sp, #136]	; 0x88
   517d4:	mov	r7, r0
   517d8:	cmp	r3, #0
   517dc:	bne	51bc0 <fputs@plt+0x40b1c>
   517e0:	ldr	r6, [sp, #136]	; 0x88
   517e4:	ldr	r3, [sp, #144]	; 0x90
   517e8:	cmp	r3, r6
   517ec:	bgt	51c74 <fputs@plt+0x40bd0>
   517f0:	cmp	r7, #0
   517f4:	ldrbne	r3, [r7, r5]
   517f8:	strbne	r3, [sp, #216]	; 0xd8
   517fc:	ldr	r3, [r9, #-28]	; 0xffffffe4
   51800:	str	r3, [sp, #104]	; 0x68
   51804:	ldr	r3, [sp, #44]	; 0x2c
   51808:	cmp	r3, #0
   5180c:	moveq	r3, #1
   51810:	beq	51824 <fputs@plt+0x40780>
   51814:	ldrh	r3, [r3, #18]
   51818:	tst	r3, #40	; 0x28
   5181c:	movne	r3, #1
   51820:	moveq	r3, #0
   51824:	str	r3, [sp, #132]	; 0x84
   51828:	ldr	r3, [sp, #64]	; 0x40
   5182c:	cmp	r3, #0
   51830:	moveq	r3, #1
   51834:	beq	51848 <fputs@plt+0x407a4>
   51838:	ldrh	r3, [r3, #18]
   5183c:	tst	r3, #40	; 0x28
   51840:	movne	r3, #1
   51844:	moveq	r3, #0
   51848:	ldr	r2, [sp, #44]	; 0x2c
   5184c:	str	r3, [sp, #136]	; 0x88
   51850:	adds	r3, r5, #0
   51854:	movne	r3, #1
   51858:	cmp	r2, #0
   5185c:	movne	r3, #1
   51860:	cmp	r2, #0
   51864:	str	r3, [sp, #140]	; 0x8c
   51868:	beq	51d9c <fputs@plt+0x40cf8>
   5186c:	ldr	r3, [r2]
   51870:	mov	r0, r4
   51874:	ldr	r6, [r3, #16]
   51878:	ldr	r3, [sp, #56]	; 0x38
   5187c:	mov	r1, r6
   51880:	add	r3, r5, r3
   51884:	mov	r2, r3
   51888:	str	r3, [sp, #144]	; 0x90
   5188c:	bl	4c4b0 <fputs@plt+0x3b40c>
   51890:	ldr	r3, [sp, #44]	; 0x2c
   51894:	ldrh	r3, [r3, #20]
   51898:	tst	r3, #256	; 0x100
   5189c:	beq	518bc <fputs@plt+0x40818>
   518a0:	mvn	r1, #0
   518a4:	mov	r0, sl
   518a8:	bl	1457c <fputs@plt+0x34d8>
   518ac:	ldr	r3, [r9, #-8]
   518b0:	str	r3, [r0, #12]
   518b4:	mov	r3, #1
   518b8:	strb	r3, [r0, #3]
   518bc:	mov	r0, r6
   518c0:	bl	14944 <fputs@plt+0x38a0>
   518c4:	cmp	r0, #0
   518c8:	beq	518e0 <fputs@plt+0x4083c>
   518cc:	mov	r1, #76	; 0x4c
   518d0:	mov	r0, sl
   518d4:	ldr	r3, [sp, #104]	; 0x68
   518d8:	ldr	r2, [sp, #144]	; 0x90
   518dc:	bl	26ab4 <fputs@plt+0x15a10>
   518e0:	cmp	r7, #0
   518e4:	beq	51920 <fputs@plt+0x4087c>
   518e8:	ldrb	r1, [r7, r5]
   518ec:	mov	r0, r6
   518f0:	bl	14e30 <fputs@plt+0x3d8c>
   518f4:	cmp	r0, #65	; 0x41
   518f8:	strbeq	r0, [r7, r5]
   518fc:	ldrb	r1, [r7, r5]
   51900:	cmp	r1, #65	; 0x41
   51904:	beq	51918 <fputs@plt+0x40874>
   51908:	mov	r0, r6
   5190c:	bl	19240 <fputs@plt+0x819c>
   51910:	cmp	r0, #0
   51914:	beq	51920 <fputs@plt+0x4087c>
   51918:	mov	r3, #65	; 0x41
   5191c:	strb	r3, [r7, r5]
   51920:	add	r6, r5, #1
   51924:	mov	r3, r7
   51928:	mov	r0, r4
   5192c:	ldr	r1, [sp, #56]	; 0x38
   51930:	ldr	r2, [sp, #112]	; 0x70
   51934:	sub	r2, r6, r2
   51938:	bl	26868 <fputs@plt+0x157c4>
   5193c:	ldr	r3, [sp, #28]
   51940:	ldrh	r3, [r3, #42]	; 0x2a
   51944:	cmp	r3, #0
   51948:	beq	51954 <fputs@plt+0x408b0>
   5194c:	cmp	r6, r3
   51950:	beq	5198c <fputs@plt+0x408e8>
   51954:	ldr	r3, [pc, #-3764]	; 50aa8 <fputs@plt+0x3fa04>
   51958:	mov	r0, sl
   5195c:	ldr	r2, [sp, #36]	; 0x24
   51960:	add	r3, r3, r2
   51964:	ldr	r2, [sp, #140]	; 0x8c
   51968:	add	r3, r3, r2, lsl #2
   5196c:	ldr	r2, [sp, #132]	; 0x84
   51970:	add	r1, r3, r2, lsl #1
   51974:	ldr	r3, [sp, #56]	; 0x38
   51978:	ldrb	r1, [r1, #3952]	; 0xf70
   5197c:	ldr	r2, [sp, #100]	; 0x64
   51980:	stm	sp, {r3, r6}
   51984:	ldr	r3, [sp, #104]	; 0x68
   51988:	bl	26634 <fputs@plt+0x15590>
   5198c:	ldr	r3, [sp, #64]	; 0x40
   51990:	cmp	r3, #0
   51994:	beq	51ddc <fputs@plt+0x40d38>
   51998:	ldr	r3, [r3]
   5199c:	mov	r2, #1
   519a0:	mov	r0, r4
   519a4:	ldr	r8, [r3, #16]
   519a8:	ldr	r3, [sp, #56]	; 0x38
   519ac:	add	r6, r5, r3
   519b0:	mov	r1, r6
   519b4:	bl	1c498 <fputs@plt+0xb3f4>
   519b8:	mov	r2, r6
   519bc:	mov	r1, r8
   519c0:	bl	4c4b0 <fputs@plt+0x3b40c>
   519c4:	ldr	r3, [sp, #64]	; 0x40
   519c8:	ldrh	r3, [r3, #20]
   519cc:	tst	r3, #256	; 0x100
   519d0:	beq	519f0 <fputs@plt+0x4094c>
   519d4:	mvn	r1, #0
   519d8:	mov	r0, sl
   519dc:	bl	1457c <fputs@plt+0x34d8>
   519e0:	ldr	r3, [r9, #-8]
   519e4:	str	r3, [r0, #12]
   519e8:	mov	r3, #1
   519ec:	strb	r3, [r0, #3]
   519f0:	mov	r0, r8
   519f4:	bl	14944 <fputs@plt+0x38a0>
   519f8:	cmp	r0, #0
   519fc:	beq	51a14 <fputs@plt+0x40970>
   51a00:	mov	r2, r6
   51a04:	mov	r1, #76	; 0x4c
   51a08:	ldr	r3, [sp, #104]	; 0x68
   51a0c:	mov	r0, sl
   51a10:	bl	26ab4 <fputs@plt+0x15a10>
   51a14:	ldrb	r1, [sp, #216]	; 0xd8
   51a18:	mov	r0, r8
   51a1c:	bl	14e30 <fputs@plt+0x3d8c>
   51a20:	cmp	r0, #65	; 0x41
   51a24:	beq	51a58 <fputs@plt+0x409b4>
   51a28:	ldrb	r1, [sp, #216]	; 0xd8
   51a2c:	cmp	r1, #65	; 0x41
   51a30:	beq	51a58 <fputs@plt+0x409b4>
   51a34:	mov	r0, r8
   51a38:	bl	19240 <fputs@plt+0x819c>
   51a3c:	cmp	r0, #0
   51a40:	bne	51a58 <fputs@plt+0x409b4>
   51a44:	add	r3, sp, #216	; 0xd8
   51a48:	mov	r2, #1
   51a4c:	mov	r1, r6
   51a50:	mov	r0, r4
   51a54:	bl	26868 <fputs@plt+0x157c4>
   51a58:	add	r3, r5, #1
   51a5c:	str	r3, [sp, #128]	; 0x80
   51a60:	mov	r1, r7
   51a64:	ldr	r0, [sp, #88]	; 0x58
   51a68:	bl	1b744 <fputs@plt+0xa6a0>
   51a6c:	ldr	r3, [sl, #32]
   51a70:	str	r3, [r9, #8]
   51a74:	ldr	r3, [sp, #128]	; 0x80
   51a78:	cmp	r3, #0
   51a7c:	beq	51ab8 <fputs@plt+0x40a14>
   51a80:	ldr	r1, [pc, #-4064]	; 50aa8 <fputs@plt+0x3fa04>
   51a84:	mov	r0, sl
   51a88:	ldr	r3, [sp, #36]	; 0x24
   51a8c:	ldr	r2, [sp, #100]	; 0x64
   51a90:	add	r1, r1, r3, lsl #1
   51a94:	ldr	r3, [sp, #136]	; 0x88
   51a98:	add	r1, r1, r3
   51a9c:	ldr	r3, [sp, #128]	; 0x80
   51aa0:	ldrb	r1, [r1, #3960]	; 0xf78
   51aa4:	str	r3, [sp, #4]
   51aa8:	ldr	r3, [sp, #56]	; 0x38
   51aac:	str	r3, [sp]
   51ab0:	ldr	r3, [sp, #104]	; 0x68
   51ab4:	bl	26634 <fputs@plt+0x15590>
   51ab8:	ldr	r1, [sp, #44]	; 0x2c
   51abc:	ldr	r0, [sp, #80]	; 0x50
   51ac0:	bl	156f4 <fputs@plt+0x4650>
   51ac4:	ldr	r1, [sp, #64]	; 0x40
   51ac8:	ldr	r0, [sp, #80]	; 0x50
   51acc:	bl	156f4 <fputs@plt+0x4650>
   51ad0:	ldr	r3, [sp, #48]	; 0x30
   51ad4:	cmp	r3, #0
   51ad8:	bne	51b48 <fputs@plt+0x40aa4>
   51adc:	ldr	r3, [sp, #72]	; 0x48
   51ae0:	ldr	r3, [r3, #12]
   51ae4:	ldrb	r2, [r3, #42]	; 0x2a
   51ae8:	tst	r2, #32
   51aec:	bne	51ee4 <fputs@plt+0x40e40>
   51af0:	ldrb	r3, [fp, #40]	; 0x28
   51af4:	cmp	r3, #0
   51af8:	beq	51e10 <fputs@plt+0x40d6c>
   51afc:	ldr	r5, [r4, #76]	; 0x4c
   51b00:	mov	r1, #113	; 0x71
   51b04:	mov	r0, sl
   51b08:	ldr	r2, [sp, #100]	; 0x64
   51b0c:	add	r5, r5, #1
   51b10:	mov	r3, r5
   51b14:	str	r5, [r4, #76]	; 0x4c
   51b18:	bl	26ab4 <fputs@plt+0x15a10>
   51b1c:	mov	r3, r5
   51b20:	mvn	r2, #0
   51b24:	ldr	r1, [sp, #24]
   51b28:	mov	r0, r4
   51b2c:	bl	193d8 <fputs@plt+0x8334>
   51b30:	mov	r1, #70	; 0x46
   51b34:	mov	r0, sl
   51b38:	str	r5, [sp]
   51b3c:	ldr	r2, [sp, #24]
   51b40:	ldr	r3, [sp, #48]	; 0x30
   51b44:	bl	2654c <fputs@plt+0x154a8>
   51b48:	ldr	r3, [sp, #28]
   51b4c:	ldr	r3, [r3, #36]	; 0x24
   51b50:	tst	r3, #4096	; 0x1000
   51b54:	mvnne	r2, #95	; 0x5f
   51b58:	bne	51b6c <fputs@plt+0x40ac8>
   51b5c:	ldr	r2, [sp, #36]	; 0x24
   51b60:	cmp	r2, #0
   51b64:	movne	r2, #6
   51b68:	moveq	r2, #7
   51b6c:	strb	r2, [r9, #1]
   51b70:	tst	r3, #15
   51b74:	ldr	r2, [sp, #100]	; 0x64
   51b78:	str	r2, [r9, #4]
   51b7c:	ubfx	r2, r3, #16, #1
   51b80:	strb	r2, [r9, #2]
   51b84:	bne	51300 <fputs@plt+0x4025c>
   51b88:	mov	r3, #1
   51b8c:	strb	r3, [r9, #3]
   51b90:	b	51300 <fputs@plt+0x4025c>
   51b94:	andeq	r6, r6, #1
   51b98:	movne	r6, #0
   51b9c:	cmp	r6, #0
   51ba0:	bne	51770 <fputs@plt+0x406cc>
   51ba4:	str	r8, [sp, #112]	; 0x70
   51ba8:	mov	r8, r6
   51bac:	ldr	r3, [sp, #44]	; 0x2c
   51bb0:	ldr	r2, [sp, #64]	; 0x40
   51bb4:	str	r2, [sp, #44]	; 0x2c
   51bb8:	str	r3, [sp, #64]	; 0x40
   51bbc:	b	51770 <fputs@plt+0x406cc>
   51bc0:	ldr	r3, [r9, #-36]	; 0xffffffdc
   51bc4:	ldr	r0, [sp, #104]	; 0x68
   51bc8:	str	r3, [sp, #140]	; 0x8c
   51bcc:	ldr	r3, [sp, #36]	; 0x24
   51bd0:	ldr	r2, [sp, #140]	; 0x8c
   51bd4:	cmp	r3, #0
   51bd8:	movne	r1, #105	; 0x69
   51bdc:	moveq	r1, #108	; 0x6c
   51be0:	bl	26a50 <fputs@plt+0x159ac>
   51be4:	mov	r1, #13
   51be8:	ldr	r0, [sp, #104]	; 0x68
   51bec:	bl	265c0 <fputs@plt+0x1551c>
   51bf0:	ldr	r3, [sp, #36]	; 0x24
   51bf4:	mov	r6, r0
   51bf8:	ldr	r0, [sp, #104]	; 0x68
   51bfc:	ldr	r2, [sp, #140]	; 0x8c
   51c00:	cmp	r3, #0
   51c04:	ldr	r3, [sp, #136]	; 0x88
   51c08:	movne	r1, #63	; 0x3f
   51c0c:	moveq	r1, #66	; 0x42
   51c10:	str	r3, [sp, #4]
   51c14:	ldr	r3, [sp, #56]	; 0x38
   51c18:	str	r3, [sp]
   51c1c:	mov	r3, #0
   51c20:	bl	26634 <fputs@plt+0x15590>
   51c24:	mov	r1, r6
   51c28:	str	r0, [r9, #-24]	; 0xffffffe8
   51c2c:	mov	r6, #0
   51c30:	ldr	r0, [sp, #104]	; 0x68
   51c34:	bl	1b664 <fputs@plt+0xa5c0>
   51c38:	ldr	r3, [sp, #56]	; 0x38
   51c3c:	str	r3, [sp, #204]	; 0xcc
   51c40:	mov	r1, #47	; 0x2f
   51c44:	ldr	r0, [sp, #104]	; 0x68
   51c48:	ldr	r3, [sp, #204]	; 0xcc
   51c4c:	ldr	r2, [sp, #140]	; 0x8c
   51c50:	add	r3, r3, r6
   51c54:	str	r3, [sp]
   51c58:	mov	r3, r6
   51c5c:	add	r6, r6, #1
   51c60:	bl	2654c <fputs@plt+0x154a8>
   51c64:	ldr	r3, [sp, #136]	; 0x88
   51c68:	cmp	r3, r6
   51c6c:	bgt	51c40 <fputs@plt+0x40b9c>
   51c70:	b	517e0 <fputs@plt+0x4073c>
   51c74:	mov	r0, r4
   51c78:	ldr	r2, [sp, #80]	; 0x50
   51c7c:	ldr	r3, [sp, #132]	; 0x84
   51c80:	ldr	r3, [r3, #48]	; 0x30
   51c84:	ldr	r3, [r3, r6, lsl #2]
   51c88:	str	r3, [sp, #136]	; 0x88
   51c8c:	ldr	r3, [sp, #56]	; 0x38
   51c90:	ldr	r1, [sp, #136]	; 0x88
   51c94:	add	r3, r6, r3
   51c98:	str	r3, [sp, #4]
   51c9c:	str	r3, [sp, #140]	; 0x8c
   51ca0:	ldr	r3, [sp, #36]	; 0x24
   51ca4:	str	r3, [sp]
   51ca8:	mov	r3, r6
   51cac:	bl	4c2ec <fputs@plt+0x3b248>
   51cb0:	ldr	r3, [sp, #140]	; 0x8c
   51cb4:	mov	r2, r0
   51cb8:	cmp	r3, r0
   51cbc:	beq	51ce4 <fputs@plt+0x40c40>
   51cc0:	ldr	r3, [sp, #148]	; 0x94
   51cc4:	cmp	r3, #1
   51cc8:	bne	51d88 <fputs@plt+0x40ce4>
   51ccc:	mov	r0, r4
   51cd0:	ldr	r1, [sp, #56]	; 0x38
   51cd4:	str	r2, [sp, #140]	; 0x8c
   51cd8:	bl	19530 <fputs@plt+0x848c>
   51cdc:	ldr	r2, [sp, #140]	; 0x8c
   51ce0:	str	r2, [sp, #56]	; 0x38
   51ce4:	ldr	r3, [sp, #136]	; 0x88
   51ce8:	movw	r2, #257	; 0x101
   51cec:	ldrh	r3, [r3, #18]
   51cf0:	tst	r2, r3
   51cf4:	bne	51d80 <fputs@plt+0x40cdc>
   51cf8:	ldr	r3, [sp, #136]	; 0x88
   51cfc:	ldr	r3, [r3]
   51d00:	ldr	r3, [r3, #16]
   51d04:	str	r3, [sp, #140]	; 0x8c
   51d08:	ldr	r3, [sp, #136]	; 0x88
   51d0c:	ldrh	r3, [r3, #20]
   51d10:	tst	r3, #2048	; 0x800
   51d14:	bne	51d40 <fputs@plt+0x40c9c>
   51d18:	ldr	r0, [sp, #140]	; 0x8c
   51d1c:	bl	14944 <fputs@plt+0x38a0>
   51d20:	cmp	r0, #0
   51d24:	beq	51d40 <fputs@plt+0x40c9c>
   51d28:	ldr	r2, [sp, #56]	; 0x38
   51d2c:	mov	r1, #76	; 0x4c
   51d30:	ldr	r3, [r9, #-32]	; 0xffffffe0
   51d34:	ldr	r0, [sp, #104]	; 0x68
   51d38:	add	r2, r6, r2
   51d3c:	bl	26ab4 <fputs@plt+0x15a10>
   51d40:	cmp	r7, #0
   51d44:	beq	51d80 <fputs@plt+0x40cdc>
   51d48:	ldrb	r1, [r7, r6]
   51d4c:	ldr	r0, [sp, #140]	; 0x8c
   51d50:	bl	14e30 <fputs@plt+0x3d8c>
   51d54:	cmp	r0, #65	; 0x41
   51d58:	strbeq	r0, [r7, r6]
   51d5c:	ldrb	r1, [r7, r6]
   51d60:	cmp	r1, #65	; 0x41
   51d64:	beq	51d78 <fputs@plt+0x40cd4>
   51d68:	ldr	r0, [sp, #140]	; 0x8c
   51d6c:	bl	19240 <fputs@plt+0x819c>
   51d70:	cmp	r0, #0
   51d74:	beq	51d80 <fputs@plt+0x40cdc>
   51d78:	mov	r3, #65	; 0x41
   51d7c:	strb	r3, [r7, r6]
   51d80:	add	r6, r6, #1
   51d84:	b	517e4 <fputs@plt+0x40740>
   51d88:	mov	r1, #31
   51d8c:	ldr	r0, [sp, #104]	; 0x68
   51d90:	ldr	r3, [sp, #140]	; 0x8c
   51d94:	bl	26ab4 <fputs@plt+0x15a10>
   51d98:	b	51ce4 <fputs@plt+0x40c40>
   51d9c:	ldr	r3, [sp, #112]	; 0x70
   51da0:	cmp	r3, #0
   51da4:	moveq	r6, r5
   51da8:	beq	51924 <fputs@plt+0x40880>
   51dac:	mov	r1, #25
   51db0:	mov	r0, sl
   51db4:	ldr	r2, [sp, #44]	; 0x2c
   51db8:	add	r6, r5, #1
   51dbc:	ldr	r3, [sp, #56]	; 0x38
   51dc0:	add	r3, r5, r3
   51dc4:	bl	26ab4 <fputs@plt+0x15a10>
   51dc8:	ldr	r3, [sp, #44]	; 0x2c
   51dcc:	str	r3, [sp, #132]	; 0x84
   51dd0:	mov	r3, #1
   51dd4:	str	r3, [sp, #140]	; 0x8c
   51dd8:	b	51924 <fputs@plt+0x40880>
   51ddc:	cmp	r8, #0
   51de0:	beq	51a60 <fputs@plt+0x409bc>
   51de4:	ldr	r3, [sp, #56]	; 0x38
   51de8:	mov	r1, #25
   51dec:	mov	r0, sl
   51df0:	ldr	r2, [sp, #64]	; 0x40
   51df4:	add	r3, r5, r3
   51df8:	bl	26ab4 <fputs@plt+0x15a10>
   51dfc:	add	r3, r5, #1
   51e00:	str	r3, [sp, #128]	; 0x80
   51e04:	ldr	r3, [sp, #64]	; 0x40
   51e08:	str	r3, [sp, #136]	; 0x88
   51e0c:	b	51a60 <fputs@plt+0x409bc>
   51e10:	ldr	r5, [fp]
   51e14:	mov	r1, #112	; 0x70
   51e18:	ldr	r3, [sp, #24]
   51e1c:	ldr	r2, [sp, #100]	; 0x64
   51e20:	ldr	r6, [r5, #8]
   51e24:	str	r3, [sp]
   51e28:	ldr	r3, [sp, #48]	; 0x30
   51e2c:	mov	r0, r6
   51e30:	bl	2654c <fputs@plt+0x154a8>
   51e34:	ldrh	r3, [fp, #36]	; 0x24
   51e38:	tst	r3, #32
   51e3c:	beq	51b48 <fputs@plt+0x40aa4>
   51e40:	ldr	r3, [r5, #416]	; 0x1a0
   51e44:	cmp	r3, #0
   51e48:	moveq	r3, r5
   51e4c:	ldr	r3, [r3, #336]	; 0x150
   51e50:	cmp	r3, #0
   51e54:	bne	51b48 <fputs@plt+0x40aa4>
   51e58:	ldr	r3, [sp, #72]	; 0x48
   51e5c:	ldr	r0, [r5]
   51e60:	ldr	r7, [r3, #12]
   51e64:	ldr	r3, [sp, #48]	; 0x30
   51e68:	ldrsh	r2, [r7, #34]	; 0x22
   51e6c:	add	r2, r2, #1
   51e70:	lsl	r2, r2, #2
   51e74:	bl	1d308 <fputs@plt+0xc264>
   51e78:	subs	r2, r0, #0
   51e7c:	beq	51b48 <fputs@plt+0x40aa4>
   51e80:	ldrsh	r3, [r7, #34]	; 0x22
   51e84:	str	r3, [r2]
   51e88:	ldr	r3, [sp, #72]	; 0x48
   51e8c:	ldrh	r1, [r3, #52]	; 0x34
   51e90:	sub	r1, r1, #1
   51e94:	ldr	r3, [sp, #48]	; 0x30
   51e98:	cmp	r3, r1
   51e9c:	blt	51eb4 <fputs@plt+0x40e10>
   51ea0:	mvn	r3, #14
   51ea4:	mvn	r1, #0
   51ea8:	mov	r0, r6
   51eac:	bl	22910 <fputs@plt+0x1186c>
   51eb0:	b	51b48 <fputs@plt+0x40aa4>
   51eb4:	ldr	r3, [sp, #72]	; 0x48
   51eb8:	ldr	r0, [r3, #4]
   51ebc:	ldr	r3, [sp, #48]	; 0x30
   51ec0:	lsl	r3, r3, #1
   51ec4:	ldrsh	r3, [r0, r3]
   51ec8:	ldr	r0, [sp, #48]	; 0x30
   51ecc:	cmp	r3, #0
   51ed0:	addge	r3, r3, #1
   51ed4:	add	r0, r0, #1
   51ed8:	strge	r0, [r2, r3, lsl #2]
   51edc:	str	r0, [sp, #48]	; 0x30
   51ee0:	b	51e94 <fputs@plt+0x40df0>
   51ee4:	ldr	r2, [sp, #24]
   51ee8:	ldr	r1, [sp, #100]	; 0x64
   51eec:	cmp	r2, r1
   51ef0:	beq	51b48 <fputs@plt+0x40aa4>
   51ef4:	ldr	r0, [r3, #8]
   51ef8:	bl	19588 <fputs@plt+0x84e4>
   51efc:	ldrh	r1, [r0, #50]	; 0x32
   51f00:	mov	r5, r0
   51f04:	mov	r0, r4
   51f08:	bl	14a00 <fputs@plt+0x395c>
   51f0c:	mov	r6, r0
   51f10:	ldrh	r3, [r5, #50]	; 0x32
   51f14:	ldr	r2, [sp, #48]	; 0x30
   51f18:	cmp	r2, r3
   51f1c:	blt	51f40 <fputs@plt+0x40e9c>
   51f20:	mov	r1, #68	; 0x44
   51f24:	mov	r0, sl
   51f28:	str	r6, [sp]
   51f2c:	str	r3, [sp, #4]
   51f30:	ldr	r2, [sp, #24]
   51f34:	ldr	r3, [sp, #108]	; 0x6c
   51f38:	bl	26634 <fputs@plt+0x15590>
   51f3c:	b	51b48 <fputs@plt+0x40aa4>
   51f40:	ldr	r3, [sp, #48]	; 0x30
   51f44:	ldr	r2, [r5, #4]
   51f48:	ldr	r0, [sp, #72]	; 0x48
   51f4c:	lsl	r3, r3, #1
   51f50:	ldrsh	r1, [r2, r3]
   51f54:	bl	14b7c <fputs@plt+0x3ad8>
   51f58:	ldr	r3, [sp, #48]	; 0x30
   51f5c:	mov	r1, #47	; 0x2f
   51f60:	ldr	r2, [sp, #100]	; 0x64
   51f64:	add	r3, r6, r3
   51f68:	str	r3, [sp]
   51f6c:	mov	r3, r0
   51f70:	mov	r0, sl
   51f74:	bl	2654c <fputs@plt+0x154a8>
   51f78:	ldr	r3, [sp, #48]	; 0x30
   51f7c:	add	r3, r3, #1
   51f80:	str	r3, [sp, #48]	; 0x30
   51f84:	b	51f10 <fputs@plt+0x40e6c>
   51f88:	tst	r2, #8192	; 0x2000
   51f8c:	beq	525ac <fputs@plt+0x41508>
   51f90:	ldr	r3, [r4, #72]	; 0x48
   51f94:	mov	r6, #72	; 0x48
   51f98:	ldr	r0, [sl, #24]
   51f9c:	str	r3, [sp, #128]	; 0x80
   51fa0:	add	r3, r3, #1
   51fa4:	str	r3, [r4, #72]	; 0x48
   51fa8:	ldr	r3, [r4, #76]	; 0x4c
   51fac:	add	r3, r3, #1
   51fb0:	str	r3, [r4, #76]	; 0x4c
   51fb4:	str	r3, [sp, #56]	; 0x38
   51fb8:	bl	2644c <fputs@plt+0x153a8>
   51fbc:	mla	r3, r6, r7, r8
   51fc0:	str	r0, [sp, #144]	; 0x90
   51fc4:	ldr	r3, [r3, #24]
   51fc8:	str	r3, [sp, #36]	; 0x24
   51fcc:	ldr	r3, [sp, #28]
   51fd0:	ldr	r3, [r3, #48]	; 0x30
   51fd4:	ldr	r3, [r3]
   51fd8:	str	r3, [sp, #132]	; 0x84
   51fdc:	ldr	r3, [r3, #12]
   51fe0:	str	r3, [sp, #136]	; 0x88
   51fe4:	mov	r3, #15
   51fe8:	strb	r3, [r9, #1]
   51fec:	ldr	r3, [sp, #56]	; 0x38
   51ff0:	str	r3, [r9, #4]
   51ff4:	ldrb	r5, [fp, #43]	; 0x2b
   51ff8:	cmp	r5, #1
   51ffc:	ldrls	r3, [fp, #4]
   52000:	strls	r3, [sp, #28]
   52004:	bls	5207c <fputs@plt+0x40fd8>
   52008:	ldr	r0, [sp, #88]	; 0x58
   5200c:	ldr	r3, [sp, #92]	; 0x5c
   52010:	sub	r5, r5, r3
   52014:	sub	r3, r5, #1
   52018:	mul	r2, r6, r3
   5201c:	str	r3, [sp, #44]	; 0x2c
   52020:	ldr	r3, [sp, #64]	; 0x40
   52024:	add	r2, r2, #80	; 0x50
   52028:	bl	1d264 <fputs@plt+0xc1c0>
   5202c:	subs	r3, r0, #0
   52030:	str	r3, [sp, #28]
   52034:	beq	51340 <fputs@plt+0x4029c>
   52038:	mla	r1, r6, r7, r8
   5203c:	uxtb	r5, r5
   52040:	mov	r0, r3
   52044:	mov	r2, r6
   52048:	mov	r8, #80	; 0x50
   5204c:	str	r5, [r3, #4]
   52050:	add	r1, r1, #8
   52054:	str	r5, [r0], #8
   52058:	mov	r5, #1
   5205c:	bl	10f18 <memcpy@plt>
   52060:	ldr	r7, [fp, #4]
   52064:	ldr	r3, [sp, #28]
   52068:	add	r7, r7, #8
   5206c:	add	r3, r3, #80	; 0x50
   52070:	ldr	r2, [sp, #44]	; 0x2c
   52074:	cmp	r2, r5
   52078:	bge	521c4 <fputs@plt+0x41120>
   5207c:	ldrh	r3, [fp, #36]	; 0x24
   52080:	tst	r3, #8
   52084:	movne	r3, #0
   52088:	movne	r8, r3
   5208c:	strne	r3, [sp, #48]	; 0x30
   52090:	bne	520d0 <fputs@plt+0x4102c>
   52094:	ldr	r3, [sp, #36]	; 0x24
   52098:	ldrb	r2, [r3, #42]	; 0x2a
   5209c:	ands	r2, r2, #32
   520a0:	bne	521ec <fputs@plt+0x41148>
   520a4:	ldr	r3, [r4, #76]	; 0x4c
   520a8:	mov	r1, #25
   520ac:	mov	r0, sl
   520b0:	add	r8, r3, #1
   520b4:	mov	r3, r8
   520b8:	str	r8, [r4, #76]	; 0x4c
   520bc:	bl	26ab4 <fputs@plt+0x15a10>
   520c0:	ldr	r3, [r4, #76]	; 0x4c
   520c4:	add	r3, r3, #1
   520c8:	str	r3, [sp, #48]	; 0x30
   520cc:	str	r3, [r4, #76]	; 0x4c
   520d0:	mov	r2, #0
   520d4:	mov	r1, #22
   520d8:	ldr	r3, [sp, #56]	; 0x38
   520dc:	mov	r0, sl
   520e0:	bl	26ab4 <fputs@plt+0x15a10>
   520e4:	ldr	r3, [fp, #340]	; 0x154
   520e8:	str	r0, [sp, #204]	; 0xcc
   520ec:	cmp	r3, #1
   520f0:	movgt	r5, #0
   520f4:	movgt	r7, #48	; 0x30
   520f8:	movgt	r6, r5
   520fc:	bgt	5222c <fputs@plt+0x41188>
   52100:	mov	r3, #0
   52104:	str	r3, [sp, #44]	; 0x2c
   52108:	mov	r5, #0
   5210c:	mov	r3, #240	; 0xf0
   52110:	str	r3, [sp, #72]	; 0x48
   52114:	str	r5, [sp, #112]	; 0x70
   52118:	str	r5, [sp, #140]	; 0x8c
   5211c:	ldr	r3, [sp, #136]	; 0x88
   52120:	ldr	r3, [r3, #12]
   52124:	cmp	r5, r3
   52128:	blt	522c4 <fputs@plt+0x41220>
   5212c:	ldr	r3, [sp, #112]	; 0x70
   52130:	cmp	r3, #0
   52134:	str	r3, [r9, #12]
   52138:	ldrne	r3, [sp, #128]	; 0x80
   5213c:	strne	r3, [r9, #-36]	; 0xffffffdc
   52140:	ldr	r3, [sp, #44]	; 0x2c
   52144:	cmp	r3, #0
   52148:	beq	52164 <fputs@plt+0x410c0>
   5214c:	ldr	r2, [sp, #44]	; 0x2c
   52150:	mov	r3, #0
   52154:	ldr	r0, [sp, #88]	; 0x58
   52158:	mov	r1, r2
   5215c:	str	r3, [r2, #12]
   52160:	bl	1f4b0 <fputs@plt+0xe40c>
   52164:	ldr	r2, [sl, #32]
   52168:	mov	r0, sl
   5216c:	ldr	r1, [sp, #204]	; 0xcc
   52170:	bl	1457c <fputs@plt+0x34d8>
   52174:	ldr	r1, [r9, #-32]	; 0xffffffe0
   52178:	str	r2, [r0, #4]
   5217c:	mov	r0, sl
   52180:	bl	26c6c <fputs@plt+0x15bc8>
   52184:	mov	r0, sl
   52188:	ldr	r1, [sp, #144]	; 0x90
   5218c:	bl	14554 <fputs@plt+0x34b0>
   52190:	ldrb	r3, [fp, #43]	; 0x2b
   52194:	cmp	r3, #1
   52198:	bls	521a8 <fputs@plt+0x41104>
   5219c:	ldr	r1, [sp, #28]
   521a0:	ldr	r0, [sp, #88]	; 0x58
   521a4:	bl	1b744 <fputs@plt+0xa6a0>
   521a8:	ldr	r3, [sp, #140]	; 0x8c
   521ac:	cmp	r3, #0
   521b0:	bne	51300 <fputs@plt+0x4025c>
   521b4:	ldr	r0, [sp, #80]	; 0x50
   521b8:	ldr	r1, [sp, #132]	; 0x84
   521bc:	bl	156f4 <fputs@plt+0x4650>
   521c0:	b	51300 <fputs@plt+0x4025c>
   521c4:	mul	r2, r8, r5
   521c8:	mov	r0, r3
   521cc:	add	r5, r5, #1
   521d0:	ldrb	r1, [r9, r2]
   521d4:	mov	r2, #72	; 0x48
   521d8:	add	r1, r1, r1, lsl #3
   521dc:	add	r1, r7, r1, lsl #3
   521e0:	bl	10f18 <memcpy@plt>
   521e4:	add	r3, r0, #72	; 0x48
   521e8:	b	52070 <fputs@plt+0x40fcc>
   521ec:	ldr	r3, [sp, #36]	; 0x24
   521f0:	ldr	r0, [r3, #8]
   521f4:	bl	19588 <fputs@plt+0x84e4>
   521f8:	ldr	r8, [r4, #72]	; 0x48
   521fc:	mov	r5, r0
   52200:	mov	r1, #57	; 0x39
   52204:	mov	r0, sl
   52208:	add	r3, r8, #1
   5220c:	mov	r2, r8
   52210:	str	r3, [r4, #72]	; 0x48
   52214:	ldrh	r3, [r5, #50]	; 0x32
   52218:	bl	26ab4 <fputs@plt+0x15a10>
   5221c:	mov	r1, r5
   52220:	mov	r0, r4
   52224:	bl	31270 <fputs@plt+0x201cc>
   52228:	b	520c0 <fputs@plt+0x4101c>
   5222c:	ldr	r2, [fp, #348]	; 0x15c
   52230:	mul	r3, r7, r5
   52234:	add	r0, r2, r3
   52238:	ldr	r1, [r2, r3]
   5223c:	ldr	r3, [sp, #132]	; 0x84
   52240:	cmp	r3, r0
   52244:	beq	5228c <fputs@plt+0x411e8>
   52248:	ldr	r3, [r1, #4]
   5224c:	tst	r3, #1
   52250:	bne	5228c <fputs@plt+0x411e8>
   52254:	ldrh	r2, [r0, #20]
   52258:	ands	r2, r2, #6
   5225c:	bne	5228c <fputs@plt+0x411e8>
   52260:	ldrh	r3, [r0, #18]
   52264:	ubfx	r3, r3, #0, #13
   52268:	cmp	r3, #0
   5226c:	beq	5228c <fputs@plt+0x411e8>
   52270:	ldr	r0, [sp, #88]	; 0x58
   52274:	bl	20308 <fputs@plt+0xf264>
   52278:	mov	r2, r0
   5227c:	mov	r1, r6
   52280:	ldr	r0, [sp, #88]	; 0x58
   52284:	bl	1f8a0 <fputs@plt+0xe7fc>
   52288:	mov	r6, r0
   5228c:	ldr	r3, [fp, #340]	; 0x154
   52290:	add	r5, r5, #1
   52294:	cmp	r5, r3
   52298:	blt	5222c <fputs@plt+0x41188>
   5229c:	cmp	r6, #0
   522a0:	beq	52100 <fputs@plt+0x4105c>
   522a4:	mov	r2, #0
   522a8:	mov	r3, r6
   522ac:	mov	r1, #328	; 0x148
   522b0:	mov	r0, r4
   522b4:	str	r2, [sp]
   522b8:	bl	2f878 <fputs@plt+0x1e7d4>
   522bc:	str	r0, [sp, #44]	; 0x2c
   522c0:	b	52108 <fputs@plt+0x41064>
   522c4:	mov	r3, #48	; 0x30
   522c8:	ldr	ip, [sp, #24]
   522cc:	ldr	r2, [sp, #136]	; 0x88
   522d0:	mul	r3, r3, r5
   522d4:	ldr	r2, [r2, #20]
   522d8:	add	r1, r2, r3
   522dc:	ldr	r0, [r1, #8]
   522e0:	cmp	ip, r0
   522e4:	beq	522f4 <fputs@plt+0x41250>
   522e8:	ldrh	r1, [r1, #18]
   522ec:	tst	r1, #1024	; 0x400
   522f0:	beq	524a4 <fputs@plt+0x41400>
   522f4:	ldr	r2, [r2, r3]
   522f8:	ldr	r3, [sp, #44]	; 0x2c
   522fc:	cmp	r3, #0
   52300:	beq	52318 <fputs@plt+0x41274>
   52304:	ldr	r3, [r2, #4]
   52308:	tst	r3, #1
   5230c:	ldreq	r3, [sp, #44]	; 0x2c
   52310:	streq	r2, [r3, #12]
   52314:	moveq	r2, r3
   52318:	mov	r0, r4
   5231c:	ldr	r1, [sp, #28]
   52320:	ldr	r3, [sp, #128]	; 0x80
   52324:	str	r3, [sp, #8]
   52328:	ldr	r3, [sp, #72]	; 0x48
   5232c:	str	r3, [sp, #4]
   52330:	mov	r3, #0
   52334:	str	r3, [sp]
   52338:	bl	4fb60 <fputs@plt+0x3eabc>
   5233c:	subs	r3, r0, #0
   52340:	str	r3, [sp, #100]	; 0x64
   52344:	beq	524a4 <fputs@plt+0x41400>
   52348:	ldrb	r3, [r4, #453]	; 0x1c5
   5234c:	cmp	r3, #2
   52350:	bne	52378 <fputs@plt+0x412d4>
   52354:	mov	r3, #0
   52358:	add	r2, r0, #736	; 0x2e0
   5235c:	ldr	r1, [sp, #28]
   52360:	mov	r0, r4
   52364:	str	r3, [sp, #4]
   52368:	ldrb	r3, [r9]
   5236c:	str	r3, [sp]
   52370:	ldr	r3, [sp, #92]	; 0x5c
   52374:	bl	37b3c <fputs@plt+0x26a98>
   52378:	ldrh	r6, [fp, #36]	; 0x24
   5237c:	ands	r6, r6, #8
   52380:	movne	r6, #0
   52384:	bne	523f0 <fputs@plt+0x4134c>
   52388:	ldr	r3, [sp, #136]	; 0x88
   5238c:	ldr	r3, [r3, #12]
   52390:	sub	r3, r3, #1
   52394:	cmp	r5, r3
   52398:	movne	r3, r5
   5239c:	mvneq	r3, #0
   523a0:	str	r3, [sp, #64]	; 0x40
   523a4:	ldr	r3, [sp, #36]	; 0x24
   523a8:	ldrb	r7, [r3, #42]	; 0x2a
   523ac:	ands	r7, r7, #32
   523b0:	bne	524ac <fputs@plt+0x41408>
   523b4:	mvn	r2, #0
   523b8:	mov	r0, r4
   523bc:	ldr	r1, [sp, #36]	; 0x24
   523c0:	ldr	r3, [sp, #48]	; 0x30
   523c4:	stm	sp, {r3, r7}
   523c8:	ldr	r3, [sp, #24]
   523cc:	bl	37780 <fputs@plt+0x266dc>
   523d0:	ldr	r3, [sp, #64]	; 0x40
   523d4:	mov	r2, r8
   523d8:	mov	r1, #131	; 0x83
   523dc:	stm	sp, {r0, r3}
   523e0:	mov	r3, r7
   523e4:	mov	r0, sl
   523e8:	bl	26634 <fputs@plt+0x15590>
   523ec:	mov	r6, r0
   523f0:	mov	r1, #14
   523f4:	mov	r0, sl
   523f8:	ldr	r2, [sp, #56]	; 0x38
   523fc:	ldr	r3, [sp, #144]	; 0x90
   52400:	bl	26ab4 <fputs@plt+0x15a10>
   52404:	cmp	r6, #0
   52408:	beq	52418 <fputs@plt+0x41374>
   5240c:	mov	r1, r6
   52410:	mov	r0, sl
   52414:	bl	1b664 <fputs@plt+0xa5c0>
   52418:	ldr	r3, [sp, #100]	; 0x64
   5241c:	ldrb	r3, [r3, #41]	; 0x29
   52420:	cmp	r3, #0
   52424:	ldr	r3, [sp, #140]	; 0x8c
   52428:	movne	r3, #1
   5242c:	str	r3, [sp, #140]	; 0x8c
   52430:	ldr	r3, [sp, #100]	; 0x64
   52434:	ldr	r3, [r3, #800]	; 0x320
   52438:	ldr	r6, [r3, #36]	; 0x24
   5243c:	ands	r6, r6, #512	; 0x200
   52440:	beq	52498 <fputs@plt+0x413f4>
   52444:	cmp	r5, #0
   52448:	ldr	r6, [r3, #28]
   5244c:	beq	52460 <fputs@plt+0x413bc>
   52450:	ldr	r3, [sp, #112]	; 0x70
   52454:	cmp	r3, r6
   52458:	movne	r6, #0
   5245c:	bne	52498 <fputs@plt+0x413f4>
   52460:	ldr	r3, [sp, #36]	; 0x24
   52464:	ldrb	r3, [r3, #42]	; 0x2a
   52468:	tst	r3, #32
   5246c:	movweq	r3, #4336	; 0x10f0
   52470:	streq	r3, [sp, #72]	; 0x48
   52474:	beq	52498 <fputs@plt+0x413f4>
   52478:	ldrb	r3, [r6, #55]	; 0x37
   5247c:	ldr	r2, [sp, #72]	; 0x48
   52480:	and	r3, r3, #3
   52484:	cmp	r3, #2
   52488:	movw	r3, #4336	; 0x10f0
   5248c:	movne	r2, r3
   52490:	moveq	r6, #0
   52494:	str	r2, [sp, #72]	; 0x48
   52498:	ldr	r0, [sp, #100]	; 0x64
   5249c:	bl	27090 <fputs@plt+0x15fec>
   524a0:	str	r6, [sp, #112]	; 0x70
   524a4:	add	r5, r5, #1
   524a8:	b	5211c <fputs@plt+0x41078>
   524ac:	ldr	r3, [sp, #36]	; 0x24
   524b0:	ldr	r0, [r3, #8]
   524b4:	bl	19588 <fputs@plt+0x84e4>
   524b8:	ldrh	r7, [r0, #50]	; 0x32
   524bc:	str	r0, [sp, #148]	; 0x94
   524c0:	mov	r0, r4
   524c4:	mov	r1, r7
   524c8:	bl	14a00 <fputs@plt+0x395c>
   524cc:	str	r0, [sp, #104]	; 0x68
   524d0:	cmp	r7, r6
   524d4:	bgt	52578 <fputs@plt+0x414d4>
   524d8:	ldr	r3, [sp, #64]	; 0x40
   524dc:	cmp	r3, #0
   524e0:	ldreq	r6, [sp, #64]	; 0x40
   524e4:	beq	52514 <fputs@plt+0x41470>
   524e8:	mov	r2, r8
   524ec:	mov	r1, #69	; 0x45
   524f0:	ldr	r3, [sp, #104]	; 0x68
   524f4:	mov	r0, sl
   524f8:	stm	sp, {r3, r7}
   524fc:	mov	r3, #0
   52500:	bl	26634 <fputs@plt+0x15590>
   52504:	ldr	r3, [sp, #64]	; 0x40
   52508:	mov	r6, r0
   5250c:	cmp	r3, #0
   52510:	blt	52564 <fputs@plt+0x414c0>
   52514:	ldr	r3, [sp, #48]	; 0x30
   52518:	mov	r1, #49	; 0x31
   5251c:	mov	r0, sl
   52520:	ldr	r2, [sp, #104]	; 0x68
   52524:	str	r3, [sp]
   52528:	mov	r3, r7
   5252c:	bl	2654c <fputs@plt+0x154a8>
   52530:	mov	r3, #0
   52534:	mov	r2, r8
   52538:	mov	r1, #110	; 0x6e
   5253c:	mov	r0, sl
   52540:	str	r3, [sp]
   52544:	ldr	r3, [sp, #48]	; 0x30
   52548:	bl	2654c <fputs@plt+0x154a8>
   5254c:	ldr	r3, [sp, #64]	; 0x40
   52550:	cmp	r3, #0
   52554:	beq	52564 <fputs@plt+0x414c0>
   52558:	mov	r1, #16
   5255c:	mov	r0, sl
   52560:	bl	18814 <fputs@plt+0x7770>
   52564:	mov	r2, r7
   52568:	mov	r0, r4
   5256c:	ldr	r1, [sp, #104]	; 0x68
   52570:	bl	1c510 <fputs@plt+0xb46c>
   52574:	b	523f0 <fputs@plt+0x4134c>
   52578:	mov	r0, r4
   5257c:	ldr	r1, [sp, #36]	; 0x24
   52580:	ldr	r3, [sp, #148]	; 0x94
   52584:	ldr	r2, [r3, #4]
   52588:	lsl	r3, r6, #1
   5258c:	ldrsh	r2, [r2, r3]
   52590:	ldr	r3, [sp, #104]	; 0x68
   52594:	add	r3, r3, r6
   52598:	add	r6, r6, #1
   5259c:	str	r3, [sp]
   525a0:	ldr	r3, [sp, #24]
   525a4:	bl	37858 <fputs@plt+0x267b4>
   525a8:	b	524d0 <fputs@plt+0x4142c>
   525ac:	tst	r1, #32
   525b0:	bne	51580 <fputs@plt+0x404dc>
   525b4:	ldr	r1, [pc, #1376]	; 52b1c <fputs@plt+0x41a78>
   525b8:	mov	r0, sl
   525bc:	ldr	r2, [sp, #24]
   525c0:	ldr	r3, [sp, #36]	; 0x24
   525c4:	add	r1, r1, r3
   525c8:	ldrb	r3, [r1, #3964]	; 0xf7c
   525cc:	ldrb	r1, [r1, #3966]	; 0xf7e
   525d0:	strb	r3, [r9, #1]
   525d4:	ldr	r3, [sp, #24]
   525d8:	str	r3, [r9, #4]
   525dc:	mov	r3, r5
   525e0:	bl	26ab4 <fputs@plt+0x15a10>
   525e4:	add	r0, r0, #1
   525e8:	str	r0, [r9, #8]
   525ec:	b	51b88 <fputs@plt+0x40ae4>
   525f0:	ldrh	r6, [r5, #-28]	; 0xffffffe4
   525f4:	tst	r6, #6
   525f8:	bne	52698 <fputs@plt+0x415f4>
   525fc:	ldmdb	r5, {r0, r2}
   52600:	ldr	r1, [r9, #28]
   52604:	ldr	r3, [r9, #32]
   52608:	and	r1, r0, r1
   5260c:	and	r3, r2, r3
   52610:	str	r1, [sp, #184]	; 0xb8
   52614:	str	r3, [sp, #188]	; 0xbc
   52618:	ldrd	r2, [sp, #184]	; 0xb8
   5261c:	orrs	r3, r2, r3
   52620:	movne	r3, #1
   52624:	strbne	r3, [fp, #41]	; 0x29
   52628:	bne	52698 <fputs@plt+0x415f4>
   5262c:	ldr	r3, [r9, #-44]	; 0xffffffd4
   52630:	ldr	r8, [r5, #-48]	; 0xffffffd0
   52634:	cmp	r3, #0
   52638:	beq	52648 <fputs@plt+0x415a4>
   5263c:	ldr	r3, [r8, #4]
   52640:	tst	r3, #1
   52644:	beq	52698 <fputs@plt+0x415f4>
   52648:	ands	r6, r6, #512	; 0x200
   5264c:	beq	52664 <fputs@plt+0x415c0>
   52650:	mov	r1, #46	; 0x2e
   52654:	mov	r0, sl
   52658:	ldr	r2, [r9, #-8]
   5265c:	bl	26a50 <fputs@plt+0x159ac>
   52660:	mov	r6, r0
   52664:	mov	r3, #16
   52668:	mov	r1, r8
   5266c:	ldr	r2, [sp, #108]	; 0x6c
   52670:	mov	r0, r4
   52674:	bl	4dee8 <fputs@plt+0x3ce44>
   52678:	cmp	r6, #0
   5267c:	beq	5268c <fputs@plt+0x415e8>
   52680:	mov	r1, r6
   52684:	mov	r0, sl
   52688:	bl	1b664 <fputs@plt+0xa5c0>
   5268c:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   52690:	orr	r3, r3, #4
   52694:	strh	r3, [r5, #-28]	; 0xffffffe4
   52698:	sub	r7, r7, #1
   5269c:	b	51308 <fputs@plt+0x40264>
   526a0:	ldrh	r2, [r5, #20]
   526a4:	tst	r2, #6
   526a8:	bne	52780 <fputs@plt+0x416dc>
   526ac:	ldrh	r2, [r5, #18]
   526b0:	tst	r2, #130	; 0x82
   526b4:	beq	52780 <fputs@plt+0x416dc>
   526b8:	tst	r2, #2048	; 0x800
   526bc:	beq	52780 <fputs@plt+0x416dc>
   526c0:	ldr	r2, [r5, #8]
   526c4:	ldr	r1, [sp, #24]
   526c8:	cmp	r1, r2
   526cc:	bne	52780 <fputs@plt+0x416dc>
   526d0:	cmp	r3, #0
   526d4:	bne	52780 <fputs@plt+0x416dc>
   526d8:	ldr	r8, [r5]
   526dc:	str	r3, [sp, #12]
   526e0:	mov	r3, #131	; 0x83
   526e4:	ldr	r0, [sp, #124]	; 0x7c
   526e8:	str	r3, [sp, #8]
   526ec:	ldr	r3, [sp, #116]	; 0x74
   526f0:	str	r3, [sp]
   526f4:	ldr	r3, [sp, #120]	; 0x78
   526f8:	str	r3, [sp, #4]
   526fc:	ldr	r2, [r5, #12]
   52700:	bl	32494 <fputs@plt+0x213f0>
   52704:	subs	r1, r0, #0
   52708:	beq	52780 <fputs@plt+0x416dc>
   5270c:	ldrh	r3, [r1, #20]
   52710:	str	r1, [sp, #28]
   52714:	tst	r3, #4
   52718:	bne	52780 <fputs@plt+0x416dc>
   5271c:	mov	r2, #48	; 0x30
   52720:	mov	r3, #0
   52724:	ldr	r0, [sp, #88]	; 0x58
   52728:	bl	1d264 <fputs@plt+0xc1c0>
   5272c:	subs	r6, r0, #0
   52730:	beq	52780 <fputs@plt+0x416dc>
   52734:	ldr	r1, [sp, #28]
   52738:	mov	ip, r6
   5273c:	ldr	lr, [r1]
   52740:	ldm	lr!, {r0, r1, r2, r3}
   52744:	stmia	ip!, {r0, r1, r2, r3}
   52748:	ldm	lr!, {r0, r1, r2, r3}
   5274c:	stmia	ip!, {r0, r1, r2, r3}
   52750:	ldm	lr, {r0, r1, r2, r3}
   52754:	stm	ip, {r0, r1, r2, r3}
   52758:	mov	r1, r6
   5275c:	mov	r0, r4
   52760:	ldr	r3, [r8, #12]
   52764:	ldr	r2, [sp, #108]	; 0x6c
   52768:	str	r3, [r6, #12]
   5276c:	mov	r3, #16
   52770:	bl	4dee8 <fputs@plt+0x3ce44>
   52774:	mov	r1, r6
   52778:	ldr	r0, [sp, #88]	; 0x58
   5277c:	bl	1b744 <fputs@plt+0xa6a0>
   52780:	sub	r7, r7, #1
   52784:	add	r5, r5, #48	; 0x30
   52788:	b	5131c <fputs@plt+0x40278>
   5278c:	ldr	r2, [sl, #32]
   52790:	mov	r1, #22
   52794:	mov	r0, sl
   52798:	mov	r6, #0
   5279c:	str	r2, [r9, #-16]
   527a0:	mov	r2, #1
   527a4:	bl	26ab4 <fputs@plt+0x15a10>
   527a8:	mov	r0, r4
   527ac:	bl	1c2ec <fputs@plt+0xb248>
   527b0:	ldr	r5, [fp, #348]	; 0x15c
   527b4:	ldr	r3, [fp, #340]	; 0x154
   527b8:	cmp	r6, r3
   527bc:	bge	51330 <fputs@plt+0x4028c>
   527c0:	ldrh	r3, [r5, #20]
   527c4:	tst	r3, #6
   527c8:	bne	52818 <fputs@plt+0x41774>
   527cc:	ldr	r1, [r9, #28]
   527d0:	ldr	r3, [r9, #32]
   527d4:	ldr	r0, [r5, #40]	; 0x28
   527d8:	ldr	r2, [r5, #44]	; 0x2c
   527dc:	and	r1, r0, r1
   527e0:	and	r3, r2, r3
   527e4:	str	r1, [sp, #192]	; 0xc0
   527e8:	str	r3, [sp, #196]	; 0xc4
   527ec:	ldrd	r2, [sp, #192]	; 0xc0
   527f0:	orrs	r3, r2, r3
   527f4:	bne	52818 <fputs@plt+0x41774>
   527f8:	mov	r3, #16
   527fc:	mov	r0, r4
   52800:	ldr	r1, [r5]
   52804:	ldr	r2, [sp, #108]	; 0x6c
   52808:	bl	4dee8 <fputs@plt+0x3ce44>
   5280c:	ldrh	r3, [r5, #20]
   52810:	orr	r3, r3, #4
   52814:	strh	r3, [r5, #20]
   52818:	add	r6, r6, #1
   5281c:	add	r5, r5, #48	; 0x30
   52820:	b	527b4 <fputs@plt+0x41710>
   52824:	mov	r3, r7
   52828:	ldr	r1, [pc, #752]	; 52b20 <fputs@plt+0x41a7c>
   5282c:	ldr	r2, [r9]
   52830:	ldr	r0, [sp, #20]
   52834:	bl	2f1dc <fputs@plt+0x1e138>
   52838:	add	r6, r6, #1
   5283c:	add	r4, r4, #72	; 0x48
   52840:	ldr	r3, [sp, #32]
   52844:	ldr	r3, [r3]
   52848:	cmp	r3, r6
   5284c:	bgt	4fdd8 <fputs@plt+0x3ed34>
   52850:	ldr	r0, [sp, #32]
   52854:	ldr	r1, [sp, #124]	; 0x7c
   52858:	bl	4fb30 <fputs@plt+0x3ea8c>
   5285c:	ldr	r3, [sp, #40]	; 0x28
   52860:	ldrb	r3, [r3, #69]	; 0x45
   52864:	cmp	r3, #0
   52868:	str	r3, [sp, #24]
   5286c:	bne	50474 <fputs@plt+0x3f3d0>
   52870:	ldr	r3, [sp, #68]	; 0x44
   52874:	ands	r3, r3, #1024	; 0x400
   52878:	str	r3, [sp, #92]	; 0x5c
   5287c:	beq	528ac <fputs@plt+0x41808>
   52880:	ldr	r3, [sp, #32]
   52884:	ldr	r3, [r3]
   52888:	cmp	r3, #1
   5288c:	beq	4fef4 <fputs@plt+0x3ee50>
   52890:	cmp	r8, #0
   52894:	bne	528ac <fputs@plt+0x41808>
   52898:	ldrh	r3, [fp, #36]	; 0x24
   5289c:	orr	r3, r3, #512	; 0x200
   528a0:	strh	r3, [fp, #36]	; 0x24
   528a4:	ldr	r3, [sp, #280]	; 0x118
   528a8:	str	r3, [fp, #8]
   528ac:	ldr	r3, [sp, #52]	; 0x34
   528b0:	cmp	r3, #1
   528b4:	bne	501ac <fputs@plt+0x3f108>
   528b8:	ldr	r7, [sp, #220]	; 0xdc
   528bc:	ldrh	r3, [r7, #36]	; 0x24
   528c0:	tst	r3, #32
   528c4:	bne	501ac <fputs@plt+0x3f108>
   528c8:	ldr	r8, [r7, #4]
   528cc:	ldr	r5, [r8, #24]
   528d0:	ldrb	r3, [r5, #42]	; 0x2a
   528d4:	tst	r3, #16
   528d8:	bne	501ac <fputs@plt+0x3f108>
   528dc:	ldrb	r3, [r8, #45]	; 0x2d
   528e0:	ands	r3, r3, #2
   528e4:	bne	501ac <fputs@plt+0x3f108>
   528e8:	ldr	r4, [sp, #232]	; 0xe8
   528ec:	mov	r6, #0
   528f0:	add	r2, r7, #328	; 0x148
   528f4:	mov	sl, r6
   528f8:	add	r0, r7, #328	; 0x148
   528fc:	ldr	r9, [r8, #52]	; 0x34
   52900:	str	r2, [sp, #28]
   52904:	mvn	r2, #0
   52908:	str	r3, [r4, #36]	; 0x24
   5290c:	strh	r3, [r4, #42]	; 0x2a
   52910:	mov	r1, r9
   52914:	stm	sp, {r6, sl}
   52918:	str	r3, [sp, #12]
   5291c:	mov	r3, #130	; 0x82
   52920:	str	r3, [sp, #8]
   52924:	bl	32494 <fputs@plt+0x213f0>
   52928:	cmp	r0, #0
   5292c:	beq	500a4 <fputs@plt+0x3f000>
   52930:	movw	r3, #4353	; 0x1101
   52934:	str	r3, [r4, #36]	; 0x24
   52938:	ldr	r3, [r4, #48]	; 0x30
   5293c:	str	r0, [r3]
   52940:	ldr	r3, [sp, #52]	; 0x34
   52944:	strh	r3, [r4, #24]
   52948:	strh	r3, [r4, #40]	; 0x28
   5294c:	mov	r3, #33	; 0x21
   52950:	strh	r3, [r4, #20]
   52954:	mov	r5, #1
   52958:	mov	r1, r9
   5295c:	add	r0, r7, #68	; 0x44
   52960:	strh	r5, [r4, #22]
   52964:	str	r4, [r7, #800]	; 0x320
   52968:	bl	158c0 <fputs@plt+0x481c>
   5296c:	ldr	r3, [r7, #8]
   52970:	strd	r0, [r4, #8]
   52974:	strh	r5, [r7, #32]
   52978:	str	r9, [r7, #740]	; 0x2e4
   5297c:	cmp	r3, #0
   52980:	ldrne	r3, [r3]
   52984:	strbne	r3, [r7, #38]	; 0x26
   52988:	ldrh	r3, [r7, #36]	; 0x24
   5298c:	tst	r3, #1024	; 0x400
   52990:	movne	r3, #1
   52994:	strbne	r3, [r7, #42]	; 0x2a
   52998:	ldr	r3, [fp, #8]
   5299c:	cmp	r3, #0
   529a0:	bne	503ac <fputs@plt+0x3f308>
   529a4:	b	50394 <fputs@plt+0x3f2f0>
   529a8:	ldr	r3, [sp, #36]	; 0x24
   529ac:	cmp	r3, #0
   529b0:	moveq	r8, r3
   529b4:	bne	515dc <fputs@plt+0x40538>
   529b8:	cmp	r6, #0
   529bc:	moveq	r6, r8
   529c0:	moveq	r1, #108	; 0x6c
   529c4:	beq	515e0 <fputs@plt+0x4053c>
   529c8:	mov	r7, r6
   529cc:	ldr	r3, [pc, #336]	; 52b24 <fputs@plt+0x41a80>
   529d0:	add	r2, sp, #212	; 0xd4
   529d4:	mov	r0, r4
   529d8:	str	r3, [sp, #216]	; 0xd8
   529dc:	ldr	r3, [r7]
   529e0:	ldr	r1, [r3, #16]
   529e4:	str	r3, [sp, #28]
   529e8:	bl	4d73c <fputs@plt+0x3c698>
   529ec:	ldrd	r2, [sp, #24]
   529f0:	mov	r6, r0
   529f4:	mov	r0, sl
   529f8:	ldrb	r1, [r3]
   529fc:	add	r3, sp, #240	; 0xf0
   52a00:	str	r6, [sp]
   52a04:	add	r1, r3, r1
   52a08:	mov	r3, r5
   52a0c:	ldrb	r1, [r1, #-104]	; 0xffffff98
   52a10:	bl	2654c <fputs@plt+0x154a8>
   52a14:	mov	r1, r6
   52a18:	mov	r0, r4
   52a1c:	mov	r2, #1
   52a20:	mov	r6, r8
   52a24:	bl	1c498 <fputs@plt+0xb3f4>
   52a28:	ldr	r1, [sp, #212]	; 0xd4
   52a2c:	bl	19530 <fputs@plt+0x848c>
   52a30:	mov	r1, r7
   52a34:	ldr	r0, [sp, #80]	; 0x50
   52a38:	bl	156f4 <fputs@plt+0x4650>
   52a3c:	cmp	r6, #0
   52a40:	moveq	r7, r6
   52a44:	moveq	r8, #160	; 0xa0
   52a48:	beq	52a98 <fputs@plt+0x419f4>
   52a4c:	ldr	r7, [r4, #76]	; 0x4c
   52a50:	mov	r0, r4
   52a54:	ldr	r8, [r6]
   52a58:	add	r7, r7, #1
   52a5c:	mov	r2, r7
   52a60:	ldr	r1, [r8, #16]
   52a64:	str	r7, [r4, #76]	; 0x4c
   52a68:	bl	4c4b0 <fputs@plt+0x3b40c>
   52a6c:	ldrb	r3, [r8]
   52a70:	and	r3, r3, #253	; 0xfd
   52a74:	cmp	r3, #80	; 0x50
   52a78:	ldr	r3, [sp, #36]	; 0x24
   52a7c:	bne	515f4 <fputs@plt+0x40550>
   52a80:	cmp	r3, #0
   52a84:	movne	r8, #81	; 0x51
   52a88:	moveq	r8, #83	; 0x53
   52a8c:	mov	r1, r6
   52a90:	ldr	r0, [sp, #80]	; 0x50
   52a94:	bl	156f4 <fputs@plt+0x4650>
   52a98:	ldr	r2, [sp, #36]	; 0x24
   52a9c:	ldr	r3, [sl, #32]
   52aa0:	cmp	r2, #0
   52aa4:	movne	r2, #6
   52aa8:	moveq	r2, #7
   52aac:	cmp	r8, #160	; 0xa0
   52ab0:	strb	r2, [r9, #1]
   52ab4:	ldr	r2, [sp, #24]
   52ab8:	str	r2, [r9, #4]
   52abc:	str	r3, [r9, #8]
   52ac0:	beq	51300 <fputs@plt+0x4025c>
   52ac4:	ldr	r6, [r4, #76]	; 0x4c
   52ac8:	mov	r1, #103	; 0x67
   52acc:	mov	r0, sl
   52ad0:	add	r6, r6, #1
   52ad4:	mov	r3, r6
   52ad8:	str	r6, [r4, #76]	; 0x4c
   52adc:	bl	26ab4 <fputs@plt+0x15a10>
   52ae0:	mov	r3, r6
   52ae4:	mov	r0, r4
   52ae8:	ldr	r1, [sp, #24]
   52aec:	mvn	r2, #0
   52af0:	bl	193d8 <fputs@plt+0x8334>
   52af4:	mov	r1, r8
   52af8:	mov	r3, r5
   52afc:	str	r6, [sp]
   52b00:	mov	r2, r7
   52b04:	mov	r0, sl
   52b08:	bl	2654c <fputs@plt+0x154a8>
   52b0c:	mov	r1, #83	; 0x53
   52b10:	mov	r0, sl
   52b14:	bl	18814 <fputs@plt+0x7770>
   52b18:	b	51300 <fputs@plt+0x4025c>
   52b1c:	muleq	r7, r0, r4
   52b20:	andeq	r6, r7, r3, lsl #8
   52b24:	teqmi	pc, r2, asr #32
   52b28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52b2c:	sub	sp, sp, #84	; 0x54
   52b30:	mov	sl, r3
   52b34:	mov	r4, r0
   52b38:	mov	r6, r2
   52b3c:	str	r1, [sp, #20]
   52b40:	ldr	r7, [r0]
   52b44:	ldr	fp, [sp, #120]	; 0x78
   52b48:	bl	265dc <fputs@plt+0x15538>
   52b4c:	ldr	r3, [sp, #132]	; 0x84
   52b50:	str	r0, [sp, #28]
   52b54:	cmn	r3, #1
   52b58:	mov	r3, #0
   52b5c:	strne	r3, [sp, #24]
   52b60:	bne	52b74 <fputs@plt+0x41ad0>
   52b64:	ldrb	r2, [fp, #24]
   52b68:	mov	r1, #136	; 0x88
   52b6c:	bl	26ab4 <fputs@plt+0x15a10>
   52b70:	str	r0, [sp, #24]
   52b74:	mov	r5, #0
   52b78:	mov	r8, r5
   52b7c:	ldr	r3, [fp, #20]
   52b80:	cmp	r3, r8
   52b84:	bgt	52cb4 <fputs@plt+0x41c10>
   52b88:	ldr	r3, [fp]
   52b8c:	ldr	r2, [sp, #132]	; 0x84
   52b90:	cmp	r3, r6
   52b94:	cmpeq	r2, #1
   52b98:	bne	52c18 <fputs@plt+0x41b74>
   52b9c:	ldrb	r8, [r6, #42]	; 0x2a
   52ba0:	ands	r8, r8, #32
   52ba4:	bne	52d44 <fputs@plt+0x41ca0>
   52ba8:	mvn	r3, #0
   52bac:	mov	r1, r6
   52bb0:	ldr	r2, [sp, #128]	; 0x80
   52bb4:	mov	r0, r4
   52bb8:	bl	1cd0c <fputs@plt+0xbc68>
   52bbc:	ldr	r3, [sp, #20]
   52bc0:	mov	r2, r8
   52bc4:	mov	r9, r0
   52bc8:	mov	r1, #152	; 0x98
   52bcc:	mov	r0, r7
   52bd0:	ldr	sl, [r3, #52]	; 0x34
   52bd4:	bl	1cc70 <fputs@plt+0xbbcc>
   52bd8:	subs	r3, r0, #0
   52bdc:	mov	r1, #78	; 0x4e
   52be0:	mvnne	r2, #0
   52be4:	strne	r6, [r3, #44]	; 0x2c
   52be8:	strhne	r2, [r3, #32]
   52bec:	mov	r2, #0
   52bf0:	strne	sl, [r3, #28]
   52bf4:	str	r2, [sp]
   52bf8:	mov	r2, r9
   52bfc:	mov	r0, r4
   52c00:	bl	2f878 <fputs@plt+0x1e7d4>
   52c04:	mov	r2, r0
   52c08:	mov	r1, r5
   52c0c:	mov	r0, r7
   52c10:	bl	1f8a0 <fputs@plt+0xe7fc>
   52c14:	mov	r5, r0
   52c18:	mov	r2, #24
   52c1c:	mov	r1, #0
   52c20:	add	r0, sp, #56	; 0x38
   52c24:	bl	10e88 <memset@plt>
   52c28:	ldr	r3, [sp, #20]
   52c2c:	mov	r1, r5
   52c30:	add	r0, sp, #48	; 0x30
   52c34:	str	r4, [sp, #48]	; 0x30
   52c38:	str	r3, [sp, #52]	; 0x34
   52c3c:	bl	2f5d8 <fputs@plt+0x1e534>
   52c40:	mov	r3, #0
   52c44:	mov	r2, r5
   52c48:	ldr	r1, [sp, #20]
   52c4c:	mov	r0, r4
   52c50:	str	r3, [sp]
   52c54:	str	r3, [sp, #4]
   52c58:	str	r3, [sp, #8]
   52c5c:	bl	4fb60 <fputs@plt+0x3eabc>
   52c60:	mov	r4, r0
   52c64:	ldrb	r2, [fp, #24]
   52c68:	mov	r1, #135	; 0x87
   52c6c:	ldr	r0, [sp, #28]
   52c70:	ldr	r3, [sp, #132]	; 0x84
   52c74:	bl	26ab4 <fputs@plt+0x15a10>
   52c78:	cmp	r4, #0
   52c7c:	beq	52c88 <fputs@plt+0x41be4>
   52c80:	mov	r0, r4
   52c84:	bl	27090 <fputs@plt+0x15fec>
   52c88:	mov	r1, r5
   52c8c:	mov	r0, r7
   52c90:	bl	1f4b0 <fputs@plt+0xe40c>
   52c94:	ldr	r3, [sp, #24]
   52c98:	cmp	r3, #0
   52c9c:	beq	52cac <fputs@plt+0x41c08>
   52ca0:	mov	r1, r3
   52ca4:	ldr	r0, [sp, #28]
   52ca8:	bl	1b664 <fputs@plt+0xa5c0>
   52cac:	add	sp, sp, #84	; 0x54
   52cb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52cb4:	cmp	sl, #0
   52cb8:	mov	r1, r6
   52cbc:	ldrne	r2, [sl, #4]
   52cc0:	lslne	r3, r8, #1
   52cc4:	mvneq	r3, #0
   52cc8:	mov	r0, r4
   52ccc:	ldrshne	r3, [r2, r3]
   52cd0:	ldr	r2, [sp, #128]	; 0x80
   52cd4:	bl	1cd0c <fputs@plt+0xbc68>
   52cd8:	ldr	r3, [sp, #124]	; 0x7c
   52cdc:	mov	r9, r0
   52ce0:	mov	r1, #27
   52ce4:	mov	r0, r7
   52ce8:	ldr	r2, [fp]
   52cec:	cmp	r3, #0
   52cf0:	ldrne	r3, [r3, r8, lsl #2]
   52cf4:	add	r8, r8, #1
   52cf8:	ldrsheq	r3, [fp, #36]	; 0x24
   52cfc:	ldr	r2, [r2, #4]
   52d00:	strne	r3, [sp, #32]
   52d04:	ldrshne	r3, [sp, #32]
   52d08:	ldr	r2, [r2, r3, lsl #4]
   52d0c:	bl	1cc70 <fputs@plt+0xbbcc>
   52d10:	mov	r3, #0
   52d14:	mov	r2, r9
   52d18:	mov	r1, #79	; 0x4f
   52d1c:	str	r3, [sp]
   52d20:	mov	r3, r0
   52d24:	mov	r0, r4
   52d28:	bl	2f878 <fputs@plt+0x1e7d4>
   52d2c:	mov	r2, r0
   52d30:	mov	r1, r5
   52d34:	mov	r0, r7
   52d38:	bl	1f8a0 <fputs@plt+0xe7fc>
   52d3c:	mov	r5, r0
   52d40:	b	52b7c <fputs@plt+0x41ad8>
   52d44:	mov	r8, #0
   52d48:	ldr	r0, [r6, #8]
   52d4c:	mov	r9, r8
   52d50:	bl	19588 <fputs@plt+0x84e4>
   52d54:	str	r0, [sp, #40]	; 0x28
   52d58:	ldr	r3, [sp, #40]	; 0x28
   52d5c:	ldrh	r3, [r3, #50]	; 0x32
   52d60:	cmp	r3, r9
   52d64:	bgt	52d7c <fputs@plt+0x41cd8>
   52d68:	mov	r3, #0
   52d6c:	mov	r2, r8
   52d70:	mov	r1, #19
   52d74:	str	r3, [sp]
   52d78:	b	52bfc <fputs@plt+0x41b58>
   52d7c:	ldr	r2, [sl, #4]
   52d80:	lsl	r3, r9, #1
   52d84:	mov	r1, r6
   52d88:	mov	r0, r4
   52d8c:	ldrsh	r3, [r2, r3]
   52d90:	ldr	r2, [sp, #128]	; 0x80
   52d94:	str	r3, [sp, #32]
   52d98:	bl	1cd0c <fputs@plt+0xbc68>
   52d9c:	ldr	r3, [sp, #20]
   52da0:	mov	r2, #0
   52da4:	mov	r1, #152	; 0x98
   52da8:	str	r0, [sp, #44]	; 0x2c
   52dac:	mov	r0, r7
   52db0:	ldr	r3, [r3, #52]	; 0x34
   52db4:	str	r3, [sp, #36]	; 0x24
   52db8:	bl	1cc70 <fputs@plt+0xbbcc>
   52dbc:	subs	r3, r0, #0
   52dc0:	beq	52dd8 <fputs@plt+0x41d34>
   52dc4:	ldr	r2, [sp, #36]	; 0x24
   52dc8:	str	r2, [r3, #28]
   52dcc:	ldr	r2, [sp, #32]
   52dd0:	str	r6, [r3, #44]	; 0x2c
   52dd4:	strh	r2, [r3, #32]
   52dd8:	mov	r2, #0
   52ddc:	mov	r1, #79	; 0x4f
   52de0:	mov	r0, r4
   52de4:	add	r9, r9, #1
   52de8:	str	r2, [sp]
   52dec:	ldr	r2, [sp, #44]	; 0x2c
   52df0:	bl	2f878 <fputs@plt+0x1e7d4>
   52df4:	mov	r2, r0
   52df8:	mov	r1, r8
   52dfc:	mov	r0, r7
   52e00:	bl	1f8a0 <fputs@plt+0xe7fc>
   52e04:	mov	r8, r0
   52e08:	b	52d58 <fputs@plt+0x41cb4>
   52e0c:	ldr	r3, [r0]
   52e10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52e14:	sub	sp, sp, #164	; 0xa4
   52e18:	mov	lr, r2
   52e1c:	mov	fp, r0
   52e20:	mov	sl, r1
   52e24:	add	ip, sp, #100	; 0x64
   52e28:	ldr	r7, [r1, #48]	; 0x30
   52e2c:	str	r3, [sp, #28]
   52e30:	str	r2, [sp, #52]	; 0x34
   52e34:	ldm	lr!, {r0, r1, r2, r3}
   52e38:	ldr	r4, [r7, #44]	; 0x2c
   52e3c:	stmia	ip!, {r0, r1, r2, r3}
   52e40:	ldr	r3, [lr]
   52e44:	cmp	r4, #0
   52e48:	str	r3, [ip]
   52e4c:	beq	52ea4 <fputs@plt+0x41e00>
   52e50:	ldrb	r3, [sl, #4]
   52e54:	mov	r0, fp
   52e58:	mov	r4, #0
   52e5c:	ldr	r1, [pc, #4064]	; 53e44 <fputs@plt+0x42da0>
   52e60:	sub	r3, r3, #116	; 0x74
   52e64:	cmp	r3, #2
   52e68:	ldrls	r2, [pc, #4056]	; 53e48 <fputs@plt+0x42da4>
   52e6c:	ldrhi	r2, [pc, #4056]	; 53e4c <fputs@plt+0x42da8>
   52e70:	addls	r3, r2, r3, lsl #2
   52e74:	ldrls	r2, [r3, #3684]	; 0xe64
   52e78:	bl	2f1dc <fputs@plt+0x1e138>
   52e7c:	mov	r5, #1
   52e80:	mov	r1, r4
   52e84:	ldr	r0, [sp, #28]
   52e88:	ldr	r2, [sp, #52]	; 0x34
   52e8c:	ldr	r3, [sp, #108]	; 0x6c
   52e90:	str	r3, [r2, #8]
   52e94:	ldr	r3, [sp, #112]	; 0x70
   52e98:	str	r3, [r2, #12]
   52e9c:	bl	1f4a8 <fputs@plt+0xe404>
   52ea0:	b	5399c <fputs@plt+0x428f8>
   52ea4:	ldr	r6, [r7, #56]	; 0x38
   52ea8:	cmp	r6, #0
   52eac:	beq	52edc <fputs@plt+0x41e38>
   52eb0:	ldrb	r3, [sl, #4]
   52eb4:	mov	r0, fp
   52eb8:	ldr	r1, [pc, #3984]	; 53e50 <fputs@plt+0x42dac>
   52ebc:	sub	r3, r3, #116	; 0x74
   52ec0:	cmp	r3, #2
   52ec4:	ldrls	r2, [pc, #3964]	; 53e48 <fputs@plt+0x42da4>
   52ec8:	ldrhi	r2, [pc, #3964]	; 53e4c <fputs@plt+0x42da8>
   52ecc:	addls	r3, r2, r3, lsl #2
   52ed0:	ldrls	r2, [r3, #3684]	; 0xe64
   52ed4:	bl	2f1dc <fputs@plt+0x1e138>
   52ed8:	b	52e7c <fputs@plt+0x41dd8>
   52edc:	mov	r0, fp
   52ee0:	bl	265dc <fputs@plt+0x15538>
   52ee4:	ldrb	r3, [sp, #100]	; 0x64
   52ee8:	mov	r8, r0
   52eec:	cmp	r3, #12
   52ef0:	bne	52f10 <fputs@plt+0x41e6c>
   52ef4:	ldr	r3, [sl]
   52ef8:	mov	r1, #57	; 0x39
   52efc:	ldr	r2, [sp, #104]	; 0x68
   52f00:	ldr	r3, [r3]
   52f04:	bl	26ab4 <fputs@plt+0x15a10>
   52f08:	mov	r3, #14
   52f0c:	strb	r3, [sp, #100]	; 0x64
   52f10:	ldr	r2, [sl, #8]
   52f14:	ands	r3, r2, #512	; 0x200
   52f18:	beq	52f78 <fputs@plt+0x41ed4>
   52f1c:	mov	r4, sl
   52f20:	mov	r7, #1
   52f24:	ldr	r3, [r4, #48]	; 0x30
   52f28:	cmp	r3, #0
   52f2c:	bne	52f6c <fputs@plt+0x41ec8>
   52f30:	mov	r6, r3
   52f34:	ldr	r5, [r4, #48]	; 0x30
   52f38:	add	r2, sp, #100	; 0x64
   52f3c:	mov	r1, r4
   52f40:	mov	r0, fp
   52f44:	str	r6, [r4, #48]	; 0x30
   52f48:	bl	49050 <fputs@plt+0x37fac>
   52f4c:	str	r5, [r4, #48]	; 0x30
   52f50:	subs	r5, r0, #0
   52f54:	bne	5416c <fputs@plt+0x430c8>
   52f58:	strh	r7, [r4, #6]
   52f5c:	ldr	r4, [r4, #52]	; 0x34
   52f60:	cmp	r4, #0
   52f64:	bne	52f34 <fputs@plt+0x41e90>
   52f68:	b	52e80 <fputs@plt+0x41ddc>
   52f6c:	add	r7, r7, #1
   52f70:	mov	r4, r3
   52f74:	b	52f24 <fputs@plt+0x41e80>
   52f78:	tst	r2, #8192	; 0x2000
   52f7c:	beq	53358 <fputs@plt+0x422b4>
   52f80:	ldr	r2, [sl]
   52f84:	mov	r1, #33	; 0x21
   52f88:	mov	r0, fp
   52f8c:	ldr	r4, [fp, #8]
   52f90:	ldr	r5, [sl, #28]
   52f94:	ldr	r2, [r2]
   52f98:	str	r2, [sp, #44]	; 0x2c
   52f9c:	ldr	r2, [sl, #48]	; 0x30
   52fa0:	str	r3, [sp]
   52fa4:	str	r2, [sp, #32]
   52fa8:	mov	r2, r3
   52fac:	bl	2f298 <fputs@plt+0x1e1f4>
   52fb0:	subs	r6, r0, #0
   52fb4:	bne	53274 <fputs@plt+0x421d0>
   52fb8:	ldr	r0, [r4, #24]
   52fbc:	bl	2644c <fputs@plt+0x153a8>
   52fc0:	mov	r2, r0
   52fc4:	mov	r1, sl
   52fc8:	mov	r7, r0
   52fcc:	mov	r0, fp
   52fd0:	bl	4c510 <fputs@plt+0x3b46c>
   52fd4:	ldr	r9, [sl, #44]	; 0x2c
   52fd8:	mov	r0, #72	; 0x48
   52fdc:	ldr	r3, [sl, #56]	; 0x38
   52fe0:	ldr	r1, [r5]
   52fe4:	str	r6, [sl, #56]	; 0x38
   52fe8:	str	r3, [sp, #56]	; 0x38
   52fec:	ldr	r3, [sl, #60]	; 0x3c
   52ff0:	str	r6, [sl, #60]	; 0x3c
   52ff4:	str	r3, [sp, #60]	; 0x3c
   52ff8:	ldr	r3, [sl, #12]
   52ffc:	str	r6, [sl, #12]
   53000:	str	r3, [sp, #48]	; 0x30
   53004:	ldr	r3, [sl, #16]
   53008:	str	r6, [sl, #16]
   5300c:	str	r3, [sp, #64]	; 0x40
   53010:	mov	r3, r6
   53014:	cmp	r3, r1
   53018:	movge	r3, #0
   5301c:	bge	53034 <fputs@plt+0x41f90>
   53020:	mla	r2, r0, r3, r5
   53024:	ldrb	ip, [r2, #45]	; 0x2d
   53028:	tst	ip, #32
   5302c:	beq	532f0 <fputs@plt+0x4224c>
   53030:	ldr	r3, [r2, #52]	; 0x34
   53034:	str	r3, [sp, #40]	; 0x28
   53038:	ldr	r5, [fp, #72]	; 0x48
   5303c:	add	r2, r5, #1
   53040:	str	r2, [fp, #72]	; 0x48
   53044:	ldrb	r3, [sl, #4]
   53048:	cmp	r3, #115	; 0x73
   5304c:	bne	532f8 <fputs@plt+0x42254>
   53050:	cmp	r9, #0
   53054:	add	r1, r5, #2
   53058:	movne	r3, #8
   5305c:	moveq	r3, #6
   53060:	mov	r6, r2
   53064:	str	r1, [fp, #72]	; 0x48
   53068:	strb	r3, [sp, #140]	; 0x8c
   5306c:	mov	r3, #0
   53070:	mov	r0, r4
   53074:	ldr	r2, [sp, #40]	; 0x28
   53078:	strb	r3, [sp, #141]	; 0x8d
   5307c:	mov	r3, #0
   53080:	str	r5, [sp, #144]	; 0x90
   53084:	str	r3, [sp, #148]	; 0x94
   53088:	str	r3, [sp, #152]	; 0x98
   5308c:	ldr	r3, [fp, #76]	; 0x4c
   53090:	add	r1, r3, #1
   53094:	str	r1, [sp, #36]	; 0x24
   53098:	str	r1, [fp, #76]	; 0x4c
   5309c:	ldr	r3, [sp, #36]	; 0x24
   530a0:	ldr	r1, [sp, #44]	; 0x2c
   530a4:	str	r1, [sp]
   530a8:	mov	r1, #60	; 0x3c
   530ac:	bl	2654c <fputs@plt+0x154a8>
   530b0:	cmp	r9, #0
   530b4:	beq	53308 <fputs@plt+0x42264>
   530b8:	mov	r1, sl
   530bc:	mov	r0, fp
   530c0:	bl	33ffc <fputs@plt+0x22f58>
   530c4:	ldr	r3, [r9]
   530c8:	mvn	r2, #5
   530cc:	mov	r1, #57	; 0x39
   530d0:	stmib	sp, {r0, r2}
   530d4:	mov	r2, #0
   530d8:	mov	r0, r4
   530dc:	str	r2, [sp]
   530e0:	mov	r2, r5
   530e4:	add	r3, r3, #2
   530e8:	bl	2666c <fputs@plt+0x155c8>
   530ec:	str	r9, [sp, #156]	; 0x9c
   530f0:	cmp	r6, #0
   530f4:	beq	5311c <fputs@plt+0x42078>
   530f8:	mov	r3, #0
   530fc:	mov	r2, r6
   53100:	mov	r1, #57	; 0x39
   53104:	mov	r0, r4
   53108:	bl	26ab4 <fputs@plt+0x15a10>
   5310c:	ldr	r3, [sl, #8]
   53110:	str	r0, [sl, #20]
   53114:	orr	r3, r3, #16
   53118:	str	r3, [sl, #8]
   5311c:	ldr	r2, [sp, #32]
   53120:	mov	r3, #0
   53124:	mov	r0, fp
   53128:	str	r3, [sl, #44]	; 0x2c
   5312c:	ldr	r1, [sp, #32]
   53130:	str	r3, [r2, #52]	; 0x34
   53134:	add	r2, sp, #140	; 0x8c
   53138:	bl	49050 <fputs@plt+0x37fac>
   5313c:	ldr	r3, [sp, #32]
   53140:	cmp	r0, #0
   53144:	str	sl, [r3, #52]	; 0x34
   53148:	bne	53254 <fputs@plt+0x421b0>
   5314c:	mov	r3, r7
   53150:	mov	r2, r5
   53154:	mov	r1, #108	; 0x6c
   53158:	mov	r0, r4
   5315c:	bl	26ab4 <fputs@plt+0x15a10>
   53160:	mov	r6, r0
   53164:	mov	r1, #104	; 0x68
   53168:	ldr	r2, [sp, #40]	; 0x28
   5316c:	mov	r0, r4
   53170:	bl	26a50 <fputs@plt+0x159ac>
   53174:	cmp	r9, #0
   53178:	beq	53320 <fputs@plt+0x4227c>
   5317c:	ldr	r3, [r9]
   53180:	mov	r1, #47	; 0x2f
   53184:	mov	r0, r4
   53188:	ldr	r2, [sp, #36]	; 0x24
   5318c:	add	r3, r3, #1
   53190:	str	r2, [sp]
   53194:	mov	r2, r5
   53198:	bl	2654c <fputs@plt+0x154a8>
   5319c:	mov	r2, r5
   531a0:	mov	r1, #95	; 0x5f
   531a4:	mov	r0, r4
   531a8:	bl	26a50 <fputs@plt+0x159ac>
   531ac:	ldr	r0, [r4, #24]
   531b0:	bl	2644c <fputs@plt+0x153a8>
   531b4:	mov	r2, r0
   531b8:	mov	r5, r0
   531bc:	ldr	r1, [sp, #64]	; 0x40
   531c0:	mov	r0, r4
   531c4:	bl	26cc8 <fputs@plt+0x15c24>
   531c8:	add	r3, sp, #100	; 0x64
   531cc:	mov	r1, sl
   531d0:	mov	r0, fp
   531d4:	str	r3, [sp, #8]
   531d8:	mov	r3, #0
   531dc:	str	r3, [sp]
   531e0:	str	r3, [sp, #4]
   531e4:	str	r5, [sp, #12]
   531e8:	str	r7, [sp, #16]
   531ec:	ldr	r2, [sl]
   531f0:	ldr	r3, [sp, #40]	; 0x28
   531f4:	bl	4cf30 <fputs@plt+0x3be8c>
   531f8:	ldr	r3, [sp, #48]	; 0x30
   531fc:	cmp	r3, #0
   53200:	beq	53218 <fputs@plt+0x42174>
   53204:	mov	r3, r7
   53208:	mov	r1, #141	; 0x8d
   5320c:	ldr	r2, [sp, #48]	; 0x30
   53210:	mov	r0, r4
   53214:	bl	26ab4 <fputs@plt+0x15a10>
   53218:	mov	r1, r5
   5321c:	mov	r0, r4
   53220:	bl	14554 <fputs@plt+0x34b0>
   53224:	ldr	r3, [sl, #8]
   53228:	ands	r3, r3, #8
   5322c:	beq	53338 <fputs@plt+0x42294>
   53230:	ldr	r1, [pc, #3100]	; 53e54 <fputs@plt+0x42db0>
   53234:	mov	r0, fp
   53238:	bl	2f1dc <fputs@plt+0x1e138>
   5323c:	mov	r1, r6
   53240:	mov	r0, r4
   53244:	bl	26c6c <fputs@plt+0x15bc8>
   53248:	mov	r1, r7
   5324c:	mov	r0, r4
   53250:	bl	14554 <fputs@plt+0x34b0>
   53254:	ldr	r0, [fp]
   53258:	ldr	r1, [sl, #44]	; 0x2c
   5325c:	bl	1f534 <fputs@plt+0xe490>
   53260:	ldr	r3, [sp, #56]	; 0x38
   53264:	str	r9, [sl, #44]	; 0x2c
   53268:	str	r3, [sl, #56]	; 0x38
   5326c:	ldr	r3, [sp, #60]	; 0x3c
   53270:	str	r3, [sl, #60]	; 0x3c
   53274:	mov	r4, #0
   53278:	mov	r5, r4
   5327c:	str	r4, [sp, #32]
   53280:	str	r4, [sp, #36]	; 0x24
   53284:	ldrb	r3, [fp, #453]	; 0x1c5
   53288:	cmp	r3, #2
   5328c:	bne	532b0 <fputs@plt+0x4220c>
   53290:	ldrb	r1, [sl, #4]
   53294:	mov	r0, fp
   53298:	ldr	r2, [sp, #32]
   5329c:	subs	r3, r1, #116	; 0x74
   532a0:	movne	r3, #1
   532a4:	str	r3, [sp]
   532a8:	ldr	r3, [sp, #36]	; 0x24
   532ac:	bl	37134 <fputs@plt+0x26090>
   532b0:	ldr	r3, [sl, #8]
   532b4:	tst	r3, #16
   532b8:	beq	52e80 <fputs@plt+0x41ddc>
   532bc:	ldr	r3, [sl]
   532c0:	mov	r2, #1
   532c4:	ldr	r0, [sp, #28]
   532c8:	ldr	r3, [r3]
   532cc:	mov	r1, r3
   532d0:	str	r3, [sp, #32]
   532d4:	bl	1e684 <fputs@plt+0xd5e0>
   532d8:	subs	r6, r0, #0
   532dc:	addne	r9, r6, #20
   532e0:	movne	r7, #0
   532e4:	bne	540e4 <fputs@plt+0x43040>
   532e8:	mov	r5, #7
   532ec:	b	52e80 <fputs@plt+0x41ddc>
   532f0:	add	r3, r3, #1
   532f4:	b	53014 <fputs@plt+0x41f70>
   532f8:	cmp	r9, #0
   532fc:	movne	r3, #7
   53300:	moveq	r3, #5
   53304:	b	53068 <fputs@plt+0x41fc4>
   53308:	mov	r2, r5
   5330c:	mov	r1, #57	; 0x39
   53310:	ldr	r3, [sp, #44]	; 0x2c
   53314:	mov	r0, r4
   53318:	bl	26ab4 <fputs@plt+0x15a10>
   5331c:	b	530f0 <fputs@plt+0x4204c>
   53320:	mov	r2, r5
   53324:	mov	r1, #102	; 0x66
   53328:	ldr	r3, [sp, #36]	; 0x24
   5332c:	mov	r0, r4
   53330:	bl	26ab4 <fputs@plt+0x15a10>
   53334:	b	5319c <fputs@plt+0x420f8>
   53338:	add	r2, sp, #140	; 0x8c
   5333c:	mov	r1, sl
   53340:	str	r3, [sl, #48]	; 0x30
   53344:	mov	r0, fp
   53348:	bl	49050 <fputs@plt+0x37fac>
   5334c:	ldr	r3, [sp, #32]
   53350:	str	r3, [sl, #48]	; 0x30
   53354:	b	5323c <fputs@plt+0x42198>
   53358:	ldr	r4, [sl, #44]	; 0x2c
   5335c:	cmp	r4, #0
   53360:	beq	53afc <fputs@plt+0x42a58>
   53364:	ldr	r3, [fp]
   53368:	ldr	r4, [fp, #8]
   5336c:	str	r3, [sp, #44]	; 0x2c
   53370:	ldr	r0, [r4, #24]
   53374:	bl	2644c <fputs@plt+0x153a8>
   53378:	str	r0, [sp, #32]
   5337c:	ldr	r0, [r4, #24]
   53380:	bl	2644c <fputs@plt+0x153a8>
   53384:	ldrb	r3, [sl, #4]
   53388:	ldr	r5, [sl, #44]	; 0x2c
   5338c:	str	r3, [sp, #36]	; 0x24
   53390:	ldr	r3, [sl, #48]	; 0x30
   53394:	str	r0, [sp, #56]	; 0x38
   53398:	str	r3, [sp, #28]
   5339c:	ldr	r3, [r5]
   533a0:	str	r3, [sp, #40]	; 0x28
   533a4:	ldr	r3, [sp, #36]	; 0x24
   533a8:	cmp	r3, #116	; 0x74
   533ac:	movne	r8, #1
   533b0:	movne	r7, #20
   533b4:	bne	53a10 <fputs@plt+0x4296c>
   533b8:	ldr	r3, [sp, #40]	; 0x28
   533bc:	ldr	r0, [sp, #44]	; 0x2c
   533c0:	add	r2, r3, #1
   533c4:	mov	r3, #0
   533c8:	lsl	r2, r2, #2
   533cc:	bl	1c810 <fputs@plt+0xb76c>
   533d0:	subs	r3, r0, #0
   533d4:	str	r3, [sp, #60]	; 0x3c
   533d8:	ldreq	r3, [sp, #60]	; 0x3c
   533dc:	streq	r3, [sp, #80]	; 0x50
   533e0:	beq	53410 <fputs@plt+0x4236c>
   533e4:	ldr	r2, [sp, #40]	; 0x28
   533e8:	str	r2, [r3]
   533ec:	mov	r3, #1
   533f0:	ldr	r2, [r5, #4]
   533f4:	ldr	r1, [sp, #40]	; 0x28
   533f8:	cmp	r1, r3
   533fc:	bge	53a4c <fputs@plt+0x429a8>
   53400:	mov	r1, sl
   53404:	mov	r0, fp
   53408:	bl	33ffc <fputs@plt+0x22f58>
   5340c:	str	r0, [sp, #80]	; 0x50
   53410:	mov	r2, #0
   53414:	mov	r1, r5
   53418:	ldr	r0, [fp]
   5341c:	str	r5, [sl, #44]	; 0x2c
   53420:	bl	20310 <fputs@plt+0xf26c>
   53424:	ldr	r3, [sp, #28]
   53428:	str	r0, [r3, #44]	; 0x2c
   5342c:	ldr	r3, [sp, #36]	; 0x24
   53430:	cmp	r3, #116	; 0x74
   53434:	moveq	r3, #0
   53438:	streq	r3, [sp, #64]	; 0x40
   5343c:	beq	53498 <fputs@plt+0x423f4>
   53440:	ldr	r3, [sl]
   53444:	mov	r1, #22
   53448:	mov	r0, r4
   5344c:	ldr	r2, [fp, #76]	; 0x4c
   53450:	ldr	r7, [r3]
   53454:	add	r3, r2, #1
   53458:	str	r3, [sp, #64]	; 0x40
   5345c:	add	r3, r7, #1
   53460:	add	r3, r3, r2
   53464:	mov	r2, #0
   53468:	str	r3, [fp, #76]	; 0x4c
   5346c:	ldr	r3, [sp, #64]	; 0x40
   53470:	bl	26ab4 <fputs@plt+0x15a10>
   53474:	mov	r2, #1
   53478:	mov	r1, r7
   5347c:	ldr	r0, [sp, #44]	; 0x2c
   53480:	bl	1e684 <fputs@plt+0xd5e0>
   53484:	subs	r6, r0, #0
   53488:	movne	r5, #0
   5348c:	addne	r8, r6, #20
   53490:	movne	r9, r5
   53494:	bne	53a88 <fputs@plt+0x429e4>
   53498:	ldr	r2, [sp, #28]
   5349c:	mov	r3, #0
   534a0:	mov	r1, sl
   534a4:	mov	r0, fp
   534a8:	str	r3, [sl, #48]	; 0x30
   534ac:	str	r3, [r2, #52]	; 0x34
   534b0:	ldr	r3, [pc, #2464]	; 53e58 <fputs@plt+0x42db4>
   534b4:	ldr	r2, [sl, #44]	; 0x2c
   534b8:	bl	34e08 <fputs@plt+0x23d64>
   534bc:	ldr	r3, [sp, #28]
   534c0:	ldr	r3, [r3, #48]	; 0x30
   534c4:	cmp	r3, #0
   534c8:	bne	534e4 <fputs@plt+0x42440>
   534cc:	ldr	r2, [sp, #28]
   534d0:	mov	r0, fp
   534d4:	ldr	r3, [pc, #2428]	; 53e58 <fputs@plt+0x42db4>
   534d8:	ldr	r1, [sp, #28]
   534dc:	ldr	r2, [r2, #44]	; 0x2c
   534e0:	bl	34e08 <fputs@plt+0x23d64>
   534e4:	mov	r1, sl
   534e8:	mov	r0, fp
   534ec:	ldr	r2, [sp, #32]
   534f0:	bl	4c510 <fputs@plt+0x3b46c>
   534f4:	ldr	r8, [sp, #36]	; 0x24
   534f8:	ldr	r2, [sl, #12]
   534fc:	sub	r8, r8, #116	; 0x74
   53500:	clz	r8, r8
   53504:	lsr	r8, r8, #5
   53508:	cmp	r2, #0
   5350c:	moveq	r8, #0
   53510:	cmp	r8, #0
   53514:	moveq	r9, r8
   53518:	beq	5355c <fputs@plt+0x424b8>
   5351c:	ldr	r8, [fp, #76]	; 0x4c
   53520:	mov	r1, #30
   53524:	mov	r0, r4
   53528:	ldr	r3, [sl, #16]
   5352c:	add	r9, r8, #1
   53530:	add	r8, r8, #2
   53534:	cmp	r3, #0
   53538:	str	r8, [fp, #76]	; 0x4c
   5353c:	addne	r2, r3, #1
   53540:	mov	r3, r9
   53544:	bl	26ab4 <fputs@plt+0x15a10>
   53548:	mov	r3, r8
   5354c:	mov	r2, r9
   53550:	mov	r1, #30
   53554:	mov	r0, r4
   53558:	bl	26ab4 <fputs@plt+0x15a10>
   5355c:	mov	r5, #0
   53560:	ldr	r0, [sp, #44]	; 0x2c
   53564:	ldr	r1, [sl, #56]	; 0x38
   53568:	bl	1f4b0 <fputs@plt+0xe40c>
   5356c:	str	r5, [sl, #56]	; 0x38
   53570:	ldr	r0, [sp, #44]	; 0x2c
   53574:	ldr	r1, [sl, #60]	; 0x3c
   53578:	bl	1f4b0 <fputs@plt+0xe40c>
   5357c:	ldr	r3, [fp, #76]	; 0x4c
   53580:	mov	r1, #16
   53584:	mov	r0, r4
   53588:	str	r5, [sl, #60]	; 0x3c
   5358c:	str	r5, [sp, #128]	; 0x80
   53590:	str	r5, [sp, #148]	; 0x94
   53594:	str	r5, [sp, #152]	; 0x98
   53598:	add	r2, r3, #2
   5359c:	add	r7, r3, #1
   535a0:	str	r2, [sp, #48]	; 0x30
   535a4:	add	r2, r3, #3
   535a8:	add	r3, r3, #4
   535ac:	str	r3, [sp, #68]	; 0x44
   535b0:	str	r2, [sp, #72]	; 0x48
   535b4:	ldr	r2, [sp, #48]	; 0x30
   535b8:	str	r3, [fp, #76]	; 0x4c
   535bc:	mov	r3, #13
   535c0:	str	r7, [sp, #124]	; 0x7c
   535c4:	strh	r3, [sp, #120]	; 0x78
   535c8:	str	r5, [sp, #132]	; 0x84
   535cc:	strh	r3, [sp, #140]	; 0x8c
   535d0:	str	r2, [sp, #144]	; 0x90
   535d4:	mov	r2, r7
   535d8:	ldr	r3, [r4, #32]
   535dc:	add	r3, r3, #1
   535e0:	str	r3, [sp]
   535e4:	mov	r3, r5
   535e8:	bl	2654c <fputs@plt+0x154a8>
   535ec:	mov	r3, r0
   535f0:	add	r2, sp, #120	; 0x78
   535f4:	ldr	r1, [sp, #28]
   535f8:	mov	r0, fp
   535fc:	str	r3, [sp, #76]	; 0x4c
   53600:	ldr	r3, [sp, #28]
   53604:	str	r9, [r3, #12]
   53608:	ldr	r3, [fp, #472]	; 0x1d8
   5360c:	str	r3, [sp, #84]	; 0x54
   53610:	bl	49050 <fputs@plt+0x37fac>
   53614:	mov	r1, r7
   53618:	mov	r0, r4
   5361c:	bl	26a8c <fputs@plt+0x159e8>
   53620:	ldr	r3, [sp, #76]	; 0x4c
   53624:	mov	r0, r4
   53628:	mov	r1, r3
   5362c:	bl	1b664 <fputs@plt+0xa5c0>
   53630:	ldr	r3, [r4, #32]
   53634:	mov	r1, #16
   53638:	mov	r0, r4
   5363c:	ldr	r2, [sp, #48]	; 0x30
   53640:	add	r3, r3, #1
   53644:	str	r3, [sp]
   53648:	mov	r3, r5
   5364c:	bl	2654c <fputs@plt+0x154a8>
   53650:	ldr	r3, [sl, #12]
   53654:	add	r2, sp, #140	; 0x8c
   53658:	mov	r1, sl
   5365c:	str	r8, [sl, #12]
   53660:	ldr	r9, [sl, #16]
   53664:	str	r5, [sl, #16]
   53668:	str	r3, [sp, #76]	; 0x4c
   5366c:	ldr	r3, [fp, #472]	; 0x1d8
   53670:	str	r0, [sp, #88]	; 0x58
   53674:	mov	r0, fp
   53678:	str	r3, [sp, #92]	; 0x5c
   5367c:	bl	49050 <fputs@plt+0x37fac>
   53680:	mov	r0, r4
   53684:	str	r9, [sl, #16]
   53688:	ldr	r3, [sp, #76]	; 0x4c
   5368c:	ldr	r1, [sp, #48]	; 0x30
   53690:	str	r3, [sl, #12]
   53694:	bl	26a8c <fputs@plt+0x159e8>
   53698:	ldr	r3, [sp, #32]
   5369c:	add	r2, sp, #120	; 0x78
   536a0:	mov	r1, sl
   536a4:	mov	r0, fp
   536a8:	str	r6, [sp, #8]
   536ac:	str	r3, [sp, #12]
   536b0:	ldr	r3, [sp, #64]	; 0x40
   536b4:	str	r3, [sp, #4]
   536b8:	ldr	r3, [sp, #72]	; 0x48
   536bc:	str	r3, [sp]
   536c0:	ldr	r3, [sp, #52]	; 0x34
   536c4:	bl	26d34 <fputs@plt+0x15c90>
   536c8:	ldr	r3, [sp, #36]	; 0x24
   536cc:	mov	r8, r0
   536d0:	sub	r3, r3, #115	; 0x73
   536d4:	cmp	r3, #1
   536d8:	str	r3, [sp, #76]	; 0x4c
   536dc:	bhi	53714 <fputs@plt+0x42670>
   536e0:	ldr	r3, [sp, #32]
   536e4:	add	r2, sp, #140	; 0x8c
   536e8:	mov	r1, sl
   536ec:	mov	r0, fp
   536f0:	str	r6, [sp, #8]
   536f4:	str	r3, [sp, #12]
   536f8:	ldr	r3, [sp, #64]	; 0x40
   536fc:	str	r3, [sp, #4]
   53700:	ldr	r3, [sp, #68]	; 0x44
   53704:	str	r3, [sp]
   53708:	ldr	r3, [sp, #52]	; 0x34
   5370c:	bl	26d34 <fputs@plt+0x15c90>
   53710:	mov	r5, r0
   53714:	mov	r0, r6
   53718:	bl	1b9f4 <fputs@plt+0xa950>
   5371c:	ldr	r3, [sp, #36]	; 0x24
   53720:	sub	r3, r3, #117	; 0x75
   53724:	cmp	r3, #1
   53728:	ldrls	r3, [sp, #32]
   5372c:	movls	r6, r3
   53730:	strls	r3, [sp, #64]	; 0x40
   53734:	bls	53788 <fputs@plt+0x426e4>
   53738:	mov	r3, r5
   5373c:	mov	r1, #14
   53740:	ldr	r2, [sp, #68]	; 0x44
   53744:	mov	r0, r4
   53748:	bl	26ab4 <fputs@plt+0x15a10>
   5374c:	mov	r6, r0
   53750:	mov	r1, #18
   53754:	ldr	r3, [sp, #32]
   53758:	mov	r0, r4
   5375c:	ldr	r2, [sp, #48]	; 0x30
   53760:	bl	26ab4 <fputs@plt+0x15a10>
   53764:	mov	r1, r6
   53768:	str	r0, [sp, #64]	; 0x40
   5376c:	mov	r0, r4
   53770:	bl	26c6c <fputs@plt+0x15bc8>
   53774:	ldr	r3, [sp, #28]
   53778:	ldrsh	r0, [sl, #6]
   5377c:	ldrsh	r1, [r3, #6]
   53780:	bl	17ce4 <fputs@plt+0x6c40>
   53784:	strh	r0, [sl, #6]
   53788:	ldr	r3, [sp, #36]	; 0x24
   5378c:	cmp	r3, #118	; 0x76
   53790:	bne	53a94 <fputs@plt+0x429f0>
   53794:	ldr	r3, [sp, #28]
   53798:	mov	r9, r6
   5379c:	ldrsh	r2, [sl, #6]
   537a0:	ldrsh	r3, [r3, #6]
   537a4:	cmp	r2, r3
   537a8:	strhgt	r3, [sl, #6]
   537ac:	mov	r3, r8
   537b0:	mov	r1, #14
   537b4:	ldr	r2, [sp, #72]	; 0x48
   537b8:	mov	r0, r4
   537bc:	bl	26ab4 <fputs@plt+0x15a10>
   537c0:	mov	r8, r0
   537c4:	mov	r3, r6
   537c8:	mov	r2, r7
   537cc:	mov	r1, #18
   537d0:	mov	r0, r4
   537d4:	bl	26ab4 <fputs@plt+0x15a10>
   537d8:	mov	r0, r4
   537dc:	ldr	r1, [sp, #56]	; 0x38
   537e0:	bl	26c6c <fputs@plt+0x15bc8>
   537e4:	ldr	r3, [sp, #36]	; 0x24
   537e8:	cmp	r3, #116	; 0x74
   537ec:	moveq	r6, r8
   537f0:	beq	53828 <fputs@plt+0x42784>
   537f4:	cmp	r3, #118	; 0x76
   537f8:	moveq	r6, r8
   537fc:	addeq	r8, r8, #1
   53800:	beq	53828 <fputs@plt+0x42784>
   53804:	mov	r3, r6
   53808:	mov	r1, #18
   5380c:	mov	r2, r7
   53810:	mov	r0, r4
   53814:	bl	26ab4 <fputs@plt+0x15a10>
   53818:	mov	r6, r0
   5381c:	mov	r0, r4
   53820:	ldr	r1, [sp, #56]	; 0x38
   53824:	bl	26c6c <fputs@plt+0x15bc8>
   53828:	ldr	r3, [r4, #32]
   5382c:	str	r3, [sp, #36]	; 0x24
   53830:	ldr	r3, [sp, #76]	; 0x4c
   53834:	cmp	r3, #1
   53838:	bhi	53850 <fputs@plt+0x427ac>
   5383c:	mov	r3, r5
   53840:	mov	r1, #14
   53844:	ldr	r2, [sp, #68]	; 0x44
   53848:	mov	r0, r4
   5384c:	bl	26ab4 <fputs@plt+0x15a10>
   53850:	mov	r3, r9
   53854:	mov	r1, #18
   53858:	ldr	r2, [sp, #48]	; 0x30
   5385c:	mov	r0, r4
   53860:	bl	26ab4 <fputs@plt+0x15a10>
   53864:	mov	r0, r4
   53868:	ldr	r1, [sp, #56]	; 0x38
   5386c:	bl	26c6c <fputs@plt+0x15bc8>
   53870:	mov	r0, r4
   53874:	ldr	r1, [sp, #88]	; 0x58
   53878:	bl	1b664 <fputs@plt+0xa5c0>
   5387c:	mov	r2, r7
   53880:	mov	r1, #18
   53884:	ldr	r3, [sp, #64]	; 0x40
   53888:	mov	r0, r4
   5388c:	bl	26ab4 <fputs@plt+0x15a10>
   53890:	mov	r3, r9
   53894:	mov	r1, #18
   53898:	ldr	r2, [sp, #48]	; 0x30
   5389c:	mov	r0, r4
   538a0:	bl	26ab4 <fputs@plt+0x15a10>
   538a4:	mov	r0, r4
   538a8:	ldr	r1, [sp, #56]	; 0x38
   538ac:	bl	14554 <fputs@plt+0x34b0>
   538b0:	mvn	r3, #14
   538b4:	mov	r1, #41	; 0x29
   538b8:	str	r3, [sp, #8]
   538bc:	ldr	r3, [sp, #60]	; 0x3c
   538c0:	str	r3, [sp, #4]
   538c4:	mov	r3, #0
   538c8:	mov	r2, r3
   538cc:	str	r3, [sp]
   538d0:	bl	2666c <fputs@plt+0x155c8>
   538d4:	mvn	r3, #5
   538d8:	mov	r1, #42	; 0x2a
   538dc:	ldr	r2, [sp, #128]	; 0x80
   538e0:	mov	r0, r4
   538e4:	str	r3, [sp, #8]
   538e8:	ldr	r3, [sp, #80]	; 0x50
   538ec:	str	r3, [sp, #4]
   538f0:	ldr	r3, [sp, #40]	; 0x28
   538f4:	str	r3, [sp]
   538f8:	ldr	r3, [sp, #148]	; 0x94
   538fc:	bl	2666c <fputs@plt+0x155c8>
   53900:	mov	r1, #1
   53904:	mov	r0, r4
   53908:	bl	18814 <fputs@plt+0x7770>
   5390c:	ldr	r3, [sp, #36]	; 0x24
   53910:	mov	r2, r8
   53914:	mov	r1, #43	; 0x2b
   53918:	mov	r0, r4
   5391c:	str	r3, [sp]
   53920:	mov	r3, r6
   53924:	bl	2654c <fputs@plt+0x154a8>
   53928:	mov	r0, r4
   5392c:	ldr	r1, [sp, #32]
   53930:	bl	14554 <fputs@plt+0x34b0>
   53934:	ldr	r3, [sp, #52]	; 0x34
   53938:	ldrb	r3, [r3]
   5393c:	cmp	r3, #9
   53940:	ldreq	r3, [sp, #28]
   53944:	beq	53ad4 <fputs@plt+0x42a30>
   53948:	ldr	r1, [sl, #48]	; 0x30
   5394c:	cmp	r1, #0
   53950:	beq	5395c <fputs@plt+0x428b8>
   53954:	ldr	r0, [sp, #44]	; 0x2c
   53958:	bl	1f4a8 <fputs@plt+0xe404>
   5395c:	ldr	r3, [sp, #28]
   53960:	str	r3, [sl, #48]	; 0x30
   53964:	str	sl, [r3, #52]	; 0x34
   53968:	ldrb	r3, [fp, #453]	; 0x1c5
   5396c:	cmp	r3, #2
   53970:	bne	53990 <fputs@plt+0x428ec>
   53974:	mov	r3, #0
   53978:	ldrb	r1, [sl, #4]
   5397c:	mov	r0, fp
   53980:	str	r3, [sp]
   53984:	ldr	r2, [sp, #84]	; 0x54
   53988:	ldr	r3, [sp, #92]	; 0x5c
   5398c:	bl	37134 <fputs@plt+0x26090>
   53990:	ldr	r5, [fp, #68]	; 0x44
   53994:	adds	r5, r5, #0
   53998:	movne	r5, #1
   5399c:	mov	r0, r5
   539a0:	add	sp, sp, #164	; 0xa4
   539a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   539a8:	ldr	r2, [r5, #4]
   539ac:	ldr	r1, [sp, #40]	; 0x28
   539b0:	cmp	r3, r1
   539b4:	blt	53a34 <fputs@plt+0x42990>
   539b8:	bne	53a0c <fputs@plt+0x42968>
   539bc:	mov	r2, #0
   539c0:	mov	r1, #132	; 0x84
   539c4:	ldr	r0, [sp, #44]	; 0x2c
   539c8:	bl	1cc70 <fputs@plt+0xbbcc>
   539cc:	subs	r2, r0, #0
   539d0:	beq	53af4 <fputs@plt+0x42a50>
   539d4:	ldr	r3, [r2, #4]
   539d8:	mov	r1, r5
   539dc:	ldr	r0, [fp]
   539e0:	orr	r3, r3, #1024	; 0x400
   539e4:	stmib	r2, {r3, r8}
   539e8:	bl	27dd0 <fputs@plt+0x16d2c>
   539ec:	subs	r5, r0, #0
   539f0:	beq	53a0c <fputs@plt+0x42968>
   539f4:	ldr	r3, [r5, #4]
   539f8:	ldr	r2, [sp, #40]	; 0x28
   539fc:	mla	r3, r7, r2, r3
   53a00:	strh	r8, [r3, #16]
   53a04:	add	r3, r2, #1
   53a08:	str	r3, [sp, #40]	; 0x28
   53a0c:	add	r8, r8, #1
   53a10:	ldr	r3, [sp, #44]	; 0x2c
   53a14:	ldrb	r3, [r3, #69]	; 0x45
   53a18:	cmp	r3, #0
   53a1c:	bne	533b8 <fputs@plt+0x42314>
   53a20:	ldr	r2, [sl]
   53a24:	ldr	r2, [r2]
   53a28:	cmp	r8, r2
   53a2c:	ble	539a8 <fputs@plt+0x42904>
   53a30:	b	533b8 <fputs@plt+0x42314>
   53a34:	ldrh	r1, [r2, #16]
   53a38:	cmp	r1, r8
   53a3c:	beq	53a0c <fputs@plt+0x42968>
   53a40:	add	r3, r3, #1
   53a44:	add	r2, r2, #20
   53a48:	b	539ac <fputs@plt+0x42908>
   53a4c:	ldrh	r1, [r2, #16]
   53a50:	add	r2, r2, #20
   53a54:	ldr	r0, [sp, #60]	; 0x3c
   53a58:	sub	r1, r1, #1
   53a5c:	str	r1, [r0, r3, lsl #2]
   53a60:	add	r3, r3, #1
   53a64:	b	533f4 <fputs@plt+0x42350>
   53a68:	mov	r2, r5
   53a6c:	mov	r1, sl
   53a70:	mov	r0, fp
   53a74:	bl	3372c <fputs@plt+0x22688>
   53a78:	ldr	r3, [r6, #16]
   53a7c:	str	r0, [r8], #4
   53a80:	strb	r9, [r3, r5]
   53a84:	add	r5, r5, #1
   53a88:	cmp	r7, r5
   53a8c:	bgt	53a68 <fputs@plt+0x429c4>
   53a90:	b	53498 <fputs@plt+0x423f4>
   53a94:	mov	r3, r8
   53a98:	mov	r1, #14
   53a9c:	ldr	r2, [sp, #72]	; 0x48
   53aa0:	mov	r0, r4
   53aa4:	bl	26ab4 <fputs@plt+0x15a10>
   53aa8:	mov	r9, r0
   53aac:	mov	r2, r7
   53ab0:	ldr	r3, [sp, #32]
   53ab4:	mov	r1, #18
   53ab8:	mov	r0, r4
   53abc:	bl	26ab4 <fputs@plt+0x15a10>
   53ac0:	mov	r1, r9
   53ac4:	mov	r0, r4
   53ac8:	bl	26c6c <fputs@plt+0x15bc8>
   53acc:	b	537ac <fputs@plt+0x42708>
   53ad0:	mov	r3, r2
   53ad4:	ldr	r2, [r3, #48]	; 0x30
   53ad8:	cmp	r2, #0
   53adc:	bne	53ad0 <fputs@plt+0x42a2c>
   53ae0:	mov	r0, fp
   53ae4:	ldr	r2, [r3]
   53ae8:	ldr	r1, [r3, #28]
   53aec:	bl	36a6c <fputs@plt+0x259c8>
   53af0:	b	53948 <fputs@plt+0x428a4>
   53af4:	mov	r5, #7
   53af8:	b	5399c <fputs@plt+0x428f8>
   53afc:	ldrb	r3, [sl, #4]
   53b00:	cmp	r3, #116	; 0x74
   53b04:	beq	53d18 <fputs@plt+0x42c74>
   53b08:	cmp	r3, #117	; 0x75
   53b0c:	beq	53b18 <fputs@plt+0x42a74>
   53b10:	cmp	r3, #115	; 0x73
   53b14:	bne	53e80 <fputs@plt+0x42ddc>
   53b18:	ldrb	r3, [sp, #100]	; 0x64
   53b1c:	cmp	r3, #1
   53b20:	ldreq	r6, [sp, #104]	; 0x68
   53b24:	beq	53b68 <fputs@plt+0x42ac4>
   53b28:	mov	r1, #57	; 0x39
   53b2c:	mov	r0, r8
   53b30:	ldr	r6, [fp, #72]	; 0x48
   53b34:	add	r3, r6, #1
   53b38:	mov	r2, r6
   53b3c:	str	r3, [fp, #72]	; 0x48
   53b40:	mov	r3, #0
   53b44:	bl	26ab4 <fputs@plt+0x15a10>
   53b48:	mov	r3, sl
   53b4c:	str	r0, [sl, #20]
   53b50:	ldr	r2, [r3, #52]	; 0x34
   53b54:	cmp	r2, #0
   53b58:	bne	53e3c <fputs@plt+0x42d98>
   53b5c:	ldr	r2, [r3, #8]
   53b60:	orr	r2, r2, #16
   53b64:	str	r2, [r3, #8]
   53b68:	mov	r3, #1
   53b6c:	mov	r9, #0
   53b70:	add	r2, sp, #140	; 0x8c
   53b74:	mov	r1, r7
   53b78:	strh	r3, [sp, #140]	; 0x8c
   53b7c:	mov	r0, fp
   53b80:	ldr	r3, [fp, #472]	; 0x1d8
   53b84:	str	r3, [sp, #32]
   53b88:	str	r6, [sp, #144]	; 0x90
   53b8c:	str	r9, [sp, #148]	; 0x94
   53b90:	str	r9, [sp, #152]	; 0x98
   53b94:	bl	49050 <fputs@plt+0x37fac>
   53b98:	subs	r5, r0, #0
   53b9c:	bne	52e80 <fputs@plt+0x41ddc>
   53ba0:	ldrb	r3, [sl, #4]
   53ba4:	mov	r1, sl
   53ba8:	mov	r0, fp
   53bac:	str	r5, [sl, #48]	; 0x30
   53bb0:	ldr	r2, [sl, #56]	; 0x38
   53bb4:	str	r5, [sl, #56]	; 0x38
   53bb8:	cmp	r3, #117	; 0x75
   53bbc:	moveq	r3, #2
   53bc0:	movne	r3, #1
   53bc4:	str	r2, [sp, #40]	; 0x28
   53bc8:	ldr	r2, [sl, #60]	; 0x3c
   53bcc:	strb	r3, [sp, #140]	; 0x8c
   53bd0:	ldr	r3, [fp, #472]	; 0x1d8
   53bd4:	str	r5, [sl, #60]	; 0x3c
   53bd8:	str	r2, [sp, #44]	; 0x2c
   53bdc:	add	r2, sp, #140	; 0x8c
   53be0:	str	r3, [sp, #36]	; 0x24
   53be4:	bl	49050 <fputs@plt+0x37fac>
   53be8:	mov	r5, r0
   53bec:	ldr	r0, [sp, #28]
   53bf0:	ldr	r1, [sl, #44]	; 0x2c
   53bf4:	bl	1f534 <fputs@plt+0xe490>
   53bf8:	ldrb	r3, [sl, #4]
   53bfc:	str	r9, [sl, #44]	; 0x2c
   53c00:	ldr	r4, [sl, #48]	; 0x30
   53c04:	str	r7, [sl, #48]	; 0x30
   53c08:	cmp	r3, #115	; 0x73
   53c0c:	bne	53c20 <fputs@plt+0x42b7c>
   53c10:	ldrsh	r1, [r7, #6]
   53c14:	ldrsh	r0, [sl, #6]
   53c18:	bl	17ce4 <fputs@plt+0x6c40>
   53c1c:	strh	r0, [sl, #6]
   53c20:	ldr	r0, [sp, #28]
   53c24:	ldr	r1, [sl, #56]	; 0x38
   53c28:	bl	1f4b0 <fputs@plt+0xe40c>
   53c2c:	ldr	r3, [sp, #40]	; 0x28
   53c30:	str	r3, [sl, #56]	; 0x38
   53c34:	ldr	r3, [sp, #44]	; 0x2c
   53c38:	str	r3, [sl, #60]	; 0x3c
   53c3c:	mov	r3, #0
   53c40:	str	r3, [sl, #12]
   53c44:	str	r3, [sl, #16]
   53c48:	ldrb	r3, [sp, #100]	; 0x64
   53c4c:	cmp	r3, #1
   53c50:	beq	53284 <fputs@plt+0x421e0>
   53c54:	cmp	r3, #9
   53c58:	moveq	r3, sl
   53c5c:	beq	53e60 <fputs@plt+0x42dbc>
   53c60:	ldr	r0, [r8, #24]
   53c64:	mov	r9, #0
   53c68:	bl	2644c <fputs@plt+0x153a8>
   53c6c:	mov	r7, r0
   53c70:	ldr	r0, [r8, #24]
   53c74:	bl	2644c <fputs@plt+0x153a8>
   53c78:	mov	r2, r7
   53c7c:	mov	r1, sl
   53c80:	str	r0, [sp, #40]	; 0x28
   53c84:	mov	r0, fp
   53c88:	bl	4c510 <fputs@plt+0x3b46c>
   53c8c:	mov	r3, r7
   53c90:	mov	r2, r6
   53c94:	mov	r1, #108	; 0x6c
   53c98:	mov	r0, r8
   53c9c:	bl	26ab4 <fputs@plt+0x15a10>
   53ca0:	ldr	r3, [r8, #32]
   53ca4:	mov	r1, sl
   53ca8:	mov	r0, fp
   53cac:	str	r9, [sp]
   53cb0:	str	r9, [sp, #4]
   53cb4:	str	r7, [sp, #16]
   53cb8:	str	r3, [sp, #44]	; 0x2c
   53cbc:	ldr	r3, [sp, #40]	; 0x28
   53cc0:	str	r3, [sp, #12]
   53cc4:	add	r3, sp, #100	; 0x64
   53cc8:	str	r3, [sp, #8]
   53ccc:	mov	r3, r6
   53cd0:	ldr	r2, [sl]
   53cd4:	bl	4cf30 <fputs@plt+0x3be8c>
   53cd8:	mov	r0, r8
   53cdc:	ldr	r1, [sp, #40]	; 0x28
   53ce0:	bl	14554 <fputs@plt+0x34b0>
   53ce4:	mov	r2, r6
   53ce8:	mov	r1, #7
   53cec:	ldr	r3, [sp, #44]	; 0x2c
   53cf0:	bl	26ab4 <fputs@plt+0x15a10>
   53cf4:	mov	r1, r7
   53cf8:	mov	r0, r8
   53cfc:	bl	14554 <fputs@plt+0x34b0>
   53d00:	mov	r3, r9
   53d04:	mov	r2, r6
   53d08:	mov	r1, #61	; 0x3d
   53d0c:	mov	r0, r8
   53d10:	bl	26ab4 <fputs@plt+0x15a10>
   53d14:	b	53284 <fputs@plt+0x421e0>
   53d18:	ldr	r3, [sl, #12]
   53d1c:	add	r2, sp, #100	; 0x64
   53d20:	mov	r1, r7
   53d24:	mov	r0, fp
   53d28:	str	r3, [r7, #12]
   53d2c:	ldr	r3, [sl, #16]
   53d30:	str	r3, [r7, #16]
   53d34:	ldr	r3, [sl, #56]	; 0x38
   53d38:	str	r3, [r7, #56]	; 0x38
   53d3c:	ldr	r3, [sl, #60]	; 0x3c
   53d40:	str	r3, [r7, #60]	; 0x3c
   53d44:	ldr	r3, [fp, #472]	; 0x1d8
   53d48:	str	r3, [sp, #32]
   53d4c:	bl	49050 <fputs@plt+0x37fac>
   53d50:	subs	r5, r0, #0
   53d54:	str	r4, [sl, #56]	; 0x38
   53d58:	str	r4, [sl, #60]	; 0x3c
   53d5c:	bne	52e80 <fputs@plt+0x41ddc>
   53d60:	ldr	r6, [r7, #12]
   53d64:	ldr	r3, [r7, #16]
   53d68:	cmp	r6, #0
   53d6c:	str	r6, [sl, #12]
   53d70:	str	r5, [sl, #48]	; 0x30
   53d74:	str	r3, [sl, #16]
   53d78:	beq	53db4 <fputs@plt+0x42d10>
   53d7c:	mov	r2, r6
   53d80:	mov	r1, #46	; 0x2e
   53d84:	mov	r0, r8
   53d88:	bl	26a50 <fputs@plt+0x159ac>
   53d8c:	ldr	r3, [sl, #16]
   53d90:	mov	r6, r0
   53d94:	cmp	r3, #0
   53d98:	beq	53db4 <fputs@plt+0x42d10>
   53d9c:	mov	r1, #139	; 0x8b
   53da0:	mov	r0, r8
   53da4:	str	r3, [sp]
   53da8:	add	r3, r3, #1
   53dac:	ldr	r2, [sl, #12]
   53db0:	bl	2654c <fputs@plt+0x154a8>
   53db4:	ldr	r3, [fp, #472]	; 0x1d8
   53db8:	add	r2, sp, #100	; 0x64
   53dbc:	mov	r1, sl
   53dc0:	mov	r0, fp
   53dc4:	str	r3, [sp, #36]	; 0x24
   53dc8:	bl	49050 <fputs@plt+0x37fac>
   53dcc:	mov	r5, r0
   53dd0:	ldrsh	r1, [r7, #6]
   53dd4:	ldrsh	r0, [sl, #6]
   53dd8:	ldr	r4, [sl, #48]	; 0x30
   53ddc:	str	r7, [sl, #48]	; 0x30
   53de0:	bl	17ce4 <fputs@plt+0x6c40>
   53de4:	strh	r0, [sl, #6]
   53de8:	ldr	r0, [r7, #56]	; 0x38
   53dec:	cmp	r0, #0
   53df0:	beq	53e24 <fputs@plt+0x42d80>
   53df4:	add	r1, sp, #140	; 0x8c
   53df8:	bl	18fe4 <fputs@plt+0x7f40>
   53dfc:	cmp	r0, #0
   53e00:	beq	53e24 <fputs@plt+0x42d80>
   53e04:	ldr	r0, [sp, #140]	; 0x8c
   53e08:	cmp	r0, #0
   53e0c:	ble	53e24 <fputs@plt+0x42d80>
   53e10:	asr	r1, r0, #31
   53e14:	bl	13068 <fputs@plt+0x1fc4>
   53e18:	ldrsh	r3, [sl, #6]
   53e1c:	cmp	r3, r0
   53e20:	strhgt	r0, [sl, #6]
   53e24:	cmp	r6, #0
   53e28:	beq	53284 <fputs@plt+0x421e0>
   53e2c:	mov	r1, r6
   53e30:	mov	r0, r8
   53e34:	bl	1b664 <fputs@plt+0xa5c0>
   53e38:	b	53284 <fputs@plt+0x421e0>
   53e3c:	mov	r3, r2
   53e40:	b	53b50 <fputs@plt+0x42aac>
   53e44:	andeq	r6, r7, r7, lsr #8
   53e48:	muleq	r7, r0, r4
   53e4c:			; <UNDEFINED> instruction: 0x000756bc
   53e50:	andeq	r6, r7, r7, asr r4
   53e54:	andeq	r6, r7, r4, lsl #9
   53e58:	andeq	r5, r7, lr, ror #13
   53e5c:	mov	r3, r2
   53e60:	ldr	r2, [r3, #48]	; 0x30
   53e64:	cmp	r2, #0
   53e68:	bne	53e5c <fputs@plt+0x42db8>
   53e6c:	mov	r0, fp
   53e70:	ldr	r2, [r3]
   53e74:	ldr	r1, [r3, #28]
   53e78:	bl	36a6c <fputs@plt+0x259c8>
   53e7c:	b	53c60 <fputs@plt+0x42bbc>
   53e80:	ldr	r6, [fp, #72]	; 0x48
   53e84:	mov	r1, #57	; 0x39
   53e88:	mov	r0, r8
   53e8c:	add	r3, r6, #2
   53e90:	mov	r2, r6
   53e94:	str	r3, [fp, #72]	; 0x48
   53e98:	mov	r3, r4
   53e9c:	bl	26ab4 <fputs@plt+0x15a10>
   53ea0:	mov	r3, sl
   53ea4:	str	r0, [sl, #20]
   53ea8:	ldr	r4, [r3, #52]	; 0x34
   53eac:	cmp	r4, #0
   53eb0:	bne	5408c <fputs@plt+0x42fe8>
   53eb4:	ldr	r2, [r3, #8]
   53eb8:	mov	r1, r7
   53ebc:	mov	r0, fp
   53ec0:	orr	r2, r2, #16
   53ec4:	str	r2, [r3, #8]
   53ec8:	mov	r3, #1
   53ecc:	add	r2, sp, #140	; 0x8c
   53ed0:	strh	r3, [sp, #140]	; 0x8c
   53ed4:	ldr	r3, [fp, #472]	; 0x1d8
   53ed8:	str	r6, [sp, #144]	; 0x90
   53edc:	str	r4, [sp, #148]	; 0x94
   53ee0:	str	r4, [sp, #152]	; 0x98
   53ee4:	str	r3, [sp, #32]
   53ee8:	bl	49050 <fputs@plt+0x37fac>
   53eec:	subs	r5, r0, #0
   53ef0:	bne	52e80 <fputs@plt+0x41ddc>
   53ef4:	add	r3, r6, #1
   53ef8:	add	r2, r6, #1
   53efc:	mov	r1, #57	; 0x39
   53f00:	mov	r0, r8
   53f04:	str	r3, [sp, #48]	; 0x30
   53f08:	mov	r3, r5
   53f0c:	bl	26ab4 <fputs@plt+0x15a10>
   53f10:	add	r2, sp, #140	; 0x8c
   53f14:	mov	r1, sl
   53f18:	str	r0, [sl, #24]
   53f1c:	ldr	r3, [sl, #60]	; 0x3c
   53f20:	mov	r0, fp
   53f24:	str	r5, [sl, #48]	; 0x30
   53f28:	str	r5, [sl, #60]	; 0x3c
   53f2c:	ldr	r9, [sl, #56]	; 0x38
   53f30:	str	r5, [sl, #56]	; 0x38
   53f34:	str	r3, [sp, #40]	; 0x28
   53f38:	add	r3, r6, #1
   53f3c:	str	r3, [sp, #144]	; 0x90
   53f40:	ldr	r3, [fp, #472]	; 0x1d8
   53f44:	str	r3, [sp, #36]	; 0x24
   53f48:	bl	49050 <fputs@plt+0x37fac>
   53f4c:	ldrsh	r3, [r7, #6]
   53f50:	mov	r5, r0
   53f54:	ldrsh	r2, [sl, #6]
   53f58:	ldr	r0, [sp, #28]
   53f5c:	ldr	r4, [sl, #48]	; 0x30
   53f60:	cmp	r2, r3
   53f64:	str	r7, [sl, #48]	; 0x30
   53f68:	ldr	r1, [sl, #56]	; 0x38
   53f6c:	strhgt	r3, [sl, #6]
   53f70:	bl	1f4b0 <fputs@plt+0xe40c>
   53f74:	ldr	r3, [sp, #40]	; 0x28
   53f78:	str	r9, [sl, #56]	; 0x38
   53f7c:	str	r3, [sl, #60]	; 0x3c
   53f80:	ldrb	r3, [sp, #100]	; 0x64
   53f84:	cmp	r3, #9
   53f88:	moveq	r3, sl
   53f8c:	beq	54098 <fputs@plt+0x42ff4>
   53f90:	ldr	r0, [r8, #24]
   53f94:	mov	r7, #0
   53f98:	bl	2644c <fputs@plt+0x153a8>
   53f9c:	mov	r9, r0
   53fa0:	ldr	r0, [r8, #24]
   53fa4:	bl	2644c <fputs@plt+0x153a8>
   53fa8:	mov	r2, r9
   53fac:	mov	r1, sl
   53fb0:	str	r0, [sp, #40]	; 0x28
   53fb4:	mov	r0, fp
   53fb8:	bl	4c510 <fputs@plt+0x3b46c>
   53fbc:	mov	r3, r9
   53fc0:	mov	r2, r6
   53fc4:	mov	r1, #108	; 0x6c
   53fc8:	mov	r0, r8
   53fcc:	bl	26ab4 <fputs@plt+0x15a10>
   53fd0:	mov	r0, fp
   53fd4:	bl	149d0 <fputs@plt+0x392c>
   53fd8:	mov	r3, r0
   53fdc:	mov	r2, r6
   53fe0:	str	r0, [sp, #44]	; 0x2c
   53fe4:	mov	r1, #101	; 0x65
   53fe8:	mov	r0, r8
   53fec:	bl	26ab4 <fputs@plt+0x15a10>
   53ff0:	ldr	r3, [sp, #44]	; 0x2c
   53ff4:	mov	r1, #68	; 0x44
   53ff8:	ldr	r2, [sp, #48]	; 0x30
   53ffc:	stm	sp, {r3, r7}
   54000:	str	r0, [sp, #56]	; 0x38
   54004:	mov	r0, r8
   54008:	ldr	r3, [sp, #40]	; 0x28
   5400c:	bl	26634 <fputs@plt+0x15590>
   54010:	mov	r0, fp
   54014:	ldr	r1, [sp, #44]	; 0x2c
   54018:	bl	19530 <fputs@plt+0x848c>
   5401c:	ldr	r3, [sp, #40]	; 0x28
   54020:	mov	r1, sl
   54024:	mov	r0, fp
   54028:	str	r7, [sp]
   5402c:	str	r7, [sp, #4]
   54030:	str	r3, [sp, #12]
   54034:	add	r3, sp, #100	; 0x64
   54038:	str	r9, [sp, #16]
   5403c:	str	r3, [sp, #8]
   54040:	mov	r3, r6
   54044:	ldr	r2, [sl]
   54048:	bl	4cf30 <fputs@plt+0x3be8c>
   5404c:	mov	r0, r8
   54050:	ldr	r1, [sp, #40]	; 0x28
   54054:	bl	14554 <fputs@plt+0x34b0>
   54058:	mov	r2, r6
   5405c:	mov	r1, #7
   54060:	ldr	r3, [sp, #56]	; 0x38
   54064:	bl	26ab4 <fputs@plt+0x15a10>
   54068:	mov	r1, r9
   5406c:	mov	r0, r8
   54070:	bl	14554 <fputs@plt+0x34b0>
   54074:	mov	r3, r7
   54078:	mov	r1, #61	; 0x3d
   5407c:	ldr	r2, [sp, #48]	; 0x30
   54080:	bl	26ab4 <fputs@plt+0x15a10>
   54084:	mov	r3, r7
   54088:	b	53d04 <fputs@plt+0x42c60>
   5408c:	mov	r3, r4
   54090:	b	53ea8 <fputs@plt+0x42e04>
   54094:	mov	r3, r2
   54098:	ldr	r2, [r3, #48]	; 0x30
   5409c:	cmp	r2, #0
   540a0:	bne	54094 <fputs@plt+0x42ff0>
   540a4:	mov	r0, fp
   540a8:	ldr	r2, [r3]
   540ac:	ldr	r1, [r3, #28]
   540b0:	bl	36a6c <fputs@plt+0x259c8>
   540b4:	b	53f90 <fputs@plt+0x42eec>
   540b8:	mov	r2, r7
   540bc:	mov	r1, sl
   540c0:	mov	r0, fp
   540c4:	add	r7, r7, #1
   540c8:	bl	3372c <fputs@plt+0x22688>
   540cc:	cmp	r0, #0
   540d0:	str	r0, [r9]
   540d4:	add	r9, r9, #4
   540d8:	ldreq	r3, [sp, #28]
   540dc:	ldreq	r3, [r3, #8]
   540e0:	streq	r3, [r9, #-4]
   540e4:	ldr	r3, [sp, #32]
   540e8:	cmp	r7, r3
   540ec:	blt	540b8 <fputs@plt+0x43014>
   540f0:	mvn	fp, #0
   540f4:	add	r3, sl, #28
   540f8:	add	r7, sl, #20
   540fc:	str	r3, [sp, #36]	; 0x24
   54100:	b	54148 <fputs@plt+0x430a4>
   54104:	mov	r1, r9
   54108:	mov	r0, r8
   5410c:	bl	1457c <fputs@plt+0x34d8>
   54110:	ldr	r3, [sp, #32]
   54114:	mov	r2, r6
   54118:	mov	r1, r9
   5411c:	str	r3, [r0, #8]
   54120:	mov	r0, r8
   54124:	ldr	r3, [r6]
   54128:	add	r3, r3, #1
   5412c:	str	r3, [r6]
   54130:	mvn	r3, #5
   54134:	bl	22910 <fputs@plt+0x1186c>
   54138:	ldr	r3, [sp, #36]	; 0x24
   5413c:	str	fp, [r7, #-4]
   54140:	cmp	r3, r7
   54144:	beq	54154 <fputs@plt+0x430b0>
   54148:	ldr	r9, [r7], #4
   5414c:	cmp	r9, #0
   54150:	bge	54104 <fputs@plt+0x43060>
   54154:	ldr	sl, [sl, #48]	; 0x30
   54158:	cmp	sl, #0
   5415c:	bne	540f4 <fputs@plt+0x43050>
   54160:	mov	r0, r6
   54164:	bl	1b9f4 <fputs@plt+0xa950>
   54168:	b	52e80 <fputs@plt+0x41ddc>
   5416c:	mov	r4, #0
   54170:	b	52e80 <fputs@plt+0x41ddc>
   54174:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   54178:	mov	r6, r0
   5417c:	sub	sp, sp, #48	; 0x30
   54180:	mov	r4, r1
   54184:	mov	r7, r2
   54188:	mov	r8, r3
   5418c:	ldr	r5, [r0]
   54190:	ldr	r1, [r1, #64]	; 0x40
   54194:	mov	r0, r5
   54198:	bl	19670 <fputs@plt+0x85cc>
   5419c:	mov	sl, r0
   541a0:	mov	r1, r7
   541a4:	mov	r2, #0
   541a8:	mov	r0, r5
   541ac:	bl	20308 <fputs@plt+0xf264>
   541b0:	mov	r3, #0
   541b4:	mov	r9, r0
   541b8:	mov	r2, r3
   541bc:	mov	r1, r3
   541c0:	mov	r0, r5
   541c4:	bl	278f4 <fputs@plt+0x16850>
   541c8:	subs	r7, r0, #0
   541cc:	beq	541f4 <fputs@plt+0x43150>
   541d0:	mov	r0, r5
   541d4:	ldr	r1, [r4]
   541d8:	bl	1db50 <fputs@plt+0xcaac>
   541dc:	ldr	r3, [r5, #16]
   541e0:	ldr	r1, [r3, sl, lsl #4]
   541e4:	str	r0, [r7, #16]
   541e8:	mov	r0, r5
   541ec:	bl	1db50 <fputs@plt+0xcaac>
   541f0:	str	r0, [r7, #12]
   541f4:	mov	r4, #0
   541f8:	mov	r3, #65536	; 0x10000
   541fc:	mov	r2, r7
   54200:	mov	r1, r4
   54204:	mov	r0, r6
   54208:	str	r4, [sp]
   5420c:	str	r4, [sp, #4]
   54210:	str	r4, [sp, #8]
   54214:	str	r3, [sp, #12]
   54218:	mov	r3, r9
   5421c:	str	r4, [sp, #16]
   54220:	str	r4, [sp, #20]
   54224:	bl	27f84 <fputs@plt+0x16ee0>
   54228:	mov	r3, #12
   5422c:	mov	r7, r0
   54230:	add	r2, sp, #28
   54234:	mov	r1, r0
   54238:	mov	r0, r6
   5423c:	strh	r3, [sp, #28]
   54240:	str	r8, [sp, #32]
   54244:	str	r4, [sp, #36]	; 0x24
   54248:	str	r4, [sp, #40]	; 0x28
   5424c:	bl	49050 <fputs@plt+0x37fac>
   54250:	mov	r1, r7
   54254:	mov	r0, r5
   54258:	bl	1f4a8 <fputs@plt+0xe404>
   5425c:	add	sp, sp, #48	; 0x30
   54260:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   54264:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54268:	mov	r9, r0
   5426c:	ldr	sl, [r0]
   54270:	vpush	{d8-d9}
   54274:	sub	sp, sp, #484	; 0x1e4
   54278:	ldr	r3, [r0, #4]
   5427c:	str	r3, [sp, #28]
   54280:	ldrb	r3, [sl, #66]	; 0x42
   54284:	str	r3, [sp, #40]	; 0x28
   54288:	ldr	r3, [r0, #8]
   5428c:	str	r3, [sp, #24]
   54290:	ldr	r3, [sl, #32]
   54294:	str	r3, [sp, #68]	; 0x44
   54298:	ldr	r3, [sl, #36]	; 0x24
   5429c:	str	r3, [sp, #88]	; 0x58
   542a0:	bl	145f0 <fputs@plt+0x354c>
   542a4:	ldr	r3, [r9, #80]	; 0x50
   542a8:	cmp	r3, #7
   542ac:	mov	r3, #0
   542b0:	beq	5b2ec <fputs@plt+0x4a248>
   542b4:	ldr	r2, [sl, #248]	; 0xf8
   542b8:	mov	r0, #0
   542bc:	mov	r1, #0
   542c0:	str	r3, [r9, #20]
   542c4:	str	r3, [r9, #80]	; 0x50
   542c8:	strd	r0, [r9, #136]	; 0x88
   542cc:	str	r3, [sl, #388]	; 0x184
   542d0:	cmp	r2, r3
   542d4:	bne	5b2fc <fputs@plt+0x4a258>
   542d8:	ldr	r3, [sl, #304]	; 0x130
   542dc:	cmp	r3, #0
   542e0:	beq	542f8 <fputs@plt+0x43254>
   542e4:	ldr	r1, [r9, #124]	; 0x7c
   542e8:	ldr	r2, [sl, #312]	; 0x138
   542ec:	udiv	r3, r1, r2
   542f0:	mls	r3, r2, r3, r1
   542f4:	sub	r3, r2, r3
   542f8:	str	r3, [sp, #168]	; 0xa8
   542fc:	mov	r2, #20
   54300:	ldr	r3, [sp, #28]
   54304:	ldr	r4, [r9, #76]	; 0x4c
   54308:	mla	r4, r2, r4, r3
   5430c:	mov	r3, #0
   54310:	mov	fp, r3
   54314:	str	r3, [sp, #44]	; 0x2c
   54318:	str	r3, [sp, #64]	; 0x40
   5431c:	str	r3, [sp, #112]	; 0x70
   54320:	str	r3, [sp, #116]	; 0x74
   54324:	ldr	r3, [sp, #44]	; 0x2c
   54328:	ldrb	r7, [r4]
   5432c:	add	r3, r3, #1
   54330:	str	r3, [sp, #44]	; 0x2c
   54334:	cmp	r7, #158	; 0x9e
   54338:	ldrls	pc, [pc, r7, lsl #2]
   5433c:	b	5460c <fputs@plt+0x43568>
   54340:	andeq	r6, r5, r4, lsl sl
   54344:	andeq	r6, r5, ip, asr #26
   54348:	andeq	r6, r5, r0, lsr lr
   5434c:	muleq	r5, r4, r4
   54350:	andeq	r8, r5, r0, asr #11
   54354:	andeq	r8, r5, r0, asr #11
   54358:	ldrdeq	r8, [r5], -r4
   5435c:	ldrdeq	r8, [r5], -r4
   54360:	andeq	r9, r5, r0, lsr #31
   54364:	andeq	sl, r5, r0, lsr #32
   54368:	andeq	sl, r5, r4, asr #4
   5436c:	andeq	sl, r5, r4, lsl #24
   54370:	andeq	sl, r5, r8, lsl #28
   54374:	andeq	r8, r5, r4, lsl #10
   54378:			; <UNDEFINED> instruction: 0x000545bc
   5437c:	andeq	r4, r5, r4, lsl r6
   54380:	andeq	r4, r5, r4, asr #12
   54384:	andeq	r4, r5, ip, ror r6
   54388:			; <UNDEFINED> instruction: 0x000546bc
   5438c:	muleq	r5, r0, ip
   54390:	andeq	r4, r5, r0, lsl r7
   54394:	andeq	r4, r5, ip, lsr #14
   54398:			; <UNDEFINED> instruction: 0x000548b8
   5439c:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   543a0:	ldrdeq	r4, [r5], -r0
   543a4:	andeq	r4, r5, r0, lsr sl
   543a8:	andeq	r4, r5, r0, lsl #21
   543ac:	andeq	r4, r5, r4, lsr #21
   543b0:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   543b4:	andeq	r4, r5, r8, lsl fp
   543b8:	andeq	r4, r5, ip, lsr #23
   543bc:	andeq	r4, r5, r0, lsl ip
   543c0:	andeq	r4, r5, r4, lsr ip
   543c4:	andeq	r4, r5, r0, ror #24
   543c8:	andeq	r5, r5, r0, asr #6
   543cc:	andeq	r5, r5, r8, ror #6
   543d0:	andeq	r5, r5, r4, asr #7
   543d4:	andeq	r5, r5, r8, lsl #15
   543d8:	andeq	r5, r5, r0, asr #15
   543dc:	andeq	r5, r5, r0, lsr #16
   543e0:	andeq	r5, r5, ip, asr r8
   543e4:	andeq	r5, r5, r4, asr #21
   543e8:	ldrdeq	r5, [r5], -r4
   543ec:	muleq	r5, r8, fp
   543f0:	andeq	r5, r5, ip, asr #26
   543f4:	andeq	r5, r5, ip, ror #26
   543f8:	andeq	r5, r5, ip, ror #26
   543fc:	andeq	r5, r5, r0, lsl #28
   54400:	strdeq	r6, [r5], -ip
   54404:	andeq	r6, r5, r0, lsr r4
   54408:	ldrdeq	r6, [r5], -r8
   5440c:	andeq	r7, r5, r8
   54410:	andeq	r7, r5, r0, asr #32
   54414:	strheq	r7, [r5], -ip
   54418:	andeq	r7, r5, r0, ror #1
   5441c:	andeq	r7, r5, r0, ror #1
   54420:	andeq	r7, r5, r0, lsl #4
   54424:	andeq	r7, r5, r0, lsl #4
   54428:	andeq	r7, r5, r4, lsl r3
   5442c:	andeq	r7, r5, ip, ror r4
   54430:	andeq	r7, r5, r8, lsr #9
   54434:	andeq	r7, r5, r4, ror #9
   54438:	andeq	r4, r5, ip, lsl #12
   5443c:	andeq	r7, r5, ip, lsl #10
   54440:	andeq	r7, r5, ip, lsl #10
   54444:	andeq	r7, r5, ip, lsl #10
   54448:	andeq	r7, r5, ip, lsl #10
   5444c:	andeq	r7, r5, r4, lsl r7
   54450:	andeq	r7, r5, r4, lsl r7
   54454:	andeq	r7, r5, r4, lsl r7
   54458:			; <UNDEFINED> instruction: 0x000578bc
   5445c:	ldrdeq	r5, [r5], -r4
   54460:	ldrdeq	r5, [r5], -r4
   54464:	andeq	r7, r5, r0, asr #18
   54468:	andeq	r7, r5, ip, ror r9
   5446c:	andeq	r7, r5, r4, ror fp
   54470:	andeq	r5, r5, r4, asr #27
   54474:	andeq	r5, r5, r0, ror #27
   54478:	muleq	r5, ip, r8
   5447c:	muleq	r5, ip, r8
   54480:	muleq	r5, ip, r8
   54484:	muleq	r5, ip, r8
   54488:	muleq	r5, ip, r8
   5448c:	muleq	r5, ip, r8
   54490:	andeq	r7, r5, r4, ror fp
   54494:	andeq	r5, r5, r0, ror #11
   54498:	andeq	r5, r5, r0, ror #11
   5449c:	andeq	r5, r5, r0, ror #11
   544a0:	andeq	r5, r5, r0, ror #11
   544a4:	ldrdeq	r4, [r5], -ip
   544a8:	ldrdeq	r4, [r5], -ip
   544ac:	ldrdeq	r4, [r5], -ip
   544b0:	ldrdeq	r4, [r5], -ip
   544b4:	ldrdeq	r4, [r5], -ip
   544b8:	andeq	r4, r5, r4, ror #26
   544bc:	andeq	r7, r5, r0, lsl #25
   544c0:	strdeq	r5, [r5], -r0
   544c4:	andeq	r4, r5, r4, lsl r9
   544c8:	andeq	r7, r5, r8, asr #26
   544cc:	andeq	r7, r5, r4, ror #26
   544d0:	andeq	r7, r5, ip, lsr #28
   544d4:	andeq	r7, r5, r4, lsr #29
   544d8:	andeq	r7, r5, r4, lsr #29
   544dc:	andeq	r7, r5, r8, lsl #31
   544e0:	andeq	r8, r5, r0, ror r0
   544e4:	strheq	r8, [r5], -r0
   544e8:	andeq	r8, r5, r4, lsl #2
   544ec:	andeq	r8, r5, r4, lsl #2
   544f0:	andeq	r8, r5, r0, lsl r1
   544f4:	strdeq	r8, [r5], -ip
   544f8:	strdeq	r8, [r5], -ip
   544fc:	ldrdeq	r8, [r5], -ip
   54500:	andeq	r8, r5, r4, ror r9
   54504:	andeq	r8, r5, r4, ror r9
   54508:	andeq	r8, r5, ip, lsr fp
   5450c:	andeq	r8, r5, ip, lsr fp
   54510:	andeq	r8, r5, ip, lsr fp
   54514:	andeq	r8, r5, ip, lsr fp
   54518:	andeq	r8, r5, ip, lsr ip
   5451c:	andeq	r8, r5, r8, lsr pc
   54520:	andeq	r8, r5, r8, lsr #31
   54524:	andeq	r8, r5, r8, ror #31
   54528:	andeq	r8, r5, r8, ror #31
   5452c:	andeq	r9, r5, r0, asr #32
   54530:	strdeq	r9, [r5], -r0
   54534:	andeq	r9, r5, r0, lsl #2
   54538:	andeq	r9, r5, ip, lsr r1
   5453c:			; <UNDEFINED> instruction: 0x000591b8
   54540:	andeq	r9, r5, ip, lsr r2
   54544:	muleq	r5, r4, r5
   54548:	ldrdeq	r9, [r5], -ip
   5454c:			; <UNDEFINED> instruction: 0x000596b4
   54550:	andeq	r9, r5, r8, lsr #18
   54554:	strdeq	r4, [r5], -r0
   54558:	andeq	r9, r5, r8, lsr fp
   5455c:	andeq	r9, r5, ip, ror fp
   54560:	strdeq	r9, [r5], -r0
   54564:	andeq	r9, r5, ip, lsr #24
   54568:	andeq	r9, r5, r0, lsr #25
   5456c:	ldrdeq	r9, [r5], -r8
   54570:	andeq	r9, r5, r8, asr #26
   54574:	andeq	r9, r5, r8, ror #26
   54578:			; <UNDEFINED> instruction: 0x00059db0
   5457c:	andeq	r9, r5, r4, ror #27
   54580:	andeq	r9, r5, r8, lsr lr
   54584:	andeq	r9, r5, ip, asr #30
   54588:	andeq	sl, r5, r4, asr #13
   5458c:	andeq	sl, r5, r4, lsr #15
   54590:	andeq	sl, r5, r8, asr #15
   54594:			; <UNDEFINED> instruction: 0x0005a8b0
   54598:	andeq	sl, r5, ip, lsl #19
   5459c:			; <UNDEFINED> instruction: 0x0005aab4
   545a0:	andeq	sl, r5, r4, ror #22
   545a4:	andeq	sl, r5, r4, lsr #25
   545a8:	andeq	sl, r5, r4, asr sp
   545ac:			; <UNDEFINED> instruction: 0x0005adb4
   545b0:	andeq	sl, r5, r4, lsl pc
   545b4:	andeq	sl, r5, r8, asr #30
   545b8:	andeq	sl, r5, r8, lsr #31
   545bc:	ldr	r3, [r4, #4]
   545c0:	mov	r1, #40	; 0x28
   545c4:	mov	r2, #4
   545c8:	ldr	r0, [sp, #24]
   545cc:	mul	r1, r1, r3
   545d0:	ldr	r3, [sp, #24]
   545d4:	add	r3, r3, r1
   545d8:	strh	r2, [r3, #8]
   545dc:	ldr	r3, [sp, #28]
   545e0:	sub	r2, r4, r3
   545e4:	ldr	r3, [pc, #4020]	; 555a0 <fputs@plt+0x444fc>
   545e8:	asr	r2, r2, #2
   545ec:	mul	r2, r3, r2
   545f0:	asr	r3, r2, #31
   545f4:	strd	r2, [r0, r1]
   545f8:	ldr	r4, [r4, #8]
   545fc:	mov	r2, #20
   54600:	ldr	r3, [sp, #28]
   54604:	mla	r4, r2, r4, r3
   54608:	sub	r4, r4, #20
   5460c:	add	r4, r4, #20
   54610:	b	54324 <fputs@plt+0x43280>
   54614:	ldr	r2, [r4, #4]
   54618:	mov	r3, #40	; 0x28
   5461c:	mul	r3, r3, r2
   54620:	ldr	r2, [sp, #24]
   54624:	add	r1, r2, r3
   54628:	ldr	r4, [r2, r3]
   5462c:	mov	r2, #20
   54630:	ldr	r3, [sp, #28]
   54634:	mla	r4, r2, r4, r3
   54638:	mov	r3, #128	; 0x80
   5463c:	strh	r3, [r1, #8]
   54640:	b	5460c <fputs@plt+0x43568>
   54644:	ldr	r3, [r4, #4]
   54648:	mov	r1, #40	; 0x28
   5464c:	ldr	r2, [r4, #12]
   54650:	ldr	ip, [sp, #24]
   54654:	mul	r1, r1, r3
   54658:	ldr	r3, [sp, #24]
   5465c:	sub	r2, r2, #1
   54660:	add	r0, r3, r1
   54664:	asr	r3, r2, #31
   54668:	strd	r2, [ip, r1]
   5466c:	mov	r3, #4
   54670:	strh	r3, [r0, #8]
   54674:	ldr	r3, [r4, #8]
   54678:	b	55dac <fputs@plt+0x44d08>
   5467c:	ldr	r2, [r4, #4]
   54680:	mov	r3, #40	; 0x28
   54684:	ldr	r1, [sp, #24]
   54688:	ldr	r0, [sp, #28]
   5468c:	mul	r3, r3, r2
   54690:	ldr	r2, [sp, #24]
   54694:	add	r2, r2, r3
   54698:	ldr	r3, [r1, r3]
   5469c:	mov	r1, #20
   546a0:	mla	r3, r1, r3, r0
   546a4:	ldr	r4, [r3, #8]
   546a8:	mov	r3, #128	; 0x80
   546ac:	strh	r3, [r2, #8]
   546b0:	mla	r4, r1, r4, r0
   546b4:	sub	r4, r4, #20
   546b8:	b	5460c <fputs@plt+0x43568>
   546bc:	ldr	r3, [r4, #4]
   546c0:	mov	r2, #40	; 0x28
   546c4:	mov	r1, #4
   546c8:	mul	r3, r2, r3
   546cc:	ldr	r2, [sp, #24]
   546d0:	add	r2, r2, r3
   546d4:	strh	r1, [r2, #8]
   546d8:	ldr	r2, [sp, #24]
   546dc:	ldr	r1, [r2, r3]
   546e0:	ldr	r2, [sp, #28]
   546e4:	sub	r4, r4, r2
   546e8:	ldr	r2, [pc, #3760]	; 555a0 <fputs@plt+0x444fc>
   546ec:	asr	r4, r4, #2
   546f0:	mul	r4, r2, r4
   546f4:	ldr	r2, [sp, #24]
   546f8:	asr	r5, r4, #31
   546fc:	strd	r4, [r2, r3]
   54700:	mov	r4, #20
   54704:	ldr	r3, [sp, #28]
   54708:	mla	r4, r4, r1, r3
   5470c:	b	5460c <fputs@plt+0x43568>
   54710:	ldr	r3, [r4, #12]
   54714:	mov	r2, #40	; 0x28
   54718:	ldr	r1, [sp, #24]
   5471c:	mla	r3, r2, r3, r1
   54720:	ldrh	r3, [r3, #8]
   54724:	tst	r3, #1
   54728:	beq	5460c <fputs@plt+0x43568>
   5472c:	ldr	r3, [r4, #4]
   54730:	cmp	r3, #0
   54734:	bne	547c0 <fputs@plt+0x4371c>
   54738:	ldr	r0, [r9, #176]	; 0xb0
   5473c:	cmp	r0, #0
   54740:	beq	547c0 <fputs@plt+0x4371c>
   54744:	ldr	r3, [r0, #4]
   54748:	ldr	r2, [r9, #92]	; 0x5c
   5474c:	str	r3, [r9, #176]	; 0xb0
   54750:	ldr	r3, [r9, #184]	; 0xb8
   54754:	sub	r3, r3, #1
   54758:	str	r3, [r9, #184]	; 0xb8
   5475c:	ldr	r3, [sl, #88]	; 0x58
   54760:	str	r2, [sl, #84]	; 0x54
   54764:	add	r3, r3, r2
   54768:	str	r3, [sl, #88]	; 0x58
   5476c:	bl	44fdc <fputs@plt+0x33f38>
   54770:	ldr	r3, [sl, #32]
   54774:	str	r3, [sp, #68]	; 0x44
   54778:	ldr	r3, [sl, #36]	; 0x24
   5477c:	str	r3, [sp, #88]	; 0x58
   54780:	ldr	r3, [r4, #8]
   54784:	cmp	r3, #4
   54788:	bne	547a0 <fputs@plt+0x436fc>
   5478c:	ldr	r3, [r9, #4]
   54790:	mov	r2, #20
   54794:	mla	r0, r2, r0, r3
   54798:	ldr	r0, [r0, #8]
   5479c:	sub	r0, r0, #1
   547a0:	ldr	r3, [r9, #4]
   547a4:	mov	r4, #20
   547a8:	str	r3, [sp, #28]
   547ac:	ldr	r3, [r9, #8]
   547b0:	str	r3, [sp, #24]
   547b4:	ldr	r3, [sp, #28]
   547b8:	mla	r4, r4, r0, r3
   547bc:	b	5460c <fputs@plt+0x43568>
   547c0:	ldr	r2, [sp, #28]
   547c4:	cmp	r3, #0
   547c8:	sub	r5, r4, r2
   547cc:	asr	r2, r5, #2
   547d0:	ldr	r5, [pc, #3528]	; 555a0 <fputs@plt+0x444fc>
   547d4:	mul	r5, r5, r2
   547d8:	ldr	r2, [r4, #8]
   547dc:	str	r5, [r9, #76]	; 0x4c
   547e0:	str	r3, [r9, #80]	; 0x50
   547e4:	strb	r2, [r9, #86]	; 0x56
   547e8:	beq	54840 <fputs@plt+0x4379c>
   547ec:	ldrb	r1, [r4, #3]
   547f0:	ldr	r3, [r4, #16]
   547f4:	cmp	r1, #0
   547f8:	beq	5485c <fputs@plt+0x437b8>
   547fc:	ldr	r2, [pc, #3528]	; 555cc <fputs@plt+0x44528>
   54800:	add	r2, r2, r1, lsl #2
   54804:	ldr	r2, [r2, #3964]	; 0xf7c
   54808:	cmp	r2, #0
   5480c:	beq	5485c <fputs@plt+0x437b8>
   54810:	cmp	r3, #0
   54814:	beq	54868 <fputs@plt+0x437c4>
   54818:	ldr	r1, [pc, #3460]	; 555a4 <fputs@plt+0x44500>
   5481c:	mov	r0, r9
   54820:	bl	365a8 <fputs@plt+0x25504>
   54824:	ldr	r3, [r9, #44]	; 0x2c
   54828:	mov	r2, r5
   5482c:	ldr	r1, [pc, #3444]	; 555a8 <fputs@plt+0x44504>
   54830:	str	r3, [sp]
   54834:	ldr	r0, [r4, #4]
   54838:	ldr	r3, [r9, #168]	; 0xa8
   5483c:	bl	2bc28 <fputs@plt+0x1ab84>
   54840:	mov	r0, r9
   54844:	bl	453e8 <fputs@plt+0x34344>
   54848:	cmp	r0, #5
   5484c:	mov	fp, r0
   54850:	bne	54878 <fputs@plt+0x437d4>
   54854:	str	fp, [r9, #80]	; 0x50
   54858:	b	54888 <fputs@plt+0x437e4>
   5485c:	subs	r2, r3, #0
   54860:	ldrne	r1, [pc, #3396]	; 555ac <fputs@plt+0x44508>
   54864:	bne	5486c <fputs@plt+0x437c8>
   54868:	ldr	r1, [pc, #3392]	; 555b0 <fputs@plt+0x4450c>
   5486c:	mov	r0, r9
   54870:	bl	365a8 <fputs@plt+0x25504>
   54874:	b	54824 <fputs@plt+0x43780>
   54878:	ldr	r3, [r9, #80]	; 0x50
   5487c:	cmp	r3, #0
   54880:	movne	fp, #1
   54884:	moveq	fp, #101	; 0x65
   54888:	ldr	r2, [sp, #44]	; 0x2c
   5488c:	mov	r0, fp
   54890:	ldr	r3, [sp, #68]	; 0x44
   54894:	str	r3, [sl, #32]
   54898:	ldr	r3, [sp, #88]	; 0x58
   5489c:	str	r3, [sl, #36]	; 0x24
   548a0:	ldr	r3, [r9, #124]	; 0x7c
   548a4:	add	r3, r3, r2
   548a8:	str	r3, [r9, #124]	; 0x7c
   548ac:	add	sp, sp, #484	; 0x1e4
   548b0:	vpop	{d8-d9}
   548b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   548b8:	ldr	r1, [r4, #8]
   548bc:	ldr	r0, [r9, #8]
   548c0:	bl	1bfec <fputs@plt+0xaf48>
   548c4:	ldr	r2, [r4, #4]
   548c8:	asr	r3, r2, #31
   548cc:	strd	r2, [r0]
   548d0:	b	5460c <fputs@plt+0x43568>
   548d4:	ldr	r1, [r4, #8]
   548d8:	ldr	r0, [r9, #8]
   548dc:	bl	1bfec <fputs@plt+0xaf48>
   548e0:	ldr	r3, [r4, #16]
   548e4:	ldrd	r2, [r3]
   548e8:	strd	r2, [r0]
   548ec:	b	5460c <fputs@plt+0x43568>
   548f0:	ldr	r1, [r4, #8]
   548f4:	ldr	r0, [r9, #8]
   548f8:	bl	1bfec <fputs@plt+0xaf48>
   548fc:	mov	r3, #8
   54900:	strh	r3, [r0, #8]
   54904:	ldr	r3, [r4, #16]
   54908:	ldrd	r2, [r3]
   5490c:	strd	r2, [r0]
   54910:	b	5460c <fputs@plt+0x43568>
   54914:	ldr	r1, [r4, #8]
   54918:	ldr	r0, [r9, #8]
   5491c:	bl	1bfec <fputs@plt+0xaf48>
   54920:	ldr	r6, [r4, #16]
   54924:	mov	r3, #24
   54928:	mov	r5, r0
   5492c:	strb	r3, [r4]
   54930:	mov	r0, r6
   54934:	bl	15c88 <fputs@plt+0x4be4>
   54938:	ldr	r3, [sp, #40]	; 0x28
   5493c:	str	r0, [r4, #4]
   54940:	cmp	r3, #1
   54944:	beq	549c0 <fputs@plt+0x4391c>
   54948:	mov	r3, #0
   5494c:	mvn	r2, #0
   54950:	mov	r1, r6
   54954:	mov	r0, r5
   54958:	str	r3, [sp]
   5495c:	mov	r3, #1
   54960:	bl	25040 <fputs@plt+0x13f9c>
   54964:	cmp	r0, #0
   54968:	bne	54e20 <fputs@plt+0x43d7c>
   5496c:	mov	r0, r5
   54970:	ldr	r1, [sp, #40]	; 0x28
   54974:	bl	26140 <fputs@plt+0x1509c>
   54978:	subs	fp, r0, #0
   5497c:	bne	54b94 <fputs@plt+0x43af0>
   54980:	ldrh	r3, [r5, #8]
   54984:	str	fp, [r5, #24]
   54988:	orr	r3, r3, #2048	; 0x800
   5498c:	strh	r3, [r5, #8]
   54990:	ldrsb	r3, [r4, #1]
   54994:	cmn	r3, #1
   54998:	bne	549a8 <fputs@plt+0x43904>
   5499c:	mov	r0, sl
   549a0:	ldr	r1, [r4, #16]
   549a4:	bl	1b744 <fputs@plt+0xa6a0>
   549a8:	mvn	r3, #0
   549ac:	strb	r3, [r4, #1]
   549b0:	ldr	r3, [r5, #16]
   549b4:	str	r3, [r4, #16]
   549b8:	ldr	r3, [r5, #12]
   549bc:	str	r3, [r4, #4]
   549c0:	ldr	r2, [r4, #4]
   549c4:	ldr	r3, [sl, #92]	; 0x5c
   549c8:	cmp	r2, r3
   549cc:	bgt	54e20 <fputs@plt+0x43d7c>
   549d0:	ldr	r1, [r4, #8]
   549d4:	ldr	r0, [r9, #8]
   549d8:	bl	1bfec <fputs@plt+0xaf48>
   549dc:	movw	r3, #2562	; 0xa02
   549e0:	strh	r3, [r0, #8]
   549e4:	ldr	r3, [r4, #16]
   549e8:	str	r3, [r0, #16]
   549ec:	ldr	r3, [r4, #4]
   549f0:	str	r3, [r0, #12]
   549f4:	ldr	r3, [sp, #40]	; 0x28
   549f8:	strb	r3, [r0, #10]
   549fc:	ldrb	r3, [r4, #3]
   54a00:	cmp	r3, #0
   54a04:	beq	5460c <fputs@plt+0x43568>
   54a08:	ldr	r2, [r4, #12]
   54a0c:	mov	r3, #40	; 0x28
   54a10:	mul	r3, r3, r2
   54a14:	ldr	r2, [sp, #24]
   54a18:	add	r2, r2, r3
   54a1c:	ldrd	r2, [r2]
   54a20:	orrs	r3, r2, r3
   54a24:	movne	r3, #2576	; 0xa10
   54a28:	strhne	r3, [r0, #8]
   54a2c:	b	5460c <fputs@plt+0x43568>
   54a30:	ldr	r1, [r4, #8]
   54a34:	movw	r7, #257	; 0x101
   54a38:	ldr	r0, [r9, #8]
   54a3c:	bl	1bfec <fputs@plt+0xaf48>
   54a40:	ldr	r3, [r4, #8]
   54a44:	mov	r6, r0
   54a48:	ldr	r5, [r4, #12]
   54a4c:	sub	r5, r5, r3
   54a50:	ldr	r3, [r4, #4]
   54a54:	cmp	r3, #0
   54a58:	moveq	r7, #1
   54a5c:	strh	r7, [r0, #8]
   54a60:	cmp	r5, #0
   54a64:	ble	5460c <fputs@plt+0x43568>
   54a68:	add	r6, r6, #40	; 0x28
   54a6c:	sub	r5, r5, #1
   54a70:	mov	r0, r6
   54a74:	bl	1be4c <fputs@plt+0xada8>
   54a78:	strh	r7, [r6, #8]
   54a7c:	b	54a60 <fputs@plt+0x439bc>
   54a80:	ldr	r2, [r4, #4]
   54a84:	mov	r3, #40	; 0x28
   54a88:	ldr	r1, [sp, #24]
   54a8c:	mla	r2, r3, r2, r1
   54a90:	ldrh	r3, [r2, #8]
   54a94:	bic	r3, r3, #128	; 0x80
   54a98:	orr	r3, r3, #1
   54a9c:	strh	r3, [r2, #8]
   54aa0:	b	5460c <fputs@plt+0x43568>
   54aa4:	ldr	r1, [r4, #8]
   54aa8:	ldr	r0, [r9, #8]
   54aac:	bl	1bfec <fputs@plt+0xaf48>
   54ab0:	mov	r3, #0
   54ab4:	mov	r5, r0
   54ab8:	str	r3, [sp]
   54abc:	ldr	r2, [r4, #4]
   54ac0:	ldr	r1, [r4, #16]
   54ac4:	bl	25040 <fputs@plt+0x13f9c>
   54ac8:	ldr	r3, [sp, #40]	; 0x28
   54acc:	strb	r3, [r5, #10]
   54ad0:	b	5460c <fputs@plt+0x43568>
   54ad4:	ldr	r3, [r4, #4]
   54ad8:	mov	r5, #40	; 0x28
   54adc:	mul	r5, r5, r3
   54ae0:	sub	r3, r5, #40	; 0x28
   54ae4:	ldr	r5, [r9, #60]	; 0x3c
   54ae8:	add	r5, r5, r3
   54aec:	mov	r0, r5
   54af0:	bl	14518 <fputs@plt+0x3474>
   54af4:	cmp	r0, #0
   54af8:	bne	54e20 <fputs@plt+0x43d7c>
   54afc:	ldr	r1, [r4, #8]
   54b00:	ldr	r0, [r9, #8]
   54b04:	bl	1bfec <fputs@plt+0xaf48>
   54b08:	mov	r2, #2048	; 0x800
   54b0c:	mov	r1, r5
   54b10:	bl	1c03c <fputs@plt+0xaf98>
   54b14:	b	5460c <fputs@plt+0x43568>
   54b18:	ldmib	r4, {r2, r8}
   54b1c:	mov	r3, #40	; 0x28
   54b20:	mov	r7, #0
   54b24:	ldr	r1, [sp, #24]
   54b28:	ldr	r5, [r4, #12]
   54b2c:	mla	r6, r3, r2, r1
   54b30:	mla	r8, r3, r8, r1
   54b34:	mov	r0, r8
   54b38:	bl	1c0e8 <fputs@plt+0xb044>
   54b3c:	mov	r3, r6
   54b40:	mov	r2, r8
   54b44:	add	r1, r6, #40	; 0x28
   54b48:	ldr	r0, [r3], #4
   54b4c:	cmp	r3, r1
   54b50:	str	r0, [r2], #4
   54b54:	bne	54b48 <fputs@plt+0x43aa4>
   54b58:	mov	r3, #1
   54b5c:	strh	r3, [r6, #8]
   54b60:	ldrh	r3, [r8, #8]
   54b64:	str	r7, [r6, #24]
   54b68:	tst	r3, #4096	; 0x1000
   54b6c:	bne	54b84 <fputs@plt+0x43ae0>
   54b70:	subs	r5, r5, #1
   54b74:	add	r6, r6, #40	; 0x28
   54b78:	add	r8, r8, #40	; 0x28
   54b7c:	bne	54b34 <fputs@plt+0x43a90>
   54b80:	b	5460c <fputs@plt+0x43568>
   54b84:	mov	r0, r8
   54b88:	bl	24fa8 <fputs@plt+0x13f04>
   54b8c:	cmp	r0, #0
   54b90:	beq	54b70 <fputs@plt+0x43acc>
   54b94:	mov	r0, sl
   54b98:	bl	179f4 <fputs@plt+0x6950>
   54b9c:	ldr	r1, [pc, #2576]	; 555b4 <fputs@plt+0x44510>
   54ba0:	mov	r0, r9
   54ba4:	bl	365a8 <fputs@plt+0x25504>
   54ba8:	b	57db0 <fputs@plt+0x46d0c>
   54bac:	ldr	r6, [r4, #4]
   54bb0:	mov	r3, #40	; 0x28
   54bb4:	ldr	r5, [r4, #8]
   54bb8:	ldr	r2, [sp, #24]
   54bbc:	ldr	r7, [r4, #12]
   54bc0:	mla	r6, r3, r6, r2
   54bc4:	mla	r5, r3, r5, r2
   54bc8:	mov	r2, #4096	; 0x1000
   54bcc:	mov	r1, r6
   54bd0:	mov	r0, r5
   54bd4:	bl	1c03c <fputs@plt+0xaf98>
   54bd8:	ldrh	r3, [r5, #8]
   54bdc:	tst	r3, #4096	; 0x1000
   54be0:	bne	54bfc <fputs@plt+0x43b58>
   54be4:	cmp	r7, #0
   54be8:	beq	5460c <fputs@plt+0x43568>
   54bec:	add	r5, r5, #40	; 0x28
   54bf0:	add	r6, r6, #40	; 0x28
   54bf4:	sub	r7, r7, #1
   54bf8:	b	54bc8 <fputs@plt+0x43b24>
   54bfc:	mov	r0, r5
   54c00:	bl	24fa8 <fputs@plt+0x13f04>
   54c04:	cmp	r0, #0
   54c08:	beq	54be4 <fputs@plt+0x43b40>
   54c0c:	b	54b94 <fputs@plt+0x43af0>
   54c10:	ldr	r1, [r4, #4]
   54c14:	mov	r3, #40	; 0x28
   54c18:	mov	r2, #4096	; 0x1000
   54c1c:	ldr	r0, [r4, #8]
   54c20:	ldr	ip, [sp, #24]
   54c24:	mla	r1, r3, r1, ip
   54c28:	mla	r0, r3, r0, ip
   54c2c:	bl	1c03c <fputs@plt+0xaf98>
   54c30:	b	5460c <fputs@plt+0x43568>
   54c34:	ldr	r3, [r4, #4]
   54c38:	mov	r1, #40	; 0x28
   54c3c:	ldr	r2, [sp, #24]
   54c40:	ldr	r0, [r4, #8]
   54c44:	mul	r3, r1, r3
   54c48:	ldr	ip, [sp, #24]
   54c4c:	add	r2, r2, r3
   54c50:	ldrd	r2, [r2]
   54c54:	mla	r0, r1, r0, ip
   54c58:	bl	1bf9c <fputs@plt+0xaef8>
   54c5c:	b	5460c <fputs@plt+0x43568>
   54c60:	ldr	r2, [sp, #44]	; 0x2c
   54c64:	ldr	r1, [sp, #168]	; 0xa8
   54c68:	ldr	r3, [sl, #304]	; 0x130
   54c6c:	cmp	r1, r2
   54c70:	movhi	r2, #0
   54c74:	movls	r2, #1
   54c78:	cmp	r3, #0
   54c7c:	moveq	r2, #0
   54c80:	cmp	r2, #0
   54c84:	bne	54d0c <fputs@plt+0x43c68>
   54c88:	mov	r1, #0
   54c8c:	mov	r0, r9
   54c90:	bl	365e8 <fputs@plt+0x25544>
   54c94:	subs	fp, r0, #0
   54c98:	bne	554e4 <fputs@plt+0x44440>
   54c9c:	mov	r1, #1
   54ca0:	mov	r0, r9
   54ca4:	bl	3dbc4 <fputs@plt+0x2cb20>
   54ca8:	ldr	r3, [r9, #72]	; 0x48
   54cac:	movw	r5, #514	; 0x202
   54cb0:	ldr	r6, [r4, #4]
   54cb4:	ldr	r2, [sp, #24]
   54cb8:	add	r3, r3, #2
   54cbc:	orr	r3, r3, #1
   54cc0:	str	r3, [r9, #72]	; 0x48
   54cc4:	mov	r3, #40	; 0x28
   54cc8:	mla	r6, r3, r6, r2
   54ccc:	str	r6, [r9, #20]
   54cd0:	ldr	r3, [r4, #8]
   54cd4:	cmp	r3, fp
   54cd8:	bgt	54d20 <fputs@plt+0x43c7c>
   54cdc:	ldrb	r3, [sl, #69]	; 0x45
   54ce0:	cmp	r3, #0
   54ce4:	bne	54b94 <fputs@plt+0x43af0>
   54ce8:	ldr	r3, [sp, #28]
   54cec:	mov	fp, #100	; 0x64
   54cf0:	sub	r4, r4, r3
   54cf4:	asr	r2, r4, #2
   54cf8:	ldr	r4, [pc, #2208]	; 555a0 <fputs@plt+0x444fc>
   54cfc:	mul	r4, r4, r2
   54d00:	add	r4, r4, #1
   54d04:	str	r4, [r9, #76]	; 0x4c
   54d08:	b	54888 <fputs@plt+0x437e4>
   54d0c:	ldr	r0, [sl, #308]	; 0x134
   54d10:	blx	r3
   54d14:	cmp	r0, #0
   54d18:	beq	54c88 <fputs@plt+0x43be4>
   54d1c:	b	5856c <fputs@plt+0x474c8>
   54d20:	ldrh	r3, [r6, #8]
   54d24:	tst	r3, #4096	; 0x1000
   54d28:	bne	54d50 <fputs@plt+0x43cac>
   54d2c:	ldrh	r3, [r6, #8]
   54d30:	and	r3, r3, r5
   54d34:	cmp	r3, #2
   54d38:	bne	54d44 <fputs@plt+0x43ca0>
   54d3c:	mov	r0, r6
   54d40:	bl	26334 <fputs@plt+0x15290>
   54d44:	add	fp, fp, #1
   54d48:	add	r6, r6, #40	; 0x28
   54d4c:	b	54cd0 <fputs@plt+0x43c2c>
   54d50:	mov	r0, r6
   54d54:	bl	24fa8 <fputs@plt+0x13f04>
   54d58:	cmp	r0, #0
   54d5c:	beq	54d2c <fputs@plt+0x43c88>
   54d60:	b	54b94 <fputs@plt+0x43af0>
   54d64:	ldr	r7, [r4, #4]
   54d68:	mov	r3, #40	; 0x28
   54d6c:	ldr	r6, [r4, #8]
   54d70:	ldr	r2, [sp, #24]
   54d74:	ldr	r5, [r4, #12]
   54d78:	mla	r7, r3, r7, r2
   54d7c:	mla	r6, r3, r6, r2
   54d80:	mla	r5, r3, r5, r2
   54d84:	ldrh	r2, [r7, #8]
   54d88:	ldrh	r3, [r6, #8]
   54d8c:	orr	r3, r2, r3
   54d90:	tst	r3, #1
   54d94:	beq	54da4 <fputs@plt+0x43d00>
   54d98:	mov	r0, r5
   54d9c:	bl	1be4c <fputs@plt+0xada8>
   54da0:	b	5460c <fputs@plt+0x43568>
   54da4:	tst	r2, #16384	; 0x4000
   54da8:	bne	54e34 <fputs@plt+0x43d90>
   54dac:	ldrh	r3, [r6, #8]
   54db0:	tst	r3, #16384	; 0x4000
   54db4:	beq	54dc8 <fputs@plt+0x43d24>
   54db8:	mov	r0, r6
   54dbc:	bl	24f30 <fputs@plt+0x13e8c>
   54dc0:	cmp	r0, #0
   54dc4:	bne	54b94 <fputs@plt+0x43af0>
   54dc8:	ldrh	r2, [r7, #8]
   54dcc:	ands	r2, r2, #18
   54dd0:	bne	54de8 <fputs@plt+0x43d44>
   54dd4:	mov	r0, r7
   54dd8:	ldr	r1, [sp, #40]	; 0x28
   54ddc:	bl	2947c <fputs@plt+0x183d8>
   54de0:	cmp	r0, #0
   54de4:	bne	54b94 <fputs@plt+0x43af0>
   54de8:	ldrh	r2, [r6, #8]
   54dec:	ands	r2, r2, #18
   54df0:	bne	54e08 <fputs@plt+0x43d64>
   54df4:	mov	r0, r6
   54df8:	ldr	r1, [sp, #40]	; 0x28
   54dfc:	bl	2947c <fputs@plt+0x183d8>
   54e00:	cmp	r0, #0
   54e04:	bne	54b94 <fputs@plt+0x43af0>
   54e08:	ldr	r3, [r6, #12]
   54e0c:	ldr	r8, [r7, #12]
   54e10:	add	r8, r8, r3
   54e14:	ldr	r3, [sl, #92]	; 0x5c
   54e18:	cmp	r8, r3
   54e1c:	ble	54e48 <fputs@plt+0x43da4>
   54e20:	ldr	r1, [pc, #1936]	; 555b8 <fputs@plt+0x44514>
   54e24:	mov	r0, r9
   54e28:	mov	fp, #18
   54e2c:	bl	365a8 <fputs@plt+0x25504>
   54e30:	b	554e4 <fputs@plt+0x44440>
   54e34:	mov	r0, r7
   54e38:	bl	24f30 <fputs@plt+0x13e8c>
   54e3c:	cmp	r0, #0
   54e40:	beq	54dac <fputs@plt+0x43d08>
   54e44:	b	54b94 <fputs@plt+0x43af0>
   54e48:	sub	r2, r6, r5
   54e4c:	add	r1, r8, #2
   54e50:	clz	r2, r2
   54e54:	mov	r0, r5
   54e58:	lsr	r2, r2, #5
   54e5c:	bl	24ba4 <fputs@plt+0x13b00>
   54e60:	cmp	r0, #0
   54e64:	bne	54b94 <fputs@plt+0x43af0>
   54e68:	ldrh	r3, [r5, #8]
   54e6c:	cmp	r6, r5
   54e70:	and	r3, r3, #15872	; 0x3e00
   54e74:	orr	r3, r3, #2
   54e78:	strh	r3, [r5, #8]
   54e7c:	beq	54e90 <fputs@plt+0x43dec>
   54e80:	ldr	r2, [r6, #12]
   54e84:	ldr	r0, [r5, #16]
   54e88:	ldr	r1, [r6, #16]
   54e8c:	bl	10f18 <memcpy@plt>
   54e90:	ldr	r3, [r6, #12]
   54e94:	ldr	r0, [r5, #16]
   54e98:	ldr	r2, [r7, #12]
   54e9c:	ldr	r1, [r7, #16]
   54ea0:	add	r0, r0, r3
   54ea4:	bl	10f18 <memcpy@plt>
   54ea8:	ldr	r3, [r5, #16]
   54eac:	mov	r2, #0
   54eb0:	strb	r2, [r3, r8]
   54eb4:	ldr	r3, [r5, #16]
   54eb8:	add	r3, r3, r8
   54ebc:	strb	r2, [r3, #1]
   54ec0:	ldrh	r3, [r5, #8]
   54ec4:	str	r8, [r5, #12]
   54ec8:	orr	r3, r3, #512	; 0x200
   54ecc:	strh	r3, [r5, #8]
   54ed0:	ldr	r3, [sp, #40]	; 0x28
   54ed4:	strb	r3, [r5, #10]
   54ed8:	b	5460c <fputs@plt+0x43568>
   54edc:	ldr	r3, [r4, #4]
   54ee0:	mov	r5, #40	; 0x28
   54ee4:	ldr	r2, [sp, #24]
   54ee8:	mla	r3, r5, r3, r2
   54eec:	mov	r0, r3
   54ef0:	str	r3, [sp, #72]	; 0x48
   54ef4:	bl	14758 <fputs@plt+0x36b4>
   54ef8:	ldr	r7, [r4, #8]
   54efc:	str	r0, [sp, #92]	; 0x5c
   54f00:	ldr	r3, [sp, #24]
   54f04:	mla	r3, r5, r7, r3
   54f08:	mov	r0, r3
   54f0c:	str	r3, [sp, #80]	; 0x50
   54f10:	bl	14758 <fputs@plt+0x36b4>
   54f14:	ldr	r3, [r4, #12]
   54f18:	str	r0, [sp, #128]	; 0x80
   54f1c:	ldr	r2, [sp, #24]
   54f20:	mla	r8, r5, r3, r2
   54f24:	ldr	r3, [sp, #72]	; 0x48
   54f28:	ldr	r2, [sp, #80]	; 0x50
   54f2c:	ldrh	r3, [r3, #8]
   54f30:	ldrh	r2, [r2, #8]
   54f34:	orr	r3, r3, r2
   54f38:	tst	r3, #1
   54f3c:	bne	552d8 <fputs@plt+0x44234>
   54f40:	ldr	r3, [sp, #92]	; 0x5c
   54f44:	and	r5, r3, r0
   54f48:	ands	r5, r5, #4
   54f4c:	beq	54fa4 <fputs@plt+0x43f00>
   54f50:	ldr	r3, [sp, #72]	; 0x48
   54f54:	ldrd	r2, [r3]
   54f58:	strd	r2, [sp, #32]
   54f5c:	ldr	r3, [sp, #80]	; 0x50
   54f60:	ldrd	r6, [r3]
   54f64:	strd	r6, [sp, #224]	; 0xe0
   54f68:	ldrb	r1, [r4]
   54f6c:	sub	r1, r1, #89	; 0x59
   54f70:	cmp	r1, #3
   54f74:	ldrls	pc, [pc, r1, lsl #2]
   54f78:	b	55228 <fputs@plt+0x44184>
   54f7c:	andeq	r4, r5, ip, lsl #31
   54f80:	andeq	r4, r5, r0, ror #31
   54f84:	andeq	r5, r5, r4, lsr r0
   54f88:	ldrdeq	r5, [r5], -r8
   54f8c:	ldrd	r2, [sp, #32]
   54f90:	add	r0, sp, #224	; 0xe0
   54f94:	bl	12fb4 <fputs@plt+0x1f10>
   54f98:	cmp	r0, #0
   54f9c:	beq	55008 <fputs@plt+0x43f64>
   54fa0:	mov	r5, #1
   54fa4:	ldr	r0, [sp, #72]	; 0x48
   54fa8:	bl	18734 <fputs@plt+0x7690>
   54fac:	ldr	r0, [sp, #80]	; 0x50
   54fb0:	vmov.f64	d8, d0
   54fb4:	bl	18734 <fputs@plt+0x7690>
   54fb8:	ldrb	r3, [r4]
   54fbc:	vmov.f64	d9, d0
   54fc0:	sub	r3, r3, #89	; 0x59
   54fc4:	cmp	r3, #3
   54fc8:	ldrls	pc, [pc, r3, lsl #2]
   54fcc:	b	552e4 <fputs@plt+0x44240>
   54fd0:	andeq	r5, r5, r8, ror #4
   54fd4:			; <UNDEFINED> instruction: 0x000552b8
   54fd8:	andeq	r5, r5, r0, asr #5
   54fdc:	andeq	r5, r5, r8, asr #5
   54fe0:	ldrd	r2, [sp, #32]
   54fe4:	cmp	r3, #-2147483648	; 0x80000000
   54fe8:	cmpeq	r2, #0
   54fec:	bne	55024 <fputs@plt+0x43f80>
   54ff0:	cmp	r6, #0
   54ff4:	sbcs	r3, r7, #0
   54ff8:	bge	54fa0 <fputs@plt+0x43efc>
   54ffc:	adds	r2, r6, #0
   55000:	adc	r3, r7, #-2147483648	; 0x80000000
   55004:	strd	r2, [sp, #224]	; 0xe0
   55008:	ldrd	r2, [sp, #224]	; 0xe0
   5500c:	strd	r2, [r8]
   55010:	ldrh	r3, [r8, #8]
   55014:	and	r3, r3, #15872	; 0x3e00
   55018:	orr	r3, r3, #4
   5501c:	strh	r3, [r8, #8]
   55020:	b	5460c <fputs@plt+0x43568>
   55024:	ldrd	r2, [sp, #32]
   55028:	rsbs	r2, r2, #0
   5502c:	rsc	r3, r3, #0
   55030:	b	54f90 <fputs@plt+0x43eec>
   55034:	asr	r1, r7, #31
   55038:	str	r6, [sp, #96]	; 0x60
   5503c:	adds	r1, r1, r6
   55040:	mov	r1, #0
   55044:	adc	r1, r1, r7
   55048:	asr	r3, r1, #31
   5504c:	str	r1, [sp, #48]	; 0x30
   55050:	str	r3, [sp, #52]	; 0x34
   55054:	and	r3, r7, #-2147483648	; 0x80000000
   55058:	str	r3, [sp, #100]	; 0x64
   5505c:	ldrd	r2, [sp, #96]	; 0x60
   55060:	cmp	r2, #0
   55064:	sbcs	r3, r3, #0
   55068:	bge	55084 <fputs@plt+0x43fe0>
   5506c:	sub	r0, r6, #1
   55070:	mvn	r1, #0
   55074:	adds	r3, r0, #1
   55078:	str	r3, [sp, #96]	; 0x60
   5507c:	adc	r3, r1, #0
   55080:	str	r3, [sp, #100]	; 0x64
   55084:	mov	lr, #0
   55088:	ldr	ip, [sp, #96]	; 0x60
   5508c:	ldr	r3, [sp, #100]	; 0x64
   55090:	str	r3, [sp, #172]	; 0xac
   55094:	ldr	r3, [sp, #36]	; 0x24
   55098:	asr	r1, r3, #31
   5509c:	ldr	r3, [sp, #32]
   550a0:	adds	r1, r1, r3
   550a4:	ldr	r3, [sp, #36]	; 0x24
   550a8:	adc	lr, lr, r3
   550ac:	ldr	r3, [sp, #32]
   550b0:	mov	r0, lr
   550b4:	asr	r1, lr, #31
   550b8:	str	r3, [sp, #104]	; 0x68
   550bc:	ldr	r3, [sp, #36]	; 0x24
   550c0:	and	r3, r3, #-2147483648	; 0x80000000
   550c4:	str	r3, [sp, #108]	; 0x6c
   550c8:	ldrd	r2, [sp, #104]	; 0x68
   550cc:	cmp	r2, #0
   550d0:	sbcs	r3, r3, #0
   550d4:	bge	550f4 <fputs@plt+0x44050>
   550d8:	ldr	r3, [sp, #104]	; 0x68
   550dc:	mvn	lr, #0
   550e0:	sub	r5, r3, #1
   550e4:	adds	r3, r5, #1
   550e8:	str	r3, [sp, #104]	; 0x68
   550ec:	adc	r3, lr, #0
   550f0:	str	r3, [sp, #108]	; 0x6c
   550f4:	ldrd	r2, [sp, #48]	; 0x30
   550f8:	ldr	lr, [sp, #104]	; 0x68
   550fc:	ldr	r5, [sp, #108]	; 0x6c
   55100:	orrs	r3, r2, r3
   55104:	bne	551b4 <fputs@plt+0x44110>
   55108:	orrs	r3, r0, r1
   5510c:	bne	5512c <fputs@plt+0x44088>
   55110:	ldrd	r2, [sp, #32]
   55114:	mul	r3, r6, r3
   55118:	mla	r1, r2, r7, r3
   5511c:	umull	r2, r3, r6, r2
   55120:	add	r3, r1, r3
   55124:	strd	r2, [sp, #224]	; 0xe0
   55128:	b	55008 <fputs@plt+0x43f64>
   5512c:	ldr	r2, [sp, #172]	; 0xac
   55130:	mul	r3, ip, r1
   55134:	mla	r3, r2, r0, r3
   55138:	umull	r0, r1, ip, r0
   5513c:	add	r1, r3, r1
   55140:	add	r3, sp, #296	; 0x128
   55144:	mvn	r2, #0
   55148:	strd	r0, [r3]
   5514c:	ldr	r1, [sp, #296]	; 0x128
   55150:	adds	r3, r1, #-2147483648	; 0x80000000
   55154:	str	r3, [sp, #136]	; 0x88
   55158:	ldr	r3, [sp, #300]	; 0x12c
   5515c:	adc	r3, r3, #0
   55160:	str	r3, [sp, #140]	; 0x8c
   55164:	mov	r3, #0
   55168:	ldrd	r6, [sp, #136]	; 0x88
   5516c:	cmp	r7, r3
   55170:	cmpeq	r6, r2
   55174:	bhi	54fa0 <fputs@plt+0x43efc>
   55178:	mov	r3, #0
   5517c:	mul	r5, ip, r5
   55180:	add	r0, sp, #296	; 0x128
   55184:	str	r3, [sp, #296]	; 0x128
   55188:	ldr	r3, [sp, #172]	; 0xac
   5518c:	str	r1, [sp, #300]	; 0x12c
   55190:	mla	r6, lr, r3, r5
   55194:	umull	r2, r3, ip, lr
   55198:	add	r3, r6, r3
   5519c:	bl	12fb4 <fputs@plt+0x1f10>
   551a0:	cmp	r0, #0
   551a4:	addeq	r3, sp, #296	; 0x128
   551a8:	ldrdeq	r2, [r3]
   551ac:	beq	55124 <fputs@plt+0x44080>
   551b0:	b	54fa0 <fputs@plt+0x43efc>
   551b4:	orrs	r3, r0, r1
   551b8:	bne	54fa0 <fputs@plt+0x43efc>
   551bc:	ldr	r3, [sp, #48]	; 0x30
   551c0:	ldr	r2, [sp, #52]	; 0x34
   551c4:	mul	r3, r3, r5
   551c8:	mla	r3, lr, r2, r3
   551cc:	ldr	r2, [sp, #48]	; 0x30
   551d0:	umull	r0, r1, r2, lr
   551d4:	b	5513c <fputs@plt+0x44098>
   551d8:	ldrd	r2, [sp, #32]
   551dc:	orrs	r3, r2, r3
   551e0:	beq	552d8 <fputs@plt+0x44234>
   551e4:	ldrd	r2, [sp, #32]
   551e8:	cmp	r7, #-2147483648	; 0x80000000
   551ec:	cmpeq	r6, #0
   551f0:	moveq	r0, #1
   551f4:	movne	r0, #0
   551f8:	and	r1, r3, r2
   551fc:	cmn	r1, #1
   55200:	movne	r1, #0
   55204:	moveq	r1, #1
   55208:	tst	r0, r1
   5520c:	bne	54fa0 <fputs@plt+0x43efc>
   55210:	mov	r0, r6
   55214:	mov	r1, r7
   55218:	ldrd	r2, [sp, #32]
   5521c:	bl	6eed8 <fputs@plt+0x5de34>
   55220:	strd	r0, [sp, #224]	; 0xe0
   55224:	b	55008 <fputs@plt+0x43f64>
   55228:	ldrd	r2, [sp, #32]
   5522c:	orrs	r3, r2, r3
   55230:	beq	552d8 <fputs@plt+0x44234>
   55234:	ldrd	r2, [sp, #32]
   55238:	mvn	r1, #0
   5523c:	mvn	r0, #0
   55240:	cmp	r3, r1
   55244:	mov	r1, r7
   55248:	cmpeq	r2, r0
   5524c:	mov	r0, r6
   55250:	moveq	r2, #1
   55254:	moveq	r3, #0
   55258:	strdeq	r2, [sp, #32]
   5525c:	ldrd	r2, [sp, #32]
   55260:	bl	6eed8 <fputs@plt+0x5de34>
   55264:	b	55124 <fputs@plt+0x44080>
   55268:	vadd.f64	d5, d8, d0
   5526c:	vmov.f64	d0, d5
   55270:	bl	1227c <fputs@plt+0x11d8>
   55274:	cmp	r0, #0
   55278:	bne	552d8 <fputs@plt+0x44234>
   5527c:	ldrh	r3, [r8, #8]
   55280:	eor	r5, r5, #1
   55284:	vstr	d5, [r8]
   55288:	ldr	r2, [sp, #128]	; 0x80
   5528c:	and	r3, r3, #15872	; 0x3e00
   55290:	orr	r3, r3, #8
   55294:	strh	r3, [r8, #8]
   55298:	ldr	r3, [sp, #92]	; 0x5c
   5529c:	orr	r3, r3, r2
   552a0:	eor	r3, r3, #8
   552a4:	ands	r3, r5, r3, lsr #3
   552a8:	beq	5460c <fputs@plt+0x43568>
   552ac:	mov	r0, r8
   552b0:	bl	14464 <fputs@plt+0x33c0>
   552b4:	b	5460c <fputs@plt+0x43568>
   552b8:	vsub.f64	d5, d0, d8
   552bc:	b	5526c <fputs@plt+0x441c8>
   552c0:	vmul.f64	d5, d8, d0
   552c4:	b	5526c <fputs@plt+0x441c8>
   552c8:	vcmp.f64	d8, #0.0
   552cc:	vmrs	APSR_nzcv, fpscr
   552d0:	vdivne.f64	d5, d0, d8
   552d4:	bne	5526c <fputs@plt+0x441c8>
   552d8:	mov	r0, r8
   552dc:	bl	1be4c <fputs@plt+0xada8>
   552e0:	b	5460c <fputs@plt+0x43568>
   552e4:	vmov	r0, r1, d8
   552e8:	bl	6eff8 <fputs@plt+0x5df54>
   552ec:	mov	r6, r0
   552f0:	mov	r7, r1
   552f4:	vmov	r0, r1, d9
   552f8:	bl	6eff8 <fputs@plt+0x5df54>
   552fc:	orrs	r3, r6, r7
   55300:	strd	r0, [sp, #224]	; 0xe0
   55304:	beq	552d8 <fputs@plt+0x44234>
   55308:	mvn	r3, #0
   5530c:	mvn	r2, #0
   55310:	cmp	r7, r3
   55314:	cmpeq	r6, r2
   55318:	moveq	r6, #1
   5531c:	moveq	r7, #0
   55320:	mov	r2, r6
   55324:	mov	r3, r7
   55328:	bl	6eed8 <fputs@plt+0x5de34>
   5532c:	mov	r0, r2
   55330:	mov	r1, r3
   55334:	bl	6ee78 <fputs@plt+0x5ddd4>
   55338:	vmov	d5, r0, r1
   5533c:	b	5526c <fputs@plt+0x441c8>
   55340:	ldr	r1, [r4, #4]
   55344:	cmp	r1, #0
   55348:	beq	5460c <fputs@plt+0x43568>
   5534c:	ldr	ip, [sp, #24]
   55350:	mov	r0, #40	; 0x28
   55354:	mov	r2, #0
   55358:	mov	r3, #0
   5535c:	mla	r0, r0, r1, ip
   55360:	bl	1bf9c <fputs@plt+0xaef8>
   55364:	b	5460c <fputs@plt+0x43568>
   55368:	ldrb	r5, [r4, #3]
   5536c:	mov	r6, #0
   55370:	mov	r0, sl
   55374:	mov	r3, r6
   55378:	add	r2, r5, #7
   5537c:	lsl	r2, r2, #2
   55380:	bl	1c810 <fputs@plt+0xb76c>
   55384:	ldr	r3, [sp, #28]
   55388:	cmp	r0, #0
   5538c:	ldr	r2, [pc, #524]	; 555a0 <fputs@plt+0x444fc>
   55390:	sub	r3, r4, r3
   55394:	asr	r3, r3, #2
   55398:	mul	r3, r2, r3
   5539c:	beq	54b94 <fputs@plt+0x43af0>
   553a0:	ldr	r2, [r4, #16]
   553a4:	str	r6, [r0]
   553a8:	str	r3, [r0, #16]
   553ac:	ldr	r3, [pc, #520]	; 555bc <fputs@plt+0x44518>
   553b0:	str	r2, [r0, #4]
   553b4:	str	r9, [r0, #12]
   553b8:	strb	r5, [r0, #26]
   553bc:	strh	r3, [r4]
   553c0:	str	r0, [r4, #16]
   553c4:	ldr	r6, [r4, #12]
   553c8:	mov	r0, #40	; 0x28
   553cc:	ldr	r5, [r4, #16]
   553d0:	ldr	r3, [sp, #24]
   553d4:	ldrb	r1, [r5, #26]
   553d8:	mla	r6, r0, r6, r3
   553dc:	ldr	r3, [r5]
   553e0:	cmp	r3, r6
   553e4:	bne	55470 <fputs@plt+0x443cc>
   553e8:	ldr	r2, [r5]
   553ec:	mov	r0, r5
   553f0:	ldrh	r3, [r2, #8]
   553f4:	and	r3, r3, #15872	; 0x3e00
   553f8:	orr	r3, r3, #1
   553fc:	strh	r3, [r2, #8]
   55400:	mov	r3, #0
   55404:	add	r2, r5, #28
   55408:	strb	r3, [r5, #25]
   5540c:	ldr	r3, [sp, #68]	; 0x44
   55410:	str	r3, [sl, #32]
   55414:	ldr	r3, [sp, #88]	; 0x58
   55418:	str	r3, [sl, #36]	; 0x24
   5541c:	ldr	r3, [r5, #4]
   55420:	ldr	r3, [r3, #12]
   55424:	blx	r3
   55428:	ldr	r3, [sl, #32]
   5542c:	str	r3, [sp, #68]	; 0x44
   55430:	ldr	r3, [sl, #36]	; 0x24
   55434:	str	r3, [sp, #88]	; 0x58
   55438:	ldrb	r3, [r5, #25]
   5543c:	cmp	r3, #0
   55440:	bne	554a0 <fputs@plt+0x443fc>
   55444:	ldrh	r3, [r6, #8]
   55448:	tst	r3, #18
   5544c:	beq	5460c <fputs@plt+0x43568>
   55450:	ldr	r0, [r5]
   55454:	ldr	r1, [sp, #40]	; 0x28
   55458:	bl	26140 <fputs@plt+0x1509c>
   5545c:	ldr	r0, [r5]
   55460:	bl	14518 <fputs@plt+0x3474>
   55464:	cmp	r0, #0
   55468:	beq	5460c <fputs@plt+0x43568>
   5546c:	b	54e20 <fputs@plt+0x43d7c>
   55470:	mov	ip, r5
   55474:	sub	r3, r1, #1
   55478:	str	r6, [ip], #28
   5547c:	cmn	r3, #1
   55480:	beq	553e8 <fputs@plt+0x44344>
   55484:	ldr	r2, [r4, #8]
   55488:	ldr	lr, [sp, #24]
   5548c:	add	r2, r3, r2
   55490:	mla	r2, r0, r2, lr
   55494:	str	r2, [ip, r3, lsl #2]
   55498:	sub	r3, r3, #1
   5549c:	b	5547c <fputs@plt+0x443d8>
   554a0:	ldr	r3, [r5, #20]
   554a4:	cmp	r3, #0
   554a8:	beq	554c8 <fputs@plt+0x44424>
   554ac:	ldr	r0, [r5]
   554b0:	bl	296d0 <fputs@plt+0x1862c>
   554b4:	mov	r2, r0
   554b8:	ldr	r1, [pc, #236]	; 555ac <fputs@plt+0x44508>
   554bc:	mov	r0, r9
   554c0:	bl	365a8 <fputs@plt+0x25504>
   554c4:	ldr	fp, [r5, #20]
   554c8:	add	r1, r9, #204	; 0xcc
   554cc:	mov	r0, sl
   554d0:	ldr	r3, [r4, #4]
   554d4:	ldr	r2, [r5, #16]
   554d8:	bl	1b91c <fputs@plt+0xa878>
   554dc:	cmp	fp, #0
   554e0:	beq	55444 <fputs@plt+0x443a0>
   554e4:	ldrb	r3, [sl, #69]	; 0x45
   554e8:	ldr	r2, [r9, #44]	; 0x2c
   554ec:	cmp	r3, #0
   554f0:	movw	r3, #3082	; 0xc0a
   554f4:	movne	fp, #7
   554f8:	subs	r3, fp, r3
   554fc:	movne	r3, #1
   55500:	cmp	r2, #0
   55504:	movne	r3, #0
   55508:	cmp	r3, #0
   5550c:	beq	55528 <fputs@plt+0x44484>
   55510:	mov	r0, fp
   55514:	bl	1a16c <fputs@plt+0x90c8>
   55518:	mov	r2, r0
   5551c:	ldr	r1, [pc, #136]	; 555ac <fputs@plt+0x44508>
   55520:	mov	r0, r9
   55524:	bl	365a8 <fputs@plt+0x25504>
   55528:	mov	r1, fp
   5552c:	mov	r0, sl
   55530:	str	fp, [r9, #80]	; 0x50
   55534:	bl	17aa8 <fputs@plt+0x6a04>
   55538:	ldr	r3, [sp, #28]
   5553c:	mov	r0, fp
   55540:	ldr	r2, [pc, #88]	; 555a0 <fputs@plt+0x444fc>
   55544:	ldr	r1, [pc, #116]	; 555c0 <fputs@plt+0x4451c>
   55548:	sub	r4, r4, r3
   5554c:	ldr	r3, [r9, #44]	; 0x2c
   55550:	asr	r4, r4, #2
   55554:	mul	r2, r2, r4
   55558:	str	r3, [sp]
   5555c:	ldr	r3, [r9, #168]	; 0xa8
   55560:	bl	2bc28 <fputs@plt+0x1ab84>
   55564:	mov	r0, r9
   55568:	bl	453e8 <fputs@plt+0x34344>
   5556c:	movw	r3, #3082	; 0xc0a
   55570:	cmp	fp, r3
   55574:	bne	55580 <fputs@plt+0x444dc>
   55578:	mov	r0, sl
   5557c:	bl	179f4 <fputs@plt+0x6950>
   55580:	ldr	r3, [sp, #112]	; 0x70
   55584:	cmp	r3, #0
   55588:	beq	55598 <fputs@plt+0x444f4>
   5558c:	sub	r1, r3, #1
   55590:	mov	r0, sl
   55594:	bl	1ffbc <fputs@plt+0xef18>
   55598:	mov	fp, #1
   5559c:	b	54888 <fputs@plt+0x437e4>
   555a0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   555a4:	muleq	r7, r7, r5
   555a8:	andeq	r6, r7, r5, asr #11
   555ac:	andeq	r4, r7, r6, lsr pc
   555b0:			; <UNDEFINED> instruction: 0x000765b0
   555b4:	andeq	r5, r7, ip, asr #8
   555b8:	muleq	r7, r8, sp
   555bc:			; <UNDEFINED> instruction: 0xffffec24
   555c0:	andeq	r6, r7, r9, lsr #24
   555c4:	andeq	r8, r1, r3
   555c8:	muleq	r1, r5, ip
   555cc:	muleq	r7, r0, r4
   555d0:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   555d4:	andeq	r2, r7, r2, lsr r4
   555d8:	andeq	r0, r9, r7, lsl fp
   555dc:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   555e0:	ldr	r8, [r4, #4]
   555e4:	mov	r3, #40	; 0x28
   555e8:	ldr	r0, [r4, #8]
   555ec:	ldr	r2, [sp, #24]
   555f0:	ldr	r5, [r4, #12]
   555f4:	mla	r8, r3, r8, r2
   555f8:	mla	r0, r3, r0, r2
   555fc:	mla	r5, r3, r5, r2
   55600:	ldrh	r3, [r8, #8]
   55604:	ldrh	r2, [r0, #8]
   55608:	orr	r3, r3, r2
   5560c:	tst	r3, #1
   55610:	beq	55620 <fputs@plt+0x4457c>
   55614:	mov	r0, r5
   55618:	bl	1be4c <fputs@plt+0xada8>
   5561c:	b	5460c <fputs@plt+0x43568>
   55620:	bl	1863c <fputs@plt+0x7598>
   55624:	mov	r6, r0
   55628:	mov	r0, r8
   5562c:	mov	r7, r1
   55630:	bl	1863c <fputs@plt+0x7598>
   55634:	ldrb	ip, [r4]
   55638:	strd	r0, [sp, #32]
   5563c:	cmp	ip, #85	; 0x55
   55640:	bne	55660 <fputs@plt+0x445bc>
   55644:	ldr	r3, [sp, #32]
   55648:	and	r2, r6, r3
   5564c:	ldr	r3, [sp, #36]	; 0x24
   55650:	and	r3, r3, r7
   55654:	mov	r6, r2
   55658:	mov	r7, r3
   5565c:	b	55728 <fputs@plt+0x44684>
   55660:	cmp	ip, #86	; 0x56
   55664:	bne	5567c <fputs@plt+0x445d8>
   55668:	ldr	r3, [sp, #32]
   5566c:	orr	r2, r6, r3
   55670:	ldr	r3, [sp, #36]	; 0x24
   55674:	orr	r3, r7, r3
   55678:	b	55654 <fputs@plt+0x445b0>
   5567c:	ldrd	r2, [sp, #32]
   55680:	orrs	r3, r2, r3
   55684:	beq	55728 <fputs@plt+0x44684>
   55688:	ldrd	r2, [sp, #32]
   5568c:	cmp	r2, #0
   55690:	sbcs	r3, r3, #0
   55694:	bge	556fc <fputs@plt+0x44658>
   55698:	ldrd	r0, [sp, #32]
   5569c:	rsb	ip, ip, #-16777216	; 0xff000000
   556a0:	mvn	r2, #62	; 0x3e
   556a4:	add	ip, ip, #16711680	; 0xff0000
   556a8:	mvn	r3, #0
   556ac:	add	ip, ip, #65280	; 0xff00
   556b0:	add	ip, ip, #175	; 0xaf
   556b4:	uxtb	ip, ip
   556b8:	cmp	r0, r2
   556bc:	sbcs	r3, r1, r3
   556c0:	blt	5570c <fputs@plt+0x44668>
   556c4:	rsbs	r2, r0, #0
   556c8:	rsc	r3, r1, #0
   556cc:	strd	r2, [sp, #32]
   556d0:	ldr	r2, [sp, #32]
   556d4:	cmp	ip, #87	; 0x57
   556d8:	rsb	lr, r2, #32
   556dc:	sub	ip, r2, #32
   556e0:	bne	55740 <fputs@plt+0x4469c>
   556e4:	lsl	r3, r7, r2
   556e8:	lsl	r1, r6, r2
   556ec:	orr	r3, r3, r6, lsl ip
   556f0:	orr	r3, r3, r6, lsr lr
   556f4:	mov	r6, r1
   556f8:	b	55658 <fputs@plt+0x445b4>
   556fc:	ldrd	r2, [sp, #32]
   55700:	cmp	r2, #64	; 0x40
   55704:	sbcs	r3, r3, #0
   55708:	blt	556d0 <fputs@plt+0x4462c>
   5570c:	cmp	ip, #87	; 0x57
   55710:	cmpne	r7, #0
   55714:	movge	r6, #1
   55718:	movlt	r6, #0
   5571c:	eor	r6, r6, #1
   55720:	rsbs	r6, r6, #0
   55724:	sbc	r7, r7, r7
   55728:	ldrh	r3, [r5, #8]
   5572c:	strd	r6, [r5]
   55730:	and	r3, r3, #15872	; 0x3e00
   55734:	orr	r3, r3, #4
   55738:	strh	r3, [r5, #8]
   5573c:	b	5460c <fputs@plt+0x43568>
   55740:	ldr	r3, [sp, #32]
   55744:	cmp	r6, #0
   55748:	sbcs	r0, r7, #0
   5574c:	lsr	r1, r6, r3
   55750:	lsr	r3, r7, r3
   55754:	orr	r1, r1, r7, lsl lr
   55758:	orr	r1, r1, r7, lsr ip
   5575c:	bge	556f4 <fputs@plt+0x44650>
   55760:	rsb	r2, r2, #64	; 0x40
   55764:	mvn	ip, #0
   55768:	lsl	r0, ip, r2
   5576c:	sub	r6, r2, #32
   55770:	rsb	lr, r2, #32
   55774:	orr	r1, r1, ip, lsl r2
   55778:	orr	r0, r0, ip, lsl r6
   5577c:	orr	r0, r0, ip, lsr lr
   55780:	orr	r3, r0, r3
   55784:	b	556f4 <fputs@plt+0x44650>
   55788:	ldr	r3, [r4, #4]
   5578c:	mov	r5, #40	; 0x28
   55790:	mul	r5, r5, r3
   55794:	ldr	r3, [sp, #24]
   55798:	add	r0, r3, r5
   5579c:	bl	186e0 <fputs@plt+0x763c>
   557a0:	ldr	r3, [sp, #24]
   557a4:	ldr	r1, [r4, #8]
   557a8:	ldrd	r2, [r3, r5]
   557ac:	adds	r6, r2, r1
   557b0:	adc	r7, r3, r1, asr #31
   557b4:	ldr	r3, [sp, #24]
   557b8:	strd	r6, [r3, r5]
   557bc:	b	5460c <fputs@plt+0x43568>
   557c0:	ldr	r5, [r4, #4]
   557c4:	mov	r3, #40	; 0x28
   557c8:	ldr	r2, [sp, #24]
   557cc:	mla	r5, r3, r5, r2
   557d0:	ldrh	r3, [r5, #8]
   557d4:	tst	r3, #4
   557d8:	bne	5580c <fputs@plt+0x44768>
   557dc:	mov	r1, #67	; 0x43
   557e0:	mov	r0, r5
   557e4:	ldr	r2, [sp, #40]	; 0x28
   557e8:	bl	2b1c0 <fputs@plt+0x1a11c>
   557ec:	ldrh	r3, [r5, #8]
   557f0:	tst	r3, #4
   557f4:	bne	5580c <fputs@plt+0x44768>
   557f8:	ldr	r3, [r4, #8]
   557fc:	cmp	r3, #0
   55800:	bne	545f8 <fputs@plt+0x43554>
   55804:	mov	fp, #20
   55808:	b	554e4 <fputs@plt+0x44440>
   5580c:	ldrh	r3, [r5, #8]
   55810:	and	r3, r3, #15872	; 0x3e00
   55814:	orr	r3, r3, #4
   55818:	strh	r3, [r5, #8]
   5581c:	b	5460c <fputs@plt+0x43568>
   55820:	ldr	r5, [r4, #4]
   55824:	mov	r3, #40	; 0x28
   55828:	ldr	r2, [sp, #24]
   5582c:	mla	r5, r3, r5, r2
   55830:	ldrh	r3, [r5, #8]
   55834:	tst	r3, #4
   55838:	beq	5460c <fputs@plt+0x43568>
   5583c:	mov	r0, r5
   55840:	bl	18734 <fputs@plt+0x7690>
   55844:	ldrh	r3, [r5, #8]
   55848:	vstr	d0, [r5]
   5584c:	and	r3, r3, #15872	; 0x3e00
   55850:	orr	r3, r3, #8
   55854:	strh	r3, [r5, #8]
   55858:	b	5460c <fputs@plt+0x43568>
   5585c:	ldr	r5, [r4, #4]
   55860:	mov	r3, #40	; 0x28
   55864:	ldr	r2, [sp, #24]
   55868:	mla	r5, r3, r5, r2
   5586c:	ldrh	r0, [r5, #8]
   55870:	ands	r0, r0, #16384	; 0x4000
   55874:	beq	55880 <fputs@plt+0x447dc>
   55878:	mov	r0, r5
   5587c:	bl	24f30 <fputs@plt+0x13e8c>
   55880:	mov	fp, r0
   55884:	ldrb	r1, [r4, #8]
   55888:	mov	r0, r5
   5588c:	ldr	r2, [sp, #40]	; 0x28
   55890:	bl	2b1fc <fputs@plt+0x1a158>
   55894:	cmp	fp, #0
   55898:	b	56c0c <fputs@plt+0x45b68>
   5589c:	ldr	r8, [r4, #4]
   558a0:	mov	r0, #40	; 0x28
   558a4:	ldr	r7, [r4, #12]
   558a8:	ldr	r3, [sp, #24]
   558ac:	mla	r8, r0, r8, r3
   558b0:	mla	r7, r0, r7, r3
   558b4:	ldrb	r3, [r4, #3]
   558b8:	ldrh	r6, [r8, #8]
   558bc:	ldrh	r5, [r7, #8]
   558c0:	orr	r1, r6, r5
   558c4:	ands	r1, r1, #1
   558c8:	beq	5594c <fputs@plt+0x448a8>
   558cc:	tst	r3, #128	; 0x80
   558d0:	beq	55918 <fputs@plt+0x44874>
   558d4:	tst	r6, #1
   558d8:	moveq	r0, #1
   558dc:	beq	558f0 <fputs@plt+0x4484c>
   558e0:	movw	r0, #257	; 0x101
   558e4:	and	r0, r5, r0
   558e8:	subs	r0, r0, #1
   558ec:	movne	r0, #1
   558f0:	ldrb	r3, [r4]
   558f4:	sub	r3, r3, #78	; 0x4e
   558f8:	cmp	r3, #4
   558fc:	ldrls	pc, [pc, r3, lsl #2]
   55900:	b	55aac <fputs@plt+0x44a08>
   55904:	andeq	r5, r5, r0, lsl #21
   55908:	andeq	r5, r5, r0, lsr sl
   5590c:	muleq	r5, ip, sl
   55910:	andeq	r5, r5, ip, lsl #21
   55914:			; <UNDEFINED> instruction: 0x00055ab0
   55918:	tst	r3, #32
   5591c:	beq	55940 <fputs@plt+0x4489c>
   55920:	ldr	r2, [r4, #8]
   55924:	ldr	r3, [sp, #24]
   55928:	mla	r2, r0, r2, r3
   5592c:	ldrh	r3, [r2, #8]
   55930:	and	r3, r3, #15872	; 0x3e00
   55934:	orr	r3, r3, #1
   55938:	strh	r3, [r2, #8]
   5593c:	b	5460c <fputs@plt+0x43568>
   55940:	tst	r3, #16
   55944:	beq	5460c <fputs@plt+0x43568>
   55948:	b	545f8 <fputs@plt+0x43554>
   5594c:	and	r3, r3, #71	; 0x47
   55950:	cmp	r3, #66	; 0x42
   55954:	bls	559c8 <fputs@plt+0x44924>
   55958:	and	r3, r6, #14
   5595c:	cmp	r3, #2
   55960:	bne	5596c <fputs@plt+0x448c8>
   55964:	mov	r0, r8
   55968:	bl	14688 <fputs@plt+0x35e4>
   5596c:	and	r3, r5, #14
   55970:	cmp	r3, #2
   55974:	bne	55984 <fputs@plt+0x448e0>
   55978:	mov	r1, #0
   5597c:	mov	r0, r7
   55980:	bl	14688 <fputs@plt+0x35e4>
   55984:	tst	r6, #16384	; 0x4000
   55988:	beq	5599c <fputs@plt+0x448f8>
   5598c:	bic	r6, r6, #16384	; 0x4000
   55990:	mov	r0, r8
   55994:	uxth	r6, r6
   55998:	bl	24f30 <fputs@plt+0x13e8c>
   5599c:	tst	r5, #16384	; 0x4000
   559a0:	beq	559b4 <fputs@plt+0x44910>
   559a4:	bic	r5, r5, #16384	; 0x4000
   559a8:	mov	r0, r7
   559ac:	uxth	r5, r5
   559b0:	bl	24f30 <fputs@plt+0x13e8c>
   559b4:	mov	r1, r8
   559b8:	mov	r0, r7
   559bc:	ldr	r2, [r4, #16]
   559c0:	bl	2ae7c <fputs@plt+0x19dd8>
   559c4:	b	558f0 <fputs@plt+0x4484c>
   559c8:	bne	55984 <fputs@plt+0x448e0>
   559cc:	tst	r6, #2
   559d0:	bne	559fc <fputs@plt+0x44958>
   559d4:	tst	r6, #12
   559d8:	beq	559fc <fputs@plt+0x44958>
   559dc:	mov	r2, #1
   559e0:	mov	r0, r8
   559e4:	ldr	r1, [sp, #40]	; 0x28
   559e8:	bl	2947c <fputs@plt+0x183d8>
   559ec:	ldrh	r3, [r8, #8]
   559f0:	bic	r6, r6, #32256	; 0x7e00
   559f4:	and	r3, r3, #32256	; 0x7e00
   559f8:	orr	r6, r3, r6
   559fc:	tst	r5, #2
   55a00:	bne	55984 <fputs@plt+0x448e0>
   55a04:	tst	r5, #12
   55a08:	beq	55984 <fputs@plt+0x448e0>
   55a0c:	mov	r2, #1
   55a10:	mov	r0, r7
   55a14:	ldr	r1, [sp, #40]	; 0x28
   55a18:	bl	2947c <fputs@plt+0x183d8>
   55a1c:	ldrh	r3, [r7, #8]
   55a20:	bic	r5, r5, #32256	; 0x7e00
   55a24:	and	r3, r3, #32256	; 0x7e00
   55a28:	orr	r5, r3, r5
   55a2c:	b	55984 <fputs@plt+0x448e0>
   55a30:	clz	r0, r0
   55a34:	lsr	r0, r0, #5
   55a38:	strh	r6, [r8, #8]
   55a3c:	strh	r5, [r7, #8]
   55a40:	ldrb	r3, [r4, #3]
   55a44:	tst	r3, #32
   55a48:	beq	55ab8 <fputs@plt+0x44a14>
   55a4c:	ldr	r3, [r4, #8]
   55a50:	mov	r2, #40	; 0x28
   55a54:	mul	r2, r2, r3
   55a58:	ldr	r3, [sp, #24]
   55a5c:	add	r1, r3, r2
   55a60:	ldrh	r3, [r1, #8]
   55a64:	and	r3, r3, #15872	; 0x3e00
   55a68:	orr	r3, r3, #4
   55a6c:	strh	r3, [r1, #8]
   55a70:	asr	r1, r0, #31
   55a74:	ldr	r3, [sp, #24]
   55a78:	strd	r0, [r3, r2]
   55a7c:	b	5460c <fputs@plt+0x43568>
   55a80:	adds	r0, r0, #0
   55a84:	movne	r0, #1
   55a88:	b	55a38 <fputs@plt+0x44994>
   55a8c:	cmp	r0, #0
   55a90:	movgt	r0, #0
   55a94:	movle	r0, #1
   55a98:	b	55a38 <fputs@plt+0x44994>
   55a9c:	cmp	r0, #0
   55aa0:	movle	r0, #0
   55aa4:	movgt	r0, #1
   55aa8:	b	55a38 <fputs@plt+0x44994>
   55aac:	mvn	r0, r0
   55ab0:	lsr	r0, r0, #31
   55ab4:	b	55a38 <fputs@plt+0x44994>
   55ab8:	cmp	r0, #0
   55abc:	beq	5460c <fputs@plt+0x43568>
   55ac0:	b	545f8 <fputs@plt+0x43554>
   55ac4:	ldr	r3, [r4, #16]
   55ac8:	add	r3, r3, #4
   55acc:	str	r3, [sp, #64]	; 0x40
   55ad0:	b	5460c <fputs@plt+0x43568>
   55ad4:	ldrb	r3, [r4, #3]
   55ad8:	mov	r5, #0
   55adc:	ldr	r7, [r4, #16]
   55ae0:	tst	r3, #1
   55ae4:	ldr	r3, [sp, #64]	; 0x40
   55ae8:	moveq	r3, #0
   55aec:	add	r8, r7, #20
   55af0:	str	r3, [sp, #64]	; 0x40
   55af4:	ldr	r3, [r4, #12]
   55af8:	str	r3, [sp, #32]
   55afc:	ldr	r3, [r4, #4]
   55b00:	str	r3, [sp, #48]	; 0x30
   55b04:	ldr	r3, [r4, #8]
   55b08:	str	r3, [sp, #72]	; 0x48
   55b0c:	mov	r3, #40	; 0x28
   55b10:	ldr	r2, [sp, #32]
   55b14:	cmp	r5, r2
   55b18:	movge	r3, #0
   55b1c:	strge	r3, [sp, #64]	; 0x40
   55b20:	bge	5460c <fputs@plt+0x43568>
   55b24:	ldr	ip, [sp, #24]
   55b28:	ldr	r2, [sp, #64]	; 0x40
   55b2c:	cmp	r2, #0
   55b30:	ldrne	r0, [r2, r5, lsl #2]
   55b34:	moveq	r0, r5
   55b38:	ldr	r2, [r7, #16]
   55b3c:	ldrb	r6, [r2, r5]
   55b40:	ldr	r2, [sp, #72]	; 0x48
   55b44:	add	r1, r0, r2
   55b48:	ldr	r2, [sp, #48]	; 0x30
   55b4c:	mla	r1, r3, r1, ip
   55b50:	add	r0, r0, r2
   55b54:	ldr	r2, [r8], #4
   55b58:	mla	r0, r3, r0, ip
   55b5c:	bl	2ae7c <fputs@plt+0x19dd8>
   55b60:	subs	r3, r0, #0
   55b64:	str	r3, [sp, #116]	; 0x74
   55b68:	mov	r3, #40	; 0x28
   55b6c:	beq	55b90 <fputs@plt+0x44aec>
   55b70:	cmp	r6, #0
   55b74:	streq	r6, [sp, #64]	; 0x40
   55b78:	beq	5460c <fputs@plt+0x43568>
   55b7c:	rsb	r3, r0, #0
   55b80:	str	r3, [sp, #116]	; 0x74
   55b84:	mov	r3, #0
   55b88:	str	r3, [sp, #64]	; 0x40
   55b8c:	b	5460c <fputs@plt+0x43568>
   55b90:	add	r5, r5, #1
   55b94:	b	55b10 <fputs@plt+0x44a6c>
   55b98:	ldr	r3, [sp, #116]	; 0x74
   55b9c:	mov	r2, #20
   55ba0:	cmp	r3, #0
   55ba4:	bge	55bbc <fputs@plt+0x44b18>
   55ba8:	ldr	r4, [r4, #4]
   55bac:	ldr	r3, [sp, #28]
   55bb0:	mla	r4, r2, r4, r3
   55bb4:	sub	r4, r4, #20
   55bb8:	b	5460c <fputs@plt+0x43568>
   55bbc:	ldreq	r4, [r4, #8]
   55bc0:	ldrne	r4, [r4, #12]
   55bc4:	ldr	r3, [sp, #28]
   55bc8:	mla	r4, r2, r4, r3
   55bcc:	sub	r4, r4, #20
   55bd0:	b	5460c <fputs@plt+0x43568>
   55bd4:	ldr	r0, [r4, #4]
   55bd8:	mov	r3, #40	; 0x28
   55bdc:	ldr	r2, [sp, #24]
   55be0:	mla	r0, r3, r0, r2
   55be4:	ldrh	r3, [r0, #8]
   55be8:	tst	r3, #1
   55bec:	movne	r5, #2
   55bf0:	bne	55c04 <fputs@plt+0x44b60>
   55bf4:	bl	1863c <fputs@plt+0x7598>
   55bf8:	orrs	r3, r0, r1
   55bfc:	movne	r5, #1
   55c00:	moveq	r5, #0
   55c04:	ldr	r0, [r4, #8]
   55c08:	mov	r3, #40	; 0x28
   55c0c:	ldr	r2, [sp, #24]
   55c10:	mla	r0, r3, r0, r2
   55c14:	ldrh	r3, [r0, #8]
   55c18:	tst	r3, #1
   55c1c:	movne	r2, #2
   55c20:	bne	55c34 <fputs@plt+0x44b90>
   55c24:	bl	1863c <fputs@plt+0x7598>
   55c28:	orrs	r3, r0, r1
   55c2c:	movne	r2, #1
   55c30:	moveq	r2, #0
   55c34:	add	r3, r5, r5, lsl #1
   55c38:	mov	ip, #40	; 0x28
   55c3c:	add	r3, r3, r2
   55c40:	ldrb	r2, [r4]
   55c44:	cmp	r2, #72	; 0x48
   55c48:	ldr	r2, [pc, #-1668]	; 555cc <fputs@plt+0x44528>
   55c4c:	add	r3, r2, r3
   55c50:	ldrbne	r0, [r3, #3993]	; 0xf99
   55c54:	ldrbeq	r0, [r3, #3984]	; 0xf90
   55c58:	ldr	r3, [r4, #12]
   55c5c:	cmp	r0, #2
   55c60:	ldrne	lr, [sp, #24]
   55c64:	asrne	r1, r0, #31
   55c68:	mul	ip, ip, r3
   55c6c:	ldr	r3, [sp, #24]
   55c70:	add	r2, r3, ip
   55c74:	ldrh	r3, [r2, #8]
   55c78:	strdne	r0, [lr, ip]
   55c7c:	and	r3, r3, #15872	; 0x3e00
   55c80:	orreq	r3, r3, #1
   55c84:	orrne	r3, r3, #4
   55c88:	strh	r3, [r2, #8]
   55c8c:	b	5460c <fputs@plt+0x43568>
   55c90:	ldr	r8, [r4, #4]
   55c94:	mov	r5, #40	; 0x28
   55c98:	ldr	r3, [sp, #24]
   55c9c:	mla	r8, r5, r8, r3
   55ca0:	ldr	r3, [r4, #8]
   55ca4:	mul	r5, r5, r3
   55ca8:	ldr	r3, [sp, #24]
   55cac:	add	r7, r3, r5
   55cb0:	mov	r0, r7
   55cb4:	bl	1be4c <fputs@plt+0xada8>
   55cb8:	ldrh	r6, [r8, #8]
   55cbc:	ands	r6, r6, #1
   55cc0:	bne	5460c <fputs@plt+0x43568>
   55cc4:	mov	r3, #4
   55cc8:	mov	r0, r8
   55ccc:	strh	r3, [r7, #8]
   55cd0:	bl	1863c <fputs@plt+0x7598>
   55cd4:	ldr	r2, [sp, #24]
   55cd8:	orrs	r3, r0, r1
   55cdc:	moveq	r3, #1
   55ce0:	movne	r3, #0
   55ce4:	str	r3, [r2, r5]
   55ce8:	str	r6, [r7, #4]
   55cec:	b	5460c <fputs@plt+0x43568>
   55cf0:	ldr	r6, [r4, #4]
   55cf4:	mov	r5, #40	; 0x28
   55cf8:	ldr	r3, [sp, #24]
   55cfc:	mla	r6, r5, r6, r3
   55d00:	ldr	r3, [r4, #8]
   55d04:	mul	r5, r5, r3
   55d08:	ldr	r3, [sp, #24]
   55d0c:	add	r7, r3, r5
   55d10:	mov	r0, r7
   55d14:	bl	1be4c <fputs@plt+0xada8>
   55d18:	ldrh	r3, [r6, #8]
   55d1c:	tst	r3, #1
   55d20:	bne	5460c <fputs@plt+0x43568>
   55d24:	mov	r3, #4
   55d28:	mov	r0, r6
   55d2c:	strh	r3, [r7, #8]
   55d30:	bl	1863c <fputs@plt+0x7598>
   55d34:	ldr	r3, [sp, #24]
   55d38:	mvn	r0, r0
   55d3c:	mvn	r1, r1
   55d40:	str	r0, [r3, r5]
   55d44:	str	r1, [r7, #4]
   55d48:	b	5460c <fputs@plt+0x43568>
   55d4c:	ldr	r3, [r4, #4]
   55d50:	ldr	r2, [r9, #200]	; 0xc8
   55d54:	ldrb	r1, [r2, r3]
   55d58:	cmp	r1, #0
   55d5c:	moveq	r1, #1
   55d60:	strbeq	r1, [r2, r3]
   55d64:	beq	5460c <fputs@plt+0x43568>
   55d68:	b	545f8 <fputs@plt+0x43554>
   55d6c:	ldr	r0, [r4, #4]
   55d70:	mov	r3, #40	; 0x28
   55d74:	ldr	r2, [sp, #24]
   55d78:	mla	r0, r3, r0, r2
   55d7c:	ldrh	r3, [r0, #8]
   55d80:	tst	r3, #1
   55d84:	ldrne	r3, [r4, #12]
   55d88:	bne	55dac <fputs@plt+0x44d08>
   55d8c:	bl	18734 <fputs@plt+0x7690>
   55d90:	ldrb	r3, [r4]
   55d94:	vcmp.f64	d0, #0.0
   55d98:	cmp	r3, #46	; 0x2e
   55d9c:	beq	55db4 <fputs@plt+0x44d10>
   55da0:	vmrs	APSR_nzcv, fpscr
   55da4:	movne	r3, #1
   55da8:	moveq	r3, #0
   55dac:	cmp	r3, #0
   55db0:	b	55abc <fputs@plt+0x44a18>
   55db4:	vmrs	APSR_nzcv, fpscr
   55db8:	moveq	r3, #1
   55dbc:	movne	r3, #0
   55dc0:	b	55dac <fputs@plt+0x44d08>
   55dc4:	ldr	r3, [r4, #4]
   55dc8:	mov	r2, #40	; 0x28
   55dcc:	ldr	r1, [sp, #24]
   55dd0:	mla	r3, r2, r3, r1
   55dd4:	ldrh	r3, [r3, #8]
   55dd8:	tst	r3, #1
   55ddc:	b	55944 <fputs@plt+0x448a0>
   55de0:	ldr	r3, [r4, #4]
   55de4:	mov	r2, #40	; 0x28
   55de8:	ldr	r1, [sp, #24]
   55dec:	mla	r3, r2, r3, r1
   55df0:	ldrh	r3, [r3, #8]
   55df4:	tst	r3, #1
   55df8:	bne	5460c <fputs@plt+0x43568>
   55dfc:	b	545f8 <fputs@plt+0x43554>
   55e00:	ldr	r2, [r4, #4]
   55e04:	ldr	r3, [r9, #56]	; 0x38
   55e08:	ldr	r5, [r3, r2, lsl #2]
   55e0c:	ldr	r3, [r4, #8]
   55e10:	str	r3, [sp, #72]	; 0x48
   55e14:	ldrb	r3, [r5]
   55e18:	cmp	r3, #0
   55e1c:	bne	55e84 <fputs@plt+0x44de0>
   55e20:	ldrb	r0, [r5, #3]
   55e24:	cmp	r0, #0
   55e28:	beq	55e68 <fputs@plt+0x44dc4>
   55e2c:	ldr	r2, [r5, #52]	; 0x34
   55e30:	cmp	r2, #0
   55e34:	beq	55e58 <fputs@plt+0x44db4>
   55e38:	ldr	r1, [sp, #72]	; 0x48
   55e3c:	add	r1, r1, #1
   55e40:	ldr	r2, [r2, r1, lsl #2]
   55e44:	cmp	r2, #0
   55e48:	subgt	r2, r2, #1
   55e4c:	ldrgt	r5, [r5, #48]	; 0x30
   55e50:	strgt	r2, [sp, #72]	; 0x48
   55e54:	bgt	55e84 <fputs@plt+0x44de0>
   55e58:	mov	r0, r5
   55e5c:	bl	42000 <fputs@plt+0x30f5c>
   55e60:	mov	fp, r0
   55e64:	b	55e88 <fputs@plt+0x44de4>
   55e68:	ldr	r3, [r5, #16]
   55e6c:	ldrb	r3, [r3, #66]	; 0x42
   55e70:	cmp	r3, #1
   55e74:	beq	55e60 <fputs@plt+0x44dbc>
   55e78:	mov	r0, r5
   55e7c:	bl	41fa8 <fputs@plt+0x30f04>
   55e80:	b	55e60 <fputs@plt+0x44dbc>
   55e84:	mov	fp, #0
   55e88:	ldr	r6, [r4, #12]
   55e8c:	mov	r3, #40	; 0x28
   55e90:	cmp	fp, #0
   55e94:	ldr	r2, [sp, #24]
   55e98:	ldr	r7, [r5, #16]
   55e9c:	mla	r6, r3, r6, r2
   55ea0:	ldr	r2, [r5, #76]	; 0x4c
   55ea4:	str	r2, [sp, #48]	; 0x30
   55ea8:	bne	563f4 <fputs@plt+0x45350>
   55eac:	ldr	r1, [r5, #56]	; 0x38
   55eb0:	ldr	r2, [r9, #72]	; 0x48
   55eb4:	cmp	r1, r2
   55eb8:	beq	56034 <fputs@plt+0x44f90>
   55ebc:	ldrb	r2, [r5, #2]
   55ec0:	cmp	r2, #0
   55ec4:	beq	55f68 <fputs@plt+0x44ec4>
   55ec8:	ldrb	r2, [r5]
   55ecc:	cmp	r2, #3
   55ed0:	bne	55f5c <fputs@plt+0x44eb8>
   55ed4:	ldr	r2, [sp, #24]
   55ed8:	mla	r3, r7, r3, r2
   55edc:	ldr	r8, [r3, #12]
   55ee0:	ldr	r3, [r3, #16]
   55ee4:	str	r8, [r5, #60]	; 0x3c
   55ee8:	str	r8, [r5, #64]	; 0x40
   55eec:	str	r3, [r5, #72]	; 0x48
   55ef0:	ldr	r0, [r5, #72]	; 0x48
   55ef4:	ldr	r3, [r9, #72]	; 0x48
   55ef8:	str	r3, [r5, #56]	; 0x38
   55efc:	ldrb	r3, [r0]
   55f00:	tst	r3, #128	; 0x80
   55f04:	moveq	r0, #1
   55f08:	streq	r3, [sp, #192]	; 0xc0
   55f0c:	beq	55f18 <fputs@plt+0x44e74>
   55f10:	add	r1, sp, #192	; 0xc0
   55f14:	bl	17b74 <fputs@plt+0x6ad0>
   55f18:	str	r0, [r5, #68]	; 0x44
   55f1c:	mov	r2, #0
   55f20:	ldr	r1, [sp, #48]	; 0x30
   55f24:	strh	r2, [r5, #14]
   55f28:	ldr	r3, [sp, #192]	; 0xc0
   55f2c:	str	r3, [r1]
   55f30:	ldr	r3, [sp, #192]	; 0xc0
   55f34:	cmp	r3, r8
   55f38:	bhi	56004 <fputs@plt+0x44f60>
   55f3c:	ldr	r3, [sp, #48]	; 0x30
   55f40:	ldr	r2, [r5, #68]	; 0x44
   55f44:	ldr	r3, [r3]
   55f48:	cmp	r2, r3
   55f4c:	bcc	560c0 <fputs@plt+0x4501c>
   55f50:	mov	r3, #0
   55f54:	str	r3, [sp, #224]	; 0xe0
   55f58:	b	562a0 <fputs@plt+0x451fc>
   55f5c:	mov	r0, r6
   55f60:	bl	1be4c <fputs@plt+0xada8>
   55f64:	b	5460c <fputs@plt+0x43568>
   55f68:	ldrb	r3, [r5, #4]
   55f6c:	mov	r0, r7
   55f70:	cmp	r3, #0
   55f74:	bne	55fd0 <fputs@plt+0x44f2c>
   55f78:	bl	16f68 <fputs@plt+0x5ec4>
   55f7c:	ldrsb	r3, [r7, #68]	; 0x44
   55f80:	ldr	r1, [r7, #16]
   55f84:	ldr	r2, [r7, #24]
   55f88:	add	r3, r3, #30
   55f8c:	ldr	r3, [r7, r3, lsl #2]
   55f90:	ldr	r8, [r3, #60]	; 0x3c
   55f94:	sub	r3, r8, r2
   55f98:	ldrh	r8, [r7, #32]
   55f9c:	str	r1, [r5, #60]	; 0x3c
   55fa0:	str	r2, [r5, #72]	; 0x48
   55fa4:	cmp	r8, r3
   55fa8:	movcs	r8, r3
   55fac:	ldr	r3, [r5, #60]	; 0x3c
   55fb0:	cmp	r3, r8
   55fb4:	strls	r3, [r5, #64]	; 0x40
   55fb8:	bls	55ef0 <fputs@plt+0x44e4c>
   55fbc:	ldr	r2, [sl, #92]	; 0x5c
   55fc0:	cmp	r3, r2
   55fc4:	bhi	54e20 <fputs@plt+0x43d7c>
   55fc8:	str	r8, [r5, #64]	; 0x40
   55fcc:	b	55ef0 <fputs@plt+0x44e4c>
   55fd0:	bl	16f68 <fputs@plt+0x5ec4>
   55fd4:	ldrd	r2, [r7, #24]
   55fd8:	str	r3, [r5, #60]	; 0x3c
   55fdc:	ldrsb	r3, [r7, #68]	; 0x44
   55fe0:	add	r3, r3, #30
   55fe4:	ldr	r3, [r7, r3, lsl #2]
   55fe8:	ldr	r8, [r3, #60]	; 0x3c
   55fec:	sub	r3, r8, r2
   55ff0:	ldrh	r8, [r7, #32]
   55ff4:	str	r2, [r5, #72]	; 0x48
   55ff8:	cmp	r8, r3
   55ffc:	movcs	r8, r3
   56000:	b	55fac <fputs@plt+0x44f08>
   56004:	str	r2, [r5, #64]	; 0x40
   56008:	str	r2, [r5, #72]	; 0x48
   5600c:	ldr	r2, [pc, #-2640]	; 555c4 <fputs@plt+0x44520>
   56010:	cmp	r3, r2
   56014:	bhi	56024 <fputs@plt+0x44f80>
   56018:	ldr	r2, [r5, #60]	; 0x3c
   5601c:	cmp	r3, r2
   56020:	bls	55f3c <fputs@plt+0x44e98>
   56024:	ldr	r0, [pc, #-2660]	; 555c8 <fputs@plt+0x44524>
   56028:	bl	2d494 <fputs@plt+0x1c3f0>
   5602c:	mov	fp, r0
   56030:	b	554e4 <fputs@plt+0x44440>
   56034:	ldrh	r3, [r5, #14]
   56038:	ldr	r2, [sp, #72]	; 0x48
   5603c:	cmp	r3, r2
   56040:	ble	55f3c <fputs@plt+0x44e98>
   56044:	ldr	r3, [sp, #72]	; 0x48
   56048:	add	r3, r3, #20
   5604c:	ldr	r3, [r5, r3, lsl #2]
   56050:	str	r3, [sp, #224]	; 0xe0
   56054:	ldrh	r3, [r6, #8]
   56058:	movw	r2, #9312	; 0x2460
   5605c:	tst	r2, r3
   56060:	beq	5606c <fputs@plt+0x44fc8>
   56064:	mov	r0, r6
   56068:	bl	1be4c <fputs@plt+0xada8>
   5606c:	ldr	r3, [sp, #40]	; 0x28
   56070:	ldr	r0, [sp, #48]	; 0x30
   56074:	strb	r3, [r6, #10]
   56078:	ldr	r3, [sp, #72]	; 0x48
   5607c:	ldr	r2, [r5, #64]	; 0x40
   56080:	ldr	r1, [sp, #224]	; 0xe0
   56084:	add	r3, r3, #1
   56088:	lsl	r8, r3, #2
   5608c:	ldr	r3, [r0, r3, lsl #2]
   56090:	cmp	r2, r3
   56094:	bcc	56364 <fputs@plt+0x452c0>
   56098:	add	r8, r0, r8
   5609c:	ldr	r2, [r5, #72]	; 0x48
   560a0:	cmp	r1, #11
   560a4:	ldr	r3, [r8, #-4]
   560a8:	add	r8, r2, r3
   560ac:	bhi	562dc <fputs@plt+0x45238>
   560b0:	mov	r2, r6
   560b4:	mov	r0, r8
   560b8:	bl	16420 <fputs@plt+0x537c>
   560bc:	b	5460c <fputs@plt+0x43568>
   560c0:	ldr	r3, [r5, #72]	; 0x48
   560c4:	cmp	r3, #0
   560c8:	str	r3, [sp, #80]	; 0x50
   560cc:	bne	56118 <fputs@plt+0x45074>
   560d0:	add	r8, sp, #296	; 0x128
   560d4:	mov	r1, r3
   560d8:	mov	r2, #40	; 0x28
   560dc:	mov	r0, r8
   560e0:	bl	10e88 <memset@plt>
   560e4:	ldrb	r3, [r5, #4]
   560e8:	mov	r0, r7
   560ec:	str	r8, [sp]
   560f0:	ldr	r2, [sp, #48]	; 0x30
   560f4:	ldr	r1, [sp, #80]	; 0x50
   560f8:	clz	r3, r3
   560fc:	lsr	r3, r3, #5
   56100:	ldr	r2, [r2]
   56104:	bl	4318c <fputs@plt+0x320e8>
   56108:	cmp	r0, #0
   5610c:	bne	5602c <fputs@plt+0x44f88>
   56110:	ldr	r3, [sp, #312]	; 0x138
   56114:	str	r3, [sp, #80]	; 0x50
   56118:	ldrh	r3, [r5, #14]
   5611c:	mov	r1, #0
   56120:	ldr	r8, [r5, #68]	; 0x44
   56124:	str	r3, [sp, #92]	; 0x5c
   56128:	ldr	r3, [sp, #48]	; 0x30
   5612c:	ldr	r2, [sp, #92]	; 0x5c
   56130:	ldr	r3, [r3, r2, lsl #2]
   56134:	mov	r0, r3
   56138:	ldr	r3, [sp, #80]	; 0x50
   5613c:	strd	r0, [sp, #32]
   56140:	add	r8, r3, r8
   56144:	ldr	r3, [sp, #48]	; 0x30
   56148:	ldr	r1, [r3]
   5614c:	ldr	r3, [sp, #80]	; 0x50
   56150:	add	r3, r3, r1
   56154:	str	r3, [sp, #128]	; 0x80
   56158:	add	r3, r5, #76	; 0x4c
   5615c:	str	r3, [sp, #172]	; 0xac
   56160:	ldrb	r1, [r8]
   56164:	cmp	r1, #127	; 0x7f
   56168:	str	r1, [sp, #224]	; 0xe0
   5616c:	bhi	56264 <fputs@plt+0x451c0>
   56170:	ldr	r3, [pc, #-2988]	; 555cc <fputs@plt+0x44528>
   56174:	add	r8, r8, #1
   56178:	add	r1, r3, r1
   5617c:	ldr	r3, [sp, #32]
   56180:	ldrb	r0, [r1, #820]	; 0x334
   56184:	mov	r1, #0
   56188:	adds	r3, r3, r0
   5618c:	str	r3, [sp, #32]
   56190:	ldr	r3, [sp, #36]	; 0x24
   56194:	adc	r3, r3, r1
   56198:	str	r3, [sp, #36]	; 0x24
   5619c:	ldr	r3, [sp, #92]	; 0x5c
   561a0:	ldr	r1, [sp, #224]	; 0xe0
   561a4:	add	r3, r3, #1
   561a8:	str	r3, [sp, #92]	; 0x5c
   561ac:	ldr	r2, [sp, #92]	; 0x5c
   561b0:	ldr	r3, [sp, #172]	; 0xac
   561b4:	str	r1, [r3, r2, lsl #2]
   561b8:	ldr	r1, [sp, #32]
   561bc:	ldr	r3, [sp, #48]	; 0x30
   561c0:	str	r1, [r3, r2, lsl #2]
   561c4:	mov	r3, r2
   561c8:	ldr	r2, [sp, #72]	; 0x48
   561cc:	ldr	r1, [sp, #128]	; 0x80
   561d0:	cmp	r8, r1
   561d4:	movcs	r1, #0
   561d8:	movcc	r1, #1
   561dc:	cmp	r3, r2
   561e0:	movgt	r1, #0
   561e4:	cmp	r1, #0
   561e8:	bne	56160 <fputs@plt+0x450bc>
   561ec:	strh	r3, [r5, #14]
   561f0:	ldr	r3, [sp, #80]	; 0x50
   561f4:	sub	r1, r8, r3
   561f8:	ldr	r3, [sp, #128]	; 0x80
   561fc:	str	r1, [r5, #68]	; 0x44
   56200:	cmp	r8, r3
   56204:	bcc	56228 <fputs@plt+0x45184>
   56208:	bhi	56248 <fputs@plt+0x451a4>
   5620c:	ldr	r1, [r5, #60]	; 0x3c
   56210:	ldrd	r2, [sp, #32]
   56214:	mov	r0, r1
   56218:	mov	r1, #0
   5621c:	cmp	r1, r3
   56220:	cmpeq	r0, r2
   56224:	bne	56248 <fputs@plt+0x451a4>
   56228:	ldr	r0, [r5, #60]	; 0x3c
   5622c:	mov	r3, #0
   56230:	ldr	ip, [r5, #72]	; 0x48
   56234:	mov	r2, r0
   56238:	ldrd	r0, [sp, #32]
   5623c:	cmp	r3, r1
   56240:	cmpeq	r2, r0
   56244:	bcs	56290 <fputs@plt+0x451ec>
   56248:	ldr	r3, [r5, #72]	; 0x48
   5624c:	cmp	r3, #0
   56250:	bne	5625c <fputs@plt+0x451b8>
   56254:	add	r0, sp, #296	; 0x128
   56258:	bl	1c0e8 <fputs@plt+0xb044>
   5625c:	ldr	r0, [pc, #-3220]	; 555d0 <fputs@plt+0x4452c>
   56260:	b	56028 <fputs@plt+0x44f84>
   56264:	add	r1, sp, #224	; 0xe0
   56268:	mov	r0, r8
   5626c:	bl	17b74 <fputs@plt+0x6ad0>
   56270:	add	r8, r8, r0
   56274:	ldr	r0, [sp, #224]	; 0xe0
   56278:	bl	14648 <fputs@plt+0x35a4>
   5627c:	ldrd	r2, [sp, #32]
   56280:	adds	r2, r2, r0
   56284:	adc	r3, r3, #0
   56288:	strd	r2, [sp, #32]
   5628c:	b	5619c <fputs@plt+0x450f8>
   56290:	cmp	ip, #0
   56294:	bne	562a0 <fputs@plt+0x451fc>
   56298:	add	r0, sp, #296	; 0x128
   5629c:	bl	1c0e8 <fputs@plt+0xb044>
   562a0:	ldrh	r3, [r5, #14]
   562a4:	ldr	r2, [sp, #72]	; 0x48
   562a8:	cmp	r3, r2
   562ac:	bgt	56054 <fputs@plt+0x44fb0>
   562b0:	ldrsb	r3, [r4, #1]
   562b4:	cmn	r3, #8
   562b8:	bne	562d0 <fputs@plt+0x4522c>
   562bc:	mov	r2, #2048	; 0x800
   562c0:	mov	r0, r6
   562c4:	ldr	r1, [r4, #16]
   562c8:	bl	1c03c <fputs@plt+0xaf98>
   562cc:	b	5460c <fputs@plt+0x43568>
   562d0:	mov	r0, r6
   562d4:	bl	1be4c <fputs@plt+0xada8>
   562d8:	b	5460c <fputs@plt+0x43568>
   562dc:	ldr	r3, [r6, #24]
   562e0:	sub	r5, r1, #12
   562e4:	lsr	r7, r5, #1
   562e8:	add	r2, r7, #1
   562ec:	str	r7, [r6, #12]
   562f0:	cmp	r2, r3
   562f4:	ldrlt	r3, [r6, #20]
   562f8:	strlt	r3, [r6, #16]
   562fc:	blt	56320 <fputs@plt+0x4527c>
   56300:	mov	r3, #1
   56304:	mov	r2, #0
   56308:	add	r1, r7, #2
   5630c:	mov	r0, r6
   56310:	strh	r3, [r6, #8]
   56314:	bl	24ba4 <fputs@plt+0x13b00>
   56318:	cmp	r0, #0
   5631c:	bne	54b94 <fputs@plt+0x43af0>
   56320:	mov	r2, r7
   56324:	mov	r1, r8
   56328:	ldr	r0, [r6, #16]
   5632c:	bl	10f18 <memcpy@plt>
   56330:	ldr	r3, [r6, #16]
   56334:	mov	r2, #0
   56338:	strb	r2, [r3, r5, lsr #1]
   5633c:	ldr	r3, [r6, #16]
   56340:	add	r7, r3, r7
   56344:	strb	r2, [r7, #1]
   56348:	ldr	r3, [sp, #224]	; 0xe0
   5634c:	ldr	r2, [pc, #-3456]	; 555d4 <fputs@plt+0x44530>
   56350:	and	r3, r3, #1
   56354:	lsl	r3, r3, #1
   56358:	ldrh	r3, [r2, r3]
   5635c:	strh	r3, [r6, #8]
   56360:	b	5460c <fputs@plt+0x43568>
   56364:	ldrb	r3, [r4, #3]
   56368:	tst	r3, #192	; 0xc0
   5636c:	beq	56388 <fputs@plt+0x452e4>
   56370:	cmp	r1, #11
   56374:	bls	56380 <fputs@plt+0x452dc>
   56378:	tst	r1, #1
   5637c:	beq	56398 <fputs@plt+0x452f4>
   56380:	tst	r3, #128	; 0x80
   56384:	bne	56398 <fputs@plt+0x452f4>
   56388:	mov	r0, r1
   5638c:	bl	14648 <fputs@plt+0x35a4>
   56390:	subs	r2, r0, #0
   56394:	bne	563a8 <fputs@plt+0x45304>
   56398:	mov	r2, r6
   5639c:	ldr	r0, [pc, #-3532]	; 555d8 <fputs@plt+0x44534>
   563a0:	bl	16420 <fputs@plt+0x537c>
   563a4:	b	5460c <fputs@plt+0x43568>
   563a8:	ldrb	r3, [r5, #4]
   563ac:	mov	r0, r7
   563b0:	str	r6, [sp]
   563b4:	ldr	r1, [sp, #48]	; 0x30
   563b8:	clz	r3, r3
   563bc:	lsr	r3, r3, #5
   563c0:	add	r1, r1, r8
   563c4:	ldr	r1, [r1, #-4]
   563c8:	bl	4318c <fputs@plt+0x320e8>
   563cc:	cmp	r0, #0
   563d0:	bne	5602c <fputs@plt+0x44f88>
   563d4:	mov	r2, r6
   563d8:	ldr	r0, [r6, #16]
   563dc:	ldr	r1, [sp, #224]	; 0xe0
   563e0:	bl	16420 <fputs@plt+0x537c>
   563e4:	ldrh	r3, [r6, #8]
   563e8:	bic	r3, r3, #4096	; 0x1000
   563ec:	strh	r3, [r6, #8]
   563f0:	b	5460c <fputs@plt+0x43568>
   563f4:	mov	r0, fp
   563f8:	b	5602c <fputs@plt+0x44f88>
   563fc:	ldr	r5, [r4, #4]
   56400:	mov	r3, #40	; 0x28
   56404:	ldr	r2, [sp, #24]
   56408:	ldr	r6, [r4, #16]
   5640c:	mla	r5, r3, r5, r2
   56410:	ldrb	r1, [r6], #1
   56414:	cmp	r1, #0
   56418:	beq	5460c <fputs@plt+0x43568>
   5641c:	mov	r0, r5
   56420:	ldr	r2, [sp, #40]	; 0x28
   56424:	add	r5, r5, #40	; 0x28
   56428:	bl	2b1c0 <fputs@plt+0x1a11c>
   5642c:	b	56410 <fputs@plt+0x4536c>
   56430:	ldr	r6, [r4, #4]
   56434:	mov	r3, #40	; 0x28
   56438:	ldr	r2, [sp, #24]
   5643c:	ldr	r1, [sp, #24]
   56440:	ldr	r5, [r4, #16]
   56444:	mla	r6, r3, r6, r2
   56448:	ldr	r2, [r4, #8]
   5644c:	cmp	r5, #0
   56450:	mla	r2, r3, r2, r6
   56454:	sub	r2, r2, #40	; 0x28
   56458:	str	r2, [sp, #92]	; 0x5c
   5645c:	ldrb	r2, [r9, #88]	; 0x58
   56460:	str	r2, [sp, #80]	; 0x50
   56464:	ldr	r2, [r4, #12]
   56468:	mla	r3, r3, r2, r1
   5646c:	str	r3, [sp, #32]
   56470:	bne	56520 <fputs@plt+0x4547c>
   56474:	ldr	r7, [sp, #92]	; 0x5c
   56478:	mov	r2, #0
   5647c:	mov	r3, #0
   56480:	mov	r5, #0
   56484:	strd	r2, [sp, #48]	; 0x30
   56488:	strd	r2, [sp, #72]	; 0x48
   5648c:	ldrh	r3, [r7, #8]
   56490:	tst	r3, #1
   56494:	and	ip, r3, #16384	; 0x4000
   56498:	bne	56634 <fputs@plt+0x45590>
   5649c:	tst	r3, #4
   564a0:	beq	56604 <fputs@plt+0x45560>
   564a4:	ldrd	r2, [r7]
   564a8:	cmp	r2, #0
   564ac:	sbcs	r1, r3, #0
   564b0:	mvnlt	r1, r2
   564b4:	strdge	r2, [sp, #56]	; 0x38
   564b8:	strlt	r1, [sp, #56]	; 0x38
   564bc:	mvnlt	r1, r3
   564c0:	strlt	r1, [sp, #60]	; 0x3c
   564c4:	ldrd	r0, [sp, #56]	; 0x38
   564c8:	cmp	r1, #0
   564cc:	cmpeq	r0, #127	; 0x7f
   564d0:	bhi	56548 <fputs@plt+0x454a4>
   564d4:	mov	r8, #0
   564d8:	and	r1, r2, #1
   564dc:	str	r1, [sp, #144]	; 0x90
   564e0:	str	r8, [sp, #148]	; 0x94
   564e4:	ldrd	r0, [sp, #144]	; 0x90
   564e8:	cmp	r1, r3
   564ec:	cmpeq	r0, r2
   564f0:	ldr	r2, [sp, #80]	; 0x50
   564f4:	moveq	r3, #1
   564f8:	movne	r3, r8
   564fc:	cmp	r2, #3
   56500:	movls	r3, #0
   56504:	andhi	r3, r3, #1
   56508:	cmp	r3, r8
   5650c:	ldrne	r3, [sp, #56]	; 0x38
   56510:	addne	r2, r3, #8
   56514:	bne	565ac <fputs@plt+0x45508>
   56518:	mov	r8, #1
   5651c:	b	56638 <fputs@plt+0x45594>
   56520:	mov	r0, r6
   56524:	ldrb	r1, [r5], #1
   56528:	add	r7, r0, #40	; 0x28
   5652c:	ldr	r2, [sp, #40]	; 0x28
   56530:	bl	2b1c0 <fputs@plt+0x1a11c>
   56534:	mov	r0, r7
   56538:	ldrb	r3, [r5]
   5653c:	cmp	r3, #0
   56540:	bne	56524 <fputs@plt+0x45480>
   56544:	b	56474 <fputs@plt+0x453d0>
   56548:	ldrd	r2, [sp, #56]	; 0x38
   5654c:	mov	r1, #0
   56550:	movw	r0, #32767	; 0x7fff
   56554:	cmp	r3, r1
   56558:	cmpeq	r2, r0
   5655c:	bls	56640 <fputs@plt+0x4559c>
   56560:	ldr	r0, [pc, #-3980]	; 555dc <fputs@plt+0x44538>
   56564:	mov	r1, #0
   56568:	cmp	r3, r1
   5656c:	cmpeq	r2, r0
   56570:	bls	56648 <fputs@plt+0x455a4>
   56574:	mov	r1, #0
   56578:	mvn	r0, #-2147483648	; 0x80000000
   5657c:	cmp	r3, r1
   56580:	cmpeq	r2, r0
   56584:	bls	56650 <fputs@plt+0x455ac>
   56588:	ldrd	r0, [sp, #56]	; 0x38
   5658c:	movw	r3, #32767	; 0x7fff
   56590:	mvn	r2, #0
   56594:	cmp	r1, r3
   56598:	cmpeq	r0, r2
   5659c:	movls	r8, #6
   565a0:	movhi	r8, #8
   565a4:	movls	r2, #5
   565a8:	movhi	r2, #6
   565ac:	cmp	ip, #0
   565b0:	str	r2, [r7, #28]
   565b4:	beq	565dc <fputs@plt+0x45538>
   565b8:	ldrd	r0, [sp, #72]	; 0x48
   565bc:	orrs	r3, r0, r1
   565c0:	beq	56658 <fputs@plt+0x455b4>
   565c4:	mov	r0, r7
   565c8:	str	r2, [sp, #128]	; 0x80
   565cc:	bl	24f30 <fputs@plt+0x13e8c>
   565d0:	cmp	r0, #0
   565d4:	ldr	r2, [sp, #128]	; 0x80
   565d8:	bne	54b94 <fputs@plt+0x43af0>
   565dc:	ldrd	r0, [sp, #72]	; 0x48
   565e0:	adds	r0, r0, r8
   565e4:	adc	r1, r1, #0
   565e8:	cmp	r2, #127	; 0x7f
   565ec:	movhi	r3, #0
   565f0:	strd	r0, [sp, #72]	; 0x48
   565f4:	movhi	r1, #1
   565f8:	bhi	56678 <fputs@plt+0x455d4>
   565fc:	mov	r1, #1
   56600:	b	56694 <fputs@plt+0x455f0>
   56604:	tst	r3, #8
   56608:	movne	r8, #8
   5660c:	movne	r2, #7
   56610:	bne	565ac <fputs@plt+0x45508>
   56614:	cmp	ip, #0
   56618:	ldr	r8, [r7, #12]
   5661c:	ubfx	r3, r3, #1, #1
   56620:	ldrne	r2, [r7]
   56624:	addne	r8, r8, r2
   56628:	add	r2, r8, #6
   5662c:	add	r2, r3, r2, lsl #1
   56630:	b	565ac <fputs@plt+0x45508>
   56634:	mov	r8, #0
   56638:	mov	r2, r8
   5663c:	b	565ac <fputs@plt+0x45508>
   56640:	mov	r8, #2
   56644:	b	56638 <fputs@plt+0x45594>
   56648:	mov	r8, #3
   5664c:	b	56638 <fputs@plt+0x45594>
   56650:	mov	r8, #4
   56654:	b	56638 <fputs@plt+0x45594>
   56658:	ldr	r3, [r7]
   5665c:	ldrd	r0, [sp, #48]	; 0x30
   56660:	sub	r8, r8, r3
   56664:	adds	r0, r0, r3
   56668:	adc	r1, r1, r3, asr #31
   5666c:	strd	r0, [sp, #48]	; 0x30
   56670:	b	565dc <fputs@plt+0x45538>
   56674:	add	r1, r1, #1
   56678:	lsr	r0, r2, #7
   5667c:	lsr	ip, r3, #7
   56680:	orr	r0, r0, r3, lsl #25
   56684:	mov	r3, ip
   56688:	mov	r2, r0
   5668c:	orrs	r0, r2, r3
   56690:	bne	56674 <fputs@plt+0x455d0>
   56694:	sub	r7, r7, #40	; 0x28
   56698:	add	r5, r5, r1
   5669c:	cmp	r6, r7
   566a0:	bls	5648c <fputs@plt+0x453e8>
   566a4:	cmp	r5, #126	; 0x7e
   566a8:	bgt	566b4 <fputs@plt+0x45610>
   566ac:	add	r5, r5, #1
   566b0:	b	56710 <fputs@plt+0x4566c>
   566b4:	asr	r3, r5, #31
   566b8:	mov	r2, r5
   566bc:	mov	r1, #1
   566c0:	lsr	r0, r2, #7
   566c4:	lsr	ip, r3, #7
   566c8:	orr	r0, r0, r3, lsl #25
   566cc:	mov	r3, ip
   566d0:	mov	r2, r0
   566d4:	orrs	r0, r2, r3
   566d8:	bne	5689c <fputs@plt+0x457f8>
   566dc:	add	r5, r5, r1
   566e0:	mov	r0, #1
   566e4:	asr	r3, r5, #31
   566e8:	mov	r2, r5
   566ec:	lsr	ip, r2, #7
   566f0:	lsr	lr, r3, #7
   566f4:	orr	ip, ip, r3, lsl #25
   566f8:	mov	r3, lr
   566fc:	mov	r2, ip
   56700:	orrs	ip, r2, r3
   56704:	bne	568a4 <fputs@plt+0x45800>
   56708:	cmp	r1, r0
   5670c:	blt	566ac <fputs@plt+0x45608>
   56710:	ldr	r1, [sp, #72]	; 0x48
   56714:	asr	r3, r5, #31
   56718:	mov	r2, r5
   5671c:	ldr	r0, [sl, #92]	; 0x5c
   56720:	strd	r2, [sp, #128]	; 0x80
   56724:	ldr	r2, [sp, #48]	; 0x30
   56728:	adds	r1, r5, r1
   5672c:	str	r1, [sp, #80]	; 0x50
   56730:	ldr	r1, [sp, #76]	; 0x4c
   56734:	adc	r1, r3, r1
   56738:	ldr	r3, [sp, #80]	; 0x50
   5673c:	adds	r3, r3, r2
   56740:	str	r3, [sp, #152]	; 0x98
   56744:	ldr	r3, [sp, #52]	; 0x34
   56748:	adc	r3, r1, r3
   5674c:	asr	r1, r0, #31
   56750:	str	r3, [sp, #156]	; 0x9c
   56754:	ldrd	r2, [sp, #152]	; 0x98
   56758:	cmp	r0, r2
   5675c:	sbcs	r3, r1, r3
   56760:	blt	54e20 <fputs@plt+0x43d7c>
   56764:	ldr	r0, [sp, #32]
   56768:	ldr	r1, [sp, #80]	; 0x50
   5676c:	bl	24cc4 <fputs@plt+0x13c20>
   56770:	cmp	r0, #0
   56774:	bne	54b94 <fputs@plt+0x43af0>
   56778:	ldr	r3, [sp, #32]
   5677c:	cmp	r5, #127	; 0x7f
   56780:	movle	r8, #1
   56784:	ldr	r3, [r3, #16]
   56788:	str	r3, [sp, #72]	; 0x48
   5678c:	ldrd	r2, [sp, #128]	; 0x80
   56790:	ldrle	r3, [sp, #72]	; 0x48
   56794:	strble	r5, [r3]
   56798:	ble	567a8 <fputs@plt+0x45704>
   5679c:	ldr	r0, [sp, #72]	; 0x48
   567a0:	bl	17af0 <fputs@plt+0x6a4c>
   567a4:	uxtb	r8, r0
   567a8:	ldr	r7, [r6, #28]
   567ac:	ldr	r3, [sp, #72]	; 0x48
   567b0:	cmp	r7, #127	; 0x7f
   567b4:	add	r0, r3, r8
   567b8:	strbls	r7, [r3, r8]
   567bc:	movls	r0, #1
   567c0:	bls	567d4 <fputs@plt+0x45730>
   567c4:	mov	r2, r7
   567c8:	mov	r3, #0
   567cc:	bl	17af0 <fputs@plt+0x6a4c>
   567d0:	uxtb	r0, r0
   567d4:	ldr	r3, [sp, #72]	; 0x48
   567d8:	add	r8, r8, r0
   567dc:	add	ip, r3, r5
   567e0:	sub	r3, r7, #1
   567e4:	cmp	r3, #6
   567e8:	bhi	568ac <fputs@plt+0x45808>
   567ec:	cmp	r7, #7
   567f0:	ldrdne	r2, [r6]
   567f4:	addeq	r3, sp, #296	; 0x128
   567f8:	addne	r1, sp, #296	; 0x128
   567fc:	ldreq	r1, [r6, #4]
   56800:	ldreq	r0, [r6]
   56804:	strdne	r2, [r1]
   56808:	stmiaeq	r3!, {r0, r1}
   5680c:	ldr	r3, [pc, #4064]	; 577f4 <fputs@plt+0x46750>
   56810:	ldr	r1, [sp, #300]	; 0x12c
   56814:	add	r7, r3, r7
   56818:	ldr	r3, [sp, #296]	; 0x128
   5681c:	ldrb	r7, [r7, #820]	; 0x334
   56820:	add	r2, ip, r7
   56824:	strb	r3, [r2, #-1]!
   56828:	lsr	r3, r3, #8
   5682c:	cmp	ip, r2
   56830:	orr	r3, r3, r1, lsl #24
   56834:	lsr	r1, r1, #8
   56838:	bne	56824 <fputs@plt+0x45780>
   5683c:	ldr	r3, [sp, #92]	; 0x5c
   56840:	add	r6, r6, #40	; 0x28
   56844:	add	r5, r5, r7
   56848:	cmp	r3, r6
   5684c:	bcs	567a8 <fputs@plt+0x45704>
   56850:	ldr	r3, [sp, #32]
   56854:	ldr	r2, [sp, #80]	; 0x50
   56858:	str	r2, [r3, #12]
   5685c:	mov	r3, #16
   56860:	ldr	r2, [sp, #32]
   56864:	strh	r3, [r2, #8]
   56868:	ldrd	r2, [sp, #48]	; 0x30
   5686c:	orrs	r3, r2, r3
   56870:	beq	5688c <fputs@plt+0x457e8>
   56874:	ldr	r3, [sp, #32]
   56878:	ldr	r2, [sp, #48]	; 0x30
   5687c:	str	r2, [r3]
   56880:	movw	r3, #16400	; 0x4010
   56884:	ldr	r2, [sp, #32]
   56888:	strh	r3, [r2, #8]
   5688c:	ldr	r2, [sp, #32]
   56890:	mov	r3, #1
   56894:	strb	r3, [r2, #10]
   56898:	b	5460c <fputs@plt+0x43568>
   5689c:	add	r1, r1, #1
   568a0:	b	566c0 <fputs@plt+0x4561c>
   568a4:	add	r0, r0, #1
   568a8:	b	566ec <fputs@plt+0x45648>
   568ac:	cmp	r7, #11
   568b0:	movls	r7, #0
   568b4:	bls	5683c <fputs@plt+0x45798>
   568b8:	ldr	r7, [r6, #12]
   568bc:	cmp	r7, #0
   568c0:	beq	5683c <fputs@plt+0x45798>
   568c4:	mov	r2, r7
   568c8:	mov	r0, ip
   568cc:	ldr	r1, [r6, #16]
   568d0:	bl	10f18 <memcpy@plt>
   568d4:	b	5683c <fputs@plt+0x45798>
   568d8:	ldr	r2, [r4, #4]
   568dc:	ldr	r3, [r9, #56]	; 0x38
   568e0:	ldr	r3, [r3, r2, lsl #2]
   568e4:	ldr	r7, [r3, #16]
   568e8:	ldr	r3, [r7, #52]	; 0x34
   568ec:	cmp	r3, #0
   568f0:	moveq	r5, #0
   568f4:	moveq	r6, r5
   568f8:	beq	56970 <fputs@plt+0x458cc>
   568fc:	mov	r0, r7
   56900:	mov	r5, #0
   56904:	bl	3ceb4 <fputs@plt+0x2be10>
   56908:	mov	fp, r0
   5690c:	mov	r6, r5
   56910:	cmp	fp, #0
   56914:	bne	554e4 <fputs@plt+0x44440>
   56918:	ldrsb	r3, [r7, #68]	; 0x44
   5691c:	add	r3, r3, #30
   56920:	ldr	r1, [r7, r3, lsl #2]
   56924:	ldrb	r0, [r1, #4]
   56928:	cmp	r0, #0
   5692c:	bne	5693c <fputs@plt+0x45898>
   56930:	ldrb	r3, [r1, #2]
   56934:	cmp	r3, #0
   56938:	bne	569bc <fputs@plt+0x45918>
   5693c:	ldrh	r2, [r1, #18]
   56940:	mov	r3, #0
   56944:	adds	r5, r5, r2
   56948:	adc	r6, r6, r3
   5694c:	cmp	r0, #0
   56950:	beq	569bc <fputs@plt+0x45918>
   56954:	ldrsb	r3, [r7, #68]	; 0x44
   56958:	mov	r0, r7
   5695c:	cmp	r3, #0
   56960:	bne	56988 <fputs@plt+0x458e4>
   56964:	bl	3ceb4 <fputs@plt+0x2be10>
   56968:	subs	fp, r0, #0
   5696c:	bne	554e4 <fputs@plt+0x44440>
   56970:	ldr	r1, [r4, #8]
   56974:	mov	fp, #0
   56978:	ldr	r0, [r9, #8]
   5697c:	bl	1bfec <fputs@plt+0xaf48>
   56980:	stm	r0, {r5, r6}
   56984:	b	5460c <fputs@plt+0x43568>
   56988:	bl	3bcf0 <fputs@plt+0x2ac4c>
   5698c:	ldrsb	r2, [r7, #68]	; 0x44
   56990:	add	r3, r2, #40	; 0x28
   56994:	add	r2, r2, #30
   56998:	ldr	r1, [r7, r2, lsl #2]
   5699c:	lsl	r3, r3, #1
   569a0:	add	r0, r7, r3
   569a4:	ldrh	r3, [r7, r3]
   569a8:	ldrh	r2, [r1, #18]
   569ac:	cmp	r2, r3
   569b0:	bls	56954 <fputs@plt+0x458b0>
   569b4:	add	r3, r3, #1
   569b8:	strh	r3, [r0]
   569bc:	ldrsb	r3, [r7, #68]	; 0x44
   569c0:	ldrh	r0, [r1, #18]
   569c4:	ldr	r2, [r1, #56]	; 0x38
   569c8:	add	r3, r7, r3, lsl #1
   569cc:	ldrh	r3, [r3, #80]	; 0x50
   569d0:	cmp	r0, r3
   569d4:	ldrbeq	r3, [r1, #5]
   569d8:	addeq	r2, r2, r3
   569dc:	ldreq	r1, [r2, #8]
   569e0:	beq	56a00 <fputs@plt+0x4595c>
   569e4:	lsl	r3, r3, #1
   569e8:	ldr	r0, [r1, #64]	; 0x40
   569ec:	ldrh	r3, [r0, r3]
   569f0:	rev16	r0, r3
   569f4:	ldrh	r3, [r1, #20]
   569f8:	and	r3, r3, r0
   569fc:	ldr	r1, [r2, r3]
   56a00:	rev	r1, r1
   56a04:	mov	r0, r7
   56a08:	bl	3cd70 <fputs@plt+0x2bccc>
   56a0c:	mov	fp, r0
   56a10:	b	56910 <fputs@plt+0x4586c>
   56a14:	ldr	r5, [r4, #4]
   56a18:	ldr	r7, [r4, #16]
   56a1c:	cmp	r5, #0
   56a20:	bne	56ae0 <fputs@plt+0x45a3c>
   56a24:	ldr	r3, [sl, #160]	; 0xa0
   56a28:	cmp	r3, #0
   56a2c:	ble	56a44 <fputs@plt+0x459a0>
   56a30:	ldr	r1, [pc, #3520]	; 577f8 <fputs@plt+0x46754>
   56a34:	mov	r0, r9
   56a38:	mov	fp, #5
   56a3c:	bl	365a8 <fputs@plt+0x25504>
   56a40:	b	554e4 <fputs@plt+0x44440>
   56a44:	mov	r0, r7
   56a48:	bl	15c88 <fputs@plt+0x4be4>
   56a4c:	ldr	r3, [sl, #432]	; 0x1b0
   56a50:	mov	r6, r0
   56a54:	mov	r1, r5
   56a58:	mov	r0, sl
   56a5c:	ldr	r2, [sl, #436]	; 0x1b4
   56a60:	add	r2, r2, r3
   56a64:	bl	19728 <fputs@plt+0x8684>
   56a68:	subs	fp, r0, #0
   56a6c:	bne	554e4 <fputs@plt+0x44440>
   56a70:	add	r2, r6, #33	; 0x21
   56a74:	mov	r3, fp
   56a78:	mov	r0, sl
   56a7c:	bl	1c810 <fputs@plt+0xb76c>
   56a80:	subs	r5, r0, #0
   56a84:	beq	5460c <fputs@plt+0x43568>
   56a88:	add	r0, r5, #32
   56a8c:	add	r2, r6, #1
   56a90:	mov	r1, r7
   56a94:	str	r0, [r5]
   56a98:	bl	10f18 <memcpy@plt>
   56a9c:	ldrb	r3, [sl, #67]	; 0x43
   56aa0:	add	r1, sl, #448	; 0x1c0
   56aa4:	cmp	r3, #0
   56aa8:	ldreq	r3, [sl, #432]	; 0x1b0
   56aac:	movne	r3, #1
   56ab0:	strbne	fp, [sl, #67]	; 0x43
   56ab4:	strbne	r3, [sl, #75]	; 0x4b
   56ab8:	addeq	r3, r3, #1
   56abc:	streq	r3, [sl, #432]	; 0x1b0
   56ac0:	ldr	r3, [sl, #424]	; 0x1a8
   56ac4:	str	r3, [r5, #24]
   56ac8:	ldrd	r2, [r1, #-8]
   56acc:	str	r5, [sl, #424]	; 0x1a8
   56ad0:	strd	r2, [r5, #8]
   56ad4:	ldrd	r2, [r1]
   56ad8:	strd	r2, [r5, #16]
   56adc:	b	5460c <fputs@plt+0x43568>
   56ae0:	ldr	r6, [sl, #424]	; 0x1a8
   56ae4:	mov	r3, #0
   56ae8:	str	r3, [sp, #32]
   56aec:	cmp	r6, #0
   56af0:	beq	5b328 <fputs@plt+0x4a284>
   56af4:	mov	r1, r7
   56af8:	ldr	r0, [r6]
   56afc:	bl	1233c <fputs@plt+0x1298>
   56b00:	subs	r8, r0, #0
   56b04:	bne	56b30 <fputs@plt+0x45a8c>
   56b08:	ldr	r2, [sl, #160]	; 0xa0
   56b0c:	cmp	r2, #0
   56b10:	movle	r3, #0
   56b14:	movgt	r3, #1
   56b18:	cmp	r5, #1
   56b1c:	movne	r3, #0
   56b20:	cmp	r3, #0
   56b24:	beq	56b44 <fputs@plt+0x45aa0>
   56b28:	ldr	r1, [pc, #3276]	; 577fc <fputs@plt+0x46758>
   56b2c:	b	56a34 <fputs@plt+0x45990>
   56b30:	ldr	r3, [sp, #32]
   56b34:	ldr	r6, [r6, #24]
   56b38:	add	r3, r3, #1
   56b3c:	str	r3, [sp, #32]
   56b40:	b	56aec <fputs@plt+0x45a48>
   56b44:	ldr	r7, [r6, #24]
   56b48:	cmp	r7, #0
   56b4c:	bne	56c14 <fputs@plt+0x45b70>
   56b50:	ldrb	r3, [sl, #75]	; 0x4b
   56b54:	cmp	r3, #0
   56b58:	beq	56c14 <fputs@plt+0x45b70>
   56b5c:	cmp	r5, #1
   56b60:	bne	56c98 <fputs@plt+0x45bf4>
   56b64:	mov	r1, r5
   56b68:	mov	r0, r9
   56b6c:	bl	365e8 <fputs@plt+0x25544>
   56b70:	subs	fp, r0, #0
   56b74:	bne	54888 <fputs@plt+0x437e4>
   56b78:	mov	r0, r9
   56b7c:	strb	r5, [sl, #67]	; 0x43
   56b80:	bl	453e8 <fputs@plt+0x34344>
   56b84:	cmp	r0, #5
   56b88:	mov	fp, r0
   56b8c:	bne	56bb0 <fputs@plt+0x45b0c>
   56b90:	ldr	r3, [sp, #28]
   56b94:	sub	r4, r4, r3
   56b98:	asr	r2, r4, #2
   56b9c:	ldr	r4, [pc, #3164]	; 57800 <fputs@plt+0x4675c>
   56ba0:	mul	r4, r4, r2
   56ba4:	str	r4, [r9, #76]	; 0x4c
   56ba8:	strb	r7, [sl, #67]	; 0x43
   56bac:	b	54854 <fputs@plt+0x437b0>
   56bb0:	strb	r7, [sl, #75]	; 0x4b
   56bb4:	mov	r7, r5
   56bb8:	ldr	fp, [r9, #80]	; 0x50
   56bbc:	ldr	r1, [sl, #424]	; 0x1a8
   56bc0:	cmp	r1, r6
   56bc4:	bne	56d00 <fputs@plt+0x45c5c>
   56bc8:	cmp	r5, #1
   56bcc:	bne	56d20 <fputs@plt+0x45c7c>
   56bd0:	ldr	r3, [r6, #24]
   56bd4:	mov	r1, r6
   56bd8:	mov	r0, sl
   56bdc:	str	r3, [sl, #424]	; 0x1a8
   56be0:	bl	1b744 <fputs@plt+0xa6a0>
   56be4:	cmp	r7, #0
   56be8:	ldreq	r3, [sl, #432]	; 0x1b0
   56bec:	subeq	r3, r3, #1
   56bf0:	streq	r3, [sl, #432]	; 0x1b0
   56bf4:	bne	55894 <fputs@plt+0x447f0>
   56bf8:	mov	r1, r5
   56bfc:	mov	r0, sl
   56c00:	ldr	r2, [sp, #32]
   56c04:	bl	19728 <fputs@plt+0x8684>
   56c08:	subs	fp, r0, #0
   56c0c:	beq	5460c <fputs@plt+0x43568>
   56c10:	b	554e4 <fputs@plt+0x44440>
   56c14:	mov	r7, r8
   56c18:	ldr	r2, [sp, #32]
   56c1c:	cmp	r5, #2
   56c20:	ldr	r3, [sl, #432]	; 0x1b0
   56c24:	sub	r3, r3, r2
   56c28:	sub	r3, r3, #1
   56c2c:	str	r3, [sp, #32]
   56c30:	movne	r3, #0
   56c34:	bne	56c60 <fputs@plt+0x45bbc>
   56c38:	ldr	r3, [sl, #24]
   56c3c:	and	r3, r3, #2
   56c40:	str	r3, [sp, #48]	; 0x30
   56c44:	mov	r3, #0
   56c48:	ldr	r2, [sl, #20]
   56c4c:	cmp	r2, r3
   56c50:	bgt	56ca0 <fputs@plt+0x45bfc>
   56c54:	ldr	r3, [sp, #48]	; 0x30
   56c58:	adds	r3, r3, #0
   56c5c:	movne	r3, #1
   56c60:	str	r3, [sp, #48]	; 0x30
   56c64:	ldr	r3, [sl, #20]
   56c68:	cmp	r3, r8
   56c6c:	bgt	56cd8 <fputs@plt+0x45c34>
   56c70:	ldr	r3, [sp, #48]	; 0x30
   56c74:	cmp	r3, #0
   56c78:	beq	56bbc <fputs@plt+0x45b18>
   56c7c:	mov	r0, sl
   56c80:	bl	14668 <fputs@plt+0x35c4>
   56c84:	bl	1ff60 <fputs@plt+0xeebc>
   56c88:	ldr	r3, [sl, #24]
   56c8c:	orr	r3, r3, #2
   56c90:	str	r3, [sl, #24]
   56c94:	b	56bbc <fputs@plt+0x45b18>
   56c98:	mov	r7, #1
   56c9c:	b	56c18 <fputs@plt+0x45b74>
   56ca0:	ldr	r2, [sl, #16]
   56ca4:	mov	r1, #516	; 0x204
   56ca8:	str	r3, [sp, #72]	; 0x48
   56cac:	add	r0, r2, r3, lsl #4
   56cb0:	ldr	r3, [sp, #48]	; 0x30
   56cb4:	ldr	r0, [r0, #4]
   56cb8:	clz	r2, r3
   56cbc:	lsr	r2, r2, #5
   56cc0:	bl	42b2c <fputs@plt+0x31a88>
   56cc4:	subs	fp, r0, #0
   56cc8:	bne	554e4 <fputs@plt+0x44440>
   56ccc:	ldr	r3, [sp, #72]	; 0x48
   56cd0:	add	r3, r3, #1
   56cd4:	b	56c48 <fputs@plt+0x45ba4>
   56cd8:	ldr	r3, [sl, #16]
   56cdc:	mov	r1, r5
   56ce0:	ldr	r2, [sp, #32]
   56ce4:	add	r3, r3, r8, lsl #4
   56ce8:	ldr	r0, [r3, #4]
   56cec:	bl	3db1c <fputs@plt+0x2ca78>
   56cf0:	subs	fp, r0, #0
   56cf4:	bne	554e4 <fputs@plt+0x44440>
   56cf8:	add	r8, r8, #1
   56cfc:	b	56c64 <fputs@plt+0x45bc0>
   56d00:	ldr	r3, [r1, #24]
   56d04:	mov	r0, sl
   56d08:	str	r3, [sl, #424]	; 0x1a8
   56d0c:	bl	1b744 <fputs@plt+0xa6a0>
   56d10:	ldr	r3, [sl, #432]	; 0x1b0
   56d14:	sub	r3, r3, #1
   56d18:	str	r3, [sl, #432]	; 0x1b0
   56d1c:	b	56bbc <fputs@plt+0x45b18>
   56d20:	ldrd	r2, [r6, #8]
   56d24:	add	r1, sl, #448	; 0x1c0
   56d28:	eor	r7, r7, #1
   56d2c:	cmp	r5, #2
   56d30:	orreq	r7, r7, #1
   56d34:	cmp	r7, #0
   56d38:	strd	r2, [r1, #-8]
   56d3c:	ldrd	r2, [r6, #16]
   56d40:	strd	r2, [r1]
   56d44:	beq	55894 <fputs@plt+0x447f0>
   56d48:	b	56bf8 <fputs@plt+0x45b54>
   56d4c:	ldrb	r2, [sl, #67]	; 0x43
   56d50:	ldr	r5, [r4, #4]
   56d54:	ldr	r3, [r4, #8]
   56d58:	cmp	r2, r5
   56d5c:	beq	56e04 <fputs@plt+0x45d60>
   56d60:	cmp	r3, #0
   56d64:	beq	56db4 <fputs@plt+0x45d10>
   56d68:	mov	r1, #516	; 0x204
   56d6c:	mov	r0, sl
   56d70:	bl	42cd4 <fputs@plt+0x31c30>
   56d74:	mov	r3, #1
   56d78:	strb	r3, [sl, #67]	; 0x43
   56d7c:	mov	r0, r9
   56d80:	bl	453e8 <fputs@plt+0x34344>
   56d84:	cmp	r0, #5
   56d88:	mov	fp, r0
   56d8c:	bne	56de8 <fputs@plt+0x45d44>
   56d90:	ldr	r3, [sp, #28]
   56d94:	rsb	r5, r5, #1
   56d98:	sub	r4, r4, r3
   56d9c:	asr	r2, r4, #2
   56da0:	ldr	r4, [pc, #2648]	; 57800 <fputs@plt+0x4675c>
   56da4:	mul	r4, r4, r2
   56da8:	str	r4, [r9, #76]	; 0x4c
   56dac:	strb	r5, [sl, #67]	; 0x43
   56db0:	b	54854 <fputs@plt+0x437b0>
   56db4:	cmp	r5, #0
   56db8:	beq	56dcc <fputs@plt+0x45d28>
   56dbc:	ldr	r3, [sl, #160]	; 0xa0
   56dc0:	cmp	r3, #0
   56dc4:	ldrgt	r1, [pc, #2616]	; 57804 <fputs@plt+0x46760>
   56dc8:	bgt	56a34 <fputs@plt+0x45990>
   56dcc:	mov	r1, #1
   56dd0:	mov	r0, r9
   56dd4:	bl	365e8 <fputs@plt+0x25544>
   56dd8:	subs	fp, r0, #0
   56ddc:	bne	54888 <fputs@plt+0x437e4>
   56de0:	strb	r5, [sl, #67]	; 0x43
   56de4:	b	56d7c <fputs@plt+0x45cd8>
   56de8:	mov	r0, sl
   56dec:	bl	1bc7c <fputs@plt+0xabd8>
   56df0:	ldr	r3, [r9, #80]	; 0x50
   56df4:	cmp	r3, #0
   56df8:	moveq	fp, #101	; 0x65
   56dfc:	movne	fp, #1
   56e00:	b	54888 <fputs@plt+0x437e4>
   56e04:	cmp	r2, #0
   56e08:	ldreq	r1, [pc, #2552]	; 57808 <fputs@plt+0x46764>
   56e0c:	beq	56e20 <fputs@plt+0x45d7c>
   56e10:	cmp	r3, #0
   56e14:	ldr	r2, [pc, #2544]	; 5780c <fputs@plt+0x46768>
   56e18:	ldr	r1, [pc, #2544]	; 57810 <fputs@plt+0x4676c>
   56e1c:	moveq	r1, r2
   56e20:	mov	r0, r9
   56e24:	bl	365a8 <fputs@plt+0x25504>
   56e28:	mov	fp, #1
   56e2c:	b	554e4 <fputs@plt+0x44440>
   56e30:	ldr	r1, [r4, #8]
   56e34:	cmp	r1, #0
   56e38:	beq	56e48 <fputs@plt+0x45da4>
   56e3c:	ldr	r3, [sl, #24]
   56e40:	tst	r3, #33554432	; 0x2000000
   56e44:	bne	57000 <fputs@plt+0x45f5c>
   56e48:	ldr	r2, [r4, #4]
   56e4c:	ldr	r3, [sl, #16]
   56e50:	add	r3, r3, r2, lsl #4
   56e54:	ldr	r5, [r3, #4]
   56e58:	cmp	r5, #0
   56e5c:	beq	56ff4 <fputs@plt+0x45f50>
   56e60:	mov	r0, r5
   56e64:	bl	3dcd4 <fputs@plt+0x2cc30>
   56e68:	uxtb	r3, r0
   56e6c:	mov	fp, r0
   56e70:	cmp	r3, #5
   56e74:	bne	56e94 <fputs@plt+0x45df0>
   56e78:	ldr	r3, [sp, #28]
   56e7c:	sub	r4, r4, r3
   56e80:	asr	r2, r4, #2
   56e84:	ldr	r4, [pc, #2420]	; 57800 <fputs@plt+0x4675c>
   56e88:	mul	r4, r4, r2
   56e8c:	str	r4, [r9, #76]	; 0x4c
   56e90:	b	54854 <fputs@plt+0x437b0>
   56e94:	cmp	r0, #0
   56e98:	bne	554e4 <fputs@plt+0x44440>
   56e9c:	ldr	r3, [r4, #8]
   56ea0:	cmp	r3, #0
   56ea4:	beq	56f50 <fputs@plt+0x45eac>
   56ea8:	ldrb	r3, [r9, #89]	; 0x59
   56eac:	tst	r3, #16
   56eb0:	beq	56f50 <fputs@plt+0x45eac>
   56eb4:	ldrb	r3, [sl, #67]	; 0x43
   56eb8:	cmp	r3, #0
   56ebc:	beq	56ecc <fputs@plt+0x45e28>
   56ec0:	ldr	r3, [sl, #156]	; 0x9c
   56ec4:	cmp	r3, #1
   56ec8:	ble	56f50 <fputs@plt+0x45eac>
   56ecc:	ldr	r3, [r9, #104]	; 0x68
   56ed0:	cmp	r3, #0
   56ed4:	bne	56ef0 <fputs@plt+0x45e4c>
   56ed8:	ldr	r2, [sl, #432]	; 0x1b0
   56edc:	ldr	r3, [sl, #436]	; 0x1b4
   56ee0:	add	r3, r3, #1
   56ee4:	str	r3, [sl, #436]	; 0x1b4
   56ee8:	add	r3, r2, r3
   56eec:	str	r3, [r9, #104]	; 0x68
   56ef0:	ldr	r2, [r9, #104]	; 0x68
   56ef4:	mov	r1, #0
   56ef8:	mov	r0, sl
   56efc:	sub	r2, r2, #1
   56f00:	bl	19728 <fputs@plt+0x8684>
   56f04:	subs	fp, r0, #0
   56f08:	bne	56f3c <fputs@plt+0x45e98>
   56f0c:	ldrd	r2, [r5]
   56f10:	ldr	r1, [r9, #104]	; 0x68
   56f14:	ldr	r0, [r3]
   56f18:	str	r2, [r3, #4]
   56f1c:	ldr	r3, [r0, #104]	; 0x68
   56f20:	cmp	r1, r3
   56f24:	ble	56f3c <fputs@plt+0x45e98>
   56f28:	ldrb	r3, [r0, #6]
   56f2c:	cmp	r3, #0
   56f30:	beq	56f3c <fputs@plt+0x45e98>
   56f34:	bl	1e9b8 <fputs@plt+0xd914>
   56f38:	mov	fp, r0
   56f3c:	add	r1, sl, #448	; 0x1c0
   56f40:	ldrd	r2, [r1, #-8]
   56f44:	strd	r2, [r9, #152]	; 0x98
   56f48:	ldrd	r2, [r1]
   56f4c:	strd	r2, [r9, #160]	; 0xa0
   56f50:	add	r2, sp, #296	; 0x128
   56f54:	mov	r0, r5
   56f58:	mov	r1, #1
   56f5c:	bl	1723c <fputs@plt+0x6198>
   56f60:	ldr	r2, [r4, #4]
   56f64:	ldr	r3, [sl, #16]
   56f68:	add	r3, r3, r2, lsl #4
   56f6c:	ldr	r3, [r3, #12]
   56f70:	ldr	r0, [r3, #4]
   56f74:	ldrb	r3, [r4, #3]
   56f78:	cmp	r3, #0
   56f7c:	beq	55894 <fputs@plt+0x447f0>
   56f80:	ldr	r2, [r4, #12]
   56f84:	ldr	r3, [sp, #296]	; 0x128
   56f88:	cmp	r2, r3
   56f8c:	bne	56f9c <fputs@plt+0x45ef8>
   56f90:	ldr	r3, [r4, #16]
   56f94:	cmp	r3, r0
   56f98:	beq	55894 <fputs@plt+0x447f0>
   56f9c:	mov	r0, sl
   56fa0:	ldr	r1, [r9, #44]	; 0x2c
   56fa4:	bl	1b744 <fputs@plt+0xa6a0>
   56fa8:	ldr	r1, [pc, #2148]	; 57814 <fputs@plt+0x46770>
   56fac:	mov	r0, sl
   56fb0:	bl	1db50 <fputs@plt+0xcaac>
   56fb4:	ldr	r1, [r4, #4]
   56fb8:	ldr	r3, [sl, #16]
   56fbc:	add	r3, r3, r1, lsl #4
   56fc0:	ldr	r3, [r3, #12]
   56fc4:	ldr	r2, [r3]
   56fc8:	str	r0, [r9, #44]	; 0x2c
   56fcc:	ldr	r3, [sp, #296]	; 0x128
   56fd0:	cmp	r2, r3
   56fd4:	beq	56fe0 <fputs@plt+0x45f3c>
   56fd8:	mov	r0, sl
   56fdc:	bl	1ffbc <fputs@plt+0xef18>
   56fe0:	ldrb	r3, [r9, #87]	; 0x57
   56fe4:	mov	fp, #17
   56fe8:	orr	r3, r3, #1
   56fec:	strb	r3, [r9, #87]	; 0x57
   56ff0:	b	554e4 <fputs@plt+0x44440>
   56ff4:	mov	r0, r5
   56ff8:	str	r5, [sp, #296]	; 0x128
   56ffc:	b	56f74 <fputs@plt+0x45ed0>
   57000:	mov	fp, #8
   57004:	b	554e4 <fputs@plt+0x44440>
   57008:	ldr	r2, [r4, #4]
   5700c:	ldr	r3, [sl, #16]
   57010:	ldr	r1, [r4, #12]
   57014:	add	r3, r3, r2, lsl #4
   57018:	add	r2, sp, #296	; 0x128
   5701c:	ldr	r0, [r3, #4]
   57020:	bl	1723c <fputs@plt+0x6198>
   57024:	ldr	r1, [r4, #8]
   57028:	ldr	r0, [r9, #8]
   5702c:	bl	1bfec <fputs@plt+0xaf48>
   57030:	ldr	r2, [sp, #296]	; 0x128
   57034:	asr	r3, r2, #31
   57038:	strd	r2, [r0]
   5703c:	b	5460c <fputs@plt+0x43568>
   57040:	ldr	r3, [r4, #4]
   57044:	ldr	r5, [sl, #16]
   57048:	ldr	r1, [r4, #8]
   5704c:	ldr	r2, [r4, #12]
   57050:	add	r5, r5, r3, lsl #4
   57054:	ldr	r0, [r5, #4]
   57058:	bl	3e320 <fputs@plt+0x2d27c>
   5705c:	ldr	r3, [r4, #8]
   57060:	mov	fp, r0
   57064:	cmp	r3, #1
   57068:	bne	570a8 <fputs@plt+0x46004>
   5706c:	ldr	r3, [r5, #12]
   57070:	ldr	r2, [r4, #12]
   57074:	str	r2, [r3]
   57078:	ldr	r3, [sl, #24]
   5707c:	orr	r3, r3, #2
   57080:	str	r3, [sl, #24]
   57084:	ldr	r3, [r4, #4]
   57088:	cmp	r3, #1
   5708c:	bne	55894 <fputs@plt+0x447f0>
   57090:	mov	r0, sl
   57094:	bl	14668 <fputs@plt+0x35c4>
   57098:	ldrb	r3, [r9, #87]	; 0x57
   5709c:	bfc	r3, #0, #1
   570a0:	strb	r3, [r9, #87]	; 0x57
   570a4:	b	55894 <fputs@plt+0x447f0>
   570a8:	cmp	r3, #2
   570ac:	ldreq	r2, [r4, #12]
   570b0:	ldreq	r3, [r5, #12]
   570b4:	strbeq	r2, [r3, #76]	; 0x4c
   570b8:	b	57084 <fputs@plt+0x45fe0>
   570bc:	ldr	r2, [r4, #4]
   570c0:	ldr	r3, [r9, #56]	; 0x38
   570c4:	ldr	r5, [r3, r2, lsl #2]
   570c8:	cmp	r5, #0
   570cc:	beq	570e0 <fputs@plt+0x4603c>
   570d0:	ldr	r3, [r4, #8]
   570d4:	ldr	r2, [r5, #8]
   570d8:	cmp	r2, r3
   570dc:	beq	571d4 <fputs@plt+0x46130>
   570e0:	ldrb	r6, [r9, #87]	; 0x57
   570e4:	ands	r6, r6, #1
   570e8:	bne	5b2d4 <fputs@plt+0x4a230>
   570ec:	ldr	r3, [sl, #16]
   570f0:	cmp	r7, #55	; 0x37
   570f4:	ldr	r5, [r4, #12]
   570f8:	ldrb	r2, [r4, #3]
   570fc:	ldr	r8, [r4, #8]
   57100:	add	r3, r3, r5, lsl #4
   57104:	ldr	fp, [r3, #4]
   57108:	bne	57128 <fputs@plt+0x46084>
   5710c:	and	r6, r2, #8
   57110:	ldr	r3, [r3, #12]
   57114:	orr	r6, r6, #4
   57118:	ldrb	r1, [r9, #88]	; 0x58
   5711c:	ldrb	r3, [r3, #76]	; 0x4c
   57120:	cmp	r1, r3
   57124:	strbhi	r3, [r9, #88]	; 0x58
   57128:	tst	r2, #16
   5712c:	beq	5714c <fputs@plt+0x460a8>
   57130:	mov	r3, #40	; 0x28
   57134:	mul	r8, r3, r8
   57138:	ldr	r3, [sp, #24]
   5713c:	add	r0, r3, r8
   57140:	bl	186e0 <fputs@plt+0x763c>
   57144:	ldr	r3, [sp, #24]
   57148:	ldr	r8, [r3, r8]
   5714c:	ldrsb	r3, [r4, #1]
   57150:	cmn	r3, #6
   57154:	bne	571e8 <fputs@plt+0x46144>
   57158:	ldr	r7, [r4, #16]
   5715c:	ldrh	r2, [r7, #6]
   57160:	ldrh	r3, [r7, #8]
   57164:	add	r2, r2, r3
   57168:	mov	r3, #0
   5716c:	mov	r0, r9
   57170:	str	r3, [sp]
   57174:	mov	r3, r5
   57178:	ldr	r1, [r4, #4]
   5717c:	bl	45080 <fputs@plt+0x33fdc>
   57180:	subs	r5, r0, #0
   57184:	beq	54b94 <fputs@plt+0x43af0>
   57188:	mov	r3, #1
   5718c:	mov	r0, fp
   57190:	mov	r2, r6
   57194:	mov	r1, r8
   57198:	strb	r3, [r5, #2]
   5719c:	ldrb	r3, [r5, #5]
   571a0:	str	r8, [r5, #8]
   571a4:	orr	r3, r3, #4
   571a8:	strb	r3, [r5, #5]
   571ac:	ldr	r3, [r5, #16]
   571b0:	str	r3, [sp]
   571b4:	mov	r3, r7
   571b8:	bl	2d88c <fputs@plt+0x1c7e8>
   571bc:	str	r7, [r5, #24]
   571c0:	mov	fp, r0
   571c4:	ldrsb	r3, [r4, #1]
   571c8:	adds	r3, r3, #6
   571cc:	movne	r3, #1
   571d0:	strb	r3, [r5, #4]
   571d4:	ldrb	r3, [r4, #3]
   571d8:	ldr	r2, [r5, #16]
   571dc:	and	r3, r3, #3
   571e0:	strb	r3, [r2, #67]	; 0x43
   571e4:	b	55894 <fputs@plt+0x447f0>
   571e8:	cmn	r3, #14
   571ec:	movne	r2, #0
   571f0:	moveq	r7, #0
   571f4:	ldreq	r2, [r4, #16]
   571f8:	movne	r7, r2
   571fc:	b	57168 <fputs@plt+0x460c4>
   57200:	mov	r7, #0
   57204:	mvn	r3, #0
   57208:	mov	r0, r9
   5720c:	str	r7, [sp]
   57210:	ldmib	r4, {r1, r2}
   57214:	bl	45080 <fputs@plt+0x33fdc>
   57218:	subs	r5, r0, #0
   5721c:	beq	54b94 <fputs@plt+0x43af0>
   57220:	ldrb	r3, [r5, #5]
   57224:	mov	r6, #1
   57228:	mov	r2, sl
   5722c:	mov	r1, r7
   57230:	strb	r6, [r5, #2]
   57234:	orr	r3, r3, r6
   57238:	strb	r3, [r5, #5]
   5723c:	movw	r3, #1054	; 0x41e
   57240:	str	r3, [sp, #4]
   57244:	ldrb	r3, [r4, #3]
   57248:	orr	r3, r3, #5
   5724c:	str	r3, [sp]
   57250:	add	r3, r5, #20
   57254:	ldr	r0, [sl]
   57258:	bl	4821c <fputs@plt+0x37178>
   5725c:	subs	fp, r0, #0
   57260:	bne	554e4 <fputs@plt+0x44440>
   57264:	mov	r1, r6
   57268:	ldr	r0, [r5, #20]
   5726c:	bl	3dcd4 <fputs@plt+0x2cc30>
   57270:	subs	fp, r0, #0
   57274:	bne	554e4 <fputs@plt+0x44440>
   57278:	ldr	r7, [r4, #16]
   5727c:	ldr	r0, [r5, #20]
   57280:	cmp	r7, #0
   57284:	beq	572f0 <fputs@plt+0x4624c>
   57288:	ldrb	r2, [r4, #3]
   5728c:	add	r1, sp, #296	; 0x128
   57290:	orr	r2, r2, #2
   57294:	bl	428a8 <fputs@plt+0x31804>
   57298:	subs	fp, r0, #0
   5729c:	bne	572c4 <fputs@plt+0x46220>
   572a0:	ldr	r3, [r5, #16]
   572a4:	mov	r2, #4
   572a8:	ldr	r1, [sp, #296]	; 0x128
   572ac:	str	r7, [r5, #24]
   572b0:	str	r3, [sp]
   572b4:	mov	r3, r7
   572b8:	ldr	r0, [r5, #20]
   572bc:	bl	2d88c <fputs@plt+0x1c7e8>
   572c0:	mov	fp, r0
   572c4:	mov	r3, #0
   572c8:	strb	r3, [r5, #4]
   572cc:	cmp	fp, #0
   572d0:	bne	554e4 <fputs@plt+0x44440>
   572d4:	ldrb	r3, [r4, #3]
   572d8:	ldrb	r2, [r5, #5]
   572dc:	subs	r3, r3, #8
   572e0:	movne	r3, #1
   572e4:	bfi	r2, r3, #2, #1
   572e8:	strb	r2, [r5, #5]
   572ec:	b	5460c <fputs@plt+0x43568>
   572f0:	ldr	r3, [r5, #16]
   572f4:	mov	r2, #4
   572f8:	mov	r1, r6
   572fc:	str	r3, [sp]
   57300:	mov	r3, fp
   57304:	bl	2d88c <fputs@plt+0x1c7e8>
   57308:	mov	fp, r0
   5730c:	strb	r6, [r5, #4]
   57310:	b	572cc <fputs@plt+0x46228>
   57314:	mov	r3, #1
   57318:	mov	r0, r9
   5731c:	str	r3, [sp]
   57320:	mvn	r3, #0
   57324:	ldmib	r4, {r1, r2}
   57328:	bl	45080 <fputs@plt+0x33fdc>
   5732c:	subs	r8, r0, #0
   57330:	beq	54b94 <fputs@plt+0x43af0>
   57334:	mov	r0, sl
   57338:	ldr	r7, [r4, #12]
   5733c:	ldr	r3, [r4, #16]
   57340:	ldrh	r6, [r3, #6]
   57344:	str	r3, [r8, #24]
   57348:	add	r6, r6, #5
   5734c:	lsl	r6, r6, #2
   57350:	add	r2, r6, #136	; 0x88
   57354:	asr	r3, r2, #31
   57358:	bl	1d308 <fputs@plt+0xc264>
   5735c:	cmp	r0, #0
   57360:	mov	r5, r0
   57364:	str	r0, [r8, #16]
   57368:	beq	57db0 <fputs@plt+0x46d0c>
   5736c:	add	r0, r0, #136	; 0x88
   57370:	mov	r2, r6
   57374:	ldr	r1, [r8, #24]
   57378:	str	r0, [r5, #28]
   5737c:	bl	10f18 <memcpy@plt>
   57380:	mov	r3, #0
   57384:	cmp	r7, r3
   57388:	str	r3, [r5, #148]	; 0x94
   5738c:	beq	573ac <fputs@plt+0x46308>
   57390:	ldrh	r3, [r5, #144]	; 0x90
   57394:	uxth	r7, r7
   57398:	ldrh	r2, [r5, #142]	; 0x8e
   5739c:	strh	r7, [r5, #142]	; 0x8e
   573a0:	add	r3, r3, r2
   573a4:	sub	r3, r3, r7
   573a8:	strh	r3, [r5, #144]	; 0x90
   573ac:	ldr	r2, [sl, #16]
   573b0:	ldr	r3, [r2, #4]
   573b4:	ldr	r3, [r3, #4]
   573b8:	ldr	r0, [r3, #32]
   573bc:	mov	r3, #0
   573c0:	str	r5, [r5, #72]	; 0x48
   573c4:	strb	r3, [r5, #57]	; 0x39
   573c8:	mvn	r3, #65024	; 0xfe00
   573cc:	str	r0, [r5, #12]
   573d0:	str	sl, [r5, #24]
   573d4:	strh	r3, [r5, #58]	; 0x3a
   573d8:	ldrb	r3, [sl, #68]	; 0x44
   573dc:	cmp	r3, #2
   573e0:	beq	57440 <fputs@plt+0x4639c>
   573e4:	ldr	r1, [pc, #1068]	; 57818 <fputs@plt+0x46774>
   573e8:	ldr	r2, [r2, #12]
   573ec:	ldr	r3, [r1, #224]	; 0xe0
   573f0:	ldr	r2, [r2, #80]	; 0x50
   573f4:	mul	ip, r3, r0
   573f8:	cmp	r3, r2
   573fc:	movlt	r3, r2
   57400:	str	ip, [r5]
   57404:	smull	r2, r3, r3, r0
   57408:	cmp	r2, #536870913	; 0x20000001
   5740c:	sbcs	ip, r3, #0
   57410:	ldr	r3, [r1, #192]	; 0xc0
   57414:	movge	r2, #536870912	; 0x20000000
   57418:	str	r2, [r5, #4]
   5741c:	cmp	r3, #0
   57420:	bne	57440 <fputs@plt+0x4639c>
   57424:	asr	r1, r0, #31
   57428:	str	r0, [r5, #52]	; 0x34
   5742c:	bl	1c538 <fputs@plt+0xb494>
   57430:	cmp	r0, #0
   57434:	str	r0, [r5, #40]	; 0x28
   57438:	moveq	fp, #7
   5743c:	beq	57444 <fputs@plt+0x463a0>
   57440:	mov	fp, #0
   57444:	ldrh	r3, [r5, #142]	; 0x8e
   57448:	ldrh	r2, [r5, #144]	; 0x90
   5744c:	add	r3, r3, r2
   57450:	cmp	r3, #12
   57454:	bgt	55894 <fputs@plt+0x447f0>
   57458:	ldr	r3, [r5, #156]	; 0x9c
   5745c:	cmp	r3, #0
   57460:	beq	57470 <fputs@plt+0x463cc>
   57464:	ldr	r2, [sl, #8]
   57468:	cmp	r3, r2
   5746c:	bne	55894 <fputs@plt+0x447f0>
   57470:	mov	r3, #3
   57474:	strb	r3, [r5, #60]	; 0x3c
   57478:	b	55894 <fputs@plt+0x447f0>
   5747c:	ldr	r2, [r4, #4]
   57480:	ldr	r3, [r9, #56]	; 0x38
   57484:	ldr	r1, [r3, r2, lsl #2]
   57488:	ldrd	r2, [r1, #32]
   5748c:	adds	ip, r2, #1
   57490:	adc	r0, r3, #0
   57494:	str	ip, [r1, #32]
   57498:	str	r0, [r1, #36]	; 0x24
   5749c:	orrs	r3, r2, r3
   574a0:	bne	5460c <fputs@plt+0x43568>
   574a4:	b	545f8 <fputs@plt+0x43554>
   574a8:	mov	r3, #3
   574ac:	mov	r0, r9
   574b0:	str	r3, [sp]
   574b4:	mvn	r3, #0
   574b8:	ldr	r1, [r4, #4]
   574bc:	ldr	r2, [r4, #12]
   574c0:	bl	45080 <fputs@plt+0x33fdc>
   574c4:	cmp	r0, #0
   574c8:	beq	54b94 <fputs@plt+0x43af0>
   574cc:	mov	r3, #1
   574d0:	strb	r3, [r0, #2]
   574d4:	ldr	r2, [r4, #8]
   574d8:	strb	r3, [r0, #4]
   574dc:	str	r2, [r0, #16]
   574e0:	b	5460c <fputs@plt+0x43568>
   574e4:	ldr	r2, [r4, #4]
   574e8:	mov	r0, r9
   574ec:	ldr	r3, [r9, #56]	; 0x38
   574f0:	ldr	r1, [r3, r2, lsl #2]
   574f4:	bl	44ef4 <fputs@plt+0x33e50>
   574f8:	ldr	r2, [r4, #4]
   574fc:	mov	r1, #0
   57500:	ldr	r3, [r9, #56]	; 0x38
   57504:	str	r1, [r3, r2, lsl #2]
   57508:	b	5460c <fputs@plt+0x43568>
   5750c:	ldr	r2, [r4, #4]
   57510:	mov	r1, #0
   57514:	mov	r8, r7
   57518:	ldr	r3, [r9, #56]	; 0x38
   5751c:	ldr	r0, [sp, #24]
   57520:	ldr	r5, [r3, r2, lsl #2]
   57524:	mov	r3, #40	; 0x28
   57528:	strb	r1, [r5, #2]
   5752c:	ldr	r2, [r4, #12]
   57530:	mla	r6, r3, r2, r0
   57534:	ldrb	r2, [r5, #4]
   57538:	ldrh	r3, [r6, #8]
   5753c:	cmp	r2, r1
   57540:	beq	575d8 <fputs@plt+0x46534>
   57544:	and	r3, r3, #14
   57548:	cmp	r3, #2
   5754c:	bne	57558 <fputs@plt+0x464b4>
   57550:	mov	r0, r6
   57554:	bl	14688 <fputs@plt+0x35e4>
   57558:	mov	r0, r6
   5755c:	bl	1863c <fputs@plt+0x7598>
   57560:	ldrh	r3, [r6, #8]
   57564:	strd	r0, [sp, #32]
   57568:	tst	r3, #4
   5756c:	bne	57598 <fputs@plt+0x464f4>
   57570:	tst	r3, #8
   57574:	beq	545f8 <fputs@plt+0x43554>
   57578:	bl	6ee78 <fputs@plt+0x5ddd4>
   5757c:	vmov	d7, r0, r1
   57580:	vldr	d8, [r6]
   57584:	vcmpe.f64	d8, d7
   57588:	vmrs	APSR_nzcv, fpscr
   5758c:	bpl	575c8 <fputs@plt+0x46524>
   57590:	tst	r7, #1
   57594:	subeq	r8, r7, #1
   57598:	add	r3, sp, #224	; 0xe0
   5759c:	mov	r1, #0
   575a0:	stm	sp, {r1, r3}
   575a4:	ldr	r0, [r5, #16]
   575a8:	ldrd	r2, [sp, #32]
   575ac:	bl	41688 <fputs@plt+0x305e4>
   575b0:	ldrd	r2, [sp, #32]
   575b4:	subs	r7, r0, #0
   575b8:	strd	r2, [r5, #40]	; 0x28
   575bc:	beq	57664 <fputs@plt+0x465c0>
   575c0:	mov	fp, r7
   575c4:	b	554e4 <fputs@plt+0x44440>
   575c8:	ble	57598 <fputs@plt+0x464f4>
   575cc:	tst	r7, #1
   575d0:	addne	r8, r7, #1
   575d4:	b	57598 <fputs@plt+0x464f4>
   575d8:	ldr	r2, [r5, #16]
   575dc:	tst	r7, #1
   575e0:	ldr	r1, [r5, #24]
   575e4:	ldrb	r2, [r2, #67]	; 0x43
   575e8:	and	fp, r2, #2
   575ec:	ldr	r2, [r4, #16]
   575f0:	str	r1, [sp, #296]	; 0x128
   575f4:	add	r1, sp, #304	; 0x130
   575f8:	str	r6, [sp, #300]	; 0x12c
   575fc:	strh	r2, [r1]
   57600:	mvneq	r2, #0
   57604:	movne	r2, #1
   57608:	tst	r3, #16384	; 0x4000
   5760c:	strb	r2, [sp, #306]	; 0x132
   57610:	beq	5761c <fputs@plt+0x46578>
   57614:	mov	r0, r6
   57618:	bl	24f30 <fputs@plt+0x13e8c>
   5761c:	mov	r3, #0
   57620:	add	r2, sp, #224	; 0xe0
   57624:	add	r1, sp, #296	; 0x128
   57628:	str	r3, [sp]
   5762c:	str	r2, [sp, #4]
   57630:	mov	r2, #0
   57634:	strb	r3, [sp, #310]	; 0x136
   57638:	mov	r3, #0
   5763c:	ldr	r0, [r5, #16]
   57640:	bl	41688 <fputs@plt+0x305e4>
   57644:	subs	r7, r0, #0
   57648:	bne	575c0 <fputs@plt+0x4651c>
   5764c:	cmp	fp, #0
   57650:	beq	57664 <fputs@plt+0x465c0>
   57654:	ldrb	r3, [sp, #310]	; 0x136
   57658:	mov	r7, #1
   5765c:	cmp	r3, #0
   57660:	beq	576fc <fputs@plt+0x46658>
   57664:	mov	r3, #0
   57668:	cmp	r8, #64	; 0x40
   5766c:	strb	r3, [r5, #3]
   57670:	str	r3, [r5, #56]	; 0x38
   57674:	ldr	r3, [sp, #224]	; 0xe0
   57678:	ble	576c0 <fputs@plt+0x4661c>
   5767c:	cmp	r3, #0
   57680:	blt	5769c <fputs@plt+0x465f8>
   57684:	cmp	r8, #66	; 0x42
   57688:	cmpeq	r3, #0
   5768c:	movne	r8, #0
   57690:	moveq	r8, #1
   57694:	strne	r8, [sp, #224]	; 0xe0
   57698:	bne	576fc <fputs@plt+0x46658>
   5769c:	mov	r3, #0
   576a0:	add	r1, sp, #224	; 0xe0
   576a4:	str	r3, [sp, #224]	; 0xe0
   576a8:	ldr	r0, [r5, #16]
   576ac:	bl	41f2c <fputs@plt+0x30e88>
   576b0:	cmp	r0, #0
   576b4:	beq	576fc <fputs@plt+0x46658>
   576b8:	mov	r7, r0
   576bc:	b	575c0 <fputs@plt+0x4651c>
   576c0:	cmp	r3, #0
   576c4:	ldr	r0, [r5, #16]
   576c8:	bgt	576d8 <fputs@plt+0x46634>
   576cc:	cmp	r8, #63	; 0x3f
   576d0:	cmpeq	r3, #0
   576d4:	bne	576ec <fputs@plt+0x46648>
   576d8:	mov	r3, #0
   576dc:	add	r1, sp, #224	; 0xe0
   576e0:	str	r3, [sp, #224]	; 0xe0
   576e4:	bl	41d80 <fputs@plt+0x30cdc>
   576e8:	b	576b0 <fputs@plt+0x4660c>
   576ec:	ldrb	r3, [r0, #66]	; 0x42
   576f0:	subs	r3, r3, #1
   576f4:	movne	r3, #1
   576f8:	str	r3, [sp, #224]	; 0xe0
   576fc:	ldr	fp, [sp, #224]	; 0xe0
   57700:	cmp	fp, #0
   57704:	bne	57e08 <fputs@plt+0x46d64>
   57708:	cmp	r7, #0
   5770c:	addne	r4, r4, #20
   57710:	b	5460c <fputs@plt+0x43568>
   57714:	ldr	r2, [r4, #4]
   57718:	mov	r8, #40	; 0x28
   5771c:	ldr	r3, [r9, #56]	; 0x38
   57720:	ldr	r5, [r4, #12]
   57724:	ldr	r6, [r3, r2, lsl #2]
   57728:	ldr	r3, [sp, #24]
   5772c:	ldr	r0, [r6, #24]
   57730:	mla	r5, r8, r5, r3
   57734:	mov	r3, #0
   57738:	str	r3, [sp, #192]	; 0xc0
   5773c:	ldr	r2, [r4, #16]
   57740:	cmp	r2, r3
   57744:	ble	57840 <fputs@plt+0x4679c>
   57748:	add	r7, sp, #224	; 0xe0
   5774c:	strh	r2, [r7, #8]
   57750:	str	r5, [sp, #228]	; 0xe4
   57754:	mov	r5, r3
   57758:	str	r0, [sp, #224]	; 0xe0
   5775c:	ldrh	r3, [r7, #8]
   57760:	cmp	r3, r5
   57764:	bgt	57820 <fputs@plt+0x4677c>
   57768:	mov	r5, #0
   5776c:	strb	r5, [r7, #10]
   57770:	ldrb	r3, [r4]
   57774:	cmp	r3, #67	; 0x43
   57778:	ldrheq	r2, [r7, #8]
   5777c:	moveq	r1, #40	; 0x28
   57780:	beq	5789c <fputs@plt+0x467f8>
   57784:	add	r3, sp, #188	; 0xbc
   57788:	mov	r2, #0
   5778c:	mov	r1, r7
   57790:	str	r3, [sp, #4]
   57794:	mov	r3, #0
   57798:	str	r3, [sp]
   5779c:	mov	r3, #0
   577a0:	ldr	r0, [r6, #16]
   577a4:	bl	41688 <fputs@plt+0x305e4>
   577a8:	mov	fp, r0
   577ac:	mov	r0, sl
   577b0:	ldr	r1, [sp, #192]	; 0xc0
   577b4:	bl	1b744 <fputs@plt+0xa6a0>
   577b8:	cmp	fp, #0
   577bc:	bne	554e4 <fputs@plt+0x44440>
   577c0:	ldr	r3, [sp, #188]	; 0xbc
   577c4:	strb	fp, [r6, #3]
   577c8:	adds	r2, r3, #0
   577cc:	str	r3, [r6, #28]
   577d0:	movne	r2, #1
   577d4:	str	fp, [r6, #56]	; 0x38
   577d8:	strb	r2, [r6, #2]
   577dc:	ldrb	r2, [r4]
   577e0:	cmp	r2, #69	; 0x45
   577e4:	bne	578b4 <fputs@plt+0x46810>
   577e8:	cmp	r3, #0
   577ec:	bne	5460c <fputs@plt+0x43568>
   577f0:	b	545f8 <fputs@plt+0x43554>
   577f4:	muleq	r7, r0, r4
   577f8:	ldrdeq	r6, [r7], -sp
   577fc:	andeq	r6, r7, r0, lsl r6
   57800:	stclgt	12, cr12, [ip], {205}	; 0xcd
   57804:	andeq	r6, r7, r6, asr #12
   57808:	andeq	r6, r7, lr, lsr #9
   5780c:	andeq	r6, r7, r9, lsl #10
   57810:	ldrdeq	r6, [r7], -lr
   57814:	andeq	r6, r7, sp, ror r6
   57818:	andeq	sl, r8, r0, lsr #2
   5781c:	andeq	r3, r1, r7, asr #5
   57820:	ldr	r0, [sp, #228]	; 0xe4
   57824:	mla	r0, r8, r5, r0
   57828:	ldrh	r3, [r0, #8]
   5782c:	tst	r3, #16384	; 0x4000
   57830:	beq	57838 <fputs@plt+0x46794>
   57834:	bl	24f30 <fputs@plt+0x13e8c>
   57838:	add	r5, r5, #1
   5783c:	b	5775c <fputs@plt+0x466b8>
   57840:	add	r3, sp, #192	; 0xc0
   57844:	mov	r2, #183	; 0xb7
   57848:	add	r1, sp, #296	; 0x128
   5784c:	bl	1de28 <fputs@plt+0xcd84>
   57850:	subs	r7, r0, #0
   57854:	beq	54b94 <fputs@plt+0x43af0>
   57858:	ldrh	r3, [r5, #8]
   5785c:	tst	r3, #16384	; 0x4000
   57860:	beq	5786c <fputs@plt+0x467c8>
   57864:	mov	r0, r5
   57868:	bl	24f30 <fputs@plt+0x13e8c>
   5786c:	mov	r3, r7
   57870:	ldr	r1, [r5, #12]
   57874:	ldr	r2, [r5, #16]
   57878:	ldr	r0, [r6, #24]
   5787c:	bl	17bfc <fputs@plt+0x6b58>
   57880:	b	57768 <fputs@plt+0x466c4>
   57884:	ldr	r3, [r7, #4]
   57888:	mla	r3, r1, r5, r3
   5788c:	ldrh	r3, [r3, #8]
   57890:	tst	r3, #1
   57894:	bne	578ac <fputs@plt+0x46808>
   57898:	add	r5, r5, #1
   5789c:	cmp	r2, r5
   578a0:	bgt	57884 <fputs@plt+0x467e0>
   578a4:	mov	r5, #0
   578a8:	b	57784 <fputs@plt+0x466e0>
   578ac:	mov	r5, #1
   578b0:	b	57784 <fputs@plt+0x466e0>
   578b4:	orrs	r3, r3, r5
   578b8:	b	55944 <fputs@plt+0x448a0>
   578bc:	mov	r3, #40	; 0x28
   578c0:	ldr	r1, [r4, #4]
   578c4:	mov	r8, #0
   578c8:	ldr	r2, [r4, #12]
   578cc:	mul	r3, r3, r2
   578d0:	ldr	r2, [r9, #56]	; 0x38
   578d4:	ldr	r5, [r2, r1, lsl #2]
   578d8:	mov	r1, r8
   578dc:	ldr	r2, [sp, #24]
   578e0:	ldr	r0, [r5, #16]
   578e4:	str	r8, [sp, #296]	; 0x128
   578e8:	ldrd	r6, [r2, r3]
   578ec:	add	r3, sp, #296	; 0x128
   578f0:	str	r8, [sp]
   578f4:	str	r3, [sp, #4]
   578f8:	mov	r2, r6
   578fc:	mov	r3, r7
   57900:	bl	41688 <fputs@plt+0x305e4>
   57904:	strh	r8, [r5, #2]
   57908:	mov	fp, r0
   5790c:	strd	r6, [r5, #40]	; 0x28
   57910:	str	r8, [r5, #56]	; 0x38
   57914:	ldr	r3, [sp, #296]	; 0x128
   57918:	cmp	r3, r8
   5791c:	str	r3, [r5, #28]
   57920:	beq	55894 <fputs@plt+0x447f0>
   57924:	ldr	r3, [r4, #8]
   57928:	cmp	r3, r8
   5792c:	bne	545f8 <fputs@plt+0x43554>
   57930:	ldr	r0, [pc, #-284]	; 5781c <fputs@plt+0x46778>
   57934:	bl	2d494 <fputs@plt+0x1c3f0>
   57938:	mov	fp, r0
   5793c:	b	55894 <fputs@plt+0x447f0>
   57940:	ldr	r1, [r4, #8]
   57944:	ldr	r0, [r9, #8]
   57948:	bl	1bfec <fputs@plt+0xaf48>
   5794c:	ldr	r2, [r4, #4]
   57950:	ldr	r3, [r9, #56]	; 0x38
   57954:	ldr	r2, [r3, r2, lsl #2]
   57958:	ldr	r3, [r2, #32]
   5795c:	ldr	r1, [r2, #36]	; 0x24
   57960:	adds	lr, r3, #1
   57964:	adc	ip, r1, #0
   57968:	str	lr, [r2, #32]
   5796c:	str	ip, [r2, #36]	; 0x24
   57970:	str	r3, [r0]
   57974:	str	r1, [r0, #4]
   57978:	b	5460c <fputs@plt+0x43568>
   5797c:	mov	r2, #0
   57980:	mov	r3, #0
   57984:	ldr	r0, [r9, #8]
   57988:	add	r1, sp, #296	; 0x128
   5798c:	strd	r2, [r1]
   57990:	mov	r3, #0
   57994:	str	r3, [sp, #224]	; 0xe0
   57998:	ldr	r1, [r4, #8]
   5799c:	bl	1bfec <fputs@plt+0xaf48>
   579a0:	ldr	r2, [r4, #4]
   579a4:	mov	r7, r0
   579a8:	ldr	r3, [r9, #56]	; 0x38
   579ac:	ldr	r5, [r3, r2, lsl #2]
   579b0:	ldrb	r3, [r5, #5]
   579b4:	tst	r3, #2
   579b8:	bne	579f0 <fputs@plt+0x4694c>
   579bc:	add	r1, sp, #224	; 0xe0
   579c0:	ldr	r0, [r5, #16]
   579c4:	bl	3d01c <fputs@plt+0x2bf78>
   579c8:	cmp	r0, #0
   579cc:	bne	5602c <fputs@plt+0x44f88>
   579d0:	ldr	fp, [sp, #224]	; 0xe0
   579d4:	cmp	fp, #0
   579d8:	beq	57a50 <fputs@plt+0x469ac>
   579dc:	mov	r2, #1
   579e0:	mov	r3, #0
   579e4:	add	r1, sp, #296	; 0x128
   579e8:	mov	fp, r0
   579ec:	strd	r2, [r1]
   579f0:	ldr	r2, [r4, #12]
   579f4:	cmp	r2, #0
   579f8:	beq	57b08 <fputs@plt+0x46a64>
   579fc:	ldr	r3, [r9, #176]	; 0xb0
   57a00:	mov	r6, #40	; 0x28
   57a04:	mul	r6, r6, r2
   57a08:	cmp	r3, #0
   57a0c:	ldreq	r3, [sp, #24]
   57a10:	beq	57a24 <fputs@plt+0x46980>
   57a14:	ldr	r2, [r3, #4]
   57a18:	cmp	r2, #0
   57a1c:	bne	57aa8 <fputs@plt+0x46a04>
   57a20:	ldr	r3, [r3, #16]
   57a24:	add	r6, r3, r6
   57a28:	mov	r0, r6
   57a2c:	bl	186e0 <fputs@plt+0x763c>
   57a30:	ldrd	r0, [r6]
   57a34:	mvn	r3, #-2147483648	; 0x80000000
   57a38:	mvn	r2, #0
   57a3c:	cmp	r1, r3
   57a40:	cmpeq	r0, r2
   57a44:	bne	57ab0 <fputs@plt+0x46a0c>
   57a48:	mov	fp, #13
   57a4c:	b	554e4 <fputs@plt+0x44440>
   57a50:	ldr	r6, [r5, #16]
   57a54:	mov	r0, r6
   57a58:	bl	16f68 <fputs@plt+0x5ec4>
   57a5c:	ldrd	r2, [r6, #16]
   57a60:	add	r1, sp, #296	; 0x128
   57a64:	mvn	r0, #0
   57a68:	strd	r2, [r1]
   57a6c:	mvn	r1, #-2147483648	; 0x80000000
   57a70:	cmp	r3, r1
   57a74:	strd	r2, [sp, #32]
   57a78:	cmpeq	r2, r0
   57a7c:	ldrbeq	r3, [r5, #5]
   57a80:	orreq	r3, r3, #2
   57a84:	strbeq	r3, [r5, #5]
   57a88:	beq	579f0 <fputs@plt+0x4694c>
   57a8c:	ldr	r3, [sp, #32]
   57a90:	adds	r2, r3, #1
   57a94:	ldr	r3, [sp, #36]	; 0x24
   57a98:	str	r2, [sp, #296]	; 0x128
   57a9c:	adc	r3, r3, #0
   57aa0:	str	r3, [sp, #300]	; 0x12c
   57aa4:	b	579f0 <fputs@plt+0x4694c>
   57aa8:	mov	r3, r2
   57aac:	b	57a14 <fputs@plt+0x46970>
   57ab0:	ldrb	r3, [r5, #5]
   57ab4:	tst	r3, #2
   57ab8:	bne	57a48 <fputs@plt+0x469a4>
   57abc:	add	r3, sp, #296	; 0x128
   57ac0:	ldrd	r2, [r3]
   57ac4:	cmp	r0, r2
   57ac8:	sbcs	r3, r1, r3
   57acc:	blt	57ae0 <fputs@plt+0x46a3c>
   57ad0:	adds	r2, r0, #1
   57ad4:	adc	r3, r1, #0
   57ad8:	str	r2, [sp, #296]	; 0x128
   57adc:	str	r3, [sp, #300]	; 0x12c
   57ae0:	add	r3, sp, #296	; 0x128
   57ae4:	ldrd	r2, [r3]
   57ae8:	strd	r2, [r6]
   57aec:	mov	r3, #0
   57af0:	strb	r3, [r5, #3]
   57af4:	str	r3, [r5, #56]	; 0x38
   57af8:	add	r3, sp, #296	; 0x128
   57afc:	ldrd	r2, [r3]
   57b00:	strd	r2, [r7]
   57b04:	b	5460c <fputs@plt+0x43568>
   57b08:	ldrb	r3, [r5, #5]
   57b0c:	tst	r3, #2
   57b10:	beq	57aec <fputs@plt+0x46a48>
   57b14:	mov	r6, #100	; 0x64
   57b18:	add	r8, sp, #224	; 0xe0
   57b1c:	add	r1, sp, #296	; 0x128
   57b20:	mov	r0, #8
   57b24:	bl	3972c <fputs@plt+0x28688>
   57b28:	ldr	r2, [sp, #296]	; 0x128
   57b2c:	mov	r1, #0
   57b30:	ldr	r3, [sp, #300]	; 0x12c
   57b34:	stm	sp, {r1, r8}
   57b38:	ldr	r0, [r5, #16]
   57b3c:	adds	r2, r2, #1
   57b40:	bic	r3, r3, #-1073741824	; 0xc0000000
   57b44:	str	r2, [sp, #296]	; 0x128
   57b48:	adc	r3, r3, #0
   57b4c:	str	r3, [sp, #300]	; 0x12c
   57b50:	bl	41688 <fputs@plt+0x305e4>
   57b54:	subs	fp, r0, #0
   57b58:	bne	554e4 <fputs@plt+0x44440>
   57b5c:	ldr	r3, [sp, #224]	; 0xe0
   57b60:	cmp	r3, #0
   57b64:	bne	57aec <fputs@plt+0x46a48>
   57b68:	subs	r6, r6, #1
   57b6c:	bne	57b1c <fputs@plt+0x46a78>
   57b70:	b	57a48 <fputs@plt+0x469a4>
   57b74:	ldr	r3, [sp, #24]
   57b78:	mov	r6, #40	; 0x28
   57b7c:	cmp	r7, #75	; 0x4b
   57b80:	ldr	r1, [r4, #8]
   57b84:	ldr	r2, [r4, #4]
   57b88:	mla	r1, r6, r1, r3
   57b8c:	ldr	r3, [r9, #56]	; 0x38
   57b90:	ldr	r5, [r3, r2, lsl #2]
   57b94:	ldr	r3, [r4, #12]
   57b98:	ldrb	r2, [r4, #3]
   57b9c:	muleq	r6, r6, r3
   57ba0:	ldreq	r3, [sp, #24]
   57ba4:	movne	r6, r3
   57ba8:	asrne	r7, r6, #31
   57bac:	ldrdeq	r6, [r6, r3]
   57bb0:	tst	r2, #1
   57bb4:	ldrne	r3, [r9, #92]	; 0x5c
   57bb8:	addne	r3, r3, #1
   57bbc:	strne	r3, [r9, #92]	; 0x5c
   57bc0:	tst	r2, #2
   57bc4:	ldrh	r3, [r1, #8]
   57bc8:	strdne	r6, [sl, #32]
   57bcc:	strne	r6, [sp, #68]	; 0x44
   57bd0:	strne	r7, [sp, #88]	; 0x58
   57bd4:	tst	r3, #1
   57bd8:	movne	r0, #0
   57bdc:	strne	r0, [r1, #12]
   57be0:	strne	r0, [r1, #16]
   57be4:	ands	r0, r2, #16
   57be8:	ubfx	r2, r2, #3, #1
   57bec:	ldrne	r0, [r5, #28]
   57bf0:	ands	r3, r3, #16384	; 0x4000
   57bf4:	ldrne	r3, [r1]
   57bf8:	str	r3, [sp, #8]
   57bfc:	str	r2, [sp, #12]
   57c00:	mov	r2, r6
   57c04:	str	r0, [sp, #16]
   57c08:	ldr	r3, [r1, #12]
   57c0c:	str	r3, [sp, #4]
   57c10:	ldr	r3, [r1, #16]
   57c14:	mov	r1, #0
   57c18:	str	r3, [sp]
   57c1c:	mov	r3, r7
   57c20:	ldr	r0, [r5, #16]
   57c24:	bl	422f8 <fputs@plt+0x31254>
   57c28:	mov	r3, #0
   57c2c:	subs	fp, r0, #0
   57c30:	strb	r3, [r5, #3]
   57c34:	str	r3, [r5, #56]	; 0x38
   57c38:	bne	554e4 <fputs@plt+0x44440>
   57c3c:	ldr	r8, [sl, #216]	; 0xd8
   57c40:	cmp	r8, r3
   57c44:	beq	5460c <fputs@plt+0x43568>
   57c48:	ldr	r3, [r4, #16]
   57c4c:	cmp	r3, #0
   57c50:	beq	5460c <fputs@plt+0x43568>
   57c54:	ldrsb	r1, [r5, #1]
   57c58:	ldr	r2, [sl, #16]
   57c5c:	ldr	r2, [r2, r1, lsl #4]
   57c60:	ldrb	r1, [r4, #3]
   57c64:	strd	r6, [sp]
   57c68:	ldr	r0, [sl, #212]	; 0xd4
   57c6c:	tst	r1, #4
   57c70:	movne	r1, #23
   57c74:	moveq	r1, #18
   57c78:	blx	r8
   57c7c:	b	5460c <fputs@plt+0x43568>
   57c80:	ldr	r5, [sl, #216]	; 0xd8
   57c84:	ldr	r2, [r4, #4]
   57c88:	ldr	r3, [r9, #56]	; 0x38
   57c8c:	cmp	r5, #0
   57c90:	ldr	r6, [r3, r2, lsl #2]
   57c94:	beq	57cb0 <fputs@plt+0x46c0c>
   57c98:	ldr	r5, [r4, #16]
   57c9c:	cmp	r5, #0
   57ca0:	beq	57cb0 <fputs@plt+0x46c0c>
   57ca4:	ldrb	r5, [r6, #4]
   57ca8:	adds	r5, r5, #0
   57cac:	movne	r5, #1
   57cb0:	ldrb	r3, [r4, #3]
   57cb4:	cmp	r3, #0
   57cb8:	movne	r3, r5
   57cbc:	moveq	r3, #0
   57cc0:	cmp	r3, #0
   57cc4:	beq	57cdc <fputs@plt+0x46c38>
   57cc8:	ldr	r7, [r6, #16]
   57ccc:	mov	r0, r7
   57cd0:	bl	16f68 <fputs@plt+0x5ec4>
   57cd4:	ldrd	r2, [r7, #16]
   57cd8:	strd	r2, [r6, #40]	; 0x28
   57cdc:	ldrb	r1, [r4, #3]
   57ce0:	ldr	r0, [r6, #16]
   57ce4:	bl	42dcc <fputs@plt+0x31d28>
   57ce8:	mov	r3, #0
   57cec:	subs	fp, r0, #0
   57cf0:	str	r3, [r6, #56]	; 0x38
   57cf4:	bne	554e4 <fputs@plt+0x44440>
   57cf8:	cmp	r5, r3
   57cfc:	beq	57d28 <fputs@plt+0x46c84>
   57d00:	ldrsb	r0, [r6, #1]
   57d04:	ldr	r1, [sl, #16]
   57d08:	ldrd	r2, [r6, #40]	; 0x28
   57d0c:	strd	r2, [sp]
   57d10:	ldr	r2, [r1, r0, lsl #4]
   57d14:	mov	r1, #9
   57d18:	ldr	r3, [r4, #16]
   57d1c:	ldr	r0, [sl, #212]	; 0xd4
   57d20:	ldr	r5, [sl, #216]	; 0xd8
   57d24:	blx	r5
   57d28:	ldr	r0, [r4, #8]
   57d2c:	ands	fp, r0, #1
   57d30:	beq	5460c <fputs@plt+0x43568>
   57d34:	ldr	r3, [r9, #92]	; 0x5c
   57d38:	mov	fp, #0
   57d3c:	add	r3, r3, #1
   57d40:	str	r3, [r9, #92]	; 0x5c
   57d44:	b	5460c <fputs@plt+0x43568>
   57d48:	ldr	r3, [sl, #88]	; 0x58
   57d4c:	ldr	r2, [r9, #92]	; 0x5c
   57d50:	add	r3, r3, r2
   57d54:	strd	r2, [sl, #84]	; 0x54
   57d58:	mov	r3, #0
   57d5c:	str	r3, [r9, #92]	; 0x5c
   57d60:	b	5460c <fputs@plt+0x43568>
   57d64:	ldr	r2, [r4, #4]
   57d68:	ldr	r3, [r9, #56]	; 0x38
   57d6c:	ldr	r6, [r4, #12]
   57d70:	ldr	r8, [r4, #16]
   57d74:	ldr	r3, [r3, r2, lsl #2]
   57d78:	ldr	r7, [r3, #16]
   57d7c:	ldr	fp, [r3, #24]
   57d80:	ldr	r5, [r7, #32]
   57d84:	cmp	r5, #0
   57d88:	bne	57dbc <fputs@plt+0x46d18>
   57d8c:	mov	r2, r5
   57d90:	mov	r1, r5
   57d94:	add	r3, sp, #296	; 0x128
   57d98:	mov	r0, fp
   57d9c:	bl	1de28 <fputs@plt+0xcd84>
   57da0:	cmp	r0, #0
   57da4:	mov	r5, r0
   57da8:	str	r0, [r7, #32]
   57dac:	bne	57db8 <fputs@plt+0x46d14>
   57db0:	mov	fp, #7
   57db4:	b	554e4 <fputs@plt+0x44440>
   57db8:	strh	r8, [r0, #8]
   57dbc:	add	r1, sp, #296	; 0x128
   57dc0:	mov	r0, r7
   57dc4:	bl	18940 <fputs@plt+0x789c>
   57dc8:	mov	r2, r0
   57dcc:	mov	r3, r5
   57dd0:	ldr	r1, [sp, #296]	; 0x128
   57dd4:	mov	r0, fp
   57dd8:	bl	17bfc <fputs@plt+0x6b58>
   57ddc:	mov	r3, #0
   57de0:	mov	r1, #40	; 0x28
   57de4:	cmp	r8, r3
   57de8:	bgt	57e10 <fputs@plt+0x46d6c>
   57dec:	ldr	r3, [sp, #24]
   57df0:	mov	r2, r5
   57df4:	mla	r6, r1, r6, r3
   57df8:	ldrd	r0, [r6, #12]
   57dfc:	bl	2e754 <fputs@plt+0x1d6b0>
   57e00:	subs	fp, r0, #0
   57e04:	beq	5460c <fputs@plt+0x43568>
   57e08:	mov	fp, #0
   57e0c:	b	545f8 <fputs@plt+0x43554>
   57e10:	ldr	r2, [r5, #4]
   57e14:	mla	r2, r1, r3, r2
   57e18:	ldrh	r2, [r2, #8]
   57e1c:	tst	r2, #1
   57e20:	bne	57e08 <fputs@plt+0x46d64>
   57e24:	add	r3, r3, #1
   57e28:	b	57de4 <fputs@plt+0x46d40>
   57e2c:	ldr	r5, [r4, #8]
   57e30:	mov	r3, #40	; 0x28
   57e34:	add	r1, sp, #296	; 0x128
   57e38:	ldr	r2, [sp, #24]
   57e3c:	mla	r5, r3, r5, r2
   57e40:	ldr	r2, [r4, #4]
   57e44:	ldr	r3, [r9, #56]	; 0x38
   57e48:	ldr	r3, [r3, r2, lsl #2]
   57e4c:	ldr	r0, [r3, #16]
   57e50:	bl	18940 <fputs@plt+0x789c>
   57e54:	mov	r6, r0
   57e58:	mov	r0, r5
   57e5c:	ldr	r1, [sp, #296]	; 0x128
   57e60:	bl	24cc4 <fputs@plt+0x13c20>
   57e64:	subs	fp, r0, #0
   57e68:	bne	57db0 <fputs@plt+0x46d0c>
   57e6c:	ldrh	r3, [r5, #8]
   57e70:	mov	r1, r6
   57e74:	ldr	r2, [sp, #296]	; 0x128
   57e78:	ldr	r0, [r5, #16]
   57e7c:	and	r3, r3, #15872	; 0x3e00
   57e80:	orr	r3, r3, #16
   57e84:	strh	r3, [r5, #8]
   57e88:	str	r2, [r5, #12]
   57e8c:	bl	10f18 <memcpy@plt>
   57e90:	ldr	r2, [r4, #12]
   57e94:	ldr	r3, [r9, #56]	; 0x38
   57e98:	ldr	r3, [r3, r2, lsl #2]
   57e9c:	str	fp, [r3, #56]	; 0x38
   57ea0:	b	5460c <fputs@plt+0x43568>
   57ea4:	ldr	r5, [r4, #8]
   57ea8:	mov	r3, #40	; 0x28
   57eac:	ldr	r2, [sp, #24]
   57eb0:	mla	r5, r3, r5, r2
   57eb4:	ldr	r2, [r4, #4]
   57eb8:	ldr	r3, [r9, #56]	; 0x38
   57ebc:	ldr	r7, [r3, r2, lsl #2]
   57ec0:	ldrb	r3, [r7, #4]
   57ec4:	ldr	r6, [r7, #16]
   57ec8:	cmp	r3, #0
   57ecc:	mov	r0, r6
   57ed0:	bne	57f5c <fputs@plt+0x46eb8>
   57ed4:	bl	16f68 <fputs@plt+0x5ec4>
   57ed8:	ldr	r0, [sl, #92]	; 0x5c
   57edc:	ldrd	r2, [r6, #16]
   57ee0:	asr	r1, r0, #31
   57ee4:	cmp	r0, r2
   57ee8:	sbcs	r1, r1, r3
   57eec:	blt	54e20 <fputs@plt+0x43d7c>
   57ef0:	mov	r8, r2
   57ef4:	cmp	r8, #32
   57ef8:	mov	r0, r5
   57efc:	movcs	r1, r8
   57f00:	movcc	r1, #32
   57f04:	bl	24cc4 <fputs@plt+0x13c20>
   57f08:	cmp	r0, #0
   57f0c:	bne	54b94 <fputs@plt+0x43af0>
   57f10:	ldrh	r3, [r5, #8]
   57f14:	str	r8, [r5, #12]
   57f18:	and	r3, r3, #15872	; 0x3e00
   57f1c:	orr	r3, r3, #16
   57f20:	strh	r3, [r5, #8]
   57f24:	ldrb	r1, [r7, #4]
   57f28:	ldr	r3, [r5, #16]
   57f2c:	cmp	r1, #0
   57f30:	bne	57f74 <fputs@plt+0x46ed0>
   57f34:	mov	r2, r8
   57f38:	mov	r0, r6
   57f3c:	str	r1, [sp]
   57f40:	bl	4137c <fputs@plt+0x302d8>
   57f44:	cmp	r0, #0
   57f48:	mov	fp, r0
   57f4c:	bne	554e4 <fputs@plt+0x44440>
   57f50:	mov	r3, #1
   57f54:	strb	r3, [r5, #10]
   57f58:	b	5460c <fputs@plt+0x43568>
   57f5c:	bl	16f68 <fputs@plt+0x5ec4>
   57f60:	ldr	r8, [r6, #28]
   57f64:	ldr	r3, [sl, #92]	; 0x5c
   57f68:	cmp	r3, r8
   57f6c:	bcs	57ef4 <fputs@plt+0x46e50>
   57f70:	b	54e20 <fputs@plt+0x43d7c>
   57f74:	mov	r1, r0
   57f78:	mov	r2, r8
   57f7c:	mov	r0, r6
   57f80:	bl	42050 <fputs@plt+0x30fac>
   57f84:	b	57f44 <fputs@plt+0x46ea0>
   57f88:	ldr	r1, [r4, #8]
   57f8c:	ldr	r0, [r9, #8]
   57f90:	bl	1bfec <fputs@plt+0xaf48>
   57f94:	ldr	r2, [r4, #4]
   57f98:	mov	r5, r0
   57f9c:	ldr	r3, [r9, #56]	; 0x38
   57fa0:	ldr	r6, [r3, r2, lsl #2]
   57fa4:	ldrb	r3, [r6, #2]
   57fa8:	cmp	r3, #0
   57fac:	movne	r3, #1
   57fb0:	strhne	r3, [r0, #8]
   57fb4:	bne	5460c <fputs@plt+0x43568>
   57fb8:	ldrb	r3, [r6, #3]
   57fbc:	cmp	r3, #0
   57fc0:	ldrdne	r2, [r6, #40]	; 0x28
   57fc4:	addne	r1, sp, #296	; 0x128
   57fc8:	strdne	r2, [r1]
   57fcc:	bne	5800c <fputs@plt+0x46f68>
   57fd0:	ldrb	r3, [r6]
   57fd4:	cmp	r3, #2
   57fd8:	bne	5801c <fputs@plt+0x46f78>
   57fdc:	ldr	r0, [r6, #16]
   57fe0:	add	r1, sp, #296	; 0x128
   57fe4:	ldr	r6, [r0]
   57fe8:	ldr	r3, [r6], #8
   57fec:	ldr	r3, [r3, #48]	; 0x30
   57ff0:	blx	r3
   57ff4:	mov	fp, r0
   57ff8:	mov	r1, r6
   57ffc:	mov	r0, r9
   58000:	bl	1db9c <fputs@plt+0xcaf8>
   58004:	cmp	fp, #0
   58008:	bne	554e4 <fputs@plt+0x44440>
   5800c:	add	r3, sp, #296	; 0x128
   58010:	ldrd	r2, [r3]
   58014:	strd	r2, [r5]
   58018:	b	5460c <fputs@plt+0x43568>
   5801c:	ldr	r3, [r6, #16]
   58020:	ldrb	r3, [r3, #66]	; 0x42
   58024:	cmp	r3, #1
   58028:	beq	58050 <fputs@plt+0x46fac>
   5802c:	mov	r0, r6
   58030:	bl	41fa8 <fputs@plt+0x30f04>
   58034:	subs	fp, r0, #0
   58038:	bne	554e4 <fputs@plt+0x44440>
   5803c:	ldrb	r3, [r6, #2]
   58040:	cmp	r3, #0
   58044:	movne	r3, #1
   58048:	strhne	r3, [r5, #8]
   5804c:	bne	5460c <fputs@plt+0x43568>
   58050:	ldr	r6, [r6, #16]
   58054:	mov	fp, #0
   58058:	mov	r0, r6
   5805c:	bl	16f68 <fputs@plt+0x5ec4>
   58060:	ldrd	r2, [r6, #16]
   58064:	add	r1, sp, #296	; 0x128
   58068:	strd	r2, [r1]
   5806c:	b	5800c <fputs@plt+0x46f68>
   58070:	ldr	r2, [r4, #4]
   58074:	ldr	r3, [r9, #56]	; 0x38
   58078:	ldr	r3, [r3, r2, lsl #2]
   5807c:	mov	r2, #1
   58080:	ldrb	r6, [r3]
   58084:	strb	r2, [r3, #2]
   58088:	mov	r2, #0
   5808c:	str	r2, [r3, #56]	; 0x38
   58090:	cmp	r6, r2
   58094:	bne	5460c <fputs@plt+0x43568>
   58098:	ldr	r5, [r3, #16]
   5809c:	ldr	r0, [r5, #48]	; 0x30
   580a0:	bl	177ec <fputs@plt+0x6748>
   580a4:	str	r6, [r5, #48]	; 0x30
   580a8:	strb	r6, [r5, #66]	; 0x42
   580ac:	b	5460c <fputs@plt+0x43568>
   580b0:	ldr	r2, [r4, #4]
   580b4:	mov	r6, #0
   580b8:	add	r1, sp, #296	; 0x128
   580bc:	ldr	r3, [r9, #56]	; 0x38
   580c0:	ldr	r5, [r3, r2, lsl #2]
   580c4:	ldr	r0, [r5, #16]
   580c8:	str	r6, [sp, #296]	; 0x128
   580cc:	bl	3d01c <fputs@plt+0x2bf78>
   580d0:	ldr	r3, [sp, #296]	; 0x128
   580d4:	subs	fp, r0, #0
   580d8:	strb	r3, [r5, #2]
   580dc:	strb	r6, [r5, #3]
   580e0:	ldr	r2, [r4, #12]
   580e4:	str	r6, [r5, #56]	; 0x38
   580e8:	str	r2, [r5, #28]
   580ec:	bne	554e4 <fputs@plt+0x44440>
   580f0:	ldr	r2, [r4, #8]
   580f4:	cmp	r3, r6
   580f8:	cmpne	r2, r6
   580fc:	ble	5460c <fputs@plt+0x43568>
   58100:	b	545f8 <fputs@plt+0x43554>
   58104:	ldr	r3, [r9, #116]	; 0x74
   58108:	add	r3, r3, #1
   5810c:	str	r3, [r9, #116]	; 0x74
   58110:	ldr	r2, [r4, #4]
   58114:	ldr	r3, [r9, #56]	; 0x38
   58118:	ldr	r3, [r3, r2, lsl #2]
   5811c:	str	r3, [sp, #32]
   58120:	ldr	r5, [r3, #16]
   58124:	ldrb	r3, [r3]
   58128:	cmp	r3, #1
   5812c:	bne	5844c <fputs@plt+0x473a8>
   58130:	ldrb	r6, [r5, #56]	; 0x38
   58134:	cmp	r6, #0
   58138:	bne	5817c <fputs@plt+0x470d8>
   5813c:	ldr	r0, [r5, #36]	; 0x24
   58140:	cmp	r0, #0
   58144:	ldreq	r2, [sp, #32]
   58148:	strbeq	r3, [r2, #2]
   5814c:	beq	57e08 <fputs@plt+0x46d64>
   58150:	add	r1, r5, #36	; 0x24
   58154:	add	r0, r5, #64	; 0x40
   58158:	bl	1dfbc <fputs@plt+0xcf18>
   5815c:	mov	fp, r0
   58160:	mov	r3, r6
   58164:	cmp	fp, #0
   58168:	bne	554e4 <fputs@plt+0x44440>
   5816c:	ldr	r2, [sp, #32]
   58170:	cmp	r3, #0
   58174:	strb	r3, [r2, #2]
   58178:	b	57e04 <fputs@plt+0x46d60>
   5817c:	strb	r3, [r5, #56]	; 0x38
   58180:	add	r3, r5, #64	; 0x40
   58184:	add	r1, r5, #36	; 0x24
   58188:	mov	r0, r3
   5818c:	str	r3, [sp, #172]	; 0xac
   58190:	bl	21a38 <fputs@plt+0x10994>
   58194:	subs	fp, r0, #0
   58198:	bne	554e4 <fputs@plt+0x44440>
   5819c:	add	r7, r5, #64	; 0x40
   581a0:	str	fp, [sp, #72]	; 0x48
   581a4:	str	fp, [sp, #80]	; 0x50
   581a8:	ldrb	r3, [r5, #59]	; 0x3b
   581ac:	ldr	r2, [sp, #72]	; 0x48
   581b0:	cmp	r3, r2
   581b4:	bgt	581e0 <fputs@plt+0x4713c>
   581b8:	ldr	r1, [sp, #80]	; 0x50
   581bc:	ldr	r0, [sp, #172]	; 0xac
   581c0:	bl	21884 <fputs@plt+0x107e0>
   581c4:	ldr	r3, [sp, #80]	; 0x50
   581c8:	subs	fp, r0, #0
   581cc:	str	r3, [r5, #20]
   581d0:	bne	5826c <fputs@plt+0x471c8>
   581d4:	ldr	r3, [sp, #32]
   581d8:	strb	fp, [r3, #2]
   581dc:	b	5460c <fputs@plt+0x43568>
   581e0:	ldr	ip, [r7, #28]
   581e4:	mov	r3, #0
   581e8:	mov	r2, #16
   581ec:	str	r3, [sp, #92]	; 0x5c
   581f0:	str	r3, [sp, #188]	; 0xbc
   581f4:	mov	r3, #0
   581f8:	asr	r1, ip, #31
   581fc:	mov	r0, ip
   58200:	cmp	r2, r0
   58204:	sbcs	lr, r3, r1
   58208:	blt	58278 <fputs@plt+0x471d4>
   5820c:	mov	r2, #0
   58210:	mov	r3, #0
   58214:	add	r1, sp, #296	; 0x128
   58218:	cmp	ip, #16
   5821c:	strd	r2, [r1]
   58220:	bgt	5829c <fputs@plt+0x471f8>
   58224:	mov	r2, r1
   58228:	add	r3, sp, #188	; 0xbc
   5822c:	mov	r1, ip
   58230:	mov	r0, r7
   58234:	bl	213ec <fputs@plt+0x10348>
   58238:	mov	fp, r0
   5823c:	cmp	fp, #0
   58240:	ldreq	r3, [sp, #188]	; 0xbc
   58244:	streq	r3, [sp, #80]	; 0x50
   58248:	bne	582d4 <fputs@plt+0x47230>
   5824c:	ldr	r3, [sp, #72]	; 0x48
   58250:	cmp	fp, #0
   58254:	add	r7, r7, #72	; 0x48
   58258:	add	r3, r3, #1
   5825c:	str	r3, [sp, #72]	; 0x48
   58260:	beq	581a8 <fputs@plt+0x47104>
   58264:	ldr	r0, [sp, #80]	; 0x50
   58268:	bl	20d30 <fputs@plt+0xfc8c>
   5826c:	mov	r0, #0
   58270:	bl	20d30 <fputs@plt+0xfc8c>
   58274:	b	554e4 <fputs@plt+0x44440>
   58278:	lsl	lr, r3, #4
   5827c:	lsl	r6, r2, #4
   58280:	orr	lr, lr, r2, lsr #28
   58284:	mov	r2, r6
   58288:	mov	r3, lr
   5828c:	ldr	lr, [sp, #92]	; 0x5c
   58290:	add	lr, lr, #1
   58294:	str	lr, [sp, #92]	; 0x5c
   58298:	b	58200 <fputs@plt+0x4715c>
   5829c:	mov	r0, #16
   582a0:	mov	r6, #0
   582a4:	bl	1e114 <fputs@plt+0xd070>
   582a8:	cmp	r0, #0
   582ac:	str	r6, [sp, #48]	; 0x30
   582b0:	movne	fp, #0
   582b4:	moveq	fp, #7
   582b8:	str	r0, [sp, #188]	; 0xbc
   582bc:	ldr	r1, [r7, #28]
   582c0:	ldr	r3, [sp, #48]	; 0x30
   582c4:	cmp	r1, r3
   582c8:	ble	5823c <fputs@plt+0x47198>
   582cc:	cmp	fp, #0
   582d0:	beq	582e0 <fputs@plt+0x4723c>
   582d4:	ldr	r0, [sp, #188]	; 0xbc
   582d8:	bl	20d30 <fputs@plt+0xfc8c>
   582dc:	b	5824c <fputs@plt+0x471a8>
   582e0:	ldr	r3, [sp, #48]	; 0x30
   582e4:	add	r2, sp, #296	; 0x128
   582e8:	mov	r0, r7
   582ec:	str	fp, [sp, #192]	; 0xc0
   582f0:	sub	r1, r1, r3
   582f4:	add	r3, sp, #192	; 0xc0
   582f8:	cmp	r1, #16
   582fc:	movge	r1, #16
   58300:	bl	213ec <fputs@plt+0x10348>
   58304:	subs	fp, r0, #0
   58308:	bne	58394 <fputs@plt+0x472f0>
   5830c:	add	r3, r6, #1
   58310:	add	r2, sp, #224	; 0xe0
   58314:	ldr	r1, [sp, #192]	; 0xc0
   58318:	mov	r0, r7
   5831c:	str	r3, [sp, #176]	; 0xb0
   58320:	ldr	r3, [sp, #188]	; 0xbc
   58324:	str	r3, [sp, #128]	; 0x80
   58328:	bl	20d70 <fputs@plt+0xfccc>
   5832c:	mov	r3, #1
   58330:	mov	r2, r0
   58334:	mov	fp, r3
   58338:	ldr	r1, [sp, #92]	; 0x5c
   5833c:	cmp	r1, r3
   58340:	bgt	583a4 <fputs@plt+0x47300>
   58344:	mov	r3, #1
   58348:	ldr	r1, [sp, #92]	; 0x5c
   5834c:	cmp	r1, r3
   58350:	movle	r1, #0
   58354:	movgt	r1, #1
   58358:	cmp	r2, #0
   5835c:	movne	r1, #0
   58360:	cmp	r1, #0
   58364:	bne	583b0 <fputs@plt+0x4730c>
   58368:	cmp	r2, #0
   5836c:	ldr	r8, [sp, #224]	; 0xe0
   58370:	bne	58428 <fputs@plt+0x47384>
   58374:	ldr	r3, [sp, #128]	; 0x80
   58378:	and	r6, r6, #15
   5837c:	mov	r1, #56	; 0x38
   58380:	ldr	r3, [r3, #12]
   58384:	mla	r6, r1, r6, r3
   58388:	str	r8, [r6, #48]	; 0x30
   5838c:	ldr	r6, [sp, #176]	; 0xb0
   58390:	mov	fp, r2
   58394:	ldr	r3, [sp, #48]	; 0x30
   58398:	add	r3, r3, #16
   5839c:	str	r3, [sp, #48]	; 0x30
   583a0:	b	582bc <fputs@plt+0x47218>
   583a4:	lsl	fp, fp, #4
   583a8:	add	r3, r3, #1
   583ac:	b	58338 <fputs@plt+0x47294>
   583b0:	udiv	r8, r6, fp
   583b4:	ldr	r2, [sp, #128]	; 0x80
   583b8:	mov	r1, #56	; 0x38
   583bc:	ldr	r2, [r2, #12]
   583c0:	and	r8, r8, #15
   583c4:	mla	r8, r1, r8, r2
   583c8:	ldr	r2, [r8, #48]	; 0x30
   583cc:	cmp	r2, #0
   583d0:	beq	583f0 <fputs@plt+0x4734c>
   583d4:	ldr	r2, [r8, #48]	; 0x30
   583d8:	asr	fp, fp, #4
   583dc:	ldr	r2, [r2, #4]
   583e0:	str	r2, [sp, #128]	; 0x80
   583e4:	mov	r2, #0
   583e8:	add	r3, r3, #1
   583ec:	b	58348 <fputs@plt+0x472a4>
   583f0:	mov	r0, #16
   583f4:	str	r3, [sp, #180]	; 0xb4
   583f8:	bl	1e114 <fputs@plt+0xd070>
   583fc:	subs	r1, r0, #0
   58400:	ldr	r3, [sp, #180]	; 0xb4
   58404:	moveq	r2, #7
   58408:	beq	583e8 <fputs@plt+0x47344>
   5840c:	add	r2, r8, #48	; 0x30
   58410:	mov	r0, r7
   58414:	bl	20d70 <fputs@plt+0xfccc>
   58418:	subs	r2, r0, #0
   5841c:	ldr	r3, [sp, #180]	; 0xb4
   58420:	bne	583e8 <fputs@plt+0x47344>
   58424:	b	583d4 <fputs@plt+0x47330>
   58428:	cmp	r8, #0
   5842c:	beq	5838c <fputs@plt+0x472e8>
   58430:	ldr	r0, [r8, #4]
   58434:	str	r2, [sp, #128]	; 0x80
   58438:	bl	20d30 <fputs@plt+0xfc8c>
   5843c:	mov	r0, r8
   58440:	bl	177ec <fputs@plt+0x6748>
   58444:	ldr	r2, [sp, #128]	; 0x80
   58448:	b	5838c <fputs@plt+0x472e8>
   5844c:	mov	r0, r5
   58450:	bl	3ceb4 <fputs@plt+0x2be10>
   58454:	subs	fp, r0, #0
   58458:	bne	5848c <fputs@plt+0x473e8>
   5845c:	ldrb	r3, [r5, #66]	; 0x42
   58460:	cmp	r3, #0
   58464:	beq	5848c <fputs@plt+0x473e8>
   58468:	mov	r0, r5
   5846c:	bl	3ce4c <fputs@plt+0x2bda8>
   58470:	mov	r3, fp
   58474:	mov	fp, r0
   58478:	ldr	r1, [sp, #32]
   5847c:	mov	r2, #0
   58480:	strb	r2, [r1, #3]
   58484:	str	r2, [r1, #56]	; 0x38
   58488:	b	58164 <fputs@plt+0x470c0>
   5848c:	mov	r3, #1
   58490:	b	58478 <fputs@plt+0x473d4>
   58494:	ldr	r2, [r4, #4]
   58498:	ldr	r3, [r9, #56]	; 0x38
   5849c:	ldr	r5, [r3, r2, lsl #2]
   584a0:	mov	r3, #0
   584a4:	str	r3, [sp, #296]	; 0x128
   584a8:	ldr	r6, [r5, #16]
   584ac:	ldrb	r3, [r6, #56]	; 0x38
   584b0:	cmp	r3, #0
   584b4:	beq	58574 <fputs@plt+0x474d0>
   584b8:	add	r1, sp, #296	; 0x128
   584bc:	ldr	r0, [r6, #20]
   584c0:	bl	2127c <fputs@plt+0x101d8>
   584c4:	mov	r3, #0
   584c8:	cmp	r0, r3
   584cc:	str	r3, [r5, #56]	; 0x38
   584d0:	bne	5602c <fputs@plt+0x44f88>
   584d4:	ldr	fp, [sp, #296]	; 0x128
   584d8:	cmp	fp, #0
   584dc:	movne	r3, #1
   584e0:	movne	fp, r0
   584e4:	strbne	r3, [r5, #2]
   584e8:	bne	58518 <fputs@plt+0x47474>
   584ec:	strb	r0, [r5, #2]
   584f0:	ldrb	r3, [r4, #3]
   584f4:	add	r3, r9, r3, lsl #2
   584f8:	ldr	r2, [r3, #108]	; 0x6c
   584fc:	add	r2, r2, #1
   58500:	str	r2, [r3, #108]	; 0x6c
   58504:	ldr	r4, [r4, #8]
   58508:	mov	r2, #20
   5850c:	ldr	r3, [sp, #28]
   58510:	mla	r4, r2, r4, r3
   58514:	sub	r4, r4, #20
   58518:	ldr	r3, [sl, #248]	; 0xf8
   5851c:	cmp	r3, #0
   58520:	bne	5b308 <fputs@plt+0x4a264>
   58524:	ldr	r1, [sp, #44]	; 0x2c
   58528:	ldr	r3, [sp, #168]	; 0xa8
   5852c:	ldr	r2, [sl, #304]	; 0x130
   58530:	cmp	r3, r1
   58534:	movhi	r3, #0
   58538:	movls	r3, #1
   5853c:	cmp	r2, #0
   58540:	moveq	r3, #0
   58544:	cmp	r3, #0
   58548:	beq	5460c <fputs@plt+0x43568>
   5854c:	ldr	r0, [sl, #308]	; 0x134
   58550:	ldr	r3, [sl, #312]	; 0x138
   58554:	udiv	r1, r1, r3
   58558:	mla	r3, r3, r1, r3
   5855c:	str	r3, [sp, #168]	; 0xa8
   58560:	blx	r2
   58564:	cmp	r0, #0
   58568:	beq	5460c <fputs@plt+0x43568>
   5856c:	mov	fp, #9
   58570:	b	554e4 <fputs@plt+0x44440>
   58574:	ldr	r1, [r6, #36]	; 0x24
   58578:	ldr	r2, [r1, #4]
   5857c:	str	r2, [r6, #36]	; 0x24
   58580:	str	r3, [r1, #4]
   58584:	ldr	r3, [r6, #40]	; 0x28
   58588:	cmp	r3, #0
   5858c:	beq	585a8 <fputs@plt+0x47504>
   58590:	ldr	r3, [r6, #36]	; 0x24
   58594:	mov	r0, #0
   58598:	clz	r3, r3
   5859c:	lsr	r3, r3, #5
   585a0:	str	r3, [sp, #296]	; 0x128
   585a4:	b	584c4 <fputs@plt+0x47420>
   585a8:	ldr	r7, [r1, #4]
   585ac:	mov	r0, sl
   585b0:	bl	1b744 <fputs@plt+0xa6a0>
   585b4:	subs	r1, r7, #0
   585b8:	bne	585a8 <fputs@plt+0x47504>
   585bc:	b	58590 <fputs@plt+0x474ec>
   585c0:	ldr	r2, [r4, #4]
   585c4:	ldr	r3, [r9, #56]	; 0x38
   585c8:	ldr	r3, [r3, r2, lsl #2]
   585cc:	cmp	r3, #0
   585d0:	beq	5460c <fputs@plt+0x43568>
   585d4:	ldr	r2, [r4, #4]
   585d8:	add	r1, sp, #296	; 0x128
   585dc:	ldr	r3, [r9, #56]	; 0x38
   585e0:	ldr	r5, [r3, r2, lsl #2]
   585e4:	ldr	r3, [r4, #12]
   585e8:	str	r3, [sp, #296]	; 0x128
   585ec:	ldr	r3, [r4, #16]
   585f0:	ldr	r0, [r5, #16]
   585f4:	blx	r3
   585f8:	b	584c4 <fputs@plt+0x47420>
   585fc:	ldmib	r4, {r2, r6}
   58600:	ldr	r3, [r9, #56]	; 0x38
   58604:	ldr	r7, [r3, r2, lsl #2]
   58608:	mov	r3, #40	; 0x28
   5860c:	ldr	r2, [sp, #24]
   58610:	mla	r6, r3, r6, r2
   58614:	ldrb	r3, [r4, #3]
   58618:	tst	r3, #1
   5861c:	ldrne	r3, [r9, #92]	; 0x5c
   58620:	addne	r3, r3, #1
   58624:	strne	r3, [r9, #92]	; 0x5c
   58628:	ldrh	r3, [r6, #8]
   5862c:	tst	r3, #16384	; 0x4000
   58630:	bne	587fc <fputs@plt+0x47758>
   58634:	ldrb	r3, [r4]
   58638:	ldr	r0, [r6, #16]
   5863c:	ldr	r5, [r7, #16]
   58640:	cmp	r3, #109	; 0x6d
   58644:	bne	5888c <fputs@plt+0x477e8>
   58648:	ldrb	r3, [r0, #1]
   5864c:	tst	r3, #128	; 0x80
   58650:	streq	r3, [sp, #296]	; 0x128
   58654:	beq	58664 <fputs@plt+0x475c0>
   58658:	add	r1, sp, #296	; 0x128
   5865c:	add	r0, r0, #1
   58660:	bl	17b74 <fputs@plt+0x6ad0>
   58664:	ldr	r3, [sp, #296]	; 0x128
   58668:	sub	r1, r3, #1
   5866c:	cmp	r1, #8
   58670:	movhi	r2, #0
   58674:	movls	r2, #1
   58678:	cmp	r3, #7
   5867c:	moveq	r2, #0
   58680:	cmp	r2, #0
   58684:	ldrbne	r3, [r5, #60]	; 0x3c
   58688:	andne	r3, r3, #1
   5868c:	bne	586ac <fputs@plt+0x47608>
   58690:	cmp	r3, #10
   58694:	ble	586a8 <fputs@plt+0x47604>
   58698:	tst	r3, #1
   5869c:	ldrbne	r3, [r5, #60]	; 0x3c
   586a0:	andne	r3, r3, #2
   586a4:	bne	586ac <fputs@plt+0x47608>
   586a8:	mov	r3, #0
   586ac:	strb	r3, [r5, #60]	; 0x3c
   586b0:	mov	ip, #1
   586b4:	ldr	r7, [r6, #12]
   586b8:	asr	r3, r7, #31
   586bc:	add	r8, r7, #8
   586c0:	mov	r2, r7
   586c4:	lsr	r1, r2, #7
   586c8:	lsr	r0, r3, #7
   586cc:	orr	r1, r1, r3, lsl #25
   586d0:	mov	r3, r0
   586d4:	mov	r2, r1
   586d8:	orrs	r1, r2, r3
   586dc:	bne	58810 <fputs@plt+0x4776c>
   586e0:	ldr	fp, [r5, #4]
   586e4:	add	r3, r7, ip
   586e8:	str	r3, [sp, #32]
   586ec:	cmp	fp, #0
   586f0:	beq	5871c <fputs@plt+0x47678>
   586f4:	ldr	r3, [r5, #40]	; 0x28
   586f8:	cmp	r3, #0
   586fc:	beq	58818 <fputs@plt+0x47774>
   58700:	ldr	r3, [r5, #48]	; 0x30
   58704:	cmp	r3, #0
   58708:	beq	58718 <fputs@plt+0x47674>
   5870c:	add	r3, r8, r3
   58710:	cmp	fp, r3
   58714:	blt	58844 <fputs@plt+0x477a0>
   58718:	mov	fp, #0
   5871c:	ldr	r2, [sp, #32]
   58720:	ldr	r0, [r5, #40]	; 0x28
   58724:	ldr	r3, [r5, #44]	; 0x2c
   58728:	add	r3, r3, r2
   5872c:	str	r3, [r5, #44]	; 0x2c
   58730:	ldr	r3, [r5, #8]
   58734:	cmp	r2, r3
   58738:	movgt	r3, r2
   5873c:	strgt	r3, [r5, #8]
   58740:	cmp	r0, #0
   58744:	beq	5886c <fputs@plt+0x477c8>
   58748:	ldr	r3, [r5, #48]	; 0x30
   5874c:	add	r8, r8, r3
   58750:	ldr	r3, [r5, #52]	; 0x34
   58754:	cmp	r8, r3
   58758:	ble	587b0 <fputs@plt+0x4770c>
   5875c:	ldr	r2, [r5, #36]	; 0x24
   58760:	sub	r1, r2, r0
   58764:	lsl	r3, r3, #1
   58768:	cmp	r8, r3
   5876c:	bgt	58764 <fputs@plt+0x476c0>
   58770:	ldr	r2, [r5, #4]
   58774:	str	r1, [sp, #32]
   58778:	cmp	r3, r2
   5877c:	movge	r3, r2
   58780:	cmp	r8, r3
   58784:	movlt	r8, r3
   58788:	mov	r2, r8
   5878c:	asr	r3, r8, #31
   58790:	bl	1e8b0 <fputs@plt+0xd80c>
   58794:	cmp	r0, #0
   58798:	ldr	r1, [sp, #32]
   5879c:	beq	57db0 <fputs@plt+0x46d0c>
   587a0:	add	r3, r0, r1
   587a4:	str	r3, [r5, #36]	; 0x24
   587a8:	str	r0, [r5, #40]	; 0x28
   587ac:	str	r8, [r5, #52]	; 0x34
   587b0:	ldr	r2, [r5, #40]	; 0x28
   587b4:	add	r7, r7, #15
   587b8:	bic	r7, r7, #7
   587bc:	ldr	r3, [r5, #48]	; 0x30
   587c0:	add	r7, r7, r3
   587c4:	add	r8, r2, r3
   587c8:	ldr	r3, [r5, #36]	; 0x24
   587cc:	str	r7, [r5, #48]	; 0x30
   587d0:	cmp	r3, #0
   587d4:	subne	r3, r3, r2
   587d8:	bne	58884 <fputs@plt+0x477e0>
   587dc:	add	r0, r8, #8
   587e0:	ldr	r2, [r6, #12]
   587e4:	ldr	r1, [r6, #16]
   587e8:	bl	10f18 <memcpy@plt>
   587ec:	ldr	r3, [r6, #12]
   587f0:	str	r3, [r8]
   587f4:	str	r8, [r5, #36]	; 0x24
   587f8:	b	55894 <fputs@plt+0x447f0>
   587fc:	mov	r0, r6
   58800:	bl	24f30 <fputs@plt+0x13e8c>
   58804:	subs	fp, r0, #0
   58808:	beq	58634 <fputs@plt+0x47590>
   5880c:	b	554e4 <fputs@plt+0x44440>
   58810:	add	ip, ip, #1
   58814:	b	586c4 <fputs@plt+0x47620>
   58818:	ldr	r2, [r5, #44]	; 0x2c
   5881c:	cmp	fp, r2
   58820:	blt	58844 <fputs@plt+0x477a0>
   58824:	ldr	r1, [r5]
   58828:	cmp	r2, r1
   5882c:	movle	fp, r3
   58830:	ble	5871c <fputs@plt+0x47678>
   58834:	ldr	r3, [pc, #4076]	; 59828 <fputs@plt+0x48784>
   58838:	ldr	fp, [r3, #244]	; 0xf4
   5883c:	cmp	fp, #0
   58840:	beq	5871c <fputs@plt+0x47678>
   58844:	mov	r3, #1
   58848:	add	r1, r5, #36	; 0x24
   5884c:	add	r0, r5, #64	; 0x40
   58850:	strb	r3, [r5, #56]	; 0x38
   58854:	bl	21a38 <fputs@plt+0x10994>
   58858:	mov	r3, #0
   5885c:	mov	fp, r0
   58860:	str	r3, [r5, #44]	; 0x2c
   58864:	str	r3, [r5, #48]	; 0x30
   58868:	b	5871c <fputs@plt+0x47678>
   5886c:	mov	r0, r8
   58870:	asr	r1, r8, #31
   58874:	bl	1c538 <fputs@plt+0xb494>
   58878:	subs	r8, r0, #0
   5887c:	beq	57db0 <fputs@plt+0x46d0c>
   58880:	ldr	r3, [r5, #36]	; 0x24
   58884:	str	r3, [r8, #4]
   58888:	b	587dc <fputs@plt+0x47738>
   5888c:	ldrb	r1, [r4, #3]
   58890:	ldr	r2, [r6, #12]
   58894:	mov	r6, #0
   58898:	ldr	ip, [r4, #12]
   5889c:	tst	r1, #16
   588a0:	ldrne	r1, [r7, #28]
   588a4:	moveq	r1, r6
   588a8:	asr	r3, r2, #31
   588ac:	str	r6, [sp, #4]
   588b0:	str	r6, [sp, #8]
   588b4:	str	ip, [sp, #12]
   588b8:	str	r1, [sp, #16]
   588bc:	ldr	r1, [pc, #4008]	; 5986c <fputs@plt+0x487c8>
   588c0:	str	r1, [sp]
   588c4:	mov	r1, r0
   588c8:	mov	r0, r5
   588cc:	bl	422f8 <fputs@plt+0x31254>
   588d0:	mov	fp, r0
   588d4:	str	r6, [r7, #56]	; 0x38
   588d8:	b	55894 <fputs@plt+0x447f0>
   588dc:	ldr	r2, [r4, #4]
   588e0:	mov	r1, #40	; 0x28
   588e4:	ldr	r3, [r9, #56]	; 0x38
   588e8:	ldr	r0, [sp, #24]
   588ec:	ldr	r5, [r3, r2, lsl #2]
   588f0:	add	r2, sp, #304	; 0x130
   588f4:	ldr	r6, [r5, #16]
   588f8:	ldr	r3, [r5, #24]
   588fc:	str	r3, [sp, #296]	; 0x128
   58900:	ldr	r3, [r4, #12]
   58904:	strh	r3, [r2]
   58908:	mov	r2, #0
   5890c:	strb	r2, [sp, #306]	; 0x132
   58910:	ldr	r3, [r4, #8]
   58914:	str	r2, [sp]
   58918:	mov	r2, #0
   5891c:	mla	r3, r1, r3, r0
   58920:	add	r1, sp, #296	; 0x128
   58924:	mov	r0, r6
   58928:	str	r3, [sp, #300]	; 0x12c
   5892c:	add	r3, sp, #224	; 0xe0
   58930:	str	r3, [sp, #4]
   58934:	mov	r3, #0
   58938:	bl	41688 <fputs@plt+0x305e4>
   5893c:	subs	fp, r0, #0
   58940:	bne	554e4 <fputs@plt+0x44440>
   58944:	ldr	r3, [sp, #224]	; 0xe0
   58948:	cmp	r3, #0
   5894c:	beq	5895c <fputs@plt+0x478b8>
   58950:	mov	r3, #0
   58954:	str	r3, [r5, #56]	; 0x38
   58958:	b	5460c <fputs@plt+0x43568>
   5895c:	mov	r1, #4
   58960:	mov	r0, r6
   58964:	bl	42dcc <fputs@plt+0x31d28>
   58968:	cmp	r0, #0
   5896c:	beq	58950 <fputs@plt+0x478ac>
   58970:	b	5602c <fputs@plt+0x44f88>
   58974:	ldr	r2, [r4, #4]
   58978:	ldr	r3, [r9, #56]	; 0x38
   5897c:	ldr	r5, [r3, r2, lsl #2]
   58980:	ldr	r3, [r5, #16]
   58984:	ldrb	r3, [r3, #66]	; 0x42
   58988:	cmp	r3, #1
   5898c:	bne	589b8 <fputs@plt+0x47914>
   58990:	ldrb	r7, [r5, #2]
   58994:	cmp	r7, #0
   58998:	beq	589cc <fputs@plt+0x47928>
   5899c:	ldr	r3, [r4, #8]
   589a0:	mov	r0, #40	; 0x28
   589a4:	mov	fp, #0
   589a8:	ldr	r2, [sp, #24]
   589ac:	mla	r0, r0, r3, r2
   589b0:	bl	1be4c <fputs@plt+0xada8>
   589b4:	b	5460c <fputs@plt+0x43568>
   589b8:	mov	r0, r5
   589bc:	bl	41fa8 <fputs@plt+0x30f04>
   589c0:	subs	fp, r0, #0
   589c4:	beq	58990 <fputs@plt+0x478ec>
   589c8:	b	554e4 <fputs@plt+0x44440>
   589cc:	ldr	r6, [r5, #16]
   589d0:	mov	r0, r6
   589d4:	bl	16f68 <fputs@plt+0x5ec4>
   589d8:	add	r3, sp, #224	; 0xe0
   589dc:	mov	r1, r7
   589e0:	ldr	r2, [r6, #16]
   589e4:	mov	r0, r6
   589e8:	str	r3, [sp]
   589ec:	mov	r3, #1
   589f0:	strh	r7, [sp, #232]	; 0xe8
   589f4:	str	r7, [sp, #248]	; 0xf8
   589f8:	str	sl, [sp, #256]	; 0x100
   589fc:	bl	4318c <fputs@plt+0x320e8>
   58a00:	subs	fp, r0, #0
   58a04:	bne	554e4 <fputs@plt+0x44440>
   58a08:	ldr	r0, [sp, #240]	; 0xf0
   58a0c:	ldrb	r3, [r0]
   58a10:	tst	r3, #128	; 0x80
   58a14:	streq	r3, [sp, #188]	; 0xbc
   58a18:	beq	58a24 <fputs@plt+0x47980>
   58a1c:	add	r1, sp, #188	; 0xbc
   58a20:	bl	17b74 <fputs@plt+0x6ad0>
   58a24:	ldr	r3, [sp, #188]	; 0xbc
   58a28:	cmp	r3, #2
   58a2c:	bls	58afc <fputs@plt+0x47a58>
   58a30:	ldr	r2, [sp, #236]	; 0xec
   58a34:	cmp	r2, r3
   58a38:	blt	58afc <fputs@plt+0x47a58>
   58a3c:	ldr	r2, [sp, #240]	; 0xf0
   58a40:	sub	r3, r3, #1
   58a44:	add	r0, r2, r3
   58a48:	ldrb	r3, [r2, r3]
   58a4c:	tst	r3, #128	; 0x80
   58a50:	streq	r3, [sp, #192]	; 0xc0
   58a54:	beq	58a60 <fputs@plt+0x479bc>
   58a58:	add	r1, sp, #192	; 0xc0
   58a5c:	bl	17b74 <fputs@plt+0x6ad0>
   58a60:	ldr	r1, [sp, #192]	; 0xc0
   58a64:	sub	r3, r1, #7
   58a68:	sub	r2, r1, #1
   58a6c:	clz	r3, r3
   58a70:	lsr	r3, r3, #5
   58a74:	cmp	r2, #8
   58a78:	orrhi	r3, r3, #1
   58a7c:	cmp	r3, #0
   58a80:	bne	58afc <fputs@plt+0x47a58>
   58a84:	ldr	r3, [pc, #3568]	; 5987c <fputs@plt+0x487d8>
   58a88:	ldr	r0, [sp, #236]	; 0xec
   58a8c:	add	r3, r3, r1
   58a90:	ldrb	r2, [r3, #820]	; 0x334
   58a94:	ldr	r3, [sp, #188]	; 0xbc
   58a98:	add	r3, r2, r3
   58a9c:	cmp	r0, r3
   58aa0:	bcc	58afc <fputs@plt+0x47a58>
   58aa4:	ldr	r3, [sp, #240]	; 0xf0
   58aa8:	sub	r0, r0, r2
   58aac:	add	r2, sp, #296	; 0x128
   58ab0:	add	r0, r3, r0
   58ab4:	bl	16420 <fputs@plt+0x537c>
   58ab8:	add	r3, sp, #296	; 0x128
   58abc:	add	r0, sp, #224	; 0xe0
   58ac0:	ldrd	r6, [r3]
   58ac4:	bl	1c0e8 <fputs@plt+0xb044>
   58ac8:	ldrb	r3, [r4]
   58acc:	cmp	r3, #112	; 0x70
   58ad0:	bne	58b20 <fputs@plt+0x47a7c>
   58ad4:	ldr	r2, [r4, #12]
   58ad8:	ldr	r3, [r9, #56]	; 0x38
   58adc:	ldr	r3, [r3, r2, lsl #2]
   58ae0:	mov	r2, #256	; 0x100
   58ae4:	strh	r2, [r3, #2]
   58ae8:	ldr	r2, [r4, #16]
   58aec:	strd	r6, [r3, #40]	; 0x28
   58af0:	str	r5, [r3, #48]	; 0x30
   58af4:	str	r2, [r3, #52]	; 0x34
   58af8:	b	5460c <fputs@plt+0x43568>
   58afc:	add	r0, sp, #224	; 0xe0
   58b00:	bl	1c0e8 <fputs@plt+0xb044>
   58b04:	ldr	r0, [pc, #3360]	; 5982c <fputs@plt+0x48788>
   58b08:	bl	2d494 <fputs@plt+0x1c3f0>
   58b0c:	cmp	r0, #0
   58b10:	bne	5602c <fputs@plt+0x44f88>
   58b14:	mov	r6, #0
   58b18:	mov	r7, #0
   58b1c:	b	58ac8 <fputs@plt+0x47a24>
   58b20:	ldr	r1, [r4, #8]
   58b24:	ldr	r0, [r9, #8]
   58b28:	bl	1bfec <fputs@plt+0xaf48>
   58b2c:	mov	r3, #4
   58b30:	strd	r6, [r0]
   58b34:	strh	r3, [r0, #8]
   58b38:	b	5460c <fputs@plt+0x43568>
   58b3c:	ldr	r2, [r4, #4]
   58b40:	cmp	r7, #115	; 0x73
   58b44:	mov	r1, #40	; 0x28
   58b48:	mov	r5, #0
   58b4c:	ldr	r3, [r9, #56]	; 0x38
   58b50:	ldr	r0, [sp, #24]
   58b54:	ldr	r2, [r3, r2, lsl #2]
   58b58:	ldr	r3, [r2, #24]
   58b5c:	str	r3, [sp, #224]	; 0xe0
   58b60:	ldr	r3, [r4, #16]
   58b64:	strh	r3, [sp, #232]	; 0xe8
   58b68:	movhi	r3, #0
   58b6c:	mvnls	r3, #0
   58b70:	strb	r3, [sp, #234]	; 0xea
   58b74:	ldr	r3, [r4, #12]
   58b78:	ldr	r7, [r2, #16]
   58b7c:	mla	r3, r1, r3, r0
   58b80:	mov	r0, r7
   58b84:	str	r3, [sp, #228]	; 0xe4
   58b88:	bl	16f68 <fputs@plt+0x5ec4>
   58b8c:	ldr	ip, [r7, #16]
   58b90:	mov	r1, #0
   58b94:	mvn	r0, #-2147483647	; 0x80000001
   58b98:	ldr	r3, [r7, #20]
   58b9c:	subs	r2, ip, #1
   58ba0:	sbc	r3, r3, #0
   58ba4:	strd	r2, [sp, #160]	; 0xa0
   58ba8:	ldrd	r2, [sp, #160]	; 0xa0
   58bac:	cmp	r3, r1
   58bb0:	cmpeq	r2, r0
   58bb4:	bls	58be8 <fputs@plt+0x47b44>
   58bb8:	ldr	r0, [pc, #3184]	; 59830 <fputs@plt+0x4878c>
   58bbc:	bl	2d494 <fputs@plt+0x1c3f0>
   58bc0:	mov	fp, r0
   58bc4:	ldrb	r3, [r4]
   58bc8:	tst	r3, #1
   58bcc:	rsbeq	r5, r5, #0
   58bd0:	addne	r5, r5, #1
   58bd4:	cmp	fp, #0
   58bd8:	bne	554e4 <fputs@plt+0x44440>
   58bdc:	cmp	r5, #0
   58be0:	ble	5460c <fputs@plt+0x43568>
   58be4:	b	545f8 <fputs@plt+0x43554>
   58be8:	add	r3, sp, #304	; 0x130
   58bec:	add	r6, sp, #296	; 0x128
   58bf0:	str	r5, [sp, #320]	; 0x140
   58bf4:	mov	r2, ip
   58bf8:	mov	r1, r5
   58bfc:	str	sl, [sp, #328]	; 0x148
   58c00:	mov	r0, r7
   58c04:	strh	r5, [r3]
   58c08:	mov	r3, #1
   58c0c:	str	r6, [sp]
   58c10:	bl	4318c <fputs@plt+0x320e8>
   58c14:	subs	fp, r0, #0
   58c18:	bne	58bc4 <fputs@plt+0x47b20>
   58c1c:	add	r2, sp, #224	; 0xe0
   58c20:	ldr	r0, [sp, #308]	; 0x134
   58c24:	ldr	r1, [sp, #312]	; 0x138
   58c28:	bl	2e754 <fputs@plt+0x1d6b0>
   58c2c:	mov	r5, r0
   58c30:	mov	r0, r6
   58c34:	bl	1c0e8 <fputs@plt+0xb044>
   58c38:	b	58bc4 <fputs@plt+0x47b20>
   58c3c:	ldr	r1, [r4, #8]
   58c40:	mov	r8, #1
   58c44:	ldr	r0, [r9, #8]
   58c48:	bl	1bfec <fputs@plt+0xaf48>
   58c4c:	ldr	r2, [sl, #156]	; 0x9c
   58c50:	strh	r8, [r0, #8]
   58c54:	ldr	r3, [sl, #168]	; 0xa8
   58c58:	str	r0, [sp, #48]	; 0x30
   58c5c:	add	r3, r3, r8
   58c60:	cmp	r2, r3
   58c64:	ble	58c78 <fputs@plt+0x47bd4>
   58c68:	mov	r3, #2
   58c6c:	strb	r3, [r9, #86]	; 0x56
   58c70:	mov	fp, #6
   58c74:	b	554e4 <fputs@plt+0x44440>
   58c78:	mov	r0, #0
   58c7c:	ldr	r7, [r4, #4]
   58c80:	ldr	r3, [r4, #12]
   58c84:	str	r3, [sp, #80]	; 0x50
   58c88:	lsl	r3, r3, #4
   58c8c:	str	r3, [sp, #72]	; 0x48
   58c90:	ldr	r3, [sl, #16]
   58c94:	ldr	r2, [sp, #72]	; 0x48
   58c98:	add	r3, r3, r2
   58c9c:	ldr	r3, [r3, #4]
   58ca0:	ldr	r5, [r3, #4]
   58ca4:	str	r3, [sp, #32]
   58ca8:	ldr	r3, [r3]
   58cac:	ldr	fp, [r5, #8]
   58cb0:	str	r3, [r5, #4]
   58cb4:	str	r0, [sp, #192]	; 0xc0
   58cb8:	cmp	fp, r0
   58cbc:	movne	fp, r0
   58cc0:	movwne	r6, #262	; 0x106
   58cc4:	bne	58cdc <fputs@plt+0x47c38>
   58cc8:	cmp	r7, #1
   58ccc:	bhi	58d48 <fputs@plt+0x47ca4>
   58cd0:	movw	r0, #64375	; 0xfb77
   58cd4:	bl	2d494 <fputs@plt+0x1c3f0>
   58cd8:	mov	r6, r0
   58cdc:	ldr	r3, [sp, #48]	; 0x30
   58ce0:	asr	r1, fp, #31
   58ce4:	mov	r2, #4
   58ce8:	mov	r0, fp
   58cec:	cmp	r6, #0
   58cf0:	strd	r0, [r3]
   58cf4:	strh	r2, [r3, #8]
   58cf8:	bne	5b2dc <fputs@plt+0x4a238>
   58cfc:	cmp	fp, #0
   58d00:	beq	5460c <fputs@plt+0x43568>
   58d04:	ldr	r3, [sl, #16]
   58d08:	ldr	r1, [sp, #72]	; 0x48
   58d0c:	ldr	r2, [r4, #4]
   58d10:	add	r3, r3, r1
   58d14:	ldr	r1, [r3, #12]
   58d18:	ldr	r3, [r1, #16]
   58d1c:	cmp	r3, #0
   58d20:	bne	58f08 <fputs@plt+0x47e64>
   58d24:	ldr	r3, [r1, #32]
   58d28:	cmp	r3, #0
   58d2c:	bne	58f20 <fputs@plt+0x47e7c>
   58d30:	ldr	r2, [sp, #80]	; 0x50
   58d34:	mov	fp, r3
   58d38:	add	r2, r2, #1
   58d3c:	uxtb	r2, r2
   58d40:	str	r2, [sp, #112]	; 0x70
   58d44:	b	5460c <fputs@plt+0x43568>
   58d48:	mov	r3, fp
   58d4c:	add	r2, sp, #192	; 0xc0
   58d50:	mov	r1, r7
   58d54:	mov	r0, r5
   58d58:	bl	3c188 <fputs@plt+0x2b0e4>
   58d5c:	cmp	r0, #0
   58d60:	mov	r6, r0
   58d64:	str	r0, [sp, #188]	; 0xbc
   58d68:	bne	58cdc <fputs@plt+0x47c38>
   58d6c:	mov	r2, r0
   58d70:	mov	r1, r7
   58d74:	ldr	r0, [sp, #32]
   58d78:	bl	42828 <fputs@plt+0x31784>
   58d7c:	cmp	r0, #0
   58d80:	mov	fp, r0
   58d84:	str	r0, [sp, #188]	; 0xbc
   58d88:	beq	58da0 <fputs@plt+0x47cfc>
   58d8c:	ldr	r0, [sp, #192]	; 0xc0
   58d90:	bl	3ba38 <fputs@plt+0x2a994>
   58d94:	mov	fp, r6
   58d98:	ldr	r6, [sp, #188]	; 0xbc
   58d9c:	b	58cdc <fputs@plt+0x47c38>
   58da0:	ldrb	r3, [r5, #17]
   58da4:	cmp	r3, #0
   58da8:	beq	58ef0 <fputs@plt+0x47e4c>
   58dac:	add	r2, sp, #224	; 0xe0
   58db0:	mov	r1, #4
   58db4:	ldr	r0, [sp, #32]
   58db8:	bl	1723c <fputs@plt+0x6198>
   58dbc:	ldr	r3, [sp, #224]	; 0xe0
   58dc0:	cmp	r7, r3
   58dc4:	bne	58e40 <fputs@plt+0x47d9c>
   58dc8:	add	r1, sp, #188	; 0xbc
   58dcc:	ldr	r0, [sp, #192]	; 0xc0
   58dd0:	bl	3f760 <fputs@plt+0x2e6bc>
   58dd4:	ldr	r0, [sp, #192]	; 0xc0
   58dd8:	bl	3ba38 <fputs@plt+0x2a994>
   58ddc:	ldr	r6, [sp, #188]	; 0xbc
   58de0:	cmp	r6, #0
   58de4:	bne	58cdc <fputs@plt+0x47c38>
   58de8:	ldr	r2, [sp, #224]	; 0xe0
   58dec:	sub	r2, r2, #1
   58df0:	str	r2, [sp, #224]	; 0xe0
   58df4:	ldr	r2, [pc, #2616]	; 59834 <fputs@plt+0x48790>
   58df8:	ldr	r8, [r2, #608]	; 0x260
   58dfc:	ldr	r2, [r5, #32]
   58e00:	udiv	r8, r8, r2
   58e04:	add	r8, r8, #1
   58e08:	ldr	r7, [sp, #224]	; 0xe0
   58e0c:	cmp	r7, r8
   58e10:	beq	58ee4 <fputs@plt+0x47e40>
   58e14:	mov	r1, r7
   58e18:	mov	r0, r5
   58e1c:	bl	13f04 <fputs@plt+0x2e60>
   58e20:	cmp	r7, r0
   58e24:	beq	58ee4 <fputs@plt+0x47e40>
   58e28:	mov	r2, r7
   58e2c:	mov	r1, #4
   58e30:	ldr	r0, [sp, #32]
   58e34:	bl	3e320 <fputs@plt+0x2d27c>
   58e38:	str	r0, [sp, #188]	; 0xbc
   58e3c:	b	58d94 <fputs@plt+0x47cf0>
   58e40:	ldr	r0, [sp, #192]	; 0xc0
   58e44:	bl	3ba38 <fputs@plt+0x2a994>
   58e48:	mov	r3, fp
   58e4c:	add	r2, sp, #296	; 0x128
   58e50:	ldr	r1, [sp, #224]	; 0xe0
   58e54:	mov	r0, r5
   58e58:	bl	3c188 <fputs@plt+0x2b0e4>
   58e5c:	cmp	r0, #0
   58e60:	mov	r6, r0
   58e64:	str	r0, [sp, #188]	; 0xbc
   58e68:	bne	58cdc <fputs@plt+0x47c38>
   58e6c:	mov	r3, r0
   58e70:	mov	r2, r8
   58e74:	str	r7, [sp]
   58e78:	mov	r0, r5
   58e7c:	str	r6, [sp, #4]
   58e80:	ldr	r1, [sp, #296]	; 0x128
   58e84:	bl	3ed6c <fputs@plt+0x2dcc8>
   58e88:	str	r0, [sp, #188]	; 0xbc
   58e8c:	ldr	r0, [sp, #296]	; 0x128
   58e90:	bl	3ba38 <fputs@plt+0x2a994>
   58e94:	ldr	r6, [sp, #188]	; 0xbc
   58e98:	cmp	r6, #0
   58e9c:	bne	58cdc <fputs@plt+0x47c38>
   58ea0:	mov	r3, r6
   58ea4:	add	r2, sp, #296	; 0x128
   58ea8:	ldr	r1, [sp, #224]	; 0xe0
   58eac:	mov	r0, r5
   58eb0:	str	r6, [sp, #296]	; 0x128
   58eb4:	bl	3c188 <fputs@plt+0x2b0e4>
   58eb8:	add	r1, sp, #188	; 0xbc
   58ebc:	str	r0, [sp, #188]	; 0xbc
   58ec0:	ldr	r0, [sp, #296]	; 0x128
   58ec4:	bl	3f760 <fputs@plt+0x2e6bc>
   58ec8:	ldr	r0, [sp, #296]	; 0x128
   58ecc:	bl	3ba38 <fputs@plt+0x2a994>
   58ed0:	ldr	r6, [sp, #188]	; 0xbc
   58ed4:	cmp	r6, #0
   58ed8:	bne	58cdc <fputs@plt+0x47c38>
   58edc:	ldr	r6, [sp, #224]	; 0xe0
   58ee0:	b	58de8 <fputs@plt+0x47d44>
   58ee4:	sub	r7, r7, #1
   58ee8:	str	r7, [sp, #224]	; 0xe0
   58eec:	b	58e08 <fputs@plt+0x47d64>
   58ef0:	add	r1, sp, #188	; 0xbc
   58ef4:	ldr	r0, [sp, #192]	; 0xc0
   58ef8:	bl	3f760 <fputs@plt+0x2e6bc>
   58efc:	ldr	r0, [sp, #192]	; 0xc0
   58f00:	bl	3ba38 <fputs@plt+0x2a994>
   58f04:	b	58d98 <fputs@plt+0x47cf4>
   58f08:	ldr	r0, [r3, #8]
   58f0c:	ldr	r3, [r3]
   58f10:	ldr	ip, [r0, #28]
   58f14:	cmp	ip, fp
   58f18:	streq	r2, [r0, #28]
   58f1c:	b	58d1c <fputs@plt+0x47c78>
   58f20:	ldr	r1, [r3, #8]
   58f24:	ldr	r3, [r3]
   58f28:	ldr	r0, [r1, #44]	; 0x2c
   58f2c:	cmp	r0, fp
   58f30:	streq	r2, [r1, #44]	; 0x2c
   58f34:	b	58d28 <fputs@plt+0x47c84>
   58f38:	mov	r3, #0
   58f3c:	str	r3, [sp, #296]	; 0x128
   58f40:	ldmib	r4, {r1, r2}
   58f44:	ldr	r3, [sl, #16]
   58f48:	add	r3, r3, r2, lsl #4
   58f4c:	ldr	r2, [r4, #12]
   58f50:	ldr	r0, [r3, #4]
   58f54:	cmp	r2, #0
   58f58:	addne	r2, sp, #296	; 0x128
   58f5c:	bl	42828 <fputs@plt+0x31784>
   58f60:	ldr	r2, [r4, #12]
   58f64:	mov	fp, r0
   58f68:	cmp	r2, #0
   58f6c:	beq	55894 <fputs@plt+0x447f0>
   58f70:	ldr	r3, [r9, #92]	; 0x5c
   58f74:	ldr	r0, [sp, #296]	; 0x128
   58f78:	add	r3, r3, r0
   58f7c:	str	r3, [r9, #92]	; 0x5c
   58f80:	ble	55894 <fputs@plt+0x447f0>
   58f84:	mov	r1, #40	; 0x28
   58f88:	ldr	r3, [sp, #24]
   58f8c:	mul	r1, r1, r2
   58f90:	ldrd	r2, [r3, r1]
   58f94:	adds	r6, r2, r0
   58f98:	adc	r7, r3, r0, asr #31
   58f9c:	ldr	r3, [sp, #24]
   58fa0:	strd	r6, [r3, r1]
   58fa4:	b	55894 <fputs@plt+0x447f0>
   58fa8:	ldr	r2, [r4, #4]
   58fac:	ldr	r3, [r9, #56]	; 0x38
   58fb0:	ldr	r2, [r3, r2, lsl #2]
   58fb4:	ldr	r3, [r2, #16]
   58fb8:	ldrb	r2, [r2]
   58fbc:	cmp	r2, #1
   58fc0:	bne	58fd4 <fputs@plt+0x47f30>
   58fc4:	mov	r1, r3
   58fc8:	mov	r0, sl
   58fcc:	bl	2150c <fputs@plt+0x10468>
   58fd0:	b	5460c <fputs@plt+0x43568>
   58fd4:	mov	r2, #0
   58fd8:	ldr	r0, [r3]
   58fdc:	ldr	r1, [r3, #52]	; 0x34
   58fe0:	bl	42828 <fputs@plt+0x31784>
   58fe4:	b	56c08 <fputs@plt+0x45b64>
   58fe8:	ldr	r1, [r4, #8]
   58fec:	ldr	r0, [r9, #8]
   58ff0:	bl	1bfec <fputs@plt+0xaf48>
   58ff4:	mov	r3, #0
   58ff8:	mov	r5, r0
   58ffc:	add	r1, sp, #296	; 0x128
   59000:	str	r3, [sp, #296]	; 0x128
   59004:	ldr	r2, [r4, #4]
   59008:	ldr	r3, [sl, #16]
   5900c:	add	r3, r3, r2, lsl #4
   59010:	ldrb	r2, [r4]
   59014:	ldr	r0, [r3, #4]
   59018:	cmp	r2, #122	; 0x7a
   5901c:	moveq	r2, #1
   59020:	movne	r2, #2
   59024:	bl	428a8 <fputs@plt+0x31804>
   59028:	subs	fp, r0, #0
   5902c:	bne	554e4 <fputs@plt+0x44440>
   59030:	ldr	r2, [sp, #296]	; 0x128
   59034:	asr	r3, r2, #31
   59038:	strd	r2, [r5]
   5903c:	b	5460c <fputs@plt+0x43568>
   59040:	add	r3, r9, #44	; 0x2c
   59044:	ldr	r2, [r4, #4]
   59048:	ldr	r0, [pc, #2024]	; 59838 <fputs@plt+0x48794>
   5904c:	ldr	r1, [sl, #16]
   59050:	cmp	r2, #1
   59054:	str	sl, [sp, #296]	; 0x128
   59058:	str	r3, [sp, #300]	; 0x12c
   5905c:	ldr	r3, [r4, #16]
   59060:	str	r2, [sp, #304]	; 0x130
   59064:	str	r3, [sp]
   59068:	ldr	r3, [pc, #1996]	; 5983c <fputs@plt+0x48798>
   5906c:	moveq	r3, r0
   59070:	mov	r0, sl
   59074:	ldr	r2, [r1, r2, lsl #4]
   59078:	ldr	r1, [pc, #1984]	; 59840 <fputs@plt+0x4879c>
   5907c:	bl	36660 <fputs@plt+0x255bc>
   59080:	subs	r5, r0, #0
   59084:	beq	590e8 <fputs@plt+0x48044>
   59088:	mov	r3, #1
   5908c:	ldr	r2, [pc, #1968]	; 59844 <fputs@plt+0x487a0>
   59090:	mov	r1, r5
   59094:	mov	r0, sl
   59098:	strb	r3, [sl, #149]	; 0x95
   5909c:	mov	r3, #0
   590a0:	str	r3, [sp]
   590a4:	str	r3, [sp, #308]	; 0x134
   590a8:	add	r3, sp, #296	; 0x128
   590ac:	bl	5bf3c <fputs@plt+0x4ae98>
   590b0:	subs	fp, r0, #0
   590b4:	mov	r1, r5
   590b8:	ldreq	fp, [sp, #308]	; 0x134
   590bc:	mov	r0, sl
   590c0:	bl	1b744 <fputs@plt+0xa6a0>
   590c4:	mov	r3, #0
   590c8:	strb	r3, [sl, #149]	; 0x95
   590cc:	cmp	fp, r3
   590d0:	beq	5460c <fputs@plt+0x43568>
   590d4:	mov	r0, sl
   590d8:	bl	1ff60 <fputs@plt+0xeebc>
   590dc:	cmp	fp, #7
   590e0:	bne	554e4 <fputs@plt+0x44440>
   590e4:	b	54b94 <fputs@plt+0x43af0>
   590e8:	mov	fp, #7
   590ec:	b	590d4 <fputs@plt+0x48030>
   590f0:	mov	r0, sl
   590f4:	ldr	r1, [r4, #4]
   590f8:	bl	5c264 <fputs@plt+0x4b1c0>
   590fc:	b	56c08 <fputs@plt+0x45b64>
   59100:	ldr	r2, [r4, #4]
   59104:	ldr	r3, [sl, #16]
   59108:	ldr	r1, [r4, #16]
   5910c:	add	r3, r3, r2, lsl #4
   59110:	mov	r2, #0
   59114:	ldr	r0, [r3, #12]
   59118:	add	r0, r0, #8
   5911c:	bl	1c610 <fputs@plt+0xb56c>
   59120:	mov	r1, r0
   59124:	mov	r0, sl
   59128:	bl	1fc44 <fputs@plt+0xeba0>
   5912c:	ldr	r3, [sl, #24]
   59130:	orr	r3, r3, #2
   59134:	str	r3, [sl, #24]
   59138:	b	5460c <fputs@plt+0x43568>
   5913c:	ldr	r2, [r4, #4]
   59140:	ldr	r3, [sl, #16]
   59144:	ldr	r1, [r4, #16]
   59148:	add	r3, r3, r2, lsl #4
   5914c:	mov	r2, #0
   59150:	ldr	r0, [r3, #12]
   59154:	add	r0, r0, #24
   59158:	bl	1c610 <fputs@plt+0xb56c>
   5915c:	subs	r1, r0, #0
   59160:	beq	591a0 <fputs@plt+0x480fc>
   59164:	ldr	r2, [r1, #12]
   59168:	ldr	r3, [r2, #8]
   5916c:	cmp	r1, r3
   59170:	ldreq	r3, [r1, #20]
   59174:	streq	r3, [r2, #8]
   59178:	beq	59198 <fputs@plt+0x480f4>
   5917c:	cmp	r3, #0
   59180:	beq	59198 <fputs@plt+0x480f4>
   59184:	ldr	r2, [r3, #20]
   59188:	cmp	r1, r2
   5918c:	bne	591b0 <fputs@plt+0x4810c>
   59190:	ldr	r2, [r1, #20]
   59194:	str	r2, [r3, #20]
   59198:	mov	r0, sl
   5919c:	bl	1f5ec <fputs@plt+0xe548>
   591a0:	ldr	r3, [sl, #24]
   591a4:	orr	r3, r3, #2
   591a8:	str	r3, [sl, #24]
   591ac:	b	5460c <fputs@plt+0x43568>
   591b0:	mov	r3, r2
   591b4:	b	5917c <fputs@plt+0x480d8>
   591b8:	ldr	r2, [r4, #4]
   591bc:	ldr	r3, [sl, #16]
   591c0:	ldr	r1, [r4, #16]
   591c4:	add	r3, r3, r2, lsl #4
   591c8:	mov	r2, #0
   591cc:	ldr	r0, [r3, #12]
   591d0:	add	r0, r0, #40	; 0x28
   591d4:	bl	1c610 <fputs@plt+0xb56c>
   591d8:	subs	r5, r0, #0
   591dc:	beq	5460c <fputs@plt+0x43568>
   591e0:	ldr	r0, [r5, #20]
   591e4:	ldr	r3, [r5, #24]
   591e8:	cmp	r0, r3
   591ec:	bne	59214 <fputs@plt+0x48170>
   591f0:	add	r0, r0, #8
   591f4:	ldr	r1, [r5, #4]
   591f8:	bl	131d8 <fputs@plt+0x2134>
   591fc:	ldr	r3, [r0, #60]	; 0x3c
   59200:	add	r2, r0, #60	; 0x3c
   59204:	cmp	r5, r3
   59208:	ldr	r1, [r3, #32]
   5920c:	bne	59230 <fputs@plt+0x4818c>
   59210:	str	r1, [r2]
   59214:	mov	r1, r5
   59218:	mov	r0, sl
   5921c:	bl	1fb40 <fputs@plt+0xea9c>
   59220:	ldr	r3, [sl, #24]
   59224:	orr	r3, r3, #2
   59228:	str	r3, [sl, #24]
   5922c:	b	5460c <fputs@plt+0x43568>
   59230:	add	r2, r3, #32
   59234:	mov	r3, r1
   59238:	b	59204 <fputs@plt+0x48160>
   5923c:	ldr	r3, [r4, #8]
   59240:	ldr	r2, [r4, #12]
   59244:	ldr	r1, [sp, #24]
   59248:	str	r3, [sp, #72]	; 0x48
   5924c:	mov	r3, #40	; 0x28
   59250:	ldr	r0, [sp, #24]
   59254:	mul	r2, r3, r2
   59258:	ldr	r8, [r4, #16]
   5925c:	add	r1, r1, r2
   59260:	ldr	r2, [r0, r2]
   59264:	str	r1, [sp, #48]	; 0x30
   59268:	ldr	r1, [r4, #4]
   5926c:	mla	r3, r3, r1, r0
   59270:	ldrb	r1, [r4, #3]
   59274:	str	r3, [sp, #32]
   59278:	ldr	r3, [sl, #16]
   5927c:	add	r3, r3, r1, lsl #4
   59280:	ldr	r3, [r3, #4]
   59284:	ldm	r3, {r3, r5}
   59288:	ldr	r1, [r5, #4]
   5928c:	ldr	r0, [r5, #44]	; 0x2c
   59290:	ldr	r1, [r1, #24]
   59294:	str	r3, [r5, #4]
   59298:	ldr	r3, [r5]
   5929c:	str	r1, [sp, #80]	; 0x50
   592a0:	mov	r1, #0
   592a4:	str	r5, [sp, #224]	; 0xe0
   592a8:	cmp	r0, r1
   592ac:	str	r3, [sp, #228]	; 0xe4
   592b0:	add	r3, sp, #296	; 0x128
   592b4:	str	r1, [sp, #232]	; 0xe8
   592b8:	str	r0, [sp, #236]	; 0xec
   592bc:	str	r2, [sp, #240]	; 0xf0
   592c0:	add	r2, sp, #288	; 0x120
   592c4:	str	r1, [sp, #244]	; 0xf4
   592c8:	str	r1, [sp, #248]	; 0xf8
   592cc:	str	r1, [sp, #252]	; 0xfc
   592d0:	str	r1, [sp, #256]	; 0x100
   592d4:	str	r1, [sp, #260]	; 0x104
   592d8:	str	r1, [sp, #292]	; 0x124
   592dc:	str	r3, [sp, #268]	; 0x10c
   592e0:	str	r1, [sp, #264]	; 0x108
   592e4:	str	r3, [sp, #272]	; 0x110
   592e8:	mov	r3, #100	; 0x64
   592ec:	str	r1, [sp, #276]	; 0x114
   592f0:	str	r3, [sp, #280]	; 0x118
   592f4:	ldr	r3, [pc, #1356]	; 59848 <fputs@plt+0x487a4>
   592f8:	str	r3, [sp, #284]	; 0x11c
   592fc:	mov	r3, #256	; 0x100
   59300:	strh	r3, [r2]
   59304:	beq	59328 <fputs@plt+0x48284>
   59308:	lsr	r0, r0, #3
   5930c:	add	r0, r0, #1
   59310:	bl	1df74 <fputs@plt+0xced0>
   59314:	cmp	r0, #0
   59318:	str	r0, [sp, #232]	; 0xe8
   5931c:	bne	593d4 <fputs@plt+0x48330>
   59320:	mov	r3, #1
   59324:	str	r3, [sp, #248]	; 0xf8
   59328:	ldr	r0, [sp, #292]	; 0x124
   5932c:	bl	18024 <fputs@plt+0x6f80>
   59330:	ldr	r0, [sp, #232]	; 0xe8
   59334:	bl	177ec <fputs@plt+0x6748>
   59338:	ldr	r3, [sp, #248]	; 0xf8
   5933c:	cmp	r3, #0
   59340:	beq	59358 <fputs@plt+0x482b4>
   59344:	add	r0, sp, #264	; 0x108
   59348:	bl	1b7a0 <fputs@plt+0xa6fc>
   5934c:	ldr	r3, [sp, #244]	; 0xf4
   59350:	add	r3, r3, #1
   59354:	str	r3, [sp, #244]	; 0xf4
   59358:	ldr	r5, [sp, #244]	; 0xf4
   5935c:	cmp	r5, #0
   59360:	bne	5936c <fputs@plt+0x482c8>
   59364:	add	r0, sp, #264	; 0x108
   59368:	bl	1b7a0 <fputs@plt+0xa6fc>
   5936c:	add	r0, sp, #264	; 0x108
   59370:	bl	1d284 <fputs@plt+0xc1e0>
   59374:	ldr	r3, [sp, #48]	; 0x30
   59378:	mov	r6, r0
   5937c:	ldrd	r2, [r3]
   59380:	subs	r0, r2, r5
   59384:	sbc	r1, r3, r5, asr #31
   59388:	ldr	r3, [sp, #48]	; 0x30
   5938c:	strd	r0, [r3]
   59390:	ldr	r0, [sp, #32]
   59394:	bl	1be4c <fputs@plt+0xada8>
   59398:	cmp	r5, #0
   5939c:	beq	593c4 <fputs@plt+0x48320>
   593a0:	cmp	r6, #0
   593a4:	beq	54b94 <fputs@plt+0x43af0>
   593a8:	ldr	r3, [pc, #1180]	; 5984c <fputs@plt+0x487a8>
   593ac:	mvn	r2, #0
   593b0:	mov	r1, r6
   593b4:	ldr	r0, [sp, #32]
   593b8:	str	r3, [sp]
   593bc:	mov	r3, #1
   593c0:	bl	25040 <fputs@plt+0x13f9c>
   593c4:	ldr	r0, [sp, #32]
   593c8:	ldr	r1, [sp, #40]	; 0x28
   593cc:	bl	26140 <fputs@plt+0x1509c>
   593d0:	b	5460c <fputs@plt+0x43568>
   593d4:	ldr	r0, [r5, #32]
   593d8:	bl	1eedc <fputs@plt+0xde38>
   593dc:	cmp	r0, #0
   593e0:	str	r0, [sp, #292]	; 0x124
   593e4:	beq	59320 <fputs@plt+0x4827c>
   593e8:	ldr	r3, [pc, #1092]	; 59834 <fputs@plt+0x48790>
   593ec:	ldr	r2, [r5, #32]
   593f0:	ldr	r3, [r3, #608]	; 0x260
   593f4:	udiv	r3, r3, r2
   593f8:	ldr	r2, [sp, #236]	; 0xec
   593fc:	add	r3, r3, #1
   59400:	cmp	r3, r2
   59404:	bhi	59420 <fputs@plt+0x4837c>
   59408:	ldr	r1, [sp, #232]	; 0xe8
   5940c:	and	r0, r3, #7
   59410:	mov	ip, #1
   59414:	ldrb	r2, [r1, r3, lsr #3]
   59418:	orr	r2, r2, ip, lsl r0
   5941c:	strb	r2, [r1, r3, lsr #3]
   59420:	ldr	r3, [pc, #1064]	; 59850 <fputs@plt+0x487ac>
   59424:	add	r7, sp, #224	; 0xe0
   59428:	mov	r1, #1
   5942c:	mov	r0, r7
   59430:	mov	r6, #0
   59434:	str	r3, [sp, #252]	; 0xfc
   59438:	ldr	r3, [r5, #12]
   5943c:	ldr	r3, [r3, #56]	; 0x38
   59440:	ldr	r2, [r3, #32]
   59444:	ldr	r3, [r3, #36]	; 0x24
   59448:	rev	r2, r2
   5944c:	rev	r3, r3
   59450:	bl	3c478 <fputs@plt+0x2b3d4>
   59454:	ldr	r2, [r5, #4]
   59458:	ldr	r3, [r2, #24]
   5945c:	str	r6, [sp, #252]	; 0xfc
   59460:	bic	r3, r3, #268435456	; 0x10000000
   59464:	str	r3, [r2, #24]
   59468:	ldr	r3, [sp, #72]	; 0x48
   5946c:	cmp	r6, r3
   59470:	bge	59480 <fputs@plt+0x483dc>
   59474:	ldr	r3, [sp, #240]	; 0xf0
   59478:	cmp	r3, #0
   5947c:	bne	594fc <fputs@plt+0x48458>
   59480:	ldr	r3, [r5, #4]
   59484:	mov	r7, #1
   59488:	ldr	r2, [sp, #80]	; 0x50
   5948c:	str	r2, [r3, #24]
   59490:	ldr	r2, [sp, #236]	; 0xec
   59494:	cmp	r7, r2
   59498:	bhi	59328 <fputs@plt+0x48284>
   5949c:	ldr	r2, [sp, #240]	; 0xf0
   594a0:	cmp	r2, #0
   594a4:	beq	59328 <fputs@plt+0x48284>
   594a8:	ldr	r2, [sp, #232]	; 0xe8
   594ac:	and	r6, r7, #7
   594b0:	mov	r3, #1
   594b4:	lsl	r6, r3, r6
   594b8:	lsr	r8, r7, #3
   594bc:	ldrb	r2, [r2, r7, lsr #3]
   594c0:	tst	r2, r6
   594c4:	beq	5954c <fputs@plt+0x484a8>
   594c8:	mov	r1, r7
   594cc:	mov	r0, r5
   594d0:	bl	13f04 <fputs@plt+0x2e60>
   594d4:	cmp	r7, r0
   594d8:	bne	5958c <fputs@plt+0x484e8>
   594dc:	ldrb	r2, [r5, #17]
   594e0:	cmp	r2, #0
   594e4:	beq	5958c <fputs@plt+0x484e8>
   594e8:	mov	r2, r7
   594ec:	ldr	r1, [pc, #864]	; 59854 <fputs@plt+0x487b0>
   594f0:	add	r0, sp, #224	; 0xe0
   594f4:	bl	37ecc <fputs@plt+0x26e28>
   594f8:	b	5958c <fputs@plt+0x484e8>
   594fc:	ldr	r1, [r8, r6, lsl #2]
   59500:	cmp	r1, #0
   59504:	beq	59544 <fputs@plt+0x484a0>
   59508:	ldrb	r3, [r5, #17]
   5950c:	cmp	r3, #0
   59510:	cmpne	r1, #1
   59514:	ble	59528 <fputs@plt+0x48484>
   59518:	mov	r3, #0
   5951c:	mov	r2, #1
   59520:	mov	r0, r7
   59524:	bl	3c2c0 <fputs@plt+0x2b21c>
   59528:	mvn	r2, #0
   5952c:	mvn	r3, #-2147483648	; 0x80000000
   59530:	mov	r0, r7
   59534:	strd	r2, [sp]
   59538:	add	r2, sp, #192	; 0xc0
   5953c:	ldr	r1, [r8, r6, lsl #2]
   59540:	bl	3c660 <fputs@plt+0x2b5bc>
   59544:	add	r6, r6, #1
   59548:	b	59468 <fputs@plt+0x483c4>
   5954c:	mov	r1, r7
   59550:	mov	r0, r5
   59554:	bl	13f04 <fputs@plt+0x2e60>
   59558:	cmp	r7, r0
   5955c:	bne	5956c <fputs@plt+0x484c8>
   59560:	ldrb	r2, [r5, #17]
   59564:	cmp	r2, #0
   59568:	bne	5958c <fputs@plt+0x484e8>
   5956c:	mov	r2, r7
   59570:	ldr	r1, [pc, #736]	; 59858 <fputs@plt+0x487b4>
   59574:	add	r0, sp, #224	; 0xe0
   59578:	bl	37ecc <fputs@plt+0x26e28>
   5957c:	ldr	r2, [sp, #232]	; 0xe8
   59580:	ldrb	r2, [r2, r8]
   59584:	tst	r2, r6
   59588:	bne	594c8 <fputs@plt+0x48424>
   5958c:	add	r7, r7, #1
   59590:	b	59490 <fputs@plt+0x483ec>
   59594:	ldmib	r4, {r5, r6}
   59598:	mov	r3, #40	; 0x28
   5959c:	ldr	r2, [sp, #24]
   595a0:	mla	r5, r3, r5, r2
   595a4:	mla	r6, r3, r6, r2
   595a8:	ldrh	r3, [r5, #8]
   595ac:	tst	r3, #32
   595b0:	beq	595c4 <fputs@plt+0x48520>
   595b4:	ldr	r0, [r5]
   595b8:	ldrd	r2, [r6]
   595bc:	bl	1d200 <fputs@plt+0xc15c>
   595c0:	b	5460c <fputs@plt+0x43568>
   595c4:	mov	r0, r5
   595c8:	bl	1d104 <fputs@plt+0xc060>
   595cc:	ldrh	r3, [r5, #8]
   595d0:	tst	r3, #32
   595d4:	bne	595b4 <fputs@plt+0x48510>
   595d8:	b	54b94 <fputs@plt+0x43af0>
   595dc:	ldr	r2, [r4, #4]
   595e0:	mov	r3, #40	; 0x28
   595e4:	mul	r3, r3, r2
   595e8:	ldr	r2, [sp, #24]
   595ec:	add	r6, r2, r3
   595f0:	ldrh	r2, [r6, #8]
   595f4:	tst	r2, #32
   595f8:	beq	596a8 <fputs@plt+0x48604>
   595fc:	ldr	r2, [sp, #24]
   59600:	ldr	r5, [r2, r3]
   59604:	ldrh	r3, [r5, #26]
   59608:	tst	r3, #2
   5960c:	bne	59630 <fputs@plt+0x4858c>
   59610:	tst	r3, #1
   59614:	bne	59624 <fputs@plt+0x48580>
   59618:	ldr	r0, [r5, #8]
   5961c:	bl	15e40 <fputs@plt+0x4d9c>
   59620:	str	r0, [r5, #8]
   59624:	ldrh	r3, [r5, #26]
   59628:	orr	r3, r3, #2
   5962c:	strh	r3, [r5, #26]
   59630:	ldr	r3, [r5, #8]
   59634:	cmp	r3, #0
   59638:	beq	596a8 <fputs@plt+0x48604>
   5963c:	ldrd	r6, [r3]
   59640:	ldr	r3, [r3, #8]
   59644:	cmp	r3, #0
   59648:	str	r3, [r5, #8]
   5964c:	ldreq	r1, [r5]
   59650:	beq	59684 <fputs@plt+0x485e0>
   59654:	mov	r0, #40	; 0x28
   59658:	mov	r2, r6
   5965c:	ldr	r1, [r4, #12]
   59660:	mov	r3, r7
   59664:	ldr	ip, [sp, #24]
   59668:	mla	r0, r0, r1, ip
   5966c:	bl	1bf9c <fputs@plt+0xaef8>
   59670:	b	58518 <fputs@plt+0x47474>
   59674:	ldr	r8, [r1]
   59678:	ldr	r0, [r5, #4]
   5967c:	bl	1b744 <fputs@plt+0xa6a0>
   59680:	mov	r1, r8
   59684:	cmp	r1, #0
   59688:	bne	59674 <fputs@plt+0x485d0>
   5968c:	mov	r3, #65536	; 0x10000
   59690:	str	r1, [r5]
   59694:	str	r1, [r5, #8]
   59698:	str	r1, [r5, #12]
   5969c:	str	r1, [r5, #20]
   596a0:	str	r3, [r5, #24]
   596a4:	b	59654 <fputs@plt+0x485b0>
   596a8:	mov	r0, r6
   596ac:	bl	1be4c <fputs@plt+0xada8>
   596b0:	b	58504 <fputs@plt+0x47460>
   596b4:	ldr	r7, [r4, #4]
   596b8:	mov	r3, #40	; 0x28
   596bc:	ldr	r2, [sp, #24]
   596c0:	ldr	r1, [sp, #24]
   596c4:	mla	r2, r3, r7, r2
   596c8:	str	r2, [sp, #32]
   596cc:	ldr	r2, [r4, #12]
   596d0:	mla	r3, r3, r2, r1
   596d4:	str	r3, [sp, #72]	; 0x48
   596d8:	ldr	r3, [r4, #16]
   596dc:	str	r3, [sp, #48]	; 0x30
   596e0:	ldr	r3, [sp, #32]
   596e4:	ldrh	r3, [r3, #8]
   596e8:	tst	r3, #32
   596ec:	beq	5979c <fputs@plt+0x486f8>
   596f0:	ldr	r3, [sp, #48]	; 0x30
   596f4:	cmp	r3, #0
   596f8:	beq	59810 <fputs@plt+0x4876c>
   596fc:	ldr	r3, [sp, #32]
   59700:	ldr	r5, [r3]
   59704:	ldr	r3, [sp, #72]	; 0x48
   59708:	ldrd	r2, [r3]
   5970c:	strd	r2, [sp, #80]	; 0x50
   59710:	ldr	r3, [r5, #28]
   59714:	ldr	r2, [sp, #48]	; 0x30
   59718:	cmp	r2, r3
   5971c:	beq	597f8 <fputs@plt+0x48754>
   59720:	ldr	r8, [r5, #8]
   59724:	cmp	r8, #0
   59728:	beq	597f0 <fputs@plt+0x4874c>
   5972c:	add	r3, r5, #20
   59730:	mov	r7, r3
   59734:	ldrh	r3, [r5, #26]
   59738:	tst	r3, #1
   5973c:	bne	5974c <fputs@plt+0x486a8>
   59740:	mov	r0, r8
   59744:	bl	15e40 <fputs@plt+0x4d9c>
   59748:	mov	r8, r0
   5974c:	ldr	r6, [r5, #20]
   59750:	cmp	r6, #0
   59754:	bne	597b8 <fputs@plt+0x48714>
   59758:	mov	r0, r5
   5975c:	bl	1d19c <fputs@plt+0xc0f8>
   59760:	mov	r3, r7
   59764:	cmp	r0, #0
   59768:	mov	r1, r0
   5976c:	str	r0, [r3]
   59770:	beq	597d8 <fputs@plt+0x48734>
   59774:	mov	r2, #0
   59778:	mov	r3, #0
   5977c:	str	r1, [sp, #92]	; 0x5c
   59780:	mov	r0, r8
   59784:	strd	r2, [r1]
   59788:	str	r6, [r1, #8]
   5978c:	bl	13950 <fputs@plt+0x28ac>
   59790:	ldr	r1, [sp, #92]	; 0x5c
   59794:	str	r0, [r1, #12]
   59798:	b	597d8 <fputs@plt+0x48734>
   5979c:	ldr	r0, [sp, #32]
   597a0:	bl	1d104 <fputs@plt+0xc060>
   597a4:	ldr	r3, [sp, #32]
   597a8:	ldrh	r3, [r3, #8]
   597ac:	tst	r3, #32
   597b0:	bne	596f0 <fputs@plt+0x4864c>
   597b4:	b	54b94 <fputs@plt+0x43af0>
   597b8:	ldr	r0, [r6, #12]
   597bc:	add	r3, r6, #8
   597c0:	mov	r7, r3
   597c4:	cmp	r0, #0
   597c8:	bne	598bc <fputs@plt+0x48818>
   597cc:	mov	r0, r8
   597d0:	bl	13950 <fputs@plt+0x28ac>
   597d4:	str	r0, [r6, #12]
   597d8:	mov	r3, #0
   597dc:	str	r3, [r5, #8]
   597e0:	str	r3, [r5, #12]
   597e4:	ldrh	r3, [r5, #26]
   597e8:	orr	r3, r3, #1
   597ec:	strh	r3, [r5, #26]
   597f0:	ldr	r3, [sp, #48]	; 0x30
   597f4:	str	r3, [r5, #28]
   597f8:	ldr	r2, [r5, #20]
   597fc:	cmp	r2, #0
   59800:	bne	598e8 <fputs@plt+0x48844>
   59804:	ldr	r3, [sp, #48]	; 0x30
   59808:	cmp	r3, #0
   5980c:	blt	5460c <fputs@plt+0x43568>
   59810:	ldr	r1, [sp, #32]
   59814:	ldr	r3, [sp, #72]	; 0x48
   59818:	ldr	r0, [r1]
   5981c:	ldrd	r2, [r3]
   59820:	bl	1d200 <fputs@plt+0xc15c>
   59824:	b	5460c <fputs@plt+0x43568>
   59828:	andeq	r0, r9, r0, lsr #15
   5982c:			; <UNDEFINED> instruction: 0x00011ab4
   59830:	ldrdeq	r1, [r1], -r6
   59834:	andeq	sl, r8, r0, lsr #2
   59838:	andeq	r6, r7, r2, lsr r5
   5983c:	andeq	r6, r7, r5, asr #10
   59840:	muleq	r7, r9, r6
   59844:	andeq	fp, r6, r0, lsl r0
   59848:	blcc	fe70c050 <stderr@@GLIBC_2.4+0xfe681300>
   5984c:	andeq	r7, r1, ip, ror #15
   59850:	ldrdeq	r6, [r7], -r9
   59854:	strdeq	r6, [r7], -pc	; <UNPREDICTABLE>
   59858:	andeq	r6, r7, r9, ror #13
   5985c:	andeq	r6, r7, r1, lsr #14
   59860:	stclgt	12, cr12, [ip], {205}	; 0xcd
   59864:			; <UNDEFINED> instruction: 0xffffec90
   59868:	andeq	r4, r7, r6, lsr pc
   5986c:	strdeq	r7, [r7], -r9
   59870:	andeq	r6, r7, r8, asr r5
   59874:	andeq	r6, r7, r6, asr #14
   59878:	andeq	r6, r7, r3, asr r5
   5987c:	muleq	r7, r0, r4
   59880:	andeq	r6, r7, sl, ror r7
   59884:	andeq	r6, r7, r2, lsr #15
   59888:	andeq	r6, r7, pc, asr r5
   5988c:	andeq	r6, r7, pc, ror r5
   59890:	andeq	r6, r7, sp, asr #15
   59894:	andeq	r6, r7, lr, ror #15
   59898:	strdeq	r6, [r7], -r5
   5989c:	andeq	r6, r7, r9, lsl #17
   598a0:	strdeq	r6, [r7], -r1
   598a4:	andeq	r6, r7, r7, ror #18
   598a8:	andeq	r6, r7, fp, lsr #20
   598ac:	muleq	r7, ip, sl
   598b0:	andeq	r6, r7, r7, lsr fp
   598b4:	andeq	r2, r7, r0, asr r4
   598b8:	andeq	r6, r7, pc, ror #23
   598bc:	add	r2, sp, #296	; 0x128
   598c0:	add	r1, sp, #224	; 0xe0
   598c4:	bl	1387c <fputs@plt+0x27d8>
   598c8:	mov	r3, #0
   598cc:	mov	r1, r8
   598d0:	str	r3, [r6, #12]
   598d4:	ldr	r0, [sp, #224]	; 0xe0
   598d8:	bl	13810 <fputs@plt+0x276c>
   598dc:	mov	r8, r0
   598e0:	ldr	r6, [r6, #8]
   598e4:	b	59750 <fputs@plt+0x486ac>
   598e8:	ldr	r3, [r2, #12]
   598ec:	cmp	r3, #0
   598f0:	ldreq	r2, [r2, #8]
   598f4:	beq	597fc <fputs@plt+0x48758>
   598f8:	ldrd	r0, [r3]
   598fc:	ldrd	r6, [sp, #80]	; 0x50
   59900:	cmp	r0, r6
   59904:	sbcs	ip, r1, r7
   59908:	ldrlt	r3, [r3, #8]
   5990c:	blt	598ec <fputs@plt+0x48848>
   59910:	ldrd	r6, [sp, #80]	; 0x50
   59914:	cmp	r6, r0
   59918:	sbcs	r1, r7, r1
   5991c:	bge	545f8 <fputs@plt+0x43554>
   59920:	ldr	r3, [r3, #12]
   59924:	b	598ec <fputs@plt+0x48848>
   59928:	ldr	r6, [r4, #12]
   5992c:	mov	r3, #40	; 0x28
   59930:	ldr	r2, [sp, #24]
   59934:	ldr	r5, [r4, #16]
   59938:	mla	r6, r3, r6, r2
   5993c:	ldrb	r3, [r4, #3]
   59940:	cmp	r3, #0
   59944:	ldrne	r2, [r5, #20]
   59948:	ldrne	r3, [r9, #176]	; 0xb0
   5994c:	bne	5996c <fputs@plt+0x488c8>
   59950:	ldr	r3, [sl, #132]	; 0x84
   59954:	ldr	r2, [r9, #184]	; 0xb8
   59958:	cmp	r2, r3
   5995c:	blt	59984 <fputs@plt+0x488e0>
   59960:	ldr	r1, [pc, #-268]	; 5985c <fputs@plt+0x487b8>
   59964:	b	56e20 <fputs@plt+0x45d7c>
   59968:	ldr	r3, [r3, #4]
   5996c:	cmp	r3, #0
   59970:	beq	59950 <fputs@plt+0x488ac>
   59974:	ldr	r1, [r3, #28]
   59978:	cmp	r1, r2
   5997c:	bne	59968 <fputs@plt+0x488c4>
   59980:	b	5460c <fputs@plt+0x43568>
   59984:	ldrh	r3, [r6, #8]
   59988:	tst	r3, #64	; 0x40
   5998c:	ldrne	r8, [r6]
   59990:	bne	59a78 <fputs@plt+0x489d4>
   59994:	mov	r3, #10
   59998:	mov	r0, sl
   5999c:	ldr	r7, [r5, #8]
   599a0:	ldr	r2, [r5, #12]
   599a4:	cmp	r2, #0
   599a8:	add	r7, r2, r7
   599ac:	addeq	r7, r7, #1
   599b0:	add	r2, r2, #20
   599b4:	mla	r3, r3, r7, r2
   599b8:	ldr	r2, [r5, #16]
   599bc:	add	r2, r2, r3, lsl #2
   599c0:	asr	r3, r2, #31
   599c4:	bl	1d308 <fputs@plt+0xc264>
   599c8:	ldr	r3, [sp, #28]
   599cc:	subs	r8, r0, #0
   599d0:	ldr	r2, [pc, #-376]	; 59860 <fputs@plt+0x487bc>
   599d4:	sub	r3, r4, r3
   599d8:	asr	r3, r3, #2
   599dc:	mul	r2, r2, r3
   599e0:	str	r2, [sp, #24]
   599e4:	beq	54b94 <fputs@plt+0x43af0>
   599e8:	mov	r0, r6
   599ec:	bl	1c0e8 <fputs@plt+0xb044>
   599f0:	mov	r3, #64	; 0x40
   599f4:	str	r8, [r6]
   599f8:	ldr	r2, [sp, #24]
   599fc:	strh	r3, [r6, #8]
   59a00:	ldr	r3, [r5, #12]
   59a04:	str	r9, [r8]
   59a08:	str	r7, [r8, #64]	; 0x40
   59a0c:	str	r2, [r8, #48]	; 0x30
   59a10:	mov	r2, #128	; 0x80
   59a14:	str	r3, [r8, #68]	; 0x44
   59a18:	ldr	r3, [r9, #8]
   59a1c:	str	r3, [r8, #16]
   59a20:	ldr	r3, [r9, #28]
   59a24:	str	r3, [r8, #56]	; 0x38
   59a28:	ldr	r3, [r9, #56]	; 0x38
   59a2c:	str	r3, [r8, #24]
   59a30:	ldr	r3, [r9, #36]	; 0x24
   59a34:	str	r3, [r8, #44]	; 0x2c
   59a38:	ldr	r3, [r9, #4]
   59a3c:	str	r3, [r8, #8]
   59a40:	ldr	r3, [r9, #32]
   59a44:	str	r3, [r8, #52]	; 0x34
   59a48:	ldr	r3, [r5, #20]
   59a4c:	str	r3, [r8, #28]
   59a50:	ldr	r3, [r9, #200]	; 0xc8
   59a54:	str	r3, [r8, #20]
   59a58:	ldr	r3, [r9, #196]	; 0xc4
   59a5c:	str	r3, [r8, #60]	; 0x3c
   59a60:	mov	r3, #40	; 0x28
   59a64:	mla	r7, r3, r7, r8
   59a68:	add	r3, r8, #80	; 0x50
   59a6c:	add	r7, r7, #80	; 0x50
   59a70:	cmp	r3, r7
   59a74:	bne	59b28 <fputs@plt+0x48a84>
   59a78:	ldr	r3, [r9, #184]	; 0xb8
   59a7c:	mov	r2, #40	; 0x28
   59a80:	mov	r1, #0
   59a84:	ldr	r0, [r8, #64]	; 0x40
   59a88:	add	r3, r3, #1
   59a8c:	str	r3, [r9, #184]	; 0xb8
   59a90:	ldr	r3, [r9, #176]	; 0xb0
   59a94:	str	r3, [r8, #4]
   59a98:	ldr	r3, [sp, #68]	; 0x44
   59a9c:	str	r3, [r8, #32]
   59aa0:	ldr	r3, [sp, #88]	; 0x58
   59aa4:	str	r3, [r8, #36]	; 0x24
   59aa8:	ldr	r3, [r9, #92]	; 0x5c
   59aac:	str	r3, [r8, #72]	; 0x48
   59ab0:	ldr	r3, [r9]
   59ab4:	ldr	r3, [r3, #84]	; 0x54
   59ab8:	str	r3, [r8, #76]	; 0x4c
   59abc:	ldr	r3, [r9, #204]	; 0xcc
   59ac0:	str	r3, [r8, #40]	; 0x28
   59ac4:	add	r3, r8, #80	; 0x50
   59ac8:	str	r3, [sp, #24]
   59acc:	ldr	ip, [sp, #24]
   59ad0:	str	r0, [r9, #28]
   59ad4:	str	r3, [r9, #8]
   59ad8:	ldrh	r3, [r8, #68]	; 0x44
   59adc:	str	r1, [r9, #92]	; 0x5c
   59ae0:	mla	r0, r2, r0, ip
   59ae4:	ldr	r2, [r5]
   59ae8:	str	r8, [r9, #176]	; 0xb0
   59aec:	str	r1, [r9, #204]	; 0xcc
   59af0:	str	r0, [r9, #56]	; 0x38
   59af4:	add	r0, r0, r3, lsl #2
   59af8:	str	r2, [r9, #4]
   59afc:	str	r2, [sp, #28]
   59b00:	ldr	r2, [r5, #4]
   59b04:	str	r3, [r9, #36]	; 0x24
   59b08:	str	r2, [r9, #32]
   59b0c:	str	r0, [r9, #200]	; 0xc8
   59b10:	ldr	r2, [r5, #16]
   59b14:	ldr	r3, [sp, #28]
   59b18:	str	r2, [r9, #196]	; 0xc4
   59b1c:	sub	r4, r3, #20
   59b20:	bl	10e88 <memset@plt>
   59b24:	b	5460c <fputs@plt+0x43568>
   59b28:	add	r3, r3, #40	; 0x28
   59b2c:	strh	r2, [r3, #-32]	; 0xffffffe0
   59b30:	str	sl, [r3, #-8]
   59b34:	b	59a70 <fputs@plt+0x489cc>
   59b38:	ldr	r1, [r4, #8]
   59b3c:	ldr	r0, [r9, #8]
   59b40:	bl	1bfec <fputs@plt+0xaf48>
   59b44:	ldr	r2, [r9, #176]	; 0xb0
   59b48:	mov	ip, #20
   59b4c:	ldr	r1, [r2, #8]
   59b50:	ldr	r3, [r2, #48]	; 0x30
   59b54:	mla	r3, ip, r3, r1
   59b58:	ldr	r1, [r4, #4]
   59b5c:	mov	ip, #40	; 0x28
   59b60:	ldr	r3, [r3, #4]
   59b64:	add	r3, r3, r1
   59b68:	ldr	r1, [r2, #16]
   59b6c:	mov	r2, #4096	; 0x1000
   59b70:	mla	r1, ip, r3, r1
   59b74:	bl	1c03c <fputs@plt+0xaf98>
   59b78:	b	5460c <fputs@plt+0x43568>
   59b7c:	ldr	r1, [sl, #24]
   59b80:	ldr	r2, [r4, #8]
   59b84:	tst	r1, #16777216	; 0x1000000
   59b88:	asr	r3, r2, #31
   59b8c:	beq	59bac <fputs@plt+0x48b08>
   59b90:	ldr	r1, [sl, #448]	; 0x1c0
   59b94:	ldr	ip, [sl, #452]	; 0x1c4
   59b98:	adds	r1, r1, r2
   59b9c:	adc	r3, ip, r3
   59ba0:	str	r1, [sl, #448]	; 0x1c0
   59ba4:	str	r3, [sl, #452]	; 0x1c4
   59ba8:	b	5460c <fputs@plt+0x43568>
   59bac:	ldr	r1, [r4, #4]
   59bb0:	cmp	r1, #0
   59bb4:	beq	59bd4 <fputs@plt+0x48b30>
   59bb8:	ldr	r1, [sl, #440]	; 0x1b8
   59bbc:	ldr	ip, [sl, #444]	; 0x1bc
   59bc0:	adds	r1, r1, r2
   59bc4:	adc	r3, ip, r3
   59bc8:	str	r1, [sl, #440]	; 0x1b8
   59bcc:	str	r3, [sl, #444]	; 0x1bc
   59bd0:	b	5460c <fputs@plt+0x43568>
   59bd4:	ldr	r1, [r9, #144]	; 0x90
   59bd8:	ldr	r0, [r9, #148]	; 0x94
   59bdc:	adds	r1, r1, r2
   59be0:	adc	r3, r0, r3
   59be4:	str	r1, [r9, #144]	; 0x90
   59be8:	str	r3, [r9, #148]	; 0x94
   59bec:	b	5460c <fputs@plt+0x43568>
   59bf0:	ldr	r3, [r4, #4]
   59bf4:	cmp	r3, #0
   59bf8:	beq	59c14 <fputs@plt+0x48b70>
   59bfc:	add	r1, sl, #448	; 0x1c0
   59c00:	ldrd	r2, [r1, #-8]
   59c04:	orrs	r3, r2, r3
   59c08:	ldrdeq	r2, [r1]
   59c0c:	beq	5749c <fputs@plt+0x463f8>
   59c10:	b	5460c <fputs@plt+0x43568>
   59c14:	ldrd	r2, [r9, #144]	; 0x90
   59c18:	orrs	r3, r2, r3
   59c1c:	addeq	r3, sl, #448	; 0x1c0
   59c20:	ldrdeq	r2, [r3]
   59c24:	beq	5749c <fputs@plt+0x463f8>
   59c28:	b	5460c <fputs@plt+0x43568>
   59c2c:	ldr	r3, [r9, #176]	; 0xb0
   59c30:	mov	r5, #40	; 0x28
   59c34:	ldr	r2, [r4, #4]
   59c38:	cmp	r3, #0
   59c3c:	ldreq	r3, [sp, #24]
   59c40:	mul	r5, r5, r2
   59c44:	beq	59c58 <fputs@plt+0x48bb4>
   59c48:	ldr	r2, [r3, #4]
   59c4c:	cmp	r2, #0
   59c50:	bne	59c98 <fputs@plt+0x48bf4>
   59c54:	ldr	r3, [r3, #16]
   59c58:	add	r5, r3, r5
   59c5c:	mov	r6, #40	; 0x28
   59c60:	mov	r0, r5
   59c64:	bl	186e0 <fputs@plt+0x763c>
   59c68:	ldr	r3, [r4, #8]
   59c6c:	mul	r6, r6, r3
   59c70:	ldr	r3, [sp, #24]
   59c74:	add	r0, r3, r6
   59c78:	bl	186e0 <fputs@plt+0x763c>
   59c7c:	ldr	r3, [sp, #24]
   59c80:	ldrd	r0, [r3, r6]
   59c84:	ldrd	r2, [r5]
   59c88:	cmp	r2, r0
   59c8c:	sbcs	r3, r3, r1
   59c90:	strdlt	r0, [r5]
   59c94:	b	5460c <fputs@plt+0x43568>
   59c98:	mov	r3, r2
   59c9c:	b	59c48 <fputs@plt+0x48ba4>
   59ca0:	ldr	r2, [r4, #4]
   59ca4:	mov	r3, #40	; 0x28
   59ca8:	mul	r3, r3, r2
   59cac:	ldr	r2, [sp, #24]
   59cb0:	ldrd	r6, [r2, r3]
   59cb4:	cmp	r6, #1
   59cb8:	sbcs	r2, r7, #0
   59cbc:	blt	5460c <fputs@plt+0x43568>
   59cc0:	ldr	r2, [r4, #12]
   59cc4:	subs	r0, r6, r2
   59cc8:	sbc	r1, r7, r2, asr #31
   59ccc:	ldr	r2, [sp, #24]
   59cd0:	strd	r0, [r2, r3]
   59cd4:	b	545f8 <fputs@plt+0x43554>
   59cd8:	ldr	r6, [r4, #4]
   59cdc:	mov	r5, #40	; 0x28
   59ce0:	ldr	r1, [r4, #8]
   59ce4:	ldr	r0, [r9, #8]
   59ce8:	mul	r6, r5, r6
   59cec:	ldr	r7, [r4, #12]
   59cf0:	bl	1bfec <fputs@plt+0xaf48>
   59cf4:	ldr	r3, [sp, #24]
   59cf8:	ldrd	r2, [r3, r6]
   59cfc:	cmp	r2, #1
   59d00:	strd	r2, [sp, #32]
   59d04:	sbcs	r3, r3, #0
   59d08:	mvnlt	r2, #0
   59d0c:	movlt	r3, r2
   59d10:	blt	59d40 <fputs@plt+0x48c9c>
   59d14:	ldr	r3, [sp, #24]
   59d18:	mul	r5, r5, r7
   59d1c:	ldrd	r6, [r3, r5]
   59d20:	cmp	r6, #0
   59d24:	sbcs	r3, r7, #0
   59d28:	ldr	r3, [sp, #32]
   59d2c:	movlt	r6, #0
   59d30:	movlt	r7, #0
   59d34:	adds	r2, r6, r3
   59d38:	ldr	r3, [sp, #36]	; 0x24
   59d3c:	adc	r3, r7, r3
   59d40:	strd	r2, [r0]
   59d44:	b	5460c <fputs@plt+0x43568>
   59d48:	ldr	r2, [r4, #4]
   59d4c:	mov	r3, #40	; 0x28
   59d50:	mul	r3, r3, r2
   59d54:	ldr	r2, [sp, #24]
   59d58:	ldrd	r6, [r2, r3]
   59d5c:	orrs	r2, r6, r7
   59d60:	beq	5460c <fputs@plt+0x43568>
   59d64:	b	59cc0 <fputs@plt+0x48c1c>
   59d68:	ldr	r2, [r4, #4]
   59d6c:	mov	r3, #40	; 0x28
   59d70:	ldr	r1, [sp, #24]
   59d74:	mul	r3, r3, r2
   59d78:	ldr	r2, [sp, #24]
   59d7c:	add	r1, r1, r3
   59d80:	ldr	r1, [r1, #4]
   59d84:	ldr	r2, [r2, r3]
   59d88:	subs	r2, r2, #1
   59d8c:	str	r2, [sp, #120]	; 0x78
   59d90:	sbc	r2, r1, #0
   59d94:	str	r2, [sp, #124]	; 0x7c
   59d98:	ldr	r2, [sp, #24]
   59d9c:	ldrd	r0, [sp, #120]	; 0x78
   59da0:	strd	r0, [r2, r3]
   59da4:	mov	r2, r0
   59da8:	mov	r3, r1
   59dac:	b	5749c <fputs@plt+0x463f8>
   59db0:	ldr	r2, [r4, #4]
   59db4:	mov	r3, #40	; 0x28
   59db8:	ldr	lr, [sp, #24]
   59dbc:	mul	r3, r3, r2
   59dc0:	ldr	r2, [sp, #24]
   59dc4:	ldrd	r0, [r2, r3]
   59dc8:	adds	ip, r0, #1
   59dcc:	adc	r2, r1, #0
   59dd0:	str	ip, [lr, r3]
   59dd4:	add	r3, lr, r3
   59dd8:	str	r2, [r3, #4]
   59ddc:	orrs	r3, r0, r1
   59de0:	b	574a0 <fputs@plt+0x463fc>
   59de4:	ldrb	r5, [r4, #3]
   59de8:	mov	r6, #0
   59dec:	mov	r0, sl
   59df0:	mov	r3, r6
   59df4:	add	r2, r5, #7
   59df8:	lsl	r2, r2, #2
   59dfc:	bl	1c810 <fputs@plt+0xb76c>
   59e00:	ldr	r3, [sp, #28]
   59e04:	cmp	r0, #0
   59e08:	ldr	r2, [pc, #-1456]	; 59860 <fputs@plt+0x487bc>
   59e0c:	sub	r3, r4, r3
   59e10:	asr	r3, r3, #2
   59e14:	mul	r3, r2, r3
   59e18:	beq	54b94 <fputs@plt+0x43af0>
   59e1c:	ldr	r2, [r4, #16]
   59e20:	str	r3, [r0, #16]
   59e24:	ldr	r3, [pc, #-1480]	; 59864 <fputs@plt+0x487c0>
   59e28:	stmib	r0, {r2, r6, r9}
   59e2c:	strb	r5, [r0, #26]
   59e30:	strh	r3, [r4]
   59e34:	str	r0, [r4, #16]
   59e38:	ldr	r3, [r4, #12]
   59e3c:	mov	ip, #40	; 0x28
   59e40:	ldr	r5, [r4, #16]
   59e44:	ldr	r2, [sp, #24]
   59e48:	ldrb	r1, [r5, #26]
   59e4c:	mla	r3, ip, r3, r2
   59e50:	ldr	r2, [r5, #8]
   59e54:	cmp	r2, r3
   59e58:	bne	59ee0 <fputs@plt+0x48e3c>
   59e5c:	ldr	r2, [r3, #12]
   59e60:	add	r6, sp, #296	; 0x128
   59e64:	mov	r0, r5
   59e68:	add	r2, r2, #1
   59e6c:	str	r2, [r3, #12]
   59e70:	mov	r3, #1
   59e74:	add	r2, sp, #304	; 0x130
   59e78:	str	sl, [sp, #328]	; 0x148
   59e7c:	strh	r3, [r2]
   59e80:	mov	r3, #0
   59e84:	add	r2, r5, #28
   59e88:	str	r3, [sp, #320]	; 0x140
   59e8c:	str	r6, [r5]
   59e90:	strh	r3, [r5, #24]
   59e94:	ldr	r3, [r5, #4]
   59e98:	ldr	r3, [r3, #12]
   59e9c:	blx	r3
   59ea0:	ldrb	r3, [r5, #25]
   59ea4:	cmp	r3, #0
   59ea8:	bne	59f10 <fputs@plt+0x48e6c>
   59eac:	ldrb	r3, [r5, #24]
   59eb0:	cmp	r3, #0
   59eb4:	beq	5460c <fputs@plt+0x43568>
   59eb8:	ldr	r1, [r4, #-16]
   59ebc:	cmp	r1, #0
   59ec0:	beq	5460c <fputs@plt+0x43568>
   59ec4:	ldr	ip, [sp, #24]
   59ec8:	mov	r0, #40	; 0x28
   59ecc:	mov	r2, #1
   59ed0:	mov	r3, #0
   59ed4:	mla	r0, r0, r1, ip
   59ed8:	bl	1bf9c <fputs@plt+0xaef8>
   59edc:	b	5460c <fputs@plt+0x43568>
   59ee0:	sub	r2, r1, #1
   59ee4:	add	lr, r5, #28
   59ee8:	str	r3, [r5, #8]
   59eec:	cmn	r2, #1
   59ef0:	beq	59e5c <fputs@plt+0x48db8>
   59ef4:	ldr	r0, [r4, #8]
   59ef8:	ldr	r6, [sp, #24]
   59efc:	add	r0, r2, r0
   59f00:	mla	r0, ip, r0, r6
   59f04:	str	r0, [lr, r2, lsl #2]
   59f08:	sub	r2, r2, #1
   59f0c:	b	59eec <fputs@plt+0x48e48>
   59f10:	ldr	r3, [r5, #20]
   59f14:	cmp	r3, #0
   59f18:	beq	59f38 <fputs@plt+0x48e94>
   59f1c:	mov	r0, r6
   59f20:	bl	296d0 <fputs@plt+0x1862c>
   59f24:	mov	r2, r0
   59f28:	ldr	r1, [pc, #-1736]	; 59868 <fputs@plt+0x487c4>
   59f2c:	mov	r0, r9
   59f30:	bl	365a8 <fputs@plt+0x25504>
   59f34:	ldr	fp, [r5, #20]
   59f38:	add	r0, sp, #296	; 0x128
   59f3c:	bl	1c0e8 <fputs@plt+0xb044>
   59f40:	cmp	fp, #0
   59f44:	beq	59eac <fputs@plt+0x48e08>
   59f48:	b	554e4 <fputs@plt+0x44440>
   59f4c:	ldr	r5, [r4, #4]
   59f50:	mov	r3, #40	; 0x28
   59f54:	ldr	r2, [sp, #24]
   59f58:	ldr	r1, [r4, #16]
   59f5c:	mla	r5, r3, r5, r2
   59f60:	mov	r0, r5
   59f64:	bl	1bcf4 <fputs@plt+0xac50>
   59f68:	subs	fp, r0, #0
   59f6c:	beq	59f84 <fputs@plt+0x48ee0>
   59f70:	mov	r0, r5
   59f74:	bl	296d0 <fputs@plt+0x1862c>
   59f78:	mov	r2, r0
   59f7c:	ldr	r1, [pc, #-1820]	; 59868 <fputs@plt+0x487c4>
   59f80:	b	5a8a4 <fputs@plt+0x49800>
   59f84:	mov	r0, r5
   59f88:	ldr	r1, [sp, #40]	; 0x28
   59f8c:	bl	26140 <fputs@plt+0x1509c>
   59f90:	mov	r0, r5
   59f94:	bl	14518 <fputs@plt+0x3474>
   59f98:	subs	fp, r0, #0
   59f9c:	b	55468 <fputs@plt+0x443c4>
   59fa0:	mov	r3, #0
   59fa4:	mov	r0, sl
   59fa8:	str	r3, [sp, #296]	; 0x128
   59fac:	mvn	r3, #0
   59fb0:	str	r3, [sp, #300]	; 0x12c
   59fb4:	str	r3, [sp, #304]	; 0x130
   59fb8:	add	r3, sp, #304	; 0x130
   59fbc:	str	r3, [sp]
   59fc0:	add	r3, sp, #300	; 0x12c
   59fc4:	ldmib	r4, {r1, r2}
   59fc8:	bl	452e0 <fputs@plt+0x3423c>
   59fcc:	subs	fp, r0, #0
   59fd0:	beq	59fe4 <fputs@plt+0x48f40>
   59fd4:	cmp	fp, #5
   59fd8:	bne	554e4 <fputs@plt+0x44440>
   59fdc:	mov	r3, #1
   59fe0:	str	r3, [sp, #296]	; 0x128
   59fe4:	ldr	r5, [r4, #12]
   59fe8:	mov	r3, #40	; 0x28
   59fec:	add	r6, sp, #296	; 0x128
   59ff0:	ldr	r2, [sp, #24]
   59ff4:	mla	r5, r3, r5, r2
   59ff8:	add	r7, r5, #120	; 0x78
   59ffc:	ldr	r2, [r6], #4
   5a000:	mov	r0, r5
   5a004:	add	r5, r5, #40	; 0x28
   5a008:	asr	r3, r2, #31
   5a00c:	bl	1bf9c <fputs@plt+0xaef8>
   5a010:	cmp	r7, r5
   5a014:	bne	59ffc <fputs@plt+0x48f58>
   5a018:	mov	fp, #0
   5a01c:	b	5460c <fputs@plt+0x43568>
   5a020:	ldr	r1, [r4, #8]
   5a024:	ldr	r0, [r9, #8]
   5a028:	bl	1bfec <fputs@plt+0xaf48>
   5a02c:	ldr	r2, [r4, #4]
   5a030:	mov	r8, r0
   5a034:	ldr	r3, [sl, #16]
   5a038:	ldr	r6, [r4, #12]
   5a03c:	add	r3, r3, r2, lsl #4
   5a040:	ldr	r3, [r3, #4]
   5a044:	cmn	r6, #1
   5a048:	str	r3, [sp, #32]
   5a04c:	ldr	r3, [r3, #4]
   5a050:	ldr	r5, [r3]
   5a054:	ldrb	r7, [r5, #5]
   5a058:	ldrb	r3, [r5, #17]
   5a05c:	moveq	r6, r7
   5a060:	cmp	r3, #2
   5a064:	movhi	r6, r7
   5a068:	bhi	5a08c <fputs@plt+0x48fe8>
   5a06c:	ldr	r3, [r5, #68]	; 0x44
   5a070:	ldr	r3, [r3]
   5a074:	cmp	r3, #0
   5a078:	beq	5a08c <fputs@plt+0x48fe8>
   5a07c:	ldrd	r2, [r5, #80]	; 0x50
   5a080:	cmp	r2, #1
   5a084:	sbcs	r3, r3, #0
   5a088:	movge	r6, r7
   5a08c:	ldrb	r3, [r5, #16]
   5a090:	cmp	r3, #0
   5a094:	ldreq	r0, [r5, #176]	; 0xb0
   5a098:	ldrne	r0, [pc, #-2100]	; 5986c <fputs@plt+0x487c8>
   5a09c:	cmp	r6, #5
   5a0a0:	bne	5a0d0 <fputs@plt+0x4902c>
   5a0a4:	bl	15c88 <fputs@plt+0x4be4>
   5a0a8:	cmp	r0, #0
   5a0ac:	beq	5a0c8 <fputs@plt+0x49024>
   5a0b0:	mov	r0, r5
   5a0b4:	bl	13b9c <fputs@plt+0x2af8>
   5a0b8:	cmp	r0, #0
   5a0bc:	beq	5a0c8 <fputs@plt+0x49024>
   5a0c0:	cmp	r7, #5
   5a0c4:	bne	5a0e0 <fputs@plt+0x4903c>
   5a0c8:	mov	r6, r7
   5a0cc:	b	5a218 <fputs@plt+0x49174>
   5a0d0:	cmp	r6, r7
   5a0d4:	beq	5a218 <fputs@plt+0x49174>
   5a0d8:	cmp	r7, #5
   5a0dc:	bne	5a218 <fputs@plt+0x49174>
   5a0e0:	ldrb	r3, [sl, #67]	; 0x43
   5a0e4:	cmp	r3, #0
   5a0e8:	beq	5a0f8 <fputs@plt+0x49054>
   5a0ec:	ldr	r3, [sl, #156]	; 0x9c
   5a0f0:	cmp	r3, #1
   5a0f4:	ble	5a118 <fputs@plt+0x49074>
   5a0f8:	ldr	r3, [pc, #-2192]	; 59870 <fputs@plt+0x487cc>
   5a0fc:	cmp	r6, #5
   5a100:	ldr	r1, [pc, #-2196]	; 59874 <fputs@plt+0x487d0>
   5a104:	ldr	r2, [pc, #-2196]	; 59878 <fputs@plt+0x487d4>
   5a108:	movne	r2, r3
   5a10c:	mov	r0, r9
   5a110:	bl	365a8 <fputs@plt+0x25504>
   5a114:	b	56e28 <fputs@plt+0x45d84>
   5a118:	cmp	r7, #5
   5a11c:	bne	5a224 <fputs@plt+0x49180>
   5a120:	ldr	r3, [r5, #216]	; 0xd8
   5a124:	cmp	r3, #0
   5a128:	beq	5a198 <fputs@plt+0x490f4>
   5a12c:	mov	r1, #4
   5a130:	mov	r0, r5
   5a134:	bl	183ac <fputs@plt+0x7308>
   5a138:	subs	fp, r0, #0
   5a13c:	beq	5b334 <fputs@plt+0x4a290>
   5a140:	mov	r1, #1
   5a144:	mov	r0, r5
   5a148:	bl	139a8 <fputs@plt+0x2904>
   5a14c:	mov	r1, r7
   5a150:	mov	r0, r5
   5a154:	bl	3b260 <fputs@plt+0x2a1bc>
   5a158:	movw	r3, #2562	; 0xa02
   5a15c:	cmp	r0, #6
   5a160:	moveq	r0, #0
   5a164:	strh	r3, [r8, #8]
   5a168:	ldrne	r3, [pc, #-2292]	; 5987c <fputs@plt+0x487d8>
   5a16c:	addne	r3, r3, r0, lsl #2
   5a170:	ldrne	r0, [r3, #4008]	; 0xfa8
   5a174:	str	r0, [r8, #16]
   5a178:	bl	15c88 <fputs@plt+0x4be4>
   5a17c:	mov	r3, #1
   5a180:	ldr	r1, [sp, #40]	; 0x28
   5a184:	strb	r3, [r8, #10]
   5a188:	str	r0, [r8, #12]
   5a18c:	mov	r0, r8
   5a190:	bl	26140 <fputs@plt+0x1509c>
   5a194:	b	55894 <fputs@plt+0x447f0>
   5a198:	mov	r1, #1
   5a19c:	mov	r0, r5
   5a1a0:	str	r3, [sp, #296]	; 0x128
   5a1a4:	bl	183ac <fputs@plt+0x7308>
   5a1a8:	subs	fp, r0, #0
   5a1ac:	bne	5a14c <fputs@plt+0x490a8>
   5a1b0:	mov	r2, fp
   5a1b4:	add	r3, sp, #296	; 0x128
   5a1b8:	ldr	r0, [r5]
   5a1bc:	ldr	r1, [r5, #220]	; 0xdc
   5a1c0:	bl	120ac <fputs@plt+0x1008>
   5a1c4:	subs	fp, r0, #0
   5a1c8:	bne	5a14c <fputs@plt+0x490a8>
   5a1cc:	ldr	r3, [sp, #296]	; 0x128
   5a1d0:	cmp	r3, #0
   5a1d4:	beq	5a1e8 <fputs@plt+0x49144>
   5a1d8:	mov	r0, r5
   5a1dc:	bl	20a48 <fputs@plt+0xf9a4>
   5a1e0:	subs	fp, r0, #0
   5a1e4:	bne	5a14c <fputs@plt+0x490a8>
   5a1e8:	ldr	r3, [r5, #216]	; 0xd8
   5a1ec:	cmp	r3, #0
   5a1f0:	bne	5a12c <fputs@plt+0x49088>
   5a1f4:	mov	r1, r6
   5a1f8:	mov	r0, r5
   5a1fc:	bl	3b260 <fputs@plt+0x2a1bc>
   5a200:	cmp	r6, #5
   5a204:	ldr	r0, [sp, #32]
   5a208:	moveq	r1, #2
   5a20c:	movne	r1, #1
   5a210:	bl	3e364 <fputs@plt+0x2d2c0>
   5a214:	mov	fp, r0
   5a218:	cmp	fp, #0
   5a21c:	moveq	r7, r6
   5a220:	b	5a14c <fputs@plt+0x490a8>
   5a224:	cmp	r7, #4
   5a228:	bne	5a238 <fputs@plt+0x49194>
   5a22c:	mov	r1, #2
   5a230:	mov	r0, r5
   5a234:	bl	3b260 <fputs@plt+0x2a1bc>
   5a238:	cmp	fp, #0
   5a23c:	beq	5a200 <fputs@plt+0x4915c>
   5a240:	b	5a14c <fputs@plt+0x490a8>
   5a244:	ldrb	r3, [sl, #67]	; 0x43
   5a248:	add	r7, r9, #44	; 0x2c
   5a24c:	cmp	r3, #0
   5a250:	bne	5a268 <fputs@plt+0x491c4>
   5a254:	ldr	r2, [pc, #-2524]	; 59880 <fputs@plt+0x487dc>
   5a258:	mov	r1, sl
   5a25c:	mov	r0, r7
   5a260:	bl	1ddf8 <fputs@plt+0xcd54>
   5a264:	b	56e28 <fputs@plt+0x45d84>
   5a268:	ldr	r3, [sl, #152]	; 0x98
   5a26c:	cmp	r3, #1
   5a270:	ldrgt	r2, [pc, #-2548]	; 59884 <fputs@plt+0x487e0>
   5a274:	bgt	5a258 <fputs@plt+0x491b4>
   5a278:	ldr	r3, [sl, #24]
   5a27c:	mov	r6, #0
   5a280:	mov	r0, sl
   5a284:	ldrb	r1, [sl, #68]	; 0x44
   5a288:	ldr	r2, [pc, #-2568]	; 59888 <fputs@plt+0x487e4>
   5a28c:	str	r3, [sp, #72]	; 0x48
   5a290:	ldr	r3, [sl, #84]	; 0x54
   5a294:	cmp	r1, #2
   5a298:	mov	r1, r7
   5a29c:	str	r3, [sp, #80]	; 0x50
   5a2a0:	ldr	r3, [sl, #88]	; 0x58
   5a2a4:	str	r3, [sp, #92]	; 0x5c
   5a2a8:	ldr	r3, [sl, #180]	; 0xb4
   5a2ac:	str	r6, [sl, #180]	; 0xb4
   5a2b0:	str	r3, [sp, #128]	; 0x80
   5a2b4:	ldr	r3, [sp, #72]	; 0x48
   5a2b8:	bic	r3, r3, #655360	; 0xa0000
   5a2bc:	orr	r3, r3, #2097152	; 0x200000
   5a2c0:	orr	r3, r3, #10240	; 0x2800
   5a2c4:	str	r3, [sl, #24]
   5a2c8:	ldr	r3, [sl, #16]
   5a2cc:	ldr	r5, [r3, #4]
   5a2d0:	ldr	r3, [r5, #4]
   5a2d4:	ldr	r3, [r3]
   5a2d8:	ldrb	r8, [r3, #16]
   5a2dc:	ldr	r3, [sl, #20]
   5a2e0:	str	r3, [sp, #32]
   5a2e4:	ldr	r3, [pc, #-2656]	; 5988c <fputs@plt+0x487e8>
   5a2e8:	movne	r2, r3
   5a2ec:	bl	6dfb8 <fputs@plt+0x5cf14>
   5a2f0:	ldr	r2, [sl, #20]
   5a2f4:	mov	fp, r0
   5a2f8:	ldr	r3, [sp, #32]
   5a2fc:	cmp	r3, r2
   5a300:	ldrlt	r1, [sl, #16]
   5a304:	sublt	r3, r2, #-268435455	; 0xf0000001
   5a308:	strge	r6, [sp, #32]
   5a30c:	addlt	r3, r1, r3, lsl #4
   5a310:	strlt	r3, [sp, #32]
   5a314:	cmp	r0, #0
   5a318:	bne	5a3cc <fputs@plt+0x49328>
   5a31c:	ldr	r3, [sl, #16]
   5a320:	add	r3, r3, r2, lsl #4
   5a324:	ldr	r6, [r3, #-12]
   5a328:	mov	r0, r6
   5a32c:	bl	43a28 <fputs@plt+0x32984>
   5a330:	ldrd	r2, [r5]
   5a334:	mov	r1, r7
   5a338:	mov	r0, sl
   5a33c:	str	r2, [r3, #4]
   5a340:	ldrd	r2, [r3, #32]
   5a344:	str	r2, [sp, #48]	; 0x30
   5a348:	ldr	r2, [pc, #-2752]	; 59890 <fputs@plt+0x487ec>
   5a34c:	str	r3, [sp, #172]	; 0xac
   5a350:	bl	6dfb8 <fputs@plt+0x5cf14>
   5a354:	subs	fp, r0, #0
   5a358:	bne	5a3cc <fputs@plt+0x49328>
   5a35c:	ldr	r2, [pc, #-2768]	; 59894 <fputs@plt+0x487f0>
   5a360:	mov	r1, r7
   5a364:	mov	r0, sl
   5a368:	bl	6dfb8 <fputs@plt+0x5cf14>
   5a36c:	subs	fp, r0, #0
   5a370:	bne	5a3cc <fputs@plt+0x49328>
   5a374:	mov	r1, #2
   5a378:	mov	r0, r5
   5a37c:	bl	3dcd4 <fputs@plt+0x2cc30>
   5a380:	subs	fp, r0, #0
   5a384:	bne	5a3cc <fputs@plt+0x49328>
   5a388:	ldr	r1, [r5, #4]
   5a38c:	mov	r0, r6
   5a390:	ldr	r2, [sp, #172]	; 0xac
   5a394:	ldr	r3, [r1]
   5a398:	ldr	r1, [r1, #32]
   5a39c:	ldrb	r3, [r3, #5]
   5a3a0:	cmp	r3, #5
   5a3a4:	ldr	r3, [sp, #48]	; 0x30
   5a3a8:	streq	fp, [sl, #76]	; 0x4c
   5a3ac:	sub	r3, r3, r2
   5a3b0:	str	r3, [sp, #48]	; 0x30
   5a3b4:	mov	r3, #0
   5a3b8:	ldr	r2, [sp, #48]	; 0x30
   5a3bc:	bl	1f290 <fputs@plt+0xe1ec>
   5a3c0:	cmp	r0, #0
   5a3c4:	beq	5a438 <fputs@plt+0x49394>
   5a3c8:	mov	fp, #7
   5a3cc:	ldr	r3, [sp, #72]	; 0x48
   5a3d0:	mvn	r2, #0
   5a3d4:	mov	r0, r5
   5a3d8:	mov	r1, r2
   5a3dc:	str	r3, [sl, #24]
   5a3e0:	ldr	r3, [sp, #80]	; 0x50
   5a3e4:	str	r3, [sl, #84]	; 0x54
   5a3e8:	ldr	r3, [sp, #92]	; 0x5c
   5a3ec:	str	r3, [sl, #88]	; 0x58
   5a3f0:	ldr	r3, [sp, #128]	; 0x80
   5a3f4:	str	r3, [sl, #180]	; 0xb4
   5a3f8:	mov	r3, #1
   5a3fc:	bl	1f290 <fputs@plt+0xe1ec>
   5a400:	mov	r3, #1
   5a404:	strb	r3, [sl, #67]	; 0x43
   5a408:	ldr	r3, [sp, #32]
   5a40c:	cmp	r3, #0
   5a410:	beq	5a42c <fputs@plt+0x49388>
   5a414:	ldr	r0, [r3, #4]
   5a418:	bl	44a0c <fputs@plt+0x33968>
   5a41c:	ldr	r2, [sp, #32]
   5a420:	mov	r3, #0
   5a424:	str	r3, [r2, #4]
   5a428:	str	r3, [r2, #12]
   5a42c:	mov	r0, sl
   5a430:	bl	1ff60 <fputs@plt+0xeebc>
   5a434:	b	55894 <fputs@plt+0x447f0>
   5a438:	cmp	r8, #0
   5a43c:	beq	5a674 <fputs@plt+0x495d0>
   5a440:	ldrb	r3, [sl, #69]	; 0x45
   5a444:	cmp	r3, #0
   5a448:	bne	5a3c8 <fputs@plt+0x49324>
   5a44c:	ldrsb	r1, [sl, #72]	; 0x48
   5a450:	cmp	r1, #0
   5a454:	bge	5a464 <fputs@plt+0x493c0>
   5a458:	mov	r0, r5
   5a45c:	bl	14328 <fputs@plt+0x3284>
   5a460:	mov	r1, r0
   5a464:	mov	r0, r6
   5a468:	bl	142d8 <fputs@plt+0x3234>
   5a46c:	ldr	r2, [pc, #-3036]	; 59898 <fputs@plt+0x487f4>
   5a470:	mov	r1, r7
   5a474:	mov	r0, sl
   5a478:	bl	6e050 <fputs@plt+0x5cfac>
   5a47c:	subs	fp, r0, #0
   5a480:	bne	5a3cc <fputs@plt+0x49328>
   5a484:	ldr	r2, [pc, #-3056]	; 5989c <fputs@plt+0x487f8>
   5a488:	mov	r1, r7
   5a48c:	mov	r0, sl
   5a490:	bl	6e050 <fputs@plt+0x5cfac>
   5a494:	subs	fp, r0, #0
   5a498:	bne	5a3cc <fputs@plt+0x49328>
   5a49c:	ldr	r2, [pc, #-3076]	; 598a0 <fputs@plt+0x487fc>
   5a4a0:	mov	r1, r7
   5a4a4:	mov	r0, sl
   5a4a8:	bl	6e050 <fputs@plt+0x5cfac>
   5a4ac:	subs	fp, r0, #0
   5a4b0:	bne	5a3cc <fputs@plt+0x49328>
   5a4b4:	ldr	r3, [sl, #24]
   5a4b8:	mov	r1, r7
   5a4bc:	mov	r0, sl
   5a4c0:	ldr	r2, [pc, #-3108]	; 598a4 <fputs@plt+0x48800>
   5a4c4:	orr	r3, r3, #134217728	; 0x8000000
   5a4c8:	str	r3, [sl, #24]
   5a4cc:	bl	6e050 <fputs@plt+0x5cfac>
   5a4d0:	ldr	r3, [sl, #24]
   5a4d4:	subs	fp, r0, #0
   5a4d8:	bic	r3, r3, #134217728	; 0x8000000
   5a4dc:	str	r3, [sl, #24]
   5a4e0:	bne	5a3cc <fputs@plt+0x49328>
   5a4e4:	ldr	r2, [pc, #-3140]	; 598a8 <fputs@plt+0x48804>
   5a4e8:	mov	r1, r7
   5a4ec:	mov	r0, sl
   5a4f0:	bl	6e050 <fputs@plt+0x5cfac>
   5a4f4:	subs	fp, r0, #0
   5a4f8:	bne	5a3cc <fputs@plt+0x49328>
   5a4fc:	ldr	r2, [pc, #-3160]	; 598ac <fputs@plt+0x48808>
   5a500:	mov	r1, r7
   5a504:	mov	r0, sl
   5a508:	bl	6e050 <fputs@plt+0x5cfac>
   5a50c:	subs	fp, r0, #0
   5a510:	bne	5a3cc <fputs@plt+0x49328>
   5a514:	ldr	r2, [pc, #-3180]	; 598b0 <fputs@plt+0x4880c>
   5a518:	mov	r1, r7
   5a51c:	mov	r0, sl
   5a520:	bl	6dfb8 <fputs@plt+0x5cf14>
   5a524:	subs	fp, r0, #0
   5a528:	bne	5a3cc <fputs@plt+0x49328>
   5a52c:	ldr	r7, [pc, #-3200]	; 598b4 <fputs@plt+0x48810>
   5a530:	add	r2, sp, #224	; 0xe0
   5a534:	mov	r0, r5
   5a538:	ldrb	r8, [r7]
   5a53c:	mov	r1, r8
   5a540:	bl	1723c <fputs@plt+0x6198>
   5a544:	ldrb	r2, [r7, #1]
   5a548:	mov	r1, r8
   5a54c:	mov	r0, r6
   5a550:	ldr	r3, [sp, #224]	; 0xe0
   5a554:	add	r2, r2, r3
   5a558:	bl	3e320 <fputs@plt+0x2d27c>
   5a55c:	subs	r8, r0, #0
   5a560:	bne	5a6bc <fputs@plt+0x49618>
   5a564:	add	fp, fp, #2
   5a568:	add	r7, r7, #2
   5a56c:	cmp	fp, #10
   5a570:	bne	5a530 <fputs@plt+0x4948c>
   5a574:	ldr	r3, [r5]
   5a578:	ldr	r2, [r5, #4]
   5a57c:	ldr	r1, [r6]
   5a580:	str	r3, [r2, #4]
   5a584:	ldr	r2, [r2]
   5a588:	ldr	r3, [r6, #4]
   5a58c:	ldr	ip, [r2, #64]	; 0x40
   5a590:	ldr	r2, [ip]
   5a594:	str	r1, [r3, #4]
   5a598:	cmp	r2, #0
   5a59c:	beq	5a5dc <fputs@plt+0x49538>
   5a5a0:	ldr	r2, [r3, #32]
   5a5a4:	mov	r0, ip
   5a5a8:	ldr	lr, [r3, #44]	; 0x2c
   5a5ac:	asr	r1, r2, #31
   5a5b0:	umull	r2, r3, r2, lr
   5a5b4:	mla	r3, lr, r1, r3
   5a5b8:	add	r1, sp, #296	; 0x128
   5a5bc:	strd	r2, [r1]
   5a5c0:	mov	r2, r1
   5a5c4:	mov	r1, #11
   5a5c8:	bl	12044 <fputs@plt+0xfa0>
   5a5cc:	cmp	r0, #0
   5a5d0:	cmpne	r0, #12
   5a5d4:	mov	r8, r0
   5a5d8:	bne	5a6bc <fputs@plt+0x49618>
   5a5dc:	mov	r2, #48	; 0x30
   5a5e0:	mov	r1, #0
   5a5e4:	add	r0, sp, #296	; 0x128
   5a5e8:	mov	r7, #1
   5a5ec:	bl	10e88 <memset@plt>
   5a5f0:	ldr	r3, [r6]
   5a5f4:	mvn	r1, #-2147483648	; 0x80000000
   5a5f8:	add	r0, sp, #296	; 0x128
   5a5fc:	str	r5, [sp, #300]	; 0x12c
   5a600:	str	r7, [sp, #312]	; 0x138
   5a604:	str	r3, [sp, #316]	; 0x13c
   5a608:	str	r6, [sp, #320]	; 0x140
   5a60c:	bl	43a54 <fputs@plt+0x329b0>
   5a610:	add	r0, sp, #296	; 0x128
   5a614:	bl	44d04 <fputs@plt+0x33c60>
   5a618:	subs	r8, r0, #0
   5a61c:	bne	5a694 <fputs@plt+0x495f0>
   5a620:	ldr	r2, [r5, #4]
   5a624:	mov	r0, r6
   5a628:	ldrh	r3, [r2, #22]
   5a62c:	bic	r3, r3, #2
   5a630:	strh	r3, [r2, #22]
   5a634:	bl	43a28 <fputs@plt+0x32984>
   5a638:	subs	r8, r0, #0
   5a63c:	bne	5a6bc <fputs@plt+0x49618>
   5a640:	mov	r0, r6
   5a644:	bl	14328 <fputs@plt+0x3284>
   5a648:	mov	r1, r0
   5a64c:	mov	r0, r5
   5a650:	bl	142d8 <fputs@plt+0x3234>
   5a654:	ldr	r1, [r6, #4]
   5a658:	mov	r3, r7
   5a65c:	mov	r0, r5
   5a660:	ldr	r2, [sp, #48]	; 0x30
   5a664:	ldr	r1, [r1, #32]
   5a668:	bl	1f290 <fputs@plt+0xe1ec>
   5a66c:	mov	fp, r0
   5a670:	b	5a3cc <fputs@plt+0x49328>
   5a674:	mov	r3, r8
   5a678:	mov	r0, r6
   5a67c:	ldr	r2, [sp, #48]	; 0x30
   5a680:	ldr	r1, [sl, #76]	; 0x4c
   5a684:	bl	1f290 <fputs@plt+0xe1ec>
   5a688:	cmp	r0, #0
   5a68c:	beq	5a440 <fputs@plt+0x4939c>
   5a690:	b	5a3c8 <fputs@plt+0x49324>
   5a694:	ldr	r3, [sp, #300]	; 0x12c
   5a698:	ldr	r3, [r3, #4]
   5a69c:	ldr	r0, [r3]
   5a6a0:	ldrb	r3, [r0, #16]
   5a6a4:	cmp	r3, #0
   5a6a8:	bne	5a6bc <fputs@plt+0x49618>
   5a6ac:	ldrb	r3, [r0, #13]
   5a6b0:	cmp	r3, #0
   5a6b4:	bne	5a6bc <fputs@plt+0x49618>
   5a6b8:	bl	1c444 <fputs@plt+0xb3a0>
   5a6bc:	mov	fp, r8
   5a6c0:	b	5a3cc <fputs@plt+0x49328>
   5a6c4:	ldr	r2, [r4, #4]
   5a6c8:	ldr	r3, [sl, #16]
   5a6cc:	add	r3, r3, r2, lsl #4
   5a6d0:	ldr	r3, [r3, #4]
   5a6d4:	ldm	r3, {r3, r5}
   5a6d8:	str	r3, [r5, #4]
   5a6dc:	ldrb	r3, [r5, #17]
   5a6e0:	cmp	r3, #0
   5a6e4:	beq	57e08 <fputs@plt+0x46d64>
   5a6e8:	ldr	r3, [r5, #12]
   5a6ec:	mov	r0, r5
   5a6f0:	ldr	r6, [r5, #44]	; 0x2c
   5a6f4:	ldr	r3, [r3, #56]	; 0x38
   5a6f8:	mov	r1, r6
   5a6fc:	ldr	r8, [r3, #36]	; 0x24
   5a700:	rev	r8, r8
   5a704:	mov	r2, r8
   5a708:	bl	14350 <fputs@plt+0x32ac>
   5a70c:	cmp	r6, r0
   5a710:	mov	r7, r0
   5a714:	bcs	5a738 <fputs@plt+0x49694>
   5a718:	movw	r0, #59412	; 0xe814
   5a71c:	bl	2d494 <fputs@plt+0x1c3f0>
   5a720:	mov	fp, r0
   5a724:	cmp	fp, #0
   5a728:	beq	5460c <fputs@plt+0x43568>
   5a72c:	cmp	fp, #101	; 0x65
   5a730:	bne	554e4 <fputs@plt+0x44440>
   5a734:	b	57e08 <fputs@plt+0x46d64>
   5a738:	cmp	r8, #0
   5a73c:	beq	57e08 <fputs@plt+0x46d64>
   5a740:	mov	r2, #0
   5a744:	ldr	r0, [r5, #8]
   5a748:	mov	r1, r2
   5a74c:	bl	4222c <fputs@plt+0x31188>
   5a750:	subs	fp, r0, #0
   5a754:	bne	5a72c <fputs@plt+0x49688>
   5a758:	ldr	r0, [r5, #8]
   5a75c:	bl	185f4 <fputs@plt+0x7550>
   5a760:	mov	r3, fp
   5a764:	mov	r2, r6
   5a768:	mov	r1, r7
   5a76c:	mov	r0, r5
   5a770:	bl	3f114 <fputs@plt+0x2e070>
   5a774:	subs	fp, r0, #0
   5a778:	bne	5a72c <fputs@plt+0x49688>
   5a77c:	ldr	r3, [r5, #12]
   5a780:	ldr	r0, [r3, #72]	; 0x48
   5a784:	bl	3a258 <fputs@plt+0x291b4>
   5a788:	ldr	r3, [r5, #12]
   5a78c:	mov	fp, r0
   5a790:	ldr	r2, [r3, #56]	; 0x38
   5a794:	ldr	r3, [r5, #44]	; 0x2c
   5a798:	rev	r3, r3
   5a79c:	str	r3, [r2, #28]
   5a7a0:	b	5a724 <fputs@plt+0x49680>
   5a7a4:	ldr	r3, [r4, #4]
   5a7a8:	cmp	r3, #0
   5a7ac:	ldrbne	r3, [r9, #87]	; 0x57
   5a7b0:	orrne	r3, r3, #1
   5a7b4:	strbne	r3, [r9, #87]	; 0x57
   5a7b8:	bne	5460c <fputs@plt+0x43568>
   5a7bc:	mov	r0, sl
   5a7c0:	bl	14668 <fputs@plt+0x35c4>
   5a7c4:	b	5460c <fputs@plt+0x43568>
   5a7c8:	ldrb	r5, [r4, #12]
   5a7cc:	cmp	r5, #0
   5a7d0:	bne	5a7e0 <fputs@plt+0x4973c>
   5a7d4:	ldr	r3, [sl, #24]
   5a7d8:	tst	r3, #16384	; 0x4000
   5a7dc:	bne	5460c <fputs@plt+0x43568>
   5a7e0:	ldr	r2, [r4, #4]
   5a7e4:	ldr	r3, [sl, #16]
   5a7e8:	add	r3, r3, r2, lsl #4
   5a7ec:	ldr	r6, [r3, #4]
   5a7f0:	ldrb	r0, [r6, #9]
   5a7f4:	cmp	r0, #0
   5a7f8:	moveq	fp, r0
   5a7fc:	beq	5460c <fputs@plt+0x43568>
   5a800:	ldrd	r2, [r6]
   5a804:	add	r5, r5, #1
   5a808:	mov	r0, r6
   5a80c:	uxtb	r5, r5
   5a810:	ldr	r7, [r4, #8]
   5a814:	str	r2, [r3, #4]
   5a818:	mov	r2, r5
   5a81c:	mov	r1, r7
   5a820:	bl	13e6c <fputs@plt+0x2dc8>
   5a824:	subs	fp, r0, #0
   5a828:	bne	5a890 <fputs@plt+0x497ec>
   5a82c:	ldr	r8, [r6, #4]
   5a830:	ldr	r0, [r8, #72]	; 0x48
   5a834:	cmp	r0, #0
   5a838:	bne	5a870 <fputs@plt+0x497cc>
   5a83c:	mov	r0, #16
   5a840:	mov	r1, #0
   5a844:	bl	1df74 <fputs@plt+0xced0>
   5a848:	cmp	r0, #0
   5a84c:	beq	57db0 <fputs@plt+0x46d0c>
   5a850:	ldr	r3, [r8, #72]	; 0x48
   5a854:	strd	r6, [r0]
   5a858:	str	r3, [r0, #12]
   5a85c:	str	r0, [r8, #72]	; 0x48
   5a860:	ldrb	r3, [r0, #8]
   5a864:	cmp	r3, r5
   5a868:	strbcc	r5, [r0, #8]
   5a86c:	b	5460c <fputs@plt+0x43568>
   5a870:	ldr	r3, [r0, #4]
   5a874:	cmp	r7, r3
   5a878:	bne	5a888 <fputs@plt+0x497e4>
   5a87c:	ldr	r3, [r0]
   5a880:	cmp	r6, r3
   5a884:	beq	5a860 <fputs@plt+0x497bc>
   5a888:	ldr	r0, [r0, #12]
   5a88c:	b	5a834 <fputs@plt+0x49790>
   5a890:	uxtb	r3, fp
   5a894:	cmp	r3, #6
   5a898:	bne	554e4 <fputs@plt+0x44440>
   5a89c:	ldr	r1, [pc, #-4076]	; 598b8 <fputs@plt+0x48814>
   5a8a0:	ldr	r2, [r4, #16]
   5a8a4:	mov	r0, r9
   5a8a8:	bl	365a8 <fputs@plt+0x25504>
   5a8ac:	b	554e4 <fputs@plt+0x44440>
   5a8b0:	ldr	r2, [sl, #316]	; 0x13c
   5a8b4:	ldr	r5, [r4, #16]
   5a8b8:	cmp	r2, #0
   5a8bc:	ble	5a8cc <fputs@plt+0x49828>
   5a8c0:	ldr	r3, [sl, #340]	; 0x154
   5a8c4:	cmp	r3, #0
   5a8c8:	beq	5b370 <fputs@plt+0x4a2cc>
   5a8cc:	cmp	r5, #0
   5a8d0:	beq	5b2cc <fputs@plt+0x4a228>
   5a8d4:	ldr	r3, [r5, #8]
   5a8d8:	ldr	r6, [r3]
   5a8dc:	ldr	r3, [r6, #56]	; 0x38
   5a8e0:	cmp	r3, #0
   5a8e4:	movne	r3, #0
   5a8e8:	bne	5a918 <fputs@plt+0x49874>
   5a8ec:	mov	fp, #0
   5a8f0:	ldr	r1, [r5, #8]
   5a8f4:	mov	r0, r9
   5a8f8:	add	r1, r1, #8
   5a8fc:	bl	1db9c <fputs@plt+0xcaf8>
   5a900:	b	55894 <fputs@plt+0x447f0>
   5a904:	ldr	r1, [sl, #340]	; 0x154
   5a908:	ldr	r1, [r1, r3, lsl #2]
   5a90c:	cmp	r5, r1
   5a910:	beq	5a8ec <fputs@plt+0x49848>
   5a914:	add	r3, r3, #1
   5a918:	cmp	r2, r3
   5a91c:	bgt	5a904 <fputs@plt+0x49860>
   5a920:	mov	r0, sl
   5a924:	bl	280a4 <fputs@plt+0x17000>
   5a928:	subs	fp, r0, #0
   5a92c:	bne	5a8f0 <fputs@plt+0x4984c>
   5a930:	ldr	r0, [r5, #8]
   5a934:	ldr	r3, [r6, #56]	; 0x38
   5a938:	blx	r3
   5a93c:	subs	fp, r0, #0
   5a940:	bne	5a8f0 <fputs@plt+0x4984c>
   5a944:	ldr	r3, [sl, #316]	; 0x13c
   5a948:	ldr	r0, [sl, #340]	; 0x154
   5a94c:	ldr	r1, [sl, #432]	; 0x1b0
   5a950:	add	ip, r3, #1
   5a954:	ldr	r2, [sl, #436]	; 0x1b4
   5a958:	str	ip, [sl, #316]	; 0x13c
   5a95c:	str	r5, [r0, r3, lsl #2]
   5a960:	ldr	r3, [r5, #12]
   5a964:	adds	r2, r2, r1
   5a968:	add	r3, r3, #1
   5a96c:	str	r3, [r5, #12]
   5a970:	beq	5a8ec <fputs@plt+0x49848>
   5a974:	mov	r1, fp
   5a978:	sub	r2, r2, #1
   5a97c:	mov	r0, sl
   5a980:	bl	19728 <fputs@plt+0x8684>
   5a984:	mov	fp, r0
   5a988:	b	5a8f0 <fputs@plt+0x4984c>
   5a98c:	mov	r5, #40	; 0x28
   5a990:	mov	r1, #0
   5a994:	mov	r2, r5
   5a998:	add	r0, sp, #296	; 0x128
   5a99c:	bl	10e88 <memset@plt>
   5a9a0:	ldr	r1, [r4, #8]
   5a9a4:	add	r0, sp, #296	; 0x128
   5a9a8:	str	sl, [sp, #328]	; 0x148
   5a9ac:	ldr	r3, [sp, #24]
   5a9b0:	mla	r1, r5, r1, r3
   5a9b4:	bl	26274 <fputs@plt+0x151d0>
   5a9b8:	mov	fp, r0
   5a9bc:	add	r0, sp, #296	; 0x128
   5a9c0:	bl	296d0 <fputs@plt+0x1862c>
   5a9c4:	subs	r1, r0, #0
   5a9c8:	beq	5aa34 <fputs@plt+0x49990>
   5a9cc:	ldr	r2, [r4, #4]
   5a9d0:	mov	r0, sl
   5a9d4:	ldr	r3, [sl, #16]
   5a9d8:	ldr	r2, [r3, r2, lsl #4]
   5a9dc:	bl	14a3c <fputs@plt+0x3998>
   5a9e0:	mov	r5, r0
   5a9e4:	add	r0, sl, #320	; 0x140
   5a9e8:	ldr	r3, [r5, #52]	; 0x34
   5a9ec:	ldr	r6, [r3]
   5a9f0:	mov	r1, r6
   5a9f4:	bl	131d8 <fputs@plt+0x2134>
   5a9f8:	cmp	r0, #0
   5a9fc:	beq	5aa1c <fputs@plt+0x49978>
   5aa00:	ldr	r2, [r0]
   5aa04:	ldr	r3, [r2, #4]
   5aa08:	cmp	r3, #0
   5aa0c:	beq	5aa1c <fputs@plt+0x49978>
   5aa10:	ldr	r2, [r2, #20]
   5aa14:	cmp	r2, #0
   5aa18:	bne	5aa40 <fputs@plt+0x4999c>
   5aa1c:	mov	r2, r6
   5aa20:	ldr	r1, [pc, #2392]	; 5b380 <fputs@plt+0x4a2dc>
   5aa24:	mov	r0, sl
   5aa28:	mov	fp, #1
   5aa2c:	bl	36660 <fputs@plt+0x255bc>
   5aa30:	str	r0, [r9, #44]	; 0x2c
   5aa34:	add	r0, sp, #296	; 0x128
   5aa38:	bl	1c0e8 <fputs@plt+0xb044>
   5aa3c:	b	55894 <fputs@plt+0x447f0>
   5aa40:	add	r2, r9, #44	; 0x2c
   5aa44:	mov	r1, r5
   5aa48:	str	r2, [sp]
   5aa4c:	mov	r2, r0
   5aa50:	mov	r0, sl
   5aa54:	bl	3673c <fputs@plt+0x25698>
   5aa58:	subs	fp, r0, #0
   5aa5c:	bne	5aa34 <fputs@plt+0x49990>
   5aa60:	mov	r0, sl
   5aa64:	ldr	r1, [r5, #56]	; 0x38
   5aa68:	bl	196b4 <fputs@plt+0x8610>
   5aa6c:	cmp	r0, #0
   5aa70:	beq	5aa34 <fputs@plt+0x49990>
   5aa74:	mov	r0, sl
   5aa78:	bl	280a4 <fputs@plt+0x17000>
   5aa7c:	subs	fp, r0, #0
   5aa80:	bne	5aa34 <fputs@plt+0x49990>
   5aa84:	mov	r0, sl
   5aa88:	ldr	r1, [r5, #56]	; 0x38
   5aa8c:	bl	196b4 <fputs@plt+0x8610>
   5aa90:	ldr	r3, [sl, #316]	; 0x13c
   5aa94:	ldr	r2, [sl, #340]	; 0x154
   5aa98:	add	r1, r3, #1
   5aa9c:	str	r1, [sl, #316]	; 0x13c
   5aaa0:	str	r0, [r2, r3, lsl #2]
   5aaa4:	ldr	r3, [r0, #12]
   5aaa8:	add	r3, r3, #1
   5aaac:	str	r3, [r0, #12]
   5aab0:	b	5aa34 <fputs@plt+0x49990>
   5aab4:	ldr	r3, [sl, #168]	; 0xa8
   5aab8:	mov	r0, sl
   5aabc:	ldr	r2, [r4, #4]
   5aac0:	ldr	r1, [r4, #16]
   5aac4:	add	r3, r3, #1
   5aac8:	str	r3, [sl, #168]	; 0xa8
   5aacc:	ldr	r3, [sl, #16]
   5aad0:	ldr	r2, [r3, r2, lsl #4]
   5aad4:	bl	14a3c <fputs@plt+0x3998>
   5aad8:	subs	r6, r0, #0
   5aadc:	moveq	fp, r6
   5aae0:	beq	5ab4c <fputs@plt+0x49aa8>
   5aae4:	ldr	r5, [r6, #56]	; 0x38
   5aae8:	cmp	r5, #0
   5aaec:	moveq	fp, r5
   5aaf0:	beq	5ab4c <fputs@plt+0x49aa8>
   5aaf4:	ldr	r3, [r5, #8]
   5aaf8:	ldr	r3, [r3, #4]
   5aafc:	cmp	r3, #0
   5ab00:	bgt	5ab5c <fputs@plt+0x49ab8>
   5ab04:	ldr	r5, [r5, #24]
   5ab08:	cmp	r5, #0
   5ab0c:	bne	5aaf4 <fputs@plt+0x49a50>
   5ab10:	add	r1, r6, #56	; 0x38
   5ab14:	mov	r0, sl
   5ab18:	bl	196d8 <fputs@plt+0x8634>
   5ab1c:	ldr	r3, [r0, #4]
   5ab20:	mov	r7, r0
   5ab24:	ldr	r0, [r0, #8]
   5ab28:	ldr	r3, [r3]
   5ab2c:	ldr	r3, [r3, #20]
   5ab30:	blx	r3
   5ab34:	subs	fp, r0, #0
   5ab38:	bne	5ab4c <fputs@plt+0x49aa8>
   5ab3c:	mov	r0, r7
   5ab40:	str	r5, [r7, #8]
   5ab44:	str	r5, [r6, #56]	; 0x38
   5ab48:	bl	1ba14 <fputs@plt+0xa970>
   5ab4c:	ldr	r3, [sl, #168]	; 0xa8
   5ab50:	sub	r3, r3, #1
   5ab54:	str	r3, [sl, #168]	; 0xa8
   5ab58:	b	55894 <fputs@plt+0x447f0>
   5ab5c:	mov	fp, #6
   5ab60:	b	5ab4c <fputs@plt+0x49aa8>
   5ab64:	mov	r3, #0
   5ab68:	str	r3, [sp, #296]	; 0x128
   5ab6c:	ldr	r3, [r4, #16]
   5ab70:	ldr	r5, [r3, #8]
   5ab74:	cmp	r5, #0
   5ab78:	beq	58c70 <fputs@plt+0x47bcc>
   5ab7c:	ldr	r6, [r5]
   5ab80:	cmp	r6, #0
   5ab84:	beq	58c70 <fputs@plt+0x47bcc>
   5ab88:	add	r1, sp, #296	; 0x128
   5ab8c:	mov	r0, r5
   5ab90:	ldr	r3, [r6, #24]
   5ab94:	blx	r3
   5ab98:	mov	fp, r0
   5ab9c:	add	r1, r5, #8
   5aba0:	mov	r0, r9
   5aba4:	bl	1db9c <fputs@plt+0xcaf8>
   5aba8:	cmp	fp, #0
   5abac:	bne	554e4 <fputs@plt+0x44440>
   5abb0:	ldr	r3, [sp, #296]	; 0x128
   5abb4:	mov	r2, fp
   5abb8:	mov	r0, r9
   5abbc:	str	r5, [r3]
   5abc0:	mov	r3, #2
   5abc4:	str	r3, [sp]
   5abc8:	mvn	r3, #0
   5abcc:	ldr	r1, [r4, #4]
   5abd0:	bl	45080 <fputs@plt+0x33fdc>
   5abd4:	cmp	r0, #0
   5abd8:	beq	5abf4 <fputs@plt+0x49b50>
   5abdc:	ldr	r3, [sp, #296]	; 0x128
   5abe0:	str	r3, [r0, #16]
   5abe4:	ldr	r3, [r5, #4]
   5abe8:	add	r3, r3, #1
   5abec:	str	r3, [r5, #4]
   5abf0:	b	5460c <fputs@plt+0x43568>
   5abf4:	ldr	r3, [r6, #28]
   5abf8:	ldr	r0, [sp, #296]	; 0x128
   5abfc:	blx	r3
   5ac00:	b	54b94 <fputs@plt+0x43af0>
   5ac04:	mov	r1, #40	; 0x28
   5ac08:	ldr	r0, [r4, #4]
   5ac0c:	ldr	r3, [r4, #12]
   5ac10:	ldr	ip, [r9, #12]
   5ac14:	mul	r1, r1, r3
   5ac18:	ldr	r3, [sp, #24]
   5ac1c:	add	r2, r3, r1
   5ac20:	ldr	r3, [r9, #56]	; 0x38
   5ac24:	add	r2, r2, #80	; 0x50
   5ac28:	ldr	r6, [r3, r0, lsl #2]
   5ac2c:	ldr	r0, [sp, #24]
   5ac30:	ldr	r3, [r2, #-40]	; 0xffffffd8
   5ac34:	ldr	r5, [r6, #16]
   5ac38:	ldr	r1, [r0, r1]
   5ac3c:	mov	r0, #0
   5ac40:	ldr	r8, [r5]
   5ac44:	ldr	r7, [r8]
   5ac48:	cmp	r0, r3
   5ac4c:	blt	5ac94 <fputs@plt+0x49bf0>
   5ac50:	mov	r0, r5
   5ac54:	str	ip, [sp]
   5ac58:	ldr	r2, [r4, #16]
   5ac5c:	ldr	fp, [r7, #32]
   5ac60:	blx	fp
   5ac64:	mov	fp, r0
   5ac68:	add	r1, r8, #8
   5ac6c:	mov	r0, r9
   5ac70:	bl	1db9c <fputs@plt+0xcaf8>
   5ac74:	cmp	fp, #0
   5ac78:	bne	554e4 <fputs@plt+0x44440>
   5ac7c:	mov	r0, r5
   5ac80:	ldr	r3, [r7, #40]	; 0x28
   5ac84:	blx	r3
   5ac88:	mov	r3, #0
   5ac8c:	strb	r3, [r6, #2]
   5ac90:	b	57e00 <fputs@plt+0x46d5c>
   5ac94:	str	r2, [ip, r0, lsl #2]
   5ac98:	add	r0, r0, #1
   5ac9c:	add	r2, r2, #40	; 0x28
   5aca0:	b	5ac48 <fputs@plt+0x49ba4>
   5aca4:	ldr	r2, [r4, #4]
   5aca8:	ldr	r3, [r9, #56]	; 0x38
   5acac:	ldr	r5, [r4, #12]
   5acb0:	ldr	r7, [r3, r2, lsl #2]
   5acb4:	mov	r3, #40	; 0x28
   5acb8:	ldr	r2, [sp, #24]
   5acbc:	ldrb	r1, [r7, #2]
   5acc0:	mla	r5, r3, r5, r2
   5acc4:	cmp	r1, #0
   5acc8:	beq	5acd8 <fputs@plt+0x49c34>
   5accc:	mov	r0, r5
   5acd0:	bl	1be4c <fputs@plt+0xada8>
   5acd4:	b	5460c <fputs@plt+0x43568>
   5acd8:	ldr	r3, [r7, #16]
   5acdc:	mov	r2, #28
   5ace0:	add	r0, sp, #300	; 0x12c
   5ace4:	ldr	r6, [r3]
   5ace8:	ldr	r8, [r6], #8
   5acec:	bl	10e88 <memset@plt>
   5acf0:	ldrh	r3, [r5, #8]
   5acf4:	add	r1, sp, #296	; 0x128
   5acf8:	ldr	r2, [r4, #8]
   5acfc:	ldr	r0, [r7, #16]
   5ad00:	and	r3, r3, #15872	; 0x3e00
   5ad04:	str	r5, [sp, #296]	; 0x128
   5ad08:	orr	r3, r3, #1
   5ad0c:	strh	r3, [r5, #8]
   5ad10:	ldr	r3, [r8, #44]	; 0x2c
   5ad14:	blx	r3
   5ad18:	mov	fp, r0
   5ad1c:	mov	r1, r6
   5ad20:	mov	r0, r9
   5ad24:	bl	1db9c <fputs@plt+0xcaf8>
   5ad28:	mov	r0, r5
   5ad2c:	ldr	r1, [sp, #40]	; 0x28
   5ad30:	ldr	r3, [sp, #316]	; 0x13c
   5ad34:	cmp	r3, #0
   5ad38:	movne	fp, r3
   5ad3c:	bl	26140 <fputs@plt+0x1509c>
   5ad40:	mov	r0, r5
   5ad44:	bl	14518 <fputs@plt+0x3474>
   5ad48:	cmp	r0, #0
   5ad4c:	beq	55894 <fputs@plt+0x447f0>
   5ad50:	b	54e20 <fputs@plt+0x43d7c>
   5ad54:	ldr	r2, [r4, #4]
   5ad58:	ldr	r3, [r9, #56]	; 0x38
   5ad5c:	ldr	r6, [r3, r2, lsl #2]
   5ad60:	ldrb	r3, [r6, #2]
   5ad64:	cmp	r3, #0
   5ad68:	bne	5460c <fputs@plt+0x43568>
   5ad6c:	ldr	r0, [r6, #16]
   5ad70:	ldr	r8, [r0]
   5ad74:	ldr	r7, [r8], #8
   5ad78:	ldr	r3, [r7, #36]	; 0x24
   5ad7c:	blx	r3
   5ad80:	mov	r5, r0
   5ad84:	mov	r1, r8
   5ad88:	mov	r0, r9
   5ad8c:	bl	1db9c <fputs@plt+0xcaf8>
   5ad90:	cmp	r5, #0
   5ad94:	bne	5b2e4 <fputs@plt+0x4a240>
   5ad98:	ldr	r0, [r6, #16]
   5ad9c:	ldr	r3, [r7, #40]	; 0x28
   5ada0:	blx	r3
   5ada4:	subs	fp, r0, #0
   5ada8:	movne	fp, r5
   5adac:	bne	58518 <fputs@plt+0x47474>
   5adb0:	b	58504 <fputs@plt+0x47460>
   5adb4:	ldr	r5, [r4, #4]
   5adb8:	mov	r1, #1
   5adbc:	ldr	r3, [r4, #16]
   5adc0:	ldr	r2, [sp, #24]
   5adc4:	ldr	r6, [r3, #8]
   5adc8:	mov	r3, #40	; 0x28
   5adcc:	mla	r5, r3, r5, r2
   5add0:	mov	r0, r5
   5add4:	bl	26140 <fputs@plt+0x1509c>
   5add8:	subs	fp, r0, #0
   5addc:	bne	554e4 <fputs@plt+0x44440>
   5ade0:	ldr	r3, [r6]
   5ade4:	mov	r0, r6
   5ade8:	ldr	r1, [r5, #16]
   5adec:	ldr	r3, [r3, #76]	; 0x4c
   5adf0:	blx	r3
   5adf4:	mov	fp, r0
   5adf8:	add	r1, r6, #8
   5adfc:	mov	r0, r9
   5ae00:	bl	1db9c <fputs@plt+0xcaf8>
   5ae04:	b	57098 <fputs@plt+0x45ff4>
   5ae08:	ldr	r3, [r4, #16]
   5ae0c:	ldr	r5, [r3, #8]
   5ae10:	cmp	r5, #0
   5ae14:	beq	58c70 <fputs@plt+0x47bcc>
   5ae18:	ldr	r3, [r5]
   5ae1c:	cmp	r3, #0
   5ae20:	beq	58c70 <fputs@plt+0x47bcc>
   5ae24:	ldr	r6, [r3, #52]	; 0x34
   5ae28:	cmp	r6, #0
   5ae2c:	beq	5460c <fputs@plt+0x43568>
   5ae30:	ldr	r0, [sp, #24]
   5ae34:	mov	r3, #40	; 0x28
   5ae38:	ldr	ip, [r4, #12]
   5ae3c:	ldrb	r7, [sl, #74]	; 0x4a
   5ae40:	ldr	r1, [r4, #8]
   5ae44:	mla	ip, r3, ip, r0
   5ae48:	mov	r0, #0
   5ae4c:	ldr	r2, [r9, #12]
   5ae50:	cmp	r0, r1
   5ae54:	mla	lr, r3, r0, ip
   5ae58:	blt	5aef0 <fputs@plt+0x49e4c>
   5ae5c:	ldrb	r3, [r4, #3]
   5ae60:	mov	r0, r5
   5ae64:	strb	r3, [sl, #74]	; 0x4a
   5ae68:	add	r3, sp, #296	; 0x128
   5ae6c:	blx	r6
   5ae70:	mov	fp, r0
   5ae74:	add	r1, r5, #8
   5ae78:	strb	r7, [sl, #74]	; 0x4a
   5ae7c:	mov	r0, r9
   5ae80:	bl	1db9c <fputs@plt+0xcaf8>
   5ae84:	cmp	fp, #0
   5ae88:	bne	5aeb8 <fputs@plt+0x49e14>
   5ae8c:	ldr	r3, [r4, #4]
   5ae90:	cmp	r3, #0
   5ae94:	beq	5aeb8 <fputs@plt+0x49e14>
   5ae98:	ldr	r3, [sp, #296]	; 0x128
   5ae9c:	str	r3, [sp, #68]	; 0x44
   5aea0:	ldr	r3, [sp, #300]	; 0x12c
   5aea4:	str	r3, [sp, #88]	; 0x58
   5aea8:	ldr	r3, [sp, #68]	; 0x44
   5aeac:	str	r3, [sl, #32]
   5aeb0:	ldr	r3, [sp, #88]	; 0x58
   5aeb4:	str	r3, [sl, #36]	; 0x24
   5aeb8:	uxtb	r3, fp
   5aebc:	cmp	r3, #19
   5aec0:	bne	5aefc <fputs@plt+0x49e58>
   5aec4:	ldr	r3, [r4, #16]
   5aec8:	ldrb	r3, [r3, #16]
   5aecc:	cmp	r3, #0
   5aed0:	beq	5aefc <fputs@plt+0x49e58>
   5aed4:	ldrb	r3, [r4, #3]
   5aed8:	cmp	r3, #4
   5aedc:	beq	5af0c <fputs@plt+0x49e68>
   5aee0:	cmp	r3, #5
   5aee4:	moveq	r3, #2
   5aee8:	strb	r3, [r9, #86]	; 0x56
   5aeec:	b	554e4 <fputs@plt+0x44440>
   5aef0:	str	lr, [r2, r0, lsl #2]
   5aef4:	add	r0, r0, #1
   5aef8:	b	5ae50 <fputs@plt+0x49dac>
   5aefc:	ldr	r3, [r9, #92]	; 0x5c
   5af00:	add	r3, r3, #1
   5af04:	str	r3, [r9, #92]	; 0x5c
   5af08:	b	55894 <fputs@plt+0x447f0>
   5af0c:	mov	fp, #0
   5af10:	b	5460c <fputs@plt+0x43568>
   5af14:	ldr	r1, [r4, #8]
   5af18:	ldr	r0, [r9, #8]
   5af1c:	bl	1bfec <fputs@plt+0xaf48>
   5af20:	ldr	r2, [r4, #4]
   5af24:	ldr	r3, [sl, #16]
   5af28:	add	r3, r3, r2, lsl #4
   5af2c:	ldr	r3, [r3, #4]
   5af30:	ldr	r3, [r3, #4]
   5af34:	ldr	r3, [r3, #44]	; 0x2c
   5af38:	str	r3, [r0]
   5af3c:	mov	r3, #0
   5af40:	str	r3, [r0, #4]
   5af44:	b	5460c <fputs@plt+0x43568>
   5af48:	ldr	r1, [r4, #8]
   5af4c:	ldr	r0, [r9, #8]
   5af50:	bl	1bfec <fputs@plt+0xaf48>
   5af54:	ldr	r2, [r4, #4]
   5af58:	ldr	r3, [sl, #16]
   5af5c:	add	r3, r3, r2, lsl #4
   5af60:	ldr	r2, [r3, #4]
   5af64:	ldr	r3, [r4, #12]
   5af68:	cmp	r3, #0
   5af6c:	beq	5af80 <fputs@plt+0x49edc>
   5af70:	ldr	r1, [r2, #4]
   5af74:	ldr	r1, [r1, #44]	; 0x2c
   5af78:	cmp	r3, r1
   5af7c:	movcc	r3, r1
   5af80:	ldr	r1, [r2, #4]
   5af84:	cmp	r3, #0
   5af88:	ldr	r2, [r2]
   5af8c:	str	r2, [r1, #4]
   5af90:	ldr	r2, [r1]
   5af94:	strgt	r3, [r2, #164]	; 0xa4
   5af98:	ldr	r2, [r2, #164]	; 0xa4
   5af9c:	asr	r3, r2, #31
   5afa0:	strd	r2, [r0]
   5afa4:	b	5460c <fputs@plt+0x43568>
   5afa8:	ldr	r3, [sl, #180]	; 0xb4
   5afac:	cmp	r3, #0
   5afb0:	beq	54674 <fputs@plt+0x435d0>
   5afb4:	ldrb	r3, [r9, #87]	; 0x57
   5afb8:	tst	r3, #2
   5afbc:	bne	54674 <fputs@plt+0x435d0>
   5afc0:	ldr	r5, [r4, #16]
   5afc4:	cmp	r5, #0
   5afc8:	bne	5afd8 <fputs@plt+0x49f34>
   5afcc:	ldr	r5, [r9, #168]	; 0xa8
   5afd0:	cmp	r5, #0
   5afd4:	beq	54674 <fputs@plt+0x435d0>
   5afd8:	ldr	r2, [r9]
   5afdc:	mov	r3, #0
   5afe0:	add	r6, sp, #192	; 0xc0
   5afe4:	str	r2, [sp, #32]
   5afe8:	str	r3, [sp, #188]	; 0xbc
   5afec:	ldr	r1, [r2, #92]	; 0x5c
   5aff0:	add	r2, sp, #296	; 0x128
   5aff4:	str	r2, [sp, #196]	; 0xc4
   5aff8:	strd	r2, [sp, #200]	; 0xc8
   5affc:	ldr	r2, [sp, #32]
   5b000:	str	r2, [sp, #192]	; 0xc0
   5b004:	mov	r2, #100	; 0x64
   5b008:	str	r1, [sp, #212]	; 0xd4
   5b00c:	str	r2, [sp, #208]	; 0xd0
   5b010:	strh	r3, [r6, #24]
   5b014:	ldr	r3, [sp, #32]
   5b018:	ldr	r3, [r3, #164]	; 0xa4
   5b01c:	cmp	r3, #1
   5b020:	ldrgt	r8, [pc, #860]	; 5b384 <fputs@plt+0x4a2e0>
   5b024:	bgt	5b098 <fputs@plt+0x49ff4>
   5b028:	ldrsh	r3, [r9, #68]	; 0x44
   5b02c:	cmp	r3, #0
   5b030:	movne	r3, #1
   5b034:	strne	r3, [sp, #48]	; 0x30
   5b038:	bne	5b100 <fputs@plt+0x4a05c>
   5b03c:	mov	r0, r5
   5b040:	bl	15c88 <fputs@plt+0x4be4>
   5b044:	mov	r2, r0
   5b048:	mov	r1, r5
   5b04c:	mov	r0, r6
   5b050:	bl	282fc <fputs@plt+0x17258>
   5b054:	b	5b0a4 <fputs@plt+0x4a000>
   5b058:	mov	r7, r5
   5b05c:	ldrb	r3, [r7], #1
   5b060:	cmp	r3, #10
   5b064:	beq	5b074 <fputs@plt+0x49fd0>
   5b068:	ldrb	r3, [r7]
   5b06c:	cmp	r3, #0
   5b070:	bne	5b05c <fputs@plt+0x49fb8>
   5b074:	mov	r2, #3
   5b078:	mov	r1, r8
   5b07c:	mov	r0, r6
   5b080:	bl	282fc <fputs@plt+0x17258>
   5b084:	sub	r2, r7, r5
   5b088:	mov	r1, r5
   5b08c:	mov	r0, r6
   5b090:	mov	r5, r7
   5b094:	bl	282fc <fputs@plt+0x17258>
   5b098:	ldrb	r3, [r5]
   5b09c:	cmp	r3, #0
   5b0a0:	bne	5b058 <fputs@plt+0x49fb4>
   5b0a4:	add	r0, sp, #192	; 0xc0
   5b0a8:	bl	1d284 <fputs@plt+0xc1e0>
   5b0ac:	mov	r5, r0
   5b0b0:	mov	r1, r0
   5b0b4:	ldr	r3, [sl, #180]	; 0xb4
   5b0b8:	ldr	r0, [sl, #184]	; 0xb8
   5b0bc:	blx	r3
   5b0c0:	mov	r1, r5
   5b0c4:	mov	r0, sl
   5b0c8:	bl	1b744 <fputs@plt+0xa6a0>
   5b0cc:	b	54674 <fputs@plt+0x435d0>
   5b0d0:	mov	r2, r6
   5b0d4:	mov	r1, r8
   5b0d8:	mov	r0, r9
   5b0dc:	bl	1aff8 <fputs@plt+0x9f54>
   5b0e0:	str	r0, [sp, #188]	; 0xbc
   5b0e4:	b	5b184 <fputs@plt+0x4a0e0>
   5b0e8:	tst	r6, #4
   5b0ec:	beq	5b1c8 <fputs@plt+0x4a124>
   5b0f0:	add	r0, sp, #192	; 0xc0
   5b0f4:	ldrd	r2, [r3, r1]
   5b0f8:	ldr	r1, [pc, #648]	; 5b388 <fputs@plt+0x4a2e4>
   5b0fc:	bl	3789c <fputs@plt+0x267f8>
   5b100:	ldrb	r3, [r5]
   5b104:	cmp	r3, #0
   5b108:	beq	5b0a4 <fputs@plt+0x4a000>
   5b10c:	mov	r7, #0
   5b110:	mov	r8, r5
   5b114:	add	r1, sp, #224	; 0xe0
   5b118:	mov	r0, r8
   5b11c:	bl	19b44 <fputs@plt+0x8aa0>
   5b120:	ldr	r3, [sp, #224]	; 0xe0
   5b124:	mov	r6, r0
   5b128:	cmp	r3, #135	; 0x87
   5b12c:	beq	5b140 <fputs@plt+0x4a09c>
   5b130:	ldrb	r6, [r8, r6]!
   5b134:	add	r7, r7, r0
   5b138:	cmp	r6, #0
   5b13c:	bne	5b114 <fputs@plt+0x4a070>
   5b140:	mov	r2, r7
   5b144:	mov	r1, r5
   5b148:	add	r0, sp, #192	; 0xc0
   5b14c:	add	r8, r5, r7
   5b150:	bl	282fc <fputs@plt+0x17258>
   5b154:	cmp	r6, #0
   5b158:	beq	5b0a4 <fputs@plt+0x4a000>
   5b15c:	ldrb	r3, [r5, r7]
   5b160:	cmp	r3, #63	; 0x3f
   5b164:	bne	5b0d0 <fputs@plt+0x4a02c>
   5b168:	cmp	r6, #1
   5b16c:	ldrle	r3, [sp, #48]	; 0x30
   5b170:	strle	r3, [sp, #188]	; 0xbc
   5b174:	ble	5b184 <fputs@plt+0x4a0e0>
   5b178:	add	r1, sp, #188	; 0xbc
   5b17c:	add	r0, r8, #1
   5b180:	bl	12e40 <fputs@plt+0x1d9c>
   5b184:	ldr	r3, [sp, #188]	; 0xbc
   5b188:	add	r5, r8, r6
   5b18c:	ldr	r1, [r9, #60]	; 0x3c
   5b190:	add	r2, r3, #1
   5b194:	str	r2, [sp, #48]	; 0x30
   5b198:	mov	r2, #40	; 0x28
   5b19c:	mul	r3, r2, r3
   5b1a0:	sub	r3, r3, #40	; 0x28
   5b1a4:	add	r7, r1, r3
   5b1a8:	ldrh	r6, [r7, #8]
   5b1ac:	tst	r6, #1
   5b1b0:	beq	5b0e8 <fputs@plt+0x4a044>
   5b1b4:	ldr	r1, [pc, #464]	; 5b38c <fputs@plt+0x4a2e8>
   5b1b8:	mov	r2, #4
   5b1bc:	add	r0, sp, #192	; 0xc0
   5b1c0:	bl	282fc <fputs@plt+0x17258>
   5b1c4:	b	5b100 <fputs@plt+0x4a05c>
   5b1c8:	ands	r8, r6, #8
   5b1cc:	beq	5b1e4 <fputs@plt+0x4a140>
   5b1d0:	ldr	r1, [pc, #440]	; 5b390 <fputs@plt+0x4a2ec>
   5b1d4:	add	r0, sp, #192	; 0xc0
   5b1d8:	ldrd	r2, [r7]
   5b1dc:	bl	3789c <fputs@plt+0x267f8>
   5b1e0:	b	5b100 <fputs@plt+0x4a05c>
   5b1e4:	tst	r6, #2
   5b1e8:	beq	5b25c <fputs@plt+0x4a1b8>
   5b1ec:	ldr	r3, [sp, #32]
   5b1f0:	ldrb	r6, [r3, #66]	; 0x42
   5b1f4:	cmp	r6, #1
   5b1f8:	beq	5b238 <fputs@plt+0x4a194>
   5b1fc:	mov	r1, r8
   5b200:	add	r0, sp, #224	; 0xe0
   5b204:	bl	10e88 <memset@plt>
   5b208:	ldr	r3, [sp, #32]
   5b20c:	add	r0, sp, #224	; 0xe0
   5b210:	str	r8, [sp]
   5b214:	ldr	r2, [r7, #12]
   5b218:	ldr	r1, [r7, #16]
   5b21c:	add	r7, sp, #224	; 0xe0
   5b220:	str	r3, [sp, #256]	; 0x100
   5b224:	mov	r3, r6
   5b228:	bl	25040 <fputs@plt+0x13f9c>
   5b22c:	mov	r1, #1
   5b230:	add	r0, sp, #224	; 0xe0
   5b234:	bl	26140 <fputs@plt+0x1509c>
   5b238:	ldr	r1, [pc, #340]	; 5b394 <fputs@plt+0x4a2f0>
   5b23c:	add	r0, sp, #192	; 0xc0
   5b240:	ldrd	r2, [r7, #12]
   5b244:	bl	3789c <fputs@plt+0x267f8>
   5b248:	cmp	r6, #1
   5b24c:	beq	5b100 <fputs@plt+0x4a05c>
   5b250:	add	r0, sp, #224	; 0xe0
   5b254:	bl	1c0e8 <fputs@plt+0xb044>
   5b258:	b	5b100 <fputs@plt+0x4a05c>
   5b25c:	ands	r6, r6, #16384	; 0x4000
   5b260:	add	r8, sp, #192	; 0xc0
   5b264:	beq	5b27c <fputs@plt+0x4a1d8>
   5b268:	mov	r0, r8
   5b26c:	ldr	r2, [r1, r3]
   5b270:	ldr	r1, [pc, #288]	; 5b398 <fputs@plt+0x4a2f4>
   5b274:	bl	3789c <fputs@plt+0x267f8>
   5b278:	b	5b100 <fputs@plt+0x4a05c>
   5b27c:	mov	r2, #2
   5b280:	ldr	r1, [pc, #276]	; 5b39c <fputs@plt+0x4a2f8>
   5b284:	mov	r0, r8
   5b288:	bl	282fc <fputs@plt+0x17258>
   5b28c:	ldr	r3, [r7, #12]
   5b290:	str	r3, [sp, #72]	; 0x48
   5b294:	ldr	r3, [sp, #72]	; 0x48
   5b298:	cmp	r3, r6
   5b29c:	bgt	5b2b0 <fputs@plt+0x4a20c>
   5b2a0:	mov	r2, #1
   5b2a4:	ldr	r1, [pc, #244]	; 5b3a0 <fputs@plt+0x4a2fc>
   5b2a8:	mov	r0, r8
   5b2ac:	b	5b1c0 <fputs@plt+0x4a11c>
   5b2b0:	ldr	r3, [r7, #16]
   5b2b4:	mov	r0, r8
   5b2b8:	ldr	r1, [pc, #228]	; 5b3a4 <fputs@plt+0x4a300>
   5b2bc:	ldrb	r2, [r3, r6]
   5b2c0:	add	r6, r6, #1
   5b2c4:	bl	3789c <fputs@plt+0x267f8>
   5b2c8:	b	5b294 <fputs@plt+0x4a1f0>
   5b2cc:	mov	fp, r5
   5b2d0:	b	5460c <fputs@plt+0x43568>
   5b2d4:	mov	fp, #516	; 0x204
   5b2d8:	b	554e4 <fputs@plt+0x44440>
   5b2dc:	mov	fp, r6
   5b2e0:	b	554e4 <fputs@plt+0x44440>
   5b2e4:	mov	fp, r5
   5b2e8:	b	554e4 <fputs@plt+0x44440>
   5b2ec:	str	r3, [sp, #44]	; 0x2c
   5b2f0:	str	r3, [sp, #112]	; 0x70
   5b2f4:	ldr	r4, [sp, #28]
   5b2f8:	b	54b94 <fputs@plt+0x43af0>
   5b2fc:	ldr	r4, [sp, #28]
   5b300:	str	r3, [sp, #44]	; 0x2c
   5b304:	str	r3, [sp, #112]	; 0x70
   5b308:	ldrb	r3, [sl, #69]	; 0x45
   5b30c:	cmp	r3, #0
   5b310:	movne	fp, #7
   5b314:	moveq	fp, #9
   5b318:	mov	r0, fp
   5b31c:	str	fp, [r9, #80]	; 0x50
   5b320:	bl	1a16c <fputs@plt+0x90c8>
   5b324:	b	59f78 <fputs@plt+0x48ed4>
   5b328:	mov	r2, r7
   5b32c:	ldr	r1, [pc, #116]	; 5b3a8 <fputs@plt+0x4a304>
   5b330:	b	5a10c <fputs@plt+0x49068>
   5b334:	ldr	r0, [r5, #216]	; 0xd8
   5b338:	cmp	r0, #0
   5b33c:	beq	5b354 <fputs@plt+0x4a2b0>
   5b340:	ldrb	r1, [r5, #10]
   5b344:	ldr	r2, [r5, #160]	; 0xa0
   5b348:	ldr	r3, [r5, #208]	; 0xd0
   5b34c:	bl	44814 <fputs@plt+0x33770>
   5b350:	mov	fp, r0
   5b354:	mov	r3, #0
   5b358:	mov	r0, r5
   5b35c:	str	r3, [r5, #216]	; 0xd8
   5b360:	bl	13a58 <fputs@plt+0x29b4>
   5b364:	cmp	fp, #0
   5b368:	bne	5a14c <fputs@plt+0x490a8>
   5b36c:	b	5a1f4 <fputs@plt+0x49150>
   5b370:	cmp	r5, #0
   5b374:	beq	58c70 <fputs@plt+0x47bcc>
   5b378:	mov	fp, #6
   5b37c:	b	5a8f0 <fputs@plt+0x4984c>
   5b380:	andeq	r6, r7, r5, lsr #2
   5b384:	andeq	r6, r7, ip, lsl #24
   5b388:	ldrdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   5b38c:	andeq	r8, r7, r1, lsr #6
   5b390:	andeq	r4, r7, r6, asr #27
   5b394:	andeq	r6, r7, r0, lsl ip
   5b398:	andeq	r6, r7, r7, lsl ip
   5b39c:	ldrdeq	r7, [r7], -r4
   5b3a0:	andeq	r6, r7, r5, ror #18
   5b3a4:	andeq	r6, r7, r4, lsr #24
   5b3a8:	andeq	r6, r7, r9, asr #24
   5b3ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b3b0:	sub	sp, sp, #252	; 0xfc
   5b3b4:	mov	r4, r0
   5b3b8:	bl	2cb00 <fputs@plt+0x1ba5c>
   5b3bc:	cmp	r0, #0
   5b3c0:	beq	5b3d4 <fputs@plt+0x4a330>
   5b3c4:	ldr	r0, [pc, #2344]	; 5bcf4 <fputs@plt+0x4ac50>
   5b3c8:	bl	2bcb8 <fputs@plt+0x1ac14>
   5b3cc:	add	sp, sp, #252	; 0xfc
   5b3d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b3d4:	ldr	r3, [r4]
   5b3d8:	str	r3, [sp, #16]
   5b3dc:	ldrb	r3, [r4, #87]	; 0x57
   5b3e0:	bfi	r3, r0, #1, #1
   5b3e4:	strb	r3, [r4, #87]	; 0x57
   5b3e8:	mov	r3, #51	; 0x33
   5b3ec:	str	r3, [sp, #28]
   5b3f0:	ldr	r2, [pc, #2304]	; 5bcf8 <fputs@plt+0x4ac54>
   5b3f4:	ldr	r3, [r4, #40]	; 0x28
   5b3f8:	cmp	r3, r2
   5b3fc:	beq	5b408 <fputs@plt+0x4a364>
   5b400:	mov	r0, r4
   5b404:	bl	46000 <fputs@plt+0x34f5c>
   5b408:	ldr	r8, [r4]
   5b40c:	ldrb	r3, [r8, #69]	; 0x45
   5b410:	cmp	r3, #0
   5b414:	beq	5b558 <fputs@plt+0x4a4b4>
   5b418:	mov	r5, #7
   5b41c:	b	5b4a4 <fputs@plt+0x4a400>
   5b420:	ldr	r6, [r4]
   5b424:	mov	r3, #0
   5b428:	add	r2, sp, #36	; 0x24
   5b42c:	ldr	r7, [r4, #76]	; 0x4c
   5b430:	ldr	r1, [r4, #168]	; 0xa8
   5b434:	mov	r0, r6
   5b438:	str	r4, [sp]
   5b43c:	strd	r2, [sp, #4]
   5b440:	mvn	r2, #0
   5b444:	bl	6af44 <fputs@plt+0x59ea0>
   5b448:	subs	r5, r0, #0
   5b44c:	beq	5b4ac <fputs@plt+0x4a408>
   5b450:	cmp	r5, #7
   5b454:	bne	5b460 <fputs@plt+0x4a3bc>
   5b458:	mov	r0, r6
   5b45c:	bl	179f4 <fputs@plt+0x6950>
   5b460:	ldr	r3, [sp, #16]
   5b464:	ldr	r0, [r3, #240]	; 0xf0
   5b468:	bl	296d0 <fputs@plt+0x1862c>
   5b46c:	mov	r6, r0
   5b470:	ldr	r0, [sp, #16]
   5b474:	ldr	r1, [r4, #44]	; 0x2c
   5b478:	bl	1b744 <fputs@plt+0xa6a0>
   5b47c:	ldr	r3, [sp, #16]
   5b480:	ldrb	r3, [r3, #69]	; 0x45
   5b484:	cmp	r3, #0
   5b488:	movne	r3, #0
   5b48c:	strne	r3, [r4, #44]	; 0x2c
   5b490:	bne	5b418 <fputs@plt+0x4a374>
   5b494:	mov	r1, r6
   5b498:	ldr	r0, [sp, #16]
   5b49c:	bl	1db50 <fputs@plt+0xcaac>
   5b4a0:	str	r0, [r4, #44]	; 0x2c
   5b4a4:	str	r5, [r4, #80]	; 0x50
   5b4a8:	b	5baf4 <fputs@plt+0x4aa50>
   5b4ac:	ldr	r6, [sp, #36]	; 0x24
   5b4b0:	mov	r2, #208	; 0xd0
   5b4b4:	add	r0, sp, #40	; 0x28
   5b4b8:	mov	r1, r6
   5b4bc:	bl	10f18 <memcpy@plt>
   5b4c0:	mov	r2, #208	; 0xd0
   5b4c4:	mov	r1, r4
   5b4c8:	mov	r0, r6
   5b4cc:	bl	10f18 <memcpy@plt>
   5b4d0:	mov	r2, #208	; 0xd0
   5b4d4:	add	r1, sp, #40	; 0x28
   5b4d8:	mov	r0, r4
   5b4dc:	bl	10f18 <memcpy@plt>
   5b4e0:	ldr	r3, [r6, #52]	; 0x34
   5b4e4:	mov	r1, r4
   5b4e8:	mov	r0, r6
   5b4ec:	ldr	r2, [r4, #52]	; 0x34
   5b4f0:	str	r2, [r6, #52]	; 0x34
   5b4f4:	str	r3, [r4, #52]	; 0x34
   5b4f8:	ldr	r2, [r4, #48]	; 0x30
   5b4fc:	ldr	r3, [r6, #48]	; 0x30
   5b500:	str	r2, [r6, #48]	; 0x30
   5b504:	ldr	r2, [r4, #168]	; 0xa8
   5b508:	str	r3, [r4, #48]	; 0x30
   5b50c:	ldr	r3, [r6, #168]	; 0xa8
   5b510:	str	r2, [r6, #168]	; 0xa8
   5b514:	ldrb	r2, [r4, #89]	; 0x59
   5b518:	str	r3, [r4, #168]	; 0xa8
   5b51c:	ldrb	r3, [r6, #89]	; 0x59
   5b520:	lsr	r3, r3, #7
   5b524:	bfi	r2, r3, #7, #1
   5b528:	strb	r2, [r4, #89]	; 0x59
   5b52c:	bl	1c108 <fputs@plt+0xb064>
   5b530:	ldr	r0, [sp, #36]	; 0x24
   5b534:	str	r5, [r0, #80]	; 0x50
   5b538:	bl	45e0c <fputs@plt+0x34d68>
   5b53c:	mov	r0, r4
   5b540:	bl	46000 <fputs@plt+0x34f5c>
   5b544:	cmp	r7, #0
   5b548:	ldrbge	r3, [r4, #87]	; 0x57
   5b54c:	orrge	r3, r3, #2
   5b550:	strbge	r3, [r4, #87]	; 0x57
   5b554:	b	5b3f0 <fputs@plt+0x4a34c>
   5b558:	ldr	r3, [r4, #76]	; 0x4c
   5b55c:	cmp	r3, #0
   5b560:	bgt	5b5f8 <fputs@plt+0x4a554>
   5b564:	ldrb	r2, [r4, #87]	; 0x57
   5b568:	tst	r2, #1
   5b56c:	movne	r3, #17
   5b570:	movne	r5, #1
   5b574:	strne	r3, [r4, #80]	; 0x50
   5b578:	bne	5bab0 <fputs@plt+0x4aa0c>
   5b57c:	cmp	r3, #0
   5b580:	beq	5b5f8 <fputs@plt+0x4a554>
   5b584:	ldr	r3, [r8, #152]	; 0x98
   5b588:	cmp	r3, #0
   5b58c:	streq	r3, [r8, #248]	; 0xf8
   5b590:	ldr	r3, [r8, #188]	; 0xbc
   5b594:	cmp	r3, #0
   5b598:	beq	5b5c0 <fputs@plt+0x4a51c>
   5b59c:	ldrb	r3, [r8, #149]	; 0x95
   5b5a0:	cmp	r3, #0
   5b5a4:	bne	5b5c0 <fputs@plt+0x4a51c>
   5b5a8:	ldr	r3, [r4, #168]	; 0xa8
   5b5ac:	cmp	r3, #0
   5b5b0:	beq	5b5c0 <fputs@plt+0x4a51c>
   5b5b4:	add	r1, r4, #128	; 0x80
   5b5b8:	ldr	r0, [r8]
   5b5bc:	bl	17618 <fputs@plt+0x6574>
   5b5c0:	ldr	r3, [r8, #152]	; 0x98
   5b5c4:	ldrb	r2, [r4, #89]	; 0x59
   5b5c8:	add	r3, r3, #1
   5b5cc:	tst	r2, #32
   5b5d0:	str	r3, [r8, #152]	; 0x98
   5b5d4:	ldreq	r3, [r8, #160]	; 0xa0
   5b5d8:	addeq	r3, r3, #1
   5b5dc:	streq	r3, [r8, #160]	; 0xa0
   5b5e0:	tst	r2, #64	; 0x40
   5b5e4:	ldrne	r3, [r8, #156]	; 0x9c
   5b5e8:	addne	r3, r3, #1
   5b5ec:	strne	r3, [r8, #156]	; 0x9c
   5b5f0:	mov	r3, #0
   5b5f4:	str	r3, [r4, #76]	; 0x4c
   5b5f8:	ldrb	r3, [r4, #89]	; 0x59
   5b5fc:	tst	r3, #3
   5b600:	beq	5bc1c <fputs@plt+0x4ab78>
   5b604:	mov	r1, #8
   5b608:	ldr	fp, [r4]
   5b60c:	ldr	r7, [r4, #8]
   5b610:	add	r9, r7, #40	; 0x28
   5b614:	mov	r0, r9
   5b618:	bl	1c180 <fputs@plt+0xb0dc>
   5b61c:	ldr	r2, [r4, #80]	; 0x50
   5b620:	mov	r3, #0
   5b624:	str	r3, [r4, #20]
   5b628:	cmp	r2, #7
   5b62c:	bne	5b670 <fputs@plt+0x4a5cc>
   5b630:	mov	r0, fp
   5b634:	bl	179f4 <fputs@plt+0x6950>
   5b638:	mov	r5, #1
   5b63c:	ldrd	r2, [r4, #128]	; 0x80
   5b640:	cmp	r2, #1
   5b644:	sbcs	r3, r3, #0
   5b648:	blt	5b658 <fputs@plt+0x4a5b4>
   5b64c:	mov	r1, r4
   5b650:	mov	r0, r8
   5b654:	bl	17688 <fputs@plt+0x65e4>
   5b658:	cmp	r5, #101	; 0x65
   5b65c:	bne	5ba98 <fputs@plt+0x4a9f4>
   5b660:	mov	r6, #0
   5b664:	mov	r0, r6
   5b668:	mov	r9, r6
   5b66c:	b	5bcc4 <fputs@plt+0x4ac20>
   5b670:	ldrb	r2, [r4, #89]	; 0x59
   5b674:	ldr	r1, [r4, #32]
   5b678:	and	r2, r2, #3
   5b67c:	cmp	r2, #1
   5b680:	movne	r6, r3
   5b684:	str	r2, [sp, #24]
   5b688:	movne	r2, r1
   5b68c:	movne	sl, r6
   5b690:	bne	5b740 <fputs@plt+0x4a69c>
   5b694:	ldr	r0, [r4, #8]
   5b698:	add	sl, r0, #360	; 0x168
   5b69c:	ldrh	r6, [sl, #8]
   5b6a0:	ands	r6, r6, #16
   5b6a4:	beq	5b73c <fputs@plt+0x4a698>
   5b6a8:	ldr	r6, [r0, #372]	; 0x174
   5b6ac:	ldr	r2, [r0, #376]	; 0x178
   5b6b0:	lsr	r6, r6, #2
   5b6b4:	str	r2, [sp, #20]
   5b6b8:	mov	r2, r1
   5b6bc:	cmp	r6, r3
   5b6c0:	bgt	5b724 <fputs@plt+0x4a680>
   5b6c4:	ldr	r5, [r4, #76]	; 0x4c
   5b6c8:	cmp	r5, r2
   5b6cc:	mov	r3, r5
   5b6d0:	add	r0, r5, #1
   5b6d4:	bge	5bce0 <fputs@plt+0x4ac3c>
   5b6d8:	ldr	ip, [sp, #24]
   5b6dc:	cmp	ip, #2
   5b6e0:	bne	5b6fc <fputs@plt+0x4a658>
   5b6e4:	mov	ip, #20
   5b6e8:	ldr	lr, [r4, #4]
   5b6ec:	mul	ip, ip, r5
   5b6f0:	ldrb	ip, [lr, ip]
   5b6f4:	cmp	ip, #161	; 0xa1
   5b6f8:	bne	5b748 <fputs@plt+0x4a6a4>
   5b6fc:	ldr	fp, [fp, #248]	; 0xf8
   5b700:	str	r0, [r4, #76]	; 0x4c
   5b704:	cmp	fp, #0
   5b708:	beq	5b750 <fputs@plt+0x4a6ac>
   5b70c:	mov	r3, #9
   5b710:	ldr	r1, [pc, #1508]	; 5bcfc <fputs@plt+0x4ac58>
   5b714:	mov	r0, r4
   5b718:	str	r3, [r4, #80]	; 0x50
   5b71c:	bl	365a8 <fputs@plt+0x25504>
   5b720:	b	5b638 <fputs@plt+0x4a594>
   5b724:	ldr	r0, [sp, #20]
   5b728:	ldr	r0, [r0, r3, lsl #2]
   5b72c:	add	r3, r3, #1
   5b730:	ldr	r0, [r0, #4]
   5b734:	add	r2, r2, r0
   5b738:	b	5b6bc <fputs@plt+0x4a618>
   5b73c:	mov	r2, r1
   5b740:	str	r6, [sp, #20]
   5b744:	b	5b6c4 <fputs@plt+0x4a620>
   5b748:	mov	r5, r0
   5b74c:	b	5b6c8 <fputs@plt+0x4a624>
   5b750:	cmp	r5, r1
   5b754:	ldrlt	r2, [r4, #4]
   5b758:	movlt	r1, #20
   5b75c:	subge	r3, r5, r1
   5b760:	ldrge	r2, [sp, #20]
   5b764:	mlalt	r5, r1, r5, r2
   5b768:	subge	r0, r2, #4
   5b76c:	bge	5b8e8 <fputs@plt+0x4a844>
   5b770:	ldr	r2, [sp, #24]
   5b774:	cmp	r2, #1
   5b778:	bne	5b818 <fputs@plt+0x4a774>
   5b77c:	mov	r2, #4
   5b780:	add	r9, r7, #120	; 0x78
   5b784:	strh	r2, [r7, #48]	; 0x30
   5b788:	mov	r2, r3
   5b78c:	asr	r3, r3, #31
   5b790:	strd	r2, [r7, #40]	; 0x28
   5b794:	movw	r3, #2562	; 0xa02
   5b798:	strh	r3, [r7, #88]	; 0x58
   5b79c:	ldr	r3, [pc, #1372]	; 5bd00 <fputs@plt+0x4ac5c>
   5b7a0:	ldrb	r2, [r5]
   5b7a4:	add	r3, r3, r2, lsl #2
   5b7a8:	ldr	r0, [r3, #4044]	; 0xfcc
   5b7ac:	str	r0, [r7, #96]	; 0x60
   5b7b0:	bl	15c88 <fputs@plt+0x4be4>
   5b7b4:	ldr	r3, [sp, #24]
   5b7b8:	strb	r3, [r7, #90]	; 0x5a
   5b7bc:	str	r0, [r7, #92]	; 0x5c
   5b7c0:	ldrsb	r3, [r5, #1]
   5b7c4:	cmn	r3, #18
   5b7c8:	bne	5b818 <fputs@plt+0x4a774>
   5b7cc:	cmp	r6, fp
   5b7d0:	bne	5b908 <fputs@plt+0x4a864>
   5b7d4:	add	r7, r6, #1
   5b7d8:	adds	r2, r6, #0
   5b7dc:	lsl	r7, r7, #2
   5b7e0:	movne	r2, #1
   5b7e4:	mov	r0, sl
   5b7e8:	mov	r1, r7
   5b7ec:	bl	24ba4 <fputs@plt+0x13b00>
   5b7f0:	cmp	r0, #0
   5b7f4:	bne	5b818 <fputs@plt+0x4a774>
   5b7f8:	ldr	r3, [sl, #16]
   5b7fc:	ldr	r2, [r5, #16]
   5b800:	add	r3, r3, r7
   5b804:	str	r2, [r3, #-4]
   5b808:	ldrh	r3, [sl, #8]
   5b80c:	str	r7, [sl, #12]
   5b810:	orr	r3, r3, #16
   5b814:	strh	r3, [sl, #8]
   5b818:	ldr	r0, [r5, #4]
   5b81c:	mov	r3, #4
   5b820:	ldr	r2, [r5, #12]
   5b824:	strh	r3, [r9, #8]
   5b828:	strh	r3, [r9, #48]	; 0x30
   5b82c:	asr	r1, r0, #31
   5b830:	strd	r0, [r9]
   5b834:	ldr	r0, [r5, #8]
   5b838:	strh	r3, [r9, #88]	; 0x58
   5b83c:	asr	r3, r2, #31
   5b840:	strd	r2, [r9, #80]	; 0x50
   5b844:	add	r3, r9, #120	; 0x78
   5b848:	asr	r1, r0, #31
   5b84c:	str	r3, [sp, #20]
   5b850:	strd	r0, [r9, #40]	; 0x28
   5b854:	mov	r1, #100	; 0x64
   5b858:	mov	r0, r3
   5b85c:	bl	24cc4 <fputs@plt+0x13c20>
   5b860:	subs	r7, r0, #0
   5b864:	bne	5b638 <fputs@plt+0x4a594>
   5b868:	movw	r3, #514	; 0x202
   5b86c:	ldr	r6, [r9, #136]	; 0x88
   5b870:	strh	r3, [r9, #128]	; 0x80
   5b874:	ldr	r3, [r9, #144]	; 0x90
   5b878:	str	r7, [sp, #40]	; 0x28
   5b87c:	str	r6, [sp, #44]	; 0x2c
   5b880:	strd	r6, [sp, #48]	; 0x30
   5b884:	str	r3, [sp, #56]	; 0x38
   5b888:	str	r7, [sp, #60]	; 0x3c
   5b88c:	strh	r7, [sp, #64]	; 0x40
   5b890:	ldrsb	r3, [r5, #1]
   5b894:	add	r3, r3, #19
   5b898:	cmp	r3, #15
   5b89c:	ldrls	pc, [pc, r3, lsl #2]
   5b8a0:	b	5bbf0 <fputs@plt+0x4ab4c>
   5b8a4:	andeq	fp, r5, r4, ror #23
   5b8a8:	ldrdeq	fp, [r5], -r4
   5b8ac:	strdeq	fp, [r5], -r0
   5b8b0:	strdeq	fp, [r5], -r0
   5b8b4:	muleq	r5, r0, fp
   5b8b8:	andeq	fp, r5, ip, lsl fp
   5b8bc:	andeq	fp, r5, r4, lsl #22
   5b8c0:	andeq	fp, r5, r8, lsr #22
   5b8c4:	strdeq	fp, [r5], -r0
   5b8c8:	andeq	fp, r5, r0, lsl #23
   5b8cc:	strdeq	fp, [r5], -r0
   5b8d0:	andeq	fp, r5, r0, asr #22
   5b8d4:	strdeq	fp, [r5], -r0
   5b8d8:	andeq	fp, r5, r4, lsr #18
   5b8dc:	ldrdeq	fp, [r5], -r4
   5b8e0:			; <UNDEFINED> instruction: 0x0005b9bc
   5b8e4:	sub	r3, r3, r1
   5b8e8:	ldr	r2, [r0, #4]!
   5b8ec:	ldr	r1, [r2, #4]
   5b8f0:	cmp	r3, r1
   5b8f4:	bge	5b8e4 <fputs@plt+0x4a840>
   5b8f8:	ldr	r2, [r2]
   5b8fc:	mov	r5, #20
   5b900:	mla	r5, r5, r3, r2
   5b904:	b	5b770 <fputs@plt+0x4a6cc>
   5b908:	ldr	r3, [sp, #20]
   5b90c:	ldr	r2, [r3, fp, lsl #2]
   5b910:	ldr	r3, [r5, #16]
   5b914:	cmp	r2, r3
   5b918:	beq	5b818 <fputs@plt+0x4a774>
   5b91c:	add	fp, fp, #1
   5b920:	b	5b7cc <fputs@plt+0x4a728>
   5b924:	ldr	sl, [r5, #16]
   5b928:	add	r0, sp, #40	; 0x28
   5b92c:	ldr	r1, [pc, #976]	; 5bd04 <fputs@plt+0x4ac60>
   5b930:	ldrh	r2, [sl, #6]
   5b934:	add	fp, sl, #20
   5b938:	bl	3789c <fputs@plt+0x267f8>
   5b93c:	ldrh	r3, [sl, #6]
   5b940:	cmp	r7, r3
   5b944:	blt	5b95c <fputs@plt+0x4a8b8>
   5b948:	ldr	r1, [pc, #952]	; 5bd08 <fputs@plt+0x4ac64>
   5b94c:	mov	r2, #1
   5b950:	add	r0, sp, #40	; 0x28
   5b954:	bl	282fc <fputs@plt+0x17258>
   5b958:	b	5b9ec <fputs@plt+0x4a948>
   5b95c:	ldr	r3, [fp], #4
   5b960:	cmp	r3, #0
   5b964:	ldreq	r3, [pc, #928]	; 5bd0c <fputs@plt+0x4ac68>
   5b968:	beq	5b990 <fputs@plt+0x4a8ec>
   5b96c:	ldr	r3, [r3]
   5b970:	ldr	r1, [pc, #920]	; 5bd10 <fputs@plt+0x4ac6c>
   5b974:	mov	r0, r3
   5b978:	str	r3, [sp, #24]
   5b97c:	bl	11080 <strcmp@plt>
   5b980:	ldr	r2, [pc, #908]	; 5bd14 <fputs@plt+0x4ac70>
   5b984:	cmp	r0, #0
   5b988:	ldr	r3, [sp, #24]
   5b98c:	moveq	r3, r2
   5b990:	ldr	r2, [sl, #16]
   5b994:	ldr	r0, [pc, #892]	; 5bd18 <fputs@plt+0x4ac74>
   5b998:	ldrb	r1, [r2, r7]
   5b99c:	add	r7, r7, #1
   5b9a0:	ldr	r2, [pc, #868]	; 5bd0c <fputs@plt+0x4ac68>
   5b9a4:	cmp	r1, #0
   5b9a8:	ldr	r1, [pc, #876]	; 5bd1c <fputs@plt+0x4ac78>
   5b9ac:	movne	r2, r0
   5b9b0:	add	r0, sp, #40	; 0x28
   5b9b4:	bl	3789c <fputs@plt+0x267f8>
   5b9b8:	b	5b93c <fputs@plt+0x4a898>
   5b9bc:	ldr	r3, [r5, #16]
   5b9c0:	ldr	r1, [pc, #856]	; 5bd20 <fputs@plt+0x4ac7c>
   5b9c4:	ldr	r2, [r3]
   5b9c8:	add	r0, sp, #40	; 0x28
   5b9cc:	bl	3789c <fputs@plt+0x267f8>
   5b9d0:	b	5b9ec <fputs@plt+0x4a948>
   5b9d4:	ldr	r2, [r5, #16]
   5b9d8:	add	r0, sp, #40	; 0x28
   5b9dc:	ldr	r1, [pc, #832]	; 5bd24 <fputs@plt+0x4ac80>
   5b9e0:	ldrsb	r3, [r2]
   5b9e4:	ldr	r2, [r2, #20]
   5b9e8:	bl	3789c <fputs@plt+0x267f8>
   5b9ec:	add	r0, sp, #40	; 0x28
   5b9f0:	bl	1d284 <fputs@plt+0xc1e0>
   5b9f4:	ldr	r3, [r9, #136]	; 0x88
   5b9f8:	cmp	r3, r6
   5b9fc:	beq	5bc04 <fputs@plt+0x4ab60>
   5ba00:	mov	r3, #0
   5ba04:	mvn	r2, #0
   5ba08:	ldr	r0, [sp, #20]
   5ba0c:	mov	r1, r6
   5ba10:	str	r3, [sp]
   5ba14:	mov	r3, #1
   5ba18:	bl	25040 <fputs@plt+0x13f9c>
   5ba1c:	ldrb	r6, [r4, #89]	; 0x59
   5ba20:	and	r6, r6, #3
   5ba24:	cmp	r6, #1
   5ba28:	bne	5ba6c <fputs@plt+0x4a9c8>
   5ba2c:	mov	r1, #4
   5ba30:	add	r0, r9, #160	; 0xa0
   5ba34:	bl	24cc4 <fputs@plt+0x13c20>
   5ba38:	cmp	r0, #0
   5ba3c:	bne	5b638 <fputs@plt+0x4a594>
   5ba40:	movw	r3, #514	; 0x202
   5ba44:	ldr	r2, [pc, #732]	; 5bd28 <fputs@plt+0x4ac84>
   5ba48:	mov	r0, #3
   5ba4c:	strh	r3, [r9, #168]	; 0xa8
   5ba50:	mov	r3, #2
   5ba54:	ldr	r1, [r9, #176]	; 0xb0
   5ba58:	str	r3, [r9, #172]	; 0xac
   5ba5c:	ldrb	r3, [r5, #3]
   5ba60:	bl	29454 <fputs@plt+0x183b0>
   5ba64:	strb	r6, [r9, #170]	; 0xaa
   5ba68:	strh	r6, [r9, #208]	; 0xd0
   5ba6c:	ldrb	r3, [r4, #89]	; 0x59
   5ba70:	mov	r5, #100	; 0x64
   5ba74:	and	r3, r3, #3
   5ba78:	rsb	r3, r3, #3
   5ba7c:	lsl	r3, r3, #2
   5ba80:	strh	r3, [r4, #84]	; 0x54
   5ba84:	ldr	r3, [r4, #8]
   5ba88:	add	r3, r3, #40	; 0x28
   5ba8c:	str	r3, [r4, #20]
   5ba90:	mov	r3, #0
   5ba94:	str	r3, [r4, #80]	; 0x50
   5ba98:	ldr	r0, [r4]
   5ba9c:	ldr	r1, [r4, #80]	; 0x50
   5baa0:	str	r5, [r8, #52]	; 0x34
   5baa4:	bl	1becc <fputs@plt+0xae28>
   5baa8:	cmp	r0, #7
   5baac:	streq	r0, [r4, #80]	; 0x50
   5bab0:	ldrsb	r3, [r4, #89]	; 0x59
   5bab4:	cmp	r3, #0
   5bab8:	bge	5bad4 <fputs@plt+0x4aa30>
   5babc:	sub	r3, r5, #100	; 0x64
   5bac0:	cmp	r3, #1
   5bac4:	bls	5bad4 <fputs@plt+0x4aa30>
   5bac8:	mov	r0, r4
   5bacc:	bl	25bd8 <fputs@plt+0x14b34>
   5bad0:	mov	r5, r0
   5bad4:	ldr	r3, [r8, #56]	; 0x38
   5bad8:	and	r5, r5, r3
   5badc:	cmp	r5, #17
   5bae0:	bne	5baf4 <fputs@plt+0x4aa50>
   5bae4:	ldr	r3, [sp, #28]
   5bae8:	subs	r3, r3, #1
   5baec:	str	r3, [sp, #28]
   5baf0:	bne	5b420 <fputs@plt+0x4a37c>
   5baf4:	mov	r1, r5
   5baf8:	ldr	r0, [sp, #16]
   5bafc:	bl	1becc <fputs@plt+0xae28>
   5bb00:	b	5b3cc <fputs@plt+0x4a328>
   5bb04:	ldr	r3, [r5, #16]
   5bb08:	ldrd	r2, [r3]
   5bb0c:	add	r0, sp, #40	; 0x28
   5bb10:	ldr	r1, [pc, #532]	; 5bd2c <fputs@plt+0x4ac88>
   5bb14:	bl	3789c <fputs@plt+0x267f8>
   5bb18:	b	5b9ec <fputs@plt+0x4a948>
   5bb1c:	ldr	r1, [pc, #524]	; 5bd30 <fputs@plt+0x4ac8c>
   5bb20:	ldr	r2, [r5, #16]
   5bb24:	b	5b9c8 <fputs@plt+0x4a924>
   5bb28:	ldr	r3, [r5, #16]
   5bb2c:	ldrd	r2, [r3]
   5bb30:	add	r0, sp, #40	; 0x28
   5bb34:	ldr	r1, [pc, #504]	; 5bd34 <fputs@plt+0x4ac90>
   5bb38:	bl	3789c <fputs@plt+0x267f8>
   5bb3c:	b	5b9ec <fputs@plt+0x4a948>
   5bb40:	ldr	r2, [r5, #16]
   5bb44:	ldrh	r3, [r2, #8]
   5bb48:	tst	r3, #2
   5bb4c:	ldrne	r6, [r2, #16]
   5bb50:	bne	5b9ec <fputs@plt+0x4a948>
   5bb54:	tst	r3, #4
   5bb58:	ldrdne	r2, [r2]
   5bb5c:	bne	5bb0c <fputs@plt+0x4aa68>
   5bb60:	tst	r3, #8
   5bb64:	ldrdne	r2, [r2]
   5bb68:	bne	5bb30 <fputs@plt+0x4aa8c>
   5bb6c:	tst	r3, #1
   5bb70:	ldr	r3, [pc, #448]	; 5bd38 <fputs@plt+0x4ac94>
   5bb74:	ldr	r6, [pc, #448]	; 5bd3c <fputs@plt+0x4ac98>
   5bb78:	moveq	r6, r3
   5bb7c:	b	5b9ec <fputs@plt+0x4a948>
   5bb80:	ldr	r3, [r5, #16]
   5bb84:	ldr	r1, [pc, #436]	; 5bd40 <fputs@plt+0x4ac9c>
   5bb88:	ldr	r2, [r3, #8]
   5bb8c:	b	5b9c8 <fputs@plt+0x4a924>
   5bb90:	ldr	sl, [r5, #16]
   5bb94:	mov	r7, #1
   5bb98:	ldr	fp, [sl]
   5bb9c:	cmp	fp, r7
   5bba0:	ldr	r3, [pc, #412]	; 5bd44 <fputs@plt+0x4aca0>
   5bba4:	bgt	5bbbc <fputs@plt+0x4ab18>
   5bba8:	mov	r3, #91	; 0x5b
   5bbac:	mov	r2, #1
   5bbb0:	ldr	r1, [pc, #400]	; 5bd48 <fputs@plt+0x4aca4>
   5bbb4:	strb	r3, [r6]
   5bbb8:	b	5b950 <fputs@plt+0x4a8ac>
   5bbbc:	mov	r1, r3
   5bbc0:	add	r0, sp, #40	; 0x28
   5bbc4:	ldr	r2, [sl, r7, lsl #2]
   5bbc8:	bl	3789c <fputs@plt+0x267f8>
   5bbcc:	add	r7, r7, #1
   5bbd0:	b	5bb9c <fputs@plt+0x4aaf8>
   5bbd4:	ldr	r1, [pc, #368]	; 5bd4c <fputs@plt+0x4aca8>
   5bbd8:	add	r0, sp, #40	; 0x28
   5bbdc:	bl	3789c <fputs@plt+0x267f8>
   5bbe0:	b	5b9ec <fputs@plt+0x4a948>
   5bbe4:	mov	r3, #0
   5bbe8:	strb	r3, [r6]
   5bbec:	b	5b9ec <fputs@plt+0x4a948>
   5bbf0:	ldr	r3, [r5, #16]
   5bbf4:	cmp	r3, #0
   5bbf8:	movne	r6, r3
   5bbfc:	bne	5b9ec <fputs@plt+0x4a948>
   5bc00:	b	5bbe8 <fputs@plt+0x4ab44>
   5bc04:	mov	r0, r6
   5bc08:	bl	15c88 <fputs@plt+0x4be4>
   5bc0c:	mov	r3, #1
   5bc10:	strb	r3, [r9, #130]	; 0x82
   5bc14:	str	r0, [r9, #132]	; 0x84
   5bc18:	b	5ba1c <fputs@plt+0x4a978>
   5bc1c:	ldr	r3, [r8, #164]	; 0xa4
   5bc20:	mov	r0, r4
   5bc24:	add	r3, r3, #1
   5bc28:	str	r3, [r8, #164]	; 0xa4
   5bc2c:	bl	54264 <fputs@plt+0x431c0>
   5bc30:	ldr	r3, [r8, #164]	; 0xa4
   5bc34:	cmp	r0, #100	; 0x64
   5bc38:	mov	r5, r0
   5bc3c:	sub	r3, r3, #1
   5bc40:	str	r3, [r8, #164]	; 0xa4
   5bc44:	beq	5ba98 <fputs@plt+0x4a9f4>
   5bc48:	b	5b63c <fputs@plt+0x4a598>
   5bc4c:	ldr	ip, [r8, #16]
   5bc50:	lsl	r1, r6, #4
   5bc54:	add	r3, ip, r1
   5bc58:	ldr	r3, [r3, #4]
   5bc5c:	cmp	r3, #0
   5bc60:	beq	5bcc0 <fputs@plt+0x4ac1c>
   5bc64:	ldr	r2, [r3, #4]
   5bc68:	ldr	r3, [r3]
   5bc6c:	ldr	r7, [r8, #220]	; 0xdc
   5bc70:	str	r3, [r2, #4]
   5bc74:	ldr	r3, [r2]
   5bc78:	ldr	r2, [r3, #216]	; 0xd8
   5bc7c:	cmp	r2, #0
   5bc80:	ldrne	r3, [r2, #12]
   5bc84:	moveq	r3, r2
   5bc88:	strne	r9, [r2, #12]
   5bc8c:	cmp	r7, #0
   5bc90:	beq	5bcc0 <fputs@plt+0x4ac1c>
   5bc94:	cmp	r3, #0
   5bc98:	movle	r2, #0
   5bc9c:	movgt	r2, #1
   5bca0:	cmp	r0, #0
   5bca4:	movne	r2, #0
   5bca8:	cmp	r2, #0
   5bcac:	beq	5bcc0 <fputs@plt+0x4ac1c>
   5bcb0:	ldr	r2, [ip, r1]
   5bcb4:	mov	r1, r8
   5bcb8:	ldr	r0, [r8, #224]	; 0xe0
   5bcbc:	blx	r7
   5bcc0:	add	r6, r6, #1
   5bcc4:	ldr	r3, [r8, #20]
   5bcc8:	cmp	r6, r3
   5bccc:	blt	5bc4c <fputs@plt+0x4aba8>
   5bcd0:	cmp	r0, #0
   5bcd4:	str	r0, [r4, #80]	; 0x50
   5bcd8:	movne	r5, #1
   5bcdc:	b	5ba98 <fputs@plt+0x4a9f4>
   5bce0:	mov	r3, #0
   5bce4:	mov	r5, #101	; 0x65
   5bce8:	str	r0, [r4, #76]	; 0x4c
   5bcec:	str	r3, [r4, #80]	; 0x50
   5bcf0:	b	5b63c <fputs@plt+0x4a598>
   5bcf4:	andeq	r1, r1, lr, asr #27
   5bcf8:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   5bcfc:	andeq	r6, r7, r6, ror #24
   5bd00:	muleq	r7, r0, r4
   5bd04:	andeq	r6, r7, r2, ror ip
   5bd08:	andeq	r8, r7, r4, asr #32
   5bd0c:	strdeq	r7, [r7], -r9
   5bd10:			; <UNDEFINED> instruction: 0x000763bb
   5bd14:	muleq	r7, r5, r5
   5bd18:	andeq	r5, r7, sp, lsr fp
   5bd1c:	andeq	r6, r7, r7, ror ip
   5bd20:	andeq	r6, r7, sp, ror ip
   5bd24:	andeq	r6, r7, r5, lsl #25
   5bd28:	muleq	r7, r8, ip
   5bd2c:	ldrdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   5bd30:	andeq	r6, r7, lr, asr #6
   5bd34:	andeq	r4, r7, r6, lsl #29
   5bd38:	andeq	r6, r7, pc, asr ip
   5bd3c:	andeq	r8, r7, r1, lsr #6
   5bd40:	andeq	r6, r7, ip, lsl #25
   5bd44:	muleq	r7, r4, ip
   5bd48:	andeq	r5, r7, r5, ror r0
   5bd4c:	andeq	r6, r7, ip, lsr #7
   5bd50:	push	{r4, r5, r6, r8, r9, lr}
   5bd54:	mov	r9, r3
   5bd58:	mov	r8, r2
   5bd5c:	mov	r4, r0
   5bd60:	ldr	r6, [r0, #20]
   5bd64:	ldr	r3, [r6, #60]	; 0x3c
   5bd68:	mov	r0, r6
   5bd6c:	strd	r8, [r3]
   5bd70:	bl	5b3ac <fputs@plt+0x4a308>
   5bd74:	cmp	r0, #100	; 0x64
   5bd78:	movne	r5, r0
   5bd7c:	movne	r6, #0
   5bd80:	bne	5bde0 <fputs@plt+0x4ad3c>
   5bd84:	ldr	r3, [r6, #56]	; 0x38
   5bd88:	ldr	r1, [r3]
   5bd8c:	ldr	r3, [r4, #12]
   5bd90:	add	r2, r3, #20
   5bd94:	ldr	ip, [r1, r2, lsl #2]
   5bd98:	cmp	ip, #11
   5bd9c:	bhi	5be20 <fputs@plt+0x4ad7c>
   5bda0:	cmp	ip, #0
   5bda4:	ldr	r0, [r4, #24]
   5bda8:	ldreq	r2, [pc, #236]	; 5be9c <fputs@plt+0x4adf8>
   5bdac:	beq	5bdc0 <fputs@plt+0x4ad1c>
   5bdb0:	cmp	ip, #7
   5bdb4:	ldr	r3, [pc, #228]	; 5bea0 <fputs@plt+0x4adfc>
   5bdb8:	ldr	r2, [pc, #228]	; 5bea4 <fputs@plt+0x4ae00>
   5bdbc:	movne	r2, r3
   5bdc0:	ldr	r1, [pc, #224]	; 5bea8 <fputs@plt+0x4ae04>
   5bdc4:	mov	r5, #1
   5bdc8:	bl	36660 <fputs@plt+0x255bc>
   5bdcc:	mov	r6, r0
   5bdd0:	ldr	r0, [r4, #20]
   5bdd4:	bl	45e54 <fputs@plt+0x34db0>
   5bdd8:	mov	r3, #0
   5bddc:	str	r3, [r4, #20]
   5bde0:	ldr	r0, [r4, #20]
   5bde4:	cmp	r0, #0
   5bde8:	beq	5be68 <fputs@plt+0x4adc4>
   5bdec:	bl	45e54 <fputs@plt+0x34db0>
   5bdf0:	mov	r3, #0
   5bdf4:	subs	r5, r0, #0
   5bdf8:	str	r3, [r4, #20]
   5bdfc:	bne	5be78 <fputs@plt+0x4add4>
   5be00:	mov	r2, r8
   5be04:	mov	r3, r9
   5be08:	ldr	r1, [pc, #156]	; 5beac <fputs@plt+0x4ae08>
   5be0c:	mov	r5, #1
   5be10:	ldr	r0, [r4, #24]
   5be14:	bl	36660 <fputs@plt+0x255bc>
   5be18:	mov	r6, r0
   5be1c:	b	5be68 <fputs@plt+0x4adc4>
   5be20:	ldrsh	r2, [r1, #12]
   5be24:	mov	r0, ip
   5be28:	mov	r6, #0
   5be2c:	mov	r5, r6
   5be30:	add	r3, r3, r2
   5be34:	add	r3, r3, #20
   5be38:	ldr	r3, [r1, r3, lsl #2]
   5be3c:	str	r3, [r4, #8]
   5be40:	bl	14648 <fputs@plt+0x35a4>
   5be44:	ldr	r3, [r1, #16]
   5be48:	str	r0, [r4, #4]
   5be4c:	str	r3, [r4, #16]
   5be50:	ldrb	r2, [r3, #64]	; 0x40
   5be54:	orr	r2, r2, #16
   5be58:	strb	r2, [r3, #64]	; 0x40
   5be5c:	mov	r2, #1
   5be60:	ldr	r3, [r3]
   5be64:	strb	r2, [r3, #11]
   5be68:	ldr	r3, [sp, #24]
   5be6c:	mov	r0, r5
   5be70:	str	r6, [r3]
   5be74:	pop	{r4, r5, r6, r8, r9, pc}
   5be78:	ldr	r4, [r4, #24]
   5be7c:	mov	r0, r4
   5be80:	bl	46e80 <fputs@plt+0x35ddc>
   5be84:	mov	r2, r0
   5be88:	ldr	r1, [pc, #32]	; 5beb0 <fputs@plt+0x4ae0c>
   5be8c:	mov	r0, r4
   5be90:	bl	36660 <fputs@plt+0x255bc>
   5be94:	mov	r6, r0
   5be98:	b	5be68 <fputs@plt+0x4adc4>
   5be9c:	andeq	r4, r7, r5, lsl pc
   5bea0:	andeq	r6, r7, r2, lsr #25
   5bea4:	muleq	r7, sp, ip
   5bea8:	andeq	r6, r7, sl, lsr #25
   5beac:	andeq	r6, r7, r7, asr #25
   5beb0:	andeq	r4, r7, r6, lsr pc
   5beb4:	subs	r1, r0, #0
   5beb8:	push	{r4, r5, lr}
   5bebc:	sub	sp, sp, #20
   5bec0:	bne	5bed4 <fputs@plt+0x4ae30>
   5bec4:	ldr	r0, [pc, #104]	; 5bf34 <fputs@plt+0x4ae90>
   5bec8:	bl	2bcb8 <fputs@plt+0x1ac14>
   5becc:	add	sp, sp, #20
   5bed0:	pop	{r4, r5, pc}
   5bed4:	ldr	r4, [r1, #24]
   5bed8:	ldr	r1, [r1, #20]
   5bedc:	cmp	r1, #0
   5bee0:	moveq	r5, #4
   5bee4:	beq	5bf24 <fputs@plt+0x4ae80>
   5bee8:	add	r1, sp, #12
   5beec:	str	r1, [sp]
   5bef0:	bl	5bd50 <fputs@plt+0x4acac>
   5bef4:	subs	r5, r0, #0
   5bef8:	beq	5bf24 <fputs@plt+0x4ae80>
   5befc:	ldr	r3, [sp, #12]
   5bf00:	mov	r1, r5
   5bf04:	mov	r0, r4
   5bf08:	ldr	r2, [pc, #40]	; 5bf38 <fputs@plt+0x4ae94>
   5bf0c:	cmp	r3, #0
   5bf10:	moveq	r2, #0
   5bf14:	bl	2edb0 <fputs@plt+0x1dd0c>
   5bf18:	mov	r0, r4
   5bf1c:	ldr	r1, [sp, #12]
   5bf20:	bl	1b744 <fputs@plt+0xa6a0>
   5bf24:	mov	r1, r5
   5bf28:	mov	r0, r4
   5bf2c:	bl	1becc <fputs@plt+0xae28>
   5bf30:	b	5becc <fputs@plt+0x4ae28>
   5bf34:	muleq	r1, r1, pc	; <UNPREDICTABLE>
   5bf38:	andeq	r4, r7, r6, lsr pc
   5bf3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5bf40:	mov	r4, #0
   5bf44:	sub	sp, sp, #36	; 0x24
   5bf48:	mov	r5, r0
   5bf4c:	mov	r7, r1
   5bf50:	mov	sl, r2
   5bf54:	str	r3, [sp, #12]
   5bf58:	str	r4, [sp, #28]
   5bf5c:	ldr	r8, [sp, #72]	; 0x48
   5bf60:	bl	2ece4 <fputs@plt+0x1dc40>
   5bf64:	cmp	r0, r4
   5bf68:	bne	5bf84 <fputs@plt+0x4aee0>
   5bf6c:	ldr	r0, [pc, #740]	; 5c258 <fputs@plt+0x4b1b4>
   5bf70:	bl	2bcb8 <fputs@plt+0x1ac14>
   5bf74:	mov	r4, r0
   5bf78:	mov	r0, r4
   5bf7c:	add	sp, sp, #36	; 0x24
   5bf80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5bf84:	ldr	r3, [pc, #720]	; 5c25c <fputs@plt+0x4b1b8>
   5bf88:	cmp	r7, #0
   5bf8c:	mov	r1, r4
   5bf90:	mov	r0, r5
   5bf94:	moveq	r7, r3
   5bf98:	bl	1be98 <fputs@plt+0xadf4>
   5bf9c:	mov	fp, #0
   5bfa0:	add	r6, sp, #24
   5bfa4:	b	5bfdc <fputs@plt+0x4af38>
   5bfa8:	add	r3, sp, #28
   5bfac:	mvn	r2, #0
   5bfb0:	str	r6, [sp]
   5bfb4:	mov	r1, r7
   5bfb8:	mov	r0, r5
   5bfbc:	str	fp, [sp, #28]
   5bfc0:	bl	6b1b4 <fputs@plt+0x5a110>
   5bfc4:	subs	r9, r0, #0
   5bfc8:	bne	5c228 <fputs@plt+0x4b184>
   5bfcc:	ldr	r2, [sp, #28]
   5bfd0:	cmp	r2, #0
   5bfd4:	bne	5bff0 <fputs@plt+0x4af4c>
   5bfd8:	ldr	r7, [sp, #24]
   5bfdc:	ldrb	r4, [r7]
   5bfe0:	cmp	r4, #0
   5bfe4:	bne	5bfa8 <fputs@plt+0x4af04>
   5bfe8:	mov	r9, r4
   5bfec:	b	5c184 <fputs@plt+0x4b0e0>
   5bff0:	ldrh	r7, [r2, #84]	; 0x54
   5bff4:	mov	r4, r9
   5bff8:	lsl	r2, r7, #3
   5bffc:	add	r3, r2, #1
   5c000:	str	r3, [sp, #16]
   5c004:	lsl	r3, r7, #2
   5c008:	str	r3, [sp, #8]
   5c00c:	mov	r3, r9
   5c010:	ldr	r0, [sp, #28]
   5c014:	str	r3, [sp, #20]
   5c018:	bl	5b3ac <fputs@plt+0x4a308>
   5c01c:	cmp	sl, #0
   5c020:	mov	r6, r0
   5c024:	ldr	r3, [sp, #20]
   5c028:	beq	5c21c <fputs@plt+0x4b178>
   5c02c:	cmp	r0, #100	; 0x64
   5c030:	beq	5c0ac <fputs@plt+0x4b008>
   5c034:	eor	r3, r3, #1
   5c038:	cmp	r0, #101	; 0x65
   5c03c:	movne	r3, #0
   5c040:	andeq	r3, r3, #1
   5c044:	cmp	r3, #0
   5c048:	beq	5c058 <fputs@plt+0x4afb4>
   5c04c:	ldr	r3, [r5, #24]
   5c050:	tst	r3, #256	; 0x100
   5c054:	bne	5c0b4 <fputs@plt+0x4b010>
   5c058:	ldr	r0, [sp, #28]
   5c05c:	bl	45e0c <fputs@plt+0x34d68>
   5c060:	ldr	r1, [sp, #24]
   5c064:	mov	r2, #0
   5c068:	mov	r9, r0
   5c06c:	str	r2, [sp, #28]
   5c070:	mov	r7, r1
   5c074:	ldr	r3, [pc, #484]	; 5c260 <fputs@plt+0x4b1bc>
   5c078:	add	r1, r1, #1
   5c07c:	ldrb	r2, [r7]
   5c080:	add	r2, r3, r2
   5c084:	ldrb	r2, [r2, #320]	; 0x140
   5c088:	ands	r6, r2, #1
   5c08c:	bne	5c070 <fputs@plt+0x4afcc>
   5c090:	mov	r1, r4
   5c094:	mov	r0, r5
   5c098:	bl	1b744 <fputs@plt+0xa6a0>
   5c09c:	cmp	r9, #0
   5c0a0:	beq	5bf9c <fputs@plt+0x4aef8>
   5c0a4:	mov	r4, r6
   5c0a8:	b	5c184 <fputs@plt+0x4b0e0>
   5c0ac:	cmp	r3, #0
   5c0b0:	bne	5c0e0 <fputs@plt+0x4b03c>
   5c0b4:	mov	r3, #0
   5c0b8:	mov	r0, r5
   5c0bc:	ldr	r2, [sp, #16]
   5c0c0:	bl	1d308 <fputs@plt+0xc264>
   5c0c4:	subs	r4, r0, #0
   5c0c8:	beq	5c230 <fputs@plt+0x4b18c>
   5c0cc:	mov	fp, #0
   5c0d0:	cmp	fp, r7
   5c0d4:	blt	5c134 <fputs@plt+0x4b090>
   5c0d8:	cmp	r6, #100	; 0x64
   5c0dc:	bne	5c0f4 <fputs@plt+0x4b050>
   5c0e0:	ldr	r3, [sp, #8]
   5c0e4:	mov	fp, #0
   5c0e8:	add	r9, r4, r3
   5c0ec:	cmp	fp, r7
   5c0f0:	blt	5c14c <fputs@plt+0x4b0a8>
   5c0f4:	mov	r3, r4
   5c0f8:	mov	r2, r9
   5c0fc:	ldr	r0, [sp, #12]
   5c100:	mov	r1, r7
   5c104:	blx	sl
   5c108:	cmp	r0, #0
   5c10c:	beq	5c218 <fputs@plt+0x4b174>
   5c110:	ldr	r0, [sp, #28]
   5c114:	mov	r9, #4
   5c118:	bl	45e0c <fputs@plt+0x34d68>
   5c11c:	mov	r3, #0
   5c120:	mov	r1, #4
   5c124:	mov	r0, r5
   5c128:	str	r3, [sp, #28]
   5c12c:	bl	1be98 <fputs@plt+0xadf4>
   5c130:	b	5c184 <fputs@plt+0x4b0e0>
   5c134:	mov	r1, fp
   5c138:	ldr	r0, [sp, #28]
   5c13c:	bl	238d8 <fputs@plt+0x12834>
   5c140:	str	r0, [r4, fp, lsl #2]
   5c144:	add	fp, fp, #1
   5c148:	b	5c0d0 <fputs@plt+0x4b02c>
   5c14c:	mov	r1, fp
   5c150:	ldr	r0, [sp, #28]
   5c154:	bl	2999c <fputs@plt+0x188f8>
   5c158:	cmp	r0, #0
   5c15c:	str	r0, [r9, fp, lsl #2]
   5c160:	bne	5c210 <fputs@plt+0x4b16c>
   5c164:	mov	r1, fp
   5c168:	ldr	r0, [sp, #28]
   5c16c:	bl	238a4 <fputs@plt+0x12800>
   5c170:	cmp	r0, #5
   5c174:	beq	5c210 <fputs@plt+0x4b16c>
   5c178:	mov	r0, r5
   5c17c:	mov	r9, #100	; 0x64
   5c180:	bl	179f4 <fputs@plt+0x6950>
   5c184:	ldr	r0, [sp, #28]
   5c188:	cmp	r0, #0
   5c18c:	beq	5c194 <fputs@plt+0x4b0f0>
   5c190:	bl	45e0c <fputs@plt+0x34d68>
   5c194:	mov	r1, r4
   5c198:	mov	r0, r5
   5c19c:	bl	1b744 <fputs@plt+0xa6a0>
   5c1a0:	mov	r1, r9
   5c1a4:	mov	r0, r5
   5c1a8:	bl	1becc <fputs@plt+0xae28>
   5c1ac:	adds	r3, r8, #0
   5c1b0:	mov	r4, r0
   5c1b4:	movne	r3, #1
   5c1b8:	cmp	r0, #0
   5c1bc:	moveq	r3, #0
   5c1c0:	cmp	r3, #0
   5c1c4:	beq	5c24c <fputs@plt+0x4b1a8>
   5c1c8:	mov	r0, r5
   5c1cc:	bl	46e80 <fputs@plt+0x35ddc>
   5c1d0:	bl	15c88 <fputs@plt+0x4be4>
   5c1d4:	add	r7, r0, #1
   5c1d8:	mov	r0, r7
   5c1dc:	asr	r1, r7, #31
   5c1e0:	bl	1c538 <fputs@plt+0xb494>
   5c1e4:	cmp	r0, #0
   5c1e8:	mov	r6, r0
   5c1ec:	str	r0, [r8]
   5c1f0:	beq	5c238 <fputs@plt+0x4b194>
   5c1f4:	mov	r0, r5
   5c1f8:	bl	46e80 <fputs@plt+0x35ddc>
   5c1fc:	mov	r1, r0
   5c200:	mov	r2, r7
   5c204:	mov	r0, r6
   5c208:	bl	10f18 <memcpy@plt>
   5c20c:	b	5bf78 <fputs@plt+0x4aed4>
   5c210:	add	fp, fp, #1
   5c214:	b	5c0ec <fputs@plt+0x4b048>
   5c218:	mov	r3, #1
   5c21c:	cmp	r6, #100	; 0x64
   5c220:	beq	5c010 <fputs@plt+0x4af6c>
   5c224:	b	5c058 <fputs@plt+0x4afb4>
   5c228:	mov	r4, #0
   5c22c:	b	5c184 <fputs@plt+0x4b0e0>
   5c230:	mov	r9, r6
   5c234:	b	5c184 <fputs@plt+0x4b0e0>
   5c238:	mov	r1, #7
   5c23c:	mov	r0, r5
   5c240:	bl	1be98 <fputs@plt+0xadf4>
   5c244:	mov	r4, #7
   5c248:	b	5bf78 <fputs@plt+0x4aed4>
   5c24c:	cmp	r8, #0
   5c250:	strne	r3, [r8]
   5c254:	b	5bf78 <fputs@plt+0x4aed4>
   5c258:	strdeq	r9, [r1], -lr
   5c25c:	strdeq	r7, [r7], -r9
   5c260:	muleq	r7, r0, r4
   5c264:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   5c268:	mov	r4, r0
   5c26c:	mov	r6, r1
   5c270:	ldr	r3, [r0, #16]
   5c274:	add	r3, r3, r1, lsl #4
   5c278:	ldr	r3, [r3, #12]
   5c27c:	ldr	r5, [r3, #32]
   5c280:	cmp	r5, #0
   5c284:	bne	5c2e0 <fputs@plt+0x4b23c>
   5c288:	ldr	r3, [r4, #16]
   5c28c:	mov	r0, r4
   5c290:	ldr	r1, [pc, #140]	; 5c324 <fputs@plt+0x4b280>
   5c294:	ldr	r2, [r3, r6, lsl #4]
   5c298:	str	r4, [sp, #8]
   5c29c:	str	r2, [sp, #12]
   5c2a0:	bl	14a3c <fputs@plt+0x3998>
   5c2a4:	cmp	r0, #0
   5c2a8:	moveq	r5, #1
   5c2ac:	beq	5c2d4 <fputs@plt+0x4b230>
   5c2b0:	ldr	r1, [pc, #112]	; 5c328 <fputs@plt+0x4b284>
   5c2b4:	mov	r0, r4
   5c2b8:	ldr	r2, [sp, #12]
   5c2bc:	bl	36660 <fputs@plt+0x255bc>
   5c2c0:	subs	r6, r0, #0
   5c2c4:	bne	5c2f0 <fputs@plt+0x4b24c>
   5c2c8:	mov	r0, r4
   5c2cc:	mov	r5, #7
   5c2d0:	bl	179f4 <fputs@plt+0x6950>
   5c2d4:	mov	r0, r5
   5c2d8:	add	sp, sp, #16
   5c2dc:	pop	{r4, r5, r6, pc}
   5c2e0:	ldr	r0, [r5, #8]
   5c2e4:	bl	16554 <fputs@plt+0x54b0>
   5c2e8:	ldr	r5, [r5]
   5c2ec:	b	5c280 <fputs@plt+0x4b1dc>
   5c2f0:	add	r3, sp, #8
   5c2f4:	ldr	r2, [pc, #48]	; 5c32c <fputs@plt+0x4b288>
   5c2f8:	mov	r1, r6
   5c2fc:	mov	r0, r4
   5c300:	str	r5, [sp]
   5c304:	bl	5bf3c <fputs@plt+0x4ae98>
   5c308:	mov	r5, r0
   5c30c:	mov	r1, r6
   5c310:	mov	r0, r4
   5c314:	bl	1b744 <fputs@plt+0xa6a0>
   5c318:	cmp	r5, #7
   5c31c:	bne	5c2d4 <fputs@plt+0x4b230>
   5c320:	b	5c2c8 <fputs@plt+0x4b224>
   5c324:	strdeq	r6, [r7], -r7
   5c328:	ldrdeq	r6, [r7], -fp
   5c32c:	andeq	r3, r2, r4, ror #24
   5c330:	ldr	r3, [pc, #764]	; 5c634 <fputs@plt+0x4b590>
   5c334:	cmp	r1, #1
   5c338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c33c:	sub	sp, sp, #76	; 0x4c
   5c340:	mov	r4, r0
   5c344:	mov	r6, r1
   5c348:	mov	r9, r2
   5c34c:	ldr	r8, [pc, #740]	; 5c638 <fputs@plt+0x4b594>
   5c350:	movne	r8, r3
   5c354:	ldr	r3, [pc, #736]	; 5c63c <fputs@plt+0x4b598>
   5c358:	str	r0, [sp, #36]	; 0x24
   5c35c:	add	r0, sp, #36	; 0x24
   5c360:	str	r2, [sp, #40]	; 0x28
   5c364:	add	r2, sp, #20
   5c368:	str	r1, [sp, #44]	; 0x2c
   5c36c:	mov	r1, #3
   5c370:	str	r3, [sp, #24]
   5c374:	ldr	r3, [pc, #708]	; 5c640 <fputs@plt+0x4b59c>
   5c378:	str	r8, [sp, #20]
   5c37c:	str	r3, [sp, #28]
   5c380:	mov	r3, #0
   5c384:	str	r3, [sp, #32]
   5c388:	str	r3, [sp, #48]	; 0x30
   5c38c:	bl	6b010 <fputs@plt+0x59f6c>
   5c390:	ldr	r5, [sp, #48]	; 0x30
   5c394:	cmp	r5, #0
   5c398:	bne	5c420 <fputs@plt+0x4b37c>
   5c39c:	ldr	r3, [r4, #16]
   5c3a0:	lsl	fp, r6, #4
   5c3a4:	add	r7, r3, fp
   5c3a8:	ldr	r0, [r7, #4]
   5c3ac:	cmp	r0, #0
   5c3b0:	bne	5c3d8 <fputs@plt+0x4b334>
   5c3b4:	cmp	r6, #1
   5c3b8:	bne	5c3cc <fputs@plt+0x4b328>
   5c3bc:	ldr	r2, [r3, #28]
   5c3c0:	ldrh	r3, [r2, #78]	; 0x4e
   5c3c4:	orr	r3, r3, #1
   5c3c8:	strh	r3, [r2, #78]	; 0x4e
   5c3cc:	mov	r0, r5
   5c3d0:	add	sp, sp, #76	; 0x4c
   5c3d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c3d8:	ldrd	r2, [r0]
   5c3dc:	str	r2, [r3, #4]
   5c3e0:	ldrb	r3, [r0, #8]
   5c3e4:	cmp	r3, #0
   5c3e8:	strne	r5, [sp, #8]
   5c3ec:	bne	5c43c <fputs@plt+0x4b398>
   5c3f0:	mov	r1, r5
   5c3f4:	bl	3dcd4 <fputs@plt+0x2cc30>
   5c3f8:	subs	sl, r0, #0
   5c3fc:	moveq	r3, #1
   5c400:	streq	r3, [sp, #8]
   5c404:	beq	5c43c <fputs@plt+0x4b398>
   5c408:	bl	1a16c <fputs@plt+0x90c8>
   5c40c:	mov	r2, r0
   5c410:	mov	r1, r4
   5c414:	mov	r0, r9
   5c418:	mov	r5, sl
   5c41c:	bl	1ddf8 <fputs@plt+0xcd54>
   5c420:	movw	r3, #3082	; 0xc0a
   5c424:	cmp	r5, r3
   5c428:	cmpne	r5, #7
   5c42c:	bne	5c3cc <fputs@plt+0x4b328>
   5c430:	mov	r0, r4
   5c434:	bl	179f4 <fputs@plt+0x6950>
   5c438:	b	5c3cc <fputs@plt+0x4b328>
   5c43c:	add	r3, sp, #52	; 0x34
   5c440:	mov	sl, #0
   5c444:	add	sl, sl, #1
   5c448:	mov	r2, r3
   5c44c:	ldr	r0, [r7, #4]
   5c450:	mov	r1, sl
   5c454:	str	r3, [sp, #12]
   5c458:	bl	1723c <fputs@plt+0x6198>
   5c45c:	ldr	r3, [sp, #12]
   5c460:	cmp	sl, #5
   5c464:	add	r3, r3, #4
   5c468:	bne	5c444 <fputs@plt+0x4b3a0>
   5c46c:	ldr	r3, [r7, #12]
   5c470:	ldr	r2, [sp, #52]	; 0x34
   5c474:	str	r2, [r3]
   5c478:	ldr	r3, [sp, #68]	; 0x44
   5c47c:	cmp	r3, #0
   5c480:	beq	5c538 <fputs@plt+0x4b494>
   5c484:	cmp	r6, #0
   5c488:	bne	5c500 <fputs@plt+0x4b45c>
   5c48c:	ands	r3, r3, #3
   5c490:	moveq	r3, #1
   5c494:	strb	r3, [r4, #66]	; 0x42
   5c498:	ldrb	r2, [r4, #66]	; 0x42
   5c49c:	ldr	r3, [r7, #12]
   5c4a0:	strb	r2, [r3, #77]	; 0x4d
   5c4a4:	ldr	r2, [r3, #80]	; 0x50
   5c4a8:	cmp	r2, #0
   5c4ac:	bne	5c4d0 <fputs@plt+0x4b42c>
   5c4b0:	ldr	r0, [sp, #60]	; 0x3c
   5c4b4:	bl	13050 <fputs@plt+0x1fac>
   5c4b8:	ldr	r1, [pc, #388]	; 5c644 <fputs@plt+0x4b5a0>
   5c4bc:	cmp	r0, #0
   5c4c0:	movne	r1, r0
   5c4c4:	ldr	r0, [r7, #4]
   5c4c8:	str	r1, [r3, #80]	; 0x50
   5c4cc:	bl	208a4 <fputs@plt+0xf800>
   5c4d0:	ldr	r3, [sp, #56]	; 0x38
   5c4d4:	ldr	r1, [r7, #12]
   5c4d8:	uxtb	r2, r3
   5c4dc:	cmp	r2, #0
   5c4e0:	strb	r2, [r1, #76]	; 0x4c
   5c4e4:	moveq	r2, #1
   5c4e8:	strbeq	r2, [r1, #76]	; 0x4c
   5c4ec:	beq	5c554 <fputs@plt+0x4b4b0>
   5c4f0:	cmp	r2, #4
   5c4f4:	bls	5c554 <fputs@plt+0x4b4b0>
   5c4f8:	ldr	r2, [pc, #328]	; 5c648 <fputs@plt+0x4b5a4>
   5c4fc:	b	5c510 <fputs@plt+0x4b46c>
   5c500:	ldrb	r2, [r4, #66]	; 0x42
   5c504:	cmp	r3, r2
   5c508:	ldrne	r2, [pc, #316]	; 5c64c <fputs@plt+0x4b5a8>
   5c50c:	beq	5c498 <fputs@plt+0x4b3f4>
   5c510:	mov	r1, r4
   5c514:	mov	r0, r9
   5c518:	mov	r5, #1
   5c51c:	bl	1ddf8 <fputs@plt+0xcd54>
   5c520:	ldr	r3, [sp, #8]
   5c524:	cmp	r3, #0
   5c528:	beq	5c420 <fputs@plt+0x4b37c>
   5c52c:	ldr	r0, [r7, #4]
   5c530:	bl	43a28 <fputs@plt+0x32984>
   5c534:	b	5c420 <fputs@plt+0x4b37c>
   5c538:	ldr	r3, [r4, #16]
   5c53c:	add	r3, r3, fp
   5c540:	ldr	r2, [r3, #12]
   5c544:	ldrh	r3, [r2, #78]	; 0x4e
   5c548:	orr	r3, r3, #4
   5c54c:	strh	r3, [r2, #78]	; 0x4e
   5c550:	b	5c498 <fputs@plt+0x4b3f4>
   5c554:	cmp	r3, #3
   5c558:	ldr	r2, [r4, #16]
   5c55c:	mov	r0, r4
   5c560:	movle	r3, #0
   5c564:	movgt	r3, #1
   5c568:	cmp	r6, #0
   5c56c:	ldr	r1, [pc, #220]	; 5c650 <fputs@plt+0x4b5ac>
   5c570:	movne	r3, #0
   5c574:	cmp	r3, #0
   5c578:	ldrne	r3, [r4, #24]
   5c57c:	ldr	r2, [r2, r6, lsl #4]
   5c580:	bicne	r3, r3, #32768	; 0x8000
   5c584:	strne	r3, [r4, #24]
   5c588:	mov	r3, r8
   5c58c:	bl	36660 <fputs@plt+0x255bc>
   5c590:	ldr	r8, [r4, #296]	; 0x128
   5c594:	mov	r3, #0
   5c598:	mov	r1, r0
   5c59c:	mov	r9, r0
   5c5a0:	mov	r0, r4
   5c5a4:	ldr	r2, [pc, #168]	; 5c654 <fputs@plt+0x4b5b0>
   5c5a8:	str	r3, [r4, #296]	; 0x128
   5c5ac:	str	r3, [sp]
   5c5b0:	add	r3, sp, #36	; 0x24
   5c5b4:	bl	5bf3c <fputs@plt+0x4ae98>
   5c5b8:	str	r8, [r4, #296]	; 0x128
   5c5bc:	subs	r8, r0, #0
   5c5c0:	mov	r1, r9
   5c5c4:	ldreq	r8, [sp, #48]	; 0x30
   5c5c8:	mov	r0, r4
   5c5cc:	bl	1b744 <fputs@plt+0xa6a0>
   5c5d0:	cmp	r8, #0
   5c5d4:	bne	5c5e4 <fputs@plt+0x4b540>
   5c5d8:	mov	r1, r6
   5c5dc:	mov	r0, r4
   5c5e0:	bl	5c264 <fputs@plt+0x4b1c0>
   5c5e4:	ldrb	r3, [r4, #69]	; 0x45
   5c5e8:	cmp	r3, #0
   5c5ec:	beq	5c610 <fputs@plt+0x4b56c>
   5c5f0:	mov	r0, r4
   5c5f4:	mov	r8, #7
   5c5f8:	bl	1ff60 <fputs@plt+0xeebc>
   5c5fc:	ldr	r3, [r4, #24]
   5c600:	tst	r3, #65536	; 0x10000
   5c604:	bne	5c618 <fputs@plt+0x4b574>
   5c608:	mov	r5, r8
   5c60c:	b	5c520 <fputs@plt+0x4b47c>
   5c610:	cmp	r8, #0
   5c614:	bne	5c5fc <fputs@plt+0x4b558>
   5c618:	ldr	r3, [r4, #16]
   5c61c:	add	fp, r3, fp
   5c620:	ldr	r2, [fp, #12]
   5c624:	ldrh	r3, [r2, #78]	; 0x4e
   5c628:	orr	r3, r3, #1
   5c62c:	strh	r3, [r2, #78]	; 0x4e
   5c630:	b	5c520 <fputs@plt+0x4b47c>
   5c634:	andeq	r6, r7, r5, asr #10
   5c638:	andeq	r6, r7, r2, lsr r5
   5c63c:	andeq	pc, r6, r6, lsl r3	; <UNPREDICTABLE>
   5c640:	andeq	r6, r7, r4, lsl #26
   5c644:			; <UNDEFINED> instruction: 0xfffff830
   5c648:	muleq	r7, r4, sp
   5c64c:	andeq	r6, r7, r0, asr sp
   5c650:	andeq	r6, r7, ip, lsr #27
   5c654:	andeq	fp, r6, r0, lsl r0
   5c658:	mov	r3, #1
   5c65c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5c660:	mov	r4, r0
   5c664:	mov	r8, r1
   5c668:	mov	r5, #0
   5c66c:	strb	r3, [r0, #149]	; 0x95
   5c670:	ldr	r3, [r0, #16]
   5c674:	ldr	r7, [r0, #24]
   5c678:	ldr	r3, [r3, #12]
   5c67c:	and	r7, r7, #2
   5c680:	ldrb	r3, [r3, #77]	; 0x4d
   5c684:	strb	r3, [r0, #66]	; 0x42
   5c688:	ldr	r3, [r4, #16]
   5c68c:	ldr	r2, [r4, #20]
   5c690:	cmp	r2, r5
   5c694:	bgt	5c6cc <fputs@plt+0x4b628>
   5c698:	ldr	r3, [r3, #28]
   5c69c:	ldrh	r3, [r3, #78]	; 0x4e
   5c6a0:	tst	r3, #1
   5c6a4:	movne	r6, #0
   5c6a8:	bne	5c718 <fputs@plt+0x4b674>
   5c6ac:	mov	r2, r8
   5c6b0:	mov	r1, #1
   5c6b4:	mov	r0, r4
   5c6b8:	bl	5c330 <fputs@plt+0x4b28c>
   5c6bc:	subs	r6, r0, #0
   5c6c0:	beq	5c718 <fputs@plt+0x4b674>
   5c6c4:	mov	r1, #1
   5c6c8:	b	5c710 <fputs@plt+0x4b66c>
   5c6cc:	add	r3, r3, r5, lsl #4
   5c6d0:	add	r9, r5, #1
   5c6d4:	ldr	r3, [r3, #12]
   5c6d8:	ldrh	r3, [r3, #78]	; 0x4e
   5c6dc:	cmp	r5, #1
   5c6e0:	orreq	r3, r3, #1
   5c6e4:	tst	r3, #1
   5c6e8:	beq	5c6f4 <fputs@plt+0x4b650>
   5c6ec:	mov	r5, r9
   5c6f0:	b	5c688 <fputs@plt+0x4b5e4>
   5c6f4:	mov	r2, r8
   5c6f8:	mov	r1, r5
   5c6fc:	mov	r0, r4
   5c700:	bl	5c330 <fputs@plt+0x4b28c>
   5c704:	subs	r6, r0, #0
   5c708:	beq	5c6ec <fputs@plt+0x4b648>
   5c70c:	mov	r1, r5
   5c710:	mov	r0, r4
   5c714:	bl	1ffbc <fputs@plt+0xef18>
   5c718:	mov	r3, #0
   5c71c:	mov	r0, r6
   5c720:	strb	r3, [r4, #149]	; 0x95
   5c724:	orrs	r3, r7, r6
   5c728:	ldreq	r3, [r4, #24]
   5c72c:	biceq	r3, r3, #2
   5c730:	streq	r3, [r4, #24]
   5c734:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5c738:	push	{r4, lr}
   5c73c:	mov	r4, r0
   5c740:	ldr	r0, [r0]
   5c744:	ldrb	r3, [r0, #149]	; 0x95
   5c748:	cmp	r3, #0
   5c74c:	bne	5c770 <fputs@plt+0x4b6cc>
   5c750:	add	r1, r4, #4
   5c754:	bl	5c658 <fputs@plt+0x4b5b4>
   5c758:	cmp	r0, #0
   5c75c:	ldrne	r3, [r4, #68]	; 0x44
   5c760:	strne	r0, [r4, #12]
   5c764:	addne	r3, r3, #1
   5c768:	strne	r3, [r4, #68]	; 0x44
   5c76c:	pop	{r4, pc}
   5c770:	mov	r0, #0
   5c774:	pop	{r4, pc}
   5c778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c77c:	mov	r8, r3
   5c780:	sub	sp, sp, #36	; 0x24
   5c784:	mov	r4, r0
   5c788:	mov	r9, r1
   5c78c:	mov	r7, r2
   5c790:	ldr	r5, [r0]
   5c794:	ldrb	r3, [r5, #149]	; 0x95
   5c798:	cmp	r3, #0
   5c79c:	beq	5c884 <fputs@plt+0x4b7e0>
   5c7a0:	ldr	r3, [r5, #144]	; 0x90
   5c7a4:	cmp	r3, #1
   5c7a8:	bne	5c884 <fputs@plt+0x4b7e0>
   5c7ac:	ldrb	r6, [r5, #148]	; 0x94
   5c7b0:	mov	r0, r5
   5c7b4:	ldr	r3, [pc, #1064]	; 5cbe4 <fputs@plt+0x4bb40>
   5c7b8:	ldr	r1, [pc, #1064]	; 5cbe8 <fputs@plt+0x4bb44>
   5c7bc:	cmp	r6, #1
   5c7c0:	movne	r1, r3
   5c7c4:	bl	1db50 <fputs@plt+0xcaac>
   5c7c8:	mov	r7, r0
   5c7cc:	str	r9, [sp, #28]
   5c7d0:	ldr	r2, [sp, #28]
   5c7d4:	add	r3, r4, #500	; 0x1f4
   5c7d8:	cmp	r7, #0
   5c7dc:	ldm	r2, {r0, r1}
   5c7e0:	stm	r3, {r0, r1}
   5c7e4:	beq	5c8c8 <fputs@plt+0x4b824>
   5c7e8:	mov	r1, r7
   5c7ec:	mov	r0, r4
   5c7f0:	bl	2f468 <fputs@plt+0x1e3c4>
   5c7f4:	subs	r3, r0, #0
   5c7f8:	bne	5c914 <fputs@plt+0x4b870>
   5c7fc:	ldrb	r2, [r5, #148]	; 0x94
   5c800:	mov	r0, r4
   5c804:	lsl	r9, r6, #4
   5c808:	ldr	r1, [pc, #984]	; 5cbe8 <fputs@plt+0x4bb44>
   5c80c:	cmp	r2, #1
   5c810:	ldr	r2, [r5, #16]
   5c814:	moveq	r8, #1
   5c818:	cmp	r8, #1
   5c81c:	ldr	sl, [r2, r6, lsl #4]
   5c820:	ldr	r2, [pc, #956]	; 5cbe4 <fputs@plt+0x4bb40>
   5c824:	moveq	r2, r1
   5c828:	mov	r1, #18
   5c82c:	str	sl, [sp]
   5c830:	bl	2f298 <fputs@plt+0x1e1f4>
   5c834:	cmp	r0, #0
   5c838:	bne	5c914 <fputs@plt+0x4b870>
   5c83c:	ldr	r3, [sp, #76]	; 0x4c
   5c840:	cmp	r3, #0
   5c844:	beq	5c8e4 <fputs@plt+0x4b840>
   5c848:	ldrb	r3, [r4, #454]	; 0x1c6
   5c84c:	cmp	r3, #0
   5c850:	beq	5c924 <fputs@plt+0x4b880>
   5c854:	mov	r2, #72	; 0x48
   5c858:	mov	r3, #0
   5c85c:	mov	r0, r5
   5c860:	bl	1d308 <fputs@plt+0xc264>
   5c864:	subs	r8, r0, #0
   5c868:	bne	5c9a4 <fputs@plt+0x4b900>
   5c86c:	mov	r3, #7
   5c870:	str	r3, [r4, #12]
   5c874:	ldr	r3, [r4, #68]	; 0x44
   5c878:	add	r3, r3, #1
   5c87c:	str	r3, [r4, #68]	; 0x44
   5c880:	b	5c914 <fputs@plt+0x4b870>
   5c884:	add	r3, sp, #28
   5c888:	mov	r2, r7
   5c88c:	mov	r1, r9
   5c890:	mov	r0, r4
   5c894:	bl	2f3d4 <fputs@plt+0x1e330>
   5c898:	subs	r6, r0, #0
   5c89c:	blt	5c8c8 <fputs@plt+0x4b824>
   5c8a0:	cmp	r8, #0
   5c8a4:	beq	5c8d0 <fputs@plt+0x4b82c>
   5c8a8:	ldr	r3, [r7, #4]
   5c8ac:	cmp	r3, #0
   5c8b0:	cmpne	r6, #1
   5c8b4:	moveq	r6, #1
   5c8b8:	beq	5c8d0 <fputs@plt+0x4b82c>
   5c8bc:	ldr	r1, [pc, #808]	; 5cbec <fputs@plt+0x4bb48>
   5c8c0:	mov	r0, r4
   5c8c4:	bl	2f1dc <fputs@plt+0x1e138>
   5c8c8:	add	sp, sp, #36	; 0x24
   5c8cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c8d0:	mov	r0, r5
   5c8d4:	ldr	r1, [sp, #28]
   5c8d8:	bl	1c908 <fputs@plt+0xb864>
   5c8dc:	mov	r7, r0
   5c8e0:	b	5c7d0 <fputs@plt+0x4b72c>
   5c8e4:	ldr	r3, [pc, #772]	; 5cbf0 <fputs@plt+0x4bb4c>
   5c8e8:	mov	r0, r4
   5c8ec:	str	sl, [sp]
   5c8f0:	ldr	r2, [sp, #72]	; 0x48
   5c8f4:	add	r3, r3, r2, lsl #1
   5c8f8:	mov	r2, r7
   5c8fc:	add	r8, r3, r8
   5c900:	ldr	r3, [sp, #76]	; 0x4c
   5c904:	ldrb	r1, [r8, #-3492]	; 0xfffff25c
   5c908:	bl	2f298 <fputs@plt+0x1e1f4>
   5c90c:	cmp	r0, #0
   5c910:	beq	5c848 <fputs@plt+0x4b7a4>
   5c914:	mov	r1, r7
   5c918:	mov	r0, r5
   5c91c:	bl	1b744 <fputs@plt+0xa6a0>
   5c920:	b	5c8c8 <fputs@plt+0x4b824>
   5c924:	ldr	r3, [r5, #16]
   5c928:	mov	r0, r4
   5c92c:	ldr	r8, [r3, r9]
   5c930:	bl	5c738 <fputs@plt+0x4b694>
   5c934:	cmp	r0, #0
   5c938:	bne	5c914 <fputs@plt+0x4b870>
   5c93c:	mov	r2, r8
   5c940:	mov	r1, r7
   5c944:	mov	r0, r5
   5c948:	bl	14a3c <fputs@plt+0x3998>
   5c94c:	cmp	r0, #0
   5c950:	beq	5c978 <fputs@plt+0x4b8d4>
   5c954:	ldr	r3, [sp, #80]	; 0x50
   5c958:	cmp	r3, #0
   5c95c:	ldreq	r1, [pc, #656]	; 5cbf4 <fputs@plt+0x4bb50>
   5c960:	ldreq	r2, [sp, #28]
   5c964:	beq	5c998 <fputs@plt+0x4b8f4>
   5c968:	mov	r1, r6
   5c96c:	mov	r0, r4
   5c970:	bl	48f58 <fputs@plt+0x37eb4>
   5c974:	b	5c914 <fputs@plt+0x4b870>
   5c978:	mov	r2, r8
   5c97c:	mov	r1, r7
   5c980:	mov	r0, r5
   5c984:	bl	14ab8 <fputs@plt+0x3a14>
   5c988:	cmp	r0, #0
   5c98c:	beq	5c854 <fputs@plt+0x4b7b0>
   5c990:	ldr	r1, [pc, #608]	; 5cbf8 <fputs@plt+0x4bb54>
   5c994:	mov	r2, r7
   5c998:	mov	r0, r4
   5c99c:	bl	2f1dc <fputs@plt+0x1e138>
   5c9a0:	b	5c914 <fputs@plt+0x4b870>
   5c9a4:	mvn	r3, #0
   5c9a8:	str	r7, [r8]
   5c9ac:	strh	r3, [r8, #32]
   5c9b0:	ldr	r3, [r5, #16]
   5c9b4:	add	r9, r3, r9
   5c9b8:	ldr	r3, [pc, #572]	; 5cbfc <fputs@plt+0x4bb58>
   5c9bc:	ldr	r9, [r9, #12]
   5c9c0:	str	r3, [r8, #36]	; 0x24
   5c9c4:	str	r9, [r8, #64]	; 0x40
   5c9c8:	ldrb	r3, [r4, #18]
   5c9cc:	str	r8, [r4, #488]	; 0x1e8
   5c9d0:	cmp	r3, #0
   5c9d4:	bne	5c9ec <fputs@plt+0x4b948>
   5c9d8:	ldr	r1, [pc, #544]	; 5cc00 <fputs@plt+0x4bb5c>
   5c9dc:	mov	r0, r7
   5c9e0:	bl	11080 <strcmp@plt>
   5c9e4:	cmp	r0, #0
   5c9e8:	streq	r8, [r9, #72]	; 0x48
   5c9ec:	ldrb	r3, [r5, #149]	; 0x95
   5c9f0:	cmp	r3, #0
   5c9f4:	bne	5c8c8 <fputs@plt+0x4b824>
   5c9f8:	mov	r0, r4
   5c9fc:	bl	265dc <fputs@plt+0x15538>
   5ca00:	subs	r7, r0, #0
   5ca04:	beq	5c8c8 <fputs@plt+0x4b824>
   5ca08:	mov	r2, r6
   5ca0c:	mov	r1, #1
   5ca10:	mov	r0, r4
   5ca14:	bl	48fa8 <fputs@plt+0x37f04>
   5ca18:	ldr	r3, [sp, #76]	; 0x4c
   5ca1c:	cmp	r3, #0
   5ca20:	beq	5ca30 <fputs@plt+0x4b98c>
   5ca24:	mov	r1, #149	; 0x95
   5ca28:	mov	r0, r7
   5ca2c:	bl	265c0 <fputs@plt+0x1551c>
   5ca30:	ldr	r8, [r4, #76]	; 0x4c
   5ca34:	mov	fp, #2
   5ca38:	mov	r2, r6
   5ca3c:	mov	r1, #51	; 0x33
   5ca40:	mov	r0, r7
   5ca44:	add	sl, r8, #2
   5ca48:	add	r9, r8, #1
   5ca4c:	add	r8, r8, #3
   5ca50:	mov	r3, r8
   5ca54:	str	r8, [r4, #76]	; 0x4c
   5ca58:	str	r9, [r4, #392]	; 0x188
   5ca5c:	str	sl, [r4, #396]	; 0x18c
   5ca60:	str	fp, [sp]
   5ca64:	bl	2654c <fputs@plt+0x154a8>
   5ca68:	mov	r1, r6
   5ca6c:	mov	r0, r7
   5ca70:	bl	145ac <fputs@plt+0x3508>
   5ca74:	mov	r2, r8
   5ca78:	mov	r1, #45	; 0x2d
   5ca7c:	bl	26a50 <fputs@plt+0x159ac>
   5ca80:	ldr	r3, [r5, #24]
   5ca84:	mov	r2, r6
   5ca88:	mov	r1, #52	; 0x34
   5ca8c:	str	r0, [sp, #20]
   5ca90:	mov	r0, r7
   5ca94:	tst	r3, #32768	; 0x8000
   5ca98:	movne	r3, #1
   5ca9c:	moveq	r3, #4
   5caa0:	str	r3, [sp]
   5caa4:	mov	r3, fp
   5caa8:	bl	2654c <fputs@plt+0x154a8>
   5caac:	ldrb	r3, [r5, #66]	; 0x42
   5cab0:	mov	r2, r6
   5cab4:	mov	r1, #52	; 0x34
   5cab8:	mov	r0, r7
   5cabc:	str	r3, [sp]
   5cac0:	mov	r3, #5
   5cac4:	bl	2654c <fputs@plt+0x154a8>
   5cac8:	mov	r0, r7
   5cacc:	ldr	r1, [sp, #20]
   5cad0:	bl	1b664 <fputs@plt+0xa5c0>
   5cad4:	ldrd	r2, [sp, #72]	; 0x48
   5cad8:	orrs	r3, r3, r2
   5cadc:	mov	r3, sl
   5cae0:	beq	5cbcc <fputs@plt+0x4bb28>
   5cae4:	mov	r2, #0
   5cae8:	mov	r1, #22
   5caec:	mov	r0, r7
   5caf0:	bl	26ab4 <fputs@plt+0x15a10>
   5caf4:	mov	r0, r4
   5caf8:	bl	265dc <fputs@plt+0x15538>
   5cafc:	ldr	r2, [pc, #224]	; 5cbe4 <fputs@plt+0x4bb40>
   5cb00:	cmp	r6, #1
   5cb04:	mov	r5, r0
   5cb08:	mov	r1, r6
   5cb0c:	mov	r0, r4
   5cb10:	ldr	r3, [pc, #208]	; 5cbe8 <fputs@plt+0x4bb44>
   5cb14:	movne	r3, r2
   5cb18:	str	r3, [sp]
   5cb1c:	mov	r3, #1
   5cb20:	mov	r2, r3
   5cb24:	bl	26384 <fputs@plt+0x152e0>
   5cb28:	mov	r3, #5
   5cb2c:	mov	r2, #0
   5cb30:	str	r6, [sp]
   5cb34:	mov	r1, #55	; 0x37
   5cb38:	mov	r0, r5
   5cb3c:	str	r3, [sp, #4]
   5cb40:	mov	r3, #1
   5cb44:	bl	26634 <fputs@plt+0x15590>
   5cb48:	ldr	r3, [r4, #72]	; 0x48
   5cb4c:	mov	r2, #0
   5cb50:	mov	r1, #74	; 0x4a
   5cb54:	mov	r0, r7
   5cb58:	cmp	r3, #0
   5cb5c:	moveq	r3, #1
   5cb60:	streq	r3, [r4, #72]	; 0x48
   5cb64:	mov	r3, r9
   5cb68:	mov	r4, #0
   5cb6c:	bl	26ab4 <fputs@plt+0x15a10>
   5cb70:	mvn	r3, #1
   5cb74:	mov	r2, #6
   5cb78:	str	r4, [sp]
   5cb7c:	mov	r1, #27
   5cb80:	mov	r0, r7
   5cb84:	str	r3, [sp, #8]
   5cb88:	ldr	r3, [pc, #116]	; 5cc04 <fputs@plt+0x4bb60>
   5cb8c:	str	r3, [sp, #4]
   5cb90:	mov	r3, r8
   5cb94:	bl	2666c <fputs@plt+0x155c8>
   5cb98:	mov	r3, r8
   5cb9c:	mov	r2, r4
   5cba0:	str	r9, [sp]
   5cba4:	mov	r1, #75	; 0x4b
   5cba8:	mov	r0, r7
   5cbac:	bl	2654c <fputs@plt+0x154a8>
   5cbb0:	mov	r0, r7
   5cbb4:	mov	r1, #8
   5cbb8:	bl	18814 <fputs@plt+0x7770>
   5cbbc:	mov	r1, #61	; 0x3d
   5cbc0:	mov	r0, r7
   5cbc4:	bl	265c0 <fputs@plt+0x1551c>
   5cbc8:	b	5c8c8 <fputs@plt+0x4b824>
   5cbcc:	mov	r2, r6
   5cbd0:	mov	r1, #122	; 0x7a
   5cbd4:	mov	r0, r7
   5cbd8:	bl	26ab4 <fputs@plt+0x15a10>
   5cbdc:	str	r0, [r4, #424]	; 0x1a8
   5cbe0:	b	5caf4 <fputs@plt+0x4ba50>
   5cbe4:	andeq	r6, r7, r5, asr #10
   5cbe8:	andeq	r6, r7, r2, lsr r5
   5cbec:	andeq	r6, r7, r3, ror #27
   5cbf0:	andeq	r3, r7, r8, lsl #9
   5cbf4:	andeq	r6, r7, ip, lsl #28
   5cbf8:	andeq	r6, r7, r4, lsr #28
   5cbfc:	sbceq	r0, r8, r1
   5cc00:	andeq	r6, r7, r7, asr #28
   5cc04:	andeq	r2, r7, r8, ror #13
   5cc08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5cc0c:	sub	sp, sp, #28
   5cc10:	mov	r7, r0
   5cc14:	mov	r4, r1
   5cc18:	mov	r9, r2
   5cc1c:	mov	sl, r3
   5cc20:	bl	5c738 <fputs@plt+0x4b694>
   5cc24:	cmp	r0, #0
   5cc28:	movne	r8, #0
   5cc2c:	bne	5cca0 <fputs@plt+0x4bbfc>
   5cc30:	mov	r2, sl
   5cc34:	mov	r1, r9
   5cc38:	ldr	r0, [r7]
   5cc3c:	bl	14a3c <fputs@plt+0x3998>
   5cc40:	subs	r8, r0, #0
   5cc44:	bne	5cca0 <fputs@plt+0x4bbfc>
   5cc48:	ldr	r3, [pc, #456]	; 5ce18 <fputs@plt+0x4bd74>
   5cc4c:	cmp	r4, #0
   5cc50:	mov	r1, sl
   5cc54:	ldr	r4, [r7]
   5cc58:	ldr	r2, [pc, #444]	; 5ce1c <fputs@plt+0x4bd78>
   5cc5c:	moveq	r2, r3
   5cc60:	mov	r0, r4
   5cc64:	str	r2, [sp, #8]
   5cc68:	bl	14b34 <fputs@plt+0x3a90>
   5cc6c:	cmp	r0, #0
   5cc70:	bgt	5cdd4 <fputs@plt+0x4bd30>
   5cc74:	mov	r1, r9
   5cc78:	add	r0, r4, #320	; 0x140
   5cc7c:	bl	131d8 <fputs@plt+0x2134>
   5cc80:	subs	r6, r0, #0
   5cc84:	beq	5cdd4 <fputs@plt+0x4bd30>
   5cc88:	ldr	fp, [r6]
   5cc8c:	str	r8, [sp, #20]
   5cc90:	ldr	r3, [r6, #16]
   5cc94:	cmp	r3, #0
   5cc98:	beq	5ccac <fputs@plt+0x4bc08>
   5cc9c:	ldr	r8, [r6, #16]
   5cca0:	mov	r0, r8
   5cca4:	add	sp, sp, #28
   5cca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ccac:	ldr	r3, [fp, #4]
   5ccb0:	cmp	r3, #0
   5ccb4:	beq	5ccc4 <fputs@plt+0x4bc20>
   5ccb8:	ldr	r2, [fp, #8]
   5ccbc:	cmp	r3, r2
   5ccc0:	bne	5cdd4 <fputs@plt+0x4bd30>
   5ccc4:	ldr	r5, [r7]
   5ccc8:	ldr	r0, [r6, #4]
   5cccc:	bl	15c88 <fputs@plt+0x4be4>
   5ccd0:	mov	r1, r0
   5ccd4:	add	r2, r0, #73	; 0x49
   5ccd8:	mov	r3, #0
   5ccdc:	mov	r0, r5
   5cce0:	str	r1, [sp, #12]
   5cce4:	bl	1d308 <fputs@plt+0xc264>
   5cce8:	subs	r4, r0, #0
   5ccec:	beq	5cdd4 <fputs@plt+0x4bd30>
   5ccf0:	ldr	r1, [sp, #12]
   5ccf4:	add	r3, r4, #72	; 0x48
   5ccf8:	mov	r0, r3
   5ccfc:	str	r4, [r6, #16]
   5cd00:	add	r2, r1, #1
   5cd04:	ldr	r1, [r6, #4]
   5cd08:	str	r3, [r4]
   5cd0c:	bl	10f18 <memcpy@plt>
   5cd10:	mov	r2, #1
   5cd14:	mov	r1, r0
   5cd18:	mov	r0, r5
   5cd1c:	strh	r2, [r4, #36]	; 0x24
   5cd20:	ldr	r2, [r5, #16]
   5cd24:	ldr	r2, [r2, #12]
   5cd28:	str	r2, [r4, #64]	; 0x40
   5cd2c:	ldrb	r2, [r4, #42]	; 0x2a
   5cd30:	orr	r2, r2, #16
   5cd34:	strb	r2, [r4, #42]	; 0x2a
   5cd38:	mov	r2, #0
   5cd3c:	str	r2, [r4, #48]	; 0x30
   5cd40:	mvn	r2, #0
   5cd44:	strh	r2, [r4, #32]
   5cd48:	bl	1db50 <fputs@plt+0xcaac>
   5cd4c:	mov	r2, r0
   5cd50:	mov	r1, r4
   5cd54:	mov	r0, r5
   5cd58:	bl	27758 <fputs@plt+0x166b4>
   5cd5c:	mov	r2, #0
   5cd60:	mov	r1, r4
   5cd64:	mov	r0, r5
   5cd68:	bl	27758 <fputs@plt+0x166b4>
   5cd6c:	mov	r0, r5
   5cd70:	ldr	r1, [r4]
   5cd74:	bl	1db50 <fputs@plt+0xcaac>
   5cd78:	mov	r2, r0
   5cd7c:	mov	r1, r4
   5cd80:	mov	r0, r5
   5cd84:	bl	27758 <fputs@plt+0x166b4>
   5cd88:	add	r3, sp, #20
   5cd8c:	mov	r2, r6
   5cd90:	mov	r1, r4
   5cd94:	mov	r0, r5
   5cd98:	str	r3, [sp]
   5cd9c:	ldr	r3, [fp, #8]
   5cda0:	bl	3673c <fputs@plt+0x25698>
   5cda4:	cmp	r0, #0
   5cda8:	beq	5cc9c <fputs@plt+0x4bbf8>
   5cdac:	ldr	r1, [pc, #108]	; 5ce20 <fputs@plt+0x4bd7c>
   5cdb0:	mov	r0, r7
   5cdb4:	ldr	r2, [sp, #20]
   5cdb8:	bl	2f1dc <fputs@plt+0x1e138>
   5cdbc:	mov	r0, r5
   5cdc0:	ldr	r1, [sp, #20]
   5cdc4:	bl	1b744 <fputs@plt+0xa6a0>
   5cdc8:	add	r1, r6, #16
   5cdcc:	mov	r0, r5
   5cdd0:	bl	1f6a8 <fputs@plt+0xe604>
   5cdd4:	cmp	sl, #0
   5cdd8:	beq	5ce00 <fputs@plt+0x4bd5c>
   5cddc:	mov	r3, sl
   5cde0:	ldr	r1, [pc, #60]	; 5ce24 <fputs@plt+0x4bd80>
   5cde4:	mov	r0, r7
   5cde8:	str	r9, [sp]
   5cdec:	ldr	r2, [sp, #8]
   5cdf0:	bl	2f1dc <fputs@plt+0x1e138>
   5cdf4:	mov	r3, #1
   5cdf8:	strb	r3, [r7, #17]
   5cdfc:	b	5cca0 <fputs@plt+0x4bbfc>
   5ce00:	mov	r3, r9
   5ce04:	ldr	r1, [pc, #28]	; 5ce28 <fputs@plt+0x4bd84>
   5ce08:	mov	r0, r7
   5ce0c:	ldr	r2, [sp, #8]
   5ce10:	bl	2f1dc <fputs@plt+0x1e138>
   5ce14:	b	5cdf4 <fputs@plt+0x4bd50>
   5ce18:	andeq	r6, r7, r4, ror #28
   5ce1c:	andeq	r6, r7, r7, asr lr
   5ce20:	andeq	r4, r7, r6, lsr pc
   5ce24:	andeq	r5, r7, ip, lsr #17
   5ce28:			; <UNDEFINED> instruction: 0x000758b6
   5ce2c:	push	{r4, r5, r6, r7, r8, lr}
   5ce30:	mov	r7, r1
   5ce34:	mov	r5, r0
   5ce38:	mov	r4, r2
   5ce3c:	ldr	r1, [r2]
   5ce40:	cmp	r1, #0
   5ce44:	ldreq	r3, [r2, #4]
   5ce48:	beq	5ce60 <fputs@plt+0x4bdbc>
   5ce4c:	ldr	r6, [r0]
   5ce50:	mov	r0, r6
   5ce54:	bl	19670 <fputs@plt+0x85cc>
   5ce58:	ldr	r3, [r6, #16]
   5ce5c:	ldr	r3, [r3, r0, lsl #4]
   5ce60:	mov	r1, r7
   5ce64:	mov	r0, r5
   5ce68:	ldr	r2, [r4, #8]
   5ce6c:	pop	{r4, r5, r6, r7, r8, lr}
   5ce70:	b	5cc08 <fputs@plt+0x4bb64>
   5ce74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ce78:	sub	sp, sp, #92	; 0x5c
   5ce7c:	ldr	sl, [r0]
   5ce80:	ldr	r3, [sl]
   5ce84:	str	r3, [sp, #20]
   5ce88:	ldr	r3, [r1, #8]
   5ce8c:	orr	r2, r3, #32
   5ce90:	str	r2, [r1, #8]
   5ce94:	ldr	r2, [sp, #20]
   5ce98:	ldrb	r2, [r2, #69]	; 0x45
   5ce9c:	cmp	r2, #0
   5cea0:	beq	5ceb8 <fputs@plt+0x4be14>
   5cea4:	mov	r3, #2
   5cea8:	str	r3, [sp, #24]
   5ceac:	ldr	r0, [sp, #24]
   5ceb0:	add	sp, sp, #92	; 0x5c
   5ceb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ceb8:	ldr	r2, [r1, #28]
   5cebc:	cmp	r2, #0
   5cec0:	str	r2, [sp, #32]
   5cec4:	beq	5da50 <fputs@plt+0x4c9ac>
   5cec8:	ands	r3, r3, #32
   5cecc:	str	r3, [sp, #24]
   5ced0:	bne	5da50 <fputs@plt+0x4c9ac>
   5ced4:	ldr	r3, [r1]
   5ced8:	ldr	r2, [r0, #12]
   5cedc:	str	r3, [sp, #56]	; 0x38
   5cee0:	ldr	r3, [pc, #3232]	; 5db88 <fputs@plt+0x4cae4>
   5cee4:	cmp	r2, r3
   5cee8:	moveq	r3, r1
   5ceec:	beq	5cfb8 <fputs@plt+0x4bf14>
   5cef0:	str	r1, [sp, #28]
   5cef4:	str	r0, [sp, #40]	; 0x28
   5cef8:	mov	r0, sl
   5cefc:	ldr	r1, [sp, #32]
   5cf00:	bl	14f70 <fputs@plt+0x3ecc>
   5cf04:	ldr	r3, [sp, #32]
   5cf08:	add	r3, r3, #8
   5cf0c:	mov	r4, r3
   5cf10:	str	r3, [sp, #72]	; 0x48
   5cf14:	mov	r3, #0
   5cf18:	str	r3, [sp, #44]	; 0x2c
   5cf1c:	ldr	r3, [sp, #32]
   5cf20:	ldr	r2, [sp, #44]	; 0x2c
   5cf24:	ldr	r3, [r3]
   5cf28:	cmp	r3, r2
   5cf2c:	bgt	5cfdc <fputs@plt+0x4bf38>
   5cf30:	ldr	r3, [sp, #20]
   5cf34:	ldrb	r3, [r3, #69]	; 0x45
   5cf38:	cmp	r3, #0
   5cf3c:	bne	5cea4 <fputs@plt+0x4be00>
   5cf40:	ldr	r2, [sp, #28]
   5cf44:	mov	fp, #1
   5cf48:	str	r3, [sp, #40]	; 0x28
   5cf4c:	ldr	r5, [r2, #28]
   5cf50:	add	r3, r5, #24
   5cf54:	add	r4, r5, #8
   5cf58:	str	r3, [sp, #48]	; 0x30
   5cf5c:	ldr	r3, [r5]
   5cf60:	ldr	r2, [sp, #40]	; 0x28
   5cf64:	sub	r3, r3, #1
   5cf68:	cmp	r2, r3
   5cf6c:	blt	5d470 <fputs@plt+0x4c3cc>
   5cf70:	ldr	r3, [sp, #56]	; 0x38
   5cf74:	mov	ip, #20
   5cf78:	ldr	r0, [r3]
   5cf7c:	mov	r3, #0
   5cf80:	cmp	r0, r3
   5cf84:	bgt	5d634 <fputs@plt+0x4c590>
   5cf88:	ldr	r3, [sp, #28]
   5cf8c:	ldr	r3, [r3]
   5cf90:	cmp	r3, #0
   5cf94:	beq	5ceac <fputs@plt+0x4be08>
   5cf98:	ldr	r2, [r3]
   5cf9c:	ldr	r3, [sp, #20]
   5cfa0:	ldr	r3, [r3, #100]	; 0x64
   5cfa4:	cmp	r2, r3
   5cfa8:	ble	5ceac <fputs@plt+0x4be08>
   5cfac:	ldr	r1, [pc, #3032]	; 5db8c <fputs@plt+0x4cae8>
   5cfb0:	b	5d5f0 <fputs@plt+0x4c54c>
   5cfb4:	mov	r3, r2
   5cfb8:	ldr	r2, [r3, #52]	; 0x34
   5cfbc:	cmp	r2, #0
   5cfc0:	bne	5cfb4 <fputs@plt+0x4bf10>
   5cfc4:	ldr	r3, [r3, #64]	; 0x40
   5cfc8:	cmp	r3, #0
   5cfcc:	ldrne	r2, [sl, #536]	; 0x218
   5cfd0:	strne	r2, [r3, #4]
   5cfd4:	strne	r3, [sl, #536]	; 0x218
   5cfd8:	b	5cef0 <fputs@plt+0x4be4c>
   5cfdc:	ldrb	fp, [r4, #37]	; 0x25
   5cfe0:	tst	fp, #32
   5cfe4:	beq	5cffc <fputs@plt+0x4bf58>
   5cfe8:	ldr	r3, [sp, #44]	; 0x2c
   5cfec:	add	r4, r4, #72	; 0x48
   5cff0:	add	r3, r3, #1
   5cff4:	str	r3, [sp, #44]	; 0x2c
   5cff8:	b	5cf1c <fputs@plt+0x4be78>
   5cffc:	ldr	r3, [r4, #4]
   5d000:	cmp	r3, #0
   5d004:	bne	5d020 <fputs@plt+0x4bf7c>
   5d008:	ldr	r5, [r4, #8]
   5d00c:	cmp	r5, #0
   5d010:	ldrne	r3, [sp, #40]	; 0x28
   5d014:	ldrne	r7, [r3]
   5d018:	ldrne	r6, [r7, #536]	; 0x218
   5d01c:	bne	5d148 <fputs@plt+0x4c0a4>
   5d020:	ldr	r6, [r4, #16]
   5d024:	cmp	r6, #0
   5d028:	bne	5d0c8 <fputs@plt+0x4c024>
   5d02c:	ldr	r3, [r4, #8]
   5d030:	cmp	r3, #0
   5d034:	bne	5d3a8 <fputs@plt+0x4c304>
   5d038:	ldr	r6, [r4, #20]
   5d03c:	ldr	r0, [sp, #40]	; 0x28
   5d040:	mov	r1, r6
   5d044:	bl	18a0c <fputs@plt+0x7968>
   5d048:	cmp	r0, #0
   5d04c:	bne	5cea4 <fputs@plt+0x4be00>
   5d050:	mov	r2, #72	; 0x48
   5d054:	mov	r3, #0
   5d058:	ldr	r0, [sp, #20]
   5d05c:	bl	1d308 <fputs@plt+0xc264>
   5d060:	cmp	r0, #0
   5d064:	mov	r5, r0
   5d068:	str	r0, [r4, #16]
   5d06c:	beq	5cea4 <fputs@plt+0x4be00>
   5d070:	mov	r3, #1
   5d074:	mov	r2, r0
   5d078:	ldr	r1, [pc, #2832]	; 5db90 <fputs@plt+0x4caec>
   5d07c:	strh	r3, [r5, #36]	; 0x24
   5d080:	ldr	r0, [sp, #20]
   5d084:	bl	36660 <fputs@plt+0x255bc>
   5d088:	str	r0, [r5]
   5d08c:	ldr	r3, [r6, #48]	; 0x30
   5d090:	cmp	r3, #0
   5d094:	bne	5d3a0 <fputs@plt+0x4c2fc>
   5d098:	add	r3, r5, #4
   5d09c:	add	r2, r5, #34	; 0x22
   5d0a0:	ldr	r1, [r6]
   5d0a4:	ldr	r0, [sl]
   5d0a8:	bl	46088 <fputs@plt+0x34fe4>
   5d0ac:	mvn	r3, #0
   5d0b0:	strh	r3, [r5, #32]
   5d0b4:	mov	r3, #200	; 0xc8
   5d0b8:	strh	r3, [r5, #38]	; 0x26
   5d0bc:	ldrb	r3, [r5, #42]	; 0x2a
   5d0c0:	orr	r3, r3, #2
   5d0c4:	strb	r3, [r5, #42]	; 0x2a
   5d0c8:	mov	r1, r4
   5d0cc:	mov	r0, sl
   5d0d0:	bl	2f4e0 <fputs@plt+0x1e43c>
   5d0d4:	cmp	r0, #0
   5d0d8:	beq	5cfe8 <fputs@plt+0x4bf44>
   5d0dc:	b	5cea4 <fputs@plt+0x4be00>
   5d0e0:	ldr	r2, [r8, r9, lsl #4]
   5d0e4:	mov	r0, r5
   5d0e8:	mov	r1, r2
   5d0ec:	strd	r2, [sp, #48]	; 0x30
   5d0f0:	bl	1233c <fputs@plt+0x1298>
   5d0f4:	subs	r3, r0, #0
   5d0f8:	ldr	r2, [sp, #48]	; 0x30
   5d0fc:	str	r3, [sp, #36]	; 0x24
   5d100:	ldr	r3, [sp, #52]	; 0x34
   5d104:	bne	5d138 <fputs@plt+0x4c094>
   5d108:	add	r3, r6, r9, lsl #4
   5d10c:	ldr	r1, [r3, #20]
   5d110:	str	r3, [sp, #52]	; 0x34
   5d114:	cmp	r1, #0
   5d118:	bne	5d12c <fputs@plt+0x4c088>
   5d11c:	tst	fp, #4
   5d120:	beq	5d160 <fputs@plt+0x4c0bc>
   5d124:	ldr	r1, [pc, #2664]	; 5db94 <fputs@plt+0x4caf0>
   5d128:	mov	r2, r5
   5d12c:	mov	r0, r7
   5d130:	bl	2f1dc <fputs@plt+0x1e138>
   5d134:	b	5cea4 <fputs@plt+0x4be00>
   5d138:	add	r9, r9, #1
   5d13c:	cmp	r9, r3
   5d140:	blt	5d0e0 <fputs@plt+0x4c03c>
   5d144:	ldr	r6, [r6, #4]
   5d148:	cmp	r6, #0
   5d14c:	beq	5d020 <fputs@plt+0x4bf7c>
   5d150:	mov	r8, r6
   5d154:	mov	r9, #0
   5d158:	ldr	r3, [r8], #8
   5d15c:	b	5d13c <fputs@plt+0x4c098>
   5d160:	ldr	fp, [r7]
   5d164:	mov	r2, #72	; 0x48
   5d168:	mov	r3, #0
   5d16c:	mov	r0, fp
   5d170:	bl	1d308 <fputs@plt+0xc264>
   5d174:	cmp	r0, #0
   5d178:	mov	r5, r0
   5d17c:	str	r0, [r4, #16]
   5d180:	beq	5cea4 <fputs@plt+0x4be00>
   5d184:	mov	r3, #1
   5d188:	mov	r0, fp
   5d18c:	strh	r3, [r5, #36]	; 0x24
   5d190:	add	r3, r6, r9, lsl #4
   5d194:	ldr	r1, [r3, #8]
   5d198:	bl	1db50 <fputs@plt+0xcaac>
   5d19c:	mvn	r3, #0
   5d1a0:	str	r0, [r5]
   5d1a4:	mov	r0, fp
   5d1a8:	ldr	r2, [sp, #36]	; 0x24
   5d1ac:	strh	r3, [r5, #32]
   5d1b0:	mov	r3, #200	; 0xc8
   5d1b4:	strh	r3, [r5, #38]	; 0x26
   5d1b8:	ldrb	r3, [r5, #42]	; 0x2a
   5d1bc:	orr	r3, r3, #66	; 0x42
   5d1c0:	strb	r3, [r5, #42]	; 0x2a
   5d1c4:	add	r3, r6, r9, lsl #4
   5d1c8:	ldr	r1, [r3, #16]
   5d1cc:	bl	2043c <fputs@plt+0xf398>
   5d1d0:	str	r0, [r4, #20]
   5d1d4:	mov	r8, r0
   5d1d8:	ldrb	r3, [fp, #69]	; 0x45
   5d1dc:	cmp	r3, #0
   5d1e0:	bne	5cea4 <fputs@plt+0x4be00>
   5d1e4:	ldrb	r3, [r0, #4]
   5d1e8:	sub	r3, r3, #115	; 0x73
   5d1ec:	uxtb	r3, r3
   5d1f0:	cmp	r3, #1
   5d1f4:	str	r3, [sp, #48]	; 0x30
   5d1f8:	bls	5d218 <fputs@plt+0x4c174>
   5d1fc:	ldrh	r3, [r5, #36]	; 0x24
   5d200:	cmp	r3, #2
   5d204:	bls	5d2b4 <fputs@plt+0x4c210>
   5d208:	add	r6, r6, r9, lsl #4
   5d20c:	ldr	r1, [pc, #2436]	; 5db98 <fputs@plt+0x4caf4>
   5d210:	ldr	r2, [r6, #8]
   5d214:	b	5d12c <fputs@plt+0x4c088>
   5d218:	ldr	r3, [r0, #28]
   5d21c:	ldr	r2, [r3]
   5d220:	mov	fp, r3
   5d224:	str	r2, [sp, #60]	; 0x3c
   5d228:	add	r2, r6, r9, lsl #4
   5d22c:	ldr	r1, [sp, #36]	; 0x24
   5d230:	ldr	r0, [sp, #60]	; 0x3c
   5d234:	cmp	r1, r0
   5d238:	bge	5d1fc <fputs@plt+0x4c158>
   5d23c:	ldr	r1, [fp, #12]
   5d240:	cmp	r1, #0
   5d244:	bne	5d2a0 <fputs@plt+0x4c1fc>
   5d248:	ldr	r0, [fp, #16]
   5d24c:	cmp	r0, #0
   5d250:	beq	5d2a0 <fputs@plt+0x4c1fc>
   5d254:	ldr	r1, [r2, #8]
   5d258:	strd	r2, [sp, #64]	; 0x40
   5d25c:	bl	1233c <fputs@plt+0x1298>
   5d260:	cmp	r0, #0
   5d264:	ldrd	r2, [sp, #64]	; 0x40
   5d268:	bne	5d2a0 <fputs@plt+0x4c1fc>
   5d26c:	ldr	r1, [sp, #36]	; 0x24
   5d270:	mov	ip, #72	; 0x48
   5d274:	ldrh	r0, [r5, #36]	; 0x24
   5d278:	str	r5, [fp, #24]
   5d27c:	mla	r1, ip, r1, r3
   5d280:	ldrb	ip, [r1, #45]	; 0x2d
   5d284:	orr	ip, ip, #32
   5d288:	strb	ip, [r1, #45]	; 0x2d
   5d28c:	add	r1, r0, #1
   5d290:	strh	r1, [r5, #36]	; 0x24
   5d294:	ldr	r1, [r8, #8]
   5d298:	orr	r1, r1, #8192	; 0x2000
   5d29c:	str	r1, [r8, #8]
   5d2a0:	ldr	r1, [sp, #36]	; 0x24
   5d2a4:	add	fp, fp, #72	; 0x48
   5d2a8:	add	r1, r1, #1
   5d2ac:	str	r1, [sp, #36]	; 0x24
   5d2b0:	b	5d22c <fputs@plt+0x4c188>
   5d2b4:	ldr	r3, [pc, #2272]	; 5db9c <fputs@plt+0x4caf8>
   5d2b8:	ldr	fp, [r7, #536]	; 0x218
   5d2bc:	ldr	r2, [sp, #52]	; 0x34
   5d2c0:	ldr	r0, [sp, #40]	; 0x28
   5d2c4:	str	r3, [r2, #20]
   5d2c8:	ldr	r3, [sp, #48]	; 0x30
   5d2cc:	str	r6, [r7, #536]	; 0x218
   5d2d0:	cmp	r3, #1
   5d2d4:	ldrls	r1, [r8, #48]	; 0x30
   5d2d8:	movhi	r1, r8
   5d2dc:	bl	18a0c <fputs@plt+0x7968>
   5d2e0:	mov	r3, r8
   5d2e4:	str	r6, [r7, #536]	; 0x218
   5d2e8:	ldr	r2, [r3, #48]	; 0x30
   5d2ec:	cmp	r2, #0
   5d2f0:	bne	5d33c <fputs@plt+0x4c298>
   5d2f4:	add	r6, r6, r9, lsl #4
   5d2f8:	ldr	r3, [r3]
   5d2fc:	ldr	r1, [r6, #12]
   5d300:	cmp	r1, #0
   5d304:	beq	5d344 <fputs@plt+0x4c2a0>
   5d308:	cmp	r3, #0
   5d30c:	beq	5d348 <fputs@plt+0x4c2a4>
   5d310:	ldr	r2, [r1]
   5d314:	ldr	r3, [r3]
   5d318:	cmp	r3, r2
   5d31c:	beq	5d348 <fputs@plt+0x4c2a4>
   5d320:	ldr	r1, [pc, #2168]	; 5dba0 <fputs@plt+0x4cafc>
   5d324:	mov	r0, r7
   5d328:	str	r2, [sp]
   5d32c:	ldr	r2, [r6, #8]
   5d330:	bl	2f1dc <fputs@plt+0x1e138>
   5d334:	str	fp, [r7, #536]	; 0x218
   5d338:	b	5cea4 <fputs@plt+0x4be00>
   5d33c:	mov	r3, r2
   5d340:	b	5d2e8 <fputs@plt+0x4c244>
   5d344:	mov	r1, r3
   5d348:	add	r3, r5, #4
   5d34c:	add	r2, r5, #34	; 0x22
   5d350:	ldr	r0, [r7]
   5d354:	bl	46088 <fputs@plt+0x34fe4>
   5d358:	ldr	r3, [sp, #48]	; 0x30
   5d35c:	cmp	r3, #1
   5d360:	bhi	5d38c <fputs@plt+0x4c2e8>
   5d364:	ldr	r3, [r8, #8]
   5d368:	mov	r1, r8
   5d36c:	ldr	r2, [pc, #2096]	; 5dba4 <fputs@plt+0x4cb00>
   5d370:	ldr	r0, [sp, #40]	; 0x28
   5d374:	tst	r3, #8192	; 0x2000
   5d378:	ldr	r3, [pc, #2088]	; 5dba8 <fputs@plt+0x4cb04>
   5d37c:	moveq	r3, r2
   5d380:	ldr	r2, [sp, #52]	; 0x34
   5d384:	str	r3, [r2, #20]
   5d388:	bl	18a0c <fputs@plt+0x7968>
   5d38c:	ldr	r2, [sp, #52]	; 0x34
   5d390:	mov	r3, #0
   5d394:	str	r3, [r2, #20]
   5d398:	str	fp, [r7, #536]	; 0x218
   5d39c:	b	5d020 <fputs@plt+0x4bf7c>
   5d3a0:	mov	r6, r3
   5d3a4:	b	5d08c <fputs@plt+0x4bfe8>
   5d3a8:	mov	r2, r4
   5d3ac:	mov	r1, r6
   5d3b0:	mov	r0, sl
   5d3b4:	bl	5ce2c <fputs@plt+0x4bd88>
   5d3b8:	cmp	r0, #0
   5d3bc:	mov	r5, r0
   5d3c0:	str	r0, [r4, #16]
   5d3c4:	beq	5cea4 <fputs@plt+0x4be00>
   5d3c8:	ldrh	r3, [r0, #36]	; 0x24
   5d3cc:	movw	r2, #65535	; 0xffff
   5d3d0:	cmp	r3, r2
   5d3d4:	bne	5d3f0 <fputs@plt+0x4c34c>
   5d3d8:	ldr	r1, [pc, #1996]	; 5dbac <fputs@plt+0x4cb08>
   5d3dc:	mov	r0, sl
   5d3e0:	ldr	r2, [r5]
   5d3e4:	bl	2f1dc <fputs@plt+0x1e138>
   5d3e8:	str	r6, [r4, #16]
   5d3ec:	b	5cea4 <fputs@plt+0x4be00>
   5d3f0:	add	r3, r3, #1
   5d3f4:	strh	r3, [r0, #36]	; 0x24
   5d3f8:	ldrb	r3, [r0, #42]	; 0x2a
   5d3fc:	tst	r3, #16
   5d400:	bne	5d42c <fputs@plt+0x4c388>
   5d404:	ldrb	r3, [r4, #37]	; 0x25
   5d408:	tst	r3, #4
   5d40c:	beq	5d420 <fputs@plt+0x4c37c>
   5d410:	ldr	r1, [pc, #1916]	; 5db94 <fputs@plt+0x4caf0>
   5d414:	ldr	r2, [r4, #8]
   5d418:	mov	r0, sl
   5d41c:	b	5d130 <fputs@plt+0x4c08c>
   5d420:	ldr	r3, [r0, #12]
   5d424:	cmp	r3, #0
   5d428:	beq	5d0c8 <fputs@plt+0x4c024>
   5d42c:	mov	r1, r5
   5d430:	mov	r0, sl
   5d434:	bl	463a4 <fputs@plt+0x35300>
   5d438:	subs	r2, r0, #0
   5d43c:	bne	5cea4 <fputs@plt+0x4be00>
   5d440:	ldr	r1, [r5, #12]
   5d444:	ldr	r0, [sp, #20]
   5d448:	bl	2043c <fputs@plt+0xf398>
   5d44c:	ldrsh	r6, [r5, #34]	; 0x22
   5d450:	mov	r1, r0
   5d454:	mvn	r3, #0
   5d458:	str	r1, [r4, #20]
   5d45c:	strh	r3, [r5, #34]	; 0x22
   5d460:	ldr	r0, [sp, #40]	; 0x28
   5d464:	bl	18a0c <fputs@plt+0x7968>
   5d468:	strh	r6, [r5, #34]	; 0x22
   5d46c:	b	5d0c8 <fputs@plt+0x4c024>
   5d470:	ldr	r3, [r4, #88]	; 0x58
   5d474:	str	r3, [sp, #36]	; 0x24
   5d478:	ldr	r3, [r4, #16]
   5d47c:	ldr	r2, [sp, #36]	; 0x24
   5d480:	cmp	r2, #0
   5d484:	cmpne	r3, #0
   5d488:	bne	5d4a4 <fputs@plt+0x4c400>
   5d48c:	ldr	r3, [sp, #40]	; 0x28
   5d490:	add	r4, r4, #72	; 0x48
   5d494:	add	fp, fp, #1
   5d498:	add	r3, r3, #1
   5d49c:	str	r3, [sp, #40]	; 0x28
   5d4a0:	b	5cf5c <fputs@plt+0x4beb8>
   5d4a4:	ldrb	r3, [r4, #108]	; 0x6c
   5d4a8:	ubfx	r2, r3, #5, #1
   5d4ac:	tst	r3, #4
   5d4b0:	and	r8, r3, #32
   5d4b4:	str	r2, [sp, #44]	; 0x2c
   5d4b8:	bne	5d550 <fputs@plt+0x4c4ac>
   5d4bc:	ldr	r0, [r4, #120]	; 0x78
   5d4c0:	cmp	r0, #0
   5d4c4:	bne	5d5e0 <fputs@plt+0x4c53c>
   5d4c8:	ldr	r8, [r4, #124]	; 0x7c
   5d4cc:	cmp	r8, #0
   5d4d0:	beq	5d48c <fputs@plt+0x4c3e8>
   5d4d4:	ldr	r3, [sp, #28]
   5d4d8:	mov	r7, #0
   5d4dc:	add	r3, r3, #32
   5d4e0:	str	r3, [sp, #52]	; 0x34
   5d4e4:	ldr	r3, [r8, #4]
   5d4e8:	cmp	r7, r3
   5d4ec:	bge	5d48c <fputs@plt+0x4c3e8>
   5d4f0:	ldr	r3, [r8]
   5d4f4:	ldr	r0, [sp, #36]	; 0x24
   5d4f8:	ldr	r9, [r3, r7, lsl #3]
   5d4fc:	mov	r1, r9
   5d500:	bl	15520 <fputs@plt+0x447c>
   5d504:	subs	r2, r0, #0
   5d508:	blt	5d544 <fputs@plt+0x4c4a0>
   5d50c:	mov	r6, #0
   5d510:	mov	r3, #72	; 0x48
   5d514:	str	r2, [sp, #60]	; 0x3c
   5d518:	mov	r1, r9
   5d51c:	ldr	r2, [sp, #48]	; 0x30
   5d520:	mul	r3, r3, r6
   5d524:	ldr	r0, [r2, r3]
   5d528:	bl	15520 <fputs@plt+0x447c>
   5d52c:	subs	r3, r0, #0
   5d530:	ldr	r2, [sp, #60]	; 0x3c
   5d534:	bge	5da88 <fputs@plt+0x4c9e4>
   5d538:	add	r6, r6, #1
   5d53c:	cmp	fp, r6
   5d540:	bne	5d510 <fputs@plt+0x4c46c>
   5d544:	mov	r2, r9
   5d548:	ldr	r1, [pc, #1632]	; 5dbb0 <fputs@plt+0x4cb0c>
   5d54c:	b	5d418 <fputs@plt+0x4c374>
   5d550:	ldr	r3, [r4, #120]	; 0x78
   5d554:	cmp	r3, #0
   5d558:	bne	5d568 <fputs@plt+0x4c4c4>
   5d55c:	ldr	r6, [r4, #124]	; 0x7c
   5d560:	cmp	r6, #0
   5d564:	beq	5d5d8 <fputs@plt+0x4c534>
   5d568:	mov	r2, #0
   5d56c:	ldr	r1, [pc, #1600]	; 5dbb4 <fputs@plt+0x4cb10>
   5d570:	b	5d418 <fputs@plt+0x4c374>
   5d574:	ldr	r3, [sp, #36]	; 0x24
   5d578:	mov	r9, #0
   5d57c:	ldr	r3, [r3, #4]
   5d580:	ldr	r2, [r3, r6, lsl #4]
   5d584:	mov	r1, r2
   5d588:	str	r2, [sp, #52]	; 0x34
   5d58c:	mul	r3, r7, r9
   5d590:	ldr	r2, [sp, #48]	; 0x30
   5d594:	ldr	r0, [r2, r3]
   5d598:	bl	15520 <fputs@plt+0x447c>
   5d59c:	subs	r3, r0, #0
   5d5a0:	bge	5da58 <fputs@plt+0x4c9b4>
   5d5a4:	ldr	r2, [sp, #40]	; 0x28
   5d5a8:	add	r3, r9, #1
   5d5ac:	cmp	r2, r9
   5d5b0:	ldr	r2, [sp, #52]	; 0x34
   5d5b4:	bgt	5d5d0 <fputs@plt+0x4c52c>
   5d5b8:	add	r6, r6, #1
   5d5bc:	ldr	r3, [sp, #36]	; 0x24
   5d5c0:	ldrsh	r3, [r3, #34]	; 0x22
   5d5c4:	cmp	r6, r3
   5d5c8:	blt	5d574 <fputs@plt+0x4c4d0>
   5d5cc:	b	5d4bc <fputs@plt+0x4c418>
   5d5d0:	mov	r9, r3
   5d5d4:	b	5d584 <fputs@plt+0x4c4e0>
   5d5d8:	mov	r7, #72	; 0x48
   5d5dc:	b	5d5bc <fputs@plt+0x4c518>
   5d5e0:	ldr	r3, [r4, #124]	; 0x7c
   5d5e4:	cmp	r3, #0
   5d5e8:	beq	5d5fc <fputs@plt+0x4c558>
   5d5ec:	ldr	r1, [pc, #1476]	; 5dbb8 <fputs@plt+0x4cb14>
   5d5f0:	mov	r0, sl
   5d5f4:	bl	2f1dc <fputs@plt+0x1e138>
   5d5f8:	b	5cea4 <fputs@plt+0x4be00>
   5d5fc:	cmp	r8, #0
   5d600:	beq	5d60c <fputs@plt+0x4c568>
   5d604:	ldr	r1, [r4, #116]	; 0x74
   5d608:	bl	15568 <fputs@plt+0x44c4>
   5d60c:	ldr	r3, [sp, #28]
   5d610:	ldr	r0, [sl]
   5d614:	ldr	r2, [r4, #120]	; 0x78
   5d618:	ldr	r1, [r3, #32]
   5d61c:	bl	1f8a0 <fputs@plt+0xe7fc>
   5d620:	ldr	r3, [sp, #28]
   5d624:	str	r0, [r3, #32]
   5d628:	mov	r3, #0
   5d62c:	str	r3, [r4, #120]	; 0x78
   5d630:	b	5d4c8 <fputs@plt+0x4c424>
   5d634:	ldr	r2, [sp, #56]	; 0x38
   5d638:	ldr	r5, [r2, #4]
   5d63c:	mul	r2, ip, r3
   5d640:	ldr	r2, [r5, r2]
   5d644:	ldrb	r1, [r2]
   5d648:	cmp	r1, #158	; 0x9e
   5d64c:	beq	5dab8 <fputs@plt+0x4ca14>
   5d650:	cmp	r1, #122	; 0x7a
   5d654:	bne	5d668 <fputs@plt+0x4c5c4>
   5d658:	ldr	r2, [r2, #16]
   5d65c:	ldrb	r2, [r2]
   5d660:	cmp	r2, #158	; 0x9e
   5d664:	beq	5dab8 <fputs@plt+0x4ca14>
   5d668:	add	r3, r3, #1
   5d66c:	b	5cf80 <fputs@plt+0x4bedc>
   5d670:	ldr	r3, [r2, #12]
   5d674:	ldr	fp, [r3, #8]
   5d678:	mov	r7, #0
   5d67c:	ldr	r3, [sp, #72]	; 0x48
   5d680:	str	r3, [sp, #36]	; 0x24
   5d684:	str	r7, [sp, #48]	; 0x30
   5d688:	ldr	r3, [sp, #32]
   5d68c:	ldr	r2, [sp, #48]	; 0x30
   5d690:	ldr	r3, [r3]
   5d694:	cmp	r3, r2
   5d698:	bgt	5d6c8 <fputs@plt+0x4c624>
   5d69c:	cmp	r7, #0
   5d6a0:	bne	5db4c <fputs@plt+0x4caa8>
   5d6a4:	cmp	fp, #0
   5d6a8:	beq	5da40 <fputs@plt+0x4c99c>
   5d6ac:	mov	r2, fp
   5d6b0:	ldr	r1, [pc, #1284]	; 5dbbc <fputs@plt+0x4cb18>
   5d6b4:	mov	r0, sl
   5d6b8:	bl	2f1dc <fputs@plt+0x1e138>
   5d6bc:	b	5db4c <fputs@plt+0x4caa8>
   5d6c0:	mov	fp, #0
   5d6c4:	b	5d678 <fputs@plt+0x4c5d4>
   5d6c8:	ldr	r3, [sp, #36]	; 0x24
   5d6cc:	ldr	r3, [r3, #16]
   5d6d0:	str	r3, [sp, #60]	; 0x3c
   5d6d4:	ldr	r3, [sp, #36]	; 0x24
   5d6d8:	ldr	r6, [r3, #20]
   5d6dc:	ldr	r3, [r3, #12]
   5d6e0:	cmp	r3, #0
   5d6e4:	str	r3, [sp, #44]	; 0x2c
   5d6e8:	ldreq	r3, [sp, #60]	; 0x3c
   5d6ec:	ldreq	r3, [r3]
   5d6f0:	streq	r3, [sp, #44]	; 0x2c
   5d6f4:	ldr	r3, [sp, #20]
   5d6f8:	ldrb	r3, [r3, #69]	; 0x45
   5d6fc:	cmp	r3, #0
   5d700:	bne	5d69c <fputs@plt+0x4c5f8>
   5d704:	cmp	r6, #0
   5d708:	beq	5d718 <fputs@plt+0x4c674>
   5d70c:	ldr	r2, [r6, #8]
   5d710:	tst	r2, #1024	; 0x400
   5d714:	bne	5d764 <fputs@plt+0x4c6c0>
   5d718:	cmp	fp, #0
   5d71c:	beq	5d734 <fputs@plt+0x4c690>
   5d720:	mov	r0, fp
   5d724:	ldr	r1, [sp, #44]	; 0x2c
   5d728:	bl	1233c <fputs@plt+0x1298>
   5d72c:	cmp	r0, #0
   5d730:	bne	5d784 <fputs@plt+0x4c6e0>
   5d734:	ldr	r0, [sp, #20]
   5d738:	ldr	r3, [sp, #60]	; 0x3c
   5d73c:	ldr	r1, [r3, #64]	; 0x40
   5d740:	bl	19670 <fputs@plt+0x85cc>
   5d744:	cmp	r0, #0
   5d748:	ldrge	r3, [sp, #20]
   5d74c:	ldrge	r3, [r3, #16]
   5d750:	ldrge	r3, [r3, r0, lsl #4]
   5d754:	ldrlt	r3, [pc, #1124]	; 5dbc0 <fputs@plt+0x4cb1c>
   5d758:	mov	r6, #0
   5d75c:	str	r3, [sp, #52]	; 0x34
   5d760:	b	5d768 <fputs@plt+0x4c6c4>
   5d764:	str	r3, [sp, #52]	; 0x34
   5d768:	mov	r3, #0
   5d76c:	str	r3, [sp, #40]	; 0x28
   5d770:	ldr	r2, [sp, #40]	; 0x28
   5d774:	ldr	r3, [sp, #60]	; 0x3c
   5d778:	ldrsh	r3, [r3, #34]	; 0x22
   5d77c:	cmp	r3, r2
   5d780:	bgt	5d7a0 <fputs@plt+0x4c6fc>
   5d784:	ldr	r3, [sp, #48]	; 0x30
   5d788:	add	r3, r3, #1
   5d78c:	str	r3, [sp, #48]	; 0x30
   5d790:	ldr	r3, [sp, #36]	; 0x24
   5d794:	add	r3, r3, #72	; 0x48
   5d798:	str	r3, [sp, #36]	; 0x24
   5d79c:	b	5d688 <fputs@plt+0x4c5e4>
   5d7a0:	ldr	r3, [sp, #40]	; 0x28
   5d7a4:	cmp	fp, #0
   5d7a8:	cmpne	r6, #0
   5d7ac:	lsl	r8, r3, #4
   5d7b0:	ldr	r3, [sp, #60]	; 0x3c
   5d7b4:	ldr	r9, [r3, #4]
   5d7b8:	add	r3, r9, r8
   5d7bc:	str	r3, [sp, #76]	; 0x4c
   5d7c0:	beq	5d7f4 <fputs@plt+0x4c750>
   5d7c4:	ldr	r3, [r6]
   5d7c8:	mov	r0, #20
   5d7cc:	ldr	r2, [sp, #40]	; 0x28
   5d7d0:	ldr	r3, [r3, #4]
   5d7d4:	mla	r0, r0, r2, r3
   5d7d8:	mov	r3, #0
   5d7dc:	mov	r2, fp
   5d7e0:	mov	r1, r3
   5d7e4:	ldr	r0, [r0, #8]
   5d7e8:	bl	23240 <fputs@plt+0x1219c>
   5d7ec:	cmp	r0, #0
   5d7f0:	beq	5da10 <fputs@plt+0x4c96c>
   5d7f4:	ldr	r3, [sp, #28]
   5d7f8:	ldr	r3, [r3, #8]
   5d7fc:	tst	r3, #65536	; 0x10000
   5d800:	bne	5d814 <fputs@plt+0x4c770>
   5d804:	add	r3, r9, r8
   5d808:	ldrb	r3, [r3, #15]
   5d80c:	tst	r3, #2
   5d810:	bne	5da10 <fputs@plt+0x4c96c>
   5d814:	ldr	r3, [sp, #48]	; 0x30
   5d818:	ldr	r7, [r9, r8]
   5d81c:	cmp	r3, #0
   5d820:	movle	r3, #0
   5d824:	movgt	r3, #1
   5d828:	cmp	fp, #0
   5d82c:	movne	r3, #0
   5d830:	cmp	r3, #0
   5d834:	beq	5d8a4 <fputs@plt+0x4c800>
   5d838:	ldr	r3, [sp, #36]	; 0x24
   5d83c:	ldrb	r3, [r3, #36]	; 0x24
   5d840:	tst	r3, #4
   5d844:	beq	5d884 <fputs@plt+0x4c7e0>
   5d848:	ldr	r3, [sp, #32]
   5d84c:	mov	r8, #0
   5d850:	mov	r2, #72	; 0x48
   5d854:	add	r9, r3, #24
   5d858:	mul	r3, r2, r8
   5d85c:	mov	r1, r7
   5d860:	ldr	r0, [r9, r3]
   5d864:	bl	15520 <fputs@plt+0x447c>
   5d868:	cmp	r0, #0
   5d86c:	bge	5da0c <fputs@plt+0x4c968>
   5d870:	ldr	r3, [sp, #48]	; 0x30
   5d874:	add	r8, r8, #1
   5d878:	mov	r2, #72	; 0x48
   5d87c:	cmp	r3, r8
   5d880:	bgt	5d858 <fputs@plt+0x4c7b4>
   5d884:	ldr	r3, [sp, #36]	; 0x24
   5d888:	ldr	r0, [r3, #52]	; 0x34
   5d88c:	cmp	r0, #0
   5d890:	beq	5d8a4 <fputs@plt+0x4c800>
   5d894:	mov	r1, r7
   5d898:	bl	195e0 <fputs@plt+0x853c>
   5d89c:	cmp	r0, #0
   5d8a0:	bge	5da0c <fputs@plt+0x4c968>
   5d8a4:	mov	r2, r7
   5d8a8:	mov	r1, #27
   5d8ac:	ldr	r0, [sp, #20]
   5d8b0:	bl	1cc70 <fputs@plt+0xbbcc>
   5d8b4:	ldr	r3, [sp, #68]	; 0x44
   5d8b8:	mov	r8, r0
   5d8bc:	cmp	r3, #4
   5d8c0:	beq	5d8d4 <fputs@plt+0x4c830>
   5d8c4:	ldr	r3, [sp, #32]
   5d8c8:	ldr	r3, [r3]
   5d8cc:	cmp	r3, #1
   5d8d0:	ble	5da1c <fputs@plt+0x4c978>
   5d8d4:	mov	r1, #27
   5d8d8:	mov	r9, #0
   5d8dc:	ldr	r0, [sp, #20]
   5d8e0:	ldr	r2, [sp, #44]	; 0x2c
   5d8e4:	bl	1cc70 <fputs@plt+0xbbcc>
   5d8e8:	mov	r2, r0
   5d8ec:	mov	r3, r8
   5d8f0:	str	r9, [sp]
   5d8f4:	mov	r1, #122	; 0x7a
   5d8f8:	mov	r0, sl
   5d8fc:	bl	2f878 <fputs@plt+0x1e7d4>
   5d900:	ldr	r3, [sp, #52]	; 0x34
   5d904:	mov	r8, r0
   5d908:	cmp	r3, r9
   5d90c:	beq	5d93c <fputs@plt+0x4c898>
   5d910:	mov	r2, r3
   5d914:	mov	r1, #27
   5d918:	ldr	r0, [sp, #20]
   5d91c:	bl	1cc70 <fputs@plt+0xbbcc>
   5d920:	mov	r2, r0
   5d924:	mov	r3, r8
   5d928:	str	r9, [sp]
   5d92c:	mov	r1, #122	; 0x7a
   5d930:	mov	r0, sl
   5d934:	bl	2f878 <fputs@plt+0x1e7d4>
   5d938:	mov	r8, r0
   5d93c:	ldr	r3, [sp, #68]	; 0x44
   5d940:	cmp	r3, #4
   5d944:	bne	5da1c <fputs@plt+0x4c978>
   5d948:	mov	r3, r7
   5d94c:	ldr	r1, [pc, #624]	; 5dbc4 <fputs@plt+0x4cb20>
   5d950:	ldr	r0, [sp, #20]
   5d954:	ldr	r2, [sp, #44]	; 0x2c
   5d958:	bl	36660 <fputs@plt+0x255bc>
   5d95c:	mov	r7, r0
   5d960:	mov	r9, r0
   5d964:	mov	r1, r4
   5d968:	mov	r2, r8
   5d96c:	ldr	r0, [sl]
   5d970:	bl	27dd0 <fputs@plt+0x16d2c>
   5d974:	mov	r4, r0
   5d978:	mov	r0, r7
   5d97c:	str	r7, [sp, #80]	; 0x50
   5d980:	bl	15c88 <fputs@plt+0x4be4>
   5d984:	mov	r3, #0
   5d988:	add	r2, sp, #80	; 0x50
   5d98c:	str	r0, [sp, #84]	; 0x54
   5d990:	mov	r1, r4
   5d994:	mov	r0, sl
   5d998:	bl	1c9b0 <fputs@plt+0xb90c>
   5d99c:	cmp	r4, #0
   5d9a0:	beq	5da00 <fputs@plt+0x4c95c>
   5d9a4:	ldr	r3, [sp, #28]
   5d9a8:	ldr	r3, [r3, #8]
   5d9ac:	tst	r3, #1024	; 0x400
   5d9b0:	beq	5da00 <fputs@plt+0x4c95c>
   5d9b4:	ldr	r8, [r4]
   5d9b8:	mov	r2, #20
   5d9bc:	cmp	r6, #0
   5d9c0:	mul	r8, r2, r8
   5d9c4:	sub	r3, r8, #20
   5d9c8:	ldr	r8, [r4, #4]
   5d9cc:	add	r8, r8, r3
   5d9d0:	beq	5da24 <fputs@plt+0x4c980>
   5d9d4:	ldr	r3, [r6]
   5d9d8:	ldr	r0, [sp, #20]
   5d9dc:	ldr	r1, [sp, #40]	; 0x28
   5d9e0:	ldr	r3, [r3, #4]
   5d9e4:	mla	r2, r2, r1, r3
   5d9e8:	ldr	r1, [r2, #8]
   5d9ec:	bl	1db50 <fputs@plt+0xcaac>
   5d9f0:	ldrb	r3, [r8, #13]
   5d9f4:	str	r0, [r8, #8]
   5d9f8:	orr	r3, r3, #2
   5d9fc:	strb	r3, [r8, #13]
   5da00:	mov	r1, r9
   5da04:	ldr	r0, [sp, #20]
   5da08:	bl	1b744 <fputs@plt+0xa6a0>
   5da0c:	mov	r7, #1
   5da10:	ldr	r3, [sp, #40]	; 0x28
   5da14:	add	r3, r3, #1
   5da18:	b	5d76c <fputs@plt+0x4c6c8>
   5da1c:	mov	r9, #0
   5da20:	b	5d964 <fputs@plt+0x4c8c0>
   5da24:	ldr	r1, [pc, #412]	; 5dbc8 <fputs@plt+0x4cb24>
   5da28:	str	r7, [sp]
   5da2c:	ldr	r0, [sp, #20]
   5da30:	ldr	r3, [sp, #44]	; 0x2c
   5da34:	ldr	r2, [sp, #52]	; 0x34
   5da38:	bl	36660 <fputs@plt+0x255bc>
   5da3c:	b	5d9f0 <fputs@plt+0x4c94c>
   5da40:	ldr	r1, [pc, #388]	; 5dbcc <fputs@plt+0x4cb28>
   5da44:	mov	r0, sl
   5da48:	bl	2f1dc <fputs@plt+0x1e138>
   5da4c:	b	5db4c <fputs@plt+0x4caa8>
   5da50:	mov	r3, #1
   5da54:	b	5cea8 <fputs@plt+0x4be04>
   5da58:	ldr	r2, [sp, #28]
   5da5c:	mov	r1, r5
   5da60:	mov	r0, sl
   5da64:	str	fp, [sp]
   5da68:	str	r6, [sp, #4]
   5da6c:	add	r2, r2, #32
   5da70:	str	r2, [sp, #12]
   5da74:	ldr	r2, [sp, #44]	; 0x2c
   5da78:	str	r2, [sp, #8]
   5da7c:	mov	r2, r9
   5da80:	bl	2f8f8 <fputs@plt+0x1e854>
   5da84:	b	5d5b8 <fputs@plt+0x4c514>
   5da88:	ldr	r1, [sp, #52]	; 0x34
   5da8c:	mov	r0, sl
   5da90:	add	r7, r7, #1
   5da94:	str	fp, [sp]
   5da98:	str	r2, [sp, #4]
   5da9c:	mov	r2, r6
   5daa0:	str	r1, [sp, #12]
   5daa4:	ldr	r1, [sp, #44]	; 0x2c
   5daa8:	str	r1, [sp, #8]
   5daac:	mov	r1, r5
   5dab0:	bl	2f8f8 <fputs@plt+0x1e854>
   5dab4:	b	5d4e4 <fputs@plt+0x4c440>
   5dab8:	ldr	r3, [sl]
   5dabc:	ldr	r3, [r3, #24]
   5dac0:	and	r3, r3, #68	; 0x44
   5dac4:	str	r3, [sp, #68]	; 0x44
   5dac8:	mov	r3, #0
   5dacc:	mov	r4, r3
   5dad0:	str	r3, [sp, #64]	; 0x40
   5dad4:	ldr	r2, [r5]
   5dad8:	ldrb	r3, [r2]
   5dadc:	cmp	r3, #158	; 0x9e
   5dae0:	beq	5d6c0 <fputs@plt+0x4c61c>
   5dae4:	cmp	r3, #122	; 0x7a
   5dae8:	bne	5dafc <fputs@plt+0x4ca58>
   5daec:	ldr	r3, [r2, #16]
   5daf0:	ldrb	r3, [r3]
   5daf4:	cmp	r3, #158	; 0x9e
   5daf8:	beq	5d670 <fputs@plt+0x4c5cc>
   5dafc:	mov	r1, r4
   5db00:	ldr	r0, [sl]
   5db04:	bl	27dd0 <fputs@plt+0x16d2c>
   5db08:	subs	r4, r0, #0
   5db0c:	beq	5db44 <fputs@plt+0x4caa0>
   5db10:	ldr	r2, [r4]
   5db14:	mov	r3, #20
   5db18:	mul	r3, r3, r2
   5db1c:	ldr	r2, [r4, #4]
   5db20:	sub	r3, r3, #20
   5db24:	add	r3, r2, r3
   5db28:	ldr	r2, [r5, #4]
   5db2c:	str	r2, [r3, #4]
   5db30:	ldr	r2, [r5, #8]
   5db34:	str	r2, [r3, #8]
   5db38:	mov	r3, #0
   5db3c:	str	r3, [r5, #4]
   5db40:	str	r3, [r5, #8]
   5db44:	mov	r3, #0
   5db48:	str	r3, [r5]
   5db4c:	ldr	r3, [sp, #64]	; 0x40
   5db50:	add	r5, r5, #20
   5db54:	add	r3, r3, #1
   5db58:	str	r3, [sp, #64]	; 0x40
   5db5c:	ldr	r3, [sp, #56]	; 0x38
   5db60:	ldr	r2, [sp, #64]	; 0x40
   5db64:	ldr	r3, [r3]
   5db68:	cmp	r3, r2
   5db6c:	bgt	5dad4 <fputs@plt+0x4ca30>
   5db70:	ldr	r0, [sp, #20]
   5db74:	ldr	r1, [sp, #56]	; 0x38
   5db78:	bl	1f534 <fputs@plt+0xe490>
   5db7c:	ldr	r3, [sp, #28]
   5db80:	str	r4, [r3]
   5db84:	b	5cf88 <fputs@plt+0x4bee4>
   5db88:	strdeq	r5, [r1], -r0
   5db8c:	andeq	r7, r7, ip, lsr r0
   5db90:	andeq	r6, r7, r9, lsr pc
   5db94:			; <UNDEFINED> instruction: 0x00076eba
   5db98:	ldrdeq	r6, [r7], -r1
   5db9c:	strdeq	r6, [r7], -ip
   5dba0:	andeq	r6, r7, r3, lsl pc
   5dba4:	muleq	r7, r4, lr
   5dba8:	andeq	r6, r7, r2, ror lr
   5dbac:	andeq	r6, r7, r6, asr #30
   5dbb0:	ldrdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   5dbb4:	andeq	r6, r7, sp, ror #30
   5dbb8:	muleq	r7, pc, pc	; <UNPREDICTABLE>
   5dbbc:	andeq	r7, r7, r6, lsl r0
   5dbc0:	andeq	r4, r7, r3, lsl #26
   5dbc4:	andeq	r8, r7, r5, lsl r2
   5dbc8:	andeq	r5, r7, r3, lsr #17
   5dbcc:	andeq	r7, r7, r8, lsr #32
   5dbd0:	push	{r4, r5, r6, r7, r8, lr}
   5dbd4:	add	r7, r1, #8
   5dbd8:	mov	r5, r1
   5dbdc:	mov	r2, r7
   5dbe0:	mov	r1, #0
   5dbe4:	mov	r6, r0
   5dbe8:	bl	5ce2c <fputs@plt+0x4bd88>
   5dbec:	mov	r4, r0
   5dbf0:	ldr	r0, [r6]
   5dbf4:	ldr	r1, [r5, #24]
   5dbf8:	bl	1fc44 <fputs@plt+0xeba0>
   5dbfc:	cmp	r4, #0
   5dc00:	mov	r1, r7
   5dc04:	str	r4, [r5, #24]
   5dc08:	ldrhne	r3, [r4, #36]	; 0x24
   5dc0c:	mov	r0, r6
   5dc10:	addne	r3, r3, #1
   5dc14:	strhne	r3, [r4, #36]	; 0x24
   5dc18:	bl	2f4e0 <fputs@plt+0x1e43c>
   5dc1c:	cmp	r0, #0
   5dc20:	moveq	r0, r4
   5dc24:	movne	r0, #0
   5dc28:	pop	{r4, r5, r6, r7, r8, pc}
   5dc2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5dc30:	sub	sp, sp, #68	; 0x44
   5dc34:	ldr	r7, [r0]
   5dc38:	ldr	ip, [r7, #24]
   5dc3c:	tst	ip, #524288	; 0x80000
   5dc40:	beq	5dda4 <fputs@plt+0x4cd00>
   5dc44:	mov	r5, r0
   5dc48:	strd	r2, [sp, #28]
   5dc4c:	mov	r8, r1
   5dc50:	ldrb	r3, [r5, #442]	; 0x1ba
   5dc54:	mov	r0, r7
   5dc58:	ldr	r1, [r1, #64]	; 0x40
   5dc5c:	str	r3, [sp, #40]	; 0x28
   5dc60:	bl	19670 <fputs@plt+0x85cc>
   5dc64:	ldr	r3, [r7, #16]
   5dc68:	mov	fp, r0
   5dc6c:	ldr	r4, [r8, #16]
   5dc70:	ldr	r3, [r3, r0, lsl #4]
   5dc74:	str	r3, [sp, #44]	; 0x2c
   5dc78:	cmp	r4, #0
   5dc7c:	bne	5dd34 <fputs@plt+0x4cc90>
   5dc80:	mov	r0, r8
   5dc84:	add	fp, sp, #60	; 0x3c
   5dc88:	bl	15454 <fputs@plt+0x43b0>
   5dc8c:	mov	r6, r0
   5dc90:	cmp	r6, #0
   5dc94:	beq	5dda4 <fputs@plt+0x4cd00>
   5dc98:	ldr	r3, [sp, #104]	; 0x68
   5dc9c:	str	r4, [sp, #56]	; 0x38
   5dca0:	str	r4, [sp, #60]	; 0x3c
   5dca4:	cmp	r3, #0
   5dca8:	beq	5dcc4 <fputs@plt+0x4cc20>
   5dcac:	mov	r1, r6
   5dcb0:	mov	r0, r8
   5dcb4:	ldrd	r2, [sp, #104]	; 0x68
   5dcb8:	bl	15464 <fputs@plt+0x43c0>
   5dcbc:	cmp	r0, #0
   5dcc0:	beq	5dd2c <fputs@plt+0x4cc88>
   5dcc4:	ldrb	r3, [r6, #24]
   5dcc8:	cmp	r3, #0
   5dccc:	bne	5dcf4 <fputs@plt+0x4cc50>
   5dcd0:	ldr	r3, [r7, #24]
   5dcd4:	tst	r3, #16777216	; 0x1000000
   5dcd8:	bne	5dcf4 <fputs@plt+0x4cc50>
   5dcdc:	ldr	r3, [r5, #416]	; 0x1a0
   5dce0:	cmp	r3, #0
   5dce4:	bne	5dcf4 <fputs@plt+0x4cc50>
   5dce8:	ldrb	r3, [r5, #20]
   5dcec:	cmp	r3, #0
   5dcf0:	beq	5dd2c <fputs@plt+0x4cc88>
   5dcf4:	add	r3, sp, #56	; 0x38
   5dcf8:	mov	r2, r6
   5dcfc:	str	fp, [sp]
   5dd00:	mov	r1, r8
   5dd04:	mov	r0, r5
   5dd08:	bl	30c90 <fputs@plt+0x1fbec>
   5dd0c:	subs	r3, r0, #0
   5dd10:	beq	5e044 <fputs@plt+0x4cfa0>
   5dd14:	ldr	r3, [sp, #40]	; 0x28
   5dd18:	cmp	r3, #0
   5dd1c:	beq	5dda4 <fputs@plt+0x4cd00>
   5dd20:	ldrb	r3, [r7, #69]	; 0x45
   5dd24:	cmp	r3, #0
   5dd28:	bne	5dda4 <fputs@plt+0x4cd00>
   5dd2c:	ldr	r6, [r6, #12]
   5dd30:	b	5dc90 <fputs@plt+0x4cbec>
   5dd34:	mov	r3, #0
   5dd38:	ldr	r6, [r4, #8]
   5dd3c:	str	r3, [sp, #52]	; 0x34
   5dd40:	str	r3, [sp, #56]	; 0x38
   5dd44:	ldr	r3, [sp, #104]	; 0x68
   5dd48:	cmp	r3, #0
   5dd4c:	beq	5dd70 <fputs@plt+0x4cccc>
   5dd50:	mov	r1, r6
   5dd54:	ldr	r0, [r8]
   5dd58:	bl	22ff0 <fputs@plt+0x11f4c>
   5dd5c:	cmp	r0, #0
   5dd60:	movne	r3, #0
   5dd64:	addne	ip, r4, #36	; 0x24
   5dd68:	ldrne	r0, [r4, #20]
   5dd6c:	bne	5dde8 <fputs@plt+0x4cd44>
   5dd70:	ldrb	r1, [r5, #442]	; 0x1ba
   5dd74:	cmp	r1, #0
   5dd78:	beq	5ddf8 <fputs@plt+0x4cd54>
   5dd7c:	mov	r1, r6
   5dd80:	mov	r0, r7
   5dd84:	ldr	r2, [sp, #44]	; 0x2c
   5dd88:	bl	14a3c <fputs@plt+0x3998>
   5dd8c:	cmp	r0, #0
   5dd90:	mov	r6, r0
   5dd94:	bne	5de0c <fputs@plt+0x4cd68>
   5dd98:	ldr	r3, [sp, #40]	; 0x28
   5dd9c:	cmp	r3, #0
   5dda0:	bne	5df54 <fputs@plt+0x4ceb0>
   5dda4:	add	sp, sp, #68	; 0x44
   5dda8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ddac:	ldr	r1, [ip, r3, lsl #3]
   5ddb0:	ldr	r2, [sp, #104]	; 0x68
   5ddb4:	ldr	r2, [r2, r1, lsl #2]
   5ddb8:	cmp	r2, #0
   5ddbc:	bge	5dd70 <fputs@plt+0x4cccc>
   5ddc0:	ldrsh	r9, [r8, #32]
   5ddc4:	ldr	lr, [sp, #108]	; 0x6c
   5ddc8:	sub	r2, r9, r1
   5ddcc:	clz	r2, r2
   5ddd0:	lsr	r2, r2, #5
   5ddd4:	cmp	lr, #0
   5ddd8:	moveq	r2, #0
   5dddc:	cmp	r2, #0
   5dde0:	bne	5dd70 <fputs@plt+0x4cccc>
   5dde4:	add	r3, r3, #1
   5dde8:	cmp	r3, r0
   5ddec:	blt	5ddac <fputs@plt+0x4cd08>
   5ddf0:	ldr	r4, [r4, #4]
   5ddf4:	b	5dc78 <fputs@plt+0x4cbd4>
   5ddf8:	mov	r2, r6
   5ddfc:	mov	r0, r5
   5de00:	ldr	r3, [sp, #44]	; 0x2c
   5de04:	bl	5cc08 <fputs@plt+0x4bb64>
   5de08:	b	5dd8c <fputs@plt+0x4cce8>
   5de0c:	add	r3, sp, #56	; 0x38
   5de10:	mov	r1, r0
   5de14:	mov	r2, r4
   5de18:	mov	r0, r5
   5de1c:	str	r3, [sp]
   5de20:	add	r3, sp, #52	; 0x34
   5de24:	bl	30c90 <fputs@plt+0x1fbec>
   5de28:	subs	r3, r0, #0
   5de2c:	str	r3, [sp, #36]	; 0x24
   5de30:	bne	5dd98 <fputs@plt+0x4ccf4>
   5de34:	ldr	r9, [sp, #56]	; 0x38
   5de38:	mov	sl, #0
   5de3c:	cmp	r9, #0
   5de40:	ldreq	r3, [r4, #36]	; 0x24
   5de44:	addeq	r9, sp, #60	; 0x3c
   5de48:	streq	r3, [sp, #60]	; 0x3c
   5de4c:	ldr	r3, [r4, #20]
   5de50:	cmp	r3, sl
   5de54:	bgt	5dfd8 <fputs@plt+0x4cf34>
   5de58:	ldr	r3, [r6]
   5de5c:	mov	r1, fp
   5de60:	mov	r0, r5
   5de64:	str	r3, [sp]
   5de68:	mov	r3, #0
   5de6c:	ldr	r2, [r6, #28]
   5de70:	bl	26384 <fputs@plt+0x152e0>
   5de74:	ldr	r3, [r5, #72]	; 0x48
   5de78:	add	r3, r3, #1
   5de7c:	str	r3, [r5, #72]	; 0x48
   5de80:	ldr	r3, [sp, #28]
   5de84:	cmp	r3, #0
   5de88:	beq	5debc <fputs@plt+0x4ce18>
   5de8c:	ldr	r3, [sp, #36]	; 0x24
   5de90:	mov	r2, r6
   5de94:	mov	r1, fp
   5de98:	mov	r0, r5
   5de9c:	stm	sp, {r4, r9}
   5dea0:	str	r3, [sp, #16]
   5dea4:	mvn	r3, #0
   5dea8:	str	r3, [sp, #12]
   5deac:	ldr	r3, [sp, #28]
   5deb0:	str	r3, [sp, #8]
   5deb4:	ldr	r3, [sp, #52]	; 0x34
   5deb8:	bl	31588 <fputs@plt+0x204e4>
   5debc:	ldr	r3, [sp, #32]
   5dec0:	cmp	r3, #0
   5dec4:	beq	5df44 <fputs@plt+0x4cea0>
   5dec8:	ldr	r3, [r5, #416]	; 0x1a0
   5decc:	cmp	r3, #0
   5ded0:	moveq	r3, r5
   5ded4:	ldr	r3, [r3, #532]	; 0x214
   5ded8:	cmp	r3, #0
   5dedc:	beq	5df14 <fputs@plt+0x4ce70>
   5dee0:	ldr	r3, [r3]
   5dee4:	ldr	r2, [r4, #28]
   5dee8:	cmp	r3, r2
   5deec:	bne	5defc <fputs@plt+0x4ce58>
   5def0:	ldrb	r2, [r4, #25]
   5def4:	cmp	r2, #7
   5def8:	beq	5df44 <fputs@plt+0x4cea0>
   5defc:	ldr	r2, [r4, #32]
   5df00:	cmp	r3, r2
   5df04:	bne	5df14 <fputs@plt+0x4ce70>
   5df08:	ldrb	r3, [r4, #26]
   5df0c:	cmp	r3, #7
   5df10:	beq	5df44 <fputs@plt+0x4cea0>
   5df14:	ldr	r3, [sp, #36]	; 0x24
   5df18:	mov	r2, r6
   5df1c:	mov	r1, fp
   5df20:	mov	r0, r5
   5df24:	stm	sp, {r4, r9}
   5df28:	str	r3, [sp, #16]
   5df2c:	mov	r3, #1
   5df30:	str	r3, [sp, #12]
   5df34:	ldr	r3, [sp, #32]
   5df38:	str	r3, [sp, #8]
   5df3c:	ldr	r3, [sp, #52]	; 0x34
   5df40:	bl	31588 <fputs@plt+0x204e4>
   5df44:	mov	r0, r7
   5df48:	ldr	r1, [sp, #56]	; 0x38
   5df4c:	bl	1b744 <fputs@plt+0xa6a0>
   5df50:	b	5ddf0 <fputs@plt+0x4cd4c>
   5df54:	ldrb	r3, [r7, #69]	; 0x45
   5df58:	cmp	r3, #0
   5df5c:	bne	5dda4 <fputs@plt+0x4cd00>
   5df60:	cmp	r6, #0
   5df64:	bne	5ddf0 <fputs@plt+0x4cd4c>
   5df68:	mov	r0, r5
   5df6c:	bl	265dc <fputs@plt+0x15538>
   5df70:	ldr	r9, [r4, #20]
   5df74:	mov	sl, r0
   5df78:	ldr	r3, [r0, #32]
   5df7c:	add	r9, r9, r3
   5df80:	add	r3, r9, #1
   5df84:	add	r9, r4, #36	; 0x24
   5df88:	str	r3, [sp, #36]	; 0x24
   5df8c:	ldr	r3, [r4, #20]
   5df90:	cmp	r3, r6
   5df94:	bgt	5dfb0 <fputs@plt+0x4cf0c>
   5df98:	mvn	r3, #0
   5df9c:	ldrb	r2, [r4, #24]
   5dfa0:	mov	r1, #135	; 0x87
   5dfa4:	mov	r0, sl
   5dfa8:	bl	26ab4 <fputs@plt+0x15a10>
   5dfac:	b	5ddf0 <fputs@plt+0x4cd4c>
   5dfb0:	ldr	r2, [r9, r6, lsl #3]
   5dfb4:	mov	r1, #76	; 0x4c
   5dfb8:	mov	r0, sl
   5dfbc:	add	r6, r6, #1
   5dfc0:	ldr	r3, [sp, #28]
   5dfc4:	add	r2, r3, r2
   5dfc8:	ldr	r3, [sp, #36]	; 0x24
   5dfcc:	add	r2, r2, #1
   5dfd0:	bl	26ab4 <fputs@plt+0x15a10>
   5dfd4:	b	5df8c <fputs@plt+0x4cee8>
   5dfd8:	ldrsh	r3, [r8, #32]
   5dfdc:	ldr	r2, [r9, sl, lsl #2]
   5dfe0:	cmp	r2, r3
   5dfe4:	mvneq	r3, #0
   5dfe8:	streq	r3, [r9, sl, lsl #2]
   5dfec:	ldr	r3, [r7, #296]	; 0x128
   5dff0:	cmp	r3, #0
   5dff4:	beq	5e03c <fputs@plt+0x4cf98>
   5dff8:	ldr	r3, [sp, #52]	; 0x34
   5dffc:	mov	r0, r5
   5e000:	ldr	r1, [r6, #4]
   5e004:	cmp	r3, #0
   5e008:	ldrne	r2, [r3, #4]
   5e00c:	lslne	r3, sl, #1
   5e010:	ldrsheq	r2, [r6, #32]
   5e014:	ldrshne	r2, [r2, r3]
   5e018:	mov	r3, fp
   5e01c:	lsl	r2, r2, #4
   5e020:	ldr	r2, [r1, r2]
   5e024:	ldr	r1, [r6]
   5e028:	bl	357b8 <fputs@plt+0x24714>
   5e02c:	sub	r3, r0, #2
   5e030:	clz	r3, r3
   5e034:	lsr	r3, r3, #5
   5e038:	str	r3, [sp, #36]	; 0x24
   5e03c:	add	sl, sl, #1
   5e040:	b	5de4c <fputs@plt+0x4cda8>
   5e044:	mov	r2, r3
   5e048:	mov	r1, r3
   5e04c:	mov	r0, r7
   5e050:	bl	278f4 <fputs@plt+0x16850>
   5e054:	subs	r9, r0, #0
   5e058:	beq	5e144 <fputs@plt+0x4d0a0>
   5e05c:	ldr	r3, [r6]
   5e060:	ldr	r2, [r3]
   5e064:	str	r2, [r9, #16]
   5e068:	ldrh	r2, [r3, #36]	; 0x24
   5e06c:	str	r3, [r9, #24]
   5e070:	add	r2, r2, #1
   5e074:	strh	r2, [r3, #36]	; 0x24
   5e078:	ldr	r3, [r5, #72]	; 0x48
   5e07c:	add	r2, r3, #1
   5e080:	str	r2, [r5, #72]	; 0x48
   5e084:	str	r3, [r9, #52]	; 0x34
   5e088:	ldr	r3, [sp, #32]
   5e08c:	cmp	r3, #0
   5e090:	beq	5e0c4 <fputs@plt+0x4d020>
   5e094:	mvn	r3, #0
   5e098:	mov	r2, r8
   5e09c:	str	r6, [sp]
   5e0a0:	mov	r1, r9
   5e0a4:	mov	r0, r5
   5e0a8:	str	r3, [sp, #12]
   5e0ac:	ldr	r3, [sp, #32]
   5e0b0:	str	r3, [sp, #8]
   5e0b4:	ldr	r3, [sp, #60]	; 0x3c
   5e0b8:	str	r3, [sp, #4]
   5e0bc:	ldr	r3, [sp, #56]	; 0x38
   5e0c0:	bl	52b28 <fputs@plt+0x41a84>
   5e0c4:	ldr	r3, [sp, #28]
   5e0c8:	cmp	r3, #0
   5e0cc:	beq	5e134 <fputs@plt+0x4d090>
   5e0d0:	ldr	r3, [sp, #104]	; 0x68
   5e0d4:	mov	r2, r8
   5e0d8:	mov	r1, r9
   5e0dc:	mov	r0, r5
   5e0e0:	cmp	r3, #0
   5e0e4:	moveq	r3, r6
   5e0e8:	addne	r3, r6, #1
   5e0ec:	ldrb	sl, [r3, #25]
   5e0f0:	mov	r3, #1
   5e0f4:	str	r6, [sp]
   5e0f8:	str	r3, [sp, #12]
   5e0fc:	ldr	r3, [sp, #28]
   5e100:	str	r3, [sp, #8]
   5e104:	ldr	r3, [sp, #60]	; 0x3c
   5e108:	str	r3, [sp, #4]
   5e10c:	ldr	r3, [sp, #56]	; 0x38
   5e110:	bl	52b28 <fputs@plt+0x41a84>
   5e114:	ldrb	r3, [r6, #24]
   5e118:	cmp	r3, #0
   5e11c:	bne	5e134 <fputs@plt+0x4d090>
   5e120:	sub	sl, sl, #7
   5e124:	tst	sl, #253	; 0xfd
   5e128:	beq	5e134 <fputs@plt+0x4d090>
   5e12c:	mov	r0, r5
   5e130:	bl	14fd4 <fputs@plt+0x3f30>
   5e134:	mov	r1, r9
   5e138:	mov	r0, r7
   5e13c:	str	r4, [r9, #16]
   5e140:	bl	1fdc0 <fputs@plt+0xed1c>
   5e144:	mov	r0, r7
   5e148:	ldr	r1, [sp, #60]	; 0x3c
   5e14c:	bl	1b744 <fputs@plt+0xa6a0>
   5e150:	b	5dd2c <fputs@plt+0x4cc88>
   5e154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e158:	sub	sp, sp, #212	; 0xd4
   5e15c:	mov	r8, #0
   5e160:	mov	r4, r0
   5e164:	mov	fp, r2
   5e168:	mov	r2, #20
   5e16c:	str	r3, [sp, #36]	; 0x24
   5e170:	ldr	r3, [r0]
   5e174:	add	r0, sp, #156	; 0x9c
   5e178:	str	r1, [sp, #104]	; 0x68
   5e17c:	mov	r1, r8
   5e180:	str	r3, [sp, #48]	; 0x30
   5e184:	str	r8, [sp, #144]	; 0x90
   5e188:	str	r8, [sp, #148]	; 0x94
   5e18c:	bl	10e88 <memset@plt>
   5e190:	ldr	r0, [r4, #68]	; 0x44
   5e194:	cmp	r0, r8
   5e198:	bne	5fa74 <fputs@plt+0x4e9d0>
   5e19c:	ldr	r3, [sp, #48]	; 0x30
   5e1a0:	ldrb	r3, [r3, #69]	; 0x45
   5e1a4:	cmp	r3, r8
   5e1a8:	str	r3, [sp, #76]	; 0x4c
   5e1ac:	bne	5fa70 <fputs@plt+0x4e9cc>
   5e1b0:	cmp	fp, r8
   5e1b4:	streq	fp, [sp, #40]	; 0x28
   5e1b8:	beq	5e1f4 <fputs@plt+0x4d150>
   5e1bc:	ldr	r3, [fp, #8]
   5e1c0:	tst	r3, #256	; 0x100
   5e1c4:	beq	5e7a0 <fputs@plt+0x4d6fc>
   5e1c8:	ldr	r3, [fp, #48]	; 0x30
   5e1cc:	cmp	r3, r8
   5e1d0:	bne	5e7a0 <fputs@plt+0x4d6fc>
   5e1d4:	ldr	r3, [fp]
   5e1d8:	mov	r1, fp
   5e1dc:	ldr	r0, [sp, #48]	; 0x30
   5e1e0:	str	r3, [sp, #40]	; 0x28
   5e1e4:	ldr	r3, [sp, #76]	; 0x4c
   5e1e8:	str	r3, [fp]
   5e1ec:	bl	1f4a8 <fputs@plt+0xe404>
   5e1f0:	ldr	fp, [sp, #76]	; 0x4c
   5e1f4:	ldr	r3, [sp, #104]	; 0x68
   5e1f8:	ldr	r8, [r3, #16]
   5e1fc:	cmp	r8, #0
   5e200:	beq	5f000 <fputs@plt+0x4df5c>
   5e204:	mov	r1, r3
   5e208:	mov	r0, r4
   5e20c:	bl	5dbd0 <fputs@plt+0x4cb2c>
   5e210:	subs	sl, r0, #0
   5e214:	beq	5ec60 <fputs@plt+0x4dbbc>
   5e218:	ldr	r0, [sp, #48]	; 0x30
   5e21c:	ldr	r1, [sl, #64]	; 0x40
   5e220:	bl	19670 <fputs@plt+0x85cc>
   5e224:	ldr	r3, [sp, #48]	; 0x30
   5e228:	mov	r1, #18
   5e22c:	str	r0, [sp, #80]	; 0x50
   5e230:	ldr	r3, [r3, #16]
   5e234:	ldr	r3, [r3, r0, lsl #4]
   5e238:	mov	r0, r4
   5e23c:	str	r3, [sp]
   5e240:	mov	r3, #0
   5e244:	ldr	r2, [sl]
   5e248:	bl	2f298 <fputs@plt+0x1e1f4>
   5e24c:	subs	r5, r0, #0
   5e250:	bne	5ec60 <fputs@plt+0x4dbbc>
   5e254:	ldrb	r3, [sl, #42]	; 0x2a
   5e258:	mov	r2, #108	; 0x6c
   5e25c:	mov	r1, sl
   5e260:	mov	r0, r4
   5e264:	str	r3, [sp, #108]	; 0x6c
   5e268:	add	r3, sp, #152	; 0x98
   5e26c:	str	r3, [sp]
   5e270:	mov	r3, r5
   5e274:	bl	1b440 <fputs@plt+0xa39c>
   5e278:	ldr	r3, [sl, #12]
   5e27c:	mov	r1, sl
   5e280:	str	r0, [sp, #84]	; 0x54
   5e284:	mov	r0, r4
   5e288:	str	r3, [sp, #72]	; 0x48
   5e28c:	bl	463a4 <fputs@plt+0x35300>
   5e290:	subs	r8, r0, #0
   5e294:	bne	5ec60 <fputs@plt+0x4dbbc>
   5e298:	mov	r1, sl
   5e29c:	mov	r0, r4
   5e2a0:	ldr	r2, [sp, #152]	; 0x98
   5e2a4:	bl	30bec <fputs@plt+0x1fb48>
   5e2a8:	cmp	r0, #0
   5e2ac:	bne	5f000 <fputs@plt+0x4df5c>
   5e2b0:	mov	r0, r4
   5e2b4:	bl	265dc <fputs@plt+0x15538>
   5e2b8:	subs	r9, r0, #0
   5e2bc:	beq	5ec60 <fputs@plt+0x4dbbc>
   5e2c0:	ldrb	r3, [r4, #18]
   5e2c4:	mov	r0, r4
   5e2c8:	cmp	r3, #0
   5e2cc:	ldrbeq	r3, [r9, #89]	; 0x59
   5e2d0:	orreq	r3, r3, #4
   5e2d4:	strbeq	r3, [r9, #89]	; 0x59
   5e2d8:	ldrd	r2, [sp, #80]	; 0x50
   5e2dc:	orrs	r3, fp, r3
   5e2e0:	movne	r1, #1
   5e2e4:	moveq	r1, #0
   5e2e8:	bl	48fa8 <fputs@plt+0x37f04>
   5e2ec:	ldr	r3, [sp, #36]	; 0x24
   5e2f0:	cmp	r3, #0
   5e2f4:	bne	5e870 <fputs@plt+0x4d7cc>
   5e2f8:	cmp	fp, #0
   5e2fc:	beq	5e870 <fputs@plt+0x4d7cc>
   5e300:	ldr	r3, [r4, #536]	; 0x218
   5e304:	cmp	r3, #0
   5e308:	bne	5e870 <fputs@plt+0x4d7cc>
   5e30c:	ldr	r3, [fp, #64]	; 0x40
   5e310:	cmp	r3, #0
   5e314:	bne	5e870 <fputs@plt+0x4d7cc>
   5e318:	ldr	r3, [r4]
   5e31c:	mov	r1, sl
   5e320:	mov	r0, r4
   5e324:	str	r3, [sp, #88]	; 0x58
   5e328:	bl	15624 <fputs@plt+0x4580>
   5e32c:	cmp	r0, #0
   5e330:	bne	5e870 <fputs@plt+0x4d7cc>
   5e334:	ldrb	r3, [sl, #42]	; 0x2a
   5e338:	tst	r3, #16
   5e33c:	bne	5e870 <fputs@plt+0x4d7cc>
   5e340:	ldr	r3, [sp, #248]	; 0xf8
   5e344:	cmp	r3, #10
   5e348:	ldrne	r3, [sp, #248]	; 0xf8
   5e34c:	bne	5e36c <fputs@plt+0x4d2c8>
   5e350:	ldrsh	r3, [sl, #32]
   5e354:	cmp	r3, #0
   5e358:	movlt	r3, #2
   5e35c:	blt	5e36c <fputs@plt+0x4d2c8>
   5e360:	ldrb	r3, [sl, #43]	; 0x2b
   5e364:	cmp	r3, #10
   5e368:	moveq	r3, #2
   5e36c:	ldr	r2, [fp, #28]
   5e370:	str	r3, [sp, #52]	; 0x34
   5e374:	ldr	r3, [r2]
   5e378:	cmp	r3, #1
   5e37c:	bne	5e870 <fputs@plt+0x4d7cc>
   5e380:	ldr	r3, [r2, #28]
   5e384:	cmp	r3, #0
   5e388:	bne	5e870 <fputs@plt+0x4d7cc>
   5e38c:	ldr	r3, [fp, #32]
   5e390:	cmp	r3, #0
   5e394:	bne	5e870 <fputs@plt+0x4d7cc>
   5e398:	ldr	r3, [fp, #44]	; 0x2c
   5e39c:	cmp	r3, #0
   5e3a0:	bne	5e870 <fputs@plt+0x4d7cc>
   5e3a4:	ldr	r3, [fp, #36]	; 0x24
   5e3a8:	cmp	r3, #0
   5e3ac:	bne	5e870 <fputs@plt+0x4d7cc>
   5e3b0:	ldr	r3, [fp, #56]	; 0x38
   5e3b4:	cmp	r3, #0
   5e3b8:	bne	5e870 <fputs@plt+0x4d7cc>
   5e3bc:	ldr	r3, [fp, #48]	; 0x30
   5e3c0:	cmp	r3, #0
   5e3c4:	bne	5e870 <fputs@plt+0x4d7cc>
   5e3c8:	ldr	r3, [fp, #8]
   5e3cc:	tst	r3, #1
   5e3d0:	bne	5e870 <fputs@plt+0x4d7cc>
   5e3d4:	ldr	r3, [fp]
   5e3d8:	ldr	r1, [r3]
   5e3dc:	cmp	r1, #1
   5e3e0:	bne	5e870 <fputs@plt+0x4d7cc>
   5e3e4:	ldr	r3, [r3, #4]
   5e3e8:	ldr	r3, [r3]
   5e3ec:	ldrb	r3, [r3]
   5e3f0:	cmp	r3, #158	; 0x9e
   5e3f4:	bne	5e870 <fputs@plt+0x4d7cc>
   5e3f8:	add	r2, r2, #8
   5e3fc:	mov	r1, #0
   5e400:	mov	r0, r4
   5e404:	bl	5ce2c <fputs@plt+0x4bd88>
   5e408:	cmp	sl, r0
   5e40c:	cmpne	r0, #0
   5e410:	str	r0, [sp, #44]	; 0x2c
   5e414:	beq	5e870 <fputs@plt+0x4d7cc>
   5e418:	ldrb	r1, [r0, #42]	; 0x2a
   5e41c:	ldrb	r3, [sl, #42]	; 0x2a
   5e420:	eor	r2, r1, #32
   5e424:	ubfx	r2, r2, #5, #1
   5e428:	eor	r3, r3, #32
   5e42c:	ubfx	r3, r3, #5, #1
   5e430:	cmp	r3, r2
   5e434:	bne	5e870 <fputs@plt+0x4d7cc>
   5e438:	tst	r1, #16
   5e43c:	bne	5e870 <fputs@plt+0x4d7cc>
   5e440:	ldr	r5, [r0, #12]
   5e444:	cmp	r5, #0
   5e448:	bne	5e870 <fputs@plt+0x4d7cc>
   5e44c:	ldrsh	r6, [sl, #34]	; 0x22
   5e450:	ldrsh	r3, [r0, #34]	; 0x22
   5e454:	cmp	r3, r6
   5e458:	bne	5e870 <fputs@plt+0x4d7cc>
   5e45c:	ldrsh	r2, [sl, #32]
   5e460:	ldrsh	r3, [r0, #32]
   5e464:	cmp	r2, r3
   5e468:	bne	5e870 <fputs@plt+0x4d7cc>
   5e46c:	cmp	r5, r6
   5e470:	blt	5e7ac <fputs@plt+0x4d708>
   5e474:	ldr	r5, [sl, #8]
   5e478:	mov	r3, #0
   5e47c:	str	r3, [sp, #60]	; 0x3c
   5e480:	cmp	r5, #0
   5e484:	bne	5e84c <fputs@plt+0x4d7a8>
   5e488:	ldr	r1, [sl, #24]
   5e48c:	cmp	r1, #0
   5e490:	beq	5e4ac <fputs@plt+0x4d408>
   5e494:	ldr	r3, [sp, #44]	; 0x2c
   5e498:	mvn	r2, #0
   5e49c:	ldr	r0, [r3, #24]
   5e4a0:	bl	1a89c <fputs@plt+0x97f8>
   5e4a4:	cmp	r0, #0
   5e4a8:	bne	5e870 <fputs@plt+0x4d7cc>
   5e4ac:	ldr	r3, [sp, #88]	; 0x58
   5e4b0:	ldr	r7, [r3, #24]
   5e4b4:	tst	r7, #524288	; 0x80000
   5e4b8:	beq	5e4c8 <fputs@plt+0x4d424>
   5e4bc:	ldr	r3, [sl, #16]
   5e4c0:	cmp	r3, #0
   5e4c4:	bne	5e870 <fputs@plt+0x4d7cc>
   5e4c8:	ands	r7, r7, #128	; 0x80
   5e4cc:	bne	5e870 <fputs@plt+0x4d7cc>
   5e4d0:	ldr	r3, [sp, #44]	; 0x2c
   5e4d4:	ldr	r0, [sp, #88]	; 0x58
   5e4d8:	ldr	r1, [r3, #64]	; 0x40
   5e4dc:	bl	19670 <fputs@plt+0x85cc>
   5e4e0:	str	r0, [sp, #92]	; 0x5c
   5e4e4:	mov	r0, r4
   5e4e8:	bl	265dc <fputs@plt+0x15538>
   5e4ec:	mov	r5, r0
   5e4f0:	mov	r0, r4
   5e4f4:	ldr	r1, [sp, #92]	; 0x5c
   5e4f8:	bl	48f58 <fputs@plt+0x37eb4>
   5e4fc:	ldr	r6, [r4, #72]	; 0x48
   5e500:	mov	r2, sl
   5e504:	mov	r0, r4
   5e508:	ldr	r1, [sp, #80]	; 0x50
   5e50c:	add	r3, r6, #1
   5e510:	str	r3, [sp, #64]	; 0x40
   5e514:	add	r3, r6, #2
   5e518:	str	r3, [r4, #72]	; 0x48
   5e51c:	bl	1d068 <fputs@plt+0xbfc4>
   5e520:	str	r0, [sp, #100]	; 0x64
   5e524:	mov	r0, r4
   5e528:	bl	149d0 <fputs@plt+0x392c>
   5e52c:	str	r0, [sp, #68]	; 0x44
   5e530:	mov	r0, r4
   5e534:	bl	149d0 <fputs@plt+0x392c>
   5e538:	mov	r3, #55	; 0x37
   5e53c:	add	r1, r6, #1
   5e540:	ldr	r2, [sp, #80]	; 0x50
   5e544:	str	r3, [sp]
   5e548:	mov	r3, sl
   5e54c:	str	r0, [sp, #56]	; 0x38
   5e550:	mov	r0, r4
   5e554:	bl	31294 <fputs@plt+0x201f0>
   5e558:	ldr	r3, [sp, #88]	; 0x58
   5e55c:	ldr	r3, [r3, #24]
   5e560:	tst	r3, #134217728	; 0x8000000
   5e564:	strne	r7, [sp, #60]	; 0x3c
   5e568:	bne	5e5d4 <fputs@plt+0x4d530>
   5e56c:	ldrsh	r3, [sl, #32]
   5e570:	cmp	r3, #0
   5e574:	bge	5e584 <fputs@plt+0x4d4e0>
   5e578:	ldr	r3, [sl, #8]
   5e57c:	cmp	r3, #0
   5e580:	bne	5e5a0 <fputs@plt+0x4d4fc>
   5e584:	ldr	r3, [sp, #60]	; 0x3c
   5e588:	cmp	r3, #0
   5e58c:	bne	5e5a0 <fputs@plt+0x4d4fc>
   5e590:	ldr	r3, [sp, #52]	; 0x34
   5e594:	sub	r3, r3, #1
   5e598:	cmp	r3, #1
   5e59c:	bls	5e5d4 <fputs@plt+0x4d530>
   5e5a0:	mov	r3, #0
   5e5a4:	add	r2, r6, #1
   5e5a8:	mov	r1, #108	; 0x6c
   5e5ac:	mov	r0, r5
   5e5b0:	bl	26ab4 <fputs@plt+0x15a10>
   5e5b4:	mov	r7, r0
   5e5b8:	mov	r1, #13
   5e5bc:	mov	r0, r5
   5e5c0:	bl	265c0 <fputs@plt+0x1551c>
   5e5c4:	mov	r1, r7
   5e5c8:	str	r0, [sp, #60]	; 0x3c
   5e5cc:	mov	r0, r5
   5e5d0:	bl	1b664 <fputs@plt+0xa5c0>
   5e5d4:	ldr	r3, [sp, #44]	; 0x2c
   5e5d8:	ldrb	r7, [r3, #42]	; 0x2a
   5e5dc:	ands	r7, r7, #32
   5e5e0:	bne	5e978 <fputs@plt+0x4d8d4>
   5e5e4:	mov	r3, #54	; 0x36
   5e5e8:	mov	r1, r6
   5e5ec:	ldr	r2, [sp, #92]	; 0x5c
   5e5f0:	mov	r0, r4
   5e5f4:	str	r3, [sp]
   5e5f8:	ldr	r3, [sp, #44]	; 0x2c
   5e5fc:	bl	31294 <fputs@plt+0x201f0>
   5e600:	mov	r3, r7
   5e604:	mov	r2, r6
   5e608:	mov	r1, #108	; 0x6c
   5e60c:	mov	r0, r5
   5e610:	bl	26ab4 <fputs@plt+0x15a10>
   5e614:	ldrsh	r3, [sl, #32]
   5e618:	str	r0, [sp, #96]	; 0x60
   5e61c:	cmp	r3, #0
   5e620:	blt	5e94c <fputs@plt+0x4d8a8>
   5e624:	mov	r2, r6
   5e628:	mov	r1, #103	; 0x67
   5e62c:	ldr	r3, [sp, #56]	; 0x38
   5e630:	mov	r0, r5
   5e634:	bl	26ab4 <fputs@plt+0x15a10>
   5e638:	ldr	r3, [sp, #56]	; 0x38
   5e63c:	add	r2, r6, #1
   5e640:	mov	r1, #70	; 0x46
   5e644:	mov	r8, r0
   5e648:	mov	r0, r5
   5e64c:	str	r3, [sp]
   5e650:	mov	r3, r7
   5e654:	bl	2654c <fputs@plt+0x154a8>
   5e658:	mov	r7, r0
   5e65c:	mov	r2, sl
   5e660:	ldr	r1, [sp, #52]	; 0x34
   5e664:	mov	r0, r4
   5e668:	bl	370bc <fputs@plt+0x26018>
   5e66c:	mov	r1, r7
   5e670:	mov	r0, r5
   5e674:	bl	1b664 <fputs@plt+0xa5c0>
   5e678:	ldr	r3, [sp, #100]	; 0x64
   5e67c:	cmp	r3, #0
   5e680:	ble	5e698 <fputs@plt+0x4d5f4>
   5e684:	mov	r1, #137	; 0x89
   5e688:	ldr	r0, [r4, #8]
   5e68c:	ldr	r3, [sp, #56]	; 0x38
   5e690:	ldr	r2, [sp, #100]	; 0x64
   5e694:	bl	26ab4 <fputs@plt+0x15a10>
   5e698:	mov	r7, #0
   5e69c:	mov	r2, r6
   5e6a0:	ldr	r3, [sp, #68]	; 0x44
   5e6a4:	mov	r1, #102	; 0x66
   5e6a8:	mov	r0, r5
   5e6ac:	bl	26ab4 <fputs@plt+0x15a10>
   5e6b0:	str	r7, [sp, #8]
   5e6b4:	add	r2, r6, #1
   5e6b8:	mov	r1, #75	; 0x4b
   5e6bc:	ldr	r3, [sl]
   5e6c0:	mov	r0, r5
   5e6c4:	str	r3, [sp, #4]
   5e6c8:	ldr	r3, [sp, #56]	; 0x38
   5e6cc:	str	r3, [sp]
   5e6d0:	ldr	r3, [sp, #68]	; 0x44
   5e6d4:	bl	2666c <fputs@plt+0x155c8>
   5e6d8:	mov	r1, #11
   5e6dc:	mov	r0, r5
   5e6e0:	bl	18814 <fputs@plt+0x7770>
   5e6e4:	mov	r3, r8
   5e6e8:	mov	r2, r6
   5e6ec:	mov	r1, #7
   5e6f0:	mov	r0, r5
   5e6f4:	bl	26ab4 <fputs@plt+0x15a10>
   5e6f8:	mov	r3, r7
   5e6fc:	mov	r2, r6
   5e700:	mov	r1, #61	; 0x3d
   5e704:	mov	r0, r5
   5e708:	bl	26ab4 <fputs@plt+0x15a10>
   5e70c:	mov	r3, r7
   5e710:	add	r2, r6, #1
   5e714:	mov	r1, #61	; 0x3d
   5e718:	mov	r0, r5
   5e71c:	bl	26ab4 <fputs@plt+0x15a10>
   5e720:	ldr	r8, [sl, #8]
   5e724:	cmp	r8, #0
   5e728:	bne	5e9c4 <fputs@plt+0x4d920>
   5e72c:	ldr	r3, [sp, #96]	; 0x60
   5e730:	cmp	r3, #0
   5e734:	beq	5e744 <fputs@plt+0x4d6a0>
   5e738:	mov	r1, r3
   5e73c:	mov	r0, r5
   5e740:	bl	1b664 <fputs@plt+0xa5c0>
   5e744:	mov	r0, r4
   5e748:	ldr	r1, [sp, #56]	; 0x38
   5e74c:	bl	19530 <fputs@plt+0x848c>
   5e750:	mov	r0, r4
   5e754:	ldr	r1, [sp, #68]	; 0x44
   5e758:	bl	19530 <fputs@plt+0x848c>
   5e75c:	ldr	r3, [sp, #60]	; 0x3c
   5e760:	cmp	r3, #0
   5e764:	beq	5f464 <fputs@plt+0x4e3c0>
   5e768:	mov	r3, #0
   5e76c:	mov	r1, #21
   5e770:	mov	r2, r3
   5e774:	mov	r0, r5
   5e778:	bl	26ab4 <fputs@plt+0x15a10>
   5e77c:	mov	r0, r5
   5e780:	ldr	r1, [sp, #60]	; 0x3c
   5e784:	bl	1b664 <fputs@plt+0xa5c0>
   5e788:	mov	r3, #0
   5e78c:	mov	r1, #61	; 0x3d
   5e790:	ldr	r2, [sp, #64]	; 0x40
   5e794:	mov	r0, r5
   5e798:	bl	26ab4 <fputs@plt+0x15a10>
   5e79c:	b	5e870 <fputs@plt+0x4d7cc>
   5e7a0:	ldr	r3, [sp, #76]	; 0x4c
   5e7a4:	str	r3, [sp, #40]	; 0x28
   5e7a8:	b	5e1f4 <fputs@plt+0x4d150>
   5e7ac:	ldr	r3, [sp, #44]	; 0x2c
   5e7b0:	lsl	r7, r5, #4
   5e7b4:	ldr	r8, [sl, #4]
   5e7b8:	ldr	r3, [r3, #4]
   5e7bc:	add	r8, r8, r7
   5e7c0:	ldrb	r2, [r8, #13]
   5e7c4:	add	r7, r3, r7
   5e7c8:	ldrb	r3, [r7, #13]
   5e7cc:	cmp	r2, r3
   5e7d0:	bne	5e870 <fputs@plt+0x4d7cc>
   5e7d4:	ldr	r1, [r7, #8]
   5e7d8:	ldr	r0, [r8, #8]
   5e7dc:	bl	22ff0 <fputs@plt+0x11f4c>
   5e7e0:	cmp	r0, #0
   5e7e4:	bne	5e870 <fputs@plt+0x4d7cc>
   5e7e8:	ldrb	r3, [r8, #12]
   5e7ec:	cmp	r3, #0
   5e7f0:	beq	5e800 <fputs@plt+0x4d75c>
   5e7f4:	ldrb	r3, [r7, #12]
   5e7f8:	cmp	r3, #0
   5e7fc:	beq	5e870 <fputs@plt+0x4d7cc>
   5e800:	cmp	r5, #0
   5e804:	ble	5e844 <fputs@plt+0x4d7a0>
   5e808:	ldr	r0, [r7, #4]
   5e80c:	ldr	r3, [r8, #4]
   5e810:	clz	r2, r0
   5e814:	lsr	r2, r2, #5
   5e818:	clz	r1, r3
   5e81c:	lsr	r1, r1, #5
   5e820:	cmp	r1, r2
   5e824:	bne	5e870 <fputs@plt+0x4d7cc>
   5e828:	cmp	r3, #0
   5e82c:	beq	5e844 <fputs@plt+0x4d7a0>
   5e830:	ldr	r1, [r0, #8]
   5e834:	ldr	r0, [r3, #8]
   5e838:	bl	11080 <strcmp@plt>
   5e83c:	cmp	r0, #0
   5e840:	bne	5e870 <fputs@plt+0x4d7cc>
   5e844:	add	r5, r5, #1
   5e848:	b	5e46c <fputs@plt+0x4d3c8>
   5e84c:	ldrb	r3, [r5, #54]	; 0x36
   5e850:	cmp	r3, #0
   5e854:	ldr	r3, [sp, #60]	; 0x3c
   5e858:	movne	r3, #1
   5e85c:	str	r3, [sp, #60]	; 0x3c
   5e860:	ldr	r3, [sp, #44]	; 0x2c
   5e864:	ldr	r6, [r3, #8]
   5e868:	cmp	r6, #0
   5e86c:	bne	5e930 <fputs@plt+0x4d88c>
   5e870:	mov	r2, sl
   5e874:	mov	r0, r4
   5e878:	ldr	r1, [sp, #80]	; 0x50
   5e87c:	bl	1d068 <fputs@plt+0xbfc4>
   5e880:	ldr	r2, [r4, #76]	; 0x4c
   5e884:	str	r0, [sp, #100]	; 0x64
   5e888:	add	r3, r2, #1
   5e88c:	str	r3, [sp, #88]	; 0x58
   5e890:	ldrsh	r3, [sl, #34]	; 0x22
   5e894:	str	r3, [sp, #52]	; 0x34
   5e898:	add	r3, r3, #1
   5e89c:	add	r3, r3, r2
   5e8a0:	str	r3, [r4, #76]	; 0x4c
   5e8a4:	ldrb	r5, [sl, #42]	; 0x2a
   5e8a8:	tst	r5, #16
   5e8ac:	mvn	r5, r5
   5e8b0:	ldreq	r3, [sp, #88]	; 0x58
   5e8b4:	addne	r3, r3, #1
   5e8b8:	addne	r2, r2, #2
   5e8bc:	ubfx	r5, r5, #7, #1
   5e8c0:	strne	r3, [r4, #76]	; 0x4c
   5e8c4:	strne	r2, [sp, #44]	; 0x2c
   5e8c8:	streq	r3, [sp, #44]	; 0x2c
   5e8cc:	ldr	r3, [sp, #108]	; 0x6c
   5e8d0:	and	r3, r3, #32
   5e8d4:	str	r3, [sp, #124]	; 0x7c
   5e8d8:	ldr	r3, [sp, #36]	; 0x24
   5e8dc:	cmp	r3, #0
   5e8e0:	beq	5ec74 <fputs@plt+0x4dbd0>
   5e8e4:	ldr	r3, [r3, #4]
   5e8e8:	mvn	r1, #0
   5e8ec:	str	r3, [sp, #60]	; 0x3c
   5e8f0:	mov	r3, #0
   5e8f4:	ldr	r2, [sp, #60]	; 0x3c
   5e8f8:	cmp	r2, r3
   5e8fc:	bgt	5eba8 <fputs@plt+0x4db04>
   5e900:	mvn	r3, #0
   5e904:	mov	r6, #0
   5e908:	str	r3, [sp, #56]	; 0x38
   5e90c:	ldr	r3, [sp, #60]	; 0x3c
   5e910:	cmp	r3, r6
   5e914:	ble	5ec7c <fputs@plt+0x4dbd8>
   5e918:	ldr	r3, [sp, #36]	; 0x24
   5e91c:	mov	r7, #0
   5e920:	ldr	r3, [r3]
   5e924:	add	r2, r3, r6, lsl #3
   5e928:	ldr	r8, [r3, r6, lsl #3]
   5e92c:	b	5ec0c <fputs@plt+0x4db68>
   5e930:	mov	r1, r6
   5e934:	mov	r0, r5
   5e938:	bl	2301c <fputs@plt+0x11f78>
   5e93c:	cmp	r0, #0
   5e940:	bne	5fa7c <fputs@plt+0x4e9d8>
   5e944:	ldr	r6, [r6, #20]
   5e948:	b	5e868 <fputs@plt+0x4d7c4>
   5e94c:	ldr	r3, [sl, #8]
   5e950:	mov	r0, r5
   5e954:	cmp	r3, #0
   5e958:	ldr	r3, [sp, #56]	; 0x38
   5e95c:	addeq	r2, r6, #1
   5e960:	moveq	r1, #74	; 0x4a
   5e964:	movne	r2, r6
   5e968:	movne	r1, #103	; 0x67
   5e96c:	bl	26ab4 <fputs@plt+0x15a10>
   5e970:	mov	r8, r0
   5e974:	b	5e698 <fputs@plt+0x4d5f4>
   5e978:	ldr	r3, [sl]
   5e97c:	mov	r0, r4
   5e980:	ldr	r1, [sp, #80]	; 0x50
   5e984:	str	r3, [sp]
   5e988:	mov	r3, #1
   5e98c:	ldr	r2, [sl, #28]
   5e990:	bl	26384 <fputs@plt+0x152e0>
   5e994:	ldr	r3, [sp, #44]	; 0x2c
   5e998:	mov	r0, r4
   5e99c:	ldr	r2, [sp, #44]	; 0x2c
   5e9a0:	ldr	r1, [sp, #92]	; 0x5c
   5e9a4:	ldr	r3, [r3]
   5e9a8:	str	r3, [sp]
   5e9ac:	mov	r3, #0
   5e9b0:	ldr	r2, [r2, #28]
   5e9b4:	bl	26384 <fputs@plt+0x152e0>
   5e9b8:	mov	r3, #0
   5e9bc:	str	r3, [sp, #96]	; 0x60
   5e9c0:	b	5e720 <fputs@plt+0x4d67c>
   5e9c4:	ldr	r3, [sp, #44]	; 0x2c
   5e9c8:	ldr	r3, [r3, #8]
   5e9cc:	str	r3, [sp, #52]	; 0x34
   5e9d0:	ldr	r3, [sp, #52]	; 0x34
   5e9d4:	cmp	r3, #0
   5e9d8:	bne	5e9e8 <fputs@plt+0x4d944>
   5e9dc:	ldr	r3, [sp, #52]	; 0x34
   5e9e0:	ldr	r3, [r3, #44]	; 0x2c
   5e9e4:	udf	#0
   5e9e8:	mov	r0, r8
   5e9ec:	ldr	r1, [sp, #52]	; 0x34
   5e9f0:	bl	2301c <fputs@plt+0x11f78>
   5e9f4:	cmp	r0, #0
   5e9f8:	ldreq	r3, [sp, #52]	; 0x34
   5e9fc:	ldreq	r3, [r3, #20]
   5ea00:	beq	5e9cc <fputs@plt+0x4d928>
   5ea04:	ldr	r3, [sp, #92]	; 0x5c
   5ea08:	mov	r2, r6
   5ea0c:	mov	r1, #54	; 0x36
   5ea10:	mov	r0, r5
   5ea14:	str	r3, [sp]
   5ea18:	ldr	r3, [sp, #52]	; 0x34
   5ea1c:	ldr	r3, [r3, #44]	; 0x2c
   5ea20:	bl	2654c <fputs@plt+0x154a8>
   5ea24:	mov	r0, r4
   5ea28:	ldr	r1, [sp, #52]	; 0x34
   5ea2c:	bl	31270 <fputs@plt+0x201cc>
   5ea30:	mov	r1, #55	; 0x37
   5ea34:	mov	r0, r5
   5ea38:	ldr	r2, [sp, #64]	; 0x40
   5ea3c:	ldr	r3, [sp, #80]	; 0x50
   5ea40:	str	r3, [sp]
   5ea44:	ldr	r3, [r8, #44]	; 0x2c
   5ea48:	bl	2654c <fputs@plt+0x154a8>
   5ea4c:	mov	r1, r8
   5ea50:	mov	r0, r4
   5ea54:	bl	31270 <fputs@plt+0x201cc>
   5ea58:	mov	r1, #1
   5ea5c:	mov	r0, r5
   5ea60:	bl	18814 <fputs@plt+0x7770>
   5ea64:	mov	r3, #0
   5ea68:	mov	r2, r6
   5ea6c:	mov	r1, #108	; 0x6c
   5ea70:	mov	r0, r5
   5ea74:	bl	26ab4 <fputs@plt+0x15a10>
   5ea78:	mov	r2, r6
   5ea7c:	mov	r1, #101	; 0x65
   5ea80:	str	r0, [sp, #100]	; 0x64
   5ea84:	mov	r0, r5
   5ea88:	ldr	r3, [sp, #68]	; 0x44
   5ea8c:	bl	26ab4 <fputs@plt+0x15a10>
   5ea90:	ldr	r3, [sp, #88]	; 0x58
   5ea94:	ldr	r7, [r3, #24]
   5ea98:	ands	r7, r7, #134217728	; 0x8000000
   5ea9c:	ldrne	r3, [sp, #52]	; 0x34
   5eaa0:	movne	r7, #0
   5eaa4:	ldrhne	r3, [r3, #52]	; 0x34
   5eaa8:	bne	5eb70 <fputs@plt+0x4dacc>
   5eaac:	ldr	r3, [sp, #44]	; 0x2c
   5eab0:	ldrb	r3, [r3, #42]	; 0x2a
   5eab4:	tst	r3, #32
   5eab8:	beq	5eacc <fputs@plt+0x4da28>
   5eabc:	ldrb	r3, [r8, #55]	; 0x37
   5eac0:	and	r3, r3, #3
   5eac4:	cmp	r3, #2
   5eac8:	orreq	r7, r7, #1
   5eacc:	mov	r3, #1
   5ead0:	mov	r1, #110	; 0x6e
   5ead4:	ldr	r2, [sp, #64]	; 0x40
   5ead8:	mov	r0, r5
   5eadc:	str	r3, [sp]
   5eae0:	ldr	r3, [sp, #68]	; 0x44
   5eae4:	bl	2654c <fputs@plt+0x154a8>
   5eae8:	mov	r1, r7
   5eaec:	mov	r0, r5
   5eaf0:	bl	18814 <fputs@plt+0x7770>
   5eaf4:	ldr	r3, [sp, #100]	; 0x64
   5eaf8:	mov	r2, r6
   5eafc:	mov	r1, #7
   5eb00:	mov	r0, r5
   5eb04:	add	r3, r3, #1
   5eb08:	bl	26ab4 <fputs@plt+0x15a10>
   5eb0c:	mov	r0, r5
   5eb10:	ldr	r1, [sp, #100]	; 0x64
   5eb14:	bl	1b664 <fputs@plt+0xa5c0>
   5eb18:	mov	r3, #0
   5eb1c:	mov	r2, r6
   5eb20:	mov	r1, #61	; 0x3d
   5eb24:	mov	r0, r5
   5eb28:	bl	26ab4 <fputs@plt+0x15a10>
   5eb2c:	mov	r3, #0
   5eb30:	mov	r1, #61	; 0x3d
   5eb34:	ldr	r2, [sp, #64]	; 0x40
   5eb38:	mov	r0, r5
   5eb3c:	bl	26ab4 <fputs@plt+0x15a10>
   5eb40:	ldr	r8, [r8, #20]
   5eb44:	b	5e724 <fputs@plt+0x4d680>
   5eb48:	str	r3, [sp, #112]	; 0x70
   5eb4c:	ldr	r3, [sp, #52]	; 0x34
   5eb50:	ldr	r0, [pc, #3940]	; 5fabc <fputs@plt+0x4ea18>
   5eb54:	ldr	r2, [r3, #32]
   5eb58:	ldr	r1, [r2, r7, lsl #2]
   5eb5c:	bl	22ff0 <fputs@plt+0x11f4c>
   5eb60:	cmp	r0, #0
   5eb64:	bne	5eba0 <fputs@plt+0x4dafc>
   5eb68:	ldr	r3, [sp, #112]	; 0x70
   5eb6c:	add	r7, r7, #1
   5eb70:	cmp	r7, r3
   5eb74:	blt	5eb48 <fputs@plt+0x4daa4>
   5eb78:	bne	5eba0 <fputs@plt+0x4dafc>
   5eb7c:	mvn	r3, #0
   5eb80:	mov	r1, #105	; 0x69
   5eb84:	ldr	r2, [sp, #64]	; 0x40
   5eb88:	mov	r0, r5
   5eb8c:	mov	r7, #16
   5eb90:	str	r3, [sp]
   5eb94:	mov	r3, #0
   5eb98:	bl	2654c <fputs@plt+0x154a8>
   5eb9c:	b	5eaac <fputs@plt+0x4da08>
   5eba0:	mov	r7, #0
   5eba4:	b	5eaac <fputs@plt+0x4da08>
   5eba8:	ldr	r2, [sp, #36]	; 0x24
   5ebac:	ldr	r2, [r2]
   5ebb0:	add	r2, r2, r3, lsl #3
   5ebb4:	add	r3, r3, #1
   5ebb8:	str	r1, [r2, #4]
   5ebbc:	b	5e8f4 <fputs@plt+0x4d850>
   5ebc0:	ldr	r3, [sl, #4]
   5ebc4:	mov	r0, r8
   5ebc8:	str	r2, [sp, #64]	; 0x40
   5ebcc:	ldr	r1, [r3, r7, lsl #4]
   5ebd0:	bl	1233c <fputs@plt+0x1298>
   5ebd4:	cmp	r0, #0
   5ebd8:	ldr	r2, [sp, #64]	; 0x40
   5ebdc:	bne	5ec08 <fputs@plt+0x4db64>
   5ebe0:	ldrsh	r3, [sl, #32]
   5ebe4:	cmp	r6, r7
   5ebe8:	str	r7, [r2, #4]
   5ebec:	movne	r5, #0
   5ebf0:	ldr	r2, [sp, #56]	; 0x38
   5ebf4:	cmp	r3, r7
   5ebf8:	moveq	r2, r6
   5ebfc:	str	r2, [sp, #56]	; 0x38
   5ec00:	add	r6, r6, #1
   5ec04:	b	5e90c <fputs@plt+0x4d868>
   5ec08:	add	r7, r7, #1
   5ec0c:	ldr	r3, [sp, #52]	; 0x34
   5ec10:	cmp	r3, r7
   5ec14:	bgt	5ebc0 <fputs@plt+0x4db1c>
   5ec18:	mov	r0, r8
   5ec1c:	bl	192e4 <fputs@plt+0x8240>
   5ec20:	ldr	r3, [sp, #124]	; 0x7c
   5ec24:	adds	r0, r0, #0
   5ec28:	movne	r0, #1
   5ec2c:	cmp	r3, #0
   5ec30:	moveq	r5, r0
   5ec34:	movne	r5, #0
   5ec38:	cmp	r5, #0
   5ec3c:	bne	5ec68 <fputs@plt+0x4dbc4>
   5ec40:	mov	r3, r5
   5ec44:	ldr	r1, [pc, #3700]	; 5fac0 <fputs@plt+0x4ea1c>
   5ec48:	mov	r0, r4
   5ec4c:	str	r8, [sp]
   5ec50:	ldr	r2, [sp, #104]	; 0x68
   5ec54:	bl	2f1dc <fputs@plt+0x1e138>
   5ec58:	mov	r3, #1
   5ec5c:	strb	r3, [r4, #17]
   5ec60:	mov	r8, #0
   5ec64:	b	5f000 <fputs@plt+0x4df5c>
   5ec68:	mov	r5, #0
   5ec6c:	str	r6, [sp, #56]	; 0x38
   5ec70:	b	5ec00 <fputs@plt+0x4db5c>
   5ec74:	mvn	r3, #0
   5ec78:	str	r3, [sp, #56]	; 0x38
   5ec7c:	ldr	r3, [sp, #44]	; 0x2c
   5ec80:	cmp	fp, #0
   5ec84:	add	r3, r3, #1
   5ec88:	str	r3, [sp, #128]	; 0x80
   5ec8c:	beq	5ef5c <fputs@plt+0x4deb8>
   5ec90:	ldr	r6, [r4, #76]	; 0x4c
   5ec94:	mov	r1, #16
   5ec98:	mov	r0, r9
   5ec9c:	add	r6, r6, #1
   5eca0:	mov	r2, r6
   5eca4:	str	r6, [r4, #76]	; 0x4c
   5eca8:	ldr	r7, [r9, #32]
   5ecac:	add	r3, r7, #1
   5ecb0:	str	r3, [sp]
   5ecb4:	mov	r3, #0
   5ecb8:	bl	2654c <fputs@plt+0x154a8>
   5ecbc:	mov	r3, #13
   5ecc0:	cmp	r5, #0
   5ecc4:	add	r2, sp, #156	; 0x9c
   5ecc8:	mov	r1, fp
   5eccc:	strh	r3, [sp, #156]	; 0x9c
   5ecd0:	mov	r0, r4
   5ecd4:	ldr	r3, [sp, #128]	; 0x80
   5ecd8:	moveq	r3, #0
   5ecdc:	str	r6, [sp, #160]	; 0xa0
   5ece0:	str	r3, [sp, #164]	; 0xa4
   5ece4:	ldrsh	r3, [sl, #34]	; 0x22
   5ece8:	str	r3, [sp, #168]	; 0xa8
   5ecec:	bl	49050 <fputs@plt+0x37fac>
   5ecf0:	subs	r8, r0, #0
   5ecf4:	bne	5ec60 <fputs@plt+0x4dbbc>
   5ecf8:	ldr	r3, [sp, #48]	; 0x30
   5ecfc:	ldrb	r3, [r3, #69]	; 0x45
   5ed00:	cmp	r3, #0
   5ed04:	str	r3, [sp, #64]	; 0x40
   5ed08:	bne	5f000 <fputs@plt+0x4df5c>
   5ed0c:	ldr	r3, [r4, #68]	; 0x44
   5ed10:	cmp	r3, #0
   5ed14:	str	r3, [sp, #52]	; 0x34
   5ed18:	ldrne	r8, [sp, #64]	; 0x40
   5ed1c:	bne	5f000 <fputs@plt+0x4df5c>
   5ed20:	mov	r1, r6
   5ed24:	mov	r0, r9
   5ed28:	ldr	r3, [sp, #164]	; 0xa4
   5ed2c:	str	r3, [sp, #96]	; 0x60
   5ed30:	bl	26a8c <fputs@plt+0x159e8>
   5ed34:	mov	r1, r7
   5ed38:	mov	r0, r9
   5ed3c:	bl	1b664 <fputs@plt+0xa5c0>
   5ed40:	ldr	r3, [fp]
   5ed44:	ldr	r3, [r3]
   5ed48:	str	r3, [sp, #68]	; 0x44
   5ed4c:	ldr	r3, [sp, #84]	; 0x54
   5ed50:	cmp	r3, #0
   5ed54:	bne	5ee8c <fputs@plt+0x4dde8>
   5ed58:	mov	r0, r4
   5ed5c:	bl	265dc <fputs@plt+0x15538>
   5ed60:	ldrb	r3, [sl, #42]	; 0x2a
   5ed64:	mov	r5, r0
   5ed68:	ldr	r6, [r0, #32]
   5ed6c:	tst	r3, #16
   5ed70:	ldreq	r7, [sp, #84]	; 0x54
   5ed74:	beq	5ed88 <fputs@plt+0x4dce4>
   5ed78:	ldr	r0, [r4]
   5ed7c:	ldr	r1, [sl, #56]	; 0x38
   5ed80:	bl	196b4 <fputs@plt+0x8610>
   5ed84:	mov	r7, r0
   5ed88:	mov	r2, #1
   5ed8c:	cmp	r6, r2
   5ed90:	bgt	5ee18 <fputs@plt+0x4dd74>
   5ed94:	ldr	r3, [sp, #36]	; 0x24
   5ed98:	mov	r2, #0
   5ed9c:	mov	r1, r2
   5eda0:	clz	r5, r3
   5eda4:	ldr	r3, [sp, #68]	; 0x44
   5eda8:	lsr	r5, r5, #5
   5edac:	cmp	r3, #0
   5edb0:	movle	r3, #0
   5edb4:	andgt	r3, r5, #1
   5edb8:	cmp	r3, #0
   5edbc:	ldrshne	r3, [sl, #32]
   5edc0:	strne	r3, [sp, #56]	; 0x38
   5edc4:	ldrsh	r3, [sl, #34]	; 0x22
   5edc8:	cmp	r3, r1
   5edcc:	bgt	5efbc <fputs@plt+0x4df18>
   5edd0:	ldr	r1, [sp, #68]	; 0x44
   5edd4:	cmp	r1, #0
   5edd8:	movne	r8, r5
   5eddc:	moveq	r8, #0
   5ede0:	cmp	r8, #0
   5ede4:	beq	5efd8 <fputs@plt+0x4df34>
   5ede8:	sub	r3, r3, r2
   5edec:	mov	r2, r1
   5edf0:	cmp	r3, r1
   5edf4:	beq	5f044 <fputs@plt+0x4dfa0>
   5edf8:	ldr	r1, [pc, #3268]	; 5fac4 <fputs@plt+0x4ea20>
   5edfc:	mov	r0, r4
   5ee00:	str	r3, [sp]
   5ee04:	mov	r3, #0
   5ee08:	str	r2, [sp, #4]
   5ee0c:	ldr	r2, [sp, #104]	; 0x68
   5ee10:	bl	2f1dc <fputs@plt+0x1e138>
   5ee14:	b	5ec60 <fputs@plt+0x4dbbc>
   5ee18:	mov	r1, r2
   5ee1c:	mov	r0, r5
   5ee20:	bl	1457c <fputs@plt+0x34d8>
   5ee24:	ldrb	r3, [r0]
   5ee28:	cmp	r3, #54	; 0x36
   5ee2c:	bne	5ee78 <fputs@plt+0x4ddd4>
   5ee30:	ldr	r3, [r0, #12]
   5ee34:	ldr	r1, [sp, #80]	; 0x50
   5ee38:	cmp	r1, r3
   5ee3c:	bne	5ee5c <fputs@plt+0x4ddb8>
   5ee40:	ldr	r1, [r0, #8]
   5ee44:	ldr	r3, [sl, #28]
   5ee48:	cmp	r1, r3
   5ee4c:	beq	5ee8c <fputs@plt+0x4dde8>
   5ee50:	ldr	r3, [sl, #8]
   5ee54:	cmp	r3, #0
   5ee58:	bne	5ee64 <fputs@plt+0x4ddc0>
   5ee5c:	add	r2, r2, #1
   5ee60:	b	5ed8c <fputs@plt+0x4dce8>
   5ee64:	ldr	r0, [r3, #44]	; 0x2c
   5ee68:	cmp	r1, r0
   5ee6c:	beq	5ee8c <fputs@plt+0x4dde8>
   5ee70:	ldr	r3, [r3, #20]
   5ee74:	b	5ee54 <fputs@plt+0x4ddb0>
   5ee78:	cmp	r3, #152	; 0x98
   5ee7c:	bne	5ee5c <fputs@plt+0x4ddb8>
   5ee80:	ldr	r3, [r0, #16]
   5ee84:	cmp	r3, r7
   5ee88:	bne	5ee5c <fputs@plt+0x4ddb8>
   5ee8c:	ldr	r3, [r4, #72]	; 0x48
   5ee90:	mov	r0, r4
   5ee94:	str	r3, [sp, #52]	; 0x34
   5ee98:	add	r3, r3, #1
   5ee9c:	str	r3, [r4, #72]	; 0x48
   5eea0:	bl	149d0 <fputs@plt+0x392c>
   5eea4:	mov	r6, r0
   5eea8:	mov	r0, r4
   5eeac:	bl	149d0 <fputs@plt+0x392c>
   5eeb0:	mov	r5, r0
   5eeb4:	mov	r1, #57	; 0x39
   5eeb8:	ldr	r2, [sp, #52]	; 0x34
   5eebc:	mov	r0, r9
   5eec0:	ldr	r3, [sp, #68]	; 0x44
   5eec4:	bl	26ab4 <fputs@plt+0x15a10>
   5eec8:	mov	r1, #18
   5eecc:	mov	r0, r9
   5eed0:	ldr	r2, [sp, #160]	; 0xa0
   5eed4:	bl	26a50 <fputs@plt+0x159ac>
   5eed8:	mov	r7, r0
   5eedc:	mov	r1, #49	; 0x31
   5eee0:	str	r6, [sp]
   5eee4:	mov	r0, r9
   5eee8:	ldr	r3, [sp, #68]	; 0x44
   5eeec:	ldr	r2, [sp, #96]	; 0x60
   5eef0:	bl	2654c <fputs@plt+0x154a8>
   5eef4:	mov	r3, r5
   5eef8:	mov	r1, #74	; 0x4a
   5eefc:	ldr	r2, [sp, #52]	; 0x34
   5ef00:	mov	r0, r9
   5ef04:	bl	26ab4 <fputs@plt+0x15a10>
   5ef08:	mov	r3, r6
   5ef0c:	mov	r1, #75	; 0x4b
   5ef10:	str	r5, [sp]
   5ef14:	mov	r0, r9
   5ef18:	ldr	r2, [sp, #52]	; 0x34
   5ef1c:	bl	2654c <fputs@plt+0x154a8>
   5ef20:	mov	r1, r7
   5ef24:	mov	r0, r9
   5ef28:	bl	26c6c <fputs@plt+0x15bc8>
   5ef2c:	mov	r1, r7
   5ef30:	mov	r0, r9
   5ef34:	bl	1b664 <fputs@plt+0xa5c0>
   5ef38:	mov	r1, r6
   5ef3c:	mov	r0, r4
   5ef40:	bl	19530 <fputs@plt+0x848c>
   5ef44:	mov	r1, r5
   5ef48:	mov	r0, r4
   5ef4c:	bl	19530 <fputs@plt+0x848c>
   5ef50:	mov	r3, #1
   5ef54:	str	r3, [sp, #64]	; 0x40
   5ef58:	b	5ed94 <fputs@plt+0x4dcf0>
   5ef5c:	mov	r2, #28
   5ef60:	mov	r1, fp
   5ef64:	add	r0, sp, #180	; 0xb4
   5ef68:	bl	10e88 <memset@plt>
   5ef6c:	ldr	r3, [sp, #40]	; 0x28
   5ef70:	str	r4, [sp, #176]	; 0xb0
   5ef74:	cmp	r3, #0
   5ef78:	beq	5efb0 <fputs@plt+0x4df0c>
   5ef7c:	ldr	r3, [r3]
   5ef80:	add	r0, sp, #176	; 0xb0
   5ef84:	ldr	r1, [sp, #40]	; 0x28
   5ef88:	str	r3, [sp, #68]	; 0x44
   5ef8c:	bl	2f6e0 <fputs@plt+0x1e63c>
   5ef90:	cmp	r0, #0
   5ef94:	bne	5ec60 <fputs@plt+0x4dbbc>
   5ef98:	mov	r3, #0
   5ef9c:	str	r3, [sp, #64]	; 0x40
   5efa0:	str	r3, [sp, #96]	; 0x60
   5efa4:	mvn	r3, #0
   5efa8:	str	r3, [sp, #52]	; 0x34
   5efac:	b	5ed94 <fputs@plt+0x4dcf0>
   5efb0:	ldr	r3, [sp, #40]	; 0x28
   5efb4:	str	r3, [sp, #68]	; 0x44
   5efb8:	b	5ef98 <fputs@plt+0x4def4>
   5efbc:	ldr	r0, [sl, #4]
   5efc0:	add	r0, r0, r1, lsl #4
   5efc4:	add	r1, r1, #1
   5efc8:	ldrb	r0, [r0, #15]
   5efcc:	ubfx	r0, r0, #1, #1
   5efd0:	add	r2, r2, r0
   5efd4:	b	5edc8 <fputs@plt+0x4dd24>
   5efd8:	ldr	r3, [sp, #36]	; 0x24
   5efdc:	cmp	r3, #0
   5efe0:	beq	5f044 <fputs@plt+0x4dfa0>
   5efe4:	ldr	r3, [r3, #4]
   5efe8:	ldr	r2, [sp, #68]	; 0x44
   5efec:	cmp	r3, r2
   5eff0:	beq	5f044 <fputs@plt+0x4dfa0>
   5eff4:	ldr	r1, [pc, #2764]	; 5fac8 <fputs@plt+0x4ea24>
   5eff8:	mov	r0, r4
   5effc:	bl	2f1dc <fputs@plt+0x1e138>
   5f000:	ldr	r0, [sp, #48]	; 0x30
   5f004:	ldr	r1, [sp, #104]	; 0x68
   5f008:	bl	1fdc0 <fputs@plt+0xed1c>
   5f00c:	ldr	r1, [sp, #40]	; 0x28
   5f010:	ldr	r0, [sp, #48]	; 0x30
   5f014:	bl	1f534 <fputs@plt+0xe490>
   5f018:	mov	r1, fp
   5f01c:	ldr	r0, [sp, #48]	; 0x30
   5f020:	bl	1f4a8 <fputs@plt+0xe404>
   5f024:	ldr	r1, [sp, #36]	; 0x24
   5f028:	ldr	r0, [sp, #48]	; 0x30
   5f02c:	bl	1b9a8 <fputs@plt+0xa904>
   5f030:	ldr	r0, [sp, #48]	; 0x30
   5f034:	mov	r1, r8
   5f038:	bl	1b744 <fputs@plt+0xa6a0>
   5f03c:	add	sp, sp, #212	; 0xd4
   5f040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f044:	ldr	r3, [sp, #48]	; 0x30
   5f048:	ldr	r3, [r3, #24]
   5f04c:	ands	r3, r3, #128	; 0x80
   5f050:	str	r3, [sp, #60]	; 0x3c
   5f054:	beq	5f078 <fputs@plt+0x4dfd4>
   5f058:	ldr	r3, [r4, #76]	; 0x4c
   5f05c:	mov	r2, #0
   5f060:	mov	r1, #22
   5f064:	mov	r0, r9
   5f068:	add	r3, r3, #1
   5f06c:	str	r3, [r4, #76]	; 0x4c
   5f070:	str	r3, [sp, #60]	; 0x3c
   5f074:	bl	26ab4 <fputs@plt+0x15a10>
   5f078:	ldr	r3, [sp, #72]	; 0x48
   5f07c:	cmp	r3, #0
   5f080:	movne	r8, #0
   5f084:	bne	5f0e8 <fputs@plt+0x4e044>
   5f088:	add	r3, sp, #148	; 0x94
   5f08c:	mov	r2, #55	; 0x37
   5f090:	mov	r1, sl
   5f094:	mov	r0, r4
   5f098:	str	r3, [sp, #12]
   5f09c:	add	r3, sp, #144	; 0x90
   5f0a0:	str	r3, [sp, #8]
   5f0a4:	ldr	r3, [sp, #72]	; 0x48
   5f0a8:	str	r3, [sp, #4]
   5f0ac:	mvn	r3, #0
   5f0b0:	str	r3, [sp]
   5f0b4:	ldr	r3, [sp, #72]	; 0x48
   5f0b8:	bl	31410 <fputs@plt+0x2036c>
   5f0bc:	add	r2, r0, #1
   5f0c0:	mov	r5, r0
   5f0c4:	ldr	r0, [sp, #48]	; 0x30
   5f0c8:	lsl	r2, r2, #2
   5f0cc:	ldr	r3, [sp, #72]	; 0x48
   5f0d0:	bl	1c810 <fputs@plt+0xb76c>
   5f0d4:	subs	r8, r0, #0
   5f0d8:	ldrne	r3, [sp, #72]	; 0x48
   5f0dc:	beq	5f000 <fputs@plt+0x4df5c>
   5f0e0:	cmp	r3, r5
   5f0e4:	blt	5f4e8 <fputs@plt+0x4e444>
   5f0e8:	ldr	r3, [sp, #64]	; 0x40
   5f0ec:	cmp	r3, #0
   5f0f0:	beq	5f500 <fputs@plt+0x4e45c>
   5f0f4:	mov	r1, #108	; 0x6c
   5f0f8:	mov	r0, r9
   5f0fc:	ldr	r2, [sp, #52]	; 0x34
   5f100:	bl	26a50 <fputs@plt+0x159ac>
   5f104:	ldr	r3, [r9, #32]
   5f108:	str	r0, [sp, #92]	; 0x5c
   5f10c:	str	r3, [sp, #108]	; 0x6c
   5f110:	ldr	r0, [r9, #24]
   5f114:	bl	2644c <fputs@plt+0x153a8>
   5f118:	ldr	r3, [sp, #152]	; 0x98
   5f11c:	str	r0, [sp, #112]	; 0x70
   5f120:	tst	r3, #1
   5f124:	beq	5f1fc <fputs@plt+0x4e158>
   5f128:	ldrsh	r1, [sl, #34]	; 0x22
   5f12c:	mov	r0, r4
   5f130:	add	r1, r1, #1
   5f134:	bl	14a00 <fputs@plt+0x395c>
   5f138:	ldr	r3, [sp, #56]	; 0x38
   5f13c:	mov	r6, r0
   5f140:	cmp	r3, #0
   5f144:	bge	5f52c <fputs@plt+0x4e488>
   5f148:	mov	r3, r0
   5f14c:	mvn	r2, #0
   5f150:	mov	r1, #22
   5f154:	mov	r0, r9
   5f158:	bl	26ab4 <fputs@plt+0x15a10>
   5f15c:	ldr	r3, [sp, #64]	; 0x40
   5f160:	mov	r5, #0
   5f164:	str	r5, [sp, #80]	; 0x50
   5f168:	eor	r3, r3, #1
   5f16c:	and	r3, r3, #1
   5f170:	str	r3, [sp, #140]	; 0x8c
   5f174:	add	r3, r6, #1
   5f178:	str	r3, [sp, #132]	; 0x84
   5f17c:	ldrsh	r3, [sl, #34]	; 0x22
   5f180:	ldr	r2, [sp, #80]	; 0x50
   5f184:	cmp	r3, r2
   5f188:	bgt	5f5bc <fputs@plt+0x4e518>
   5f18c:	ldr	r3, [sp, #72]	; 0x48
   5f190:	cmp	r3, #0
   5f194:	bne	5f1a8 <fputs@plt+0x4e104>
   5f198:	add	r2, r6, #1
   5f19c:	mov	r1, sl
   5f1a0:	mov	r0, r9
   5f1a4:	bl	2672c <fputs@plt+0x15688>
   5f1a8:	mov	r2, #108	; 0x6c
   5f1ac:	mov	r0, r4
   5f1b0:	ldr	r1, [sp, #84]	; 0x54
   5f1b4:	ldr	r3, [sp, #112]	; 0x70
   5f1b8:	str	r3, [sp, #16]
   5f1bc:	ldr	r3, [sp, #248]	; 0xf8
   5f1c0:	str	r3, [sp, #12]
   5f1c4:	ldrsh	r3, [sl, #34]	; 0x22
   5f1c8:	str	sl, [sp, #4]
   5f1cc:	sub	r3, r6, r3
   5f1d0:	sub	r3, r3, #1
   5f1d4:	str	r3, [sp, #8]
   5f1d8:	mov	r3, #1
   5f1dc:	str	r3, [sp]
   5f1e0:	mov	r3, #0
   5f1e4:	bl	60684 <fputs@plt+0x4f5e0>
   5f1e8:	ldrsh	r2, [sl, #34]	; 0x22
   5f1ec:	mov	r1, r6
   5f1f0:	mov	r0, r4
   5f1f4:	add	r2, r2, #1
   5f1f8:	bl	1c510 <fputs@plt+0xb46c>
   5f1fc:	ldr	r3, [sp, #72]	; 0x48
   5f200:	cmp	r3, #0
   5f204:	bne	5f36c <fputs@plt+0x4e2c8>
   5f208:	ldrb	r3, [sl, #42]	; 0x2a
   5f20c:	tst	r3, #16
   5f210:	beq	5fa84 <fputs@plt+0x4e9e0>
   5f214:	mov	r1, #25
   5f218:	mov	r0, r9
   5f21c:	ldr	r2, [sp, #72]	; 0x48
   5f220:	ldr	r3, [sp, #88]	; 0x58
   5f224:	bl	26ab4 <fputs@plt+0x15a10>
   5f228:	ldr	r3, [sp, #56]	; 0x38
   5f22c:	cmp	r3, #0
   5f230:	blt	5f7dc <fputs@plt+0x4e738>
   5f234:	ldr	r3, [sp, #64]	; 0x40
   5f238:	cmp	r3, #0
   5f23c:	beq	5f71c <fputs@plt+0x4e678>
   5f240:	ldr	r3, [sp, #44]	; 0x2c
   5f244:	mov	r1, #47	; 0x2f
   5f248:	mov	r0, r9
   5f24c:	ldr	r2, [sp, #52]	; 0x34
   5f250:	str	r3, [sp]
   5f254:	ldr	r3, [sp, #56]	; 0x38
   5f258:	bl	2654c <fputs@plt+0x154a8>
   5f25c:	ldrb	r3, [sl, #42]	; 0x2a
   5f260:	tst	r3, #16
   5f264:	bne	5f7c0 <fputs@plt+0x4e71c>
   5f268:	mov	r1, #77	; 0x4d
   5f26c:	mov	r0, r9
   5f270:	ldr	r2, [sp, #44]	; 0x2c
   5f274:	bl	26a50 <fputs@plt+0x159ac>
   5f278:	ldr	r3, [sp, #100]	; 0x64
   5f27c:	mov	r5, r0
   5f280:	mov	r1, #74	; 0x4a
   5f284:	mov	r0, r9
   5f288:	ldr	r2, [sp, #144]	; 0x90
   5f28c:	str	r3, [sp]
   5f290:	ldr	r3, [sp, #44]	; 0x2c
   5f294:	bl	2654c <fputs@plt+0x154a8>
   5f298:	mov	r1, r5
   5f29c:	mov	r0, r9
   5f2a0:	bl	1b664 <fputs@plt+0xa5c0>
   5f2a4:	mov	r1, #38	; 0x26
   5f2a8:	mov	r0, r9
   5f2ac:	ldr	r2, [sp, #44]	; 0x2c
   5f2b0:	bl	26a50 <fputs@plt+0x159ac>
   5f2b4:	ldr	r3, [sp, #100]	; 0x64
   5f2b8:	cmp	r3, #0
   5f2bc:	ble	5f2d4 <fputs@plt+0x4e230>
   5f2c0:	mov	r1, #137	; 0x89
   5f2c4:	ldr	r0, [r4, #8]
   5f2c8:	ldr	r3, [sp, #44]	; 0x2c
   5f2cc:	ldr	r2, [sp, #100]	; 0x64
   5f2d0:	bl	26ab4 <fputs@plt+0x15a10>
   5f2d4:	ldr	r3, [sp, #44]	; 0x2c
   5f2d8:	mov	r6, #0
   5f2dc:	mov	r5, r6
   5f2e0:	add	r3, r3, #1
   5f2e4:	str	r3, [sp, #80]	; 0x50
   5f2e8:	ldrsh	r3, [sl, #34]	; 0x22
   5f2ec:	cmp	r3, r5
   5f2f0:	bgt	5f800 <fputs@plt+0x4e75c>
   5f2f4:	ldrb	r5, [sl, #42]	; 0x2a
   5f2f8:	ands	r5, r5, #16
   5f2fc:	beq	5f97c <fputs@plt+0x4e8d8>
   5f300:	ldr	r0, [sp, #48]	; 0x30
   5f304:	ldr	r1, [sl, #56]	; 0x38
   5f308:	bl	196b4 <fputs@plt+0x8610>
   5f30c:	mov	r5, r0
   5f310:	mov	r1, sl
   5f314:	mov	r0, r4
   5f318:	bl	38b38 <fputs@plt+0x27a94>
   5f31c:	mvn	r2, #9
   5f320:	ldrsh	r3, [sl, #34]	; 0x22
   5f324:	mov	r1, #12
   5f328:	mov	r0, r9
   5f32c:	str	r5, [sp, #4]
   5f330:	str	r2, [sp, #8]
   5f334:	ldr	r2, [sp, #88]	; 0x58
   5f338:	add	r3, r3, #2
   5f33c:	str	r2, [sp]
   5f340:	mov	r2, #1
   5f344:	bl	2666c <fputs@plt+0x155c8>
   5f348:	ldr	r3, [sp, #248]	; 0xf8
   5f34c:	mov	r0, r9
   5f350:	cmp	r3, #10
   5f354:	movne	r1, r3
   5f358:	moveq	r1, #2
   5f35c:	uxtb	r1, r1
   5f360:	bl	18814 <fputs@plt+0x7770>
   5f364:	mov	r0, r4
   5f368:	bl	14fd4 <fputs@plt+0x3f30>
   5f36c:	ldr	r3, [sp, #48]	; 0x30
   5f370:	ldr	r3, [r3, #24]
   5f374:	tst	r3, #128	; 0x80
   5f378:	beq	5f390 <fputs@plt+0x4e2ec>
   5f37c:	mov	r3, #1
   5f380:	mov	r1, #37	; 0x25
   5f384:	ldr	r2, [sp, #60]	; 0x3c
   5f388:	mov	r0, r9
   5f38c:	bl	26ab4 <fputs@plt+0x15a10>
   5f390:	ldr	r3, [sp, #84]	; 0x54
   5f394:	cmp	r3, #0
   5f398:	beq	5f3e0 <fputs@plt+0x4e33c>
   5f39c:	mov	r0, r4
   5f3a0:	ldr	r1, [sp, #84]	; 0x54
   5f3a4:	ldr	r3, [sp, #112]	; 0x70
   5f3a8:	str	r3, [sp, #16]
   5f3ac:	ldr	r3, [sp, #248]	; 0xf8
   5f3b0:	str	r3, [sp, #12]
   5f3b4:	ldr	r3, [sp, #44]	; 0x2c
   5f3b8:	ldrsh	r2, [sl, #34]	; 0x22
   5f3bc:	str	sl, [sp, #4]
   5f3c0:	sub	r3, r3, #1
   5f3c4:	sub	r3, r3, r2
   5f3c8:	mov	r2, #108	; 0x6c
   5f3cc:	str	r3, [sp, #8]
   5f3d0:	mov	r3, #2
   5f3d4:	str	r3, [sp]
   5f3d8:	mov	r3, #0
   5f3dc:	bl	60684 <fputs@plt+0x4f5e0>
   5f3e0:	mov	r0, r9
   5f3e4:	ldr	r1, [sp, #112]	; 0x70
   5f3e8:	bl	14554 <fputs@plt+0x34b0>
   5f3ec:	ldr	r3, [sp, #64]	; 0x40
   5f3f0:	cmp	r3, #0
   5f3f4:	beq	5fa30 <fputs@plt+0x4e98c>
   5f3f8:	mov	r1, #7
   5f3fc:	ldr	r2, [sp, #52]	; 0x34
   5f400:	ldr	r3, [sp, #108]	; 0x6c
   5f404:	bl	26ab4 <fputs@plt+0x15a10>
   5f408:	mov	r0, r9
   5f40c:	ldr	r1, [sp, #92]	; 0x5c
   5f410:	bl	1b664 <fputs@plt+0xa5c0>
   5f414:	mov	r1, #61	; 0x3d
   5f418:	mov	r0, r9
   5f41c:	ldr	r2, [sp, #52]	; 0x34
   5f420:	bl	26a50 <fputs@plt+0x159ac>
   5f424:	ldrb	r5, [sl, #42]	; 0x2a
   5f428:	ldr	r3, [sp, #72]	; 0x48
   5f42c:	and	r5, r5, #16
   5f430:	cmp	r3, #0
   5f434:	orrne	r5, r5, #1
   5f438:	cmp	r5, #0
   5f43c:	bne	5f464 <fputs@plt+0x4e3c0>
   5f440:	ldrd	r2, [sp, #144]	; 0x90
   5f444:	cmp	r2, r3
   5f448:	bge	5f458 <fputs@plt+0x4e3b4>
   5f44c:	mov	r1, #61	; 0x3d
   5f450:	mov	r0, r9
   5f454:	bl	26a50 <fputs@plt+0x159ac>
   5f458:	ldr	r6, [sl, #8]
   5f45c:	cmp	r6, #0
   5f460:	bne	5fa50 <fputs@plt+0x4e9ac>
   5f464:	ldrb	r3, [r4, #18]
   5f468:	cmp	r3, #0
   5f46c:	bne	5f484 <fputs@plt+0x4e3e0>
   5f470:	ldr	r3, [r4, #420]	; 0x1a4
   5f474:	cmp	r3, #0
   5f478:	bne	5f484 <fputs@plt+0x4e3e0>
   5f47c:	mov	r0, r4
   5f480:	bl	31400 <fputs@plt+0x2035c>
   5f484:	ldr	r3, [sp, #48]	; 0x30
   5f488:	ldr	r3, [r3, #24]
   5f48c:	tst	r3, #128	; 0x80
   5f490:	beq	5f000 <fputs@plt+0x4df5c>
   5f494:	ldrb	r3, [r4, #18]
   5f498:	cmp	r3, #0
   5f49c:	bne	5f000 <fputs@plt+0x4df5c>
   5f4a0:	ldr	r4, [r4, #420]	; 0x1a4
   5f4a4:	cmp	r4, #0
   5f4a8:	bne	5f000 <fputs@plt+0x4df5c>
   5f4ac:	mov	r3, #1
   5f4b0:	mov	r1, #33	; 0x21
   5f4b4:	ldr	r2, [sp, #60]	; 0x3c
   5f4b8:	mov	r0, r9
   5f4bc:	bl	26ab4 <fputs@plt+0x15a10>
   5f4c0:	mov	r0, r9
   5f4c4:	mov	r1, #1
   5f4c8:	bl	1dad8 <fputs@plt+0xca34>
   5f4cc:	ldr	r3, [pc, #1528]	; 5facc <fputs@plt+0x4ea28>
   5f4d0:	mov	r2, r4
   5f4d4:	mov	r1, r4
   5f4d8:	mov	r0, r9
   5f4dc:	str	r4, [sp]
   5f4e0:	bl	25b1c <fputs@plt+0x14a78>
   5f4e4:	b	5f000 <fputs@plt+0x4df5c>
   5f4e8:	ldr	r2, [r4, #76]	; 0x4c
   5f4ec:	add	r2, r2, #1
   5f4f0:	str	r2, [r4, #76]	; 0x4c
   5f4f4:	str	r2, [r8, r3, lsl #2]
   5f4f8:	add	r3, r3, #1
   5f4fc:	b	5f0e0 <fputs@plt+0x4e03c>
   5f500:	cmp	fp, #0
   5f504:	streq	fp, [sp, #92]	; 0x5c
   5f508:	streq	fp, [sp, #108]	; 0x6c
   5f50c:	beq	5f110 <fputs@plt+0x4e06c>
   5f510:	mov	r1, #18
   5f514:	mov	r0, r9
   5f518:	ldr	r2, [sp, #160]	; 0xa0
   5f51c:	bl	26a50 <fputs@plt+0x159ac>
   5f520:	mov	r3, r0
   5f524:	str	r0, [sp, #92]	; 0x5c
   5f528:	b	5f10c <fputs@plt+0x4e068>
   5f52c:	ldr	r3, [sp, #64]	; 0x40
   5f530:	cmp	r3, #0
   5f534:	beq	5f594 <fputs@plt+0x4e4f0>
   5f538:	mov	r1, #47	; 0x2f
   5f53c:	mov	r0, r9
   5f540:	str	r6, [sp]
   5f544:	ldrd	r2, [sp, #52]	; 0x34
   5f548:	bl	2654c <fputs@plt+0x154a8>
   5f54c:	mov	r2, r6
   5f550:	mov	r1, #77	; 0x4d
   5f554:	mov	r0, r9
   5f558:	bl	26a50 <fputs@plt+0x159ac>
   5f55c:	mov	r5, r0
   5f560:	mov	r3, r6
   5f564:	mvn	r2, #0
   5f568:	mov	r1, #22
   5f56c:	mov	r0, r9
   5f570:	bl	26ab4 <fputs@plt+0x15a10>
   5f574:	mov	r1, r5
   5f578:	mov	r0, r9
   5f57c:	bl	1b664 <fputs@plt+0xa5c0>
   5f580:	mov	r2, r6
   5f584:	mov	r1, #38	; 0x26
   5f588:	mov	r0, r9
   5f58c:	bl	26a50 <fputs@plt+0x159ac>
   5f590:	b	5f15c <fputs@plt+0x4e0b8>
   5f594:	ldr	r3, [sp, #40]	; 0x28
   5f598:	mov	r0, r4
   5f59c:	ldr	r2, [sp, #56]	; 0x38
   5f5a0:	ldr	r1, [r3, #4]
   5f5a4:	mov	r3, #20
   5f5a8:	mul	r3, r3, r2
   5f5ac:	mov	r2, r6
   5f5b0:	ldr	r1, [r1, r3]
   5f5b4:	bl	4c4b0 <fputs@plt+0x3b40c>
   5f5b8:	b	5f54c <fputs@plt+0x4e4a8>
   5f5bc:	ldr	r3, [sp, #36]	; 0x24
   5f5c0:	cmp	r3, #0
   5f5c4:	movne	r5, #0
   5f5c8:	ldrne	r2, [r3, #4]
   5f5cc:	bne	5f660 <fputs@plt+0x4e5bc>
   5f5d0:	ldr	r2, [sp, #40]	; 0x28
   5f5d4:	ldr	r3, [sp, #140]	; 0x8c
   5f5d8:	cmp	r2, #0
   5f5dc:	movne	r3, #0
   5f5e0:	cmp	r3, #0
   5f5e4:	bne	5f600 <fputs@plt+0x4e55c>
   5f5e8:	ldr	r3, [sp, #36]	; 0x24
   5f5ec:	cmp	r3, #0
   5f5f0:	beq	5f66c <fputs@plt+0x4e5c8>
   5f5f4:	ldr	r3, [r3, #4]
   5f5f8:	cmp	r3, r5
   5f5fc:	bgt	5f66c <fputs@plt+0x4e5c8>
   5f600:	ldr	r3, [sl, #4]
   5f604:	mov	r0, r4
   5f608:	ldr	r2, [sp, #80]	; 0x50
   5f60c:	ldr	r1, [sp, #80]	; 0x50
   5f610:	add	r3, r3, r2, lsl #4
   5f614:	ldr	r2, [sp, #132]	; 0x84
   5f618:	add	r2, r2, r1
   5f61c:	ldr	r1, [r3, #4]
   5f620:	bl	4c4b0 <fputs@plt+0x3b40c>
   5f624:	ldr	r3, [sp, #36]	; 0x24
   5f628:	cmp	r3, #0
   5f62c:	ldr	r3, [sp, #80]	; 0x50
   5f630:	addeq	r5, r5, #1
   5f634:	add	r3, r3, #1
   5f638:	str	r3, [sp, #80]	; 0x50
   5f63c:	b	5f17c <fputs@plt+0x4e0d8>
   5f640:	ldr	r3, [sp, #36]	; 0x24
   5f644:	ldr	r1, [sp, #80]	; 0x50
   5f648:	ldr	r3, [r3]
   5f64c:	add	r3, r3, r5, lsl #3
   5f650:	ldr	r3, [r3, #4]
   5f654:	cmp	r3, r1
   5f658:	beq	5f5d0 <fputs@plt+0x4e52c>
   5f65c:	add	r5, r5, #1
   5f660:	cmp	r2, r5
   5f664:	bgt	5f640 <fputs@plt+0x4e59c>
   5f668:	b	5f5d0 <fputs@plt+0x4e52c>
   5f66c:	ldr	r2, [sp, #80]	; 0x50
   5f670:	ldr	r3, [sp, #132]	; 0x84
   5f674:	add	r3, r3, r2
   5f678:	str	r3, [sp, #120]	; 0x78
   5f67c:	ldr	r3, [sp, #64]	; 0x40
   5f680:	cmp	r3, #0
   5f684:	beq	5f6a8 <fputs@plt+0x4e604>
   5f688:	mov	r1, #47	; 0x2f
   5f68c:	mov	r0, r9
   5f690:	ldr	r2, [sp, #52]	; 0x34
   5f694:	ldr	r3, [sp, #120]	; 0x78
   5f698:	str	r3, [sp]
   5f69c:	mov	r3, r5
   5f6a0:	bl	2654c <fputs@plt+0x154a8>
   5f6a4:	b	5f624 <fputs@plt+0x4e580>
   5f6a8:	ldr	r3, [sp, #40]	; 0x28
   5f6ac:	mov	r0, r4
   5f6b0:	ldr	r2, [r3, #4]
   5f6b4:	mov	r3, #20
   5f6b8:	mul	r3, r3, r5
   5f6bc:	ldr	r7, [r2, r3]
   5f6c0:	ldr	r3, [r4, #8]
   5f6c4:	ldr	r2, [sp, #120]	; 0x78
   5f6c8:	mov	r1, r7
   5f6cc:	str	r3, [sp, #136]	; 0x88
   5f6d0:	bl	4c4b0 <fputs@plt+0x3b40c>
   5f6d4:	ldr	r3, [r4, #76]	; 0x4c
   5f6d8:	mov	r1, #30
   5f6dc:	ldr	r2, [sp, #120]	; 0x78
   5f6e0:	ldr	r0, [sp, #136]	; 0x88
   5f6e4:	add	r3, r3, #1
   5f6e8:	str	r3, [r4, #76]	; 0x4c
   5f6ec:	str	r3, [sp, #116]	; 0x74
   5f6f0:	bl	26ab4 <fputs@plt+0x15a10>
   5f6f4:	ldrb	r3, [r7]
   5f6f8:	strb	r3, [r7, #38]	; 0x26
   5f6fc:	mvn	r3, #98	; 0x62
   5f700:	strb	r3, [r7]
   5f704:	ldr	r3, [sp, #116]	; 0x74
   5f708:	str	r3, [r7, #28]
   5f70c:	ldr	r3, [r7, #4]
   5f710:	bic	r3, r3, #4096	; 0x1000
   5f714:	str	r3, [r7, #4]
   5f718:	b	5f624 <fputs@plt+0x4e580>
   5f71c:	cmp	fp, #0
   5f720:	beq	5f744 <fputs@plt+0x4e6a0>
   5f724:	mov	r0, r9
   5f728:	ldr	r3, [sp, #44]	; 0x2c
   5f72c:	ldr	r2, [sp, #56]	; 0x38
   5f730:	ldr	r1, [sp, #96]	; 0x60
   5f734:	add	r2, r2, r1
   5f738:	mov	r1, #30
   5f73c:	bl	26ab4 <fputs@plt+0x15a10>
   5f740:	b	5f25c <fputs@plt+0x4e1b8>
   5f744:	ldr	r3, [sp, #40]	; 0x28
   5f748:	mov	r0, r4
   5f74c:	ldr	r2, [sp, #56]	; 0x38
   5f750:	ldr	r1, [r3, #4]
   5f754:	mov	r3, #20
   5f758:	mul	r3, r3, r2
   5f75c:	ldr	r2, [sp, #44]	; 0x2c
   5f760:	ldr	r1, [r1, r3]
   5f764:	bl	4c4b0 <fputs@plt+0x3b40c>
   5f768:	mvn	r1, #0
   5f76c:	mov	r0, r9
   5f770:	bl	1457c <fputs@plt+0x34d8>
   5f774:	cmp	r0, #0
   5f778:	beq	5f25c <fputs@plt+0x4e1b8>
   5f77c:	ldrb	r3, [r0]
   5f780:	cmp	r3, #25
   5f784:	bne	5f25c <fputs@plt+0x4e1b8>
   5f788:	ldrb	r3, [sl, #42]	; 0x2a
   5f78c:	tst	r3, #16
   5f790:	bne	5f7c0 <fputs@plt+0x4e71c>
   5f794:	mov	r3, #74	; 0x4a
   5f798:	strb	r3, [r0]
   5f79c:	ldr	r3, [sp, #144]	; 0x90
   5f7a0:	str	r3, [r0, #4]
   5f7a4:	ldr	r3, [sp, #44]	; 0x2c
   5f7a8:	str	r3, [r0, #8]
   5f7ac:	ldr	r3, [sp, #100]	; 0x64
   5f7b0:	str	r3, [r0, #12]
   5f7b4:	mov	r3, #1
   5f7b8:	str	r3, [sp, #76]	; 0x4c
   5f7bc:	b	5f2b4 <fputs@plt+0x4e210>
   5f7c0:	ldr	r3, [r9, #32]
   5f7c4:	mov	r1, #76	; 0x4c
   5f7c8:	mov	r0, r9
   5f7cc:	ldr	r2, [sp, #44]	; 0x2c
   5f7d0:	add	r3, r3, #2
   5f7d4:	bl	26ab4 <fputs@plt+0x15a10>
   5f7d8:	b	5f2a4 <fputs@plt+0x4e200>
   5f7dc:	ldrb	r3, [sl, #42]	; 0x2a
   5f7e0:	tst	r3, #16
   5f7e4:	beq	5fa90 <fputs@plt+0x4e9ec>
   5f7e8:	mov	r2, #0
   5f7ec:	mov	r1, #25
   5f7f0:	ldr	r3, [sp, #44]	; 0x2c
   5f7f4:	mov	r0, r9
   5f7f8:	bl	26ab4 <fputs@plt+0x15a10>
   5f7fc:	b	5f2b4 <fputs@plt+0x4e210>
   5f800:	ldr	r3, [sp, #80]	; 0x50
   5f804:	add	r7, r3, r5
   5f808:	ldrsh	r3, [sl, #32]
   5f80c:	cmp	r3, r5
   5f810:	bne	5f82c <fputs@plt+0x4e788>
   5f814:	mov	r2, r7
   5f818:	mov	r1, #26
   5f81c:	mov	r0, r9
   5f820:	bl	26a50 <fputs@plt+0x159ac>
   5f824:	add	r5, r5, #1
   5f828:	b	5f2e8 <fputs@plt+0x4e244>
   5f82c:	ldr	r3, [sp, #36]	; 0x24
   5f830:	cmp	r3, #0
   5f834:	movne	r2, #0
   5f838:	ldrne	r1, [r3, #4]
   5f83c:	bne	5f8e8 <fputs@plt+0x4e844>
   5f840:	ldr	r3, [sl, #4]
   5f844:	add	r3, r3, r5, lsl #4
   5f848:	ldrb	r3, [r3, #15]
   5f84c:	tst	r3, #2
   5f850:	addne	r6, r6, #1
   5f854:	mvnne	r2, #0
   5f858:	subeq	r2, r5, r6
   5f85c:	ldr	r3, [sp, #68]	; 0x44
   5f860:	clz	r3, r3
   5f864:	lsr	r3, r3, #5
   5f868:	orrs	r3, r3, r2, lsr #31
   5f86c:	bne	5f888 <fputs@plt+0x4e7e4>
   5f870:	ldr	r3, [sp, #36]	; 0x24
   5f874:	cmp	r3, #0
   5f878:	beq	5f904 <fputs@plt+0x4e860>
   5f87c:	ldr	r3, [r3, #4]
   5f880:	cmp	r3, r2
   5f884:	bgt	5f904 <fputs@plt+0x4e860>
   5f888:	ldr	r3, [sl, #4]
   5f88c:	add	r3, r3, r5, lsl #4
   5f890:	ldr	r1, [r3, #4]
   5f894:	ldrb	r3, [r4, #23]
   5f898:	cmp	r3, #0
   5f89c:	beq	5f8f4 <fputs@plt+0x4e850>
   5f8a0:	mov	r0, r1
   5f8a4:	str	r1, [sp, #100]	; 0x64
   5f8a8:	bl	18cf4 <fputs@plt+0x7c50>
   5f8ac:	cmp	r0, #0
   5f8b0:	ldr	r1, [sp, #100]	; 0x64
   5f8b4:	beq	5f8f4 <fputs@plt+0x4e850>
   5f8b8:	mov	r3, #0
   5f8bc:	mov	r2, r7
   5f8c0:	mov	r0, r4
   5f8c4:	bl	27e9c <fputs@plt+0x16df8>
   5f8c8:	b	5f824 <fputs@plt+0x4e780>
   5f8cc:	ldr	r3, [sp, #36]	; 0x24
   5f8d0:	ldr	r3, [r3]
   5f8d4:	add	r3, r3, r2, lsl #3
   5f8d8:	ldr	r3, [r3, #4]
   5f8dc:	cmp	r3, r5
   5f8e0:	beq	5f85c <fputs@plt+0x4e7b8>
   5f8e4:	add	r2, r2, #1
   5f8e8:	cmp	r1, r2
   5f8ec:	bgt	5f8cc <fputs@plt+0x4e828>
   5f8f0:	b	5f85c <fputs@plt+0x4e7b8>
   5f8f4:	mov	r2, r7
   5f8f8:	mov	r0, r4
   5f8fc:	bl	4c4b0 <fputs@plt+0x3b40c>
   5f900:	b	5f824 <fputs@plt+0x4e780>
   5f904:	ldr	r3, [sp, #64]	; 0x40
   5f908:	cmp	r3, #0
   5f90c:	beq	5f92c <fputs@plt+0x4e888>
   5f910:	mov	r3, r2
   5f914:	mov	r1, #47	; 0x2f
   5f918:	str	r7, [sp]
   5f91c:	mov	r0, r9
   5f920:	ldr	r2, [sp, #52]	; 0x34
   5f924:	bl	2654c <fputs@plt+0x154a8>
   5f928:	b	5f824 <fputs@plt+0x4e780>
   5f92c:	cmp	fp, #0
   5f930:	beq	5f960 <fputs@plt+0x4e8bc>
   5f934:	ldr	r3, [sp, #96]	; 0x60
   5f938:	ldr	r1, [sp, #128]	; 0x80
   5f93c:	cmp	r3, r1
   5f940:	beq	5f824 <fputs@plt+0x4e780>
   5f944:	ldr	r1, [sp, #96]	; 0x60
   5f948:	mov	r3, r7
   5f94c:	mov	r0, r9
   5f950:	add	r2, r2, r1
   5f954:	mov	r1, #31
   5f958:	bl	26ab4 <fputs@plt+0x15a10>
   5f95c:	b	5f824 <fputs@plt+0x4e780>
   5f960:	ldr	r3, [sp, #40]	; 0x28
   5f964:	ldr	r1, [r3, #4]
   5f968:	mov	r3, #20
   5f96c:	mul	r3, r3, r2
   5f970:	mov	r2, r7
   5f974:	ldr	r1, [r1, r3]
   5f978:	b	5f8f8 <fputs@plt+0x4e854>
   5f97c:	add	r3, sp, #176	; 0xb0
   5f980:	mov	r2, r8
   5f984:	str	r5, [sp, #8]
   5f988:	mov	r1, sl
   5f98c:	mov	r0, r4
   5f990:	str	r3, [sp, #24]
   5f994:	ldr	r3, [sp, #112]	; 0x70
   5f998:	str	r3, [sp, #20]
   5f99c:	ldr	r3, [sp, #248]	; 0xf8
   5f9a0:	str	r5, [sp, #28]
   5f9a4:	uxtb	r3, r3
   5f9a8:	str	r3, [sp, #16]
   5f9ac:	ldr	r3, [sp, #56]	; 0x38
   5f9b0:	mvn	r3, r3
   5f9b4:	lsr	r3, r3, #31
   5f9b8:	str	r3, [sp, #12]
   5f9bc:	ldr	r3, [sp, #88]	; 0x58
   5f9c0:	str	r3, [sp, #4]
   5f9c4:	ldr	r3, [sp, #148]	; 0x94
   5f9c8:	str	r3, [sp]
   5f9cc:	ldr	r3, [sp, #144]	; 0x90
   5f9d0:	bl	613c4 <fputs@plt+0x50320>
   5f9d4:	mov	r2, r5
   5f9d8:	mov	r1, sl
   5f9dc:	str	r5, [sp]
   5f9e0:	mov	r0, r4
   5f9e4:	str	r5, [sp, #4]
   5f9e8:	ldr	r3, [sp, #88]	; 0x58
   5f9ec:	bl	5dc2c <fputs@plt+0x4cb88>
   5f9f0:	mov	r1, sl
   5f9f4:	mov	r0, r4
   5f9f8:	str	r8, [sp, #4]
   5f9fc:	ldr	r3, [sp, #176]	; 0xb0
   5fa00:	str	r5, [sp, #8]
   5fa04:	ldr	r2, [sp, #144]	; 0x90
   5fa08:	clz	r3, r3
   5fa0c:	lsr	r3, r3, #5
   5fa10:	str	r3, [sp, #16]
   5fa14:	ldr	r3, [sp, #76]	; 0x4c
   5fa18:	str	r3, [sp, #12]
   5fa1c:	ldr	r3, [sp, #88]	; 0x58
   5fa20:	str	r3, [sp]
   5fa24:	ldr	r3, [sp, #148]	; 0x94
   5fa28:	bl	274bc <fputs@plt+0x16418>
   5fa2c:	b	5f36c <fputs@plt+0x4e2c8>
   5fa30:	cmp	fp, #0
   5fa34:	beq	5f424 <fputs@plt+0x4e380>
   5fa38:	ldr	r1, [sp, #108]	; 0x6c
   5fa3c:	bl	26c6c <fputs@plt+0x15bc8>
   5fa40:	mov	r0, r9
   5fa44:	ldr	r1, [sp, #92]	; 0x5c
   5fa48:	bl	1b664 <fputs@plt+0xa5c0>
   5fa4c:	b	5f424 <fputs@plt+0x4e380>
   5fa50:	ldr	r2, [sp, #148]	; 0x94
   5fa54:	mov	r1, #61	; 0x3d
   5fa58:	mov	r0, r9
   5fa5c:	add	r2, r5, r2
   5fa60:	add	r5, r5, #1
   5fa64:	bl	26a50 <fputs@plt+0x159ac>
   5fa68:	ldr	r6, [r6, #20]
   5fa6c:	b	5f45c <fputs@plt+0x4e3b8>
   5fa70:	mov	r8, r0
   5fa74:	str	r8, [sp, #40]	; 0x28
   5fa78:	b	5f000 <fputs@plt+0x4df5c>
   5fa7c:	ldr	r5, [r5, #20]
   5fa80:	b	5e480 <fputs@plt+0x4d3dc>
   5fa84:	ldr	r3, [sp, #56]	; 0x38
   5fa88:	cmp	r3, #0
   5fa8c:	bge	5f234 <fputs@plt+0x4e190>
   5fa90:	ldr	r3, [sp, #124]	; 0x7c
   5fa94:	cmp	r3, #0
   5fa98:	bne	5f7e8 <fputs@plt+0x4e744>
   5fa9c:	ldr	r3, [sp, #100]	; 0x64
   5faa0:	mov	r1, #74	; 0x4a
   5faa4:	mov	r0, r9
   5faa8:	ldr	r2, [sp, #144]	; 0x90
   5faac:	str	r3, [sp]
   5fab0:	ldr	r3, [sp, #44]	; 0x2c
   5fab4:	bl	2654c <fputs@plt+0x154a8>
   5fab8:	b	5f7b4 <fputs@plt+0x4e710>
   5fabc:	andeq	r2, r7, pc, ror r2
   5fac0:	andeq	r7, r7, fp, asr r0
   5fac4:	andeq	r7, r7, fp, ror r0
   5fac8:	andeq	r6, r7, r0, lsr #30
   5facc:	andeq	r7, r7, pc, lsr #1
   5fad0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5fad4:	sub	sp, sp, #100	; 0x64
   5fad8:	ldr	fp, [r0, #416]	; 0x1a0
   5fadc:	cmp	fp, #0
   5fae0:	moveq	fp, r0
   5fae4:	ldr	r5, [fp, #532]	; 0x214
   5fae8:	cmp	r5, #0
   5faec:	beq	5fb1c <fputs@plt+0x4ea78>
   5faf0:	ldr	ip, [r5]
   5faf4:	cmp	ip, r1
   5faf8:	bne	5fb14 <fputs@plt+0x4ea70>
   5fafc:	ldr	ip, [r5, #12]
   5fb00:	cmp	ip, r3
   5fb04:	bne	5fb14 <fputs@plt+0x4ea70>
   5fb08:	mov	r0, r5
   5fb0c:	add	sp, sp, #100	; 0x64
   5fb10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5fb14:	ldr	r5, [r5, #4]
   5fb18:	b	5fae8 <fputs@plt+0x4ea44>
   5fb1c:	ldr	r7, [r0]
   5fb20:	mov	r9, r2
   5fb24:	mov	r2, #24
   5fb28:	str	r1, [sp, #12]
   5fb2c:	str	r0, [sp, #20]
   5fb30:	str	r3, [sp, #24]
   5fb34:	mov	r3, #0
   5fb38:	mov	r0, r7
   5fb3c:	bl	1d308 <fputs@plt+0xc264>
   5fb40:	subs	r6, r0, #0
   5fb44:	bne	5fb54 <fputs@plt+0x4eab0>
   5fb48:	mov	r6, #0
   5fb4c:	mov	r5, r6
   5fb50:	b	5fb08 <fputs@plt+0x4ea64>
   5fb54:	ldr	r3, [fp, #532]	; 0x214
   5fb58:	mov	r2, #28
   5fb5c:	mov	r0, r7
   5fb60:	str	r3, [r6, #4]
   5fb64:	mov	r3, #0
   5fb68:	str	r6, [fp, #532]	; 0x214
   5fb6c:	bl	1d308 <fputs@plt+0xc264>
   5fb70:	cmp	r0, #0
   5fb74:	mov	r8, r0
   5fb78:	str	r0, [r6, #8]
   5fb7c:	beq	5fb48 <fputs@plt+0x4eaa4>
   5fb80:	ldr	r3, [fp, #8]
   5fb84:	mvn	sl, #0
   5fb88:	mov	r0, r7
   5fb8c:	ldr	r2, [r3, #192]	; 0xc0
   5fb90:	str	r2, [r8, #24]
   5fb94:	mov	r2, #544	; 0x220
   5fb98:	str	r8, [r3, #192]	; 0xc0
   5fb9c:	ldr	r3, [sp, #12]
   5fba0:	str	r3, [r6]
   5fba4:	ldr	r3, [sp, #24]
   5fba8:	str	sl, [r6, #16]
   5fbac:	str	sl, [r6, #20]
   5fbb0:	str	r3, [r6, #12]
   5fbb4:	mov	r3, #0
   5fbb8:	bl	1d308 <fputs@plt+0xc264>
   5fbbc:	subs	r4, r0, #0
   5fbc0:	beq	5fb48 <fputs@plt+0x4eaa4>
   5fbc4:	mov	r2, #28
   5fbc8:	mov	r1, r5
   5fbcc:	add	r0, sp, #68	; 0x44
   5fbd0:	bl	10e88 <memset@plt>
   5fbd4:	ldr	r3, [sp, #12]
   5fbd8:	mov	r0, r4
   5fbdc:	str	r4, [sp, #64]	; 0x40
   5fbe0:	ldr	r3, [r3]
   5fbe4:	str	r7, [r4]
   5fbe8:	str	fp, [r4, #416]	; 0x1a0
   5fbec:	str	r9, [r4, #420]	; 0x1a4
   5fbf0:	str	r3, [r4, #496]	; 0x1f0
   5fbf4:	ldr	r3, [sp, #12]
   5fbf8:	ldrb	r3, [r3, #8]
   5fbfc:	strb	r3, [r4, #440]	; 0x1b8
   5fc00:	ldr	r3, [sp, #20]
   5fc04:	ldr	r3, [r3, #428]	; 0x1ac
   5fc08:	str	r3, [r4, #428]	; 0x1ac
   5fc0c:	bl	265dc <fputs@plt+0x15538>
   5fc10:	subs	r9, r0, #0
   5fc14:	beq	5fd94 <fputs@plt+0x4ecf0>
   5fc18:	ldr	r3, [sp, #12]
   5fc1c:	mov	r0, r7
   5fc20:	ldr	r1, [pc, #772]	; 5ff2c <fputs@plt+0x4ee88>
   5fc24:	ldr	r2, [r3]
   5fc28:	bl	36660 <fputs@plt+0x255bc>
   5fc2c:	mov	r2, r0
   5fc30:	mov	r3, sl
   5fc34:	mov	r1, sl
   5fc38:	mov	r0, r9
   5fc3c:	bl	22910 <fputs@plt+0x1186c>
   5fc40:	ldr	r3, [sp, #12]
   5fc44:	ldr	r1, [r3, #12]
   5fc48:	cmp	r1, #0
   5fc4c:	streq	r5, [sp, #16]
   5fc50:	beq	5fcb8 <fputs@plt+0x4ec14>
   5fc54:	mov	r2, r5
   5fc58:	mov	r0, r7
   5fc5c:	bl	20308 <fputs@plt+0xf264>
   5fc60:	mov	r1, r0
   5fc64:	mov	sl, r0
   5fc68:	add	r0, sp, #64	; 0x40
   5fc6c:	bl	2f5d8 <fputs@plt+0x1e534>
   5fc70:	subs	r3, r0, #0
   5fc74:	str	r3, [sp, #16]
   5fc78:	strne	r5, [sp, #16]
   5fc7c:	bne	5fcac <fputs@plt+0x4ec08>
   5fc80:	ldrb	r3, [r7, #69]	; 0x45
   5fc84:	cmp	r3, #0
   5fc88:	bne	5fcac <fputs@plt+0x4ec08>
   5fc8c:	ldr	r0, [r9, #24]
   5fc90:	bl	2644c <fputs@plt+0x153a8>
   5fc94:	mov	r2, r0
   5fc98:	mov	r3, #16
   5fc9c:	str	r0, [sp, #16]
   5fca0:	mov	r1, sl
   5fca4:	mov	r0, r4
   5fca8:	bl	4dee8 <fputs@plt+0x3ce44>
   5fcac:	mov	r1, sl
   5fcb0:	mov	r0, r7
   5fcb4:	bl	1f4b0 <fputs@plt+0xe40c>
   5fcb8:	ldr	r3, [sp, #12]
   5fcbc:	ldr	r5, [r3, #28]
   5fcc0:	ldr	r3, [r4, #8]
   5fcc4:	str	r3, [sp, #28]
   5fcc8:	ldr	r3, [r4]
   5fccc:	str	r3, [sp, #8]
   5fcd0:	ldrb	r3, [sp, #24]
   5fcd4:	str	r3, [sp, #36]	; 0x24
   5fcd8:	cmp	r5, #0
   5fcdc:	bne	5fdac <fputs@plt+0x4ed08>
   5fce0:	ldr	r3, [sp, #16]
   5fce4:	cmp	r3, #0
   5fce8:	beq	5fcf8 <fputs@plt+0x4ec54>
   5fcec:	mov	r1, r3
   5fcf0:	mov	r0, r9
   5fcf4:	bl	14554 <fputs@plt+0x34b0>
   5fcf8:	mov	r1, #21
   5fcfc:	mov	r0, r9
   5fd00:	bl	265c0 <fputs@plt+0x1551c>
   5fd04:	ldr	r3, [sp, #20]
   5fd08:	ldr	r3, [r3, #68]	; 0x44
   5fd0c:	cmp	r3, #0
   5fd10:	bne	5ff20 <fputs@plt+0x4ee7c>
   5fd14:	ldr	r3, [r4, #4]
   5fd18:	ldr	r2, [sp, #20]
   5fd1c:	str	r3, [r2, #4]
   5fd20:	ldr	r3, [r4, #68]	; 0x44
   5fd24:	str	r3, [r2, #68]	; 0x44
   5fd28:	ldr	r3, [r4, #12]
   5fd2c:	str	r3, [r2, #12]
   5fd30:	ldrb	r5, [r7, #69]	; 0x45
   5fd34:	cmp	r5, #0
   5fd38:	bne	5fd5c <fputs@plt+0x4ecb8>
   5fd3c:	add	r1, fp, #400	; 0x190
   5fd40:	mov	r0, r9
   5fd44:	ldr	sl, [r9, #4]
   5fd48:	bl	1b7d8 <fputs@plt+0xa734>
   5fd4c:	ldr	r3, [r9, #32]
   5fd50:	str	r3, [r8, #4]
   5fd54:	str	r5, [r9, #4]
   5fd58:	str	sl, [r8]
   5fd5c:	ldr	r3, [r4, #76]	; 0x4c
   5fd60:	mov	r0, r9
   5fd64:	str	r3, [r8, #8]
   5fd68:	ldr	r3, [r4, #72]	; 0x48
   5fd6c:	str	r3, [r8, #12]
   5fd70:	ldr	r3, [r4, #84]	; 0x54
   5fd74:	str	r3, [r8, #16]
   5fd78:	ldr	r3, [sp, #12]
   5fd7c:	str	r3, [r8, #20]
   5fd80:	ldr	r3, [r4, #432]	; 0x1b0
   5fd84:	str	r3, [r6, #16]
   5fd88:	ldr	r3, [r4, #436]	; 0x1b4
   5fd8c:	str	r3, [r6, #20]
   5fd90:	bl	22818 <fputs@plt+0x11774>
   5fd94:	mov	r0, r4
   5fd98:	bl	1f5a4 <fputs@plt+0xe500>
   5fd9c:	mov	r1, r4
   5fda0:	mov	r0, r7
   5fda4:	bl	1b744 <fputs@plt+0xa6a0>
   5fda8:	b	5fb4c <fputs@plt+0x4eaa8>
   5fdac:	ldr	r3, [sp, #24]
   5fdb0:	cmp	r3, #10
   5fdb4:	ldrbeq	r3, [r5, #1]
   5fdb8:	ldrne	r3, [sp, #36]	; 0x24
   5fdbc:	strb	r3, [r4, #441]	; 0x1b9
   5fdc0:	ldrb	r3, [r5]
   5fdc4:	cmp	r3, #109	; 0x6d
   5fdc8:	beq	5fea0 <fputs@plt+0x4edfc>
   5fdcc:	cmp	r3, #110	; 0x6e
   5fdd0:	beq	5fe30 <fputs@plt+0x4ed8c>
   5fdd4:	cmp	r3, #108	; 0x6c
   5fdd8:	bne	5fed4 <fputs@plt+0x4ee30>
   5fddc:	mov	r1, r5
   5fde0:	ldr	r0, [r4]
   5fde4:	bl	279b8 <fputs@plt+0x16914>
   5fde8:	mov	sl, r0
   5fdec:	mov	r2, #0
   5fdf0:	ldr	r1, [r5, #8]
   5fdf4:	ldr	r0, [sp, #8]
   5fdf8:	bl	2043c <fputs@plt+0xf398>
   5fdfc:	mov	r2, r0
   5fe00:	ldr	r0, [sp, #8]
   5fe04:	ldr	r1, [r5, #24]
   5fe08:	str	r2, [sp, #32]
   5fe0c:	bl	1dbe8 <fputs@plt+0xcb44>
   5fe10:	ldrb	r3, [r4, #441]	; 0x1b9
   5fe14:	mov	r1, sl
   5fe18:	ldr	r2, [sp, #32]
   5fe1c:	str	r3, [sp]
   5fe20:	mov	r3, r0
   5fe24:	mov	r0, r4
   5fe28:	bl	5e154 <fputs@plt+0x4d0b0>
   5fe2c:	b	5fe80 <fputs@plt+0x4eddc>
   5fe30:	mov	r1, r5
   5fe34:	ldr	r0, [r4]
   5fe38:	bl	279b8 <fputs@plt+0x16914>
   5fe3c:	mov	sl, r0
   5fe40:	mov	r2, #0
   5fe44:	ldr	r0, [sp, #8]
   5fe48:	ldr	r1, [r5, #20]
   5fe4c:	bl	20310 <fputs@plt+0xf26c>
   5fe50:	mov	r2, #0
   5fe54:	str	r0, [sp, #32]
   5fe58:	ldr	r0, [sp, #8]
   5fe5c:	ldr	r1, [r5, #16]
   5fe60:	bl	20308 <fputs@plt+0xf264>
   5fe64:	ldrb	r3, [r4, #441]	; 0x1b9
   5fe68:	mov	r1, sl
   5fe6c:	ldr	r2, [sp, #32]
   5fe70:	str	r3, [sp]
   5fe74:	mov	r3, r0
   5fe78:	mov	r0, r4
   5fe7c:	bl	61ee8 <fputs@plt+0x50e44>
   5fe80:	ldrb	r3, [r5]
   5fe84:	cmp	r3, #119	; 0x77
   5fe88:	beq	5fe98 <fputs@plt+0x4edf4>
   5fe8c:	mov	r1, #98	; 0x62
   5fe90:	ldr	r0, [sp, #28]
   5fe94:	bl	265c0 <fputs@plt+0x1551c>
   5fe98:	ldr	r5, [r5, #28]
   5fe9c:	b	5fcd8 <fputs@plt+0x4ec34>
   5fea0:	mov	r1, r5
   5fea4:	ldr	r0, [r4]
   5fea8:	bl	279b8 <fputs@plt+0x16914>
   5feac:	mov	sl, r0
   5feb0:	mov	r2, #0
   5feb4:	ldr	r0, [sp, #8]
   5feb8:	ldr	r1, [r5, #16]
   5febc:	bl	20308 <fputs@plt+0xf264>
   5fec0:	mov	r2, r0
   5fec4:	mov	r1, sl
   5fec8:	mov	r0, r4
   5fecc:	bl	60a58 <fputs@plt+0x4f9b4>
   5fed0:	b	5fe80 <fputs@plt+0x4eddc>
   5fed4:	mov	r2, #0
   5fed8:	ldr	r1, [r5, #8]
   5fedc:	ldr	r0, [sp, #8]
   5fee0:	bl	2043c <fputs@plt+0xf398>
   5fee4:	mov	r2, #4
   5fee8:	mov	r3, #0
   5feec:	mov	sl, r0
   5fef0:	mov	r1, r0
   5fef4:	mov	r0, r4
   5fef8:	strh	r2, [sp, #44]	; 0x2c
   5fefc:	add	r2, sp, #44	; 0x2c
   5ff00:	str	r3, [sp, #48]	; 0x30
   5ff04:	str	r3, [sp, #52]	; 0x34
   5ff08:	str	r3, [sp, #56]	; 0x38
   5ff0c:	bl	49050 <fputs@plt+0x37fac>
   5ff10:	mov	r1, sl
   5ff14:	ldr	r0, [sp, #8]
   5ff18:	bl	1f4a8 <fputs@plt+0xe404>
   5ff1c:	b	5fe80 <fputs@plt+0x4eddc>
   5ff20:	ldrd	r0, [r4]
   5ff24:	bl	1b744 <fputs@plt+0xa6a0>
   5ff28:	b	5fd30 <fputs@plt+0x4ec8c>
   5ff2c:	strheq	r7, [r7], -sp
   5ff30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5ff34:	subs	r8, r2, #0
   5ff38:	mov	r7, r0
   5ff3c:	mov	r4, r1
   5ff40:	movne	r6, #110	; 0x6e
   5ff44:	moveq	r6, #109	; 0x6d
   5ff48:	mov	r5, #0
   5ff4c:	ldr	r9, [sp, #32]
   5ff50:	add	sl, r3, #4
   5ff54:	cmp	r4, #0
   5ff58:	bne	5ff64 <fputs@plt+0x4eec0>
   5ff5c:	mov	r0, r5
   5ff60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5ff64:	ldrb	r3, [r4, #8]
   5ff68:	cmp	r3, r6
   5ff6c:	bne	5ffac <fputs@plt+0x4ef08>
   5ff70:	ldrb	r3, [r4, #9]
   5ff74:	tst	r3, r9
   5ff78:	beq	5ffac <fputs@plt+0x4ef08>
   5ff7c:	mov	r1, r8
   5ff80:	ldr	r0, [r4, #16]
   5ff84:	bl	1b3d8 <fputs@plt+0xa334>
   5ff88:	cmp	r0, #0
   5ff8c:	beq	5ffac <fputs@plt+0x4ef08>
   5ff90:	mov	r1, r4
   5ff94:	mov	r0, r7
   5ff98:	ldrd	r2, [sp, #36]	; 0x24
   5ff9c:	bl	5fad0 <fputs@plt+0x4ea2c>
   5ffa0:	cmp	r0, #0
   5ffa4:	ldrne	r3, [r0, sl, lsl #2]
   5ffa8:	orrne	r5, r5, r3
   5ffac:	ldr	r4, [r4, #32]
   5ffb0:	b	5ff54 <fputs@plt+0x4eeb0>
   5ffb4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   5ffb8:	mov	r5, r0
   5ffbc:	mov	r4, r1
   5ffc0:	mov	r9, r2
   5ffc4:	mov	r7, r3
   5ffc8:	ldr	sl, [sp, #48]	; 0x30
   5ffcc:	ldr	r8, [sp, #52]	; 0x34
   5ffd0:	bl	265dc <fputs@plt+0x15538>
   5ffd4:	mov	r6, r0
   5ffd8:	mov	r2, r9
   5ffdc:	mov	r3, sl
   5ffe0:	mov	r1, r4
   5ffe4:	mov	r0, r5
   5ffe8:	bl	5fad0 <fputs@plt+0x4ea2c>
   5ffec:	cmp	r0, #0
   5fff0:	beq	6005c <fputs@plt+0x4efb8>
   5fff4:	ldr	r4, [r4]
   5fff8:	cmp	r4, #0
   5fffc:	beq	60014 <fputs@plt+0x4ef70>
   60000:	ldr	r3, [r5]
   60004:	ldr	r3, [r3, #24]
   60008:	tst	r3, #262144	; 0x40000
   6000c:	moveq	r4, #1
   60010:	movne	r4, #0
   60014:	ldr	r3, [r5, #76]	; 0x4c
   60018:	mvn	r2, #17
   6001c:	mov	r1, #132	; 0x84
   60020:	add	r3, r3, #1
   60024:	str	r3, [r5, #76]	; 0x4c
   60028:	str	r2, [sp, #8]
   6002c:	ldr	r2, [r0, #8]
   60030:	mov	r0, r6
   60034:	str	r3, [sp]
   60038:	mov	r3, r8
   6003c:	str	r2, [sp, #4]
   60040:	mov	r2, r7
   60044:	bl	2666c <fputs@plt+0x155c8>
   60048:	mov	r1, r4
   6004c:	mov	r0, r6
   60050:	add	sp, sp, #16
   60054:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   60058:	b	18814 <fputs@plt+0x7770>
   6005c:	add	sp, sp, #16
   60060:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   60064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60068:	sub	sp, sp, #108	; 0x6c
   6006c:	mov	r6, r0
   60070:	mov	r0, r1
   60074:	mov	sl, r1
   60078:	str	r2, [sp, #40]	; 0x28
   6007c:	str	r3, [sp, #60]	; 0x3c
   60080:	bl	15454 <fputs@plt+0x43b0>
   60084:	ldr	r3, [sp, #40]	; 0x28
   60088:	mov	r9, r0
   6008c:	cmp	r3, #0
   60090:	movne	r3, #110	; 0x6e
   60094:	moveq	r3, #109	; 0x6d
   60098:	str	r3, [sp, #56]	; 0x38
   6009c:	cmp	r9, #0
   600a0:	bne	600ac <fputs@plt+0x4f008>
   600a4:	add	sp, sp, #108	; 0x6c
   600a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   600ac:	ldr	r3, [sp, #144]	; 0x90
   600b0:	cmp	r3, #0
   600b4:	beq	600d0 <fputs@plt+0x4f02c>
   600b8:	mov	r1, r9
   600bc:	mov	r0, sl
   600c0:	ldrd	r2, [sp, #144]	; 0x90
   600c4:	bl	15464 <fputs@plt+0x43c0>
   600c8:	cmp	r0, #0
   600cc:	beq	6015c <fputs@plt+0x4f0b8>
   600d0:	ldr	r3, [sp, #40]	; 0x28
   600d4:	ldr	r4, [r6]
   600d8:	adds	r3, r3, #0
   600dc:	movne	r3, #1
   600e0:	add	r2, r9, r3
   600e4:	ldrb	fp, [r2, #25]
   600e8:	cmp	fp, #6
   600ec:	bne	600fc <fputs@plt+0x4f058>
   600f0:	ldr	r2, [r4, #24]
   600f4:	tst	r2, #16777216	; 0x1000000
   600f8:	bne	6015c <fputs@plt+0x4f0b8>
   600fc:	add	r3, r9, r3, lsl #2
   60100:	cmp	fp, #0
   60104:	ldr	r5, [r3, #28]
   60108:	str	r3, [sp, #52]	; 0x34
   6010c:	clz	r3, r5
   60110:	lsr	r3, r3, #5
   60114:	moveq	r3, #0
   60118:	cmp	r3, #0
   6011c:	beq	6066c <fputs@plt+0x4f5c8>
   60120:	mov	r3, #0
   60124:	mov	r2, r9
   60128:	mov	r1, sl
   6012c:	mov	r0, r6
   60130:	str	r3, [sp, #64]	; 0x40
   60134:	str	r3, [sp, #68]	; 0x44
   60138:	add	r3, sp, #68	; 0x44
   6013c:	str	r3, [sp]
   60140:	add	r3, sp, #64	; 0x40
   60144:	bl	30c90 <fputs@plt+0x1fbec>
   60148:	subs	r7, r0, #0
   6014c:	streq	r7, [sp, #28]
   60150:	streq	r7, [sp, #32]
   60154:	streq	r7, [sp, #36]	; 0x24
   60158:	beq	6033c <fputs@plt+0x4f298>
   6015c:	ldr	r9, [r9, #12]
   60160:	b	6009c <fputs@plt+0x4eff8>
   60164:	ldr	r2, [pc, #1292]	; 60678 <fputs@plt+0x4f5d4>
   60168:	cmp	r3, #0
   6016c:	ldreq	r5, [r9, #36]	; 0x24
   60170:	ldm	r2, {r0, r1}
   60174:	add	r2, sp, #72	; 0x48
   60178:	stm	r2, {r0, r1}
   6017c:	add	r2, sp, #80	; 0x50
   60180:	ldr	r1, [pc, #1268]	; 6067c <fputs@plt+0x4f5d8>
   60184:	ldm	r1, {r0, r1}
   60188:	stm	r2, {r0, r1}
   6018c:	ldrne	r5, [r3, r7, lsl #2]
   60190:	ldr	r3, [sp, #64]	; 0x40
   60194:	ldr	r2, [sl, #4]
   60198:	cmp	r3, #0
   6019c:	ldrne	r1, [r3, #4]
   601a0:	lslne	r3, r7, #1
   601a4:	ldrsheq	r3, [sl, #32]
   601a8:	ldrshne	r3, [r1, r3]
   601ac:	lsl	r3, r3, #4
   601b0:	ldr	r0, [r2, r3]
   601b4:	str	r0, [sp, #96]	; 0x60
   601b8:	bl	15c88 <fputs@plt+0x4be4>
   601bc:	lsl	r3, r5, #4
   601c0:	str	r3, [sp, #44]	; 0x2c
   601c4:	ldr	r3, [r9]
   601c8:	str	r0, [sp, #100]	; 0x64
   601cc:	ldr	r3, [r3, #4]
   601d0:	ldr	r0, [r3, r5, lsl #4]
   601d4:	mov	r5, #0
   601d8:	str	r0, [sp, #88]	; 0x58
   601dc:	bl	15c88 <fputs@plt+0x4be4>
   601e0:	mov	r3, #0
   601e4:	add	r2, sp, #72	; 0x48
   601e8:	str	r0, [sp, #92]	; 0x5c
   601ec:	mov	r1, #27
   601f0:	mov	r0, r4
   601f4:	bl	1ca80 <fputs@plt+0xb9dc>
   601f8:	mov	r8, r0
   601fc:	mov	r3, #0
   60200:	add	r2, sp, #96	; 0x60
   60204:	mov	r1, #27
   60208:	mov	r0, r4
   6020c:	bl	1ca80 <fputs@plt+0xb9dc>
   60210:	mov	r3, r0
   60214:	mov	r2, r8
   60218:	str	r5, [sp]
   6021c:	mov	r1, #122	; 0x7a
   60220:	mov	r0, r6
   60224:	bl	2f878 <fputs@plt+0x1e7d4>
   60228:	mov	r8, r0
   6022c:	mov	r3, r5
   60230:	add	r2, sp, #88	; 0x58
   60234:	mov	r1, #27
   60238:	mov	r0, r4
   6023c:	bl	1ca80 <fputs@plt+0xb9dc>
   60240:	mov	r3, r0
   60244:	mov	r2, r8
   60248:	str	r5, [sp]
   6024c:	mov	r1, #79	; 0x4f
   60250:	mov	r0, r6
   60254:	bl	2f878 <fputs@plt+0x1e7d4>
   60258:	mov	r2, r0
   6025c:	mov	r0, r4
   60260:	ldr	r1, [sp, #32]
   60264:	bl	1f8a0 <fputs@plt+0xe7fc>
   60268:	ldr	r3, [sp, #40]	; 0x28
   6026c:	str	r0, [sp, #32]
   60270:	cmp	r3, r5
   60274:	beq	60524 <fputs@plt+0x4f480>
   60278:	mov	r3, r5
   6027c:	add	r2, sp, #72	; 0x48
   60280:	mov	r1, #27
   60284:	mov	r0, r4
   60288:	bl	1ca80 <fputs@plt+0xb9dc>
   6028c:	mov	r8, r0
   60290:	mov	r3, r5
   60294:	add	r2, sp, #96	; 0x60
   60298:	mov	r1, #27
   6029c:	mov	r0, r4
   602a0:	bl	1ca80 <fputs@plt+0xb9dc>
   602a4:	mov	r3, r0
   602a8:	mov	r2, r8
   602ac:	str	r5, [sp]
   602b0:	mov	r1, #122	; 0x7a
   602b4:	mov	r0, r6
   602b8:	bl	2f878 <fputs@plt+0x1e7d4>
   602bc:	mov	r8, r0
   602c0:	mov	r3, r5
   602c4:	add	r2, sp, #80	; 0x50
   602c8:	mov	r1, #27
   602cc:	mov	r0, r4
   602d0:	bl	1ca80 <fputs@plt+0xb9dc>
   602d4:	mov	r3, r5
   602d8:	add	r2, sp, #96	; 0x60
   602dc:	str	r0, [sp, #48]	; 0x30
   602e0:	mov	r1, #27
   602e4:	mov	r0, r4
   602e8:	bl	1ca80 <fputs@plt+0xb9dc>
   602ec:	mov	r3, r0
   602f0:	mov	r1, #122	; 0x7a
   602f4:	str	r5, [sp]
   602f8:	mov	r0, r6
   602fc:	ldr	r2, [sp, #48]	; 0x30
   60300:	bl	2f878 <fputs@plt+0x1e7d4>
   60304:	mov	r3, r0
   60308:	mov	r2, r8
   6030c:	str	r5, [sp]
   60310:	mov	r1, #73	; 0x49
   60314:	mov	r0, r6
   60318:	bl	2f878 <fputs@plt+0x1e7d4>
   6031c:	mov	r2, r0
   60320:	mov	r0, r4
   60324:	ldr	r1, [sp, #28]
   60328:	bl	1f8a0 <fputs@plt+0xe7fc>
   6032c:	cmp	fp, #6
   60330:	str	r0, [sp, #28]
   60334:	bne	60590 <fputs@plt+0x4f4ec>
   60338:	add	r7, r7, #1
   6033c:	ldr	r2, [r9, #20]
   60340:	ldr	r3, [sp, #68]	; 0x44
   60344:	cmp	r7, r2
   60348:	blt	60164 <fputs@plt+0x4f0c0>
   6034c:	mov	r1, r3
   60350:	mov	r0, r4
   60354:	bl	1b744 <fputs@plt+0xa6a0>
   60358:	ldr	r3, [r9]
   6035c:	ldr	r3, [r3]
   60360:	mov	r0, r3
   60364:	str	r3, [sp, #44]	; 0x2c
   60368:	bl	15c88 <fputs@plt+0x4be4>
   6036c:	cmp	fp, #6
   60370:	str	r0, [sp, #48]	; 0x30
   60374:	movne	r8, #0
   60378:	bne	60404 <fputs@plt+0x4f360>
   6037c:	ldr	r3, [sp, #44]	; 0x2c
   60380:	mov	r1, #57	; 0x39
   60384:	mov	r5, #0
   60388:	ldr	r2, [pc, #752]	; 60680 <fputs@plt+0x4f5dc>
   6038c:	str	r3, [sp, #96]	; 0x60
   60390:	mov	r3, r0
   60394:	mov	r0, r4
   60398:	str	r3, [sp, #100]	; 0x64
   6039c:	bl	1cc70 <fputs@plt+0xbbcc>
   603a0:	subs	r2, r0, #0
   603a4:	mov	r1, #0
   603a8:	movne	r3, #2
   603ac:	strbne	r3, [r2, #1]
   603b0:	ldr	r0, [r6]
   603b4:	bl	27dd0 <fputs@plt+0x16d2c>
   603b8:	mov	r3, #0
   603bc:	mov	r7, r0
   603c0:	mov	r1, r3
   603c4:	add	r2, sp, #96	; 0x60
   603c8:	mov	r0, r4
   603cc:	bl	278f4 <fputs@plt+0x16850>
   603d0:	mov	r2, r0
   603d4:	mov	r1, r7
   603d8:	str	r5, [sp]
   603dc:	mov	r0, r6
   603e0:	str	r5, [sp, #4]
   603e4:	str	r5, [sp, #8]
   603e8:	str	r5, [sp, #12]
   603ec:	str	r5, [sp, #16]
   603f0:	str	r5, [sp, #20]
   603f4:	ldr	r3, [sp, #32]
   603f8:	bl	27f84 <fputs@plt+0x16ee0>
   603fc:	mov	r8, r0
   60400:	str	r5, [sp, #32]
   60404:	ldr	r3, [r4, #256]	; 0x100
   60408:	mov	r0, r4
   6040c:	add	r3, r3, #1
   60410:	str	r3, [r4, #256]	; 0x100
   60414:	ldr	r3, [sp, #48]	; 0x30
   60418:	add	r2, r3, #73	; 0x49
   6041c:	mov	r3, #0
   60420:	bl	1d308 <fputs@plt+0xc264>
   60424:	subs	r5, r0, #0
   60428:	moveq	r7, r5
   6042c:	beq	604c4 <fputs@plt+0x4f420>
   60430:	add	r0, r5, #72	; 0x48
   60434:	add	r7, r5, #36	; 0x24
   60438:	ldr	r1, [sp, #44]	; 0x2c
   6043c:	str	r7, [r5, #28]
   60440:	str	r0, [r5, #48]	; 0x30
   60444:	ldr	r2, [sp, #48]	; 0x30
   60448:	bl	10f18 <memcpy@plt>
   6044c:	mov	r2, #1
   60450:	mov	r0, r4
   60454:	ldr	r1, [sp, #32]
   60458:	bl	20308 <fputs@plt+0xf264>
   6045c:	mov	r2, #1
   60460:	str	r0, [r5, #52]	; 0x34
   60464:	mov	r0, r4
   60468:	ldr	r1, [sp, #36]	; 0x24
   6046c:	bl	20310 <fputs@plt+0xf26c>
   60470:	mov	r2, #1
   60474:	mov	r1, r8
   60478:	str	r0, [r5, #56]	; 0x38
   6047c:	mov	r0, r4
   60480:	bl	2043c <fputs@plt+0xf398>
   60484:	ldr	r3, [sp, #28]
   60488:	str	r0, [r5, #44]	; 0x2c
   6048c:	cmp	r3, #0
   60490:	beq	604c4 <fputs@plt+0x4f420>
   60494:	mov	r3, #0
   60498:	mov	r1, #19
   6049c:	ldr	r2, [sp, #28]
   604a0:	mov	r0, r6
   604a4:	str	r3, [sp]
   604a8:	bl	2f878 <fputs@plt+0x1e7d4>
   604ac:	mov	r1, r0
   604b0:	mov	r2, #1
   604b4:	str	r0, [sp, #28]
   604b8:	mov	r0, r4
   604bc:	bl	20308 <fputs@plt+0xf264>
   604c0:	str	r0, [r5, #12]
   604c4:	ldr	r3, [r4, #256]	; 0x100
   604c8:	mov	r0, r4
   604cc:	ldr	r1, [sp, #32]
   604d0:	sub	r3, r3, #1
   604d4:	str	r3, [r4, #256]	; 0x100
   604d8:	bl	1f4b0 <fputs@plt+0xe40c>
   604dc:	mov	r0, r4
   604e0:	ldr	r1, [sp, #28]
   604e4:	bl	1f4b0 <fputs@plt+0xe40c>
   604e8:	mov	r0, r4
   604ec:	ldr	r1, [sp, #36]	; 0x24
   604f0:	bl	1f534 <fputs@plt+0xe490>
   604f4:	mov	r1, r8
   604f8:	mov	r0, r4
   604fc:	bl	1f4a8 <fputs@plt+0xe404>
   60500:	ldrb	r3, [r4, #69]	; 0x45
   60504:	cmp	r3, #1
   60508:	bne	605f4 <fputs@plt+0x4f550>
   6050c:	cmp	r5, #0
   60510:	beq	6015c <fputs@plt+0x4f0b8>
   60514:	mov	r1, r5
   60518:	mov	r0, r4
   6051c:	bl	1fbf8 <fputs@plt+0xeb54>
   60520:	b	6015c <fputs@plt+0x4f0b8>
   60524:	cmp	fp, #6
   60528:	beq	60338 <fputs@plt+0x4f294>
   6052c:	cmp	fp, #9
   60530:	beq	60338 <fputs@plt+0x4f294>
   60534:	cmp	fp, #8
   60538:	bne	605e0 <fputs@plt+0x4f53c>
   6053c:	ldr	r3, [r9]
   60540:	ldr	r2, [sp, #44]	; 0x2c
   60544:	ldr	r3, [r3, #4]
   60548:	add	r3, r3, r2
   6054c:	ldr	r1, [r3, #4]
   60550:	cmp	r1, #0
   60554:	beq	605e0 <fputs@plt+0x4f53c>
   60558:	mov	r2, #0
   6055c:	mov	r0, r4
   60560:	bl	20308 <fputs@plt+0xf264>
   60564:	mov	r2, r0
   60568:	ldr	r0, [r6]
   6056c:	ldr	r1, [sp, #36]	; 0x24
   60570:	bl	27dd0 <fputs@plt+0x16d2c>
   60574:	mov	r1, r0
   60578:	mov	r3, #0
   6057c:	str	r0, [sp, #36]	; 0x24
   60580:	add	r2, sp, #88	; 0x58
   60584:	mov	r0, r6
   60588:	bl	1c9b0 <fputs@plt+0xb90c>
   6058c:	b	60338 <fputs@plt+0x4f294>
   60590:	cmp	fp, #9
   60594:	bne	60534 <fputs@plt+0x4f490>
   60598:	mov	r3, r5
   6059c:	add	r2, sp, #80	; 0x50
   605a0:	mov	r1, #27
   605a4:	mov	r0, r4
   605a8:	bl	1ca80 <fputs@plt+0xb9dc>
   605ac:	mov	r8, r0
   605b0:	mov	r3, r5
   605b4:	add	r2, sp, #96	; 0x60
   605b8:	mov	r1, #27
   605bc:	mov	r0, r4
   605c0:	bl	1ca80 <fputs@plt+0xb9dc>
   605c4:	mov	r3, r0
   605c8:	mov	r2, r8
   605cc:	str	r5, [sp]
   605d0:	mov	r1, #122	; 0x7a
   605d4:	mov	r0, r6
   605d8:	bl	2f878 <fputs@plt+0x1e7d4>
   605dc:	b	60564 <fputs@plt+0x4f4c0>
   605e0:	mov	r3, #0
   605e4:	mov	r1, #101	; 0x65
   605e8:	mov	r2, r3
   605ec:	str	r3, [sp]
   605f0:	b	605d4 <fputs@plt+0x4f530>
   605f4:	cmp	fp, #6
   605f8:	moveq	r3, #119	; 0x77
   605fc:	beq	60620 <fputs@plt+0x4f57c>
   60600:	cmp	fp, #9
   60604:	beq	60610 <fputs@plt+0x4f56c>
   60608:	mov	r3, #110	; 0x6e
   6060c:	b	60620 <fputs@plt+0x4f57c>
   60610:	ldr	r3, [sp, #40]	; 0x28
   60614:	cmp	r3, #0
   60618:	moveq	r3, #109	; 0x6d
   6061c:	bne	60608 <fputs@plt+0x4f564>
   60620:	strb	r3, [r7]
   60624:	ldr	r3, [sl, #64]	; 0x40
   60628:	str	r5, [r7, #4]
   6062c:	str	r3, [r5, #20]
   60630:	str	r3, [r5, #24]
   60634:	ldr	r3, [sp, #52]	; 0x34
   60638:	str	r5, [r3, #28]
   6063c:	ldr	r3, [sp, #56]	; 0x38
   60640:	strb	r3, [r5, #8]
   60644:	mov	r3, #0
   60648:	mov	r2, sl
   6064c:	mov	r1, r5
   60650:	mov	r0, r6
   60654:	str	r3, [sp, #4]
   60658:	mov	r3, #2
   6065c:	str	r3, [sp]
   60660:	ldr	r3, [sp, #60]	; 0x3c
   60664:	bl	5ffb4 <fputs@plt+0x4ef10>
   60668:	b	6015c <fputs@plt+0x4f0b8>
   6066c:	cmp	r5, #0
   60670:	beq	6015c <fputs@plt+0x4f0b8>
   60674:	b	60644 <fputs@plt+0x4f5a0>
   60678:	strdeq	r2, [r7], -r0
   6067c:	strdeq	r2, [r7], -r8
   60680:	ldrdeq	r5, [r7], -r2
   60684:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   60688:	mov	r5, r0
   6068c:	mov	r4, r1
   60690:	mov	r6, r2
   60694:	mov	r7, r3
   60698:	ldr	r8, [sp, #40]	; 0x28
   6069c:	ldr	r9, [sp, #52]	; 0x34
   606a0:	ldr	sl, [sp, #56]	; 0x38
   606a4:	cmp	r4, #0
   606a8:	bne	606b4 <fputs@plt+0x4f610>
   606ac:	add	sp, sp, #8
   606b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   606b4:	ldrb	r3, [r4, #8]
   606b8:	cmp	r3, r6
   606bc:	bne	606f4 <fputs@plt+0x4f650>
   606c0:	ldrb	r3, [r4, #9]
   606c4:	cmp	r3, r8
   606c8:	bne	606f4 <fputs@plt+0x4f650>
   606cc:	mov	r1, r7
   606d0:	ldr	r0, [r4, #16]
   606d4:	bl	1b3d8 <fputs@plt+0xa334>
   606d8:	cmp	r0, #0
   606dc:	beq	606f4 <fputs@plt+0x4f650>
   606e0:	mov	r1, r4
   606e4:	mov	r0, r5
   606e8:	stm	sp, {r9, sl}
   606ec:	ldrd	r2, [sp, #44]	; 0x2c
   606f0:	bl	5ffb4 <fputs@plt+0x4ef10>
   606f4:	ldr	r4, [r4, #32]
   606f8:	b	606a4 <fputs@plt+0x4f600>
   606fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60700:	sub	sp, sp, #68	; 0x44
   60704:	mov	r4, r1
   60708:	mov	r6, r0
   6070c:	strd	r2, [sp, #24]
   60710:	ldr	r3, [sp, #104]	; 0x68
   60714:	ldr	r5, [r0, #8]
   60718:	str	r3, [sp, #60]	; 0x3c
   6071c:	ldr	r3, [sp, #108]	; 0x6c
   60720:	ldr	r0, [r5, #24]
   60724:	str	r3, [sp, #40]	; 0x28
   60728:	ldrsh	r3, [sp, #112]	; 0x70
   6072c:	str	r3, [sp, #52]	; 0x34
   60730:	ldrb	r3, [sp, #116]	; 0x74
   60734:	str	r3, [sp, #56]	; 0x38
   60738:	ldrb	r3, [sp, #120]	; 0x78
   6073c:	str	r3, [sp, #44]	; 0x2c
   60740:	ldrb	r3, [sp, #124]	; 0x7c
   60744:	str	r3, [sp, #32]
   60748:	ldr	r3, [sp, #128]	; 0x80
   6074c:	str	r3, [sp, #36]	; 0x24
   60750:	bl	2644c <fputs@plt+0x153a8>
   60754:	ldrb	r3, [r4, #42]	; 0x2a
   60758:	mov	fp, r0
   6075c:	tst	r3, #32
   60760:	moveq	r3, #70	; 0x46
   60764:	movne	r3, #68	; 0x44
   60768:	str	r3, [sp, #48]	; 0x30
   6076c:	ldr	r3, [sp, #32]
   60770:	cmp	r3, #0
   60774:	bne	6079c <fputs@plt+0x4f6f8>
   60778:	mov	r0, r5
   6077c:	ldr	r2, [sp, #28]
   60780:	ldr	r3, [sp, #52]	; 0x34
   60784:	ldr	r1, [sp, #48]	; 0x30
   60788:	str	r3, [sp, #4]
   6078c:	ldr	r3, [sp, #40]	; 0x28
   60790:	str	r3, [sp]
   60794:	mov	r3, fp
   60798:	bl	26634 <fputs@plt+0x15590>
   6079c:	ldr	r3, [r6]
   607a0:	ldr	r3, [r3, #24]
   607a4:	tst	r3, #524288	; 0x80000
   607a8:	bne	609e8 <fputs@plt+0x4f944>
   607ac:	ldr	r3, [sp, #24]
   607b0:	cmp	r3, #0
   607b4:	moveq	r8, r3
   607b8:	beq	608c8 <fputs@plt+0x4f824>
   607bc:	mov	r0, r6
   607c0:	str	r4, [sp, #4]
   607c4:	ldr	r3, [sp, #44]	; 0x2c
   607c8:	ldr	r1, [sp, #24]
   607cc:	str	r3, [sp, #8]
   607d0:	mov	r3, #3
   607d4:	str	r3, [sp]
   607d8:	mov	r3, #0
   607dc:	mov	r2, r3
   607e0:	bl	5ff30 <fputs@plt+0x4ee8c>
   607e4:	ldr	r3, [r6]
   607e8:	mov	r7, r0
   607ec:	ldr	sl, [r3, #24]
   607f0:	ands	sl, sl, #524288	; 0x80000
   607f4:	moveq	r0, sl
   607f8:	beq	60808 <fputs@plt+0x4f764>
   607fc:	mov	r1, r4
   60800:	mov	r0, r6
   60804:	bl	30e98 <fputs@plt+0x1fdf4>
   60808:	ldrsh	r3, [r4, #34]	; 0x22
   6080c:	orr	sl, r7, r0
   60810:	mov	r1, #30
   60814:	mov	r0, r5
   60818:	mov	r7, #0
   6081c:	ldr	r9, [r6, #76]	; 0x4c
   60820:	ldr	r2, [sp, #40]	; 0x28
   60824:	add	r3, r3, #1
   60828:	add	r3, r3, r9
   6082c:	add	r8, r9, #1
   60830:	add	r9, r9, #2
   60834:	str	r3, [r6, #76]	; 0x4c
   60838:	mov	r3, r8
   6083c:	bl	26ab4 <fputs@plt+0x15a10>
   60840:	ldrsh	r3, [r4, #34]	; 0x22
   60844:	cmp	r3, r7
   60848:	bgt	60a08 <fputs@plt+0x4f964>
   6084c:	ldr	r7, [r5, #32]
   60850:	mov	r2, #109	; 0x6d
   60854:	mov	r0, r6
   60858:	stmib	sp, {r4, r8}
   6085c:	ldr	r3, [sp, #44]	; 0x2c
   60860:	ldr	r1, [sp, #24]
   60864:	str	r3, [sp, #12]
   60868:	mov	r3, #1
   6086c:	str	fp, [sp, #16]
   60870:	str	r3, [sp]
   60874:	mov	r3, #0
   60878:	bl	60684 <fputs@plt+0x4f5e0>
   6087c:	ldr	r3, [r5, #32]
   60880:	cmp	r7, r3
   60884:	bge	608ac <fputs@plt+0x4f808>
   60888:	mov	r0, r5
   6088c:	ldr	r2, [sp, #28]
   60890:	ldr	r3, [sp, #52]	; 0x34
   60894:	ldr	r1, [sp, #48]	; 0x30
   60898:	str	r3, [sp, #4]
   6089c:	ldr	r3, [sp, #40]	; 0x28
   608a0:	str	r3, [sp]
   608a4:	mov	r3, fp
   608a8:	bl	26634 <fputs@plt+0x15590>
   608ac:	mov	r3, #0
   608b0:	mov	r2, r8
   608b4:	mov	r1, r4
   608b8:	mov	r0, r6
   608bc:	str	r3, [sp]
   608c0:	str	r3, [sp, #4]
   608c4:	bl	5dc2c <fputs@plt+0x4cb88>
   608c8:	ldr	r7, [r4, #12]
   608cc:	cmp	r7, #0
   608d0:	bne	6097c <fputs@plt+0x4f8d8>
   608d4:	mov	r1, r4
   608d8:	mov	r0, r6
   608dc:	str	r7, [sp]
   608e0:	ldr	r3, [sp, #36]	; 0x24
   608e4:	ldr	r2, [sp, #28]
   608e8:	str	r3, [sp, #4]
   608ec:	ldr	r3, [sp, #60]	; 0x3c
   608f0:	bl	4e350 <fputs@plt+0x3d2ac>
   608f4:	mov	r1, #95	; 0x5f
   608f8:	mov	r0, r5
   608fc:	ldr	r2, [sp, #28]
   60900:	ldr	r3, [sp, #56]	; 0x38
   60904:	bl	26ab4 <fputs@plt+0x15a10>
   60908:	ldr	r3, [sp, #56]	; 0x38
   6090c:	cmp	r3, #0
   60910:	beq	60928 <fputs@plt+0x4f884>
   60914:	mov	r3, r7
   60918:	mvn	r1, #0
   6091c:	ldr	r2, [r4]
   60920:	mov	r0, r5
   60924:	bl	22910 <fputs@plt+0x1186c>
   60928:	ldr	r3, [sp, #32]
   6092c:	cmp	r3, #0
   60930:	beq	60a48 <fputs@plt+0x4f9a4>
   60934:	mov	r1, #4
   60938:	mov	r0, r5
   6093c:	bl	18814 <fputs@plt+0x7770>
   60940:	ldr	r3, [sp, #36]	; 0x24
   60944:	cmp	r3, #0
   60948:	blt	6095c <fputs@plt+0x4f8b8>
   6094c:	mov	r1, #95	; 0x5f
   60950:	mov	r0, r5
   60954:	ldr	r2, [sp, #36]	; 0x24
   60958:	bl	26a50 <fputs@plt+0x159ac>
   6095c:	ldr	r3, [sp, #32]
   60960:	cmp	r3, #2
   60964:	beq	60970 <fputs@plt+0x4f8cc>
   60968:	mov	r3, #0
   6096c:	str	r3, [sp, #32]
   60970:	mov	r0, r5
   60974:	ldr	r1, [sp, #32]
   60978:	bl	18814 <fputs@plt+0x7770>
   6097c:	ldr	r3, [r6]
   60980:	ldr	r3, [r3, #24]
   60984:	tst	r3, #524288	; 0x80000
   60988:	beq	609a8 <fputs@plt+0x4f904>
   6098c:	mov	r2, #0
   60990:	mov	r3, r8
   60994:	mov	r1, r4
   60998:	mov	r0, r6
   6099c:	str	r2, [sp]
   609a0:	str	r2, [sp, #4]
   609a4:	bl	60064 <fputs@plt+0x4efc0>
   609a8:	mov	r0, r6
   609ac:	mov	r2, #109	; 0x6d
   609b0:	stmib	sp, {r4, r8}
   609b4:	ldr	r3, [sp, #44]	; 0x2c
   609b8:	ldr	r1, [sp, #24]
   609bc:	str	r3, [sp, #12]
   609c0:	mov	r3, #2
   609c4:	str	fp, [sp, #16]
   609c8:	str	r3, [sp]
   609cc:	mov	r3, #0
   609d0:	bl	60684 <fputs@plt+0x4f5e0>
   609d4:	mov	r1, fp
   609d8:	mov	r0, r5
   609dc:	add	sp, sp, #68	; 0x44
   609e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   609e4:	b	14554 <fputs@plt+0x34b0>
   609e8:	mov	r0, r4
   609ec:	bl	15454 <fputs@plt+0x43b0>
   609f0:	cmp	r0, #0
   609f4:	bne	607bc <fputs@plt+0x4f718>
   609f8:	ldr	r3, [r4, #16]
   609fc:	cmp	r3, #0
   60a00:	bne	607bc <fputs@plt+0x4f718>
   60a04:	b	607ac <fputs@plt+0x4f708>
   60a08:	cmn	sl, #1
   60a0c:	beq	60a24 <fputs@plt+0x4f980>
   60a10:	cmp	r7, #31
   60a14:	bgt	60a40 <fputs@plt+0x4f99c>
   60a18:	mov	r3, #1
   60a1c:	ands	r3, sl, r3, lsl r7
   60a20:	beq	60a40 <fputs@plt+0x4f99c>
   60a24:	add	r3, r9, r7
   60a28:	mov	r1, r4
   60a2c:	ldr	r2, [sp, #28]
   60a30:	mov	r0, r5
   60a34:	str	r3, [sp]
   60a38:	mov	r3, r7
   60a3c:	bl	376c4 <fputs@plt+0x26620>
   60a40:	add	r7, r7, #1
   60a44:	b	60840 <fputs@plt+0x4f79c>
   60a48:	ldr	r3, [sp, #36]	; 0x24
   60a4c:	cmp	r3, #0
   60a50:	blt	60968 <fputs@plt+0x4f8c4>
   60a54:	b	6094c <fputs@plt+0x4f8a8>
   60a58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60a5c:	mov	r3, #0
   60a60:	sub	sp, sp, #156	; 0x9c
   60a64:	str	r2, [sp, #76]	; 0x4c
   60a68:	mov	r2, #0
   60a6c:	str	r1, [sp, #84]	; 0x54
   60a70:	str	r3, [sp, #96]	; 0x60
   60a74:	str	r3, [sp, #100]	; 0x64
   60a78:	mov	r3, #0
   60a7c:	ldr	fp, [r0]
   60a80:	strd	r2, [sp, #104]	; 0x68
   60a84:	ldr	r3, [r0, #68]	; 0x44
   60a88:	cmp	r3, #0
   60a8c:	str	r3, [sp, #48]	; 0x30
   60a90:	beq	60adc <fputs@plt+0x4fa38>
   60a94:	mov	r8, #0
   60a98:	mov	r0, fp
   60a9c:	ldr	r1, [sp, #84]	; 0x54
   60aa0:	ldr	r3, [sp, #108]	; 0x6c
   60aa4:	cmp	r3, #0
   60aa8:	ldrne	r2, [sp, #104]	; 0x68
   60aac:	strne	r2, [r3, #496]	; 0x1f0
   60ab0:	movne	r3, #0
   60ab4:	strne	r3, [sp, #108]	; 0x6c
   60ab8:	bl	1fdc0 <fputs@plt+0xed1c>
   60abc:	mov	r0, fp
   60ac0:	ldr	r1, [sp, #76]	; 0x4c
   60ac4:	bl	1f4b0 <fputs@plt+0xe40c>
   60ac8:	mov	r1, r8
   60acc:	mov	r0, fp
   60ad0:	bl	1b744 <fputs@plt+0xa6a0>
   60ad4:	add	sp, sp, #156	; 0x9c
   60ad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60adc:	ldrb	r3, [fp, #69]	; 0x45
   60ae0:	cmp	r3, #0
   60ae4:	bne	60a94 <fputs@plt+0x4f9f0>
   60ae8:	mov	r4, r0
   60aec:	bl	5dbd0 <fputs@plt+0x4cb2c>
   60af0:	subs	r6, r0, #0
   60af4:	beq	60a94 <fputs@plt+0x4f9f0>
   60af8:	ldr	r3, [sp, #48]	; 0x30
   60afc:	mov	r2, #109	; 0x6d
   60b00:	mov	r1, r6
   60b04:	mov	r0, r4
   60b08:	str	r3, [sp]
   60b0c:	bl	1b440 <fputs@plt+0xa39c>
   60b10:	ldr	r3, [r6, #12]
   60b14:	str	r3, [sp, #64]	; 0x40
   60b18:	subs	r3, r0, #0
   60b1c:	str	r3, [sp, #92]	; 0x5c
   60b20:	beq	60dbc <fputs@plt+0x4fd18>
   60b24:	mov	r3, #1
   60b28:	str	r3, [sp, #48]	; 0x30
   60b2c:	mov	r1, r6
   60b30:	mov	r0, r4
   60b34:	bl	463a4 <fputs@plt+0x35300>
   60b38:	cmp	r0, #0
   60b3c:	bne	60a94 <fputs@plt+0x4f9f0>
   60b40:	ldr	r3, [sp, #92]	; 0x5c
   60b44:	mov	r1, r6
   60b48:	mov	r0, r4
   60b4c:	adds	r2, r3, #0
   60b50:	movne	r2, #1
   60b54:	bl	30bec <fputs@plt+0x1fb48>
   60b58:	subs	r3, r0, #0
   60b5c:	str	r3, [sp, #56]	; 0x38
   60b60:	bne	60a94 <fputs@plt+0x4f9f0>
   60b64:	mov	r0, fp
   60b68:	ldr	r1, [r6, #64]	; 0x40
   60b6c:	bl	19670 <fputs@plt+0x85cc>
   60b70:	ldr	r3, [fp, #16]
   60b74:	mov	r7, r0
   60b78:	mov	r1, #9
   60b7c:	mov	r0, r4
   60b80:	ldr	r3, [r3, r7, lsl #4]
   60b84:	str	r3, [sp]
   60b88:	ldr	r2, [r6]
   60b8c:	ldr	r3, [sp, #56]	; 0x38
   60b90:	bl	2f298 <fputs@plt+0x1e1f4>
   60b94:	cmp	r0, #1
   60b98:	mov	sl, r0
   60b9c:	beq	60a94 <fputs@plt+0x4f9f0>
   60ba0:	ldr	r3, [r4, #72]	; 0x48
   60ba4:	ldr	r8, [r6, #8]
   60ba8:	str	r3, [sp, #36]	; 0x24
   60bac:	add	r3, r3, #1
   60bb0:	ldr	r2, [sp, #36]	; 0x24
   60bb4:	str	r3, [sp, #44]	; 0x2c
   60bb8:	str	r3, [r4, #72]	; 0x48
   60bbc:	ldr	r3, [sp, #84]	; 0x54
   60bc0:	str	r2, [r3, #52]	; 0x34
   60bc4:	cmp	r8, #0
   60bc8:	bne	60dec <fputs@plt+0x4fd48>
   60bcc:	ldr	r3, [sp, #64]	; 0x40
   60bd0:	cmp	r3, #0
   60bd4:	beq	60bec <fputs@plt+0x4fb48>
   60bd8:	ldr	r3, [r6]
   60bdc:	str	r4, [sp, #108]	; 0x6c
   60be0:	ldr	r2, [r4, #496]	; 0x1f0
   60be4:	str	r3, [r4, #496]	; 0x1f0
   60be8:	str	r2, [sp, #104]	; 0x68
   60bec:	mov	r0, r4
   60bf0:	bl	265dc <fputs@plt+0x15538>
   60bf4:	subs	r5, r0, #0
   60bf8:	beq	60a94 <fputs@plt+0x4f9f0>
   60bfc:	ldrb	r3, [r4, #18]
   60c00:	mov	r2, r7
   60c04:	mov	r1, #1
   60c08:	mov	r0, r4
   60c0c:	cmp	r3, #0
   60c10:	ldrbeq	r3, [r5, #89]	; 0x59
   60c14:	orreq	r3, r3, #4
   60c18:	strbeq	r3, [r5, #89]	; 0x59
   60c1c:	bl	48fa8 <fputs@plt+0x37f04>
   60c20:	ldr	r3, [sp, #64]	; 0x40
   60c24:	cmp	r3, #0
   60c28:	beq	60c4c <fputs@plt+0x4fba8>
   60c2c:	mov	r1, r6
   60c30:	mov	r0, r4
   60c34:	ldr	r3, [sp, #36]	; 0x24
   60c38:	ldr	r2, [sp, #76]	; 0x4c
   60c3c:	bl	54174 <fputs@plt+0x430d0>
   60c40:	ldr	r3, [sp, #36]	; 0x24
   60c44:	str	r3, [sp, #96]	; 0x60
   60c48:	str	r3, [sp, #100]	; 0x64
   60c4c:	mov	r2, #24
   60c50:	mov	r1, #0
   60c54:	add	r0, sp, #128	; 0x80
   60c58:	bl	10e88 <memset@plt>
   60c5c:	add	r0, sp, #120	; 0x78
   60c60:	ldr	r1, [sp, #76]	; 0x4c
   60c64:	str	r4, [sp, #120]	; 0x78
   60c68:	ldr	r3, [sp, #84]	; 0x54
   60c6c:	str	r3, [sp, #124]	; 0x7c
   60c70:	bl	2f5d8 <fputs@plt+0x1e534>
   60c74:	subs	r3, r0, #0
   60c78:	str	r3, [sp, #80]	; 0x50
   60c7c:	bne	60a94 <fputs@plt+0x4f9f0>
   60c80:	ldr	r3, [fp, #24]
   60c84:	tst	r3, #128	; 0x80
   60c88:	mvneq	r3, #0
   60c8c:	streq	r3, [sp, #60]	; 0x3c
   60c90:	beq	60cb4 <fputs@plt+0x4fc10>
   60c94:	ldr	r3, [r4, #76]	; 0x4c
   60c98:	mov	r2, r0
   60c9c:	mov	r1, #22
   60ca0:	mov	r0, r5
   60ca4:	add	r3, r3, #1
   60ca8:	str	r3, [r4, #76]	; 0x4c
   60cac:	str	r3, [sp, #60]	; 0x3c
   60cb0:	bl	26ab4 <fputs@plt+0x15a10>
   60cb4:	ldr	r3, [sp, #76]	; 0x4c
   60cb8:	ldrb	r9, [r6, #42]	; 0x2a
   60cbc:	orrs	sl, r3, sl
   60cc0:	ldr	r3, [sp, #48]	; 0x30
   60cc4:	bne	60e28 <fputs@plt+0x4fd84>
   60cc8:	cmp	r3, #0
   60ccc:	bne	60e34 <fputs@plt+0x4fd90>
   60cd0:	tst	r9, #16
   60cd4:	movne	sl, #8192	; 0x2000
   60cd8:	bne	60e34 <fputs@plt+0x4fd90>
   60cdc:	ldr	r3, [r6]
   60ce0:	mov	r1, r7
   60ce4:	mov	r0, r4
   60ce8:	str	r3, [sp]
   60cec:	mov	r3, #1
   60cf0:	ldr	r2, [r6, #28]
   60cf4:	bl	26384 <fputs@plt+0x152e0>
   60cf8:	ldrb	r3, [r6, #42]	; 0x2a
   60cfc:	tst	r3, #32
   60d00:	bne	60d30 <fputs@plt+0x4fc8c>
   60d04:	mvn	r3, #1
   60d08:	mov	r1, #119	; 0x77
   60d0c:	mov	r0, r5
   60d10:	str	r3, [sp, #8]
   60d14:	ldr	r3, [r6]
   60d18:	str	r3, [sp, #4]
   60d1c:	ldr	r3, [sp, #60]	; 0x3c
   60d20:	str	r3, [sp]
   60d24:	mov	r3, r7
   60d28:	ldr	r2, [r6, #28]
   60d2c:	bl	2666c <fputs@plt+0x155c8>
   60d30:	ldr	r8, [r6, #8]
   60d34:	cmp	r8, #0
   60d38:	bne	60e0c <fputs@plt+0x4fd68>
   60d3c:	ldrb	r3, [r4, #18]
   60d40:	cmp	r3, #0
   60d44:	bne	60d5c <fputs@plt+0x4fcb8>
   60d48:	ldr	r3, [r4, #420]	; 0x1a4
   60d4c:	cmp	r3, #0
   60d50:	bne	60d5c <fputs@plt+0x4fcb8>
   60d54:	mov	r0, r4
   60d58:	bl	31400 <fputs@plt+0x2035c>
   60d5c:	ldr	r3, [fp, #24]
   60d60:	tst	r3, #128	; 0x80
   60d64:	beq	60a98 <fputs@plt+0x4f9f4>
   60d68:	ldrb	r3, [r4, #18]
   60d6c:	cmp	r3, #0
   60d70:	bne	60a98 <fputs@plt+0x4f9f4>
   60d74:	ldr	r4, [r4, #420]	; 0x1a4
   60d78:	cmp	r4, #0
   60d7c:	bne	60a98 <fputs@plt+0x4f9f4>
   60d80:	mov	r3, #1
   60d84:	mov	r1, #33	; 0x21
   60d88:	ldr	r2, [sp, #60]	; 0x3c
   60d8c:	mov	r0, r5
   60d90:	bl	26ab4 <fputs@plt+0x15a10>
   60d94:	mov	r0, r5
   60d98:	mov	r1, #1
   60d9c:	bl	1dad8 <fputs@plt+0xca34>
   60da0:	ldr	r3, [pc, #1560]	; 613c0 <fputs@plt+0x5031c>
   60da4:	mov	r2, r4
   60da8:	mov	r1, r4
   60dac:	mov	r0, r5
   60db0:	str	r4, [sp]
   60db4:	bl	25b1c <fputs@plt+0x14a78>
   60db8:	b	60a98 <fputs@plt+0x4f9f4>
   60dbc:	ldr	r3, [r4]
   60dc0:	ldr	r3, [r3, #24]
   60dc4:	tst	r3, #524288	; 0x80000
   60dc8:	beq	60b2c <fputs@plt+0x4fa88>
   60dcc:	mov	r0, r6
   60dd0:	bl	15454 <fputs@plt+0x43b0>
   60dd4:	cmp	r0, #0
   60dd8:	bne	60b24 <fputs@plt+0x4fa80>
   60ddc:	ldr	r3, [r6, #16]
   60de0:	cmp	r3, #0
   60de4:	bne	60b24 <fputs@plt+0x4fa80>
   60de8:	b	60b2c <fputs@plt+0x4fa88>
   60dec:	ldr	r3, [r4, #72]	; 0x48
   60df0:	ldr	r8, [r8, #20]
   60df4:	add	r3, r3, #1
   60df8:	str	r3, [r4, #72]	; 0x48
   60dfc:	ldr	r3, [sp, #56]	; 0x38
   60e00:	add	r3, r3, #1
   60e04:	str	r3, [sp, #56]	; 0x38
   60e08:	b	60bc4 <fputs@plt+0x4fb20>
   60e0c:	mov	r3, r7
   60e10:	mov	r1, #119	; 0x77
   60e14:	ldr	r2, [r8, #44]	; 0x2c
   60e18:	mov	r0, r5
   60e1c:	bl	26ab4 <fputs@plt+0x15a10>
   60e20:	ldr	r8, [r8, #20]
   60e24:	b	60d34 <fputs@plt+0x4fc90>
   60e28:	cmp	r3, #0
   60e2c:	movne	sl, #0
   60e30:	moveq	sl, #8192	; 0x2000
   60e34:	ldr	r2, [r4, #76]	; 0x4c
   60e38:	orr	r3, sl, #12
   60e3c:	ands	r9, r9, #32
   60e40:	str	r3, [sp, #68]	; 0x44
   60e44:	add	r7, r2, #1
   60e48:	bne	60f60 <fputs@plt+0x4febc>
   60e4c:	mov	r3, r7
   60e50:	mov	r2, r9
   60e54:	str	r7, [r4, #76]	; 0x4c
   60e58:	mov	r1, #25
   60e5c:	mov	r0, r5
   60e60:	bl	26ab4 <fputs@plt+0x15a10>
   60e64:	mov	sl, r9
   60e68:	mov	r3, #1
   60e6c:	str	r7, [sp, #88]	; 0x58
   60e70:	mov	r7, r9
   60e74:	str	r3, [sp, #40]	; 0x28
   60e78:	str	r9, [sp, #52]	; 0x34
   60e7c:	ldr	r3, [sp, #44]	; 0x2c
   60e80:	mov	r0, r4
   60e84:	ldr	r2, [sp, #76]	; 0x4c
   60e88:	ldr	r1, [sp, #84]	; 0x54
   60e8c:	str	r3, [sp, #8]
   60e90:	ldr	r3, [sp, #68]	; 0x44
   60e94:	str	r3, [sp, #4]
   60e98:	mov	r3, #0
   60e9c:	str	r3, [sp]
   60ea0:	bl	4fb60 <fputs@plt+0x3eabc>
   60ea4:	subs	r3, r0, #0
   60ea8:	str	r3, [sp, #72]	; 0x48
   60eac:	beq	60a94 <fputs@plt+0x4f9f0>
   60eb0:	mov	r2, r3
   60eb4:	add	r3, sp, #112	; 0x70
   60eb8:	ldr	r0, [r2, #60]!	; 0x3c
   60ebc:	ldr	r1, [r2, #4]
   60ec0:	stmia	r3!, {r0, r1}
   60ec4:	ldr	r3, [sp, #72]	; 0x48
   60ec8:	ldrb	r3, [r3, #40]	; 0x28
   60ecc:	str	r3, [sp, #44]	; 0x2c
   60ed0:	ldr	r3, [fp, #24]
   60ed4:	tst	r3, #128	; 0x80
   60ed8:	beq	60ef0 <fputs@plt+0x4fe4c>
   60edc:	mov	r3, #1
   60ee0:	mov	r1, #37	; 0x25
   60ee4:	ldr	r2, [sp, #60]	; 0x3c
   60ee8:	mov	r0, r5
   60eec:	bl	26ab4 <fputs@plt+0x15a10>
   60ef0:	cmp	sl, #0
   60ef4:	movne	r3, #0
   60ef8:	bne	60ff0 <fputs@plt+0x4ff4c>
   60efc:	ldr	r3, [r4, #76]	; 0x4c
   60f00:	mvn	r2, #0
   60f04:	mov	r1, r6
   60f08:	mov	r0, r4
   60f0c:	add	r3, r3, #1
   60f10:	stm	sp, {r3, sl}
   60f14:	ldr	r3, [sp, #36]	; 0x24
   60f18:	bl	37780 <fputs@plt+0x266dc>
   60f1c:	ldr	r3, [r4, #76]	; 0x4c
   60f20:	mov	r7, r0
   60f24:	cmp	r3, r0
   60f28:	ldr	r3, [sp, #44]	; 0x2c
   60f2c:	strlt	r0, [r4, #76]	; 0x4c
   60f30:	cmp	r3, #0
   60f34:	beq	61294 <fputs@plt+0x501f0>
   60f38:	ldr	r3, [sp, #56]	; 0x38
   60f3c:	mov	r0, fp
   60f40:	add	r2, r3, #2
   60f44:	asr	r3, r2, #31
   60f48:	bl	1c810 <fputs@plt+0xb76c>
   60f4c:	subs	r8, r0, #0
   60f50:	bne	61224 <fputs@plt+0x50180>
   60f54:	ldr	r0, [sp, #72]	; 0x48
   60f58:	bl	27090 <fputs@plt+0x15fec>
   60f5c:	b	60a98 <fputs@plt+0x4f9f4>
   60f60:	ldr	r0, [r6, #8]
   60f64:	bl	19588 <fputs@plt+0x84e4>
   60f68:	ldrsh	r3, [r0, #50]	; 0x32
   60f6c:	mov	sl, r0
   60f70:	mov	r1, #57	; 0x39
   60f74:	mov	r0, r5
   60f78:	add	r2, r3, r2
   60f7c:	str	r3, [sp, #40]	; 0x28
   60f80:	ldr	r3, [r4, #72]	; 0x48
   60f84:	str	r2, [r4, #76]	; 0x4c
   60f88:	str	r3, [sp, #52]	; 0x34
   60f8c:	add	r3, r3, #1
   60f90:	ldr	r2, [sp, #52]	; 0x34
   60f94:	str	r3, [r4, #72]	; 0x48
   60f98:	ldr	r3, [sp, #40]	; 0x28
   60f9c:	bl	26ab4 <fputs@plt+0x15a10>
   60fa0:	mov	r9, r0
   60fa4:	mov	r1, sl
   60fa8:	mov	r0, r4
   60fac:	bl	31270 <fputs@plt+0x201cc>
   60fb0:	mov	r3, #0
   60fb4:	str	r3, [sp, #88]	; 0x58
   60fb8:	b	60e7c <fputs@plt+0x4fdd8>
   60fbc:	ldr	r3, [sp, #68]	; 0x44
   60fc0:	mov	r1, r6
   60fc4:	mov	r0, r5
   60fc8:	ldr	r2, [sl, #4]
   60fcc:	lsl	r3, r3, #1
   60fd0:	ldrsh	r3, [r2, r3]
   60fd4:	ldr	r2, [sp, #68]	; 0x44
   60fd8:	add	r2, r7, r2
   60fdc:	str	r2, [sp]
   60fe0:	ldr	r2, [sp, #36]	; 0x24
   60fe4:	bl	376c4 <fputs@plt+0x26620>
   60fe8:	ldr	r3, [sp, #68]	; 0x44
   60fec:	add	r3, r3, #1
   60ff0:	str	r3, [sp, #68]	; 0x44
   60ff4:	ldr	r3, [sp, #40]	; 0x28
   60ff8:	ldr	r2, [sp, #68]	; 0x44
   60ffc:	cmp	r3, r2
   61000:	bgt	60fbc <fputs@plt+0x4ff18>
   61004:	ldr	r3, [sp, #44]	; 0x2c
   61008:	cmp	r3, #0
   6100c:	bne	60f38 <fputs@plt+0x4fe94>
   61010:	mov	r1, sl
   61014:	ldr	r0, [r4]
   61018:	ldr	r9, [r4, #76]	; 0x4c
   6101c:	add	r9, r9, #1
   61020:	str	r9, [r4, #76]	; 0x4c
   61024:	bl	1de9c <fputs@plt+0xcdf8>
   61028:	ldr	r3, [sp, #40]	; 0x28
   6102c:	mov	r2, r7
   61030:	mov	r1, #49	; 0x31
   61034:	str	r9, [sp]
   61038:	mov	r7, r9
   6103c:	stmib	sp, {r0, r3}
   61040:	mov	r0, r5
   61044:	bl	2666c <fputs@plt+0x155c8>
   61048:	mov	r3, r9
   6104c:	mov	r1, #110	; 0x6e
   61050:	ldr	r2, [sp, #52]	; 0x34
   61054:	mov	r0, r5
   61058:	bl	26ab4 <fputs@plt+0x15a10>
   6105c:	ldr	r3, [sp, #44]	; 0x2c
   61060:	str	r3, [sp, #40]	; 0x28
   61064:	ldr	r0, [sp, #72]	; 0x48
   61068:	bl	27090 <fputs@plt+0x15fec>
   6106c:	mov	r3, #0
   61070:	str	r3, [sp, #56]	; 0x38
   61074:	ldr	r3, [sp, #64]	; 0x40
   61078:	cmp	r3, #0
   6107c:	bne	612b0 <fputs@plt+0x5020c>
   61080:	ldr	r3, [sp, #44]	; 0x2c
   61084:	cmp	r3, #2
   61088:	ldrne	r9, [sp, #64]	; 0x40
   6108c:	bne	6109c <fputs@plt+0x4fff8>
   61090:	mov	r0, r4
   61094:	bl	26a68 <fputs@plt+0x159c4>
   61098:	mov	r9, r0
   6109c:	add	r3, sp, #100	; 0x64
   610a0:	mov	r2, #55	; 0x37
   610a4:	str	r8, [sp, #4]
   610a8:	mov	r1, r6
   610ac:	mov	r0, r4
   610b0:	str	r3, [sp, #12]
   610b4:	add	r3, sp, #96	; 0x60
   610b8:	str	r3, [sp, #8]
   610bc:	ldr	r3, [sp, #36]	; 0x24
   610c0:	str	r3, [sp]
   610c4:	mov	r3, #8
   610c8:	bl	31410 <fputs@plt+0x2036c>
   610cc:	ldr	r3, [sp, #44]	; 0x2c
   610d0:	cmp	r3, #2
   610d4:	bne	612b0 <fputs@plt+0x5020c>
   610d8:	mov	r1, r9
   610dc:	mov	r0, r5
   610e0:	bl	1b664 <fputs@plt+0xa5c0>
   610e4:	ldrb	r9, [r6, #42]	; 0x2a
   610e8:	ands	r9, r9, #16
   610ec:	movne	r9, #0
   610f0:	bne	6112c <fputs@plt+0x50088>
   610f4:	ldr	r3, [sp, #36]	; 0x24
   610f8:	ldr	r2, [sp, #96]	; 0x60
   610fc:	sub	r3, r2, r3
   61100:	ldrb	r3, [r8, r3]
   61104:	cmp	r3, #0
   61108:	moveq	r9, r3
   6110c:	beq	6112c <fputs@plt+0x50088>
   61110:	ldr	r3, [sp, #40]	; 0x28
   61114:	mov	r1, #68	; 0x44
   61118:	mov	r0, r5
   6111c:	str	r7, [sp]
   61120:	str	r3, [sp, #4]
   61124:	ldr	r3, [sp, #56]	; 0x38
   61128:	bl	26634 <fputs@plt+0x15590>
   6112c:	ldrb	r3, [r6, #42]	; 0x2a
   61130:	tst	r3, #16
   61134:	beq	61310 <fputs@plt+0x5026c>
   61138:	mov	r0, fp
   6113c:	ldr	r1, [r6, #56]	; 0x38
   61140:	bl	196b4 <fputs@plt+0x8610>
   61144:	mov	r2, r0
   61148:	mov	r1, r6
   6114c:	mov	r0, r4
   61150:	str	r2, [sp, #36]	; 0x24
   61154:	bl	38b38 <fputs@plt+0x27a94>
   61158:	ldr	r2, [sp, #36]	; 0x24
   6115c:	mvn	r3, #9
   61160:	mov	r1, #12
   61164:	mov	r0, r5
   61168:	str	r7, [sp]
   6116c:	strd	r2, [sp, #4]
   61170:	mov	r3, #1
   61174:	mov	r2, #0
   61178:	bl	2666c <fputs@plt+0x155c8>
   6117c:	mov	r1, #2
   61180:	mov	r0, r5
   61184:	bl	18814 <fputs@plt+0x7770>
   61188:	mov	r0, r4
   6118c:	bl	14fd4 <fputs@plt+0x3f30>
   61190:	ldr	r3, [sp, #44]	; 0x2c
   61194:	cmp	r3, #1
   61198:	bne	61378 <fputs@plt+0x502d4>
   6119c:	ldr	r3, [r4, #416]	; 0x1a0
   611a0:	cmp	r3, #0
   611a4:	strbeq	r3, [r4, #20]
   611a8:	mov	r0, r5
   611ac:	ldr	r1, [sp, #56]	; 0x38
   611b0:	bl	14554 <fputs@plt+0x34b0>
   611b4:	ldr	r0, [sp, #72]	; 0x48
   611b8:	bl	27090 <fputs@plt+0x15fec>
   611bc:	ldr	r3, [sp, #64]	; 0x40
   611c0:	cmp	r3, #0
   611c4:	bne	60d3c <fputs@plt+0x4fc98>
   611c8:	ldrb	r3, [r6, #42]	; 0x2a
   611cc:	tst	r3, #16
   611d0:	bne	60d3c <fputs@plt+0x4fc98>
   611d4:	cmp	sl, #0
   611d8:	bne	611ec <fputs@plt+0x50148>
   611dc:	mov	r1, #61	; 0x3d
   611e0:	mov	r0, r5
   611e4:	ldr	r2, [sp, #96]	; 0x60
   611e8:	bl	26a50 <fputs@plt+0x159ac>
   611ec:	ldr	r6, [r6, #8]
   611f0:	cmp	r6, #0
   611f4:	beq	60d3c <fputs@plt+0x4fc98>
   611f8:	ldr	r3, [sp, #80]	; 0x50
   611fc:	mov	r1, #61	; 0x3d
   61200:	mov	r0, r5
   61204:	ldr	r2, [sp, #100]	; 0x64
   61208:	add	r2, r3, r2
   6120c:	bl	26a50 <fputs@plt+0x159ac>
   61210:	ldr	r3, [sp, #80]	; 0x50
   61214:	ldr	r6, [r6, #20]
   61218:	add	r3, r3, #1
   6121c:	str	r3, [sp, #80]	; 0x50
   61220:	b	611f0 <fputs@plt+0x5014c>
   61224:	ldr	r3, [sp, #56]	; 0x38
   61228:	mov	r1, #1
   6122c:	add	r2, r3, #1
   61230:	bl	10e88 <memset@plt>
   61234:	ldr	r3, [sp, #56]	; 0x38
   61238:	mov	r2, #0
   6123c:	add	r3, r8, r3
   61240:	strb	r2, [r3, #1]
   61244:	ldr	r3, [sp, #112]	; 0x70
   61248:	cmp	r3, r2
   6124c:	ldrge	r1, [sp, #36]	; 0x24
   61250:	subge	r3, r3, r1
   61254:	strbge	r2, [r8, r3]
   61258:	ldr	r3, [sp, #116]	; 0x74
   6125c:	cmp	r3, #0
   61260:	ldrge	r2, [sp, #36]	; 0x24
   61264:	subge	r3, r3, r2
   61268:	movge	r2, #0
   6126c:	strbge	r2, [r8, r3]
   61270:	cmp	r9, #0
   61274:	beq	61284 <fputs@plt+0x501e0>
   61278:	mov	r1, r9
   6127c:	mov	r0, r5
   61280:	bl	22874 <fputs@plt+0x117d0>
   61284:	ldr	r0, [r5, #24]
   61288:	bl	2644c <fputs@plt+0x153a8>
   6128c:	str	r0, [sp, #56]	; 0x38
   61290:	b	61074 <fputs@plt+0x4ffd0>
   61294:	mov	r3, r7
   61298:	mov	r1, #129	; 0x81
   6129c:	ldr	r2, [sp, #88]	; 0x58
   612a0:	mov	r0, r5
   612a4:	bl	26ab4 <fputs@plt+0x15a10>
   612a8:	mov	r3, #1
   612ac:	b	61060 <fputs@plt+0x4ffbc>
   612b0:	ldr	r3, [sp, #44]	; 0x2c
   612b4:	cmp	r3, #0
   612b8:	bne	610e4 <fputs@plt+0x50040>
   612bc:	cmp	sl, #0
   612c0:	beq	612f0 <fputs@plt+0x5024c>
   612c4:	mov	r1, #108	; 0x6c
   612c8:	mov	r0, r5
   612cc:	ldr	r2, [sp, #52]	; 0x34
   612d0:	bl	26a50 <fputs@plt+0x159ac>
   612d4:	mov	r9, r0
   612d8:	mov	r3, r7
   612dc:	ldr	r2, [sp, #52]	; 0x34
   612e0:	mov	r1, #101	; 0x65
   612e4:	mov	r0, r5
   612e8:	bl	26ab4 <fputs@plt+0x15a10>
   612ec:	b	6112c <fputs@plt+0x50088>
   612f0:	mov	r3, sl
   612f4:	mov	r1, #130	; 0x82
   612f8:	str	r7, [sp]
   612fc:	mov	r0, r5
   61300:	ldr	r2, [sp, #88]	; 0x58
   61304:	bl	2654c <fputs@plt+0x154a8>
   61308:	mov	r9, r0
   6130c:	b	6112c <fputs@plt+0x50088>
   61310:	ldrb	r2, [r4, #18]
   61314:	ldr	r1, [sp, #48]	; 0x30
   61318:	ldr	r3, [sp, #96]	; 0x60
   6131c:	clz	r2, r2
   61320:	lsr	r2, r2, #5
   61324:	cmp	r1, #0
   61328:	mvnne	r1, #0
   6132c:	bne	6133c <fputs@plt+0x50298>
   61330:	ldr	r1, [sp, #116]	; 0x74
   61334:	cmp	r1, r3
   61338:	mvneq	r1, #0
   6133c:	mov	r0, r4
   61340:	str	r7, [sp, #4]
   61344:	str	r2, [sp, #12]
   61348:	ldr	r2, [sp, #40]	; 0x28
   6134c:	str	r1, [sp, #24]
   61350:	ldr	r1, [sp, #44]	; 0x2c
   61354:	str	r2, [sp, #8]
   61358:	ldr	r2, [sp, #100]	; 0x64
   6135c:	str	r1, [sp, #20]
   61360:	mov	r1, #10
   61364:	str	r2, [sp]
   61368:	str	r1, [sp, #16]
   6136c:	mov	r1, r6
   61370:	ldr	r2, [sp, #92]	; 0x5c
   61374:	bl	606fc <fputs@plt+0x4f658>
   61378:	ldr	r3, [sp, #44]	; 0x2c
   6137c:	cmp	r3, #0
   61380:	bne	611a8 <fputs@plt+0x50104>
   61384:	cmp	sl, #0
   61388:	beq	613b0 <fputs@plt+0x5030c>
   6138c:	add	r3, r9, #1
   61390:	mov	r1, #7
   61394:	ldr	r2, [sp, #52]	; 0x34
   61398:	mov	r0, r5
   6139c:	bl	26ab4 <fputs@plt+0x15a10>
   613a0:	mov	r1, r9
   613a4:	mov	r0, r5
   613a8:	bl	1b664 <fputs@plt+0xa5c0>
   613ac:	b	611bc <fputs@plt+0x50118>
   613b0:	mov	r1, r9
   613b4:	mov	r0, r5
   613b8:	bl	26c6c <fputs@plt+0x15bc8>
   613bc:	b	613a0 <fputs@plt+0x502fc>
   613c0:	andeq	r7, r7, fp, asr #1
   613c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   613c8:	sub	sp, sp, #148	; 0x94
   613cc:	mov	sl, r1
   613d0:	mov	fp, r0
   613d4:	str	r3, [sp, #80]	; 0x50
   613d8:	ldrb	r3, [sp, #196]	; 0xc4
   613dc:	str	r2, [sp, #88]	; 0x58
   613e0:	str	r3, [sp, #92]	; 0x5c
   613e4:	ldrb	r3, [sp, #200]	; 0xc8
   613e8:	str	r3, [sp, #44]	; 0x2c
   613ec:	ldr	r3, [sp, #192]	; 0xc0
   613f0:	adds	r3, r3, #0
   613f4:	movne	r3, #1
   613f8:	str	r3, [sp, #96]	; 0x60
   613fc:	ldr	r3, [r0]
   61400:	str	r3, [sp, #76]	; 0x4c
   61404:	bl	265dc <fputs@plt+0x15538>
   61408:	ldrsh	r3, [sl, #34]	; 0x22
   6140c:	mov	r4, r0
   61410:	str	r3, [sp, #40]	; 0x28
   61414:	ldrb	r3, [sl, #42]	; 0x2a
   61418:	ands	r3, r3, #32
   6141c:	moveq	r2, #1
   61420:	streq	r3, [sp, #36]	; 0x24
   61424:	streq	r2, [sp, #72]	; 0x48
   61428:	beq	61440 <fputs@plt+0x5039c>
   6142c:	ldr	r0, [sl, #8]
   61430:	bl	19588 <fputs@plt+0x84e4>
   61434:	ldrh	r3, [r0, #50]	; 0x32
   61438:	str	r0, [sp, #36]	; 0x24
   6143c:	str	r3, [sp, #72]	; 0x48
   61440:	ldr	r3, [sp, #188]	; 0xbc
   61444:	mov	r5, #0
   61448:	add	r8, r3, #1
   6144c:	ldr	r3, [sp, #40]	; 0x28
   61450:	cmp	r5, r3
   61454:	blt	61514 <fputs@plt+0x50470>
   61458:	ldr	r7, [sl, #24]
   6145c:	cmp	r7, #0
   61460:	bne	6164c <fputs@plt+0x505a8>
   61464:	ldr	r3, [sp, #36]	; 0x24
   61468:	ldr	r2, [sp, #92]	; 0x5c
   6146c:	clz	r3, r3
   61470:	lsr	r3, r3, #5
   61474:	cmp	r2, #0
   61478:	moveq	r3, #0
   6147c:	cmp	r3, #0
   61480:	streq	r3, [sp, #40]	; 0x28
   61484:	streq	r3, [sp, #52]	; 0x34
   61488:	streq	r3, [sp, #64]	; 0x40
   6148c:	beq	61924 <fputs@plt+0x50880>
   61490:	ldr	r0, [r4, #24]
   61494:	bl	2644c <fputs@plt+0x153a8>
   61498:	ldr	r3, [sp, #44]	; 0x2c
   6149c:	mov	r5, r0
   614a0:	cmp	r3, #10
   614a4:	movne	r6, r3
   614a8:	bne	614b8 <fputs@plt+0x50414>
   614ac:	ldrb	r6, [sl, #43]	; 0x2b
   614b0:	cmp	r6, #10
   614b4:	beq	61ec4 <fputs@plt+0x50e20>
   614b8:	ldr	r3, [sp, #192]	; 0xc0
   614bc:	cmp	r3, #0
   614c0:	beq	614e8 <fputs@plt+0x50444>
   614c4:	ldrd	r2, [sp, #188]	; 0xbc
   614c8:	mov	r1, #79	; 0x4f
   614cc:	mov	r0, r4
   614d0:	str	r3, [sp]
   614d4:	mov	r3, r5
   614d8:	bl	2654c <fputs@plt+0x154a8>
   614dc:	mov	r1, #144	; 0x90
   614e0:	mov	r0, r4
   614e4:	bl	18814 <fputs@plt+0x7770>
   614e8:	ldr	r2, [sp, #44]	; 0x2c
   614ec:	sub	r3, r6, #5
   614f0:	clz	r3, r3
   614f4:	lsr	r3, r3, #5
   614f8:	cmp	r2, #5
   614fc:	moveq	r3, #0
   61500:	cmp	r3, #0
   61504:	ldrne	r3, [sl, #8]
   61508:	bne	617e4 <fputs@plt+0x50740>
   6150c:	str	r3, [sp, #40]	; 0x28
   61510:	b	617a0 <fputs@plt+0x506fc>
   61514:	ldrsh	r3, [sl, #32]
   61518:	cmp	r3, r5
   6151c:	beq	615d0 <fputs@plt+0x5052c>
   61520:	ldr	r3, [sp, #212]	; 0xd4
   61524:	cmp	r3, #0
   61528:	beq	61538 <fputs@plt+0x50494>
   6152c:	ldr	r3, [r3, r5, lsl #2]
   61530:	cmp	r3, #0
   61534:	blt	615d0 <fputs@plt+0x5052c>
   61538:	ldr	r3, [sl, #4]
   6153c:	lsl	r9, r5, #4
   61540:	add	r3, r3, r9
   61544:	ldrb	r6, [r3, #12]
   61548:	cmp	r6, #0
   6154c:	beq	615d0 <fputs@plt+0x5052c>
   61550:	ldr	r2, [sp, #44]	; 0x2c
   61554:	cmp	r2, #10
   61558:	movne	r6, r2
   6155c:	bne	61568 <fputs@plt+0x504c4>
   61560:	cmp	r6, #10
   61564:	beq	61580 <fputs@plt+0x504dc>
   61568:	cmp	r6, #5
   6156c:	add	r7, r8, r5
   61570:	bne	615d8 <fputs@plt+0x50534>
   61574:	ldr	r3, [r3, #4]
   61578:	cmp	r3, #0
   6157c:	bne	61610 <fputs@plt+0x5056c>
   61580:	mov	r0, fp
   61584:	mov	r6, #2
   61588:	bl	14fd4 <fputs@plt+0x3f30>
   6158c:	ldrd	r2, [sl]
   61590:	ldr	r1, [pc, #2376]	; 61ee0 <fputs@plt+0x50e3c>
   61594:	ldr	r0, [sp, #76]	; 0x4c
   61598:	ldr	r3, [r3, r9]
   6159c:	bl	36660 <fputs@plt+0x255bc>
   615a0:	mvn	r3, #0
   615a4:	mov	r1, #20
   615a8:	movw	r2, #1299	; 0x513
   615ac:	stmib	sp, {r0, r3}
   615b0:	add	r3, r8, r5
   615b4:	mov	r0, r4
   615b8:	str	r3, [sp]
   615bc:	mov	r3, r6
   615c0:	bl	2666c <fputs@plt+0x155c8>
   615c4:	mov	r1, #1
   615c8:	mov	r0, r4
   615cc:	bl	18814 <fputs@plt+0x7770>
   615d0:	add	r5, r5, #1
   615d4:	b	6144c <fputs@plt+0x503a8>
   615d8:	sub	r3, r6, #1
   615dc:	cmp	r3, #3
   615e0:	ldrls	pc, [pc, r3, lsl #2]
   615e4:	b	61610 <fputs@plt+0x5056c>
   615e8:	andeq	r1, r6, ip, lsl #11
   615ec:	andeq	r1, r6, r0, lsl #11
   615f0:	andeq	r1, r6, ip, lsl #11
   615f4:	strdeq	r1, [r6], -r8
   615f8:	mov	r2, r7
   615fc:	mov	r1, #76	; 0x4c
   61600:	ldr	r3, [sp, #204]	; 0xcc
   61604:	mov	r0, r4
   61608:	bl	26ab4 <fputs@plt+0x15a10>
   6160c:	b	615d0 <fputs@plt+0x5052c>
   61610:	mov	r2, r7
   61614:	mov	r1, #77	; 0x4d
   61618:	mov	r0, r4
   6161c:	bl	26a50 <fputs@plt+0x159ac>
   61620:	ldr	r3, [sl, #4]
   61624:	mov	r6, r0
   61628:	mov	r2, r7
   6162c:	mov	r0, fp
   61630:	add	r9, r3, r9
   61634:	ldr	r1, [r9, #4]
   61638:	bl	4c4b0 <fputs@plt+0x3b40c>
   6163c:	mov	r1, r6
   61640:	mov	r0, r4
   61644:	bl	1b664 <fputs@plt+0xa5c0>
   61648:	b	615d0 <fputs@plt+0x5052c>
   6164c:	ldr	r3, [sp, #76]	; 0x4c
   61650:	ldr	r5, [r3, #24]
   61654:	ands	r5, r5, #8192	; 0x2000
   61658:	bne	61464 <fputs@plt+0x503c0>
   6165c:	ldr	r3, [sp, #188]	; 0xbc
   61660:	add	r3, r3, #1
   61664:	str	r3, [fp, #100]	; 0x64
   61668:	ldr	r3, [sp, #44]	; 0x2c
   6166c:	cmp	r3, #10
   61670:	movne	r6, r3
   61674:	moveq	r6, #2
   61678:	ldr	r3, [r7]
   6167c:	cmp	r3, r5
   61680:	ble	61464 <fputs@plt+0x503c0>
   61684:	mov	r3, #20
   61688:	mul	r9, r3, r5
   6168c:	ldr	r3, [r7, #4]
   61690:	ldr	r3, [r3, r9]
   61694:	str	r3, [sp, #40]	; 0x28
   61698:	ldr	r3, [sp, #212]	; 0xd4
   6169c:	cmp	r3, #0
   616a0:	bne	616e8 <fputs@plt+0x50644>
   616a4:	ldr	r0, [r4, #24]
   616a8:	bl	2644c <fputs@plt+0x153a8>
   616ac:	mov	r2, r0
   616b0:	mov	r8, r0
   616b4:	ldr	r1, [sp, #40]	; 0x28
   616b8:	mov	r3, #16
   616bc:	mov	r0, fp
   616c0:	bl	4db90 <fputs@plt+0x3caec>
   616c4:	cmp	r6, #4
   616c8:	bne	6173c <fputs@plt+0x50698>
   616cc:	mov	r0, r4
   616d0:	ldr	r1, [sp, #204]	; 0xcc
   616d4:	bl	26c6c <fputs@plt+0x15bc8>
   616d8:	mov	r1, r8
   616dc:	mov	r0, r4
   616e0:	bl	14554 <fputs@plt+0x34b0>
   616e4:	b	61734 <fputs@plt+0x50690>
   616e8:	mov	r2, #24
   616ec:	mov	r1, #0
   616f0:	add	r0, sp, #116	; 0x74
   616f4:	bl	10e88 <memset@plt>
   616f8:	ldr	r3, [pc, #2020]	; 61ee4 <fputs@plt+0x50e40>
   616fc:	add	r0, sp, #116	; 0x74
   61700:	ldr	r1, [sp, #40]	; 0x28
   61704:	str	r3, [sp, #120]	; 0x78
   61708:	ldr	r3, [sp, #212]	; 0xd4
   6170c:	str	r3, [sp, #140]	; 0x8c
   61710:	bl	18c2c <fputs@plt+0x7b88>
   61714:	ldr	r3, [sp, #92]	; 0x5c
   61718:	cmp	r3, #0
   6171c:	ldrbeq	r3, [sp, #136]	; 0x88
   61720:	biceq	r3, r3, #2
   61724:	strbeq	r3, [sp, #136]	; 0x88
   61728:	ldrb	r3, [sp, #136]	; 0x88
   6172c:	cmp	r3, #0
   61730:	bne	616a4 <fputs@plt+0x50600>
   61734:	add	r5, r5, #1
   61738:	b	61678 <fputs@plt+0x505d4>
   6173c:	ldr	r3, [r7, #4]
   61740:	mov	r2, #3
   61744:	movw	r1, #275	; 0x113
   61748:	mov	r0, fp
   6174c:	add	r9, r3, r9
   61750:	ldr	r3, [r9, #4]
   61754:	cmp	r3, #0
   61758:	ldreq	r3, [sl]
   6175c:	cmp	r6, #5
   61760:	str	r2, [sp, #4]
   61764:	mov	r2, #0
   61768:	moveq	r6, #2
   6176c:	str	r2, [sp]
   61770:	mov	r2, r6
   61774:	bl	266c8 <fputs@plt+0x15624>
   61778:	b	616d8 <fputs@plt+0x50634>
   6177c:	ldrb	r2, [r3, #54]	; 0x36
   61780:	sub	r2, r2, #3
   61784:	cmp	r2, #1
   61788:	bhi	617e0 <fputs@plt+0x5073c>
   6178c:	mov	r1, #13
   61790:	mov	r0, r4
   61794:	mov	r6, #5
   61798:	bl	265c0 <fputs@plt+0x1551c>
   6179c:	str	r0, [sp, #40]	; 0x28
   617a0:	mov	r1, #70	; 0x46
   617a4:	mov	r0, r4
   617a8:	ldr	r2, [sp, #80]	; 0x50
   617ac:	ldr	r3, [sp, #188]	; 0xbc
   617b0:	str	r3, [sp]
   617b4:	mov	r3, r5
   617b8:	bl	2654c <fputs@plt+0x154a8>
   617bc:	sub	r3, r6, #1
   617c0:	cmp	r3, #4
   617c4:	ldrls	pc, [pc, r3, lsl #2]
   617c8:	b	617f4 <fputs@plt+0x50750>
   617cc:	strdeq	r1, [r6], -r8
   617d0:	strdeq	r1, [r6], -r8
   617d4:	strdeq	r1, [r6], -r8
   617d8:	andeq	r1, r6, r8, lsr #19
   617dc:	andeq	r1, r6, r4, lsl r8
   617e0:	ldr	r3, [r3, #20]
   617e4:	cmp	r3, #0
   617e8:	bne	6177c <fputs@plt+0x506d8>
   617ec:	mov	r6, #5
   617f0:	b	6150c <fputs@plt+0x50468>
   617f4:	mov	r6, #2
   617f8:	mov	r2, sl
   617fc:	mov	r1, r6
   61800:	mov	r0, fp
   61804:	bl	370bc <fputs@plt+0x26018>
   61808:	mov	r3, #0
   6180c:	str	r3, [sp, #52]	; 0x34
   61810:	b	618ec <fputs@plt+0x50848>
   61814:	ldr	r3, [sp, #76]	; 0x4c
   61818:	ldr	r3, [r3, #24]
   6181c:	tst	r3, #262144	; 0x40000
   61820:	bne	61878 <fputs@plt+0x507d4>
   61824:	ldr	r3, [fp]
   61828:	ldr	r3, [r3, #24]
   6182c:	tst	r3, #524288	; 0x80000
   61830:	bne	61984 <fputs@plt+0x508e0>
   61834:	ldr	r3, [sl, #8]
   61838:	cmp	r3, #0
   6183c:	beq	619b8 <fputs@plt+0x50914>
   61840:	ldr	r3, [fp, #416]	; 0x1a0
   61844:	mov	r6, #1
   61848:	mov	r8, #0
   6184c:	mvn	r9, #0
   61850:	mov	r1, sl
   61854:	mov	r0, fp
   61858:	ldr	r2, [sp, #80]	; 0x50
   6185c:	cmp	r3, #0
   61860:	moveq	r3, fp
   61864:	strb	r6, [r3, #20]
   61868:	strd	r8, [sp]
   6186c:	ldr	r3, [sp, #184]	; 0xb8
   61870:	bl	4e350 <fputs@plt+0x3d2ac>
   61874:	b	618e8 <fputs@plt+0x50844>
   61878:	mov	r3, #0
   6187c:	mov	r2, #109	; 0x6d
   61880:	mov	r1, sl
   61884:	mov	r0, fp
   61888:	str	r3, [sp]
   6188c:	bl	1b440 <fputs@plt+0xa39c>
   61890:	subs	r2, r0, #0
   61894:	beq	61824 <fputs@plt+0x50780>
   61898:	ldr	r3, [fp, #416]	; 0x1a0
   6189c:	mov	r6, #1
   618a0:	mov	r8, #0
   618a4:	mov	r9, #5
   618a8:	mov	r1, sl
   618ac:	mov	r0, fp
   618b0:	cmp	r3, #0
   618b4:	moveq	r3, fp
   618b8:	strb	r6, [r3, #20]
   618bc:	mvn	r3, #0
   618c0:	str	r6, [sp, #8]
   618c4:	strd	r8, [sp, #12]
   618c8:	str	r3, [sp, #24]
   618cc:	ldr	r3, [sp, #188]	; 0xbc
   618d0:	str	r3, [sp, #4]
   618d4:	ldr	r3, [sp, #184]	; 0xb8
   618d8:	str	r6, [sp, #20]
   618dc:	str	r3, [sp]
   618e0:	ldr	r3, [sp, #80]	; 0x50
   618e4:	bl	606fc <fputs@plt+0x4f658>
   618e8:	str	r6, [sp, #52]	; 0x34
   618ec:	mov	r1, r5
   618f0:	mov	r0, r4
   618f4:	bl	14554 <fputs@plt+0x34b0>
   618f8:	ldr	r3, [sp, #40]	; 0x28
   618fc:	cmp	r3, #0
   61900:	ldreq	r3, [sp, #40]	; 0x28
   61904:	streq	r3, [sp, #64]	; 0x40
   61908:	beq	61924 <fputs@plt+0x50880>
   6190c:	mov	r1, #13
   61910:	bl	265c0 <fputs@plt+0x1551c>
   61914:	str	r0, [sp, #64]	; 0x40
   61918:	mov	r0, r4
   6191c:	ldr	r1, [sp, #40]	; 0x28
   61920:	bl	1b664 <fputs@plt+0xa5c0>
   61924:	ldr	r2, [sp, #192]	; 0xc0
   61928:	mvn	r3, #0
   6192c:	ldr	r5, [sl, #8]
   61930:	str	r3, [sp, #68]	; 0x44
   61934:	mov	r3, #0
   61938:	add	r2, r2, #1
   6193c:	str	r3, [sp, #60]	; 0x3c
   61940:	str	r2, [sp, #108]	; 0x6c
   61944:	cmp	r5, #0
   61948:	bne	619c0 <fputs@plt+0x5091c>
   6194c:	ldr	r3, [sp, #40]	; 0x28
   61950:	cmp	r3, #0
   61954:	beq	61970 <fputs@plt+0x508cc>
   61958:	add	r1, r3, #1
   6195c:	mov	r0, r4
   61960:	bl	26c6c <fputs@plt+0x15bc8>
   61964:	mov	r0, r4
   61968:	ldr	r1, [sp, #64]	; 0x40
   6196c:	bl	1b664 <fputs@plt+0xa5c0>
   61970:	ldr	r2, [sp, #52]	; 0x34
   61974:	ldr	r3, [sp, #208]	; 0xd0
   61978:	str	r2, [r3]
   6197c:	add	sp, sp, #148	; 0x94
   61980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61984:	mov	r0, sl
   61988:	bl	15454 <fputs@plt+0x43b0>
   6198c:	subs	r2, r0, #0
   61990:	movne	r2, #0
   61994:	bne	61898 <fputs@plt+0x507f4>
   61998:	ldr	r3, [sl, #16]
   6199c:	cmp	r3, #0
   619a0:	bne	61898 <fputs@plt+0x507f4>
   619a4:	b	61834 <fputs@plt+0x50790>
   619a8:	mov	r0, r4
   619ac:	ldr	r1, [sp, #204]	; 0xcc
   619b0:	bl	26c6c <fputs@plt+0x15bc8>
   619b4:	b	61808 <fputs@plt+0x50764>
   619b8:	mov	r3, #1
   619bc:	b	6180c <fputs@plt+0x50768>
   619c0:	ldr	r1, [sp, #60]	; 0x3c
   619c4:	ldr	r2, [sp, #88]	; 0x58
   619c8:	ldr	r2, [r2, r1, lsl #2]
   619cc:	cmp	r2, #0
   619d0:	beq	61ae4 <fputs@plt+0x50a40>
   619d4:	cmp	r3, #0
   619d8:	bne	619f0 <fputs@plt+0x5094c>
   619dc:	ldr	r3, [sp, #188]	; 0xbc
   619e0:	mov	r1, sl
   619e4:	mov	r0, r4
   619e8:	add	r2, r3, #1
   619ec:	bl	2672c <fputs@plt+0x15688>
   619f0:	ldr	r0, [r4, #24]
   619f4:	bl	2644c <fputs@plt+0x153a8>
   619f8:	ldr	r3, [r5, #36]	; 0x24
   619fc:	str	r0, [sp, #56]	; 0x38
   61a00:	cmp	r3, #0
   61a04:	beq	61a48 <fputs@plt+0x509a4>
   61a08:	ldr	r2, [sp, #60]	; 0x3c
   61a0c:	mov	r1, #25
   61a10:	mov	r0, r4
   61a14:	ldr	r3, [sp, #88]	; 0x58
   61a18:	ldr	r3, [r3, r2, lsl #2]
   61a1c:	mov	r2, #0
   61a20:	bl	26ab4 <fputs@plt+0x15a10>
   61a24:	mov	r0, fp
   61a28:	ldr	r1, [r5, #36]	; 0x24
   61a2c:	ldr	r3, [sp, #188]	; 0xbc
   61a30:	ldr	r2, [sp, #56]	; 0x38
   61a34:	add	r3, r3, #1
   61a38:	str	r3, [fp, #100]	; 0x64
   61a3c:	bl	4e168 <fputs@plt+0x3d0c4>
   61a40:	mov	r3, #0
   61a44:	str	r3, [fp, #100]	; 0x64
   61a48:	ldrh	r1, [r5, #52]	; 0x34
   61a4c:	mov	r0, fp
   61a50:	mov	r6, #0
   61a54:	bl	14a00 <fputs@plt+0x395c>
   61a58:	ldr	r3, [sp, #188]	; 0xbc
   61a5c:	mov	r9, r0
   61a60:	mov	r8, #20
   61a64:	add	r7, r3, #1
   61a68:	ldrh	r3, [r5, #52]	; 0x34
   61a6c:	cmp	r3, r6
   61a70:	bgt	61af8 <fputs@plt+0x50a54>
   61a74:	ldr	r1, [sp, #60]	; 0x3c
   61a78:	mov	r0, r4
   61a7c:	ldr	r2, [sp, #88]	; 0x58
   61a80:	ldr	r2, [r2, r1, lsl #2]
   61a84:	mov	r1, #49	; 0x31
   61a88:	str	r2, [sp]
   61a8c:	mov	r2, r9
   61a90:	bl	2654c <fputs@plt+0x154a8>
   61a94:	ldrh	r2, [r5, #52]	; 0x34
   61a98:	mov	r1, r9
   61a9c:	mov	r0, fp
   61aa0:	bl	1c498 <fputs@plt+0xb3f4>
   61aa4:	ldr	r3, [sp, #36]	; 0x24
   61aa8:	ldr	r2, [sp, #92]	; 0x5c
   61aac:	sub	r3, r5, r3
   61ab0:	clz	r3, r3
   61ab4:	lsr	r3, r3, #5
   61ab8:	cmp	r2, #0
   61abc:	str	r3, [sp, #100]	; 0x64
   61ac0:	ldr	r3, [sp, #96]	; 0x60
   61ac4:	movne	r3, #0
   61ac8:	ldr	r2, [sp, #100]	; 0x64
   61acc:	tst	r2, r3
   61ad0:	beq	61ba4 <fputs@plt+0x50b00>
   61ad4:	mov	r0, r4
   61ad8:	ldr	r1, [sp, #56]	; 0x38
   61adc:	bl	14554 <fputs@plt+0x34b0>
   61ae0:	mov	r3, #1
   61ae4:	ldr	r2, [sp, #60]	; 0x3c
   61ae8:	ldr	r5, [r5, #20]
   61aec:	add	r2, r2, #1
   61af0:	str	r2, [sp, #60]	; 0x3c
   61af4:	b	61944 <fputs@plt+0x508a0>
   61af8:	ldr	r2, [r5, #4]
   61afc:	lsl	r3, r6, #1
   61b00:	ldrsh	r1, [r2, r3]
   61b04:	add	r3, r9, r6
   61b08:	cmn	r1, #2
   61b0c:	bne	61b48 <fputs@plt+0x50aa4>
   61b10:	ldr	r2, [r5, #40]	; 0x28
   61b14:	mul	r1, r8, r6
   61b18:	ldr	r0, [r2, #4]
   61b1c:	mov	r2, r3
   61b20:	ldr	r1, [r0, r1]
   61b24:	mov	r0, fp
   61b28:	str	r7, [fp, #100]	; 0x64
   61b2c:	bl	4c654 <fputs@plt+0x3b5b0>
   61b30:	mov	r3, #0
   61b34:	str	r3, [fp, #100]	; 0x64
   61b38:	ldr	r3, [sp, #68]	; 0x44
   61b3c:	add	r6, r6, #1
   61b40:	str	r3, [sp, #68]	; 0x44
   61b44:	b	61a68 <fputs@plt+0x509c4>
   61b48:	cmn	r1, #1
   61b4c:	beq	61b68 <fputs@plt+0x50ac4>
   61b50:	ldrsh	r2, [sl, #32]
   61b54:	cmp	r2, r1
   61b58:	ldrne	r2, [sp, #188]	; 0xbc
   61b5c:	addne	r2, r2, r1
   61b60:	addne	r2, r2, #1
   61b64:	bne	61b8c <fputs@plt+0x50ae8>
   61b68:	ldr	r2, [sp, #68]	; 0x44
   61b6c:	cmp	r2, r3
   61b70:	beq	61b3c <fputs@plt+0x50a98>
   61b74:	ldr	r0, [r5, #36]	; 0x24
   61b78:	ldr	r2, [sp, #188]	; 0xbc
   61b7c:	cmp	r0, #0
   61b80:	moveq	r0, r3
   61b84:	mvnne	r0, #0
   61b88:	str	r0, [sp, #68]	; 0x44
   61b8c:	cmp	r1, #0
   61b90:	mov	r0, r4
   61b94:	movlt	r1, #32
   61b98:	movge	r1, #31
   61b9c:	bl	26ab4 <fputs@plt+0x15a10>
   61ba0:	b	61b38 <fputs@plt+0x50a94>
   61ba4:	ldrb	r6, [r5, #54]	; 0x36
   61ba8:	cmp	r6, #0
   61bac:	bne	61bbc <fputs@plt+0x50b18>
   61bb0:	ldrh	r2, [r5, #52]	; 0x34
   61bb4:	bl	1c510 <fputs@plt+0xb46c>
   61bb8:	b	61ad4 <fputs@plt+0x50a30>
   61bbc:	ldr	r3, [sp, #44]	; 0x2c
   61bc0:	cmp	r3, #10
   61bc4:	movne	r6, r3
   61bc8:	bne	61bd4 <fputs@plt+0x50b30>
   61bcc:	cmp	r6, #10
   61bd0:	moveq	r6, #2
   61bd4:	ldr	r2, [sp, #60]	; 0x3c
   61bd8:	mov	r1, #67	; 0x43
   61bdc:	mov	r0, r4
   61be0:	ldr	r3, [sp, #184]	; 0xb8
   61be4:	add	r8, r3, r2
   61be8:	ldrh	r3, [r5, #50]	; 0x32
   61bec:	mov	r2, r8
   61bf0:	str	r9, [sp]
   61bf4:	str	r3, [sp, #4]
   61bf8:	ldr	r3, [sp, #56]	; 0x38
   61bfc:	bl	26634 <fputs@plt+0x15590>
   61c00:	ldr	r3, [sp, #36]	; 0x24
   61c04:	cmp	r5, r3
   61c08:	streq	r9, [sp, #48]	; 0x30
   61c0c:	beq	61c20 <fputs@plt+0x50b7c>
   61c10:	mov	r0, fp
   61c14:	ldr	r1, [sp, #72]	; 0x48
   61c18:	bl	14a00 <fputs@plt+0x395c>
   61c1c:	str	r0, [sp, #48]	; 0x30
   61c20:	ldr	r3, [sp, #96]	; 0x60
   61c24:	cmp	r6, #5
   61c28:	orreq	r3, r3, #1
   61c2c:	cmp	r3, #0
   61c30:	beq	61c84 <fputs@plt+0x50be0>
   61c34:	ldrb	r3, [sl, #42]	; 0x2a
   61c38:	tst	r3, #32
   61c3c:	bne	61d2c <fputs@plt+0x50c88>
   61c40:	mov	r2, r8
   61c44:	mov	r1, #113	; 0x71
   61c48:	ldr	r3, [sp, #48]	; 0x30
   61c4c:	mov	r0, r4
   61c50:	bl	26ab4 <fputs@plt+0x15a10>
   61c54:	ldr	r3, [sp, #192]	; 0xc0
   61c58:	cmp	r3, #0
   61c5c:	beq	61c84 <fputs@plt+0x50be0>
   61c60:	mov	r1, #79	; 0x4f
   61c64:	mov	r0, r4
   61c68:	str	r3, [sp]
   61c6c:	ldr	r2, [sp, #48]	; 0x30
   61c70:	ldr	r3, [sp, #56]	; 0x38
   61c74:	bl	2654c <fputs@plt+0x154a8>
   61c78:	mov	r1, #144	; 0x90
   61c7c:	mov	r0, r4
   61c80:	bl	18814 <fputs@plt+0x7770>
   61c84:	cmp	r6, #0
   61c88:	ble	61c9c <fputs@plt+0x50bf8>
   61c8c:	cmp	r6, #3
   61c90:	ble	61e6c <fputs@plt+0x50dc8>
   61c94:	cmp	r6, #4
   61c98:	beq	61eb4 <fputs@plt+0x50e10>
   61c9c:	ldr	r3, [fp, #416]	; 0x1a0
   61ca0:	mov	r2, #1
   61ca4:	cmp	r3, #0
   61ca8:	moveq	r3, fp
   61cac:	strb	r2, [r3, #20]
   61cb0:	ldr	r3, [sp, #76]	; 0x4c
   61cb4:	ldr	r2, [r3, #24]
   61cb8:	mov	r3, #0
   61cbc:	ands	r2, r2, #262144	; 0x40000
   61cc0:	beq	61cdc <fputs@plt+0x50c38>
   61cc4:	mov	r2, #109	; 0x6d
   61cc8:	mov	r1, sl
   61ccc:	str	r3, [sp]
   61cd0:	mov	r0, fp
   61cd4:	bl	1b440 <fputs@plt+0xa39c>
   61cd8:	mov	r2, r0
   61cdc:	mvn	r3, #0
   61ce0:	mov	r6, #0
   61ce4:	mov	r7, #5
   61ce8:	mov	r1, sl
   61cec:	mov	r0, fp
   61cf0:	str	r3, [sp, #24]
   61cf4:	ldr	r3, [sp, #100]	; 0x64
   61cf8:	strd	r6, [sp, #12]
   61cfc:	str	r3, [sp, #20]
   61d00:	ldrsh	r3, [sp, #72]	; 0x48
   61d04:	str	r3, [sp, #8]
   61d08:	ldr	r3, [sp, #48]	; 0x30
   61d0c:	str	r3, [sp, #4]
   61d10:	ldr	r3, [sp, #184]	; 0xb8
   61d14:	str	r3, [sp]
   61d18:	ldr	r3, [sp, #80]	; 0x50
   61d1c:	bl	606fc <fputs@plt+0x4f658>
   61d20:	mov	r3, #1
   61d24:	str	r3, [sp, #52]	; 0x34
   61d28:	b	61e7c <fputs@plt+0x50dd8>
   61d2c:	ldr	r3, [sp, #36]	; 0x24
   61d30:	cmp	r5, r3
   61d34:	bne	61e64 <fputs@plt+0x50dc0>
   61d38:	ldr	r3, [sp, #192]	; 0xc0
   61d3c:	cmp	r3, #0
   61d40:	beq	61c84 <fputs@plt+0x50be0>
   61d44:	ldr	r3, [sp, #36]	; 0x24
   61d48:	mov	r7, #0
   61d4c:	ldr	r2, [sp, #48]	; 0x30
   61d50:	ldrh	r8, [r3, #50]	; 0x32
   61d54:	ldr	r3, [r4, #32]
   61d58:	add	r8, r8, r3
   61d5c:	ldrb	r3, [r5, #55]	; 0x37
   61d60:	and	r3, r3, #3
   61d64:	cmp	r3, #2
   61d68:	mov	r3, #78	; 0x4e
   61d6c:	moveq	r2, r9
   61d70:	str	r3, [sp, #84]	; 0x54
   61d74:	str	r2, [sp, #104]	; 0x68
   61d78:	ldr	r3, [sp, #36]	; 0x24
   61d7c:	ldrh	r3, [r3, #50]	; 0x32
   61d80:	cmp	r3, r7
   61d84:	ble	61c84 <fputs@plt+0x50be0>
   61d88:	ldr	r3, [sp, #36]	; 0x24
   61d8c:	mov	r0, fp
   61d90:	ldr	r3, [r3, #32]
   61d94:	ldr	r1, [r3, r7, lsl #2]
   61d98:	bl	3115c <fputs@plt+0x200b8>
   61d9c:	ldr	r3, [sp, #36]	; 0x24
   61da0:	ldr	r1, [sp, #108]	; 0x6c
   61da4:	ldr	r2, [r3, #4]
   61da8:	lsl	r3, r7, #1
   61dac:	ldrsh	r2, [r2, r3]
   61db0:	ldr	r3, [sp, #36]	; 0x24
   61db4:	add	r2, r1, r2
   61db8:	ldrh	r3, [r3, #50]	; 0x32
   61dbc:	str	r0, [sp, #4]
   61dc0:	mov	r0, r4
   61dc4:	sub	r3, r3, #1
   61dc8:	cmp	r3, r7
   61dcc:	ldr	r3, [sp, #56]	; 0x38
   61dd0:	moveq	r8, r3
   61dd4:	ldr	r3, [sp, #84]	; 0x54
   61dd8:	moveq	r3, #79	; 0x4f
   61ddc:	str	r3, [sp, #84]	; 0x54
   61de0:	mvn	r3, #3
   61de4:	ldr	r1, [sp, #84]	; 0x54
   61de8:	str	r3, [sp, #8]
   61dec:	ldr	r3, [sp, #104]	; 0x68
   61df0:	add	r3, r3, r7
   61df4:	add	r7, r7, #1
   61df8:	str	r3, [sp]
   61dfc:	mov	r3, r8
   61e00:	bl	2666c <fputs@plt+0x155c8>
   61e04:	mov	r1, #144	; 0x90
   61e08:	mov	r0, r4
   61e0c:	bl	18814 <fputs@plt+0x7770>
   61e10:	b	61d78 <fputs@plt+0x50cd4>
   61e14:	ldr	r3, [sp, #36]	; 0x24
   61e18:	mov	r0, r5
   61e1c:	ldr	r2, [r3, #4]
   61e20:	lsl	r3, r7, #1
   61e24:	ldrsh	r1, [r2, r3]
   61e28:	bl	14b7c <fputs@plt+0x3ad8>
   61e2c:	ldr	r3, [sp, #48]	; 0x30
   61e30:	mov	r2, r8
   61e34:	mov	r1, #47	; 0x2f
   61e38:	add	r3, r3, r7
   61e3c:	add	r7, r7, #1
   61e40:	str	r3, [sp]
   61e44:	mov	r3, r0
   61e48:	mov	r0, r4
   61e4c:	bl	2654c <fputs@plt+0x154a8>
   61e50:	ldr	r3, [sp, #36]	; 0x24
   61e54:	ldrh	r3, [r3, #50]	; 0x32
   61e58:	cmp	r3, r7
   61e5c:	bgt	61e14 <fputs@plt+0x50d70>
   61e60:	b	61d38 <fputs@plt+0x50c94>
   61e64:	mov	r7, #0
   61e68:	b	61e50 <fputs@plt+0x50dac>
   61e6c:	mov	r2, r5
   61e70:	mov	r1, r6
   61e74:	mov	r0, fp
   61e78:	bl	37a2c <fputs@plt+0x26988>
   61e7c:	mov	r0, r4
   61e80:	ldr	r1, [sp, #56]	; 0x38
   61e84:	bl	14554 <fputs@plt+0x34b0>
   61e88:	ldrh	r2, [r5, #52]	; 0x34
   61e8c:	mov	r1, r9
   61e90:	mov	r0, fp
   61e94:	bl	1c510 <fputs@plt+0xb46c>
   61e98:	ldr	r3, [sp, #48]	; 0x30
   61e9c:	cmp	r3, r9
   61ea0:	beq	61ae0 <fputs@plt+0x50a3c>
   61ea4:	mov	r1, r3
   61ea8:	ldr	r2, [sp, #72]	; 0x48
   61eac:	bl	1c510 <fputs@plt+0xb46c>
   61eb0:	b	61ae0 <fputs@plt+0x50a3c>
   61eb4:	mov	r0, r4
   61eb8:	ldr	r1, [sp, #204]	; 0xcc
   61ebc:	bl	26c6c <fputs@plt+0x15bc8>
   61ec0:	b	61e7c <fputs@plt+0x50dd8>
   61ec4:	ldr	r3, [sp, #192]	; 0xc0
   61ec8:	cmp	r3, #0
   61ecc:	moveq	r6, #2
   61ed0:	streq	r3, [sp, #40]	; 0x28
   61ed4:	beq	617a0 <fputs@plt+0x506fc>
   61ed8:	mov	r6, #2
   61edc:	b	614c4 <fputs@plt+0x50420>
   61ee0:	andeq	r8, r7, r5, lsl r2
   61ee4:	andeq	r9, r1, r8, lsr #12
   61ee8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61eec:	sub	sp, sp, #212	; 0xd4
   61ef0:	str	r2, [sp, #48]	; 0x30
   61ef4:	mov	r2, #0
   61ef8:	str	r1, [sp, #80]	; 0x50
   61efc:	str	r3, [sp, #120]	; 0x78
   61f00:	mov	r3, #0
   61f04:	strd	r2, [sp, #160]	; 0xa0
   61f08:	ldr	r3, [r0]
   61f0c:	str	r3, [sp, #56]	; 0x38
   61f10:	ldr	r3, [r0, #68]	; 0x44
   61f14:	cmp	r3, #0
   61f18:	beq	61f74 <fputs@plt+0x50ed0>
   61f1c:	mov	r3, #0
   61f20:	str	r3, [sp, #44]	; 0x2c
   61f24:	ldr	r1, [sp, #44]	; 0x2c
   61f28:	ldr	r3, [sp, #164]	; 0xa4
   61f2c:	ldr	r0, [sp, #56]	; 0x38
   61f30:	cmp	r3, #0
   61f34:	ldrne	r2, [sp, #160]	; 0xa0
   61f38:	strne	r2, [r3, #496]	; 0x1f0
   61f3c:	movne	r3, #0
   61f40:	strne	r3, [sp, #164]	; 0xa4
   61f44:	bl	1b744 <fputs@plt+0xa6a0>
   61f48:	ldr	r0, [sp, #56]	; 0x38
   61f4c:	ldr	r1, [sp, #80]	; 0x50
   61f50:	bl	1fdc0 <fputs@plt+0xed1c>
   61f54:	ldr	r1, [sp, #48]	; 0x30
   61f58:	ldr	r0, [sp, #56]	; 0x38
   61f5c:	bl	1f534 <fputs@plt+0xe490>
   61f60:	ldr	r0, [sp, #56]	; 0x38
   61f64:	ldr	r1, [sp, #120]	; 0x78
   61f68:	bl	1f4b0 <fputs@plt+0xe40c>
   61f6c:	add	sp, sp, #212	; 0xd4
   61f70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61f74:	ldr	r3, [sp, #56]	; 0x38
   61f78:	ldrb	r3, [r3, #69]	; 0x45
   61f7c:	cmp	r3, #0
   61f80:	str	r3, [sp, #108]	; 0x6c
   61f84:	bne	61f1c <fputs@plt+0x50e78>
   61f88:	mov	r4, r0
   61f8c:	bl	5dbd0 <fputs@plt+0x4cb2c>
   61f90:	subs	r5, r0, #0
   61f94:	beq	61f1c <fputs@plt+0x50e78>
   61f98:	ldr	r0, [r4]
   61f9c:	ldr	r1, [r5, #64]	; 0x40
   61fa0:	bl	19670 <fputs@plt+0x85cc>
   61fa4:	add	r3, sp, #152	; 0x98
   61fa8:	mov	r2, #110	; 0x6e
   61fac:	mov	r1, r5
   61fb0:	str	r3, [sp]
   61fb4:	str	r0, [sp, #52]	; 0x34
   61fb8:	mov	r0, r4
   61fbc:	ldr	r3, [sp, #48]	; 0x30
   61fc0:	bl	1b440 <fputs@plt+0xa39c>
   61fc4:	ldr	r3, [r5, #12]
   61fc8:	mov	r1, r5
   61fcc:	str	r0, [sp, #112]	; 0x70
   61fd0:	mov	r0, r4
   61fd4:	str	r3, [sp, #124]	; 0x7c
   61fd8:	bl	463a4 <fputs@plt+0x35300>
   61fdc:	cmp	r0, #0
   61fe0:	bne	61f1c <fputs@plt+0x50e78>
   61fe4:	mov	r1, r5
   61fe8:	mov	r0, r4
   61fec:	ldr	r2, [sp, #152]	; 0x98
   61ff0:	bl	30bec <fputs@plt+0x1fb48>
   61ff4:	subs	r3, r0, #0
   61ff8:	str	r3, [sp, #92]	; 0x5c
   61ffc:	bne	61f1c <fputs@plt+0x50e78>
   62000:	ldr	r3, [r4, #72]	; 0x48
   62004:	ldr	r9, [r5, #8]
   62008:	str	r3, [sp, #84]	; 0x54
   6200c:	add	r3, r3, #1
   62010:	ldr	r2, [sp, #84]	; 0x54
   62014:	str	r3, [r4, #72]	; 0x48
   62018:	str	r3, [sp, #96]	; 0x60
   6201c:	ldr	r3, [sp, #80]	; 0x50
   62020:	str	r2, [r3, #52]	; 0x34
   62024:	ldrb	r3, [r5, #42]	; 0x2a
   62028:	tst	r3, #32
   6202c:	ldreq	r3, [sp, #92]	; 0x5c
   62030:	streq	r3, [sp, #40]	; 0x28
   62034:	beq	62044 <fputs@plt+0x50fa0>
   62038:	mov	r0, r9
   6203c:	bl	19588 <fputs@plt+0x84e4>
   62040:	str	r0, [sp, #40]	; 0x28
   62044:	ldr	sl, [sp, #84]	; 0x54
   62048:	mov	r6, #0
   6204c:	cmp	r9, #0
   62050:	bne	62370 <fputs@plt+0x512cc>
   62054:	ldrsh	r3, [r5, #34]	; 0x22
   62058:	add	r2, r6, #2
   6205c:	ldr	r0, [sp, #56]	; 0x38
   62060:	add	r3, r3, r6
   62064:	add	r2, r2, r3, lsl #2
   62068:	mov	r3, r9
   6206c:	bl	1c810 <fputs@plt+0xb76c>
   62070:	subs	r3, r0, #0
   62074:	str	r3, [sp, #44]	; 0x2c
   62078:	beq	61f1c <fputs@plt+0x50e78>
   6207c:	ldrsh	r3, [r5, #34]	; 0x22
   62080:	mov	r1, #1
   62084:	add	r3, r0, r3, lsl #2
   62088:	str	r3, [sp, #132]	; 0x84
   6208c:	add	r3, r3, r6, lsl #2
   62090:	str	r3, [sp, #60]	; 0x3c
   62094:	add	r3, r6, #1
   62098:	mov	r2, r3
   6209c:	ldr	r0, [sp, #60]	; 0x3c
   620a0:	str	r3, [sp, #144]	; 0x90
   620a4:	bl	10e88 <memset@plt>
   620a8:	ldr	r3, [sp, #60]	; 0x3c
   620ac:	mvn	r1, #0
   620b0:	add	r6, r3, r6
   620b4:	mov	r3, r9
   620b8:	strb	r9, [r6, #1]
   620bc:	ldrsh	r2, [r5, #34]	; 0x22
   620c0:	cmp	r2, r3
   620c4:	bgt	623b8 <fputs@plt+0x51314>
   620c8:	mov	r2, #24
   620cc:	mov	r1, #0
   620d0:	add	r0, sp, #184	; 0xb8
   620d4:	bl	10e88 <memset@plt>
   620d8:	ldr	r3, [sp, #80]	; 0x50
   620dc:	str	r4, [sp, #176]	; 0xb0
   620e0:	str	r3, [sp, #180]	; 0xb4
   620e4:	ldr	r3, [sp, #52]	; 0x34
   620e8:	lsl	r3, r3, #4
   620ec:	str	r3, [sp, #64]	; 0x40
   620f0:	mov	r3, #0
   620f4:	mov	r7, r3
   620f8:	str	r3, [sp, #128]	; 0x80
   620fc:	ldr	r3, [sp, #48]	; 0x30
   62100:	ldr	r3, [r3]
   62104:	cmp	r3, r7
   62108:	bgt	623c8 <fputs@plt+0x51324>
   6210c:	ldr	r3, [sp, #108]	; 0x6c
   62110:	ldr	r2, [sp, #128]	; 0x80
   62114:	ldrb	r1, [r5, #42]	; 0x2a
   62118:	add	r3, r3, r2
   6211c:	uxtb	r3, r3
   62120:	ubfx	r2, r1, #4, #1
   62124:	ldr	r1, [sp, #80]	; 0x50
   62128:	str	r3, [sp, #68]	; 0x44
   6212c:	mov	r3, #0
   62130:	rsbs	r2, r2, #0
   62134:	rsc	r3, r3, #0
   62138:	strd	r2, [r1, #64]	; 0x40
   6213c:	ldr	r3, [r4]
   62140:	ldr	r3, [r3, #24]
   62144:	tst	r3, #524288	; 0x80000
   62148:	bne	62524 <fputs@plt+0x51480>
   6214c:	mov	r3, #0
   62150:	str	r3, [sp, #76]	; 0x4c
   62154:	mov	lr, #0
   62158:	ldr	r3, [sp, #132]	; 0x84
   6215c:	ldr	r2, [r5, #8]
   62160:	sub	r0, r3, #4
   62164:	ldr	r3, [sp, #60]	; 0x3c
   62168:	add	r1, r3, #1
   6216c:	ldr	r3, [sp, #76]	; 0x4c
   62170:	and	ip, r3, #1
   62174:	cmp	r2, #0
   62178:	bne	625cc <fputs@plt+0x51528>
   6217c:	mov	r0, r4
   62180:	bl	265dc <fputs@plt+0x15538>
   62184:	subs	r6, r0, #0
   62188:	beq	61f24 <fputs@plt+0x50e80>
   6218c:	ldrb	r3, [r4, #18]
   62190:	mov	r1, #1
   62194:	mov	r0, r4
   62198:	ldr	r2, [sp, #52]	; 0x34
   6219c:	cmp	r3, #0
   621a0:	ldrbeq	r3, [r6, #89]	; 0x59
   621a4:	orreq	r3, r3, #4
   621a8:	strbeq	r3, [r6, #89]	; 0x59
   621ac:	bl	48fa8 <fputs@plt+0x37f04>
   621b0:	ldrb	r3, [r5, #42]	; 0x2a
   621b4:	tst	r3, #16
   621b8:	bne	6266c <fputs@plt+0x515c8>
   621bc:	ldr	r2, [sp, #76]	; 0x4c
   621c0:	ldr	r3, [sp, #112]	; 0x70
   621c4:	ldr	r1, [r4, #76]	; 0x4c
   621c8:	ldrsh	ip, [r5, #34]	; 0x22
   621cc:	orrs	r3, r3, r2
   621d0:	ldr	r3, [sp, #108]	; 0x6c
   621d4:	movne	r2, #1
   621d8:	moveq	r2, #0
   621dc:	add	fp, r1, #2
   621e0:	add	r0, r1, #1
   621e4:	str	fp, [r4, #76]	; 0x4c
   621e8:	and	r3, r3, #1
   621ec:	orrs	r3, r2, r3
   621f0:	addne	r3, r1, #3
   621f4:	strne	r3, [sp, #92]	; 0x5c
   621f8:	addne	r3, fp, ip
   621fc:	strne	r3, [r4, #76]	; 0x4c
   62200:	ldr	r3, [r4, #76]	; 0x4c
   62204:	add	r3, r3, #1
   62208:	str	r3, [sp, #72]	; 0x48
   6220c:	ldr	r3, [sp, #68]	; 0x44
   62210:	cmp	r3, #0
   62214:	movne	r2, #1
   62218:	cmp	r2, #0
   6221c:	ldrne	r3, [sp, #72]	; 0x48
   62220:	streq	fp, [sp, #72]	; 0x48
   62224:	strne	r3, [r4, #76]	; 0x4c
   62228:	ldr	r3, [r4, #76]	; 0x4c
   6222c:	add	r2, r3, #1
   62230:	add	r3, r3, ip
   62234:	str	r3, [r4, #76]	; 0x4c
   62238:	ldr	r3, [sp, #92]	; 0x5c
   6223c:	str	r0, [sp, #92]	; 0x5c
   62240:	str	r2, [sp, #136]	; 0x88
   62244:	str	r3, [sp, #140]	; 0x8c
   62248:	ldr	r3, [sp, #124]	; 0x7c
   6224c:	cmp	r3, #0
   62250:	beq	6227c <fputs@plt+0x511d8>
   62254:	ldr	r3, [r5]
   62258:	mov	r1, r5
   6225c:	mov	r0, r4
   62260:	str	r4, [sp, #164]	; 0xa4
   62264:	ldr	r2, [r4, #496]	; 0x1f0
   62268:	str	r3, [r4, #496]	; 0x1f0
   6226c:	mov	r3, sl
   62270:	str	r2, [sp, #160]	; 0xa0
   62274:	ldr	r2, [sp, #120]	; 0x78
   62278:	bl	54174 <fputs@plt+0x430d0>
   6227c:	add	r0, sp, #176	; 0xb0
   62280:	ldr	r1, [sp, #120]	; 0x78
   62284:	bl	2f5d8 <fputs@plt+0x1e534>
   62288:	subs	r3, r0, #0
   6228c:	str	r3, [sp, #36]	; 0x24
   62290:	bne	61f24 <fputs@plt+0x50e80>
   62294:	ldrb	r3, [r5, #42]	; 0x2a
   62298:	tst	r3, #16
   6229c:	beq	62890 <fputs@plt+0x517ec>
   622a0:	ldr	r0, [r4]
   622a4:	ldr	r1, [r5, #56]	; 0x38
   622a8:	bl	196b4 <fputs@plt+0x8610>
   622ac:	ldrsh	r3, [r5, #34]	; 0x22
   622b0:	mov	r1, #57	; 0x39
   622b4:	str	r0, [sp, #68]	; 0x44
   622b8:	ldr	r6, [r4, #8]
   622bc:	ldr	r7, [r4, #72]	; 0x48
   622c0:	add	sl, r3, #2
   622c4:	ldr	r3, [sp, #80]	; 0x50
   622c8:	mov	r0, r6
   622cc:	mov	r2, r7
   622d0:	ldr	r3, [r3, #52]	; 0x34
   622d4:	str	r3, [sp, #52]	; 0x34
   622d8:	add	r3, r7, #1
   622dc:	str	r3, [r4, #72]	; 0x48
   622e0:	mov	r3, sl
   622e4:	bl	26ab4 <fputs@plt+0x15a10>
   622e8:	ldr	r8, [r4, #76]	; 0x4c
   622ec:	str	r0, [sp, #40]	; 0x28
   622f0:	mov	r0, r4
   622f4:	ldr	r1, [sp, #80]	; 0x50
   622f8:	ldr	r2, [sp, #120]	; 0x78
   622fc:	add	r3, sl, r8
   62300:	str	r3, [sp, #72]	; 0x48
   62304:	add	r3, r3, #2
   62308:	str	r3, [sp, #60]	; 0x3c
   6230c:	str	r3, [r4, #76]	; 0x4c
   62310:	ldr	r3, [sp, #36]	; 0x24
   62314:	str	r3, [sp, #8]
   62318:	mov	r3, #4
   6231c:	str	r3, [sp, #4]
   62320:	ldr	r3, [sp, #36]	; 0x24
   62324:	str	r3, [sp]
   62328:	bl	4fb60 <fputs@plt+0x3eabc>
   6232c:	subs	fp, r0, #0
   62330:	beq	61f24 <fputs@plt+0x50e80>
   62334:	add	r3, r8, #1
   62338:	mov	r1, #103	; 0x67
   6233c:	ldr	r2, [sp, #52]	; 0x34
   62340:	mov	r0, r6
   62344:	str	r3, [sp, #64]	; 0x40
   62348:	bl	26ab4 <fputs@plt+0x15a10>
   6234c:	cmp	r9, #0
   62350:	add	r3, r8, #2
   62354:	beq	62684 <fputs@plt+0x515e0>
   62358:	mov	r2, r3
   6235c:	mov	r1, r9
   62360:	mov	r0, r4
   62364:	bl	4c4b0 <fputs@plt+0x3b40c>
   62368:	add	r9, r8, #3
   6236c:	b	626d8 <fputs@plt+0x51634>
   62370:	ldrb	r2, [r9, #55]	; 0x37
   62374:	add	r6, r6, #1
   62378:	ldr	r1, [sp, #40]	; 0x28
   6237c:	ldr	r3, [r4, #72]	; 0x48
   62380:	and	r0, r2, #3
   62384:	sub	r2, r0, #2
   62388:	ldr	r9, [r9, #20]
   6238c:	clz	r2, r2
   62390:	cmp	r1, #0
   62394:	lsr	r2, r2, #5
   62398:	moveq	r2, #0
   6239c:	cmp	r2, #0
   623a0:	ldrne	r2, [sp, #80]	; 0x50
   623a4:	movne	sl, r3
   623a8:	strne	r3, [r2, #52]	; 0x34
   623ac:	add	r3, r3, #1
   623b0:	str	r3, [r4, #72]	; 0x48
   623b4:	b	6204c <fputs@plt+0x50fa8>
   623b8:	ldr	r0, [sp, #44]	; 0x2c
   623bc:	str	r1, [r0, r3, lsl #2]
   623c0:	add	r3, r3, #1
   623c4:	b	620c0 <fputs@plt+0x5101c>
   623c8:	mov	r3, #20
   623cc:	add	r0, sp, #176	; 0xb0
   623d0:	mul	r8, r3, r7
   623d4:	ldr	r3, [sp, #48]	; 0x30
   623d8:	ldr	r3, [r3, #4]
   623dc:	ldr	r1, [r3, r8]
   623e0:	bl	2f5d8 <fputs@plt+0x1e534>
   623e4:	subs	r6, r0, #0
   623e8:	bne	61f24 <fputs@plt+0x50e80>
   623ec:	ldr	r2, [sp, #48]	; 0x30
   623f0:	ldrsh	r3, [r5, #34]	; 0x22
   623f4:	ldr	r2, [r2, #4]
   623f8:	str	r2, [sp, #36]	; 0x24
   623fc:	add	r2, r2, r8
   62400:	ldr	fp, [r2, #4]
   62404:	cmp	r3, r6
   62408:	bgt	62440 <fputs@plt+0x5139c>
   6240c:	ldr	r3, [sp, #40]	; 0x28
   62410:	cmp	r3, #0
   62414:	bne	62508 <fputs@plt+0x51464>
   62418:	mov	r0, fp
   6241c:	bl	192e4 <fputs@plt+0x8240>
   62420:	cmp	r0, #0
   62424:	beq	62508 <fputs@plt+0x51464>
   62428:	ldr	r3, [sp, #36]	; 0x24
   6242c:	mvn	r6, #0
   62430:	ldr	r9, [r3, r8]
   62434:	mov	r3, #1
   62438:	str	r3, [sp, #128]	; 0x80
   6243c:	b	62488 <fputs@plt+0x513e4>
   62440:	ldr	r0, [r5, #4]
   62444:	mov	r1, fp
   62448:	add	r2, r0, r6, lsl #4
   6244c:	ldr	r0, [r0, r6, lsl #4]
   62450:	strd	r2, [sp, #68]	; 0x44
   62454:	bl	1233c <fputs@plt+0x1298>
   62458:	cmp	r0, #0
   6245c:	ldrd	r2, [sp, #68]	; 0x44
   62460:	bne	62500 <fputs@plt+0x5145c>
   62464:	ldrsh	r3, [r5, #32]
   62468:	cmp	r3, r6
   6246c:	bne	624dc <fputs@plt+0x51438>
   62470:	ldr	r3, [sp, #36]	; 0x24
   62474:	ldr	r9, [r3, r8]
   62478:	mov	r3, #1
   6247c:	str	r3, [sp, #128]	; 0x80
   62480:	ldr	r3, [sp, #44]	; 0x2c
   62484:	str	r7, [r3, r6, lsl #2]
   62488:	ldr	r1, [sp, #56]	; 0x38
   6248c:	cmn	r6, #1
   62490:	ldr	r0, [sp, #64]	; 0x40
   62494:	ldrne	r3, [r5, #4]
   62498:	ldr	r1, [r1, #16]
   6249c:	ldreq	r3, [pc, #3884]	; 633d0 <fputs@plt+0x5232c>
   624a0:	ldrne	r3, [r3, r6, lsl #4]
   624a4:	ldr	r1, [r1, r0]
   624a8:	mov	r0, r4
   624ac:	ldr	r2, [r5]
   624b0:	str	r1, [sp]
   624b4:	mov	r1, #23
   624b8:	bl	2f298 <fputs@plt+0x1e1f4>
   624bc:	cmp	r0, #1
   624c0:	beq	61f24 <fputs@plt+0x50e80>
   624c4:	cmp	r0, #2
   624c8:	add	r7, r7, #1
   624cc:	ldreq	r2, [sp, #44]	; 0x2c
   624d0:	mvneq	r3, #0
   624d4:	streq	r3, [r2, r6, lsl #2]
   624d8:	b	620fc <fputs@plt+0x51058>
   624dc:	ldr	r3, [sp, #40]	; 0x28
   624e0:	cmp	r3, #0
   624e4:	beq	62480 <fputs@plt+0x513dc>
   624e8:	ldrb	r3, [r2, #15]
   624ec:	ldr	r2, [sp, #108]	; 0x6c
   624f0:	ands	r3, r3, #1
   624f4:	movne	r2, r3
   624f8:	str	r2, [sp, #108]	; 0x6c
   624fc:	b	62480 <fputs@plt+0x513dc>
   62500:	add	r6, r6, #1
   62504:	b	62404 <fputs@plt+0x51360>
   62508:	mov	r2, fp
   6250c:	ldr	r1, [pc, #3776]	; 633d4 <fputs@plt+0x52330>
   62510:	mov	r0, r4
   62514:	bl	2f1dc <fputs@plt+0x1e138>
   62518:	mov	r3, #1
   6251c:	strb	r3, [r4, #17]
   62520:	b	61f24 <fputs@plt+0x50e80>
   62524:	ldr	r3, [r5, #16]
   62528:	cmp	r3, #0
   6252c:	beq	62594 <fputs@plt+0x514f0>
   62530:	mov	r2, #0
   62534:	add	r0, r3, #36	; 0x24
   62538:	ldr	ip, [r3, #20]
   6253c:	b	62584 <fputs@plt+0x514e0>
   62540:	ldr	lr, [r0, r2, lsl #3]
   62544:	ldr	r1, [sp, #44]	; 0x2c
   62548:	ldr	r1, [r1, lr, lsl #2]
   6254c:	cmp	r1, #0
   62550:	blt	6255c <fputs@plt+0x514b8>
   62554:	mov	r3, #1
   62558:	b	62150 <fputs@plt+0x510ac>
   6255c:	ldrsh	r7, [r5, #32]
   62560:	ldr	r6, [sp, #68]	; 0x44
   62564:	sub	r1, r7, lr
   62568:	clz	r1, r1
   6256c:	lsr	r1, r1, #5
   62570:	cmp	r6, #0
   62574:	moveq	r1, #0
   62578:	cmp	r1, #0
   6257c:	bne	62554 <fputs@plt+0x514b0>
   62580:	add	r2, r2, #1
   62584:	cmp	r2, ip
   62588:	blt	62540 <fputs@plt+0x5149c>
   6258c:	ldr	r3, [r3, #4]
   62590:	b	62528 <fputs@plt+0x51484>
   62594:	mov	r0, r5
   62598:	bl	15454 <fputs@plt+0x43b0>
   6259c:	mov	r6, r0
   625a0:	cmp	r6, #0
   625a4:	beq	6214c <fputs@plt+0x510a8>
   625a8:	mov	r1, r6
   625ac:	mov	r0, r5
   625b0:	ldr	r2, [sp, #44]	; 0x2c
   625b4:	ldr	r3, [sp, #68]	; 0x44
   625b8:	bl	15464 <fputs@plt+0x43c0>
   625bc:	cmp	r0, #0
   625c0:	bne	62554 <fputs@plt+0x514b0>
   625c4:	ldr	r6, [r6, #12]
   625c8:	b	625a0 <fputs@plt+0x514fc>
   625cc:	ldr	r3, [sp, #68]	; 0x44
   625d0:	cmp	r3, #0
   625d4:	moveq	r3, ip
   625d8:	movne	r3, #1
   625dc:	cmp	r3, #0
   625e0:	bne	6260c <fputs@plt+0x51568>
   625e4:	ldr	r3, [sp, #40]	; 0x28
   625e8:	ldr	r6, [r2, #36]	; 0x24
   625ec:	sub	r3, r2, r3
   625f0:	clz	r3, r3
   625f4:	cmp	r6, #0
   625f8:	lsr	r3, r3, #5
   625fc:	movne	r3, #1
   62600:	cmp	r3, #0
   62604:	ldrheq	r6, [r2, #50]	; 0x32
   62608:	beq	62660 <fputs@plt+0x515bc>
   6260c:	ldr	r3, [r4, #76]	; 0x4c
   62610:	add	r3, r3, #1
   62614:	cmp	r3, #0
   62618:	str	r3, [r4, #76]	; 0x4c
   6261c:	bne	62628 <fputs@plt+0x51584>
   62620:	mov	r3, #0
   62624:	strb	lr, [r1]
   62628:	add	r1, r1, #1
   6262c:	str	r3, [r0, #4]!
   62630:	ldr	r2, [r2, #20]
   62634:	b	62174 <fputs@plt+0x510d0>
   62638:	ldr	r8, [r2, #4]
   6263c:	lsl	r7, r3, #1
   62640:	ldrsh	r7, [r8, r7]
   62644:	cmp	r7, #0
   62648:	blt	6260c <fputs@plt+0x51568>
   6264c:	ldr	r8, [sp, #44]	; 0x2c
   62650:	ldr	r7, [r8, r7, lsl #2]
   62654:	cmp	r7, #0
   62658:	bge	6260c <fputs@plt+0x51568>
   6265c:	add	r3, r3, #1
   62660:	cmp	r6, r3
   62664:	bgt	62638 <fputs@plt+0x51594>
   62668:	b	62620 <fputs@plt+0x5157c>
   6266c:	mov	r3, #0
   62670:	mov	fp, r3
   62674:	str	r3, [sp, #72]	; 0x48
   62678:	str	r3, [sp, #136]	; 0x88
   6267c:	str	r3, [sp, #140]	; 0x8c
   62680:	b	62248 <fputs@plt+0x511a4>
   62684:	mov	r1, #103	; 0x67
   62688:	mov	r0, r6
   6268c:	ldr	r2, [sp, #52]	; 0x34
   62690:	bl	26ab4 <fputs@plt+0x15a10>
   62694:	b	62368 <fputs@plt+0x512c4>
   62698:	ldr	r2, [sp, #36]	; 0x24
   6269c:	ldr	r3, [sp, #44]	; 0x2c
   626a0:	ldr	r3, [r3, r2, lsl #2]
   626a4:	add	r2, r9, r2
   626a8:	cmp	r3, #0
   626ac:	blt	627c8 <fputs@plt+0x51724>
   626b0:	ldr	r1, [sp, #48]	; 0x30
   626b4:	mov	r0, #20
   626b8:	mul	r3, r0, r3
   626bc:	mov	r0, r4
   626c0:	ldr	r1, [r1, #4]
   626c4:	ldr	r1, [r1, r3]
   626c8:	bl	4c4b0 <fputs@plt+0x3b40c>
   626cc:	ldr	r3, [sp, #36]	; 0x24
   626d0:	add	r3, r3, #1
   626d4:	str	r3, [sp, #36]	; 0x24
   626d8:	ldrsh	r3, [r5, #34]	; 0x22
   626dc:	ldr	r2, [sp, #36]	; 0x24
   626e0:	cmp	r2, r3
   626e4:	blt	62698 <fputs@plt+0x515f4>
   626e8:	mov	r2, fp
   626ec:	add	r3, sp, #168	; 0xa8
   626f0:	ldr	r0, [r2, #60]!	; 0x3c
   626f4:	ldr	r1, [r2, #4]
   626f8:	stmia	r3!, {r0, r1}
   626fc:	ldrb	r3, [fp, #40]	; 0x28
   62700:	cmp	r3, #0
   62704:	str	r3, [sp, #36]	; 0x24
   62708:	beq	627e4 <fputs@plt+0x51740>
   6270c:	mov	r0, r6
   62710:	ldr	r1, [sp, #40]	; 0x28
   62714:	bl	22874 <fputs@plt+0x117d0>
   62718:	ldr	r3, [r4, #416]	; 0x1a0
   6271c:	cmp	r3, #0
   62720:	strbeq	r3, [r4, #20]
   62724:	mov	r1, r5
   62728:	mov	r0, r4
   6272c:	bl	38b38 <fputs@plt+0x27a94>
   62730:	mvn	r3, #9
   62734:	mov	r2, #0
   62738:	mov	r1, #12
   6273c:	mov	r0, r6
   62740:	str	r3, [sp, #8]
   62744:	ldr	r3, [sp, #68]	; 0x44
   62748:	str	r3, [sp, #4]
   6274c:	ldr	r3, [sp, #64]	; 0x40
   62750:	str	r3, [sp]
   62754:	mov	r3, sl
   62758:	bl	2666c <fputs@plt+0x155c8>
   6275c:	ldr	r3, [sp, #248]	; 0xf8
   62760:	mov	r0, r6
   62764:	cmp	r3, #10
   62768:	moveq	r3, #2
   6276c:	uxtb	r1, r3
   62770:	str	r3, [sp, #248]	; 0xf8
   62774:	bl	18814 <fputs@plt+0x7770>
   62778:	mov	r0, r4
   6277c:	bl	14fd4 <fputs@plt+0x3f30>
   62780:	ldr	r3, [sp, #36]	; 0x24
   62784:	cmp	r3, #0
   62788:	bne	62884 <fputs@plt+0x517e0>
   6278c:	ldr	r3, [sp, #40]	; 0x28
   62790:	mov	r2, r7
   62794:	mov	r1, #7
   62798:	mov	r0, r6
   6279c:	add	r3, r3, #1
   627a0:	bl	26ab4 <fputs@plt+0x15a10>
   627a4:	mov	r0, r6
   627a8:	ldr	r1, [sp, #40]	; 0x28
   627ac:	bl	1b664 <fputs@plt+0xa5c0>
   627b0:	mov	r2, r7
   627b4:	mov	r1, #61	; 0x3d
   627b8:	ldr	r3, [sp, #36]	; 0x24
   627bc:	mov	r0, r6
   627c0:	bl	26ab4 <fputs@plt+0x15a10>
   627c4:	b	61f24 <fputs@plt+0x50e80>
   627c8:	mov	r1, #153	; 0x99
   627cc:	mov	r0, r6
   627d0:	str	r2, [sp]
   627d4:	ldr	r3, [sp, #36]	; 0x24
   627d8:	ldr	r2, [sp, #52]	; 0x34
   627dc:	bl	2654c <fputs@plt+0x154a8>
   627e0:	b	626cc <fputs@plt+0x51628>
   627e4:	mov	r1, #49	; 0x31
   627e8:	mov	r0, r6
   627ec:	ldr	r2, [sp, #64]	; 0x40
   627f0:	add	r8, r8, #1
   627f4:	ldr	r3, [sp, #72]	; 0x48
   627f8:	add	r9, r3, #1
   627fc:	mov	r3, sl
   62800:	str	r9, [sp]
   62804:	bl	2654c <fputs@plt+0x154a8>
   62808:	mov	r2, r7
   6280c:	mov	r1, #74	; 0x4a
   62810:	ldr	r3, [sp, #60]	; 0x3c
   62814:	mov	r0, r6
   62818:	bl	26ab4 <fputs@plt+0x15a10>
   6281c:	ldr	r3, [sp, #60]	; 0x3c
   62820:	mov	r2, r7
   62824:	mov	r1, #75	; 0x4b
   62828:	mov	r0, r6
   6282c:	str	r3, [sp]
   62830:	mov	r3, r9
   62834:	bl	2654c <fputs@plt+0x154a8>
   62838:	mov	r0, fp
   6283c:	bl	27090 <fputs@plt+0x15fec>
   62840:	mov	r2, r7
   62844:	mov	r1, #108	; 0x6c
   62848:	mov	r0, r6
   6284c:	bl	26a50 <fputs@plt+0x159ac>
   62850:	ldr	r9, [sp, #36]	; 0x24
   62854:	str	r0, [sp, #40]	; 0x28
   62858:	cmp	sl, r9
   6285c:	ble	62724 <fputs@plt+0x51680>
   62860:	add	r3, r8, r9
   62864:	mov	r2, r7
   62868:	mov	r1, #47	; 0x2f
   6286c:	mov	r0, r6
   62870:	str	r3, [sp]
   62874:	mov	r3, r9
   62878:	add	r9, r9, #1
   6287c:	bl	2654c <fputs@plt+0x154a8>
   62880:	b	62858 <fputs@plt+0x517b4>
   62884:	mov	r0, fp
   62888:	bl	27090 <fputs@plt+0x15fec>
   6288c:	b	61f24 <fputs@plt+0x50e80>
   62890:	tst	r3, #32
   62894:	bne	62ab0 <fputs@plt+0x51a0c>
   62898:	mov	r1, #25
   6289c:	mov	r0, r6
   628a0:	str	fp, [sp]
   628a4:	ldr	r2, [sp, #36]	; 0x24
   628a8:	ldr	r3, [sp, #92]	; 0x5c
   628ac:	bl	2654c <fputs@plt+0x154a8>
   628b0:	mov	r0, r4
   628b4:	ldr	r1, [sp, #80]	; 0x50
   628b8:	ldr	r3, [sp, #96]	; 0x60
   628bc:	ldr	r2, [sp, #120]	; 0x78
   628c0:	str	r3, [sp, #8]
   628c4:	mov	r3, #4
   628c8:	str	r3, [sp, #4]
   628cc:	ldr	r3, [sp, #36]	; 0x24
   628d0:	str	r3, [sp]
   628d4:	bl	4fb60 <fputs@plt+0x3eabc>
   628d8:	subs	r7, r0, #0
   628dc:	beq	61f24 <fputs@plt+0x50e80>
   628e0:	mov	r2, r7
   628e4:	add	r3, sp, #168	; 0xa8
   628e8:	ldr	r0, [r2, #60]!	; 0x3c
   628ec:	ldr	r1, [r2, #4]
   628f0:	mov	r2, sl
   628f4:	stmia	r3!, {r0, r1}
   628f8:	mov	r1, #103	; 0x67
   628fc:	mov	r0, r6
   62900:	ldrb	r3, [r7, #40]	; 0x28
   62904:	str	r3, [sp, #88]	; 0x58
   62908:	mov	r3, fp
   6290c:	bl	26ab4 <fputs@plt+0x15a10>
   62910:	ldr	r3, [sp, #88]	; 0x58
   62914:	cmp	r3, #0
   62918:	bne	62930 <fputs@plt+0x5188c>
   6291c:	mov	r3, fp
   62920:	mov	r1, #129	; 0x81
   62924:	ldr	r2, [sp, #92]	; 0x5c
   62928:	mov	r0, r6
   6292c:	bl	26ab4 <fputs@plt+0x15a10>
   62930:	mov	r0, r7
   62934:	bl	27090 <fputs@plt+0x15fec>
   62938:	mov	r3, #0
   6293c:	str	r3, [sp, #52]	; 0x34
   62940:	str	r3, [sp, #64]	; 0x40
   62944:	str	r3, [sp, #100]	; 0x64
   62948:	ldr	r3, [sp, #56]	; 0x38
   6294c:	ldr	r3, [r3, #24]
   62950:	ands	r3, r3, #128	; 0x80
   62954:	str	r3, [sp, #104]	; 0x68
   62958:	beq	6298c <fputs@plt+0x518e8>
   6295c:	ldr	r2, [r4, #420]	; 0x1a4
   62960:	cmp	r2, #0
   62964:	movne	r3, #0
   62968:	strne	r3, [sp, #104]	; 0x68
   6296c:	bne	6298c <fputs@plt+0x518e8>
   62970:	ldr	r3, [r4, #76]	; 0x4c
   62974:	mov	r1, #22
   62978:	mov	r0, r6
   6297c:	add	r3, r3, #1
   62980:	str	r3, [r4, #76]	; 0x4c
   62984:	str	r3, [sp, #104]	; 0x68
   62988:	bl	26ab4 <fputs@plt+0x15a10>
   6298c:	ldr	r0, [r6, #24]
   62990:	bl	2644c <fputs@plt+0x153a8>
   62994:	ldr	r3, [sp, #124]	; 0x7c
   62998:	str	r0, [sp, #116]	; 0x74
   6299c:	cmp	r3, #0
   629a0:	bne	62f6c <fputs@plt+0x51ec8>
   629a4:	ldr	r3, [sp, #248]	; 0xf8
   629a8:	cmp	r3, #5
   629ac:	ldrne	r3, [r5, #8]
   629b0:	bne	62c3c <fputs@plt+0x51b98>
   629b4:	mov	r1, #1
   629b8:	ldr	r0, [sp, #60]	; 0x3c
   629bc:	ldr	r2, [sp, #144]	; 0x90
   629c0:	bl	10e88 <memset@plt>
   629c4:	ldr	r3, [sp, #88]	; 0x58
   629c8:	cmp	r3, #0
   629cc:	beq	62a10 <fputs@plt+0x5196c>
   629d0:	ldr	r3, [sp, #168]	; 0xa8
   629d4:	cmp	r3, #0
   629d8:	blt	629f0 <fputs@plt+0x5194c>
   629dc:	ldr	r1, [sp, #60]	; 0x3c
   629e0:	ldr	r2, [sp, #84]	; 0x54
   629e4:	sub	r3, r3, r2
   629e8:	mov	r2, #0
   629ec:	strb	r2, [r1, r3]
   629f0:	ldr	r3, [sp, #172]	; 0xac
   629f4:	cmp	r3, #0
   629f8:	blt	62a10 <fputs@plt+0x5196c>
   629fc:	ldr	r1, [sp, #60]	; 0x3c
   62a00:	ldr	r2, [sp, #84]	; 0x54
   62a04:	sub	r3, r3, r2
   62a08:	mov	r2, #0
   62a0c:	strb	r2, [r1, r3]
   62a10:	ldr	r2, [sp, #60]	; 0x3c
   62a14:	mov	r3, #0
   62a18:	mov	r1, r5
   62a1c:	mov	r0, r4
   62a20:	strd	r2, [sp, #4]
   62a24:	ldr	r2, [sp, #84]	; 0x54
   62a28:	str	r3, [sp, #12]
   62a2c:	str	r2, [sp]
   62a30:	mov	r2, #55	; 0x37
   62a34:	bl	31410 <fputs@plt+0x2036c>
   62a38:	ldr	r3, [sp, #88]	; 0x58
   62a3c:	cmp	r3, #0
   62a40:	beq	62f78 <fputs@plt+0x51ed4>
   62a44:	ldr	r2, [sp, #60]	; 0x3c
   62a48:	ldr	r3, [sp, #84]	; 0x54
   62a4c:	sub	r3, sl, r3
   62a50:	ldrb	r3, [r2, r3]
   62a54:	cmp	r3, #0
   62a58:	beq	62a80 <fputs@plt+0x519dc>
   62a5c:	ldr	r3, [sp, #64]	; 0x40
   62a60:	mov	r2, sl
   62a64:	mov	r1, #68	; 0x44
   62a68:	mov	r0, r6
   62a6c:	str	r3, [sp, #4]
   62a70:	ldr	r3, [sp, #52]	; 0x34
   62a74:	str	r3, [sp]
   62a78:	ldr	r3, [sp, #116]	; 0x74
   62a7c:	bl	26634 <fputs@plt+0x15590>
   62a80:	ldr	r1, [sp, #40]	; 0x28
   62a84:	mov	r0, r6
   62a88:	ldr	r2, [sp, #52]	; 0x34
   62a8c:	ldr	r3, [sp, #116]	; 0x74
   62a90:	cmp	r1, #0
   62a94:	mov	r1, #76	; 0x4c
   62a98:	moveq	r2, fp
   62a9c:	bl	26ab4 <fputs@plt+0x15a10>
   62aa0:	ldr	r8, [sp, #116]	; 0x74
   62aa4:	mov	r3, #0
   62aa8:	str	r3, [sp, #92]	; 0x5c
   62aac:	b	62fe0 <fputs@plt+0x51f3c>
   62ab0:	ldr	r7, [r4, #76]	; 0x4c
   62ab4:	mov	r1, #25
   62ab8:	mov	r0, r6
   62abc:	ldr	r2, [sp, #36]	; 0x24
   62ac0:	add	r3, r7, #1
   62ac4:	str	r3, [sp, #52]	; 0x34
   62ac8:	ldr	r3, [sp, #40]	; 0x28
   62acc:	ldrsh	r3, [r3, #50]	; 0x32
   62ad0:	add	r7, r7, r3
   62ad4:	str	r3, [sp, #64]	; 0x40
   62ad8:	ldr	r3, [r4, #72]	; 0x48
   62adc:	add	r7, r7, #1
   62ae0:	str	r7, [r4, #76]	; 0x4c
   62ae4:	str	r3, [sp, #100]	; 0x64
   62ae8:	add	r3, r3, #1
   62aec:	str	r3, [r4, #72]	; 0x48
   62af0:	ldr	r3, [sp, #52]	; 0x34
   62af4:	bl	26ab4 <fputs@plt+0x15a10>
   62af8:	mov	r1, #57	; 0x39
   62afc:	mov	r0, r6
   62b00:	ldr	r3, [sp, #64]	; 0x40
   62b04:	ldr	r2, [sp, #100]	; 0x64
   62b08:	bl	26ab4 <fputs@plt+0x15a10>
   62b0c:	str	r0, [sp, #116]	; 0x74
   62b10:	mov	r0, r4
   62b14:	ldr	r1, [sp, #40]	; 0x28
   62b18:	bl	31270 <fputs@plt+0x201cc>
   62b1c:	mov	r0, r4
   62b20:	ldr	r1, [sp, #80]	; 0x50
   62b24:	ldr	r3, [sp, #96]	; 0x60
   62b28:	ldr	r2, [sp, #120]	; 0x78
   62b2c:	str	r3, [sp, #8]
   62b30:	mov	r3, #4
   62b34:	str	r3, [sp, #4]
   62b38:	ldr	r3, [sp, #36]	; 0x24
   62b3c:	str	r3, [sp]
   62b40:	bl	4fb60 <fputs@plt+0x3eabc>
   62b44:	subs	r3, r0, #0
   62b48:	str	r3, [sp, #104]	; 0x68
   62b4c:	beq	61f24 <fputs@plt+0x50e80>
   62b50:	mov	r2, r3
   62b54:	add	r3, sp, #168	; 0xa8
   62b58:	ldr	r8, [sp, #36]	; 0x24
   62b5c:	ldr	r0, [r2, #60]!	; 0x3c
   62b60:	ldr	r1, [r2, #4]
   62b64:	stmia	r3!, {r0, r1}
   62b68:	ldr	r3, [sp, #104]	; 0x68
   62b6c:	ldrb	r3, [r3, #40]	; 0x28
   62b70:	str	r3, [sp, #88]	; 0x58
   62b74:	ldr	r3, [sp, #52]	; 0x34
   62b78:	str	r3, [sp, #148]	; 0x94
   62b7c:	ldr	r3, [sp, #64]	; 0x40
   62b80:	cmp	r3, r8
   62b84:	bgt	62bac <fputs@plt+0x51b08>
   62b88:	ldr	r3, [sp, #88]	; 0x58
   62b8c:	cmp	r3, #0
   62b90:	beq	62be0 <fputs@plt+0x51b3c>
   62b94:	mov	r0, r6
   62b98:	ldr	r1, [sp, #116]	; 0x74
   62b9c:	bl	22874 <fputs@plt+0x117d0>
   62ba0:	ldr	r0, [sp, #104]	; 0x68
   62ba4:	bl	27090 <fputs@plt+0x15fec>
   62ba8:	b	62948 <fputs@plt+0x518a4>
   62bac:	ldr	r3, [sp, #40]	; 0x28
   62bb0:	mov	r1, r5
   62bb4:	mov	r0, r6
   62bb8:	ldr	r2, [r3, #4]
   62bbc:	lsl	r3, r8, #1
   62bc0:	ldrsh	r3, [r2, r3]
   62bc4:	ldr	r2, [sp, #148]	; 0x94
   62bc8:	add	r2, r2, r8
   62bcc:	add	r8, r8, #1
   62bd0:	str	r2, [sp]
   62bd4:	mov	r2, sl
   62bd8:	bl	376c4 <fputs@plt+0x26620>
   62bdc:	b	62b7c <fputs@plt+0x51ad8>
   62be0:	ldr	r1, [sp, #40]	; 0x28
   62be4:	ldr	r0, [sp, #56]	; 0x38
   62be8:	bl	1de9c <fputs@plt+0xcdf8>
   62bec:	mov	r1, #49	; 0x31
   62bf0:	str	r7, [sp]
   62bf4:	ldr	r3, [sp, #64]	; 0x40
   62bf8:	ldr	r2, [sp, #52]	; 0x34
   62bfc:	stmib	sp, {r0, r3}
   62c00:	mov	r0, r6
   62c04:	bl	2666c <fputs@plt+0x155c8>
   62c08:	mov	r3, r7
   62c0c:	mov	r1, #110	; 0x6e
   62c10:	ldr	r2, [sp, #100]	; 0x64
   62c14:	mov	r0, r6
   62c18:	bl	26ab4 <fputs@plt+0x15a10>
   62c1c:	ldr	r3, [sp, #88]	; 0x58
   62c20:	str	r7, [sp, #52]	; 0x34
   62c24:	str	r3, [sp, #64]	; 0x40
   62c28:	b	62ba0 <fputs@plt+0x51afc>
   62c2c:	ldrb	r2, [r3, #54]	; 0x36
   62c30:	cmp	r2, #5
   62c34:	beq	629b4 <fputs@plt+0x51910>
   62c38:	ldr	r3, [r3, #20]
   62c3c:	cmp	r3, #0
   62c40:	bne	62c2c <fputs@plt+0x51b88>
   62c44:	b	629c4 <fputs@plt+0x51920>
   62c48:	mov	r1, #130	; 0x82
   62c4c:	mov	r0, r6
   62c50:	str	fp, [sp]
   62c54:	ldr	r2, [sp, #92]	; 0x5c
   62c58:	ldr	r3, [sp, #116]	; 0x74
   62c5c:	bl	2654c <fputs@plt+0x154a8>
   62c60:	mov	r3, r0
   62c64:	mov	r8, r0
   62c68:	str	fp, [sp]
   62c6c:	mov	r2, sl
   62c70:	mov	r1, #70	; 0x46
   62c74:	mov	r0, r6
   62c78:	bl	2654c <fputs@plt+0x154a8>
   62c7c:	ldr	r3, [sp, #40]	; 0x28
   62c80:	b	62aa8 <fputs@plt+0x51a04>
   62c84:	ldr	r3, [sp, #76]	; 0x4c
   62c88:	cmp	r3, #0
   62c8c:	ldreq	r7, [sp, #76]	; 0x4c
   62c90:	beq	62cb4 <fputs@plt+0x51c10>
   62c94:	ldr	r3, [r4]
   62c98:	ldr	r7, [r3, #24]
   62c9c:	ands	r7, r7, #524288	; 0x80000
   62ca0:	beq	62cb4 <fputs@plt+0x51c10>
   62ca4:	mov	r1, r5
   62ca8:	mov	r0, r4
   62cac:	bl	30e98 <fputs@plt+0x1fdf4>
   62cb0:	mov	r7, r0
   62cb4:	mov	r0, r4
   62cb8:	str	r5, [sp, #4]
   62cbc:	mov	r9, #0
   62cc0:	ldr	r3, [sp, #248]	; 0xf8
   62cc4:	ldr	r2, [sp, #48]	; 0x30
   62cc8:	ldr	r1, [sp, #112]	; 0x70
   62ccc:	str	r3, [sp, #8]
   62cd0:	mov	r3, #3
   62cd4:	str	r3, [sp]
   62cd8:	mov	r3, #0
   62cdc:	bl	5ff30 <fputs@plt+0x4ee8c>
   62ce0:	orr	r7, r7, r0
   62ce4:	ldrsh	r3, [r5, #34]	; 0x22
   62ce8:	cmp	r3, r9
   62cec:	bgt	62d24 <fputs@plt+0x51c80>
   62cf0:	ldr	r3, [sp, #40]	; 0x28
   62cf4:	ldr	r2, [sp, #128]	; 0x80
   62cf8:	cmp	r3, #0
   62cfc:	movne	r3, #0
   62d00:	eoreq	r3, r2, #1
   62d04:	cmp	r3, #0
   62d08:	beq	63034 <fputs@plt+0x51f90>
   62d0c:	mov	r2, fp
   62d10:	mov	r1, #30
   62d14:	ldr	r3, [sp, #72]	; 0x48
   62d18:	mov	r0, r6
   62d1c:	bl	26ab4 <fputs@plt+0x15a10>
   62d20:	b	63034 <fputs@plt+0x51f90>
   62d24:	cmn	r7, #1
   62d28:	beq	62d54 <fputs@plt+0x51cb0>
   62d2c:	cmp	r9, #31
   62d30:	bgt	62d40 <fputs@plt+0x51c9c>
   62d34:	mov	r3, #1
   62d38:	ands	r3, r7, r3, lsl r9
   62d3c:	bne	62d54 <fputs@plt+0x51cb0>
   62d40:	ldr	r3, [r5, #4]
   62d44:	add	r3, r3, r9, lsl #4
   62d48:	ldrb	r2, [r3, #15]
   62d4c:	ands	r2, r2, #1
   62d50:	beq	62d7c <fputs@plt+0x51cd8>
   62d54:	ldr	r3, [sp, #140]	; 0x8c
   62d58:	mov	r2, sl
   62d5c:	mov	r1, r5
   62d60:	mov	r0, r6
   62d64:	add	r3, r9, r3
   62d68:	str	r3, [sp]
   62d6c:	mov	r3, r9
   62d70:	bl	376c4 <fputs@plt+0x26620>
   62d74:	add	r9, r9, #1
   62d78:	b	62ce4 <fputs@plt+0x51c40>
   62d7c:	ldr	r3, [sp, #140]	; 0x8c
   62d80:	mov	r1, #25
   62d84:	mov	r0, r6
   62d88:	add	r3, r3, r9
   62d8c:	bl	26ab4 <fputs@plt+0x15a10>
   62d90:	b	62d74 <fputs@plt+0x51cd0>
   62d94:	ldrsh	r2, [r5, #32]
   62d98:	ldr	r3, [sp, #136]	; 0x88
   62d9c:	cmp	r2, r7
   62da0:	moveq	r2, #0
   62da4:	add	r3, r3, r7
   62da8:	beq	62e24 <fputs@plt+0x51d80>
   62dac:	ldr	r2, [sp, #44]	; 0x2c
   62db0:	ldr	r2, [r2, r7, lsl #2]
   62db4:	cmp	r2, #0
   62db8:	blt	62de4 <fputs@plt+0x51d40>
   62dbc:	ldr	r1, [sp, #48]	; 0x30
   62dc0:	ldr	r0, [r1, #4]
   62dc4:	mov	r1, #20
   62dc8:	mul	r1, r1, r2
   62dcc:	mov	r2, r3
   62dd0:	ldr	r1, [r0, r1]
   62dd4:	mov	r0, r4
   62dd8:	bl	4c4b0 <fputs@plt+0x3b40c>
   62ddc:	add	r7, r7, #1
   62de0:	b	63060 <fputs@plt+0x51fbc>
   62de4:	ldr	r1, [sp, #152]	; 0x98
   62de8:	mvn	r1, r1
   62dec:	cmp	r7, #31
   62df0:	orrgt	r1, r1, #1
   62df4:	tst	r1, #1
   62df8:	bne	62e08 <fputs@plt+0x51d64>
   62dfc:	lsr	r1, r9, r7
   62e00:	ands	r2, r1, #1
   62e04:	beq	62e24 <fputs@plt+0x51d80>
   62e08:	mov	r2, r7
   62e0c:	mov	r1, r5
   62e10:	str	r3, [sp]
   62e14:	mov	r0, r4
   62e18:	mov	r3, sl
   62e1c:	bl	37858 <fputs@plt+0x267b4>
   62e20:	b	62ddc <fputs@plt+0x51d38>
   62e24:	mov	r1, #25
   62e28:	mov	r0, r6
   62e2c:	bl	26ab4 <fputs@plt+0x15a10>
   62e30:	b	62ddc <fputs@plt+0x51d38>
   62e34:	mov	r1, r5
   62e38:	mov	r0, r6
   62e3c:	ldr	r2, [sp, #136]	; 0x88
   62e40:	bl	2672c <fputs@plt+0x15688>
   62e44:	mov	r2, #110	; 0x6e
   62e48:	mov	r0, r4
   62e4c:	stmib	sp, {r5, fp}
   62e50:	ldr	r3, [sp, #248]	; 0xf8
   62e54:	ldr	r1, [sp, #112]	; 0x70
   62e58:	str	r3, [sp, #12]
   62e5c:	mov	r3, #1
   62e60:	str	r8, [sp, #16]
   62e64:	str	r3, [sp]
   62e68:	ldr	r3, [sp, #48]	; 0x30
   62e6c:	bl	60684 <fputs@plt+0x4f5e0>
   62e70:	ldr	r3, [sp, #40]	; 0x28
   62e74:	cmp	r3, #0
   62e78:	beq	62ea8 <fputs@plt+0x51e04>
   62e7c:	ldr	r3, [sp, #64]	; 0x40
   62e80:	mov	r2, sl
   62e84:	mov	r1, #68	; 0x44
   62e88:	mov	r0, r6
   62e8c:	str	r3, [sp, #4]
   62e90:	ldr	r3, [sp, #52]	; 0x34
   62e94:	str	r3, [sp]
   62e98:	mov	r3, r8
   62e9c:	bl	26634 <fputs@plt+0x15590>
   62ea0:	mov	r7, #0
   62ea4:	b	62f04 <fputs@plt+0x51e60>
   62ea8:	mov	r3, r8
   62eac:	mov	r2, sl
   62eb0:	str	fp, [sp]
   62eb4:	mov	r1, #70	; 0x46
   62eb8:	mov	r0, r6
   62ebc:	bl	2654c <fputs@plt+0x154a8>
   62ec0:	b	62ea0 <fputs@plt+0x51dfc>
   62ec4:	ldr	r3, [sp, #44]	; 0x2c
   62ec8:	ldr	r3, [r3, r7, lsl #2]
   62ecc:	cmp	r3, #0
   62ed0:	bge	62f00 <fputs@plt+0x51e5c>
   62ed4:	ldrsh	r3, [r5, #32]
   62ed8:	cmp	r3, r7
   62edc:	beq	62f00 <fputs@plt+0x51e5c>
   62ee0:	ldr	r3, [sp, #136]	; 0x88
   62ee4:	mov	r2, sl
   62ee8:	mov	r1, r5
   62eec:	mov	r0, r6
   62ef0:	add	r3, r3, r7
   62ef4:	str	r3, [sp]
   62ef8:	mov	r3, r7
   62efc:	bl	376c4 <fputs@plt+0x26620>
   62f00:	add	r7, r7, #1
   62f04:	ldrsh	r3, [r5, #34]	; 0x22
   62f08:	cmp	r3, r7
   62f0c:	bgt	62ec4 <fputs@plt+0x51e20>
   62f10:	b	63078 <fputs@plt+0x51fd4>
   62f14:	mov	r2, sl
   62f18:	mov	r1, #70	; 0x46
   62f1c:	str	fp, [sp]
   62f20:	mov	r0, r6
   62f24:	ldr	r3, [sp, #40]	; 0x28
   62f28:	bl	2654c <fputs@plt+0x154a8>
   62f2c:	b	6315c <fputs@plt+0x520b8>
   62f30:	bl	26c6c <fputs@plt+0x15bc8>
   62f34:	b	63310 <fputs@plt+0x5226c>
   62f38:	ldrb	r3, [r7, #1]!
   62f3c:	cmp	r3, #0
   62f40:	beq	62f64 <fputs@plt+0x51ec0>
   62f44:	ldr	r1, [sp, #60]	; 0x3c
   62f48:	mov	r0, r6
   62f4c:	ldr	r3, [sp, #84]	; 0x54
   62f50:	add	r2, r3, r7
   62f54:	mov	r3, #0
   62f58:	sub	r2, r2, r1
   62f5c:	mov	r1, #61	; 0x3d
   62f60:	bl	26ab4 <fputs@plt+0x15a10>
   62f64:	ldr	r5, [r5, #20]
   62f68:	b	63324 <fputs@plt+0x52280>
   62f6c:	ldr	r3, [sp, #88]	; 0x58
   62f70:	cmp	r3, #0
   62f74:	bne	62a80 <fputs@plt+0x519dc>
   62f78:	ldr	r3, [sp, #40]	; 0x28
   62f7c:	cmp	r3, #0
   62f80:	beq	62c48 <fputs@plt+0x51ba4>
   62f84:	ldr	r0, [r6, #24]
   62f88:	bl	2644c <fputs@plt+0x153a8>
   62f8c:	mov	r8, r0
   62f90:	mov	r1, #108	; 0x6c
   62f94:	ldr	r2, [sp, #100]	; 0x64
   62f98:	mov	r0, r6
   62f9c:	ldr	r3, [sp, #116]	; 0x74
   62fa0:	bl	26ab4 <fputs@plt+0x15a10>
   62fa4:	mov	r1, #101	; 0x65
   62fa8:	mov	r0, r6
   62fac:	ldr	r3, [sp, #52]	; 0x34
   62fb0:	ldr	r2, [sp, #100]	; 0x64
   62fb4:	bl	26ab4 <fputs@plt+0x15a10>
   62fb8:	mov	r3, #0
   62fbc:	mov	r2, sl
   62fc0:	mov	r1, #68	; 0x44
   62fc4:	str	r3, [sp, #4]
   62fc8:	ldr	r3, [sp, #52]	; 0x34
   62fcc:	str	r3, [sp]
   62fd0:	mov	r3, r8
   62fd4:	str	r0, [sp, #92]	; 0x5c
   62fd8:	mov	r0, r6
   62fdc:	bl	26634 <fputs@plt+0x15590>
   62fe0:	ldr	r3, [sp, #128]	; 0x80
   62fe4:	cmp	r3, #0
   62fe8:	beq	6300c <fputs@plt+0x51f68>
   62fec:	mov	r1, r9
   62ff0:	mov	r0, r4
   62ff4:	ldr	r2, [sp, #72]	; 0x48
   62ff8:	bl	4c4b0 <fputs@plt+0x3b40c>
   62ffc:	mov	r1, #38	; 0x26
   63000:	mov	r0, r6
   63004:	ldr	r2, [sp, #72]	; 0x48
   63008:	bl	26a50 <fputs@plt+0x159ac>
   6300c:	ldr	r3, [sp, #76]	; 0x4c
   63010:	str	r3, [sp, #144]	; 0x90
   63014:	ldr	r3, [sp, #108]	; 0x6c
   63018:	and	r7, r3, #1
   6301c:	ldr	r3, [sp, #144]	; 0x90
   63020:	orrs	r7, r3, r7
   63024:	bne	62c84 <fputs@plt+0x51be0>
   63028:	ldr	r3, [sp, #112]	; 0x70
   6302c:	cmp	r3, #0
   63030:	bne	62cb4 <fputs@plt+0x51c10>
   63034:	mov	r0, r4
   63038:	str	r5, [sp, #4]
   6303c:	mov	r7, #0
   63040:	ldr	r3, [sp, #248]	; 0xf8
   63044:	ldr	r2, [sp, #48]	; 0x30
   63048:	ldr	r1, [sp, #112]	; 0x70
   6304c:	str	r3, [sp, #8]
   63050:	mov	r3, #1
   63054:	str	r3, [sp]
   63058:	bl	5ff30 <fputs@plt+0x4ee8c>
   6305c:	mov	r9, r0
   63060:	ldrsh	r3, [r5, #34]	; 0x22
   63064:	cmp	r3, r7
   63068:	bgt	62d94 <fputs@plt+0x51cf0>
   6306c:	ldr	r3, [sp, #152]	; 0x98
   63070:	tst	r3, #1
   63074:	bne	62e34 <fputs@plt+0x51d90>
   63078:	ldr	r3, [sp, #124]	; 0x7c
   6307c:	cmp	r3, #0
   63080:	bne	63280 <fputs@plt+0x521dc>
   63084:	ldr	r3, [sp, #124]	; 0x7c
   63088:	mov	r1, r5
   6308c:	mov	r0, r4
   63090:	str	fp, [sp, #8]
   63094:	str	r8, [sp, #20]
   63098:	ldr	r2, [sp, #132]	; 0x84
   6309c:	str	r3, [sp, #156]	; 0x9c
   630a0:	ldr	r3, [sp, #44]	; 0x2c
   630a4:	str	r3, [sp, #28]
   630a8:	add	r3, sp, #156	; 0x9c
   630ac:	str	r3, [sp, #24]
   630b0:	ldr	r3, [sp, #248]	; 0xf8
   630b4:	uxtb	r3, r3
   630b8:	str	r3, [sp, #16]
   630bc:	ldr	r3, [sp, #68]	; 0x44
   630c0:	str	r3, [sp, #12]
   630c4:	ldr	r3, [sp, #72]	; 0x48
   630c8:	str	r3, [sp, #4]
   630cc:	ldr	r3, [sp, #96]	; 0x60
   630d0:	str	r3, [sp]
   630d4:	mov	r3, sl
   630d8:	bl	613c4 <fputs@plt+0x50320>
   630dc:	ldr	r3, [sp, #76]	; 0x4c
   630e0:	cmp	r3, #0
   630e4:	beq	6310c <fputs@plt+0x52068>
   630e8:	ldr	r3, [sp, #68]	; 0x44
   630ec:	mov	r2, fp
   630f0:	mov	r1, r5
   630f4:	mov	r0, r4
   630f8:	str	r3, [sp, #4]
   630fc:	ldr	r3, [sp, #44]	; 0x2c
   63100:	str	r3, [sp]
   63104:	ldr	r3, [sp, #124]	; 0x7c
   63108:	bl	5dc2c <fputs@plt+0x4cb88>
   6310c:	ldr	r3, [sp, #68]	; 0x44
   63110:	ldr	r2, [sp, #68]	; 0x44
   63114:	adds	r7, r3, #0
   63118:	ldr	r3, [sp, #156]	; 0x9c
   6311c:	movne	r7, #1
   63120:	cmp	r2, #0
   63124:	cmpeq	r3, #0
   63128:	beq	63160 <fputs@plt+0x520bc>
   6312c:	ldr	r3, [sp, #40]	; 0x28
   63130:	cmp	r3, #0
   63134:	beq	62f14 <fputs@plt+0x51e70>
   63138:	ldr	r3, [sp, #64]	; 0x40
   6313c:	mov	r2, sl
   63140:	mov	r1, #68	; 0x44
   63144:	mov	r0, r6
   63148:	str	r3, [sp, #4]
   6314c:	ldr	r3, [sp, #52]	; 0x34
   63150:	str	r3, [sp]
   63154:	mov	r3, #0
   63158:	bl	26634 <fputs@plt+0x15590>
   6315c:	str	r0, [sp, #36]	; 0x24
   63160:	mvn	r3, #0
   63164:	mov	r2, sl
   63168:	mov	r1, r5
   6316c:	mov	r0, r4
   63170:	str	r3, [sp, #4]
   63174:	ldr	r3, [sp, #132]	; 0x84
   63178:	str	r3, [sp]
   6317c:	ldr	r3, [sp, #96]	; 0x60
   63180:	bl	4e350 <fputs@plt+0x3d2ac>
   63184:	ldr	r3, [sp, #40]	; 0x28
   63188:	ldr	r2, [sp, #144]	; 0x90
   6318c:	cmp	r3, #0
   63190:	moveq	r3, r7
   63194:	movne	r3, #1
   63198:	orr	r3, r2, r3
   6319c:	tst	r3, #255	; 0xff
   631a0:	beq	631b8 <fputs@plt+0x52114>
   631a4:	mov	r3, #0
   631a8:	mov	r2, sl
   631ac:	mov	r1, #95	; 0x5f
   631b0:	mov	r0, r6
   631b4:	bl	26ab4 <fputs@plt+0x15a10>
   631b8:	ldr	r3, [sp, #156]	; 0x9c
   631bc:	cmp	r3, #0
   631c0:	movne	r7, #1
   631c4:	cmp	r7, #0
   631c8:	beq	631d8 <fputs@plt+0x52134>
   631cc:	mov	r0, r6
   631d0:	ldr	r1, [sp, #36]	; 0x24
   631d4:	bl	1b664 <fputs@plt+0xa5c0>
   631d8:	ldr	r3, [sp, #76]	; 0x4c
   631dc:	cmp	r3, #0
   631e0:	beq	63208 <fputs@plt+0x52164>
   631e4:	ldr	r3, [sp, #68]	; 0x44
   631e8:	mov	r2, #0
   631ec:	mov	r1, r5
   631f0:	mov	r0, r4
   631f4:	str	r3, [sp, #4]
   631f8:	ldr	r3, [sp, #44]	; 0x2c
   631fc:	str	r3, [sp]
   63200:	ldr	r3, [sp, #72]	; 0x48
   63204:	bl	5dc2c <fputs@plt+0x4cb88>
   63208:	mov	r3, #0
   6320c:	mov	r2, sl
   63210:	mov	r1, r5
   63214:	mov	r0, r4
   63218:	str	r3, [sp, #12]
   6321c:	str	r3, [sp, #16]
   63220:	mov	r3, #1
   63224:	str	r3, [sp, #8]
   63228:	ldr	r3, [sp, #132]	; 0x84
   6322c:	str	r3, [sp, #4]
   63230:	ldr	r3, [sp, #72]	; 0x48
   63234:	str	r3, [sp]
   63238:	ldr	r3, [sp, #96]	; 0x60
   6323c:	bl	274bc <fputs@plt+0x16418>
   63240:	ldr	r3, [sp, #76]	; 0x4c
   63244:	cmp	r3, #0
   63248:	beq	63280 <fputs@plt+0x521dc>
   6324c:	ldr	r3, [r4]
   63250:	ldr	r3, [r3, #24]
   63254:	tst	r3, #524288	; 0x80000
   63258:	beq	63280 <fputs@plt+0x521dc>
   6325c:	mov	r1, r5
   63260:	mov	r0, r4
   63264:	ldr	r2, [sp, #48]	; 0x30
   63268:	ldr	r3, [sp, #68]	; 0x44
   6326c:	str	r3, [sp, #4]
   63270:	ldr	r3, [sp, #44]	; 0x2c
   63274:	str	r3, [sp]
   63278:	mov	r3, fp
   6327c:	bl	60064 <fputs@plt+0x4efc0>
   63280:	ldr	r3, [sp, #56]	; 0x38
   63284:	ldr	r3, [r3, #24]
   63288:	tst	r3, #128	; 0x80
   6328c:	beq	632b0 <fputs@plt+0x5220c>
   63290:	ldr	r3, [r4, #420]	; 0x1a4
   63294:	cmp	r3, #0
   63298:	bne	632b0 <fputs@plt+0x5220c>
   6329c:	mov	r3, #1
   632a0:	mov	r1, #37	; 0x25
   632a4:	ldr	r2, [sp, #104]	; 0x68
   632a8:	mov	r0, r6
   632ac:	bl	26ab4 <fputs@plt+0x15a10>
   632b0:	mov	r2, #110	; 0x6e
   632b4:	mov	r0, r4
   632b8:	stmib	sp, {r5, fp}
   632bc:	ldr	r3, [sp, #248]	; 0xf8
   632c0:	ldr	r1, [sp, #112]	; 0x70
   632c4:	str	r3, [sp, #12]
   632c8:	mov	r3, #2
   632cc:	str	r8, [sp, #16]
   632d0:	str	r3, [sp]
   632d4:	ldr	r3, [sp, #48]	; 0x30
   632d8:	bl	60684 <fputs@plt+0x4f5e0>
   632dc:	ldr	r3, [sp, #88]	; 0x58
   632e0:	cmp	r3, #0
   632e4:	bne	63310 <fputs@plt+0x5226c>
   632e8:	ldr	r3, [sp, #40]	; 0x28
   632ec:	mov	r1, r8
   632f0:	mov	r0, r6
   632f4:	cmp	r3, #0
   632f8:	beq	62f30 <fputs@plt+0x51e8c>
   632fc:	bl	14554 <fputs@plt+0x34b0>
   63300:	mov	r1, #7
   63304:	ldr	r3, [sp, #92]	; 0x5c
   63308:	ldr	r2, [sp, #100]	; 0x64
   6330c:	bl	26ab4 <fputs@plt+0x15a10>
   63310:	mov	r0, r6
   63314:	ldr	r1, [sp, #116]	; 0x74
   63318:	bl	14554 <fputs@plt+0x34b0>
   6331c:	ldr	r5, [r5, #8]
   63320:	ldr	r7, [sp, #60]	; 0x3c
   63324:	cmp	r5, #0
   63328:	bne	62f38 <fputs@plt+0x51e94>
   6332c:	ldr	r3, [sp, #96]	; 0x60
   63330:	cmp	r3, sl
   63334:	ble	6334c <fputs@plt+0x522a8>
   63338:	mov	r3, r5
   6333c:	mov	r2, sl
   63340:	mov	r1, #61	; 0x3d
   63344:	mov	r0, r6
   63348:	bl	26ab4 <fputs@plt+0x15a10>
   6334c:	ldrb	r3, [r4, #18]
   63350:	cmp	r3, #0
   63354:	bne	6336c <fputs@plt+0x522c8>
   63358:	ldr	r3, [r4, #420]	; 0x1a4
   6335c:	cmp	r3, #0
   63360:	bne	6336c <fputs@plt+0x522c8>
   63364:	mov	r0, r4
   63368:	bl	31400 <fputs@plt+0x2035c>
   6336c:	ldr	r3, [sp, #56]	; 0x38
   63370:	ldr	r3, [r3, #24]
   63374:	tst	r3, #128	; 0x80
   63378:	beq	61f24 <fputs@plt+0x50e80>
   6337c:	ldr	r3, [r4, #420]	; 0x1a4
   63380:	cmp	r3, #0
   63384:	bne	61f24 <fputs@plt+0x50e80>
   63388:	ldrb	r4, [r4, #18]
   6338c:	cmp	r4, #0
   63390:	bne	61f24 <fputs@plt+0x50e80>
   63394:	mov	r3, #1
   63398:	mov	r1, #33	; 0x21
   6339c:	ldr	r2, [sp, #104]	; 0x68
   633a0:	mov	r0, r6
   633a4:	bl	26ab4 <fputs@plt+0x15a10>
   633a8:	mov	r0, r6
   633ac:	mov	r1, #1
   633b0:	bl	1dad8 <fputs@plt+0xca34>
   633b4:	ldr	r3, [pc, #28]	; 633d8 <fputs@plt+0x52334>
   633b8:	mov	r2, r4
   633bc:	mov	r1, r4
   633c0:	mov	r0, r6
   633c4:	str	r4, [sp]
   633c8:	bl	25b1c <fputs@plt+0x14a78>
   633cc:	b	61f24 <fputs@plt+0x50e80>
   633d0:			; <UNDEFINED> instruction: 0x00074cb2
   633d4:	ldrdeq	r7, [r7], -r8
   633d8:	andeq	r7, r7, fp, ror #1
   633dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   633e0:	sub	sp, sp, #44	; 0x2c
   633e4:	mov	r5, #0
   633e8:	mov	r4, r0
   633ec:	str	r2, [sp, #12]
   633f0:	mov	r2, #28
   633f4:	str	r3, [sp, #24]
   633f8:	ldr	r3, [sp, #92]	; 0x5c
   633fc:	str	r1, [sp, #28]
   63400:	str	r5, [sp, #36]	; 0x24
   63404:	str	r5, [r3]
   63408:	mov	r3, #0
   6340c:	bl	1d308 <fputs@plt+0xc264>
   63410:	subs	r8, r0, #0
   63414:	bne	63444 <fputs@plt+0x523a0>
   63418:	mov	r6, #0
   6341c:	ldrb	r5, [r4, #69]	; 0x45
   63420:	cmp	r5, #0
   63424:	ldreq	r3, [sp, #92]	; 0x5c
   63428:	streq	r8, [r3]
   6342c:	beq	637d8 <fputs@plt+0x52734>
   63430:	cmp	r8, #0
   63434:	movne	r5, #0
   63438:	bne	637bc <fputs@plt+0x52718>
   6343c:	mov	r5, r8
   63440:	b	637cc <fputs@plt+0x52728>
   63444:	mov	r2, #544	; 0x220
   63448:	mov	r3, #0
   6344c:	mov	r0, r4
   63450:	bl	1d264 <fputs@plt+0xc1c0>
   63454:	subs	r6, r0, #0
   63458:	beq	63418 <fputs@plt+0x52374>
   6345c:	ldr	r3, [sp, #88]	; 0x58
   63460:	str	r5, [sp, #16]
   63464:	adds	r3, r3, #0
   63468:	movne	r3, #1
   6346c:	str	r3, [sp, #20]
   63470:	mov	r2, #544	; 0x220
   63474:	mov	r1, #0
   63478:	mov	r0, r6
   6347c:	mov	r7, #0
   63480:	bl	10e88 <memset@plt>
   63484:	mov	r0, r4
   63488:	ldr	r1, [sp, #36]	; 0x24
   6348c:	str	r4, [r6]
   63490:	bl	1b744 <fputs@plt+0xa6a0>
   63494:	mov	r0, r4
   63498:	str	r7, [sp, #36]	; 0x24
   6349c:	bl	13e3c <fputs@plt+0x2d98>
   634a0:	mov	r1, r7
   634a4:	mov	r0, r6
   634a8:	ldr	r2, [sp, #12]
   634ac:	ldr	r3, [sp, #28]
   634b0:	bl	5cc08 <fputs@plt+0x4bb64>
   634b4:	subs	r7, r0, #0
   634b8:	beq	634d8 <fputs@plt+0x52434>
   634bc:	ldrb	r3, [r7, #42]	; 0x2a
   634c0:	tst	r3, #16
   634c4:	beq	63508 <fputs@plt+0x52464>
   634c8:	ldr	r1, [pc, #880]	; 63840 <fputs@plt+0x5279c>
   634cc:	ldr	r2, [sp, #12]
   634d0:	mov	r0, r6
   634d4:	bl	2f1dc <fputs@plt+0x1e138>
   634d8:	ldr	r3, [r6, #4]
   634dc:	cmp	r3, #0
   634e0:	beq	63500 <fputs@plt+0x5245c>
   634e4:	mov	r0, r4
   634e8:	ldr	r1, [sp, #36]	; 0x24
   634ec:	bl	1b744 <fputs@plt+0xa6a0>
   634f0:	ldr	r3, [r6, #4]
   634f4:	str	r3, [sp, #36]	; 0x24
   634f8:	mov	r3, #0
   634fc:	str	r3, [r6, #4]
   63500:	mov	r5, #1
   63504:	b	637bc <fputs@plt+0x52718>
   63508:	tst	r3, #32
   6350c:	beq	63828 <fputs@plt+0x52784>
   63510:	ldr	r1, [pc, #812]	; 63844 <fputs@plt+0x527a0>
   63514:	ldr	r2, [sp, #12]
   63518:	b	634d0 <fputs@plt+0x5242c>
   6351c:	ldr	r1, [pc, #804]	; 63848 <fputs@plt+0x527a4>
   63520:	ldr	r2, [sp, #12]
   63524:	b	634d0 <fputs@plt+0x5242c>
   63528:	ldr	r3, [r7, #4]
   6352c:	ldr	r1, [sp, #24]
   63530:	ldr	r0, [r3, fp, lsl #4]
   63534:	bl	1233c <fputs@plt+0x1298>
   63538:	cmp	r0, #0
   6353c:	beq	63574 <fputs@plt+0x524d0>
   63540:	add	fp, fp, #1
   63544:	cmp	sl, fp
   63548:	bgt	63528 <fputs@plt+0x52484>
   6354c:	bne	63574 <fputs@plt+0x524d0>
   63550:	mov	r0, r4
   63554:	ldr	r1, [sp, #36]	; 0x24
   63558:	bl	1b744 <fputs@plt+0xa6a0>
   6355c:	ldr	r1, [pc, #744]	; 6384c <fputs@plt+0x527a8>
   63560:	ldr	r2, [sp, #24]
   63564:	mov	r0, r4
   63568:	bl	36660 <fputs@plt+0x255bc>
   6356c:	str	r0, [sp, #36]	; 0x24
   63570:	b	63500 <fputs@plt+0x5245c>
   63574:	ldr	r3, [sp, #88]	; 0x58
   63578:	cmp	r3, #0
   6357c:	beq	63630 <fputs@plt+0x5258c>
   63580:	ldr	r3, [r4, #24]
   63584:	tst	r3, #524288	; 0x80000
   63588:	ldrne	ip, [pc, #704]	; 63850 <fputs@plt+0x527ac>
   6358c:	ldrne	r3, [r7, #16]
   63590:	bne	635c8 <fputs@plt+0x52524>
   63594:	ldr	r3, [r7, #8]
   63598:	cmp	r3, #0
   6359c:	beq	63610 <fputs@plt+0x5256c>
   635a0:	ldrh	r0, [r3, #50]	; 0x32
   635a4:	mov	r2, #0
   635a8:	b	63600 <fputs@plt+0x5255c>
   635ac:	ldr	lr, [r1, r2, lsl #3]
   635b0:	add	r2, r2, #1
   635b4:	cmp	lr, fp
   635b8:	moveq	r9, ip
   635bc:	cmp	r0, r2
   635c0:	bgt	635ac <fputs@plt+0x52508>
   635c4:	ldr	r3, [r3, #4]
   635c8:	cmp	r3, #0
   635cc:	beq	63594 <fputs@plt+0x524f0>
   635d0:	mov	r2, #0
   635d4:	add	r1, r3, #36	; 0x24
   635d8:	ldr	r0, [r3, #20]
   635dc:	b	635bc <fputs@plt+0x52518>
   635e0:	ldr	ip, [r3, #4]
   635e4:	lsl	r1, r2, #1
   635e8:	add	r2, r2, #1
   635ec:	ldrsh	r1, [ip, r1]
   635f0:	cmn	r1, #2
   635f4:	cmpne	r1, fp
   635f8:	ldr	r1, [pc, #596]	; 63854 <fputs@plt+0x527b0>
   635fc:	moveq	r9, r1
   63600:	cmp	r0, r2
   63604:	bgt	635e0 <fputs@plt+0x5253c>
   63608:	ldr	r3, [r3, #20]
   6360c:	b	63598 <fputs@plt+0x524f4>
   63610:	cmp	r9, #0
   63614:	beq	63630 <fputs@plt+0x5258c>
   63618:	mov	r0, r4
   6361c:	ldr	r1, [sp, #36]	; 0x24
   63620:	bl	1b744 <fputs@plt+0xa6a0>
   63624:	mov	r2, r9
   63628:	ldr	r1, [pc, #552]	; 63858 <fputs@plt+0x527b4>
   6362c:	b	63564 <fputs@plt+0x524c0>
   63630:	mov	r0, r6
   63634:	bl	1d358 <fputs@plt+0xc2b4>
   63638:	cmp	r0, #0
   6363c:	mov	sl, r0
   63640:	str	r0, [r8, #20]
   63644:	beq	63740 <fputs@plt+0x5269c>
   63648:	ldr	r9, [r7, #64]	; 0x40
   6364c:	mov	r0, r4
   63650:	mov	r1, r9
   63654:	bl	19670 <fputs@plt+0x85cc>
   63658:	ldr	r3, [r9, #4]
   6365c:	mov	r2, r0
   63660:	mov	r1, #2
   63664:	str	r3, [sp, #4]
   63668:	ldr	r3, [r9]
   6366c:	str	r0, [sp, #8]
   63670:	mov	r0, sl
   63674:	str	r3, [sp]
   63678:	ldr	r3, [sp, #20]
   6367c:	bl	26634 <fputs@plt+0x15590>
   63680:	mov	r1, #1
   63684:	mov	r0, sl
   63688:	bl	18814 <fputs@plt+0x7770>
   6368c:	ldr	r2, [pc, #456]	; 6385c <fputs@plt+0x527b8>
   63690:	mov	r1, #9
   63694:	mov	r0, sl
   63698:	bl	27694 <fputs@plt+0x165f0>
   6369c:	mov	r9, r0
   636a0:	mov	r0, sl
   636a4:	ldr	r1, [sp, #8]
   636a8:	bl	145ac <fputs@plt+0x3508>
   636ac:	ldrb	r3, [r4, #69]	; 0x45
   636b0:	cmp	r3, #0
   636b4:	bne	63740 <fputs@plt+0x5269c>
   636b8:	ldr	r2, [sp, #8]
   636bc:	mov	r1, #1
   636c0:	str	r2, [r9, #4]
   636c4:	ldr	r2, [r7, #28]
   636c8:	str	r2, [r9, #8]
   636cc:	ldr	r2, [sp, #20]
   636d0:	str	r2, [r9, #12]
   636d4:	ldr	r2, [r7]
   636d8:	bl	22910 <fputs@plt+0x1186c>
   636dc:	ldrb	r3, [r4, #69]	; 0x45
   636e0:	cmp	r3, #0
   636e4:	bne	63740 <fputs@plt+0x5269c>
   636e8:	ldr	r3, [sp, #88]	; 0x58
   636ec:	mov	r1, r6
   636f0:	mov	r0, sl
   636f4:	cmp	r3, #0
   636f8:	movne	r3, #55	; 0x37
   636fc:	strbne	r3, [r9, #20]
   63700:	ldr	r3, [r7, #28]
   63704:	str	r3, [r9, #28]
   63708:	ldr	r3, [sp, #8]
   6370c:	str	r3, [r9, #32]
   63710:	mvn	r3, #13
   63714:	strb	r3, [r9, #21]
   63718:	ldrsh	r3, [r7, #34]	; 0x22
   6371c:	add	r2, r3, #1
   63720:	str	r2, [r9, #36]	; 0x24
   63724:	add	r2, r6, #444	; 0x1bc
   63728:	str	r3, [r9, #88]	; 0x58
   6372c:	mov	r3, #1
   63730:	strh	r3, [r2]
   63734:	str	r3, [r6, #72]	; 0x48
   63738:	str	r3, [r6, #76]	; 0x4c
   6373c:	bl	1d6a8 <fputs@plt+0xc604>
   63740:	ldr	r3, [sp, #20]
   63744:	str	r3, [r8]
   63748:	str	fp, [r8, #12]
   6374c:	str	r4, [r8, #24]
   63750:	ldrb	r3, [r4, #69]	; 0x45
   63754:	cmp	r3, #0
   63758:	bne	637b4 <fputs@plt+0x52710>
   6375c:	mov	r1, #1
   63760:	ldr	r0, [r8, #20]
   63764:	mov	r5, #17
   63768:	ldrd	r2, [sp, #80]	; 0x50
   6376c:	bl	2ce74 <fputs@plt+0x1bdd0>
   63770:	add	r3, sp, #36	; 0x24
   63774:	mov	r0, r8
   63778:	str	r3, [sp]
   6377c:	ldrd	r2, [sp, #80]	; 0x50
   63780:	bl	5bd50 <fputs@plt+0x4acac>
   63784:	ldr	r3, [sp, #16]
   63788:	cmp	r0, r5
   6378c:	add	r3, r3, #1
   63790:	mov	r2, r3
   63794:	str	r3, [sp, #16]
   63798:	moveq	r3, #1
   6379c:	movne	r3, #0
   637a0:	cmp	r2, #50	; 0x32
   637a4:	moveq	r3, #0
   637a8:	cmp	r3, #0
   637ac:	bne	63470 <fputs@plt+0x523cc>
   637b0:	mov	r5, r0
   637b4:	cmp	r5, #0
   637b8:	beq	6341c <fputs@plt+0x52378>
   637bc:	ldr	r0, [r8, #20]
   637c0:	cmp	r0, #0
   637c4:	beq	637cc <fputs@plt+0x52728>
   637c8:	bl	45e0c <fputs@plt+0x34d68>
   637cc:	mov	r1, r8
   637d0:	mov	r0, r4
   637d4:	bl	1b744 <fputs@plt+0xa6a0>
   637d8:	ldr	r3, [sp, #36]	; 0x24
   637dc:	mov	r1, r5
   637e0:	mov	r0, r4
   637e4:	ldr	r2, [pc, #116]	; 63860 <fputs@plt+0x527bc>
   637e8:	cmp	r3, #0
   637ec:	moveq	r2, #0
   637f0:	bl	2edb0 <fputs@plt+0x1dd0c>
   637f4:	mov	r0, r4
   637f8:	ldr	r1, [sp, #36]	; 0x24
   637fc:	bl	1b744 <fputs@plt+0xa6a0>
   63800:	mov	r0, r6
   63804:	bl	1f5a4 <fputs@plt+0xe500>
   63808:	mov	r1, r6
   6380c:	mov	r0, r4
   63810:	bl	1b744 <fputs@plt+0xa6a0>
   63814:	mov	r1, r5
   63818:	mov	r0, r4
   6381c:	bl	1becc <fputs@plt+0xae28>
   63820:	add	sp, sp, #44	; 0x2c
   63824:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63828:	ldr	r9, [r7, #12]
   6382c:	cmp	r9, #0
   63830:	bne	6351c <fputs@plt+0x52478>
   63834:	ldrsh	sl, [r7, #34]	; 0x22
   63838:	mov	fp, r9
   6383c:	b	63544 <fputs@plt+0x524a0>
   63840:	andeq	r7, r7, r4, lsl #2
   63844:	andeq	r7, r7, r2, lsr #2
   63848:	andeq	r7, r7, r6, asr #2
   6384c:	andeq	r7, r7, fp, asr r1
   63850:	strdeq	r7, [r7], -r8
   63854:	andeq	r7, r7, sp, ror lr
   63858:	andeq	r7, r7, r0, ror r1
   6385c:	andeq	r2, r7, r0, lsl #14
   63860:	andeq	r4, r7, r6, lsr pc
   63864:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63868:	sub	sp, sp, #140	; 0x8c
   6386c:	mov	r9, r0
   63870:	mov	r5, r1
   63874:	mov	r7, r2
   63878:	mov	r6, r3
   6387c:	ldr	sl, [r0]
   63880:	bl	265dc <fputs@plt+0x15538>
   63884:	subs	r4, r0, #0
   63888:	beq	638e4 <fputs@plt+0x52840>
   6388c:	ldrb	r3, [r4, #89]	; 0x59
   63890:	mov	r2, r7
   63894:	mov	r1, r5
   63898:	mov	r0, r9
   6389c:	orr	r3, r3, #8
   638a0:	strb	r3, [r4, #89]	; 0x59
   638a4:	mov	r3, #2
   638a8:	str	r3, [r9, #76]	; 0x4c
   638ac:	add	r3, sp, #88	; 0x58
   638b0:	bl	2f3d4 <fputs@plt+0x1e330>
   638b4:	subs	r3, r0, #0
   638b8:	str	r3, [sp, #32]
   638bc:	blt	638e4 <fputs@plt+0x52840>
   638c0:	cmp	r3, #1
   638c4:	ldr	r5, [sl, #16]
   638c8:	beq	638ec <fputs@plt+0x52848>
   638cc:	mov	r0, sl
   638d0:	ldr	r1, [sp, #88]	; 0x58
   638d4:	bl	1c908 <fputs@plt+0xb864>
   638d8:	subs	r3, r0, #0
   638dc:	str	r3, [sp, #44]	; 0x2c
   638e0:	bne	63900 <fputs@plt+0x5285c>
   638e4:	add	sp, sp, #140	; 0x8c
   638e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   638ec:	mov	r0, r9
   638f0:	bl	48cb8 <fputs@plt+0x37c14>
   638f4:	cmp	r0, #0
   638f8:	beq	638cc <fputs@plt+0x52828>
   638fc:	b	638e4 <fputs@plt+0x52840>
   63900:	ldr	r3, [sp, #176]	; 0xb0
   63904:	cmp	r3, #0
   63908:	beq	639d8 <fputs@plt+0x52934>
   6390c:	mov	r2, r6
   63910:	ldr	r1, [pc, #3972]	; 6489c <fputs@plt+0x537f8>
   63914:	mov	r0, sl
   63918:	bl	36660 <fputs@plt+0x255bc>
   6391c:	ldr	r3, [sp, #32]
   63920:	mov	fp, r0
   63924:	mov	r1, #19
   63928:	mov	r0, r9
   6392c:	ldr	r2, [sp, #44]	; 0x2c
   63930:	lsl	r3, r3, #4
   63934:	add	r6, r5, r3
   63938:	str	r3, [sp, #52]	; 0x34
   6393c:	ldr	r3, [r7, #4]
   63940:	cmp	r3, #0
   63944:	ldrne	r3, [sp, #32]
   63948:	ldrne	r3, [r5, r3, lsl #4]
   6394c:	str	r3, [sp, #36]	; 0x24
   63950:	ldr	r3, [sp, #36]	; 0x24
   63954:	str	r3, [sp]
   63958:	mov	r3, fp
   6395c:	bl	2f298 <fputs@plt+0x1e1f4>
   63960:	subs	r3, r0, #0
   63964:	str	r3, [sp, #40]	; 0x28
   63968:	bne	639bc <fputs@plt+0x52918>
   6396c:	str	r3, [sp, #120]	; 0x78
   63970:	mov	r2, #14
   63974:	ldr	r1, [sp, #36]	; 0x24
   63978:	str	fp, [sp, #128]	; 0x80
   6397c:	ldr	r3, [sp, #44]	; 0x2c
   63980:	str	r3, [sp, #124]	; 0x7c
   63984:	mov	r3, r0
   63988:	mov	r0, sl
   6398c:	str	r3, [sp, #132]	; 0x84
   63990:	str	r3, [sl, #388]	; 0x184
   63994:	add	r3, sp, #120	; 0x78
   63998:	bl	47188 <fputs@plt+0x360e4>
   6399c:	subs	r5, r0, #0
   639a0:	bne	639e8 <fputs@plt+0x52944>
   639a4:	mov	r0, r4
   639a8:	ldr	r1, [pc, #3824]	; 648a0 <fputs@plt+0x537fc>
   639ac:	ldr	r2, [sp, #120]	; 0x78
   639b0:	bl	26b58 <fputs@plt+0x15ab4>
   639b4:	ldr	r0, [sp, #120]	; 0x78
   639b8:	bl	177ec <fputs@plt+0x6748>
   639bc:	mov	r0, sl
   639c0:	ldr	r1, [sp, #44]	; 0x2c
   639c4:	bl	1b744 <fputs@plt+0xa6a0>
   639c8:	mov	r1, fp
   639cc:	mov	r0, sl
   639d0:	bl	1b744 <fputs@plt+0xa6a0>
   639d4:	b	638e4 <fputs@plt+0x52840>
   639d8:	mov	r1, r6
   639dc:	mov	r0, sl
   639e0:	bl	1c908 <fputs@plt+0xb864>
   639e4:	b	6391c <fputs@plt+0x52878>
   639e8:	cmp	r5, #12
   639ec:	beq	63a24 <fputs@plt+0x52980>
   639f0:	ldr	r2, [sp, #120]	; 0x78
   639f4:	cmp	r2, #0
   639f8:	beq	63a10 <fputs@plt+0x5296c>
   639fc:	mov	r0, r9
   63a00:	ldr	r1, [pc, #3740]	; 648a4 <fputs@plt+0x53800>
   63a04:	bl	2f1dc <fputs@plt+0x1e138>
   63a08:	ldr	r0, [sp, #120]	; 0x78
   63a0c:	bl	177ec <fputs@plt+0x6748>
   63a10:	ldr	r3, [r9, #68]	; 0x44
   63a14:	str	r5, [r9, #12]
   63a18:	add	r3, r3, #1
   63a1c:	str	r3, [r9, #68]	; 0x44
   63a20:	b	639bc <fputs@plt+0x52918>
   63a24:	ldr	r3, [pc, #3888]	; 6495c <fputs@plt+0x538b8>
   63a28:	mov	r2, #57	; 0x39
   63a2c:	str	r5, [sp, #56]	; 0x38
   63a30:	ldr	r1, [sp, #40]	; 0x28
   63a34:	str	r2, [sp, #64]	; 0x40
   63a38:	ldr	r0, [sp, #44]	; 0x2c
   63a3c:	add	r8, r1, r2
   63a40:	ldr	r2, [sp, #56]	; 0x38
   63a44:	asr	r8, r8, #1
   63a48:	mla	r1, r2, r8, r3
   63a4c:	sub	r3, r1, #3344	; 0xd10
   63a50:	str	r3, [sp, #60]	; 0x3c
   63a54:	ldr	r3, [r1, #-3352]	; 0xfffff2e8
   63a58:	mov	r1, r3
   63a5c:	str	r3, [sp, #48]	; 0x30
   63a60:	bl	22ff0 <fputs@plt+0x11f4c>
   63a64:	subs	r5, r0, #0
   63a68:	beq	65dd4 <fputs@plt+0x54d30>
   63a6c:	addge	r1, r8, #1
   63a70:	ldr	r2, [sp, #64]	; 0x40
   63a74:	sublt	r2, r8, #1
   63a78:	strge	r1, [sp, #40]	; 0x28
   63a7c:	ldr	r1, [sp, #40]	; 0x28
   63a80:	ldr	r3, [pc, #3796]	; 6495c <fputs@plt+0x538b8>
   63a84:	cmp	r1, r2
   63a88:	ble	63a30 <fputs@plt+0x5298c>
   63a8c:	b	639bc <fputs@plt+0x52918>
   63a90:	mov	r0, r4
   63a94:	ldr	r1, [sp, #32]
   63a98:	bl	145ac <fputs@plt+0x3508>
   63a9c:	cmp	fp, #0
   63aa0:	bne	63aec <fputs@plt+0x52a48>
   63aa4:	ldr	r3, [pc, #3580]	; 648a8 <fputs@plt+0x53804>
   63aa8:	add	r2, sp, #104	; 0x68
   63aac:	mov	r1, #1
   63ab0:	str	r3, [sp, #104]	; 0x68
   63ab4:	bl	25b64 <fputs@plt+0x14ac0>
   63ab8:	ldr	r3, [r9, #76]	; 0x4c
   63abc:	mov	r1, #9
   63ac0:	mov	r0, r4
   63ac4:	ldr	r2, [pc, #3552]	; 648ac <fputs@plt+0x53808>
   63ac8:	add	r3, r3, #2
   63acc:	str	r3, [r9, #76]	; 0x4c
   63ad0:	bl	27694 <fputs@plt+0x165f0>
   63ad4:	ldr	r3, [sp, #32]
   63ad8:	str	r3, [r0, #4]
   63adc:	str	r3, [r0, #24]
   63ae0:	ldr	r3, [pc, #3528]	; 648b0 <fputs@plt+0x5380c>
   63ae4:	str	r3, [r0, #124]	; 0x7c
   63ae8:	b	639bc <fputs@plt+0x52918>
   63aec:	mov	r0, fp
   63af0:	bl	12f8c <fputs@plt+0x1ee8>
   63af4:	bl	13050 <fputs@plt+0x1fac>
   63af8:	mov	r5, r0
   63afc:	mov	r1, #0
   63b00:	ldr	r2, [sp, #32]
   63b04:	mov	r0, r9
   63b08:	bl	48fa8 <fputs@plt+0x37f04>
   63b0c:	mov	r3, #3
   63b10:	mov	r1, #52	; 0x34
   63b14:	str	r5, [sp]
   63b18:	mov	r0, r4
   63b1c:	ldr	r2, [sp, #32]
   63b20:	bl	2654c <fputs@plt+0x154a8>
   63b24:	ldr	r3, [r6, #12]
   63b28:	mov	r1, r5
   63b2c:	str	r5, [r3, #80]	; 0x50
   63b30:	ldr	r0, [r6, #4]
   63b34:	bl	208a4 <fputs@plt+0xf800>
   63b38:	b	639bc <fputs@plt+0x52918>
   63b3c:	cmp	fp, #0
   63b40:	ldr	r6, [r6, #4]
   63b44:	bne	63b6c <fputs@plt+0x52ac8>
   63b48:	cmp	r6, #0
   63b4c:	ldr	r1, [pc, #3424]	; 648b4 <fputs@plt+0x53810>
   63b50:	ldrne	r3, [r6, #4]
   63b54:	ldrne	r5, [r3, #32]
   63b58:	asr	r3, r5, #31
   63b5c:	mov	r2, r5
   63b60:	mov	r0, r4
   63b64:	bl	26ba4 <fputs@plt+0x15b00>
   63b68:	b	639bc <fputs@plt+0x52918>
   63b6c:	mov	r0, fp
   63b70:	bl	12f8c <fputs@plt+0x1ee8>
   63b74:	mov	r1, r0
   63b78:	mov	r3, #0
   63b7c:	mvn	r2, #0
   63b80:	mov	r0, r6
   63b84:	str	r1, [sl, #76]	; 0x4c
   63b88:	bl	1f290 <fputs@plt+0xe1ec>
   63b8c:	cmp	r0, #7
   63b90:	bne	639bc <fputs@plt+0x52918>
   63b94:	mov	r0, sl
   63b98:	bl	179f4 <fputs@plt+0x6950>
   63b9c:	b	639bc <fputs@plt+0x52918>
   63ba0:	cmp	fp, #0
   63ba4:	ldr	r6, [r6, #4]
   63ba8:	mvneq	r8, #0
   63bac:	beq	63bd0 <fputs@plt+0x52b2c>
   63bb0:	mov	r1, #0
   63bb4:	mov	r0, fp
   63bb8:	bl	233e4 <fputs@plt+0x12340>
   63bbc:	ldr	r3, [r7, #4]
   63bc0:	mov	r9, r0
   63bc4:	mov	r8, r0
   63bc8:	cmp	r3, #0
   63bcc:	beq	63c04 <fputs@plt+0x52b60>
   63bd0:	mov	r1, r8
   63bd4:	mov	r0, r6
   63bd8:	bl	1429c <fputs@plt+0x31f8>
   63bdc:	mov	r2, r0
   63be0:	asr	r3, r0, #31
   63be4:	ldr	r1, [pc, #3276]	; 648b8 <fputs@plt+0x53814>
   63be8:	b	63b60 <fputs@plt+0x52abc>
   63bec:	ldr	r3, [sl, #16]
   63bf0:	mov	r1, r9
   63bf4:	add	r3, r3, r5, lsl #4
   63bf8:	add	r5, r5, #1
   63bfc:	ldr	r0, [r3, #4]
   63c00:	bl	1429c <fputs@plt+0x31f8>
   63c04:	ldr	r3, [sl, #20]
   63c08:	cmp	r3, r5
   63c0c:	bgt	63bec <fputs@plt+0x52b48>
   63c10:	b	63bd0 <fputs@plt+0x52b2c>
   63c14:	mov	r0, r9
   63c18:	ldr	r1, [sp, #32]
   63c1c:	bl	48f58 <fputs@plt+0x37eb4>
   63c20:	ldr	r5, [r9, #76]	; 0x4c
   63c24:	ldr	r3, [sp, #44]	; 0x2c
   63c28:	add	r5, r5, #1
   63c2c:	str	r5, [r9, #76]	; 0x4c
   63c30:	ldrb	r2, [r3]
   63c34:	ldr	r3, [pc, #3408]	; 6498c <fputs@plt+0x538e8>
   63c38:	add	r3, r3, r2
   63c3c:	ldrb	r3, [r3, #64]	; 0x40
   63c40:	cmp	r3, #112	; 0x70
   63c44:	bne	63c9c <fputs@plt+0x52bf8>
   63c48:	mov	r3, r5
   63c4c:	mov	r1, #156	; 0x9c
   63c50:	ldr	r2, [sp, #32]
   63c54:	mov	r0, r4
   63c58:	bl	26ab4 <fputs@plt+0x15a10>
   63c5c:	mov	r2, r5
   63c60:	mov	r3, #1
   63c64:	mov	r1, #33	; 0x21
   63c68:	mov	r0, r4
   63c6c:	bl	26ab4 <fputs@plt+0x15a10>
   63c70:	mov	r0, r4
   63c74:	mov	r1, #1
   63c78:	bl	1dad8 <fputs@plt+0xca34>
   63c7c:	mvn	r3, #0
   63c80:	mov	r2, #0
   63c84:	mov	r1, r2
   63c88:	mov	r0, r4
   63c8c:	str	r3, [sp]
   63c90:	ldr	r3, [sp, #44]	; 0x2c
   63c94:	bl	25b1c <fputs@plt+0x14a78>
   63c98:	b	639bc <fputs@plt+0x52918>
   63c9c:	mov	r0, fp
   63ca0:	bl	12f8c <fputs@plt+0x1ee8>
   63ca4:	bl	13050 <fputs@plt+0x1fac>
   63ca8:	mov	r3, r5
   63cac:	mov	r1, #157	; 0x9d
   63cb0:	str	r0, [sp]
   63cb4:	mov	r0, r4
   63cb8:	ldr	r2, [sp, #32]
   63cbc:	bl	2654c <fputs@plt+0x154a8>
   63cc0:	b	63c5c <fputs@plt+0x52bb8>
   63cc4:	cmp	fp, #0
   63cc8:	mvneq	r2, #0
   63ccc:	beq	63d00 <fputs@plt+0x52c5c>
   63cd0:	ldr	r1, [pc, #3044]	; 648bc <fputs@plt+0x53818>
   63cd4:	mov	r0, fp
   63cd8:	bl	1233c <fputs@plt+0x1298>
   63cdc:	cmp	r0, #0
   63ce0:	moveq	r2, #1
   63ce4:	beq	63d00 <fputs@plt+0x52c5c>
   63ce8:	ldr	r1, [pc, #3024]	; 648c0 <fputs@plt+0x5381c>
   63cec:	mov	r0, fp
   63cf0:	bl	1233c <fputs@plt+0x1298>
   63cf4:	adds	r0, r0, #0
   63cf8:	movne	r0, #1
   63cfc:	rsb	r2, r0, #0
   63d00:	ldr	r3, [r7, #4]
   63d04:	cmp	r3, #0
   63d08:	bne	63d50 <fputs@plt+0x52cac>
   63d0c:	cmn	r2, #1
   63d10:	ldrbeq	r0, [sl, #71]	; 0x47
   63d14:	beq	63d64 <fputs@plt+0x52cc0>
   63d18:	mov	r5, #2
   63d1c:	b	63d40 <fputs@plt+0x52c9c>
   63d20:	ldr	r3, [sl, #16]
   63d24:	mov	r1, r2
   63d28:	add	r3, r3, r5, lsl #4
   63d2c:	add	r5, r5, #1
   63d30:	ldr	r3, [r3, #4]
   63d34:	ldr	r3, [r3, #4]
   63d38:	ldr	r0, [r3]
   63d3c:	bl	13e04 <fputs@plt+0x2d60>
   63d40:	ldr	r3, [sl, #20]
   63d44:	cmp	r3, r5
   63d48:	bgt	63d20 <fputs@plt+0x52c7c>
   63d4c:	strb	r2, [sl, #71]	; 0x47
   63d50:	ldr	r3, [r6, #4]
   63d54:	mov	r1, r2
   63d58:	ldr	r3, [r3, #4]
   63d5c:	ldr	r0, [r3]
   63d60:	bl	13e04 <fputs@plt+0x2d60>
   63d64:	ldr	r3, [pc, #2896]	; 648bc <fputs@plt+0x53818>
   63d68:	cmp	r0, #1
   63d6c:	ldr	r1, [pc, #2896]	; 648c4 <fputs@plt+0x53820>
   63d70:	ldr	r2, [pc, #2888]	; 648c0 <fputs@plt+0x5381c>
   63d74:	moveq	r2, r3
   63d78:	mov	r0, r4
   63d7c:	bl	26b58 <fputs@plt+0x15ab4>
   63d80:	b	639bc <fputs@plt+0x52918>
   63d84:	ldr	r3, [pc, #2876]	; 648c8 <fputs@plt+0x53824>
   63d88:	add	r2, sp, #104	; 0x68
   63d8c:	mov	r1, #1
   63d90:	mov	r0, r4
   63d94:	str	r3, [sp, #104]	; 0x68
   63d98:	bl	25b64 <fputs@plt+0x14ac0>
   63d9c:	cmp	fp, #0
   63da0:	beq	63de4 <fputs@plt+0x52d40>
   63da4:	ldr	r5, [pc, #2848]	; 648cc <fputs@plt+0x53828>
   63da8:	mov	r0, fp
   63dac:	mov	r6, #0
   63db0:	bl	15c88 <fputs@plt+0x4be4>
   63db4:	mov	r8, r0
   63db8:	ldr	r1, [r5], #4
   63dbc:	cmp	r1, #0
   63dc0:	beq	63de4 <fputs@plt+0x52d40>
   63dc4:	mov	r2, r8
   63dc8:	mov	r0, fp
   63dcc:	bl	23104 <fputs@plt+0x12060>
   63dd0:	cmp	r0, #0
   63dd4:	beq	63dfc <fputs@plt+0x52d58>
   63dd8:	add	r6, r6, #1
   63ddc:	cmp	r6, #6
   63de0:	bne	63db8 <fputs@plt+0x52d14>
   63de4:	ldr	r3, [r7, #4]
   63de8:	mvn	r6, #0
   63dec:	cmp	r3, #0
   63df0:	moveq	r2, #1
   63df4:	streq	r3, [sp, #32]
   63df8:	streq	r2, [r7, #4]
   63dfc:	ldr	r5, [sl, #20]
   63e00:	sub	r5, r5, #1
   63e04:	cmp	r5, #0
   63e08:	bge	63e24 <fputs@plt+0x52d80>
   63e0c:	mov	r3, #1
   63e10:	mov	r2, r3
   63e14:	mov	r1, #33	; 0x21
   63e18:	mov	r0, r4
   63e1c:	bl	26ab4 <fputs@plt+0x15a10>
   63e20:	b	639bc <fputs@plt+0x52918>
   63e24:	ldr	r3, [sl, #16]
   63e28:	add	r3, r3, r5, lsl #4
   63e2c:	ldr	r3, [r3, #4]
   63e30:	cmp	r3, #0
   63e34:	beq	63e00 <fputs@plt+0x52d5c>
   63e38:	ldr	r3, [sp, #32]
   63e3c:	cmp	r3, r5
   63e40:	beq	63e50 <fputs@plt+0x52dac>
   63e44:	ldr	r3, [r7, #4]
   63e48:	cmp	r3, #0
   63e4c:	bne	63e00 <fputs@plt+0x52d5c>
   63e50:	mov	r1, r5
   63e54:	mov	r0, r4
   63e58:	bl	145ac <fputs@plt+0x3508>
   63e5c:	mov	r3, #1
   63e60:	mov	r2, r5
   63e64:	str	r6, [sp]
   63e68:	mov	r1, #9
   63e6c:	bl	2654c <fputs@plt+0x154a8>
   63e70:	b	63e00 <fputs@plt+0x52d5c>
   63e74:	ldr	r3, [r6, #4]
   63e78:	mvn	r2, #1
   63e7c:	cmp	fp, #0
   63e80:	ldr	r3, [r3, #4]
   63e84:	ldr	r5, [r3]
   63e88:	mvn	r3, #0
   63e8c:	strd	r2, [sp, #104]	; 0x68
   63e90:	beq	63eb8 <fputs@plt+0x52e14>
   63e94:	add	r1, sp, #104	; 0x68
   63e98:	mov	r0, fp
   63e9c:	bl	1a6e8 <fputs@plt+0x9644>
   63ea0:	ldrd	r2, [sp, #104]	; 0x68
   63ea4:	mvn	r0, #0
   63ea8:	mvn	r1, #0
   63eac:	cmp	r2, r0
   63eb0:	sbcs	r3, r3, r1
   63eb4:	strdlt	r0, [sp, #104]	; 0x68
   63eb8:	ldrd	r2, [sp, #104]	; 0x68
   63ebc:	mvn	r0, #0
   63ec0:	mvn	r1, #0
   63ec4:	cmp	r2, r0
   63ec8:	sbcs	r1, r3, r1
   63ecc:	blt	63ee0 <fputs@plt+0x52e3c>
   63ed0:	ldr	r1, [r5, #216]	; 0xd8
   63ed4:	strd	r2, [r5, #168]	; 0xa8
   63ed8:	cmp	r1, #0
   63edc:	strdne	r2, [r1, #16]
   63ee0:	ldrd	r2, [r5, #168]	; 0xa8
   63ee4:	ldr	r1, [pc, #2532]	; 648d0 <fputs@plt+0x5382c>
   63ee8:	strd	r2, [sp, #104]	; 0x68
   63eec:	b	63b60 <fputs@plt+0x52abc>
   63ef0:	cmp	fp, #0
   63ef4:	ldr	r6, [r6, #4]
   63ef8:	bne	63f14 <fputs@plt+0x52e70>
   63efc:	mov	r0, r6
   63f00:	bl	14328 <fputs@plt+0x3284>
   63f04:	mov	r2, r0
   63f08:	asr	r3, r0, #31
   63f0c:	ldr	r1, [pc, #2496]	; 648d4 <fputs@plt+0x53830>
   63f10:	b	63b60 <fputs@plt+0x52abc>
   63f14:	ldr	r1, [pc, #2492]	; 648d8 <fputs@plt+0x53834>
   63f18:	mov	r0, fp
   63f1c:	bl	1233c <fputs@plt+0x1298>
   63f20:	cmp	r0, #0
   63f24:	beq	63f6c <fputs@plt+0x52ec8>
   63f28:	ldr	r1, [pc, #2476]	; 648dc <fputs@plt+0x53838>
   63f2c:	mov	r0, fp
   63f30:	bl	1233c <fputs@plt+0x1298>
   63f34:	cmp	r0, #0
   63f38:	moveq	r5, #1
   63f3c:	beq	63f70 <fputs@plt+0x52ecc>
   63f40:	ldr	r1, [pc, #2456]	; 648e0 <fputs@plt+0x5383c>
   63f44:	mov	r0, fp
   63f48:	bl	1233c <fputs@plt+0x1298>
   63f4c:	cmp	r0, #0
   63f50:	moveq	r5, #2
   63f54:	beq	63f70 <fputs@plt+0x52ecc>
   63f58:	mov	r0, fp
   63f5c:	bl	12f8c <fputs@plt+0x1ee8>
   63f60:	cmp	r0, #2
   63f64:	mov	r5, r0
   63f68:	bls	63f70 <fputs@plt+0x52ecc>
   63f6c:	mov	r5, #0
   63f70:	mov	r1, r5
   63f74:	mov	r0, r6
   63f78:	strb	r5, [sl, #72]	; 0x48
   63f7c:	bl	142d8 <fputs@plt+0x3234>
   63f80:	cmp	r0, #0
   63f84:	bne	639bc <fputs@plt+0x52918>
   63f88:	sub	r5, r5, #1
   63f8c:	cmp	r5, #1
   63f90:	bhi	639bc <fputs@plt+0x52918>
   63f94:	ldr	r6, [r4, #32]
   63f98:	mov	r1, #5
   63f9c:	mov	r0, r4
   63fa0:	ldr	r2, [pc, #2364]	; 648e4 <fputs@plt+0x53840>
   63fa4:	bl	27694 <fputs@plt+0x165f0>
   63fa8:	ldr	r3, [sp, #32]
   63fac:	add	r6, r6, #4
   63fb0:	mov	r1, r3
   63fb4:	str	r3, [r0, #4]
   63fb8:	str	r3, [r0, #24]
   63fbc:	str	r6, [r0, #48]	; 0x30
   63fc0:	str	r3, [r0, #84]	; 0x54
   63fc4:	str	r5, [r0, #92]	; 0x5c
   63fc8:	mov	r0, r4
   63fcc:	bl	145ac <fputs@plt+0x3508>
   63fd0:	b	639bc <fputs@plt+0x52918>
   63fd4:	cmp	fp, #0
   63fd8:	bne	64064 <fputs@plt+0x52fc0>
   63fdc:	mvn	r3, #-2147483648	; 0x80000000
   63fe0:	str	r3, [sp, #104]	; 0x68
   63fe4:	mov	r0, r9
   63fe8:	mov	r1, #0
   63fec:	ldr	r2, [sp, #32]
   63ff0:	bl	48fa8 <fputs@plt+0x37f04>
   63ff4:	mov	r3, #1
   63ff8:	mov	r1, #22
   63ffc:	ldr	r2, [sp, #104]	; 0x68
   64000:	mov	r0, r4
   64004:	bl	26ab4 <fputs@plt+0x15a10>
   64008:	mov	r1, #146	; 0x92
   6400c:	mov	r0, r4
   64010:	ldr	r2, [sp, #32]
   64014:	bl	26a50 <fputs@plt+0x159ac>
   64018:	mov	r5, r0
   6401c:	mov	r2, #1
   64020:	mov	r1, #33	; 0x21
   64024:	mov	r0, r4
   64028:	bl	26a50 <fputs@plt+0x159ac>
   6402c:	mvn	r3, #0
   64030:	mov	r2, #1
   64034:	mov	r1, #37	; 0x25
   64038:	mov	r0, r4
   6403c:	bl	26ab4 <fputs@plt+0x15a10>
   64040:	mov	r3, r5
   64044:	mov	r2, #1
   64048:	mov	r1, #138	; 0x8a
   6404c:	mov	r0, r4
   64050:	bl	26ab4 <fputs@plt+0x15a10>
   64054:	mov	r1, r5
   64058:	mov	r0, r4
   6405c:	bl	1b664 <fputs@plt+0xa5c0>
   64060:	b	639bc <fputs@plt+0x52918>
   64064:	add	r1, sp, #104	; 0x68
   64068:	mov	r0, fp
   6406c:	bl	12e40 <fputs@plt+0x1d9c>
   64070:	cmp	r0, #0
   64074:	beq	63fdc <fputs@plt+0x52f38>
   64078:	ldr	r3, [sp, #104]	; 0x68
   6407c:	cmp	r3, #0
   64080:	bgt	63fe4 <fputs@plt+0x52f40>
   64084:	b	63fdc <fputs@plt+0x52f38>
   64088:	cmp	fp, #0
   6408c:	bne	640a4 <fputs@plt+0x53000>
   64090:	ldr	r3, [r6, #12]
   64094:	ldr	r1, [pc, #2060]	; 648a8 <fputs@plt+0x53804>
   64098:	ldr	r2, [r3, #80]	; 0x50
   6409c:	asr	r3, r2, #31
   640a0:	b	63b60 <fputs@plt+0x52abc>
   640a4:	mov	r0, fp
   640a8:	bl	12f8c <fputs@plt+0x1ee8>
   640ac:	ldr	r3, [r6, #12]
   640b0:	mov	r1, r0
   640b4:	str	r0, [r3, #80]	; 0x50
   640b8:	b	63b30 <fputs@plt+0x52a8c>
   640bc:	cmp	fp, #0
   640c0:	bne	6410c <fputs@plt+0x53068>
   640c4:	ldr	r3, [sl, #24]
   640c8:	tst	r3, #32
   640cc:	moveq	r2, #0
   640d0:	moveq	r3, #0
   640d4:	beq	64104 <fputs@plt+0x53060>
   640d8:	ldr	r2, [r6, #4]
   640dc:	ldrd	r2, [r2]
   640e0:	str	r2, [r3, #4]
   640e4:	ldr	r3, [r3]
   640e8:	ldr	r5, [r3, #212]	; 0xd4
   640ec:	mov	r0, r5
   640f0:	bl	135c8 <fputs@plt+0x2524>
   640f4:	ldr	r2, [r5, #20]
   640f8:	cmp	r0, r2
   640fc:	movge	r2, r0
   64100:	asr	r3, r2, #31
   64104:	ldr	r1, [pc, #2012]	; 648e8 <fputs@plt+0x53844>
   64108:	b	63b60 <fputs@plt+0x52abc>
   6410c:	mov	r3, #1
   64110:	add	r1, sp, #104	; 0x68
   64114:	mov	r0, fp
   64118:	str	r3, [sp, #104]	; 0x68
   6411c:	bl	12e40 <fputs@plt+0x1d9c>
   64120:	cmp	r0, #0
   64124:	beq	64168 <fputs@plt+0x530c4>
   64128:	ldr	r2, [r6, #4]
   6412c:	ldr	r0, [sp, #104]	; 0x68
   64130:	ldrd	r2, [r2]
   64134:	cmp	r0, #0
   64138:	str	r2, [r3, #4]
   6413c:	beq	64168 <fputs@plt+0x530c4>
   64140:	ldr	r3, [r3]
   64144:	ldr	r4, [r3, #212]	; 0xd4
   64148:	bge	64164 <fputs@plt+0x530c0>
   6414c:	ldrd	r2, [r4, #24]
   64150:	ldr	r1, [pc, #1940]	; 648ec <fputs@plt+0x53848>
   64154:	add	r2, r2, r3
   64158:	asr	r3, r2, #31
   6415c:	smull	r0, r1, r0, r1
   64160:	bl	6eed8 <fputs@plt+0x5de34>
   64164:	str	r0, [r4, #20]
   64168:	ldr	r1, [sp, #104]	; 0x68
   6416c:	mov	r0, fp
   64170:	adds	r1, r1, #0
   64174:	movne	r1, #1
   64178:	bl	233e4 <fputs@plt+0x12340>
   6417c:	ldr	r3, [sl, #24]
   64180:	cmp	r0, #0
   64184:	orrne	r3, r3, #32
   64188:	biceq	r3, r3, #32
   6418c:	str	r3, [sl, #24]
   64190:	mov	r0, sl
   64194:	bl	1b684 <fputs@plt+0xa5e0>
   64198:	b	639bc <fputs@plt+0x52918>
   6419c:	cmp	fp, #0
   641a0:	bne	641d8 <fputs@plt+0x53134>
   641a4:	mvn	r2, #0
   641a8:	mvn	r3, #0
   641ac:	ldr	r1, [sp, #36]	; 0x24
   641b0:	mov	r0, sl
   641b4:	strd	r2, [sp, #104]	; 0x68
   641b8:	add	r3, sp, #104	; 0x68
   641bc:	mov	r2, #18
   641c0:	bl	47188 <fputs@plt+0x360e4>
   641c4:	cmp	r0, #0
   641c8:	bne	64268 <fputs@plt+0x531c4>
   641cc:	ldr	r1, [pc, #1820]	; 648f0 <fputs@plt+0x5384c>
   641d0:	ldrd	r2, [sp, #104]	; 0x68
   641d4:	b	63b60 <fputs@plt+0x52abc>
   641d8:	add	r1, sp, #104	; 0x68
   641dc:	mov	r0, fp
   641e0:	bl	1a6e8 <fputs@plt+0x9644>
   641e4:	ldrd	r2, [sp, #104]	; 0x68
   641e8:	ldr	r5, [sl, #20]
   641ec:	cmp	r2, #0
   641f0:	sbcs	r3, r3, #0
   641f4:	ldrlt	r3, [pc, #1784]	; 648f4 <fputs@plt+0x53850>
   641f8:	ldrdlt	r2, [r3, #176]	; 0xb0
   641fc:	strdlt	r2, [sp, #104]	; 0x68
   64200:	ldr	r3, [r7, #4]
   64204:	cmp	r3, #0
   64208:	ldrdeq	r2, [sp, #104]	; 0x68
   6420c:	strdeq	r2, [sl, #40]	; 0x28
   64210:	sub	r5, r5, #1
   64214:	cmp	r5, #0
   64218:	blt	641a4 <fputs@plt+0x53100>
   6421c:	ldr	r3, [sl, #16]
   64220:	add	r3, r3, r5, lsl #4
   64224:	ldr	r1, [r3, #4]
   64228:	cmp	r1, #0
   6422c:	beq	64210 <fputs@plt+0x5316c>
   64230:	ldr	r3, [sp, #32]
   64234:	cmp	r5, r3
   64238:	beq	64248 <fputs@plt+0x531a4>
   6423c:	ldr	r3, [r7, #4]
   64240:	cmp	r3, #0
   64244:	bne	64210 <fputs@plt+0x5316c>
   64248:	ldr	r0, [r1, #4]
   6424c:	ldr	r1, [r1]
   64250:	ldrd	r2, [sp, #104]	; 0x68
   64254:	str	r1, [r0, #4]
   64258:	ldr	r0, [r0]
   6425c:	strd	r2, [r0, #136]	; 0x88
   64260:	bl	13a58 <fputs@plt+0x29b4>
   64264:	b	64210 <fputs@plt+0x5316c>
   64268:	cmp	r0, #12
   6426c:	beq	639bc <fputs@plt+0x52918>
   64270:	ldr	r3, [r9, #68]	; 0x44
   64274:	str	r0, [r9, #12]
   64278:	add	r3, r3, #1
   6427c:	str	r3, [r9, #68]	; 0x44
   64280:	b	639bc <fputs@plt+0x52918>
   64284:	cmp	fp, #0
   64288:	bne	6429c <fputs@plt+0x531f8>
   6428c:	ldrb	r2, [sl, #68]	; 0x44
   64290:	mov	r3, #0
   64294:	ldr	r1, [pc, #1628]	; 648f8 <fputs@plt+0x53854>
   64298:	b	63b60 <fputs@plt+0x52abc>
   6429c:	ldrb	r3, [fp]
   642a0:	sub	r3, r3, #48	; 0x30
   642a4:	uxtb	r2, r3
   642a8:	cmp	r2, #2
   642ac:	movls	r5, r3
   642b0:	bls	642e0 <fputs@plt+0x5323c>
   642b4:	ldr	r1, [pc, #1600]	; 648fc <fputs@plt+0x53858>
   642b8:	mov	r0, fp
   642bc:	bl	1233c <fputs@plt+0x1298>
   642c0:	cmp	r0, #0
   642c4:	moveq	r5, #1
   642c8:	beq	642e0 <fputs@plt+0x5323c>
   642cc:	ldr	r1, [pc, #1580]	; 64900 <fputs@plt+0x5385c>
   642d0:	mov	r0, fp
   642d4:	bl	1233c <fputs@plt+0x1298>
   642d8:	cmp	r0, #0
   642dc:	moveq	r5, #2
   642e0:	ldr	r4, [r9]
   642e4:	ldrb	r3, [r4, #68]	; 0x44
   642e8:	cmp	r3, r5
   642ec:	beq	639bc <fputs@plt+0x52918>
   642f0:	mov	r0, r9
   642f4:	bl	4515c <fputs@plt+0x340b8>
   642f8:	cmp	r0, #0
   642fc:	strbeq	r5, [r4, #68]	; 0x44
   64300:	b	639bc <fputs@plt+0x52918>
   64304:	cmp	fp, #0
   64308:	bne	6431c <fputs@plt+0x53278>
   6430c:	ldr	r3, [pc, #1520]	; 64904 <fputs@plt+0x53860>
   64310:	ldr	r1, [pc, #1520]	; 64908 <fputs@plt+0x53864>
   64314:	ldr	r2, [r3, #616]	; 0x268
   64318:	b	63d78 <fputs@plt+0x52cd4>
   6431c:	ldrb	r3, [fp]
   64320:	cmp	r3, #0
   64324:	beq	64360 <fputs@plt+0x532bc>
   64328:	add	r3, sp, #104	; 0x68
   6432c:	mov	r2, #1
   64330:	ldr	r0, [sl]
   64334:	mov	r1, fp
   64338:	bl	120ac <fputs@plt+0x1008>
   6433c:	cmp	r0, #0
   64340:	bne	64350 <fputs@plt+0x532ac>
   64344:	ldr	r3, [sp, #104]	; 0x68
   64348:	cmp	r3, #0
   6434c:	bne	64360 <fputs@plt+0x532bc>
   64350:	ldr	r1, [pc, #1460]	; 6490c <fputs@plt+0x53868>
   64354:	mov	r0, r9
   64358:	bl	2f1dc <fputs@plt+0x1e138>
   6435c:	b	639bc <fputs@plt+0x52918>
   64360:	ldrb	r3, [sl, #68]	; 0x44
   64364:	cmp	r3, #1
   64368:	bhi	64374 <fputs@plt+0x532d0>
   6436c:	mov	r0, r9
   64370:	bl	4515c <fputs@plt+0x340b8>
   64374:	ldr	r4, [pc, #1416]	; 64904 <fputs@plt+0x53860>
   64378:	ldr	r0, [r4, #616]	; 0x268
   6437c:	bl	177ec <fputs@plt+0x6748>
   64380:	ldrb	r3, [fp]
   64384:	cmp	r3, #0
   64388:	streq	r3, [r4, #616]	; 0x268
   6438c:	beq	639bc <fputs@plt+0x52918>
   64390:	mov	r1, fp
   64394:	ldr	r0, [pc, #1288]	; 648a4 <fputs@plt+0x53800>
   64398:	bl	38ec8 <fputs@plt+0x27e24>
   6439c:	str	r0, [r4, #616]	; 0x268
   643a0:	b	639bc <fputs@plt+0x52918>
   643a4:	cmp	fp, #0
   643a8:	bne	643c0 <fputs@plt+0x5331c>
   643ac:	ldrb	r2, [r6, #8]
   643b0:	ldr	r1, [pc, #1368]	; 64910 <fputs@plt+0x5386c>
   643b4:	sub	r2, r2, #1
   643b8:	asr	r3, r2, #31
   643bc:	b	63b60 <fputs@plt+0x52abc>
   643c0:	ldrb	r3, [sl, #67]	; 0x43
   643c4:	cmp	r3, #0
   643c8:	ldreq	r1, [pc, #1348]	; 64914 <fputs@plt+0x53870>
   643cc:	beq	64354 <fputs@plt+0x532b0>
   643d0:	mov	r2, #1
   643d4:	mov	r1, #0
   643d8:	mov	r0, fp
   643dc:	bl	23338 <fputs@plt+0x12294>
   643e0:	add	r0, r0, #1
   643e4:	mov	r3, #1
   643e8:	ands	r0, r0, #7
   643ec:	moveq	r0, #1
   643f0:	strb	r0, [r6, #8]
   643f4:	strb	r3, [r6, #9]
   643f8:	b	64190 <fputs@plt+0x530ec>
   643fc:	ldr	r2, [sp, #56]	; 0x38
   64400:	cmp	fp, #0
   64404:	mla	r8, r3, r8, r2
   64408:	ldr	r5, [r8, #-3344]	; 0xfffff2f0
   6440c:	bne	6442c <fputs@plt+0x53388>
   64410:	ldr	r3, [sl, #24]
   64414:	ldr	r1, [sp, #48]	; 0x30
   64418:	tst	r5, r3
   6441c:	mov	r3, fp
   64420:	movne	r2, #1
   64424:	moveq	r2, #0
   64428:	b	63b60 <fputs@plt+0x52abc>
   6442c:	ldrb	r3, [sl, #67]	; 0x43
   64430:	mov	r1, #0
   64434:	mov	r0, fp
   64438:	cmp	r3, #0
   6443c:	biceq	r5, r5, #524288	; 0x80000
   64440:	bl	233e4 <fputs@plt+0x12340>
   64444:	ldr	r3, [sl, #24]
   64448:	cmp	r0, #0
   6444c:	orrne	r5, r3, r5
   64450:	strne	r5, [sl, #24]
   64454:	bne	64474 <fputs@plt+0x533d0>
   64458:	bic	r3, r3, r5
   6445c:	cmp	r5, #16777216	; 0x1000000
   64460:	moveq	r0, #0
   64464:	moveq	r1, #0
   64468:	str	r3, [sl, #24]
   6446c:	addeq	r3, sl, #448	; 0x1c0
   64470:	strdeq	r0, [r3]
   64474:	mov	r3, #0
   64478:	mov	r1, #147	; 0x93
   6447c:	mov	r2, r3
   64480:	mov	r0, r4
   64484:	bl	26ab4 <fputs@plt+0x15a10>
   64488:	b	64190 <fputs@plt+0x530ec>
   6448c:	cmp	fp, #0
   64490:	beq	639bc <fputs@plt+0x52918>
   64494:	mov	r1, fp
   64498:	mov	r0, sl
   6449c:	ldr	r2, [sp, #36]	; 0x24
   644a0:	bl	14a3c <fputs@plt+0x3998>
   644a4:	subs	r8, r0, #0
   644a8:	beq	639bc <fputs@plt+0x52918>
   644ac:	mov	r5, #6
   644b0:	ldr	r0, [r8, #8]
   644b4:	bl	19588 <fputs@plt+0x84e4>
   644b8:	str	r0, [sp, #36]	; 0x24
   644bc:	mov	r0, r9
   644c0:	str	r5, [r9, #76]	; 0x4c
   644c4:	ldr	r1, [sp, #32]
   644c8:	bl	48f58 <fputs@plt+0x37eb4>
   644cc:	ldr	r2, [pc, #1092]	; 64918 <fputs@plt+0x53874>
   644d0:	mov	r1, r5
   644d4:	mov	r0, r4
   644d8:	bl	25b64 <fputs@plt+0x14ac0>
   644dc:	mov	r0, r9
   644e0:	mov	r1, r8
   644e4:	bl	463a4 <fputs@plt+0x35300>
   644e8:	ldr	r6, [r8, #4]
   644ec:	mov	r9, #0
   644f0:	mov	r7, r9
   644f4:	ldrsh	r2, [r8, #34]	; 0x22
   644f8:	cmp	r2, r7
   644fc:	ble	639bc <fputs@plt+0x52918>
   64500:	ldrb	r5, [r6, #15]
   64504:	tst	r5, #2
   64508:	addne	r9, r9, #1
   6450c:	bne	645c0 <fputs@plt+0x5351c>
   64510:	ands	r5, r5, #1
   64514:	beq	64550 <fputs@plt+0x534ac>
   64518:	ldr	r3, [sp, #36]	; 0x24
   6451c:	cmp	r3, #0
   64520:	ldrne	r3, [r3, #4]
   64524:	movne	r5, #1
   64528:	subne	r3, r3, #2
   6452c:	bne	64544 <fputs@plt+0x534a0>
   64530:	mov	r5, #1
   64534:	b	64550 <fputs@plt+0x534ac>
   64538:	add	r5, r5, #1
   6453c:	cmp	r2, r5
   64540:	blt	64550 <fputs@plt+0x534ac>
   64544:	ldrsh	r1, [r3, #2]!
   64548:	cmp	r1, r7
   6454c:	bne	64538 <fputs@plt+0x53494>
   64550:	ldr	r2, [r6]
   64554:	sub	r3, r7, r9
   64558:	mov	r0, r6
   6455c:	ldr	r1, [pc, #1000]	; 6494c <fputs@plt+0x538a8>
   64560:	str	r2, [sp, #32]
   64564:	str	r3, [sp, #40]	; 0x28
   64568:	bl	1a1f0 <fputs@plt+0x914c>
   6456c:	ldrb	ip, [r6, #12]
   64570:	ldr	r1, [r6, #4]
   64574:	ldr	r2, [sp, #32]
   64578:	adds	ip, ip, #0
   6457c:	movne	ip, #1
   64580:	ldr	r3, [sp, #40]	; 0x28
   64584:	cmp	r1, #0
   64588:	ldrne	r1, [r1, #8]
   6458c:	str	r2, [sp]
   64590:	ldr	r2, [pc, #900]	; 6491c <fputs@plt+0x53878>
   64594:	stmib	sp, {r0, ip}
   64598:	mov	r0, r4
   6459c:	str	r1, [sp, #12]
   645a0:	mov	r1, #1
   645a4:	str	r5, [sp, #16]
   645a8:	bl	26acc <fputs@plt+0x15a28>
   645ac:	mov	r3, #6
   645b0:	mov	r2, #1
   645b4:	mov	r1, #33	; 0x21
   645b8:	mov	r0, r4
   645bc:	bl	26ab4 <fputs@plt+0x15a10>
   645c0:	add	r7, r7, #1
   645c4:	add	r6, r6, #16
   645c8:	b	644f4 <fputs@plt+0x53450>
   645cc:	mov	r0, r9
   645d0:	mov	r4, #4
   645d4:	ldr	r8, [pc, #836]	; 64920 <fputs@plt+0x5387c>
   645d8:	bl	265dc <fputs@plt+0x15538>
   645dc:	mov	r5, r0
   645e0:	mov	r0, r9
   645e4:	str	r4, [r9, #76]	; 0x4c
   645e8:	ldr	r1, [sp, #32]
   645ec:	mov	r7, #0
   645f0:	bl	48f58 <fputs@plt+0x37eb4>
   645f4:	ldr	r2, [pc, #808]	; 64924 <fputs@plt+0x53880>
   645f8:	mov	r1, r4
   645fc:	mov	r0, r5
   64600:	bl	25b64 <fputs@plt+0x14ac0>
   64604:	ldr	r3, [r6, #12]
   64608:	ldr	r9, [pc, #792]	; 64928 <fputs@plt+0x53884>
   6460c:	ldr	r6, [r3, #16]
   64610:	cmp	r6, #0
   64614:	beq	639bc <fputs@plt+0x52918>
   64618:	ldr	r4, [r6, #8]
   6461c:	mov	r2, r8
   64620:	mov	r1, #1
   64624:	mov	r0, r5
   64628:	ldrsh	r3, [r4, #38]	; 0x26
   6462c:	str	r3, [sp, #8]
   64630:	ldrsh	r3, [r4, #40]	; 0x28
   64634:	str	r7, [sp]
   64638:	str	r3, [sp, #4]
   6463c:	ldr	r3, [r4]
   64640:	bl	26acc <fputs@plt+0x15a28>
   64644:	mov	r3, #4
   64648:	mov	r2, #1
   6464c:	mov	r1, #33	; 0x21
   64650:	mov	r0, r5
   64654:	bl	26ab4 <fputs@plt+0x15a10>
   64658:	ldr	r4, [r4, #8]
   6465c:	cmp	r4, #0
   64660:	ldreq	r6, [r6]
   64664:	beq	64610 <fputs@plt+0x5356c>
   64668:	ldr	r3, [r4, #8]
   6466c:	mov	r2, r9
   64670:	mov	r1, #2
   64674:	mov	r0, r5
   64678:	ldrsh	r3, [r3]
   6467c:	str	r3, [sp, #4]
   64680:	ldrsh	r3, [r4, #48]	; 0x30
   64684:	str	r3, [sp]
   64688:	ldr	r3, [r4]
   6468c:	bl	26acc <fputs@plt+0x15a28>
   64690:	mov	r3, #4
   64694:	mov	r2, #1
   64698:	mov	r1, #33	; 0x21
   6469c:	mov	r0, r5
   646a0:	bl	26ab4 <fputs@plt+0x15a10>
   646a4:	ldr	r4, [r4, #20]
   646a8:	b	6465c <fputs@plt+0x535b8>
   646ac:	cmp	fp, #0
   646b0:	beq	639bc <fputs@plt+0x52918>
   646b4:	mov	r1, fp
   646b8:	mov	r0, sl
   646bc:	ldr	r2, [sp, #36]	; 0x24
   646c0:	bl	14ab8 <fputs@plt+0x3a14>
   646c4:	subs	r6, r0, #0
   646c8:	beq	639bc <fputs@plt+0x52918>
   646cc:	mov	r3, #12
   646d0:	mov	r0, r9
   646d4:	ldr	r1, [sp, #32]
   646d8:	ldr	r2, [sp, #56]	; 0x38
   646dc:	mla	r8, r3, r8, r2
   646e0:	ldr	r8, [r8, #-3344]	; 0xfffff2f0
   646e4:	cmp	r8, #0
   646e8:	movne	r3, #6
   646ec:	moveq	r3, #3
   646f0:	ldrhne	r7, [r6, #52]	; 0x34
   646f4:	ldrheq	r7, [r6, #50]	; 0x32
   646f8:	str	r3, [r9, #76]	; 0x4c
   646fc:	ldr	r3, [r6, #12]
   64700:	str	r3, [sp, #36]	; 0x24
   64704:	bl	48f58 <fputs@plt+0x37eb4>
   64708:	ldr	r2, [pc, #540]	; 6492c <fputs@plt+0x53888>
   6470c:	mov	r0, r4
   64710:	ldr	r1, [r9, #76]	; 0x4c
   64714:	bl	25b64 <fputs@plt+0x14ac0>
   64718:	cmp	r5, r7
   6471c:	beq	639bc <fputs@plt+0x52918>
   64720:	ldr	r2, [r6, #4]
   64724:	lsl	r3, r5, #1
   64728:	mov	r1, #1
   6472c:	mov	r0, r4
   64730:	ldrsh	r3, [r2, r3]
   64734:	cmp	r3, #0
   64738:	ldrge	r2, [sp, #36]	; 0x24
   6473c:	movlt	r2, #0
   64740:	ldrge	r2, [r2, #4]
   64744:	ldrge	r2, [r2, r3, lsl #4]
   64748:	str	r3, [sp]
   6474c:	mov	r3, r5
   64750:	str	r2, [sp, #4]
   64754:	ldr	r2, [pc, #468]	; 64930 <fputs@plt+0x5388c>
   64758:	bl	26acc <fputs@plt+0x15a28>
   6475c:	cmp	r8, #0
   64760:	beq	6479c <fputs@plt+0x536f8>
   64764:	ldrh	r2, [r6, #50]	; 0x32
   64768:	mov	r1, #4
   6476c:	mov	r0, r4
   64770:	ldr	r3, [r6, #28]
   64774:	cmp	r2, r5
   64778:	movle	r2, #0
   6477c:	movgt	r2, #1
   64780:	ldrb	r3, [r3, r5]
   64784:	str	r2, [sp, #4]
   64788:	ldr	r2, [r6, #32]
   6478c:	ldr	r2, [r2, r5, lsl #2]
   64790:	str	r2, [sp]
   64794:	ldr	r2, [pc, #408]	; 64934 <fputs@plt+0x53890>
   64798:	bl	26acc <fputs@plt+0x15a28>
   6479c:	mov	r2, #1
   647a0:	mov	r1, #33	; 0x21
   647a4:	ldr	r3, [r9, #76]	; 0x4c
   647a8:	mov	r0, r4
   647ac:	add	r5, r5, #1
   647b0:	bl	26ab4 <fputs@plt+0x15a10>
   647b4:	b	64718 <fputs@plt+0x53674>
   647b8:	cmp	fp, #0
   647bc:	beq	639bc <fputs@plt+0x52918>
   647c0:	mov	r1, fp
   647c4:	mov	r0, sl
   647c8:	ldr	r2, [sp, #36]	; 0x24
   647cc:	bl	14a3c <fputs@plt+0x3998>
   647d0:	subs	r7, r0, #0
   647d4:	beq	639bc <fputs@plt+0x52918>
   647d8:	mov	r4, #5
   647dc:	mov	r0, r9
   647e0:	ldr	r8, [pc, #336]	; 64938 <fputs@plt+0x53894>
   647e4:	bl	265dc <fputs@plt+0x15538>
   647e8:	mov	r6, r0
   647ec:	mov	r0, r9
   647f0:	str	r4, [r9, #76]	; 0x4c
   647f4:	ldr	r1, [sp, #32]
   647f8:	bl	48f58 <fputs@plt+0x37eb4>
   647fc:	mov	r1, r4
   64800:	ldr	r2, [pc, #308]	; 6493c <fputs@plt+0x53898>
   64804:	mov	r0, r6
   64808:	bl	25b64 <fputs@plt+0x14ac0>
   6480c:	ldr	r4, [r7, #8]
   64810:	ldr	r7, [pc, #296]	; 64940 <fputs@plt+0x5389c>
   64814:	cmp	r4, #0
   64818:	beq	639bc <fputs@plt+0x52918>
   6481c:	ldm	r7, {r0, r1, r2}
   64820:	add	r3, sp, #104	; 0x68
   64824:	stm	r3, {r0, r1, r2}
   64828:	add	r2, sp, #136	; 0x88
   6482c:	mov	r1, #1
   64830:	mov	r0, r6
   64834:	ldr	r3, [r4, #36]	; 0x24
   64838:	adds	r3, r3, #0
   6483c:	movne	r3, #1
   64840:	str	r3, [sp, #12]
   64844:	ldrb	r3, [r4, #55]	; 0x37
   64848:	and	r3, r3, #3
   6484c:	add	r3, r2, r3, lsl #2
   64850:	mov	r2, r8
   64854:	ldr	r3, [r3, #-32]	; 0xffffffe0
   64858:	str	r3, [sp, #8]
   6485c:	ldrb	r3, [r4, #54]	; 0x36
   64860:	adds	r3, r3, #0
   64864:	movne	r3, #1
   64868:	str	r3, [sp, #4]
   6486c:	ldr	r3, [r4]
   64870:	str	r3, [sp]
   64874:	mov	r3, r5
   64878:	add	r5, r5, #1
   6487c:	bl	26acc <fputs@plt+0x15a28>
   64880:	mov	r3, #5
   64884:	mov	r2, #1
   64888:	mov	r1, #33	; 0x21
   6488c:	mov	r0, r6
   64890:	bl	26ab4 <fputs@plt+0x15a10>
   64894:	ldr	r4, [r4, #20]
   64898:	b	64814 <fputs@plt+0x53770>
   6489c:	andeq	r7, r7, sp, lsr #3
   648a0:			; <UNDEFINED> instruction: 0x000771b1
   648a4:	andeq	r4, r7, r6, lsr pc
   648a8:	andeq	r8, r7, r7, lsl #29
   648ac:	andeq	r2, r7, r8, lsr #20
   648b0:			; <UNDEFINED> instruction: 0xfffff830
   648b4:			; <UNDEFINED> instruction: 0x000771b8
   648b8:	andeq	r7, r7, r2, asr #3
   648bc:	muleq	r7, r9, r1
   648c0:	muleq	r7, r2, r1
   648c4:	ldrdeq	r7, [r7], -r0
   648c8:	ldrdeq	r7, [r7], -sp
   648cc:	andeq	r2, r7, r8, lsr r4
   648d0:	andeq	r7, r7, sl, ror #3
   648d4:	strdeq	r7, [r7], -sp
   648d8:	andeq	r8, r7, r0, asr #27
   648dc:	andeq	r8, r7, r4, lsl #25
   648e0:	andeq	r7, r7, r9, lsl #4
   648e4:	andeq	r2, r7, ip, asr #20
   648e8:	andeq	r7, r7, r5, lsl r2
   648ec:			; <UNDEFINED> instruction: 0xfffffc00
   648f0:	andeq	r7, r7, r1, lsr #4
   648f4:	andeq	sl, r8, r0, lsr #2
   648f8:	andeq	r7, r7, fp, lsr #4
   648fc:	andeq	r8, r7, r1, lsr #25
   64900:	strheq	r5, [r7], -sl
   64904:	andeq	r0, r9, r0, lsr #15
   64908:	andeq	r7, r7, r6, lsr r2
   6490c:	andeq	r7, r7, fp, asr #4
   64910:	andeq	r7, r7, r4, ror #4
   64914:	andeq	r7, r7, r0, ror r2
   64918:	andeq	sl, r8, ip, lsr #25
   6491c:	andeq	r7, r7, r5, lsr #5
   64920:	andeq	r7, r7, ip, lsr #5
   64924:	andeq	sl, r8, r4, asr #25
   64928:	andeq	r7, r7, sp, lsr #5
   6492c:	ldrdeq	sl, [r8], -r4
   64930:			; <UNDEFINED> instruction: 0x000772b1
   64934:			; <UNDEFINED> instruction: 0x000772b7
   64938:			; <UNDEFINED> instruction: 0x000772b5
   6493c:	andeq	sl, r8, ip, ror #25
   64940:	andeq	r2, r7, r0, ror #20
   64944:	andeq	sl, r8, r0, lsl #26
   64948:			; <UNDEFINED> instruction: 0x000772bb
   6494c:	strdeq	r7, [r7], -r9
   64950:	andeq	sl, r8, ip, lsl #26
   64954:			; <UNDEFINED> instruction: 0x000772b2
   64958:	andeq	sl, r8, r4, lsl sp
   6495c:	andeq	r3, r7, r8, lsl #9
   64960:	andeq	r7, r7, r3, lsr #3
   64964:	andeq	r7, r7, r8, asr #5
   64968:			; <UNDEFINED> instruction: 0x000772bf
   6496c:	andeq	sl, r8, r4, lsr sp
   64970:			; <UNDEFINED> instruction: 0x000772b8
   64974:	andeq	r2, r7, r4, lsr #14
   64978:	andeq	r2, r7, sp, lsr #1
   6497c:	andeq	r9, r2, r0, asr #17
   64980:	andeq	r2, r7, r9, lsr #1
   64984:	andeq	r7, r7, sp, asr #5
   64988:	andeq	r8, r7, sp, lsl #28
   6498c:	muleq	r7, r0, r4
   64990:	ldrdeq	r7, [r7], -r2
   64994:	andeq	r2, r7, ip, ror sl
   64998:	andeq	r7, r7, r0, ror #6
   6499c:	andeq	r7, r7, r2, ror #5
   649a0:	andeq	r7, r7, r3, asr #6
   649a4:	strdeq	r7, [r7], -sl
   649a8:	andeq	r7, r7, lr, lsl #6
   649ac:	andeq	r7, r7, r3, lsl r3
   649b0:	mov	r1, #3
   649b4:	ldr	r2, [pc, #-120]	; 64944 <fputs@plt+0x538a0>
   649b8:	mov	r0, r4
   649bc:	str	r1, [r9, #76]	; 0x4c
   649c0:	ldr	r6, [pc, #-128]	; 64948 <fputs@plt+0x538a4>
   649c4:	ldr	r7, [pc, #-128]	; 6494c <fputs@plt+0x538a8>
   649c8:	bl	25b64 <fputs@plt+0x14ac0>
   649cc:	ldr	r3, [sl, #20]
   649d0:	cmp	r3, r5
   649d4:	ble	639bc <fputs@plt+0x52918>
   649d8:	ldr	r2, [sl, #16]
   649dc:	add	r3, r2, r5, lsl #4
   649e0:	ldr	r3, [r3, #4]
   649e4:	cmp	r3, #0
   649e8:	beq	64a34 <fputs@plt+0x53990>
   649ec:	ldr	r3, [r3, #4]
   649f0:	mov	r0, r4
   649f4:	ldr	r2, [r2, r5, lsl #4]
   649f8:	ldr	r3, [r3]
   649fc:	ldrb	r1, [r3, #16]
   64a00:	cmp	r1, #0
   64a04:	mov	r1, #1
   64a08:	ldreq	r3, [r3, #176]	; 0xb0
   64a0c:	movne	r3, r7
   64a10:	strd	r2, [sp]
   64a14:	mov	r3, r5
   64a18:	mov	r2, r6
   64a1c:	bl	26acc <fputs@plt+0x15a28>
   64a20:	mov	r3, #3
   64a24:	mov	r2, #1
   64a28:	mov	r1, #33	; 0x21
   64a2c:	mov	r0, r4
   64a30:	bl	26ab4 <fputs@plt+0x15a10>
   64a34:	add	r5, r5, #1
   64a38:	b	649cc <fputs@plt+0x53928>
   64a3c:	mov	r1, #2
   64a40:	ldr	r2, [pc, #-248]	; 64950 <fputs@plt+0x538ac>
   64a44:	mov	r0, r4
   64a48:	str	r1, [r9, #76]	; 0x4c
   64a4c:	bl	25b64 <fputs@plt+0x14ac0>
   64a50:	ldr	r7, [pc, #-260]	; 64954 <fputs@plt+0x538b0>
   64a54:	ldr	r6, [sl, #372]	; 0x174
   64a58:	cmp	r6, #0
   64a5c:	beq	639bc <fputs@plt+0x52918>
   64a60:	ldr	r3, [r6, #8]
   64a64:	mov	r2, r7
   64a68:	mov	r1, #1
   64a6c:	mov	r0, r4
   64a70:	add	r8, r5, #1
   64a74:	ldr	r3, [r3]
   64a78:	str	r3, [sp]
   64a7c:	mov	r3, r5
   64a80:	mov	r5, r8
   64a84:	bl	26acc <fputs@plt+0x15a28>
   64a88:	mov	r3, #2
   64a8c:	mov	r2, #1
   64a90:	mov	r1, #33	; 0x21
   64a94:	mov	r0, r4
   64a98:	bl	26ab4 <fputs@plt+0x15a10>
   64a9c:	ldr	r6, [r6]
   64aa0:	b	64a58 <fputs@plt+0x539b4>
   64aa4:	cmp	fp, #0
   64aa8:	beq	639bc <fputs@plt+0x52918>
   64aac:	mov	r1, fp
   64ab0:	mov	r0, sl
   64ab4:	ldr	r2, [sp, #36]	; 0x24
   64ab8:	bl	14a3c <fputs@plt+0x3998>
   64abc:	subs	r8, r0, #0
   64ac0:	beq	639bc <fputs@plt+0x52918>
   64ac4:	mov	r0, r9
   64ac8:	bl	265dc <fputs@plt+0x15538>
   64acc:	ldr	r4, [r8, #16]
   64ad0:	mov	r7, r0
   64ad4:	cmp	r4, #0
   64ad8:	beq	639bc <fputs@plt+0x52918>
   64adc:	mov	r5, #8
   64ae0:	mov	r0, r9
   64ae4:	ldr	r1, [sp, #32]
   64ae8:	str	r5, [r9, #76]	; 0x4c
   64aec:	mov	r9, #0
   64af0:	bl	48f58 <fputs@plt+0x37eb4>
   64af4:	ldr	r2, [pc, #-420]	; 64958 <fputs@plt+0x538b4>
   64af8:	mov	r1, r5
   64afc:	mov	r0, r7
   64b00:	bl	25b64 <fputs@plt+0x14ac0>
   64b04:	mov	r6, r4
   64b08:	mov	r5, #0
   64b0c:	b	64bb0 <fputs@plt+0x53b0c>
   64b10:	ldr	r3, [r8, #4]
   64b14:	add	r6, r6, #8
   64b18:	ldr	r2, [r6, #28]
   64b1c:	ldr	r1, [r4, #8]
   64b20:	ldr	ip, [r6, #32]
   64b24:	ldr	r0, [r3, r2, lsl #4]
   64b28:	ldrb	r3, [r4, #26]
   64b2c:	sub	r3, r3, #6
   64b30:	uxtb	r3, r3
   64b34:	cmp	r3, #3
   64b38:	ldrls	r2, [pc, #-484]	; 6495c <fputs@plt+0x538b8>
   64b3c:	ldrhi	r2, [pc, #-484]	; 64960 <fputs@plt+0x538bc>
   64b40:	addls	r3, r2, r3, lsl #2
   64b44:	ldrls	r2, [r3, #-2588]	; 0xfffff5e4
   64b48:	ldrb	r3, [r4, #25]
   64b4c:	str	r5, [sp]
   64b50:	add	r5, r5, #1
   64b54:	str	r1, [sp, #4]
   64b58:	mov	r1, #1
   64b5c:	str	r0, [sp, #8]
   64b60:	mov	r0, r7
   64b64:	str	ip, [sp, #12]
   64b68:	sub	r3, r3, #6
   64b6c:	uxtb	r3, r3
   64b70:	cmp	r3, #3
   64b74:	ldrls	lr, [pc, #-544]	; 6495c <fputs@plt+0x538b8>
   64b78:	ldrhi	r3, [pc, #-544]	; 64960 <fputs@plt+0x538bc>
   64b7c:	addls	r3, lr, r3, lsl #2
   64b80:	ldr	lr, [pc, #-548]	; 64964 <fputs@plt+0x538c0>
   64b84:	ldrls	r3, [r3, #-2588]	; 0xfffff5e4
   64b88:	strd	r2, [sp, #16]
   64b8c:	mov	r3, r9
   64b90:	ldr	r2, [pc, #-560]	; 64968 <fputs@plt+0x538c4>
   64b94:	str	lr, [sp, #24]
   64b98:	bl	26acc <fputs@plt+0x15a28>
   64b9c:	mov	r3, #8
   64ba0:	mov	r2, #1
   64ba4:	mov	r1, #33	; 0x21
   64ba8:	mov	r0, r7
   64bac:	bl	26ab4 <fputs@plt+0x15a10>
   64bb0:	ldr	r3, [r4, #20]
   64bb4:	cmp	r3, r5
   64bb8:	bgt	64b10 <fputs@plt+0x53a6c>
   64bbc:	ldr	r4, [r4, #4]
   64bc0:	add	r9, r9, #1
   64bc4:	cmp	r4, #0
   64bc8:	bne	64b04 <fputs@plt+0x53a60>
   64bcc:	b	639bc <fputs@plt+0x52918>
   64bd0:	ldr	r3, [r9, #76]	; 0x4c
   64bd4:	mov	r0, r9
   64bd8:	str	r3, [sp, #48]	; 0x30
   64bdc:	add	r3, r3, #1
   64be0:	str	r3, [sp, #68]	; 0x44
   64be4:	ldr	r3, [sp, #48]	; 0x30
   64be8:	add	r3, r3, #5
   64bec:	str	r3, [sp, #64]	; 0x40
   64bf0:	ldr	r3, [sp, #48]	; 0x30
   64bf4:	add	r3, r3, #6
   64bf8:	str	r3, [r9, #76]	; 0x4c
   64bfc:	str	r3, [sp, #40]	; 0x28
   64c00:	bl	265dc <fputs@plt+0x15538>
   64c04:	ldr	r2, [pc, #-672]	; 6496c <fputs@plt+0x538c8>
   64c08:	mov	r1, #4
   64c0c:	mov	r4, r0
   64c10:	bl	25b64 <fputs@plt+0x14ac0>
   64c14:	mov	r0, r9
   64c18:	ldr	r1, [sp, #32]
   64c1c:	bl	48f58 <fputs@plt+0x37eb4>
   64c20:	ldr	r3, [sl, #16]
   64c24:	ldr	r2, [sp, #52]	; 0x34
   64c28:	add	r3, r3, r2
   64c2c:	ldr	r3, [r3, #12]
   64c30:	ldr	r3, [r3, #16]
   64c34:	str	r3, [sp, #52]	; 0x34
   64c38:	ldr	r3, [sp, #40]	; 0x28
   64c3c:	str	r3, [sp, #84]	; 0x54
   64c40:	ldr	r3, [sp, #52]	; 0x34
   64c44:	cmp	r3, #0
   64c48:	beq	639bc <fputs@plt+0x52918>
   64c4c:	cmp	fp, #0
   64c50:	ldreq	r3, [sp, #52]	; 0x34
   64c54:	ldreq	r8, [r3, #8]
   64c58:	ldreq	r3, [r3]
   64c5c:	beq	64c7c <fputs@plt+0x53bd8>
   64c60:	mov	r2, fp
   64c64:	mov	r1, #0
   64c68:	mov	r0, r9
   64c6c:	ldr	r3, [sp, #36]	; 0x24
   64c70:	bl	5cc08 <fputs@plt+0x4bb64>
   64c74:	mov	r8, r0
   64c78:	mov	r3, #0
   64c7c:	cmp	r8, #0
   64c80:	str	r3, [sp, #52]	; 0x34
   64c84:	beq	64c40 <fputs@plt+0x53b9c>
   64c88:	ldr	r3, [r8, #16]
   64c8c:	cmp	r3, #0
   64c90:	beq	64c40 <fputs@plt+0x53b9c>
   64c94:	ldr	r3, [r8]
   64c98:	mov	r0, r9
   64c9c:	mov	r7, #54	; 0x36
   64ca0:	mov	r5, #1
   64ca4:	ldr	r1, [sp, #32]
   64ca8:	str	r3, [sp]
   64cac:	mov	r3, #0
   64cb0:	ldr	r2, [r8, #28]
   64cb4:	bl	26384 <fputs@plt+0x152e0>
   64cb8:	ldrsh	r3, [r8, #34]	; 0x22
   64cbc:	mov	r1, #0
   64cc0:	mov	r0, r9
   64cc4:	ldr	r2, [sp, #40]	; 0x28
   64cc8:	add	r3, r3, r2
   64ccc:	ldr	r2, [r9, #76]	; 0x4c
   64cd0:	cmp	r3, r2
   64cd4:	ldr	r2, [sp, #32]
   64cd8:	strgt	r3, [r9, #76]	; 0x4c
   64cdc:	mov	r3, r8
   64ce0:	str	r7, [sp]
   64ce4:	bl	31294 <fputs@plt+0x201f0>
   64ce8:	mov	r0, r4
   64cec:	ldr	r2, [r8]
   64cf0:	ldr	r1, [sp, #68]	; 0x44
   64cf4:	bl	266a0 <fputs@plt+0x155fc>
   64cf8:	ldr	r6, [r8, #16]
   64cfc:	str	r7, [sp, #56]	; 0x38
   64d00:	cmp	r6, #0
   64d04:	bne	64d34 <fputs@plt+0x53c90>
   64d08:	ldr	r3, [r9, #72]	; 0x48
   64d0c:	mov	r2, #0
   64d10:	mov	r1, #108	; 0x6c
   64d14:	mov	r0, r4
   64d18:	mov	r7, #1
   64d1c:	cmp	r3, r5
   64d20:	strlt	r5, [r9, #72]	; 0x48
   64d24:	bl	26a50 <fputs@plt+0x159ac>
   64d28:	str	r0, [sp, #72]	; 0x48
   64d2c:	ldr	r5, [r8, #16]
   64d30:	b	64f78 <fputs@plt+0x53ed4>
   64d34:	mov	r0, sl
   64d38:	ldr	r1, [r6, #8]
   64d3c:	ldr	r2, [sp, #36]	; 0x24
   64d40:	bl	14a3c <fputs@plt+0x3998>
   64d44:	subs	r7, r0, #0
   64d48:	beq	64dbc <fputs@plt+0x53d18>
   64d4c:	mov	r3, #0
   64d50:	mov	r0, r9
   64d54:	ldr	r1, [sp, #32]
   64d58:	str	r3, [sp, #100]	; 0x64
   64d5c:	ldr	r3, [r7]
   64d60:	str	r3, [sp]
   64d64:	mov	r3, #0
   64d68:	ldr	r2, [r7, #28]
   64d6c:	bl	26384 <fputs@plt+0x152e0>
   64d70:	mov	r3, #0
   64d74:	mov	r2, r6
   64d78:	mov	r1, r7
   64d7c:	mov	r0, r9
   64d80:	str	r3, [sp]
   64d84:	add	r3, sp, #100	; 0x64
   64d88:	bl	30c90 <fputs@plt+0x1fbec>
   64d8c:	cmp	r0, #0
   64d90:	bne	639bc <fputs@plt+0x52918>
   64d94:	ldr	r3, [sp, #100]	; 0x64
   64d98:	cmp	r3, #0
   64d9c:	bne	64dc8 <fputs@plt+0x53d24>
   64da0:	mov	r1, r5
   64da4:	mov	r0, r9
   64da8:	ldr	r2, [sp, #32]
   64dac:	ldr	r3, [sp, #56]	; 0x38
   64db0:	str	r3, [sp]
   64db4:	mov	r3, r7
   64db8:	bl	31294 <fputs@plt+0x201f0>
   64dbc:	add	r5, r5, #1
   64dc0:	ldr	r6, [r6, #4]
   64dc4:	b	64d00 <fputs@plt+0x53c5c>
   64dc8:	ldr	r2, [sp, #32]
   64dcc:	mov	r1, #54	; 0x36
   64dd0:	mov	r0, r4
   64dd4:	str	r2, [sp]
   64dd8:	mov	r2, r5
   64ddc:	ldr	r3, [r3, #44]	; 0x2c
   64de0:	bl	2654c <fputs@plt+0x154a8>
   64de4:	mov	r0, r9
   64de8:	ldr	r1, [sp, #100]	; 0x64
   64dec:	bl	31270 <fputs@plt+0x201cc>
   64df0:	b	64dbc <fputs@plt+0x53d18>
   64df4:	mov	r0, sl
   64df8:	ldr	r1, [r5, #8]
   64dfc:	ldr	r2, [sp, #36]	; 0x24
   64e00:	bl	14a3c <fputs@plt+0x3998>
   64e04:	mov	r3, #0
   64e08:	str	r3, [sp, #100]	; 0x64
   64e0c:	str	r3, [sp, #104]	; 0x68
   64e10:	subs	r3, r0, #0
   64e14:	str	r3, [sp, #60]	; 0x3c
   64e18:	beq	64e38 <fputs@plt+0x53d94>
   64e1c:	add	r3, sp, #104	; 0x68
   64e20:	mov	r1, r0
   64e24:	mov	r2, r5
   64e28:	mov	r0, r9
   64e2c:	str	r3, [sp]
   64e30:	add	r3, sp, #100	; 0x64
   64e34:	bl	30c90 <fputs@plt+0x1fbec>
   64e38:	ldr	r0, [r4, #24]
   64e3c:	bl	2644c <fputs@plt+0x153a8>
   64e40:	ldr	r3, [sp, #60]	; 0x3c
   64e44:	str	r0, [sp, #56]	; 0x38
   64e48:	cmp	r3, #0
   64e4c:	beq	65068 <fputs@plt+0x53fc4>
   64e50:	ldr	r2, [sp, #100]	; 0x64
   64e54:	cmp	r2, #0
   64e58:	bne	65068 <fputs@plt+0x53fc4>
   64e5c:	ldrsh	r3, [r8, #32]
   64e60:	ldr	r6, [r5, #36]	; 0x24
   64e64:	cmp	r3, r6
   64e68:	ldr	r3, [sp, #40]	; 0x28
   64e6c:	moveq	r1, #103	; 0x67
   64e70:	beq	64ecc <fputs@plt+0x53e28>
   64e74:	mov	r1, #47	; 0x2f
   64e78:	mov	r0, r4
   64e7c:	str	r3, [sp]
   64e80:	mov	r3, r6
   64e84:	bl	2654c <fputs@plt+0x154a8>
   64e88:	ldr	r3, [r8, #12]
   64e8c:	cmp	r3, #0
   64e90:	bne	64ea8 <fputs@plt+0x53e04>
   64e94:	mov	r2, r6
   64e98:	mov	r1, r8
   64e9c:	ldr	r3, [sp, #40]	; 0x28
   64ea0:	mov	r0, r4
   64ea4:	bl	37638 <fputs@plt+0x26594>
   64ea8:	mov	r1, #76	; 0x4c
   64eac:	mov	r0, r4
   64eb0:	ldr	r2, [sp, #40]	; 0x28
   64eb4:	ldr	r3, [sp, #56]	; 0x38
   64eb8:	bl	26ab4 <fputs@plt+0x15a10>
   64ebc:	ldr	r3, [r4, #32]
   64ec0:	mov	r1, #38	; 0x26
   64ec4:	ldr	r2, [sp, #40]	; 0x28
   64ec8:	add	r3, r3, #3
   64ecc:	mov	r0, r4
   64ed0:	bl	26ab4 <fputs@plt+0x15a10>
   64ed4:	ldr	r3, [sp, #40]	; 0x28
   64ed8:	mov	r2, r7
   64edc:	mov	r1, #70	; 0x46
   64ee0:	mov	r0, r4
   64ee4:	str	r3, [sp]
   64ee8:	mov	r3, #0
   64eec:	bl	2654c <fputs@plt+0x154a8>
   64ef0:	mov	r0, r4
   64ef4:	ldr	r1, [sp, #56]	; 0x38
   64ef8:	bl	26c6c <fputs@plt+0x15bc8>
   64efc:	ldr	r1, [r4, #32]
   64f00:	mov	r0, r4
   64f04:	sub	r1, r1, #2
   64f08:	bl	1b664 <fputs@plt+0xa5c0>
   64f0c:	ldr	r3, [sp, #48]	; 0x30
   64f10:	mov	r2, #0
   64f14:	mov	r1, #103	; 0x67
   64f18:	mov	r0, r4
   64f1c:	add	r3, r3, #2
   64f20:	bl	26ab4 <fputs@plt+0x15a10>
   64f24:	ldr	r1, [sp, #48]	; 0x30
   64f28:	sub	r3, r7, #1
   64f2c:	mov	r0, r4
   64f30:	add	r7, r7, #1
   64f34:	ldr	r2, [pc, #-1484]	; 64970 <fputs@plt+0x538cc>
   64f38:	str	r3, [sp]
   64f3c:	ldr	r3, [r5, #8]
   64f40:	add	r1, r1, #3
   64f44:	bl	26acc <fputs@plt+0x15a28>
   64f48:	mov	r3, #4
   64f4c:	mov	r1, #33	; 0x21
   64f50:	ldr	r2, [sp, #68]	; 0x44
   64f54:	mov	r0, r4
   64f58:	bl	26ab4 <fputs@plt+0x15a10>
   64f5c:	mov	r0, r4
   64f60:	ldr	r1, [sp, #56]	; 0x38
   64f64:	bl	14554 <fputs@plt+0x34b0>
   64f68:	mov	r0, sl
   64f6c:	ldr	r1, [sp, #104]	; 0x68
   64f70:	bl	1b744 <fputs@plt+0xa6a0>
   64f74:	ldr	r5, [r5, #4]
   64f78:	cmp	r5, #0
   64f7c:	bne	64df4 <fputs@plt+0x53d50>
   64f80:	ldr	r3, [sp, #72]	; 0x48
   64f84:	mov	r2, r5
   64f88:	mov	r1, #7
   64f8c:	mov	r0, r4
   64f90:	add	r3, r3, #1
   64f94:	bl	26ab4 <fputs@plt+0x15a10>
   64f98:	mov	r0, r4
   64f9c:	ldr	r1, [sp, #72]	; 0x48
   64fa0:	bl	1b664 <fputs@plt+0xa5c0>
   64fa4:	b	64c40 <fputs@plt+0x53b9c>
   64fa8:	ldr	r2, [sp, #84]	; 0x54
   64fac:	mov	r1, r8
   64fb0:	mov	r0, r4
   64fb4:	ldr	r3, [sp, #104]	; 0x68
   64fb8:	add	r2, r2, r6
   64fbc:	cmp	r3, #0
   64fc0:	str	r2, [sp, #76]	; 0x4c
   64fc4:	ldreq	r3, [sp, #80]	; 0x50
   64fc8:	ldrne	r3, [r3, r6, lsl #2]
   64fcc:	ldreq	r3, [r3, r6, lsl #3]
   64fd0:	add	r6, r6, #1
   64fd4:	str	r2, [sp]
   64fd8:	mov	r2, #0
   64fdc:	bl	376c4 <fputs@plt+0x26620>
   64fe0:	mov	r1, #76	; 0x4c
   64fe4:	mov	r0, r4
   64fe8:	ldr	r3, [sp, #56]	; 0x38
   64fec:	ldr	r2, [sp, #76]	; 0x4c
   64ff0:	bl	26ab4 <fputs@plt+0x15a10>
   64ff4:	ldr	r3, [r5, #20]
   64ff8:	cmp	r3, r6
   64ffc:	bgt	64fa8 <fputs@plt+0x53f04>
   65000:	str	r3, [sp, #76]	; 0x4c
   65004:	ldr	r3, [sp, #60]	; 0x3c
   65008:	cmp	r3, #0
   6500c:	beq	64f0c <fputs@plt+0x53e68>
   65010:	mov	r0, sl
   65014:	ldr	r1, [sp, #100]	; 0x64
   65018:	bl	1de9c <fputs@plt+0xcdf8>
   6501c:	ldr	r2, [r5, #20]
   65020:	mov	r1, #49	; 0x31
   65024:	ldr	r3, [sp, #64]	; 0x40
   65028:	str	r3, [sp]
   6502c:	stmib	sp, {r0, r2}
   65030:	mov	r0, r4
   65034:	ldr	r2, [sp, #40]	; 0x28
   65038:	ldr	r3, [sp, #76]	; 0x4c
   6503c:	bl	2666c <fputs@plt+0x155c8>
   65040:	mov	r3, #0
   65044:	mov	r2, r7
   65048:	mov	r1, #69	; 0x45
   6504c:	mov	r0, r4
   65050:	str	r3, [sp, #4]
   65054:	ldr	r3, [sp, #64]	; 0x40
   65058:	str	r3, [sp]
   6505c:	ldr	r3, [sp, #56]	; 0x38
   65060:	bl	26634 <fputs@plt+0x15590>
   65064:	b	64f0c <fputs@plt+0x53e68>
   65068:	add	r3, r5, #36	; 0x24
   6506c:	mov	r6, #0
   65070:	str	r3, [sp, #80]	; 0x50
   65074:	b	64ff4 <fputs@plt+0x53f50>
   65078:	cmp	fp, #0
   6507c:	beq	639bc <fputs@plt+0x52918>
   65080:	mov	r1, #0
   65084:	mov	r0, fp
   65088:	ldr	r5, [pc, #-1820]	; 64974 <fputs@plt+0x538d0>
   6508c:	bl	233e4 <fputs@plt+0x12340>
   65090:	ldr	r3, [pc, #-1824]	; 64978 <fputs@plt+0x538d4>
   65094:	subs	r7, r0, #0
   65098:	mov	r4, #0
   6509c:	mov	r2, #2
   650a0:	mov	r0, sl
   650a4:	ldr	r6, [pc, #-1840]	; 6497c <fputs@plt+0x538d8>
   650a8:	str	r4, [sp, #8]
   650ac:	ldr	r1, [pc, #-1836]	; 64988 <fputs@plt+0x538e4>
   650b0:	moveq	r5, r3
   650b4:	mov	r3, #1
   650b8:	stm	sp, {r5, r6}
   650bc:	str	r4, [sp, #12]
   650c0:	str	r4, [sp, #16]
   650c4:	bl	2ee44 <fputs@plt+0x1dda0>
   650c8:	mov	r3, #1
   650cc:	mov	r2, #3
   650d0:	ldr	r1, [pc, #-1872]	; 64988 <fputs@plt+0x538e4>
   650d4:	mov	r0, sl
   650d8:	stm	sp, {r5, r6}
   650dc:	str	r4, [sp, #8]
   650e0:	str	r4, [sp, #12]
   650e4:	str	r4, [sp, #16]
   650e8:	bl	2ee44 <fputs@plt+0x1dda0>
   650ec:	ldr	r3, [pc, #-1908]	; 64980 <fputs@plt+0x538dc>
   650f0:	mov	r2, #2
   650f4:	mov	r0, sl
   650f8:	ldr	r1, [pc, #-1916]	; 64984 <fputs@plt+0x538e0>
   650fc:	stm	sp, {r3, r6}
   65100:	mov	r3, #1
   65104:	str	r4, [sp, #8]
   65108:	str	r4, [sp, #12]
   6510c:	str	r4, [sp, #16]
   65110:	bl	2ee44 <fputs@plt+0x1dda0>
   65114:	mov	r2, #12
   65118:	mov	r0, sl
   6511c:	ldr	r1, [pc, #-1952]	; 64984 <fputs@plt+0x538e0>
   65120:	bl	1d674 <fputs@plt+0xc5d0>
   65124:	cmp	r7, r4
   65128:	ldr	r1, [pc, #-1960]	; 64988 <fputs@plt+0x538e4>
   6512c:	mov	r0, sl
   65130:	movne	r2, #12
   65134:	moveq	r2, #4
   65138:	bl	1d674 <fputs@plt+0xc5d0>
   6513c:	b	639bc <fputs@plt+0x52918>
   65140:	ldr	r3, [sp, #44]	; 0x2c
   65144:	mov	r1, #1
   65148:	mov	r0, r4
   6514c:	mov	r5, #100	; 0x64
   65150:	ldrb	r2, [r3]
   65154:	ldr	r3, [pc, #-2000]	; 6498c <fputs@plt+0x538e8>
   65158:	add	r3, r3, r2
   6515c:	add	r2, sp, #104	; 0x68
   65160:	ldrb	r3, [r3, #64]	; 0x40
   65164:	str	r3, [sp, #64]	; 0x40
   65168:	ldr	r3, [r7]
   6516c:	cmp	r3, #0
   65170:	ldr	r3, [sp, #32]
   65174:	mvneq	r3, #0
   65178:	str	r3, [sp, #32]
   6517c:	mov	r3, #6
   65180:	str	r3, [r9, #76]	; 0x4c
   65184:	ldr	r3, [pc, #-2044]	; 64990 <fputs@plt+0x538ec>
   65188:	str	r3, [sp, #104]	; 0x68
   6518c:	bl	25b64 <fputs@plt+0x14ac0>
   65190:	cmp	fp, #0
   65194:	str	r5, [sp, #92]	; 0x5c
   65198:	beq	651b4 <fputs@plt+0x54110>
   6519c:	add	r1, sp, #92	; 0x5c
   651a0:	mov	r0, fp
   651a4:	bl	12e40 <fputs@plt+0x1d9c>
   651a8:	ldr	r3, [sp, #92]	; 0x5c
   651ac:	cmp	r3, #0
   651b0:	strle	r5, [sp, #92]	; 0x5c
   651b4:	mov	r3, #1
   651b8:	mov	r1, #22
   651bc:	ldr	r2, [sp, #92]	; 0x5c
   651c0:	mov	r0, r4
   651c4:	bl	26ab4 <fputs@plt+0x15a10>
   651c8:	mov	r3, #0
   651cc:	str	r3, [sp, #36]	; 0x24
   651d0:	ldr	r3, [sl, #20]
   651d4:	ldr	r2, [sp, #36]	; 0x24
   651d8:	cmp	r3, r2
   651dc:	bgt	65218 <fputs@plt+0x54174>
   651e0:	ldr	r2, [pc, #-2132]	; 64994 <fputs@plt+0x538f0>
   651e4:	mov	r1, #4
   651e8:	mov	r0, r4
   651ec:	bl	27694 <fputs@plt+0x165f0>
   651f0:	cmp	r0, #0
   651f4:	beq	639bc <fputs@plt+0x52918>
   651f8:	ldr	r3, [sp, #92]	; 0x5c
   651fc:	rsb	r3, r3, #0
   65200:	str	r3, [r0, #8]
   65204:	mvn	r3, #1
   65208:	strb	r3, [r0, #41]	; 0x29
   6520c:	ldr	r3, [pc, #-2172]	; 64998 <fputs@plt+0x538f4>
   65210:	str	r3, [r0, #56]	; 0x38
   65214:	b	639bc <fputs@plt+0x52918>
   65218:	ldr	r7, [sp, #32]
   6521c:	ldr	r2, [sp, #36]	; 0x24
   65220:	mov	r3, r7
   65224:	mvn	r7, r7
   65228:	lsr	r7, r7, #31
   6522c:	cmp	r3, r2
   65230:	moveq	r7, #0
   65234:	cmp	r7, #0
   65238:	beq	65248 <fputs@plt+0x541a4>
   6523c:	ldr	r3, [sp, #36]	; 0x24
   65240:	add	r3, r3, #1
   65244:	b	651cc <fputs@plt+0x54128>
   65248:	mov	r0, r9
   6524c:	ldr	r1, [sp, #36]	; 0x24
   65250:	bl	48f58 <fputs@plt+0x37eb4>
   65254:	mov	r2, #1
   65258:	mov	r1, #138	; 0x8a
   6525c:	mov	r0, r4
   65260:	bl	26a50 <fputs@plt+0x159ac>
   65264:	mov	r5, r0
   65268:	mov	r3, r7
   6526c:	mov	r2, r7
   65270:	mov	r1, #21
   65274:	mov	r0, r4
   65278:	bl	26ab4 <fputs@plt+0x15a10>
   6527c:	mov	r1, r5
   65280:	mov	r0, r4
   65284:	bl	1b664 <fputs@plt+0xa5c0>
   65288:	ldr	r3, [sp, #36]	; 0x24
   6528c:	lsl	r3, r3, #4
   65290:	str	r3, [sp, #40]	; 0x28
   65294:	ldr	r3, [sl, #16]
   65298:	ldr	r2, [sp, #40]	; 0x28
   6529c:	add	r3, r3, r2
   652a0:	ldr	r8, [r3, #12]
   652a4:	mov	r3, r7
   652a8:	ldr	r6, [r8, #16]
   652ac:	cmp	r6, #0
   652b0:	add	r2, r3, #1
   652b4:	bne	65408 <fputs@plt+0x54364>
   652b8:	lsl	r2, r2, #2
   652bc:	mov	r3, r6
   652c0:	mov	r0, sl
   652c4:	bl	1c810 <fputs@plt+0xb76c>
   652c8:	cmp	r0, #0
   652cc:	beq	651e0 <fputs@plt+0x5413c>
   652d0:	ldr	r5, [r8, #16]
   652d4:	mov	r3, r6
   652d8:	lsl	r1, r3, #2
   652dc:	cmp	r5, #0
   652e0:	add	r2, r0, r1
   652e4:	bne	6544c <fputs@plt+0x543a8>
   652e8:	str	r5, [r2]
   652ec:	add	r7, r7, #8
   652f0:	mov	r6, #1
   652f4:	ldr	r2, [r9, #76]	; 0x4c
   652f8:	mov	r1, #128	; 0x80
   652fc:	cmp	r2, r7
   65300:	strge	r2, [r9, #76]	; 0x4c
   65304:	strlt	r7, [r9, #76]	; 0x4c
   65308:	mvn	r2, #14
   6530c:	str	r6, [sp]
   65310:	stmib	sp, {r0, r2}
   65314:	mov	r2, #2
   65318:	mov	r0, r4
   6531c:	bl	2666c <fputs@plt+0x155c8>
   65320:	ldrb	r1, [sp, #36]	; 0x24
   65324:	mov	r0, r4
   65328:	bl	18814 <fputs@plt+0x7770>
   6532c:	mov	r2, #2
   65330:	mov	r1, #76	; 0x4c
   65334:	mov	r0, r4
   65338:	bl	26a50 <fputs@plt+0x159ac>
   6533c:	ldr	r3, [sl, #16]
   65340:	mov	r7, r0
   65344:	mov	r0, sl
   65348:	ldr	r2, [sp, #40]	; 0x28
   6534c:	ldr	r1, [pc, #-2488]	; 6499c <fputs@plt+0x538f8>
   65350:	ldr	r2, [r3, r2]
   65354:	bl	36660 <fputs@plt+0x255bc>
   65358:	mvn	r3, #0
   6535c:	mov	r2, r5
   65360:	str	r5, [sp]
   65364:	mov	r1, #97	; 0x61
   65368:	mov	r5, #2
   6536c:	stmib	sp, {r0, r3}
   65370:	mov	r3, #3
   65374:	mov	r0, r4
   65378:	bl	2666c <fputs@plt+0x155c8>
   6537c:	mov	r3, #4
   65380:	mov	r2, #2
   65384:	str	r6, [sp]
   65388:	mov	r1, #29
   6538c:	mov	r0, r4
   65390:	bl	2654c <fputs@plt+0x154a8>
   65394:	mov	r3, #3
   65398:	mov	r2, #4
   6539c:	str	r5, [sp]
   653a0:	mov	r1, #94	; 0x5e
   653a4:	mov	r0, r4
   653a8:	bl	2654c <fputs@plt+0x154a8>
   653ac:	mov	r3, r6
   653b0:	mov	r2, r5
   653b4:	mov	r1, #33	; 0x21
   653b8:	mov	r0, r4
   653bc:	bl	26ab4 <fputs@plt+0x15a10>
   653c0:	mov	r1, r7
   653c4:	mov	r0, r4
   653c8:	bl	1b664 <fputs@plt+0xa5c0>
   653cc:	ldr	r3, [r8, #16]
   653d0:	str	r3, [sp, #52]	; 0x34
   653d4:	ldr	r3, [sp, #52]	; 0x34
   653d8:	ldr	r2, [sp, #64]	; 0x40
   653dc:	cmp	r3, #0
   653e0:	cmpne	r2, #113	; 0x71
   653e4:	beq	6523c <fputs@plt+0x54198>
   653e8:	ldr	r3, [sp, #52]	; 0x34
   653ec:	ldr	r8, [r3, #8]
   653f0:	ldr	r0, [r8, #8]
   653f4:	cmp	r0, #0
   653f8:	bne	65490 <fputs@plt+0x543ec>
   653fc:	ldr	r3, [sp, #52]	; 0x34
   65400:	ldr	r3, [r3]
   65404:	b	653d0 <fputs@plt+0x5432c>
   65408:	ldr	r1, [r6, #8]
   6540c:	ldrb	r0, [r1, #42]	; 0x2a
   65410:	ldr	r1, [r1, #8]
   65414:	tst	r0, #32
   65418:	moveq	r3, r2
   6541c:	mov	r2, #0
   65420:	cmp	r1, #0
   65424:	add	r0, r2, r3
   65428:	bne	65440 <fputs@plt+0x5439c>
   6542c:	cmp	r7, r2
   65430:	mov	r3, r0
   65434:	ldr	r6, [r6]
   65438:	movlt	r7, r2
   6543c:	b	652ac <fputs@plt+0x54208>
   65440:	add	r2, r2, #1
   65444:	ldr	r1, [r1, #20]
   65448:	b	65420 <fputs@plt+0x5437c>
   6544c:	ldr	r2, [r5, #8]
   65450:	ldrb	ip, [r2, #42]	; 0x2a
   65454:	tst	ip, #32
   65458:	ldreq	ip, [r2, #28]
   6545c:	addeq	r3, r3, #1
   65460:	ldr	r2, [r2, #8]
   65464:	streq	ip, [r0, r1]
   65468:	mov	r1, r3
   6546c:	cmp	r2, #0
   65470:	mov	r3, r1
   65474:	ldreq	r5, [r5]
   65478:	beq	652d8 <fputs@plt+0x54234>
   6547c:	ldr	r3, [r2, #44]	; 0x2c
   65480:	ldr	r2, [r2, #20]
   65484:	str	r3, [r0, r1, lsl #2]
   65488:	add	r1, r1, #1
   6548c:	b	6546c <fputs@plt+0x543c8>
   65490:	ldrb	r3, [r8, #42]	; 0x2a
   65494:	ands	r3, r3, #32
   65498:	streq	r3, [sp, #56]	; 0x38
   6549c:	beq	654a8 <fputs@plt+0x54404>
   654a0:	bl	19588 <fputs@plt+0x84e4>
   654a4:	str	r0, [sp, #56]	; 0x38
   654a8:	mov	r2, #1
   654ac:	mov	r1, #138	; 0x8a
   654b0:	mov	r0, r4
   654b4:	bl	26a50 <fputs@plt+0x159ac>
   654b8:	mov	r3, #0
   654bc:	mov	r5, r0
   654c0:	mov	r2, r3
   654c4:	mov	r1, #21
   654c8:	mov	r0, r4
   654cc:	bl	26ab4 <fputs@plt+0x15a10>
   654d0:	mov	r1, r5
   654d4:	mov	r0, r4
   654d8:	bl	1b664 <fputs@plt+0xa5c0>
   654dc:	mov	r0, r9
   654e0:	mov	r5, #0
   654e4:	bl	1c2ec <fputs@plt+0xb248>
   654e8:	add	r3, sp, #100	; 0x64
   654ec:	mov	r2, #54	; 0x36
   654f0:	str	r5, [sp, #4]
   654f4:	mov	r1, r8
   654f8:	str	r3, [sp, #12]
   654fc:	add	r3, sp, #96	; 0x60
   65500:	str	r3, [sp, #8]
   65504:	mov	r3, #1
   65508:	str	r3, [sp]
   6550c:	mov	r3, r5
   65510:	bl	31410 <fputs@plt+0x2036c>
   65514:	mov	r2, r5
   65518:	mov	r3, #7
   6551c:	mov	r1, #22
   65520:	mov	r0, r4
   65524:	bl	26ab4 <fputs@plt+0x15a10>
   65528:	ldr	r6, [r8, #8]
   6552c:	mov	r5, #8
   65530:	cmp	r6, #0
   65534:	bne	656a8 <fputs@plt+0x54604>
   65538:	mov	r3, r6
   6553c:	mov	r1, #108	; 0x6c
   65540:	ldr	r2, [sp, #96]	; 0x60
   65544:	mov	r0, r4
   65548:	mov	r5, r6
   6554c:	bl	26ab4 <fputs@plt+0x15a10>
   65550:	mov	r3, #1
   65554:	mov	r2, #7
   65558:	mov	r1, #37	; 0x25
   6555c:	mov	r0, r4
   65560:	bl	26ab4 <fputs@plt+0x15a10>
   65564:	str	r0, [sp, #60]	; 0x3c
   65568:	ldrsh	r3, [r8, #34]	; 0x22
   6556c:	cmp	r3, r5
   65570:	bgt	656c8 <fputs@plt+0x54624>
   65574:	ldr	r5, [r8, #8]
   65578:	mov	r3, #0
   6557c:	str	r3, [sp, #40]	; 0x28
   65580:	mvn	r3, #0
   65584:	str	r3, [sp, #48]	; 0x30
   65588:	cmp	r5, #0
   6558c:	bne	657c8 <fputs@plt+0x54724>
   65590:	mov	r1, #7
   65594:	mov	r0, r4
   65598:	ldr	r3, [sp, #60]	; 0x3c
   6559c:	ldr	r2, [sp, #96]	; 0x60
   655a0:	bl	26ab4 <fputs@plt+0x15a10>
   655a4:	ldr	r3, [sp, #60]	; 0x3c
   655a8:	mov	r0, r4
   655ac:	sub	r1, r3, #1
   655b0:	bl	1b664 <fputs@plt+0xa5c0>
   655b4:	ldr	r2, [pc, #-3100]	; 649a0 <fputs@plt+0x538fc>
   655b8:	mov	r1, #2
   655bc:	mov	r0, r4
   655c0:	bl	266a0 <fputs@plt+0x155fc>
   655c4:	ldr	r6, [r8, #8]
   655c8:	cmp	r6, #0
   655cc:	beq	653fc <fputs@plt+0x54358>
   655d0:	ldr	r3, [sp, #56]	; 0x38
   655d4:	cmp	r6, r3
   655d8:	beq	6569c <fputs@plt+0x545f8>
   655dc:	ldr	r8, [r4, #32]
   655e0:	mov	r2, #1
   655e4:	mov	r1, #138	; 0x8a
   655e8:	mov	r0, r4
   655ec:	mov	r7, #3
   655f0:	add	r3, r8, #2
   655f4:	bl	26ab4 <fputs@plt+0x15a10>
   655f8:	mov	r3, #0
   655fc:	mov	r1, #21
   65600:	mov	r2, r3
   65604:	mov	r0, r4
   65608:	bl	26ab4 <fputs@plt+0x15a10>
   6560c:	ldr	r2, [sp, #100]	; 0x64
   65610:	mov	r3, #3
   65614:	mov	r1, #50	; 0x32
   65618:	mov	r0, r4
   6561c:	add	r2, r5, r2
   65620:	bl	26ab4 <fputs@plt+0x15a10>
   65624:	add	r3, r8, #8
   65628:	add	r2, r5, #8
   6562c:	str	r7, [sp]
   65630:	mov	r1, #79	; 0x4f
   65634:	mov	r0, r4
   65638:	bl	2654c <fputs@plt+0x154a8>
   6563c:	mov	r1, #144	; 0x90
   65640:	mov	r0, r4
   65644:	bl	18814 <fputs@plt+0x7770>
   65648:	mov	r8, #7
   6564c:	mvn	r3, #0
   65650:	mov	r2, #1
   65654:	mov	r1, #37	; 0x25
   65658:	mov	r0, r4
   6565c:	bl	26ab4 <fputs@plt+0x15a10>
   65660:	mov	r1, r7
   65664:	mov	r0, r4
   65668:	ldr	r2, [r6]
   6566c:	bl	266a0 <fputs@plt+0x155fc>
   65670:	mov	r3, #2
   65674:	mov	r2, r7
   65678:	str	r8, [sp]
   6567c:	mov	r1, #94	; 0x5e
   65680:	mov	r0, r4
   65684:	bl	2654c <fputs@plt+0x154a8>
   65688:	mov	r3, #1
   6568c:	mov	r2, r8
   65690:	mov	r1, #33	; 0x21
   65694:	mov	r0, r4
   65698:	bl	26ab4 <fputs@plt+0x15a10>
   6569c:	add	r5, r5, #1
   656a0:	ldr	r6, [r6, #20]
   656a4:	b	655c8 <fputs@plt+0x54524>
   656a8:	mov	r3, r5
   656ac:	mov	r2, #0
   656b0:	mov	r1, #22
   656b4:	mov	r0, r4
   656b8:	bl	26ab4 <fputs@plt+0x15a10>
   656bc:	add	r5, r5, #1
   656c0:	ldr	r6, [r6, #20]
   656c4:	b	65530 <fputs@plt+0x5448c>
   656c8:	ldrsh	r3, [r8, #32]
   656cc:	cmp	r3, r5
   656d0:	beq	657c0 <fputs@plt+0x5471c>
   656d4:	ldr	r3, [r8, #4]
   656d8:	add	r3, r3, r5, lsl #4
   656dc:	ldrb	r3, [r3, #12]
   656e0:	cmp	r3, #0
   656e4:	beq	657c0 <fputs@plt+0x5471c>
   656e8:	mov	r3, #3
   656ec:	mov	r1, r8
   656f0:	ldr	r2, [sp, #96]	; 0x60
   656f4:	mov	r0, r4
   656f8:	str	r3, [sp]
   656fc:	mov	r3, r5
   65700:	bl	376c4 <fputs@plt+0x26620>
   65704:	mov	r1, #128	; 0x80
   65708:	mov	r0, r4
   6570c:	bl	18814 <fputs@plt+0x7770>
   65710:	mov	r2, #3
   65714:	mov	r1, #77	; 0x4d
   65718:	mov	r0, r4
   6571c:	bl	26a50 <fputs@plt+0x159ac>
   65720:	mov	r7, r0
   65724:	mvn	r3, #0
   65728:	mov	r2, #1
   6572c:	mov	r1, #37	; 0x25
   65730:	mov	r0, r4
   65734:	bl	26ab4 <fputs@plt+0x15a10>
   65738:	ldrd	r2, [r8]
   6573c:	mov	r0, sl
   65740:	ldr	r1, [pc, #-3492]	; 649a4 <fputs@plt+0x53900>
   65744:	ldr	r3, [r3, r5, lsl #4]
   65748:	bl	36660 <fputs@plt+0x255bc>
   6574c:	mov	r2, #0
   65750:	mvn	r3, #0
   65754:	mov	r1, #97	; 0x61
   65758:	str	r2, [sp]
   6575c:	stmib	sp, {r0, r3}
   65760:	mov	r3, #3
   65764:	mov	r0, r4
   65768:	bl	2666c <fputs@plt+0x155c8>
   6576c:	mov	r3, #1
   65770:	mov	r2, #3
   65774:	mov	r1, #33	; 0x21
   65778:	mov	r0, r4
   6577c:	bl	26ab4 <fputs@plt+0x15a10>
   65780:	mov	r2, #1
   65784:	mov	r1, #138	; 0x8a
   65788:	mov	r0, r4
   6578c:	bl	26a50 <fputs@plt+0x159ac>
   65790:	mov	r3, r0
   65794:	mov	r1, #21
   65798:	mov	r0, r4
   6579c:	str	r3, [sp, #40]	; 0x28
   657a0:	bl	265c0 <fputs@plt+0x1551c>
   657a4:	mov	r1, r7
   657a8:	mov	r0, r4
   657ac:	bl	1b664 <fputs@plt+0xa5c0>
   657b0:	ldr	r3, [sp, #40]	; 0x28
   657b4:	mov	r0, r4
   657b8:	mov	r1, r3
   657bc:	bl	1b664 <fputs@plt+0xa5c0>
   657c0:	add	r5, r5, #1
   657c4:	b	65568 <fputs@plt+0x544c4>
   657c8:	ldr	r0, [r4, #24]
   657cc:	bl	2644c <fputs@plt+0x153a8>
   657d0:	ldr	r3, [sp, #56]	; 0x38
   657d4:	mov	r7, r0
   657d8:	cmp	r5, r3
   657dc:	beq	65a1c <fputs@plt+0x54978>
   657e0:	ldr	r3, [sp, #48]	; 0x30
   657e4:	mov	r1, r5
   657e8:	mov	r0, r9
   657ec:	str	r6, [sp, #8]
   657f0:	mov	r6, #3
   657f4:	ldr	r2, [sp, #96]	; 0x60
   657f8:	str	r3, [sp, #12]
   657fc:	add	r3, sp, #104	; 0x68
   65800:	str	r3, [sp, #4]
   65804:	mov	r3, #0
   65808:	str	r3, [sp]
   6580c:	bl	4e1b8 <fputs@plt+0x3d114>
   65810:	ldr	r2, [sp, #40]	; 0x28
   65814:	mov	r3, #1
   65818:	mov	r1, #37	; 0x25
   6581c:	str	r0, [sp, #48]	; 0x30
   65820:	mov	r0, r4
   65824:	add	r2, r2, #8
   65828:	bl	26ab4 <fputs@plt+0x15a10>
   6582c:	ldrh	r3, [r5, #52]	; 0x34
   65830:	mov	r0, r4
   65834:	ldr	r1, [sp, #40]	; 0x28
   65838:	ldr	r2, [sp, #100]	; 0x64
   6583c:	str	r3, [sp, #4]
   65840:	ldr	r3, [sp, #48]	; 0x30
   65844:	add	r2, r1, r2
   65848:	mov	r1, #69	; 0x45
   6584c:	str	r3, [sp]
   65850:	mov	r3, r7
   65854:	bl	26634 <fputs@plt+0x15590>
   65858:	mov	r7, r0
   6585c:	mvn	r3, #0
   65860:	mov	r2, #1
   65864:	mov	r1, #37	; 0x25
   65868:	mov	r0, r4
   6586c:	bl	26ab4 <fputs@plt+0x15a10>
   65870:	ldr	r2, [pc, #-3792]	; 649a8 <fputs@plt+0x53904>
   65874:	mov	r1, #3
   65878:	mov	r0, r4
   6587c:	bl	266a0 <fputs@plt+0x155fc>
   65880:	mov	r3, r6
   65884:	mov	r2, #7
   65888:	str	r6, [sp]
   6588c:	mov	r1, #94	; 0x5e
   65890:	mov	r0, r4
   65894:	bl	2654c <fputs@plt+0x154a8>
   65898:	ldr	r2, [pc, #-3828]	; 649ac <fputs@plt+0x53908>
   6589c:	mov	r1, #4
   658a0:	mov	r0, r4
   658a4:	bl	266a0 <fputs@plt+0x155fc>
   658a8:	mov	r3, r6
   658ac:	mov	r2, #4
   658b0:	str	r6, [sp]
   658b4:	mov	r1, #94	; 0x5e
   658b8:	mov	r0, r4
   658bc:	bl	2654c <fputs@plt+0x154a8>
   658c0:	mov	r1, #4
   658c4:	mov	r0, r4
   658c8:	ldr	r2, [r5]
   658cc:	bl	266a0 <fputs@plt+0x155fc>
   658d0:	mov	r3, r6
   658d4:	mov	r2, #4
   658d8:	str	r6, [sp]
   658dc:	mov	r1, #94	; 0x5e
   658e0:	str	r0, [sp, #68]	; 0x44
   658e4:	mov	r0, r4
   658e8:	bl	2654c <fputs@plt+0x154a8>
   658ec:	mov	r3, #1
   658f0:	mov	r2, r6
   658f4:	mov	r1, #33	; 0x21
   658f8:	mov	r0, r4
   658fc:	bl	26ab4 <fputs@plt+0x15a10>
   65900:	mov	r2, #1
   65904:	mov	r1, #138	; 0x8a
   65908:	mov	r0, r4
   6590c:	bl	26a50 <fputs@plt+0x159ac>
   65910:	mov	r1, #21
   65914:	str	r0, [sp, #72]	; 0x48
   65918:	mov	r0, r4
   6591c:	bl	265c0 <fputs@plt+0x1551c>
   65920:	mov	r1, r7
   65924:	mov	r0, r4
   65928:	bl	1b664 <fputs@plt+0xa5c0>
   6592c:	ldrb	r3, [r5, #54]	; 0x36
   65930:	cmp	r3, #0
   65934:	beq	659f0 <fputs@plt+0x5494c>
   65938:	ldr	r0, [r4, #24]
   6593c:	mov	r6, #0
   65940:	bl	2644c <fputs@plt+0x153a8>
   65944:	mov	r7, r0
   65948:	ldrh	r3, [r5, #50]	; 0x32
   6594c:	cmp	r3, r6
   65950:	bgt	65a30 <fputs@plt+0x5498c>
   65954:	ldr	r3, [sp, #40]	; 0x28
   65958:	mov	r1, #7
   6595c:	mov	r0, r4
   65960:	ldr	r2, [sp, #100]	; 0x64
   65964:	add	r2, r3, r2
   65968:	bl	26a50 <fputs@plt+0x159ac>
   6596c:	mov	r6, r0
   65970:	mov	r1, r7
   65974:	mov	r0, r4
   65978:	bl	26c6c <fputs@plt+0x15bc8>
   6597c:	mov	r1, r6
   65980:	mov	r0, r4
   65984:	bl	1b664 <fputs@plt+0xa5c0>
   65988:	ldrh	r3, [r5, #50]	; 0x32
   6598c:	mov	r0, r4
   65990:	ldr	r1, [sp, #40]	; 0x28
   65994:	ldr	r2, [sp, #100]	; 0x64
   65998:	str	r3, [sp, #4]
   6599c:	ldr	r3, [sp, #48]	; 0x30
   659a0:	add	r2, r1, r2
   659a4:	mov	r1, #115	; 0x73
   659a8:	str	r3, [sp]
   659ac:	mov	r3, r7
   659b0:	bl	26634 <fputs@plt+0x15590>
   659b4:	mvn	r3, #0
   659b8:	mov	r2, #1
   659bc:	mov	r1, #37	; 0x25
   659c0:	mov	r0, r4
   659c4:	bl	26ab4 <fputs@plt+0x15a10>
   659c8:	ldr	r2, [pc, #1244]	; 65eac <fputs@plt+0x54e08>
   659cc:	mov	r1, #3
   659d0:	mov	r0, r4
   659d4:	bl	266a0 <fputs@plt+0x155fc>
   659d8:	mov	r0, r4
   659dc:	ldr	r1, [sp, #68]	; 0x44
   659e0:	bl	26c6c <fputs@plt+0x15bc8>
   659e4:	mov	r1, r7
   659e8:	mov	r0, r4
   659ec:	bl	14554 <fputs@plt+0x34b0>
   659f0:	mov	r0, r4
   659f4:	ldr	r1, [sp, #72]	; 0x48
   659f8:	bl	1b664 <fputs@plt+0xa5c0>
   659fc:	ldr	r1, [sp, #104]	; 0x68
   65a00:	cmp	r1, #0
   65a04:	beq	65a18 <fputs@plt+0x54974>
   65a08:	ldr	r0, [r9, #8]
   65a0c:	bl	14554 <fputs@plt+0x34b0>
   65a10:	mov	r0, r9
   65a14:	bl	1933c <fputs@plt+0x8298>
   65a18:	mov	r6, r5
   65a1c:	ldr	r3, [sp, #40]	; 0x28
   65a20:	ldr	r5, [r5, #20]
   65a24:	add	r3, r3, #1
   65a28:	str	r3, [sp, #40]	; 0x28
   65a2c:	b	65588 <fputs@plt+0x544e4>
   65a30:	ldr	r2, [r5, #4]
   65a34:	lsl	r3, r6, #1
   65a38:	ldrsh	r2, [r2, r3]
   65a3c:	cmp	r2, #0
   65a40:	blt	65a58 <fputs@plt+0x549b4>
   65a44:	ldr	r3, [r8, #4]
   65a48:	add	r3, r3, r2, lsl #4
   65a4c:	ldrb	r3, [r3, #12]
   65a50:	cmp	r3, #0
   65a54:	bne	65a70 <fputs@plt+0x549cc>
   65a58:	ldr	r2, [sp, #48]	; 0x30
   65a5c:	mov	r3, r7
   65a60:	mov	r1, #76	; 0x4c
   65a64:	mov	r0, r4
   65a68:	add	r2, r2, r6
   65a6c:	bl	26ab4 <fputs@plt+0x15a10>
   65a70:	add	r6, r6, #1
   65a74:	b	65948 <fputs@plt+0x548a4>
   65a78:	cmp	fp, #0
   65a7c:	bne	65aac <fputs@plt+0x54a08>
   65a80:	mov	r0, r9
   65a84:	bl	5c738 <fputs@plt+0x4b694>
   65a88:	cmp	r0, #0
   65a8c:	bne	639bc <fputs@plt+0x52918>
   65a90:	ldr	r3, [r9]
   65a94:	ldr	r1, [pc, #1044]	; 65eb0 <fputs@plt+0x54e0c>
   65a98:	ldrb	r8, [r3, #66]	; 0x42
   65a9c:	ldr	r3, [pc, #1040]	; 65eb4 <fputs@plt+0x54e10>
   65aa0:	add	r8, r3, r8, lsl #3
   65aa4:	ldr	r2, [r8, #-3424]	; 0xfffff2a0
   65aa8:	b	63d78 <fputs@plt+0x52cd4>
   65aac:	ldr	r5, [sl, #16]
   65ab0:	ldr	r3, [r5, #12]
   65ab4:	ldrh	r3, [r3, #78]	; 0x4e
   65ab8:	and	r3, r3, #5
   65abc:	cmp	r3, #1
   65ac0:	ldrne	r4, [pc, #1008]	; 65eb8 <fputs@plt+0x54e14>
   65ac4:	beq	639bc <fputs@plt+0x52918>
   65ac8:	ldr	r1, [r4]
   65acc:	cmp	r1, #0
   65ad0:	bne	65ae8 <fputs@plt+0x54a44>
   65ad4:	mov	r2, fp
   65ad8:	ldr	r1, [pc, #988]	; 65ebc <fputs@plt+0x54e18>
   65adc:	mov	r0, r9
   65ae0:	bl	2f1dc <fputs@plt+0x1e138>
   65ae4:	b	639bc <fputs@plt+0x52918>
   65ae8:	mov	r0, fp
   65aec:	bl	1233c <fputs@plt+0x1298>
   65af0:	cmp	r0, #0
   65af4:	bne	65b14 <fputs@plt+0x54a70>
   65af8:	ldrb	r3, [r4, #4]
   65afc:	cmp	r3, #0
   65b00:	moveq	r3, #2
   65b04:	strb	r3, [sl, #66]	; 0x42
   65b08:	ldr	r2, [r5, #12]
   65b0c:	strb	r3, [r2, #77]	; 0x4d
   65b10:	b	639bc <fputs@plt+0x52918>
   65b14:	add	r4, r4, #8
   65b18:	b	65ac8 <fputs@plt+0x54a24>
   65b1c:	ldr	r2, [pc, #912]	; 65eb4 <fputs@plt+0x54e10>
   65b20:	mov	r0, r4
   65b24:	ldr	r1, [sp, #32]
   65b28:	mla	r8, r3, r8, r2
   65b2c:	ldr	r5, [r8, #-3344]	; 0xfffff2f0
   65b30:	bl	145ac <fputs@plt+0x3508>
   65b34:	cmp	fp, #0
   65b38:	ldr	r2, [pc, #896]	; 65ec0 <fputs@plt+0x54e1c>
   65b3c:	beq	65b7c <fputs@plt+0x54ad8>
   65b40:	ldr	r3, [sp, #40]	; 0x28
   65b44:	tst	r3, #2
   65b48:	bne	65b7c <fputs@plt+0x54ad8>
   65b4c:	sub	r2, r2, #12
   65b50:	mov	r1, #2
   65b54:	bl	27694 <fputs@plt+0x165f0>
   65b58:	ldr	r3, [sp, #32]
   65b5c:	mov	r4, r0
   65b60:	mov	r0, fp
   65b64:	str	r3, [r4, #4]
   65b68:	str	r3, [r4, #24]
   65b6c:	str	r5, [r4, #28]
   65b70:	bl	12f8c <fputs@plt+0x1ee8>
   65b74:	str	r0, [r4, #32]
   65b78:	b	639bc <fputs@plt+0x52918>
   65b7c:	sub	r2, r2, #4
   65b80:	mov	r1, #3
   65b84:	mov	r0, r4
   65b88:	bl	27694 <fputs@plt+0x165f0>
   65b8c:	ldr	r3, [sp, #32]
   65b90:	mov	r1, #1
   65b94:	str	r3, [r0, #4]
   65b98:	str	r3, [r0, #24]
   65b9c:	str	r5, [r0, #32]
   65ba0:	mov	r0, r4
   65ba4:	bl	1dad8 <fputs@plt+0xca34>
   65ba8:	mvn	r3, #0
   65bac:	mov	r2, #0
   65bb0:	mov	r1, r2
   65bb4:	mov	r0, r4
   65bb8:	str	r3, [sp]
   65bbc:	ldr	r3, [sp, #44]	; 0x2c
   65bc0:	bl	25b1c <fputs@plt+0x14a78>
   65bc4:	ldrb	r3, [r4, #89]	; 0x59
   65bc8:	bfc	r3, #3, #1
   65bcc:	strb	r3, [r4, #89]	; 0x59
   65bd0:	b	639bc <fputs@plt+0x52918>
   65bd4:	ldr	r3, [pc, #744]	; 65ec4 <fputs@plt+0x54e20>
   65bd8:	mov	r1, #1
   65bdc:	add	r2, sp, #104	; 0x68
   65be0:	mov	r0, r4
   65be4:	str	r1, [r9, #76]	; 0x4c
   65be8:	ldr	r6, [pc, #728]	; 65ec8 <fputs@plt+0x54e24>
   65bec:	str	r3, [sp, #104]	; 0x68
   65bf0:	bl	25b64 <fputs@plt+0x14ac0>
   65bf4:	ldr	r2, [r6, r5, lsl #2]
   65bf8:	cmp	r2, #0
   65bfc:	beq	65bc4 <fputs@plt+0x54b20>
   65c00:	mov	r1, #1
   65c04:	mov	r0, r4
   65c08:	bl	266a0 <fputs@plt+0x155fc>
   65c0c:	mov	r3, #1
   65c10:	add	r5, r5, #1
   65c14:	mov	r2, r3
   65c18:	mov	r1, #33	; 0x21
   65c1c:	mov	r0, r4
   65c20:	bl	26ab4 <fputs@plt+0x15a10>
   65c24:	cmp	r5, #3
   65c28:	beq	65bc4 <fputs@plt+0x54b20>
   65c2c:	b	65bf4 <fputs@plt+0x54b50>
   65c30:	ldr	r3, [r7]
   65c34:	cmp	r3, #0
   65c38:	ldr	r3, [sp, #32]
   65c3c:	moveq	r3, #10
   65c40:	cmp	fp, #0
   65c44:	str	r3, [sp, #32]
   65c48:	beq	65c90 <fputs@plt+0x54bec>
   65c4c:	ldr	r1, [pc, #632]	; 65ecc <fputs@plt+0x54e28>
   65c50:	mov	r0, fp
   65c54:	bl	1233c <fputs@plt+0x1298>
   65c58:	cmp	r0, #0
   65c5c:	moveq	r5, #1
   65c60:	beq	65c90 <fputs@plt+0x54bec>
   65c64:	ldr	r1, [pc, #612]	; 65ed0 <fputs@plt+0x54e2c>
   65c68:	mov	r0, fp
   65c6c:	bl	1233c <fputs@plt+0x1298>
   65c70:	cmp	r0, #0
   65c74:	moveq	r5, #2
   65c78:	beq	65c90 <fputs@plt+0x54bec>
   65c7c:	ldr	r1, [pc, #592]	; 65ed4 <fputs@plt+0x54e30>
   65c80:	mov	r0, fp
   65c84:	bl	1233c <fputs@plt+0x1298>
   65c88:	cmp	r0, #0
   65c8c:	moveq	r5, #3
   65c90:	mov	r6, #3
   65c94:	mov	r7, #1
   65c98:	ldr	r2, [pc, #568]	; 65ed8 <fputs@plt+0x54e34>
   65c9c:	mov	r1, #3
   65ca0:	mov	r0, r4
   65ca4:	bl	25b64 <fputs@plt+0x14ac0>
   65ca8:	mov	r3, r5
   65cac:	mov	r1, #8
   65cb0:	str	r6, [r9, #76]	; 0x4c
   65cb4:	mov	r0, r4
   65cb8:	str	r7, [sp]
   65cbc:	ldr	r2, [sp, #32]
   65cc0:	bl	2654c <fputs@plt+0x154a8>
   65cc4:	mov	r3, r6
   65cc8:	mov	r2, r7
   65ccc:	b	63e14 <fputs@plt+0x52d70>
   65cd0:	cmp	fp, #0
   65cd4:	beq	65cec <fputs@plt+0x54c48>
   65cd8:	mov	r0, fp
   65cdc:	bl	12f8c <fputs@plt+0x1ee8>
   65ce0:	mov	r1, r0
   65ce4:	mov	r0, sl
   65ce8:	bl	46d2c <fputs@plt+0x35c88>
   65cec:	ldr	r3, [pc, #488]	; 65edc <fputs@plt+0x54e38>
   65cf0:	ldr	r2, [sl, #220]	; 0xdc
   65cf4:	ldr	r1, [pc, #484]	; 65ee0 <fputs@plt+0x54e3c>
   65cf8:	cmp	r2, r3
   65cfc:	ldreq	r2, [sl, #224]	; 0xe0
   65d00:	movne	r2, #0
   65d04:	movne	r3, #0
   65d08:	asreq	r3, r2, #31
   65d0c:	b	63b60 <fputs@plt+0x52abc>
   65d10:	mov	r0, sl
   65d14:	bl	467ec <fputs@plt+0x35748>
   65d18:	b	639bc <fputs@plt+0x52918>
   65d1c:	cmp	fp, #0
   65d20:	beq	65d38 <fputs@plt+0x54c94>
   65d24:	mov	r0, fp
   65d28:	bl	12f8c <fputs@plt+0x1ee8>
   65d2c:	mov	r1, r0
   65d30:	mov	r0, sl
   65d34:	bl	46a9c <fputs@plt+0x359f8>
   65d38:	ldr	r2, [sl, #428]	; 0x1ac
   65d3c:	ldr	r1, [pc, #416]	; 65ee4 <fputs@plt+0x54e40>
   65d40:	asr	r3, r2, #31
   65d44:	b	63b60 <fputs@plt+0x52abc>
   65d48:	cmp	fp, #0
   65d4c:	beq	65d6c <fputs@plt+0x54cc8>
   65d50:	add	r1, sp, #104	; 0x68
   65d54:	mov	r0, fp
   65d58:	bl	1a6e8 <fputs@plt+0x9644>
   65d5c:	cmp	r0, #0
   65d60:	bne	65d6c <fputs@plt+0x54cc8>
   65d64:	ldrd	r0, [sp, #104]	; 0x68
   65d68:	bl	38ddc <fputs@plt+0x27d38>
   65d6c:	mvn	r0, #0
   65d70:	mvn	r1, #0
   65d74:	bl	38ddc <fputs@plt+0x27d38>
   65d78:	mov	r3, r1
   65d7c:	mov	r2, r0
   65d80:	ldr	r1, [pc, #352]	; 65ee8 <fputs@plt+0x54e44>
   65d84:	b	63b60 <fputs@plt+0x52abc>
   65d88:	cmp	fp, #0
   65d8c:	beq	65dc4 <fputs@plt+0x54d20>
   65d90:	add	r1, sp, #104	; 0x68
   65d94:	mov	r0, fp
   65d98:	bl	1a6e8 <fputs@plt+0x9644>
   65d9c:	cmp	r0, #0
   65da0:	bne	65dc4 <fputs@plt+0x54d20>
   65da4:	ldrd	r2, [sp, #104]	; 0x68
   65da8:	cmp	r2, #0
   65dac:	sbcs	r1, r3, #0
   65db0:	blt	65dc4 <fputs@plt+0x54d20>
   65db4:	bic	r2, r2, #-2147483648	; 0x80000000
   65db8:	mov	r1, #11
   65dbc:	mov	r0, sl
   65dc0:	bl	46ff8 <fputs@plt+0x35f54>
   65dc4:	ldr	r2, [sl, #136]	; 0x88
   65dc8:	ldr	r1, [pc, #284]	; 65eec <fputs@plt+0x54e48>
   65dcc:	asr	r3, r2, #31
   65dd0:	b	63b60 <fputs@plt+0x52abc>
   65dd4:	ldr	r3, [sp, #60]	; 0x3c
   65dd8:	ldrb	r3, [r3, #-3]
   65ddc:	tst	r3, #1
   65de0:	str	r3, [sp, #40]	; 0x28
   65de4:	beq	65df8 <fputs@plt+0x54d54>
   65de8:	mov	r0, r9
   65dec:	bl	5c738 <fputs@plt+0x4b694>
   65df0:	cmp	r0, #0
   65df4:	bne	639bc <fputs@plt+0x52918>
   65df8:	ldr	r1, [pc, #180]	; 65eb4 <fputs@plt+0x54e10>
   65dfc:	mov	r3, #12
   65e00:	mla	r2, r3, r8, r1
   65e04:	str	r1, [sp, #56]	; 0x38
   65e08:	ldrb	r2, [r2, #-3348]	; 0xfffff2ec
   65e0c:	cmp	r2, #36	; 0x24
   65e10:	ldrls	pc, [pc, r2, lsl #2]
   65e14:	b	65d1c <fputs@plt+0x54c78>
   65e18:	andeq	r5, r6, ip, lsl fp
   65e1c:	strdeq	r3, [r6], -r0
   65e20:	strdeq	r4, [r6], -ip
   65e24:	andeq	r5, r6, ip, lsl sp
   65e28:	andeq	r4, r6, r8, lsl #1
   65e2c:	strheq	r4, [r6], -ip
   65e30:	andeq	r5, r6, r8, ror r0
   65e34:	andeq	r4, r6, ip, lsr sl
   65e38:	ldrdeq	r5, [r6], -r4
   65e3c:	andeq	r5, r6, ip, lsl sp
   65e40:			; <UNDEFINED> instruction: 0x000649b0
   65e44:	muleq	r6, r0, sl
   65e48:	andeq	r5, r6, r8, ror sl
   65e4c:	ldrdeq	r4, [r6], -r0
   65e50:	andeq	r4, r6, r4, lsr #21
   65e54:	ldrdeq	r3, [r6], -r4
   65e58:	andeq	r4, r6, ip, lsr #13
   65e5c:			; <UNDEFINED> instruction: 0x000647b8
   65e60:	andeq	r5, r6, r0, asr #2
   65e64:	andeq	r3, r6, r4, lsl #27
   65e68:	andeq	r3, r6, r4, ror lr
   65e6c:	andeq	r5, r6, ip, lsl sp
   65e70:	andeq	r3, r6, r4, asr #25
   65e74:	andeq	r3, r6, r4, lsl ip
   65e78:	muleq	r6, ip, r1
   65e7c:	andeq	r3, r6, ip, lsr fp
   65e80:	andeq	r3, r6, r0, lsr #23
   65e84:	andeq	r5, r6, r0, lsl sp
   65e88:	andeq	r5, r6, r8, asr #26
   65e8c:	andeq	r4, r6, ip, asr #11
   65e90:	andeq	r4, r6, r4, lsr #7
   65e94:	andeq	r4, r6, ip, lsl #9
   65e98:	andeq	r4, r6, r4, lsl #5
   65e9c:	andeq	r4, r6, r4, lsl #6
   65ea0:	andeq	r5, r6, r8, lsl #27
   65ea4:	ldrdeq	r5, [r6], -r0
   65ea8:	andeq	r5, r6, r0, lsr ip
   65eac:	andeq	r7, r7, r8, lsr #6
   65eb0:	andeq	r7, r7, r3, ror #6
   65eb4:	andeq	r3, r7, r8, lsl #9
   65eb8:	andeq	r2, r7, r8, lsr #14
   65ebc:	andeq	r7, r7, lr, lsr #7
   65ec0:	muleq	r7, r8, sl
   65ec4:	andeq	r7, r7, ip, ror #6
   65ec8:	andeq	r2, r7, ip, asr #32
   65ecc:	andeq	r8, r7, r4, lsl #25
   65ed0:	andeq	r7, r7, fp, ror r3
   65ed4:	andeq	r4, r7, r4, ror #30
   65ed8:	andeq	sl, r8, r4, asr #26
   65edc:	andeq	r6, r4, r8, asr #28
   65ee0:	andeq	r7, r7, r3, lsl #7
   65ee4:	strdeq	r8, [r7], -r6
   65ee8:	muleq	r7, r6, r3
   65eec:	andeq	r7, r7, r6, lsr #7
   65ef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65ef4:	sub	sp, sp, #132	; 0x84
   65ef8:	mov	fp, r0
   65efc:	str	r1, [sp, #68]	; 0x44
   65f00:	add	r1, sp, #80	; 0x50
   65f04:	stm	r1, {r2, r3}
   65f08:	ldr	r3, [r0]
   65f0c:	cmp	r3, #0
   65f10:	movlt	r3, #0
   65f14:	strlt	r3, [r0]
   65f18:	strhlt	r3, [r0, #8]
   65f1c:	strblt	r3, [r0, #10]
   65f20:	ldr	r3, [sp, #168]	; 0xa8
   65f24:	str	r3, [r0, #4]
   65f28:	ldr	r7, [fp]
   65f2c:	movw	r2, #974	; 0x3ce
   65f30:	ldrb	r4, [sp, #68]	; 0x44
   65f34:	lsl	r6, r7, #4
   65f38:	add	r3, fp, r6
   65f3c:	ldrh	r3, [r3, #8]
   65f40:	cmp	r3, r2
   65f44:	bgt	65fdc <fputs@plt+0x54f38>
   65f48:	ldr	r2, [pc, #4056]	; 66f28 <fputs@plt+0x55e84>
   65f4c:	lsl	r3, r3, #1
   65f50:	mov	r1, r4
   65f54:	movw	lr, #1498	; 0x5da
   65f58:	ldr	ip, [pc, #4044]	; 66f2c <fputs@plt+0x55e88>
   65f5c:	ldrsh	r2, [r2, r3]
   65f60:	cmn	r2, #72	; 0x48
   65f64:	bne	65f70 <fputs@plt+0x54ecc>
   65f68:	ldr	r2, [pc, #4032]	; 66f30 <fputs@plt+0x55e8c>
   65f6c:	b	65fd8 <fputs@plt+0x54f34>
   65f70:	add	r0, r2, r1
   65f74:	cmp	r0, lr
   65f78:	bhi	65f8c <fputs@plt+0x54ee8>
   65f7c:	add	r5, ip, r0
   65f80:	ldrb	r5, [r5, #-776]	; 0xfffffcf8
   65f84:	cmp	r5, r1
   65f88:	beq	66018 <fputs@plt+0x54f74>
   65f8c:	cmp	r1, #0
   65f90:	beq	65f68 <fputs@plt+0x54ec4>
   65f94:	cmp	r1, #69	; 0x45
   65f98:	bhi	65fac <fputs@plt+0x54f08>
   65f9c:	add	r1, ip, r1
   65fa0:	ldrb	r1, [r1, #723]	; 0x2d3
   65fa4:	cmp	r1, #0
   65fa8:	bne	65f60 <fputs@plt+0x54ebc>
   65fac:	add	r2, r2, #70	; 0x46
   65fb0:	movw	r1, #1498	; 0x5da
   65fb4:	cmp	r2, r1
   65fb8:	bhi	65f68 <fputs@plt+0x54ec4>
   65fbc:	ldr	r1, [pc, #3944]	; 66f2c <fputs@plt+0x55e88>
   65fc0:	add	r1, r1, r2
   65fc4:	ldrb	r1, [r1, #-776]	; 0xfffffcf8
   65fc8:	cmp	r1, #70	; 0x46
   65fcc:	bne	65f68 <fputs@plt+0x54ec4>
   65fd0:	ldr	r3, [pc, #3932]	; 66f34 <fputs@plt+0x55e90>
   65fd4:	lsl	r2, r2, #1
   65fd8:	ldrh	r3, [r3, r2]
   65fdc:	movw	r2, #974	; 0x3ce
   65fe0:	cmp	r3, r2
   65fe4:	bhi	6604c <fputs@plt+0x54fa8>
   65fe8:	cmp	r3, #440	; 0x1b8
   65fec:	add	r7, r7, #1
   65ff0:	ldrd	r0, [sp, #80]	; 0x50
   65ff4:	addcs	r3, r3, #324	; 0x144
   65ff8:	addcs	r3, r3, #2
   65ffc:	cmp	r7, #99	; 0x63
   66000:	str	r7, [fp]
   66004:	ble	66028 <fputs@plt+0x54f84>
   66008:	mov	r0, fp
   6600c:	bl	2f254 <fputs@plt+0x1e1b0>
   66010:	add	sp, sp, #132	; 0x84
   66014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66018:	ldr	r3, [pc, #3860]	; 66f34 <fputs@plt+0x55e90>
   6601c:	lsl	r0, r0, #1
   66020:	ldrh	r3, [r3, r0]
   66024:	b	65fdc <fputs@plt+0x54f38>
   66028:	lsl	r7, r7, #4
   6602c:	add	r2, fp, r7
   66030:	add	r7, r7, #12
   66034:	strh	r3, [r2, #8]
   66038:	add	r3, fp, r7
   6603c:	strb	r4, [r2, #10]
   66040:	str	r0, [fp, r7]
   66044:	str	r1, [r3, #4]
   66048:	b	66010 <fputs@plt+0x54f6c>
   6604c:	movw	r2, #1300	; 0x514
   66050:	ldr	r5, [fp, #4]
   66054:	cmp	r3, r2
   66058:	bhi	6a7dc <fputs@plt+0x59738>
   6605c:	sub	r3, r3, #972	; 0x3cc
   66060:	cmp	r7, #98	; 0x62
   66064:	sub	r3, r3, #3
   66068:	add	r4, r6, #8
   6606c:	add	r4, fp, r4
   66070:	str	r3, [sp, #44]	; 0x2c
   66074:	ldr	r3, [pc, #3760]	; 66f2c <fputs@plt+0x55e88>
   66078:	ldr	r2, [sp, #44]	; 0x2c
   6607c:	add	r3, r3, r2, lsl #1
   66080:	ldrb	r2, [r3, #3793]	; 0xed1
   66084:	movle	r3, #0
   66088:	movgt	r3, #1
   6608c:	cmp	r2, #0
   66090:	movne	r3, #0
   66094:	cmp	r3, #0
   66098:	beq	660c0 <fputs@plt+0x5501c>
   6609c:	mov	r0, fp
   660a0:	bl	2f254 <fputs@plt+0x1e1b0>
   660a4:	ldr	r3, [sp, #68]	; 0x44
   660a8:	cmp	r3, #251	; 0xfb
   660ac:	beq	66010 <fputs@plt+0x54f6c>
   660b0:	ldr	r3, [fp]
   660b4:	cmp	r3, #0
   660b8:	bge	65f28 <fputs@plt+0x54e84>
   660bc:	b	66010 <fputs@plt+0x54f6c>
   660c0:	ldr	r2, [sp, #44]	; 0x2c
   660c4:	movw	r3, #269	; 0x10d
   660c8:	cmp	r2, r3
   660cc:	ldrls	pc, [pc, r2, lsl #2]
   660d0:	b	66514 <fputs@plt+0x55470>
   660d4:	andeq	r6, r6, ip, lsl #10
   660d8:	andeq	r6, r6, ip, lsl #11
   660dc:	muleq	r6, r8, r5
   660e0:	andeq	r6, r6, r8, ror #17
   660e4:	andeq	r6, r6, r8, ror r9
   660e8:	andeq	r6, r6, r4, lsl #19
   660ec:	andeq	r6, r6, r4, lsl #19
   660f0:	andeq	r6, r6, r4, lsl #19
   660f4:	muleq	r6, r4, r9
   660f8:	muleq	r6, r4, r9
   660fc:	ldrdeq	r6, [r6], -r4
   66100:	andeq	r6, r6, r8, lsl sl
   66104:	andeq	r6, r6, r0, lsr sl
   66108:	andeq	r6, r6, r8, asr #20
   6610c:	andeq	r6, r6, r0, ror #20
   66110:	muleq	r6, r0, sl
   66114:			; <UNDEFINED> instruction: 0x00066ab0
   66118:			; <UNDEFINED> instruction: 0x00066abc
   6611c:	andeq	r6, r6, r8, asr #21
   66120:			; <UNDEFINED> instruction: 0x00066ab0
   66124:	ldrdeq	r6, [r6], -r8
   66128:	strdeq	r6, [r6], -ip
   6612c:			; <UNDEFINED> instruction: 0x00066ab0
   66130:	andeq	r6, r6, ip, lsr #22
   66134:	andeq	r6, r6, ip, ror fp
   66138:	andeq	r6, r6, r0, lsr sp
   6613c:	andeq	r6, r6, r0, asr #26
   66140:	andeq	r6, r6, ip, asr sp
   66144:	andeq	r6, r6, r8, ror sp
   66148:	muleq	r6, r8, sp
   6614c:			; <UNDEFINED> instruction: 0x00066db0
   66150:	andeq	r6, r6, r4, asr #27
   66154:			; <UNDEFINED> instruction: 0x00066db0
   66158:	ldrdeq	r6, [r6], -r4
   6615c:	andeq	r6, r6, r8, lsl lr
   66160:	andeq	r6, r6, r4, asr #28
   66164:	andeq	r6, r6, r4, ror lr
   66168:	muleq	r6, r8, lr
   6616c:	ldrdeq	r6, [r6], -r0
   66170:	andeq	r6, r6, r0, ror #29
   66174:	andeq	r6, r6, r4, lsl #30
   66178:	andeq	r6, r6, r0, ror pc
   6617c:			; <UNDEFINED> instruction: 0x00066ab0
   66180:	andeq	r6, r6, r8, asr #21
   66184:	andeq	r7, r6, r0, lsl r0
   66188:	andeq	r7, r6, ip, lsl r0
   6618c:	andeq	r7, r6, ip, lsr r0
   66190:	andeq	r7, r6, ip, asr #32
   66194:	andeq	r7, r6, ip, asr r0
   66198:	andeq	r7, r6, r4, ror r0
   6619c:	muleq	r6, r0, r0
   661a0:	muleq	r6, ip, r0
   661a4:	andeq	r7, r6, r8, lsr #1
   661a8:	strheq	r7, [r6], -r8
   661ac:	andeq	r7, r6, r8, asr #1
   661b0:	ldrdeq	r7, [r6], -r4
   661b4:	andeq	r7, r6, r0, ror #1
   661b8:			; <UNDEFINED> instruction: 0x00066ab0
   661bc:	strdeq	r7, [r6], -r0
   661c0:	strdeq	r7, [r6], -ip
   661c4:	andeq	r6, r6, r0, lsr sp
   661c8:	andeq	r7, r6, r8, lsl #2
   661cc:	muleq	r6, r8, sp
   661d0:	andeq	r7, r6, r4, lsl r1
   661d4:	andeq	r7, r6, r8, lsr r1
   661d8:	andeq	r7, r6, r4, ror r1
   661dc:	andeq	r7, r6, r4, lsl #3
   661e0:			; <UNDEFINED> instruction: 0x00066ab0
   661e4:	andeq	r7, r6, r4, asr #3
   661e8:	ldrdeq	r7, [r6], -r0
   661ec:	andeq	r7, r6, r4, asr #3
   661f0:	andeq	r7, r6, r0, ror #1
   661f4:	andeq	r7, r6, r0, ror #3
   661f8:	strdeq	r7, [r6], -r0
   661fc:	andeq	r7, r6, r0, lsl #4
   66200:	strdeq	r7, [r6], -r0
   66204:			; <UNDEFINED> instruction: 0x00066ab0
   66208:	andeq	r7, r6, ip, lsl r2
   6620c:	ldrdeq	r7, [r6], -r4
   66210:	strdeq	r7, [r6], -r0
   66214:	andeq	r7, r6, r0, lsr r4
   66218:	andeq	r7, r6, r0, ror r4
   6621c:	andeq	r7, r6, ip, asr #10
   66220:	andeq	r7, r6, ip, asr r5
   66224:	andeq	r7, r6, ip, asr #10
   66228:	andeq	r7, r6, r8, ror #10
   6622c:			; <UNDEFINED> instruction: 0x000675b8
   66230:	andeq	r7, r6, ip, ror #11
   66234:	andeq	r7, r6, r8, asr #12
   66238:	andeq	r7, r6, r8, asr r6
   6623c:			; <UNDEFINED> instruction: 0x00066ab0
   66240:	andeq	r7, r6, r8, ror #12
   66244:	andeq	r7, r6, r4, ror r6
   66248:	strdeq	r7, [r6], -ip
   6624c:	andeq	r7, r6, r4, lsr #14
   66250:	muleq	r6, r8, r7
   66254:	andeq	r6, r6, r0, lsr sp
   66258:			; <UNDEFINED> instruction: 0x000677b0
   6625c:	andeq	r7, r6, r8, asr #15
   66260:	andeq	r7, r6, r0, lsl r8
   66264:	andeq	r7, r6, r4, asr #16
   66268:	andeq	r7, r6, r0, asr r8
   6626c:	andeq	r7, r6, r0, lsr #17
   66270:	andeq	r7, r6, ip, lsl r9
   66274:	andeq	r7, r6, ip, asr r9
   66278:			; <UNDEFINED> instruction: 0x00067ab8
   6627c:	muleq	r6, r8, r7
   66280:	andeq	r7, r6, r8, asr #21
   66284:	andeq	r7, r6, r8, ror #21
   66288:	strdeq	r7, [r6], -r8
   6628c:	andeq	r7, r6, r4, lsl fp
   66290:	andeq	r7, r6, r0, lsr fp
   66294:	andeq	r7, r6, ip, asr #22
   66298:	andeq	r7, r6, ip, asr fp
   6629c:			; <UNDEFINED> instruction: 0x00067ab8
   662a0:	andeq	r7, r6, r8, ror #22
   662a4:	andeq	r7, r6, r0, lsl #23
   662a8:	muleq	r6, r0, fp
   662ac:	muleq	r6, ip, fp
   662b0:	andeq	r7, r6, r8, ror #12
   662b4:	andeq	r7, r6, r8, lsr #23
   662b8:			; <UNDEFINED> instruction: 0x00067bb8
   662bc:	ldrdeq	r7, [r6], -ip
   662c0:	andeq	r7, r6, r0, lsl #24
   662c4:	andeq	r7, r6, r0, lsl ip
   662c8:	andeq	r7, r6, r0, lsr #24
   662cc:	andeq	r7, r6, r8, ror #12
   662d0:	andeq	r7, r6, r8, lsr #23
   662d4:	andeq	r7, r6, ip, asr fp
   662d8:	andeq	r7, r6, ip, asr #22
   662dc:	andeq	r7, r6, ip, lsr #24
   662e0:	andeq	r7, r6, ip, lsr ip
   662e4:	andeq	r7, r6, r4, asr ip
   662e8:	andeq	r7, r6, ip, ror #24
   662ec:	andeq	r7, r6, r4, lsl #25
   662f0:	andeq	r7, r6, ip, asr fp
   662f4:	andeq	r7, r6, ip, asr #22
   662f8:	andeq	r7, r6, r4, asr #25
   662fc:	andeq	r7, r6, r0, asr #26
   66300:	andeq	r7, r6, r0, ror sp
   66304:	andeq	r7, r6, r4, lsr #27
   66308:	andeq	r7, r6, r0, ror #27
   6630c:	andeq	r7, r6, r0, ror #1
   66310:	strdeq	r7, [r6], -r0
   66314:	muleq	r6, ip, fp
   66318:	andeq	r7, r6, r8, lsl lr
   6631c:	andeq	r7, r6, r4, lsr #28
   66320:	andeq	r7, r6, r0, asr #28
   66324:	andeq	r7, r6, r0, ror #28
   66328:	andeq	r7, r6, r8, lsl #29
   6632c:			; <UNDEFINED> instruction: 0x00067eb0
   66330:			; <UNDEFINED> instruction: 0x00067eb0
   66334:	ldrdeq	r7, [r6], -r4
   66338:	andeq	r7, r6, r4, asr pc
   6633c:	andeq	r7, r6, r8, lsl #29
   66340:	andeq	r7, r6, r8, lsl #29
   66344:	andeq	r8, r6, ip
   66348:	andeq	r8, r6, ip, ror #5
   6634c:	andeq	r8, r6, r0, asr r3
   66350:	muleq	r6, r0, r3
   66354:	andeq	r8, r6, r0, lsr #8
   66358:	andeq	r8, r6, r0, asr r4
   6635c:	andeq	r8, r6, r8, lsl #9
   66360:	andeq	r8, r6, r8, lsl #9
   66364:	andeq	r8, r6, r8, lsl #9
   66368:	andeq	r8, r6, r8, lsl #9
   6636c:	andeq	r8, r6, r8, lsl #9
   66370:	andeq	r8, r6, r8, lsl #9
   66374:	andeq	r8, r6, r8, lsl #9
   66378:	andeq	r8, r6, r8, lsl #9
   6637c:			; <UNDEFINED> instruction: 0x000684bc
   66380:	ldrdeq	r8, [r6], -r0
   66384:	strdeq	r8, [r6], -r0
   66388:	andeq	r8, r6, ip, asr r5
   6638c:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   66390:	andeq	r8, r6, r8, lsl #12
   66394:	andeq	r8, r6, ip, lsr r6
   66398:	andeq	r8, r6, r8, lsr #13
   6639c:	andeq	r8, r6, r4, lsl r7
   663a0:	andeq	r8, r6, r4, lsl r7
   663a4:	andeq	r8, r6, ip, asr #14
   663a8:	andeq	r8, r6, r4, lsl #15
   663ac:			; <UNDEFINED> instruction: 0x000687bc
   663b0:	strdeq	r7, [r6], -r0
   663b4:	andeq	r8, r6, ip, asr #15
   663b8:			; <UNDEFINED> instruction: 0x000687bc
   663bc:	strdeq	r7, [r6], -r0
   663c0:	andeq	r8, r6, r8, asr #16
   663c4:	andeq	r8, r6, r8, asr r9
   663c8:	ldrdeq	r8, [r6], -r0
   663cc:	andeq	r8, r6, r0, asr sl
   663d0:	andeq	r8, r6, r8, lsr #22
   663d4:	andeq	r8, r6, r0, lsr #23
   663d8:	andeq	r8, r6, ip, lsr #24
   663dc:	andeq	r8, r6, ip, asr ip
   663e0:	andeq	r7, r6, ip, asr #22
   663e4:	andeq	r7, r6, ip, asr fp
   663e8:	andeq	r6, r6, r4, lsl r5
   663ec:	andeq	r7, r6, ip, asr fp
   663f0:	andeq	r7, r6, r8, ror #12
   663f4:	andeq	r8, r6, ip, lsl #25
   663f8:	andeq	r8, r6, r8, lsr #25
   663fc:	andeq	r8, r6, r4, asr #25
   66400:	andeq	r8, r6, r4, lsr #26
   66404:	andeq	r8, r6, r4, lsr sp
   66408:	andeq	r7, r6, r8, ror #12
   6640c:	andeq	r8, r6, r0, asr #26
   66410:	andeq	r8, r6, ip, asr #26
   66414:	andeq	r8, r6, r4, ror sp
   66418:			; <UNDEFINED> instruction: 0x00066ab0
   6641c:	strdeq	r7, [r6], -r0
   66420:	muleq	r6, ip, sp
   66424:	andeq	r8, r6, r4, ror #30
   66428:	andeq	r8, r6, r4, ror #30
   6642c:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   66430:			; <UNDEFINED> instruction: 0x00068fb4
   66434:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   66438:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   6643c:	andeq	r9, r6, ip, lsl r0
   66440:	muleq	r6, r8, r7
   66444:	muleq	r6, r8, r7
   66448:	andeq	r9, r6, ip, asr #1
   6644c:	andeq	r9, r6, ip, asr r3
   66450:	ldrdeq	r9, [r6], -r0
   66454:	andeq	r9, r6, r0, ror #15
   66458:	strdeq	r9, [r6], -r0
   6645c:	strdeq	r9, [r6], -ip
   66460:	andeq	r9, r6, r8, lsl #16
   66464:	andeq	r9, r6, r8, lsl #16
   66468:	andeq	r9, r6, r0, lsr #16
   6646c:	andeq	r9, r6, r8, lsr r8
   66470:	andeq	r9, r6, r4, asr #16
   66474:	andeq	r9, r6, r4, asr r8
   66478:	andeq	r9, r6, ip, ror #16
   6647c:	andeq	r9, r6, r8, ror r8
   66480:	muleq	r6, ip, r8
   66484:	andeq	r9, r6, ip, lsr #17
   66488:			; <UNDEFINED> instruction: 0x000698bc
   6648c:	andeq	r9, r6, r4, lsr r9
   66490:	andeq	r9, r6, r0, lsr #19
   66494:	strdeq	r9, [r6], -r4
   66498:	andeq	r9, r6, ip, lsr sl
   6649c:	andeq	r9, r6, r4, lsl #21
   664a0:	ldrdeq	r9, [r6], -r0
   664a4:	andeq	r8, r6, r4, lsr #26
   664a8:	andeq	r9, r6, r0, ror #21
   664ac:	strdeq	r9, [r6], -r0
   664b0:	ldrdeq	r9, [r6], -ip
   664b4:	andeq	r9, r6, ip, lsl #24
   664b8:	andeq	r9, r6, r8, lsr r8
   664bc:	andeq	r9, r6, r4, asr #16
   664c0:	andeq	r9, r6, r4, lsr ip
   664c4:	andeq	r9, r6, r0, asr ip
   664c8:	muleq	r6, ip, sp
   664cc:			; <UNDEFINED> instruction: 0x00069db0
   664d0:	andeq	r9, r6, r8, asr #27
   664d4:	andeq	sl, r6, r4, lsl #3
   664d8:	andeq	sl, r6, ip, lsl r4
   664dc:	andeq	sl, r6, r0, ror #11
   664e0:	strdeq	sl, [r6], -r0
   664e4:	andeq	sl, r6, r4, lsl #12
   664e8:	strdeq	sl, [r6], -r8
   664ec:	andeq	sl, r6, r0, lsl r7
   664f0:	andeq	sl, r6, r0, lsl r7
   664f4:	andeq	sl, r6, r0, lsl r7
   664f8:	andeq	sl, r6, r0, asr #14
   664fc:	andeq	sl, r6, ip, asr #14
   66500:	andeq	sl, r6, ip, asr r7
   66504:	andeq	sl, r6, ip, ror #14
   66508:	muleq	r6, r0, r7
   6650c:	mov	r3, #1
   66510:	strb	r3, [r5, #453]	; 0x1c5
   66514:	ldr	r3, [pc, #2576]	; 66f2c <fputs@plt+0x55e88>
   66518:	ldr	r2, [sp, #44]	; 0x2c
   6651c:	add	r3, r3, r2, lsl #1
   66520:	mvn	r2, #15
   66524:	ldrb	ip, [r3, #3793]	; 0xed1
   66528:	ldrb	r1, [r3, #3792]	; 0xed0
   6652c:	mul	r0, r2, ip
   66530:	ldr	r2, [pc, #2560]	; 66f38 <fputs@plt+0x55e94>
   66534:	ldrh	r3, [r4, r0]
   66538:	lsl	r3, r3, #1
   6653c:	ldrsh	r3, [r2, r3]
   66540:	ldr	r2, [pc, #2540]	; 66f34 <fputs@plt+0x55e90>
   66544:	add	r3, r1, r3
   66548:	lsl	r3, r3, #1
   6654c:	ldrh	r3, [r2, r3]
   66550:	movw	r2, #974	; 0x3ce
   66554:	cmp	r3, r2
   66558:	ldr	r2, [fp]
   6655c:	bgt	6a7b4 <fputs@plt+0x59710>
   66560:	sub	ip, ip, #1
   66564:	cmp	r3, #440	; 0x1b8
   66568:	sub	r2, r2, ip
   6656c:	addge	r3, r3, #324	; 0x144
   66570:	addge	r3, r3, #2
   66574:	str	r2, [fp]
   66578:	add	r2, r0, #16
   6657c:	add	r0, r4, r2
   66580:	strh	r3, [r4, r2]
   66584:	strb	r1, [r0, #2]
   66588:	b	660a4 <fputs@plt+0x55000>
   6658c:	mov	r3, #2
   66590:	strb	r3, [r5, #453]	; 0x1c5
   66594:	b	66514 <fputs@plt+0x55470>
   66598:	ldrb	r3, [r5, #18]
   6659c:	cmp	r3, #0
   665a0:	bne	66514 <fputs@plt+0x55470>
   665a4:	ldr	r8, [r5]
   665a8:	ldrb	r3, [r8, #69]	; 0x45
   665ac:	cmp	r3, #0
   665b0:	bne	665c0 <fputs@plt+0x5551c>
   665b4:	ldr	r3, [r5, #68]	; 0x44
   665b8:	cmp	r3, #0
   665bc:	beq	665d4 <fputs@plt+0x55530>
   665c0:	ldr	r3, [r5, #12]
   665c4:	cmp	r3, #0
   665c8:	moveq	r3, #1
   665cc:	streq	r3, [r5, #12]
   665d0:	b	66514 <fputs@plt+0x55470>
   665d4:	mov	r0, r5
   665d8:	bl	265dc <fputs@plt+0x15538>
   665dc:	subs	r6, r0, #0
   665e0:	beq	6673c <fputs@plt+0x55698>
   665e4:	mov	r1, #61	; 0x3d
   665e8:	mov	r0, r6
   665ec:	bl	228c8 <fputs@plt+0x11824>
   665f0:	subs	r3, r0, #0
   665f4:	str	r3, [sp, #36]	; 0x24
   665f8:	bne	665e4 <fputs@plt+0x55540>
   665fc:	mov	r1, #21
   66600:	mov	r0, r6
   66604:	bl	265c0 <fputs@plt+0x1551c>
   66608:	ldrb	r3, [r8, #69]	; 0x45
   6660c:	cmp	r3, #0
   66610:	bne	66730 <fputs@plt+0x5568c>
   66614:	ldr	r3, [r5, #340]	; 0x154
   66618:	cmp	r3, #0
   6661c:	bne	6662c <fputs@plt+0x55588>
   66620:	ldr	r3, [r5, #324]	; 0x144
   66624:	cmp	r3, #0
   66628:	beq	66730 <fputs@plt+0x5568c>
   6662c:	mov	r1, #0
   66630:	mov	r0, r6
   66634:	mov	r7, #0
   66638:	mov	r9, #1
   6663c:	add	sl, r5, #344	; 0x158
   66640:	bl	1b664 <fputs@plt+0xa5c0>
   66644:	ldr	r3, [r8, #20]
   66648:	cmp	r7, r3
   6664c:	blt	66748 <fputs@plt+0x556a4>
   66650:	mov	r7, #0
   66654:	mvn	r9, #9
   66658:	mov	sl, r7
   6665c:	ldr	r3, [r5, #456]	; 0x1c8
   66660:	cmp	r7, r3
   66664:	blt	667c4 <fputs@plt+0x55720>
   66668:	mov	r7, #0
   6666c:	mov	r0, r5
   66670:	mvn	sl, #1
   66674:	str	r7, [r5, #456]	; 0x1c8
   66678:	bl	265dc <fputs@plt+0x15538>
   6667c:	mov	r9, r0
   66680:	ldr	r3, [r5, #404]	; 0x194
   66684:	cmp	r7, r3
   66688:	blt	667fc <fputs@plt+0x55758>
   6668c:	ldr	r3, [r5]
   66690:	ldr	sl, [r5, #8]
   66694:	ldr	r9, [r5, #412]	; 0x19c
   66698:	str	r3, [sp, #40]	; 0x28
   6669c:	cmp	r9, #0
   666a0:	beq	6670c <fputs@plt+0x55668>
   666a4:	ldr	r3, [sp, #40]	; 0x28
   666a8:	mov	r1, #54	; 0x36
   666ac:	mov	r0, r5
   666b0:	ldr	r2, [r9, #8]
   666b4:	ldr	r7, [r9, #12]
   666b8:	ldr	r3, [r3, #16]
   666bc:	add	r3, r3, r2, lsl #4
   666c0:	ldr	r3, [r3, #12]
   666c4:	str	r1, [sp]
   666c8:	mov	r1, #0
   666cc:	ldr	r3, [r3, #72]	; 0x48
   666d0:	bl	31294 <fputs@plt+0x201f0>
   666d4:	ldr	r2, [r9, #4]
   666d8:	sub	r3, r7, #1
   666dc:	mov	r0, sl
   666e0:	mov	r1, r3
   666e4:	str	r3, [sp, #48]	; 0x30
   666e8:	ldr	r2, [r2]
   666ec:	bl	266a0 <fputs@plt+0x155fc>
   666f0:	ldr	r2, [pc, #2116]	; 66f3c <fputs@plt+0x55e98>
   666f4:	mov	r1, #10
   666f8:	mov	r0, sl
   666fc:	bl	27694 <fputs@plt+0x165f0>
   66700:	cmp	r0, #0
   66704:	ldr	r3, [sp, #48]	; 0x30
   66708:	bne	66834 <fputs@plt+0x55790>
   6670c:	ldr	r7, [r5, #324]	; 0x144
   66710:	cmp	r7, #0
   66714:	movne	r3, #0
   66718:	movne	r9, #20
   6671c:	strbne	r3, [r5, #23]
   66720:	bne	66894 <fputs@plt+0x557f0>
   66724:	mov	r1, #1
   66728:	mov	r0, r6
   6672c:	bl	26c6c <fputs@plt+0x15bc8>
   66730:	ldr	r3, [r5, #68]	; 0x44
   66734:	cmp	r3, #0
   66738:	beq	668a8 <fputs@plt+0x55804>
   6673c:	mov	r3, #1
   66740:	str	r3, [r5, #12]
   66744:	b	66514 <fputs@plt+0x55470>
   66748:	ldr	r2, [r5, #340]	; 0x154
   6674c:	lsl	r3, r9, r7
   66750:	str	r3, [sp, #40]	; 0x28
   66754:	tst	r3, r2
   66758:	beq	667bc <fputs@plt+0x55718>
   6675c:	mov	r1, r7
   66760:	mov	r0, r6
   66764:	bl	145ac <fputs@plt+0x3508>
   66768:	ldr	r3, [sp, #40]	; 0x28
   6676c:	mov	r1, #2
   66770:	ldr	r2, [r5, #336]	; 0x150
   66774:	tst	r3, r2
   66778:	ldr	r3, [r8, #16]
   6677c:	mov	r2, r7
   66780:	add	r3, r3, r7, lsl #4
   66784:	ldr	r3, [r3, #12]
   66788:	ldr	r3, [r3, #4]
   6678c:	str	r3, [sp, #4]
   66790:	ldr	r3, [sl, r7, lsl #2]
   66794:	str	r3, [sp]
   66798:	movne	r3, #1
   6679c:	moveq	r3, #0
   667a0:	bl	26634 <fputs@plt+0x15590>
   667a4:	ldrb	r3, [r8, #149]	; 0x95
   667a8:	cmp	r3, #0
   667ac:	bne	667bc <fputs@plt+0x55718>
   667b0:	mov	r1, #1
   667b4:	mov	r0, r6
   667b8:	bl	18814 <fputs@plt+0x7770>
   667bc:	add	r7, r7, #1
   667c0:	b	66644 <fputs@plt+0x555a0>
   667c4:	ldr	r3, [r5, #524]	; 0x20c
   667c8:	mov	r0, r8
   667cc:	ldr	r3, [r3, r7, lsl #2]
   667d0:	add	r7, r7, #1
   667d4:	ldr	r1, [r3, #56]	; 0x38
   667d8:	bl	196b4 <fputs@plt+0x8610>
   667dc:	mov	r3, #0
   667e0:	mov	r1, #149	; 0x95
   667e4:	str	sl, [sp]
   667e8:	mov	r2, r3
   667ec:	stmib	sp, {r0, r9}
   667f0:	mov	r0, r6
   667f4:	bl	2666c <fputs@plt+0x155c8>
   667f8:	b	6665c <fputs@plt+0x555b8>
   667fc:	ldr	r2, [r5, #408]	; 0x198
   66800:	mov	r0, r9
   66804:	str	sl, [sp, #8]
   66808:	add	r3, r2, r7, lsl #4
   6680c:	ldr	r1, [r3, #12]
   66810:	str	r1, [sp, #4]
   66814:	ldrb	r1, [r3, #8]
   66818:	str	r1, [sp]
   6681c:	mov	r1, #148	; 0x94
   66820:	ldr	r2, [r2, r7, lsl #4]
   66824:	add	r7, r7, #1
   66828:	ldr	r3, [r3, #4]
   6682c:	bl	2666c <fputs@plt+0x155c8>
   66830:	b	66680 <fputs@plt+0x555dc>
   66834:	add	r2, r7, #1
   66838:	str	r7, [r0, #8]
   6683c:	str	r3, [r0, #64]	; 0x40
   66840:	mov	r3, #16
   66844:	str	r2, [r0, #12]
   66848:	str	r7, [r0, #52]	; 0x34
   6684c:	strb	r3, [r0, #63]	; 0x3f
   66850:	str	r7, [r0, #72]	; 0x48
   66854:	str	r2, [r0, #88]	; 0x58
   66858:	str	r7, [r0, #112]	; 0x70
   6685c:	str	r7, [r0, #168]	; 0xa8
   66860:	ldr	r9, [r9]
   66864:	b	6669c <fputs@plt+0x555f8>
   66868:	ldr	r3, [sp, #36]	; 0x24
   6686c:	mov	r0, r5
   66870:	ldr	r1, [r7, #4]
   66874:	mul	r3, r9, r3
   66878:	add	r2, r1, r3
   6687c:	ldr	r1, [r1, r3]
   66880:	ldr	r2, [r2, #16]
   66884:	bl	4c4b0 <fputs@plt+0x3b40c>
   66888:	ldr	r3, [sp, #36]	; 0x24
   6688c:	add	r3, r3, #1
   66890:	str	r3, [sp, #36]	; 0x24
   66894:	ldr	r3, [r7]
   66898:	ldr	r2, [sp, #36]	; 0x24
   6689c:	cmp	r2, r3
   668a0:	blt	66868 <fputs@plt+0x557c4>
   668a4:	b	66724 <fputs@plt+0x55680>
   668a8:	ldrb	r3, [r8, #69]	; 0x45
   668ac:	cmp	r3, #0
   668b0:	bne	6673c <fputs@plt+0x55698>
   668b4:	ldr	r3, [r5, #412]	; 0x19c
   668b8:	cmp	r3, #0
   668bc:	beq	668d0 <fputs@plt+0x5582c>
   668c0:	ldr	r3, [r5, #72]	; 0x48
   668c4:	cmp	r3, #0
   668c8:	moveq	r3, #1
   668cc:	streq	r3, [r5, #72]	; 0x48
   668d0:	mov	r1, r5
   668d4:	mov	r0, r6
   668d8:	bl	1d6a8 <fputs@plt+0xc604>
   668dc:	mov	r3, #101	; 0x65
   668e0:	str	r3, [r5, #12]
   668e4:	b	66514 <fputs@plt+0x55470>
   668e8:	mov	r3, #0
   668ec:	ldr	r2, [pc, #1612]	; 66f40 <fputs@plt+0x55e9c>
   668f0:	mov	r1, #22
   668f4:	mov	r0, r5
   668f8:	ldr	r7, [r4, #-12]
   668fc:	ldr	r8, [r5]
   66900:	str	r3, [sp]
   66904:	bl	2f298 <fputs@plt+0x1e1f4>
   66908:	subs	r6, r0, #0
   6690c:	bne	66514 <fputs@plt+0x55470>
   66910:	mov	r0, r5
   66914:	bl	265dc <fputs@plt+0x15538>
   66918:	subs	r5, r0, #0
   6691c:	beq	66514 <fputs@plt+0x55470>
   66920:	cmp	r7, #7
   66924:	bne	66938 <fputs@plt+0x55894>
   66928:	mov	r1, #1
   6692c:	mov	r0, r5
   66930:	bl	265c0 <fputs@plt+0x1551c>
   66934:	b	66514 <fputs@plt+0x55470>
   66938:	cmp	r7, #9
   6693c:	moveq	r7, #2
   66940:	movne	r7, #1
   66944:	ldr	r3, [r8, #20]
   66948:	cmp	r6, r3
   6694c:	bge	66928 <fputs@plt+0x55884>
   66950:	mov	r2, r6
   66954:	mov	r3, r7
   66958:	mov	r1, #2
   6695c:	mov	r0, r5
   66960:	bl	26ab4 <fputs@plt+0x15a10>
   66964:	mov	r1, r6
   66968:	mov	r0, r5
   6696c:	bl	145ac <fputs@plt+0x3508>
   66970:	add	r6, r6, #1
   66974:	b	66944 <fputs@plt+0x558a0>
   66978:	mov	r3, #7
   6697c:	str	r3, [r4, #20]
   66980:	b	66514 <fputs@plt+0x55470>
   66984:	add	r2, fp, r6
   66988:	ldrb	r3, [r2, #10]
   6698c:	str	r3, [r2, #12]
   66990:	b	66514 <fputs@plt+0x55470>
   66994:	mov	r3, #0
   66998:	ldr	r2, [pc, #1444]	; 66f44 <fputs@plt+0x55ea0>
   6699c:	mov	r1, #22
   669a0:	mov	r0, r5
   669a4:	str	r3, [sp]
   669a8:	bl	2f298 <fputs@plt+0x1e1f4>
   669ac:	cmp	r0, #0
   669b0:	bne	66514 <fputs@plt+0x55470>
   669b4:	mov	r0, r5
   669b8:	bl	265dc <fputs@plt+0x15538>
   669bc:	cmp	r0, #0
   669c0:	beq	66514 <fputs@plt+0x55470>
   669c4:	mov	r2, #1
   669c8:	mov	r1, r2
   669cc:	bl	26a50 <fputs@plt+0x159ac>
   669d0:	b	66514 <fputs@plt+0x55470>
   669d4:	mov	r3, #0
   669d8:	ldr	r2, [pc, #1384]	; 66f48 <fputs@plt+0x55ea4>
   669dc:	mov	r1, #22
   669e0:	mov	r0, r5
   669e4:	str	r3, [sp]
   669e8:	bl	2f298 <fputs@plt+0x1e1f4>
   669ec:	cmp	r0, #0
   669f0:	bne	66514 <fputs@plt+0x55470>
   669f4:	mov	r0, r5
   669f8:	bl	265dc <fputs@plt+0x15538>
   669fc:	cmp	r0, #0
   66a00:	beq	66514 <fputs@plt+0x55470>
   66a04:	mov	r3, #1
   66a08:	mov	r2, r3
   66a0c:	mov	r1, r3
   66a10:	bl	26ab4 <fputs@plt+0x15a10>
   66a14:	b	66514 <fputs@plt+0x55470>
   66a18:	add	r2, r6, #12
   66a1c:	mov	r1, #0
   66a20:	add	r2, fp, r2
   66a24:	mov	r0, r5
   66a28:	bl	2f338 <fputs@plt+0x1e294>
   66a2c:	b	66514 <fputs@plt+0x55470>
   66a30:	add	r2, r6, #12
   66a34:	mov	r1, #1
   66a38:	add	r2, fp, r2
   66a3c:	mov	r0, r5
   66a40:	bl	2f338 <fputs@plt+0x1e294>
   66a44:	b	66514 <fputs@plt+0x55470>
   66a48:	add	r2, r6, #12
   66a4c:	mov	r1, #2
   66a50:	add	r2, fp, r2
   66a54:	mov	r0, r5
   66a58:	bl	2f338 <fputs@plt+0x1e294>
   66a5c:	b	66514 <fputs@plt+0x55470>
   66a60:	ldr	r3, [r4, #-28]	; 0xffffffe4
   66a64:	add	r2, r6, #12
   66a68:	sub	r1, r4, #12
   66a6c:	add	r2, fp, r2
   66a70:	mov	r0, r5
   66a74:	str	r3, [sp, #8]
   66a78:	mov	r3, #0
   66a7c:	str	r3, [sp]
   66a80:	str	r3, [sp, #4]
   66a84:	ldr	r3, [r4, #-60]	; 0xffffffc4
   66a88:	bl	5c778 <fputs@plt+0x4b6d4>
   66a8c:	b	66514 <fputs@plt+0x55470>
   66a90:	ldrb	r3, [r5, #24]
   66a94:	ldr	r2, [r5]
   66a98:	add	r3, r3, #1
   66a9c:	strb	r3, [r5, #24]
   66aa0:	ldr	r3, [r2, #256]	; 0x100
   66aa4:	add	r3, r3, #1
   66aa8:	str	r3, [r2, #256]	; 0x100
   66aac:	b	66514 <fputs@plt+0x55470>
   66ab0:	mov	r3, #0
   66ab4:	str	r3, [r4, #20]
   66ab8:	b	66514 <fputs@plt+0x55470>
   66abc:	mov	r3, #1
   66ac0:	str	r3, [r4, #-28]	; 0xffffffe4
   66ac4:	b	66514 <fputs@plt+0x55470>
   66ac8:	add	r2, fp, r6
   66acc:	mov	r3, #1
   66ad0:	str	r3, [r2, #12]
   66ad4:	b	66514 <fputs@plt+0x55470>
   66ad8:	mov	r3, #0
   66adc:	add	r2, fp, r6
   66ae0:	sub	r1, r4, #28
   66ae4:	mov	r0, r5
   66ae8:	str	r3, [sp]
   66aec:	ldrb	r3, [r2, #12]
   66af0:	sub	r2, r4, #12
   66af4:	bl	6ca6c <fputs@plt+0x5b9c8>
   66af8:	b	66514 <fputs@plt+0x55470>
   66afc:	add	r6, fp, r6
   66b00:	mov	r0, r5
   66b04:	ldr	r3, [r6, #12]
   66b08:	str	r3, [sp]
   66b0c:	mov	r3, #0
   66b10:	mov	r1, r3
   66b14:	mov	r2, r3
   66b18:	bl	6ca6c <fputs@plt+0x5b9c8>
   66b1c:	ldr	r0, [r5]
   66b20:	ldr	r1, [r6, #12]
   66b24:	bl	1f4a8 <fputs@plt+0xe404>
   66b28:	b	66514 <fputs@plt+0x55470>
   66b2c:	add	r3, fp, r6
   66b30:	ldr	r2, [r3, #16]
   66b34:	cmp	r2, #5
   66b38:	bne	66b58 <fputs@plt+0x55ab4>
   66b3c:	ldr	r1, [pc, #1032]	; 66f4c <fputs@plt+0x55ea8>
   66b40:	ldr	r0, [r3, #12]
   66b44:	bl	23104 <fputs@plt+0x12060>
   66b48:	cmp	r0, #0
   66b4c:	moveq	r3, #96	; 0x60
   66b50:	streq	r3, [r4, #-12]
   66b54:	beq	66514 <fputs@plt+0x55470>
   66b58:	mov	r3, #0
   66b5c:	add	r2, fp, r6
   66b60:	ldr	r1, [pc, #1000]	; 66f50 <fputs@plt+0x55eac>
   66b64:	mov	r0, r5
   66b68:	str	r3, [r4, #-12]
   66b6c:	ldr	r3, [r2, #12]
   66b70:	ldr	r2, [r2, #16]
   66b74:	bl	2f1dc <fputs@plt+0x1e138>
   66b78:	b	66514 <fputs@plt+0x55470>
   66b7c:	ldr	r7, [r5, #488]	; 0x1e8
   66b80:	cmp	r7, #0
   66b84:	beq	66514 <fputs@plt+0x55470>
   66b88:	ldr	sl, [r5]
   66b8c:	ldrsh	r2, [r7, #34]	; 0x22
   66b90:	ldr	r3, [sl, #100]	; 0x64
   66b94:	cmp	r2, r3
   66b98:	blt	66bb0 <fputs@plt+0x55b0c>
   66b9c:	ldr	r1, [pc, #944]	; 66f54 <fputs@plt+0x55eb0>
   66ba0:	mov	r0, r5
   66ba4:	ldr	r2, [r7]
   66ba8:	bl	2f1dc <fputs@plt+0x1e138>
   66bac:	b	66514 <fputs@plt+0x55470>
   66bb0:	add	r3, fp, r6
   66bb4:	ldr	r2, [r4, #-8]
   66bb8:	mov	r9, #0
   66bbc:	mov	r0, sl
   66bc0:	ldr	r3, [r3, #16]
   66bc4:	add	r3, r3, #2
   66bc8:	add	r2, r3, r2
   66bcc:	mov	r3, r9
   66bd0:	bl	1d264 <fputs@plt+0xc1c0>
   66bd4:	subs	r8, r0, #0
   66bd8:	beq	66514 <fputs@plt+0x55470>
   66bdc:	ldr	r1, [r4, #-12]
   66be0:	ldr	r2, [r4, #-8]
   66be4:	bl	10f18 <memcpy@plt>
   66be8:	ldr	r3, [r4, #-8]
   66bec:	mov	r0, r8
   66bf0:	strb	r9, [r8, r3]
   66bf4:	bl	122ac <fputs@plt+0x1208>
   66bf8:	ldrsh	r2, [r7, #34]	; 0x22
   66bfc:	ldr	r3, [r7, #4]
   66c00:	str	r3, [sp, #36]	; 0x24
   66c04:	cmp	r9, r2
   66c08:	blt	66c44 <fputs@plt+0x55ba0>
   66c0c:	ands	r3, r2, #7
   66c10:	bne	66c8c <fputs@plt+0x55be8>
   66c14:	add	r2, r2, #8
   66c18:	mov	r0, sl
   66c1c:	ldr	r1, [sp, #36]	; 0x24
   66c20:	lsl	r2, r2, #4
   66c24:	bl	24b0c <fputs@plt+0x13a68>
   66c28:	cmp	r0, #0
   66c2c:	strne	r0, [r7, #4]
   66c30:	bne	66c8c <fputs@plt+0x55be8>
   66c34:	mov	r1, r8
   66c38:	mov	r0, sl
   66c3c:	bl	1b744 <fputs@plt+0xa6a0>
   66c40:	b	66514 <fputs@plt+0x55470>
   66c44:	ldr	r3, [sp, #36]	; 0x24
   66c48:	mov	r0, r8
   66c4c:	str	r2, [sp, #40]	; 0x28
   66c50:	ldr	r1, [r3, r9, lsl #4]
   66c54:	bl	22ff0 <fputs@plt+0x11f4c>
   66c58:	cmp	r0, #0
   66c5c:	ldr	r2, [sp, #40]	; 0x28
   66c60:	bne	66c84 <fputs@plt+0x55be0>
   66c64:	mov	r0, r5
   66c68:	mov	r2, r8
   66c6c:	ldr	r1, [pc, #740]	; 66f58 <fputs@plt+0x55eb4>
   66c70:	bl	2f1dc <fputs@plt+0x1e138>
   66c74:	mov	r1, r8
   66c78:	mov	r0, sl
   66c7c:	bl	1b744 <fputs@plt+0xa6a0>
   66c80:	b	66514 <fputs@plt+0x55470>
   66c84:	add	r9, r9, #1
   66c88:	b	66c04 <fputs@plt+0x55b60>
   66c8c:	ldrsh	r2, [r7, #34]	; 0x22
   66c90:	mov	sl, #0
   66c94:	add	r6, fp, r6
   66c98:	ldr	r3, [r7, #4]
   66c9c:	add	r9, r3, r2, lsl #4
   66ca0:	str	sl, [r9, #4]
   66ca4:	str	sl, [r9, #8]
   66ca8:	str	sl, [r9, #12]
   66cac:	str	r8, [r3, r2, lsl #4]
   66cb0:	ldr	r2, [r6, #16]
   66cb4:	cmp	r2, sl
   66cb8:	bne	66ce4 <fputs@plt+0x55c40>
   66cbc:	mov	r3, #65	; 0x41
   66cc0:	strb	r3, [r9, #13]
   66cc4:	mov	r3, #1
   66cc8:	strb	r3, [r9, #14]
   66ccc:	ldrh	r3, [r7, #34]	; 0x22
   66cd0:	add	r3, r3, #1
   66cd4:	strh	r3, [r7, #34]	; 0x22
   66cd8:	mov	r3, #0
   66cdc:	str	r3, [r5, #332]	; 0x14c
   66ce0:	b	66514 <fputs@plt+0x55470>
   66ce4:	mov	r0, r8
   66ce8:	str	r2, [sp, #36]	; 0x24
   66cec:	bl	15c88 <fputs@plt+0x4be4>
   66cf0:	add	r0, r0, #1
   66cf4:	ldr	r1, [r6, #12]
   66cf8:	add	r8, r8, r0
   66cfc:	mov	r0, r8
   66d00:	ldr	r2, [sp, #36]	; 0x24
   66d04:	bl	10f18 <memcpy@plt>
   66d08:	ldr	r3, [r6, #16]
   66d0c:	add	r1, r9, #14
   66d10:	mov	r0, r8
   66d14:	strb	sl, [r8, r3]
   66d18:	bl	14bc8 <fputs@plt+0x3b24>
   66d1c:	ldrb	r3, [r9, #15]
   66d20:	strb	r0, [r9, #13]
   66d24:	orr	r3, r3, #4
   66d28:	strb	r3, [r9, #15]
   66d2c:	b	66ccc <fputs@plt+0x55c28>
   66d30:	mov	r3, #0
   66d34:	str	r3, [r4, #20]
   66d38:	str	r3, [r4, #24]
   66d3c:	b	66514 <fputs@plt+0x55470>
   66d40:	add	r2, fp, r6
   66d44:	ldrd	r2, [r2, #12]
   66d48:	add	r3, r3, r2
   66d4c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   66d50:	sub	r3, r3, r2
   66d54:	str	r3, [r4, #-40]	; 0xffffffd8
   66d58:	b	66514 <fputs@plt+0x55470>
   66d5c:	add	r2, fp, r6
   66d60:	ldrd	r2, [r2, #12]
   66d64:	add	r3, r3, r2
   66d68:	ldr	r2, [r4, #-76]	; 0xffffffb4
   66d6c:	sub	r3, r3, r2
   66d70:	str	r3, [r4, #-72]	; 0xffffffb8
   66d74:	b	66514 <fputs@plt+0x55470>
   66d78:	add	r2, fp, r6
   66d7c:	ldr	r3, [r4, #-12]
   66d80:	ldr	ip, [r2, #12]
   66d84:	sub	ip, ip, r3
   66d88:	ldr	r3, [r2, #16]
   66d8c:	add	r3, ip, r3
   66d90:	str	r3, [r4, #-8]
   66d94:	b	66514 <fputs@plt+0x55470>
   66d98:	add	r2, fp, r6
   66d9c:	add	r5, r5, #328	; 0x148
   66da0:	add	r6, r2, #12
   66da4:	ldm	r6, {r0, r1}
   66da8:	stm	r5, {r0, r1}
   66dac:	b	66514 <fputs@plt+0x55470>
   66db0:	add	r1, r6, #12
   66db4:	mov	r0, r5
   66db8:	add	r1, fp, r1
   66dbc:	bl	2fa0c <fputs@plt+0x1e968>
   66dc0:	b	66514 <fputs@plt+0x55470>
   66dc4:	sub	r1, r4, #12
   66dc8:	mov	r0, r5
   66dcc:	bl	2fa0c <fputs@plt+0x1e968>
   66dd0:	b	66514 <fputs@plt+0x55470>
   66dd4:	mov	r3, #0
   66dd8:	add	r2, fp, r6
   66ddc:	add	r7, fp, r7, lsl #4
   66de0:	mov	r1, #155	; 0x9b
   66de4:	mov	r0, r5
   66de8:	str	r3, [sp]
   66dec:	ldr	r2, [r2, #12]
   66df0:	bl	2f878 <fputs@plt+0x1e7d4>
   66df4:	ldr	r3, [r4, #-12]
   66df8:	add	r1, sp, #104	; 0x68
   66dfc:	str	r0, [sp, #104]	; 0x68
   66e00:	mov	r0, r5
   66e04:	str	r3, [sp, #108]	; 0x6c
   66e08:	ldr	r3, [r7, #20]
   66e0c:	str	r3, [sp, #112]	; 0x70
   66e10:	bl	2fa0c <fputs@plt+0x1e968>
   66e14:	b	66514 <fputs@plt+0x55470>
   66e18:	ldr	r3, [r4, #8]
   66e1c:	mov	r1, r5
   66e20:	add	r0, sp, #104	; 0x68
   66e24:	mov	r2, #97	; 0x61
   66e28:	str	r3, [sp]
   66e2c:	ldr	r3, [r4, #4]
   66e30:	bl	2f98c <fputs@plt+0x1e8e8>
   66e34:	add	r1, sp, #104	; 0x68
   66e38:	mov	r0, r5
   66e3c:	bl	2fa0c <fputs@plt+0x1e968>
   66e40:	b	66514 <fputs@plt+0x55470>
   66e44:	ldr	r3, [r5, #488]	; 0x1e8
   66e48:	cmp	r3, #0
   66e4c:	beq	66514 <fputs@plt+0x55470>
   66e50:	ldrsh	r2, [r3, #34]	; 0x22
   66e54:	cmp	r2, #0
   66e58:	ble	66514 <fputs@plt+0x55470>
   66e5c:	ldr	ip, [r3, #4]
   66e60:	add	ip, ip, r2, lsl #4
   66e64:	add	r2, fp, r6
   66e68:	ldr	r3, [r2, #12]
   66e6c:	strb	r3, [ip, #-4]
   66e70:	b	66514 <fputs@plt+0x55470>
   66e74:	ldr	r3, [r4, #-28]	; 0xffffffe4
   66e78:	add	r2, fp, r6
   66e7c:	mov	r1, #0
   66e80:	mov	r0, r5
   66e84:	str	r3, [sp]
   66e88:	ldr	r3, [r2, #12]
   66e8c:	ldr	r2, [r4, #-12]
   66e90:	bl	6c848 <fputs@plt+0x5b7a4>
   66e94:	b	66514 <fputs@plt+0x55470>
   66e98:	mov	r3, #0
   66e9c:	add	r2, fp, r6
   66ea0:	mov	r1, r3
   66ea4:	mov	r0, r5
   66ea8:	str	r3, [sp, #8]
   66eac:	str	r3, [sp, #12]
   66eb0:	str	r3, [sp, #16]
   66eb4:	str	r3, [sp, #20]
   66eb8:	ldr	r2, [r2, #12]
   66ebc:	str	r3, [sp]
   66ec0:	str	r2, [sp, #4]
   66ec4:	mov	r2, r3
   66ec8:	bl	6bbe8 <fputs@plt+0x5ab44>
   66ecc:	b	66514 <fputs@plt+0x55470>
   66ed0:	mov	r0, r5
   66ed4:	ldr	r1, [r4, #-12]
   66ed8:	bl	27f04 <fputs@plt+0x16e60>
   66edc:	b	66514 <fputs@plt+0x55470>
   66ee0:	add	r2, fp, r6
   66ee4:	mov	r1, #0
   66ee8:	ldr	r3, [r2, #12]
   66eec:	mov	r0, r5
   66ef0:	sub	r2, r4, #28
   66ef4:	str	r3, [sp]
   66ef8:	ldr	r3, [r4, #-12]
   66efc:	bl	2faf0 <fputs@plt+0x1ea4c>
   66f00:	b	66514 <fputs@plt+0x55470>
   66f04:	ldr	r3, [r5, #488]	; 0x1e8
   66f08:	cmp	r3, #0
   66f0c:	beq	66514 <fputs@plt+0x55470>
   66f10:	ldr	ip, [r3, #16]
   66f14:	cmp	ip, #0
   66f18:	addne	r2, fp, r6
   66f1c:	ldrne	r3, [r2, #12]
   66f20:	strbne	r3, [ip, #24]
   66f24:	b	66514 <fputs@plt+0x55470>
   66f28:	andeq	r2, r7, r0, lsr #21
   66f2c:	andeq	r3, r7, r8, lsl #9
   66f30:	andeq	r2, r7, r0, lsl lr
   66f34:	andeq	r3, r7, r2, lsr #15
   66f38:	andeq	r4, r7, r4, asr #12
   66f3c:	andeq	r4, r7, r4, ror #11
   66f40:	ldrdeq	r7, [r7], -r4
   66f44:	ldrdeq	r7, [r7], -sl
   66f48:	ldrdeq	r4, [r7], -r7
   66f4c:	ldrdeq	r6, [r7], -r3
   66f50:	andeq	r7, r7, r1, ror #7
   66f54:	strdeq	r7, [r7], -ip
   66f58:	andeq	r7, r7, r3, lsl r4
   66f5c:	andeq	r7, r7, sp, lsr #8
   66f60:	andeq	r7, r7, r0, asr #24
   66f64:	muleq	r7, r0, r4
   66f68:	andeq	r7, r7, r1, asr r4
   66f6c:	andeq	r7, r7, sl, asr r4
   66f70:	ldr	r8, [r5, #488]	; 0x1e8
   66f74:	cmp	r8, #0
   66f78:	beq	66514 <fputs@plt+0x55470>
   66f7c:	ldr	r9, [r5]
   66f80:	add	r1, r6, #12
   66f84:	add	r1, fp, r1
   66f88:	ldrsh	r7, [r8, #34]	; 0x22
   66f8c:	mov	r0, r9
   66f90:	bl	1c908 <fputs@plt+0xb864>
   66f94:	subs	r6, r0, #0
   66f98:	beq	66514 <fputs@plt+0x55470>
   66f9c:	mov	r1, r6
   66fa0:	mov	r0, r5
   66fa4:	bl	3115c <fputs@plt+0x200b8>
   66fa8:	cmp	r0, #0
   66fac:	beq	67000 <fputs@plt+0x55f5c>
   66fb0:	ldr	r3, [r8, #4]
   66fb4:	sub	r7, r7, #1
   66fb8:	mov	r0, r9
   66fbc:	lsl	r5, r7, #4
   66fc0:	add	r3, r3, r5
   66fc4:	ldr	r1, [r3, #8]
   66fc8:	bl	1b744 <fputs@plt+0xa6a0>
   66fcc:	ldrd	r2, [r8, #4]
   66fd0:	add	r2, r2, r5
   66fd4:	str	r6, [r2, #8]
   66fd8:	cmp	r3, #0
   66fdc:	beq	66514 <fputs@plt+0x55470>
   66fe0:	ldr	r1, [r3, #4]
   66fe4:	ldrsh	r1, [r1]
   66fe8:	cmp	r7, r1
   66fec:	ldreq	r1, [r3, #32]
   66ff0:	ldreq	r0, [r2, #8]
   66ff4:	ldr	r3, [r3, #20]
   66ff8:	streq	r0, [r1]
   66ffc:	b	66fd8 <fputs@plt+0x55f34>
   67000:	mov	r1, r6
   67004:	mov	r0, r9
   67008:	bl	1b744 <fputs@plt+0xa6a0>
   6700c:	b	66514 <fputs@plt+0x55470>
   67010:	mov	r3, #0
   67014:	str	r3, [r4, #20]
   67018:	b	66514 <fputs@plt+0x55470>
   6701c:	add	r2, fp, r6
   67020:	ldr	ip, [r4, #-12]
   67024:	ldr	r3, [r2, #16]
   67028:	bic	ip, ip, r3
   6702c:	ldr	r3, [r2, #12]
   67030:	orr	r3, ip, r3
   67034:	str	r3, [r4, #-12]
   67038:	b	66514 <fputs@plt+0x55470>
   6703c:	mov	r3, #0
   67040:	str	r3, [r4, #-12]
   67044:	str	r3, [r4, #-8]
   67048:	b	66514 <fputs@plt+0x55470>
   6704c:	mov	r3, #0
   67050:	str	r3, [r4, #-28]	; 0xffffffe4
   67054:	str	r3, [r4, #-24]	; 0xffffffe8
   67058:	b	66514 <fputs@plt+0x55470>
   6705c:	add	r2, fp, r6
   67060:	ldr	r3, [r2, #12]
   67064:	str	r3, [r4, #-28]	; 0xffffffe4
   67068:	mov	r3, #255	; 0xff
   6706c:	str	r3, [r4, #-24]	; 0xffffffe8
   67070:	b	66514 <fputs@plt+0x55470>
   67074:	add	r2, fp, r6
   67078:	ldr	r3, [r2, #12]
   6707c:	lsl	r3, r3, #8
   67080:	str	r3, [r4, #-28]	; 0xffffffe4
   67084:	mov	r3, #65280	; 0xff00
   67088:	str	r3, [r4, #-24]	; 0xffffffe8
   6708c:	b	66514 <fputs@plt+0x55470>
   67090:	mov	r3, #7
   67094:	str	r3, [r4, #-12]
   67098:	b	66514 <fputs@plt+0x55470>
   6709c:	mov	r3, #8
   670a0:	str	r3, [r4, #-12]
   670a4:	b	66514 <fputs@plt+0x55470>
   670a8:	add	r2, fp, r6
   670ac:	mov	r3, #9
   670b0:	str	r3, [r2, #12]
   670b4:	b	66514 <fputs@plt+0x55470>
   670b8:	add	r2, fp, r6
   670bc:	mov	r3, #6
   670c0:	str	r3, [r2, #12]
   670c4:	b	66514 <fputs@plt+0x55470>
   670c8:	mov	r3, #0
   670cc:	str	r3, [r4, #-12]
   670d0:	b	66514 <fputs@plt+0x55470>
   670d4:	mov	r3, #0
   670d8:	str	r3, [r4, #-28]	; 0xffffffe4
   670dc:	b	66514 <fputs@plt+0x55470>
   670e0:	add	r2, fp, r6
   670e4:	ldr	r3, [r2, #12]
   670e8:	str	r3, [r4, #-12]
   670ec:	b	66514 <fputs@plt+0x55470>
   670f0:	mov	r3, #1
   670f4:	str	r3, [r4, #-12]
   670f8:	b	66514 <fputs@plt+0x55470>
   670fc:	mov	r3, #0
   67100:	str	r3, [r4, #-12]
   67104:	b	66514 <fputs@plt+0x55470>
   67108:	mov	r3, #0
   6710c:	str	r3, [r5, #332]	; 0x14c
   67110:	b	66514 <fputs@plt+0x55470>
   67114:	mov	r3, #0
   67118:	add	r2, fp, r6
   6711c:	mov	r0, r5
   67120:	str	r3, [sp]
   67124:	ldr	r1, [r4, #-44]	; 0xffffffd4
   67128:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6712c:	ldr	r2, [r2, #12]
   67130:	bl	6c848 <fputs@plt+0x5b7a4>
   67134:	b	66514 <fputs@plt+0x55470>
   67138:	mov	r3, #0
   6713c:	add	r2, fp, r6
   67140:	mov	r1, r3
   67144:	mov	r0, r5
   67148:	str	r3, [sp, #8]
   6714c:	str	r3, [sp, #12]
   67150:	str	r3, [sp, #16]
   67154:	str	r3, [sp, #20]
   67158:	ldr	r2, [r2, #12]
   6715c:	str	r2, [sp, #4]
   67160:	ldr	r2, [r4, #-28]	; 0xffffffe4
   67164:	str	r2, [sp]
   67168:	mov	r2, r3
   6716c:	bl	6bbe8 <fputs@plt+0x5ab44>
   67170:	b	66514 <fputs@plt+0x55470>
   67174:	mov	r0, r5
   67178:	ldr	r1, [r4, #-28]	; 0xffffffe4
   6717c:	bl	27f04 <fputs@plt+0x16e60>
   67180:	b	66514 <fputs@plt+0x55470>
   67184:	ldr	r3, [r4, #-12]
   67188:	sub	r2, r4, #44	; 0x2c
   6718c:	mov	r0, r5
   67190:	str	r3, [sp]
   67194:	ldr	r1, [r4, #-92]	; 0xffffffa4
   67198:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6719c:	bl	2faf0 <fputs@plt+0x1ea4c>
   671a0:	ldr	r3, [r5, #488]	; 0x1e8
   671a4:	cmp	r3, #0
   671a8:	beq	66514 <fputs@plt+0x55470>
   671ac:	ldr	ip, [r3, #16]
   671b0:	cmp	ip, #0
   671b4:	addne	r2, fp, r6
   671b8:	ldrne	r3, [r2, #12]
   671bc:	strbne	r3, [ip, #24]
   671c0:	b	66514 <fputs@plt+0x55470>
   671c4:	mov	r3, #10
   671c8:	str	r3, [r4, #20]
   671cc:	b	66514 <fputs@plt+0x55470>
   671d0:	add	r2, fp, r6
   671d4:	ldr	r3, [r2, #12]
   671d8:	str	r3, [r4, #-28]	; 0xffffffe4
   671dc:	b	66514 <fputs@plt+0x55470>
   671e0:	add	r2, fp, r6
   671e4:	mov	r3, #4
   671e8:	str	r3, [r2, #12]
   671ec:	b	66514 <fputs@plt+0x55470>
   671f0:	add	r2, fp, r6
   671f4:	mov	r3, #5
   671f8:	str	r3, [r2, #12]
   671fc:	b	66514 <fputs@plt+0x55470>
   67200:	add	r1, fp, r6
   67204:	mov	r2, #0
   67208:	ldr	r3, [r4, #-12]
   6720c:	mov	r0, r5
   67210:	ldr	r1, [r1, #12]
   67214:	bl	6b638 <fputs@plt+0x5a594>
   67218:	b	66514 <fputs@plt+0x55470>
   6721c:	add	r2, fp, r6
   67220:	mov	r1, #0
   67224:	ldr	r0, [r4, #-76]	; 0xffffffb4
   67228:	ldr	r8, [r2, #12]
   6722c:	mov	r2, r5
   67230:	ldr	r6, [r2], #444	; 0x1bc
   67234:	str	r1, [sp, #92]	; 0x5c
   67238:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6723c:	ldrsh	r2, [r2]
   67240:	str	r3, [sp, #36]	; 0x24
   67244:	ldr	r3, [r4, #-108]	; 0xffffff94
   67248:	cmp	r2, r1
   6724c:	ble	67278 <fputs@plt+0x561d4>
   67250:	ldr	r1, [pc, #-764]	; 66f5c <fputs@plt+0x55eb8>
   67254:	mov	r0, r5
   67258:	bl	2f1dc <fputs@plt+0x1e138>
   6725c:	mov	r1, r8
   67260:	mov	r0, r6
   67264:	bl	1f4a8 <fputs@plt+0xe404>
   67268:	mov	r0, r6
   6726c:	ldr	r1, [sp, #36]	; 0x24
   67270:	bl	1f534 <fputs@plt+0xe490>
   67274:	b	66514 <fputs@plt+0x55470>
   67278:	mov	r9, #1
   6727c:	sub	r2, r4, #44	; 0x2c
   67280:	sub	sl, r4, #60	; 0x3c
   67284:	str	r9, [sp]
   67288:	str	r1, [sp, #4]
   6728c:	mov	r1, sl
   67290:	str	r0, [sp, #8]
   67294:	mov	r0, r5
   67298:	str	r2, [sp, #40]	; 0x28
   6729c:	bl	5c778 <fputs@plt+0x4b6d4>
   672a0:	ldr	r7, [r5, #488]	; 0x1e8
   672a4:	cmp	r7, #0
   672a8:	beq	6725c <fputs@plt+0x561b8>
   672ac:	ldr	r3, [r5, #68]	; 0x44
   672b0:	cmp	r3, #0
   672b4:	bne	6725c <fputs@plt+0x561b8>
   672b8:	add	r3, sp, #92	; 0x5c
   672bc:	sub	r2, r4, #44	; 0x2c
   672c0:	mov	r1, sl
   672c4:	mov	r0, r5
   672c8:	bl	2f3d4 <fputs@plt+0x1e330>
   672cc:	mov	r0, r6
   672d0:	ldr	r1, [r7, #64]	; 0x40
   672d4:	bl	19670 <fputs@plt+0x85cc>
   672d8:	ldr	r3, [r5]
   672dc:	cmp	r0, r9
   672e0:	mov	r1, r8
   672e4:	ldr	r3, [r3, #16]
   672e8:	add	r2, r3, r0, lsl #4
   672ec:	ldr	r3, [r3, r0, lsl #4]
   672f0:	movne	r0, #0
   672f4:	moveq	r0, #1
   672f8:	str	r5, [sp, #104]	; 0x68
   672fc:	str	r3, [sp, #116]	; 0x74
   67300:	ldr	r3, [r2, #12]
   67304:	str	r3, [sp, #108]	; 0x6c
   67308:	ldr	r3, [pc, #-944]	; 66f60 <fputs@plt+0x55ebc>
   6730c:	str	r0, [sp, #112]	; 0x70
   67310:	add	r0, sp, #104	; 0x68
   67314:	str	r3, [sp, #120]	; 0x78
   67318:	ldr	r3, [sp, #92]	; 0x5c
   6731c:	str	r3, [sp, #124]	; 0x7c
   67320:	bl	2fee0 <fputs@plt+0x1ee3c>
   67324:	cmp	r0, #0
   67328:	bne	6725c <fputs@plt+0x561b8>
   6732c:	mov	r2, r9
   67330:	mov	r1, r8
   67334:	mov	r0, r6
   67338:	bl	2043c <fputs@plt+0xf398>
   6733c:	mov	r2, r9
   67340:	str	r0, [r7, #12]
   67344:	mov	r0, r6
   67348:	ldr	r1, [sp, #36]	; 0x24
   6734c:	bl	20310 <fputs@plt+0xf26c>
   67350:	str	r0, [r7, #24]
   67354:	ldrb	r3, [r6, #69]	; 0x45
   67358:	cmp	r3, #0
   6735c:	bne	6725c <fputs@plt+0x561b8>
   67360:	add	r3, r5, #508	; 0x1fc
   67364:	add	r2, sp, #96	; 0x60
   67368:	ldr	ip, [pc, #-1036]	; 66f64 <fputs@plt+0x55ec0>
   6736c:	ldm	r3, {r0, r1}
   67370:	stm	r2, {r0, r1}
   67374:	mov	r3, r0
   67378:	ldrb	r1, [r0]
   6737c:	cmp	r1, #59	; 0x3b
   67380:	ldrne	r1, [sp, #100]	; 0x64
   67384:	addne	r3, r0, r1
   67388:	strne	r3, [sp, #96]	; 0x60
   6738c:	mov	r3, #0
   67390:	ldr	r1, [sp, #96]	; 0x60
   67394:	str	r3, [sp, #100]	; 0x64
   67398:	sub	r1, r1, #1
   6739c:	mov	r0, r1
   673a0:	sub	r1, r1, #1
   673a4:	ldrb	r3, [r0]
   673a8:	add	r3, ip, r3
   673ac:	ldrb	r3, [r3, #320]	; 0x140
   673b0:	ands	r3, r3, #1
   673b4:	bne	6739c <fputs@plt+0x562f8>
   673b8:	mov	r1, #1
   673bc:	str	r3, [sp]
   673c0:	strd	r0, [sp, #96]	; 0x60
   673c4:	mov	r1, r3
   673c8:	mov	r0, r5
   673cc:	bl	6ca6c <fputs@plt+0x5b9c8>
   673d0:	b	6725c <fputs@plt+0x561b8>
   673d4:	add	r1, fp, r6
   673d8:	mov	r2, #1
   673dc:	ldr	r3, [r4, #-12]
   673e0:	mov	r0, r5
   673e4:	ldr	r1, [r1, #12]
   673e8:	bl	6b638 <fputs@plt+0x5a594>
   673ec:	b	66514 <fputs@plt+0x55470>
   673f0:	mov	r3, #9
   673f4:	add	r6, fp, r6
   673f8:	add	r2, sp, #104	; 0x68
   673fc:	mov	r0, r5
   67400:	ldr	r1, [r6, #12]
   67404:	strh	r3, [sp, #104]	; 0x68
   67408:	mov	r3, #0
   6740c:	str	r3, [sp, #108]	; 0x6c
   67410:	str	r3, [sp, #112]	; 0x70
   67414:	str	r3, [sp, #116]	; 0x74
   67418:	str	r3, [sp, #120]	; 0x78
   6741c:	bl	49050 <fputs@plt+0x37fac>
   67420:	ldr	r0, [r5]
   67424:	ldr	r1, [r6, #12]
   67428:	bl	1f4a8 <fputs@plt+0xe404>
   6742c:	b	66514 <fputs@plt+0x55470>
   67430:	add	r2, fp, r6
   67434:	ldr	r1, [r4, #-12]
   67438:	ldr	r6, [r2, #12]
   6743c:	cmp	r6, #0
   67440:	beq	6745c <fputs@plt+0x563b8>
   67444:	mov	r0, r5
   67448:	str	r1, [r6, #64]	; 0x40
   6744c:	mov	r1, r6
   67450:	bl	30a38 <fputs@plt+0x1f994>
   67454:	str	r6, [r4, #-12]
   67458:	b	66514 <fputs@plt+0x55470>
   6745c:	cmp	r1, #0
   67460:	beq	67454 <fputs@plt+0x563b0>
   67464:	ldr	r0, [r5]
   67468:	bl	1fb98 <fputs@plt+0xeaf4>
   6746c:	b	67454 <fputs@plt+0x563b0>
   67470:	add	r2, fp, r6
   67474:	ldr	r7, [r4, #-28]	; 0xffffffe4
   67478:	ldr	r8, [r2, #12]
   6747c:	cmp	r8, #0
   67480:	beq	67538 <fputs@plt+0x56494>
   67484:	ldr	r3, [r8, #48]	; 0x30
   67488:	cmp	r3, #0
   6748c:	beq	674fc <fputs@plt+0x56458>
   67490:	mov	r6, #0
   67494:	mov	r1, r8
   67498:	mov	r0, r5
   6749c:	str	r6, [sp, #108]	; 0x6c
   674a0:	bl	30a38 <fputs@plt+0x1f994>
   674a4:	add	r3, sp, #104	; 0x68
   674a8:	mov	r2, r6
   674ac:	mov	r1, r6
   674b0:	mov	r0, r5
   674b4:	stm	sp, {r3, r8}
   674b8:	mov	r3, r6
   674bc:	str	r6, [sp, #8]
   674c0:	str	r6, [sp, #12]
   674c4:	bl	34a44 <fputs@plt+0x239a0>
   674c8:	mov	r2, r0
   674cc:	mov	r3, r6
   674d0:	str	r6, [sp]
   674d4:	mov	r1, r6
   674d8:	mov	r0, r5
   674dc:	str	r6, [sp, #4]
   674e0:	str	r6, [sp, #8]
   674e4:	str	r6, [sp, #12]
   674e8:	str	r6, [sp, #16]
   674ec:	str	r6, [sp, #20]
   674f0:	bl	27f84 <fputs@plt+0x16ee0>
   674f4:	subs	r8, r0, #0
   674f8:	beq	67538 <fputs@plt+0x56494>
   674fc:	ldr	r2, [r4, #-12]
   67500:	cmp	r7, #0
   67504:	strb	r2, [r8, #4]
   67508:	ldrne	r3, [r7, #8]
   6750c:	str	r7, [r8, #48]	; 0x30
   67510:	bicne	r3, r3, #512	; 0x200
   67514:	strne	r3, [r7, #8]
   67518:	cmp	r2, #116	; 0x74
   6751c:	ldr	r3, [r8, #8]
   67520:	bic	r3, r3, #512	; 0x200
   67524:	str	r3, [r8, #8]
   67528:	movne	r3, #1
   6752c:	strbne	r3, [r5, #22]
   67530:	str	r8, [r4, #-28]	; 0xffffffe4
   67534:	b	66514 <fputs@plt+0x55470>
   67538:	mov	r1, r7
   6753c:	ldr	r0, [r5]
   67540:	mov	r8, #0
   67544:	bl	1f4a8 <fputs@plt+0xe404>
   67548:	b	67530 <fputs@plt+0x5648c>
   6754c:	add	r2, fp, r6
   67550:	ldrb	r3, [r2, #10]
   67554:	str	r3, [r2, #12]
   67558:	b	66514 <fputs@plt+0x55470>
   6755c:	mov	r3, #116	; 0x74
   67560:	str	r3, [r4, #-12]
   67564:	b	66514 <fputs@plt+0x55470>
   67568:	add	r2, fp, r6
   6756c:	mov	r0, r5
   67570:	ldr	r3, [r2, #16]
   67574:	str	r3, [sp, #20]
   67578:	ldr	r3, [r2, #12]
   6757c:	str	r3, [sp, #16]
   67580:	ldr	r3, [r4, #-108]	; 0xffffff94
   67584:	str	r3, [sp, #12]
   67588:	ldr	r3, [r4, #-12]
   6758c:	str	r3, [sp, #8]
   67590:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67594:	str	r3, [sp, #4]
   67598:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6759c:	str	r3, [sp]
   675a0:	ldr	r1, [r4, #-92]	; 0xffffffa4
   675a4:	ldr	r2, [r4, #-76]	; 0xffffffb4
   675a8:	ldr	r3, [r4, #-60]	; 0xffffffc4
   675ac:	bl	27f84 <fputs@plt+0x16ee0>
   675b0:	str	r0, [r4, #-124]	; 0xffffff84
   675b4:	b	66514 <fputs@plt+0x55470>
   675b8:	mov	r3, #0
   675bc:	mov	r2, #256	; 0x100
   675c0:	mov	r0, r5
   675c4:	str	r3, [sp]
   675c8:	str	r3, [sp, #4]
   675cc:	str	r3, [sp, #8]
   675d0:	strd	r2, [sp, #12]
   675d4:	mov	r2, r3
   675d8:	str	r3, [sp, #20]
   675dc:	ldr	r1, [r4, #-12]
   675e0:	bl	27f84 <fputs@plt+0x16ee0>
   675e4:	str	r0, [r4, #-44]	; 0xffffffd4
   675e8:	b	66514 <fputs@plt+0x55470>
   675ec:	ldr	r6, [r4, #-60]	; 0xffffffc4
   675f0:	mov	r3, #0
   675f4:	mov	r2, #768	; 0x300
   675f8:	mov	r0, r5
   675fc:	str	r3, [sp]
   67600:	str	r3, [sp, #4]
   67604:	str	r3, [sp, #8]
   67608:	strd	r2, [sp, #12]
   6760c:	mov	r2, r3
   67610:	str	r3, [sp, #20]
   67614:	ldr	r1, [r4, #-12]
   67618:	bl	27f84 <fputs@plt+0x16ee0>
   6761c:	cmp	r6, #0
   67620:	ldrne	r3, [r6, #8]
   67624:	bicne	r3, r3, #512	; 0x200
   67628:	strne	r3, [r6, #8]
   6762c:	cmp	r0, #0
   67630:	movne	r3, #116	; 0x74
   67634:	strne	r6, [r0, #48]	; 0x30
   67638:	strbne	r3, [r0, #4]
   6763c:	streq	r6, [r4, #-60]	; 0xffffffc4
   67640:	strne	r0, [r4, #-60]	; 0xffffffc4
   67644:	b	66514 <fputs@plt+0x55470>
   67648:	add	r2, fp, r6
   6764c:	mov	r3, #1
   67650:	str	r3, [r2, #12]
   67654:	b	66514 <fputs@plt+0x55470>
   67658:	add	r2, fp, r6
   6765c:	mov	r3, #2
   67660:	str	r3, [r2, #12]
   67664:	b	66514 <fputs@plt+0x55470>
   67668:	mov	r3, #0
   6766c:	str	r3, [r4, #20]
   67670:	b	66514 <fputs@plt+0x55470>
   67674:	ldr	r1, [r4, #-28]	; 0xffffffe4
   67678:	ldr	r2, [r4, #-12]
   6767c:	ldr	r0, [r5]
   67680:	bl	27dd0 <fputs@plt+0x16d2c>
   67684:	add	r3, fp, r6
   67688:	str	r0, [r4, #-28]	; 0xffffffe4
   6768c:	ldr	r3, [r3, #16]
   67690:	cmp	r3, #0
   67694:	beq	676b0 <fputs@plt+0x5660c>
   67698:	add	r2, r6, #12
   6769c:	mov	r1, r0
   676a0:	mov	r3, #1
   676a4:	add	r2, fp, r2
   676a8:	mov	r0, r5
   676ac:	bl	1c9b0 <fputs@plt+0xb90c>
   676b0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   676b4:	cmp	r2, #0
   676b8:	beq	66514 <fputs@plt+0x55470>
   676bc:	ldm	r2, {r1, r6}
   676c0:	mov	r3, #20
   676c4:	ldr	r5, [r5]
   676c8:	mul	r3, r3, r1
   676cc:	mov	r0, r5
   676d0:	sub	r3, r3, #20
   676d4:	add	r6, r6, r3
   676d8:	ldr	r1, [r6, #8]
   676dc:	bl	1b744 <fputs@plt+0xa6a0>
   676e0:	ldmdb	r4, {r1, r2}
   676e4:	mov	r0, r5
   676e8:	sub	r2, r2, r1
   676ec:	asr	r3, r2, #31
   676f0:	bl	1c8c0 <fputs@plt+0xb81c>
   676f4:	str	r0, [r6, #8]
   676f8:	b	66514 <fputs@plt+0x55470>
   676fc:	mov	r2, #0
   67700:	mov	r1, #158	; 0x9e
   67704:	ldr	r0, [r5]
   67708:	bl	1cc70 <fputs@plt+0xbbcc>
   6770c:	mov	r2, r0
   67710:	ldr	r1, [r4, #-12]
   67714:	ldr	r0, [r5]
   67718:	bl	27dd0 <fputs@plt+0x16d2c>
   6771c:	str	r0, [r4, #-12]
   67720:	b	66514 <fputs@plt+0x55470>
   67724:	add	r2, r6, #12
   67728:	mov	r3, #0
   6772c:	add	r6, fp, r2
   67730:	mov	r1, #158	; 0x9e
   67734:	mov	r2, r3
   67738:	mov	r0, r5
   6773c:	str	r6, [sp]
   67740:	bl	2f878 <fputs@plt+0x1e7d4>
   67744:	sub	r3, r4, #28
   67748:	mov	r6, r0
   6774c:	mov	r1, #27
   67750:	mov	r0, r5
   67754:	str	r3, [sp]
   67758:	mov	r3, #0
   6775c:	mov	r2, r3
   67760:	bl	2f878 <fputs@plt+0x1e7d4>
   67764:	mov	r3, #0
   67768:	mov	r2, r0
   6776c:	mov	r1, #122	; 0x7a
   67770:	mov	r0, r5
   67774:	str	r3, [sp]
   67778:	mov	r3, r6
   6777c:	bl	2f878 <fputs@plt+0x1e7d4>
   67780:	mov	r2, r0
   67784:	ldr	r1, [r4, #-44]	; 0xffffffd4
   67788:	ldr	r0, [r5]
   6778c:	bl	27dd0 <fputs@plt+0x16d2c>
   67790:	str	r0, [r4, #-44]	; 0xffffffd4
   67794:	b	66514 <fputs@plt+0x55470>
   67798:	add	r2, fp, r6
   6779c:	sub	r3, r4, #12
   677a0:	add	r6, r2, #12
   677a4:	ldm	r6, {r0, r1}
   677a8:	stm	r3, {r0, r1}
   677ac:	b	66514 <fputs@plt+0x55470>
   677b0:	mov	r2, #80	; 0x50
   677b4:	mov	r3, #0
   677b8:	ldr	r0, [r5]
   677bc:	bl	1d308 <fputs@plt+0xc264>
   677c0:	str	r0, [r4, #20]
   677c4:	b	66514 <fputs@plt+0x55470>
   677c8:	add	r2, fp, r6
   677cc:	ldr	r2, [r2, #12]
   677d0:	cmp	r2, #0
   677d4:	str	r2, [r4, #-12]
   677d8:	beq	66514 <fputs@plt+0x55470>
   677dc:	ldr	r3, [r2]
   677e0:	mov	r0, #72	; 0x48
   677e4:	sub	r1, r3, #1
   677e8:	mla	r3, r0, r3, r2
   677ec:	cmp	r1, #0
   677f0:	sub	r3, r3, #72	; 0x48
   677f4:	movle	r3, #0
   677f8:	strble	r3, [r2, #44]	; 0x2c
   677fc:	ble	66514 <fputs@plt+0x55470>
   67800:	ldrb	r0, [r3, #-28]	; 0xffffffe4
   67804:	sub	r1, r1, #1
   67808:	strb	r0, [r3, #44]	; 0x2c
   6780c:	b	677ec <fputs@plt+0x56748>
   67810:	ldr	ip, [r4, #-12]
   67814:	cmp	ip, #0
   67818:	beq	66514 <fputs@plt+0x55470>
   6781c:	ldr	r3, [ip]
   67820:	cmp	r3, #0
   67824:	ble	66514 <fputs@plt+0x55470>
   67828:	sub	r3, r3, #1
   6782c:	mov	r2, #72	; 0x48
   67830:	mla	ip, r2, r3, ip
   67834:	add	r2, fp, r6
   67838:	ldr	r3, [r2, #12]
   6783c:	strb	r3, [ip, #44]	; 0x2c
   67840:	b	66514 <fputs@plt+0x55470>
   67844:	mov	r3, #0
   67848:	str	r3, [r4, #20]
   6784c:	b	66514 <fputs@plt+0x55470>
   67850:	add	r2, fp, r6
   67854:	mov	r0, r5
   67858:	ldr	r3, [r2, #12]
   6785c:	sub	r2, r4, #76	; 0x4c
   67860:	str	r3, [sp, #12]
   67864:	ldr	r3, [r4, #-12]
   67868:	str	r3, [sp, #8]
   6786c:	mov	r3, #0
   67870:	str	r3, [sp, #4]
   67874:	sub	r3, r4, #44	; 0x2c
   67878:	str	r3, [sp]
   6787c:	sub	r3, r4, #60	; 0x3c
   67880:	ldr	r1, [r4, #-92]	; 0xffffffa4
   67884:	bl	34a44 <fputs@plt+0x239a0>
   67888:	mov	r1, r0
   6788c:	sub	r2, r4, #28
   67890:	mov	r0, r5
   67894:	str	r1, [r4, #-92]	; 0xffffffa4
   67898:	bl	1c930 <fputs@plt+0xb88c>
   6789c:	b	66514 <fputs@plt+0x55470>
   678a0:	add	r2, fp, r6
   678a4:	mov	r0, r5
   678a8:	ldr	r3, [r2, #12]
   678ac:	sub	r2, r4, #108	; 0x6c
   678b0:	str	r3, [sp, #12]
   678b4:	ldr	r3, [r4, #-12]
   678b8:	str	r3, [sp, #8]
   678bc:	mov	r3, #0
   678c0:	str	r3, [sp, #4]
   678c4:	sub	r3, r4, #28
   678c8:	str	r3, [sp]
   678cc:	sub	r3, r4, #92	; 0x5c
   678d0:	ldr	r1, [r4, #-124]	; 0xffffff84
   678d4:	bl	34a44 <fputs@plt+0x239a0>
   678d8:	cmp	r0, #0
   678dc:	str	r0, [r4, #-124]	; 0xffffff84
   678e0:	ldr	r1, [r4, #-60]	; 0xffffffc4
   678e4:	beq	67910 <fputs@plt+0x5686c>
   678e8:	mov	ip, #72	; 0x48
   678ec:	ldr	r2, [r0]
   678f0:	sub	r3, r2, #1
   678f4:	mul	r2, ip, r2
   678f8:	str	r1, [r0, r2]
   678fc:	mla	r0, ip, r3, r0
   67900:	ldrb	r3, [r0, #45]	; 0x2d
   67904:	orr	r3, r3, #4
   67908:	strb	r3, [r0, #45]	; 0x2d
   6790c:	b	66514 <fputs@plt+0x55470>
   67910:	ldr	r0, [r5]
   67914:	bl	1f534 <fputs@plt+0xe490>
   67918:	b	66514 <fputs@plt+0x55470>
   6791c:	add	r2, fp, r6
   67920:	mov	r0, r5
   67924:	ldr	r3, [r2, #12]
   67928:	str	r3, [sp, #12]
   6792c:	ldr	r3, [r4, #-12]
   67930:	str	r3, [sp, #8]
   67934:	ldr	r3, [r4, #-60]	; 0xffffffc4
   67938:	str	r3, [sp, #4]
   6793c:	sub	r3, r4, #28
   67940:	str	r3, [sp]
   67944:	mov	r3, #0
   67948:	mov	r2, r3
   6794c:	ldr	r1, [r4, #-92]	; 0xffffffa4
   67950:	bl	34a44 <fputs@plt+0x239a0>
   67954:	str	r0, [r4, #-92]	; 0xffffffa4
   67958:	b	66514 <fputs@plt+0x55470>
   6795c:	ldr	r1, [r4, #-92]	; 0xffffffa4
   67960:	ldr	r2, [r4, #-60]	; 0xffffffc4
   67964:	cmp	r1, #0
   67968:	bne	67998 <fputs@plt+0x568f4>
   6796c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   67970:	cmp	r3, #0
   67974:	bne	67998 <fputs@plt+0x568f4>
   67978:	ldr	r3, [r4, #-12]
   6797c:	cmp	r3, #0
   67980:	bne	67998 <fputs@plt+0x568f4>
   67984:	add	r3, fp, r6
   67988:	ldr	r3, [r3, #12]
   6798c:	cmp	r3, #0
   67990:	streq	r2, [r4, #-92]	; 0xffffffa4
   67994:	beq	66514 <fputs@plt+0x55470>
   67998:	ldr	r3, [r2]
   6799c:	sub	r8, r4, #28
   679a0:	cmp	r3, #1
   679a4:	movne	r0, #72	; 0x48
   679a8:	subne	r1, r3, #1
   679ac:	mlane	r3, r0, r3, r2
   679b0:	bne	67a44 <fputs@plt+0x569a0>
   679b4:	add	r2, fp, r6
   679b8:	mov	r6, #0
   679bc:	ldr	r3, [r2, #12]
   679c0:	mov	r0, r5
   679c4:	mov	r2, r6
   679c8:	str	r3, [sp, #12]
   679cc:	ldr	r3, [r4, #-12]
   679d0:	str	r8, [sp]
   679d4:	str	r6, [sp, #4]
   679d8:	str	r3, [sp, #8]
   679dc:	mov	r3, r6
   679e0:	bl	34a44 <fputs@plt+0x239a0>
   679e4:	cmp	r0, r6
   679e8:	str	r0, [r4, #-92]	; 0xffffffa4
   679ec:	beq	67a28 <fputs@plt+0x56984>
   679f0:	ldr	r2, [r4, #-60]	; 0xffffffc4
   679f4:	mov	ip, #72	; 0x48
   679f8:	ldr	r3, [r0]
   679fc:	ldr	r1, [r2, #16]
   67a00:	sub	r3, r3, #1
   67a04:	mla	r0, ip, r3, r0
   67a08:	str	r1, [r0, #16]
   67a0c:	ldr	r3, [r2, #12]
   67a10:	str	r3, [r0, #12]
   67a14:	ldr	r3, [r2, #28]
   67a18:	str	r3, [r0, #28]
   67a1c:	str	r6, [r2, #12]
   67a20:	str	r6, [r2, #16]
   67a24:	str	r6, [r2, #28]
   67a28:	ldr	r1, [r4, #-60]	; 0xffffffc4
   67a2c:	ldr	r0, [r5]
   67a30:	bl	1fdc0 <fputs@plt+0xed1c>
   67a34:	b	66514 <fputs@plt+0x55470>
   67a38:	ldrb	r0, [r3, #-28]	; 0xffffffe4
   67a3c:	sub	r1, r1, #1
   67a40:	strb	r0, [r3, #44]	; 0x2c
   67a44:	cmp	r1, #0
   67a48:	sub	r3, r3, #72	; 0x48
   67a4c:	bgt	67a38 <fputs@plt+0x56994>
   67a50:	mov	r7, #0
   67a54:	mov	r3, #1024	; 0x400
   67a58:	mov	r1, r7
   67a5c:	mov	r0, r5
   67a60:	strb	r7, [r2, #44]	; 0x2c
   67a64:	str	r7, [sp]
   67a68:	str	r7, [sp, #4]
   67a6c:	str	r7, [sp, #8]
   67a70:	str	r3, [sp, #12]
   67a74:	mov	r3, r7
   67a78:	str	r7, [sp, #16]
   67a7c:	str	r7, [sp, #20]
   67a80:	bl	27f84 <fputs@plt+0x16ee0>
   67a84:	add	r2, fp, r6
   67a88:	ldr	r3, [r2, #12]
   67a8c:	mov	r2, r7
   67a90:	str	r3, [sp, #12]
   67a94:	ldr	r3, [r4, #-12]
   67a98:	str	r8, [sp]
   67a9c:	stmib	sp, {r0, r3}
   67aa0:	mov	r3, r7
   67aa4:	mov	r0, r5
   67aa8:	ldr	r1, [r4, #-92]	; 0xffffffa4
   67aac:	bl	34a44 <fputs@plt+0x239a0>
   67ab0:	str	r0, [r4, #-92]	; 0xffffffa4
   67ab4:	b	66514 <fputs@plt+0x55470>
   67ab8:	mov	r3, #0
   67abc:	str	r3, [r4, #20]
   67ac0:	str	r3, [r4, #24]
   67ac4:	b	66514 <fputs@plt+0x55470>
   67ac8:	add	r3, r6, #12
   67acc:	sub	r2, r4, #12
   67ad0:	ldr	r0, [r5]
   67ad4:	add	r3, fp, r3
   67ad8:	mov	r1, #0
   67adc:	bl	278f4 <fputs@plt+0x16850>
   67ae0:	str	r0, [r4, #-12]
   67ae4:	b	66514 <fputs@plt+0x55470>
   67ae8:	add	r2, fp, r6
   67aec:	mov	r3, #1
   67af0:	str	r3, [r2, #12]
   67af4:	b	66514 <fputs@plt+0x55470>
   67af8:	mov	r3, #0
   67afc:	sub	r1, r4, #12
   67b00:	mov	r2, r3
   67b04:	mov	r0, r5
   67b08:	bl	30aa0 <fputs@plt+0x1f9fc>
   67b0c:	str	r0, [r4, #-12]
   67b10:	b	66514 <fputs@plt+0x55470>
   67b14:	mov	r3, #0
   67b18:	sub	r2, r4, #12
   67b1c:	sub	r1, r4, #28
   67b20:	mov	r0, r5
   67b24:	bl	30aa0 <fputs@plt+0x1f9fc>
   67b28:	str	r0, [r4, #-28]	; 0xffffffe4
   67b2c:	b	66514 <fputs@plt+0x55470>
   67b30:	sub	r3, r4, #12
   67b34:	sub	r2, r4, #28
   67b38:	sub	r1, r4, #44	; 0x2c
   67b3c:	mov	r0, r5
   67b40:	bl	30aa0 <fputs@plt+0x1f9fc>
   67b44:	str	r0, [r4, #-44]	; 0xffffffd4
   67b48:	b	66514 <fputs@plt+0x55470>
   67b4c:	add	r2, fp, r6
   67b50:	ldr	r3, [r2, #12]
   67b54:	str	r3, [r4, #-12]
   67b58:	b	66514 <fputs@plt+0x55470>
   67b5c:	mov	r3, #0
   67b60:	str	r3, [r4, #20]
   67b64:	b	66514 <fputs@plt+0x55470>
   67b68:	add	r2, fp, r6
   67b6c:	sub	r3, r4, #28
   67b70:	add	r6, r2, #12
   67b74:	ldm	r6, {r0, r1}
   67b78:	stm	r3, {r0, r1}
   67b7c:	b	66514 <fputs@plt+0x55470>
   67b80:	mov	r0, #0
   67b84:	mov	r1, #1
   67b88:	strd	r0, [r4, #-12]
   67b8c:	b	66514 <fputs@plt+0x55470>
   67b90:	ldr	r3, [r4, #-12]
   67b94:	str	r3, [r4, #-44]	; 0xffffffd4
   67b98:	b	66514 <fputs@plt+0x55470>
   67b9c:	mov	r3, #0
   67ba0:	str	r3, [r4, #20]
   67ba4:	b	66514 <fputs@plt+0x55470>
   67ba8:	add	r2, fp, r6
   67bac:	ldr	r3, [r2, #12]
   67bb0:	str	r3, [r4, #-28]	; 0xffffffe4
   67bb4:	b	66514 <fputs@plt+0x55470>
   67bb8:	ldr	r1, [r4, #-44]	; 0xffffffd4
   67bbc:	ldr	r2, [r4, #-12]
   67bc0:	ldr	r0, [r5]
   67bc4:	bl	27dd0 <fputs@plt+0x16d2c>
   67bc8:	add	r2, fp, r6
   67bcc:	str	r0, [r4, #-44]	; 0xffffffd4
   67bd0:	ldr	r1, [r2, #12]
   67bd4:	bl	18f68 <fputs@plt+0x7ec4>
   67bd8:	b	66514 <fputs@plt+0x55470>
   67bdc:	mov	r1, #0
   67be0:	ldr	r2, [r4, #-12]
   67be4:	ldr	r0, [r5]
   67be8:	bl	27dd0 <fputs@plt+0x16d2c>
   67bec:	add	r2, fp, r6
   67bf0:	str	r0, [r4, #-12]
   67bf4:	ldr	r1, [r2, #12]
   67bf8:	bl	18f68 <fputs@plt+0x7ec4>
   67bfc:	b	66514 <fputs@plt+0x55470>
   67c00:	add	r2, fp, r6
   67c04:	mov	r3, #0
   67c08:	str	r3, [r2, #12]
   67c0c:	b	66514 <fputs@plt+0x55470>
   67c10:	add	r2, fp, r6
   67c14:	mov	r3, #1
   67c18:	str	r3, [r2, #12]
   67c1c:	b	66514 <fputs@plt+0x55470>
   67c20:	mvn	r3, #0
   67c24:	str	r3, [r4, #20]
   67c28:	b	66514 <fputs@plt+0x55470>
   67c2c:	mov	r3, #0
   67c30:	str	r3, [r4, #20]
   67c34:	str	r3, [r4, #24]
   67c38:	b	66514 <fputs@plt+0x55470>
   67c3c:	add	r2, fp, r6
   67c40:	ldr	r3, [r2, #12]
   67c44:	str	r3, [r4, #-12]
   67c48:	mov	r3, #0
   67c4c:	str	r3, [r4, #-8]
   67c50:	b	66514 <fputs@plt+0x55470>
   67c54:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67c58:	add	r2, fp, r6
   67c5c:	str	r3, [r4, #-44]	; 0xffffffd4
   67c60:	ldr	r3, [r2, #12]
   67c64:	str	r3, [r4, #-40]	; 0xffffffd8
   67c68:	b	66514 <fputs@plt+0x55470>
   67c6c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67c70:	add	r2, fp, r6
   67c74:	str	r3, [r4, #-40]	; 0xffffffd8
   67c78:	ldr	r3, [r2, #12]
   67c7c:	str	r3, [r4, #-44]	; 0xffffffd4
   67c80:	b	66514 <fputs@plt+0x55470>
   67c84:	ldr	r3, [r4, #-76]	; 0xffffffb4
   67c88:	mov	r0, r5
   67c8c:	ldr	r1, [r4, #-28]	; 0xffffffe4
   67c90:	cmp	r3, #0
   67c94:	ldrne	r2, [r5, #536]	; 0x218
   67c98:	strne	r2, [r3, #4]
   67c9c:	sub	r2, r4, #12
   67ca0:	strne	r3, [r5, #536]	; 0x218
   67ca4:	strne	r3, [r5, #540]	; 0x21c
   67ca8:	bl	1c930 <fputs@plt+0xb88c>
   67cac:	add	r2, fp, r6
   67cb0:	mov	r0, r5
   67cb4:	ldr	r1, [r4, #-28]	; 0xffffffe4
   67cb8:	ldr	r2, [r2, #12]
   67cbc:	bl	60a58 <fputs@plt+0x4f9b4>
   67cc0:	b	66514 <fputs@plt+0x55470>
   67cc4:	ldr	r3, [r4, #-108]	; 0xffffff94
   67cc8:	mov	r0, r5
   67ccc:	ldr	r1, [r4, #-60]	; 0xffffffc4
   67cd0:	cmp	r3, #0
   67cd4:	ldrne	r2, [r5, #536]	; 0x218
   67cd8:	strne	r2, [r3, #4]
   67cdc:	sub	r2, r4, #44	; 0x2c
   67ce0:	strne	r3, [r5, #536]	; 0x218
   67ce4:	strne	r3, [r5, #540]	; 0x21c
   67ce8:	bl	1c930 <fputs@plt+0xb88c>
   67cec:	ldr	r3, [r4, #-12]
   67cf0:	cmp	r3, #0
   67cf4:	beq	67d1c <fputs@plt+0x56c78>
   67cf8:	ldr	r2, [r5]
   67cfc:	ldr	r3, [r3]
   67d00:	ldr	r2, [r2, #100]	; 0x64
   67d04:	cmp	r2, r3
   67d08:	bge	67d1c <fputs@plt+0x56c78>
   67d0c:	ldr	r2, [pc, #-3500]	; 66f68 <fputs@plt+0x55ec4>
   67d10:	mov	r0, r5
   67d14:	ldr	r1, [pc, #-3504]	; 66f6c <fputs@plt+0x55ec8>
   67d18:	bl	2f1dc <fputs@plt+0x1e138>
   67d1c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   67d20:	add	r2, fp, r6
   67d24:	mov	r0, r5
   67d28:	str	r3, [sp]
   67d2c:	ldr	r1, [r4, #-60]	; 0xffffffc4
   67d30:	ldr	r3, [r2, #12]
   67d34:	ldr	r2, [r4, #-12]
   67d38:	bl	61ee8 <fputs@plt+0x50e44>
   67d3c:	b	66514 <fputs@plt+0x55470>
   67d40:	add	r2, fp, r6
   67d44:	ldr	r1, [r4, #-60]	; 0xffffffc4
   67d48:	ldr	r0, [r5]
   67d4c:	ldr	r2, [r2, #12]
   67d50:	bl	27dd0 <fputs@plt+0x16d2c>
   67d54:	mov	r1, r0
   67d58:	mov	r3, #1
   67d5c:	sub	r2, r4, #28
   67d60:	mov	r0, r5
   67d64:	str	r1, [r4, #-60]	; 0xffffffc4
   67d68:	bl	1c9b0 <fputs@plt+0xb90c>
   67d6c:	b	66514 <fputs@plt+0x55470>
   67d70:	add	r2, fp, r6
   67d74:	mov	r1, #0
   67d78:	ldr	r0, [r5]
   67d7c:	ldr	r2, [r2, #12]
   67d80:	bl	27dd0 <fputs@plt+0x16d2c>
   67d84:	mov	r6, r0
   67d88:	mov	r1, r0
   67d8c:	mov	r3, #1
   67d90:	sub	r2, r4, #28
   67d94:	mov	r0, r5
   67d98:	bl	1c9b0 <fputs@plt+0xb90c>
   67d9c:	str	r6, [r4, #-28]	; 0xffffffe4
   67da0:	b	66514 <fputs@plt+0x55470>
   67da4:	ldr	r3, [r4, #-76]	; 0xffffffb4
   67da8:	mov	r0, r5
   67dac:	cmp	r3, #0
   67db0:	ldrne	r2, [r5, #536]	; 0x218
   67db4:	strne	r2, [r3, #4]
   67db8:	add	r2, fp, r6
   67dbc:	strne	r3, [r5, #536]	; 0x218
   67dc0:	strne	r3, [r5, #540]	; 0x21c
   67dc4:	ldr	r3, [r4, #-60]	; 0xffffffc4
   67dc8:	str	r3, [sp]
   67dcc:	ldr	r1, [r4, #-28]	; 0xffffffe4
   67dd0:	ldr	r3, [r4, #-12]
   67dd4:	ldr	r2, [r2, #12]
   67dd8:	bl	5e154 <fputs@plt+0x4d0b0>
   67ddc:	b	66514 <fputs@plt+0x55470>
   67de0:	ldr	r3, [r4, #-92]	; 0xffffffa4
   67de4:	mov	r0, r5
   67de8:	cmp	r3, #0
   67dec:	ldrne	r2, [r5, #536]	; 0x218
   67df0:	strne	r2, [r3, #4]
   67df4:	mov	r2, #0
   67df8:	strne	r3, [r5, #536]	; 0x218
   67dfc:	strne	r3, [r5, #540]	; 0x21c
   67e00:	ldr	r3, [r4, #-76]	; 0xffffffb4
   67e04:	str	r3, [sp]
   67e08:	ldr	r1, [r4, #-44]	; 0xffffffd4
   67e0c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67e10:	bl	5e154 <fputs@plt+0x4d0b0>
   67e14:	b	66514 <fputs@plt+0x55470>
   67e18:	ldr	r3, [r4, #-12]
   67e1c:	str	r3, [r4, #-28]	; 0xffffffe4
   67e20:	b	66514 <fputs@plt+0x55470>
   67e24:	add	r2, r6, #12
   67e28:	ldr	r1, [r4, #-28]	; 0xffffffe4
   67e2c:	add	r2, fp, r2
   67e30:	ldr	r0, [r5]
   67e34:	bl	27d48 <fputs@plt+0x16ca4>
   67e38:	str	r0, [r4, #-28]	; 0xffffffe4
   67e3c:	b	66514 <fputs@plt+0x55470>
   67e40:	add	r2, r6, #12
   67e44:	mov	r1, #0
   67e48:	ldr	r0, [r5]
   67e4c:	add	r2, fp, r2
   67e50:	bl	27d48 <fputs@plt+0x16ca4>
   67e54:	add	r2, fp, r6
   67e58:	str	r0, [r2, #12]
   67e5c:	b	66514 <fputs@plt+0x55470>
   67e60:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67e64:	add	r2, fp, r6
   67e68:	ldr	ip, [r2, #12]
   67e6c:	str	r3, [r4, #-24]	; 0xffffffe8
   67e70:	ldr	r3, [r2, #16]
   67e74:	add	r3, ip, r3
   67e78:	str	r3, [r4, #-20]	; 0xffffffec
   67e7c:	ldr	r3, [r4, #-12]
   67e80:	str	r3, [r4, #-28]	; 0xffffffe4
   67e84:	b	66514 <fputs@plt+0x55470>
   67e88:	ldr	r3, [r4, #8]
   67e8c:	add	r2, fp, r6
   67e90:	add	r0, r6, #12
   67e94:	mov	r1, r5
   67e98:	add	r0, fp, r0
   67e9c:	str	r3, [sp]
   67ea0:	ldrb	r2, [r2, #10]
   67ea4:	ldr	r3, [r4, #4]
   67ea8:	bl	2f98c <fputs@plt+0x1e8e8>
   67eac:	b	66514 <fputs@plt+0x55470>
   67eb0:	ldr	r3, [r4, #8]
   67eb4:	add	r0, r6, #12
   67eb8:	mov	r2, #27
   67ebc:	mov	r1, r5
   67ec0:	add	r0, fp, r0
   67ec4:	str	r3, [sp]
   67ec8:	ldr	r3, [r4, #4]
   67ecc:	bl	2f98c <fputs@plt+0x1e8e8>
   67ed0:	b	66514 <fputs@plt+0x55470>
   67ed4:	sub	r3, r4, #28
   67ed8:	mov	r1, #27
   67edc:	mov	r0, r5
   67ee0:	str	r3, [sp]
   67ee4:	mov	r3, #0
   67ee8:	mov	r2, r3
   67eec:	bl	2f878 <fputs@plt+0x1e7d4>
   67ef0:	add	r3, r6, #12
   67ef4:	mov	r7, r0
   67ef8:	add	r3, fp, r3
   67efc:	mov	r1, #27
   67f00:	mov	r0, r5
   67f04:	str	r3, [sp]
   67f08:	mov	r3, #0
   67f0c:	mov	r2, r3
   67f10:	bl	2f878 <fputs@plt+0x1e7d4>
   67f14:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67f18:	add	r2, fp, r6
   67f1c:	mov	r1, #122	; 0x7a
   67f20:	ldr	ip, [r2, #12]
   67f24:	str	r3, [r4, #-24]	; 0xffffffe8
   67f28:	ldr	r3, [r2, #16]
   67f2c:	mov	r2, r7
   67f30:	add	r3, ip, r3
   67f34:	str	r3, [r4, #-20]	; 0xffffffec
   67f38:	mov	r3, #0
   67f3c:	str	r3, [sp]
   67f40:	mov	r3, r0
   67f44:	mov	r0, r5
   67f48:	bl	2f878 <fputs@plt+0x1e7d4>
   67f4c:	str	r0, [r4, #-28]	; 0xffffffe4
   67f50:	b	66514 <fputs@plt+0x55470>
   67f54:	sub	r3, r4, #60	; 0x3c
   67f58:	mov	r1, #27
   67f5c:	mov	r0, r5
   67f60:	mov	r7, #0
   67f64:	str	r3, [sp]
   67f68:	mov	r3, #0
   67f6c:	mov	r2, r3
   67f70:	bl	2f878 <fputs@plt+0x1e7d4>
   67f74:	sub	r3, r4, #28
   67f78:	mov	r8, r0
   67f7c:	mov	r1, #27
   67f80:	mov	r0, r5
   67f84:	str	r3, [sp]
   67f88:	mov	r3, #0
   67f8c:	mov	r2, r3
   67f90:	bl	2f878 <fputs@plt+0x1e7d4>
   67f94:	add	r3, r6, #12
   67f98:	mov	r9, r0
   67f9c:	add	r3, fp, r3
   67fa0:	mov	r1, #27
   67fa4:	mov	r0, r5
   67fa8:	str	r3, [sp]
   67fac:	mov	r3, #0
   67fb0:	mov	r2, r3
   67fb4:	bl	2f878 <fputs@plt+0x1e7d4>
   67fb8:	mov	r3, r0
   67fbc:	mov	r2, r9
   67fc0:	str	r7, [sp]
   67fc4:	mov	r1, #122	; 0x7a
   67fc8:	mov	r0, r5
   67fcc:	bl	2f878 <fputs@plt+0x1e7d4>
   67fd0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   67fd4:	add	r2, fp, r6
   67fd8:	mov	r1, #122	; 0x7a
   67fdc:	ldr	ip, [r2, #12]
   67fe0:	str	r3, [r4, #-56]	; 0xffffffc8
   67fe4:	ldr	r3, [r2, #16]
   67fe8:	mov	r2, r8
   67fec:	add	r3, ip, r3
   67ff0:	str	r3, [r4, #-52]	; 0xffffffcc
   67ff4:	mov	r3, r0
   67ff8:	mov	r0, r5
   67ffc:	str	r7, [sp]
   68000:	bl	2f878 <fputs@plt+0x1e7d4>
   68004:	str	r0, [r4, #-60]	; 0xffffffc4
   68008:	b	66514 <fputs@plt+0x55470>
   6800c:	add	r8, fp, r6
   68010:	add	r2, sp, #104	; 0x68
   68014:	add	r3, r8, #12
   68018:	ldm	r3, {r0, r1}
   6801c:	stm	r2, {r0, r1}
   68020:	ldr	r0, [sp, #108]	; 0x6c
   68024:	cmp	r0, #1
   68028:	bls	680bc <fputs@plt+0x57018>
   6802c:	ldr	r3, [sp, #104]	; 0x68
   68030:	ldrb	r1, [r3]
   68034:	cmp	r1, #35	; 0x23
   68038:	bne	680bc <fputs@plt+0x57018>
   6803c:	ldrb	ip, [r3, #1]
   68040:	ldr	r1, [pc, #4084]	; 6903c <fputs@plt+0x57f98>
   68044:	add	r1, r1, ip
   68048:	ldrb	r1, [r1, #320]	; 0x140
   6804c:	tst	r1, #4
   68050:	beq	680bc <fputs@plt+0x57018>
   68054:	add	r7, fp, r7, lsl #4
   68058:	str	r3, [r8, #16]
   6805c:	add	r3, r3, r0
   68060:	str	r3, [r7, #20]
   68064:	ldrb	r6, [r5, #18]
   68068:	cmp	r6, #0
   6806c:	bne	68084 <fputs@plt+0x56fe0>
   68070:	ldr	r1, [pc, #4040]	; 69040 <fputs@plt+0x57f9c>
   68074:	mov	r0, r5
   68078:	bl	2f1dc <fputs@plt+0x1e138>
   6807c:	str	r6, [r8, #12]
   68080:	b	66514 <fputs@plt+0x55470>
   68084:	mov	r3, #0
   68088:	mov	r1, #157	; 0x9d
   6808c:	str	r2, [sp]
   68090:	mov	r0, r5
   68094:	mov	r2, r3
   68098:	bl	2f878 <fputs@plt+0x1e7d4>
   6809c:	cmp	r0, #0
   680a0:	str	r0, [r8, #12]
   680a4:	beq	66514 <fputs@plt+0x55470>
   680a8:	add	r1, r0, #28
   680ac:	ldr	r0, [sp, #104]	; 0x68
   680b0:	add	r0, r0, #1
   680b4:	bl	12e40 <fputs@plt+0x1d9c>
   680b8:	b	66514 <fputs@plt+0x55470>
   680bc:	ldr	r3, [sp, #108]	; 0x6c
   680c0:	add	r0, r6, #12
   680c4:	mov	r2, #135	; 0x87
   680c8:	mov	r1, r5
   680cc:	add	r0, fp, r0
   680d0:	str	r3, [sp]
   680d4:	ldr	r3, [sp, #104]	; 0x68
   680d8:	bl	2f98c <fputs@plt+0x1e8e8>
   680dc:	add	r2, fp, r6
   680e0:	ldr	sl, [r2, #12]
   680e4:	cmp	sl, #0
   680e8:	beq	66514 <fputs@plt+0x55470>
   680ec:	ldr	r7, [sl, #8]
   680f0:	ldr	r8, [r5]
   680f4:	ldrb	r3, [r7, #1]
   680f8:	cmp	r3, #0
   680fc:	bne	68148 <fputs@plt+0x570a4>
   68100:	add	r2, r5, #444	; 0x1bc
   68104:	ldrh	r3, [r2]
   68108:	add	r3, r3, #1
   6810c:	sxth	r3, r3
   68110:	strh	r3, [r2]
   68114:	strh	r3, [sl, #32]
   68118:	ldr	r3, [r5, #68]	; 0x44
   6811c:	cmp	r3, #0
   68120:	bne	66514 <fputs@plt+0x55470>
   68124:	add	r3, r5, #444	; 0x1bc
   68128:	ldrsh	r2, [r3]
   6812c:	ldr	r3, [r8, #128]	; 0x80
   68130:	cmp	r2, r3
   68134:	ble	66514 <fputs@plt+0x55470>
   68138:	ldr	r1, [pc, #3844]	; 69044 <fputs@plt+0x57fa0>
   6813c:	mov	r0, r5
   68140:	bl	2f1dc <fputs@plt+0x1e138>
   68144:	b	66514 <fputs@plt+0x55470>
   68148:	mov	r0, r7
   6814c:	bl	15c88 <fputs@plt+0x4be4>
   68150:	ldrb	r3, [r7]
   68154:	mov	r9, r0
   68158:	cmp	r3, #63	; 0x3f
   6815c:	ldrne	r3, [r5, #448]	; 0x1c0
   68160:	movne	r6, #0
   68164:	strne	r3, [sp, #36]	; 0x24
   68168:	bne	6828c <fputs@plt+0x571e8>
   6816c:	mov	r3, #1
   68170:	sub	r2, r0, #1
   68174:	add	r1, sp, #96	; 0x60
   68178:	add	r0, r7, r3
   6817c:	bl	129a8 <fputs@plt+0x1904>
   68180:	ldrd	r2, [sp, #96]	; 0x60
   68184:	cmp	r2, #1
   68188:	sxth	r6, r2
   6818c:	sbcs	r1, r3, #0
   68190:	movlt	r1, #1
   68194:	movge	r1, #0
   68198:	strh	r6, [sl, #32]
   6819c:	cmp	r0, #0
   681a0:	moveq	r0, r1
   681a4:	movne	r0, #1
   681a8:	cmp	r0, #0
   681ac:	bne	681c4 <fputs@plt+0x57120>
   681b0:	ldr	r0, [r8, #128]	; 0x80
   681b4:	asr	r1, r0, #31
   681b8:	cmp	r0, r2
   681bc:	sbcs	r3, r1, r3
   681c0:	bge	681d8 <fputs@plt+0x57134>
   681c4:	ldr	r1, [pc, #3708]	; 69048 <fputs@plt+0x57fa4>
   681c8:	mov	r0, r5
   681cc:	mov	r6, #0
   681d0:	ldr	r2, [r8, #128]	; 0x80
   681d4:	bl	2f1dc <fputs@plt+0x1e138>
   681d8:	add	ip, r5, #444	; 0x1bc
   681dc:	ldrd	r2, [sp, #96]	; 0x60
   681e0:	ldrsh	r0, [ip]
   681e4:	asr	r1, r0, #31
   681e8:	cmp	r0, r2
   681ec:	sbcs	r1, r1, r3
   681f0:	strhlt	r2, [ip]
   681f4:	cmp	r6, #0
   681f8:	ble	68118 <fputs@plt+0x57074>
   681fc:	ldr	r3, [r5, #448]	; 0x1c0
   68200:	cmp	r6, r3
   68204:	ble	68244 <fputs@plt+0x571a0>
   68208:	lsl	r2, r6, #2
   6820c:	mov	r3, #0
   68210:	mov	r0, r8
   68214:	ldr	r1, [r5, #476]	; 0x1dc
   68218:	bl	24b0c <fputs@plt+0x13a68>
   6821c:	cmp	r0, #0
   68220:	beq	66514 <fputs@plt+0x55470>
   68224:	ldr	r3, [r5, #448]	; 0x1c0
   68228:	mov	r1, #0
   6822c:	str	r0, [r5, #476]	; 0x1dc
   68230:	sub	r2, r6, r3
   68234:	add	r0, r0, r3, lsl #2
   68238:	lsl	r2, r2, #2
   6823c:	bl	10e88 <memset@plt>
   68240:	str	r6, [r5, #448]	; 0x1c0
   68244:	ldr	r3, [r5, #476]	; 0x1dc
   68248:	sub	r6, r6, #-1073741823	; 0xc0000001
   6824c:	ldr	r1, [r3, r6, lsl #2]
   68250:	ldrb	r3, [r7]
   68254:	cmp	r3, #63	; 0x3f
   68258:	bne	68264 <fputs@plt+0x571c0>
   6825c:	cmp	r1, #0
   68260:	bne	68118 <fputs@plt+0x57074>
   68264:	mov	r0, r8
   68268:	bl	1b744 <fputs@plt+0xa6a0>
   6826c:	ldr	sl, [r5, #476]	; 0x1dc
   68270:	mov	r2, r9
   68274:	mov	r3, #0
   68278:	mov	r1, r7
   6827c:	mov	r0, r8
   68280:	bl	1c8c0 <fputs@plt+0xb81c>
   68284:	str	r0, [sl, r6, lsl #2]
   68288:	b	68118 <fputs@plt+0x57074>
   6828c:	ldr	r2, [sp, #36]	; 0x24
   68290:	sxth	r3, r6
   68294:	cmp	r3, r2
   68298:	bge	682d0 <fputs@plt+0x5722c>
   6829c:	ldr	r2, [r5, #476]	; 0x1dc
   682a0:	add	r6, r6, #1
   682a4:	ldr	r0, [r2, r3, lsl #2]
   682a8:	cmp	r0, #0
   682ac:	beq	6828c <fputs@plt+0x571e8>
   682b0:	mov	r1, r7
   682b4:	bl	11080 <strcmp@plt>
   682b8:	cmp	r0, #0
   682bc:	bne	6828c <fputs@plt+0x571e8>
   682c0:	sxth	r6, r6
   682c4:	cmp	r6, #0
   682c8:	strh	r6, [sl, #32]
   682cc:	bne	681f4 <fputs@plt+0x57150>
   682d0:	add	r3, r5, #444	; 0x1bc
   682d4:	ldrh	r6, [r3]
   682d8:	add	r6, r6, #1
   682dc:	sxth	r6, r6
   682e0:	strh	r6, [r3]
   682e4:	strh	r6, [sl, #32]
   682e8:	b	681f4 <fputs@plt+0x57150>
   682ec:	add	r3, fp, r6
   682f0:	ldr	r7, [r4, #-28]	; 0xffffffe4
   682f4:	ldr	r3, [r3, #16]
   682f8:	cmp	r3, #0
   682fc:	beq	68334 <fputs@plt+0x57290>
   68300:	add	r2, r6, #12
   68304:	mov	r3, #1
   68308:	ldr	r0, [r5]
   6830c:	add	r2, fp, r2
   68310:	mov	r1, #95	; 0x5f
   68314:	bl	1ca80 <fputs@plt+0xb9dc>
   68318:	cmp	r0, #0
   6831c:	beq	68334 <fputs@plt+0x57290>
   68320:	ldr	r3, [r0, #4]
   68324:	str	r7, [r0, #12]
   68328:	mov	r7, r0
   6832c:	orr	r3, r3, #4352	; 0x1100
   68330:	str	r3, [r0, #4]
   68334:	add	r2, fp, r6
   68338:	str	r7, [r4, #-28]	; 0xffffffe4
   6833c:	ldr	ip, [r2, #12]
   68340:	ldr	r3, [r2, #16]
   68344:	add	r3, ip, r3
   68348:	str	r3, [r4, #-20]	; 0xffffffec
   6834c:	b	66514 <fputs@plt+0x55470>
   68350:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68354:	add	r2, fp, r6
   68358:	mov	r1, #38	; 0x26
   6835c:	mov	r0, r5
   68360:	ldr	ip, [r2, #12]
   68364:	str	r3, [r4, #-72]	; 0xffffffb8
   68368:	ldr	r3, [r2, #16]
   6836c:	add	r3, ip, r3
   68370:	str	r3, [r4, #-68]	; 0xffffffbc
   68374:	sub	r3, r4, #12
   68378:	str	r3, [sp]
   6837c:	mov	r3, #0
   68380:	ldr	r2, [r4, #-44]	; 0xffffffd4
   68384:	bl	2f878 <fputs@plt+0x1e7d4>
   68388:	str	r0, [r4, #-76]	; 0xffffffb4
   6838c:	b	66514 <fputs@plt+0x55470>
   68390:	ldr	r3, [r4, #-12]
   68394:	sub	r7, r4, #60	; 0x3c
   68398:	cmp	r3, #0
   6839c:	beq	683c4 <fputs@plt+0x57320>
   683a0:	ldr	r1, [r5]
   683a4:	ldr	r2, [r3]
   683a8:	ldr	r3, [r1, #116]	; 0x74
   683ac:	cmp	r2, r3
   683b0:	ble	683c4 <fputs@plt+0x57320>
   683b4:	mov	r2, r7
   683b8:	ldr	r1, [pc, #3212]	; 6904c <fputs@plt+0x57fa8>
   683bc:	mov	r0, r5
   683c0:	bl	2f1dc <fputs@plt+0x1e138>
   683c4:	mov	r2, r7
   683c8:	mov	r0, r5
   683cc:	ldr	r1, [r4, #-12]
   683d0:	bl	2f828 <fputs@plt+0x1e784>
   683d4:	add	r2, fp, r6
   683d8:	cmp	r0, #0
   683dc:	ldr	lr, [r4, #-60]	; 0xffffffc4
   683e0:	ldr	r1, [r4, #-28]	; 0xffffffe4
   683e4:	ldr	ip, [r2, #12]
   683e8:	ldr	r3, [r2, #16]
   683ec:	sub	r2, r1, #1
   683f0:	clz	r2, r2
   683f4:	lsr	r2, r2, #5
   683f8:	moveq	r2, #0
   683fc:	cmp	r2, #0
   68400:	add	r3, ip, r3
   68404:	ldrne	r2, [r0, #4]
   68408:	orrne	r2, r2, #16
   6840c:	strne	r2, [r0, #4]
   68410:	str	r0, [r4, #-60]	; 0xffffffc4
   68414:	str	lr, [r4, #-56]	; 0xffffffc8
   68418:	str	r3, [r4, #-52]	; 0xffffffcc
   6841c:	b	66514 <fputs@plt+0x55470>
   68420:	sub	r2, r4, #44	; 0x2c
   68424:	mov	r1, #0
   68428:	mov	r0, r5
   6842c:	bl	2f828 <fputs@plt+0x1e784>
   68430:	add	r2, fp, r6
   68434:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68438:	ldr	ip, [r2, #12]
   6843c:	ldr	r3, [r2, #16]
   68440:	strd	r0, [r4, #-44]	; 0xffffffd4
   68444:	add	r3, ip, r3
   68448:	str	r3, [r4, #-36]	; 0xffffffdc
   6844c:	b	66514 <fputs@plt+0x55470>
   68450:	add	r8, r6, #12
   68454:	mov	r1, #0
   68458:	add	r7, fp, r8
   6845c:	mov	r0, r5
   68460:	mov	r2, r7
   68464:	bl	2f828 <fputs@plt+0x1e784>
   68468:	add	r2, fp, r6
   6846c:	ldr	ip, [fp, r8]
   68470:	ldr	r3, [r2, #16]
   68474:	str	r0, [fp, r8]
   68478:	str	ip, [r7, #4]
   6847c:	add	r3, ip, r3
   68480:	str	r3, [r7, #8]
   68484:	b	66514 <fputs@plt+0x55470>
   68488:	mov	r3, #0
   6848c:	add	r2, fp, r6
   68490:	add	r7, fp, r7, lsl #4
   68494:	mov	r0, r5
   68498:	str	r3, [sp]
   6849c:	ldrb	r1, [r4, #-14]
   684a0:	ldr	r3, [r2, #12]
   684a4:	ldr	r2, [r4, #-28]	; 0xffffffe4
   684a8:	bl	2f878 <fputs@plt+0x1e7d4>
   684ac:	str	r0, [r4, #-28]	; 0xffffffe4
   684b0:	ldr	r3, [r7, #20]
   684b4:	str	r3, [r4, #-20]	; 0xffffffec
   684b8:	b	66514 <fputs@plt+0x55470>
   684bc:	add	r7, r7, #1
   684c0:	mov	r3, #0
   684c4:	add	r7, fp, r7, lsl #4
   684c8:	str	r3, [r7, #4]
   684cc:	b	66514 <fputs@plt+0x55470>
   684d0:	add	r2, fp, r6
   684d4:	sub	r3, r4, #12
   684d8:	add	r6, r2, #12
   684dc:	ldm	r6, {r0, r1}
   684e0:	stm	r3, {r0, r1}
   684e4:	mov	r3, #1
   684e8:	str	r3, [r4, #-4]
   684ec:	b	66514 <fputs@plt+0x55470>
   684f0:	add	r2, fp, r6
   684f4:	mov	r1, #0
   684f8:	ldr	r0, [r5]
   684fc:	add	r7, fp, r7, lsl #4
   68500:	ldr	r2, [r2, #12]
   68504:	bl	27dd0 <fputs@plt+0x16d2c>
   68508:	mov	r1, r0
   6850c:	ldr	r2, [r4, #-28]	; 0xffffffe4
   68510:	ldr	r0, [r5]
   68514:	bl	27dd0 <fputs@plt+0x16d2c>
   68518:	mov	r1, r0
   6851c:	sub	r2, r4, #12
   68520:	mov	r0, r5
   68524:	bl	2f828 <fputs@plt+0x1e784>
   68528:	mov	r2, r4
   6852c:	ldr	r1, [r4, #-4]
   68530:	str	r0, [r2, #-28]!	; 0xffffffe4
   68534:	mov	r0, r5
   68538:	bl	2f9dc <fputs@plt+0x1e938>
   6853c:	ldr	r3, [r7, #20]
   68540:	str	r3, [r4, #-20]	; 0xffffffec
   68544:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68548:	cmp	r3, #0
   6854c:	ldrne	r2, [r3, #4]
   68550:	orrne	r2, r2, #128	; 0x80
   68554:	strne	r2, [r3, #4]
   68558:	b	66514 <fputs@plt+0x55470>
   6855c:	mov	r1, #0
   68560:	ldr	r2, [r4, #-28]	; 0xffffffe4
   68564:	add	r7, fp, r7, lsl #4
   68568:	ldr	r0, [r5]
   6856c:	bl	27dd0 <fputs@plt+0x16d2c>
   68570:	mov	r1, r0
   68574:	ldr	r2, [r4, #-60]	; 0xffffffc4
   68578:	ldr	r0, [r5]
   6857c:	bl	27dd0 <fputs@plt+0x16d2c>
   68580:	add	r2, fp, r6
   68584:	mov	r1, r0
   68588:	ldr	r0, [r5]
   6858c:	ldr	r2, [r2, #12]
   68590:	bl	27dd0 <fputs@plt+0x16d2c>
   68594:	mov	r1, r0
   68598:	sub	r2, r4, #44	; 0x2c
   6859c:	mov	r0, r5
   685a0:	bl	2f828 <fputs@plt+0x1e784>
   685a4:	mov	r2, r4
   685a8:	ldr	r1, [r4, #-36]	; 0xffffffdc
   685ac:	str	r0, [r2, #-60]!	; 0xffffffc4
   685b0:	mov	r0, r5
   685b4:	bl	2f9dc <fputs@plt+0x1e938>
   685b8:	ldr	r3, [r7, #20]
   685bc:	str	r3, [r4, #-52]	; 0xffffffcc
   685c0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   685c4:	cmp	r3, #0
   685c8:	ldrne	r2, [r3, #4]
   685cc:	orrne	r2, r2, #128	; 0x80
   685d0:	strne	r2, [r3, #4]
   685d4:	b	66514 <fputs@plt+0x55470>
   685d8:	mov	r3, #0
   685dc:	add	r6, fp, r6
   685e0:	mov	r0, r5
   685e4:	str	r3, [sp]
   685e8:	ldrb	r1, [r6, #10]
   685ec:	ldr	r2, [r4, #-12]
   685f0:	bl	2f878 <fputs@plt+0x1e7d4>
   685f4:	ldrd	r2, [r6, #12]
   685f8:	str	r0, [r4, #-12]
   685fc:	add	r3, r3, r2
   68600:	str	r3, [r4, #-4]
   68604:	b	66514 <fputs@plt+0x55470>
   68608:	mov	r3, #0
   6860c:	mov	r1, #77	; 0x4d
   68610:	mov	r0, r5
   68614:	str	r3, [sp]
   68618:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6861c:	bl	2f878 <fputs@plt+0x1e7d4>
   68620:	add	r2, fp, r6
   68624:	ldr	ip, [r2, #12]
   68628:	ldr	r3, [r2, #16]
   6862c:	str	r0, [r4, #-28]	; 0xffffffe4
   68630:	add	r3, ip, r3
   68634:	str	r3, [r4, #-20]	; 0xffffffec
   68638:	b	66514 <fputs@plt+0x55470>
   6863c:	mov	r8, #0
   68640:	add	r6, fp, r6
   68644:	add	r7, fp, r7, lsl #4
   68648:	mov	r1, #73	; 0x49
   6864c:	mov	r0, r5
   68650:	str	r8, [sp]
   68654:	ldr	r2, [r4, #-28]	; 0xffffffe4
   68658:	ldr	r3, [r6, #12]
   6865c:	bl	2f878 <fputs@plt+0x1e7d4>
   68660:	str	r0, [r4, #-28]	; 0xffffffe4
   68664:	mov	r9, r0
   68668:	ldr	r3, [r7, #20]
   6866c:	str	r3, [r4, #-20]	; 0xffffffec
   68670:	ldr	r3, [r6, #12]
   68674:	cmp	r0, r8
   68678:	cmpne	r3, r8
   6867c:	beq	66514 <fputs@plt+0x55470>
   68680:	ldrb	r3, [r3]
   68684:	cmp	r3, #101	; 0x65
   68688:	bne	66514 <fputs@plt+0x55470>
   6868c:	mov	r3, #76	; 0x4c
   68690:	ldr	r0, [r5]
   68694:	strb	r3, [r9]
   68698:	ldr	r1, [r9, #16]
   6869c:	bl	1f4b0 <fputs@plt+0xe40c>
   686a0:	str	r8, [r9, #16]
   686a4:	b	66514 <fputs@plt+0x55470>
   686a8:	mov	r8, #0
   686ac:	add	r6, fp, r6
   686b0:	add	r7, fp, r7, lsl #4
   686b4:	mov	r1, #148	; 0x94
   686b8:	mov	r0, r5
   686bc:	str	r8, [sp]
   686c0:	ldr	r2, [r4, #-44]	; 0xffffffd4
   686c4:	ldr	r3, [r6, #12]
   686c8:	bl	2f878 <fputs@plt+0x1e7d4>
   686cc:	str	r0, [r4, #-44]	; 0xffffffd4
   686d0:	mov	r9, r0
   686d4:	ldr	r3, [r7, #20]
   686d8:	str	r3, [r4, #-36]	; 0xffffffdc
   686dc:	ldr	r3, [r6, #12]
   686e0:	cmp	r0, r8
   686e4:	cmpne	r3, r8
   686e8:	beq	66514 <fputs@plt+0x55470>
   686ec:	ldrb	r3, [r3]
   686f0:	cmp	r3, #101	; 0x65
   686f4:	bne	66514 <fputs@plt+0x55470>
   686f8:	mov	r3, #77	; 0x4d
   686fc:	ldr	r0, [r5]
   68700:	strb	r3, [r9]
   68704:	ldr	r1, [r9, #16]
   68708:	bl	1f4b0 <fputs@plt+0xe40c>
   6870c:	str	r8, [r9, #16]
   68710:	b	66514 <fputs@plt+0x55470>
   68714:	ldr	r3, [r4, #-12]
   68718:	add	r2, fp, r6
   6871c:	mov	r0, r5
   68720:	add	r7, fp, r7, lsl #4
   68724:	str	r3, [r4, #-8]
   68728:	mov	r3, #0
   6872c:	str	r3, [sp]
   68730:	ldrb	r1, [r4, #-14]
   68734:	ldr	r2, [r2, #12]
   68738:	bl	2f878 <fputs@plt+0x1e7d4>
   6873c:	str	r0, [r4, #-12]
   68740:	ldr	r3, [r7, #20]
   68744:	str	r3, [r4, #-4]
   68748:	b	66514 <fputs@plt+0x55470>
   6874c:	ldr	r3, [r4, #-12]
   68750:	add	r2, fp, r6
   68754:	mov	r1, #155	; 0x9b
   68758:	mov	r0, r5
   6875c:	add	r7, fp, r7, lsl #4
   68760:	str	r3, [r4, #-8]
   68764:	mov	r3, #0
   68768:	str	r3, [sp]
   6876c:	ldr	r2, [r2, #12]
   68770:	bl	2f878 <fputs@plt+0x1e7d4>
   68774:	str	r0, [r4, #-12]
   68778:	ldr	r3, [r7, #20]
   6877c:	str	r3, [r4, #-4]
   68780:	b	66514 <fputs@plt+0x55470>
   68784:	ldr	r3, [r4, #-12]
   68788:	add	r2, fp, r6
   6878c:	mov	r1, #156	; 0x9c
   68790:	mov	r0, r5
   68794:	add	r7, fp, r7, lsl #4
   68798:	str	r3, [r4, #-8]
   6879c:	mov	r3, #0
   687a0:	str	r3, [sp]
   687a4:	ldr	r2, [r2, #12]
   687a8:	bl	2f878 <fputs@plt+0x1e7d4>
   687ac:	str	r0, [r4, #-12]
   687b0:	ldr	r3, [r7, #20]
   687b4:	str	r3, [r4, #-4]
   687b8:	b	66514 <fputs@plt+0x55470>
   687bc:	add	r2, fp, r6
   687c0:	mov	r3, #0
   687c4:	str	r3, [r2, #12]
   687c8:	b	66514 <fputs@plt+0x55470>
   687cc:	mov	r1, #0
   687d0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   687d4:	ldr	r0, [r5]
   687d8:	bl	27dd0 <fputs@plt+0x16d2c>
   687dc:	add	r2, fp, r6
   687e0:	mov	r1, r0
   687e4:	ldr	r0, [r5]
   687e8:	ldr	r2, [r2, #12]
   687ec:	bl	27dd0 <fputs@plt+0x16d2c>
   687f0:	mov	r3, #0
   687f4:	mov	r6, r0
   687f8:	mov	r1, #74	; 0x4a
   687fc:	mov	r0, r5
   68800:	str	r3, [sp]
   68804:	ldr	r2, [r4, #-60]	; 0xffffffc4
   68808:	bl	2f878 <fputs@plt+0x1e7d4>
   6880c:	cmp	r0, #0
   68810:	str	r0, [r4, #-60]	; 0xffffffc4
   68814:	strne	r6, [r0, #20]
   68818:	bne	68828 <fputs@plt+0x57784>
   6881c:	mov	r1, r6
   68820:	ldr	r0, [r5]
   68824:	bl	1f534 <fputs@plt+0xe490>
   68828:	add	r7, fp, r7, lsl #4
   6882c:	sub	r2, r4, #60	; 0x3c
   68830:	mov	r0, r5
   68834:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68838:	bl	2f9dc <fputs@plt+0x1e938>
   6883c:	ldr	r3, [r7, #20]
   68840:	str	r3, [r4, #-52]	; 0xffffffcc
   68844:	b	66514 <fputs@plt+0x55470>
   68848:	ldr	r8, [r4, #-12]
   6884c:	cmp	r8, #0
   68850:	bne	688a0 <fputs@plt+0x577fc>
   68854:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68858:	ldr	r0, [r5]
   6885c:	bl	1f4b0 <fputs@plt+0xe40c>
   68860:	ldr	r3, [pc, #2024]	; 69050 <fputs@plt+0x57fac>
   68864:	mov	r1, #132	; 0x84
   68868:	ldr	r2, [r4, #-44]	; 0xffffffd4
   6886c:	add	r3, r3, r2, lsl #3
   68870:	mov	r2, r8
   68874:	str	r3, [sp]
   68878:	mov	r3, r8
   6887c:	mov	r0, r5
   68880:	bl	2f878 <fputs@plt+0x1e7d4>
   68884:	str	r0, [r4, #-60]	; 0xffffffc4
   68888:	add	r2, fp, r6
   6888c:	ldr	ip, [r2, #12]
   68890:	ldr	r3, [r2, #16]
   68894:	add	r3, ip, r3
   68898:	str	r3, [r4, #-52]	; 0xffffffcc
   6889c:	b	66514 <fputs@plt+0x55470>
   688a0:	ldr	r3, [r8]
   688a4:	cmp	r3, #1
   688a8:	mov	r3, #0
   688ac:	bne	68900 <fputs@plt+0x5785c>
   688b0:	ldr	r2, [r8, #4]
   688b4:	mov	r1, r8
   688b8:	ldr	r0, [r5]
   688bc:	ldr	r7, [r2]
   688c0:	str	r3, [r2]
   688c4:	bl	1f534 <fputs@plt+0xe490>
   688c8:	ldr	r3, [r4, #-44]	; 0xffffffd4
   688cc:	cmp	r7, #0
   688d0:	ldrne	r2, [r7, #4]
   688d4:	bicne	r2, r2, #256	; 0x100
   688d8:	orrne	r2, r2, #512	; 0x200
   688dc:	strne	r2, [r7, #4]
   688e0:	cmp	r3, #0
   688e4:	mov	r3, #0
   688e8:	movne	r1, #78	; 0x4e
   688ec:	moveq	r1, #79	; 0x4f
   688f0:	str	r3, [sp]
   688f4:	mov	r3, r7
   688f8:	ldr	r2, [r4, #-60]	; 0xffffffc4
   688fc:	b	6887c <fputs@plt+0x577d8>
   68900:	mov	r1, #75	; 0x4b
   68904:	mov	r0, r5
   68908:	str	r3, [sp]
   6890c:	ldr	r2, [r4, #-60]	; 0xffffffc4
   68910:	bl	2f878 <fputs@plt+0x1e7d4>
   68914:	cmp	r0, #0
   68918:	mov	r1, r0
   6891c:	str	r0, [r4, #-60]	; 0xffffffc4
   68920:	beq	68948 <fputs@plt+0x578a4>
   68924:	ldr	r3, [r4, #-12]
   68928:	mov	r0, r5
   6892c:	str	r3, [r1, #20]
   68930:	bl	2f7f8 <fputs@plt+0x1e754>
   68934:	sub	r2, r4, #60	; 0x3c
   68938:	mov	r0, r5
   6893c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68940:	bl	2f9dc <fputs@plt+0x1e938>
   68944:	b	68888 <fputs@plt+0x577e4>
   68948:	ldr	r1, [r4, #-12]
   6894c:	ldr	r0, [r5]
   68950:	bl	1f534 <fputs@plt+0xe490>
   68954:	b	68934 <fputs@plt+0x57890>
   68958:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6895c:	add	r2, fp, r6
   68960:	mov	r1, #119	; 0x77
   68964:	mov	r0, r5
   68968:	ldr	ip, [r2, #12]
   6896c:	str	r3, [r4, #-24]	; 0xffffffe8
   68970:	ldr	r3, [r2, #16]
   68974:	add	r3, ip, r3
   68978:	str	r3, [r4, #-20]	; 0xffffffec
   6897c:	mov	r3, #0
   68980:	mov	r2, r3
   68984:	str	r3, [sp]
   68988:	bl	2f878 <fputs@plt+0x1e7d4>
   6898c:	cmp	r0, #0
   68990:	mov	r1, r0
   68994:	str	r0, [r4, #-28]	; 0xffffffe4
   68998:	beq	689c0 <fputs@plt+0x5791c>
   6899c:	ldr	r3, [r4, #-12]
   689a0:	mov	r0, r5
   689a4:	str	r3, [r1, #20]
   689a8:	ldr	r3, [r1, #4]
   689ac:	orr	r3, r3, #2097152	; 0x200000
   689b0:	orr	r3, r3, #2048	; 0x800
   689b4:	str	r3, [r1, #4]
   689b8:	bl	2f7f8 <fputs@plt+0x1e754>
   689bc:	b	66514 <fputs@plt+0x55470>
   689c0:	ldr	r1, [r4, #-12]
   689c4:	ldr	r0, [r5]
   689c8:	bl	1f4a8 <fputs@plt+0xe404>
   689cc:	b	66514 <fputs@plt+0x55470>
   689d0:	mov	r3, #0
   689d4:	mov	r1, #75	; 0x4b
   689d8:	mov	r0, r5
   689dc:	str	r3, [sp]
   689e0:	ldr	r2, [r4, #-60]	; 0xffffffc4
   689e4:	bl	2f878 <fputs@plt+0x1e7d4>
   689e8:	cmp	r0, #0
   689ec:	mov	r1, r0
   689f0:	str	r0, [r4, #-60]	; 0xffffffc4
   689f4:	beq	68a40 <fputs@plt+0x5799c>
   689f8:	ldr	r3, [r4, #-12]
   689fc:	mov	r0, r5
   68a00:	str	r3, [r1, #20]
   68a04:	ldr	r3, [r1, #4]
   68a08:	orr	r3, r3, #2097152	; 0x200000
   68a0c:	orr	r3, r3, #2048	; 0x800
   68a10:	str	r3, [r1, #4]
   68a14:	bl	2f7f8 <fputs@plt+0x1e754>
   68a18:	sub	r2, r4, #60	; 0x3c
   68a1c:	mov	r0, r5
   68a20:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68a24:	bl	2f9dc <fputs@plt+0x1e938>
   68a28:	add	r2, fp, r6
   68a2c:	ldr	ip, [r2, #12]
   68a30:	ldr	r3, [r2, #16]
   68a34:	add	r3, ip, r3
   68a38:	str	r3, [r4, #-52]	; 0xffffffcc
   68a3c:	b	66514 <fputs@plt+0x55470>
   68a40:	ldr	r1, [r4, #-12]
   68a44:	ldr	r0, [r5]
   68a48:	bl	1f4a8 <fputs@plt+0xe404>
   68a4c:	b	68a18 <fputs@plt+0x57974>
   68a50:	add	r3, r6, #12
   68a54:	mov	r7, #0
   68a58:	ldr	r0, [r5]
   68a5c:	add	r3, fp, r3
   68a60:	sub	r2, r4, #12
   68a64:	mov	r1, #0
   68a68:	bl	278f4 <fputs@plt+0x16850>
   68a6c:	mov	r9, r0
   68a70:	mov	r3, r7
   68a74:	str	r7, [sp]
   68a78:	mov	r1, #75	; 0x4b
   68a7c:	mov	r0, r5
   68a80:	ldr	r2, [r4, #-44]	; 0xffffffd4
   68a84:	bl	2f878 <fputs@plt+0x1e7d4>
   68a88:	cmp	r0, r7
   68a8c:	mov	r8, r0
   68a90:	str	r0, [r4, #-44]	; 0xffffffd4
   68a94:	beq	68b18 <fputs@plt+0x57a74>
   68a98:	mov	r3, r7
   68a9c:	mov	r1, r7
   68aa0:	str	r7, [sp]
   68aa4:	mov	r2, r9
   68aa8:	mov	r0, r5
   68aac:	str	r7, [sp, #4]
   68ab0:	str	r7, [sp, #8]
   68ab4:	str	r7, [sp, #12]
   68ab8:	str	r7, [sp, #16]
   68abc:	str	r7, [sp, #20]
   68ac0:	bl	27f84 <fputs@plt+0x16ee0>
   68ac4:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68ac8:	ldr	r3, [r1, #4]
   68acc:	str	r0, [r8, #20]
   68ad0:	mov	r0, r5
   68ad4:	orr	r3, r3, #2097152	; 0x200000
   68ad8:	orr	r3, r3, #2048	; 0x800
   68adc:	str	r3, [r1, #4]
   68ae0:	bl	2f7f8 <fputs@plt+0x1e754>
   68ae4:	sub	r2, r4, #44	; 0x2c
   68ae8:	mov	r0, r5
   68aec:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68af0:	bl	2f9dc <fputs@plt+0x1e938>
   68af4:	add	r2, fp, r6
   68af8:	ldr	ip, [r2, #12]
   68afc:	cmp	ip, #0
   68b00:	ldrne	r3, [r2, #16]
   68b04:	ldrdeq	r2, [r4, #-12]
   68b08:	addne	r3, ip, r3
   68b0c:	addeq	r3, r3, r2
   68b10:	str	r3, [r4, #-36]	; 0xffffffdc
   68b14:	b	66514 <fputs@plt+0x55470>
   68b18:	mov	r1, r9
   68b1c:	ldr	r0, [r5]
   68b20:	bl	1fdc0 <fputs@plt+0xed1c>
   68b24:	b	68ae4 <fputs@plt+0x57a40>
   68b28:	ldr	r3, [r4, #-44]	; 0xffffffd4
   68b2c:	add	r2, fp, r6
   68b30:	mov	r1, #20
   68b34:	mov	r0, r5
   68b38:	ldr	ip, [r2, #12]
   68b3c:	str	r3, [r4, #-40]	; 0xffffffd8
   68b40:	ldr	r3, [r2, #16]
   68b44:	add	r3, ip, r3
   68b48:	str	r3, [r4, #-36]	; 0xffffffdc
   68b4c:	mov	r3, #0
   68b50:	mov	r2, r3
   68b54:	str	r3, [sp]
   68b58:	bl	2f878 <fputs@plt+0x1e7d4>
   68b5c:	cmp	r0, #0
   68b60:	mov	r1, r0
   68b64:	str	r0, [r4, #-44]	; 0xffffffd4
   68b68:	beq	68b90 <fputs@plt+0x57aec>
   68b6c:	ldr	r3, [r4, #-12]
   68b70:	mov	r0, r5
   68b74:	str	r3, [r1, #20]
   68b78:	ldr	r3, [r1, #4]
   68b7c:	orr	r3, r3, #2097152	; 0x200000
   68b80:	orr	r3, r3, #2048	; 0x800
   68b84:	str	r3, [r1, #4]
   68b88:	bl	2f7f8 <fputs@plt+0x1e754>
   68b8c:	b	66514 <fputs@plt+0x55470>
   68b90:	ldr	r1, [r4, #-12]
   68b94:	ldr	r0, [r5]
   68b98:	bl	1f4a8 <fputs@plt+0xe404>
   68b9c:	b	66514 <fputs@plt+0x55470>
   68ba0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   68ba4:	add	r2, fp, r6
   68ba8:	mov	r1, #136	; 0x88
   68bac:	mov	r0, r5
   68bb0:	ldr	ip, [r2, #12]
   68bb4:	str	r3, [r4, #-56]	; 0xffffffc8
   68bb8:	ldr	r3, [r2, #16]
   68bbc:	add	r3, ip, r3
   68bc0:	str	r3, [r4, #-52]	; 0xffffffcc
   68bc4:	mov	r3, #0
   68bc8:	str	r3, [sp]
   68bcc:	ldr	r2, [r4, #-44]	; 0xffffffd4
   68bd0:	bl	2f878 <fputs@plt+0x1e7d4>
   68bd4:	cmp	r0, #0
   68bd8:	str	r0, [r4, #-60]	; 0xffffffc4
   68bdc:	beq	68c10 <fputs@plt+0x57b6c>
   68be0:	ldr	r0, [r4, #-28]	; 0xffffffe4
   68be4:	ldr	r2, [r4, #-12]
   68be8:	cmp	r2, #0
   68bec:	beq	68bfc <fputs@plt+0x57b58>
   68bf0:	mov	r1, r0
   68bf4:	ldr	r0, [r5]
   68bf8:	bl	27dd0 <fputs@plt+0x16d2c>
   68bfc:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68c00:	str	r0, [r1, #20]
   68c04:	mov	r0, r5
   68c08:	bl	2f7f8 <fputs@plt+0x1e754>
   68c0c:	b	66514 <fputs@plt+0x55470>
   68c10:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68c14:	ldr	r0, [r5]
   68c18:	bl	1f534 <fputs@plt+0xe490>
   68c1c:	ldr	r1, [r4, #-12]
   68c20:	ldr	r0, [r5]
   68c24:	bl	1f4b0 <fputs@plt+0xe40c>
   68c28:	b	66514 <fputs@plt+0x55470>
   68c2c:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68c30:	ldr	r2, [r4, #-28]	; 0xffffffe4
   68c34:	ldr	r0, [r5]
   68c38:	bl	27dd0 <fputs@plt+0x16d2c>
   68c3c:	add	r2, fp, r6
   68c40:	mov	r1, r0
   68c44:	str	r0, [r4, #-60]	; 0xffffffc4
   68c48:	ldr	r0, [r5]
   68c4c:	ldr	r2, [r2, #12]
   68c50:	bl	27dd0 <fputs@plt+0x16d2c>
   68c54:	str	r0, [r4, #-60]	; 0xffffffc4
   68c58:	b	66514 <fputs@plt+0x55470>
   68c5c:	mov	r1, #0
   68c60:	ldr	r2, [r4, #-28]	; 0xffffffe4
   68c64:	ldr	r0, [r5]
   68c68:	bl	27dd0 <fputs@plt+0x16d2c>
   68c6c:	add	r2, fp, r6
   68c70:	mov	r1, r0
   68c74:	str	r0, [r4, #-44]	; 0xffffffd4
   68c78:	ldr	r0, [r5]
   68c7c:	ldr	r2, [r2, #12]
   68c80:	bl	27dd0 <fputs@plt+0x16d2c>
   68c84:	str	r0, [r4, #-44]	; 0xffffffd4
   68c88:	b	66514 <fputs@plt+0x55470>
   68c8c:	add	r2, fp, r6
   68c90:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68c94:	ldr	r0, [r5]
   68c98:	ldr	r2, [r2, #12]
   68c9c:	bl	27dd0 <fputs@plt+0x16d2c>
   68ca0:	str	r0, [r4, #-28]	; 0xffffffe4
   68ca4:	b	66514 <fputs@plt+0x55470>
   68ca8:	add	r6, fp, r6
   68cac:	mov	r1, #0
   68cb0:	ldr	r0, [r5]
   68cb4:	ldr	r2, [r6, #12]
   68cb8:	bl	27dd0 <fputs@plt+0x16d2c>
   68cbc:	str	r0, [r6, #12]
   68cc0:	b	66514 <fputs@plt+0x55470>
   68cc4:	mov	r3, #0
   68cc8:	sub	r2, r4, #60	; 0x3c
   68ccc:	ldr	r0, [r5]
   68cd0:	mov	r1, r3
   68cd4:	bl	278f4 <fputs@plt+0x16850>
   68cd8:	ldr	r3, [r4, #-124]	; 0xffffff84
   68cdc:	add	r2, fp, r6
   68ce0:	sub	r1, r4, #108	; 0x6c
   68ce4:	str	r3, [sp, #20]
   68ce8:	mov	r3, #0
   68cec:	str	r3, [sp, #16]
   68cf0:	ldr	r3, [r2, #12]
   68cf4:	sub	r2, r4, #92	; 0x5c
   68cf8:	str	r3, [sp, #12]
   68cfc:	sub	r3, r4, #172	; 0xac
   68d00:	str	r3, [sp, #8]
   68d04:	ldr	r3, [r4, #-156]	; 0xffffff64
   68d08:	str	r3, [sp, #4]
   68d0c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68d10:	str	r3, [sp]
   68d14:	mov	r3, r0
   68d18:	mov	r0, r5
   68d1c:	bl	6bbe8 <fputs@plt+0x5ab44>
   68d20:	b	66514 <fputs@plt+0x55470>
   68d24:	add	r2, fp, r6
   68d28:	mov	r3, #2
   68d2c:	str	r3, [r2, #12]
   68d30:	b	66514 <fputs@plt+0x55470>
   68d34:	mov	r3, #0
   68d38:	str	r3, [r4, #20]
   68d3c:	b	66514 <fputs@plt+0x55470>
   68d40:	ldr	r3, [r4, #-12]
   68d44:	str	r3, [r4, #-28]	; 0xffffffe4
   68d48:	b	66514 <fputs@plt+0x55470>
   68d4c:	add	r2, fp, r6
   68d50:	mov	r0, r5
   68d54:	ldr	r3, [r2, #12]
   68d58:	sub	r2, r4, #28
   68d5c:	str	r3, [sp]
   68d60:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68d64:	ldr	r3, [r4, #-12]
   68d68:	bl	34c84 <fputs@plt+0x23be0>
   68d6c:	str	r0, [r4, #-60]	; 0xffffffc4
   68d70:	b	66514 <fputs@plt+0x55470>
   68d74:	add	r2, fp, r6
   68d78:	mov	r1, #0
   68d7c:	ldr	r3, [r2, #12]
   68d80:	mov	r0, r5
   68d84:	sub	r2, r4, #28
   68d88:	str	r3, [sp]
   68d8c:	ldr	r3, [r4, #-12]
   68d90:	bl	34c84 <fputs@plt+0x23be0>
   68d94:	str	r0, [r4, #-28]	; 0xffffffe4
   68d98:	b	66514 <fputs@plt+0x55470>
   68d9c:	ldr	r8, [r5]
   68da0:	add	r2, fp, r6
   68da4:	ldr	r9, [r2, #12]
   68da8:	ldrb	r3, [r8, #69]	; 0x45
   68dac:	cmp	r3, #0
   68db0:	bne	68e04 <fputs@plt+0x57d60>
   68db4:	mov	r0, r5
   68db8:	ldr	r6, [r4, #-12]
   68dbc:	bl	5c738 <fputs@plt+0x4b694>
   68dc0:	subs	sl, r0, #0
   68dc4:	bne	68e04 <fputs@plt+0x57d60>
   68dc8:	mov	r0, r8
   68dcc:	ldr	r2, [r9, #12]
   68dd0:	ldr	r1, [r9, #16]
   68dd4:	bl	14ab8 <fputs@plt+0x3a14>
   68dd8:	subs	r7, r0, #0
   68ddc:	bne	68e24 <fputs@plt+0x57d80>
   68de0:	cmp	r6, #0
   68de4:	bne	68e14 <fputs@plt+0x57d70>
   68de8:	mov	r3, r6
   68dec:	mov	r2, r9
   68df0:	ldr	r1, [pc, #604]	; 69054 <fputs@plt+0x57fb0>
   68df4:	mov	r0, r5
   68df8:	bl	2f1dc <fputs@plt+0x1e138>
   68dfc:	mov	r3, #1
   68e00:	strb	r3, [r5, #17]
   68e04:	mov	r1, r9
   68e08:	mov	r0, r8
   68e0c:	bl	1fdc0 <fputs@plt+0xed1c>
   68e10:	b	66514 <fputs@plt+0x55470>
   68e14:	mov	r0, r5
   68e18:	ldr	r1, [r9, #12]
   68e1c:	bl	48fe8 <fputs@plt+0x37f44>
   68e20:	b	68dfc <fputs@plt+0x57d58>
   68e24:	ldrb	r3, [r7, #55]	; 0x37
   68e28:	ands	r3, r3, #3
   68e2c:	beq	68e44 <fputs@plt+0x57da0>
   68e30:	mov	r2, sl
   68e34:	ldr	r1, [pc, #540]	; 69058 <fputs@plt+0x57fb4>
   68e38:	mov	r0, r5
   68e3c:	bl	2f1dc <fputs@plt+0x1e138>
   68e40:	b	68e04 <fputs@plt+0x57d60>
   68e44:	mov	r0, r8
   68e48:	ldr	r1, [r7, #24]
   68e4c:	str	r3, [sp, #48]	; 0x30
   68e50:	bl	19670 <fputs@plt+0x85cc>
   68e54:	ldr	r2, [r8, #16]
   68e58:	mov	r6, r0
   68e5c:	cmp	r0, #1
   68e60:	mov	r0, r5
   68e64:	ldr	r1, [pc, #592]	; 690bc <fputs@plt+0x58018>
   68e68:	ldr	r3, [r7, #12]
   68e6c:	ldr	sl, [r2, r6, lsl #4]
   68e70:	ldr	r2, [pc, #588]	; 690c4 <fputs@plt+0x58020>
   68e74:	str	sl, [sp]
   68e78:	str	r3, [sp, #40]	; 0x28
   68e7c:	movne	r1, r2
   68e80:	ldr	r3, [sp, #48]	; 0x30
   68e84:	mov	r2, r1
   68e88:	str	r1, [sp, #36]	; 0x24
   68e8c:	mov	r1, #9
   68e90:	bl	2f298 <fputs@plt+0x1e1f4>
   68e94:	cmp	r0, #0
   68e98:	bne	68e04 <fputs@plt+0x57d60>
   68e9c:	ldr	r3, [sp, #40]	; 0x28
   68ea0:	cmp	r6, #0
   68ea4:	mov	r0, r5
   68ea8:	moveq	r1, #10
   68eac:	movne	r1, #12
   68eb0:	str	sl, [sp]
   68eb4:	ldr	r2, [r7]
   68eb8:	ldr	r3, [r3]
   68ebc:	bl	2f298 <fputs@plt+0x1e1f4>
   68ec0:	subs	sl, r0, #0
   68ec4:	bne	68e04 <fputs@plt+0x57d60>
   68ec8:	mov	r0, r5
   68ecc:	bl	265dc <fputs@plt+0x15538>
   68ed0:	subs	r3, r0, #0
   68ed4:	str	r3, [sp, #40]	; 0x28
   68ed8:	beq	68e04 <fputs@plt+0x57d60>
   68edc:	mov	r2, r6
   68ee0:	mov	r0, r5
   68ee4:	mov	r1, #1
   68ee8:	bl	48fa8 <fputs@plt+0x37f04>
   68eec:	ldr	r3, [r7]
   68ef0:	mov	r0, r5
   68ef4:	ldr	r2, [r8, #16]
   68ef8:	ldr	r1, [pc, #348]	; 6905c <fputs@plt+0x57fb8>
   68efc:	str	r3, [sp]
   68f00:	ldr	r3, [sp, #36]	; 0x24
   68f04:	ldr	r2, [r2, r6, lsl #4]
   68f08:	bl	6b358 <fputs@plt+0x5a2b4>
   68f0c:	ldr	r2, [pc, #332]	; 69060 <fputs@plt+0x57fbc>
   68f10:	mov	r1, r6
   68f14:	mov	r0, r5
   68f18:	ldr	r3, [r7]
   68f1c:	bl	6b420 <fputs@plt+0x5a37c>
   68f20:	mov	r1, r6
   68f24:	mov	r0, r5
   68f28:	bl	26c8c <fputs@plt+0x15be8>
   68f2c:	mov	r2, r6
   68f30:	mov	r0, r5
   68f34:	ldr	r1, [r7, #44]	; 0x2c
   68f38:	bl	6b5a4 <fputs@plt+0x5a500>
   68f3c:	str	sl, [sp, #8]
   68f40:	mov	r2, r6
   68f44:	mov	r1, #126	; 0x7e
   68f48:	ldr	r3, [r7]
   68f4c:	str	sl, [sp]
   68f50:	ldr	r0, [sp, #40]	; 0x28
   68f54:	str	r3, [sp, #4]
   68f58:	mov	r3, sl
   68f5c:	bl	2666c <fputs@plt+0x155c8>
   68f60:	b	68e04 <fputs@plt+0x57d60>
   68f64:	mov	r0, r5
   68f68:	bl	265dc <fputs@plt+0x15538>
   68f6c:	subs	r5, r0, #0
   68f70:	beq	66514 <fputs@plt+0x55470>
   68f74:	mov	r3, #0
   68f78:	mov	r1, #10
   68f7c:	mov	r2, r3
   68f80:	bl	26ab4 <fputs@plt+0x15a10>
   68f84:	mov	r1, #0
   68f88:	mov	r0, r5
   68f8c:	bl	145ac <fputs@plt+0x3508>
   68f90:	b	66514 <fputs@plt+0x55470>
   68f94:	mov	r3, #0
   68f98:	add	r2, r6, #12
   68f9c:	add	r2, fp, r2
   68fa0:	sub	r1, r4, #12
   68fa4:	mov	r0, r5
   68fa8:	str	r3, [sp]
   68fac:	bl	63864 <fputs@plt+0x527c0>
   68fb0:	b	66514 <fputs@plt+0x55470>
   68fb4:	mov	r3, #0
   68fb8:	add	r6, r6, #12
   68fbc:	sub	r2, r4, #28
   68fc0:	sub	r1, r4, #44	; 0x2c
   68fc4:	mov	r0, r5
   68fc8:	str	r3, [sp]
   68fcc:	add	r3, fp, r6
   68fd0:	bl	63864 <fputs@plt+0x527c0>
   68fd4:	b	66514 <fputs@plt+0x55470>
   68fd8:	mov	r3, #0
   68fdc:	sub	r2, r4, #44	; 0x2c
   68fe0:	sub	r1, r4, #60	; 0x3c
   68fe4:	mov	r0, r5
   68fe8:	str	r3, [sp]
   68fec:	sub	r3, r4, #12
   68ff0:	bl	63864 <fputs@plt+0x527c0>
   68ff4:	b	66514 <fputs@plt+0x55470>
   68ff8:	mov	r3, #1
   68ffc:	add	r6, r6, #12
   69000:	sub	r2, r4, #28
   69004:	sub	r1, r4, #44	; 0x2c
   69008:	mov	r0, r5
   6900c:	str	r3, [sp]
   69010:	add	r3, fp, r6
   69014:	bl	63864 <fputs@plt+0x527c0>
   69018:	b	66514 <fputs@plt+0x55470>
   6901c:	mov	r3, #1
   69020:	sub	r2, r4, #44	; 0x2c
   69024:	sub	r1, r4, #60	; 0x3c
   69028:	mov	r0, r5
   6902c:	str	r3, [sp]
   69030:	sub	r3, r4, #12
   69034:	bl	63864 <fputs@plt+0x527c0>
   69038:	b	66514 <fputs@plt+0x55470>
   6903c:	muleq	r7, r0, r4
   69040:	andeq	r7, r7, r1, ror r4
   69044:			; <UNDEFINED> instruction: 0x000774b4
   69048:	andeq	r7, r7, r9, lsl #9
   6904c:	andeq	r7, r7, fp, asr #9
   69050:	andeq	r2, r7, r0, lsr #32
   69054:	andeq	r7, r7, sp, ror #9
   69058:	strdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   6905c:	andeq	r7, r7, r8, asr #10
   69060:	andeq	r7, r7, r9, ror r5
   69064:	andeq	r7, r7, sp, ror r5
   69068:			; <UNDEFINED> instruction: 0x000775bd
   6906c:	ldrdeq	r7, [r7], -sl
   69070:	andeq	r8, r7, r4, lsr #7
   69074:	andeq	r7, r7, r8, lsl #12
   69078:	andeq	r7, r7, r1, lsr r6
   6907c:	andeq	r5, r7, ip, lsr #4
   69080:	andeq	r7, r7, fp, asr #12
   69084:	andeq	r7, r7, r7, asr #7
   69088:	andeq	r7, r7, lr, asr #7
   6908c:	andeq	r7, r7, r1, ror r6
   69090:	muleq	r7, r6, r6
   69094:	andeq	r7, r7, r4, asr #13
   69098:	andeq	r7, r7, r3, lsr #14
   6909c:	andeq	r7, r7, r7, ror r7
   690a0:	andeq	r7, r7, ip, asr #15
   690a4:	andeq	r4, r7, ip, lsl #12
   690a8:	andeq	r4, r7, r8, lsr #12
   690ac:	andeq	r7, r7, r0, ror #15
   690b0:	andeq	r7, r7, lr, lsl #16
   690b4:	andeq	r7, r7, r9, asr #16
   690b8:	andeq	r7, r7, r4, ror #16
   690bc:	andeq	r6, r7, r2, lsr r5
   690c0:	andeq	r7, r7, r9, lsr #17
   690c4:	andeq	r6, r7, r5, asr #10
   690c8:	andeq	r6, r7, r7, asr #28
   690cc:	ldr	r3, [r4, #-44]	; 0xffffffd4
   690d0:	add	r2, fp, r6
   690d4:	ldr	r8, [r4, #-12]
   690d8:	ldr	r9, [r5]
   690dc:	str	r3, [sp, #40]	; 0x28
   690e0:	ldr	r3, [r2, #12]
   690e4:	ldr	r6, [r5, #492]	; 0x1ec
   690e8:	str	r3, [sp, #48]	; 0x30
   690ec:	ldr	r3, [r2, #16]
   690f0:	str	r3, [sp, #52]	; 0x34
   690f4:	mov	r3, #0
   690f8:	str	r3, [r5, #492]	; 0x1ec
   690fc:	ldr	r3, [r5, #68]	; 0x44
   69100:	cmp	r3, #0
   69104:	bne	69328 <fputs@plt+0x58284>
   69108:	cmp	r6, #0
   6910c:	beq	69328 <fputs@plt+0x58284>
   69110:	ldr	r3, [r6]
   69114:	mov	r0, r9
   69118:	mov	r7, r8
   6911c:	ldr	r1, [r6, #20]
   69120:	str	r3, [sp, #36]	; 0x24
   69124:	bl	19670 <fputs@plt+0x85cc>
   69128:	mov	sl, r0
   6912c:	str	r8, [r6, #28]
   69130:	cmp	r7, #0
   69134:	bne	69214 <fputs@plt+0x58170>
   69138:	ldr	r3, [sp, #36]	; 0x24
   6913c:	mov	r0, r3
   69140:	str	r3, [sp, #96]	; 0x60
   69144:	bl	15c88 <fputs@plt+0x4be4>
   69148:	lsl	r3, sl, #4
   6914c:	cmp	sl, #1
   69150:	lsl	r2, sl, #4
   69154:	str	r3, [sp, #56]	; 0x38
   69158:	ldr	r3, [r9, #16]
   6915c:	str	r0, [sp, #100]	; 0x64
   69160:	str	r5, [sp, #104]	; 0x68
   69164:	add	r2, r3, r2
   69168:	ldr	r3, [r3, sl, lsl #4]
   6916c:	str	r3, [sp, #116]	; 0x74
   69170:	ldr	r3, [r2, #12]
   69174:	str	r3, [sp, #108]	; 0x6c
   69178:	ldr	r3, [pc, #-272]	; 69070 <fputs@plt+0x57fcc>
   6917c:	str	r3, [sp, #120]	; 0x78
   69180:	add	r3, sp, #96	; 0x60
   69184:	str	r3, [sp, #124]	; 0x7c
   69188:	movne	r3, #0
   6918c:	moveq	r3, #1
   69190:	str	r3, [sp, #112]	; 0x70
   69194:	cmp	r8, #0
   69198:	bne	69220 <fputs@plt+0x5817c>
   6919c:	add	r0, sp, #104	; 0x68
   691a0:	ldr	r1, [r6, #12]
   691a4:	bl	2fde4 <fputs@plt+0x1ed40>
   691a8:	cmp	r0, #0
   691ac:	bne	69328 <fputs@plt+0x58284>
   691b0:	ldrb	r3, [r9, #149]	; 0x95
   691b4:	cmp	r3, #0
   691b8:	beq	69264 <fputs@plt+0x581c0>
   691bc:	ldr	r3, [r9, #16]
   691c0:	ldr	r1, [sp, #36]	; 0x24
   691c4:	ldr	r2, [sp, #56]	; 0x38
   691c8:	add	r3, r3, r2
   691cc:	mov	r2, r6
   691d0:	ldr	r0, [r3, #12]
   691d4:	add	r0, r0, #40	; 0x28
   691d8:	bl	1c610 <fputs@plt+0xb56c>
   691dc:	subs	r7, r0, #0
   691e0:	bne	69330 <fputs@plt+0x5828c>
   691e4:	ldr	r0, [r6, #20]
   691e8:	ldr	r3, [r6, #24]
   691ec:	cmp	r0, r3
   691f0:	bne	6920c <fputs@plt+0x58168>
   691f4:	add	r0, r0, #8
   691f8:	ldr	r1, [r6, #4]
   691fc:	bl	131d8 <fputs@plt+0x2134>
   69200:	ldr	r3, [r0, #60]	; 0x3c
   69204:	str	r3, [r6, #32]
   69208:	str	r6, [r0, #60]	; 0x3c
   6920c:	mov	r6, r7
   69210:	b	69340 <fputs@plt+0x5829c>
   69214:	str	r6, [r7, #4]
   69218:	ldr	r7, [r7, #28]
   6921c:	b	69130 <fputs@plt+0x5808c>
   69220:	add	r0, sp, #104	; 0x68
   69224:	ldr	r1, [r8, #8]
   69228:	bl	2fee0 <fputs@plt+0x1ee3c>
   6922c:	cmp	r0, #0
   69230:	bne	69340 <fputs@plt+0x5829c>
   69234:	add	r0, sp, #104	; 0x68
   69238:	ldr	r1, [r8, #16]
   6923c:	bl	2fde4 <fputs@plt+0x1ed40>
   69240:	cmp	r0, #0
   69244:	bne	69340 <fputs@plt+0x5829c>
   69248:	add	r0, sp, #104	; 0x68
   6924c:	ldr	r1, [r8, #20]
   69250:	bl	2fe8c <fputs@plt+0x1ede8>
   69254:	cmp	r0, #0
   69258:	bne	69340 <fputs@plt+0x5829c>
   6925c:	ldr	r8, [r8, #28]
   69260:	b	69194 <fputs@plt+0x580f0>
   69264:	mov	r0, r5
   69268:	bl	265dc <fputs@plt+0x15538>
   6926c:	subs	r7, r0, #0
   69270:	beq	69340 <fputs@plt+0x5829c>
   69274:	mov	r2, sl
   69278:	mov	r1, r8
   6927c:	mov	r0, r5
   69280:	bl	48fa8 <fputs@plt+0x37f04>
   69284:	ldr	r2, [sp, #40]	; 0x28
   69288:	mov	r0, r9
   6928c:	ldr	r1, [sp, #40]	; 0x28
   69290:	ldr	r3, [sp, #48]	; 0x30
   69294:	sub	r2, r3, r2
   69298:	ldr	r3, [sp, #52]	; 0x34
   6929c:	add	r2, r2, r3
   692a0:	mov	r3, r8
   692a4:	bl	1c8c0 <fputs@plt+0xb81c>
   692a8:	ldr	r3, [r9, #16]
   692ac:	cmp	sl, #1
   692b0:	str	r0, [sp, #40]	; 0x28
   692b4:	ldr	r1, [pc, #-504]	; 690c4 <fputs@plt+0x58020>
   692b8:	ldr	r2, [r3, sl, lsl #4]
   692bc:	str	r0, [sp, #8]
   692c0:	mov	r0, r5
   692c4:	ldr	r3, [r6, #4]
   692c8:	str	r3, [sp, #4]
   692cc:	ldr	r3, [sp, #36]	; 0x24
   692d0:	str	r3, [sp]
   692d4:	ldr	r3, [pc, #-544]	; 690bc <fputs@plt+0x58018>
   692d8:	movne	r3, r1
   692dc:	ldr	r1, [pc, #-640]	; 69064 <fputs@plt+0x57fc0>
   692e0:	bl	6b358 <fputs@plt+0x5a2b4>
   692e4:	mov	r0, r9
   692e8:	ldr	r1, [sp, #40]	; 0x28
   692ec:	bl	1b744 <fputs@plt+0xa6a0>
   692f0:	mov	r1, sl
   692f4:	mov	r0, r5
   692f8:	bl	26c8c <fputs@plt+0x15be8>
   692fc:	ldr	r1, [pc, #-668]	; 69068 <fputs@plt+0x57fc4>
   69300:	mov	r0, r9
   69304:	ldr	r2, [sp, #36]	; 0x24
   69308:	bl	36660 <fputs@plt+0x255bc>
   6930c:	mov	r2, r0
   69310:	mov	r1, sl
   69314:	mov	r0, r7
   69318:	bl	26810 <fputs@plt+0x1576c>
   6931c:	ldrb	r3, [r9, #149]	; 0x95
   69320:	cmp	r3, #0
   69324:	bne	691bc <fputs@plt+0x58118>
   69328:	mov	r7, r8
   6932c:	b	69340 <fputs@plt+0x5829c>
   69330:	mov	r0, r9
   69334:	mov	r6, r7
   69338:	mov	r7, #0
   6933c:	bl	179f4 <fputs@plt+0x6950>
   69340:	mov	r1, r6
   69344:	mov	r0, r9
   69348:	bl	1fb40 <fputs@plt+0xea9c>
   6934c:	mov	r1, r7
   69350:	mov	r0, r9
   69354:	bl	1fae4 <fputs@plt+0xea40>
   69358:	b	66514 <fputs@plt+0x55470>
   6935c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   69360:	add	r2, fp, r6
   69364:	sub	r1, r4, #108	; 0x6c
   69368:	ldr	sl, [r4, #-28]	; 0xffffffe4
   6936c:	ldr	r7, [r5]
   69370:	str	r3, [sp, #36]	; 0x24
   69374:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69378:	str	r3, [sp, #72]	; 0x48
   6937c:	ldr	r3, [r4, #-56]	; 0xffffffc8
   69380:	str	r3, [sp, #48]	; 0x30
   69384:	ldr	r3, [r2, #12]
   69388:	str	r3, [sp, #52]	; 0x34
   6938c:	ldr	r3, [r4, #-156]	; 0xffffff64
   69390:	str	r3, [sp, #56]	; 0x38
   69394:	ldr	r3, [r4, #-124]	; 0xffffff84
   69398:	str	r3, [sp, #60]	; 0x3c
   6939c:	ldr	r3, [sp, #56]	; 0x38
   693a0:	cmp	r3, #0
   693a4:	beq	693d4 <fputs@plt+0x58330>
   693a8:	ldr	r3, [r4, #-88]	; 0xffffffa8
   693ac:	cmp	r3, #0
   693b0:	moveq	r9, #1
   693b4:	streq	r1, [sp, #96]	; 0x60
   693b8:	beq	693ec <fputs@plt+0x58348>
   693bc:	ldr	r1, [pc, #-856]	; 6906c <fputs@plt+0x57fc8>
   693c0:	mov	r0, r5
   693c4:	bl	2f1dc <fputs@plt+0x1e138>
   693c8:	mov	r8, #0
   693cc:	mov	r6, #0
   693d0:	b	695c8 <fputs@plt+0x58524>
   693d4:	add	r3, sp, #96	; 0x60
   693d8:	sub	r2, r4, #92	; 0x5c
   693dc:	mov	r0, r5
   693e0:	bl	2f3d4 <fputs@plt+0x1e330>
   693e4:	subs	r9, r0, #0
   693e8:	blt	693c8 <fputs@plt+0x58324>
   693ec:	cmp	sl, #0
   693f0:	beq	693c8 <fputs@plt+0x58324>
   693f4:	ldrb	r6, [r7, #69]	; 0x45
   693f8:	cmp	r6, #0
   693fc:	bne	693c8 <fputs@plt+0x58324>
   69400:	ldrb	r3, [r7, #149]	; 0x95
   69404:	cmp	r3, #0
   69408:	cmpne	r9, #1
   6940c:	beq	69420 <fputs@plt+0x5837c>
   69410:	mov	r0, r7
   69414:	ldr	r1, [sl, #12]
   69418:	bl	1b744 <fputs@plt+0xa6a0>
   6941c:	str	r6, [sl, #12]
   69420:	mov	r1, sl
   69424:	mov	r0, r5
   69428:	bl	5dbd0 <fputs@plt+0x4cb2c>
   6942c:	ldrb	r3, [r7, #149]	; 0x95
   69430:	cmp	r3, #0
   69434:	bne	69468 <fputs@plt+0x583c4>
   69438:	ldr	r2, [r4, #-88]	; 0xffffffa8
   6943c:	adds	r3, r0, #0
   69440:	movne	r3, #1
   69444:	cmp	r2, #0
   69448:	movne	r3, #0
   6944c:	cmp	r3, #0
   69450:	beq	69468 <fputs@plt+0x583c4>
   69454:	ldr	r3, [r7, #16]
   69458:	ldr	r2, [r0, #64]	; 0x40
   6945c:	ldr	r3, [r3, #28]
   69460:	cmp	r2, r3
   69464:	moveq	r9, #1
   69468:	ldrb	r3, [r7, #69]	; 0x45
   6946c:	cmp	r3, #0
   69470:	bne	693c8 <fputs@plt+0x58324>
   69474:	ldr	r3, [r5]
   69478:	lsl	r2, r9, #4
   6947c:	cmp	r9, #1
   69480:	mov	r1, sl
   69484:	add	r0, sp, #104	; 0x68
   69488:	str	r2, [sp, #76]	; 0x4c
   6948c:	ldr	r3, [r3, #16]
   69490:	str	r5, [sp, #104]	; 0x68
   69494:	add	r2, r3, r2
   69498:	ldr	r3, [r3, r9, lsl #4]
   6949c:	str	r3, [sp, #116]	; 0x74
   694a0:	ldr	r3, [r2, #12]
   694a4:	str	r3, [sp, #108]	; 0x6c
   694a8:	ldr	r3, [pc, #-1088]	; 69070 <fputs@plt+0x57fcc>
   694ac:	str	r3, [sp, #120]	; 0x78
   694b0:	ldr	r3, [sp, #96]	; 0x60
   694b4:	str	r3, [sp, #124]	; 0x7c
   694b8:	movne	r3, #0
   694bc:	moveq	r3, #1
   694c0:	str	r3, [sp, #112]	; 0x70
   694c4:	bl	2ffac <fputs@plt+0x1ef08>
   694c8:	subs	r8, r0, #0
   694cc:	bne	693c8 <fputs@plt+0x58324>
   694d0:	mov	r1, sl
   694d4:	mov	r0, r5
   694d8:	bl	5dbd0 <fputs@plt+0x4cb2c>
   694dc:	subs	r3, r0, #0
   694e0:	str	r3, [sp, #40]	; 0x28
   694e4:	bne	694f8 <fputs@plt+0x58454>
   694e8:	ldrb	r3, [r7, #148]	; 0x94
   694ec:	cmp	r3, #1
   694f0:	strbeq	r3, [r7, #150]	; 0x96
   694f4:	b	693c8 <fputs@plt+0x58324>
   694f8:	ldr	r3, [sp, #40]	; 0x28
   694fc:	ldrb	r6, [r3, #42]	; 0x2a
   69500:	ands	r6, r6, #16
   69504:	beq	69518 <fputs@plt+0x58474>
   69508:	ldr	r1, [pc, #-1180]	; 69074 <fputs@plt+0x57fd0>
   6950c:	mov	r0, r5
   69510:	bl	2f1dc <fputs@plt+0x1e138>
   69514:	b	693cc <fputs@plt+0x58328>
   69518:	mov	r0, r7
   6951c:	ldr	r1, [sp, #96]	; 0x60
   69520:	bl	1c908 <fputs@plt+0xb864>
   69524:	subs	r8, r0, #0
   69528:	beq	693c8 <fputs@plt+0x58324>
   6952c:	mov	r1, r8
   69530:	mov	r0, r5
   69534:	bl	2f468 <fputs@plt+0x1e3c4>
   69538:	subs	r3, r0, #0
   6953c:	str	r3, [sp, #64]	; 0x40
   69540:	bne	695c8 <fputs@plt+0x58524>
   69544:	ldr	r3, [r7, #16]
   69548:	lsl	r2, r9, #4
   6954c:	mov	r1, r8
   69550:	add	r3, r3, r2
   69554:	ldr	r0, [r3, #12]
   69558:	add	r0, r0, #40	; 0x28
   6955c:	bl	131d8 <fputs@plt+0x2134>
   69560:	subs	r6, r0, #0
   69564:	beq	69598 <fputs@plt+0x584f4>
   69568:	ldr	r3, [sp, #60]	; 0x3c
   6956c:	cmp	r3, #0
   69570:	bne	69588 <fputs@plt+0x584e4>
   69574:	ldr	r1, [pc, #-1284]	; 69078 <fputs@plt+0x57fd4>
   69578:	mov	r0, r5
   6957c:	ldr	r2, [sp, #96]	; 0x60
   69580:	bl	2f1dc <fputs@plt+0x1e138>
   69584:	b	693cc <fputs@plt+0x58328>
   69588:	mov	r1, r9
   6958c:	mov	r0, r5
   69590:	bl	48f58 <fputs@plt+0x37eb4>
   69594:	b	693cc <fputs@plt+0x58328>
   69598:	ldr	r3, [sp, #40]	; 0x28
   6959c:	mov	r2, #7
   695a0:	ldr	r1, [pc, #-1324]	; 6907c <fputs@plt+0x57fd8>
   695a4:	ldr	r3, [r3]
   695a8:	mov	r0, r3
   695ac:	str	r3, [sp, #60]	; 0x3c
   695b0:	bl	23104 <fputs@plt+0x12060>
   695b4:	cmp	r0, #0
   695b8:	bne	69630 <fputs@plt+0x5858c>
   695bc:	ldr	r1, [pc, #-1348]	; 69080 <fputs@plt+0x57fdc>
   695c0:	mov	r0, r5
   695c4:	bl	2f1dc <fputs@plt+0x1e138>
   695c8:	mov	r1, r8
   695cc:	mov	r0, r7
   695d0:	bl	1b744 <fputs@plt+0xa6a0>
   695d4:	mov	r1, sl
   695d8:	mov	r0, r7
   695dc:	bl	1fdc0 <fputs@plt+0xed1c>
   695e0:	mov	r0, r7
   695e4:	ldr	r1, [sp, #48]	; 0x30
   695e8:	bl	1b9a8 <fputs@plt+0xa904>
   695ec:	mov	r0, r7
   695f0:	ldr	r1, [sp, #52]	; 0x34
   695f4:	bl	1f4b0 <fputs@plt+0xe40c>
   695f8:	ldr	r3, [r5, #492]	; 0x1ec
   695fc:	cmp	r3, #0
   69600:	bne	69610 <fputs@plt+0x5856c>
   69604:	mov	r1, r6
   69608:	mov	r0, r7
   6960c:	bl	1fb40 <fputs@plt+0xea9c>
   69610:	ldr	r3, [r4, #-88]	; 0xffffffa8
   69614:	cmp	r3, #0
   69618:	sub	r3, r4, #156	; 0x9c
   6961c:	subeq	r2, r4, #108	; 0x6c
   69620:	subne	r2, r4, #92	; 0x5c
   69624:	ldm	r2, {r0, r1}
   69628:	stm	r3, {r0, r1}
   6962c:	b	66514 <fputs@plt+0x55470>
   69630:	ldr	r3, [sp, #40]	; 0x28
   69634:	ldr	r3, [r3, #12]
   69638:	cmp	r3, #0
   6963c:	ldr	r3, [sp, #36]	; 0x24
   69640:	beq	6967c <fputs@plt+0x585d8>
   69644:	cmp	r3, #49	; 0x31
   69648:	beq	6969c <fputs@plt+0x585f8>
   6964c:	ldr	r0, [sp, #36]	; 0x24
   69650:	mov	r3, #0
   69654:	ldr	r1, [pc, #-1496]	; 69084 <fputs@plt+0x57fe0>
   69658:	str	r3, [sp]
   6965c:	mov	r3, sl
   69660:	ldr	r2, [pc, #-1504]	; 69088 <fputs@plt+0x57fe4>
   69664:	cmp	r0, #35	; 0x23
   69668:	mov	r0, r5
   6966c:	moveq	r2, r1
   69670:	ldr	r1, [pc, #-1516]	; 6908c <fputs@plt+0x57fe8>
   69674:	bl	2f1dc <fputs@plt+0x1e138>
   69678:	b	695c8 <fputs@plt+0x58524>
   6967c:	cmp	r3, #49	; 0x31
   69680:	bne	6969c <fputs@plt+0x585f8>
   69684:	mov	r3, #0
   69688:	mov	r2, sl
   6968c:	ldr	r1, [pc, #-1540]	; 69090 <fputs@plt+0x57fec>
   69690:	mov	r0, r5
   69694:	bl	2f1dc <fputs@plt+0x1e138>
   69698:	b	693cc <fputs@plt+0x58328>
   6969c:	ldr	r3, [sp, #40]	; 0x28
   696a0:	mov	r0, r7
   696a4:	ldr	r1, [r3, #64]	; 0x40
   696a8:	bl	19670 <fputs@plt+0x85cc>
   696ac:	ldr	r3, [r7, #16]
   696b0:	mov	r9, r0
   696b4:	ldr	r2, [r3, r0, lsl #4]
   696b8:	str	r2, [sp, #64]	; 0x40
   696bc:	ldr	r2, [sp, #56]	; 0x38
   696c0:	cmp	r2, #0
   696c4:	movne	r1, #5
   696c8:	ldrne	r3, [r3, #16]
   696cc:	bne	696e0 <fputs@plt+0x5863c>
   696d0:	cmp	r0, #1
   696d4:	ldr	r3, [sp, #64]	; 0x40
   696d8:	movne	r1, #7
   696dc:	moveq	r1, #5
   696e0:	mov	r2, r8
   696e4:	mov	r0, r5
   696e8:	str	r3, [sp]
   696ec:	ldr	r3, [sp, #60]	; 0x3c
   696f0:	bl	2f298 <fputs@plt+0x1e1f4>
   696f4:	subs	r3, r0, #0
   696f8:	bne	695c8 <fputs@plt+0x58524>
   696fc:	ldr	r1, [pc, #-1608]	; 690bc <fputs@plt+0x58018>
   69700:	cmp	r9, #1
   69704:	mov	r0, r5
   69708:	ldr	r2, [sp, #64]	; 0x40
   6970c:	str	r2, [sp]
   69710:	ldr	r2, [pc, #-1620]	; 690c4 <fputs@plt+0x58020>
   69714:	moveq	r2, r1
   69718:	mov	r1, #18
   6971c:	bl	2f298 <fputs@plt+0x1e1f4>
   69720:	subs	r9, r0, #0
   69724:	bne	695c8 <fputs@plt+0x58524>
   69728:	ldr	r3, [sp, #36]	; 0x24
   6972c:	mov	r2, #36	; 0x24
   69730:	mov	r0, r7
   69734:	cmp	r3, #49	; 0x31
   69738:	moveq	r3, #35	; 0x23
   6973c:	str	r3, [sp, #36]	; 0x24
   69740:	mov	r3, #0
   69744:	bl	1d308 <fputs@plt+0xc264>
   69748:	subs	r6, r0, #0
   6974c:	beq	695c8 <fputs@plt+0x58524>
   69750:	mov	r0, r7
   69754:	ldr	r1, [sl, #16]
   69758:	str	r8, [r6]
   6975c:	mov	r8, r9
   69760:	bl	1db50 <fputs@plt+0xcaac>
   69764:	ldr	r3, [r7, #16]
   69768:	ldr	r1, [sp, #52]	; 0x34
   6976c:	ldr	r2, [sp, #76]	; 0x4c
   69770:	add	r3, r3, r2
   69774:	mov	r2, #1
   69778:	ldr	r3, [r3, #12]
   6977c:	str	r0, [r6, #4]
   69780:	mov	r0, r7
   69784:	str	r3, [r6, #20]
   69788:	ldr	r3, [sp, #40]	; 0x28
   6978c:	ldr	r3, [r3, #64]	; 0x40
   69790:	str	r3, [r6, #24]
   69794:	ldr	r3, [sp, #72]	; 0x48
   69798:	strb	r3, [r6, #8]
   6979c:	ldr	r3, [sp, #36]	; 0x24
   697a0:	cmp	r3, #35	; 0x23
   697a4:	moveq	r3, #1
   697a8:	movne	r3, #2
   697ac:	strb	r3, [r6, #9]
   697b0:	bl	20308 <fputs@plt+0xf264>
   697b4:	str	r0, [r6, #12]
   697b8:	mov	r0, r7
   697bc:	ldr	r1, [sp, #48]	; 0x30
   697c0:	bl	1dbe8 <fputs@plt+0xcb44>
   697c4:	str	r0, [r6, #16]
   697c8:	str	r6, [r5, #492]	; 0x1ec
   697cc:	b	695c8 <fputs@plt+0x58524>
   697d0:	add	r2, fp, r6
   697d4:	mov	r3, #35	; 0x23
   697d8:	str	r3, [r2, #12]
   697dc:	b	66514 <fputs@plt+0x55470>
   697e0:	add	r2, fp, r6
   697e4:	mov	r3, #31
   697e8:	str	r3, [r2, #12]
   697ec:	b	66514 <fputs@plt+0x55470>
   697f0:	mov	r3, #49	; 0x31
   697f4:	str	r3, [r4, #-12]
   697f8:	b	66514 <fputs@plt+0x55470>
   697fc:	mov	r3, #35	; 0x23
   69800:	str	r3, [r4, #20]
   69804:	b	66514 <fputs@plt+0x55470>
   69808:	add	r2, fp, r6
   6980c:	ldrb	r3, [r2, #10]
   69810:	str	r3, [r2, #12]
   69814:	mov	r3, #0
   69818:	str	r3, [r2, #16]
   6981c:	b	66514 <fputs@plt+0x55470>
   69820:	mov	r3, #110	; 0x6e
   69824:	add	r2, fp, r6
   69828:	str	r3, [r4, #-28]	; 0xffffffe4
   6982c:	ldr	r3, [r2, #12]
   69830:	str	r3, [r4, #-24]	; 0xffffffe8
   69834:	b	66514 <fputs@plt+0x55470>
   69838:	mov	r3, #0
   6983c:	str	r3, [r4, #20]
   69840:	b	66514 <fputs@plt+0x55470>
   69844:	add	r2, fp, r6
   69848:	ldr	r3, [r2, #12]
   6984c:	str	r3, [r4, #-12]
   69850:	b	66514 <fputs@plt+0x55470>
   69854:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69858:	ldr	r2, [r4, #-12]
   6985c:	ldr	r1, [r3, #32]
   69860:	str	r2, [r1, #28]
   69864:	str	r2, [r3, #32]
   69868:	b	66514 <fputs@plt+0x55470>
   6986c:	ldr	r3, [r4, #-12]
   69870:	str	r3, [r3, #32]
   69874:	b	66514 <fputs@plt+0x55470>
   69878:	add	r2, fp, r6
   6987c:	sub	r3, r4, #28
   69880:	add	r6, r2, #12
   69884:	ldm	r6, {r0, r1}
   69888:	stm	r3, {r0, r1}
   6988c:	mov	r0, r5
   69890:	ldr	r1, [pc, #-2052]	; 69094 <fputs@plt+0x57ff0>
   69894:	bl	2f1dc <fputs@plt+0x1e138>
   69898:	b	66514 <fputs@plt+0x55470>
   6989c:	ldr	r1, [pc, #-2060]	; 69098 <fputs@plt+0x57ff4>
   698a0:	mov	r0, r5
   698a4:	bl	2f1dc <fputs@plt+0x1e138>
   698a8:	b	66514 <fputs@plt+0x55470>
   698ac:	ldr	r1, [pc, #-2072]	; 6909c <fputs@plt+0x57ff8>
   698b0:	mov	r0, r5
   698b4:	bl	2f1dc <fputs@plt+0x1e138>
   698b8:	b	66514 <fputs@plt+0x55470>
   698bc:	ldr	r5, [r5]
   698c0:	add	r2, fp, r6
   698c4:	mov	r1, #110	; 0x6e
   698c8:	ldr	r7, [r2, #12]
   698cc:	sub	r2, r4, #60	; 0x3c
   698d0:	ldr	r9, [r4, #-76]	; 0xffffffb4
   698d4:	mov	r0, r5
   698d8:	ldr	r8, [r4, #-12]
   698dc:	bl	1da8c <fputs@plt+0xc9e8>
   698e0:	subs	r6, r0, #0
   698e4:	beq	69914 <fputs@plt+0x58870>
   698e8:	mov	r2, #1
   698ec:	mov	r1, r8
   698f0:	mov	r0, r5
   698f4:	bl	20310 <fputs@plt+0xf26c>
   698f8:	mov	r2, #1
   698fc:	mov	r1, r7
   69900:	str	r0, [r6, #20]
   69904:	mov	r0, r5
   69908:	bl	20308 <fputs@plt+0xf264>
   6990c:	strb	r9, [r6, #1]
   69910:	str	r0, [r6, #16]
   69914:	mov	r1, r8
   69918:	mov	r0, r5
   6991c:	bl	1f534 <fputs@plt+0xe490>
   69920:	mov	r1, r7
   69924:	mov	r0, r5
   69928:	bl	1f4b0 <fputs@plt+0xe40c>
   6992c:	str	r6, [r4, #-92]	; 0xffffffa4
   69930:	b	66514 <fputs@plt+0x55470>
   69934:	ldr	r7, [r5]
   69938:	add	r2, fp, r6
   6993c:	mov	r1, #108	; 0x6c
   69940:	ldr	r6, [r2, #12]
   69944:	sub	r2, r4, #28
   69948:	ldr	r9, [r4, #-60]	; 0xffffffc4
   6994c:	mov	r0, r7
   69950:	ldr	r8, [r4, #-12]
   69954:	bl	1da8c <fputs@plt+0xc9e8>
   69958:	subs	r5, r0, #0
   6995c:	beq	69990 <fputs@plt+0x588ec>
   69960:	mov	r2, #1
   69964:	mov	r1, r6
   69968:	mov	r0, r7
   6996c:	bl	2043c <fputs@plt+0xf398>
   69970:	strb	r9, [r5, #1]
   69974:	str	r0, [r5, #8]
   69978:	str	r8, [r5, #24]
   6997c:	mov	r1, r6
   69980:	mov	r0, r7
   69984:	bl	1f4a8 <fputs@plt+0xe404>
   69988:	str	r5, [r4, #-60]	; 0xffffffc4
   6998c:	b	66514 <fputs@plt+0x55470>
   69990:	mov	r1, r8
   69994:	mov	r0, r7
   69998:	bl	1b9a8 <fputs@plt+0xa904>
   6999c:	b	6997c <fputs@plt+0x588d8>
   699a0:	ldr	r7, [r5]
   699a4:	add	r2, fp, r6
   699a8:	mov	r1, #109	; 0x6d
   699ac:	ldr	r6, [r2, #12]
   699b0:	sub	r2, r4, #28
   699b4:	mov	r0, r7
   699b8:	bl	1da8c <fputs@plt+0xc9e8>
   699bc:	subs	r5, r0, #0
   699c0:	beq	699e0 <fputs@plt+0x5893c>
   699c4:	mov	r2, #1
   699c8:	mov	r1, r6
   699cc:	mov	r0, r7
   699d0:	bl	20308 <fputs@plt+0xf264>
   699d4:	mov	r3, #10
   699d8:	strb	r3, [r5, #1]
   699dc:	str	r0, [r5, #16]
   699e0:	mov	r1, r6
   699e4:	mov	r0, r7
   699e8:	bl	1f4b0 <fputs@plt+0xe40c>
   699ec:	str	r5, [r4, #-60]	; 0xffffffc4
   699f0:	b	66514 <fputs@plt+0x55470>
   699f4:	ldr	r7, [r5]
   699f8:	add	r3, fp, r6
   699fc:	mov	r2, #36	; 0x24
   69a00:	ldr	r5, [r3, #12]
   69a04:	mov	r3, #0
   69a08:	mov	r0, r7
   69a0c:	bl	1d308 <fputs@plt+0xc264>
   69a10:	subs	r8, r0, #0
   69a14:	movwne	r3, #2679	; 0xa77
   69a18:	strne	r5, [r8, #8]
   69a1c:	strhne	r3, [r8]
   69a20:	bne	69a30 <fputs@plt+0x5898c>
   69a24:	mov	r1, r5
   69a28:	mov	r0, r7
   69a2c:	bl	1f4a8 <fputs@plt+0xe404>
   69a30:	add	r2, fp, r6
   69a34:	str	r8, [r2, #12]
   69a38:	b	66514 <fputs@plt+0x55470>
   69a3c:	ldr	r3, [r4, #-44]	; 0xffffffd4
   69a40:	add	r2, fp, r6
   69a44:	mov	r1, #57	; 0x39
   69a48:	mov	r0, r5
   69a4c:	ldr	ip, [r2, #12]
   69a50:	str	r3, [r4, #-40]	; 0xffffffd8
   69a54:	ldr	r3, [r2, #16]
   69a58:	add	r3, ip, r3
   69a5c:	str	r3, [r4, #-36]	; 0xffffffdc
   69a60:	mov	r3, #0
   69a64:	mov	r2, r3
   69a68:	str	r3, [sp]
   69a6c:	bl	2f878 <fputs@plt+0x1e7d4>
   69a70:	cmp	r0, #0
   69a74:	str	r0, [r4, #-44]	; 0xffffffd4
   69a78:	movne	r3, #4
   69a7c:	strbne	r3, [r0, #1]
   69a80:	b	66514 <fputs@plt+0x55470>
   69a84:	ldr	r3, [r4, #-76]	; 0xffffffb4
   69a88:	add	r2, fp, r6
   69a8c:	mov	r1, #57	; 0x39
   69a90:	mov	r0, r5
   69a94:	ldr	ip, [r2, #12]
   69a98:	str	r3, [r4, #-72]	; 0xffffffb8
   69a9c:	ldr	r3, [r2, #16]
   69aa0:	add	r3, ip, r3
   69aa4:	str	r3, [r4, #-68]	; 0xffffffbc
   69aa8:	sub	r3, r4, #12
   69aac:	str	r3, [sp]
   69ab0:	mov	r3, #0
   69ab4:	mov	r2, r3
   69ab8:	bl	2f878 <fputs@plt+0x1e7d4>
   69abc:	cmp	r0, #0
   69ac0:	str	r0, [r4, #-76]	; 0xffffffb4
   69ac4:	ldrne	r3, [r4, #-44]	; 0xffffffd4
   69ac8:	strbne	r3, [r0, #1]
   69acc:	b	66514 <fputs@plt+0x55470>
   69ad0:	add	r2, fp, r6
   69ad4:	mov	r3, #1
   69ad8:	str	r3, [r2, #12]
   69adc:	b	66514 <fputs@plt+0x55470>
   69ae0:	add	r2, fp, r6
   69ae4:	mov	r3, #3
   69ae8:	str	r3, [r2, #12]
   69aec:	b	66514 <fputs@plt+0x55470>
   69af0:	ldr	r8, [r5]
   69af4:	add	r2, fp, r6
   69af8:	ldr	r7, [r2, #12]
   69afc:	ldrb	r3, [r8, #69]	; 0x45
   69b00:	cmp	r3, #0
   69b04:	bne	69b28 <fputs@plt+0x58a84>
   69b08:	mov	r0, r5
   69b0c:	ldr	r9, [r4, #-12]
   69b10:	bl	5c738 <fputs@plt+0x4b694>
   69b14:	subs	r6, r0, #0
   69b18:	ldreq	r3, [r7, #12]
   69b1c:	ldreq	sl, [r7, #16]
   69b20:	streq	r3, [sp, #36]	; 0x24
   69b24:	beq	69b74 <fputs@plt+0x58ad0>
   69b28:	mov	r1, r7
   69b2c:	mov	r0, r8
   69b30:	bl	1fdc0 <fputs@plt+0xed1c>
   69b34:	b	66514 <fputs@plt+0x55470>
   69b38:	ldr	r1, [sp, #36]	; 0x24
   69b3c:	cmp	r6, #1
   69b40:	eorle	r2, r6, #1
   69b44:	movgt	r2, r6
   69b48:	ldr	r0, [r8, #16]
   69b4c:	cmp	r1, #0
   69b50:	add	r3, r0, r2, lsl #4
   69b54:	beq	69b98 <fputs@plt+0x58af4>
   69b58:	ldr	r0, [r0, r2, lsl #4]
   69b5c:	str	r3, [sp, #40]	; 0x28
   69b60:	bl	1233c <fputs@plt+0x1298>
   69b64:	cmp	r0, #0
   69b68:	ldr	r3, [sp, #40]	; 0x28
   69b6c:	beq	69b98 <fputs@plt+0x58af4>
   69b70:	add	r6, r6, #1
   69b74:	ldr	r3, [r8, #20]
   69b78:	cmp	r6, r3
   69b7c:	blt	69b38 <fputs@plt+0x58a94>
   69b80:	cmp	r9, #0
   69b84:	beq	69bbc <fputs@plt+0x58b18>
   69b88:	mov	r0, r5
   69b8c:	ldr	r1, [sp, #36]	; 0x24
   69b90:	bl	48fe8 <fputs@plt+0x37f44>
   69b94:	b	69bd0 <fputs@plt+0x58b2c>
   69b98:	ldr	r0, [r3, #12]
   69b9c:	mov	r1, sl
   69ba0:	add	r0, r0, #40	; 0x28
   69ba4:	bl	131d8 <fputs@plt+0x2134>
   69ba8:	subs	r1, r0, #0
   69bac:	beq	69b70 <fputs@plt+0x58acc>
   69bb0:	mov	r0, r5
   69bb4:	bl	6b4ac <fputs@plt+0x5a408>
   69bb8:	b	69b28 <fputs@plt+0x58a84>
   69bbc:	mov	r3, r9
   69bc0:	mov	r2, r7
   69bc4:	ldr	r1, [pc, #-2860]	; 690a0 <fputs@plt+0x57ffc>
   69bc8:	mov	r0, r5
   69bcc:	bl	2f1dc <fputs@plt+0x1e138>
   69bd0:	mov	r3, #1
   69bd4:	strb	r3, [r5, #17]
   69bd8:	b	69b28 <fputs@plt+0x58a84>
   69bdc:	add	r2, fp, r6
   69be0:	ldr	r3, [r4, #-44]	; 0xffffffd4
   69be4:	mov	r1, #24
   69be8:	mov	r0, r5
   69bec:	ldr	r2, [r2, #12]
   69bf0:	str	r2, [sp, #8]
   69bf4:	ldr	r2, [r4, #-12]
   69bf8:	str	r3, [sp]
   69bfc:	str	r2, [sp, #4]
   69c00:	ldr	r2, [pc, #-2916]	; 690a4 <fputs@plt+0x58000>
   69c04:	bl	4c6a0 <fputs@plt+0x3b5fc>
   69c08:	b	66514 <fputs@plt+0x55470>
   69c0c:	add	r2, fp, r6
   69c10:	mov	r1, #25
   69c14:	ldr	r3, [r2, #12]
   69c18:	mov	r2, #0
   69c1c:	mov	r0, r5
   69c20:	str	r2, [sp]
   69c24:	strd	r2, [sp, #4]
   69c28:	ldr	r2, [pc, #-2952]	; 690a8 <fputs@plt+0x58004>
   69c2c:	bl	4c6a0 <fputs@plt+0x3b5fc>
   69c30:	b	66514 <fputs@plt+0x55470>
   69c34:	mov	r0, r5
   69c38:	bl	5c738 <fputs@plt+0x4b694>
   69c3c:	subs	r1, r0, #0
   69c40:	bne	66514 <fputs@plt+0x55470>
   69c44:	mov	r0, r5
   69c48:	bl	4e844 <fputs@plt+0x3d7a0>
   69c4c:	b	66514 <fputs@plt+0x55470>
   69c50:	mov	r0, r5
   69c54:	ldr	r7, [r5]
   69c58:	bl	5c738 <fputs@plt+0x4b694>
   69c5c:	cmp	r0, #0
   69c60:	bne	66514 <fputs@plt+0x55470>
   69c64:	add	r3, fp, r6
   69c68:	sub	r9, r4, #12
   69c6c:	ldr	sl, [r3, #12]
   69c70:	cmp	sl, #0
   69c74:	bne	69ccc <fputs@plt+0x58c28>
   69c78:	mov	r1, r9
   69c7c:	ldr	r0, [r5]
   69c80:	bl	1c908 <fputs@plt+0xb864>
   69c84:	subs	r8, r0, #0
   69c88:	beq	66514 <fputs@plt+0x55470>
   69c8c:	ldrb	r1, [r7, #66]	; 0x42
   69c90:	mov	r3, sl
   69c94:	mov	r2, r8
   69c98:	mov	r0, r7
   69c9c:	bl	1d3b0 <fputs@plt+0xc30c>
   69ca0:	cmp	r0, #0
   69ca4:	mov	r1, r8
   69ca8:	beq	69cc4 <fputs@plt+0x58c20>
   69cac:	mov	r0, r5
   69cb0:	bl	4e844 <fputs@plt+0x3d7a0>
   69cb4:	mov	r1, r8
   69cb8:	mov	r0, r7
   69cbc:	bl	1b744 <fputs@plt+0xa6a0>
   69cc0:	b	66514 <fputs@plt+0x55470>
   69cc4:	mov	r0, r7
   69cc8:	bl	1b744 <fputs@plt+0xa6a0>
   69ccc:	add	r2, r6, #12
   69cd0:	mov	r1, r9
   69cd4:	add	r3, sp, #104	; 0x68
   69cd8:	add	r2, fp, r2
   69cdc:	mov	r0, r5
   69ce0:	bl	2f3d4 <fputs@plt+0x1e330>
   69ce4:	subs	r9, r0, #0
   69ce8:	blt	66514 <fputs@plt+0x55470>
   69cec:	mov	r0, r7
   69cf0:	ldr	r1, [sp, #104]	; 0x68
   69cf4:	bl	1c908 <fputs@plt+0xb864>
   69cf8:	subs	r6, r0, #0
   69cfc:	beq	66514 <fputs@plt+0x55470>
   69d00:	ldr	r3, [r7, #16]
   69d04:	mov	r1, r6
   69d08:	mov	r0, r7
   69d0c:	ldr	r8, [r3, r9, lsl #4]
   69d10:	mov	r2, r8
   69d14:	bl	14a3c <fputs@plt+0x3998>
   69d18:	subs	sl, r0, #0
   69d1c:	beq	69d40 <fputs@plt+0x58c9c>
   69d20:	mov	r1, sl
   69d24:	mov	r0, r5
   69d28:	mov	r2, #0
   69d2c:	bl	4e7a8 <fputs@plt+0x3d704>
   69d30:	mov	r1, r6
   69d34:	mov	r0, r7
   69d38:	bl	1b744 <fputs@plt+0xa6a0>
   69d3c:	b	66514 <fputs@plt+0x55470>
   69d40:	mov	r2, r8
   69d44:	mov	r1, r6
   69d48:	mov	r0, r7
   69d4c:	bl	14ab8 <fputs@plt+0x3a14>
   69d50:	mov	r8, r0
   69d54:	mov	r1, r6
   69d58:	mov	r0, r7
   69d5c:	bl	1b744 <fputs@plt+0xa6a0>
   69d60:	cmp	r8, #0
   69d64:	beq	69d8c <fputs@plt+0x58ce8>
   69d68:	mov	r2, r9
   69d6c:	mov	r1, sl
   69d70:	mov	r0, r5
   69d74:	bl	48fa8 <fputs@plt+0x37f04>
   69d78:	mvn	r2, #0
   69d7c:	mov	r1, r8
   69d80:	mov	r0, r5
   69d84:	bl	4e458 <fputs@plt+0x3d3b4>
   69d88:	b	66514 <fputs@plt+0x55470>
   69d8c:	ldr	r1, [pc, #-3304]	; 690ac <fputs@plt+0x58008>
   69d90:	mov	r0, r5
   69d94:	bl	2f1dc <fputs@plt+0x1e138>
   69d98:	b	66514 <fputs@plt+0x55470>
   69d9c:	mov	r2, #0
   69da0:	mov	r0, r5
   69da4:	mov	r1, r2
   69da8:	bl	6d770 <fputs@plt+0x5c6cc>
   69dac:	b	66514 <fputs@plt+0x55470>
   69db0:	add	r2, r6, #12
   69db4:	sub	r1, r4, #12
   69db8:	add	r2, fp, r2
   69dbc:	mov	r0, r5
   69dc0:	bl	6d770 <fputs@plt+0x5c6cc>
   69dc4:	b	66514 <fputs@plt+0x55470>
   69dc8:	ldr	r7, [r5]
   69dcc:	ldr	r3, [r4, #-44]	; 0xffffffd4
   69dd0:	ldrb	r1, [r7, #69]	; 0x45
   69dd4:	str	r3, [sp, #52]	; 0x34
   69dd8:	ldr	r3, [r7, #24]
   69ddc:	cmp	r1, #0
   69de0:	str	r3, [sp, #60]	; 0x3c
   69de4:	beq	69e10 <fputs@plt+0x58d6c>
   69de8:	mov	r6, #0
   69dec:	mov	r0, r7
   69df0:	ldr	r1, [sp, #52]	; 0x34
   69df4:	bl	1fdc0 <fputs@plt+0xed1c>
   69df8:	mov	r1, r6
   69dfc:	mov	r0, r7
   69e00:	bl	1b744 <fputs@plt+0xa6a0>
   69e04:	ldr	r3, [sp, #60]	; 0x3c
   69e08:	str	r3, [r7, #24]
   69e0c:	b	66514 <fputs@plt+0x55470>
   69e10:	ldr	r3, [sp, #52]	; 0x34
   69e14:	mov	r0, r5
   69e18:	add	r2, r3, #8
   69e1c:	bl	5ce2c <fputs@plt+0x4bd88>
   69e20:	subs	r8, r0, #0
   69e24:	beq	69de8 <fputs@plt+0x58d44>
   69e28:	ldr	r0, [r5]
   69e2c:	ldr	r1, [r8, #64]	; 0x40
   69e30:	bl	19670 <fputs@plt+0x85cc>
   69e34:	ldr	r3, [r7, #16]
   69e38:	add	r1, r6, #12
   69e3c:	add	r1, fp, r1
   69e40:	str	r0, [sp, #40]	; 0x28
   69e44:	ldr	sl, [r3, r0, lsl #4]
   69e48:	mov	r0, r7
   69e4c:	ldr	r3, [r7, #24]
   69e50:	orr	r3, r3, #2097152	; 0x200000
   69e54:	str	r3, [r7, #24]
   69e58:	bl	1c908 <fputs@plt+0xb864>
   69e5c:	subs	r6, r0, #0
   69e60:	beq	69de8 <fputs@plt+0x58d44>
   69e64:	mov	r2, sl
   69e68:	mov	r1, r6
   69e6c:	mov	r0, r7
   69e70:	bl	14a3c <fputs@plt+0x3998>
   69e74:	cmp	r0, #0
   69e78:	beq	69e90 <fputs@plt+0x58dec>
   69e7c:	ldr	r1, [pc, #-3540]	; 690b0 <fputs@plt+0x5800c>
   69e80:	mov	r2, r6
   69e84:	mov	r0, r5
   69e88:	bl	2f1dc <fputs@plt+0x1e138>
   69e8c:	b	69dec <fputs@plt+0x58d48>
   69e90:	mov	r2, sl
   69e94:	mov	r1, r6
   69e98:	mov	r0, r7
   69e9c:	bl	14ab8 <fputs@plt+0x3a14>
   69ea0:	cmp	r0, #0
   69ea4:	bne	69e7c <fputs@plt+0x58dd8>
   69ea8:	mov	r0, r5
   69eac:	ldr	r1, [r8]
   69eb0:	bl	30f78 <fputs@plt+0x1fed4>
   69eb4:	cmp	r0, #0
   69eb8:	bne	69dec <fputs@plt+0x58d48>
   69ebc:	mov	r1, r6
   69ec0:	mov	r0, r5
   69ec4:	bl	2f468 <fputs@plt+0x1e3c4>
   69ec8:	cmp	r0, #0
   69ecc:	bne	69dec <fputs@plt+0x58d48>
   69ed0:	ldr	r3, [r8, #12]
   69ed4:	str	r3, [sp, #36]	; 0x24
   69ed8:	ldr	r2, [sp, #36]	; 0x24
   69edc:	ldr	r3, [r8]
   69ee0:	cmp	r2, #0
   69ee4:	movne	r2, r3
   69ee8:	ldrne	r1, [pc, #-3644]	; 690b4 <fputs@plt+0x58010>
   69eec:	bne	69e84 <fputs@plt+0x58de0>
   69ef0:	ldr	r2, [sp, #36]	; 0x24
   69ef4:	mov	r1, #26
   69ef8:	mov	r0, r5
   69efc:	str	r2, [sp]
   69f00:	mov	r2, sl
   69f04:	bl	2f298 <fputs@plt+0x1e1f4>
   69f08:	cmp	r0, #0
   69f0c:	bne	69dec <fputs@plt+0x58d48>
   69f10:	mov	r1, r8
   69f14:	mov	r0, r5
   69f18:	bl	463a4 <fputs@plt+0x35300>
   69f1c:	cmp	r0, #0
   69f20:	bne	69dec <fputs@plt+0x58d48>
   69f24:	ldrb	r0, [r8, #42]	; 0x2a
   69f28:	ands	r0, r0, #16
   69f2c:	moveq	r9, r0
   69f30:	beq	69f58 <fputs@plt+0x58eb4>
   69f34:	mov	r0, r7
   69f38:	ldr	r1, [r8, #56]	; 0x38
   69f3c:	bl	196b4 <fputs@plt+0x8610>
   69f40:	ldr	r2, [r0, #8]
   69f44:	mov	r9, r0
   69f48:	ldr	r2, [r2]
   69f4c:	ldr	r2, [r2, #76]	; 0x4c
   69f50:	cmp	r2, #0
   69f54:	moveq	r9, #0
   69f58:	mov	r0, r5
   69f5c:	bl	265dc <fputs@plt+0x15538>
   69f60:	subs	r3, r0, #0
   69f64:	str	r3, [sp, #56]	; 0x38
   69f68:	beq	69dec <fputs@plt+0x58d48>
   69f6c:	adds	r1, r9, #0
   69f70:	mov	r0, r5
   69f74:	ldr	r2, [sp, #40]	; 0x28
   69f78:	movne	r1, #1
   69f7c:	bl	48fa8 <fputs@plt+0x37f04>
   69f80:	mov	r0, r5
   69f84:	ldr	r1, [sp, #40]	; 0x28
   69f88:	bl	26c8c <fputs@plt+0x15be8>
   69f8c:	cmp	r9, #0
   69f90:	beq	69fdc <fputs@plt+0x58f38>
   69f94:	ldr	r3, [r5, #76]	; 0x4c
   69f98:	mov	r2, r6
   69f9c:	ldr	r0, [sp, #56]	; 0x38
   69fa0:	add	r3, r3, #1
   69fa4:	mov	r1, r3
   69fa8:	str	r3, [r5, #76]	; 0x4c
   69fac:	str	r3, [sp, #48]	; 0x30
   69fb0:	bl	266a0 <fputs@plt+0x155fc>
   69fb4:	mvn	r2, #9
   69fb8:	mov	r3, #0
   69fbc:	ldr	r0, [sp, #56]	; 0x38
   69fc0:	mov	r1, #155	; 0x9b
   69fc4:	stm	sp, {r3, r9}
   69fc8:	str	r2, [sp, #8]
   69fcc:	ldr	r2, [sp, #48]	; 0x30
   69fd0:	bl	2666c <fputs@plt+0x155c8>
   69fd4:	mov	r0, r5
   69fd8:	bl	14fd4 <fputs@plt+0x3f30>
   69fdc:	ldr	r9, [r8]
   69fe0:	mvn	r1, #0
   69fe4:	mov	r0, r9
   69fe8:	bl	12204 <fputs@plt+0x1160>
   69fec:	ldr	r3, [r7, #24]
   69ff0:	str	r0, [sp, #48]	; 0x30
   69ff4:	tst	r3, #524288	; 0x80000
   69ff8:	beq	6a058 <fputs@plt+0x58fb4>
   69ffc:	mov	r0, r8
   6a000:	bl	15454 <fputs@plt+0x43b0>
   6a004:	mov	r3, r0
   6a008:	cmp	r3, #0
   6a00c:	bne	6a128 <fputs@plt+0x59084>
   6a010:	ldr	r3, [sp, #36]	; 0x24
   6a014:	cmp	r3, #0
   6a018:	beq	6a058 <fputs@plt+0x58fb4>
   6a01c:	ldr	r1, [sp, #40]	; 0x28
   6a020:	mov	r0, r5
   6a024:	str	r9, [sp]
   6a028:	ldr	r2, [pc, #-3956]	; 690bc <fputs@plt+0x58018>
   6a02c:	str	r6, [sp, #4]
   6a030:	str	r3, [sp, #8]
   6a034:	cmp	r1, #1
   6a038:	ldr	r3, [pc, #-3964]	; 690c4 <fputs@plt+0x58020>
   6a03c:	ldr	r1, [pc, #-3980]	; 690b8 <fputs@plt+0x58014>
   6a040:	moveq	r3, r2
   6a044:	mov	r2, sl
   6a048:	bl	6b358 <fputs@plt+0x5a2b4>
   6a04c:	mov	r0, r7
   6a050:	ldr	r1, [sp, #36]	; 0x24
   6a054:	bl	1b744 <fputs@plt+0xa6a0>
   6a058:	ldr	r1, [sp, #40]	; 0x28
   6a05c:	mov	r0, r5
   6a060:	str	r6, [sp]
   6a064:	ldr	r2, [pc, #-4016]	; 690bc <fputs@plt+0x58018>
   6a068:	str	r6, [sp, #4]
   6a06c:	ldr	r3, [sp, #48]	; 0x30
   6a070:	cmp	r1, #1
   6a074:	str	r6, [sp, #8]
   6a078:	ldr	r1, [pc, #-4032]	; 690c0 <fputs@plt+0x5801c>
   6a07c:	str	r6, [sp, #12]
   6a080:	str	r6, [sp, #16]
   6a084:	str	r3, [sp, #20]
   6a088:	ldr	r3, [pc, #-4044]	; 690c4 <fputs@plt+0x58020>
   6a08c:	moveq	r3, r2
   6a090:	mov	r2, sl
   6a094:	str	r9, [sp, #24]
   6a098:	bl	6b358 <fputs@plt+0x5a2b4>
   6a09c:	mov	r2, sl
   6a0a0:	ldr	r1, [pc, #-4064]	; 690c8 <fputs@plt+0x58024>
   6a0a4:	mov	r0, r7
   6a0a8:	bl	14a3c <fputs@plt+0x3998>
   6a0ac:	cmp	r0, #0
   6a0b0:	beq	6a0d0 <fputs@plt+0x5902c>
   6a0b4:	ldr	r3, [r8]
   6a0b8:	mov	r2, sl
   6a0bc:	mov	r0, r5
   6a0c0:	ldr	r1, [pc, #1872]	; 6a818 <fputs@plt+0x59774>
   6a0c4:	str	r3, [sp]
   6a0c8:	mov	r3, r6
   6a0cc:	bl	6b358 <fputs@plt+0x5a2b4>
   6a0d0:	mov	r1, r8
   6a0d4:	mov	r0, r5
   6a0d8:	bl	36ccc <fputs@plt+0x25c28>
   6a0dc:	subs	r9, r0, #0
   6a0e0:	beq	6a108 <fputs@plt+0x59064>
   6a0e4:	ldr	r1, [pc, #1840]	; 6a81c <fputs@plt+0x59778>
   6a0e8:	mov	r0, r5
   6a0ec:	mov	r3, r6
   6a0f0:	mov	r2, r6
   6a0f4:	str	r9, [sp]
   6a0f8:	bl	6b358 <fputs@plt+0x5a2b4>
   6a0fc:	mov	r1, r9
   6a100:	mov	r0, r7
   6a104:	bl	1b744 <fputs@plt+0xa6a0>
   6a108:	ldr	r3, [r7, #24]
   6a10c:	tst	r3, #524288	; 0x80000
   6a110:	bne	6a150 <fputs@plt+0x590ac>
   6a114:	mov	r2, r6
   6a118:	mov	r1, r8
   6a11c:	mov	r0, r5
   6a120:	bl	37214 <fputs@plt+0x26170>
   6a124:	b	69dec <fputs@plt+0x58d48>
   6a128:	ldr	r2, [r3]
   6a12c:	str	r3, [sp, #56]	; 0x38
   6a130:	ldr	r0, [r5]
   6a134:	ldr	r1, [sp, #36]	; 0x24
   6a138:	ldr	r2, [r2]
   6a13c:	bl	36c80 <fputs@plt+0x25bdc>
   6a140:	ldr	r3, [sp, #56]	; 0x38
   6a144:	str	r0, [sp, #36]	; 0x24
   6a148:	ldr	r3, [r3, #12]
   6a14c:	b	6a008 <fputs@plt+0x58f64>
   6a150:	mov	r0, r8
   6a154:	bl	15454 <fputs@plt+0x43b0>
   6a158:	mov	r9, r0
   6a15c:	cmp	r9, #0
   6a160:	beq	6a114 <fputs@plt+0x59070>
   6a164:	ldr	r1, [r9]
   6a168:	cmp	r8, r1
   6a16c:	beq	6a17c <fputs@plt+0x590d8>
   6a170:	mov	r0, r5
   6a174:	ldr	r2, [r1]
   6a178:	bl	37214 <fputs@plt+0x26170>
   6a17c:	ldr	r9, [r9, #12]
   6a180:	b	6a15c <fputs@plt+0x590b8>
   6a184:	ldr	r2, [r4, #-12]
   6a188:	ldr	r3, [r5, #508]	; 0x1fc
   6a18c:	sub	r3, r3, r2
   6a190:	ldr	r2, [r5, #512]	; 0x200
   6a194:	add	r3, r3, r2
   6a198:	str	r3, [r4, #-8]
   6a19c:	ldr	r3, [r5, #68]	; 0x44
   6a1a0:	cmp	r3, #0
   6a1a4:	bne	66514 <fputs@plt+0x55470>
   6a1a8:	ldr	r6, [r5]
   6a1ac:	ldrb	r3, [r6, #69]	; 0x45
   6a1b0:	cmp	r3, #0
   6a1b4:	str	r3, [sp, #56]	; 0x38
   6a1b8:	bne	66514 <fputs@plt+0x55470>
   6a1bc:	ldr	r3, [r5, #8]
   6a1c0:	mov	r0, r6
   6a1c4:	ldr	r8, [r5, #488]	; 0x1e8
   6a1c8:	str	r3, [sp, #52]	; 0x34
   6a1cc:	ldr	r1, [r8, #64]	; 0x40
   6a1d0:	bl	19670 <fputs@plt+0x85cc>
   6a1d4:	ldr	r2, [r6, #16]
   6a1d8:	str	r0, [sp, #36]	; 0x24
   6a1dc:	ldrsh	r9, [r8, #34]	; 0x22
   6a1e0:	ldr	sl, [r2, r0, lsl #4]
   6a1e4:	mov	r0, r6
   6a1e8:	ldr	r2, [r8]
   6a1ec:	add	r3, r2, #16
   6a1f0:	sub	r2, r9, #-268435455	; 0xf0000001
   6a1f4:	ldr	r9, [r8, #4]
   6a1f8:	mov	r1, r3
   6a1fc:	str	r3, [sp, #48]	; 0x30
   6a200:	add	r9, r9, r2, lsl #4
   6a204:	mov	r2, sl
   6a208:	ldr	r7, [r9, #4]
   6a20c:	bl	14a3c <fputs@plt+0x3998>
   6a210:	ldr	r3, [sp, #56]	; 0x38
   6a214:	mov	r2, sl
   6a218:	mov	r1, #26
   6a21c:	str	r3, [sp]
   6a220:	mov	r3, r0
   6a224:	str	r0, [sp, #40]	; 0x28
   6a228:	mov	r0, r5
   6a22c:	ldr	r3, [r3]
   6a230:	bl	2f298 <fputs@plt+0x1e1f4>
   6a234:	cmp	r0, #0
   6a238:	bne	66514 <fputs@plt+0x55470>
   6a23c:	cmp	r7, #0
   6a240:	beq	6a254 <fputs@plt+0x591b0>
   6a244:	ldr	r3, [r7, #12]
   6a248:	ldrb	r3, [r3]
   6a24c:	cmp	r3, #101	; 0x65
   6a250:	moveq	r7, #0
   6a254:	ldrb	r3, [r9, #15]
   6a258:	tst	r3, #1
   6a25c:	beq	6a270 <fputs@plt+0x591cc>
   6a260:	ldr	r1, [pc, #1464]	; 6a820 <fputs@plt+0x5977c>
   6a264:	mov	r0, r5
   6a268:	bl	2f1dc <fputs@plt+0x1e138>
   6a26c:	b	66514 <fputs@plt+0x55470>
   6a270:	ldr	r3, [r8, #8]
   6a274:	cmp	r3, #0
   6a278:	beq	6a28c <fputs@plt+0x591e8>
   6a27c:	ldr	r1, [pc, #1440]	; 6a824 <fputs@plt+0x59780>
   6a280:	mov	r0, r5
   6a284:	bl	2f1dc <fputs@plt+0x1e138>
   6a288:	b	66514 <fputs@plt+0x55470>
   6a28c:	ldr	r3, [r6, #24]
   6a290:	tst	r3, #524288	; 0x80000
   6a294:	beq	6a2b8 <fputs@plt+0x59214>
   6a298:	ldr	r3, [r8, #16]
   6a29c:	cmp	r3, #0
   6a2a0:	cmpne	r7, #0
   6a2a4:	beq	6a2b8 <fputs@plt+0x59214>
   6a2a8:	ldr	r1, [pc, #1400]	; 6a828 <fputs@plt+0x59784>
   6a2ac:	mov	r0, r5
   6a2b0:	bl	2f1dc <fputs@plt+0x1e138>
   6a2b4:	b	66514 <fputs@plt+0x55470>
   6a2b8:	ldrb	r3, [r9, #12]
   6a2bc:	cmp	r3, #0
   6a2c0:	beq	6a2dc <fputs@plt+0x59238>
   6a2c4:	cmp	r7, #0
   6a2c8:	bne	6a2e4 <fputs@plt+0x59240>
   6a2cc:	ldr	r1, [pc, #1368]	; 6a82c <fputs@plt+0x59788>
   6a2d0:	mov	r0, r5
   6a2d4:	bl	2f1dc <fputs@plt+0x1e138>
   6a2d8:	b	66514 <fputs@plt+0x55470>
   6a2dc:	cmp	r7, #0
   6a2e0:	beq	6a330 <fputs@plt+0x5928c>
   6a2e4:	mov	r3, #0
   6a2e8:	mov	r2, #1
   6a2ec:	mov	r1, r7
   6a2f0:	mov	r0, r6
   6a2f4:	str	r3, [sp, #104]	; 0x68
   6a2f8:	add	r3, sp, #104	; 0x68
   6a2fc:	str	r3, [sp]
   6a300:	mov	r3, #65	; 0x41
   6a304:	bl	3730c <fputs@plt+0x26268>
   6a308:	cmp	r0, #0
   6a30c:	bne	66514 <fputs@plt+0x55470>
   6a310:	ldr	r0, [sp, #104]	; 0x68
   6a314:	cmp	r0, #0
   6a318:	bne	6a32c <fputs@plt+0x59288>
   6a31c:	ldr	r1, [pc, #1292]	; 6a830 <fputs@plt+0x5978c>
   6a320:	mov	r0, r5
   6a324:	bl	2f1dc <fputs@plt+0x1e138>
   6a328:	b	66514 <fputs@plt+0x55470>
   6a32c:	bl	1c224 <fputs@plt+0xb180>
   6a330:	mov	r3, #0
   6a334:	mov	r0, r6
   6a338:	ldr	r1, [r4, #-12]
   6a33c:	ldr	r2, [r4, #-8]
   6a340:	bl	1c8c0 <fputs@plt+0xb81c>
   6a344:	subs	r7, r0, #0
   6a348:	beq	6a3e0 <fputs@plt+0x5933c>
   6a34c:	ldr	r3, [r4, #-8]
   6a350:	mov	r0, #0
   6a354:	ldr	r1, [pc, #1240]	; 6a834 <fputs@plt+0x59790>
   6a358:	ldr	r9, [r6, #24]
   6a35c:	sub	r3, r3, #1
   6a360:	add	r3, r7, r3
   6a364:	cmp	r7, r3
   6a368:	bcs	6a388 <fputs@plt+0x592e4>
   6a36c:	ldrb	r2, [r3]
   6a370:	cmp	r2, #59	; 0x3b
   6a374:	beq	6a414 <fputs@plt+0x59370>
   6a378:	add	r2, r1, r2
   6a37c:	ldrb	r2, [r2, #320]	; 0x140
   6a380:	tst	r2, #1
   6a384:	bne	6a414 <fputs@plt+0x59370>
   6a388:	ldr	r3, [r6, #24]
   6a38c:	mov	r0, r5
   6a390:	ldr	r1, [sp, #36]	; 0x24
   6a394:	ldr	r2, [sp, #48]	; 0x30
   6a398:	orr	r3, r3, #2097152	; 0x200000
   6a39c:	str	r3, [r6, #24]
   6a3a0:	cmp	r1, #1
   6a3a4:	ldr	r3, [r8, #44]	; 0x2c
   6a3a8:	ldr	r1, [pc, #1160]	; 6a838 <fputs@plt+0x59794>
   6a3ac:	str	r2, [sp, #12]
   6a3b0:	add	r2, r3, #1
   6a3b4:	stm	sp, {r3, r7}
   6a3b8:	str	r2, [sp, #8]
   6a3bc:	ldr	r2, [pc, #1144]	; 6a83c <fputs@plt+0x59798>
   6a3c0:	ldr	r3, [pc, #1144]	; 6a840 <fputs@plt+0x5979c>
   6a3c4:	moveq	r3, r2
   6a3c8:	mov	r2, sl
   6a3cc:	bl	6b358 <fputs@plt+0x5a2b4>
   6a3d0:	mov	r1, r7
   6a3d4:	mov	r0, r6
   6a3d8:	bl	1b744 <fputs@plt+0xa6a0>
   6a3dc:	str	r9, [r6, #24]
   6a3e0:	mov	r3, #4
   6a3e4:	mov	r1, #52	; 0x34
   6a3e8:	ldr	r2, [sp, #36]	; 0x24
   6a3ec:	str	r3, [sp]
   6a3f0:	mov	r3, #2
   6a3f4:	ldr	r0, [sp, #52]	; 0x34
   6a3f8:	bl	2654c <fputs@plt+0x154a8>
   6a3fc:	ldr	r3, [sp, #40]	; 0x28
   6a400:	mov	r0, r5
   6a404:	mov	r1, r3
   6a408:	ldr	r2, [r3]
   6a40c:	bl	37214 <fputs@plt+0x26170>
   6a410:	b	66514 <fputs@plt+0x55470>
   6a414:	strb	r0, [r3], #-1
   6a418:	b	6a364 <fputs@plt+0x592c0>
   6a41c:	ldrb	r3, [r5, #24]
   6a420:	add	r2, fp, r6
   6a424:	ldr	r7, [r5]
   6a428:	add	r3, r3, #1
   6a42c:	strb	r3, [r5, #24]
   6a430:	ldr	r3, [r7, #256]	; 0x100
   6a434:	ldrb	r1, [r7, #69]	; 0x45
   6a438:	add	r3, r3, #1
   6a43c:	str	r3, [r7, #256]	; 0x100
   6a440:	cmp	r1, #0
   6a444:	ldr	r3, [r2, #12]
   6a448:	str	r3, [sp, #36]	; 0x24
   6a44c:	bne	6a48c <fputs@plt+0x593e8>
   6a450:	add	r2, r3, #8
   6a454:	mov	r0, r5
   6a458:	bl	5ce2c <fputs@plt+0x4bd88>
   6a45c:	subs	r8, r0, #0
   6a460:	beq	6a48c <fputs@plt+0x593e8>
   6a464:	ldrb	r3, [r8, #42]	; 0x2a
   6a468:	tst	r3, #16
   6a46c:	ldrne	r1, [pc, #976]	; 6a844 <fputs@plt+0x597a0>
   6a470:	bne	6a484 <fputs@plt+0x593e0>
   6a474:	ldr	r3, [r8, #12]
   6a478:	cmp	r3, #0
   6a47c:	beq	6a49c <fputs@plt+0x593f8>
   6a480:	ldr	r1, [pc, #960]	; 6a848 <fputs@plt+0x597a4>
   6a484:	mov	r0, r5
   6a488:	bl	2f1dc <fputs@plt+0x1e138>
   6a48c:	mov	r0, r7
   6a490:	ldr	r1, [sp, #36]	; 0x24
   6a494:	bl	1fdc0 <fputs@plt+0xed1c>
   6a498:	b	66514 <fputs@plt+0x55470>
   6a49c:	mov	r0, r5
   6a4a0:	ldr	r1, [r8]
   6a4a4:	bl	30f78 <fputs@plt+0x1fed4>
   6a4a8:	subs	r9, r0, #0
   6a4ac:	bne	6a48c <fputs@plt+0x593e8>
   6a4b0:	mov	r0, r7
   6a4b4:	ldr	r1, [r8, #64]	; 0x40
   6a4b8:	bl	19670 <fputs@plt+0x85cc>
   6a4bc:	mov	sl, r0
   6a4c0:	mov	r2, #72	; 0x48
   6a4c4:	mov	r3, #0
   6a4c8:	mov	r0, r7
   6a4cc:	bl	1d308 <fputs@plt+0xc264>
   6a4d0:	subs	r6, r0, #0
   6a4d4:	beq	6a48c <fputs@plt+0x593e8>
   6a4d8:	mov	r3, #1
   6a4dc:	str	r6, [r5, #488]	; 0x1e8
   6a4e0:	mov	r0, r7
   6a4e4:	strh	r3, [r6, #36]	; 0x24
   6a4e8:	ldrsh	r3, [r8, #34]	; 0x22
   6a4ec:	subs	r2, r3, #1
   6a4f0:	strh	r3, [r6, #34]	; 0x22
   6a4f4:	addmi	r2, r3, #6
   6a4f8:	mov	r3, r9
   6a4fc:	asr	r2, r2, #3
   6a500:	add	r2, r2, #1
   6a504:	lsl	r2, r2, #7
   6a508:	bl	1d308 <fputs@plt+0xc264>
   6a50c:	ldr	r1, [pc, #824]	; 6a84c <fputs@plt+0x597a8>
   6a510:	ldr	r2, [r8]
   6a514:	str	r0, [r6, #4]
   6a518:	mov	r0, r7
   6a51c:	bl	36660 <fputs@plt+0x255bc>
   6a520:	ldr	r3, [r6, #4]
   6a524:	str	r0, [r6]
   6a528:	cmp	r0, #0
   6a52c:	cmpne	r3, #0
   6a530:	beq	6a48c <fputs@plt+0x593e8>
   6a534:	ldrsh	r2, [r6, #34]	; 0x22
   6a538:	mov	r0, r3
   6a53c:	ldr	r1, [r8, #4]
   6a540:	lsl	r2, r2, #4
   6a544:	bl	10f18 <memcpy@plt>
   6a548:	ldrsh	r2, [r6, #34]	; 0x22
   6a54c:	cmp	r9, r2
   6a550:	blt	6a5a4 <fputs@plt+0x59500>
   6a554:	ldr	r3, [r7, #16]
   6a558:	mov	r2, sl
   6a55c:	mov	r1, #0
   6a560:	mov	r0, r5
   6a564:	add	r3, r3, sl, lsl #4
   6a568:	ldr	r3, [r3, #12]
   6a56c:	str	r3, [r6, #64]	; 0x40
   6a570:	ldr	r3, [r8, #44]	; 0x2c
   6a574:	str	r3, [r6, #44]	; 0x2c
   6a578:	mov	r3, #1
   6a57c:	strh	r3, [r6, #36]	; 0x24
   6a580:	bl	48fa8 <fputs@plt+0x37f04>
   6a584:	mov	r0, r5
   6a588:	bl	265dc <fputs@plt+0x15538>
   6a58c:	cmp	r0, #0
   6a590:	beq	6a48c <fputs@plt+0x593e8>
   6a594:	mov	r1, sl
   6a598:	mov	r0, r5
   6a59c:	bl	26c8c <fputs@plt+0x15be8>
   6a5a0:	b	6a48c <fputs@plt+0x593e8>
   6a5a4:	ldr	r3, [r6, #4]
   6a5a8:	mov	r0, r7
   6a5ac:	add	r2, r3, r9, lsl #4
   6a5b0:	ldr	r1, [r3, r9, lsl #4]
   6a5b4:	str	r3, [sp, #40]	; 0x28
   6a5b8:	str	r2, [sp, #48]	; 0x30
   6a5bc:	bl	1db50 <fputs@plt+0xcaac>
   6a5c0:	ldr	r3, [sp, #40]	; 0x28
   6a5c4:	ldr	r2, [sp, #48]	; 0x30
   6a5c8:	str	r0, [r3, r9, lsl #4]
   6a5cc:	mov	r3, #0
   6a5d0:	add	r9, r9, #1
   6a5d4:	str	r3, [r2, #4]
   6a5d8:	str	r3, [r2, #8]
   6a5dc:	b	6a548 <fputs@plt+0x594a4>
   6a5e0:	mov	r1, #0
   6a5e4:	mov	r0, r5
   6a5e8:	bl	6d924 <fputs@plt+0x5c880>
   6a5ec:	b	66514 <fputs@plt+0x55470>
   6a5f0:	add	r1, r6, #12
   6a5f4:	mov	r0, r5
   6a5f8:	add	r1, fp, r1
   6a5fc:	bl	6d924 <fputs@plt+0x5c880>
   6a600:	b	66514 <fputs@plt+0x55470>
   6a604:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6a608:	mov	r9, #0
   6a60c:	sub	r2, r4, #28
   6a610:	sub	r1, r4, #44	; 0x2c
   6a614:	mov	r0, r5
   6a618:	str	r9, [sp]
   6a61c:	str	r3, [sp, #8]
   6a620:	mov	r3, #1
   6a624:	str	r3, [sp, #4]
   6a628:	mov	r3, r9
   6a62c:	bl	5c778 <fputs@plt+0x4b6d4>
   6a630:	ldr	r7, [r5, #488]	; 0x1e8
   6a634:	cmp	r7, r9
   6a638:	beq	66514 <fputs@plt+0x55470>
   6a63c:	ldr	r8, [r5]
   6a640:	ldr	r1, [r7, #64]	; 0x40
   6a644:	mov	r0, r8
   6a648:	bl	19670 <fputs@plt+0x85cc>
   6a64c:	ldrb	r3, [r7, #42]	; 0x2a
   6a650:	add	r1, r6, #12
   6a654:	mov	sl, r0
   6a658:	add	r1, fp, r1
   6a65c:	mov	r0, r8
   6a660:	str	r9, [r7, #48]	; 0x30
   6a664:	orr	r3, r3, #16
   6a668:	strb	r3, [r7, #42]	; 0x2a
   6a66c:	bl	1c908 <fputs@plt+0xb864>
   6a670:	mov	r2, r0
   6a674:	mov	r1, r7
   6a678:	mov	r0, r8
   6a67c:	bl	27758 <fputs@plt+0x166b4>
   6a680:	mov	r2, r9
   6a684:	mov	r1, r7
   6a688:	mov	r0, r8
   6a68c:	bl	27758 <fputs@plt+0x166b4>
   6a690:	mov	r0, r8
   6a694:	ldr	r1, [r7]
   6a698:	bl	1db50 <fputs@plt+0xcaac>
   6a69c:	mov	r2, r0
   6a6a0:	mov	r1, r7
   6a6a4:	mov	r0, r8
   6a6a8:	bl	27758 <fputs@plt+0x166b4>
   6a6ac:	add	r2, fp, r6
   6a6b0:	ldrd	r2, [r2, #12]
   6a6b4:	add	r3, r3, r2
   6a6b8:	ldr	r2, [r5, #500]	; 0x1f4
   6a6bc:	sub	r3, r3, r2
   6a6c0:	str	r3, [r5, #504]	; 0x1f8
   6a6c4:	ldr	r3, [r7, #52]	; 0x34
   6a6c8:	cmp	r3, r9
   6a6cc:	beq	66514 <fputs@plt+0x55470>
   6a6d0:	ldr	r2, [r5]
   6a6d4:	mov	r1, #29
   6a6d8:	mov	r0, r5
   6a6dc:	ldr	r2, [r2, #16]
   6a6e0:	ldr	r2, [r2, sl, lsl #4]
   6a6e4:	str	r2, [sp]
   6a6e8:	ldr	r3, [r3]
   6a6ec:	ldr	r2, [r7]
   6a6f0:	bl	2f298 <fputs@plt+0x1e1f4>
   6a6f4:	b	66514 <fputs@plt+0x55470>
   6a6f8:	mov	r0, r5
   6a6fc:	bl	277bc <fputs@plt+0x16718>
   6a700:	mov	r3, #0
   6a704:	str	r3, [r5, #516]	; 0x204
   6a708:	str	r3, [r5, #520]	; 0x208
   6a70c:	b	66514 <fputs@plt+0x55470>
   6a710:	ldr	r3, [r5, #516]	; 0x204
   6a714:	add	r2, fp, r6
   6a718:	ldr	ip, [r2, #12]
   6a71c:	cmp	r3, #0
   6a720:	ldrne	r2, [r2, #16]
   6a724:	streq	ip, [r5, #516]	; 0x204
   6a728:	ldreq	r3, [r2, #16]
   6a72c:	addne	ip, ip, r2
   6a730:	subne	ip, ip, r3
   6a734:	streq	r3, [r5, #520]	; 0x208
   6a738:	strne	ip, [r5, #520]	; 0x208
   6a73c:	b	66514 <fputs@plt+0x55470>
   6a740:	mov	r3, #0
   6a744:	str	r3, [r4, #20]
   6a748:	b	66514 <fputs@plt+0x55470>
   6a74c:	add	r2, fp, r6
   6a750:	ldr	r3, [r2, #12]
   6a754:	str	r3, [r4, #-12]
   6a758:	b	66514 <fputs@plt+0x55470>
   6a75c:	add	r2, fp, r6
   6a760:	ldr	r3, [r2, #12]
   6a764:	str	r3, [r4, #-28]	; 0xffffffe4
   6a768:	b	66514 <fputs@plt+0x55470>
   6a76c:	ldr	r3, [r4, #-12]
   6a770:	sub	r2, r4, #76	; 0x4c
   6a774:	mov	r1, #0
   6a778:	mov	r0, r5
   6a77c:	str	r3, [sp]
   6a780:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6a784:	bl	34cf8 <fputs@plt+0x23c54>
   6a788:	str	r0, [r4, #-76]	; 0xffffffb4
   6a78c:	b	66514 <fputs@plt+0x55470>
   6a790:	ldr	r3, [r4, #-12]
   6a794:	sub	r2, r4, #76	; 0x4c
   6a798:	mov	r0, r5
   6a79c:	str	r3, [sp]
   6a7a0:	ldr	r1, [r4, #-108]	; 0xffffff94
   6a7a4:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6a7a8:	bl	34cf8 <fputs@plt+0x23c54>
   6a7ac:	str	r0, [r4, #-108]	; 0xffffff94
   6a7b0:	b	66514 <fputs@plt+0x55470>
   6a7b4:	ldr	r4, [fp, #4]
   6a7b8:	sub	r2, r2, ip
   6a7bc:	str	r2, [fp]
   6a7c0:	ldr	r3, [fp]
   6a7c4:	cmp	r3, #0
   6a7c8:	strlt	r4, [fp, #4]
   6a7cc:	blt	66010 <fputs@plt+0x54f6c>
   6a7d0:	mov	r0, fp
   6a7d4:	bl	22c24 <fputs@plt+0x11b80>
   6a7d8:	b	6a7c0 <fputs@plt+0x5971c>
   6a7dc:	add	r3, sp, #80	; 0x50
   6a7e0:	add	r2, sp, #96	; 0x60
   6a7e4:	ldm	r3, {r0, r1}
   6a7e8:	add	r6, sp, #104	; 0x68
   6a7ec:	stm	r2, {r0, r1}
   6a7f0:	stm	r6, {r0, r1}
   6a7f4:	mov	r0, r5
   6a7f8:	ldr	r1, [pc, #80]	; 6a850 <fputs@plt+0x597ac>
   6a7fc:	bl	2f1dc <fputs@plt+0x1e138>
   6a800:	mov	r2, r6
   6a804:	mov	r1, r4
   6a808:	str	r5, [fp, #4]
   6a80c:	mov	r0, r5
   6a810:	bl	22a50 <fputs@plt+0x119ac>
   6a814:	b	66010 <fputs@plt+0x54f6c>
   6a818:	andeq	r7, r7, r9, lsr #20
   6a81c:	andeq	r7, r7, r3, ror #20
   6a820:			; <UNDEFINED> instruction: 0x00077abf
   6a824:	ldrdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   6a828:	strdeq	r7, [r7], -sl
   6a82c:	andeq	r7, r7, r5, lsr fp
   6a830:	andeq	r7, r7, sl, ror #22
   6a834:	muleq	r7, r0, r4
   6a838:	muleq	r7, r8, fp
   6a83c:	andeq	r6, r7, r2, lsr r5
   6a840:	andeq	r6, r7, r5, asr #10
   6a844:	andeq	r7, r7, r5, lsl #24
   6a848:	andeq	r7, r7, r7, lsr #24
   6a84c:	andeq	r7, r7, r5, asr #24
   6a850:	andeq	r7, r7, r1, ror r4
   6a854:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6a858:	sub	sp, sp, #28
   6a85c:	mov	r4, r0
   6a860:	mov	r8, r1
   6a864:	mov	r6, #0
   6a868:	mov	r1, #0
   6a86c:	mov	fp, r2
   6a870:	ldr	r5, [r0]
   6a874:	movw	r0, #1608	; 0x648
   6a878:	ldr	r3, [r5, #96]	; 0x60
   6a87c:	str	r3, [sp, #12]
   6a880:	ldr	r3, [r5, #152]	; 0x98
   6a884:	cmp	r3, #0
   6a888:	streq	r3, [r5, #248]	; 0xf8
   6a88c:	str	r6, [r4, #12]
   6a890:	str	r8, [r4, #484]	; 0x1e4
   6a894:	bl	1c538 <fputs@plt+0xb494>
   6a898:	subs	r7, r0, #0
   6a89c:	mvnne	r9, #0
   6a8a0:	addne	sl, r4, #508	; 0x1fc
   6a8a4:	strne	r9, [r7]
   6a8a8:	bne	6a920 <fputs@plt+0x5987c>
   6a8ac:	mov	r0, r5
   6a8b0:	mov	r7, #7
   6a8b4:	bl	179f4 <fputs@plt+0x6950>
   6a8b8:	b	6ab08 <fputs@plt+0x59a64>
   6a8bc:	ldr	r1, [sp, #20]
   6a8c0:	cmp	r1, #159	; 0x9f
   6a8c4:	ble	6a8f4 <fputs@plt+0x59850>
   6a8c8:	ldr	r3, [r5, #248]	; 0xf8
   6a8cc:	cmp	r3, #0
   6a8d0:	movne	r3, #9
   6a8d4:	bne	6a954 <fputs@plt+0x598b0>
   6a8d8:	cmp	r1, #161	; 0xa1
   6a8dc:	bne	6a920 <fputs@plt+0x5987c>
   6a8e0:	add	r2, r4, #508	; 0x1fc
   6a8e4:	ldr	r1, [pc, #608]	; 6ab4c <fputs@plt+0x59aa8>
   6a8e8:	mov	r0, r4
   6a8ec:	bl	2f1dc <fputs@plt+0x1e138>
   6a8f0:	b	6a958 <fputs@plt+0x598b4>
   6a8f4:	mov	r0, r7
   6a8f8:	str	r4, [sp]
   6a8fc:	ldm	sl, {r2, r3}
   6a900:	bl	65ef0 <fputs@plt+0x54e4c>
   6a904:	ldr	r3, [r4, #12]
   6a908:	ldr	r9, [sp, #20]
   6a90c:	cmp	r3, #0
   6a910:	bne	6a958 <fputs@plt+0x598b4>
   6a914:	ldrb	r3, [r5, #69]	; 0x45
   6a918:	cmp	r3, #0
   6a91c:	bne	6a958 <fputs@plt+0x598b4>
   6a920:	ldrb	r3, [r8, r6]
   6a924:	add	r0, r8, r6
   6a928:	cmp	r3, #0
   6a92c:	beq	6a958 <fputs@plt+0x598b4>
   6a930:	add	r1, sp, #20
   6a934:	str	r0, [r4, #508]	; 0x1fc
   6a938:	bl	19b44 <fputs@plt+0x8aa0>
   6a93c:	ldr	r3, [sp, #12]
   6a940:	add	r6, r0, r6
   6a944:	str	r0, [r4, #512]	; 0x200
   6a948:	cmp	r3, r6
   6a94c:	bge	6a8bc <fputs@plt+0x59818>
   6a950:	mov	r3, #18
   6a954:	str	r3, [r4, #12]
   6a958:	ldr	r3, [r4, #12]
   6a95c:	add	r6, r8, r6
   6a960:	str	r6, [r4, #484]	; 0x1e4
   6a964:	cmp	r3, #0
   6a968:	bne	6a9c4 <fputs@plt+0x59920>
   6a96c:	ldrb	r3, [r5, #69]	; 0x45
   6a970:	cmp	r3, #0
   6a974:	bne	6a9c4 <fputs@plt+0x59920>
   6a978:	cmp	r9, #1
   6a97c:	add	r6, r4, #508	; 0x1fc
   6a980:	beq	6a9b0 <fputs@plt+0x5990c>
   6a984:	mov	r1, #1
   6a988:	mov	r0, r7
   6a98c:	str	r4, [sp]
   6a990:	ldm	r6, {r2, r3}
   6a994:	bl	65ef0 <fputs@plt+0x54e4c>
   6a998:	ldr	r3, [r4, #12]
   6a99c:	cmp	r3, #0
   6a9a0:	bne	6a9c4 <fputs@plt+0x59920>
   6a9a4:	ldrb	r3, [r5, #69]	; 0x45
   6a9a8:	cmp	r3, #0
   6a9ac:	bne	6a9c4 <fputs@plt+0x59920>
   6a9b0:	mov	r1, #0
   6a9b4:	mov	r0, r7
   6a9b8:	str	r4, [sp]
   6a9bc:	ldm	r6, {r2, r3}
   6a9c0:	bl	65ef0 <fputs@plt+0x54e4c>
   6a9c4:	ldr	r3, [r7]
   6a9c8:	mov	r0, r7
   6a9cc:	cmp	r3, #0
   6a9d0:	bge	6ab14 <fputs@plt+0x59a70>
   6a9d4:	bl	177ec <fputs@plt+0x6748>
   6a9d8:	ldrb	r3, [r5, #69]	; 0x45
   6a9dc:	cmp	r3, #0
   6a9e0:	movne	r3, #7
   6a9e4:	strne	r3, [r4, #12]
   6a9e8:	ldr	r0, [r4, #12]
   6a9ec:	cmp	r0, #0
   6a9f0:	cmpne	r0, #101	; 0x65
   6a9f4:	beq	6aa1c <fputs@plt+0x59978>
   6a9f8:	ldr	r3, [r4, #4]
   6a9fc:	cmp	r3, #0
   6aa00:	bne	6aa1c <fputs@plt+0x59978>
   6aa04:	bl	1a16c <fputs@plt+0x90c8>
   6aa08:	mov	r2, r0
   6aa0c:	ldr	r1, [pc, #316]	; 6ab50 <fputs@plt+0x59aac>
   6aa10:	mov	r0, r5
   6aa14:	bl	36660 <fputs@plt+0x255bc>
   6aa18:	str	r0, [r4, #4]
   6aa1c:	ldr	r2, [r4, #4]
   6aa20:	cmp	r2, #0
   6aa24:	moveq	r7, r2
   6aa28:	beq	6aa48 <fputs@plt+0x599a4>
   6aa2c:	ldr	r1, [pc, #284]	; 6ab50 <fputs@plt+0x59aac>
   6aa30:	mov	r7, #1
   6aa34:	ldr	r0, [r4, #12]
   6aa38:	str	r2, [fp]
   6aa3c:	bl	2bc28 <fputs@plt+0x1ab84>
   6aa40:	mov	r3, #0
   6aa44:	str	r3, [r4, #4]
   6aa48:	ldr	r0, [r4, #8]
   6aa4c:	cmp	r0, #0
   6aa50:	beq	6aa74 <fputs@plt+0x599d0>
   6aa54:	ldr	r3, [r4, #68]	; 0x44
   6aa58:	cmp	r3, #0
   6aa5c:	ble	6aa74 <fputs@plt+0x599d0>
   6aa60:	ldrb	r6, [r4, #18]
   6aa64:	cmp	r6, #0
   6aa68:	bne	6aa94 <fputs@plt+0x599f0>
   6aa6c:	bl	22818 <fputs@plt+0x11774>
   6aa70:	str	r6, [r4, #8]
   6aa74:	ldrb	r6, [r4, #18]
   6aa78:	cmp	r6, #0
   6aa7c:	bne	6aa94 <fputs@plt+0x599f0>
   6aa80:	mov	r0, r5
   6aa84:	ldr	r1, [r4, #408]	; 0x198
   6aa88:	bl	1b744 <fputs@plt+0xa6a0>
   6aa8c:	str	r6, [r4, #404]	; 0x194
   6aa90:	str	r6, [r4, #408]	; 0x198
   6aa94:	ldr	r0, [r4, #524]	; 0x20c
   6aa98:	bl	177ec <fputs@plt+0x6748>
   6aa9c:	ldrb	r3, [r4, #454]	; 0x1c6
   6aaa0:	cmp	r3, #0
   6aaa4:	bne	6aab4 <fputs@plt+0x59a10>
   6aaa8:	mov	r0, r5
   6aaac:	ldr	r1, [r4, #488]	; 0x1e8
   6aab0:	bl	1fc44 <fputs@plt+0xeba0>
   6aab4:	ldr	r1, [r4, #540]	; 0x21c
   6aab8:	cmp	r1, #0
   6aabc:	beq	6aac8 <fputs@plt+0x59a24>
   6aac0:	mov	r0, r5
   6aac4:	bl	1fb98 <fputs@plt+0xeaf4>
   6aac8:	mov	r0, r5
   6aacc:	ldr	r1, [r4, #492]	; 0x1ec
   6aad0:	bl	1fb40 <fputs@plt+0xea9c>
   6aad4:	ldr	r6, [r4, #448]	; 0x1c0
   6aad8:	sub	r6, r6, #1
   6aadc:	cmp	r6, #0
   6aae0:	ldr	r1, [r4, #476]	; 0x1dc
   6aae4:	bge	6ab1c <fputs@plt+0x59a78>
   6aae8:	mov	r0, r5
   6aaec:	bl	1b744 <fputs@plt+0xa6a0>
   6aaf0:	ldr	r1, [r4, #412]	; 0x19c
   6aaf4:	cmp	r1, #0
   6aaf8:	bne	6ab2c <fputs@plt+0x59a88>
   6aafc:	ldr	r1, [r4, #528]	; 0x210
   6ab00:	cmp	r1, #0
   6ab04:	bne	6ab38 <fputs@plt+0x59a94>
   6ab08:	mov	r0, r7
   6ab0c:	add	sp, sp, #28
   6ab10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ab14:	bl	22c24 <fputs@plt+0x11b80>
   6ab18:	b	6a9c4 <fputs@plt+0x59920>
   6ab1c:	mov	r0, r5
   6ab20:	ldr	r1, [r1, r6, lsl #2]
   6ab24:	bl	1b744 <fputs@plt+0xa6a0>
   6ab28:	b	6aad8 <fputs@plt+0x59a34>
   6ab2c:	ldr	r3, [r1]
   6ab30:	str	r3, [r4, #412]	; 0x19c
   6ab34:	b	6aae8 <fputs@plt+0x59a44>
   6ab38:	ldr	r3, [r1, #68]	; 0x44
   6ab3c:	mov	r0, r5
   6ab40:	str	r3, [r4, #528]	; 0x210
   6ab44:	bl	1fc44 <fputs@plt+0xeba0>
   6ab48:	b	6aafc <fputs@plt+0x59a58>
   6ab4c:	andeq	r7, r7, r8, asr ip
   6ab50:	andeq	r4, r7, r6, lsr pc
   6ab54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ab58:	sub	sp, sp, #28
   6ab5c:	mov	r9, #0
   6ab60:	mov	r8, r2
   6ab64:	mov	r2, #544	; 0x220
   6ab68:	mov	r5, r0
   6ab6c:	mov	r6, r1
   6ab70:	str	r3, [sp, #12]
   6ab74:	mov	r3, #0
   6ab78:	str	r9, [sp, #16]
   6ab7c:	bl	1d308 <fputs@plt+0xc264>
   6ab80:	subs	r4, r0, #0
   6ab84:	ldrne	r3, [sp, #64]	; 0x40
   6ab88:	strne	r3, [r4, #480]	; 0x1e0
   6ab8c:	bne	6ac10 <fputs@plt+0x59b6c>
   6ab90:	mov	r7, #7
   6ab94:	b	6abe4 <fputs@plt+0x59b40>
   6ab98:	ldr	r3, [r5, #16]
   6ab9c:	lsl	sl, r9, #4
   6aba0:	add	r3, r3, sl
   6aba4:	ldr	r0, [r3, #4]
   6aba8:	cmp	r0, #0
   6abac:	beq	6ac0c <fputs@plt+0x59b68>
   6abb0:	ldrd	r2, [r0]
   6abb4:	str	r2, [r3, #4]
   6abb8:	mov	r2, #1
   6abbc:	mov	r1, r2
   6abc0:	bl	13e6c <fputs@plt+0x2dc8>
   6abc4:	subs	r7, r0, #0
   6abc8:	beq	6ac0c <fputs@plt+0x59b68>
   6abcc:	ldr	r3, [r5, #16]
   6abd0:	mov	r1, r7
   6abd4:	mov	r0, r5
   6abd8:	ldr	r2, [pc, #852]	; 6af34 <fputs@plt+0x59e90>
   6abdc:	ldr	r3, [r3, sl]
   6abe0:	bl	2edb0 <fputs@plt+0x1dd0c>
   6abe4:	mov	r0, r4
   6abe8:	bl	1f5a4 <fputs@plt+0xe500>
   6abec:	mov	r1, r4
   6abf0:	mov	r0, r5
   6abf4:	bl	1b744 <fputs@plt+0xa6a0>
   6abf8:	mov	r1, r7
   6abfc:	mov	r0, r5
   6ac00:	bl	1becc <fputs@plt+0xae28>
   6ac04:	add	sp, sp, #28
   6ac08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ac0c:	add	r9, r9, #1
   6ac10:	ldr	r3, [r5, #20]
   6ac14:	cmp	r3, r9
   6ac18:	bgt	6ab98 <fputs@plt+0x59af4>
   6ac1c:	mov	r0, r5
   6ac20:	bl	1ba94 <fputs@plt+0xa9f0>
   6ac24:	mov	r3, #0
   6ac28:	str	r5, [r4]
   6ac2c:	cmp	r8, r3
   6ac30:	str	r3, [r4, #428]	; 0x1ac
   6ac34:	blt	6adb4 <fputs@plt+0x59d10>
   6ac38:	beq	6ac4c <fputs@plt+0x59ba8>
   6ac3c:	add	r3, r6, r8
   6ac40:	ldrb	r3, [r3, #-1]
   6ac44:	cmp	r3, #0
   6ac48:	beq	6adb4 <fputs@plt+0x59d10>
   6ac4c:	ldr	r3, [r5, #96]	; 0x60
   6ac50:	cmp	r8, r3
   6ac54:	ble	6ac7c <fputs@plt+0x59bd8>
   6ac58:	ldr	r2, [pc, #728]	; 6af38 <fputs@plt+0x59e94>
   6ac5c:	mov	r1, #18
   6ac60:	mov	r0, r5
   6ac64:	bl	2edb0 <fputs@plt+0x1dd0c>
   6ac68:	mov	r1, #18
   6ac6c:	mov	r0, r5
   6ac70:	bl	1becc <fputs@plt+0xae28>
   6ac74:	mov	r7, r0
   6ac78:	b	6abe4 <fputs@plt+0x59b40>
   6ac7c:	mov	r2, r8
   6ac80:	asr	r3, r8, #31
   6ac84:	mov	r1, r6
   6ac88:	mov	r0, r5
   6ac8c:	bl	1c8c0 <fputs@plt+0xb81c>
   6ac90:	subs	r7, r0, #0
   6ac94:	addeq	r8, r6, r8
   6ac98:	streq	r8, [r4, #484]	; 0x1e4
   6ac9c:	beq	6accc <fputs@plt+0x59c28>
   6aca0:	mov	r1, r7
   6aca4:	add	r2, sp, #16
   6aca8:	mov	r0, r4
   6acac:	bl	6a854 <fputs@plt+0x597b0>
   6acb0:	ldr	r3, [r4, #484]	; 0x1e4
   6acb4:	mov	r1, r7
   6acb8:	mov	r0, r5
   6acbc:	sub	r3, r3, r7
   6acc0:	add	r3, r6, r3
   6acc4:	str	r3, [r4, #484]	; 0x1e4
   6acc8:	bl	1b744 <fputs@plt+0xa6a0>
   6accc:	ldr	r3, [r4, #12]
   6acd0:	cmp	r3, #101	; 0x65
   6acd4:	moveq	r3, #0
   6acd8:	streq	r3, [r4, #12]
   6acdc:	ldrb	r3, [r4, #17]
   6ace0:	cmp	r3, #0
   6ace4:	movne	r7, #0
   6ace8:	ldrne	r8, [r4]
   6acec:	bne	6ae20 <fputs@plt+0x59d7c>
   6acf0:	ldrb	r3, [r5, #69]	; 0x45
   6acf4:	cmp	r3, #0
   6acf8:	movne	r3, #7
   6acfc:	strne	r3, [r4, #12]
   6ad00:	ldr	r3, [sp, #72]	; 0x48
   6ad04:	ldr	r7, [r4, #12]
   6ad08:	cmp	r3, #0
   6ad0c:	ldrne	r3, [r4, #484]	; 0x1e4
   6ad10:	ldrne	r2, [sp, #72]	; 0x48
   6ad14:	strne	r3, [r2]
   6ad18:	cmp	r7, #0
   6ad1c:	beq	6ae84 <fputs@plt+0x59de0>
   6ad20:	ldrb	r3, [r5, #149]	; 0x95
   6ad24:	cmp	r3, #0
   6ad28:	bne	6ad64 <fputs@plt+0x59cc0>
   6ad2c:	ldr	r8, [r4, #8]
   6ad30:	cmp	r8, #0
   6ad34:	beq	6ad64 <fputs@plt+0x59cc0>
   6ad38:	ldr	r2, [r4, #484]	; 0x1e4
   6ad3c:	mov	r1, r6
   6ad40:	ldr	r0, [r8]
   6ad44:	sub	r2, r2, r6
   6ad48:	asr	r3, r2, #31
   6ad4c:	bl	1c8c0 <fputs@plt+0xb81c>
   6ad50:	ldrb	r3, [r8, #89]	; 0x59
   6ad54:	str	r0, [r8, #168]	; 0xa8
   6ad58:	ldr	r2, [sp, #12]
   6ad5c:	bfi	r3, r2, #7, #1
   6ad60:	strb	r3, [r8, #89]	; 0x59
   6ad64:	ldr	r0, [r4, #8]
   6ad68:	cmp	r0, #0
   6ad6c:	beq	6af04 <fputs@plt+0x59e60>
   6ad70:	cmp	r7, #0
   6ad74:	bne	6ad84 <fputs@plt+0x59ce0>
   6ad78:	ldrb	r3, [r5, #69]	; 0x45
   6ad7c:	cmp	r3, #0
   6ad80:	beq	6af04 <fputs@plt+0x59e60>
   6ad84:	bl	45e0c <fputs@plt+0x34d68>
   6ad88:	ldr	r3, [sp, #16]
   6ad8c:	cmp	r3, #0
   6ad90:	beq	6af10 <fputs@plt+0x59e6c>
   6ad94:	mov	r1, r7
   6ad98:	ldr	r2, [pc, #412]	; 6af3c <fputs@plt+0x59e98>
   6ad9c:	mov	r0, r5
   6ada0:	bl	2edb0 <fputs@plt+0x1dd0c>
   6ada4:	ldr	r1, [sp, #16]
   6ada8:	mov	r0, r5
   6adac:	bl	1b744 <fputs@plt+0xa6a0>
   6adb0:	b	6af1c <fputs@plt+0x59e78>
   6adb4:	add	r2, sp, #16
   6adb8:	mov	r1, r6
   6adbc:	mov	r0, r4
   6adc0:	bl	6a854 <fputs@plt+0x597b0>
   6adc4:	b	6accc <fputs@plt+0x59c28>
   6adc8:	mov	sl, #0
   6adcc:	add	r2, sp, #20
   6add0:	mov	r1, #1
   6add4:	mov	r0, r9
   6add8:	bl	1723c <fputs@plt+0x6198>
   6addc:	ldr	r3, [r8, #16]
   6ade0:	add	fp, r3, fp
   6ade4:	ldr	r3, [fp, #12]
   6ade8:	ldr	r2, [r3]
   6adec:	ldr	r3, [sp, #20]
   6adf0:	cmp	r2, r3
   6adf4:	beq	6ae0c <fputs@plt+0x59d68>
   6adf8:	mov	r1, r7
   6adfc:	mov	r0, r8
   6ae00:	bl	1ffbc <fputs@plt+0xef18>
   6ae04:	mov	r3, #17
   6ae08:	str	r3, [r4, #12]
   6ae0c:	cmp	sl, #0
   6ae10:	beq	6ae1c <fputs@plt+0x59d78>
   6ae14:	mov	r0, r9
   6ae18:	bl	43a28 <fputs@plt+0x32984>
   6ae1c:	add	r7, r7, #1
   6ae20:	ldr	r3, [r8, #20]
   6ae24:	cmp	r7, r3
   6ae28:	bge	6acf0 <fputs@plt+0x59c4c>
   6ae2c:	ldr	r3, [r8, #16]
   6ae30:	lsl	fp, r7, #4
   6ae34:	add	r3, r3, fp
   6ae38:	ldr	r9, [r3, #4]
   6ae3c:	cmp	r9, #0
   6ae40:	beq	6ae1c <fputs@plt+0x59d78>
   6ae44:	ldrb	r1, [r9, #8]
   6ae48:	cmp	r1, #0
   6ae4c:	bne	6adc8 <fputs@plt+0x59d24>
   6ae50:	mov	r0, r9
   6ae54:	bl	3dcd4 <fputs@plt+0x2cc30>
   6ae58:	movw	r3, #3082	; 0xc0a
   6ae5c:	mov	r1, r0
   6ae60:	cmp	r0, r3
   6ae64:	cmpne	r0, #7
   6ae68:	bne	6ae74 <fputs@plt+0x59dd0>
   6ae6c:	mov	r0, r8
   6ae70:	bl	179f4 <fputs@plt+0x6950>
   6ae74:	cmp	r1, #0
   6ae78:	bne	6acf0 <fputs@plt+0x59c4c>
   6ae7c:	mov	sl, #1
   6ae80:	b	6adcc <fputs@plt+0x59d28>
   6ae84:	ldr	r0, [r4, #8]
   6ae88:	cmp	r0, #0
   6ae8c:	beq	6ad20 <fputs@plt+0x59c7c>
   6ae90:	ldrb	r3, [r4, #453]	; 0x1c5
   6ae94:	cmp	r3, #0
   6ae98:	beq	6ad20 <fputs@plt+0x59c7c>
   6ae9c:	cmp	r3, #2
   6aea0:	bne	6aef0 <fputs@plt+0x59e4c>
   6aea4:	mov	r1, #4
   6aea8:	mov	r9, #12
   6aeac:	bl	1dad8 <fputs@plt+0xca34>
   6aeb0:	mov	r3, #8
   6aeb4:	ldr	sl, [pc, #132]	; 6af40 <fputs@plt+0x59e9c>
   6aeb8:	mov	r8, #0
   6aebc:	sub	r9, r9, r3
   6aec0:	mov	fp, r8
   6aec4:	add	sl, sl, r3, lsl #2
   6aec8:	cmp	r8, r9
   6aecc:	ldr	r0, [r4, #8]
   6aed0:	beq	6ad20 <fputs@plt+0x59c7c>
   6aed4:	mov	r1, r8
   6aed8:	mov	r2, #0
   6aedc:	str	fp, [sp]
   6aee0:	ldr	r3, [sl], #4
   6aee4:	add	r8, r8, #1
   6aee8:	bl	25b1c <fputs@plt+0x14a78>
   6aeec:	b	6aec8 <fputs@plt+0x59e24>
   6aef0:	mov	r1, #8
   6aef4:	mov	r9, #8
   6aef8:	bl	1dad8 <fputs@plt+0xca34>
   6aefc:	mov	r3, r7
   6af00:	b	6aeb4 <fputs@plt+0x59e10>
   6af04:	ldr	r3, [sp, #68]	; 0x44
   6af08:	str	r0, [r3]
   6af0c:	b	6ad88 <fputs@plt+0x59ce4>
   6af10:	mov	r1, r7
   6af14:	mov	r0, r5
   6af18:	bl	1be98 <fputs@plt+0xadf4>
   6af1c:	ldr	r1, [r4, #532]	; 0x214
   6af20:	cmp	r1, #0
   6af24:	ldrne	r3, [r1, #4]
   6af28:	strne	r3, [r4, #532]	; 0x214
   6af2c:	bne	6ada8 <fputs@plt+0x59d04>
   6af30:	b	6abe4 <fputs@plt+0x59b40>
   6af34:	andeq	r7, r7, r1, ror ip
   6af38:	andeq	r7, r7, pc, lsl #25
   6af3c:	andeq	r4, r7, r6, lsr pc
   6af40:			; <UNDEFINED> instruction: 0x000748bc
   6af44:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6af48:	mov	r8, r3
   6af4c:	mov	r3, #0
   6af50:	mov	r6, r1
   6af54:	mov	r5, r0
   6af58:	mov	r7, r2
   6af5c:	ldr	r9, [sp, #48]	; 0x30
   6af60:	ldr	r4, [sp, #52]	; 0x34
   6af64:	ldr	sl, [sp, #56]	; 0x38
   6af68:	str	r3, [r4]
   6af6c:	bl	2ece4 <fputs@plt+0x1dc40>
   6af70:	cmp	r6, #0
   6af74:	cmpne	r0, #0
   6af78:	bne	6af8c <fputs@plt+0x59ee8>
   6af7c:	ldr	r0, [pc, #104]	; 6afec <fputs@plt+0x59f48>
   6af80:	add	sp, sp, #16
   6af84:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6af88:	b	2bcb8 <fputs@plt+0x1ac14>
   6af8c:	mov	r0, r5
   6af90:	bl	13e3c <fputs@plt+0x2d98>
   6af94:	mov	r3, r8
   6af98:	mov	r2, r7
   6af9c:	str	r9, [sp]
   6afa0:	mov	r1, r6
   6afa4:	stmib	sp, {r4, sl}
   6afa8:	bl	6ab54 <fputs@plt+0x59ab0>
   6afac:	cmp	r0, #17
   6afb0:	bne	6afe4 <fputs@plt+0x59f40>
   6afb4:	ldr	r0, [r4]
   6afb8:	bl	45e54 <fputs@plt+0x34db0>
   6afbc:	mov	r3, r8
   6afc0:	mov	r2, r7
   6afc4:	str	r9, [sp, #48]	; 0x30
   6afc8:	mov	r1, r6
   6afcc:	mov	r0, r5
   6afd0:	str	r4, [sp, #52]	; 0x34
   6afd4:	str	sl, [sp, #56]	; 0x38
   6afd8:	add	sp, sp, #16
   6afdc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6afe0:	b	6ab54 <fputs@plt+0x59ab0>
   6afe4:	add	sp, sp, #16
   6afe8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6afec:	andeq	sl, r1, r9, ror #29
   6aff0:	push	{r0, r1, r2, r3, r4, lr}
   6aff4:	ldr	ip, [sp, #24]
   6aff8:	stmib	sp, {r3, ip}
   6affc:	mov	r3, #0
   6b000:	str	r3, [sp]
   6b004:	bl	6af44 <fputs@plt+0x59ea0>
   6b008:	add	sp, sp, #20
   6b00c:	pop	{pc}		; (ldr pc, [sp], #4)
   6b010:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6b014:	mov	r6, r2
   6b018:	ldr	r5, [r0]
   6b01c:	ldr	r8, [r0, #8]
   6b020:	ldr	sl, [r5, #16]
   6b024:	add	r3, sl, r8, lsl #4
   6b028:	ldr	r2, [r3, #12]
   6b02c:	ldrh	r3, [r2, #78]	; 0x4e
   6b030:	bic	r3, r3, #4
   6b034:	strh	r3, [r2, #78]	; 0x4e
   6b038:	ldrb	r3, [r5, #69]	; 0x45
   6b03c:	cmp	r3, #0
   6b040:	beq	6b060 <fputs@plt+0x59fbc>
   6b044:	mov	r2, #0
   6b048:	ldr	r1, [r6]
   6b04c:	mov	r4, #1
   6b050:	bl	36688 <fputs@plt+0x255e4>
   6b054:	mov	r0, r4
   6b058:	add	sp, sp, #16
   6b05c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6b060:	cmp	r6, #0
   6b064:	bne	6b070 <fputs@plt+0x59fcc>
   6b068:	mov	r4, #0
   6b06c:	b	6b054 <fputs@plt+0x59fb0>
   6b070:	ldr	r4, [r6, #4]
   6b074:	cmp	r4, #0
   6b078:	moveq	r2, r4
   6b07c:	ldreq	r1, [r6]
   6b080:	beq	6b1a4 <fputs@plt+0x5a100>
   6b084:	mov	r7, r0
   6b088:	mov	r2, #7
   6b08c:	ldr	r9, [r6, #8]
   6b090:	ldr	r1, [pc, #276]	; 6b1ac <fputs@plt+0x5a108>
   6b094:	mov	r0, r9
   6b098:	bl	23104 <fputs@plt+0x12060>
   6b09c:	subs	r4, r0, #0
   6b0a0:	bne	6b140 <fputs@plt+0x5a09c>
   6b0a4:	strb	r8, [r5, #148]	; 0x94
   6b0a8:	ldr	r0, [r6, #4]
   6b0ac:	bl	12f8c <fputs@plt+0x1ee8>
   6b0b0:	add	r3, sp, #12
   6b0b4:	mvn	r2, #0
   6b0b8:	str	r0, [r5, #144]	; 0x90
   6b0bc:	mov	r0, r5
   6b0c0:	strb	r4, [r5, #150]	; 0x96
   6b0c4:	str	r4, [sp]
   6b0c8:	ldr	r1, [r6, #8]
   6b0cc:	bl	6aff0 <fputs@plt+0x59f4c>
   6b0d0:	ldr	r3, [r5, #52]	; 0x34
   6b0d4:	strb	r4, [r5, #148]	; 0x94
   6b0d8:	cmp	r3, #0
   6b0dc:	beq	6b100 <fputs@plt+0x5a05c>
   6b0e0:	ldrb	r2, [r5, #150]	; 0x96
   6b0e4:	cmp	r2, #0
   6b0e8:	bne	6b100 <fputs@plt+0x5a05c>
   6b0ec:	cmp	r3, #7
   6b0f0:	str	r3, [r7, #12]
   6b0f4:	bne	6b10c <fputs@plt+0x5a068>
   6b0f8:	mov	r0, r5
   6b0fc:	bl	179f4 <fputs@plt+0x6950>
   6b100:	ldr	r0, [sp, #12]
   6b104:	bl	45e54 <fputs@plt+0x34db0>
   6b108:	b	6b054 <fputs@plt+0x59fb0>
   6b10c:	cmp	r3, #9
   6b110:	beq	6b100 <fputs@plt+0x5a05c>
   6b114:	uxtb	r3, r3
   6b118:	cmp	r3, #6
   6b11c:	beq	6b100 <fputs@plt+0x5a05c>
   6b120:	ldr	r6, [r6]
   6b124:	mov	r0, r5
   6b128:	bl	46e80 <fputs@plt+0x35ddc>
   6b12c:	mov	r2, r0
   6b130:	mov	r0, r7
   6b134:	mov	r1, r6
   6b138:	bl	36688 <fputs@plt+0x255e4>
   6b13c:	b	6b100 <fputs@plt+0x5a05c>
   6b140:	ldr	r1, [r6]
   6b144:	cmp	r1, #0
   6b148:	beq	6b160 <fputs@plt+0x5a0bc>
   6b14c:	cmp	r9, #0
   6b150:	beq	6b170 <fputs@plt+0x5a0cc>
   6b154:	ldrb	r3, [r9]
   6b158:	cmp	r3, #0
   6b15c:	beq	6b170 <fputs@plt+0x5a0cc>
   6b160:	mov	r2, #0
   6b164:	mov	r0, r7
   6b168:	bl	36688 <fputs@plt+0x255e4>
   6b16c:	b	6b068 <fputs@plt+0x59fc4>
   6b170:	mov	r0, r5
   6b174:	ldr	r2, [sl, r8, lsl #4]
   6b178:	bl	14ab8 <fputs@plt+0x3a14>
   6b17c:	subs	r1, r0, #0
   6b180:	beq	6b068 <fputs@plt+0x59fc4>
   6b184:	add	r1, r1, #44	; 0x2c
   6b188:	ldr	r0, [r6, #4]
   6b18c:	bl	12e40 <fputs@plt+0x1d9c>
   6b190:	subs	r4, r0, #0
   6b194:	bne	6b068 <fputs@plt+0x59fc4>
   6b198:	ldr	r2, [pc, #16]	; 6b1b0 <fputs@plt+0x5a10c>
   6b19c:	mov	r0, r7
   6b1a0:	ldr	r1, [r6]
   6b1a4:	bl	36688 <fputs@plt+0x255e4>
   6b1a8:	b	6b054 <fputs@plt+0x59fb0>
   6b1ac:	andeq	r7, r7, r2, lsr #25
   6b1b0:	andeq	r7, r7, sl, lsr #25
   6b1b4:	push	{r0, r1, r2, r3, r4, lr}
   6b1b8:	ldr	ip, [sp, #24]
   6b1bc:	stmib	sp, {r3, ip}
   6b1c0:	mov	r3, #0
   6b1c4:	str	r3, [sp]
   6b1c8:	mov	r3, #1
   6b1cc:	bl	6af44 <fputs@plt+0x59ea0>
   6b1d0:	add	sp, sp, #20
   6b1d4:	pop	{pc}		; (ldr pc, [sp], #4)
   6b1d8:	push	{r4, r5, r6, r7, r8, r9, lr}
   6b1dc:	sub	sp, sp, #28
   6b1e0:	mov	r8, r3
   6b1e4:	mov	r3, #0
   6b1e8:	mov	r4, r1
   6b1ec:	mov	r5, r0
   6b1f0:	mov	r9, r2
   6b1f4:	ldr	r7, [sp, #56]	; 0x38
   6b1f8:	str	r3, [sp, #20]
   6b1fc:	ldr	r6, [sp, #60]	; 0x3c
   6b200:	str	r3, [r7]
   6b204:	bl	2ece4 <fputs@plt+0x1dc40>
   6b208:	clz	r0, r0
   6b20c:	cmp	r4, #0
   6b210:	lsr	r0, r0, #5
   6b214:	moveq	r0, #1
   6b218:	cmp	r0, #0
   6b21c:	beq	6b230 <fputs@plt+0x5a18c>
   6b220:	ldr	r0, [pc, #244]	; 6b31c <fputs@plt+0x5a278>
   6b224:	bl	2bcb8 <fputs@plt+0x1ac14>
   6b228:	add	sp, sp, #28
   6b22c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6b230:	cmp	r9, #0
   6b234:	movlt	r0, r9
   6b238:	blt	6b268 <fputs@plt+0x5a1c4>
   6b23c:	add	r2, r4, #1
   6b240:	b	6b248 <fputs@plt+0x5a1a4>
   6b244:	add	r0, r0, #2
   6b248:	cmp	r0, r9
   6b24c:	bge	6b268 <fputs@plt+0x5a1c4>
   6b250:	ldrb	r3, [r4, r0]
   6b254:	cmp	r3, #0
   6b258:	bne	6b244 <fputs@plt+0x5a1a0>
   6b25c:	ldrb	r3, [r2, r0]
   6b260:	cmp	r3, #0
   6b264:	bne	6b244 <fputs@plt+0x5a1a0>
   6b268:	mov	r2, r0
   6b26c:	mov	r1, r4
   6b270:	mov	r0, r5
   6b274:	bl	26168 <fputs@plt+0x150c4>
   6b278:	subs	r9, r0, #0
   6b27c:	moveq	r7, r9
   6b280:	beq	6b2b0 <fputs@plt+0x5a20c>
   6b284:	add	r3, sp, #20
   6b288:	mvn	r2, #0
   6b28c:	str	r7, [sp, #4]
   6b290:	mov	r1, r9
   6b294:	mov	r0, r5
   6b298:	str	r3, [sp, #8]
   6b29c:	mov	r3, #0
   6b2a0:	str	r3, [sp]
   6b2a4:	mov	r3, r8
   6b2a8:	bl	6af44 <fputs@plt+0x59ea0>
   6b2ac:	mov	r7, r0
   6b2b0:	ldr	r1, [sp, #20]
   6b2b4:	cmp	r6, #0
   6b2b8:	cmpne	r1, #0
   6b2bc:	beq	6b2dc <fputs@plt+0x5a238>
   6b2c0:	sub	r1, r1, r9
   6b2c4:	mov	r0, r9
   6b2c8:	bl	12204 <fputs@plt+0x1160>
   6b2cc:	mov	r2, #0
   6b2d0:	cmp	r0, r2
   6b2d4:	bgt	6b2f8 <fputs@plt+0x5a254>
   6b2d8:	str	r4, [r6]
   6b2dc:	mov	r1, r9
   6b2e0:	mov	r0, r5
   6b2e4:	bl	1b744 <fputs@plt+0xa6a0>
   6b2e8:	mov	r1, r7
   6b2ec:	mov	r0, r5
   6b2f0:	bl	1becc <fputs@plt+0xae28>
   6b2f4:	b	6b228 <fputs@plt+0x5a184>
   6b2f8:	ldrb	r3, [r4]
   6b2fc:	add	r2, r2, #1
   6b300:	ldrb	r1, [r4, #1]
   6b304:	add	r3, r3, r1, lsl #8
   6b308:	sub	r3, r3, #55296	; 0xd800
   6b30c:	cmp	r3, #2048	; 0x800
   6b310:	addcs	r4, r4, #2
   6b314:	addcc	r4, r4, #4
   6b318:	b	6b2d0 <fputs@plt+0x5a22c>
   6b31c:	andeq	sl, r1, r8, asr pc
   6b320:	push	{r0, r1, r2, lr}
   6b324:	ldr	ip, [sp, #16]
   6b328:	stm	sp, {r3, ip}
   6b32c:	mov	r3, #0
   6b330:	bl	6b1d8 <fputs@plt+0x5a134>
   6b334:	add	sp, sp, #12
   6b338:	pop	{pc}		; (ldr pc, [sp], #4)
   6b33c:	push	{r0, r1, r2, lr}
   6b340:	ldr	ip, [sp, #16]
   6b344:	stm	sp, {r3, ip}
   6b348:	mov	r3, #1
   6b34c:	bl	6b1d8 <fputs@plt+0x5a134>
   6b350:	add	sp, sp, #12
   6b354:	pop	{pc}		; (ldr pc, [sp], #4)
   6b358:	push	{r1, r2, r3}
   6b35c:	mov	r3, #0
   6b360:	push	{r4, r5, r6, r7, r8, lr}
   6b364:	sub	sp, sp, #116	; 0x74
   6b368:	ldr	r8, [r0, #68]	; 0x44
   6b36c:	str	r3, [sp, #8]
   6b370:	cmp	r8, r3
   6b374:	bne	6b410 <fputs@plt+0x5a36c>
   6b378:	ldr	r6, [r0]
   6b37c:	add	r2, sp, #144	; 0x90
   6b380:	mov	r4, r0
   6b384:	ldr	r1, [sp, #140]	; 0x8c
   6b388:	str	r2, [sp, #4]
   6b38c:	mov	r0, r6
   6b390:	bl	2ed40 <fputs@plt+0x1dc9c>
   6b394:	subs	r7, r0, #0
   6b398:	beq	6b410 <fputs@plt+0x5a36c>
   6b39c:	ldrb	r3, [r4, #18]
   6b3a0:	add	r5, r4, #444	; 0x1bc
   6b3a4:	mov	r2, #100	; 0x64
   6b3a8:	mov	r1, r5
   6b3ac:	add	r0, sp, #12
   6b3b0:	add	r3, r3, #1
   6b3b4:	strb	r3, [r4, #18]
   6b3b8:	bl	10f18 <memcpy@plt>
   6b3bc:	mov	r2, #100	; 0x64
   6b3c0:	mov	r1, r8
   6b3c4:	mov	r0, r5
   6b3c8:	bl	10e88 <memset@plt>
   6b3cc:	add	r2, sp, #8
   6b3d0:	mov	r1, r7
   6b3d4:	mov	r0, r4
   6b3d8:	bl	6a854 <fputs@plt+0x597b0>
   6b3dc:	mov	r0, r6
   6b3e0:	ldr	r1, [sp, #8]
   6b3e4:	bl	1b744 <fputs@plt+0xa6a0>
   6b3e8:	mov	r1, r7
   6b3ec:	mov	r0, r6
   6b3f0:	bl	1b744 <fputs@plt+0xa6a0>
   6b3f4:	mov	r2, #100	; 0x64
   6b3f8:	add	r1, sp, #12
   6b3fc:	mov	r0, r5
   6b400:	bl	10f18 <memcpy@plt>
   6b404:	ldrb	r3, [r4, #18]
   6b408:	sub	r3, r3, #1
   6b40c:	strb	r3, [r4, #18]
   6b410:	add	sp, sp, #116	; 0x74
   6b414:	pop	{r4, r5, r6, r7, r8, lr}
   6b418:	add	sp, sp, #12
   6b41c:	bx	lr
   6b420:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6b424:	mov	r8, r3
   6b428:	sub	sp, sp, #32
   6b42c:	mov	r5, r0
   6b430:	mov	r7, r2
   6b434:	mov	r4, #1
   6b438:	ldr	r3, [r0]
   6b43c:	ldr	r9, [pc, #96]	; 6b4a4 <fputs@plt+0x5a400>
   6b440:	ldr	sl, [pc, #96]	; 6b4a8 <fputs@plt+0x5a404>
   6b444:	ldr	r3, [r3, #16]
   6b448:	ldr	r6, [r3, r1, lsl #4]
   6b44c:	mov	r3, r4
   6b450:	mov	r2, r9
   6b454:	add	r1, sp, #8
   6b458:	mov	r0, #24
   6b45c:	bl	29454 <fputs@plt+0x183b0>
   6b460:	mov	r2, r6
   6b464:	add	r1, sp, #8
   6b468:	ldr	r0, [r5]
   6b46c:	bl	14a3c <fputs@plt+0x3998>
   6b470:	cmp	r0, #0
   6b474:	beq	6b490 <fputs@plt+0x5a3ec>
   6b478:	add	r3, sp, #8
   6b47c:	mov	r2, r6
   6b480:	stm	sp, {r7, r8}
   6b484:	mov	r1, sl
   6b488:	mov	r0, r5
   6b48c:	bl	6b358 <fputs@plt+0x5a2b4>
   6b490:	add	r4, r4, #1
   6b494:	cmp	r4, #5
   6b498:	bne	6b44c <fputs@plt+0x5a3a8>
   6b49c:	add	sp, sp, #32
   6b4a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6b4a4:			; <UNDEFINED> instruction: 0x00077cbb
   6b4a8:	andeq	r7, r7, r9, asr #25
   6b4ac:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6b4b0:	mov	r4, r1
   6b4b4:	mov	r5, r0
   6b4b8:	ldr	r9, [r0]
   6b4bc:	ldr	r1, [r1, #20]
   6b4c0:	ldr	r7, [pc, #208]	; 6b598 <fputs@plt+0x5a4f4>
   6b4c4:	mov	r0, r9
   6b4c8:	bl	19670 <fputs@plt+0x85cc>
   6b4cc:	mov	r6, r0
   6b4d0:	ldr	r1, [r4, #4]
   6b4d4:	ldr	r0, [r4, #24]
   6b4d8:	add	r0, r0, #8
   6b4dc:	bl	131d8 <fputs@plt+0x2134>
   6b4e0:	ldr	r3, [r9, #16]
   6b4e4:	cmp	r6, #1
   6b4e8:	movne	r1, #16
   6b4ec:	moveq	r1, #14
   6b4f0:	ldr	r2, [r4]
   6b4f4:	ldr	r8, [r3, r6, lsl #4]
   6b4f8:	ldr	r3, [pc, #156]	; 6b59c <fputs@plt+0x5a4f8>
   6b4fc:	str	r8, [sp]
   6b500:	moveq	r7, r3
   6b504:	ldr	r3, [r0]
   6b508:	mov	r0, r5
   6b50c:	bl	2f298 <fputs@plt+0x1e1f4>
   6b510:	subs	r3, r0, #0
   6b514:	bne	6b590 <fputs@plt+0x5a4ec>
   6b518:	mov	r2, r7
   6b51c:	mov	r1, #9
   6b520:	str	r8, [sp]
   6b524:	mov	r0, r5
   6b528:	bl	2f298 <fputs@plt+0x1e1f4>
   6b52c:	subs	r8, r0, #0
   6b530:	bne	6b590 <fputs@plt+0x5a4ec>
   6b534:	mov	r0, r5
   6b538:	bl	265dc <fputs@plt+0x15538>
   6b53c:	subs	sl, r0, #0
   6b540:	beq	6b590 <fputs@plt+0x5a4ec>
   6b544:	ldr	r3, [r4]
   6b548:	mov	r0, r5
   6b54c:	ldr	r2, [r9, #16]
   6b550:	ldr	r1, [pc, #72]	; 6b5a0 <fputs@plt+0x5a4fc>
   6b554:	str	r3, [sp]
   6b558:	mov	r3, r7
   6b55c:	ldr	r2, [r2, r6, lsl #4]
   6b560:	bl	6b358 <fputs@plt+0x5a2b4>
   6b564:	mov	r1, r6
   6b568:	mov	r0, r5
   6b56c:	bl	26c8c <fputs@plt+0x15be8>
   6b570:	ldr	r3, [r4]
   6b574:	mov	r2, r6
   6b578:	mov	r1, #127	; 0x7f
   6b57c:	mov	r0, sl
   6b580:	str	r8, [sp]
   6b584:	stmib	sp, {r3, r8}
   6b588:	mov	r3, r8
   6b58c:	bl	2666c <fputs@plt+0x155c8>
   6b590:	add	sp, sp, #16
   6b594:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6b598:	andeq	r6, r7, r5, asr #10
   6b59c:	andeq	r6, r7, r2, lsr r5
   6b5a0:	andeq	r7, r7, r7, ror #25
   6b5a4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   6b5a8:	mov	r6, r2
   6b5ac:	mov	r4, r0
   6b5b0:	mov	r7, r1
   6b5b4:	bl	265dc <fputs@plt+0x15538>
   6b5b8:	mov	r8, r0
   6b5bc:	mov	r0, r4
   6b5c0:	bl	149d0 <fputs@plt+0x392c>
   6b5c4:	mov	r5, r0
   6b5c8:	mov	r3, r0
   6b5cc:	str	r6, [sp]
   6b5d0:	mov	r2, r7
   6b5d4:	mov	r1, #118	; 0x76
   6b5d8:	mov	r0, r8
   6b5dc:	bl	2654c <fputs@plt+0x154a8>
   6b5e0:	mov	r0, r4
   6b5e4:	bl	14fd4 <fputs@plt+0x3f30>
   6b5e8:	ldr	r3, [r4]
   6b5ec:	cmp	r6, #1
   6b5f0:	ldr	r1, [pc, #52]	; 6b62c <fputs@plt+0x5a588>
   6b5f4:	ldr	r3, [r3, #16]
   6b5f8:	ldr	r2, [r3, r6, lsl #4]
   6b5fc:	str	r7, [sp]
   6b600:	ldr	r3, [pc, #40]	; 6b630 <fputs@plt+0x5a58c>
   6b604:	moveq	r3, r1
   6b608:	str	r5, [sp, #4]
   6b60c:	ldr	r1, [pc, #32]	; 6b634 <fputs@plt+0x5a590>
   6b610:	str	r5, [sp, #8]
   6b614:	bl	6b358 <fputs@plt+0x5a2b4>
   6b618:	mov	r1, r5
   6b61c:	mov	r0, r4
   6b620:	add	sp, sp, #16
   6b624:	pop	{r4, r5, r6, r7, r8, lr}
   6b628:	b	19530 <fputs@plt+0x848c>
   6b62c:	andeq	r6, r7, r2, lsr r5
   6b630:	andeq	r6, r7, r5, asr #10
   6b634:	andeq	r7, r7, sl, lsl sp
   6b638:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b63c:	mov	r6, r3
   6b640:	sub	sp, sp, #36	; 0x24
   6b644:	ldr	r8, [r0]
   6b648:	str	r1, [sp, #16]
   6b64c:	ldrb	r3, [r8, #69]	; 0x45
   6b650:	cmp	r3, #0
   6b654:	bne	6b6c0 <fputs@plt+0x5a61c>
   6b658:	mov	r4, r0
   6b65c:	mov	r7, r2
   6b660:	bl	5c738 <fputs@plt+0x4b694>
   6b664:	cmp	r0, #0
   6b668:	bne	6b6c0 <fputs@plt+0x5a61c>
   6b66c:	cmp	r6, #0
   6b670:	mov	r1, r7
   6b674:	ldrbne	r3, [r8, #73]	; 0x49
   6b678:	mov	r0, r4
   6b67c:	addne	r3, r3, #1
   6b680:	strbne	r3, [r8, #73]	; 0x49
   6b684:	ldr	r3, [sp, #16]
   6b688:	add	r2, r3, #8
   6b68c:	bl	5ce2c <fputs@plt+0x4bd88>
   6b690:	cmp	r6, #0
   6b694:	mov	r5, r0
   6b698:	beq	6b9b0 <fputs@plt+0x5a90c>
   6b69c:	ldrb	r3, [r8, #73]	; 0x49
   6b6a0:	cmp	r0, #0
   6b6a4:	sub	r3, r3, #1
   6b6a8:	strb	r3, [r8, #73]	; 0x49
   6b6ac:	bne	6b9b8 <fputs@plt+0x5a914>
   6b6b0:	ldr	r3, [sp, #16]
   6b6b4:	mov	r0, r4
   6b6b8:	ldr	r1, [r3, #12]
   6b6bc:	bl	48fe8 <fputs@plt+0x37f44>
   6b6c0:	ldr	r1, [sp, #16]
   6b6c4:	mov	r0, r8
   6b6c8:	add	sp, sp, #36	; 0x24
   6b6cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b6d0:	b	1fdc0 <fputs@plt+0xed1c>
   6b6d4:	mov	r1, r5
   6b6d8:	mov	r0, r4
   6b6dc:	bl	463a4 <fputs@plt+0x35300>
   6b6e0:	cmp	r0, #0
   6b6e4:	beq	6b9d4 <fputs@plt+0x5a930>
   6b6e8:	b	6b6c0 <fputs@plt+0x5a61c>
   6b6ec:	ldrb	r3, [r5, #42]	; 0x2a
   6b6f0:	tst	r3, #16
   6b6f4:	beq	6b714 <fputs@plt+0x5a670>
   6b6f8:	mov	r0, r8
   6b6fc:	ldr	r1, [r5, #56]	; 0x38
   6b700:	bl	196b4 <fputs@plt+0x8610>
   6b704:	ldr	r3, [r0, #4]
   6b708:	mov	r1, #30
   6b70c:	ldr	r3, [r3, #4]
   6b710:	b	6ba28 <fputs@plt+0x5a984>
   6b714:	cmp	r6, #1
   6b718:	mov	r3, r7
   6b71c:	moveq	r1, #13
   6b720:	movne	r1, #11
   6b724:	b	6ba28 <fputs@plt+0x5a984>
   6b728:	cmp	r3, #0
   6b72c:	beq	6bab4 <fputs@plt+0x5aa10>
   6b730:	ldr	r1, [pc, #1160]	; 6bbc0 <fputs@plt+0x5ab1c>
   6b734:	mov	r2, r9
   6b738:	mov	r0, r4
   6b73c:	bl	2f1dc <fputs@plt+0x1e138>
   6b740:	b	6b6c0 <fputs@plt+0x5a61c>
   6b744:	ldrb	r2, [r3, #24]
   6b748:	cmp	r2, #0
   6b74c:	bne	6b98c <fputs@plt+0x5a8e8>
   6b750:	ldr	r2, [sl, #24]
   6b754:	tst	r2, #16777216	; 0x1000000
   6b758:	bne	6b98c <fputs@plt+0x5a8e8>
   6b75c:	ldr	r3, [r3, #4]
   6b760:	cmp	r3, #0
   6b764:	bne	6b744 <fputs@plt+0x5a6a0>
   6b768:	ldr	r9, [r4]
   6b76c:	mov	r0, r4
   6b770:	ldr	fp, [r9, #16]
   6b774:	bl	265dc <fputs@plt+0x15538>
   6b778:	mov	sl, r0
   6b77c:	mov	r2, r6
   6b780:	mov	r1, #1
   6b784:	mov	r0, r4
   6b788:	bl	48fa8 <fputs@plt+0x37f04>
   6b78c:	ldrb	r3, [r5, #42]	; 0x2a
   6b790:	tst	r3, #16
   6b794:	beq	6b7a4 <fputs@plt+0x5a700>
   6b798:	mov	r1, #149	; 0x95
   6b79c:	mov	r0, sl
   6b7a0:	bl	265c0 <fputs@plt+0x1551c>
   6b7a4:	mov	r1, r5
   6b7a8:	mov	r0, r4
   6b7ac:	bl	15624 <fputs@plt+0x4580>
   6b7b0:	mov	r3, r0
   6b7b4:	cmp	r3, #0
   6b7b8:	bne	6b8ac <fputs@plt+0x5a808>
   6b7bc:	ldrb	r3, [r5, #42]	; 0x2a
   6b7c0:	tst	r3, #8
   6b7c4:	beq	6b7dc <fputs@plt+0x5a738>
   6b7c8:	ldr	r1, [pc, #1012]	; 6bbc4 <fputs@plt+0x5ab20>
   6b7cc:	mov	r0, r4
   6b7d0:	ldr	r2, [fp, r6, lsl #4]
   6b7d4:	ldr	r3, [r5]
   6b7d8:	bl	6b358 <fputs@plt+0x5a2b4>
   6b7dc:	ldr	r3, [r5]
   6b7e0:	mov	r0, r4
   6b7e4:	ldr	r1, [pc, #988]	; 6bbc8 <fputs@plt+0x5ab24>
   6b7e8:	str	r3, [sp]
   6b7ec:	ldr	r2, [fp, r6, lsl #4]
   6b7f0:	ldr	r3, [sp, #24]
   6b7f4:	bl	6b358 <fputs@plt+0x5a2b4>
   6b7f8:	cmp	r7, #0
   6b7fc:	bne	6b950 <fputs@plt+0x5a8ac>
   6b800:	ldrb	r3, [r5, #42]	; 0x2a
   6b804:	tst	r3, #16
   6b808:	beq	6b8c8 <fputs@plt+0x5a824>
   6b80c:	mov	r3, #0
   6b810:	mov	r1, #151	; 0x97
   6b814:	mov	r0, sl
   6b818:	str	r3, [sp, #8]
   6b81c:	ldr	r2, [r5]
   6b820:	str	r3, [sp]
   6b824:	str	r2, [sp, #4]
   6b828:	mov	r2, r6
   6b82c:	bl	2666c <fputs@plt+0x155c8>
   6b830:	mov	r7, #0
   6b834:	mov	r2, r6
   6b838:	mov	r1, #125	; 0x7d
   6b83c:	mov	r0, sl
   6b840:	str	r7, [sp, #8]
   6b844:	ldr	r3, [r5]
   6b848:	str	r7, [sp]
   6b84c:	str	r3, [sp, #4]
   6b850:	mov	r3, r7
   6b854:	bl	2666c <fputs@plt+0x155c8>
   6b858:	mov	r0, r4
   6b85c:	mov	r1, r6
   6b860:	bl	26c8c <fputs@plt+0x15be8>
   6b864:	ldr	r3, [r9, #16]
   6b868:	ldr	r2, [sp, #20]
   6b86c:	add	r3, r3, r2
   6b870:	ldr	r3, [r3, #12]
   6b874:	ldrh	r2, [r3, #78]	; 0x4e
   6b878:	tst	r2, #2
   6b87c:	ldrne	r4, [r3, #16]
   6b880:	beq	6b6c0 <fputs@plt+0x5a61c>
   6b884:	cmp	r4, #0
   6b888:	bne	6b960 <fputs@plt+0x5a8bc>
   6b88c:	ldr	r3, [r9, #16]
   6b890:	ldr	r2, [sp, #20]
   6b894:	add	r3, r3, r2
   6b898:	ldr	r2, [r3, #12]
   6b89c:	ldrh	r3, [r2, #78]	; 0x4e
   6b8a0:	bic	r3, r3, #2
   6b8a4:	strh	r3, [r2, #78]	; 0x4e
   6b8a8:	b	6b6c0 <fputs@plt+0x5a61c>
   6b8ac:	mov	r1, r3
   6b8b0:	mov	r0, r4
   6b8b4:	str	r3, [sp, #28]
   6b8b8:	bl	6b4ac <fputs@plt+0x5a408>
   6b8bc:	ldr	r3, [sp, #28]
   6b8c0:	ldr	r3, [r3, #32]
   6b8c4:	b	6b7b4 <fputs@plt+0x5a710>
   6b8c8:	ldr	fp, [r5, #28]
   6b8cc:	clz	r1, r7
   6b8d0:	mov	r3, r7
   6b8d4:	lsr	r1, r1, #5
   6b8d8:	cmp	fp, r7
   6b8dc:	movge	r2, r1
   6b8e0:	orrlt	r2, r1, #1
   6b8e4:	cmp	r2, #0
   6b8e8:	ldr	r2, [r5, #8]
   6b8ec:	movne	r7, fp
   6b8f0:	moveq	r7, #0
   6b8f4:	cmp	r2, #0
   6b8f8:	bne	6b924 <fputs@plt+0x5a880>
   6b8fc:	cmp	r7, #0
   6b900:	beq	6b950 <fputs@plt+0x5a8ac>
   6b904:	ldr	r0, [r4]
   6b908:	ldr	r1, [r5, #64]	; 0x40
   6b90c:	bl	19670 <fputs@plt+0x85cc>
   6b910:	mov	r2, r0
   6b914:	mov	r1, r7
   6b918:	mov	r0, r4
   6b91c:	bl	6b5a4 <fputs@plt+0x5a500>
   6b920:	b	6b8cc <fputs@plt+0x5a828>
   6b924:	ldr	r0, [r2, #44]	; 0x2c
   6b928:	ldr	r2, [r2, #20]
   6b92c:	cmp	r3, r0
   6b930:	movle	ip, r1
   6b934:	orrgt	ip, r1, #1
   6b938:	cmp	r0, r7
   6b93c:	movle	ip, #0
   6b940:	andgt	ip, ip, #1
   6b944:	cmp	ip, #0
   6b948:	movne	r7, r0
   6b94c:	b	6b8f4 <fputs@plt+0x5a850>
   6b950:	ldrb	r3, [r5, #42]	; 0x2a
   6b954:	tst	r3, #16
   6b958:	beq	6b830 <fputs@plt+0x5a78c>
   6b95c:	b	6b80c <fputs@plt+0x5a768>
   6b960:	ldr	r5, [r4, #8]
   6b964:	ldr	r3, [r5, #12]
   6b968:	cmp	r3, #0
   6b96c:	beq	6b984 <fputs@plt+0x5a8e0>
   6b970:	mov	r1, r5
   6b974:	mov	r0, r9
   6b978:	bl	1f640 <fputs@plt+0xe59c>
   6b97c:	str	r7, [r5, #4]
   6b980:	strh	r7, [r5, #34]	; 0x22
   6b984:	ldr	r4, [r4]
   6b988:	b	6b884 <fputs@plt+0x5a7e0>
   6b98c:	ldr	r0, [r9, #24]
   6b990:	bl	2644c <fputs@plt+0x153a8>
   6b994:	mov	fp, r0
   6b998:	mov	r3, r0
   6b99c:	mov	r2, #1
   6b9a0:	mov	r1, #136	; 0x88
   6b9a4:	mov	r0, r9
   6b9a8:	bl	26ab4 <fputs@plt+0x15a10>
   6b9ac:	b	6bb30 <fputs@plt+0x5aa8c>
   6b9b0:	cmp	r0, #0
   6b9b4:	beq	6b6c0 <fputs@plt+0x5a61c>
   6b9b8:	mov	r0, r8
   6b9bc:	ldr	r1, [r5, #64]	; 0x40
   6b9c0:	bl	19670 <fputs@plt+0x85cc>
   6b9c4:	ldrb	r3, [r5, #42]	; 0x2a
   6b9c8:	mov	r6, r0
   6b9cc:	tst	r3, #16
   6b9d0:	bne	6b6d4 <fputs@plt+0x5a630>
   6b9d4:	ldr	r3, [pc, #496]	; 6bbcc <fputs@plt+0x5ab28>
   6b9d8:	cmp	r6, #1
   6b9dc:	mov	r1, #9
   6b9e0:	mov	r0, r4
   6b9e4:	ldr	r2, [pc, #484]	; 6bbd0 <fputs@plt+0x5ab2c>
   6b9e8:	movne	r2, r3
   6b9ec:	lsl	r3, r6, #4
   6b9f0:	str	r3, [sp, #20]
   6b9f4:	ldr	r3, [r8, #16]
   6b9f8:	str	r2, [sp, #24]
   6b9fc:	ldr	r9, [r3, r6, lsl #4]
   6ba00:	mov	r3, #0
   6ba04:	str	r9, [sp]
   6ba08:	bl	2f298 <fputs@plt+0x1e1f4>
   6ba0c:	subs	r3, r0, #0
   6ba10:	bne	6b6c0 <fputs@plt+0x5a61c>
   6ba14:	cmp	r7, #0
   6ba18:	beq	6b6ec <fputs@plt+0x5a648>
   6ba1c:	cmp	r6, #1
   6ba20:	moveq	r1, #15
   6ba24:	movne	r1, #17
   6ba28:	mov	r0, r4
   6ba2c:	str	r9, [sp]
   6ba30:	ldr	r2, [r5]
   6ba34:	bl	2f298 <fputs@plt+0x1e1f4>
   6ba38:	subs	r3, r0, #0
   6ba3c:	bne	6b6c0 <fputs@plt+0x5a61c>
   6ba40:	mov	r1, #9
   6ba44:	mov	r0, r4
   6ba48:	str	r9, [sp]
   6ba4c:	ldr	r2, [r5]
   6ba50:	bl	2f298 <fputs@plt+0x1e1f4>
   6ba54:	subs	fp, r0, #0
   6ba58:	bne	6b6c0 <fputs@plt+0x5a61c>
   6ba5c:	ldr	r9, [r5]
   6ba60:	mov	r2, #7
   6ba64:	ldr	r1, [pc, #360]	; 6bbd4 <fputs@plt+0x5ab30>
   6ba68:	mov	r0, r9
   6ba6c:	bl	23104 <fputs@plt+0x12060>
   6ba70:	cmp	r0, #0
   6ba74:	bne	6ba98 <fputs@plt+0x5a9f4>
   6ba78:	mov	r2, #11
   6ba7c:	ldr	r1, [pc, #340]	; 6bbd8 <fputs@plt+0x5ab34>
   6ba80:	mov	r0, r9
   6ba84:	bl	23104 <fputs@plt+0x12060>
   6ba88:	cmp	r0, #0
   6ba8c:	movne	r2, r9
   6ba90:	ldrne	r1, [pc, #324]	; 6bbdc <fputs@plt+0x5ab38>
   6ba94:	bne	6b738 <fputs@plt+0x5a694>
   6ba98:	cmp	r7, #0
   6ba9c:	ldr	r3, [r5, #12]
   6baa0:	beq	6b728 <fputs@plt+0x5a684>
   6baa4:	cmp	r3, #0
   6baa8:	moveq	r2, r9
   6baac:	ldreq	r1, [pc, #300]	; 6bbe0 <fputs@plt+0x5ab3c>
   6bab0:	beq	6b738 <fputs@plt+0x5a694>
   6bab4:	mov	r0, r4
   6bab8:	bl	265dc <fputs@plt+0x15538>
   6babc:	cmp	r0, #0
   6bac0:	beq	6b6c0 <fputs@plt+0x5a61c>
   6bac4:	mov	r2, r6
   6bac8:	mov	r1, #1
   6bacc:	mov	r0, r4
   6bad0:	bl	48fa8 <fputs@plt+0x37f04>
   6bad4:	ldr	r2, [pc, #264]	; 6bbe4 <fputs@plt+0x5ab40>
   6bad8:	mov	r1, r6
   6badc:	mov	r0, r4
   6bae0:	ldr	r3, [r5]
   6bae4:	bl	6b420 <fputs@plt+0x5a37c>
   6bae8:	ldr	sl, [r4]
   6baec:	ldr	r3, [sl, #24]
   6baf0:	tst	r3, #524288	; 0x80000
   6baf4:	beq	6b768 <fputs@plt+0x5a6c4>
   6baf8:	ldrb	r3, [r5, #42]	; 0x2a
   6bafc:	tst	r3, #16
   6bb00:	bne	6b768 <fputs@plt+0x5a6c4>
   6bb04:	ldr	r3, [r5, #12]
   6bb08:	cmp	r3, #0
   6bb0c:	bne	6b768 <fputs@plt+0x5a6c4>
   6bb10:	mov	r0, r4
   6bb14:	bl	265dc <fputs@plt+0x15538>
   6bb18:	mov	r9, r0
   6bb1c:	mov	r0, r5
   6bb20:	bl	15454 <fputs@plt+0x43b0>
   6bb24:	cmp	r0, #0
   6bb28:	ldreq	r3, [r5, #16]
   6bb2c:	beq	6b760 <fputs@plt+0x5a6bc>
   6bb30:	mov	r3, #1
   6bb34:	mov	r2, #0
   6bb38:	mov	r0, sl
   6bb3c:	ldr	r1, [sp, #16]
   6bb40:	strb	r3, [r4, #442]	; 0x1ba
   6bb44:	bl	20600 <fputs@plt+0xf55c>
   6bb48:	mov	r1, r0
   6bb4c:	mov	r2, #0
   6bb50:	mov	r0, r4
   6bb54:	bl	60a58 <fputs@plt+0x4f9b4>
   6bb58:	mov	r3, #0
   6bb5c:	strb	r3, [r4, #442]	; 0x1ba
   6bb60:	ldr	sl, [sl, #24]
   6bb64:	ands	sl, sl, #16777216	; 0x1000000
   6bb68:	bne	6bba8 <fputs@plt+0x5ab04>
   6bb6c:	ldr	r3, [r9, #32]
   6bb70:	mov	r2, sl
   6bb74:	mov	r1, #136	; 0x88
   6bb78:	mov	r0, r9
   6bb7c:	add	r3, r3, #2
   6bb80:	bl	26ab4 <fputs@plt+0x15a10>
   6bb84:	mov	r3, #4
   6bb88:	mov	r2, #2
   6bb8c:	movw	r1, #787	; 0x313
   6bb90:	mov	r0, r4
   6bb94:	str	r3, [sp, #4]
   6bb98:	mvn	r3, #1
   6bb9c:	str	r3, [sp]
   6bba0:	mov	r3, sl
   6bba4:	bl	266c8 <fputs@plt+0x15624>
   6bba8:	cmp	fp, #0
   6bbac:	beq	6b768 <fputs@plt+0x5a6c4>
   6bbb0:	mov	r1, fp
   6bbb4:	mov	r0, r9
   6bbb8:	bl	14554 <fputs@plt+0x34b0>
   6bbbc:	b	6b768 <fputs@plt+0x5a6c4>
   6bbc0:	muleq	r7, ip, sp
   6bbc4:	andeq	r7, r7, r0, asr #27
   6bbc8:	andeq	r7, r7, sp, ror #27
   6bbcc:	andeq	r6, r7, r5, asr #10
   6bbd0:	andeq	r6, r7, r2, lsr r5
   6bbd4:	andeq	r5, r7, ip, lsr #4
   6bbd8:	andeq	r7, r7, r2, asr sp
   6bbdc:	andeq	r7, r7, lr, asr sp
   6bbe0:	andeq	r7, r7, sl, ror sp
   6bbe4:			; <UNDEFINED> instruction: 0x00077dbc
   6bbe8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6bbec:	sub	sp, sp, #92	; 0x5c
   6bbf0:	ldr	r6, [r0]
   6bbf4:	str	r3, [sp, #20]
   6bbf8:	mov	r3, #0
   6bbfc:	ldr	sl, [sp, #140]	; 0x8c
   6bc00:	str	r3, [sp, #48]	; 0x30
   6bc04:	str	r3, [sp, #52]	; 0x34
   6bc08:	ldrb	r3, [r6, #69]	; 0x45
   6bc0c:	cmp	r3, #0
   6bc10:	beq	6bc58 <fputs@plt+0x5abb4>
   6bc14:	mov	r8, #0
   6bc18:	str	r8, [sp, #16]
   6bc1c:	mov	r1, sl
   6bc20:	mov	r0, r6
   6bc24:	bl	1f4b0 <fputs@plt+0xe40c>
   6bc28:	mov	r0, r6
   6bc2c:	ldr	r1, [sp, #128]	; 0x80
   6bc30:	bl	1f534 <fputs@plt+0xe490>
   6bc34:	mov	r0, r6
   6bc38:	ldr	r1, [sp, #20]
   6bc3c:	bl	1fdc0 <fputs@plt+0xed1c>
   6bc40:	mov	r0, r6
   6bc44:	mov	r1, r8
   6bc48:	bl	1b744 <fputs@plt+0xa6a0>
   6bc4c:	ldr	r0, [sp, #16]
   6bc50:	add	sp, sp, #92	; 0x5c
   6bc54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bc58:	ldrb	r3, [r0, #454]	; 0x1c6
   6bc5c:	mov	r5, r0
   6bc60:	cmp	r3, #0
   6bc64:	bne	6bc14 <fputs@plt+0x5ab70>
   6bc68:	ldr	r3, [r0, #68]	; 0x44
   6bc6c:	cmp	r3, #0
   6bc70:	bgt	6bc14 <fputs@plt+0x5ab70>
   6bc74:	mov	r7, r1
   6bc78:	mov	r4, r2
   6bc7c:	bl	5c738 <fputs@plt+0x4b694>
   6bc80:	cmp	r0, #0
   6bc84:	bne	6bc14 <fputs@plt+0x5ab70>
   6bc88:	ldr	r3, [sp, #20]
   6bc8c:	cmp	r3, #0
   6bc90:	beq	6bdfc <fputs@plt+0x5ad58>
   6bc94:	add	r3, sp, #48	; 0x30
   6bc98:	mov	r2, r4
   6bc9c:	mov	r1, r7
   6bca0:	mov	r0, r5
   6bca4:	bl	2f3d4 <fputs@plt+0x1e330>
   6bca8:	subs	fp, r0, #0
   6bcac:	blt	6bc14 <fputs@plt+0x5ab70>
   6bcb0:	ldrb	r3, [r6, #149]	; 0x95
   6bcb4:	cmp	r3, #0
   6bcb8:	bne	6bcf8 <fputs@plt+0x5ac54>
   6bcbc:	mov	r0, r5
   6bcc0:	ldr	r1, [sp, #20]
   6bcc4:	bl	5dbd0 <fputs@plt+0x4cb2c>
   6bcc8:	ldr	r2, [r4, #4]
   6bccc:	adds	r3, r0, #0
   6bcd0:	movne	r3, #1
   6bcd4:	cmp	r2, #0
   6bcd8:	movne	r3, #0
   6bcdc:	cmp	r3, #0
   6bce0:	beq	6bcf8 <fputs@plt+0x5ac54>
   6bce4:	ldr	r3, [r6, #16]
   6bce8:	ldr	r2, [r0, #64]	; 0x40
   6bcec:	ldr	r3, [r3, #28]
   6bcf0:	cmp	r2, r3
   6bcf4:	moveq	fp, #1
   6bcf8:	ldr	r3, [r5]
   6bcfc:	cmp	fp, #1
   6bd00:	add	r0, sp, #64	; 0x40
   6bd04:	ldr	r1, [sp, #20]
   6bd08:	ldr	r3, [r3, #16]
   6bd0c:	add	r2, r3, fp, lsl #4
   6bd10:	ldr	r3, [r3, fp, lsl #4]
   6bd14:	str	r5, [sp, #64]	; 0x40
   6bd18:	str	r3, [sp, #76]	; 0x4c
   6bd1c:	ldr	r3, [r2, #12]
   6bd20:	str	r3, [sp, #68]	; 0x44
   6bd24:	ldr	r3, [pc, #2760]	; 6c7f4 <fputs@plt+0x5b750>
   6bd28:	str	r3, [sp, #80]	; 0x50
   6bd2c:	ldr	r3, [sp, #48]	; 0x30
   6bd30:	str	r3, [sp, #84]	; 0x54
   6bd34:	movne	r3, #0
   6bd38:	moveq	r3, #1
   6bd3c:	str	r3, [sp, #72]	; 0x48
   6bd40:	bl	2ffac <fputs@plt+0x1ef08>
   6bd44:	ldr	r3, [sp, #20]
   6bd48:	mov	r1, #0
   6bd4c:	mov	r0, r5
   6bd50:	add	r2, r3, #8
   6bd54:	bl	5ce2c <fputs@plt+0x4bd88>
   6bd58:	subs	r7, r0, #0
   6bd5c:	beq	6bc14 <fputs@plt+0x5ab70>
   6bd60:	cmp	fp, #1
   6bd64:	bne	6bd90 <fputs@plt+0x5acec>
   6bd68:	ldr	r3, [r6, #16]
   6bd6c:	ldr	r2, [r3, #28]
   6bd70:	ldr	r3, [r7, #64]	; 0x40
   6bd74:	cmp	r2, r3
   6bd78:	beq	6bd90 <fputs@plt+0x5acec>
   6bd7c:	ldr	r1, [pc, #2676]	; 6c7f8 <fputs@plt+0x5b754>
   6bd80:	mov	r0, r5
   6bd84:	ldr	r2, [r7]
   6bd88:	bl	2f1dc <fputs@plt+0x1e138>
   6bd8c:	b	6bc14 <fputs@plt+0x5ab70>
   6bd90:	ldrb	r3, [r7, #42]	; 0x2a
   6bd94:	ands	r3, r3, #32
   6bd98:	beq	6be1c <fputs@plt+0x5ad78>
   6bd9c:	ldr	r0, [r7, #8]
   6bda0:	bl	19588 <fputs@plt+0x84e4>
   6bda4:	str	r0, [sp, #24]
   6bda8:	ldr	r9, [r7]
   6bdac:	mov	r2, #7
   6bdb0:	ldr	r1, [pc, #2628]	; 6c7fc <fputs@plt+0x5b758>
   6bdb4:	mov	r0, r9
   6bdb8:	bl	23104 <fputs@plt+0x12060>
   6bdbc:	cmp	r0, #0
   6bdc0:	bne	6be24 <fputs@plt+0x5ad80>
   6bdc4:	ldrb	r8, [r6, #149]	; 0x95
   6bdc8:	cmp	r8, #0
   6bdcc:	bne	6be24 <fputs@plt+0x5ad80>
   6bdd0:	mov	r2, #9
   6bdd4:	ldr	r1, [pc, #2596]	; 6c800 <fputs@plt+0x5b75c>
   6bdd8:	add	r0, r9, #7
   6bddc:	bl	23104 <fputs@plt+0x12060>
   6bde0:	cmp	r0, #0
   6bde4:	beq	6be24 <fputs@plt+0x5ad80>
   6bde8:	mov	r2, r9
   6bdec:	ldr	r1, [pc, #2576]	; 6c804 <fputs@plt+0x5b760>
   6bdf0:	mov	r0, r5
   6bdf4:	bl	2f1dc <fputs@plt+0x1e138>
   6bdf8:	b	6bc18 <fputs@plt+0x5ab74>
   6bdfc:	ldr	r7, [r5, #488]	; 0x1e8
   6be00:	cmp	r7, #0
   6be04:	beq	6bc14 <fputs@plt+0x5ab70>
   6be08:	mov	r0, r6
   6be0c:	ldr	r1, [r7, #64]	; 0x40
   6be10:	bl	19670 <fputs@plt+0x85cc>
   6be14:	ldr	r3, [sp, #20]
   6be18:	mov	fp, r0
   6be1c:	str	r3, [sp, #24]
   6be20:	b	6bda8 <fputs@plt+0x5ad04>
   6be24:	ldr	r3, [r7, #12]
   6be28:	cmp	r3, #0
   6be2c:	str	r3, [sp, #16]
   6be30:	beq	6be44 <fputs@plt+0x5ada0>
   6be34:	ldr	r1, [pc, #2508]	; 6c808 <fputs@plt+0x5b764>
   6be38:	mov	r0, r5
   6be3c:	bl	2f1dc <fputs@plt+0x1e138>
   6be40:	b	6bc14 <fputs@plt+0x5ab70>
   6be44:	ldrb	r3, [r7, #42]	; 0x2a
   6be48:	tst	r3, #16
   6be4c:	beq	6be64 <fputs@plt+0x5adc0>
   6be50:	ldr	r1, [pc, #2484]	; 6c80c <fputs@plt+0x5b768>
   6be54:	mov	r0, r5
   6be58:	bl	2f1dc <fputs@plt+0x1e138>
   6be5c:	ldr	r8, [sp, #16]
   6be60:	b	6bc1c <fputs@plt+0x5ab78>
   6be64:	ldr	r4, [r6, #16]
   6be68:	lsl	r3, fp, #4
   6be6c:	ldr	r1, [sp, #48]	; 0x30
   6be70:	str	r3, [sp, #28]
   6be74:	add	r3, r4, r3
   6be78:	cmp	r1, #0
   6be7c:	str	r3, [sp, #40]	; 0x28
   6be80:	beq	6bf20 <fputs@plt+0x5ae7c>
   6be84:	mov	r0, r6
   6be88:	bl	1c908 <fputs@plt+0xb864>
   6be8c:	subs	r8, r0, #0
   6be90:	beq	6bc14 <fputs@plt+0x5ab70>
   6be94:	mov	r1, r8
   6be98:	mov	r0, r5
   6be9c:	bl	2f468 <fputs@plt+0x1e3c4>
   6bea0:	cmp	r0, #0
   6bea4:	bne	6bc1c <fputs@plt+0x5ab78>
   6bea8:	ldrb	r3, [r6, #149]	; 0x95
   6beac:	cmp	r3, #0
   6beb0:	bne	6bed4 <fputs@plt+0x5ae30>
   6beb4:	mov	r1, r8
   6beb8:	mov	r0, r6
   6bebc:	ldr	r2, [sp, #16]
   6bec0:	bl	14a3c <fputs@plt+0x3998>
   6bec4:	cmp	r0, #0
   6bec8:	movne	r2, r8
   6becc:	ldrne	r1, [pc, #2364]	; 6c810 <fputs@plt+0x5b76c>
   6bed0:	bne	6bf04 <fputs@plt+0x5ae60>
   6bed4:	lsl	r3, fp, #4
   6bed8:	mov	r1, r8
   6bedc:	mov	r0, r6
   6bee0:	ldr	r2, [r4, r3]
   6bee4:	bl	14ab8 <fputs@plt+0x3a14>
   6bee8:	cmp	r0, #0
   6beec:	beq	6bf48 <fputs@plt+0x5aea4>
   6bef0:	ldr	r3, [sp, #148]	; 0x94
   6bef4:	cmp	r3, #0
   6bef8:	bne	6bf10 <fputs@plt+0x5ae6c>
   6befc:	ldr	r1, [pc, #2320]	; 6c814 <fputs@plt+0x5b770>
   6bf00:	mov	r2, r8
   6bf04:	mov	r0, r5
   6bf08:	bl	2f1dc <fputs@plt+0x1e138>
   6bf0c:	b	6bc1c <fputs@plt+0x5ab78>
   6bf10:	mov	r1, fp
   6bf14:	mov	r0, r5
   6bf18:	bl	48f58 <fputs@plt+0x37eb4>
   6bf1c:	b	6bc1c <fputs@plt+0x5ab78>
   6bf20:	ldr	r2, [r7, #8]
   6bf24:	mov	r3, #1
   6bf28:	cmp	r2, #0
   6bf2c:	bne	6c180 <fputs@plt+0x5b0dc>
   6bf30:	mov	r2, r9
   6bf34:	ldr	r1, [pc, #2268]	; 6c818 <fputs@plt+0x5b774>
   6bf38:	mov	r0, r6
   6bf3c:	bl	36660 <fputs@plt+0x255bc>
   6bf40:	subs	r8, r0, #0
   6bf44:	beq	6bc14 <fputs@plt+0x5ab70>
   6bf48:	ldr	r3, [sp, #28]
   6bf4c:	cmp	fp, #1
   6bf50:	mov	r1, #18
   6bf54:	mov	r0, r5
   6bf58:	ldr	r2, [pc, #2236]	; 6c81c <fputs@plt+0x5b778>
   6bf5c:	ldr	r4, [r4, r3]
   6bf60:	ldr	r3, [pc, #2232]	; 6c820 <fputs@plt+0x5b77c>
   6bf64:	str	r4, [sp]
   6bf68:	movne	r2, r3
   6bf6c:	mov	r3, #0
   6bf70:	str	r2, [sp, #36]	; 0x24
   6bf74:	bl	2f298 <fputs@plt+0x1e1f4>
   6bf78:	cmp	r0, #0
   6bf7c:	bne	6bc1c <fputs@plt+0x5ab78>
   6bf80:	cmp	fp, #1
   6bf84:	mov	r2, r8
   6bf88:	str	r4, [sp]
   6bf8c:	movne	r1, #1
   6bf90:	moveq	r1, #3
   6bf94:	ldr	r3, [r7]
   6bf98:	mov	r0, r5
   6bf9c:	bl	2f298 <fputs@plt+0x1e1f4>
   6bfa0:	cmp	r0, #0
   6bfa4:	bne	6bc1c <fputs@plt+0x5ab78>
   6bfa8:	ldr	r3, [sp, #128]	; 0x80
   6bfac:	cmp	r3, #0
   6bfb0:	bne	6c18c <fputs@plt+0x5b0e8>
   6bfb4:	ldrsh	r3, [r7, #34]	; 0x22
   6bfb8:	ldr	r2, [r7, #4]
   6bfbc:	sub	r3, r3, #-268435455	; 0xf0000001
   6bfc0:	ldr	r0, [r2, r3, lsl #4]
   6bfc4:	str	r0, [sp, #56]	; 0x38
   6bfc8:	bl	15c88 <fputs@plt+0x4be4>
   6bfcc:	add	r2, sp, #56	; 0x38
   6bfd0:	mov	r1, #27
   6bfd4:	str	r0, [sp, #60]	; 0x3c
   6bfd8:	mov	r0, r6
   6bfdc:	ldr	r3, [sp, #128]	; 0x80
   6bfe0:	bl	1ca80 <fputs@plt+0xb9dc>
   6bfe4:	mov	r2, r0
   6bfe8:	ldr	r0, [r5]
   6bfec:	ldr	r1, [sp, #128]	; 0x80
   6bff0:	bl	27dd0 <fputs@plt+0x16d2c>
   6bff4:	subs	r3, r0, #0
   6bff8:	streq	r3, [sp, #16]
   6bffc:	str	r3, [sp, #128]	; 0x80
   6c000:	beq	6bc1c <fputs@plt+0x5ab78>
   6c004:	ldr	r1, [sp, #144]	; 0x90
   6c008:	bl	18f68 <fputs@plt+0x7ec4>
   6c00c:	ldr	r3, [sp, #128]	; 0x80
   6c010:	mov	r4, #0
   6c014:	mov	r9, r4
   6c018:	ldr	r3, [r3]
   6c01c:	str	r3, [sp, #32]
   6c020:	mov	r3, #20
   6c024:	ldr	r2, [sp, #32]
   6c028:	cmp	r2, r9
   6c02c:	bgt	6c1b8 <fputs@plt+0x5b114>
   6c030:	mov	r0, r8
   6c034:	bl	15c88 <fputs@plt+0x4be4>
   6c038:	ldr	r3, [sp, #24]
   6c03c:	add	r2, r4, r0
   6c040:	mov	r9, r0
   6c044:	add	r2, r2, #1
   6c048:	mov	r0, r6
   6c04c:	cmp	r3, #0
   6c050:	ldrhne	r1, [r3, #50]	; 0x32
   6c054:	moveq	r1, #1
   6c058:	ldr	r3, [sp, #32]
   6c05c:	add	r1, r3, r1
   6c060:	add	r3, sp, #52	; 0x34
   6c064:	sxth	r1, r1
   6c068:	bl	1da00 <fputs@plt+0xc95c>
   6c06c:	ldrb	r3, [r6, #69]	; 0x45
   6c070:	mov	r4, r0
   6c074:	cmp	r3, #0
   6c078:	str	r3, [sp, #32]
   6c07c:	bne	6c7e0 <fputs@plt+0x5b73c>
   6c080:	ldr	r0, [sp, #52]	; 0x34
   6c084:	add	r2, r9, #1
   6c088:	add	r1, r0, r2
   6c08c:	str	r0, [r4]
   6c090:	str	r1, [sp, #52]	; 0x34
   6c094:	mov	r1, r8
   6c098:	bl	10f18 <memcpy@plt>
   6c09c:	ldr	r3, [sp, #132]	; 0x84
   6c0a0:	str	r7, [r4, #12]
   6c0a4:	ldrb	r2, [r4, #55]	; 0x37
   6c0a8:	strb	r3, [r4, #54]	; 0x36
   6c0ac:	ldr	r3, [sp, #132]	; 0x84
   6c0b0:	adds	r1, r3, #0
   6c0b4:	ldr	r3, [sp, #28]
   6c0b8:	movne	r1, #1
   6c0bc:	cmp	sl, #0
   6c0c0:	bfi	r2, r1, #3, #1
   6c0c4:	ldr	r1, [sp, #48]	; 0x30
   6c0c8:	clz	r1, r1
   6c0cc:	lsr	r1, r1, #5
   6c0d0:	bfi	r2, r1, #0, #2
   6c0d4:	strb	r2, [r4, #55]	; 0x37
   6c0d8:	ldr	r2, [r6, #16]
   6c0dc:	add	r2, r2, r3
   6c0e0:	ldr	r3, [sp, #128]	; 0x80
   6c0e4:	ldr	r2, [r2, #12]
   6c0e8:	str	r2, [r4, #24]
   6c0ec:	ldr	r2, [r3]
   6c0f0:	strh	r2, [r4, #50]	; 0x32
   6c0f4:	beq	6c118 <fputs@plt+0x5b074>
   6c0f8:	ldr	r3, [sp, #32]
   6c0fc:	mov	r2, #16
   6c100:	mov	r1, r7
   6c104:	mov	r0, r5
   6c108:	str	r3, [sp]
   6c10c:	mov	r3, sl
   6c110:	bl	2f738 <fputs@plt+0x1e694>
   6c114:	str	sl, [r4, #36]	; 0x24
   6c118:	ldr	r3, [sp, #40]	; 0x28
   6c11c:	mov	sl, #0
   6c120:	ldr	r3, [r3, #12]
   6c124:	ldrb	r3, [r3, #76]	; 0x4c
   6c128:	cmp	r3, #3
   6c12c:	movls	r3, #0
   6c130:	mvnhi	r3, #0
   6c134:	str	r3, [sp, #40]	; 0x28
   6c138:	ldr	r3, [sp, #128]	; 0x80
   6c13c:	ldr	r9, [r3, #4]
   6c140:	ldr	r3, [sp, #128]	; 0x80
   6c144:	ldr	r3, [r3]
   6c148:	cmp	r3, sl
   6c14c:	bgt	6c1f0 <fputs@plt+0x5b14c>
   6c150:	ldr	r3, [sp, #24]
   6c154:	cmp	r3, #0
   6c158:	movne	r3, #0
   6c15c:	bne	6c424 <fputs@plt+0x5b380>
   6c160:	ldr	r2, [r4, #4]
   6c164:	lsl	r3, sl, #1
   6c168:	mvn	r1, #0
   6c16c:	strh	r1, [r2, r3]
   6c170:	ldr	r2, [pc, #1708]	; 6c824 <fputs@plt+0x5b780>
   6c174:	ldr	r3, [r4, #32]
   6c178:	str	r2, [r3, sl, lsl #2]
   6c17c:	b	6c434 <fputs@plt+0x5b390>
   6c180:	add	r3, r3, #1
   6c184:	ldr	r2, [r2, #20]
   6c188:	b	6bf28 <fputs@plt+0x5ae84>
   6c18c:	ldr	r3, [r5]
   6c190:	ldr	r2, [r3, #100]	; 0x64
   6c194:	ldr	r3, [sp, #128]	; 0x80
   6c198:	ldr	r3, [r3]
   6c19c:	cmp	r2, r3
   6c1a0:	bge	6c00c <fputs@plt+0x5af68>
   6c1a4:	ldr	r2, [pc, #1608]	; 6c7f4 <fputs@plt+0x5b750>
   6c1a8:	mov	r0, r5
   6c1ac:	ldr	r1, [pc, #1652]	; 6c828 <fputs@plt+0x5b784>
   6c1b0:	bl	2f1dc <fputs@plt+0x1e138>
   6c1b4:	b	6c00c <fputs@plt+0x5af68>
   6c1b8:	ldr	r2, [sp, #128]	; 0x80
   6c1bc:	mul	r1, r3, r9
   6c1c0:	ldr	r0, [r2, #4]
   6c1c4:	ldr	r1, [r0, r1]
   6c1c8:	ldrb	r0, [r1]
   6c1cc:	cmp	r0, #95	; 0x5f
   6c1d0:	bne	6c1e8 <fputs@plt+0x5b144>
   6c1d4:	ldr	r0, [r1, #8]
   6c1d8:	bl	15c88 <fputs@plt+0x4be4>
   6c1dc:	add	r0, r0, #1
   6c1e0:	mov	r3, #20
   6c1e4:	add	r4, r4, r0
   6c1e8:	add	r9, r9, #1
   6c1ec:	b	6c024 <fputs@plt+0x5af80>
   6c1f0:	ldr	r0, [r9]
   6c1f4:	bl	195a8 <fputs@plt+0x8504>
   6c1f8:	mov	r3, #0
   6c1fc:	mov	r2, #32
   6c200:	mov	r1, r7
   6c204:	mov	r0, r5
   6c208:	str	r3, [sp]
   6c20c:	ldr	r3, [r9]
   6c210:	bl	2f738 <fputs@plt+0x1e694>
   6c214:	ldr	r3, [r5, #68]	; 0x44
   6c218:	cmp	r3, #0
   6c21c:	str	r3, [sp, #32]
   6c220:	beq	6c22c <fputs@plt+0x5b188>
   6c224:	mov	r9, #0
   6c228:	b	6c5b0 <fputs@plt+0x5b50c>
   6c22c:	ldr	r0, [r9]
   6c230:	bl	14844 <fputs@plt+0x37a0>
   6c234:	ldrb	r3, [r0]
   6c238:	cmp	r3, #152	; 0x98
   6c23c:	beq	6c334 <fputs@plt+0x5b290>
   6c240:	ldr	r3, [r5, #488]	; 0x1e8
   6c244:	cmp	r3, r7
   6c248:	bne	6c25c <fputs@plt+0x5b1b8>
   6c24c:	ldr	r1, [pc, #1496]	; 6c82c <fputs@plt+0x5b788>
   6c250:	mov	r0, r5
   6c254:	bl	2f1dc <fputs@plt+0x1e138>
   6c258:	b	6c224 <fputs@plt+0x5b180>
   6c25c:	ldr	r2, [r4, #40]	; 0x28
   6c260:	cmp	r2, #0
   6c264:	bne	6c28c <fputs@plt+0x5b1e8>
   6c268:	mov	r0, r6
   6c26c:	ldr	r1, [sp, #128]	; 0x80
   6c270:	bl	20310 <fputs@plt+0xf26c>
   6c274:	str	r0, [r4, #40]	; 0x28
   6c278:	ldrb	r3, [r6, #69]	; 0x45
   6c27c:	cmp	r3, #0
   6c280:	ldreq	r3, [r0, #4]
   6c284:	moveq	r2, #20
   6c288:	mlaeq	r9, r2, sl, r3
   6c28c:	ldr	r2, [r4, #4]
   6c290:	lsl	r3, sl, #1
   6c294:	mvn	r1, #1
   6c298:	strh	r1, [r2, r3]
   6c29c:	ldrb	r3, [r4, #55]	; 0x37
   6c2a0:	bfc	r3, #3, #1
   6c2a4:	strb	r3, [r4, #55]	; 0x37
   6c2a8:	mvn	r3, #1
   6c2ac:	ldr	r2, [r9]
   6c2b0:	ldrb	r1, [r2]
   6c2b4:	cmp	r1, #95	; 0x5f
   6c2b8:	bne	6c370 <fputs@plt+0x5b2cc>
   6c2bc:	ldr	r1, [r2, #8]
   6c2c0:	mov	r0, r1
   6c2c4:	str	r1, [sp, #44]	; 0x2c
   6c2c8:	bl	15c88 <fputs@plt+0x4be4>
   6c2cc:	add	r3, r0, #1
   6c2d0:	ldr	r1, [sp, #44]	; 0x2c
   6c2d4:	mov	r2, r3
   6c2d8:	ldr	r0, [sp, #52]	; 0x34
   6c2dc:	str	r3, [sp, #32]
   6c2e0:	bl	10f18 <memcpy@plt>
   6c2e4:	ldr	r2, [sp, #32]
   6c2e8:	ldr	r3, [sp, #52]	; 0x34
   6c2ec:	add	r2, r3, r2
   6c2f0:	str	r2, [sp, #52]	; 0x34
   6c2f4:	cmp	r3, #0
   6c2f8:	bne	6c300 <fputs@plt+0x5b25c>
   6c2fc:	ldr	r3, [pc, #1312]	; 6c824 <fputs@plt+0x5b780>
   6c300:	ldrb	r2, [r6, #149]	; 0x95
   6c304:	cmp	r2, #0
   6c308:	beq	6c388 <fputs@plt+0x5b2e4>
   6c30c:	ldr	r2, [r4, #32]
   6c310:	add	r9, r9, #20
   6c314:	ldr	r1, [sp, #40]	; 0x28
   6c318:	str	r3, [r2, sl, lsl #2]
   6c31c:	ldrb	r3, [r9, #-8]
   6c320:	ldr	r2, [r4, #28]
   6c324:	and	r3, r3, r1
   6c328:	strb	r3, [r2, sl]
   6c32c:	add	sl, sl, #1
   6c330:	b	6c140 <fputs@plt+0x5b09c>
   6c334:	ldrsh	r3, [r0, #32]
   6c338:	cmp	r3, #0
   6c33c:	ldrshlt	r3, [r7, #32]
   6c340:	blt	6c360 <fputs@plt+0x5b2bc>
   6c344:	ldr	r2, [r7, #4]
   6c348:	add	r2, r2, r3, lsl #4
   6c34c:	ldrb	r1, [r2, #12]
   6c350:	cmp	r1, #0
   6c354:	ldrbeq	r2, [r4, #55]	; 0x37
   6c358:	bfieq	r2, r1, #3, #1
   6c35c:	strbeq	r2, [r4, #55]	; 0x37
   6c360:	ldr	r1, [r4, #4]
   6c364:	lsl	r2, sl, #1
   6c368:	strh	r3, [r1, r2]
   6c36c:	b	6c2ac <fputs@plt+0x5b208>
   6c370:	cmp	r3, #0
   6c374:	blt	6c2fc <fputs@plt+0x5b258>
   6c378:	ldr	r2, [r7, #4]
   6c37c:	add	r3, r2, r3, lsl #4
   6c380:	ldr	r3, [r3, #8]
   6c384:	b	6c2f4 <fputs@plt+0x5b250>
   6c388:	mov	r1, r3
   6c38c:	mov	r0, r5
   6c390:	str	r3, [sp, #32]
   6c394:	bl	3115c <fputs@plt+0x200b8>
   6c398:	cmp	r0, #0
   6c39c:	ldr	r3, [sp, #32]
   6c3a0:	bne	6c30c <fputs@plt+0x5b268>
   6c3a4:	b	6c224 <fputs@plt+0x5b180>
   6c3a8:	ldr	r2, [sp, #24]
   6c3ac:	ldr	r1, [r2, #4]
   6c3b0:	lsl	r2, r3, #1
   6c3b4:	ldrsh	ip, [r1, r2]
   6c3b8:	ldrh	r1, [r4, #50]	; 0x32
   6c3bc:	ldr	r2, [r4, #4]
   6c3c0:	add	r1, r2, r1, lsl #1
   6c3c4:	mov	r0, r2
   6c3c8:	cmp	r0, r1
   6c3cc:	bne	6c408 <fputs@plt+0x5b364>
   6c3d0:	lsl	r1, sl, #1
   6c3d4:	strh	ip, [r2, r1]
   6c3d8:	ldr	r2, [sp, #24]
   6c3dc:	ldr	r2, [r2, #32]
   6c3e0:	ldr	r1, [r2, r3, lsl #2]
   6c3e4:	ldr	r2, [r4, #32]
   6c3e8:	str	r1, [r2, sl, lsl #2]
   6c3ec:	ldr	r2, [sp, #24]
   6c3f0:	ldr	r2, [r2, #28]
   6c3f4:	ldrb	r1, [r2, r3]
   6c3f8:	ldr	r2, [r4, #28]
   6c3fc:	strb	r1, [r2, sl]
   6c400:	add	sl, sl, #1
   6c404:	b	6c420 <fputs@plt+0x5b37c>
   6c408:	ldrsh	lr, [r0], #2
   6c40c:	cmp	lr, ip
   6c410:	bne	6c3c8 <fputs@plt+0x5b324>
   6c414:	ldrh	r2, [r4, #52]	; 0x34
   6c418:	sub	r2, r2, #1
   6c41c:	strh	r2, [r4, #52]	; 0x34
   6c420:	add	r3, r3, #1
   6c424:	ldr	r2, [sp, #24]
   6c428:	ldrh	r2, [r2, #50]	; 0x32
   6c42c:	cmp	r2, r3
   6c430:	bgt	6c3a8 <fputs@plt+0x5b304>
   6c434:	mov	r0, r4
   6c438:	bl	16554 <fputs@plt+0x54b0>
   6c43c:	ldr	r3, [r5, #488]	; 0x1e8
   6c440:	cmp	r3, #0
   6c444:	bne	6c450 <fputs@plt+0x5b3ac>
   6c448:	mov	r0, r4
   6c44c:	bl	14f10 <fputs@plt+0x3e6c>
   6c450:	ldr	r3, [sp, #20]
   6c454:	cmp	r3, #0
   6c458:	beq	6c4b0 <fputs@plt+0x5b40c>
   6c45c:	ldrsh	sl, [r7, #34]	; 0x22
   6c460:	ldrh	r3, [r4, #52]	; 0x34
   6c464:	cmp	r3, sl
   6c468:	blt	6c4b0 <fputs@plt+0x5b40c>
   6c46c:	ldrb	r3, [r4, #55]	; 0x37
   6c470:	mov	r9, #0
   6c474:	orr	r3, r3, #32
   6c478:	strb	r3, [r4, #55]	; 0x37
   6c47c:	cmp	sl, r9
   6c480:	ble	6c4b0 <fputs@plt+0x5b40c>
   6c484:	ldrsh	r3, [r7, #32]
   6c488:	cmp	r3, r9
   6c48c:	beq	6c4f0 <fputs@plt+0x5b44c>
   6c490:	sxth	r1, r9
   6c494:	mov	r0, r4
   6c498:	bl	14b7c <fputs@plt+0x3ad8>
   6c49c:	cmp	r0, #0
   6c4a0:	bge	6c4f0 <fputs@plt+0x5b44c>
   6c4a4:	ldrb	r3, [r4, #55]	; 0x37
   6c4a8:	bfc	r3, #5, #1
   6c4ac:	strb	r3, [r4, #55]	; 0x37
   6c4b0:	ldr	r3, [r5, #488]	; 0x1e8
   6c4b4:	cmp	r3, r7
   6c4b8:	beq	6c4f8 <fputs@plt+0x5b454>
   6c4bc:	ldrb	r3, [r6, #149]	; 0x95
   6c4c0:	cmp	r3, #0
   6c4c4:	beq	6c620 <fputs@plt+0x5b57c>
   6c4c8:	mov	r2, r4
   6c4cc:	ldr	r1, [r4]
   6c4d0:	ldr	r0, [r4, #24]
   6c4d4:	add	r0, r0, #24
   6c4d8:	bl	1c610 <fputs@plt+0xb56c>
   6c4dc:	cmp	r0, #0
   6c4e0:	beq	6c5c8 <fputs@plt+0x5b524>
   6c4e4:	mov	r0, r6
   6c4e8:	bl	179f4 <fputs@plt+0x6950>
   6c4ec:	b	6c224 <fputs@plt+0x5b180>
   6c4f0:	add	r9, r9, #1
   6c4f4:	b	6c47c <fputs@plt+0x5b3d8>
   6c4f8:	ldr	r9, [r7, #8]
   6c4fc:	cmp	r9, #0
   6c500:	beq	6c4bc <fputs@plt+0x5b418>
   6c504:	ldrh	r3, [r9, #50]	; 0x32
   6c508:	str	r3, [sp, #24]
   6c50c:	ldrh	r3, [r4, #50]	; 0x32
   6c510:	ldr	r2, [sp, #24]
   6c514:	cmp	r3, r2
   6c518:	moveq	sl, #0
   6c51c:	beq	6c564 <fputs@plt+0x5b4c0>
   6c520:	ldr	r9, [r9, #20]
   6c524:	b	6c4fc <fputs@plt+0x5b458>
   6c528:	ldr	r1, [r4, #4]
   6c52c:	lsl	r3, sl, #1
   6c530:	ldr	r2, [r9, #4]
   6c534:	ldrsh	r2, [r2, r3]
   6c538:	ldrsh	r3, [r1, r3]
   6c53c:	cmp	r2, r3
   6c540:	bne	6c520 <fputs@plt+0x5b47c>
   6c544:	ldr	r2, [r4, #32]
   6c548:	ldr	r3, [r9, #32]
   6c54c:	ldr	r1, [r2, sl, lsl #2]
   6c550:	ldr	r0, [r3, sl, lsl #2]
   6c554:	bl	1233c <fputs@plt+0x1298>
   6c558:	cmp	r0, #0
   6c55c:	bne	6c520 <fputs@plt+0x5b47c>
   6c560:	add	sl, sl, #1
   6c564:	ldr	r3, [sp, #24]
   6c568:	cmp	r3, sl
   6c56c:	bgt	6c528 <fputs@plt+0x5b484>
   6c570:	bne	6c520 <fputs@plt+0x5b47c>
   6c574:	ldrb	r3, [r9, #54]	; 0x36
   6c578:	ldrb	r2, [r4, #54]	; 0x36
   6c57c:	cmp	r3, r2
   6c580:	beq	6c5b0 <fputs@plt+0x5b50c>
   6c584:	cmp	r2, #10
   6c588:	cmpne	r3, #10
   6c58c:	beq	6c5a0 <fputs@plt+0x5b4fc>
   6c590:	mov	r2, #0
   6c594:	ldr	r1, [pc, #660]	; 6c830 <fputs@plt+0x5b78c>
   6c598:	mov	r0, r5
   6c59c:	bl	2f1dc <fputs@plt+0x1e138>
   6c5a0:	ldrb	r3, [r9, #54]	; 0x36
   6c5a4:	cmp	r3, #10
   6c5a8:	ldrbeq	r3, [r4, #54]	; 0x36
   6c5ac:	strbeq	r3, [r9, #54]	; 0x36
   6c5b0:	mov	r1, r4
   6c5b4:	mov	r0, r6
   6c5b8:	bl	1f5ec <fputs@plt+0xe548>
   6c5bc:	ldr	sl, [sp, #16]
   6c5c0:	str	r9, [sp, #16]
   6c5c4:	b	6bc1c <fputs@plt+0x5ab78>
   6c5c8:	ldr	r3, [r6, #24]
   6c5cc:	orr	r3, r3, #2
   6c5d0:	str	r3, [r6, #24]
   6c5d4:	ldr	r3, [sp, #20]
   6c5d8:	cmp	r3, #0
   6c5dc:	ldrne	r3, [r6, #144]	; 0x90
   6c5e0:	strne	r3, [r4, #44]	; 0x2c
   6c5e4:	bne	6c794 <fputs@plt+0x5b6f0>
   6c5e8:	ldr	r2, [sp, #132]	; 0x84
   6c5ec:	ldr	r3, [r7, #8]
   6c5f0:	cmp	r2, #5
   6c5f4:	bne	6c60c <fputs@plt+0x5b568>
   6c5f8:	cmp	r3, #0
   6c5fc:	beq	6c60c <fputs@plt+0x5b568>
   6c600:	ldrb	r2, [r3, #54]	; 0x36
   6c604:	cmp	r2, #5
   6c608:	bne	6c7bc <fputs@plt+0x5b718>
   6c60c:	str	r3, [r4, #20]
   6c610:	str	r4, [r7, #8]
   6c614:	mov	sl, #0
   6c618:	str	r4, [sp, #16]
   6c61c:	b	6bc1c <fputs@plt+0x5ab78>
   6c620:	ldrb	r3, [r7, #42]	; 0x2a
   6c624:	ldr	r2, [sp, #20]
   6c628:	eor	r3, r3, #32
   6c62c:	ubfx	r3, r3, #5, #1
   6c630:	cmp	r2, #0
   6c634:	movne	r3, #1
   6c638:	cmp	r3, #0
   6c63c:	beq	6c5e8 <fputs@plt+0x5b544>
   6c640:	ldr	r9, [r5, #76]	; 0x4c
   6c644:	mov	r0, r5
   6c648:	add	r9, r9, #1
   6c64c:	str	r9, [r5, #76]	; 0x4c
   6c650:	bl	265dc <fputs@plt+0x15538>
   6c654:	subs	sl, r0, #0
   6c658:	beq	6c224 <fputs@plt+0x5b180>
   6c65c:	mov	r2, fp
   6c660:	mov	r1, #1
   6c664:	mov	r0, r5
   6c668:	bl	48fa8 <fputs@plt+0x37f04>
   6c66c:	mov	r1, #160	; 0xa0
   6c670:	mov	r0, sl
   6c674:	bl	265c0 <fputs@plt+0x1551c>
   6c678:	mov	r3, r9
   6c67c:	mov	r2, fp
   6c680:	str	r0, [r4, #44]	; 0x2c
   6c684:	mov	r1, #121	; 0x79
   6c688:	mov	r0, sl
   6c68c:	bl	26ab4 <fputs@plt+0x15a10>
   6c690:	ldr	r3, [sp, #136]	; 0x88
   6c694:	cmp	r3, #0
   6c698:	beq	6c6ec <fputs@plt+0x5b648>
   6c69c:	ldr	r3, [sp, #48]	; 0x30
   6c6a0:	ldr	r1, [r5, #512]	; 0x200
   6c6a4:	ldr	r0, [sp, #132]	; 0x84
   6c6a8:	ldr	r2, [r3]
   6c6ac:	ldr	r3, [r5, #508]	; 0x1fc
   6c6b0:	sub	r3, r3, r2
   6c6b4:	add	r3, r3, r1
   6c6b8:	add	r1, r2, r3
   6c6bc:	ldrb	r1, [r1, #-1]
   6c6c0:	str	r2, [sp]
   6c6c4:	ldr	r2, [pc, #360]	; 6c834 <fputs@plt+0x5b790>
   6c6c8:	cmp	r1, #59	; 0x3b
   6c6cc:	ldr	r1, [pc, #356]	; 6c838 <fputs@plt+0x5b794>
   6c6d0:	subeq	r3, r3, #1
   6c6d4:	cmp	r0, #0
   6c6d8:	mov	r0, r6
   6c6dc:	moveq	r2, r1
   6c6e0:	ldr	r1, [pc, #340]	; 6c83c <fputs@plt+0x5b798>
   6c6e4:	bl	36660 <fputs@plt+0x255bc>
   6c6e8:	str	r0, [sp, #136]	; 0x88
   6c6ec:	ldr	r2, [r6, #16]
   6c6f0:	mov	r0, r5
   6c6f4:	str	r9, [sp, #8]
   6c6f8:	ldr	r3, [sp, #136]	; 0x88
   6c6fc:	ldr	r1, [sp, #28]
   6c700:	str	r3, [sp, #12]
   6c704:	ldr	r3, [r7]
   6c708:	str	r3, [sp, #4]
   6c70c:	ldr	r3, [r4]
   6c710:	str	r3, [sp]
   6c714:	ldr	r2, [r2, r1]
   6c718:	ldr	r1, [pc, #288]	; 6c840 <fputs@plt+0x5b79c>
   6c71c:	ldr	r3, [sp, #36]	; 0x24
   6c720:	bl	6b358 <fputs@plt+0x5a2b4>
   6c724:	mov	r0, r6
   6c728:	ldr	r1, [sp, #136]	; 0x88
   6c72c:	bl	1b744 <fputs@plt+0xa6a0>
   6c730:	ldr	r3, [sp, #20]
   6c734:	cmp	r3, #0
   6c738:	beq	6c788 <fputs@plt+0x5b6e4>
   6c73c:	mov	r2, r9
   6c740:	mov	r1, r4
   6c744:	mov	r0, r5
   6c748:	bl	4e458 <fputs@plt+0x3d3b4>
   6c74c:	mov	r1, fp
   6c750:	mov	r0, r5
   6c754:	bl	26c8c <fputs@plt+0x15be8>
   6c758:	ldr	r1, [pc, #228]	; 6c844 <fputs@plt+0x5b7a0>
   6c75c:	mov	r0, r6
   6c760:	ldr	r2, [r4]
   6c764:	bl	36660 <fputs@plt+0x255bc>
   6c768:	mov	r2, r0
   6c76c:	mov	r1, fp
   6c770:	mov	r0, sl
   6c774:	bl	26810 <fputs@plt+0x1576c>
   6c778:	mov	r2, #0
   6c77c:	mov	r1, #147	; 0x93
   6c780:	mov	r0, sl
   6c784:	bl	26a50 <fputs@plt+0x159ac>
   6c788:	mov	r0, sl
   6c78c:	ldr	r1, [r4, #44]	; 0x2c
   6c790:	bl	1b664 <fputs@plt+0xa5c0>
   6c794:	ldr	r3, [sp, #20]
   6c798:	ldrb	r2, [r6, #149]	; 0x95
   6c79c:	clz	r3, r3
   6c7a0:	lsr	r3, r3, #5
   6c7a4:	cmp	r2, #0
   6c7a8:	movne	r3, #1
   6c7ac:	cmp	r3, #0
   6c7b0:	bne	6c5e8 <fputs@plt+0x5b544>
   6c7b4:	b	6c224 <fputs@plt+0x5b180>
   6c7b8:	mov	r3, r2
   6c7bc:	ldr	r2, [r3, #20]
   6c7c0:	cmp	r2, #0
   6c7c4:	beq	6c7d4 <fputs@plt+0x5b730>
   6c7c8:	ldrb	r1, [r2, #54]	; 0x36
   6c7cc:	cmp	r1, #5
   6c7d0:	bne	6c7b8 <fputs@plt+0x5b714>
   6c7d4:	str	r2, [r4, #20]
   6c7d8:	str	r4, [r3, #20]
   6c7dc:	b	6c614 <fputs@plt+0x5b570>
   6c7e0:	cmp	r0, #0
   6c7e4:	beq	6c618 <fputs@plt+0x5b574>
   6c7e8:	mov	r9, #0
   6c7ec:	str	sl, [sp, #16]
   6c7f0:	b	6c5b0 <fputs@plt+0x5b50c>
   6c7f4:	strdeq	r6, [r7], -sp
   6c7f8:	andeq	r7, r7, sp, lsr #28
   6c7fc:	andeq	r5, r7, ip, lsr #4
   6c800:	andeq	r7, r7, pc, asr lr
   6c804:	andeq	r7, r7, r9, ror #28
   6c808:	andeq	r7, r7, r5, lsl #29
   6c80c:	muleq	r7, lr, lr
   6c810:	andeq	r7, r7, r0, asr #29
   6c814:	andeq	r7, r7, r2, ror #29
   6c818:	strdeq	r7, [r7], -sl
   6c81c:	andeq	r6, r7, r2, lsr r5
   6c820:	andeq	r6, r7, r5, asr #10
   6c824:	andeq	r2, r7, pc, ror r2
   6c828:	andeq	r7, r7, sl, asr r4
   6c82c:	andeq	r7, r7, r1, lsl pc
   6c830:	andeq	r7, r7, lr, asr #30
   6c834:	andeq	r7, r7, r5, lsr #28
   6c838:	strdeq	r7, [r7], -r9
   6c83c:	andeq	r7, r7, r8, ror pc
   6c840:	andeq	r7, r7, ip, lsl #31
   6c844:			; <UNDEFINED> instruction: 0x00077fbc
   6c848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c84c:	sub	sp, sp, #52	; 0x34
   6c850:	mov	r7, r3
   6c854:	mov	sl, r0
   6c858:	mov	r5, r1
   6c85c:	ldr	r4, [r0, #488]	; 0x1e8
   6c860:	ldr	r3, [sp, #88]	; 0x58
   6c864:	cmp	r4, #0
   6c868:	strd	r2, [sp, #32]
   6c86c:	beq	6c894 <fputs@plt+0x5b7f0>
   6c870:	ldrb	r3, [r0, #454]	; 0x1c6
   6c874:	cmp	r3, #0
   6c878:	bne	6c894 <fputs@plt+0x5b7f0>
   6c87c:	ldrb	r3, [r4, #42]	; 0x2a
   6c880:	ands	r9, r3, #4
   6c884:	beq	6c8a8 <fputs@plt+0x5b804>
   6c888:	ldr	r1, [pc, #460]	; 6ca5c <fputs@plt+0x5b9b8>
   6c88c:	ldr	r2, [r4]
   6c890:	bl	2f1dc <fputs@plt+0x1e138>
   6c894:	ldr	r0, [sl]
   6c898:	mov	r1, r5
   6c89c:	add	sp, sp, #52	; 0x34
   6c8a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c8a4:	b	1f534 <fputs@plt+0xe490>
   6c8a8:	orr	r3, r3, #4
   6c8ac:	cmp	r1, #0
   6c8b0:	strb	r3, [r4, #42]	; 0x2a
   6c8b4:	bne	6c930 <fputs@plt+0x5b88c>
   6c8b8:	ldrsh	r6, [r4, #34]	; 0x22
   6c8bc:	ldr	r8, [r4, #4]
   6c8c0:	sub	r6, r6, #1
   6c8c4:	add	r8, r8, r6, lsl #4
   6c8c8:	ldrb	r3, [r8, #15]
   6c8cc:	orr	r3, r3, #1
   6c8d0:	strb	r3, [r8, #15]
   6c8d4:	ldr	r1, [pc, #388]	; 6ca60 <fputs@plt+0x5b9bc>
   6c8d8:	mov	r0, r8
   6c8dc:	bl	1a1f0 <fputs@plt+0x914c>
   6c8e0:	ldr	r1, [pc, #380]	; 6ca64 <fputs@plt+0x5b9c0>
   6c8e4:	bl	1233c <fputs@plt+0x1298>
   6c8e8:	ldr	r3, [sp, #36]	; 0x24
   6c8ec:	subs	r3, r3, #1
   6c8f0:	movne	r3, #1
   6c8f4:	cmp	r0, #0
   6c8f8:	movne	r3, #0
   6c8fc:	cmp	r3, #0
   6c900:	beq	6c968 <fputs@plt+0x5b8c4>
   6c904:	ldr	r3, [sp, #32]
   6c908:	cmp	r5, #0
   6c90c:	strh	r6, [r4, #32]
   6c910:	strb	r3, [r4, #43]	; 0x2b
   6c914:	ldrb	r3, [r4, #42]	; 0x2a
   6c918:	orr	r7, r3, r7, lsl #3
   6c91c:	strb	r7, [r4, #42]	; 0x2a
   6c920:	ldrne	r3, [r5, #4]
   6c924:	ldrbne	r3, [r3, #12]
   6c928:	strbne	r3, [sl, #452]	; 0x1c4
   6c92c:	b	6c894 <fputs@plt+0x5b7f0>
   6c930:	ldr	r3, [r1]
   6c934:	mvn	r6, #0
   6c938:	mov	r8, r9
   6c93c:	str	r3, [sp, #28]
   6c940:	ldr	r3, [sp, #28]
   6c944:	cmp	r9, r3
   6c948:	blt	6c980 <fputs@plt+0x5b8dc>
   6c94c:	sub	fp, r3, #1
   6c950:	cmp	r8, #0
   6c954:	clz	fp, fp
   6c958:	lsr	fp, fp, #5
   6c95c:	moveq	fp, #0
   6c960:	cmp	fp, #0
   6c964:	bne	6c8d4 <fputs@plt+0x5b830>
   6c968:	cmp	r7, #0
   6c96c:	beq	6ca08 <fputs@plt+0x5b964>
   6c970:	ldr	r1, [pc, #240]	; 6ca68 <fputs@plt+0x5b9c4>
   6c974:	mov	r0, sl
   6c978:	bl	2f1dc <fputs@plt+0x1e138>
   6c97c:	b	6c894 <fputs@plt+0x5b7f0>
   6c980:	mov	r3, #20
   6c984:	ldr	r2, [r5, #4]
   6c988:	mul	r3, r3, r9
   6c98c:	ldr	r0, [r2, r3]
   6c990:	bl	14844 <fputs@plt+0x37a0>
   6c994:	bl	195a8 <fputs@plt+0x8504>
   6c998:	ldrb	r3, [r0]
   6c99c:	cmp	r3, #27
   6c9a0:	bne	6c9f8 <fputs@plt+0x5b954>
   6c9a4:	ldr	r3, [r0, #8]
   6c9a8:	mov	r6, #0
   6c9ac:	ldrsh	r2, [r4, #34]	; 0x22
   6c9b0:	mov	fp, r3
   6c9b4:	cmp	r2, r6
   6c9b8:	ble	6c9f8 <fputs@plt+0x5b954>
   6c9bc:	ldr	r1, [r4, #4]
   6c9c0:	mov	r0, fp
   6c9c4:	str	r2, [sp, #44]	; 0x2c
   6c9c8:	add	r3, r1, r6, lsl #4
   6c9cc:	ldr	r1, [r1, r6, lsl #4]
   6c9d0:	str	r3, [sp, #40]	; 0x28
   6c9d4:	bl	1233c <fputs@plt+0x1298>
   6c9d8:	cmp	r0, #0
   6c9dc:	ldr	r3, [sp, #40]	; 0x28
   6c9e0:	ldr	r2, [sp, #44]	; 0x2c
   6c9e4:	bne	6ca00 <fputs@plt+0x5b95c>
   6c9e8:	ldrb	r2, [r3, #15]
   6c9ec:	mov	r8, r3
   6c9f0:	orr	r2, r2, #1
   6c9f4:	strb	r2, [r3, #15]
   6c9f8:	add	r9, r9, #1
   6c9fc:	b	6c940 <fputs@plt+0x5b89c>
   6ca00:	add	r6, r6, #1
   6ca04:	b	6c9b4 <fputs@plt+0x5b910>
   6ca08:	ldr	r3, [sp, #36]	; 0x24
   6ca0c:	mov	r2, r7
   6ca10:	mov	r1, r7
   6ca14:	mov	r0, sl
   6ca18:	str	r5, [sp]
   6ca1c:	str	r7, [sp, #8]
   6ca20:	str	r7, [sp, #12]
   6ca24:	str	r3, [sp, #16]
   6ca28:	ldr	r3, [sp, #32]
   6ca2c:	str	r7, [sp, #20]
   6ca30:	str	r3, [sp, #4]
   6ca34:	mov	r3, r7
   6ca38:	bl	6bbe8 <fputs@plt+0x5ab44>
   6ca3c:	subs	r5, r0, #0
   6ca40:	beq	6c894 <fputs@plt+0x5b7f0>
   6ca44:	ldrb	r3, [r5, #55]	; 0x37
   6ca48:	mov	r2, #2
   6ca4c:	bfi	r3, r2, #0, #2
   6ca50:	strb	r3, [r5, #55]	; 0x37
   6ca54:	mov	r5, r7
   6ca58:	b	6c894 <fputs@plt+0x5b7f0>
   6ca5c:	ldrdeq	r7, [r7], -r7	; <UNPREDICTABLE>
   6ca60:	strdeq	r7, [r7], -r9
   6ca64:	andeq	r4, r7, r0, ror #25
   6ca68:	andeq	r8, r7, r0
   6ca6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ca70:	sub	sp, sp, #92	; 0x5c
   6ca74:	mov	fp, r3
   6ca78:	mov	r3, r2
   6ca7c:	str	r1, [sp, #36]	; 0x24
   6ca80:	str	r2, [sp, #40]	; 0x28
   6ca84:	ldr	r2, [sp, #128]	; 0x80
   6ca88:	orrs	r3, r3, r2
   6ca8c:	beq	6cae8 <fputs@plt+0x5ba44>
   6ca90:	ldr	r4, [r0, #488]	; 0x1e8
   6ca94:	mov	r5, r0
   6ca98:	cmp	r4, #0
   6ca9c:	beq	6cae8 <fputs@plt+0x5ba44>
   6caa0:	ldr	r7, [r0]
   6caa4:	ldrb	r3, [r7, #149]	; 0x95
   6caa8:	cmp	r3, #0
   6caac:	beq	6cac8 <fputs@plt+0x5ba24>
   6cab0:	ldr	r3, [r7, #144]	; 0x90
   6cab4:	cmp	r3, #1
   6cab8:	str	r3, [r4, #28]
   6cabc:	ldrbeq	r3, [r4, #42]	; 0x2a
   6cac0:	orreq	r3, r3, #1
   6cac4:	strbeq	r3, [r4, #42]	; 0x2a
   6cac8:	tst	fp, #32
   6cacc:	beq	6cb08 <fputs@plt+0x5ba64>
   6cad0:	ldrb	r3, [r4, #42]	; 0x2a
   6cad4:	tst	r3, #8
   6cad8:	beq	6caf0 <fputs@plt+0x5ba4c>
   6cadc:	ldr	r1, [pc, #2360]	; 6d41c <fputs@plt+0x5c378>
   6cae0:	mov	r0, r5
   6cae4:	bl	2f1dc <fputs@plt+0x1e138>
   6cae8:	add	sp, sp, #92	; 0x5c
   6caec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6caf0:	tst	r3, #4
   6caf4:	bne	6cbac <fputs@plt+0x5bb08>
   6caf8:	ldr	r1, [pc, #2336]	; 6d420 <fputs@plt+0x5c37c>
   6cafc:	mov	r0, r5
   6cb00:	ldr	r2, [r4]
   6cb04:	bl	2f1dc <fputs@plt+0x1e138>
   6cb08:	mov	r0, r7
   6cb0c:	ldr	r1, [r4, #64]	; 0x40
   6cb10:	bl	19670 <fputs@plt+0x85cc>
   6cb14:	ldr	r3, [r4, #24]
   6cb18:	str	r0, [sp, #28]
   6cb1c:	cmp	r3, #0
   6cb20:	beq	6cb3c <fputs@plt+0x5ba98>
   6cb24:	mov	r2, #4
   6cb28:	mov	r1, r4
   6cb2c:	str	r3, [sp]
   6cb30:	mov	r0, r5
   6cb34:	mov	r3, #0
   6cb38:	bl	2f738 <fputs@plt+0x1e694>
   6cb3c:	ldrsh	r3, [r4, #34]	; 0x22
   6cb40:	mov	r0, #0
   6cb44:	ldr	r2, [r4, #4]
   6cb48:	cmp	r3, #0
   6cb4c:	bgt	6ceec <fputs@plt+0x5be48>
   6cb50:	ldrsh	r3, [r4, #32]
   6cb54:	mov	r1, #0
   6cb58:	cmp	r3, #0
   6cb5c:	addlt	r0, r0, #1
   6cb60:	lsl	r0, r0, #2
   6cb64:	bl	13068 <fputs@plt+0x1fc4>
   6cb68:	ldr	r6, [r4, #8]
   6cb6c:	strh	r0, [r4, #40]	; 0x28
   6cb70:	cmp	r6, #0
   6cb74:	bne	6cf00 <fputs@plt+0x5be5c>
   6cb78:	ldrb	r3, [r7, #149]	; 0x95
   6cb7c:	cmp	r3, #0
   6cb80:	beq	6cf10 <fputs@plt+0x5be6c>
   6cb84:	mov	r2, r4
   6cb88:	ldr	r1, [r4]
   6cb8c:	ldr	r0, [r4, #64]	; 0x40
   6cb90:	add	r0, r0, #8
   6cb94:	bl	1c610 <fputs@plt+0xb56c>
   6cb98:	cmp	r0, #0
   6cb9c:	beq	6d388 <fputs@plt+0x5c2e4>
   6cba0:	mov	r0, r7
   6cba4:	bl	179f4 <fputs@plt+0x6950>
   6cba8:	b	6cae8 <fputs@plt+0x5ba44>
   6cbac:	orr	r3, r3, #96	; 0x60
   6cbb0:	strb	r3, [r4, #42]	; 0x2a
   6cbb4:	ldr	r2, [r5, #8]
   6cbb8:	ldr	r1, [r5, #424]	; 0x1a8
   6cbbc:	cmp	r1, #0
   6cbc0:	beq	6cbd4 <fputs@plt+0x5bb30>
   6cbc4:	mov	r0, r2
   6cbc8:	bl	1457c <fputs@plt+0x34d8>
   6cbcc:	mov	r3, #121	; 0x79
   6cbd0:	strb	r3, [r0]
   6cbd4:	ldrsh	r3, [r4, #32]
   6cbd8:	cmp	r3, #0
   6cbdc:	blt	6ccfc <fputs@plt+0x5bc58>
   6cbe0:	ldr	r2, [r4, #4]
   6cbe4:	ldr	r0, [r2, r3, lsl #4]
   6cbe8:	str	r0, [sp, #68]	; 0x44
   6cbec:	bl	15c88 <fputs@plt+0x4be4>
   6cbf0:	mov	r3, #0
   6cbf4:	add	r2, sp, #68	; 0x44
   6cbf8:	str	r0, [sp, #72]	; 0x48
   6cbfc:	mov	r1, #27
   6cc00:	mov	r0, r7
   6cc04:	bl	1ca80 <fputs@plt+0xb9dc>
   6cc08:	mov	r2, r0
   6cc0c:	mov	r1, #0
   6cc10:	ldr	r0, [r5]
   6cc14:	bl	27dd0 <fputs@plt+0x16d2c>
   6cc18:	cmp	r0, #0
   6cc1c:	beq	6cb08 <fputs@plt+0x5ba64>
   6cc20:	ldrb	r2, [r5, #452]	; 0x1c4
   6cc24:	ldr	r3, [r0, #4]
   6cc28:	strb	r2, [r3, #12]
   6cc2c:	mov	r3, #0
   6cc30:	mov	r1, r3
   6cc34:	str	r3, [sp, #8]
   6cc38:	str	r3, [sp, #12]
   6cc3c:	str	r3, [sp, #16]
   6cc40:	str	r3, [sp, #20]
   6cc44:	ldrb	r2, [r4, #43]	; 0x2b
   6cc48:	stm	sp, {r0, r2}
   6cc4c:	mov	r2, r3
   6cc50:	mov	r0, r5
   6cc54:	bl	6bbe8 <fputs@plt+0x5ab44>
   6cc58:	subs	r6, r0, #0
   6cc5c:	beq	6cb08 <fputs@plt+0x5ba64>
   6cc60:	ldrb	r3, [r6, #55]	; 0x37
   6cc64:	mov	r2, #2
   6cc68:	bfi	r3, r2, #0, #2
   6cc6c:	strb	r3, [r6, #55]	; 0x37
   6cc70:	mvn	r3, #0
   6cc74:	strh	r3, [r4, #32]
   6cc78:	ldrb	r3, [r6, #55]	; 0x37
   6cc7c:	ldrh	r9, [r6, #50]	; 0x32
   6cc80:	orr	r3, r3, #32
   6cc84:	strb	r3, [r6, #55]	; 0x37
   6cc88:	ldrb	r3, [r7, #151]	; 0x97
   6cc8c:	cmp	r3, #0
   6cc90:	beq	6cdb0 <fputs@plt+0x5bd0c>
   6cc94:	ldr	r8, [r4, #8]
   6cc98:	ldr	r3, [r4, #28]
   6cc9c:	str	r3, [r6, #44]	; 0x2c
   6cca0:	cmp	r8, #0
   6cca4:	bne	6cdb8 <fputs@plt+0x5bd14>
   6cca8:	ldrsh	r2, [r4, #34]	; 0x22
   6ccac:	cmp	r9, r2
   6ccb0:	strhge	r2, [r6, #52]	; 0x34
   6ccb4:	bge	6cb08 <fputs@plt+0x5ba64>
   6ccb8:	ldrh	r3, [r6, #52]	; 0x34
   6ccbc:	cmp	r2, r3
   6ccc0:	bgt	6cec0 <fputs@plt+0x5be1c>
   6ccc4:	ldr	r1, [pc, #1880]	; 6d424 <fputs@plt+0x5c380>
   6ccc8:	mov	r2, #0
   6cccc:	ldrsh	r3, [r4, #34]	; 0x22
   6ccd0:	cmp	r2, r3
   6ccd4:	bge	6cb08 <fputs@plt+0x5ba64>
   6ccd8:	ldr	r3, [r6, #4]
   6ccdc:	add	r0, r3, r9, lsl #1
   6cce0:	cmp	r3, r0
   6cce4:	bne	6ced8 <fputs@plt+0x5be34>
   6cce8:	strh	r2, [r3]
   6ccec:	ldr	r3, [r6, #32]
   6ccf0:	str	r1, [r3, r9, lsl #2]
   6ccf4:	add	r9, r9, #1
   6ccf8:	b	6cee4 <fputs@plt+0x5be40>
   6ccfc:	ldr	r0, [r4, #8]
   6cd00:	bl	19588 <fputs@plt+0x84e4>
   6cd04:	cmp	r2, #0
   6cd08:	mov	r6, r0
   6cd0c:	beq	6cd24 <fputs@plt+0x5bc80>
   6cd10:	mov	r0, r2
   6cd14:	ldr	r1, [r6, #44]	; 0x2c
   6cd18:	bl	1457c <fputs@plt+0x34d8>
   6cd1c:	mov	r3, #13
   6cd20:	strb	r3, [r0]
   6cd24:	mov	r2, #1
   6cd28:	mov	r1, r2
   6cd2c:	ldrh	r3, [r6, #50]	; 0x32
   6cd30:	cmp	r1, r3
   6cd34:	strhge	r2, [r6, #50]	; 0x32
   6cd38:	bge	6cc78 <fputs@plt+0x5bbd4>
   6cd3c:	ldr	r3, [r6, #4]
   6cd40:	lsl	r0, r1, #1
   6cd44:	ldrsh	r0, [r3, r0]
   6cd48:	add	ip, r3, r2, lsl #1
   6cd4c:	cmp	r3, ip
   6cd50:	addeq	r2, r2, #1
   6cd54:	strheq	r0, [r3]
   6cd58:	beq	6cd74 <fputs@plt+0x5bcd0>
   6cd5c:	ldrsh	lr, [r3], #2
   6cd60:	cmp	lr, r0
   6cd64:	bne	6cd4c <fputs@plt+0x5bca8>
   6cd68:	ldrh	r3, [r6, #52]	; 0x34
   6cd6c:	sub	r3, r3, #1
   6cd70:	strh	r3, [r6, #52]	; 0x34
   6cd74:	add	r1, r1, #1
   6cd78:	b	6cd2c <fputs@plt+0x5bc88>
   6cd7c:	ldr	r0, [r6, #4]
   6cd80:	lsl	r2, r3, #1
   6cd84:	add	r3, r3, #1
   6cd88:	ldrsh	r0, [r0, r2]
   6cd8c:	ldr	r2, [r4, #4]
   6cd90:	add	r2, r2, r0, lsl #4
   6cd94:	strb	r1, [r2, #12]
   6cd98:	cmp	r9, r3
   6cd9c:	bgt	6cd7c <fputs@plt+0x5bcd8>
   6cda0:	ldrb	r3, [r6, #55]	; 0x37
   6cda4:	orr	r3, r3, #8
   6cda8:	strb	r3, [r6, #55]	; 0x37
   6cdac:	b	6cc94 <fputs@plt+0x5bbf0>
   6cdb0:	mov	r1, #2
   6cdb4:	b	6cd98 <fputs@plt+0x5bcf4>
   6cdb8:	ldrb	r3, [r8, #55]	; 0x37
   6cdbc:	and	r3, r3, #3
   6cdc0:	cmp	r3, #2
   6cdc4:	beq	6ce10 <fputs@plt+0x5bd6c>
   6cdc8:	ldrh	r0, [r8, #50]	; 0x32
   6cdcc:	mov	r2, #0
   6cdd0:	lsl	r3, r0, #1
   6cdd4:	str	r3, [sp, #28]
   6cdd8:	mov	r3, r2
   6cddc:	cmp	r9, r3
   6cde0:	bgt	6ce18 <fputs@plt+0x5bd74>
   6cde4:	cmp	r2, #0
   6cde8:	strheq	r0, [r8, #52]	; 0x34
   6cdec:	beq	6ce10 <fputs@plt+0x5bd6c>
   6cdf0:	ldrh	r3, [r8, #52]	; 0x34
   6cdf4:	add	r2, r0, r2
   6cdf8:	cmp	r2, r3
   6cdfc:	bgt	6ce50 <fputs@plt+0x5bdac>
   6ce00:	ldrh	r2, [r8, #50]	; 0x32
   6ce04:	mov	r3, #0
   6ce08:	cmp	r9, r3
   6ce0c:	bgt	6ce68 <fputs@plt+0x5bdc4>
   6ce10:	ldr	r8, [r8, #20]
   6ce14:	b	6cca0 <fputs@plt+0x5bbfc>
   6ce18:	ldr	sl, [r6, #4]
   6ce1c:	lsl	lr, r3, #1
   6ce20:	ldr	r1, [r8, #4]
   6ce24:	ldr	ip, [sp, #28]
   6ce28:	ldrsh	sl, [sl, lr]
   6ce2c:	add	lr, r1, ip
   6ce30:	cmp	r1, lr
   6ce34:	addeq	r2, r2, #1
   6ce38:	beq	6ce48 <fputs@plt+0x5bda4>
   6ce3c:	ldrsh	ip, [r1], #2
   6ce40:	cmp	ip, sl
   6ce44:	bne	6ce30 <fputs@plt+0x5bd8c>
   6ce48:	add	r3, r3, #1
   6ce4c:	b	6cddc <fputs@plt+0x5bd38>
   6ce50:	mov	r1, r8
   6ce54:	mov	r0, r7
   6ce58:	bl	1d974 <fputs@plt+0xc8d0>
   6ce5c:	cmp	r0, #0
   6ce60:	beq	6ce00 <fputs@plt+0x5bd5c>
   6ce64:	b	6cb08 <fputs@plt+0x5ba64>
   6ce68:	ldr	ip, [r6, #4]
   6ce6c:	lsl	r0, r3, #1
   6ce70:	ldr	r1, [r8, #4]
   6ce74:	ldrsh	lr, [ip, r0]
   6ce78:	ldrh	r0, [r8, #50]	; 0x32
   6ce7c:	mov	ip, r1
   6ce80:	add	r0, r1, r0, lsl #1
   6ce84:	cmp	ip, r0
   6ce88:	bne	6ceac <fputs@plt+0x5be08>
   6ce8c:	lsl	r0, r2, #1
   6ce90:	strh	lr, [r1, r0]
   6ce94:	ldr	r1, [r6, #32]
   6ce98:	ldr	r0, [r1, r3, lsl #2]
   6ce9c:	ldr	r1, [r8, #32]
   6cea0:	str	r0, [r1, r2, lsl #2]
   6cea4:	add	r2, r2, #1
   6cea8:	b	6ceb8 <fputs@plt+0x5be14>
   6ceac:	ldrsh	sl, [ip], #2
   6ceb0:	cmp	sl, lr
   6ceb4:	bne	6ce84 <fputs@plt+0x5bde0>
   6ceb8:	add	r3, r3, #1
   6cebc:	b	6ce08 <fputs@plt+0x5bd64>
   6cec0:	mov	r1, r6
   6cec4:	mov	r0, r7
   6cec8:	bl	1d974 <fputs@plt+0xc8d0>
   6cecc:	cmp	r0, #0
   6ced0:	bne	6cb08 <fputs@plt+0x5ba64>
   6ced4:	b	6ccc4 <fputs@plt+0x5bc20>
   6ced8:	ldrsh	ip, [r3], #2
   6cedc:	cmp	r2, ip
   6cee0:	bne	6cce0 <fputs@plt+0x5bc3c>
   6cee4:	add	r2, r2, #1
   6cee8:	b	6cccc <fputs@plt+0x5bc28>
   6ceec:	ldrb	r1, [r2, #14]
   6cef0:	sub	r3, r3, #1
   6cef4:	add	r2, r2, #16
   6cef8:	add	r0, r0, r1
   6cefc:	b	6cb48 <fputs@plt+0x5baa4>
   6cf00:	mov	r0, r6
   6cf04:	bl	14f10 <fputs@plt+0x3e6c>
   6cf08:	ldr	r6, [r6, #20]
   6cf0c:	b	6cb70 <fputs@plt+0x5bacc>
   6cf10:	mov	r0, r5
   6cf14:	bl	265dc <fputs@plt+0x15538>
   6cf18:	subs	r8, r0, #0
   6cf1c:	beq	6cae8 <fputs@plt+0x5ba44>
   6cf20:	mov	r2, r6
   6cf24:	mov	r1, #61	; 0x3d
   6cf28:	bl	26a50 <fputs@plt+0x159ac>
   6cf2c:	ldr	r3, [r4, #12]
   6cf30:	ldr	r1, [pc, #1264]	; 6d428 <fputs@plt+0x5c384>
   6cf34:	ldr	r2, [pc, #1264]	; 6d42c <fputs@plt+0x5c388>
   6cf38:	cmp	r3, #0
   6cf3c:	ldr	r3, [pc, #1260]	; 6d430 <fputs@plt+0x5c38c>
   6cf40:	moveq	r2, r3
   6cf44:	ldr	r3, [pc, #1256]	; 6d434 <fputs@plt+0x5c390>
   6cf48:	moveq	r3, r1
   6cf4c:	str	r3, [sp, #44]	; 0x2c
   6cf50:	ldr	r3, [sp, #128]	; 0x80
   6cf54:	cmp	r3, #0
   6cf58:	beq	6d3dc <fputs@plt+0x5c338>
   6cf5c:	ldr	r9, [r5, #76]	; 0x4c
   6cf60:	mov	r0, r5
   6cf64:	add	fp, r9, #3
   6cf68:	add	sl, r9, #1
   6cf6c:	str	fp, [r5, #76]	; 0x4c
   6cf70:	bl	14fd4 <fputs@plt+0x3f30>
   6cf74:	ldr	r3, [sp, #28]
   6cf78:	mov	r2, #1
   6cf7c:	mov	r1, #55	; 0x37
   6cf80:	mov	r0, r8
   6cf84:	str	r3, [sp]
   6cf88:	ldr	r3, [r5, #396]	; 0x18c
   6cf8c:	bl	2654c <fputs@plt+0x154a8>
   6cf90:	mov	r1, #16
   6cf94:	mov	r0, r8
   6cf98:	bl	18814 <fputs@plt+0x7770>
   6cf9c:	mov	r3, #2
   6cfa0:	mov	r2, sl
   6cfa4:	mov	r1, #16
   6cfa8:	mov	r0, r8
   6cfac:	str	r3, [r5, #72]	; 0x48
   6cfb0:	ldr	r3, [r8, #32]
   6cfb4:	str	r3, [sp, #32]
   6cfb8:	add	r3, r3, #1
   6cfbc:	str	r3, [sp]
   6cfc0:	mov	r3, r6
   6cfc4:	bl	2654c <fputs@plt+0x154a8>
   6cfc8:	mov	r3, #13
   6cfcc:	add	r2, sp, #68	; 0x44
   6cfd0:	ldr	r1, [sp, #128]	; 0x80
   6cfd4:	mov	r0, r5
   6cfd8:	strh	r3, [sp, #68]	; 0x44
   6cfdc:	str	sl, [sp, #72]	; 0x48
   6cfe0:	str	r6, [sp, #76]	; 0x4c
   6cfe4:	str	r6, [sp, #80]	; 0x50
   6cfe8:	bl	49050 <fputs@plt+0x37fac>
   6cfec:	mov	r1, sl
   6cff0:	mov	r0, r8
   6cff4:	bl	26a8c <fputs@plt+0x159e8>
   6cff8:	mov	r0, r8
   6cffc:	ldr	r1, [sp, #32]
   6d000:	bl	1b664 <fputs@plt+0xa5c0>
   6d004:	ldr	r3, [r5, #68]	; 0x44
   6d008:	cmp	r3, #0
   6d00c:	str	r3, [sp, #32]
   6d010:	bne	6cae8 <fputs@plt+0x5ba44>
   6d014:	mov	r0, r5
   6d018:	ldr	r1, [sp, #128]	; 0x80
   6d01c:	bl	462dc <fputs@plt+0x35238>
   6d020:	subs	r1, r0, #0
   6d024:	beq	6cae8 <fputs@plt+0x5ba44>
   6d028:	ldrsh	r3, [r1, #34]	; 0x22
   6d02c:	mov	r0, r7
   6d030:	add	r9, r9, #2
   6d034:	strh	r3, [r4, #34]	; 0x22
   6d038:	ldr	r3, [r1, #4]
   6d03c:	str	r3, [r4, #4]
   6d040:	str	r6, [r1, #4]
   6d044:	strh	r6, [r1, #34]	; 0x22
   6d048:	bl	1fc44 <fputs@plt+0xeba0>
   6d04c:	mov	r1, #18
   6d050:	mov	r0, r8
   6d054:	ldr	r2, [sp, #72]	; 0x48
   6d058:	bl	26a50 <fputs@plt+0x159ac>
   6d05c:	mov	sl, r0
   6d060:	mov	r1, #49	; 0x31
   6d064:	str	r9, [sp]
   6d068:	mov	r0, r8
   6d06c:	ldrd	r2, [sp, #76]	; 0x4c
   6d070:	bl	2654c <fputs@plt+0x154a8>
   6d074:	mov	r2, r6
   6d078:	mov	r1, r4
   6d07c:	mov	r0, r8
   6d080:	bl	2672c <fputs@plt+0x15688>
   6d084:	mov	r3, fp
   6d088:	mov	r2, #1
   6d08c:	mov	r1, #74	; 0x4a
   6d090:	mov	r0, r8
   6d094:	bl	26ab4 <fputs@plt+0x15a10>
   6d098:	mov	r3, r9
   6d09c:	mov	r2, #1
   6d0a0:	str	fp, [sp]
   6d0a4:	mov	r1, #75	; 0x4b
   6d0a8:	mov	r0, r8
   6d0ac:	bl	2654c <fputs@plt+0x154a8>
   6d0b0:	mov	r1, sl
   6d0b4:	mov	r0, r8
   6d0b8:	bl	26c6c <fputs@plt+0x15bc8>
   6d0bc:	mov	r1, sl
   6d0c0:	mov	r0, r8
   6d0c4:	bl	1b664 <fputs@plt+0xa5c0>
   6d0c8:	mov	r2, #1
   6d0cc:	mov	r1, #61	; 0x3d
   6d0d0:	mov	r0, r8
   6d0d4:	bl	26a50 <fputs@plt+0x159ac>
   6d0d8:	ldrsh	r0, [r4, #34]	; 0x22
   6d0dc:	mov	r2, r6
   6d0e0:	ldr	ip, [r4, #4]
   6d0e4:	cmp	r2, r0
   6d0e8:	blt	6d240 <fputs@plt+0x5c19c>
   6d0ec:	ldr	r3, [r4]
   6d0f0:	mov	fp, #0
   6d0f4:	sub	r3, r3, #1
   6d0f8:	ldrb	r2, [r3, #1]!
   6d0fc:	cmp	r2, #0
   6d100:	bne	6d278 <fputs@plt+0x5c1d4>
   6d104:	ldr	r2, [pc, #812]	; 6d438 <fputs@plt+0x5c394>
   6d108:	add	fp, fp, #2
   6d10c:	add	r6, fp, r6
   6d110:	mov	fp, #6
   6d114:	ldr	r3, [pc, #800]	; 6d43c <fputs@plt+0x5c398>
   6d118:	cmp	r6, #50	; 0x32
   6d11c:	mla	r6, r0, fp, r6
   6d120:	ldr	sl, [pc, #792]	; 6d440 <fputs@plt+0x5c39c>
   6d124:	movlt	r3, r2
   6d128:	ldr	r2, [pc, #788]	; 6d444 <fputs@plt+0x5c3a0>
   6d12c:	add	fp, r6, #35	; 0x23
   6d130:	str	r3, [sp, #52]	; 0x34
   6d134:	mov	r0, fp
   6d138:	asr	r1, fp, #31
   6d13c:	ldr	r3, [pc, #772]	; 6d448 <fputs@plt+0x5c3a4>
   6d140:	movlt	r3, r2
   6d144:	str	r3, [sp, #48]	; 0x30
   6d148:	ldr	r3, [pc, #764]	; 6d44c <fputs@plt+0x5c3a8>
   6d14c:	movge	sl, r3
   6d150:	bl	1c538 <fputs@plt+0xb494>
   6d154:	subs	r6, r0, #0
   6d158:	bne	6d288 <fputs@plt+0x5c1e4>
   6d15c:	mov	r0, r7
   6d160:	bl	179f4 <fputs@plt+0x6950>
   6d164:	ldr	r3, [sp, #28]
   6d168:	ldr	r2, [sp, #28]
   6d16c:	ldr	r1, [r5, #392]	; 0x188
   6d170:	lsl	r9, r3, #4
   6d174:	ldr	r3, [r7, #16]
   6d178:	ldr	r0, [sp, #28]
   6d17c:	ldr	r2, [r3, r2, lsl #4]
   6d180:	ldr	r3, [r4]
   6d184:	cmp	r0, #1
   6d188:	mov	r0, r5
   6d18c:	str	r6, [sp, #16]
   6d190:	str	r1, [sp, #20]
   6d194:	ldr	r1, [r5, #396]	; 0x18c
   6d198:	str	r3, [sp, #4]
   6d19c:	str	r3, [sp, #8]
   6d1a0:	ldr	r3, [sp, #44]	; 0x2c
   6d1a4:	str	r1, [sp, #12]
   6d1a8:	ldr	r1, [pc, #672]	; 6d450 <fputs@plt+0x5c3ac>
   6d1ac:	str	r3, [sp]
   6d1b0:	ldr	r3, [pc, #668]	; 6d454 <fputs@plt+0x5c3b0>
   6d1b4:	moveq	r3, r1
   6d1b8:	ldr	r1, [pc, #664]	; 6d458 <fputs@plt+0x5c3b4>
   6d1bc:	bl	6b358 <fputs@plt+0x5a2b4>
   6d1c0:	mov	r1, r6
   6d1c4:	mov	r0, r7
   6d1c8:	bl	1b744 <fputs@plt+0xa6a0>
   6d1cc:	mov	r0, r5
   6d1d0:	ldr	r1, [sp, #28]
   6d1d4:	bl	26c8c <fputs@plt+0x15be8>
   6d1d8:	ldrb	r3, [r4, #42]	; 0x2a
   6d1dc:	tst	r3, #8
   6d1e0:	beq	6d210 <fputs@plt+0x5c16c>
   6d1e4:	ldr	r3, [r7, #16]
   6d1e8:	add	r9, r3, r9
   6d1ec:	ldr	r2, [r9, #12]
   6d1f0:	ldr	r2, [r2, #72]	; 0x48
   6d1f4:	cmp	r2, #0
   6d1f8:	bne	6d210 <fputs@plt+0x5c16c>
   6d1fc:	ldr	r2, [sp, #28]
   6d200:	mov	r0, r5
   6d204:	ldr	r1, [pc, #592]	; 6d45c <fputs@plt+0x5c3b8>
   6d208:	ldr	r2, [r3, r2, lsl #4]
   6d20c:	bl	6b358 <fputs@plt+0x5a2b4>
   6d210:	ldr	r1, [pc, #584]	; 6d460 <fputs@plt+0x5c3bc>
   6d214:	mov	r0, r7
   6d218:	ldr	r2, [r4]
   6d21c:	bl	36660 <fputs@plt+0x255bc>
   6d220:	mov	r2, r0
   6d224:	mov	r0, r8
   6d228:	ldr	r1, [sp, #28]
   6d22c:	bl	26810 <fputs@plt+0x1576c>
   6d230:	ldrb	r3, [r7, #149]	; 0x95
   6d234:	cmp	r3, #0
   6d238:	beq	6cae8 <fputs@plt+0x5ba44>
   6d23c:	b	6cb84 <fputs@plt+0x5bae0>
   6d240:	ldr	r1, [ip, r2, lsl #4]
   6d244:	mov	r3, #0
   6d248:	sub	r1, r1, #1
   6d24c:	ldrb	lr, [r1, #1]!
   6d250:	cmp	lr, #0
   6d254:	bne	6d268 <fputs@plt+0x5c1c4>
   6d258:	add	r3, r3, #7
   6d25c:	add	r2, r2, #1
   6d260:	add	r6, r6, r3
   6d264:	b	6d0e4 <fputs@plt+0x5c040>
   6d268:	cmp	lr, #34	; 0x22
   6d26c:	addeq	r3, r3, #1
   6d270:	add	r3, r3, #1
   6d274:	b	6d24c <fputs@plt+0x5c1a8>
   6d278:	cmp	r2, #34	; 0x22
   6d27c:	addeq	fp, fp, #1
   6d280:	add	fp, fp, #1
   6d284:	b	6d0f8 <fputs@plt+0x5c054>
   6d288:	ldr	r2, [pc, #468]	; 6d464 <fputs@plt+0x5c3c0>
   6d28c:	mov	r1, r6
   6d290:	mov	r0, fp
   6d294:	bl	29454 <fputs@plt+0x183b0>
   6d298:	mov	r0, r6
   6d29c:	bl	15c88 <fputs@plt+0x4be4>
   6d2a0:	add	r3, sp, #68	; 0x44
   6d2a4:	ldr	r2, [r4]
   6d2a8:	mov	r1, r3
   6d2ac:	str	r0, [sp, #68]	; 0x44
   6d2b0:	mov	r0, r6
   6d2b4:	bl	215fc <fputs@plt+0x10558>
   6d2b8:	ldr	r2, [sp, #68]	; 0x44
   6d2bc:	add	r3, sp, #68	; 0x44
   6d2c0:	str	r3, [sp, #56]	; 0x38
   6d2c4:	add	r1, r2, #1
   6d2c8:	str	r1, [sp, #68]	; 0x44
   6d2cc:	mov	r1, #40	; 0x28
   6d2d0:	strb	r1, [r6, r2]
   6d2d4:	ldr	r9, [r4, #4]
   6d2d8:	add	r9, r9, #16
   6d2dc:	ldrsh	r3, [r4, #34]	; 0x22
   6d2e0:	ldr	r2, [sp, #32]
   6d2e4:	ldr	r1, [sp, #68]	; 0x44
   6d2e8:	cmp	r2, r3
   6d2ec:	sub	r0, fp, r1
   6d2f0:	add	r1, r6, r1
   6d2f4:	blt	6d308 <fputs@plt+0x5c264>
   6d2f8:	ldr	r2, [pc, #360]	; 6d468 <fputs@plt+0x5c3c4>
   6d2fc:	ldr	r3, [sp, #52]	; 0x34
   6d300:	bl	29454 <fputs@plt+0x183b0>
   6d304:	b	6d164 <fputs@plt+0x5c0c0>
   6d308:	mov	r2, sl
   6d30c:	bl	29454 <fputs@plt+0x183b0>
   6d310:	ldr	sl, [sp, #68]	; 0x44
   6d314:	add	r0, r6, sl
   6d318:	bl	15c88 <fputs@plt+0x4be4>
   6d31c:	add	r0, sl, r0
   6d320:	ldr	r2, [r9, #-16]
   6d324:	str	r0, [sp, #68]	; 0x44
   6d328:	mov	r0, r6
   6d32c:	ldr	r1, [sp, #56]	; 0x38
   6d330:	bl	215fc <fputs@plt+0x10558>
   6d334:	ldr	r2, [pc, #304]	; 6d46c <fputs@plt+0x5c3c8>
   6d338:	ldrb	r3, [r9, #-3]
   6d33c:	add	r3, r2, r3, lsl #2
   6d340:	ldr	r1, [r3, #-3224]	; 0xfffff368
   6d344:	mov	r0, r1
   6d348:	str	r1, [sp, #60]	; 0x3c
   6d34c:	bl	15c88 <fputs@plt+0x4be4>
   6d350:	mov	sl, r0
   6d354:	mov	r2, r0
   6d358:	ldr	r1, [sp, #60]	; 0x3c
   6d35c:	ldr	r0, [sp, #68]	; 0x44
   6d360:	add	r0, r6, r0
   6d364:	bl	10f18 <memcpy@plt>
   6d368:	ldr	r3, [sp, #32]
   6d36c:	ldr	r0, [sp, #68]	; 0x44
   6d370:	add	r3, r3, #1
   6d374:	add	r0, r0, sl
   6d378:	str	r3, [sp, #32]
   6d37c:	ldr	sl, [sp, #48]	; 0x30
   6d380:	str	r0, [sp, #68]	; 0x44
   6d384:	b	6d2d8 <fputs@plt+0x5c234>
   6d388:	ldr	r3, [r7, #24]
   6d38c:	str	r0, [r5, #488]	; 0x1e8
   6d390:	orr	r3, r3, #2
   6d394:	str	r3, [r7, #24]
   6d398:	ldr	r3, [r4, #12]
   6d39c:	cmp	r3, #0
   6d3a0:	bne	6cae8 <fputs@plt+0x5ba44>
   6d3a4:	ldr	r3, [sp, #36]	; 0x24
   6d3a8:	ldr	r1, [sp, #36]	; 0x24
   6d3ac:	ldr	r2, [sp, #40]	; 0x28
   6d3b0:	ldr	r3, [r3]
   6d3b4:	ldr	r0, [r5, #500]	; 0x1f4
   6d3b8:	cmp	r3, #0
   6d3bc:	movne	r2, r1
   6d3c0:	ldr	r1, [r2]
   6d3c4:	str	r2, [sp, #36]	; 0x24
   6d3c8:	sub	r1, r1, r0
   6d3cc:	bl	12204 <fputs@plt+0x1160>
   6d3d0:	add	r0, r0, #13
   6d3d4:	str	r0, [r4, #44]	; 0x2c
   6d3d8:	b	6cae8 <fputs@plt+0x5ba44>
   6d3dc:	cmp	fp, #0
   6d3e0:	ldreq	r1, [sp, #40]	; 0x28
   6d3e4:	addne	r1, r5, #508	; 0x1fc
   6d3e8:	ldr	r0, [r1]
   6d3ec:	ldr	ip, [r5, #500]	; 0x1f4
   6d3f0:	sub	r3, r0, ip
   6d3f4:	ldrb	r0, [r0]
   6d3f8:	cmp	r0, #59	; 0x3b
   6d3fc:	mov	r0, r7
   6d400:	ldrne	r1, [r1, #4]
   6d404:	str	ip, [sp]
   6d408:	addne	r3, r3, r1
   6d40c:	ldr	r1, [pc, #92]	; 6d470 <fputs@plt+0x5c3cc>
   6d410:	bl	36660 <fputs@plt+0x255bc>
   6d414:	mov	r6, r0
   6d418:	b	6d164 <fputs@plt+0x5c0c0>
   6d41c:	andeq	r8, r7, fp, asr #32
   6d420:	andeq	r8, r7, sp, ror r0
   6d424:	andeq	r2, r7, pc, ror r2
   6d428:			; <UNDEFINED> instruction: 0x000753b8
   6d42c:	andeq	r8, r7, lr, lsr r0
   6d430:	andeq	r8, r7, r8, lsr r0
   6d434:	andeq	r7, r7, r0, asr #24
   6d438:	andeq	r8, r7, r4, asr #32
   6d43c:	andeq	r8, r7, r3, asr #32
   6d440:	strdeq	r7, [r7], -r9
   6d444:	andeq	r5, r7, pc, lsr fp
   6d448:	andeq	r8, r7, r6, asr #32
   6d44c:	andeq	r8, r7, r7, asr #32
   6d450:	andeq	r6, r7, r2, lsr r5
   6d454:	andeq	r6, r7, r5, asr #10
   6d458:	strheq	r8, [r7], -sl
   6d45c:	andeq	r8, r7, r1, lsl r1
   6d460:	andeq	r8, r7, fp, lsr r1
   6d464:	muleq	r7, sp, r0
   6d468:	andeq	r4, r7, r6, lsr pc
   6d46c:	andeq	r5, r7, r0, lsl #9
   6d470:	andeq	r8, r7, fp, lsr #1
   6d474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d478:	sub	sp, sp, #44	; 0x2c
   6d47c:	mov	r6, r0
   6d480:	mov	r7, r1
   6d484:	str	r3, [sp, #16]
   6d488:	ldr	r3, [r0]
   6d48c:	str	r3, [sp, #12]
   6d490:	str	r2, [sp, #20]
   6d494:	bl	265dc <fputs@plt+0x15538>
   6d498:	subs	sl, r0, #0
   6d49c:	beq	6d538 <fputs@plt+0x5c494>
   6d4a0:	ldr	r3, [sp, #12]
   6d4a4:	mov	r4, #0
   6d4a8:	ldr	r8, [pc, #320]	; 6d5f0 <fputs@plt+0x5c54c>
   6d4ac:	ldr	r5, [r3, #16]
   6d4b0:	add	r5, r5, r7, lsl #4
   6d4b4:	ldr	r9, [r8]
   6d4b8:	ldr	r2, [r5]
   6d4bc:	ldr	r0, [sp, #12]
   6d4c0:	mov	r1, r9
   6d4c4:	bl	14a3c <fputs@plt+0x3998>
   6d4c8:	cmp	r0, #0
   6d4cc:	bne	6d540 <fputs@plt+0x5c49c>
   6d4d0:	ldr	r3, [r8, #4]
   6d4d4:	cmp	r3, #0
   6d4d8:	beq	6d50c <fputs@plt+0x5c468>
   6d4dc:	ldr	r1, [pc, #272]	; 6d5f4 <fputs@plt+0x5c550>
   6d4e0:	mov	r0, r6
   6d4e4:	str	r3, [sp]
   6d4e8:	mov	r3, r9
   6d4ec:	ldr	r2, [r5]
   6d4f0:	bl	6b358 <fputs@plt+0x5a2b4>
   6d4f4:	ldr	r3, [r6, #396]	; 0x18c
   6d4f8:	add	r2, sp, #28
   6d4fc:	str	r3, [r2, r4, lsl #2]
   6d500:	add	r3, sp, #24
   6d504:	mov	r2, #16
   6d508:	strb	r2, [r4, r3]
   6d50c:	add	r4, r4, #1
   6d510:	add	r8, r8, #8
   6d514:	cmp	r4, #3
   6d518:	bne	6d4b4 <fputs@plt+0x5c410>
   6d51c:	ldr	r6, [pc, #204]	; 6d5f0 <fputs@plt+0x5c54c>
   6d520:	mov	r5, #0
   6d524:	add	r8, sp, #28
   6d528:	add	r3, r6, r5, lsl #3
   6d52c:	ldr	r3, [r3, #4]
   6d530:	cmp	r3, #0
   6d534:	bne	6d5b8 <fputs@plt+0x5c514>
   6d538:	add	sp, sp, #44	; 0x2c
   6d53c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d540:	ldr	fp, [r0, #28]
   6d544:	add	r3, sp, #28
   6d548:	mov	r2, #0
   6d54c:	mov	r1, r7
   6d550:	mov	r0, r6
   6d554:	str	fp, [r3, r4, lsl #2]
   6d558:	add	r3, sp, #24
   6d55c:	strb	r2, [r4, r3]
   6d560:	mov	r3, #1
   6d564:	mov	r2, fp
   6d568:	str	r9, [sp]
   6d56c:	bl	26384 <fputs@plt+0x152e0>
   6d570:	ldr	r3, [sp, #16]
   6d574:	cmp	r3, #0
   6d578:	beq	6d5a0 <fputs@plt+0x5c4fc>
   6d57c:	str	r3, [sp, #4]
   6d580:	mov	r0, r6
   6d584:	ldr	r3, [sp, #80]	; 0x50
   6d588:	ldr	r1, [pc, #104]	; 6d5f8 <fputs@plt+0x5c554>
   6d58c:	str	r3, [sp]
   6d590:	mov	r3, r9
   6d594:	ldr	r2, [r5]
   6d598:	bl	6b358 <fputs@plt+0x5a2b4>
   6d59c:	b	6d50c <fputs@plt+0x5c468>
   6d5a0:	mov	r3, r7
   6d5a4:	mov	r2, fp
   6d5a8:	mov	r1, #119	; 0x77
   6d5ac:	mov	r0, sl
   6d5b0:	bl	26ab4 <fputs@plt+0x15a10>
   6d5b4:	b	6d50c <fputs@plt+0x5c468>
   6d5b8:	ldr	r2, [sp, #20]
   6d5bc:	mov	r1, #55	; 0x37
   6d5c0:	mov	r0, sl
   6d5c4:	str	r7, [sp]
   6d5c8:	str	r4, [sp, #4]
   6d5cc:	ldr	r3, [r8, r5, lsl #2]
   6d5d0:	add	r2, r2, r5
   6d5d4:	bl	26634 <fputs@plt+0x15590>
   6d5d8:	add	r3, sp, #24
   6d5dc:	mov	r0, sl
   6d5e0:	ldrb	r1, [r3, r5]
   6d5e4:	add	r5, r5, #1
   6d5e8:	bl	18814 <fputs@plt+0x7770>
   6d5ec:	b	6d528 <fputs@plt+0x5c484>
   6d5f0:	andeq	r4, r7, r0, lsl #18
   6d5f4:	andeq	r8, r7, sp, asr r1
   6d5f8:	andeq	r7, r7, r9, asr #25
   6d5fc:	ldr	r3, [r0]
   6d600:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   6d604:	mov	r4, r0
   6d608:	mov	r2, r1
   6d60c:	mov	r5, r1
   6d610:	ldr	r3, [r3, #16]
   6d614:	add	r3, r3, r1, lsl #4
   6d618:	mov	r1, #0
   6d61c:	ldr	r6, [r3, #12]
   6d620:	bl	48fa8 <fputs@plt+0x37f04>
   6d624:	ldr	r7, [r4, #72]	; 0x48
   6d628:	mov	r1, r5
   6d62c:	mov	r0, r4
   6d630:	add	r3, r7, #3
   6d634:	mov	r2, r7
   6d638:	str	r3, [r4, #72]	; 0x48
   6d63c:	mov	r3, #0
   6d640:	str	r3, [sp]
   6d644:	bl	6d474 <fputs@plt+0x5c3d0>
   6d648:	ldr	r6, [r6, #16]
   6d64c:	ldr	r8, [r4, #76]	; 0x4c
   6d650:	ldr	r9, [r4, #72]	; 0x48
   6d654:	add	r8, r8, #1
   6d658:	cmp	r6, #0
   6d65c:	bne	6d684 <fputs@plt+0x5c5e0>
   6d660:	mov	r0, r4
   6d664:	bl	265dc <fputs@plt+0x15538>
   6d668:	cmp	r0, #0
   6d66c:	beq	6d6a4 <fputs@plt+0x5c600>
   6d670:	mov	r2, r5
   6d674:	mov	r1, #124	; 0x7c
   6d678:	add	sp, sp, #12
   6d67c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   6d680:	b	26a50 <fputs@plt+0x159ac>
   6d684:	mov	r3, r7
   6d688:	mov	r2, #0
   6d68c:	strd	r8, [sp]
   6d690:	mov	r0, r4
   6d694:	ldr	r1, [r6, #8]
   6d698:	bl	31980 <fputs@plt+0x208dc>
   6d69c:	ldr	r6, [r6]
   6d6a0:	b	6d658 <fputs@plt+0x5c5b4>
   6d6a4:	add	sp, sp, #12
   6d6a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6d6ac:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   6d6b0:	mov	r4, r0
   6d6b4:	mov	r7, r1
   6d6b8:	mov	r8, r2
   6d6bc:	ldr	r0, [r0]
   6d6c0:	ldr	r1, [r1, #64]	; 0x40
   6d6c4:	bl	19670 <fputs@plt+0x85cc>
   6d6c8:	mov	r2, r0
   6d6cc:	mov	r5, r0
   6d6d0:	mov	r1, #0
   6d6d4:	mov	r0, r4
   6d6d8:	bl	48fa8 <fputs@plt+0x37f04>
   6d6dc:	ldr	r6, [r4, #72]	; 0x48
   6d6e0:	cmp	r8, #0
   6d6e4:	mov	r1, r5
   6d6e8:	mov	r0, r4
   6d6ec:	add	r3, r6, #3
   6d6f0:	mov	r2, r6
   6d6f4:	str	r3, [r4, #72]	; 0x48
   6d6f8:	ldrne	r3, [pc, #104]	; 6d768 <fputs@plt+0x5c6c4>
   6d6fc:	ldreq	r3, [pc, #104]	; 6d76c <fputs@plt+0x5c6c8>
   6d700:	strne	r3, [sp]
   6d704:	ldrne	r3, [r8]
   6d708:	streq	r3, [sp]
   6d70c:	ldreq	r3, [r7]
   6d710:	bl	6d474 <fputs@plt+0x5c3d0>
   6d714:	ldr	r3, [r4, #72]	; 0x48
   6d718:	mov	r2, r8
   6d71c:	mov	r1, r7
   6d720:	mov	r0, r4
   6d724:	str	r3, [sp, #4]
   6d728:	ldr	r3, [r4, #76]	; 0x4c
   6d72c:	add	r3, r3, #1
   6d730:	str	r3, [sp]
   6d734:	mov	r3, r6
   6d738:	bl	31980 <fputs@plt+0x208dc>
   6d73c:	mov	r0, r4
   6d740:	bl	265dc <fputs@plt+0x15538>
   6d744:	cmp	r0, #0
   6d748:	beq	6d760 <fputs@plt+0x5c6bc>
   6d74c:	mov	r2, r5
   6d750:	mov	r1, #124	; 0x7c
   6d754:	add	sp, sp, #8
   6d758:	pop	{r4, r5, r6, r7, r8, lr}
   6d75c:	b	26a50 <fputs@plt+0x159ac>
   6d760:	add	sp, sp, #8
   6d764:	pop	{r4, r5, r6, r7, r8, pc}
   6d768:	andeq	r7, r7, r9, ror r5
   6d76c:			; <UNDEFINED> instruction: 0x00077dbc
   6d770:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   6d774:	mov	r4, r0
   6d778:	mov	r7, r1
   6d77c:	mov	r8, r2
   6d780:	ldr	r5, [r0]
   6d784:	bl	5c738 <fputs@plt+0x4b694>
   6d788:	subs	r6, r0, #0
   6d78c:	bne	6d7bc <fputs@plt+0x5c718>
   6d790:	cmp	r7, #0
   6d794:	bne	6d7e0 <fputs@plt+0x5c73c>
   6d798:	ldr	r3, [r5, #20]
   6d79c:	cmp	r3, r6
   6d7a0:	bgt	6d7c4 <fputs@plt+0x5c720>
   6d7a4:	mov	r0, r4
   6d7a8:	bl	265dc <fputs@plt+0x15538>
   6d7ac:	cmp	r0, #0
   6d7b0:	beq	6d7bc <fputs@plt+0x5c718>
   6d7b4:	mov	r1, #147	; 0x93
   6d7b8:	bl	265c0 <fputs@plt+0x1551c>
   6d7bc:	add	sp, sp, #12
   6d7c0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6d7c4:	cmp	r6, #1
   6d7c8:	beq	6d7d8 <fputs@plt+0x5c734>
   6d7cc:	mov	r1, r6
   6d7d0:	mov	r0, r4
   6d7d4:	bl	6d5fc <fputs@plt+0x5c558>
   6d7d8:	add	r6, r6, #1
   6d7dc:	b	6d798 <fputs@plt+0x5c6f4>
   6d7e0:	ldr	r6, [r8, #4]
   6d7e4:	cmp	r6, #0
   6d7e8:	bne	6d89c <fputs@plt+0x5c7f8>
   6d7ec:	mov	r1, r7
   6d7f0:	mov	r0, r5
   6d7f4:	bl	1c908 <fputs@plt+0xb864>
   6d7f8:	mov	r1, r0
   6d7fc:	mov	r9, r0
   6d800:	mov	r0, r5
   6d804:	bl	14b34 <fputs@plt+0x3a90>
   6d808:	mov	r8, r0
   6d80c:	mov	r1, r9
   6d810:	mov	r0, r5
   6d814:	bl	1b744 <fputs@plt+0xa6a0>
   6d818:	cmp	r8, #0
   6d81c:	blt	6d830 <fputs@plt+0x5c78c>
   6d820:	mov	r1, r8
   6d824:	mov	r0, r4
   6d828:	bl	6d5fc <fputs@plt+0x5c558>
   6d82c:	b	6d7a4 <fputs@plt+0x5c700>
   6d830:	mov	r1, r7
   6d834:	mov	r0, r5
   6d838:	bl	1c908 <fputs@plt+0xb864>
   6d83c:	subs	r7, r0, #0
   6d840:	beq	6d7a4 <fputs@plt+0x5c700>
   6d844:	mov	r2, r6
   6d848:	mov	r1, r7
   6d84c:	mov	r0, r5
   6d850:	bl	14ab8 <fputs@plt+0x3a14>
   6d854:	subs	r6, r0, #0
   6d858:	movne	r2, r6
   6d85c:	ldrne	r1, [r2, #12]
   6d860:	bne	6d884 <fputs@plt+0x5c7e0>
   6d864:	mov	r1, r6
   6d868:	mov	r3, r6
   6d86c:	mov	r2, r7
   6d870:	mov	r0, r4
   6d874:	bl	5cc08 <fputs@plt+0x4bb64>
   6d878:	subs	r1, r0, #0
   6d87c:	beq	6d88c <fputs@plt+0x5c7e8>
   6d880:	mov	r2, r6
   6d884:	mov	r0, r4
   6d888:	bl	6d6ac <fputs@plt+0x5c608>
   6d88c:	mov	r1, r7
   6d890:	mov	r0, r5
   6d894:	bl	1b744 <fputs@plt+0xa6a0>
   6d898:	b	6d7a4 <fputs@plt+0x5c700>
   6d89c:	add	r3, sp, #4
   6d8a0:	mov	r2, r8
   6d8a4:	mov	r1, r7
   6d8a8:	mov	r0, r4
   6d8ac:	bl	2f3d4 <fputs@plt+0x1e330>
   6d8b0:	cmp	r0, #0
   6d8b4:	blt	6d7a4 <fputs@plt+0x5c700>
   6d8b8:	ldr	r3, [r5, #16]
   6d8bc:	ldr	r1, [sp, #4]
   6d8c0:	ldr	r8, [r3, r0, lsl #4]
   6d8c4:	mov	r0, r5
   6d8c8:	bl	1c908 <fputs@plt+0xb864>
   6d8cc:	subs	r6, r0, #0
   6d8d0:	beq	6d7a4 <fputs@plt+0x5c700>
   6d8d4:	mov	r2, r8
   6d8d8:	mov	r1, r6
   6d8dc:	mov	r0, r5
   6d8e0:	bl	14ab8 <fputs@plt+0x3a14>
   6d8e4:	subs	r7, r0, #0
   6d8e8:	movne	r2, r7
   6d8ec:	ldrne	r1, [r2, #12]
   6d8f0:	bne	6d914 <fputs@plt+0x5c870>
   6d8f4:	mov	r1, r7
   6d8f8:	mov	r3, r8
   6d8fc:	mov	r2, r6
   6d900:	mov	r0, r4
   6d904:	bl	5cc08 <fputs@plt+0x4bb64>
   6d908:	subs	r1, r0, #0
   6d90c:	beq	6d91c <fputs@plt+0x5c878>
   6d910:	mov	r2, r7
   6d914:	mov	r0, r4
   6d918:	bl	6d6ac <fputs@plt+0x5c608>
   6d91c:	mov	r1, r6
   6d920:	b	6d890 <fputs@plt+0x5c7ec>
   6d924:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   6d928:	ldr	r5, [r0, #488]	; 0x1e8
   6d92c:	cmp	r5, #0
   6d930:	beq	6daa0 <fputs@plt+0x5c9fc>
   6d934:	mov	r4, r0
   6d938:	mov	r7, r1
   6d93c:	ldr	r6, [r0]
   6d940:	bl	277bc <fputs@plt+0x16718>
   6d944:	mov	r3, #0
   6d948:	str	r3, [r4, #516]	; 0x204
   6d94c:	ldr	r3, [r5, #48]	; 0x30
   6d950:	cmp	r3, #0
   6d954:	ble	6daa0 <fputs@plt+0x5c9fc>
   6d958:	ldrb	r3, [r6, #149]	; 0x95
   6d95c:	cmp	r3, #0
   6d960:	bne	6da70 <fputs@plt+0x5c9cc>
   6d964:	cmp	r7, #0
   6d968:	beq	6d984 <fputs@plt+0x5c8e0>
   6d96c:	ldr	r3, [r7]
   6d970:	ldr	r2, [r4, #500]	; 0x1f4
   6d974:	sub	r3, r3, r2
   6d978:	ldr	r2, [r7, #4]
   6d97c:	add	r3, r3, r2
   6d980:	str	r3, [r4, #504]	; 0x1f8
   6d984:	add	r2, r4, #500	; 0x1f4
   6d988:	ldr	r1, [pc, #280]	; 6daa8 <fputs@plt+0x5ca04>
   6d98c:	mov	r0, r6
   6d990:	bl	36660 <fputs@plt+0x255bc>
   6d994:	mov	r8, r0
   6d998:	mov	r0, r6
   6d99c:	ldr	r1, [r5, #64]	; 0x40
   6d9a0:	bl	19670 <fputs@plt+0x85cc>
   6d9a4:	ldr	r3, [r6, #16]
   6d9a8:	mov	r7, r0
   6d9ac:	cmp	r0, #1
   6d9b0:	mov	r0, r4
   6d9b4:	ldr	r1, [r4, #392]	; 0x188
   6d9b8:	ldr	r2, [r3, r7, lsl #4]
   6d9bc:	ldr	r3, [r5]
   6d9c0:	str	r1, [sp, #12]
   6d9c4:	ldr	r1, [pc, #224]	; 6daac <fputs@plt+0x5ca08>
   6d9c8:	str	r3, [sp]
   6d9cc:	stmib	sp, {r3, r8}
   6d9d0:	ldr	r3, [pc, #216]	; 6dab0 <fputs@plt+0x5ca0c>
   6d9d4:	moveq	r3, r1
   6d9d8:	ldr	r1, [pc, #212]	; 6dab4 <fputs@plt+0x5ca10>
   6d9dc:	bl	6b358 <fputs@plt+0x5a2b4>
   6d9e0:	mov	r1, r8
   6d9e4:	mov	r0, r6
   6d9e8:	bl	1b744 <fputs@plt+0xa6a0>
   6d9ec:	mov	r0, r4
   6d9f0:	bl	265dc <fputs@plt+0x15538>
   6d9f4:	mov	r8, r0
   6d9f8:	mov	r1, r7
   6d9fc:	mov	r0, r4
   6da00:	bl	26c8c <fputs@plt+0x15be8>
   6da04:	mov	r3, #0
   6da08:	mov	r1, #147	; 0x93
   6da0c:	mov	r2, r3
   6da10:	mov	r0, r8
   6da14:	bl	26ab4 <fputs@plt+0x15a10>
   6da18:	ldr	r1, [pc, #152]	; 6dab8 <fputs@plt+0x5ca14>
   6da1c:	mov	r0, r6
   6da20:	ldr	r2, [r5]
   6da24:	bl	36660 <fputs@plt+0x255bc>
   6da28:	mov	r2, r0
   6da2c:	mov	r1, r7
   6da30:	mov	r0, r8
   6da34:	bl	26810 <fputs@plt+0x1576c>
   6da38:	ldr	r6, [r4, #76]	; 0x4c
   6da3c:	mov	r0, r8
   6da40:	ldr	r2, [r5]
   6da44:	add	r6, r6, #1
   6da48:	mov	r1, r6
   6da4c:	str	r6, [r4, #76]	; 0x4c
   6da50:	bl	266a0 <fputs@plt+0x155fc>
   6da54:	mov	r3, r6
   6da58:	mov	r2, r7
   6da5c:	mov	r1, #150	; 0x96
   6da60:	mov	r0, r8
   6da64:	add	sp, sp, #16
   6da68:	pop	{r4, r5, r6, r7, r8, lr}
   6da6c:	b	26ab4 <fputs@plt+0x15a10>
   6da70:	mov	r2, r5
   6da74:	ldr	r1, [r5]
   6da78:	ldr	r0, [r5, #64]	; 0x40
   6da7c:	add	r0, r0, #8
   6da80:	bl	1c610 <fputs@plt+0xb56c>
   6da84:	cmp	r0, #0
   6da88:	streq	r0, [r4, #488]	; 0x1e8
   6da8c:	beq	6daa0 <fputs@plt+0x5c9fc>
   6da90:	mov	r0, r6
   6da94:	add	sp, sp, #16
   6da98:	pop	{r4, r5, r6, r7, r8, lr}
   6da9c:	b	179f4 <fputs@plt+0x6950>
   6daa0:	add	sp, sp, #16
   6daa4:	pop	{r4, r5, r6, r7, r8, pc}
   6daa8:	andeq	r8, r7, r4, ror r1
   6daac:	andeq	r6, r7, r2, lsr r5
   6dab0:	andeq	r6, r7, r5, asr #10
   6dab4:	andeq	r8, r7, ip, lsl #3
   6dab8:	andeq	r8, r7, r4, ror #3
   6dabc:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   6dac0:	mov	r3, #0
   6dac4:	mov	r4, r0
   6dac8:	ldr	r7, [r0, #336]	; 0x150
   6dacc:	str	r3, [sp, #4]
   6dad0:	cmp	r7, r3
   6dad4:	beq	6dae4 <fputs@plt+0x5ca40>
   6dad8:	ldr	r3, [r7, #12]
   6dadc:	cmp	r3, #0
   6dae0:	beq	6db00 <fputs@plt+0x5ca5c>
   6dae4:	mov	r0, r4
   6dae8:	mov	r1, #21
   6daec:	bl	1be98 <fputs@plt+0xadf4>
   6daf0:	ldr	r0, [pc, #288]	; 6dc18 <fputs@plt+0x5cb74>
   6daf4:	bl	2bcb8 <fputs@plt+0x1ac14>
   6daf8:	add	sp, sp, #8
   6dafc:	pop	{r4, r5, r6, r7, r8, pc}
   6db00:	mov	r2, #544	; 0x220
   6db04:	mov	r3, #0
   6db08:	ldr	r8, [r7, #4]
   6db0c:	mov	r6, r1
   6db10:	bl	1d308 <fputs@plt+0xc264>
   6db14:	subs	r5, r0, #0
   6db18:	moveq	r6, #7
   6db1c:	beq	6dbd8 <fputs@plt+0x5cb34>
   6db20:	mov	r3, #1
   6db24:	mov	r1, r6
   6db28:	str	r4, [r5]
   6db2c:	add	r2, sp, #4
   6db30:	str	r3, [r5, #428]	; 0x1ac
   6db34:	strb	r3, [r5, #454]	; 0x1c6
   6db38:	bl	6a854 <fputs@plt+0x597b0>
   6db3c:	subs	r6, r0, #0
   6db40:	bne	6dbe8 <fputs@plt+0x5cb44>
   6db44:	ldr	r3, [r5, #488]	; 0x1e8
   6db48:	cmp	r3, #0
   6db4c:	beq	6dbe8 <fputs@plt+0x5cb44>
   6db50:	ldrb	r2, [r4, #69]	; 0x45
   6db54:	cmp	r2, #0
   6db58:	bne	6dbe8 <fputs@plt+0x5cb44>
   6db5c:	ldr	r2, [r3, #12]
   6db60:	cmp	r2, #0
   6db64:	bne	6dbe8 <fputs@plt+0x5cb44>
   6db68:	ldrb	r2, [r3, #42]	; 0x2a
   6db6c:	tst	r2, #16
   6db70:	bne	6dbe8 <fputs@plt+0x5cb44>
   6db74:	ldr	r2, [r8, #4]
   6db78:	cmp	r2, #0
   6db7c:	bne	6db98 <fputs@plt+0x5caf4>
   6db80:	ldr	r2, [r3, #4]
   6db84:	str	r2, [r8, #4]
   6db88:	ldrsh	r2, [r3, #34]	; 0x22
   6db8c:	strh	r2, [r8, #34]	; 0x22
   6db90:	str	r6, [r3, #4]
   6db94:	strh	r6, [r3, #34]	; 0x22
   6db98:	mov	r3, #1
   6db9c:	str	r3, [r7, #12]
   6dba0:	ldr	r0, [r5, #8]
   6dba4:	mov	r3, #0
   6dba8:	strb	r3, [r5, #454]	; 0x1c6
   6dbac:	cmp	r0, r3
   6dbb0:	beq	6dbb8 <fputs@plt+0x5cb14>
   6dbb4:	bl	45e0c <fputs@plt+0x34d68>
   6dbb8:	mov	r0, r4
   6dbbc:	ldr	r1, [r5, #488]	; 0x1e8
   6dbc0:	bl	1fc44 <fputs@plt+0xeba0>
   6dbc4:	mov	r0, r5
   6dbc8:	bl	1f5a4 <fputs@plt+0xe500>
   6dbcc:	mov	r1, r5
   6dbd0:	mov	r0, r4
   6dbd4:	bl	1b744 <fputs@plt+0xa6a0>
   6dbd8:	mov	r1, r6
   6dbdc:	mov	r0, r4
   6dbe0:	bl	1becc <fputs@plt+0xae28>
   6dbe4:	b	6daf8 <fputs@plt+0x5ca54>
   6dbe8:	ldr	r3, [sp, #4]
   6dbec:	mov	r0, r4
   6dbf0:	mov	r1, #1
   6dbf4:	mov	r6, #1
   6dbf8:	ldr	r2, [pc, #28]	; 6dc1c <fputs@plt+0x5cb78>
   6dbfc:	cmp	r3, #0
   6dc00:	moveq	r2, #0
   6dc04:	bl	2edb0 <fputs@plt+0x1dd0c>
   6dc08:	mov	r0, r4
   6dc0c:	ldr	r1, [sp, #4]
   6dc10:	bl	1b744 <fputs@plt+0xa6a0>
   6dc14:	b	6dba0 <fputs@plt+0x5cafc>
   6dc18:	andeq	sp, r1, r7, asr r2
   6dc1c:	andeq	r4, r7, r6, lsr pc
   6dc20:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6dc24:	mov	r7, r3
   6dc28:	mov	r3, #0
   6dc2c:	mov	r6, r0
   6dc30:	mov	r4, r1
   6dc34:	mov	r9, r2
   6dc38:	str	r3, [sp, #4]
   6dc3c:	bl	13e3c <fputs@plt+0x2d98>
   6dc40:	add	r1, sp, #4
   6dc44:	bl	5c658 <fputs@plt+0x4b5b4>
   6dc48:	subs	r8, r0, #0
   6dc4c:	beq	6dd10 <fputs@plt+0x5cc6c>
   6dc50:	mov	r4, #0
   6dc54:	mov	ip, r4
   6dc58:	mov	r1, r4
   6dc5c:	mov	r2, r4
   6dc60:	mov	r0, r4
   6dc64:	mov	r5, r4
   6dc68:	ldr	r3, [sp, #48]	; 0x30
   6dc6c:	cmp	r3, #0
   6dc70:	strne	r0, [r3]
   6dc74:	ldr	r3, [sp, #52]	; 0x34
   6dc78:	cmp	r3, #0
   6dc7c:	strne	r2, [r3]
   6dc80:	ldr	r3, [sp, #56]	; 0x38
   6dc84:	cmp	r3, #0
   6dc88:	strne	r1, [r3]
   6dc8c:	ldr	r3, [sp, #60]	; 0x3c
   6dc90:	cmp	r3, #0
   6dc94:	strne	ip, [r3]
   6dc98:	ldr	r3, [sp, #64]	; 0x40
   6dc9c:	cmp	r3, #0
   6dca0:	strne	r4, [r3]
   6dca4:	orrs	r3, r5, r8
   6dca8:	bne	6dcd4 <fputs@plt+0x5cc30>
   6dcac:	mov	r0, r6
   6dcb0:	ldr	r1, [sp, #4]
   6dcb4:	mov	r8, #1
   6dcb8:	bl	1b744 <fputs@plt+0xa6a0>
   6dcbc:	mov	r3, r7
   6dcc0:	mov	r2, r9
   6dcc4:	ldr	r1, [pc, #324]	; 6de10 <fputs@plt+0x5cd6c>
   6dcc8:	mov	r0, r6
   6dccc:	bl	36660 <fputs@plt+0x255bc>
   6dcd0:	str	r0, [sp, #4]
   6dcd4:	ldr	r3, [sp, #4]
   6dcd8:	mov	r1, r8
   6dcdc:	mov	r0, r6
   6dce0:	ldr	r2, [pc, #300]	; 6de14 <fputs@plt+0x5cd70>
   6dce4:	cmp	r3, #0
   6dce8:	moveq	r2, #0
   6dcec:	bl	2edb0 <fputs@plt+0x1dd0c>
   6dcf0:	mov	r0, r6
   6dcf4:	ldr	r1, [sp, #4]
   6dcf8:	bl	1b744 <fputs@plt+0xa6a0>
   6dcfc:	mov	r1, r8
   6dd00:	mov	r0, r6
   6dd04:	bl	1becc <fputs@plt+0xae28>
   6dd08:	add	sp, sp, #12
   6dd0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dd10:	mov	r2, r4
   6dd14:	mov	r1, r9
   6dd18:	mov	r0, r6
   6dd1c:	bl	14a3c <fputs@plt+0x3998>
   6dd20:	subs	r5, r0, #0
   6dd24:	beq	6dc50 <fputs@plt+0x5cbac>
   6dd28:	ldr	r4, [r5, #12]
   6dd2c:	cmp	r4, #0
   6dd30:	bne	6dc50 <fputs@plt+0x5cbac>
   6dd34:	cmp	r7, #0
   6dd38:	ldrshne	fp, [r5, #34]	; 0x22
   6dd3c:	movne	sl, r4
   6dd40:	bne	6dd7c <fputs@plt+0x5ccd8>
   6dd44:	mov	r4, r7
   6dd48:	mov	r1, r7
   6dd4c:	mov	ip, #1
   6dd50:	ldr	r2, [pc, #192]	; 6de18 <fputs@plt+0x5cd74>
   6dd54:	ldr	r0, [pc, #192]	; 6de1c <fputs@plt+0x5cd78>
   6dd58:	b	6dc68 <fputs@plt+0x5cbc4>
   6dd5c:	ldr	r0, [r5, #4]
   6dd60:	mov	r1, r7
   6dd64:	add	r4, r0, sl, lsl #4
   6dd68:	ldr	r0, [r0, sl, lsl #4]
   6dd6c:	bl	1233c <fputs@plt+0x1298>
   6dd70:	cmp	r0, #0
   6dd74:	beq	6ddc0 <fputs@plt+0x5cd1c>
   6dd78:	add	sl, sl, #1
   6dd7c:	cmp	fp, sl
   6dd80:	bgt	6dd5c <fputs@plt+0x5ccb8>
   6dd84:	bne	6ddb8 <fputs@plt+0x5cd14>
   6dd88:	ldrb	r4, [r5, #42]	; 0x2a
   6dd8c:	ands	r4, r4, #32
   6dd90:	bne	6dc50 <fputs@plt+0x5cbac>
   6dd94:	mov	r0, r7
   6dd98:	bl	192e4 <fputs@plt+0x8240>
   6dd9c:	cmp	r0, #0
   6dda0:	beq	6dc50 <fputs@plt+0x5cbac>
   6dda4:	ldrsh	sl, [r5, #32]
   6dda8:	cmp	sl, #0
   6ddac:	blt	6de08 <fputs@plt+0x5cd64>
   6ddb0:	ldr	r4, [r5, #4]
   6ddb4:	add	r4, r4, sl, lsl #4
   6ddb8:	cmp	r4, #0
   6ddbc:	beq	6de08 <fputs@plt+0x5cd64>
   6ddc0:	mov	r0, r4
   6ddc4:	mov	r1, #0
   6ddc8:	bl	1a1f0 <fputs@plt+0x914c>
   6ddcc:	ldrb	r1, [r4, #12]
   6ddd0:	ldrsh	lr, [r5, #32]
   6ddd4:	ldrb	ip, [r4, #15]
   6ddd8:	adds	r1, r1, #0
   6dddc:	movne	r1, #1
   6dde0:	ldr	r2, [r4, #8]
   6dde4:	cmp	lr, sl
   6dde8:	ldrbeq	r4, [r5, #42]	; 0x2a
   6ddec:	movne	r4, #0
   6ddf0:	and	ip, ip, #1
   6ddf4:	ldr	r3, [pc, #28]	; 6de18 <fputs@plt+0x5cd74>
   6ddf8:	ubfxeq	r4, r4, #3, #1
   6ddfc:	cmp	r2, #0
   6de00:	moveq	r2, r3
   6de04:	b	6dc68 <fputs@plt+0x5cbc4>
   6de08:	mov	r1, r4
   6de0c:	b	6dd4c <fputs@plt+0x5cca8>
   6de10:	strdeq	r8, [r7], -pc	; <UNPREDICTABLE>
   6de14:	andeq	r4, r7, r6, lsr pc
   6de18:	andeq	r2, r7, pc, ror r2
   6de1c:	andeq	r4, r7, r0, ror #25
   6de20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6de24:	sub	sp, sp, #40	; 0x28
   6de28:	mov	r6, r3
   6de2c:	mov	r3, #0
   6de30:	mov	r4, #0
   6de34:	mov	r8, r0
   6de38:	mov	sl, r1
   6de3c:	ldr	r7, [sp, #72]	; 0x48
   6de40:	mov	r0, #80	; 0x50
   6de44:	mov	r1, #0
   6de48:	str	r3, [r2]
   6de4c:	mov	r9, r2
   6de50:	ldr	r5, [sp, #76]	; 0x4c
   6de54:	str	r4, [sp, #16]
   6de58:	str	r4, [sp, #24]
   6de5c:	cmp	r7, r3
   6de60:	str	r4, [sp, #28]
   6de64:	str	r4, [sp, #36]	; 0x24
   6de68:	strne	r3, [r7]
   6de6c:	cmp	r6, #0
   6de70:	strne	r3, [r6]
   6de74:	mov	r3, #1
   6de78:	cmp	r5, #0
   6de7c:	str	r3, [sp, #32]
   6de80:	mov	r3, #20
   6de84:	strne	r4, [r5]
   6de88:	str	r3, [sp, #20]
   6de8c:	bl	249dc <fputs@plt+0x13938>
   6de90:	cmp	r0, #0
   6de94:	str	r0, [sp, #12]
   6de98:	bne	6dea4 <fputs@plt+0x5ce00>
   6de9c:	mov	r4, #7
   6dea0:	b	6df1c <fputs@plt+0x5ce78>
   6dea4:	add	r3, sp, #12
   6dea8:	ldr	r2, [pc, #256]	; 6dfb0 <fputs@plt+0x5cf0c>
   6deac:	mov	r1, sl
   6deb0:	str	r4, [r0]
   6deb4:	mov	r0, r8
   6deb8:	str	r5, [sp]
   6debc:	bl	5bf3c <fputs@plt+0x4ae98>
   6dec0:	mov	r4, r0
   6dec4:	ldr	r0, [sp, #12]
   6dec8:	ldr	r3, [sp, #32]
   6decc:	str	r3, [r0]
   6ded0:	uxtb	r3, r4
   6ded4:	cmp	r3, #4
   6ded8:	bne	6df2c <fputs@plt+0x5ce88>
   6dedc:	add	r0, r0, #4
   6dee0:	bl	23dc8 <fputs@plt+0x12d24>
   6dee4:	ldr	r3, [sp, #16]
   6dee8:	cmp	r3, #0
   6deec:	beq	6df18 <fputs@plt+0x5ce74>
   6def0:	cmp	r5, #0
   6def4:	beq	6df10 <fputs@plt+0x5ce6c>
   6def8:	ldr	r0, [r5]
   6defc:	bl	177ec <fputs@plt+0x6748>
   6df00:	ldr	r0, [pc, #172]	; 6dfb4 <fputs@plt+0x5cf10>
   6df04:	ldr	r1, [sp, #16]
   6df08:	bl	38ec8 <fputs@plt+0x27e24>
   6df0c:	str	r0, [r5]
   6df10:	ldr	r0, [sp, #16]
   6df14:	bl	177ec <fputs@plt+0x6748>
   6df18:	ldr	r4, [sp, #36]	; 0x24
   6df1c:	str	r4, [r8, #52]	; 0x34
   6df20:	mov	r0, r4
   6df24:	add	sp, sp, #40	; 0x28
   6df28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6df2c:	ldr	r0, [sp, #16]
   6df30:	bl	177ec <fputs@plt+0x6748>
   6df34:	cmp	r4, #0
   6df38:	beq	6df4c <fputs@plt+0x5cea8>
   6df3c:	ldr	r0, [sp, #12]
   6df40:	add	r0, r0, #4
   6df44:	bl	23dc8 <fputs@plt+0x12d24>
   6df48:	b	6df20 <fputs@plt+0x5ce7c>
   6df4c:	ldr	r3, [sp, #20]
   6df50:	ldr	r2, [sp, #32]
   6df54:	cmp	r3, r2
   6df58:	bls	6df88 <fputs@plt+0x5cee4>
   6df5c:	lsl	r2, r2, #2
   6df60:	mov	r3, r4
   6df64:	ldr	r0, [sp, #12]
   6df68:	bl	24a40 <fputs@plt+0x1399c>
   6df6c:	cmp	r0, #0
   6df70:	strne	r0, [sp, #12]
   6df74:	bne	6df88 <fputs@plt+0x5cee4>
   6df78:	ldr	r0, [sp, #12]
   6df7c:	add	r0, r0, #4
   6df80:	bl	23dc8 <fputs@plt+0x12d24>
   6df84:	b	6de9c <fputs@plt+0x5cdf8>
   6df88:	ldr	r3, [sp, #12]
   6df8c:	cmp	r7, #0
   6df90:	add	r3, r3, #4
   6df94:	str	r3, [r9]
   6df98:	ldrne	r3, [sp, #28]
   6df9c:	strne	r3, [r7]
   6dfa0:	cmp	r6, #0
   6dfa4:	ldrne	r3, [sp, #24]
   6dfa8:	strne	r3, [r6]
   6dfac:	b	6df20 <fputs@plt+0x5ce7c>
   6dfb0:	andeq	r9, r3, r0, lsr #8
   6dfb4:	andeq	r4, r7, r6, lsr pc
   6dfb8:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   6dfbc:	mov	r5, r1
   6dfc0:	subs	r1, r2, #0
   6dfc4:	moveq	r6, #7
   6dfc8:	beq	6e010 <fputs@plt+0x5cf6c>
   6dfcc:	mov	r3, #0
   6dfd0:	mvn	r2, #0
   6dfd4:	mov	r4, r0
   6dfd8:	str	r3, [sp]
   6dfdc:	add	r3, sp, #12
   6dfe0:	bl	6aff0 <fputs@plt+0x59f4c>
   6dfe4:	cmp	r0, #0
   6dfe8:	beq	6e01c <fputs@plt+0x5cf78>
   6dfec:	mov	r0, r4
   6dff0:	bl	46e80 <fputs@plt+0x35ddc>
   6dff4:	mov	r2, r0
   6dff8:	mov	r1, r4
   6dffc:	mov	r0, r5
   6e000:	bl	1ddf8 <fputs@plt+0xcd54>
   6e004:	mov	r0, r4
   6e008:	bl	46f58 <fputs@plt+0x35eb4>
   6e00c:	mov	r6, r0
   6e010:	mov	r0, r6
   6e014:	add	sp, sp, #16
   6e018:	pop	{r4, r5, r6, pc}
   6e01c:	ldr	r0, [sp, #12]
   6e020:	bl	5b3ac <fputs@plt+0x4a308>
   6e024:	ldr	r0, [sp, #12]
   6e028:	bl	45e0c <fputs@plt+0x34d68>
   6e02c:	subs	r6, r0, #0
   6e030:	beq	6e010 <fputs@plt+0x5cf6c>
   6e034:	mov	r0, r4
   6e038:	bl	46e80 <fputs@plt+0x35ddc>
   6e03c:	mov	r2, r0
   6e040:	mov	r1, r4
   6e044:	mov	r0, r5
   6e048:	bl	1ddf8 <fputs@plt+0xcd54>
   6e04c:	b	6e010 <fputs@plt+0x5cf6c>
   6e050:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   6e054:	mov	r3, #0
   6e058:	mov	r6, r1
   6e05c:	mov	r1, r2
   6e060:	mvn	r2, #0
   6e064:	mov	r4, r0
   6e068:	str	r3, [sp]
   6e06c:	add	r3, sp, #12
   6e070:	bl	6aff0 <fputs@plt+0x59f4c>
   6e074:	subs	r5, r0, #0
   6e078:	beq	6e0d8 <fputs@plt+0x5d034>
   6e07c:	mov	r0, r5
   6e080:	add	sp, sp, #16
   6e084:	pop	{r4, r5, r6, pc}
   6e088:	mov	r1, #0
   6e08c:	ldr	r0, [sp, #12]
   6e090:	bl	2999c <fputs@plt+0x188f8>
   6e094:	mov	r2, r0
   6e098:	mov	r1, r6
   6e09c:	mov	r0, r4
   6e0a0:	bl	6dfb8 <fputs@plt+0x5cf14>
   6e0a4:	subs	r5, r0, #0
   6e0a8:	beq	6e0d8 <fputs@plt+0x5d034>
   6e0ac:	ldr	r0, [sp, #12]
   6e0b0:	bl	45e0c <fputs@plt+0x34d68>
   6e0b4:	cmp	r0, #0
   6e0b8:	beq	6e07c <fputs@plt+0x5cfd8>
   6e0bc:	mov	r0, r4
   6e0c0:	bl	46e80 <fputs@plt+0x35ddc>
   6e0c4:	mov	r2, r0
   6e0c8:	mov	r1, r4
   6e0cc:	mov	r0, r6
   6e0d0:	bl	1ddf8 <fputs@plt+0xcd54>
   6e0d4:	b	6e07c <fputs@plt+0x5cfd8>
   6e0d8:	ldr	r0, [sp, #12]
   6e0dc:	bl	5b3ac <fputs@plt+0x4a308>
   6e0e0:	cmp	r0, #100	; 0x64
   6e0e4:	beq	6e088 <fputs@plt+0x5cfe4>
   6e0e8:	ldr	r0, [sp, #12]
   6e0ec:	bl	45e0c <fputs@plt+0x34d68>
   6e0f0:	subs	r5, r0, #0
   6e0f4:	b	6e0b8 <fputs@plt+0x5d014>
   6e0f8:	ldr	r3, [r0]
   6e0fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e100:	mov	r5, #0
   6e104:	sub	sp, sp, #36	; 0x24
   6e108:	mov	r9, r0
   6e10c:	mov	r6, r2
   6e110:	ldr	r0, [r2]
   6e114:	str	r5, [sp, #12]
   6e118:	ldr	r4, [r3, #32]
   6e11c:	str	r5, [sp, #16]
   6e120:	str	r5, [sp, #24]
   6e124:	bl	296d0 <fputs@plt+0x1862c>
   6e128:	mov	r8, r0
   6e12c:	ldr	r0, [r6, #4]
   6e130:	bl	296d0 <fputs@plt+0x1862c>
   6e134:	ldr	r7, [pc, #900]	; 6e4c0 <fputs@plt+0x5d41c>
   6e138:	cmp	r8, r5
   6e13c:	ldr	fp, [r4, #20]
   6e140:	ldr	r2, [r4, #120]	; 0x78
   6e144:	moveq	r8, r7
   6e148:	cmp	r0, r5
   6e14c:	movne	r7, r0
   6e150:	add	r3, r2, #1
   6e154:	cmp	r3, fp
   6e158:	ldrlt	r1, [pc, #868]	; 6e4c4 <fputs@plt+0x5d420>
   6e15c:	blt	6e1e0 <fputs@plt+0x5d13c>
   6e160:	ldrb	r6, [r4, #67]	; 0x43
   6e164:	cmp	r6, #0
   6e168:	movne	r6, r5
   6e16c:	ldrne	sl, [r4, #16]
   6e170:	bne	6e1f0 <fputs@plt+0x5d14c>
   6e174:	mov	r0, r4
   6e178:	mov	r5, r6
   6e17c:	ldr	r1, [pc, #836]	; 6e4c8 <fputs@plt+0x5d424>
   6e180:	bl	36660 <fputs@plt+0x255bc>
   6e184:	str	r0, [sp, #24]
   6e188:	ldr	r1, [sp, #24]
   6e18c:	cmp	r1, #0
   6e190:	beq	6e1ac <fputs@plt+0x5d108>
   6e194:	mov	r0, r9
   6e198:	mvn	r2, #0
   6e19c:	bl	25268 <fputs@plt+0x141c4>
   6e1a0:	mov	r0, r4
   6e1a4:	ldr	r1, [sp, #24]
   6e1a8:	bl	1b744 <fputs@plt+0xa6a0>
   6e1ac:	cmp	r5, #0
   6e1b0:	beq	6e2d8 <fputs@plt+0x5d234>
   6e1b4:	mov	r1, r5
   6e1b8:	mov	r0, r9
   6e1bc:	bl	255a8 <fputs@plt+0x14504>
   6e1c0:	b	6e2d8 <fputs@plt+0x5d234>
   6e1c4:	mov	r1, r7
   6e1c8:	ldr	r0, [sl, r6, lsl #4]
   6e1cc:	bl	1233c <fputs@plt+0x1298>
   6e1d0:	subs	r5, r0, #0
   6e1d4:	bne	6e1ec <fputs@plt+0x5d148>
   6e1d8:	ldr	r1, [pc, #748]	; 6e4cc <fputs@plt+0x5d428>
   6e1dc:	mov	r2, r7
   6e1e0:	mov	r0, r4
   6e1e4:	bl	36660 <fputs@plt+0x255bc>
   6e1e8:	b	6e3e8 <fputs@plt+0x5d344>
   6e1ec:	add	r6, r6, #1
   6e1f0:	cmp	fp, r6
   6e1f4:	bgt	6e1c4 <fputs@plt+0x5d120>
   6e1f8:	add	r3, r4, #392	; 0x188
   6e1fc:	cmp	sl, r3
   6e200:	bne	6e2b8 <fputs@plt+0x5d214>
   6e204:	mov	r2, #48	; 0x30
   6e208:	mov	r3, #0
   6e20c:	mov	r0, r4
   6e210:	bl	1c810 <fputs@plt+0xb76c>
   6e214:	cmp	r0, #0
   6e218:	beq	6e2d8 <fputs@plt+0x5d234>
   6e21c:	ldr	r3, [r4, #16]
   6e220:	mov	r2, r0
   6e224:	add	r1, r3, #32
   6e228:	ldr	ip, [r3], #4
   6e22c:	cmp	r3, r1
   6e230:	str	ip, [r2], #4
   6e234:	bne	6e228 <fputs@plt+0x5d184>
   6e238:	ldr	r6, [r4, #20]
   6e23c:	mov	r2, #16
   6e240:	mov	r1, #0
   6e244:	str	r0, [r4, #16]
   6e248:	add	r6, r0, r6, lsl #4
   6e24c:	mov	r0, r6
   6e250:	bl	10e88 <memset@plt>
   6e254:	ldr	r0, [r4]
   6e258:	add	r2, sp, #20
   6e25c:	mov	r1, r8
   6e260:	ldr	r3, [r4, #48]	; 0x30
   6e264:	str	r3, [sp, #20]
   6e268:	add	r3, sp, #16
   6e26c:	str	r3, [sp, #4]
   6e270:	add	r3, sp, #12
   6e274:	str	r3, [sp]
   6e278:	add	r3, sp, #28
   6e27c:	ldr	r0, [r0, #16]
   6e280:	bl	38f00 <fputs@plt+0x27e5c>
   6e284:	cmp	r0, #0
   6e288:	beq	6e2e0 <fputs@plt+0x5d23c>
   6e28c:	cmp	r0, #7
   6e290:	bne	6e29c <fputs@plt+0x5d1f8>
   6e294:	mov	r0, r4
   6e298:	bl	179f4 <fputs@plt+0x6950>
   6e29c:	mov	r0, r9
   6e2a0:	mvn	r2, #0
   6e2a4:	ldr	r1, [sp, #16]
   6e2a8:	bl	25268 <fputs@plt+0x141c4>
   6e2ac:	ldr	r0, [sp, #16]
   6e2b0:	bl	177ec <fputs@plt+0x6748>
   6e2b4:	b	6e2d8 <fputs@plt+0x5d234>
   6e2b8:	add	r2, fp, #1
   6e2bc:	mov	r3, #0
   6e2c0:	lsl	r2, r2, #4
   6e2c4:	mov	r1, sl
   6e2c8:	mov	r0, r4
   6e2cc:	bl	24b0c <fputs@plt+0x13a68>
   6e2d0:	cmp	r0, #0
   6e2d4:	bne	6e238 <fputs@plt+0x5d194>
   6e2d8:	add	sp, sp, #36	; 0x24
   6e2dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e2e0:	mov	r2, r4
   6e2e4:	ldr	r1, [sp, #12]
   6e2e8:	ldr	r3, [sp, #20]
   6e2ec:	orr	r3, r3, #256	; 0x100
   6e2f0:	stm	sp, {r0, r3}
   6e2f4:	str	r3, [sp, #20]
   6e2f8:	add	r3, r6, #4
   6e2fc:	ldr	r0, [sp, #28]
   6e300:	bl	4821c <fputs@plt+0x37178>
   6e304:	mov	r5, r0
   6e308:	ldr	r0, [sp, #12]
   6e30c:	bl	177ec <fputs@plt+0x6748>
   6e310:	ldr	r3, [r4, #20]
   6e314:	cmp	r5, #19
   6e318:	add	r3, r3, #1
   6e31c:	str	r3, [r4, #20]
   6e320:	bne	6e3f0 <fputs@plt+0x5d34c>
   6e324:	ldr	r1, [pc, #420]	; 6e4d0 <fputs@plt+0x5d42c>
   6e328:	mov	r0, r4
   6e32c:	mov	r5, #1
   6e330:	bl	36660 <fputs@plt+0x255bc>
   6e334:	str	r0, [sp, #24]
   6e338:	mov	r3, #3
   6e33c:	mov	r1, r7
   6e340:	mov	r0, r4
   6e344:	strb	r3, [r6, #8]
   6e348:	bl	1db50 <fputs@plt+0xcaac>
   6e34c:	cmp	r5, #0
   6e350:	str	r0, [r6]
   6e354:	bne	6e378 <fputs@plt+0x5d2d4>
   6e358:	cmp	r0, #0
   6e35c:	beq	6e4a0 <fputs@plt+0x5d3fc>
   6e360:	mov	r0, r4
   6e364:	bl	13e3c <fputs@plt+0x2d98>
   6e368:	add	r1, sp, #24
   6e36c:	bl	5c658 <fputs@plt+0x4b5b4>
   6e370:	subs	r5, r0, #0
   6e374:	beq	6e2d8 <fputs@plt+0x5d234>
   6e378:	ldr	r2, [r4, #16]
   6e37c:	ldr	r6, [r4, #20]
   6e380:	sub	r6, r6, #1
   6e384:	lsl	r7, r6, #4
   6e388:	add	r2, r2, r7
   6e38c:	ldr	r0, [r2, #4]
   6e390:	cmp	r0, #0
   6e394:	beq	6e3b0 <fputs@plt+0x5d30c>
   6e398:	bl	44a0c <fputs@plt+0x33968>
   6e39c:	ldr	r3, [r4, #16]
   6e3a0:	mov	r2, #0
   6e3a4:	add	r3, r3, r7
   6e3a8:	str	r2, [r3, #4]
   6e3ac:	str	r2, [r3, #12]
   6e3b0:	mov	r0, r4
   6e3b4:	bl	1ff60 <fputs@plt+0xeebc>
   6e3b8:	movw	r3, #3082	; 0xc0a
   6e3bc:	str	r6, [r4, #20]
   6e3c0:	cmp	r5, r3
   6e3c4:	cmpne	r5, #7
   6e3c8:	bne	6e4a8 <fputs@plt+0x5d404>
   6e3cc:	mov	r0, r4
   6e3d0:	bl	179f4 <fputs@plt+0x6950>
   6e3d4:	ldr	r1, [sp, #24]
   6e3d8:	bl	1b744 <fputs@plt+0xa6a0>
   6e3dc:	ldr	r1, [pc, #240]	; 6e4d4 <fputs@plt+0x5d430>
   6e3e0:	mov	r0, r4
   6e3e4:	bl	36660 <fputs@plt+0x255bc>
   6e3e8:	str	r0, [sp, #24]
   6e3ec:	b	6e188 <fputs@plt+0x5d0e4>
   6e3f0:	cmp	r5, #0
   6e3f4:	bne	6e338 <fputs@plt+0x5d294>
   6e3f8:	mov	r0, r4
   6e3fc:	ldr	r1, [r6, #4]
   6e400:	bl	20bfc <fputs@plt+0xfb58>
   6e404:	cmp	r0, #0
   6e408:	str	r0, [r6, #12]
   6e40c:	moveq	r5, #7
   6e410:	beq	6e444 <fputs@plt+0x5d3a0>
   6e414:	ldrb	r3, [r0, #76]	; 0x4c
   6e418:	cmp	r3, #0
   6e41c:	beq	6e444 <fputs@plt+0x5d3a0>
   6e420:	ldrb	r2, [r0, #77]	; 0x4d
   6e424:	ldrb	r3, [r4, #66]	; 0x42
   6e428:	cmp	r2, r3
   6e42c:	beq	6e444 <fputs@plt+0x5d3a0>
   6e430:	ldr	r1, [pc, #160]	; 6e4d8 <fputs@plt+0x5d434>
   6e434:	mov	r0, r4
   6e438:	mov	r5, #1
   6e43c:	bl	36660 <fputs@plt+0x255bc>
   6e440:	str	r0, [sp, #24]
   6e444:	ldr	r2, [r6, #4]
   6e448:	ldrd	r2, [r2]
   6e44c:	str	r2, [r3, #4]
   6e450:	ldrb	r1, [r4, #71]	; 0x47
   6e454:	ldr	r0, [r3]
   6e458:	bl	13e04 <fputs@plt+0x2d60>
   6e45c:	ldr	r3, [r4, #16]
   6e460:	mvn	r1, #0
   6e464:	ldr	sl, [r6, #4]
   6e468:	ldr	r0, [r3, #4]
   6e46c:	bl	1429c <fputs@plt+0x31f8>
   6e470:	mov	r1, r0
   6e474:	mov	r0, sl
   6e478:	bl	1429c <fputs@plt+0x31f8>
   6e47c:	ldr	r2, [r6, #4]
   6e480:	ldr	r1, [r4, #24]
   6e484:	ldrd	r2, [r2]
   6e488:	and	r1, r1, #56	; 0x38
   6e48c:	orr	r1, r1, #3
   6e490:	str	r2, [r3, #4]
   6e494:	ldr	r0, [r3]
   6e498:	bl	13aac <fputs@plt+0x2a08>
   6e49c:	b	6e338 <fputs@plt+0x5d294>
   6e4a0:	mov	r5, #7
   6e4a4:	b	6e378 <fputs@plt+0x5d2d4>
   6e4a8:	ldr	r3, [sp, #24]
   6e4ac:	cmp	r3, #0
   6e4b0:	bne	6e188 <fputs@plt+0x5d0e4>
   6e4b4:	mov	r2, r8
   6e4b8:	ldr	r1, [pc, #28]	; 6e4dc <fputs@plt+0x5d438>
   6e4bc:	b	6e1e0 <fputs@plt+0x5d13c>
   6e4c0:	strdeq	r7, [r7], -r9
   6e4c4:	andeq	r8, r7, fp, lsl r2
   6e4c8:	andeq	r8, r7, r0, asr #4
   6e4cc:	andeq	r8, r7, sl, ror #4
   6e4d0:	andeq	r8, r7, r8, lsl #5
   6e4d4:	andeq	r5, r7, ip, asr #8
   6e4d8:	andeq	r6, r7, r0, asr sp
   6e4dc:	andeq	r8, r7, r5, lsr #5
   6e4e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e4e4:	sub	sp, sp, #36	; 0x24
   6e4e8:	mov	fp, r0
   6e4ec:	mov	sl, r1
   6e4f0:	str	r3, [sp, #8]
   6e4f4:	mov	r3, #0
   6e4f8:	str	r2, [sp, #12]
   6e4fc:	str	r3, [r1]
   6e500:	str	r3, [sp, #20]
   6e504:	str	r3, [sp, #24]
   6e508:	bl	243d4 <fputs@plt+0x13330>
   6e50c:	cmp	r0, #0
   6e510:	bne	6e534 <fputs@plt+0x5d490>
   6e514:	ldr	r3, [sp, #12]
   6e518:	mov	r7, #70	; 0x46
   6e51c:	and	r2, r3, #7
   6e520:	asr	r7, r7, r2
   6e524:	ands	r7, r7, #1
   6e528:	bne	6e53c <fputs@plt+0x5d498>
   6e52c:	ldr	r0, [pc, #1080]	; 6e96c <fputs@plt+0x5d8c8>
   6e530:	bl	2bcb8 <fputs@plt+0x1ac14>
   6e534:	add	sp, sp, #36	; 0x24
   6e538:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e53c:	ldr	r6, [pc, #1068]	; 6e970 <fputs@plt+0x5d8cc>
   6e540:	ldr	r5, [r6, #4]
   6e544:	cmp	r5, #0
   6e548:	beq	6e564 <fputs@plt+0x5d4c0>
   6e54c:	tst	r3, #32768	; 0x8000
   6e550:	movne	r5, r0
   6e554:	bne	6e564 <fputs@plt+0x5d4c0>
   6e558:	tst	r3, #65536	; 0x10000
   6e55c:	ldreq	r5, [r6, #8]
   6e560:	movne	r5, r7
   6e564:	tst	r3, #262144	; 0x40000
   6e568:	bicne	r3, r3, #131072	; 0x20000
   6e56c:	bne	6e580 <fputs@plt+0x5d4dc>
   6e570:	ldr	r2, [r6, #220]	; 0xdc
   6e574:	cmp	r2, #0
   6e578:	beq	6e584 <fputs@plt+0x5d4e0>
   6e57c:	orr	r3, r3, #131072	; 0x20000
   6e580:	str	r3, [sp, #12]
   6e584:	ldr	r3, [pc, #1000]	; 6e974 <fputs@plt+0x5d8d0>
   6e588:	mov	r0, #464	; 0x1d0
   6e58c:	mov	r1, #0
   6e590:	ldr	r2, [sp, #12]
   6e594:	and	r3, r3, r2
   6e598:	str	r3, [sp, #12]
   6e59c:	bl	1df74 <fputs@plt+0xced0>
   6e5a0:	subs	r4, r0, #0
   6e5a4:	beq	6e76c <fputs@plt+0x5d6c8>
   6e5a8:	cmp	r5, #0
   6e5ac:	ldr	ip, [pc, #964]	; 6e978 <fputs@plt+0x5d8d4>
   6e5b0:	add	r2, r4, #92	; 0x5c
   6e5b4:	movne	r3, #8
   6e5b8:	strne	r3, [r4, #12]
   6e5bc:	mov	r3, #255	; 0xff
   6e5c0:	str	r3, [r4, #56]	; 0x38
   6e5c4:	mov	r3, #2
   6e5c8:	add	lr, ip, #48	; 0x30
   6e5cc:	str	r3, [r4, #20]
   6e5d0:	ldr	r3, [pc, #932]	; 6e97c <fputs@plt+0x5d8d8>
   6e5d4:	str	r3, [r4, #80]	; 0x50
   6e5d8:	add	r3, r4, #392	; 0x188
   6e5dc:	str	r3, [r4, #16]
   6e5e0:	mov	r3, ip
   6e5e4:	add	r2, r2, #8
   6e5e8:	ldm	r3!, {r0, r1}
   6e5ec:	cmp	r3, lr
   6e5f0:	mov	ip, r3
   6e5f4:	str	r0, [r2, #-8]
   6e5f8:	str	r1, [r2, #-4]
   6e5fc:	bne	6e5e0 <fputs@plt+0x5d53c>
   6e600:	mvn	r3, #0
   6e604:	ldr	r9, [pc, #884]	; 6e980 <fputs@plt+0x5d8dc>
   6e608:	mov	r5, #0
   6e60c:	mov	r8, #1
   6e610:	mov	r0, r4
   6e614:	ldr	r1, [pc, #872]	; 6e984 <fputs@plt+0x5d8e0>
   6e618:	strb	r3, [r4, #72]	; 0x48
   6e61c:	ldrd	r2, [r6, #176]	; 0xb0
   6e620:	strd	r2, [r4, #40]	; 0x28
   6e624:	mvn	r3, #-2147483648	; 0x80000000
   6e628:	mov	r2, r8
   6e62c:	strb	r8, [r4, #67]	; 0x43
   6e630:	str	r5, [r4, #76]	; 0x4c
   6e634:	str	r3, [r4, #140]	; 0x8c
   6e638:	ldr	r3, [r4, #24]
   6e63c:	str	r5, [r4, #320]	; 0x140
   6e640:	str	r5, [r4, #324]	; 0x144
   6e644:	str	r5, [r4, #328]	; 0x148
   6e648:	str	r5, [r4, #332]	; 0x14c
   6e64c:	orr	r3, r3, #9437184	; 0x900000
   6e650:	str	r5, [r4, #364]	; 0x16c
   6e654:	orr	r3, r3, #96	; 0x60
   6e658:	str	r5, [r4, #368]	; 0x170
   6e65c:	str	r5, [r4, #372]	; 0x174
   6e660:	str	r3, [r4, #24]
   6e664:	mov	r3, r5
   6e668:	str	r5, [r4, #376]	; 0x178
   6e66c:	str	r9, [sp]
   6e670:	str	r5, [sp, #4]
   6e674:	bl	2f06c <fputs@plt+0x1dfc8>
   6e678:	mov	r3, r5
   6e67c:	mov	r2, #3
   6e680:	ldr	r1, [pc, #764]	; 6e984 <fputs@plt+0x5d8e0>
   6e684:	mov	r0, r4
   6e688:	str	r9, [sp]
   6e68c:	str	r5, [sp, #4]
   6e690:	bl	2f06c <fputs@plt+0x1dfc8>
   6e694:	mov	r3, r5
   6e698:	mov	r2, #2
   6e69c:	ldr	r1, [pc, #736]	; 6e984 <fputs@plt+0x5d8e0>
   6e6a0:	mov	r0, r4
   6e6a4:	str	r9, [sp]
   6e6a8:	str	r5, [sp, #4]
   6e6ac:	bl	2f06c <fputs@plt+0x1dfc8>
   6e6b0:	ldr	r3, [pc, #720]	; 6e988 <fputs@plt+0x5d8e4>
   6e6b4:	mov	r2, r8
   6e6b8:	mov	r0, r4
   6e6bc:	ldr	r1, [pc, #712]	; 6e98c <fputs@plt+0x5d8e8>
   6e6c0:	stm	sp, {r3, r5}
   6e6c4:	mov	r3, r5
   6e6c8:	bl	2f06c <fputs@plt+0x1dfc8>
   6e6cc:	mov	r3, r8
   6e6d0:	mov	r2, r8
   6e6d4:	ldr	r1, [pc, #692]	; 6e990 <fputs@plt+0x5d8ec>
   6e6d8:	mov	r0, r4
   6e6dc:	str	r9, [sp]
   6e6e0:	str	r5, [sp, #4]
   6e6e4:	bl	2f06c <fputs@plt+0x1dfc8>
   6e6e8:	ldrb	r3, [r4, #69]	; 0x45
   6e6ec:	cmp	r3, r5
   6e6f0:	bne	6e76c <fputs@plt+0x5d6c8>
   6e6f4:	ldr	r2, [pc, #648]	; 6e984 <fputs@plt+0x5d8e0>
   6e6f8:	mov	r1, r8
   6e6fc:	mov	r0, r4
   6e700:	bl	1d3b0 <fputs@plt+0xc30c>
   6e704:	ldr	r3, [sp, #12]
   6e708:	mov	r1, fp
   6e70c:	add	r2, sp, #12
   6e710:	str	r0, [r4, #8]
   6e714:	ldr	r0, [sp, #8]
   6e718:	str	r3, [r4, #48]	; 0x30
   6e71c:	add	r3, sp, #24
   6e720:	str	r3, [sp, #4]
   6e724:	add	r3, sp, #20
   6e728:	str	r3, [sp]
   6e72c:	mov	r3, r4
   6e730:	bl	38f00 <fputs@plt+0x27e5c>
   6e734:	subs	r1, r0, #0
   6e738:	beq	6e7a0 <fputs@plt+0x5d6fc>
   6e73c:	cmp	r1, #7
   6e740:	bne	6e74c <fputs@plt+0x5d6a8>
   6e744:	mov	r0, r4
   6e748:	bl	179f4 <fputs@plt+0x6950>
   6e74c:	ldr	r3, [sp, #24]
   6e750:	mov	r0, r4
   6e754:	ldr	r2, [pc, #568]	; 6e994 <fputs@plt+0x5d8f0>
   6e758:	cmp	r3, #0
   6e75c:	moveq	r2, #0
   6e760:	bl	2edb0 <fputs@plt+0x1dd0c>
   6e764:	ldr	r0, [sp, #24]
   6e768:	bl	177ec <fputs@plt+0x6748>
   6e76c:	mov	r0, r4
   6e770:	bl	46f58 <fputs@plt+0x35eb4>
   6e774:	cmp	r0, #7
   6e778:	mov	r5, r0
   6e77c:	bne	6e950 <fputs@plt+0x5d8ac>
   6e780:	mov	r0, r4
   6e784:	mov	r4, #0
   6e788:	bl	46a50 <fputs@plt+0x359ac>
   6e78c:	str	r4, [sl]
   6e790:	ldr	r0, [sp, #20]
   6e794:	bl	177ec <fputs@plt+0x6748>
   6e798:	uxtb	r0, r5
   6e79c:	b	6e534 <fputs@plt+0x5d490>
   6e7a0:	ldr	r2, [sp, #12]
   6e7a4:	ldr	r3, [r4, #16]
   6e7a8:	orr	r2, r2, #256	; 0x100
   6e7ac:	add	r3, r3, #4
   6e7b0:	stm	sp, {r1, r2}
   6e7b4:	mov	r2, r4
   6e7b8:	ldr	r0, [r4]
   6e7bc:	ldr	r1, [sp, #20]
   6e7c0:	bl	4821c <fputs@plt+0x37178>
   6e7c4:	subs	r1, r0, #0
   6e7c8:	beq	6e7e4 <fputs@plt+0x5d740>
   6e7cc:	movw	r3, #3082	; 0xc0a
   6e7d0:	mov	r0, r4
   6e7d4:	cmp	r1, r3
   6e7d8:	moveq	r1, #7
   6e7dc:	bl	1be98 <fputs@plt+0xadf4>
   6e7e0:	b	6e76c <fputs@plt+0x5d6c8>
   6e7e4:	ldr	r5, [r4, #16]
   6e7e8:	mov	r0, r4
   6e7ec:	ldr	r1, [r5, #4]
   6e7f0:	ldrd	r2, [r1]
   6e7f4:	str	r2, [r3, #4]
   6e7f8:	bl	20bfc <fputs@plt+0xfb58>
   6e7fc:	str	r0, [r5, #12]
   6e800:	mov	r1, #0
   6e804:	mov	r0, r4
   6e808:	ldrb	r3, [r4, #69]	; 0x45
   6e80c:	ldr	r5, [r4, #16]
   6e810:	cmp	r3, #0
   6e814:	ldreq	r3, [r5, #12]
   6e818:	ldrbeq	r3, [r3, #77]	; 0x4d
   6e81c:	strbeq	r3, [r4, #66]	; 0x42
   6e820:	bl	20bfc <fputs@plt+0xfb58>
   6e824:	ldr	r2, [pc, #364]	; 6e998 <fputs@plt+0x5d8f4>
   6e828:	ldr	r3, [r4, #16]
   6e82c:	str	r0, [r5, #28]
   6e830:	str	r2, [r3]
   6e834:	mov	r2, #3
   6e838:	strb	r2, [r3, #8]
   6e83c:	ldr	r2, [pc, #344]	; 6e99c <fputs@plt+0x5d8f8>
   6e840:	ldr	r3, [r4, #16]
   6e844:	str	r2, [r3, #16]
   6e848:	mov	r2, #1
   6e84c:	strb	r2, [r3, #24]
   6e850:	ldrb	r1, [r4, #69]	; 0x45
   6e854:	ldr	r3, [pc, #324]	; 6e9a0 <fputs@plt+0x5d8fc>
   6e858:	cmp	r1, #0
   6e85c:	str	r3, [r4, #80]	; 0x50
   6e860:	bne	6e76c <fputs@plt+0x5d6c8>
   6e864:	mov	r0, r4
   6e868:	bl	1be98 <fputs@plt+0xadf4>
   6e86c:	mov	r2, #2
   6e870:	ldr	r1, [pc, #300]	; 6e9a4 <fputs@plt+0x5d900>
   6e874:	mov	r0, r4
   6e878:	bl	46c58 <fputs@plt+0x35bb4>
   6e87c:	cmp	r0, #7
   6e880:	bne	6e88c <fputs@plt+0x5d7e8>
   6e884:	mov	r0, r4
   6e888:	bl	179f4 <fputs@plt+0x6950>
   6e88c:	mov	r0, r4
   6e890:	bl	46f58 <fputs@plt+0x35eb4>
   6e894:	subs	r1, r0, #0
   6e898:	bne	6e960 <fputs@plt+0x5d8bc>
   6e89c:	ldr	r8, [pc, #260]	; 6e9a8 <fputs@plt+0x5d904>
   6e8a0:	ldr	r3, [r8, #340]	; 0x154
   6e8a4:	cmp	r3, #0
   6e8a8:	beq	6e91c <fputs@plt+0x5d878>
   6e8ac:	mov	r5, r1
   6e8b0:	mov	fp, r1
   6e8b4:	ldr	r3, [r8, #340]	; 0x154
   6e8b8:	cmp	r3, r5
   6e8bc:	ldrhi	r3, [r8, #344]	; 0x158
   6e8c0:	movls	r9, #0
   6e8c4:	movhi	r9, r7
   6e8c8:	movls	r3, r9
   6e8cc:	ldrhi	r3, [r3, r5, lsl #2]
   6e8d0:	str	fp, [sp, #28]
   6e8d4:	cmp	r3, #0
   6e8d8:	beq	6e908 <fputs@plt+0x5d864>
   6e8dc:	add	r1, sp, #28
   6e8e0:	ldr	r2, [pc, #196]	; 6e9ac <fputs@plt+0x5d908>
   6e8e4:	mov	r0, r4
   6e8e8:	blx	r3
   6e8ec:	subs	r1, r0, #0
   6e8f0:	beq	6e908 <fputs@plt+0x5d864>
   6e8f4:	ldr	r2, [pc, #180]	; 6e9b0 <fputs@plt+0x5d90c>
   6e8f8:	mov	r0, r4
   6e8fc:	mov	r9, #0
   6e900:	ldr	r3, [sp, #28]
   6e904:	bl	2edb0 <fputs@plt+0x1dd0c>
   6e908:	ldr	r0, [sp, #28]
   6e90c:	add	r5, r5, #1
   6e910:	bl	177ec <fputs@plt+0x6748>
   6e914:	cmp	r9, #0
   6e918:	bne	6e8b4 <fputs@plt+0x5d810>
   6e91c:	mov	r0, r4
   6e920:	bl	46f58 <fputs@plt+0x35eb4>
   6e924:	cmp	r0, #0
   6e928:	bne	6e76c <fputs@plt+0x5d6c8>
   6e92c:	mov	r1, #0
   6e930:	mov	r0, r4
   6e934:	ldrd	r2, [r6, #28]
   6e938:	bl	1e78c <fputs@plt+0xd6e8>
   6e93c:	ldr	r3, [pc, #112]	; 6e9b4 <fputs@plt+0x5d910>
   6e940:	str	r3, [r4, #220]	; 0xdc
   6e944:	mov	r3, #1000	; 0x3e8
   6e948:	str	r3, [r4, #224]	; 0xe0
   6e94c:	b	6e76c <fputs@plt+0x5d6c8>
   6e950:	cmp	r0, #0
   6e954:	ldrne	r3, [pc, #92]	; 6e9b8 <fputs@plt+0x5d914>
   6e958:	strne	r3, [r4, #80]	; 0x50
   6e95c:	b	6e78c <fputs@plt+0x5d6e8>
   6e960:	mov	r0, r4
   6e964:	bl	1be98 <fputs@plt+0xadf4>
   6e968:	b	6e92c <fputs@plt+0x5d888>
   6e96c:	strdeq	r1, [r2], -r7
   6e970:	andeq	sl, r8, r0, lsr #2
   6e974:			; <UNDEFINED> instruction: 0xfff600e7
   6e978:	muleq	r7, ip, r3
   6e97c:			; <UNDEFINED> instruction: 0xf03b7906
   6e980:	andeq	r0, r2, r0, lsl #28
   6e984:	andeq	r2, r7, pc, ror r2
   6e988:	andeq	r3, r2, r0, lsl #8
   6e98c:			; <UNDEFINED> instruction: 0x000763b4
   6e990:	andeq	r8, r7, r1, asr #5
   6e994:	andeq	r4, r7, r6, lsr pc
   6e998:	andeq	r8, r7, r7, asr #5
   6e99c:	andeq	r4, r7, r8, lsl sp
   6e9a0:	mlage	r9, r7, r6, sl
   6e9a4:	andeq	r8, r7, ip, asr #5
   6e9a8:	andeq	r0, r9, r0, lsr #15
   6e9ac:	andeq	r4, r7, r8, lsl r9
   6e9b0:	ldrdeq	r8, [r7], -r2
   6e9b4:	andeq	r6, r4, r8, asr #28
   6e9b8:	blmi	1e33400 <stderr@@GLIBC_2.4+0x1da86b0>
   6e9bc:	mov	r3, #0
   6e9c0:	mov	r2, #6
   6e9c4:	b	6e4e0 <fputs@plt+0x5d43c>
   6e9c8:	b	6e4e0 <fputs@plt+0x5d43c>
   6e9cc:	mov	r3, #0
   6e9d0:	push	{r4, r5, r6, r7, r8, lr}
   6e9d4:	mov	r6, r0
   6e9d8:	mov	r5, r1
   6e9dc:	str	r3, [r1]
   6e9e0:	bl	243d4 <fputs@plt+0x13330>
   6e9e4:	subs	r4, r0, #0
   6e9e8:	bne	6ea7c <fputs@plt+0x5d9d8>
   6e9ec:	ldr	r3, [pc, #144]	; 6ea84 <fputs@plt+0x5d9e0>
   6e9f0:	cmp	r6, #0
   6e9f4:	moveq	r6, r3
   6e9f8:	bl	1d330 <fputs@plt+0xc28c>
   6e9fc:	mov	r7, r0
   6ea00:	mov	r3, r4
   6ea04:	mov	r2, #2
   6ea08:	mov	r1, r6
   6ea0c:	bl	25bb0 <fputs@plt+0x14b0c>
   6ea10:	mov	r1, #1
   6ea14:	mov	r0, r7
   6ea18:	bl	29690 <fputs@plt+0x185ec>
   6ea1c:	cmp	r0, #0
   6ea20:	moveq	r4, #7
   6ea24:	beq	6ea70 <fputs@plt+0x5d9cc>
   6ea28:	mov	r3, r4
   6ea2c:	mov	r2, #6
   6ea30:	mov	r1, r5
   6ea34:	bl	6e4e0 <fputs@plt+0x5d43c>
   6ea38:	subs	r4, r0, #0
   6ea3c:	bne	6ea70 <fputs@plt+0x5d9cc>
   6ea40:	ldr	r2, [r5]
   6ea44:	ldr	r3, [r2, #16]
   6ea48:	ldr	r3, [r3, #12]
   6ea4c:	ldrh	r3, [r3, #78]	; 0x4e
   6ea50:	tst	r3, #1
   6ea54:	bne	6ea70 <fputs@plt+0x5d9cc>
   6ea58:	mov	r3, #2
   6ea5c:	strb	r3, [r2, #66]	; 0x42
   6ea60:	ldr	r2, [r5]
   6ea64:	ldr	r2, [r2, #16]
   6ea68:	ldr	r2, [r2, #12]
   6ea6c:	strb	r3, [r2, #77]	; 0x4d
   6ea70:	mov	r0, r7
   6ea74:	uxtb	r4, r4
   6ea78:	bl	1c224 <fputs@plt+0xb180>
   6ea7c:	mov	r0, r4
   6ea80:	pop	{r4, r5, r6, r7, r8, pc}
   6ea84:	andeq	r4, r7, r0, ror ip
   6ea88:	push	{r0, r1, r2, r4, r5, lr}
   6ea8c:	mov	r5, r2
   6ea90:	mov	r4, r3
   6ea94:	bl	476d4 <fputs@plt+0x36630>
   6ea98:	cmp	r0, #0
   6ea9c:	bne	6eab0 <fputs@plt+0x5da0c>
   6eaa0:	mov	r0, r5
   6eaa4:	mov	r1, r4
   6eaa8:	add	sp, sp, #12
   6eaac:	pop	{r4, r5, pc}
   6eab0:	mov	r1, sp
   6eab4:	bl	1a6e8 <fputs@plt+0x9644>
   6eab8:	cmp	r0, #0
   6eabc:	bne	6eaa0 <fputs@plt+0x5d9fc>
   6eac0:	ldrd	r0, [sp]
   6eac4:	b	6eaa8 <fputs@plt+0x5da04>
   6eac8:	push	{r4, lr}
   6eacc:	bl	15c24 <fputs@plt+0x4b80>
   6ead0:	cmp	r0, #0
   6ead4:	popeq	{r4, pc}
   6ead8:	ldr	r3, [r0, #4]
   6eadc:	ldr	r3, [r3]
   6eae0:	ldrb	r2, [r3, #16]
   6eae4:	cmp	r2, #0
   6eae8:	ldreq	r0, [r3, #176]	; 0xb0
   6eaec:	ldrne	r0, [pc]	; 6eaf4 <fputs@plt+0x5da50>
   6eaf0:	pop	{r4, pc}
   6eaf4:	strdeq	r7, [r7], -r9
   6eaf8:	push	{r4, lr}
   6eafc:	bl	15c24 <fputs@plt+0x4b80>
   6eb00:	cmp	r0, #0
   6eb04:	ldrne	r3, [r0, #4]
   6eb08:	ldrhne	r0, [r3, #22]
   6eb0c:	andne	r0, r0, #1
   6eb10:	mvneq	r0, #0
   6eb14:	pop	{r4, pc}
   6eb18:	eor	r1, r1, #-2147483648	; 0x80000000
   6eb1c:	b	6eb24 <fputs@plt+0x5da80>
   6eb20:	eor	r3, r3, #-2147483648	; 0x80000000
   6eb24:	push	{r4, r5, lr}
   6eb28:	lsl	r4, r1, #1
   6eb2c:	lsl	r5, r3, #1
   6eb30:	teq	r4, r5
   6eb34:	teqeq	r0, r2
   6eb38:	orrsne	ip, r4, r0
   6eb3c:	orrsne	ip, r5, r2
   6eb40:	mvnsne	ip, r4, asr #21
   6eb44:	mvnsne	ip, r5, asr #21
   6eb48:	beq	6ed34 <fputs@plt+0x5dc90>
   6eb4c:	lsr	r4, r4, #21
   6eb50:	rsbs	r5, r4, r5, lsr #21
   6eb54:	rsblt	r5, r5, #0
   6eb58:	ble	6eb78 <fputs@plt+0x5dad4>
   6eb5c:	add	r4, r4, r5
   6eb60:	eor	r2, r0, r2
   6eb64:	eor	r3, r1, r3
   6eb68:	eor	r0, r2, r0
   6eb6c:	eor	r1, r3, r1
   6eb70:	eor	r2, r0, r2
   6eb74:	eor	r3, r1, r3
   6eb78:	cmp	r5, #54	; 0x36
   6eb7c:	pophi	{r4, r5, pc}
   6eb80:	tst	r1, #-2147483648	; 0x80000000
   6eb84:	lsl	r1, r1, #12
   6eb88:	mov	ip, #1048576	; 0x100000
   6eb8c:	orr	r1, ip, r1, lsr #12
   6eb90:	beq	6eb9c <fputs@plt+0x5daf8>
   6eb94:	rsbs	r0, r0, #0
   6eb98:	rsc	r1, r1, #0
   6eb9c:	tst	r3, #-2147483648	; 0x80000000
   6eba0:	lsl	r3, r3, #12
   6eba4:	orr	r3, ip, r3, lsr #12
   6eba8:	beq	6ebb4 <fputs@plt+0x5db10>
   6ebac:	rsbs	r2, r2, #0
   6ebb0:	rsc	r3, r3, #0
   6ebb4:	teq	r4, r5
   6ebb8:	beq	6ed1c <fputs@plt+0x5dc78>
   6ebbc:	sub	r4, r4, #1
   6ebc0:	rsbs	lr, r5, #32
   6ebc4:	blt	6ebe0 <fputs@plt+0x5db3c>
   6ebc8:	lsl	ip, r2, lr
   6ebcc:	adds	r0, r0, r2, lsr r5
   6ebd0:	adc	r1, r1, #0
   6ebd4:	adds	r0, r0, r3, lsl lr
   6ebd8:	adcs	r1, r1, r3, asr r5
   6ebdc:	b	6ebfc <fputs@plt+0x5db58>
   6ebe0:	sub	r5, r5, #32
   6ebe4:	add	lr, lr, #32
   6ebe8:	cmp	r2, #1
   6ebec:	lsl	ip, r3, lr
   6ebf0:	orrcs	ip, ip, #2
   6ebf4:	adds	r0, r0, r3, asr r5
   6ebf8:	adcs	r1, r1, r3, asr #31
   6ebfc:	and	r5, r1, #-2147483648	; 0x80000000
   6ec00:	bpl	6ec10 <fputs@plt+0x5db6c>
   6ec04:	rsbs	ip, ip, #0
   6ec08:	rscs	r0, r0, #0
   6ec0c:	rsc	r1, r1, #0
   6ec10:	cmp	r1, #1048576	; 0x100000
   6ec14:	bcc	6ec54 <fputs@plt+0x5dbb0>
   6ec18:	cmp	r1, #2097152	; 0x200000
   6ec1c:	bcc	6ec3c <fputs@plt+0x5db98>
   6ec20:	lsrs	r1, r1, #1
   6ec24:	rrxs	r0, r0
   6ec28:	rrx	ip, ip
   6ec2c:	add	r4, r4, #1
   6ec30:	lsl	r2, r4, #21
   6ec34:	cmn	r2, #4194304	; 0x400000
   6ec38:	bcs	6ed94 <fputs@plt+0x5dcf0>
   6ec3c:	cmp	ip, #-2147483648	; 0x80000000
   6ec40:	lsrseq	ip, r0, #1
   6ec44:	adcs	r0, r0, #0
   6ec48:	adc	r1, r1, r4, lsl #20
   6ec4c:	orr	r1, r1, r5
   6ec50:	pop	{r4, r5, pc}
   6ec54:	lsls	ip, ip, #1
   6ec58:	adcs	r0, r0, r0
   6ec5c:	adc	r1, r1, r1
   6ec60:	tst	r1, #1048576	; 0x100000
   6ec64:	sub	r4, r4, #1
   6ec68:	bne	6ec3c <fputs@plt+0x5db98>
   6ec6c:	teq	r1, #0
   6ec70:	moveq	r1, r0
   6ec74:	moveq	r0, #0
   6ec78:	clz	r3, r1
   6ec7c:	addeq	r3, r3, #32
   6ec80:	sub	r3, r3, #11
   6ec84:	subs	r2, r3, #32
   6ec88:	bge	6ecac <fputs@plt+0x5dc08>
   6ec8c:	adds	r2, r2, #12
   6ec90:	ble	6eca8 <fputs@plt+0x5dc04>
   6ec94:	add	ip, r2, #20
   6ec98:	rsb	r2, r2, #12
   6ec9c:	lsl	r0, r1, ip
   6eca0:	lsr	r1, r1, r2
   6eca4:	b	6ecbc <fputs@plt+0x5dc18>
   6eca8:	add	r2, r2, #20
   6ecac:	rsble	ip, r2, #32
   6ecb0:	lsl	r1, r1, r2
   6ecb4:	orrle	r1, r1, r0, lsr ip
   6ecb8:	lslle	r0, r0, r2
   6ecbc:	subs	r4, r4, r3
   6ecc0:	addge	r1, r1, r4, lsl #20
   6ecc4:	orrge	r1, r1, r5
   6ecc8:	popge	{r4, r5, pc}
   6eccc:	mvn	r4, r4
   6ecd0:	subs	r4, r4, #31
   6ecd4:	bge	6ed10 <fputs@plt+0x5dc6c>
   6ecd8:	adds	r4, r4, #12
   6ecdc:	bgt	6ecf8 <fputs@plt+0x5dc54>
   6ece0:	add	r4, r4, #20
   6ece4:	rsb	r2, r4, #32
   6ece8:	lsr	r0, r0, r4
   6ecec:	orr	r0, r0, r1, lsl r2
   6ecf0:	orr	r1, r5, r1, lsr r4
   6ecf4:	pop	{r4, r5, pc}
   6ecf8:	rsb	r4, r4, #12
   6ecfc:	rsb	r2, r4, #32
   6ed00:	lsr	r0, r0, r2
   6ed04:	orr	r0, r0, r1, lsl r4
   6ed08:	mov	r1, r5
   6ed0c:	pop	{r4, r5, pc}
   6ed10:	lsr	r0, r1, r4
   6ed14:	mov	r1, r5
   6ed18:	pop	{r4, r5, pc}
   6ed1c:	teq	r4, #0
   6ed20:	eor	r3, r3, #1048576	; 0x100000
   6ed24:	eoreq	r1, r1, #1048576	; 0x100000
   6ed28:	addeq	r4, r4, #1
   6ed2c:	subne	r5, r5, #1
   6ed30:	b	6ebbc <fputs@plt+0x5db18>
   6ed34:	mvns	ip, r4, asr #21
   6ed38:	mvnsne	ip, r5, asr #21
   6ed3c:	beq	6eda4 <fputs@plt+0x5dd00>
   6ed40:	teq	r4, r5
   6ed44:	teqeq	r0, r2
   6ed48:	beq	6ed5c <fputs@plt+0x5dcb8>
   6ed4c:	orrs	ip, r4, r0
   6ed50:	moveq	r1, r3
   6ed54:	moveq	r0, r2
   6ed58:	pop	{r4, r5, pc}
   6ed5c:	teq	r1, r3
   6ed60:	movne	r1, #0
   6ed64:	movne	r0, #0
   6ed68:	popne	{r4, r5, pc}
   6ed6c:	lsrs	ip, r4, #21
   6ed70:	bne	6ed84 <fputs@plt+0x5dce0>
   6ed74:	lsls	r0, r0, #1
   6ed78:	adcs	r1, r1, r1
   6ed7c:	orrcs	r1, r1, #-2147483648	; 0x80000000
   6ed80:	pop	{r4, r5, pc}
   6ed84:	adds	r4, r4, #4194304	; 0x400000
   6ed88:	addcc	r1, r1, #1048576	; 0x100000
   6ed8c:	popcc	{r4, r5, pc}
   6ed90:	and	r5, r1, #-2147483648	; 0x80000000
   6ed94:	orr	r1, r5, #2130706432	; 0x7f000000
   6ed98:	orr	r1, r1, #15728640	; 0xf00000
   6ed9c:	mov	r0, #0
   6eda0:	pop	{r4, r5, pc}
   6eda4:	mvns	ip, r4, asr #21
   6eda8:	movne	r1, r3
   6edac:	movne	r0, r2
   6edb0:	mvnseq	ip, r5, asr #21
   6edb4:	movne	r3, r1
   6edb8:	movne	r2, r0
   6edbc:	orrs	r4, r0, r1, lsl #12
   6edc0:	orrseq	r5, r2, r3, lsl #12
   6edc4:	teqeq	r1, r3
   6edc8:	orrne	r1, r1, #524288	; 0x80000
   6edcc:	pop	{r4, r5, pc}
   6edd0:	teq	r0, #0
   6edd4:	moveq	r1, #0
   6edd8:	bxeq	lr
   6eddc:	push	{r4, r5, lr}
   6ede0:	mov	r4, #1024	; 0x400
   6ede4:	add	r4, r4, #50	; 0x32
   6ede8:	mov	r5, #0
   6edec:	mov	r1, #0
   6edf0:	b	6ec6c <fputs@plt+0x5dbc8>
   6edf4:	teq	r0, #0
   6edf8:	moveq	r1, #0
   6edfc:	bxeq	lr
   6ee00:	push	{r4, r5, lr}
   6ee04:	mov	r4, #1024	; 0x400
   6ee08:	add	r4, r4, #50	; 0x32
   6ee0c:	ands	r5, r0, #-2147483648	; 0x80000000
   6ee10:	rsbmi	r0, r0, #0
   6ee14:	mov	r1, #0
   6ee18:	b	6ec6c <fputs@plt+0x5dbc8>
   6ee1c:	lsls	r2, r0, #1
   6ee20:	asr	r1, r2, #3
   6ee24:	rrx	r1, r1
   6ee28:	lsl	r0, r2, #28
   6ee2c:	andsne	r3, r2, #-16777216	; 0xff000000
   6ee30:	teqne	r3, #-16777216	; 0xff000000
   6ee34:	eorne	r1, r1, #939524096	; 0x38000000
   6ee38:	bxne	lr
   6ee3c:	bics	r2, r2, #-16777216	; 0xff000000
   6ee40:	bxeq	lr
   6ee44:	teq	r3, #-16777216	; 0xff000000
   6ee48:	orreq	r1, r1, #524288	; 0x80000
   6ee4c:	bxeq	lr
   6ee50:	push	{r4, r5, lr}
   6ee54:	mov	r4, #896	; 0x380
   6ee58:	and	r5, r1, #-2147483648	; 0x80000000
   6ee5c:	bic	r1, r1, #-2147483648	; 0x80000000
   6ee60:	b	6ec6c <fputs@plt+0x5dbc8>
   6ee64:	orrs	r2, r0, r1
   6ee68:	bxeq	lr
   6ee6c:	push	{r4, r5, lr}
   6ee70:	mov	r5, #0
   6ee74:	b	6ee94 <fputs@plt+0x5ddf0>
   6ee78:	orrs	r2, r0, r1
   6ee7c:	bxeq	lr
   6ee80:	push	{r4, r5, lr}
   6ee84:	ands	r5, r1, #-2147483648	; 0x80000000
   6ee88:	bpl	6ee94 <fputs@plt+0x5ddf0>
   6ee8c:	rsbs	r0, r0, #0
   6ee90:	rsc	r1, r1, #0
   6ee94:	mov	r4, #1024	; 0x400
   6ee98:	add	r4, r4, #50	; 0x32
   6ee9c:	lsrs	ip, r1, #22
   6eea0:	beq	6ec10 <fputs@plt+0x5db6c>
   6eea4:	mov	r2, #3
   6eea8:	lsrs	ip, ip, #3
   6eeac:	addne	r2, r2, #3
   6eeb0:	lsrs	ip, ip, #3
   6eeb4:	addne	r2, r2, #3
   6eeb8:	add	r2, r2, ip, lsr #3
   6eebc:	rsb	r3, r2, #32
   6eec0:	lsl	ip, r0, r3
   6eec4:	lsr	r0, r0, r2
   6eec8:	orr	r0, r0, r1, lsl r3
   6eecc:	lsr	r1, r1, r2
   6eed0:	add	r4, r4, r2
   6eed4:	b	6ec10 <fputs@plt+0x5db6c>
   6eed8:	cmp	r3, #0
   6eedc:	cmpeq	r2, #0
   6eee0:	bne	6ef04 <fputs@plt+0x5de60>
   6eee4:	cmp	r1, #0
   6eee8:	movlt	r1, #-2147483648	; 0x80000000
   6eeec:	movlt	r0, #0
   6eef0:	blt	6ef00 <fputs@plt+0x5de5c>
   6eef4:	cmpeq	r0, #0
   6eef8:	mvnne	r1, #-2147483648	; 0x80000000
   6eefc:	mvnne	r0, #0
   6ef00:	b	6efe8 <fputs@plt+0x5df44>
   6ef04:	sub	sp, sp, #8
   6ef08:	push	{sp, lr}
   6ef0c:	cmp	r1, #0
   6ef10:	blt	6ef30 <fputs@plt+0x5de8c>
   6ef14:	cmp	r3, #0
   6ef18:	blt	6ef64 <fputs@plt+0x5dec0>
   6ef1c:	bl	6f068 <fputs@plt+0x5dfc4>
   6ef20:	ldr	lr, [sp, #4]
   6ef24:	add	sp, sp, #8
   6ef28:	pop	{r2, r3}
   6ef2c:	bx	lr
   6ef30:	rsbs	r0, r0, #0
   6ef34:	sbc	r1, r1, r1, lsl #1
   6ef38:	cmp	r3, #0
   6ef3c:	blt	6ef88 <fputs@plt+0x5dee4>
   6ef40:	bl	6f068 <fputs@plt+0x5dfc4>
   6ef44:	ldr	lr, [sp, #4]
   6ef48:	add	sp, sp, #8
   6ef4c:	pop	{r2, r3}
   6ef50:	rsbs	r0, r0, #0
   6ef54:	sbc	r1, r1, r1, lsl #1
   6ef58:	rsbs	r2, r2, #0
   6ef5c:	sbc	r3, r3, r3, lsl #1
   6ef60:	bx	lr
   6ef64:	rsbs	r2, r2, #0
   6ef68:	sbc	r3, r3, r3, lsl #1
   6ef6c:	bl	6f068 <fputs@plt+0x5dfc4>
   6ef70:	ldr	lr, [sp, #4]
   6ef74:	add	sp, sp, #8
   6ef78:	pop	{r2, r3}
   6ef7c:	rsbs	r0, r0, #0
   6ef80:	sbc	r1, r1, r1, lsl #1
   6ef84:	bx	lr
   6ef88:	rsbs	r2, r2, #0
   6ef8c:	sbc	r3, r3, r3, lsl #1
   6ef90:	bl	6f068 <fputs@plt+0x5dfc4>
   6ef94:	ldr	lr, [sp, #4]
   6ef98:	add	sp, sp, #8
   6ef9c:	pop	{r2, r3}
   6efa0:	rsbs	r2, r2, #0
   6efa4:	sbc	r3, r3, r3, lsl #1
   6efa8:	bx	lr
   6efac:	cmp	r3, #0
   6efb0:	cmpeq	r2, #0
   6efb4:	bne	6efcc <fputs@plt+0x5df28>
   6efb8:	cmp	r1, #0
   6efbc:	cmpeq	r0, #0
   6efc0:	mvnne	r1, #0
   6efc4:	mvnne	r0, #0
   6efc8:	b	6efe8 <fputs@plt+0x5df44>
   6efcc:	sub	sp, sp, #8
   6efd0:	push	{sp, lr}
   6efd4:	bl	6f068 <fputs@plt+0x5dfc4>
   6efd8:	ldr	lr, [sp, #4]
   6efdc:	add	sp, sp, #8
   6efe0:	pop	{r2, r3}
   6efe4:	bx	lr
   6efe8:	push	{r1, lr}
   6efec:	mov	r0, #8
   6eff0:	bl	10f3c <raise@plt>
   6eff4:	pop	{r1, pc}
   6eff8:	vmov	d7, r0, r1
   6effc:	vcmpe.f64	d7, #0.0
   6f000:	vmrs	APSR_nzcv, fpscr
   6f004:	bmi	6f00c <fputs@plt+0x5df68>
   6f008:	b	6f028 <fputs@plt+0x5df84>
   6f00c:	push	{r4, lr}
   6f010:	eor	r1, r1, #-2147483648	; 0x80000000
   6f014:	bl	6f028 <fputs@plt+0x5df84>
   6f018:	rsbs	r0, r0, #0
   6f01c:	rsc	r1, r1, #0
   6f020:	pop	{r4, pc}
   6f024:	andeq	r0, r0, r0
   6f028:	vmov	d6, r0, r1
   6f02c:	vldr	d7, [pc, #36]	; 6f058 <fputs@plt+0x5dfb4>
   6f030:	vldr	d5, [pc, #40]	; 6f060 <fputs@plt+0x5dfbc>
   6f034:	vmul.f64	d7, d6, d7
   6f038:	vcvt.u32.f64	s14, d7
   6f03c:	vcvt.f64.u32	d4, s14
   6f040:	vmov	r1, s14
   6f044:	vmls.f64	d6, d4, d5
   6f048:	vcvt.u32.f64	s15, d6
   6f04c:	vmov	r0, s15
   6f050:	bx	lr
   6f054:	nop			; (mov r0, r0)
   6f058:	andeq	r0, r0, r0
   6f05c:	ldclcc	0, cr0, [r0]
   6f060:	andeq	r0, r0, r0
   6f064:	mvnsmi	r0, r0
   6f068:	cmp	r1, r3
   6f06c:	cmpeq	r0, r2
   6f070:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f074:	mov	r4, r0
   6f078:	movcc	r0, #0
   6f07c:	mov	r5, r1
   6f080:	ldr	lr, [sp, #36]	; 0x24
   6f084:	movcc	r1, r0
   6f088:	bcc	6f184 <fputs@plt+0x5e0e0>
   6f08c:	cmp	r3, #0
   6f090:	clzeq	ip, r2
   6f094:	clzne	ip, r3
   6f098:	addeq	ip, ip, #32
   6f09c:	cmp	r5, #0
   6f0a0:	clzeq	r1, r4
   6f0a4:	addeq	r1, r1, #32
   6f0a8:	clzne	r1, r5
   6f0ac:	sub	ip, ip, r1
   6f0b0:	sub	sl, ip, #32
   6f0b4:	lsl	r9, r3, ip
   6f0b8:	rsb	fp, ip, #32
   6f0bc:	orr	r9, r9, r2, lsl sl
   6f0c0:	orr	r9, r9, r2, lsr fp
   6f0c4:	lsl	r8, r2, ip
   6f0c8:	cmp	r5, r9
   6f0cc:	cmpeq	r4, r8
   6f0d0:	movcc	r0, #0
   6f0d4:	movcc	r1, r0
   6f0d8:	bcc	6f0f4 <fputs@plt+0x5e050>
   6f0dc:	mov	r0, #1
   6f0e0:	subs	r4, r4, r8
   6f0e4:	lsl	r1, r0, sl
   6f0e8:	orr	r1, r1, r0, lsr fp
   6f0ec:	lsl	r0, r0, ip
   6f0f0:	sbc	r5, r5, r9
   6f0f4:	cmp	ip, #0
   6f0f8:	beq	6f184 <fputs@plt+0x5e0e0>
   6f0fc:	lsr	r6, r8, #1
   6f100:	orr	r6, r6, r9, lsl #31
   6f104:	lsr	r7, r9, #1
   6f108:	mov	r2, ip
   6f10c:	b	6f130 <fputs@plt+0x5e08c>
   6f110:	subs	r3, r4, r6
   6f114:	sbc	r8, r5, r7
   6f118:	adds	r3, r3, r3
   6f11c:	adc	r8, r8, r8
   6f120:	adds	r4, r3, #1
   6f124:	adc	r5, r8, #0
   6f128:	subs	r2, r2, #1
   6f12c:	beq	6f14c <fputs@plt+0x5e0a8>
   6f130:	cmp	r5, r7
   6f134:	cmpeq	r4, r6
   6f138:	bcs	6f110 <fputs@plt+0x5e06c>
   6f13c:	adds	r4, r4, r4
   6f140:	adc	r5, r5, r5
   6f144:	subs	r2, r2, #1
   6f148:	bne	6f130 <fputs@plt+0x5e08c>
   6f14c:	lsr	r3, r4, ip
   6f150:	orr	r3, r3, r5, lsl fp
   6f154:	lsr	r2, r5, ip
   6f158:	orr	r3, r3, r5, lsr sl
   6f15c:	adds	r0, r0, r4
   6f160:	mov	r4, r3
   6f164:	lsl	r3, r2, ip
   6f168:	orr	r3, r3, r4, lsl sl
   6f16c:	lsl	ip, r4, ip
   6f170:	orr	r3, r3, r4, lsr fp
   6f174:	adc	r1, r1, r5
   6f178:	subs	r0, r0, ip
   6f17c:	mov	r5, r2
   6f180:	sbc	r1, r1, r3
   6f184:	cmp	lr, #0
   6f188:	strdne	r4, [lr]
   6f18c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f190:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6f194:	mov	r7, r0
   6f198:	ldr	r6, [pc, #72]	; 6f1e8 <fputs@plt+0x5e144>
   6f19c:	ldr	r5, [pc, #72]	; 6f1ec <fputs@plt+0x5e148>
   6f1a0:	add	r6, pc, r6
   6f1a4:	add	r5, pc, r5
   6f1a8:	sub	r6, r6, r5
   6f1ac:	mov	r8, r1
   6f1b0:	mov	r9, r2
   6f1b4:	bl	10d84 <rb_sleep@plt-0x20>
   6f1b8:	asrs	r6, r6, #2
   6f1bc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   6f1c0:	mov	r4, #0
   6f1c4:	add	r4, r4, #1
   6f1c8:	ldr	r3, [r5], #4
   6f1cc:	mov	r2, r9
   6f1d0:	mov	r1, r8
   6f1d4:	mov	r0, r7
   6f1d8:	blx	r3
   6f1dc:	cmp	r6, r4
   6f1e0:	bne	6f1c4 <fputs@plt+0x5e120>
   6f1e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6f1e8:	andeq	sl, r1, r4, asr sp
   6f1ec:	andeq	sl, r1, ip, asr #26
   6f1f0:	bx	lr
   6f1f4:	mov	r2, r1
   6f1f8:	mov	r1, r0
   6f1fc:	mov	r0, #3
   6f200:	b	10f84 <__xstat64@plt>
   6f204:	mov	r2, r1
   6f208:	mov	r1, r0
   6f20c:	mov	r0, #3
   6f210:	b	10ea0 <__fxstat64@plt>
   6f214:	mov	r2, r1
   6f218:	mov	r1, r0
   6f21c:	mov	r0, #3
   6f220:	b	1102c <__lxstat64@plt>

Disassembly of section .fini:

0006f224 <.fini>:
   6f224:	push	{r3, lr}
   6f228:	pop	{r3, pc}
