

================================================================
== Vitis HLS Report for 'global_mean_pooling'
================================================================
* Date:           Sat Dec 11 19:31:18 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.417 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201  |global_mean_pooling_Pipeline_VITIS_LOOP_292_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_290_1  |        ?|        ?|         ?|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       22|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      684|      563|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      242|    -|
|Register             |        -|     -|       96|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      780|      827|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201  |global_mean_pooling_Pipeline_VITIS_LOOP_292_2  |        0|   0|  122|  224|    0|
    |sdiv_46ns_28s_28_50_seq_1_U1989                           |sdiv_46ns_28s_28_50_seq_1                      |        0|   0|  562|  339|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        0|   0|  684|  563|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln290_fu_270_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln290_fu_264_p2  |      icmp|   0|  0|  10|           5|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|          10|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |ap_NS_fsm   |  233|         54|    1|         54|
    |dim_fu_170  |    9|          2|    5|         10|
    +------------+-----+-----------+-----+-----------+
    |Total       |  242|         56|    6|         64|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  53|   0|   53|          0|
    |conv_i_reg_329                                                         |  28|   0|   46|         18|
    |dim_1_reg_334                                                          |   5|   0|    5|          0|
    |dim_fu_170                                                             |   5|   0|    5|          0|
    |grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln712_reg_342                                                    |   4|   0|    4|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  96|   0|  114|         18|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|num_of_nodes                                       |   in|   32|     ap_none|                              num_of_nodes|        scalar|
|out_nodes_features_skip_concat_bias_V_0_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_1_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_2_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_3_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_4_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_5_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_6_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_7_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_8_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_9_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_9_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_9_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_10_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_10_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_10_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_11_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_11_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_11_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_12_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_12_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_12_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_13_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_13_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_13_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_14_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_14_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_14_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_15_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_15|         array|
|out_nodes_features_skip_concat_bias_V_15_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_15|         array|
|out_nodes_features_skip_concat_bias_V_15_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_15|         array|
|h_graph_V_address1                                 |  out|    8|   ap_memory|                                 h_graph_V|         array|
|h_graph_V_ce1                                      |  out|    1|   ap_memory|                                 h_graph_V|         array|
|h_graph_V_we1                                      |  out|    1|   ap_memory|                                 h_graph_V|         array|
|h_graph_V_d1                                       |  out|   28|   ap_memory|                                 h_graph_V|         array|
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

