digraph "CFG for '_Z7kernel3PiS_i' function" {
	label="CFG for '_Z7kernel3PiS_i' function";

	Node0x5d68700 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = icmp uge i32 %5, %2\l  %7 = zext i1 %6 to i32\l  %8 = add i32 %5, %7\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 2, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %16 = add i32 %14, %15\l  %17 = shl i32 %2, 3\l  %18 = add i32 %17, 8\l  %19 = icmp eq i32 %17, 2147483640\l  br i1 %19, label %52, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5d68700:s0 -> Node0x5d6abb0;
	Node0x5d68700:s1 -> Node0x5d6ac40;
	Node0x5d6ac40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%20:\l20:                                               \l  %21 = icmp uge i32 %4, %2\l  %22 = zext i1 %21 to i32\l  %23 = add i32 %4, %22\l  %24 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %25 = getelementptr i8, i8 addrspace(4)* %24, i64 4\l  %26 = bitcast i8 addrspace(4)* %25 to i16 addrspace(4)*\l  %27 = load i16, i16 addrspace(4)* %26, align 4, !range !4, !invariant.load !5\l  %28 = zext i16 %27 to i32\l  %29 = mul i32 %23, %28\l  %30 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %31 = add i32 %29, %30\l  %32 = shl nsw i32 %31, 8\l  %33 = add nsw i32 %16, %32\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %34\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %34\l  %37 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %38 = sitofp i32 %37 to float\l  %39 = add nsw i32 %17, %32\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %40\l  %42 = load i32, i32 addrspace(1)* %41, align 4, !tbaa !7\l  %43 = sitofp i32 %42 to float\l  %44 = shl i32 %2, 11\l  %45 = add nsw i32 %44, %16\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %46\l  %48 = load i32, i32 addrspace(1)* %47, align 4, !tbaa !7\l  %49 = sitofp i32 %48 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %50 = fadd contract float %43, %49\l  %51 = fcmp contract olt float %50, %38\l  br i1 %51, label %53, label %55\l|{<s0>T|<s1>F}}"];
	Node0x5d6ac40:s0 -> Node0x5d6dd80;
	Node0x5d6ac40:s1 -> Node0x5d6de10;
	Node0x5d6abb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
	Node0x5d6dd80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%53:\l53:                                               \l  %54 = fptosi float %50 to i32\l  store i32 %54, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %17, i32 addrspace(1)* %36, align 4, !tbaa !7\l  br label %55\l}"];
	Node0x5d6dd80 -> Node0x5d6de10;
	Node0x5d6de10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%55:\l55:                                               \l  %56 = add nuw nsw i32 %17, 1\l  %57 = icmp slt i32 %56, %18\l  br i1 %57, label %58, label %52, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5d6de10:s0 -> Node0x5d6e2c0;
	Node0x5d6de10:s1 -> Node0x5d6abb0;
	Node0x5d6e2c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%58:\l58:                                               \l  %59 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %60 = sitofp i32 %59 to float\l  %61 = add nsw i32 %56, %32\l  %62 = sext i32 %61 to i64\l  %63 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %62\l  %64 = load i32, i32 addrspace(1)* %63, align 4, !tbaa !7\l  %65 = sitofp i32 %64 to float\l  %66 = shl nsw i32 %56, 8\l  %67 = add nsw i32 %66, %16\l  %68 = sext i32 %67 to i64\l  %69 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %68\l  %70 = load i32, i32 addrspace(1)* %69, align 4, !tbaa !7\l  %71 = sitofp i32 %70 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %72 = fadd contract float %65, %71\l  %73 = fcmp contract olt float %72, %60\l  br i1 %73, label %74, label %76\l|{<s0>T|<s1>F}}"];
	Node0x5d6e2c0:s0 -> Node0x5d6f000;
	Node0x5d6e2c0:s1 -> Node0x5d6f050;
	Node0x5d6f000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%74:\l74:                                               \l  %75 = fptosi float %72 to i32\l  store i32 %75, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %56, i32 addrspace(1)* %36, align 4, !tbaa !7\l  br label %76\l}"];
	Node0x5d6f000 -> Node0x5d6f050;
	Node0x5d6f050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%76:\l76:                                               \l  %77 = add nuw nsw i32 %17, 2\l  %78 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %79 = sitofp i32 %78 to float\l  %80 = add nsw i32 %77, %32\l  %81 = sext i32 %80 to i64\l  %82 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %81\l  %83 = load i32, i32 addrspace(1)* %82, align 4, !tbaa !7\l  %84 = sitofp i32 %83 to float\l  %85 = shl nsw i32 %77, 8\l  %86 = add nsw i32 %85, %16\l  %87 = sext i32 %86 to i64\l  %88 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %87\l  %89 = load i32, i32 addrspace(1)* %88, align 4, !tbaa !7\l  %90 = sitofp i32 %89 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %91 = fadd contract float %84, %90\l  %92 = fcmp contract olt float %91, %79\l  br i1 %92, label %93, label %95\l|{<s0>T|<s1>F}}"];
	Node0x5d6f050:s0 -> Node0x5d6fd20;
	Node0x5d6f050:s1 -> Node0x5d6fd70;
	Node0x5d6fd20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%93:\l93:                                               \l  %94 = fptosi float %91 to i32\l  store i32 %94, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %77, i32 addrspace(1)* %36, align 4, !tbaa !7\l  br label %95\l}"];
	Node0x5d6fd20 -> Node0x5d6fd70;
	Node0x5d6fd70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%95:\l95:                                               \l  %96 = add nuw nsw i32 %17, 3\l  %97 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %98 = sitofp i32 %97 to float\l  %99 = add nsw i32 %96, %32\l  %100 = sext i32 %99 to i64\l  %101 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %100\l  %102 = load i32, i32 addrspace(1)* %101, align 4, !tbaa !7\l  %103 = sitofp i32 %102 to float\l  %104 = shl nsw i32 %96, 8\l  %105 = add nsw i32 %104, %16\l  %106 = sext i32 %105 to i64\l  %107 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %106\l  %108 = load i32, i32 addrspace(1)* %107, align 4, !tbaa !7\l  %109 = sitofp i32 %108 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %110 = fadd contract float %103, %109\l  %111 = fcmp contract olt float %110, %98\l  br i1 %111, label %112, label %114\l|{<s0>T|<s1>F}}"];
	Node0x5d6fd70:s0 -> Node0x5d70a00;
	Node0x5d6fd70:s1 -> Node0x5d70a50;
	Node0x5d70a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%112:\l112:                                              \l  %113 = fptosi float %110 to i32\l  store i32 %113, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %96, i32 addrspace(1)* %36, align 4, !tbaa !7\l  br label %114\l}"];
	Node0x5d70a00 -> Node0x5d70a50;
	Node0x5d70a50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%114:\l114:                                              \l  %115 = add nuw nsw i32 %17, 4\l  %116 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %117 = sitofp i32 %116 to float\l  %118 = add nsw i32 %115, %32\l  %119 = sext i32 %118 to i64\l  %120 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %119\l  %121 = load i32, i32 addrspace(1)* %120, align 4, !tbaa !7\l  %122 = sitofp i32 %121 to float\l  %123 = shl nsw i32 %115, 8\l  %124 = add nsw i32 %123, %16\l  %125 = sext i32 %124 to i64\l  %126 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %125\l  %127 = load i32, i32 addrspace(1)* %126, align 4, !tbaa !7\l  %128 = sitofp i32 %127 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %129 = fadd contract float %122, %128\l  %130 = fcmp contract olt float %129, %117\l  br i1 %130, label %131, label %133\l|{<s0>T|<s1>F}}"];
	Node0x5d70a50:s0 -> Node0x5d6ea30;
	Node0x5d70a50:s1 -> Node0x5d6ea80;
	Node0x5d6ea30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%131:\l131:                                              \l  %132 = fptosi float %129 to i32\l  store i32 %132, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %115, i32 addrspace(1)* %36, align 4, !tbaa !7\l  br label %133\l}"];
	Node0x5d6ea30 -> Node0x5d6ea80;
	Node0x5d6ea80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%133:\l133:                                              \l  %134 = add nuw nsw i32 %17, 5\l  %135 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %136 = sitofp i32 %135 to float\l  %137 = add nsw i32 %134, %32\l  %138 = sext i32 %137 to i64\l  %139 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %138\l  %140 = load i32, i32 addrspace(1)* %139, align 4, !tbaa !7\l  %141 = sitofp i32 %140 to float\l  %142 = shl nsw i32 %134, 8\l  %143 = add nsw i32 %142, %16\l  %144 = sext i32 %143 to i64\l  %145 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %144\l  %146 = load i32, i32 addrspace(1)* %145, align 4, !tbaa !7\l  %147 = sitofp i32 %146 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %148 = fadd contract float %141, %147\l  %149 = fcmp contract olt float %148, %136\l  br i1 %149, label %150, label %152\l|{<s0>T|<s1>F}}"];
	Node0x5d6ea80:s0 -> Node0x5d72820;
	Node0x5d6ea80:s1 -> Node0x5d72870;
	Node0x5d72820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%150:\l150:                                              \l  %151 = fptosi float %148 to i32\l  store i32 %151, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %134, i32 addrspace(1)* %36, align 4, !tbaa !7\l  br label %152\l}"];
	Node0x5d72820 -> Node0x5d72870;
	Node0x5d72870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%152:\l152:                                              \l  %153 = add nuw nsw i32 %17, 6\l  %154 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %155 = sitofp i32 %154 to float\l  %156 = add nsw i32 %153, %32\l  %157 = sext i32 %156 to i64\l  %158 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %157\l  %159 = load i32, i32 addrspace(1)* %158, align 4, !tbaa !7\l  %160 = sitofp i32 %159 to float\l  %161 = shl nsw i32 %153, 8\l  %162 = add nsw i32 %161, %16\l  %163 = sext i32 %162 to i64\l  %164 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %163\l  %165 = load i32, i32 addrspace(1)* %164, align 4, !tbaa !7\l  %166 = sitofp i32 %165 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %167 = fadd contract float %160, %166\l  %168 = fcmp contract olt float %167, %155\l  br i1 %168, label %169, label %171\l|{<s0>T|<s1>F}}"];
	Node0x5d72870:s0 -> Node0x5d73530;
	Node0x5d72870:s1 -> Node0x5d73580;
	Node0x5d73530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%169:\l169:                                              \l  %170 = fptosi float %167 to i32\l  store i32 %170, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %153, i32 addrspace(1)* %36, align 4, !tbaa !7\l  br label %171\l}"];
	Node0x5d73530 -> Node0x5d73580;
	Node0x5d73580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%171:\l171:                                              \l  %172 = add nuw nsw i32 %17, 7\l  %173 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %174 = sitofp i32 %173 to float\l  %175 = add nsw i32 %172, %32\l  %176 = sext i32 %175 to i64\l  %177 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %176\l  %178 = load i32, i32 addrspace(1)* %177, align 4, !tbaa !7\l  %179 = sitofp i32 %178 to float\l  %180 = shl nsw i32 %172, 8\l  %181 = add nsw i32 %180, %16\l  %182 = sext i32 %181 to i64\l  %183 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %182\l  %184 = load i32, i32 addrspace(1)* %183, align 4, !tbaa !7\l  %185 = sitofp i32 %184 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %186 = fadd contract float %179, %185\l  %187 = fcmp contract olt float %186, %174\l  br i1 %187, label %188, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5d73580:s0 -> Node0x5d74240;
	Node0x5d73580:s1 -> Node0x5d6abb0;
	Node0x5d74240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%188:\l188:                                              \l  %189 = fptosi float %186 to i32\l  store i32 %189, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %172, i32 addrspace(1)* %36, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x5d74240 -> Node0x5d6abb0;
}
