// Agnostic C port of upstream MLIR's transformCFGToSCF
// (mlir/lib/Transforms/Utils/CFGToSCF.cpp). Plays the role of upstream's
// `ControlFlowToSCFTransformation` (specifically the wasm-flavored
// variant defined in mlir_api_impl_upstream.cpp's `CFGToSCFForWasm`)
// while running against either backend through the mlir_api.h surface.
//
// Algorithm reference: Bahmann, Reissmann, Jahre, Meyer (2015), "Perfect
// Reconstructability of Control Flow from Demand Dependence Graphs",
// ACM TACO 11(4):66. https://doi.org/10.1145/2693261
//
// Layout (~3260 LOC). The big pieces, in order:
//   - Edge / EdgeMultiplexer scaffolding (M3-M4).
//   - cf.* / scf.* op constructor helpers.
//   - get_switch_value / get_undef_value (cached i32-const / typed
//     zero hoisted to the function's entry block).
//   - Tarjan SCC analysis + cycle edge classification.
//   - Cooper-Harvey-Kennedy iterative dominance.
//   - create_single_exit_blocks_for_return_like_into  (M5).
//   - transform_to_reduce_loop  (LCSSA-like SSA escape fixup, M6).
//   - transform_cycles_to_scf_loops  (M7: SCC -> scf.while).
//   - transform_to_structured_cf_branches  (M8: cf.cond_br -> scf.if,
//     cf.switch -> scf.index_switch, + inline continuation synthesis
//     for nested arms that all terminate cleanly).
//   - transform_cfg_to_scf_region (M9 worklist driver).
//   - walk_and_transform_regions (post-order walk over every op-region).
//   - erase_unreachable_blocks.
//
// See `mlir_lift_cf_to_scf.h` for the documented limitations.

#include "mlir_lift_cf_to_scf.h"

#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>
#include <string.h>

#include <base/arena.h>
#include <base/format.h>
#include <base/io.h>
#include <base/scratch.h>
#include <base/string.h>
#include <platform/platform.h>

// ============================================================================
// Edge: (from_block, successor_index). Mirrors upstream's `Edge` class.
// ============================================================================
typedef struct {
    MLIR_BlockHandle from_block;
    size_t           succ_idx;
} Edge;

// File-scope helper structs (tinyC parser does not support function-local
// type declarations, so these are pulled up to translation-unit scope).
typedef struct { size_t v; size_t next_succ; size_t n_succ; } SccFrame;
typedef struct { MLIR_BlockHandle block; MLIR_OpHandle term; } ExitTermRec;
typedef struct {
    MLIR_BlockHandle block;
    MLIR_ValueHandle *vals;
    size_t n_vals;
} EmptyBlockRec;
typedef struct { MLIR_OpHandle op; size_t succ_idx; } PredRec;

static MLIR_BlockHandle edge_successor(Edge e) {
    MLIR_OpHandle term = MLIR_GetBlockTerminator(e.from_block);
    if (term == MLIR_INVALID_HANDLE) return MLIR_INVALID_HANDLE;
    return MLIR_GetOpSuccessor(term, e.succ_idx);
}

// Forward declarations for cross-references between EdgeMultiplexer and
// LiftState. Full definitions appear below.
typedef struct LiftState_S       LiftState;
typedef struct TypedValueEntry_S TypedValueEntry;

// ============================================================================
// Switch value / undef value caches. Mirror the typedUndefCache and
// switchValueCache lambdas of transformCFGToSCF in CFGToSCF.cpp:1309-1338.
// ============================================================================
struct TypedValueEntry_S {
    MLIR_TypeHandle  type;
    MLIR_ValueHandle value;
};

struct LiftState_S {
    MLIR_Context     *ctx;
    Arena            *arena;
    MLIR_OpHandle     fn_op;        // func.func or llvm.func being processed
    MLIR_BlockHandle  entry_block;  // first block of the region under lift
    MLIR_TypeHandle   i32_ty;       // cached i32 type
    MLIR_LocationHandle unk_loc;    // cached unknown location

    // Cached arith.constant of i32 for switch flag values.
    MLIR_ValueHandle *switch_value_cache;
    size_t            switch_value_cache_n;
    size_t            switch_value_cache_cap;

    // Cached llvm.mlir.undef per type.
    TypedValueEntry  *undef_cache;
    size_t            undef_cache_n;
    size_t            undef_cache_cap;

    // Monotonically-increasing counter for fresh `%lift_N` SSA names.
    // Lives per-LiftState so each function gets a private counter and the
    // implementation is reentrant-safe in principle (the driver is still
    // single-threaded today, but this avoids a hidden file-scope global).
    uint64_t          ssa_counter;
};

static MLIR_ValueHandle get_switch_value(LiftState *st, unsigned v);
static MLIR_ValueHandle get_undef_value(LiftState *st, MLIR_TypeHandle ty);
static string           fresh_ssa_name(LiftState *st);
static void             lift_state_init(LiftState *st, MLIR_Context *ctx,
                                        Arena *arena, MLIR_OpHandle fn_op,
                                        MLIR_BlockHandle entry_block);

// Forward declaration of branch op constructor used by EdgeMultiplexer
// (defined further down with the other op constructors).
static MLIR_OpHandle create_cf_switch_in_block(MLIR_Context *ctx, Arena *arena,
                                               MLIR_BlockHandle in_block,
                                               MLIR_ValueHandle flag,
                                               MLIR_BlockHandle dflt_dst,
                                               MLIR_ValueHandle *dflt_args, size_t n_dflt_args,
                                               const int32_t *case_values,
                                               MLIR_BlockHandle *case_dsts,
                                               MLIR_ValueHandle **case_args,
                                               size_t *n_case_args,
                                               size_t n_cases,
                                               MLIR_LocationHandle loc);

static MLIR_OpHandle create_cf_cond_br_in_block(MLIR_Context *ctx, Arena *arena,
                                                MLIR_BlockHandle in_block,
                                                MLIR_ValueHandle cond,
                                                MLIR_BlockHandle t_dst,
                                                MLIR_ValueHandle *t_args, size_t n_t_args,
                                                MLIR_BlockHandle f_dst,
                                                MLIR_ValueHandle *f_args, size_t n_f_args,
                                                MLIR_LocationHandle loc);

static MLIR_OpHandle create_scf_yield(MLIR_Context *ctx, Arena *arena,
                                      MLIR_BlockHandle in_block,
                                      MLIR_ValueHandle *args, size_t n_args,
                                      MLIR_LocationHandle loc);

static MLIR_OpHandle create_scf_condition(MLIR_Context *ctx, Arena *arena,
                                          MLIR_BlockHandle in_block,
                                          MLIR_ValueHandle cond,
                                          MLIR_ValueHandle *payload, size_t n_payload,
                                          MLIR_LocationHandle loc);

// ============================================================================
// EdgeMultiplexer (port of CFGToSCF.cpp:212-387).
//
// A multiplexer takes N "entry edges" (each leading to one of several
// distinct entry blocks) and funnels them through a single new
// multiplexer block carrying:
//   - the UNION of all distinct entry blocks' arguments,
//   - optionally a discriminator i32 arg (only when >1 distinct entries),
//   - optionally `n_extra_args` extra args at the end (for the latch case
//     where we add a `shouldRepeat` flag).
//
// edge_multiplexer_redirect_edge() retargets an existing edge to the
// multiplexer, passing the original successor operands into THIS edge's
// slot of the union and undef into all other slots.
//
// edge_multiplexer_create_switch() emits a cf.switch in the SUPPLIED
// destination block (typically the multiplexer block itself, or a
// downstream exit-dispatch block) that dispatches to the original
// successors based on the discriminator.
// ============================================================================
typedef struct {
    MLIR_BlockHandle  mux_block;
    // Distinct entry-block list. block_arg_off[i] is the offset in
    // `mux_block`'s arg list where the args of `entries[i]` start.
    MLIR_BlockHandle *entries;
    size_t           *block_arg_off;
    size_t            n_entries;
    // Index of the discriminator in mux_block's args, or SIZE_MAX if
    // single-entry (no discriminator needed).
    size_t            discriminator_idx;
    // Number of extra args appended at the very end of mux_block's args.
    size_t            n_extra_args;
    // Cached getters.
    LiftState        *st;
} EdgeMultiplexer;

// Find the index in `m->entries` of the given block, or SIZE_MAX.
static size_t edge_multiplexer_entry_index(const EdgeMultiplexer *m,
                                           MLIR_BlockHandle block) {
    for (size_t i = 0; i < m->n_entries; ++i) {
        if (m->entries[i] == block) return i;
    }
    return SIZE_MAX;
}

// Copy block_arg types from `src` into `dst`. Mirrors upstream's
// `addBlockArgumentsFromOther`.
static void mux_copy_block_args(MLIR_Context *ctx,
                                MLIR_BlockHandle dst, MLIR_BlockHandle src,
                                MLIR_LocationHandle loc) {
    size_t n = MLIR_GetBlockNumArgs(src);
    for (size_t i = 0; i < n; ++i) {
        MLIR_ValueHandle a = MLIR_GetBlockArg(src, i);
        MLIR_AddBlockArgument(ctx, dst, MLIR_GetValueType(a), loc);
    }
}

// Construct a multiplexer block targeted by all edges in `entry_blocks`
// (which may contain duplicates — the multiplexer only allocates one
// slot per distinct entry block). `n_extra_args` is the number of extra
// args (e.g. 1 for the latch's shouldRepeat flag); the types of these
// extras are i32 by convention (matches what
// `create_single_exiting_latch` needs).
//
// The new block is inserted immediately AFTER the first entry block in
// the parent region.
//
// Note: this only constructs the multiplexer. Use
// `edge_multiplexer_redirect_edge` to actually route an existing edge
// to it, and `edge_multiplexer_create_switch` to install the dispatch
// in a downstream block.
static EdgeMultiplexer edge_multiplexer_create(LiftState *st,
                                               MLIR_LocationHandle loc,
                                               const MLIR_BlockHandle *entry_blocks,
                                               size_t n_entries_in,
                                               size_t n_extra_args) {
    EdgeMultiplexer m = {0};
    m.st = st;
    m.discriminator_idx = SIZE_MAX;
    m.n_extra_args = n_extra_args;
    m.mux_block = MLIR_CreateBlock(st->ctx);

    // Insert the mux block right after the first entry block in its
    // parent region. (The parent is shared by all entry blocks.)
    MLIR_RegionHandle parent_region = MLIR_GetBlockParentRegion(entry_blocks[0]);
    MLIR_InsertRegionBlockAfter(st->ctx, parent_region, m.mux_block, entry_blocks[0]);

    // Deduplicate entry blocks while preserving insertion order, and
    // record the arg offset for each distinct entry block.
    m.entries = arena_new_array(st->arena, MLIR_BlockHandle, n_entries_in ? n_entries_in : 1);
    m.block_arg_off = arena_new_array(st->arena, size_t, n_entries_in ? n_entries_in : 1);
    size_t current_offset = 0;
    for (size_t i = 0; i < n_entries_in; ++i) {
        MLIR_BlockHandle b = entry_blocks[i];
        // Skip if already inserted.
        if (edge_multiplexer_entry_index(&m, b) != SIZE_MAX) continue;
        m.entries[m.n_entries] = b;
        m.block_arg_off[m.n_entries] = current_offset;
        m.n_entries++;
        mux_copy_block_args(st->ctx, m.mux_block, b, loc);
        current_offset += MLIR_GetBlockNumArgs(b);
    }

    // Add a discriminator if there is more than one distinct entry.
    if (m.n_entries > 1) {
        MLIR_AddBlockArgument(st->ctx, m.mux_block, st->i32_ty, loc);
        m.discriminator_idx = current_offset;
        current_offset += 1;
    }

    // Add the extra args (i32 each).
    for (size_t i = 0; i < n_extra_args; ++i) {
        MLIR_AddBlockArgument(st->ctx, m.mux_block, st->i32_ty, loc);
    }

    return m;
}

// Redirect the given edge to the multiplexer block. The edge's
// successor MUST be one of the entries passed to
// edge_multiplexer_create. `extra_args` provides values for the extra
// slots (must have exactly m.n_extra_args entries).
static void edge_multiplexer_redirect_edge(EdgeMultiplexer *m, Edge edge,
                                           MLIR_ValueHandle *extra_args,
                                           size_t n_extra_args_in) {
    if (n_extra_args_in != m->n_extra_args) return;
    MLIR_OpHandle term = MLIR_GetBlockTerminator(edge.from_block);
    if (term == MLIR_INVALID_HANDLE) return;
    MLIR_BlockHandle orig_succ = MLIR_GetOpSuccessor(term, edge.succ_idx);
    size_t entry_idx = edge_multiplexer_entry_index(m, orig_succ);
    if (entry_idx == SIZE_MAX) return;

    size_t n_mux_args = MLIR_GetBlockNumArgs(m->mux_block);
    size_t my_off     = m->block_arg_off[entry_idx];
    size_t my_n_args  = MLIR_GetBlockNumArgs(m->entries[entry_idx]);
    size_t extra_off  = n_mux_args - m->n_extra_args;

    // Capture original successor operands before mutation.
    size_t n_orig = MLIR_GetOpNumSuccessorOperands(term, edge.succ_idx);
    MLIR_ValueHandle *orig = n_orig
        ? arena_new_array(m->st->arena, MLIR_ValueHandle, n_orig) : NULL;
    for (size_t i = 0; i < n_orig; ++i) {
        orig[i] = MLIR_GetOpSuccessorOperand(term, edge.succ_idx, i);
    }

    // Build new operand list of length n_mux_args.
    MLIR_ValueHandle *new_ops = arena_new_array(m->st->arena, MLIR_ValueHandle, n_mux_args);
    for (size_t i = 0; i < n_mux_args; ++i) {
        if (i >= my_off && i < my_off + my_n_args) {
            // Original arg slot.
            size_t local = i - my_off;
            new_ops[i] = (local < n_orig) ? orig[local]
                                          : get_undef_value(m->st, MLIR_GetValueType(MLIR_GetBlockArg(m->mux_block, i)));
            continue;
        }
        if (m->discriminator_idx != SIZE_MAX && i == m->discriminator_idx) {
            new_ops[i] = get_switch_value(m->st, (unsigned)entry_idx);
            continue;
        }
        if (i >= extra_off) {
            new_ops[i] = extra_args[i - extra_off];
            continue;
        }
        // Other entry's slot or padding: undef.
        new_ops[i] = get_undef_value(m->st, MLIR_GetValueType(MLIR_GetBlockArg(m->mux_block, i)));
    }

    // Apply.
    MLIR_SetOpSuccessor(m->st->ctx, term, edge.succ_idx, m->mux_block);
    MLIR_SetOpSuccessorOperands(m->st->ctx, term, edge.succ_idx, new_ops, n_mux_args);
}

// Emit a cf.switch in `in_block` that dispatches to the original
// successors of the multiplexer (excluding any blocks in `excluded`).
// The switch reads the discriminator block-arg (or, if no
// discriminator, a freshly-built constant 0 that effectively forces
// the default arm). `in_block` MUST be dominated by the multiplexer
// block — typically it IS the multiplexer block, or the latch's exit
// block in createSingleExitingLatch.
static void edge_multiplexer_create_switch(EdgeMultiplexer *m,
                                           MLIR_BlockHandle in_block,
                                           MLIR_LocationHandle loc,
                                           const MLIR_BlockHandle *excluded,
                                           size_t n_excluded) {
    // Decide which entries to dispatch.
    MLIR_BlockHandle *case_dsts = arena_new_array(m->st->arena, MLIR_BlockHandle, m->n_entries);
    MLIR_ValueHandle **case_args = arena_new_array(m->st->arena, MLIR_ValueHandle *, m->n_entries);
    size_t *n_case_args = arena_new_array(m->st->arena, size_t, m->n_entries);
    int32_t *case_values = arena_new_array(m->st->arena, int32_t, m->n_entries);
    size_t n_pick = 0;
    for (size_t i = 0; i < m->n_entries; ++i) {
        bool skip = false;
        for (size_t j = 0; j < n_excluded; ++j) {
            if (m->entries[i] == excluded[j]) { skip = true; break; }
        }
        if (skip) continue;
        size_t off = m->block_arg_off[i];
        size_t na  = MLIR_GetBlockNumArgs(m->entries[i]);
        MLIR_ValueHandle *args = na ? arena_new_array(m->st->arena, MLIR_ValueHandle, na) : NULL;
        for (size_t k = 0; k < na; ++k) {
            args[k] = MLIR_GetBlockArg(m->mux_block, off + k);
        }
        case_dsts[n_pick] = m->entries[i];
        case_args[n_pick] = args;
        n_case_args[n_pick] = na;
        case_values[n_pick] = (int32_t)i;
        n_pick++;
    }

    // Need at least one survivor.
    if (n_pick == 0) return;

    // Decide discriminator value.
    MLIR_ValueHandle disc_v;
    if (m->discriminator_idx != SIZE_MAX) {
        disc_v = MLIR_GetBlockArg(m->mux_block, m->discriminator_idx);
    } else {
        disc_v = get_switch_value(m->st, 0);
    }

    // The LAST surviving entry becomes the default case.
    MLIR_BlockHandle dflt_dst = case_dsts[n_pick - 1];
    MLIR_ValueHandle *dflt_args = case_args[n_pick - 1];
    size_t n_dflt = n_case_args[n_pick - 1];
    n_pick -= 1;

    create_cf_switch_in_block(m->st->ctx, m->st->arena, in_block, disc_v,
                              dflt_dst, dflt_args, n_dflt,
                              case_values, case_dsts, case_args, n_case_args,
                              n_pick, loc);
}


// Forward declarations for the cached value providers + lift-state init.
// Implementations live near the bottom of the file alongside the cache
// invalidation policy.
static MLIR_ValueHandle get_switch_value(LiftState *st, unsigned v);
static MLIR_ValueHandle get_undef_value(LiftState *st, MLIR_TypeHandle ty);

static bool string_eq(string a, const char *b);
static bool string_eq_string(string a, string b);

// ============================================================================
// Helper: append a fresh cf.br op to the end of `in_block` jumping to
// `dst` with `args` as branch operands.
// ============================================================================
static MLIR_OpHandle create_cf_br_in_block(MLIR_Context *ctx, Arena *arena,
                                           MLIR_BlockHandle in_block,
                                           MLIR_BlockHandle dst,
                                           MLIR_ValueHandle *args, size_t n_args,
                                           MLIR_LocationHandle loc) {
    MLIR_BlockHandle *succs = arena_new_array(arena, MLIR_BlockHandle, 1);
    succs[0] = dst;
    MLIR_ValueHandle **sops = arena_new_array(arena, MLIR_ValueHandle *, 1);
    sops[0] = args;
    size_t *snums = arena_new_array(arena, size_t, 1);
    snums[0] = n_args;
    MLIR_OpHandle op = MLIR_CreateOpWithSuccessors(
        ctx, OP_TYPE_CF_BR, str_lit("cf.br"),
        NULL, 0, NULL, 0, NULL, 0, NULL, 0, NULL, 0,
        succs, 1, sops, snums,
        loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_AppendBlockOp(ctx, in_block, op);
    return op;
}

// ============================================================================
// ReturnLikeExitCombiner port (CFGToSCF.cpp:417-466). Two return-like
// terminators are "equivalent" if they have the same op name and the same
// operand-type signature. (tinyc's universe: func.return / llvm.return,
// where every return inside a function shares one operand-type
// signature, so each function collapses to one shared exit block.)
// ============================================================================
typedef struct {
    string            op_name;        // owned by the existing op
    MLIR_TypeHandle  *operand_types;  // arena-owned
    size_t            n_operand_types;
    MLIR_BlockHandle  exit_block;
    MLIR_OpHandle     exit_terminator; // the moved-in return op
} CombinerEntry;

typedef struct {
    CombinerEntry *entries;
    size_t         n_entries;
    size_t         cap;
    MLIR_RegionHandle region;
    Arena         *arena;
} Combiner;

static bool string_eq_string(string a, string b) {
    return a.size == b.size && (a.size == 0 || memcmp(a.str, b.str, a.size) == 0);
}

static bool combiner_signature_matches(const CombinerEntry *e,
                                       MLIR_OpHandle op) {
    if (!string_eq_string(e->op_name, MLIR_GetOpName(op))) return false;
    size_t no = MLIR_GetOpNumOperands(op);
    if (no != e->n_operand_types) return false;
    for (size_t i = 0; i < no; ++i) {
        MLIR_ValueHandle v = MLIR_GetOpOperand(op, i);
        if (MLIR_GetValueType(v) != e->operand_types[i]) return false;
    }
    return true;
}

static CombinerEntry *combiner_find(Combiner *c, MLIR_OpHandle op) {
    for (size_t i = 0; i < c->n_entries; ++i) {
        if (combiner_signature_matches(&c->entries[i], op))
            return &c->entries[i];
    }
    return NULL;
}

static CombinerEntry *combiner_add_new(MLIR_Context *ctx, Combiner *c,
                                       MLIR_OpHandle return_op) {
    if (c->n_entries == c->cap) {
        size_t new_cap = c->cap ? c->cap * 2 : 4;
        CombinerEntry *new_arr = arena_new_array(c->arena, CombinerEntry, new_cap);
        if (c->entries)
            memcpy(new_arr, c->entries, sizeof(CombinerEntry) * c->n_entries);
        c->entries = new_arr;
        c->cap = new_cap;
    }
    CombinerEntry *e = &c->entries[c->n_entries++];
    e->op_name = MLIR_GetOpName(return_op);
    e->n_operand_types = MLIR_GetOpNumOperands(return_op);
    e->operand_types = e->n_operand_types
        ? arena_new_array(c->arena, MLIR_TypeHandle, e->n_operand_types)
        : NULL;
    for (size_t i = 0; i < e->n_operand_types; ++i) {
        e->operand_types[i] = MLIR_GetValueType(MLIR_GetOpOperand(return_op, i));
    }
    e->exit_block = MLIR_CreateBlock(ctx);
    e->exit_terminator = MLIR_INVALID_HANDLE;
    MLIR_LocationHandle loc = MLIR_GetOpLocation(return_op);
    // Add a block argument for each operand type.
    for (size_t i = 0; i < e->n_operand_types; ++i) {
        MLIR_AddBlockArgument(ctx, e->exit_block, e->operand_types[i], loc);
    }
    MLIR_InsertRegionBlockBefore(ctx, c->region, e->exit_block, MLIR_INVALID_HANDLE);
    return e;
}

// Replace `return_op` (located at the end of its block) with a cf.br to
// the matching shared exit block, forwarding the original operands.
// First occurrence of a signature creates the exit block and moves the
// return op there; subsequent occurrences just create the cf.br and
// erase the local return op.
static void combiner_combine_exit(MLIR_Context *ctx, Combiner *c,
                                  MLIR_OpHandle return_op) {
    MLIR_BlockHandle from_block = MLIR_INVALID_HANDLE;
    size_t nb = MLIR_GetRegionNumBlocks(c->region);
    for (size_t bi = 0; bi < nb && from_block == MLIR_INVALID_HANDLE; ++bi) {
        MLIR_BlockHandle b = MLIR_GetRegionBlock(c->region, bi);
        size_t no = MLIR_GetBlockNumOps(b);
        for (size_t oi = 0; oi < no; ++oi) {
            if (MLIR_GetBlockOp(b, oi) == return_op) {
                from_block = b;
                break;
            }
        }
    }
    if (from_block == MLIR_INVALID_HANDLE) return;

    MLIR_LocationHandle loc = MLIR_GetOpLocation(return_op);
    size_t n_ops = MLIR_GetOpNumOperands(return_op);
    MLIR_ValueHandle *operands = n_ops
        ? arena_new_array(c->arena, MLIR_ValueHandle, n_ops) : NULL;
    for (size_t i = 0; i < n_ops; ++i) {
        operands[i] = MLIR_GetOpOperand(return_op, i);
    }

    CombinerEntry *e = combiner_find(c, return_op);
    bool inserted = (e == NULL);
    if (inserted) {
        e = combiner_add_new(ctx, c, return_op);
    }

    // The return op is still at the end of `from_block`. Erase it, then
    // append the cf.br.
    MLIR_EraseOp(ctx, return_op);
    create_cf_br_in_block(ctx, c->arena, from_block, e->exit_block,
                          operands, n_ops, loc);

    if (inserted) {
        // First occurrence: install a fresh return op in the new exit
        // block whose operands are the exit block's arguments. We don't
        // need to "move" the original — we already erased it; just
        // synthesize a new one with identical attributes and operand
        // count using the same op type. For tinyc the universe is
        // {func.return, llvm.return}, both of which take only operands
        // and no attributes/results.
        MLIR_ValueHandle *args = e->n_operand_types
            ? arena_new_array(c->arena, MLIR_ValueHandle, e->n_operand_types)
            : NULL;
        for (size_t i = 0; i < e->n_operand_types; ++i) {
            args[i] = MLIR_GetBlockArg(e->exit_block, i);
        }
        MLIR_OpType ot;
        if (string_eq(e->op_name, "llvm.return")) ot = OP_TYPE_LLVM_RETURN;
        else if (string_eq(e->op_name, "scf.yield")) ot = OP_TYPE_SCF_YIELD;
        else ot = OP_TYPE_FUNC_RETURN;
        MLIR_OpHandle new_ret = MLIR_CreateOp(
            ctx, ot, e->op_name,
            NULL, 0, NULL, 0, NULL, 0,
            args, e->n_operand_types, NULL, 0,
            loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
        MLIR_AppendBlockOp(ctx, e->exit_block, new_ret);
        e->exit_terminator = new_ret;
    }
}

// Top-level driver: scan every block of `region`; for each block with no
// successors (block ending in a return-like op), funnel through the
// combiner. Mirrors CFGToSCF.cpp:1221-1234.
//
// The combiner is reset whenever `region` differs from the region it was
// last keyed against. This keeps exit_blocks region-scoped: a func.return
// in region X must never be redirected (via cf.br) to an exit_block that
// lives in region Y, since cf.br cannot cross region boundaries.
static void create_single_exit_blocks_for_return_like_into(MLIR_Context *ctx,
                                                            Arena *arena,
                                                            MLIR_RegionHandle region,
                                                            Combiner *c) {
    if (c->region != region) {
        c->entries = NULL;
        c->n_entries = 0;
        c->cap = 0;
    }
    c->region = region;
    c->arena = arena;

    // Snapshot blocks first (the loop mutates the region by appending
    // new exit blocks at the end).
    size_t snapshot_n = MLIR_GetRegionNumBlocks(region);
    MLIR_BlockHandle *snapshot = arena_new_array(arena, MLIR_BlockHandle,
                                                 snapshot_n ? snapshot_n : 1);
    for (size_t i = 0; i < snapshot_n; ++i) {
        snapshot[i] = MLIR_GetRegionBlock(region, i);
    }

    for (size_t i = 0; i < snapshot_n; ++i) {
        MLIR_BlockHandle b = snapshot[i];
        MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
        if (term == MLIR_INVALID_HANDLE) continue;
        if (MLIR_GetOpNumSuccessors(term) != 0) continue;
        // Only act on the recognized return-like ops; leave other
        // zero-successor terminators (e.g. cf.assert, unreachable) alone.
        // We also funnel scf.yield for sub-regions (else of scf.if etc.)
        // so the inner cf.cond_br chain has a single continuation block.
        string n = MLIR_GetOpName(term);
        if (!string_eq_string(n, str_lit("func.return")) &&
            !string_eq_string(n, str_lit("llvm.return")) &&
            !string_eq_string(n, str_lit("scf.yield"))) continue;
        combiner_combine_exit(ctx, c, term);
    }
}

// Note: create_single_exit_blocks_for_return_like_into is the workhorse;
// the no-`_into` variant existed for the legacy pattern-based lifter and
// has been removed along with that path.

// ============================================================================
// createSingleEntryBlock + createSingleExitingLatch  (CFGToSCF.cpp:513-635).
//
// `create_single_entry_block` funnels N entry edges of a region (e.g. all
// edges entering a cycle) through a single synthetic block carrying the
// union of distinct-entry args + an i32 discriminator. Returns the
// EdgeMultiplexer that owns the synthetic block.
//
// `create_single_exiting_latch` turns a multi-back-edge / multi-exit-edge
// loop into a structured one with exactly one back edge and one exit edge
// originating from a freshly-built latch block. The latch carries a
// `shouldRepeat: i32` discriminator passed by every redirected edge:
//   - back edges pass shouldRepeat=1, exit edges pass shouldRepeat=0.
// The latch branches on shouldRepeat to either the loop header (one back
// edge) or to a separate exit block which then dispatches by switch to the
// original exit destinations.
// ============================================================================
typedef struct {
    MLIR_BlockHandle latch_block;
    MLIR_ValueHandle condition;     // i32 'shouldRepeat'
    MLIR_BlockHandle exit_block;
    bool             ok;
} StructuredLoopProps;

static EdgeMultiplexer create_single_entry_block(LiftState *st,
                                                 const Edge *entry_edges,
                                                 size_t n_entry_edges,
                                                 MLIR_LocationHandle loc) {
    MLIR_BlockHandle *succs = arena_new_array(st->arena, MLIR_BlockHandle,
                                              n_entry_edges ? n_entry_edges : 1);
    for (size_t i = 0; i < n_entry_edges; ++i) {
        succs[i] = edge_successor(entry_edges[i]);
    }

    EdgeMultiplexer m = edge_multiplexer_create(st, loc, succs, n_entry_edges,
                                                /*n_extra_args=*/0);

    for (size_t i = 0; i < n_entry_edges; ++i) {
        edge_multiplexer_redirect_edge(&m, entry_edges[i], NULL, 0);
    }

    edge_multiplexer_create_switch(&m, m.mux_block, loc,
                                   /*excluded=*/NULL, /*n_excluded=*/0);
    return m;
}

// Emit a return-like terminator carrying undef values for each result of
// the surrounding function. Used as the fallback terminator for the
// statically-infinite-loop case in create_single_exiting_latch. Mirrors
// CFGToSCFForWasm::createUnreachableTerminator in mlir_api_impl_upstream.cpp.
static MLIR_OpHandle create_unreachable_terminator(LiftState *st,
                                                   MLIR_BlockHandle block,
                                                   MLIR_LocationHandle loc) {
    string fn_name = MLIR_GetOpName(st->fn_op);
    bool is_llvm = string_eq_string(fn_name, str_lit("llvm.func"));

    MLIR_AttributeHandle ty_attr =
        MLIR_GetOpAttributeByName(st->fn_op, "function_type");
    MLIR_TypeHandle fn_ty = (ty_attr == MLIR_INVALID_HANDLE)
        ? MLIR_INVALID_HANDLE : MLIR_GetAttributeType(ty_attr);
    size_t n_res = (fn_ty == MLIR_INVALID_HANDLE)
        ? 0 : MLIR_GetTypeFunctionNumResults(fn_ty);

    MLIR_ValueHandle *args = n_res
        ? arena_new_array(st->arena, MLIR_ValueHandle, n_res) : NULL;
    for (size_t i = 0; i < n_res; ++i) {
        MLIR_TypeHandle rt = MLIR_GetTypeFunctionResult(fn_ty, i);
        args[i] = get_undef_value(st, rt);
    }

    MLIR_OpType ot = is_llvm ? OP_TYPE_LLVM_RETURN : OP_TYPE_FUNC_RETURN;
    string op_name = is_llvm ? str_lit("llvm.return") : str_lit("func.return");
    MLIR_OpHandle ret = MLIR_CreateOp(
        st->ctx, ot, op_name,
        NULL, 0, NULL, 0, NULL, 0,
        args, n_res, NULL, 0,
        loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_AppendBlockOp(st->ctx, block, ret);
    return ret;
}

static StructuredLoopProps create_single_exiting_latch(
    LiftState *st, Combiner *exit_combiner,
    const Edge *back_edges, size_t n_back,
    const Edge *exit_edges, size_t n_exit,
    MLIR_LocationHandle loc)
{
    StructuredLoopProps res = {0};
    if (n_back == 0) return res;

    // All back edges point to the same loop header (precondition).
    MLIR_BlockHandle loop_header = edge_successor(back_edges[0]);

    // Multiplexer: successors = [back-edge dests..., exit-edge dests...],
    // with one trailing extra i32 arg (shouldRepeat).
    size_t n_all = n_back + n_exit;
    MLIR_BlockHandle *succs = arena_new_array(st->arena, MLIR_BlockHandle,
                                              n_all ? n_all : 1);
    for (size_t i = 0; i < n_back; ++i) {
        succs[i] = edge_successor(back_edges[i]);
    }
    for (size_t i = 0; i < n_exit; ++i) {
        succs[n_back + i] = edge_successor(exit_edges[i]);
    }
    EdgeMultiplexer mux = edge_multiplexer_create(st, loc, succs, n_all,
                                                  /*n_extra_args=*/1);
    MLIR_BlockHandle latch = mux.mux_block;

    // Fresh exit block placed immediately after the latch.
    MLIR_BlockHandle exit_block = MLIR_CreateBlock(st->ctx);
    MLIR_InsertRegionBlockAfter(st->ctx, MLIR_GetBlockParentRegion(latch),
                                exit_block, latch);

    // Redirect back edges with shouldRepeat=1, exit edges with shouldRepeat=0.
    {
        MLIR_ValueHandle one = get_switch_value(st, 1);
        MLIR_ValueHandle zero = get_switch_value(st, 0);
        for (size_t i = 0; i < n_back; ++i) {
            edge_multiplexer_redirect_edge(&mux, back_edges[i], &one, 1);
        }
        for (size_t i = 0; i < n_exit; ++i) {
            edge_multiplexer_redirect_edge(&mux, exit_edges[i], &zero, 1);
        }
    }

    // shouldRepeat is the *last* block-arg of the latch.
    size_t n_latch_args = MLIR_GetBlockNumArgs(latch);
    MLIR_ValueHandle should_repeat = MLIR_GetBlockArg(latch, n_latch_args - 1);

    // cf.cond_br shouldRepeat, loop_header(first N args), exit_block()
    size_t n_hdr_args = MLIR_GetBlockNumArgs(loop_header);
    MLIR_ValueHandle *hdr_args = n_hdr_args
        ? arena_new_array(st->arena, MLIR_ValueHandle, n_hdr_args) : NULL;
    for (size_t i = 0; i < n_hdr_args; ++i) {
        hdr_args[i] = MLIR_GetBlockArg(latch, i);
    }
    create_cf_cond_br_in_block(st->ctx, st->arena, latch, should_repeat,
                               loop_header, hdr_args, n_hdr_args,
                               exit_block, NULL, 0, loc);

    if (n_exit > 0) {
        // Dispatch from exit_block to the original exit destinations.
        // Exclude loop_header (it must already be reachable via back edge).
        edge_multiplexer_create_switch(&mux, exit_block, loc,
                                       /*excluded=*/&loop_header,
                                       /*n_excluded=*/1);
    } else {
        // Statically infinite loop: terminate exit_block with a fresh
        // return op carrying undef args, then fold it via the combiner so
        // it shares the function's single exit block.
        MLIR_OpHandle term = create_unreachable_terminator(st, exit_block, loc);
        combiner_combine_exit(st->ctx, exit_combiner, term);
    }

    res.latch_block = latch;
    res.condition   = should_repeat;
    res.exit_block  = exit_block;
    res.ok          = true;
    return res;
}

// ============================================================================
// or llvm.func body. The lift algorithm runs once per such region.
// ============================================================================
static bool string_eq(string a, const char *b) {
    if (!a.str || !b) return false;
    size_t bn = strlen(b);
    return a.size == bn && memcmp(a.str, b, bn) == 0;
}

static bool op_is_func_like(MLIR_OpHandle op) {
    string n = MLIR_GetOpName(op);
    return string_eq(n, "func.func") || string_eq(n, "llvm.func");
}

// Returns true iff `op` is one of the cf branch ops the algorithm cares
// about (cf.br, cf.cond_br, cf.switch).
static bool op_is_cf_branch(MLIR_OpHandle op) {
    string n = MLIR_GetOpName(op);
    return string_eq(n, "cf.br") || string_eq(n, "cf.cond_br") ||
           string_eq(n, "cf.switch");
}

// Returns true iff the given region contains any cf.* branch op that we
// would have to lift. Used by the fast path.
static bool region_has_cf_branch(MLIR_RegionHandle region) {
    size_t nb = MLIR_GetRegionNumBlocks(region);
    for (size_t bi = 0; bi < nb; ++bi) {
        MLIR_BlockHandle b = MLIR_GetRegionBlock(region, bi);
        size_t no = MLIR_GetBlockNumOps(b);
        for (size_t oi = 0; oi < no; ++oi) {
            MLIR_OpHandle o = MLIR_GetBlockOp(b, oi);
            if (op_is_cf_branch(o)) return true;
            // Recurse into nested regions (e.g. scf.if/scf.while produced
            // by an earlier iteration of the algorithm).
            size_t nr = MLIR_GetOpNumRegions(o);
            for (size_t ri = 0; ri < nr; ++ri) {
                if (region_has_cf_branch(MLIR_GetOpRegion(o, ri)))
                    return true;
            }
        }
    }
    return false;
}

// ============================================================================
// Port of checkTransformationPreconditions (CFGToSCF.cpp:1237-1297).
// Returns true on success, false on a violated precondition.
// ============================================================================
static bool check_preconditions(MLIR_RegionHandle region) {
    size_t nb = MLIR_GetRegionNumBlocks(region);
    for (size_t bi = 0; bi < nb; ++bi) {
        MLIR_BlockHandle b = MLIR_GetRegionBlock(region, bi);
        if (!MLIR_BlockIsEntry(b) && MLIR_GetBlockNumPredecessors(b) == 0) {
            return false;
        }
        size_t no = MLIR_GetBlockNumOps(b);
        for (size_t oi = 0; oi < no; ++oi) {
            MLIR_OpHandle o = MLIR_GetBlockOp(b, oi);
            if (MLIR_GetOpNumSuccessors(o) == 0) continue;
            // We accept only the cf.* branch ops as branch-op-interface
            // carriers. Anything else with successors is unsupported.
            if (!op_is_cf_branch(o)) {
                return false;
            }
            // cf.* ops have no operation-produced successor operands.
        }
    }
    return true;
}

// ============================================================================
// Tarjan SCC (analysis only; no IR mutation).
//
// Computes strongly-connected components of the cf graph rooted at the
// region's entry block. The result is a dense per-block SCC id and, for
// each SCC, the list of blocks comprising it (in reverse-topological
// order, the standard Tarjan output order). SCCs of size 1 with no
// self-edge are still returned (with `is_cycle=false`); only those are
// "non-cycle" SCCs.
//
// Iterative implementation (no recursion) so deep CFGs don't blow the
// host stack.
// ============================================================================
typedef struct {
    size_t            n_blocks;     // number of reachable blocks
    MLIR_BlockHandle *blocks;       // dense list, indexed by per-block id
    size_t           *scc_of;       // per-block: scc index this block belongs to
    size_t            n_sccs;
    size_t           *scc_starts;   // length n_sccs+1; scc i = blocks_in_sccs[scc_starts[i]..scc_starts[i+1]]
    size_t           *blocks_in_sccs; // permutation of [0..n_blocks)
    bool             *scc_is_cycle; // length n_sccs; true if SCC has size>=2 OR has a self-edge
} SccResult;

// Look up the dense index of a block in `blocks[0..n)`. Returns SIZE_MAX if not found.
static size_t scc_block_index(MLIR_BlockHandle *blocks, size_t n, MLIR_BlockHandle b) {
    for (size_t i = 0; i < n; ++i) if (blocks[i] == b) return i;
    return SIZE_MAX;
}

// Walks the cf graph from the region's entry, collecting all reachable
// blocks in `out_blocks` and returning their count.
static size_t scc_collect_reachable(Arena *arena, MLIR_RegionHandle region,
                                    MLIR_BlockHandle **out_blocks) {
    size_t cap = MLIR_GetRegionNumBlocks(region);
    if (cap == 0) { *out_blocks = NULL; return 0; }
    MLIR_BlockHandle *list = arena_new_array(arena, MLIR_BlockHandle, cap);
    size_t n = 0;
    // BFS from entry.
    MLIR_BlockHandle entry = MLIR_GetRegionBlock(region, 0);
    list[n++] = entry;
    for (size_t head = 0; head < n; ++head) {
        MLIR_BlockHandle b = list[head];
        MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
        if (term == MLIR_INVALID_HANDLE) continue;
        size_t ns = MLIR_GetOpNumSuccessors(term);
        for (size_t i = 0; i < ns; ++i) {
            MLIR_BlockHandle s = MLIR_GetOpSuccessor(term, i);
            if (s == MLIR_INVALID_HANDLE) continue;
            // Only follow successors that live in this region; cross-region
            // successors (e.g., exit edges left dangling after a partial M7
            // transform) are handled by the caller, not us.
            if (MLIR_GetBlockParentRegion(s) != region) continue;
            if (scc_block_index(list, n, s) != SIZE_MAX) continue;
            if (n >= cap) break; // shouldn't happen for a well-formed region
            list[n++] = s;
        }
    }
    *out_blocks = list;
    return n;
}

// Iterative Tarjan SCC. Returns the reverse-topological order of SCCs
// (i.e. SCC[0] is a "leaf" with no out-edges to other SCCs).
static SccResult scc_compute(Arena *arena, MLIR_RegionHandle region) {
    SccResult r = {0};
    MLIR_BlockHandle *blocks = NULL;
    size_t n = scc_collect_reachable(arena, region, &blocks);
    r.n_blocks = n;
    r.blocks = blocks;
    if (n == 0) return r;

    size_t *index_of    = arena_new_array(arena, size_t, n);
    size_t *lowlink     = arena_new_array(arena, size_t, n);
    bool   *on_stack    = arena_new_array(arena, bool,   n);
    size_t *tarjan_stk  = arena_new_array(arena, size_t, n);
    size_t  tarjan_top  = 0;
    size_t  next_index  = 1; // 0 means "undefined"
    for (size_t i = 0; i < n; ++i) {
        index_of[i] = 0;
        lowlink[i]  = 0;
        on_stack[i] = false;
    }
    r.scc_of         = arena_new_array(arena, size_t, n);
    r.blocks_in_sccs = arena_new_array(arena, size_t, n);
    // Upper bound on number of SCCs: n.
    size_t *scc_starts_tmp = arena_new_array(arena, size_t, n + 1);
    bool   *scc_is_cycle_tmp = arena_new_array(arena, bool, n);
    size_t  n_sccs_out = 0;
    size_t  blocks_out = 0;

    // Iterative DFS frame (SccFrame is declared at file scope).
    SccFrame *frames = arena_new_array(arena, SccFrame, n);

    for (size_t root = 0; root < n; ++root) {
        if (index_of[root]) continue;
        // strongconnect(root) — iterative.
        size_t fp = 0;
        // Push initial frame.
        index_of[root] = next_index;
        lowlink[root]  = next_index;
        next_index++;
        tarjan_stk[tarjan_top++] = root;
        on_stack[root] = true;
        {
            MLIR_OpHandle term = MLIR_GetBlockTerminator(blocks[root]);
            size_t ns = (term == MLIR_INVALID_HANDLE) ? 0 : MLIR_GetOpNumSuccessors(term);
            frames[fp].v = root;
            frames[fp].next_succ = 0;
            frames[fp].n_succ = ns;
            fp++;
        }
        while (fp > 0) {
            SccFrame *cur = &frames[fp - 1];
            if (cur->next_succ < cur->n_succ) {
                MLIR_OpHandle term = MLIR_GetBlockTerminator(blocks[cur->v]);
                MLIR_BlockHandle succ = MLIR_GetOpSuccessor(term, cur->next_succ);
                cur->next_succ++;
                size_t w = scc_block_index(blocks, n, succ);
                if (w == SIZE_MAX) continue; // unreachable from entry — skip
                if (index_of[w] == 0) {
                    // Recurse into w.
                    index_of[w] = next_index;
                    lowlink[w]  = next_index;
                    next_index++;
                    tarjan_stk[tarjan_top++] = w;
                    on_stack[w] = true;
                    MLIR_OpHandle wterm = MLIR_GetBlockTerminator(blocks[w]);
                    size_t wns = (wterm == MLIR_INVALID_HANDLE) ? 0 : MLIR_GetOpNumSuccessors(wterm);
                    frames[fp].v = w;
                    frames[fp].next_succ = 0;
                    frames[fp].n_succ = wns;
                    fp++;
                } else if (on_stack[w]) {
                    if (index_of[w] < lowlink[cur->v]) {
                        lowlink[cur->v] = index_of[w];
                    }
                }
                continue;
            }
            // All successors visited. Update parent's lowlink with ours.
            size_t v = cur->v;
            size_t v_low = lowlink[v];
            // If v is the root of an SCC, pop it.
            if (lowlink[v] == index_of[v]) {
                size_t scc_id = n_sccs_out;
                scc_starts_tmp[n_sccs_out] = blocks_out;
                size_t scc_size = 0;
                while (tarjan_top > 0) {
                    size_t w = tarjan_stk[--tarjan_top];
                    on_stack[w] = false;
                    r.scc_of[w] = scc_id;
                    r.blocks_in_sccs[blocks_out++] = w;
                    scc_size++;
                    if (w == v) break;
                }
                // Mark cyclic if size >= 2 OR contains a self-edge.
                bool cyclic = (scc_size >= 2);
                if (!cyclic) {
                    MLIR_OpHandle term = MLIR_GetBlockTerminator(blocks[v]);
                    size_t ns = (term == MLIR_INVALID_HANDLE) ? 0 : MLIR_GetOpNumSuccessors(term);
                    for (size_t i = 0; i < ns; ++i) {
                        if (MLIR_GetOpSuccessor(term, i) == blocks[v]) {
                            cyclic = true; break;
                        }
                    }
                }
                scc_is_cycle_tmp[n_sccs_out] = cyclic;
                n_sccs_out++;
            }
            fp--;
            if (fp > 0) {
                SccFrame *par = &frames[fp - 1];
                if (v_low < lowlink[par->v]) lowlink[par->v] = v_low;
            }
        }
    }
    scc_starts_tmp[n_sccs_out] = blocks_out;

    r.n_sccs        = n_sccs_out;
    r.scc_starts    = arena_new_array(arena, size_t, n_sccs_out + 1);
    r.scc_is_cycle  = arena_new_array(arena, bool,   n_sccs_out);
    for (size_t i = 0; i < n_sccs_out; ++i) {
        r.scc_starts[i]   = scc_starts_tmp[i];
        r.scc_is_cycle[i] = scc_is_cycle_tmp[i];
    }
    r.scc_starts[n_sccs_out] = scc_starts_tmp[n_sccs_out];
    return r;
}

// Returns true iff `block` is in the SCC `scc_id`.
static bool scc_contains(const SccResult *r, size_t scc_id, MLIR_BlockHandle block) {
    size_t bi = scc_block_index(r->blocks, r->n_blocks, block);
    if (bi == SIZE_MAX) return false;
    return r->scc_of[bi] == scc_id;
}

// ============================================================================
// Cycle edges (port of CFGToSCF.cpp:475-511 calculateCycleEdges).
//
//   entry_edges:  src ∉ SCC, dst ∈ SCC. Each represents an external
//                 predecessor entering the loop.
//   back_edges:   src ∈ SCC, dst is one of the entry-targets (header).
//                 Each represents an iteration restart.
//   exit_edges:   src ∈ SCC, dst ∉ SCC. Each represents a way to leave
//                 the loop.
//
// All edges are stored as (from_block, succ_idx) so we can mutate them
// later via MLIR_SetOpSuccessor.
// ============================================================================
typedef struct {
    Edge   *entry;   size_t n_entry;
    Edge   *back;    size_t n_back;
    Edge   *exit;    size_t n_exit;
    // Distinct destination blocks of entry edges. The "header set"
    // upstream uses to identify back-edges.
    MLIR_BlockHandle *entry_dsts; size_t n_entry_dsts;
} CycleEdges;

static bool ce_contains_block(MLIR_BlockHandle *list, size_t n, MLIR_BlockHandle b) {
    for (size_t i = 0; i < n; ++i) if (list[i] == b) return true;
    return false;
}

static CycleEdges calculate_cycle_edges(Arena *arena, const SccResult *r,
                                        size_t scc_id) {
    CycleEdges out = {0};
    size_t cap = 0;
    for (size_t i = r->scc_starts[scc_id]; i < r->scc_starts[scc_id + 1]; ++i) {
        MLIR_BlockHandle b = r->blocks[r->blocks_in_sccs[i]];
        cap += MLIR_GetBlockNumPredecessors(b);
        MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
        if (term != MLIR_INVALID_HANDLE) cap += MLIR_GetOpNumSuccessors(term);
    }
    if (cap == 0) cap = 1;
    out.entry = arena_new_array(arena, Edge, cap);
    out.back  = arena_new_array(arena, Edge, cap);
    out.exit  = arena_new_array(arena, Edge, cap);
    out.entry_dsts = arena_new_array(arena, MLIR_BlockHandle, cap);

    // First pass: entry + exit edges.
    for (size_t i = r->scc_starts[scc_id]; i < r->scc_starts[scc_id + 1]; ++i) {
        MLIR_BlockHandle b = r->blocks[r->blocks_in_sccs[i]];
        // Entry: predecessors of b not in this SCC.
        size_t np = MLIR_GetBlockNumPredecessors(b);
        for (size_t pi = 0; pi < np; ++pi) {
            size_t succ_idx = 0;
            MLIR_BlockHandle p = MLIR_GetBlockPredecessor(b, pi, &succ_idx);
            if (p == MLIR_INVALID_HANDLE) continue;
            if (scc_contains(r, scc_id, p)) continue;
            out.entry[out.n_entry++] = (Edge){p, succ_idx};
            if (!ce_contains_block(out.entry_dsts, out.n_entry_dsts, b)) {
                out.entry_dsts[out.n_entry_dsts++] = b;
            }
        }
        // Exit: successors of b not in this SCC.
        MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
        if (term == MLIR_INVALID_HANDLE) continue;
        size_t ns = MLIR_GetOpNumSuccessors(term);
        for (size_t si = 0; si < ns; ++si) {
            MLIR_BlockHandle s = MLIR_GetOpSuccessor(term, si);
            if (s == MLIR_INVALID_HANDLE) continue;
            if (scc_contains(r, scc_id, s)) continue;
            out.exit[out.n_exit++] = (Edge){b, si};
        }
    }

    // Second pass: back edges. An edge (src in SCC, dst in SCC) is a
    // back-edge iff dst is one of the entry-targets (header set).
    for (size_t i = r->scc_starts[scc_id]; i < r->scc_starts[scc_id + 1]; ++i) {
        MLIR_BlockHandle b = r->blocks[r->blocks_in_sccs[i]];
        MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
        if (term == MLIR_INVALID_HANDLE) continue;
        size_t ns = MLIR_GetOpNumSuccessors(term);
        for (size_t si = 0; si < ns; ++si) {
            MLIR_BlockHandle s = MLIR_GetOpSuccessor(term, si);
            if (s == MLIR_INVALID_HANDLE) continue;
            if (!ce_contains_block(out.entry_dsts, out.n_entry_dsts, s)) continue;
            out.back[out.n_back++] = (Edge){b, si};
        }
    }
    // If the SCC has NO external entry edges (e.g. an entire region
    // that is itself a loop reached only through its "entry block"
    // which is in the SCC), treat the first block of the SCC as the
    // synthetic header so we still find back-edges and can do
    // multiplexing. This matches how upstream's scc_iterator returns
    // such SCCs.
    if (out.n_entry == 0 && out.n_entry_dsts == 0) {
        // Use the SCC's first block as header.
        MLIR_BlockHandle hdr = r->blocks[r->blocks_in_sccs[r->scc_starts[scc_id]]];
        out.entry_dsts[out.n_entry_dsts++] = hdr;
        for (size_t i = r->scc_starts[scc_id]; i < r->scc_starts[scc_id + 1]; ++i) {
            MLIR_BlockHandle b = r->blocks[r->blocks_in_sccs[i]];
            MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
            if (term == MLIR_INVALID_HANDLE) continue;
            size_t ns = MLIR_GetOpNumSuccessors(term);
            for (size_t si = 0; si < ns; ++si) {
                MLIR_BlockHandle s = MLIR_GetOpSuccessor(term, si);
                if (s == hdr) out.back[out.n_back++] = (Edge){b, si};
            }
        }
    }
    return out;
}


// exactly one successor reached via cf.br, replace that successor's
// block-arg uses with the cf.br's branch operands, splice the
// successor's ops into `region_entry`, drop the cf.br, and erase the
// (now empty, no-predecessors) successor block. Returns true if a
// splice happened.
// ============================================================================
// Legacy pattern-based lifters (try_splice_single_successor,
// fold_linear_chain, fold_linear_chain_region, try_lift_simple_if,
// fold_simple_ifs, try_lift_simple_while, try_lift_if_one_arm,
// try_split_diamond_merge, try_lift_self_loop_while,
// try_duplicate_passthrough_block, fold_simple_loops_and_ifs) have
// been removed -- the faithful CFGToSCF port (M5/M7/M8/M9) handles all
// patterns the legacy code did, plus break/continue/early-return and
// cf.switch lifting.

static string fresh_ssa_name(LiftState *st) {
    return format(st->arena, str_lit("%lift_{}"),
                  (int64_t)(st->ssa_counter++));
}

static MLIR_OpHandle create_scf_yield(MLIR_Context *ctx, Arena *arena,
                                      MLIR_BlockHandle in_block,
                                      MLIR_ValueHandle *args, size_t n_args,
                                      MLIR_LocationHandle loc) {
    MLIR_ValueHandle *operand_arr = n_args
        ? arena_new_array(arena, MLIR_ValueHandle, n_args) : NULL;
    for (size_t i = 0; i < n_args; ++i) operand_arr[i] = args[i];
    MLIR_OpHandle y = MLIR_CreateOp(
        ctx, OP_TYPE_SCF_YIELD, str_lit("scf.yield"),
        NULL, 0, NULL, 0, NULL, 0,
        operand_arr, n_args, NULL, 0,
        loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_AppendBlockOp(ctx, in_block, y);
    return y;
}

// ============================================================================
// DominanceInfo (Cooper-Harvey-Kennedy iterative algorithm, "A Simple,
// Fast Dominance Algorithm", SPLP 2001).
//
// Supports both forward dominance and post-dominance over a single
// region's block CFG. Used by transformToReduceLoop (forward dom) and
// transformToStructuredCFBranches (post-dom). All node indices in the
// returned struct are *postorder* indices: a node's postorder index is
// always smaller than its dominator's postorder index, so intersect()
// walks toward the root by repeatedly stepping b = idom[b].
//
// Post-dominance is computed on the reverse CFG. When the original CFG
// has multiple "leaf" blocks (no successors), we synthesize a single
// virtual exit at postorder index n_real that is the artificial post-
// dom root; otherwise the unique leaf is the root.
// ============================================================================
typedef struct {
    Arena            *arena;
    bool              is_post;
    MLIR_BlockHandle *po_blocks;     // [n_total] real blocks first (in postorder), then virtual exit if any
    size_t            n_total;       // n_real + (virt? 1 : 0)
    size_t            n_real;        // count of real blocks
    size_t            root_po;       // postorder index of root (entry for fwd, virt/leaf for post)
    size_t           *idom;          // [n_total] -> postorder index of immediate dominator
    size_t          **neighbors;     // [n_total] predecessor lists (in postdom these are successors-in-original)
    size_t           *n_neighbors;   // [n_total]
    bool              has_virt;      // true if a virtual exit was added (post-dom only)
} DomInfo;

// Returns SIZE_MAX if `b` is not in the region (or is the virtual exit
// pseudo-block).
static size_t dom_po_index_of(const DomInfo *d, MLIR_BlockHandle b) {
    for (size_t i = 0; i < d->n_real; ++i) {
        if (d->po_blocks[i] == b) return i;
    }
    return SIZE_MAX;
}

// Intersect two postorder indices on the dominator tree. Both must have
// idom set (!= SIZE_MAX). Returns their nearest common ancestor.
static size_t dom_intersect(const DomInfo *d, size_t b1, size_t b2) {
    while (b1 != b2) {
        while (b1 < b2) b1 = d->idom[b1];
        while (b2 < b1) b2 = d->idom[b2];
    }
    return b1;
}

// True if `a` dominates `b`. Walks b's idom chain looking for a.
static bool dom_dominates(const DomInfo *d, MLIR_BlockHandle a,
                          MLIR_BlockHandle b) {
    size_t ai = dom_po_index_of(d, a);
    size_t bi = dom_po_index_of(d, b);
    if (ai == SIZE_MAX || bi == SIZE_MAX) return false;
    while (bi != d->root_po) {
        if (bi == ai) return true;
        bi = d->idom[bi];
        if (bi == SIZE_MAX) return false;
    }
    return bi == ai;
}

// DFS post-order traversal helper. Frame-based, iterative.
typedef struct {
    MLIR_BlockHandle block;
    size_t           next_child;     // next neighbor index to recurse into
} DomFrame;

// Collect blocks in DFS-post-order starting from `root`. `is_post`
// controls neighbor direction (postdom uses original successors of the
// reverse CFG = original predecessors, but we're computing dom on the
// reverse graph so we walk from the post-dom root which is virt/leaf...).
//
// Concretely:
//   - forward dom: walk from entry following SUCCESSORS.
//   - postdom:     walk from virt/leaf following PREDECESSORS-in-original
//                  (which are SUCCESSORS in the reverse graph).
static void dom_dfs_postorder(MLIR_BlockHandle root,
                              const MLIR_BlockHandle *leaf_blocks,
                              size_t n_leaves,
                              bool is_post,
                              bool root_is_virt,
                              MLIR_BlockHandle *out_blocks, size_t *out_n,
                              MLIR_BlockHandle **visited_arr, size_t *visited_n,
                              Arena *arena) {
    // Bounded stack: in practice tinyc regions are <100 blocks. Resize
    // dynamically just in case.
    size_t stack_cap = 64;
    DomFrame *stack = arena_new_array(arena, DomFrame, stack_cap);
    size_t sp = 0;

    // visited array
    size_t v_cap = 64, v_n = 0;
    MLIR_BlockHandle *v_arr = arena_new_array(arena, MLIR_BlockHandle, v_cap);
    // Helpers for the postorder walk; written as inline code rather
    // than statement-expression macros so tinyC can parse them.

    if (root_is_virt) {
        // Root is the virtual exit. Push every real leaf as first level.
        for (size_t i = 0; i < n_leaves; ++i) {
            bool seen = false;
            for (size_t _i = 0; _i < v_n; ++_i) {
                if (v_arr[_i] == leaf_blocks[i]) { seen = true; break; }
            }
            if (seen) continue;
            if (v_n == v_cap) {
                size_t nc = v_cap * 2;
                MLIR_BlockHandle *na = arena_new_array(arena, MLIR_BlockHandle, nc);
                memcpy(na, v_arr, sizeof(MLIR_BlockHandle) * v_n);
                v_arr = na; v_cap = nc;
            }
            v_arr[v_n++] = leaf_blocks[i];
            if (sp == stack_cap) {
                size_t nc = stack_cap * 2;
                DomFrame *ns = arena_new_array(arena, DomFrame, nc);
                memcpy(ns, stack, sizeof(DomFrame) * sp);
                stack = ns; stack_cap = nc;
            }
            stack[sp].block = leaf_blocks[i];
            stack[sp].next_child = 0;
            sp++;
        }
    } else {
        if (v_n == v_cap) {
            size_t nc = v_cap * 2;
            MLIR_BlockHandle *na = arena_new_array(arena, MLIR_BlockHandle, nc);
            memcpy(na, v_arr, sizeof(MLIR_BlockHandle) * v_n);
            v_arr = na; v_cap = nc;
        }
        v_arr[v_n++] = root;
        stack[sp].block = root;
        stack[sp].next_child = 0;
        sp++;
    }

    size_t out_cap = 64;
    MLIR_BlockHandle *out = arena_new_array(arena, MLIR_BlockHandle, out_cap);
    size_t out_count = 0;

    while (sp > 0) {
        DomFrame *fr = &stack[sp - 1];
        MLIR_BlockHandle b = fr->block;

        // Neighbor count + accessor: forward dom uses successors;
        // postdom uses predecessors.
        size_t nn;
        if (!is_post) {
            MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
            nn = (term == MLIR_INVALID_HANDLE) ? 0 : MLIR_GetOpNumSuccessors(term);
        } else {
            nn = MLIR_GetBlockNumPredecessors(b);
        }

        if (fr->next_child < nn) {
            MLIR_BlockHandle child;
            if (!is_post) {
                MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
                child = MLIR_GetOpSuccessor(term, fr->next_child);
            } else {
                child = MLIR_GetBlockPredecessor(b, fr->next_child, NULL);
            }
            fr->next_child++;
            if (child == MLIR_INVALID_HANDLE) continue;
            bool seen = false;
            for (size_t _i = 0; _i < v_n; ++_i) {
                if (v_arr[_i] == child) { seen = true; break; }
            }
            if (seen) continue;
            if (v_n == v_cap) {
                size_t nc = v_cap * 2;
                MLIR_BlockHandle *na = arena_new_array(arena, MLIR_BlockHandle, nc);
                memcpy(na, v_arr, sizeof(MLIR_BlockHandle) * v_n);
                v_arr = na; v_cap = nc;
            }
            v_arr[v_n++] = child;
            if (sp == stack_cap) {
                size_t nc = stack_cap * 2;
                DomFrame *ns = arena_new_array(arena, DomFrame, nc);
                memcpy(ns, stack, sizeof(DomFrame) * sp);
                stack = ns; stack_cap = nc;
            }
            stack[sp].block = child;
            stack[sp].next_child = 0;
            sp++;
        } else {
            // Done with this node; emit it in postorder.
            if (out_count == out_cap) {
                size_t nc = out_cap * 2;
                MLIR_BlockHandle *na = arena_new_array(arena, MLIR_BlockHandle, nc);
                memcpy(na, out, sizeof(MLIR_BlockHandle) * out_count);
                out = na; out_cap = nc;
            }
            out[out_count++] = b;
            sp--;
        }
    }

    for (size_t i = 0; i < out_count; ++i) out_blocks[i] = out[i];
    *out_n = out_count;
    if (visited_arr) *visited_arr = v_arr;
    if (visited_n) *visited_n = v_n;
}

static DomInfo dom_compute(Arena *arena, MLIR_RegionHandle region,
                           bool is_post) {
    DomInfo d = {0};
    d.arena = arena;
    d.is_post = is_post;

    size_t nb = MLIR_GetRegionNumBlocks(region);
    if (nb == 0) {
        return d;
    }

    // Identify the root.
    //   forward dom: region's entry block (block 0).
    //   postdom:     the unique block with no successors, or a virtual
    //                exit if there are zero or multiple such blocks.
    MLIR_BlockHandle entry = MLIR_GetRegionBlock(region, 0);
    MLIR_BlockHandle *leaves = arena_new_array(arena, MLIR_BlockHandle, nb);
    size_t n_leaves = 0;
    if (is_post) {
        for (size_t i = 0; i < nb; ++i) {
            MLIR_BlockHandle b = MLIR_GetRegionBlock(region, i);
            MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
            size_t ns = (term == MLIR_INVALID_HANDLE) ? 0 : MLIR_GetOpNumSuccessors(term);
            if (ns == 0) leaves[n_leaves++] = b;
        }
    }
    bool need_virt = is_post && n_leaves != 1;

    // Worst-case capacity for postorder result = all real blocks.
    MLIR_BlockHandle *po = arena_new_array(arena, MLIR_BlockHandle, nb + 1);
    size_t po_n = 0;
    MLIR_BlockHandle root_for_dfs = is_post ? (need_virt ? MLIR_INVALID_HANDLE : leaves[0]) : entry;
    dom_dfs_postorder(root_for_dfs, leaves, n_leaves, is_post, need_virt,
                      po, &po_n, NULL, NULL, arena);

    d.n_real = po_n;
    d.has_virt = need_virt;
    d.n_total = po_n + (need_virt ? 1 : 0);
    d.po_blocks = arena_new_array(arena, MLIR_BlockHandle, d.n_total);
    for (size_t i = 0; i < po_n; ++i) d.po_blocks[i] = po[i];
    if (need_virt) {
        d.po_blocks[po_n] = MLIR_INVALID_HANDLE;
        d.root_po = po_n;
    } else {
        // Root is the LAST node in postorder (postorder visits root last).
        d.root_po = po_n - 1;
    }

    // Build neighbor lists.
    //   forward dom: neighbors = predecessors-in-original-CFG.
    //   postdom:     neighbors = successors-in-original-CFG (= predecessors-
    //                in-reverse-CFG). Additionally, each leaf gets a virt
    //                neighbor when has_virt is true.
    d.neighbors   = arena_new_array(arena, size_t *, d.n_total);
    d.n_neighbors = arena_new_array(arena, size_t,   d.n_total);
    for (size_t i = 0; i < d.n_real; ++i) {
        MLIR_BlockHandle b = d.po_blocks[i];
        size_t cap = 8;
        size_t *buf = arena_new_array(arena, size_t, cap);
        size_t cnt = 0;
        if (!is_post) {
            size_t np = MLIR_GetBlockNumPredecessors(b);
            for (size_t k = 0; k < np; ++k) {
                MLIR_BlockHandle p = MLIR_GetBlockPredecessor(b, k, NULL);
                size_t pi = SIZE_MAX;
                for (size_t j = 0; j < d.n_real; ++j) if (d.po_blocks[j] == p) { pi = j; break; }
                if (pi == SIZE_MAX) continue;
                if (cnt == cap) {
                    size_t nc = cap * 2;
                    size_t *nb2 = arena_new_array(arena, size_t, nc);
                    memcpy(nb2, buf, sizeof(size_t) * cnt);
                    buf = nb2; cap = nc;
                }
                buf[cnt++] = pi;
            }
        } else {
            MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
            size_t ns = (term == MLIR_INVALID_HANDLE) ? 0 : MLIR_GetOpNumSuccessors(term);
            for (size_t k = 0; k < ns; ++k) {
                MLIR_BlockHandle s = MLIR_GetOpSuccessor(term, k);
                size_t si = SIZE_MAX;
                for (size_t j = 0; j < d.n_real; ++j) if (d.po_blocks[j] == s) { si = j; break; }
                if (si == SIZE_MAX) continue;
                if (cnt == cap) {
                    size_t nc = cap * 2;
                    size_t *nb2 = arena_new_array(arena, size_t, nc);
                    memcpy(nb2, buf, sizeof(size_t) * cnt);
                    buf = nb2; cap = nc;
                }
                buf[cnt++] = si;
            }
            // If this is a leaf and we have a virtual exit, add it.
            if (ns == 0 && need_virt) {
                if (cnt == cap) {
                    size_t nc = cap * 2;
                    size_t *nb2 = arena_new_array(arena, size_t, nc);
                    memcpy(nb2, buf, sizeof(size_t) * cnt);
                    buf = nb2; cap = nc;
                }
                buf[cnt++] = po_n;  // virt index
            }
        }
        d.neighbors[i] = buf;
        d.n_neighbors[i] = cnt;
    }
    if (need_virt) {
        d.neighbors[po_n] = NULL;
        d.n_neighbors[po_n] = 0;
    }

    // Initialize idom.
    d.idom = arena_new_array(arena, size_t, d.n_total);
    for (size_t i = 0; i < d.n_total; ++i) d.idom[i] = SIZE_MAX;
    d.idom[d.root_po] = d.root_po;

    // Iterate in reverse-postorder (highest po first), skipping root.
    bool changed = true;
    while (changed) {
        changed = false;
        // Iterate i from d.n_total-1 down to 0, but skip root_po.
        for (size_t k = 0; k < d.n_total; ++k) {
            size_t i = d.n_total - 1 - k;
            if (i == d.root_po) continue;
            size_t new_id = SIZE_MAX;
            for (size_t j = 0; j < d.n_neighbors[i]; ++j) {
                size_t p = d.neighbors[i][j];
                if (d.idom[p] == SIZE_MAX) continue;
                if (new_id == SIZE_MAX) new_id = p;
                else new_id = dom_intersect(&d, new_id, p);
            }
            if (new_id != SIZE_MAX && d.idom[i] != new_id) {
                d.idom[i] = new_id;
                changed = true;
            }
        }
    }

    return d;
}

// ============================================================================
// transformToReduceLoop  (CFGToSCF.cpp:654-794).
//
// Given a STRUCTURED loop (single back edge + single exit edge originating
// from the same latch block) and the set of blocks that belong to the
// loop, rewrites the loop into REDUCE FORM:
//   (0) No values defined inside the loop are used outside the loop —
//       outside uses are routed through new exit-block arguments.
//   (1) The block arguments + successor operands of the exit block equal
//       the block arguments of the loop header + the successor operands
//       of the back edge. This is what scf.while requires for its results.
//
// Returns the array of values to be passed to the loop header along the
// (sole) back edge in `out_lhso` / `*out_n_lhso`.
//
// Assumptions (created by create_single_exiting_latch):
// - exit_block has zero block arguments at entry to this function and
//   exactly one predecessor (the latch).
// - latch is the only block branching to both loop_header (back) and
//   exit_block (exit).
// ============================================================================

static bool block_set_contains(const MLIR_BlockHandle *list, size_t n,
                               MLIR_BlockHandle b) {
    for (size_t i = 0; i < n; ++i) if (list[i] == b) return true;
    return false;
}

// Walk up the block→region→op chain from `start_block` until we land in
// `target_region`; return the block at that level, or INVALID. (When the
// use is in a nested scf.if/scf.while body, we want to know which of the
// loop's blocks contains it.) Currently the API does not expose
// region→op walk, so we approximate: if the start_block is directly in
// target_region, return it; otherwise treat as "external". For tinyc
// cycles we lift bottom-up (innermost first), so by the time the outer
// cycle is processed, an inner cycle's body is encapsulated in scf.while
// — its values can no longer escape directly.
static MLIR_BlockHandle find_block_at_region_level(MLIR_BlockHandle start_block,
                                                   MLIR_RegionHandle target_region) {
    if (start_block == MLIR_INVALID_HANDLE) return MLIR_INVALID_HANDLE;
    MLIR_RegionHandle r = MLIR_GetBlockParentRegion(start_block);
    if (r == target_region) return start_block;
    return MLIR_INVALID_HANDLE;
}

// Single "use" of a value: which op owns it, at what operand index.
typedef struct { MLIR_OpHandle op; size_t operand_idx; } UseRecord;

// Snapshot all uses of `v` into a fresh arena array, since the use list
// may be invalidated when we start mutating operands.
static UseRecord *snapshot_uses(LiftState *st, MLIR_ValueHandle v, size_t *out_n) {
    size_t nu = MLIR_GetValueNumUses(st->ctx, v);
    *out_n = nu;
    if (nu == 0) return NULL;
    UseRecord *uses = arena_new_array(st->arena, UseRecord, nu);
    for (size_t i = 0; i < nu; ++i) {
        size_t op_idx = 0;
        MLIR_OpHandle owner = MLIR_GetValueUseOwner(st->ctx, v, i, &op_idx);
        uses[i].op = owner;
        uses[i].operand_idx = op_idx;
    }
    return uses;
}

// State threaded through check_value.
typedef struct {
    LiftState        *st;
    const DomInfo    *dom;
    MLIR_BlockHandle  loop_header;
    MLIR_BlockHandle  exit_block;
    MLIR_BlockHandle  latch;
    MLIR_RegionHandle loop_region;
    const MLIR_BlockHandle *loop_blocks;
    size_t                  n_loop_blocks;

    // Growable list of values to be passed to loop_header via the back
    // edge. Initialized from the latch's existing back-edge operands.
    MLIR_ValueHandle *lhso;
    size_t            n_lhso;
    size_t            cap_lhso;

    MLIR_LocationHandle loc;
} ReduceCtx;

static void rctx_lhso_push(ReduceCtx *r, MLIR_ValueHandle v) {
    if (r->n_lhso == r->cap_lhso) {
        size_t nc = r->cap_lhso ? r->cap_lhso * 2 : 16;
        MLIR_ValueHandle *na = arena_new_array(r->st->arena, MLIR_ValueHandle, nc);
        if (r->n_lhso) memcpy(na, r->lhso, sizeof(MLIR_ValueHandle) * r->n_lhso);
        r->lhso = na; r->cap_lhso = nc;
    }
    r->lhso[r->n_lhso++] = v;
}

// Replace one use (op operand) with `replacement`.
static void replace_use(LiftState *st, UseRecord u, MLIR_ValueHandle replacement) {
    if (u.op == MLIR_INVALID_HANDLE) return;
    MLIR_SetOpOperand(st->ctx, u.op, u.operand_idx, replacement);
}

// Per upstream's `checkValue` — replace every external use of `value`
// with a fresh exit_block argument (lazily created). Also extends latch
// + loop_header with the same argument so the value is forwarded along
// the back edge (requirement 1 of reduce form).
static void check_value(ReduceCtx *r, MLIR_ValueHandle value) {
    if (value == MLIR_INVALID_HANDLE) return;
    MLIR_TypeHandle ty = MLIR_GetValueType(value);

    MLIR_ValueHandle block_arg = MLIR_INVALID_HANDLE;
    size_t n_uses = 0;
    UseRecord *uses = snapshot_uses(r->st, value, &n_uses);

    for (size_t i = 0; i < n_uses; ++i) {
        MLIR_OpHandle owner = uses[i].op;
        if (owner == MLIR_INVALID_HANDLE) continue;
        MLIR_BlockHandle owner_block = MLIR_GetOpParentBlock(owner);
        MLIR_BlockHandle curr = find_block_at_region_level(owner_block, r->loop_region);
        if (curr == MLIR_INVALID_HANDLE) {
            // Detached or in a region we don't recognize; conservative
            // skip rather than mis-replace.
            continue;
        }
        if (block_set_contains(r->loop_blocks, r->n_loop_blocks, curr))
            continue;

        // External use found. Lazily build the exit/loop-header args.
        if (block_arg == MLIR_INVALID_HANDLE) {
            block_arg = MLIR_AddBlockArgument(r->st->ctx, r->exit_block, ty, r->loc);
            MLIR_AddBlockArgument(r->st->ctx, r->loop_header, ty, r->loc);

            // The argument we *flow* along latch's exit edge. If `value`
            // is not a block-arg of latch and some predecessor of the
            // latch is not dominated by value's defining block, we need
            // a fresh latch arg + per-pred forwarding.
            MLIR_ValueHandle argument = value;
            MLIR_BlockHandle def_block = MLIR_GetValueParentBlock(value);
            if (def_block != r->latch) {
                bool need_latch_arg = false;
                size_t np = MLIR_GetBlockNumPredecessors(r->latch);
                for (size_t k = 0; k < np && !need_latch_arg; ++k) {
                    MLIR_BlockHandle p = MLIR_GetBlockPredecessor(r->latch, k, NULL);
                    if (!dom_dominates(r->dom, def_block, p)) need_latch_arg = true;
                }
                if (need_latch_arg) {
                    argument = MLIR_AddBlockArgument(r->st->ctx, r->latch, ty, r->loc);
                    for (size_t k = 0; k < np; ++k) {
                        size_t pred_succ_idx = 0;
                        MLIR_BlockHandle p = MLIR_GetBlockPredecessor(r->latch, k, &pred_succ_idx);
                        MLIR_OpHandle pterm = MLIR_GetBlockTerminator(p);
                        MLIR_ValueHandle forwarded =
                            dom_dominates(r->dom, def_block, p)
                                ? value : get_undef_value(r->st, ty);
                        MLIR_AppendOpSuccessorOperand(r->st->ctx, pterm,
                                                     pred_succ_idx, forwarded);
                    }
                }
            }

            rctx_lhso_push(r, argument);
            // Append `argument` to EVERY successor operand list of latch:
            // both the back edge (so the new loop_header arg is fed) and
            // the exit edge (so the new exit_block arg is fed).
            MLIR_OpHandle latch_term = MLIR_GetBlockTerminator(r->latch);
            size_t n_succ = MLIR_GetOpNumSuccessors(latch_term);
            for (size_t s = 0; s < n_succ; ++s) {
                MLIR_AppendOpSuccessorOperand(r->st->ctx, latch_term, s, argument);
            }
        }

        replace_use(r->st, uses[i], block_arg);
    }
}

static MLIR_ValueHandle *transform_to_reduce_loop(
    LiftState *st, const DomInfo *dom,
    MLIR_BlockHandle loop_header,
    MLIR_BlockHandle exit_block,
    const MLIR_BlockHandle *loop_blocks, size_t n_loop_blocks,
    size_t *out_n_lhso,
    MLIR_LocationHandle loc)
{
    *out_n_lhso = 0;
    if (MLIR_GetBlockNumPredecessors(exit_block) != 1) return NULL;
    MLIR_BlockHandle latch = MLIR_GetBlockPredecessor(exit_block, 0, NULL);
    MLIR_OpHandle latch_term = MLIR_GetBlockTerminator(latch);
    if (latch_term == MLIR_INVALID_HANDLE) return NULL;
    if (MLIR_GetOpNumSuccessors(latch_term) != 2) return NULL;

    size_t lh_idx = 0, ex_idx = 1;
    if (MLIR_GetOpSuccessor(latch_term, lh_idx) != loop_header) {
        lh_idx = 1; ex_idx = 0;
    }
    if (MLIR_GetOpSuccessor(latch_term, lh_idx) != loop_header) return NULL;
    if (MLIR_GetOpSuccessor(latch_term, ex_idx) != exit_block) return NULL;

    // Snapshot the existing loop_header successor operands of latch.
    size_t n_init = MLIR_GetOpNumSuccessorOperands(latch_term, lh_idx);
    ReduceCtx r = {0};
    r.st = st;
    r.dom = dom;
    r.loop_header = loop_header;
    r.exit_block = exit_block;
    r.latch = latch;
    r.loop_region = MLIR_GetBlockParentRegion(loop_header);
    r.loop_blocks = loop_blocks;
    r.n_loop_blocks = n_loop_blocks;
    r.loc = loc;
    r.cap_lhso = n_init + 16;
    r.lhso = arena_new_array(st->arena, MLIR_ValueHandle, r.cap_lhso);
    for (size_t i = 0; i < n_init; ++i) {
        r.lhso[i] = MLIR_GetOpSuccessorOperand(latch_term, lh_idx, i);
    }
    r.n_lhso = n_init;

    // (4) For each value passed along the back edge already, add an exit
    // block arg + extend latch's exit edge with that value so external
    // uses can be routed through.
    for (size_t i = 0; i < n_init; ++i) {
        MLIR_ValueHandle v = r.lhso[i];
        MLIR_TypeHandle ty = MLIR_GetValueType(v);
        MLIR_ValueHandle exit_arg = MLIR_AddBlockArgument(st->ctx, exit_block, ty, loc);
        MLIR_AppendOpSuccessorOperand(st->ctx, latch_term, ex_idx, v);

        // Replace v's external uses with exit_arg.
        size_t n_uses = 0;
        UseRecord *uses = snapshot_uses(st, v, &n_uses);
        for (size_t u = 0; u < n_uses; ++u) {
            MLIR_OpHandle owner = uses[u].op;
            if (owner == MLIR_INVALID_HANDLE) continue;
            MLIR_BlockHandle ob = MLIR_GetOpParentBlock(owner);
            MLIR_BlockHandle curr = find_block_at_region_level(ob, r.loop_region);
            if (curr == MLIR_INVALID_HANDLE) continue;
            if (block_set_contains(loop_blocks, n_loop_blocks, curr)) continue;
            // Don't replace the use that IS the back-edge successor operand
            // we just iterated past: we still want that operand to be the
            // original value `v`. But by definition, that use is *inside*
            // the loop (the latch's terminator), so it would have been
            // skipped by the loop-membership check above.
            replace_use(st, uses[u], exit_arg);
        }
    }

    // (5)-(6) Snapshot loop-header/latch args BEFORE mutation, then for
    // each value defined inside the loop, route external uses through
    // exit_block.
    size_t n_latch_args_prior = MLIR_GetBlockNumArgs(latch);
    MLIR_ValueHandle *latch_args_prior =
        n_latch_args_prior
            ? arena_new_array(st->arena, MLIR_ValueHandle, n_latch_args_prior)
            : NULL;
    for (size_t i = 0; i < n_latch_args_prior; ++i) {
        latch_args_prior[i] = MLIR_GetBlockArg(latch, i);
    }

    size_t n_lh_args_prior = MLIR_GetBlockNumArgs(loop_header);
    MLIR_ValueHandle *lh_args_prior =
        n_lh_args_prior
            ? arena_new_array(st->arena, MLIR_ValueHandle, n_lh_args_prior)
            : NULL;
    for (size_t i = 0; i < n_lh_args_prior; ++i) {
        lh_args_prior[i] = MLIR_GetBlockArg(loop_header, i);
    }

    for (size_t i = 0; i < n_loop_blocks; ++i) {
        MLIR_BlockHandle B = loop_blocks[i];

        if (B == latch) {
            for (size_t j = 0; j < n_latch_args_prior; ++j)
                check_value(&r, latch_args_prior[j]);
        } else if (B == loop_header) {
            for (size_t j = 0; j < n_lh_args_prior; ++j)
                check_value(&r, lh_args_prior[j]);
        } else {
            size_t na = MLIR_GetBlockNumArgs(B);
            for (size_t j = 0; j < na; ++j)
                check_value(&r, MLIR_GetBlockArg(B, j));
        }

        size_t no = MLIR_GetBlockNumOps(B);
        for (size_t j = 0; j < no; ++j) {
            MLIR_OpHandle op = MLIR_GetBlockOp(B, j);
            size_t nr = MLIR_GetOpNumResults(op);
            for (size_t k = 0; k < nr; ++k) {
                check_value(&r, MLIR_GetOpResult(op, k));
            }
        }
    }

    // (7) For each pred of loop_header other than latch: pad with undef
    // for the args that were appended above.
    size_t n_lh_args_now = MLIR_GetBlockNumArgs(loop_header);
    size_t n_lh_preds = MLIR_GetBlockNumPredecessors(loop_header);
    for (size_t i = 0; i < n_lh_preds; ++i) {
        size_t pred_succ_idx = 0;
        MLIR_BlockHandle pred = MLIR_GetBlockPredecessor(loop_header, i,
                                                         &pred_succ_idx);
        if (pred == latch) continue;
        MLIR_OpHandle pterm = MLIR_GetBlockTerminator(pred);
        size_t cur_n = MLIR_GetOpNumSuccessorOperands(pterm, pred_succ_idx);
        for (size_t k = cur_n; k < n_lh_args_now; ++k) {
            MLIR_TypeHandle ty = MLIR_GetValueType(MLIR_GetBlockArg(loop_header, k));
            MLIR_AppendOpSuccessorOperand(st->ctx, pterm, pred_succ_idx,
                                          get_undef_value(st, ty));
        }
    }

    *out_n_lhso = r.n_lhso;
    return r.lhso;
}

// ============================================================================
// arith.trunci helper (truncate i32 shouldRepeat -> i1 for scf.condition).
// ============================================================================
static MLIR_ValueHandle create_arith_trunci(LiftState *st, MLIR_BlockHandle in_block,
                                            MLIR_ValueHandle src,
                                            MLIR_TypeHandle dst_ty,
                                            MLIR_LocationHandle loc) {
    MLIR_TypeHandle *res_types = arena_new_array(st->arena, MLIR_TypeHandle, 1);
    res_types[0] = dst_ty;
    MLIR_ValueHandle *operands = arena_new_array(st->arena, MLIR_ValueHandle, 1);
    operands[0] = src;
    MLIR_ValueHandle *results = arena_new_array(st->arena, MLIR_ValueHandle, 1);
    results[0] = MLIR_CreateValueOpResult(st->ctx, MLIR_INVALID_HANDLE, 0,
                                          dst_ty, fresh_ssa_name(st),
                                          loc);
    MLIR_OpHandle op = MLIR_CreateOp(
        st->ctx, OP_TYPE_ARITH_TRUNCI, str_lit("arith.trunci"),
        NULL, 0, res_types, 1, results, 1,
        operands, 1, NULL, 0,
        loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_AppendBlockOp(st->ctx, in_block, op);
    return results[0];
}

// Replace every branch successor in `region` whose target is `old_block`
// with `new_block`. Successor operand lists are left untouched. Used to
// redirect entry edges from outside-the-loop to the new scf.while parent
// block once the loop body has been moved into a fresh region.
static void replace_block_successor_uses(MLIR_Context *ctx,
                                         MLIR_RegionHandle region,
                                         MLIR_BlockHandle old_block,
                                         MLIR_BlockHandle new_block) {
    size_t nb = MLIR_GetRegionNumBlocks(region);
    for (size_t i = 0; i < nb; ++i) {
        MLIR_BlockHandle b = MLIR_GetRegionBlock(region, i);
        MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
        if (term == MLIR_INVALID_HANDLE) continue;
        size_t ns = MLIR_GetOpNumSuccessors(term);
        for (size_t s = 0; s < ns; ++s) {
            if (MLIR_GetOpSuccessor(term, s) == old_block)
                MLIR_SetOpSuccessor(ctx, term, s, new_block);
        }
    }
}

// ============================================================================
// transformCyclesToSCFLoops  (CFGToSCF.cpp:797-893).
//
// Identifies every outermost cycle (Tarjan SCC with a back edge) in the
// region rooted at `region_entry` and turns each one into an scf.while
// in do-while form. Returns the list of entry blocks of the freshly-
// created scf.while *body* regions (one per cycle) so the recursive
// driver can structuralize them further. NULL on failure.
//
// For each non-trivial SCC:
//   1. If multi-entry: build EdgeMultiplexer over entry+back edges so
//      we get a single loop_header (the mux block).
//   2. createSingleExitingLatch: multiplex back+exit edges through a
//      latch carrying a shouldRepeat i32 discriminator; dispatch exits
//      to a fresh exit_block.
//   3. Compute forward dominance, then transformToReduceLoop for the
//      LCSSA-like fixup so all values leaving the loop flow through
//      exit_block args + loop_header args + back-edge succ operands.
//   4. Make a newLoopParentBlock (replacement for loop_header), move
//      header/body/latch into a fresh region, replace latch's cf.cond_br
//      with arith.trunci+scf.condition, wrap everything in scf.while
//      attached to newLoopParentBlock with a trivial after-region.
//   5. RAUW the exit_block's args with the scf.while results, splice
//      the post-exit ops into newLoopParentBlock, erase the exit_block.
//   6. Redirect outside-the-loop branches that targeted loop_header to
//      target newLoopParentBlock instead.
// ============================================================================
static MLIR_BlockHandle *transform_cycles_to_scf_loops(
    LiftState *st, Combiner *combiner, MLIR_BlockHandle region_entry,
    size_t *out_n_new)
{
    *out_n_new = 0;
    MLIR_RegionHandle region = MLIR_GetBlockParentRegion(region_entry);
    Arena *arena = st->arena;

    SccResult scc = scc_compute(arena, region);

    MLIR_BlockHandle *new_sub_regions = NULL;
    size_t n_new = 0, cap_new = 0;

    MLIR_TypeHandle i1_ty = MLIR_CreateTypeInteger(st->ctx, 1, false);

    for (size_t scc_id = 0; scc_id < scc.n_sccs; ++scc_id) {
        if (!scc.scc_is_cycle[scc_id]) continue;

        // Snapshot SCC's block set.
        size_t s_start = scc.scc_starts[scc_id];
        size_t s_end   = scc.scc_starts[scc_id + 1];
        size_t s_n     = s_end - s_start;
        size_t s_cap   = s_n + 4;
        MLIR_BlockHandle *scc_blocks = arena_new_array(arena, MLIR_BlockHandle, s_cap);
        for (size_t i = 0; i < s_n; ++i) {
            scc_blocks[i] = scc.blocks[scc.blocks_in_sccs[s_start + i]];
        }
        #define SCC_INSERT(b_) do { \
            bool _f = false; \
            for (size_t _i = 0; _i < s_n; ++_i) if (scc_blocks[_i] == (b_)) { _f = true; break; } \
            if (!_f) { \
                if (s_n == s_cap) { \
                    size_t _nc = s_cap * 2; \
                    MLIR_BlockHandle *_nb = arena_new_array(arena, MLIR_BlockHandle, _nc); \
                    memcpy(_nb, scc_blocks, sizeof(MLIR_BlockHandle) * s_n); \
                    scc_blocks = _nb; s_cap = _nc; \
                } \
                scc_blocks[s_n++] = (b_); \
            } \
        } while (0)

        CycleEdges edges = calculate_cycle_edges(arena, &scc, scc_id);
        if (edges.n_entry == 0 || edges.n_back == 0) continue;

        MLIR_BlockHandle loop_header = edge_successor(edges.entry[0]);
        MLIR_LocationHandle hdr_loc =
            MLIR_GetOpLocation(MLIR_GetBlockTerminator(loop_header));

        // (1) Single entry block via multiplexer if needed.
        if (edges.n_entry > 1) {
            size_t n_edges = edges.n_entry + edges.n_back;
            Edge *combined = arena_new_array(arena, Edge, n_edges);
            memcpy(combined, edges.entry, sizeof(Edge) * edges.n_entry);
            memcpy(combined + edges.n_entry, edges.back, sizeof(Edge) * edges.n_back);
            EdgeMultiplexer mux = create_single_entry_block(st, combined, n_edges, hdr_loc);
            loop_header = mux.mux_block;
        }
        SCC_INSERT(loop_header);

        // (2) Single exiting latch.
        MLIR_LocationHandle back_loc =
            MLIR_GetOpLocation(MLIR_GetBlockTerminator(edges.back[0].from_block));
        StructuredLoopProps props = create_single_exiting_latch(
            st, combiner, edges.back, edges.n_back, edges.exit, edges.n_exit, back_loc);
        if (!props.ok) return NULL;
        MLIR_BlockHandle latch = props.latch_block;
        MLIR_BlockHandle exit_block = props.exit_block;
        SCC_INSERT(latch);
        SCC_INSERT(loop_header);

        // (3) Forward dominance + transformToReduceLoop.
        DomInfo dom = dom_compute(arena, region, /*is_post=*/false);
        size_t n_iter = 0;
        MLIR_ValueHandle *iter_vals = transform_to_reduce_loop(
            st, &dom, loop_header, exit_block, scc_blocks, s_n,
            &n_iter, hdr_loc);
        if (iter_vals == NULL && n_iter > 0) return NULL;

        // (4) newLoopParentBlock with copies of loop_header's args; insert
        //     before loop_header (still in region at this point).
        size_t n_lh_args = MLIR_GetBlockNumArgs(loop_header);
        MLIR_BlockHandle newLPB = MLIR_CreateBlock(st->ctx);
        MLIR_InsertRegionBlockBefore(st->ctx, region, newLPB, loop_header);
        MLIR_ValueHandle *lpb_args = n_lh_args
            ? arena_new_array(arena, MLIR_ValueHandle, n_lh_args) : NULL;
        MLIR_TypeHandle *iter_arg_types = n_lh_args
            ? arena_new_array(arena, MLIR_TypeHandle, n_lh_args) : NULL;
        for (size_t i = 0; i < n_lh_args; ++i) {
            iter_arg_types[i] = MLIR_GetValueType(MLIR_GetBlockArg(loop_header, i));
            lpb_args[i] = MLIR_AddBlockArgument(st->ctx, newLPB,
                                                iter_arg_types[i], hdr_loc);
        }

        // Move blocks (header first, others, latch last) into the body region.
        MLIR_RegionHandle body_region = MLIR_CreateRegion(st->ctx);
        MLIR_MoveBlockToRegionEnd(st->ctx, latch == loop_header ? latch : loop_header, body_region);
        for (size_t i = 0; i < s_n; ++i) {
            MLIR_BlockHandle b = scc_blocks[i];
            if (b == loop_header || b == latch) continue;
            MLIR_MoveBlockToRegionEnd(st->ctx, b, body_region);
        }
        if (latch != loop_header) {
            MLIR_MoveBlockToRegionEnd(st->ctx, latch, body_region);
        }

        // (5) Replace latch's terminator with scf.condition.
        MLIR_OpHandle old_latch_term = MLIR_GetBlockTerminator(latch);
        MLIR_LocationHandle latch_loc = MLIR_GetOpLocation(old_latch_term);
        MLIR_EraseOp(st->ctx, old_latch_term);

        MLIR_ValueHandle should_repeat_i1 =
            create_arith_trunci(st, latch, props.condition, i1_ty, latch_loc);
        create_scf_condition(st->ctx, arena, latch, should_repeat_i1,
                             iter_vals, n_iter, latch_loc);

        // (6) Build the after-region: single block with same arg types as
        //     init args, terminated by scf.yield args.
        MLIR_RegionHandle after_region = MLIR_CreateRegion(st->ctx);
        MLIR_BlockHandle after_block = MLIR_CreateBlock(st->ctx);
        MLIR_AppendRegionBlock(st->ctx, after_region, after_block);
        MLIR_ValueHandle *after_args = n_lh_args
            ? arena_new_array(arena, MLIR_ValueHandle, n_lh_args) : NULL;
        for (size_t i = 0; i < n_lh_args; ++i) {
            after_args[i] = MLIR_AddBlockArgument(st->ctx, after_block,
                                                  iter_arg_types[i], hdr_loc);
        }
        create_scf_yield(st->ctx, arena, after_block, after_args, n_lh_args,
                         hdr_loc);

        // (7) Build scf.while in newLPB. Results match iter args types.
        MLIR_ValueHandle *results = n_lh_args
            ? arena_new_array(arena, MLIR_ValueHandle, n_lh_args) : NULL;
        for (size_t i = 0; i < n_lh_args; ++i) {
            results[i] = MLIR_CreateValueOpResult(
                st->ctx, MLIR_INVALID_HANDLE, (uint32_t)i, iter_arg_types[i],
                fresh_ssa_name(st), hdr_loc);
        }
        MLIR_RegionHandle *regions = arena_new_array(arena, MLIR_RegionHandle, 2);
        regions[0] = body_region;
        regions[1] = after_region;
        MLIR_OpHandle scf_while = MLIR_CreateOp(
            st->ctx, OP_TYPE_SCF_WHILE, str_lit("scf.while"),
            NULL, 0, iter_arg_types, n_lh_args, results, n_lh_args,
            lpb_args, n_lh_args, regions, 2,
            hdr_loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
        MLIR_AppendBlockOp(st->ctx, newLPB, scf_while);

        // (8) RAUW exit_block's args with scf.while results.
        size_t n_exit_args = MLIR_GetBlockNumArgs(exit_block);
        size_t n_share = n_exit_args < n_lh_args ? n_exit_args : n_lh_args;
        for (size_t i = 0; i < n_share; ++i) {
            MLIR_ReplaceAllUsesOfValue(st->ctx, MLIR_GetBlockArg(exit_block, i),
                                       results[i]);
        }

        // (9) Redirect predecessors of loop_header (now in scf.while body)
        //     that are still in `region` to target newLPB instead.
        replace_block_successor_uses(st->ctx, region, loop_header, newLPB);

        // (10) Splice exit_block's ops into newLPB, erase exit_block.
        MLIR_SpliceBlockOps(st->ctx, newLPB, exit_block);
        MLIR_EraseBlock(st->ctx, exit_block);

        // Record the body's entry block for the recursive driver.
        if (n_new == cap_new) {
            size_t nc = cap_new ? cap_new * 2 : 4;
            MLIR_BlockHandle *na = arena_new_array(arena, MLIR_BlockHandle, nc);
            if (n_new) memcpy(na, new_sub_regions, sizeof(MLIR_BlockHandle) * n_new);
            new_sub_regions = na; cap_new = nc;
        }
        new_sub_regions[n_new++] = loop_header;

        #undef SCC_INSERT
    }

    *out_n_new = n_new;
    return new_sub_regions;
}

// ============================================================================
// transformToStructuredCFBranches  (CFGToSCF.cpp:944-1216).
//
// Transforms the first occurrence of conditional control flow at
// `region_entry` into structured scf.if / scf.index_switch ops.
// Returns the list of new sub-region entry blocks the recursive driver
// needs to descend into. NULL on failure. When *out_n_new == SIZE_MAX
// the caller should treat that as "no progress / not lifted" (we did not
// recognize this branch op shape — switch).
// ============================================================================
static bool is_region_exit_block(MLIR_BlockHandle b) {
    MLIR_OpHandle term = MLIR_GetBlockTerminator(b);
    if (term == MLIR_INVALID_HANDLE) return true;
    return MLIR_GetOpNumSuccessors(term) == 0;
}

// `parent_block` and `to_redirect_idx` together describe an edge in the
// successor list of `parent_term`. Mutate to point at `new_succ`.
static void edge_set_succ(MLIR_Context *ctx, MLIR_OpHandle parent_term,
                          size_t succ_idx, MLIR_BlockHandle new_succ) {
    MLIR_SetOpSuccessor(ctx, parent_term, succ_idx, new_succ);
}

// Append a block to a dynamic block set if not already present. Returns
// new size.
static size_t block_set_insert(Arena *arena, MLIR_BlockHandle **set,
                               size_t n, size_t *cap, MLIR_BlockHandle b) {
    if (block_set_contains(*set, n, b)) return n;
    if (n == *cap) {
        size_t nc = *cap ? *cap * 2 : 8;
        MLIR_BlockHandle *nb = arena_new_array(arena, MLIR_BlockHandle, nc);
        if (n) memcpy(nb, *set, sizeof(MLIR_BlockHandle) * n);
        *set = nb; *cap = nc;
    }
    (*set)[n++] = b;
    return n;
}

// DFS-collect all blocks dominated by `root` in the forward dominance
// tree. `dom` must be forward dominance over the parent region of `root`.
// Output is appended to *out (arena-allocated, grows dynamically).
static size_t collect_dominated_blocks(Arena *arena, const DomInfo *dom,
                                       MLIR_BlockHandle root,
                                       MLIR_BlockHandle **out,
                                       size_t n, size_t *cap) {
    size_t n_in = dom->n_real;
    size_t r_idx = dom_po_index_of(dom, root);
    if (r_idx == SIZE_MAX) return n;
    size_t *stack = arena_new_array(arena, size_t, n_in ? n_in : 1);
    size_t sp = 0;
    stack[sp++] = r_idx;
    while (sp > 0) {
        size_t cur = stack[--sp];
        MLIR_BlockHandle b = dom->po_blocks[cur];
        n = block_set_insert(arena, out, n, cap, b);
        for (size_t i = 0; i < n_in; ++i) {
            if (i == cur) continue;
            if (dom->idom[i] == cur) stack[sp++] = i;
        }
    }
    return n;
}

// Holds the result of transform_to_structured_cf_branches.
typedef struct {
    MLIR_BlockHandle *new_sub_regions;
    size_t            n_new_sub_regions;
    bool              ok;
    bool              made_progress;   // false: branch shape unhandled, no IR change
} BranchXformResult;

static BranchXformResult transform_to_structured_cf_branches(
    LiftState *st, MLIR_BlockHandle region_entry, const DomInfo *dom)
{
    BranchXformResult res = {0};
    res.ok = true;
    res.made_progress = true;

    Arena *arena = st->arena;
    MLIR_OpHandle term = MLIR_GetBlockTerminator(region_entry);
    if (term == MLIR_INVALID_HANDLE) { res.ok = false; return res; }
    size_t num_succ = MLIR_GetOpNumSuccessors(term);

    // Trivial: 0 successors (return-like).
    if (num_succ == 0) return res;

    // Single successor: splice and replace successor args with operands.
    if (num_succ == 1) {
        MLIR_BlockHandle succ = MLIR_GetOpSuccessor(term, 0);
        if (succ == region_entry) { res.ok = false; return res; }  // self-loop
        size_t n_args = MLIR_GetBlockNumArgs(succ);
        size_t n_so   = MLIR_GetOpNumSuccessorOperands(term, 0);
        size_t n_share = n_args < n_so ? n_args : n_so;
        for (size_t i = 0; i < n_share; ++i) {
            MLIR_ValueHandle old_v = MLIR_GetBlockArg(succ, i);
            MLIR_ValueHandle new_v = MLIR_GetOpSuccessorOperand(term, 0, i);
            MLIR_ReplaceAllUsesOfValue(st->ctx, old_v, new_v);
        }
        MLIR_EraseOp(st->ctx, term);
        MLIR_SpliceBlockOps(st->ctx, region_entry, succ);
        // succ must have no remaining preds now (was uniquely entered).
        if (MLIR_GetBlockNumPredecessors(succ) == 0) {
            MLIR_EraseBlock(st->ctx, succ);
        }
        res.new_sub_regions = arena_new_array(arena, MLIR_BlockHandle, 1);
        res.new_sub_regions[0] = region_entry;
        res.n_new_sub_regions = 1;
        return res;
    }

    // Multi-successor. cf.cond_br -> scf.if; cf.switch -> scf.index_switch.
    // Any other multi-successor terminator is left in place and we recurse
    // into the children.
    string term_name = MLIR_GetOpName(term);
    bool is_cond_br = string_eq_string(term_name, str_lit("cf.cond_br"));
    bool is_switch  = string_eq_string(term_name, str_lit("cf.switch"));
    if (!is_cond_br && !is_switch) {
        // Not lifted; caller's worklist should still try children.
        res.made_progress = false;
        MLIR_BlockHandle *succs = arena_new_array(arena, MLIR_BlockHandle, num_succ);
        for (size_t i = 0; i < num_succ; ++i) succs[i] = MLIR_GetOpSuccessor(term, i);
        res.new_sub_regions = succs;
        res.n_new_sub_regions = num_succ;
        return res;
    }

    // Compute branch regions: blocks dominated by each successor edge.
    // Edge dominates iff region_entry is the unique predecessor of succ.
    MLIR_BlockHandle *not_continuation = NULL;
    size_t n_nc = 0, cap_nc = 0;
    n_nc = block_set_insert(arena, &not_continuation, n_nc, &cap_nc, region_entry);

    MLIR_BlockHandle **branch_regions = arena_new_array(arena, MLIR_BlockHandle*, num_succ);
    size_t *n_br = arena_new_array(arena, size_t, num_succ);
    size_t *cap_br = arena_new_array(arena, size_t, num_succ);
    memset(branch_regions, 0, sizeof(MLIR_BlockHandle*) * num_succ);
    memset(n_br, 0, sizeof(size_t) * num_succ);
    memset(cap_br, 0, sizeof(size_t) * num_succ);

    for (size_t i = 0; i < num_succ; ++i) {
        MLIR_BlockHandle succ = MLIR_GetOpSuccessor(term, i);
        if (MLIR_GetBlockNumPredecessors(succ) != 1) continue;
        // succ is solely dominated by region_entry; collect dom-subtree.
        n_br[i] = collect_dominated_blocks(arena, dom, succ,
                                           &branch_regions[i], n_br[i], &cap_br[i]);
        for (size_t k = 0; k < n_br[i]; ++k) {
            n_nc = block_set_insert(arena, &not_continuation, n_nc, &cap_nc,
                                    branch_regions[i][k]);
        }
    }

    // Collect continuation edges. Each entry: (from_block, succ_idx).
    Edge *cont_edges = NULL;
    size_t n_ce = 0, cap_ce = 0;
    bool cont_post_dom_all = true;
    bool no_succ_has_cont_edge = true;

    for (size_t i = 0; i < num_succ; ++i) {
        if (n_br[i] == 0) {
            // Empty branch region: succ itself is in continuation.
            if (n_ce == cap_ce) {
                size_t nc = cap_ce ? cap_ce * 2 : 4;
                Edge *na = arena_new_array(arena, Edge, nc);
                if (n_ce) memcpy(na, cont_edges, sizeof(Edge) * n_ce);
                cont_edges = na; cap_ce = nc;
            }
            cont_edges[n_ce++] = (Edge){ .from_block = region_entry, .succ_idx = i };
            no_succ_has_cont_edge = false;
            continue;
        }
        for (size_t k = 0; k < n_br[i]; ++k) {
            MLIR_BlockHandle b = branch_regions[i][k];
            if (is_region_exit_block(b)) {
                cont_post_dom_all = false;
                // Add all incoming edges from outside the branch region
                // as continuation edges (we'll join return-likes through mux).
                size_t np = MLIR_GetBlockNumPredecessors(b);
                for (size_t p = 0; p < np; ++p) {
                    size_t pred_succ_idx = 0;
                    MLIR_BlockHandle pred = MLIR_GetBlockPredecessor(b, p, &pred_succ_idx);
                    if (n_ce == cap_ce) {
                        size_t nc = cap_ce ? cap_ce * 2 : 4;
                        Edge *na = arena_new_array(arena, Edge, nc);
                        if (n_ce) memcpy(na, cont_edges, sizeof(Edge) * n_ce);
                        cont_edges = na; cap_ce = nc;
                    }
                    cont_edges[n_ce++] = (Edge){ .from_block = pred, .succ_idx = pred_succ_idx };
                }
                continue;
            }
            MLIR_OpHandle bterm = MLIR_GetBlockTerminator(b);
            if (bterm == MLIR_INVALID_HANDLE) continue;
            size_t bns = MLIR_GetOpNumSuccessors(bterm);
            for (size_t s = 0; s < bns; ++s) {
                MLIR_BlockHandle bs = MLIR_GetOpSuccessor(bterm, s);
                if (block_set_contains(not_continuation, n_nc, bs)) continue;
                if (n_ce == cap_ce) {
                    size_t nc = cap_ce ? cap_ce * 2 : 4;
                    Edge *na = arena_new_array(arena, Edge, nc);
                    if (n_ce) memcpy(na, cont_edges, sizeof(Edge) * n_ce);
                    cont_edges = na; cap_ce = nc;
                }
                cont_edges[n_ce++] = (Edge){ .from_block = b, .succ_idx = s };
                no_succ_has_cont_edge = false;
            }
        }
    }

    // Case 2: no continuation edge — branches all end in return-likes
    // (e.g. scf.yield in a sub-region created by a previous lift, or
    // func.return at the top level if M5 didn't run).
    //
    // If every region-exit terminator in every branch arm has the same
    // op name and operand signature, we can synthesize a common
    // continuation: a fresh block taking those operand types as block
    // args and emitting the same terminator op using them. Each exit
    // terminator gets rewritten to `cf.br(operands) -> continuation`.
    // After this rewrite the worklist will re-enter M8 on `region_entry`
    // with a real continuation in place, and the main lift path fires.
    if (no_succ_has_cont_edge) {
        // Collect (block, term) pairs for every exit terminator in
        // every arm, and verify signature match. ExitTermRec is
        // declared at file scope (tinyC parser limitation).
        size_t cap_et = 0, n_et = 0;
        ExitTermRec *exit_terms = NULL;
        string canon_name = {0};
        size_t canon_n_ops = 0;
        MLIR_TypeHandle *canon_types = NULL;
        bool all_match = true;
        bool any_exit = false;
        for (size_t i = 0; i < num_succ && all_match; ++i) {
            for (size_t k = 0; k < n_br[i] && all_match; ++k) {
                MLIR_BlockHandle b = branch_regions[i][k];
                if (!is_region_exit_block(b)) continue;
                MLIR_OpHandle t = MLIR_GetBlockTerminator(b);
                if (t == MLIR_INVALID_HANDLE) { all_match = false; break; }
                string nm = MLIR_GetOpName(t);
                size_t no = MLIR_GetOpNumOperands(t);
                if (!any_exit) {
                    canon_name = nm;
                    canon_n_ops = no;
                    canon_types = no ? arena_new_array(arena, MLIR_TypeHandle, no) : NULL;
                    for (size_t a = 0; a < no; ++a)
                        canon_types[a] = MLIR_GetValueType(MLIR_GetOpOperand(t, a));
                    any_exit = true;
                } else {
                    if (!string_eq_string(canon_name, nm) || canon_n_ops != no) {
                        all_match = false; break;
                    }
                    for (size_t a = 0; a < no; ++a) {
                        if (canon_types[a] != MLIR_GetValueType(MLIR_GetOpOperand(t, a))) {
                            all_match = false; break;
                        }
                    }
                }
                if (n_et == cap_et) {
                    size_t nc = cap_et ? cap_et * 2 : 4;
                    ExitTermRec *na = arena_new_array(arena, ExitTermRec, nc);
                    if (n_et) memcpy(na, exit_terms, sizeof(ExitTermRec) * n_et);
                    exit_terms = na; cap_et = nc;
                }
                exit_terms[n_et].block = b;
                exit_terms[n_et].term = t;
                n_et++;
            }
        }

        if (all_match && any_exit) {
            // Synthesize the continuation.
            MLIR_LocationHandle loc = MLIR_GetOpLocation(exit_terms[0].term);
            MLIR_BlockHandle cont = MLIR_CreateBlock(st->ctx);
            for (size_t a = 0; a < canon_n_ops; ++a)
                MLIR_AddBlockArgument(st->ctx, cont, canon_types[a], loc);
            MLIR_RegionHandle parent_region = MLIR_GetBlockParentRegion(region_entry);
            MLIR_InsertRegionBlockBefore(st->ctx, parent_region, cont,
                                         MLIR_INVALID_HANDLE);
            MLIR_ValueHandle *cargs = canon_n_ops
                ? arena_new_array(arena, MLIR_ValueHandle, canon_n_ops) : NULL;
            for (size_t a = 0; a < canon_n_ops; ++a)
                cargs[a] = MLIR_GetBlockArg(cont, a);
            MLIR_OpType cot;
            if (string_eq_string(canon_name, str_lit("scf.yield")))
                cot = OP_TYPE_SCF_YIELD;
            else if (string_eq_string(canon_name, str_lit("llvm.return")))
                cot = OP_TYPE_LLVM_RETURN;
            else
                cot = OP_TYPE_FUNC_RETURN;
            MLIR_OpHandle cterm = MLIR_CreateOp(
                st->ctx, cot, canon_name,
                NULL, 0, NULL, 0, NULL, 0,
                cargs, canon_n_ops, NULL, 0,
                loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
            MLIR_AppendBlockOp(st->ctx, cont, cterm);

            // Replace each exit terminator with cf.br(operands) -> cont.
            for (size_t i = 0; i < n_et; ++i) {
                MLIR_OpHandle t = exit_terms[i].term;
                size_t no = MLIR_GetOpNumOperands(t);
                MLIR_ValueHandle *ops = no
                    ? arena_new_array(arena, MLIR_ValueHandle, no) : NULL;
                for (size_t a = 0; a < no; ++a)
                    ops[a] = MLIR_GetOpOperand(t, a);
                MLIR_LocationHandle tloc = MLIR_GetOpLocation(t);
                MLIR_BlockHandle bb = exit_terms[i].block;
                MLIR_EraseOp(st->ctx, t);
                create_cf_br_in_block(st->ctx, arena, bb, cont, ops, no, tloc);
            }

            // Re-queue region_entry; next pass will lift normally.
            res.new_sub_regions = arena_new_array(arena, MLIR_BlockHandle, 1);
            res.new_sub_regions[0] = region_entry;
            res.n_new_sub_regions = 1;
            return res;
        }

        // Fallback: recurse into each successor as a single-entry
        // single-exit subregion (unchanged from before).
        MLIR_BlockHandle *out = arena_new_array(arena, MLIR_BlockHandle, num_succ);
        for (size_t i = 0; i < num_succ; ++i) out[i] = MLIR_GetOpSuccessor(term, i);
        res.new_sub_regions = out;
        res.n_new_sub_regions = num_succ;
        return res;
    }

    // Find unique continuation block (or NULL).
    MLIR_BlockHandle continuation = MLIR_INVALID_HANDLE;
    bool single = true;
    for (size_t i = 0; i < n_ce; ++i) {
        MLIR_BlockHandle s = MLIR_GetOpSuccessor(
            MLIR_GetBlockTerminator(cont_edges[i].from_block), cont_edges[i].succ_idx);
        if (continuation == MLIR_INVALID_HANDLE) continuation = s;
        else if (continuation != s) { single = false; break; }
    }

    if (!single || !cont_post_dom_all) {
        MLIR_LocationHandle loc = MLIR_GetOpLocation(
            MLIR_GetBlockTerminator(cont_edges[0].from_block));
        EdgeMultiplexer mux = create_single_entry_block(st, cont_edges, n_ce, loc);
        continuation = mux.mux_block;
    }

    // Case 3: not fully post-dominated — re-process this same region_entry
    // after the mux block is in place.
    if (!cont_post_dom_all) {
        res.new_sub_regions = arena_new_array(arena, MLIR_BlockHandle, 1);
        res.new_sub_regions[0] = region_entry;
        res.n_new_sub_regions = 1;
        return res;
    }

    // Build conditional regions. For each successor:
    //   - empty branch region: a single dummy block carrying entry-edge operands.
    //   - non-empty:           run createSingleExitBranchRegion logic.
    //
    // Each region's entry block carries args matching the entry-edge's
    // successor operands. We RAUW those args with the operand values and
    // erase the args (they are "redundant" since the dominating entry
    // edge supplies a specific value).
    MLIR_RegionHandle *regions = arena_new_array(arena, MLIR_RegionHandle, num_succ);

    // Empty blocks created by case logic: each carries the values it
    // needs to yield to the structured op (EmptyBlockRec at file scope).
    EmptyBlockRec *empty_blocks = NULL;
    size_t n_eb = 0, cap_eb = 0;

    MLIR_BlockHandle *new_sub = arena_new_array(arena, MLIR_BlockHandle, num_succ + 1);
    size_t n_new = 0;

    // Snapshot the cf.br terminators of branch_regions[i][k] that point to
    // `continuation`. These need their cf.br → scf.yield rewrite once the
    // scf.if op exists. We collect them here, *before* MoveBlockToRegionEnd
    // takes the blocks out of `continuation`'s region — afterwards
    // MLIR_GetBlockNumPredecessors(continuation) can no longer see them
    // (predecessor lookup is region-scoped). PredRec is at file scope.
    size_t max_preds = 0;
    for (size_t i = 0; i < num_succ; ++i) max_preds += n_br[i];
    PredRec *preds = max_preds
        ? arena_new_array(arena, PredRec, max_preds) : NULL;
    size_t n_preds = 0;
    for (size_t i = 0; i < num_succ; ++i) {
        for (size_t k = 0; k < n_br[i]; ++k) {
            MLIR_BlockHandle b = branch_regions[i][k];
            MLIR_OpHandle bterm = MLIR_GetBlockTerminator(b);
            if (bterm == MLIR_INVALID_HANDLE) continue;
            size_t bns = MLIR_GetOpNumSuccessors(bterm);
            for (size_t s = 0; s < bns; ++s) {
                if (MLIR_GetOpSuccessor(bterm, s) == continuation) {
                    preds[n_preds].op = bterm;
                    preds[n_preds].succ_idx = s;
                    n_preds++;
                }
            }
        }
    }

    for (size_t i = 0; i < num_succ; ++i) {
        regions[i] = MLIR_CreateRegion(st->ctx);
        if (n_br[i] == 0) {
            // Dummy block carrying entry-edge operands.
            size_t n_eop = MLIR_GetOpNumSuccessorOperands(term, i);
            MLIR_ValueHandle *vals = n_eop
                ? arena_new_array(arena, MLIR_ValueHandle, n_eop) : NULL;
            for (size_t k = 0; k < n_eop; ++k)
                vals[k] = MLIR_GetOpSuccessorOperand(term, i, k);
            MLIR_BlockHandle eb = MLIR_CreateBlock(st->ctx);
            MLIR_AppendRegionBlock(st->ctx, regions[i], eb);
            if (n_eb == cap_eb) {
                size_t nc = cap_eb ? cap_eb * 2 : 4;
                EmptyBlockRec *na = arena_new_array(arena, EmptyBlockRec, nc);
                if (n_eb) memcpy(na, empty_blocks, sizeof(EmptyBlockRec) * n_eb);
                empty_blocks = na; cap_eb = nc;
            }
            empty_blocks[n_eb].block = eb;
            empty_blocks[n_eb].vals = vals;
            empty_blocks[n_eb].n_vals = n_eop;
            n_eb++;
            continue;
        }

        // createSingleExitBranchRegion: find blocks-with-edge-to-continuation,
        // and if more than one such edge exists, route them through a fresh
        // exit block.
        MLIR_BlockHandle single_exit = MLIR_INVALID_HANDLE;
        bool have_prev = false;
        size_t prev_blk_idx = 0; size_t prev_succ_idx = 0;
        for (size_t k = 0; k < n_br[i]; ++k) {
            MLIR_BlockHandle b = branch_regions[i][k];
            MLIR_OpHandle bterm = MLIR_GetBlockTerminator(b);
            if (bterm == MLIR_INVALID_HANDLE) continue;
            size_t bns = MLIR_GetOpNumSuccessors(bterm);
            for (size_t s = 0; s < bns; ++s) {
                if (MLIR_GetOpSuccessor(bterm, s) != continuation) continue;
                if (!have_prev) {
                    have_prev = true;
                    prev_blk_idx = k; prev_succ_idx = s;
                    continue;
                }
                if (single_exit == MLIR_INVALID_HANDLE) {
                    single_exit = MLIR_CreateBlock(st->ctx);
                    size_t n_cont_args = MLIR_GetBlockNumArgs(continuation);
                    MLIR_ValueHandle *seb_args = n_cont_args
                        ? arena_new_array(arena, MLIR_ValueHandle, n_cont_args) : NULL;
                    for (size_t a = 0; a < n_cont_args; ++a) {
                        MLIR_TypeHandle ty = MLIR_GetValueType(MLIR_GetBlockArg(continuation, a));
                        seb_args[a] = MLIR_AddBlockArgument(st->ctx, single_exit, ty,
                                                            MLIR_GetOpLocation(bterm));
                    }
                    // Redirect the first matching edge to single_exit.
                    MLIR_BlockHandle prev_b = branch_regions[i][prev_blk_idx];
                    edge_set_succ(st->ctx, MLIR_GetBlockTerminator(prev_b),
                                  prev_succ_idx, single_exit);
                    if (n_eb == cap_eb) {
                        size_t nc = cap_eb ? cap_eb * 2 : 4;
                        EmptyBlockRec *na = arena_new_array(arena, EmptyBlockRec, nc);
                        if (n_eb) memcpy(na, empty_blocks, sizeof(EmptyBlockRec) * n_eb);
                        empty_blocks = na; cap_eb = nc;
                    }
                    empty_blocks[n_eb].block = single_exit;
                    empty_blocks[n_eb].vals = seb_args;
                    empty_blocks[n_eb].n_vals = n_cont_args;
                    n_eb++;
                }
                edge_set_succ(st->ctx, bterm, s, single_exit);
            }
        }

        // Move branch region's blocks into `regions[i]`.
        for (size_t k = 0; k < n_br[i]; ++k) {
            MLIR_MoveBlockToRegionEnd(st->ctx, branch_regions[i][k], regions[i]);
        }
        if (single_exit != MLIR_INVALID_HANDLE) {
            MLIR_MoveBlockToRegionEnd(st->ctx, single_exit, regions[i]);
        }

        // The first block in regions[i] is the entry. Replace its args
        // with the entry-edge operands and erase them.
        MLIR_BlockHandle entry_b = MLIR_GetRegionBlock(regions[i], 0);
        size_t n_eargs = MLIR_GetBlockNumArgs(entry_b);
        size_t n_eop   = MLIR_GetOpNumSuccessorOperands(term, i);
        size_t n_share = n_eargs < n_eop ? n_eargs : n_eop;
        for (size_t a = 0; a < n_share; ++a) {
            MLIR_ValueHandle nv = MLIR_GetOpSuccessorOperand(term, i, a);
            MLIR_ReplaceAllUsesOfValue(st->ctx, MLIR_GetBlockArg(entry_b, a), nv);
        }
        if (n_eargs) MLIR_EraseBlockArguments(st->ctx, entry_b, 0, n_eargs);

        new_sub[n_new++] = entry_b;
    }

    // Build the structured branch op:
    //   cf.cond_br -> scf.if  (regions = [then, else])
    //   cf.switch  -> scf.index_switch  (regions = [case0, ..., caseN-1, default];
    //                                     CFGToSCF reorders so the default
    //                                     (= our regions[0]) goes LAST and
    //                                     case_values map onto cases attr).
    size_t n_cont_args = MLIR_GetBlockNumArgs(continuation);
    MLIR_TypeHandle *result_types = n_cont_args
        ? arena_new_array(arena, MLIR_TypeHandle, n_cont_args) : NULL;
    for (size_t i = 0; i < n_cont_args; ++i)
        result_types[i] = MLIR_GetValueType(MLIR_GetBlockArg(continuation, i));

    MLIR_LocationHandle term_loc = MLIR_GetOpLocation(term);

    MLIR_ValueHandle *if_results = n_cont_args
        ? arena_new_array(arena, MLIR_ValueHandle, n_cont_args) : NULL;
    for (size_t i = 0; i < n_cont_args; ++i) {
        if_results[i] = MLIR_CreateValueOpResult(
            st->ctx, MLIR_INVALID_HANDLE, (uint32_t)i, result_types[i],
            fresh_ssa_name(st), term_loc);
    }

    MLIR_OpHandle if_op;
    if (is_cond_br) {
        // cf.cond_br operand 0 is the i1 condition; succs are [then, else].
        MLIR_ValueHandle cond_v = MLIR_GetOpOperand(term, 0);
        if_op = MLIR_CreateOp(
            st->ctx, OP_TYPE_SCF_IF, str_lit("scf.if"),
            NULL, 0, result_types, n_cont_args, if_results, n_cont_args,
            &cond_v, 1, regions, 2,
            term_loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
        MLIR_AppendBlockOp(st->ctx, region_entry, if_op);
    } else {
        // cf.switch: operand 0 is the i32 flag; succs are [default, case0..caseN-1].
        // case_values attr (DenseI32Array) gives the case values.
        // scf.index_switch wants the flag as `index` (we insert arith.index_castui),
        // regions = [case0..caseN-1, default], and a `cases` DenseI64Array attr.
        MLIR_ValueHandle flag = MLIR_GetOpOperand(term, 0);

        // Parse case_values attribute: "array<i32: V0, V1, ...>".
        size_t n_cases = num_succ - 1;
        int64_t *cases_i64 = n_cases
            ? arena_new_array(arena, int64_t, n_cases) : NULL;
        bool parsed = false;
        MLIR_AttributeHandle cva = MLIR_GetOpAttributeByName(term, "case_values");
        if (cva != MLIR_INVALID_HANDLE) {
            string s = MLIR_GetAttributeAsString(st->ctx, cva);
            size_t p = 0;
            while (p < s.size && s.str[p] != ':') p++;
            if (p < s.size) p++;
            size_t n_parsed = 0;
            while (p < s.size && n_parsed < n_cases) {
                while (p < s.size && (s.str[p] == ' ' || s.str[p] == ',')) p++;
                if (p >= s.size || s.str[p] == '>') break;
                int64_t sign = 1;
                if (s.str[p] == '-') { sign = -1; p++; }
                int64_t v = 0;
                while (p < s.size && s.str[p] >= '0' && s.str[p] <= '9') {
                    v = v * 10 + (s.str[p] - '0');
                    p++;
                }
                cases_i64[n_parsed++] = sign * v;
            }
            parsed = (n_parsed == n_cases);
        }
        if (!parsed) {
            // Couldn't parse - bail out. Should not happen.
            res.ok = false;
            return res;
        }

        // Emit arith.index_castui : i32 -> index in region_entry.
        MLIR_TypeHandle idx_ty = MLIR_CreateTypeIndex(st->ctx);
        MLIR_ValueHandle idx_v = MLIR_CreateValueOpResult(
            st->ctx, MLIR_INVALID_HANDLE, 0, idx_ty,
            fresh_ssa_name(st), term_loc);
        MLIR_OpHandle cast_op = MLIR_CreateOp(
            st->ctx, OP_TYPE_ARITH_INDEX_CAST, str_lit("arith.index_castui"),
            NULL, 0, &idx_ty, 1, &idx_v, 1, &flag, 1, NULL, 0,
            term_loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
        MLIR_AppendBlockOp(st->ctx, region_entry, cast_op);

        // scf.index_switch region order: regions[0] = default,
        // regions[1..N] = case 0..N-1 (matches cf.switch's successor
        // order, where succs[0] = default, succs[1..N] = cases).
        MLIR_AttributeHandle cases_attr = MLIR_CreateAttributeDenseI64Array(
            st->ctx, str_lit("cases"), cases_i64, n_cases);
        MLIR_AttributeHandle *attrs = arena_new_array(arena, MLIR_AttributeHandle, 1);
        attrs[0] = cases_attr;

        if_op = MLIR_CreateOp(
            st->ctx, OP_TYPE_SCF_INDEX_SWITCH, str_lit("scf.index_switch"),
            attrs, 1, result_types, n_cont_args, if_results, n_cont_args,
            &idx_v, 1, regions, num_succ,
            term_loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
        MLIR_AppendBlockOp(st->ctx, region_entry, if_op);
    }

    // Erase the original cf.cond_br / cf.switch.
    MLIR_EraseOp(st->ctx, term);

    // Emit scf.yield in each empty block. We do this for both
    // newly-created exit blocks and dummy blocks for empty branch regions.
    for (size_t i = 0; i < n_eb; ++i) {
        create_scf_yield(st->ctx, arena, empty_blocks[i].block,
                         empty_blocks[i].vals, empty_blocks[i].n_vals, term_loc);
    }

    // Any remaining users of `continuation` (cf.br from branch-region
    // tails that flow into the continuation) must be replaced with
    // scf.yield carrying their successor-operands. We use the pred
    // snapshot taken before MoveBlockToRegionEnd dragged these tails
    // out of `continuation`'s region.
    //
    // Note: between the snapshot and here, createSingleExitBranchRegion
    // may have redirected some edges to a single_exit_block (those
    // become unconditional cf.br -> single_exit, which itself gets a
    // scf.yield via empty_blocks). For those entries the snapshot's
    // (op, succ_idx) no longer points to `continuation`, so we skip
    // them — the scf.yield is already emitted in single_exit.
    for (size_t i = 0; i < n_preds; ++i) {
        MLIR_OpHandle u = preds[i].op;
        if (MLIR_GetOpSuccessor(u, preds[i].succ_idx) != continuation)
            continue;
        // The terminator must be unconditional (cf.br) at this point —
        // any conditional cf.cond_br with an edge to continuation got
        // redirected through single_exit (or, if it was the sole edge,
        // would have an edge to continuation but the other arm would
        // still be inside the branch region, which violates
        // single-entry single-exit; createSingleExitBranchRegion only
        // permits one direct cf.br to continuation per branch region).
        size_t n_so = MLIR_GetOpNumSuccessorOperands(u, preds[i].succ_idx);
        MLIR_ValueHandle *vals = n_so
            ? arena_new_array(arena, MLIR_ValueHandle, n_so) : NULL;
        for (size_t k = 0; k < n_so; ++k)
            vals[k] = MLIR_GetOpSuccessorOperand(u, preds[i].succ_idx, k);
        MLIR_BlockHandle ub = MLIR_GetOpParentBlock(u);
        MLIR_LocationHandle uloc = MLIR_GetOpLocation(u);
        MLIR_EraseOp(st->ctx, u);
        create_scf_yield(st->ctx, arena, ub, vals, n_so, uloc);
    }

    // RAUW continuation's block args with scf.if's results, then splice
    // continuation into region_entry and erase it.
    for (size_t i = 0; i < n_cont_args; ++i) {
        MLIR_ReplaceAllUsesOfValue(st->ctx, MLIR_GetBlockArg(continuation, i),
                                   if_results[i]);
    }
    MLIR_SpliceBlockOps(st->ctx, region_entry, continuation);
    MLIR_EraseBlock(st->ctx, continuation);

    new_sub[n_new++] = region_entry;
    res.new_sub_regions = new_sub;
    res.n_new_sub_regions = n_new;
    return res;
}

// ============================================================================
// scf.condition op constructor used by M7 (latch) and the loop builder.
// scf.condition takes (cond: i1, payload...) and lives in scf.while's
// before-region; the payload becomes both scf.while's results and the
// after-region's block args.
// ============================================================================

static MLIR_OpHandle create_scf_condition(MLIR_Context *ctx, Arena *arena,
                                          MLIR_BlockHandle in_block,
                                          MLIR_ValueHandle cond,
                                          MLIR_ValueHandle *payload, size_t n_payload,
                                          MLIR_LocationHandle loc) {
    size_t n_ops = 1 + n_payload;
    MLIR_ValueHandle *operands = arena_new_array(arena, MLIR_ValueHandle, n_ops);
    operands[0] = cond;
    for (size_t i = 0; i < n_payload; ++i) operands[1 + i] = payload[i];
    MLIR_OpHandle c = MLIR_CreateOp(
        ctx, OP_TYPE_SCF_CONDITION, str_lit("scf.condition"),
        NULL, 0, NULL, 0, NULL, 0,
        operands, n_ops, NULL, 0,
        loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_AppendBlockOp(ctx, in_block, c);
    return c;
}

// ============================================================================
// transform_cfg_to_scf_region  (CFGToSCF.cpp:1300-1376).
//
// Drives the worklist that turns the cf graph of a single region into
// ============================================================================
// M9 driver: top-level worklist over the function body. Run M5
// (single-exit-blocks-for-return-like) once, then for each region entry
// run M7 (cycles -> scf.while) and M8 (cf.cond_br -> scf.if,
// cf.switch -> scf.index_switch). Newly-created sub-regions get pushed
// onto the worklist so the algorithm reaches a fixed point.
// ============================================================================
static bool transform_cfg_to_scf_region(LiftState *st, Combiner *combiner,
                                        MLIR_RegionHandle region) {
    if (MLIR_GetRegionNumBlocks(region) == 0) return false;
    if (MLIR_GetRegionNumBlocks(region) == 1) return false;

    if (!check_preconditions(region)) return false;
    create_single_exit_blocks_for_return_like_into(st->ctx, st->arena, region,
                                                   combiner);

    Arena *arena = st->arena;
    MLIR_BlockHandle *worklist = arena_new_array(arena, MLIR_BlockHandle, 32);
    size_t wl_n = 0, wl_cap = 32;
    worklist[wl_n++] = MLIR_GetRegionBlock(region, 0);

    bool changed_any = false;
    size_t safety_iter = 0;
    size_t safety_limit = 4096;
    while (wl_n > 0 && safety_iter++ < safety_limit) {
        MLIR_BlockHandle cur = worklist[--wl_n];
        MLIR_RegionHandle cur_region = MLIR_GetBlockParentRegion(cur);
        if (MLIR_GetRegionNumBlocks(cur_region) <= 1) continue;

        // M7: cycles -> scf.while.
        size_t n_new7 = 0;
        MLIR_BlockHandle *new7 = NULL;
        new7 = transform_cycles_to_scf_loops(st, combiner, cur, &n_new7);
        for (size_t i = 0; i < n_new7; ++i) {
            if (wl_n == wl_cap) {
                size_t nc = wl_cap * 2;
                MLIR_BlockHandle *nw = arena_new_array(arena, MLIR_BlockHandle, nc);
                memcpy(nw, worklist, sizeof(MLIR_BlockHandle) * wl_n);
                worklist = nw; wl_cap = nc;
            }
            worklist[wl_n++] = new7[i];
        }
        if (n_new7) changed_any = true;

        // M8: cond_br -> scf.if; cf.switch -> scf.index_switch.
        DomInfo dom = dom_compute(arena, cur_region, /*is_post=*/false);
        BranchXformResult r = transform_to_structured_cf_branches(st, cur, &dom);
        if (!r.ok) continue;
        if (r.made_progress) changed_any = true;
        for (size_t i = 0; i < r.n_new_sub_regions; ++i) {
            if (r.new_sub_regions[i] == cur && !r.made_progress) continue;
            if (wl_n == wl_cap) {
                size_t nc = wl_cap * 2;
                MLIR_BlockHandle *nw = arena_new_array(arena, MLIR_BlockHandle, nc);
                memcpy(nw, worklist, sizeof(MLIR_BlockHandle) * wl_n);
                worklist = nw; wl_cap = nc;
            }
            worklist[wl_n++] = r.new_sub_regions[i];
        }
    }
    if (wl_n > 0) {
        // Worklist still non-empty after `safety_limit` iterations.
        // The remaining cf.* ops will fail downstream (wasmssa-lower
        // rejects unstructured CFGs with a hard error); surface the
        // cause here so the user can attribute it correctly. We use
        // the corec io primitives rather than libc <stdio.h> because
        // the native parser binary is built with `-nostdlib -nostdinc`.
        string fn_op_name = MLIR_GetOpName(st->fn_op);
        string fn_sym_name = str_lit("?");
        MLIR_AttributeHandle sa =
            MLIR_GetOpAttributeByName(st->fn_op, "sym_name");
        if (sa != MLIR_INVALID_HANDLE &&
            MLIR_GetAttributeKind(sa) == MLIR_ATTR_KIND_STRING) {
            string s = MLIR_GetAttributeString(sa);
            if (s.size > 0) fn_sym_name = s;
        }
        Scratch scratch = scratch_begin_avoid_conflict(st->arena);
        string msg = format(
            scratch.arena,
            str_lit("lift-cf-to-scf: bailing out of {} @{} after {} "
                    "worklist iterations (safety cap = {}); {} cf.* op(s) "
                    "will remain in this region\n"),
            fn_op_name, fn_sym_name,
            (int64_t)safety_iter, (int64_t)safety_limit, (int64_t)wl_n);
        ciovec_t iov = {.buf = msg.str, .buf_len = msg.size};
        write_all(PLATFORM_STDERR_FD, &iov, 1);
        scratch_end(scratch);
    }
    return changed_any;
}

// Walk every region of every op in `region` recursively (post-order),
// calling `transform_cfg_to_scf_region` on each. Matches upstream's
// `funcOp->walk<PostOrder>` over all op-regions inside the function.
static void walk_and_transform_regions(LiftState *st, Combiner *combiner,
                                       MLIR_RegionHandle region) {
    size_t nb = MLIR_GetRegionNumBlocks(region);
    for (size_t bi = 0; bi < nb; ++bi) {
        MLIR_BlockHandle b = MLIR_GetRegionBlock(region, bi);
        size_t no = MLIR_GetBlockNumOps(b);
        for (size_t oi = 0; oi < no; ++oi) {
            MLIR_OpHandle op = MLIR_GetBlockOp(b, oi);
            size_t nr = MLIR_GetOpNumRegions(op);
            for (size_t ri = 0; ri < nr; ++ri) {
                MLIR_RegionHandle sub = MLIR_GetOpRegion(op, ri);
                walk_and_transform_regions(st, combiner, sub);
            }
        }
    }
    transform_cfg_to_scf_region(st, combiner, region);
}

// Erase non-entry blocks with no predecessors, iterating to fixed point
// (erasing one may leave another unreachable). Mirrors upstream's
// `eraseUnreachableBlocks`.
static void erase_unreachable_blocks(MLIR_Context *ctx, MLIR_RegionHandle region) {
    bool changed = true;
    while (changed) {
        changed = false;
        size_t nb = MLIR_GetRegionNumBlocks(region);
        for (size_t bi = 0; bi < nb; ++bi) {
            MLIR_BlockHandle b = MLIR_GetRegionBlock(region, bi);
            if (MLIR_BlockIsEntry(b)) continue;
            if (MLIR_GetBlockNumPredecessors(b) != 0) continue;
            MLIR_EraseBlock(ctx, b);
            changed = true;
            break;
        }
    }
}

bool MLIR_LiftCfToScfNative(MLIR_Context *ctx, MLIR_OpHandle module) {
    if (module == MLIR_INVALID_HANDLE) return false;
    if (MLIR_GetOpNumRegions(module) == 0) return true;

    Arena *scratch = arena_create(4096);
    MLIR_RegionHandle mod_body = MLIR_GetOpRegion(module, 0);
    size_t nb = MLIR_GetRegionNumBlocks(mod_body);
    for (size_t bi = 0; bi < nb; ++bi) {
        MLIR_BlockHandle b = MLIR_GetRegionBlock(mod_body, bi);
        size_t no = MLIR_GetBlockNumOps(b);
        for (size_t oi = 0; oi < no; ++oi) {
            MLIR_OpHandle o = MLIR_GetBlockOp(b, oi);
            if (!op_is_func_like(o)) continue;
            if (MLIR_GetOpNumRegions(o) == 0) continue;
            MLIR_RegionHandle body = MLIR_GetOpRegion(o, 0);
            if (MLIR_GetRegionNumBlocks(body) == 0) continue;
            erase_unreachable_blocks(ctx, body);
            if (!check_preconditions(body)) {
                arena_destroy(scratch);
                return false;
            }
            if (!region_has_cf_branch(body)) continue;
            LiftState st = {0};
            MLIR_BlockHandle entry = MLIR_GetRegionBlock(body, 0);
            lift_state_init(&st, ctx, scratch, o, entry);
            Combiner combiner = {0};
            walk_and_transform_regions(&st, &combiner, body);
        }
    }
    arena_destroy(scratch);
    return true;
}

// ---------------------------------------------------------------------------
// LiftState init + cached constant/undef value providers.
// ---------------------------------------------------------------------------
static void lift_state_init(LiftState *st, MLIR_Context *ctx, Arena *arena,
                            MLIR_OpHandle fn_op, MLIR_BlockHandle entry_block) {
    memset(st, 0, sizeof(*st));
    st->ctx = ctx;
    st->arena = arena;
    st->fn_op = fn_op;
    st->entry_block = entry_block;
    st->i32_ty = MLIR_CreateTypeInteger(ctx, 32, true);
    st->unk_loc = MLIR_INVALID_HANDLE;
    if (MLIR_GetBlockNumOps(entry_block) > 0) {
        st->unk_loc = MLIR_GetOpLocation(MLIR_GetBlockOp(entry_block, 0));
    }
}

// Emit a fresh `arith.constant <v> : i32` op inserted at the BEGINNING of
// the function entry block. Used to lazily build the switchValueCache.
// Mirrors `CFGToSCFForWasm::getCFGSwitchValue`.
static MLIR_ValueHandle get_switch_value(LiftState *st, unsigned v) {
    if (v < st->switch_value_cache_n) {
        MLIR_ValueHandle cached = st->switch_value_cache[v];
        if (cached != MLIR_INVALID_HANDLE) return cached;
    }
    // Grow cache if needed.
    if (v >= st->switch_value_cache_cap) {
        size_t new_cap = st->switch_value_cache_cap ? st->switch_value_cache_cap : 4;
        while (new_cap <= v) new_cap *= 2;
        MLIR_ValueHandle *na = arena_new_array(st->arena, MLIR_ValueHandle, new_cap);
        for (size_t i = 0; i < new_cap; ++i) na[i] = MLIR_INVALID_HANDLE;
        for (size_t i = 0; i < st->switch_value_cache_n; ++i)
            na[i] = st->switch_value_cache[i];
        st->switch_value_cache = na;
        st->switch_value_cache_cap = new_cap;
    }
    if (v >= st->switch_value_cache_n) st->switch_value_cache_n = v + 1;

    // Build `arith.constant <v> : i32` and insert at start of entry.
    MLIR_TypeHandle  *rt = arena_new_array(st->arena, MLIR_TypeHandle, 1);
    rt[0] = st->i32_ty;
    MLIR_ValueHandle r = MLIR_CreateValueOpResult(
        st->ctx, MLIR_INVALID_HANDLE, 0, st->i32_ty,
        fresh_ssa_name(st), st->unk_loc);
    MLIR_ValueHandle *rs = arena_new_array(st->arena, MLIR_ValueHandle, 1);
    rs[0] = r;
    MLIR_AttributeHandle  val = MLIR_CreateAttributeInteger(
        st->ctx, str_lit("value"), (int64_t)(int32_t)v, st->i32_ty);
    MLIR_AttributeHandle *as = arena_new_array(st->arena, MLIR_AttributeHandle, 1);
    as[0] = val;
    MLIR_OpHandle op = MLIR_CreateOp(
        st->ctx, OP_TYPE_ARITH_CONSTANT, str_lit("arith.constant"),
        as, 1,        // attributes
        rt, 1,        // result_types
        rs, 1,        // results
        NULL, 0,      // operands
        NULL, 0,      // regions
        st->unk_loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_InsertBlockOpAtIndex(st->ctx, st->entry_block, op, 0);
    st->switch_value_cache[v] = r;
    return r;
}

// Emit a fresh `llvm.mlir.undef : T` op at the start of the entry block
// and cache it per-type. Mirrors `getUndefValue` / `ub.poison` in the
// upstream wasm-flavored interface (we use llvm.mlir.undef because our
// generic printer + native parser understands it, and wasmssa-lower
// already supports llvm.mlir.undef -> typed zero).
static MLIR_ValueHandle get_undef_value(LiftState *st, MLIR_TypeHandle ty) {
    for (size_t i = 0; i < st->undef_cache_n; ++i) {
        if (st->undef_cache[i].type == ty) return st->undef_cache[i].value;
    }
    if (st->undef_cache_n == st->undef_cache_cap) {
        size_t new_cap = st->undef_cache_cap ? st->undef_cache_cap * 2 : 8;
        TypedValueEntry *na = arena_new_array(st->arena, TypedValueEntry, new_cap);
        for (size_t i = 0; i < st->undef_cache_n; ++i) na[i] = st->undef_cache[i];
        st->undef_cache = na;
        st->undef_cache_cap = new_cap;
    }
    MLIR_TypeHandle  *rt = arena_new_array(st->arena, MLIR_TypeHandle, 1);
    rt[0] = ty;
    MLIR_ValueHandle r = MLIR_CreateValueOpResult(
        st->ctx, MLIR_INVALID_HANDLE, 0, ty,
        fresh_ssa_name(st), st->unk_loc);
    MLIR_ValueHandle *rs = arena_new_array(st->arena, MLIR_ValueHandle, 1);
    rs[0] = r;
    MLIR_OpHandle op = MLIR_CreateOp(
        st->ctx, OP_TYPE_LLVM_MLIR_UNDEF, str_lit("llvm.mlir.undef"),
        NULL, 0,      // attributes
        rt, 1,        // result_types
        rs, 1,        // results
        NULL, 0,      // operands
        NULL, 0,      // regions
        st->unk_loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_InsertBlockOpAtIndex(st->ctx, st->entry_block, op, 0);
    TypedValueEntry e = { ty, r };
    st->undef_cache[st->undef_cache_n++] = e;
    return r;
}

// ---------------------------------------------------------------------------
// Branch-op constructors.
// ---------------------------------------------------------------------------

// Emit `cf.cond_br %cond, ^t(t_args...), ^f(f_args...)` at the end of
// `in_block`. Returns the new op handle.
static MLIR_OpHandle create_cf_cond_br_in_block(MLIR_Context *ctx, Arena *arena,
                                                MLIR_BlockHandle in_block,
                                                MLIR_ValueHandle cond,
                                                MLIR_BlockHandle t_dst,
                                                MLIR_ValueHandle *t_args, size_t n_t_args,
                                                MLIR_BlockHandle f_dst,
                                                MLIR_ValueHandle *f_args, size_t n_f_args,
                                                MLIR_LocationHandle loc) {
    MLIR_ValueHandle *ops = arena_new_array(arena, MLIR_ValueHandle, 1);
    ops[0] = cond;
    MLIR_BlockHandle *succs = arena_new_array(arena, MLIR_BlockHandle, 2);
    succs[0] = t_dst; succs[1] = f_dst;
    MLIR_ValueHandle **sops = arena_new_array(arena, MLIR_ValueHandle *, 2);
    sops[0] = t_args; sops[1] = f_args;
    size_t *snums = arena_new_array(arena, size_t, 2);
    snums[0] = n_t_args; snums[1] = n_f_args;
    MLIR_OpHandle op = MLIR_CreateOpWithSuccessors(
        ctx, OP_TYPE_CF_COND_BR, str_lit("cf.cond_br"),
        NULL, 0,          // attributes
        NULL, 0,          // result_types
        NULL, 0,          // results
        ops, 1,           // operands (the condition)
        NULL, 0,          // regions
        succs, 2, sops, snums,
        loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_AppendBlockOp(ctx, in_block, op);
    return op;
}

// Emit `cf.switch %flag : i32, [ default: ^dflt(args), Vi: ^Bi(args), ... ]`
// at the end of `in_block`. `case_values` and `case_dests`/`case_args` are
// parallel arrays of length `n_cases`. The default destination + args
// come last in the successor list (per MLIR's cf.SwitchOp printing
// convention). Returns the new op handle.
//
// Operands: [flag] followed by all per-case+default operand values
// flattened (cf.switch is variadic with `operand_segment_sizes` listing
// per-segment counts). Successors: [default, case0, case1, ...].
// case_values is a DenseI32ArrayAttr; case_operand_segments is a
// DenseI32ArrayAttr listing the number of operands per case.
static MLIR_OpHandle create_cf_switch_in_block(MLIR_Context *ctx, Arena *arena,
                                               MLIR_BlockHandle in_block,
                                               MLIR_ValueHandle flag,
                                               MLIR_BlockHandle dflt_dst,
                                               MLIR_ValueHandle *dflt_args, size_t n_dflt_args,
                                               const int32_t *case_values,
                                               MLIR_BlockHandle *case_dsts,
                                               MLIR_ValueHandle **case_args,
                                               size_t *n_case_args,
                                               size_t n_cases,
                                               MLIR_LocationHandle loc) {
    // Build successor + per-successor operand arrays:
    //   succs[0]   = default
    //   succs[1..] = cases
    size_t n_succ = 1 + n_cases;
    MLIR_BlockHandle *succs = arena_new_array(arena, MLIR_BlockHandle, n_succ);
    MLIR_ValueHandle **sops = arena_new_array(arena, MLIR_ValueHandle *, n_succ);
    size_t *snums = arena_new_array(arena, size_t, n_succ);
    succs[0] = dflt_dst; sops[0] = dflt_args; snums[0] = n_dflt_args;
    for (size_t i = 0; i < n_cases; ++i) {
        succs[1 + i] = case_dsts[i];
        sops[1 + i] = case_args[i];
        snums[1 + i] = n_case_args[i];
    }
    // Operands: just the flag (the successor-operands live on
    // succession metadata, not in the operand list).
    MLIR_ValueHandle *ops = arena_new_array(arena, MLIR_ValueHandle, 1);
    ops[0] = flag;
    // Attribute: case_values: array<i32: V0, V1, ...>.
    MLIR_AttributeHandle ca = MLIR_CreateAttributeDenseI32Array(
        ctx, str_lit("case_values"), case_values, n_cases);
    MLIR_AttributeHandle *as = arena_new_array(arena, MLIR_AttributeHandle, 1);
    as[0] = ca;
    MLIR_OpHandle op = MLIR_CreateOpWithSuccessors(
        ctx, OP_TYPE_CF_SWITCH, str_lit("cf.switch"),
        as, 1,            // attributes
        NULL, 0,          // result_types
        NULL, 0,          // results
        ops, 1,           // operands (the flag)
        NULL, 0,          // regions
        succs, n_succ, sops, snums,
        loc, MLIR_INVALID_HANDLE, str_lit(""), -1);
    MLIR_AppendBlockOp(ctx, in_block, op);
    return op;
}
