<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>12.verilog HDL组合电路之数字译码器 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.a35ab166.css" as="style"><link rel="preload" href="/assets/js/app.2c367690.js" as="script"><link rel="preload" href="/assets/js/2.b05449e5.js" as="script"><link rel="preload" href="/assets/js/20.71a3ca98.js" as="script"><link rel="prefetch" href="/assets/js/10.7bedbb9d.js"><link rel="prefetch" href="/assets/js/11.c4a64ff8.js"><link rel="prefetch" href="/assets/js/12.c26fc478.js"><link rel="prefetch" href="/assets/js/13.edc03e04.js"><link rel="prefetch" href="/assets/js/14.8e3845e0.js"><link rel="prefetch" href="/assets/js/15.07329b99.js"><link rel="prefetch" href="/assets/js/16.1b5f662e.js"><link rel="prefetch" href="/assets/js/17.ad532bcc.js"><link rel="prefetch" href="/assets/js/18.fd831488.js"><link rel="prefetch" href="/assets/js/19.3e74d53c.js"><link rel="prefetch" href="/assets/js/21.35c4cb1f.js"><link rel="prefetch" href="/assets/js/22.7954653f.js"><link rel="prefetch" href="/assets/js/23.487d7c23.js"><link rel="prefetch" href="/assets/js/24.5b971d39.js"><link rel="prefetch" href="/assets/js/25.ad3be1af.js"><link rel="prefetch" href="/assets/js/26.f11368bd.js"><link rel="prefetch" href="/assets/js/27.c815b4b9.js"><link rel="prefetch" href="/assets/js/28.d1c18619.js"><link rel="prefetch" href="/assets/js/29.c9ce53f2.js"><link rel="prefetch" href="/assets/js/3.0e053672.js"><link rel="prefetch" href="/assets/js/30.c98026e8.js"><link rel="prefetch" href="/assets/js/31.9c12e492.js"><link rel="prefetch" href="/assets/js/32.0afdddba.js"><link rel="prefetch" href="/assets/js/33.a9647056.js"><link rel="prefetch" href="/assets/js/34.13f4eb0b.js"><link rel="prefetch" href="/assets/js/35.faf47001.js"><link rel="prefetch" href="/assets/js/36.717efebc.js"><link rel="prefetch" href="/assets/js/37.5010b3e3.js"><link rel="prefetch" href="/assets/js/38.0ad2faa7.js"><link rel="prefetch" href="/assets/js/39.b88162f4.js"><link rel="prefetch" href="/assets/js/4.07797cc4.js"><link rel="prefetch" href="/assets/js/40.fca435a9.js"><link rel="prefetch" href="/assets/js/41.9b1b0846.js"><link rel="prefetch" href="/assets/js/42.5e13464a.js"><link rel="prefetch" href="/assets/js/43.db4af4d2.js"><link rel="prefetch" href="/assets/js/44.d78001d9.js"><link rel="prefetch" href="/assets/js/45.1dedb06b.js"><link rel="prefetch" href="/assets/js/46.3f621853.js"><link rel="prefetch" href="/assets/js/47.96b7c148.js"><link rel="prefetch" href="/assets/js/48.f48c5b6c.js"><link rel="prefetch" href="/assets/js/49.07d1bb3b.js"><link rel="prefetch" href="/assets/js/5.08669fa8.js"><link rel="prefetch" href="/assets/js/50.3f2b6a2b.js"><link rel="prefetch" href="/assets/js/51.1a71c6a7.js"><link rel="prefetch" href="/assets/js/6.e93aa776.js"><link rel="prefetch" href="/assets/js/7.27b99055.js"><link rel="prefetch" href="/assets/js/8.1c1da853.js"><link rel="prefetch" href="/assets/js/9.cf5e11b0.js">
    <link rel="stylesheet" href="/assets/css/0.styles.a35ab166.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/pages/DP/" class="nav-link">深度学习</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/pages/DP/" class="nav-link">深度学习</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" aria-current="page" class="active sidebar-link">12.verilog HDL组合电路之数字译码器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_12/#_1-功能说明" class="sidebar-link">1. 功能说明</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_12/#_2-示例-2线-4线译码器-2-to-4-decoder" class="sidebar-link">2. 示例：2线-4线译码器（2-to-4 Decoder）</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_12/#_2-1-真值表-带使能" class="sidebar-link">2.1 真值表（带使能）</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_12/#_3-原理分析" class="sidebar-link">3. 原理分析</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_12/#输出函数表达式" class="sidebar-link">输出函数表达式：</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_12/#_4-verilog实现方式" class="sidebar-link">4. Verilog实现方式</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_12/#_4-1-方式一-使用逻辑表达式实现" class="sidebar-link">4.1 方式一：使用逻辑表达式实现</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_12/#说明" class="sidebar-link">说明：</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_12/#_4-2-方式二-使用case语句抽象描述" class="sidebar-link">4.2 方式二：使用case语句抽象描述</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_12/#说明-2" class="sidebar-link">说明：</a></li></ul></li></ul></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-07</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">12.verilog HDL组合电路之数字译码器<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="数字译码器-decoder模块的实现"><a href="#数字译码器-decoder模块的实现" class="header-anchor">#</a> <strong>数字译码器：Decoder模块的实现</strong></h1> <h2 id="_1-功能说明"><a href="#_1-功能说明" class="header-anchor">#</a> <strong>1. 功能说明</strong></h2> <p>数字译码器的作用是：</p> <blockquote><p><strong>将二进制代码“翻译”为唯一一个输出信号为有效的形式</strong>。</p></blockquote> <p>说白了，就是告诉你：“当前是哪一位激活？”<br>
如果编码器是“你说话我翻译成代码”，那译码器就是“你给我代码我告诉你选了谁”。</p> <hr> <h2 id="_2-示例-2线-4线译码器-2-to-4-decoder"><a href="#_2-示例-2线-4线译码器-2-to-4-decoder" class="header-anchor">#</a> <strong>2. 示例：2线-4线译码器（2-to-4 Decoder）</strong></h2> <ul><li>输入：2位选择信号 <code>A[1:0]</code></li> <li>输出：4路输出 <code>Y[3:0]</code></li> <li>使能信号：<code>E</code>（有效低）</li></ul> <blockquote><p>当 <code>E = 0</code> 时，根据 <code>A</code> 的值，仅有一位 <code>Y[i]</code> 输出为低电平（即有效）</p></blockquote> <h3 id="_2-1-真值表-带使能"><a href="#_2-1-真值表-带使能" class="header-anchor">#</a> <strong>2.1 真值表（带使能）</strong></h3> <table><thead><tr><th style="text-align:center;">E</th> <th style="text-align:center;">A[1]</th> <th style="text-align:center;">A[0]</th> <th style="text-align:center;">Y[3]</th> <th style="text-align:center;">Y[2]</th> <th style="text-align:center;">Y[1]</th> <th style="text-align:center;">Y[0]</th></tr></thead> <tbody><tr><td style="text-align:center;">1</td> <td style="text-align:center;">x</td> <td style="text-align:center;">x</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td></tr> <tr><td style="text-align:center;">0</td> <td style="text-align:center;">0</td> <td style="text-align:center;">0</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td> <td style="text-align:center;">0</td></tr> <tr><td style="text-align:center;">0</td> <td style="text-align:center;">0</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td> <td style="text-align:center;">0</td> <td style="text-align:center;">1</td></tr> <tr><td style="text-align:center;">0</td> <td style="text-align:center;">1</td> <td style="text-align:center;">0</td> <td style="text-align:center;">1</td> <td style="text-align:center;">0</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td></tr> <tr><td style="text-align:center;">0</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td> <td style="text-align:center;">0</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td> <td style="text-align:center;">1</td></tr></tbody></table> <p>输出低电平表示有效（有点反直觉，但这是最常见用法，一个真正的man要拿得起放得下）</p> <hr> <h2 id="_3-原理分析"><a href="#_3-原理分析" class="header-anchor">#</a> <strong>3. 原理分析</strong></h2> <p>译码器的输出函数用<strong>最小项的“非”形式</strong>来表示：</p> <h3 id="输出函数表达式"><a href="#输出函数表达式" class="header-anchor">#</a> <strong>输出函数表达式：</strong></h3> <blockquote><p>对于第 i 路输出，<br> <strong>Yi = ~E &amp; mi</strong>，其中 mi 是第 i 项的最小项（对应 A 的取值）</p></blockquote> <p>举例：</p> <ul><li>Y0 = ~E &amp; ~A[1] &amp; ~A[0]</li> <li>Y1 = ~E &amp; ~A[1] &amp;  A[0]</li> <li>Y2 = ~E &amp;  A[1] &amp; ~A[0]</li> <li>Y3 = ~E &amp;  A[1] &amp;  A[0]</li></ul> <hr> <h2 id="_4-verilog实现方式"><a href="#_4-verilog实现方式" class="header-anchor">#</a> <strong>4. Verilog实现方式</strong></h2> <h3 id="_4-1-方式一-使用逻辑表达式实现"><a href="#_4-1-方式一-使用逻辑表达式实现" class="header-anchor">#</a> <strong>4.1 方式一：使用逻辑表达式实现</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> decoder2to4_expr <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> A<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> E<span class="token punctuation">,</span>             <span class="token comment">// 有效低</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Y
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> Y<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token operator">~</span>E <span class="token operator">&amp;</span> <span class="token operator">~</span>A<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">~</span>A<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> Y<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token operator">~</span>E <span class="token operator">&amp;</span> <span class="token operator">~</span>A<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span>  A<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> Y<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token operator">~</span>E <span class="token operator">&amp;</span>  A<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">~</span>A<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> Y<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token operator">~</span>E <span class="token operator">&amp;</span>  A<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span>  A<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>

</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br></div></div><h3 id="说明"><a href="#说明" class="header-anchor">#</a> <strong>说明：</strong></h3> <ul><li>用的是 <strong>组合逻辑“显式写法”</strong>，所有逻辑条件完全展开。</li> <li>输出高电平默认，只有选中那一路输出为低电平（有效）。</li></ul> <hr> <h3 id="_4-2-方式二-使用case语句抽象描述"><a href="#_4-2-方式二-使用case语句抽象描述" class="header-anchor">#</a> <strong>4.2 方式二：使用case语句抽象描述</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> decoder2to4_case <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> A<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> E<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Y
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>E <span class="token operator">==</span> <span class="token number">1'b1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            Y <span class="token operator">=</span> <span class="token number">4'b1111</span><span class="token punctuation">;</span>  <span class="token comment">// 禁止译码，全1表示全无效</span>
        <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
            <span class="token keyword">case</span> <span class="token punctuation">(</span>A<span class="token punctuation">)</span>
                <span class="token number">2'b00</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">4'b1110</span><span class="token punctuation">;</span>
                <span class="token number">2'b01</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">4'b1101</span><span class="token punctuation">;</span>
                <span class="token number">2'b10</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">4'b1011</span><span class="token punctuation">;</span>
                <span class="token number">2'b11</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">4'b0111</span><span class="token punctuation">;</span>
                <span class="token keyword">default</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">4'b1111</span><span class="token punctuation">;</span>
            <span class="token keyword">endcase</span>
        <span class="token keyword">end</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br></div></div><h3 id="说明-2"><a href="#说明-2" class="header-anchor">#</a> <strong>说明：</strong></h3> <ul><li>结构更清晰，适合综合时易读易维护。</li> <li>默认 <code>Y=4'b1111</code> 是个好习惯，避免 latch。</li></ul></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/09/02, 15:30:57</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_11/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">11.verilog HDL组合电路之数字编码器</div></a> <a href="/pages/Verilog_13/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">13.verilog HDL组合电路之奇偶校验器</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_11/" class="prev">11.verilog HDL组合电路之数字编码器</a></span> <span class="next"><a href="/pages/Verilog_13/">13.verilog HDL组合电路之奇偶校验器</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.2c367690.js" defer></script><script src="/assets/js/2.b05449e5.js" defer></script><script src="/assets/js/20.71a3ca98.js" defer></script>
  </body>
</html>
