{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:53:47 2018 " "Info: Processing started: Thu Dec 20 10:53:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c MIPS_CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c MIPS_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_4k " "Info: Found entity 1: dm_4k" {  } { { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 im_4K " "Info: Found entity 1: im_4K" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/学习文档/电路/机组/P31/IR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_encode_def.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ctrl_encode_def.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NPC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 NPC " "Info: Found entity 1: NPC" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/学习文档/电路/机组/P31/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXT.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file EXT.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Info: Found entity 1: EXT" {  } { { "EXT.v" "" { Text "E:/学习文档/电路/机组/P31/EXT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 EXTPC " "Info: Found entity 2: EXTPC" {  } { { "EXT.v" "" { Text "E:/学习文档/电路/机组/P31/EXT.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Info: Found entity 2: mux4" {  } { { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Info: Found entity 3: mux8" {  } { { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 mux16 " "Info: Found entity 4: mux16" {  } { { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info: Found entity 1: RF" {  } { { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT_8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_CPU.BDF 1 1 " "Info: Found 1 design units, including 1 entities, in source file MIPS_CPU.BDF" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU " "Info: Found entity 1: MIPS_CPU" {  } { { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_CPU " "Info: Elaborating entity \"MIPS_CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst " "Info: Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst\"" {  } { { "MIPS_CPU.BDF" "inst" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -544 -368 16 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ctrl.v(53) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(53): truncated value with size 4 to match size of target (3)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ctrl.v(55) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(55): truncated value with size 4 to match size of target (3)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate ctrl.v(58) " "Warning (10240): Verilog HDL Always Construct warning at ctrl.v(58): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[0\]\" at ctrl.v(62)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[1\]\" at ctrl.v(62)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[2\]\" at ctrl.v(62)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Info: Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "MIPS_CPU.BDF" "ALU" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 72 304 456 168 "ALU" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(20) " "Warning (10230): Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:REG_FILE " "Info: Elaborating entity \"RF\" for hierarchy \"RF:REG_FILE\"" {  } { { "MIPS_CPU.BDF" "REG_FILE" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 64 72 232 224 "REG_FILE" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst1 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst1\"" {  } { { "MIPS_CPU.BDF" "inst1" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 48 -544 -352 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im_4K im_4K:CODE_MEM " "Info: Elaborating entity \"im_4K\" for hierarchy \"im_4K:CODE_MEM\"" {  } { { "MIPS_CPU.BDF" "CODE_MEM" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 96 -736 -576 192 "CODE_MEM" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[31\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[31\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[30\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[30\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[29\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[29\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[28\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[28\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[27\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[27\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[26\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[26\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[25\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[25\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[24\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[24\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[23\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[23\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[22\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[22\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[21\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[21\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[20\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[20\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[19\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[19\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[18\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[18\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[17\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[17\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[16\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[16\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[15\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[15\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[14\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[14\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[13\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[13\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[12\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[12\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[11\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[11\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[10\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[10\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[9\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[9\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[8\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[8\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[7\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[7\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[6\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[6\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[5\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[5\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[4\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[4\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[3\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[3\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[2\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[2\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[1\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[1\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[0\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[0\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[6\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[6\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[5\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[5\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[4\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[4\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[3\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[3\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[2\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[2\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[1\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[1\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[0\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[0\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 im.v(5) " "Warning (10030): Net \"imem.we_a\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Info: Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "MIPS_CPU.BDF" "PC" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 96 -920 -760 224 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp PC.v(10) " "Warning (10036): Verilog HDL or VHDL warning at PC.v(10): object \"tmp\" assigned a value but never read" {  } { { "PC.v" "" { Text "E:/学习文档/电路/机组/P31/PC.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NPC NPC:PC_UPDATE " "Info: Elaborating entity \"NPC\" for hierarchy \"NPC:PC_UPDATE\"" {  } { { "MIPS_CPU.BDF" "PC_UPDATE" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -104 -928 -752 -8 "PC_UPDATE" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 NPC.v(13) " "Warning (10230): Verilog HDL assignment warning at NPC.v(13): truncated value with size 32 to match size of target (30)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPC NPC.v(18) " "Warning (10240): Verilog HDL Always Construct warning at NPC.v(18): inferring latch(es) for variable \"NPC\", which holds its previous value in one or more paths through the always construct" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[2\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[2\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[3\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[3\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[4\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[4\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[5\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[5\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[6\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[6\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[7\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[7\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[8\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[8\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[9\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[9\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[10\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[10\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[11\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[11\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[12\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[12\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[13\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[13\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[14\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[14\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[15\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[15\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[16\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[16\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[17\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[17\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[18\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[18\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[19\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[19\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[20\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[20\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[21\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[21\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[22\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[22\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[23\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[23\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[24\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[24\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[25\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[25\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[26\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[26\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[27\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[27\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[28\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[28\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[29\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[29\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[30\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[30\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[31\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[31\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:RF_A3SEL " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:RF_A3SEL\"" {  } { { "MIPS_CPU.BDF" "RF_A3SEL" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -48 -232 -24 80 "RF_A3SEL" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:MUX_RFWD " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:MUX_RFWD\"" {  } { { "MIPS_CPU.BDF" "MUX_RFWD" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 328 24 232 456 "MUX_RFWD" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_4k dm_4k:MEM_DATA " "Info: Elaborating entity \"dm_4k\" for hierarchy \"dm_4k:MEM_DATA\"" {  } { { "MIPS_CPU.BDF" "MEM_DATA" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 56 544 704 184 "MEM_DATA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTPC EXTPC:U_EXPPC " "Info: Elaborating entity \"EXTPC\" for hierarchy \"EXTPC:U_EXPPC\"" {  } { { "MIPS_CPU.BDF" "U_EXPPC" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 328 -680 -504 424 "U_EXPPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:ALU_B " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:ALU_B\"" {  } { { "MIPS_CPU.BDF" "ALU_B" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 240 272 480 336 "ALU_B" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT EXT:U_EXT " "Info: Elaborating entity \"EXT\" for hierarchy \"EXT:U_EXT\"" {  } { { "MIPS_CPU.BDF" "U_EXT" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 256 -208 -24 352 "U_EXT" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:DECODE_SEG7 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:DECODE_SEG7\"" {  } { { "MIPS_CPU.BDF" "DECODE_SEG7" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -656 328 512 -464 "DECODE_SEG7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT_8.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:MUX_DISPDATA " "Info: Elaborating entity \"mux8\" for hierarchy \"mux8:MUX_DISPDATA\"" {  } { { "MIPS_CPU.BDF" "MUX_DISPDATA" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -656 32 240 -464 "MUX_DISPDATA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RF:REG_FILE\|rf~0 " "Warning: Inferred RAM node \"RF:REG_FILE\|rf~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RF.v" "rf~0" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RF:REG_FILE\|rf__dual~0 " "Warning: Inferred RAM node \"RF:REG_FILE\|rf__dual~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RF.v" "rf__dual~0" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "dm_4k:MEM_DATA\|dmem " "Info: RAM logic \"dm_4k:MEM_DATA\|dmem\" is uninferred due to asynchronous read logic" {  } { { "dm.v" "dmem" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 0}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "ram0_im_4K_7312287.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"ram0_im_4K_7312287.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RF:REG_FILE\|rf~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RF:REG_FILE\|rf~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RF.v" "rf~0" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RF:REG_FILE\|rf__dual~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RF:REG_FILE\|rf__dual~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RF.v" "rf__dual~0" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:REG_FILE\|altsyncram:rf_rtl_0 " "Info: Elaborated megafunction instantiation \"RF:REG_FILE\|altsyncram:rf_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:REG_FILE\|altsyncram:rf_rtl_0 " "Info: Instantiated megafunction \"RF:REG_FILE\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gof1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gof1 " "Info: Found entity 1: altsyncram_gof1" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:REG_FILE\|altsyncram:rf__dual_rtl_1 " "Info: Elaborated megafunction instantiation \"RF:REG_FILE\|altsyncram:rf__dual_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:REG_FILE\|altsyncram:rf__dual_rtl_1 " "Info: Instantiated megafunction \"RF:REG_FILE\|altsyncram:rf__dual_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[2\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[3\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[4\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[5\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[6\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[7\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[8\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[9\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[10\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[11\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[12\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[13\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[14\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[15\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[16\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[17\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[18\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[19\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[20\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[21\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[22\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[23\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[24\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[25\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[26\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[27\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[28\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[29\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[30\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[31\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[2\] " "Warning: Latch ctrl:inst\|nextstate\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[0\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[1\] " "Warning: Latch ctrl:inst\|nextstate\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[2\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[0\] " "Warning: Latch ctrl:inst\|nextstate\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pEXTSigned GND " "Warning (13410): Pin \"pEXTSigned\" is stuck at GND" {  } { { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -496 -1024 -848 -480 "pEXTSigned" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7982 " "Info: Implemented 7982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "7839 " "Info: Implemented 7839 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:54:14 2018 " "Info: Processing ended: Thu Dec 20 10:54:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
