
Sec_car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf10  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  0800d0e0  0800d0e0  0001d0e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d5fc  0800d5fc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800d5fc  0800d5fc  0001d5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d604  0800d604  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d604  0800d604  0001d604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d608  0800d608  0001d608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800d60c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014ac4  200001dc  0800d7e8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20014ca0  0800d7e8  00024ca0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f8c8  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ad4  00000000  00000000  0003fb17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c98  00000000  00000000  000445f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001635  00000000  00000000  00046288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006a6e  00000000  00000000  000478bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000247a4  00000000  00000000  0004e32b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5947  00000000  00000000  00072acf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000871c  00000000  00000000  00158418  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00160b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d0c8 	.word	0x0800d0c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800d0c8 	.word	0x0800d0c8

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	2001357c 	.word	0x2001357c
	...

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <strlen>:
 8000350:	4603      	mov	r3, r0
 8000352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000356:	2a00      	cmp	r2, #0
 8000358:	d1fb      	bne.n	8000352 <strlen+0x2>
 800035a:	1a18      	subs	r0, r3, r0
 800035c:	3801      	subs	r0, #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	; 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2uiz>:
 8000c88:	004a      	lsls	r2, r1, #1
 8000c8a:	d211      	bcs.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c90:	d211      	bcs.n	8000cb6 <__aeabi_d2uiz+0x2e>
 8000c92:	d50d      	bpl.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c9c:	d40e      	bmi.n	8000cbc <__aeabi_d2uiz+0x34>
 8000c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ca2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000caa:	fa23 f002 	lsr.w	r0, r3, r2
 8000cae:	4770      	bx	lr
 8000cb0:	f04f 0000 	mov.w	r0, #0
 8000cb4:	4770      	bx	lr
 8000cb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cba:	d102      	bne.n	8000cc2 <__aeabi_d2uiz+0x3a>
 8000cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc0:	4770      	bx	lr
 8000cc2:	f04f 0000 	mov.w	r0, #0
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2f>:
 8000cc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ccc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000cd0:	bf24      	itt	cs
 8000cd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000cd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000cda:	d90d      	bls.n	8000cf8 <__aeabi_d2f+0x30>
 8000cdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ce0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ce4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ce8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cf0:	bf08      	it	eq
 8000cf2:	f020 0001 	biceq.w	r0, r0, #1
 8000cf6:	4770      	bx	lr
 8000cf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cfc:	d121      	bne.n	8000d42 <__aeabi_d2f+0x7a>
 8000cfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d02:	bfbc      	itt	lt
 8000d04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d08:	4770      	bxlt	lr
 8000d0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d12:	f1c2 0218 	rsb	r2, r2, #24
 8000d16:	f1c2 0c20 	rsb	ip, r2, #32
 8000d1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d22:	bf18      	it	ne
 8000d24:	f040 0001 	orrne.w	r0, r0, #1
 8000d28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d34:	ea40 000c 	orr.w	r0, r0, ip
 8000d38:	fa23 f302 	lsr.w	r3, r3, r2
 8000d3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d40:	e7cc      	b.n	8000cdc <__aeabi_d2f+0x14>
 8000d42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d46:	d107      	bne.n	8000d58 <__aeabi_d2f+0x90>
 8000d48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d56:	4770      	bxne	lr
 8000d58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b970 	b.w	8001060 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f806 	bl	8000d98 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__udivmoddi4>:
 8000d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d9c:	9e08      	ldr	r6, [sp, #32]
 8000d9e:	460d      	mov	r5, r1
 8000da0:	4604      	mov	r4, r0
 8000da2:	460f      	mov	r7, r1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d14a      	bne.n	8000e3e <__udivmoddi4+0xa6>
 8000da8:	428a      	cmp	r2, r1
 8000daa:	4694      	mov	ip, r2
 8000dac:	d965      	bls.n	8000e7a <__udivmoddi4+0xe2>
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	b143      	cbz	r3, 8000dc6 <__udivmoddi4+0x2e>
 8000db4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000db8:	f1c3 0220 	rsb	r2, r3, #32
 8000dbc:	409f      	lsls	r7, r3
 8000dbe:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc2:	4317      	orrs	r7, r2
 8000dc4:	409c      	lsls	r4, r3
 8000dc6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000dca:	fa1f f58c 	uxth.w	r5, ip
 8000dce:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dd2:	0c22      	lsrs	r2, r4, #16
 8000dd4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000dd8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ddc:	fb01 f005 	mul.w	r0, r1, r5
 8000de0:	4290      	cmp	r0, r2
 8000de2:	d90a      	bls.n	8000dfa <__udivmoddi4+0x62>
 8000de4:	eb1c 0202 	adds.w	r2, ip, r2
 8000de8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dec:	f080 811c 	bcs.w	8001028 <__udivmoddi4+0x290>
 8000df0:	4290      	cmp	r0, r2
 8000df2:	f240 8119 	bls.w	8001028 <__udivmoddi4+0x290>
 8000df6:	3902      	subs	r1, #2
 8000df8:	4462      	add	r2, ip
 8000dfa:	1a12      	subs	r2, r2, r0
 8000dfc:	b2a4      	uxth	r4, r4
 8000dfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0a:	fb00 f505 	mul.w	r5, r0, r5
 8000e0e:	42a5      	cmp	r5, r4
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x90>
 8000e12:	eb1c 0404 	adds.w	r4, ip, r4
 8000e16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1a:	f080 8107 	bcs.w	800102c <__udivmoddi4+0x294>
 8000e1e:	42a5      	cmp	r5, r4
 8000e20:	f240 8104 	bls.w	800102c <__udivmoddi4+0x294>
 8000e24:	4464      	add	r4, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e2c:	1b64      	subs	r4, r4, r5
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11e      	cbz	r6, 8000e3a <__udivmoddi4+0xa2>
 8000e32:	40dc      	lsrs	r4, r3
 8000e34:	2300      	movs	r3, #0
 8000e36:	e9c6 4300 	strd	r4, r3, [r6]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0xbc>
 8000e42:	2e00      	cmp	r6, #0
 8000e44:	f000 80ed 	beq.w	8001022 <__udivmoddi4+0x28a>
 8000e48:	2100      	movs	r1, #0
 8000e4a:	e9c6 0500 	strd	r0, r5, [r6]
 8000e4e:	4608      	mov	r0, r1
 8000e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e54:	fab3 f183 	clz	r1, r3
 8000e58:	2900      	cmp	r1, #0
 8000e5a:	d149      	bne.n	8000ef0 <__udivmoddi4+0x158>
 8000e5c:	42ab      	cmp	r3, r5
 8000e5e:	d302      	bcc.n	8000e66 <__udivmoddi4+0xce>
 8000e60:	4282      	cmp	r2, r0
 8000e62:	f200 80f8 	bhi.w	8001056 <__udivmoddi4+0x2be>
 8000e66:	1a84      	subs	r4, r0, r2
 8000e68:	eb65 0203 	sbc.w	r2, r5, r3
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	4617      	mov	r7, r2
 8000e70:	2e00      	cmp	r6, #0
 8000e72:	d0e2      	beq.n	8000e3a <__udivmoddi4+0xa2>
 8000e74:	e9c6 4700 	strd	r4, r7, [r6]
 8000e78:	e7df      	b.n	8000e3a <__udivmoddi4+0xa2>
 8000e7a:	b902      	cbnz	r2, 8000e7e <__udivmoddi4+0xe6>
 8000e7c:	deff      	udf	#255	; 0xff
 8000e7e:	fab2 f382 	clz	r3, r2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f040 8090 	bne.w	8000fa8 <__udivmoddi4+0x210>
 8000e88:	1a8a      	subs	r2, r1, r2
 8000e8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e8e:	fa1f fe8c 	uxth.w	lr, ip
 8000e92:	2101      	movs	r1, #1
 8000e94:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e98:	fb07 2015 	mls	r0, r7, r5, r2
 8000e9c:	0c22      	lsrs	r2, r4, #16
 8000e9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ea2:	fb0e f005 	mul.w	r0, lr, r5
 8000ea6:	4290      	cmp	r0, r2
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x124>
 8000eaa:	eb1c 0202 	adds.w	r2, ip, r2
 8000eae:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x122>
 8000eb4:	4290      	cmp	r0, r2
 8000eb6:	f200 80cb 	bhi.w	8001050 <__udivmoddi4+0x2b8>
 8000eba:	4645      	mov	r5, r8
 8000ebc:	1a12      	subs	r2, r2, r0
 8000ebe:	b2a4      	uxth	r4, r4
 8000ec0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ec4:	fb07 2210 	mls	r2, r7, r0, r2
 8000ec8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ecc:	fb0e fe00 	mul.w	lr, lr, r0
 8000ed0:	45a6      	cmp	lr, r4
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x14e>
 8000ed4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000edc:	d202      	bcs.n	8000ee4 <__udivmoddi4+0x14c>
 8000ede:	45a6      	cmp	lr, r4
 8000ee0:	f200 80bb 	bhi.w	800105a <__udivmoddi4+0x2c2>
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	eba4 040e 	sub.w	r4, r4, lr
 8000eea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eee:	e79f      	b.n	8000e30 <__udivmoddi4+0x98>
 8000ef0:	f1c1 0720 	rsb	r7, r1, #32
 8000ef4:	408b      	lsls	r3, r1
 8000ef6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000efa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000efe:	fa05 f401 	lsl.w	r4, r5, r1
 8000f02:	fa20 f307 	lsr.w	r3, r0, r7
 8000f06:	40fd      	lsrs	r5, r7
 8000f08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f0c:	4323      	orrs	r3, r4
 8000f0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f12:	fa1f fe8c 	uxth.w	lr, ip
 8000f16:	fb09 5518 	mls	r5, r9, r8, r5
 8000f1a:	0c1c      	lsrs	r4, r3, #16
 8000f1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f20:	fb08 f50e 	mul.w	r5, r8, lr
 8000f24:	42a5      	cmp	r5, r4
 8000f26:	fa02 f201 	lsl.w	r2, r2, r1
 8000f2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000f2e:	d90b      	bls.n	8000f48 <__udivmoddi4+0x1b0>
 8000f30:	eb1c 0404 	adds.w	r4, ip, r4
 8000f34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f38:	f080 8088 	bcs.w	800104c <__udivmoddi4+0x2b4>
 8000f3c:	42a5      	cmp	r5, r4
 8000f3e:	f240 8085 	bls.w	800104c <__udivmoddi4+0x2b4>
 8000f42:	f1a8 0802 	sub.w	r8, r8, #2
 8000f46:	4464      	add	r4, ip
 8000f48:	1b64      	subs	r4, r4, r5
 8000f4a:	b29d      	uxth	r5, r3
 8000f4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f50:	fb09 4413 	mls	r4, r9, r3, r4
 8000f54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f5c:	45a6      	cmp	lr, r4
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x1da>
 8000f60:	eb1c 0404 	adds.w	r4, ip, r4
 8000f64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f68:	d26c      	bcs.n	8001044 <__udivmoddi4+0x2ac>
 8000f6a:	45a6      	cmp	lr, r4
 8000f6c:	d96a      	bls.n	8001044 <__udivmoddi4+0x2ac>
 8000f6e:	3b02      	subs	r3, #2
 8000f70:	4464      	add	r4, ip
 8000f72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f76:	fba3 9502 	umull	r9, r5, r3, r2
 8000f7a:	eba4 040e 	sub.w	r4, r4, lr
 8000f7e:	42ac      	cmp	r4, r5
 8000f80:	46c8      	mov	r8, r9
 8000f82:	46ae      	mov	lr, r5
 8000f84:	d356      	bcc.n	8001034 <__udivmoddi4+0x29c>
 8000f86:	d053      	beq.n	8001030 <__udivmoddi4+0x298>
 8000f88:	b156      	cbz	r6, 8000fa0 <__udivmoddi4+0x208>
 8000f8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f92:	fa04 f707 	lsl.w	r7, r4, r7
 8000f96:	40ca      	lsrs	r2, r1
 8000f98:	40cc      	lsrs	r4, r1
 8000f9a:	4317      	orrs	r7, r2
 8000f9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa8:	f1c3 0120 	rsb	r1, r3, #32
 8000fac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000fb0:	fa20 f201 	lsr.w	r2, r0, r1
 8000fb4:	fa25 f101 	lsr.w	r1, r5, r1
 8000fb8:	409d      	lsls	r5, r3
 8000fba:	432a      	orrs	r2, r5
 8000fbc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fc0:	fa1f fe8c 	uxth.w	lr, ip
 8000fc4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fc8:	fb07 1510 	mls	r5, r7, r0, r1
 8000fcc:	0c11      	lsrs	r1, r2, #16
 8000fce:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fd2:	fb00 f50e 	mul.w	r5, r0, lr
 8000fd6:	428d      	cmp	r5, r1
 8000fd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000fdc:	d908      	bls.n	8000ff0 <__udivmoddi4+0x258>
 8000fde:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fe6:	d22f      	bcs.n	8001048 <__udivmoddi4+0x2b0>
 8000fe8:	428d      	cmp	r5, r1
 8000fea:	d92d      	bls.n	8001048 <__udivmoddi4+0x2b0>
 8000fec:	3802      	subs	r0, #2
 8000fee:	4461      	add	r1, ip
 8000ff0:	1b49      	subs	r1, r1, r5
 8000ff2:	b292      	uxth	r2, r2
 8000ff4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ff8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	fb05 f10e 	mul.w	r1, r5, lr
 8001004:	4291      	cmp	r1, r2
 8001006:	d908      	bls.n	800101a <__udivmoddi4+0x282>
 8001008:	eb1c 0202 	adds.w	r2, ip, r2
 800100c:	f105 38ff 	add.w	r8, r5, #4294967295
 8001010:	d216      	bcs.n	8001040 <__udivmoddi4+0x2a8>
 8001012:	4291      	cmp	r1, r2
 8001014:	d914      	bls.n	8001040 <__udivmoddi4+0x2a8>
 8001016:	3d02      	subs	r5, #2
 8001018:	4462      	add	r2, ip
 800101a:	1a52      	subs	r2, r2, r1
 800101c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8001020:	e738      	b.n	8000e94 <__udivmoddi4+0xfc>
 8001022:	4631      	mov	r1, r6
 8001024:	4630      	mov	r0, r6
 8001026:	e708      	b.n	8000e3a <__udivmoddi4+0xa2>
 8001028:	4639      	mov	r1, r7
 800102a:	e6e6      	b.n	8000dfa <__udivmoddi4+0x62>
 800102c:	4610      	mov	r0, r2
 800102e:	e6fb      	b.n	8000e28 <__udivmoddi4+0x90>
 8001030:	4548      	cmp	r0, r9
 8001032:	d2a9      	bcs.n	8000f88 <__udivmoddi4+0x1f0>
 8001034:	ebb9 0802 	subs.w	r8, r9, r2
 8001038:	eb65 0e0c 	sbc.w	lr, r5, ip
 800103c:	3b01      	subs	r3, #1
 800103e:	e7a3      	b.n	8000f88 <__udivmoddi4+0x1f0>
 8001040:	4645      	mov	r5, r8
 8001042:	e7ea      	b.n	800101a <__udivmoddi4+0x282>
 8001044:	462b      	mov	r3, r5
 8001046:	e794      	b.n	8000f72 <__udivmoddi4+0x1da>
 8001048:	4640      	mov	r0, r8
 800104a:	e7d1      	b.n	8000ff0 <__udivmoddi4+0x258>
 800104c:	46d0      	mov	r8, sl
 800104e:	e77b      	b.n	8000f48 <__udivmoddi4+0x1b0>
 8001050:	3d02      	subs	r5, #2
 8001052:	4462      	add	r2, ip
 8001054:	e732      	b.n	8000ebc <__udivmoddi4+0x124>
 8001056:	4608      	mov	r0, r1
 8001058:	e70a      	b.n	8000e70 <__udivmoddi4+0xd8>
 800105a:	4464      	add	r4, ip
 800105c:	3802      	subs	r0, #2
 800105e:	e742      	b.n	8000ee6 <__udivmoddi4+0x14e>

08001060 <__aeabi_idiv0>:
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <Buzzer_voidMidSound>:


#endif
}
void Buzzer_voidMidSound(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0

#endif

#elif Buzzer_Timer_Connected == TIMER12
#if Buzzer_TimerChannel_Connected == TIMER_CHANNEL_1
	TIM12->CCR1=50;
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <Buzzer_voidMidSound+0x18>)
 800106a:	2232      	movs	r2, #50	; 0x32
 800106c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
 800106e:	2100      	movs	r1, #0
 8001070:	4803      	ldr	r0, [pc, #12]	; (8001080 <Buzzer_voidMidSound+0x1c>)
 8001072:	f003 fa05 	bl	8004480 <HAL_TIM_PWM_Start>


#endif


}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40001800 	.word	0x40001800
 8001080:	2000058c 	.word	0x2000058c

08001084 <HAL_TIM_IC_CaptureCallback>:
extern uint8_t received_char;
uint32_t edges_counter = 0;

     /***************************************Interrupts_Call_Backs********************************************************/
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 || htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2))
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001094:	d10c      	bne.n	80010b0 <HAL_TIM_IC_CaptureCallback+0x2c>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	7f1b      	ldrb	r3, [r3, #28]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d003      	beq.n	80010a6 <HAL_TIM_IC_CaptureCallback+0x22>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	7f1b      	ldrb	r3, [r3, #28]
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d104      	bne.n	80010b0 <HAL_TIM_IC_CaptureCallback+0x2c>
	{
		edges_counter++;
 80010a6:	4b05      	ldr	r3, [pc, #20]	; (80010bc <HAL_TIM_IC_CaptureCallback+0x38>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	3301      	adds	r3, #1
 80010ac:	4a03      	ldr	r2, [pc, #12]	; (80010bc <HAL_TIM_IC_CaptureCallback+0x38>)
 80010ae:	6013      	str	r3, [r2, #0]
	}
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	200001f8 	.word	0x200001f8

080010c0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	/*BT interrupt*/
	if(huart->Instance==USART3)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a05      	ldr	r2, [pc, #20]	; (80010e4 <HAL_UART_RxCpltCallback+0x24>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d104      	bne.n	80010dc <HAL_UART_RxCpltCallback+0x1c>
	{
		/*Reactivating the interrupt*/
		HAL_UART_Receive_IT(&huart3, &received_char, 1);
 80010d2:	2201      	movs	r2, #1
 80010d4:	4904      	ldr	r1, [pc, #16]	; (80010e8 <HAL_UART_RxCpltCallback+0x28>)
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <HAL_UART_RxCpltCallback+0x2c>)
 80010d8:	f004 fb13 	bl	8005702 <HAL_UART_Receive_IT>

		/*Give the semaphore*/

	}

}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40004800 	.word	0x40004800
 80010e8:	200006e4 	.word	0x200006e4
 80010ec:	2000065c 	.word	0x2000065c

080010f0 <vApplicationIdleHook>:

/*********************************************Application_Hook*************************************************************/
void vApplicationIdleHook(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	/*The processer will go to sleep in the IDLE Task*/
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80010f4:	2101      	movs	r1, #1
 80010f6:	2000      	movs	r0, #0
 80010f8:	f002 fb02 	bl	8003700 <HAL_PWR_EnterSLEEPMode>

}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}

08001100 <LCD_HighLightIntensity_Warning>:
/***************************************Static Functions Definition***********************************************/
static void LCD_Print_WarningSign(void);


void LCD_HighLightIntensity_Warning()
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0

	/*Printing the warning sign*/
	LCD_Print_WarningSign();
 8001104:	f000 f814 	bl	8001130 <LCD_Print_WarningSign>

	/*Printing the warning message to the driver*/
	LCD_voidSetPositionXY(1,0);
 8001108:	2100      	movs	r1, #0
 800110a:	2001      	movs	r0, #1
 800110c:	f000 f96e 	bl	80013ec <LCD_voidSetPositionXY>
	LCD_voidSendString("Dim your");
 8001110:	4805      	ldr	r0, [pc, #20]	; (8001128 <LCD_HighLightIntensity_Warning+0x28>)
 8001112:	f000 f94f 	bl	80013b4 <LCD_voidSendString>

	LCD_voidSetPositionXY(2,0);
 8001116:	2100      	movs	r1, #0
 8001118:	2002      	movs	r0, #2
 800111a:	f000 f967 	bl	80013ec <LCD_voidSetPositionXY>
	LCD_voidSendString("Light ASAP!");
 800111e:	4803      	ldr	r0, [pc, #12]	; (800112c <LCD_HighLightIntensity_Warning+0x2c>)
 8001120:	f000 f948 	bl	80013b4 <LCD_voidSendString>

}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	0800d0e0 	.word	0x0800d0e0
 800112c:	0800d0ec 	.word	0x0800d0ec

08001130 <LCD_Print_WarningSign>:
	LCD_voidSendString("Slow Down");


}
static void LCD_Print_WarningSign(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b096      	sub	sp, #88	; 0x58
 8001134:	af00      	add	r7, sp, #0
	/*Saving the elemetents of each block of the LCD in multiple arrays to be sent to the special charachter function*/

	uint8_t LCD_R1_C16_Array[8] =
 8001136:	4a4e      	ldr	r2, [pc, #312]	; (8001270 <LCD_Print_WarningSign+0x140>)
 8001138:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800113c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001140:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00001110,
			0b00001110,
			0b00001110
	};
	uint8_t LCD_R1_C15_Array[8] =
 8001144:	4a4b      	ldr	r2, [pc, #300]	; (8001274 <LCD_Print_WarningSign+0x144>)
 8001146:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800114a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800114e:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001000,
			0b00010000,
			0b00000000
	};

	uint8_t LCD_R1_C14_Array[8] =
 8001152:	4a49      	ldr	r2, [pc, #292]	; (8001278 <LCD_Print_WarningSign+0x148>)
 8001154:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001158:	e892 0003 	ldmia.w	r2, {r0, r1}
 800115c:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00000001
	};
	uint8_t LCD_R1_C18_Array[8] =
 8001160:	4a46      	ldr	r2, [pc, #280]	; (800127c <LCD_Print_WarningSign+0x14c>)
 8001162:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001166:	e892 0003 	ldmia.w	r2, {r0, r1}
 800116a:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00010000
	};
	uint8_t LCD_R2_C14_Array[8] =
 800116e:	4a44      	ldr	r2, [pc, #272]	; (8001280 <LCD_Print_WarningSign+0x150>)
 8001170:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001174:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001178:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00011111
	};

	uint8_t LCD_R2_C18_Array[8] =
 800117c:	4a41      	ldr	r2, [pc, #260]	; (8001284 <LCD_Print_WarningSign+0x154>)
 800117e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001182:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001186:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C13_Array[8] =
 800118a:	4a3f      	ldr	r2, [pc, #252]	; (8001288 <LCD_Print_WarningSign+0x158>)
 800118c:	f107 0320 	add.w	r3, r7, #32
 8001190:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001194:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000010,
			0b00000100,
			0b00001000,
			0b00011111
	};
	uint8_t LCD_R2_C19_Array[8] =
 8001198:	4a3c      	ldr	r2, [pc, #240]	; (800128c <LCD_Print_WarningSign+0x15c>)
 800119a:	f107 0318 	add.w	r3, r7, #24
 800119e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011a2:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001000,
			0b00000100,
			0b00000010,
			0b00011111
	};
	uint8_t LCD_R2_C15_Array[8] =
 80011a6:	4a3a      	ldr	r2, [pc, #232]	; (8001290 <LCD_Print_WarningSign+0x160>)
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011b0:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C17_Array[8] =
 80011b4:	4a36      	ldr	r2, [pc, #216]	; (8001290 <LCD_Print_WarningSign+0x160>)
 80011b6:	f107 0308 	add.w	r3, r7, #8
 80011ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011be:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C16_Array[8] =
 80011c2:	4a34      	ldr	r2, [pc, #208]	; (8001294 <LCD_Print_WarningSign+0x164>)
 80011c4:	463b      	mov	r3, r7
 80011c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011ca:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00011111
	};

	LCD_voidDrawSpecialCharachter(&LCD_R1_C14_Array, 0, 1, 14);
 80011ce:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80011d2:	230e      	movs	r3, #14
 80011d4:	2201      	movs	r2, #1
 80011d6:	2100      	movs	r1, #0
 80011d8:	f000 f94e 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C15_Array, 0, 1, 15);
 80011dc:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80011e0:	230f      	movs	r3, #15
 80011e2:	2201      	movs	r2, #1
 80011e4:	2100      	movs	r1, #0
 80011e6:	f000 f947 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C16_Array, 0, 1, 16);
 80011ea:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80011ee:	2310      	movs	r3, #16
 80011f0:	2201      	movs	r2, #1
 80011f2:	2100      	movs	r1, #0
 80011f4:	f000 f940 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C18_Array, 0, 1, 18);
 80011f8:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80011fc:	2312      	movs	r3, #18
 80011fe:	2201      	movs	r2, #1
 8001200:	2100      	movs	r1, #0
 8001202:	f000 f939 	bl	8001478 <LCD_voidDrawSpecialCharachter>

	LCD_voidDrawSpecialCharachter(&LCD_R2_C13_Array, 0, 2, 13);
 8001206:	f107 0020 	add.w	r0, r7, #32
 800120a:	230d      	movs	r3, #13
 800120c:	2202      	movs	r2, #2
 800120e:	2100      	movs	r1, #0
 8001210:	f000 f932 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C14_Array, 0, 2, 14);
 8001214:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001218:	230e      	movs	r3, #14
 800121a:	2202      	movs	r2, #2
 800121c:	2100      	movs	r1, #0
 800121e:	f000 f92b 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C15_Array, 0, 2, 15);
 8001222:	f107 0010 	add.w	r0, r7, #16
 8001226:	230f      	movs	r3, #15
 8001228:	2202      	movs	r2, #2
 800122a:	2100      	movs	r1, #0
 800122c:	f000 f924 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C16_Array, 0, 2, 16);
 8001230:	4638      	mov	r0, r7
 8001232:	2310      	movs	r3, #16
 8001234:	2202      	movs	r2, #2
 8001236:	2100      	movs	r1, #0
 8001238:	f000 f91e 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C17_Array, 0, 2, 17);
 800123c:	f107 0008 	add.w	r0, r7, #8
 8001240:	2311      	movs	r3, #17
 8001242:	2202      	movs	r2, #2
 8001244:	2100      	movs	r1, #0
 8001246:	f000 f917 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C18_Array, 0, 2, 18);
 800124a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800124e:	2312      	movs	r3, #18
 8001250:	2202      	movs	r2, #2
 8001252:	2100      	movs	r1, #0
 8001254:	f000 f910 	bl	8001478 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C19_Array, 0, 2, 19);
 8001258:	f107 0018 	add.w	r0, r7, #24
 800125c:	2313      	movs	r3, #19
 800125e:	2202      	movs	r2, #2
 8001260:	2100      	movs	r1, #0
 8001262:	f000 f909 	bl	8001478 <LCD_voidDrawSpecialCharachter>



}
 8001266:	bf00      	nop
 8001268:	3758      	adds	r7, #88	; 0x58
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	0800d12c 	.word	0x0800d12c
 8001274:	0800d134 	.word	0x0800d134
 8001278:	0800d13c 	.word	0x0800d13c
 800127c:	0800d144 	.word	0x0800d144
 8001280:	0800d14c 	.word	0x0800d14c
 8001284:	0800d154 	.word	0x0800d154
 8001288:	0800d15c 	.word	0x0800d15c
 800128c:	0800d164 	.word	0x0800d164
 8001290:	0800d16c 	.word	0x0800d16c
 8001294:	0800d174 	.word	0x0800d174

08001298 <LCD_voidInit>:
#define LCD_SLAVE_ADDRESS 0b01001110

extern I2C_HandleTypeDef hi2c1;

void LCD_voidInit(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
	/*Setting 4 bits interface(Twice as the datasheet specefies)*/
	LCD_voidSendCommand(0b00110011);
 800129c:	2033      	movs	r0, #51	; 0x33
 800129e:	f000 f829 	bl	80012f4 <LCD_voidSendCommand>
	LCD_voidSendCommand(0b00110010);
 80012a2:	2032      	movs	r0, #50	; 0x32
 80012a4:	f000 f826 	bl	80012f4 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012a8:	2032      	movs	r0, #50	; 0x32
 80012aa:	f001 fa97 	bl	80027dc <HAL_Delay>
	/*Setting the LCD Function*/
	LCD_voidSendCommand(0b00101000);
 80012ae:	2028      	movs	r0, #40	; 0x28
 80012b0:	f000 f820 	bl	80012f4 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012b4:	2032      	movs	r0, #50	; 0x32
 80012b6:	f001 fa91 	bl	80027dc <HAL_Delay>
	/*Clearing the display*/
	LCD_voidSendCommand(0b00000001);
 80012ba:	2001      	movs	r0, #1
 80012bc:	f000 f81a 	bl	80012f4 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012c0:	2032      	movs	r0, #50	; 0x32
 80012c2:	f001 fa8b 	bl	80027dc <HAL_Delay>
	/*Set the entry mode*/
	LCD_voidSendCommand(0b00000110);
 80012c6:	2006      	movs	r0, #6
 80012c8:	f000 f814 	bl	80012f4 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012cc:	2032      	movs	r0, #50	; 0x32
 80012ce:	f001 fa85 	bl	80027dc <HAL_Delay>
	/*Set the display to on*/
	LCD_voidSendCommand(0b00001100);
 80012d2:	200c      	movs	r0, #12
 80012d4:	f000 f80e 	bl	80012f4 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012d8:	2032      	movs	r0, #50	; 0x32
 80012da:	f001 fa7f 	bl	80027dc <HAL_Delay>
	/*Set the cursor to home */
	LCD_voidSendCommand(0b00000010);
 80012de:	2002      	movs	r0, #2
 80012e0:	f000 f808 	bl	80012f4 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012e4:	2032      	movs	r0, #50	; 0x32
 80012e6:	f001 fa79 	bl	80027dc <HAL_Delay>
	/*and the Data address to 0*/
	LCD_voidSendCommand(0b10000000);
 80012ea:	2080      	movs	r0, #128	; 0x80
 80012ec:	f000 f802 	bl	80012f4 <LCD_voidSendCommand>

}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <LCD_voidSendCommand>:
void LCD_voidSendCommand(uint8_t Copy_uint8Command)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af02      	add	r7, sp, #8
 80012fa:	4603      	mov	r3, r0
 80012fc:	71fb      	strb	r3, [r7, #7]
 *
 *
 * 0b00000001 --> DataU --> 0b000000000-->0b00000001100
 *
 * */
	Local_uint8Local_uint8DataU=(Copy_uint8Command&0b11110000);
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	f023 030f 	bic.w	r3, r3, #15
 8001304:	73fb      	strb	r3, [r7, #15]
	Local_uint8Local_uint8DataL=((Copy_uint8Command<<4)&0b11110000);
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	011b      	lsls	r3, r3, #4
 800130a:	73bb      	strb	r3, [r7, #14]

	Local_uint8Local_uint8DataT[0]=Local_uint8Local_uint8DataU|0b00001100; //EN=1 RS=0
 800130c:	7bfb      	ldrb	r3, [r7, #15]
 800130e:	f043 030c 	orr.w	r3, r3, #12
 8001312:	b2db      	uxtb	r3, r3
 8001314:	723b      	strb	r3, [r7, #8]
	Local_uint8Local_uint8DataT[1]=Local_uint8Local_uint8DataU|0b00001000; //EN=0 RS=0
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	f043 0308 	orr.w	r3, r3, #8
 800131c:	b2db      	uxtb	r3, r3
 800131e:	727b      	strb	r3, [r7, #9]
	Local_uint8Local_uint8DataT[2]=Local_uint8Local_uint8DataL|0b00001100; //EN=1 RS=0
 8001320:	7bbb      	ldrb	r3, [r7, #14]
 8001322:	f043 030c 	orr.w	r3, r3, #12
 8001326:	b2db      	uxtb	r3, r3
 8001328:	72bb      	strb	r3, [r7, #10]
	Local_uint8Local_uint8DataT[3]=Local_uint8Local_uint8DataL|0b00001000; //EN=0 RS=0
 800132a:	7bbb      	ldrb	r3, [r7, #14]
 800132c:	f043 0308 	orr.w	r3, r3, #8
 8001330:	b2db      	uxtb	r3, r3
 8001332:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(&hi2c1, LCD_SLAVE_ADDRESS,(uint8_t*)Local_uint8Local_uint8DataT , 4, 100);
 8001334:	f107 0208 	add.w	r2, r7, #8
 8001338:	2364      	movs	r3, #100	; 0x64
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	2304      	movs	r3, #4
 800133e:	214e      	movs	r1, #78	; 0x4e
 8001340:	4803      	ldr	r0, [pc, #12]	; (8001350 <LCD_voidSendCommand+0x5c>)
 8001342:	f001 fed5 	bl	80030f0 <HAL_I2C_Master_Transmit>
}
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	2000040c 	.word	0x2000040c

08001354 <LCD_voidSendCharachter>:

void LCD_voidSendCharachter(uint8_t Copy_uint8Charachter)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af02      	add	r7, sp, #8
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
	uint8_t Local_uint8Local_uint8DataU,Local_uint8Local_uint8DataL;
	uint8_t Local_uint8Local_uint8DataT[4];
	Local_uint8Local_uint8DataU=(Copy_uint8Charachter&0b11110000);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	f023 030f 	bic.w	r3, r3, #15
 8001364:	73fb      	strb	r3, [r7, #15]
	Local_uint8Local_uint8DataL=((Copy_uint8Charachter<<4)&0b11110000);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	011b      	lsls	r3, r3, #4
 800136a:	73bb      	strb	r3, [r7, #14]

	Local_uint8Local_uint8DataT[0]=Local_uint8Local_uint8DataU|0b00001101; //EN=1 RS=0
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	f043 030d 	orr.w	r3, r3, #13
 8001372:	b2db      	uxtb	r3, r3
 8001374:	723b      	strb	r3, [r7, #8]
	Local_uint8Local_uint8DataT[1]=Local_uint8Local_uint8DataU|0b00001001; //EN=0 RS=0
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	f043 0309 	orr.w	r3, r3, #9
 800137c:	b2db      	uxtb	r3, r3
 800137e:	727b      	strb	r3, [r7, #9]
	Local_uint8Local_uint8DataT[2]=Local_uint8Local_uint8DataL|0b00001101; //EN=1 RS=0
 8001380:	7bbb      	ldrb	r3, [r7, #14]
 8001382:	f043 030d 	orr.w	r3, r3, #13
 8001386:	b2db      	uxtb	r3, r3
 8001388:	72bb      	strb	r3, [r7, #10]
	Local_uint8Local_uint8DataT[3]=Local_uint8Local_uint8DataL|0b00001001; //EN=0 RS=0
 800138a:	7bbb      	ldrb	r3, [r7, #14]
 800138c:	f043 0309 	orr.w	r3, r3, #9
 8001390:	b2db      	uxtb	r3, r3
 8001392:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_SLAVE_ADDRESS,(uint8_t*)Local_uint8Local_uint8DataT , 4, 100);
 8001394:	f107 0208 	add.w	r2, r7, #8
 8001398:	2364      	movs	r3, #100	; 0x64
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	2304      	movs	r3, #4
 800139e:	214e      	movs	r1, #78	; 0x4e
 80013a0:	4803      	ldr	r0, [pc, #12]	; (80013b0 <LCD_voidSendCharachter+0x5c>)
 80013a2:	f001 fea5 	bl	80030f0 <HAL_I2C_Master_Transmit>

}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000040c 	.word	0x2000040c

080013b4 <LCD_voidSendString>:

void LCD_voidSendString (uint8_t *Copy_pu8StringOfCharachters)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	uint8_t Local_uint8Counter=0;
 80013bc:	2300      	movs	r3, #0
 80013be:	73fb      	strb	r3, [r7, #15]
	while(Copy_pu8StringOfCharachters[Local_uint8Counter] !='\0')
 80013c0:	e009      	b.n	80013d6 <LCD_voidSendString+0x22>
	{
		LCD_voidSendCharachter(Copy_pu8StringOfCharachters[Local_uint8Counter]);
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	4413      	add	r3, r2
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff ffc2 	bl	8001354 <LCD_voidSendCharachter>
		Local_uint8Counter++;
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	3301      	adds	r3, #1
 80013d4:	73fb      	strb	r3, [r7, #15]
	while(Copy_pu8StringOfCharachters[Local_uint8Counter] !='\0')
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	4413      	add	r3, r2
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1ef      	bne.n	80013c2 <LCD_voidSendString+0xe>
	}


}
 80013e2:	bf00      	nop
 80013e4:	bf00      	nop
 80013e6:	3710      	adds	r7, #16
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <LCD_voidSetPositionXY>:
void LCD_voidSetPositionXY(uint8_t Copy_uint8Row,uint8_t Copy_uint8Column)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	460a      	mov	r2, r1
 80013f6:	71fb      	strb	r3, [r7, #7]
 80013f8:	4613      	mov	r3, r2
 80013fa:	71bb      	strb	r3, [r7, #6]
	//1,add,add,add,add,add,add,add,0,0
	uint8_t Local_uint8PositionAddress = 0b10000000;
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	73fb      	strb	r3, [r7, #15]
	switch(Copy_uint8Row){
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	2b03      	cmp	r3, #3
 8001404:	d82d      	bhi.n	8001462 <LCD_voidSetPositionXY+0x76>
 8001406:	a201      	add	r2, pc, #4	; (adr r2, 800140c <LCD_voidSetPositionXY+0x20>)
 8001408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140c:	0800141d 	.word	0x0800141d
 8001410:	08001427 	.word	0x08001427
 8001414:	0800143b 	.word	0x0800143b
 8001418:	0800144f 	.word	0x0800144f
	case 0:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 0);
 800141c:	7bfa      	ldrb	r2, [r7, #15]
 800141e:	79bb      	ldrb	r3, [r7, #6]
 8001420:	4313      	orrs	r3, r2
 8001422:	73fb      	strb	r3, [r7, #15]
		break;
 8001424:	e01d      	b.n	8001462 <LCD_voidSetPositionXY+0x76>
	case 1:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 64);
 8001426:	79bb      	ldrb	r3, [r7, #6]
 8001428:	3340      	adds	r3, #64	; 0x40
 800142a:	b2db      	uxtb	r3, r3
 800142c:	b25a      	sxtb	r2, r3
 800142e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001432:	4313      	orrs	r3, r2
 8001434:	b25b      	sxtb	r3, r3
 8001436:	73fb      	strb	r3, [r7, #15]
		break;
 8001438:	e013      	b.n	8001462 <LCD_voidSetPositionXY+0x76>
	case 2:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 20);
 800143a:	79bb      	ldrb	r3, [r7, #6]
 800143c:	3314      	adds	r3, #20
 800143e:	b2db      	uxtb	r3, r3
 8001440:	b25a      	sxtb	r2, r3
 8001442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001446:	4313      	orrs	r3, r2
 8001448:	b25b      	sxtb	r3, r3
 800144a:	73fb      	strb	r3, [r7, #15]
		break;
 800144c:	e009      	b.n	8001462 <LCD_voidSetPositionXY+0x76>
	case 3:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 84);
 800144e:	79bb      	ldrb	r3, [r7, #6]
 8001450:	3354      	adds	r3, #84	; 0x54
 8001452:	b2db      	uxtb	r3, r3
 8001454:	b25a      	sxtb	r2, r3
 8001456:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800145a:	4313      	orrs	r3, r2
 800145c:	b25b      	sxtb	r3, r3
 800145e:	73fb      	strb	r3, [r7, #15]
		break;
 8001460:	bf00      	nop
	}
		LCD_voidSendCommand(Local_uint8PositionAddress);
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ff45 	bl	80012f4 <LCD_voidSendCommand>
		HAL_Delay(1);
 800146a:	2001      	movs	r0, #1
 800146c:	f001 f9b6 	bl	80027dc <HAL_Delay>

}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <LCD_voidDrawSpecialCharachter>:
		}
	}
}

void LCD_voidDrawSpecialCharachter(uint8_t*Copy_puint8Pattern,uint8_t Copy_uint8LocationNum,uint8_t Copy_uint8RowNum,uint8_t Copy_uint8ColNum)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	4608      	mov	r0, r1
 8001482:	4611      	mov	r1, r2
 8001484:	461a      	mov	r2, r3
 8001486:	4603      	mov	r3, r0
 8001488:	70fb      	strb	r3, [r7, #3]
 800148a:	460b      	mov	r3, r1
 800148c:	70bb      	strb	r3, [r7, #2]
 800148e:	4613      	mov	r3, r2
 8001490:	707b      	strb	r3, [r7, #1]
	/*Accessing the CGRAM address*/
	uint8_t Local_uint8CGRAMAddress,Local_uint8Counter;
	Local_uint8CGRAMAddress=Copy_uint8LocationNum*8;
 8001492:	78fb      	ldrb	r3, [r7, #3]
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	73bb      	strb	r3, [r7, #14]
	/*Accessing CGRAM of lcd by command 0b01xxxxxx*/
	LCD_voidSendCommand(Local_uint8CGRAMAddress+64);
 8001498:	7bbb      	ldrb	r3, [r7, #14]
 800149a:	3340      	adds	r3, #64	; 0x40
 800149c:	b2db      	uxtb	r3, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff ff28 	bl	80012f4 <LCD_voidSendCommand>
	/*Write the pattern on CGRAM*/
	/*zy makont ba3mel fel string ha3mel hena , bas al fekra ane hawa2f al loop 3nd (((8))) ale howa max bytes
	 * in a location in the CGRAM fal user masaln e5tar location 0 fa2a5ro feh 8 charachters ale homa 8 bytes*/
	for(Local_uint8Counter=0;Local_uint8Counter<8;Local_uint8Counter++)
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]
 80014a8:	e009      	b.n	80014be <LCD_voidDrawSpecialCharachter+0x46>
	{
		LCD_voidSendCharachter(Copy_puint8Pattern[Local_uint8Counter]);
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	4413      	add	r3, r2
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff4e 	bl	8001354 <LCD_voidSendCharachter>
	for(Local_uint8Counter=0;Local_uint8Counter<8;Local_uint8Counter++)
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	3301      	adds	r3, #1
 80014bc:	73fb      	strb	r3, [r7, #15]
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	2b07      	cmp	r3, #7
 80014c2:	d9f2      	bls.n	80014aa <LCD_voidDrawSpecialCharachter+0x32>
	}
	/*Keda e7na 7atena al pattern fe location mo3yn fel CGRAM, fa na2esna bas neb3at al pattern lel DDRAM 34an n7oto fel LCD */
	/*kona fo2 3malna command 34an ne access al CGRAM 34an ne access al DDRAM lazem command tany
	 * wel set position feha asln al command dah*/
	LCD_voidSetPositionXY(Copy_uint8RowNum,Copy_uint8ColNum);
 80014c4:	787a      	ldrb	r2, [r7, #1]
 80014c6:	78bb      	ldrb	r3, [r7, #2]
 80014c8:	4611      	mov	r1, r2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ff8e 	bl	80013ec <LCD_voidSetPositionXY>
	LCD_voidSendCharachter(Copy_uint8LocationNum);
 80014d0:	78fb      	ldrb	r3, [r7, #3]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff ff3e 	bl	8001354 <LCD_voidSendCharachter>
}
 80014d8:	bf00      	nop
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <TASK_LCDBuzzer>:


}

void TASK_LCDBuzzer (void *pvParameters)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af02      	add	r7, sp, #8
 80014e6:	6078      	str	r0, [r7, #4]
    uint32_t Local_uint8NotificationValue;

	while(1)
	{
      xTaskNotifyWait((uint32_t)NULL,0xFFFFFFFF,&Local_uint8NotificationValue, portMAX_DELAY);
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	f04f 32ff 	mov.w	r2, #4294967295
 80014f0:	9200      	str	r2, [sp, #0]
 80014f2:	f04f 32ff 	mov.w	r2, #4294967295
 80014f6:	2100      	movs	r1, #0
 80014f8:	2000      	movs	r0, #0
 80014fa:	f006 fb29 	bl	8007b50 <xTaskGenericNotifyWait>

	 switch(Local_uint8NotificationValue)
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d104      	bne.n	800150e <TASK_LCDBuzzer+0x2e>
	  {
	 case Notify_TASK_LCDBuzzer_Light:

         Buzzer_voidMidSound();
 8001504:	f7ff fdae 	bl	8001064 <Buzzer_voidMidSound>
         LCD_HighLightIntensity_Warning();
 8001508:	f7ff fdfa 	bl	8001100 <LCD_HighLightIntensity_Warning>



		 break;
 800150c:	e000      	b.n	8001510 <TASK_LCDBuzzer+0x30>

	 default:
		 /*Do Nothing*/
		 break;
 800150e:	bf00      	nop
      xTaskNotifyWait((uint32_t)NULL,0xFFFFFFFF,&Local_uint8NotificationValue, portMAX_DELAY);
 8001510:	e7ea      	b.n	80014e8 <TASK_LCDBuzzer+0x8>

08001512 <store_char>:
  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
}

void store_char(unsigned char c, ring_buffer *buffer)
{
 8001512:	b480      	push	{r7}
 8001514:	b085      	sub	sp, #20
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	6039      	str	r1, [r7, #0]
 800151c:	71fb      	strb	r3, [r7, #7]
	 * increments by 1 for future storing, it doesnt coincide with the tail
	 * the % UART_BUFFER_SIZE checking if the index of the next storing procedure
	 * is bigger than the buffer size(ex this iteration stores in 512 byte and the next one
	 * will be in the 513 so i should reset the (i) to zero to repeat again)*/

  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001524:	3301      	adds	r3, #1
 8001526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800152a:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	429a      	cmp	r2, r3
 8001536:	d009      	beq.n	800154c <store_char+0x3a>
  {
	  /*Storing the charachter in the recent head pointed location*/
    buffer->buffer[buffer->head] = c;
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800153e:	683a      	ldr	r2, [r7, #0]
 8001540:	79f9      	ldrb	r1, [r7, #7]
 8001542:	54d1      	strb	r1, [r2, r3]

    /*After storing the character, incrementing the head for the next storing */
    buffer->head = i;
 8001544:	68fa      	ldr	r2, [r7, #12]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 800154c:	bf00      	nop
 800154e:	3714      	adds	r7, #20
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	f003 0320 	and.w	r3, r3, #32
 8001576:	2b00      	cmp	r3, #0
 8001578:	d013      	beq.n	80015a2 <Uart_isr+0x4a>
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	f003 0320 	and.w	r3, r3, #32
 8001580:	2b00      	cmp	r3, #0
 8001582:	d00e      	beq.n	80015a2 <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8001592:	4b1e      	ldr	r3, [pc, #120]	; (800160c <Uart_isr+0xb4>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	4611      	mov	r1, r2
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff ffb9 	bl	8001512 <store_char>
        return;
 80015a0:	e031      	b.n	8001606 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d02c      	beq.n	8001606 <Uart_isr+0xae>
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d027      	beq.n	8001606 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80015b6:	4b16      	ldr	r3, [pc, #88]	; (8001610 <Uart_isr+0xb8>)
 80015b8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80015bc:	4b14      	ldr	r3, [pc, #80]	; (8001610 <Uart_isr+0xb8>)
 80015be:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d108      	bne.n	80015d8 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	68da      	ldr	r2, [r3, #12]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015d4:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 80015d6:	e015      	b.n	8001604 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80015d8:	4b0d      	ldr	r3, [pc, #52]	; (8001610 <Uart_isr+0xb8>)
 80015da:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80015de:	4a0c      	ldr	r2, [pc, #48]	; (8001610 <Uart_isr+0xb8>)
 80015e0:	5cd3      	ldrb	r3, [r2, r3]
 80015e2:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <Uart_isr+0xb8>)
 80015e6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80015ea:	3301      	adds	r3, #1
 80015ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f0:	4a07      	ldr	r2, [pc, #28]	; (8001610 <Uart_isr+0xb8>)
 80015f2:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	7bba      	ldrb	r2, [r7, #14]
 8001602:	605a      	str	r2, [r3, #4]
    	return;
 8001604:	bf00      	nop
    }
}
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000408 	.word	0x20000408
 8001610:	20000200 	.word	0x20000200

08001614 <Calculate_Car_Speed>:
#include "calculateSpeed.h"

extern uint32_t edges_counter;

float Calculate_Car_Speed()
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
	float Local_uint16Speed;
	Local_uint16Speed = (edges_counter/50)/(2000.0*60);
 800161a:	4b10      	ldr	r3, [pc, #64]	; (800165c <Calculate_Car_Speed+0x48>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a10      	ldr	r2, [pc, #64]	; (8001660 <Calculate_Car_Speed+0x4c>)
 8001620:	fba2 2303 	umull	r2, r3, r2, r3
 8001624:	091b      	lsrs	r3, r3, #4
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe ffdc 	bl	80005e4 <__aeabi_ui2d>
 800162c:	f04f 0200 	mov.w	r2, #0
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <Calculate_Car_Speed+0x50>)
 8001632:	f7ff f97b 	bl	800092c <__aeabi_ddiv>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	f7ff fb43 	bl	8000cc8 <__aeabi_d2f>
 8001642:	4603      	mov	r3, r0
 8001644:	607b      	str	r3, [r7, #4]
	edges_counter=0;
 8001646:	4b05      	ldr	r3, [pc, #20]	; (800165c <Calculate_Car_Speed+0x48>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
	return Local_uint16Speed;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	ee07 3a90 	vmov	s15, r3
}
 8001652:	eeb0 0a67 	vmov.f32	s0, s15
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	200001f8 	.word	0x200001f8
 8001660:	51eb851f 	.word	0x51eb851f
 8001664:	40fd4c00 	.word	0x40fd4c00

08001668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800166e:	f001 f873 	bl	8002758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001672:	f000 f853 	bl	800171c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001676:	f000 fb15 	bl	8001ca4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800167a:	f000 f8bb 	bl	80017f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800167e:	f000 fa93 	bl	8001ba8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001682:	f000 fabb 	bl	8001bfc <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001686:	f000 f911 	bl	80018ac <MX_TIM2_Init>
  MX_I2C3_Init();
 800168a:	f000 f8e1 	bl	8001850 <MX_I2C3_Init>
  MX_TIM3_Init();
 800168e:	f000 f96d 	bl	800196c <MX_TIM3_Init>
  MX_UART5_Init();
 8001692:	f000 fa5f 	bl	8001b54 <MX_UART5_Init>
  MX_TIM6_Init();
 8001696:	f000 f9e3 	bl	8001a60 <MX_TIM6_Init>
  MX_TIM12_Init();
 800169a:	f000 fa17 	bl	8001acc <MX_TIM12_Init>
  MX_USART6_UART_Init();
 800169e:	f000 fad7 	bl	8001c50 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
	LCD_voidInit();
 80016a2:	f7ff fdf9 	bl	8001298 <LCD_voidInit>
  
  // enable interrupt
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <main+0xa4>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	68da      	ldr	r2, [r3, #12]
 80016ac:	4b17      	ldr	r3, [pc, #92]	; (800170c <main+0xa4>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f042 0201 	orr.w	r2, r2, #1
 80016b4:	60da      	str	r2, [r3, #12]
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80016b6:	2100      	movs	r1, #0
 80016b8:	4814      	ldr	r0, [pc, #80]	; (800170c <main+0xa4>)
 80016ba:	f002 fff9 	bl	80046b0 <HAL_TIM_IC_Start_IT>

	//Enable the CYCCN counter (For SEGGER)
	DWT_CTRL |= (1<<0);
 80016be:	4b14      	ldr	r3, [pc, #80]	; (8001710 <main+0xa8>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a13      	ldr	r2, [pc, #76]	; (8001710 <main+0xa8>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6013      	str	r3, [r2, #0]

	SEGGER_SYSVIEW_Conf();
 80016ca:	f007 fa01 	bl	8008ad0 <SEGGER_SYSVIEW_Conf>

	SEGGER_SYSVIEW_Start();
 80016ce:	f008 fa6d 	bl	8009bac <SEGGER_SYSVIEW_Start>

	Task1_Status=xTaskCreate(TASK_LCDBuzzer, "LED1", 200, NULL, 2, &Task1_Handle);
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	9301      	str	r3, [sp, #4]
 80016d6:	2302      	movs	r3, #2
 80016d8:	9300      	str	r3, [sp, #0]
 80016da:	2300      	movs	r3, #0
 80016dc:	22c8      	movs	r2, #200	; 0xc8
 80016de:	490d      	ldr	r1, [pc, #52]	; (8001714 <main+0xac>)
 80016e0:	480d      	ldr	r0, [pc, #52]	; (8001718 <main+0xb0>)
 80016e2:	f005 faf9 	bl	8006cd8 <xTaskCreate>
 80016e6:	60f8      	str	r0, [r7, #12]

	configASSERT(Task1_Status==pdPASS);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d00a      	beq.n	8001704 <main+0x9c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80016ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016f2:	f383 8811 	msr	BASEPRI, r3
 80016f6:	f3bf 8f6f 	isb	sy
 80016fa:	f3bf 8f4f 	dsb	sy
 80016fe:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001700:	bf00      	nop
 8001702:	e7fe      	b.n	8001702 <main+0x9a>

	vTaskStartScheduler();
 8001704:	f005 fc70 	bl	8006fe8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001708:	e7fe      	b.n	8001708 <main+0xa0>
 800170a:	bf00      	nop
 800170c:	200004b4 	.word	0x200004b4
 8001710:	e0001000 	.word	0xe0001000
 8001714:	0800d17c 	.word	0x0800d17c
 8001718:	080014e1 	.word	0x080014e1

0800171c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b094      	sub	sp, #80	; 0x50
 8001720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	2234      	movs	r2, #52	; 0x34
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f009 fd37 	bl	800b19e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001730:	f107 0308 	add.w	r3, r7, #8
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001740:	2300      	movs	r3, #0
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	4b29      	ldr	r3, [pc, #164]	; (80017ec <SystemClock_Config+0xd0>)
 8001746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001748:	4a28      	ldr	r2, [pc, #160]	; (80017ec <SystemClock_Config+0xd0>)
 800174a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174e:	6413      	str	r3, [r2, #64]	; 0x40
 8001750:	4b26      	ldr	r3, [pc, #152]	; (80017ec <SystemClock_Config+0xd0>)
 8001752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800175c:	2300      	movs	r3, #0
 800175e:	603b      	str	r3, [r7, #0]
 8001760:	4b23      	ldr	r3, [pc, #140]	; (80017f0 <SystemClock_Config+0xd4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001768:	4a21      	ldr	r2, [pc, #132]	; (80017f0 <SystemClock_Config+0xd4>)
 800176a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	4b1f      	ldr	r3, [pc, #124]	; (80017f0 <SystemClock_Config+0xd4>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001778:	603b      	str	r3, [r7, #0]
 800177a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800177c:	2302      	movs	r3, #2
 800177e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001780:	2301      	movs	r3, #1
 8001782:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001784:	2310      	movs	r3, #16
 8001786:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001788:	2302      	movs	r3, #2
 800178a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800178c:	2300      	movs	r3, #0
 800178e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001790:	2308      	movs	r3, #8
 8001792:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001794:	2340      	movs	r3, #64	; 0x40
 8001796:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001798:	2302      	movs	r3, #2
 800179a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800179c:	2302      	movs	r3, #2
 800179e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017a0:	2302      	movs	r3, #2
 80017a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a4:	f107 031c 	add.w	r3, r7, #28
 80017a8:	4618      	mov	r0, r3
 80017aa:	f002 fabb 	bl	8003d24 <HAL_RCC_OscConfig>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80017b4:	f000 fb16 	bl	8001de4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017b8:	230f      	movs	r3, #15
 80017ba:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017bc:	2302      	movs	r3, #2
 80017be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80017cc:	f107 0308 	add.w	r3, r7, #8
 80017d0:	2101      	movs	r1, #1
 80017d2:	4618      	mov	r0, r3
 80017d4:	f001 ffb0 	bl	8003738 <HAL_RCC_ClockConfig>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80017de:	f000 fb01 	bl	8001de4 <Error_Handler>
  }
}
 80017e2:	bf00      	nop
 80017e4:	3750      	adds	r7, #80	; 0x50
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40007000 	.word	0x40007000

080017f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017f8:	4b13      	ldr	r3, [pc, #76]	; (8001848 <MX_I2C1_Init+0x54>)
 80017fa:	4a14      	ldr	r2, [pc, #80]	; (800184c <MX_I2C1_Init+0x58>)
 80017fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000;
 80017fe:	4b12      	ldr	r3, [pc, #72]	; (8001848 <MX_I2C1_Init+0x54>)
 8001800:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001804:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001806:	4b10      	ldr	r3, [pc, #64]	; (8001848 <MX_I2C1_Init+0x54>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800180c:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <MX_I2C1_Init+0x54>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001812:	4b0d      	ldr	r3, [pc, #52]	; (8001848 <MX_I2C1_Init+0x54>)
 8001814:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001818:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800181a:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <MX_I2C1_Init+0x54>)
 800181c:	2200      	movs	r2, #0
 800181e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001820:	4b09      	ldr	r3, [pc, #36]	; (8001848 <MX_I2C1_Init+0x54>)
 8001822:	2200      	movs	r2, #0
 8001824:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001826:	4b08      	ldr	r3, [pc, #32]	; (8001848 <MX_I2C1_Init+0x54>)
 8001828:	2200      	movs	r2, #0
 800182a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <MX_I2C1_Init+0x54>)
 800182e:	2200      	movs	r2, #0
 8001830:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001832:	4805      	ldr	r0, [pc, #20]	; (8001848 <MX_I2C1_Init+0x54>)
 8001834:	f001 fb18 	bl	8002e68 <HAL_I2C_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800183e:	f000 fad1 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	2000040c 	.word	0x2000040c
 800184c:	40005400 	.word	0x40005400

08001850 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001854:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <MX_I2C3_Init+0x50>)
 8001856:	4a13      	ldr	r2, [pc, #76]	; (80018a4 <MX_I2C3_Init+0x54>)
 8001858:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800185a:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <MX_I2C3_Init+0x50>)
 800185c:	4a12      	ldr	r2, [pc, #72]	; (80018a8 <MX_I2C3_Init+0x58>)
 800185e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001860:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <MX_I2C3_Init+0x50>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001866:	4b0e      	ldr	r3, [pc, #56]	; (80018a0 <MX_I2C3_Init+0x50>)
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800186c:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <MX_I2C3_Init+0x50>)
 800186e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001872:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001874:	4b0a      	ldr	r3, [pc, #40]	; (80018a0 <MX_I2C3_Init+0x50>)
 8001876:	2200      	movs	r2, #0
 8001878:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800187a:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <MX_I2C3_Init+0x50>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001880:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <MX_I2C3_Init+0x50>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <MX_I2C3_Init+0x50>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800188c:	4804      	ldr	r0, [pc, #16]	; (80018a0 <MX_I2C3_Init+0x50>)
 800188e:	f001 faeb 	bl	8002e68 <HAL_I2C_Init>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001898:	f000 faa4 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000460 	.word	0x20000460
 80018a4:	40005c00 	.word	0x40005c00
 80018a8:	000186a0 	.word	0x000186a0

080018ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80018bc:	463b      	mov	r3, r7
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
 80018c4:	609a      	str	r2, [r3, #8]
 80018c6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018c8:	4b27      	ldr	r3, [pc, #156]	; (8001968 <MX_TIM2_Init+0xbc>)
 80018ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 80018d0:	4b25      	ldr	r3, [pc, #148]	; (8001968 <MX_TIM2_Init+0xbc>)
 80018d2:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80018d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d8:	4b23      	ldr	r3, [pc, #140]	; (8001968 <MX_TIM2_Init+0xbc>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 12000;
 80018de:	4b22      	ldr	r3, [pc, #136]	; (8001968 <MX_TIM2_Init+0xbc>)
 80018e0:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80018e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e6:	4b20      	ldr	r3, [pc, #128]	; (8001968 <MX_TIM2_Init+0xbc>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ec:	4b1e      	ldr	r3, [pc, #120]	; (8001968 <MX_TIM2_Init+0xbc>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80018f2:	481d      	ldr	r0, [pc, #116]	; (8001968 <MX_TIM2_Init+0xbc>)
 80018f4:	f002 fe8c 	bl	8004610 <HAL_TIM_IC_Init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80018fe:	f000 fa71 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800190a:	f107 0310 	add.w	r3, r7, #16
 800190e:	4619      	mov	r1, r3
 8001910:	4815      	ldr	r0, [pc, #84]	; (8001968 <MX_TIM2_Init+0xbc>)
 8001912:	f003 fe19 	bl	8005548 <HAL_TIMEx_MasterConfigSynchronization>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800191c:	f000 fa62 	bl	8001de4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001920:	230a      	movs	r3, #10
 8001922:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001924:	2301      	movs	r3, #1
 8001926:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001930:	463b      	mov	r3, r7
 8001932:	2200      	movs	r2, #0
 8001934:	4619      	mov	r1, r3
 8001936:	480c      	ldr	r0, [pc, #48]	; (8001968 <MX_TIM2_Init+0xbc>)
 8001938:	f003 f8ea 	bl	8004b10 <HAL_TIM_IC_ConfigChannel>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001942:	f000 fa4f 	bl	8001de4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001946:	2300      	movs	r3, #0
 8001948:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800194a:	463b      	mov	r3, r7
 800194c:	2204      	movs	r2, #4
 800194e:	4619      	mov	r1, r3
 8001950:	4805      	ldr	r0, [pc, #20]	; (8001968 <MX_TIM2_Init+0xbc>)
 8001952:	f003 f8dd 	bl	8004b10 <HAL_TIM_IC_ConfigChannel>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800195c:	f000 fa42 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001960:	bf00      	nop
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	200004b4 	.word	0x200004b4

0800196c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b08a      	sub	sp, #40	; 0x28
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001972:	f107 0320 	add.w	r3, r7, #32
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800197c:	1d3b      	adds	r3, r7, #4
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	609a      	str	r2, [r3, #8]
 8001986:	60da      	str	r2, [r3, #12]
 8001988:	611a      	str	r2, [r3, #16]
 800198a:	615a      	str	r2, [r3, #20]
 800198c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800198e:	4b32      	ldr	r3, [pc, #200]	; (8001a58 <MX_TIM3_Init+0xec>)
 8001990:	4a32      	ldr	r2, [pc, #200]	; (8001a5c <MX_TIM3_Init+0xf0>)
 8001992:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 320-1;
 8001994:	4b30      	ldr	r3, [pc, #192]	; (8001a58 <MX_TIM3_Init+0xec>)
 8001996:	f240 123f 	movw	r2, #319	; 0x13f
 800199a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199c:	4b2e      	ldr	r3, [pc, #184]	; (8001a58 <MX_TIM3_Init+0xec>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80019a2:	4b2d      	ldr	r3, [pc, #180]	; (8001a58 <MX_TIM3_Init+0xec>)
 80019a4:	2263      	movs	r2, #99	; 0x63
 80019a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a8:	4b2b      	ldr	r3, [pc, #172]	; (8001a58 <MX_TIM3_Init+0xec>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ae:	4b2a      	ldr	r3, [pc, #168]	; (8001a58 <MX_TIM3_Init+0xec>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019b4:	4828      	ldr	r0, [pc, #160]	; (8001a58 <MX_TIM3_Init+0xec>)
 80019b6:	f002 fd13 	bl	80043e0 <HAL_TIM_PWM_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80019c0:	f000 fa10 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c4:	2300      	movs	r3, #0
 80019c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c8:	2300      	movs	r3, #0
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019cc:	f107 0320 	add.w	r3, r7, #32
 80019d0:	4619      	mov	r1, r3
 80019d2:	4821      	ldr	r0, [pc, #132]	; (8001a58 <MX_TIM3_Init+0xec>)
 80019d4:	f003 fdb8 	bl	8005548 <HAL_TIMEx_MasterConfigSynchronization>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80019de:	f000 fa01 	bl	8001de4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019e2:	2360      	movs	r3, #96	; 0x60
 80019e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019f2:	1d3b      	adds	r3, r7, #4
 80019f4:	2200      	movs	r2, #0
 80019f6:	4619      	mov	r1, r3
 80019f8:	4817      	ldr	r0, [pc, #92]	; (8001a58 <MX_TIM3_Init+0xec>)
 80019fa:	f003 f925 	bl	8004c48 <HAL_TIM_PWM_ConfigChannel>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001a04:	f000 f9ee 	bl	8001de4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a08:	1d3b      	adds	r3, r7, #4
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4812      	ldr	r0, [pc, #72]	; (8001a58 <MX_TIM3_Init+0xec>)
 8001a10:	f003 f91a 	bl	8004c48 <HAL_TIM_PWM_ConfigChannel>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001a1a:	f000 f9e3 	bl	8001de4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	2208      	movs	r2, #8
 8001a22:	4619      	mov	r1, r3
 8001a24:	480c      	ldr	r0, [pc, #48]	; (8001a58 <MX_TIM3_Init+0xec>)
 8001a26:	f003 f90f 	bl	8004c48 <HAL_TIM_PWM_ConfigChannel>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001a30:	f000 f9d8 	bl	8001de4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a34:	1d3b      	adds	r3, r7, #4
 8001a36:	220c      	movs	r2, #12
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4807      	ldr	r0, [pc, #28]	; (8001a58 <MX_TIM3_Init+0xec>)
 8001a3c:	f003 f904 	bl	8004c48 <HAL_TIM_PWM_ConfigChannel>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001a46:	f000 f9cd 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a4a:	4803      	ldr	r0, [pc, #12]	; (8001a58 <MX_TIM3_Init+0xec>)
 8001a4c:	f000 fb3c 	bl	80020c8 <HAL_TIM_MspPostInit>

}
 8001a50:	bf00      	nop
 8001a52:	3728      	adds	r7, #40	; 0x28
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200004fc 	.word	0x200004fc
 8001a5c:	40000400 	.word	0x40000400

08001a60 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a66:	463b      	mov	r3, r7
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <MX_TIM6_Init+0x64>)
 8001a70:	4a15      	ldr	r2, [pc, #84]	; (8001ac8 <MX_TIM6_Init+0x68>)
 8001a72:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001a74:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <MX_TIM6_Init+0x64>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7a:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <MX_TIM6_Init+0x64>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001a80:	4b10      	ldr	r3, [pc, #64]	; (8001ac4 <MX_TIM6_Init+0x64>)
 8001a82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a86:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a88:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <MX_TIM6_Init+0x64>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001a8e:	480d      	ldr	r0, [pc, #52]	; (8001ac4 <MX_TIM6_Init+0x64>)
 8001a90:	f002 fbe6 	bl	8004260 <HAL_TIM_Base_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001a9a:	f000 f9a3 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4806      	ldr	r0, [pc, #24]	; (8001ac4 <MX_TIM6_Init+0x64>)
 8001aac:	f003 fd4c 	bl	8005548 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001ab6:	f000 f995 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000544 	.word	0x20000544
 8001ac8:	40001000 	.word	0x40001000

08001acc <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
 8001ae0:	615a      	str	r2, [r3, #20]
 8001ae2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001ae4:	4b19      	ldr	r3, [pc, #100]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001ae6:	4a1a      	ldr	r2, [pc, #104]	; (8001b50 <MX_TIM12_Init+0x84>)
 8001ae8:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 160-1;
 8001aea:	4b18      	ldr	r3, [pc, #96]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001aec:	229f      	movs	r2, #159	; 0x9f
 8001aee:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af0:	4b16      	ldr	r3, [pc, #88]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 100-1;
 8001af6:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001af8:	2263      	movs	r2, #99	; 0x63
 8001afa:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001afc:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b02:	4b12      	ldr	r3, [pc, #72]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001b08:	4810      	ldr	r0, [pc, #64]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001b0a:	f002 fc69 	bl	80043e0 <HAL_TIM_PWM_Init>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM12_Init+0x4c>
  {
    Error_Handler();
 8001b14:	f000 f966 	bl	8001de4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b18:	2360      	movs	r3, #96	; 0x60
 8001b1a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b28:	1d3b      	adds	r3, r7, #4
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4807      	ldr	r0, [pc, #28]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001b30:	f003 f88a 	bl	8004c48 <HAL_TIM_PWM_ConfigChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8001b3a:	f000 f953 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001b3e:	4803      	ldr	r0, [pc, #12]	; (8001b4c <MX_TIM12_Init+0x80>)
 8001b40:	f000 fac2 	bl	80020c8 <HAL_TIM_MspPostInit>

}
 8001b44:	bf00      	nop
 8001b46:	3720      	adds	r7, #32
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	2000058c 	.word	0x2000058c
 8001b50:	40001800 	.word	0x40001800

08001b54 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001b58:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b5a:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <MX_UART5_Init+0x50>)
 8001b5c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001b5e:	4b10      	ldr	r3, [pc, #64]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b64:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001b66:	4b0e      	ldr	r3, [pc, #56]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001b72:	4b0b      	ldr	r3, [pc, #44]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b7e:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b84:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001b8a:	4805      	ldr	r0, [pc, #20]	; (8001ba0 <MX_UART5_Init+0x4c>)
 8001b8c:	f003 fd6c 	bl	8005668 <HAL_UART_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001b96:	f000 f925 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200005d4 	.word	0x200005d4
 8001ba4:	40005000 	.word	0x40005000

08001ba8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <MX_USART1_UART_Init+0x50>)
 8001bb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bb4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001bb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bce:	220c      	movs	r2, #12
 8001bd0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd2:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001be0:	f003 fd42 	bl	8005668 <HAL_UART_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bea:	f000 f8fb 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000618 	.word	0x20000618
 8001bf8:	40011000 	.word	0x40011000

08001bfc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <MX_USART3_UART_Init+0x50>)
 8001c04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c20:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c22:	220c      	movs	r2, #12
 8001c24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c26:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c2c:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c32:	4805      	ldr	r0, [pc, #20]	; (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c34:	f003 fd18 	bl	8005668 <HAL_UART_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c3e:	f000 f8d1 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	2000065c 	.word	0x2000065c
 8001c4c:	40004800 	.word	0x40004800

08001c50 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c54:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c56:	4a12      	ldr	r2, [pc, #72]	; (8001ca0 <MX_USART6_UART_Init+0x50>)
 8001c58:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c5c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c60:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c74:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c76:	220c      	movs	r2, #12
 8001c78:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7a:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c80:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c86:	4805      	ldr	r0, [pc, #20]	; (8001c9c <MX_USART6_UART_Init+0x4c>)
 8001c88:	f003 fcee 	bl	8005668 <HAL_UART_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001c92:	f000 f8a7 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200006a0 	.word	0x200006a0
 8001ca0:	40011400 	.word	0x40011400

08001ca4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	; 0x28
 8001ca8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]
 8001cb4:	609a      	str	r2, [r3, #8]
 8001cb6:	60da      	str	r2, [r3, #12]
 8001cb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	4b3c      	ldr	r3, [pc, #240]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	4a3b      	ldr	r2, [pc, #236]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001cc4:	f043 0304 	orr.w	r3, r3, #4
 8001cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cca:	4b39      	ldr	r3, [pc, #228]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	f003 0304 	and.w	r3, r3, #4
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	4b35      	ldr	r3, [pc, #212]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	4a34      	ldr	r2, [pc, #208]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce6:	4b32      	ldr	r3, [pc, #200]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	4b2e      	ldr	r3, [pc, #184]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4a2d      	ldr	r2, [pc, #180]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001cfc:	f043 0302 	orr.w	r3, r3, #2
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4b2b      	ldr	r3, [pc, #172]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	4b27      	ldr	r3, [pc, #156]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a26      	ldr	r2, [pc, #152]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001d18:	f043 0308 	orr.w	r3, r3, #8
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b24      	ldr	r3, [pc, #144]	; (8001db0 <MX_GPIO_Init+0x10c>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0308 	and.w	r3, r3, #8
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f242 311c 	movw	r1, #8988	; 0x231c
 8001d30:	4820      	ldr	r0, [pc, #128]	; (8001db4 <MX_GPIO_Init+0x110>)
 8001d32:	f001 f87f 	bl	8002e34 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001d36:	2200      	movs	r2, #0
 8001d38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d3c:	481e      	ldr	r0, [pc, #120]	; (8001db8 <MX_GPIO_Init+0x114>)
 8001d3e:	f001 f879 	bl	8002e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	f44f 7108 	mov.w	r1, #544	; 0x220
 8001d48:	481c      	ldr	r0, [pc, #112]	; (8001dbc <MX_GPIO_Init+0x118>)
 8001d4a:	f001 f873 	bl	8002e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC2 PC3 PC4
                           PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001d4e:	f242 331c 	movw	r3, #8988	; 0x231c
 8001d52:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d54:	2301      	movs	r3, #1
 8001d56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4619      	mov	r1, r3
 8001d66:	4813      	ldr	r0, [pc, #76]	; (8001db4 <MX_GPIO_Init+0x110>)
 8001d68:	f000 fed0 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d72:	2301      	movs	r3, #1
 8001d74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7e:	f107 0314 	add.w	r3, r7, #20
 8001d82:	4619      	mov	r1, r3
 8001d84:	480c      	ldr	r0, [pc, #48]	; (8001db8 <MX_GPIO_Init+0x114>)
 8001d86:	f000 fec1 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_9;
 8001d8a:	f44f 7308 	mov.w	r3, #544	; 0x220
 8001d8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4619      	mov	r1, r3
 8001da2:	4806      	ldr	r0, [pc, #24]	; (8001dbc <MX_GPIO_Init+0x118>)
 8001da4:	f000 feb2 	bl	8002b0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001da8:	bf00      	nop
 8001daa:	3728      	adds	r7, #40	; 0x28
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40023800 	.word	0x40023800
 8001db4:	40020800 	.word	0x40020800
 8001db8:	40020000 	.word	0x40020000
 8001dbc:	40020400 	.word	0x40020400

08001dc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a04      	ldr	r2, [pc, #16]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d101      	bne.n	8001dd6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001dd2:	f000 fce3 	bl	800279c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40001400 	.word	0x40001400

08001de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001de8:	b672      	cpsid	i
}
 8001dea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001dec:	e7fe      	b.n	8001dec <Error_Handler+0x8>
	...

08001df0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	607b      	str	r3, [r7, #4]
 8001dfa:	4b10      	ldr	r3, [pc, #64]	; (8001e3c <HAL_MspInit+0x4c>)
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfe:	4a0f      	ldr	r2, [pc, #60]	; (8001e3c <HAL_MspInit+0x4c>)
 8001e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e04:	6453      	str	r3, [r2, #68]	; 0x44
 8001e06:	4b0d      	ldr	r3, [pc, #52]	; (8001e3c <HAL_MspInit+0x4c>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	603b      	str	r3, [r7, #0]
 8001e16:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <HAL_MspInit+0x4c>)
 8001e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1a:	4a08      	ldr	r2, [pc, #32]	; (8001e3c <HAL_MspInit+0x4c>)
 8001e1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e20:	6413      	str	r3, [r2, #64]	; 0x40
 8001e22:	4b06      	ldr	r3, [pc, #24]	; (8001e3c <HAL_MspInit+0x4c>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e2a:	603b      	str	r3, [r7, #0]
 8001e2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40023800 	.word	0x40023800

08001e40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08c      	sub	sp, #48	; 0x30
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 031c 	add.w	r3, r7, #28
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a41      	ldr	r2, [pc, #260]	; (8001f64 <HAL_I2C_MspInit+0x124>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d12c      	bne.n	8001ebc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
 8001e66:	4b40      	ldr	r3, [pc, #256]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a3f      	ldr	r2, [pc, #252]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b3d      	ldr	r3, [pc, #244]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	61bb      	str	r3, [r7, #24]
 8001e7c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e7e:	23c0      	movs	r3, #192	; 0xc0
 8001e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e82:	2312      	movs	r3, #18
 8001e84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e8e:	2304      	movs	r3, #4
 8001e90:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e92:	f107 031c 	add.w	r3, r7, #28
 8001e96:	4619      	mov	r1, r3
 8001e98:	4834      	ldr	r0, [pc, #208]	; (8001f6c <HAL_I2C_MspInit+0x12c>)
 8001e9a:	f000 fe37 	bl	8002b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	4b31      	ldr	r3, [pc, #196]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	4a30      	ldr	r2, [pc, #192]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001ea8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001eac:	6413      	str	r3, [r2, #64]	; 0x40
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001eba:	e04f      	b.n	8001f5c <HAL_I2C_MspInit+0x11c>
  else if(hi2c->Instance==I2C3)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a2b      	ldr	r2, [pc, #172]	; (8001f70 <HAL_I2C_MspInit+0x130>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d14a      	bne.n	8001f5c <HAL_I2C_MspInit+0x11c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	4b27      	ldr	r3, [pc, #156]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ece:	4a26      	ldr	r2, [pc, #152]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed6:	4b24      	ldr	r3, [pc, #144]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	613b      	str	r3, [r7, #16]
 8001ee0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	4b20      	ldr	r3, [pc, #128]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	4a1f      	ldr	r2, [pc, #124]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001eec:	f043 0302 	orr.w	r3, r3, #2
 8001ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef2:	4b1d      	ldr	r3, [pc, #116]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001efe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f04:	2312      	movs	r3, #18
 8001f06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f10:	2304      	movs	r3, #4
 8001f12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f14:	f107 031c 	add.w	r3, r7, #28
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4816      	ldr	r0, [pc, #88]	; (8001f74 <HAL_I2C_MspInit+0x134>)
 8001f1c:	f000 fdf6 	bl	8002b0c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f20:	2310      	movs	r3, #16
 8001f22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f24:	2312      	movs	r3, #18
 8001f26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f30:	2304      	movs	r3, #4
 8001f32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f34:	f107 031c 	add.w	r3, r7, #28
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480c      	ldr	r0, [pc, #48]	; (8001f6c <HAL_I2C_MspInit+0x12c>)
 8001f3c:	f000 fde6 	bl	8002b0c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001f40:	2300      	movs	r3, #0
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f48:	4a07      	ldr	r2, [pc, #28]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001f4a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f50:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <HAL_I2C_MspInit+0x128>)
 8001f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	68bb      	ldr	r3, [r7, #8]
}
 8001f5c:	bf00      	nop
 8001f5e:	3730      	adds	r7, #48	; 0x30
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40005400 	.word	0x40005400
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40020400 	.word	0x40020400
 8001f70:	40005c00 	.word	0x40005c00
 8001f74:	40020000 	.word	0x40020000

08001f78 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f98:	d133      	bne.n	8002002 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	4b1b      	ldr	r3, [pc, #108]	; (800200c <HAL_TIM_IC_MspInit+0x94>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa2:	4a1a      	ldr	r2, [pc, #104]	; (800200c <HAL_TIM_IC_MspInit+0x94>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	6413      	str	r3, [r2, #64]	; 0x40
 8001faa:	4b18      	ldr	r3, [pc, #96]	; (800200c <HAL_TIM_IC_MspInit+0x94>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	4b14      	ldr	r3, [pc, #80]	; (800200c <HAL_TIM_IC_MspInit+0x94>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	4a13      	ldr	r2, [pc, #76]	; (800200c <HAL_TIM_IC_MspInit+0x94>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc6:	4b11      	ldr	r3, [pc, #68]	; (800200c <HAL_TIM_IC_MspInit+0x94>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe6:	f107 0314 	add.w	r3, r7, #20
 8001fea:	4619      	mov	r1, r3
 8001fec:	4808      	ldr	r0, [pc, #32]	; (8002010 <HAL_TIM_IC_MspInit+0x98>)
 8001fee:	f000 fd8d 	bl	8002b0c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	201c      	movs	r0, #28
 8001ff8:	f000 fccc 	bl	8002994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ffc:	201c      	movs	r0, #28
 8001ffe:	f000 fce5 	bl	80029cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002002:	bf00      	nop
 8002004:	3728      	adds	r7, #40	; 0x28
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40023800 	.word	0x40023800
 8002010:	40020000 	.word	0x40020000

08002014 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a15      	ldr	r2, [pc, #84]	; (8002078 <HAL_TIM_PWM_MspInit+0x64>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d10e      	bne.n	8002044 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	4b14      	ldr	r3, [pc, #80]	; (800207c <HAL_TIM_PWM_MspInit+0x68>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	4a13      	ldr	r2, [pc, #76]	; (800207c <HAL_TIM_PWM_MspInit+0x68>)
 8002030:	f043 0302 	orr.w	r3, r3, #2
 8002034:	6413      	str	r3, [r2, #64]	; 0x40
 8002036:	4b11      	ldr	r3, [pc, #68]	; (800207c <HAL_TIM_PWM_MspInit+0x68>)
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002042:	e012      	b.n	800206a <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM12)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a0d      	ldr	r2, [pc, #52]	; (8002080 <HAL_TIM_PWM_MspInit+0x6c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d10d      	bne.n	800206a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	4b0a      	ldr	r3, [pc, #40]	; (800207c <HAL_TIM_PWM_MspInit+0x68>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002056:	4a09      	ldr	r2, [pc, #36]	; (800207c <HAL_TIM_PWM_MspInit+0x68>)
 8002058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800205c:	6413      	str	r3, [r2, #64]	; 0x40
 800205e:	4b07      	ldr	r3, [pc, #28]	; (800207c <HAL_TIM_PWM_MspInit+0x68>)
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002066:	60bb      	str	r3, [r7, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
}
 800206a:	bf00      	nop
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	40000400 	.word	0x40000400
 800207c:	40023800 	.word	0x40023800
 8002080:	40001800 	.word	0x40001800

08002084 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a0b      	ldr	r2, [pc, #44]	; (80020c0 <HAL_TIM_Base_MspInit+0x3c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d10d      	bne.n	80020b2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	4b0a      	ldr	r3, [pc, #40]	; (80020c4 <HAL_TIM_Base_MspInit+0x40>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209e:	4a09      	ldr	r2, [pc, #36]	; (80020c4 <HAL_TIM_Base_MspInit+0x40>)
 80020a0:	f043 0310 	orr.w	r3, r3, #16
 80020a4:	6413      	str	r3, [r2, #64]	; 0x40
 80020a6:	4b07      	ldr	r3, [pc, #28]	; (80020c4 <HAL_TIM_Base_MspInit+0x40>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	f003 0310 	and.w	r3, r3, #16
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	40001000 	.word	0x40001000
 80020c4:	40023800 	.word	0x40023800

080020c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	; 0x28
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a33      	ldr	r2, [pc, #204]	; (80021b4 <HAL_TIM_MspPostInit+0xec>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d13c      	bne.n	8002164 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	4b32      	ldr	r3, [pc, #200]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a31      	ldr	r2, [pc, #196]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b2f      	ldr	r3, [pc, #188]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	4b2b      	ldr	r3, [pc, #172]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	4a2a      	ldr	r2, [pc, #168]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 8002110:	f043 0302 	orr.w	r3, r3, #2
 8002114:	6313      	str	r3, [r2, #48]	; 0x30
 8002116:	4b28      	ldr	r3, [pc, #160]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002122:	23c0      	movs	r3, #192	; 0xc0
 8002124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002132:	2302      	movs	r3, #2
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002136:	f107 0314 	add.w	r3, r7, #20
 800213a:	4619      	mov	r1, r3
 800213c:	481f      	ldr	r0, [pc, #124]	; (80021bc <HAL_TIM_MspPostInit+0xf4>)
 800213e:	f000 fce5 	bl	8002b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002142:	2303      	movs	r3, #3
 8002144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214e:	2300      	movs	r3, #0
 8002150:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002152:	2302      	movs	r3, #2
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	4619      	mov	r1, r3
 800215c:	4818      	ldr	r0, [pc, #96]	; (80021c0 <HAL_TIM_MspPostInit+0xf8>)
 800215e:	f000 fcd5 	bl	8002b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002162:	e023      	b.n	80021ac <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM12)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_TIM_MspPostInit+0xfc>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d11e      	bne.n	80021ac <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a10      	ldr	r2, [pc, #64]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 8002178:	f043 0302 	orr.w	r3, r3, #2
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <HAL_TIM_MspPostInit+0xf0>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800218a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800218e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002198:	2300      	movs	r3, #0
 800219a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800219c:	2309      	movs	r3, #9
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	4619      	mov	r1, r3
 80021a6:	4806      	ldr	r0, [pc, #24]	; (80021c0 <HAL_TIM_MspPostInit+0xf8>)
 80021a8:	f000 fcb0 	bl	8002b0c <HAL_GPIO_Init>
}
 80021ac:	bf00      	nop
 80021ae:	3728      	adds	r7, #40	; 0x28
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40000400 	.word	0x40000400
 80021b8:	40023800 	.word	0x40023800
 80021bc:	40020000 	.word	0x40020000
 80021c0:	40020400 	.word	0x40020400
 80021c4:	40001800 	.word	0x40001800

080021c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b090      	sub	sp, #64	; 0x40
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	60da      	str	r2, [r3, #12]
 80021de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a80      	ldr	r2, [pc, #512]	; (80023e8 <HAL_UART_MspInit+0x220>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d153      	bne.n	8002292 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80021ee:	4b7f      	ldr	r3, [pc, #508]	; (80023ec <HAL_UART_MspInit+0x224>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	4a7e      	ldr	r2, [pc, #504]	; (80023ec <HAL_UART_MspInit+0x224>)
 80021f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021f8:	6413      	str	r3, [r2, #64]	; 0x40
 80021fa:	4b7c      	ldr	r3, [pc, #496]	; (80023ec <HAL_UART_MspInit+0x224>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002202:	62bb      	str	r3, [r7, #40]	; 0x28
 8002204:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	627b      	str	r3, [r7, #36]	; 0x24
 800220a:	4b78      	ldr	r3, [pc, #480]	; (80023ec <HAL_UART_MspInit+0x224>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	4a77      	ldr	r2, [pc, #476]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002210:	f043 0304 	orr.w	r3, r3, #4
 8002214:	6313      	str	r3, [r2, #48]	; 0x30
 8002216:	4b75      	ldr	r3, [pc, #468]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	f003 0304 	and.w	r3, r3, #4
 800221e:	627b      	str	r3, [r7, #36]	; 0x24
 8002220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	623b      	str	r3, [r7, #32]
 8002226:	4b71      	ldr	r3, [pc, #452]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	4a70      	ldr	r2, [pc, #448]	; (80023ec <HAL_UART_MspInit+0x224>)
 800222c:	f043 0308 	orr.w	r3, r3, #8
 8002230:	6313      	str	r3, [r2, #48]	; 0x30
 8002232:	4b6e      	ldr	r3, [pc, #440]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	623b      	str	r3, [r7, #32]
 800223c:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800223e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002242:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224c:	2303      	movs	r3, #3
 800224e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002250:	2308      	movs	r3, #8
 8002252:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002254:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002258:	4619      	mov	r1, r3
 800225a:	4865      	ldr	r0, [pc, #404]	; (80023f0 <HAL_UART_MspInit+0x228>)
 800225c:	f000 fc56 	bl	8002b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002260:	2304      	movs	r3, #4
 8002262:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002264:	2302      	movs	r3, #2
 8002266:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226c:	2303      	movs	r3, #3
 800226e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002270:	2308      	movs	r3, #8
 8002272:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002274:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002278:	4619      	mov	r1, r3
 800227a:	485e      	ldr	r0, [pc, #376]	; (80023f4 <HAL_UART_MspInit+0x22c>)
 800227c:	f000 fc46 	bl	8002b0c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002280:	2200      	movs	r2, #0
 8002282:	2100      	movs	r1, #0
 8002284:	2035      	movs	r0, #53	; 0x35
 8002286:	f000 fb85 	bl	8002994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800228a:	2035      	movs	r0, #53	; 0x35
 800228c:	f000 fb9e 	bl	80029cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002290:	e0a6      	b.n	80023e0 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a58      	ldr	r2, [pc, #352]	; (80023f8 <HAL_UART_MspInit+0x230>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d135      	bne.n	8002308 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART1_CLK_ENABLE();
 800229c:	2300      	movs	r3, #0
 800229e:	61fb      	str	r3, [r7, #28]
 80022a0:	4b52      	ldr	r3, [pc, #328]	; (80023ec <HAL_UART_MspInit+0x224>)
 80022a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a4:	4a51      	ldr	r2, [pc, #324]	; (80023ec <HAL_UART_MspInit+0x224>)
 80022a6:	f043 0310 	orr.w	r3, r3, #16
 80022aa:	6453      	str	r3, [r2, #68]	; 0x44
 80022ac:	4b4f      	ldr	r3, [pc, #316]	; (80023ec <HAL_UART_MspInit+0x224>)
 80022ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b0:	f003 0310 	and.w	r3, r3, #16
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b8:	2300      	movs	r3, #0
 80022ba:	61bb      	str	r3, [r7, #24]
 80022bc:	4b4b      	ldr	r3, [pc, #300]	; (80023ec <HAL_UART_MspInit+0x224>)
 80022be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c0:	4a4a      	ldr	r2, [pc, #296]	; (80023ec <HAL_UART_MspInit+0x224>)
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	6313      	str	r3, [r2, #48]	; 0x30
 80022c8:	4b48      	ldr	r3, [pc, #288]	; (80023ec <HAL_UART_MspInit+0x224>)
 80022ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	61bb      	str	r3, [r7, #24]
 80022d2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80022d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022da:	2302      	movs	r3, #2
 80022dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e2:	2303      	movs	r3, #3
 80022e4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022e6:	2307      	movs	r3, #7
 80022e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ee:	4619      	mov	r1, r3
 80022f0:	4842      	ldr	r0, [pc, #264]	; (80023fc <HAL_UART_MspInit+0x234>)
 80022f2:	f000 fc0b 	bl	8002b0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 80022f6:	2200      	movs	r2, #0
 80022f8:	2106      	movs	r1, #6
 80022fa:	2025      	movs	r0, #37	; 0x25
 80022fc:	f000 fb4a 	bl	8002994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002300:	2025      	movs	r0, #37	; 0x25
 8002302:	f000 fb63 	bl	80029cc <HAL_NVIC_EnableIRQ>
}
 8002306:	e06b      	b.n	80023e0 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART3)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a3c      	ldr	r2, [pc, #240]	; (8002400 <HAL_UART_MspInit+0x238>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d135      	bne.n	800237e <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	4b35      	ldr	r3, [pc, #212]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	4a34      	ldr	r2, [pc, #208]	; (80023ec <HAL_UART_MspInit+0x224>)
 800231c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002320:	6413      	str	r3, [r2, #64]	; 0x40
 8002322:	4b32      	ldr	r3, [pc, #200]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	613b      	str	r3, [r7, #16]
 8002332:	4b2e      	ldr	r3, [pc, #184]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a2d      	ldr	r2, [pc, #180]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002338:	f043 0304 	orr.w	r3, r3, #4
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	4b2b      	ldr	r3, [pc, #172]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f003 0304 	and.w	r3, r3, #4
 8002346:	613b      	str	r3, [r7, #16]
 8002348:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 800234a:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800234e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002350:	2302      	movs	r3, #2
 8002352:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002358:	2303      	movs	r3, #3
 800235a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800235c:	2307      	movs	r3, #7
 800235e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002360:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002364:	4619      	mov	r1, r3
 8002366:	4822      	ldr	r0, [pc, #136]	; (80023f0 <HAL_UART_MspInit+0x228>)
 8002368:	f000 fbd0 	bl	8002b0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800236c:	2200      	movs	r2, #0
 800236e:	2101      	movs	r1, #1
 8002370:	2027      	movs	r0, #39	; 0x27
 8002372:	f000 fb0f 	bl	8002994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002376:	2027      	movs	r0, #39	; 0x27
 8002378:	f000 fb28 	bl	80029cc <HAL_NVIC_EnableIRQ>
}
 800237c:	e030      	b.n	80023e0 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART6)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a20      	ldr	r2, [pc, #128]	; (8002404 <HAL_UART_MspInit+0x23c>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d12b      	bne.n	80023e0 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002388:	2300      	movs	r3, #0
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	4b17      	ldr	r3, [pc, #92]	; (80023ec <HAL_UART_MspInit+0x224>)
 800238e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002390:	4a16      	ldr	r2, [pc, #88]	; (80023ec <HAL_UART_MspInit+0x224>)
 8002392:	f043 0320 	orr.w	r3, r3, #32
 8002396:	6453      	str	r3, [r2, #68]	; 0x44
 8002398:	4b14      	ldr	r3, [pc, #80]	; (80023ec <HAL_UART_MspInit+0x224>)
 800239a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239c:	f003 0320 	and.w	r3, r3, #32
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a4:	2300      	movs	r3, #0
 80023a6:	60bb      	str	r3, [r7, #8]
 80023a8:	4b10      	ldr	r3, [pc, #64]	; (80023ec <HAL_UART_MspInit+0x224>)
 80023aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ac:	4a0f      	ldr	r2, [pc, #60]	; (80023ec <HAL_UART_MspInit+0x224>)
 80023ae:	f043 0304 	orr.w	r3, r3, #4
 80023b2:	6313      	str	r3, [r2, #48]	; 0x30
 80023b4:	4b0d      	ldr	r3, [pc, #52]	; (80023ec <HAL_UART_MspInit+0x224>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	f003 0304 	and.w	r3, r3, #4
 80023bc:	60bb      	str	r3, [r7, #8]
 80023be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023c0:	23c0      	movs	r3, #192	; 0xc0
 80023c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c4:	2302      	movs	r3, #2
 80023c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023cc:	2303      	movs	r3, #3
 80023ce:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80023d0:	2308      	movs	r3, #8
 80023d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023d8:	4619      	mov	r1, r3
 80023da:	4805      	ldr	r0, [pc, #20]	; (80023f0 <HAL_UART_MspInit+0x228>)
 80023dc:	f000 fb96 	bl	8002b0c <HAL_GPIO_Init>
}
 80023e0:	bf00      	nop
 80023e2:	3740      	adds	r7, #64	; 0x40
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40005000 	.word	0x40005000
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40020800 	.word	0x40020800
 80023f4:	40020c00 	.word	0x40020c00
 80023f8:	40011000 	.word	0x40011000
 80023fc:	40020000 	.word	0x40020000
 8002400:	40004800 	.word	0x40004800
 8002404:	40011400 	.word	0x40011400

08002408 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08e      	sub	sp, #56	; 0x38
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002410:	2300      	movs	r3, #0
 8002412:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002414:	2300      	movs	r3, #0
 8002416:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002418:	2300      	movs	r3, #0
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	4b33      	ldr	r3, [pc, #204]	; (80024ec <HAL_InitTick+0xe4>)
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	4a32      	ldr	r2, [pc, #200]	; (80024ec <HAL_InitTick+0xe4>)
 8002422:	f043 0320 	orr.w	r3, r3, #32
 8002426:	6413      	str	r3, [r2, #64]	; 0x40
 8002428:	4b30      	ldr	r3, [pc, #192]	; (80024ec <HAL_InitTick+0xe4>)
 800242a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242c:	f003 0320 	and.w	r3, r3, #32
 8002430:	60fb      	str	r3, [r7, #12]
 8002432:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002434:	f107 0210 	add.w	r2, r7, #16
 8002438:	f107 0314 	add.w	r3, r7, #20
 800243c:	4611      	mov	r1, r2
 800243e:	4618      	mov	r0, r3
 8002440:	f001 fa94 	bl	800396c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002444:	6a3b      	ldr	r3, [r7, #32]
 8002446:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800244a:	2b00      	cmp	r3, #0
 800244c:	d103      	bne.n	8002456 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800244e:	f001 fa65 	bl	800391c <HAL_RCC_GetPCLK1Freq>
 8002452:	6378      	str	r0, [r7, #52]	; 0x34
 8002454:	e004      	b.n	8002460 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002456:	f001 fa61 	bl	800391c <HAL_RCC_GetPCLK1Freq>
 800245a:	4603      	mov	r3, r0
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002462:	4a23      	ldr	r2, [pc, #140]	; (80024f0 <HAL_InitTick+0xe8>)
 8002464:	fba2 2303 	umull	r2, r3, r2, r3
 8002468:	0c9b      	lsrs	r3, r3, #18
 800246a:	3b01      	subs	r3, #1
 800246c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800246e:	4b21      	ldr	r3, [pc, #132]	; (80024f4 <HAL_InitTick+0xec>)
 8002470:	4a21      	ldr	r2, [pc, #132]	; (80024f8 <HAL_InitTick+0xf0>)
 8002472:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002474:	4b1f      	ldr	r3, [pc, #124]	; (80024f4 <HAL_InitTick+0xec>)
 8002476:	f240 32e7 	movw	r2, #999	; 0x3e7
 800247a:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800247c:	4a1d      	ldr	r2, [pc, #116]	; (80024f4 <HAL_InitTick+0xec>)
 800247e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002480:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002482:	4b1c      	ldr	r3, [pc, #112]	; (80024f4 <HAL_InitTick+0xec>)
 8002484:	2200      	movs	r2, #0
 8002486:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002488:	4b1a      	ldr	r3, [pc, #104]	; (80024f4 <HAL_InitTick+0xec>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800248e:	4b19      	ldr	r3, [pc, #100]	; (80024f4 <HAL_InitTick+0xec>)
 8002490:	2200      	movs	r2, #0
 8002492:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002494:	4817      	ldr	r0, [pc, #92]	; (80024f4 <HAL_InitTick+0xec>)
 8002496:	f001 fee3 	bl	8004260 <HAL_TIM_Base_Init>
 800249a:	4603      	mov	r3, r0
 800249c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80024a0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d11b      	bne.n	80024e0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80024a8:	4812      	ldr	r0, [pc, #72]	; (80024f4 <HAL_InitTick+0xec>)
 80024aa:	f001 ff29 	bl	8004300 <HAL_TIM_Base_Start_IT>
 80024ae:	4603      	mov	r3, r0
 80024b0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80024b4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d111      	bne.n	80024e0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80024bc:	2037      	movs	r0, #55	; 0x37
 80024be:	f000 fa85 	bl	80029cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2b0f      	cmp	r3, #15
 80024c6:	d808      	bhi.n	80024da <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80024c8:	2200      	movs	r2, #0
 80024ca:	6879      	ldr	r1, [r7, #4]
 80024cc:	2037      	movs	r0, #55	; 0x37
 80024ce:	f000 fa61 	bl	8002994 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024d2:	4a0a      	ldr	r2, [pc, #40]	; (80024fc <HAL_InitTick+0xf4>)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6013      	str	r3, [r2, #0]
 80024d8:	e002      	b.n	80024e0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80024e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3738      	adds	r7, #56	; 0x38
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40023800 	.word	0x40023800
 80024f0:	431bde83 	.word	0x431bde83
 80024f4:	200006e8 	.word	0x200006e8
 80024f8:	40001400 	.word	0x40001400
 80024fc:	20000004 	.word	0x20000004

08002500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002504:	e7fe      	b.n	8002504 <NMI_Handler+0x4>

08002506 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002506:	b480      	push	{r7}
 8002508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800250a:	e7fe      	b.n	800250a <HardFault_Handler+0x4>

0800250c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002510:	e7fe      	b.n	8002510 <MemManage_Handler+0x4>

08002512 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002512:	b480      	push	{r7}
 8002514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002516:	e7fe      	b.n	8002516 <BusFault_Handler+0x4>

08002518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800251c:	e7fe      	b.n	800251c <UsageFault_Handler+0x4>
	...

08002520 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  if (__HAL_TIM_GET_IT_SOURCE(&htim2, TIM_IT_UPDATE) != RESET) {
 8002524:	4b1b      	ldr	r3, [pc, #108]	; (8002594 <TIM2_IRQHandler+0x74>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b01      	cmp	r3, #1
 8002530:	d126      	bne.n	8002580 <TIM2_IRQHandler+0x60>
		// Timer overflow interrupt
		Global_Speed = round(Calculate_Car_Speed());
 8002532:	f7ff f86f 	bl	8001614 <Calculate_Car_Speed>
 8002536:	ee10 3a10 	vmov	r3, s0
 800253a:	4618      	mov	r0, r3
 800253c:	f7fe f874 	bl	8000628 <__aeabi_f2d>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	ec43 2b10 	vmov	d0, r2, r3
 8002548:	f00a fd68 	bl	800d01c <round>
 800254c:	ec53 2b10 	vmov	r2, r3, d0
 8002550:	4610      	mov	r0, r2
 8002552:	4619      	mov	r1, r3
 8002554:	f7fe fb98 	bl	8000c88 <__aeabi_d2uiz>
 8002558:	4603      	mov	r3, r0
 800255a:	b29a      	uxth	r2, r3
 800255c:	4b0e      	ldr	r3, [pc, #56]	; (8002598 <TIM2_IRQHandler+0x78>)
 800255e:	801a      	strh	r2, [r3, #0]
        if(Global_GPS_Speed_Completetion==Nothing_Completed)
 8002560:	4b0e      	ldr	r3, [pc, #56]	; (800259c <TIM2_IRQHandler+0x7c>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d103      	bne.n	8002570 <TIM2_IRQHandler+0x50>
        {
        	Global_GPS_Speed_Completetion=Half_Completed_Speed;
 8002568:	4b0c      	ldr	r3, [pc, #48]	; (800259c <TIM2_IRQHandler+0x7c>)
 800256a:	2201      	movs	r2, #1
 800256c:	701a      	strb	r2, [r3, #0]
 800256e:	e00c      	b.n	800258a <TIM2_IRQHandler+0x6a>

        }
        else if(Global_GPS_Speed_Completetion==Half_Completed_GPS)
 8002570:	4b0a      	ldr	r3, [pc, #40]	; (800259c <TIM2_IRQHandler+0x7c>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b02      	cmp	r3, #2
 8002576:	d108      	bne.n	800258a <TIM2_IRQHandler+0x6a>
        {
        	Global_GPS_Speed_Completetion=Nothing_Completed;
 8002578:	4b08      	ldr	r3, [pc, #32]	; (800259c <TIM2_IRQHandler+0x7c>)
 800257a:	2200      	movs	r2, #0
 800257c:	701a      	strb	r2, [r3, #0]
 800257e:	e004      	b.n	800258a <TIM2_IRQHandler+0x6a>
        	/*Notify the ESPPeriodicTask*/
        	//xTaskNotifyFromISR();
        }

	}else {
		edges_counter++;
 8002580:	4b07      	ldr	r3, [pc, #28]	; (80025a0 <TIM2_IRQHandler+0x80>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	3301      	adds	r3, #1
 8002586:	4a06      	ldr	r2, [pc, #24]	; (80025a0 <TIM2_IRQHandler+0x80>)
 8002588:	6013      	str	r3, [r2, #0]
	}
  
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800258a:	4802      	ldr	r0, [pc, #8]	; (8002594 <TIM2_IRQHandler+0x74>)
 800258c:	f002 f9b8 	bl	8004900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002590:	bf00      	nop
 8002592:	bd80      	pop	{r7, pc}
 8002594:	200004b4 	.word	0x200004b4
 8002598:	200006e6 	.word	0x200006e6
 800259c:	200001fc 	.word	0x200001fc
 80025a0:	200001f8 	.word	0x200001f8

080025a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 80025a8:	4803      	ldr	r0, [pc, #12]	; (80025b8 <USART1_IRQHandler+0x14>)
 80025aa:	f7fe ffd5 	bl	8001558 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025ae:	4802      	ldr	r0, [pc, #8]	; (80025b8 <USART1_IRQHandler+0x14>)
 80025b0:	f003 f8d8 	bl	8005764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20000618 	.word	0x20000618

080025bc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80025c0:	4802      	ldr	r0, [pc, #8]	; (80025cc <USART3_IRQHandler+0x10>)
 80025c2:	f003 f8cf 	bl	8005764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	2000065c 	.word	0x2000065c

080025d0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80025d4:	4802      	ldr	r0, [pc, #8]	; (80025e0 <UART5_IRQHandler+0x10>)
 80025d6:	f003 f8c5 	bl	8005764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	200005d4 	.word	0x200005d4

080025e4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80025e8:	4802      	ldr	r0, [pc, #8]	; (80025f4 <TIM7_IRQHandler+0x10>)
 80025ea:	f002 f989 	bl	8004900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	200006e8 	.word	0x200006e8

080025f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return 1;
 80025fc:	2301      	movs	r3, #1
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <_kill>:

int _kill(int pid, int sig)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002612:	f008 fe05 	bl	800b220 <__errno>
 8002616:	4603      	mov	r3, r0
 8002618:	2216      	movs	r2, #22
 800261a:	601a      	str	r2, [r3, #0]
  return -1;
 800261c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <_exit>:

void _exit (int status)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002630:	f04f 31ff 	mov.w	r1, #4294967295
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff ffe7 	bl	8002608 <_kill>
  while (1) {}    /* Make sure we hang here */
 800263a:	e7fe      	b.n	800263a <_exit+0x12>

0800263c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	e00a      	b.n	8002664 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800264e:	f3af 8000 	nop.w
 8002652:	4601      	mov	r1, r0
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	60ba      	str	r2, [r7, #8]
 800265a:	b2ca      	uxtb	r2, r1
 800265c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	3301      	adds	r3, #1
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	429a      	cmp	r2, r3
 800266a:	dbf0      	blt.n	800264e <_read+0x12>
  }

  return len;
 800266c:	687b      	ldr	r3, [r7, #4]
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800267e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002682:	4618      	mov	r0, r3
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
 8002696:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800269e:	605a      	str	r2, [r3, #4]
  return 0;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <_isatty>:

int _isatty(int file)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026b6:	2301      	movs	r3, #1
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
	...

080026e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e4:	4b06      	ldr	r3, [pc, #24]	; (8002700 <SystemInit+0x20>)
 80026e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ea:	4a05      	ldr	r2, [pc, #20]	; (8002700 <SystemInit+0x20>)
 80026ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800273c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002708:	480d      	ldr	r0, [pc, #52]	; (8002740 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800270a:	490e      	ldr	r1, [pc, #56]	; (8002744 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800270c:	4a0e      	ldr	r2, [pc, #56]	; (8002748 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800270e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002710:	e002      	b.n	8002718 <LoopCopyDataInit>

08002712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002716:	3304      	adds	r3, #4

08002718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800271c:	d3f9      	bcc.n	8002712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271e:	4a0b      	ldr	r2, [pc, #44]	; (800274c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002720:	4c0b      	ldr	r4, [pc, #44]	; (8002750 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002724:	e001      	b.n	800272a <LoopFillZerobss>

08002726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002728:	3204      	adds	r2, #4

0800272a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800272c:	d3fb      	bcc.n	8002726 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800272e:	f7ff ffd7 	bl	80026e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002732:	f008 fd7b 	bl	800b22c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002736:	f7fe ff97 	bl	8001668 <main>
  bx  lr    
 800273a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800273c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002744:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002748:	0800d60c 	.word	0x0800d60c
  ldr r2, =_sbss
 800274c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002750:	20014ca0 	.word	0x20014ca0

08002754 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002754:	e7fe      	b.n	8002754 <ADC_IRQHandler>
	...

08002758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800275c:	4b0e      	ldr	r3, [pc, #56]	; (8002798 <HAL_Init+0x40>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a0d      	ldr	r2, [pc, #52]	; (8002798 <HAL_Init+0x40>)
 8002762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002766:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002768:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_Init+0x40>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0a      	ldr	r2, [pc, #40]	; (8002798 <HAL_Init+0x40>)
 800276e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002772:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002774:	4b08      	ldr	r3, [pc, #32]	; (8002798 <HAL_Init+0x40>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a07      	ldr	r2, [pc, #28]	; (8002798 <HAL_Init+0x40>)
 800277a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002780:	2003      	movs	r0, #3
 8002782:	f000 f8fc 	bl	800297e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002786:	200f      	movs	r0, #15
 8002788:	f7ff fe3e 	bl	8002408 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800278c:	f7ff fb30 	bl	8001df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40023c00 	.word	0x40023c00

0800279c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <HAL_IncTick+0x20>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	4b06      	ldr	r3, [pc, #24]	; (80027c0 <HAL_IncTick+0x24>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4413      	add	r3, r2
 80027ac:	4a04      	ldr	r2, [pc, #16]	; (80027c0 <HAL_IncTick+0x24>)
 80027ae:	6013      	str	r3, [r2, #0]
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	20000008 	.word	0x20000008
 80027c0:	20000730 	.word	0x20000730

080027c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return uwTick;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_GetTick+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	20000730 	.word	0x20000730

080027dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027e4:	f7ff ffee 	bl	80027c4 <HAL_GetTick>
 80027e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d005      	beq.n	8002802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027f6:	4b0a      	ldr	r3, [pc, #40]	; (8002820 <HAL_Delay+0x44>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	461a      	mov	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4413      	add	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002802:	bf00      	nop
 8002804:	f7ff ffde 	bl	80027c4 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	429a      	cmp	r2, r3
 8002812:	d8f7      	bhi.n	8002804 <HAL_Delay+0x28>
  {
  }
}
 8002814:	bf00      	nop
 8002816:	bf00      	nop
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	20000008 	.word	0x20000008

08002824 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002834:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <__NVIC_SetPriorityGrouping+0x44>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800283a:	68ba      	ldr	r2, [r7, #8]
 800283c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002840:	4013      	ands	r3, r2
 8002842:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800284c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002850:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002856:	4a04      	ldr	r2, [pc, #16]	; (8002868 <__NVIC_SetPriorityGrouping+0x44>)
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	60d3      	str	r3, [r2, #12]
}
 800285c:	bf00      	nop
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr
 8002868:	e000ed00 	.word	0xe000ed00

0800286c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002870:	4b04      	ldr	r3, [pc, #16]	; (8002884 <__NVIC_GetPriorityGrouping+0x18>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	0a1b      	lsrs	r3, r3, #8
 8002876:	f003 0307 	and.w	r3, r3, #7
}
 800287a:	4618      	mov	r0, r3
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	e000ed00 	.word	0xe000ed00

08002888 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002896:	2b00      	cmp	r3, #0
 8002898:	db0b      	blt.n	80028b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	f003 021f 	and.w	r2, r3, #31
 80028a0:	4907      	ldr	r1, [pc, #28]	; (80028c0 <__NVIC_EnableIRQ+0x38>)
 80028a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a6:	095b      	lsrs	r3, r3, #5
 80028a8:	2001      	movs	r0, #1
 80028aa:	fa00 f202 	lsl.w	r2, r0, r2
 80028ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	e000e100 	.word	0xe000e100

080028c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	db0a      	blt.n	80028ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	490c      	ldr	r1, [pc, #48]	; (8002910 <__NVIC_SetPriority+0x4c>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	0112      	lsls	r2, r2, #4
 80028e4:	b2d2      	uxtb	r2, r2
 80028e6:	440b      	add	r3, r1
 80028e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028ec:	e00a      	b.n	8002904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4908      	ldr	r1, [pc, #32]	; (8002914 <__NVIC_SetPriority+0x50>)
 80028f4:	79fb      	ldrb	r3, [r7, #7]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	3b04      	subs	r3, #4
 80028fc:	0112      	lsls	r2, r2, #4
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	440b      	add	r3, r1
 8002902:	761a      	strb	r2, [r3, #24]
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	e000e100 	.word	0xe000e100
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	; 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f1c3 0307 	rsb	r3, r3, #7
 8002932:	2b04      	cmp	r3, #4
 8002934:	bf28      	it	cs
 8002936:	2304      	movcs	r3, #4
 8002938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3304      	adds	r3, #4
 800293e:	2b06      	cmp	r3, #6
 8002940:	d902      	bls.n	8002948 <NVIC_EncodePriority+0x30>
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	3b03      	subs	r3, #3
 8002946:	e000      	b.n	800294a <NVIC_EncodePriority+0x32>
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	f04f 32ff 	mov.w	r2, #4294967295
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43da      	mvns	r2, r3
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	401a      	ands	r2, r3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002960:	f04f 31ff 	mov.w	r1, #4294967295
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	fa01 f303 	lsl.w	r3, r1, r3
 800296a:	43d9      	mvns	r1, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002970:	4313      	orrs	r3, r2
         );
}
 8002972:	4618      	mov	r0, r3
 8002974:	3724      	adds	r7, #36	; 0x24
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff ff4c 	bl	8002824 <__NVIC_SetPriorityGrouping>
}
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
 80029a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029a6:	f7ff ff61 	bl	800286c <__NVIC_GetPriorityGrouping>
 80029aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	68b9      	ldr	r1, [r7, #8]
 80029b0:	6978      	ldr	r0, [r7, #20]
 80029b2:	f7ff ffb1 	bl	8002918 <NVIC_EncodePriority>
 80029b6:	4602      	mov	r2, r0
 80029b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029bc:	4611      	mov	r1, r2
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff ff80 	bl	80028c4 <__NVIC_SetPriority>
}
 80029c4:	bf00      	nop
 80029c6:	3718      	adds	r7, #24
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff ff54 	bl	8002888 <__NVIC_EnableIRQ>
}
 80029e0:	bf00      	nop
 80029e2:	3708      	adds	r7, #8
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029f6:	f7ff fee5 	bl	80027c4 <HAL_GetTick>
 80029fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d008      	beq.n	8002a1a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e052      	b.n	8002ac0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0216 	bic.w	r2, r2, #22
 8002a28:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695a      	ldr	r2, [r3, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a38:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d103      	bne.n	8002a4a <HAL_DMA_Abort+0x62>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0208 	bic.w	r2, r2, #8
 8002a58:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0201 	bic.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a6a:	e013      	b.n	8002a94 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a6c:	f7ff feaa 	bl	80027c4 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b05      	cmp	r3, #5
 8002a78:	d90c      	bls.n	8002a94 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2203      	movs	r2, #3
 8002a84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e015      	b.n	8002ac0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1e4      	bne.n	8002a6c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa6:	223f      	movs	r2, #63	; 0x3f
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d004      	beq.n	8002ae6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2280      	movs	r2, #128	; 0x80
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e00c      	b.n	8002b00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2205      	movs	r2, #5
 8002aea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0201 	bic.w	r2, r2, #1
 8002afc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b089      	sub	sp, #36	; 0x24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
 8002b26:	e165      	b.n	8002df4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b28:	2201      	movs	r2, #1
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	f040 8154 	bne.w	8002dee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d005      	beq.n	8002b5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d130      	bne.n	8002bc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	2203      	movs	r2, #3
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4013      	ands	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b94:	2201      	movs	r2, #1
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 0201 	and.w	r2, r3, #1
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	2b03      	cmp	r3, #3
 8002bca:	d017      	beq.n	8002bfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 0303 	and.w	r3, r3, #3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d123      	bne.n	8002c50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	08da      	lsrs	r2, r3, #3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3208      	adds	r2, #8
 8002c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	f003 0307 	and.w	r3, r3, #7
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	220f      	movs	r2, #15
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	08da      	lsrs	r2, r3, #3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3208      	adds	r2, #8
 8002c4a:	69b9      	ldr	r1, [r7, #24]
 8002c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 0203 	and.w	r2, r3, #3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 80ae 	beq.w	8002dee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	4b5d      	ldr	r3, [pc, #372]	; (8002e0c <HAL_GPIO_Init+0x300>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9a:	4a5c      	ldr	r2, [pc, #368]	; (8002e0c <HAL_GPIO_Init+0x300>)
 8002c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ca2:	4b5a      	ldr	r3, [pc, #360]	; (8002e0c <HAL_GPIO_Init+0x300>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cae:	4a58      	ldr	r2, [pc, #352]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	089b      	lsrs	r3, r3, #2
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a4f      	ldr	r2, [pc, #316]	; (8002e14 <HAL_GPIO_Init+0x308>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d025      	beq.n	8002d26 <HAL_GPIO_Init+0x21a>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a4e      	ldr	r2, [pc, #312]	; (8002e18 <HAL_GPIO_Init+0x30c>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d01f      	beq.n	8002d22 <HAL_GPIO_Init+0x216>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a4d      	ldr	r2, [pc, #308]	; (8002e1c <HAL_GPIO_Init+0x310>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d019      	beq.n	8002d1e <HAL_GPIO_Init+0x212>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a4c      	ldr	r2, [pc, #304]	; (8002e20 <HAL_GPIO_Init+0x314>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d013      	beq.n	8002d1a <HAL_GPIO_Init+0x20e>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a4b      	ldr	r2, [pc, #300]	; (8002e24 <HAL_GPIO_Init+0x318>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d00d      	beq.n	8002d16 <HAL_GPIO_Init+0x20a>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a4a      	ldr	r2, [pc, #296]	; (8002e28 <HAL_GPIO_Init+0x31c>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d007      	beq.n	8002d12 <HAL_GPIO_Init+0x206>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a49      	ldr	r2, [pc, #292]	; (8002e2c <HAL_GPIO_Init+0x320>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d101      	bne.n	8002d0e <HAL_GPIO_Init+0x202>
 8002d0a:	2306      	movs	r3, #6
 8002d0c:	e00c      	b.n	8002d28 <HAL_GPIO_Init+0x21c>
 8002d0e:	2307      	movs	r3, #7
 8002d10:	e00a      	b.n	8002d28 <HAL_GPIO_Init+0x21c>
 8002d12:	2305      	movs	r3, #5
 8002d14:	e008      	b.n	8002d28 <HAL_GPIO_Init+0x21c>
 8002d16:	2304      	movs	r3, #4
 8002d18:	e006      	b.n	8002d28 <HAL_GPIO_Init+0x21c>
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e004      	b.n	8002d28 <HAL_GPIO_Init+0x21c>
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e002      	b.n	8002d28 <HAL_GPIO_Init+0x21c>
 8002d22:	2301      	movs	r3, #1
 8002d24:	e000      	b.n	8002d28 <HAL_GPIO_Init+0x21c>
 8002d26:	2300      	movs	r3, #0
 8002d28:	69fa      	ldr	r2, [r7, #28]
 8002d2a:	f002 0203 	and.w	r2, r2, #3
 8002d2e:	0092      	lsls	r2, r2, #2
 8002d30:	4093      	lsls	r3, r2
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d38:	4935      	ldr	r1, [pc, #212]	; (8002e10 <HAL_GPIO_Init+0x304>)
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	089b      	lsrs	r3, r3, #2
 8002d3e:	3302      	adds	r3, #2
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d46:	4b3a      	ldr	r3, [pc, #232]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4013      	ands	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d6a:	4a31      	ldr	r2, [pc, #196]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d70:	4b2f      	ldr	r3, [pc, #188]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d94:	4a26      	ldr	r2, [pc, #152]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d9a:	4b25      	ldr	r3, [pc, #148]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	43db      	mvns	r3, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4013      	ands	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dbe:	4a1c      	ldr	r2, [pc, #112]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dc4:	4b1a      	ldr	r3, [pc, #104]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002de8:	4a11      	ldr	r2, [pc, #68]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	3301      	adds	r3, #1
 8002df2:	61fb      	str	r3, [r7, #28]
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	2b0f      	cmp	r3, #15
 8002df8:	f67f ae96 	bls.w	8002b28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	bf00      	nop
 8002e00:	3724      	adds	r7, #36	; 0x24
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	40013800 	.word	0x40013800
 8002e14:	40020000 	.word	0x40020000
 8002e18:	40020400 	.word	0x40020400
 8002e1c:	40020800 	.word	0x40020800
 8002e20:	40020c00 	.word	0x40020c00
 8002e24:	40021000 	.word	0x40021000
 8002e28:	40021400 	.word	0x40021400
 8002e2c:	40021800 	.word	0x40021800
 8002e30:	40013c00 	.word	0x40013c00

08002e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	807b      	strh	r3, [r7, #2]
 8002e40:	4613      	mov	r3, r2
 8002e42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e44:	787b      	ldrb	r3, [r7, #1]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e4a:	887a      	ldrh	r2, [r7, #2]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e50:	e003      	b.n	8002e5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e52:	887b      	ldrh	r3, [r7, #2]
 8002e54:	041a      	lsls	r2, r3, #16
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	619a      	str	r2, [r3, #24]
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
	...

08002e68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d101      	bne.n	8002e7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e12b      	b.n	80030d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d106      	bne.n	8002e94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f7fe ffd6 	bl	8001e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2224      	movs	r2, #36	; 0x24
 8002e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0201 	bic.w	r2, r2, #1
 8002eaa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002eca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ecc:	f000 fd26 	bl	800391c <HAL_RCC_GetPCLK1Freq>
 8002ed0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	4a81      	ldr	r2, [pc, #516]	; (80030dc <HAL_I2C_Init+0x274>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d807      	bhi.n	8002eec <HAL_I2C_Init+0x84>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4a80      	ldr	r2, [pc, #512]	; (80030e0 <HAL_I2C_Init+0x278>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	bf94      	ite	ls
 8002ee4:	2301      	movls	r3, #1
 8002ee6:	2300      	movhi	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	e006      	b.n	8002efa <HAL_I2C_Init+0x92>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4a7d      	ldr	r2, [pc, #500]	; (80030e4 <HAL_I2C_Init+0x27c>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	bf94      	ite	ls
 8002ef4:	2301      	movls	r3, #1
 8002ef6:	2300      	movhi	r3, #0
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e0e7      	b.n	80030d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	4a78      	ldr	r2, [pc, #480]	; (80030e8 <HAL_I2C_Init+0x280>)
 8002f06:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0a:	0c9b      	lsrs	r3, r3, #18
 8002f0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68ba      	ldr	r2, [r7, #8]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	4a6a      	ldr	r2, [pc, #424]	; (80030dc <HAL_I2C_Init+0x274>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d802      	bhi.n	8002f3c <HAL_I2C_Init+0xd4>
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	e009      	b.n	8002f50 <HAL_I2C_Init+0xe8>
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f42:	fb02 f303 	mul.w	r3, r2, r3
 8002f46:	4a69      	ldr	r2, [pc, #420]	; (80030ec <HAL_I2C_Init+0x284>)
 8002f48:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4c:	099b      	lsrs	r3, r3, #6
 8002f4e:	3301      	adds	r3, #1
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	6812      	ldr	r2, [r2, #0]
 8002f54:	430b      	orrs	r3, r1
 8002f56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	495c      	ldr	r1, [pc, #368]	; (80030dc <HAL_I2C_Init+0x274>)
 8002f6c:	428b      	cmp	r3, r1
 8002f6e:	d819      	bhi.n	8002fa4 <HAL_I2C_Init+0x13c>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	1e59      	subs	r1, r3, #1
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f7e:	1c59      	adds	r1, r3, #1
 8002f80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f84:	400b      	ands	r3, r1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00a      	beq.n	8002fa0 <HAL_I2C_Init+0x138>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	1e59      	subs	r1, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f98:	3301      	adds	r3, #1
 8002f9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f9e:	e051      	b.n	8003044 <HAL_I2C_Init+0x1dc>
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	e04f      	b.n	8003044 <HAL_I2C_Init+0x1dc>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d111      	bne.n	8002fd0 <HAL_I2C_Init+0x168>
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	1e58      	subs	r0, r3, #1
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6859      	ldr	r1, [r3, #4]
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	440b      	add	r3, r1
 8002fba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	bf0c      	ite	eq
 8002fc8:	2301      	moveq	r3, #1
 8002fca:	2300      	movne	r3, #0
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	e012      	b.n	8002ff6 <HAL_I2C_Init+0x18e>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	1e58      	subs	r0, r3, #1
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6859      	ldr	r1, [r3, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	0099      	lsls	r1, r3, #2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	bf0c      	ite	eq
 8002ff0:	2301      	moveq	r3, #1
 8002ff2:	2300      	movne	r3, #0
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <HAL_I2C_Init+0x196>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e022      	b.n	8003044 <HAL_I2C_Init+0x1dc>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10e      	bne.n	8003024 <HAL_I2C_Init+0x1bc>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1e58      	subs	r0, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6859      	ldr	r1, [r3, #4]
 800300e:	460b      	mov	r3, r1
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	440b      	add	r3, r1
 8003014:	fbb0 f3f3 	udiv	r3, r0, r3
 8003018:	3301      	adds	r3, #1
 800301a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800301e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003022:	e00f      	b.n	8003044 <HAL_I2C_Init+0x1dc>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1e58      	subs	r0, r3, #1
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6859      	ldr	r1, [r3, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	0099      	lsls	r1, r3, #2
 8003034:	440b      	add	r3, r1
 8003036:	fbb0 f3f3 	udiv	r3, r0, r3
 800303a:	3301      	adds	r3, #1
 800303c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003040:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	6809      	ldr	r1, [r1, #0]
 8003048:	4313      	orrs	r3, r2
 800304a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69da      	ldr	r2, [r3, #28]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003072:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6911      	ldr	r1, [r2, #16]
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	68d2      	ldr	r2, [r2, #12]
 800307e:	4311      	orrs	r1, r2
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	430b      	orrs	r3, r1
 8003086:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695a      	ldr	r2, [r3, #20]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f042 0201 	orr.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2220      	movs	r2, #32
 80030be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	000186a0 	.word	0x000186a0
 80030e0:	001e847f 	.word	0x001e847f
 80030e4:	003d08ff 	.word	0x003d08ff
 80030e8:	431bde83 	.word	0x431bde83
 80030ec:	10624dd3 	.word	0x10624dd3

080030f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b088      	sub	sp, #32
 80030f4:	af02      	add	r7, sp, #8
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	607a      	str	r2, [r7, #4]
 80030fa:	461a      	mov	r2, r3
 80030fc:	460b      	mov	r3, r1
 80030fe:	817b      	strh	r3, [r7, #10]
 8003100:	4613      	mov	r3, r2
 8003102:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003104:	f7ff fb5e 	bl	80027c4 <HAL_GetTick>
 8003108:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b20      	cmp	r3, #32
 8003114:	f040 80e0 	bne.w	80032d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	2319      	movs	r3, #25
 800311e:	2201      	movs	r2, #1
 8003120:	4970      	ldr	r1, [pc, #448]	; (80032e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 f964 	bl	80033f0 <I2C_WaitOnFlagUntilTimeout>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800312e:	2302      	movs	r3, #2
 8003130:	e0d3      	b.n	80032da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <HAL_I2C_Master_Transmit+0x50>
 800313c:	2302      	movs	r3, #2
 800313e:	e0cc      	b.n	80032da <HAL_I2C_Master_Transmit+0x1ea>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b01      	cmp	r3, #1
 8003154:	d007      	beq.n	8003166 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f042 0201 	orr.w	r2, r2, #1
 8003164:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003174:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2221      	movs	r2, #33	; 0x21
 800317a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2210      	movs	r2, #16
 8003182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	893a      	ldrh	r2, [r7, #8]
 8003196:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800319c:	b29a      	uxth	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	4a50      	ldr	r2, [pc, #320]	; (80032e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80031a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031a8:	8979      	ldrh	r1, [r7, #10]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	6a3a      	ldr	r2, [r7, #32]
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f000 f89c 	bl	80032ec <I2C_MasterRequestWrite>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e08d      	b.n	80032da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031be:	2300      	movs	r3, #0
 80031c0:	613b      	str	r3, [r7, #16]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	613b      	str	r3, [r7, #16]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	613b      	str	r3, [r7, #16]
 80031d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80031d4:	e066      	b.n	80032a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	6a39      	ldr	r1, [r7, #32]
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 f9de 	bl	800359c <I2C_WaitOnTXEFlagUntilTimeout>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00d      	beq.n	8003202 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d107      	bne.n	80031fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e06b      	b.n	80032da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003206:	781a      	ldrb	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800321c:	b29b      	uxth	r3, r3
 800321e:	3b01      	subs	r3, #1
 8003220:	b29a      	uxth	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322a:	3b01      	subs	r3, #1
 800322c:	b29a      	uxth	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b04      	cmp	r3, #4
 800323e:	d11b      	bne.n	8003278 <HAL_I2C_Master_Transmit+0x188>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003244:	2b00      	cmp	r3, #0
 8003246:	d017      	beq.n	8003278 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	781a      	ldrb	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003262:	b29b      	uxth	r3, r3
 8003264:	3b01      	subs	r3, #1
 8003266:	b29a      	uxth	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003278:	697a      	ldr	r2, [r7, #20]
 800327a:	6a39      	ldr	r1, [r7, #32]
 800327c:	68f8      	ldr	r0, [r7, #12]
 800327e:	f000 f9ce 	bl	800361e <I2C_WaitOnBTFFlagUntilTimeout>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d00d      	beq.n	80032a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328c:	2b04      	cmp	r3, #4
 800328e:	d107      	bne.n	80032a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800329e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e01a      	b.n	80032da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d194      	bne.n	80031d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2220      	movs	r2, #32
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e000      	b.n	80032da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80032d8:	2302      	movs	r3, #2
  }
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3718      	adds	r7, #24
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	00100002 	.word	0x00100002
 80032e8:	ffff0000 	.word	0xffff0000

080032ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b088      	sub	sp, #32
 80032f0:	af02      	add	r7, sp, #8
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	607a      	str	r2, [r7, #4]
 80032f6:	603b      	str	r3, [r7, #0]
 80032f8:	460b      	mov	r3, r1
 80032fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003300:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	2b08      	cmp	r3, #8
 8003306:	d006      	beq.n	8003316 <I2C_MasterRequestWrite+0x2a>
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d003      	beq.n	8003316 <I2C_MasterRequestWrite+0x2a>
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003314:	d108      	bne.n	8003328 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	e00b      	b.n	8003340 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332c:	2b12      	cmp	r3, #18
 800332e:	d107      	bne.n	8003340 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800333e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 f84f 	bl	80033f0 <I2C_WaitOnFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00d      	beq.n	8003374 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003366:	d103      	bne.n	8003370 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800336e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e035      	b.n	80033e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	691b      	ldr	r3, [r3, #16]
 8003378:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800337c:	d108      	bne.n	8003390 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800337e:	897b      	ldrh	r3, [r7, #10]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	461a      	mov	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800338c:	611a      	str	r2, [r3, #16]
 800338e:	e01b      	b.n	80033c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003390:	897b      	ldrh	r3, [r7, #10]
 8003392:	11db      	asrs	r3, r3, #7
 8003394:	b2db      	uxtb	r3, r3
 8003396:	f003 0306 	and.w	r3, r3, #6
 800339a:	b2db      	uxtb	r3, r3
 800339c:	f063 030f 	orn	r3, r3, #15
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	490e      	ldr	r1, [pc, #56]	; (80033e8 <I2C_MasterRequestWrite+0xfc>)
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 f875 	bl	800349e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e010      	b.n	80033e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033be:	897b      	ldrh	r3, [r7, #10]
 80033c0:	b2da      	uxtb	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	4907      	ldr	r1, [pc, #28]	; (80033ec <I2C_MasterRequestWrite+0x100>)
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 f865 	bl	800349e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	00010008 	.word	0x00010008
 80033ec:	00010002 	.word	0x00010002

080033f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	603b      	str	r3, [r7, #0]
 80033fc:	4613      	mov	r3, r2
 80033fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003400:	e025      	b.n	800344e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003408:	d021      	beq.n	800344e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800340a:	f7ff f9db 	bl	80027c4 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	429a      	cmp	r2, r3
 8003418:	d302      	bcc.n	8003420 <I2C_WaitOnFlagUntilTimeout+0x30>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d116      	bne.n	800344e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2220      	movs	r2, #32
 800342a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	f043 0220 	orr.w	r2, r3, #32
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e023      	b.n	8003496 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	0c1b      	lsrs	r3, r3, #16
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b01      	cmp	r3, #1
 8003456:	d10d      	bne.n	8003474 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	695b      	ldr	r3, [r3, #20]
 800345e:	43da      	mvns	r2, r3
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	4013      	ands	r3, r2
 8003464:	b29b      	uxth	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	bf0c      	ite	eq
 800346a:	2301      	moveq	r3, #1
 800346c:	2300      	movne	r3, #0
 800346e:	b2db      	uxtb	r3, r3
 8003470:	461a      	mov	r2, r3
 8003472:	e00c      	b.n	800348e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	43da      	mvns	r2, r3
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	4013      	ands	r3, r2
 8003480:	b29b      	uxth	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	bf0c      	ite	eq
 8003486:	2301      	moveq	r3, #1
 8003488:	2300      	movne	r3, #0
 800348a:	b2db      	uxtb	r3, r3
 800348c:	461a      	mov	r2, r3
 800348e:	79fb      	ldrb	r3, [r7, #7]
 8003490:	429a      	cmp	r2, r3
 8003492:	d0b6      	beq.n	8003402 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3710      	adds	r7, #16
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}

0800349e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800349e:	b580      	push	{r7, lr}
 80034a0:	b084      	sub	sp, #16
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	60f8      	str	r0, [r7, #12]
 80034a6:	60b9      	str	r1, [r7, #8]
 80034a8:	607a      	str	r2, [r7, #4]
 80034aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034ac:	e051      	b.n	8003552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034bc:	d123      	bne.n	8003506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f2:	f043 0204 	orr.w	r2, r3, #4
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e046      	b.n	8003594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350c:	d021      	beq.n	8003552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350e:	f7ff f959 	bl	80027c4 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	429a      	cmp	r2, r3
 800351c:	d302      	bcc.n	8003524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d116      	bne.n	8003552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	f043 0220 	orr.w	r2, r3, #32
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e020      	b.n	8003594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	0c1b      	lsrs	r3, r3, #16
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b01      	cmp	r3, #1
 800355a:	d10c      	bne.n	8003576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	43da      	mvns	r2, r3
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	4013      	ands	r3, r2
 8003568:	b29b      	uxth	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	bf14      	ite	ne
 800356e:	2301      	movne	r3, #1
 8003570:	2300      	moveq	r3, #0
 8003572:	b2db      	uxtb	r3, r3
 8003574:	e00b      	b.n	800358e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	43da      	mvns	r2, r3
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	4013      	ands	r3, r2
 8003582:	b29b      	uxth	r3, r3
 8003584:	2b00      	cmp	r3, #0
 8003586:	bf14      	ite	ne
 8003588:	2301      	movne	r3, #1
 800358a:	2300      	moveq	r3, #0
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d18d      	bne.n	80034ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035a8:	e02d      	b.n	8003606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 f878 	bl	80036a0 <I2C_IsAcknowledgeFailed>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e02d      	b.n	8003616 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c0:	d021      	beq.n	8003606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c2:	f7ff f8ff 	bl	80027c4 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d302      	bcc.n	80035d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d116      	bne.n	8003606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	f043 0220 	orr.w	r2, r3, #32
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e007      	b.n	8003616 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003610:	2b80      	cmp	r3, #128	; 0x80
 8003612:	d1ca      	bne.n	80035aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b084      	sub	sp, #16
 8003622:	af00      	add	r7, sp, #0
 8003624:	60f8      	str	r0, [r7, #12]
 8003626:	60b9      	str	r1, [r7, #8]
 8003628:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800362a:	e02d      	b.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 f837 	bl	80036a0 <I2C_IsAcknowledgeFailed>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e02d      	b.n	8003698 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003642:	d021      	beq.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003644:	f7ff f8be 	bl	80027c4 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	429a      	cmp	r2, r3
 8003652:	d302      	bcc.n	800365a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d116      	bne.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2220      	movs	r2, #32
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003674:	f043 0220 	orr.w	r2, r3, #32
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e007      	b.n	8003698 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f003 0304 	and.w	r3, r3, #4
 8003692:	2b04      	cmp	r3, #4
 8003694:	d1ca      	bne.n	800362c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036b6:	d11b      	bne.n	80036f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2220      	movs	r2, #32
 80036cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036dc:	f043 0204 	orr.w	r2, r3, #4
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e000      	b.n	80036f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
	...

08003700 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800370c:	4b09      	ldr	r3, [pc, #36]	; (8003734 <HAL_PWR_EnterSLEEPMode+0x34>)
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	4a08      	ldr	r2, [pc, #32]	; (8003734 <HAL_PWR_EnterSLEEPMode+0x34>)
 8003712:	f023 0304 	bic.w	r3, r3, #4
 8003716:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003718:	78fb      	ldrb	r3, [r7, #3]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800371e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8003720:	e002      	b.n	8003728 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8003722:	bf40      	sev
    __WFE();
 8003724:	bf20      	wfe
    __WFE();
 8003726:	bf20      	wfe
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr
 8003734:	e000ed00 	.word	0xe000ed00

08003738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d101      	bne.n	800374c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e0cc      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800374c:	4b68      	ldr	r3, [pc, #416]	; (80038f0 <HAL_RCC_ClockConfig+0x1b8>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 030f 	and.w	r3, r3, #15
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	429a      	cmp	r2, r3
 8003758:	d90c      	bls.n	8003774 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800375a:	4b65      	ldr	r3, [pc, #404]	; (80038f0 <HAL_RCC_ClockConfig+0x1b8>)
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003762:	4b63      	ldr	r3, [pc, #396]	; (80038f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 030f 	and.w	r3, r3, #15
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d001      	beq.n	8003774 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e0b8      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d020      	beq.n	80037c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	2b00      	cmp	r3, #0
 800378a:	d005      	beq.n	8003798 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800378c:	4b59      	ldr	r3, [pc, #356]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	4a58      	ldr	r2, [pc, #352]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003792:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003796:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0308 	and.w	r3, r3, #8
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d005      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037a4:	4b53      	ldr	r3, [pc, #332]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	4a52      	ldr	r2, [pc, #328]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037b0:	4b50      	ldr	r3, [pc, #320]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	494d      	ldr	r1, [pc, #308]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d044      	beq.n	8003858 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d107      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d6:	4b47      	ldr	r3, [pc, #284]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d119      	bne.n	8003816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e07f      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d003      	beq.n	80037f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037f2:	2b03      	cmp	r3, #3
 80037f4:	d107      	bne.n	8003806 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f6:	4b3f      	ldr	r3, [pc, #252]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d109      	bne.n	8003816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e06f      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003806:	4b3b      	ldr	r3, [pc, #236]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e067      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003816:	4b37      	ldr	r3, [pc, #220]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f023 0203 	bic.w	r2, r3, #3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	4934      	ldr	r1, [pc, #208]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003824:	4313      	orrs	r3, r2
 8003826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003828:	f7fe ffcc 	bl	80027c4 <HAL_GetTick>
 800382c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382e:	e00a      	b.n	8003846 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003830:	f7fe ffc8 	bl	80027c4 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	f241 3288 	movw	r2, #5000	; 0x1388
 800383e:	4293      	cmp	r3, r2
 8003840:	d901      	bls.n	8003846 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e04f      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003846:	4b2b      	ldr	r3, [pc, #172]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 020c 	and.w	r2, r3, #12
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	429a      	cmp	r2, r3
 8003856:	d1eb      	bne.n	8003830 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003858:	4b25      	ldr	r3, [pc, #148]	; (80038f0 <HAL_RCC_ClockConfig+0x1b8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 030f 	and.w	r3, r3, #15
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	429a      	cmp	r2, r3
 8003864:	d20c      	bcs.n	8003880 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003866:	4b22      	ldr	r3, [pc, #136]	; (80038f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003868:	683a      	ldr	r2, [r7, #0]
 800386a:	b2d2      	uxtb	r2, r2
 800386c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800386e:	4b20      	ldr	r3, [pc, #128]	; (80038f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 030f 	and.w	r3, r3, #15
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	429a      	cmp	r2, r3
 800387a:	d001      	beq.n	8003880 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e032      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b00      	cmp	r3, #0
 800388a:	d008      	beq.n	800389e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800388c:	4b19      	ldr	r3, [pc, #100]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4916      	ldr	r1, [pc, #88]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	4313      	orrs	r3, r2
 800389c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0308 	and.w	r3, r3, #8
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d009      	beq.n	80038be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038aa:	4b12      	ldr	r3, [pc, #72]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	490e      	ldr	r1, [pc, #56]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038be:	f000 f887 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 80038c2:	4602      	mov	r2, r0
 80038c4:	4b0b      	ldr	r3, [pc, #44]	; (80038f4 <HAL_RCC_ClockConfig+0x1bc>)
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	091b      	lsrs	r3, r3, #4
 80038ca:	f003 030f 	and.w	r3, r3, #15
 80038ce:	490a      	ldr	r1, [pc, #40]	; (80038f8 <HAL_RCC_ClockConfig+0x1c0>)
 80038d0:	5ccb      	ldrb	r3, [r1, r3]
 80038d2:	fa22 f303 	lsr.w	r3, r2, r3
 80038d6:	4a09      	ldr	r2, [pc, #36]	; (80038fc <HAL_RCC_ClockConfig+0x1c4>)
 80038d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038da:	4b09      	ldr	r3, [pc, #36]	; (8003900 <HAL_RCC_ClockConfig+0x1c8>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7fe fd92 	bl	8002408 <HAL_InitTick>

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	40023c00 	.word	0x40023c00
 80038f4:	40023800 	.word	0x40023800
 80038f8:	0800d25c 	.word	0x0800d25c
 80038fc:	20000000 	.word	0x20000000
 8003900:	20000004 	.word	0x20000004

08003904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003908:	4b03      	ldr	r3, [pc, #12]	; (8003918 <HAL_RCC_GetHCLKFreq+0x14>)
 800390a:	681b      	ldr	r3, [r3, #0]
}
 800390c:	4618      	mov	r0, r3
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	20000000 	.word	0x20000000

0800391c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003920:	f7ff fff0 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 8003924:	4602      	mov	r2, r0
 8003926:	4b05      	ldr	r3, [pc, #20]	; (800393c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	0a9b      	lsrs	r3, r3, #10
 800392c:	f003 0307 	and.w	r3, r3, #7
 8003930:	4903      	ldr	r1, [pc, #12]	; (8003940 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003932:	5ccb      	ldrb	r3, [r1, r3]
 8003934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003938:	4618      	mov	r0, r3
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40023800 	.word	0x40023800
 8003940:	0800d26c 	.word	0x0800d26c

08003944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003948:	f7ff ffdc 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 800394c:	4602      	mov	r2, r0
 800394e:	4b05      	ldr	r3, [pc, #20]	; (8003964 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	0b5b      	lsrs	r3, r3, #13
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	4903      	ldr	r1, [pc, #12]	; (8003968 <HAL_RCC_GetPCLK2Freq+0x24>)
 800395a:	5ccb      	ldrb	r3, [r1, r3]
 800395c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003960:	4618      	mov	r0, r3
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40023800 	.word	0x40023800
 8003968:	0800d26c 	.word	0x0800d26c

0800396c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	220f      	movs	r2, #15
 800397a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800397c:	4b12      	ldr	r3, [pc, #72]	; (80039c8 <HAL_RCC_GetClockConfig+0x5c>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f003 0203 	and.w	r2, r3, #3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003988:	4b0f      	ldr	r3, [pc, #60]	; (80039c8 <HAL_RCC_GetClockConfig+0x5c>)
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003994:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <HAL_RCC_GetClockConfig+0x5c>)
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80039a0:	4b09      	ldr	r3, [pc, #36]	; (80039c8 <HAL_RCC_GetClockConfig+0x5c>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	08db      	lsrs	r3, r3, #3
 80039a6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80039ae:	4b07      	ldr	r3, [pc, #28]	; (80039cc <HAL_RCC_GetClockConfig+0x60>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 020f 	and.w	r2, r3, #15
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	601a      	str	r2, [r3, #0]
}
 80039ba:	bf00      	nop
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	40023800 	.word	0x40023800
 80039cc:	40023c00 	.word	0x40023c00

080039d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039d4:	b0a6      	sub	sp, #152	; 0x98
 80039d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80039de:	2300      	movs	r3, #0
 80039e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80039ea:	2300      	movs	r3, #0
 80039ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039f6:	4bc8      	ldr	r3, [pc, #800]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 030c 	and.w	r3, r3, #12
 80039fe:	2b0c      	cmp	r3, #12
 8003a00:	f200 817e 	bhi.w	8003d00 <HAL_RCC_GetSysClockFreq+0x330>
 8003a04:	a201      	add	r2, pc, #4	; (adr r2, 8003a0c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0a:	bf00      	nop
 8003a0c:	08003a41 	.word	0x08003a41
 8003a10:	08003d01 	.word	0x08003d01
 8003a14:	08003d01 	.word	0x08003d01
 8003a18:	08003d01 	.word	0x08003d01
 8003a1c:	08003a49 	.word	0x08003a49
 8003a20:	08003d01 	.word	0x08003d01
 8003a24:	08003d01 	.word	0x08003d01
 8003a28:	08003d01 	.word	0x08003d01
 8003a2c:	08003a51 	.word	0x08003a51
 8003a30:	08003d01 	.word	0x08003d01
 8003a34:	08003d01 	.word	0x08003d01
 8003a38:	08003d01 	.word	0x08003d01
 8003a3c:	08003bbb 	.word	0x08003bbb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a40:	4bb6      	ldr	r3, [pc, #728]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x34c>)
 8003a42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8003a46:	e15f      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a48:	4bb5      	ldr	r3, [pc, #724]	; (8003d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003a4e:	e15b      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a50:	4bb1      	ldr	r3, [pc, #708]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a58:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a5c:	4bae      	ldr	r3, [pc, #696]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d031      	beq.n	8003acc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a68:	4bab      	ldr	r3, [pc, #684]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	099b      	lsrs	r3, r3, #6
 8003a6e:	2200      	movs	r2, #0
 8003a70:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a72:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003a74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a7a:	663b      	str	r3, [r7, #96]	; 0x60
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	667b      	str	r3, [r7, #100]	; 0x64
 8003a80:	4ba7      	ldr	r3, [pc, #668]	; (8003d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a82:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003a86:	462a      	mov	r2, r5
 8003a88:	fb03 f202 	mul.w	r2, r3, r2
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	4621      	mov	r1, r4
 8003a90:	fb01 f303 	mul.w	r3, r1, r3
 8003a94:	4413      	add	r3, r2
 8003a96:	4aa2      	ldr	r2, [pc, #648]	; (8003d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a98:	4621      	mov	r1, r4
 8003a9a:	fba1 1202 	umull	r1, r2, r1, r2
 8003a9e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003aa0:	460a      	mov	r2, r1
 8003aa2:	67ba      	str	r2, [r7, #120]	; 0x78
 8003aa4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003aa6:	4413      	add	r3, r2
 8003aa8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003aaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003aae:	2200      	movs	r2, #0
 8003ab0:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ab2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003ab4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003ab8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003abc:	f7fd f954 	bl	8000d68 <__aeabi_uldivmod>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003aca:	e064      	b.n	8003b96 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003acc:	4b92      	ldr	r3, [pc, #584]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	099b      	lsrs	r3, r3, #6
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	653b      	str	r3, [r7, #80]	; 0x50
 8003ad6:	657a      	str	r2, [r7, #84]	; 0x54
 8003ad8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ade:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ae4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8003ae8:	4622      	mov	r2, r4
 8003aea:	462b      	mov	r3, r5
 8003aec:	f04f 0000 	mov.w	r0, #0
 8003af0:	f04f 0100 	mov.w	r1, #0
 8003af4:	0159      	lsls	r1, r3, #5
 8003af6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003afa:	0150      	lsls	r0, r2, #5
 8003afc:	4602      	mov	r2, r0
 8003afe:	460b      	mov	r3, r1
 8003b00:	4621      	mov	r1, r4
 8003b02:	1a51      	subs	r1, r2, r1
 8003b04:	6139      	str	r1, [r7, #16]
 8003b06:	4629      	mov	r1, r5
 8003b08:	eb63 0301 	sbc.w	r3, r3, r1
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	f04f 0200 	mov.w	r2, #0
 8003b12:	f04f 0300 	mov.w	r3, #0
 8003b16:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b1a:	4659      	mov	r1, fp
 8003b1c:	018b      	lsls	r3, r1, #6
 8003b1e:	4651      	mov	r1, sl
 8003b20:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b24:	4651      	mov	r1, sl
 8003b26:	018a      	lsls	r2, r1, #6
 8003b28:	4651      	mov	r1, sl
 8003b2a:	ebb2 0801 	subs.w	r8, r2, r1
 8003b2e:	4659      	mov	r1, fp
 8003b30:	eb63 0901 	sbc.w	r9, r3, r1
 8003b34:	f04f 0200 	mov.w	r2, #0
 8003b38:	f04f 0300 	mov.w	r3, #0
 8003b3c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b40:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b44:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b48:	4690      	mov	r8, r2
 8003b4a:	4699      	mov	r9, r3
 8003b4c:	4623      	mov	r3, r4
 8003b4e:	eb18 0303 	adds.w	r3, r8, r3
 8003b52:	60bb      	str	r3, [r7, #8]
 8003b54:	462b      	mov	r3, r5
 8003b56:	eb49 0303 	adc.w	r3, r9, r3
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	f04f 0200 	mov.w	r2, #0
 8003b60:	f04f 0300 	mov.w	r3, #0
 8003b64:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b68:	4629      	mov	r1, r5
 8003b6a:	028b      	lsls	r3, r1, #10
 8003b6c:	4621      	mov	r1, r4
 8003b6e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b72:	4621      	mov	r1, r4
 8003b74:	028a      	lsls	r2, r1, #10
 8003b76:	4610      	mov	r0, r2
 8003b78:	4619      	mov	r1, r3
 8003b7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b7e:	2200      	movs	r2, #0
 8003b80:	643b      	str	r3, [r7, #64]	; 0x40
 8003b82:	647a      	str	r2, [r7, #68]	; 0x44
 8003b84:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003b88:	f7fd f8ee 	bl	8000d68 <__aeabi_uldivmod>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	460b      	mov	r3, r1
 8003b90:	4613      	mov	r3, r2
 8003b92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b96:	4b60      	ldr	r3, [pc, #384]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	0c1b      	lsrs	r3, r3, #16
 8003b9c:	f003 0303 	and.w	r3, r3, #3
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8003ba8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003bac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003bb8:	e0a6      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bba:	4b57      	ldr	r3, [pc, #348]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bc2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bc6:	4b54      	ldr	r3, [pc, #336]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d02a      	beq.n	8003c28 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bd2:	4b51      	ldr	r3, [pc, #324]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	099b      	lsrs	r3, r3, #6
 8003bd8:	2200      	movs	r2, #0
 8003bda:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bdc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003be0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003be4:	2100      	movs	r1, #0
 8003be6:	4b4e      	ldr	r3, [pc, #312]	; (8003d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8003be8:	fb03 f201 	mul.w	r2, r3, r1
 8003bec:	2300      	movs	r3, #0
 8003bee:	fb00 f303 	mul.w	r3, r0, r3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	4a4a      	ldr	r2, [pc, #296]	; (8003d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8003bf6:	fba0 1202 	umull	r1, r2, r0, r2
 8003bfa:	677a      	str	r2, [r7, #116]	; 0x74
 8003bfc:	460a      	mov	r2, r1
 8003bfe:	673a      	str	r2, [r7, #112]	; 0x70
 8003c00:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003c02:	4413      	add	r3, r2
 8003c04:	677b      	str	r3, [r7, #116]	; 0x74
 8003c06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	633b      	str	r3, [r7, #48]	; 0x30
 8003c0e:	637a      	str	r2, [r7, #52]	; 0x34
 8003c10:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003c14:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003c18:	f7fd f8a6 	bl	8000d68 <__aeabi_uldivmod>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	460b      	mov	r3, r1
 8003c20:	4613      	mov	r3, r2
 8003c22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003c26:	e05b      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c28:	4b3b      	ldr	r3, [pc, #236]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	099b      	lsrs	r3, r3, #6
 8003c2e:	2200      	movs	r2, #0
 8003c30:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c32:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c3a:	623b      	str	r3, [r7, #32]
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	627b      	str	r3, [r7, #36]	; 0x24
 8003c40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c44:	4642      	mov	r2, r8
 8003c46:	464b      	mov	r3, r9
 8003c48:	f04f 0000 	mov.w	r0, #0
 8003c4c:	f04f 0100 	mov.w	r1, #0
 8003c50:	0159      	lsls	r1, r3, #5
 8003c52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c56:	0150      	lsls	r0, r2, #5
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4641      	mov	r1, r8
 8003c5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c62:	4649      	mov	r1, r9
 8003c64:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c68:	f04f 0200 	mov.w	r2, #0
 8003c6c:	f04f 0300 	mov.w	r3, #0
 8003c70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c7c:	ebb2 040a 	subs.w	r4, r2, sl
 8003c80:	eb63 050b 	sbc.w	r5, r3, fp
 8003c84:	f04f 0200 	mov.w	r2, #0
 8003c88:	f04f 0300 	mov.w	r3, #0
 8003c8c:	00eb      	lsls	r3, r5, #3
 8003c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c92:	00e2      	lsls	r2, r4, #3
 8003c94:	4614      	mov	r4, r2
 8003c96:	461d      	mov	r5, r3
 8003c98:	4643      	mov	r3, r8
 8003c9a:	18e3      	adds	r3, r4, r3
 8003c9c:	603b      	str	r3, [r7, #0]
 8003c9e:	464b      	mov	r3, r9
 8003ca0:	eb45 0303 	adc.w	r3, r5, r3
 8003ca4:	607b      	str	r3, [r7, #4]
 8003ca6:	f04f 0200 	mov.w	r2, #0
 8003caa:	f04f 0300 	mov.w	r3, #0
 8003cae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cb2:	4629      	mov	r1, r5
 8003cb4:	028b      	lsls	r3, r1, #10
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003cbc:	4621      	mov	r1, r4
 8003cbe:	028a      	lsls	r2, r1, #10
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003cc8:	2200      	movs	r2, #0
 8003cca:	61bb      	str	r3, [r7, #24]
 8003ccc:	61fa      	str	r2, [r7, #28]
 8003cce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cd2:	f7fd f849 	bl	8000d68 <__aeabi_uldivmod>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4613      	mov	r3, r2
 8003cdc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ce0:	4b0d      	ldr	r3, [pc, #52]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	0f1b      	lsrs	r3, r3, #28
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8003cee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003cf2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003cfe:	e003      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d00:	4b06      	ldr	r3, [pc, #24]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x34c>)
 8003d02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003d06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3798      	adds	r7, #152	; 0x98
 8003d10:	46bd      	mov	sp, r7
 8003d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d16:	bf00      	nop
 8003d18:	40023800 	.word	0x40023800
 8003d1c:	00f42400 	.word	0x00f42400
 8003d20:	017d7840 	.word	0x017d7840

08003d24 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e28d      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 8083 	beq.w	8003e4a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d44:	4b94      	ldr	r3, [pc, #592]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 030c 	and.w	r3, r3, #12
 8003d4c:	2b04      	cmp	r3, #4
 8003d4e:	d019      	beq.n	8003d84 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d50:	4b91      	ldr	r3, [pc, #580]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d106      	bne.n	8003d6a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d5c:	4b8e      	ldr	r3, [pc, #568]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d68:	d00c      	beq.n	8003d84 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d6a:	4b8b      	ldr	r3, [pc, #556]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d72:	2b0c      	cmp	r3, #12
 8003d74:	d112      	bne.n	8003d9c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d76:	4b88      	ldr	r3, [pc, #544]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d82:	d10b      	bne.n	8003d9c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d84:	4b84      	ldr	r3, [pc, #528]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d05b      	beq.n	8003e48 <HAL_RCC_OscConfig+0x124>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d157      	bne.n	8003e48 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e25a      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da4:	d106      	bne.n	8003db4 <HAL_RCC_OscConfig+0x90>
 8003da6:	4b7c      	ldr	r3, [pc, #496]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a7b      	ldr	r2, [pc, #492]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003db0:	6013      	str	r3, [r2, #0]
 8003db2:	e01d      	b.n	8003df0 <HAL_RCC_OscConfig+0xcc>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dbc:	d10c      	bne.n	8003dd8 <HAL_RCC_OscConfig+0xb4>
 8003dbe:	4b76      	ldr	r3, [pc, #472]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a75      	ldr	r2, [pc, #468]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003dc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	4b73      	ldr	r3, [pc, #460]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a72      	ldr	r2, [pc, #456]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dd4:	6013      	str	r3, [r2, #0]
 8003dd6:	e00b      	b.n	8003df0 <HAL_RCC_OscConfig+0xcc>
 8003dd8:	4b6f      	ldr	r3, [pc, #444]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a6e      	ldr	r2, [pc, #440]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	4b6c      	ldr	r3, [pc, #432]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a6b      	ldr	r2, [pc, #428]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d013      	beq.n	8003e20 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fe fce4 	bl	80027c4 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e00:	f7fe fce0 	bl	80027c4 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b64      	cmp	r3, #100	; 0x64
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e21f      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e12:	4b61      	ldr	r3, [pc, #388]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCC_OscConfig+0xdc>
 8003e1e:	e014      	b.n	8003e4a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e20:	f7fe fcd0 	bl	80027c4 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e28:	f7fe fccc 	bl	80027c4 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b64      	cmp	r3, #100	; 0x64
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e20b      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e3a:	4b57      	ldr	r3, [pc, #348]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1f0      	bne.n	8003e28 <HAL_RCC_OscConfig+0x104>
 8003e46:	e000      	b.n	8003e4a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d06f      	beq.n	8003f36 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e56:	4b50      	ldr	r3, [pc, #320]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 030c 	and.w	r3, r3, #12
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d017      	beq.n	8003e92 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e62:	4b4d      	ldr	r3, [pc, #308]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e6a:	2b08      	cmp	r3, #8
 8003e6c:	d105      	bne.n	8003e7a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e6e:	4b4a      	ldr	r3, [pc, #296]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00b      	beq.n	8003e92 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e7a:	4b47      	ldr	r3, [pc, #284]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e82:	2b0c      	cmp	r3, #12
 8003e84:	d11c      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e86:	4b44      	ldr	r3, [pc, #272]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d116      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e92:	4b41      	ldr	r3, [pc, #260]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d005      	beq.n	8003eaa <HAL_RCC_OscConfig+0x186>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d001      	beq.n	8003eaa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e1d3      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eaa:	4b3b      	ldr	r3, [pc, #236]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	4937      	ldr	r1, [pc, #220]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ebe:	e03a      	b.n	8003f36 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d020      	beq.n	8003f0a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ec8:	4b34      	ldr	r3, [pc, #208]	; (8003f9c <HAL_RCC_OscConfig+0x278>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ece:	f7fe fc79 	bl	80027c4 <HAL_GetTick>
 8003ed2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed4:	e008      	b.n	8003ee8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed6:	f7fe fc75 	bl	80027c4 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e1b4      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee8:	4b2b      	ldr	r3, [pc, #172]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0302 	and.w	r3, r3, #2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0f0      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef4:	4b28      	ldr	r3, [pc, #160]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	4925      	ldr	r1, [pc, #148]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	600b      	str	r3, [r1, #0]
 8003f08:	e015      	b.n	8003f36 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f0a:	4b24      	ldr	r3, [pc, #144]	; (8003f9c <HAL_RCC_OscConfig+0x278>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fe fc58 	bl	80027c4 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f18:	f7fe fc54 	bl	80027c4 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e193      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f2a:	4b1b      	ldr	r3, [pc, #108]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d036      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d016      	beq.n	8003f78 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f4a:	4b15      	ldr	r3, [pc, #84]	; (8003fa0 <HAL_RCC_OscConfig+0x27c>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f50:	f7fe fc38 	bl	80027c4 <HAL_GetTick>
 8003f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f56:	e008      	b.n	8003f6a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f58:	f7fe fc34 	bl	80027c4 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e173      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f6a:	4b0b      	ldr	r3, [pc, #44]	; (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003f6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d0f0      	beq.n	8003f58 <HAL_RCC_OscConfig+0x234>
 8003f76:	e01b      	b.n	8003fb0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f78:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <HAL_RCC_OscConfig+0x27c>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f7e:	f7fe fc21 	bl	80027c4 <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f84:	e00e      	b.n	8003fa4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f86:	f7fe fc1d 	bl	80027c4 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d907      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e15c      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	42470000 	.word	0x42470000
 8003fa0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa4:	4b8a      	ldr	r3, [pc, #552]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8003fa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1ea      	bne.n	8003f86 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 8097 	beq.w	80040ec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fc2:	4b83      	ldr	r3, [pc, #524]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10f      	bne.n	8003fee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60bb      	str	r3, [r7, #8]
 8003fd2:	4b7f      	ldr	r3, [pc, #508]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	4a7e      	ldr	r2, [pc, #504]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8003fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8003fde:	4b7c      	ldr	r3, [pc, #496]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe6:	60bb      	str	r3, [r7, #8]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fea:	2301      	movs	r3, #1
 8003fec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fee:	4b79      	ldr	r3, [pc, #484]	; (80041d4 <HAL_RCC_OscConfig+0x4b0>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d118      	bne.n	800402c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ffa:	4b76      	ldr	r3, [pc, #472]	; (80041d4 <HAL_RCC_OscConfig+0x4b0>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a75      	ldr	r2, [pc, #468]	; (80041d4 <HAL_RCC_OscConfig+0x4b0>)
 8004000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004004:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004006:	f7fe fbdd 	bl	80027c4 <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800400c:	e008      	b.n	8004020 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800400e:	f7fe fbd9 	bl	80027c4 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d901      	bls.n	8004020 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e118      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004020:	4b6c      	ldr	r3, [pc, #432]	; (80041d4 <HAL_RCC_OscConfig+0x4b0>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004028:	2b00      	cmp	r3, #0
 800402a:	d0f0      	beq.n	800400e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d106      	bne.n	8004042 <HAL_RCC_OscConfig+0x31e>
 8004034:	4b66      	ldr	r3, [pc, #408]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8004036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004038:	4a65      	ldr	r2, [pc, #404]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	6713      	str	r3, [r2, #112]	; 0x70
 8004040:	e01c      	b.n	800407c <HAL_RCC_OscConfig+0x358>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	2b05      	cmp	r3, #5
 8004048:	d10c      	bne.n	8004064 <HAL_RCC_OscConfig+0x340>
 800404a:	4b61      	ldr	r3, [pc, #388]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 800404c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800404e:	4a60      	ldr	r2, [pc, #384]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8004050:	f043 0304 	orr.w	r3, r3, #4
 8004054:	6713      	str	r3, [r2, #112]	; 0x70
 8004056:	4b5e      	ldr	r3, [pc, #376]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8004058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405a:	4a5d      	ldr	r2, [pc, #372]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 800405c:	f043 0301 	orr.w	r3, r3, #1
 8004060:	6713      	str	r3, [r2, #112]	; 0x70
 8004062:	e00b      	b.n	800407c <HAL_RCC_OscConfig+0x358>
 8004064:	4b5a      	ldr	r3, [pc, #360]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8004066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004068:	4a59      	ldr	r2, [pc, #356]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 800406a:	f023 0301 	bic.w	r3, r3, #1
 800406e:	6713      	str	r3, [r2, #112]	; 0x70
 8004070:	4b57      	ldr	r3, [pc, #348]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8004072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004074:	4a56      	ldr	r2, [pc, #344]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8004076:	f023 0304 	bic.w	r3, r3, #4
 800407a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d015      	beq.n	80040b0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004084:	f7fe fb9e 	bl	80027c4 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408a:	e00a      	b.n	80040a2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800408c:	f7fe fb9a 	bl	80027c4 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	f241 3288 	movw	r2, #5000	; 0x1388
 800409a:	4293      	cmp	r3, r2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e0d7      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a2:	4b4b      	ldr	r3, [pc, #300]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 80040a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d0ee      	beq.n	800408c <HAL_RCC_OscConfig+0x368>
 80040ae:	e014      	b.n	80040da <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b0:	f7fe fb88 	bl	80027c4 <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b6:	e00a      	b.n	80040ce <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040b8:	f7fe fb84 	bl	80027c4 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e0c1      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ce:	4b40      	ldr	r3, [pc, #256]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 80040d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1ee      	bne.n	80040b8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040da:	7dfb      	ldrb	r3, [r7, #23]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e0:	4b3b      	ldr	r3, [pc, #236]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 80040e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e4:	4a3a      	ldr	r2, [pc, #232]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 80040e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 80ad 	beq.w	8004250 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040f6:	4b36      	ldr	r3, [pc, #216]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f003 030c 	and.w	r3, r3, #12
 80040fe:	2b08      	cmp	r3, #8
 8004100:	d060      	beq.n	80041c4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	2b02      	cmp	r3, #2
 8004108:	d145      	bne.n	8004196 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800410a:	4b33      	ldr	r3, [pc, #204]	; (80041d8 <HAL_RCC_OscConfig+0x4b4>)
 800410c:	2200      	movs	r2, #0
 800410e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004110:	f7fe fb58 	bl	80027c4 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004118:	f7fe fb54 	bl	80027c4 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e093      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412a:	4b29      	ldr	r3, [pc, #164]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f0      	bne.n	8004118 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	69da      	ldr	r2, [r3, #28]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	019b      	lsls	r3, r3, #6
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414c:	085b      	lsrs	r3, r3, #1
 800414e:	3b01      	subs	r3, #1
 8004150:	041b      	lsls	r3, r3, #16
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004158:	061b      	lsls	r3, r3, #24
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004160:	071b      	lsls	r3, r3, #28
 8004162:	491b      	ldr	r1, [pc, #108]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 8004164:	4313      	orrs	r3, r2
 8004166:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004168:	4b1b      	ldr	r3, [pc, #108]	; (80041d8 <HAL_RCC_OscConfig+0x4b4>)
 800416a:	2201      	movs	r2, #1
 800416c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416e:	f7fe fb29 	bl	80027c4 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004176:	f7fe fb25 	bl	80027c4 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e064      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004188:	4b11      	ldr	r3, [pc, #68]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCC_OscConfig+0x452>
 8004194:	e05c      	b.n	8004250 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004196:	4b10      	ldr	r3, [pc, #64]	; (80041d8 <HAL_RCC_OscConfig+0x4b4>)
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419c:	f7fe fb12 	bl	80027c4 <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a4:	f7fe fb0e 	bl	80027c4 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e04d      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b6:	4b06      	ldr	r3, [pc, #24]	; (80041d0 <HAL_RCC_OscConfig+0x4ac>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1f0      	bne.n	80041a4 <HAL_RCC_OscConfig+0x480>
 80041c2:	e045      	b.n	8004250 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d107      	bne.n	80041dc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e040      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40007000 	.word	0x40007000
 80041d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041dc:	4b1f      	ldr	r3, [pc, #124]	; (800425c <HAL_RCC_OscConfig+0x538>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d030      	beq.n	800424c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d129      	bne.n	800424c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004202:	429a      	cmp	r2, r3
 8004204:	d122      	bne.n	800424c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800420c:	4013      	ands	r3, r2
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004212:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004214:	4293      	cmp	r3, r2
 8004216:	d119      	bne.n	800424c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004222:	085b      	lsrs	r3, r3, #1
 8004224:	3b01      	subs	r3, #1
 8004226:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004228:	429a      	cmp	r2, r3
 800422a:	d10f      	bne.n	800424c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004236:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004238:	429a      	cmp	r2, r3
 800423a:	d107      	bne.n	800424c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004246:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004248:	429a      	cmp	r2, r3
 800424a:	d001      	beq.n	8004250 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e000      	b.n	8004252 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40023800 	.word	0x40023800

08004260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e041      	b.n	80042f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d106      	bne.n	800428c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7fd fefc 	bl	8002084 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3304      	adds	r3, #4
 800429c:	4619      	mov	r1, r3
 800429e:	4610      	mov	r0, r2
 80042a0:	f000 fdb2 	bl	8004e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	d001      	beq.n	8004318 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e04e      	b.n	80043b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0201 	orr.w	r2, r2, #1
 800432e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a23      	ldr	r2, [pc, #140]	; (80043c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d022      	beq.n	8004380 <HAL_TIM_Base_Start_IT+0x80>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004342:	d01d      	beq.n	8004380 <HAL_TIM_Base_Start_IT+0x80>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a1f      	ldr	r2, [pc, #124]	; (80043c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d018      	beq.n	8004380 <HAL_TIM_Base_Start_IT+0x80>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a1e      	ldr	r2, [pc, #120]	; (80043cc <HAL_TIM_Base_Start_IT+0xcc>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d013      	beq.n	8004380 <HAL_TIM_Base_Start_IT+0x80>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a1c      	ldr	r2, [pc, #112]	; (80043d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d00e      	beq.n	8004380 <HAL_TIM_Base_Start_IT+0x80>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a1b      	ldr	r2, [pc, #108]	; (80043d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d009      	beq.n	8004380 <HAL_TIM_Base_Start_IT+0x80>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a19      	ldr	r2, [pc, #100]	; (80043d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d004      	beq.n	8004380 <HAL_TIM_Base_Start_IT+0x80>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a18      	ldr	r2, [pc, #96]	; (80043dc <HAL_TIM_Base_Start_IT+0xdc>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d111      	bne.n	80043a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2b06      	cmp	r3, #6
 8004390:	d010      	beq.n	80043b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f042 0201 	orr.w	r2, r2, #1
 80043a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a2:	e007      	b.n	80043b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f042 0201 	orr.w	r2, r2, #1
 80043b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3714      	adds	r7, #20
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40010000 	.word	0x40010000
 80043c8:	40000400 	.word	0x40000400
 80043cc:	40000800 	.word	0x40000800
 80043d0:	40000c00 	.word	0x40000c00
 80043d4:	40010400 	.word	0x40010400
 80043d8:	40014000 	.word	0x40014000
 80043dc:	40001800 	.word	0x40001800

080043e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e041      	b.n	8004476 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d106      	bne.n	800440c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f7fd fe04 	bl	8002014 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2202      	movs	r2, #2
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3304      	adds	r3, #4
 800441c:	4619      	mov	r1, r3
 800441e:	4610      	mov	r0, r2
 8004420:	f000 fcf2 	bl	8004e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
	...

08004480 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d109      	bne.n	80044a4 <HAL_TIM_PWM_Start+0x24>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b01      	cmp	r3, #1
 800449a:	bf14      	ite	ne
 800449c:	2301      	movne	r3, #1
 800449e:	2300      	moveq	r3, #0
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	e022      	b.n	80044ea <HAL_TIM_PWM_Start+0x6a>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d109      	bne.n	80044be <HAL_TIM_PWM_Start+0x3e>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	bf14      	ite	ne
 80044b6:	2301      	movne	r3, #1
 80044b8:	2300      	moveq	r3, #0
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	e015      	b.n	80044ea <HAL_TIM_PWM_Start+0x6a>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d109      	bne.n	80044d8 <HAL_TIM_PWM_Start+0x58>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	bf14      	ite	ne
 80044d0:	2301      	movne	r3, #1
 80044d2:	2300      	moveq	r3, #0
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	e008      	b.n	80044ea <HAL_TIM_PWM_Start+0x6a>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	bf14      	ite	ne
 80044e4:	2301      	movne	r3, #1
 80044e6:	2300      	moveq	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e07c      	b.n	80045ec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d104      	bne.n	8004502 <HAL_TIM_PWM_Start+0x82>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004500:	e013      	b.n	800452a <HAL_TIM_PWM_Start+0xaa>
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	2b04      	cmp	r3, #4
 8004506:	d104      	bne.n	8004512 <HAL_TIM_PWM_Start+0x92>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004510:	e00b      	b.n	800452a <HAL_TIM_PWM_Start+0xaa>
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	2b08      	cmp	r3, #8
 8004516:	d104      	bne.n	8004522 <HAL_TIM_PWM_Start+0xa2>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004520:	e003      	b.n	800452a <HAL_TIM_PWM_Start+0xaa>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2202      	movs	r2, #2
 8004526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2201      	movs	r2, #1
 8004530:	6839      	ldr	r1, [r7, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f000 ffe2 	bl	80054fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a2d      	ldr	r2, [pc, #180]	; (80045f4 <HAL_TIM_PWM_Start+0x174>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d004      	beq.n	800454c <HAL_TIM_PWM_Start+0xcc>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a2c      	ldr	r2, [pc, #176]	; (80045f8 <HAL_TIM_PWM_Start+0x178>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d101      	bne.n	8004550 <HAL_TIM_PWM_Start+0xd0>
 800454c:	2301      	movs	r3, #1
 800454e:	e000      	b.n	8004552 <HAL_TIM_PWM_Start+0xd2>
 8004550:	2300      	movs	r3, #0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d007      	beq.n	8004566 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004564:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a22      	ldr	r2, [pc, #136]	; (80045f4 <HAL_TIM_PWM_Start+0x174>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d022      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004578:	d01d      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a1f      	ldr	r2, [pc, #124]	; (80045fc <HAL_TIM_PWM_Start+0x17c>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d018      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a1d      	ldr	r2, [pc, #116]	; (8004600 <HAL_TIM_PWM_Start+0x180>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d013      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a1c      	ldr	r2, [pc, #112]	; (8004604 <HAL_TIM_PWM_Start+0x184>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d00e      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a16      	ldr	r2, [pc, #88]	; (80045f8 <HAL_TIM_PWM_Start+0x178>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d009      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a18      	ldr	r2, [pc, #96]	; (8004608 <HAL_TIM_PWM_Start+0x188>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d004      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a16      	ldr	r2, [pc, #88]	; (800460c <HAL_TIM_PWM_Start+0x18c>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d111      	bne.n	80045da <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 0307 	and.w	r3, r3, #7
 80045c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b06      	cmp	r3, #6
 80045c6:	d010      	beq.n	80045ea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d8:	e007      	b.n	80045ea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0201 	orr.w	r2, r2, #1
 80045e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	40010000 	.word	0x40010000
 80045f8:	40010400 	.word	0x40010400
 80045fc:	40000400 	.word	0x40000400
 8004600:	40000800 	.word	0x40000800
 8004604:	40000c00 	.word	0x40000c00
 8004608:	40014000 	.word	0x40014000
 800460c:	40001800 	.word	0x40001800

08004610 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d101      	bne.n	8004622 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e041      	b.n	80046a6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d106      	bne.n	800463c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fd fc9e 	bl	8001f78 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3304      	adds	r3, #4
 800464c:	4619      	mov	r1, r3
 800464e:	4610      	mov	r0, r2
 8004650:	f000 fbda 	bl	8004e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3708      	adds	r7, #8
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
	...

080046b0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ba:	2300      	movs	r3, #0
 80046bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d104      	bne.n	80046ce <HAL_TIM_IC_Start_IT+0x1e>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	e013      	b.n	80046f6 <HAL_TIM_IC_Start_IT+0x46>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	2b04      	cmp	r3, #4
 80046d2:	d104      	bne.n	80046de <HAL_TIM_IC_Start_IT+0x2e>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	e00b      	b.n	80046f6 <HAL_TIM_IC_Start_IT+0x46>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b08      	cmp	r3, #8
 80046e2:	d104      	bne.n	80046ee <HAL_TIM_IC_Start_IT+0x3e>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	e003      	b.n	80046f6 <HAL_TIM_IC_Start_IT+0x46>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d104      	bne.n	8004708 <HAL_TIM_IC_Start_IT+0x58>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004704:	b2db      	uxtb	r3, r3
 8004706:	e013      	b.n	8004730 <HAL_TIM_IC_Start_IT+0x80>
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	2b04      	cmp	r3, #4
 800470c:	d104      	bne.n	8004718 <HAL_TIM_IC_Start_IT+0x68>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004714:	b2db      	uxtb	r3, r3
 8004716:	e00b      	b.n	8004730 <HAL_TIM_IC_Start_IT+0x80>
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	2b08      	cmp	r3, #8
 800471c:	d104      	bne.n	8004728 <HAL_TIM_IC_Start_IT+0x78>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004724:	b2db      	uxtb	r3, r3
 8004726:	e003      	b.n	8004730 <HAL_TIM_IC_Start_IT+0x80>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800472e:	b2db      	uxtb	r3, r3
 8004730:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004732:	7bbb      	ldrb	r3, [r7, #14]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d102      	bne.n	800473e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004738:	7b7b      	ldrb	r3, [r7, #13]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d001      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e0cc      	b.n	80048dc <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d104      	bne.n	8004752 <HAL_TIM_IC_Start_IT+0xa2>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004750:	e013      	b.n	800477a <HAL_TIM_IC_Start_IT+0xca>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b04      	cmp	r3, #4
 8004756:	d104      	bne.n	8004762 <HAL_TIM_IC_Start_IT+0xb2>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004760:	e00b      	b.n	800477a <HAL_TIM_IC_Start_IT+0xca>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2b08      	cmp	r3, #8
 8004766:	d104      	bne.n	8004772 <HAL_TIM_IC_Start_IT+0xc2>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004770:	e003      	b.n	800477a <HAL_TIM_IC_Start_IT+0xca>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2202      	movs	r2, #2
 8004776:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d104      	bne.n	800478a <HAL_TIM_IC_Start_IT+0xda>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004788:	e013      	b.n	80047b2 <HAL_TIM_IC_Start_IT+0x102>
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b04      	cmp	r3, #4
 800478e:	d104      	bne.n	800479a <HAL_TIM_IC_Start_IT+0xea>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004798:	e00b      	b.n	80047b2 <HAL_TIM_IC_Start_IT+0x102>
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b08      	cmp	r3, #8
 800479e:	d104      	bne.n	80047aa <HAL_TIM_IC_Start_IT+0xfa>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2202      	movs	r2, #2
 80047a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047a8:	e003      	b.n	80047b2 <HAL_TIM_IC_Start_IT+0x102>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2202      	movs	r2, #2
 80047ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b0c      	cmp	r3, #12
 80047b6:	d841      	bhi.n	800483c <HAL_TIM_IC_Start_IT+0x18c>
 80047b8:	a201      	add	r2, pc, #4	; (adr r2, 80047c0 <HAL_TIM_IC_Start_IT+0x110>)
 80047ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047be:	bf00      	nop
 80047c0:	080047f5 	.word	0x080047f5
 80047c4:	0800483d 	.word	0x0800483d
 80047c8:	0800483d 	.word	0x0800483d
 80047cc:	0800483d 	.word	0x0800483d
 80047d0:	08004807 	.word	0x08004807
 80047d4:	0800483d 	.word	0x0800483d
 80047d8:	0800483d 	.word	0x0800483d
 80047dc:	0800483d 	.word	0x0800483d
 80047e0:	08004819 	.word	0x08004819
 80047e4:	0800483d 	.word	0x0800483d
 80047e8:	0800483d 	.word	0x0800483d
 80047ec:	0800483d 	.word	0x0800483d
 80047f0:	0800482b 	.word	0x0800482b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0202 	orr.w	r2, r2, #2
 8004802:	60da      	str	r2, [r3, #12]
      break;
 8004804:	e01d      	b.n	8004842 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68da      	ldr	r2, [r3, #12]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0204 	orr.w	r2, r2, #4
 8004814:	60da      	str	r2, [r3, #12]
      break;
 8004816:	e014      	b.n	8004842 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68da      	ldr	r2, [r3, #12]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0208 	orr.w	r2, r2, #8
 8004826:	60da      	str	r2, [r3, #12]
      break;
 8004828:	e00b      	b.n	8004842 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f042 0210 	orr.w	r2, r2, #16
 8004838:	60da      	str	r2, [r3, #12]
      break;
 800483a:	e002      	b.n	8004842 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
      break;
 8004840:	bf00      	nop
  }

  if (status == HAL_OK)
 8004842:	7bfb      	ldrb	r3, [r7, #15]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d148      	bne.n	80048da <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2201      	movs	r2, #1
 800484e:	6839      	ldr	r1, [r7, #0]
 8004850:	4618      	mov	r0, r3
 8004852:	f000 fe53 	bl	80054fc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a22      	ldr	r2, [pc, #136]	; (80048e4 <HAL_TIM_IC_Start_IT+0x234>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d022      	beq.n	80048a6 <HAL_TIM_IC_Start_IT+0x1f6>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004868:	d01d      	beq.n	80048a6 <HAL_TIM_IC_Start_IT+0x1f6>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a1e      	ldr	r2, [pc, #120]	; (80048e8 <HAL_TIM_IC_Start_IT+0x238>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d018      	beq.n	80048a6 <HAL_TIM_IC_Start_IT+0x1f6>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a1c      	ldr	r2, [pc, #112]	; (80048ec <HAL_TIM_IC_Start_IT+0x23c>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d013      	beq.n	80048a6 <HAL_TIM_IC_Start_IT+0x1f6>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a1b      	ldr	r2, [pc, #108]	; (80048f0 <HAL_TIM_IC_Start_IT+0x240>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d00e      	beq.n	80048a6 <HAL_TIM_IC_Start_IT+0x1f6>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a19      	ldr	r2, [pc, #100]	; (80048f4 <HAL_TIM_IC_Start_IT+0x244>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d009      	beq.n	80048a6 <HAL_TIM_IC_Start_IT+0x1f6>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a18      	ldr	r2, [pc, #96]	; (80048f8 <HAL_TIM_IC_Start_IT+0x248>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d004      	beq.n	80048a6 <HAL_TIM_IC_Start_IT+0x1f6>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a16      	ldr	r2, [pc, #88]	; (80048fc <HAL_TIM_IC_Start_IT+0x24c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d111      	bne.n	80048ca <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	2b06      	cmp	r3, #6
 80048b6:	d010      	beq.n	80048da <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0201 	orr.w	r2, r2, #1
 80048c6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c8:	e007      	b.n	80048da <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f042 0201 	orr.w	r2, r2, #1
 80048d8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80048da:	7bfb      	ldrb	r3, [r7, #15]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3710      	adds	r7, #16
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	40010000 	.word	0x40010000
 80048e8:	40000400 	.word	0x40000400
 80048ec:	40000800 	.word	0x40000800
 80048f0:	40000c00 	.word	0x40000c00
 80048f4:	40010400 	.word	0x40010400
 80048f8:	40014000 	.word	0x40014000
 80048fc:	40001800 	.word	0x40001800

08004900 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b02      	cmp	r3, #2
 8004914:	d122      	bne.n	800495c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b02      	cmp	r3, #2
 8004922:	d11b      	bne.n	800495c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f06f 0202 	mvn.w	r2, #2
 800492c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2201      	movs	r2, #1
 8004932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	f003 0303 	and.w	r3, r3, #3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f7fc fb9e 	bl	8001084 <HAL_TIM_IC_CaptureCallback>
 8004948:	e005      	b.n	8004956 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 fa3e 	bl	8004dcc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 fa45 	bl	8004de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	f003 0304 	and.w	r3, r3, #4
 8004966:	2b04      	cmp	r3, #4
 8004968:	d122      	bne.n	80049b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b04      	cmp	r3, #4
 8004976:	d11b      	bne.n	80049b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f06f 0204 	mvn.w	r2, #4
 8004980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2202      	movs	r2, #2
 8004986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f7fc fb74 	bl	8001084 <HAL_TIM_IC_CaptureCallback>
 800499c:	e005      	b.n	80049aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 fa14 	bl	8004dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fa1b 	bl	8004de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	f003 0308 	and.w	r3, r3, #8
 80049ba:	2b08      	cmp	r3, #8
 80049bc:	d122      	bne.n	8004a04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	f003 0308 	and.w	r3, r3, #8
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d11b      	bne.n	8004a04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f06f 0208 	mvn.w	r2, #8
 80049d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2204      	movs	r2, #4
 80049da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	f003 0303 	and.w	r3, r3, #3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d003      	beq.n	80049f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7fc fb4a 	bl	8001084 <HAL_TIM_IC_CaptureCallback>
 80049f0:	e005      	b.n	80049fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 f9ea 	bl	8004dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f000 f9f1 	bl	8004de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	2b10      	cmp	r3, #16
 8004a10:	d122      	bne.n	8004a58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f003 0310 	and.w	r3, r3, #16
 8004a1c:	2b10      	cmp	r3, #16
 8004a1e:	d11b      	bne.n	8004a58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f06f 0210 	mvn.w	r2, #16
 8004a28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2208      	movs	r2, #8
 8004a2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	69db      	ldr	r3, [r3, #28]
 8004a36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7fc fb20 	bl	8001084 <HAL_TIM_IC_CaptureCallback>
 8004a44:	e005      	b.n	8004a52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f9c0 	bl	8004dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 f9c7 	bl	8004de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d10e      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d107      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f06f 0201 	mvn.w	r2, #1
 8004a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7fd f99e 	bl	8001dc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a8e:	2b80      	cmp	r3, #128	; 0x80
 8004a90:	d10e      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a9c:	2b80      	cmp	r3, #128	; 0x80
 8004a9e:	d107      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 fdd2 	bl	8005654 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aba:	2b40      	cmp	r3, #64	; 0x40
 8004abc:	d10e      	bne.n	8004adc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac8:	2b40      	cmp	r3, #64	; 0x40
 8004aca:	d107      	bne.n	8004adc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f98c 	bl	8004df4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b20      	cmp	r3, #32
 8004ae8:	d10e      	bne.n	8004b08 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0320 	and.w	r3, r3, #32
 8004af4:	2b20      	cmp	r3, #32
 8004af6:	d107      	bne.n	8004b08 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0220 	mvn.w	r2, #32
 8004b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fd9c 	bl	8005640 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b08:	bf00      	nop
 8004b0a:	3708      	adds	r7, #8
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d101      	bne.n	8004b2e <HAL_TIM_IC_ConfigChannel+0x1e>
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	e088      	b.n	8004c40 <HAL_TIM_IC_ConfigChannel+0x130>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d11b      	bne.n	8004b74 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6818      	ldr	r0, [r3, #0]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	6819      	ldr	r1, [r3, #0]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	685a      	ldr	r2, [r3, #4]
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	f000 fbac 	bl	80052a8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	699a      	ldr	r2, [r3, #24]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 020c 	bic.w	r2, r2, #12
 8004b5e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6999      	ldr	r1, [r3, #24]
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	689a      	ldr	r2, [r3, #8]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	619a      	str	r2, [r3, #24]
 8004b72:	e060      	b.n	8004c36 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	d11c      	bne.n	8004bb4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6818      	ldr	r0, [r3, #0]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	6819      	ldr	r1, [r3, #0]
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	685a      	ldr	r2, [r3, #4]
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	f000 fc01 	bl	8005390 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	699a      	ldr	r2, [r3, #24]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004b9c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6999      	ldr	r1, [r3, #24]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	021a      	lsls	r2, r3, #8
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	619a      	str	r2, [r3, #24]
 8004bb2:	e040      	b.n	8004c36 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b08      	cmp	r3, #8
 8004bb8:	d11b      	bne.n	8004bf2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6818      	ldr	r0, [r3, #0]
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	6819      	ldr	r1, [r3, #0]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	f000 fc1e 	bl	800540a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	69da      	ldr	r2, [r3, #28]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 020c 	bic.w	r2, r2, #12
 8004bdc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	69d9      	ldr	r1, [r3, #28]
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	61da      	str	r2, [r3, #28]
 8004bf0:	e021      	b.n	8004c36 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b0c      	cmp	r3, #12
 8004bf6:	d11c      	bne.n	8004c32 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6818      	ldr	r0, [r3, #0]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	6819      	ldr	r1, [r3, #0]
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	f000 fc3b 	bl	8005482 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	69da      	ldr	r2, [r3, #28]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004c1a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	69d9      	ldr	r1, [r3, #28]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	021a      	lsls	r2, r3, #8
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	61da      	str	r2, [r3, #28]
 8004c30:	e001      	b.n	8004c36 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b086      	sub	sp, #24
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c54:	2300      	movs	r3, #0
 8004c56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d101      	bne.n	8004c66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c62:	2302      	movs	r3, #2
 8004c64:	e0ae      	b.n	8004dc4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b0c      	cmp	r3, #12
 8004c72:	f200 809f 	bhi.w	8004db4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c76:	a201      	add	r2, pc, #4	; (adr r2, 8004c7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7c:	08004cb1 	.word	0x08004cb1
 8004c80:	08004db5 	.word	0x08004db5
 8004c84:	08004db5 	.word	0x08004db5
 8004c88:	08004db5 	.word	0x08004db5
 8004c8c:	08004cf1 	.word	0x08004cf1
 8004c90:	08004db5 	.word	0x08004db5
 8004c94:	08004db5 	.word	0x08004db5
 8004c98:	08004db5 	.word	0x08004db5
 8004c9c:	08004d33 	.word	0x08004d33
 8004ca0:	08004db5 	.word	0x08004db5
 8004ca4:	08004db5 	.word	0x08004db5
 8004ca8:	08004db5 	.word	0x08004db5
 8004cac:	08004d73 	.word	0x08004d73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68b9      	ldr	r1, [r7, #8]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 f946 	bl	8004f48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	699a      	ldr	r2, [r3, #24]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f042 0208 	orr.w	r2, r2, #8
 8004cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	699a      	ldr	r2, [r3, #24]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 0204 	bic.w	r2, r2, #4
 8004cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6999      	ldr	r1, [r3, #24]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	691a      	ldr	r2, [r3, #16]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	619a      	str	r2, [r3, #24]
      break;
 8004cee:	e064      	b.n	8004dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68b9      	ldr	r1, [r7, #8]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 f996 	bl	8005028 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699a      	ldr	r2, [r3, #24]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	699a      	ldr	r2, [r3, #24]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6999      	ldr	r1, [r3, #24]
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	021a      	lsls	r2, r3, #8
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	619a      	str	r2, [r3, #24]
      break;
 8004d30:	e043      	b.n	8004dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68b9      	ldr	r1, [r7, #8]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 f9eb 	bl	8005114 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69da      	ldr	r2, [r3, #28]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f042 0208 	orr.w	r2, r2, #8
 8004d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	69da      	ldr	r2, [r3, #28]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0204 	bic.w	r2, r2, #4
 8004d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	69d9      	ldr	r1, [r3, #28]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	691a      	ldr	r2, [r3, #16]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	61da      	str	r2, [r3, #28]
      break;
 8004d70:	e023      	b.n	8004dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68b9      	ldr	r1, [r7, #8]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f000 fa3f 	bl	80051fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	69da      	ldr	r2, [r3, #28]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	69da      	ldr	r2, [r3, #28]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	69d9      	ldr	r1, [r3, #28]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	021a      	lsls	r2, r3, #8
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	430a      	orrs	r2, r1
 8004db0:	61da      	str	r2, [r3, #28]
      break;
 8004db2:	e002      	b.n	8004dba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	75fb      	strb	r3, [r7, #23]
      break;
 8004db8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004de8:	bf00      	nop
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a40      	ldr	r2, [pc, #256]	; (8004f1c <TIM_Base_SetConfig+0x114>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d013      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e26:	d00f      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a3d      	ldr	r2, [pc, #244]	; (8004f20 <TIM_Base_SetConfig+0x118>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d00b      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a3c      	ldr	r2, [pc, #240]	; (8004f24 <TIM_Base_SetConfig+0x11c>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d007      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a3b      	ldr	r2, [pc, #236]	; (8004f28 <TIM_Base_SetConfig+0x120>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d003      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a3a      	ldr	r2, [pc, #232]	; (8004f2c <TIM_Base_SetConfig+0x124>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d108      	bne.n	8004e5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a2f      	ldr	r2, [pc, #188]	; (8004f1c <TIM_Base_SetConfig+0x114>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d02b      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e68:	d027      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a2c      	ldr	r2, [pc, #176]	; (8004f20 <TIM_Base_SetConfig+0x118>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d023      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a2b      	ldr	r2, [pc, #172]	; (8004f24 <TIM_Base_SetConfig+0x11c>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d01f      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a2a      	ldr	r2, [pc, #168]	; (8004f28 <TIM_Base_SetConfig+0x120>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d01b      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a29      	ldr	r2, [pc, #164]	; (8004f2c <TIM_Base_SetConfig+0x124>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d017      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a28      	ldr	r2, [pc, #160]	; (8004f30 <TIM_Base_SetConfig+0x128>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d013      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a27      	ldr	r2, [pc, #156]	; (8004f34 <TIM_Base_SetConfig+0x12c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d00f      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a26      	ldr	r2, [pc, #152]	; (8004f38 <TIM_Base_SetConfig+0x130>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d00b      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a25      	ldr	r2, [pc, #148]	; (8004f3c <TIM_Base_SetConfig+0x134>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d007      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a24      	ldr	r2, [pc, #144]	; (8004f40 <TIM_Base_SetConfig+0x138>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d003      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a23      	ldr	r2, [pc, #140]	; (8004f44 <TIM_Base_SetConfig+0x13c>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d108      	bne.n	8004ecc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ec0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	68fa      	ldr	r2, [r7, #12]
 8004ede:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a0a      	ldr	r2, [pc, #40]	; (8004f1c <TIM_Base_SetConfig+0x114>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d003      	beq.n	8004f00 <TIM_Base_SetConfig+0xf8>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a0c      	ldr	r2, [pc, #48]	; (8004f2c <TIM_Base_SetConfig+0x124>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d103      	bne.n	8004f08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	691a      	ldr	r2, [r3, #16]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	615a      	str	r2, [r3, #20]
}
 8004f0e:	bf00      	nop
 8004f10:	3714      	adds	r7, #20
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	40010000 	.word	0x40010000
 8004f20:	40000400 	.word	0x40000400
 8004f24:	40000800 	.word	0x40000800
 8004f28:	40000c00 	.word	0x40000c00
 8004f2c:	40010400 	.word	0x40010400
 8004f30:	40014000 	.word	0x40014000
 8004f34:	40014400 	.word	0x40014400
 8004f38:	40014800 	.word	0x40014800
 8004f3c:	40001800 	.word	0x40001800
 8004f40:	40001c00 	.word	0x40001c00
 8004f44:	40002000 	.word	0x40002000

08004f48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	f023 0201 	bic.w	r2, r3, #1
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0303 	bic.w	r3, r3, #3
 8004f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f023 0302 	bic.w	r3, r3, #2
 8004f90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a20      	ldr	r2, [pc, #128]	; (8005020 <TIM_OC1_SetConfig+0xd8>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d003      	beq.n	8004fac <TIM_OC1_SetConfig+0x64>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a1f      	ldr	r2, [pc, #124]	; (8005024 <TIM_OC1_SetConfig+0xdc>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d10c      	bne.n	8004fc6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f023 0308 	bic.w	r3, r3, #8
 8004fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	f023 0304 	bic.w	r3, r3, #4
 8004fc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a15      	ldr	r2, [pc, #84]	; (8005020 <TIM_OC1_SetConfig+0xd8>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d003      	beq.n	8004fd6 <TIM_OC1_SetConfig+0x8e>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a14      	ldr	r2, [pc, #80]	; (8005024 <TIM_OC1_SetConfig+0xdc>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d111      	bne.n	8004ffa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	695b      	ldr	r3, [r3, #20]
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	693a      	ldr	r2, [r7, #16]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	621a      	str	r2, [r3, #32]
}
 8005014:	bf00      	nop
 8005016:	371c      	adds	r7, #28
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	40010000 	.word	0x40010000
 8005024:	40010400 	.word	0x40010400

08005028 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005028:	b480      	push	{r7}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a1b      	ldr	r3, [r3, #32]
 8005036:	f023 0210 	bic.w	r2, r3, #16
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800505e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	021b      	lsls	r3, r3, #8
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4313      	orrs	r3, r2
 800506a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f023 0320 	bic.w	r3, r3, #32
 8005072:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	4313      	orrs	r3, r2
 800507e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a22      	ldr	r2, [pc, #136]	; (800510c <TIM_OC2_SetConfig+0xe4>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d003      	beq.n	8005090 <TIM_OC2_SetConfig+0x68>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a21      	ldr	r2, [pc, #132]	; (8005110 <TIM_OC2_SetConfig+0xe8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d10d      	bne.n	80050ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	011b      	lsls	r3, r3, #4
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a17      	ldr	r2, [pc, #92]	; (800510c <TIM_OC2_SetConfig+0xe4>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d003      	beq.n	80050bc <TIM_OC2_SetConfig+0x94>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a16      	ldr	r2, [pc, #88]	; (8005110 <TIM_OC2_SetConfig+0xe8>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d113      	bne.n	80050e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	695b      	ldr	r3, [r3, #20]
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	621a      	str	r2, [r3, #32]
}
 80050fe:	bf00      	nop
 8005100:	371c      	adds	r7, #28
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	40010000 	.word	0x40010000
 8005110:	40010400 	.word	0x40010400

08005114 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005114:	b480      	push	{r7}
 8005116:	b087      	sub	sp, #28
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	69db      	ldr	r3, [r3, #28]
 800513a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0303 	bic.w	r3, r3, #3
 800514a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800515c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	021b      	lsls	r3, r3, #8
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a21      	ldr	r2, [pc, #132]	; (80051f4 <TIM_OC3_SetConfig+0xe0>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d003      	beq.n	800517a <TIM_OC3_SetConfig+0x66>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a20      	ldr	r2, [pc, #128]	; (80051f8 <TIM_OC3_SetConfig+0xe4>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d10d      	bne.n	8005196 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	021b      	lsls	r3, r3, #8
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	4313      	orrs	r3, r2
 800518c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a16      	ldr	r2, [pc, #88]	; (80051f4 <TIM_OC3_SetConfig+0xe0>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d003      	beq.n	80051a6 <TIM_OC3_SetConfig+0x92>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a15      	ldr	r2, [pc, #84]	; (80051f8 <TIM_OC3_SetConfig+0xe4>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d113      	bne.n	80051ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	4313      	orrs	r3, r2
 80051c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	011b      	lsls	r3, r3, #4
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	621a      	str	r2, [r3, #32]
}
 80051e8:	bf00      	nop
 80051ea:	371c      	adds	r7, #28
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr
 80051f4:	40010000 	.word	0x40010000
 80051f8:	40010400 	.word	0x40010400

080051fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	69db      	ldr	r3, [r3, #28]
 8005222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800522a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005232:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	021b      	lsls	r3, r3, #8
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005246:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	031b      	lsls	r3, r3, #12
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	4313      	orrs	r3, r2
 8005252:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a12      	ldr	r2, [pc, #72]	; (80052a0 <TIM_OC4_SetConfig+0xa4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d003      	beq.n	8005264 <TIM_OC4_SetConfig+0x68>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a11      	ldr	r2, [pc, #68]	; (80052a4 <TIM_OC4_SetConfig+0xa8>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d109      	bne.n	8005278 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800526a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	019b      	lsls	r3, r3, #6
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	4313      	orrs	r3, r2
 8005276:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	693a      	ldr	r2, [r7, #16]
 8005290:	621a      	str	r2, [r3, #32]
}
 8005292:	bf00      	nop
 8005294:	371c      	adds	r7, #28
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	40010000 	.word	0x40010000
 80052a4:	40010400 	.word	0x40010400

080052a8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b087      	sub	sp, #28
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
 80052b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	f023 0201 	bic.w	r2, r3, #1
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	4a28      	ldr	r2, [pc, #160]	; (8005374 <TIM_TI1_SetConfig+0xcc>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d01b      	beq.n	800530e <TIM_TI1_SetConfig+0x66>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052dc:	d017      	beq.n	800530e <TIM_TI1_SetConfig+0x66>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	4a25      	ldr	r2, [pc, #148]	; (8005378 <TIM_TI1_SetConfig+0xd0>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d013      	beq.n	800530e <TIM_TI1_SetConfig+0x66>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	4a24      	ldr	r2, [pc, #144]	; (800537c <TIM_TI1_SetConfig+0xd4>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d00f      	beq.n	800530e <TIM_TI1_SetConfig+0x66>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	4a23      	ldr	r2, [pc, #140]	; (8005380 <TIM_TI1_SetConfig+0xd8>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d00b      	beq.n	800530e <TIM_TI1_SetConfig+0x66>
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4a22      	ldr	r2, [pc, #136]	; (8005384 <TIM_TI1_SetConfig+0xdc>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d007      	beq.n	800530e <TIM_TI1_SetConfig+0x66>
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	4a21      	ldr	r2, [pc, #132]	; (8005388 <TIM_TI1_SetConfig+0xe0>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d003      	beq.n	800530e <TIM_TI1_SetConfig+0x66>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	4a20      	ldr	r2, [pc, #128]	; (800538c <TIM_TI1_SetConfig+0xe4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d101      	bne.n	8005312 <TIM_TI1_SetConfig+0x6a>
 800530e:	2301      	movs	r3, #1
 8005310:	e000      	b.n	8005314 <TIM_TI1_SetConfig+0x6c>
 8005312:	2300      	movs	r3, #0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d008      	beq.n	800532a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f023 0303 	bic.w	r3, r3, #3
 800531e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4313      	orrs	r3, r2
 8005326:	617b      	str	r3, [r7, #20]
 8005328:	e003      	b.n	8005332 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f043 0301 	orr.w	r3, r3, #1
 8005330:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005338:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	011b      	lsls	r3, r3, #4
 800533e:	b2db      	uxtb	r3, r3
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f023 030a 	bic.w	r3, r3, #10
 800534c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	f003 030a 	and.w	r3, r3, #10
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	4313      	orrs	r3, r2
 8005358:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	621a      	str	r2, [r3, #32]
}
 8005366:	bf00      	nop
 8005368:	371c      	adds	r7, #28
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
 8005372:	bf00      	nop
 8005374:	40010000 	.word	0x40010000
 8005378:	40000400 	.word	0x40000400
 800537c:	40000800 	.word	0x40000800
 8005380:	40000c00 	.word	0x40000c00
 8005384:	40010400 	.word	0x40010400
 8005388:	40014000 	.word	0x40014000
 800538c:	40001800 	.word	0x40001800

08005390 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005390:	b480      	push	{r7}
 8005392:	b087      	sub	sp, #28
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	607a      	str	r2, [r7, #4]
 800539c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	f023 0210 	bic.w	r2, r3, #16
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	021b      	lsls	r3, r3, #8
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	031b      	lsls	r3, r3, #12
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	4313      	orrs	r3, r2
 80053da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80053e2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	011b      	lsls	r3, r3, #4
 80053e8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80053ec:	693a      	ldr	r2, [r7, #16]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	621a      	str	r2, [r3, #32]
}
 80053fe:	bf00      	nop
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800540a:	b480      	push	{r7}
 800540c:	b087      	sub	sp, #28
 800540e:	af00      	add	r7, sp, #0
 8005410:	60f8      	str	r0, [r7, #12]
 8005412:	60b9      	str	r1, [r7, #8]
 8005414:	607a      	str	r2, [r7, #4]
 8005416:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6a1b      	ldr	r3, [r3, #32]
 800541c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	69db      	ldr	r3, [r3, #28]
 8005428:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f023 0303 	bic.w	r3, r3, #3
 8005436:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4313      	orrs	r3, r2
 800543e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005446:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	011b      	lsls	r3, r3, #4
 800544c:	b2db      	uxtb	r3, r3
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	4313      	orrs	r3, r2
 8005452:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800545a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	021b      	lsls	r3, r3, #8
 8005460:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005464:	693a      	ldr	r2, [r7, #16]
 8005466:	4313      	orrs	r3, r2
 8005468:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	697a      	ldr	r2, [r7, #20]
 800546e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	621a      	str	r2, [r3, #32]
}
 8005476:	bf00      	nop
 8005478:	371c      	adds	r7, #28
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005482:	b480      	push	{r7}
 8005484:	b087      	sub	sp, #28
 8005486:	af00      	add	r7, sp, #0
 8005488:	60f8      	str	r0, [r7, #12]
 800548a:	60b9      	str	r1, [r7, #8]
 800548c:	607a      	str	r2, [r7, #4]
 800548e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a1b      	ldr	r3, [r3, #32]
 8005494:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	69db      	ldr	r3, [r3, #28]
 80054a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	021b      	lsls	r3, r3, #8
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80054c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	031b      	lsls	r3, r3, #12
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80054d4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	031b      	lsls	r3, r3, #12
 80054da:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	697a      	ldr	r2, [r7, #20]
 80054e8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	621a      	str	r2, [r3, #32]
}
 80054f0:	bf00      	nop
 80054f2:	371c      	adds	r7, #28
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b087      	sub	sp, #28
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f003 031f 	and.w	r3, r3, #31
 800550e:	2201      	movs	r2, #1
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6a1a      	ldr	r2, [r3, #32]
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	43db      	mvns	r3, r3
 800551e:	401a      	ands	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6a1a      	ldr	r2, [r3, #32]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	f003 031f 	and.w	r3, r3, #31
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	fa01 f303 	lsl.w	r3, r1, r3
 8005534:	431a      	orrs	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	621a      	str	r2, [r3, #32]
}
 800553a:	bf00      	nop
 800553c:	371c      	adds	r7, #28
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
	...

08005548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800555c:	2302      	movs	r3, #2
 800555e:	e05a      	b.n	8005616 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005586:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a21      	ldr	r2, [pc, #132]	; (8005624 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d022      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ac:	d01d      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a1d      	ldr	r2, [pc, #116]	; (8005628 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d018      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a1b      	ldr	r2, [pc, #108]	; (800562c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d013      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a1a      	ldr	r2, [pc, #104]	; (8005630 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d00e      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a18      	ldr	r2, [pc, #96]	; (8005634 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d009      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a17      	ldr	r2, [pc, #92]	; (8005638 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d004      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a15      	ldr	r2, [pc, #84]	; (800563c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d10c      	bne.n	8005604 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3714      	adds	r7, #20
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40010000 	.word	0x40010000
 8005628:	40000400 	.word	0x40000400
 800562c:	40000800 	.word	0x40000800
 8005630:	40000c00 	.word	0x40000c00
 8005634:	40010400 	.word	0x40010400
 8005638:	40014000 	.word	0x40014000
 800563c:	40001800 	.word	0x40001800

08005640 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d101      	bne.n	800567a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e03f      	b.n	80056fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005680:	b2db      	uxtb	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d106      	bne.n	8005694 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7fc fd9a 	bl	80021c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2224      	movs	r2, #36	; 0x24
 8005698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68da      	ldr	r2, [r3, #12]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 fcdf 	bl	8006070 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	691a      	ldr	r2, [r3, #16]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	695a      	ldr	r2, [r3, #20]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3708      	adds	r7, #8
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b084      	sub	sp, #16
 8005706:	af00      	add	r7, sp, #0
 8005708:	60f8      	str	r0, [r7, #12]
 800570a:	60b9      	str	r1, [r7, #8]
 800570c:	4613      	mov	r3, r2
 800570e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005716:	b2db      	uxtb	r3, r3
 8005718:	2b20      	cmp	r3, #32
 800571a:	d11d      	bne.n	8005758 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d002      	beq.n	8005728 <HAL_UART_Receive_IT+0x26>
 8005722:	88fb      	ldrh	r3, [r7, #6]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d101      	bne.n	800572c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e016      	b.n	800575a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005732:	2b01      	cmp	r3, #1
 8005734:	d101      	bne.n	800573a <HAL_UART_Receive_IT+0x38>
 8005736:	2302      	movs	r3, #2
 8005738:	e00f      	b.n	800575a <HAL_UART_Receive_IT+0x58>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005748:	88fb      	ldrh	r3, [r7, #6]
 800574a:	461a      	mov	r2, r3
 800574c:	68b9      	ldr	r1, [r7, #8]
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 fab6 	bl	8005cc0 <UART_Start_Receive_IT>
 8005754:	4603      	mov	r3, r0
 8005756:	e000      	b.n	800575a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005758:	2302      	movs	r3, #2
  }
}
 800575a:	4618      	mov	r0, r3
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
	...

08005764 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b0ba      	sub	sp, #232	; 0xe8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800578a:	2300      	movs	r3, #0
 800578c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005790:	2300      	movs	r3, #0
 8005792:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800579a:	f003 030f 	and.w	r3, r3, #15
 800579e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80057a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10f      	bne.n	80057ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057ae:	f003 0320 	and.w	r3, r3, #32
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d009      	beq.n	80057ca <HAL_UART_IRQHandler+0x66>
 80057b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057ba:	f003 0320 	and.w	r3, r3, #32
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fb99 	bl	8005efa <UART_Receive_IT>
      return;
 80057c8:	e256      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80057ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 80de 	beq.w	8005990 <HAL_UART_IRQHandler+0x22c>
 80057d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057d8:	f003 0301 	and.w	r3, r3, #1
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d106      	bne.n	80057ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f000 80d1 	beq.w	8005990 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00b      	beq.n	8005812 <HAL_UART_IRQHandler+0xae>
 80057fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005802:	2b00      	cmp	r3, #0
 8005804:	d005      	beq.n	8005812 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	f043 0201 	orr.w	r2, r3, #1
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005816:	f003 0304 	and.w	r3, r3, #4
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00b      	beq.n	8005836 <HAL_UART_IRQHandler+0xd2>
 800581e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d005      	beq.n	8005836 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582e:	f043 0202 	orr.w	r2, r3, #2
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00b      	beq.n	800585a <HAL_UART_IRQHandler+0xf6>
 8005842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	2b00      	cmp	r3, #0
 800584c:	d005      	beq.n	800585a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005852:	f043 0204 	orr.w	r2, r3, #4
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800585a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800585e:	f003 0308 	and.w	r3, r3, #8
 8005862:	2b00      	cmp	r3, #0
 8005864:	d011      	beq.n	800588a <HAL_UART_IRQHandler+0x126>
 8005866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800586a:	f003 0320 	and.w	r3, r3, #32
 800586e:	2b00      	cmp	r3, #0
 8005870:	d105      	bne.n	800587e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d005      	beq.n	800588a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005882:	f043 0208 	orr.w	r2, r3, #8
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588e:	2b00      	cmp	r3, #0
 8005890:	f000 81ed 	beq.w	8005c6e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005898:	f003 0320 	and.w	r3, r3, #32
 800589c:	2b00      	cmp	r3, #0
 800589e:	d008      	beq.n	80058b2 <HAL_UART_IRQHandler+0x14e>
 80058a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058a4:	f003 0320 	and.w	r3, r3, #32
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d002      	beq.n	80058b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 fb24 	bl	8005efa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058bc:	2b40      	cmp	r3, #64	; 0x40
 80058be:	bf0c      	ite	eq
 80058c0:	2301      	moveq	r3, #1
 80058c2:	2300      	movne	r3, #0
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ce:	f003 0308 	and.w	r3, r3, #8
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d103      	bne.n	80058de <HAL_UART_IRQHandler+0x17a>
 80058d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d04f      	beq.n	800597e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fa2c 	bl	8005d3c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ee:	2b40      	cmp	r3, #64	; 0x40
 80058f0:	d141      	bne.n	8005976 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	3314      	adds	r3, #20
 80058f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005900:	e853 3f00 	ldrex	r3, [r3]
 8005904:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005908:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800590c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005910:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	3314      	adds	r3, #20
 800591a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800591e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005922:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005926:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800592a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800592e:	e841 2300 	strex	r3, r2, [r1]
 8005932:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1d9      	bne.n	80058f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005942:	2b00      	cmp	r3, #0
 8005944:	d013      	beq.n	800596e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594a:	4a7d      	ldr	r2, [pc, #500]	; (8005b40 <HAL_UART_IRQHandler+0x3dc>)
 800594c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005952:	4618      	mov	r0, r3
 8005954:	f7fd f8b8 	bl	8002ac8 <HAL_DMA_Abort_IT>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d016      	beq.n	800598c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005968:	4610      	mov	r0, r2
 800596a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800596c:	e00e      	b.n	800598c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f990 	bl	8005c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005974:	e00a      	b.n	800598c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f98c 	bl	8005c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800597c:	e006      	b.n	800598c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f988 	bl	8005c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800598a:	e170      	b.n	8005c6e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800598c:	bf00      	nop
    return;
 800598e:	e16e      	b.n	8005c6e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005994:	2b01      	cmp	r3, #1
 8005996:	f040 814a 	bne.w	8005c2e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800599a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800599e:	f003 0310 	and.w	r3, r3, #16
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 8143 	beq.w	8005c2e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80059a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059ac:	f003 0310 	and.w	r3, r3, #16
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 813c 	beq.w	8005c2e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059b6:	2300      	movs	r3, #0
 80059b8:	60bb      	str	r3, [r7, #8]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	60bb      	str	r3, [r7, #8]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	60bb      	str	r3, [r7, #8]
 80059ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	695b      	ldr	r3, [r3, #20]
 80059d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d6:	2b40      	cmp	r3, #64	; 0x40
 80059d8:	f040 80b4 	bne.w	8005b44 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f000 8140 	beq.w	8005c72 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059fa:	429a      	cmp	r2, r3
 80059fc:	f080 8139 	bcs.w	8005c72 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a06:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a0c:	69db      	ldr	r3, [r3, #28]
 8005a0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a12:	f000 8088 	beq.w	8005b26 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	330c      	adds	r3, #12
 8005a1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a24:	e853 3f00 	ldrex	r3, [r3]
 8005a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	330c      	adds	r3, #12
 8005a3e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005a42:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1d9      	bne.n	8005a16 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3314      	adds	r3, #20
 8005a68:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a6c:	e853 3f00 	ldrex	r3, [r3]
 8005a70:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a74:	f023 0301 	bic.w	r3, r3, #1
 8005a78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	3314      	adds	r3, #20
 8005a82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a86:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005a8a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005a8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005a92:	e841 2300 	strex	r3, r2, [r1]
 8005a96:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005a98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1e1      	bne.n	8005a62 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	3314      	adds	r3, #20
 8005aa4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005aa8:	e853 3f00 	ldrex	r3, [r3]
 8005aac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005aae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ab0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	3314      	adds	r3, #20
 8005abe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005ac2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005ac4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ac8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005aca:	e841 2300 	strex	r3, r2, [r1]
 8005ace:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ad0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1e3      	bne.n	8005a9e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2220      	movs	r2, #32
 8005ada:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	330c      	adds	r3, #12
 8005aea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aee:	e853 3f00 	ldrex	r3, [r3]
 8005af2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005af4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005af6:	f023 0310 	bic.w	r3, r3, #16
 8005afa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	330c      	adds	r3, #12
 8005b04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005b08:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b0a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b0e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b10:	e841 2300 	strex	r3, r2, [r1]
 8005b14:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1e3      	bne.n	8005ae4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b20:	4618      	mov	r0, r3
 8005b22:	f7fc ff61 	bl	80029e8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f8b6 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b3c:	e099      	b.n	8005c72 <HAL_UART_IRQHandler+0x50e>
 8005b3e:	bf00      	nop
 8005b40:	08005e03 	.word	0x08005e03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f000 808b 	beq.w	8005c76 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005b60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 8086 	beq.w	8005c76 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	330c      	adds	r3, #12
 8005b70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b74:	e853 3f00 	ldrex	r3, [r3]
 8005b78:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b7c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	330c      	adds	r3, #12
 8005b8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005b8e:	647a      	str	r2, [r7, #68]	; 0x44
 8005b90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b92:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b96:	e841 2300 	strex	r3, r2, [r1]
 8005b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1e3      	bne.n	8005b6a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	3314      	adds	r3, #20
 8005ba8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bac:	e853 3f00 	ldrex	r3, [r3]
 8005bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	f023 0301 	bic.w	r3, r3, #1
 8005bb8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3314      	adds	r3, #20
 8005bc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005bc6:	633a      	str	r2, [r7, #48]	; 0x30
 8005bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bce:	e841 2300 	strex	r3, r2, [r1]
 8005bd2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d1e3      	bne.n	8005ba2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2220      	movs	r2, #32
 8005bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	330c      	adds	r3, #12
 8005bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	e853 3f00 	ldrex	r3, [r3]
 8005bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f023 0310 	bic.w	r3, r3, #16
 8005bfe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	330c      	adds	r3, #12
 8005c08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005c0c:	61fa      	str	r2, [r7, #28]
 8005c0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c10:	69b9      	ldr	r1, [r7, #24]
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	e841 2300 	strex	r3, r2, [r1]
 8005c18:	617b      	str	r3, [r7, #20]
   return(result);
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1e3      	bne.n	8005be8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c24:	4619      	mov	r1, r3
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f83e 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c2c:	e023      	b.n	8005c76 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d009      	beq.n	8005c4e <HAL_UART_IRQHandler+0x4ea>
 8005c3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f8ef 	bl	8005e2a <UART_Transmit_IT>
    return;
 8005c4c:	e014      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00e      	beq.n	8005c78 <HAL_UART_IRQHandler+0x514>
 8005c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d008      	beq.n	8005c78 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 f92f 	bl	8005eca <UART_EndTransmit_IT>
    return;
 8005c6c:	e004      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
    return;
 8005c6e:	bf00      	nop
 8005c70:	e002      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
      return;
 8005c72:	bf00      	nop
 8005c74:	e000      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
      return;
 8005c76:	bf00      	nop
  }
}
 8005c78:	37e8      	adds	r7, #232	; 0xe8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop

08005c80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	68ba      	ldr	r2, [r7, #8]
 8005cd2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	88fa      	ldrh	r2, [r7, #6]
 8005cd8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	88fa      	ldrh	r2, [r7, #6]
 8005cde:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2222      	movs	r2, #34	; 0x22
 8005cea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d007      	beq.n	8005d0e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d0c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	695a      	ldr	r2, [r3, #20]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f042 0201 	orr.w	r2, r2, #1
 8005d1c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68da      	ldr	r2, [r3, #12]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f042 0220 	orr.w	r2, r2, #32
 8005d2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3714      	adds	r7, #20
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b095      	sub	sp, #84	; 0x54
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	330c      	adds	r3, #12
 8005d4a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d4e:	e853 3f00 	ldrex	r3, [r3]
 8005d52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	330c      	adds	r3, #12
 8005d62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d64:	643a      	str	r2, [r7, #64]	; 0x40
 8005d66:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005d6a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d6c:	e841 2300 	strex	r3, r2, [r1]
 8005d70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1e5      	bne.n	8005d44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	3314      	adds	r3, #20
 8005d7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d80:	6a3b      	ldr	r3, [r7, #32]
 8005d82:	e853 3f00 	ldrex	r3, [r3]
 8005d86:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	f023 0301 	bic.w	r3, r3, #1
 8005d8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	3314      	adds	r3, #20
 8005d96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005da0:	e841 2300 	strex	r3, r2, [r1]
 8005da4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1e5      	bne.n	8005d78 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d119      	bne.n	8005de8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	330c      	adds	r3, #12
 8005dba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	e853 3f00 	ldrex	r3, [r3]
 8005dc2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	f023 0310 	bic.w	r3, r3, #16
 8005dca:	647b      	str	r3, [r7, #68]	; 0x44
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	330c      	adds	r3, #12
 8005dd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005dd4:	61ba      	str	r2, [r7, #24]
 8005dd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd8:	6979      	ldr	r1, [r7, #20]
 8005dda:	69ba      	ldr	r2, [r7, #24]
 8005ddc:	e841 2300 	strex	r3, r2, [r1]
 8005de0:	613b      	str	r3, [r7, #16]
   return(result);
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1e5      	bne.n	8005db4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2220      	movs	r2, #32
 8005dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005df6:	bf00      	nop
 8005df8:	3754      	adds	r7, #84	; 0x54
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr

08005e02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b084      	sub	sp, #16
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2200      	movs	r2, #0
 8005e14:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	f7ff ff39 	bl	8005c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e22:	bf00      	nop
 8005e24:	3710      	adds	r7, #16
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005e2a:	b480      	push	{r7}
 8005e2c:	b085      	sub	sp, #20
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b21      	cmp	r3, #33	; 0x21
 8005e3c:	d13e      	bne.n	8005ebc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e46:	d114      	bne.n	8005e72 <UART_Transmit_IT+0x48>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d110      	bne.n	8005e72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a1b      	ldr	r3, [r3, #32]
 8005e54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	881b      	ldrh	r3, [r3, #0]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	1c9a      	adds	r2, r3, #2
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	621a      	str	r2, [r3, #32]
 8005e70:	e008      	b.n	8005e84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	1c59      	adds	r1, r3, #1
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6211      	str	r1, [r2, #32]
 8005e7c:	781a      	ldrb	r2, [r3, #0]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	4619      	mov	r1, r3
 8005e92:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d10f      	bne.n	8005eb8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68da      	ldr	r2, [r3, #12]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ea6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68da      	ldr	r2, [r3, #12]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005eb6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	e000      	b.n	8005ebe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ebc:	2302      	movs	r3, #2
  }
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr

08005eca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005eca:	b580      	push	{r7, lr}
 8005ecc:	b082      	sub	sp, #8
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68da      	ldr	r2, [r3, #12]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ee0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2220      	movs	r2, #32
 8005ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7ff fec8 	bl	8005c80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b08c      	sub	sp, #48	; 0x30
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	2b22      	cmp	r3, #34	; 0x22
 8005f0c:	f040 80ab 	bne.w	8006066 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f18:	d117      	bne.n	8005f4a <UART_Receive_IT+0x50>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d113      	bne.n	8005f4a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005f22:	2300      	movs	r3, #0
 8005f24:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f2a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f42:	1c9a      	adds	r2, r3, #2
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	629a      	str	r2, [r3, #40]	; 0x28
 8005f48:	e026      	b.n	8005f98 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005f50:	2300      	movs	r3, #0
 8005f52:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f5c:	d007      	beq.n	8005f6e <UART_Receive_IT+0x74>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10a      	bne.n	8005f7c <UART_Receive_IT+0x82>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d106      	bne.n	8005f7c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	b2da      	uxtb	r2, r3
 8005f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f78:	701a      	strb	r2, [r3, #0]
 8005f7a:	e008      	b.n	8005f8e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f88:	b2da      	uxtb	r2, r3
 8005f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f8c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f92:	1c5a      	adds	r2, r3, #1
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d15a      	bne.n	8006062 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68da      	ldr	r2, [r3, #12]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f022 0220 	bic.w	r2, r2, #32
 8005fba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68da      	ldr	r2, [r3, #12]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	695a      	ldr	r2, [r3, #20]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f022 0201 	bic.w	r2, r2, #1
 8005fda:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2220      	movs	r2, #32
 8005fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d135      	bne.n	8006058 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	330c      	adds	r3, #12
 8005ff8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	e853 3f00 	ldrex	r3, [r3]
 8006000:	613b      	str	r3, [r7, #16]
   return(result);
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	f023 0310 	bic.w	r3, r3, #16
 8006008:	627b      	str	r3, [r7, #36]	; 0x24
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	330c      	adds	r3, #12
 8006010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006012:	623a      	str	r2, [r7, #32]
 8006014:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006016:	69f9      	ldr	r1, [r7, #28]
 8006018:	6a3a      	ldr	r2, [r7, #32]
 800601a:	e841 2300 	strex	r3, r2, [r1]
 800601e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1e5      	bne.n	8005ff2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 0310 	and.w	r3, r3, #16
 8006030:	2b10      	cmp	r3, #16
 8006032:	d10a      	bne.n	800604a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006034:	2300      	movs	r3, #0
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	60fb      	str	r3, [r7, #12]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	60fb      	str	r3, [r7, #12]
 8006048:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800604e:	4619      	mov	r1, r3
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f7ff fe29 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
 8006056:	e002      	b.n	800605e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7fb f831 	bl	80010c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	e002      	b.n	8006068 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006062:	2300      	movs	r3, #0
 8006064:	e000      	b.n	8006068 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006066:	2302      	movs	r3, #2
  }
}
 8006068:	4618      	mov	r0, r3
 800606a:	3730      	adds	r7, #48	; 0x30
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006070:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006074:	b0c0      	sub	sp, #256	; 0x100
 8006076:	af00      	add	r7, sp, #0
 8006078:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800607c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800608c:	68d9      	ldr	r1, [r3, #12]
 800608e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	ea40 0301 	orr.w	r3, r0, r1
 8006098:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800609a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800609e:	689a      	ldr	r2, [r3, #8]
 80060a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	431a      	orrs	r2, r3
 80060a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	431a      	orrs	r2, r3
 80060b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b4:	69db      	ldr	r3, [r3, #28]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80060bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80060c8:	f021 010c 	bic.w	r1, r1, #12
 80060cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80060d6:	430b      	orrs	r3, r1
 80060d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80060e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ea:	6999      	ldr	r1, [r3, #24]
 80060ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	ea40 0301 	orr.w	r3, r0, r1
 80060f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	4b8f      	ldr	r3, [pc, #572]	; (800633c <UART_SetConfig+0x2cc>)
 8006100:	429a      	cmp	r2, r3
 8006102:	d005      	beq.n	8006110 <UART_SetConfig+0xa0>
 8006104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	4b8d      	ldr	r3, [pc, #564]	; (8006340 <UART_SetConfig+0x2d0>)
 800610c:	429a      	cmp	r2, r3
 800610e:	d104      	bne.n	800611a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006110:	f7fd fc18 	bl	8003944 <HAL_RCC_GetPCLK2Freq>
 8006114:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006118:	e003      	b.n	8006122 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800611a:	f7fd fbff 	bl	800391c <HAL_RCC_GetPCLK1Freq>
 800611e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006126:	69db      	ldr	r3, [r3, #28]
 8006128:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800612c:	f040 810c 	bne.w	8006348 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006130:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006134:	2200      	movs	r2, #0
 8006136:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800613a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800613e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006142:	4622      	mov	r2, r4
 8006144:	462b      	mov	r3, r5
 8006146:	1891      	adds	r1, r2, r2
 8006148:	65b9      	str	r1, [r7, #88]	; 0x58
 800614a:	415b      	adcs	r3, r3
 800614c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800614e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006152:	4621      	mov	r1, r4
 8006154:	eb12 0801 	adds.w	r8, r2, r1
 8006158:	4629      	mov	r1, r5
 800615a:	eb43 0901 	adc.w	r9, r3, r1
 800615e:	f04f 0200 	mov.w	r2, #0
 8006162:	f04f 0300 	mov.w	r3, #0
 8006166:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800616a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800616e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006172:	4690      	mov	r8, r2
 8006174:	4699      	mov	r9, r3
 8006176:	4623      	mov	r3, r4
 8006178:	eb18 0303 	adds.w	r3, r8, r3
 800617c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006180:	462b      	mov	r3, r5
 8006182:	eb49 0303 	adc.w	r3, r9, r3
 8006186:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800618a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006196:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800619a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800619e:	460b      	mov	r3, r1
 80061a0:	18db      	adds	r3, r3, r3
 80061a2:	653b      	str	r3, [r7, #80]	; 0x50
 80061a4:	4613      	mov	r3, r2
 80061a6:	eb42 0303 	adc.w	r3, r2, r3
 80061aa:	657b      	str	r3, [r7, #84]	; 0x54
 80061ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80061b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80061b4:	f7fa fdd8 	bl	8000d68 <__aeabi_uldivmod>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4b61      	ldr	r3, [pc, #388]	; (8006344 <UART_SetConfig+0x2d4>)
 80061be:	fba3 2302 	umull	r2, r3, r3, r2
 80061c2:	095b      	lsrs	r3, r3, #5
 80061c4:	011c      	lsls	r4, r3, #4
 80061c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061ca:	2200      	movs	r2, #0
 80061cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80061d0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80061d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80061d8:	4642      	mov	r2, r8
 80061da:	464b      	mov	r3, r9
 80061dc:	1891      	adds	r1, r2, r2
 80061de:	64b9      	str	r1, [r7, #72]	; 0x48
 80061e0:	415b      	adcs	r3, r3
 80061e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80061e8:	4641      	mov	r1, r8
 80061ea:	eb12 0a01 	adds.w	sl, r2, r1
 80061ee:	4649      	mov	r1, r9
 80061f0:	eb43 0b01 	adc.w	fp, r3, r1
 80061f4:	f04f 0200 	mov.w	r2, #0
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006200:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006204:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006208:	4692      	mov	sl, r2
 800620a:	469b      	mov	fp, r3
 800620c:	4643      	mov	r3, r8
 800620e:	eb1a 0303 	adds.w	r3, sl, r3
 8006212:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006216:	464b      	mov	r3, r9
 8006218:	eb4b 0303 	adc.w	r3, fp, r3
 800621c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800622c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006230:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006234:	460b      	mov	r3, r1
 8006236:	18db      	adds	r3, r3, r3
 8006238:	643b      	str	r3, [r7, #64]	; 0x40
 800623a:	4613      	mov	r3, r2
 800623c:	eb42 0303 	adc.w	r3, r2, r3
 8006240:	647b      	str	r3, [r7, #68]	; 0x44
 8006242:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006246:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800624a:	f7fa fd8d 	bl	8000d68 <__aeabi_uldivmod>
 800624e:	4602      	mov	r2, r0
 8006250:	460b      	mov	r3, r1
 8006252:	4611      	mov	r1, r2
 8006254:	4b3b      	ldr	r3, [pc, #236]	; (8006344 <UART_SetConfig+0x2d4>)
 8006256:	fba3 2301 	umull	r2, r3, r3, r1
 800625a:	095b      	lsrs	r3, r3, #5
 800625c:	2264      	movs	r2, #100	; 0x64
 800625e:	fb02 f303 	mul.w	r3, r2, r3
 8006262:	1acb      	subs	r3, r1, r3
 8006264:	00db      	lsls	r3, r3, #3
 8006266:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800626a:	4b36      	ldr	r3, [pc, #216]	; (8006344 <UART_SetConfig+0x2d4>)
 800626c:	fba3 2302 	umull	r2, r3, r3, r2
 8006270:	095b      	lsrs	r3, r3, #5
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006278:	441c      	add	r4, r3
 800627a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800627e:	2200      	movs	r2, #0
 8006280:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006284:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006288:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800628c:	4642      	mov	r2, r8
 800628e:	464b      	mov	r3, r9
 8006290:	1891      	adds	r1, r2, r2
 8006292:	63b9      	str	r1, [r7, #56]	; 0x38
 8006294:	415b      	adcs	r3, r3
 8006296:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006298:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800629c:	4641      	mov	r1, r8
 800629e:	1851      	adds	r1, r2, r1
 80062a0:	6339      	str	r1, [r7, #48]	; 0x30
 80062a2:	4649      	mov	r1, r9
 80062a4:	414b      	adcs	r3, r1
 80062a6:	637b      	str	r3, [r7, #52]	; 0x34
 80062a8:	f04f 0200 	mov.w	r2, #0
 80062ac:	f04f 0300 	mov.w	r3, #0
 80062b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80062b4:	4659      	mov	r1, fp
 80062b6:	00cb      	lsls	r3, r1, #3
 80062b8:	4651      	mov	r1, sl
 80062ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062be:	4651      	mov	r1, sl
 80062c0:	00ca      	lsls	r2, r1, #3
 80062c2:	4610      	mov	r0, r2
 80062c4:	4619      	mov	r1, r3
 80062c6:	4603      	mov	r3, r0
 80062c8:	4642      	mov	r2, r8
 80062ca:	189b      	adds	r3, r3, r2
 80062cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062d0:	464b      	mov	r3, r9
 80062d2:	460a      	mov	r2, r1
 80062d4:	eb42 0303 	adc.w	r3, r2, r3
 80062d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80062e8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80062ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80062f0:	460b      	mov	r3, r1
 80062f2:	18db      	adds	r3, r3, r3
 80062f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80062f6:	4613      	mov	r3, r2
 80062f8:	eb42 0303 	adc.w	r3, r2, r3
 80062fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006302:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006306:	f7fa fd2f 	bl	8000d68 <__aeabi_uldivmod>
 800630a:	4602      	mov	r2, r0
 800630c:	460b      	mov	r3, r1
 800630e:	4b0d      	ldr	r3, [pc, #52]	; (8006344 <UART_SetConfig+0x2d4>)
 8006310:	fba3 1302 	umull	r1, r3, r3, r2
 8006314:	095b      	lsrs	r3, r3, #5
 8006316:	2164      	movs	r1, #100	; 0x64
 8006318:	fb01 f303 	mul.w	r3, r1, r3
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	00db      	lsls	r3, r3, #3
 8006320:	3332      	adds	r3, #50	; 0x32
 8006322:	4a08      	ldr	r2, [pc, #32]	; (8006344 <UART_SetConfig+0x2d4>)
 8006324:	fba2 2303 	umull	r2, r3, r2, r3
 8006328:	095b      	lsrs	r3, r3, #5
 800632a:	f003 0207 	and.w	r2, r3, #7
 800632e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4422      	add	r2, r4
 8006336:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006338:	e106      	b.n	8006548 <UART_SetConfig+0x4d8>
 800633a:	bf00      	nop
 800633c:	40011000 	.word	0x40011000
 8006340:	40011400 	.word	0x40011400
 8006344:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006348:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800634c:	2200      	movs	r2, #0
 800634e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006352:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006356:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800635a:	4642      	mov	r2, r8
 800635c:	464b      	mov	r3, r9
 800635e:	1891      	adds	r1, r2, r2
 8006360:	6239      	str	r1, [r7, #32]
 8006362:	415b      	adcs	r3, r3
 8006364:	627b      	str	r3, [r7, #36]	; 0x24
 8006366:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800636a:	4641      	mov	r1, r8
 800636c:	1854      	adds	r4, r2, r1
 800636e:	4649      	mov	r1, r9
 8006370:	eb43 0501 	adc.w	r5, r3, r1
 8006374:	f04f 0200 	mov.w	r2, #0
 8006378:	f04f 0300 	mov.w	r3, #0
 800637c:	00eb      	lsls	r3, r5, #3
 800637e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006382:	00e2      	lsls	r2, r4, #3
 8006384:	4614      	mov	r4, r2
 8006386:	461d      	mov	r5, r3
 8006388:	4643      	mov	r3, r8
 800638a:	18e3      	adds	r3, r4, r3
 800638c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006390:	464b      	mov	r3, r9
 8006392:	eb45 0303 	adc.w	r3, r5, r3
 8006396:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800639a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80063a6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80063aa:	f04f 0200 	mov.w	r2, #0
 80063ae:	f04f 0300 	mov.w	r3, #0
 80063b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80063b6:	4629      	mov	r1, r5
 80063b8:	008b      	lsls	r3, r1, #2
 80063ba:	4621      	mov	r1, r4
 80063bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063c0:	4621      	mov	r1, r4
 80063c2:	008a      	lsls	r2, r1, #2
 80063c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80063c8:	f7fa fcce 	bl	8000d68 <__aeabi_uldivmod>
 80063cc:	4602      	mov	r2, r0
 80063ce:	460b      	mov	r3, r1
 80063d0:	4b60      	ldr	r3, [pc, #384]	; (8006554 <UART_SetConfig+0x4e4>)
 80063d2:	fba3 2302 	umull	r2, r3, r3, r2
 80063d6:	095b      	lsrs	r3, r3, #5
 80063d8:	011c      	lsls	r4, r3, #4
 80063da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063de:	2200      	movs	r2, #0
 80063e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80063e4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80063e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80063ec:	4642      	mov	r2, r8
 80063ee:	464b      	mov	r3, r9
 80063f0:	1891      	adds	r1, r2, r2
 80063f2:	61b9      	str	r1, [r7, #24]
 80063f4:	415b      	adcs	r3, r3
 80063f6:	61fb      	str	r3, [r7, #28]
 80063f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063fc:	4641      	mov	r1, r8
 80063fe:	1851      	adds	r1, r2, r1
 8006400:	6139      	str	r1, [r7, #16]
 8006402:	4649      	mov	r1, r9
 8006404:	414b      	adcs	r3, r1
 8006406:	617b      	str	r3, [r7, #20]
 8006408:	f04f 0200 	mov.w	r2, #0
 800640c:	f04f 0300 	mov.w	r3, #0
 8006410:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006414:	4659      	mov	r1, fp
 8006416:	00cb      	lsls	r3, r1, #3
 8006418:	4651      	mov	r1, sl
 800641a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800641e:	4651      	mov	r1, sl
 8006420:	00ca      	lsls	r2, r1, #3
 8006422:	4610      	mov	r0, r2
 8006424:	4619      	mov	r1, r3
 8006426:	4603      	mov	r3, r0
 8006428:	4642      	mov	r2, r8
 800642a:	189b      	adds	r3, r3, r2
 800642c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006430:	464b      	mov	r3, r9
 8006432:	460a      	mov	r2, r1
 8006434:	eb42 0303 	adc.w	r3, r2, r3
 8006438:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800643c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	67bb      	str	r3, [r7, #120]	; 0x78
 8006446:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006448:	f04f 0200 	mov.w	r2, #0
 800644c:	f04f 0300 	mov.w	r3, #0
 8006450:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006454:	4649      	mov	r1, r9
 8006456:	008b      	lsls	r3, r1, #2
 8006458:	4641      	mov	r1, r8
 800645a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800645e:	4641      	mov	r1, r8
 8006460:	008a      	lsls	r2, r1, #2
 8006462:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006466:	f7fa fc7f 	bl	8000d68 <__aeabi_uldivmod>
 800646a:	4602      	mov	r2, r0
 800646c:	460b      	mov	r3, r1
 800646e:	4611      	mov	r1, r2
 8006470:	4b38      	ldr	r3, [pc, #224]	; (8006554 <UART_SetConfig+0x4e4>)
 8006472:	fba3 2301 	umull	r2, r3, r3, r1
 8006476:	095b      	lsrs	r3, r3, #5
 8006478:	2264      	movs	r2, #100	; 0x64
 800647a:	fb02 f303 	mul.w	r3, r2, r3
 800647e:	1acb      	subs	r3, r1, r3
 8006480:	011b      	lsls	r3, r3, #4
 8006482:	3332      	adds	r3, #50	; 0x32
 8006484:	4a33      	ldr	r2, [pc, #204]	; (8006554 <UART_SetConfig+0x4e4>)
 8006486:	fba2 2303 	umull	r2, r3, r2, r3
 800648a:	095b      	lsrs	r3, r3, #5
 800648c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006490:	441c      	add	r4, r3
 8006492:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006496:	2200      	movs	r2, #0
 8006498:	673b      	str	r3, [r7, #112]	; 0x70
 800649a:	677a      	str	r2, [r7, #116]	; 0x74
 800649c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80064a0:	4642      	mov	r2, r8
 80064a2:	464b      	mov	r3, r9
 80064a4:	1891      	adds	r1, r2, r2
 80064a6:	60b9      	str	r1, [r7, #8]
 80064a8:	415b      	adcs	r3, r3
 80064aa:	60fb      	str	r3, [r7, #12]
 80064ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064b0:	4641      	mov	r1, r8
 80064b2:	1851      	adds	r1, r2, r1
 80064b4:	6039      	str	r1, [r7, #0]
 80064b6:	4649      	mov	r1, r9
 80064b8:	414b      	adcs	r3, r1
 80064ba:	607b      	str	r3, [r7, #4]
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064c8:	4659      	mov	r1, fp
 80064ca:	00cb      	lsls	r3, r1, #3
 80064cc:	4651      	mov	r1, sl
 80064ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064d2:	4651      	mov	r1, sl
 80064d4:	00ca      	lsls	r2, r1, #3
 80064d6:	4610      	mov	r0, r2
 80064d8:	4619      	mov	r1, r3
 80064da:	4603      	mov	r3, r0
 80064dc:	4642      	mov	r2, r8
 80064de:	189b      	adds	r3, r3, r2
 80064e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80064e2:	464b      	mov	r3, r9
 80064e4:	460a      	mov	r2, r1
 80064e6:	eb42 0303 	adc.w	r3, r2, r3
 80064ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80064ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	663b      	str	r3, [r7, #96]	; 0x60
 80064f6:	667a      	str	r2, [r7, #100]	; 0x64
 80064f8:	f04f 0200 	mov.w	r2, #0
 80064fc:	f04f 0300 	mov.w	r3, #0
 8006500:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006504:	4649      	mov	r1, r9
 8006506:	008b      	lsls	r3, r1, #2
 8006508:	4641      	mov	r1, r8
 800650a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800650e:	4641      	mov	r1, r8
 8006510:	008a      	lsls	r2, r1, #2
 8006512:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006516:	f7fa fc27 	bl	8000d68 <__aeabi_uldivmod>
 800651a:	4602      	mov	r2, r0
 800651c:	460b      	mov	r3, r1
 800651e:	4b0d      	ldr	r3, [pc, #52]	; (8006554 <UART_SetConfig+0x4e4>)
 8006520:	fba3 1302 	umull	r1, r3, r3, r2
 8006524:	095b      	lsrs	r3, r3, #5
 8006526:	2164      	movs	r1, #100	; 0x64
 8006528:	fb01 f303 	mul.w	r3, r1, r3
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	011b      	lsls	r3, r3, #4
 8006530:	3332      	adds	r3, #50	; 0x32
 8006532:	4a08      	ldr	r2, [pc, #32]	; (8006554 <UART_SetConfig+0x4e4>)
 8006534:	fba2 2303 	umull	r2, r3, r2, r3
 8006538:	095b      	lsrs	r3, r3, #5
 800653a:	f003 020f 	and.w	r2, r3, #15
 800653e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4422      	add	r2, r4
 8006546:	609a      	str	r2, [r3, #8]
}
 8006548:	bf00      	nop
 800654a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800654e:	46bd      	mov	sp, r7
 8006550:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006554:	51eb851f 	.word	0x51eb851f

08006558 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f103 0208 	add.w	r2, r3, #8
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f04f 32ff 	mov.w	r2, #4294967295
 8006570:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f103 0208 	add.w	r2, r3, #8
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f103 0208 	add.w	r2, r3, #8
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80065a6:	bf00      	nop
 80065a8:	370c      	adds	r7, #12
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr

080065b2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80065b2:	b480      	push	{r7}
 80065b4:	b085      	sub	sp, #20
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
 80065ba:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c8:	d103      	bne.n	80065d2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	60fb      	str	r3, [r7, #12]
 80065d0:	e00c      	b.n	80065ec <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	3308      	adds	r3, #8
 80065d6:	60fb      	str	r3, [r7, #12]
 80065d8:	e002      	b.n	80065e0 <vListInsert+0x2e>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	60fb      	str	r3, [r7, #12]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68ba      	ldr	r2, [r7, #8]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d2f6      	bcs.n	80065da <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	685a      	ldr	r2, [r3, #4]
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	683a      	ldr	r2, [r7, #0]
 80065fa:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	683a      	ldr	r2, [r7, #0]
 8006606:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	1c5a      	adds	r2, r3, #1
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	601a      	str	r2, [r3, #0]
}
 8006618:	bf00      	nop
 800661a:	3714      	adds	r7, #20
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	691b      	ldr	r3, [r3, #16]
 8006630:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	6892      	ldr	r2, [r2, #8]
 800663a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	6852      	ldr	r2, [r2, #4]
 8006644:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	429a      	cmp	r2, r3
 800664e:	d103      	bne.n	8006658 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689a      	ldr	r2, [r3, #8]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	1e5a      	subs	r2, r3, #1
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3714      	adds	r7, #20
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr

08006678 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b086      	sub	sp, #24
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8006682:	2301      	movs	r3, #1
 8006684:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10a      	bne.n	80066a6 <xQueueGenericReset+0x2e>
        __asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	60fb      	str	r3, [r7, #12]
    }
 80066a2:	bf00      	nop
 80066a4:	e7fe      	b.n	80066a4 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d05d      	beq.n	8006768 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d059      	beq.n	8006768 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066bc:	2100      	movs	r1, #0
 80066be:	fba3 2302 	umull	r2, r3, r3, r2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d000      	beq.n	80066c8 <xQueueGenericReset+0x50>
 80066c6:	2101      	movs	r1, #1
 80066c8:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d14c      	bne.n	8006768 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 80066ce:	f001 fefb 	bl	80084c8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066da:	6939      	ldr	r1, [r7, #16]
 80066dc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80066de:	fb01 f303 	mul.w	r3, r1, r3
 80066e2:	441a      	add	r2, r3
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	2200      	movs	r2, #0
 80066ec:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fe:	3b01      	subs	r3, #1
 8006700:	6939      	ldr	r1, [r7, #16]
 8006702:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006704:	fb01 f303 	mul.w	r3, r1, r3
 8006708:	441a      	add	r2, r3
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	22ff      	movs	r2, #255	; 0xff
 8006712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	22ff      	movs	r2, #255	; 0xff
 800671a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d114      	bne.n	800674e <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d01a      	beq.n	8006762 <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	3310      	adds	r3, #16
 8006730:	4618      	mov	r0, r3
 8006732:	f000 ffdb 	bl	80076ec <xTaskRemoveFromEventList>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d012      	beq.n	8006762 <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800673c:	4b15      	ldr	r3, [pc, #84]	; (8006794 <xQueueGenericReset+0x11c>)
 800673e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006742:	601a      	str	r2, [r3, #0]
 8006744:	f3bf 8f4f 	dsb	sy
 8006748:	f3bf 8f6f 	isb	sy
 800674c:	e009      	b.n	8006762 <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	3310      	adds	r3, #16
 8006752:	4618      	mov	r0, r3
 8006754:	f7ff ff00 	bl	8006558 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	3324      	adds	r3, #36	; 0x24
 800675c:	4618      	mov	r0, r3
 800675e:	f7ff fefb 	bl	8006558 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8006762:	f001 fee1 	bl	8008528 <vPortExitCritical>
 8006766:	e001      	b.n	800676c <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8006768:	2300      	movs	r3, #0
 800676a:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d10a      	bne.n	8006788 <xQueueGenericReset+0x110>
        __asm volatile
 8006772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006776:	f383 8811 	msr	BASEPRI, r3
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	60bb      	str	r3, [r7, #8]
    }
 8006784:	bf00      	nop
 8006786:	e7fe      	b.n	8006786 <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8006788:	697b      	ldr	r3, [r7, #20]
}
 800678a:	4618      	mov	r0, r3
 800678c:	3718      	adds	r7, #24
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	e000ed04 	.word	0xe000ed04

08006798 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8006798:	b580      	push	{r7, lr}
 800679a:	b08a      	sub	sp, #40	; 0x28
 800679c:	af02      	add	r7, sp, #8
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	4613      	mov	r3, r2
 80067a4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80067a6:	2300      	movs	r3, #0
 80067a8:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d02e      	beq.n	800680e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80067b0:	2100      	movs	r1, #0
 80067b2:	68ba      	ldr	r2, [r7, #8]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	fba3 2302 	umull	r2, r3, r3, r2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d000      	beq.n	80067c0 <xQueueGenericCreate+0x28>
 80067be:	2101      	movs	r1, #1
 80067c0:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d123      	bne.n	800680e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80067ce:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80067d2:	d81c      	bhi.n	800680e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	fb02 f303 	mul.w	r3, r2, r3
 80067dc:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	3350      	adds	r3, #80	; 0x50
 80067e2:	4618      	mov	r0, r3
 80067e4:	f001 ff9a 	bl	800871c <pvPortMalloc>
 80067e8:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d01c      	beq.n	800682a <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	3350      	adds	r3, #80	; 0x50
 80067f8:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80067fa:	79fa      	ldrb	r2, [r7, #7]
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	9300      	str	r3, [sp, #0]
 8006800:	4613      	mov	r3, r2
 8006802:	697a      	ldr	r2, [r7, #20]
 8006804:	68b9      	ldr	r1, [r7, #8]
 8006806:	68f8      	ldr	r0, [r7, #12]
 8006808:	f000 f814 	bl	8006834 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800680c:	e00d      	b.n	800682a <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10a      	bne.n	800682a <xQueueGenericCreate+0x92>
        __asm volatile
 8006814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006818:	f383 8811 	msr	BASEPRI, r3
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	f3bf 8f4f 	dsb	sy
 8006824:	613b      	str	r3, [r7, #16]
    }
 8006826:	bf00      	nop
 8006828:	e7fe      	b.n	8006828 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800682a:	69fb      	ldr	r3, [r7, #28]
    }
 800682c:	4618      	mov	r0, r3
 800682e:	3720      	adds	r7, #32
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]
 8006840:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d103      	bne.n	8006850 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	69ba      	ldr	r2, [r7, #24]
 800684c:	601a      	str	r2, [r3, #0]
 800684e:	e002      	b.n	8006856 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8006856:	69bb      	ldr	r3, [r7, #24]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800685c:	69bb      	ldr	r3, [r7, #24]
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006862:	2101      	movs	r1, #1
 8006864:	69b8      	ldr	r0, [r7, #24]
 8006866:	f7ff ff07 	bl	8006678 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	78fa      	ldrb	r2, [r7, #3]
 800686e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8006872:	78fb      	ldrb	r3, [r7, #3]
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	68f9      	ldr	r1, [r7, #12]
 8006878:	2073      	movs	r0, #115	; 0x73
 800687a:	f003 f88f 	bl	800999c <SEGGER_SYSVIEW_RecordU32x3>
}
 800687e:	bf00      	nop
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
	...

08006888 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8006888:	b590      	push	{r4, r7, lr}
 800688a:	b08f      	sub	sp, #60	; 0x3c
 800688c:	af02      	add	r7, sp, #8
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8006894:	2300      	movs	r3, #0
 8006896:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800689c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10a      	bne.n	80068b8 <xQueueReceive+0x30>
        __asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	623b      	str	r3, [r7, #32]
    }
 80068b4:	bf00      	nop
 80068b6:	e7fe      	b.n	80068b6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d103      	bne.n	80068c6 <xQueueReceive+0x3e>
 80068be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <xQueueReceive+0x42>
 80068c6:	2301      	movs	r3, #1
 80068c8:	e000      	b.n	80068cc <xQueueReceive+0x44>
 80068ca:	2300      	movs	r3, #0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10a      	bne.n	80068e6 <xQueueReceive+0x5e>
        __asm volatile
 80068d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d4:	f383 8811 	msr	BASEPRI, r3
 80068d8:	f3bf 8f6f 	isb	sy
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	61fb      	str	r3, [r7, #28]
    }
 80068e2:	bf00      	nop
 80068e4:	e7fe      	b.n	80068e4 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068e6:	f001 f915 	bl	8007b14 <xTaskGetSchedulerState>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d102      	bne.n	80068f6 <xQueueReceive+0x6e>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d101      	bne.n	80068fa <xQueueReceive+0x72>
 80068f6:	2301      	movs	r3, #1
 80068f8:	e000      	b.n	80068fc <xQueueReceive+0x74>
 80068fa:	2300      	movs	r3, #0
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10a      	bne.n	8006916 <xQueueReceive+0x8e>
        __asm volatile
 8006900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006904:	f383 8811 	msr	BASEPRI, r3
 8006908:	f3bf 8f6f 	isb	sy
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	61bb      	str	r3, [r7, #24]
    }
 8006912:	bf00      	nop
 8006914:	e7fe      	b.n	8006914 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006916:	f001 fdd7 	bl	80084c8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800691a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800691c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800691e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006922:	2b00      	cmp	r3, #0
 8006924:	d02f      	beq.n	8006986 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006926:	68b9      	ldr	r1, [r7, #8]
 8006928:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800692a:	f000 f8bd 	bl	8006aa8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 800692e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006930:	4618      	mov	r0, r3
 8006932:	f003 fd5f 	bl	800a3f4 <SEGGER_SYSVIEW_ShrinkId>
 8006936:	4604      	mov	r4, r0
 8006938:	2000      	movs	r0, #0
 800693a:	f003 fd5b 	bl	800a3f4 <SEGGER_SYSVIEW_ShrinkId>
 800693e:	4602      	mov	r2, r0
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2101      	movs	r1, #1
 8006944:	9100      	str	r1, [sp, #0]
 8006946:	4621      	mov	r1, r4
 8006948:	205c      	movs	r0, #92	; 0x5c
 800694a:	f003 f89d 	bl	8009a88 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800694e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006950:	1e5a      	subs	r2, r3, #1
 8006952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006954:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006958:	691b      	ldr	r3, [r3, #16]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00f      	beq.n	800697e <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800695e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006960:	3310      	adds	r3, #16
 8006962:	4618      	mov	r0, r3
 8006964:	f000 fec2 	bl	80076ec <xTaskRemoveFromEventList>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d007      	beq.n	800697e <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800696e:	4b4d      	ldr	r3, [pc, #308]	; (8006aa4 <xQueueReceive+0x21c>)
 8006970:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	f3bf 8f4f 	dsb	sy
 800697a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800697e:	f001 fdd3 	bl	8008528 <vPortExitCritical>
                return pdPASS;
 8006982:	2301      	movs	r3, #1
 8006984:	e08a      	b.n	8006a9c <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d113      	bne.n	80069b4 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800698c:	f001 fdcc 	bl	8008528 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8006990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006992:	4618      	mov	r0, r3
 8006994:	f003 fd2e 	bl	800a3f4 <SEGGER_SYSVIEW_ShrinkId>
 8006998:	4604      	mov	r4, r0
 800699a:	2000      	movs	r0, #0
 800699c:	f003 fd2a 	bl	800a3f4 <SEGGER_SYSVIEW_ShrinkId>
 80069a0:	4602      	mov	r2, r0
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2101      	movs	r1, #1
 80069a6:	9100      	str	r1, [sp, #0]
 80069a8:	4621      	mov	r1, r4
 80069aa:	205c      	movs	r0, #92	; 0x5c
 80069ac:	f003 f86c 	bl	8009a88 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80069b0:	2300      	movs	r3, #0
 80069b2:	e073      	b.n	8006a9c <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 80069b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d106      	bne.n	80069c8 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80069ba:	f107 0310 	add.w	r3, r7, #16
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 ff6c 	bl	800789c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80069c4:	2301      	movs	r3, #1
 80069c6:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80069c8:	f001 fdae 	bl	8008528 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80069cc:	f000 fb6e 	bl	80070ac <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80069d0:	f001 fd7a 	bl	80084c8 <vPortEnterCritical>
 80069d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80069da:	b25b      	sxtb	r3, r3
 80069dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e0:	d103      	bne.n	80069ea <xQueueReceive+0x162>
 80069e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80069f0:	b25b      	sxtb	r3, r3
 80069f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f6:	d103      	bne.n	8006a00 <xQueueReceive+0x178>
 80069f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069fa:	2200      	movs	r2, #0
 80069fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a00:	f001 fd92 	bl	8008528 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a04:	1d3a      	adds	r2, r7, #4
 8006a06:	f107 0310 	add.w	r3, r7, #16
 8006a0a:	4611      	mov	r1, r2
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f000 ff5b 	bl	80078c8 <xTaskCheckForTimeOut>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d124      	bne.n	8006a62 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a1a:	f000 f8bd 	bl	8006b98 <prvIsQueueEmpty>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d018      	beq.n	8006a56 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a26:	3324      	adds	r3, #36	; 0x24
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	4611      	mov	r1, r2
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f000 fdf1 	bl	8007614 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006a32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a34:	f000 f85e 	bl	8006af4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006a38:	f000 fb46 	bl	80070c8 <xTaskResumeAll>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	f47f af69 	bne.w	8006916 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8006a44:	4b17      	ldr	r3, [pc, #92]	; (8006aa4 <xQueueReceive+0x21c>)
 8006a46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a4a:	601a      	str	r2, [r3, #0]
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	e75f      	b.n	8006916 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8006a56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a58:	f000 f84c 	bl	8006af4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006a5c:	f000 fb34 	bl	80070c8 <xTaskResumeAll>
 8006a60:	e759      	b.n	8006916 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8006a62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a64:	f000 f846 	bl	8006af4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006a68:	f000 fb2e 	bl	80070c8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a6e:	f000 f893 	bl	8006b98 <prvIsQueueEmpty>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	f43f af4e 	beq.w	8006916 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8006a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f003 fcb9 	bl	800a3f4 <SEGGER_SYSVIEW_ShrinkId>
 8006a82:	4604      	mov	r4, r0
 8006a84:	2000      	movs	r0, #0
 8006a86:	f003 fcb5 	bl	800a3f4 <SEGGER_SYSVIEW_ShrinkId>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2101      	movs	r1, #1
 8006a90:	9100      	str	r1, [sp, #0]
 8006a92:	4621      	mov	r1, r4
 8006a94:	205c      	movs	r0, #92	; 0x5c
 8006a96:	f002 fff7 	bl	8009a88 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8006a9a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3734      	adds	r7, #52	; 0x34
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd90      	pop	{r4, r7, pc}
 8006aa4:	e000ed04 	.word	0xe000ed04

08006aa8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d018      	beq.n	8006aec <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68da      	ldr	r2, [r3, #12]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac2:	441a      	add	r2, r3
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	68da      	ldr	r2, [r3, #12]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d303      	bcc.n	8006adc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	68d9      	ldr	r1, [r3, #12]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	6838      	ldr	r0, [r7, #0]
 8006ae8:	f004 fbc7 	bl	800b27a <memcpy>
    }
}
 8006aec:	bf00      	nop
 8006aee:	3708      	adds	r7, #8
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8006afc:	f001 fce4 	bl	80084c8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b06:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b08:	e011      	b.n	8006b2e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d012      	beq.n	8006b38 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	3324      	adds	r3, #36	; 0x24
 8006b16:	4618      	mov	r0, r3
 8006b18:	f000 fde8 	bl	80076ec <xTaskRemoveFromEventList>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d001      	beq.n	8006b26 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8006b22:	f000 ff37 	bl	8007994 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8006b26:	7bfb      	ldrb	r3, [r7, #15]
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	dce9      	bgt.n	8006b0a <prvUnlockQueue+0x16>
 8006b36:	e000      	b.n	8006b3a <prvUnlockQueue+0x46>
                    break;
 8006b38:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	22ff      	movs	r2, #255	; 0xff
 8006b3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8006b42:	f001 fcf1 	bl	8008528 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8006b46:	f001 fcbf 	bl	80084c8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b50:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b52:	e011      	b.n	8006b78 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d012      	beq.n	8006b82 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	3310      	adds	r3, #16
 8006b60:	4618      	mov	r0, r3
 8006b62:	f000 fdc3 	bl	80076ec <xTaskRemoveFromEventList>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d001      	beq.n	8006b70 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8006b6c:	f000 ff12 	bl	8007994 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8006b70:	7bbb      	ldrb	r3, [r7, #14]
 8006b72:	3b01      	subs	r3, #1
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	dce9      	bgt.n	8006b54 <prvUnlockQueue+0x60>
 8006b80:	e000      	b.n	8006b84 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8006b82:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	22ff      	movs	r2, #255	; 0xff
 8006b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8006b8c:	f001 fccc 	bl	8008528 <vPortExitCritical>
}
 8006b90:	bf00      	nop
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006ba0:	f001 fc92 	bl	80084c8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d102      	bne.n	8006bb2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006bac:	2301      	movs	r3, #1
 8006bae:	60fb      	str	r3, [r7, #12]
 8006bb0:	e001      	b.n	8006bb6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006bb6:	f001 fcb7 	bl	8008528 <vPortExitCritical>

    return xReturn;
 8006bba:	68fb      	ldr	r3, [r7, #12]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3710      	adds	r7, #16
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b086      	sub	sp, #24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10a      	bne.n	8006bee <vQueueAddToRegistry+0x2a>
        __asm volatile
 8006bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bdc:	f383 8811 	msr	BASEPRI, r3
 8006be0:	f3bf 8f6f 	isb	sy
 8006be4:	f3bf 8f4f 	dsb	sy
 8006be8:	60fb      	str	r3, [r7, #12]
    }
 8006bea:	bf00      	nop
 8006bec:	e7fe      	b.n	8006bec <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d024      	beq.n	8006c3e <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	e01e      	b.n	8006c38 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8006bfa:	4a1c      	ldr	r2, [pc, #112]	; (8006c6c <vQueueAddToRegistry+0xa8>)
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	00db      	lsls	r3, r3, #3
 8006c00:	4413      	add	r3, r2
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d105      	bne.n	8006c16 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	00db      	lsls	r3, r3, #3
 8006c0e:	4a17      	ldr	r2, [pc, #92]	; (8006c6c <vQueueAddToRegistry+0xa8>)
 8006c10:	4413      	add	r3, r2
 8006c12:	613b      	str	r3, [r7, #16]
                    break;
 8006c14:	e013      	b.n	8006c3e <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10a      	bne.n	8006c32 <vQueueAddToRegistry+0x6e>
 8006c1c:	4a13      	ldr	r2, [pc, #76]	; (8006c6c <vQueueAddToRegistry+0xa8>)
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d104      	bne.n	8006c32 <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	00db      	lsls	r3, r3, #3
 8006c2c:	4a0f      	ldr	r2, [pc, #60]	; (8006c6c <vQueueAddToRegistry+0xa8>)
 8006c2e:	4413      	add	r3, r2
 8006c30:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	3301      	adds	r3, #1
 8006c36:	617b      	str	r3, [r7, #20]
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	2b07      	cmp	r3, #7
 8006c3c:	d9dd      	bls.n	8006bfa <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d00f      	beq.n	8006c64 <vQueueAddToRegistry+0xa0>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	683a      	ldr	r2, [r7, #0]
 8006c48:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f003 fbce 	bl	800a3f4 <SEGGER_SYSVIEW_ShrinkId>
 8006c58:	4601      	mov	r1, r0
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	2071      	movs	r0, #113	; 0x71
 8006c60:	f002 fe42 	bl	80098e8 <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 8006c64:	bf00      	nop
 8006c66:	3718      	adds	r7, #24
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	20000734 	.word	0x20000734

08006c70 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006c80:	f001 fc22 	bl	80084c8 <vPortEnterCritical>
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c8a:	b25b      	sxtb	r3, r3
 8006c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c90:	d103      	bne.n	8006c9a <vQueueWaitForMessageRestricted+0x2a>
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ca0:	b25b      	sxtb	r3, r3
 8006ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca6:	d103      	bne.n	8006cb0 <vQueueWaitForMessageRestricted+0x40>
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cb0:	f001 fc3a 	bl	8008528 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d106      	bne.n	8006cca <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	3324      	adds	r3, #36	; 0x24
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	68b9      	ldr	r1, [r7, #8]
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f000 fcc9 	bl	800765c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8006cca:	6978      	ldr	r0, [r7, #20]
 8006ccc:	f7ff ff12 	bl	8006af4 <prvUnlockQueue>
    }
 8006cd0:	bf00      	nop
 8006cd2:	3718      	adds	r7, #24
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b08c      	sub	sp, #48	; 0x30
 8006cdc:	af04      	add	r7, sp, #16
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	603b      	str	r3, [r7, #0]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006ce8:	88fb      	ldrh	r3, [r7, #6]
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	4618      	mov	r0, r3
 8006cee:	f001 fd15 	bl	800871c <pvPortMalloc>
 8006cf2:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d013      	beq.n	8006d22 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006cfa:	2058      	movs	r0, #88	; 0x58
 8006cfc:	f001 fd0e 	bl	800871c <pvPortMalloc>
 8006d00:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8006d02:	69fb      	ldr	r3, [r7, #28]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d008      	beq.n	8006d1a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006d08:	2258      	movs	r2, #88	; 0x58
 8006d0a:	2100      	movs	r1, #0
 8006d0c:	69f8      	ldr	r0, [r7, #28]
 8006d0e:	f004 fa46 	bl	800b19e <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	697a      	ldr	r2, [r7, #20]
 8006d16:	631a      	str	r2, [r3, #48]	; 0x30
 8006d18:	e005      	b.n	8006d26 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8006d1a:	6978      	ldr	r0, [r7, #20]
 8006d1c:	f001 fdb8 	bl	8008890 <vPortFree>
 8006d20:	e001      	b.n	8006d26 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8006d22:	2300      	movs	r3, #0
 8006d24:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d013      	beq.n	8006d54 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006d2c:	88fa      	ldrh	r2, [r7, #6]
 8006d2e:	2300      	movs	r3, #0
 8006d30:	9303      	str	r3, [sp, #12]
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	9302      	str	r3, [sp, #8]
 8006d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d38:	9301      	str	r3, [sp, #4]
 8006d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	68b9      	ldr	r1, [r7, #8]
 8006d42:	68f8      	ldr	r0, [r7, #12]
 8006d44:	f000 f80e 	bl	8006d64 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006d48:	69f8      	ldr	r0, [r7, #28]
 8006d4a:	f000 f899 	bl	8006e80 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	61bb      	str	r3, [r7, #24]
 8006d52:	e002      	b.n	8006d5a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006d54:	f04f 33ff 	mov.w	r3, #4294967295
 8006d58:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8006d5a:	69bb      	ldr	r3, [r7, #24]
    }
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3720      	adds	r7, #32
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b088      	sub	sp, #32
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]
 8006d70:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d74:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	009b      	lsls	r3, r3, #2
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	21a5      	movs	r1, #165	; 0xa5
 8006d7e:	f004 fa0e 	bl	800b19e <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d8c:	3b01      	subs	r3, #1
 8006d8e:	009b      	lsls	r3, r3, #2
 8006d90:	4413      	add	r3, r2
 8006d92:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006d94:	69bb      	ldr	r3, [r7, #24]
 8006d96:	f023 0307 	bic.w	r3, r3, #7
 8006d9a:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006d9c:	69bb      	ldr	r3, [r7, #24]
 8006d9e:	f003 0307 	and.w	r3, r3, #7
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00a      	beq.n	8006dbc <prvInitialiseNewTask+0x58>
        __asm volatile
 8006da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006daa:	f383 8811 	msr	BASEPRI, r3
 8006dae:	f3bf 8f6f 	isb	sy
 8006db2:	f3bf 8f4f 	dsb	sy
 8006db6:	617b      	str	r3, [r7, #20]
    }
 8006db8:	bf00      	nop
 8006dba:	e7fe      	b.n	8006dba <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d01e      	beq.n	8006e00 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	61fb      	str	r3, [r7, #28]
 8006dc6:	e012      	b.n	8006dee <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006dc8:	68ba      	ldr	r2, [r7, #8]
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	4413      	add	r3, r2
 8006dce:	7819      	ldrb	r1, [r3, #0]
 8006dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	4413      	add	r3, r2
 8006dd6:	3334      	adds	r3, #52	; 0x34
 8006dd8:	460a      	mov	r2, r1
 8006dda:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006ddc:	68ba      	ldr	r2, [r7, #8]
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	4413      	add	r3, r2
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d006      	beq.n	8006df6 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	3301      	adds	r3, #1
 8006dec:	61fb      	str	r3, [r7, #28]
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	2b09      	cmp	r3, #9
 8006df2:	d9e9      	bls.n	8006dc8 <prvInitialiseNewTask+0x64>
 8006df4:	e000      	b.n	8006df8 <prvInitialiseNewTask+0x94>
            {
                break;
 8006df6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e02:	2b04      	cmp	r3, #4
 8006e04:	d90a      	bls.n	8006e1c <prvInitialiseNewTask+0xb8>
        __asm volatile
 8006e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0a:	f383 8811 	msr	BASEPRI, r3
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f3bf 8f4f 	dsb	sy
 8006e16:	613b      	str	r3, [r7, #16]
    }
 8006e18:	bf00      	nop
 8006e1a:	e7fe      	b.n	8006e1a <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e1e:	2b04      	cmp	r3, #4
 8006e20:	d901      	bls.n	8006e26 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006e22:	2304      	movs	r3, #4
 8006e24:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8006e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e2a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8006e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e30:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e34:	3304      	adds	r3, #4
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7ff fbae 	bl	8006598 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e3e:	3318      	adds	r3, #24
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7ff fba9 	bl	8006598 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e4a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e4e:	f1c3 0205 	rsb	r2, r3, #5
 8006e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e54:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e5a:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006e5c:	683a      	ldr	r2, [r7, #0]
 8006e5e:	68f9      	ldr	r1, [r7, #12]
 8006e60:	69b8      	ldr	r0, [r7, #24]
 8006e62:	f001 fa01 	bl	8008268 <pxPortInitialiseStack>
 8006e66:	4602      	mov	r2, r0
 8006e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6a:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8006e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d002      	beq.n	8006e78 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e76:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006e78:	bf00      	nop
 8006e7a:	3720      	adds	r7, #32
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8006e80:	b5b0      	push	{r4, r5, r7, lr}
 8006e82:	b086      	sub	sp, #24
 8006e84:	af02      	add	r7, sp, #8
 8006e86:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8006e88:	f001 fb1e 	bl	80084c8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8006e8c:	4b4f      	ldr	r3, [pc, #316]	; (8006fcc <prvAddNewTaskToReadyList+0x14c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	3301      	adds	r3, #1
 8006e92:	4a4e      	ldr	r2, [pc, #312]	; (8006fcc <prvAddNewTaskToReadyList+0x14c>)
 8006e94:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8006e96:	4b4e      	ldr	r3, [pc, #312]	; (8006fd0 <prvAddNewTaskToReadyList+0x150>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d109      	bne.n	8006eb2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8006e9e:	4a4c      	ldr	r2, [pc, #304]	; (8006fd0 <prvAddNewTaskToReadyList+0x150>)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ea4:	4b49      	ldr	r3, [pc, #292]	; (8006fcc <prvAddNewTaskToReadyList+0x14c>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d110      	bne.n	8006ece <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8006eac:	f000 fd98 	bl	80079e0 <prvInitialiseTaskLists>
 8006eb0:	e00d      	b.n	8006ece <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8006eb2:	4b48      	ldr	r3, [pc, #288]	; (8006fd4 <prvAddNewTaskToReadyList+0x154>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d109      	bne.n	8006ece <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006eba:	4b45      	ldr	r3, [pc, #276]	; (8006fd0 <prvAddNewTaskToReadyList+0x150>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d802      	bhi.n	8006ece <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006ec8:	4a41      	ldr	r2, [pc, #260]	; (8006fd0 <prvAddNewTaskToReadyList+0x150>)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8006ece:	4b42      	ldr	r3, [pc, #264]	; (8006fd8 <prvAddNewTaskToReadyList+0x158>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	4a40      	ldr	r2, [pc, #256]	; (8006fd8 <prvAddNewTaskToReadyList+0x158>)
 8006ed6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006ed8:	4b3f      	ldr	r3, [pc, #252]	; (8006fd8 <prvAddNewTaskToReadyList+0x158>)
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d016      	beq.n	8006f14 <prvAddNewTaskToReadyList+0x94>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f003 f9bd 	bl	800a268 <SEGGER_SYSVIEW_OnTaskCreate>
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efe:	461d      	mov	r5, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	461c      	mov	r4, r3
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0a:	1ae3      	subs	r3, r4, r3
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	462b      	mov	r3, r5
 8006f10:	f001 fe80 	bl	8008c14 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4618      	mov	r0, r3
 8006f18:	f003 fa2a 	bl	800a370 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f20:	2201      	movs	r2, #1
 8006f22:	409a      	lsls	r2, r3
 8006f24:	4b2d      	ldr	r3, [pc, #180]	; (8006fdc <prvAddNewTaskToReadyList+0x15c>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	4a2c      	ldr	r2, [pc, #176]	; (8006fdc <prvAddNewTaskToReadyList+0x15c>)
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f32:	492b      	ldr	r1, [pc, #172]	; (8006fe0 <prvAddNewTaskToReadyList+0x160>)
 8006f34:	4613      	mov	r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	4413      	add	r3, r2
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	440b      	add	r3, r1
 8006f3e:	3304      	adds	r3, #4
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	609a      	str	r2, [r3, #8]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	689a      	ldr	r2, [r3, #8]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	60da      	str	r2, [r3, #12]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	3204      	adds	r2, #4
 8006f5a:	605a      	str	r2, [r3, #4]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	1d1a      	adds	r2, r3, #4
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	609a      	str	r2, [r3, #8]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f68:	4613      	mov	r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	4413      	add	r3, r2
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	4a1b      	ldr	r2, [pc, #108]	; (8006fe0 <prvAddNewTaskToReadyList+0x160>)
 8006f72:	441a      	add	r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	615a      	str	r2, [r3, #20]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f7c:	4918      	ldr	r1, [pc, #96]	; (8006fe0 <prvAddNewTaskToReadyList+0x160>)
 8006f7e:	4613      	mov	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	4413      	add	r3, r2
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	440b      	add	r3, r1
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	1c59      	adds	r1, r3, #1
 8006f8c:	4814      	ldr	r0, [pc, #80]	; (8006fe0 <prvAddNewTaskToReadyList+0x160>)
 8006f8e:	4613      	mov	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4413      	add	r3, r2
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	4403      	add	r3, r0
 8006f98:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8006f9a:	f001 fac5 	bl	8008528 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8006f9e:	4b0d      	ldr	r3, [pc, #52]	; (8006fd4 <prvAddNewTaskToReadyList+0x154>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00e      	beq.n	8006fc4 <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006fa6:	4b0a      	ldr	r3, [pc, #40]	; (8006fd0 <prvAddNewTaskToReadyList+0x150>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d207      	bcs.n	8006fc4 <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8006fb4:	4b0b      	ldr	r3, [pc, #44]	; (8006fe4 <prvAddNewTaskToReadyList+0x164>)
 8006fb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fba:	601a      	str	r2, [r3, #0]
 8006fbc:	f3bf 8f4f 	dsb	sy
 8006fc0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006fc4:	bf00      	nop
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bdb0      	pop	{r4, r5, r7, pc}
 8006fcc:	2000084c 	.word	0x2000084c
 8006fd0:	20000774 	.word	0x20000774
 8006fd4:	20000858 	.word	0x20000858
 8006fd8:	20000868 	.word	0x20000868
 8006fdc:	20000854 	.word	0x20000854
 8006fe0:	20000778 	.word	0x20000778
 8006fe4:	e000ed04 	.word	0xe000ed04

08006fe8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8006fee:	4b27      	ldr	r3, [pc, #156]	; (800708c <vTaskStartScheduler+0xa4>)
 8006ff0:	9301      	str	r3, [sp, #4]
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	9300      	str	r3, [sp, #0]
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	2282      	movs	r2, #130	; 0x82
 8006ffa:	4925      	ldr	r1, [pc, #148]	; (8007090 <vTaskStartScheduler+0xa8>)
 8006ffc:	4825      	ldr	r0, [pc, #148]	; (8007094 <vTaskStartScheduler+0xac>)
 8006ffe:	f7ff fe6b 	bl	8006cd8 <xTaskCreate>
 8007002:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b01      	cmp	r3, #1
 8007008:	d102      	bne.n	8007010 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 800700a:	f000 fea9 	bl	8007d60 <xTimerCreateTimerTask>
 800700e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d124      	bne.n	8007060 <vTaskStartScheduler+0x78>
        __asm volatile
 8007016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701a:	f383 8811 	msr	BASEPRI, r3
 800701e:	f3bf 8f6f 	isb	sy
 8007022:	f3bf 8f4f 	dsb	sy
 8007026:	60bb      	str	r3, [r7, #8]
    }
 8007028:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800702a:	4b1b      	ldr	r3, [pc, #108]	; (8007098 <vTaskStartScheduler+0xb0>)
 800702c:	f04f 32ff 	mov.w	r2, #4294967295
 8007030:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8007032:	4b1a      	ldr	r3, [pc, #104]	; (800709c <vTaskStartScheduler+0xb4>)
 8007034:	2201      	movs	r2, #1
 8007036:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007038:	4b19      	ldr	r3, [pc, #100]	; (80070a0 <vTaskStartScheduler+0xb8>)
 800703a:	2200      	movs	r2, #0
 800703c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800703e:	4b19      	ldr	r3, [pc, #100]	; (80070a4 <vTaskStartScheduler+0xbc>)
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	4b12      	ldr	r3, [pc, #72]	; (800708c <vTaskStartScheduler+0xa4>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	429a      	cmp	r2, r3
 8007048:	d102      	bne.n	8007050 <vTaskStartScheduler+0x68>
 800704a:	f003 f8f1 	bl	800a230 <SEGGER_SYSVIEW_OnIdle>
 800704e:	e004      	b.n	800705a <vTaskStartScheduler+0x72>
 8007050:	4b14      	ldr	r3, [pc, #80]	; (80070a4 <vTaskStartScheduler+0xbc>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4618      	mov	r0, r3
 8007056:	f003 f949 	bl	800a2ec <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800705a:	f001 f993 	bl	8008384 <xPortStartScheduler>
 800705e:	e00e      	b.n	800707e <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007066:	d10a      	bne.n	800707e <vTaskStartScheduler+0x96>
        __asm volatile
 8007068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706c:	f383 8811 	msr	BASEPRI, r3
 8007070:	f3bf 8f6f 	isb	sy
 8007074:	f3bf 8f4f 	dsb	sy
 8007078:	607b      	str	r3, [r7, #4]
    }
 800707a:	bf00      	nop
 800707c:	e7fe      	b.n	800707c <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800707e:	4b0a      	ldr	r3, [pc, #40]	; (80070a8 <vTaskStartScheduler+0xc0>)
 8007080:	681b      	ldr	r3, [r3, #0]
}
 8007082:	bf00      	nop
 8007084:	3710      	adds	r7, #16
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	20000870 	.word	0x20000870
 8007090:	0800d184 	.word	0x0800d184
 8007094:	080079ad 	.word	0x080079ad
 8007098:	2000086c 	.word	0x2000086c
 800709c:	20000858 	.word	0x20000858
 80070a0:	20000850 	.word	0x20000850
 80070a4:	20000774 	.word	0x20000774
 80070a8:	2000000c 	.word	0x2000000c

080070ac <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80070ac:	b480      	push	{r7}
 80070ae:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80070b0:	4b04      	ldr	r3, [pc, #16]	; (80070c4 <vTaskSuspendAll+0x18>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	3301      	adds	r3, #1
 80070b6:	4a03      	ldr	r2, [pc, #12]	; (80070c4 <vTaskSuspendAll+0x18>)
 80070b8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80070ba:	bf00      	nop
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr
 80070c4:	20000874 	.word	0x20000874

080070c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b088      	sub	sp, #32
 80070cc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80070ce:	2300      	movs	r3, #0
 80070d0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80070d2:	2300      	movs	r3, #0
 80070d4:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80070d6:	4b73      	ldr	r3, [pc, #460]	; (80072a4 <xTaskResumeAll+0x1dc>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d10a      	bne.n	80070f4 <xTaskResumeAll+0x2c>
        __asm volatile
 80070de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e2:	f383 8811 	msr	BASEPRI, r3
 80070e6:	f3bf 8f6f 	isb	sy
 80070ea:	f3bf 8f4f 	dsb	sy
 80070ee:	607b      	str	r3, [r7, #4]
    }
 80070f0:	bf00      	nop
 80070f2:	e7fe      	b.n	80070f2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80070f4:	f001 f9e8 	bl	80084c8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80070f8:	4b6a      	ldr	r3, [pc, #424]	; (80072a4 <xTaskResumeAll+0x1dc>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	3b01      	subs	r3, #1
 80070fe:	4a69      	ldr	r2, [pc, #420]	; (80072a4 <xTaskResumeAll+0x1dc>)
 8007100:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007102:	4b68      	ldr	r3, [pc, #416]	; (80072a4 <xTaskResumeAll+0x1dc>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2b00      	cmp	r3, #0
 8007108:	f040 80c4 	bne.w	8007294 <xTaskResumeAll+0x1cc>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800710c:	4b66      	ldr	r3, [pc, #408]	; (80072a8 <xTaskResumeAll+0x1e0>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	f000 80bf 	beq.w	8007294 <xTaskResumeAll+0x1cc>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007116:	e08e      	b.n	8007236 <xTaskResumeAll+0x16e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007118:	4b64      	ldr	r3, [pc, #400]	; (80072ac <xTaskResumeAll+0x1e4>)
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007124:	613b      	str	r3, [r7, #16]
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	69db      	ldr	r3, [r3, #28]
 800712a:	69fa      	ldr	r2, [r7, #28]
 800712c:	6a12      	ldr	r2, [r2, #32]
 800712e:	609a      	str	r2, [r3, #8]
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	6a1b      	ldr	r3, [r3, #32]
 8007134:	69fa      	ldr	r2, [r7, #28]
 8007136:	69d2      	ldr	r2, [r2, #28]
 8007138:	605a      	str	r2, [r3, #4]
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	685a      	ldr	r2, [r3, #4]
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	3318      	adds	r3, #24
 8007142:	429a      	cmp	r2, r3
 8007144:	d103      	bne.n	800714e <xTaskResumeAll+0x86>
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	6a1a      	ldr	r2, [r3, #32]
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	605a      	str	r2, [r3, #4]
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	2200      	movs	r2, #0
 8007152:	629a      	str	r2, [r3, #40]	; 0x28
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	1e5a      	subs	r2, r3, #1
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	60fb      	str	r3, [r7, #12]
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	69fa      	ldr	r2, [r7, #28]
 800716a:	68d2      	ldr	r2, [r2, #12]
 800716c:	609a      	str	r2, [r3, #8]
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	69fa      	ldr	r2, [r7, #28]
 8007174:	6892      	ldr	r2, [r2, #8]
 8007176:	605a      	str	r2, [r3, #4]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	685a      	ldr	r2, [r3, #4]
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	3304      	adds	r3, #4
 8007180:	429a      	cmp	r2, r3
 8007182:	d103      	bne.n	800718c <xTaskResumeAll+0xc4>
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	68da      	ldr	r2, [r3, #12]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	605a      	str	r2, [r3, #4]
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	2200      	movs	r2, #0
 8007190:	615a      	str	r2, [r3, #20]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	1e5a      	subs	r2, r3, #1
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	4618      	mov	r0, r3
 80071a0:	f003 f8e6 	bl	800a370 <SEGGER_SYSVIEW_OnTaskStartReady>
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a8:	2201      	movs	r2, #1
 80071aa:	409a      	lsls	r2, r3
 80071ac:	4b40      	ldr	r3, [pc, #256]	; (80072b0 <xTaskResumeAll+0x1e8>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	4a3f      	ldr	r2, [pc, #252]	; (80072b0 <xTaskResumeAll+0x1e8>)
 80071b4:	6013      	str	r3, [r2, #0]
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ba:	493e      	ldr	r1, [pc, #248]	; (80072b4 <xTaskResumeAll+0x1ec>)
 80071bc:	4613      	mov	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	440b      	add	r3, r1
 80071c6:	3304      	adds	r3, #4
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	60bb      	str	r3, [r7, #8]
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	68ba      	ldr	r2, [r7, #8]
 80071d0:	609a      	str	r2, [r3, #8]
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	689a      	ldr	r2, [r3, #8]
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	60da      	str	r2, [r3, #12]
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	69fa      	ldr	r2, [r7, #28]
 80071e0:	3204      	adds	r2, #4
 80071e2:	605a      	str	r2, [r3, #4]
 80071e4:	69fb      	ldr	r3, [r7, #28]
 80071e6:	1d1a      	adds	r2, r3, #4
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	609a      	str	r2, [r3, #8]
 80071ec:	69fb      	ldr	r3, [r7, #28]
 80071ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071f0:	4613      	mov	r3, r2
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	4413      	add	r3, r2
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	4a2e      	ldr	r2, [pc, #184]	; (80072b4 <xTaskResumeAll+0x1ec>)
 80071fa:	441a      	add	r2, r3
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	615a      	str	r2, [r3, #20]
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007204:	492b      	ldr	r1, [pc, #172]	; (80072b4 <xTaskResumeAll+0x1ec>)
 8007206:	4613      	mov	r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	4413      	add	r3, r2
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	440b      	add	r3, r1
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	1c59      	adds	r1, r3, #1
 8007214:	4827      	ldr	r0, [pc, #156]	; (80072b4 <xTaskResumeAll+0x1ec>)
 8007216:	4613      	mov	r3, r2
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	4413      	add	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4403      	add	r3, r0
 8007220:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007226:	4b24      	ldr	r3, [pc, #144]	; (80072b8 <xTaskResumeAll+0x1f0>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722c:	429a      	cmp	r2, r3
 800722e:	d302      	bcc.n	8007236 <xTaskResumeAll+0x16e>
                    {
                        xYieldPending = pdTRUE;
 8007230:	4b22      	ldr	r3, [pc, #136]	; (80072bc <xTaskResumeAll+0x1f4>)
 8007232:	2201      	movs	r2, #1
 8007234:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007236:	4b1d      	ldr	r3, [pc, #116]	; (80072ac <xTaskResumeAll+0x1e4>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	f47f af6c 	bne.w	8007118 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d001      	beq.n	800724a <xTaskResumeAll+0x182>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8007246:	f000 fc49 	bl	8007adc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800724a:	4b1d      	ldr	r3, [pc, #116]	; (80072c0 <xTaskResumeAll+0x1f8>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d010      	beq.n	8007278 <xTaskResumeAll+0x1b0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8007256:	f000 f859 	bl	800730c <xTaskIncrementTick>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d002      	beq.n	8007266 <xTaskResumeAll+0x19e>
                            {
                                xYieldPending = pdTRUE;
 8007260:	4b16      	ldr	r3, [pc, #88]	; (80072bc <xTaskResumeAll+0x1f4>)
 8007262:	2201      	movs	r2, #1
 8007264:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	3b01      	subs	r3, #1
 800726a:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1f1      	bne.n	8007256 <xTaskResumeAll+0x18e>

                        xPendedTicks = 0;
 8007272:	4b13      	ldr	r3, [pc, #76]	; (80072c0 <xTaskResumeAll+0x1f8>)
 8007274:	2200      	movs	r2, #0
 8007276:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8007278:	4b10      	ldr	r3, [pc, #64]	; (80072bc <xTaskResumeAll+0x1f4>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d009      	beq.n	8007294 <xTaskResumeAll+0x1cc>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8007280:	2301      	movs	r3, #1
 8007282:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8007284:	4b0f      	ldr	r3, [pc, #60]	; (80072c4 <xTaskResumeAll+0x1fc>)
 8007286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800728a:	601a      	str	r2, [r3, #0]
 800728c:	f3bf 8f4f 	dsb	sy
 8007290:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8007294:	f001 f948 	bl	8008528 <vPortExitCritical>

    return xAlreadyYielded;
 8007298:	69bb      	ldr	r3, [r7, #24]
}
 800729a:	4618      	mov	r0, r3
 800729c:	3720      	adds	r7, #32
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	20000874 	.word	0x20000874
 80072a8:	2000084c 	.word	0x2000084c
 80072ac:	2000080c 	.word	0x2000080c
 80072b0:	20000854 	.word	0x20000854
 80072b4:	20000778 	.word	0x20000778
 80072b8:	20000774 	.word	0x20000774
 80072bc:	20000860 	.word	0x20000860
 80072c0:	2000085c 	.word	0x2000085c
 80072c4:	e000ed04 	.word	0xe000ed04

080072c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80072ce:	4b05      	ldr	r3, [pc, #20]	; (80072e4 <xTaskGetTickCount+0x1c>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80072d4:	687b      	ldr	r3, [r7, #4]
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	370c      	adds	r7, #12
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr
 80072e2:	bf00      	nop
 80072e4:	20000850 	.word	0x20000850

080072e8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072ee:	f001 f9d5 	bl	800869c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80072f2:	2300      	movs	r3, #0
 80072f4:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80072f6:	4b04      	ldr	r3, [pc, #16]	; (8007308 <xTaskGetTickCountFromISR+0x20>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80072fc:	683b      	ldr	r3, [r7, #0]
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	20000850 	.word	0x20000850

0800730c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b08a      	sub	sp, #40	; 0x28
 8007310:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8007312:	2300      	movs	r3, #0
 8007314:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007316:	4b7f      	ldr	r3, [pc, #508]	; (8007514 <xTaskIncrementTick+0x208>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	f040 80f0 	bne.w	8007500 <xTaskIncrementTick+0x1f4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007320:	4b7d      	ldr	r3, [pc, #500]	; (8007518 <xTaskIncrementTick+0x20c>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	3301      	adds	r3, #1
 8007326:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8007328:	4a7b      	ldr	r2, [pc, #492]	; (8007518 <xTaskIncrementTick+0x20c>)
 800732a:	6a3b      	ldr	r3, [r7, #32]
 800732c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800732e:	6a3b      	ldr	r3, [r7, #32]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d120      	bne.n	8007376 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8007334:	4b79      	ldr	r3, [pc, #484]	; (800751c <xTaskIncrementTick+0x210>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00a      	beq.n	8007354 <xTaskIncrementTick+0x48>
        __asm volatile
 800733e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007342:	f383 8811 	msr	BASEPRI, r3
 8007346:	f3bf 8f6f 	isb	sy
 800734a:	f3bf 8f4f 	dsb	sy
 800734e:	607b      	str	r3, [r7, #4]
    }
 8007350:	bf00      	nop
 8007352:	e7fe      	b.n	8007352 <xTaskIncrementTick+0x46>
 8007354:	4b71      	ldr	r3, [pc, #452]	; (800751c <xTaskIncrementTick+0x210>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	61fb      	str	r3, [r7, #28]
 800735a:	4b71      	ldr	r3, [pc, #452]	; (8007520 <xTaskIncrementTick+0x214>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a6f      	ldr	r2, [pc, #444]	; (800751c <xTaskIncrementTick+0x210>)
 8007360:	6013      	str	r3, [r2, #0]
 8007362:	4a6f      	ldr	r2, [pc, #444]	; (8007520 <xTaskIncrementTick+0x214>)
 8007364:	69fb      	ldr	r3, [r7, #28]
 8007366:	6013      	str	r3, [r2, #0]
 8007368:	4b6e      	ldr	r3, [pc, #440]	; (8007524 <xTaskIncrementTick+0x218>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	3301      	adds	r3, #1
 800736e:	4a6d      	ldr	r2, [pc, #436]	; (8007524 <xTaskIncrementTick+0x218>)
 8007370:	6013      	str	r3, [r2, #0]
 8007372:	f000 fbb3 	bl	8007adc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8007376:	4b6c      	ldr	r3, [pc, #432]	; (8007528 <xTaskIncrementTick+0x21c>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	6a3a      	ldr	r2, [r7, #32]
 800737c:	429a      	cmp	r2, r3
 800737e:	f0c0 80aa 	bcc.w	80074d6 <xTaskIncrementTick+0x1ca>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007382:	4b66      	ldr	r3, [pc, #408]	; (800751c <xTaskIncrementTick+0x210>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d104      	bne.n	8007396 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800738c:	4b66      	ldr	r3, [pc, #408]	; (8007528 <xTaskIncrementTick+0x21c>)
 800738e:	f04f 32ff 	mov.w	r2, #4294967295
 8007392:	601a      	str	r2, [r3, #0]
                    break;
 8007394:	e09f      	b.n	80074d6 <xTaskIncrementTick+0x1ca>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007396:	4b61      	ldr	r3, [pc, #388]	; (800751c <xTaskIncrementTick+0x210>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80073a6:	6a3a      	ldr	r2, [r7, #32]
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d203      	bcs.n	80073b6 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80073ae:	4a5e      	ldr	r2, [pc, #376]	; (8007528 <xTaskIncrementTick+0x21c>)
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80073b4:	e08f      	b.n	80074d6 <xTaskIncrementTick+0x1ca>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	695b      	ldr	r3, [r3, #20]
 80073ba:	613b      	str	r3, [r7, #16]
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	69ba      	ldr	r2, [r7, #24]
 80073c2:	68d2      	ldr	r2, [r2, #12]
 80073c4:	609a      	str	r2, [r3, #8]
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	69ba      	ldr	r2, [r7, #24]
 80073cc:	6892      	ldr	r2, [r2, #8]
 80073ce:	605a      	str	r2, [r3, #4]
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	3304      	adds	r3, #4
 80073d8:	429a      	cmp	r2, r3
 80073da:	d103      	bne.n	80073e4 <xTaskIncrementTick+0xd8>
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	68da      	ldr	r2, [r3, #12]
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	605a      	str	r2, [r3, #4]
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	2200      	movs	r2, #0
 80073e8:	615a      	str	r2, [r3, #20]
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	1e5a      	subs	r2, r3, #1
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d01e      	beq.n	800743a <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007400:	60fb      	str	r3, [r7, #12]
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	69db      	ldr	r3, [r3, #28]
 8007406:	69ba      	ldr	r2, [r7, #24]
 8007408:	6a12      	ldr	r2, [r2, #32]
 800740a:	609a      	str	r2, [r3, #8]
 800740c:	69bb      	ldr	r3, [r7, #24]
 800740e:	6a1b      	ldr	r3, [r3, #32]
 8007410:	69ba      	ldr	r2, [r7, #24]
 8007412:	69d2      	ldr	r2, [r2, #28]
 8007414:	605a      	str	r2, [r3, #4]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	3318      	adds	r3, #24
 800741e:	429a      	cmp	r2, r3
 8007420:	d103      	bne.n	800742a <xTaskIncrementTick+0x11e>
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	6a1a      	ldr	r2, [r3, #32]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	605a      	str	r2, [r3, #4]
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	2200      	movs	r2, #0
 800742e:	629a      	str	r2, [r3, #40]	; 0x28
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	1e5a      	subs	r2, r3, #1
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	4618      	mov	r0, r3
 800743e:	f002 ff97 	bl	800a370 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007446:	2201      	movs	r2, #1
 8007448:	409a      	lsls	r2, r3
 800744a:	4b38      	ldr	r3, [pc, #224]	; (800752c <xTaskIncrementTick+0x220>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4313      	orrs	r3, r2
 8007450:	4a36      	ldr	r2, [pc, #216]	; (800752c <xTaskIncrementTick+0x220>)
 8007452:	6013      	str	r3, [r2, #0]
 8007454:	69bb      	ldr	r3, [r7, #24]
 8007456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007458:	4935      	ldr	r1, [pc, #212]	; (8007530 <xTaskIncrementTick+0x224>)
 800745a:	4613      	mov	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4413      	add	r3, r2
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	440b      	add	r3, r1
 8007464:	3304      	adds	r3, #4
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	60bb      	str	r3, [r7, #8]
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	609a      	str	r2, [r3, #8]
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	689a      	ldr	r2, [r3, #8]
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	60da      	str	r2, [r3, #12]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	69ba      	ldr	r2, [r7, #24]
 800747e:	3204      	adds	r2, #4
 8007480:	605a      	str	r2, [r3, #4]
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	1d1a      	adds	r2, r3, #4
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	609a      	str	r2, [r3, #8]
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800748e:	4613      	mov	r3, r2
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	4413      	add	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4a26      	ldr	r2, [pc, #152]	; (8007530 <xTaskIncrementTick+0x224>)
 8007498:	441a      	add	r2, r3
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	615a      	str	r2, [r3, #20]
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a2:	4923      	ldr	r1, [pc, #140]	; (8007530 <xTaskIncrementTick+0x224>)
 80074a4:	4613      	mov	r3, r2
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	4413      	add	r3, r2
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	440b      	add	r3, r1
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	1c59      	adds	r1, r3, #1
 80074b2:	481f      	ldr	r0, [pc, #124]	; (8007530 <xTaskIncrementTick+0x224>)
 80074b4:	4613      	mov	r3, r2
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	4413      	add	r3, r2
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4403      	add	r3, r0
 80074be:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074c4:	4b1b      	ldr	r3, [pc, #108]	; (8007534 <xTaskIncrementTick+0x228>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ca:	429a      	cmp	r2, r3
 80074cc:	f67f af59 	bls.w	8007382 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 80074d0:	2301      	movs	r3, #1
 80074d2:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074d4:	e755      	b.n	8007382 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80074d6:	4b17      	ldr	r3, [pc, #92]	; (8007534 <xTaskIncrementTick+0x228>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074dc:	4914      	ldr	r1, [pc, #80]	; (8007530 <xTaskIncrementTick+0x224>)
 80074de:	4613      	mov	r3, r2
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	4413      	add	r3, r2
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	440b      	add	r3, r1
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d901      	bls.n	80074f2 <xTaskIncrementTick+0x1e6>
            {
                xSwitchRequired = pdTRUE;
 80074ee:	2301      	movs	r3, #1
 80074f0:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80074f2:	4b11      	ldr	r3, [pc, #68]	; (8007538 <xTaskIncrementTick+0x22c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d007      	beq.n	800750a <xTaskIncrementTick+0x1fe>
            {
                xSwitchRequired = pdTRUE;
 80074fa:	2301      	movs	r3, #1
 80074fc:	627b      	str	r3, [r7, #36]	; 0x24
 80074fe:	e004      	b.n	800750a <xTaskIncrementTick+0x1fe>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8007500:	4b0e      	ldr	r3, [pc, #56]	; (800753c <xTaskIncrementTick+0x230>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3301      	adds	r3, #1
 8007506:	4a0d      	ldr	r2, [pc, #52]	; (800753c <xTaskIncrementTick+0x230>)
 8007508:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800750a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800750c:	4618      	mov	r0, r3
 800750e:	3728      	adds	r7, #40	; 0x28
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	20000874 	.word	0x20000874
 8007518:	20000850 	.word	0x20000850
 800751c:	20000804 	.word	0x20000804
 8007520:	20000808 	.word	0x20000808
 8007524:	20000864 	.word	0x20000864
 8007528:	2000086c 	.word	0x2000086c
 800752c:	20000854 	.word	0x20000854
 8007530:	20000778 	.word	0x20000778
 8007534:	20000774 	.word	0x20000774
 8007538:	20000860 	.word	0x20000860
 800753c:	2000085c 	.word	0x2000085c

08007540 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007546:	4b2d      	ldr	r3, [pc, #180]	; (80075fc <vTaskSwitchContext+0xbc>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800754e:	4b2c      	ldr	r3, [pc, #176]	; (8007600 <vTaskSwitchContext+0xc0>)
 8007550:	2201      	movs	r2, #1
 8007552:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8007554:	e04d      	b.n	80075f2 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8007556:	4b2a      	ldr	r3, [pc, #168]	; (8007600 <vTaskSwitchContext+0xc0>)
 8007558:	2200      	movs	r2, #0
 800755a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800755c:	4b29      	ldr	r3, [pc, #164]	; (8007604 <vTaskSwitchContext+0xc4>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	fab3 f383 	clz	r3, r3
 8007568:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800756a:	7afb      	ldrb	r3, [r7, #11]
 800756c:	f1c3 031f 	rsb	r3, r3, #31
 8007570:	617b      	str	r3, [r7, #20]
 8007572:	4925      	ldr	r1, [pc, #148]	; (8007608 <vTaskSwitchContext+0xc8>)
 8007574:	697a      	ldr	r2, [r7, #20]
 8007576:	4613      	mov	r3, r2
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	4413      	add	r3, r2
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	440b      	add	r3, r1
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d10a      	bne.n	800759c <vTaskSwitchContext+0x5c>
        __asm volatile
 8007586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800758a:	f383 8811 	msr	BASEPRI, r3
 800758e:	f3bf 8f6f 	isb	sy
 8007592:	f3bf 8f4f 	dsb	sy
 8007596:	607b      	str	r3, [r7, #4]
    }
 8007598:	bf00      	nop
 800759a:	e7fe      	b.n	800759a <vTaskSwitchContext+0x5a>
 800759c:	697a      	ldr	r2, [r7, #20]
 800759e:	4613      	mov	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4413      	add	r3, r2
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4a18      	ldr	r2, [pc, #96]	; (8007608 <vTaskSwitchContext+0xc8>)
 80075a8:	4413      	add	r3, r2
 80075aa:	613b      	str	r3, [r7, #16]
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	685a      	ldr	r2, [r3, #4]
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	605a      	str	r2, [r3, #4]
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	685a      	ldr	r2, [r3, #4]
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	3308      	adds	r3, #8
 80075be:	429a      	cmp	r2, r3
 80075c0:	d104      	bne.n	80075cc <vTaskSwitchContext+0x8c>
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	685a      	ldr	r2, [r3, #4]
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	605a      	str	r2, [r3, #4]
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	4a0e      	ldr	r2, [pc, #56]	; (800760c <vTaskSwitchContext+0xcc>)
 80075d4:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80075d6:	4b0d      	ldr	r3, [pc, #52]	; (800760c <vTaskSwitchContext+0xcc>)
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	4b0d      	ldr	r3, [pc, #52]	; (8007610 <vTaskSwitchContext+0xd0>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d102      	bne.n	80075e8 <vTaskSwitchContext+0xa8>
 80075e2:	f002 fe25 	bl	800a230 <SEGGER_SYSVIEW_OnIdle>
}
 80075e6:	e004      	b.n	80075f2 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 80075e8:	4b08      	ldr	r3, [pc, #32]	; (800760c <vTaskSwitchContext+0xcc>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4618      	mov	r0, r3
 80075ee:	f002 fe7d 	bl	800a2ec <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80075f2:	bf00      	nop
 80075f4:	3718      	adds	r7, #24
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	20000874 	.word	0x20000874
 8007600:	20000860 	.word	0x20000860
 8007604:	20000854 	.word	0x20000854
 8007608:	20000778 	.word	0x20000778
 800760c:	20000774 	.word	0x20000774
 8007610:	20000870 	.word	0x20000870

08007614 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10a      	bne.n	800763a <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8007624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007628:	f383 8811 	msr	BASEPRI, r3
 800762c:	f3bf 8f6f 	isb	sy
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	60fb      	str	r3, [r7, #12]
    }
 8007636:	bf00      	nop
 8007638:	e7fe      	b.n	8007638 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800763a:	4b07      	ldr	r3, [pc, #28]	; (8007658 <vTaskPlaceOnEventList+0x44>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	3318      	adds	r3, #24
 8007640:	4619      	mov	r1, r3
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f7fe ffb5 	bl	80065b2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007648:	2101      	movs	r1, #1
 800764a:	6838      	ldr	r0, [r7, #0]
 800764c:	f000 fb08 	bl	8007c60 <prvAddCurrentTaskToDelayedList>
}
 8007650:	bf00      	nop
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	20000774 	.word	0x20000774

0800765c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800765c:	b580      	push	{r7, lr}
 800765e:	b086      	sub	sp, #24
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d10a      	bne.n	8007684 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	613b      	str	r3, [r7, #16]
    }
 8007680:	bf00      	nop
 8007682:	e7fe      	b.n	8007682 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	617b      	str	r3, [r7, #20]
 800768a:	4b17      	ldr	r3, [pc, #92]	; (80076e8 <vTaskPlaceOnEventListRestricted+0x8c>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	697a      	ldr	r2, [r7, #20]
 8007690:	61da      	str	r2, [r3, #28]
 8007692:	4b15      	ldr	r3, [pc, #84]	; (80076e8 <vTaskPlaceOnEventListRestricted+0x8c>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	697a      	ldr	r2, [r7, #20]
 8007698:	6892      	ldr	r2, [r2, #8]
 800769a:	621a      	str	r2, [r3, #32]
 800769c:	4b12      	ldr	r3, [pc, #72]	; (80076e8 <vTaskPlaceOnEventListRestricted+0x8c>)
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	3218      	adds	r2, #24
 80076a6:	605a      	str	r2, [r3, #4]
 80076a8:	4b0f      	ldr	r3, [pc, #60]	; (80076e8 <vTaskPlaceOnEventListRestricted+0x8c>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f103 0218 	add.w	r2, r3, #24
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	609a      	str	r2, [r3, #8]
 80076b4:	4b0c      	ldr	r3, [pc, #48]	; (80076e8 <vTaskPlaceOnEventListRestricted+0x8c>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	629a      	str	r2, [r3, #40]	; 0x28
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	1c5a      	adds	r2, r3, #1
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d002      	beq.n	80076d2 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 80076cc:	f04f 33ff 	mov.w	r3, #4294967295
 80076d0:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80076d2:	2024      	movs	r0, #36	; 0x24
 80076d4:	f002 f8ae 	bl	8009834 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80076d8:	6879      	ldr	r1, [r7, #4]
 80076da:	68b8      	ldr	r0, [r7, #8]
 80076dc:	f000 fac0 	bl	8007c60 <prvAddCurrentTaskToDelayedList>
    }
 80076e0:	bf00      	nop
 80076e2:	3718      	adds	r7, #24
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}
 80076e8:	20000774 	.word	0x20000774

080076ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b08a      	sub	sp, #40	; 0x28
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80076fc:	6a3b      	ldr	r3, [r7, #32]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d10a      	bne.n	8007718 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8007702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	60fb      	str	r3, [r7, #12]
    }
 8007714:	bf00      	nop
 8007716:	e7fe      	b.n	8007716 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8007718:	6a3b      	ldr	r3, [r7, #32]
 800771a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771c:	61fb      	str	r3, [r7, #28]
 800771e:	6a3b      	ldr	r3, [r7, #32]
 8007720:	69db      	ldr	r3, [r3, #28]
 8007722:	6a3a      	ldr	r2, [r7, #32]
 8007724:	6a12      	ldr	r2, [r2, #32]
 8007726:	609a      	str	r2, [r3, #8]
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	6a1b      	ldr	r3, [r3, #32]
 800772c:	6a3a      	ldr	r2, [r7, #32]
 800772e:	69d2      	ldr	r2, [r2, #28]
 8007730:	605a      	str	r2, [r3, #4]
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	685a      	ldr	r2, [r3, #4]
 8007736:	6a3b      	ldr	r3, [r7, #32]
 8007738:	3318      	adds	r3, #24
 800773a:	429a      	cmp	r2, r3
 800773c:	d103      	bne.n	8007746 <xTaskRemoveFromEventList+0x5a>
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	6a1a      	ldr	r2, [r3, #32]
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	605a      	str	r2, [r3, #4]
 8007746:	6a3b      	ldr	r3, [r7, #32]
 8007748:	2200      	movs	r2, #0
 800774a:	629a      	str	r2, [r3, #40]	; 0x28
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	1e5a      	subs	r2, r3, #1
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007756:	4b4b      	ldr	r3, [pc, #300]	; (8007884 <xTaskRemoveFromEventList+0x198>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d162      	bne.n	8007824 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800775e:	6a3b      	ldr	r3, [r7, #32]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	617b      	str	r3, [r7, #20]
 8007764:	6a3b      	ldr	r3, [r7, #32]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	6a3a      	ldr	r2, [r7, #32]
 800776a:	68d2      	ldr	r2, [r2, #12]
 800776c:	609a      	str	r2, [r3, #8]
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	6a3a      	ldr	r2, [r7, #32]
 8007774:	6892      	ldr	r2, [r2, #8]
 8007776:	605a      	str	r2, [r3, #4]
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	685a      	ldr	r2, [r3, #4]
 800777c:	6a3b      	ldr	r3, [r7, #32]
 800777e:	3304      	adds	r3, #4
 8007780:	429a      	cmp	r2, r3
 8007782:	d103      	bne.n	800778c <xTaskRemoveFromEventList+0xa0>
 8007784:	6a3b      	ldr	r3, [r7, #32]
 8007786:	68da      	ldr	r2, [r3, #12]
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	605a      	str	r2, [r3, #4]
 800778c:	6a3b      	ldr	r3, [r7, #32]
 800778e:	2200      	movs	r2, #0
 8007790:	615a      	str	r2, [r3, #20]
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	1e5a      	subs	r2, r3, #1
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800779c:	6a3b      	ldr	r3, [r7, #32]
 800779e:	4618      	mov	r0, r3
 80077a0:	f002 fde6 	bl	800a370 <SEGGER_SYSVIEW_OnTaskStartReady>
 80077a4:	6a3b      	ldr	r3, [r7, #32]
 80077a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077a8:	2201      	movs	r2, #1
 80077aa:	409a      	lsls	r2, r3
 80077ac:	4b36      	ldr	r3, [pc, #216]	; (8007888 <xTaskRemoveFromEventList+0x19c>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	4a35      	ldr	r2, [pc, #212]	; (8007888 <xTaskRemoveFromEventList+0x19c>)
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	6a3b      	ldr	r3, [r7, #32]
 80077b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ba:	4934      	ldr	r1, [pc, #208]	; (800788c <xTaskRemoveFromEventList+0x1a0>)
 80077bc:	4613      	mov	r3, r2
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	4413      	add	r3, r2
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	440b      	add	r3, r1
 80077c6:	3304      	adds	r3, #4
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	613b      	str	r3, [r7, #16]
 80077cc:	6a3b      	ldr	r3, [r7, #32]
 80077ce:	693a      	ldr	r2, [r7, #16]
 80077d0:	609a      	str	r2, [r3, #8]
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	689a      	ldr	r2, [r3, #8]
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	60da      	str	r2, [r3, #12]
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	6a3a      	ldr	r2, [r7, #32]
 80077e0:	3204      	adds	r2, #4
 80077e2:	605a      	str	r2, [r3, #4]
 80077e4:	6a3b      	ldr	r3, [r7, #32]
 80077e6:	1d1a      	adds	r2, r3, #4
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	609a      	str	r2, [r3, #8]
 80077ec:	6a3b      	ldr	r3, [r7, #32]
 80077ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077f0:	4613      	mov	r3, r2
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	4413      	add	r3, r2
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4a24      	ldr	r2, [pc, #144]	; (800788c <xTaskRemoveFromEventList+0x1a0>)
 80077fa:	441a      	add	r2, r3
 80077fc:	6a3b      	ldr	r3, [r7, #32]
 80077fe:	615a      	str	r2, [r3, #20]
 8007800:	6a3b      	ldr	r3, [r7, #32]
 8007802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007804:	4921      	ldr	r1, [pc, #132]	; (800788c <xTaskRemoveFromEventList+0x1a0>)
 8007806:	4613      	mov	r3, r2
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	4413      	add	r3, r2
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	440b      	add	r3, r1
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	1c59      	adds	r1, r3, #1
 8007814:	481d      	ldr	r0, [pc, #116]	; (800788c <xTaskRemoveFromEventList+0x1a0>)
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	4403      	add	r3, r0
 8007820:	6019      	str	r1, [r3, #0]
 8007822:	e01b      	b.n	800785c <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007824:	4b1a      	ldr	r3, [pc, #104]	; (8007890 <xTaskRemoveFromEventList+0x1a4>)
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	61bb      	str	r3, [r7, #24]
 800782a:	6a3b      	ldr	r3, [r7, #32]
 800782c:	69ba      	ldr	r2, [r7, #24]
 800782e:	61da      	str	r2, [r3, #28]
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	689a      	ldr	r2, [r3, #8]
 8007834:	6a3b      	ldr	r3, [r7, #32]
 8007836:	621a      	str	r2, [r3, #32]
 8007838:	69bb      	ldr	r3, [r7, #24]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	6a3a      	ldr	r2, [r7, #32]
 800783e:	3218      	adds	r2, #24
 8007840:	605a      	str	r2, [r3, #4]
 8007842:	6a3b      	ldr	r3, [r7, #32]
 8007844:	f103 0218 	add.w	r2, r3, #24
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	609a      	str	r2, [r3, #8]
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	4a10      	ldr	r2, [pc, #64]	; (8007890 <xTaskRemoveFromEventList+0x1a4>)
 8007850:	629a      	str	r2, [r3, #40]	; 0x28
 8007852:	4b0f      	ldr	r3, [pc, #60]	; (8007890 <xTaskRemoveFromEventList+0x1a4>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	3301      	adds	r3, #1
 8007858:	4a0d      	ldr	r2, [pc, #52]	; (8007890 <xTaskRemoveFromEventList+0x1a4>)
 800785a:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007860:	4b0c      	ldr	r3, [pc, #48]	; (8007894 <xTaskRemoveFromEventList+0x1a8>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007866:	429a      	cmp	r2, r3
 8007868:	d905      	bls.n	8007876 <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800786a:	2301      	movs	r3, #1
 800786c:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800786e:	4b0a      	ldr	r3, [pc, #40]	; (8007898 <xTaskRemoveFromEventList+0x1ac>)
 8007870:	2201      	movs	r2, #1
 8007872:	601a      	str	r2, [r3, #0]
 8007874:	e001      	b.n	800787a <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 8007876:	2300      	movs	r3, #0
 8007878:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 800787a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800787c:	4618      	mov	r0, r3
 800787e:	3728      	adds	r7, #40	; 0x28
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}
 8007884:	20000874 	.word	0x20000874
 8007888:	20000854 	.word	0x20000854
 800788c:	20000778 	.word	0x20000778
 8007890:	2000080c 	.word	0x2000080c
 8007894:	20000774 	.word	0x20000774
 8007898:	20000860 	.word	0x20000860

0800789c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80078a4:	4b06      	ldr	r3, [pc, #24]	; (80078c0 <vTaskInternalSetTimeOutState+0x24>)
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80078ac:	4b05      	ldr	r3, [pc, #20]	; (80078c4 <vTaskInternalSetTimeOutState+0x28>)
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	605a      	str	r2, [r3, #4]
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr
 80078c0:	20000864 	.word	0x20000864
 80078c4:	20000850 	.word	0x20000850

080078c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b088      	sub	sp, #32
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10a      	bne.n	80078ee <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80078d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078dc:	f383 8811 	msr	BASEPRI, r3
 80078e0:	f3bf 8f6f 	isb	sy
 80078e4:	f3bf 8f4f 	dsb	sy
 80078e8:	613b      	str	r3, [r7, #16]
    }
 80078ea:	bf00      	nop
 80078ec:	e7fe      	b.n	80078ec <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d10a      	bne.n	800790a <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80078f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f8:	f383 8811 	msr	BASEPRI, r3
 80078fc:	f3bf 8f6f 	isb	sy
 8007900:	f3bf 8f4f 	dsb	sy
 8007904:	60fb      	str	r3, [r7, #12]
    }
 8007906:	bf00      	nop
 8007908:	e7fe      	b.n	8007908 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800790a:	f000 fddd 	bl	80084c8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800790e:	4b1f      	ldr	r3, [pc, #124]	; (800798c <xTaskCheckForTimeOut+0xc4>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	69ba      	ldr	r2, [r7, #24]
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007926:	d102      	bne.n	800792e <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8007928:	2300      	movs	r3, #0
 800792a:	61fb      	str	r3, [r7, #28]
 800792c:	e026      	b.n	800797c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	4b17      	ldr	r3, [pc, #92]	; (8007990 <xTaskCheckForTimeOut+0xc8>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	429a      	cmp	r2, r3
 8007938:	d00a      	beq.n	8007950 <xTaskCheckForTimeOut+0x88>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	69ba      	ldr	r2, [r7, #24]
 8007940:	429a      	cmp	r2, r3
 8007942:	d305      	bcc.n	8007950 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8007944:	2301      	movs	r3, #1
 8007946:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	2200      	movs	r2, #0
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	e015      	b.n	800797c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	697a      	ldr	r2, [r7, #20]
 8007956:	429a      	cmp	r2, r3
 8007958:	d20b      	bcs.n	8007972 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	1ad2      	subs	r2, r2, r3
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7ff ff98 	bl	800789c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800796c:	2300      	movs	r3, #0
 800796e:	61fb      	str	r3, [r7, #28]
 8007970:	e004      	b.n	800797c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	2200      	movs	r2, #0
 8007976:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8007978:	2301      	movs	r3, #1
 800797a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800797c:	f000 fdd4 	bl	8008528 <vPortExitCritical>

    return xReturn;
 8007980:	69fb      	ldr	r3, [r7, #28]
}
 8007982:	4618      	mov	r0, r3
 8007984:	3720      	adds	r7, #32
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	20000850 	.word	0x20000850
 8007990:	20000864 	.word	0x20000864

08007994 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007994:	b480      	push	{r7}
 8007996:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8007998:	4b03      	ldr	r3, [pc, #12]	; (80079a8 <vTaskMissedYield+0x14>)
 800799a:	2201      	movs	r2, #1
 800799c:	601a      	str	r2, [r3, #0]
}
 800799e:	bf00      	nop
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr
 80079a8:	20000860 	.word	0x20000860

080079ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80079b4:	f000 f854 	bl	8007a60 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80079b8:	4b07      	ldr	r3, [pc, #28]	; (80079d8 <prvIdleTask+0x2c>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d907      	bls.n	80079d0 <prvIdleTask+0x24>
            {
                taskYIELD();
 80079c0:	4b06      	ldr	r3, [pc, #24]	; (80079dc <prvIdleTask+0x30>)
 80079c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079c6:	601a      	str	r2, [r3, #0]
 80079c8:	f3bf 8f4f 	dsb	sy
 80079cc:	f3bf 8f6f 	isb	sy
            /* Call the user defined function from within the idle task.  This
             * allows the application designer to add background functionality
             * without the overhead of a separate task.
             * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
             * CALL A FUNCTION THAT MIGHT BLOCK. */
            vApplicationIdleHook();
 80079d0:	f7f9 fb8e 	bl	80010f0 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 80079d4:	e7ee      	b.n	80079b4 <prvIdleTask+0x8>
 80079d6:	bf00      	nop
 80079d8:	20000778 	.word	0x20000778
 80079dc:	e000ed04 	.word	0xe000ed04

080079e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80079e6:	2300      	movs	r3, #0
 80079e8:	607b      	str	r3, [r7, #4]
 80079ea:	e00c      	b.n	8007a06 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	4613      	mov	r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	4413      	add	r3, r2
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	4a12      	ldr	r2, [pc, #72]	; (8007a40 <prvInitialiseTaskLists+0x60>)
 80079f8:	4413      	add	r3, r2
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fe fdac 	bl	8006558 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	3301      	adds	r3, #1
 8007a04:	607b      	str	r3, [r7, #4]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2b04      	cmp	r3, #4
 8007a0a:	d9ef      	bls.n	80079ec <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007a0c:	480d      	ldr	r0, [pc, #52]	; (8007a44 <prvInitialiseTaskLists+0x64>)
 8007a0e:	f7fe fda3 	bl	8006558 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8007a12:	480d      	ldr	r0, [pc, #52]	; (8007a48 <prvInitialiseTaskLists+0x68>)
 8007a14:	f7fe fda0 	bl	8006558 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007a18:	480c      	ldr	r0, [pc, #48]	; (8007a4c <prvInitialiseTaskLists+0x6c>)
 8007a1a:	f7fe fd9d 	bl	8006558 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007a1e:	480c      	ldr	r0, [pc, #48]	; (8007a50 <prvInitialiseTaskLists+0x70>)
 8007a20:	f7fe fd9a 	bl	8006558 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8007a24:	480b      	ldr	r0, [pc, #44]	; (8007a54 <prvInitialiseTaskLists+0x74>)
 8007a26:	f7fe fd97 	bl	8006558 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8007a2a:	4b0b      	ldr	r3, [pc, #44]	; (8007a58 <prvInitialiseTaskLists+0x78>)
 8007a2c:	4a05      	ldr	r2, [pc, #20]	; (8007a44 <prvInitialiseTaskLists+0x64>)
 8007a2e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a30:	4b0a      	ldr	r3, [pc, #40]	; (8007a5c <prvInitialiseTaskLists+0x7c>)
 8007a32:	4a05      	ldr	r2, [pc, #20]	; (8007a48 <prvInitialiseTaskLists+0x68>)
 8007a34:	601a      	str	r2, [r3, #0]
}
 8007a36:	bf00      	nop
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	20000778 	.word	0x20000778
 8007a44:	200007dc 	.word	0x200007dc
 8007a48:	200007f0 	.word	0x200007f0
 8007a4c:	2000080c 	.word	0x2000080c
 8007a50:	20000820 	.word	0x20000820
 8007a54:	20000838 	.word	0x20000838
 8007a58:	20000804 	.word	0x20000804
 8007a5c:	20000808 	.word	0x20000808

08007a60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b082      	sub	sp, #8
 8007a64:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a66:	e019      	b.n	8007a9c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8007a68:	f000 fd2e 	bl	80084c8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a6c:	4b10      	ldr	r3, [pc, #64]	; (8007ab0 <prvCheckTasksWaitingTermination+0x50>)
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	68db      	ldr	r3, [r3, #12]
 8007a72:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	3304      	adds	r3, #4
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7fe fdd3 	bl	8006624 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8007a7e:	4b0d      	ldr	r3, [pc, #52]	; (8007ab4 <prvCheckTasksWaitingTermination+0x54>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	3b01      	subs	r3, #1
 8007a84:	4a0b      	ldr	r2, [pc, #44]	; (8007ab4 <prvCheckTasksWaitingTermination+0x54>)
 8007a86:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8007a88:	4b0b      	ldr	r3, [pc, #44]	; (8007ab8 <prvCheckTasksWaitingTermination+0x58>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	3b01      	subs	r3, #1
 8007a8e:	4a0a      	ldr	r2, [pc, #40]	; (8007ab8 <prvCheckTasksWaitingTermination+0x58>)
 8007a90:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8007a92:	f000 fd49 	bl	8008528 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 f810 	bl	8007abc <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a9c:	4b06      	ldr	r3, [pc, #24]	; (8007ab8 <prvCheckTasksWaitingTermination+0x58>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1e1      	bne.n	8007a68 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8007aa4:	bf00      	nop
 8007aa6:	bf00      	nop
 8007aa8:	3708      	adds	r7, #8
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	20000820 	.word	0x20000820
 8007ab4:	2000084c 	.word	0x2000084c
 8007ab8:	20000834 	.word	0x20000834

08007abc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b082      	sub	sp, #8
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f000 fee1 	bl	8008890 <vPortFree>
            vPortFree( pxTCB );
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 fede 	bl	8008890 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8007ad4:	bf00      	nop
 8007ad6:	3708      	adds	r7, #8
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007adc:	b480      	push	{r7}
 8007ade:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ae0:	4b0a      	ldr	r3, [pc, #40]	; (8007b0c <prvResetNextTaskUnblockTime+0x30>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d104      	bne.n	8007af4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8007aea:	4b09      	ldr	r3, [pc, #36]	; (8007b10 <prvResetNextTaskUnblockTime+0x34>)
 8007aec:	f04f 32ff 	mov.w	r2, #4294967295
 8007af0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007af2:	e005      	b.n	8007b00 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007af4:	4b05      	ldr	r3, [pc, #20]	; (8007b0c <prvResetNextTaskUnblockTime+0x30>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a04      	ldr	r2, [pc, #16]	; (8007b10 <prvResetNextTaskUnblockTime+0x34>)
 8007afe:	6013      	str	r3, [r2, #0]
}
 8007b00:	bf00      	nop
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr
 8007b0a:	bf00      	nop
 8007b0c:	20000804 	.word	0x20000804
 8007b10:	2000086c 	.word	0x2000086c

08007b14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8007b1a:	4b0b      	ldr	r3, [pc, #44]	; (8007b48 <xTaskGetSchedulerState+0x34>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d102      	bne.n	8007b28 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007b22:	2301      	movs	r3, #1
 8007b24:	607b      	str	r3, [r7, #4]
 8007b26:	e008      	b.n	8007b3a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b28:	4b08      	ldr	r3, [pc, #32]	; (8007b4c <xTaskGetSchedulerState+0x38>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d102      	bne.n	8007b36 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8007b30:	2302      	movs	r3, #2
 8007b32:	607b      	str	r3, [r7, #4]
 8007b34:	e001      	b.n	8007b3a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8007b36:	2300      	movs	r3, #0
 8007b38:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8007b3a:	687b      	ldr	r3, [r7, #4]
    }
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	20000858 	.word	0x20000858
 8007b4c:	20000874 	.word	0x20000874

08007b50 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b088      	sub	sp, #32
 8007b54:	af02      	add	r7, sp, #8
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	607a      	str	r2, [r7, #4]
 8007b5c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d00a      	beq.n	8007b7a <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 8007b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	613b      	str	r3, [r7, #16]
    }
 8007b76:	bf00      	nop
 8007b78:	e7fe      	b.n	8007b78 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8007b7a:	f000 fca5 	bl	80084c8 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8007b7e:	4b36      	ldr	r3, [pc, #216]	; (8007c58 <xTaskGenericNotifyWait+0x108>)
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	4413      	add	r3, r2
 8007b86:	3354      	adds	r3, #84	; 0x54
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	d022      	beq.n	8007bd6 <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8007b90:	4b31      	ldr	r3, [pc, #196]	; (8007c58 <xTaskGenericNotifyWait+0x108>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	3214      	adds	r2, #20
 8007b98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b9c:	68ba      	ldr	r2, [r7, #8]
 8007b9e:	43d2      	mvns	r2, r2
 8007ba0:	4011      	ands	r1, r2
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	3214      	adds	r2, #20
 8007ba6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8007baa:	4b2b      	ldr	r3, [pc, #172]	; (8007c58 <xTaskGenericNotifyWait+0x108>)
 8007bac:	681a      	ldr	r2, [r3, #0]
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	3354      	adds	r3, #84	; 0x54
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8007bb8:	6a3b      	ldr	r3, [r7, #32]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00b      	beq.n	8007bd6 <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007bbe:	2101      	movs	r1, #1
 8007bc0:	6a38      	ldr	r0, [r7, #32]
 8007bc2:	f000 f84d 	bl	8007c60 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8007bc6:	4b25      	ldr	r3, [pc, #148]	; (8007c5c <xTaskGenericNotifyWait+0x10c>)
 8007bc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bcc:	601a      	str	r2, [r3, #0]
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007bd6:	f000 fca7 	bl	8008528 <vPortExitCritical>

        taskENTER_CRITICAL();
 8007bda:	f000 fc75 	bl	80084c8 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 8007bde:	683a      	ldr	r2, [r7, #0]
 8007be0:	6a3b      	ldr	r3, [r7, #32]
 8007be2:	9300      	str	r3, [sp, #0]
 8007be4:	4613      	mov	r3, r2
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	68b9      	ldr	r1, [r7, #8]
 8007bea:	2040      	movs	r0, #64	; 0x40
 8007bec:	f001 ff4c 	bl	8009a88 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d007      	beq.n	8007c06 <xTaskGenericNotifyWait+0xb6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8007bf6:	4b18      	ldr	r3, [pc, #96]	; (8007c58 <xTaskGenericNotifyWait+0x108>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	3214      	adds	r2, #20
 8007bfe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8007c06:	4b14      	ldr	r3, [pc, #80]	; (8007c58 <xTaskGenericNotifyWait+0x108>)
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	3354      	adds	r3, #84	; 0x54
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	d002      	beq.n	8007c1e <xTaskGenericNotifyWait+0xce>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	617b      	str	r3, [r7, #20]
 8007c1c:	e00e      	b.n	8007c3c <xTaskGenericNotifyWait+0xec>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8007c1e:	4b0e      	ldr	r3, [pc, #56]	; (8007c58 <xTaskGenericNotifyWait+0x108>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	3214      	adds	r2, #20
 8007c26:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	43d2      	mvns	r2, r2
 8007c2e:	4011      	ands	r1, r2
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	3214      	adds	r2, #20
 8007c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8007c3c:	4b06      	ldr	r3, [pc, #24]	; (8007c58 <xTaskGenericNotifyWait+0x108>)
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	4413      	add	r3, r2
 8007c44:	3354      	adds	r3, #84	; 0x54
 8007c46:	2200      	movs	r2, #0
 8007c48:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8007c4a:	f000 fc6d 	bl	8008528 <vPortExitCritical>

        return xReturn;
 8007c4e:	697b      	ldr	r3, [r7, #20]
    }
 8007c50:	4618      	mov	r0, r3
 8007c52:	3718      	adds	r7, #24
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	20000774 	.word	0x20000774
 8007c5c:	e000ed04 	.word	0xe000ed04

08007c60 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007c6a:	4b36      	ldr	r3, [pc, #216]	; (8007d44 <prvAddCurrentTaskToDelayedList+0xe4>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c70:	4b35      	ldr	r3, [pc, #212]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	3304      	adds	r3, #4
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7fe fcd4 	bl	8006624 <uxListRemove>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d10b      	bne.n	8007c9a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007c82:	4b31      	ldr	r3, [pc, #196]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c88:	2201      	movs	r2, #1
 8007c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c8e:	43da      	mvns	r2, r3
 8007c90:	4b2e      	ldr	r3, [pc, #184]	; (8007d4c <prvAddCurrentTaskToDelayedList+0xec>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4013      	ands	r3, r2
 8007c96:	4a2d      	ldr	r2, [pc, #180]	; (8007d4c <prvAddCurrentTaskToDelayedList+0xec>)
 8007c98:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca0:	d124      	bne.n	8007cec <prvAddCurrentTaskToDelayedList+0x8c>
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d021      	beq.n	8007cec <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ca8:	4b29      	ldr	r3, [pc, #164]	; (8007d50 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	613b      	str	r3, [r7, #16]
 8007cae:	4b26      	ldr	r3, [pc, #152]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	609a      	str	r2, [r3, #8]
 8007cb6:	4b24      	ldr	r3, [pc, #144]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	6892      	ldr	r2, [r2, #8]
 8007cbe:	60da      	str	r2, [r3, #12]
 8007cc0:	4b21      	ldr	r3, [pc, #132]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cc2:	681a      	ldr	r2, [r3, #0]
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	3204      	adds	r2, #4
 8007cca:	605a      	str	r2, [r3, #4]
 8007ccc:	4b1e      	ldr	r3, [pc, #120]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	1d1a      	adds	r2, r3, #4
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	609a      	str	r2, [r3, #8]
 8007cd6:	4b1c      	ldr	r3, [pc, #112]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a1d      	ldr	r2, [pc, #116]	; (8007d50 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007cdc:	615a      	str	r2, [r3, #20]
 8007cde:	4b1c      	ldr	r3, [pc, #112]	; (8007d50 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	4a1a      	ldr	r2, [pc, #104]	; (8007d50 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007ce6:	6013      	str	r3, [r2, #0]
 8007ce8:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8007cea:	e026      	b.n	8007d3a <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007cf4:	4b14      	ldr	r3, [pc, #80]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d209      	bcs.n	8007d18 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d04:	4b13      	ldr	r3, [pc, #76]	; (8007d54 <prvAddCurrentTaskToDelayedList+0xf4>)
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	4b0f      	ldr	r3, [pc, #60]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	3304      	adds	r3, #4
 8007d0e:	4619      	mov	r1, r3
 8007d10:	4610      	mov	r0, r2
 8007d12:	f7fe fc4e 	bl	80065b2 <vListInsert>
}
 8007d16:	e010      	b.n	8007d3a <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d18:	4b0f      	ldr	r3, [pc, #60]	; (8007d58 <prvAddCurrentTaskToDelayedList+0xf8>)
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	4b0a      	ldr	r3, [pc, #40]	; (8007d48 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	3304      	adds	r3, #4
 8007d22:	4619      	mov	r1, r3
 8007d24:	4610      	mov	r0, r2
 8007d26:	f7fe fc44 	bl	80065b2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8007d2a:	4b0c      	ldr	r3, [pc, #48]	; (8007d5c <prvAddCurrentTaskToDelayedList+0xfc>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d202      	bcs.n	8007d3a <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8007d34:	4a09      	ldr	r2, [pc, #36]	; (8007d5c <prvAddCurrentTaskToDelayedList+0xfc>)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6013      	str	r3, [r2, #0]
}
 8007d3a:	bf00      	nop
 8007d3c:	3718      	adds	r7, #24
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	bf00      	nop
 8007d44:	20000850 	.word	0x20000850
 8007d48:	20000774 	.word	0x20000774
 8007d4c:	20000854 	.word	0x20000854
 8007d50:	20000838 	.word	0x20000838
 8007d54:	20000808 	.word	0x20000808
 8007d58:	20000804 	.word	0x20000804
 8007d5c:	2000086c 	.word	0x2000086c

08007d60 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8007d66:	2300      	movs	r3, #0
 8007d68:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8007d6a:	f000 fa47 	bl	80081fc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007d6e:	4b11      	ldr	r3, [pc, #68]	; (8007db4 <xTimerCreateTimerTask+0x54>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00b      	beq.n	8007d8e <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8007d76:	4b10      	ldr	r3, [pc, #64]	; (8007db8 <xTimerCreateTimerTask+0x58>)
 8007d78:	9301      	str	r3, [sp, #4]
 8007d7a:	2302      	movs	r3, #2
 8007d7c:	9300      	str	r3, [sp, #0]
 8007d7e:	2300      	movs	r3, #0
 8007d80:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007d84:	490d      	ldr	r1, [pc, #52]	; (8007dbc <xTimerCreateTimerTask+0x5c>)
 8007d86:	480e      	ldr	r0, [pc, #56]	; (8007dc0 <xTimerCreateTimerTask+0x60>)
 8007d88:	f7fe ffa6 	bl	8006cd8 <xTaskCreate>
 8007d8c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d10a      	bne.n	8007daa <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8007d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d98:	f383 8811 	msr	BASEPRI, r3
 8007d9c:	f3bf 8f6f 	isb	sy
 8007da0:	f3bf 8f4f 	dsb	sy
 8007da4:	603b      	str	r3, [r7, #0]
    }
 8007da6:	bf00      	nop
 8007da8:	e7fe      	b.n	8007da8 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8007daa:	687b      	ldr	r3, [r7, #4]
    }
 8007dac:	4618      	mov	r0, r3
 8007dae:	3708      	adds	r7, #8
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	200008a8 	.word	0x200008a8
 8007db8:	200008ac 	.word	0x200008ac
 8007dbc:	0800d18c 	.word	0x0800d18c
 8007dc0:	08007e69 	.word	0x08007e69

08007dc4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007dd0:	e008      	b.n	8007de4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	68ba      	ldr	r2, [r7, #8]
 8007dd8:	4413      	add	r3, r2
 8007dda:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	6a1b      	ldr	r3, [r3, #32]
 8007de0:	68f8      	ldr	r0, [r7, #12]
 8007de2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	699a      	ldr	r2, [r3, #24]
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	18d1      	adds	r1, r2, r3
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f000 f8dd 	bl	8007fb0 <prvInsertTimerInActiveList>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1ea      	bne.n	8007dd2 <prvReloadTimer+0xe>
        }
    }
 8007dfc:	bf00      	nop
 8007dfe:	bf00      	nop
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e12:	4b14      	ldr	r3, [pc, #80]	; (8007e64 <prvProcessExpiredTimer+0x5c>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	3304      	adds	r3, #4
 8007e20:	4618      	mov	r0, r3
 8007e22:	f7fe fbff 	bl	8006624 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e2c:	f003 0304 	and.w	r3, r3, #4
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d005      	beq.n	8007e40 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007e34:	683a      	ldr	r2, [r7, #0]
 8007e36:	6879      	ldr	r1, [r7, #4]
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f7ff ffc3 	bl	8007dc4 <prvReloadTimer>
 8007e3e:	e008      	b.n	8007e52 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e46:	f023 0301 	bic.w	r3, r3, #1
 8007e4a:	b2da      	uxtb	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	6a1b      	ldr	r3, [r3, #32]
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	4798      	blx	r3
    }
 8007e5a:	bf00      	nop
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	200008a0 	.word	0x200008a0

08007e68 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e70:	f107 0308 	add.w	r3, r7, #8
 8007e74:	4618      	mov	r0, r3
 8007e76:	f000 f857 	bl	8007f28 <prvGetNextExpireTime>
 8007e7a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	4619      	mov	r1, r3
 8007e80:	68f8      	ldr	r0, [r7, #12]
 8007e82:	f000 f803 	bl	8007e8c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007e86:	f000 f8d5 	bl	8008034 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e8a:	e7f1      	b.n	8007e70 <prvTimerTask+0x8>

08007e8c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b084      	sub	sp, #16
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007e96:	f7ff f909 	bl	80070ac <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007e9a:	f107 0308 	add.w	r3, r7, #8
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f000 f866 	bl	8007f70 <prvSampleTimeNow>
 8007ea4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d130      	bne.n	8007f0e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d10a      	bne.n	8007ec8 <prvProcessTimerOrBlockTask+0x3c>
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d806      	bhi.n	8007ec8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8007eba:	f7ff f905 	bl	80070c8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007ebe:	68f9      	ldr	r1, [r7, #12]
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f7ff ffa1 	bl	8007e08 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8007ec6:	e024      	b.n	8007f12 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d008      	beq.n	8007ee0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007ece:	4b13      	ldr	r3, [pc, #76]	; (8007f1c <prvProcessTimerOrBlockTask+0x90>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d101      	bne.n	8007edc <prvProcessTimerOrBlockTask+0x50>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e000      	b.n	8007ede <prvProcessTimerOrBlockTask+0x52>
 8007edc:	2300      	movs	r3, #0
 8007ede:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007ee0:	4b0f      	ldr	r3, [pc, #60]	; (8007f20 <prvProcessTimerOrBlockTask+0x94>)
 8007ee2:	6818      	ldr	r0, [r3, #0]
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	1ad3      	subs	r3, r2, r3
 8007eea:	683a      	ldr	r2, [r7, #0]
 8007eec:	4619      	mov	r1, r3
 8007eee:	f7fe febf 	bl	8006c70 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007ef2:	f7ff f8e9 	bl	80070c8 <xTaskResumeAll>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d10a      	bne.n	8007f12 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8007efc:	4b09      	ldr	r3, [pc, #36]	; (8007f24 <prvProcessTimerOrBlockTask+0x98>)
 8007efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f02:	601a      	str	r2, [r3, #0]
 8007f04:	f3bf 8f4f 	dsb	sy
 8007f08:	f3bf 8f6f 	isb	sy
    }
 8007f0c:	e001      	b.n	8007f12 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007f0e:	f7ff f8db 	bl	80070c8 <xTaskResumeAll>
    }
 8007f12:	bf00      	nop
 8007f14:	3710      	adds	r7, #16
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	200008a4 	.word	0x200008a4
 8007f20:	200008a8 	.word	0x200008a8
 8007f24:	e000ed04 	.word	0xe000ed04

08007f28 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007f30:	4b0e      	ldr	r3, [pc, #56]	; (8007f6c <prvGetNextExpireTime+0x44>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d101      	bne.n	8007f3e <prvGetNextExpireTime+0x16>
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	e000      	b.n	8007f40 <prvGetNextExpireTime+0x18>
 8007f3e:	2200      	movs	r2, #0
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d105      	bne.n	8007f58 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f4c:	4b07      	ldr	r3, [pc, #28]	; (8007f6c <prvGetNextExpireTime+0x44>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	68db      	ldr	r3, [r3, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	60fb      	str	r3, [r7, #12]
 8007f56:	e001      	b.n	8007f5c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
    }
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3714      	adds	r7, #20
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr
 8007f6a:	bf00      	nop
 8007f6c:	200008a0 	.word	0x200008a0

08007f70 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b084      	sub	sp, #16
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8007f78:	f7ff f9a6 	bl	80072c8 <xTaskGetTickCount>
 8007f7c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8007f7e:	4b0b      	ldr	r3, [pc, #44]	; (8007fac <prvSampleTimeNow+0x3c>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d205      	bcs.n	8007f94 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007f88:	f000 f912 	bl	80081b0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	601a      	str	r2, [r3, #0]
 8007f92:	e002      	b.n	8007f9a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007f9a:	4a04      	ldr	r2, [pc, #16]	; (8007fac <prvSampleTimeNow+0x3c>)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
    }
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	200008b0 	.word	0x200008b0

08007fb0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b086      	sub	sp, #24
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	607a      	str	r2, [r7, #4]
 8007fbc:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	68ba      	ldr	r2, [r7, #8]
 8007fc6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	68fa      	ldr	r2, [r7, #12]
 8007fcc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007fce:	68ba      	ldr	r2, [r7, #8]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d812      	bhi.n	8007ffc <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	1ad2      	subs	r2, r2, r3
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	699b      	ldr	r3, [r3, #24]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d302      	bcc.n	8007fea <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	617b      	str	r3, [r7, #20]
 8007fe8:	e01b      	b.n	8008022 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007fea:	4b10      	ldr	r3, [pc, #64]	; (800802c <prvInsertTimerInActiveList+0x7c>)
 8007fec:	681a      	ldr	r2, [r3, #0]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	3304      	adds	r3, #4
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	4610      	mov	r0, r2
 8007ff6:	f7fe fadc 	bl	80065b2 <vListInsert>
 8007ffa:	e012      	b.n	8008022 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	429a      	cmp	r2, r3
 8008002:	d206      	bcs.n	8008012 <prvInsertTimerInActiveList+0x62>
 8008004:	68ba      	ldr	r2, [r7, #8]
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	429a      	cmp	r2, r3
 800800a:	d302      	bcc.n	8008012 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800800c:	2301      	movs	r3, #1
 800800e:	617b      	str	r3, [r7, #20]
 8008010:	e007      	b.n	8008022 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008012:	4b07      	ldr	r3, [pc, #28]	; (8008030 <prvInsertTimerInActiveList+0x80>)
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	3304      	adds	r3, #4
 800801a:	4619      	mov	r1, r3
 800801c:	4610      	mov	r0, r2
 800801e:	f7fe fac8 	bl	80065b2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8008022:	697b      	ldr	r3, [r7, #20]
    }
 8008024:	4618      	mov	r0, r3
 8008026:	3718      	adds	r7, #24
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	200008a4 	.word	0x200008a4
 8008030:	200008a0 	.word	0x200008a0

08008034 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8008034:	b580      	push	{r7, lr}
 8008036:	b088      	sub	sp, #32
 8008038:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800803a:	e0a6      	b.n	800818a <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	2b00      	cmp	r3, #0
 8008040:	f2c0 80a3 	blt.w	800818a <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	695b      	ldr	r3, [r3, #20]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d004      	beq.n	800805a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	3304      	adds	r3, #4
 8008054:	4618      	mov	r0, r3
 8008056:	f7fe fae5 	bl	8006624 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800805a:	1d3b      	adds	r3, r7, #4
 800805c:	4618      	mov	r0, r3
 800805e:	f7ff ff87 	bl	8007f70 <prvSampleTimeNow>
 8008062:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	3b01      	subs	r3, #1
 8008068:	2b08      	cmp	r3, #8
 800806a:	f200 808d 	bhi.w	8008188 <prvProcessReceivedCommands+0x154>
 800806e:	a201      	add	r2, pc, #4	; (adr r2, 8008074 <prvProcessReceivedCommands+0x40>)
 8008070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008074:	08008099 	.word	0x08008099
 8008078:	08008099 	.word	0x08008099
 800807c:	08008101 	.word	0x08008101
 8008080:	08008115 	.word	0x08008115
 8008084:	0800815f 	.word	0x0800815f
 8008088:	08008099 	.word	0x08008099
 800808c:	08008099 	.word	0x08008099
 8008090:	08008101 	.word	0x08008101
 8008094:	08008115 	.word	0x08008115
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800809e:	f043 0301 	orr.w	r3, r3, #1
 80080a2:	b2da      	uxtb	r2, r3
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	699b      	ldr	r3, [r3, #24]
 80080b0:	18d1      	adds	r1, r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	69ba      	ldr	r2, [r7, #24]
 80080b6:	69f8      	ldr	r0, [r7, #28]
 80080b8:	f7ff ff7a 	bl	8007fb0 <prvInsertTimerInActiveList>
 80080bc:	4603      	mov	r3, r0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d063      	beq.n	800818a <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080c8:	f003 0304 	and.w	r3, r3, #4
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d009      	beq.n	80080e4 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80080d0:	68fa      	ldr	r2, [r7, #12]
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	699b      	ldr	r3, [r3, #24]
 80080d6:	4413      	add	r3, r2
 80080d8:	69ba      	ldr	r2, [r7, #24]
 80080da:	4619      	mov	r1, r3
 80080dc:	69f8      	ldr	r0, [r7, #28]
 80080de:	f7ff fe71 	bl	8007dc4 <prvReloadTimer>
 80080e2:	e008      	b.n	80080f6 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080ea:	f023 0301 	bic.w	r3, r3, #1
 80080ee:	b2da      	uxtb	r2, r3
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	6a1b      	ldr	r3, [r3, #32]
 80080fa:	69f8      	ldr	r0, [r7, #28]
 80080fc:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80080fe:	e044      	b.n	800818a <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008106:	f023 0301 	bic.w	r3, r3, #1
 800810a:	b2da      	uxtb	r2, r3
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8008112:	e03a      	b.n	800818a <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800811a:	f043 0301 	orr.w	r3, r3, #1
 800811e:	b2da      	uxtb	r2, r3
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008126:	68fa      	ldr	r2, [r7, #12]
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d10a      	bne.n	800814a <prvProcessReceivedCommands+0x116>
        __asm volatile
 8008134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008138:	f383 8811 	msr	BASEPRI, r3
 800813c:	f3bf 8f6f 	isb	sy
 8008140:	f3bf 8f4f 	dsb	sy
 8008144:	617b      	str	r3, [r7, #20]
    }
 8008146:	bf00      	nop
 8008148:	e7fe      	b.n	8008148 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800814a:	69fb      	ldr	r3, [r7, #28]
 800814c:	699a      	ldr	r2, [r3, #24]
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	18d1      	adds	r1, r2, r3
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	69ba      	ldr	r2, [r7, #24]
 8008156:	69f8      	ldr	r0, [r7, #28]
 8008158:	f7ff ff2a 	bl	8007fb0 <prvInsertTimerInActiveList>
                        break;
 800815c:	e015      	b.n	800818a <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008164:	f003 0302 	and.w	r3, r3, #2
 8008168:	2b00      	cmp	r3, #0
 800816a:	d103      	bne.n	8008174 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 800816c:	69f8      	ldr	r0, [r7, #28]
 800816e:	f000 fb8f 	bl	8008890 <vPortFree>
 8008172:	e00a      	b.n	800818a <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800817a:	f023 0301 	bic.w	r3, r3, #1
 800817e:	b2da      	uxtb	r2, r3
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8008186:	e000      	b.n	800818a <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 8008188:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800818a:	4b08      	ldr	r3, [pc, #32]	; (80081ac <prvProcessReceivedCommands+0x178>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f107 0108 	add.w	r1, r7, #8
 8008192:	2200      	movs	r2, #0
 8008194:	4618      	mov	r0, r3
 8008196:	f7fe fb77 	bl	8006888 <xQueueReceive>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	f47f af4d 	bne.w	800803c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 80081a2:	bf00      	nop
 80081a4:	bf00      	nop
 80081a6:	3720      	adds	r7, #32
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	200008a8 	.word	0x200008a8

080081b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80081b6:	e009      	b.n	80081cc <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80081b8:	4b0e      	ldr	r3, [pc, #56]	; (80081f4 <prvSwitchTimerLists+0x44>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	68db      	ldr	r3, [r3, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80081c2:	f04f 31ff 	mov.w	r1, #4294967295
 80081c6:	6838      	ldr	r0, [r7, #0]
 80081c8:	f7ff fe1e 	bl	8007e08 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80081cc:	4b09      	ldr	r3, [pc, #36]	; (80081f4 <prvSwitchTimerLists+0x44>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1f0      	bne.n	80081b8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80081d6:	4b07      	ldr	r3, [pc, #28]	; (80081f4 <prvSwitchTimerLists+0x44>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80081dc:	4b06      	ldr	r3, [pc, #24]	; (80081f8 <prvSwitchTimerLists+0x48>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a04      	ldr	r2, [pc, #16]	; (80081f4 <prvSwitchTimerLists+0x44>)
 80081e2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80081e4:	4a04      	ldr	r2, [pc, #16]	; (80081f8 <prvSwitchTimerLists+0x48>)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6013      	str	r3, [r2, #0]
    }
 80081ea:	bf00      	nop
 80081ec:	3708      	adds	r7, #8
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop
 80081f4:	200008a0 	.word	0x200008a0
 80081f8:	200008a4 	.word	0x200008a4

080081fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80081fc:	b580      	push	{r7, lr}
 80081fe:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8008200:	f000 f962 	bl	80084c8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8008204:	4b12      	ldr	r3, [pc, #72]	; (8008250 <prvCheckForValidListAndQueue+0x54>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d11d      	bne.n	8008248 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800820c:	4811      	ldr	r0, [pc, #68]	; (8008254 <prvCheckForValidListAndQueue+0x58>)
 800820e:	f7fe f9a3 	bl	8006558 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8008212:	4811      	ldr	r0, [pc, #68]	; (8008258 <prvCheckForValidListAndQueue+0x5c>)
 8008214:	f7fe f9a0 	bl	8006558 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8008218:	4b10      	ldr	r3, [pc, #64]	; (800825c <prvCheckForValidListAndQueue+0x60>)
 800821a:	4a0e      	ldr	r2, [pc, #56]	; (8008254 <prvCheckForValidListAndQueue+0x58>)
 800821c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800821e:	4b10      	ldr	r3, [pc, #64]	; (8008260 <prvCheckForValidListAndQueue+0x64>)
 8008220:	4a0d      	ldr	r2, [pc, #52]	; (8008258 <prvCheckForValidListAndQueue+0x5c>)
 8008222:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8008224:	2200      	movs	r2, #0
 8008226:	210c      	movs	r1, #12
 8008228:	200a      	movs	r0, #10
 800822a:	f7fe fab5 	bl	8006798 <xQueueGenericCreate>
 800822e:	4603      	mov	r3, r0
 8008230:	4a07      	ldr	r2, [pc, #28]	; (8008250 <prvCheckForValidListAndQueue+0x54>)
 8008232:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8008234:	4b06      	ldr	r3, [pc, #24]	; (8008250 <prvCheckForValidListAndQueue+0x54>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d005      	beq.n	8008248 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800823c:	4b04      	ldr	r3, [pc, #16]	; (8008250 <prvCheckForValidListAndQueue+0x54>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4908      	ldr	r1, [pc, #32]	; (8008264 <prvCheckForValidListAndQueue+0x68>)
 8008242:	4618      	mov	r0, r3
 8008244:	f7fe fcbe 	bl	8006bc4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8008248:	f000 f96e 	bl	8008528 <vPortExitCritical>
    }
 800824c:	bf00      	nop
 800824e:	bd80      	pop	{r7, pc}
 8008250:	200008a8 	.word	0x200008a8
 8008254:	20000878 	.word	0x20000878
 8008258:	2000088c 	.word	0x2000088c
 800825c:	200008a0 	.word	0x200008a0
 8008260:	200008a4 	.word	0x200008a4
 8008264:	0800d194 	.word	0x0800d194

08008268 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	3b04      	subs	r3, #4
 8008278:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008280:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	3b04      	subs	r3, #4
 8008286:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	f023 0201 	bic.w	r2, r3, #1
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	3b04      	subs	r3, #4
 8008296:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8008298:	4a0c      	ldr	r2, [pc, #48]	; (80082cc <pxPortInitialiseStack+0x64>)
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	3b14      	subs	r3, #20
 80082a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80082a4:	687a      	ldr	r2, [r7, #4]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	3b04      	subs	r3, #4
 80082ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f06f 0202 	mvn.w	r2, #2
 80082b6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	3b20      	subs	r3, #32
 80082bc:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80082be:	68fb      	ldr	r3, [r7, #12]
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3714      	adds	r7, #20
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr
 80082cc:	080082d1 	.word	0x080082d1

080082d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80082d0:	b480      	push	{r7}
 80082d2:	b085      	sub	sp, #20
 80082d4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80082d6:	2300      	movs	r3, #0
 80082d8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80082da:	4b12      	ldr	r3, [pc, #72]	; (8008324 <prvTaskExitError+0x54>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e2:	d00a      	beq.n	80082fa <prvTaskExitError+0x2a>
        __asm volatile
 80082e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e8:	f383 8811 	msr	BASEPRI, r3
 80082ec:	f3bf 8f6f 	isb	sy
 80082f0:	f3bf 8f4f 	dsb	sy
 80082f4:	60fb      	str	r3, [r7, #12]
    }
 80082f6:	bf00      	nop
 80082f8:	e7fe      	b.n	80082f8 <prvTaskExitError+0x28>
        __asm volatile
 80082fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082fe:	f383 8811 	msr	BASEPRI, r3
 8008302:	f3bf 8f6f 	isb	sy
 8008306:	f3bf 8f4f 	dsb	sy
 800830a:	60bb      	str	r3, [r7, #8]
    }
 800830c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800830e:	bf00      	nop
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d0fc      	beq.n	8008310 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008316:	bf00      	nop
 8008318:	bf00      	nop
 800831a:	3714      	adds	r7, #20
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr
 8008324:	20000010 	.word	0x20000010
	...

08008330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008330:	4b07      	ldr	r3, [pc, #28]	; (8008350 <pxCurrentTCBConst2>)
 8008332:	6819      	ldr	r1, [r3, #0]
 8008334:	6808      	ldr	r0, [r1, #0]
 8008336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833a:	f380 8809 	msr	PSP, r0
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f04f 0000 	mov.w	r0, #0
 8008346:	f380 8811 	msr	BASEPRI, r0
 800834a:	4770      	bx	lr
 800834c:	f3af 8000 	nop.w

08008350 <pxCurrentTCBConst2>:
 8008350:	20000774 	.word	0x20000774
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8008354:	bf00      	nop
 8008356:	bf00      	nop

08008358 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008358:	4808      	ldr	r0, [pc, #32]	; (800837c <prvPortStartFirstTask+0x24>)
 800835a:	6800      	ldr	r0, [r0, #0]
 800835c:	6800      	ldr	r0, [r0, #0]
 800835e:	f380 8808 	msr	MSP, r0
 8008362:	f04f 0000 	mov.w	r0, #0
 8008366:	f380 8814 	msr	CONTROL, r0
 800836a:	b662      	cpsie	i
 800836c:	b661      	cpsie	f
 800836e:	f3bf 8f4f 	dsb	sy
 8008372:	f3bf 8f6f 	isb	sy
 8008376:	df00      	svc	0
 8008378:	bf00      	nop
 800837a:	0000      	.short	0x0000
 800837c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8008380:	bf00      	nop
 8008382:	bf00      	nop

08008384 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b086      	sub	sp, #24
 8008388:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800838a:	4b46      	ldr	r3, [pc, #280]	; (80084a4 <xPortStartScheduler+0x120>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a46      	ldr	r2, [pc, #280]	; (80084a8 <xPortStartScheduler+0x124>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d10a      	bne.n	80083aa <xPortStartScheduler+0x26>
        __asm volatile
 8008394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008398:	f383 8811 	msr	BASEPRI, r3
 800839c:	f3bf 8f6f 	isb	sy
 80083a0:	f3bf 8f4f 	dsb	sy
 80083a4:	613b      	str	r3, [r7, #16]
    }
 80083a6:	bf00      	nop
 80083a8:	e7fe      	b.n	80083a8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80083aa:	4b3e      	ldr	r3, [pc, #248]	; (80084a4 <xPortStartScheduler+0x120>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a3f      	ldr	r2, [pc, #252]	; (80084ac <xPortStartScheduler+0x128>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d10a      	bne.n	80083ca <xPortStartScheduler+0x46>
        __asm volatile
 80083b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b8:	f383 8811 	msr	BASEPRI, r3
 80083bc:	f3bf 8f6f 	isb	sy
 80083c0:	f3bf 8f4f 	dsb	sy
 80083c4:	60fb      	str	r3, [r7, #12]
    }
 80083c6:	bf00      	nop
 80083c8:	e7fe      	b.n	80083c8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80083ca:	4b39      	ldr	r3, [pc, #228]	; (80084b0 <xPortStartScheduler+0x12c>)
 80083cc:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	22ff      	movs	r2, #255	; 0xff
 80083da:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80083e4:	78fb      	ldrb	r3, [r7, #3]
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80083ec:	b2da      	uxtb	r2, r3
 80083ee:	4b31      	ldr	r3, [pc, #196]	; (80084b4 <xPortStartScheduler+0x130>)
 80083f0:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80083f2:	4b31      	ldr	r3, [pc, #196]	; (80084b8 <xPortStartScheduler+0x134>)
 80083f4:	2207      	movs	r2, #7
 80083f6:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083f8:	e009      	b.n	800840e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 80083fa:	4b2f      	ldr	r3, [pc, #188]	; (80084b8 <xPortStartScheduler+0x134>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	3b01      	subs	r3, #1
 8008400:	4a2d      	ldr	r2, [pc, #180]	; (80084b8 <xPortStartScheduler+0x134>)
 8008402:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008404:	78fb      	ldrb	r3, [r7, #3]
 8008406:	b2db      	uxtb	r3, r3
 8008408:	005b      	lsls	r3, r3, #1
 800840a:	b2db      	uxtb	r3, r3
 800840c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800840e:	78fb      	ldrb	r3, [r7, #3]
 8008410:	b2db      	uxtb	r3, r3
 8008412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008416:	2b80      	cmp	r3, #128	; 0x80
 8008418:	d0ef      	beq.n	80083fa <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800841a:	4b27      	ldr	r3, [pc, #156]	; (80084b8 <xPortStartScheduler+0x134>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f1c3 0307 	rsb	r3, r3, #7
 8008422:	2b04      	cmp	r3, #4
 8008424:	d00a      	beq.n	800843c <xPortStartScheduler+0xb8>
        __asm volatile
 8008426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800842a:	f383 8811 	msr	BASEPRI, r3
 800842e:	f3bf 8f6f 	isb	sy
 8008432:	f3bf 8f4f 	dsb	sy
 8008436:	60bb      	str	r3, [r7, #8]
    }
 8008438:	bf00      	nop
 800843a:	e7fe      	b.n	800843a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800843c:	4b1e      	ldr	r3, [pc, #120]	; (80084b8 <xPortStartScheduler+0x134>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	021b      	lsls	r3, r3, #8
 8008442:	4a1d      	ldr	r2, [pc, #116]	; (80084b8 <xPortStartScheduler+0x134>)
 8008444:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008446:	4b1c      	ldr	r3, [pc, #112]	; (80084b8 <xPortStartScheduler+0x134>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800844e:	4a1a      	ldr	r2, [pc, #104]	; (80084b8 <xPortStartScheduler+0x134>)
 8008450:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	b2da      	uxtb	r2, r3
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800845a:	4b18      	ldr	r3, [pc, #96]	; (80084bc <xPortStartScheduler+0x138>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a17      	ldr	r2, [pc, #92]	; (80084bc <xPortStartScheduler+0x138>)
 8008460:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008464:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008466:	4b15      	ldr	r3, [pc, #84]	; (80084bc <xPortStartScheduler+0x138>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a14      	ldr	r2, [pc, #80]	; (80084bc <xPortStartScheduler+0x138>)
 800846c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008470:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008472:	f000 f8e3 	bl	800863c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008476:	4b12      	ldr	r3, [pc, #72]	; (80084c0 <xPortStartScheduler+0x13c>)
 8008478:	2200      	movs	r2, #0
 800847a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800847c:	f000 f902 	bl	8008684 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008480:	4b10      	ldr	r3, [pc, #64]	; (80084c4 <xPortStartScheduler+0x140>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a0f      	ldr	r2, [pc, #60]	; (80084c4 <xPortStartScheduler+0x140>)
 8008486:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800848a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800848c:	f7ff ff64 	bl	8008358 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008490:	f7ff f856 	bl	8007540 <vTaskSwitchContext>
    prvTaskExitError();
 8008494:	f7ff ff1c 	bl	80082d0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3718      	adds	r7, #24
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	e000ed00 	.word	0xe000ed00
 80084a8:	410fc271 	.word	0x410fc271
 80084ac:	410fc270 	.word	0x410fc270
 80084b0:	e000e400 	.word	0xe000e400
 80084b4:	200008b4 	.word	0x200008b4
 80084b8:	200008b8 	.word	0x200008b8
 80084bc:	e000ed20 	.word	0xe000ed20
 80084c0:	20000010 	.word	0x20000010
 80084c4:	e000ef34 	.word	0xe000ef34

080084c8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
        __asm volatile
 80084ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	607b      	str	r3, [r7, #4]
    }
 80084e0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80084e2:	4b0f      	ldr	r3, [pc, #60]	; (8008520 <vPortEnterCritical+0x58>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	3301      	adds	r3, #1
 80084e8:	4a0d      	ldr	r2, [pc, #52]	; (8008520 <vPortEnterCritical+0x58>)
 80084ea:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80084ec:	4b0c      	ldr	r3, [pc, #48]	; (8008520 <vPortEnterCritical+0x58>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d10f      	bne.n	8008514 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80084f4:	4b0b      	ldr	r3, [pc, #44]	; (8008524 <vPortEnterCritical+0x5c>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	b2db      	uxtb	r3, r3
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d00a      	beq.n	8008514 <vPortEnterCritical+0x4c>
        __asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	603b      	str	r3, [r7, #0]
    }
 8008510:	bf00      	nop
 8008512:	e7fe      	b.n	8008512 <vPortEnterCritical+0x4a>
    }
}
 8008514:	bf00      	nop
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr
 8008520:	20000010 	.word	0x20000010
 8008524:	e000ed04 	.word	0xe000ed04

08008528 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800852e:	4b12      	ldr	r3, [pc, #72]	; (8008578 <vPortExitCritical+0x50>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10a      	bne.n	800854c <vPortExitCritical+0x24>
        __asm volatile
 8008536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853a:	f383 8811 	msr	BASEPRI, r3
 800853e:	f3bf 8f6f 	isb	sy
 8008542:	f3bf 8f4f 	dsb	sy
 8008546:	607b      	str	r3, [r7, #4]
    }
 8008548:	bf00      	nop
 800854a:	e7fe      	b.n	800854a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800854c:	4b0a      	ldr	r3, [pc, #40]	; (8008578 <vPortExitCritical+0x50>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3b01      	subs	r3, #1
 8008552:	4a09      	ldr	r2, [pc, #36]	; (8008578 <vPortExitCritical+0x50>)
 8008554:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008556:	4b08      	ldr	r3, [pc, #32]	; (8008578 <vPortExitCritical+0x50>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d105      	bne.n	800856a <vPortExitCritical+0x42>
 800855e:	2300      	movs	r3, #0
 8008560:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8008568:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800856a:	bf00      	nop
 800856c:	370c      	adds	r7, #12
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr
 8008576:	bf00      	nop
 8008578:	20000010 	.word	0x20000010
 800857c:	00000000 	.word	0x00000000

08008580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008580:	f3ef 8009 	mrs	r0, PSP
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	4b15      	ldr	r3, [pc, #84]	; (80085e0 <pxCurrentTCBConst>)
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	f01e 0f10 	tst.w	lr, #16
 8008590:	bf08      	it	eq
 8008592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859a:	6010      	str	r0, [r2, #0]
 800859c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80085a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80085a4:	f380 8811 	msr	BASEPRI, r0
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	f3bf 8f6f 	isb	sy
 80085b0:	f7fe ffc6 	bl	8007540 <vTaskSwitchContext>
 80085b4:	f04f 0000 	mov.w	r0, #0
 80085b8:	f380 8811 	msr	BASEPRI, r0
 80085bc:	bc09      	pop	{r0, r3}
 80085be:	6819      	ldr	r1, [r3, #0]
 80085c0:	6808      	ldr	r0, [r1, #0]
 80085c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c6:	f01e 0f10 	tst.w	lr, #16
 80085ca:	bf08      	it	eq
 80085cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80085d0:	f380 8809 	msr	PSP, r0
 80085d4:	f3bf 8f6f 	isb	sy
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	f3af 8000 	nop.w

080085e0 <pxCurrentTCBConst>:
 80085e0:	20000774 	.word	0x20000774
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80085e4:	bf00      	nop
 80085e6:	bf00      	nop

080085e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
        __asm volatile
 80085ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f2:	f383 8811 	msr	BASEPRI, r3
 80085f6:	f3bf 8f6f 	isb	sy
 80085fa:	f3bf 8f4f 	dsb	sy
 80085fe:	607b      	str	r3, [r7, #4]
    }
 8008600:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8008602:	f001 fd9b 	bl	800a13c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008606:	f7fe fe81 	bl	800730c <xTaskIncrementTick>
 800860a:	4603      	mov	r3, r0
 800860c:	2b00      	cmp	r3, #0
 800860e:	d006      	beq.n	800861e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8008610:	f001 fdf2 	bl	800a1f8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008614:	4b08      	ldr	r3, [pc, #32]	; (8008638 <SysTick_Handler+0x50>)
 8008616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800861a:	601a      	str	r2, [r3, #0]
 800861c:	e001      	b.n	8008622 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800861e:	f001 fdcf 	bl	800a1c0 <SEGGER_SYSVIEW_RecordExitISR>
 8008622:	2300      	movs	r3, #0
 8008624:	603b      	str	r3, [r7, #0]
        __asm volatile
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	f383 8811 	msr	BASEPRI, r3
    }
 800862c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800862e:	bf00      	nop
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop
 8008638:	e000ed04 	.word	0xe000ed04

0800863c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800863c:	b480      	push	{r7}
 800863e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008640:	4b0b      	ldr	r3, [pc, #44]	; (8008670 <vPortSetupTimerInterrupt+0x34>)
 8008642:	2200      	movs	r2, #0
 8008644:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008646:	4b0b      	ldr	r3, [pc, #44]	; (8008674 <vPortSetupTimerInterrupt+0x38>)
 8008648:	2200      	movs	r2, #0
 800864a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800864c:	4b0a      	ldr	r3, [pc, #40]	; (8008678 <vPortSetupTimerInterrupt+0x3c>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a0a      	ldr	r2, [pc, #40]	; (800867c <vPortSetupTimerInterrupt+0x40>)
 8008652:	fba2 2303 	umull	r2, r3, r2, r3
 8008656:	099b      	lsrs	r3, r3, #6
 8008658:	4a09      	ldr	r2, [pc, #36]	; (8008680 <vPortSetupTimerInterrupt+0x44>)
 800865a:	3b01      	subs	r3, #1
 800865c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800865e:	4b04      	ldr	r3, [pc, #16]	; (8008670 <vPortSetupTimerInterrupt+0x34>)
 8008660:	2207      	movs	r2, #7
 8008662:	601a      	str	r2, [r3, #0]
}
 8008664:	bf00      	nop
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr
 800866e:	bf00      	nop
 8008670:	e000e010 	.word	0xe000e010
 8008674:	e000e018 	.word	0xe000e018
 8008678:	20000000 	.word	0x20000000
 800867c:	10624dd3 	.word	0x10624dd3
 8008680:	e000e014 	.word	0xe000e014

08008684 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008684:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008694 <vPortEnableVFP+0x10>
 8008688:	6801      	ldr	r1, [r0, #0]
 800868a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800868e:	6001      	str	r1, [r0, #0]
 8008690:	4770      	bx	lr
 8008692:	0000      	.short	0x0000
 8008694:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8008698:	bf00      	nop
 800869a:	bf00      	nop

0800869c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80086a2:	f3ef 8305 	mrs	r3, IPSR
 80086a6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2b0f      	cmp	r3, #15
 80086ac:	d914      	bls.n	80086d8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80086ae:	4a17      	ldr	r2, [pc, #92]	; (800870c <vPortValidateInterruptPriority+0x70>)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	4413      	add	r3, r2
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80086b8:	4b15      	ldr	r3, [pc, #84]	; (8008710 <vPortValidateInterruptPriority+0x74>)
 80086ba:	781b      	ldrb	r3, [r3, #0]
 80086bc:	7afa      	ldrb	r2, [r7, #11]
 80086be:	429a      	cmp	r2, r3
 80086c0:	d20a      	bcs.n	80086d8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80086c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c6:	f383 8811 	msr	BASEPRI, r3
 80086ca:	f3bf 8f6f 	isb	sy
 80086ce:	f3bf 8f4f 	dsb	sy
 80086d2:	607b      	str	r3, [r7, #4]
    }
 80086d4:	bf00      	nop
 80086d6:	e7fe      	b.n	80086d6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80086d8:	4b0e      	ldr	r3, [pc, #56]	; (8008714 <vPortValidateInterruptPriority+0x78>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80086e0:	4b0d      	ldr	r3, [pc, #52]	; (8008718 <vPortValidateInterruptPriority+0x7c>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d90a      	bls.n	80086fe <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80086e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	603b      	str	r3, [r7, #0]
    }
 80086fa:	bf00      	nop
 80086fc:	e7fe      	b.n	80086fc <vPortValidateInterruptPriority+0x60>
    }
 80086fe:	bf00      	nop
 8008700:	3714      	adds	r7, #20
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	e000e3f0 	.word	0xe000e3f0
 8008710:	200008b4 	.word	0x200008b4
 8008714:	e000ed0c 	.word	0xe000ed0c
 8008718:	200008b8 	.word	0x200008b8

0800871c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b08a      	sub	sp, #40	; 0x28
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8008724:	2300      	movs	r3, #0
 8008726:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8008728:	f7fe fcc0 	bl	80070ac <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800872c:	4b53      	ldr	r3, [pc, #332]	; (800887c <pvPortMalloc+0x160>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d101      	bne.n	8008738 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8008734:	f000 f908 	bl	8008948 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d012      	beq.n	8008764 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800873e:	2208      	movs	r2, #8
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f003 0307 	and.w	r3, r3, #7
 8008746:	1ad3      	subs	r3, r2, r3
 8008748:	3308      	adds	r3, #8
 800874a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	43db      	mvns	r3, r3
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	429a      	cmp	r2, r3
 8008754:	d804      	bhi.n	8008760 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	4413      	add	r3, r2
 800875c:	607b      	str	r3, [r7, #4]
 800875e:	e001      	b.n	8008764 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8008760:	2300      	movs	r3, #0
 8008762:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2b00      	cmp	r3, #0
 8008768:	db70      	blt.n	800884c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d06d      	beq.n	800884c <pvPortMalloc+0x130>
 8008770:	4b43      	ldr	r3, [pc, #268]	; (8008880 <pvPortMalloc+0x164>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	429a      	cmp	r2, r3
 8008778:	d868      	bhi.n	800884c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800877a:	4b42      	ldr	r3, [pc, #264]	; (8008884 <pvPortMalloc+0x168>)
 800877c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800877e:	4b41      	ldr	r3, [pc, #260]	; (8008884 <pvPortMalloc+0x168>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008784:	e004      	b.n	8008790 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8008786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008788:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800878a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	429a      	cmp	r2, r3
 8008798:	d903      	bls.n	80087a2 <pvPortMalloc+0x86>
 800879a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1f1      	bne.n	8008786 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80087a2:	4b36      	ldr	r3, [pc, #216]	; (800887c <pvPortMalloc+0x160>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d04f      	beq.n	800884c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80087ac:	6a3b      	ldr	r3, [r7, #32]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	2208      	movs	r2, #8
 80087b2:	4413      	add	r3, r2
 80087b4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80087b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	6a3b      	ldr	r3, [r7, #32]
 80087bc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80087be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	1ad2      	subs	r2, r2, r3
 80087c6:	2308      	movs	r3, #8
 80087c8:	005b      	lsls	r3, r3, #1
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d91f      	bls.n	800880e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80087ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4413      	add	r3, r2
 80087d4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	f003 0307 	and.w	r3, r3, #7
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00a      	beq.n	80087f6 <pvPortMalloc+0xda>
        __asm volatile
 80087e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e4:	f383 8811 	msr	BASEPRI, r3
 80087e8:	f3bf 8f6f 	isb	sy
 80087ec:	f3bf 8f4f 	dsb	sy
 80087f0:	613b      	str	r3, [r7, #16]
    }
 80087f2:	bf00      	nop
 80087f4:	e7fe      	b.n	80087f4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80087f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f8:	685a      	ldr	r2, [r3, #4]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	1ad2      	subs	r2, r2, r3
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8008802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008804:	687a      	ldr	r2, [r7, #4]
 8008806:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008808:	6978      	ldr	r0, [r7, #20]
 800880a:	f000 f8f9 	bl	8008a00 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800880e:	4b1c      	ldr	r3, [pc, #112]	; (8008880 <pvPortMalloc+0x164>)
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	4a19      	ldr	r2, [pc, #100]	; (8008880 <pvPortMalloc+0x164>)
 800881a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800881c:	4b18      	ldr	r3, [pc, #96]	; (8008880 <pvPortMalloc+0x164>)
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	4b19      	ldr	r3, [pc, #100]	; (8008888 <pvPortMalloc+0x16c>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	429a      	cmp	r2, r3
 8008826:	d203      	bcs.n	8008830 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008828:	4b15      	ldr	r3, [pc, #84]	; (8008880 <pvPortMalloc+0x164>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a16      	ldr	r2, [pc, #88]	; (8008888 <pvPortMalloc+0x16c>)
 800882e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8008830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800883a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800883c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800883e:	2200      	movs	r2, #0
 8008840:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8008842:	4b12      	ldr	r3, [pc, #72]	; (800888c <pvPortMalloc+0x170>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	3301      	adds	r3, #1
 8008848:	4a10      	ldr	r2, [pc, #64]	; (800888c <pvPortMalloc+0x170>)
 800884a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800884c:	f7fe fc3c 	bl	80070c8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	f003 0307 	and.w	r3, r3, #7
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00a      	beq.n	8008870 <pvPortMalloc+0x154>
        __asm volatile
 800885a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800885e:	f383 8811 	msr	BASEPRI, r3
 8008862:	f3bf 8f6f 	isb	sy
 8008866:	f3bf 8f4f 	dsb	sy
 800886a:	60fb      	str	r3, [r7, #12]
    }
 800886c:	bf00      	nop
 800886e:	e7fe      	b.n	800886e <pvPortMalloc+0x152>
    return pvReturn;
 8008870:	69fb      	ldr	r3, [r7, #28]
}
 8008872:	4618      	mov	r0, r3
 8008874:	3728      	adds	r7, #40	; 0x28
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	200134c4 	.word	0x200134c4
 8008880:	200134c8 	.word	0x200134c8
 8008884:	200134bc 	.word	0x200134bc
 8008888:	200134cc 	.word	0x200134cc
 800888c:	200134d0 	.word	0x200134d0

08008890 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b086      	sub	sp, #24
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d049      	beq.n	8008936 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80088a2:	2308      	movs	r3, #8
 80088a4:	425b      	negs	r3, r3
 80088a6:	697a      	ldr	r2, [r7, #20]
 80088a8:	4413      	add	r3, r2
 80088aa:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	db0a      	blt.n	80088ce <vPortFree+0x3e>
        __asm volatile
 80088b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088bc:	f383 8811 	msr	BASEPRI, r3
 80088c0:	f3bf 8f6f 	isb	sy
 80088c4:	f3bf 8f4f 	dsb	sy
 80088c8:	60fb      	str	r3, [r7, #12]
    }
 80088ca:	bf00      	nop
 80088cc:	e7fe      	b.n	80088cc <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00a      	beq.n	80088ec <vPortFree+0x5c>
        __asm volatile
 80088d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088da:	f383 8811 	msr	BASEPRI, r3
 80088de:	f3bf 8f6f 	isb	sy
 80088e2:	f3bf 8f4f 	dsb	sy
 80088e6:	60bb      	str	r3, [r7, #8]
    }
 80088e8:	bf00      	nop
 80088ea:	e7fe      	b.n	80088ea <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	0fdb      	lsrs	r3, r3, #31
 80088f2:	f003 0301 	and.w	r3, r3, #1
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01c      	beq.n	8008936 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d118      	bne.n	8008936 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8008910:	f7fe fbcc 	bl	80070ac <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	685a      	ldr	r2, [r3, #4]
 8008918:	4b09      	ldr	r3, [pc, #36]	; (8008940 <vPortFree+0xb0>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4413      	add	r3, r2
 800891e:	4a08      	ldr	r2, [pc, #32]	; (8008940 <vPortFree+0xb0>)
 8008920:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008922:	6938      	ldr	r0, [r7, #16]
 8008924:	f000 f86c 	bl	8008a00 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8008928:	4b06      	ldr	r3, [pc, #24]	; (8008944 <vPortFree+0xb4>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	3301      	adds	r3, #1
 800892e:	4a05      	ldr	r2, [pc, #20]	; (8008944 <vPortFree+0xb4>)
 8008930:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008932:	f7fe fbc9 	bl	80070c8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8008936:	bf00      	nop
 8008938:	3718      	adds	r7, #24
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	200134c8 	.word	0x200134c8
 8008944:	200134d4 	.word	0x200134d4

08008948 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008948:	b480      	push	{r7}
 800894a:	b085      	sub	sp, #20
 800894c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800894e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8008952:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008954:	4b25      	ldr	r3, [pc, #148]	; (80089ec <prvHeapInit+0xa4>)
 8008956:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f003 0307 	and.w	r3, r3, #7
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00c      	beq.n	800897c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	3307      	adds	r3, #7
 8008966:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	f023 0307 	bic.w	r3, r3, #7
 800896e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008970:	68ba      	ldr	r2, [r7, #8]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	4a1d      	ldr	r2, [pc, #116]	; (80089ec <prvHeapInit+0xa4>)
 8008978:	4413      	add	r3, r2
 800897a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008980:	4a1b      	ldr	r2, [pc, #108]	; (80089f0 <prvHeapInit+0xa8>)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8008986:	4b1a      	ldr	r3, [pc, #104]	; (80089f0 <prvHeapInit+0xa8>)
 8008988:	2200      	movs	r2, #0
 800898a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	68ba      	ldr	r2, [r7, #8]
 8008990:	4413      	add	r3, r2
 8008992:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8008994:	2208      	movs	r2, #8
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	1a9b      	subs	r3, r3, r2
 800899a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f023 0307 	bic.w	r3, r3, #7
 80089a2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	4a13      	ldr	r2, [pc, #76]	; (80089f4 <prvHeapInit+0xac>)
 80089a8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80089aa:	4b12      	ldr	r3, [pc, #72]	; (80089f4 <prvHeapInit+0xac>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2200      	movs	r2, #0
 80089b0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80089b2:	4b10      	ldr	r3, [pc, #64]	; (80089f4 <prvHeapInit+0xac>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2200      	movs	r2, #0
 80089b8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	68fa      	ldr	r2, [r7, #12]
 80089c2:	1ad2      	subs	r2, r2, r3
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80089c8:	4b0a      	ldr	r3, [pc, #40]	; (80089f4 <prvHeapInit+0xac>)
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	4a08      	ldr	r2, [pc, #32]	; (80089f8 <prvHeapInit+0xb0>)
 80089d6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	4a07      	ldr	r2, [pc, #28]	; (80089fc <prvHeapInit+0xb4>)
 80089de:	6013      	str	r3, [r2, #0]
}
 80089e0:	bf00      	nop
 80089e2:	3714      	adds	r7, #20
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	200008bc 	.word	0x200008bc
 80089f0:	200134bc 	.word	0x200134bc
 80089f4:	200134c4 	.word	0x200134c4
 80089f8:	200134cc 	.word	0x200134cc
 80089fc:	200134c8 	.word	0x200134c8

08008a00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008a08:	4b28      	ldr	r3, [pc, #160]	; (8008aac <prvInsertBlockIntoFreeList+0xac>)
 8008a0a:	60fb      	str	r3, [r7, #12]
 8008a0c:	e002      	b.n	8008a14 <prvInsertBlockIntoFreeList+0x14>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	60fb      	str	r3, [r7, #12]
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	687a      	ldr	r2, [r7, #4]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d8f7      	bhi.n	8008a0e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	68ba      	ldr	r2, [r7, #8]
 8008a28:	4413      	add	r3, r2
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d108      	bne.n	8008a42 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	685a      	ldr	r2, [r3, #4]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	441a      	add	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	68ba      	ldr	r2, [r7, #8]
 8008a4c:	441a      	add	r2, r3
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	429a      	cmp	r2, r3
 8008a54:	d118      	bne.n	8008a88 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	4b15      	ldr	r3, [pc, #84]	; (8008ab0 <prvInsertBlockIntoFreeList+0xb0>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d00d      	beq.n	8008a7e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	685a      	ldr	r2, [r3, #4]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	441a      	add	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	601a      	str	r2, [r3, #0]
 8008a7c:	e008      	b.n	8008a90 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a7e:	4b0c      	ldr	r3, [pc, #48]	; (8008ab0 <prvInsertBlockIntoFreeList+0xb0>)
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	601a      	str	r2, [r3, #0]
 8008a86:	e003      	b.n	8008a90 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008a90:	68fa      	ldr	r2, [r7, #12]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	429a      	cmp	r2, r3
 8008a96:	d002      	beq.n	8008a9e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008a9e:	bf00      	nop
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	200134bc 	.word	0x200134bc
 8008ab0:	200134c4 	.word	0x200134c4

08008ab4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8008ab8:	4803      	ldr	r0, [pc, #12]	; (8008ac8 <_cbSendSystemDesc+0x14>)
 8008aba:	f001 fae9 	bl	800a090 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8008abe:	4803      	ldr	r0, [pc, #12]	; (8008acc <_cbSendSystemDesc+0x18>)
 8008ac0:	f001 fae6 	bl	800a090 <SEGGER_SYSVIEW_SendSysDesc>
}
 8008ac4:	bf00      	nop
 8008ac6:	bd80      	pop	{r7, pc}
 8008ac8:	0800d19c 	.word	0x0800d19c
 8008acc:	0800d1d4 	.word	0x0800d1d4

08008ad0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8008ad4:	4b06      	ldr	r3, [pc, #24]	; (8008af0 <SEGGER_SYSVIEW_Conf+0x20>)
 8008ad6:	6818      	ldr	r0, [r3, #0]
 8008ad8:	4b05      	ldr	r3, [pc, #20]	; (8008af0 <SEGGER_SYSVIEW_Conf+0x20>)
 8008ada:	6819      	ldr	r1, [r3, #0]
 8008adc:	4b05      	ldr	r3, [pc, #20]	; (8008af4 <SEGGER_SYSVIEW_Conf+0x24>)
 8008ade:	4a06      	ldr	r2, [pc, #24]	; (8008af8 <SEGGER_SYSVIEW_Conf+0x28>)
 8008ae0:	f000 fe54 	bl	800978c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8008ae4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8008ae8:	f000 fe94 	bl	8009814 <SEGGER_SYSVIEW_SetRAMBase>
}
 8008aec:	bf00      	nop
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	20000000 	.word	0x20000000
 8008af4:	08008ab5 	.word	0x08008ab5
 8008af8:	0800d274 	.word	0x0800d274

08008afc <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8008afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008afe:	b085      	sub	sp, #20
 8008b00:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8008b02:	2300      	movs	r3, #0
 8008b04:	607b      	str	r3, [r7, #4]
 8008b06:	e033      	b.n	8008b70 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8008b08:	491e      	ldr	r1, [pc, #120]	; (8008b84 <_cbSendTaskList+0x88>)
 8008b0a:	687a      	ldr	r2, [r7, #4]
 8008b0c:	4613      	mov	r3, r2
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	4413      	add	r3, r2
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	440b      	add	r3, r1
 8008b16:	6818      	ldr	r0, [r3, #0]
 8008b18:	491a      	ldr	r1, [pc, #104]	; (8008b84 <_cbSendTaskList+0x88>)
 8008b1a:	687a      	ldr	r2, [r7, #4]
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	4413      	add	r3, r2
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	440b      	add	r3, r1
 8008b26:	3304      	adds	r3, #4
 8008b28:	6819      	ldr	r1, [r3, #0]
 8008b2a:	4c16      	ldr	r4, [pc, #88]	; (8008b84 <_cbSendTaskList+0x88>)
 8008b2c:	687a      	ldr	r2, [r7, #4]
 8008b2e:	4613      	mov	r3, r2
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	4413      	add	r3, r2
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	4423      	add	r3, r4
 8008b38:	3308      	adds	r3, #8
 8008b3a:	681c      	ldr	r4, [r3, #0]
 8008b3c:	4d11      	ldr	r5, [pc, #68]	; (8008b84 <_cbSendTaskList+0x88>)
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	4613      	mov	r3, r2
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	4413      	add	r3, r2
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	442b      	add	r3, r5
 8008b4a:	330c      	adds	r3, #12
 8008b4c:	681d      	ldr	r5, [r3, #0]
 8008b4e:	4e0d      	ldr	r6, [pc, #52]	; (8008b84 <_cbSendTaskList+0x88>)
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	4613      	mov	r3, r2
 8008b54:	009b      	lsls	r3, r3, #2
 8008b56:	4413      	add	r3, r2
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	4433      	add	r3, r6
 8008b5c:	3310      	adds	r3, #16
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	9300      	str	r3, [sp, #0]
 8008b62:	462b      	mov	r3, r5
 8008b64:	4622      	mov	r2, r4
 8008b66:	f000 f8bd 	bl	8008ce4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	607b      	str	r3, [r7, #4]
 8008b70:	4b05      	ldr	r3, [pc, #20]	; (8008b88 <_cbSendTaskList+0x8c>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d3c6      	bcc.n	8008b08 <_cbSendTaskList+0xc>
  }
}
 8008b7a:	bf00      	nop
 8008b7c:	bf00      	nop
 8008b7e:	370c      	adds	r7, #12
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b84:	200134d8 	.word	0x200134d8
 8008b88:	20013578 	.word	0x20013578

08008b8c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8008b8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b90:	b082      	sub	sp, #8
 8008b92:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8008b94:	f7fe fba8 	bl	80072e8 <xTaskGetTickCountFromISR>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	469a      	mov	sl, r3
 8008b9e:	4693      	mov	fp, r2
 8008ba0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8008ba4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ba8:	4602      	mov	r2, r0
 8008baa:	460b      	mov	r3, r1
 8008bac:	f04f 0a00 	mov.w	sl, #0
 8008bb0:	f04f 0b00 	mov.w	fp, #0
 8008bb4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8008bb8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8008bbc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8008bc0:	4652      	mov	r2, sl
 8008bc2:	465b      	mov	r3, fp
 8008bc4:	1a14      	subs	r4, r2, r0
 8008bc6:	eb63 0501 	sbc.w	r5, r3, r1
 8008bca:	f04f 0200 	mov.w	r2, #0
 8008bce:	f04f 0300 	mov.w	r3, #0
 8008bd2:	00ab      	lsls	r3, r5, #2
 8008bd4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8008bd8:	00a2      	lsls	r2, r4, #2
 8008bda:	4614      	mov	r4, r2
 8008bdc:	461d      	mov	r5, r3
 8008bde:	eb14 0800 	adds.w	r8, r4, r0
 8008be2:	eb45 0901 	adc.w	r9, r5, r1
 8008be6:	f04f 0200 	mov.w	r2, #0
 8008bea:	f04f 0300 	mov.w	r3, #0
 8008bee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008bf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008bf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008bfa:	4690      	mov	r8, r2
 8008bfc:	4699      	mov	r9, r3
 8008bfe:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8008c02:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8008c06:	4610      	mov	r0, r2
 8008c08:	4619      	mov	r1, r3
 8008c0a:	3708      	adds	r7, #8
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08008c14 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af02      	add	r7, sp, #8
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	607a      	str	r2, [r7, #4]
 8008c20:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8008c22:	2205      	movs	r2, #5
 8008c24:	492b      	ldr	r1, [pc, #172]	; (8008cd4 <SYSVIEW_AddTask+0xc0>)
 8008c26:	68b8      	ldr	r0, [r7, #8]
 8008c28:	f002 faa9 	bl	800b17e <memcmp>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d04b      	beq.n	8008cca <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8008c32:	4b29      	ldr	r3, [pc, #164]	; (8008cd8 <SYSVIEW_AddTask+0xc4>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2b07      	cmp	r3, #7
 8008c38:	d903      	bls.n	8008c42 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8008c3a:	4828      	ldr	r0, [pc, #160]	; (8008cdc <SYSVIEW_AddTask+0xc8>)
 8008c3c:	f001 fcc6 	bl	800a5cc <SEGGER_SYSVIEW_Warn>
    return;
 8008c40:	e044      	b.n	8008ccc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8008c42:	4b25      	ldr	r3, [pc, #148]	; (8008cd8 <SYSVIEW_AddTask+0xc4>)
 8008c44:	681a      	ldr	r2, [r3, #0]
 8008c46:	4926      	ldr	r1, [pc, #152]	; (8008ce0 <SYSVIEW_AddTask+0xcc>)
 8008c48:	4613      	mov	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	4413      	add	r3, r2
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	440b      	add	r3, r1
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8008c56:	4b20      	ldr	r3, [pc, #128]	; (8008cd8 <SYSVIEW_AddTask+0xc4>)
 8008c58:	681a      	ldr	r2, [r3, #0]
 8008c5a:	4921      	ldr	r1, [pc, #132]	; (8008ce0 <SYSVIEW_AddTask+0xcc>)
 8008c5c:	4613      	mov	r3, r2
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	4413      	add	r3, r2
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	440b      	add	r3, r1
 8008c66:	3304      	adds	r3, #4
 8008c68:	68ba      	ldr	r2, [r7, #8]
 8008c6a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8008c6c:	4b1a      	ldr	r3, [pc, #104]	; (8008cd8 <SYSVIEW_AddTask+0xc4>)
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	491b      	ldr	r1, [pc, #108]	; (8008ce0 <SYSVIEW_AddTask+0xcc>)
 8008c72:	4613      	mov	r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	4413      	add	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	440b      	add	r3, r1
 8008c7c:	3308      	adds	r3, #8
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8008c82:	4b15      	ldr	r3, [pc, #84]	; (8008cd8 <SYSVIEW_AddTask+0xc4>)
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	4916      	ldr	r1, [pc, #88]	; (8008ce0 <SYSVIEW_AddTask+0xcc>)
 8008c88:	4613      	mov	r3, r2
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	4413      	add	r3, r2
 8008c8e:	009b      	lsls	r3, r3, #2
 8008c90:	440b      	add	r3, r1
 8008c92:	330c      	adds	r3, #12
 8008c94:	683a      	ldr	r2, [r7, #0]
 8008c96:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8008c98:	4b0f      	ldr	r3, [pc, #60]	; (8008cd8 <SYSVIEW_AddTask+0xc4>)
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	4910      	ldr	r1, [pc, #64]	; (8008ce0 <SYSVIEW_AddTask+0xcc>)
 8008c9e:	4613      	mov	r3, r2
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	4413      	add	r3, r2
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	440b      	add	r3, r1
 8008ca8:	3310      	adds	r3, #16
 8008caa:	69ba      	ldr	r2, [r7, #24]
 8008cac:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8008cae:	4b0a      	ldr	r3, [pc, #40]	; (8008cd8 <SYSVIEW_AddTask+0xc4>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	4a08      	ldr	r2, [pc, #32]	; (8008cd8 <SYSVIEW_AddTask+0xc4>)
 8008cb6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	9300      	str	r3, [sp, #0]
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	68b9      	ldr	r1, [r7, #8]
 8008cc2:	68f8      	ldr	r0, [r7, #12]
 8008cc4:	f000 f80e 	bl	8008ce4 <SYSVIEW_SendTaskInfo>
 8008cc8:	e000      	b.n	8008ccc <SYSVIEW_AddTask+0xb8>
    return;
 8008cca:	bf00      	nop

}
 8008ccc:	3710      	adds	r7, #16
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}
 8008cd2:	bf00      	nop
 8008cd4:	0800d1e4 	.word	0x0800d1e4
 8008cd8:	20013578 	.word	0x20013578
 8008cdc:	0800d1ec 	.word	0x0800d1ec
 8008ce0:	200134d8 	.word	0x200134d8

08008ce4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b08a      	sub	sp, #40	; 0x28
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	60f8      	str	r0, [r7, #12]
 8008cec:	60b9      	str	r1, [r7, #8]
 8008cee:	607a      	str	r2, [r7, #4]
 8008cf0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8008cf2:	f107 0314 	add.w	r3, r7, #20
 8008cf6:	2214      	movs	r2, #20
 8008cf8:	2100      	movs	r1, #0
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f002 fa4f 	bl	800b19e <memset>
  TaskInfo.TaskID     = TaskID;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8008d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d12:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8008d14:	f107 0314 	add.w	r3, r7, #20
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f001 f8c1 	bl	8009ea0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8008d1e:	bf00      	nop
 8008d20:	3728      	adds	r7, #40	; 0x28
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
	...

08008d28 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8008d28:	b480      	push	{r7}
 8008d2a:	b083      	sub	sp, #12
 8008d2c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8008d2e:	4b24      	ldr	r3, [pc, #144]	; (8008dc0 <_DoInit+0x98>)
 8008d30:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2203      	movs	r2, #3
 8008d36:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2203      	movs	r2, #3
 8008d3c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a20      	ldr	r2, [pc, #128]	; (8008dc4 <_DoInit+0x9c>)
 8008d42:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	4a20      	ldr	r2, [pc, #128]	; (8008dc8 <_DoInit+0xa0>)
 8008d48:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008d50:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2200      	movs	r2, #0
 8008d56:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a17      	ldr	r2, [pc, #92]	; (8008dc4 <_DoInit+0x9c>)
 8008d68:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4a17      	ldr	r2, [pc, #92]	; (8008dcc <_DoInit+0xa4>)
 8008d6e:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2210      	movs	r2, #16
 8008d74:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	3307      	adds	r3, #7
 8008d8c:	4a10      	ldr	r2, [pc, #64]	; (8008dd0 <_DoInit+0xa8>)
 8008d8e:	6810      	ldr	r0, [r2, #0]
 8008d90:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8008d92:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a0e      	ldr	r2, [pc, #56]	; (8008dd4 <_DoInit+0xac>)
 8008d9a:	6810      	ldr	r0, [r2, #0]
 8008d9c:	6018      	str	r0, [r3, #0]
 8008d9e:	8891      	ldrh	r1, [r2, #4]
 8008da0:	7992      	ldrb	r2, [r2, #6]
 8008da2:	8099      	strh	r1, [r3, #4]
 8008da4:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8008da6:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2220      	movs	r2, #32
 8008dae:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8008db0:	f3bf 8f5f 	dmb	sy
}
 8008db4:	bf00      	nop
 8008db6:	370c      	adds	r7, #12
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr
 8008dc0:	2001357c 	.word	0x2001357c
 8008dc4:	0800d23c 	.word	0x0800d23c
 8008dc8:	20013624 	.word	0x20013624
 8008dcc:	20013a24 	.word	0x20013a24
 8008dd0:	0800d248 	.word	0x0800d248
 8008dd4:	0800d24c 	.word	0x0800d24c

08008dd8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b08a      	sub	sp, #40	; 0x28
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8008de4:	2300      	movs	r3, #0
 8008de6:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	691b      	ldr	r3, [r3, #16]
 8008df2:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	69fb      	ldr	r3, [r7, #28]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d905      	bls.n	8008e08 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8008dfc:	69ba      	ldr	r2, [r7, #24]
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	1ad3      	subs	r3, r2, r3
 8008e02:	3b01      	subs	r3, #1
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
 8008e06:	e007      	b.n	8008e18 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	689a      	ldr	r2, [r3, #8]
 8008e0c:	69b9      	ldr	r1, [r7, #24]
 8008e0e:	69fb      	ldr	r3, [r7, #28]
 8008e10:	1acb      	subs	r3, r1, r3
 8008e12:	4413      	add	r3, r2
 8008e14:	3b01      	subs	r3, #1
 8008e16:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	689a      	ldr	r2, [r3, #8]
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	1ad3      	subs	r3, r2, r3
 8008e20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e22:	4293      	cmp	r3, r2
 8008e24:	bf28      	it	cs
 8008e26:	4613      	movcs	r3, r2
 8008e28:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8008e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	bf28      	it	cs
 8008e32:	4613      	movcs	r3, r2
 8008e34:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	685a      	ldr	r2, [r3, #4]
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	4413      	add	r3, r2
 8008e3e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8008e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e42:	68b9      	ldr	r1, [r7, #8]
 8008e44:	6978      	ldr	r0, [r7, #20]
 8008e46:	f002 fa18 	bl	800b27a <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8008e4a:	6a3a      	ldr	r2, [r7, #32]
 8008e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4e:	4413      	add	r3, r2
 8008e50:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8008e52:	68ba      	ldr	r2, [r7, #8]
 8008e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e56:	4413      	add	r3, r2
 8008e58:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8008e5a:	687a      	ldr	r2, [r7, #4]
 8008e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5e:	1ad3      	subs	r3, r2, r3
 8008e60:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8008e62:	69fa      	ldr	r2, [r7, #28]
 8008e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e66:	4413      	add	r3, r2
 8008e68:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	69fa      	ldr	r2, [r7, #28]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d101      	bne.n	8008e78 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8008e74:	2300      	movs	r3, #0
 8008e76:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8008e78:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	69fa      	ldr	r2, [r7, #28]
 8008e80:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d1b2      	bne.n	8008dee <_WriteBlocking+0x16>
  return NumBytesWritten;
 8008e88:	6a3b      	ldr	r3, [r7, #32]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3728      	adds	r7, #40	; 0x28
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b088      	sub	sp, #32
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	60f8      	str	r0, [r7, #12]
 8008e9a:	60b9      	str	r1, [r7, #8]
 8008e9c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	689a      	ldr	r2, [r3, #8]
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	1ad3      	subs	r3, r2, r3
 8008eac:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8008eae:	69ba      	ldr	r2, [r7, #24]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	429a      	cmp	r2, r3
 8008eb4:	d911      	bls.n	8008eda <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	685a      	ldr	r2, [r3, #4]
 8008eba:	69fb      	ldr	r3, [r7, #28]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	68b9      	ldr	r1, [r7, #8]
 8008ec4:	6938      	ldr	r0, [r7, #16]
 8008ec6:	f002 f9d8 	bl	800b27a <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8008eca:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8008ece:	69fa      	ldr	r2, [r7, #28]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	441a      	add	r2, r3
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8008ed8:	e01f      	b.n	8008f1a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8008eda:	69bb      	ldr	r3, [r7, #24]
 8008edc:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	685a      	ldr	r2, [r3, #4]
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	4413      	add	r3, r2
 8008ee6:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8008ee8:	697a      	ldr	r2, [r7, #20]
 8008eea:	68b9      	ldr	r1, [r7, #8]
 8008eec:	6938      	ldr	r0, [r7, #16]
 8008eee:	f002 f9c4 	bl	800b27a <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	1ad3      	subs	r3, r2, r3
 8008ef8:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8008f00:	68ba      	ldr	r2, [r7, #8]
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	4413      	add	r3, r2
 8008f06:	697a      	ldr	r2, [r7, #20]
 8008f08:	4619      	mov	r1, r3
 8008f0a:	6938      	ldr	r0, [r7, #16]
 8008f0c:	f002 f9b5 	bl	800b27a <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8008f10:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	697a      	ldr	r2, [r7, #20]
 8008f18:	60da      	str	r2, [r3, #12]
}
 8008f1a:	bf00      	nop
 8008f1c:	3720      	adds	r7, #32
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8008f22:	b480      	push	{r7}
 8008f24:	b087      	sub	sp, #28
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8008f36:	693a      	ldr	r2, [r7, #16]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d808      	bhi.n	8008f50 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	689a      	ldr	r2, [r3, #8]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	1ad2      	subs	r2, r2, r3
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	4413      	add	r3, r2
 8008f4a:	3b01      	subs	r3, #1
 8008f4c:	617b      	str	r3, [r7, #20]
 8008f4e:	e004      	b.n	8008f5a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	1ad3      	subs	r3, r2, r3
 8008f56:	3b01      	subs	r3, #1
 8008f58:	617b      	str	r3, [r7, #20]
  }
  return r;
 8008f5a:	697b      	ldr	r3, [r7, #20]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	371c      	adds	r7, #28
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08c      	sub	sp, #48	; 0x30
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8008f74:	4b3e      	ldr	r3, [pc, #248]	; (8009070 <SEGGER_RTT_ReadNoLock+0x108>)
 8008f76:	623b      	str	r3, [r7, #32]
 8008f78:	6a3b      	ldr	r3, [r7, #32]
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d101      	bne.n	8008f86 <SEGGER_RTT_ReadNoLock+0x1e>
 8008f82:	f7ff fed1 	bl	8008d28 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8008f86:	68fa      	ldr	r2, [r7, #12]
 8008f88:	4613      	mov	r3, r2
 8008f8a:	005b      	lsls	r3, r3, #1
 8008f8c:	4413      	add	r3, r2
 8008f8e:	00db      	lsls	r3, r3, #3
 8008f90:	3360      	adds	r3, #96	; 0x60
 8008f92:	4a37      	ldr	r2, [pc, #220]	; (8009070 <SEGGER_RTT_ReadNoLock+0x108>)
 8008f94:	4413      	add	r3, r2
 8008f96:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8008fa2:	69fb      	ldr	r3, [r7, #28]
 8008fa4:	68db      	ldr	r3, [r3, #12]
 8008fa6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8008fac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fae:	69bb      	ldr	r3, [r7, #24]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d92b      	bls.n	800900c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	689a      	ldr	r2, [r3, #8]
 8008fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8008fbe:	697a      	ldr	r2, [r7, #20]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	bf28      	it	cs
 8008fc6:	4613      	movcs	r3, r2
 8008fc8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8008fca:	69fb      	ldr	r3, [r7, #28]
 8008fcc:	685a      	ldr	r2, [r3, #4]
 8008fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fd0:	4413      	add	r3, r2
 8008fd2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8008fd4:	697a      	ldr	r2, [r7, #20]
 8008fd6:	6939      	ldr	r1, [r7, #16]
 8008fd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008fda:	f002 f94e 	bl	800b27a <memcpy>
    NumBytesRead += NumBytesRem;
 8008fde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	4413      	add	r3, r2
 8008fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8008fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	4413      	add	r3, r2
 8008fec:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	1ad3      	subs	r3, r2, r3
 8008ff4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8008ff6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8008ffe:	69fb      	ldr	r3, [r7, #28]
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009004:	429a      	cmp	r2, r3
 8009006:	d101      	bne.n	800900c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8009008:	2300      	movs	r3, #0
 800900a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800900c:	69ba      	ldr	r2, [r7, #24]
 800900e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009014:	697a      	ldr	r2, [r7, #20]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4293      	cmp	r3, r2
 800901a:	bf28      	it	cs
 800901c:	4613      	movcs	r3, r2
 800901e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d019      	beq.n	800905a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009026:	69fb      	ldr	r3, [r7, #28]
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902c:	4413      	add	r3, r2
 800902e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009030:	697a      	ldr	r2, [r7, #20]
 8009032:	6939      	ldr	r1, [r7, #16]
 8009034:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009036:	f002 f920 	bl	800b27a <memcpy>
    NumBytesRead += NumBytesRem;
 800903a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	4413      	add	r3, r2
 8009040:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8009042:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	4413      	add	r3, r2
 8009048:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	1ad3      	subs	r3, r2, r3
 8009050:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009052:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	4413      	add	r3, r2
 8009058:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800905a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800905c:	2b00      	cmp	r3, #0
 800905e:	d002      	beq.n	8009066 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009064:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8009066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8009068:	4618      	mov	r0, r3
 800906a:	3730      	adds	r7, #48	; 0x30
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}
 8009070:	2001357c 	.word	0x2001357c

08009074 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009074:	b580      	push	{r7, lr}
 8009076:	b088      	sub	sp, #32
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	60b9      	str	r1, [r7, #8]
 800907e:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	1c5a      	adds	r2, r3, #1
 8009088:	4613      	mov	r3, r2
 800908a:	005b      	lsls	r3, r3, #1
 800908c:	4413      	add	r3, r2
 800908e:	00db      	lsls	r3, r3, #3
 8009090:	4a1f      	ldr	r2, [pc, #124]	; (8009110 <SEGGER_RTT_WriteNoLock+0x9c>)
 8009092:	4413      	add	r3, r2
 8009094:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	695b      	ldr	r3, [r3, #20]
 800909a:	2b02      	cmp	r3, #2
 800909c:	d029      	beq.n	80090f2 <SEGGER_RTT_WriteNoLock+0x7e>
 800909e:	2b02      	cmp	r3, #2
 80090a0:	d82e      	bhi.n	8009100 <SEGGER_RTT_WriteNoLock+0x8c>
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d002      	beq.n	80090ac <SEGGER_RTT_WriteNoLock+0x38>
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d013      	beq.n	80090d2 <SEGGER_RTT_WriteNoLock+0x5e>
 80090aa:	e029      	b.n	8009100 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80090ac:	6978      	ldr	r0, [r7, #20]
 80090ae:	f7ff ff38 	bl	8008f22 <_GetAvailWriteSpace>
 80090b2:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80090b4:	693a      	ldr	r2, [r7, #16]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d202      	bcs.n	80090c2 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80090bc:	2300      	movs	r3, #0
 80090be:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80090c0:	e021      	b.n	8009106 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	69b9      	ldr	r1, [r7, #24]
 80090ca:	6978      	ldr	r0, [r7, #20]
 80090cc:	f7ff fee1 	bl	8008e92 <_WriteNoCheck>
    break;
 80090d0:	e019      	b.n	8009106 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80090d2:	6978      	ldr	r0, [r7, #20]
 80090d4:	f7ff ff25 	bl	8008f22 <_GetAvailWriteSpace>
 80090d8:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	4293      	cmp	r3, r2
 80090e0:	bf28      	it	cs
 80090e2:	4613      	movcs	r3, r2
 80090e4:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80090e6:	69fa      	ldr	r2, [r7, #28]
 80090e8:	69b9      	ldr	r1, [r7, #24]
 80090ea:	6978      	ldr	r0, [r7, #20]
 80090ec:	f7ff fed1 	bl	8008e92 <_WriteNoCheck>
    break;
 80090f0:	e009      	b.n	8009106 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	69b9      	ldr	r1, [r7, #24]
 80090f6:	6978      	ldr	r0, [r7, #20]
 80090f8:	f7ff fe6e 	bl	8008dd8 <_WriteBlocking>
 80090fc:	61f8      	str	r0, [r7, #28]
    break;
 80090fe:	e002      	b.n	8009106 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8009100:	2300      	movs	r3, #0
 8009102:	61fb      	str	r3, [r7, #28]
    break;
 8009104:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8009106:	69fb      	ldr	r3, [r7, #28]
}
 8009108:	4618      	mov	r0, r3
 800910a:	3720      	adds	r7, #32
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}
 8009110:	2001357c 	.word	0x2001357c

08009114 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009114:	b580      	push	{r7, lr}
 8009116:	b088      	sub	sp, #32
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8009120:	4b0e      	ldr	r3, [pc, #56]	; (800915c <SEGGER_RTT_Write+0x48>)
 8009122:	61fb      	str	r3, [r7, #28]
 8009124:	69fb      	ldr	r3, [r7, #28]
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	b2db      	uxtb	r3, r3
 800912a:	2b00      	cmp	r3, #0
 800912c:	d101      	bne.n	8009132 <SEGGER_RTT_Write+0x1e>
 800912e:	f7ff fdfb 	bl	8008d28 <_DoInit>
  SEGGER_RTT_LOCK();
 8009132:	f3ef 8311 	mrs	r3, BASEPRI
 8009136:	f04f 0120 	mov.w	r1, #32
 800913a:	f381 8811 	msr	BASEPRI, r1
 800913e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	68b9      	ldr	r1, [r7, #8]
 8009144:	68f8      	ldr	r0, [r7, #12]
 8009146:	f7ff ff95 	bl	8009074 <SEGGER_RTT_WriteNoLock>
 800914a:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800914c:	69bb      	ldr	r3, [r7, #24]
 800914e:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8009152:	697b      	ldr	r3, [r7, #20]
}
 8009154:	4618      	mov	r0, r3
 8009156:	3720      	adds	r7, #32
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}
 800915c:	2001357c 	.word	0x2001357c

08009160 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009160:	b580      	push	{r7, lr}
 8009162:	b088      	sub	sp, #32
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	607a      	str	r2, [r7, #4]
 800916c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800916e:	4b3d      	ldr	r3, [pc, #244]	; (8009264 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009170:	61bb      	str	r3, [r7, #24]
 8009172:	69bb      	ldr	r3, [r7, #24]
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	b2db      	uxtb	r3, r3
 8009178:	2b00      	cmp	r3, #0
 800917a:	d101      	bne.n	8009180 <SEGGER_RTT_AllocUpBuffer+0x20>
 800917c:	f7ff fdd4 	bl	8008d28 <_DoInit>
  SEGGER_RTT_LOCK();
 8009180:	f3ef 8311 	mrs	r3, BASEPRI
 8009184:	f04f 0120 	mov.w	r1, #32
 8009188:	f381 8811 	msr	BASEPRI, r1
 800918c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800918e:	4b35      	ldr	r3, [pc, #212]	; (8009264 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009190:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8009192:	2300      	movs	r3, #0
 8009194:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8009196:	6939      	ldr	r1, [r7, #16]
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	1c5a      	adds	r2, r3, #1
 800919c:	4613      	mov	r3, r2
 800919e:	005b      	lsls	r3, r3, #1
 80091a0:	4413      	add	r3, r2
 80091a2:	00db      	lsls	r3, r3, #3
 80091a4:	440b      	add	r3, r1
 80091a6:	3304      	adds	r3, #4
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d008      	beq.n	80091c0 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80091ae:	69fb      	ldr	r3, [r7, #28]
 80091b0:	3301      	adds	r3, #1
 80091b2:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	691b      	ldr	r3, [r3, #16]
 80091b8:	69fa      	ldr	r2, [r7, #28]
 80091ba:	429a      	cmp	r2, r3
 80091bc:	dbeb      	blt.n	8009196 <SEGGER_RTT_AllocUpBuffer+0x36>
 80091be:	e000      	b.n	80091c2 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80091c0:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	691b      	ldr	r3, [r3, #16]
 80091c6:	69fa      	ldr	r2, [r7, #28]
 80091c8:	429a      	cmp	r2, r3
 80091ca:	da3f      	bge.n	800924c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80091cc:	6939      	ldr	r1, [r7, #16]
 80091ce:	69fb      	ldr	r3, [r7, #28]
 80091d0:	1c5a      	adds	r2, r3, #1
 80091d2:	4613      	mov	r3, r2
 80091d4:	005b      	lsls	r3, r3, #1
 80091d6:	4413      	add	r3, r2
 80091d8:	00db      	lsls	r3, r3, #3
 80091da:	440b      	add	r3, r1
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80091e0:	6939      	ldr	r1, [r7, #16]
 80091e2:	69fb      	ldr	r3, [r7, #28]
 80091e4:	1c5a      	adds	r2, r3, #1
 80091e6:	4613      	mov	r3, r2
 80091e8:	005b      	lsls	r3, r3, #1
 80091ea:	4413      	add	r3, r2
 80091ec:	00db      	lsls	r3, r3, #3
 80091ee:	440b      	add	r3, r1
 80091f0:	3304      	adds	r3, #4
 80091f2:	68ba      	ldr	r2, [r7, #8]
 80091f4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80091f6:	6939      	ldr	r1, [r7, #16]
 80091f8:	69fa      	ldr	r2, [r7, #28]
 80091fa:	4613      	mov	r3, r2
 80091fc:	005b      	lsls	r3, r3, #1
 80091fe:	4413      	add	r3, r2
 8009200:	00db      	lsls	r3, r3, #3
 8009202:	440b      	add	r3, r1
 8009204:	3320      	adds	r3, #32
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800920a:	6939      	ldr	r1, [r7, #16]
 800920c:	69fa      	ldr	r2, [r7, #28]
 800920e:	4613      	mov	r3, r2
 8009210:	005b      	lsls	r3, r3, #1
 8009212:	4413      	add	r3, r2
 8009214:	00db      	lsls	r3, r3, #3
 8009216:	440b      	add	r3, r1
 8009218:	3328      	adds	r3, #40	; 0x28
 800921a:	2200      	movs	r2, #0
 800921c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800921e:	6939      	ldr	r1, [r7, #16]
 8009220:	69fa      	ldr	r2, [r7, #28]
 8009222:	4613      	mov	r3, r2
 8009224:	005b      	lsls	r3, r3, #1
 8009226:	4413      	add	r3, r2
 8009228:	00db      	lsls	r3, r3, #3
 800922a:	440b      	add	r3, r1
 800922c:	3324      	adds	r3, #36	; 0x24
 800922e:	2200      	movs	r2, #0
 8009230:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8009232:	6939      	ldr	r1, [r7, #16]
 8009234:	69fa      	ldr	r2, [r7, #28]
 8009236:	4613      	mov	r3, r2
 8009238:	005b      	lsls	r3, r3, #1
 800923a:	4413      	add	r3, r2
 800923c:	00db      	lsls	r3, r3, #3
 800923e:	440b      	add	r3, r1
 8009240:	332c      	adds	r3, #44	; 0x2c
 8009242:	683a      	ldr	r2, [r7, #0]
 8009244:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009246:	f3bf 8f5f 	dmb	sy
 800924a:	e002      	b.n	8009252 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800924c:	f04f 33ff 	mov.w	r3, #4294967295
 8009250:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8009258:	69fb      	ldr	r3, [r7, #28]
}
 800925a:	4618      	mov	r0, r3
 800925c:	3720      	adds	r7, #32
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}
 8009262:	bf00      	nop
 8009264:	2001357c 	.word	0x2001357c

08009268 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009268:	b580      	push	{r7, lr}
 800926a:	b088      	sub	sp, #32
 800926c:	af00      	add	r7, sp, #0
 800926e:	60f8      	str	r0, [r7, #12]
 8009270:	60b9      	str	r1, [r7, #8]
 8009272:	607a      	str	r2, [r7, #4]
 8009274:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8009276:	4b33      	ldr	r3, [pc, #204]	; (8009344 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8009278:	61bb      	str	r3, [r7, #24]
 800927a:	69bb      	ldr	r3, [r7, #24]
 800927c:	781b      	ldrb	r3, [r3, #0]
 800927e:	b2db      	uxtb	r3, r3
 8009280:	2b00      	cmp	r3, #0
 8009282:	d101      	bne.n	8009288 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8009284:	f7ff fd50 	bl	8008d28 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009288:	4b2e      	ldr	r3, [pc, #184]	; (8009344 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800928a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	695b      	ldr	r3, [r3, #20]
 8009290:	461a      	mov	r2, r3
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	4293      	cmp	r3, r2
 8009296:	d24d      	bcs.n	8009334 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8009298:	f3ef 8311 	mrs	r3, BASEPRI
 800929c:	f04f 0120 	mov.w	r1, #32
 80092a0:	f381 8811 	msr	BASEPRI, r1
 80092a4:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d031      	beq.n	8009310 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80092ac:	6979      	ldr	r1, [r7, #20]
 80092ae:	68fa      	ldr	r2, [r7, #12]
 80092b0:	4613      	mov	r3, r2
 80092b2:	005b      	lsls	r3, r3, #1
 80092b4:	4413      	add	r3, r2
 80092b6:	00db      	lsls	r3, r3, #3
 80092b8:	440b      	add	r3, r1
 80092ba:	3360      	adds	r3, #96	; 0x60
 80092bc:	68ba      	ldr	r2, [r7, #8]
 80092be:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80092c0:	6979      	ldr	r1, [r7, #20]
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	4613      	mov	r3, r2
 80092c6:	005b      	lsls	r3, r3, #1
 80092c8:	4413      	add	r3, r2
 80092ca:	00db      	lsls	r3, r3, #3
 80092cc:	440b      	add	r3, r1
 80092ce:	3364      	adds	r3, #100	; 0x64
 80092d0:	687a      	ldr	r2, [r7, #4]
 80092d2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80092d4:	6979      	ldr	r1, [r7, #20]
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	4613      	mov	r3, r2
 80092da:	005b      	lsls	r3, r3, #1
 80092dc:	4413      	add	r3, r2
 80092de:	00db      	lsls	r3, r3, #3
 80092e0:	440b      	add	r3, r1
 80092e2:	3368      	adds	r3, #104	; 0x68
 80092e4:	683a      	ldr	r2, [r7, #0]
 80092e6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80092e8:	6979      	ldr	r1, [r7, #20]
 80092ea:	68fa      	ldr	r2, [r7, #12]
 80092ec:	4613      	mov	r3, r2
 80092ee:	005b      	lsls	r3, r3, #1
 80092f0:	4413      	add	r3, r2
 80092f2:	00db      	lsls	r3, r3, #3
 80092f4:	440b      	add	r3, r1
 80092f6:	3370      	adds	r3, #112	; 0x70
 80092f8:	2200      	movs	r2, #0
 80092fa:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80092fc:	6979      	ldr	r1, [r7, #20]
 80092fe:	68fa      	ldr	r2, [r7, #12]
 8009300:	4613      	mov	r3, r2
 8009302:	005b      	lsls	r3, r3, #1
 8009304:	4413      	add	r3, r2
 8009306:	00db      	lsls	r3, r3, #3
 8009308:	440b      	add	r3, r1
 800930a:	336c      	adds	r3, #108	; 0x6c
 800930c:	2200      	movs	r2, #0
 800930e:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8009310:	6979      	ldr	r1, [r7, #20]
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	4613      	mov	r3, r2
 8009316:	005b      	lsls	r3, r3, #1
 8009318:	4413      	add	r3, r2
 800931a:	00db      	lsls	r3, r3, #3
 800931c:	440b      	add	r3, r1
 800931e:	3374      	adds	r3, #116	; 0x74
 8009320:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009322:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009324:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800932e:	2300      	movs	r3, #0
 8009330:	61fb      	str	r3, [r7, #28]
 8009332:	e002      	b.n	800933a <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8009334:	f04f 33ff 	mov.w	r3, #4294967295
 8009338:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800933a:	69fb      	ldr	r3, [r7, #28]
}
 800933c:	4618      	mov	r0, r3
 800933e:	3720      	adds	r7, #32
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}
 8009344:	2001357c 	.word	0x2001357c

08009348 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8009348:	b480      	push	{r7}
 800934a:	b087      	sub	sp, #28
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8009354:	2300      	movs	r3, #0
 8009356:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8009358:	e002      	b.n	8009360 <_EncodeStr+0x18>
    Len++;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	3301      	adds	r3, #1
 800935e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8009360:	68ba      	ldr	r2, [r7, #8]
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	4413      	add	r3, r2
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d1f6      	bne.n	800935a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	429a      	cmp	r2, r3
 8009372:	d901      	bls.n	8009378 <_EncodeStr+0x30>
    Len = Limit;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	2bfe      	cmp	r3, #254	; 0xfe
 800937c:	d806      	bhi.n	800938c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	1c5a      	adds	r2, r3, #1
 8009382:	60fa      	str	r2, [r7, #12]
 8009384:	693a      	ldr	r2, [r7, #16]
 8009386:	b2d2      	uxtb	r2, r2
 8009388:	701a      	strb	r2, [r3, #0]
 800938a:	e011      	b.n	80093b0 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	1c5a      	adds	r2, r3, #1
 8009390:	60fa      	str	r2, [r7, #12]
 8009392:	22ff      	movs	r2, #255	; 0xff
 8009394:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	1c5a      	adds	r2, r3, #1
 800939a:	60fa      	str	r2, [r7, #12]
 800939c:	693a      	ldr	r2, [r7, #16]
 800939e:	b2d2      	uxtb	r2, r2
 80093a0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	0a19      	lsrs	r1, r3, #8
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	1c5a      	adds	r2, r3, #1
 80093aa:	60fa      	str	r2, [r7, #12]
 80093ac:	b2ca      	uxtb	r2, r1
 80093ae:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80093b0:	2300      	movs	r3, #0
 80093b2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80093b4:	e00a      	b.n	80093cc <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80093b6:	68ba      	ldr	r2, [r7, #8]
 80093b8:	1c53      	adds	r3, r2, #1
 80093ba:	60bb      	str	r3, [r7, #8]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	1c59      	adds	r1, r3, #1
 80093c0:	60f9      	str	r1, [r7, #12]
 80093c2:	7812      	ldrb	r2, [r2, #0]
 80093c4:	701a      	strb	r2, [r3, #0]
    n++;
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	3301      	adds	r3, #1
 80093ca:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	429a      	cmp	r2, r3
 80093d2:	d3f0      	bcc.n	80093b6 <_EncodeStr+0x6e>
  }
  return pPayload;
 80093d4:	68fb      	ldr	r3, [r7, #12]
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	371c      	adds	r7, #28
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr

080093e2 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80093e2:	b480      	push	{r7}
 80093e4:	b083      	sub	sp, #12
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	3304      	adds	r3, #4
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	370c      	adds	r7, #12
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr
	...

080093fc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009402:	4b35      	ldr	r3, [pc, #212]	; (80094d8 <_HandleIncomingPacket+0xdc>)
 8009404:	7e1b      	ldrb	r3, [r3, #24]
 8009406:	4618      	mov	r0, r3
 8009408:	1cfb      	adds	r3, r7, #3
 800940a:	2201      	movs	r2, #1
 800940c:	4619      	mov	r1, r3
 800940e:	f7ff fdab 	bl	8008f68 <SEGGER_RTT_ReadNoLock>
 8009412:	4603      	mov	r3, r0
 8009414:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2b00      	cmp	r3, #0
 800941a:	dd59      	ble.n	80094d0 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 800941c:	78fb      	ldrb	r3, [r7, #3]
 800941e:	2b80      	cmp	r3, #128	; 0x80
 8009420:	d032      	beq.n	8009488 <_HandleIncomingPacket+0x8c>
 8009422:	2b80      	cmp	r3, #128	; 0x80
 8009424:	dc42      	bgt.n	80094ac <_HandleIncomingPacket+0xb0>
 8009426:	2b07      	cmp	r3, #7
 8009428:	dc16      	bgt.n	8009458 <_HandleIncomingPacket+0x5c>
 800942a:	2b00      	cmp	r3, #0
 800942c:	dd3e      	ble.n	80094ac <_HandleIncomingPacket+0xb0>
 800942e:	3b01      	subs	r3, #1
 8009430:	2b06      	cmp	r3, #6
 8009432:	d83b      	bhi.n	80094ac <_HandleIncomingPacket+0xb0>
 8009434:	a201      	add	r2, pc, #4	; (adr r2, 800943c <_HandleIncomingPacket+0x40>)
 8009436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800943a:	bf00      	nop
 800943c:	0800945f 	.word	0x0800945f
 8009440:	08009465 	.word	0x08009465
 8009444:	0800946b 	.word	0x0800946b
 8009448:	08009471 	.word	0x08009471
 800944c:	08009477 	.word	0x08009477
 8009450:	0800947d 	.word	0x0800947d
 8009454:	08009483 	.word	0x08009483
 8009458:	2b7f      	cmp	r3, #127	; 0x7f
 800945a:	d034      	beq.n	80094c6 <_HandleIncomingPacket+0xca>
 800945c:	e026      	b.n	80094ac <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800945e:	f000 fba5 	bl	8009bac <SEGGER_SYSVIEW_Start>
      break;
 8009462:	e035      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8009464:	f000 fc5c 	bl	8009d20 <SEGGER_SYSVIEW_Stop>
      break;
 8009468:	e032      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800946a:	f000 fe35 	bl	800a0d8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800946e:	e02f      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8009470:	f000 fdfa 	bl	800a068 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8009474:	e02c      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8009476:	f000 fc79 	bl	8009d6c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800947a:	e029      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800947c:	f001 f868 	bl	800a550 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8009480:	e026      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8009482:	f001 f847 	bl	800a514 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8009486:	e023      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009488:	4b13      	ldr	r3, [pc, #76]	; (80094d8 <_HandleIncomingPacket+0xdc>)
 800948a:	7e1b      	ldrb	r3, [r3, #24]
 800948c:	4618      	mov	r0, r3
 800948e:	1cfb      	adds	r3, r7, #3
 8009490:	2201      	movs	r2, #1
 8009492:	4619      	mov	r1, r3
 8009494:	f7ff fd68 	bl	8008f68 <SEGGER_RTT_ReadNoLock>
 8009498:	4603      	mov	r3, r0
 800949a:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	dd13      	ble.n	80094ca <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80094a2:	78fb      	ldrb	r3, [r7, #3]
 80094a4:	4618      	mov	r0, r3
 80094a6:	f000 ffb5 	bl	800a414 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80094aa:	e00e      	b.n	80094ca <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80094ac:	78fb      	ldrb	r3, [r7, #3]
 80094ae:	b25b      	sxtb	r3, r3
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	da0c      	bge.n	80094ce <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80094b4:	4b08      	ldr	r3, [pc, #32]	; (80094d8 <_HandleIncomingPacket+0xdc>)
 80094b6:	7e1b      	ldrb	r3, [r3, #24]
 80094b8:	4618      	mov	r0, r3
 80094ba:	1cfb      	adds	r3, r7, #3
 80094bc:	2201      	movs	r2, #1
 80094be:	4619      	mov	r1, r3
 80094c0:	f7ff fd52 	bl	8008f68 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80094c4:	e003      	b.n	80094ce <_HandleIncomingPacket+0xd2>
      break;
 80094c6:	bf00      	nop
 80094c8:	e002      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
      break;
 80094ca:	bf00      	nop
 80094cc:	e000      	b.n	80094d0 <_HandleIncomingPacket+0xd4>
      break;
 80094ce:	bf00      	nop
    }
  }
}
 80094d0:	bf00      	nop
 80094d2:	3708      	adds	r7, #8
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}
 80094d8:	20014a3c 	.word	0x20014a3c

080094dc <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80094dc:	b580      	push	{r7, lr}
 80094de:	b08c      	sub	sp, #48	; 0x30
 80094e0:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80094e2:	2301      	movs	r3, #1
 80094e4:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80094e6:	1d3b      	adds	r3, r7, #4
 80094e8:	3301      	adds	r3, #1
 80094ea:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80094ec:	69fb      	ldr	r3, [r7, #28]
 80094ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094f0:	4b31      	ldr	r3, [pc, #196]	; (80095b8 <_TrySendOverflowPacket+0xdc>)
 80094f2:	695b      	ldr	r3, [r3, #20]
 80094f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80094f6:	e00b      	b.n	8009510 <_TrySendOverflowPacket+0x34>
 80094f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094fa:	b2da      	uxtb	r2, r3
 80094fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094fe:	1c59      	adds	r1, r3, #1
 8009500:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009502:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009506:	b2d2      	uxtb	r2, r2
 8009508:	701a      	strb	r2, [r3, #0]
 800950a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950c:	09db      	lsrs	r3, r3, #7
 800950e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009512:	2b7f      	cmp	r3, #127	; 0x7f
 8009514:	d8f0      	bhi.n	80094f8 <_TrySendOverflowPacket+0x1c>
 8009516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009518:	1c5a      	adds	r2, r3, #1
 800951a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800951c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800951e:	b2d2      	uxtb	r2, r2
 8009520:	701a      	strb	r2, [r3, #0]
 8009522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009524:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8009526:	4b25      	ldr	r3, [pc, #148]	; (80095bc <_TrySendOverflowPacket+0xe0>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800952c:	4b22      	ldr	r3, [pc, #136]	; (80095b8 <_TrySendOverflowPacket+0xdc>)
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	69ba      	ldr	r2, [r7, #24]
 8009532:	1ad3      	subs	r3, r2, r3
 8009534:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	627b      	str	r3, [r7, #36]	; 0x24
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	623b      	str	r3, [r7, #32]
 800953e:	e00b      	b.n	8009558 <_TrySendOverflowPacket+0x7c>
 8009540:	6a3b      	ldr	r3, [r7, #32]
 8009542:	b2da      	uxtb	r2, r3
 8009544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009546:	1c59      	adds	r1, r3, #1
 8009548:	6279      	str	r1, [r7, #36]	; 0x24
 800954a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800954e:	b2d2      	uxtb	r2, r2
 8009550:	701a      	strb	r2, [r3, #0]
 8009552:	6a3b      	ldr	r3, [r7, #32]
 8009554:	09db      	lsrs	r3, r3, #7
 8009556:	623b      	str	r3, [r7, #32]
 8009558:	6a3b      	ldr	r3, [r7, #32]
 800955a:	2b7f      	cmp	r3, #127	; 0x7f
 800955c:	d8f0      	bhi.n	8009540 <_TrySendOverflowPacket+0x64>
 800955e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009560:	1c5a      	adds	r2, r3, #1
 8009562:	627a      	str	r2, [r7, #36]	; 0x24
 8009564:	6a3a      	ldr	r2, [r7, #32]
 8009566:	b2d2      	uxtb	r2, r2
 8009568:	701a      	strb	r2, [r3, #0]
 800956a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956c:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800956e:	4b12      	ldr	r3, [pc, #72]	; (80095b8 <_TrySendOverflowPacket+0xdc>)
 8009570:	785b      	ldrb	r3, [r3, #1]
 8009572:	4618      	mov	r0, r3
 8009574:	1d3b      	adds	r3, r7, #4
 8009576:	69fa      	ldr	r2, [r7, #28]
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	461a      	mov	r2, r3
 800957c:	1d3b      	adds	r3, r7, #4
 800957e:	4619      	mov	r1, r3
 8009580:	f7f6 fe46 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8009584:	4603      	mov	r3, r0
 8009586:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d009      	beq.n	80095a2 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800958e:	4a0a      	ldr	r2, [pc, #40]	; (80095b8 <_TrySendOverflowPacket+0xdc>)
 8009590:	69bb      	ldr	r3, [r7, #24]
 8009592:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8009594:	4b08      	ldr	r3, [pc, #32]	; (80095b8 <_TrySendOverflowPacket+0xdc>)
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	3b01      	subs	r3, #1
 800959a:	b2da      	uxtb	r2, r3
 800959c:	4b06      	ldr	r3, [pc, #24]	; (80095b8 <_TrySendOverflowPacket+0xdc>)
 800959e:	701a      	strb	r2, [r3, #0]
 80095a0:	e004      	b.n	80095ac <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80095a2:	4b05      	ldr	r3, [pc, #20]	; (80095b8 <_TrySendOverflowPacket+0xdc>)
 80095a4:	695b      	ldr	r3, [r3, #20]
 80095a6:	3301      	adds	r3, #1
 80095a8:	4a03      	ldr	r2, [pc, #12]	; (80095b8 <_TrySendOverflowPacket+0xdc>)
 80095aa:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80095ac:	693b      	ldr	r3, [r7, #16]
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3730      	adds	r7, #48	; 0x30
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	20014a3c 	.word	0x20014a3c
 80095bc:	e0001004 	.word	0xe0001004

080095c0 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08a      	sub	sp, #40	; 0x28
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80095cc:	4b6c      	ldr	r3, [pc, #432]	; (8009780 <_SendPacket+0x1c0>)
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d010      	beq.n	80095f6 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80095d4:	4b6a      	ldr	r3, [pc, #424]	; (8009780 <_SendPacket+0x1c0>)
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f000 80a3 	beq.w	8009724 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80095de:	4b68      	ldr	r3, [pc, #416]	; (8009780 <_SendPacket+0x1c0>)
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	2b02      	cmp	r3, #2
 80095e4:	d109      	bne.n	80095fa <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80095e6:	f7ff ff79 	bl	80094dc <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80095ea:	4b65      	ldr	r3, [pc, #404]	; (8009780 <_SendPacket+0x1c0>)
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	f040 809a 	bne.w	8009728 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 80095f4:	e001      	b.n	80095fa <_SendPacket+0x3a>
    goto Send;
 80095f6:	bf00      	nop
 80095f8:	e000      	b.n	80095fc <_SendPacket+0x3c>
Send:
 80095fa:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2b1f      	cmp	r3, #31
 8009600:	d809      	bhi.n	8009616 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8009602:	4b5f      	ldr	r3, [pc, #380]	; (8009780 <_SendPacket+0x1c0>)
 8009604:	69da      	ldr	r2, [r3, #28]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	fa22 f303 	lsr.w	r3, r2, r3
 800960c:	f003 0301 	and.w	r3, r3, #1
 8009610:	2b00      	cmp	r3, #0
 8009612:	f040 808b 	bne.w	800972c <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2b17      	cmp	r3, #23
 800961a:	d807      	bhi.n	800962c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	3b01      	subs	r3, #1
 8009620:	60fb      	str	r3, [r7, #12]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	b2da      	uxtb	r2, r3
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	701a      	strb	r2, [r3, #0]
 800962a:	e03d      	b.n	80096a8 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	1ad3      	subs	r3, r2, r3
 8009632:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	2b7f      	cmp	r3, #127	; 0x7f
 8009638:	d912      	bls.n	8009660 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	09da      	lsrs	r2, r3, #7
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	3b01      	subs	r3, #1
 8009642:	60fb      	str	r3, [r7, #12]
 8009644:	b2d2      	uxtb	r2, r2
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800964a:	69fb      	ldr	r3, [r7, #28]
 800964c:	b2db      	uxtb	r3, r3
 800964e:	68fa      	ldr	r2, [r7, #12]
 8009650:	3a01      	subs	r2, #1
 8009652:	60fa      	str	r2, [r7, #12]
 8009654:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009658:	b2da      	uxtb	r2, r3
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	701a      	strb	r2, [r3, #0]
 800965e:	e006      	b.n	800966e <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	3b01      	subs	r3, #1
 8009664:	60fb      	str	r3, [r7, #12]
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	b2da      	uxtb	r2, r3
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2b7f      	cmp	r3, #127	; 0x7f
 8009672:	d912      	bls.n	800969a <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	09da      	lsrs	r2, r3, #7
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	3b01      	subs	r3, #1
 800967c:	60fb      	str	r3, [r7, #12]
 800967e:	b2d2      	uxtb	r2, r2
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	b2db      	uxtb	r3, r3
 8009688:	68fa      	ldr	r2, [r7, #12]
 800968a:	3a01      	subs	r2, #1
 800968c:	60fa      	str	r2, [r7, #12]
 800968e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009692:	b2da      	uxtb	r2, r3
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	701a      	strb	r2, [r3, #0]
 8009698:	e006      	b.n	80096a8 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	3b01      	subs	r3, #1
 800969e:	60fb      	str	r3, [r7, #12]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	b2da      	uxtb	r2, r3
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80096a8:	4b36      	ldr	r3, [pc, #216]	; (8009784 <_SendPacket+0x1c4>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80096ae:	4b34      	ldr	r3, [pc, #208]	; (8009780 <_SendPacket+0x1c0>)
 80096b0:	68db      	ldr	r3, [r3, #12]
 80096b2:	69ba      	ldr	r2, [r7, #24]
 80096b4:	1ad3      	subs	r3, r2, r3
 80096b6:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	627b      	str	r3, [r7, #36]	; 0x24
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	623b      	str	r3, [r7, #32]
 80096c0:	e00b      	b.n	80096da <_SendPacket+0x11a>
 80096c2:	6a3b      	ldr	r3, [r7, #32]
 80096c4:	b2da      	uxtb	r2, r3
 80096c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c8:	1c59      	adds	r1, r3, #1
 80096ca:	6279      	str	r1, [r7, #36]	; 0x24
 80096cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80096d0:	b2d2      	uxtb	r2, r2
 80096d2:	701a      	strb	r2, [r3, #0]
 80096d4:	6a3b      	ldr	r3, [r7, #32]
 80096d6:	09db      	lsrs	r3, r3, #7
 80096d8:	623b      	str	r3, [r7, #32]
 80096da:	6a3b      	ldr	r3, [r7, #32]
 80096dc:	2b7f      	cmp	r3, #127	; 0x7f
 80096de:	d8f0      	bhi.n	80096c2 <_SendPacket+0x102>
 80096e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	627a      	str	r2, [r7, #36]	; 0x24
 80096e6:	6a3a      	ldr	r2, [r7, #32]
 80096e8:	b2d2      	uxtb	r2, r2
 80096ea:	701a      	strb	r2, [r3, #0]
 80096ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ee:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80096f0:	4b23      	ldr	r3, [pc, #140]	; (8009780 <_SendPacket+0x1c0>)
 80096f2:	785b      	ldrb	r3, [r3, #1]
 80096f4:	4618      	mov	r0, r3
 80096f6:	68ba      	ldr	r2, [r7, #8]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	1ad3      	subs	r3, r2, r3
 80096fc:	461a      	mov	r2, r3
 80096fe:	68f9      	ldr	r1, [r7, #12]
 8009700:	f7f6 fd86 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8009704:	4603      	mov	r3, r0
 8009706:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d003      	beq.n	8009716 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800970e:	4a1c      	ldr	r2, [pc, #112]	; (8009780 <_SendPacket+0x1c0>)
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	60d3      	str	r3, [r2, #12]
 8009714:	e00b      	b.n	800972e <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8009716:	4b1a      	ldr	r3, [pc, #104]	; (8009780 <_SendPacket+0x1c0>)
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	3301      	adds	r3, #1
 800971c:	b2da      	uxtb	r2, r3
 800971e:	4b18      	ldr	r3, [pc, #96]	; (8009780 <_SendPacket+0x1c0>)
 8009720:	701a      	strb	r2, [r3, #0]
 8009722:	e004      	b.n	800972e <_SendPacket+0x16e>
    goto SendDone;
 8009724:	bf00      	nop
 8009726:	e002      	b.n	800972e <_SendPacket+0x16e>
      goto SendDone;
 8009728:	bf00      	nop
 800972a:	e000      	b.n	800972e <_SendPacket+0x16e>
      goto SendDone;
 800972c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800972e:	4b14      	ldr	r3, [pc, #80]	; (8009780 <_SendPacket+0x1c0>)
 8009730:	7e1b      	ldrb	r3, [r3, #24]
 8009732:	4619      	mov	r1, r3
 8009734:	4a14      	ldr	r2, [pc, #80]	; (8009788 <_SendPacket+0x1c8>)
 8009736:	460b      	mov	r3, r1
 8009738:	005b      	lsls	r3, r3, #1
 800973a:	440b      	add	r3, r1
 800973c:	00db      	lsls	r3, r3, #3
 800973e:	4413      	add	r3, r2
 8009740:	336c      	adds	r3, #108	; 0x6c
 8009742:	681a      	ldr	r2, [r3, #0]
 8009744:	4b0e      	ldr	r3, [pc, #56]	; (8009780 <_SendPacket+0x1c0>)
 8009746:	7e1b      	ldrb	r3, [r3, #24]
 8009748:	4618      	mov	r0, r3
 800974a:	490f      	ldr	r1, [pc, #60]	; (8009788 <_SendPacket+0x1c8>)
 800974c:	4603      	mov	r3, r0
 800974e:	005b      	lsls	r3, r3, #1
 8009750:	4403      	add	r3, r0
 8009752:	00db      	lsls	r3, r3, #3
 8009754:	440b      	add	r3, r1
 8009756:	3370      	adds	r3, #112	; 0x70
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	429a      	cmp	r2, r3
 800975c:	d00b      	beq.n	8009776 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800975e:	4b08      	ldr	r3, [pc, #32]	; (8009780 <_SendPacket+0x1c0>)
 8009760:	789b      	ldrb	r3, [r3, #2]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d107      	bne.n	8009776 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8009766:	4b06      	ldr	r3, [pc, #24]	; (8009780 <_SendPacket+0x1c0>)
 8009768:	2201      	movs	r2, #1
 800976a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800976c:	f7ff fe46 	bl	80093fc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8009770:	4b03      	ldr	r3, [pc, #12]	; (8009780 <_SendPacket+0x1c0>)
 8009772:	2200      	movs	r2, #0
 8009774:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8009776:	bf00      	nop
 8009778:	3728      	adds	r7, #40	; 0x28
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	20014a3c 	.word	0x20014a3c
 8009784:	e0001004 	.word	0xe0001004
 8009788:	2001357c 	.word	0x2001357c

0800978c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800978c:	b580      	push	{r7, lr}
 800978e:	b086      	sub	sp, #24
 8009790:	af02      	add	r7, sp, #8
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	60b9      	str	r1, [r7, #8]
 8009796:	607a      	str	r2, [r7, #4]
 8009798:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800979a:	2300      	movs	r3, #0
 800979c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80097a0:	4917      	ldr	r1, [pc, #92]	; (8009800 <SEGGER_SYSVIEW_Init+0x74>)
 80097a2:	4818      	ldr	r0, [pc, #96]	; (8009804 <SEGGER_SYSVIEW_Init+0x78>)
 80097a4:	f7ff fcdc 	bl	8009160 <SEGGER_RTT_AllocUpBuffer>
 80097a8:	4603      	mov	r3, r0
 80097aa:	b2da      	uxtb	r2, r3
 80097ac:	4b16      	ldr	r3, [pc, #88]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097ae:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80097b0:	4b15      	ldr	r3, [pc, #84]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097b2:	785a      	ldrb	r2, [r3, #1]
 80097b4:	4b14      	ldr	r3, [pc, #80]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097b6:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80097b8:	4b13      	ldr	r3, [pc, #76]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097ba:	7e1b      	ldrb	r3, [r3, #24]
 80097bc:	4618      	mov	r0, r3
 80097be:	2300      	movs	r3, #0
 80097c0:	9300      	str	r3, [sp, #0]
 80097c2:	2308      	movs	r3, #8
 80097c4:	4a11      	ldr	r2, [pc, #68]	; (800980c <SEGGER_SYSVIEW_Init+0x80>)
 80097c6:	490f      	ldr	r1, [pc, #60]	; (8009804 <SEGGER_SYSVIEW_Init+0x78>)
 80097c8:	f7ff fd4e 	bl	8009268 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80097cc:	4b0e      	ldr	r3, [pc, #56]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097ce:	2200      	movs	r2, #0
 80097d0:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80097d2:	4b0f      	ldr	r3, [pc, #60]	; (8009810 <SEGGER_SYSVIEW_Init+0x84>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a0c      	ldr	r2, [pc, #48]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097d8:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80097da:	4a0b      	ldr	r2, [pc, #44]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80097e0:	4a09      	ldr	r2, [pc, #36]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80097e6:	4a08      	ldr	r2, [pc, #32]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80097ec:	4a06      	ldr	r2, [pc, #24]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80097f2:	4b05      	ldr	r3, [pc, #20]	; (8009808 <SEGGER_SYSVIEW_Init+0x7c>)
 80097f4:	2200      	movs	r2, #0
 80097f6:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80097f8:	bf00      	nop
 80097fa:	3710      	adds	r7, #16
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}
 8009800:	20013a34 	.word	0x20013a34
 8009804:	0800d254 	.word	0x0800d254
 8009808:	20014a3c 	.word	0x20014a3c
 800980c:	20014a34 	.word	0x20014a34
 8009810:	e0001004 	.word	0xe0001004

08009814 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8009814:	b480      	push	{r7}
 8009816:	b083      	sub	sp, #12
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800981c:	4a04      	ldr	r2, [pc, #16]	; (8009830 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6113      	str	r3, [r2, #16]
}
 8009822:	bf00      	nop
 8009824:	370c      	adds	r7, #12
 8009826:	46bd      	mov	sp, r7
 8009828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982c:	4770      	bx	lr
 800982e:	bf00      	nop
 8009830:	20014a3c 	.word	0x20014a3c

08009834 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800983c:	f3ef 8311 	mrs	r3, BASEPRI
 8009840:	f04f 0120 	mov.w	r1, #32
 8009844:	f381 8811 	msr	BASEPRI, r1
 8009848:	60fb      	str	r3, [r7, #12]
 800984a:	4808      	ldr	r0, [pc, #32]	; (800986c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800984c:	f7ff fdc9 	bl	80093e2 <_PreparePacket>
 8009850:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	68b9      	ldr	r1, [r7, #8]
 8009856:	68b8      	ldr	r0, [r7, #8]
 8009858:	f7ff feb2 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f383 8811 	msr	BASEPRI, r3
}
 8009862:	bf00      	nop
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
 800986a:	bf00      	nop
 800986c:	20014a6c 	.word	0x20014a6c

08009870 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8009870:	b580      	push	{r7, lr}
 8009872:	b088      	sub	sp, #32
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
 8009878:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800987a:	f3ef 8311 	mrs	r3, BASEPRI
 800987e:	f04f 0120 	mov.w	r1, #32
 8009882:	f381 8811 	msr	BASEPRI, r1
 8009886:	617b      	str	r3, [r7, #20]
 8009888:	4816      	ldr	r0, [pc, #88]	; (80098e4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800988a:	f7ff fdaa 	bl	80093e2 <_PreparePacket>
 800988e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	61fb      	str	r3, [r7, #28]
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	61bb      	str	r3, [r7, #24]
 800989c:	e00b      	b.n	80098b6 <SEGGER_SYSVIEW_RecordU32+0x46>
 800989e:	69bb      	ldr	r3, [r7, #24]
 80098a0:	b2da      	uxtb	r2, r3
 80098a2:	69fb      	ldr	r3, [r7, #28]
 80098a4:	1c59      	adds	r1, r3, #1
 80098a6:	61f9      	str	r1, [r7, #28]
 80098a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80098ac:	b2d2      	uxtb	r2, r2
 80098ae:	701a      	strb	r2, [r3, #0]
 80098b0:	69bb      	ldr	r3, [r7, #24]
 80098b2:	09db      	lsrs	r3, r3, #7
 80098b4:	61bb      	str	r3, [r7, #24]
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	2b7f      	cmp	r3, #127	; 0x7f
 80098ba:	d8f0      	bhi.n	800989e <SEGGER_SYSVIEW_RecordU32+0x2e>
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	1c5a      	adds	r2, r3, #1
 80098c0:	61fa      	str	r2, [r7, #28]
 80098c2:	69ba      	ldr	r2, [r7, #24]
 80098c4:	b2d2      	uxtb	r2, r2
 80098c6:	701a      	strb	r2, [r3, #0]
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	68f9      	ldr	r1, [r7, #12]
 80098d0:	6938      	ldr	r0, [r7, #16]
 80098d2:	f7ff fe75 	bl	80095c0 <_SendPacket>
  RECORD_END();
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	f383 8811 	msr	BASEPRI, r3
}
 80098dc:	bf00      	nop
 80098de:	3720      	adds	r7, #32
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}
 80098e4:	20014a6c 	.word	0x20014a6c

080098e8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b08c      	sub	sp, #48	; 0x30
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	60b9      	str	r1, [r7, #8]
 80098f2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80098f4:	f3ef 8311 	mrs	r3, BASEPRI
 80098f8:	f04f 0120 	mov.w	r1, #32
 80098fc:	f381 8811 	msr	BASEPRI, r1
 8009900:	61fb      	str	r3, [r7, #28]
 8009902:	4825      	ldr	r0, [pc, #148]	; (8009998 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8009904:	f7ff fd6d 	bl	80093e2 <_PreparePacket>
 8009908:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	62bb      	str	r3, [r7, #40]	; 0x28
 8009916:	e00b      	b.n	8009930 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8009918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800991a:	b2da      	uxtb	r2, r3
 800991c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800991e:	1c59      	adds	r1, r3, #1
 8009920:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009922:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009926:	b2d2      	uxtb	r2, r2
 8009928:	701a      	strb	r2, [r3, #0]
 800992a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800992c:	09db      	lsrs	r3, r3, #7
 800992e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009932:	2b7f      	cmp	r3, #127	; 0x7f
 8009934:	d8f0      	bhi.n	8009918 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8009936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009938:	1c5a      	adds	r2, r3, #1
 800993a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800993c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800993e:	b2d2      	uxtb	r2, r2
 8009940:	701a      	strb	r2, [r3, #0]
 8009942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009944:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	627b      	str	r3, [r7, #36]	; 0x24
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	623b      	str	r3, [r7, #32]
 800994e:	e00b      	b.n	8009968 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8009950:	6a3b      	ldr	r3, [r7, #32]
 8009952:	b2da      	uxtb	r2, r3
 8009954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009956:	1c59      	adds	r1, r3, #1
 8009958:	6279      	str	r1, [r7, #36]	; 0x24
 800995a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800995e:	b2d2      	uxtb	r2, r2
 8009960:	701a      	strb	r2, [r3, #0]
 8009962:	6a3b      	ldr	r3, [r7, #32]
 8009964:	09db      	lsrs	r3, r3, #7
 8009966:	623b      	str	r3, [r7, #32]
 8009968:	6a3b      	ldr	r3, [r7, #32]
 800996a:	2b7f      	cmp	r3, #127	; 0x7f
 800996c:	d8f0      	bhi.n	8009950 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800996e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009970:	1c5a      	adds	r2, r3, #1
 8009972:	627a      	str	r2, [r7, #36]	; 0x24
 8009974:	6a3a      	ldr	r2, [r7, #32]
 8009976:	b2d2      	uxtb	r2, r2
 8009978:	701a      	strb	r2, [r3, #0]
 800997a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800997e:	68fa      	ldr	r2, [r7, #12]
 8009980:	6979      	ldr	r1, [r7, #20]
 8009982:	69b8      	ldr	r0, [r7, #24]
 8009984:	f7ff fe1c 	bl	80095c0 <_SendPacket>
  RECORD_END();
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	f383 8811 	msr	BASEPRI, r3
}
 800998e:	bf00      	nop
 8009990:	3730      	adds	r7, #48	; 0x30
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	20014a6c 	.word	0x20014a6c

0800999c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800999c:	b580      	push	{r7, lr}
 800999e:	b08e      	sub	sp, #56	; 0x38
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
 80099a8:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 80099aa:	f3ef 8311 	mrs	r3, BASEPRI
 80099ae:	f04f 0120 	mov.w	r1, #32
 80099b2:	f381 8811 	msr	BASEPRI, r1
 80099b6:	61fb      	str	r3, [r7, #28]
 80099b8:	4832      	ldr	r0, [pc, #200]	; (8009a84 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 80099ba:	f7ff fd12 	bl	80093e2 <_PreparePacket>
 80099be:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	637b      	str	r3, [r7, #52]	; 0x34
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	633b      	str	r3, [r7, #48]	; 0x30
 80099cc:	e00b      	b.n	80099e6 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80099ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099d0:	b2da      	uxtb	r2, r3
 80099d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099d4:	1c59      	adds	r1, r3, #1
 80099d6:	6379      	str	r1, [r7, #52]	; 0x34
 80099d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80099dc:	b2d2      	uxtb	r2, r2
 80099de:	701a      	strb	r2, [r3, #0]
 80099e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e2:	09db      	lsrs	r3, r3, #7
 80099e4:	633b      	str	r3, [r7, #48]	; 0x30
 80099e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e8:	2b7f      	cmp	r3, #127	; 0x7f
 80099ea:	d8f0      	bhi.n	80099ce <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80099ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099ee:	1c5a      	adds	r2, r3, #1
 80099f0:	637a      	str	r2, [r7, #52]	; 0x34
 80099f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099f4:	b2d2      	uxtb	r2, r2
 80099f6:	701a      	strb	r2, [r3, #0]
 80099f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099fa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a04:	e00b      	b.n	8009a1e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8009a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a08:	b2da      	uxtb	r2, r3
 8009a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a0c:	1c59      	adds	r1, r3, #1
 8009a0e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009a10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009a14:	b2d2      	uxtb	r2, r2
 8009a16:	701a      	strb	r2, [r3, #0]
 8009a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a1a:	09db      	lsrs	r3, r3, #7
 8009a1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a20:	2b7f      	cmp	r3, #127	; 0x7f
 8009a22:	d8f0      	bhi.n	8009a06 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8009a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a26:	1c5a      	adds	r2, r3, #1
 8009a28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009a2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a2c:	b2d2      	uxtb	r2, r2
 8009a2e:	701a      	strb	r2, [r3, #0]
 8009a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a32:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	627b      	str	r3, [r7, #36]	; 0x24
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	623b      	str	r3, [r7, #32]
 8009a3c:	e00b      	b.n	8009a56 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8009a3e:	6a3b      	ldr	r3, [r7, #32]
 8009a40:	b2da      	uxtb	r2, r3
 8009a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a44:	1c59      	adds	r1, r3, #1
 8009a46:	6279      	str	r1, [r7, #36]	; 0x24
 8009a48:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009a4c:	b2d2      	uxtb	r2, r2
 8009a4e:	701a      	strb	r2, [r3, #0]
 8009a50:	6a3b      	ldr	r3, [r7, #32]
 8009a52:	09db      	lsrs	r3, r3, #7
 8009a54:	623b      	str	r3, [r7, #32]
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	2b7f      	cmp	r3, #127	; 0x7f
 8009a5a:	d8f0      	bhi.n	8009a3e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8009a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5e:	1c5a      	adds	r2, r3, #1
 8009a60:	627a      	str	r2, [r7, #36]	; 0x24
 8009a62:	6a3a      	ldr	r2, [r7, #32]
 8009a64:	b2d2      	uxtb	r2, r2
 8009a66:	701a      	strb	r2, [r3, #0]
 8009a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009a6c:	68fa      	ldr	r2, [r7, #12]
 8009a6e:	6979      	ldr	r1, [r7, #20]
 8009a70:	69b8      	ldr	r0, [r7, #24]
 8009a72:	f7ff fda5 	bl	80095c0 <_SendPacket>
  RECORD_END();
 8009a76:	69fb      	ldr	r3, [r7, #28]
 8009a78:	f383 8811 	msr	BASEPRI, r3
}
 8009a7c:	bf00      	nop
 8009a7e:	3738      	adds	r7, #56	; 0x38
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}
 8009a84:	20014a6c 	.word	0x20014a6c

08009a88 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b090      	sub	sp, #64	; 0x40
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	60f8      	str	r0, [r7, #12]
 8009a90:	60b9      	str	r1, [r7, #8]
 8009a92:	607a      	str	r2, [r7, #4]
 8009a94:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8009a96:	f3ef 8311 	mrs	r3, BASEPRI
 8009a9a:	f04f 0120 	mov.w	r1, #32
 8009a9e:	f381 8811 	msr	BASEPRI, r1
 8009aa2:	61fb      	str	r3, [r7, #28]
 8009aa4:	4840      	ldr	r0, [pc, #256]	; (8009ba8 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8009aa6:	f7ff fc9c 	bl	80093e2 <_PreparePacket>
 8009aaa:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ab8:	e00b      	b.n	8009ad2 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8009aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009abc:	b2da      	uxtb	r2, r3
 8009abe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ac0:	1c59      	adds	r1, r3, #1
 8009ac2:	63f9      	str	r1, [r7, #60]	; 0x3c
 8009ac4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009ac8:	b2d2      	uxtb	r2, r2
 8009aca:	701a      	strb	r2, [r3, #0]
 8009acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ace:	09db      	lsrs	r3, r3, #7
 8009ad0:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad4:	2b7f      	cmp	r3, #127	; 0x7f
 8009ad6:	d8f0      	bhi.n	8009aba <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8009ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ada:	1c5a      	adds	r2, r3, #1
 8009adc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009ade:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ae0:	b2d2      	uxtb	r2, r2
 8009ae2:	701a      	strb	r2, [r3, #0]
 8009ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ae6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	637b      	str	r3, [r7, #52]	; 0x34
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	633b      	str	r3, [r7, #48]	; 0x30
 8009af0:	e00b      	b.n	8009b0a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8009af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af4:	b2da      	uxtb	r2, r3
 8009af6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009af8:	1c59      	adds	r1, r3, #1
 8009afa:	6379      	str	r1, [r7, #52]	; 0x34
 8009afc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009b00:	b2d2      	uxtb	r2, r2
 8009b02:	701a      	strb	r2, [r3, #0]
 8009b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b06:	09db      	lsrs	r3, r3, #7
 8009b08:	633b      	str	r3, [r7, #48]	; 0x30
 8009b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b0c:	2b7f      	cmp	r3, #127	; 0x7f
 8009b0e:	d8f0      	bhi.n	8009af2 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8009b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b12:	1c5a      	adds	r2, r3, #1
 8009b14:	637a      	str	r2, [r7, #52]	; 0x34
 8009b16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b18:	b2d2      	uxtb	r2, r2
 8009b1a:	701a      	strb	r2, [r3, #0]
 8009b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b1e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b28:	e00b      	b.n	8009b42 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8009b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b2c:	b2da      	uxtb	r2, r3
 8009b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b30:	1c59      	adds	r1, r3, #1
 8009b32:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009b34:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009b38:	b2d2      	uxtb	r2, r2
 8009b3a:	701a      	strb	r2, [r3, #0]
 8009b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b3e:	09db      	lsrs	r3, r3, #7
 8009b40:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b44:	2b7f      	cmp	r3, #127	; 0x7f
 8009b46:	d8f0      	bhi.n	8009b2a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8009b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b4a:	1c5a      	adds	r2, r3, #1
 8009b4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009b4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b50:	b2d2      	uxtb	r2, r2
 8009b52:	701a      	strb	r2, [r3, #0]
 8009b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b56:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8009b5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b5e:	623b      	str	r3, [r7, #32]
 8009b60:	e00b      	b.n	8009b7a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8009b62:	6a3b      	ldr	r3, [r7, #32]
 8009b64:	b2da      	uxtb	r2, r3
 8009b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b68:	1c59      	adds	r1, r3, #1
 8009b6a:	6279      	str	r1, [r7, #36]	; 0x24
 8009b6c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009b70:	b2d2      	uxtb	r2, r2
 8009b72:	701a      	strb	r2, [r3, #0]
 8009b74:	6a3b      	ldr	r3, [r7, #32]
 8009b76:	09db      	lsrs	r3, r3, #7
 8009b78:	623b      	str	r3, [r7, #32]
 8009b7a:	6a3b      	ldr	r3, [r7, #32]
 8009b7c:	2b7f      	cmp	r3, #127	; 0x7f
 8009b7e:	d8f0      	bhi.n	8009b62 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8009b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b82:	1c5a      	adds	r2, r3, #1
 8009b84:	627a      	str	r2, [r7, #36]	; 0x24
 8009b86:	6a3a      	ldr	r2, [r7, #32]
 8009b88:	b2d2      	uxtb	r2, r2
 8009b8a:	701a      	strb	r2, [r3, #0]
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b8e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009b90:	68fa      	ldr	r2, [r7, #12]
 8009b92:	6979      	ldr	r1, [r7, #20]
 8009b94:	69b8      	ldr	r0, [r7, #24]
 8009b96:	f7ff fd13 	bl	80095c0 <_SendPacket>
  RECORD_END();
 8009b9a:	69fb      	ldr	r3, [r7, #28]
 8009b9c:	f383 8811 	msr	BASEPRI, r3
}
 8009ba0:	bf00      	nop
 8009ba2:	3740      	adds	r7, #64	; 0x40
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	20014a6c 	.word	0x20014a6c

08009bac <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b08c      	sub	sp, #48	; 0x30
 8009bb0:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8009bb2:	4b58      	ldr	r3, [pc, #352]	; (8009d14 <SEGGER_SYSVIEW_Start+0x168>)
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8009bb8:	f3ef 8311 	mrs	r3, BASEPRI
 8009bbc:	f04f 0120 	mov.w	r1, #32
 8009bc0:	f381 8811 	msr	BASEPRI, r1
 8009bc4:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8009bc6:	4b53      	ldr	r3, [pc, #332]	; (8009d14 <SEGGER_SYSVIEW_Start+0x168>)
 8009bc8:	785b      	ldrb	r3, [r3, #1]
 8009bca:	220a      	movs	r2, #10
 8009bcc:	4952      	ldr	r1, [pc, #328]	; (8009d18 <SEGGER_SYSVIEW_Start+0x16c>)
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7f6 fb1e 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8009bda:	200a      	movs	r0, #10
 8009bdc:	f7ff fe2a 	bl	8009834 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8009be0:	f3ef 8311 	mrs	r3, BASEPRI
 8009be4:	f04f 0120 	mov.w	r1, #32
 8009be8:	f381 8811 	msr	BASEPRI, r1
 8009bec:	60bb      	str	r3, [r7, #8]
 8009bee:	484b      	ldr	r0, [pc, #300]	; (8009d1c <SEGGER_SYSVIEW_Start+0x170>)
 8009bf0:	f7ff fbf7 	bl	80093e2 <_PreparePacket>
 8009bf4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009bfe:	4b45      	ldr	r3, [pc, #276]	; (8009d14 <SEGGER_SYSVIEW_Start+0x168>)
 8009c00:	685b      	ldr	r3, [r3, #4]
 8009c02:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c04:	e00b      	b.n	8009c1e <SEGGER_SYSVIEW_Start+0x72>
 8009c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c08:	b2da      	uxtb	r2, r3
 8009c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c0c:	1c59      	adds	r1, r3, #1
 8009c0e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009c10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009c14:	b2d2      	uxtb	r2, r2
 8009c16:	701a      	strb	r2, [r3, #0]
 8009c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c1a:	09db      	lsrs	r3, r3, #7
 8009c1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c20:	2b7f      	cmp	r3, #127	; 0x7f
 8009c22:	d8f0      	bhi.n	8009c06 <SEGGER_SYSVIEW_Start+0x5a>
 8009c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c26:	1c5a      	adds	r2, r3, #1
 8009c28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009c2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009c2c:	b2d2      	uxtb	r2, r2
 8009c2e:	701a      	strb	r2, [r3, #0]
 8009c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c32:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	627b      	str	r3, [r7, #36]	; 0x24
 8009c38:	4b36      	ldr	r3, [pc, #216]	; (8009d14 <SEGGER_SYSVIEW_Start+0x168>)
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	623b      	str	r3, [r7, #32]
 8009c3e:	e00b      	b.n	8009c58 <SEGGER_SYSVIEW_Start+0xac>
 8009c40:	6a3b      	ldr	r3, [r7, #32]
 8009c42:	b2da      	uxtb	r2, r3
 8009c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c46:	1c59      	adds	r1, r3, #1
 8009c48:	6279      	str	r1, [r7, #36]	; 0x24
 8009c4a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009c4e:	b2d2      	uxtb	r2, r2
 8009c50:	701a      	strb	r2, [r3, #0]
 8009c52:	6a3b      	ldr	r3, [r7, #32]
 8009c54:	09db      	lsrs	r3, r3, #7
 8009c56:	623b      	str	r3, [r7, #32]
 8009c58:	6a3b      	ldr	r3, [r7, #32]
 8009c5a:	2b7f      	cmp	r3, #127	; 0x7f
 8009c5c:	d8f0      	bhi.n	8009c40 <SEGGER_SYSVIEW_Start+0x94>
 8009c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c60:	1c5a      	adds	r2, r3, #1
 8009c62:	627a      	str	r2, [r7, #36]	; 0x24
 8009c64:	6a3a      	ldr	r2, [r7, #32]
 8009c66:	b2d2      	uxtb	r2, r2
 8009c68:	701a      	strb	r2, [r3, #0]
 8009c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c6c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	61fb      	str	r3, [r7, #28]
 8009c72:	4b28      	ldr	r3, [pc, #160]	; (8009d14 <SEGGER_SYSVIEW_Start+0x168>)
 8009c74:	691b      	ldr	r3, [r3, #16]
 8009c76:	61bb      	str	r3, [r7, #24]
 8009c78:	e00b      	b.n	8009c92 <SEGGER_SYSVIEW_Start+0xe6>
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	b2da      	uxtb	r2, r3
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	1c59      	adds	r1, r3, #1
 8009c82:	61f9      	str	r1, [r7, #28]
 8009c84:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009c88:	b2d2      	uxtb	r2, r2
 8009c8a:	701a      	strb	r2, [r3, #0]
 8009c8c:	69bb      	ldr	r3, [r7, #24]
 8009c8e:	09db      	lsrs	r3, r3, #7
 8009c90:	61bb      	str	r3, [r7, #24]
 8009c92:	69bb      	ldr	r3, [r7, #24]
 8009c94:	2b7f      	cmp	r3, #127	; 0x7f
 8009c96:	d8f0      	bhi.n	8009c7a <SEGGER_SYSVIEW_Start+0xce>
 8009c98:	69fb      	ldr	r3, [r7, #28]
 8009c9a:	1c5a      	adds	r2, r3, #1
 8009c9c:	61fa      	str	r2, [r7, #28]
 8009c9e:	69ba      	ldr	r2, [r7, #24]
 8009ca0:	b2d2      	uxtb	r2, r2
 8009ca2:	701a      	strb	r2, [r3, #0]
 8009ca4:	69fb      	ldr	r3, [r7, #28]
 8009ca6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	617b      	str	r3, [r7, #20]
 8009cac:	2300      	movs	r3, #0
 8009cae:	613b      	str	r3, [r7, #16]
 8009cb0:	e00b      	b.n	8009cca <SEGGER_SYSVIEW_Start+0x11e>
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	b2da      	uxtb	r2, r3
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	1c59      	adds	r1, r3, #1
 8009cba:	6179      	str	r1, [r7, #20]
 8009cbc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009cc0:	b2d2      	uxtb	r2, r2
 8009cc2:	701a      	strb	r2, [r3, #0]
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	09db      	lsrs	r3, r3, #7
 8009cc8:	613b      	str	r3, [r7, #16]
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	2b7f      	cmp	r3, #127	; 0x7f
 8009cce:	d8f0      	bhi.n	8009cb2 <SEGGER_SYSVIEW_Start+0x106>
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	1c5a      	adds	r2, r3, #1
 8009cd4:	617a      	str	r2, [r7, #20]
 8009cd6:	693a      	ldr	r2, [r7, #16]
 8009cd8:	b2d2      	uxtb	r2, r2
 8009cda:	701a      	strb	r2, [r3, #0]
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8009ce0:	2218      	movs	r2, #24
 8009ce2:	6839      	ldr	r1, [r7, #0]
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f7ff fc6b 	bl	80095c0 <_SendPacket>
      RECORD_END();
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8009cf0:	4b08      	ldr	r3, [pc, #32]	; (8009d14 <SEGGER_SYSVIEW_Start+0x168>)
 8009cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d002      	beq.n	8009cfe <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8009cf8:	4b06      	ldr	r3, [pc, #24]	; (8009d14 <SEGGER_SYSVIEW_Start+0x168>)
 8009cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cfc:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8009cfe:	f000 f9eb 	bl	800a0d8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8009d02:	f000 f9b1 	bl	800a068 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8009d06:	f000 fc23 	bl	800a550 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8009d0a:	bf00      	nop
 8009d0c:	3730      	adds	r7, #48	; 0x30
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}
 8009d12:	bf00      	nop
 8009d14:	20014a3c 	.word	0x20014a3c
 8009d18:	0800d27c 	.word	0x0800d27c
 8009d1c:	20014a6c 	.word	0x20014a6c

08009d20 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b082      	sub	sp, #8
 8009d24:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009d26:	f3ef 8311 	mrs	r3, BASEPRI
 8009d2a:	f04f 0120 	mov.w	r1, #32
 8009d2e:	f381 8811 	msr	BASEPRI, r1
 8009d32:	607b      	str	r3, [r7, #4]
 8009d34:	480b      	ldr	r0, [pc, #44]	; (8009d64 <SEGGER_SYSVIEW_Stop+0x44>)
 8009d36:	f7ff fb54 	bl	80093e2 <_PreparePacket>
 8009d3a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8009d3c:	4b0a      	ldr	r3, [pc, #40]	; (8009d68 <SEGGER_SYSVIEW_Stop+0x48>)
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d007      	beq.n	8009d54 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8009d44:	220b      	movs	r2, #11
 8009d46:	6839      	ldr	r1, [r7, #0]
 8009d48:	6838      	ldr	r0, [r7, #0]
 8009d4a:	f7ff fc39 	bl	80095c0 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8009d4e:	4b06      	ldr	r3, [pc, #24]	; (8009d68 <SEGGER_SYSVIEW_Stop+0x48>)
 8009d50:	2200      	movs	r2, #0
 8009d52:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f383 8811 	msr	BASEPRI, r3
}
 8009d5a:	bf00      	nop
 8009d5c:	3708      	adds	r7, #8
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	20014a6c 	.word	0x20014a6c
 8009d68:	20014a3c 	.word	0x20014a3c

08009d6c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b08c      	sub	sp, #48	; 0x30
 8009d70:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8009d72:	f3ef 8311 	mrs	r3, BASEPRI
 8009d76:	f04f 0120 	mov.w	r1, #32
 8009d7a:	f381 8811 	msr	BASEPRI, r1
 8009d7e:	60fb      	str	r3, [r7, #12]
 8009d80:	4845      	ldr	r0, [pc, #276]	; (8009e98 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8009d82:	f7ff fb2e 	bl	80093e2 <_PreparePacket>
 8009d86:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d90:	4b42      	ldr	r3, [pc, #264]	; (8009e9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009d92:	685b      	ldr	r3, [r3, #4]
 8009d94:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d96:	e00b      	b.n	8009db0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8009d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d9a:	b2da      	uxtb	r2, r3
 8009d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d9e:	1c59      	adds	r1, r3, #1
 8009da0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009da2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009da6:	b2d2      	uxtb	r2, r2
 8009da8:	701a      	strb	r2, [r3, #0]
 8009daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dac:	09db      	lsrs	r3, r3, #7
 8009dae:	62bb      	str	r3, [r7, #40]	; 0x28
 8009db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009db2:	2b7f      	cmp	r3, #127	; 0x7f
 8009db4:	d8f0      	bhi.n	8009d98 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8009db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009db8:	1c5a      	adds	r2, r3, #1
 8009dba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009dbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009dbe:	b2d2      	uxtb	r2, r2
 8009dc0:	701a      	strb	r2, [r3, #0]
 8009dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dc4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8009dca:	4b34      	ldr	r3, [pc, #208]	; (8009e9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	623b      	str	r3, [r7, #32]
 8009dd0:	e00b      	b.n	8009dea <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8009dd2:	6a3b      	ldr	r3, [r7, #32]
 8009dd4:	b2da      	uxtb	r2, r3
 8009dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd8:	1c59      	adds	r1, r3, #1
 8009dda:	6279      	str	r1, [r7, #36]	; 0x24
 8009ddc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009de0:	b2d2      	uxtb	r2, r2
 8009de2:	701a      	strb	r2, [r3, #0]
 8009de4:	6a3b      	ldr	r3, [r7, #32]
 8009de6:	09db      	lsrs	r3, r3, #7
 8009de8:	623b      	str	r3, [r7, #32]
 8009dea:	6a3b      	ldr	r3, [r7, #32]
 8009dec:	2b7f      	cmp	r3, #127	; 0x7f
 8009dee:	d8f0      	bhi.n	8009dd2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8009df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df2:	1c5a      	adds	r2, r3, #1
 8009df4:	627a      	str	r2, [r7, #36]	; 0x24
 8009df6:	6a3a      	ldr	r2, [r7, #32]
 8009df8:	b2d2      	uxtb	r2, r2
 8009dfa:	701a      	strb	r2, [r3, #0]
 8009dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	61fb      	str	r3, [r7, #28]
 8009e04:	4b25      	ldr	r3, [pc, #148]	; (8009e9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009e06:	691b      	ldr	r3, [r3, #16]
 8009e08:	61bb      	str	r3, [r7, #24]
 8009e0a:	e00b      	b.n	8009e24 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	b2da      	uxtb	r2, r3
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	1c59      	adds	r1, r3, #1
 8009e14:	61f9      	str	r1, [r7, #28]
 8009e16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009e1a:	b2d2      	uxtb	r2, r2
 8009e1c:	701a      	strb	r2, [r3, #0]
 8009e1e:	69bb      	ldr	r3, [r7, #24]
 8009e20:	09db      	lsrs	r3, r3, #7
 8009e22:	61bb      	str	r3, [r7, #24]
 8009e24:	69bb      	ldr	r3, [r7, #24]
 8009e26:	2b7f      	cmp	r3, #127	; 0x7f
 8009e28:	d8f0      	bhi.n	8009e0c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8009e2a:	69fb      	ldr	r3, [r7, #28]
 8009e2c:	1c5a      	adds	r2, r3, #1
 8009e2e:	61fa      	str	r2, [r7, #28]
 8009e30:	69ba      	ldr	r2, [r7, #24]
 8009e32:	b2d2      	uxtb	r2, r2
 8009e34:	701a      	strb	r2, [r3, #0]
 8009e36:	69fb      	ldr	r3, [r7, #28]
 8009e38:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	617b      	str	r3, [r7, #20]
 8009e3e:	2300      	movs	r3, #0
 8009e40:	613b      	str	r3, [r7, #16]
 8009e42:	e00b      	b.n	8009e5c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	b2da      	uxtb	r2, r3
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	1c59      	adds	r1, r3, #1
 8009e4c:	6179      	str	r1, [r7, #20]
 8009e4e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009e52:	b2d2      	uxtb	r2, r2
 8009e54:	701a      	strb	r2, [r3, #0]
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	09db      	lsrs	r3, r3, #7
 8009e5a:	613b      	str	r3, [r7, #16]
 8009e5c:	693b      	ldr	r3, [r7, #16]
 8009e5e:	2b7f      	cmp	r3, #127	; 0x7f
 8009e60:	d8f0      	bhi.n	8009e44 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	1c5a      	adds	r2, r3, #1
 8009e66:	617a      	str	r2, [r7, #20]
 8009e68:	693a      	ldr	r2, [r7, #16]
 8009e6a:	b2d2      	uxtb	r2, r2
 8009e6c:	701a      	strb	r2, [r3, #0]
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8009e72:	2218      	movs	r2, #24
 8009e74:	6879      	ldr	r1, [r7, #4]
 8009e76:	68b8      	ldr	r0, [r7, #8]
 8009e78:	f7ff fba2 	bl	80095c0 <_SendPacket>
  RECORD_END();
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8009e82:	4b06      	ldr	r3, [pc, #24]	; (8009e9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d002      	beq.n	8009e90 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8009e8a:	4b04      	ldr	r3, [pc, #16]	; (8009e9c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e8e:	4798      	blx	r3
  }
}
 8009e90:	bf00      	nop
 8009e92:	3730      	adds	r7, #48	; 0x30
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	20014a6c 	.word	0x20014a6c
 8009e9c:	20014a3c 	.word	0x20014a3c

08009ea0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b092      	sub	sp, #72	; 0x48
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8009ea8:	f3ef 8311 	mrs	r3, BASEPRI
 8009eac:	f04f 0120 	mov.w	r1, #32
 8009eb0:	f381 8811 	msr	BASEPRI, r1
 8009eb4:	617b      	str	r3, [r7, #20]
 8009eb6:	486a      	ldr	r0, [pc, #424]	; (800a060 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8009eb8:	f7ff fa93 	bl	80093e2 <_PreparePacket>
 8009ebc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	647b      	str	r3, [r7, #68]	; 0x44
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	4b66      	ldr	r3, [pc, #408]	; (800a064 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8009ecc:	691b      	ldr	r3, [r3, #16]
 8009ece:	1ad3      	subs	r3, r2, r3
 8009ed0:	643b      	str	r3, [r7, #64]	; 0x40
 8009ed2:	e00b      	b.n	8009eec <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8009ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ed6:	b2da      	uxtb	r2, r3
 8009ed8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009eda:	1c59      	adds	r1, r3, #1
 8009edc:	6479      	str	r1, [r7, #68]	; 0x44
 8009ede:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009ee2:	b2d2      	uxtb	r2, r2
 8009ee4:	701a      	strb	r2, [r3, #0]
 8009ee6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ee8:	09db      	lsrs	r3, r3, #7
 8009eea:	643b      	str	r3, [r7, #64]	; 0x40
 8009eec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009eee:	2b7f      	cmp	r3, #127	; 0x7f
 8009ef0:	d8f0      	bhi.n	8009ed4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8009ef2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ef4:	1c5a      	adds	r2, r3, #1
 8009ef6:	647a      	str	r2, [r7, #68]	; 0x44
 8009ef8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009efa:	b2d2      	uxtb	r2, r2
 8009efc:	701a      	strb	r2, [r3, #0]
 8009efe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f00:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	689b      	ldr	r3, [r3, #8]
 8009f0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f0c:	e00b      	b.n	8009f26 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8009f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f10:	b2da      	uxtb	r2, r3
 8009f12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f14:	1c59      	adds	r1, r3, #1
 8009f16:	63f9      	str	r1, [r7, #60]	; 0x3c
 8009f18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009f1c:	b2d2      	uxtb	r2, r2
 8009f1e:	701a      	strb	r2, [r3, #0]
 8009f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f22:	09db      	lsrs	r3, r3, #7
 8009f24:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f28:	2b7f      	cmp	r3, #127	; 0x7f
 8009f2a:	d8f0      	bhi.n	8009f0e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8009f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f2e:	1c5a      	adds	r2, r3, #1
 8009f30:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009f32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f34:	b2d2      	uxtb	r2, r2
 8009f36:	701a      	strb	r2, [r3, #0]
 8009f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f3a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	685b      	ldr	r3, [r3, #4]
 8009f40:	2220      	movs	r2, #32
 8009f42:	4619      	mov	r1, r3
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f7ff f9ff 	bl	8009348 <_EncodeStr>
 8009f4a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8009f4c:	2209      	movs	r2, #9
 8009f4e:	68f9      	ldr	r1, [r7, #12]
 8009f50:	6938      	ldr	r0, [r7, #16]
 8009f52:	f7ff fb35 	bl	80095c0 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	637b      	str	r3, [r7, #52]	; 0x34
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681a      	ldr	r2, [r3, #0]
 8009f62:	4b40      	ldr	r3, [pc, #256]	; (800a064 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8009f64:	691b      	ldr	r3, [r3, #16]
 8009f66:	1ad3      	subs	r3, r2, r3
 8009f68:	633b      	str	r3, [r7, #48]	; 0x30
 8009f6a:	e00b      	b.n	8009f84 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8009f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f6e:	b2da      	uxtb	r2, r3
 8009f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f72:	1c59      	adds	r1, r3, #1
 8009f74:	6379      	str	r1, [r7, #52]	; 0x34
 8009f76:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009f7a:	b2d2      	uxtb	r2, r2
 8009f7c:	701a      	strb	r2, [r3, #0]
 8009f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f80:	09db      	lsrs	r3, r3, #7
 8009f82:	633b      	str	r3, [r7, #48]	; 0x30
 8009f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f86:	2b7f      	cmp	r3, #127	; 0x7f
 8009f88:	d8f0      	bhi.n	8009f6c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8009f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f8c:	1c5a      	adds	r2, r3, #1
 8009f8e:	637a      	str	r2, [r7, #52]	; 0x34
 8009f90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f92:	b2d2      	uxtb	r2, r2
 8009f94:	701a      	strb	r2, [r3, #0]
 8009f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f98:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	68db      	ldr	r3, [r3, #12]
 8009fa2:	62bb      	str	r3, [r7, #40]	; 0x28
 8009fa4:	e00b      	b.n	8009fbe <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8009fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fa8:	b2da      	uxtb	r2, r3
 8009faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fac:	1c59      	adds	r1, r3, #1
 8009fae:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009fb0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009fb4:	b2d2      	uxtb	r2, r2
 8009fb6:	701a      	strb	r2, [r3, #0]
 8009fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fba:	09db      	lsrs	r3, r3, #7
 8009fbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8009fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc0:	2b7f      	cmp	r3, #127	; 0x7f
 8009fc2:	d8f0      	bhi.n	8009fa6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8009fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fc6:	1c5a      	adds	r2, r3, #1
 8009fc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009fca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009fcc:	b2d2      	uxtb	r2, r2
 8009fce:	701a      	strb	r2, [r3, #0]
 8009fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fd2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	691b      	ldr	r3, [r3, #16]
 8009fdc:	623b      	str	r3, [r7, #32]
 8009fde:	e00b      	b.n	8009ff8 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8009fe0:	6a3b      	ldr	r3, [r7, #32]
 8009fe2:	b2da      	uxtb	r2, r3
 8009fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fe6:	1c59      	adds	r1, r3, #1
 8009fe8:	6279      	str	r1, [r7, #36]	; 0x24
 8009fea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009fee:	b2d2      	uxtb	r2, r2
 8009ff0:	701a      	strb	r2, [r3, #0]
 8009ff2:	6a3b      	ldr	r3, [r7, #32]
 8009ff4:	09db      	lsrs	r3, r3, #7
 8009ff6:	623b      	str	r3, [r7, #32]
 8009ff8:	6a3b      	ldr	r3, [r7, #32]
 8009ffa:	2b7f      	cmp	r3, #127	; 0x7f
 8009ffc:	d8f0      	bhi.n	8009fe0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8009ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a000:	1c5a      	adds	r2, r3, #1
 800a002:	627a      	str	r2, [r7, #36]	; 0x24
 800a004:	6a3a      	ldr	r2, [r7, #32]
 800a006:	b2d2      	uxtb	r2, r2
 800a008:	701a      	strb	r2, [r3, #0]
 800a00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a00c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	61fb      	str	r3, [r7, #28]
 800a012:	2300      	movs	r3, #0
 800a014:	61bb      	str	r3, [r7, #24]
 800a016:	e00b      	b.n	800a030 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800a018:	69bb      	ldr	r3, [r7, #24]
 800a01a:	b2da      	uxtb	r2, r3
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	1c59      	adds	r1, r3, #1
 800a020:	61f9      	str	r1, [r7, #28]
 800a022:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a026:	b2d2      	uxtb	r2, r2
 800a028:	701a      	strb	r2, [r3, #0]
 800a02a:	69bb      	ldr	r3, [r7, #24]
 800a02c:	09db      	lsrs	r3, r3, #7
 800a02e:	61bb      	str	r3, [r7, #24]
 800a030:	69bb      	ldr	r3, [r7, #24]
 800a032:	2b7f      	cmp	r3, #127	; 0x7f
 800a034:	d8f0      	bhi.n	800a018 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800a036:	69fb      	ldr	r3, [r7, #28]
 800a038:	1c5a      	adds	r2, r3, #1
 800a03a:	61fa      	str	r2, [r7, #28]
 800a03c:	69ba      	ldr	r2, [r7, #24]
 800a03e:	b2d2      	uxtb	r2, r2
 800a040:	701a      	strb	r2, [r3, #0]
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800a046:	2215      	movs	r2, #21
 800a048:	68f9      	ldr	r1, [r7, #12]
 800a04a:	6938      	ldr	r0, [r7, #16]
 800a04c:	f7ff fab8 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f383 8811 	msr	BASEPRI, r3
}
 800a056:	bf00      	nop
 800a058:	3748      	adds	r7, #72	; 0x48
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	20014a6c 	.word	0x20014a6c
 800a064:	20014a3c 	.word	0x20014a3c

0800a068 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800a068:	b580      	push	{r7, lr}
 800a06a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800a06c:	4b07      	ldr	r3, [pc, #28]	; (800a08c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a06e:	6a1b      	ldr	r3, [r3, #32]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d008      	beq.n	800a086 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800a074:	4b05      	ldr	r3, [pc, #20]	; (800a08c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a076:	6a1b      	ldr	r3, [r3, #32]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d003      	beq.n	800a086 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800a07e:	4b03      	ldr	r3, [pc, #12]	; (800a08c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a080:	6a1b      	ldr	r3, [r3, #32]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	4798      	blx	r3
  }
}
 800a086:	bf00      	nop
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	20014a3c 	.word	0x20014a3c

0800a090 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800a090:	b580      	push	{r7, lr}
 800a092:	b086      	sub	sp, #24
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a098:	f3ef 8311 	mrs	r3, BASEPRI
 800a09c:	f04f 0120 	mov.w	r1, #32
 800a0a0:	f381 8811 	msr	BASEPRI, r1
 800a0a4:	617b      	str	r3, [r7, #20]
 800a0a6:	480b      	ldr	r0, [pc, #44]	; (800a0d4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800a0a8:	f7ff f99b 	bl	80093e2 <_PreparePacket>
 800a0ac:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a0ae:	2280      	movs	r2, #128	; 0x80
 800a0b0:	6879      	ldr	r1, [r7, #4]
 800a0b2:	6938      	ldr	r0, [r7, #16]
 800a0b4:	f7ff f948 	bl	8009348 <_EncodeStr>
 800a0b8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800a0ba:	220e      	movs	r2, #14
 800a0bc:	68f9      	ldr	r1, [r7, #12]
 800a0be:	6938      	ldr	r0, [r7, #16]
 800a0c0:	f7ff fa7e 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	f383 8811 	msr	BASEPRI, r3
}
 800a0ca:	bf00      	nop
 800a0cc:	3718      	adds	r7, #24
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	bf00      	nop
 800a0d4:	20014a6c 	.word	0x20014a6c

0800a0d8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800a0d8:	b590      	push	{r4, r7, lr}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800a0de:	4b15      	ldr	r3, [pc, #84]	; (800a134 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a0e0:	6a1b      	ldr	r3, [r3, #32]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d01a      	beq.n	800a11c <SEGGER_SYSVIEW_RecordSystime+0x44>
 800a0e6:	4b13      	ldr	r3, [pc, #76]	; (800a134 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a0e8:	6a1b      	ldr	r3, [r3, #32]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d015      	beq.n	800a11c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800a0f0:	4b10      	ldr	r3, [pc, #64]	; (800a134 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a0f2:	6a1b      	ldr	r3, [r3, #32]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4798      	blx	r3
 800a0f8:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800a0fc:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800a0fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a102:	f04f 0200 	mov.w	r2, #0
 800a106:	f04f 0300 	mov.w	r3, #0
 800a10a:	000a      	movs	r2, r1
 800a10c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800a10e:	4613      	mov	r3, r2
 800a110:	461a      	mov	r2, r3
 800a112:	4621      	mov	r1, r4
 800a114:	200d      	movs	r0, #13
 800a116:	f7ff fbe7 	bl	80098e8 <SEGGER_SYSVIEW_RecordU32x2>
 800a11a:	e006      	b.n	800a12a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800a11c:	4b06      	ldr	r3, [pc, #24]	; (800a138 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4619      	mov	r1, r3
 800a122:	200c      	movs	r0, #12
 800a124:	f7ff fba4 	bl	8009870 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	370c      	adds	r7, #12
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd90      	pop	{r4, r7, pc}
 800a132:	bf00      	nop
 800a134:	20014a3c 	.word	0x20014a3c
 800a138:	e0001004 	.word	0xe0001004

0800a13c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b086      	sub	sp, #24
 800a140:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a142:	f3ef 8311 	mrs	r3, BASEPRI
 800a146:	f04f 0120 	mov.w	r1, #32
 800a14a:	f381 8811 	msr	BASEPRI, r1
 800a14e:	60fb      	str	r3, [r7, #12]
 800a150:	4819      	ldr	r0, [pc, #100]	; (800a1b8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800a152:	f7ff f946 	bl	80093e2 <_PreparePacket>
 800a156:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800a15c:	4b17      	ldr	r3, [pc, #92]	; (800a1bc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a164:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	617b      	str	r3, [r7, #20]
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	613b      	str	r3, [r7, #16]
 800a16e:	e00b      	b.n	800a188 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	b2da      	uxtb	r2, r3
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	1c59      	adds	r1, r3, #1
 800a178:	6179      	str	r1, [r7, #20]
 800a17a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a17e:	b2d2      	uxtb	r2, r2
 800a180:	701a      	strb	r2, [r3, #0]
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	09db      	lsrs	r3, r3, #7
 800a186:	613b      	str	r3, [r7, #16]
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	2b7f      	cmp	r3, #127	; 0x7f
 800a18c:	d8f0      	bhi.n	800a170 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	1c5a      	adds	r2, r3, #1
 800a192:	617a      	str	r2, [r7, #20]
 800a194:	693a      	ldr	r2, [r7, #16]
 800a196:	b2d2      	uxtb	r2, r2
 800a198:	701a      	strb	r2, [r3, #0]
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800a19e:	2202      	movs	r2, #2
 800a1a0:	6879      	ldr	r1, [r7, #4]
 800a1a2:	68b8      	ldr	r0, [r7, #8]
 800a1a4:	f7ff fa0c 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f383 8811 	msr	BASEPRI, r3
}
 800a1ae:	bf00      	nop
 800a1b0:	3718      	adds	r7, #24
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	20014a6c 	.word	0x20014a6c
 800a1bc:	e000ed04 	.word	0xe000ed04

0800a1c0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b082      	sub	sp, #8
 800a1c4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a1c6:	f3ef 8311 	mrs	r3, BASEPRI
 800a1ca:	f04f 0120 	mov.w	r1, #32
 800a1ce:	f381 8811 	msr	BASEPRI, r1
 800a1d2:	607b      	str	r3, [r7, #4]
 800a1d4:	4807      	ldr	r0, [pc, #28]	; (800a1f4 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800a1d6:	f7ff f904 	bl	80093e2 <_PreparePacket>
 800a1da:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800a1dc:	2203      	movs	r2, #3
 800a1de:	6839      	ldr	r1, [r7, #0]
 800a1e0:	6838      	ldr	r0, [r7, #0]
 800a1e2:	f7ff f9ed 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f383 8811 	msr	BASEPRI, r3
}
 800a1ec:	bf00      	nop
 800a1ee:	3708      	adds	r7, #8
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}
 800a1f4:	20014a6c 	.word	0x20014a6c

0800a1f8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b082      	sub	sp, #8
 800a1fc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a1fe:	f3ef 8311 	mrs	r3, BASEPRI
 800a202:	f04f 0120 	mov.w	r1, #32
 800a206:	f381 8811 	msr	BASEPRI, r1
 800a20a:	607b      	str	r3, [r7, #4]
 800a20c:	4807      	ldr	r0, [pc, #28]	; (800a22c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800a20e:	f7ff f8e8 	bl	80093e2 <_PreparePacket>
 800a212:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800a214:	2212      	movs	r2, #18
 800a216:	6839      	ldr	r1, [r7, #0]
 800a218:	6838      	ldr	r0, [r7, #0]
 800a21a:	f7ff f9d1 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f383 8811 	msr	BASEPRI, r3
}
 800a224:	bf00      	nop
 800a226:	3708      	adds	r7, #8
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}
 800a22c:	20014a6c 	.word	0x20014a6c

0800a230 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800a230:	b580      	push	{r7, lr}
 800a232:	b082      	sub	sp, #8
 800a234:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a236:	f3ef 8311 	mrs	r3, BASEPRI
 800a23a:	f04f 0120 	mov.w	r1, #32
 800a23e:	f381 8811 	msr	BASEPRI, r1
 800a242:	607b      	str	r3, [r7, #4]
 800a244:	4807      	ldr	r0, [pc, #28]	; (800a264 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800a246:	f7ff f8cc 	bl	80093e2 <_PreparePacket>
 800a24a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800a24c:	2211      	movs	r2, #17
 800a24e:	6839      	ldr	r1, [r7, #0]
 800a250:	6838      	ldr	r0, [r7, #0]
 800a252:	f7ff f9b5 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f383 8811 	msr	BASEPRI, r3
}
 800a25c:	bf00      	nop
 800a25e:	3708      	adds	r7, #8
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}
 800a264:	20014a6c 	.word	0x20014a6c

0800a268 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800a268:	b580      	push	{r7, lr}
 800a26a:	b088      	sub	sp, #32
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a270:	f3ef 8311 	mrs	r3, BASEPRI
 800a274:	f04f 0120 	mov.w	r1, #32
 800a278:	f381 8811 	msr	BASEPRI, r1
 800a27c:	617b      	str	r3, [r7, #20]
 800a27e:	4819      	ldr	r0, [pc, #100]	; (800a2e4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800a280:	f7ff f8af 	bl	80093e2 <_PreparePacket>
 800a284:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a28a:	4b17      	ldr	r3, [pc, #92]	; (800a2e8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800a28c:	691b      	ldr	r3, [r3, #16]
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	1ad3      	subs	r3, r2, r3
 800a292:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	61fb      	str	r3, [r7, #28]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	61bb      	str	r3, [r7, #24]
 800a29c:	e00b      	b.n	800a2b6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800a29e:	69bb      	ldr	r3, [r7, #24]
 800a2a0:	b2da      	uxtb	r2, r3
 800a2a2:	69fb      	ldr	r3, [r7, #28]
 800a2a4:	1c59      	adds	r1, r3, #1
 800a2a6:	61f9      	str	r1, [r7, #28]
 800a2a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a2ac:	b2d2      	uxtb	r2, r2
 800a2ae:	701a      	strb	r2, [r3, #0]
 800a2b0:	69bb      	ldr	r3, [r7, #24]
 800a2b2:	09db      	lsrs	r3, r3, #7
 800a2b4:	61bb      	str	r3, [r7, #24]
 800a2b6:	69bb      	ldr	r3, [r7, #24]
 800a2b8:	2b7f      	cmp	r3, #127	; 0x7f
 800a2ba:	d8f0      	bhi.n	800a29e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800a2bc:	69fb      	ldr	r3, [r7, #28]
 800a2be:	1c5a      	adds	r2, r3, #1
 800a2c0:	61fa      	str	r2, [r7, #28]
 800a2c2:	69ba      	ldr	r2, [r7, #24]
 800a2c4:	b2d2      	uxtb	r2, r2
 800a2c6:	701a      	strb	r2, [r3, #0]
 800a2c8:	69fb      	ldr	r3, [r7, #28]
 800a2ca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800a2cc:	2208      	movs	r2, #8
 800a2ce:	68f9      	ldr	r1, [r7, #12]
 800a2d0:	6938      	ldr	r0, [r7, #16]
 800a2d2:	f7ff f975 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	f383 8811 	msr	BASEPRI, r3
}
 800a2dc:	bf00      	nop
 800a2de:	3720      	adds	r7, #32
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}
 800a2e4:	20014a6c 	.word	0x20014a6c
 800a2e8:	20014a3c 	.word	0x20014a3c

0800a2ec <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b088      	sub	sp, #32
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a2f4:	f3ef 8311 	mrs	r3, BASEPRI
 800a2f8:	f04f 0120 	mov.w	r1, #32
 800a2fc:	f381 8811 	msr	BASEPRI, r1
 800a300:	617b      	str	r3, [r7, #20]
 800a302:	4819      	ldr	r0, [pc, #100]	; (800a368 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800a304:	f7ff f86d 	bl	80093e2 <_PreparePacket>
 800a308:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a30e:	4b17      	ldr	r3, [pc, #92]	; (800a36c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800a310:	691b      	ldr	r3, [r3, #16]
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	1ad3      	subs	r3, r2, r3
 800a316:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	61fb      	str	r3, [r7, #28]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	61bb      	str	r3, [r7, #24]
 800a320:	e00b      	b.n	800a33a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	b2da      	uxtb	r2, r3
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	1c59      	adds	r1, r3, #1
 800a32a:	61f9      	str	r1, [r7, #28]
 800a32c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a330:	b2d2      	uxtb	r2, r2
 800a332:	701a      	strb	r2, [r3, #0]
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	09db      	lsrs	r3, r3, #7
 800a338:	61bb      	str	r3, [r7, #24]
 800a33a:	69bb      	ldr	r3, [r7, #24]
 800a33c:	2b7f      	cmp	r3, #127	; 0x7f
 800a33e:	d8f0      	bhi.n	800a322 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800a340:	69fb      	ldr	r3, [r7, #28]
 800a342:	1c5a      	adds	r2, r3, #1
 800a344:	61fa      	str	r2, [r7, #28]
 800a346:	69ba      	ldr	r2, [r7, #24]
 800a348:	b2d2      	uxtb	r2, r2
 800a34a:	701a      	strb	r2, [r3, #0]
 800a34c:	69fb      	ldr	r3, [r7, #28]
 800a34e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800a350:	2204      	movs	r2, #4
 800a352:	68f9      	ldr	r1, [r7, #12]
 800a354:	6938      	ldr	r0, [r7, #16]
 800a356:	f7ff f933 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	f383 8811 	msr	BASEPRI, r3
}
 800a360:	bf00      	nop
 800a362:	3720      	adds	r7, #32
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}
 800a368:	20014a6c 	.word	0x20014a6c
 800a36c:	20014a3c 	.word	0x20014a3c

0800a370 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800a370:	b580      	push	{r7, lr}
 800a372:	b088      	sub	sp, #32
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a378:	f3ef 8311 	mrs	r3, BASEPRI
 800a37c:	f04f 0120 	mov.w	r1, #32
 800a380:	f381 8811 	msr	BASEPRI, r1
 800a384:	617b      	str	r3, [r7, #20]
 800a386:	4819      	ldr	r0, [pc, #100]	; (800a3ec <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800a388:	f7ff f82b 	bl	80093e2 <_PreparePacket>
 800a38c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a392:	4b17      	ldr	r3, [pc, #92]	; (800a3f0 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800a394:	691b      	ldr	r3, [r3, #16]
 800a396:	687a      	ldr	r2, [r7, #4]
 800a398:	1ad3      	subs	r3, r2, r3
 800a39a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	61fb      	str	r3, [r7, #28]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	61bb      	str	r3, [r7, #24]
 800a3a4:	e00b      	b.n	800a3be <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800a3a6:	69bb      	ldr	r3, [r7, #24]
 800a3a8:	b2da      	uxtb	r2, r3
 800a3aa:	69fb      	ldr	r3, [r7, #28]
 800a3ac:	1c59      	adds	r1, r3, #1
 800a3ae:	61f9      	str	r1, [r7, #28]
 800a3b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a3b4:	b2d2      	uxtb	r2, r2
 800a3b6:	701a      	strb	r2, [r3, #0]
 800a3b8:	69bb      	ldr	r3, [r7, #24]
 800a3ba:	09db      	lsrs	r3, r3, #7
 800a3bc:	61bb      	str	r3, [r7, #24]
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	2b7f      	cmp	r3, #127	; 0x7f
 800a3c2:	d8f0      	bhi.n	800a3a6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800a3c4:	69fb      	ldr	r3, [r7, #28]
 800a3c6:	1c5a      	adds	r2, r3, #1
 800a3c8:	61fa      	str	r2, [r7, #28]
 800a3ca:	69ba      	ldr	r2, [r7, #24]
 800a3cc:	b2d2      	uxtb	r2, r2
 800a3ce:	701a      	strb	r2, [r3, #0]
 800a3d0:	69fb      	ldr	r3, [r7, #28]
 800a3d2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800a3d4:	2206      	movs	r2, #6
 800a3d6:	68f9      	ldr	r1, [r7, #12]
 800a3d8:	6938      	ldr	r0, [r7, #16]
 800a3da:	f7ff f8f1 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	f383 8811 	msr	BASEPRI, r3
}
 800a3e4:	bf00      	nop
 800a3e6:	3720      	adds	r7, #32
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}
 800a3ec:	20014a6c 	.word	0x20014a6c
 800a3f0:	20014a3c 	.word	0x20014a3c

0800a3f4 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800a3f4:	b480      	push	{r7}
 800a3f6:	b083      	sub	sp, #12
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800a3fc:	4b04      	ldr	r3, [pc, #16]	; (800a410 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800a3fe:	691b      	ldr	r3, [r3, #16]
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	1ad3      	subs	r3, r2, r3
}
 800a404:	4618      	mov	r0, r3
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr
 800a410:	20014a3c 	.word	0x20014a3c

0800a414 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800a414:	b580      	push	{r7, lr}
 800a416:	b08c      	sub	sp, #48	; 0x30
 800a418:	af00      	add	r7, sp, #0
 800a41a:	4603      	mov	r3, r0
 800a41c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800a41e:	4b3b      	ldr	r3, [pc, #236]	; (800a50c <SEGGER_SYSVIEW_SendModule+0xf8>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d06d      	beq.n	800a502 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800a426:	4b39      	ldr	r3, [pc, #228]	; (800a50c <SEGGER_SYSVIEW_SendModule+0xf8>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800a42c:	2300      	movs	r3, #0
 800a42e:	62bb      	str	r3, [r7, #40]	; 0x28
 800a430:	e008      	b.n	800a444 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800a432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a434:	691b      	ldr	r3, [r3, #16]
 800a436:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800a438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d007      	beq.n	800a44e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800a43e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a440:	3301      	adds	r3, #1
 800a442:	62bb      	str	r3, [r7, #40]	; 0x28
 800a444:	79fb      	ldrb	r3, [r7, #7]
 800a446:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a448:	429a      	cmp	r2, r3
 800a44a:	d3f2      	bcc.n	800a432 <SEGGER_SYSVIEW_SendModule+0x1e>
 800a44c:	e000      	b.n	800a450 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800a44e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800a450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a452:	2b00      	cmp	r3, #0
 800a454:	d055      	beq.n	800a502 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a456:	f3ef 8311 	mrs	r3, BASEPRI
 800a45a:	f04f 0120 	mov.w	r1, #32
 800a45e:	f381 8811 	msr	BASEPRI, r1
 800a462:	617b      	str	r3, [r7, #20]
 800a464:	482a      	ldr	r0, [pc, #168]	; (800a510 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800a466:	f7fe ffbc 	bl	80093e2 <_PreparePacket>
 800a46a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	627b      	str	r3, [r7, #36]	; 0x24
 800a474:	79fb      	ldrb	r3, [r7, #7]
 800a476:	623b      	str	r3, [r7, #32]
 800a478:	e00b      	b.n	800a492 <SEGGER_SYSVIEW_SendModule+0x7e>
 800a47a:	6a3b      	ldr	r3, [r7, #32]
 800a47c:	b2da      	uxtb	r2, r3
 800a47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a480:	1c59      	adds	r1, r3, #1
 800a482:	6279      	str	r1, [r7, #36]	; 0x24
 800a484:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a488:	b2d2      	uxtb	r2, r2
 800a48a:	701a      	strb	r2, [r3, #0]
 800a48c:	6a3b      	ldr	r3, [r7, #32]
 800a48e:	09db      	lsrs	r3, r3, #7
 800a490:	623b      	str	r3, [r7, #32]
 800a492:	6a3b      	ldr	r3, [r7, #32]
 800a494:	2b7f      	cmp	r3, #127	; 0x7f
 800a496:	d8f0      	bhi.n	800a47a <SEGGER_SYSVIEW_SendModule+0x66>
 800a498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a49a:	1c5a      	adds	r2, r3, #1
 800a49c:	627a      	str	r2, [r7, #36]	; 0x24
 800a49e:	6a3a      	ldr	r2, [r7, #32]
 800a4a0:	b2d2      	uxtb	r2, r2
 800a4a2:	701a      	strb	r2, [r3, #0]
 800a4a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	61fb      	str	r3, [r7, #28]
 800a4ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4ae:	689b      	ldr	r3, [r3, #8]
 800a4b0:	61bb      	str	r3, [r7, #24]
 800a4b2:	e00b      	b.n	800a4cc <SEGGER_SYSVIEW_SendModule+0xb8>
 800a4b4:	69bb      	ldr	r3, [r7, #24]
 800a4b6:	b2da      	uxtb	r2, r3
 800a4b8:	69fb      	ldr	r3, [r7, #28]
 800a4ba:	1c59      	adds	r1, r3, #1
 800a4bc:	61f9      	str	r1, [r7, #28]
 800a4be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a4c2:	b2d2      	uxtb	r2, r2
 800a4c4:	701a      	strb	r2, [r3, #0]
 800a4c6:	69bb      	ldr	r3, [r7, #24]
 800a4c8:	09db      	lsrs	r3, r3, #7
 800a4ca:	61bb      	str	r3, [r7, #24]
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	2b7f      	cmp	r3, #127	; 0x7f
 800a4d0:	d8f0      	bhi.n	800a4b4 <SEGGER_SYSVIEW_SendModule+0xa0>
 800a4d2:	69fb      	ldr	r3, [r7, #28]
 800a4d4:	1c5a      	adds	r2, r3, #1
 800a4d6:	61fa      	str	r2, [r7, #28]
 800a4d8:	69ba      	ldr	r2, [r7, #24]
 800a4da:	b2d2      	uxtb	r2, r2
 800a4dc:	701a      	strb	r2, [r3, #0]
 800a4de:	69fb      	ldr	r3, [r7, #28]
 800a4e0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a4e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	2280      	movs	r2, #128	; 0x80
 800a4e8:	4619      	mov	r1, r3
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f7fe ff2c 	bl	8009348 <_EncodeStr>
 800a4f0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800a4f2:	2216      	movs	r2, #22
 800a4f4:	68f9      	ldr	r1, [r7, #12]
 800a4f6:	6938      	ldr	r0, [r7, #16]
 800a4f8:	f7ff f862 	bl	80095c0 <_SendPacket>
      RECORD_END();
 800a4fc:	697b      	ldr	r3, [r7, #20]
 800a4fe:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800a502:	bf00      	nop
 800a504:	3730      	adds	r7, #48	; 0x30
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}
 800a50a:	bf00      	nop
 800a50c:	20014a64 	.word	0x20014a64
 800a510:	20014a6c 	.word	0x20014a6c

0800a514 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800a514:	b580      	push	{r7, lr}
 800a516:	b082      	sub	sp, #8
 800a518:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800a51a:	4b0c      	ldr	r3, [pc, #48]	; (800a54c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d00f      	beq.n	800a542 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800a522:	4b0a      	ldr	r3, [pc, #40]	; (800a54c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	68db      	ldr	r3, [r3, #12]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d002      	beq.n	800a536 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	68db      	ldr	r3, [r3, #12]
 800a534:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	691b      	ldr	r3, [r3, #16]
 800a53a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d1f2      	bne.n	800a528 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800a542:	bf00      	nop
 800a544:	3708      	adds	r7, #8
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	20014a64 	.word	0x20014a64

0800a550 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800a550:	b580      	push	{r7, lr}
 800a552:	b086      	sub	sp, #24
 800a554:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800a556:	f3ef 8311 	mrs	r3, BASEPRI
 800a55a:	f04f 0120 	mov.w	r1, #32
 800a55e:	f381 8811 	msr	BASEPRI, r1
 800a562:	60fb      	str	r3, [r7, #12]
 800a564:	4817      	ldr	r0, [pc, #92]	; (800a5c4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800a566:	f7fe ff3c 	bl	80093e2 <_PreparePacket>
 800a56a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	617b      	str	r3, [r7, #20]
 800a574:	4b14      	ldr	r3, [pc, #80]	; (800a5c8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800a576:	781b      	ldrb	r3, [r3, #0]
 800a578:	613b      	str	r3, [r7, #16]
 800a57a:	e00b      	b.n	800a594 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	b2da      	uxtb	r2, r3
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	1c59      	adds	r1, r3, #1
 800a584:	6179      	str	r1, [r7, #20]
 800a586:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a58a:	b2d2      	uxtb	r2, r2
 800a58c:	701a      	strb	r2, [r3, #0]
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	09db      	lsrs	r3, r3, #7
 800a592:	613b      	str	r3, [r7, #16]
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	2b7f      	cmp	r3, #127	; 0x7f
 800a598:	d8f0      	bhi.n	800a57c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	1c5a      	adds	r2, r3, #1
 800a59e:	617a      	str	r2, [r7, #20]
 800a5a0:	693a      	ldr	r2, [r7, #16]
 800a5a2:	b2d2      	uxtb	r2, r2
 800a5a4:	701a      	strb	r2, [r3, #0]
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800a5aa:	221b      	movs	r2, #27
 800a5ac:	6879      	ldr	r1, [r7, #4]
 800a5ae:	68b8      	ldr	r0, [r7, #8]
 800a5b0:	f7ff f806 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f383 8811 	msr	BASEPRI, r3
}
 800a5ba:	bf00      	nop
 800a5bc:	3718      	adds	r7, #24
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	20014a6c 	.word	0x20014a6c
 800a5c8:	20014a68 	.word	0x20014a68

0800a5cc <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b08a      	sub	sp, #40	; 0x28
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a5d4:	f3ef 8311 	mrs	r3, BASEPRI
 800a5d8:	f04f 0120 	mov.w	r1, #32
 800a5dc:	f381 8811 	msr	BASEPRI, r1
 800a5e0:	617b      	str	r3, [r7, #20]
 800a5e2:	4827      	ldr	r0, [pc, #156]	; (800a680 <SEGGER_SYSVIEW_Warn+0xb4>)
 800a5e4:	f7fe fefd 	bl	80093e2 <_PreparePacket>
 800a5e8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a5ea:	2280      	movs	r2, #128	; 0x80
 800a5ec:	6879      	ldr	r1, [r7, #4]
 800a5ee:	6938      	ldr	r0, [r7, #16]
 800a5f0:	f7fe feaa 	bl	8009348 <_EncodeStr>
 800a5f4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	627b      	str	r3, [r7, #36]	; 0x24
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	623b      	str	r3, [r7, #32]
 800a5fe:	e00b      	b.n	800a618 <SEGGER_SYSVIEW_Warn+0x4c>
 800a600:	6a3b      	ldr	r3, [r7, #32]
 800a602:	b2da      	uxtb	r2, r3
 800a604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a606:	1c59      	adds	r1, r3, #1
 800a608:	6279      	str	r1, [r7, #36]	; 0x24
 800a60a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a60e:	b2d2      	uxtb	r2, r2
 800a610:	701a      	strb	r2, [r3, #0]
 800a612:	6a3b      	ldr	r3, [r7, #32]
 800a614:	09db      	lsrs	r3, r3, #7
 800a616:	623b      	str	r3, [r7, #32]
 800a618:	6a3b      	ldr	r3, [r7, #32]
 800a61a:	2b7f      	cmp	r3, #127	; 0x7f
 800a61c:	d8f0      	bhi.n	800a600 <SEGGER_SYSVIEW_Warn+0x34>
 800a61e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a620:	1c5a      	adds	r2, r3, #1
 800a622:	627a      	str	r2, [r7, #36]	; 0x24
 800a624:	6a3a      	ldr	r2, [r7, #32]
 800a626:	b2d2      	uxtb	r2, r2
 800a628:	701a      	strb	r2, [r3, #0]
 800a62a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	61fb      	str	r3, [r7, #28]
 800a632:	2300      	movs	r3, #0
 800a634:	61bb      	str	r3, [r7, #24]
 800a636:	e00b      	b.n	800a650 <SEGGER_SYSVIEW_Warn+0x84>
 800a638:	69bb      	ldr	r3, [r7, #24]
 800a63a:	b2da      	uxtb	r2, r3
 800a63c:	69fb      	ldr	r3, [r7, #28]
 800a63e:	1c59      	adds	r1, r3, #1
 800a640:	61f9      	str	r1, [r7, #28]
 800a642:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a646:	b2d2      	uxtb	r2, r2
 800a648:	701a      	strb	r2, [r3, #0]
 800a64a:	69bb      	ldr	r3, [r7, #24]
 800a64c:	09db      	lsrs	r3, r3, #7
 800a64e:	61bb      	str	r3, [r7, #24]
 800a650:	69bb      	ldr	r3, [r7, #24]
 800a652:	2b7f      	cmp	r3, #127	; 0x7f
 800a654:	d8f0      	bhi.n	800a638 <SEGGER_SYSVIEW_Warn+0x6c>
 800a656:	69fb      	ldr	r3, [r7, #28]
 800a658:	1c5a      	adds	r2, r3, #1
 800a65a:	61fa      	str	r2, [r7, #28]
 800a65c:	69ba      	ldr	r2, [r7, #24]
 800a65e:	b2d2      	uxtb	r2, r2
 800a660:	701a      	strb	r2, [r3, #0]
 800a662:	69fb      	ldr	r3, [r7, #28]
 800a664:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800a666:	221a      	movs	r2, #26
 800a668:	68f9      	ldr	r1, [r7, #12]
 800a66a:	6938      	ldr	r0, [r7, #16]
 800a66c:	f7fe ffa8 	bl	80095c0 <_SendPacket>
  RECORD_END();
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	f383 8811 	msr	BASEPRI, r3
}
 800a676:	bf00      	nop
 800a678:	3728      	adds	r7, #40	; 0x28
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	20014a6c 	.word	0x20014a6c

0800a684 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	607a      	str	r2, [r7, #4]
 800a690:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800a692:	683a      	ldr	r2, [r7, #0]
 800a694:	6879      	ldr	r1, [r7, #4]
 800a696:	2000      	movs	r0, #0
 800a698:	f7fe fd3c 	bl	8009114 <SEGGER_RTT_Write>
  return len;
 800a69c:	683b      	ldr	r3, [r7, #0]
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3710      	adds	r7, #16
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}

0800a6a6 <__cvt>:
 800a6a6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a6aa:	ec55 4b10 	vmov	r4, r5, d0
 800a6ae:	2d00      	cmp	r5, #0
 800a6b0:	460e      	mov	r6, r1
 800a6b2:	4619      	mov	r1, r3
 800a6b4:	462b      	mov	r3, r5
 800a6b6:	bfbb      	ittet	lt
 800a6b8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a6bc:	461d      	movlt	r5, r3
 800a6be:	2300      	movge	r3, #0
 800a6c0:	232d      	movlt	r3, #45	; 0x2d
 800a6c2:	700b      	strb	r3, [r1, #0]
 800a6c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6c6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a6ca:	4691      	mov	r9, r2
 800a6cc:	f023 0820 	bic.w	r8, r3, #32
 800a6d0:	bfbc      	itt	lt
 800a6d2:	4622      	movlt	r2, r4
 800a6d4:	4614      	movlt	r4, r2
 800a6d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a6da:	d005      	beq.n	800a6e8 <__cvt+0x42>
 800a6dc:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a6e0:	d100      	bne.n	800a6e4 <__cvt+0x3e>
 800a6e2:	3601      	adds	r6, #1
 800a6e4:	2102      	movs	r1, #2
 800a6e6:	e000      	b.n	800a6ea <__cvt+0x44>
 800a6e8:	2103      	movs	r1, #3
 800a6ea:	ab03      	add	r3, sp, #12
 800a6ec:	9301      	str	r3, [sp, #4]
 800a6ee:	ab02      	add	r3, sp, #8
 800a6f0:	9300      	str	r3, [sp, #0]
 800a6f2:	ec45 4b10 	vmov	d0, r4, r5
 800a6f6:	4653      	mov	r3, sl
 800a6f8:	4632      	mov	r2, r6
 800a6fa:	f000 fe55 	bl	800b3a8 <_dtoa_r>
 800a6fe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a702:	4607      	mov	r7, r0
 800a704:	d102      	bne.n	800a70c <__cvt+0x66>
 800a706:	f019 0f01 	tst.w	r9, #1
 800a70a:	d022      	beq.n	800a752 <__cvt+0xac>
 800a70c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a710:	eb07 0906 	add.w	r9, r7, r6
 800a714:	d110      	bne.n	800a738 <__cvt+0x92>
 800a716:	783b      	ldrb	r3, [r7, #0]
 800a718:	2b30      	cmp	r3, #48	; 0x30
 800a71a:	d10a      	bne.n	800a732 <__cvt+0x8c>
 800a71c:	2200      	movs	r2, #0
 800a71e:	2300      	movs	r3, #0
 800a720:	4620      	mov	r0, r4
 800a722:	4629      	mov	r1, r5
 800a724:	f7f6 fa40 	bl	8000ba8 <__aeabi_dcmpeq>
 800a728:	b918      	cbnz	r0, 800a732 <__cvt+0x8c>
 800a72a:	f1c6 0601 	rsb	r6, r6, #1
 800a72e:	f8ca 6000 	str.w	r6, [sl]
 800a732:	f8da 3000 	ldr.w	r3, [sl]
 800a736:	4499      	add	r9, r3
 800a738:	2200      	movs	r2, #0
 800a73a:	2300      	movs	r3, #0
 800a73c:	4620      	mov	r0, r4
 800a73e:	4629      	mov	r1, r5
 800a740:	f7f6 fa32 	bl	8000ba8 <__aeabi_dcmpeq>
 800a744:	b108      	cbz	r0, 800a74a <__cvt+0xa4>
 800a746:	f8cd 900c 	str.w	r9, [sp, #12]
 800a74a:	2230      	movs	r2, #48	; 0x30
 800a74c:	9b03      	ldr	r3, [sp, #12]
 800a74e:	454b      	cmp	r3, r9
 800a750:	d307      	bcc.n	800a762 <__cvt+0xbc>
 800a752:	9b03      	ldr	r3, [sp, #12]
 800a754:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a756:	1bdb      	subs	r3, r3, r7
 800a758:	4638      	mov	r0, r7
 800a75a:	6013      	str	r3, [r2, #0]
 800a75c:	b004      	add	sp, #16
 800a75e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a762:	1c59      	adds	r1, r3, #1
 800a764:	9103      	str	r1, [sp, #12]
 800a766:	701a      	strb	r2, [r3, #0]
 800a768:	e7f0      	b.n	800a74c <__cvt+0xa6>

0800a76a <__exponent>:
 800a76a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a76c:	4603      	mov	r3, r0
 800a76e:	2900      	cmp	r1, #0
 800a770:	bfb8      	it	lt
 800a772:	4249      	neglt	r1, r1
 800a774:	f803 2b02 	strb.w	r2, [r3], #2
 800a778:	bfb4      	ite	lt
 800a77a:	222d      	movlt	r2, #45	; 0x2d
 800a77c:	222b      	movge	r2, #43	; 0x2b
 800a77e:	2909      	cmp	r1, #9
 800a780:	7042      	strb	r2, [r0, #1]
 800a782:	dd2a      	ble.n	800a7da <__exponent+0x70>
 800a784:	f10d 0207 	add.w	r2, sp, #7
 800a788:	4617      	mov	r7, r2
 800a78a:	260a      	movs	r6, #10
 800a78c:	4694      	mov	ip, r2
 800a78e:	fb91 f5f6 	sdiv	r5, r1, r6
 800a792:	fb06 1415 	mls	r4, r6, r5, r1
 800a796:	3430      	adds	r4, #48	; 0x30
 800a798:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a79c:	460c      	mov	r4, r1
 800a79e:	2c63      	cmp	r4, #99	; 0x63
 800a7a0:	f102 32ff 	add.w	r2, r2, #4294967295
 800a7a4:	4629      	mov	r1, r5
 800a7a6:	dcf1      	bgt.n	800a78c <__exponent+0x22>
 800a7a8:	3130      	adds	r1, #48	; 0x30
 800a7aa:	f1ac 0402 	sub.w	r4, ip, #2
 800a7ae:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a7b2:	1c41      	adds	r1, r0, #1
 800a7b4:	4622      	mov	r2, r4
 800a7b6:	42ba      	cmp	r2, r7
 800a7b8:	d30a      	bcc.n	800a7d0 <__exponent+0x66>
 800a7ba:	f10d 0209 	add.w	r2, sp, #9
 800a7be:	eba2 020c 	sub.w	r2, r2, ip
 800a7c2:	42bc      	cmp	r4, r7
 800a7c4:	bf88      	it	hi
 800a7c6:	2200      	movhi	r2, #0
 800a7c8:	4413      	add	r3, r2
 800a7ca:	1a18      	subs	r0, r3, r0
 800a7cc:	b003      	add	sp, #12
 800a7ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7d0:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a7d4:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a7d8:	e7ed      	b.n	800a7b6 <__exponent+0x4c>
 800a7da:	2330      	movs	r3, #48	; 0x30
 800a7dc:	3130      	adds	r1, #48	; 0x30
 800a7de:	7083      	strb	r3, [r0, #2]
 800a7e0:	70c1      	strb	r1, [r0, #3]
 800a7e2:	1d03      	adds	r3, r0, #4
 800a7e4:	e7f1      	b.n	800a7ca <__exponent+0x60>
	...

0800a7e8 <_printf_float>:
 800a7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ec:	ed2d 8b02 	vpush	{d8}
 800a7f0:	b08d      	sub	sp, #52	; 0x34
 800a7f2:	460c      	mov	r4, r1
 800a7f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a7f8:	4616      	mov	r6, r2
 800a7fa:	461f      	mov	r7, r3
 800a7fc:	4605      	mov	r5, r0
 800a7fe:	f000 fcd7 	bl	800b1b0 <_localeconv_r>
 800a802:	f8d0 a000 	ldr.w	sl, [r0]
 800a806:	4650      	mov	r0, sl
 800a808:	f7f5 fda2 	bl	8000350 <strlen>
 800a80c:	2300      	movs	r3, #0
 800a80e:	930a      	str	r3, [sp, #40]	; 0x28
 800a810:	6823      	ldr	r3, [r4, #0]
 800a812:	9305      	str	r3, [sp, #20]
 800a814:	f8d8 3000 	ldr.w	r3, [r8]
 800a818:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a81c:	3307      	adds	r3, #7
 800a81e:	f023 0307 	bic.w	r3, r3, #7
 800a822:	f103 0208 	add.w	r2, r3, #8
 800a826:	f8c8 2000 	str.w	r2, [r8]
 800a82a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a82e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a832:	9307      	str	r3, [sp, #28]
 800a834:	f8cd 8018 	str.w	r8, [sp, #24]
 800a838:	ee08 0a10 	vmov	s16, r0
 800a83c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800a840:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a844:	4b9e      	ldr	r3, [pc, #632]	; (800aac0 <_printf_float+0x2d8>)
 800a846:	f04f 32ff 	mov.w	r2, #4294967295
 800a84a:	f7f6 f9df 	bl	8000c0c <__aeabi_dcmpun>
 800a84e:	bb88      	cbnz	r0, 800a8b4 <_printf_float+0xcc>
 800a850:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a854:	4b9a      	ldr	r3, [pc, #616]	; (800aac0 <_printf_float+0x2d8>)
 800a856:	f04f 32ff 	mov.w	r2, #4294967295
 800a85a:	f7f6 f9b9 	bl	8000bd0 <__aeabi_dcmple>
 800a85e:	bb48      	cbnz	r0, 800a8b4 <_printf_float+0xcc>
 800a860:	2200      	movs	r2, #0
 800a862:	2300      	movs	r3, #0
 800a864:	4640      	mov	r0, r8
 800a866:	4649      	mov	r1, r9
 800a868:	f7f6 f9a8 	bl	8000bbc <__aeabi_dcmplt>
 800a86c:	b110      	cbz	r0, 800a874 <_printf_float+0x8c>
 800a86e:	232d      	movs	r3, #45	; 0x2d
 800a870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a874:	4a93      	ldr	r2, [pc, #588]	; (800aac4 <_printf_float+0x2dc>)
 800a876:	4b94      	ldr	r3, [pc, #592]	; (800aac8 <_printf_float+0x2e0>)
 800a878:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a87c:	bf94      	ite	ls
 800a87e:	4690      	movls	r8, r2
 800a880:	4698      	movhi	r8, r3
 800a882:	2303      	movs	r3, #3
 800a884:	6123      	str	r3, [r4, #16]
 800a886:	9b05      	ldr	r3, [sp, #20]
 800a888:	f023 0304 	bic.w	r3, r3, #4
 800a88c:	6023      	str	r3, [r4, #0]
 800a88e:	f04f 0900 	mov.w	r9, #0
 800a892:	9700      	str	r7, [sp, #0]
 800a894:	4633      	mov	r3, r6
 800a896:	aa0b      	add	r2, sp, #44	; 0x2c
 800a898:	4621      	mov	r1, r4
 800a89a:	4628      	mov	r0, r5
 800a89c:	f000 f9da 	bl	800ac54 <_printf_common>
 800a8a0:	3001      	adds	r0, #1
 800a8a2:	f040 8090 	bne.w	800a9c6 <_printf_float+0x1de>
 800a8a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a8aa:	b00d      	add	sp, #52	; 0x34
 800a8ac:	ecbd 8b02 	vpop	{d8}
 800a8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b4:	4642      	mov	r2, r8
 800a8b6:	464b      	mov	r3, r9
 800a8b8:	4640      	mov	r0, r8
 800a8ba:	4649      	mov	r1, r9
 800a8bc:	f7f6 f9a6 	bl	8000c0c <__aeabi_dcmpun>
 800a8c0:	b140      	cbz	r0, 800a8d4 <_printf_float+0xec>
 800a8c2:	464b      	mov	r3, r9
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	bfbc      	itt	lt
 800a8c8:	232d      	movlt	r3, #45	; 0x2d
 800a8ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a8ce:	4a7f      	ldr	r2, [pc, #508]	; (800aacc <_printf_float+0x2e4>)
 800a8d0:	4b7f      	ldr	r3, [pc, #508]	; (800aad0 <_printf_float+0x2e8>)
 800a8d2:	e7d1      	b.n	800a878 <_printf_float+0x90>
 800a8d4:	6863      	ldr	r3, [r4, #4]
 800a8d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a8da:	9206      	str	r2, [sp, #24]
 800a8dc:	1c5a      	adds	r2, r3, #1
 800a8de:	d13f      	bne.n	800a960 <_printf_float+0x178>
 800a8e0:	2306      	movs	r3, #6
 800a8e2:	6063      	str	r3, [r4, #4]
 800a8e4:	9b05      	ldr	r3, [sp, #20]
 800a8e6:	6861      	ldr	r1, [r4, #4]
 800a8e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	9303      	str	r3, [sp, #12]
 800a8f0:	ab0a      	add	r3, sp, #40	; 0x28
 800a8f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a8f6:	ab09      	add	r3, sp, #36	; 0x24
 800a8f8:	ec49 8b10 	vmov	d0, r8, r9
 800a8fc:	9300      	str	r3, [sp, #0]
 800a8fe:	6022      	str	r2, [r4, #0]
 800a900:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a904:	4628      	mov	r0, r5
 800a906:	f7ff fece 	bl	800a6a6 <__cvt>
 800a90a:	9b06      	ldr	r3, [sp, #24]
 800a90c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a90e:	2b47      	cmp	r3, #71	; 0x47
 800a910:	4680      	mov	r8, r0
 800a912:	d108      	bne.n	800a926 <_printf_float+0x13e>
 800a914:	1cc8      	adds	r0, r1, #3
 800a916:	db02      	blt.n	800a91e <_printf_float+0x136>
 800a918:	6863      	ldr	r3, [r4, #4]
 800a91a:	4299      	cmp	r1, r3
 800a91c:	dd41      	ble.n	800a9a2 <_printf_float+0x1ba>
 800a91e:	f1ab 0302 	sub.w	r3, fp, #2
 800a922:	fa5f fb83 	uxtb.w	fp, r3
 800a926:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a92a:	d820      	bhi.n	800a96e <_printf_float+0x186>
 800a92c:	3901      	subs	r1, #1
 800a92e:	465a      	mov	r2, fp
 800a930:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a934:	9109      	str	r1, [sp, #36]	; 0x24
 800a936:	f7ff ff18 	bl	800a76a <__exponent>
 800a93a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a93c:	1813      	adds	r3, r2, r0
 800a93e:	2a01      	cmp	r2, #1
 800a940:	4681      	mov	r9, r0
 800a942:	6123      	str	r3, [r4, #16]
 800a944:	dc02      	bgt.n	800a94c <_printf_float+0x164>
 800a946:	6822      	ldr	r2, [r4, #0]
 800a948:	07d2      	lsls	r2, r2, #31
 800a94a:	d501      	bpl.n	800a950 <_printf_float+0x168>
 800a94c:	3301      	adds	r3, #1
 800a94e:	6123      	str	r3, [r4, #16]
 800a950:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a954:	2b00      	cmp	r3, #0
 800a956:	d09c      	beq.n	800a892 <_printf_float+0xaa>
 800a958:	232d      	movs	r3, #45	; 0x2d
 800a95a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a95e:	e798      	b.n	800a892 <_printf_float+0xaa>
 800a960:	9a06      	ldr	r2, [sp, #24]
 800a962:	2a47      	cmp	r2, #71	; 0x47
 800a964:	d1be      	bne.n	800a8e4 <_printf_float+0xfc>
 800a966:	2b00      	cmp	r3, #0
 800a968:	d1bc      	bne.n	800a8e4 <_printf_float+0xfc>
 800a96a:	2301      	movs	r3, #1
 800a96c:	e7b9      	b.n	800a8e2 <_printf_float+0xfa>
 800a96e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a972:	d118      	bne.n	800a9a6 <_printf_float+0x1be>
 800a974:	2900      	cmp	r1, #0
 800a976:	6863      	ldr	r3, [r4, #4]
 800a978:	dd0b      	ble.n	800a992 <_printf_float+0x1aa>
 800a97a:	6121      	str	r1, [r4, #16]
 800a97c:	b913      	cbnz	r3, 800a984 <_printf_float+0x19c>
 800a97e:	6822      	ldr	r2, [r4, #0]
 800a980:	07d0      	lsls	r0, r2, #31
 800a982:	d502      	bpl.n	800a98a <_printf_float+0x1a2>
 800a984:	3301      	adds	r3, #1
 800a986:	440b      	add	r3, r1
 800a988:	6123      	str	r3, [r4, #16]
 800a98a:	65a1      	str	r1, [r4, #88]	; 0x58
 800a98c:	f04f 0900 	mov.w	r9, #0
 800a990:	e7de      	b.n	800a950 <_printf_float+0x168>
 800a992:	b913      	cbnz	r3, 800a99a <_printf_float+0x1b2>
 800a994:	6822      	ldr	r2, [r4, #0]
 800a996:	07d2      	lsls	r2, r2, #31
 800a998:	d501      	bpl.n	800a99e <_printf_float+0x1b6>
 800a99a:	3302      	adds	r3, #2
 800a99c:	e7f4      	b.n	800a988 <_printf_float+0x1a0>
 800a99e:	2301      	movs	r3, #1
 800a9a0:	e7f2      	b.n	800a988 <_printf_float+0x1a0>
 800a9a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a9a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9a8:	4299      	cmp	r1, r3
 800a9aa:	db05      	blt.n	800a9b8 <_printf_float+0x1d0>
 800a9ac:	6823      	ldr	r3, [r4, #0]
 800a9ae:	6121      	str	r1, [r4, #16]
 800a9b0:	07d8      	lsls	r0, r3, #31
 800a9b2:	d5ea      	bpl.n	800a98a <_printf_float+0x1a2>
 800a9b4:	1c4b      	adds	r3, r1, #1
 800a9b6:	e7e7      	b.n	800a988 <_printf_float+0x1a0>
 800a9b8:	2900      	cmp	r1, #0
 800a9ba:	bfd4      	ite	le
 800a9bc:	f1c1 0202 	rsble	r2, r1, #2
 800a9c0:	2201      	movgt	r2, #1
 800a9c2:	4413      	add	r3, r2
 800a9c4:	e7e0      	b.n	800a988 <_printf_float+0x1a0>
 800a9c6:	6823      	ldr	r3, [r4, #0]
 800a9c8:	055a      	lsls	r2, r3, #21
 800a9ca:	d407      	bmi.n	800a9dc <_printf_float+0x1f4>
 800a9cc:	6923      	ldr	r3, [r4, #16]
 800a9ce:	4642      	mov	r2, r8
 800a9d0:	4631      	mov	r1, r6
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	47b8      	blx	r7
 800a9d6:	3001      	adds	r0, #1
 800a9d8:	d12c      	bne.n	800aa34 <_printf_float+0x24c>
 800a9da:	e764      	b.n	800a8a6 <_printf_float+0xbe>
 800a9dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a9e0:	f240 80e0 	bls.w	800aba4 <_printf_float+0x3bc>
 800a9e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	f7f6 f8dc 	bl	8000ba8 <__aeabi_dcmpeq>
 800a9f0:	2800      	cmp	r0, #0
 800a9f2:	d034      	beq.n	800aa5e <_printf_float+0x276>
 800a9f4:	4a37      	ldr	r2, [pc, #220]	; (800aad4 <_printf_float+0x2ec>)
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	4631      	mov	r1, r6
 800a9fa:	4628      	mov	r0, r5
 800a9fc:	47b8      	blx	r7
 800a9fe:	3001      	adds	r0, #1
 800aa00:	f43f af51 	beq.w	800a8a6 <_printf_float+0xbe>
 800aa04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	db02      	blt.n	800aa12 <_printf_float+0x22a>
 800aa0c:	6823      	ldr	r3, [r4, #0]
 800aa0e:	07d8      	lsls	r0, r3, #31
 800aa10:	d510      	bpl.n	800aa34 <_printf_float+0x24c>
 800aa12:	ee18 3a10 	vmov	r3, s16
 800aa16:	4652      	mov	r2, sl
 800aa18:	4631      	mov	r1, r6
 800aa1a:	4628      	mov	r0, r5
 800aa1c:	47b8      	blx	r7
 800aa1e:	3001      	adds	r0, #1
 800aa20:	f43f af41 	beq.w	800a8a6 <_printf_float+0xbe>
 800aa24:	f04f 0800 	mov.w	r8, #0
 800aa28:	f104 091a 	add.w	r9, r4, #26
 800aa2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa2e:	3b01      	subs	r3, #1
 800aa30:	4543      	cmp	r3, r8
 800aa32:	dc09      	bgt.n	800aa48 <_printf_float+0x260>
 800aa34:	6823      	ldr	r3, [r4, #0]
 800aa36:	079b      	lsls	r3, r3, #30
 800aa38:	f100 8107 	bmi.w	800ac4a <_printf_float+0x462>
 800aa3c:	68e0      	ldr	r0, [r4, #12]
 800aa3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa40:	4298      	cmp	r0, r3
 800aa42:	bfb8      	it	lt
 800aa44:	4618      	movlt	r0, r3
 800aa46:	e730      	b.n	800a8aa <_printf_float+0xc2>
 800aa48:	2301      	movs	r3, #1
 800aa4a:	464a      	mov	r2, r9
 800aa4c:	4631      	mov	r1, r6
 800aa4e:	4628      	mov	r0, r5
 800aa50:	47b8      	blx	r7
 800aa52:	3001      	adds	r0, #1
 800aa54:	f43f af27 	beq.w	800a8a6 <_printf_float+0xbe>
 800aa58:	f108 0801 	add.w	r8, r8, #1
 800aa5c:	e7e6      	b.n	800aa2c <_printf_float+0x244>
 800aa5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	dc39      	bgt.n	800aad8 <_printf_float+0x2f0>
 800aa64:	4a1b      	ldr	r2, [pc, #108]	; (800aad4 <_printf_float+0x2ec>)
 800aa66:	2301      	movs	r3, #1
 800aa68:	4631      	mov	r1, r6
 800aa6a:	4628      	mov	r0, r5
 800aa6c:	47b8      	blx	r7
 800aa6e:	3001      	adds	r0, #1
 800aa70:	f43f af19 	beq.w	800a8a6 <_printf_float+0xbe>
 800aa74:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	d102      	bne.n	800aa82 <_printf_float+0x29a>
 800aa7c:	6823      	ldr	r3, [r4, #0]
 800aa7e:	07d9      	lsls	r1, r3, #31
 800aa80:	d5d8      	bpl.n	800aa34 <_printf_float+0x24c>
 800aa82:	ee18 3a10 	vmov	r3, s16
 800aa86:	4652      	mov	r2, sl
 800aa88:	4631      	mov	r1, r6
 800aa8a:	4628      	mov	r0, r5
 800aa8c:	47b8      	blx	r7
 800aa8e:	3001      	adds	r0, #1
 800aa90:	f43f af09 	beq.w	800a8a6 <_printf_float+0xbe>
 800aa94:	f04f 0900 	mov.w	r9, #0
 800aa98:	f104 0a1a 	add.w	sl, r4, #26
 800aa9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa9e:	425b      	negs	r3, r3
 800aaa0:	454b      	cmp	r3, r9
 800aaa2:	dc01      	bgt.n	800aaa8 <_printf_float+0x2c0>
 800aaa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaa6:	e792      	b.n	800a9ce <_printf_float+0x1e6>
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	4652      	mov	r2, sl
 800aaac:	4631      	mov	r1, r6
 800aaae:	4628      	mov	r0, r5
 800aab0:	47b8      	blx	r7
 800aab2:	3001      	adds	r0, #1
 800aab4:	f43f aef7 	beq.w	800a8a6 <_printf_float+0xbe>
 800aab8:	f109 0901 	add.w	r9, r9, #1
 800aabc:	e7ee      	b.n	800aa9c <_printf_float+0x2b4>
 800aabe:	bf00      	nop
 800aac0:	7fefffff 	.word	0x7fefffff
 800aac4:	0800d387 	.word	0x0800d387
 800aac8:	0800d38b 	.word	0x0800d38b
 800aacc:	0800d38f 	.word	0x0800d38f
 800aad0:	0800d393 	.word	0x0800d393
 800aad4:	0800d397 	.word	0x0800d397
 800aad8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aada:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aadc:	429a      	cmp	r2, r3
 800aade:	bfa8      	it	ge
 800aae0:	461a      	movge	r2, r3
 800aae2:	2a00      	cmp	r2, #0
 800aae4:	4691      	mov	r9, r2
 800aae6:	dc37      	bgt.n	800ab58 <_printf_float+0x370>
 800aae8:	f04f 0b00 	mov.w	fp, #0
 800aaec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aaf0:	f104 021a 	add.w	r2, r4, #26
 800aaf4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aaf6:	9305      	str	r3, [sp, #20]
 800aaf8:	eba3 0309 	sub.w	r3, r3, r9
 800aafc:	455b      	cmp	r3, fp
 800aafe:	dc33      	bgt.n	800ab68 <_printf_float+0x380>
 800ab00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ab04:	429a      	cmp	r2, r3
 800ab06:	db3b      	blt.n	800ab80 <_printf_float+0x398>
 800ab08:	6823      	ldr	r3, [r4, #0]
 800ab0a:	07da      	lsls	r2, r3, #31
 800ab0c:	d438      	bmi.n	800ab80 <_printf_float+0x398>
 800ab0e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ab12:	eba2 0903 	sub.w	r9, r2, r3
 800ab16:	9b05      	ldr	r3, [sp, #20]
 800ab18:	1ad2      	subs	r2, r2, r3
 800ab1a:	4591      	cmp	r9, r2
 800ab1c:	bfa8      	it	ge
 800ab1e:	4691      	movge	r9, r2
 800ab20:	f1b9 0f00 	cmp.w	r9, #0
 800ab24:	dc35      	bgt.n	800ab92 <_printf_float+0x3aa>
 800ab26:	f04f 0800 	mov.w	r8, #0
 800ab2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab2e:	f104 0a1a 	add.w	sl, r4, #26
 800ab32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ab36:	1a9b      	subs	r3, r3, r2
 800ab38:	eba3 0309 	sub.w	r3, r3, r9
 800ab3c:	4543      	cmp	r3, r8
 800ab3e:	f77f af79 	ble.w	800aa34 <_printf_float+0x24c>
 800ab42:	2301      	movs	r3, #1
 800ab44:	4652      	mov	r2, sl
 800ab46:	4631      	mov	r1, r6
 800ab48:	4628      	mov	r0, r5
 800ab4a:	47b8      	blx	r7
 800ab4c:	3001      	adds	r0, #1
 800ab4e:	f43f aeaa 	beq.w	800a8a6 <_printf_float+0xbe>
 800ab52:	f108 0801 	add.w	r8, r8, #1
 800ab56:	e7ec      	b.n	800ab32 <_printf_float+0x34a>
 800ab58:	4613      	mov	r3, r2
 800ab5a:	4631      	mov	r1, r6
 800ab5c:	4642      	mov	r2, r8
 800ab5e:	4628      	mov	r0, r5
 800ab60:	47b8      	blx	r7
 800ab62:	3001      	adds	r0, #1
 800ab64:	d1c0      	bne.n	800aae8 <_printf_float+0x300>
 800ab66:	e69e      	b.n	800a8a6 <_printf_float+0xbe>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	9205      	str	r2, [sp, #20]
 800ab70:	47b8      	blx	r7
 800ab72:	3001      	adds	r0, #1
 800ab74:	f43f ae97 	beq.w	800a8a6 <_printf_float+0xbe>
 800ab78:	9a05      	ldr	r2, [sp, #20]
 800ab7a:	f10b 0b01 	add.w	fp, fp, #1
 800ab7e:	e7b9      	b.n	800aaf4 <_printf_float+0x30c>
 800ab80:	ee18 3a10 	vmov	r3, s16
 800ab84:	4652      	mov	r2, sl
 800ab86:	4631      	mov	r1, r6
 800ab88:	4628      	mov	r0, r5
 800ab8a:	47b8      	blx	r7
 800ab8c:	3001      	adds	r0, #1
 800ab8e:	d1be      	bne.n	800ab0e <_printf_float+0x326>
 800ab90:	e689      	b.n	800a8a6 <_printf_float+0xbe>
 800ab92:	9a05      	ldr	r2, [sp, #20]
 800ab94:	464b      	mov	r3, r9
 800ab96:	4442      	add	r2, r8
 800ab98:	4631      	mov	r1, r6
 800ab9a:	4628      	mov	r0, r5
 800ab9c:	47b8      	blx	r7
 800ab9e:	3001      	adds	r0, #1
 800aba0:	d1c1      	bne.n	800ab26 <_printf_float+0x33e>
 800aba2:	e680      	b.n	800a8a6 <_printf_float+0xbe>
 800aba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aba6:	2a01      	cmp	r2, #1
 800aba8:	dc01      	bgt.n	800abae <_printf_float+0x3c6>
 800abaa:	07db      	lsls	r3, r3, #31
 800abac:	d53a      	bpl.n	800ac24 <_printf_float+0x43c>
 800abae:	2301      	movs	r3, #1
 800abb0:	4642      	mov	r2, r8
 800abb2:	4631      	mov	r1, r6
 800abb4:	4628      	mov	r0, r5
 800abb6:	47b8      	blx	r7
 800abb8:	3001      	adds	r0, #1
 800abba:	f43f ae74 	beq.w	800a8a6 <_printf_float+0xbe>
 800abbe:	ee18 3a10 	vmov	r3, s16
 800abc2:	4652      	mov	r2, sl
 800abc4:	4631      	mov	r1, r6
 800abc6:	4628      	mov	r0, r5
 800abc8:	47b8      	blx	r7
 800abca:	3001      	adds	r0, #1
 800abcc:	f43f ae6b 	beq.w	800a8a6 <_printf_float+0xbe>
 800abd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800abd4:	2200      	movs	r2, #0
 800abd6:	2300      	movs	r3, #0
 800abd8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800abdc:	f7f5 ffe4 	bl	8000ba8 <__aeabi_dcmpeq>
 800abe0:	b9d8      	cbnz	r0, 800ac1a <_printf_float+0x432>
 800abe2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800abe6:	f108 0201 	add.w	r2, r8, #1
 800abea:	4631      	mov	r1, r6
 800abec:	4628      	mov	r0, r5
 800abee:	47b8      	blx	r7
 800abf0:	3001      	adds	r0, #1
 800abf2:	d10e      	bne.n	800ac12 <_printf_float+0x42a>
 800abf4:	e657      	b.n	800a8a6 <_printf_float+0xbe>
 800abf6:	2301      	movs	r3, #1
 800abf8:	4652      	mov	r2, sl
 800abfa:	4631      	mov	r1, r6
 800abfc:	4628      	mov	r0, r5
 800abfe:	47b8      	blx	r7
 800ac00:	3001      	adds	r0, #1
 800ac02:	f43f ae50 	beq.w	800a8a6 <_printf_float+0xbe>
 800ac06:	f108 0801 	add.w	r8, r8, #1
 800ac0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac0c:	3b01      	subs	r3, #1
 800ac0e:	4543      	cmp	r3, r8
 800ac10:	dcf1      	bgt.n	800abf6 <_printf_float+0x40e>
 800ac12:	464b      	mov	r3, r9
 800ac14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ac18:	e6da      	b.n	800a9d0 <_printf_float+0x1e8>
 800ac1a:	f04f 0800 	mov.w	r8, #0
 800ac1e:	f104 0a1a 	add.w	sl, r4, #26
 800ac22:	e7f2      	b.n	800ac0a <_printf_float+0x422>
 800ac24:	2301      	movs	r3, #1
 800ac26:	4642      	mov	r2, r8
 800ac28:	e7df      	b.n	800abea <_printf_float+0x402>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	464a      	mov	r2, r9
 800ac2e:	4631      	mov	r1, r6
 800ac30:	4628      	mov	r0, r5
 800ac32:	47b8      	blx	r7
 800ac34:	3001      	adds	r0, #1
 800ac36:	f43f ae36 	beq.w	800a8a6 <_printf_float+0xbe>
 800ac3a:	f108 0801 	add.w	r8, r8, #1
 800ac3e:	68e3      	ldr	r3, [r4, #12]
 800ac40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ac42:	1a5b      	subs	r3, r3, r1
 800ac44:	4543      	cmp	r3, r8
 800ac46:	dcf0      	bgt.n	800ac2a <_printf_float+0x442>
 800ac48:	e6f8      	b.n	800aa3c <_printf_float+0x254>
 800ac4a:	f04f 0800 	mov.w	r8, #0
 800ac4e:	f104 0919 	add.w	r9, r4, #25
 800ac52:	e7f4      	b.n	800ac3e <_printf_float+0x456>

0800ac54 <_printf_common>:
 800ac54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac58:	4616      	mov	r6, r2
 800ac5a:	4699      	mov	r9, r3
 800ac5c:	688a      	ldr	r2, [r1, #8]
 800ac5e:	690b      	ldr	r3, [r1, #16]
 800ac60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ac64:	4293      	cmp	r3, r2
 800ac66:	bfb8      	it	lt
 800ac68:	4613      	movlt	r3, r2
 800ac6a:	6033      	str	r3, [r6, #0]
 800ac6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ac70:	4607      	mov	r7, r0
 800ac72:	460c      	mov	r4, r1
 800ac74:	b10a      	cbz	r2, 800ac7a <_printf_common+0x26>
 800ac76:	3301      	adds	r3, #1
 800ac78:	6033      	str	r3, [r6, #0]
 800ac7a:	6823      	ldr	r3, [r4, #0]
 800ac7c:	0699      	lsls	r1, r3, #26
 800ac7e:	bf42      	ittt	mi
 800ac80:	6833      	ldrmi	r3, [r6, #0]
 800ac82:	3302      	addmi	r3, #2
 800ac84:	6033      	strmi	r3, [r6, #0]
 800ac86:	6825      	ldr	r5, [r4, #0]
 800ac88:	f015 0506 	ands.w	r5, r5, #6
 800ac8c:	d106      	bne.n	800ac9c <_printf_common+0x48>
 800ac8e:	f104 0a19 	add.w	sl, r4, #25
 800ac92:	68e3      	ldr	r3, [r4, #12]
 800ac94:	6832      	ldr	r2, [r6, #0]
 800ac96:	1a9b      	subs	r3, r3, r2
 800ac98:	42ab      	cmp	r3, r5
 800ac9a:	dc26      	bgt.n	800acea <_printf_common+0x96>
 800ac9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aca0:	1e13      	subs	r3, r2, #0
 800aca2:	6822      	ldr	r2, [r4, #0]
 800aca4:	bf18      	it	ne
 800aca6:	2301      	movne	r3, #1
 800aca8:	0692      	lsls	r2, r2, #26
 800acaa:	d42b      	bmi.n	800ad04 <_printf_common+0xb0>
 800acac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800acb0:	4649      	mov	r1, r9
 800acb2:	4638      	mov	r0, r7
 800acb4:	47c0      	blx	r8
 800acb6:	3001      	adds	r0, #1
 800acb8:	d01e      	beq.n	800acf8 <_printf_common+0xa4>
 800acba:	6823      	ldr	r3, [r4, #0]
 800acbc:	6922      	ldr	r2, [r4, #16]
 800acbe:	f003 0306 	and.w	r3, r3, #6
 800acc2:	2b04      	cmp	r3, #4
 800acc4:	bf02      	ittt	eq
 800acc6:	68e5      	ldreq	r5, [r4, #12]
 800acc8:	6833      	ldreq	r3, [r6, #0]
 800acca:	1aed      	subeq	r5, r5, r3
 800accc:	68a3      	ldr	r3, [r4, #8]
 800acce:	bf0c      	ite	eq
 800acd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800acd4:	2500      	movne	r5, #0
 800acd6:	4293      	cmp	r3, r2
 800acd8:	bfc4      	itt	gt
 800acda:	1a9b      	subgt	r3, r3, r2
 800acdc:	18ed      	addgt	r5, r5, r3
 800acde:	2600      	movs	r6, #0
 800ace0:	341a      	adds	r4, #26
 800ace2:	42b5      	cmp	r5, r6
 800ace4:	d11a      	bne.n	800ad1c <_printf_common+0xc8>
 800ace6:	2000      	movs	r0, #0
 800ace8:	e008      	b.n	800acfc <_printf_common+0xa8>
 800acea:	2301      	movs	r3, #1
 800acec:	4652      	mov	r2, sl
 800acee:	4649      	mov	r1, r9
 800acf0:	4638      	mov	r0, r7
 800acf2:	47c0      	blx	r8
 800acf4:	3001      	adds	r0, #1
 800acf6:	d103      	bne.n	800ad00 <_printf_common+0xac>
 800acf8:	f04f 30ff 	mov.w	r0, #4294967295
 800acfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad00:	3501      	adds	r5, #1
 800ad02:	e7c6      	b.n	800ac92 <_printf_common+0x3e>
 800ad04:	18e1      	adds	r1, r4, r3
 800ad06:	1c5a      	adds	r2, r3, #1
 800ad08:	2030      	movs	r0, #48	; 0x30
 800ad0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ad0e:	4422      	add	r2, r4
 800ad10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ad14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ad18:	3302      	adds	r3, #2
 800ad1a:	e7c7      	b.n	800acac <_printf_common+0x58>
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	4622      	mov	r2, r4
 800ad20:	4649      	mov	r1, r9
 800ad22:	4638      	mov	r0, r7
 800ad24:	47c0      	blx	r8
 800ad26:	3001      	adds	r0, #1
 800ad28:	d0e6      	beq.n	800acf8 <_printf_common+0xa4>
 800ad2a:	3601      	adds	r6, #1
 800ad2c:	e7d9      	b.n	800ace2 <_printf_common+0x8e>
	...

0800ad30 <_printf_i>:
 800ad30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad34:	7e0f      	ldrb	r7, [r1, #24]
 800ad36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ad38:	2f78      	cmp	r7, #120	; 0x78
 800ad3a:	4691      	mov	r9, r2
 800ad3c:	4680      	mov	r8, r0
 800ad3e:	460c      	mov	r4, r1
 800ad40:	469a      	mov	sl, r3
 800ad42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ad46:	d807      	bhi.n	800ad58 <_printf_i+0x28>
 800ad48:	2f62      	cmp	r7, #98	; 0x62
 800ad4a:	d80a      	bhi.n	800ad62 <_printf_i+0x32>
 800ad4c:	2f00      	cmp	r7, #0
 800ad4e:	f000 80d4 	beq.w	800aefa <_printf_i+0x1ca>
 800ad52:	2f58      	cmp	r7, #88	; 0x58
 800ad54:	f000 80c0 	beq.w	800aed8 <_printf_i+0x1a8>
 800ad58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ad60:	e03a      	b.n	800add8 <_printf_i+0xa8>
 800ad62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ad66:	2b15      	cmp	r3, #21
 800ad68:	d8f6      	bhi.n	800ad58 <_printf_i+0x28>
 800ad6a:	a101      	add	r1, pc, #4	; (adr r1, 800ad70 <_printf_i+0x40>)
 800ad6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad70:	0800adc9 	.word	0x0800adc9
 800ad74:	0800addd 	.word	0x0800addd
 800ad78:	0800ad59 	.word	0x0800ad59
 800ad7c:	0800ad59 	.word	0x0800ad59
 800ad80:	0800ad59 	.word	0x0800ad59
 800ad84:	0800ad59 	.word	0x0800ad59
 800ad88:	0800addd 	.word	0x0800addd
 800ad8c:	0800ad59 	.word	0x0800ad59
 800ad90:	0800ad59 	.word	0x0800ad59
 800ad94:	0800ad59 	.word	0x0800ad59
 800ad98:	0800ad59 	.word	0x0800ad59
 800ad9c:	0800aee1 	.word	0x0800aee1
 800ada0:	0800ae09 	.word	0x0800ae09
 800ada4:	0800ae9b 	.word	0x0800ae9b
 800ada8:	0800ad59 	.word	0x0800ad59
 800adac:	0800ad59 	.word	0x0800ad59
 800adb0:	0800af03 	.word	0x0800af03
 800adb4:	0800ad59 	.word	0x0800ad59
 800adb8:	0800ae09 	.word	0x0800ae09
 800adbc:	0800ad59 	.word	0x0800ad59
 800adc0:	0800ad59 	.word	0x0800ad59
 800adc4:	0800aea3 	.word	0x0800aea3
 800adc8:	682b      	ldr	r3, [r5, #0]
 800adca:	1d1a      	adds	r2, r3, #4
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	602a      	str	r2, [r5, #0]
 800add0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800add4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800add8:	2301      	movs	r3, #1
 800adda:	e09f      	b.n	800af1c <_printf_i+0x1ec>
 800addc:	6820      	ldr	r0, [r4, #0]
 800adde:	682b      	ldr	r3, [r5, #0]
 800ade0:	0607      	lsls	r7, r0, #24
 800ade2:	f103 0104 	add.w	r1, r3, #4
 800ade6:	6029      	str	r1, [r5, #0]
 800ade8:	d501      	bpl.n	800adee <_printf_i+0xbe>
 800adea:	681e      	ldr	r6, [r3, #0]
 800adec:	e003      	b.n	800adf6 <_printf_i+0xc6>
 800adee:	0646      	lsls	r6, r0, #25
 800adf0:	d5fb      	bpl.n	800adea <_printf_i+0xba>
 800adf2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800adf6:	2e00      	cmp	r6, #0
 800adf8:	da03      	bge.n	800ae02 <_printf_i+0xd2>
 800adfa:	232d      	movs	r3, #45	; 0x2d
 800adfc:	4276      	negs	r6, r6
 800adfe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae02:	485a      	ldr	r0, [pc, #360]	; (800af6c <_printf_i+0x23c>)
 800ae04:	230a      	movs	r3, #10
 800ae06:	e012      	b.n	800ae2e <_printf_i+0xfe>
 800ae08:	682b      	ldr	r3, [r5, #0]
 800ae0a:	6820      	ldr	r0, [r4, #0]
 800ae0c:	1d19      	adds	r1, r3, #4
 800ae0e:	6029      	str	r1, [r5, #0]
 800ae10:	0605      	lsls	r5, r0, #24
 800ae12:	d501      	bpl.n	800ae18 <_printf_i+0xe8>
 800ae14:	681e      	ldr	r6, [r3, #0]
 800ae16:	e002      	b.n	800ae1e <_printf_i+0xee>
 800ae18:	0641      	lsls	r1, r0, #25
 800ae1a:	d5fb      	bpl.n	800ae14 <_printf_i+0xe4>
 800ae1c:	881e      	ldrh	r6, [r3, #0]
 800ae1e:	4853      	ldr	r0, [pc, #332]	; (800af6c <_printf_i+0x23c>)
 800ae20:	2f6f      	cmp	r7, #111	; 0x6f
 800ae22:	bf0c      	ite	eq
 800ae24:	2308      	moveq	r3, #8
 800ae26:	230a      	movne	r3, #10
 800ae28:	2100      	movs	r1, #0
 800ae2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ae2e:	6865      	ldr	r5, [r4, #4]
 800ae30:	60a5      	str	r5, [r4, #8]
 800ae32:	2d00      	cmp	r5, #0
 800ae34:	bfa2      	ittt	ge
 800ae36:	6821      	ldrge	r1, [r4, #0]
 800ae38:	f021 0104 	bicge.w	r1, r1, #4
 800ae3c:	6021      	strge	r1, [r4, #0]
 800ae3e:	b90e      	cbnz	r6, 800ae44 <_printf_i+0x114>
 800ae40:	2d00      	cmp	r5, #0
 800ae42:	d04b      	beq.n	800aedc <_printf_i+0x1ac>
 800ae44:	4615      	mov	r5, r2
 800ae46:	fbb6 f1f3 	udiv	r1, r6, r3
 800ae4a:	fb03 6711 	mls	r7, r3, r1, r6
 800ae4e:	5dc7      	ldrb	r7, [r0, r7]
 800ae50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ae54:	4637      	mov	r7, r6
 800ae56:	42bb      	cmp	r3, r7
 800ae58:	460e      	mov	r6, r1
 800ae5a:	d9f4      	bls.n	800ae46 <_printf_i+0x116>
 800ae5c:	2b08      	cmp	r3, #8
 800ae5e:	d10b      	bne.n	800ae78 <_printf_i+0x148>
 800ae60:	6823      	ldr	r3, [r4, #0]
 800ae62:	07de      	lsls	r6, r3, #31
 800ae64:	d508      	bpl.n	800ae78 <_printf_i+0x148>
 800ae66:	6923      	ldr	r3, [r4, #16]
 800ae68:	6861      	ldr	r1, [r4, #4]
 800ae6a:	4299      	cmp	r1, r3
 800ae6c:	bfde      	ittt	le
 800ae6e:	2330      	movle	r3, #48	; 0x30
 800ae70:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ae74:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ae78:	1b52      	subs	r2, r2, r5
 800ae7a:	6122      	str	r2, [r4, #16]
 800ae7c:	f8cd a000 	str.w	sl, [sp]
 800ae80:	464b      	mov	r3, r9
 800ae82:	aa03      	add	r2, sp, #12
 800ae84:	4621      	mov	r1, r4
 800ae86:	4640      	mov	r0, r8
 800ae88:	f7ff fee4 	bl	800ac54 <_printf_common>
 800ae8c:	3001      	adds	r0, #1
 800ae8e:	d14a      	bne.n	800af26 <_printf_i+0x1f6>
 800ae90:	f04f 30ff 	mov.w	r0, #4294967295
 800ae94:	b004      	add	sp, #16
 800ae96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae9a:	6823      	ldr	r3, [r4, #0]
 800ae9c:	f043 0320 	orr.w	r3, r3, #32
 800aea0:	6023      	str	r3, [r4, #0]
 800aea2:	4833      	ldr	r0, [pc, #204]	; (800af70 <_printf_i+0x240>)
 800aea4:	2778      	movs	r7, #120	; 0x78
 800aea6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aeaa:	6823      	ldr	r3, [r4, #0]
 800aeac:	6829      	ldr	r1, [r5, #0]
 800aeae:	061f      	lsls	r7, r3, #24
 800aeb0:	f851 6b04 	ldr.w	r6, [r1], #4
 800aeb4:	d402      	bmi.n	800aebc <_printf_i+0x18c>
 800aeb6:	065f      	lsls	r7, r3, #25
 800aeb8:	bf48      	it	mi
 800aeba:	b2b6      	uxthmi	r6, r6
 800aebc:	07df      	lsls	r7, r3, #31
 800aebe:	bf48      	it	mi
 800aec0:	f043 0320 	orrmi.w	r3, r3, #32
 800aec4:	6029      	str	r1, [r5, #0]
 800aec6:	bf48      	it	mi
 800aec8:	6023      	strmi	r3, [r4, #0]
 800aeca:	b91e      	cbnz	r6, 800aed4 <_printf_i+0x1a4>
 800aecc:	6823      	ldr	r3, [r4, #0]
 800aece:	f023 0320 	bic.w	r3, r3, #32
 800aed2:	6023      	str	r3, [r4, #0]
 800aed4:	2310      	movs	r3, #16
 800aed6:	e7a7      	b.n	800ae28 <_printf_i+0xf8>
 800aed8:	4824      	ldr	r0, [pc, #144]	; (800af6c <_printf_i+0x23c>)
 800aeda:	e7e4      	b.n	800aea6 <_printf_i+0x176>
 800aedc:	4615      	mov	r5, r2
 800aede:	e7bd      	b.n	800ae5c <_printf_i+0x12c>
 800aee0:	682b      	ldr	r3, [r5, #0]
 800aee2:	6826      	ldr	r6, [r4, #0]
 800aee4:	6961      	ldr	r1, [r4, #20]
 800aee6:	1d18      	adds	r0, r3, #4
 800aee8:	6028      	str	r0, [r5, #0]
 800aeea:	0635      	lsls	r5, r6, #24
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	d501      	bpl.n	800aef4 <_printf_i+0x1c4>
 800aef0:	6019      	str	r1, [r3, #0]
 800aef2:	e002      	b.n	800aefa <_printf_i+0x1ca>
 800aef4:	0670      	lsls	r0, r6, #25
 800aef6:	d5fb      	bpl.n	800aef0 <_printf_i+0x1c0>
 800aef8:	8019      	strh	r1, [r3, #0]
 800aefa:	2300      	movs	r3, #0
 800aefc:	6123      	str	r3, [r4, #16]
 800aefe:	4615      	mov	r5, r2
 800af00:	e7bc      	b.n	800ae7c <_printf_i+0x14c>
 800af02:	682b      	ldr	r3, [r5, #0]
 800af04:	1d1a      	adds	r2, r3, #4
 800af06:	602a      	str	r2, [r5, #0]
 800af08:	681d      	ldr	r5, [r3, #0]
 800af0a:	6862      	ldr	r2, [r4, #4]
 800af0c:	2100      	movs	r1, #0
 800af0e:	4628      	mov	r0, r5
 800af10:	f7f5 f9ce 	bl	80002b0 <memchr>
 800af14:	b108      	cbz	r0, 800af1a <_printf_i+0x1ea>
 800af16:	1b40      	subs	r0, r0, r5
 800af18:	6060      	str	r0, [r4, #4]
 800af1a:	6863      	ldr	r3, [r4, #4]
 800af1c:	6123      	str	r3, [r4, #16]
 800af1e:	2300      	movs	r3, #0
 800af20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af24:	e7aa      	b.n	800ae7c <_printf_i+0x14c>
 800af26:	6923      	ldr	r3, [r4, #16]
 800af28:	462a      	mov	r2, r5
 800af2a:	4649      	mov	r1, r9
 800af2c:	4640      	mov	r0, r8
 800af2e:	47d0      	blx	sl
 800af30:	3001      	adds	r0, #1
 800af32:	d0ad      	beq.n	800ae90 <_printf_i+0x160>
 800af34:	6823      	ldr	r3, [r4, #0]
 800af36:	079b      	lsls	r3, r3, #30
 800af38:	d413      	bmi.n	800af62 <_printf_i+0x232>
 800af3a:	68e0      	ldr	r0, [r4, #12]
 800af3c:	9b03      	ldr	r3, [sp, #12]
 800af3e:	4298      	cmp	r0, r3
 800af40:	bfb8      	it	lt
 800af42:	4618      	movlt	r0, r3
 800af44:	e7a6      	b.n	800ae94 <_printf_i+0x164>
 800af46:	2301      	movs	r3, #1
 800af48:	4632      	mov	r2, r6
 800af4a:	4649      	mov	r1, r9
 800af4c:	4640      	mov	r0, r8
 800af4e:	47d0      	blx	sl
 800af50:	3001      	adds	r0, #1
 800af52:	d09d      	beq.n	800ae90 <_printf_i+0x160>
 800af54:	3501      	adds	r5, #1
 800af56:	68e3      	ldr	r3, [r4, #12]
 800af58:	9903      	ldr	r1, [sp, #12]
 800af5a:	1a5b      	subs	r3, r3, r1
 800af5c:	42ab      	cmp	r3, r5
 800af5e:	dcf2      	bgt.n	800af46 <_printf_i+0x216>
 800af60:	e7eb      	b.n	800af3a <_printf_i+0x20a>
 800af62:	2500      	movs	r5, #0
 800af64:	f104 0619 	add.w	r6, r4, #25
 800af68:	e7f5      	b.n	800af56 <_printf_i+0x226>
 800af6a:	bf00      	nop
 800af6c:	0800d399 	.word	0x0800d399
 800af70:	0800d3aa 	.word	0x0800d3aa

0800af74 <std>:
 800af74:	2300      	movs	r3, #0
 800af76:	b510      	push	{r4, lr}
 800af78:	4604      	mov	r4, r0
 800af7a:	e9c0 3300 	strd	r3, r3, [r0]
 800af7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af82:	6083      	str	r3, [r0, #8]
 800af84:	8181      	strh	r1, [r0, #12]
 800af86:	6643      	str	r3, [r0, #100]	; 0x64
 800af88:	81c2      	strh	r2, [r0, #14]
 800af8a:	6183      	str	r3, [r0, #24]
 800af8c:	4619      	mov	r1, r3
 800af8e:	2208      	movs	r2, #8
 800af90:	305c      	adds	r0, #92	; 0x5c
 800af92:	f000 f904 	bl	800b19e <memset>
 800af96:	4b0d      	ldr	r3, [pc, #52]	; (800afcc <std+0x58>)
 800af98:	6263      	str	r3, [r4, #36]	; 0x24
 800af9a:	4b0d      	ldr	r3, [pc, #52]	; (800afd0 <std+0x5c>)
 800af9c:	62a3      	str	r3, [r4, #40]	; 0x28
 800af9e:	4b0d      	ldr	r3, [pc, #52]	; (800afd4 <std+0x60>)
 800afa0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800afa2:	4b0d      	ldr	r3, [pc, #52]	; (800afd8 <std+0x64>)
 800afa4:	6323      	str	r3, [r4, #48]	; 0x30
 800afa6:	4b0d      	ldr	r3, [pc, #52]	; (800afdc <std+0x68>)
 800afa8:	6224      	str	r4, [r4, #32]
 800afaa:	429c      	cmp	r4, r3
 800afac:	d006      	beq.n	800afbc <std+0x48>
 800afae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800afb2:	4294      	cmp	r4, r2
 800afb4:	d002      	beq.n	800afbc <std+0x48>
 800afb6:	33d0      	adds	r3, #208	; 0xd0
 800afb8:	429c      	cmp	r4, r3
 800afba:	d105      	bne.n	800afc8 <std+0x54>
 800afbc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800afc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afc4:	f000 b956 	b.w	800b274 <__retarget_lock_init_recursive>
 800afc8:	bd10      	pop	{r4, pc}
 800afca:	bf00      	nop
 800afcc:	0800b0f9 	.word	0x0800b0f9
 800afd0:	0800b11b 	.word	0x0800b11b
 800afd4:	0800b153 	.word	0x0800b153
 800afd8:	0800b177 	.word	0x0800b177
 800afdc:	20014b50 	.word	0x20014b50

0800afe0 <stdio_exit_handler>:
 800afe0:	4a02      	ldr	r2, [pc, #8]	; (800afec <stdio_exit_handler+0xc>)
 800afe2:	4903      	ldr	r1, [pc, #12]	; (800aff0 <stdio_exit_handler+0x10>)
 800afe4:	4803      	ldr	r0, [pc, #12]	; (800aff4 <stdio_exit_handler+0x14>)
 800afe6:	f000 b869 	b.w	800b0bc <_fwalk_sglue>
 800afea:	bf00      	nop
 800afec:	20000014 	.word	0x20000014
 800aff0:	0800c9d1 	.word	0x0800c9d1
 800aff4:	2000018c 	.word	0x2000018c

0800aff8 <cleanup_stdio>:
 800aff8:	6841      	ldr	r1, [r0, #4]
 800affa:	4b0c      	ldr	r3, [pc, #48]	; (800b02c <cleanup_stdio+0x34>)
 800affc:	4299      	cmp	r1, r3
 800affe:	b510      	push	{r4, lr}
 800b000:	4604      	mov	r4, r0
 800b002:	d001      	beq.n	800b008 <cleanup_stdio+0x10>
 800b004:	f001 fce4 	bl	800c9d0 <_fflush_r>
 800b008:	68a1      	ldr	r1, [r4, #8]
 800b00a:	4b09      	ldr	r3, [pc, #36]	; (800b030 <cleanup_stdio+0x38>)
 800b00c:	4299      	cmp	r1, r3
 800b00e:	d002      	beq.n	800b016 <cleanup_stdio+0x1e>
 800b010:	4620      	mov	r0, r4
 800b012:	f001 fcdd 	bl	800c9d0 <_fflush_r>
 800b016:	68e1      	ldr	r1, [r4, #12]
 800b018:	4b06      	ldr	r3, [pc, #24]	; (800b034 <cleanup_stdio+0x3c>)
 800b01a:	4299      	cmp	r1, r3
 800b01c:	d004      	beq.n	800b028 <cleanup_stdio+0x30>
 800b01e:	4620      	mov	r0, r4
 800b020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b024:	f001 bcd4 	b.w	800c9d0 <_fflush_r>
 800b028:	bd10      	pop	{r4, pc}
 800b02a:	bf00      	nop
 800b02c:	20014b50 	.word	0x20014b50
 800b030:	20014bb8 	.word	0x20014bb8
 800b034:	20014c20 	.word	0x20014c20

0800b038 <global_stdio_init.part.0>:
 800b038:	b510      	push	{r4, lr}
 800b03a:	4b0b      	ldr	r3, [pc, #44]	; (800b068 <global_stdio_init.part.0+0x30>)
 800b03c:	4c0b      	ldr	r4, [pc, #44]	; (800b06c <global_stdio_init.part.0+0x34>)
 800b03e:	4a0c      	ldr	r2, [pc, #48]	; (800b070 <global_stdio_init.part.0+0x38>)
 800b040:	601a      	str	r2, [r3, #0]
 800b042:	4620      	mov	r0, r4
 800b044:	2200      	movs	r2, #0
 800b046:	2104      	movs	r1, #4
 800b048:	f7ff ff94 	bl	800af74 <std>
 800b04c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b050:	2201      	movs	r2, #1
 800b052:	2109      	movs	r1, #9
 800b054:	f7ff ff8e 	bl	800af74 <std>
 800b058:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b05c:	2202      	movs	r2, #2
 800b05e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b062:	2112      	movs	r1, #18
 800b064:	f7ff bf86 	b.w	800af74 <std>
 800b068:	20014c88 	.word	0x20014c88
 800b06c:	20014b50 	.word	0x20014b50
 800b070:	0800afe1 	.word	0x0800afe1

0800b074 <__sfp_lock_acquire>:
 800b074:	4801      	ldr	r0, [pc, #4]	; (800b07c <__sfp_lock_acquire+0x8>)
 800b076:	f000 b8fe 	b.w	800b276 <__retarget_lock_acquire_recursive>
 800b07a:	bf00      	nop
 800b07c:	20014c91 	.word	0x20014c91

0800b080 <__sfp_lock_release>:
 800b080:	4801      	ldr	r0, [pc, #4]	; (800b088 <__sfp_lock_release+0x8>)
 800b082:	f000 b8f9 	b.w	800b278 <__retarget_lock_release_recursive>
 800b086:	bf00      	nop
 800b088:	20014c91 	.word	0x20014c91

0800b08c <__sinit>:
 800b08c:	b510      	push	{r4, lr}
 800b08e:	4604      	mov	r4, r0
 800b090:	f7ff fff0 	bl	800b074 <__sfp_lock_acquire>
 800b094:	6a23      	ldr	r3, [r4, #32]
 800b096:	b11b      	cbz	r3, 800b0a0 <__sinit+0x14>
 800b098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b09c:	f7ff bff0 	b.w	800b080 <__sfp_lock_release>
 800b0a0:	4b04      	ldr	r3, [pc, #16]	; (800b0b4 <__sinit+0x28>)
 800b0a2:	6223      	str	r3, [r4, #32]
 800b0a4:	4b04      	ldr	r3, [pc, #16]	; (800b0b8 <__sinit+0x2c>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d1f5      	bne.n	800b098 <__sinit+0xc>
 800b0ac:	f7ff ffc4 	bl	800b038 <global_stdio_init.part.0>
 800b0b0:	e7f2      	b.n	800b098 <__sinit+0xc>
 800b0b2:	bf00      	nop
 800b0b4:	0800aff9 	.word	0x0800aff9
 800b0b8:	20014c88 	.word	0x20014c88

0800b0bc <_fwalk_sglue>:
 800b0bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0c0:	4607      	mov	r7, r0
 800b0c2:	4688      	mov	r8, r1
 800b0c4:	4614      	mov	r4, r2
 800b0c6:	2600      	movs	r6, #0
 800b0c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b0cc:	f1b9 0901 	subs.w	r9, r9, #1
 800b0d0:	d505      	bpl.n	800b0de <_fwalk_sglue+0x22>
 800b0d2:	6824      	ldr	r4, [r4, #0]
 800b0d4:	2c00      	cmp	r4, #0
 800b0d6:	d1f7      	bne.n	800b0c8 <_fwalk_sglue+0xc>
 800b0d8:	4630      	mov	r0, r6
 800b0da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0de:	89ab      	ldrh	r3, [r5, #12]
 800b0e0:	2b01      	cmp	r3, #1
 800b0e2:	d907      	bls.n	800b0f4 <_fwalk_sglue+0x38>
 800b0e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	d003      	beq.n	800b0f4 <_fwalk_sglue+0x38>
 800b0ec:	4629      	mov	r1, r5
 800b0ee:	4638      	mov	r0, r7
 800b0f0:	47c0      	blx	r8
 800b0f2:	4306      	orrs	r6, r0
 800b0f4:	3568      	adds	r5, #104	; 0x68
 800b0f6:	e7e9      	b.n	800b0cc <_fwalk_sglue+0x10>

0800b0f8 <__sread>:
 800b0f8:	b510      	push	{r4, lr}
 800b0fa:	460c      	mov	r4, r1
 800b0fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b100:	f000 f87c 	bl	800b1fc <_read_r>
 800b104:	2800      	cmp	r0, #0
 800b106:	bfab      	itete	ge
 800b108:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b10a:	89a3      	ldrhlt	r3, [r4, #12]
 800b10c:	181b      	addge	r3, r3, r0
 800b10e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b112:	bfac      	ite	ge
 800b114:	6563      	strge	r3, [r4, #84]	; 0x54
 800b116:	81a3      	strhlt	r3, [r4, #12]
 800b118:	bd10      	pop	{r4, pc}

0800b11a <__swrite>:
 800b11a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b11e:	461f      	mov	r7, r3
 800b120:	898b      	ldrh	r3, [r1, #12]
 800b122:	05db      	lsls	r3, r3, #23
 800b124:	4605      	mov	r5, r0
 800b126:	460c      	mov	r4, r1
 800b128:	4616      	mov	r6, r2
 800b12a:	d505      	bpl.n	800b138 <__swrite+0x1e>
 800b12c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b130:	2302      	movs	r3, #2
 800b132:	2200      	movs	r2, #0
 800b134:	f000 f850 	bl	800b1d8 <_lseek_r>
 800b138:	89a3      	ldrh	r3, [r4, #12]
 800b13a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b13e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b142:	81a3      	strh	r3, [r4, #12]
 800b144:	4632      	mov	r2, r6
 800b146:	463b      	mov	r3, r7
 800b148:	4628      	mov	r0, r5
 800b14a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b14e:	f7ff ba99 	b.w	800a684 <_write_r>

0800b152 <__sseek>:
 800b152:	b510      	push	{r4, lr}
 800b154:	460c      	mov	r4, r1
 800b156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b15a:	f000 f83d 	bl	800b1d8 <_lseek_r>
 800b15e:	1c43      	adds	r3, r0, #1
 800b160:	89a3      	ldrh	r3, [r4, #12]
 800b162:	bf15      	itete	ne
 800b164:	6560      	strne	r0, [r4, #84]	; 0x54
 800b166:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b16a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b16e:	81a3      	strheq	r3, [r4, #12]
 800b170:	bf18      	it	ne
 800b172:	81a3      	strhne	r3, [r4, #12]
 800b174:	bd10      	pop	{r4, pc}

0800b176 <__sclose>:
 800b176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b17a:	f000 b81d 	b.w	800b1b8 <_close_r>

0800b17e <memcmp>:
 800b17e:	b510      	push	{r4, lr}
 800b180:	3901      	subs	r1, #1
 800b182:	4402      	add	r2, r0
 800b184:	4290      	cmp	r0, r2
 800b186:	d101      	bne.n	800b18c <memcmp+0xe>
 800b188:	2000      	movs	r0, #0
 800b18a:	e005      	b.n	800b198 <memcmp+0x1a>
 800b18c:	7803      	ldrb	r3, [r0, #0]
 800b18e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b192:	42a3      	cmp	r3, r4
 800b194:	d001      	beq.n	800b19a <memcmp+0x1c>
 800b196:	1b18      	subs	r0, r3, r4
 800b198:	bd10      	pop	{r4, pc}
 800b19a:	3001      	adds	r0, #1
 800b19c:	e7f2      	b.n	800b184 <memcmp+0x6>

0800b19e <memset>:
 800b19e:	4402      	add	r2, r0
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	4293      	cmp	r3, r2
 800b1a4:	d100      	bne.n	800b1a8 <memset+0xa>
 800b1a6:	4770      	bx	lr
 800b1a8:	f803 1b01 	strb.w	r1, [r3], #1
 800b1ac:	e7f9      	b.n	800b1a2 <memset+0x4>
	...

0800b1b0 <_localeconv_r>:
 800b1b0:	4800      	ldr	r0, [pc, #0]	; (800b1b4 <_localeconv_r+0x4>)
 800b1b2:	4770      	bx	lr
 800b1b4:	20000110 	.word	0x20000110

0800b1b8 <_close_r>:
 800b1b8:	b538      	push	{r3, r4, r5, lr}
 800b1ba:	4d06      	ldr	r5, [pc, #24]	; (800b1d4 <_close_r+0x1c>)
 800b1bc:	2300      	movs	r3, #0
 800b1be:	4604      	mov	r4, r0
 800b1c0:	4608      	mov	r0, r1
 800b1c2:	602b      	str	r3, [r5, #0]
 800b1c4:	f7f7 fa57 	bl	8002676 <_close>
 800b1c8:	1c43      	adds	r3, r0, #1
 800b1ca:	d102      	bne.n	800b1d2 <_close_r+0x1a>
 800b1cc:	682b      	ldr	r3, [r5, #0]
 800b1ce:	b103      	cbz	r3, 800b1d2 <_close_r+0x1a>
 800b1d0:	6023      	str	r3, [r4, #0]
 800b1d2:	bd38      	pop	{r3, r4, r5, pc}
 800b1d4:	20014c8c 	.word	0x20014c8c

0800b1d8 <_lseek_r>:
 800b1d8:	b538      	push	{r3, r4, r5, lr}
 800b1da:	4d07      	ldr	r5, [pc, #28]	; (800b1f8 <_lseek_r+0x20>)
 800b1dc:	4604      	mov	r4, r0
 800b1de:	4608      	mov	r0, r1
 800b1e0:	4611      	mov	r1, r2
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	602a      	str	r2, [r5, #0]
 800b1e6:	461a      	mov	r2, r3
 800b1e8:	f7f7 fa6c 	bl	80026c4 <_lseek>
 800b1ec:	1c43      	adds	r3, r0, #1
 800b1ee:	d102      	bne.n	800b1f6 <_lseek_r+0x1e>
 800b1f0:	682b      	ldr	r3, [r5, #0]
 800b1f2:	b103      	cbz	r3, 800b1f6 <_lseek_r+0x1e>
 800b1f4:	6023      	str	r3, [r4, #0]
 800b1f6:	bd38      	pop	{r3, r4, r5, pc}
 800b1f8:	20014c8c 	.word	0x20014c8c

0800b1fc <_read_r>:
 800b1fc:	b538      	push	{r3, r4, r5, lr}
 800b1fe:	4d07      	ldr	r5, [pc, #28]	; (800b21c <_read_r+0x20>)
 800b200:	4604      	mov	r4, r0
 800b202:	4608      	mov	r0, r1
 800b204:	4611      	mov	r1, r2
 800b206:	2200      	movs	r2, #0
 800b208:	602a      	str	r2, [r5, #0]
 800b20a:	461a      	mov	r2, r3
 800b20c:	f7f7 fa16 	bl	800263c <_read>
 800b210:	1c43      	adds	r3, r0, #1
 800b212:	d102      	bne.n	800b21a <_read_r+0x1e>
 800b214:	682b      	ldr	r3, [r5, #0]
 800b216:	b103      	cbz	r3, 800b21a <_read_r+0x1e>
 800b218:	6023      	str	r3, [r4, #0]
 800b21a:	bd38      	pop	{r3, r4, r5, pc}
 800b21c:	20014c8c 	.word	0x20014c8c

0800b220 <__errno>:
 800b220:	4b01      	ldr	r3, [pc, #4]	; (800b228 <__errno+0x8>)
 800b222:	6818      	ldr	r0, [r3, #0]
 800b224:	4770      	bx	lr
 800b226:	bf00      	nop
 800b228:	200001d8 	.word	0x200001d8

0800b22c <__libc_init_array>:
 800b22c:	b570      	push	{r4, r5, r6, lr}
 800b22e:	4d0d      	ldr	r5, [pc, #52]	; (800b264 <__libc_init_array+0x38>)
 800b230:	4c0d      	ldr	r4, [pc, #52]	; (800b268 <__libc_init_array+0x3c>)
 800b232:	1b64      	subs	r4, r4, r5
 800b234:	10a4      	asrs	r4, r4, #2
 800b236:	2600      	movs	r6, #0
 800b238:	42a6      	cmp	r6, r4
 800b23a:	d109      	bne.n	800b250 <__libc_init_array+0x24>
 800b23c:	4d0b      	ldr	r5, [pc, #44]	; (800b26c <__libc_init_array+0x40>)
 800b23e:	4c0c      	ldr	r4, [pc, #48]	; (800b270 <__libc_init_array+0x44>)
 800b240:	f001 ff42 	bl	800d0c8 <_init>
 800b244:	1b64      	subs	r4, r4, r5
 800b246:	10a4      	asrs	r4, r4, #2
 800b248:	2600      	movs	r6, #0
 800b24a:	42a6      	cmp	r6, r4
 800b24c:	d105      	bne.n	800b25a <__libc_init_array+0x2e>
 800b24e:	bd70      	pop	{r4, r5, r6, pc}
 800b250:	f855 3b04 	ldr.w	r3, [r5], #4
 800b254:	4798      	blx	r3
 800b256:	3601      	adds	r6, #1
 800b258:	e7ee      	b.n	800b238 <__libc_init_array+0xc>
 800b25a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b25e:	4798      	blx	r3
 800b260:	3601      	adds	r6, #1
 800b262:	e7f2      	b.n	800b24a <__libc_init_array+0x1e>
 800b264:	0800d604 	.word	0x0800d604
 800b268:	0800d604 	.word	0x0800d604
 800b26c:	0800d604 	.word	0x0800d604
 800b270:	0800d608 	.word	0x0800d608

0800b274 <__retarget_lock_init_recursive>:
 800b274:	4770      	bx	lr

0800b276 <__retarget_lock_acquire_recursive>:
 800b276:	4770      	bx	lr

0800b278 <__retarget_lock_release_recursive>:
 800b278:	4770      	bx	lr

0800b27a <memcpy>:
 800b27a:	440a      	add	r2, r1
 800b27c:	4291      	cmp	r1, r2
 800b27e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b282:	d100      	bne.n	800b286 <memcpy+0xc>
 800b284:	4770      	bx	lr
 800b286:	b510      	push	{r4, lr}
 800b288:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b28c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b290:	4291      	cmp	r1, r2
 800b292:	d1f9      	bne.n	800b288 <memcpy+0xe>
 800b294:	bd10      	pop	{r4, pc}

0800b296 <quorem>:
 800b296:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29a:	6903      	ldr	r3, [r0, #16]
 800b29c:	690c      	ldr	r4, [r1, #16]
 800b29e:	42a3      	cmp	r3, r4
 800b2a0:	4607      	mov	r7, r0
 800b2a2:	db7e      	blt.n	800b3a2 <quorem+0x10c>
 800b2a4:	3c01      	subs	r4, #1
 800b2a6:	f101 0814 	add.w	r8, r1, #20
 800b2aa:	f100 0514 	add.w	r5, r0, #20
 800b2ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b2b2:	9301      	str	r3, [sp, #4]
 800b2b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b2b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b2bc:	3301      	adds	r3, #1
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b2c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b2c8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b2cc:	d331      	bcc.n	800b332 <quorem+0x9c>
 800b2ce:	f04f 0e00 	mov.w	lr, #0
 800b2d2:	4640      	mov	r0, r8
 800b2d4:	46ac      	mov	ip, r5
 800b2d6:	46f2      	mov	sl, lr
 800b2d8:	f850 2b04 	ldr.w	r2, [r0], #4
 800b2dc:	b293      	uxth	r3, r2
 800b2de:	fb06 e303 	mla	r3, r6, r3, lr
 800b2e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b2e6:	0c1a      	lsrs	r2, r3, #16
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	ebaa 0303 	sub.w	r3, sl, r3
 800b2ee:	f8dc a000 	ldr.w	sl, [ip]
 800b2f2:	fa13 f38a 	uxtah	r3, r3, sl
 800b2f6:	fb06 220e 	mla	r2, r6, lr, r2
 800b2fa:	9300      	str	r3, [sp, #0]
 800b2fc:	9b00      	ldr	r3, [sp, #0]
 800b2fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b302:	b292      	uxth	r2, r2
 800b304:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b308:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b30c:	f8bd 3000 	ldrh.w	r3, [sp]
 800b310:	4581      	cmp	r9, r0
 800b312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b316:	f84c 3b04 	str.w	r3, [ip], #4
 800b31a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b31e:	d2db      	bcs.n	800b2d8 <quorem+0x42>
 800b320:	f855 300b 	ldr.w	r3, [r5, fp]
 800b324:	b92b      	cbnz	r3, 800b332 <quorem+0x9c>
 800b326:	9b01      	ldr	r3, [sp, #4]
 800b328:	3b04      	subs	r3, #4
 800b32a:	429d      	cmp	r5, r3
 800b32c:	461a      	mov	r2, r3
 800b32e:	d32c      	bcc.n	800b38a <quorem+0xf4>
 800b330:	613c      	str	r4, [r7, #16]
 800b332:	4638      	mov	r0, r7
 800b334:	f001 f9b8 	bl	800c6a8 <__mcmp>
 800b338:	2800      	cmp	r0, #0
 800b33a:	db22      	blt.n	800b382 <quorem+0xec>
 800b33c:	3601      	adds	r6, #1
 800b33e:	4629      	mov	r1, r5
 800b340:	2000      	movs	r0, #0
 800b342:	f858 2b04 	ldr.w	r2, [r8], #4
 800b346:	f8d1 c000 	ldr.w	ip, [r1]
 800b34a:	b293      	uxth	r3, r2
 800b34c:	1ac3      	subs	r3, r0, r3
 800b34e:	0c12      	lsrs	r2, r2, #16
 800b350:	fa13 f38c 	uxtah	r3, r3, ip
 800b354:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b358:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b362:	45c1      	cmp	r9, r8
 800b364:	f841 3b04 	str.w	r3, [r1], #4
 800b368:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b36c:	d2e9      	bcs.n	800b342 <quorem+0xac>
 800b36e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b372:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b376:	b922      	cbnz	r2, 800b382 <quorem+0xec>
 800b378:	3b04      	subs	r3, #4
 800b37a:	429d      	cmp	r5, r3
 800b37c:	461a      	mov	r2, r3
 800b37e:	d30a      	bcc.n	800b396 <quorem+0x100>
 800b380:	613c      	str	r4, [r7, #16]
 800b382:	4630      	mov	r0, r6
 800b384:	b003      	add	sp, #12
 800b386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b38a:	6812      	ldr	r2, [r2, #0]
 800b38c:	3b04      	subs	r3, #4
 800b38e:	2a00      	cmp	r2, #0
 800b390:	d1ce      	bne.n	800b330 <quorem+0x9a>
 800b392:	3c01      	subs	r4, #1
 800b394:	e7c9      	b.n	800b32a <quorem+0x94>
 800b396:	6812      	ldr	r2, [r2, #0]
 800b398:	3b04      	subs	r3, #4
 800b39a:	2a00      	cmp	r2, #0
 800b39c:	d1f0      	bne.n	800b380 <quorem+0xea>
 800b39e:	3c01      	subs	r4, #1
 800b3a0:	e7eb      	b.n	800b37a <quorem+0xe4>
 800b3a2:	2000      	movs	r0, #0
 800b3a4:	e7ee      	b.n	800b384 <quorem+0xee>
	...

0800b3a8 <_dtoa_r>:
 800b3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ac:	ed2d 8b04 	vpush	{d8-d9}
 800b3b0:	69c5      	ldr	r5, [r0, #28]
 800b3b2:	b093      	sub	sp, #76	; 0x4c
 800b3b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b3b8:	ec57 6b10 	vmov	r6, r7, d0
 800b3bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b3c0:	9107      	str	r1, [sp, #28]
 800b3c2:	4604      	mov	r4, r0
 800b3c4:	920a      	str	r2, [sp, #40]	; 0x28
 800b3c6:	930d      	str	r3, [sp, #52]	; 0x34
 800b3c8:	b975      	cbnz	r5, 800b3e8 <_dtoa_r+0x40>
 800b3ca:	2010      	movs	r0, #16
 800b3cc:	f000 fe2a 	bl	800c024 <malloc>
 800b3d0:	4602      	mov	r2, r0
 800b3d2:	61e0      	str	r0, [r4, #28]
 800b3d4:	b920      	cbnz	r0, 800b3e0 <_dtoa_r+0x38>
 800b3d6:	4bae      	ldr	r3, [pc, #696]	; (800b690 <_dtoa_r+0x2e8>)
 800b3d8:	21ef      	movs	r1, #239	; 0xef
 800b3da:	48ae      	ldr	r0, [pc, #696]	; (800b694 <_dtoa_r+0x2ec>)
 800b3dc:	f001 fb30 	bl	800ca40 <__assert_func>
 800b3e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b3e4:	6005      	str	r5, [r0, #0]
 800b3e6:	60c5      	str	r5, [r0, #12]
 800b3e8:	69e3      	ldr	r3, [r4, #28]
 800b3ea:	6819      	ldr	r1, [r3, #0]
 800b3ec:	b151      	cbz	r1, 800b404 <_dtoa_r+0x5c>
 800b3ee:	685a      	ldr	r2, [r3, #4]
 800b3f0:	604a      	str	r2, [r1, #4]
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	4093      	lsls	r3, r2
 800b3f6:	608b      	str	r3, [r1, #8]
 800b3f8:	4620      	mov	r0, r4
 800b3fa:	f000 ff19 	bl	800c230 <_Bfree>
 800b3fe:	69e3      	ldr	r3, [r4, #28]
 800b400:	2200      	movs	r2, #0
 800b402:	601a      	str	r2, [r3, #0]
 800b404:	1e3b      	subs	r3, r7, #0
 800b406:	bfbb      	ittet	lt
 800b408:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b40c:	9303      	strlt	r3, [sp, #12]
 800b40e:	2300      	movge	r3, #0
 800b410:	2201      	movlt	r2, #1
 800b412:	bfac      	ite	ge
 800b414:	f8c8 3000 	strge.w	r3, [r8]
 800b418:	f8c8 2000 	strlt.w	r2, [r8]
 800b41c:	4b9e      	ldr	r3, [pc, #632]	; (800b698 <_dtoa_r+0x2f0>)
 800b41e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b422:	ea33 0308 	bics.w	r3, r3, r8
 800b426:	d11b      	bne.n	800b460 <_dtoa_r+0xb8>
 800b428:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b42a:	f242 730f 	movw	r3, #9999	; 0x270f
 800b42e:	6013      	str	r3, [r2, #0]
 800b430:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b434:	4333      	orrs	r3, r6
 800b436:	f000 8593 	beq.w	800bf60 <_dtoa_r+0xbb8>
 800b43a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b43c:	b963      	cbnz	r3, 800b458 <_dtoa_r+0xb0>
 800b43e:	4b97      	ldr	r3, [pc, #604]	; (800b69c <_dtoa_r+0x2f4>)
 800b440:	e027      	b.n	800b492 <_dtoa_r+0xea>
 800b442:	4b97      	ldr	r3, [pc, #604]	; (800b6a0 <_dtoa_r+0x2f8>)
 800b444:	9300      	str	r3, [sp, #0]
 800b446:	3308      	adds	r3, #8
 800b448:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b44a:	6013      	str	r3, [r2, #0]
 800b44c:	9800      	ldr	r0, [sp, #0]
 800b44e:	b013      	add	sp, #76	; 0x4c
 800b450:	ecbd 8b04 	vpop	{d8-d9}
 800b454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b458:	4b90      	ldr	r3, [pc, #576]	; (800b69c <_dtoa_r+0x2f4>)
 800b45a:	9300      	str	r3, [sp, #0]
 800b45c:	3303      	adds	r3, #3
 800b45e:	e7f3      	b.n	800b448 <_dtoa_r+0xa0>
 800b460:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b464:	2200      	movs	r2, #0
 800b466:	ec51 0b17 	vmov	r0, r1, d7
 800b46a:	eeb0 8a47 	vmov.f32	s16, s14
 800b46e:	eef0 8a67 	vmov.f32	s17, s15
 800b472:	2300      	movs	r3, #0
 800b474:	f7f5 fb98 	bl	8000ba8 <__aeabi_dcmpeq>
 800b478:	4681      	mov	r9, r0
 800b47a:	b160      	cbz	r0, 800b496 <_dtoa_r+0xee>
 800b47c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b47e:	2301      	movs	r3, #1
 800b480:	6013      	str	r3, [r2, #0]
 800b482:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b484:	2b00      	cmp	r3, #0
 800b486:	f000 8568 	beq.w	800bf5a <_dtoa_r+0xbb2>
 800b48a:	4b86      	ldr	r3, [pc, #536]	; (800b6a4 <_dtoa_r+0x2fc>)
 800b48c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b48e:	6013      	str	r3, [r2, #0]
 800b490:	3b01      	subs	r3, #1
 800b492:	9300      	str	r3, [sp, #0]
 800b494:	e7da      	b.n	800b44c <_dtoa_r+0xa4>
 800b496:	aa10      	add	r2, sp, #64	; 0x40
 800b498:	a911      	add	r1, sp, #68	; 0x44
 800b49a:	4620      	mov	r0, r4
 800b49c:	eeb0 0a48 	vmov.f32	s0, s16
 800b4a0:	eef0 0a68 	vmov.f32	s1, s17
 800b4a4:	f001 f9a6 	bl	800c7f4 <__d2b>
 800b4a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b4ac:	4682      	mov	sl, r0
 800b4ae:	2d00      	cmp	r5, #0
 800b4b0:	d07f      	beq.n	800b5b2 <_dtoa_r+0x20a>
 800b4b2:	ee18 3a90 	vmov	r3, s17
 800b4b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b4ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b4be:	ec51 0b18 	vmov	r0, r1, d8
 800b4c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b4c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b4ca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b4ce:	4619      	mov	r1, r3
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	4b75      	ldr	r3, [pc, #468]	; (800b6a8 <_dtoa_r+0x300>)
 800b4d4:	f7f4 ff48 	bl	8000368 <__aeabi_dsub>
 800b4d8:	a367      	add	r3, pc, #412	; (adr r3, 800b678 <_dtoa_r+0x2d0>)
 800b4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4de:	f7f5 f8fb 	bl	80006d8 <__aeabi_dmul>
 800b4e2:	a367      	add	r3, pc, #412	; (adr r3, 800b680 <_dtoa_r+0x2d8>)
 800b4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e8:	f7f4 ff40 	bl	800036c <__adddf3>
 800b4ec:	4606      	mov	r6, r0
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	460f      	mov	r7, r1
 800b4f2:	f7f5 f887 	bl	8000604 <__aeabi_i2d>
 800b4f6:	a364      	add	r3, pc, #400	; (adr r3, 800b688 <_dtoa_r+0x2e0>)
 800b4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4fc:	f7f5 f8ec 	bl	80006d8 <__aeabi_dmul>
 800b500:	4602      	mov	r2, r0
 800b502:	460b      	mov	r3, r1
 800b504:	4630      	mov	r0, r6
 800b506:	4639      	mov	r1, r7
 800b508:	f7f4 ff30 	bl	800036c <__adddf3>
 800b50c:	4606      	mov	r6, r0
 800b50e:	460f      	mov	r7, r1
 800b510:	f7f5 fb92 	bl	8000c38 <__aeabi_d2iz>
 800b514:	2200      	movs	r2, #0
 800b516:	4683      	mov	fp, r0
 800b518:	2300      	movs	r3, #0
 800b51a:	4630      	mov	r0, r6
 800b51c:	4639      	mov	r1, r7
 800b51e:	f7f5 fb4d 	bl	8000bbc <__aeabi_dcmplt>
 800b522:	b148      	cbz	r0, 800b538 <_dtoa_r+0x190>
 800b524:	4658      	mov	r0, fp
 800b526:	f7f5 f86d 	bl	8000604 <__aeabi_i2d>
 800b52a:	4632      	mov	r2, r6
 800b52c:	463b      	mov	r3, r7
 800b52e:	f7f5 fb3b 	bl	8000ba8 <__aeabi_dcmpeq>
 800b532:	b908      	cbnz	r0, 800b538 <_dtoa_r+0x190>
 800b534:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b538:	f1bb 0f16 	cmp.w	fp, #22
 800b53c:	d857      	bhi.n	800b5ee <_dtoa_r+0x246>
 800b53e:	4b5b      	ldr	r3, [pc, #364]	; (800b6ac <_dtoa_r+0x304>)
 800b540:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b548:	ec51 0b18 	vmov	r0, r1, d8
 800b54c:	f7f5 fb36 	bl	8000bbc <__aeabi_dcmplt>
 800b550:	2800      	cmp	r0, #0
 800b552:	d04e      	beq.n	800b5f2 <_dtoa_r+0x24a>
 800b554:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b558:	2300      	movs	r3, #0
 800b55a:	930c      	str	r3, [sp, #48]	; 0x30
 800b55c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b55e:	1b5b      	subs	r3, r3, r5
 800b560:	1e5a      	subs	r2, r3, #1
 800b562:	bf45      	ittet	mi
 800b564:	f1c3 0301 	rsbmi	r3, r3, #1
 800b568:	9305      	strmi	r3, [sp, #20]
 800b56a:	2300      	movpl	r3, #0
 800b56c:	2300      	movmi	r3, #0
 800b56e:	9206      	str	r2, [sp, #24]
 800b570:	bf54      	ite	pl
 800b572:	9305      	strpl	r3, [sp, #20]
 800b574:	9306      	strmi	r3, [sp, #24]
 800b576:	f1bb 0f00 	cmp.w	fp, #0
 800b57a:	db3c      	blt.n	800b5f6 <_dtoa_r+0x24e>
 800b57c:	9b06      	ldr	r3, [sp, #24]
 800b57e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b582:	445b      	add	r3, fp
 800b584:	9306      	str	r3, [sp, #24]
 800b586:	2300      	movs	r3, #0
 800b588:	9308      	str	r3, [sp, #32]
 800b58a:	9b07      	ldr	r3, [sp, #28]
 800b58c:	2b09      	cmp	r3, #9
 800b58e:	d868      	bhi.n	800b662 <_dtoa_r+0x2ba>
 800b590:	2b05      	cmp	r3, #5
 800b592:	bfc4      	itt	gt
 800b594:	3b04      	subgt	r3, #4
 800b596:	9307      	strgt	r3, [sp, #28]
 800b598:	9b07      	ldr	r3, [sp, #28]
 800b59a:	f1a3 0302 	sub.w	r3, r3, #2
 800b59e:	bfcc      	ite	gt
 800b5a0:	2500      	movgt	r5, #0
 800b5a2:	2501      	movle	r5, #1
 800b5a4:	2b03      	cmp	r3, #3
 800b5a6:	f200 8085 	bhi.w	800b6b4 <_dtoa_r+0x30c>
 800b5aa:	e8df f003 	tbb	[pc, r3]
 800b5ae:	3b2e      	.short	0x3b2e
 800b5b0:	5839      	.short	0x5839
 800b5b2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b5b6:	441d      	add	r5, r3
 800b5b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b5bc:	2b20      	cmp	r3, #32
 800b5be:	bfc1      	itttt	gt
 800b5c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b5c4:	fa08 f803 	lslgt.w	r8, r8, r3
 800b5c8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b5cc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b5d0:	bfd6      	itet	le
 800b5d2:	f1c3 0320 	rsble	r3, r3, #32
 800b5d6:	ea48 0003 	orrgt.w	r0, r8, r3
 800b5da:	fa06 f003 	lslle.w	r0, r6, r3
 800b5de:	f7f5 f801 	bl	80005e4 <__aeabi_ui2d>
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b5e8:	3d01      	subs	r5, #1
 800b5ea:	920e      	str	r2, [sp, #56]	; 0x38
 800b5ec:	e76f      	b.n	800b4ce <_dtoa_r+0x126>
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	e7b3      	b.n	800b55a <_dtoa_r+0x1b2>
 800b5f2:	900c      	str	r0, [sp, #48]	; 0x30
 800b5f4:	e7b2      	b.n	800b55c <_dtoa_r+0x1b4>
 800b5f6:	9b05      	ldr	r3, [sp, #20]
 800b5f8:	eba3 030b 	sub.w	r3, r3, fp
 800b5fc:	9305      	str	r3, [sp, #20]
 800b5fe:	f1cb 0300 	rsb	r3, fp, #0
 800b602:	9308      	str	r3, [sp, #32]
 800b604:	2300      	movs	r3, #0
 800b606:	930b      	str	r3, [sp, #44]	; 0x2c
 800b608:	e7bf      	b.n	800b58a <_dtoa_r+0x1e2>
 800b60a:	2300      	movs	r3, #0
 800b60c:	9309      	str	r3, [sp, #36]	; 0x24
 800b60e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b610:	2b00      	cmp	r3, #0
 800b612:	dc52      	bgt.n	800b6ba <_dtoa_r+0x312>
 800b614:	2301      	movs	r3, #1
 800b616:	9301      	str	r3, [sp, #4]
 800b618:	9304      	str	r3, [sp, #16]
 800b61a:	461a      	mov	r2, r3
 800b61c:	920a      	str	r2, [sp, #40]	; 0x28
 800b61e:	e00b      	b.n	800b638 <_dtoa_r+0x290>
 800b620:	2301      	movs	r3, #1
 800b622:	e7f3      	b.n	800b60c <_dtoa_r+0x264>
 800b624:	2300      	movs	r3, #0
 800b626:	9309      	str	r3, [sp, #36]	; 0x24
 800b628:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b62a:	445b      	add	r3, fp
 800b62c:	9301      	str	r3, [sp, #4]
 800b62e:	3301      	adds	r3, #1
 800b630:	2b01      	cmp	r3, #1
 800b632:	9304      	str	r3, [sp, #16]
 800b634:	bfb8      	it	lt
 800b636:	2301      	movlt	r3, #1
 800b638:	69e0      	ldr	r0, [r4, #28]
 800b63a:	2100      	movs	r1, #0
 800b63c:	2204      	movs	r2, #4
 800b63e:	f102 0614 	add.w	r6, r2, #20
 800b642:	429e      	cmp	r6, r3
 800b644:	d93d      	bls.n	800b6c2 <_dtoa_r+0x31a>
 800b646:	6041      	str	r1, [r0, #4]
 800b648:	4620      	mov	r0, r4
 800b64a:	f000 fdb1 	bl	800c1b0 <_Balloc>
 800b64e:	9000      	str	r0, [sp, #0]
 800b650:	2800      	cmp	r0, #0
 800b652:	d139      	bne.n	800b6c8 <_dtoa_r+0x320>
 800b654:	4b16      	ldr	r3, [pc, #88]	; (800b6b0 <_dtoa_r+0x308>)
 800b656:	4602      	mov	r2, r0
 800b658:	f240 11af 	movw	r1, #431	; 0x1af
 800b65c:	e6bd      	b.n	800b3da <_dtoa_r+0x32>
 800b65e:	2301      	movs	r3, #1
 800b660:	e7e1      	b.n	800b626 <_dtoa_r+0x27e>
 800b662:	2501      	movs	r5, #1
 800b664:	2300      	movs	r3, #0
 800b666:	9307      	str	r3, [sp, #28]
 800b668:	9509      	str	r5, [sp, #36]	; 0x24
 800b66a:	f04f 33ff 	mov.w	r3, #4294967295
 800b66e:	9301      	str	r3, [sp, #4]
 800b670:	9304      	str	r3, [sp, #16]
 800b672:	2200      	movs	r2, #0
 800b674:	2312      	movs	r3, #18
 800b676:	e7d1      	b.n	800b61c <_dtoa_r+0x274>
 800b678:	636f4361 	.word	0x636f4361
 800b67c:	3fd287a7 	.word	0x3fd287a7
 800b680:	8b60c8b3 	.word	0x8b60c8b3
 800b684:	3fc68a28 	.word	0x3fc68a28
 800b688:	509f79fb 	.word	0x509f79fb
 800b68c:	3fd34413 	.word	0x3fd34413
 800b690:	0800d3d2 	.word	0x0800d3d2
 800b694:	0800d3e9 	.word	0x0800d3e9
 800b698:	7ff00000 	.word	0x7ff00000
 800b69c:	0800d3ce 	.word	0x0800d3ce
 800b6a0:	0800d3c5 	.word	0x0800d3c5
 800b6a4:	0800d398 	.word	0x0800d398
 800b6a8:	3ff80000 	.word	0x3ff80000
 800b6ac:	0800d4d8 	.word	0x0800d4d8
 800b6b0:	0800d441 	.word	0x0800d441
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	9309      	str	r3, [sp, #36]	; 0x24
 800b6b8:	e7d7      	b.n	800b66a <_dtoa_r+0x2c2>
 800b6ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6bc:	9301      	str	r3, [sp, #4]
 800b6be:	9304      	str	r3, [sp, #16]
 800b6c0:	e7ba      	b.n	800b638 <_dtoa_r+0x290>
 800b6c2:	3101      	adds	r1, #1
 800b6c4:	0052      	lsls	r2, r2, #1
 800b6c6:	e7ba      	b.n	800b63e <_dtoa_r+0x296>
 800b6c8:	69e3      	ldr	r3, [r4, #28]
 800b6ca:	9a00      	ldr	r2, [sp, #0]
 800b6cc:	601a      	str	r2, [r3, #0]
 800b6ce:	9b04      	ldr	r3, [sp, #16]
 800b6d0:	2b0e      	cmp	r3, #14
 800b6d2:	f200 80a8 	bhi.w	800b826 <_dtoa_r+0x47e>
 800b6d6:	2d00      	cmp	r5, #0
 800b6d8:	f000 80a5 	beq.w	800b826 <_dtoa_r+0x47e>
 800b6dc:	f1bb 0f00 	cmp.w	fp, #0
 800b6e0:	dd38      	ble.n	800b754 <_dtoa_r+0x3ac>
 800b6e2:	4bc0      	ldr	r3, [pc, #768]	; (800b9e4 <_dtoa_r+0x63c>)
 800b6e4:	f00b 020f 	and.w	r2, fp, #15
 800b6e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b6f0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b6f4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b6f8:	d019      	beq.n	800b72e <_dtoa_r+0x386>
 800b6fa:	4bbb      	ldr	r3, [pc, #748]	; (800b9e8 <_dtoa_r+0x640>)
 800b6fc:	ec51 0b18 	vmov	r0, r1, d8
 800b700:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b704:	f7f5 f912 	bl	800092c <__aeabi_ddiv>
 800b708:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b70c:	f008 080f 	and.w	r8, r8, #15
 800b710:	2503      	movs	r5, #3
 800b712:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b9e8 <_dtoa_r+0x640>
 800b716:	f1b8 0f00 	cmp.w	r8, #0
 800b71a:	d10a      	bne.n	800b732 <_dtoa_r+0x38a>
 800b71c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b720:	4632      	mov	r2, r6
 800b722:	463b      	mov	r3, r7
 800b724:	f7f5 f902 	bl	800092c <__aeabi_ddiv>
 800b728:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b72c:	e02b      	b.n	800b786 <_dtoa_r+0x3de>
 800b72e:	2502      	movs	r5, #2
 800b730:	e7ef      	b.n	800b712 <_dtoa_r+0x36a>
 800b732:	f018 0f01 	tst.w	r8, #1
 800b736:	d008      	beq.n	800b74a <_dtoa_r+0x3a2>
 800b738:	4630      	mov	r0, r6
 800b73a:	4639      	mov	r1, r7
 800b73c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b740:	f7f4 ffca 	bl	80006d8 <__aeabi_dmul>
 800b744:	3501      	adds	r5, #1
 800b746:	4606      	mov	r6, r0
 800b748:	460f      	mov	r7, r1
 800b74a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b74e:	f109 0908 	add.w	r9, r9, #8
 800b752:	e7e0      	b.n	800b716 <_dtoa_r+0x36e>
 800b754:	f000 809f 	beq.w	800b896 <_dtoa_r+0x4ee>
 800b758:	f1cb 0600 	rsb	r6, fp, #0
 800b75c:	4ba1      	ldr	r3, [pc, #644]	; (800b9e4 <_dtoa_r+0x63c>)
 800b75e:	4fa2      	ldr	r7, [pc, #648]	; (800b9e8 <_dtoa_r+0x640>)
 800b760:	f006 020f 	and.w	r2, r6, #15
 800b764:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b76c:	ec51 0b18 	vmov	r0, r1, d8
 800b770:	f7f4 ffb2 	bl	80006d8 <__aeabi_dmul>
 800b774:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b778:	1136      	asrs	r6, r6, #4
 800b77a:	2300      	movs	r3, #0
 800b77c:	2502      	movs	r5, #2
 800b77e:	2e00      	cmp	r6, #0
 800b780:	d17e      	bne.n	800b880 <_dtoa_r+0x4d8>
 800b782:	2b00      	cmp	r3, #0
 800b784:	d1d0      	bne.n	800b728 <_dtoa_r+0x380>
 800b786:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b788:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	f000 8084 	beq.w	800b89a <_dtoa_r+0x4f2>
 800b792:	4b96      	ldr	r3, [pc, #600]	; (800b9ec <_dtoa_r+0x644>)
 800b794:	2200      	movs	r2, #0
 800b796:	4640      	mov	r0, r8
 800b798:	4649      	mov	r1, r9
 800b79a:	f7f5 fa0f 	bl	8000bbc <__aeabi_dcmplt>
 800b79e:	2800      	cmp	r0, #0
 800b7a0:	d07b      	beq.n	800b89a <_dtoa_r+0x4f2>
 800b7a2:	9b04      	ldr	r3, [sp, #16]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d078      	beq.n	800b89a <_dtoa_r+0x4f2>
 800b7a8:	9b01      	ldr	r3, [sp, #4]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	dd39      	ble.n	800b822 <_dtoa_r+0x47a>
 800b7ae:	4b90      	ldr	r3, [pc, #576]	; (800b9f0 <_dtoa_r+0x648>)
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	4640      	mov	r0, r8
 800b7b4:	4649      	mov	r1, r9
 800b7b6:	f7f4 ff8f 	bl	80006d8 <__aeabi_dmul>
 800b7ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b7be:	9e01      	ldr	r6, [sp, #4]
 800b7c0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b7c4:	3501      	adds	r5, #1
 800b7c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b7ca:	4628      	mov	r0, r5
 800b7cc:	f7f4 ff1a 	bl	8000604 <__aeabi_i2d>
 800b7d0:	4642      	mov	r2, r8
 800b7d2:	464b      	mov	r3, r9
 800b7d4:	f7f4 ff80 	bl	80006d8 <__aeabi_dmul>
 800b7d8:	4b86      	ldr	r3, [pc, #536]	; (800b9f4 <_dtoa_r+0x64c>)
 800b7da:	2200      	movs	r2, #0
 800b7dc:	f7f4 fdc6 	bl	800036c <__adddf3>
 800b7e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b7e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b7e8:	9303      	str	r3, [sp, #12]
 800b7ea:	2e00      	cmp	r6, #0
 800b7ec:	d158      	bne.n	800b8a0 <_dtoa_r+0x4f8>
 800b7ee:	4b82      	ldr	r3, [pc, #520]	; (800b9f8 <_dtoa_r+0x650>)
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	4640      	mov	r0, r8
 800b7f4:	4649      	mov	r1, r9
 800b7f6:	f7f4 fdb7 	bl	8000368 <__aeabi_dsub>
 800b7fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7fe:	4680      	mov	r8, r0
 800b800:	4689      	mov	r9, r1
 800b802:	f7f5 f9f9 	bl	8000bf8 <__aeabi_dcmpgt>
 800b806:	2800      	cmp	r0, #0
 800b808:	f040 8296 	bne.w	800bd38 <_dtoa_r+0x990>
 800b80c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b810:	4640      	mov	r0, r8
 800b812:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b816:	4649      	mov	r1, r9
 800b818:	f7f5 f9d0 	bl	8000bbc <__aeabi_dcmplt>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	f040 8289 	bne.w	800bd34 <_dtoa_r+0x98c>
 800b822:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b826:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f2c0 814e 	blt.w	800baca <_dtoa_r+0x722>
 800b82e:	f1bb 0f0e 	cmp.w	fp, #14
 800b832:	f300 814a 	bgt.w	800baca <_dtoa_r+0x722>
 800b836:	4b6b      	ldr	r3, [pc, #428]	; (800b9e4 <_dtoa_r+0x63c>)
 800b838:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b83c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b842:	2b00      	cmp	r3, #0
 800b844:	f280 80dc 	bge.w	800ba00 <_dtoa_r+0x658>
 800b848:	9b04      	ldr	r3, [sp, #16]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	f300 80d8 	bgt.w	800ba00 <_dtoa_r+0x658>
 800b850:	f040 826f 	bne.w	800bd32 <_dtoa_r+0x98a>
 800b854:	4b68      	ldr	r3, [pc, #416]	; (800b9f8 <_dtoa_r+0x650>)
 800b856:	2200      	movs	r2, #0
 800b858:	4640      	mov	r0, r8
 800b85a:	4649      	mov	r1, r9
 800b85c:	f7f4 ff3c 	bl	80006d8 <__aeabi_dmul>
 800b860:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b864:	f7f5 f9be 	bl	8000be4 <__aeabi_dcmpge>
 800b868:	9e04      	ldr	r6, [sp, #16]
 800b86a:	4637      	mov	r7, r6
 800b86c:	2800      	cmp	r0, #0
 800b86e:	f040 8245 	bne.w	800bcfc <_dtoa_r+0x954>
 800b872:	9d00      	ldr	r5, [sp, #0]
 800b874:	2331      	movs	r3, #49	; 0x31
 800b876:	f805 3b01 	strb.w	r3, [r5], #1
 800b87a:	f10b 0b01 	add.w	fp, fp, #1
 800b87e:	e241      	b.n	800bd04 <_dtoa_r+0x95c>
 800b880:	07f2      	lsls	r2, r6, #31
 800b882:	d505      	bpl.n	800b890 <_dtoa_r+0x4e8>
 800b884:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b888:	f7f4 ff26 	bl	80006d8 <__aeabi_dmul>
 800b88c:	3501      	adds	r5, #1
 800b88e:	2301      	movs	r3, #1
 800b890:	1076      	asrs	r6, r6, #1
 800b892:	3708      	adds	r7, #8
 800b894:	e773      	b.n	800b77e <_dtoa_r+0x3d6>
 800b896:	2502      	movs	r5, #2
 800b898:	e775      	b.n	800b786 <_dtoa_r+0x3de>
 800b89a:	9e04      	ldr	r6, [sp, #16]
 800b89c:	465f      	mov	r7, fp
 800b89e:	e792      	b.n	800b7c6 <_dtoa_r+0x41e>
 800b8a0:	9900      	ldr	r1, [sp, #0]
 800b8a2:	4b50      	ldr	r3, [pc, #320]	; (800b9e4 <_dtoa_r+0x63c>)
 800b8a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b8a8:	4431      	add	r1, r6
 800b8aa:	9102      	str	r1, [sp, #8]
 800b8ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8ae:	eeb0 9a47 	vmov.f32	s18, s14
 800b8b2:	eef0 9a67 	vmov.f32	s19, s15
 800b8b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b8ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b8be:	2900      	cmp	r1, #0
 800b8c0:	d044      	beq.n	800b94c <_dtoa_r+0x5a4>
 800b8c2:	494e      	ldr	r1, [pc, #312]	; (800b9fc <_dtoa_r+0x654>)
 800b8c4:	2000      	movs	r0, #0
 800b8c6:	f7f5 f831 	bl	800092c <__aeabi_ddiv>
 800b8ca:	ec53 2b19 	vmov	r2, r3, d9
 800b8ce:	f7f4 fd4b 	bl	8000368 <__aeabi_dsub>
 800b8d2:	9d00      	ldr	r5, [sp, #0]
 800b8d4:	ec41 0b19 	vmov	d9, r0, r1
 800b8d8:	4649      	mov	r1, r9
 800b8da:	4640      	mov	r0, r8
 800b8dc:	f7f5 f9ac 	bl	8000c38 <__aeabi_d2iz>
 800b8e0:	4606      	mov	r6, r0
 800b8e2:	f7f4 fe8f 	bl	8000604 <__aeabi_i2d>
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	460b      	mov	r3, r1
 800b8ea:	4640      	mov	r0, r8
 800b8ec:	4649      	mov	r1, r9
 800b8ee:	f7f4 fd3b 	bl	8000368 <__aeabi_dsub>
 800b8f2:	3630      	adds	r6, #48	; 0x30
 800b8f4:	f805 6b01 	strb.w	r6, [r5], #1
 800b8f8:	ec53 2b19 	vmov	r2, r3, d9
 800b8fc:	4680      	mov	r8, r0
 800b8fe:	4689      	mov	r9, r1
 800b900:	f7f5 f95c 	bl	8000bbc <__aeabi_dcmplt>
 800b904:	2800      	cmp	r0, #0
 800b906:	d164      	bne.n	800b9d2 <_dtoa_r+0x62a>
 800b908:	4642      	mov	r2, r8
 800b90a:	464b      	mov	r3, r9
 800b90c:	4937      	ldr	r1, [pc, #220]	; (800b9ec <_dtoa_r+0x644>)
 800b90e:	2000      	movs	r0, #0
 800b910:	f7f4 fd2a 	bl	8000368 <__aeabi_dsub>
 800b914:	ec53 2b19 	vmov	r2, r3, d9
 800b918:	f7f5 f950 	bl	8000bbc <__aeabi_dcmplt>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	f040 80b6 	bne.w	800ba8e <_dtoa_r+0x6e6>
 800b922:	9b02      	ldr	r3, [sp, #8]
 800b924:	429d      	cmp	r5, r3
 800b926:	f43f af7c 	beq.w	800b822 <_dtoa_r+0x47a>
 800b92a:	4b31      	ldr	r3, [pc, #196]	; (800b9f0 <_dtoa_r+0x648>)
 800b92c:	ec51 0b19 	vmov	r0, r1, d9
 800b930:	2200      	movs	r2, #0
 800b932:	f7f4 fed1 	bl	80006d8 <__aeabi_dmul>
 800b936:	4b2e      	ldr	r3, [pc, #184]	; (800b9f0 <_dtoa_r+0x648>)
 800b938:	ec41 0b19 	vmov	d9, r0, r1
 800b93c:	2200      	movs	r2, #0
 800b93e:	4640      	mov	r0, r8
 800b940:	4649      	mov	r1, r9
 800b942:	f7f4 fec9 	bl	80006d8 <__aeabi_dmul>
 800b946:	4680      	mov	r8, r0
 800b948:	4689      	mov	r9, r1
 800b94a:	e7c5      	b.n	800b8d8 <_dtoa_r+0x530>
 800b94c:	ec51 0b17 	vmov	r0, r1, d7
 800b950:	f7f4 fec2 	bl	80006d8 <__aeabi_dmul>
 800b954:	9b02      	ldr	r3, [sp, #8]
 800b956:	9d00      	ldr	r5, [sp, #0]
 800b958:	930f      	str	r3, [sp, #60]	; 0x3c
 800b95a:	ec41 0b19 	vmov	d9, r0, r1
 800b95e:	4649      	mov	r1, r9
 800b960:	4640      	mov	r0, r8
 800b962:	f7f5 f969 	bl	8000c38 <__aeabi_d2iz>
 800b966:	4606      	mov	r6, r0
 800b968:	f7f4 fe4c 	bl	8000604 <__aeabi_i2d>
 800b96c:	3630      	adds	r6, #48	; 0x30
 800b96e:	4602      	mov	r2, r0
 800b970:	460b      	mov	r3, r1
 800b972:	4640      	mov	r0, r8
 800b974:	4649      	mov	r1, r9
 800b976:	f7f4 fcf7 	bl	8000368 <__aeabi_dsub>
 800b97a:	f805 6b01 	strb.w	r6, [r5], #1
 800b97e:	9b02      	ldr	r3, [sp, #8]
 800b980:	429d      	cmp	r5, r3
 800b982:	4680      	mov	r8, r0
 800b984:	4689      	mov	r9, r1
 800b986:	f04f 0200 	mov.w	r2, #0
 800b98a:	d124      	bne.n	800b9d6 <_dtoa_r+0x62e>
 800b98c:	4b1b      	ldr	r3, [pc, #108]	; (800b9fc <_dtoa_r+0x654>)
 800b98e:	ec51 0b19 	vmov	r0, r1, d9
 800b992:	f7f4 fceb 	bl	800036c <__adddf3>
 800b996:	4602      	mov	r2, r0
 800b998:	460b      	mov	r3, r1
 800b99a:	4640      	mov	r0, r8
 800b99c:	4649      	mov	r1, r9
 800b99e:	f7f5 f92b 	bl	8000bf8 <__aeabi_dcmpgt>
 800b9a2:	2800      	cmp	r0, #0
 800b9a4:	d173      	bne.n	800ba8e <_dtoa_r+0x6e6>
 800b9a6:	ec53 2b19 	vmov	r2, r3, d9
 800b9aa:	4914      	ldr	r1, [pc, #80]	; (800b9fc <_dtoa_r+0x654>)
 800b9ac:	2000      	movs	r0, #0
 800b9ae:	f7f4 fcdb 	bl	8000368 <__aeabi_dsub>
 800b9b2:	4602      	mov	r2, r0
 800b9b4:	460b      	mov	r3, r1
 800b9b6:	4640      	mov	r0, r8
 800b9b8:	4649      	mov	r1, r9
 800b9ba:	f7f5 f8ff 	bl	8000bbc <__aeabi_dcmplt>
 800b9be:	2800      	cmp	r0, #0
 800b9c0:	f43f af2f 	beq.w	800b822 <_dtoa_r+0x47a>
 800b9c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b9c6:	1e6b      	subs	r3, r5, #1
 800b9c8:	930f      	str	r3, [sp, #60]	; 0x3c
 800b9ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b9ce:	2b30      	cmp	r3, #48	; 0x30
 800b9d0:	d0f8      	beq.n	800b9c4 <_dtoa_r+0x61c>
 800b9d2:	46bb      	mov	fp, r7
 800b9d4:	e04a      	b.n	800ba6c <_dtoa_r+0x6c4>
 800b9d6:	4b06      	ldr	r3, [pc, #24]	; (800b9f0 <_dtoa_r+0x648>)
 800b9d8:	f7f4 fe7e 	bl	80006d8 <__aeabi_dmul>
 800b9dc:	4680      	mov	r8, r0
 800b9de:	4689      	mov	r9, r1
 800b9e0:	e7bd      	b.n	800b95e <_dtoa_r+0x5b6>
 800b9e2:	bf00      	nop
 800b9e4:	0800d4d8 	.word	0x0800d4d8
 800b9e8:	0800d4b0 	.word	0x0800d4b0
 800b9ec:	3ff00000 	.word	0x3ff00000
 800b9f0:	40240000 	.word	0x40240000
 800b9f4:	401c0000 	.word	0x401c0000
 800b9f8:	40140000 	.word	0x40140000
 800b9fc:	3fe00000 	.word	0x3fe00000
 800ba00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ba04:	9d00      	ldr	r5, [sp, #0]
 800ba06:	4642      	mov	r2, r8
 800ba08:	464b      	mov	r3, r9
 800ba0a:	4630      	mov	r0, r6
 800ba0c:	4639      	mov	r1, r7
 800ba0e:	f7f4 ff8d 	bl	800092c <__aeabi_ddiv>
 800ba12:	f7f5 f911 	bl	8000c38 <__aeabi_d2iz>
 800ba16:	9001      	str	r0, [sp, #4]
 800ba18:	f7f4 fdf4 	bl	8000604 <__aeabi_i2d>
 800ba1c:	4642      	mov	r2, r8
 800ba1e:	464b      	mov	r3, r9
 800ba20:	f7f4 fe5a 	bl	80006d8 <__aeabi_dmul>
 800ba24:	4602      	mov	r2, r0
 800ba26:	460b      	mov	r3, r1
 800ba28:	4630      	mov	r0, r6
 800ba2a:	4639      	mov	r1, r7
 800ba2c:	f7f4 fc9c 	bl	8000368 <__aeabi_dsub>
 800ba30:	9e01      	ldr	r6, [sp, #4]
 800ba32:	9f04      	ldr	r7, [sp, #16]
 800ba34:	3630      	adds	r6, #48	; 0x30
 800ba36:	f805 6b01 	strb.w	r6, [r5], #1
 800ba3a:	9e00      	ldr	r6, [sp, #0]
 800ba3c:	1bae      	subs	r6, r5, r6
 800ba3e:	42b7      	cmp	r7, r6
 800ba40:	4602      	mov	r2, r0
 800ba42:	460b      	mov	r3, r1
 800ba44:	d134      	bne.n	800bab0 <_dtoa_r+0x708>
 800ba46:	f7f4 fc91 	bl	800036c <__adddf3>
 800ba4a:	4642      	mov	r2, r8
 800ba4c:	464b      	mov	r3, r9
 800ba4e:	4606      	mov	r6, r0
 800ba50:	460f      	mov	r7, r1
 800ba52:	f7f5 f8d1 	bl	8000bf8 <__aeabi_dcmpgt>
 800ba56:	b9c8      	cbnz	r0, 800ba8c <_dtoa_r+0x6e4>
 800ba58:	4642      	mov	r2, r8
 800ba5a:	464b      	mov	r3, r9
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	4639      	mov	r1, r7
 800ba60:	f7f5 f8a2 	bl	8000ba8 <__aeabi_dcmpeq>
 800ba64:	b110      	cbz	r0, 800ba6c <_dtoa_r+0x6c4>
 800ba66:	9b01      	ldr	r3, [sp, #4]
 800ba68:	07db      	lsls	r3, r3, #31
 800ba6a:	d40f      	bmi.n	800ba8c <_dtoa_r+0x6e4>
 800ba6c:	4651      	mov	r1, sl
 800ba6e:	4620      	mov	r0, r4
 800ba70:	f000 fbde 	bl	800c230 <_Bfree>
 800ba74:	2300      	movs	r3, #0
 800ba76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba78:	702b      	strb	r3, [r5, #0]
 800ba7a:	f10b 0301 	add.w	r3, fp, #1
 800ba7e:	6013      	str	r3, [r2, #0]
 800ba80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	f43f ace2 	beq.w	800b44c <_dtoa_r+0xa4>
 800ba88:	601d      	str	r5, [r3, #0]
 800ba8a:	e4df      	b.n	800b44c <_dtoa_r+0xa4>
 800ba8c:	465f      	mov	r7, fp
 800ba8e:	462b      	mov	r3, r5
 800ba90:	461d      	mov	r5, r3
 800ba92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba96:	2a39      	cmp	r2, #57	; 0x39
 800ba98:	d106      	bne.n	800baa8 <_dtoa_r+0x700>
 800ba9a:	9a00      	ldr	r2, [sp, #0]
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d1f7      	bne.n	800ba90 <_dtoa_r+0x6e8>
 800baa0:	9900      	ldr	r1, [sp, #0]
 800baa2:	2230      	movs	r2, #48	; 0x30
 800baa4:	3701      	adds	r7, #1
 800baa6:	700a      	strb	r2, [r1, #0]
 800baa8:	781a      	ldrb	r2, [r3, #0]
 800baaa:	3201      	adds	r2, #1
 800baac:	701a      	strb	r2, [r3, #0]
 800baae:	e790      	b.n	800b9d2 <_dtoa_r+0x62a>
 800bab0:	4ba3      	ldr	r3, [pc, #652]	; (800bd40 <_dtoa_r+0x998>)
 800bab2:	2200      	movs	r2, #0
 800bab4:	f7f4 fe10 	bl	80006d8 <__aeabi_dmul>
 800bab8:	2200      	movs	r2, #0
 800baba:	2300      	movs	r3, #0
 800babc:	4606      	mov	r6, r0
 800babe:	460f      	mov	r7, r1
 800bac0:	f7f5 f872 	bl	8000ba8 <__aeabi_dcmpeq>
 800bac4:	2800      	cmp	r0, #0
 800bac6:	d09e      	beq.n	800ba06 <_dtoa_r+0x65e>
 800bac8:	e7d0      	b.n	800ba6c <_dtoa_r+0x6c4>
 800baca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bacc:	2a00      	cmp	r2, #0
 800bace:	f000 80ca 	beq.w	800bc66 <_dtoa_r+0x8be>
 800bad2:	9a07      	ldr	r2, [sp, #28]
 800bad4:	2a01      	cmp	r2, #1
 800bad6:	f300 80ad 	bgt.w	800bc34 <_dtoa_r+0x88c>
 800bada:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800badc:	2a00      	cmp	r2, #0
 800bade:	f000 80a5 	beq.w	800bc2c <_dtoa_r+0x884>
 800bae2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bae6:	9e08      	ldr	r6, [sp, #32]
 800bae8:	9d05      	ldr	r5, [sp, #20]
 800baea:	9a05      	ldr	r2, [sp, #20]
 800baec:	441a      	add	r2, r3
 800baee:	9205      	str	r2, [sp, #20]
 800baf0:	9a06      	ldr	r2, [sp, #24]
 800baf2:	2101      	movs	r1, #1
 800baf4:	441a      	add	r2, r3
 800baf6:	4620      	mov	r0, r4
 800baf8:	9206      	str	r2, [sp, #24]
 800bafa:	f000 fc4f 	bl	800c39c <__i2b>
 800bafe:	4607      	mov	r7, r0
 800bb00:	b165      	cbz	r5, 800bb1c <_dtoa_r+0x774>
 800bb02:	9b06      	ldr	r3, [sp, #24]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	dd09      	ble.n	800bb1c <_dtoa_r+0x774>
 800bb08:	42ab      	cmp	r3, r5
 800bb0a:	9a05      	ldr	r2, [sp, #20]
 800bb0c:	bfa8      	it	ge
 800bb0e:	462b      	movge	r3, r5
 800bb10:	1ad2      	subs	r2, r2, r3
 800bb12:	9205      	str	r2, [sp, #20]
 800bb14:	9a06      	ldr	r2, [sp, #24]
 800bb16:	1aed      	subs	r5, r5, r3
 800bb18:	1ad3      	subs	r3, r2, r3
 800bb1a:	9306      	str	r3, [sp, #24]
 800bb1c:	9b08      	ldr	r3, [sp, #32]
 800bb1e:	b1f3      	cbz	r3, 800bb5e <_dtoa_r+0x7b6>
 800bb20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	f000 80a3 	beq.w	800bc6e <_dtoa_r+0x8c6>
 800bb28:	2e00      	cmp	r6, #0
 800bb2a:	dd10      	ble.n	800bb4e <_dtoa_r+0x7a6>
 800bb2c:	4639      	mov	r1, r7
 800bb2e:	4632      	mov	r2, r6
 800bb30:	4620      	mov	r0, r4
 800bb32:	f000 fcf3 	bl	800c51c <__pow5mult>
 800bb36:	4652      	mov	r2, sl
 800bb38:	4601      	mov	r1, r0
 800bb3a:	4607      	mov	r7, r0
 800bb3c:	4620      	mov	r0, r4
 800bb3e:	f000 fc43 	bl	800c3c8 <__multiply>
 800bb42:	4651      	mov	r1, sl
 800bb44:	4680      	mov	r8, r0
 800bb46:	4620      	mov	r0, r4
 800bb48:	f000 fb72 	bl	800c230 <_Bfree>
 800bb4c:	46c2      	mov	sl, r8
 800bb4e:	9b08      	ldr	r3, [sp, #32]
 800bb50:	1b9a      	subs	r2, r3, r6
 800bb52:	d004      	beq.n	800bb5e <_dtoa_r+0x7b6>
 800bb54:	4651      	mov	r1, sl
 800bb56:	4620      	mov	r0, r4
 800bb58:	f000 fce0 	bl	800c51c <__pow5mult>
 800bb5c:	4682      	mov	sl, r0
 800bb5e:	2101      	movs	r1, #1
 800bb60:	4620      	mov	r0, r4
 800bb62:	f000 fc1b 	bl	800c39c <__i2b>
 800bb66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	4606      	mov	r6, r0
 800bb6c:	f340 8081 	ble.w	800bc72 <_dtoa_r+0x8ca>
 800bb70:	461a      	mov	r2, r3
 800bb72:	4601      	mov	r1, r0
 800bb74:	4620      	mov	r0, r4
 800bb76:	f000 fcd1 	bl	800c51c <__pow5mult>
 800bb7a:	9b07      	ldr	r3, [sp, #28]
 800bb7c:	2b01      	cmp	r3, #1
 800bb7e:	4606      	mov	r6, r0
 800bb80:	dd7a      	ble.n	800bc78 <_dtoa_r+0x8d0>
 800bb82:	f04f 0800 	mov.w	r8, #0
 800bb86:	6933      	ldr	r3, [r6, #16]
 800bb88:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bb8c:	6918      	ldr	r0, [r3, #16]
 800bb8e:	f000 fbb7 	bl	800c300 <__hi0bits>
 800bb92:	f1c0 0020 	rsb	r0, r0, #32
 800bb96:	9b06      	ldr	r3, [sp, #24]
 800bb98:	4418      	add	r0, r3
 800bb9a:	f010 001f 	ands.w	r0, r0, #31
 800bb9e:	f000 8094 	beq.w	800bcca <_dtoa_r+0x922>
 800bba2:	f1c0 0320 	rsb	r3, r0, #32
 800bba6:	2b04      	cmp	r3, #4
 800bba8:	f340 8085 	ble.w	800bcb6 <_dtoa_r+0x90e>
 800bbac:	9b05      	ldr	r3, [sp, #20]
 800bbae:	f1c0 001c 	rsb	r0, r0, #28
 800bbb2:	4403      	add	r3, r0
 800bbb4:	9305      	str	r3, [sp, #20]
 800bbb6:	9b06      	ldr	r3, [sp, #24]
 800bbb8:	4403      	add	r3, r0
 800bbba:	4405      	add	r5, r0
 800bbbc:	9306      	str	r3, [sp, #24]
 800bbbe:	9b05      	ldr	r3, [sp, #20]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	dd05      	ble.n	800bbd0 <_dtoa_r+0x828>
 800bbc4:	4651      	mov	r1, sl
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	4620      	mov	r0, r4
 800bbca:	f000 fd01 	bl	800c5d0 <__lshift>
 800bbce:	4682      	mov	sl, r0
 800bbd0:	9b06      	ldr	r3, [sp, #24]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	dd05      	ble.n	800bbe2 <_dtoa_r+0x83a>
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	461a      	mov	r2, r3
 800bbda:	4620      	mov	r0, r4
 800bbdc:	f000 fcf8 	bl	800c5d0 <__lshift>
 800bbe0:	4606      	mov	r6, r0
 800bbe2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d072      	beq.n	800bcce <_dtoa_r+0x926>
 800bbe8:	4631      	mov	r1, r6
 800bbea:	4650      	mov	r0, sl
 800bbec:	f000 fd5c 	bl	800c6a8 <__mcmp>
 800bbf0:	2800      	cmp	r0, #0
 800bbf2:	da6c      	bge.n	800bcce <_dtoa_r+0x926>
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	4651      	mov	r1, sl
 800bbf8:	220a      	movs	r2, #10
 800bbfa:	4620      	mov	r0, r4
 800bbfc:	f000 fb3a 	bl	800c274 <__multadd>
 800bc00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc02:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bc06:	4682      	mov	sl, r0
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	f000 81b0 	beq.w	800bf6e <_dtoa_r+0xbc6>
 800bc0e:	2300      	movs	r3, #0
 800bc10:	4639      	mov	r1, r7
 800bc12:	220a      	movs	r2, #10
 800bc14:	4620      	mov	r0, r4
 800bc16:	f000 fb2d 	bl	800c274 <__multadd>
 800bc1a:	9b01      	ldr	r3, [sp, #4]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	4607      	mov	r7, r0
 800bc20:	f300 8096 	bgt.w	800bd50 <_dtoa_r+0x9a8>
 800bc24:	9b07      	ldr	r3, [sp, #28]
 800bc26:	2b02      	cmp	r3, #2
 800bc28:	dc59      	bgt.n	800bcde <_dtoa_r+0x936>
 800bc2a:	e091      	b.n	800bd50 <_dtoa_r+0x9a8>
 800bc2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bc32:	e758      	b.n	800bae6 <_dtoa_r+0x73e>
 800bc34:	9b04      	ldr	r3, [sp, #16]
 800bc36:	1e5e      	subs	r6, r3, #1
 800bc38:	9b08      	ldr	r3, [sp, #32]
 800bc3a:	42b3      	cmp	r3, r6
 800bc3c:	bfbf      	itttt	lt
 800bc3e:	9b08      	ldrlt	r3, [sp, #32]
 800bc40:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800bc42:	9608      	strlt	r6, [sp, #32]
 800bc44:	1af3      	sublt	r3, r6, r3
 800bc46:	bfb4      	ite	lt
 800bc48:	18d2      	addlt	r2, r2, r3
 800bc4a:	1b9e      	subge	r6, r3, r6
 800bc4c:	9b04      	ldr	r3, [sp, #16]
 800bc4e:	bfbc      	itt	lt
 800bc50:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800bc52:	2600      	movlt	r6, #0
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	bfb7      	itett	lt
 800bc58:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800bc5c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800bc60:	1a9d      	sublt	r5, r3, r2
 800bc62:	2300      	movlt	r3, #0
 800bc64:	e741      	b.n	800baea <_dtoa_r+0x742>
 800bc66:	9e08      	ldr	r6, [sp, #32]
 800bc68:	9d05      	ldr	r5, [sp, #20]
 800bc6a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bc6c:	e748      	b.n	800bb00 <_dtoa_r+0x758>
 800bc6e:	9a08      	ldr	r2, [sp, #32]
 800bc70:	e770      	b.n	800bb54 <_dtoa_r+0x7ac>
 800bc72:	9b07      	ldr	r3, [sp, #28]
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	dc19      	bgt.n	800bcac <_dtoa_r+0x904>
 800bc78:	9b02      	ldr	r3, [sp, #8]
 800bc7a:	b9bb      	cbnz	r3, 800bcac <_dtoa_r+0x904>
 800bc7c:	9b03      	ldr	r3, [sp, #12]
 800bc7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc82:	b99b      	cbnz	r3, 800bcac <_dtoa_r+0x904>
 800bc84:	9b03      	ldr	r3, [sp, #12]
 800bc86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bc8a:	0d1b      	lsrs	r3, r3, #20
 800bc8c:	051b      	lsls	r3, r3, #20
 800bc8e:	b183      	cbz	r3, 800bcb2 <_dtoa_r+0x90a>
 800bc90:	9b05      	ldr	r3, [sp, #20]
 800bc92:	3301      	adds	r3, #1
 800bc94:	9305      	str	r3, [sp, #20]
 800bc96:	9b06      	ldr	r3, [sp, #24]
 800bc98:	3301      	adds	r3, #1
 800bc9a:	9306      	str	r3, [sp, #24]
 800bc9c:	f04f 0801 	mov.w	r8, #1
 800bca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	f47f af6f 	bne.w	800bb86 <_dtoa_r+0x7de>
 800bca8:	2001      	movs	r0, #1
 800bcaa:	e774      	b.n	800bb96 <_dtoa_r+0x7ee>
 800bcac:	f04f 0800 	mov.w	r8, #0
 800bcb0:	e7f6      	b.n	800bca0 <_dtoa_r+0x8f8>
 800bcb2:	4698      	mov	r8, r3
 800bcb4:	e7f4      	b.n	800bca0 <_dtoa_r+0x8f8>
 800bcb6:	d082      	beq.n	800bbbe <_dtoa_r+0x816>
 800bcb8:	9a05      	ldr	r2, [sp, #20]
 800bcba:	331c      	adds	r3, #28
 800bcbc:	441a      	add	r2, r3
 800bcbe:	9205      	str	r2, [sp, #20]
 800bcc0:	9a06      	ldr	r2, [sp, #24]
 800bcc2:	441a      	add	r2, r3
 800bcc4:	441d      	add	r5, r3
 800bcc6:	9206      	str	r2, [sp, #24]
 800bcc8:	e779      	b.n	800bbbe <_dtoa_r+0x816>
 800bcca:	4603      	mov	r3, r0
 800bccc:	e7f4      	b.n	800bcb8 <_dtoa_r+0x910>
 800bcce:	9b04      	ldr	r3, [sp, #16]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	dc37      	bgt.n	800bd44 <_dtoa_r+0x99c>
 800bcd4:	9b07      	ldr	r3, [sp, #28]
 800bcd6:	2b02      	cmp	r3, #2
 800bcd8:	dd34      	ble.n	800bd44 <_dtoa_r+0x99c>
 800bcda:	9b04      	ldr	r3, [sp, #16]
 800bcdc:	9301      	str	r3, [sp, #4]
 800bcde:	9b01      	ldr	r3, [sp, #4]
 800bce0:	b963      	cbnz	r3, 800bcfc <_dtoa_r+0x954>
 800bce2:	4631      	mov	r1, r6
 800bce4:	2205      	movs	r2, #5
 800bce6:	4620      	mov	r0, r4
 800bce8:	f000 fac4 	bl	800c274 <__multadd>
 800bcec:	4601      	mov	r1, r0
 800bcee:	4606      	mov	r6, r0
 800bcf0:	4650      	mov	r0, sl
 800bcf2:	f000 fcd9 	bl	800c6a8 <__mcmp>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f73f adbb 	bgt.w	800b872 <_dtoa_r+0x4ca>
 800bcfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcfe:	9d00      	ldr	r5, [sp, #0]
 800bd00:	ea6f 0b03 	mvn.w	fp, r3
 800bd04:	f04f 0800 	mov.w	r8, #0
 800bd08:	4631      	mov	r1, r6
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	f000 fa90 	bl	800c230 <_Bfree>
 800bd10:	2f00      	cmp	r7, #0
 800bd12:	f43f aeab 	beq.w	800ba6c <_dtoa_r+0x6c4>
 800bd16:	f1b8 0f00 	cmp.w	r8, #0
 800bd1a:	d005      	beq.n	800bd28 <_dtoa_r+0x980>
 800bd1c:	45b8      	cmp	r8, r7
 800bd1e:	d003      	beq.n	800bd28 <_dtoa_r+0x980>
 800bd20:	4641      	mov	r1, r8
 800bd22:	4620      	mov	r0, r4
 800bd24:	f000 fa84 	bl	800c230 <_Bfree>
 800bd28:	4639      	mov	r1, r7
 800bd2a:	4620      	mov	r0, r4
 800bd2c:	f000 fa80 	bl	800c230 <_Bfree>
 800bd30:	e69c      	b.n	800ba6c <_dtoa_r+0x6c4>
 800bd32:	2600      	movs	r6, #0
 800bd34:	4637      	mov	r7, r6
 800bd36:	e7e1      	b.n	800bcfc <_dtoa_r+0x954>
 800bd38:	46bb      	mov	fp, r7
 800bd3a:	4637      	mov	r7, r6
 800bd3c:	e599      	b.n	800b872 <_dtoa_r+0x4ca>
 800bd3e:	bf00      	nop
 800bd40:	40240000 	.word	0x40240000
 800bd44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	f000 80c8 	beq.w	800bedc <_dtoa_r+0xb34>
 800bd4c:	9b04      	ldr	r3, [sp, #16]
 800bd4e:	9301      	str	r3, [sp, #4]
 800bd50:	2d00      	cmp	r5, #0
 800bd52:	dd05      	ble.n	800bd60 <_dtoa_r+0x9b8>
 800bd54:	4639      	mov	r1, r7
 800bd56:	462a      	mov	r2, r5
 800bd58:	4620      	mov	r0, r4
 800bd5a:	f000 fc39 	bl	800c5d0 <__lshift>
 800bd5e:	4607      	mov	r7, r0
 800bd60:	f1b8 0f00 	cmp.w	r8, #0
 800bd64:	d05b      	beq.n	800be1e <_dtoa_r+0xa76>
 800bd66:	6879      	ldr	r1, [r7, #4]
 800bd68:	4620      	mov	r0, r4
 800bd6a:	f000 fa21 	bl	800c1b0 <_Balloc>
 800bd6e:	4605      	mov	r5, r0
 800bd70:	b928      	cbnz	r0, 800bd7e <_dtoa_r+0x9d6>
 800bd72:	4b83      	ldr	r3, [pc, #524]	; (800bf80 <_dtoa_r+0xbd8>)
 800bd74:	4602      	mov	r2, r0
 800bd76:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bd7a:	f7ff bb2e 	b.w	800b3da <_dtoa_r+0x32>
 800bd7e:	693a      	ldr	r2, [r7, #16]
 800bd80:	3202      	adds	r2, #2
 800bd82:	0092      	lsls	r2, r2, #2
 800bd84:	f107 010c 	add.w	r1, r7, #12
 800bd88:	300c      	adds	r0, #12
 800bd8a:	f7ff fa76 	bl	800b27a <memcpy>
 800bd8e:	2201      	movs	r2, #1
 800bd90:	4629      	mov	r1, r5
 800bd92:	4620      	mov	r0, r4
 800bd94:	f000 fc1c 	bl	800c5d0 <__lshift>
 800bd98:	9b00      	ldr	r3, [sp, #0]
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	9304      	str	r3, [sp, #16]
 800bd9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bda2:	4413      	add	r3, r2
 800bda4:	9308      	str	r3, [sp, #32]
 800bda6:	9b02      	ldr	r3, [sp, #8]
 800bda8:	f003 0301 	and.w	r3, r3, #1
 800bdac:	46b8      	mov	r8, r7
 800bdae:	9306      	str	r3, [sp, #24]
 800bdb0:	4607      	mov	r7, r0
 800bdb2:	9b04      	ldr	r3, [sp, #16]
 800bdb4:	4631      	mov	r1, r6
 800bdb6:	3b01      	subs	r3, #1
 800bdb8:	4650      	mov	r0, sl
 800bdba:	9301      	str	r3, [sp, #4]
 800bdbc:	f7ff fa6b 	bl	800b296 <quorem>
 800bdc0:	4641      	mov	r1, r8
 800bdc2:	9002      	str	r0, [sp, #8]
 800bdc4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bdc8:	4650      	mov	r0, sl
 800bdca:	f000 fc6d 	bl	800c6a8 <__mcmp>
 800bdce:	463a      	mov	r2, r7
 800bdd0:	9005      	str	r0, [sp, #20]
 800bdd2:	4631      	mov	r1, r6
 800bdd4:	4620      	mov	r0, r4
 800bdd6:	f000 fc83 	bl	800c6e0 <__mdiff>
 800bdda:	68c2      	ldr	r2, [r0, #12]
 800bddc:	4605      	mov	r5, r0
 800bdde:	bb02      	cbnz	r2, 800be22 <_dtoa_r+0xa7a>
 800bde0:	4601      	mov	r1, r0
 800bde2:	4650      	mov	r0, sl
 800bde4:	f000 fc60 	bl	800c6a8 <__mcmp>
 800bde8:	4602      	mov	r2, r0
 800bdea:	4629      	mov	r1, r5
 800bdec:	4620      	mov	r0, r4
 800bdee:	9209      	str	r2, [sp, #36]	; 0x24
 800bdf0:	f000 fa1e 	bl	800c230 <_Bfree>
 800bdf4:	9b07      	ldr	r3, [sp, #28]
 800bdf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdf8:	9d04      	ldr	r5, [sp, #16]
 800bdfa:	ea43 0102 	orr.w	r1, r3, r2
 800bdfe:	9b06      	ldr	r3, [sp, #24]
 800be00:	4319      	orrs	r1, r3
 800be02:	d110      	bne.n	800be26 <_dtoa_r+0xa7e>
 800be04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800be08:	d029      	beq.n	800be5e <_dtoa_r+0xab6>
 800be0a:	9b05      	ldr	r3, [sp, #20]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	dd02      	ble.n	800be16 <_dtoa_r+0xa6e>
 800be10:	9b02      	ldr	r3, [sp, #8]
 800be12:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800be16:	9b01      	ldr	r3, [sp, #4]
 800be18:	f883 9000 	strb.w	r9, [r3]
 800be1c:	e774      	b.n	800bd08 <_dtoa_r+0x960>
 800be1e:	4638      	mov	r0, r7
 800be20:	e7ba      	b.n	800bd98 <_dtoa_r+0x9f0>
 800be22:	2201      	movs	r2, #1
 800be24:	e7e1      	b.n	800bdea <_dtoa_r+0xa42>
 800be26:	9b05      	ldr	r3, [sp, #20]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	db04      	blt.n	800be36 <_dtoa_r+0xa8e>
 800be2c:	9907      	ldr	r1, [sp, #28]
 800be2e:	430b      	orrs	r3, r1
 800be30:	9906      	ldr	r1, [sp, #24]
 800be32:	430b      	orrs	r3, r1
 800be34:	d120      	bne.n	800be78 <_dtoa_r+0xad0>
 800be36:	2a00      	cmp	r2, #0
 800be38:	dded      	ble.n	800be16 <_dtoa_r+0xa6e>
 800be3a:	4651      	mov	r1, sl
 800be3c:	2201      	movs	r2, #1
 800be3e:	4620      	mov	r0, r4
 800be40:	f000 fbc6 	bl	800c5d0 <__lshift>
 800be44:	4631      	mov	r1, r6
 800be46:	4682      	mov	sl, r0
 800be48:	f000 fc2e 	bl	800c6a8 <__mcmp>
 800be4c:	2800      	cmp	r0, #0
 800be4e:	dc03      	bgt.n	800be58 <_dtoa_r+0xab0>
 800be50:	d1e1      	bne.n	800be16 <_dtoa_r+0xa6e>
 800be52:	f019 0f01 	tst.w	r9, #1
 800be56:	d0de      	beq.n	800be16 <_dtoa_r+0xa6e>
 800be58:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800be5c:	d1d8      	bne.n	800be10 <_dtoa_r+0xa68>
 800be5e:	9a01      	ldr	r2, [sp, #4]
 800be60:	2339      	movs	r3, #57	; 0x39
 800be62:	7013      	strb	r3, [r2, #0]
 800be64:	462b      	mov	r3, r5
 800be66:	461d      	mov	r5, r3
 800be68:	3b01      	subs	r3, #1
 800be6a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800be6e:	2a39      	cmp	r2, #57	; 0x39
 800be70:	d06c      	beq.n	800bf4c <_dtoa_r+0xba4>
 800be72:	3201      	adds	r2, #1
 800be74:	701a      	strb	r2, [r3, #0]
 800be76:	e747      	b.n	800bd08 <_dtoa_r+0x960>
 800be78:	2a00      	cmp	r2, #0
 800be7a:	dd07      	ble.n	800be8c <_dtoa_r+0xae4>
 800be7c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800be80:	d0ed      	beq.n	800be5e <_dtoa_r+0xab6>
 800be82:	9a01      	ldr	r2, [sp, #4]
 800be84:	f109 0301 	add.w	r3, r9, #1
 800be88:	7013      	strb	r3, [r2, #0]
 800be8a:	e73d      	b.n	800bd08 <_dtoa_r+0x960>
 800be8c:	9b04      	ldr	r3, [sp, #16]
 800be8e:	9a08      	ldr	r2, [sp, #32]
 800be90:	f803 9c01 	strb.w	r9, [r3, #-1]
 800be94:	4293      	cmp	r3, r2
 800be96:	d043      	beq.n	800bf20 <_dtoa_r+0xb78>
 800be98:	4651      	mov	r1, sl
 800be9a:	2300      	movs	r3, #0
 800be9c:	220a      	movs	r2, #10
 800be9e:	4620      	mov	r0, r4
 800bea0:	f000 f9e8 	bl	800c274 <__multadd>
 800bea4:	45b8      	cmp	r8, r7
 800bea6:	4682      	mov	sl, r0
 800bea8:	f04f 0300 	mov.w	r3, #0
 800beac:	f04f 020a 	mov.w	r2, #10
 800beb0:	4641      	mov	r1, r8
 800beb2:	4620      	mov	r0, r4
 800beb4:	d107      	bne.n	800bec6 <_dtoa_r+0xb1e>
 800beb6:	f000 f9dd 	bl	800c274 <__multadd>
 800beba:	4680      	mov	r8, r0
 800bebc:	4607      	mov	r7, r0
 800bebe:	9b04      	ldr	r3, [sp, #16]
 800bec0:	3301      	adds	r3, #1
 800bec2:	9304      	str	r3, [sp, #16]
 800bec4:	e775      	b.n	800bdb2 <_dtoa_r+0xa0a>
 800bec6:	f000 f9d5 	bl	800c274 <__multadd>
 800beca:	4639      	mov	r1, r7
 800becc:	4680      	mov	r8, r0
 800bece:	2300      	movs	r3, #0
 800bed0:	220a      	movs	r2, #10
 800bed2:	4620      	mov	r0, r4
 800bed4:	f000 f9ce 	bl	800c274 <__multadd>
 800bed8:	4607      	mov	r7, r0
 800beda:	e7f0      	b.n	800bebe <_dtoa_r+0xb16>
 800bedc:	9b04      	ldr	r3, [sp, #16]
 800bede:	9301      	str	r3, [sp, #4]
 800bee0:	9d00      	ldr	r5, [sp, #0]
 800bee2:	4631      	mov	r1, r6
 800bee4:	4650      	mov	r0, sl
 800bee6:	f7ff f9d6 	bl	800b296 <quorem>
 800beea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800beee:	9b00      	ldr	r3, [sp, #0]
 800bef0:	f805 9b01 	strb.w	r9, [r5], #1
 800bef4:	1aea      	subs	r2, r5, r3
 800bef6:	9b01      	ldr	r3, [sp, #4]
 800bef8:	4293      	cmp	r3, r2
 800befa:	dd07      	ble.n	800bf0c <_dtoa_r+0xb64>
 800befc:	4651      	mov	r1, sl
 800befe:	2300      	movs	r3, #0
 800bf00:	220a      	movs	r2, #10
 800bf02:	4620      	mov	r0, r4
 800bf04:	f000 f9b6 	bl	800c274 <__multadd>
 800bf08:	4682      	mov	sl, r0
 800bf0a:	e7ea      	b.n	800bee2 <_dtoa_r+0xb3a>
 800bf0c:	9b01      	ldr	r3, [sp, #4]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	bfc8      	it	gt
 800bf12:	461d      	movgt	r5, r3
 800bf14:	9b00      	ldr	r3, [sp, #0]
 800bf16:	bfd8      	it	le
 800bf18:	2501      	movle	r5, #1
 800bf1a:	441d      	add	r5, r3
 800bf1c:	f04f 0800 	mov.w	r8, #0
 800bf20:	4651      	mov	r1, sl
 800bf22:	2201      	movs	r2, #1
 800bf24:	4620      	mov	r0, r4
 800bf26:	f000 fb53 	bl	800c5d0 <__lshift>
 800bf2a:	4631      	mov	r1, r6
 800bf2c:	4682      	mov	sl, r0
 800bf2e:	f000 fbbb 	bl	800c6a8 <__mcmp>
 800bf32:	2800      	cmp	r0, #0
 800bf34:	dc96      	bgt.n	800be64 <_dtoa_r+0xabc>
 800bf36:	d102      	bne.n	800bf3e <_dtoa_r+0xb96>
 800bf38:	f019 0f01 	tst.w	r9, #1
 800bf3c:	d192      	bne.n	800be64 <_dtoa_r+0xabc>
 800bf3e:	462b      	mov	r3, r5
 800bf40:	461d      	mov	r5, r3
 800bf42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf46:	2a30      	cmp	r2, #48	; 0x30
 800bf48:	d0fa      	beq.n	800bf40 <_dtoa_r+0xb98>
 800bf4a:	e6dd      	b.n	800bd08 <_dtoa_r+0x960>
 800bf4c:	9a00      	ldr	r2, [sp, #0]
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d189      	bne.n	800be66 <_dtoa_r+0xabe>
 800bf52:	f10b 0b01 	add.w	fp, fp, #1
 800bf56:	2331      	movs	r3, #49	; 0x31
 800bf58:	e796      	b.n	800be88 <_dtoa_r+0xae0>
 800bf5a:	4b0a      	ldr	r3, [pc, #40]	; (800bf84 <_dtoa_r+0xbdc>)
 800bf5c:	f7ff ba99 	b.w	800b492 <_dtoa_r+0xea>
 800bf60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	f47f aa6d 	bne.w	800b442 <_dtoa_r+0x9a>
 800bf68:	4b07      	ldr	r3, [pc, #28]	; (800bf88 <_dtoa_r+0xbe0>)
 800bf6a:	f7ff ba92 	b.w	800b492 <_dtoa_r+0xea>
 800bf6e:	9b01      	ldr	r3, [sp, #4]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	dcb5      	bgt.n	800bee0 <_dtoa_r+0xb38>
 800bf74:	9b07      	ldr	r3, [sp, #28]
 800bf76:	2b02      	cmp	r3, #2
 800bf78:	f73f aeb1 	bgt.w	800bcde <_dtoa_r+0x936>
 800bf7c:	e7b0      	b.n	800bee0 <_dtoa_r+0xb38>
 800bf7e:	bf00      	nop
 800bf80:	0800d441 	.word	0x0800d441
 800bf84:	0800d397 	.word	0x0800d397
 800bf88:	0800d3c5 	.word	0x0800d3c5

0800bf8c <_free_r>:
 800bf8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bf8e:	2900      	cmp	r1, #0
 800bf90:	d044      	beq.n	800c01c <_free_r+0x90>
 800bf92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf96:	9001      	str	r0, [sp, #4]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	f1a1 0404 	sub.w	r4, r1, #4
 800bf9e:	bfb8      	it	lt
 800bfa0:	18e4      	addlt	r4, r4, r3
 800bfa2:	f000 f8f9 	bl	800c198 <__malloc_lock>
 800bfa6:	4a1e      	ldr	r2, [pc, #120]	; (800c020 <_free_r+0x94>)
 800bfa8:	9801      	ldr	r0, [sp, #4]
 800bfaa:	6813      	ldr	r3, [r2, #0]
 800bfac:	b933      	cbnz	r3, 800bfbc <_free_r+0x30>
 800bfae:	6063      	str	r3, [r4, #4]
 800bfb0:	6014      	str	r4, [r2, #0]
 800bfb2:	b003      	add	sp, #12
 800bfb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bfb8:	f000 b8f4 	b.w	800c1a4 <__malloc_unlock>
 800bfbc:	42a3      	cmp	r3, r4
 800bfbe:	d908      	bls.n	800bfd2 <_free_r+0x46>
 800bfc0:	6825      	ldr	r5, [r4, #0]
 800bfc2:	1961      	adds	r1, r4, r5
 800bfc4:	428b      	cmp	r3, r1
 800bfc6:	bf01      	itttt	eq
 800bfc8:	6819      	ldreq	r1, [r3, #0]
 800bfca:	685b      	ldreq	r3, [r3, #4]
 800bfcc:	1949      	addeq	r1, r1, r5
 800bfce:	6021      	streq	r1, [r4, #0]
 800bfd0:	e7ed      	b.n	800bfae <_free_r+0x22>
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	685b      	ldr	r3, [r3, #4]
 800bfd6:	b10b      	cbz	r3, 800bfdc <_free_r+0x50>
 800bfd8:	42a3      	cmp	r3, r4
 800bfda:	d9fa      	bls.n	800bfd2 <_free_r+0x46>
 800bfdc:	6811      	ldr	r1, [r2, #0]
 800bfde:	1855      	adds	r5, r2, r1
 800bfe0:	42a5      	cmp	r5, r4
 800bfe2:	d10b      	bne.n	800bffc <_free_r+0x70>
 800bfe4:	6824      	ldr	r4, [r4, #0]
 800bfe6:	4421      	add	r1, r4
 800bfe8:	1854      	adds	r4, r2, r1
 800bfea:	42a3      	cmp	r3, r4
 800bfec:	6011      	str	r1, [r2, #0]
 800bfee:	d1e0      	bne.n	800bfb2 <_free_r+0x26>
 800bff0:	681c      	ldr	r4, [r3, #0]
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	6053      	str	r3, [r2, #4]
 800bff6:	440c      	add	r4, r1
 800bff8:	6014      	str	r4, [r2, #0]
 800bffa:	e7da      	b.n	800bfb2 <_free_r+0x26>
 800bffc:	d902      	bls.n	800c004 <_free_r+0x78>
 800bffe:	230c      	movs	r3, #12
 800c000:	6003      	str	r3, [r0, #0]
 800c002:	e7d6      	b.n	800bfb2 <_free_r+0x26>
 800c004:	6825      	ldr	r5, [r4, #0]
 800c006:	1961      	adds	r1, r4, r5
 800c008:	428b      	cmp	r3, r1
 800c00a:	bf04      	itt	eq
 800c00c:	6819      	ldreq	r1, [r3, #0]
 800c00e:	685b      	ldreq	r3, [r3, #4]
 800c010:	6063      	str	r3, [r4, #4]
 800c012:	bf04      	itt	eq
 800c014:	1949      	addeq	r1, r1, r5
 800c016:	6021      	streq	r1, [r4, #0]
 800c018:	6054      	str	r4, [r2, #4]
 800c01a:	e7ca      	b.n	800bfb2 <_free_r+0x26>
 800c01c:	b003      	add	sp, #12
 800c01e:	bd30      	pop	{r4, r5, pc}
 800c020:	20014c94 	.word	0x20014c94

0800c024 <malloc>:
 800c024:	4b02      	ldr	r3, [pc, #8]	; (800c030 <malloc+0xc>)
 800c026:	4601      	mov	r1, r0
 800c028:	6818      	ldr	r0, [r3, #0]
 800c02a:	f000 b823 	b.w	800c074 <_malloc_r>
 800c02e:	bf00      	nop
 800c030:	200001d8 	.word	0x200001d8

0800c034 <sbrk_aligned>:
 800c034:	b570      	push	{r4, r5, r6, lr}
 800c036:	4e0e      	ldr	r6, [pc, #56]	; (800c070 <sbrk_aligned+0x3c>)
 800c038:	460c      	mov	r4, r1
 800c03a:	6831      	ldr	r1, [r6, #0]
 800c03c:	4605      	mov	r5, r0
 800c03e:	b911      	cbnz	r1, 800c046 <sbrk_aligned+0x12>
 800c040:	f000 fcee 	bl	800ca20 <_sbrk_r>
 800c044:	6030      	str	r0, [r6, #0]
 800c046:	4621      	mov	r1, r4
 800c048:	4628      	mov	r0, r5
 800c04a:	f000 fce9 	bl	800ca20 <_sbrk_r>
 800c04e:	1c43      	adds	r3, r0, #1
 800c050:	d00a      	beq.n	800c068 <sbrk_aligned+0x34>
 800c052:	1cc4      	adds	r4, r0, #3
 800c054:	f024 0403 	bic.w	r4, r4, #3
 800c058:	42a0      	cmp	r0, r4
 800c05a:	d007      	beq.n	800c06c <sbrk_aligned+0x38>
 800c05c:	1a21      	subs	r1, r4, r0
 800c05e:	4628      	mov	r0, r5
 800c060:	f000 fcde 	bl	800ca20 <_sbrk_r>
 800c064:	3001      	adds	r0, #1
 800c066:	d101      	bne.n	800c06c <sbrk_aligned+0x38>
 800c068:	f04f 34ff 	mov.w	r4, #4294967295
 800c06c:	4620      	mov	r0, r4
 800c06e:	bd70      	pop	{r4, r5, r6, pc}
 800c070:	20014c98 	.word	0x20014c98

0800c074 <_malloc_r>:
 800c074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c078:	1ccd      	adds	r5, r1, #3
 800c07a:	f025 0503 	bic.w	r5, r5, #3
 800c07e:	3508      	adds	r5, #8
 800c080:	2d0c      	cmp	r5, #12
 800c082:	bf38      	it	cc
 800c084:	250c      	movcc	r5, #12
 800c086:	2d00      	cmp	r5, #0
 800c088:	4607      	mov	r7, r0
 800c08a:	db01      	blt.n	800c090 <_malloc_r+0x1c>
 800c08c:	42a9      	cmp	r1, r5
 800c08e:	d905      	bls.n	800c09c <_malloc_r+0x28>
 800c090:	230c      	movs	r3, #12
 800c092:	603b      	str	r3, [r7, #0]
 800c094:	2600      	movs	r6, #0
 800c096:	4630      	mov	r0, r6
 800c098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c09c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c170 <_malloc_r+0xfc>
 800c0a0:	f000 f87a 	bl	800c198 <__malloc_lock>
 800c0a4:	f8d8 3000 	ldr.w	r3, [r8]
 800c0a8:	461c      	mov	r4, r3
 800c0aa:	bb5c      	cbnz	r4, 800c104 <_malloc_r+0x90>
 800c0ac:	4629      	mov	r1, r5
 800c0ae:	4638      	mov	r0, r7
 800c0b0:	f7ff ffc0 	bl	800c034 <sbrk_aligned>
 800c0b4:	1c43      	adds	r3, r0, #1
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	d155      	bne.n	800c166 <_malloc_r+0xf2>
 800c0ba:	f8d8 4000 	ldr.w	r4, [r8]
 800c0be:	4626      	mov	r6, r4
 800c0c0:	2e00      	cmp	r6, #0
 800c0c2:	d145      	bne.n	800c150 <_malloc_r+0xdc>
 800c0c4:	2c00      	cmp	r4, #0
 800c0c6:	d048      	beq.n	800c15a <_malloc_r+0xe6>
 800c0c8:	6823      	ldr	r3, [r4, #0]
 800c0ca:	4631      	mov	r1, r6
 800c0cc:	4638      	mov	r0, r7
 800c0ce:	eb04 0903 	add.w	r9, r4, r3
 800c0d2:	f000 fca5 	bl	800ca20 <_sbrk_r>
 800c0d6:	4581      	cmp	r9, r0
 800c0d8:	d13f      	bne.n	800c15a <_malloc_r+0xe6>
 800c0da:	6821      	ldr	r1, [r4, #0]
 800c0dc:	1a6d      	subs	r5, r5, r1
 800c0de:	4629      	mov	r1, r5
 800c0e0:	4638      	mov	r0, r7
 800c0e2:	f7ff ffa7 	bl	800c034 <sbrk_aligned>
 800c0e6:	3001      	adds	r0, #1
 800c0e8:	d037      	beq.n	800c15a <_malloc_r+0xe6>
 800c0ea:	6823      	ldr	r3, [r4, #0]
 800c0ec:	442b      	add	r3, r5
 800c0ee:	6023      	str	r3, [r4, #0]
 800c0f0:	f8d8 3000 	ldr.w	r3, [r8]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d038      	beq.n	800c16a <_malloc_r+0xf6>
 800c0f8:	685a      	ldr	r2, [r3, #4]
 800c0fa:	42a2      	cmp	r2, r4
 800c0fc:	d12b      	bne.n	800c156 <_malloc_r+0xe2>
 800c0fe:	2200      	movs	r2, #0
 800c100:	605a      	str	r2, [r3, #4]
 800c102:	e00f      	b.n	800c124 <_malloc_r+0xb0>
 800c104:	6822      	ldr	r2, [r4, #0]
 800c106:	1b52      	subs	r2, r2, r5
 800c108:	d41f      	bmi.n	800c14a <_malloc_r+0xd6>
 800c10a:	2a0b      	cmp	r2, #11
 800c10c:	d917      	bls.n	800c13e <_malloc_r+0xca>
 800c10e:	1961      	adds	r1, r4, r5
 800c110:	42a3      	cmp	r3, r4
 800c112:	6025      	str	r5, [r4, #0]
 800c114:	bf18      	it	ne
 800c116:	6059      	strne	r1, [r3, #4]
 800c118:	6863      	ldr	r3, [r4, #4]
 800c11a:	bf08      	it	eq
 800c11c:	f8c8 1000 	streq.w	r1, [r8]
 800c120:	5162      	str	r2, [r4, r5]
 800c122:	604b      	str	r3, [r1, #4]
 800c124:	4638      	mov	r0, r7
 800c126:	f104 060b 	add.w	r6, r4, #11
 800c12a:	f000 f83b 	bl	800c1a4 <__malloc_unlock>
 800c12e:	f026 0607 	bic.w	r6, r6, #7
 800c132:	1d23      	adds	r3, r4, #4
 800c134:	1af2      	subs	r2, r6, r3
 800c136:	d0ae      	beq.n	800c096 <_malloc_r+0x22>
 800c138:	1b9b      	subs	r3, r3, r6
 800c13a:	50a3      	str	r3, [r4, r2]
 800c13c:	e7ab      	b.n	800c096 <_malloc_r+0x22>
 800c13e:	42a3      	cmp	r3, r4
 800c140:	6862      	ldr	r2, [r4, #4]
 800c142:	d1dd      	bne.n	800c100 <_malloc_r+0x8c>
 800c144:	f8c8 2000 	str.w	r2, [r8]
 800c148:	e7ec      	b.n	800c124 <_malloc_r+0xb0>
 800c14a:	4623      	mov	r3, r4
 800c14c:	6864      	ldr	r4, [r4, #4]
 800c14e:	e7ac      	b.n	800c0aa <_malloc_r+0x36>
 800c150:	4634      	mov	r4, r6
 800c152:	6876      	ldr	r6, [r6, #4]
 800c154:	e7b4      	b.n	800c0c0 <_malloc_r+0x4c>
 800c156:	4613      	mov	r3, r2
 800c158:	e7cc      	b.n	800c0f4 <_malloc_r+0x80>
 800c15a:	230c      	movs	r3, #12
 800c15c:	603b      	str	r3, [r7, #0]
 800c15e:	4638      	mov	r0, r7
 800c160:	f000 f820 	bl	800c1a4 <__malloc_unlock>
 800c164:	e797      	b.n	800c096 <_malloc_r+0x22>
 800c166:	6025      	str	r5, [r4, #0]
 800c168:	e7dc      	b.n	800c124 <_malloc_r+0xb0>
 800c16a:	605b      	str	r3, [r3, #4]
 800c16c:	deff      	udf	#255	; 0xff
 800c16e:	bf00      	nop
 800c170:	20014c94 	.word	0x20014c94

0800c174 <__ascii_mbtowc>:
 800c174:	b082      	sub	sp, #8
 800c176:	b901      	cbnz	r1, 800c17a <__ascii_mbtowc+0x6>
 800c178:	a901      	add	r1, sp, #4
 800c17a:	b142      	cbz	r2, 800c18e <__ascii_mbtowc+0x1a>
 800c17c:	b14b      	cbz	r3, 800c192 <__ascii_mbtowc+0x1e>
 800c17e:	7813      	ldrb	r3, [r2, #0]
 800c180:	600b      	str	r3, [r1, #0]
 800c182:	7812      	ldrb	r2, [r2, #0]
 800c184:	1e10      	subs	r0, r2, #0
 800c186:	bf18      	it	ne
 800c188:	2001      	movne	r0, #1
 800c18a:	b002      	add	sp, #8
 800c18c:	4770      	bx	lr
 800c18e:	4610      	mov	r0, r2
 800c190:	e7fb      	b.n	800c18a <__ascii_mbtowc+0x16>
 800c192:	f06f 0001 	mvn.w	r0, #1
 800c196:	e7f8      	b.n	800c18a <__ascii_mbtowc+0x16>

0800c198 <__malloc_lock>:
 800c198:	4801      	ldr	r0, [pc, #4]	; (800c1a0 <__malloc_lock+0x8>)
 800c19a:	f7ff b86c 	b.w	800b276 <__retarget_lock_acquire_recursive>
 800c19e:	bf00      	nop
 800c1a0:	20014c90 	.word	0x20014c90

0800c1a4 <__malloc_unlock>:
 800c1a4:	4801      	ldr	r0, [pc, #4]	; (800c1ac <__malloc_unlock+0x8>)
 800c1a6:	f7ff b867 	b.w	800b278 <__retarget_lock_release_recursive>
 800c1aa:	bf00      	nop
 800c1ac:	20014c90 	.word	0x20014c90

0800c1b0 <_Balloc>:
 800c1b0:	b570      	push	{r4, r5, r6, lr}
 800c1b2:	69c6      	ldr	r6, [r0, #28]
 800c1b4:	4604      	mov	r4, r0
 800c1b6:	460d      	mov	r5, r1
 800c1b8:	b976      	cbnz	r6, 800c1d8 <_Balloc+0x28>
 800c1ba:	2010      	movs	r0, #16
 800c1bc:	f7ff ff32 	bl	800c024 <malloc>
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	61e0      	str	r0, [r4, #28]
 800c1c4:	b920      	cbnz	r0, 800c1d0 <_Balloc+0x20>
 800c1c6:	4b18      	ldr	r3, [pc, #96]	; (800c228 <_Balloc+0x78>)
 800c1c8:	4818      	ldr	r0, [pc, #96]	; (800c22c <_Balloc+0x7c>)
 800c1ca:	216b      	movs	r1, #107	; 0x6b
 800c1cc:	f000 fc38 	bl	800ca40 <__assert_func>
 800c1d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1d4:	6006      	str	r6, [r0, #0]
 800c1d6:	60c6      	str	r6, [r0, #12]
 800c1d8:	69e6      	ldr	r6, [r4, #28]
 800c1da:	68f3      	ldr	r3, [r6, #12]
 800c1dc:	b183      	cbz	r3, 800c200 <_Balloc+0x50>
 800c1de:	69e3      	ldr	r3, [r4, #28]
 800c1e0:	68db      	ldr	r3, [r3, #12]
 800c1e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c1e6:	b9b8      	cbnz	r0, 800c218 <_Balloc+0x68>
 800c1e8:	2101      	movs	r1, #1
 800c1ea:	fa01 f605 	lsl.w	r6, r1, r5
 800c1ee:	1d72      	adds	r2, r6, #5
 800c1f0:	0092      	lsls	r2, r2, #2
 800c1f2:	4620      	mov	r0, r4
 800c1f4:	f000 fc42 	bl	800ca7c <_calloc_r>
 800c1f8:	b160      	cbz	r0, 800c214 <_Balloc+0x64>
 800c1fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c1fe:	e00e      	b.n	800c21e <_Balloc+0x6e>
 800c200:	2221      	movs	r2, #33	; 0x21
 800c202:	2104      	movs	r1, #4
 800c204:	4620      	mov	r0, r4
 800c206:	f000 fc39 	bl	800ca7c <_calloc_r>
 800c20a:	69e3      	ldr	r3, [r4, #28]
 800c20c:	60f0      	str	r0, [r6, #12]
 800c20e:	68db      	ldr	r3, [r3, #12]
 800c210:	2b00      	cmp	r3, #0
 800c212:	d1e4      	bne.n	800c1de <_Balloc+0x2e>
 800c214:	2000      	movs	r0, #0
 800c216:	bd70      	pop	{r4, r5, r6, pc}
 800c218:	6802      	ldr	r2, [r0, #0]
 800c21a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c21e:	2300      	movs	r3, #0
 800c220:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c224:	e7f7      	b.n	800c216 <_Balloc+0x66>
 800c226:	bf00      	nop
 800c228:	0800d3d2 	.word	0x0800d3d2
 800c22c:	0800d452 	.word	0x0800d452

0800c230 <_Bfree>:
 800c230:	b570      	push	{r4, r5, r6, lr}
 800c232:	69c6      	ldr	r6, [r0, #28]
 800c234:	4605      	mov	r5, r0
 800c236:	460c      	mov	r4, r1
 800c238:	b976      	cbnz	r6, 800c258 <_Bfree+0x28>
 800c23a:	2010      	movs	r0, #16
 800c23c:	f7ff fef2 	bl	800c024 <malloc>
 800c240:	4602      	mov	r2, r0
 800c242:	61e8      	str	r0, [r5, #28]
 800c244:	b920      	cbnz	r0, 800c250 <_Bfree+0x20>
 800c246:	4b09      	ldr	r3, [pc, #36]	; (800c26c <_Bfree+0x3c>)
 800c248:	4809      	ldr	r0, [pc, #36]	; (800c270 <_Bfree+0x40>)
 800c24a:	218f      	movs	r1, #143	; 0x8f
 800c24c:	f000 fbf8 	bl	800ca40 <__assert_func>
 800c250:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c254:	6006      	str	r6, [r0, #0]
 800c256:	60c6      	str	r6, [r0, #12]
 800c258:	b13c      	cbz	r4, 800c26a <_Bfree+0x3a>
 800c25a:	69eb      	ldr	r3, [r5, #28]
 800c25c:	6862      	ldr	r2, [r4, #4]
 800c25e:	68db      	ldr	r3, [r3, #12]
 800c260:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c264:	6021      	str	r1, [r4, #0]
 800c266:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c26a:	bd70      	pop	{r4, r5, r6, pc}
 800c26c:	0800d3d2 	.word	0x0800d3d2
 800c270:	0800d452 	.word	0x0800d452

0800c274 <__multadd>:
 800c274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c278:	690d      	ldr	r5, [r1, #16]
 800c27a:	4607      	mov	r7, r0
 800c27c:	460c      	mov	r4, r1
 800c27e:	461e      	mov	r6, r3
 800c280:	f101 0c14 	add.w	ip, r1, #20
 800c284:	2000      	movs	r0, #0
 800c286:	f8dc 3000 	ldr.w	r3, [ip]
 800c28a:	b299      	uxth	r1, r3
 800c28c:	fb02 6101 	mla	r1, r2, r1, r6
 800c290:	0c1e      	lsrs	r6, r3, #16
 800c292:	0c0b      	lsrs	r3, r1, #16
 800c294:	fb02 3306 	mla	r3, r2, r6, r3
 800c298:	b289      	uxth	r1, r1
 800c29a:	3001      	adds	r0, #1
 800c29c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c2a0:	4285      	cmp	r5, r0
 800c2a2:	f84c 1b04 	str.w	r1, [ip], #4
 800c2a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c2aa:	dcec      	bgt.n	800c286 <__multadd+0x12>
 800c2ac:	b30e      	cbz	r6, 800c2f2 <__multadd+0x7e>
 800c2ae:	68a3      	ldr	r3, [r4, #8]
 800c2b0:	42ab      	cmp	r3, r5
 800c2b2:	dc19      	bgt.n	800c2e8 <__multadd+0x74>
 800c2b4:	6861      	ldr	r1, [r4, #4]
 800c2b6:	4638      	mov	r0, r7
 800c2b8:	3101      	adds	r1, #1
 800c2ba:	f7ff ff79 	bl	800c1b0 <_Balloc>
 800c2be:	4680      	mov	r8, r0
 800c2c0:	b928      	cbnz	r0, 800c2ce <__multadd+0x5a>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	4b0c      	ldr	r3, [pc, #48]	; (800c2f8 <__multadd+0x84>)
 800c2c6:	480d      	ldr	r0, [pc, #52]	; (800c2fc <__multadd+0x88>)
 800c2c8:	21ba      	movs	r1, #186	; 0xba
 800c2ca:	f000 fbb9 	bl	800ca40 <__assert_func>
 800c2ce:	6922      	ldr	r2, [r4, #16]
 800c2d0:	3202      	adds	r2, #2
 800c2d2:	f104 010c 	add.w	r1, r4, #12
 800c2d6:	0092      	lsls	r2, r2, #2
 800c2d8:	300c      	adds	r0, #12
 800c2da:	f7fe ffce 	bl	800b27a <memcpy>
 800c2de:	4621      	mov	r1, r4
 800c2e0:	4638      	mov	r0, r7
 800c2e2:	f7ff ffa5 	bl	800c230 <_Bfree>
 800c2e6:	4644      	mov	r4, r8
 800c2e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c2ec:	3501      	adds	r5, #1
 800c2ee:	615e      	str	r6, [r3, #20]
 800c2f0:	6125      	str	r5, [r4, #16]
 800c2f2:	4620      	mov	r0, r4
 800c2f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2f8:	0800d441 	.word	0x0800d441
 800c2fc:	0800d452 	.word	0x0800d452

0800c300 <__hi0bits>:
 800c300:	0c03      	lsrs	r3, r0, #16
 800c302:	041b      	lsls	r3, r3, #16
 800c304:	b9d3      	cbnz	r3, 800c33c <__hi0bits+0x3c>
 800c306:	0400      	lsls	r0, r0, #16
 800c308:	2310      	movs	r3, #16
 800c30a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c30e:	bf04      	itt	eq
 800c310:	0200      	lsleq	r0, r0, #8
 800c312:	3308      	addeq	r3, #8
 800c314:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c318:	bf04      	itt	eq
 800c31a:	0100      	lsleq	r0, r0, #4
 800c31c:	3304      	addeq	r3, #4
 800c31e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c322:	bf04      	itt	eq
 800c324:	0080      	lsleq	r0, r0, #2
 800c326:	3302      	addeq	r3, #2
 800c328:	2800      	cmp	r0, #0
 800c32a:	db05      	blt.n	800c338 <__hi0bits+0x38>
 800c32c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c330:	f103 0301 	add.w	r3, r3, #1
 800c334:	bf08      	it	eq
 800c336:	2320      	moveq	r3, #32
 800c338:	4618      	mov	r0, r3
 800c33a:	4770      	bx	lr
 800c33c:	2300      	movs	r3, #0
 800c33e:	e7e4      	b.n	800c30a <__hi0bits+0xa>

0800c340 <__lo0bits>:
 800c340:	6803      	ldr	r3, [r0, #0]
 800c342:	f013 0207 	ands.w	r2, r3, #7
 800c346:	d00c      	beq.n	800c362 <__lo0bits+0x22>
 800c348:	07d9      	lsls	r1, r3, #31
 800c34a:	d422      	bmi.n	800c392 <__lo0bits+0x52>
 800c34c:	079a      	lsls	r2, r3, #30
 800c34e:	bf49      	itett	mi
 800c350:	085b      	lsrmi	r3, r3, #1
 800c352:	089b      	lsrpl	r3, r3, #2
 800c354:	6003      	strmi	r3, [r0, #0]
 800c356:	2201      	movmi	r2, #1
 800c358:	bf5c      	itt	pl
 800c35a:	6003      	strpl	r3, [r0, #0]
 800c35c:	2202      	movpl	r2, #2
 800c35e:	4610      	mov	r0, r2
 800c360:	4770      	bx	lr
 800c362:	b299      	uxth	r1, r3
 800c364:	b909      	cbnz	r1, 800c36a <__lo0bits+0x2a>
 800c366:	0c1b      	lsrs	r3, r3, #16
 800c368:	2210      	movs	r2, #16
 800c36a:	b2d9      	uxtb	r1, r3
 800c36c:	b909      	cbnz	r1, 800c372 <__lo0bits+0x32>
 800c36e:	3208      	adds	r2, #8
 800c370:	0a1b      	lsrs	r3, r3, #8
 800c372:	0719      	lsls	r1, r3, #28
 800c374:	bf04      	itt	eq
 800c376:	091b      	lsreq	r3, r3, #4
 800c378:	3204      	addeq	r2, #4
 800c37a:	0799      	lsls	r1, r3, #30
 800c37c:	bf04      	itt	eq
 800c37e:	089b      	lsreq	r3, r3, #2
 800c380:	3202      	addeq	r2, #2
 800c382:	07d9      	lsls	r1, r3, #31
 800c384:	d403      	bmi.n	800c38e <__lo0bits+0x4e>
 800c386:	085b      	lsrs	r3, r3, #1
 800c388:	f102 0201 	add.w	r2, r2, #1
 800c38c:	d003      	beq.n	800c396 <__lo0bits+0x56>
 800c38e:	6003      	str	r3, [r0, #0]
 800c390:	e7e5      	b.n	800c35e <__lo0bits+0x1e>
 800c392:	2200      	movs	r2, #0
 800c394:	e7e3      	b.n	800c35e <__lo0bits+0x1e>
 800c396:	2220      	movs	r2, #32
 800c398:	e7e1      	b.n	800c35e <__lo0bits+0x1e>
	...

0800c39c <__i2b>:
 800c39c:	b510      	push	{r4, lr}
 800c39e:	460c      	mov	r4, r1
 800c3a0:	2101      	movs	r1, #1
 800c3a2:	f7ff ff05 	bl	800c1b0 <_Balloc>
 800c3a6:	4602      	mov	r2, r0
 800c3a8:	b928      	cbnz	r0, 800c3b6 <__i2b+0x1a>
 800c3aa:	4b05      	ldr	r3, [pc, #20]	; (800c3c0 <__i2b+0x24>)
 800c3ac:	4805      	ldr	r0, [pc, #20]	; (800c3c4 <__i2b+0x28>)
 800c3ae:	f240 1145 	movw	r1, #325	; 0x145
 800c3b2:	f000 fb45 	bl	800ca40 <__assert_func>
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	6144      	str	r4, [r0, #20]
 800c3ba:	6103      	str	r3, [r0, #16]
 800c3bc:	bd10      	pop	{r4, pc}
 800c3be:	bf00      	nop
 800c3c0:	0800d441 	.word	0x0800d441
 800c3c4:	0800d452 	.word	0x0800d452

0800c3c8 <__multiply>:
 800c3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3cc:	4691      	mov	r9, r2
 800c3ce:	690a      	ldr	r2, [r1, #16]
 800c3d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	bfb8      	it	lt
 800c3d8:	460b      	movlt	r3, r1
 800c3da:	460c      	mov	r4, r1
 800c3dc:	bfbc      	itt	lt
 800c3de:	464c      	movlt	r4, r9
 800c3e0:	4699      	movlt	r9, r3
 800c3e2:	6927      	ldr	r7, [r4, #16]
 800c3e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c3e8:	68a3      	ldr	r3, [r4, #8]
 800c3ea:	6861      	ldr	r1, [r4, #4]
 800c3ec:	eb07 060a 	add.w	r6, r7, sl
 800c3f0:	42b3      	cmp	r3, r6
 800c3f2:	b085      	sub	sp, #20
 800c3f4:	bfb8      	it	lt
 800c3f6:	3101      	addlt	r1, #1
 800c3f8:	f7ff feda 	bl	800c1b0 <_Balloc>
 800c3fc:	b930      	cbnz	r0, 800c40c <__multiply+0x44>
 800c3fe:	4602      	mov	r2, r0
 800c400:	4b44      	ldr	r3, [pc, #272]	; (800c514 <__multiply+0x14c>)
 800c402:	4845      	ldr	r0, [pc, #276]	; (800c518 <__multiply+0x150>)
 800c404:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c408:	f000 fb1a 	bl	800ca40 <__assert_func>
 800c40c:	f100 0514 	add.w	r5, r0, #20
 800c410:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c414:	462b      	mov	r3, r5
 800c416:	2200      	movs	r2, #0
 800c418:	4543      	cmp	r3, r8
 800c41a:	d321      	bcc.n	800c460 <__multiply+0x98>
 800c41c:	f104 0314 	add.w	r3, r4, #20
 800c420:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c424:	f109 0314 	add.w	r3, r9, #20
 800c428:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c42c:	9202      	str	r2, [sp, #8]
 800c42e:	1b3a      	subs	r2, r7, r4
 800c430:	3a15      	subs	r2, #21
 800c432:	f022 0203 	bic.w	r2, r2, #3
 800c436:	3204      	adds	r2, #4
 800c438:	f104 0115 	add.w	r1, r4, #21
 800c43c:	428f      	cmp	r7, r1
 800c43e:	bf38      	it	cc
 800c440:	2204      	movcc	r2, #4
 800c442:	9201      	str	r2, [sp, #4]
 800c444:	9a02      	ldr	r2, [sp, #8]
 800c446:	9303      	str	r3, [sp, #12]
 800c448:	429a      	cmp	r2, r3
 800c44a:	d80c      	bhi.n	800c466 <__multiply+0x9e>
 800c44c:	2e00      	cmp	r6, #0
 800c44e:	dd03      	ble.n	800c458 <__multiply+0x90>
 800c450:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c454:	2b00      	cmp	r3, #0
 800c456:	d05b      	beq.n	800c510 <__multiply+0x148>
 800c458:	6106      	str	r6, [r0, #16]
 800c45a:	b005      	add	sp, #20
 800c45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c460:	f843 2b04 	str.w	r2, [r3], #4
 800c464:	e7d8      	b.n	800c418 <__multiply+0x50>
 800c466:	f8b3 a000 	ldrh.w	sl, [r3]
 800c46a:	f1ba 0f00 	cmp.w	sl, #0
 800c46e:	d024      	beq.n	800c4ba <__multiply+0xf2>
 800c470:	f104 0e14 	add.w	lr, r4, #20
 800c474:	46a9      	mov	r9, r5
 800c476:	f04f 0c00 	mov.w	ip, #0
 800c47a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c47e:	f8d9 1000 	ldr.w	r1, [r9]
 800c482:	fa1f fb82 	uxth.w	fp, r2
 800c486:	b289      	uxth	r1, r1
 800c488:	fb0a 110b 	mla	r1, sl, fp, r1
 800c48c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c490:	f8d9 2000 	ldr.w	r2, [r9]
 800c494:	4461      	add	r1, ip
 800c496:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c49a:	fb0a c20b 	mla	r2, sl, fp, ip
 800c49e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c4a2:	b289      	uxth	r1, r1
 800c4a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c4a8:	4577      	cmp	r7, lr
 800c4aa:	f849 1b04 	str.w	r1, [r9], #4
 800c4ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c4b2:	d8e2      	bhi.n	800c47a <__multiply+0xb2>
 800c4b4:	9a01      	ldr	r2, [sp, #4]
 800c4b6:	f845 c002 	str.w	ip, [r5, r2]
 800c4ba:	9a03      	ldr	r2, [sp, #12]
 800c4bc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c4c0:	3304      	adds	r3, #4
 800c4c2:	f1b9 0f00 	cmp.w	r9, #0
 800c4c6:	d021      	beq.n	800c50c <__multiply+0x144>
 800c4c8:	6829      	ldr	r1, [r5, #0]
 800c4ca:	f104 0c14 	add.w	ip, r4, #20
 800c4ce:	46ae      	mov	lr, r5
 800c4d0:	f04f 0a00 	mov.w	sl, #0
 800c4d4:	f8bc b000 	ldrh.w	fp, [ip]
 800c4d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c4dc:	fb09 220b 	mla	r2, r9, fp, r2
 800c4e0:	4452      	add	r2, sl
 800c4e2:	b289      	uxth	r1, r1
 800c4e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c4e8:	f84e 1b04 	str.w	r1, [lr], #4
 800c4ec:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c4f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c4f4:	f8be 1000 	ldrh.w	r1, [lr]
 800c4f8:	fb09 110a 	mla	r1, r9, sl, r1
 800c4fc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c500:	4567      	cmp	r7, ip
 800c502:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c506:	d8e5      	bhi.n	800c4d4 <__multiply+0x10c>
 800c508:	9a01      	ldr	r2, [sp, #4]
 800c50a:	50a9      	str	r1, [r5, r2]
 800c50c:	3504      	adds	r5, #4
 800c50e:	e799      	b.n	800c444 <__multiply+0x7c>
 800c510:	3e01      	subs	r6, #1
 800c512:	e79b      	b.n	800c44c <__multiply+0x84>
 800c514:	0800d441 	.word	0x0800d441
 800c518:	0800d452 	.word	0x0800d452

0800c51c <__pow5mult>:
 800c51c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c520:	4615      	mov	r5, r2
 800c522:	f012 0203 	ands.w	r2, r2, #3
 800c526:	4606      	mov	r6, r0
 800c528:	460f      	mov	r7, r1
 800c52a:	d007      	beq.n	800c53c <__pow5mult+0x20>
 800c52c:	4c25      	ldr	r4, [pc, #148]	; (800c5c4 <__pow5mult+0xa8>)
 800c52e:	3a01      	subs	r2, #1
 800c530:	2300      	movs	r3, #0
 800c532:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c536:	f7ff fe9d 	bl	800c274 <__multadd>
 800c53a:	4607      	mov	r7, r0
 800c53c:	10ad      	asrs	r5, r5, #2
 800c53e:	d03d      	beq.n	800c5bc <__pow5mult+0xa0>
 800c540:	69f4      	ldr	r4, [r6, #28]
 800c542:	b97c      	cbnz	r4, 800c564 <__pow5mult+0x48>
 800c544:	2010      	movs	r0, #16
 800c546:	f7ff fd6d 	bl	800c024 <malloc>
 800c54a:	4602      	mov	r2, r0
 800c54c:	61f0      	str	r0, [r6, #28]
 800c54e:	b928      	cbnz	r0, 800c55c <__pow5mult+0x40>
 800c550:	4b1d      	ldr	r3, [pc, #116]	; (800c5c8 <__pow5mult+0xac>)
 800c552:	481e      	ldr	r0, [pc, #120]	; (800c5cc <__pow5mult+0xb0>)
 800c554:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c558:	f000 fa72 	bl	800ca40 <__assert_func>
 800c55c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c560:	6004      	str	r4, [r0, #0]
 800c562:	60c4      	str	r4, [r0, #12]
 800c564:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c568:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c56c:	b94c      	cbnz	r4, 800c582 <__pow5mult+0x66>
 800c56e:	f240 2171 	movw	r1, #625	; 0x271
 800c572:	4630      	mov	r0, r6
 800c574:	f7ff ff12 	bl	800c39c <__i2b>
 800c578:	2300      	movs	r3, #0
 800c57a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c57e:	4604      	mov	r4, r0
 800c580:	6003      	str	r3, [r0, #0]
 800c582:	f04f 0900 	mov.w	r9, #0
 800c586:	07eb      	lsls	r3, r5, #31
 800c588:	d50a      	bpl.n	800c5a0 <__pow5mult+0x84>
 800c58a:	4639      	mov	r1, r7
 800c58c:	4622      	mov	r2, r4
 800c58e:	4630      	mov	r0, r6
 800c590:	f7ff ff1a 	bl	800c3c8 <__multiply>
 800c594:	4639      	mov	r1, r7
 800c596:	4680      	mov	r8, r0
 800c598:	4630      	mov	r0, r6
 800c59a:	f7ff fe49 	bl	800c230 <_Bfree>
 800c59e:	4647      	mov	r7, r8
 800c5a0:	106d      	asrs	r5, r5, #1
 800c5a2:	d00b      	beq.n	800c5bc <__pow5mult+0xa0>
 800c5a4:	6820      	ldr	r0, [r4, #0]
 800c5a6:	b938      	cbnz	r0, 800c5b8 <__pow5mult+0x9c>
 800c5a8:	4622      	mov	r2, r4
 800c5aa:	4621      	mov	r1, r4
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	f7ff ff0b 	bl	800c3c8 <__multiply>
 800c5b2:	6020      	str	r0, [r4, #0]
 800c5b4:	f8c0 9000 	str.w	r9, [r0]
 800c5b8:	4604      	mov	r4, r0
 800c5ba:	e7e4      	b.n	800c586 <__pow5mult+0x6a>
 800c5bc:	4638      	mov	r0, r7
 800c5be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5c2:	bf00      	nop
 800c5c4:	0800d5a0 	.word	0x0800d5a0
 800c5c8:	0800d3d2 	.word	0x0800d3d2
 800c5cc:	0800d452 	.word	0x0800d452

0800c5d0 <__lshift>:
 800c5d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5d4:	460c      	mov	r4, r1
 800c5d6:	6849      	ldr	r1, [r1, #4]
 800c5d8:	6923      	ldr	r3, [r4, #16]
 800c5da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c5de:	68a3      	ldr	r3, [r4, #8]
 800c5e0:	4607      	mov	r7, r0
 800c5e2:	4691      	mov	r9, r2
 800c5e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5e8:	f108 0601 	add.w	r6, r8, #1
 800c5ec:	42b3      	cmp	r3, r6
 800c5ee:	db0b      	blt.n	800c608 <__lshift+0x38>
 800c5f0:	4638      	mov	r0, r7
 800c5f2:	f7ff fddd 	bl	800c1b0 <_Balloc>
 800c5f6:	4605      	mov	r5, r0
 800c5f8:	b948      	cbnz	r0, 800c60e <__lshift+0x3e>
 800c5fa:	4602      	mov	r2, r0
 800c5fc:	4b28      	ldr	r3, [pc, #160]	; (800c6a0 <__lshift+0xd0>)
 800c5fe:	4829      	ldr	r0, [pc, #164]	; (800c6a4 <__lshift+0xd4>)
 800c600:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c604:	f000 fa1c 	bl	800ca40 <__assert_func>
 800c608:	3101      	adds	r1, #1
 800c60a:	005b      	lsls	r3, r3, #1
 800c60c:	e7ee      	b.n	800c5ec <__lshift+0x1c>
 800c60e:	2300      	movs	r3, #0
 800c610:	f100 0114 	add.w	r1, r0, #20
 800c614:	f100 0210 	add.w	r2, r0, #16
 800c618:	4618      	mov	r0, r3
 800c61a:	4553      	cmp	r3, sl
 800c61c:	db33      	blt.n	800c686 <__lshift+0xb6>
 800c61e:	6920      	ldr	r0, [r4, #16]
 800c620:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c624:	f104 0314 	add.w	r3, r4, #20
 800c628:	f019 091f 	ands.w	r9, r9, #31
 800c62c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c630:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c634:	d02b      	beq.n	800c68e <__lshift+0xbe>
 800c636:	f1c9 0e20 	rsb	lr, r9, #32
 800c63a:	468a      	mov	sl, r1
 800c63c:	2200      	movs	r2, #0
 800c63e:	6818      	ldr	r0, [r3, #0]
 800c640:	fa00 f009 	lsl.w	r0, r0, r9
 800c644:	4310      	orrs	r0, r2
 800c646:	f84a 0b04 	str.w	r0, [sl], #4
 800c64a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c64e:	459c      	cmp	ip, r3
 800c650:	fa22 f20e 	lsr.w	r2, r2, lr
 800c654:	d8f3      	bhi.n	800c63e <__lshift+0x6e>
 800c656:	ebac 0304 	sub.w	r3, ip, r4
 800c65a:	3b15      	subs	r3, #21
 800c65c:	f023 0303 	bic.w	r3, r3, #3
 800c660:	3304      	adds	r3, #4
 800c662:	f104 0015 	add.w	r0, r4, #21
 800c666:	4584      	cmp	ip, r0
 800c668:	bf38      	it	cc
 800c66a:	2304      	movcc	r3, #4
 800c66c:	50ca      	str	r2, [r1, r3]
 800c66e:	b10a      	cbz	r2, 800c674 <__lshift+0xa4>
 800c670:	f108 0602 	add.w	r6, r8, #2
 800c674:	3e01      	subs	r6, #1
 800c676:	4638      	mov	r0, r7
 800c678:	612e      	str	r6, [r5, #16]
 800c67a:	4621      	mov	r1, r4
 800c67c:	f7ff fdd8 	bl	800c230 <_Bfree>
 800c680:	4628      	mov	r0, r5
 800c682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c686:	f842 0f04 	str.w	r0, [r2, #4]!
 800c68a:	3301      	adds	r3, #1
 800c68c:	e7c5      	b.n	800c61a <__lshift+0x4a>
 800c68e:	3904      	subs	r1, #4
 800c690:	f853 2b04 	ldr.w	r2, [r3], #4
 800c694:	f841 2f04 	str.w	r2, [r1, #4]!
 800c698:	459c      	cmp	ip, r3
 800c69a:	d8f9      	bhi.n	800c690 <__lshift+0xc0>
 800c69c:	e7ea      	b.n	800c674 <__lshift+0xa4>
 800c69e:	bf00      	nop
 800c6a0:	0800d441 	.word	0x0800d441
 800c6a4:	0800d452 	.word	0x0800d452

0800c6a8 <__mcmp>:
 800c6a8:	b530      	push	{r4, r5, lr}
 800c6aa:	6902      	ldr	r2, [r0, #16]
 800c6ac:	690c      	ldr	r4, [r1, #16]
 800c6ae:	1b12      	subs	r2, r2, r4
 800c6b0:	d10e      	bne.n	800c6d0 <__mcmp+0x28>
 800c6b2:	f100 0314 	add.w	r3, r0, #20
 800c6b6:	3114      	adds	r1, #20
 800c6b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c6bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c6c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c6c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c6c8:	42a5      	cmp	r5, r4
 800c6ca:	d003      	beq.n	800c6d4 <__mcmp+0x2c>
 800c6cc:	d305      	bcc.n	800c6da <__mcmp+0x32>
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	4610      	mov	r0, r2
 800c6d2:	bd30      	pop	{r4, r5, pc}
 800c6d4:	4283      	cmp	r3, r0
 800c6d6:	d3f3      	bcc.n	800c6c0 <__mcmp+0x18>
 800c6d8:	e7fa      	b.n	800c6d0 <__mcmp+0x28>
 800c6da:	f04f 32ff 	mov.w	r2, #4294967295
 800c6de:	e7f7      	b.n	800c6d0 <__mcmp+0x28>

0800c6e0 <__mdiff>:
 800c6e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6e4:	460c      	mov	r4, r1
 800c6e6:	4606      	mov	r6, r0
 800c6e8:	4611      	mov	r1, r2
 800c6ea:	4620      	mov	r0, r4
 800c6ec:	4690      	mov	r8, r2
 800c6ee:	f7ff ffdb 	bl	800c6a8 <__mcmp>
 800c6f2:	1e05      	subs	r5, r0, #0
 800c6f4:	d110      	bne.n	800c718 <__mdiff+0x38>
 800c6f6:	4629      	mov	r1, r5
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	f7ff fd59 	bl	800c1b0 <_Balloc>
 800c6fe:	b930      	cbnz	r0, 800c70e <__mdiff+0x2e>
 800c700:	4b3a      	ldr	r3, [pc, #232]	; (800c7ec <__mdiff+0x10c>)
 800c702:	4602      	mov	r2, r0
 800c704:	f240 2137 	movw	r1, #567	; 0x237
 800c708:	4839      	ldr	r0, [pc, #228]	; (800c7f0 <__mdiff+0x110>)
 800c70a:	f000 f999 	bl	800ca40 <__assert_func>
 800c70e:	2301      	movs	r3, #1
 800c710:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c714:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c718:	bfa4      	itt	ge
 800c71a:	4643      	movge	r3, r8
 800c71c:	46a0      	movge	r8, r4
 800c71e:	4630      	mov	r0, r6
 800c720:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c724:	bfa6      	itte	ge
 800c726:	461c      	movge	r4, r3
 800c728:	2500      	movge	r5, #0
 800c72a:	2501      	movlt	r5, #1
 800c72c:	f7ff fd40 	bl	800c1b0 <_Balloc>
 800c730:	b920      	cbnz	r0, 800c73c <__mdiff+0x5c>
 800c732:	4b2e      	ldr	r3, [pc, #184]	; (800c7ec <__mdiff+0x10c>)
 800c734:	4602      	mov	r2, r0
 800c736:	f240 2145 	movw	r1, #581	; 0x245
 800c73a:	e7e5      	b.n	800c708 <__mdiff+0x28>
 800c73c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c740:	6926      	ldr	r6, [r4, #16]
 800c742:	60c5      	str	r5, [r0, #12]
 800c744:	f104 0914 	add.w	r9, r4, #20
 800c748:	f108 0514 	add.w	r5, r8, #20
 800c74c:	f100 0e14 	add.w	lr, r0, #20
 800c750:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c754:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c758:	f108 0210 	add.w	r2, r8, #16
 800c75c:	46f2      	mov	sl, lr
 800c75e:	2100      	movs	r1, #0
 800c760:	f859 3b04 	ldr.w	r3, [r9], #4
 800c764:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c768:	fa11 f88b 	uxtah	r8, r1, fp
 800c76c:	b299      	uxth	r1, r3
 800c76e:	0c1b      	lsrs	r3, r3, #16
 800c770:	eba8 0801 	sub.w	r8, r8, r1
 800c774:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c778:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c77c:	fa1f f888 	uxth.w	r8, r8
 800c780:	1419      	asrs	r1, r3, #16
 800c782:	454e      	cmp	r6, r9
 800c784:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c788:	f84a 3b04 	str.w	r3, [sl], #4
 800c78c:	d8e8      	bhi.n	800c760 <__mdiff+0x80>
 800c78e:	1b33      	subs	r3, r6, r4
 800c790:	3b15      	subs	r3, #21
 800c792:	f023 0303 	bic.w	r3, r3, #3
 800c796:	3304      	adds	r3, #4
 800c798:	3415      	adds	r4, #21
 800c79a:	42a6      	cmp	r6, r4
 800c79c:	bf38      	it	cc
 800c79e:	2304      	movcc	r3, #4
 800c7a0:	441d      	add	r5, r3
 800c7a2:	4473      	add	r3, lr
 800c7a4:	469e      	mov	lr, r3
 800c7a6:	462e      	mov	r6, r5
 800c7a8:	4566      	cmp	r6, ip
 800c7aa:	d30e      	bcc.n	800c7ca <__mdiff+0xea>
 800c7ac:	f10c 0203 	add.w	r2, ip, #3
 800c7b0:	1b52      	subs	r2, r2, r5
 800c7b2:	f022 0203 	bic.w	r2, r2, #3
 800c7b6:	3d03      	subs	r5, #3
 800c7b8:	45ac      	cmp	ip, r5
 800c7ba:	bf38      	it	cc
 800c7bc:	2200      	movcc	r2, #0
 800c7be:	4413      	add	r3, r2
 800c7c0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c7c4:	b17a      	cbz	r2, 800c7e6 <__mdiff+0x106>
 800c7c6:	6107      	str	r7, [r0, #16]
 800c7c8:	e7a4      	b.n	800c714 <__mdiff+0x34>
 800c7ca:	f856 8b04 	ldr.w	r8, [r6], #4
 800c7ce:	fa11 f288 	uxtah	r2, r1, r8
 800c7d2:	1414      	asrs	r4, r2, #16
 800c7d4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c7d8:	b292      	uxth	r2, r2
 800c7da:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c7de:	f84e 2b04 	str.w	r2, [lr], #4
 800c7e2:	1421      	asrs	r1, r4, #16
 800c7e4:	e7e0      	b.n	800c7a8 <__mdiff+0xc8>
 800c7e6:	3f01      	subs	r7, #1
 800c7e8:	e7ea      	b.n	800c7c0 <__mdiff+0xe0>
 800c7ea:	bf00      	nop
 800c7ec:	0800d441 	.word	0x0800d441
 800c7f0:	0800d452 	.word	0x0800d452

0800c7f4 <__d2b>:
 800c7f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c7f8:	460f      	mov	r7, r1
 800c7fa:	2101      	movs	r1, #1
 800c7fc:	ec59 8b10 	vmov	r8, r9, d0
 800c800:	4616      	mov	r6, r2
 800c802:	f7ff fcd5 	bl	800c1b0 <_Balloc>
 800c806:	4604      	mov	r4, r0
 800c808:	b930      	cbnz	r0, 800c818 <__d2b+0x24>
 800c80a:	4602      	mov	r2, r0
 800c80c:	4b24      	ldr	r3, [pc, #144]	; (800c8a0 <__d2b+0xac>)
 800c80e:	4825      	ldr	r0, [pc, #148]	; (800c8a4 <__d2b+0xb0>)
 800c810:	f240 310f 	movw	r1, #783	; 0x30f
 800c814:	f000 f914 	bl	800ca40 <__assert_func>
 800c818:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c81c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c820:	bb2d      	cbnz	r5, 800c86e <__d2b+0x7a>
 800c822:	9301      	str	r3, [sp, #4]
 800c824:	f1b8 0300 	subs.w	r3, r8, #0
 800c828:	d026      	beq.n	800c878 <__d2b+0x84>
 800c82a:	4668      	mov	r0, sp
 800c82c:	9300      	str	r3, [sp, #0]
 800c82e:	f7ff fd87 	bl	800c340 <__lo0bits>
 800c832:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c836:	b1e8      	cbz	r0, 800c874 <__d2b+0x80>
 800c838:	f1c0 0320 	rsb	r3, r0, #32
 800c83c:	fa02 f303 	lsl.w	r3, r2, r3
 800c840:	430b      	orrs	r3, r1
 800c842:	40c2      	lsrs	r2, r0
 800c844:	6163      	str	r3, [r4, #20]
 800c846:	9201      	str	r2, [sp, #4]
 800c848:	9b01      	ldr	r3, [sp, #4]
 800c84a:	61a3      	str	r3, [r4, #24]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	bf14      	ite	ne
 800c850:	2202      	movne	r2, #2
 800c852:	2201      	moveq	r2, #1
 800c854:	6122      	str	r2, [r4, #16]
 800c856:	b1bd      	cbz	r5, 800c888 <__d2b+0x94>
 800c858:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c85c:	4405      	add	r5, r0
 800c85e:	603d      	str	r5, [r7, #0]
 800c860:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c864:	6030      	str	r0, [r6, #0]
 800c866:	4620      	mov	r0, r4
 800c868:	b003      	add	sp, #12
 800c86a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c86e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c872:	e7d6      	b.n	800c822 <__d2b+0x2e>
 800c874:	6161      	str	r1, [r4, #20]
 800c876:	e7e7      	b.n	800c848 <__d2b+0x54>
 800c878:	a801      	add	r0, sp, #4
 800c87a:	f7ff fd61 	bl	800c340 <__lo0bits>
 800c87e:	9b01      	ldr	r3, [sp, #4]
 800c880:	6163      	str	r3, [r4, #20]
 800c882:	3020      	adds	r0, #32
 800c884:	2201      	movs	r2, #1
 800c886:	e7e5      	b.n	800c854 <__d2b+0x60>
 800c888:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c88c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c890:	6038      	str	r0, [r7, #0]
 800c892:	6918      	ldr	r0, [r3, #16]
 800c894:	f7ff fd34 	bl	800c300 <__hi0bits>
 800c898:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c89c:	e7e2      	b.n	800c864 <__d2b+0x70>
 800c89e:	bf00      	nop
 800c8a0:	0800d441 	.word	0x0800d441
 800c8a4:	0800d452 	.word	0x0800d452

0800c8a8 <__ascii_wctomb>:
 800c8a8:	b149      	cbz	r1, 800c8be <__ascii_wctomb+0x16>
 800c8aa:	2aff      	cmp	r2, #255	; 0xff
 800c8ac:	bf85      	ittet	hi
 800c8ae:	238a      	movhi	r3, #138	; 0x8a
 800c8b0:	6003      	strhi	r3, [r0, #0]
 800c8b2:	700a      	strbls	r2, [r1, #0]
 800c8b4:	f04f 30ff 	movhi.w	r0, #4294967295
 800c8b8:	bf98      	it	ls
 800c8ba:	2001      	movls	r0, #1
 800c8bc:	4770      	bx	lr
 800c8be:	4608      	mov	r0, r1
 800c8c0:	4770      	bx	lr
	...

0800c8c4 <__sflush_r>:
 800c8c4:	898a      	ldrh	r2, [r1, #12]
 800c8c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ca:	4605      	mov	r5, r0
 800c8cc:	0710      	lsls	r0, r2, #28
 800c8ce:	460c      	mov	r4, r1
 800c8d0:	d458      	bmi.n	800c984 <__sflush_r+0xc0>
 800c8d2:	684b      	ldr	r3, [r1, #4]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	dc05      	bgt.n	800c8e4 <__sflush_r+0x20>
 800c8d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	dc02      	bgt.n	800c8e4 <__sflush_r+0x20>
 800c8de:	2000      	movs	r0, #0
 800c8e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c8e6:	2e00      	cmp	r6, #0
 800c8e8:	d0f9      	beq.n	800c8de <__sflush_r+0x1a>
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c8f0:	682f      	ldr	r7, [r5, #0]
 800c8f2:	6a21      	ldr	r1, [r4, #32]
 800c8f4:	602b      	str	r3, [r5, #0]
 800c8f6:	d032      	beq.n	800c95e <__sflush_r+0x9a>
 800c8f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c8fa:	89a3      	ldrh	r3, [r4, #12]
 800c8fc:	075a      	lsls	r2, r3, #29
 800c8fe:	d505      	bpl.n	800c90c <__sflush_r+0x48>
 800c900:	6863      	ldr	r3, [r4, #4]
 800c902:	1ac0      	subs	r0, r0, r3
 800c904:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c906:	b10b      	cbz	r3, 800c90c <__sflush_r+0x48>
 800c908:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c90a:	1ac0      	subs	r0, r0, r3
 800c90c:	2300      	movs	r3, #0
 800c90e:	4602      	mov	r2, r0
 800c910:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c912:	6a21      	ldr	r1, [r4, #32]
 800c914:	4628      	mov	r0, r5
 800c916:	47b0      	blx	r6
 800c918:	1c43      	adds	r3, r0, #1
 800c91a:	89a3      	ldrh	r3, [r4, #12]
 800c91c:	d106      	bne.n	800c92c <__sflush_r+0x68>
 800c91e:	6829      	ldr	r1, [r5, #0]
 800c920:	291d      	cmp	r1, #29
 800c922:	d82b      	bhi.n	800c97c <__sflush_r+0xb8>
 800c924:	4a29      	ldr	r2, [pc, #164]	; (800c9cc <__sflush_r+0x108>)
 800c926:	410a      	asrs	r2, r1
 800c928:	07d6      	lsls	r6, r2, #31
 800c92a:	d427      	bmi.n	800c97c <__sflush_r+0xb8>
 800c92c:	2200      	movs	r2, #0
 800c92e:	6062      	str	r2, [r4, #4]
 800c930:	04d9      	lsls	r1, r3, #19
 800c932:	6922      	ldr	r2, [r4, #16]
 800c934:	6022      	str	r2, [r4, #0]
 800c936:	d504      	bpl.n	800c942 <__sflush_r+0x7e>
 800c938:	1c42      	adds	r2, r0, #1
 800c93a:	d101      	bne.n	800c940 <__sflush_r+0x7c>
 800c93c:	682b      	ldr	r3, [r5, #0]
 800c93e:	b903      	cbnz	r3, 800c942 <__sflush_r+0x7e>
 800c940:	6560      	str	r0, [r4, #84]	; 0x54
 800c942:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c944:	602f      	str	r7, [r5, #0]
 800c946:	2900      	cmp	r1, #0
 800c948:	d0c9      	beq.n	800c8de <__sflush_r+0x1a>
 800c94a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c94e:	4299      	cmp	r1, r3
 800c950:	d002      	beq.n	800c958 <__sflush_r+0x94>
 800c952:	4628      	mov	r0, r5
 800c954:	f7ff fb1a 	bl	800bf8c <_free_r>
 800c958:	2000      	movs	r0, #0
 800c95a:	6360      	str	r0, [r4, #52]	; 0x34
 800c95c:	e7c0      	b.n	800c8e0 <__sflush_r+0x1c>
 800c95e:	2301      	movs	r3, #1
 800c960:	4628      	mov	r0, r5
 800c962:	47b0      	blx	r6
 800c964:	1c41      	adds	r1, r0, #1
 800c966:	d1c8      	bne.n	800c8fa <__sflush_r+0x36>
 800c968:	682b      	ldr	r3, [r5, #0]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d0c5      	beq.n	800c8fa <__sflush_r+0x36>
 800c96e:	2b1d      	cmp	r3, #29
 800c970:	d001      	beq.n	800c976 <__sflush_r+0xb2>
 800c972:	2b16      	cmp	r3, #22
 800c974:	d101      	bne.n	800c97a <__sflush_r+0xb6>
 800c976:	602f      	str	r7, [r5, #0]
 800c978:	e7b1      	b.n	800c8de <__sflush_r+0x1a>
 800c97a:	89a3      	ldrh	r3, [r4, #12]
 800c97c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c980:	81a3      	strh	r3, [r4, #12]
 800c982:	e7ad      	b.n	800c8e0 <__sflush_r+0x1c>
 800c984:	690f      	ldr	r7, [r1, #16]
 800c986:	2f00      	cmp	r7, #0
 800c988:	d0a9      	beq.n	800c8de <__sflush_r+0x1a>
 800c98a:	0793      	lsls	r3, r2, #30
 800c98c:	680e      	ldr	r6, [r1, #0]
 800c98e:	bf08      	it	eq
 800c990:	694b      	ldreq	r3, [r1, #20]
 800c992:	600f      	str	r7, [r1, #0]
 800c994:	bf18      	it	ne
 800c996:	2300      	movne	r3, #0
 800c998:	eba6 0807 	sub.w	r8, r6, r7
 800c99c:	608b      	str	r3, [r1, #8]
 800c99e:	f1b8 0f00 	cmp.w	r8, #0
 800c9a2:	dd9c      	ble.n	800c8de <__sflush_r+0x1a>
 800c9a4:	6a21      	ldr	r1, [r4, #32]
 800c9a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c9a8:	4643      	mov	r3, r8
 800c9aa:	463a      	mov	r2, r7
 800c9ac:	4628      	mov	r0, r5
 800c9ae:	47b0      	blx	r6
 800c9b0:	2800      	cmp	r0, #0
 800c9b2:	dc06      	bgt.n	800c9c2 <__sflush_r+0xfe>
 800c9b4:	89a3      	ldrh	r3, [r4, #12]
 800c9b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9ba:	81a3      	strh	r3, [r4, #12]
 800c9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c9c0:	e78e      	b.n	800c8e0 <__sflush_r+0x1c>
 800c9c2:	4407      	add	r7, r0
 800c9c4:	eba8 0800 	sub.w	r8, r8, r0
 800c9c8:	e7e9      	b.n	800c99e <__sflush_r+0xda>
 800c9ca:	bf00      	nop
 800c9cc:	dfbffffe 	.word	0xdfbffffe

0800c9d0 <_fflush_r>:
 800c9d0:	b538      	push	{r3, r4, r5, lr}
 800c9d2:	690b      	ldr	r3, [r1, #16]
 800c9d4:	4605      	mov	r5, r0
 800c9d6:	460c      	mov	r4, r1
 800c9d8:	b913      	cbnz	r3, 800c9e0 <_fflush_r+0x10>
 800c9da:	2500      	movs	r5, #0
 800c9dc:	4628      	mov	r0, r5
 800c9de:	bd38      	pop	{r3, r4, r5, pc}
 800c9e0:	b118      	cbz	r0, 800c9ea <_fflush_r+0x1a>
 800c9e2:	6a03      	ldr	r3, [r0, #32]
 800c9e4:	b90b      	cbnz	r3, 800c9ea <_fflush_r+0x1a>
 800c9e6:	f7fe fb51 	bl	800b08c <__sinit>
 800c9ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d0f3      	beq.n	800c9da <_fflush_r+0xa>
 800c9f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c9f4:	07d0      	lsls	r0, r2, #31
 800c9f6:	d404      	bmi.n	800ca02 <_fflush_r+0x32>
 800c9f8:	0599      	lsls	r1, r3, #22
 800c9fa:	d402      	bmi.n	800ca02 <_fflush_r+0x32>
 800c9fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9fe:	f7fe fc3a 	bl	800b276 <__retarget_lock_acquire_recursive>
 800ca02:	4628      	mov	r0, r5
 800ca04:	4621      	mov	r1, r4
 800ca06:	f7ff ff5d 	bl	800c8c4 <__sflush_r>
 800ca0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca0c:	07da      	lsls	r2, r3, #31
 800ca0e:	4605      	mov	r5, r0
 800ca10:	d4e4      	bmi.n	800c9dc <_fflush_r+0xc>
 800ca12:	89a3      	ldrh	r3, [r4, #12]
 800ca14:	059b      	lsls	r3, r3, #22
 800ca16:	d4e1      	bmi.n	800c9dc <_fflush_r+0xc>
 800ca18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca1a:	f7fe fc2d 	bl	800b278 <__retarget_lock_release_recursive>
 800ca1e:	e7dd      	b.n	800c9dc <_fflush_r+0xc>

0800ca20 <_sbrk_r>:
 800ca20:	b538      	push	{r3, r4, r5, lr}
 800ca22:	4d06      	ldr	r5, [pc, #24]	; (800ca3c <_sbrk_r+0x1c>)
 800ca24:	2300      	movs	r3, #0
 800ca26:	4604      	mov	r4, r0
 800ca28:	4608      	mov	r0, r1
 800ca2a:	602b      	str	r3, [r5, #0]
 800ca2c:	f000 fb3e 	bl	800d0ac <_sbrk>
 800ca30:	1c43      	adds	r3, r0, #1
 800ca32:	d102      	bne.n	800ca3a <_sbrk_r+0x1a>
 800ca34:	682b      	ldr	r3, [r5, #0]
 800ca36:	b103      	cbz	r3, 800ca3a <_sbrk_r+0x1a>
 800ca38:	6023      	str	r3, [r4, #0]
 800ca3a:	bd38      	pop	{r3, r4, r5, pc}
 800ca3c:	20014c8c 	.word	0x20014c8c

0800ca40 <__assert_func>:
 800ca40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca42:	4614      	mov	r4, r2
 800ca44:	461a      	mov	r2, r3
 800ca46:	4b09      	ldr	r3, [pc, #36]	; (800ca6c <__assert_func+0x2c>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	4605      	mov	r5, r0
 800ca4c:	68d8      	ldr	r0, [r3, #12]
 800ca4e:	b14c      	cbz	r4, 800ca64 <__assert_func+0x24>
 800ca50:	4b07      	ldr	r3, [pc, #28]	; (800ca70 <__assert_func+0x30>)
 800ca52:	9100      	str	r1, [sp, #0]
 800ca54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca58:	4906      	ldr	r1, [pc, #24]	; (800ca74 <__assert_func+0x34>)
 800ca5a:	462b      	mov	r3, r5
 800ca5c:	f000 f824 	bl	800caa8 <fiprintf>
 800ca60:	f000 f834 	bl	800cacc <abort>
 800ca64:	4b04      	ldr	r3, [pc, #16]	; (800ca78 <__assert_func+0x38>)
 800ca66:	461c      	mov	r4, r3
 800ca68:	e7f3      	b.n	800ca52 <__assert_func+0x12>
 800ca6a:	bf00      	nop
 800ca6c:	200001d8 	.word	0x200001d8
 800ca70:	0800d5ac 	.word	0x0800d5ac
 800ca74:	0800d5b9 	.word	0x0800d5b9
 800ca78:	0800d5e7 	.word	0x0800d5e7

0800ca7c <_calloc_r>:
 800ca7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca7e:	fba1 2402 	umull	r2, r4, r1, r2
 800ca82:	b94c      	cbnz	r4, 800ca98 <_calloc_r+0x1c>
 800ca84:	4611      	mov	r1, r2
 800ca86:	9201      	str	r2, [sp, #4]
 800ca88:	f7ff faf4 	bl	800c074 <_malloc_r>
 800ca8c:	9a01      	ldr	r2, [sp, #4]
 800ca8e:	4605      	mov	r5, r0
 800ca90:	b930      	cbnz	r0, 800caa0 <_calloc_r+0x24>
 800ca92:	4628      	mov	r0, r5
 800ca94:	b003      	add	sp, #12
 800ca96:	bd30      	pop	{r4, r5, pc}
 800ca98:	220c      	movs	r2, #12
 800ca9a:	6002      	str	r2, [r0, #0]
 800ca9c:	2500      	movs	r5, #0
 800ca9e:	e7f8      	b.n	800ca92 <_calloc_r+0x16>
 800caa0:	4621      	mov	r1, r4
 800caa2:	f7fe fb7c 	bl	800b19e <memset>
 800caa6:	e7f4      	b.n	800ca92 <_calloc_r+0x16>

0800caa8 <fiprintf>:
 800caa8:	b40e      	push	{r1, r2, r3}
 800caaa:	b503      	push	{r0, r1, lr}
 800caac:	4601      	mov	r1, r0
 800caae:	ab03      	add	r3, sp, #12
 800cab0:	4805      	ldr	r0, [pc, #20]	; (800cac8 <fiprintf+0x20>)
 800cab2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cab6:	6800      	ldr	r0, [r0, #0]
 800cab8:	9301      	str	r3, [sp, #4]
 800caba:	f000 f837 	bl	800cb2c <_vfiprintf_r>
 800cabe:	b002      	add	sp, #8
 800cac0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cac4:	b003      	add	sp, #12
 800cac6:	4770      	bx	lr
 800cac8:	200001d8 	.word	0x200001d8

0800cacc <abort>:
 800cacc:	b508      	push	{r3, lr}
 800cace:	2006      	movs	r0, #6
 800cad0:	f000 fa04 	bl	800cedc <raise>
 800cad4:	2001      	movs	r0, #1
 800cad6:	f7f5 fda7 	bl	8002628 <_exit>

0800cada <__sfputc_r>:
 800cada:	6893      	ldr	r3, [r2, #8]
 800cadc:	3b01      	subs	r3, #1
 800cade:	2b00      	cmp	r3, #0
 800cae0:	b410      	push	{r4}
 800cae2:	6093      	str	r3, [r2, #8]
 800cae4:	da08      	bge.n	800caf8 <__sfputc_r+0x1e>
 800cae6:	6994      	ldr	r4, [r2, #24]
 800cae8:	42a3      	cmp	r3, r4
 800caea:	db01      	blt.n	800caf0 <__sfputc_r+0x16>
 800caec:	290a      	cmp	r1, #10
 800caee:	d103      	bne.n	800caf8 <__sfputc_r+0x1e>
 800caf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800caf4:	f000 b934 	b.w	800cd60 <__swbuf_r>
 800caf8:	6813      	ldr	r3, [r2, #0]
 800cafa:	1c58      	adds	r0, r3, #1
 800cafc:	6010      	str	r0, [r2, #0]
 800cafe:	7019      	strb	r1, [r3, #0]
 800cb00:	4608      	mov	r0, r1
 800cb02:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb06:	4770      	bx	lr

0800cb08 <__sfputs_r>:
 800cb08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb0a:	4606      	mov	r6, r0
 800cb0c:	460f      	mov	r7, r1
 800cb0e:	4614      	mov	r4, r2
 800cb10:	18d5      	adds	r5, r2, r3
 800cb12:	42ac      	cmp	r4, r5
 800cb14:	d101      	bne.n	800cb1a <__sfputs_r+0x12>
 800cb16:	2000      	movs	r0, #0
 800cb18:	e007      	b.n	800cb2a <__sfputs_r+0x22>
 800cb1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb1e:	463a      	mov	r2, r7
 800cb20:	4630      	mov	r0, r6
 800cb22:	f7ff ffda 	bl	800cada <__sfputc_r>
 800cb26:	1c43      	adds	r3, r0, #1
 800cb28:	d1f3      	bne.n	800cb12 <__sfputs_r+0xa>
 800cb2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cb2c <_vfiprintf_r>:
 800cb2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb30:	460d      	mov	r5, r1
 800cb32:	b09d      	sub	sp, #116	; 0x74
 800cb34:	4614      	mov	r4, r2
 800cb36:	4698      	mov	r8, r3
 800cb38:	4606      	mov	r6, r0
 800cb3a:	b118      	cbz	r0, 800cb44 <_vfiprintf_r+0x18>
 800cb3c:	6a03      	ldr	r3, [r0, #32]
 800cb3e:	b90b      	cbnz	r3, 800cb44 <_vfiprintf_r+0x18>
 800cb40:	f7fe faa4 	bl	800b08c <__sinit>
 800cb44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb46:	07d9      	lsls	r1, r3, #31
 800cb48:	d405      	bmi.n	800cb56 <_vfiprintf_r+0x2a>
 800cb4a:	89ab      	ldrh	r3, [r5, #12]
 800cb4c:	059a      	lsls	r2, r3, #22
 800cb4e:	d402      	bmi.n	800cb56 <_vfiprintf_r+0x2a>
 800cb50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb52:	f7fe fb90 	bl	800b276 <__retarget_lock_acquire_recursive>
 800cb56:	89ab      	ldrh	r3, [r5, #12]
 800cb58:	071b      	lsls	r3, r3, #28
 800cb5a:	d501      	bpl.n	800cb60 <_vfiprintf_r+0x34>
 800cb5c:	692b      	ldr	r3, [r5, #16]
 800cb5e:	b99b      	cbnz	r3, 800cb88 <_vfiprintf_r+0x5c>
 800cb60:	4629      	mov	r1, r5
 800cb62:	4630      	mov	r0, r6
 800cb64:	f000 f93a 	bl	800cddc <__swsetup_r>
 800cb68:	b170      	cbz	r0, 800cb88 <_vfiprintf_r+0x5c>
 800cb6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb6c:	07dc      	lsls	r4, r3, #31
 800cb6e:	d504      	bpl.n	800cb7a <_vfiprintf_r+0x4e>
 800cb70:	f04f 30ff 	mov.w	r0, #4294967295
 800cb74:	b01d      	add	sp, #116	; 0x74
 800cb76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb7a:	89ab      	ldrh	r3, [r5, #12]
 800cb7c:	0598      	lsls	r0, r3, #22
 800cb7e:	d4f7      	bmi.n	800cb70 <_vfiprintf_r+0x44>
 800cb80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb82:	f7fe fb79 	bl	800b278 <__retarget_lock_release_recursive>
 800cb86:	e7f3      	b.n	800cb70 <_vfiprintf_r+0x44>
 800cb88:	2300      	movs	r3, #0
 800cb8a:	9309      	str	r3, [sp, #36]	; 0x24
 800cb8c:	2320      	movs	r3, #32
 800cb8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb92:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb96:	2330      	movs	r3, #48	; 0x30
 800cb98:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800cd4c <_vfiprintf_r+0x220>
 800cb9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cba0:	f04f 0901 	mov.w	r9, #1
 800cba4:	4623      	mov	r3, r4
 800cba6:	469a      	mov	sl, r3
 800cba8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cbac:	b10a      	cbz	r2, 800cbb2 <_vfiprintf_r+0x86>
 800cbae:	2a25      	cmp	r2, #37	; 0x25
 800cbb0:	d1f9      	bne.n	800cba6 <_vfiprintf_r+0x7a>
 800cbb2:	ebba 0b04 	subs.w	fp, sl, r4
 800cbb6:	d00b      	beq.n	800cbd0 <_vfiprintf_r+0xa4>
 800cbb8:	465b      	mov	r3, fp
 800cbba:	4622      	mov	r2, r4
 800cbbc:	4629      	mov	r1, r5
 800cbbe:	4630      	mov	r0, r6
 800cbc0:	f7ff ffa2 	bl	800cb08 <__sfputs_r>
 800cbc4:	3001      	adds	r0, #1
 800cbc6:	f000 80a9 	beq.w	800cd1c <_vfiprintf_r+0x1f0>
 800cbca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbcc:	445a      	add	r2, fp
 800cbce:	9209      	str	r2, [sp, #36]	; 0x24
 800cbd0:	f89a 3000 	ldrb.w	r3, [sl]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	f000 80a1 	beq.w	800cd1c <_vfiprintf_r+0x1f0>
 800cbda:	2300      	movs	r3, #0
 800cbdc:	f04f 32ff 	mov.w	r2, #4294967295
 800cbe0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbe4:	f10a 0a01 	add.w	sl, sl, #1
 800cbe8:	9304      	str	r3, [sp, #16]
 800cbea:	9307      	str	r3, [sp, #28]
 800cbec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cbf0:	931a      	str	r3, [sp, #104]	; 0x68
 800cbf2:	4654      	mov	r4, sl
 800cbf4:	2205      	movs	r2, #5
 800cbf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbfa:	4854      	ldr	r0, [pc, #336]	; (800cd4c <_vfiprintf_r+0x220>)
 800cbfc:	f7f3 fb58 	bl	80002b0 <memchr>
 800cc00:	9a04      	ldr	r2, [sp, #16]
 800cc02:	b9d8      	cbnz	r0, 800cc3c <_vfiprintf_r+0x110>
 800cc04:	06d1      	lsls	r1, r2, #27
 800cc06:	bf44      	itt	mi
 800cc08:	2320      	movmi	r3, #32
 800cc0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc0e:	0713      	lsls	r3, r2, #28
 800cc10:	bf44      	itt	mi
 800cc12:	232b      	movmi	r3, #43	; 0x2b
 800cc14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc18:	f89a 3000 	ldrb.w	r3, [sl]
 800cc1c:	2b2a      	cmp	r3, #42	; 0x2a
 800cc1e:	d015      	beq.n	800cc4c <_vfiprintf_r+0x120>
 800cc20:	9a07      	ldr	r2, [sp, #28]
 800cc22:	4654      	mov	r4, sl
 800cc24:	2000      	movs	r0, #0
 800cc26:	f04f 0c0a 	mov.w	ip, #10
 800cc2a:	4621      	mov	r1, r4
 800cc2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc30:	3b30      	subs	r3, #48	; 0x30
 800cc32:	2b09      	cmp	r3, #9
 800cc34:	d94d      	bls.n	800ccd2 <_vfiprintf_r+0x1a6>
 800cc36:	b1b0      	cbz	r0, 800cc66 <_vfiprintf_r+0x13a>
 800cc38:	9207      	str	r2, [sp, #28]
 800cc3a:	e014      	b.n	800cc66 <_vfiprintf_r+0x13a>
 800cc3c:	eba0 0308 	sub.w	r3, r0, r8
 800cc40:	fa09 f303 	lsl.w	r3, r9, r3
 800cc44:	4313      	orrs	r3, r2
 800cc46:	9304      	str	r3, [sp, #16]
 800cc48:	46a2      	mov	sl, r4
 800cc4a:	e7d2      	b.n	800cbf2 <_vfiprintf_r+0xc6>
 800cc4c:	9b03      	ldr	r3, [sp, #12]
 800cc4e:	1d19      	adds	r1, r3, #4
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	9103      	str	r1, [sp, #12]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	bfbb      	ittet	lt
 800cc58:	425b      	neglt	r3, r3
 800cc5a:	f042 0202 	orrlt.w	r2, r2, #2
 800cc5e:	9307      	strge	r3, [sp, #28]
 800cc60:	9307      	strlt	r3, [sp, #28]
 800cc62:	bfb8      	it	lt
 800cc64:	9204      	strlt	r2, [sp, #16]
 800cc66:	7823      	ldrb	r3, [r4, #0]
 800cc68:	2b2e      	cmp	r3, #46	; 0x2e
 800cc6a:	d10c      	bne.n	800cc86 <_vfiprintf_r+0x15a>
 800cc6c:	7863      	ldrb	r3, [r4, #1]
 800cc6e:	2b2a      	cmp	r3, #42	; 0x2a
 800cc70:	d134      	bne.n	800ccdc <_vfiprintf_r+0x1b0>
 800cc72:	9b03      	ldr	r3, [sp, #12]
 800cc74:	1d1a      	adds	r2, r3, #4
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	9203      	str	r2, [sp, #12]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	bfb8      	it	lt
 800cc7e:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc82:	3402      	adds	r4, #2
 800cc84:	9305      	str	r3, [sp, #20]
 800cc86:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cd5c <_vfiprintf_r+0x230>
 800cc8a:	7821      	ldrb	r1, [r4, #0]
 800cc8c:	2203      	movs	r2, #3
 800cc8e:	4650      	mov	r0, sl
 800cc90:	f7f3 fb0e 	bl	80002b0 <memchr>
 800cc94:	b138      	cbz	r0, 800cca6 <_vfiprintf_r+0x17a>
 800cc96:	9b04      	ldr	r3, [sp, #16]
 800cc98:	eba0 000a 	sub.w	r0, r0, sl
 800cc9c:	2240      	movs	r2, #64	; 0x40
 800cc9e:	4082      	lsls	r2, r0
 800cca0:	4313      	orrs	r3, r2
 800cca2:	3401      	adds	r4, #1
 800cca4:	9304      	str	r3, [sp, #16]
 800cca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccaa:	4829      	ldr	r0, [pc, #164]	; (800cd50 <_vfiprintf_r+0x224>)
 800ccac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ccb0:	2206      	movs	r2, #6
 800ccb2:	f7f3 fafd 	bl	80002b0 <memchr>
 800ccb6:	2800      	cmp	r0, #0
 800ccb8:	d03f      	beq.n	800cd3a <_vfiprintf_r+0x20e>
 800ccba:	4b26      	ldr	r3, [pc, #152]	; (800cd54 <_vfiprintf_r+0x228>)
 800ccbc:	bb1b      	cbnz	r3, 800cd06 <_vfiprintf_r+0x1da>
 800ccbe:	9b03      	ldr	r3, [sp, #12]
 800ccc0:	3307      	adds	r3, #7
 800ccc2:	f023 0307 	bic.w	r3, r3, #7
 800ccc6:	3308      	adds	r3, #8
 800ccc8:	9303      	str	r3, [sp, #12]
 800ccca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cccc:	443b      	add	r3, r7
 800ccce:	9309      	str	r3, [sp, #36]	; 0x24
 800ccd0:	e768      	b.n	800cba4 <_vfiprintf_r+0x78>
 800ccd2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ccd6:	460c      	mov	r4, r1
 800ccd8:	2001      	movs	r0, #1
 800ccda:	e7a6      	b.n	800cc2a <_vfiprintf_r+0xfe>
 800ccdc:	2300      	movs	r3, #0
 800ccde:	3401      	adds	r4, #1
 800cce0:	9305      	str	r3, [sp, #20]
 800cce2:	4619      	mov	r1, r3
 800cce4:	f04f 0c0a 	mov.w	ip, #10
 800cce8:	4620      	mov	r0, r4
 800ccea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccee:	3a30      	subs	r2, #48	; 0x30
 800ccf0:	2a09      	cmp	r2, #9
 800ccf2:	d903      	bls.n	800ccfc <_vfiprintf_r+0x1d0>
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d0c6      	beq.n	800cc86 <_vfiprintf_r+0x15a>
 800ccf8:	9105      	str	r1, [sp, #20]
 800ccfa:	e7c4      	b.n	800cc86 <_vfiprintf_r+0x15a>
 800ccfc:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd00:	4604      	mov	r4, r0
 800cd02:	2301      	movs	r3, #1
 800cd04:	e7f0      	b.n	800cce8 <_vfiprintf_r+0x1bc>
 800cd06:	ab03      	add	r3, sp, #12
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	462a      	mov	r2, r5
 800cd0c:	4b12      	ldr	r3, [pc, #72]	; (800cd58 <_vfiprintf_r+0x22c>)
 800cd0e:	a904      	add	r1, sp, #16
 800cd10:	4630      	mov	r0, r6
 800cd12:	f7fd fd69 	bl	800a7e8 <_printf_float>
 800cd16:	4607      	mov	r7, r0
 800cd18:	1c78      	adds	r0, r7, #1
 800cd1a:	d1d6      	bne.n	800ccca <_vfiprintf_r+0x19e>
 800cd1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd1e:	07d9      	lsls	r1, r3, #31
 800cd20:	d405      	bmi.n	800cd2e <_vfiprintf_r+0x202>
 800cd22:	89ab      	ldrh	r3, [r5, #12]
 800cd24:	059a      	lsls	r2, r3, #22
 800cd26:	d402      	bmi.n	800cd2e <_vfiprintf_r+0x202>
 800cd28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd2a:	f7fe faa5 	bl	800b278 <__retarget_lock_release_recursive>
 800cd2e:	89ab      	ldrh	r3, [r5, #12]
 800cd30:	065b      	lsls	r3, r3, #25
 800cd32:	f53f af1d 	bmi.w	800cb70 <_vfiprintf_r+0x44>
 800cd36:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd38:	e71c      	b.n	800cb74 <_vfiprintf_r+0x48>
 800cd3a:	ab03      	add	r3, sp, #12
 800cd3c:	9300      	str	r3, [sp, #0]
 800cd3e:	462a      	mov	r2, r5
 800cd40:	4b05      	ldr	r3, [pc, #20]	; (800cd58 <_vfiprintf_r+0x22c>)
 800cd42:	a904      	add	r1, sp, #16
 800cd44:	4630      	mov	r0, r6
 800cd46:	f7fd fff3 	bl	800ad30 <_printf_i>
 800cd4a:	e7e4      	b.n	800cd16 <_vfiprintf_r+0x1ea>
 800cd4c:	0800d5e8 	.word	0x0800d5e8
 800cd50:	0800d5f2 	.word	0x0800d5f2
 800cd54:	0800a7e9 	.word	0x0800a7e9
 800cd58:	0800cb09 	.word	0x0800cb09
 800cd5c:	0800d5ee 	.word	0x0800d5ee

0800cd60 <__swbuf_r>:
 800cd60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd62:	460e      	mov	r6, r1
 800cd64:	4614      	mov	r4, r2
 800cd66:	4605      	mov	r5, r0
 800cd68:	b118      	cbz	r0, 800cd72 <__swbuf_r+0x12>
 800cd6a:	6a03      	ldr	r3, [r0, #32]
 800cd6c:	b90b      	cbnz	r3, 800cd72 <__swbuf_r+0x12>
 800cd6e:	f7fe f98d 	bl	800b08c <__sinit>
 800cd72:	69a3      	ldr	r3, [r4, #24]
 800cd74:	60a3      	str	r3, [r4, #8]
 800cd76:	89a3      	ldrh	r3, [r4, #12]
 800cd78:	071a      	lsls	r2, r3, #28
 800cd7a:	d525      	bpl.n	800cdc8 <__swbuf_r+0x68>
 800cd7c:	6923      	ldr	r3, [r4, #16]
 800cd7e:	b31b      	cbz	r3, 800cdc8 <__swbuf_r+0x68>
 800cd80:	6823      	ldr	r3, [r4, #0]
 800cd82:	6922      	ldr	r2, [r4, #16]
 800cd84:	1a98      	subs	r0, r3, r2
 800cd86:	6963      	ldr	r3, [r4, #20]
 800cd88:	b2f6      	uxtb	r6, r6
 800cd8a:	4283      	cmp	r3, r0
 800cd8c:	4637      	mov	r7, r6
 800cd8e:	dc04      	bgt.n	800cd9a <__swbuf_r+0x3a>
 800cd90:	4621      	mov	r1, r4
 800cd92:	4628      	mov	r0, r5
 800cd94:	f7ff fe1c 	bl	800c9d0 <_fflush_r>
 800cd98:	b9e0      	cbnz	r0, 800cdd4 <__swbuf_r+0x74>
 800cd9a:	68a3      	ldr	r3, [r4, #8]
 800cd9c:	3b01      	subs	r3, #1
 800cd9e:	60a3      	str	r3, [r4, #8]
 800cda0:	6823      	ldr	r3, [r4, #0]
 800cda2:	1c5a      	adds	r2, r3, #1
 800cda4:	6022      	str	r2, [r4, #0]
 800cda6:	701e      	strb	r6, [r3, #0]
 800cda8:	6962      	ldr	r2, [r4, #20]
 800cdaa:	1c43      	adds	r3, r0, #1
 800cdac:	429a      	cmp	r2, r3
 800cdae:	d004      	beq.n	800cdba <__swbuf_r+0x5a>
 800cdb0:	89a3      	ldrh	r3, [r4, #12]
 800cdb2:	07db      	lsls	r3, r3, #31
 800cdb4:	d506      	bpl.n	800cdc4 <__swbuf_r+0x64>
 800cdb6:	2e0a      	cmp	r6, #10
 800cdb8:	d104      	bne.n	800cdc4 <__swbuf_r+0x64>
 800cdba:	4621      	mov	r1, r4
 800cdbc:	4628      	mov	r0, r5
 800cdbe:	f7ff fe07 	bl	800c9d0 <_fflush_r>
 800cdc2:	b938      	cbnz	r0, 800cdd4 <__swbuf_r+0x74>
 800cdc4:	4638      	mov	r0, r7
 800cdc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdc8:	4621      	mov	r1, r4
 800cdca:	4628      	mov	r0, r5
 800cdcc:	f000 f806 	bl	800cddc <__swsetup_r>
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	d0d5      	beq.n	800cd80 <__swbuf_r+0x20>
 800cdd4:	f04f 37ff 	mov.w	r7, #4294967295
 800cdd8:	e7f4      	b.n	800cdc4 <__swbuf_r+0x64>
	...

0800cddc <__swsetup_r>:
 800cddc:	b538      	push	{r3, r4, r5, lr}
 800cdde:	4b2a      	ldr	r3, [pc, #168]	; (800ce88 <__swsetup_r+0xac>)
 800cde0:	4605      	mov	r5, r0
 800cde2:	6818      	ldr	r0, [r3, #0]
 800cde4:	460c      	mov	r4, r1
 800cde6:	b118      	cbz	r0, 800cdf0 <__swsetup_r+0x14>
 800cde8:	6a03      	ldr	r3, [r0, #32]
 800cdea:	b90b      	cbnz	r3, 800cdf0 <__swsetup_r+0x14>
 800cdec:	f7fe f94e 	bl	800b08c <__sinit>
 800cdf0:	89a3      	ldrh	r3, [r4, #12]
 800cdf2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cdf6:	0718      	lsls	r0, r3, #28
 800cdf8:	d422      	bmi.n	800ce40 <__swsetup_r+0x64>
 800cdfa:	06d9      	lsls	r1, r3, #27
 800cdfc:	d407      	bmi.n	800ce0e <__swsetup_r+0x32>
 800cdfe:	2309      	movs	r3, #9
 800ce00:	602b      	str	r3, [r5, #0]
 800ce02:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ce06:	81a3      	strh	r3, [r4, #12]
 800ce08:	f04f 30ff 	mov.w	r0, #4294967295
 800ce0c:	e034      	b.n	800ce78 <__swsetup_r+0x9c>
 800ce0e:	0758      	lsls	r0, r3, #29
 800ce10:	d512      	bpl.n	800ce38 <__swsetup_r+0x5c>
 800ce12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce14:	b141      	cbz	r1, 800ce28 <__swsetup_r+0x4c>
 800ce16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ce1a:	4299      	cmp	r1, r3
 800ce1c:	d002      	beq.n	800ce24 <__swsetup_r+0x48>
 800ce1e:	4628      	mov	r0, r5
 800ce20:	f7ff f8b4 	bl	800bf8c <_free_r>
 800ce24:	2300      	movs	r3, #0
 800ce26:	6363      	str	r3, [r4, #52]	; 0x34
 800ce28:	89a3      	ldrh	r3, [r4, #12]
 800ce2a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ce2e:	81a3      	strh	r3, [r4, #12]
 800ce30:	2300      	movs	r3, #0
 800ce32:	6063      	str	r3, [r4, #4]
 800ce34:	6923      	ldr	r3, [r4, #16]
 800ce36:	6023      	str	r3, [r4, #0]
 800ce38:	89a3      	ldrh	r3, [r4, #12]
 800ce3a:	f043 0308 	orr.w	r3, r3, #8
 800ce3e:	81a3      	strh	r3, [r4, #12]
 800ce40:	6923      	ldr	r3, [r4, #16]
 800ce42:	b94b      	cbnz	r3, 800ce58 <__swsetup_r+0x7c>
 800ce44:	89a3      	ldrh	r3, [r4, #12]
 800ce46:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ce4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ce4e:	d003      	beq.n	800ce58 <__swsetup_r+0x7c>
 800ce50:	4621      	mov	r1, r4
 800ce52:	4628      	mov	r0, r5
 800ce54:	f000 f884 	bl	800cf60 <__smakebuf_r>
 800ce58:	89a0      	ldrh	r0, [r4, #12]
 800ce5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ce5e:	f010 0301 	ands.w	r3, r0, #1
 800ce62:	d00a      	beq.n	800ce7a <__swsetup_r+0x9e>
 800ce64:	2300      	movs	r3, #0
 800ce66:	60a3      	str	r3, [r4, #8]
 800ce68:	6963      	ldr	r3, [r4, #20]
 800ce6a:	425b      	negs	r3, r3
 800ce6c:	61a3      	str	r3, [r4, #24]
 800ce6e:	6923      	ldr	r3, [r4, #16]
 800ce70:	b943      	cbnz	r3, 800ce84 <__swsetup_r+0xa8>
 800ce72:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ce76:	d1c4      	bne.n	800ce02 <__swsetup_r+0x26>
 800ce78:	bd38      	pop	{r3, r4, r5, pc}
 800ce7a:	0781      	lsls	r1, r0, #30
 800ce7c:	bf58      	it	pl
 800ce7e:	6963      	ldrpl	r3, [r4, #20]
 800ce80:	60a3      	str	r3, [r4, #8]
 800ce82:	e7f4      	b.n	800ce6e <__swsetup_r+0x92>
 800ce84:	2000      	movs	r0, #0
 800ce86:	e7f7      	b.n	800ce78 <__swsetup_r+0x9c>
 800ce88:	200001d8 	.word	0x200001d8

0800ce8c <_raise_r>:
 800ce8c:	291f      	cmp	r1, #31
 800ce8e:	b538      	push	{r3, r4, r5, lr}
 800ce90:	4604      	mov	r4, r0
 800ce92:	460d      	mov	r5, r1
 800ce94:	d904      	bls.n	800cea0 <_raise_r+0x14>
 800ce96:	2316      	movs	r3, #22
 800ce98:	6003      	str	r3, [r0, #0]
 800ce9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce9e:	bd38      	pop	{r3, r4, r5, pc}
 800cea0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cea2:	b112      	cbz	r2, 800ceaa <_raise_r+0x1e>
 800cea4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cea8:	b94b      	cbnz	r3, 800cebe <_raise_r+0x32>
 800ceaa:	4620      	mov	r0, r4
 800ceac:	f000 f830 	bl	800cf10 <_getpid_r>
 800ceb0:	462a      	mov	r2, r5
 800ceb2:	4601      	mov	r1, r0
 800ceb4:	4620      	mov	r0, r4
 800ceb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ceba:	f000 b817 	b.w	800ceec <_kill_r>
 800cebe:	2b01      	cmp	r3, #1
 800cec0:	d00a      	beq.n	800ced8 <_raise_r+0x4c>
 800cec2:	1c59      	adds	r1, r3, #1
 800cec4:	d103      	bne.n	800cece <_raise_r+0x42>
 800cec6:	2316      	movs	r3, #22
 800cec8:	6003      	str	r3, [r0, #0]
 800ceca:	2001      	movs	r0, #1
 800cecc:	e7e7      	b.n	800ce9e <_raise_r+0x12>
 800cece:	2400      	movs	r4, #0
 800ced0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ced4:	4628      	mov	r0, r5
 800ced6:	4798      	blx	r3
 800ced8:	2000      	movs	r0, #0
 800ceda:	e7e0      	b.n	800ce9e <_raise_r+0x12>

0800cedc <raise>:
 800cedc:	4b02      	ldr	r3, [pc, #8]	; (800cee8 <raise+0xc>)
 800cede:	4601      	mov	r1, r0
 800cee0:	6818      	ldr	r0, [r3, #0]
 800cee2:	f7ff bfd3 	b.w	800ce8c <_raise_r>
 800cee6:	bf00      	nop
 800cee8:	200001d8 	.word	0x200001d8

0800ceec <_kill_r>:
 800ceec:	b538      	push	{r3, r4, r5, lr}
 800ceee:	4d07      	ldr	r5, [pc, #28]	; (800cf0c <_kill_r+0x20>)
 800cef0:	2300      	movs	r3, #0
 800cef2:	4604      	mov	r4, r0
 800cef4:	4608      	mov	r0, r1
 800cef6:	4611      	mov	r1, r2
 800cef8:	602b      	str	r3, [r5, #0]
 800cefa:	f7f5 fb85 	bl	8002608 <_kill>
 800cefe:	1c43      	adds	r3, r0, #1
 800cf00:	d102      	bne.n	800cf08 <_kill_r+0x1c>
 800cf02:	682b      	ldr	r3, [r5, #0]
 800cf04:	b103      	cbz	r3, 800cf08 <_kill_r+0x1c>
 800cf06:	6023      	str	r3, [r4, #0]
 800cf08:	bd38      	pop	{r3, r4, r5, pc}
 800cf0a:	bf00      	nop
 800cf0c:	20014c8c 	.word	0x20014c8c

0800cf10 <_getpid_r>:
 800cf10:	f7f5 bb72 	b.w	80025f8 <_getpid>

0800cf14 <__swhatbuf_r>:
 800cf14:	b570      	push	{r4, r5, r6, lr}
 800cf16:	460c      	mov	r4, r1
 800cf18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf1c:	2900      	cmp	r1, #0
 800cf1e:	b096      	sub	sp, #88	; 0x58
 800cf20:	4615      	mov	r5, r2
 800cf22:	461e      	mov	r6, r3
 800cf24:	da0d      	bge.n	800cf42 <__swhatbuf_r+0x2e>
 800cf26:	89a3      	ldrh	r3, [r4, #12]
 800cf28:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cf2c:	f04f 0100 	mov.w	r1, #0
 800cf30:	bf0c      	ite	eq
 800cf32:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800cf36:	2340      	movne	r3, #64	; 0x40
 800cf38:	2000      	movs	r0, #0
 800cf3a:	6031      	str	r1, [r6, #0]
 800cf3c:	602b      	str	r3, [r5, #0]
 800cf3e:	b016      	add	sp, #88	; 0x58
 800cf40:	bd70      	pop	{r4, r5, r6, pc}
 800cf42:	466a      	mov	r2, sp
 800cf44:	f000 f848 	bl	800cfd8 <_fstat_r>
 800cf48:	2800      	cmp	r0, #0
 800cf4a:	dbec      	blt.n	800cf26 <__swhatbuf_r+0x12>
 800cf4c:	9901      	ldr	r1, [sp, #4]
 800cf4e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800cf52:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800cf56:	4259      	negs	r1, r3
 800cf58:	4159      	adcs	r1, r3
 800cf5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf5e:	e7eb      	b.n	800cf38 <__swhatbuf_r+0x24>

0800cf60 <__smakebuf_r>:
 800cf60:	898b      	ldrh	r3, [r1, #12]
 800cf62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf64:	079d      	lsls	r5, r3, #30
 800cf66:	4606      	mov	r6, r0
 800cf68:	460c      	mov	r4, r1
 800cf6a:	d507      	bpl.n	800cf7c <__smakebuf_r+0x1c>
 800cf6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cf70:	6023      	str	r3, [r4, #0]
 800cf72:	6123      	str	r3, [r4, #16]
 800cf74:	2301      	movs	r3, #1
 800cf76:	6163      	str	r3, [r4, #20]
 800cf78:	b002      	add	sp, #8
 800cf7a:	bd70      	pop	{r4, r5, r6, pc}
 800cf7c:	ab01      	add	r3, sp, #4
 800cf7e:	466a      	mov	r2, sp
 800cf80:	f7ff ffc8 	bl	800cf14 <__swhatbuf_r>
 800cf84:	9900      	ldr	r1, [sp, #0]
 800cf86:	4605      	mov	r5, r0
 800cf88:	4630      	mov	r0, r6
 800cf8a:	f7ff f873 	bl	800c074 <_malloc_r>
 800cf8e:	b948      	cbnz	r0, 800cfa4 <__smakebuf_r+0x44>
 800cf90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf94:	059a      	lsls	r2, r3, #22
 800cf96:	d4ef      	bmi.n	800cf78 <__smakebuf_r+0x18>
 800cf98:	f023 0303 	bic.w	r3, r3, #3
 800cf9c:	f043 0302 	orr.w	r3, r3, #2
 800cfa0:	81a3      	strh	r3, [r4, #12]
 800cfa2:	e7e3      	b.n	800cf6c <__smakebuf_r+0xc>
 800cfa4:	89a3      	ldrh	r3, [r4, #12]
 800cfa6:	6020      	str	r0, [r4, #0]
 800cfa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfac:	81a3      	strh	r3, [r4, #12]
 800cfae:	9b00      	ldr	r3, [sp, #0]
 800cfb0:	6163      	str	r3, [r4, #20]
 800cfb2:	9b01      	ldr	r3, [sp, #4]
 800cfb4:	6120      	str	r0, [r4, #16]
 800cfb6:	b15b      	cbz	r3, 800cfd0 <__smakebuf_r+0x70>
 800cfb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfbc:	4630      	mov	r0, r6
 800cfbe:	f000 f81d 	bl	800cffc <_isatty_r>
 800cfc2:	b128      	cbz	r0, 800cfd0 <__smakebuf_r+0x70>
 800cfc4:	89a3      	ldrh	r3, [r4, #12]
 800cfc6:	f023 0303 	bic.w	r3, r3, #3
 800cfca:	f043 0301 	orr.w	r3, r3, #1
 800cfce:	81a3      	strh	r3, [r4, #12]
 800cfd0:	89a3      	ldrh	r3, [r4, #12]
 800cfd2:	431d      	orrs	r5, r3
 800cfd4:	81a5      	strh	r5, [r4, #12]
 800cfd6:	e7cf      	b.n	800cf78 <__smakebuf_r+0x18>

0800cfd8 <_fstat_r>:
 800cfd8:	b538      	push	{r3, r4, r5, lr}
 800cfda:	4d07      	ldr	r5, [pc, #28]	; (800cff8 <_fstat_r+0x20>)
 800cfdc:	2300      	movs	r3, #0
 800cfde:	4604      	mov	r4, r0
 800cfe0:	4608      	mov	r0, r1
 800cfe2:	4611      	mov	r1, r2
 800cfe4:	602b      	str	r3, [r5, #0]
 800cfe6:	f7f5 fb52 	bl	800268e <_fstat>
 800cfea:	1c43      	adds	r3, r0, #1
 800cfec:	d102      	bne.n	800cff4 <_fstat_r+0x1c>
 800cfee:	682b      	ldr	r3, [r5, #0]
 800cff0:	b103      	cbz	r3, 800cff4 <_fstat_r+0x1c>
 800cff2:	6023      	str	r3, [r4, #0]
 800cff4:	bd38      	pop	{r3, r4, r5, pc}
 800cff6:	bf00      	nop
 800cff8:	20014c8c 	.word	0x20014c8c

0800cffc <_isatty_r>:
 800cffc:	b538      	push	{r3, r4, r5, lr}
 800cffe:	4d06      	ldr	r5, [pc, #24]	; (800d018 <_isatty_r+0x1c>)
 800d000:	2300      	movs	r3, #0
 800d002:	4604      	mov	r4, r0
 800d004:	4608      	mov	r0, r1
 800d006:	602b      	str	r3, [r5, #0]
 800d008:	f7f5 fb51 	bl	80026ae <_isatty>
 800d00c:	1c43      	adds	r3, r0, #1
 800d00e:	d102      	bne.n	800d016 <_isatty_r+0x1a>
 800d010:	682b      	ldr	r3, [r5, #0]
 800d012:	b103      	cbz	r3, 800d016 <_isatty_r+0x1a>
 800d014:	6023      	str	r3, [r4, #0]
 800d016:	bd38      	pop	{r3, r4, r5, pc}
 800d018:	20014c8c 	.word	0x20014c8c

0800d01c <round>:
 800d01c:	ec53 2b10 	vmov	r2, r3, d0
 800d020:	b570      	push	{r4, r5, r6, lr}
 800d022:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800d026:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800d02a:	2813      	cmp	r0, #19
 800d02c:	ee10 5a10 	vmov	r5, s0
 800d030:	4619      	mov	r1, r3
 800d032:	dc18      	bgt.n	800d066 <round+0x4a>
 800d034:	2800      	cmp	r0, #0
 800d036:	da09      	bge.n	800d04c <round+0x30>
 800d038:	3001      	adds	r0, #1
 800d03a:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800d03e:	d103      	bne.n	800d048 <round+0x2c>
 800d040:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800d044:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d048:	2300      	movs	r3, #0
 800d04a:	e02a      	b.n	800d0a2 <round+0x86>
 800d04c:	4c16      	ldr	r4, [pc, #88]	; (800d0a8 <round+0x8c>)
 800d04e:	4104      	asrs	r4, r0
 800d050:	ea03 0604 	and.w	r6, r3, r4
 800d054:	4316      	orrs	r6, r2
 800d056:	d011      	beq.n	800d07c <round+0x60>
 800d058:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d05c:	4103      	asrs	r3, r0
 800d05e:	440b      	add	r3, r1
 800d060:	ea23 0104 	bic.w	r1, r3, r4
 800d064:	e7f0      	b.n	800d048 <round+0x2c>
 800d066:	2833      	cmp	r0, #51	; 0x33
 800d068:	dd0b      	ble.n	800d082 <round+0x66>
 800d06a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800d06e:	d105      	bne.n	800d07c <round+0x60>
 800d070:	ee10 0a10 	vmov	r0, s0
 800d074:	f7f3 f97a 	bl	800036c <__adddf3>
 800d078:	4602      	mov	r2, r0
 800d07a:	460b      	mov	r3, r1
 800d07c:	ec43 2b10 	vmov	d0, r2, r3
 800d080:	bd70      	pop	{r4, r5, r6, pc}
 800d082:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800d086:	f04f 34ff 	mov.w	r4, #4294967295
 800d08a:	40f4      	lsrs	r4, r6
 800d08c:	4214      	tst	r4, r2
 800d08e:	d0f5      	beq.n	800d07c <round+0x60>
 800d090:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800d094:	2301      	movs	r3, #1
 800d096:	4083      	lsls	r3, r0
 800d098:	195b      	adds	r3, r3, r5
 800d09a:	bf28      	it	cs
 800d09c:	3101      	addcs	r1, #1
 800d09e:	ea23 0304 	bic.w	r3, r3, r4
 800d0a2:	461a      	mov	r2, r3
 800d0a4:	460b      	mov	r3, r1
 800d0a6:	e7e9      	b.n	800d07c <round+0x60>
 800d0a8:	000fffff 	.word	0x000fffff

0800d0ac <_sbrk>:
 800d0ac:	4a04      	ldr	r2, [pc, #16]	; (800d0c0 <_sbrk+0x14>)
 800d0ae:	6811      	ldr	r1, [r2, #0]
 800d0b0:	4603      	mov	r3, r0
 800d0b2:	b909      	cbnz	r1, 800d0b8 <_sbrk+0xc>
 800d0b4:	4903      	ldr	r1, [pc, #12]	; (800d0c4 <_sbrk+0x18>)
 800d0b6:	6011      	str	r1, [r2, #0]
 800d0b8:	6810      	ldr	r0, [r2, #0]
 800d0ba:	4403      	add	r3, r0
 800d0bc:	6013      	str	r3, [r2, #0]
 800d0be:	4770      	bx	lr
 800d0c0:	20014c9c 	.word	0x20014c9c
 800d0c4:	20014ca0 	.word	0x20014ca0

0800d0c8 <_init>:
 800d0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ca:	bf00      	nop
 800d0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ce:	bc08      	pop	{r3}
 800d0d0:	469e      	mov	lr, r3
 800d0d2:	4770      	bx	lr

0800d0d4 <_fini>:
 800d0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0d6:	bf00      	nop
 800d0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0da:	bc08      	pop	{r3}
 800d0dc:	469e      	mov	lr, r3
 800d0de:	4770      	bx	lr
