xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU_R_M.ngc CPU_R_M_synthesis.v 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU_R_M.ngc CPU_R_M_synthesis.v 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
xst -intstyle ise -ifn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.xst" -ofn "Z:/WorkSpace/Verilog/Young_08_CPU_R/CPU_R_M.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU_R_M.ngc CPU_R_M_synthesis.v 
