# Up Counter BCD

### Design daigram
![UCB diagram](/imgs/design_diagrams/ucb.png)

### Empty shell to use in top file
```verilog
  
```