# VHDL-4bit-signed-adder
<p>A 4-bit signed adder by structural modelling in VHDL with testbench. I wrote this while going through <a href="https://www.springer.com/gp/book/9783030124885">Introduction to Logic Circuits & Logic Design with VHDL</a> by Brock LaMeres</p>
