
---------- Begin Simulation Statistics ----------
final_tick                               81939768651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47008                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791524                       # Number of bytes of host memory used
host_op_rate                                    75398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   212.73                       # Real time elapsed on the host
host_tick_rate                               12693877                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002700                       # Number of seconds simulated
sim_ticks                                  2700393500                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       637335                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20429                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       861742                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499331                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       637335                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       138004                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          945184                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40871                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2731                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14091815                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120636                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20456                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1267428                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1247433                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5223486                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.070644                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.120677                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       939997     18.00%     18.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1890140     36.19%     54.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       435311      8.33%     62.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       195237      3.74%     66.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       152422      2.92%     69.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       155937      2.99%     72.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       144902      2.77%     74.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        42112      0.81%     75.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1267428     24.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5223486                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.540077                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.540077                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2482065                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17635686                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           559809                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1559186                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20687                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        768893                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3694462                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    61                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1411860                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    78                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              945184                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            855773                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4499872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3940                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10961236                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41374                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.175009                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       869898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540202                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.029571                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5390648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.316253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.549822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2581969     47.90%     47.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           134892      2.50%     50.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           105102      1.95%     52.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           150498      2.79%     55.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179755      3.33%     58.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           335246      6.22%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           175184      3.25%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           190206      3.53%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1537796     28.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5390648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2745616                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1368526                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33859                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           781362                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.106789                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5100764                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1411860                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          150318                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3721836                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1429390                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17286955                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3688904                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34517                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16779042                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         25918                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20687                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         26099                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       376536                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       116211                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        31190                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          274                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26912839                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16761785                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498526                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13416741                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.103594                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16768797                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29043607                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13098584                       # number of integer regfile writes
system.switch_cpus.ipc                       1.851589                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.851589                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100135      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10410800     61.92%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86830      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35031      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342784      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129124      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161068      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63352      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       139066      0.83%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           48      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176473      1.05%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23339      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13135      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3417477     20.33%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1413611      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279697      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          501      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16813563                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1586042                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3150181                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1546683                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1898366                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              189931                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011296                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          117109     61.66%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            121      0.06%     61.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     61.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3363      1.77%     63.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            25      0.01%     63.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     63.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     63.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     63.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     63.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     63.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     63.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2274      1.20%     64.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     64.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     64.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9951      5.24%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          49798     26.22%     96.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           518      0.27%     96.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6772      3.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15317317                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36133397                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15215102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16636266                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17286942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16813563                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1247406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75877                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1764922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5390648                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.119024                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.250223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       801488     14.87%     14.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       642601     11.92%     26.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       932261     17.29%     44.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       821716     15.24%     59.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       730222     13.55%     72.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       611876     11.35%     84.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       350842      6.51%     90.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       241164      4.47%     95.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       258478      4.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5390648                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.113181                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              855801                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       419925                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       373793                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3721836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1429390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6735424                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5400766                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          215959                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         147899                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           870636                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         634667                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2121                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54962812                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17519120                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22488251                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2006559                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1252316                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20687                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2276799                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1755554                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3012759                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30060692                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4061331                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21242957                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34741665                       # The number of ROB writes
system.switch_cpus.timesIdled                     156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1923                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50514                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1923                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                953                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1411                       # Transaction distribution
system.membus.trans_dist::CleanEvict              316                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3099                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3099                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           953                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       349632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       349632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  349632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4052                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4052    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4052                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12672000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21496750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2700393500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          263                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19316                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2842560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2884032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3390                       # Total snoops (count)
system.tol2bus.snoopTraffic                     90304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065811                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27297     93.42%     93.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1923      6.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44486500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38158500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            577497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          249                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21529                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21778                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          249                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21529                       # number of overall hits
system.l2.overall_hits::total                   21778                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          135                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4052                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          135                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3910                       # number of overall misses
system.l2.overall_misses::total                  4052                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     11273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    301975000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        313248500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     11273500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    301975000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       313248500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25439                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25830                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25439                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25830                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.351562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.153701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156872                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.351562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.153701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156872                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83507.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77231.457801                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77307.132280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83507.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77231.457801                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77307.132280                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1411                       # number of writebacks
system.l2.writebacks::total                      1411                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4045                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9923500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    262875000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    272798500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9923500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    262875000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    272798500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.351562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.153701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.351562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.153701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156601                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73507.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67231.457801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67440.914710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73507.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67231.457801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67440.914710                       # average overall mshr miss latency
system.l2.replacements                           3390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18970                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18970                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          263                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              263                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          263                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          263                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16217                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         3098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3099                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    234191500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     234191500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.160393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.160437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75594.415752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75570.022588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    203211500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    203211500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.160393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.160385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65594.415752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65594.415752                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     11273500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11273500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.351562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.353247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83507.407407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82893.382353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9923500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9923500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.351562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.350649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73507.407407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73507.407407                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     67783500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     67783500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.132593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83477.216749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82966.340269                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     59663500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     59663500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.132593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132485                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73477.216749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73477.216749                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1853.808060                       # Cycle average of tags in use
system.l2.tags.total_refs                        5341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3390                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.575516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     117.880043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.149699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.909390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    35.215678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1695.653249                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.057559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.017195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.827956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.905180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1789                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    409540                       # Number of tag accesses
system.l2.tags.data_accesses                   409540                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       250240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             259328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        90304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           90304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1411                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             23700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            142201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3199534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     92667976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96033411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        23700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3199534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3223234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       33441052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33441052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       33441052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            23700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           142201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3199534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     92667976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129474464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001018652750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1248                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4045                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1411                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4045                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    278                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    69                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               52                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     38578000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               109209250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10241.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28991.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2653                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4045                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1411                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.709311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.270690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.391565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          538     38.24%     38.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          471     33.48%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          131      9.31%     81.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          104      7.39%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      2.27%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.71%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      0.92%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.71%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1407                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.472973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    224.909980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             67     90.54%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            5      6.76%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      1.35%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      1.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            74                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.864865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.850335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.708545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     10.81%     10.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60     81.08%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      8.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 241088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   84608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  258880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2700155000                       # Total gap between requests
system.mem_ctrls.avgGap                     494896.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       232448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        84608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3199533.697588888463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 86079306.589946985245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31331729.986759338528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4363750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    104845500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  59065232750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32324.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26814.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41860547.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4790940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2535060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9524760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2234160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     212665440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        483210090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        630011040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1344971490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.065001                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1633227000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    977196000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5297880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2804505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17371620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4666680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     212665440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        529490100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        591039360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1363335585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.865526                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1531933750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1078489250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2700383000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       855342                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           855357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       855342                       # number of overall hits
system.cpu.icache.overall_hits::total          855357                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          431                       # number of overall misses
system.cpu.icache.overall_misses::total           432                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16245500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16245500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16245500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16245500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       855773                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       855789                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       855773                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       855789                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000505                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000505                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37692.575406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37605.324074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37692.575406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37605.324074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          263                       # number of writebacks
system.cpu.icache.writebacks::total               263                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           47                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14487000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14487000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37726.562500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37726.562500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37726.562500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37726.562500                       # average overall mshr miss latency
system.cpu.icache.replacements                    263                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       855342                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          855357                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           432                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16245500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16245500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       855773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       855789                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37692.575406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37605.324074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37726.562500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37726.562500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003854                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45654                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               263                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            173.589354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.238281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1711963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1711963                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4689433                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4689434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4689433                       # number of overall hits
system.cpu.dcache.overall_hits::total         4689434                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26617                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26611                       # number of overall misses
system.cpu.dcache.overall_misses::total         26617                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    612480496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    612480496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    612480496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    612480496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4716044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4716051                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4716044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4716051                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005644                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005644                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23016.064635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23010.876357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23016.064635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23010.876357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2412                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.782857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18970                       # number of writebacks
system.cpu.dcache.writebacks::total             18970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1172                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1172                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25439                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    567417996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    567417996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    567417996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    567417996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005394                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005394                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22305.043280                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22305.043280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22305.043280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22305.043280                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24421                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3310578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3310578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    159652500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    159652500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3317873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3317878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002199                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 21885.195339                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21870.205479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    133942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21871.734161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21871.734161                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19317                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    452827996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    452827996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 23443.155726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23441.942124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    433475496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    433475496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22442.427958                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22442.427958                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939768651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2385855                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.696859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032350                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9457547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9457547                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947521119500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792980                       # Number of bytes of host memory used
host_op_rate                                    98927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   648.58                       # Real time elapsed on the host
host_tick_rate                               11952927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007752                       # Number of seconds simulated
sim_ticks                                  7752468500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1767626                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        58615                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2584193                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1498596                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1767626                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       269030                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2829210                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120194                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6693                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42281827                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21358921                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        58615                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3839445                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3655842                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15015033                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.204979                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.139200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2245345     14.95%     14.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5686914     37.87%     52.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1212709      8.08%     60.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       566199      3.77%     64.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       455785      3.04%     67.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       429800      2.86%     70.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       427616      2.85%     73.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       151220      1.01%     74.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3839445     25.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15015033                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.516831                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.516831                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6813035                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52792696                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1681004                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4554518                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          59245                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2395716                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11067316                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    81                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4227714                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   197                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2829210                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2552240                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12862091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32790927                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          118490                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.182472                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2582182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1618790                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.114870                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15503518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.449035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.552681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7074107     45.63%     45.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           418164      2.70%     48.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           329334      2.12%     50.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           444368      2.87%     53.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           557792      3.60%     56.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1007882      6.50%     63.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           499495      3.22%     66.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           584316      3.77%     70.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4588060     29.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15503518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8241237                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4103955                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99179                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2345081                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.242976                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15277748                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4227714                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          437947                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11144935                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4276084                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51778663                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11050034                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        98301                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50282131                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         57961                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          59245                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         58487                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          402                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1189273                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          747                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       331412                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        84162                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          747                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81000107                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50232751                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497572                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40303360                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.239791                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50253220                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87034673                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39248141                       # number of integer regfile writes
system.switch_cpus.ipc                       1.934868                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.934868                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299780      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31199619     61.93%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259990      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104311      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1025494      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388717      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483274      0.96%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189889      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419284      0.83%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          147      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531048      1.05%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69593      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38789      0.08%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10233332     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4232328      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       840208      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1381      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50380432                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4758710                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9451785                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4641754                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5682206                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              579605                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011505                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          345056     59.53%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            281      0.05%     59.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10233      1.77%     61.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            65      0.01%     61.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            5      0.00%     61.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6999      1.21%     62.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30106      5.19%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         166086     28.66%     96.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1429      0.25%     96.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        19345      3.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45901547                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107622362                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45590997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49753005                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51778641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50380432                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           22                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3655811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       230160                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5215965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15503518                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.249613                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.238003                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2004169     12.93%     12.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1782615     11.50%     24.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2566622     16.56%     40.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2520681     16.26%     57.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2182919     14.08%     71.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1835745     11.84%     83.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1067068      6.88%     90.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       759871      4.90%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       783828      5.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15503518                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.249315                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2552240                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1051677                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       813584                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11144935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4276084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20177817                       # number of misc regfile reads
system.switch_cpus.numCycles                 15504937                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          575205                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         370352                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2627519                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1018802                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7985                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164649518                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52454238                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67361465                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5972851                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4071749                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          59245                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6268698                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5159391                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9030943                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     90004128                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12708016                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62954295                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104047651                       # The number of ROB writes
system.switch_cpus.timesIdled                     164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160373                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5830                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7752468500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5478                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1082                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5237                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1266                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        19566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        19566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       766784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       766784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  766784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6503                       # Request fanout histogram
system.membus.reqLayer2.occupancy            37281500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34667750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7752468500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7752468500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7752468500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7752468500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          692                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60988                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           701                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18502                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9093248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9182400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11530                       # Total snoops (count)
system.tol2bus.snoopTraffic                    350592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            91721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243973                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  85891     93.64%     93.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5830      6.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              91721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143470500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119235000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1052498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7752468500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          671                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        73017                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73688                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          671                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        73017                       # number of overall hits
system.l2.overall_hits::total                   73688                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6473                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6503                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6473                       # number of overall misses
system.l2.overall_misses::total                  6503                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    505873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        508540500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2667500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    505873000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       508540500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80191                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80191                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.042796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.081432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081094                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.042796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.081432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081094                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78151.243627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78200.907274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78151.243627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78200.907274                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5478                       # number of writebacks
system.l2.writebacks::total                      5478                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6503                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2367500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    441143000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    443510500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2367500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    441143000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    443510500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.042796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.081432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.042796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.081432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68151.243627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68200.907274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68151.243627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68200.907274                       # average overall mshr miss latency
system.l2.replacements                          11530                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62592                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62592                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              692                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          692                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          692                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        55751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55751                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5237                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    397858000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     397858000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.085869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.085869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75970.593851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75970.593851                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    345488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    345488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.085869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.085869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65970.593851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65970.593851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.042796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88916.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88916.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2367500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2367500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.042796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78916.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78916.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    108015000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    108015000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.066804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87390.776699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87390.776699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1236                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1236                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     95655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     95655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.066804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77390.776699                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77390.776699                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7752468500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.927511                       # Cycle average of tags in use
system.l2.tags.total_refs                      204426                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.055678                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     283.997707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.265647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.651567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1759.012590                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.138671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.858893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1261                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1294524                       # Number of tag accesses
system.l2.tags.data_accesses                  1294524                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7752468500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       414272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             416192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       350592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          350592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       247663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     53437431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53685094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       247663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           247663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45223273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45223273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45223273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       247663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     53437431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98908367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000884809500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          304                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          304                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19090                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5478                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    633                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    45                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     72536500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               182599000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12357.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31107.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.498401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.443328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.552014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1317     38.30%     38.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1178     34.25%     72.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          380     11.05%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          212      6.16%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          118      3.43%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           76      2.21%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40      1.16%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      1.08%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           81      2.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3439                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.335526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.519625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              99     32.57%     32.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             56     18.42%     50.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            59     19.41%     70.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            35     11.51%     81.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            11      3.62%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            15      4.93%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            15      4.93%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      1.97%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.99%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.66%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           304                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.842105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.827016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.718499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     11.18%     11.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.32%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              242     79.61%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      7.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           304                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 375680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  347136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  416192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               350592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        48.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7733820500                       # Total gap between requests
system.mem_ctrls.avgGap                     645507.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       373760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       347136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 247663.050807623396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 48211740.557217359543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44777479.586018308997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5478                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1125000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    181474000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 182001922750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28035.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33224155.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11052720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5886045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17157420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9432540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     612181440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1153901730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2005241280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3814853175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.082383                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5200297500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    258960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2293211000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13458900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7164960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            24754380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     612181440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1524345300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1693288800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3894074520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.301237                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4388228250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    258960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3105280250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10452851500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3406811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3406826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3406811                       # number of overall hits
system.cpu.icache.overall_hits::total         3406826                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1203                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1202                       # number of overall misses
system.cpu.icache.overall_misses::total          1203                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     28812000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28812000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     28812000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28812000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3408013                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3408029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3408013                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3408029                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23970.049917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23950.124688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23970.049917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23950.124688                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          955                       # number of writebacks
system.cpu.icache.writebacks::total               955                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     25289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     25289000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25289000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000318                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000318                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 23307.834101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23307.834101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 23307.834101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23307.834101                       # average overall mshr miss latency
system.cpu.icache.replacements                    955                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3406811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3406826                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1203                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     28812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3408013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3408029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23970.049917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23950.124688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     25289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 23307.834101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23307.834101                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.016043                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3407912                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1086                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3138.040516                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.255859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6817144                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6817144                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18677053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18677054                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18677053                       # number of overall hits
system.cpu.dcache.overall_hits::total        18677054                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108811                       # number of overall misses
system.cpu.dcache.overall_misses::total        108817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2124033494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2124033494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2124033494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2124033494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18785864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18785871                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18785864                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18785871                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005792                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005792                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005792                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19520.393104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19519.316780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19520.393104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19519.316780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7297                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               676                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.794379                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81562                       # number of writebacks
system.cpu.dcache.writebacks::total             81562                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104929                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104929                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1963345994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1963345994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1963345994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1963345994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005586                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005586                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005586                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18711.185602                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18711.185602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18711.185602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18711.185602                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103911                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13167266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13167266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    535403500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    535403500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13195773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13195778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18781.474726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18778.181117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    455056500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    455056500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18478.701373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18478.701373                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1588629994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1588629994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014366                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19782.700662                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19782.454318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1508289494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1508289494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18782.480032                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18782.480032                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947521119500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.129324                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18781989                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.986887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.128937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37676677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37676677                       # Number of data accesses

---------- End Simulation Statistics   ----------
