{"Source Block": ["hdl/library/common/up_delay_cntrl.v@98:108@HdlIdDef", "  \n  reg                           up_preset = 'd0;\n  reg                           up_wack = 'd0;\n  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n  reg                           up_dlocked_m1 = 'd0;\n  reg                           up_dlocked = 'd0;\n  reg     [(IO_WIDTH-1):0]      up_dld = 'd0;\n  reg     [((IO_WIDTH*5)-1):0]  up_dwdata = 'd0;\n\n  // internal signals\n"], "Clone Blocks": [["hdl/library/common/up_delay_cntrl.v@99:109", "  reg                           up_preset = 'd0;\n  reg                           up_wack = 'd0;\n  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n  reg                           up_dlocked_m1 = 'd0;\n  reg                           up_dlocked = 'd0;\n  reg     [(IO_WIDTH-1):0]      up_dld = 'd0;\n  reg     [((IO_WIDTH*5)-1):0]  up_dwdata = 'd0;\n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [[103, "  reg                           up_dlocked_m1 = 'd0;\n"]], "Add": []}}