#! /usr/bin/vvp
:ivl_version "10.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1347e50 .scope module, "stimulus" "stimulus" 2 2;
 .timescale -9 -12;
v0x13834a0_0 .var "clk", 0 0;
v0x1383560_0 .var/i "i", 31 0;
v0x1383620_0 .var "reset", 0 0;
v0x1383720_0 .var "s_in", 0 0;
v0x13837f0_0 .net "s_out", 0 0, L_0x1383b50;  1 drivers
S_0x1369280 .scope module, "s1" "shift_register" 2 10, 3 1 0, S_0x1347e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_in"
    .port_info 3 /OUTPUT 1 "s_out"
P_0x1369450 .param/l "BITS" 0 3 2, +C4<00000000000000000000000000000010>;
v0x1347870_0 .net *"_s1", 0 0, L_0x13838e0;  1 drivers
v0x1382f00_0 .net "clk", 0 0, v0x13834a0_0;  1 drivers
v0x1382fc0_0 .net "r_next", 1 0, L_0x13839e0;  1 drivers
v0x13830b0_0 .var "r_reg", 1 0;
v0x1383190_0 .net "reset", 0 0, v0x1383620_0;  1 drivers
v0x13832a0_0 .net "s_in", 0 0, v0x1383720_0;  1 drivers
v0x1383360_0 .net "s_out", 0 0, L_0x1383b50;  alias, 1 drivers
E_0x1347520/0 .event negedge, v0x1383190_0;
E_0x1347520/1 .event posedge, v0x1382f00_0;
E_0x1347520 .event/or E_0x1347520/0, E_0x1347520/1;
L_0x13838e0 .part v0x13830b0_0, 1, 1;
L_0x13839e0 .concat [ 1 1 0 0], L_0x13838e0, v0x1383720_0;
L_0x1383b50 .part v0x13830b0_0, 0, 1;
    .scope S_0x1369280;
T_0 ;
    %wait E_0x1347520;
    %load/vec4 v0x1383190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13830b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1382fc0_0;
    %assign/vec4 v0x13830b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1347e50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13834a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1383560_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1383560_0;
    %cmpi/s 40, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %delay 10000, 0;
    %load/vec4 v0x13834a0_0;
    %inv;
    %store/vec4 v0x13834a0_0, 0, 1;
    %load/vec4 v0x1383560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1383560_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x1347e50;
T_2 ;
    %vpi_call 2 31 "$dumpfile", "shift_register_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1347e50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1383620_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1383620_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1383620_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1383560_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1383560_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %delay 20000, 0;
    %load/vec4 v0x1383720_0;
    %inv;
    %store/vec4 v0x1383720_0, 0, 1;
    %load/vec4 v0x1383560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1383560_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1383720_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1347e50;
T_3 ;
    %vpi_call 2 53 "$monitor", "clk=%d s_in=%d,s_out=%d", v0x13834a0_0, v0x1383720_0, v0x13837f0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shift_register_tb.v";
    "shift_register.v";
