// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module layer5 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        corr4_out_V_valid_V_dout,
        corr4_out_V_valid_V_empty_n,
        corr4_out_V_valid_V_read,
        corr4_out_V_data_V_dout,
        corr4_out_V_data_V_empty_n,
        corr4_out_V_data_V_read,
        corr4_out_V_keep_V_dout,
        corr4_out_V_keep_V_empty_n,
        corr4_out_V_keep_V_read,
        corr4_out_V_user_V_dout,
        corr4_out_V_user_V_empty_n,
        corr4_out_V_user_V_read,
        corr4_out_V_last_V_dout,
        corr4_out_V_last_V_empty_n,
        corr4_out_V_last_V_read,
        corr4_out_V_id_V_dout,
        corr4_out_V_id_V_empty_n,
        corr4_out_V_id_V_read,
        corr4_out_V_dest_V_dout,
        corr4_out_V_dest_V_empty_n,
        corr4_out_V_dest_V_read,
        corr5_out_V_valid_V_din,
        corr5_out_V_valid_V_full_n,
        corr5_out_V_valid_V_write,
        corr5_out_V_data_V_din,
        corr5_out_V_data_V_full_n,
        corr5_out_V_data_V_write,
        corr5_out_V_keep_V_din,
        corr5_out_V_keep_V_full_n,
        corr5_out_V_keep_V_write,
        corr5_out_V_user_V_din,
        corr5_out_V_user_V_full_n,
        corr5_out_V_user_V_write,
        corr5_out_V_last_V_din,
        corr5_out_V_last_V_full_n,
        corr5_out_V_last_V_write,
        corr5_out_V_id_V_din,
        corr5_out_V_id_V_full_n,
        corr5_out_V_id_V_write,
        corr5_out_V_dest_V_din,
        corr5_out_V_dest_V_full_n,
        corr5_out_V_dest_V_write
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] corr4_out_V_valid_V_dout;
input   corr4_out_V_valid_V_empty_n;
output   corr4_out_V_valid_V_read;
input  [11:0] corr4_out_V_data_V_dout;
input   corr4_out_V_data_V_empty_n;
output   corr4_out_V_data_V_read;
input  [3:0] corr4_out_V_keep_V_dout;
input   corr4_out_V_keep_V_empty_n;
output   corr4_out_V_keep_V_read;
input  [0:0] corr4_out_V_user_V_dout;
input   corr4_out_V_user_V_empty_n;
output   corr4_out_V_user_V_read;
input  [0:0] corr4_out_V_last_V_dout;
input   corr4_out_V_last_V_empty_n;
output   corr4_out_V_last_V_read;
input  [0:0] corr4_out_V_id_V_dout;
input   corr4_out_V_id_V_empty_n;
output   corr4_out_V_id_V_read;
input  [0:0] corr4_out_V_dest_V_dout;
input   corr4_out_V_dest_V_empty_n;
output   corr4_out_V_dest_V_read;
output  [0:0] corr5_out_V_valid_V_din;
input   corr5_out_V_valid_V_full_n;
output   corr5_out_V_valid_V_write;
output  [11:0] corr5_out_V_data_V_din;
input   corr5_out_V_data_V_full_n;
output   corr5_out_V_data_V_write;
output  [3:0] corr5_out_V_keep_V_din;
input   corr5_out_V_keep_V_full_n;
output   corr5_out_V_keep_V_write;
output  [0:0] corr5_out_V_user_V_din;
input   corr5_out_V_user_V_full_n;
output   corr5_out_V_user_V_write;
output  [0:0] corr5_out_V_last_V_din;
input   corr5_out_V_last_V_full_n;
output   corr5_out_V_last_V_write;
output  [0:0] corr5_out_V_id_V_din;
input   corr5_out_V_id_V_full_n;
output   corr5_out_V_id_V_write;
output  [0:0] corr5_out_V_dest_V_din;
input   corr5_out_V_dest_V_full_n;
output   corr5_out_V_dest_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg corr4_out_V_valid_V_read;
reg corr4_out_V_data_V_read;
reg corr4_out_V_keep_V_read;
reg corr4_out_V_user_V_read;
reg corr4_out_V_last_V_read;
reg corr4_out_V_id_V_read;
reg corr4_out_V_dest_V_read;
reg corr5_out_V_valid_V_write;
reg corr5_out_V_data_V_write;
reg corr5_out_V_keep_V_write;
reg corr5_out_V_user_V_write;
reg corr5_out_V_last_V_write;
reg corr5_out_V_id_V_write;
reg corr5_out_V_dest_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [3:0] biases_layer5_V_address0;
reg    biases_layer5_V_ce0;
wire   [2:0] biases_layer5_V_q0;
wire   [10:0] weights_layer5_V_address0;
reg    weights_layer5_V_ce0;
wire   [5:0] weights_layer5_V_q0;
reg    corr4_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln710_fu_2084_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln729_fu_2218_p2;
reg    corr4_out_V_data_V_blk_n;
reg    corr4_out_V_keep_V_blk_n;
reg    corr4_out_V_user_V_blk_n;
reg    corr4_out_V_last_V_blk_n;
reg    corr4_out_V_id_V_blk_n;
reg    corr4_out_V_dest_V_blk_n;
reg    corr5_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state31;
reg    corr5_out_V_data_V_blk_n;
reg    corr5_out_V_keep_V_blk_n;
reg    corr5_out_V_user_V_blk_n;
reg    corr5_out_V_last_V_blk_n;
reg    corr5_out_V_id_V_blk_n;
reg    corr5_out_V_dest_V_blk_n;
wire   [6:0] row_idx_fu_1656_p2;
reg   [6:0] row_idx_reg_2923;
wire    ap_CS_fsm_state2;
wire   [3:0] i_fu_1668_p2;
reg   [3:0] i_reg_2931;
wire    ap_CS_fsm_state3;
wire   [10:0] zext_ln688_fu_1682_p1;
reg   [10:0] zext_ln688_reg_2936;
wire   [0:0] icmp_ln687_fu_1662_p2;
wire   [0:0] icmp_ln695_fu_1686_p2;
reg   [0:0] icmp_ln695_reg_2941;
wire   [0:0] icmp_ln707_fu_1692_p2;
reg   [0:0] icmp_ln707_reg_2945;
wire   [0:0] icmp_ln726_fu_1698_p2;
reg   [0:0] icmp_ln726_reg_2949;
wire   [0:0] and_ln745_fu_1710_p2;
reg   [0:0] and_ln745_reg_2953;
wire  signed [12:0] sext_ln321_fu_1746_p1;
reg  signed [12:0] sext_ln321_reg_2957;
wire   [0:0] or_ln726_fu_1750_p2;
reg   [0:0] or_ln726_reg_2963;
wire   [6:0] j_fu_1762_p2;
wire    ap_CS_fsm_state4;
wire   [3:0] current_input_channe_6_fu_1788_p2;
reg   [3:0] current_input_channe_6_reg_2978;
wire    ap_CS_fsm_state5;
wire   [7:0] zext_ln697_fu_1794_p1;
reg   [7:0] zext_ln697_reg_2983;
wire   [0:0] icmp_ln692_fu_1782_p2;
wire   [0:0] grp_fu_1602_p2;
reg   [0:0] icmp_ln762_reg_2989;
wire   [1:0] filter_line_fu_1804_p2;
reg   [1:0] filter_line_reg_2996;
wire    ap_CS_fsm_state6;
wire   [12:0] add_ln321_56_fu_1873_p2;
reg   [12:0] add_ln321_56_reg_3001;
wire   [0:0] icmp_ln697_fu_1798_p2;
wire   [12:0] add_ln321_58_fu_1942_p2;
reg   [12:0] add_ln321_58_reg_3006;
wire   [12:0] add_ln321_60_fu_1969_p2;
reg   [12:0] add_ln321_60_reg_3011;
reg   [11:0] img_channel_valid_V_47_reg_3016;
reg   [11:0] img_channel_valid_V_48_reg_3021;
reg   [11:0] img_channel_valid_V_49_reg_3026;
reg   [11:0] img_channel_valid_V_50_reg_3031;
reg   [11:0] img_channel_data_V_a_34_reg_3036;
reg   [11:0] img_channel_data_V_a_35_reg_3041;
reg   [11:0] img_channel_data_V_a_36_reg_3046;
reg   [11:0] img_channel_data_V_a_37_reg_3051;
reg   [11:0] img_channel_keep_V_a_35_reg_3056;
reg   [11:0] img_channel_keep_V_a_36_reg_3061;
reg   [11:0] img_channel_keep_V_a_37_reg_3066;
reg   [11:0] img_channel_keep_V_a_38_reg_3071;
reg   [11:0] img_channel_user_V_a_33_reg_3076;
reg   [11:0] img_channel_user_V_a_34_reg_3081;
reg   [11:0] img_channel_user_V_a_35_reg_3086;
reg   [11:0] img_channel_user_V_a_36_reg_3091;
reg   [11:0] img_channel_last_V_a_35_reg_3096;
reg   [11:0] img_channel_last_V_a_36_reg_3101;
reg   [11:0] img_channel_last_V_a_37_reg_3106;
reg   [11:0] img_channel_last_V_a_38_reg_3111;
reg   [11:0] img_channel_id_V_add_35_reg_3116;
reg   [11:0] img_channel_id_V_add_36_reg_3121;
reg   [11:0] img_channel_id_V_add_37_reg_3126;
reg   [11:0] img_channel_id_V_add_38_reg_3131;
reg   [11:0] img_channel_dest_V_a_35_reg_3136;
reg   [11:0] img_channel_dest_V_a_36_reg_3141;
reg   [11:0] img_channel_dest_V_a_37_reg_3146;
reg   [11:0] img_channel_dest_V_a_38_reg_3151;
wire   [6:0] index_input_element_fu_2043_p2;
reg   [6:0] index_input_element_reg_3159;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln699_fu_2037_p2;
wire   [12:0] add_ln321_64_fu_2069_p2;
reg   [12:0] add_ln321_64_reg_3169;
wire   [6:0] index_input_element_16_fu_2110_p2;
wire    io_acc_block_signal_op247;
reg    ap_block_state9;
wire   [11:0] add_ln321_68_fu_2150_p2;
reg   [11:0] add_ln321_68_reg_3212;
wire    ap_CS_fsm_state10;
reg   [11:0] img_channel_valid_V_54_reg_3217;
reg   [11:0] img_channel_valid_V_55_reg_3222;
reg   [11:0] img_channel_valid_V_56_reg_3227;
reg   [11:0] img_channel_valid_V_57_reg_3232;
reg   [11:0] img_channel_data_V_a_39_reg_3237;
reg   [11:0] img_channel_data_V_a_40_reg_3242;
reg   [11:0] img_channel_data_V_a_41_reg_3247;
reg   [11:0] img_channel_data_V_a_42_reg_3252;
reg   [11:0] img_channel_keep_V_a_40_reg_3257;
reg   [11:0] img_channel_keep_V_a_41_reg_3262;
reg   [11:0] img_channel_keep_V_a_42_reg_3267;
reg   [11:0] img_channel_keep_V_a_43_reg_3272;
reg   [11:0] img_channel_user_V_a_38_reg_3277;
reg   [11:0] img_channel_user_V_a_39_reg_3282;
reg   [11:0] img_channel_user_V_a_40_reg_3287;
reg   [11:0] img_channel_user_V_a_41_reg_3292;
reg   [11:0] img_channel_last_V_a_40_reg_3297;
reg   [11:0] img_channel_last_V_a_41_reg_3302;
reg   [11:0] img_channel_last_V_a_42_reg_3307;
reg   [11:0] img_channel_last_V_a_43_reg_3312;
reg   [11:0] img_channel_id_V_add_40_reg_3317;
reg   [11:0] img_channel_id_V_add_41_reg_3322;
reg   [11:0] img_channel_id_V_add_42_reg_3327;
reg   [11:0] img_channel_id_V_add_43_reg_3332;
reg   [11:0] img_channel_dest_V_a_40_reg_3337;
reg   [11:0] img_channel_dest_V_a_41_reg_3342;
reg   [11:0] img_channel_dest_V_a_42_reg_3347;
reg   [11:0] img_channel_dest_V_a_43_reg_3352;
wire   [6:0] index_input_element_19_fu_2244_p2;
wire    io_acc_block_signal_op365;
reg    ap_block_state11;
wire   [10:0] add_ln321_73_fu_2278_p2;
reg   [10:0] add_ln321_73_reg_3365;
wire    ap_CS_fsm_state12;
wire   [12:0] add_ln321_75_fu_2301_p2;
reg   [12:0] add_ln321_75_reg_3370;
wire   [6:0] index_input_element_20_fu_2313_p2;
reg   [6:0] index_input_element_20_reg_3378;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln747_fu_2307_p2;
wire   [12:0] add_ln321_77_fu_2343_p2;
reg   [12:0] add_ln321_77_reg_3388;
wire   [10:0] add_ln321_79_fu_2382_p2;
reg   [10:0] add_ln321_79_reg_3423;
wire   [11:0] add_ln321_80_fu_2388_p2;
reg   [11:0] add_ln321_80_reg_3428;
wire   [6:0] index_input_element_21_fu_2410_p2;
reg   [6:0] index_input_element_21_reg_3436;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln755_fu_2404_p2;
wire   [11:0] add_ln321_82_fu_2440_p2;
reg   [11:0] add_ln321_82_reg_3446;
wire   [3:0] current_filter_fu_2461_p2;
reg   [3:0] current_filter_reg_3484;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln770_fu_2467_p1;
reg   [63:0] zext_ln770_reg_3489;
wire   [0:0] icmp_ln764_fu_2455_p2;
wire   [11:0] zext_ln162_fu_2471_p1;
reg   [11:0] zext_ln162_reg_3494;
wire   [10:0] zext_ln766_fu_2483_p1;
reg   [10:0] zext_ln766_reg_3499;
wire   [3:0] current_input_channe_7_fu_2493_p2;
reg   [3:0] current_input_channe_7_reg_3508;
wire    ap_CS_fsm_state18;
wire   [7:0] zext_ln203_41_fu_2499_p1;
reg   [7:0] zext_ln203_41_reg_3513;
wire   [0:0] icmp_ln766_fu_2487_p2;
wire   [7:0] add_ln203_24_fu_2515_p2;
reg   [7:0] add_ln203_24_reg_3518;
wire   [3:0] subfilter_element_fu_2527_p2;
reg   [3:0] subfilter_element_reg_3531;
wire    ap_CS_fsm_state19;
wire   [11:0] add_ln203_26_fu_2568_p2;
reg   [11:0] add_ln203_26_reg_3536;
wire   [0:0] icmp_ln768_fu_2521_p2;
wire    ap_CS_fsm_state20;
wire   [1:0] input_line_fu_2593_p2;
reg   [1:0] input_line_reg_3549;
wire    ap_CS_fsm_state22;
wire   [12:0] add_ln203_28_fu_2666_p2;
reg   [12:0] add_ln203_28_reg_3554;
wire   [0:0] icmp_ln772_fu_2587_p2;
wire   [8:0] add_ln203_29_fu_2684_p2;
reg   [8:0] add_ln203_29_reg_3559;
wire   [6:0] index_input_element_18_fu_2696_p2;
reg   [6:0] index_input_element_18_reg_3567;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln774_fu_2690_p2;
wire   [8:0] add_ln203_31_fu_2720_p2;
reg   [8:0] add_ln203_31_reg_3577;
wire   [6:0] index_input_element_17_fu_2735_p2;
reg   [6:0] index_input_element_17_reg_3585;
wire    ap_CS_fsm_state26;
reg   [9:0] out_layer_data_V_add_3_reg_3590;
wire   [0:0] icmp_ln780_fu_2729_p2;
wire  signed [11:0] sext_ln1265_fu_2767_p1;
reg  signed [11:0] sext_ln1265_reg_3600;
wire    ap_CS_fsm_state28;
wire  signed [10:0] sext_ln703_fu_2771_p1;
reg  signed [10:0] sext_ln703_reg_3605;
wire   [6:0] index_input_element_15_fu_2781_p2;
reg   [6:0] index_input_element_15_reg_3613;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln785_fu_2775_p2;
reg   [9:0] out_layer_data_V_add_4_reg_3624;
wire   [11:0] aux_sum_V_fu_2806_p2;
reg   [11:0] aux_sum_V_reg_3629;
wire    ap_CS_fsm_state30;
wire   [10:0] add_ln203_fu_2811_p2;
reg   [10:0] add_ln203_reg_3635;
reg   [0:0] tmp_46_reg_3640;
wire   [0:0] out_layer_valid_V_q0;
reg   [0:0] tmp_valid_V_reg_3670;
reg   [3:0] subfilter_layer_V_address0;
reg    subfilter_layer_V_ce0;
reg    subfilter_layer_V_we0;
wire   [11:0] subfilter_layer_V_d0;
wire   [11:0] subfilter_layer_V_q0;
reg   [5:0] correlate_img_address0;
reg    correlate_img_ce0;
reg    correlate_img_we0;
wire   [11:0] correlate_img_q0;
reg   [11:0] img_channel_valid_V_address0;
reg    img_channel_valid_V_ce0;
reg    img_channel_valid_V_we0;
reg   [0:0] img_channel_valid_V_d0;
wire   [0:0] img_channel_valid_V_q0;
reg   [11:0] img_channel_valid_V_address1;
reg    img_channel_valid_V_ce1;
reg    img_channel_valid_V_we1;
reg   [0:0] img_channel_valid_V_d1;
wire   [0:0] img_channel_valid_V_q1;
reg   [11:0] img_channel_data_V_address0;
reg    img_channel_data_V_ce0;
reg    img_channel_data_V_we0;
reg   [11:0] img_channel_data_V_d0;
wire   [11:0] img_channel_data_V_q0;
reg   [11:0] img_channel_data_V_address1;
reg    img_channel_data_V_ce1;
reg    img_channel_data_V_we1;
reg   [11:0] img_channel_data_V_d1;
wire   [11:0] img_channel_data_V_q1;
reg   [11:0] img_channel_keep_V_address0;
reg    img_channel_keep_V_ce0;
reg    img_channel_keep_V_we0;
reg   [3:0] img_channel_keep_V_d0;
wire   [3:0] img_channel_keep_V_q0;
reg   [11:0] img_channel_keep_V_address1;
reg    img_channel_keep_V_ce1;
reg    img_channel_keep_V_we1;
reg   [3:0] img_channel_keep_V_d1;
wire   [3:0] img_channel_keep_V_q1;
reg   [11:0] img_channel_user_V_address0;
reg    img_channel_user_V_ce0;
reg    img_channel_user_V_we0;
reg   [0:0] img_channel_user_V_d0;
wire   [0:0] img_channel_user_V_q0;
reg   [11:0] img_channel_user_V_address1;
reg    img_channel_user_V_ce1;
reg    img_channel_user_V_we1;
reg   [0:0] img_channel_user_V_d1;
wire   [0:0] img_channel_user_V_q1;
reg   [11:0] img_channel_last_V_address0;
reg    img_channel_last_V_ce0;
reg    img_channel_last_V_we0;
reg   [0:0] img_channel_last_V_d0;
wire   [0:0] img_channel_last_V_q0;
reg   [11:0] img_channel_last_V_address1;
reg    img_channel_last_V_ce1;
reg    img_channel_last_V_we1;
reg   [0:0] img_channel_last_V_d1;
wire   [0:0] img_channel_last_V_q1;
reg   [11:0] img_channel_id_V_address0;
reg    img_channel_id_V_ce0;
reg    img_channel_id_V_we0;
reg   [0:0] img_channel_id_V_d0;
wire   [0:0] img_channel_id_V_q0;
reg   [11:0] img_channel_id_V_address1;
reg    img_channel_id_V_ce1;
reg    img_channel_id_V_we1;
reg   [0:0] img_channel_id_V_d1;
wire   [0:0] img_channel_id_V_q1;
reg   [11:0] img_channel_dest_V_address0;
reg    img_channel_dest_V_ce0;
reg    img_channel_dest_V_we0;
reg   [0:0] img_channel_dest_V_d0;
wire   [0:0] img_channel_dest_V_q0;
reg   [11:0] img_channel_dest_V_address1;
reg    img_channel_dest_V_ce1;
reg    img_channel_dest_V_we1;
reg   [0:0] img_channel_dest_V_d1;
wire   [0:0] img_channel_dest_V_q1;
reg   [12:0] channel_from_prev_ou_address0;
reg    channel_from_prev_ou_ce0;
reg    channel_from_prev_ou_we0;
wire   [11:0] channel_from_prev_ou_q0;
wire   [9:0] out_layer_valid_V_address0;
reg    out_layer_valid_V_ce0;
reg   [9:0] out_layer_data_V_address0;
reg    out_layer_data_V_ce0;
reg    out_layer_data_V_we0;
reg   [11:0] out_layer_data_V_d0;
wire   [11:0] out_layer_data_V_q0;
wire    grp_CORRELATE_1_fu_1585_ap_start;
wire    grp_CORRELATE_1_fu_1585_ap_done;
wire    grp_CORRELATE_1_fu_1585_ap_idle;
wire    grp_CORRELATE_1_fu_1585_ap_ready;
wire   [12:0] grp_CORRELATE_1_fu_1585_prev_output_channel_V_address0;
wire    grp_CORRELATE_1_fu_1585_prev_output_channel_V_ce0;
wire   [3:0] grp_CORRELATE_1_fu_1585_filter_V_address0;
wire    grp_CORRELATE_1_fu_1585_filter_V_ce0;
wire   [5:0] grp_CORRELATE_1_fu_1585_correlate_img_V_address0;
wire    grp_CORRELATE_1_fu_1585_correlate_img_V_ce0;
wire    grp_CORRELATE_1_fu_1585_correlate_img_V_we0;
wire   [11:0] grp_CORRELATE_1_fu_1585_correlate_img_V_d0;
reg   [6:0] row_idx_0_reg_1395;
reg    ap_block_state1;
reg   [3:0] i_0_reg_1407;
wire   [0:0] icmp_ln688_fu_1756_p2;
wire   [0:0] icmp_ln684_fu_1650_p2;
reg   [6:0] j_0_reg_1418;
reg   [3:0] current_input_channe_reg_1429;
reg   [1:0] filter_line_0_reg_1441;
reg   [6:0] index_input_element_s_reg_1452;
wire    ap_CS_fsm_state8;
reg   [6:0] index_input_element1_reg_1463;
reg   [6:0] index_input_element2_reg_1474;
reg   [6:0] index_input_element2_9_reg_1485;
wire    ap_CS_fsm_state14;
reg   [6:0] index_input_element2_10_reg_1496;
wire    ap_CS_fsm_state16;
reg   [3:0] current_filter_0_reg_1507;
reg   [3:0] current_input_channe_10_reg_1518;
reg   [3:0] subfilter_element_0_reg_1529;
wire    ap_CS_fsm_state21;
reg   [1:0] input_line_0_reg_1541;
reg   [6:0] index_input_element2_11_reg_1552;
wire    ap_CS_fsm_state24;
reg   [6:0] index_input_element2_12_reg_1563;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
reg   [6:0] index_input_element2_13_reg_1574;
wire    io_acc_block_signal_op707;
reg    grp_CORRELATE_1_fu_1585_ap_start_reg;
wire   [63:0] zext_ln203_40_fu_1777_p1;
wire   [63:0] zext_ln321_92_fu_1992_p1;
wire   [63:0] zext_ln321_91_fu_1975_p1;
wire   [63:0] zext_ln321_93_fu_2009_p1;
wire   [63:0] zext_ln321_94_fu_2026_p1;
wire   [63:0] zext_ln321_96_fu_2058_p1;
wire   [63:0] zext_ln321_97_fu_2074_p1;
wire   [63:0] zext_ln321_101_fu_2099_p1;
wire   [63:0] zext_ln321_106_fu_2173_p1;
wire   [63:0] zext_ln321_105_fu_2156_p1;
wire   [63:0] zext_ln321_107_fu_2190_p1;
wire   [63:0] zext_ln321_108_fu_2207_p1;
wire   [63:0] zext_ln321_110_fu_2233_p1;
wire   [63:0] zext_ln321_116_fu_2332_p1;
wire   [63:0] zext_ln321_117_fu_2394_p1;
wire   [63:0] zext_ln321_123_fu_2429_p1;
wire   [63:0] zext_ln321_124_fu_2445_p1;
wire   [63:0] zext_ln203_45_fu_2573_p1;
wire   [63:0] zext_ln770_1_fu_2577_p1;
wire   [63:0] zext_ln203_52_fu_2715_p1;
wire   [63:0] zext_ln203_53_fu_2725_p1;
wire   [63:0] zext_ln1265_5_fu_2755_p1;
wire   [63:0] zext_ln782_fu_2741_p1;
wire   [63:0] zext_ln162_3_fu_2796_p1;
wire   [63:0] zext_ln321_99_fu_2837_p1;
wire   [11:0] add_ln703_fu_2760_p2;
wire   [5:0] grp_fu_1592_p4;
wire   [9:0] tmp_60_fu_1674_p3;
wire   [0:0] icmp_ln745_fu_1704_p2;
wire   [10:0] tmp_fu_1716_p3;
wire   [8:0] tmp_s_fu_1728_p3;
wire   [11:0] zext_ln321_fu_1724_p1;
wire   [11:0] zext_ln321_85_fu_1736_p1;
wire   [11:0] sub_ln321_fu_1740_p2;
wire   [10:0] zext_ln203_fu_1768_p1;
wire   [10:0] add_ln203_23_fu_1772_p2;
wire   [5:0] tmp_62_fu_1810_p3;
wire   [3:0] tmp_63_fu_1822_p3;
wire   [6:0] zext_ln321_86_fu_1818_p1;
wire   [6:0] zext_ln321_87_fu_1830_p1;
wire   [6:0] sub_ln321_5_fu_1834_p2;
wire  signed [7:0] sext_ln321_11_fu_1840_p1;
wire   [7:0] add_ln321_fu_1844_p2;
wire   [6:0] trunc_ln321_fu_1849_p1;
wire   [8:0] tmp_44_fu_1861_p3;
wire  signed [12:0] sext_ln321_12_fu_1869_p1;
wire   [12:0] p_shl_cast_fu_1853_p3;
wire   [5:0] tmp_64_fu_1879_p3;
wire   [3:0] tmp_65_fu_1891_p3;
wire   [6:0] zext_ln321_88_fu_1887_p1;
wire   [6:0] zext_ln321_89_fu_1899_p1;
wire   [6:0] sub_ln321_6_fu_1903_p2;
wire  signed [7:0] sext_ln321_13_fu_1909_p1;
wire   [7:0] add_ln321_57_fu_1913_p2;
wire   [6:0] trunc_ln321_5_fu_1918_p1;
wire   [8:0] tmp_45_fu_1930_p3;
wire  signed [12:0] sext_ln321_14_fu_1938_p1;
wire   [12:0] p_shl22_cast_fu_1922_p3;
wire   [12:0] zext_ln321_90_fu_1948_p1;
wire   [12:0] add_ln321_59_fu_1952_p2;
wire   [12:0] shl_ln321_fu_1957_p2;
wire   [12:0] shl_ln321_4_fu_1963_p2;
wire   [12:0] or_ln321_fu_1986_p2;
wire   [12:0] add_ln321_61_fu_2003_p2;
wire   [12:0] add_ln321_62_fu_2020_p2;
wire   [12:0] zext_ln321_95_fu_2049_p1;
wire   [12:0] add_ln321_63_fu_2053_p2;
wire   [12:0] zext_ln321_100_fu_2090_p1;
wire   [12:0] add_ln321_66_fu_2094_p2;
wire   [9:0] tmp_70_fu_2116_p3;
wire   [4:0] tmp_71_fu_2128_p3;
wire   [10:0] zext_ln321_103_fu_2136_p1;
wire   [10:0] zext_ln321_102_fu_2124_p1;
wire   [10:0] add_ln321_67_fu_2140_p2;
wire   [11:0] zext_ln321_104_fu_2146_p1;
wire   [11:0] add_ln321_69_fu_2167_p2;
wire   [11:0] add_ln321_70_fu_2184_p2;
wire   [11:0] add_ln321_71_fu_2201_p2;
wire   [11:0] zext_ln321_109_fu_2224_p1;
wire   [11:0] add_ln321_72_fu_2228_p2;
wire   [9:0] tmp_72_fu_2254_p3;
wire   [4:0] tmp_73_fu_2266_p3;
wire   [10:0] zext_ln321_112_fu_2262_p1;
wire   [10:0] zext_ln321_113_fu_2274_p1;
wire   [12:0] zext_ln321_111_fu_2250_p1;
wire   [12:0] add_ln321_74_fu_2284_p2;
wire   [12:0] shl_ln321_5_fu_2289_p2;
wire   [12:0] shl_ln321_6_fu_2295_p2;
wire   [10:0] zext_ln321_115_fu_2323_p1;
wire   [10:0] add_ln321_76_fu_2327_p2;
wire   [12:0] zext_ln321_114_fu_2319_p1;
wire   [9:0] tmp_74_fu_2348_p3;
wire   [4:0] tmp_75_fu_2360_p3;
wire   [10:0] zext_ln321_119_fu_2368_p1;
wire   [10:0] zext_ln321_118_fu_2356_p1;
wire   [10:0] add_ln321_78_fu_2372_p2;
wire   [11:0] zext_ln321_120_fu_2378_p1;
wire   [10:0] zext_ln321_122_fu_2420_p1;
wire   [10:0] add_ln321_81_fu_2424_p2;
wire   [11:0] zext_ln321_121_fu_2416_p1;
wire   [9:0] tmp_61_fu_2475_p3;
wire   [6:0] tmp_66_fu_2503_p3;
wire   [7:0] zext_ln203_42_fu_2511_p1;
wire   [7:0] zext_ln203_43_fu_2533_p1;
wire   [7:0] add_ln203_25_fu_2537_p2;
wire   [9:0] tmp_47_fu_2550_p3;
wire   [11:0] p_shl26_cast_fu_2542_p3;
wire   [11:0] zext_ln203_44_fu_2558_p1;
wire   [11:0] sub_ln203_fu_2562_p2;
wire   [5:0] tmp_67_fu_2599_p3;
wire   [3:0] tmp_68_fu_2611_p3;
wire   [6:0] zext_ln203_46_fu_2607_p1;
wire   [6:0] zext_ln203_48_fu_2623_p1;
wire   [6:0] sub_ln203_3_fu_2627_p2;
wire  signed [7:0] sext_ln203_6_fu_2633_p1;
wire   [7:0] add_ln203_27_fu_2637_p2;
wire   [6:0] trunc_ln203_fu_2642_p1;
wire   [8:0] tmp_48_fu_2654_p3;
wire  signed [12:0] sext_ln203_7_fu_2662_p1;
wire   [12:0] p_shl28_cast_fu_2646_p3;
wire   [7:0] tmp_69_fu_2672_p3;
wire   [8:0] zext_ln203_47_fu_2619_p1;
wire   [8:0] zext_ln203_49_fu_2680_p1;
wire   [12:0] zext_ln203_51_fu_2706_p1;
wire   [12:0] add_ln203_30_fu_2710_p2;
wire   [8:0] zext_ln203_50_fu_2702_p1;
wire   [10:0] zext_ln1265_fu_2746_p1;
wire   [10:0] add_ln1265_fu_2750_p2;
wire  signed [2:0] sext_ln1265_fu_2767_p0;
wire  signed [2:0] sext_ln703_fu_2771_p0;
wire   [10:0] zext_ln162_2_fu_2787_p1;
wire   [10:0] add_ln162_fu_2791_p2;
wire   [10:0] trunc_ln703_fu_2802_p1;
wire   [8:0] zext_ln321_98_fu_2824_p1;
wire   [8:0] add_ln321_65_fu_2827_p2;
wire  signed [9:0] sext_ln321_15_fu_2833_p1;
wire  signed [11:0] select_ln7_fu_2851_p3;
wire   [13:0] shl_ln_fu_2861_p3;
wire  signed [14:0] sext_ln1118_1_fu_2869_p1;
wire  signed [14:0] sext_ln1118_fu_2857_p1;
wire   [0:0] icmp_ln1494_fu_2846_p2;
wire   [10:0] select_ln14_fu_2879_p3;
wire   [14:0] lhs_V_fu_2886_p3;
wire   [14:0] r_V_fu_2873_p2;
wire  signed [15:0] sext_ln1192_fu_2898_p1;
wire   [15:0] zext_ln728_fu_2894_p1;
wire   [15:0] ret_V_fu_2902_p2;
reg   [30:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 31'd1;
#0 grp_CORRELATE_1_fu_1585_ap_start_reg = 1'b0;
end

layer5_biases_lay5jm #(
    .DataWidth( 3 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
biases_layer5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biases_layer5_V_address0),
    .ce0(biases_layer5_V_ce0),
    .q0(biases_layer5_V_q0)
);

layer5_weights_la6jw #(
    .DataWidth( 6 ),
    .AddressRange( 1296 ),
    .AddressWidth( 11 ))
weights_layer5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_layer5_V_address0),
    .ce0(weights_layer5_V_ce0),
    .q0(weights_layer5_V_q0)
);

layer3_subfilter_Ffa #(
    .DataWidth( 12 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
subfilter_layer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(subfilter_layer_V_address0),
    .ce0(subfilter_layer_V_ce0),
    .we0(subfilter_layer_V_we0),
    .d0(subfilter_layer_V_d0),
    .q0(subfilter_layer_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
correlate_img_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(correlate_img_address0),
    .ce0(correlate_img_ce0),
    .we0(correlate_img_we0),
    .d0(grp_CORRELATE_1_fu_1585_correlate_img_V_d0),
    .q0(correlate_img_q0)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_valid_V_address0),
    .ce0(img_channel_valid_V_ce0),
    .we0(img_channel_valid_V_we0),
    .d0(img_channel_valid_V_d0),
    .q0(img_channel_valid_V_q0),
    .address1(img_channel_valid_V_address1),
    .ce1(img_channel_valid_V_ce1),
    .we1(img_channel_valid_V_we1),
    .d1(img_channel_valid_V_d1),
    .q1(img_channel_valid_V_q1)
);

layer3_img_channeIfE #(
    .DataWidth( 12 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_data_V_address0),
    .ce0(img_channel_data_V_ce0),
    .we0(img_channel_data_V_we0),
    .d0(img_channel_data_V_d0),
    .q0(img_channel_data_V_q0),
    .address1(img_channel_data_V_address1),
    .ce1(img_channel_data_V_ce1),
    .we1(img_channel_data_V_we1),
    .d1(img_channel_data_V_d1),
    .q1(img_channel_data_V_q1)
);

layer3_img_channeJfO #(
    .DataWidth( 4 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_keep_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_keep_V_address0),
    .ce0(img_channel_keep_V_ce0),
    .we0(img_channel_keep_V_we0),
    .d0(img_channel_keep_V_d0),
    .q0(img_channel_keep_V_q0),
    .address1(img_channel_keep_V_address1),
    .ce1(img_channel_keep_V_ce1),
    .we1(img_channel_keep_V_we1),
    .d1(img_channel_keep_V_d1),
    .q1(img_channel_keep_V_q1)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_user_V_address0),
    .ce0(img_channel_user_V_ce0),
    .we0(img_channel_user_V_we0),
    .d0(img_channel_user_V_d0),
    .q0(img_channel_user_V_q0),
    .address1(img_channel_user_V_address1),
    .ce1(img_channel_user_V_ce1),
    .we1(img_channel_user_V_we1),
    .d1(img_channel_user_V_d1),
    .q1(img_channel_user_V_q1)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_last_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_last_V_address0),
    .ce0(img_channel_last_V_ce0),
    .we0(img_channel_last_V_we0),
    .d0(img_channel_last_V_d0),
    .q0(img_channel_last_V_q0),
    .address1(img_channel_last_V_address1),
    .ce1(img_channel_last_V_ce1),
    .we1(img_channel_last_V_we1),
    .d1(img_channel_last_V_d1),
    .q1(img_channel_last_V_q1)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_id_V_address0),
    .ce0(img_channel_id_V_ce0),
    .we0(img_channel_id_V_we0),
    .d0(img_channel_id_V_d0),
    .q0(img_channel_id_V_q0),
    .address1(img_channel_id_V_address1),
    .ce1(img_channel_id_V_ce1),
    .we1(img_channel_id_V_we1),
    .d1(img_channel_id_V_d1),
    .q1(img_channel_id_V_q1)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_dest_V_address0),
    .ce0(img_channel_dest_V_ce0),
    .we0(img_channel_dest_V_we0),
    .d0(img_channel_dest_V_d0),
    .q0(img_channel_dest_V_q0),
    .address1(img_channel_dest_V_address1),
    .ce1(img_channel_dest_V_ce1),
    .we1(img_channel_dest_V_we1),
    .d1(img_channel_dest_V_d1),
    .q1(img_channel_dest_V_q1)
);

layer2_channel_fryd2 #(
    .DataWidth( 12 ),
    .AddressRange( 5508 ),
    .AddressWidth( 13 ))
channel_from_prev_ou_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(channel_from_prev_ou_address0),
    .ce0(channel_from_prev_ou_ce0),
    .we0(channel_from_prev_ou_we0),
    .d0(img_channel_data_V_q0),
    .q0(channel_from_prev_ou_q0)
);

layer2_out_layer_zec #(
    .DataWidth( 1 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
out_layer_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_valid_V_address0),
    .ce0(out_layer_valid_V_ce0),
    .q0(out_layer_valid_V_q0)
);

layer2_out_layer_Aem #(
    .DataWidth( 12 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
out_layer_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_address0),
    .ce0(out_layer_data_V_ce0),
    .we0(out_layer_data_V_we0),
    .d0(out_layer_data_V_d0),
    .q0(out_layer_data_V_q0)
);

CORRELATE_1 grp_CORRELATE_1_fu_1585(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CORRELATE_1_fu_1585_ap_start),
    .ap_done(grp_CORRELATE_1_fu_1585_ap_done),
    .ap_idle(grp_CORRELATE_1_fu_1585_ap_idle),
    .ap_ready(grp_CORRELATE_1_fu_1585_ap_ready),
    .prev_output_channel_V_address0(grp_CORRELATE_1_fu_1585_prev_output_channel_V_address0),
    .prev_output_channel_V_ce0(grp_CORRELATE_1_fu_1585_prev_output_channel_V_ce0),
    .prev_output_channel_V_q0(channel_from_prev_ou_q0),
    .filter_V_address0(grp_CORRELATE_1_fu_1585_filter_V_address0),
    .filter_V_ce0(grp_CORRELATE_1_fu_1585_filter_V_ce0),
    .filter_V_q0(subfilter_layer_V_q0),
    .correlate_img_V_address0(grp_CORRELATE_1_fu_1585_correlate_img_V_address0),
    .correlate_img_V_ce0(grp_CORRELATE_1_fu_1585_correlate_img_V_ce0),
    .correlate_img_V_we0(grp_CORRELATE_1_fu_1585_correlate_img_V_we0),
    .correlate_img_V_d0(grp_CORRELATE_1_fu_1585_correlate_img_V_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln684_fu_1650_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CORRELATE_1_fu_1585_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln772_fu_2587_p2 == 1'd1))) begin
            grp_CORRELATE_1_fu_1585_ap_start_reg <= 1'b1;
        end else if ((grp_CORRELATE_1_fu_1585_ap_ready == 1'b1)) begin
            grp_CORRELATE_1_fu_1585_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln692_fu_1782_p2 == 1'd1) & (grp_fu_1602_p2 == 1'd0))) begin
        current_filter_0_reg_1507 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln785_fu_2775_p2 == 1'd1))) begin
        current_filter_0_reg_1507 <= current_filter_reg_3484;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln780_fu_2729_p2 == 1'd1))) begin
        current_input_channe_10_reg_1518 <= current_input_channe_7_reg_3508;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln764_fu_2455_p2 == 1'd0) & (icmp_ln762_reg_2989 == 1'd0))) begin
        current_input_channe_10_reg_1518 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln687_fu_1662_p2 == 1'd1))) begin
        current_input_channe_reg_1429 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln755_fu_2404_p2 == 1'd1) | (icmp_ln726_reg_2949 == 1'd0)))) begin
        current_input_channe_reg_1429 <= current_input_channe_6_reg_2978;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln699_fu_2037_p2 == 1'd1))) begin
        filter_line_0_reg_1441 <= filter_line_reg_2996;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln695_reg_2941 == 1'd1) & (icmp_ln692_fu_1782_p2 == 1'd0))) begin
        filter_line_0_reg_1441 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln684_fu_1650_p2 == 1'd0))) begin
        i_0_reg_1407 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln688_fu_1756_p2 == 1'd1))) begin
        i_0_reg_1407 <= i_reg_2931;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln707_reg_2945 == 1'd1) & (icmp_ln695_reg_2941 == 1'd0)) | ((icmp_ln697_fu_1798_p2 == 1'd1) & (icmp_ln707_reg_2945 == 1'd1))))) begin
        index_input_element1_reg_1463 <= 7'd1;
    end else if ((~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        index_input_element1_reg_1463 <= index_input_element_16_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((icmp_ln726_reg_2949 == 1'd1) & (1'd0 == and_ln745_reg_2953)) | ((icmp_ln747_fu_2307_p2 == 1'd1) & (icmp_ln726_reg_2949 == 1'd1))))) begin
        index_input_element2_10_reg_1496 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        index_input_element2_10_reg_1496 <= index_input_element_21_reg_3436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln772_fu_2587_p2 == 1'd0))) begin
        index_input_element2_11_reg_1552 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        index_input_element2_11_reg_1552 <= index_input_element_18_reg_3567;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        index_input_element2_12_reg_1563 <= index_input_element_17_reg_3585;
    end else if (((grp_CORRELATE_1_fu_1585_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        index_input_element2_12_reg_1563 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        index_input_element2_13_reg_1574 <= 7'd0;
    end else if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        index_input_element2_13_reg_1574 <= index_input_element_15_reg_3613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln745_reg_2953))) begin
        index_input_element2_9_reg_1485 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        index_input_element2_9_reg_1485 <= index_input_element_20_reg_3378;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (or_ln726_reg_2963 == 1'd0))) begin
        index_input_element2_reg_1474 <= 7'd1;
    end else if ((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        index_input_element2_reg_1474 <= index_input_element_19_fu_2244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln695_reg_2941 == 1'd1) & (icmp_ln697_fu_1798_p2 == 1'd0))) begin
        index_input_element_s_reg_1452 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        index_input_element_s_reg_1452 <= index_input_element_reg_3159;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln768_fu_2521_p2 == 1'd1))) begin
        input_line_0_reg_1541 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln774_fu_2690_p2 == 1'd1))) begin
        input_line_0_reg_1541 <= input_line_reg_3549;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln687_fu_1662_p2 == 1'd0))) begin
        j_0_reg_1418 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln688_fu_1756_p2 == 1'd0))) begin
        j_0_reg_1418 <= j_fu_1762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_idx_0_reg_1395 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln764_fu_2455_p2 == 1'd1) | (icmp_ln762_reg_2989 == 1'd1)))) begin
        row_idx_0_reg_1395 <= row_idx_reg_2923;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln766_fu_2487_p2 == 1'd0))) begin
        subfilter_element_0_reg_1529 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        subfilter_element_0_reg_1529 <= subfilter_element_reg_3531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln766_fu_2487_p2 == 1'd0))) begin
        add_ln203_24_reg_3518 <= add_ln203_24_fu_2515_p2;
        zext_ln203_41_reg_3513[3 : 0] <= zext_ln203_41_fu_2499_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln768_fu_2521_p2 == 1'd0))) begin
        add_ln203_26_reg_3536 <= add_ln203_26_fu_2568_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln772_fu_2587_p2 == 1'd0))) begin
        add_ln203_28_reg_3554[12 : 1] <= add_ln203_28_fu_2666_p2[12 : 1];
        add_ln203_29_reg_3559[8 : 2] <= add_ln203_29_fu_2684_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln774_fu_2690_p2 == 1'd0))) begin
        add_ln203_31_reg_3577 <= add_ln203_31_fu_2720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln203_reg_3635 <= add_ln203_fu_2811_p2;
        aux_sum_V_reg_3629 <= aux_sum_V_fu_2806_p2;
        tmp_46_reg_3640 <= aux_sum_V_fu_2806_p2[32'd11];
        tmp_valid_V_reg_3670 <= out_layer_valid_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln695_reg_2941 == 1'd1) & (icmp_ln697_fu_1798_p2 == 1'd0))) begin
        add_ln321_56_reg_3001[12 : 1] <= add_ln321_56_fu_1873_p2[12 : 1];
        add_ln321_58_reg_3006[12 : 1] <= add_ln321_58_fu_1942_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln707_reg_2945 == 1'd1) & (icmp_ln695_reg_2941 == 1'd0)) | ((icmp_ln697_fu_1798_p2 == 1'd1) & (icmp_ln707_reg_2945 == 1'd1))))) begin
        add_ln321_60_reg_3011[12 : 1] <= add_ln321_60_fu_1969_p2[12 : 1];
        img_channel_data_V_a_34_reg_3036[11 : 1] <= zext_ln321_92_fu_1992_p1[11 : 1];
        img_channel_data_V_a_35_reg_3041[11 : 1] <= zext_ln321_91_fu_1975_p1[11 : 1];
        img_channel_data_V_a_36_reg_3046[11 : 1] <= zext_ln321_93_fu_2009_p1[11 : 1];
        img_channel_data_V_a_37_reg_3051[11 : 1] <= zext_ln321_94_fu_2026_p1[11 : 1];
        img_channel_dest_V_a_35_reg_3136[11 : 1] <= zext_ln321_92_fu_1992_p1[11 : 1];
        img_channel_dest_V_a_36_reg_3141[11 : 1] <= zext_ln321_91_fu_1975_p1[11 : 1];
        img_channel_dest_V_a_37_reg_3146[11 : 1] <= zext_ln321_93_fu_2009_p1[11 : 1];
        img_channel_dest_V_a_38_reg_3151[11 : 1] <= zext_ln321_94_fu_2026_p1[11 : 1];
        img_channel_id_V_add_35_reg_3116[11 : 1] <= zext_ln321_92_fu_1992_p1[11 : 1];
        img_channel_id_V_add_36_reg_3121[11 : 1] <= zext_ln321_91_fu_1975_p1[11 : 1];
        img_channel_id_V_add_37_reg_3126[11 : 1] <= zext_ln321_93_fu_2009_p1[11 : 1];
        img_channel_id_V_add_38_reg_3131[11 : 1] <= zext_ln321_94_fu_2026_p1[11 : 1];
        img_channel_keep_V_a_35_reg_3056[11 : 1] <= zext_ln321_92_fu_1992_p1[11 : 1];
        img_channel_keep_V_a_36_reg_3061[11 : 1] <= zext_ln321_91_fu_1975_p1[11 : 1];
        img_channel_keep_V_a_37_reg_3066[11 : 1] <= zext_ln321_93_fu_2009_p1[11 : 1];
        img_channel_keep_V_a_38_reg_3071[11 : 1] <= zext_ln321_94_fu_2026_p1[11 : 1];
        img_channel_last_V_a_35_reg_3096[11 : 1] <= zext_ln321_92_fu_1992_p1[11 : 1];
        img_channel_last_V_a_36_reg_3101[11 : 1] <= zext_ln321_91_fu_1975_p1[11 : 1];
        img_channel_last_V_a_37_reg_3106[11 : 1] <= zext_ln321_93_fu_2009_p1[11 : 1];
        img_channel_last_V_a_38_reg_3111[11 : 1] <= zext_ln321_94_fu_2026_p1[11 : 1];
        img_channel_user_V_a_33_reg_3076[11 : 1] <= zext_ln321_92_fu_1992_p1[11 : 1];
        img_channel_user_V_a_34_reg_3081[11 : 1] <= zext_ln321_91_fu_1975_p1[11 : 1];
        img_channel_user_V_a_35_reg_3086[11 : 1] <= zext_ln321_93_fu_2009_p1[11 : 1];
        img_channel_user_V_a_36_reg_3091[11 : 1] <= zext_ln321_94_fu_2026_p1[11 : 1];
        img_channel_valid_V_47_reg_3016[11 : 1] <= zext_ln321_92_fu_1992_p1[11 : 1];
        img_channel_valid_V_48_reg_3021[11 : 1] <= zext_ln321_91_fu_1975_p1[11 : 1];
        img_channel_valid_V_49_reg_3026[11 : 1] <= zext_ln321_93_fu_2009_p1[11 : 1];
        img_channel_valid_V_50_reg_3031[11 : 1] <= zext_ln321_94_fu_2026_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln699_fu_2037_p2 == 1'd0))) begin
        add_ln321_64_reg_3169 <= add_ln321_64_fu_2069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (or_ln726_reg_2963 == 1'd0))) begin
        add_ln321_68_reg_3212[11 : 1] <= add_ln321_68_fu_2150_p2[11 : 1];
        img_channel_data_V_a_39_reg_3237[11 : 1] <= zext_ln321_106_fu_2173_p1[11 : 1];
        img_channel_data_V_a_40_reg_3242[11 : 1] <= zext_ln321_105_fu_2156_p1[11 : 1];
        img_channel_data_V_a_41_reg_3247[11 : 1] <= zext_ln321_107_fu_2190_p1[11 : 1];
        img_channel_data_V_a_42_reg_3252[11 : 1] <= zext_ln321_108_fu_2207_p1[11 : 1];
        img_channel_dest_V_a_40_reg_3337[11 : 1] <= zext_ln321_106_fu_2173_p1[11 : 1];
        img_channel_dest_V_a_41_reg_3342[11 : 1] <= zext_ln321_105_fu_2156_p1[11 : 1];
        img_channel_dest_V_a_42_reg_3347[11 : 1] <= zext_ln321_107_fu_2190_p1[11 : 1];
        img_channel_dest_V_a_43_reg_3352[11 : 1] <= zext_ln321_108_fu_2207_p1[11 : 1];
        img_channel_id_V_add_40_reg_3317[11 : 1] <= zext_ln321_106_fu_2173_p1[11 : 1];
        img_channel_id_V_add_41_reg_3322[11 : 1] <= zext_ln321_105_fu_2156_p1[11 : 1];
        img_channel_id_V_add_42_reg_3327[11 : 1] <= zext_ln321_107_fu_2190_p1[11 : 1];
        img_channel_id_V_add_43_reg_3332[11 : 1] <= zext_ln321_108_fu_2207_p1[11 : 1];
        img_channel_keep_V_a_40_reg_3257[11 : 1] <= zext_ln321_106_fu_2173_p1[11 : 1];
        img_channel_keep_V_a_41_reg_3262[11 : 1] <= zext_ln321_105_fu_2156_p1[11 : 1];
        img_channel_keep_V_a_42_reg_3267[11 : 1] <= zext_ln321_107_fu_2190_p1[11 : 1];
        img_channel_keep_V_a_43_reg_3272[11 : 1] <= zext_ln321_108_fu_2207_p1[11 : 1];
        img_channel_last_V_a_40_reg_3297[11 : 1] <= zext_ln321_106_fu_2173_p1[11 : 1];
        img_channel_last_V_a_41_reg_3302[11 : 1] <= zext_ln321_105_fu_2156_p1[11 : 1];
        img_channel_last_V_a_42_reg_3307[11 : 1] <= zext_ln321_107_fu_2190_p1[11 : 1];
        img_channel_last_V_a_43_reg_3312[11 : 1] <= zext_ln321_108_fu_2207_p1[11 : 1];
        img_channel_user_V_a_38_reg_3277[11 : 1] <= zext_ln321_106_fu_2173_p1[11 : 1];
        img_channel_user_V_a_39_reg_3282[11 : 1] <= zext_ln321_105_fu_2156_p1[11 : 1];
        img_channel_user_V_a_40_reg_3287[11 : 1] <= zext_ln321_107_fu_2190_p1[11 : 1];
        img_channel_user_V_a_41_reg_3292[11 : 1] <= zext_ln321_108_fu_2207_p1[11 : 1];
        img_channel_valid_V_54_reg_3217[11 : 1] <= zext_ln321_106_fu_2173_p1[11 : 1];
        img_channel_valid_V_55_reg_3222[11 : 1] <= zext_ln321_105_fu_2156_p1[11 : 1];
        img_channel_valid_V_56_reg_3227[11 : 1] <= zext_ln321_107_fu_2190_p1[11 : 1];
        img_channel_valid_V_57_reg_3232[11 : 1] <= zext_ln321_108_fu_2207_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln745_reg_2953))) begin
        add_ln321_73_reg_3365[10 : 1] <= add_ln321_73_fu_2278_p2[10 : 1];
        add_ln321_75_reg_3370[12 : 1] <= add_ln321_75_fu_2301_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == and_ln745_reg_2953) & (icmp_ln747_fu_2307_p2 == 1'd0))) begin
        add_ln321_77_reg_3388 <= add_ln321_77_fu_2343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((icmp_ln726_reg_2949 == 1'd1) & (1'd0 == and_ln745_reg_2953)) | ((icmp_ln747_fu_2307_p2 == 1'd1) & (icmp_ln726_reg_2949 == 1'd1))))) begin
        add_ln321_79_reg_3423[10 : 1] <= add_ln321_79_fu_2382_p2[10 : 1];
        add_ln321_80_reg_3428[11 : 1] <= add_ln321_80_fu_2388_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln726_reg_2949 == 1'd1) & (icmp_ln755_fu_2404_p2 == 1'd0))) begin
        add_ln321_82_reg_3446 <= add_ln321_82_fu_2440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln687_fu_1662_p2 == 1'd1))) begin
        and_ln745_reg_2953 <= and_ln745_fu_1710_p2;
        icmp_ln695_reg_2941 <= icmp_ln695_fu_1686_p2;
        icmp_ln707_reg_2945 <= icmp_ln707_fu_1692_p2;
        icmp_ln726_reg_2949 <= icmp_ln726_fu_1698_p2;
        or_ln726_reg_2963 <= or_ln726_fu_1750_p2;
        sext_ln321_reg_2957[12 : 2] <= sext_ln321_fu_1746_p1[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln762_reg_2989 == 1'd0))) begin
        current_filter_reg_3484 <= current_filter_fu_2461_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        current_input_channe_6_reg_2978 <= current_input_channe_6_fu_1788_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        current_input_channe_7_reg_3508 <= current_input_channe_7_fu_2493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln695_reg_2941 == 1'd1))) begin
        filter_line_reg_2996 <= filter_line_fu_1804_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_2931 <= i_fu_1668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln692_fu_1782_p2 == 1'd1))) begin
        icmp_ln762_reg_2989 <= grp_fu_1602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        index_input_element_15_reg_3613 <= index_input_element_15_fu_2781_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        index_input_element_17_reg_3585 <= index_input_element_17_fu_2735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        index_input_element_18_reg_3567 <= index_input_element_18_fu_2696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == and_ln745_reg_2953))) begin
        index_input_element_20_reg_3378 <= index_input_element_20_fu_2313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln726_reg_2949 == 1'd1))) begin
        index_input_element_21_reg_3436 <= index_input_element_21_fu_2410_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        index_input_element_reg_3159 <= index_input_element_fu_2043_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        input_line_reg_3549 <= input_line_fu_2593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln780_fu_2729_p2 == 1'd0))) begin
        out_layer_data_V_add_3_reg_3590 <= zext_ln1265_5_fu_2755_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln785_fu_2775_p2 == 1'd0))) begin
        out_layer_data_V_add_4_reg_3624 <= zext_ln162_3_fu_2796_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_idx_reg_2923 <= row_idx_fu_1656_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sext_ln1265_reg_3600 <= sext_ln1265_fu_2767_p1;
        sext_ln703_reg_3605 <= sext_ln703_fu_2771_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        subfilter_element_reg_3531 <= subfilter_element_fu_2527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln764_fu_2455_p2 == 1'd0) & (icmp_ln762_reg_2989 == 1'd0))) begin
        zext_ln162_reg_3494[3 : 0] <= zext_ln162_fu_2471_p1[3 : 0];
        zext_ln766_reg_3499[9 : 6] <= zext_ln766_fu_2483_p1[9 : 6];
        zext_ln770_reg_3489[3 : 0] <= zext_ln770_fu_2467_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln687_fu_1662_p2 == 1'd0))) begin
        zext_ln688_reg_2936[9 : 6] <= zext_ln688_fu_1682_p1[9 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln695_reg_2941 == 1'd1) & (icmp_ln692_fu_1782_p2 == 1'd0))) begin
        zext_ln697_reg_2983[3 : 0] <= zext_ln697_fu_1794_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln684_fu_1650_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        biases_layer5_V_ce0 = 1'b1;
    end else begin
        biases_layer5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        channel_from_prev_ou_address0 = zext_ln203_53_fu_2725_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        channel_from_prev_ou_address0 = grp_CORRELATE_1_fu_1585_prev_output_channel_V_address0;
    end else begin
        channel_from_prev_ou_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        channel_from_prev_ou_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        channel_from_prev_ou_ce0 = grp_CORRELATE_1_fu_1585_prev_output_channel_V_ce0;
    end else begin
        channel_from_prev_ou_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        channel_from_prev_ou_we0 = 1'b1;
    end else begin
        channel_from_prev_ou_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_data_V_blk_n = corr4_out_V_data_V_empty_n;
    end else begin
        corr4_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_data_V_read = 1'b1;
    end else begin
        corr4_out_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_dest_V_blk_n = corr4_out_V_dest_V_empty_n;
    end else begin
        corr4_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_dest_V_read = 1'b1;
    end else begin
        corr4_out_V_dest_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_id_V_blk_n = corr4_out_V_id_V_empty_n;
    end else begin
        corr4_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_id_V_read = 1'b1;
    end else begin
        corr4_out_V_id_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_keep_V_blk_n = corr4_out_V_keep_V_empty_n;
    end else begin
        corr4_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_keep_V_read = 1'b1;
    end else begin
        corr4_out_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_last_V_blk_n = corr4_out_V_last_V_empty_n;
    end else begin
        corr4_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_last_V_read = 1'b1;
    end else begin
        corr4_out_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_user_V_blk_n = corr4_out_V_user_V_empty_n;
    end else begin
        corr4_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_user_V_read = 1'b1;
    end else begin
        corr4_out_V_user_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_valid_V_blk_n = corr4_out_V_valid_V_empty_n;
    end else begin
        corr4_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        corr4_out_V_valid_V_read = 1'b1;
    end else begin
        corr4_out_V_valid_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_data_V_blk_n = corr5_out_V_data_V_full_n;
    end else begin
        corr5_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_data_V_write = 1'b1;
    end else begin
        corr5_out_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_dest_V_blk_n = corr5_out_V_dest_V_full_n;
    end else begin
        corr5_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_dest_V_write = 1'b1;
    end else begin
        corr5_out_V_dest_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_id_V_blk_n = corr5_out_V_id_V_full_n;
    end else begin
        corr5_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_id_V_write = 1'b1;
    end else begin
        corr5_out_V_id_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_keep_V_blk_n = corr5_out_V_keep_V_full_n;
    end else begin
        corr5_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_keep_V_write = 1'b1;
    end else begin
        corr5_out_V_keep_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_last_V_blk_n = corr5_out_V_last_V_full_n;
    end else begin
        corr5_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_last_V_write = 1'b1;
    end else begin
        corr5_out_V_last_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_user_V_blk_n = corr5_out_V_user_V_full_n;
    end else begin
        corr5_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_user_V_write = 1'b1;
    end else begin
        corr5_out_V_user_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_valid_V_blk_n = corr5_out_V_valid_V_full_n;
    end else begin
        corr5_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_valid_V_write = 1'b1;
    end else begin
        corr5_out_V_valid_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        correlate_img_address0 = zext_ln782_fu_2741_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        correlate_img_address0 = grp_CORRELATE_1_fu_1585_correlate_img_V_address0;
    end else begin
        correlate_img_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        correlate_img_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        correlate_img_ce0 = grp_CORRELATE_1_fu_1585_correlate_img_V_ce0;
    end else begin
        correlate_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        correlate_img_we0 = grp_CORRELATE_1_fu_1585_correlate_img_V_we0;
    end else begin
        correlate_img_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_data_V_address0 = zext_ln203_52_fu_2715_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_data_V_address0 = zext_ln321_123_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_42_reg_3252;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_41_reg_3247;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_37_reg_3051;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1))) begin
        img_channel_data_V_address0 = img_channel_data_V_a_34_reg_3036;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_data_V_address0 = zext_ln321_101_fu_2099_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_data_V_address0 = zext_ln321_97_fu_2074_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_data_V_address0 = zext_ln321_96_fu_2058_p1;
    end else begin
        img_channel_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_data_V_address1 = zext_ln321_124_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_data_V_address1 = zext_ln321_117_fu_2394_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_data_V_address1 = zext_ln321_116_fu_2332_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_40_reg_3242;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1))) begin
        img_channel_data_V_address1 = img_channel_data_V_a_39_reg_3237;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_data_V_address1 = zext_ln321_110_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_35_reg_3041;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_36_reg_3046;
    end else begin
        img_channel_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_data_V_ce0 = 1'b1;
    end else begin
        img_channel_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_data_V_ce1 = 1'b1;
    end else begin
        img_channel_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_d0 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_data_V_d0 = corr4_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_data_V_d0 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_data_V_d1 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_data_V_d1 = corr4_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_data_V_d1 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_data_V_we0 = 1'b1;
    end else begin
        img_channel_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)))) begin
        img_channel_data_V_we1 = 1'b1;
    end else begin
        img_channel_data_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_dest_V_address0 = zext_ln321_99_fu_2837_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_dest_V_address0 = zext_ln321_123_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_43_reg_3352;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_42_reg_3347;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_38_reg_3151;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1))) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_35_reg_3136;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_dest_V_address0 = zext_ln321_101_fu_2099_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_dest_V_address0 = zext_ln321_97_fu_2074_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_dest_V_address0 = zext_ln321_96_fu_2058_p1;
    end else begin
        img_channel_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_dest_V_address1 = zext_ln321_124_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_dest_V_address1 = zext_ln321_117_fu_2394_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_dest_V_address1 = zext_ln321_116_fu_2332_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_41_reg_3342;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1))) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_40_reg_3337;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_dest_V_address1 = zext_ln321_110_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_36_reg_3141;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_37_reg_3146;
    end else begin
        img_channel_dest_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_dest_V_ce0 = 1'b1;
    end else begin
        img_channel_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_dest_V_ce1 = 1'b1;
    end else begin
        img_channel_dest_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_dest_V_d0 = corr4_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_dest_V_d1 = corr4_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_dest_V_we0 = 1'b1;
    end else begin
        img_channel_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)))) begin
        img_channel_dest_V_we1 = 1'b1;
    end else begin
        img_channel_dest_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_id_V_address0 = zext_ln321_99_fu_2837_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_id_V_address0 = zext_ln321_123_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_43_reg_3332;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_42_reg_3327;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_38_reg_3131;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1))) begin
        img_channel_id_V_address0 = img_channel_id_V_add_35_reg_3116;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_id_V_address0 = zext_ln321_101_fu_2099_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_id_V_address0 = zext_ln321_97_fu_2074_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_id_V_address0 = zext_ln321_96_fu_2058_p1;
    end else begin
        img_channel_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_id_V_address1 = zext_ln321_124_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_id_V_address1 = zext_ln321_117_fu_2394_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_id_V_address1 = zext_ln321_116_fu_2332_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_41_reg_3322;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1))) begin
        img_channel_id_V_address1 = img_channel_id_V_add_40_reg_3317;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_id_V_address1 = zext_ln321_110_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_36_reg_3121;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_37_reg_3126;
    end else begin
        img_channel_id_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_id_V_ce0 = 1'b1;
    end else begin
        img_channel_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_id_V_ce1 = 1'b1;
    end else begin
        img_channel_id_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_d0 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_id_V_d0 = corr4_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_id_V_d0 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_id_V_d1 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_id_V_d1 = corr4_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_id_V_d1 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_id_V_we0 = 1'b1;
    end else begin
        img_channel_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)))) begin
        img_channel_id_V_we1 = 1'b1;
    end else begin
        img_channel_id_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_keep_V_address0 = zext_ln321_99_fu_2837_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_keep_V_address0 = zext_ln321_123_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_43_reg_3272;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_42_reg_3267;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_38_reg_3071;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1))) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_35_reg_3056;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_keep_V_address0 = zext_ln321_101_fu_2099_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_keep_V_address0 = zext_ln321_97_fu_2074_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_keep_V_address0 = zext_ln321_96_fu_2058_p1;
    end else begin
        img_channel_keep_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_keep_V_address1 = zext_ln321_124_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_keep_V_address1 = zext_ln321_117_fu_2394_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_keep_V_address1 = zext_ln321_116_fu_2332_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_41_reg_3262;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1))) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_40_reg_3257;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_keep_V_address1 = zext_ln321_110_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_36_reg_3061;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_37_reg_3066;
    end else begin
        img_channel_keep_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_keep_V_ce0 = 1'b1;
    end else begin
        img_channel_keep_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_keep_V_ce1 = 1'b1;
    end else begin
        img_channel_keep_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_keep_V_d0 = corr4_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_keep_V_d1 = corr4_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_keep_V_we0 = 1'b1;
    end else begin
        img_channel_keep_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)))) begin
        img_channel_keep_V_we1 = 1'b1;
    end else begin
        img_channel_keep_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_last_V_address0 = zext_ln321_99_fu_2837_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_last_V_address0 = zext_ln321_123_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_43_reg_3312;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_42_reg_3307;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_38_reg_3111;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1))) begin
        img_channel_last_V_address0 = img_channel_last_V_a_35_reg_3096;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_last_V_address0 = zext_ln321_101_fu_2099_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_last_V_address0 = zext_ln321_97_fu_2074_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_last_V_address0 = zext_ln321_96_fu_2058_p1;
    end else begin
        img_channel_last_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_last_V_address1 = zext_ln321_124_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_last_V_address1 = zext_ln321_117_fu_2394_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_last_V_address1 = zext_ln321_116_fu_2332_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_41_reg_3302;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1))) begin
        img_channel_last_V_address1 = img_channel_last_V_a_40_reg_3297;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_last_V_address1 = zext_ln321_110_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_36_reg_3101;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_37_reg_3106;
    end else begin
        img_channel_last_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_last_V_ce0 = 1'b1;
    end else begin
        img_channel_last_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_last_V_ce1 = 1'b1;
    end else begin
        img_channel_last_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_d0 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_last_V_d0 = corr4_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_last_V_d0 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_last_V_d1 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_last_V_d1 = corr4_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_last_V_d1 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_last_V_we0 = 1'b1;
    end else begin
        img_channel_last_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)))) begin
        img_channel_last_V_we1 = 1'b1;
    end else begin
        img_channel_last_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_user_V_address0 = zext_ln321_99_fu_2837_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_user_V_address0 = zext_ln321_123_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_41_reg_3292;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_40_reg_3287;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_36_reg_3091;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1))) begin
        img_channel_user_V_address0 = img_channel_user_V_a_33_reg_3076;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_user_V_address0 = zext_ln321_101_fu_2099_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_user_V_address0 = zext_ln321_97_fu_2074_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_user_V_address0 = zext_ln321_96_fu_2058_p1;
    end else begin
        img_channel_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_user_V_address1 = zext_ln321_124_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_user_V_address1 = zext_ln321_117_fu_2394_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_user_V_address1 = zext_ln321_116_fu_2332_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_39_reg_3282;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1))) begin
        img_channel_user_V_address1 = img_channel_user_V_a_38_reg_3277;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_user_V_address1 = zext_ln321_110_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_34_reg_3081;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_35_reg_3086;
    end else begin
        img_channel_user_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_user_V_ce0 = 1'b1;
    end else begin
        img_channel_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_user_V_ce1 = 1'b1;
    end else begin
        img_channel_user_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_d0 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_user_V_d0 = corr4_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_user_V_d0 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_user_V_d1 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_user_V_d1 = corr4_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_user_V_d1 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_user_V_we0 = 1'b1;
    end else begin
        img_channel_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)))) begin
        img_channel_user_V_we1 = 1'b1;
    end else begin
        img_channel_user_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_valid_V_address0 = zext_ln321_123_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_57_reg_3232;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_56_reg_3227;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_50_reg_3031;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1))) begin
        img_channel_valid_V_address0 = img_channel_valid_V_47_reg_3016;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_valid_V_address0 = zext_ln321_101_fu_2099_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_valid_V_address0 = zext_ln321_97_fu_2074_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_valid_V_address0 = zext_ln321_96_fu_2058_p1;
    end else begin
        img_channel_valid_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_valid_V_address1 = zext_ln321_124_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_valid_V_address1 = zext_ln321_117_fu_2394_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_valid_V_address1 = zext_ln321_116_fu_2332_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_55_reg_3222;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1))) begin
        img_channel_valid_V_address1 = img_channel_valid_V_54_reg_3217;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_valid_V_address1 = zext_ln321_110_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_48_reg_3021;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_49_reg_3026;
    end else begin
        img_channel_valid_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_valid_V_ce0 = 1'b1;
    end else begin
        img_channel_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_valid_V_ce1 = 1'b1;
    end else begin
        img_channel_valid_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
        img_channel_valid_V_d0 = corr4_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
        img_channel_valid_V_d1 = corr4_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0)))) begin
        img_channel_valid_V_we0 = 1'b1;
    end else begin
        img_channel_valid_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln726_reg_2963 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln707_reg_2945 == 1'd1)) | (~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0)))) begin
        img_channel_valid_V_we1 = 1'b1;
    end else begin
        img_channel_valid_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln684_fu_1650_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        out_layer_data_V_address0 = out_layer_data_V_add_4_reg_3624;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out_layer_data_V_address0 = zext_ln162_3_fu_2796_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_layer_data_V_address0 = out_layer_data_V_add_3_reg_3590;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out_layer_data_V_address0 = zext_ln1265_5_fu_2755_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_layer_data_V_address0 = zext_ln203_40_fu_1777_p1;
    end else begin
        out_layer_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state4) | ((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31)))) begin
        out_layer_data_V_ce0 = 1'b1;
    end else begin
        out_layer_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        out_layer_data_V_d0 = {{ret_V_fu_2902_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_layer_data_V_d0 = add_ln703_fu_2760_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_layer_data_V_d0 = 12'd0;
    end else begin
        out_layer_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln688_fu_1756_p2 == 1'd0)) | ((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31)))) begin
        out_layer_data_V_we0 = 1'b1;
    end else begin
        out_layer_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        out_layer_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        subfilter_layer_V_address0 = zext_ln770_1_fu_2577_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        subfilter_layer_V_address0 = grp_CORRELATE_1_fu_1585_filter_V_address0;
    end else begin
        subfilter_layer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        subfilter_layer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        subfilter_layer_V_ce0 = grp_CORRELATE_1_fu_1585_filter_V_ce0;
    end else begin
        subfilter_layer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        subfilter_layer_V_we0 = 1'b1;
    end else begin
        subfilter_layer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        weights_layer5_V_ce0 = 1'b1;
    end else begin
        weights_layer5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln684_fu_1650_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln687_fu_1662_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln688_fu_1756_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln692_fu_1782_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln707_reg_2945 == 1'd1) & (icmp_ln695_reg_2941 == 1'd0)) | ((icmp_ln697_fu_1798_p2 == 1'd1) & (icmp_ln707_reg_2945 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln707_reg_2945 == 1'd0) & (icmp_ln695_reg_2941 == 1'd0)) | ((icmp_ln697_fu_1798_p2 == 1'd1) & (icmp_ln707_reg_2945 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln699_fu_2037_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if ((~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln710_fu_2084_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (or_ln726_reg_2963 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln729_fu_2218_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & ((icmp_ln747_fu_2307_p2 == 1'd1) | (1'd0 == and_ln745_reg_2953)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln755_fu_2404_p2 == 1'd1) | (icmp_ln726_reg_2949 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln764_fu_2455_p2 == 1'd1) | (icmp_ln762_reg_2989 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln766_fu_2487_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln768_fu_2521_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln772_fu_2587_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln774_fu_2690_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_CORRELATE_1_fu_1585_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln780_fu_2729_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln785_fu_2775_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((io_acc_block_signal_op707 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1265_fu_2750_p2 = (zext_ln766_reg_3499 + zext_ln1265_fu_2746_p1);

assign add_ln162_fu_2791_p2 = (zext_ln162_2_fu_2787_p1 + zext_ln766_reg_3499);

assign add_ln203_23_fu_1772_p2 = (zext_ln688_reg_2936 + zext_ln203_fu_1768_p1);

assign add_ln203_24_fu_2515_p2 = (zext_ln203_41_fu_2499_p1 + zext_ln203_42_fu_2511_p1);

assign add_ln203_25_fu_2537_p2 = (zext_ln203_43_fu_2533_p1 + add_ln203_24_reg_3518);

assign add_ln203_26_fu_2568_p2 = (zext_ln162_reg_3494 + sub_ln203_fu_2562_p2);

assign add_ln203_27_fu_2637_p2 = ($signed(sext_ln203_6_fu_2633_p1) + $signed(zext_ln203_41_reg_3513));

assign add_ln203_28_fu_2666_p2 = ($signed(sext_ln203_7_fu_2662_p1) + $signed(p_shl28_cast_fu_2646_p3));

assign add_ln203_29_fu_2684_p2 = (zext_ln203_47_fu_2619_p1 + zext_ln203_49_fu_2680_p1);

assign add_ln203_30_fu_2710_p2 = (add_ln203_28_reg_3554 + zext_ln203_51_fu_2706_p1);

assign add_ln203_31_fu_2720_p2 = (add_ln203_29_reg_3559 + zext_ln203_50_fu_2702_p1);

assign add_ln203_fu_2811_p2 = ($signed(trunc_ln703_fu_2802_p1) + $signed(sext_ln703_reg_3605));

assign add_ln321_56_fu_1873_p2 = ($signed(sext_ln321_12_fu_1869_p1) + $signed(p_shl_cast_fu_1853_p3));

assign add_ln321_57_fu_1913_p2 = ($signed(sext_ln321_13_fu_1909_p1) + $signed(zext_ln697_reg_2983));

assign add_ln321_58_fu_1942_p2 = ($signed(sext_ln321_14_fu_1938_p1) + $signed(p_shl22_cast_fu_1922_p3));

assign add_ln321_59_fu_1952_p2 = ($signed(zext_ln321_90_fu_1948_p1) + $signed(sext_ln321_reg_2957));

assign add_ln321_60_fu_1969_p2 = (shl_ln321_fu_1957_p2 + shl_ln321_4_fu_1963_p2);

assign add_ln321_61_fu_2003_p2 = (13'd64 + add_ln321_60_fu_1969_p2);

assign add_ln321_62_fu_2020_p2 = (13'd65 + add_ln321_60_fu_1969_p2);

assign add_ln321_63_fu_2053_p2 = (add_ln321_58_reg_3006 + zext_ln321_95_fu_2049_p1);

assign add_ln321_64_fu_2069_p2 = (add_ln321_56_reg_3001 + zext_ln321_95_fu_2049_p1);

assign add_ln321_65_fu_2827_p2 = ($signed(9'd280) + $signed(zext_ln321_98_fu_2824_p1));

assign add_ln321_66_fu_2094_p2 = (add_ln321_60_reg_3011 + zext_ln321_100_fu_2090_p1);

assign add_ln321_67_fu_2140_p2 = (zext_ln321_103_fu_2136_p1 + zext_ln321_102_fu_2124_p1);

assign add_ln321_68_fu_2150_p2 = (zext_ln321_104_fu_2146_p1 + 12'd1584);

assign add_ln321_69_fu_2167_p2 = (zext_ln321_104_fu_2146_p1 + 12'd1585);

assign add_ln321_70_fu_2184_p2 = (zext_ln321_104_fu_2146_p1 + 12'd1648);

assign add_ln321_71_fu_2201_p2 = (zext_ln321_104_fu_2146_p1 + 12'd1649);

assign add_ln321_72_fu_2228_p2 = (add_ln321_68_reg_3212 + zext_ln321_109_fu_2224_p1);

assign add_ln321_73_fu_2278_p2 = (zext_ln321_112_fu_2262_p1 + zext_ln321_113_fu_2274_p1);

assign add_ln321_74_fu_2284_p2 = ($signed(zext_ln321_111_fu_2250_p1) + $signed(sext_ln321_reg_2957));

assign add_ln321_75_fu_2301_p2 = (shl_ln321_5_fu_2289_p2 + shl_ln321_6_fu_2295_p2);

assign add_ln321_76_fu_2327_p2 = (add_ln321_73_reg_3365 + zext_ln321_115_fu_2323_p1);

assign add_ln321_77_fu_2343_p2 = (add_ln321_75_reg_3370 + zext_ln321_114_fu_2319_p1);

assign add_ln321_78_fu_2372_p2 = (zext_ln321_119_fu_2368_p1 + zext_ln321_118_fu_2356_p1);

assign add_ln321_79_fu_2382_p2 = (add_ln321_78_fu_2372_p2 + 11'd792);

assign add_ln321_80_fu_2388_p2 = (zext_ln321_120_fu_2378_p1 + 12'd1584);

assign add_ln321_81_fu_2424_p2 = (add_ln321_79_reg_3423 + zext_ln321_122_fu_2420_p1);

assign add_ln321_82_fu_2440_p2 = (add_ln321_80_reg_3428 + zext_ln321_121_fu_2416_p1);

assign add_ln321_fu_1844_p2 = ($signed(sext_ln321_11_fu_1840_p1) + $signed(zext_ln697_reg_2983));

assign add_ln703_fu_2760_p2 = (correlate_img_q0 + out_layer_data_V_q0);

assign and_ln745_fu_1710_p2 = (icmp_ln745_fu_1704_p2 & grp_fu_1602_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state11 = ((io_acc_block_signal_op365 == 1'b0) & (icmp_ln729_fu_2218_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state9 = ((io_acc_block_signal_op247 == 1'b0) & (icmp_ln710_fu_2084_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign aux_sum_V_fu_2806_p2 = ($signed(out_layer_data_V_q0) + $signed(sext_ln1265_reg_3600));

assign biases_layer5_V_address0 = zext_ln770_reg_3489;

assign corr5_out_V_data_V_din = {{ret_V_fu_2902_p2[15:4]}};

assign corr5_out_V_dest_V_din = img_channel_dest_V_q0;

assign corr5_out_V_id_V_din = img_channel_id_V_q0;

assign corr5_out_V_keep_V_din = img_channel_keep_V_q0;

assign corr5_out_V_last_V_din = img_channel_last_V_q0;

assign corr5_out_V_user_V_din = img_channel_user_V_q0;

assign corr5_out_V_valid_V_din = tmp_valid_V_reg_3670;

assign current_filter_fu_2461_p2 = (current_filter_0_reg_1507 + 4'd1);

assign current_input_channe_6_fu_1788_p2 = (current_input_channe_reg_1429 + 4'd1);

assign current_input_channe_7_fu_2493_p2 = (current_input_channe_10_reg_1518 + 4'd1);

assign filter_line_fu_1804_p2 = (filter_line_0_reg_1441 + 2'd1);

assign grp_CORRELATE_1_fu_1585_ap_start = grp_CORRELATE_1_fu_1585_ap_start_reg;

assign grp_fu_1592_p4 = {{row_idx_0_reg_1395[6:1]}};

assign grp_fu_1602_p2 = ((grp_fu_1592_p4 == 6'd0) ? 1'b1 : 1'b0);

assign i_fu_1668_p2 = (i_0_reg_1407 + 4'd1);

assign icmp_ln1494_fu_2846_p2 = (($signed(aux_sum_V_reg_3629) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln684_fu_1650_p2 = ((row_idx_0_reg_1395 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln687_fu_1662_p2 = ((i_0_reg_1407 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln688_fu_1756_p2 = ((j_0_reg_1418 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln692_fu_1782_p2 = ((current_input_channe_reg_1429 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln695_fu_1686_p2 = ((row_idx_0_reg_1395 > 7'd2) ? 1'b1 : 1'b0);

assign icmp_ln697_fu_1798_p2 = ((filter_line_0_reg_1441 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln699_fu_2037_p2 = ((index_input_element_s_reg_1452 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln707_fu_1692_p2 = ((row_idx_0_reg_1395 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln710_fu_2084_p2 = ((index_input_element1_reg_1463 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln726_fu_1698_p2 = ((row_idx_0_reg_1395 > 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln729_fu_2218_p2 = ((index_input_element2_reg_1474 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln745_fu_1704_p2 = ((row_idx_0_reg_1395 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln747_fu_2307_p2 = ((index_input_element2_9_reg_1485 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln755_fu_2404_p2 = ((index_input_element2_10_reg_1496 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln764_fu_2455_p2 = ((current_filter_0_reg_1507 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln766_fu_2487_p2 = ((current_input_channe_10_reg_1518 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_2521_p2 = ((subfilter_element_0_reg_1529 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln772_fu_2587_p2 = ((input_line_0_reg_1541 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln774_fu_2690_p2 = ((index_input_element2_11_reg_1552 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln780_fu_2729_p2 = ((index_input_element2_12_reg_1563 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_2775_p2 = ((index_input_element2_13_reg_1574 == 7'd64) ? 1'b1 : 1'b0);

assign index_input_element_15_fu_2781_p2 = (index_input_element2_13_reg_1574 + 7'd1);

assign index_input_element_16_fu_2110_p2 = (index_input_element1_reg_1463 + 7'd1);

assign index_input_element_17_fu_2735_p2 = (index_input_element2_12_reg_1563 + 7'd1);

assign index_input_element_18_fu_2696_p2 = (index_input_element2_11_reg_1552 + 7'd1);

assign index_input_element_19_fu_2244_p2 = (index_input_element2_reg_1474 + 7'd1);

assign index_input_element_20_fu_2313_p2 = (index_input_element2_9_reg_1485 + 7'd1);

assign index_input_element_21_fu_2410_p2 = (index_input_element2_10_reg_1496 + 7'd1);

assign index_input_element_fu_2043_p2 = (index_input_element_s_reg_1452 + 7'd1);

assign input_line_fu_2593_p2 = (input_line_0_reg_1541 + 2'd1);

assign io_acc_block_signal_op247 = (corr4_out_V_valid_V_empty_n & corr4_out_V_user_V_empty_n & corr4_out_V_last_V_empty_n & corr4_out_V_keep_V_empty_n & corr4_out_V_id_V_empty_n & corr4_out_V_dest_V_empty_n & corr4_out_V_data_V_empty_n);

assign io_acc_block_signal_op365 = (corr4_out_V_valid_V_empty_n & corr4_out_V_user_V_empty_n & corr4_out_V_last_V_empty_n & corr4_out_V_keep_V_empty_n & corr4_out_V_id_V_empty_n & corr4_out_V_dest_V_empty_n & corr4_out_V_data_V_empty_n);

assign io_acc_block_signal_op707 = (corr5_out_V_valid_V_full_n & corr5_out_V_user_V_full_n & corr5_out_V_last_V_full_n & corr5_out_V_keep_V_full_n & corr5_out_V_id_V_full_n & corr5_out_V_dest_V_full_n & corr5_out_V_data_V_full_n);

assign j_fu_1762_p2 = (j_0_reg_1418 + 7'd1);

assign lhs_V_fu_2886_p3 = {{select_ln14_fu_2879_p3}, {4'd0}};

assign or_ln321_fu_1986_p2 = (13'd1 | add_ln321_60_fu_1969_p2);

assign or_ln726_fu_1750_p2 = (icmp_ln726_fu_1698_p2 | grp_fu_1602_p2);

assign out_layer_valid_V_address0 = zext_ln162_3_fu_2796_p1;

assign p_shl22_cast_fu_1922_p3 = {{trunc_ln321_5_fu_1918_p1}, {6'd0}};

assign p_shl26_cast_fu_2542_p3 = {{add_ln203_25_fu_2537_p2}, {4'd0}};

assign p_shl28_cast_fu_2646_p3 = {{trunc_ln203_fu_2642_p1}, {6'd0}};

assign p_shl_cast_fu_1853_p3 = {{trunc_ln321_fu_1849_p1}, {6'd0}};

assign r_V_fu_2873_p2 = ($signed(sext_ln1118_1_fu_2869_p1) + $signed(sext_ln1118_fu_2857_p1));

assign ret_V_fu_2902_p2 = ($signed(sext_ln1192_fu_2898_p1) + $signed(zext_ln728_fu_2894_p1));

assign row_idx_fu_1656_p2 = (row_idx_0_reg_1395 + 7'd1);

assign select_ln14_fu_2879_p3 = ((icmp_ln1494_fu_2846_p2[0:0] === 1'b1) ? add_ln203_reg_3635 : 11'd0);

assign select_ln7_fu_2851_p3 = ((tmp_46_reg_3640[0:0] === 1'b1) ? aux_sum_V_reg_3629 : 12'd0);

assign sext_ln1118_1_fu_2869_p1 = $signed(shl_ln_fu_2861_p3);

assign sext_ln1118_fu_2857_p1 = select_ln7_fu_2851_p3;

assign sext_ln1192_fu_2898_p1 = $signed(r_V_fu_2873_p2);

assign sext_ln1265_fu_2767_p0 = biases_layer5_V_q0;

assign sext_ln1265_fu_2767_p1 = sext_ln1265_fu_2767_p0;

assign sext_ln203_6_fu_2633_p1 = $signed(sub_ln203_3_fu_2627_p2);

assign sext_ln203_7_fu_2662_p1 = $signed(tmp_48_fu_2654_p3);

assign sext_ln321_11_fu_1840_p1 = $signed(sub_ln321_5_fu_1834_p2);

assign sext_ln321_12_fu_1869_p1 = $signed(tmp_44_fu_1861_p3);

assign sext_ln321_13_fu_1909_p1 = $signed(sub_ln321_6_fu_1903_p2);

assign sext_ln321_14_fu_1938_p1 = $signed(tmp_45_fu_1930_p3);

assign sext_ln321_15_fu_2833_p1 = $signed(add_ln321_65_fu_2827_p2);

assign sext_ln321_fu_1746_p1 = $signed(sub_ln321_fu_1740_p2);

assign sext_ln703_fu_2771_p0 = biases_layer5_V_q0;

assign sext_ln703_fu_2771_p1 = sext_ln703_fu_2771_p0;

assign shl_ln321_4_fu_1963_p2 = add_ln321_59_fu_1952_p2 << 13'd1;

assign shl_ln321_5_fu_2289_p2 = add_ln321_74_fu_2284_p2 << 13'd6;

assign shl_ln321_6_fu_2295_p2 = add_ln321_74_fu_2284_p2 << 13'd1;

assign shl_ln321_fu_1957_p2 = add_ln321_59_fu_1952_p2 << 13'd6;

assign shl_ln_fu_2861_p3 = {{select_ln7_fu_2851_p3}, {2'd0}};

assign start_out = real_start;

assign sub_ln203_3_fu_2627_p2 = (zext_ln203_46_fu_2607_p1 - zext_ln203_48_fu_2623_p1);

assign sub_ln203_fu_2562_p2 = (p_shl26_cast_fu_2542_p3 - zext_ln203_44_fu_2558_p1);

assign sub_ln321_5_fu_1834_p2 = (zext_ln321_86_fu_1818_p1 - zext_ln321_87_fu_1830_p1);

assign sub_ln321_6_fu_1903_p2 = (zext_ln321_88_fu_1887_p1 - zext_ln321_89_fu_1899_p1);

assign sub_ln321_fu_1740_p2 = (zext_ln321_fu_1724_p1 - zext_ln321_85_fu_1736_p1);

assign subfilter_element_fu_2527_p2 = (subfilter_element_0_reg_1529 + 4'd1);

assign subfilter_layer_V_d0 = $signed(weights_layer5_V_q0);

assign tmp_44_fu_1861_p3 = {{add_ln321_fu_1844_p2}, {1'd0}};

assign tmp_45_fu_1930_p3 = {{add_ln321_57_fu_1913_p2}, {1'd0}};

assign tmp_47_fu_2550_p3 = {{add_ln203_25_fu_2537_p2}, {2'd0}};

assign tmp_48_fu_2654_p3 = {{add_ln203_27_fu_2637_p2}, {1'd0}};

assign tmp_60_fu_1674_p3 = {{i_0_reg_1407}, {6'd0}};

assign tmp_61_fu_2475_p3 = {{current_filter_0_reg_1507}, {6'd0}};

assign tmp_62_fu_1810_p3 = {{filter_line_0_reg_1441}, {4'd0}};

assign tmp_63_fu_1822_p3 = {{filter_line_0_reg_1441}, {2'd0}};

assign tmp_64_fu_1879_p3 = {{filter_line_fu_1804_p2}, {4'd0}};

assign tmp_65_fu_1891_p3 = {{filter_line_fu_1804_p2}, {2'd0}};

assign tmp_66_fu_2503_p3 = {{current_input_channe_10_reg_1518}, {3'd0}};

assign tmp_67_fu_2599_p3 = {{input_line_0_reg_1541}, {4'd0}};

assign tmp_68_fu_2611_p3 = {{input_line_0_reg_1541}, {2'd0}};

assign tmp_69_fu_2672_p3 = {{input_line_0_reg_1541}, {6'd0}};

assign tmp_70_fu_2116_p3 = {{current_input_channe_reg_1429}, {6'd0}};

assign tmp_71_fu_2128_p3 = {{current_input_channe_reg_1429}, {1'd0}};

assign tmp_72_fu_2254_p3 = {{current_input_channe_reg_1429}, {6'd0}};

assign tmp_73_fu_2266_p3 = {{current_input_channe_reg_1429}, {1'd0}};

assign tmp_74_fu_2348_p3 = {{current_input_channe_reg_1429}, {6'd0}};

assign tmp_75_fu_2360_p3 = {{current_input_channe_reg_1429}, {1'd0}};

assign tmp_fu_1716_p3 = {{row_idx_0_reg_1395}, {4'd0}};

assign tmp_s_fu_1728_p3 = {{row_idx_0_reg_1395}, {2'd0}};

assign trunc_ln203_fu_2642_p1 = add_ln203_27_fu_2637_p2[6:0];

assign trunc_ln321_5_fu_1918_p1 = add_ln321_57_fu_1913_p2[6:0];

assign trunc_ln321_fu_1849_p1 = add_ln321_fu_1844_p2[6:0];

assign trunc_ln703_fu_2802_p1 = out_layer_data_V_q0[10:0];

assign weights_layer5_V_address0 = zext_ln203_45_fu_2573_p1;

assign zext_ln1265_5_fu_2755_p1 = add_ln1265_fu_2750_p2;

assign zext_ln1265_fu_2746_p1 = index_input_element2_12_reg_1563;

assign zext_ln162_2_fu_2787_p1 = index_input_element2_13_reg_1574;

assign zext_ln162_3_fu_2796_p1 = add_ln162_fu_2791_p2;

assign zext_ln162_fu_2471_p1 = current_filter_0_reg_1507;

assign zext_ln203_40_fu_1777_p1 = add_ln203_23_fu_1772_p2;

assign zext_ln203_41_fu_2499_p1 = current_input_channe_10_reg_1518;

assign zext_ln203_42_fu_2511_p1 = tmp_66_fu_2503_p3;

assign zext_ln203_43_fu_2533_p1 = subfilter_element_0_reg_1529;

assign zext_ln203_44_fu_2558_p1 = tmp_47_fu_2550_p3;

assign zext_ln203_45_fu_2573_p1 = add_ln203_26_reg_3536;

assign zext_ln203_46_fu_2607_p1 = tmp_67_fu_2599_p3;

assign zext_ln203_47_fu_2619_p1 = tmp_68_fu_2611_p3;

assign zext_ln203_48_fu_2623_p1 = tmp_68_fu_2611_p3;

assign zext_ln203_49_fu_2680_p1 = tmp_69_fu_2672_p3;

assign zext_ln203_50_fu_2702_p1 = index_input_element2_11_reg_1552;

assign zext_ln203_51_fu_2706_p1 = index_input_element2_11_reg_1552;

assign zext_ln203_52_fu_2715_p1 = add_ln203_30_fu_2710_p2;

assign zext_ln203_53_fu_2725_p1 = add_ln203_31_reg_3577;

assign zext_ln203_fu_1768_p1 = j_0_reg_1418;

assign zext_ln321_100_fu_2090_p1 = index_input_element1_reg_1463;

assign zext_ln321_101_fu_2099_p1 = add_ln321_66_fu_2094_p2;

assign zext_ln321_102_fu_2124_p1 = tmp_70_fu_2116_p3;

assign zext_ln321_103_fu_2136_p1 = tmp_71_fu_2128_p3;

assign zext_ln321_104_fu_2146_p1 = add_ln321_67_fu_2140_p2;

assign zext_ln321_105_fu_2156_p1 = add_ln321_68_fu_2150_p2;

assign zext_ln321_106_fu_2173_p1 = add_ln321_69_fu_2167_p2;

assign zext_ln321_107_fu_2190_p1 = add_ln321_70_fu_2184_p2;

assign zext_ln321_108_fu_2207_p1 = add_ln321_71_fu_2201_p2;

assign zext_ln321_109_fu_2224_p1 = index_input_element2_reg_1474;

assign zext_ln321_110_fu_2233_p1 = add_ln321_72_fu_2228_p2;

assign zext_ln321_111_fu_2250_p1 = current_input_channe_reg_1429;

assign zext_ln321_112_fu_2262_p1 = tmp_72_fu_2254_p3;

assign zext_ln321_113_fu_2274_p1 = tmp_73_fu_2266_p3;

assign zext_ln321_114_fu_2319_p1 = index_input_element2_9_reg_1485;

assign zext_ln321_115_fu_2323_p1 = index_input_element2_9_reg_1485;

assign zext_ln321_116_fu_2332_p1 = add_ln321_76_fu_2327_p2;

assign zext_ln321_117_fu_2394_p1 = add_ln321_77_reg_3388;

assign zext_ln321_118_fu_2356_p1 = tmp_74_fu_2348_p3;

assign zext_ln321_119_fu_2368_p1 = tmp_75_fu_2360_p3;

assign zext_ln321_120_fu_2378_p1 = add_ln321_78_fu_2372_p2;

assign zext_ln321_121_fu_2416_p1 = index_input_element2_10_reg_1496;

assign zext_ln321_122_fu_2420_p1 = index_input_element2_10_reg_1496;

assign zext_ln321_123_fu_2429_p1 = add_ln321_81_fu_2424_p2;

assign zext_ln321_124_fu_2445_p1 = add_ln321_82_reg_3446;

assign zext_ln321_85_fu_1736_p1 = tmp_s_fu_1728_p3;

assign zext_ln321_86_fu_1818_p1 = tmp_62_fu_1810_p3;

assign zext_ln321_87_fu_1830_p1 = tmp_63_fu_1822_p3;

assign zext_ln321_88_fu_1887_p1 = tmp_64_fu_1879_p3;

assign zext_ln321_89_fu_1899_p1 = tmp_65_fu_1891_p3;

assign zext_ln321_90_fu_1948_p1 = current_input_channe_reg_1429;

assign zext_ln321_91_fu_1975_p1 = add_ln321_60_fu_1969_p2;

assign zext_ln321_92_fu_1992_p1 = or_ln321_fu_1986_p2;

assign zext_ln321_93_fu_2009_p1 = add_ln321_61_fu_2003_p2;

assign zext_ln321_94_fu_2026_p1 = add_ln321_62_fu_2020_p2;

assign zext_ln321_95_fu_2049_p1 = index_input_element_s_reg_1452;

assign zext_ln321_96_fu_2058_p1 = add_ln321_63_fu_2053_p2;

assign zext_ln321_97_fu_2074_p1 = add_ln321_64_reg_3169;

assign zext_ln321_98_fu_2824_p1 = index_input_element_15_reg_3613;

assign zext_ln321_99_fu_2837_p1 = $unsigned(sext_ln321_15_fu_2833_p1);

assign zext_ln321_fu_1724_p1 = tmp_fu_1716_p3;

assign zext_ln688_fu_1682_p1 = tmp_60_fu_1674_p3;

assign zext_ln697_fu_1794_p1 = current_input_channe_reg_1429;

assign zext_ln728_fu_2894_p1 = lhs_V_fu_2886_p3;

assign zext_ln766_fu_2483_p1 = tmp_61_fu_2475_p3;

assign zext_ln770_1_fu_2577_p1 = subfilter_element_0_reg_1529;

assign zext_ln770_fu_2467_p1 = current_filter_0_reg_1507;

assign zext_ln782_fu_2741_p1 = index_input_element2_12_reg_1563;

always @ (posedge ap_clk) begin
    zext_ln688_reg_2936[5:0] <= 6'b000000;
    zext_ln688_reg_2936[10] <= 1'b0;
    sext_ln321_reg_2957[1:0] <= 2'b00;
    zext_ln697_reg_2983[7:4] <= 4'b0000;
    add_ln321_56_reg_3001[0] <= 1'b0;
    add_ln321_58_reg_3006[0] <= 1'b0;
    add_ln321_60_reg_3011[0] <= 1'b0;
    img_channel_valid_V_47_reg_3016[0] <= 1'b1;
    img_channel_valid_V_48_reg_3021[0] <= 1'b0;
    img_channel_valid_V_49_reg_3026[0] <= 1'b0;
    img_channel_valid_V_50_reg_3031[0] <= 1'b1;
    img_channel_data_V_a_34_reg_3036[0] <= 1'b1;
    img_channel_data_V_a_35_reg_3041[0] <= 1'b0;
    img_channel_data_V_a_36_reg_3046[0] <= 1'b0;
    img_channel_data_V_a_37_reg_3051[0] <= 1'b1;
    img_channel_keep_V_a_35_reg_3056[0] <= 1'b1;
    img_channel_keep_V_a_36_reg_3061[0] <= 1'b0;
    img_channel_keep_V_a_37_reg_3066[0] <= 1'b0;
    img_channel_keep_V_a_38_reg_3071[0] <= 1'b1;
    img_channel_user_V_a_33_reg_3076[0] <= 1'b1;
    img_channel_user_V_a_34_reg_3081[0] <= 1'b0;
    img_channel_user_V_a_35_reg_3086[0] <= 1'b0;
    img_channel_user_V_a_36_reg_3091[0] <= 1'b1;
    img_channel_last_V_a_35_reg_3096[0] <= 1'b1;
    img_channel_last_V_a_36_reg_3101[0] <= 1'b0;
    img_channel_last_V_a_37_reg_3106[0] <= 1'b0;
    img_channel_last_V_a_38_reg_3111[0] <= 1'b1;
    img_channel_id_V_add_35_reg_3116[0] <= 1'b1;
    img_channel_id_V_add_36_reg_3121[0] <= 1'b0;
    img_channel_id_V_add_37_reg_3126[0] <= 1'b0;
    img_channel_id_V_add_38_reg_3131[0] <= 1'b1;
    img_channel_dest_V_a_35_reg_3136[0] <= 1'b1;
    img_channel_dest_V_a_36_reg_3141[0] <= 1'b0;
    img_channel_dest_V_a_37_reg_3146[0] <= 1'b0;
    img_channel_dest_V_a_38_reg_3151[0] <= 1'b1;
    add_ln321_68_reg_3212[0] <= 1'b0;
    img_channel_valid_V_54_reg_3217[0] <= 1'b1;
    img_channel_valid_V_55_reg_3222[0] <= 1'b0;
    img_channel_valid_V_56_reg_3227[0] <= 1'b0;
    img_channel_valid_V_57_reg_3232[0] <= 1'b1;
    img_channel_data_V_a_39_reg_3237[0] <= 1'b1;
    img_channel_data_V_a_40_reg_3242[0] <= 1'b0;
    img_channel_data_V_a_41_reg_3247[0] <= 1'b0;
    img_channel_data_V_a_42_reg_3252[0] <= 1'b1;
    img_channel_keep_V_a_40_reg_3257[0] <= 1'b1;
    img_channel_keep_V_a_41_reg_3262[0] <= 1'b0;
    img_channel_keep_V_a_42_reg_3267[0] <= 1'b0;
    img_channel_keep_V_a_43_reg_3272[0] <= 1'b1;
    img_channel_user_V_a_38_reg_3277[0] <= 1'b1;
    img_channel_user_V_a_39_reg_3282[0] <= 1'b0;
    img_channel_user_V_a_40_reg_3287[0] <= 1'b0;
    img_channel_user_V_a_41_reg_3292[0] <= 1'b1;
    img_channel_last_V_a_40_reg_3297[0] <= 1'b1;
    img_channel_last_V_a_41_reg_3302[0] <= 1'b0;
    img_channel_last_V_a_42_reg_3307[0] <= 1'b0;
    img_channel_last_V_a_43_reg_3312[0] <= 1'b1;
    img_channel_id_V_add_40_reg_3317[0] <= 1'b1;
    img_channel_id_V_add_41_reg_3322[0] <= 1'b0;
    img_channel_id_V_add_42_reg_3327[0] <= 1'b0;
    img_channel_id_V_add_43_reg_3332[0] <= 1'b1;
    img_channel_dest_V_a_40_reg_3337[0] <= 1'b1;
    img_channel_dest_V_a_41_reg_3342[0] <= 1'b0;
    img_channel_dest_V_a_42_reg_3347[0] <= 1'b0;
    img_channel_dest_V_a_43_reg_3352[0] <= 1'b1;
    add_ln321_73_reg_3365[0] <= 1'b0;
    add_ln321_75_reg_3370[0] <= 1'b0;
    add_ln321_79_reg_3423[0] <= 1'b0;
    add_ln321_80_reg_3428[0] <= 1'b0;
    zext_ln770_reg_3489[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln162_reg_3494[11:4] <= 8'b00000000;
    zext_ln766_reg_3499[5:0] <= 6'b000000;
    zext_ln766_reg_3499[10] <= 1'b0;
    zext_ln203_41_reg_3513[7:4] <= 4'b0000;
    add_ln203_28_reg_3554[0] <= 1'b0;
    add_ln203_29_reg_3559[1:0] <= 2'b00;
end

endmodule //layer5
