# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Ledflow.srcs/sources_1/new/flow_led.v" \
"../../../../Ledflow.srcs/sources_1/new/set_clk.v" \
"../../../../Ledflow.srcs/sim_1/new/sim_flow.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
