
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M300_W6/run.tcl
# read_verilog -sv runs/M300_W6/sum_signed.sv
# read_xdc runs/M300_W6/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2584070
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3040.109 ; gain = 242.801 ; free physical = 138450 ; free virtual = 209890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.472; parent = 2373.300; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.191; parent = 3040.113; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W6/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W6/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.078 ; gain = 334.770 ; free physical = 138350 ; free virtual = 209791
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.472; parent = 2373.300; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.160; parent = 3132.082; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3149.891 ; gain = 352.582 ; free physical = 138349 ; free virtual = 209790
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.472; parent = 2373.300; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4122.973; parent = 3149.895; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3149.891 ; gain = 352.582 ; free physical = 138350 ; free virtual = 209791
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.472; parent = 2373.300; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4122.973; parent = 3149.895; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3149.891 ; gain = 0.000 ; free physical = 138350 ; free virtual = 209791
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W6/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.609 ; gain = 0.000 ; free physical = 138313 ; free virtual = 209754
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3319.609 ; gain = 0.000 ; free physical = 138313 ; free virtual = 209754
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.609 ; gain = 522.301 ; free physical = 138352 ; free virtual = 209793
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.780; parent = 2385.608; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.676; parent = 3287.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.609 ; gain = 522.301 ; free physical = 138361 ; free virtual = 209802
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.780; parent = 2385.608; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.676; parent = 3287.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.609 ; gain = 522.301 ; free physical = 138361 ; free virtual = 209802
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.780; parent = 2385.608; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.676; parent = 3287.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3319.609 ; gain = 522.301 ; free physical = 138358 ; free virtual = 209800
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.780; parent = 2385.608; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.676; parent = 3287.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 19    
	   2 Input    9 Bit       Adders := 37    
	   2 Input    8 Bit       Adders := 75    
	   2 Input    7 Bit       Adders := 150   
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 37    
	                8 Bit    Registers := 76    
	                7 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3319.609 ; gain = 522.301 ; free physical = 138431 ; free virtual = 209879
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.780; parent = 2385.608; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4260.676; parent = 3287.598; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3675.922 ; gain = 878.613 ; free physical = 138163 ; free virtual = 209618
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.687; parent = 2957.546; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.004; parent = 3675.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3684.922 ; gain = 887.613 ; free physical = 138155 ; free virtual = 209611
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.937; parent = 2966.796; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4658.004; parent = 3684.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3703.953 ; gain = 906.645 ; free physical = 138139 ; free virtual = 209595
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.772; parent = 2969.632; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.035; parent = 3703.957; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.859 ; gain = 916.551 ; free physical = 138154 ; free virtual = 209611
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.718; parent = 2970.577; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.941; parent = 3713.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.859 ; gain = 916.551 ; free physical = 138154 ; free virtual = 209611
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.733; parent = 2970.593; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.941; parent = 3713.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.859 ; gain = 916.551 ; free physical = 138154 ; free virtual = 209611
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.546; parent = 2971.405; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.941; parent = 3713.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.859 ; gain = 916.551 ; free physical = 138154 ; free virtual = 209611
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.608; parent = 2971.468; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.941; parent = 3713.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.859 ; gain = 916.551 ; free physical = 138161 ; free virtual = 209618
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.608; parent = 2971.468; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.941; parent = 3713.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.859 ; gain = 916.551 ; free physical = 138161 ; free virtual = 209618
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.640; parent = 2971.499; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.941; parent = 3713.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   373|
|3     |LUT1   |   299|
|4     |LUT2   |  2088|
|5     |FDRE   |  2438|
|6     |IBUF   |  1803|
|7     |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.859 ; gain = 916.551 ; free physical = 138161 ; free virtual = 209618
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.655; parent = 2971.515; children = 254.172
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.941; parent = 3713.863; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3713.859 ; gain = 746.832 ; free physical = 138160 ; free virtual = 209617
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3713.867 ; gain = 916.551 ; free physical = 138160 ; free virtual = 209617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3727.797 ; gain = 0.000 ; free physical = 138355 ; free virtual = 209812
INFO: [Netlist 29-17] Analyzing 2177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W6/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3781.297 ; gain = 0.000 ; free physical = 138119 ; free virtual = 209546
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1804 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1803 instances

Synth Design complete, checksum: e06a0935
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3781.297 ; gain = 2076.777 ; free physical = 138171 ; free virtual = 209598
# report_utilization -file runs/M300_W6/util.rpt
# report_timing_summary -file runs/M300_W6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4529.285 ; gain = 747.988 ; free physical = 137410 ; free virtual = 208863
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:07:51 2025...
