$date
	Tue Apr 25 13:38:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Test $end
$scope module im $end
$var wire 1 ! clk $end
$var wire 10 " readAddress [9:0] $end
$var reg 32 # instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
0!
$end
#5
b1010 "
1!
#10
0!
#15
b1010010110100100000100000 #
b1101001 "
1!
#20
0!
#25
b100001010010011111111111111111 #
1!
#30
0!
