initSidebarItems({"mod":[["clk_cal_cnt1","Clock Calibration Counter 1"],["clk_cal_cnt2","Clock Calibration Counter 2"],["clk_dsi_select","Clock DSI Select Register"],["clk_eco_config","ECO Configuration Register"],["clk_eco_status","ECO Status Register"],["clk_fll_config","FLL Configuration Register"],["clk_fll_config2","FLL Configuration Register 2"],["clk_fll_config3","FLL Configuration Register 3"],["clk_fll_config4","FLL Configuration Register 4"],["clk_fll_status","FLL Status Register"],["clk_ilo_config","ILO Configuration"],["clk_imo_config","IMO Configuration"],["clk_output_fast","Fast Clock Output Select Register"],["clk_output_slow","Slow Clock Output Select Register"],["clk_path_select","Clock Path Select Register"],["clk_pilo_config","Precision ILO Configuration Register"],["clk_pll_config","PLL Configuration Register"],["clk_pll_status","PLL Status Register"],["clk_root_select","Clock Root Select Register"],["clk_select","Clock selection register"],["clk_timer_ctl","Timer Clock Control Register"],["clk_trim_cco_ctl","CCO Trim Register"],["clk_trim_cco_ctl2","CCO Trim Register 2"],["clk_trim_eco_ctl","ECO Trim Register"],["clk_trim_ilo_ctl","ILO Trim Register"],["clk_trim_pilo_ctl","PILO Trim Register"],["clk_trim_pilo_ctl2","PILO Trim Register 2"],["clk_trim_pilo_ctl3","PILO Trim Register 3"],["mcwdt_struct","Register block Multi-Counter Watchdog Timer"],["pwr_buck_ctl","Buck Control Register"],["pwr_buck_ctl2","Buck Control Register 2"],["pwr_ctl","Power Mode Control"],["pwr_hib_data","HIBERNATE Data Register"],["pwr_hibernate","HIBERNATE Mode Register"],["pwr_lvd_ctl","Low Voltage Detector (LVD) Configuration Register"],["pwr_lvd_status","Low Voltage Detector (LVD) Status Register"],["pwr_trim_bodovp_ctl","BOD/OVP Trim Register"],["pwr_trim_lvd_ctl","LVD Trim Register"],["pwr_trim_pwrsys_ctl","Power System Trim Register"],["pwr_trim_ref_ctl","Reference Trim Register"],["pwr_trim_wake_ctl","Wakeup Trim Register"],["res_cause","Reset Cause Observation Register"],["res_cause2","Reset Cause Observation Register 2"],["srss_intr","SRSS Interrupt Register"],["srss_intr_cfg","SRSS Interrupt Configuration Register"],["srss_intr_mask","SRSS Interrupt Mask Register"],["srss_intr_masked","SRSS Interrupt Masked Register"],["srss_intr_set","SRSS Interrupt Set Register"],["wdt_cnt","Watchdog Counter Count Register"],["wdt_ctl","Watchdog Counter Control Register"],["wdt_match","Watchdog Counter Match Register"]],"struct":[["MCWDT_STRUCT","Register block"],["RegisterBlock","Register block"]],"type":[["CLK_CAL_CNT1","CLK_CAL_CNT1 register accessor: an alias for `Reg<CLK_CAL_CNT1_SPEC>`"],["CLK_CAL_CNT2","CLK_CAL_CNT2 register accessor: an alias for `Reg<CLK_CAL_CNT2_SPEC>`"],["CLK_DSI_SELECT","CLK_DSI_SELECT register accessor: an alias for `Reg<CLK_DSI_SELECT_SPEC>`"],["CLK_ECO_CONFIG","CLK_ECO_CONFIG register accessor: an alias for `Reg<CLK_ECO_CONFIG_SPEC>`"],["CLK_ECO_STATUS","CLK_ECO_STATUS register accessor: an alias for `Reg<CLK_ECO_STATUS_SPEC>`"],["CLK_FLL_CONFIG","CLK_FLL_CONFIG register accessor: an alias for `Reg<CLK_FLL_CONFIG_SPEC>`"],["CLK_FLL_CONFIG2","CLK_FLL_CONFIG2 register accessor: an alias for `Reg<CLK_FLL_CONFIG2_SPEC>`"],["CLK_FLL_CONFIG3","CLK_FLL_CONFIG3 register accessor: an alias for `Reg<CLK_FLL_CONFIG3_SPEC>`"],["CLK_FLL_CONFIG4","CLK_FLL_CONFIG4 register accessor: an alias for `Reg<CLK_FLL_CONFIG4_SPEC>`"],["CLK_FLL_STATUS","CLK_FLL_STATUS register accessor: an alias for `Reg<CLK_FLL_STATUS_SPEC>`"],["CLK_ILO_CONFIG","CLK_ILO_CONFIG register accessor: an alias for `Reg<CLK_ILO_CONFIG_SPEC>`"],["CLK_IMO_CONFIG","CLK_IMO_CONFIG register accessor: an alias for `Reg<CLK_IMO_CONFIG_SPEC>`"],["CLK_OUTPUT_FAST","CLK_OUTPUT_FAST register accessor: an alias for `Reg<CLK_OUTPUT_FAST_SPEC>`"],["CLK_OUTPUT_SLOW","CLK_OUTPUT_SLOW register accessor: an alias for `Reg<CLK_OUTPUT_SLOW_SPEC>`"],["CLK_PATH_SELECT","CLK_PATH_SELECT register accessor: an alias for `Reg<CLK_PATH_SELECT_SPEC>`"],["CLK_PILO_CONFIG","CLK_PILO_CONFIG register accessor: an alias for `Reg<CLK_PILO_CONFIG_SPEC>`"],["CLK_PLL_CONFIG","CLK_PLL_CONFIG register accessor: an alias for `Reg<CLK_PLL_CONFIG_SPEC>`"],["CLK_PLL_STATUS","CLK_PLL_STATUS register accessor: an alias for `Reg<CLK_PLL_STATUS_SPEC>`"],["CLK_ROOT_SELECT","CLK_ROOT_SELECT register accessor: an alias for `Reg<CLK_ROOT_SELECT_SPEC>`"],["CLK_SELECT","CLK_SELECT register accessor: an alias for `Reg<CLK_SELECT_SPEC>`"],["CLK_TIMER_CTL","CLK_TIMER_CTL register accessor: an alias for `Reg<CLK_TIMER_CTL_SPEC>`"],["CLK_TRIM_CCO_CTL","CLK_TRIM_CCO_CTL register accessor: an alias for `Reg<CLK_TRIM_CCO_CTL_SPEC>`"],["CLK_TRIM_CCO_CTL2","CLK_TRIM_CCO_CTL2 register accessor: an alias for `Reg<CLK_TRIM_CCO_CTL2_SPEC>`"],["CLK_TRIM_ECO_CTL","CLK_TRIM_ECO_CTL register accessor: an alias for `Reg<CLK_TRIM_ECO_CTL_SPEC>`"],["CLK_TRIM_ILO_CTL","CLK_TRIM_ILO_CTL register accessor: an alias for `Reg<CLK_TRIM_ILO_CTL_SPEC>`"],["CLK_TRIM_PILO_CTL","CLK_TRIM_PILO_CTL register accessor: an alias for `Reg<CLK_TRIM_PILO_CTL_SPEC>`"],["CLK_TRIM_PILO_CTL2","CLK_TRIM_PILO_CTL2 register accessor: an alias for `Reg<CLK_TRIM_PILO_CTL2_SPEC>`"],["CLK_TRIM_PILO_CTL3","CLK_TRIM_PILO_CTL3 register accessor: an alias for `Reg<CLK_TRIM_PILO_CTL3_SPEC>`"],["PWR_BUCK_CTL","PWR_BUCK_CTL register accessor: an alias for `Reg<PWR_BUCK_CTL_SPEC>`"],["PWR_BUCK_CTL2","PWR_BUCK_CTL2 register accessor: an alias for `Reg<PWR_BUCK_CTL2_SPEC>`"],["PWR_CTL","PWR_CTL register accessor: an alias for `Reg<PWR_CTL_SPEC>`"],["PWR_HIBERNATE","PWR_HIBERNATE register accessor: an alias for `Reg<PWR_HIBERNATE_SPEC>`"],["PWR_HIB_DATA","PWR_HIB_DATA register accessor: an alias for `Reg<PWR_HIB_DATA_SPEC>`"],["PWR_LVD_CTL","PWR_LVD_CTL register accessor: an alias for `Reg<PWR_LVD_CTL_SPEC>`"],["PWR_LVD_STATUS","PWR_LVD_STATUS register accessor: an alias for `Reg<PWR_LVD_STATUS_SPEC>`"],["PWR_TRIM_BODOVP_CTL","PWR_TRIM_BODOVP_CTL register accessor: an alias for `Reg<PWR_TRIM_BODOVP_CTL_SPEC>`"],["PWR_TRIM_LVD_CTL","PWR_TRIM_LVD_CTL register accessor: an alias for `Reg<PWR_TRIM_LVD_CTL_SPEC>`"],["PWR_TRIM_PWRSYS_CTL","PWR_TRIM_PWRSYS_CTL register accessor: an alias for `Reg<PWR_TRIM_PWRSYS_CTL_SPEC>`"],["PWR_TRIM_REF_CTL","PWR_TRIM_REF_CTL register accessor: an alias for `Reg<PWR_TRIM_REF_CTL_SPEC>`"],["PWR_TRIM_WAKE_CTL","PWR_TRIM_WAKE_CTL register accessor: an alias for `Reg<PWR_TRIM_WAKE_CTL_SPEC>`"],["RES_CAUSE","RES_CAUSE register accessor: an alias for `Reg<RES_CAUSE_SPEC>`"],["RES_CAUSE2","RES_CAUSE2 register accessor: an alias for `Reg<RES_CAUSE2_SPEC>`"],["SRSS_INTR","SRSS_INTR register accessor: an alias for `Reg<SRSS_INTR_SPEC>`"],["SRSS_INTR_CFG","SRSS_INTR_CFG register accessor: an alias for `Reg<SRSS_INTR_CFG_SPEC>`"],["SRSS_INTR_MASK","SRSS_INTR_MASK register accessor: an alias for `Reg<SRSS_INTR_MASK_SPEC>`"],["SRSS_INTR_MASKED","SRSS_INTR_MASKED register accessor: an alias for `Reg<SRSS_INTR_MASKED_SPEC>`"],["SRSS_INTR_SET","SRSS_INTR_SET register accessor: an alias for `Reg<SRSS_INTR_SET_SPEC>`"],["WDT_CNT","WDT_CNT register accessor: an alias for `Reg<WDT_CNT_SPEC>`"],["WDT_CTL","WDT_CTL register accessor: an alias for `Reg<WDT_CTL_SPEC>`"],["WDT_MATCH","WDT_MATCH register accessor: an alias for `Reg<WDT_MATCH_SPEC>`"]]});