{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560393022170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560393022177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 23:30:21 2019 " "Processing started: Wed Jun 12 23:30:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560393022177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393022177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393022177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560393022955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560393022955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamental " "Found design unit 1: contador-comportamental" {  } { { "contador.vhd" "" { Text "C:/projetos/vhdl/contador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393039614 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/projetos/vhdl/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393039614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393039614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador " "Elaborating entity \"contador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560393039663 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560393040552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560393041062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393041062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560393041135 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560393041135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560393041135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560393041135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560393041217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 23:30:41 2019 " "Processing ended: Wed Jun 12 23:30:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560393041217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560393041217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560393041217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393041217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560393042846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560393042854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 23:30:42 2019 " "Processing started: Wed Jun 12 23:30:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560393042854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560393042854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560393042854 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1560393043092 ""}
{ "Info" "0" "" "Project  = contador" {  } {  } 0 0 "Project  = contador" 0 0 "Fitter" 0 0 1560393043093 ""}
{ "Info" "0" "" "Revision = contador" {  } {  } 0 0 "Revision = contador" 0 0 "Fitter" 0 0 1560393043093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560393043273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560393043274 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"contador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560393043287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560393043351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560393043351 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560393043819 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560393043849 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560393044191 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 31 " "No exact pin location assignment(s) for 2 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560393044427 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1560393052299 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 69 global CLKCTRL_G12 " "clock~inputCLKENA0 with 69 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1560393052459 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1560393052459 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560393052459 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560393052463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560393052464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560393052465 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560393052466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560393052466 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560393052467 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560393053453 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560393053454 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560393053459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560393053460 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560393053461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560393053489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560393053490 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560393053490 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560393053576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560393059861 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1560393060119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560393061863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560393063491 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560393065075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560393065075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560393066735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X57_Y0 X68_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "C:/projetos/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} { { 12 { 0 ""} 57 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560393073745 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560393073745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560393074795 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560393074795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560393074800 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560393076553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560393076594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560393077194 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560393077195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560393078653 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560393082822 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560393083081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projetos/vhdl/output_files/contador.fit.smsg " "Generated suppressed messages file C:/projetos/vhdl/output_files/contador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560393083166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6140 " "Peak virtual memory: 6140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560393084198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 23:31:24 2019 " "Processing ended: Wed Jun 12 23:31:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560393084198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560393084198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560393084198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560393084198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560393085670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560393085677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 23:31:25 2019 " "Processing started: Wed Jun 12 23:31:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560393085677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560393085677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560393085677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560393086977 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560393093720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560393094092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 23:31:34 2019 " "Processing ended: Wed Jun 12 23:31:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560393094092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560393094092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560393094092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560393094092 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560393094792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560393095638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560393095644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 23:31:35 2019 " "Processing started: Wed Jun 12 23:31:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560393095644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393095644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador -c contador " "Command: quartus_sta contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393095644 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1560393095865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097195 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097938 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097938 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560393097939 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097941 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1560393097942 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560393097965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1560393097998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393097998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.077 " "Worst-case setup slack is -3.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077            -195.733 clock  " "   -3.077            -195.733 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393098005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.406 " "Worst-case hold slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 clock  " "    0.406               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393098022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393098035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393098108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -57.440 clock  " "   -0.538             -57.440 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393098126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393098126 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560393098151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393098195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393100341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393100493 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1560393100503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393100503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.021 " "Worst-case setup slack is -3.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021            -190.866 clock  " "   -3.021            -190.866 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393100526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clock  " "    0.394               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393100545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393100660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393100667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -59.262 clock  " "   -0.538             -59.262 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393100674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393100674 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560393100692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393101102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1560393102190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.027 " "Worst-case setup slack is -1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.027             -56.288 clock  " "   -1.027             -56.288 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clock  " "    0.175               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.109 " "Worst-case minimum pulse width slack is -0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -7.717 clock  " "   -0.109              -7.717 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102261 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560393102280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1560393102483 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.836 " "Worst-case setup slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836             -44.055 clock  " "   -0.836             -44.055 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clock  " "    0.164               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.102 " "Worst-case minimum pulse width slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -7.378 clock  " "   -0.102              -7.378 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560393102525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393102525 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393104534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393104535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5129 " "Peak virtual memory: 5129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560393104714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 23:31:44 2019 " "Processing ended: Wed Jun 12 23:31:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560393104714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560393104714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560393104714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393104714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560393106110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560393106116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 23:31:45 2019 " "Processing started: Wed Jun 12 23:31:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560393106116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560393106116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560393106116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1560393107693 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1560393107739 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador.vho C:/projetos/vhdl/simulation/modelsim/ simulation " "Generated file contador.vho in folder \"C:/projetos/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560393107947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560393108049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 23:31:48 2019 " "Processing ended: Wed Jun 12 23:31:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560393108049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560393108049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560393108049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560393108049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1560393109534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560393109542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 23:31:49 2019 " "Processing started: Wed Jun 12 23:31:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560393109542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1560393109542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui contador contador " "Command: quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui contador contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1560393109542 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui contador contador " "Quartus(args): --block_on_gui contador contador" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1560393109542 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1560393109770 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1560393109906 ""}
{ "Warning" "0" "" "Warning: File contador_run_msim_gate_vhdl.do already exists - backing up current file as contador_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File contador_run_msim_gate_vhdl.do already exists - backing up current file as contador_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1560393110034 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/projetos/vhdl/simulation/modelsim/contador_run_msim_gate_vhdl.do" {  } { { "C:/projetos/vhdl/simulation/modelsim/contador_run_msim_gate_vhdl.do" "0" { Text "C:/projetos/vhdl/simulation/modelsim/contador_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/projetos/vhdl/simulation/modelsim/contador_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1560393110040 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1560394422300 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1560394422300 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do contador_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: # do contador_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1560394422300 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1560394422300 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{contador.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{contador.vho\}" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1560394422301 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 23:31:56 on Jun 12,2019" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 23:31:56 on Jun 12,2019" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work contador.vho " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work contador.vho " 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_lnsim_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_lnsim_components" 0 0 "Shell" 0 0 1560394422302 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cyclonev_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cyclonev_components" 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity contador" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity contador" 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of contador" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of contador" 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 23:31:56 on Jun 12,2019, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 23:31:56 on Jun 12,2019, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.contador" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.contador" 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.contador " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.contador " 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 23:34:58 on Jun 12,2019" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 23:34:58 on Jun 12,2019" 0 0 "Shell" 0 0 1560394422303 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.dffeas_pack" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.altera_primitives_components" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim.altera_lnsim_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim.altera_lnsim_components" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev.cyclonev_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev.cyclonev_atom_pack(body)" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev.cyclonev_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev.cyclonev_components" 0 0 "Shell" 0 0 1560394422304 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.contador(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.contador(structure)" 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_obuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_obuf(arch)" 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_ibuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_ibuf(arch)" 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev.cyclonev_clkena(behavior)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev.cyclonev_clkena(behavior)" 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)" 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)" 0 0 "Shell" 0 0 1560394422305 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 34069 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 34069 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.wave.interior.cs.body.pw.wf" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.wave.interior.cs.body.pw.wf" 0 0 "Shell" 0 0 1560394422305 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled." {  } {  } 0 0 "ModelSim-Altera Info: # Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled." 0 0 "Shell" 0 0 1560394422305 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: /contador/reset already exists in the wave, cannot add twice" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: /contador/reset already exists in the wave, cannot add twice" 0 0 "Shell" 0 0 1560394422306 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Usage: wave create -pattern <clock\|constant\|random\|repeater\|counter\|none> <args>" {  } {  } 0 0 "ModelSim-Altera Info: # Usage: wave create -pattern <clock\|constant\|random\|repeater\|counter\|none> <args>" 0 0 "Shell" 0 0 1560394422306 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # See Command Reference manual for pattern specific <args>" {  } {  } 0 0 "ModelSim-Altera Info: # See Command Reference manual for pattern specific <args>" 0 0 "Shell" 0 0 1560394422306 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error in macro C:\\projetos\\vhdl\\simulation\\modelsim\\wave.do line 6" {  } {  } 0 0 "ModelSim-Altera Info: # Error in macro C:\\projetos\\vhdl\\simulation\\modelsim\\wave.do line 6" 0 0 "Shell" 0 0 1560394422306 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # /contador/reset already exists in the wave, cannot add twice" {  } {  } 0 0 "ModelSim-Altera Info: # /contador/reset already exists in the wave, cannot add twice" 0 0 "Shell" 0 0 1560394422306 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Usage: wave create -pattern <clock\|constant\|random\|repeater\|counter\|none> <args>" {  } {  } 0 0 "ModelSim-Altera Info: # Usage: wave create -pattern <clock\|constant\|random\|repeater\|counter\|none> <args>" 0 0 "Shell" 0 0 1560394422306 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # See Command Reference manual for pattern specific <args>" {  } {  } 0 0 "ModelSim-Altera Info: # See Command Reference manual for pattern specific <args>" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     while executing" {  } {  } 0 0 "ModelSim-Altera Info: #     while executing" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \"add wave -editable 1 -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset\"" {  } {  } 0 0 "ModelSim-Altera Info: # \"add wave -editable 1 -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset\"" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     (\"eval\" body line 1)" {  } {  } 0 0 "ModelSim-Altera Info: #     (\"eval\" body line 1)" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     invoked from within" {  } {  } 0 0 "ModelSim-Altera Info: #     invoked from within" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \"eval add wave -editable 1 \$args\"" {  } {  } 0 0 "ModelSim-Altera Info: # \"eval add wave -editable 1 \$args\"" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     (procedure \"wave_edit_create\" line 2)" {  } {  } 0 0 "ModelSim-Altera Info: #     (procedure \"wave_edit_create\" line 2)" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     invoked from within" {  } {  } 0 0 "ModelSim-Altera Info: #     invoked from within" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \"wave_edit_create -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset\"" {  } {  } 0 0 "ModelSim-Altera Info: # \"wave_edit_create -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset\"" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     (\"eval\" body line 1)" {  } {  } 0 0 "ModelSim-Altera Info: #     (\"eval\" body line 1)" 0 0 "Shell" 0 0 1560394422307 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     invoked from within" {  } {  } 0 0 "ModelSim-Altera Info: #     invoked from within" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \"eval \$procname \$args\"" {  } {  } 0 0 "ModelSim-Altera Info: # \"eval \$procname \$args\"" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     (procedure \"wave_edit_command\" line 8)" {  } {  } 0 0 "ModelSim-Altera Info: #     (procedure \"wave_edit_command\" line 8)" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     invoked from within" {  } {  } 0 0 "ModelSim-Altera Info: #     invoked from within" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \"wave_edit_command create \{*\}\$args\"" {  } {  } 0 0 "ModelSim-Altera Info: # \"wave_edit_command create \{*\}\$args\"" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     (procedure \"::wave::create\" line 3)" {  } {  } 0 0 "ModelSim-Altera Info: #     (procedure \"::wave::create\" line 3)" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     invoked from within" {  } {  } 0 0 "ModelSim-Altera Info: #     invoked from within" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \"wave create -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset \"" {  } {  } 0 0 "ModelSim-Altera Info: # \"wave create -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset \"" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run -all" {  } {  } 0 0 "ModelSim-Altera Info: run -all" 0 0 "Shell" 0 0 1560394422308 ""}
{ "Info" "0" "" "ModelSim-Altera Info: restart -f" {  } {  } 0 0 "ModelSim-Altera Info: restart -f" 0 0 "Shell" 0 0 1560394422309 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/contador/contagem00" {  } {  } 0 0 "ModelSim-Altera Info: sim:/contador/contagem00" 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/contador/contagem01" {  } {  } 0 0 "ModelSim-Altera Info: sim:/contador/contagem01" 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/contador/contagem10" {  } {  } 0 0 "ModelSim-Altera Info: sim:/contador/contagem10" 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Shell" 0 0 1560394422309 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/contador/contagem11" {  } {  } 0 0 "ModelSim-Altera Info: sim:/contador/contagem11" 0 0 "Shell" 0 0 1560394422310 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run -all" {  } {  } 0 0 "ModelSim-Altera Info: run -all" 0 0 "Shell" 0 0 1560394422310 ""}
{ "Info" "0" "" "ModelSim-Altera Info: restart -f" {  } {  } 0 0 "ModelSim-Altera Info: restart -f" 0 0 "Shell" 0 0 1560394422310 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1560394422310 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1560394422310 ""}
{ "Info" "0" "" "ModelSim-Altera Info: restart -f" {  } {  } 0 0 "ModelSim-Altera Info: restart -f" 0 0 "Shell" 0 0 1560394422310 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1560394422310 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1560394422310 ""}
{ "Info" "0" "" "ModelSim-Altera Info: wave create -driver freeze -pattern clock -initialvalue U -period 3000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset" {  } {  } 0 0 "ModelSim-Altera Info: wave create -driver freeze -pattern clock -initialvalue U -period 3000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset" 0 0 "Shell" 0 0 1560394422310 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position 2 -format Logic -height 17 -editable 2 Edit:/contador/reset" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position 2 -format Logic -height 17 -editable 2 Edit:/contador/reset" 0 0 "Shell" 0 0 1560394422310 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run -all" {  } {  } 0 0 "ModelSim-Altera Info: run -all" 0 0 "Shell" 0 0 1560394422311 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 23:53:39 on Jun 12,2019, Elapsed time: 0:18:41" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 23:53:39 on Jun 12,2019, Elapsed time: 0:18:41" 0 0 "Shell" 0 0 1560394422311 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 4" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 4" 0 0 "Shell" 0 0 1560394422311 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1560394422412 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1560394422412 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/projetos/vhdl/contador_nativelink_simulation.rpt" {  } { { "C:/projetos/vhdl/contador_nativelink_simulation.rpt" "0" { Text "C:/projetos/vhdl/contador_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/projetos/vhdl/contador_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1560394422412 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1560394422417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 5 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560394422417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 12 23:53:42 2019 " "Processing ended: Wed Jun 12 23:53:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560394422417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:21:53 " "Elapsed time: 00:21:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560394422417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560394422417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1560394422417 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1560394423025 ""}
