// Seed: 4268103517
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wire id_8,
    input wor id_9
    , id_14,
    output logic id_10,
    input logic id_11,
    input supply0 id_12
);
  initial begin : LABEL_0
    id_10 <= id_11;
  end
  xor primCall (id_1, id_11, id_12, id_14, id_2, id_3, id_4, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    output wire id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri id_5,
    input tri id_6,
    output tri1 id_7,
    input wire id_8,
    output supply0 id_9,
    output wire id_10,
    input tri1 id_11,
    input wor id_12,
    input uwire id_13,
    input wand id_14,
    output tri1 id_15,
    output supply0 id_16,
    input wire id_17,
    output tri1 id_18,
    input tri id_19
);
  tri0 id_21 = 1;
  module_0 modCall_1 ();
endmodule
