#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec  7 18:36:05 2020
# Process ID: 20068
# Current directory: C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1
# Command line: vivado.exe -log snake_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source snake_wrapper.tcl -notrace
# Log file: C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1/snake_wrapper.vdi
# Journal file: C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source snake_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dylan/Desktop/vivado/Snake/snake_imports/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 270.738 ; gain = 39.219
Command: link_design -top snake_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_SNES_0_0/snake_SNES_0_0.dcp' for cell 'snake_i/SNES_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_buttons_0_0/snake_buttons_0_0.dcp' for cell 'snake_i/buttons_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_clk_wiz_0_0/snake_clk_wiz_0_0.dcp' for cell 'snake_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_display_timing_0_0/snake_display_timing_0_0.dcp' for cell 'snake_i/display_timing_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_processing_system7_0_0/snake_processing_system7_0_0.dcp' for cell 'snake_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_rgb2dvi_0_0/snake_rgb2dvi_0_0.dcp' for cell 'snake_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_showOnLED_0_0/snake_showOnLED_0_0.dcp' for cell 'snake_i/showOnLED_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_snakeController_0_1/snake_snakeController_0_1.dcp' for cell 'snake_i/snakeController_0'
INFO: [Netlist 29-17] Analyzing 2233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'snake_wrapper' is not ideal for floorplanning, since the cellview 'snake_snakeController_0_1_snakeController' defined in file 'snake_snakeController_0_1.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. snake_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'snake_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_clk_wiz_0_0/snake_clk_wiz_0_0/snake_clk_wiz_0_0.edf:275]
Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_processing_system7_0_0/snake_processing_system7_0_0.xdc] for cell 'snake_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_processing_system7_0_0/snake_processing_system7_0_0.xdc] for cell 'snake_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'snake_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'snake_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_clk_wiz_0_0/snake_clk_wiz_0_0_board.xdc] for cell 'snake_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_clk_wiz_0_0/snake_clk_wiz_0_0_board.xdc] for cell 'snake_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_clk_wiz_0_0/snake_clk_wiz_0_0.xdc] for cell 'snake_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_clk_wiz_0_0/snake_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_clk_wiz_0_0/snake_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1235.727 ; gain = 572.305
Finished Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_clk_wiz_0_0/snake_clk_wiz_0_0.xdc] for cell 'snake_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/constrs_1/new/snake.xdc]
Finished Parsing XDC File [C:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/constrs_1/new/snake.xdc]
Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'snake_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/Dylan/Desktop/vivado/Snake/Snake.srcs/sources_1/bd/snake/ip/snake_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'snake_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1235.727 ; gain = 964.988
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1235.727 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b8fc1308

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: bcef4216

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 33 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1551614d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 113 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net snake_i/rgb2dvi_0/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net snake_i/rgb2dvi_0/U0/SerialClkIO
INFO: [Opt 31-194] Inserted BUFG sysclk_IBUF_BUFG_inst to drive 78 load(s) on clock net sysclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 17757c04d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 3 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17757c04d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17757c04d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1247.098 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17757c04d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1247.098 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1589a5ecb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.098 ; gain = 11.371
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1/snake_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file snake_wrapper_drc_opted.rpt -pb snake_wrapper_drc_opted.pb -rpx snake_wrapper_drc_opted.rpx
Command: report_drc -file snake_wrapper_drc_opted.rpt -pb snake_wrapper_drc_opted.pb -rpx snake_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1/snake_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.098 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1247.098 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9dd1afce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1247.098 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1247.098 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f98e4c75

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.098 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2ebabaab6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2ebabaab6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.504 ; gain = 38.406
Phase 1 Placer Initialization | Checksum: 2ebabaab6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2a4aef33c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a4aef33c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e3c552fa

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22a14e94a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22a14e94a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 22a14e94a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2057e467f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1efe200fb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2d8522b48

Time (s): cpu = 00:01:06 ; elapsed = 00:00:52 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2d8522b48

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1ebf19074

Time (s): cpu = 00:01:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1285.504 ; gain = 38.406
Phase 3 Detail Placement | Checksum: 1ebf19074

Time (s): cpu = 00:01:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1285.504 ; gain = 38.406

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12164add5

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12164add5

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1336.422 ; gain = 89.324
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.872. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b5a1dfca

Time (s): cpu = 00:01:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1336.422 ; gain = 89.324
Phase 4.1 Post Commit Optimization | Checksum: 1b5a1dfca

Time (s): cpu = 00:01:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1336.422 ; gain = 89.324

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5a1dfca

Time (s): cpu = 00:01:56 ; elapsed = 00:01:45 . Memory (MB): peak = 1336.422 ; gain = 89.324

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5a1dfca

Time (s): cpu = 00:01:56 ; elapsed = 00:01:45 . Memory (MB): peak = 1336.422 ; gain = 89.324

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 176c4fac7

Time (s): cpu = 00:01:56 ; elapsed = 00:01:45 . Memory (MB): peak = 1336.422 ; gain = 89.324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 176c4fac7

Time (s): cpu = 00:01:56 ; elapsed = 00:01:45 . Memory (MB): peak = 1336.422 ; gain = 89.324
Ending Placer Task | Checksum: f7973ab7

Time (s): cpu = 00:01:56 ; elapsed = 00:01:45 . Memory (MB): peak = 1336.422 ; gain = 89.324
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 1336.422 ; gain = 89.324
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1341.273 ; gain = 4.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1/snake_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.273 ; gain = 4.852
INFO: [runtcl-4] Executing : report_io -file snake_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1341.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file snake_wrapper_utilization_placed.rpt -pb snake_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1341.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file snake_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1341.273 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 74af7aeb ConstDB: 0 ShapeSum: 82e7bfcc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 97442c65

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1420.605 ; gain = 79.332
Post Restoration Checksum: NetGraph: 45f8f71b NumContArr: 514b354a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 97442c65

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1420.605 ; gain = 79.332

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 97442c65

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1425.859 ; gain = 84.586

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 97442c65

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1425.859 ; gain = 84.586
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b65b5d33

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1451.523 ; gain = 110.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.758| TNS=-45.389| WHS=-2.146 | THS=-87.722|

Phase 2 Router Initialization | Checksum: 1264083df

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1473.832 ; gain = 132.559

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2bebcc561

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 1474.070 ; gain = 132.797

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3461
 Number of Nodes with overlaps = 1106
 Number of Nodes with overlaps = 430
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.203| TNS=-1521.987| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cbbdeab9

Time (s): cpu = 00:01:45 ; elapsed = 00:01:11 . Memory (MB): peak = 1474.070 ; gain = 132.797

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 526
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.602| TNS=-1166.990| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19c4b6d11

Time (s): cpu = 00:02:01 ; elapsed = 00:01:22 . Memory (MB): peak = 1474.070 ; gain = 132.797
Phase 4 Rip-up And Reroute | Checksum: 19c4b6d11

Time (s): cpu = 00:02:01 ; elapsed = 00:01:22 . Memory (MB): peak = 1474.070 ; gain = 132.797

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c5858384

Time (s): cpu = 00:02:02 ; elapsed = 00:01:23 . Memory (MB): peak = 1474.070 ; gain = 132.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.072| TNS=-1431.949| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18c2e7bd1

Time (s): cpu = 00:02:04 ; elapsed = 00:01:24 . Memory (MB): peak = 1482.172 ; gain = 140.898

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18c2e7bd1

Time (s): cpu = 00:02:04 ; elapsed = 00:01:24 . Memory (MB): peak = 1482.172 ; gain = 140.898
Phase 5 Delay and Skew Optimization | Checksum: 18c2e7bd1

Time (s): cpu = 00:02:04 ; elapsed = 00:01:24 . Memory (MB): peak = 1482.172 ; gain = 140.898

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b29db777

Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 1482.172 ; gain = 140.898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.028| TNS=-387.466| WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b29db777

Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 1482.172 ; gain = 140.898
Phase 6 Post Hold Fix | Checksum: 1b29db777

Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 1482.172 ; gain = 140.898

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.10309 %
  Global Horizontal Routing Utilization  = 3.66405 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d772fda7

Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 1482.172 ; gain = 140.898

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d772fda7

Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 1482.172 ; gain = 140.898

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12b2b2ea9

Time (s): cpu = 00:02:08 ; elapsed = 00:01:28 . Memory (MB): peak = 1482.172 ; gain = 140.898

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-24.028| TNS=-387.466| WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12b2b2ea9

Time (s): cpu = 00:02:08 ; elapsed = 00:01:28 . Memory (MB): peak = 1482.172 ; gain = 140.898
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:08 ; elapsed = 00:01:28 . Memory (MB): peak = 1482.172 ; gain = 140.898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:34 . Memory (MB): peak = 1482.172 ; gain = 140.898
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1482.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1/snake_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1482.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file snake_wrapper_drc_routed.rpt -pb snake_wrapper_drc_routed.pb -rpx snake_wrapper_drc_routed.rpx
Command: report_drc -file snake_wrapper_drc_routed.rpt -pb snake_wrapper_drc_routed.pb -rpx snake_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1/snake_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1482.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file snake_wrapper_methodology_drc_routed.rpt -pb snake_wrapper_methodology_drc_routed.pb -rpx snake_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file snake_wrapper_methodology_drc_routed.rpt -pb snake_wrapper_methodology_drc_routed.pb -rpx snake_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Dylan/Desktop/vivado/Snake/Snake.runs/impl_1/snake_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1482.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file snake_wrapper_power_routed.rpt -pb snake_wrapper_power_summary_routed.pb -rpx snake_wrapper_power_routed.rpx
Command: report_power -file snake_wrapper_power_routed.rpt -pb snake_wrapper_power_summary_routed.pb -rpx snake_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.102 ; gain = 17.930
INFO: [runtcl-4] Executing : report_route_status -file snake_wrapper_route_status.rpt -pb snake_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file snake_wrapper_timing_summary_routed.rpt -pb snake_wrapper_timing_summary_routed.pb -rpx snake_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file snake_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file snake_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force snake_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./snake_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1962.770 ; gain = 462.668
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 18:42:12 2020...
