[
  {
    "title": [
      "Projects for Teaching Computer Organization and Architecture A.1 Interactive Simulations A.2 Research Projects A.3 Simulation Projects SimpleScalar SMPCache A.4 Assembly Language Projects A.5 Reading/Report Assignments A.6 Writing Assignments A.7 Test Bank"
    ],
    "type": null
  },
  {
    "container-title": [
      "ACM Association for Computing Machinery IEEE Institute of Electrical and Electronics Engineers NIST National Institute of Standards and Technology AGAR89 Agarwal, A. Analysis of Cache Performance for Operating Systems and Multiprogramming"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "AGER87 Agerwala",
        "given": "T."
      },
      {
        "family": "Cocke",
        "given": "J."
      },
      {
        "family": "ALLA13 Allan",
        "given": "G."
      }
    ],
    "container-title": [
      "“Heterogeneous System Architecture: Multicore Image Processing Use a Mix of CPU and GPU Elements.” Embedded Computing Design",
      "Technical Report",
      "Chip Design"
    ],
    "date": [
      "1987-01",
      "2013-08-26",
      "2012-12-06"
    ],
    "editor": [
      {
        "family": "ALTS12 Alschuler",
        "given": "F.",
        "particle": "chipdesignmag.com"
      },
      {
        "family": "Gallmeier",
        "given": "J."
      }
    ],
    "location": [
      "Yorktown, NY"
    ],
    "publisher": [
      "IBM Thomas J. Watson Research Center"
    ],
    "title": [
      "High Performance Reduced Instruction Set Processors",
      "DDR4 Bank Groups in Embedded Applications"
    ],
    "type": "article-journal",
    "volume": [
      "RC12434 (#55845"
    ]
  },
  {
    "author": [
      {
        "family": "AMDA67 Amdahl",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the AFIPS Conference"
    ],
    "date": [
      "1967"
    ],
    "title": [
      "Validity of the ­Single-​­Processor Approach to Achieving ­Large-​­Scale Computing Capability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "AMDA13 Amdahl",
        "given": "G."
      },
      {
        "family": "ANDE67a Anderson",
        "given": "D."
      },
      {
        "family": "Sparacio",
        "given": "F."
      },
      {
        "family": "Tomasulo",
        "given": "F."
      },
      {
        "family": "ANDE67b Anderson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Computer",
      "IBM Journal of Research and Development",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2013-12",
      "1967-01",
      "1967-01"
    ],
    "note": [
      "Reprinted in [SWAR90,"
    ],
    "title": [
      "Computer Architecture and Amdahl’s Law",
      "The IBM System/360 Model 91: Machine Philosophy and Instruction Handling",
      "The IBM System/360 Model 91: ­Floating-​­Point Execution Unit"
    ],
    "type": "article-journal",
    "volume": [
      "­Volume 1"
    ]
  },
  {
    "author": [
      {
        "family": "ANTH08 Anthes",
        "given": "G."
      }
    ],
    "date": [
      "2008-06-16"
    ],
    "location": [
      "ComputerWorld"
    ],
    "title": [
      "What’s Next for the x86?"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "AROR12 Arora",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "November/December 2012"
    ],
    "title": [
      "Redefining the Role of the CPU in the Era of ­CPU-​­GPU Integration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ATKI96 Atkins",
        "given": "M."
      },
      {
        "family": "AZIM92 Azimi",
        "given": "M."
      },
      {
        "family": "Prasad",
        "given": "B."
      },
      {
        "family": "Bhat",
        "given": "K."
      },
      {
        "family": "BACO94 Bacon",
        "given": "F."
      },
      {
        "family": "Graham",
        "given": "S."
      },
      {
        "family": "Sharp",
        "given": "O."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON ’92",
      "IEEE Computer",
      "ACM Computing Surveys"
    ],
    "date": [
      "1996-08",
      "1992-02",
      "1994-12",
      "1993"
    ],
    "note": [
      "BAIL93 Bailey, D. “RISC Microprocessors and Scientific Computing.” Proceedings, Supercomputing’93,"
    ],
    "title": [
      "PC Software Performance Tuning",
      "Two Level Cache Architectures",
      "Compiler Transformations for High-Performance Computing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BELL70 Bell",
        "given": "C."
      },
      {
        "family": "Cady",
        "given": "R."
      },
      {
        "family": "McFarland",
        "given": "H."
      },
      {
        "family": "Delagi",
        "given": "B."
      },
      {
        "family": "O’Loughlin",
        "given": "J."
      },
      {
        "family": "Noonan",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, Spring Joint Computer Conference"
    ],
    "date": [
      "1970"
    ],
    "title": [
      "A New Architecture for ­Minicomputers—​­The DEC ­PDP-​­11"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BELL71 Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "date": [
      "1971"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "­McGraw-​­Hill"
    ],
    "title": [
      "Computer Structures: Readings and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL78a Bell",
        "given": "C."
      },
      {
        "family": "Mudge",
        "given": "J."
      },
      {
        "family": "McNamara",
        "given": "J."
      }
    ],
    "date": [
      "1978"
    ],
    "location": [
      "Bedford, MA"
    ],
    "publisher": [
      "Digital Press"
    ],
    "title": [
      "Computer Engineering: A DEC View of Hardware Systems Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL78b Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      },
      {
        "family": "Siewiorek",
        "given": "D."
      },
      {
        "family": "BELL78c Bell",
        "given": "C."
      },
      {
        "family": "Kotok",
        "given": "A."
      },
      {
        "family": "Hastings",
        "given": "T."
      },
      {
        "family": "Hill",
        "given": "R."
      }
    ],
    "container-title": [
      "[BELL78a",
      "Communications of the ACM",
      "J. “A Geometric Approach to Presenting Computer Representations of Integers.” SIGCSE Bulletin"
    ],
    "date": [
      "1978-01",
      "1992-12"
    ],
    "genre": [
      "References 801"
    ],
    "title": [
      "Structural Levels of the ­PDP-​­8",
      "The Evolution of the DEC ­System-​­10",
      "BENH92 Benham"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BOOT51 Booth",
        "given": "A."
      }
    ],
    "container-title": [
      "The Quarterly Journal of Mechanics and Applied Mathematics"
    ],
    "date": [
      "1951"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "A Signed Binary Multiplication Technique"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "BORK03 Borkar",
        "given": "S."
      },
      {
        "family": "BRAD91a Bradlee",
        "given": "D."
      },
      {
        "family": "Eggers",
        "given": "S."
      },
      {
        "family": "Henry",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, 18th Annual International Symposium on Computer Architecture",
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "ACM Queue"
    ],
    "date": [
      "2003-10",
      "1991-05",
      "1991-04"
    ],
    "editor": [
      {
        "family": "BRAD91b Bradlee",
        "given": "D."
      },
      {
        "family": "Eggers",
        "given": "S."
      },
      {
        "family": "Henry",
        "given": "R."
      }
    ],
    "title": [
      "Getting Gigascale Chips: Challenges and Opportunities in Continuing Moore’s Law",
      "The Effect on RISC Performance of Register Set Size and Structure versus Code Generation Strategy",
      "Integrating Register Allocation and Instruction Scheduling for RISCs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BREW97 Brewer",
        "given": "E."
      },
      {
        "family": "BURG97 Burger",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      }
    ],
    "container-title": [
      "Preliminary Discussion of the Logical Design of an Electronic Computer Instrument",
      "Data Communications",
      "Computer Architecture News"
    ],
    "date": [
      "1997-07",
      "1997-06",
      "1999"
    ],
    "editor": [
      {
        "family": "BURK46 Burks",
        "given": "A."
      },
      {
        "family": "Goldstine",
        "given": "H."
      },
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      }
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "note": [
      "Report prepared for U.S. Army Ordnance Department, 1946, reprinted in [BELL71]. BUYY99 Buyya, R. High Performance Cluster Computing: Architectures and Systems."
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Clustering: Multiply and Conquer",
      "The SimpleScalar Tool Set, Version 2.0"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CANT01 Cantin",
        "given": "J."
      },
      {
        "family": "Hill",
        "given": "H."
      }
    ],
    "container-title": [
      "Computer Architecture News"
    ],
    "date": [
      "2001-09"
    ],
    "title": [
      "Cache Performance for Selected SPEC CPU2000 Benchmarks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CART06 Carter",
        "given": "P.P.C.Assembly Language"
      },
      {
        "family": "CEKL97 Cekleov",
        "given": "M."
      },
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "CHAI82 Chaitin",
        "given": "G."
      },
      {
        "family": "CHOW86 Chow",
        "given": "F."
      },
      {
        "family": "Himmelstein",
        "given": "M."
      },
      {
        "family": "Killian",
        "given": "E."
      },
      {
        "family": "Weber",
        "given": "L."
      },
      {
        "family": "CHOW87 Chow",
        "given": "F."
      },
      {
        "family": "Correll",
        "given": "S."
      },
      {
        "family": "Himmelstein",
        "given": "M."
      },
      {
        "family": "Killian",
        "given": "E."
      },
      {
        "family": "Weber",
        "given": "L."
      },
      {
        "family": "CHOW90 Chow",
        "given": "F."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "D.",
        "given": "Hurani"
      },
      {
        "family": "A."
      },
      {
        "family": "Gnadrey",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings, SIG-PLAN Symposium on Compiler Construction",
      "Proceedings, COMPCON Spring ’86",
      "Proceedings, Second International Conference on Architectural Support for Programming Languages and Operating Systems",
      "IEEE Micro",
      "ACM Transactions on Programming Languages",
      "Computer Architecture News"
    ],
    "date": [
      "2006-07-23",
      "September/October 1997",
      "1982-06",
      "1986-03",
      "1987-10",
      "1990-10",
      "2006-09",
      "1985-02"
    ],
    "note": [
      "CITR06 Citron,",
      "CLAR85 Clark, D., and Emer, J. “Performance of the ­VAX-​­11/780 Translation Buffer: Simulation and Measurement.” ACM Transactions on Computer Systems,"
    ],
    "title": [
      "­Virtual-​­Address Caches, Part 1: Problems and Solutions in Uniprocessors",
      "Register Allocation and Spilling via Graph Coloring",
      "Engineering a RISC Compiler System",
      "How Many Addressing Modes Are Enough?",
      "The Priority-Based Coloring Approach to Register Allocation",
      "The Harmonic or Geometric Mean: Does it Really Matter?"
    ],
    "type": "article-journal",
    "url": [
      "http://www.drpaulcarter.com/pcasm/."
    ]
  },
  {
    "author": [
      {
        "family": "COHE81 Cohen",
        "given": "D."
      },
      {
        "family": "COOK82 Cook",
        "given": "R."
      },
      {
        "family": "Dande",
        "given": "N."
      },
      {
        "family": "COLW85a Colwell",
        "given": "R."
      },
      {
        "family": "Hitchcock",
        "given": "C."
      },
      {
        "family": "Jensen",
        "given": "E."
      },
      {
        "family": "Brinkley-Sprunt",
        "given": "H."
      },
      {
        "family": "Kollar",
        "given": "C."
      }
    ],
    "container-title": [
      "Proceedings, Symposium on Architecture Support for Programming Languages and Operating Systems",
      "Computer",
      "Computer"
    ],
    "date": [
      "1981-10",
      "1982-03",
      "1985-09",
      "1985-12"
    ],
    "note": [
      "COLW85b Colwell, R., Hitchcock, C., Jensen, E., Brinkley-Sprunt, H., and Kollar, C. “More Controversy About ‘Computers, Complexity, and Controversy.’ ” Computer,"
    ],
    "title": [
      "On Holy Wars and a Plea for Peace",
      "An Experiment to Improve Operand Addressing",
      "Computers, Complexity, and Controversy"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "COON81 Coonen",
        "given": "J."
      },
      {
        "family": "COUT86 Coutant",
        "given": "D."
      },
      {
        "family": "Hammond",
        "given": "C."
      },
      {
        "family": "Kelley",
        "given": "J."
      },
      {
        "family": "CRAG79 Cragon",
        "given": "H."
      },
      {
        "family": "CRAW90 Crawford",
        "given": "J."
      },
      {
        "family": "Curran",
        "given": "B."
      },
      {
        "others": true
      },
      {
        "family": "DATT93 Dattatreya",
        "given": "G."
      },
      {
        "family": "DAVI87 Davidson",
        "given": "J."
      },
      {
        "family": "Vaughan",
        "given": "R."
      },
      {
        "given": "P."
      },
      {
        "given": "H."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’86",
      "Proceedings, Second International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, Fourteenth Annual International Symposium on Computer Architecture",
      "IEEE Computer",
      "Computer Architecture News",
      "IEEE Micro",
      "IEEE Micro",
      "IEEE Transactions on Education",
      "Communications of the ACM"
    ],
    "date": [
      "1981-03",
      "1986-03",
      "1979-02",
      "1990-02",
      "March/April 2011",
      "1993-02",
      "1987-10",
      "1968-05",
      "1987"
    ],
    "note": [
      "802 References CURR11",
      "DENN68 Denning,",
      "DERO87 DeRosa, J., and Levy,"
    ],
    "title": [
      "Underflow and Denormalized Numbers",
      "Compilers for the New Generation of ­Hewlett-Packard Computers",
      "An Evaluation of Code Space Requirements and Performance of Various Architectures",
      "The i486 CPU: Executing Instructions in One Clock Cycle",
      "The zEnterprise 196 System and Microprocessor",
      "A Systematic Approach to Teaching Binary Arithmetic in a First Course",
      "The Effect of Instruction Set Complexity on Program Size and Memory Performance",
      "The Working Set Model for Program Behavior",
      "An Evaluation of Branch Architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DEWA90 Dewar",
        "given": "R."
      },
      {
        "family": "Smosna",
        "given": "M."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "­McGraw-​­Hill"
    ],
    "title": [
      "Microprocessors: A Programmer’s View"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DEWD84 Dewdney",
        "given": "A."
      }
    ],
    "container-title": [
      "IBM zEnterprise EC12 Technical Guide. IBM Redbook SG24-8049-01",
      "Scientific American"
    ],
    "date": [
      "1984-05",
      "2013-12"
    ],
    "editor": [
      {
        "family": "DOBO13 Dobos",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "title": [
      "In the Game Called Core War Hostile Programs Engage in a Battle of Bits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DOWD98 Dowd",
        "given": "K."
      },
      {
        "family": "Severance",
        "given": "C."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Sebastopol, CA"
    ],
    "publisher": [
      "O’Reilly"
    ],
    "title": [
      "High Performance Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "EISC07 Eischen",
        "given": "C."
      }
    ],
    "container-title": [
      "Network World"
    ],
    "date": [
      "2007-04-09"
    ],
    "title": [
      "RAID 6 Covers More Bases"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "ELAY85 ­El-​­Ayat, K., and Agarwal, R."
      },
      {
        "family": "FATA08 Fatahalian",
        "given": "K."
      },
      {
        "family": "Houston",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Micro",
      "Communications of the ACM"
    ],
    "date": [
      "1985-12",
      "2008-10",
      "2015"
    ],
    "location": [
      "Cambridge, UK"
    ],
    "note": [
      "FEIT15 Feitelson, D. Workload Modeling for Computer Systems Performance Evaluation."
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "The Intel 80386—Architecture and Implementation",
      "A Closer Look at GPUs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FLEM86 Fleming",
        "given": "P."
      },
      {
        "family": "Wallace",
        "given": "J."
      },
      {
        "family": "FLYN72 Flynn",
        "given": "M."
      },
      {
        "family": "FLYN87 Flynn",
        "given": "M."
      },
      {
        "family": "Mitchell",
        "given": "C."
      },
      {
        "family": "Mulder",
        "given": "J."
      },
      {
        "family": "FRAI83 Frailey",
        "given": "D."
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "IEEE Transactions on Computers",
      "Computer",
      "Computer Architecture News",
      "Application Note AN2663. Freescale Semiconductor, Inc"
    ],
    "date": [
      "1986-03",
      "1972-09",
      "1987-09",
      "2008",
      "1983-06",
      "2004",
      "1998"
    ],
    "genre": [
      "Technical Report ­TR-​­980501-01,"
    ],
    "note": [
      "available in Premium Content Document section) GHAI98 Ghai, S., Joyner, J., and John, L. Investigating the Effectiveness of a Third Level Cache."
    ],
    "publisher": [
      "Copenhagen University College of Engineering",
      "Laboratory for Computer Architecture, University of Texas at Austin"
    ],
    "title": [
      "How Not to Lie with Statistics: The Correct Way to Summarize Benchmark Results",
      "Some Computer Organizations and Their Effectiveness",
      "And Now a Case for More Complex Instruction Sets",
      "FOG08 Fog, A. Optimizing Subroutines in Assembly Language: An Optimization Guide for x86 Platforms",
      "Word Length of a Computer Architecture: Definitions and Applications",
      "GENU04 Genu, P. A Cache Primer"
    ],
    "type": "article-journal",
    "url": [
      "http://www.agner"
    ]
  },
  {
    "author": [
      {
        "family": "GIBB04 Gibbs",
        "given": "W."
      },
      {
        "family": "GIFF87 Gifford",
        "given": "D."
      },
      {
        "family": "Spector",
        "given": "A."
      }
    ],
    "container-title": [
      "Scientific American",
      "Communications of the ACM"
    ],
    "date": [
      "2004-11",
      "1987-04"
    ],
    "title": [
      "A Split at the Core",
      "Case Study: IBM’s System/360-370 Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GILA95 Giladi",
        "given": "R."
      },
      {
        "family": "Ahituv",
        "given": "N."
      },
      {
        "family": "GOER12 Goering",
        "given": "R."
      },
      {
        "family": "GOLD54 Goldstine",
        "given": "H."
      },
      {
        "family": "Pomerene",
        "given": "J."
      },
      {
        "family": "Smith",
        "given": "C."
      }
    ],
    "container-title": [
      "Cadence Industry Insight Blogs",
      "Computer"
    ],
    "date": [
      "1995-08",
      "2012-08-22",
      "1954"
    ],
    "genre": [
      "cadence_blogs_8/b/ii/archive/2012/08/22/­keynote-​­new-​­memory-​­technologies-challengenand-flash-and-dram References 803"
    ],
    "location": [
      "Princeton"
    ],
    "publisher": [
      "The Institute for Advanced Study Electronic Computer Project"
    ],
    "title": [
      "SPEC as a Performance Evaluation Measure",
      "New Memory Technologies Challenge NAND Flash and DRAM",
      "Final Progress Report on the Physical Realization of an Electronic Computing Instrument"
    ],
    "type": "article-journal",
    "url": [
      "http://community.cadence.com/"
    ]
  },
  {
    "author": [
      {
        "family": "GSOE08 Gsoedl",
        "given": "J."
      }
    ],
    "container-title": [
      "Storage"
    ],
    "date": [
      "2008-07"
    ],
    "title": [
      "Solid State: New Frontier in Storage"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GUST88 Gustafson",
        "given": "J."
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1988-05"
    ],
    "title": [
      "Reevaluating Amdahl’s Law"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HAND98 Handy",
        "given": "J."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Diego"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "The Cache Memory Book"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HARR06 Harris",
        "given": "W."
      }
    ],
    "date": [
      "2006-11-02"
    ],
    "genre": [
      "­bit-​­tech.net technical paper,"
    ],
    "title": [
      "­Multi-​­Core in the Source Engine"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "HAYE98 Hayes",
        "given": "J."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "­McGraw-​­Hill"
    ],
    "title": [
      "Computer Architecture and Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HEAT84 Heath",
        "given": "J."
      },
      {
        "family": "HENN07 Henning",
        "given": "J."
      }
    ],
    "container-title": [
      "Computer Architecture News",
      "Computer Architecture News"
    ],
    "date": [
      "1984-03",
      "2007-03",
      "2012"
    ],
    "editor": [
      {
        "family": "HENN12 Hennessy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "location": [
      "Waltham, MA"
    ],
    "publisher": [
      "Morgan Kaufman"
    ],
    "title": [
      "­Re-​­Evaluation of RISC 1",
      "SPEC CPU Suite Growth: An Historical Perspective",
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HENN82 Hennessy",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings, Symposium on Architectural Support for Programming Languages and Operating Systems",
      "J. “VLSI Processor Architecture.” IEEE Transactions on Computers"
    ],
    "date": [
      "1982-03",
      "1984-12"
    ],
    "title": [
      "Hardware/Software Tradeoffs for Increased Performance",
      "HENN84 Hennessy"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HILL64 Hill",
        "given": "R."
      },
      {
        "family": "HILL89 Hill",
        "given": "M."
      }
    ],
    "container-title": [
      "Datamation",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1964-02",
      "1989-12",
      "1983-05"
    ],
    "genre": [
      "Technical Report No. 83-243,"
    ],
    "note": [
      "HUCK83 Huck, T."
    ],
    "publisher": [
      "Comparative Analysis of Computer Architectures. Stanford University"
    ],
    "title": [
      "Stored Logic Programming and Applications",
      "Evaluating Associativity in CPU Caches"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HUGG05 Huggahalli",
        "given": "R."
      },
      {
        "family": "Iyer",
        "given": "R."
      },
      {
        "family": "Tetrick",
        "given": "S."
      }
    ],
    "container-title": [
      "Proceedings, 32nd Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Direct Cache Access for High Bandwidth Network I/O"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HUGU91 Huguet",
        "given": "M."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "container-title": [
      "ACM Transactions on Computer Systems"
    ],
    "date": [
      "1991-02"
    ],
    "title": [
      "Architectural Support for Reduced Register Saving/­Restoring in Single-Window Register Files"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HWAN93 Hwang",
        "given": "K."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "­McGraw-​­Hill"
    ],
    "title": [
      "Advanced Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HWAN99 Hwang",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Concurrency, ­January–​­March 1999. INTE98 Intel Corp. Pentium Pro and Pentium II Processors and Related Products"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Aurora, CO"
    ],
    "title": [
      "Designing SSI Clusters with Hierarchical Checkpointing and Single I/O Space"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "Integrated Network Acceleration Features of Intel I/O Acceleration Technology and Microsoft Windows Server 2008. Intel White Paper, February 2004. INTE12 Intel Corp. Intel Data Direct I/O Technology (Intel DDIO): A Primer. Intel White Paper, February 2012. INTE14 Intel Corp. The Computer Architecture of Intel Processor Graphics Gen8. Intel White Paper"
    ],
    "date": [
      "2004-02",
      "2014-09"
    ],
    "genre": [
      "Intel White Paper,"
    ],
    "title": [
      "INTE04 Intel Research and Development. Architecting the Era of Tera",
      "INTE08 Intel Corp"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "JACO95 Jacob",
        "given": "B."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "date": [
      "2013",
      "2014",
      "1995-03"
    ],
    "edition": [],
    "genre": [
      "Tech Report ­CSE-​­TR-​­231-95,"
    ],
    "publisher": [
      "University of Michigan"
    ],
    "title": [
      "ITRS14 The International Technology Roadmap For Semiconductors",
      "Notes on Calculating Computer Performance"
    ],
    "type": "report",
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "JACO08 Jacob",
        "given": "B."
      },
      {
        "family": "Ng",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "D."
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Memory Systems: Cache, DRAM, Disk"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "JAIN91 Jain",
        "given": "R."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "The Art of Computer System Performance Analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "References JAME90 James",
        "given": "D."
      },
      {
        "family": "JEFF12 Jeff",
        "given": "B."
      }
    ],
    "citation-number": [
      "804"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1983-09",
      "2012-09",
      "1991"
    ],
    "genre": [
      "ARM White Paper,"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "note": [
      "JOHN91 Johnson, M. Superscalar Microprocessor Design."
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Multiplexed Buses: The Endian Wars Continue",
      "Advances in big.Little Technology for Power and Energy Savings"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "JOHN04 John",
        "given": "L."
      },
      {
        "family": "JOUP88 Jouppi",
        "given": "N."
      },
      {
        "family": "JOUP89a Jouppi",
        "given": "N."
      },
      {
        "family": "Wall",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems, April 1989. JOUP89b Jouppi, N. “The Nonuniform Distribution of I­ nstruction-​­Level and Machine Parallelism and its Effect on Performance.” IEEE Transactions on Computers",
      "Computer Architecture News",
      "Computer Architecture News"
    ],
    "date": [
      "2004-03",
      "1988-06",
      "1989-12"
    ],
    "title": [
      "More on finding a Single Number to indicate Overall Performance of a Benchmark Suite",
      "Superscalar versus Superpipelined Machines",
      "Available I­ nstruction-​­Level Parallelism for Superscalar and Superpipelined Machines"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KAPP00 Kapp",
        "given": "C."
      }
    ],
    "container-title": [
      "Dr. Dobb’s Journal"
    ],
    "date": [
      "2000-07"
    ],
    "title": [
      "Managing Cluster Computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KATE83 Katevenis",
        "given": "M."
      }
    ],
    "date": [
      "1983-10",
      "1985"
    ],
    "genre": [
      "Ph.D. Dissertation,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "note": [
      "Reprinted by"
    ],
    "publisher": [
      "Computer Science Department, University of California at Berkeley",
      "MIT Press"
    ],
    "title": [
      "Reduced Instruction Set Computer Architectures for VLSI"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "KATZ89 Katz",
        "given": "R."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "KNUT71 Knuth",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Software Practice and Experience"
    ],
    "date": [
      "1989-12",
      "1971"
    ],
    "title": [
      "Disk System Architecture for High Performance Computing",
      "An Empirical Study of FORTRAN Programs"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "KUCK77 Kuck",
        "given": "D."
      },
      {
        "family": "Parker",
        "given": "D."
      },
      {
        "family": "Sameh",
        "given": "A."
      },
      {
        "family": "KULT13 Kulrursay",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1977-07",
      "2013"
    ],
    "title": [
      "An Analysis of Rounding Methods in F ­ loating-Point Arithmetic",
      "Evaluating S ­ TT-​­RAM as an E ­ nergy-​­Efficient Main Memory Alternative"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KUMA07 Kumar",
        "given": "A."
      },
      {
        "family": "Huggahalli",
        "given": "R."
      }
    ],
    "container-title": [
      "40th IEEE/ACM International Symposium on Microarchitecture"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Impact of Cache Coherence Protocols on the Processing of Network Traffic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEE91 Lee",
        "given": "R."
      },
      {
        "family": "Kwok",
        "given": "A."
      },
      {
        "family": "Briggs",
        "given": "F."
      },
      {
        "family": "LEE10 Lee",
        "given": "B."
      },
      {
        "others": true
      },
      {
        "family": "LEAN06 Lean",
        "given": "E."
      },
      {
        "family": "Maccabe",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "15th IEEE Symposium on ­High-​­Performance Interconnects",
      "IEEE Micro"
    ],
    "date": [
      "1991-04",
      "January/February 2010",
      "2007-08",
      "2007-03"
    ],
    "note": [
      "LEON07 Leonard, T. “Dragged Kicking and Screaming: Source Multicore.” Proceedings, Game Developers Conference 2007,"
    ],
    "title": [
      "The Floating Point Performance of a Superscalar SPARC Processor",
      "­Phase-​­Change Technology and the Future of Main Memory",
      "Reducing Memory Bandwidth for ­Chip-​­Multiprocessors using Cache Injection"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LILJ88 Lilja",
        "given": "D."
      },
      {
        "family": "LILJ93 Lilja",
        "given": "D."
      }
    ],
    "container-title": [
      "Computer",
      "ACM Computing Surveys"
    ],
    "date": [
      "1988-07",
      "1993-09",
      "2000"
    ],
    "location": [
      "Cambridge, UK"
    ],
    "note": [
      "LILJ00 Lilja, D. Measuring Computer Performance: A Practitioner’s Guide."
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Reducing the Branch Penalty in Pipelined Processors",
      "Cache Coherence in L ­ arge-​­Scale ­Shared-​­Memory Multiprocessors: Issues and Comparisons"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LITT61 Little",
        "given": "J."
      },
      {
        "family": "LITT11 Little",
        "given": "J."
      },
      {
        "family": "LOVE96 Lovett",
        "given": "T."
      },
      {
        "family": "Clapp",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, 23rd Annual International Symposium on Computer Architecture",
      "Operations Research"
    ],
    "date": [
      "1961-05",
      "1996-05"
    ],
    "genre": [
      "Operations Research, ­May–​­June 2011. References 805"
    ],
    "title": [
      "A Proof for the Queuing Formula: L = λW",
      "Little’s Law as Viewed on its 50th Anniversary",
      "Implementation and Performance of a ­CC-​­NUMA System"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LUND77 Lunde",
        "given": "A."
      },
      {
        "family": "MACD84 MacDougall",
        "given": "M."
      },
      {
        "family": "MANJ01a Manjikian",
        "given": "N."
      },
      {
        "family": "MANJ01b Manjikian",
        "given": "N."
      },
      {
        "family": "MASH04 Mashey",
        "given": "J."
      },
      {
        "family": "MASH95 Mashey",
        "given": "J."
      }
    ],
    "container-title": [
      "USENET comp.arch newsgroup, article 46782",
      "Communications of the ACM",
      "IEEE Computer",
      "Computer Architecture News",
      "Computer Architecture News",
      "Computer Architecture News",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1977-03",
      "1984-07",
      "2001-09",
      "2001-03",
      "2004-09",
      "1995-02",
      "July/September 1997",
      "1984-11"
    ],
    "editor": [
      {
        "family": "MAK97 Mak",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "note": [
      "MAYB84 Mayberry, W., and Efland, G. “Cache Boosts Multiprocessor Performance.” Computer Design,"
    ],
    "title": [
      "Empirical Evaluation of Some Features of Instruction Set Processor Architectures",
      "­Instruction-​­level Program and Process Modeling",
      "More Enhancements of the SimpleScalar Tool Set",
      "Multiprocessor Enhancements of the SimpleScalar Tool Set",
      "War of the Benchmark Means: Time for a Truce",
      "CISC vs. RISC (or what is RISC really",
      "Shared-Cache Clusters in a System with a Fully Shared Memory"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCDO05 McDougall",
        "given": "R."
      },
      {
        "family": "MCDO06 McDougall",
        "given": "R."
      },
      {
        "family": "Laudon",
        "given": "J."
      }
    ],
    "container-title": [
      "ACM Queue",
      "; login"
    ],
    "date": [
      "2005-09",
      "2006-10"
    ],
    "title": [
      "Extreme Software Scaling",
      "­Multi-​­Core Microprocessors are Here"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCMA93 McMahon",
        "given": "F."
      },
      {
        "family": "MOOR65 Moore",
        "given": "G.",
        "particle": "benchmark/livermore"
      },
      {
        "family": "MORR74 Morris",
        "given": "M."
      },
      {
        "family": "MORS78 Morse",
        "given": "S."
      },
      {
        "family": "Pohlman",
        "given": "W."
      },
      {
        "family": "Ravenel",
        "given": "B."
      },
      {
        "family": "MYER78 Myers",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Source",
      "Electronics Magazine",
      "ACM SIGMETRICS Performance Evaluation Review",
      "Computer",
      "Computer Architecture News"
    ],
    "date": [
      "1993-10",
      "1965-04-19",
      "1998-01",
      "1974-10",
      "1978-06",
      "1978-06"
    ],
    "edition": [
      "Reprint"
    ],
    "title": [
      "L.L.N.L Fortran Kernels Test",
      "Cramming More Components Onto Integrated Circuits",
      "Kiviat ­Graphs—​­Conventions and Figures of Merit",
      "The Intel 8086 Microprocessor: A 16-bit Evolution of the 8080",
      "The Evaluation of Expressions in a Storage-to-Storage Architecture"
    ],
    "type": "article-journal",
    "url": [
      "www.netlib.org/"
    ]
  },
  {
    "date": [
      "2012"
    ],
    "title": [
      "NASM12 The NASM Development Team. ­NASM—​­The Netwide Assembler"
    ],
    "type": null,
    "url": [
      "http://nasm.us/,"
    ]
  },
  {
    "author": [
      {
        "family": "NOVI93 Novitsky",
        "given": "J."
      },
      {
        "family": "Azimi",
        "given": "M."
      },
      {
        "family": "Ghaznavi",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON ’92"
    ],
    "date": [
      "1993-02",
      "2009-08"
    ],
    "genre": [
      "NVIDIA White Paper,"
    ],
    "title": [
      "Optimizing Systems Performance Based on Pentium Processors",
      "NVID09 NVIDIA, “NVIDIA’s Next Generation CUDA Compute Architecture: Fermi"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "NVIDIA",
        "given": "NVID14"
      }
    ],
    "date": [
      "2014"
    ],
    "publisher": [
      "NVIDIA Documentation"
    ],
    "title": [
      "CUDA C Programming Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "OWEN08 Owens",
        "given": "J."
      },
      {
        "others": true
      },
      {
        "family": "PADE81 Padegs",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "B. Computer Arithmetic: Algorithms and Hardware Design",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2008-05",
      "1981-09",
      "2010"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "GPU Computing",
      "System/360 and Beyond",
      "PARH10 Parhami"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT82a Patterson",
        "given": "D."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "PATT82b Patterson",
        "given": "D."
      },
      {
        "family": "Piepho",
        "given": "R."
      }
    ],
    "container-title": [
      "Computer",
      "IEEE Micro"
    ],
    "date": [
      "1982-09",
      "1982-11"
    ],
    "title": [
      "A VLSI RISC",
      "Assessing RISCs in ­High-​­Level Language Support"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT84 Patterson",
        "given": "D."
      },
      {
        "family": "PATT85a Patterson",
        "given": "D."
      },
      {
        "family": "PATT85b Patterson",
        "given": "D."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Katz",
        "given": "R."
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "Proceedings, ACM SIGMOD Conference of Management of Data",
      "Computer Architecture News",
      "Computer"
    ],
    "date": [
      "1984-03",
      "1985-01",
      "1985-11",
      "1988-06"
    ],
    "genre": [
      "806 References PATT88"
    ],
    "title": [
      "RISC Watch",
      "Reduced Instruction Set Computers",
      "Response to ‘Computers, Complexity, and Controversy.’",
      "A Case for Redundant Arrays of Inexpensive Disks (RAID"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PEDD14 Peddle",
        "given": "J."
      }
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "2014-09-22"
    ],
    "title": [
      "Inside Intel’s Gen 8 GPU"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PEIR99 Peir",
        "given": "J."
      },
      {
        "family": "Hsu",
        "given": "W."
      },
      {
        "family": "Smith",
        "given": "A."
      },
      {
        "family": "PELE97 Peleg",
        "given": "A."
      },
      {
        "family": "Wilkie",
        "given": "S."
      },
      {
        "family": "Weiser",
        "given": "U."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers",
      "Communications of the ACM"
    ],
    "date": [
      "1999-02",
      "1997-01"
    ],
    "title": [
      "Functional Implementation Techniques for CPU Cache Memories",
      "Intel MMX for Multimedia PCs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PFIS98 Pfister",
        "given": "G."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "In Search of Clusters"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PHAN07 Phanslkar",
        "given": "A."
      },
      {
        "family": "Joshi",
        "given": "A."
      },
      {
        "family": "John",
        "given": "L."
      }
    ],
    "container-title": [
      "ACM International Symposium on Computer Architecture"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "CA’07"
    ],
    "title": [
      "Analysis of Redundancy and Application Balance in the SPEC CPU2006 Benchmark Suite"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "POLL99 Pollack",
        "given": "F."
      }
    ],
    "container-title": [
      "Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies” (keynote address"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PRES01 Pressel",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings, ACM Symposium on Applied Computing"
    ],
    "date": [
      "2001-03"
    ],
    "title": [
      "Fundamental Limitations on the Use of Prefetching and Stream Buffers for Scientific Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PROP11 Prophet",
        "given": "G."
      }
    ],
    "container-title": [
      "IDN"
    ],
    "date": [
      "2011-12-02"
    ],
    "title": [
      "Use GPUs to Boost Acceleration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PRZY88 Przybylski",
        "given": "S."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "PRZY90 Przybylski",
        "given": "S."
      },
      {
        "family": "RADI83 Radin",
        "given": "G."
      },
      {
        "family": "RAGA83 Ragan-Kelley",
        "given": "R."
      },
      {
        "family": "Clark",
        "given": "R."
      },
      {
        "family": "RAOU09 Raouk",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "given": "E."
      }
    ],
    "container-title": [
      "Proceedings, 15th Annual International Symposium on Computer Architecture",
      "Proceedings, 17th Annual International Symposium on Computer Architecture",
      "IBM Journal of Research and Development",
      "Computer Design",
      "IBM Journal of Research and Development",
      "IEEE Transactions on Computers",
      "Computing Surveys"
    ],
    "date": [
      "1988-06",
      "1990-05",
      "1983-05",
      "1983-11",
      "July/September 2008",
      "1998-08",
      "1976-06"
    ],
    "editor": [
      {
        "family": "RECH98 Reches",
        "given": "S."
      },
      {
        "family": "Weiss",
        "given": "S."
      }
    ],
    "note": [
      "REDD76 Reddi, S., and Feustel,"
    ],
    "title": [
      "Performance ­Trade-​­offs in Cache Design",
      "The Performance Impact of Block Size and Fetch Strategies",
      "The 801 Minicomputer",
      "Applying RISC Theory to a Large Computer",
      "­Phase-​­Change Random Access Memory: A Scalable Technology",
      "Implementation and Analysis of Path History in Dynamic Branch Prediction Schemes",
      "A Conceptual Framework for Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "REIM06 Reimer",
        "given": "J."
      },
      {
        "family": "Robin",
        "given": "P."
      }
    ],
    "container-title": [
      "Embedded Linux Conference",
      "ars technica"
    ],
    "date": [
      "2006-11-05",
      "2007"
    ],
    "genre": [
      "arstechnica.com/ articles/paedia/cpu/­valve-​­multicore.ars ROBI07"
    ],
    "title": [
      "Valve Goes Multicore",
      "Experiment with Linux and ARM ­Thumb-​­2 ISA"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "RODR01 Rodriguez",
        "given": "M."
      },
      {
        "family": "Perez",
        "given": "J."
      },
      {
        "family": "Pulido",
        "given": "J."
      },
      {
        "family": "SAND10 Sanders",
        "given": "J."
      },
      {
        "family": "Kandrot",
        "given": "E."
      }
    ],
    "container-title": [
      "Microprocessors and Microsystems"
    ],
    "date": [
      "2001-06",
      "2010"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "­Addison-​­Wesley Professional"
    ],
    "title": [
      "An Educational Tool for Testing Caches on Symmetric Multiprocessors",
      "CUDA by Example: An Introduction to ­General-​­Purpose GPU Programming"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SATY81 Satyanarayanan",
        "given": "M."
      },
      {
        "family": "Bhandarkar",
        "given": "D."
      },
      {
        "family": "SEBE76 Sebern",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Computer"
    ],
    "date": [
      "1981-12",
      "1976-06"
    ],
    "title": [
      "Design ­Trade-​­Offs in ­VAX-​­11 Translation Buffer Organization",
      "A ­Minicomputer-​­compatible Microcomputer System: The DEC ­LSI-​­11"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SERL86 Serlin",
        "given": "O."
      }
    ],
    "container-title": [
      "Datamation"
    ],
    "date": [
      "1986-06-01"
    ],
    "title": [
      "MIPS, Dhrystones, and Other Tales"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SHAN38 Shannon",
        "given": "C."
      }
    ],
    "container-title": [
      "AIEE Transactions"
    ],
    "date": [
      "1938"
    ],
    "title": [
      "Symbolic Analysis of Relay and Switching Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "SHAR03 Sharma",
        "given": "A."
      },
      {
        "family": "SHUM13 Shum",
        "given": "C."
      },
      {
        "family": "Susaba",
        "given": "F."
      },
      {
        "family": "Jacobi",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2003",
      "March/April 2013"
    ],
    "genre": [
      "References 807"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Advanced Semiconductor Memories: Architectures, Designs, and Applications",
      "IBM zEC12: The ­Third-​­Generation ­High-​ ­Frequency Mainframe Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SIEW82 Siewiorek",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "­McGraw-​­Hill"
    ],
    "title": [
      "Computer Structures: Principles and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SIMO96 Simon",
        "given": "H."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The Sciences of the Artificial"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SLAV12 Slavici",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE International Conference on Cluster Computing"
    ],
    "date": [
      "2012"
    ],
    "title": [
      "Adapting Irregular Computations to Large ­CPU-​­GPU Clusters in the MADNESS Framework"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SMIT82 Smith",
        "given": "A."
      },
      {
        "family": "SMIT87 Smith",
        "given": "A."
      },
      {
        "family": "SMIT88 Smith",
        "given": "J."
      },
      {
        "family": "SMIT89 Smith",
        "given": "M."
      },
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings of the IEEE",
      "ACM Computing Surveys",
      "IEEE Transactions on Communications",
      "Communications of the ACM"
    ],
    "date": [
      "1982-09",
      "1987-09",
      "1988-10",
      "1989-04",
      "1995-12",
      "1990-03"
    ],
    "editor": [
      {
        "family": "SMIT95 Smith",
        "given": "J."
      },
      {
        "family": "Sohi",
        "given": "G."
      }
    ],
    "note": [
      "SOHI90 Sohi, G. “Instruction Issue Logic for High-Performance Interruptable, Multiple Functional Unit, Pipelined Computers.” IEEE Transactions on Computers,"
    ],
    "title": [
      "Cache Memories",
      "Line (Block) Size Choice for CPU Cache Memories",
      "Characterizing Computer Performance with a Single Number",
      "Limits on Multiple Instruction Issue",
      "The Microarchitecture of Superscalar Processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "STAL14a Stallings",
        "given": "W."
      }
    ],
    "container-title": [
      "Internet Protocol Journal"
    ],
    "date": [
      "2014-09"
    ],
    "title": [
      "Gigabit ­Wi-​­Fi"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "STAL14b Stallings",
        "given": "W."
      },
      {
        "family": "STAL15 Stallings",
        "given": "W."
      }
    ],
    "container-title": [
      "Internet Protocol Journal"
    ],
    "date": [
      "2014-12",
      "2015"
    ],
    "edition": [
      "Eighth"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Pearson"
    ],
    "title": [
      "Gigabit Ethernet",
      "Operating Systems, Internals and Design Principles"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "STEN90 Stenstrom",
        "given": "P."
      },
      {
        "family": "STEV64 Stevens",
        "given": "W."
      }
    ],
    "container-title": [
      "STEV13 Stevens, A. Introduction to AMBS 4 ACE and big.Little Processing Technology. ARM White Paper",
      "Computer",
      "IBM Systems Journal"
    ],
    "date": [
      "1990-06",
      "1964",
      "2013-07-29"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Reprinted in [SIEW82]."
    ],
    "title": [
      "A Survey of Cache Coherence Schemes of Multiprocessors",
      "The Structure of System/360, Part II: System Implementation"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "STRE78 Strecker",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings, National Computer Conference"
    ],
    "date": [
      "1978"
    ],
    "title": [
      "­VAX-​­11/780: A Virtual Address Extension to the DEC ­PDP-​­11 Family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "STRE83 Strecker",
        "given": "W."
      },
      {
        "family": "STRI79 Stritter",
        "given": "E."
      },
      {
        "family": "Gunter",
        "given": "T."
      },
      {
        "family": "TAMI83 Tamir",
        "given": "Y."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "TANE78 Tanenbaum",
        "given": "A."
      },
      {
        "given": "A."
      }
    ],
    "container-title": [
      "66AK2H12/06 Multicore DSP+ARM KeyStone II ­System-​­on-​­Chip (SoC). Data Manual SPRS866",
      "ACM Transactions on Computer Systems",
      "Computer",
      "IEEE Transactions on Computers",
      "Communications of the ACM",
      "IEEE Transactions on Computers",
      "IEEE Micro"
    ],
    "date": [
      "1983-11",
      "1979-02",
      "1983-11",
      "1978-03",
      "2012-11",
      "1970-10",
      "1981-05"
    ],
    "editor": [
      {
        "family": "TJAD70 Tjaden",
        "given": "G."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "note": [
      "TOON81 Toong, H., and Gupta,"
    ],
    "title": [
      "Transient Behavior of Cache Memories",
      "A Microprocessor Architecture for a Changing World: The Motorola 68000",
      "Strategies for Managing the Register File in RISC",
      "Implications of Structured Programming for Machine Architecture",
      "TI12 Texas Instruments",
      "Detection and Parallel Execution of Independent Instructions",
      "An Architectural Comparison of Contemporary 16-Bit Microprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "TUCK67 Tucker",
        "given": "S."
      }
    ],
    "container-title": [
      "IBM Systems Journal"
    ],
    "date": [
      "1967"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Microprogram Control for System/360"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "UNGE02 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      }
    ],
    "container-title": [
      "The Computer Journal"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Multithreaded Processors"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "UNGE03 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      },
      {
        "family": "Vance",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM Computing Surveys",
      "Business Week"
    ],
    "date": [
      "2003-03",
      "2014-02-10"
    ],
    "genre": [
      "808 References VANC14"
    ],
    "title": [
      "A Survey of Processors with Explicit Multithreading",
      "99% of the World’s Mobile Devices Contain an ARM Chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Neumann",
        "given": "J.First Draft of a Report on the E.D.V.A.C.Moore School",
        "particle": "VONN45 Von"
      },
      {
        "family": "Pennsylvania",
        "given": "University",
        "particle": "of"
      }
    ],
    "container-title": [
      "IEEE Annals on the History of Computing"
    ],
    "date": [
      "1945",
      "1993"
    ],
    "edition": [
      "Reprint"
    ],
    "issue": [
      "4"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "VRAN80 Vranesic",
        "given": "Z."
      },
      {
        "family": "Thurber",
        "given": "K."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1980-06"
    ],
    "title": [
      "Teaching Computer Structures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WALL85 Wallich",
        "given": "P."
      },
      {
        "family": "WANG99 Wang",
        "given": "G."
      },
      {
        "family": "Tafti",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Spectrum",
      "International Journal of Supercomputing Applications"
    ],
    "date": [
      "1985-08",
      "1999"
    ],
    "title": [
      "Toward Simpler, Faster Computers",
      "Performance Enhancement on Microprocessors with Hierarchical Memory Systems for Solving Large Sparse Linear Systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "WEIC90 Weicker",
        "given": "R."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1990-12"
    ],
    "title": [
      "An Overview of Common Benchmarks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WEIN75 Weinberg",
        "given": "G."
      }
    ],
    "date": [
      "1975"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "An Introduction to General Systems Thinking"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WEIS84 Weiss",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "J."
      },
      {
        "family": "WHIT97 Whitney",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "WILK51 Wilkes",
        "given": "M."
      },
      {
        "family": "WILK53 Wilkes",
        "given": "M."
      },
      {
        "family": "Stringer",
        "given": "J."
      },
      {
        "family": "Patt",
        "given": "N."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’97",
      "Proceedings, Manchester University Computer Inaugural Conference",
      "Proceedings of the Cambridge Philosophical Society",
      "Proceedings, 24th Annual International Symposium on Microarchitecture",
      "IEEE Transactions on Computers",
      "Computer Architecture News"
    ],
    "date": [
      "1984-11",
      "1997-02",
      "1951-07",
      "1953-04",
      "1990-06",
      "1991"
    ],
    "editor": [
      {
        "family": "WILL90 Williams",
        "given": "F."
      },
      {
        "family": "Steven",
        "given": "G."
      }
    ],
    "note": [
      "Reprinted in [SIEW82].",
      "YEH91 Yeh, T., and"
    ],
    "title": [
      "Instruction Issue Logic in Pipelined Supercomputers",
      "The SGI Origin Software Environment and Application Performance",
      "The Best Way to Design an Automatic Calculating Machine",
      "Microprogramming and the Design of the Control Circuits in an Electronic Digital Computer",
      "Address and Data Register Separation on the M68000 Family",
      "­Two-​­Level Adapting Training Branch Prediction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ZHOU09 Zhou",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "ACM International Symposium on Computer Architecture"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "CA’09"
    ],
    "title": [
      "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Siewiorek",
        "given": "D.",
        "particle": "not at the time of design” based on"
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      },
      {
        "literal": ". . ."
      }
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "by O) into R, and never directly from C” based on Von Neumann, J. First"
    ],
    "pages": [
      "12–13"
    ],
    "publisher": [
      "­McGraw-​­Hill"
    ],
    "title": [
      "Page 4: “There is remarkably",
      "Computer Structures: Principles and Examples",
      "2.2 First: Since the device is primarily a computer",
      "It will be seen that it is again best to make all transfers from M"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "EDVAC. Moore School",
        "given": "Draft",
        "particle": "of a Report on the"
      },
      {
        "family": "Pennsylvania",
        "given": "University",
        "particle": "of"
      },
      {
        "family": "Grance",
        "given": "T."
      },
      {
        "family": "Mell",
        "given": "P."
      }
    ],
    "container-title": [
      "Excerpt from: The NIST Definition of Cloud Computing",
      "NIST S"
    ],
    "date": [
      "1945"
    ],
    "edition": [
      "42 words"
    ],
    "pages": [
      "39",
      "– 800–145"
    ],
    "publisher": [
      "National Institute of Standard and Technology"
    ],
    "title": [
      "The NIST Definition of Cloud Computing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Dequin",
        "given": "C."
      }
    ],
    "container-title": [
      "Figure 17.8: Cluster Configurations based on Buyya, R. High Performance Cluster Computing: Architectures and Systems",
      "Computer"
    ],
    "date": [
      "1982-09",
      "1999"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "pages": [
      "540",
      "634"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Table 15.2: Weighted Relative Dynamic Frequency of HLL Operations based on",
      "A VLSI RISC"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "K.",
        "particle": "based on"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Table 17.3: Typical Cache Hit Rate on S/390 SMP Configuration. MAK97",
      "Figure 18.8: Texas Instruments 66AK2H12 Heterogenous Multicore Chip. Courtesy of Texas Instruments",
      "IEEE Concurrency"
    ],
    "date": [
      "1999-01",
      "Figure 19.3"
    ],
    "note": [
      "­Floating-​­Point Operations per Second for CPU and GPU. Image courtesy of NVIDIA Corporation."
    ],
    "pages": [
      "638",
      "652",
      "670",
      "693"
    ],
    "title": [
      "Lists the following as desirable cluster middleware services and functions",
      "Designing SSI Clusters with Hierarchical Checkpointing and Single I/O Space"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "Figure 19.5"
    ],
    "pages": [
      "695"
    ],
    "publisher": [
      "Image courtesy of NVIDIA Corporation"
    ],
    "title": [
      "Single SM Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "COMMUNICATIONS",
        "given": "T.E.N.T.H.E.D.I.T.I.O.N.such algorithms as A.E.S."
      },
      {
        "given": "R.S.A."
      }
    ],
    "container-title": [
      "Topics covered include data communications, TCP/IP, cloud computing, Internet protocols and applications, THIRD EDITION (with Lawrie Brown) LANs and WANs, network security, and network management. ter security technology, including algorithms, yptography, authentication, access control, database MODERN NETWORKING WITH SDN AND QOE FRAMEWORK ction and prevention, malicious software, denial A comprehensive and unified survey of modern networking technology and applications. , physical security, human factors, auditing, legal Covers the basic infrastructure technologies of software defined networks, OpenFlow, ms. Received the 2008 TAA award for the best and Network Function Virtualization (NVF), the essential tools for providing Quality of Textbook of the year. Service (QoS) and Quality of Experience, and applications such as cloud computing and big data. YSTEMS, EIGHTH EDITION system principles. Covers fundamental technology COMPUTER NETWORKS WITH INTERNET PROTOCOLS AND TECHNOLOGY"
    ],
    "note": [
      "such as threads, SMPs, multicore, real-time An up-to-date survey of developments in the area of Internet-based protocols and mbedded OSs, distributed systems, clusters, algorithms. Using a top-down approach, this book covers applications, transport layer, Third, fourth and sixth editions received the TAA Internet QoS, Internet routing, data link layer and computer networks, security, and ce and Engineering Textbook of the year. network management."
    ],
    "title": [
      "The book covers important network security tools ome the standard in the field, covering (1) data and applications, including S/MIME, IP Security, Kerberos, SSL/TLS, network access on, media, signal encoding, link control, and control, and Wi-Fi security. In addition, methods for countering hackers and viruses are works, including circuit- and packet-switched, frame explored. Second edition received the TAA award for the best Computer Science and P protocol suite, including IPv6, TCP, MIME, and Engineering Textbook of 1999. of network security. Received the 2007 Text and A) award for the best Computer Science and NETWORK SECURITY ESSENTIALS, FIFTH EDITION A tutorial and survey on network security technology. The book covers important network security tools and applications, including S/MIME, IP Security, Kerberos, SSL/ CATION NETWORKS AND SYSTEMS TLS, network access control, and Wi-Fi security. In addition, methods for countering ith Cory Beard) hackers and viruses are explored. vey. Covers fundamental wireless communications ation, signal encoding techniques, spread spectrum, BUSINESS DATA COMMUNICATIONS, SEVENTH EDITION (with Tom Case) mines satellite, cellular, wireless local loop networks A comprehensive presentation of data communications and telecommunications from oth and 802.11. Covers wireless mobile networks a business perspective. Covers voice, data, image, and video communications and applications technology and includes a number of case studies"
    ],
    "type": "chapter"
  }
]
