{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544659329960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544659329964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 18:02:09 2018 " "Processing started: Wed Dec 12 18:02:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544659329964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659329964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro -c micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659329964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544659330299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544659330299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro.v 1 1 " "Found 1 design units, including 1 entities, in source file micro.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro " "Found entity 1: micro" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659341421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659341421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659341428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659341428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/micro/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659341439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659341439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659341447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659341447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.v" "" { Text "/home/tck290/engr-ece/CME341/micro/computational_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659341456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659341456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659341466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659341466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_anables micro.v(54) " "Verilog HDL Implicit Net warning at micro.v(54): created implicit net for \"reg_anables\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro " "Elaborating entity \"micro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544659341533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_mem\"" {  } { { "micro.v" "prog_mem" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program_memory_preamble.hex " "Parameter \"init_file\" = \"program_memory_preamble.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341622 ""}  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/program_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544659341622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnb1 " "Found entity 1: altsyncram_lnb1" {  } { { "db/altsyncram_lnb1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659341667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659341667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnb1 program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated " "Elaborating entity \"altsyncram_lnb1\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_lnb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:intr_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:intr_decoder\"" {  } { { "micro.v" "intr_decoder" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "micro.v" "prog_sequencer" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computational_unit computational_unit:comp_unit " "Elaborating entity \"computational_unit\" for hierarchy \"computational_unit:comp_unit\"" {  } { { "micro.v" "comp_unit" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "micro.v" "data_mem" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544659341728 ""}  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME341/micro/data_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544659341728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ag1 " "Found entity 1: altsyncram_8ag1" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME341/micro/db/altsyncram_8ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544659341775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659341775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ag1 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated " "Elaborating entity \"altsyncram_8ag1\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341775 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk data_mem " "Port \"clk\" does not exist in macrofunction \"data_mem\"" {  } { { "micro.v" "data_mem" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 65 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341831 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "addr prog_mem " "Port \"addr\" does not exist in macrofunction \"prog_mem\"" {  } { { "micro.v" "prog_mem" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341832 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk prog_mem " "Port \"clk\" does not exist in macrofunction \"prog_mem\"" {  } { { "micro.v" "prog_mem" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341832 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data prog_mem " "Port \"data\" does not exist in macrofunction \"prog_mem\"" {  } { { "micro.v" "prog_mem" { Text "/home/tck290/engr-ece/CME341/micro/micro.v" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544659341832 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544659341892 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1034 " "Peak virtual memory: 1034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544659342136 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 12 18:02:22 2018 " "Processing ended: Wed Dec 12 18:02:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544659342136 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544659342136 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544659342136 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659342136 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544659342808 ""}
