0.6
2018.3
Dec  7 2018
00:33:28
D:/develop/code/vivado/lab4/lab4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/develop/code/vivado/lab4/lab4.srcs/sources_1/ip/Data_mem/sim/Data_mem.v,1683506185,verilog,,D:/develop/code/vivado/lab4/lab4.srcs/sources_1/ip/Instr_mem/sim/Instr_mem.v,,Data_mem,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/lab4.srcs/sources_1/ip/Instr_mem/sim/Instr_mem.v,1683505994,verilog,,D:/develop/code/vivado/lab4/rtl/sources/adder.v,,Instr_mem,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sim/testbench.v,1683467003,verilog,,,,testbench,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/adder.v,1510280216,verilog,,D:/develop/code/vivado/lab4/rtl/sources/alu.v,,adder,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/alu.v,1682083316,verilog,,D:/develop/code/vivado/lab4/rtl/sources/alu_decode.v,,alu,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/alu_decode.v,1685091648,verilog,,D:/develop/code/vivado/lab4/rtl/sources/main_decode.v,,alu_decode,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/controller.sv,1685093488,systemVerilog,D:/develop/code/vivado/lab4/rtl/sources/datapath.sv;D:/develop/code/vivado/lab4/rtl/sources/decode.sv;D:/develop/code/vivado/lab4/rtl/sources/execute.sv;D:/develop/code/vivado/lab4/rtl/sources/fetch.sv;D:/develop/code/vivado/lab4/rtl/sources/hazard.sv;D:/develop/code/vivado/lab4/rtl/sources/memory.sv;D:/develop/code/vivado/lab4/rtl/sources/mips.sv;D:/develop/code/vivado/lab4/rtl/sources/my_interface.svh;D:/develop/code/vivado/lab4/rtl/sources/pipeline_reg.sv;D:/develop/code/vivado/lab4/rtl/sources/top.sv;D:/develop/code/vivado/lab4/rtl/sources/write_back.sv,D:/develop/code/vivado/lab4/rtl/sources/datapath.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,$unit_controller_sv;controller,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/datapath.sv,1685410313,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/decode.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh;D:/develop/code/vivado/lab4/rtl/sources/my_interface.svh,datapath,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/decode.sv,1685412254,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/execute.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,decode,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/execute.sv,1685409296,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/fetch.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,execute,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/fetch.sv,1685407121,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/hazard.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,fetch,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/flopenrc.v,1683428522,verilog,,D:/develop/code/vivado/lab4/rtl/sources/hazard.v,,flopenrc,,,,,,,,
D:/develop/code/vivado/lab4/rtl/sources/hazard.sv,1685161080,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/memory.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,hazard,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/main_decode.v,1682071806,verilog,,D:/develop/code/vivado/lab4/rtl/sources/mux2_1.v,,main_decode,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/memory.sv,1685408643,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/mips.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,memory,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/mips.sv,1685360170,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/pipeline_reg.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,mips,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/mux2_1.v,1685407118,verilog,,D:/develop/code/vivado/lab4/rtl/sources/mux3_1.v,,mux,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/mux3_1.v,1683532862,verilog,,D:/develop/code/vivado/lab4/rtl/sources/pc_plus4.v,,mux3_1,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/my_interface.svh,1685075171,verilog,,,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,f_d_reg_intf,,,,,,,,
D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,1685411474,verilog,,,,,,,,,,,,
D:/develop/code/vivado/lab4/rtl/sources/pc_plus4.v,1683430350,verilog,,D:/develop/code/vivado/lab4/rtl/sources/pc_reg.v,,pc_plus4,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/pc_reg.v,1684993351,verilog,,D:/develop/code/vivado/lab4/rtl/sources/regfile.v,,pc_reg,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/pipeline_reg.sv,1685358989,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/top.sv,D:/develop/code/vivado/lab4/rtl/sources/my_interface.svh;D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,d_e_reg;e_m_reg;f_d_reg;m_w_reg,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/regfile.v,1683611740,verilog,,D:/develop/code/vivado/lab4/rtl/sources/sign_extention.v,,regfile,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/sign_extention.v,1682076548,verilog,,D:/develop/code/vivado/lab4/rtl/sources/sl2.v,,sign_extention,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/sl2.v,1682149521,verilog,,D:/develop/code/vivado/lab4/rtl/sources/top.v,,slt2,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/top.sv,1685360511,systemVerilog,,D:/develop/code/vivado/lab4/rtl/sources/write_back.sv,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,top,,,../../../../rtl/sources,,,,,
D:/develop/code/vivado/lab4/rtl/sources/write_back.sv,1685408684,systemVerilog,,,D:/develop/code/vivado/lab4/rtl/sources/my_mips.svh,writeback,,,../../../../rtl/sources,,,,,
