
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012303    0.182107    0.750093    0.750093 v _669_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.182107    0.000000    0.750093 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.270789    0.199774    0.949867 ^ _383_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _148_ (net)
                      0.270789    0.000000    0.949867 ^ _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.150659    0.131510    1.081377 v _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.150659    0.000000    1.081377 v _669_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.081377   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134843    0.384843   library hold time
                                              0.384843   data required time
---------------------------------------------------------------------------------------------
                                              0.384843   data required time
                                             -1.081377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.696534   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011060    0.171223    0.741712    0.741712 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.171223    0.000000    0.741712 v _378_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004090    0.233072    0.190731    0.932443 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _145_ (net)
                      0.233072    0.000000    0.932443 ^ _379_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.170972    0.164703    1.097146 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.170972    0.000000    1.097146 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.097146   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.130885    0.380885   library hold time
                                              0.380885   data required time
---------------------------------------------------------------------------------------------
                                              0.380885   data required time
                                             -1.097146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.716261   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023158    0.458175    1.069574    1.069574 ^ _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.458175    0.000000    1.069574 ^ _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.167482    0.111389    1.180962 v _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.167482    0.000000    1.180962 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.180962   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.131565    0.381565   library hold time
                                              0.381565   data required time
---------------------------------------------------------------------------------------------
                                              0.381565   data required time
                                             -1.180962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799397   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019088    0.241518    0.795842    0.795842 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.241518    0.000000    0.795842 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.266321    0.261228    1.057070 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _143_ (net)
                      0.266321    0.000000    1.057070 ^ _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.150659    0.130918    1.187987 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.150659    0.000000    1.187987 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.187987   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134843    0.384843   library hold time
                                              0.384843   data required time
---------------------------------------------------------------------------------------------
                                              0.384843   data required time
                                             -1.187987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803145   slack (MET)


Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012260    0.181731    0.749803    0.749803 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.181731    0.000000    0.749803 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002854    0.145597    0.374033    1.123837 v _381_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _147_ (net)
                      0.145597    0.000000    1.123837 v _382_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.112722    0.336591    1.460427 v _382_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.112722    0.000000    1.460427 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.460427   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.143283    0.393283   library hold time
                                              0.393283   data required time
---------------------------------------------------------------------------------------------
                                              0.393283   data required time
                                             -1.460427   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067144   slack (MET)


Startpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _661_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004229    0.165337    0.880077    0.880077 ^ _672_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.165337    0.000000    0.880077 ^ _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004783    0.147755    0.135435    1.015512 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _139_ (net)
                      0.147755    0.000000    1.015512 v _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011669    0.363137    0.257428    1.272940 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _140_ (net)
                      0.363137    0.000000    1.272940 ^ _427_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002789    0.149137    0.107645    1.380585 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _179_ (net)
                      0.149137    0.000000    1.380585 v _428_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.098830    0.258082    1.638667 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.098830    0.000000    1.638667 v _661_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.638667   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.146458    0.396458   library hold time
                                              0.396458   data required time
---------------------------------------------------------------------------------------------
                                              0.396458   data required time
                                             -1.638667   data arrival time
---------------------------------------------------------------------------------------------
                                              1.242209   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _661_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _661_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)



