	.cpu cortex-a7
	.arch armv7ve
	.fpu vfpv4

	.text

	.global equal
equal:
.BLOCK_0:
	SUB sp, sp, #8
	MOV VR_3, r1
	MOV VR_2, r0
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	STR VR_2, [VR_1]
	STR VR_3, [VR_0]
	B .BLOCK_1
.BLOCK_1:
	LDR VR_4, [VR_1]
	LDR VR_5, [VR_0]
	CMP VR_4, VR_5
	BEQ .BLOCK_3
	BNE .BLOCK_2
.BLOCK_2:
	MOV r0, #0
	ADD sp, sp, #8
	BX lr
.BLOCK_3:
	MOV r0, #1
	ADD sp, sp, #8
	BX lr
.BLOCK_4:
	B .BLOCK_2
.BLOCK_5:
	MOV r0, #0
	ADD sp, sp, #8
	BX lr


	.global dfs
dfs:
.BLOCK_6:
	SUB sp, sp, #28
	MOV VR_14, #32
	LDR VR_13, [sp, VR_14]
	MOV VR_12, #28
	LDR VR_11, [sp, VR_12]
	MOV VR_10, r3
	MOV VR_9, r2
	MOV VR_8, r1
	MOV VR_7, r0
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	ADD VR_5, sp, #20
	ADD VR_6, sp, #24
	STR VR_7, [VR_6]
	STR VR_8, [VR_5]
	STR VR_9, [VR_4]
	STR VR_10, [VR_3]
	STR VR_11, [VR_2]
	STR VR_13, [VR_1]
	B .BLOCK_7
.BLOCK_7:
	LDR VR_15, [VR_6]
	MOVW VR_16, :lower16:dp
	MOVT VR_16, :upper16:dp
	MOVW VR_18, #55744
	MOVT VR_18, #44
	MLA VR_17, VR_15, VR_18, VR_16
	LDR VR_19, [VR_5]
	MOVW VR_21, #32224
	MOVT VR_21, #2
	MLA VR_20, VR_19, VR_21, VR_17
	LDR VR_22, [VR_4]
	MOVW VR_24, #9072
	MLA VR_23, VR_22, VR_24, VR_20
	LDR VR_25, [VR_3]
	MOV VR_27, #504
	MLA VR_26, VR_25, VR_27, VR_23
	LDR VR_28, [VR_2]
	MOV VR_30, #28
	MLA VR_29, VR_28, VR_30, VR_26
	LDR VR_31, [VR_1]
	ADD VR_32, VR_29, VR_31, LSL #2
	LDR VR_33, [VR_32]
	MOV VR_35, #0
	SUB VR_34, VR_35, #1
	CMP VR_33, VR_34
	BNE .BLOCK_9
	BEQ .BLOCK_8
.BLOCK_8:
	B .BLOCK_11
.BLOCK_9:
	LDR VR_36, [VR_6]
	MOVW VR_37, :lower16:dp
	MOVT VR_37, :upper16:dp
	MOVW VR_39, #55744
	MOVT VR_39, #44
	MLA VR_38, VR_36, VR_39, VR_37
	LDR VR_40, [VR_5]
	MOVW VR_42, #32224
	MOVT VR_42, #2
	MLA VR_41, VR_40, VR_42, VR_38
	LDR VR_43, [VR_4]
	MOVW VR_45, #9072
	MLA VR_44, VR_43, VR_45, VR_41
	LDR VR_46, [VR_3]
	MOV VR_48, #504
	MLA VR_47, VR_46, VR_48, VR_44
	LDR VR_49, [VR_2]
	MOV VR_51, #28
	MLA VR_50, VR_49, VR_51, VR_47
	LDR VR_52, [VR_1]
	ADD VR_53, VR_50, VR_52, LSL #2
	LDR VR_54, [VR_53]
	MOV r0, VR_54
	ADD sp, sp, #28
	POP {pc}
.BLOCK_10:
	B .BLOCK_8
.BLOCK_11:
	LDR VR_55, [VR_6]
	LDR VR_56, [VR_5]
	ADD VR_57, VR_55, VR_56
	LDR VR_58, [VR_4]
	ADD VR_59, VR_57, VR_58
	LDR VR_60, [VR_3]
	ADD VR_61, VR_59, VR_60
	LDR VR_62, [VR_2]
	ADD VR_63, VR_61, VR_62
	CMP VR_63, #0
	BEQ .BLOCK_13
	BNE .BLOCK_12
.BLOCK_12:
	MOV VR_64, #0
	STR VR_64, [VR_0]
	B .BLOCK_15
.BLOCK_13:
	MOV r0, #1
	ADD sp, sp, #28
	POP {pc}
.BLOCK_14:
	B .BLOCK_12
.BLOCK_15:
	LDR VR_65, [VR_6]
	CMP VR_65, #0
	BNE .BLOCK_17
	BEQ .BLOCK_16
.BLOCK_16:
	B .BLOCK_18
.BLOCK_17:
	LDR VR_66, [VR_0]
	LDR VR_67, [VR_6]
	LDR VR_68, [VR_1]
	MOV r1, #2
	MOV r0, VR_68
	BL equal
	MOV VR_69, r0
	SUB VR_70, VR_67, VR_69
	LDR VR_71, [VR_6]
	SUB VR_72, VR_71, #1
	LDR VR_73, [VR_5]
	LDR VR_74, [VR_4]
	LDR VR_75, [VR_3]
	LDR VR_76, [VR_2]
	MOV VR_77, #1
	STR VR_77, [sp, #-4]
	STR VR_76, [sp, #-8]
	MOV r3, VR_75
	MOV r2, VR_74
	MOV r1, VR_73
	MOV r0, VR_72
	SUB sp, sp, #8
	BL dfs
	ADD sp, sp, #8
	MOV VR_78, r0
	MUL VR_79, VR_70, VR_78
	ADD VR_80, VR_66, VR_79
	MOVW VR_84, #12185
	MOVT VR_84, #17592
	SMULL VR_81, VR_82, VR_84, VR_80
	MOV VR_83, VR_82, ASR #28
	SUB VR_81, VR_83, VR_80, ASR #31
	MOVW VR_86, #51719
	MOVT VR_86, #15258
	MUL VR_85, VR_81, VR_86
	SUB VR_87, VR_80, VR_85
	STR VR_87, [VR_0]
	B .BLOCK_16
.BLOCK_18:
	LDR VR_88, [VR_5]
	CMP VR_88, #0
	BNE .BLOCK_20
	BEQ .BLOCK_19
.BLOCK_19:
	B .BLOCK_21
.BLOCK_20:
	LDR VR_89, [VR_0]
	LDR VR_90, [VR_5]
	LDR VR_91, [VR_1]
	MOV r1, #3
	MOV r0, VR_91
	BL equal
	MOV VR_92, r0
	SUB VR_93, VR_90, VR_92
	LDR VR_94, [VR_6]
	ADD VR_95, VR_94, #1
	LDR VR_96, [VR_5]
	SUB VR_97, VR_96, #1
	LDR VR_98, [VR_4]
	LDR VR_99, [VR_3]
	LDR VR_100, [VR_2]
	MOV VR_101, #2
	STR VR_101, [sp, #-4]
	STR VR_100, [sp, #-8]
	MOV r3, VR_99
	MOV r2, VR_98
	MOV r1, VR_97
	MOV r0, VR_95
	SUB sp, sp, #8
	BL dfs
	ADD sp, sp, #8
	MOV VR_102, r0
	MUL VR_103, VR_93, VR_102
	ADD VR_104, VR_89, VR_103
	MOVW VR_108, #12185
	MOVT VR_108, #17592
	SMULL VR_105, VR_106, VR_108, VR_104
	MOV VR_107, VR_106, ASR #28
	SUB VR_105, VR_107, VR_104, ASR #31
	MOVW VR_110, #51719
	MOVT VR_110, #15258
	MUL VR_109, VR_105, VR_110
	SUB VR_111, VR_104, VR_109
	STR VR_111, [VR_0]
	B .BLOCK_19
.BLOCK_21:
	LDR VR_112, [VR_4]
	CMP VR_112, #0
	BNE .BLOCK_23
	BEQ .BLOCK_22
.BLOCK_22:
	B .BLOCK_24
.BLOCK_23:
	LDR VR_113, [VR_0]
	LDR VR_114, [VR_4]
	LDR VR_115, [VR_1]
	MOV r1, #4
	MOV r0, VR_115
	BL equal
	MOV VR_116, r0
	SUB VR_117, VR_114, VR_116
	LDR VR_118, [VR_6]
	LDR VR_119, [VR_5]
	ADD VR_120, VR_119, #1
	LDR VR_121, [VR_4]
	SUB VR_122, VR_121, #1
	LDR VR_123, [VR_3]
	LDR VR_124, [VR_2]
	MOV VR_125, #3
	STR VR_125, [sp, #-4]
	STR VR_124, [sp, #-8]
	MOV r3, VR_123
	MOV r2, VR_122
	MOV r1, VR_120
	MOV r0, VR_118
	SUB sp, sp, #8
	BL dfs
	ADD sp, sp, #8
	MOV VR_126, r0
	MUL VR_127, VR_117, VR_126
	ADD VR_128, VR_113, VR_127
	MOVW VR_132, #12185
	MOVT VR_132, #17592
	SMULL VR_129, VR_130, VR_132, VR_128
	MOV VR_131, VR_130, ASR #28
	SUB VR_129, VR_131, VR_128, ASR #31
	MOVW VR_134, #51719
	MOVT VR_134, #15258
	MUL VR_133, VR_129, VR_134
	SUB VR_135, VR_128, VR_133
	STR VR_135, [VR_0]
	B .BLOCK_22
.BLOCK_24:
	LDR VR_136, [VR_3]
	CMP VR_136, #0
	BNE .BLOCK_26
	BEQ .BLOCK_25
.BLOCK_25:
	B .BLOCK_27
.BLOCK_26:
	LDR VR_137, [VR_0]
	LDR VR_138, [VR_3]
	LDR VR_139, [VR_1]
	MOV r1, #5
	MOV r0, VR_139
	BL equal
	MOV VR_140, r0
	SUB VR_141, VR_138, VR_140
	LDR VR_142, [VR_6]
	LDR VR_143, [VR_5]
	LDR VR_144, [VR_4]
	ADD VR_145, VR_144, #1
	LDR VR_146, [VR_3]
	SUB VR_147, VR_146, #1
	LDR VR_148, [VR_2]
	MOV VR_149, #4
	STR VR_149, [sp, #-4]
	STR VR_148, [sp, #-8]
	MOV r3, VR_147
	MOV r2, VR_145
	MOV r1, VR_143
	MOV r0, VR_142
	SUB sp, sp, #8
	BL dfs
	ADD sp, sp, #8
	MOV VR_150, r0
	MUL VR_151, VR_141, VR_150
	ADD VR_152, VR_137, VR_151
	MOVW VR_156, #12185
	MOVT VR_156, #17592
	SMULL VR_153, VR_154, VR_156, VR_152
	MOV VR_155, VR_154, ASR #28
	SUB VR_153, VR_155, VR_152, ASR #31
	MOVW VR_158, #51719
	MOVT VR_158, #15258
	MUL VR_157, VR_153, VR_158
	SUB VR_159, VR_152, VR_157
	STR VR_159, [VR_0]
	B .BLOCK_25
.BLOCK_27:
	LDR VR_160, [VR_2]
	CMP VR_160, #0
	BNE .BLOCK_29
	BEQ .BLOCK_28
.BLOCK_28:
	LDR VR_161, [VR_6]
	MOVW VR_162, :lower16:dp
	MOVT VR_162, :upper16:dp
	MOVW VR_164, #55744
	MOVT VR_164, #44
	MLA VR_163, VR_161, VR_164, VR_162
	LDR VR_165, [VR_5]
	MOVW VR_167, #32224
	MOVT VR_167, #2
	MLA VR_166, VR_165, VR_167, VR_163
	LDR VR_168, [VR_4]
	MOVW VR_170, #9072
	MLA VR_169, VR_168, VR_170, VR_166
	LDR VR_171, [VR_3]
	MOV VR_173, #504
	MLA VR_172, VR_171, VR_173, VR_169
	LDR VR_174, [VR_2]
	MOV VR_176, #28
	MLA VR_175, VR_174, VR_176, VR_172
	LDR VR_177, [VR_1]
	ADD VR_178, VR_175, VR_177, LSL #2
	LDR VR_179, [VR_0]
	MOVW VR_183, #12185
	MOVT VR_183, #17592
	SMULL VR_180, VR_181, VR_183, VR_179
	MOV VR_182, VR_181, ASR #28
	SUB VR_180, VR_182, VR_179, ASR #31
	MOVW VR_185, #51719
	MOVT VR_185, #15258
	MUL VR_184, VR_180, VR_185
	SUB VR_186, VR_179, VR_184
	STR VR_186, [VR_178]
	LDR VR_187, [VR_6]
	MOVW VR_188, :lower16:dp
	MOVT VR_188, :upper16:dp
	MOVW VR_190, #55744
	MOVT VR_190, #44
	MLA VR_189, VR_187, VR_190, VR_188
	LDR VR_191, [VR_5]
	MOVW VR_193, #32224
	MOVT VR_193, #2
	MLA VR_192, VR_191, VR_193, VR_189
	LDR VR_194, [VR_4]
	MOVW VR_196, #9072
	MLA VR_195, VR_194, VR_196, VR_192
	LDR VR_197, [VR_3]
	MOV VR_199, #504
	MLA VR_198, VR_197, VR_199, VR_195
	LDR VR_200, [VR_2]
	MOV VR_202, #28
	MLA VR_201, VR_200, VR_202, VR_198
	LDR VR_203, [VR_1]
	ADD VR_204, VR_201, VR_203, LSL #2
	LDR VR_205, [VR_204]
	MOV r0, VR_205
	ADD sp, sp, #28
	POP {pc}
.BLOCK_29:
	LDR VR_206, [VR_0]
	LDR VR_207, [VR_2]
	LDR VR_208, [VR_6]
	LDR VR_209, [VR_5]
	LDR VR_210, [VR_4]
	LDR VR_211, [VR_3]
	ADD VR_212, VR_211, #1
	LDR VR_213, [VR_2]
	SUB VR_214, VR_213, #1
	MOV VR_215, #5
	STR VR_215, [sp, #-4]
	STR VR_214, [sp, #-8]
	MOV r3, VR_212
	MOV r2, VR_210
	MOV r1, VR_209
	MOV r0, VR_208
	SUB sp, sp, #8
	BL dfs
	ADD sp, sp, #8
	MOV VR_216, r0
	MUL VR_217, VR_207, VR_216
	ADD VR_218, VR_206, VR_217
	MOVW VR_222, #12185
	MOVT VR_222, #17592
	SMULL VR_219, VR_220, VR_222, VR_218
	MOV VR_221, VR_220, ASR #28
	SUB VR_219, VR_221, VR_218, ASR #31
	MOVW VR_224, #51719
	MOVT VR_224, #15258
	MUL VR_223, VR_219, VR_224
	SUB VR_225, VR_218, VR_223
	STR VR_225, [VR_0]
	B .BLOCK_28
.BLOCK_30:
	MOV r0, #0
	ADD sp, sp, #28
	POP {pc}


	.global main
main:
.BLOCK_31:
	SUB sp, sp, #32
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	ADD VR_5, sp, #20
	ADD VR_6, sp, #24
	ADD VR_7, sp, #28
	BL getint
	MOV VR_8, r0
	STR VR_8, [VR_7]
	MOV VR_9, #0
	STR VR_9, [VR_6]
	B .BLOCK_32
.BLOCK_32:
	LDR VR_10, [VR_6]
	CMP VR_10, #18
	BLT .BLOCK_33
	BGE .BLOCK_34
.BLOCK_33:
	MOV VR_11, #0
	STR VR_11, [VR_5]
	B .BLOCK_35
.BLOCK_34:
	MOV VR_12, #0
	STR VR_12, [VR_6]
	B .BLOCK_50
.BLOCK_35:
	LDR VR_13, [VR_5]
	CMP VR_13, #18
	BLT .BLOCK_36
	BGE .BLOCK_37
.BLOCK_36:
	MOV VR_14, #0
	STR VR_14, [VR_4]
	B .BLOCK_38
.BLOCK_37:
	LDR VR_15, [VR_6]
	ADD VR_16, VR_15, #1
	STR VR_16, [VR_6]
	B .BLOCK_32
.BLOCK_38:
	LDR VR_17, [VR_4]
	CMP VR_17, #18
	BLT .BLOCK_39
	BGE .BLOCK_40
.BLOCK_39:
	MOV VR_18, #0
	STR VR_18, [VR_3]
	B .BLOCK_41
.BLOCK_40:
	LDR VR_19, [VR_5]
	ADD VR_20, VR_19, #1
	STR VR_20, [VR_5]
	B .BLOCK_35
.BLOCK_41:
	LDR VR_21, [VR_3]
	CMP VR_21, #18
	BLT .BLOCK_42
	BGE .BLOCK_43
.BLOCK_42:
	MOV VR_22, #0
	STR VR_22, [VR_2]
	B .BLOCK_44
.BLOCK_43:
	LDR VR_23, [VR_4]
	ADD VR_24, VR_23, #1
	STR VR_24, [VR_4]
	B .BLOCK_38
.BLOCK_44:
	LDR VR_25, [VR_2]
	CMP VR_25, #18
	BLT .BLOCK_45
	BGE .BLOCK_46
.BLOCK_45:
	MOV VR_26, #0
	STR VR_26, [VR_1]
	B .BLOCK_47
.BLOCK_46:
	LDR VR_27, [VR_3]
	ADD VR_28, VR_27, #1
	STR VR_28, [VR_3]
	B .BLOCK_41
.BLOCK_47:
	LDR VR_29, [VR_1]
	CMP VR_29, #7
	BLT .BLOCK_48
	BGE .BLOCK_49
.BLOCK_48:
	LDR VR_30, [VR_6]
	MOVW VR_31, :lower16:dp
	MOVT VR_31, :upper16:dp
	MOVW VR_33, #55744
	MOVT VR_33, #44
	MLA VR_32, VR_30, VR_33, VR_31
	LDR VR_34, [VR_5]
	MOVW VR_36, #32224
	MOVT VR_36, #2
	MLA VR_35, VR_34, VR_36, VR_32
	LDR VR_37, [VR_4]
	MOVW VR_39, #9072
	MLA VR_38, VR_37, VR_39, VR_35
	LDR VR_40, [VR_3]
	MOV VR_42, #504
	MLA VR_41, VR_40, VR_42, VR_38
	LDR VR_43, [VR_2]
	MOV VR_45, #28
	MLA VR_44, VR_43, VR_45, VR_41
	LDR VR_46, [VR_1]
	ADD VR_47, VR_44, VR_46, LSL #2
	MOV VR_49, #0
	SUB VR_48, VR_49, #1
	STR VR_48, [VR_47]
	LDR VR_50, [VR_1]
	ADD VR_51, VR_50, #1
	STR VR_51, [VR_1]
	B .BLOCK_47
.BLOCK_49:
	LDR VR_52, [VR_2]
	ADD VR_53, VR_52, #1
	STR VR_53, [VR_2]
	B .BLOCK_44
.BLOCK_50:
	LDR VR_54, [VR_6]
	LDR VR_55, [VR_7]
	CMP VR_54, VR_55
	BLT .BLOCK_51
	BGE .BLOCK_52
.BLOCK_51:
	LDR VR_56, [VR_6]
	MOVW VR_57, :lower16:list
	MOVT VR_57, :upper16:list
	ADD VR_58, VR_57, VR_56, LSL #2
	BL getint
	MOV VR_59, r0
	STR VR_59, [VR_58]
	LDR VR_60, [VR_6]
	MOVW VR_61, :lower16:list
	MOVT VR_61, :upper16:list
	ADD VR_62, VR_61, VR_60, LSL #2
	LDR VR_63, [VR_62]
	MOVW VR_64, :lower16:cns
	MOVT VR_64, :upper16:cns
	ADD VR_65, VR_64, VR_63, LSL #2
	LDR VR_66, [VR_6]
	MOVW VR_67, :lower16:list
	MOVT VR_67, :upper16:list
	ADD VR_68, VR_67, VR_66, LSL #2
	LDR VR_69, [VR_68]
	MOVW VR_70, :lower16:cns
	MOVT VR_70, :upper16:cns
	ADD VR_71, VR_70, VR_69, LSL #2
	LDR VR_72, [VR_71]
	ADD VR_73, VR_72, #1
	STR VR_73, [VR_65]
	LDR VR_74, [VR_6]
	ADD VR_75, VR_74, #1
	STR VR_75, [VR_6]
	B .BLOCK_50
.BLOCK_52:
	MOVW VR_76, :lower16:cns
	MOVT VR_76, :upper16:cns
	ADD VR_77, VR_76, #4
	LDR VR_78, [VR_77]
	MOVW VR_79, :lower16:cns
	MOVT VR_79, :upper16:cns
	ADD VR_80, VR_79, #8
	LDR VR_81, [VR_80]
	MOVW VR_82, :lower16:cns
	MOVT VR_82, :upper16:cns
	ADD VR_83, VR_82, #12
	LDR VR_84, [VR_83]
	MOVW VR_85, :lower16:cns
	MOVT VR_85, :upper16:cns
	ADD VR_86, VR_85, #16
	LDR VR_87, [VR_86]
	MOVW VR_88, :lower16:cns
	MOVT VR_88, :upper16:cns
	ADD VR_89, VR_88, #20
	LDR VR_90, [VR_89]
	MOV VR_91, #0
	STR VR_91, [sp, #-4]
	STR VR_90, [sp, #-8]
	MOV r3, VR_87
	MOV r2, VR_84
	MOV r1, VR_81
	MOV r0, VR_78
	SUB sp, sp, #8
	BL dfs
	ADD sp, sp, #8
	MOV VR_92, r0
	STR VR_92, [VR_0]
	LDR VR_93, [VR_0]
	MOV r0, VR_93
	BL putint
	LDR VR_94, [VR_0]
	MOV r0, VR_94
	ADD sp, sp, #32
	POP {pc}
.BLOCK_53:
	MOV r0, #0
	ADD sp, sp, #32
	POP {pc}


	.data
	.align 4
	.comm	dp, 52907904, 4
	.comm	list, 800, 4
	.comm	cns, 80, 4


	.end
