#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 16:18:26 2019
# Process ID: 22128
# Current directory: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1
# Command line: vivado.exe -log Testing_HDMI_Gamelogic2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testing_HDMI_Gamelogic2_0_0.tcl
# Log file: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/Testing_HDMI_Gamelogic2_0_0.vds
# Journal file: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Testing_HDMI_Gamelogic2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/Interface2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/Gamelogic2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/ip 
Command: synth_design -top Testing_HDMI_Gamelogic2_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 392.863 ; gain = 99.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Testing_HDMI_Gamelogic2_0_0' [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Gamelogic2_0_0/synth/Testing_HDMI_Gamelogic2_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2' [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 39'b000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 39'b000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 39'b000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 39'b000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 39'b000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 39'b000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 39'b000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 39'b000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 39'b000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 39'b000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 39'b000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 39'b000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 39'b000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 39'b000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 39'b000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 39'b000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 39'b000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 39'b000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 39'b000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 39'b000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 39'b000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 39'b000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 39'b000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 39'b000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 39'b000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 39'b000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 39'b000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 39'b000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 39'b000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 39'b000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 39'b000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 39'b000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 39'b000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 39'b000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 39'b000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 39'b000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 39'b001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 39'b010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 39'b100000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:100]
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3bkb' [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2_urem_3bkb.v:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3bkb_div' [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2_urem_3bkb.v:85]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3bkb_div_u' [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2_urem_3bkb.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3bkb_div_u' (1#1) [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2_urem_3bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3bkb_div' (2#1) [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2_urem_3bkb.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3bkb' (3#1) [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2_urem_3bkb.v:157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:692]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2' (4#1) [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Testing_HDMI_Gamelogic2_0_0' (5#1) [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Gamelogic2_0_0/synth/Testing_HDMI_Gamelogic2_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 448.508 ; gain = 154.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 448.508 ; gain = 154.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 448.508 ; gain = 154.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Gamelogic2_0_0/constraints/Gamelogic2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Gamelogic2_0_0/constraints/Gamelogic2_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 803.266 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 804.832 ; gain = 1.715
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 804.832 ; gain = 510.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 804.832 ; gain = 510.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 804.832 ; gain = 510.977
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'new_center_cast_reg_666_reg[11:0]' into 'new_center_cast1_reg_661_reg[11:0]' [d:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/a712/hdl/verilog/Gamelogic2.v:345]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 804.832 ; gain = 510.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               39 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 2     
	  40 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   9 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Gamelogic2_urem_3bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module Gamelogic2_urem_3bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Gamelogic2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 2     
	  40 Input     39 Bit        Muxes := 1     
	   9 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_i_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[0]' (FD) to 'inst/new_center_cast1_reg_661_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/new_center_cast1_reg_661_reg[12]' (FD) to 'inst/new_center_cast1_reg_661_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[1]' (FD) to 'inst/new_center_cast1_reg_661_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[2]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[3]' (FD) to 'inst/new_center_cast1_reg_661_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[4]' (FD) to 'inst/new_center_cast1_reg_661_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[5]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[7]' (FD) to 'inst/new_center_cast1_reg_661_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[1]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[2]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[3]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[4]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[5]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[7]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/new_center_cast_reg_666_reg[12]' (FD) to 'inst/new_center_cast1_reg_661_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\new_center_cast1_reg_661_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 804.832 ; gain = 510.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 804.832 ; gain = 510.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 825.148 ; gain = 531.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 825.918 ; gain = 532.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 825.918 ; gain = 532.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 825.918 ; gain = 532.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 825.918 ; gain = 532.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 825.918 ; gain = 532.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 825.918 ; gain = 532.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 825.918 ; gain = 532.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    60|
|2     |LUT1   |    15|
|3     |LUT2   |   134|
|4     |LUT3   |    36|
|5     |LUT4   |    69|
|6     |LUT5   |    11|
|7     |LUT6   |    53|
|8     |FDRE   |   439|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------+------+
|      |Instance                             |Module                     |Cells |
+------+-------------------------------------+---------------------------+------+
|1     |top                                  |                           |   818|
|2     |  inst                               |Gamelogic2                 |   818|
|3     |    Gamelogic2_urem_3bkb_U1          |Gamelogic2_urem_3bkb       |   314|
|4     |      Gamelogic2_urem_3bkb_div_U     |Gamelogic2_urem_3bkb_div   |   314|
|5     |        Gamelogic2_urem_3bkb_div_u_0 |Gamelogic2_urem_3bkb_div_u |   236|
+------+-------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 825.918 ; gain = 532.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 825.918 ; gain = 175.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 825.918 ; gain = 532.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 829.809 ; gain = 542.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/Testing_HDMI_Gamelogic2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Testing_HDMI_Gamelogic2_0_0, cache-ID = cfa73294ec287a0d
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/Testing_HDMI_Gamelogic2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Testing_HDMI_Gamelogic2_0_0_utilization_synth.rpt -pb Testing_HDMI_Gamelogic2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 16:19:09 2019...
