-- Test Bench VHDL for IBM SMS ALD page 12.12.33.1
-- Title: CYCLE LENGTH CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/7/2020 11:13:49 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_33_1_CYCLE_LENGTH_CONTROLS_ACC_tb is
end ALD_12_12_33_1_CYCLE_LENGTH_CONTROLS_ACC_tb;

architecture behavioral of ALD_12_12_33_1_CYCLE_LENGTH_CONTROLS_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_12_12_33_1_CYCLE_LENGTH_CONTROLS_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		PS_A_RING_4_TIME:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		MV_36_VOLTS:	 in STD_LOGIC;
		GROUND:	 in STD_LOGIC;
		SWITCH_ROT_STOR_SCAN_DK6:	 in STD_LOGIC_VECTOR(5 downTo 0);
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE:	 out STD_LOGIC;
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY:	 out STD_LOGIC;
		PS_STOP_AT_K:	 out STD_LOGIC;
		MS_STORAGE_SCAN_LOAD:	 out STD_LOGIC;
		MV_STORAGE_SCAN_REGEN_MODE:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_X_CYCLE: STD_LOGIC := '0';
	signal PS_A_RING_4_TIME: STD_LOGIC := '0';
	signal PS_1401_MODE_1: STD_LOGIC := '0';
	signal PS_I_RING_5_OR_10_TIME: STD_LOGIC := '0';
	signal PS_I_CYCLE: STD_LOGIC := '0';
	signal MS_ADDRESS_SET_ROUTINE: STD_LOGIC := '1';
	signal PS_STORAGE_SCAN_ROUTINE: STD_LOGIC := '0';
	signal MV_36_VOLTS: STD_LOGIC := '1';
	signal GROUND: STD_LOGIC := '0';
	signal SWITCH_ROT_STOR_SCAN_DK6: STD_LOGIC_VECTOR(5 downTo 0) := "000000";

	-- Outputs

	signal MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE: STD_LOGIC;
	signal MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY: STD_LOGIC;
	signal PS_STOP_AT_K: STD_LOGIC;
	signal MS_STORAGE_SCAN_LOAD: STD_LOGIC;
	signal MV_STORAGE_SCAN_REGEN_MODE: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_12_12_33_1_CYCLE_LENGTH_CONTROLS_ACC port map(
		FPGA_CLK => FPGA_CLK,
		PS_X_CYCLE => PS_X_CYCLE,
		PS_A_RING_4_TIME => PS_A_RING_4_TIME,
		PS_1401_MODE_1 => PS_1401_MODE_1,
		PS_I_RING_5_OR_10_TIME => PS_I_RING_5_OR_10_TIME,
		PS_I_CYCLE => PS_I_CYCLE,
		MS_ADDRESS_SET_ROUTINE => MS_ADDRESS_SET_ROUTINE,
		PS_STORAGE_SCAN_ROUTINE => PS_STORAGE_SCAN_ROUTINE,
		MV_36_VOLTS => MV_36_VOLTS,
		GROUND => GROUND,
		SWITCH_ROT_STOR_SCAN_DK6 => SWITCH_ROT_STOR_SCAN_DK6,
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE => MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE,
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY => MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY,
		PS_STOP_AT_K => PS_STOP_AT_K,
		MS_STORAGE_SCAN_LOAD => MS_STORAGE_SCAN_LOAD,
		MV_STORAGE_SCAN_REGEN_MODE => MV_STORAGE_SCAN_REGEN_MODE);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process
   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended" severity failure;
   end process;

-- END USER TEST BENCH PROCESS

end;
