---------------------------------------------------------------------------------------------------------------
-- Copyright  :  513 Di Mian Zhuang Bei Shi Ye Bu
-- Project    :  CPCI_UART
-- Module     :  UART TX module, read FIFO data into TXD data ,configure baud parameter,data bit,parity bit
-- File       :  UART_tx.vhd
-- Author     :  Xiaohm
-- Fuction    :  
-- Edition    :  V1.0
-- Date       :  2014-11-07
---------------------------------------------------------------------------------------------------------------
-- History    :
---------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity  UART_tx  is
	port(
	    );
end UART_tx;

architecture FPGA of UART_tx is


end FPGA;