# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ec67/hdl" --include "../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/5bb9/hdl/verilog" --include "../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/e4d1/hdl" --include "../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/b65a" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_0/sim/vcu_trd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/ip_0/sim/vcu_trd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/ip_0/sim/vcu_trd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/ip_0/sim/vcu_trd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/ip_0/sim/vcu_trd_gig_ethernet_pcs_pma_0_0_gt.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_0_resets.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_0_clocking.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_0_support.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_0_reset_sync.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_0_sync_block.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_0_transceiver.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_0_block.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0/vcu_trd_clk_wiz_0_mmcm_pll_drp.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0/vcu_trd_clk_wiz_0_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0/vcu_trd_clk_wiz_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_0/vcu_trd_clk_wiz_1_0_mmcm_pll_drp.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_0/vcu_trd_clk_wiz_1_0_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_0/vcu_trd_clk_wiz_1_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_0/vcu_trd_clk_wiz_2_0_mmcm_pll_drp.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_0/vcu_trd_clk_wiz_2_0_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_0/vcu_trd_clk_wiz_2_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_0/vcu_trd_clk_wiz_3_0_mmcm_pll_drp.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_0/vcu_trd_clk_wiz_3_0_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_0/vcu_trd_clk_wiz_3_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_0/vcu_trd_clk_wiz_4_0_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_0/vcu_trd_clk_wiz_4_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_enc0_reg_slice_0/sim/vcu_trd_vcu_enc0_reg_slice_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_enc1_reg_slice_0/sim/vcu_trd_vcu_enc1_reg_slice_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_dec0_reg_slice_0/sim/vcu_trd_vcu_dec0_reg_slice_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_dec1_reg_slice_0/sim/vcu_trd_vcu_dec1_reg_slice_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_mcu_reg_slice_0/sim/vcu_trd_vcu_mcu_reg_slice_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_0/vcu_trd_vcu_clk_wiz0_0_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_0/vcu_trd_vcu_clk_wiz0_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_interrupt_0/sim/vcu_trd_vcu_interrupt_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_5_0/vcu_trd_clk_wiz_5_0_mmcm_pll_drp.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_5_0/vcu_trd_clk_wiz_5_0_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_5_0/vcu_trd_clk_wiz_5_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_0/vcu_trd_clk_wiz_0_0_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_0/vcu_trd_clk_wiz_0_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_xbar_0/sim/vcu_trd_xbar_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/sim/vcu_trd.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_auto_pc_0/sim/vcu_trd_auto_pc_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/hdl/vcu_trd_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
