// Seed: 1036434748
module module_0;
  logic id_1 = -1;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    output wire id_2
);
  logic id_4 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_2,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout tri0 id_9;
  module_0 modCall_1 ();
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_12 = -1;
  assign id_9 = id_7 ? 1 : 1 ? 1 : id_6 << $realtime ? -1 : -1;
endmodule
