INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/8bitCounterTFF/8bitCounterTFF.sim/sim_1/impl/timing/xsim/counter_8b_TFF_testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-311] analyzing module TFF_0
INFO: [VRFC 10-311] analyzing module TFF_1
INFO: [VRFC 10-311] analyzing module TFF_2
INFO: [VRFC 10-311] analyzing module TFF_3
INFO: [VRFC 10-311] analyzing module TFF_4
INFO: [VRFC 10-311] analyzing module TFF_5
INFO: [VRFC 10-311] analyzing module TFF_6
INFO: [VRFC 10-311] analyzing module counter_8b_TFF
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/8bitCounterTFF/8bitCounterTFF.srcs/sim_1/new/counter_8b_TFF_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8b_TFF_testbench
