// Seed: 2973464676
module module_0 (
    output tri0 id_0,
    output wor  id_1,
    input  tri1 id_2
);
  logic id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign module_1.id_21 = 0;
  wire id_12;
  parameter id_13 = 1;
  generate
    wire id_14 = id_14;
  endgenerate
endmodule
module module_1 #(
    parameter id_22 = 32'd88,
    parameter id_8  = 32'd39
) (
    input tri1 id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri1 _id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    output tri0 id_15,
    output uwire id_16,
    input uwire id_17,
    output supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input wand id_21,
    input uwire _id_22,
    input wor id_23,
    output tri1 id_24,
    input tri1 id_25,
    input tri id_26,
    output uwire id_27,
    output tri0 id_28,
    output wire id_29,
    output wor id_30,
    output tri0 id_31,
    input wire id_32,
    input wire id_33,
    input wand id_34,
    input wor id_35,
    input uwire id_36,
    output tri0 id_37,
    output tri1 id_38,
    input uwire id_39,
    input wand id_40,
    input supply1 id_41,
    input supply0 id_42,
    input wor id_43,
    input wand id_44,
    output tri id_45,
    input supply0 id_46,
    output supply0 id_47,
    output uwire id_48,
    input wand id_49,
    output tri id_50,
    input supply1 id_51,
    input wand id_52,
    output wand id_53,
    input tri0 id_54,
    input wor id_55,
    input wand id_56,
    output uwire id_57
);
  logic [id_8 : id_22] id_59;
  ;
  parameter id_60 = 1;
  module_0 modCall_1 (
      id_14,
      id_28,
      id_40
  );
  assign id_18 = id_26;
  logic id_61;
  ;
endmodule
