
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401328 <.init>:
  401328:	stp	x29, x30, [sp, #-16]!
  40132c:	mov	x29, sp
  401330:	bl	401710 <tigetstr@plt+0x60>
  401334:	ldp	x29, x30, [sp], #16
  401338:	ret

Disassembly of section .plt:

0000000000401340 <memcpy@plt-0x20>:
  401340:	stp	x16, x30, [sp, #-16]!
  401344:	adrp	x16, 414000 <tigetstr@plt+0x12950>
  401348:	ldr	x17, [x16, #4088]
  40134c:	add	x16, x16, #0xff8
  401350:	br	x17
  401354:	nop
  401358:	nop
  40135c:	nop

0000000000401360 <memcpy@plt>:
  401360:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16]
  401368:	add	x16, x16, #0x0
  40136c:	br	x17

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #8]
  401378:	add	x16, x16, #0x8
  40137c:	br	x17

0000000000401380 <exit@plt>:
  401380:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #16]
  401388:	add	x16, x16, #0x10
  40138c:	br	x17

0000000000401390 <setupterm@plt>:
  401390:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #24]
  401398:	add	x16, x16, #0x18
  40139c:	br	x17

00000000004013a0 <perror@plt>:
  4013a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #32]
  4013a8:	add	x16, x16, #0x20
  4013ac:	br	x17

00000000004013b0 <tputs@plt>:
  4013b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #40]
  4013b8:	add	x16, x16, #0x28
  4013bc:	br	x17

00000000004013c0 <fgets_unlocked@plt>:
  4013c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #48]
  4013c8:	add	x16, x16, #0x30
  4013cc:	br	x17

00000000004013d0 <sprintf@plt>:
  4013d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #56]
  4013d8:	add	x16, x16, #0x38
  4013dc:	br	x17

00000000004013e0 <opendir@plt>:
  4013e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #64]
  4013e8:	add	x16, x16, #0x40
  4013ec:	br	x17

00000000004013f0 <snprintf@plt>:
  4013f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #72]
  4013f8:	add	x16, x16, #0x48
  4013fc:	br	x17

0000000000401400 <fclose@plt>:
  401400:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #80]
  401408:	add	x16, x16, #0x50
  40140c:	br	x17

0000000000401410 <atoi@plt>:
  401410:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #88]
  401418:	add	x16, x16, #0x58
  40141c:	br	x17

0000000000401420 <getpid@plt>:
  401420:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #96]
  401428:	add	x16, x16, #0x60
  40142c:	br	x17

0000000000401430 <nl_langinfo@plt>:
  401430:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #104]
  401438:	add	x16, x16, #0x68
  40143c:	br	x17

0000000000401440 <fopen@plt>:
  401440:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #112]
  401448:	add	x16, x16, #0x70
  40144c:	br	x17

0000000000401450 <malloc@plt>:
  401450:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #120]
  401458:	add	x16, x16, #0x78
  40145c:	br	x17

0000000000401460 <open@plt>:
  401460:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #128]
  401468:	add	x16, x16, #0x80
  40146c:	br	x17

0000000000401470 <bindtextdomain@plt>:
  401470:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #136]
  401478:	add	x16, x16, #0x88
  40147c:	br	x17

0000000000401480 <__libc_start_main@plt>:
  401480:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #144]
  401488:	add	x16, x16, #0x90
  40148c:	br	x17

0000000000401490 <getpwnam@plt>:
  401490:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #152]
  401498:	add	x16, x16, #0x98
  40149c:	br	x17

00000000004014a0 <tgetent@plt>:
  4014a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #160]
  4014a8:	add	x16, x16, #0xa0
  4014ac:	br	x17

00000000004014b0 <readdir@plt>:
  4014b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #168]
  4014b8:	add	x16, x16, #0xa8
  4014bc:	br	x17

00000000004014c0 <realloc@plt>:
  4014c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #176]
  4014c8:	add	x16, x16, #0xb0
  4014cc:	br	x17

00000000004014d0 <closedir@plt>:
  4014d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #184]
  4014d8:	add	x16, x16, #0xb8
  4014dc:	br	x17

00000000004014e0 <__stack_chk_fail@plt>:
  4014e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #192]
  4014e8:	add	x16, x16, #0xc0
  4014ec:	br	x17

00000000004014f0 <close@plt>:
  4014f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #200]
  4014f8:	add	x16, x16, #0xc8
  4014fc:	br	x17

0000000000401500 <strrchr@plt>:
  401500:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #208]
  401508:	add	x16, x16, #0xd0
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #216]
  401518:	add	x16, x16, #0xd8
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #224]
  401528:	add	x16, x16, #0xe0
  40152c:	br	x17

0000000000401530 <fread_unlocked@plt>:
  401530:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #232]
  401538:	add	x16, x16, #0xe8
  40153c:	br	x17

0000000000401540 <textdomain@plt>:
  401540:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #240]
  401548:	add	x16, x16, #0xf0
  40154c:	br	x17

0000000000401550 <getopt_long@plt>:
  401550:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #248]
  401558:	add	x16, x16, #0xf8
  40155c:	br	x17

0000000000401560 <strcmp@plt>:
  401560:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #256]
  401568:	add	x16, x16, #0x100
  40156c:	br	x17

0000000000401570 <getpwuid@plt>:
  401570:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #264]
  401578:	add	x16, x16, #0x108
  40157c:	br	x17

0000000000401580 <__ctype_b_loc@plt>:
  401580:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #272]
  401588:	add	x16, x16, #0x110
  40158c:	br	x17

0000000000401590 <strtol@plt>:
  401590:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #280]
  401598:	add	x16, x16, #0x118
  40159c:	br	x17

00000000004015a0 <free@plt>:
  4015a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #288]
  4015a8:	add	x16, x16, #0x120
  4015ac:	br	x17

00000000004015b0 <getchar@plt>:
  4015b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #296]
  4015b8:	add	x16, x16, #0x128
  4015bc:	br	x17

00000000004015c0 <strchr@plt>:
  4015c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #304]
  4015c8:	add	x16, x16, #0x130
  4015cc:	br	x17

00000000004015d0 <read@plt>:
  4015d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #312]
  4015d8:	add	x16, x16, #0x138
  4015dc:	br	x17

00000000004015e0 <isatty@plt>:
  4015e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #320]
  4015e8:	add	x16, x16, #0x140
  4015ec:	br	x17

00000000004015f0 <tgetstr@plt>:
  4015f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #328]
  4015f8:	add	x16, x16, #0x148
  4015fc:	br	x17

0000000000401600 <dcgettext@plt>:
  401600:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #336]
  401608:	add	x16, x16, #0x150
  40160c:	br	x17

0000000000401610 <__isoc99_sscanf@plt>:
  401610:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #344]
  401618:	add	x16, x16, #0x158
  40161c:	br	x17

0000000000401620 <strncpy@plt>:
  401620:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #352]
  401628:	add	x16, x16, #0x160
  40162c:	br	x17

0000000000401630 <__assert_fail@plt>:
  401630:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #360]
  401638:	add	x16, x16, #0x168
  40163c:	br	x17

0000000000401640 <getenv@plt>:
  401640:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #368]
  401648:	add	x16, x16, #0x170
  40164c:	br	x17

0000000000401650 <putchar@plt>:
  401650:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #376]
  401658:	add	x16, x16, #0x178
  40165c:	br	x17

0000000000401660 <__xstat@plt>:
  401660:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #384]
  401668:	add	x16, x16, #0x180
  40166c:	br	x17

0000000000401670 <fprintf@plt>:
  401670:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #392]
  401678:	add	x16, x16, #0x188
  40167c:	br	x17

0000000000401680 <ioctl@plt>:
  401680:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #400]
  401688:	add	x16, x16, #0x190
  40168c:	br	x17

0000000000401690 <setlocale@plt>:
  401690:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #408]
  401698:	add	x16, x16, #0x198
  40169c:	br	x17

00000000004016a0 <ferror@plt>:
  4016a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #416]
  4016a8:	add	x16, x16, #0x1a0
  4016ac:	br	x17

00000000004016b0 <tigetstr@plt>:
  4016b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #424]
  4016b8:	add	x16, x16, #0x1a8
  4016bc:	br	x17

Disassembly of section .text:

00000000004016c0 <.text>:
  4016c0:	mov	x29, #0x0                   	// #0
  4016c4:	mov	x30, #0x0                   	// #0
  4016c8:	mov	x5, x0
  4016cc:	ldr	x1, [sp]
  4016d0:	add	x2, sp, #0x8
  4016d4:	mov	x6, sp
  4016d8:	movz	x0, #0x0, lsl #48
  4016dc:	movk	x0, #0x0, lsl #32
  4016e0:	movk	x0, #0x40, lsl #16
  4016e4:	movk	x0, #0x187c
  4016e8:	movz	x3, #0x0, lsl #48
  4016ec:	movk	x3, #0x0, lsl #32
  4016f0:	movk	x3, #0x40, lsl #16
  4016f4:	movk	x3, #0x3ac8
  4016f8:	movz	x4, #0x0, lsl #48
  4016fc:	movk	x4, #0x0, lsl #32
  401700:	movk	x4, #0x40, lsl #16
  401704:	movk	x4, #0x3b48
  401708:	bl	401480 <__libc_start_main@plt>
  40170c:	bl	401520 <abort@plt>
  401710:	adrp	x0, 414000 <tigetstr@plt+0x12950>
  401714:	ldr	x0, [x0, #4064]
  401718:	cbz	x0, 401720 <tigetstr@plt+0x70>
  40171c:	b	401510 <__gmon_start__@plt>
  401720:	ret
  401724:	nop
  401728:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  40172c:	add	x0, x0, #0x268
  401730:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401734:	add	x1, x1, #0x268
  401738:	cmp	x1, x0
  40173c:	b.eq	401754 <tigetstr@plt+0xa4>  // b.none
  401740:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401744:	ldr	x1, [x1, #2936]
  401748:	cbz	x1, 401754 <tigetstr@plt+0xa4>
  40174c:	mov	x16, x1
  401750:	br	x16
  401754:	ret
  401758:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  40175c:	add	x0, x0, #0x268
  401760:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401764:	add	x1, x1, #0x268
  401768:	sub	x1, x1, x0
  40176c:	lsr	x2, x1, #63
  401770:	add	x1, x2, x1, asr #3
  401774:	cmp	xzr, x1, asr #1
  401778:	asr	x1, x1, #1
  40177c:	b.eq	401794 <tigetstr@plt+0xe4>  // b.none
  401780:	adrp	x2, 403000 <tigetstr@plt+0x1950>
  401784:	ldr	x2, [x2, #2944]
  401788:	cbz	x2, 401794 <tigetstr@plt+0xe4>
  40178c:	mov	x16, x2
  401790:	br	x16
  401794:	ret
  401798:	stp	x29, x30, [sp, #-32]!
  40179c:	mov	x29, sp
  4017a0:	str	x19, [sp, #16]
  4017a4:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  4017a8:	ldrb	w0, [x19, #648]
  4017ac:	cbnz	w0, 4017bc <tigetstr@plt+0x10c>
  4017b0:	bl	401728 <tigetstr@plt+0x78>
  4017b4:	mov	w0, #0x1                   	// #1
  4017b8:	strb	w0, [x19, #648]
  4017bc:	ldr	x19, [sp, #16]
  4017c0:	ldp	x29, x30, [sp], #32
  4017c4:	ret
  4017c8:	b	401758 <tigetstr@plt+0xa8>
  4017cc:	cmp	w0, #0x6
  4017d0:	b.ls	4017dc <tigetstr@plt+0x12c>  // b.plast
  4017d4:	mov	x0, xzr
  4017d8:	ret
  4017dc:	adrp	x8, 403000 <tigetstr@plt+0x1950>
  4017e0:	add	x8, x8, #0xc00
  4017e4:	ldr	x0, [x8, w0, uxtw #3]
  4017e8:	ret
  4017ec:	stp	x29, x30, [sp, #-32]!
  4017f0:	stp	x20, x19, [sp, #16]
  4017f4:	mov	x29, sp
  4017f8:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4017fc:	ldr	x19, [x20, #616]
  401800:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401804:	add	x1, x1, #0xe98
  401808:	mov	w2, #0x5                   	// #5
  40180c:	mov	x0, xzr
  401810:	bl	401600 <dcgettext@plt>
  401814:	adrp	x2, 403000 <tigetstr@plt+0x1950>
  401818:	mov	x1, x0
  40181c:	add	x2, x2, #0xeac
  401820:	mov	x0, x19
  401824:	bl	401670 <fprintf@plt>
  401828:	ldr	x19, [x20, #616]
  40182c:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401830:	add	x1, x1, #0xeb1
  401834:	mov	w2, #0x5                   	// #5
  401838:	mov	x0, xzr
  40183c:	bl	401600 <dcgettext@plt>
  401840:	mov	x1, x0
  401844:	mov	x0, x19
  401848:	bl	401670 <fprintf@plt>
  40184c:	ldr	x19, [x20, #616]
  401850:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401854:	add	x1, x1, #0xeee
  401858:	mov	w2, #0x5                   	// #5
  40185c:	mov	x0, xzr
  401860:	bl	401600 <dcgettext@plt>
  401864:	mov	x1, x0
  401868:	mov	x0, x19
  40186c:	bl	401670 <fprintf@plt>
  401870:	ldp	x20, x19, [sp, #16]
  401874:	ldp	x29, x30, [sp], #32
  401878:	ret
  40187c:	stp	x29, x30, [sp, #-96]!
  401880:	stp	x28, x27, [sp, #16]
  401884:	stp	x26, x25, [sp, #32]
  401888:	stp	x24, x23, [sp, #48]
  40188c:	stp	x22, x21, [sp, #64]
  401890:	stp	x20, x19, [sp, #80]
  401894:	mov	x29, sp
  401898:	sub	sp, sp, #0x680
  40189c:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  4018a0:	ldr	x8, [x8, #3536]
  4018a4:	mov	x20, x1
  4018a8:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  4018ac:	mov	w19, w0
  4018b0:	add	x1, x1, #0xc38
  4018b4:	add	x0, sp, #0x10
  4018b8:	mov	w2, #0x260                 	// #608
  4018bc:	stur	x8, [x29, #-16]
  4018c0:	str	xzr, [sp, #8]
  4018c4:	bl	401360 <memcpy@plt>
  4018c8:	bl	401dd0 <tigetstr@plt+0x720>
  4018cc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4018d0:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  4018d4:	str	w0, [x8, #448]
  4018d8:	add	x1, x1, #0xeed
  4018dc:	mov	w0, #0x6                   	// #6
  4018e0:	bl	401690 <setlocale@plt>
  4018e4:	adrp	x21, 404000 <tigetstr@plt+0x2950>
  4018e8:	add	x21, x21, #0x88
  4018ec:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  4018f0:	add	x1, x1, #0x8f
  4018f4:	mov	x0, x21
  4018f8:	bl	401470 <bindtextdomain@plt>
  4018fc:	mov	x0, x21
  401900:	bl	401540 <textdomain@plt>
  401904:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401908:	ldr	x0, [x8, #640]
  40190c:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401910:	add	x1, x1, #0xa1
  401914:	bl	401560 <strcmp@plt>
  401918:	cbnz	w0, 401928 <tigetstr@plt+0x278>
  40191c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401920:	mov	w9, #0x1                   	// #1
  401924:	strb	w9, [x8, #656]
  401928:	mov	w0, #0x1                   	// #1
  40192c:	bl	4015e0 <isatty@plt>
  401930:	cbz	w0, 40194c <tigetstr@plt+0x29c>
  401934:	mov	w0, #0xe                   	// #14
  401938:	bl	401430 <nl_langinfo@plt>
  40193c:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401940:	add	x1, x1, #0xac
  401944:	bl	401560 <strcmp@plt>
  401948:	cbz	w0, 4019ac <tigetstr@plt+0x2fc>
  40194c:	mov	w0, #0x1                   	// #1
  401950:	bl	4015e0 <isatty@plt>
  401954:	cbz	w0, 4019a0 <tigetstr@plt+0x2f0>
  401958:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  40195c:	add	x0, x0, #0xb2
  401960:	bl	401640 <getenv@plt>
  401964:	cbz	x0, 4019a0 <tigetstr@plt+0x2f0>
  401968:	ldrb	w8, [x0]
  40196c:	cbz	w8, 4019a0 <tigetstr@plt+0x2f0>
  401970:	mov	w1, #0x1                   	// #1
  401974:	mov	x0, xzr
  401978:	mov	x2, xzr
  40197c:	bl	401390 <setupterm@plt>
  401980:	cbnz	w0, 4019a0 <tigetstr@plt+0x2f0>
  401984:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  401988:	add	x0, x0, #0xb7
  40198c:	bl	4016b0 <tigetstr@plt>
  401990:	cbz	x0, 4019a0 <tigetstr@plt+0x2f0>
  401994:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  401998:	add	x0, x0, #0xb7
  40199c:	bl	4016b0 <tigetstr@plt>
  4019a0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4019a4:	add	x8, x8, #0x200
  4019a8:	b	4019b4 <tigetstr@plt+0x304>
  4019ac:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4019b0:	add	x8, x8, #0x1c8
  4019b4:	adrp	x23, 404000 <tigetstr@plt+0x2950>
  4019b8:	adrp	x25, 403000 <tigetstr@plt+0x1950>
  4019bc:	adrp	x24, 404000 <tigetstr@plt+0x2950>
  4019c0:	mov	w22, wzr
  4019c4:	adrp	x28, 415000 <memcpy@GLIBC_2.17>
  4019c8:	mov	w21, #0x7                   	// #7
  4019cc:	add	x23, x23, #0xbc
  4019d0:	add	x25, x25, #0xb88
  4019d4:	add	x24, x24, #0xb2
  4019d8:	mov	w26, #0x1                   	// #1
  4019dc:	adrp	x27, 415000 <memcpy@GLIBC_2.17>
  4019e0:	str	x8, [x28, #504]
  4019e4:	add	x3, sp, #0x10
  4019e8:	mov	w0, w19
  4019ec:	mov	x1, x20
  4019f0:	mov	x2, x23
  4019f4:	mov	x4, xzr
  4019f8:	bl	401550 <getopt_long@plt>
  4019fc:	add	w8, w0, #0x1
  401a00:	cmp	w8, #0x76
  401a04:	b.hi	401dcc <tigetstr@plt+0x71c>  // b.pmore
  401a08:	adr	x9, 401a18 <tigetstr@plt+0x368>
  401a0c:	ldrb	w10, [x25, x8]
  401a10:	add	x9, x9, x10, lsl #2
  401a14:	br	x9
  401a18:	cbnz	w22, 401dcc <tigetstr@plt+0x71c>
  401a1c:	mov	x0, x24
  401a20:	bl	401640 <getenv@plt>
  401a24:	cbz	x0, 401cf4 <tigetstr@plt+0x644>
  401a28:	mov	x1, x0
  401a2c:	add	x0, sp, #0x270
  401a30:	bl	4014a0 <tgetent@plt>
  401a34:	cmp	w0, #0x0
  401a38:	b.le	401d70 <tigetstr@plt+0x6c0>
  401a3c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401a40:	ldr	x0, [x8, #624]
  401a44:	bl	401410 <atoi@plt>
  401a48:	mov	w22, w0
  401a4c:	cbnz	w0, 4019e4 <tigetstr@plt+0x334>
  401a50:	b	401dcc <tigetstr@plt+0x71c>
  401a54:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401a58:	strb	w26, [x8, #660]
  401a5c:	b	4019e4 <tigetstr@plt+0x334>
  401a60:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401a64:	strb	w26, [x8, #680]
  401a68:	strb	w26, [x27, #664]
  401a6c:	b	4019e4 <tigetstr@plt+0x334>
  401a70:	cbnz	w22, 401dcc <tigetstr@plt+0x71c>
  401a74:	mov	x0, x24
  401a78:	bl	401640 <getenv@plt>
  401a7c:	cbz	x0, 4019e4 <tigetstr@plt+0x334>
  401a80:	mov	x1, x0
  401a84:	add	x0, sp, #0x270
  401a88:	bl	4014a0 <tgetent@plt>
  401a8c:	cmp	w0, #0x1
  401a90:	b.lt	4019e4 <tigetstr@plt+0x334>  // b.tstop
  401a94:	bl	401420 <getpid@plt>
  401a98:	mov	w22, w0
  401a9c:	b	4019e4 <tigetstr@plt+0x334>
  401aa0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401aa4:	strb	w26, [x8, #676]
  401aa8:	strb	w26, [x27, #664]
  401aac:	b	4019e4 <tigetstr@plt+0x334>
  401ab0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x0, [x8, #624]
  401ab8:	bl	401ed8 <tigetstr@plt+0x828>
  401abc:	cmp	w0, #0x7
  401ac0:	b.eq	401dcc <tigetstr@plt+0x71c>  // b.none
  401ac4:	mov	w21, w0
  401ac8:	bl	401f28 <tigetstr@plt+0x878>
  401acc:	cbz	w0, 4019e4 <tigetstr@plt+0x334>
  401ad0:	b	401d0c <tigetstr@plt+0x65c>
  401ad4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401ad8:	strb	w26, [x8, #688]
  401adc:	b	4019e4 <tigetstr@plt+0x334>
  401ae0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401ae4:	strb	w26, [x8, #696]
  401ae8:	b	4019e4 <tigetstr@plt+0x334>
  401aec:	strb	w26, [x27, #664]
  401af0:	b	4019e4 <tigetstr@plt+0x334>
  401af4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401af8:	strb	w26, [x8, #668]
  401afc:	b	4019e4 <tigetstr@plt+0x334>
  401b00:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b04:	strb	w26, [x8, #692]
  401b08:	b	4019e4 <tigetstr@plt+0x334>
  401b0c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b10:	strb	w26, [x8, #700]
  401b14:	b	4019e4 <tigetstr@plt+0x334>
  401b18:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b1c:	strb	w26, [x8, #672]
  401b20:	b	4019e4 <tigetstr@plt+0x334>
  401b24:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b28:	strb	w26, [x8, #684]
  401b2c:	b	4019e4 <tigetstr@plt+0x334>
  401b30:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b34:	add	x8, x8, #0x200
  401b38:	b	4019e0 <tigetstr@plt+0x330>
  401b3c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b40:	add	x8, x8, #0x1c8
  401b44:	b	4019e0 <tigetstr@plt+0x330>
  401b48:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b4c:	add	x8, x8, #0x230
  401b50:	b	4019e0 <tigetstr@plt+0x330>
  401b54:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  401b58:	ldrsw	x23, [x24, #632]
  401b5c:	sub	w8, w19, #0x1
  401b60:	cmp	w23, w8
  401b64:	b.ne	401ba4 <tigetstr@plt+0x4f4>  // b.any
  401b68:	bl	401580 <__ctype_b_loc@plt>
  401b6c:	mov	x8, x0
  401b70:	ldr	x0, [x20, x23, lsl #3]
  401b74:	ldr	x8, [x8]
  401b78:	ldrb	w9, [x0]
  401b7c:	ldrh	w8, [x8, x9, lsl #1]
  401b80:	add	w9, w23, #0x1
  401b84:	str	w9, [x24, #632]
  401b88:	tbnz	w8, #11, 401bb0 <tigetstr@plt+0x500>
  401b8c:	bl	401490 <getpwnam@plt>
  401b90:	cbz	x0, 401da0 <tigetstr@plt+0x6f0>
  401b94:	mov	x23, x0
  401b98:	b	401ba8 <tigetstr@plt+0x4f8>
  401b9c:	bl	4017ec <tigetstr@plt+0x13c>
  401ba0:	b	401cbc <tigetstr@plt+0x60c>
  401ba4:	mov	x23, xzr
  401ba8:	mov	w20, #0x1                   	// #1
  401bac:	b	401bd0 <tigetstr@plt+0x520>
  401bb0:	mov	x1, sp
  401bb4:	mov	w2, #0xa                   	// #10
  401bb8:	bl	401590 <strtol@plt>
  401bbc:	ldr	x8, [sp]
  401bc0:	ldrb	w8, [x8]
  401bc4:	cbnz	w8, 401dcc <tigetstr@plt+0x71c>
  401bc8:	mov	x20, x0
  401bcc:	mov	x23, xzr
  401bd0:	ldr	w8, [x24, #632]
  401bd4:	cmp	w8, w19
  401bd8:	b.ne	401dcc <tigetstr@plt+0x71c>  // b.any
  401bdc:	bl	401fa8 <tigetstr@plt+0x8f8>
  401be0:	mov	w0, w22
  401be4:	bl	402468 <tigetstr@plt+0xdb8>
  401be8:	cbz	x0, 401c00 <tigetstr@plt+0x550>
  401bec:	ldrb	w8, [x0, #160]
  401bf0:	orr	w8, w8, #0x1
  401bf4:	strb	w8, [x0, #160]
  401bf8:	ldr	x0, [x0, #176]
  401bfc:	cbnz	x0, 401bec <tigetstr@plt+0x53c>
  401c00:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401c04:	ldrb	w8, [x8, #684]
  401c08:	cmp	w8, #0x1
  401c0c:	b.ne	401c20 <tigetstr@plt+0x570>  // b.any
  401c10:	mov	w0, w20
  401c14:	bl	402468 <tigetstr@plt+0xdb8>
  401c18:	bl	402490 <tigetstr@plt+0xde0>
  401c1c:	mov	w20, #0x1                   	// #1
  401c20:	cmp	w21, #0x7
  401c24:	b.ne	401c5c <tigetstr@plt+0x5ac>  // b.any
  401c28:	cbz	x23, 401c78 <tigetstr@plt+0x5c8>
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	402468 <tigetstr@plt+0xdb8>
  401c34:	ldr	w1, [x23, #16]
  401c38:	bl	402d08 <tigetstr@plt+0x1658>
  401c3c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401c40:	ldrb	w8, [x8, #704]
  401c44:	tbnz	w8, #0, 401c9c <tigetstr@plt+0x5ec>
  401c48:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401c4c:	ldr	x19, [x8, #616]
  401c50:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401c54:	add	x1, x1, #0x146
  401c58:	b	401d80 <tigetstr@plt+0x6d0>
  401c5c:	add	x2, sp, #0x8
  401c60:	mov	x0, xzr
  401c64:	mov	w1, w21
  401c68:	bl	4024d8 <tigetstr@plt+0xe28>
  401c6c:	ldr	x0, [sp, #8]
  401c70:	bl	402570 <tigetstr@plt+0xec0>
  401c74:	b	401c9c <tigetstr@plt+0x5ec>
  401c78:	mov	w0, w20
  401c7c:	bl	402468 <tigetstr@plt+0xdb8>
  401c80:	mov	w2, #0x1                   	// #1
  401c84:	mov	w3, #0x1                   	// #1
  401c88:	mov	w4, #0x1                   	// #1
  401c8c:	mov	w1, wzr
  401c90:	mov	w5, wzr
  401c94:	mov	w6, wzr
  401c98:	bl	402628 <tigetstr@plt+0xf78>
  401c9c:	bl	403a14 <tigetstr@plt+0x2364>
  401ca0:	bl	403a5c <tigetstr@plt+0x23ac>
  401ca4:	add	x0, sp, #0x8
  401ca8:	bl	402da0 <tigetstr@plt+0x16f0>
  401cac:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401cb0:	ldrb	w8, [x8, #656]
  401cb4:	cmp	w8, #0x1
  401cb8:	b.eq	401d40 <tigetstr@plt+0x690>  // b.none
  401cbc:	mov	w0, wzr
  401cc0:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  401cc4:	ldur	x8, [x29, #-16]
  401cc8:	ldr	x9, [x9, #3536]
  401ccc:	cmp	x9, x8
  401cd0:	b.ne	401dc8 <tigetstr@plt+0x718>  // b.any
  401cd4:	add	sp, sp, #0x680
  401cd8:	ldp	x20, x19, [sp, #80]
  401cdc:	ldp	x22, x21, [sp, #64]
  401ce0:	ldp	x24, x23, [sp, #48]
  401ce4:	ldp	x26, x25, [sp, #32]
  401ce8:	ldp	x28, x27, [sp, #16]
  401cec:	ldp	x29, x30, [sp], #96
  401cf0:	ret
  401cf4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401cf8:	ldr	x19, [x8, #616]
  401cfc:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401d00:	add	x1, x1, #0xd1
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	b	401d88 <tigetstr@plt+0x6d8>
  401d0c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401d10:	ldr	x19, [x8, #616]
  401d14:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401d18:	add	x1, x1, #0x103
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	mov	x0, xzr
  401d24:	bl	401600 <dcgettext@plt>
  401d28:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401d2c:	ldr	x2, [x8, #624]
  401d30:	mov	x1, x0
  401d34:	mov	x0, x19
  401d38:	bl	401670 <fprintf@plt>
  401d3c:	b	401d98 <tigetstr@plt+0x6e8>
  401d40:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401d44:	ldr	x19, [x8, #616]
  401d48:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401d4c:	add	x1, x1, #0x15b
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, xzr
  401d58:	bl	401600 <dcgettext@plt>
  401d5c:	mov	x1, x0
  401d60:	mov	x0, x19
  401d64:	bl	401670 <fprintf@plt>
  401d68:	bl	4015b0 <getchar@plt>
  401d6c:	b	401cbc <tigetstr@plt+0x60c>
  401d70:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401d74:	ldr	x19, [x8, #616]
  401d78:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401d7c:	add	x1, x1, #0xe2
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	mov	x0, xzr
  401d88:	bl	401600 <dcgettext@plt>
  401d8c:	mov	x1, x0
  401d90:	mov	x0, x19
  401d94:	bl	401670 <fprintf@plt>
  401d98:	mov	w0, #0x1                   	// #1
  401d9c:	b	401cc0 <tigetstr@plt+0x610>
  401da0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401da4:	ldr	x19, [x8, #616]
  401da8:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401dac:	add	x1, x1, #0x12f
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	bl	401600 <dcgettext@plt>
  401db8:	ldrsw	x8, [x24, #632]
  401dbc:	add	x8, x20, x8, lsl #3
  401dc0:	ldur	x2, [x8, #-8]
  401dc4:	b	401d30 <tigetstr@plt+0x680>
  401dc8:	bl	4014e0 <__stack_chk_fail@plt>
  401dcc:	bl	401e78 <tigetstr@plt+0x7c8>
  401dd0:	sub	sp, sp, #0x30
  401dd4:	stp	x29, x30, [sp, #32]
  401dd8:	add	x29, sp, #0x20
  401ddc:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  401de0:	ldr	x8, [x8, #3536]
  401de4:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  401de8:	add	x0, x0, #0x18e
  401dec:	stur	x8, [x29, #-8]
  401df0:	bl	401640 <getenv@plt>
  401df4:	cbz	x0, 401e2c <tigetstr@plt+0x77c>
  401df8:	ldrb	w8, [x0]
  401dfc:	cbz	w8, 401e2c <tigetstr@plt+0x77c>
  401e00:	add	x1, sp, #0x10
  401e04:	mov	w2, wzr
  401e08:	bl	401590 <strtol@plt>
  401e0c:	mov	w9, #0xfffd                	// #65533
  401e10:	sub	x8, x0, #0x1
  401e14:	movk	w9, #0x7fff, lsl #16
  401e18:	cmp	x8, x9
  401e1c:	b.hi	401e2c <tigetstr@plt+0x77c>  // b.pmore
  401e20:	ldr	x8, [sp, #16]
  401e24:	ldrb	w8, [x8]
  401e28:	cbz	w8, 401e54 <tigetstr@plt+0x7a4>
  401e2c:	add	x2, sp, #0x8
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	mov	w1, #0x5413                	// #21523
  401e38:	bl	401680 <ioctl@plt>
  401e3c:	mov	w8, w0
  401e40:	mov	w0, #0x84                  	// #132
  401e44:	tbnz	w8, #31, 401e54 <tigetstr@plt+0x7a4>
  401e48:	ldrh	w8, [sp, #10]
  401e4c:	cmp	w8, #0x0
  401e50:	csel	w0, w0, w8, eq  // eq = none
  401e54:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  401e58:	ldur	x8, [x29, #-8]
  401e5c:	ldr	x9, [x9, #3536]
  401e60:	cmp	x9, x8
  401e64:	b.ne	401e74 <tigetstr@plt+0x7c4>  // b.any
  401e68:	ldp	x29, x30, [sp, #32]
  401e6c:	add	sp, sp, #0x30
  401e70:	ret
  401e74:	bl	4014e0 <__stack_chk_fail@plt>
  401e78:	stp	x29, x30, [sp, #-32]!
  401e7c:	stp	x20, x19, [sp, #16]
  401e80:	mov	x29, sp
  401e84:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  401e88:	ldr	x19, [x20, #616]
  401e8c:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401e90:	add	x1, x1, #0x205
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	mov	x0, xzr
  401e9c:	bl	401600 <dcgettext@plt>
  401ea0:	mov	x1, x0
  401ea4:	mov	x0, x19
  401ea8:	bl	401670 <fprintf@plt>
  401eac:	ldr	x19, [x20, #616]
  401eb0:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401eb4:	add	x1, x1, #0x6bf
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, xzr
  401ec0:	bl	401600 <dcgettext@plt>
  401ec4:	mov	x1, x0
  401ec8:	mov	x0, x19
  401ecc:	bl	401670 <fprintf@plt>
  401ed0:	mov	w0, #0x1                   	// #1
  401ed4:	bl	401380 <exit@plt>
  401ed8:	stp	x29, x30, [sp, #-48]!
  401edc:	str	x21, [sp, #16]
  401ee0:	stp	x20, x19, [sp, #32]
  401ee4:	mov	x29, sp
  401ee8:	adrp	x21, 403000 <tigetstr@plt+0x1950>
  401eec:	mov	x20, x0
  401ef0:	mov	x19, xzr
  401ef4:	add	x21, x21, #0xc00
  401ef8:	ldr	x0, [x21, x19, lsl #3]
  401efc:	mov	x1, x20
  401f00:	bl	401560 <strcmp@plt>
  401f04:	cbz	w0, 401f14 <tigetstr@plt+0x864>
  401f08:	add	x19, x19, #0x1
  401f0c:	cmp	x19, #0x7
  401f10:	b.ne	401ef8 <tigetstr@plt+0x848>  // b.any
  401f14:	mov	w0, w19
  401f18:	ldp	x20, x19, [sp, #32]
  401f1c:	ldr	x21, [sp, #16]
  401f20:	ldp	x29, x30, [sp], #48
  401f24:	ret
  401f28:	sub	sp, sp, #0xe0
  401f2c:	stp	x29, x30, [sp, #192]
  401f30:	stp	x20, x19, [sp, #208]
  401f34:	add	x29, sp, #0xc0
  401f38:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  401f3c:	ldr	x8, [x8, #3536]
  401f40:	mov	w19, w0
  401f44:	stur	x8, [x29, #-8]
  401f48:	bl	401420 <getpid@plt>
  401f4c:	mov	w20, w0
  401f50:	mov	w0, w19
  401f54:	bl	4017cc <tigetstr@plt+0x11c>
  401f58:	adrp	x2, 404000 <tigetstr@plt+0x2950>
  401f5c:	mov	x4, x0
  401f60:	add	x2, x2, #0x72b
  401f64:	sub	x0, x29, #0x3c
  401f68:	mov	w1, #0x32                  	// #50
  401f6c:	mov	w3, w20
  401f70:	bl	4013f0 <snprintf@plt>
  401f74:	sub	x0, x29, #0x3c
  401f78:	mov	x1, sp
  401f7c:	bl	403b50 <tigetstr@plt+0x24a0>
  401f80:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  401f84:	ldur	x8, [x29, #-8]
  401f88:	ldr	x9, [x9, #3536]
  401f8c:	cmp	x9, x8
  401f90:	b.ne	401fa4 <tigetstr@plt+0x8f4>  // b.any
  401f94:	ldp	x20, x19, [sp, #208]
  401f98:	ldp	x29, x30, [sp, #192]
  401f9c:	add	sp, sp, #0xe0
  401fa0:	ret
  401fa4:	bl	4014e0 <__stack_chk_fail@plt>
  401fa8:	stp	x29, x30, [sp, #-96]!
  401fac:	stp	x28, x27, [sp, #16]
  401fb0:	stp	x26, x25, [sp, #32]
  401fb4:	stp	x24, x23, [sp, #48]
  401fb8:	stp	x22, x21, [sp, #64]
  401fbc:	stp	x20, x19, [sp, #80]
  401fc0:	mov	x29, sp
  401fc4:	sub	sp, sp, #0x2, lsl #12
  401fc8:	sub	sp, sp, #0xd0
  401fcc:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  401fd0:	ldr	x8, [x8, #3536]
  401fd4:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  401fd8:	adrp	x10, 415000 <memcpy@GLIBC_2.17>
  401fdc:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  401fe0:	stur	x8, [x29, #-16]
  401fe4:	ldrb	w8, [x9, #668]
  401fe8:	ldrsw	x9, [x10, #448]
  401fec:	ldrb	w10, [x22, #660]
  401ff0:	mov	w11, #0x2001                	// #8193
  401ff4:	cmp	w8, #0x0
  401ff8:	csinc	x19, x11, x9, ne  // ne = any
  401ffc:	cmp	w10, #0x1
  402000:	b.ne	402020 <tigetstr@plt+0x970>  // b.any
  402004:	mov	x0, x19
  402008:	bl	401450 <malloc@plt>
  40200c:	mov	x23, x0
  402010:	cbnz	x0, 402024 <tigetstr@plt+0x974>
  402014:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402018:	add	x0, x0, #0x73a
  40201c:	b	402424 <tigetstr@plt+0xd74>
  402020:	mov	x23, xzr
  402024:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402028:	add	x0, x0, #0x741
  40202c:	bl	4013e0 <opendir@plt>
  402030:	cbz	x0, 40241c <tigetstr@plt+0xd6c>
  402034:	mov	x21, x0
  402038:	bl	4014b0 <readdir@plt>
  40203c:	cbz	x0, 40205c <tigetstr@plt+0x9ac>
  402040:	adrp	x25, 404000 <tigetstr@plt+0x2950>
  402044:	adrp	x24, 404000 <tigetstr@plt+0x2950>
  402048:	mov	w20, #0x1                   	// #1
  40204c:	add	x25, x25, #0x747
  402050:	add	x24, x24, #0x741
  402054:	str	x19, [sp, #16]
  402058:	b	4020fc <tigetstr@plt+0xa4c>
  40205c:	mov	w20, #0x1                   	// #1
  402060:	mov	x0, x21
  402064:	bl	4014d0 <closedir@plt>
  402068:	bl	4030a8 <tigetstr@plt+0x19f8>
  40206c:	ldrb	w8, [x22, #660]
  402070:	cmp	w8, #0x1
  402074:	b.ne	402080 <tigetstr@plt+0x9d0>  // b.any
  402078:	mov	x0, x23
  40207c:	bl	4015a0 <free@plt>
  402080:	cbnz	w20, 402430 <tigetstr@plt+0xd80>
  402084:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  402088:	ldur	x8, [x29, #-16]
  40208c:	ldr	x9, [x9, #3536]
  402090:	cmp	x9, x8
  402094:	b.ne	402408 <tigetstr@plt+0xd58>  // b.any
  402098:	add	sp, sp, #0x2, lsl #12
  40209c:	add	sp, sp, #0xd0
  4020a0:	ldp	x20, x19, [sp, #80]
  4020a4:	ldp	x22, x21, [sp, #64]
  4020a8:	ldp	x24, x23, [sp, #48]
  4020ac:	ldp	x26, x25, [sp, #32]
  4020b0:	ldp	x28, x27, [sp, #16]
  4020b4:	ldp	x29, x30, [sp], #96
  4020b8:	ret
  4020bc:	ldp	w3, w2, [sp, #40]
  4020c0:	ldur	w4, [x29, #-120]
  4020c4:	ldr	x0, [sp, #32]
  4020c8:	mov	w1, w28
  4020cc:	mov	x5, xzr
  4020d0:	mov	w6, wzr
  4020d4:	mov	w7, wzr
  4020d8:	bl	402fa0 <tigetstr@plt+0x18f0>
  4020dc:	mov	x0, x26
  4020e0:	bl	401400 <fclose@plt>
  4020e4:	mov	w20, wzr
  4020e8:	mov	x0, x27
  4020ec:	bl	4015a0 <free@plt>
  4020f0:	mov	x0, x21
  4020f4:	bl	4014b0 <readdir@plt>
  4020f8:	cbz	x0, 402060 <tigetstr@plt+0x9b0>
  4020fc:	add	x19, x0, #0x13
  402100:	add	x1, sp, #0x30
  402104:	mov	w2, #0xa                   	// #10
  402108:	mov	x0, x19
  40210c:	bl	401590 <strtol@plt>
  402110:	ldr	x8, [sp, #48]
  402114:	cmp	x8, x19
  402118:	b.eq	4020f0 <tigetstr@plt+0xa40>  // b.none
  40211c:	ldrb	w8, [x8]
  402120:	cbnz	w8, 4020f0 <tigetstr@plt+0xa40>
  402124:	mov	x28, x0
  402128:	mov	x0, x19
  40212c:	bl	401370 <strlen@plt>
  402130:	add	x0, x0, #0xf
  402134:	bl	401450 <malloc@plt>
  402138:	cbz	x0, 40240c <tigetstr@plt+0xd5c>
  40213c:	mov	x1, x25
  402140:	mov	x2, x24
  402144:	mov	w3, w28
  402148:	mov	x27, x0
  40214c:	bl	4013d0 <sprintf@plt>
  402150:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402154:	mov	x0, x27
  402158:	add	x1, x1, #0x188
  40215c:	bl	401440 <fopen@plt>
  402160:	cbz	x0, 4020e8 <tigetstr@plt+0xa38>
  402164:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402168:	mov	x26, x0
  40216c:	mov	x0, x27
  402170:	add	x1, x1, #0x752
  402174:	mov	x2, x24
  402178:	mov	w3, w28
  40217c:	bl	4013d0 <sprintf@plt>
  402180:	sub	x1, x29, #0x90
  402184:	mov	x0, x27
  402188:	bl	403b50 <tigetstr@plt+0x24a0>
  40218c:	tbnz	w0, #31, 402414 <tigetstr@plt+0xd64>
  402190:	add	x0, sp, #0x3c
  402194:	mov	w1, #0x1                   	// #1
  402198:	mov	w2, #0x2000                	// #8192
  40219c:	mov	x3, x26
  4021a0:	bl	401530 <fread_unlocked@plt>
  4021a4:	mov	x19, x0
  4021a8:	mov	x0, x26
  4021ac:	bl	4016a0 <ferror@plt>
  4021b0:	cbnz	w0, 4020dc <tigetstr@plt+0xa2c>
  4021b4:	add	x8, sp, #0x3c
  4021b8:	add	x0, sp, #0x3c
  4021bc:	mov	w1, #0x28                  	// #40
  4021c0:	strb	wzr, [x8, w19, sxtw]
  4021c4:	bl	4015c0 <strchr@plt>
  4021c8:	cbz	x0, 4020dc <tigetstr@plt+0xa2c>
  4021cc:	mov	w1, #0x29                  	// #41
  4021d0:	mov	x19, x0
  4021d4:	bl	401500 <strrchr@plt>
  4021d8:	cbz	x0, 4020dc <tigetstr@plt+0xa2c>
  4021dc:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  4021e0:	strb	wzr, [x0], #2
  4021e4:	add	x2, sp, #0x2c
  4021e8:	add	x3, sp, #0x28
  4021ec:	add	x1, x1, #0x758
  4021f0:	bl	401610 <__isoc99_sscanf@plt>
  4021f4:	cmp	w0, #0x2
  4021f8:	b.ne	4020dc <tigetstr@plt+0xa2c>  // b.any
  4021fc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402200:	ldrb	w8, [x8, #696]
  402204:	add	x9, x19, #0x1
  402208:	str	x9, [sp, #32]
  40220c:	tbnz	w8, #0, 40233c <tigetstr@plt+0xc8c>
  402210:	mov	x0, x27
  402214:	bl	401370 <strlen@plt>
  402218:	add	x0, x0, #0xa
  40221c:	bl	401450 <malloc@plt>
  402220:	cbz	x0, 40240c <tigetstr@plt+0xd5c>
  402224:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402228:	add	x1, x1, #0x762
  40222c:	mov	x2, x27
  402230:	mov	x19, x0
  402234:	bl	4013d0 <sprintf@plt>
  402238:	mov	x0, x19
  40223c:	bl	4013e0 <opendir@plt>
  402240:	cbz	x0, 402334 <tigetstr@plt+0xc84>
  402244:	mov	x20, x0
  402248:	str	x19, [sp, #8]
  40224c:	bl	4014b0 <readdir@plt>
  402250:	mov	x19, x20
  402254:	cbz	x0, 402328 <tigetstr@plt+0xc78>
  402258:	str	x19, [sp, #24]
  40225c:	b	4022b4 <tigetstr@plt+0xc04>
  402260:	mov	w7, #0x1                   	// #1
  402264:	mov	x0, x25
  402268:	mov	w1, w20
  40226c:	mov	w2, w28
  402270:	mov	w3, w22
  402274:	mov	w4, w24
  402278:	mov	x5, xzr
  40227c:	mov	w6, wzr
  402280:	bl	402fa0 <tigetstr@plt+0x18f0>
  402284:	mov	x0, x25
  402288:	bl	4015a0 <free@plt>
  40228c:	mov	x22, x23
  402290:	mov	x23, x19
  402294:	ldr	x19, [sp, #24]
  402298:	adrp	x25, 404000 <tigetstr@plt+0x2950>
  40229c:	adrp	x24, 404000 <tigetstr@plt+0x2950>
  4022a0:	add	x25, x25, #0x747
  4022a4:	add	x24, x24, #0x741
  4022a8:	mov	x0, x19
  4022ac:	bl	4014b0 <readdir@plt>
  4022b0:	cbz	x0, 402328 <tigetstr@plt+0xc78>
  4022b4:	add	x0, x0, #0x13
  4022b8:	bl	401410 <atoi@plt>
  4022bc:	cbz	w0, 4022a8 <tigetstr@plt+0xbf8>
  4022c0:	mov	w20, w0
  4022c4:	cmp	w0, w28
  4022c8:	b.eq	4022a8 <tigetstr@plt+0xbf8>  // b.none
  4022cc:	ldr	x2, [sp, #32]
  4022d0:	mov	w0, w28
  4022d4:	mov	w1, w20
  4022d8:	mov	x19, x23
  4022dc:	bl	402de8 <tigetstr@plt+0x1738>
  4022e0:	ldrb	w8, [x22, #660]
  4022e4:	mov	x23, x22
  4022e8:	ldr	w22, [sp, #40]
  4022ec:	ldur	w24, [x29, #-120]
  4022f0:	cmp	w8, #0x1
  4022f4:	mov	x25, x0
  4022f8:	b.ne	402260 <tigetstr@plt+0xbb0>  // b.any
  4022fc:	mov	x0, x25
  402300:	bl	401370 <strlen@plt>
  402304:	add	w6, w0, #0x1
  402308:	mov	w7, #0x1                   	// #1
  40230c:	mov	x0, x25
  402310:	mov	w1, w20
  402314:	mov	w2, w28
  402318:	mov	w3, w22
  40231c:	mov	w4, w24
  402320:	mov	x5, x25
  402324:	b	402280 <tigetstr@plt+0xbd0>
  402328:	mov	x0, x19
  40232c:	bl	4014d0 <closedir@plt>
  402330:	ldr	x19, [sp, #8]
  402334:	mov	x0, x19
  402338:	bl	4015a0 <free@plt>
  40233c:	ldrb	w8, [x22, #660]
  402340:	tbz	w8, #0, 4020bc <tigetstr@plt+0xa0c>
  402344:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402348:	mov	x0, x27
  40234c:	add	x1, x1, #0x76a
  402350:	mov	x2, x24
  402354:	mov	w3, w28
  402358:	bl	4013d0 <sprintf@plt>
  40235c:	mov	x0, x27
  402360:	mov	w1, wzr
  402364:	bl	401460 <open@plt>
  402368:	tbnz	w0, #31, 4023ac <tigetstr@plt+0xcfc>
  40236c:	ldr	x24, [sp, #16]
  402370:	mov	x1, x23
  402374:	mov	w19, w0
  402378:	mov	x2, x24
  40237c:	bl	4015d0 <read@plt>
  402380:	mov	x20, x0
  402384:	mov	w0, w19
  402388:	bl	4014f0 <close@plt>
  40238c:	tbnz	w20, #31, 4023c4 <tigetstr@plt+0xd14>
  402390:	cmp	w20, w24
  402394:	cset	w8, ge  // ge = tcont
  402398:	subs	w8, w20, w8
  40239c:	b.eq	4023e4 <tigetstr@plt+0xd34>  // b.none
  4023a0:	add	w6, w8, #0x1
  4023a4:	strb	wzr, [x23, w8, sxtw]
  4023a8:	b	4023e8 <tigetstr@plt+0xd38>
  4023ac:	mov	x0, x26
  4023b0:	bl	401400 <fclose@plt>
  4023b4:	mov	x0, x27
  4023b8:	bl	4015a0 <free@plt>
  4023bc:	mov	w20, wzr
  4023c0:	b	4020f0 <tigetstr@plt+0xa40>
  4023c4:	mov	x0, x26
  4023c8:	bl	401400 <fclose@plt>
  4023cc:	mov	x0, x27
  4023d0:	bl	4015a0 <free@plt>
  4023d4:	adrp	x24, 404000 <tigetstr@plt+0x2950>
  4023d8:	mov	w20, wzr
  4023dc:	add	x24, x24, #0x741
  4023e0:	b	4020f0 <tigetstr@plt+0xa40>
  4023e4:	mov	w6, wzr
  4023e8:	ldp	w3, w2, [sp, #40]
  4023ec:	ldur	w4, [x29, #-120]
  4023f0:	ldr	x0, [sp, #32]
  4023f4:	adrp	x24, 404000 <tigetstr@plt+0x2950>
  4023f8:	add	x24, x24, #0x741
  4023fc:	mov	w1, w28
  402400:	mov	x5, x23
  402404:	b	4020d4 <tigetstr@plt+0xa24>
  402408:	bl	4014e0 <__stack_chk_fail@plt>
  40240c:	mov	w0, #0x2                   	// #2
  402410:	bl	401380 <exit@plt>
  402414:	mov	x0, x27
  402418:	b	402424 <tigetstr@plt+0xd74>
  40241c:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402420:	add	x0, x0, #0x741
  402424:	bl	4013a0 <perror@plt>
  402428:	mov	w0, #0x1                   	// #1
  40242c:	bl	401380 <exit@plt>
  402430:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402434:	ldr	x19, [x8, #616]
  402438:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  40243c:	add	x1, x1, #0x778
  402440:	mov	w2, #0x5                   	// #5
  402444:	mov	x0, xzr
  402448:	bl	401600 <dcgettext@plt>
  40244c:	adrp	x2, 404000 <tigetstr@plt+0x2950>
  402450:	mov	x1, x0
  402454:	add	x2, x2, #0x741
  402458:	mov	x0, x19
  40245c:	bl	401670 <fprintf@plt>
  402460:	mov	w0, #0x1                   	// #1
  402464:	bl	401380 <exit@plt>
  402468:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  40246c:	ldr	x8, [x8, #712]
  402470:	cbz	x8, 402488 <tigetstr@plt+0xdd8>
  402474:	ldr	w9, [x8, #84]
  402478:	cmp	w9, w0
  40247c:	b.eq	402488 <tigetstr@plt+0xdd8>  // b.none
  402480:	ldr	x8, [x8, #184]
  402484:	cbnz	x8, 402474 <tigetstr@plt+0xdc4>
  402488:	mov	x0, x8
  40248c:	ret
  402490:	stp	x29, x30, [sp, #-32]!
  402494:	stp	x20, x19, [sp, #16]
  402498:	mov	x29, sp
  40249c:	cbz	x0, 4024cc <tigetstr@plt+0xe1c>
  4024a0:	ldr	x19, [x0, #176]
  4024a4:	mov	x20, x0
  4024a8:	cbz	x19, 4024cc <tigetstr@plt+0xe1c>
  4024ac:	ldr	x0, [x19, #168]
  4024b0:	bl	4034dc <tigetstr@plt+0x1e2c>
  4024b4:	mov	x0, x19
  4024b8:	mov	x1, x20
  4024bc:	str	xzr, [x19, #168]
  4024c0:	bl	40336c <tigetstr@plt+0x1cbc>
  4024c4:	mov	x0, x19
  4024c8:	bl	402490 <tigetstr@plt+0xde0>
  4024cc:	ldp	x20, x19, [sp, #16]
  4024d0:	ldp	x29, x30, [sp], #32
  4024d4:	ret
  4024d8:	stp	x29, x30, [sp, #-48]!
  4024dc:	str	x21, [sp, #16]
  4024e0:	stp	x20, x19, [sp, #32]
  4024e4:	mov	x29, sp
  4024e8:	mov	x19, x2
  4024ec:	mov	w20, w1
  4024f0:	mov	x21, x0
  4024f4:	cbnz	x0, 402508 <tigetstr@plt+0xe58>
  4024f8:	mov	w0, #0x1                   	// #1
  4024fc:	bl	402468 <tigetstr@plt+0xdb8>
  402500:	mov	x21, x0
  402504:	cbz	x0, 402560 <tigetstr@plt+0xeb0>
  402508:	ldr	x8, [x21, #176]
  40250c:	cbz	x8, 402530 <tigetstr@plt+0xe80>
  402510:	mov	w9, w20
  402514:	lsl	x9, x9, #3
  402518:	add	x8, x8, x9
  40251c:	add	x9, x21, x9
  402520:	ldr	x8, [x8, #104]
  402524:	ldr	x9, [x9, #104]
  402528:	cmp	x8, x9
  40252c:	b.eq	402540 <tigetstr@plt+0xe90>  // b.none
  402530:	mov	x0, x19
  402534:	mov	x1, x21
  402538:	mov	w2, w20
  40253c:	bl	403508 <tigetstr@plt+0x1e58>
  402540:	ldr	x8, [x21, #168]
  402544:	cbz	x8, 402560 <tigetstr@plt+0xeb0>
  402548:	ldp	x0, x21, [x8]
  40254c:	mov	w1, w20
  402550:	mov	x2, x19
  402554:	bl	4024d8 <tigetstr@plt+0xe28>
  402558:	mov	x8, x21
  40255c:	cbnz	x21, 402548 <tigetstr@plt+0xe98>
  402560:	ldp	x20, x19, [sp, #32]
  402564:	ldr	x21, [sp, #16]
  402568:	ldp	x29, x30, [sp], #48
  40256c:	ret
  402570:	sub	sp, sp, #0x50
  402574:	stp	x29, x30, [sp, #32]
  402578:	str	x21, [sp, #48]
  40257c:	stp	x20, x19, [sp, #64]
  402580:	add	x29, sp, #0x20
  402584:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  402588:	ldr	x8, [x8, #3536]
  40258c:	stur	x8, [x29, #-8]
  402590:	cbz	x0, 4025fc <tigetstr@plt+0xf4c>
  402594:	adrp	x20, 404000 <tigetstr@plt+0x2950>
  402598:	mov	x19, x0
  40259c:	add	x20, x20, #0x7ca
  4025a0:	b	4025ac <tigetstr@plt+0xefc>
  4025a4:	ldr	x19, [x19, #16]
  4025a8:	cbz	x19, 4025fc <tigetstr@plt+0xf4c>
  4025ac:	ldr	x3, [x19]
  4025b0:	add	x0, sp, #0x8
  4025b4:	mov	w1, #0xe                   	// #14
  4025b8:	mov	x2, x20
  4025bc:	bl	4013f0 <snprintf@plt>
  4025c0:	add	x0, sp, #0x8
  4025c4:	bl	403610 <tigetstr@plt+0x1f60>
  4025c8:	ldr	x21, [x19, #8]
  4025cc:	cbz	x21, 4025a4 <tigetstr@plt+0xef4>
  4025d0:	ldr	x0, [x21]
  4025d4:	mov	w2, #0x1                   	// #1
  4025d8:	mov	w3, #0x1                   	// #1
  4025dc:	mov	w4, #0x1                   	// #1
  4025e0:	mov	w1, wzr
  4025e4:	mov	w5, wzr
  4025e8:	mov	w6, wzr
  4025ec:	bl	402628 <tigetstr@plt+0xf78>
  4025f0:	ldr	x21, [x21, #8]
  4025f4:	cbnz	x21, 4025d0 <tigetstr@plt+0xf20>
  4025f8:	b	4025a4 <tigetstr@plt+0xef4>
  4025fc:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  402600:	ldur	x8, [x29, #-8]
  402604:	ldr	x9, [x9, #3536]
  402608:	cmp	x9, x8
  40260c:	b.ne	402624 <tigetstr@plt+0xf74>  // b.any
  402610:	ldp	x20, x19, [sp, #64]
  402614:	ldr	x21, [sp, #48]
  402618:	ldp	x29, x30, [sp, #32]
  40261c:	add	sp, sp, #0x50
  402620:	ret
  402624:	bl	4014e0 <__stack_chk_fail@plt>
  402628:	sub	sp, sp, #0x80
  40262c:	stp	x29, x30, [sp, #32]
  402630:	stp	x28, x27, [sp, #48]
  402634:	stp	x26, x25, [sp, #64]
  402638:	stp	x24, x23, [sp, #80]
  40263c:	stp	x22, x21, [sp, #96]
  402640:	stp	x20, x19, [sp, #112]
  402644:	add	x29, sp, #0x20
  402648:	stur	x1, [x29, #-8]
  40264c:	tbnz	w6, #31, 402ce8 <tigetstr@plt+0x1638>
  402650:	mov	x20, x0
  402654:	cbz	x0, 402c8c <tigetstr@plt+0x15dc>
  402658:	mov	w19, w6
  40265c:	mov	w22, w4
  402660:	mov	w23, w2
  402664:	str	w5, [sp, #4]
  402668:	cbnz	w3, 402700 <tigetstr@plt+0x1050>
  40266c:	ldur	x8, [x29, #-8]
  402670:	subs	w25, w8, #0x1
  402674:	b.lt	402700 <tigetstr@plt+0x1050>  // b.tstop
  402678:	ldur	x8, [x29, #-8]
  40267c:	mov	x26, xzr
  402680:	adrp	x28, 415000 <memcpy@GLIBC_2.17>
  402684:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  402688:	mov	w27, w8
  40268c:	b	4026b0 <tigetstr@plt+0x1000>
  402690:	ldr	x8, [x24, #504]
  402694:	cbz	w22, 4026f8 <tigetstr@plt+0x1048>
  402698:	add	x8, x8, #0x18
  40269c:	ldr	x0, [x8]
  4026a0:	bl	403610 <tigetstr@plt+0x1f60>
  4026a4:	add	x26, x26, #0x1
  4026a8:	cmp	x26, x27
  4026ac:	b.eq	402700 <tigetstr@plt+0x1050>  // b.none
  4026b0:	ldr	x8, [x28, #728]
  4026b4:	ldr	w8, [x8, x26, lsl #2]
  4026b8:	adds	w21, w8, #0x1
  4026bc:	b.cs	4026d0 <tigetstr@plt+0x1020>  // b.hs, b.nlast
  4026c0:	mov	w0, #0x20                  	// #32
  4026c4:	bl	403644 <tigetstr@plt+0x1f94>
  4026c8:	subs	w21, w21, #0x1
  4026cc:	b.ne	4026c0 <tigetstr@plt+0x1010>  // b.any
  4026d0:	cmp	x26, x25
  4026d4:	b.eq	402690 <tigetstr@plt+0xfe0>  // b.none
  4026d8:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4026dc:	ldr	x8, [x8, #736]
  4026e0:	add	x8, x8, x26, lsl #2
  4026e4:	ldr	w9, [x8, #4]
  4026e8:	ldr	x8, [x24, #504]
  4026ec:	cbz	w9, 40269c <tigetstr@plt+0xfec>
  4026f0:	add	x8, x8, #0x10
  4026f4:	b	40269c <tigetstr@plt+0xfec>
  4026f8:	add	x8, x8, #0x8
  4026fc:	b	40269c <tigetstr@plt+0xfec>
  402700:	cmp	w23, #0x1
  402704:	b.gt	402718 <tigetstr@plt+0x1068>
  402708:	str	wzr, [sp, #12]
  40270c:	ldrb	w8, [x20, #160]
  402710:	tbnz	w8, #0, 40273c <tigetstr@plt+0x108c>
  402714:	b	402760 <tigetstr@plt+0x10b0>
  402718:	mov	w0, w23
  40271c:	bl	403708 <tigetstr@plt+0x2058>
  402720:	add	w8, w0, #0x2
  402724:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402728:	add	x0, x0, #0x822
  40272c:	str	w8, [sp, #12]
  402730:	bl	403610 <tigetstr@plt+0x1f60>
  402734:	ldrb	w8, [x20, #160]
  402738:	tbz	w8, #0, 402760 <tigetstr@plt+0x10b0>
  40273c:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402740:	add	x0, x0, #0x825
  402744:	mov	x1, xzr
  402748:	bl	4015f0 <tgetstr@plt>
  40274c:	cbz	x0, 402760 <tigetstr@plt+0x10b0>
  402750:	adrp	x2, 401000 <memcpy@plt-0x360>
  402754:	add	x2, x2, #0x650
  402758:	mov	w1, #0x1                   	// #1
  40275c:	bl	4013b0 <tputs@plt>
  402760:	adrp	x27, 415000 <memcpy@GLIBC_2.17>
  402764:	ldrb	w26, [x27, #660]
  402768:	cmp	w26, #0x1
  40276c:	b.ne	402780 <tigetstr@plt+0x10d0>  // b.any
  402770:	ldr	w8, [x20, #80]
  402774:	tbz	w8, #31, 402780 <tigetstr@plt+0x10d0>
  402778:	mov	w0, #0x28                  	// #40
  40277c:	bl	403644 <tigetstr@plt+0x1f94>
  402780:	mov	x0, x20
  402784:	bl	4037c4 <tigetstr@plt+0x2114>
  402788:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  40278c:	ldrb	w8, [x8, #676]
  402790:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  402794:	ldr	w9, [x9, #608]
  402798:	mov	w21, w0
  40279c:	cmp	w8, #0x1
  4027a0:	mov	w24, w26
  4027a4:	str	w9, [sp, #8]
  4027a8:	b.ne	4027cc <tigetstr@plt+0x111c>  // b.any
  4027ac:	cmp	w26, #0x0
  4027b0:	mov	w9, #0x28                  	// #40
  4027b4:	mov	w10, #0x2c                  	// #44
  4027b8:	csel	w0, w10, w9, ne  // ne = any
  4027bc:	cinc	w24, w8, ne  // ne = any
  4027c0:	bl	403644 <tigetstr@plt+0x1f94>
  4027c4:	ldr	w0, [x20, #84]
  4027c8:	bl	403708 <tigetstr@plt+0x2058>
  4027cc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4027d0:	ldrb	w8, [x8, #680]
  4027d4:	str	w21, [sp, #16]
  4027d8:	cmp	w8, #0x1
  4027dc:	b.ne	402804 <tigetstr@plt+0x1154>  // b.any
  4027e0:	cmp	w24, #0x0
  4027e4:	mov	w8, #0x2c                  	// #44
  4027e8:	mov	w9, #0x28                  	// #40
  4027ec:	csel	w0, w9, w8, eq  // eq = none
  4027f0:	add	w21, w24, #0x1
  4027f4:	bl	403644 <tigetstr@plt+0x1f94>
  4027f8:	ldr	w0, [x20, #88]
  4027fc:	bl	403708 <tigetstr@plt+0x2058>
  402800:	mov	w24, w21
  402804:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402808:	ldrb	w8, [x8, #700]
  40280c:	stur	w22, [x29, #-12]
  402810:	cmp	w8, #0x1
  402814:	b.ne	402828 <tigetstr@plt+0x1178>  // b.any
  402818:	ldr	w8, [x20, #92]
  40281c:	ldr	w9, [sp, #4]
  402820:	cmp	w8, w9
  402824:	b.ne	402cac <tigetstr@plt+0x15fc>  // b.any
  402828:	mov	w23, w24
  40282c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402830:	ldrb	w8, [x8, #688]
  402834:	mov	w22, w26
  402838:	cmp	w8, #0x1
  40283c:	b.ne	4028ac <tigetstr@plt+0x11fc>  // b.any
  402840:	ldr	x8, [x20, #176]
  402844:	cbz	x8, 4028ac <tigetstr@plt+0x11fc>
  402848:	mov	x24, xzr
  40284c:	add	x25, x20, #0x68
  402850:	mov	w28, #0x2c                  	// #44
  402854:	mov	w26, #0x28                  	// #40
  402858:	b	402868 <tigetstr@plt+0x11b8>
  40285c:	add	x24, x24, #0x1
  402860:	cmp	x24, #0x7
  402864:	b.eq	4028ac <tigetstr@plt+0x11fc>  // b.none
  402868:	ldr	x8, [x25, x24, lsl #3]
  40286c:	cbz	x8, 40285c <tigetstr@plt+0x11ac>
  402870:	ldr	x9, [x20, #176]
  402874:	add	x9, x9, x24, lsl #3
  402878:	ldr	x9, [x9, #104]
  40287c:	cbz	x9, 40285c <tigetstr@plt+0x11ac>
  402880:	cmp	x8, x9
  402884:	b.eq	40285c <tigetstr@plt+0x11ac>  // b.none
  402888:	cmp	w23, #0x0
  40288c:	csel	w0, w26, w28, eq  // eq = none
  402890:	add	w21, w23, #0x1
  402894:	bl	403644 <tigetstr@plt+0x1f94>
  402898:	mov	w0, w24
  40289c:	bl	4017cc <tigetstr@plt+0x11c>
  4028a0:	bl	403610 <tigetstr@plt+0x1f60>
  4028a4:	mov	w23, w21
  4028a8:	b	40285c <tigetstr@plt+0x11ac>
  4028ac:	mov	x26, x27
  4028b0:	mov	w27, w22
  4028b4:	cbz	w22, 4028c8 <tigetstr@plt+0x1218>
  4028b8:	ldrb	w8, [x26, #660]
  4028bc:	cbz	w8, 4028c8 <tigetstr@plt+0x1218>
  4028c0:	ldr	w8, [x20, #80]
  4028c4:	tbnz	w8, #31, 4028d0 <tigetstr@plt+0x1220>
  4028c8:	cbz	w23, 4028d8 <tigetstr@plt+0x1228>
  4028cc:	cbnz	w27, 4028d8 <tigetstr@plt+0x1228>
  4028d0:	mov	w0, #0x29                  	// #41
  4028d4:	bl	403644 <tigetstr@plt+0x1f94>
  4028d8:	ldrb	w8, [x20, #160]
  4028dc:	ldur	w22, [x29, #-12]
  4028e0:	tbz	w8, #0, 402908 <tigetstr@plt+0x1258>
  4028e4:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  4028e8:	add	x0, x0, #0x828
  4028ec:	mov	x1, xzr
  4028f0:	bl	4015f0 <tgetstr@plt>
  4028f4:	cbz	x0, 402908 <tigetstr@plt+0x1258>
  4028f8:	adrp	x2, 401000 <memcpy@plt-0x360>
  4028fc:	add	x2, x2, #0x650
  402900:	mov	w1, #0x1                   	// #1
  402904:	bl	4013b0 <tputs@plt>
  402908:	ldrb	w8, [x26, #660]
  40290c:	cmp	w8, #0x1
  402910:	b.ne	4029d8 <tigetstr@plt+0x1328>  // b.any
  402914:	ldr	w8, [x20, #80]
  402918:	cmp	w8, #0x1
  40291c:	b.lt	4029d8 <tigetstr@plt+0x1328>  // b.tstop
  402920:	mov	x23, xzr
  402924:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  402928:	adrp	x28, 415000 <memcpy@GLIBC_2.17>
  40292c:	mov	w25, #0x4                   	// #4
  402930:	b	402948 <tigetstr@plt+0x1298>
  402934:	bl	4037c4 <tigetstr@plt+0x2114>
  402938:	ldrsw	x8, [x20, #80]
  40293c:	add	x23, x23, #0x1
  402940:	cmp	x23, x8
  402944:	b.ge	4029d8 <tigetstr@plt+0x1328>  // b.tcont
  402948:	sub	w8, w8, #0x1
  40294c:	cmp	x23, w8, sxtw
  402950:	b.ge	40295c <tigetstr@plt+0x12ac>  // b.tcont
  402954:	mov	w0, #0x20                  	// #32
  402958:	bl	403644 <tigetstr@plt+0x1f94>
  40295c:	ldr	x8, [x20, #72]
  402960:	ldr	x0, [x8, x23, lsl #3]
  402964:	ldrb	w10, [x0]
  402968:	cbz	w10, 402994 <tigetstr@plt+0x12e4>
  40296c:	mov	w8, wzr
  402970:	add	x9, x0, #0x1
  402974:	sub	w11, w10, #0x20
  402978:	ldrb	w10, [x9], #1
  40297c:	and	w11, w11, #0xff
  402980:	cmp	w11, #0x5f
  402984:	csinc	w11, w25, wzr, cs  // cs = hs, nlast
  402988:	add	w8, w11, w8
  40298c:	cbnz	w10, 402974 <tigetstr@plt+0x12c4>
  402990:	b	402998 <tigetstr@plt+0x12e8>
  402994:	mov	w8, wzr
  402998:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  40299c:	ldr	w9, [x9, #608]
  4029a0:	ldr	w10, [x20, #80]
  4029a4:	ldr	w11, [x24, #448]
  4029a8:	add	w8, w9, w8
  4029ac:	sub	w9, w10, #0x1
  4029b0:	cmp	x23, x9
  4029b4:	cset	w9, ne  // ne = any
  4029b8:	sub	w9, w11, w9, lsl #2
  4029bc:	cmp	w8, w9
  4029c0:	b.le	402934 <tigetstr@plt+0x1284>
  4029c4:	ldrb	w8, [x28, #668]
  4029c8:	cbnz	w8, 402934 <tigetstr@plt+0x1284>
  4029cc:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  4029d0:	add	x0, x0, #0x82b
  4029d4:	bl	403610 <tigetstr@plt+0x1f60>
  4029d8:	ldrb	w8, [x26, #660]
  4029dc:	tbnz	w8, #0, 4029e8 <tigetstr@plt+0x1338>
  4029e0:	ldr	x8, [x20, #168]
  4029e4:	cbnz	x8, 402a0c <tigetstr@plt+0x135c>
  4029e8:	cbz	w19, 402a04 <tigetstr@plt+0x1354>
  4029ec:	mov	w0, #0x5d                  	// #93
  4029f0:	bl	403644 <tigetstr@plt+0x1f94>
  4029f4:	subs	w19, w19, #0x1
  4029f8:	b.ne	4029ec <tigetstr@plt+0x133c>  // b.any
  4029fc:	mov	w19, #0xffffffff            	// #-1
  402a00:	b	402a08 <tigetstr@plt+0x1358>
  402a04:	sub	w19, w19, #0x1
  402a08:	bl	40388c <tigetstr@plt+0x21dc>
  402a0c:	ldur	x21, [x29, #-8]
  402a10:	mov	w0, w21
  402a14:	bl	4038b0 <tigetstr@plt+0x2200>
  402a18:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402a1c:	ldr	x8, [x8, #736]
  402a20:	cmp	w22, #0x0
  402a24:	cset	w9, eq  // eq = none
  402a28:	str	w9, [x8, w21, sxtw #2]
  402a2c:	ldrb	w8, [x26, #660]
  402a30:	cmp	w8, #0x1
  402a34:	sxtw	x8, w21
  402a38:	b.ne	402b34 <tigetstr@plt+0x1484>  // b.any
  402a3c:	ldr	w10, [sp, #16]
  402a40:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  402a44:	ldr	x9, [x9, #728]
  402a48:	cmp	w10, #0x2
  402a4c:	cset	w10, lt  // lt = tstop
  402a50:	sub	w10, w27, w10
  402a54:	str	w10, [x9, x8, lsl #2]
  402a58:	ldr	x26, [x20, #168]
  402a5c:	cbz	x26, 402c8c <tigetstr@plt+0x15dc>
  402a60:	ldur	x8, [x29, #-8]
  402a64:	adrp	x23, 415000 <memcpy@GLIBC_2.17>
  402a68:	add	w21, w8, #0x1
  402a6c:	b	402a9c <tigetstr@plt+0x13ec>
  402a70:	ldr	x0, [x26]
  402a74:	ldr	w5, [x20, #92]
  402a78:	cmp	x25, #0x0
  402a7c:	cset	w4, eq  // eq = none
  402a80:	mov	w2, #0x1                   	// #1
  402a84:	mov	w1, w21
  402a88:	mov	w3, wzr
  402a8c:	mov	w6, wzr
  402a90:	bl	402628 <tigetstr@plt+0xf78>
  402a94:	mov	x26, x25
  402a98:	cbz	x25, 402c8c <tigetstr@plt+0x15dc>
  402a9c:	mov	x27, x26
  402aa0:	ldr	x25, [x27, #8]!
  402aa4:	ldrb	w8, [x23, #664]
  402aa8:	tbnz	w8, #0, 402a70 <tigetstr@plt+0x13c0>
  402aac:	ldr	x8, [x26]
  402ab0:	ldrb	w8, [x8, #160]
  402ab4:	tbz	w8, #1, 402a70 <tigetstr@plt+0x13c0>
  402ab8:	ldp	x0, x22, [x26]
  402abc:	mov	w28, wzr
  402ac0:	cbnz	x22, 402b10 <tigetstr@plt+0x1460>
  402ac4:	cmp	x25, #0x0
  402ac8:	ldr	w5, [x20, #92]
  402acc:	cset	w4, eq  // eq = none
  402ad0:	cmp	w28, #0x0
  402ad4:	mov	w8, #0x1                   	// #1
  402ad8:	cinc	w8, w8, ne  // ne = any
  402adc:	add	w2, w28, #0x1
  402ae0:	add	w6, w8, w19
  402ae4:	mov	w1, w21
  402ae8:	mov	w3, wzr
  402aec:	b	402a90 <tigetstr@plt+0x13e0>
  402af0:	ldr	x24, [x22, #8]
  402af4:	mov	x0, x22
  402af8:	add	w28, w28, #0x1
  402afc:	bl	4015a0 <free@plt>
  402b00:	str	x24, [x27]
  402b04:	ldr	x22, [x27]
  402b08:	ldr	x0, [x26]
  402b0c:	cbz	x22, 402ac4 <tigetstr@plt+0x1414>
  402b10:	ldr	x1, [x22]
  402b14:	bl	403934 <tigetstr@plt+0x2284>
  402b18:	cbz	w0, 402b2c <tigetstr@plt+0x147c>
  402b1c:	cmp	x25, x22
  402b20:	b.ne	402af0 <tigetstr@plt+0x1440>  // b.any
  402b24:	ldr	x25, [x22, #8]
  402b28:	b	402af0 <tigetstr@plt+0x1440>
  402b2c:	add	x27, x22, #0x8
  402b30:	b	402b04 <tigetstr@plt+0x1454>
  402b34:	ldp	w11, w12, [sp, #12]
  402b38:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  402b3c:	ldr	w9, [x9, #608]
  402b40:	adrp	x10, 415000 <memcpy@GLIBC_2.17>
  402b44:	add	w11, w12, w11
  402b48:	ldr	w12, [sp, #8]
  402b4c:	ldr	x10, [x10, #728]
  402b50:	sub	w11, w11, w12
  402b54:	add	w11, w11, w9
  402b58:	str	w11, [x10, x8, lsl #2]
  402b5c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402b60:	ldr	w8, [x8, #448]
  402b64:	cmp	w9, w8
  402b68:	b.lt	402b9c <tigetstr@plt+0x14ec>  // b.tstop
  402b6c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402b70:	ldrb	w8, [x8, #668]
  402b74:	cbnz	w8, 402b9c <tigetstr@plt+0x14ec>
  402b78:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402b7c:	ldr	x8, [x8, #504]
  402b80:	ldr	x0, [x8, #40]
  402b84:	bl	403610 <tigetstr@plt+0x1f60>
  402b88:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402b8c:	add	x0, x0, #0x82f
  402b90:	bl	403610 <tigetstr@plt+0x1f60>
  402b94:	bl	40388c <tigetstr@plt+0x21dc>
  402b98:	b	402c8c <tigetstr@plt+0x15dc>
  402b9c:	ldr	x24, [x20, #168]
  402ba0:	cbz	x24, 402c8c <tigetstr@plt+0x15dc>
  402ba4:	ldur	x8, [x29, #-8]
  402ba8:	mov	w28, #0x1                   	// #1
  402bac:	add	w21, w8, #0x1
  402bb0:	b	402bf4 <tigetstr@plt+0x1544>
  402bb4:	mov	w25, wzr
  402bb8:	cbnz	w28, 402c64 <tigetstr@plt+0x15b4>
  402bbc:	ldr	x8, [x20, #168]
  402bc0:	ldr	x0, [x24]
  402bc4:	ldr	w5, [x20, #92]
  402bc8:	add	w2, w25, #0x1
  402bcc:	cmp	x24, x8
  402bd0:	cset	w3, eq  // eq = none
  402bd4:	cmp	x26, #0x0
  402bd8:	cset	w4, eq  // eq = none
  402bdc:	cmp	w25, #0x0
  402be0:	cinc	w6, w19, ne  // ne = any
  402be4:	mov	w1, w21
  402be8:	bl	402628 <tigetstr@plt+0xf78>
  402bec:	mov	x24, x26
  402bf0:	cbz	x26, 402c8c <tigetstr@plt+0x15dc>
  402bf4:	mov	x27, x24
  402bf8:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402bfc:	ldr	x26, [x27, #8]!
  402c00:	ldrb	w8, [x8, #664]
  402c04:	tbnz	w8, #0, 402bb4 <tigetstr@plt+0x1504>
  402c08:	ldr	x22, [x27]
  402c0c:	cbz	x22, 402bb4 <tigetstr@plt+0x1504>
  402c10:	mov	w25, wzr
  402c14:	b	402c34 <tigetstr@plt+0x1584>
  402c18:	ldr	x23, [x22, #8]
  402c1c:	mov	x0, x22
  402c20:	add	w25, w25, #0x1
  402c24:	bl	4015a0 <free@plt>
  402c28:	str	x23, [x27]
  402c2c:	ldr	x22, [x27]
  402c30:	cbz	x22, 402c60 <tigetstr@plt+0x15b0>
  402c34:	ldr	x0, [x24]
  402c38:	ldr	x1, [x22]
  402c3c:	bl	403934 <tigetstr@plt+0x2284>
  402c40:	cbz	w0, 402c54 <tigetstr@plt+0x15a4>
  402c44:	cmp	x26, x22
  402c48:	b.ne	402c18 <tigetstr@plt+0x1568>  // b.any
  402c4c:	ldr	x26, [x22, #8]
  402c50:	b	402c18 <tigetstr@plt+0x1568>
  402c54:	add	x27, x22, #0x8
  402c58:	ldr	x22, [x27]
  402c5c:	cbnz	x22, 402c34 <tigetstr@plt+0x1584>
  402c60:	cbz	w28, 402bbc <tigetstr@plt+0x150c>
  402c64:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402c68:	ldr	x8, [x8, #504]
  402c6c:	cmp	x26, #0x0
  402c70:	mov	w9, #0x28                  	// #40
  402c74:	mov	w10, #0x20                  	// #32
  402c78:	csel	x9, x10, x9, eq  // eq = none
  402c7c:	ldr	x0, [x8, x9]
  402c80:	bl	403610 <tigetstr@plt+0x1f60>
  402c84:	mov	w28, wzr
  402c88:	b	402bbc <tigetstr@plt+0x150c>
  402c8c:	ldp	x20, x19, [sp, #112]
  402c90:	ldp	x22, x21, [sp, #96]
  402c94:	ldp	x24, x23, [sp, #80]
  402c98:	ldp	x26, x25, [sp, #64]
  402c9c:	ldp	x28, x27, [sp, #48]
  402ca0:	ldp	x29, x30, [sp, #32]
  402ca4:	add	sp, sp, #0x80
  402ca8:	ret
  402cac:	cmp	w24, #0x0
  402cb0:	mov	w8, #0x2c                  	// #44
  402cb4:	mov	w9, #0x28                  	// #40
  402cb8:	csel	w0, w9, w8, eq  // eq = none
  402cbc:	add	w23, w24, #0x1
  402cc0:	bl	403644 <tigetstr@plt+0x1f94>
  402cc4:	ldr	w0, [x20, #92]
  402cc8:	bl	401570 <getpwuid@plt>
  402ccc:	cbz	x0, 402cdc <tigetstr@plt+0x162c>
  402cd0:	ldr	x0, [x0]
  402cd4:	bl	403610 <tigetstr@plt+0x1f60>
  402cd8:	b	40282c <tigetstr@plt+0x117c>
  402cdc:	ldr	w0, [x20, #92]
  402ce0:	bl	403708 <tigetstr@plt+0x2058>
  402ce4:	b	40282c <tigetstr@plt+0x117c>
  402ce8:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402cec:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402cf0:	adrp	x3, 404000 <tigetstr@plt+0x2950>
  402cf4:	add	x0, x0, #0x7d1
  402cf8:	add	x1, x1, #0x7de
  402cfc:	add	x3, x3, #0x7eb
  402d00:	mov	w2, #0x292                 	// #658
  402d04:	bl	401630 <__assert_fail@plt>
  402d08:	stp	x29, x30, [sp, #-48]!
  402d0c:	stp	x22, x21, [sp, #16]
  402d10:	stp	x20, x19, [sp, #32]
  402d14:	mov	x29, sp
  402d18:	cbz	x0, 402d90 <tigetstr@plt+0x16e0>
  402d1c:	ldr	w8, [x0, #92]
  402d20:	mov	w19, w1
  402d24:	mov	x20, x0
  402d28:	cmp	w8, w1
  402d2c:	b.ne	402d74 <tigetstr@plt+0x16c4>  // b.any
  402d30:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  402d34:	ldrb	w8, [x21, #704]
  402d38:	cmp	w8, #0x1
  402d3c:	b.ne	402d48 <tigetstr@plt+0x1698>  // b.any
  402d40:	mov	w0, #0xa                   	// #10
  402d44:	bl	401650 <putchar@plt>
  402d48:	mov	w2, #0x1                   	// #1
  402d4c:	mov	w3, #0x1                   	// #1
  402d50:	mov	w4, #0x1                   	// #1
  402d54:	mov	x0, x20
  402d58:	mov	w1, wzr
  402d5c:	mov	w5, w19
  402d60:	mov	w6, wzr
  402d64:	mov	w22, #0x1                   	// #1
  402d68:	bl	402628 <tigetstr@plt+0xf78>
  402d6c:	strb	w22, [x21, #704]
  402d70:	b	402d90 <tigetstr@plt+0x16e0>
  402d74:	ldr	x20, [x20, #168]
  402d78:	cbz	x20, 402d90 <tigetstr@plt+0x16e0>
  402d7c:	ldr	x0, [x20]
  402d80:	mov	w1, w19
  402d84:	bl	402d08 <tigetstr@plt+0x1658>
  402d88:	ldr	x20, [x20, #8]
  402d8c:	cbnz	x20, 402d7c <tigetstr@plt+0x16cc>
  402d90:	ldp	x20, x19, [sp, #32]
  402d94:	ldp	x22, x21, [sp, #16]
  402d98:	ldp	x29, x30, [sp], #48
  402d9c:	ret
  402da0:	stp	x29, x30, [sp, #-48]!
  402da4:	str	x21, [sp, #16]
  402da8:	stp	x20, x19, [sp, #32]
  402dac:	mov	x29, sp
  402db0:	ldr	x20, [x0]
  402db4:	mov	x19, x0
  402db8:	cbz	x20, 402dd4 <tigetstr@plt+0x1724>
  402dbc:	ldp	x0, x21, [x20, #8]
  402dc0:	bl	4034dc <tigetstr@plt+0x1e2c>
  402dc4:	mov	x0, x20
  402dc8:	bl	4015a0 <free@plt>
  402dcc:	mov	x20, x21
  402dd0:	cbnz	x21, 402dbc <tigetstr@plt+0x170c>
  402dd4:	str	xzr, [x19]
  402dd8:	ldp	x20, x19, [sp, #32]
  402ddc:	ldr	x21, [sp, #16]
  402de0:	ldp	x29, x30, [sp], #48
  402de4:	ret
  402de8:	stp	x29, x30, [sp, #-80]!
  402dec:	str	x28, [sp, #16]
  402df0:	stp	x24, x23, [sp, #32]
  402df4:	stp	x22, x21, [sp, #48]
  402df8:	stp	x20, x19, [sp, #64]
  402dfc:	mov	x29, sp
  402e00:	sub	sp, sp, #0x2, lsl #12
  402e04:	sub	sp, sp, #0x10
  402e08:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  402e0c:	ldr	x8, [x8, #3536]
  402e10:	mov	w23, w0
  402e14:	mov	w0, #0x43                  	// #67
  402e18:	mov	x20, x2
  402e1c:	mov	w22, w1
  402e20:	stur	x8, [x29, #-8]
  402e24:	bl	401450 <malloc@plt>
  402e28:	cbz	x0, 402f98 <tigetstr@plt+0x18e8>
  402e2c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402e30:	ldrb	w8, [x8, #692]
  402e34:	mov	x19, x0
  402e38:	tbz	w8, #0, 402f34 <tigetstr@plt+0x1884>
  402e3c:	adrp	x2, 404000 <tigetstr@plt+0x2950>
  402e40:	adrp	x3, 404000 <tigetstr@plt+0x2950>
  402e44:	add	x2, x2, #0x79c
  402e48:	add	x3, x3, #0x741
  402e4c:	mov	x0, xzr
  402e50:	mov	x1, xzr
  402e54:	mov	w4, w23
  402e58:	mov	w5, w22
  402e5c:	bl	4013f0 <snprintf@plt>
  402e60:	sxtw	x8, w0
  402e64:	add	x24, x8, #0x1
  402e68:	mov	x0, x24
  402e6c:	bl	401450 <malloc@plt>
  402e70:	cbz	x0, 402f98 <tigetstr@plt+0x18e8>
  402e74:	adrp	x2, 404000 <tigetstr@plt+0x2950>
  402e78:	adrp	x3, 404000 <tigetstr@plt+0x2950>
  402e7c:	add	x2, x2, #0x79c
  402e80:	add	x3, x3, #0x741
  402e84:	mov	x1, x24
  402e88:	mov	w4, w23
  402e8c:	mov	w5, w22
  402e90:	mov	x21, x0
  402e94:	bl	4013f0 <snprintf@plt>
  402e98:	tbnz	w0, #31, 402f84 <tigetstr@plt+0x18d4>
  402e9c:	sxtw	x8, w0
  402ea0:	cmp	x24, x8
  402ea4:	b.ls	402f84 <tigetstr@plt+0x18d4>  // b.plast
  402ea8:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402eac:	add	x1, x1, #0x188
  402eb0:	mov	x0, x21
  402eb4:	bl	401440 <fopen@plt>
  402eb8:	cbz	x0, 402f2c <tigetstr@plt+0x187c>
  402ebc:	mov	x22, x0
  402ec0:	add	x0, sp, #0x4
  402ec4:	mov	w1, #0x2000                	// #8192
  402ec8:	mov	x2, x22
  402ecc:	bl	4013c0 <fgets_unlocked@plt>
  402ed0:	cbz	x0, 402f24 <tigetstr@plt+0x1874>
  402ed4:	add	x0, sp, #0x4
  402ed8:	mov	w1, #0x28                  	// #40
  402edc:	bl	4015c0 <strchr@plt>
  402ee0:	cbz	x0, 402f24 <tigetstr@plt+0x1874>
  402ee4:	mov	w1, #0x29                  	// #41
  402ee8:	mov	x23, x0
  402eec:	bl	401500 <strrchr@plt>
  402ef0:	cbz	x0, 402f24 <tigetstr@plt+0x1874>
  402ef4:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402ef8:	add	x3, x23, #0x1
  402efc:	strb	wzr, [x0]
  402f00:	add	x1, x1, #0x795
  402f04:	mov	w2, #0x40                  	// #64
  402f08:	mov	x0, x19
  402f0c:	bl	4013d0 <sprintf@plt>
  402f10:	mov	x0, x22
  402f14:	bl	401400 <fclose@plt>
  402f18:	mov	x0, x21
  402f1c:	bl	4015a0 <free@plt>
  402f20:	b	402f4c <tigetstr@plt+0x189c>
  402f24:	mov	x0, x22
  402f28:	bl	401400 <fclose@plt>
  402f2c:	mov	x0, x21
  402f30:	bl	4015a0 <free@plt>
  402f34:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402f38:	add	x1, x1, #0x795
  402f3c:	mov	w2, #0x40                  	// #64
  402f40:	mov	x0, x19
  402f44:	mov	x3, x20
  402f48:	bl	4013d0 <sprintf@plt>
  402f4c:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  402f50:	ldur	x8, [x29, #-8]
  402f54:	ldr	x9, [x9, #3536]
  402f58:	cmp	x9, x8
  402f5c:	b.ne	402f94 <tigetstr@plt+0x18e4>  // b.any
  402f60:	mov	x0, x19
  402f64:	add	sp, sp, #0x2, lsl #12
  402f68:	add	sp, sp, #0x10
  402f6c:	ldp	x20, x19, [sp, #64]
  402f70:	ldp	x22, x21, [sp, #48]
  402f74:	ldp	x24, x23, [sp, #32]
  402f78:	ldr	x28, [sp, #16]
  402f7c:	ldp	x29, x30, [sp], #80
  402f80:	ret
  402f84:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402f88:	add	x0, x0, #0x7af
  402f8c:	bl	4013a0 <perror@plt>
  402f90:	b	402ea8 <tigetstr@plt+0x17f8>
  402f94:	bl	4014e0 <__stack_chk_fail@plt>
  402f98:	mov	w0, #0x2                   	// #2
  402f9c:	bl	401380 <exit@plt>
  402fa0:	stp	x29, x30, [sp, #-96]!
  402fa4:	str	x27, [sp, #16]
  402fa8:	stp	x26, x25, [sp, #32]
  402fac:	stp	x24, x23, [sp, #48]
  402fb0:	stp	x22, x21, [sp, #64]
  402fb4:	stp	x20, x19, [sp, #80]
  402fb8:	mov	x29, sp
  402fbc:	mov	x27, x0
  402fc0:	mov	w0, w1
  402fc4:	mov	w21, w7
  402fc8:	mov	w24, w6
  402fcc:	mov	x25, x5
  402fd0:	mov	w26, w4
  402fd4:	mov	w22, w3
  402fd8:	mov	w23, w2
  402fdc:	mov	w19, w1
  402fe0:	bl	402468 <tigetstr@plt+0xdb8>
  402fe4:	cbz	x0, 40306c <tigetstr@plt+0x19bc>
  402fe8:	mov	x1, x27
  402fec:	mov	w2, w26
  402ff0:	mov	x20, x0
  402ff4:	bl	4031b4 <tigetstr@plt+0x1b04>
  402ff8:	cbz	x25, 40300c <tigetstr@plt+0x195c>
  402ffc:	mov	x0, x20
  403000:	mov	x1, x25
  403004:	mov	w2, w24
  403008:	bl	403248 <tigetstr@plt+0x1b98>
  40300c:	cmp	w19, w23
  403010:	csel	w23, wzr, w23, eq  // eq = none
  403014:	tst	w21, #0xff
  403018:	str	w22, [x20, #88]
  40301c:	b.eq	40302c <tigetstr@plt+0x197c>  // b.none
  403020:	ldrb	w8, [x20, #160]
  403024:	orr	w8, w8, #0x2
  403028:	strb	w8, [x20, #160]
  40302c:	mov	w0, w23
  403030:	bl	402468 <tigetstr@plt+0xdb8>
  403034:	mov	x21, x0
  403038:	cbz	x0, 403088 <tigetstr@plt+0x19d8>
  40303c:	cbz	w19, 403050 <tigetstr@plt+0x19a0>
  403040:	mov	x0, x21
  403044:	mov	x1, x20
  403048:	bl	40336c <tigetstr@plt+0x1cbc>
  40304c:	str	x21, [x20, #176]
  403050:	ldp	x20, x19, [sp, #80]
  403054:	ldp	x22, x21, [sp, #64]
  403058:	ldp	x24, x23, [sp, #48]
  40305c:	ldp	x26, x25, [sp, #32]
  403060:	ldr	x27, [sp, #16]
  403064:	ldp	x29, x30, [sp], #96
  403068:	ret
  40306c:	mov	x0, x27
  403070:	mov	w1, w19
  403074:	mov	w2, w26
  403078:	bl	403124 <tigetstr@plt+0x1a74>
  40307c:	mov	x20, x0
  403080:	cbnz	x25, 402ffc <tigetstr@plt+0x194c>
  403084:	b	40300c <tigetstr@plt+0x195c>
  403088:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  40308c:	add	x0, x0, #0x7c8
  403090:	mov	w1, w23
  403094:	mov	w2, wzr
  403098:	bl	403124 <tigetstr@plt+0x1a74>
  40309c:	mov	x21, x0
  4030a0:	cbnz	w19, 403040 <tigetstr@plt+0x1990>
  4030a4:	b	403050 <tigetstr@plt+0x19a0>
  4030a8:	stp	x29, x30, [sp, #-32]!
  4030ac:	stp	x20, x19, [sp, #16]
  4030b0:	mov	x29, sp
  4030b4:	mov	w0, #0x1                   	// #1
  4030b8:	bl	402468 <tigetstr@plt+0xdb8>
  4030bc:	mov	x19, x0
  4030c0:	cbnz	x0, 4030dc <tigetstr@plt+0x1a2c>
  4030c4:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  4030c8:	add	x0, x0, #0x7c8
  4030cc:	mov	w1, #0x1                   	// #1
  4030d0:	mov	w2, wzr
  4030d4:	bl	403124 <tigetstr@plt+0x1a74>
  4030d8:	mov	x19, x0
  4030dc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4030e0:	ldr	x20, [x8, #712]
  4030e4:	cbnz	x20, 4030fc <tigetstr@plt+0x1a4c>
  4030e8:	ldp	x20, x19, [sp, #16]
  4030ec:	ldp	x29, x30, [sp], #32
  4030f0:	ret
  4030f4:	ldr	x20, [x20, #184]
  4030f8:	cbz	x20, 4030e8 <tigetstr@plt+0x1a38>
  4030fc:	ldr	w8, [x20, #84]
  403100:	cmp	w8, #0x2
  403104:	b.cc	4030f4 <tigetstr@plt+0x1a44>  // b.lo, b.ul, b.last
  403108:	ldr	x8, [x20, #176]
  40310c:	cbnz	x8, 4030f4 <tigetstr@plt+0x1a44>
  403110:	mov	x0, x19
  403114:	mov	x1, x20
  403118:	bl	40336c <tigetstr@plt+0x1cbc>
  40311c:	str	x19, [x20, #176]
  403120:	b	4030f4 <tigetstr@plt+0x1a44>
  403124:	stp	x29, x30, [sp, #-48]!
  403128:	stp	x22, x21, [sp, #16]
  40312c:	stp	x20, x19, [sp, #32]
  403130:	mov	x29, sp
  403134:	mov	x22, x0
  403138:	mov	w0, #0xc0                  	// #192
  40313c:	mov	w21, w2
  403140:	mov	w20, w1
  403144:	bl	401450 <malloc@plt>
  403148:	cbz	x0, 4031a0 <tigetstr@plt+0x1af0>
  40314c:	mov	w2, #0x42                  	// #66
  403150:	mov	x1, x22
  403154:	mov	x19, x0
  403158:	bl	401620 <strncpy@plt>
  40315c:	stp	wzr, w20, [x0, #80]
  403160:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  403164:	ldr	x8, [x20, #712]
  403168:	strb	wzr, [x0, #65]
  40316c:	str	w21, [x0, #92]
  403170:	strb	wzr, [x0, #160]
  403174:	str	xzr, [x0, #72]
  403178:	str	xzr, [x0, #96]
  40317c:	stp	xzr, xzr, [x0, #168]
  403180:	str	x8, [x0, #184]
  403184:	bl	403434 <tigetstr@plt+0x1d84>
  403188:	str	x19, [x20, #712]
  40318c:	mov	x0, x19
  403190:	ldp	x20, x19, [sp, #32]
  403194:	ldp	x22, x21, [sp, #16]
  403198:	ldp	x29, x30, [sp], #48
  40319c:	ret
  4031a0:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  4031a4:	add	x0, x0, #0x73a
  4031a8:	bl	4013a0 <perror@plt>
  4031ac:	mov	w0, #0x1                   	// #1
  4031b0:	bl	401380 <exit@plt>
  4031b4:	stp	x29, x30, [sp, #-48]!
  4031b8:	stp	x22, x21, [sp, #16]
  4031bc:	stp	x20, x19, [sp, #32]
  4031c0:	mov	x29, sp
  4031c4:	mov	w19, w2
  4031c8:	mov	w2, #0x42                  	// #66
  4031cc:	bl	401620 <strncpy@plt>
  4031d0:	strb	wzr, [x0, #65]
  4031d4:	str	w19, [x0, #92]
  4031d8:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4031dc:	ldrb	w8, [x8, #672]
  4031e0:	tbnz	w8, #0, 4031f4 <tigetstr@plt+0x1b44>
  4031e4:	ldr	x21, [x0, #176]
  4031e8:	cbz	x21, 4031f4 <tigetstr@plt+0x1b44>
  4031ec:	ldr	x22, [x21, #168]!
  4031f0:	cbnz	x22, 403210 <tigetstr@plt+0x1b60>
  4031f4:	ldp	x20, x19, [sp, #32]
  4031f8:	ldp	x22, x21, [sp, #16]
  4031fc:	ldp	x29, x30, [sp], #48
  403200:	ret
  403204:	ldr	x21, [x21]
  403208:	ldr	x22, [x21, #8]!
  40320c:	cbz	x22, 4031f4 <tigetstr@plt+0x1b44>
  403210:	ldr	x8, [x22, #8]
  403214:	cbz	x8, 403204 <tigetstr@plt+0x1b54>
  403218:	ldr	x19, [x22]
  40321c:	ldr	x20, [x8]
  403220:	mov	x0, x19
  403224:	mov	x1, x20
  403228:	bl	401560 <strcmp@plt>
  40322c:	cmp	w0, #0x1
  403230:	b.lt	403204 <tigetstr@plt+0x1b54>  // b.tstop
  403234:	str	x20, [x22]
  403238:	ldr	x8, [x21]
  40323c:	ldr	x8, [x8, #8]
  403240:	str	x19, [x8]
  403244:	b	403204 <tigetstr@plt+0x1b54>
  403248:	stp	x29, x30, [sp, #-48]!
  40324c:	stp	x22, x21, [sp, #16]
  403250:	stp	x20, x19, [sp, #32]
  403254:	mov	x29, sp
  403258:	mov	x19, x0
  40325c:	cbz	w2, 403340 <tigetstr@plt+0x1c90>
  403260:	mov	w20, w2
  403264:	mov	x21, x1
  403268:	cmp	w2, #0x2
  40326c:	str	wzr, [x19, #80]
  403270:	b.lt	4032a4 <tigetstr@plt+0x1bf4>  // b.tstop
  403274:	sub	w8, w20, #0x1
  403278:	mov	x9, x21
  40327c:	b	40328c <tigetstr@plt+0x1bdc>
  403280:	subs	x8, x8, #0x1
  403284:	add	x9, x9, #0x1
  403288:	b.eq	4032a4 <tigetstr@plt+0x1bf4>  // b.none
  40328c:	ldrb	w10, [x9]
  403290:	cbnz	w10, 403280 <tigetstr@plt+0x1bd0>
  403294:	ldr	w10, [x19, #80]
  403298:	add	w10, w10, #0x1
  40329c:	str	w10, [x19, #80]
  4032a0:	b	403280 <tigetstr@plt+0x1bd0>
  4032a4:	ldrsw	x8, [x19, #80]
  4032a8:	cbz	w8, 403348 <tigetstr@plt+0x1c98>
  4032ac:	lsl	x0, x8, #3
  4032b0:	bl	401450 <malloc@plt>
  4032b4:	str	x0, [x19, #72]
  4032b8:	cbz	x0, 403358 <tigetstr@plt+0x1ca8>
  4032bc:	mov	x0, x21
  4032c0:	bl	401370 <strlen@plt>
  4032c4:	add	x8, x21, x0
  4032c8:	add	x22, x8, #0x1
  4032cc:	sub	w8, w21, w22
  4032d0:	add	w8, w8, w20
  4032d4:	sxtw	x21, w8
  4032d8:	mov	x0, x21
  4032dc:	bl	401450 <malloc@plt>
  4032e0:	ldr	x8, [x19, #72]
  4032e4:	str	x0, [x8]
  4032e8:	cbz	x0, 403358 <tigetstr@plt+0x1ca8>
  4032ec:	ldr	x8, [x19, #72]
  4032f0:	mov	x1, x22
  4032f4:	mov	x2, x21
  4032f8:	ldr	x20, [x8]
  4032fc:	mov	x0, x20
  403300:	bl	401360 <memcpy@plt>
  403304:	ldr	w8, [x19, #80]
  403308:	cmp	w8, #0x2
  40330c:	b.lt	403348 <tigetstr@plt+0x1c98>  // b.tstop
  403310:	ldrsw	x21, [x19, #80]
  403314:	mov	w22, #0x1                   	// #1
  403318:	mov	x0, x20
  40331c:	bl	401370 <strlen@plt>
  403320:	ldr	x8, [x19, #72]
  403324:	add	x9, x20, x0
  403328:	add	x20, x9, #0x1
  40332c:	str	x20, [x8, x22, lsl #3]
  403330:	add	x22, x22, #0x1
  403334:	cmp	x22, x21
  403338:	b.lt	403318 <tigetstr@plt+0x1c68>  // b.tstop
  40333c:	b	403348 <tigetstr@plt+0x1c98>
  403340:	mov	w8, #0xffffffff            	// #-1
  403344:	str	w8, [x19, #80]
  403348:	ldp	x20, x19, [sp, #32]
  40334c:	ldp	x22, x21, [sp, #16]
  403350:	ldp	x29, x30, [sp], #48
  403354:	ret
  403358:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  40335c:	add	x0, x0, #0x73a
  403360:	bl	4013a0 <perror@plt>
  403364:	mov	w0, #0x1                   	// #1
  403368:	bl	401380 <exit@plt>
  40336c:	stp	x29, x30, [sp, #-64]!
  403370:	stp	x24, x23, [sp, #16]
  403374:	stp	x22, x21, [sp, #32]
  403378:	stp	x20, x19, [sp, #48]
  40337c:	mov	x29, sp
  403380:	mov	x19, x0
  403384:	mov	w0, #0x10                  	// #16
  403388:	mov	x21, x1
  40338c:	bl	401450 <malloc@plt>
  403390:	cbz	x0, 403420 <tigetstr@plt+0x1d70>
  403394:	str	x21, [x0]
  403398:	ldr	x23, [x19, #168]!
  40339c:	mov	x20, x0
  4033a0:	cbz	x23, 403400 <tigetstr@plt+0x1d50>
  4033a4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4033a8:	ldrb	w24, [x8, #672]
  4033ac:	b	4033d0 <tigetstr@plt+0x1d20>
  4033b0:	ldr	w8, [x22, #84]
  4033b4:	ldr	w9, [x21, #84]
  4033b8:	cmp	w8, w9
  4033bc:	b.gt	403400 <tigetstr@plt+0x1d50>
  4033c0:	ldr	x8, [x23, #8]!
  4033c4:	mov	x19, x23
  4033c8:	mov	x23, x8
  4033cc:	cbz	x8, 403400 <tigetstr@plt+0x1d50>
  4033d0:	ldr	x22, [x23]
  4033d4:	cbnz	w24, 4033b0 <tigetstr@plt+0x1d00>
  4033d8:	mov	x0, x22
  4033dc:	mov	x1, x21
  4033e0:	bl	401560 <strcmp@plt>
  4033e4:	cmp	w0, #0x0
  4033e8:	b.gt	403400 <tigetstr@plt+0x1d50>
  4033ec:	cbnz	w0, 4033c0 <tigetstr@plt+0x1d10>
  4033f0:	ldr	w8, [x22, #92]
  4033f4:	ldr	w9, [x21, #92]
  4033f8:	cmp	w8, w9
  4033fc:	b.ls	4033c0 <tigetstr@plt+0x1d10>  // b.plast
  403400:	ldr	x8, [x19]
  403404:	str	x8, [x20, #8]
  403408:	str	x20, [x19]
  40340c:	ldp	x20, x19, [sp, #48]
  403410:	ldp	x22, x21, [sp, #32]
  403414:	ldp	x24, x23, [sp, #16]
  403418:	ldp	x29, x30, [sp], #64
  40341c:	ret
  403420:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  403424:	add	x0, x0, #0x73a
  403428:	bl	4013a0 <perror@plt>
  40342c:	mov	w0, #0x1                   	// #1
  403430:	bl	401380 <exit@plt>
  403434:	sub	sp, sp, #0xf0
  403438:	stp	x29, x30, [sp, #192]
  40343c:	stp	x22, x21, [sp, #208]
  403440:	stp	x20, x19, [sp, #224]
  403444:	add	x29, sp, #0xc0
  403448:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  40344c:	ldr	x8, [x8, #3536]
  403450:	adrp	x21, 404000 <tigetstr@plt+0x2950>
  403454:	mov	x19, xzr
  403458:	add	x22, x0, #0x68
  40345c:	stur	x8, [x29, #-8]
  403460:	ldr	w20, [x0, #84]
  403464:	add	x21, x21, #0x72b
  403468:	mov	w0, w19
  40346c:	bl	4017cc <tigetstr@plt+0x11c>
  403470:	mov	x4, x0
  403474:	add	x0, sp, #0x4
  403478:	mov	w1, #0x32                  	// #50
  40347c:	mov	x2, x21
  403480:	mov	w3, w20
  403484:	bl	4013f0 <snprintf@plt>
  403488:	add	x0, sp, #0x4
  40348c:	add	x1, sp, #0x38
  403490:	bl	403b50 <tigetstr@plt+0x24a0>
  403494:	ldr	x8, [sp, #64]
  403498:	cmp	w0, #0x0
  40349c:	csel	x8, x8, xzr, eq  // eq = none
  4034a0:	str	x8, [x22, x19, lsl #3]
  4034a4:	add	x19, x19, #0x1
  4034a8:	cmp	x19, #0x7
  4034ac:	b.ne	403468 <tigetstr@plt+0x1db8>  // b.any
  4034b0:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  4034b4:	ldur	x8, [x29, #-8]
  4034b8:	ldr	x9, [x9, #3536]
  4034bc:	cmp	x9, x8
  4034c0:	b.ne	4034d8 <tigetstr@plt+0x1e28>  // b.any
  4034c4:	ldp	x20, x19, [sp, #224]
  4034c8:	ldp	x22, x21, [sp, #208]
  4034cc:	ldp	x29, x30, [sp, #192]
  4034d0:	add	sp, sp, #0xf0
  4034d4:	ret
  4034d8:	bl	4014e0 <__stack_chk_fail@plt>
  4034dc:	stp	x29, x30, [sp, #-32]!
  4034e0:	str	x19, [sp, #16]
  4034e4:	mov	x29, sp
  4034e8:	cbz	x0, 4034fc <tigetstr@plt+0x1e4c>
  4034ec:	ldr	x19, [x0, #8]
  4034f0:	bl	4015a0 <free@plt>
  4034f4:	mov	x0, x19
  4034f8:	cbnz	x19, 4034ec <tigetstr@plt+0x1e3c>
  4034fc:	ldr	x19, [sp, #16]
  403500:	ldp	x29, x30, [sp], #32
  403504:	ret
  403508:	stp	x29, x30, [sp, #-48]!
  40350c:	stp	x22, x21, [sp, #16]
  403510:	stp	x20, x19, [sp, #32]
  403514:	mov	x29, sp
  403518:	ldr	x9, [x0]
  40351c:	mov	x20, x0
  403520:	mov	x19, x1
  403524:	add	x21, x1, w2, uxtw #3
  403528:	cbz	x9, 40354c <tigetstr@plt+0x1e9c>
  40352c:	ldr	x8, [x21, #104]
  403530:	mov	x22, x9
  403534:	ldr	x9, [x9]
  403538:	cmp	x9, x8
  40353c:	b.eq	403584 <tigetstr@plt+0x1ed4>  // b.none
  403540:	ldr	x9, [x22, #16]
  403544:	cbnz	x9, 403530 <tigetstr@plt+0x1e80>
  403548:	b	403550 <tigetstr@plt+0x1ea0>
  40354c:	mov	x22, xzr
  403550:	mov	w0, #0x18                  	// #24
  403554:	bl	401450 <malloc@plt>
  403558:	cbz	x0, 4035fc <tigetstr@plt+0x1f4c>
  40355c:	stp	xzr, xzr, [x0]
  403560:	str	xzr, [x0, #16]
  403564:	ldr	x8, [x21, #104]
  403568:	add	x9, x22, #0x10
  40356c:	mov	x22, x0
  403570:	str	x8, [x0]
  403574:	ldr	x8, [x20]
  403578:	cmp	x8, #0x0
  40357c:	csel	x8, x20, x9, eq  // eq = none
  403580:	str	x0, [x8]
  403584:	add	x8, x22, #0x8
  403588:	ldr	x9, [x8]
  40358c:	mov	x20, x8
  403590:	add	x8, x9, #0x8
  403594:	cbnz	x9, 403588 <tigetstr@plt+0x1ed8>
  403598:	mov	w0, #0x10                  	// #16
  40359c:	bl	401450 <malloc@plt>
  4035a0:	str	x0, [x20]
  4035a4:	cbz	x0, 4035fc <tigetstr@plt+0x1f4c>
  4035a8:	str	x19, [x0]
  4035ac:	ldr	x8, [x20]
  4035b0:	str	xzr, [x8, #8]
  4035b4:	ldr	x8, [x19, #176]
  4035b8:	cbz	x8, 4035ec <tigetstr@plt+0x1f3c>
  4035bc:	add	x8, x8, #0xa8
  4035c0:	ldr	x0, [x8]
  4035c4:	cbz	x0, 4035e8 <tigetstr@plt+0x1f38>
  4035c8:	mov	x20, x8
  4035cc:	mov	x8, x0
  4035d0:	ldr	x9, [x8], #8
  4035d4:	cmp	x9, x19
  4035d8:	b.ne	4035c0 <tigetstr@plt+0x1f10>  // b.any
  4035dc:	ldr	x21, [x0, #8]
  4035e0:	bl	4015a0 <free@plt>
  4035e4:	str	x21, [x20]
  4035e8:	str	xzr, [x19, #176]
  4035ec:	ldp	x20, x19, [sp, #32]
  4035f0:	ldp	x22, x21, [sp, #16]
  4035f4:	ldp	x29, x30, [sp], #48
  4035f8:	ret
  4035fc:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  403600:	add	x0, x0, #0x73a
  403604:	bl	4013a0 <perror@plt>
  403608:	mov	w0, #0x1                   	// #1
  40360c:	bl	401380 <exit@plt>
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	str	x19, [sp, #16]
  403618:	mov	x29, sp
  40361c:	mov	x8, x0
  403620:	ldrb	w0, [x0]
  403624:	cbz	w0, 403638 <tigetstr@plt+0x1f88>
  403628:	add	x19, x8, #0x1
  40362c:	bl	403644 <tigetstr@plt+0x1f94>
  403630:	ldrb	w0, [x19], #1
  403634:	cbnz	w0, 40362c <tigetstr@plt+0x1f7c>
  403638:	ldr	x19, [sp, #16]
  40363c:	ldp	x29, x30, [sp], #32
  403640:	ret
  403644:	stp	x29, x30, [sp, #-16]!
  403648:	mov	x29, sp
  40364c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403650:	ldr	w9, [x8, #720]
  403654:	cbnz	w9, 4036b4 <tigetstr@plt+0x2004>
  403658:	tbnz	w0, #7, 403664 <tigetstr@plt+0x1fb4>
  40365c:	mov	w9, #0x1                   	// #1
  403660:	b	4036a0 <tigetstr@plt+0x1ff0>
  403664:	and	w9, w0, #0xff
  403668:	and	w10, w9, #0xe0
  40366c:	cmp	w10, #0xc0
  403670:	b.ne	40367c <tigetstr@plt+0x1fcc>  // b.any
  403674:	mov	w9, #0x2                   	// #2
  403678:	b	4036a0 <tigetstr@plt+0x1ff0>
  40367c:	and	w10, w9, #0xf0
  403680:	cmp	w10, #0xe0
  403684:	b.ne	403690 <tigetstr@plt+0x1fe0>  // b.any
  403688:	mov	w9, #0x3                   	// #3
  40368c:	b	4036a0 <tigetstr@plt+0x1ff0>
  403690:	and	w9, w9, #0xf8
  403694:	cmp	w9, #0xf0
  403698:	mov	w9, #0x4                   	// #4
  40369c:	csinc	w9, w9, wzr, eq  // eq = none
  4036a0:	adrp	x10, 415000 <memcpy@GLIBC_2.17>
  4036a4:	ldr	w11, [x10, #608]
  4036a8:	str	w9, [x8, #720]
  4036ac:	add	w9, w11, #0x1
  4036b0:	str	w9, [x10, #608]
  4036b4:	ldr	w9, [x8, #720]
  4036b8:	adrp	x10, 415000 <memcpy@GLIBC_2.17>
  4036bc:	ldrb	w10, [x10, #668]
  4036c0:	sub	w9, w9, #0x1
  4036c4:	str	w9, [x8, #720]
  4036c8:	tbnz	w10, #0, 4036f8 <tigetstr@plt+0x2048>
  4036cc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4036d0:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  4036d4:	ldr	w8, [x8, #608]
  4036d8:	ldr	w9, [x9, #448]
  4036dc:	cmp	w8, w9
  4036e0:	b.le	4036f8 <tigetstr@plt+0x2048>
  4036e4:	add	w9, w9, #0x1
  4036e8:	cmp	w8, w9
  4036ec:	b.ne	403700 <tigetstr@plt+0x2050>  // b.any
  4036f0:	mov	w0, #0x2b                  	// #43
  4036f4:	b	4036fc <tigetstr@plt+0x204c>
  4036f8:	and	w0, w0, #0xff
  4036fc:	bl	401650 <putchar@plt>
  403700:	ldp	x29, x30, [sp], #16
  403704:	ret
  403708:	stp	x29, x30, [sp, #-64]!
  40370c:	str	x23, [sp, #16]
  403710:	stp	x22, x21, [sp, #32]
  403714:	stp	x20, x19, [sp, #48]
  403718:	mov	x29, sp
  40371c:	mov	w19, w0
  403720:	mov	w9, wzr
  403724:	mov	w8, #0x1                   	// #1
  403728:	cbz	w0, 403740 <tigetstr@plt+0x2090>
  40372c:	add	w8, w8, w8, lsl #2
  403730:	lsl	w8, w8, #1
  403734:	sdiv	w10, w19, w8
  403738:	add	w9, w9, #0x1
  40373c:	cbnz	w10, 40372c <tigetstr@plt+0x207c>
  403740:	cmp	w9, #0x0
  403744:	csinc	w20, w9, wzr, ne  // ne = any
  403748:	cmp	w8, #0xa
  40374c:	b.cc	4037ac <tigetstr@plt+0x20fc>  // b.lo, b.ul, b.last
  403750:	mov	w9, #0xcccd                	// #52429
  403754:	movk	w9, #0xcccc, lsl #16
  403758:	mov	w21, #0x6667                	// #26215
  40375c:	umull	x8, w8, w9
  403760:	movk	w21, #0x6666, lsl #16
  403764:	lsr	x23, x8, #35
  403768:	mov	w22, #0xa                   	// #10
  40376c:	sdiv	w8, w19, w23
  403770:	smull	x9, w8, w21
  403774:	lsr	x10, x9, #63
  403778:	asr	x9, x9, #34
  40377c:	add	w9, w9, w10
  403780:	msub	w8, w9, w22, w8
  403784:	add	w0, w8, #0x30
  403788:	bl	403644 <tigetstr@plt+0x1f94>
  40378c:	smull	x8, w23, w21
  403790:	lsr	x10, x8, #63
  403794:	asr	x8, x8, #34
  403798:	add	w9, w23, #0x9
  40379c:	add	w8, w8, w10
  4037a0:	cmp	w9, #0x12
  4037a4:	mov	w23, w8
  4037a8:	b.hi	40376c <tigetstr@plt+0x20bc>  // b.pmore
  4037ac:	mov	w0, w20
  4037b0:	ldp	x20, x19, [sp, #48]
  4037b4:	ldp	x22, x21, [sp, #32]
  4037b8:	ldr	x23, [sp, #16]
  4037bc:	ldp	x29, x30, [sp], #64
  4037c0:	ret
  4037c4:	sub	sp, sp, #0x40
  4037c8:	stp	x29, x30, [sp, #16]
  4037cc:	stp	x22, x21, [sp, #32]
  4037d0:	stp	x20, x19, [sp, #48]
  4037d4:	add	x29, sp, #0x10
  4037d8:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  4037dc:	ldr	x8, [x8, #3536]
  4037e0:	adrp	x21, 404000 <tigetstr@plt+0x2950>
  4037e4:	adrp	x22, 404000 <tigetstr@plt+0x2950>
  4037e8:	mov	x20, x0
  4037ec:	mov	w19, wzr
  4037f0:	add	x21, x21, #0x831
  4037f4:	add	x22, x22, #0x834
  4037f8:	str	x8, [sp, #8]
  4037fc:	b	403814 <tigetstr@plt+0x2164>
  403800:	mov	x0, x21
  403804:	bl	403610 <tigetstr@plt+0x1f60>
  403808:	mov	w8, #0x2                   	// #2
  40380c:	add	w19, w19, w8
  403810:	add	x20, x20, #0x1
  403814:	ldrb	w2, [x20]
  403818:	cmp	w2, #0x5c
  40381c:	b.eq	403800 <tigetstr@plt+0x2150>  // b.none
  403820:	cbz	w2, 40385c <tigetstr@plt+0x21ac>
  403824:	sub	w8, w2, #0x20
  403828:	cmp	w8, #0x5e
  40382c:	b.hi	403840 <tigetstr@plt+0x2190>  // b.pmore
  403830:	mov	w0, w2
  403834:	bl	403644 <tigetstr@plt+0x1f94>
  403838:	mov	w8, #0x1                   	// #1
  40383c:	b	40380c <tigetstr@plt+0x215c>
  403840:	mov	x0, sp
  403844:	mov	x1, x22
  403848:	bl	4013d0 <sprintf@plt>
  40384c:	mov	x0, sp
  403850:	bl	403610 <tigetstr@plt+0x1f60>
  403854:	mov	w8, #0x4                   	// #4
  403858:	b	40380c <tigetstr@plt+0x215c>
  40385c:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  403860:	ldr	x8, [sp, #8]
  403864:	ldr	x9, [x9, #3536]
  403868:	cmp	x9, x8
  40386c:	b.ne	403888 <tigetstr@plt+0x21d8>  // b.any
  403870:	mov	w0, w19
  403874:	ldp	x20, x19, [sp, #48]
  403878:	ldp	x22, x21, [sp, #32]
  40387c:	ldp	x29, x30, [sp, #16]
  403880:	add	sp, sp, #0x40
  403884:	ret
  403888:	bl	4014e0 <__stack_chk_fail@plt>
  40388c:	stp	x29, x30, [sp, #-16]!
  403890:	mov	x29, sp
  403894:	mov	w0, #0xa                   	// #10
  403898:	bl	401650 <putchar@plt>
  40389c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4038a0:	mov	w9, #0x1                   	// #1
  4038a4:	str	w9, [x8, #608]
  4038a8:	ldp	x29, x30, [sp], #16
  4038ac:	ret
  4038b0:	stp	x29, x30, [sp, #-32]!
  4038b4:	stp	x20, x19, [sp, #16]
  4038b8:	mov	x29, sp
  4038bc:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  4038c0:	ldr	w8, [x19, #744]
  4038c4:	cmp	w8, w0
  4038c8:	b.gt	403914 <tigetstr@plt+0x2264>
  4038cc:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4038d0:	ldr	x0, [x20, #728]
  4038d4:	lsl	w9, w8, #1
  4038d8:	cmp	w8, #0x0
  4038dc:	mov	w8, #0x64                  	// #100
  4038e0:	csel	w8, w8, w9, eq  // eq = none
  4038e4:	sbfiz	x1, x8, #2, #32
  4038e8:	str	w8, [x19, #744]
  4038ec:	bl	4014c0 <realloc@plt>
  4038f0:	str	x0, [x20, #728]
  4038f4:	cbz	x0, 403920 <tigetstr@plt+0x2270>
  4038f8:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4038fc:	ldrsw	x8, [x19, #744]
  403900:	ldr	x0, [x20, #736]
  403904:	lsl	x1, x8, #2
  403908:	bl	4014c0 <realloc@plt>
  40390c:	str	x0, [x20, #736]
  403910:	cbz	x0, 403920 <tigetstr@plt+0x2270>
  403914:	ldp	x20, x19, [sp, #16]
  403918:	ldp	x29, x30, [sp], #32
  40391c:	ret
  403920:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  403924:	add	x0, x0, #0x83a
  403928:	bl	4013a0 <perror@plt>
  40392c:	mov	w0, #0x1                   	// #1
  403930:	bl	401380 <exit@plt>
  403934:	stp	x29, x30, [sp, #-32]!
  403938:	stp	x20, x19, [sp, #16]
  40393c:	mov	x29, sp
  403940:	mov	x19, x1
  403944:	mov	x20, x0
  403948:	bl	401560 <strcmp@plt>
  40394c:	cbz	w0, 403960 <tigetstr@plt+0x22b0>
  403950:	mov	w0, wzr
  403954:	ldp	x20, x19, [sp, #16]
  403958:	ldp	x29, x30, [sp], #32
  40395c:	ret
  403960:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403964:	ldrb	w8, [x8, #700]
  403968:	cmp	w8, #0x1
  40396c:	b.ne	403980 <tigetstr@plt+0x22d0>  // b.any
  403970:	ldr	w8, [x20, #92]
  403974:	ldr	w9, [x19, #92]
  403978:	cmp	w8, w9
  40397c:	b.ne	403950 <tigetstr@plt+0x22a0>  // b.any
  403980:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403984:	ldrb	w8, [x8, #688]
  403988:	cmp	w8, #0x1
  40398c:	b.ne	4039b8 <tigetstr@plt+0x2308>  // b.any
  403990:	mov	x8, xzr
  403994:	add	x9, x20, #0x68
  403998:	add	x10, x19, #0x68
  40399c:	ldr	x11, [x9, x8]
  4039a0:	ldr	x12, [x10, x8]
  4039a4:	cmp	x11, x12
  4039a8:	b.ne	403950 <tigetstr@plt+0x22a0>  // b.any
  4039ac:	add	x8, x8, #0x8
  4039b0:	cmp	x8, #0x38
  4039b4:	b.ne	40399c <tigetstr@plt+0x22ec>  // b.any
  4039b8:	ldr	x20, [x20, #168]
  4039bc:	ldr	x19, [x19, #168]
  4039c0:	cmp	x20, #0x0
  4039c4:	cset	w8, ne  // ne = any
  4039c8:	cmp	x19, #0x0
  4039cc:	cset	w9, ne  // ne = any
  4039d0:	cbz	x19, 403a08 <tigetstr@plt+0x2358>
  4039d4:	cbz	x20, 403a08 <tigetstr@plt+0x2358>
  4039d8:	ldr	x0, [x20]
  4039dc:	ldr	x1, [x19]
  4039e0:	bl	403934 <tigetstr@plt+0x2284>
  4039e4:	cbz	w0, 403954 <tigetstr@plt+0x22a4>
  4039e8:	ldr	x20, [x20, #8]
  4039ec:	ldr	x19, [x19, #8]
  4039f0:	cmp	x20, #0x0
  4039f4:	cset	w8, ne  // ne = any
  4039f8:	cmp	x19, #0x0
  4039fc:	cset	w9, ne  // ne = any
  403a00:	cbz	x19, 403a08 <tigetstr@plt+0x2358>
  403a04:	cbnz	x20, 4039d8 <tigetstr@plt+0x2328>
  403a08:	orr	w8, w9, w8
  403a0c:	eor	w0, w8, #0x1
  403a10:	b	403954 <tigetstr@plt+0x22a4>
  403a14:	stp	x29, x30, [sp, #-32]!
  403a18:	str	x19, [sp, #16]
  403a1c:	mov	x29, sp
  403a20:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  403a24:	ldr	x0, [x19, #728]
  403a28:	cbz	x0, 403a34 <tigetstr@plt+0x2384>
  403a2c:	bl	4015a0 <free@plt>
  403a30:	str	xzr, [x19, #728]
  403a34:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  403a38:	ldr	x0, [x19, #736]
  403a3c:	cbz	x0, 403a48 <tigetstr@plt+0x2398>
  403a40:	bl	4015a0 <free@plt>
  403a44:	str	xzr, [x19, #736]
  403a48:	ldr	x19, [sp, #16]
  403a4c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403a50:	str	wzr, [x8, #744]
  403a54:	ldp	x29, x30, [sp], #32
  403a58:	ret
  403a5c:	stp	x29, x30, [sp, #-48]!
  403a60:	str	x21, [sp, #16]
  403a64:	stp	x20, x19, [sp, #32]
  403a68:	mov	x29, sp
  403a6c:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  403a70:	ldr	x19, [x20, #712]
  403a74:	cbnz	x19, 403a9c <tigetstr@plt+0x23ec>
  403a78:	str	xzr, [x20, #712]
  403a7c:	ldp	x20, x19, [sp, #32]
  403a80:	ldr	x21, [sp, #16]
  403a84:	ldp	x29, x30, [sp], #48
  403a88:	ret
  403a8c:	mov	x0, x19
  403a90:	bl	4015a0 <free@plt>
  403a94:	mov	x19, x21
  403a98:	cbz	x21, 403a78 <tigetstr@plt+0x23c8>
  403a9c:	ldr	x0, [x19, #168]
  403aa0:	ldr	x21, [x19, #184]
  403aa4:	bl	4034dc <tigetstr@plt+0x1e2c>
  403aa8:	ldr	x8, [x19, #72]
  403aac:	cbz	x8, 403a8c <tigetstr@plt+0x23dc>
  403ab0:	ldr	x0, [x8]
  403ab4:	bl	4015a0 <free@plt>
  403ab8:	ldr	x0, [x19, #72]
  403abc:	bl	4015a0 <free@plt>
  403ac0:	b	403a8c <tigetstr@plt+0x23dc>
  403ac4:	nop
  403ac8:	stp	x29, x30, [sp, #-64]!
  403acc:	mov	x29, sp
  403ad0:	stp	x19, x20, [sp, #16]
  403ad4:	adrp	x20, 414000 <tigetstr@plt+0x12950>
  403ad8:	add	x20, x20, #0xdc8
  403adc:	stp	x21, x22, [sp, #32]
  403ae0:	adrp	x21, 414000 <tigetstr@plt+0x12950>
  403ae4:	add	x21, x21, #0xdc0
  403ae8:	sub	x20, x20, x21
  403aec:	mov	w22, w0
  403af0:	stp	x23, x24, [sp, #48]
  403af4:	mov	x23, x1
  403af8:	mov	x24, x2
  403afc:	bl	401328 <memcpy@plt-0x38>
  403b00:	cmp	xzr, x20, asr #3
  403b04:	b.eq	403b30 <tigetstr@plt+0x2480>  // b.none
  403b08:	asr	x20, x20, #3
  403b0c:	mov	x19, #0x0                   	// #0
  403b10:	ldr	x3, [x21, x19, lsl #3]
  403b14:	mov	x2, x24
  403b18:	add	x19, x19, #0x1
  403b1c:	mov	x1, x23
  403b20:	mov	w0, w22
  403b24:	blr	x3
  403b28:	cmp	x20, x19
  403b2c:	b.ne	403b10 <tigetstr@plt+0x2460>  // b.any
  403b30:	ldp	x19, x20, [sp, #16]
  403b34:	ldp	x21, x22, [sp, #32]
  403b38:	ldp	x23, x24, [sp, #48]
  403b3c:	ldp	x29, x30, [sp], #64
  403b40:	ret
  403b44:	nop
  403b48:	ret
  403b4c:	nop
  403b50:	mov	x2, x1
  403b54:	mov	x1, x0
  403b58:	mov	w0, #0x0                   	// #0
  403b5c:	b	401660 <__xstat@plt>

Disassembly of section .fini:

0000000000403b60 <.fini>:
  403b60:	stp	x29, x30, [sp, #-16]!
  403b64:	mov	x29, sp
  403b68:	ldp	x29, x30, [sp], #16
  403b6c:	ret
