

================================================================
== Vitis HLS Report for 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
================================================================
* Date:           Fri Feb 14 09:59:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       66|       66|         4|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten59"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 0, i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 11 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 0, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 12 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc50.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i7 %indvar_flatten59" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 14 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%icmp_ln78 = icmp_eq  i7 %indvar_flatten59_load, i7 64" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 15 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln78_1 = add i7 %indvar_flatten59_load, i7 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 16 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc53.i, void %for.inc.i9.preheader.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 17 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln78 = store i7 %add_ln78_1, i7 %indvar_flatten59" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 18 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 19 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 20 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln78 = add i4 %j_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 21 'add' 'add_ln78' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln81 = icmp_eq  i4 %i_load, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 22 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln55 = select i1 %icmp_ln81, i4 0, i4 %i_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 23 'select' 'select_ln55' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i4 %select_ln55" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 24 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln78 = select i1 %icmp_ln81, i4 %add_ln78, i4 %j_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 25 'select' 'select_ln78' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i4 %select_ln78" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 26 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %select_ln78" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 27 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln78_1, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i4 %select_ln55" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 29 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln78, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 30 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln84 = add i6 %tmp_2, i6 %zext_ln84" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 31 'add' 'add_ln84' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln84_1 = add i6 %tmp_s, i6 %zext_ln84_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 32 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln81 = add i4 %select_ln55, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 33 'add' 'add_ln81' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %select_ln78, i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 34 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %add_ln81, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 35 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i6 %add_ln84" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 36 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln84_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 37 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%col_outbuf_load = load i6 %col_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 38 'load' 'col_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i6 %add_ln84_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 41 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln84_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 42 'getelementptr' 'buf_2d_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 43 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%col_outbuf_load = load i6 %col_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 44 'load' 'col_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln84 = store i16 %col_outbuf_load, i6 %buf_2d_out_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 45 'store' 'store_ln84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc50.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 46 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten59' [6]  (1.588 ns)
	'load' operation 7 bit ('indvar_flatten59_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on local variable 'indvar_flatten59' [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln78', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [12]  (1.870 ns)
	'store' operation 0 bit ('store_ln78', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) of variable 'add_ln78_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 on local variable 'indvar_flatten59' [40]  (1.588 ns)

 <State 2>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('i_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln81', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [21]  (1.735 ns)
	'select' operation 4 bit ('select_ln55', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [22]  (1.024 ns)
	'add' operation 4 bit ('add_ln81', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [39]  (1.735 ns)
	'store' operation 0 bit ('store_ln55', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) of variable 'add_ln81', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 [42]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('col_outbuf_addr', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [32]  (0.000 ns)
	'load' operation 16 bit ('col_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on array 'col_outbuf' [37]  (3.254 ns)

 <State 4>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('col_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on array 'col_outbuf' [37]  (3.254 ns)
	'store' operation 0 bit ('store_ln84', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) of variable 'col_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 on array 'buf_2d_out' [38]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
