-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa is 
    generic(
             DataWidth     : integer := 748; 
             AddressWidth     : integer := 2; 
             AddressRange    : integer := 4
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "0100000000000010000001111110111111111110000000000011111111111111000001111011000011000000111110000010000101111011111111000001000000000011111111111110000000111111000001111100111111000010111110111111000011000000111101111101000001111111111101000011000100000001111111000010000000000010111110111111000010000010111111111100111110111100111101000000000000000000111111000100111100000100111110111011000011000011111111000000111111000100111100000000111110111110000001000010000000111110000000000001111111111111111110000010111110111110000001111110111100111111000010111111111111000000111110000000000001000011000000000001000000111100000011111111111100111101111110111110000001000010000010000000000010000000000011111111111111111110000001111111111101000001111110000000", 1 => "1101000001111111000001000010000001111111111100111111000000000000111101111111000010111111111011111111000011000100111101000000000000000100111110111111111111111100000000111101111111000000111111000001111111111101000100000001000010000011111100111111111110111101111110000000111100111110000001000001111111000010111111111100000100111110000000111101111101000001000000000001000100111011111111111111111101111110000010111111111110111110000000000011111111111101111110111111111111000001111101000100000000000011111110111111111111111101111111111111111110111101000010000001111111000000111101111101000000111110000010111100111101111101000000000000000000000100000000000010111111111101111110111111111110000000000000111011000100111100000001111111000010111111000100000000", 2 => "0100111111000001000100000010111111111101111110111110111111111110111110111110000011000011111110000001111110111110111101000001000000000000111100000001111110111100111100000010111100000010000000000000111111111110000010000010000100000010111101111110111111111101111101000001111111000010000010111110111110111110000010111110111110111101000000111110111110000001000011000100000000000011111101000001111111111111000010000001000011000000000000000000111101000000000000000100111101000011111100111101111101000100111111000011000001000001000001111101111111000001000000000101111110111101000001000100000001111111000000000001000000111101000000000011000011111101000000000010000101000000000001111110111110000000111111000011000010000010000001111110000010111011111110111110", 3 => "0001000100111111111111000011000001000001000101111111111101000000111111111101000000000001000000111100000000000001111111000001000001111111111110000001111111111110000000111111000100000000000100111100111110000000000100111111000011000010000001000000000010000000000010111100111110111111000000000101000010000001111100111111111111111111000000111111111111111110000010000010111111111110111111111111111101111110000000000010111111111110111101000010000011000011111101000100000000000000000000111100000010000001000001000000111110000000111111000010000001000100111111000000111101111101000001000011000001000010000000000000111111000100000100000101000000000001000001000000111110111110000000111110000010000100000000000010000000000010111100111111111111111110111111000001");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

