// Initial wiring: [0, 4, 7, 12, 5, 15, 3, 6, 8, 10, 2, 9, 11, 13, 14, 1]
// Resulting wiring: [0, 4, 7, 12, 5, 15, 3, 6, 8, 10, 2, 9, 11, 13, 14, 1]
OPENQASM 2.0;
include "qelib1.inc";
qreg q[16];
cx q[1], q[0];
cx q[3], q[0];
cx q[4], q[1];
cx q[7], q[6];
cx q[9], q[6];
cx q[10], q[2];
cx q[10], q[3];
cx q[6], q[5];
cx q[12], q[9];
cx q[13], q[12];
cx q[14], q[9];
cx q[15], q[9];
cx q[13], q[2];
cx q[9], q[3];
cx q[9], q[6];
cx q[12], q[15];
cx q[9], q[10];
cx q[9], q[15];
cx q[9], q[14];
cx q[4], q[10];
cx q[4], q[5];
cx q[2], q[8];
cx q[2], q[5];
cx q[2], q[4];
cx q[0], q[5];
cx q[0], q[2];
cx q[0], q[15];
cx q[3], q[12];
cx q[3], q[11];
