{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1804,4199,36,0,0],"details":[{"text":"Global interconnect for 3 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":66}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_DA_SA_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":67}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_SA_MV_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":68}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_DX_SX_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":69}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:69 (_SX_fX_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":70}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:70 (_TopOut_DTopOut_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":71}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:71 (_RightOut_DRightOut_channel)","type":"resource"}],"data":[66,9540,81,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[137,128,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DA_s0_i' (a.cl:88)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DA_s0_k' (a.cl:85)","type":"resource"},{"data":[7,24,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 20 and depth 1","type":"text"},{"text":"Register,\n1 reg, 20 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DA_s0_kkk_iii' (a.cl:90)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (a.cl:82)","type":"resource"},{"children":[{"count":3,"data":[155,366,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[157,366,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"a.cl:88","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"20-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"20-bit Integer Compare","type":"resource"}],"data":[64.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"a.cl:90","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"a.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2463,3759,16,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"Load","type":"resource"}],"data":[2463,3759,16,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"a.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2463,3759,16,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"Load","type":"resource"}],"data":[2463,3759,16,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"a.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"a.cl:114","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7144,10668,34,0,22],"debug":[[{"filename":"a.cl","line":82}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DA","total_kernel_resources":[7144,10668,34,0,22],"total_percent":[1.43412,0.88764,0.624298,1.25323,0],"type":"function"},{"children":[{"data":[414,530,0,0,39],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DRightOut_s0_i' (a.cl:409)","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 7 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DRightOut_s0_iii' (a.cl:411)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DRightOut_s0_k' (a.cl:406)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DRightOut_s0_vi' (a.cl:416)","type":"resource"},{"data":[528,4096,0,0,32],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 32 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4, 5 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Number of banks":"16 (banked on bits 2, 3, 4, 5)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n128B requested,\n128B implemented.","type":"brief"}],"name":"a.cl:404 (_RightOut_DRightOut_channel_array.s)","type":"resource"},{"children":[{"count":6,"data":[1094,3583,0,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1126,3583,0,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"33-bit Select","type":"resource"}],"data":[373,37,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"a.cl:406","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"State","type":"resource"},{"count":4,"data":[3.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"1-bit Or","type":"resource"}],"data":[117.5,2.5,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"a.cl:409","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":421}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":421}]],"name":"a.cl:421","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1089,768,0,0,0],"debug":[[{"filename":"a.cl","line":414}]],"name":"Store","type":"resource"}],"data":[1089,768,0,0,0],"debug":[[{"filename":"a.cl","line":414}]],"name":"a.cl:414","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"a.cl:411","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":413}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":413}]],"name":"a.cl:413","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"Load","type":"resource"}],"data":[28,42,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"a.cl:418","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":425}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":425}]],"name":"a.cl:425","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[43.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":416}]],"name":"a.cl:416","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":426}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":426}]],"name":"a.cl:426","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":427}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":427}]],"name":"a.cl:427","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5394,13716,0,1.5,124],"debug":[[{"filename":"a.cl","line":404}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":416}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_DRightOut","total_kernel_resources":[5394,13716,0,1.5,124],"total_percent":[1.65891,0.921582,0.802669,0,0.131752],"type":"function"},{"children":[{"data":[129,185,0,0,21],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DTopOut_s0_i' (a.cl:446)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DTopOut_s0_k' (a.cl:443)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 14 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DTopOut_s0_kkk' (a.cl:448)","type":"resource"},{"children":[{"count":4,"data":[53,429,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[85,429,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"33-bit Select","type":"resource"}],"data":[373,37,0,0,0],"debug":[[{"filename":"a.cl","line":443}]],"name":"a.cl:443","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"1-bit Or","type":"resource"}],"data":[115.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"a.cl:446","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":455}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":455}]],"name":"a.cl:455","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"32-bit Integer Add","type":"resource"}],"data":[56.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"a.cl:448","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":450}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":450}]],"name":"a.cl:450","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":458}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":458}]],"name":"a.cl:458","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":459}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":459}]],"name":"a.cl:459","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2595,5392,0,1.5,62],"debug":[[{"filename":"a.cl","line":443}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DTopOut","total_kernel_resources":[2595,5392,0,1.5,62],"total_percent":[0.725032,0.448853,0.315543,0,0.131752],"type":"function"},{"children":[{"data":[141,136,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (a.cl:160)\n - '_24' (a.cl:180)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DX_s0_i' (a.cl:166)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DX_s0_k' (a.cl:163)","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_DX_s0_kkk' (a.cl:168)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (a.cl:160)","type":"resource"},{"children":[{"count":3,"data":[319,913,1,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[321,913,1,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"a.cl:163","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"a.cl:166","type":"resource"},{"children":[{"count":1,"data":[2,19,0,0,0],"debug":[[{"filename":"a.cl","line":172}]],"name":"State","type":"resource"}],"data":[2,19,0,0,0],"debug":[[{"filename":"a.cl","line":172}]],"name":"a.cl:172","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":160}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":160}]],"name":"a.cl:160","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"2-bit Select","type":"resource"}],"data":[56.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"a.cl:168","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[715,147,4,7,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[715,147,4,7,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"a.cl:173","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"a.cl","line":177}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"a.cl","line":177}]],"name":"a.cl:177","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":178}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":178}]],"name":"a.cl:178","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"a.cl:180","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3617,5980,20,7,32],"debug":[[{"filename":"a.cl","line":160}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DX","total_kernel_resources":[3617,5980,20,7,32],"total_percent":[0.80447,0.498244,0.349953,0.737191,0.461133],"type":"function"},{"children":[{"data":[95,72,0,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_SA_s0_i' (a.cl:133)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_SA_s0_k' (a.cl:130)","type":"resource"},{"data":[7,24,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 20 and depth 1","type":"text"},{"text":"Register,\n1 reg, 20 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_SA_s0_kkk_iii' (a.cl:135)","type":"resource"},{"children":[{"count":3,"data":[34,74,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[34,74,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"33-bit Select","type":"resource"}],"data":[341,70,0,0,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"a.cl:130","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"1-bit Or","type":"resource"}],"data":[110.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"a.cl:133","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"20-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"20-bit Integer Compare","type":"resource"}],"data":[32.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"a.cl:135","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"a.cl:137","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"a.cl:147","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1977,2729,0,0,13],"debug":[[{"filename":"a.cl","line":130}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_SA","total_kernel_resources":[1977,2729,0,0,13],"total_percent":[0.396126,0.261821,0.159703,0,0],"type":"function"},{"children":[{"data":[74,59,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_SX_cycle_temp' (a.cl:196)\n - '_65' (a.cl:252)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_SX_fX_channel_array' (a.cl:192)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_SX_s0_outermost_loop' (a.cl:204)","type":"resource"},{"data":[0,0,32,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"16384 words","Bank width":"32 bits","Implemented size":"65536 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n65536B requested,\n65536B implemented.","type":"brief"}],"name":"a.cl:197 (_SX_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[47,331,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[47,331,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"a.cl:195","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"33-bit Integer Add","type":"resource"},{"count":5,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"4-bit Select","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"a.cl:204","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"a.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"33-bit Select","type":"resource"}],"data":[53,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"a.cl:192","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"a.cl:208","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"a.cl:210","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"a.cl:211","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":214}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":214}]],"name":"a.cl:214","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":221}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":221}]],"name":"a.cl:221","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":226}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":226}]],"name":"a.cl:226","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"a.cl:227","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":237}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":237}]],"name":"a.cl:237","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":248}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":248}]],"name":"a.cl:248","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":252}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":252}]],"name":"a.cl:252","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1731,2928,32,1.5,18],"debug":[[{"filename":"a.cl","line":192}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_SX","total_kernel_resources":[1731,2928,32,1.5,18],"total_percent":[0.394548,0.244733,0.171348,1.17951,0.131752],"type":"function"},{"children":[{"data":[805,490,27,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[224,352,32,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 7 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 64","type":"text"},{"text":"Shift Register,\n32 regs, 7 width by 1 depth,\n32 regs, 32 width by 64 depth","type":"brief"}],"name":"Private Variable: \n - '_MV_shreg' (a.cl:263)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_TopOut_DTopOut_channel_array' (a.cl:266)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_fX_s0_i' (a.cl:274)","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 7 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_fX_s0_iii' (a.cl:278)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_fX_s0_k' (a.cl:271)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 14 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_fX_s0_kkk' (a.cl:276)","type":"resource"},{"children":[{"count":5,"data":[1719,3125,23,0,125],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Select","type":"resource"}],"data":[1853,3127,23,0,125],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"a.cl:271","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"33-bit Integer Compare","type":"resource"},{"count":4,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"1-bit Or","type":"resource"}],"data":[82.83333,3,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"a.cl:274","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"a.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"32-bit Integer Add","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"a.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":324}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":324}]],"name":"a.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":384}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":384}]],"name":"1-bit Or","type":"resource"}],"data":[11.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":384}]],"name":"a.cl:384","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":263}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":64,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":263}]],"name":"7-bit Select","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":263}]],"name":"a.cl:263","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[47.3333,1,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"a.cl:293","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":321}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":321}]],"name":"a.cl:321","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":325}]],"name":"1-bit Or","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":325}]],"name":"a.cl:325","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":326}]],"name":"32-bit Select","type":"resource"}],"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":326}]],"name":"a.cl:326","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":353}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":353}]],"name":"a.cl:353","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":64,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"7-bit Select","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[64,0,0,16,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"a.cl:354","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":360}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":360}]],"name":"a.cl:360","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":365}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":365}]],"name":"a.cl:365","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":377}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":377}]],"name":"a.cl:377","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":387}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":387}]],"name":"a.cl:387","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":391}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":391}]],"name":"a.cl:391","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6077.999963,7696,82,32,142],"debug":[[{"filename":"a.cl","line":263}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":278}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_TopOut","total_kernel_resources":[6078,7696,82,32,142],"total_percent":[1.37427,1.04377,0.450375,3.02248,2.10804],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[30405.999963,62915,287,43.5,413],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[164906,235367,684,44,413],"total_percent":[32.2165,20.2676,13.7738,25.2119,2.89855],"type":"module"}