
                            PrimeTime (R)
           Version H-2013.06-SP1 for RHEL64 -- Jul 18, 2013
                Copyright (c) 1988-2013 Synopsys, Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

###################################################
#
# run_pt.tcl
#
# 4/11/2011 W. Rhett Davis (rhett_davis@ncsu.edu)
# updated 3/27/2012, 3/28/2014
#
#####################################################
set begintime [clock seconds]
1396838030
# setup name of the clock in your design.
set clkname HCLK
HCLK
# set variable "modname" to the name of topmost module in design
set modname CORTEXM0DS
CORTEXM0DS
# set variable "PR_DIR" to the HDL & SPEF directory w.r.t synthesis directory
set PR_DIR    ../../../p1/pr/
../../../p1/pr/
# set variable "type" to either routed or trialrouted
set type trialrouted
trialrouted
# set variable "corner" to one of the following:
#   typical     (typical transistors, 1.1  V,  25 degC)
#   worst_low   (   slow transistors, 0.95 V, -40 degC)
#   low_temp    (   fast transistors, 1.25 V, -40 degC)
#   fast        (   fast transistors, 1.25 V,   0 degC)
#   slow        (   slow transistors, 0.95 V, 125 degC)
set corner fast
fast
#set the number of digits to be used for delay results
set report_default_significant_digits 4
4
set CLK_PER 40
40
set DFF_CKQ 0.638
0.638
set MAX_INS_DELAY 1.0
1.0
set IP_DELAY [expr $MAX_INS_DELAY + $DFF_CKQ]
1.638
set DR_CELL_NAME DFFR_X1
DFFR_X1
set DR_CELL_PIN  Q
Q
# Define a helpful function for printing out time strings
proc timef {sec} {
  set hrs [expr $sec/3600]
  set sec [expr $sec-($hrs*3600)]
  set min [expr $sec/60]
  set sec [expr $sec-($min*60)]
  return "${hrs}h ${min}m ${sec}s"
}
set link_library "NangateOpenCellLibrary_${corner}_conditional_ccs.db *"
NangateOpenCellLibrary_fast_conditional_ccs.db *
read_verilog "${PR_DIR}${modname}_${type}.v"
Loading verilog file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/hw08/p1/pr/CORTEXM0DS_trialrouted.v'
1
current_design $modname
{"CORTEXM0DS"}
link_design
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/NangateOpenCellLibrary_fast_conditional_ccs.db'
Linking design CORTEXM0DS...
Information: Removing 1 unneeded designs..... (LNK-034)
Information: 53 (39.55%) library cells are unused in library NangateOpenCellLibrary.....
Information: total 53 library cells are unused.
Design 'CORTEXM0DS' was successfully linked.
1
create_clock -name $clkname -period $CLK_PER $clkname
1
set_input_delay $IP_DELAY -clock $clkname [remove_from_collection [all_inputs] $clkname]
1
source indelay.tcl
getting in indelay.tcl...
leaving indelay.tcl...
set_output_delay -clock $clkname 0 [all_outputs]
1
set_driving_cell -lib_cell "$DR_CELL_NAME" -pin "$DR_CELL_PIN" [remove_from_collection [all_inputs] $clkname]
1
set_propagated_clock [get_clocks $clkname]
1
report_timing -delay_type min_max > timing_pt_${corner}.rpt
read_parasitics -format spef "${PR_DIR}${modname}_${type}.spef"
Information: Derived library resistance unit is 1.000000 Kohm (Time unit is 1 ns, and Capacitance unit is 1.000000 pF). (DES-028)
Information: Abandoning fast timing updates. (PTE-018)

****************************************
Report : read_parasitics /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/hw08/p1/pr/CORTEXM0DS_trialrouted.spef
Design : CORTEXM0DS
Version: H-2013.06-SP1
Date   : Sun Apr  6 22:33:54 2014
****************************************

        0 error(s)
        Format is SPEF
        Annotated nets                   :         9239
        Annotated capacitances           :       191980
        Annotated resistances            :       182741
        Reduced coupling capacitances    :            0
        Annotated PI models              :            0
        Annotated Elmore delays          :            0

1
report_timing -nosplit -input_pins -transition_time -delay_type min_max -path_type full_clock_expanded > timing_pt_${corner}_${type}.rpt
Note - message 'RC-004' default limit (100) exceeded.  Remainder will be suppressed.
Note - message 'RC-004' default limit (100) exceeded.  Remainder will be suppressed.

report_clock_timing -type summary > timing_pt_${corner}_clock.rpt
set endtime [clock seconds]
1396838036
set timestr [timef [expr $endtime-$begintime]]
0h 0m 6s
puts "run_pt.tcl completed successfully (elapsed time: $timestr actual)"
run_pt.tcl completed successfully (elapsed time: 0h 0m 6s actual)
exit
Information: Defining new variable 'MAX_INS_DELAY'. (CMD-041)
Information: Defining new variable 'DR_CELL_NAME'. (CMD-041)
Information: Defining new variable 'type'. (CMD-041)
Information: Defining new variable 'PR_DIR'. (CMD-041)
Information: Defining new variable 'endtime'. (CMD-041)
Information: Defining new variable 'begintime'. (CMD-041)
Information: Defining new variable 'DR_CELL_PIN'. (CMD-041)
Information: Defining new variable 'timestr'. (CMD-041)
Information: Defining new variable 'DFF_CKQ'. (CMD-041)
Information: Defining new variable 'CLK_PER'. (CMD-041)
Information: Defining new variable 'IP_DELAY'. (CMD-041)
Information: Defining new variable 'corner'. (CMD-041)
Information: Defining new variable 'modname'. (CMD-041)
Information: Defining new variable 'clkname'. (CMD-041)
Suppressed Messages Summary:
Id          Severity      Occurrences   Suppressed
-------------------------------------------------------------------------------
RC-004      Warning               106            6
Total 1 type of message is suppressed

Timing updates: 2 (2 implicit, 0 explicit) (0 incremental, 2 full)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 307.90 MB
CPU usage for this session: 6 seconds 
Elapsed time for this session: 13 seconds
Diagnostics summary: 101 warnings, 17 informationals

Thank you for using pt_shell!
