<profile>

<section name = "Vitis HLS Report for 'pp_pipeline_accel'" level="0">
<item name = "Date">Mon Jun 27 00:45:20 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LVI-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8313849, 8332407, 83.138 ms, 83.324 ms, 8313844, 8332396, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc11_U0">entry_proc11, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Block_entry2022_proc_U0">Block_entry2022_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Block_entry20_proc_U0">Block_entry20_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Array2xfMat_64_0_2160_3840_1_U0">Array2xfMat_64_0_2160_3840_1_s, 82, 8294481, 0.820 us, 82.945 ms, 82, 8294481, no</column>
<column name="Array2xfMat_64_6_1080_1920_1_U0">Array2xfMat_64_6_1080_1920_1_s, 85, 2073684, 0.850 us, 20.737 ms, 85, 2073684, no</column>
<column name="nv122bgr_0_6_9_2160_3840_1_1_U0">nv122bgr_0_6_9_2160_3840_1_1_s, 8313843, 8317685, 83.138 ms, 83.177 ms, 8313843, 8317685, no</column>
<column name="resize_1_9_2160_3840_720_720_1_9_U0">resize_1_9_2160_3840_720_720_1_9_s, 156, 8332395, 1.560 us, 83.324 ms, 156, 8332395, no</column>
<column name="preProcess_9_9_720_720_1_8_8_8_4_8_8_U0">preProcess_9_9_720_720_1_8_8_8_4_8_8_s, 87, 369750, 0.870 us, 3.697 ms, 87, 369750, no</column>
<column name="xfMat2Array_64_9_720_720_1_1_U0">xfMat2Array_64_9_720_720_1_1_s, 10, 518409, 0.100 us, 5.184 ms, 10, 518409, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, 2178, 1470, -</column>
<column name="Instance">22, 35, 12878, 25780, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">7, 2, 6, 23, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Array2xfMat_64_0_2160_3840_1_U0">Array2xfMat_64_0_2160_3840_1_s, 0, 7, 1718, 4314, 0</column>
<column name="Array2xfMat_64_6_1080_1920_1_U0">Array2xfMat_64_6_1080_1920_1_s, 0, 4, 1490, 4267, 0</column>
<column name="Block_entry2022_proc_U0">Block_entry2022_proc, 0, 0, 34, 130, 0</column>
<column name="Block_entry20_proc_U0">Block_entry20_proc, 0, 0, 280, 101, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 544, 936, 0</column>
<column name="entry_proc11_U0">entry_proc11, 0, 0, 2, 29, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 0, 0, 764, 1460, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 0, 0, 764, 1460, 0</column>
<column name="gmem3_m_axi_U">gmem3_m_axi, 0, 0, 764, 1460, 0</column>
<column name="gmem4_m_axi_U">gmem4_m_axi, 0, 0, 764, 1460, 0</column>
<column name="nv122bgr_0_6_9_2160_3840_1_1_U0">nv122bgr_0_6_9_2160_3840_1_1_s, 4, 5, 598, 950, 0</column>
<column name="preProcess_9_9_720_720_1_8_8_8_4_8_8_U0">preProcess_9_9_720_720_1_8_8_8_4_8_8_s, 0, 1, 699, 2103, 0</column>
<column name="resize_1_9_2160_3840_720_720_1_9_U0">resize_1_9_2160_3840_720_720_1_9_s, 18, 16, 2844, 4231, 0</column>
<column name="xfMat2Array_64_9_720_720_1_1_U0">xfMat2Array_64_9_720_720_1_1_s, 0, 2, 1613, 2879, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="imgInput_uv_cols_channel_U">0, 99, 0, -, 2, 11, 22</column>
<column name="imgInput_uv_data_U">0, 99, 0, -, 2, 16, 32</column>
<column name="imgInput_uv_rows_channel_U">0, 99, 0, -, 2, 11, 22</column>
<column name="imgInput_y_cols_c37_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="imgInput_y_cols_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="imgInput_y_data_U">0, 99, 0, -, 2, 8, 16</column>
<column name="imgInput_y_rows_c36_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="imgInput_y_rows_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="img_out_c_U">0, 99, 0, -, 7, 64, 448</column>
<column name="out_img_linestride_c_U">0, 99, 0, -, 7, 32, 224</column>
<column name="out_mat_cols_channel_U">0, 99, 0, -, 6, 32, 192</column>
<column name="out_mat_data_U">0, 99, 0, -, 2, 24, 48</column>
<column name="out_mat_rows_channel_U">0, 99, 0, -, 6, 32, 192</column>
<column name="resize_out_mat_cols_c39_channel_U">0, 99, 0, -, 4, 32, 128</column>
<column name="resize_out_mat_cols_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="resize_out_mat_data_U">0, 99, 0, -, 2, 24, 48</column>
<column name="resize_out_mat_rows_c38_channel_U">0, 99, 0, -, 4, 32, 128</column>
<column name="resize_out_mat_rows_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="rgb_mat_cols_channel_U">0, 99, 0, -, 4, 32, 128</column>
<column name="rgb_mat_data_U">0, 99, 0, -, 2, 24, 48</column>
<column name="rgb_mat_rows_channel_U">0, 99, 0, -, 4, 32, 128</column>
<column name="select_ln59_loc_channel_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Array2xfMat_64_0_2160_3840_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Array2xfMat_64_6_1080_1920_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry2022_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry20_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry20_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_imgInput_uv_cols_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_imgInput_uv_rows_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_imgInput_y_cols_c37_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_imgInput_y_rows_c36_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_mat_cols_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_mat_rows_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_resize_out_mat_cols_c39_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_resize_out_mat_rows_c38_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_rgb_mat_cols_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_rgb_mat_rows_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc11_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="preProcess_9_9_720_720_1_8_8_8_4_8_8_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="resize_1_9_2160_3840_720_720_1_9_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="xfMat2Array_64_9_720_720_1_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Array2xfMat_64_0_2160_3840_1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Array2xfMat_64_6_1080_1920_1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry2022_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry20_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_imgInput_uv_cols_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_imgInput_uv_rows_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_imgInput_y_cols_c37_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_imgInput_y_rows_c36_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_mat_cols_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_mat_rows_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_resize_out_mat_cols_c39_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_resize_out_mat_rows_c38_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_rgb_mat_cols_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_rgb_mat_rows_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc11_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_preProcess_9_9_720_720_1_8_8_8_4_8_8_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Array2xfMat_64_0_2160_3840_1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Array2xfMat_64_6_1080_1920_1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_entry2022_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_entry20_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_imgInput_uv_cols_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_imgInput_uv_rows_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_imgInput_y_cols_c37_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_imgInput_y_rows_c36_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_mat_cols_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_mat_rows_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_resize_out_mat_cols_c39_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_resize_out_mat_rows_c38_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_rgb_mat_cols_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_rgb_mat_rows_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc11_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_preProcess_9_9_720_720_1_8_8_8_4_8_8_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_Array2xfMat_64_0_2160_3840_1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Array2xfMat_64_6_1080_1920_1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_entry2022_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_entry20_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_imgInput_uv_cols_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_imgInput_uv_rows_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_imgInput_y_cols_c37_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_imgInput_y_rows_c36_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_mat_cols_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_mat_rows_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_resize_out_mat_cols_c39_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_resize_out_mat_rows_c38_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_rgb_mat_cols_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_rgb_mat_rows_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc11_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_preProcess_9_9_720_720_1_8_8_8_4_8_8_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, pp_pipeline_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, pp_pipeline_accel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, pp_pipeline_accel, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem4_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WDATA">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WSTRB">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RDATA">in, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BUSER">in, 1, m_axi, gmem4, pointer</column>
</table>
</item>
</section>
</profile>
