<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0L11XX_L13XX Driver Library: dl_adc12.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0L11XX_L13XX Driver Library
   &#160;<span id="projectnumber">2.05.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_a1b67bd9de939d499eb32d6d220671a0.html">chinese</a></li><li class="navelem"><a class="el" href="dir_bbe32cf608396e186d702eea875dea8c.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_a2f207920a7eedeb8c2ef1b4956c842b.html">mspm0l11xx_l13xx_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_a6820d44af30e738cf9220cdb3c19273.html">source</a></li><li class="navelem"><a class="el" href="dir_9d703f2cb30cd26518cbc8f341d02414.html">ti</a></li><li class="navelem"><a class="el" href="dir_3c3afd4eb978e040b4405b158fadb276.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dl_adc12.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Analog to Digital Converter (ADC) </p>
<hr/>
</div><div class="textblock"><code>#include &lt;math.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;ti/devices/msp/msp.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__common_8h_source.html">ti/driverlib/dl_common.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__factoryregion_8h_source.html">ti/driverlib/m0p/dl_factoryregion.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for dl_adc12.h:</div>
<div class="dyncontent">
<div class="center"><img src="dl__adc12_8h__incl.png" border="0" usemap="#dl__adc12_8h" alt=""/></div>
<map name="dl__adc12_8h" id="dl__adc12_8h">
<area shape="rect" id="node6" href="dl__common_8h.html" title="DriverLib Common APIs. " alt="" coords="519,177,701,203"/>
<area shape="rect" id="node7" href="dl__factoryregion_8h.html" title="Factory Region Driver Library. " alt="" coords="286,80,425,121"/>
<area shape="rect" id="node8" href="dl__core_8h.html" title="CPU Core Driver Library. " alt="" coords="306,169,445,211"/>
</map>
</div>
</div>
<p><a href="dl__adc12_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___a_d_c12___clock_config.html">DL_ADC12_ClockConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___a_d_c12.html#ga98a1226e57e902ec4c834c6d25de5e05">DL_ADC12_setClockConfig</a>.  <a href="struct_d_l___a_d_c12___clock_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf9ce603507d494840cead78aa042b794"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#gaf9ce603507d494840cead78aa042b794">DL_ADC12_SEQ_END_ADDR_00</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_00)</td></tr>
<tr class="memdesc:gaf9ce603507d494840cead78aa042b794"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 00. <br /></td></tr>
<tr class="separator:gaf9ce603507d494840cead78aa042b794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b2fe5296d8bfc526c44577b8efa6b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#ga8d2b2fe5296d8bfc526c44577b8efa6b">DL_ADC12_SEQ_END_ADDR_01</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_01)</td></tr>
<tr class="memdesc:ga8d2b2fe5296d8bfc526c44577b8efa6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 01. <br /></td></tr>
<tr class="separator:ga8d2b2fe5296d8bfc526c44577b8efa6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc29510dbac67999f18b4f338385d30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#gaabc29510dbac67999f18b4f338385d30">DL_ADC12_SEQ_END_ADDR_02</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_02)</td></tr>
<tr class="memdesc:gaabc29510dbac67999f18b4f338385d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 02. <br /></td></tr>
<tr class="separator:gaabc29510dbac67999f18b4f338385d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0831fd13485323aec2a0fd162f5b9d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#gad0831fd13485323aec2a0fd162f5b9d4">DL_ADC12_SEQ_END_ADDR_03</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_03)</td></tr>
<tr class="memdesc:gad0831fd13485323aec2a0fd162f5b9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 03. <br /></td></tr>
<tr class="separator:gad0831fd13485323aec2a0fd162f5b9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa063b45b65e0fbc715485dcd817152bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#gaa063b45b65e0fbc715485dcd817152bf">DL_ADC12_SEQ_END_ADDR_04</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_04)</td></tr>
<tr class="memdesc:gaa063b45b65e0fbc715485dcd817152bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 04. <br /></td></tr>
<tr class="separator:gaa063b45b65e0fbc715485dcd817152bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b918ab03fa1541687a718c16b06f428"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#ga2b918ab03fa1541687a718c16b06f428">DL_ADC12_SEQ_END_ADDR_05</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_05)</td></tr>
<tr class="memdesc:ga2b918ab03fa1541687a718c16b06f428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 05. <br /></td></tr>
<tr class="separator:ga2b918ab03fa1541687a718c16b06f428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2829662952c9de48b3564d19b98869"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#gaee2829662952c9de48b3564d19b98869">DL_ADC12_SEQ_END_ADDR_06</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_06)</td></tr>
<tr class="memdesc:gaee2829662952c9de48b3564d19b98869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 06. <br /></td></tr>
<tr class="separator:gaee2829662952c9de48b3564d19b98869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ea413a483fc1a359f8af9f64ac5be0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#gaf2ea413a483fc1a359f8af9f64ac5be0">DL_ADC12_SEQ_END_ADDR_07</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_07)</td></tr>
<tr class="memdesc:gaf2ea413a483fc1a359f8af9f64ac5be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 07. <br /></td></tr>
<tr class="separator:gaf2ea413a483fc1a359f8af9f64ac5be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408acac2b5f65d408ff7618b36d1b3e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#ga408acac2b5f65d408ff7618b36d1b3e9">DL_ADC12_SEQ_END_ADDR_08</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_08)</td></tr>
<tr class="memdesc:ga408acac2b5f65d408ff7618b36d1b3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 08. <br /></td></tr>
<tr class="separator:ga408acac2b5f65d408ff7618b36d1b3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6519d54c2c2563820c21f51b72343162"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#ga6519d54c2c2563820c21f51b72343162">DL_ADC12_SEQ_END_ADDR_09</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_09)</td></tr>
<tr class="memdesc:ga6519d54c2c2563820c21f51b72343162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 09. <br /></td></tr>
<tr class="separator:ga6519d54c2c2563820c21f51b72343162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056c388d9929f2e15d49128aa32f08e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#ga056c388d9929f2e15d49128aa32f08e1">DL_ADC12_SEQ_END_ADDR_10</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_10)</td></tr>
<tr class="memdesc:ga056c388d9929f2e15d49128aa32f08e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 10. <br /></td></tr>
<tr class="separator:ga056c388d9929f2e15d49128aa32f08e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eaa999582ecd5cbd1716d5ff5f2a7c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___e_n_d___a_d_d_r.html#ga1eaa999582ecd5cbd1716d5ff5f2a7c8">DL_ADC12_SEQ_END_ADDR_11</a>&#160;&#160;&#160;(ADC12_CTL2_ENDADD_ADDR_11)</td></tr>
<tr class="memdesc:ga1eaa999582ecd5cbd1716d5ff5f2a7c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence end address set to 11. <br /></td></tr>
<tr class="separator:ga1eaa999582ecd5cbd1716d5ff5f2a7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff57d8a1a912fa20a005381ef9caeb7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#gaff57d8a1a912fa20a005381ef9caeb7a">DL_ADC12_SEQ_START_ADDR_00</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_00)</td></tr>
<tr class="memdesc:gaff57d8a1a912fa20a005381ef9caeb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 00. <br /></td></tr>
<tr class="separator:gaff57d8a1a912fa20a005381ef9caeb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe26159133dbf0109886185bb8f3141a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#gafe26159133dbf0109886185bb8f3141a">DL_ADC12_SEQ_START_ADDR_01</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_01)</td></tr>
<tr class="memdesc:gafe26159133dbf0109886185bb8f3141a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 01. <br /></td></tr>
<tr class="separator:gafe26159133dbf0109886185bb8f3141a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436768e728e9d146c894a418ee419bac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#ga436768e728e9d146c894a418ee419bac">DL_ADC12_SEQ_START_ADDR_02</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_02)</td></tr>
<tr class="memdesc:ga436768e728e9d146c894a418ee419bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 02. <br /></td></tr>
<tr class="separator:ga436768e728e9d146c894a418ee419bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33ec54c6745e8e51be004918c794aea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#gaa33ec54c6745e8e51be004918c794aea">DL_ADC12_SEQ_START_ADDR_03</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_03)</td></tr>
<tr class="memdesc:gaa33ec54c6745e8e51be004918c794aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 03. <br /></td></tr>
<tr class="separator:gaa33ec54c6745e8e51be004918c794aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d01cb1594ab6299e7f8d43fec37dfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#ga64d01cb1594ab6299e7f8d43fec37dfb">DL_ADC12_SEQ_START_ADDR_04</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_04)</td></tr>
<tr class="memdesc:ga64d01cb1594ab6299e7f8d43fec37dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 04. <br /></td></tr>
<tr class="separator:ga64d01cb1594ab6299e7f8d43fec37dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5a81f379391f44eb3d53d6b2f41ee6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#gacb5a81f379391f44eb3d53d6b2f41ee6">DL_ADC12_SEQ_START_ADDR_05</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_05)</td></tr>
<tr class="memdesc:gacb5a81f379391f44eb3d53d6b2f41ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 05. <br /></td></tr>
<tr class="separator:gacb5a81f379391f44eb3d53d6b2f41ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa33610e538546ce4acb38bac006bfbe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#gaaa33610e538546ce4acb38bac006bfbe">DL_ADC12_SEQ_START_ADDR_06</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_06)</td></tr>
<tr class="memdesc:gaaa33610e538546ce4acb38bac006bfbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 06. <br /></td></tr>
<tr class="separator:gaaa33610e538546ce4acb38bac006bfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae6a958af89d1f05c2207328d492121"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#gafae6a958af89d1f05c2207328d492121">DL_ADC12_SEQ_START_ADDR_07</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_07)</td></tr>
<tr class="memdesc:gafae6a958af89d1f05c2207328d492121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 07. <br /></td></tr>
<tr class="separator:gafae6a958af89d1f05c2207328d492121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2135ab6ec17cc47cab41fcc450a25f4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#ga2135ab6ec17cc47cab41fcc450a25f4c">DL_ADC12_SEQ_START_ADDR_08</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_08)</td></tr>
<tr class="memdesc:ga2135ab6ec17cc47cab41fcc450a25f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 08. <br /></td></tr>
<tr class="separator:ga2135ab6ec17cc47cab41fcc450a25f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afa91d836cebf28b3dc5dc03e6b7858"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#ga6afa91d836cebf28b3dc5dc03e6b7858">DL_ADC12_SEQ_START_ADDR_09</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_09)</td></tr>
<tr class="memdesc:ga6afa91d836cebf28b3dc5dc03e6b7858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 09. <br /></td></tr>
<tr class="separator:ga6afa91d836cebf28b3dc5dc03e6b7858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1ac9b9071c83972e97b8e6a04c4db0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#ga3e1ac9b9071c83972e97b8e6a04c4db0">DL_ADC12_SEQ_START_ADDR_10</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_10)</td></tr>
<tr class="memdesc:ga3e1ac9b9071c83972e97b8e6a04c4db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 10. <br /></td></tr>
<tr class="separator:ga3e1ac9b9071c83972e97b8e6a04c4db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae74bcb42cb6fa0971e2a23711f58b85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_e_q___s_t_a_r_t___a_d_d_r.html#gaae74bcb42cb6fa0971e2a23711f58b85">DL_ADC12_SEQ_START_ADDR_11</a>&#160;&#160;&#160;(ADC12_CTL2_STARTADD_ADDR_11)</td></tr>
<tr class="memdesc:gaae74bcb42cb6fa0971e2a23711f58b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence start address set to 11. <br /></td></tr>
<tr class="separator:gaae74bcb42cb6fa0971e2a23711f58b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49f4e7bd43adda66a16233bb5233f32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_a_m_p___m_o_d_e.html#gaf49f4e7bd43adda66a16233bb5233f32">DL_ADC12_SAMP_MODE_SINGLE</a>&#160;&#160;&#160;(ADC12_CTL1_CONSEQ_SINGLE)</td></tr>
<tr class="memdesc:gaf49f4e7bd43adda66a16233bb5233f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single sample mode selected. <br /></td></tr>
<tr class="separator:gaf49f4e7bd43adda66a16233bb5233f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa024412b53ccbb3a536a11d5c25ad9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_a_m_p___m_o_d_e.html#gaefa024412b53ccbb3a536a11d5c25ad9">DL_ADC12_SAMP_MODE_SINGLE_REPEAT</a>&#160;&#160;&#160;(ADC12_CTL1_CONSEQ_REPEATSINGLE)</td></tr>
<tr class="memdesc:gaefa024412b53ccbb3a536a11d5c25ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repeat single sample mode selected. <br /></td></tr>
<tr class="separator:gaefa024412b53ccbb3a536a11d5c25ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b77eca190aaf67ad5a68e34a21f19e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_a_m_p___m_o_d_e.html#ga90b77eca190aaf67ad5a68e34a21f19e">DL_ADC12_SAMP_MODE_SEQUENCE</a>&#160;&#160;&#160;(ADC12_CTL1_CONSEQ_SEQUENCE)</td></tr>
<tr class="memdesc:ga90b77eca190aaf67ad5a68e34a21f19e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence sample mode selected. <br /></td></tr>
<tr class="separator:ga90b77eca190aaf67ad5a68e34a21f19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f5dd95eab22f9643f21d8155f77ef2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_a_m_p___m_o_d_e.html#gaf3f5dd95eab22f9643f21d8155f77ef2">DL_ADC12_SAMP_MODE_SEQUENCE_REPEAT</a>&#160;&#160;&#160;(ADC12_CTL1_CONSEQ_REPEATSEQUENCE)</td></tr>
<tr class="memdesc:gaf3f5dd95eab22f9643f21d8155f77ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repeat sequence sample mode selected. <br /></td></tr>
<tr class="separator:gaf3f5dd95eab22f9643f21d8155f77ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1343a8ddffd4bd367b1c3be130dfda6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___n_u_m.html#gac1343a8ddffd4bd367b1c3be130dfda6">DL_ADC12_HW_AVG_NUM_ACC_DISABLED</a>&#160;&#160;&#160;(ADC12_CTL1_AVGN_DISABLE)</td></tr>
<tr class="memdesc:gac1343a8ddffd4bd367b1c3be130dfda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Doesn't accumulate conversions. <br /></td></tr>
<tr class="separator:gac1343a8ddffd4bd367b1c3be130dfda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3cd0c035766e1eb069c1b8743766fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___n_u_m.html#gabb3cd0c035766e1eb069c1b8743766fe">DL_ADC12_HW_AVG_NUM_ACC_2</a>&#160;&#160;&#160;(ADC12_CTL1_AVGN_AVG_2)</td></tr>
<tr class="memdesc:gabb3cd0c035766e1eb069c1b8743766fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulates 2 conversions and then is get divided by the denominator selected. <br /></td></tr>
<tr class="separator:gabb3cd0c035766e1eb069c1b8743766fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9bebe0b86088c30fa0067d0e731df5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___n_u_m.html#ga5b9bebe0b86088c30fa0067d0e731df5">DL_ADC12_HW_AVG_NUM_ACC_4</a>&#160;&#160;&#160;(ADC12_CTL1_AVGN_AVG_4)</td></tr>
<tr class="memdesc:ga5b9bebe0b86088c30fa0067d0e731df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulates 4 conversions and then is get divided by the denominator selected. <br /></td></tr>
<tr class="separator:ga5b9bebe0b86088c30fa0067d0e731df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8e9db0eec6d1f4646f47e70fd31529"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___n_u_m.html#ga6b8e9db0eec6d1f4646f47e70fd31529">DL_ADC12_HW_AVG_NUM_ACC_8</a>&#160;&#160;&#160;(ADC12_CTL1_AVGN_AVG_8)</td></tr>
<tr class="memdesc:ga6b8e9db0eec6d1f4646f47e70fd31529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulates 8 conversions and then is get divided by the denominator selected. <br /></td></tr>
<tr class="separator:ga6b8e9db0eec6d1f4646f47e70fd31529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e15be4dd7eff8d668174f513b4eb222"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___n_u_m.html#ga6e15be4dd7eff8d668174f513b4eb222">DL_ADC12_HW_AVG_NUM_ACC_16</a>&#160;&#160;&#160;(ADC12_CTL1_AVGN_AVG_16)</td></tr>
<tr class="memdesc:ga6e15be4dd7eff8d668174f513b4eb222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulates 16 conversions and then is get divided by the denominator selected. <br /></td></tr>
<tr class="separator:ga6e15be4dd7eff8d668174f513b4eb222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878a9a9c72198524e4b774210d9e6723"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___n_u_m.html#ga878a9a9c72198524e4b774210d9e6723">DL_ADC12_HW_AVG_NUM_ACC_32</a>&#160;&#160;&#160;(ADC12_CTL1_AVGN_AVG_32)</td></tr>
<tr class="memdesc:ga878a9a9c72198524e4b774210d9e6723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulates 32 conversions and then is get divided by the denominator selected. <br /></td></tr>
<tr class="separator:ga878a9a9c72198524e4b774210d9e6723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e78b039355765bdad3f7021f8ffb9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___n_u_m.html#ga29e78b039355765bdad3f7021f8ffb9e">DL_ADC12_HW_AVG_NUM_ACC_64</a>&#160;&#160;&#160;(ADC12_CTL1_AVGN_AVG_64)</td></tr>
<tr class="memdesc:ga29e78b039355765bdad3f7021f8ffb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulates 64 conversions and then is get divided by the denominator selected. <br /></td></tr>
<tr class="separator:ga29e78b039355765bdad3f7021f8ffb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806a6f7d4927c16fd05461c06fef1a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___n_u_m.html#gad806a6f7d4927c16fd05461c06fef1a5">DL_ADC12_HW_AVG_NUM_ACC_128</a>&#160;&#160;&#160;(ADC12_CTL1_AVGN_AVG_128)</td></tr>
<tr class="memdesc:gad806a6f7d4927c16fd05461c06fef1a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulates 128 conversions and then is get divided by the denominator selected. <br /></td></tr>
<tr class="separator:gad806a6f7d4927c16fd05461c06fef1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9899a848ad72ba398e3586f2bd920f98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___d_e_n.html#ga9899a848ad72ba398e3586f2bd920f98">DL_ADC12_HW_AVG_DEN_DIV_BY_1</a>&#160;&#160;&#160;(ADC12_CTL1_AVGD_SHIFT0)</td></tr>
<tr class="memdesc:ga9899a848ad72ba398e3586f2bd920f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulated conversions are divided by 1. <br /></td></tr>
<tr class="separator:ga9899a848ad72ba398e3586f2bd920f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f68afb27bd0f51fec45375c7b284bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___d_e_n.html#gad4f68afb27bd0f51fec45375c7b284bc">DL_ADC12_HW_AVG_DEN_DIV_BY_2</a>&#160;&#160;&#160;(ADC12_CTL1_AVGD_SHIFT1)</td></tr>
<tr class="memdesc:gad4f68afb27bd0f51fec45375c7b284bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulated conversions are divided by 2. <br /></td></tr>
<tr class="separator:gad4f68afb27bd0f51fec45375c7b284bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346188c483236d1496871b5ad3d56c22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___d_e_n.html#ga346188c483236d1496871b5ad3d56c22">DL_ADC12_HW_AVG_DEN_DIV_BY_4</a>&#160;&#160;&#160;(ADC12_CTL1_AVGD_SHIFT2)</td></tr>
<tr class="memdesc:ga346188c483236d1496871b5ad3d56c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulated conversions are divided by 4. <br /></td></tr>
<tr class="separator:ga346188c483236d1496871b5ad3d56c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b03d4f1383c2ce18865eb80916623e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___d_e_n.html#gad3b03d4f1383c2ce18865eb80916623e">DL_ADC12_HW_AVG_DEN_DIV_BY_8</a>&#160;&#160;&#160;(ADC12_CTL1_AVGD_SHIFT3)</td></tr>
<tr class="memdesc:gad3b03d4f1383c2ce18865eb80916623e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulated conversions are divided by 8. <br /></td></tr>
<tr class="separator:gad3b03d4f1383c2ce18865eb80916623e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18501253927534ed716c98b2ea635520"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___d_e_n.html#ga18501253927534ed716c98b2ea635520">DL_ADC12_HW_AVG_DEN_DIV_BY_16</a>&#160;&#160;&#160;(ADC12_CTL1_AVGD_SHIFT4)</td></tr>
<tr class="memdesc:ga18501253927534ed716c98b2ea635520"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulated conversions are divided by 16. <br /></td></tr>
<tr class="separator:ga18501253927534ed716c98b2ea635520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4466f220b2f57c8001ef27236d80a7c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___d_e_n.html#ga4466f220b2f57c8001ef27236d80a7c3">DL_ADC12_HW_AVG_DEN_DIV_BY_32</a>&#160;&#160;&#160;(ADC12_CTL1_AVGD_SHIFT5)</td></tr>
<tr class="memdesc:ga4466f220b2f57c8001ef27236d80a7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulated conversions are divided by 32. <br /></td></tr>
<tr class="separator:ga4466f220b2f57c8001ef27236d80a7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3f900a39a41d3d997824786385866b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___d_e_n.html#ga3b3f900a39a41d3d997824786385866b">DL_ADC12_HW_AVG_DEN_DIV_BY_64</a>&#160;&#160;&#160;(ADC12_CTL1_AVGD_SHIFT6)</td></tr>
<tr class="memdesc:ga3b3f900a39a41d3d997824786385866b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulated conversions are divided by 64. <br /></td></tr>
<tr class="separator:ga3b3f900a39a41d3d997824786385866b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c825166119b94ab53d491d2bc206118"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___h_w___a_v_g___d_e_n.html#ga4c825166119b94ab53d491d2bc206118">DL_ADC12_HW_AVG_DEN_DIV_BY_128</a>&#160;&#160;&#160;(ADC12_CTL1_AVGD_SHIFT7)</td></tr>
<tr class="memdesc:ga4c825166119b94ab53d491d2bc206118"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulated conversions are divided by 128. <br /></td></tr>
<tr class="separator:ga4c825166119b94ab53d491d2bc206118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013a8060680da72d1da856112cdbbde3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___p_o_w_e_r___d_o_w_n___m_o_d_e.html#ga013a8060680da72d1da856112cdbbde3">DL_ADC12_POWER_DOWN_MODE_AUTO</a>&#160;&#160;&#160;(ADC12_CTL0_PWRDN_AUTO)</td></tr>
<tr class="memdesc:ga013a8060680da72d1da856112cdbbde3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 power down mode auto. <br /></td></tr>
<tr class="separator:ga013a8060680da72d1da856112cdbbde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab552644f2c2d2fb3e6bcf60b442da3c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___p_o_w_e_r___d_o_w_n___m_o_d_e.html#gab552644f2c2d2fb3e6bcf60b442da3c3">DL_ADC12_POWER_DOWN_MODE_MANUAL</a>&#160;&#160;&#160;(ADC12_CTL0_PWRDN_MANUAL)</td></tr>
<tr class="memdesc:gab552644f2c2d2fb3e6bcf60b442da3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 power down mode manual. <br /></td></tr>
<tr class="separator:gab552644f2c2d2fb3e6bcf60b442da3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23ba97fd7cf4e57a15192784881de5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gac23ba97fd7cf4e57a15192784881de5e">DL_ADC12_INPUT_CHAN_0</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_0)</td></tr>
<tr class="memdesc:gac23ba97fd7cf4e57a15192784881de5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 0 selected. <br /></td></tr>
<tr class="separator:gac23ba97fd7cf4e57a15192784881de5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca80904c75f13addf1580d6078f1316e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gaca80904c75f13addf1580d6078f1316e">DL_ADC12_INPUT_CHAN_1</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_1)</td></tr>
<tr class="memdesc:gaca80904c75f13addf1580d6078f1316e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 1 selected. <br /></td></tr>
<tr class="separator:gaca80904c75f13addf1580d6078f1316e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf305024872f2a2e3eafc7cc4c91707c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gacf305024872f2a2e3eafc7cc4c91707c">DL_ADC12_INPUT_CHAN_2</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_2)</td></tr>
<tr class="memdesc:gacf305024872f2a2e3eafc7cc4c91707c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 2 selected. <br /></td></tr>
<tr class="separator:gacf305024872f2a2e3eafc7cc4c91707c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1d3ee1531c1f3869194cf4d9fc002e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#ga9e1d3ee1531c1f3869194cf4d9fc002e">DL_ADC12_INPUT_CHAN_3</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_3)</td></tr>
<tr class="memdesc:ga9e1d3ee1531c1f3869194cf4d9fc002e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 3 selected. <br /></td></tr>
<tr class="separator:ga9e1d3ee1531c1f3869194cf4d9fc002e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef69aeb4d18c4fe3ba441eea9d8baf8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gacef69aeb4d18c4fe3ba441eea9d8baf8">DL_ADC12_INPUT_CHAN_4</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_4)</td></tr>
<tr class="memdesc:gacef69aeb4d18c4fe3ba441eea9d8baf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 4 selected. <br /></td></tr>
<tr class="separator:gacef69aeb4d18c4fe3ba441eea9d8baf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdedf8f0160157fe2d8a516227e85d55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gacdedf8f0160157fe2d8a516227e85d55">DL_ADC12_INPUT_CHAN_5</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_5)</td></tr>
<tr class="memdesc:gacdedf8f0160157fe2d8a516227e85d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 5 selected. <br /></td></tr>
<tr class="separator:gacdedf8f0160157fe2d8a516227e85d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87fbeec3a0e8c6b706282977096fd1ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#ga87fbeec3a0e8c6b706282977096fd1ca">DL_ADC12_INPUT_CHAN_6</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_6)</td></tr>
<tr class="memdesc:ga87fbeec3a0e8c6b706282977096fd1ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 6 selected. <br /></td></tr>
<tr class="separator:ga87fbeec3a0e8c6b706282977096fd1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaef4717bd363ae4efba8594c4bec5f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gafaef4717bd363ae4efba8594c4bec5f3">DL_ADC12_INPUT_CHAN_7</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_7)</td></tr>
<tr class="memdesc:gafaef4717bd363ae4efba8594c4bec5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 7 selected. <br /></td></tr>
<tr class="separator:gafaef4717bd363ae4efba8594c4bec5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0a2bd6a962175373d8b12dc1cc5d57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#ga4d0a2bd6a962175373d8b12dc1cc5d57">DL_ADC12_INPUT_CHAN_8</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_8)</td></tr>
<tr class="memdesc:ga4d0a2bd6a962175373d8b12dc1cc5d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 8 selected. <br /></td></tr>
<tr class="separator:ga4d0a2bd6a962175373d8b12dc1cc5d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fadbf0c90dc5653bbe1c41c5e32351"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gab8fadbf0c90dc5653bbe1c41c5e32351">DL_ADC12_INPUT_CHAN_9</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_9)</td></tr>
<tr class="memdesc:gab8fadbf0c90dc5653bbe1c41c5e32351"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 9 selected. <br /></td></tr>
<tr class="separator:gab8fadbf0c90dc5653bbe1c41c5e32351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0750a39cd430ca482a6686ed4c7c6e0d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#ga0750a39cd430ca482a6686ed4c7c6e0d">DL_ADC12_INPUT_CHAN_10</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_10)</td></tr>
<tr class="memdesc:ga0750a39cd430ca482a6686ed4c7c6e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 10 selected. <br /></td></tr>
<tr class="separator:ga0750a39cd430ca482a6686ed4c7c6e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50828fdbbf0cd1fe53f31f5400578bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gad50828fdbbf0cd1fe53f31f5400578bd">DL_ADC12_INPUT_CHAN_11</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_11)</td></tr>
<tr class="memdesc:gad50828fdbbf0cd1fe53f31f5400578bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 11 selected. <br /></td></tr>
<tr class="separator:gad50828fdbbf0cd1fe53f31f5400578bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7d3867b1ff2551fafdb9c6b338033d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#ga1c7d3867b1ff2551fafdb9c6b338033d">DL_ADC12_INPUT_CHAN_12</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_12)</td></tr>
<tr class="memdesc:ga1c7d3867b1ff2551fafdb9c6b338033d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 12 selected. <br /></td></tr>
<tr class="separator:ga1c7d3867b1ff2551fafdb9c6b338033d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78878e366de8d02fc37980dd5d90bd57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#ga78878e366de8d02fc37980dd5d90bd57">DL_ADC12_INPUT_CHAN_13</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_13)</td></tr>
<tr class="memdesc:ga78878e366de8d02fc37980dd5d90bd57"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 13 selected. <br /></td></tr>
<tr class="separator:ga78878e366de8d02fc37980dd5d90bd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb545fac3cfd51d80eb6931953d4955"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gaefb545fac3cfd51d80eb6931953d4955">DL_ADC12_INPUT_CHAN_14</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_14)</td></tr>
<tr class="memdesc:gaefb545fac3cfd51d80eb6931953d4955"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 14 selected. <br /></td></tr>
<tr class="separator:gaefb545fac3cfd51d80eb6931953d4955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb12145f802a7b81a175be2f456e5d90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_p_u_t___c_h_a_n.html#gabb12145f802a7b81a175be2f456e5d90">DL_ADC12_INPUT_CHAN_15</a>&#160;&#160;&#160;(ADC12_MEMCTL_CHANSEL_CHAN_15)</td></tr>
<tr class="memdesc:gabb12145f802a7b81a175be2f456e5d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 input channel 15 selected. <br /></td></tr>
<tr class="separator:gabb12145f802a7b81a175be2f456e5d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc20645d20b8046e613310c6aee3e8a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___r_e_f_e_r_e_n_c_e___v_o_l_t_a_g_e.html#gabc20645d20b8046e613310c6aee3e8a9">DL_ADC12_REFERENCE_VOLTAGE_VDDA</a>&#160;&#160;&#160;(ADC12_MEMCTL_VRSEL_VDDA_VSSA)</td></tr>
<tr class="memdesc:gabc20645d20b8046e613310c6aee3e8a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 voltage reference VDDA. <br /></td></tr>
<tr class="separator:gabc20645d20b8046e613310c6aee3e8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c33a775cbc1f5ec28af21275f2c6e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___r_e_f_e_r_e_n_c_e___v_o_l_t_a_g_e.html#gac4c33a775cbc1f5ec28af21275f2c6e7">DL_ADC12_REFERENCE_VOLTAGE_EXTREF</a>&#160;&#160;&#160;(ADC12_MEMCTL_VRSEL_EXTREF_VREFM)</td></tr>
<tr class="memdesc:gac4c33a775cbc1f5ec28af21275f2c6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 voltage reference external. <br /></td></tr>
<tr class="separator:gac4c33a775cbc1f5ec28af21275f2c6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a2fc437473022d2e0d17eef16a480e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___r_e_f_e_r_e_n_c_e___v_o_l_t_a_g_e.html#ga96a2fc437473022d2e0d17eef16a480e">DL_ADC12_REFERENCE_VOLTAGE_INTREF</a>&#160;&#160;&#160;(ADC12_MEMCTL_VRSEL_INTREF_VSSA)</td></tr>
<tr class="memdesc:ga96a2fc437473022d2e0d17eef16a480e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 voltage reference internal. <br /></td></tr>
<tr class="separator:ga96a2fc437473022d2e0d17eef16a480e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3807003c4292df1d63cbe28eca1c3f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___r_e_f_e_r_e_n_c_e___v_o_l_t_a_g_e.html#gac3807003c4292df1d63cbe28eca1c3f5">DL_ADC12_REFERENCE_VOLTAGE_VDDA_VSSA</a>&#160;&#160;&#160;(ADC12_MEMCTL_VRSEL_VDDA_VSSA)</td></tr>
<tr class="memdesc:gac3807003c4292df1d63cbe28eca1c3f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 voltage reference VDDA. <br /></td></tr>
<tr class="separator:gac3807003c4292df1d63cbe28eca1c3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abc3b01868478442b02f7f734fa5bd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___r_e_f_e_r_e_n_c_e___v_o_l_t_a_g_e.html#ga4abc3b01868478442b02f7f734fa5bd7">DL_ADC12_REFERENCE_VOLTAGE_EXTREF_VREFM</a>&#160;&#160;&#160;(ADC12_MEMCTL_VRSEL_EXTREF_VREFM)</td></tr>
<tr class="memdesc:ga4abc3b01868478442b02f7f734fa5bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 voltage reference external. <br /></td></tr>
<tr class="separator:ga4abc3b01868478442b02f7f734fa5bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae4d73c9638fd254753d6ab0b6d7b74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___r_e_f_e_r_e_n_c_e___v_o_l_t_a_g_e.html#ga4ae4d73c9638fd254753d6ab0b6d7b74">DL_ADC12_REFERENCE_VOLTAGE_INTREF_VSSA</a>&#160;&#160;&#160;(ADC12_MEMCTL_VRSEL_INTREF_VSSA)</td></tr>
<tr class="memdesc:ga4ae4d73c9638fd254753d6ab0b6d7b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 voltage reference internal. <br /></td></tr>
<tr class="separator:ga4ae4d73c9638fd254753d6ab0b6d7b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58dd3164a37722d58c01e4118bf878f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___r_e_f_e_r_e_n_c_e___v_o_l_t_a_g_e.html#ga58dd3164a37722d58c01e4118bf878f8">DL_ADC12_REFERENCE_VOLTAGE_VDDA_VREFM</a>&#160;&#160;&#160;(ADC12_MEMCTL_VRSEL_VDDA_VREFM)</td></tr>
<tr class="memdesc:ga58dd3164a37722d58c01e4118bf878f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 voltage reference VDDA and VREFM connected to VREF+. <br /></td></tr>
<tr class="separator:ga58dd3164a37722d58c01e4118bf878f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2595b11f5957471a92ae2b66d05c1fd1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___r_e_f_e_r_e_n_c_e___v_o_l_t_a_g_e.html#ga2595b11f5957471a92ae2b66d05c1fd1">DL_ADC12_REFERENCE_VOLTAGE_INTREF_VREFM</a>&#160;&#160;&#160;(ADC12_MEMCTL_VRSEL_INTREF_VREFM)</td></tr>
<tr class="memdesc:ga2595b11f5957471a92ae2b66d05c1fd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 voltage reference INTREF and VREFM connected to VREF+ and VREF-. <br /></td></tr>
<tr class="separator:ga2595b11f5957471a92ae2b66d05c1fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6db3903f0d340417451e6d5f54d35a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_a_m_p_l_e___t_i_m_e_r___s_o_u_r_c_e.html#gaac6db3903f0d340417451e6d5f54d35a">DL_ADC12_SAMPLE_TIMER_SOURCE_SCOMP0</a>&#160;&#160;&#160;(ADC12_MEMCTL_STIME_SEL_SCOMP0)</td></tr>
<tr class="memdesc:gaac6db3903f0d340417451e6d5f54d35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 sample adc12 source 0. <br /></td></tr>
<tr class="separator:gaac6db3903f0d340417451e6d5f54d35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9821d0ea7d83599a2e8d229a2b6e75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_a_m_p_l_e___t_i_m_e_r___s_o_u_r_c_e.html#ga0f9821d0ea7d83599a2e8d229a2b6e75">DL_ADC12_SAMPLE_TIMER_SOURCE_SCOMP1</a>&#160;&#160;&#160;(ADC12_MEMCTL_STIME_SEL_SCOMP1)</td></tr>
<tr class="memdesc:ga0f9821d0ea7d83599a2e8d229a2b6e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 sample adc12 source 1. <br /></td></tr>
<tr class="separator:ga0f9821d0ea7d83599a2e8d229a2b6e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd90ff7140ce139393ad0c5986aad15"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___a_v_e_r_a_g_i_n_g___m_o_d_e.html#ga3dd90ff7140ce139393ad0c5986aad15">DL_ADC12_AVERAGING_MODE_ENABLED</a>&#160;&#160;&#160;(ADC12_MEMCTL_AVGEN_ENABLE)</td></tr>
<tr class="memdesc:ga3dd90ff7140ce139393ad0c5986aad15"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 averaging mode enabled. <br /></td></tr>
<tr class="separator:ga3dd90ff7140ce139393ad0c5986aad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324f3dd958313618c5cb3cb0f39a412a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___a_v_e_r_a_g_i_n_g___m_o_d_e.html#ga324f3dd958313618c5cb3cb0f39a412a">DL_ADC12_AVERAGING_MODE_DISABLED</a>&#160;&#160;&#160;(ADC12_MEMCTL_AVGEN_DISABLE)</td></tr>
<tr class="memdesc:ga324f3dd958313618c5cb3cb0f39a412a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 averaging mode disabled. <br /></td></tr>
<tr class="separator:ga324f3dd958313618c5cb3cb0f39a412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5112d42d062edca6692d3822243371"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___b_u_r_n___o_u_t___s_o_u_r_c_e.html#ga1e5112d42d062edca6692d3822243371">DL_ADC12_BURN_OUT_SOURCE_ENABLED</a>&#160;&#160;&#160;(ADC12_MEMCTL_BCSEN_ENABLE)</td></tr>
<tr class="memdesc:ga1e5112d42d062edca6692d3822243371"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 burn out current source enabled. <br /></td></tr>
<tr class="separator:ga1e5112d42d062edca6692d3822243371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e539e4908333f39b6175ddb5768450b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___b_u_r_n___o_u_t___s_o_u_r_c_e.html#ga8e539e4908333f39b6175ddb5768450b">DL_ADC12_BURN_OUT_SOURCE_DISABLED</a>&#160;&#160;&#160;(ADC12_MEMCTL_BCSEN_DISABLE)</td></tr>
<tr class="memdesc:ga8e539e4908333f39b6175ddb5768450b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 burn out current source enabled. <br /></td></tr>
<tr class="separator:ga8e539e4908333f39b6175ddb5768450b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981a50e46eb5b25cf44025dfc592bbd3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___t_r_i_g_g_e_r___m_o_d_e.html#ga981a50e46eb5b25cf44025dfc592bbd3">DL_ADC12_TRIGGER_MODE_AUTO_NEXT</a>&#160;&#160;&#160;(ADC12_MEMCTL_TRIG_AUTO_NEXT)</td></tr>
<tr class="memdesc:ga981a50e46eb5b25cf44025dfc592bbd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 trigger automaticaly step to next memory conversion register. <br /></td></tr>
<tr class="separator:ga981a50e46eb5b25cf44025dfc592bbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff202ebb2732162be1978139882738"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___t_r_i_g_g_e_r___m_o_d_e.html#gab8ff202ebb2732162be1978139882738">DL_ADC12_TRIGGER_MODE_TRIGGER_NEXT</a>&#160;&#160;&#160;(ADC12_MEMCTL_TRIG_TRIGGER_NEXT)</td></tr>
<tr class="memdesc:gab8ff202ebb2732162be1978139882738"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 valid trigger will step to next memory conversion register. <br /></td></tr>
<tr class="separator:gab8ff202ebb2732162be1978139882738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e425ac32db323522dce8506fa218a2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___w_i_n_d_o_w_s___c_o_m_p___m_o_d_e.html#ga9e425ac32db323522dce8506fa218a2d">DL_ADC12_WINDOWS_COMP_MODE_ENABLED</a>&#160;&#160;&#160;(ADC12_MEMCTL_WINCOMP_ENABLE)</td></tr>
<tr class="memdesc:ga9e425ac32db323522dce8506fa218a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 window comparator enabled. <br /></td></tr>
<tr class="separator:ga9e425ac32db323522dce8506fa218a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f17a82011d4972a498b90c0304a33ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___w_i_n_d_o_w_s___c_o_m_p___m_o_d_e.html#ga0f17a82011d4972a498b90c0304a33ad">DL_ADC12_WINDOWS_COMP_MODE_DISABLED</a>&#160;&#160;&#160;(ADC12_MEMCTL_WINCOMP_DISABLE)</td></tr>
<tr class="memdesc:ga0f17a82011d4972a498b90c0304a33ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 window comparator disabled. <br /></td></tr>
<tr class="separator:ga0f17a82011d4972a498b90c0304a33ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade9f693bd99194bed54a5d9d3ca6b182"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_t_a_t_u_s___c_o_n_v_e_r_s_i_o_n.html#gade9f693bd99194bed54a5d9d3ca6b182">DL_ADC12_STATUS_CONVERSION_ACTIVE</a>&#160;&#160;&#160;(ADC12_STATUS_BUSY_ACTIVE)</td></tr>
<tr class="memdesc:gade9f693bd99194bed54a5d9d3ca6b182"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates sample or conversion is in progress. <br /></td></tr>
<tr class="separator:gade9f693bd99194bed54a5d9d3ca6b182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e986f318f113566f4f9a8414a4e5b27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_t_a_t_u_s___c_o_n_v_e_r_s_i_o_n.html#ga0e986f318f113566f4f9a8414a4e5b27">DL_ADC12_STATUS_CONVERSION_IDLE</a>&#160;&#160;&#160;(ADC12_STATUS_BUSY_IDLE)</td></tr>
<tr class="memdesc:ga0e986f318f113566f4f9a8414a4e5b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates sample or conversion is not in progress. <br /></td></tr>
<tr class="separator:ga0e986f318f113566f4f9a8414a4e5b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb18b8c4e165b07d7f53d2f2ae665757"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_t_a_t_u_s___r_e_f_e_r_e_n_c_e.html#gacb18b8c4e165b07d7f53d2f2ae665757">DL_ADC12_STATUS_REFERENCE_READY</a>&#160;&#160;&#160;(ADC12_STATUS_REFBUFRDY_READY)</td></tr>
<tr class="memdesc:gacb18b8c4e165b07d7f53d2f2ae665757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates reference buffer is powered up and ready. <br /></td></tr>
<tr class="separator:gacb18b8c4e165b07d7f53d2f2ae665757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740b68750de938b7635184fea57bc88a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___s_t_a_t_u_s___r_e_f_e_r_e_n_c_e.html#ga740b68750de938b7635184fea57bc88a">DL_ADC12_STATUS_REFERENCE_NOTREADY</a>&#160;&#160;&#160;(ADC12_STATUS_REFBUFRDY_NOTREADY)</td></tr>
<tr class="memdesc:ga740b68750de938b7635184fea57bc88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates reference buffer is not ready. <br /></td></tr>
<tr class="separator:ga740b68750de938b7635184fea57bc88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54fcf5eae2458f3556d4a81411aec97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gaa54fcf5eae2458f3556d4a81411aec97">DL_ADC12_INTERRUPT_OVERFLOW</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_OVIFG_SET)</td></tr>
<tr class="memdesc:gaa54fcf5eae2458f3556d4a81411aec97"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEMRESX overflow. <br /></td></tr>
<tr class="separator:gaa54fcf5eae2458f3556d4a81411aec97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f75b3835e6e92e0925c818d0ad7e5f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gaf6f75b3835e6e92e0925c818d0ad7e5f">DL_ADC12_INTERRUPT_TRIG_OVF</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_TOVIFG_SET)</td></tr>
<tr class="memdesc:gaf6f75b3835e6e92e0925c818d0ad7e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 sequence conversion trigger overflow. <br /></td></tr>
<tr class="separator:gaf6f75b3835e6e92e0925c818d0ad7e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028a7b43aa9255755f4ce35c6ee8fe16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga028a7b43aa9255755f4ce35c6ee8fe16">DL_ADC12_INTERRUPT_WINDOW_COMP_HIGH</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_HIGHIFG_SET)</td></tr>
<tr class="memdesc:ga028a7b43aa9255755f4ce35c6ee8fe16"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEMRESx result higher than window comparator high threshold. <br /></td></tr>
<tr class="separator:ga028a7b43aa9255755f4ce35c6ee8fe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885b82b1146fb995b9dd05caa8fcac34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga885b82b1146fb995b9dd05caa8fcac34">DL_ADC12_INTERRUPT_WINDOW_COMP_LOW</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_LOWIFG_SET)</td></tr>
<tr class="memdesc:ga885b82b1146fb995b9dd05caa8fcac34"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEMRESx result lower than window comparator low threshold. <br /></td></tr>
<tr class="separator:ga885b82b1146fb995b9dd05caa8fcac34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6474bd7899b788cf2c87aa29960bae98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga6474bd7899b788cf2c87aa29960bae98">DL_ADC12_INTERRUPT_INIFG</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_INIFG_SET)</td></tr>
<tr class="memdesc:ga6474bd7899b788cf2c87aa29960bae98"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEMRESx result is between low and high window comparator threshold. <br /></td></tr>
<tr class="separator:ga6474bd7899b788cf2c87aa29960bae98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad731f67f5d28664aee0da67e707b7386"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gad731f67f5d28664aee0da67e707b7386">DL_ADC12_INTERRUPT_DMA_DONE</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_DMADONE_SET)</td></tr>
<tr class="memdesc:gad731f67f5d28664aee0da67e707b7386"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 DMA done. <br /></td></tr>
<tr class="separator:gad731f67f5d28664aee0da67e707b7386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018053e66e8880e3d3e12f4ce76c89bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga018053e66e8880e3d3e12f4ce76c89bd">DL_ADC12_INTERRUPT_UNDERFLOW</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_UVIFG_SET)</td></tr>
<tr class="memdesc:ga018053e66e8880e3d3e12f4ce76c89bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEMRESX underflow. <br /></td></tr>
<tr class="separator:ga018053e66e8880e3d3e12f4ce76c89bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7c13a4e917c1593e2654d1a597a5f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga0b7c13a4e917c1593e2654d1a597a5f3">DL_ADC12_INTERRUPT_MEM0_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG0_SET)</td></tr>
<tr class="memdesc:ga0b7c13a4e917c1593e2654d1a597a5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM0 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga0b7c13a4e917c1593e2654d1a597a5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667f7ee8e04fcdfc7aac87b18d5157ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga667f7ee8e04fcdfc7aac87b18d5157ed">DL_ADC12_INTERRUPT_MEM1_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG1_SET)</td></tr>
<tr class="memdesc:ga667f7ee8e04fcdfc7aac87b18d5157ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM1 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga667f7ee8e04fcdfc7aac87b18d5157ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a332b6006df5961622aa61e512b286"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga62a332b6006df5961622aa61e512b286">DL_ADC12_INTERRUPT_MEM2_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG2_SET)</td></tr>
<tr class="memdesc:ga62a332b6006df5961622aa61e512b286"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM2 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga62a332b6006df5961622aa61e512b286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb74ae8b59fdb6a1b463ead336ea9f08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gabb74ae8b59fdb6a1b463ead336ea9f08">DL_ADC12_INTERRUPT_MEM3_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG3_SET)</td></tr>
<tr class="memdesc:gabb74ae8b59fdb6a1b463ead336ea9f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM3 result loaded interrupt. <br /></td></tr>
<tr class="separator:gabb74ae8b59fdb6a1b463ead336ea9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcdf43abb78a30ebe5d7a95d5ad37e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gabfcdf43abb78a30ebe5d7a95d5ad37e4">DL_ADC12_INTERRUPT_MEM4_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG4_SET)</td></tr>
<tr class="memdesc:gabfcdf43abb78a30ebe5d7a95d5ad37e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM4 result loaded interrupt. <br /></td></tr>
<tr class="separator:gabfcdf43abb78a30ebe5d7a95d5ad37e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe21612455bec5a484120ce33e98782"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gaffe21612455bec5a484120ce33e98782">DL_ADC12_INTERRUPT_MEM5_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG5_SET)</td></tr>
<tr class="memdesc:gaffe21612455bec5a484120ce33e98782"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM5 result loaded interrupt. <br /></td></tr>
<tr class="separator:gaffe21612455bec5a484120ce33e98782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58eec25fc007fd0a5e2391ccd026f13"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gab58eec25fc007fd0a5e2391ccd026f13">DL_ADC12_INTERRUPT_MEM6_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG6_SET)</td></tr>
<tr class="memdesc:gab58eec25fc007fd0a5e2391ccd026f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM6 result loaded interrupt. <br /></td></tr>
<tr class="separator:gab58eec25fc007fd0a5e2391ccd026f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01cbdf7b3dac7b3a7617be89061bd614"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga01cbdf7b3dac7b3a7617be89061bd614">DL_ADC12_INTERRUPT_MEM7_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG7_SET)</td></tr>
<tr class="memdesc:ga01cbdf7b3dac7b3a7617be89061bd614"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM7 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga01cbdf7b3dac7b3a7617be89061bd614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b2275e5c02623bdccb568b77ea8682"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gad4b2275e5c02623bdccb568b77ea8682">DL_ADC12_INTERRUPT_MEM8_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG8_SET)</td></tr>
<tr class="memdesc:gad4b2275e5c02623bdccb568b77ea8682"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM8 result loaded interrupt. <br /></td></tr>
<tr class="separator:gad4b2275e5c02623bdccb568b77ea8682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a6c78d9e7b4cf75dbc3df0b31af8f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#ga27a6c78d9e7b4cf75dbc3df0b31af8f1">DL_ADC12_INTERRUPT_MEM9_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG9_SET)</td></tr>
<tr class="memdesc:ga27a6c78d9e7b4cf75dbc3df0b31af8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM9 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga27a6c78d9e7b4cf75dbc3df0b31af8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9dc578dd7c71a5e751d1d1da799c72e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gad9dc578dd7c71a5e751d1d1da799c72e">DL_ADC12_INTERRUPT_MEM10_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG10_SET)</td></tr>
<tr class="memdesc:gad9dc578dd7c71a5e751d1d1da799c72e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM10 result loaded interrupt. <br /></td></tr>
<tr class="separator:gad9dc578dd7c71a5e751d1d1da799c72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9069536cee20236b77c197794f13769"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___i_n_t_e_r_r_u_p_t_s.html#gab9069536cee20236b77c197794f13769">DL_ADC12_INTERRUPT_MEM11_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_CPU_INT_IMASK_MEMRESIFG11_SET)</td></tr>
<tr class="memdesc:gab9069536cee20236b77c197794f13769"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM12 result loaded interrupt. <br /></td></tr>
<tr class="separator:gab9069536cee20236b77c197794f13769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9cd1dfaf5a7b93fd1aeacc5d73044e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___e_v_e_n_t.html#gaf9cd1dfaf5a7b93fd1aeacc5d73044e7">DL_ADC12_EVENT_WINDOW_COMP_HIGH</a>&#160;&#160;&#160;(ADC12_GEN_EVENT_IMASK_HIGHIFG_SET)</td></tr>
<tr class="memdesc:gaf9cd1dfaf5a7b93fd1aeacc5d73044e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEMRESx result higher than window comparator high threshold. <br /></td></tr>
<tr class="separator:gaf9cd1dfaf5a7b93fd1aeacc5d73044e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2e994042aaf009b9341756e06db3a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___e_v_e_n_t.html#ga2c2e994042aaf009b9341756e06db3a4">DL_ADC12_EVENT_WINDOW_COMP_LOW</a>&#160;&#160;&#160;(ADC12_GEN_EVENT_IMASK_LOWIFG_SET)</td></tr>
<tr class="memdesc:ga2c2e994042aaf009b9341756e06db3a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEMRESx result lower than window comparator low threshold. <br /></td></tr>
<tr class="separator:ga2c2e994042aaf009b9341756e06db3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08052c315621517a9c71c32dc81687d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___e_v_e_n_t.html#ga08052c315621517a9c71c32dc81687d5">DL_ADC12_EVENT_INIFG</a>&#160;&#160;&#160;(ADC12_GEN_EVENT_IMASK_INIFG_SET)</td></tr>
<tr class="memdesc:ga08052c315621517a9c71c32dc81687d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEMRESx result between high and low window comparator threshold. <br /></td></tr>
<tr class="separator:ga08052c315621517a9c71c32dc81687d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38cc069c096a5e97984e931d86fa1b90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___e_v_e_n_t.html#ga38cc069c096a5e97984e931d86fa1b90">DL_ADC12_EVENT_MEM0_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_GEN_EVENT_IMASK_MEMRESIFG0_SET)</td></tr>
<tr class="memdesc:ga38cc069c096a5e97984e931d86fa1b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM0 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga38cc069c096a5e97984e931d86fa1b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5d9f2e9a6d03e06709ac5c83b23dab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#ga4a5d9f2e9a6d03e06709ac5c83b23dab">DL_ADC12_DMA_MEM0_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG0_SET)</td></tr>
<tr class="memdesc:ga4a5d9f2e9a6d03e06709ac5c83b23dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM0 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga4a5d9f2e9a6d03e06709ac5c83b23dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9caa0ab8e33bf8833cf836e84dfd5a76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#ga9caa0ab8e33bf8833cf836e84dfd5a76">DL_ADC12_DMA_MEM1_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG1_SET)</td></tr>
<tr class="memdesc:ga9caa0ab8e33bf8833cf836e84dfd5a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM1 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga9caa0ab8e33bf8833cf836e84dfd5a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca421d2cd10b2a91ca4fba15c0d8fb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#gaaca421d2cd10b2a91ca4fba15c0d8fb2">DL_ADC12_DMA_MEM2_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG2_SET)</td></tr>
<tr class="memdesc:gaaca421d2cd10b2a91ca4fba15c0d8fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM2 result loaded interrupt. <br /></td></tr>
<tr class="separator:gaaca421d2cd10b2a91ca4fba15c0d8fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca06506cfa462ea33799db23c7e0e48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#ga2ca06506cfa462ea33799db23c7e0e48">DL_ADC12_DMA_MEM3_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG3_SET)</td></tr>
<tr class="memdesc:ga2ca06506cfa462ea33799db23c7e0e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM3 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga2ca06506cfa462ea33799db23c7e0e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed7df29fe3731716ac573ee66ff39f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#gaaed7df29fe3731716ac573ee66ff39f4">DL_ADC12_DMA_MEM4_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG4_SET)</td></tr>
<tr class="memdesc:gaaed7df29fe3731716ac573ee66ff39f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM4 result loaded interrupt. <br /></td></tr>
<tr class="separator:gaaed7df29fe3731716ac573ee66ff39f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3eedf3fcb3cc212da12bbc7899f16a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#ga0e3eedf3fcb3cc212da12bbc7899f16a">DL_ADC12_DMA_MEM5_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG5_SET)</td></tr>
<tr class="memdesc:ga0e3eedf3fcb3cc212da12bbc7899f16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM5 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga0e3eedf3fcb3cc212da12bbc7899f16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32384014c2955d0344126f1a60e94c6e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#ga32384014c2955d0344126f1a60e94c6e">DL_ADC12_DMA_MEM6_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG6_SET)</td></tr>
<tr class="memdesc:ga32384014c2955d0344126f1a60e94c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM6 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga32384014c2955d0344126f1a60e94c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9703d2c631880028b2131f2f157082c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#gad9703d2c631880028b2131f2f157082c">DL_ADC12_DMA_MEM7_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG7_SET)</td></tr>
<tr class="memdesc:gad9703d2c631880028b2131f2f157082c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM7 result loaded interrupt. <br /></td></tr>
<tr class="separator:gad9703d2c631880028b2131f2f157082c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd1a046e296df6f7b6a3bbb673016e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#ga1dd1a046e296df6f7b6a3bbb673016e8">DL_ADC12_DMA_MEM8_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG8_SET)</td></tr>
<tr class="memdesc:ga1dd1a046e296df6f7b6a3bbb673016e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM8 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga1dd1a046e296df6f7b6a3bbb673016e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cfa9b4b8c39e067cf0ef3e9728aebfc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#ga8cfa9b4b8c39e067cf0ef3e9728aebfc">DL_ADC12_DMA_MEM9_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG9_SET)</td></tr>
<tr class="memdesc:ga8cfa9b4b8c39e067cf0ef3e9728aebfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM9 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga8cfa9b4b8c39e067cf0ef3e9728aebfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42c3caed81eca0a60d605551a77ffa7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#gac42c3caed81eca0a60d605551a77ffa7">DL_ADC12_DMA_MEM10_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG10_SET)</td></tr>
<tr class="memdesc:gac42c3caed81eca0a60d605551a77ffa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM10 result loaded interrupt. <br /></td></tr>
<tr class="separator:gac42c3caed81eca0a60d605551a77ffa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3cd1428c7770a2596643340ee40de3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___a_d_c12___d_m_a.html#ga8f3cd1428c7770a2596643340ee40de3">DL_ADC12_DMA_MEM11_RESULT_LOADED</a>&#160;&#160;&#160;(ADC12_DMA_TRIG_IMASK_MEMRESIFG11_SET)</td></tr>
<tr class="memdesc:ga8f3cd1428c7770a2596643340ee40de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 MEM11 result loaded interrupt. <br /></td></tr>
<tr class="separator:ga8f3cd1428c7770a2596643340ee40de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea86ca98d3364186f29677a34a7a98e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaea86ca98d3364186f29677a34a7a98e1">DL_ADC12_SVT_OFFSET</a>&#160;&#160;&#160;((uint32_t)0x555000 &gt;&gt; (uint32_t)2)</td></tr>
<tr class="memdesc:gaea86ca98d3364186f29677a34a7a98e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an internal macro is used to resolve the offset to ADC12 SVT.  <a href="group___a_d_c12.html#gaea86ca98d3364186f29677a34a7a98e1">More...</a><br /></td></tr>
<tr class="separator:gaea86ca98d3364186f29677a34a7a98e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga23c28418c3602c4e8083a97462d6a322"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga23c28418c3602c4e8083a97462d6a322">DL_ADC12_MEM_IDX</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322a8f9e2037e95903756ca3bd489b175d19">DL_ADC12_MEM_IDX_0</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322a6f61375f9b5882b48bd05df7d50f81bb">DL_ADC12_MEM_IDX_1</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322aa84277262fd70dba81cdfd03353691e3">DL_ADC12_MEM_IDX_2</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322a46711723f1412605b1809d780713c571">DL_ADC12_MEM_IDX_3</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322a1952c4b620ba22a9b8f31a6b9e1d7ef5">DL_ADC12_MEM_IDX_4</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322a4c9aded83d67484384ab885eb06d911a">DL_ADC12_MEM_IDX_5</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322ab84e5df5904df65ca0e75e0ab91d4827">DL_ADC12_MEM_IDX_6</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322adcbf0ebf86535e0e6fef1eb5b253e3f9">DL_ADC12_MEM_IDX_7</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322a1c444339e84489a578b10bf24e633a35">DL_ADC12_MEM_IDX_8</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322a48dd7fcc92eb95e578d95acc1baceb93">DL_ADC12_MEM_IDX_9</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322a722e3814fbb47dec76a8f4edd633d73e">DL_ADC12_MEM_IDX_10</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga23c28418c3602c4e8083a97462d6a322abdd3bac9b622e1d7f33bd4a93e6b650c">DL_ADC12_MEM_IDX_11</a> = 11
<br />
 }</td></tr>
<tr class="separator:ga23c28418c3602c4e8083a97462d6a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bcfb092e31aef3f0576ecd38b78d90"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gac8bcfb092e31aef3f0576ecd38b78d90">DL_ADC12_REPEAT_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#ggac8bcfb092e31aef3f0576ecd38b78d90a9878237a23ea18c27f7effc36beed3f4">DL_ADC12_REPEAT_MODE_ENABLED</a> = ADC12_CTL1_CONSEQ_REPEATSINGLE, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#ggac8bcfb092e31aef3f0576ecd38b78d90aba34d0402b1f359d8071eb56b185387f">DL_ADC12_REPEAT_MODE_DISABLED</a> = ADC12_CTL1_CONSEQ_SINGLE
<br />
 }</td></tr>
<tr class="separator:gac8bcfb092e31aef3f0576ecd38b78d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de83e25a73e57e66c93d6074b45881a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga5de83e25a73e57e66c93d6074b45881a">DL_ADC12_SAMPLING_SOURCE</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga5de83e25a73e57e66c93d6074b45881aa534e5af61a716899a4299799f060ed38">DL_ADC12_SAMPLING_SOURCE_AUTO</a> = ADC12_CTL1_SAMPMODE_AUTO, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga5de83e25a73e57e66c93d6074b45881aad2bf9d048031364614f67b8b897ab546">DL_ADC12_SAMPLING_SOURCE_MANUAL</a> = ADC12_CTL1_SAMPMODE_MANUAL
<br />
 }</td></tr>
<tr class="separator:ga5de83e25a73e57e66c93d6074b45881a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b2935830126ca220da9911a27d0fae"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaf0b2935830126ca220da9911a27d0fae">DL_ADC12_TRIG_SRC</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#ggaf0b2935830126ca220da9911a27d0faea210fde2f4e5ee21b0ca116f1f95788fc">DL_ADC12_TRIG_SRC_SOFTWARE</a> = ADC12_CTL1_TRIGSRC_SOFTWARE, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#ggaf0b2935830126ca220da9911a27d0faea609a7b10894b7ef6fd93111503c076c5">DL_ADC12_TRIG_SRC_EVENT</a> = ADC12_CTL1_TRIGSRC_EVENT
<br />
 }</td></tr>
<tr class="separator:gaf0b2935830126ca220da9911a27d0fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6fff7bd0d98ee314a0a0a89da7b7fa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga1e6fff7bd0d98ee314a0a0a89da7b7fa">DL_ADC12_SAMP_CONV_RES</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga1e6fff7bd0d98ee314a0a0a89da7b7faa1175bc2cefceaf092c856b6c027ad717">DL_ADC12_SAMP_CONV_RES_12_BIT</a> = ADC12_CTL2_RES_BIT_12, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga1e6fff7bd0d98ee314a0a0a89da7b7faa584fe13ef420fe7036b39504d419db75">DL_ADC12_SAMP_CONV_RES_10_BIT</a> = ADC12_CTL2_RES_BIT_10, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga1e6fff7bd0d98ee314a0a0a89da7b7faa35094c02ac2367fc6751a9ca80b47700">DL_ADC12_SAMP_CONV_RES_8_BIT</a> = ADC12_CTL2_RES_BIT_8
<br />
 }</td></tr>
<tr class="separator:ga1e6fff7bd0d98ee314a0a0a89da7b7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18251bee9a7a19dd0f9bf2ba963061a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga18251bee9a7a19dd0f9bf2ba963061a2">DL_ADC12_SAMP_CONV_DATA_FORMAT</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18251bee9a7a19dd0f9bf2ba963061a2a1f5da587ac73bcac0d51b2d147c3f708">DL_ADC12_SAMP_CONV_DATA_FORMAT_UNSIGNED</a> = ADC12_CTL2_DF_UNSIGNED, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18251bee9a7a19dd0f9bf2ba963061a2acf6776a4f35cb1f289e354a846d450f7">DL_ADC12_SAMP_CONV_DATA_FORMAT_SIGNED</a> = ADC12_CTL2_DF_SIGNED
<br />
 }</td></tr>
<tr class="separator:ga18251bee9a7a19dd0f9bf2ba963061a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b177a1a2af7ee0c20027f3686024a98"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga2b177a1a2af7ee0c20027f3686024a98">DL_ADC12_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98afaa2ff9a51837db78a3af756d6b5ff36">DL_ADC12_IIDX_OVERFLOW</a> = ADC12_CPU_INT_IIDX_STAT_OVIFG, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a0a7c14bb9960e7bcf40d4151da2bdbf7">DL_ADC12_IIDX_TRIG_OVERFLOW</a> = ADC12_CPU_INT_IIDX_STAT_TOVIFG, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98ad6589f18aec60efeb0f7d65b2d672453">DL_ADC12_IIDX_WINDOW_COMP_HIGH</a> = ADC12_CPU_INT_IIDX_STAT_HIGHIFG, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98ab2001b5cc5d012552d7e30452b29be0d">DL_ADC12_IIDX_WINDOW_COMP_LOW</a> = ADC12_CPU_INT_IIDX_STAT_LOWIFG, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a0c95f21a7b920a1a73b9021cd1469349">DL_ADC12_IIDX_INIFG</a> = ADC12_CPU_INT_IIDX_STAT_INIFG, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a189b6749c3ba330f683f3cc34cb85801">DL_ADC12_IIDX_DMA_DONE</a> = ADC12_CPU_INT_IIDX_STAT_DMADONE, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a51ab5945b1437caa8d795b8965b54000">DL_ADC12_IIDX_UNDERFLOW</a> = ADC12_CPU_INT_IIDX_STAT_UVIFG, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a04a0d1d151ec0e568c29d35cf9e44398">DL_ADC12_IIDX_MEM0_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG0, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a261030133a1303cbccc035a17d3897e8">DL_ADC12_IIDX_MEM1_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG1, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a314392b6ab4b91d76c169ea35ff8b507">DL_ADC12_IIDX_MEM2_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG2, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98ade79fd8caae07b7122cf823ba9085cf2">DL_ADC12_IIDX_MEM3_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG3, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a74e14daea59f7e961268076ee9c9d93a">DL_ADC12_IIDX_MEM4_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG4, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a7f8b4441307d2c9b8f016edfa6a11d01">DL_ADC12_IIDX_MEM5_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG5, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a9cd25d4fe7f3bf8e48716f5190bc43c8">DL_ADC12_IIDX_MEM6_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG6, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98aa2b2e529c3f95a3f94d7bb8d7308ea18">DL_ADC12_IIDX_MEM7_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG7, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a365c0a990f3a276919927df2383d49a6">DL_ADC12_IIDX_MEM8_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG8, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98aa756e5f14dc7116c4929130c5de089d9">DL_ADC12_IIDX_MEM9_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG9, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98aa86f378cea0f0b2ac33f3b35d974cfc3">DL_ADC12_IIDX_MEM10_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG10, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga2b177a1a2af7ee0c20027f3686024a98a96744c86d549a7ddd24b79d7f97b4a7f">DL_ADC12_IIDX_MEM11_RESULT_LOADED</a> = ADC12_CPU_INT_IIDX_STAT_MEMRESIFG11
<br />
 }</td></tr>
<tr class="separator:ga2b177a1a2af7ee0c20027f3686024a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9407639a86ef2d9f07806f800d46866"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gac9407639a86ef2d9f07806f800d46866">DL_ADC12_CLOCK</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#ggac9407639a86ef2d9f07806f800d46866a722dee2f1b67cbcd47325922c421d9ee">DL_ADC12_CLOCK_SYSOSC</a> = ADC12_CLKCFG_SAMPCLK_SYSOSC, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#ggac9407639a86ef2d9f07806f800d46866a3d16684f3708d1e318afbca652a3423e">DL_ADC12_CLOCK_ULPCLK</a> = ADC12_CLKCFG_SAMPCLK_ULPCLK, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#ggac9407639a86ef2d9f07806f800d46866af2b829a64e7afe27054461acb57e5e05">DL_ADC12_CLOCK_HFCLK</a> = ADC12_CLKCFG_SAMPCLK_HFCLK
<br />
 }</td></tr>
<tr class="separator:gac9407639a86ef2d9f07806f800d46866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18723e47363c1f958b0847138412fa37"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga18723e47363c1f958b0847138412fa37">DL_ADC12_CLOCK_DIVIDE</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18723e47363c1f958b0847138412fa37acb353f66fc850070c8b3ca6c573089ac">DL_ADC12_CLOCK_DIVIDE_1</a> = ADC12_CTL0_SCLKDIV_DIV_BY_1, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18723e47363c1f958b0847138412fa37a5d1ec919cdb6190ae4b194338f218c1d">DL_ADC12_CLOCK_DIVIDE_2</a> = ADC12_CTL0_SCLKDIV_DIV_BY_2, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18723e47363c1f958b0847138412fa37a29ffb8ecfadda9fb7ccc2db475c7cccb">DL_ADC12_CLOCK_DIVIDE_4</a> = ADC12_CTL0_SCLKDIV_DIV_BY_4, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18723e47363c1f958b0847138412fa37a096b4f9632756e4c933d7f0e87bd4a8a">DL_ADC12_CLOCK_DIVIDE_8</a> = ADC12_CTL0_SCLKDIV_DIV_BY_8, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18723e47363c1f958b0847138412fa37ad16069c79cf8cf400c571bc34f450418">DL_ADC12_CLOCK_DIVIDE_16</a> = ADC12_CTL0_SCLKDIV_DIV_BY_16, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18723e47363c1f958b0847138412fa37a135e6b66adf0a50c51992de667db038d">DL_ADC12_CLOCK_DIVIDE_24</a> = ADC12_CTL0_SCLKDIV_DIV_BY_24, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18723e47363c1f958b0847138412fa37a606d8379cbd04cbec3f5a7f6359cfd9f">DL_ADC12_CLOCK_DIVIDE_32</a> = ADC12_CTL0_SCLKDIV_DIV_BY_32, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga18723e47363c1f958b0847138412fa37a32708be3a9dd3acf48bdb9f511c881a2">DL_ADC12_CLOCK_DIVIDE_48</a> = ADC12_CTL0_SCLKDIV_DIV_BY_48
<br />
 }</td></tr>
<tr class="separator:ga18723e47363c1f958b0847138412fa37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71dc4eb132ab97d0cec32fac425681aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga71dc4eb132ab97d0cec32fac425681aa">DL_ADC12_CLOCK_FREQ_RANGE</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga71dc4eb132ab97d0cec32fac425681aaa00c4070b51975ad2d17276f94b1d9156">DL_ADC12_CLOCK_FREQ_RANGE_1_TO_4</a> = ADC12_CLKFREQ_FRANGE_RANGE1TO4, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga71dc4eb132ab97d0cec32fac425681aaaac008a46e0ae146110d7373debb1f530">DL_ADC12_CLOCK_FREQ_RANGE_4_TO_8</a> = ADC12_CLKFREQ_FRANGE_RANGE4TO8, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga71dc4eb132ab97d0cec32fac425681aaa61d21ad97c35dabceaf5b96975ff10e9">DL_ADC12_CLOCK_FREQ_RANGE_8_TO_16</a> = ADC12_CLKFREQ_FRANGE_RANGE8TO16, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga71dc4eb132ab97d0cec32fac425681aaada5191db04977a48dfcc20784a3b477d">DL_ADC12_CLOCK_FREQ_RANGE_16_TO_20</a> = ADC12_CLKFREQ_FRANGE_RANGE16TO20, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga71dc4eb132ab97d0cec32fac425681aaa6c4a1676ef5f63af921f894b2dcad906">DL_ADC12_CLOCK_FREQ_RANGE_20_TO_24</a> = ADC12_CLKFREQ_FRANGE_RANGE20TO24, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga71dc4eb132ab97d0cec32fac425681aaa55c57ad0ce7322fadf0f80ce0ae221e7">DL_ADC12_CLOCK_FREQ_RANGE_24_TO_32</a> = ADC12_CLKFREQ_FRANGE_RANGE24TO32, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga71dc4eb132ab97d0cec32fac425681aaaf3b3ca64ee0a7ee9cc8e033c1a4716a7">DL_ADC12_CLOCK_FREQ_RANGE_32_TO_40</a> = ADC12_CLKFREQ_FRANGE_RANGE32TO40, 
<br />
&#160;&#160;<a class="el" href="group___a_d_c12.html#gga71dc4eb132ab97d0cec32fac425681aaa478d70d725d806fd32925f233c19430f">DL_ADC12_CLOCK_FREQ_RANGE_40_TO_48</a> = ADC12_CLKFREQ_FRANGE_RANGE40TO48
<br />
 }</td></tr>
<tr class="separator:ga71dc4eb132ab97d0cec32fac425681aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8c44168619811525fc9562644c09bb5f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga8c44168619811525fc9562644c09bb5f">DL_ADC12_enablePower</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga8c44168619811525fc9562644c09bb5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Peripheral Write Enable (PWREN) register for the ADC12.  <a href="group___a_d_c12.html#ga8c44168619811525fc9562644c09bb5f">More...</a><br /></td></tr>
<tr class="separator:ga8c44168619811525fc9562644c09bb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c584f9d28701e6270ec40bf60bc4a6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga39c584f9d28701e6270ec40bf60bc4a6">DL_ADC12_disablePower</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga39c584f9d28701e6270ec40bf60bc4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the Peripheral Write Enable (PWREN) register for the ADC12.  <a href="group___a_d_c12.html#ga39c584f9d28701e6270ec40bf60bc4a6">More...</a><br /></td></tr>
<tr class="separator:ga39c584f9d28701e6270ec40bf60bc4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bedae45a68e77a53315b681ed96e413"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga0bedae45a68e77a53315b681ed96e413">DL_ADC12_isPowerEnabled</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga0bedae45a68e77a53315b681ed96e413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if the Peripheral Write Enable (PWREN) register for the ADC12 is enabled.  <a href="group___a_d_c12.html#ga0bedae45a68e77a53315b681ed96e413">More...</a><br /></td></tr>
<tr class="separator:ga0bedae45a68e77a53315b681ed96e413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2fc688349088875b8dd1744054654f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga1c2fc688349088875b8dd1744054654f">DL_ADC12_reset</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga1c2fc688349088875b8dd1744054654f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets adc12 peripheral.  <a href="group___a_d_c12.html#ga1c2fc688349088875b8dd1744054654f">More...</a><br /></td></tr>
<tr class="separator:ga1c2fc688349088875b8dd1744054654f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e5cf05dcfe80f7bab1adc1123374d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga95e5cf05dcfe80f7bab1adc1123374d9">DL_ADC12_isReset</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga95e5cf05dcfe80f7bab1adc1123374d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if adc12 peripheral was reset.  <a href="group___a_d_c12.html#ga95e5cf05dcfe80f7bab1adc1123374d9">More...</a><br /></td></tr>
<tr class="separator:ga95e5cf05dcfe80f7bab1adc1123374d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71c58178d557f5393da8c9840edf123"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gac71c58178d557f5393da8c9840edf123">DL_ADC12_initSingleSample</a> (ADC12_Regs *adc12, uint32_t repeatMode, uint32_t sampleMode, uint32_t trigSrc, uint32_t resolution, uint32_t dataFormat)</td></tr>
<tr class="memdesc:gac71c58178d557f5393da8c9840edf123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes ADC12 for single sampling mode operation. This initialization configures MEMCTL0 as the default memory control register for the conversion. If the conversion needs use a different memory control register the user can call <a class="el" href="group___a_d_c12.html#gabfacc849f3c69b2e3ec3af53643eeb70">DL_ADC12_setStartAddress</a> to specify a different control register.  <a href="group___a_d_c12.html#gac71c58178d557f5393da8c9840edf123">More...</a><br /></td></tr>
<tr class="separator:gac71c58178d557f5393da8c9840edf123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfacc849f3c69b2e3ec3af53643eeb70"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gabfacc849f3c69b2e3ec3af53643eeb70">DL_ADC12_setStartAddress</a> (ADC12_Regs *adc12, uint32_t startAdd)</td></tr>
<tr class="memdesc:gabfacc849f3c69b2e3ec3af53643eeb70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the start address for ADC conversion.  <a href="group___a_d_c12.html#gabfacc849f3c69b2e3ec3af53643eeb70">More...</a><br /></td></tr>
<tr class="separator:gabfacc849f3c69b2e3ec3af53643eeb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760cde8f152427bcacb2ea33c4fec663"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga760cde8f152427bcacb2ea33c4fec663">DL_ADC12_getStartAddress</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga760cde8f152427bcacb2ea33c4fec663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets start address for ADC conversion.  <a href="group___a_d_c12.html#ga760cde8f152427bcacb2ea33c4fec663">More...</a><br /></td></tr>
<tr class="separator:ga760cde8f152427bcacb2ea33c4fec663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9825330a9294fc058aceb0f8bc2165"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga8d9825330a9294fc058aceb0f8bc2165">DL_ADC12_setEndAddress</a> (ADC12_Regs *adc12, uint32_t endAdd)</td></tr>
<tr class="memdesc:ga8d9825330a9294fc058aceb0f8bc2165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the end address for ADC conversion.  <a href="group___a_d_c12.html#ga8d9825330a9294fc058aceb0f8bc2165">More...</a><br /></td></tr>
<tr class="separator:ga8d9825330a9294fc058aceb0f8bc2165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5234a85e8317ea2026ce941200defaea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga5234a85e8317ea2026ce941200defaea">DL_ADC12_getEndAddress</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga5234a85e8317ea2026ce941200defaea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets end address for ADC conversion.  <a href="group___a_d_c12.html#ga5234a85e8317ea2026ce941200defaea">More...</a><br /></td></tr>
<tr class="separator:ga5234a85e8317ea2026ce941200defaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaedd12e82217c794bc40573cd45a8a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gacaedd12e82217c794bc40573cd45a8a1">DL_ADC12_initSeqSample</a> (ADC12_Regs *adc12, uint32_t repeatMode, uint32_t sampleMode, uint32_t trigSrc, uint32_t startAdd, uint32_t endAdd, uint32_t resolution, uint32_t dataFormat)</td></tr>
<tr class="memdesc:gacaedd12e82217c794bc40573cd45a8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes ADC12 for sequence sampling mode operation.  <a href="group___a_d_c12.html#gacaedd12e82217c794bc40573cd45a8a1">More...</a><br /></td></tr>
<tr class="separator:gacaedd12e82217c794bc40573cd45a8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61fee1bb93868623d7ef7a07d0b016ed"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga61fee1bb93868623d7ef7a07d0b016ed">DL_ADC12_getResolution</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga61fee1bb93868623d7ef7a07d0b016ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns ADC12 resolution.  <a href="group___a_d_c12.html#ga61fee1bb93868623d7ef7a07d0b016ed">More...</a><br /></td></tr>
<tr class="separator:ga61fee1bb93868623d7ef7a07d0b016ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8d839d99268810594bccd213321132"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gace8d839d99268810594bccd213321132">DL_ADC12_getDataFormat</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gace8d839d99268810594bccd213321132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns ADC12 data format.  <a href="group___a_d_c12.html#gace8d839d99268810594bccd213321132">More...</a><br /></td></tr>
<tr class="separator:gace8d839d99268810594bccd213321132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea5063aa23387d1c3d1616bd8f98413"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga3ea5063aa23387d1c3d1616bd8f98413">DL_ADC12_getSamplingSource</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga3ea5063aa23387d1c3d1616bd8f98413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns ADC12 sampling source.  <a href="group___a_d_c12.html#ga3ea5063aa23387d1c3d1616bd8f98413">More...</a><br /></td></tr>
<tr class="separator:ga3ea5063aa23387d1c3d1616bd8f98413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5243491647887970498aed3c300bcb99"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga5243491647887970498aed3c300bcb99">DL_ADC12_getSampleMode</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga5243491647887970498aed3c300bcb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns ADC12 sampling mode.  <a href="group___a_d_c12.html#ga5243491647887970498aed3c300bcb99">More...</a><br /></td></tr>
<tr class="separator:ga5243491647887970498aed3c300bcb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad27e8b4071cbafb5eb4d8219bd6c9e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___a_d_c12.html#gaf0b2935830126ca220da9911a27d0fae">DL_ADC12_TRIG_SRC</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga0ad27e8b4071cbafb5eb4d8219bd6c9e">DL_ADC12_getTriggerSource</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga0ad27e8b4071cbafb5eb4d8219bd6c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns ADC12 trigger mode.  <a href="group___a_d_c12.html#ga0ad27e8b4071cbafb5eb4d8219bd6c9e">More...</a><br /></td></tr>
<tr class="separator:ga0ad27e8b4071cbafb5eb4d8219bd6c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa036095fd8b1e077e28e85bf610fdecb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaa036095fd8b1e077e28e85bf610fdecb">DL_ADC12_startConversion</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gaa036095fd8b1e077e28e85bf610fdecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start ADC12 conversion.  <a href="group___a_d_c12.html#gaa036095fd8b1e077e28e85bf610fdecb">More...</a><br /></td></tr>
<tr class="separator:gaa036095fd8b1e077e28e85bf610fdecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3660879a5bd3960512f71eddb70541"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gafc3660879a5bd3960512f71eddb70541">DL_ADC12_stopConversion</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gafc3660879a5bd3960512f71eddb70541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop ADC12 conversion.  <a href="group___a_d_c12.html#gafc3660879a5bd3960512f71eddb70541">More...</a><br /></td></tr>
<tr class="separator:gafc3660879a5bd3960512f71eddb70541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c87c287910b2302915d911dc56f5bb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga35c87c287910b2302915d911dc56f5bb">DL_ADC12_isConversionStarted</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga35c87c287910b2302915d911dc56f5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if ADC12 conversion is started.  <a href="group___a_d_c12.html#ga35c87c287910b2302915d911dc56f5bb">More...</a><br /></td></tr>
<tr class="separator:ga35c87c287910b2302915d911dc56f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcac60a899bcc44157fb5d35dcdd09c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gadcac60a899bcc44157fb5d35dcdd09c8">DL_ADC12_enableDMA</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gadcac60a899bcc44157fb5d35dcdd09c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables DMA for data transfer.  <a href="group___a_d_c12.html#gadcac60a899bcc44157fb5d35dcdd09c8">More...</a><br /></td></tr>
<tr class="separator:gadcac60a899bcc44157fb5d35dcdd09c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf5dd379a11f67fcce9b291dfb6a8fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gafcf5dd379a11f67fcce9b291dfb6a8fd">DL_ADC12_disableDMA</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gafcf5dd379a11f67fcce9b291dfb6a8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables DMA for data transfer.  <a href="group___a_d_c12.html#gafcf5dd379a11f67fcce9b291dfb6a8fd">More...</a><br /></td></tr>
<tr class="separator:gafcf5dd379a11f67fcce9b291dfb6a8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c7ee4225fa03f52307df0ef31ec117"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga11c7ee4225fa03f52307df0ef31ec117">DL_ADC12_isDMAEnabled</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga11c7ee4225fa03f52307df0ef31ec117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA is enabled.  <a href="group___a_d_c12.html#ga11c7ee4225fa03f52307df0ef31ec117">More...</a><br /></td></tr>
<tr class="separator:ga11c7ee4225fa03f52307df0ef31ec117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f0db6bc4e79c99f800d5627d236e39"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gad5f0db6bc4e79c99f800d5627d236e39">DL_ADC12_setDMASamplesCnt</a> (ADC12_Regs *adc12, uint8_t sampCnt)</td></tr>
<tr class="memdesc:gad5f0db6bc4e79c99f800d5627d236e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set number of ADC results to be transfer on a DMA trigger.  <a href="group___a_d_c12.html#gad5f0db6bc4e79c99f800d5627d236e39">More...</a><br /></td></tr>
<tr class="separator:gad5f0db6bc4e79c99f800d5627d236e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79bd6fcab481a1db432f3c9367d1ff12"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga79bd6fcab481a1db432f3c9367d1ff12">DL_ADC12_getDMASampleCnt</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga79bd6fcab481a1db432f3c9367d1ff12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get number of ADC results to be transfer on a DMA trigger.  <a href="group___a_d_c12.html#ga79bd6fcab481a1db432f3c9367d1ff12">More...</a><br /></td></tr>
<tr class="separator:ga79bd6fcab481a1db432f3c9367d1ff12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f31b84c39ff4583257f1e35b7c470f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga67f31b84c39ff4583257f1e35b7c470f">DL_ADC12_enableFIFO</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga67f31b84c39ff4583257f1e35b7c470f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables FIFO mode.  <a href="group___a_d_c12.html#ga67f31b84c39ff4583257f1e35b7c470f">More...</a><br /></td></tr>
<tr class="separator:ga67f31b84c39ff4583257f1e35b7c470f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fcf0f8ca8e3d980aff6d8efeed656b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga6fcf0f8ca8e3d980aff6d8efeed656b5">DL_ADC12_disableFIFO</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga6fcf0f8ca8e3d980aff6d8efeed656b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables FIFO mode.  <a href="group___a_d_c12.html#ga6fcf0f8ca8e3d980aff6d8efeed656b5">More...</a><br /></td></tr>
<tr class="separator:ga6fcf0f8ca8e3d980aff6d8efeed656b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37e5a6be5bd0141bc914387d921303f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaf37e5a6be5bd0141bc914387d921303f">DL_ADC12_isFIFOEnabled</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gaf37e5a6be5bd0141bc914387d921303f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if FIFO mode is enabled.  <a href="group___a_d_c12.html#gaf37e5a6be5bd0141bc914387d921303f">More...</a><br /></td></tr>
<tr class="separator:gaf37e5a6be5bd0141bc914387d921303f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a1226e57e902ec4c834c6d25de5e05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga98a1226e57e902ec4c834c6d25de5e05">DL_ADC12_setClockConfig</a> (ADC12_Regs *adc12, const <a class="el" href="struct_d_l___a_d_c12___clock_config.html">DL_ADC12_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:ga98a1226e57e902ec4c834c6d25de5e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures ADC12 sample clock divider and sample clock frequency range.  <a href="group___a_d_c12.html#ga98a1226e57e902ec4c834c6d25de5e05">More...</a><br /></td></tr>
<tr class="separator:ga98a1226e57e902ec4c834c6d25de5e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf4bf3566a3aad2e624d04e051ff312"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga5cf4bf3566a3aad2e624d04e051ff312">DL_ADC12_getClockConfig</a> (const ADC12_Regs *adc12, <a class="el" href="struct_d_l___a_d_c12___clock_config.html">DL_ADC12_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:ga5cf4bf3566a3aad2e624d04e051ff312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns ADC12 sample clock configuration.  <a href="group___a_d_c12.html#ga5cf4bf3566a3aad2e624d04e051ff312">More...</a><br /></td></tr>
<tr class="separator:ga5cf4bf3566a3aad2e624d04e051ff312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dfe556ec5525b3f4a81c77da81f25e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga12dfe556ec5525b3f4a81c77da81f25e">DL_ADC12_setPowerDownMode</a> (ADC12_Regs *adc12, uint32_t powerDownMode)</td></tr>
<tr class="memdesc:ga12dfe556ec5525b3f4a81c77da81f25e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures ADC12 power down mode.  <a href="group___a_d_c12.html#ga12dfe556ec5525b3f4a81c77da81f25e">More...</a><br /></td></tr>
<tr class="separator:ga12dfe556ec5525b3f4a81c77da81f25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b890895947036a602ba4fb98078d0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga6b2b890895947036a602ba4fb98078d0">DL_ADC12_getPowerDownMode</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga6b2b890895947036a602ba4fb98078d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns ADC power down mode.  <a href="group___a_d_c12.html#ga6b2b890895947036a602ba4fb98078d0">More...</a><br /></td></tr>
<tr class="separator:ga6b2b890895947036a602ba4fb98078d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a055badf762e8a75b781e2c40cd4dbf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga0a055badf762e8a75b781e2c40cd4dbf">DL_ADC12_enableConversions</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga0a055badf762e8a75b781e2c40cd4dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ADC12 conversion.  <a href="group___a_d_c12.html#ga0a055badf762e8a75b781e2c40cd4dbf">More...</a><br /></td></tr>
<tr class="separator:ga0a055badf762e8a75b781e2c40cd4dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0859dc67472b48ab2d58b77ec0b83f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga6b0859dc67472b48ab2d58b77ec0b83f">DL_ADC12_disableConversions</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga6b0859dc67472b48ab2d58b77ec0b83f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable ADC12 conversion.  <a href="group___a_d_c12.html#ga6b0859dc67472b48ab2d58b77ec0b83f">More...</a><br /></td></tr>
<tr class="separator:ga6b0859dc67472b48ab2d58b77ec0b83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac3dc1a7c9bf0c1eb3240997edf9507"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga6ac3dc1a7c9bf0c1eb3240997edf9507">DL_ADC12_isConversionsEnabled</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga6ac3dc1a7c9bf0c1eb3240997edf9507"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if ADC12 conversion is enabled.  <a href="group___a_d_c12.html#ga6ac3dc1a7c9bf0c1eb3240997edf9507">More...</a><br /></td></tr>
<tr class="separator:ga6ac3dc1a7c9bf0c1eb3240997edf9507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5052976b7d51914d742a9125d64d2889"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga5052976b7d51914d742a9125d64d2889">DL_ADC12_configHwAverage</a> (ADC12_Regs *adc12, uint32_t numerator, uint32_t denominator)</td></tr>
<tr class="memdesc:ga5052976b7d51914d742a9125d64d2889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure ADC12 hardware average.  <a href="group___a_d_c12.html#ga5052976b7d51914d742a9125d64d2889">More...</a><br /></td></tr>
<tr class="separator:ga5052976b7d51914d742a9125d64d2889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf5ed97629120b00175984bda0d2c19"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga6cf5ed97629120b00175984bda0d2c19">DL_ADC12_getHwAverageConfig</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga6cf5ed97629120b00175984bda0d2c19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the hardware average configuration.  <a href="group___a_d_c12.html#ga6cf5ed97629120b00175984bda0d2c19">More...</a><br /></td></tr>
<tr class="separator:ga6cf5ed97629120b00175984bda0d2c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250eb120acb5e0b32faecef75e408a0c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga250eb120acb5e0b32faecef75e408a0c">DL_ADC12_setSampleTime0</a> (ADC12_Regs *adc12, uint16_t adcclks)</td></tr>
<tr class="memdesc:ga250eb120acb5e0b32faecef75e408a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set sample time 0.  <a href="group___a_d_c12.html#ga250eb120acb5e0b32faecef75e408a0c">More...</a><br /></td></tr>
<tr class="separator:ga250eb120acb5e0b32faecef75e408a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a7edf2a00c2c3b73f9d757e8e07d17"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga16a7edf2a00c2c3b73f9d757e8e07d17">DL_ADC12_getSampleTime0</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga16a7edf2a00c2c3b73f9d757e8e07d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get sample time 0.  <a href="group___a_d_c12.html#ga16a7edf2a00c2c3b73f9d757e8e07d17">More...</a><br /></td></tr>
<tr class="separator:ga16a7edf2a00c2c3b73f9d757e8e07d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b43c8ba44571ac0c626db11041ef914"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga9b43c8ba44571ac0c626db11041ef914">DL_ADC12_setSampleTime1</a> (ADC12_Regs *adc12, uint16_t adcclks)</td></tr>
<tr class="memdesc:ga9b43c8ba44571ac0c626db11041ef914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set sample time 1.  <a href="group___a_d_c12.html#ga9b43c8ba44571ac0c626db11041ef914">More...</a><br /></td></tr>
<tr class="separator:ga9b43c8ba44571ac0c626db11041ef914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4a04d787964ed8db13762a1d74bf50"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gace4a04d787964ed8db13762a1d74bf50">DL_ADC12_getSampleTime1</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gace4a04d787964ed8db13762a1d74bf50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get sample time 1.  <a href="group___a_d_c12.html#gace4a04d787964ed8db13762a1d74bf50">More...</a><br /></td></tr>
<tr class="separator:gace4a04d787964ed8db13762a1d74bf50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0e7b2c0518eabc534bdf29bd4d1e60"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gadd0e7b2c0518eabc534bdf29bd4d1e60">DL_ADC12_configWinCompLowThld</a> (ADC12_Regs *adc12, uint16_t threshold)</td></tr>
<tr class="memdesc:gadd0e7b2c0518eabc534bdf29bd4d1e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures window comparator low threshold.  <a href="group___a_d_c12.html#gadd0e7b2c0518eabc534bdf29bd4d1e60">More...</a><br /></td></tr>
<tr class="separator:gadd0e7b2c0518eabc534bdf29bd4d1e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae1ecbe026df62af0c6733ca505d945"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga5ae1ecbe026df62af0c6733ca505d945">DL_ADC12_configWinCompHighThld</a> (ADC12_Regs *adc12, uint16_t threshold)</td></tr>
<tr class="memdesc:ga5ae1ecbe026df62af0c6733ca505d945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures window comparator high threshold.  <a href="group___a_d_c12.html#ga5ae1ecbe026df62af0c6733ca505d945">More...</a><br /></td></tr>
<tr class="separator:ga5ae1ecbe026df62af0c6733ca505d945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2113588c2b44846cc67c2f95de5ef209"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga2113588c2b44846cc67c2f95de5ef209">DL_ADC12_getFIFOData</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga2113588c2b44846cc67c2f95de5ef209"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the data from the top of FIFO.  <a href="group___a_d_c12.html#ga2113588c2b44846cc67c2f95de5ef209">More...</a><br /></td></tr>
<tr class="separator:ga2113588c2b44846cc67c2f95de5ef209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a72af4d83ca4682865ed62e453cf06c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga0a72af4d83ca4682865ed62e453cf06c">DL_ADC12_getFIFOAddress</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga0a72af4d83ca4682865ed62e453cf06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the address of FIFO data register.  <a href="group___a_d_c12.html#ga0a72af4d83ca4682865ed62e453cf06c">More...</a><br /></td></tr>
<tr class="separator:ga0a72af4d83ca4682865ed62e453cf06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522ad367c31c731c196d0e30f3e420c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga522ad367c31c731c196d0e30f3e420c5">DL_ADC12_configConversionMem</a> (ADC12_Regs *adc12, <a class="el" href="group___a_d_c12.html#ga23c28418c3602c4e8083a97462d6a322">DL_ADC12_MEM_IDX</a> idx, uint32_t chansel, uint32_t vref, uint32_t stime, uint32_t avgen, uint32_t bcsen, uint32_t trig, uint32_t wincomp)</td></tr>
<tr class="memdesc:ga522ad367c31c731c196d0e30f3e420c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures conversion memory.  <a href="group___a_d_c12.html#ga522ad367c31c731c196d0e30f3e420c5">More...</a><br /></td></tr>
<tr class="separator:ga522ad367c31c731c196d0e30f3e420c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d42c316145b25a11db0623f7f61fb53"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga5d42c316145b25a11db0623f7f61fb53">DL_ADC12_getConversionMemConfig</a> (const ADC12_Regs *adc12, <a class="el" href="group___a_d_c12.html#ga23c28418c3602c4e8083a97462d6a322">DL_ADC12_MEM_IDX</a> idx)</td></tr>
<tr class="memdesc:ga5d42c316145b25a11db0623f7f61fb53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns conversion memory configuration.  <a href="group___a_d_c12.html#ga5d42c316145b25a11db0623f7f61fb53">More...</a><br /></td></tr>
<tr class="separator:ga5d42c316145b25a11db0623f7f61fb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947be8f27482ad21d84e12734e808bb6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga947be8f27482ad21d84e12734e808bb6">DL_ADC12_getMemResult</a> (const ADC12_Regs *adc12, <a class="el" href="group___a_d_c12.html#ga23c28418c3602c4e8083a97462d6a322">DL_ADC12_MEM_IDX</a> idx)</td></tr>
<tr class="memdesc:ga947be8f27482ad21d84e12734e808bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the conversion result for the selected memory index.  <a href="group___a_d_c12.html#ga947be8f27482ad21d84e12734e808bb6">More...</a><br /></td></tr>
<tr class="separator:ga947be8f27482ad21d84e12734e808bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae242f6eb1c515739fbe1ff9c708a8e0e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gae242f6eb1c515739fbe1ff9c708a8e0e">DL_ADC12_getMemResultAddress</a> (const ADC12_Regs *adc12, <a class="el" href="group___a_d_c12.html#ga23c28418c3602c4e8083a97462d6a322">DL_ADC12_MEM_IDX</a> idx)</td></tr>
<tr class="memdesc:gae242f6eb1c515739fbe1ff9c708a8e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the conversion result memory address.  <a href="group___a_d_c12.html#gae242f6eb1c515739fbe1ff9c708a8e0e">More...</a><br /></td></tr>
<tr class="separator:gae242f6eb1c515739fbe1ff9c708a8e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa72d2b6c1bc51f16978a05da5eb28f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga0aa72d2b6c1bc51f16978a05da5eb28f">DL_ADC12_getStatus</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga0aa72d2b6c1bc51f16978a05da5eb28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns ADC12 status.  <a href="group___a_d_c12.html#ga0aa72d2b6c1bc51f16978a05da5eb28f">More...</a><br /></td></tr>
<tr class="separator:ga0aa72d2b6c1bc51f16978a05da5eb28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f29cc4f6c931a18664ad8ae728c290d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga2f29cc4f6c931a18664ad8ae728c290d">DL_ADC12_disableForcingSYSOSCOnInRunMode</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga2f29cc4f6c931a18664ad8ae728c290d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows SYSOSC to not run at base frequency when device is in RUN mode.  <a href="group___a_d_c12.html#ga2f29cc4f6c931a18664ad8ae728c290d">More...</a><br /></td></tr>
<tr class="separator:ga2f29cc4f6c931a18664ad8ae728c290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40364d9feeabcb29729dcaae654d8d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaed40364d9feeabcb29729dcaae654d8d">DL_ADC12_forceSYSOSCOnInRunMode</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gaed40364d9feeabcb29729dcaae654d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces SYSOSC to run at base frequency when device is in RUN mode.  <a href="group___a_d_c12.html#gaed40364d9feeabcb29729dcaae654d8d">More...</a><br /></td></tr>
<tr class="separator:gaed40364d9feeabcb29729dcaae654d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac0248b0cf4e798ff9fd6f3523be607"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaaac0248b0cf4e798ff9fd6f3523be607">DL_ADC12_disableForcingSYSOSCOnInStopMode</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gaaac0248b0cf4e798ff9fd6f3523be607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows SYSOSC to not run at base frequency when device is in STOP mode.  <a href="group___a_d_c12.html#gaaac0248b0cf4e798ff9fd6f3523be607">More...</a><br /></td></tr>
<tr class="separator:gaaac0248b0cf4e798ff9fd6f3523be607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54f55af74f20b5730e371b3e8f8af2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gad54f55af74f20b5730e371b3e8f8af2b">DL_ADC12_forceSYSOSCOnInStopMode</a> (ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gad54f55af74f20b5730e371b3e8f8af2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces SYSOSC to run at base frequency when device is in STOP mode.  <a href="group___a_d_c12.html#gad54f55af74f20b5730e371b3e8f8af2b">More...</a><br /></td></tr>
<tr class="separator:gad54f55af74f20b5730e371b3e8f8af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1497b81e99c5c1884859c4de75c8aa6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gac1497b81e99c5c1884859c4de75c8aa6">DL_ADC12_enableInterrupt</a> (ADC12_Regs *adc12, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gac1497b81e99c5c1884859c4de75c8aa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ADC12 interrupt.  <a href="group___a_d_c12.html#gac1497b81e99c5c1884859c4de75c8aa6">More...</a><br /></td></tr>
<tr class="separator:gac1497b81e99c5c1884859c4de75c8aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7732a5368535ae6befa66d39a268b4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaa7732a5368535ae6befa66d39a268b4d">DL_ADC12_disableInterrupt</a> (ADC12_Regs *adc12, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaa7732a5368535ae6befa66d39a268b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable ADC12 interrupt.  <a href="group___a_d_c12.html#gaa7732a5368535ae6befa66d39a268b4d">More...</a><br /></td></tr>
<tr class="separator:gaa7732a5368535ae6befa66d39a268b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ec43db53219c570a30825674a9fa65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga74ec43db53219c570a30825674a9fa65">DL_ADC12_getEnabledInterrupts</a> (const ADC12_Regs *adc12, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga74ec43db53219c570a30825674a9fa65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which ADC12 interrupts are enabled.  <a href="group___a_d_c12.html#ga74ec43db53219c570a30825674a9fa65">More...</a><br /></td></tr>
<tr class="separator:ga74ec43db53219c570a30825674a9fa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843ede395bd09d4dff3a3132f9b8649c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga843ede395bd09d4dff3a3132f9b8649c">DL_ADC12_getEnabledInterruptStatus</a> (const ADC12_Regs *adc12, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga843ede395bd09d4dff3a3132f9b8649c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled ADC12 interrupt.  <a href="group___a_d_c12.html#ga843ede395bd09d4dff3a3132f9b8649c">More...</a><br /></td></tr>
<tr class="separator:ga843ede395bd09d4dff3a3132f9b8649c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef552fb6bc7400aa23dd06b81a1b51d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga1ef552fb6bc7400aa23dd06b81a1b51d">DL_ADC12_getRawInterruptStatus</a> (const ADC12_Regs *adc12, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga1ef552fb6bc7400aa23dd06b81a1b51d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any ADC12 interrupt.  <a href="group___a_d_c12.html#ga1ef552fb6bc7400aa23dd06b81a1b51d">More...</a><br /></td></tr>
<tr class="separator:ga1ef552fb6bc7400aa23dd06b81a1b51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52f080d9b648c2b4d79a52e750bcb67"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___a_d_c12.html#ga2b177a1a2af7ee0c20027f3686024a98">DL_ADC12_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gad52f080d9b648c2b4d79a52e750bcb67">DL_ADC12_getPendingInterrupt</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gad52f080d9b648c2b4d79a52e750bcb67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending ADC12 interrupt.  <a href="group___a_d_c12.html#gad52f080d9b648c2b4d79a52e750bcb67">More...</a><br /></td></tr>
<tr class="separator:gad52f080d9b648c2b4d79a52e750bcb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98956db1a8603a90848688fd128d2049"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga98956db1a8603a90848688fd128d2049">DL_ADC12_clearInterruptStatus</a> (ADC12_Regs *adc12, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga98956db1a8603a90848688fd128d2049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending ADC12 interrupt.  <a href="group___a_d_c12.html#ga98956db1a8603a90848688fd128d2049">More...</a><br /></td></tr>
<tr class="separator:ga98956db1a8603a90848688fd128d2049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2150b2aa00601bd5174a0ff8f73337e5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga2150b2aa00601bd5174a0ff8f73337e5">DL_ADC12_setPublisherChanID</a> (ADC12_Regs *adc12, uint8_t chanID)</td></tr>
<tr class="memdesc:ga2150b2aa00601bd5174a0ff8f73337e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the event publisher channel id.  <a href="group___a_d_c12.html#ga2150b2aa00601bd5174a0ff8f73337e5">More...</a><br /></td></tr>
<tr class="separator:ga2150b2aa00601bd5174a0ff8f73337e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f2030cad7f37acb05bee51c77e015d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaa6f2030cad7f37acb05bee51c77e015d">DL_ADC12_getPublisherChanID</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:gaa6f2030cad7f37acb05bee51c77e015d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the event publisher channel id.  <a href="group___a_d_c12.html#gaa6f2030cad7f37acb05bee51c77e015d">More...</a><br /></td></tr>
<tr class="separator:gaa6f2030cad7f37acb05bee51c77e015d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9973c0eecb956eff7d6a2c3aadc7c8cd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga9973c0eecb956eff7d6a2c3aadc7c8cd">DL_ADC12_setSubscriberChanID</a> (ADC12_Regs *adc12, uint8_t chanID)</td></tr>
<tr class="memdesc:ga9973c0eecb956eff7d6a2c3aadc7c8cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the event subscriber channel id.  <a href="group___a_d_c12.html#ga9973c0eecb956eff7d6a2c3aadc7c8cd">More...</a><br /></td></tr>
<tr class="separator:ga9973c0eecb956eff7d6a2c3aadc7c8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab5fd0e6ced5b86c8aa1fd64cbdc459"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga1ab5fd0e6ced5b86c8aa1fd64cbdc459">DL_ADC12_getSubscriberChanID</a> (const ADC12_Regs *adc12)</td></tr>
<tr class="memdesc:ga1ab5fd0e6ced5b86c8aa1fd64cbdc459"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the event subscriber channel id.  <a href="group___a_d_c12.html#ga1ab5fd0e6ced5b86c8aa1fd64cbdc459">More...</a><br /></td></tr>
<tr class="separator:ga1ab5fd0e6ced5b86c8aa1fd64cbdc459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a01bdb6d6dbf17affc8124efddebff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga46a01bdb6d6dbf17affc8124efddebff">DL_ADC12_enableEvent</a> (ADC12_Regs *adc12, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga46a01bdb6d6dbf17affc8124efddebff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ADC12 event.  <a href="group___a_d_c12.html#ga46a01bdb6d6dbf17affc8124efddebff">More...</a><br /></td></tr>
<tr class="separator:ga46a01bdb6d6dbf17affc8124efddebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d25f8badf9c91d1031e0c0626010d80"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga9d25f8badf9c91d1031e0c0626010d80">DL_ADC12_disableEvent</a> (ADC12_Regs *adc12, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga9d25f8badf9c91d1031e0c0626010d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable ADC12 event.  <a href="group___a_d_c12.html#ga9d25f8badf9c91d1031e0c0626010d80">More...</a><br /></td></tr>
<tr class="separator:ga9d25f8badf9c91d1031e0c0626010d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee7d425ac17c4138767f5cc435afbe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gac1ee7d425ac17c4138767f5cc435afbe">DL_ADC12_getEnabledEvents</a> (const ADC12_Regs *adc12, uint32_t eventMask)</td></tr>
<tr class="memdesc:gac1ee7d425ac17c4138767f5cc435afbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which adc12 dma triggers are enabled.  <a href="group___a_d_c12.html#gac1ee7d425ac17c4138767f5cc435afbe">More...</a><br /></td></tr>
<tr class="separator:gac1ee7d425ac17c4138767f5cc435afbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8ff71d8a639fd5caac1c8db9977238"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga2b8ff71d8a639fd5caac1c8db9977238">DL_ADC12_getEnabledEventStatus</a> (const ADC12_Regs *adc12, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga2b8ff71d8a639fd5caac1c8db9977238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check event flag of enabled adc12 event.  <a href="group___a_d_c12.html#ga2b8ff71d8a639fd5caac1c8db9977238">More...</a><br /></td></tr>
<tr class="separator:ga2b8ff71d8a639fd5caac1c8db9977238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72257225fd21300eb0fd488d9360fd0a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga72257225fd21300eb0fd488d9360fd0a">DL_ADC12_getRawEventsStatus</a> (const ADC12_Regs *adc12, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga72257225fd21300eb0fd488d9360fd0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check event flag of any adc12 event.  <a href="group___a_d_c12.html#ga72257225fd21300eb0fd488d9360fd0a">More...</a><br /></td></tr>
<tr class="separator:ga72257225fd21300eb0fd488d9360fd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ed128f5a89cfeb7bc6ada0235c8008"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga19ed128f5a89cfeb7bc6ada0235c8008">DL_ADC12_clearEventsStatus</a> (ADC12_Regs *adc12, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga19ed128f5a89cfeb7bc6ada0235c8008"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending adc12 events.  <a href="group___a_d_c12.html#ga19ed128f5a89cfeb7bc6ada0235c8008">More...</a><br /></td></tr>
<tr class="separator:ga19ed128f5a89cfeb7bc6ada0235c8008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305ead76a9db1f5dab7e13b3e8607cb4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga305ead76a9db1f5dab7e13b3e8607cb4">DL_ADC12_enableDMATrigger</a> (ADC12_Regs *adc12, uint32_t dmaMask)</td></tr>
<tr class="memdesc:ga305ead76a9db1f5dab7e13b3e8607cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ADC12 DMA triggers.  <a href="group___a_d_c12.html#ga305ead76a9db1f5dab7e13b3e8607cb4">More...</a><br /></td></tr>
<tr class="separator:ga305ead76a9db1f5dab7e13b3e8607cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61e9b0f49a863cabbb41e9ef0e3506f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gab61e9b0f49a863cabbb41e9ef0e3506f">DL_ADC12_disableDMATrigger</a> (ADC12_Regs *adc12, uint32_t dmaMask)</td></tr>
<tr class="memdesc:gab61e9b0f49a863cabbb41e9ef0e3506f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable ADC12 DMA triggers.  <a href="group___a_d_c12.html#gab61e9b0f49a863cabbb41e9ef0e3506f">More...</a><br /></td></tr>
<tr class="separator:gab61e9b0f49a863cabbb41e9ef0e3506f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf680807e79a0871ddf1fc98ea5dc4d23"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaf680807e79a0871ddf1fc98ea5dc4d23">DL_ADC12_getEnabledDMATrigger</a> (const ADC12_Regs *adc12, uint32_t dmaMask)</td></tr>
<tr class="memdesc:gaf680807e79a0871ddf1fc98ea5dc4d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which adc12 DMA triggers are enabled.  <a href="group___a_d_c12.html#gaf680807e79a0871ddf1fc98ea5dc4d23">More...</a><br /></td></tr>
<tr class="separator:gaf680807e79a0871ddf1fc98ea5dc4d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6072e82773d21f4a76c203292dffde4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#gaa6072e82773d21f4a76c203292dffde4">DL_ADC12_getEnabledDMATriggerStatus</a> (const ADC12_Regs *adc12, uint32_t dmaMask)</td></tr>
<tr class="memdesc:gaa6072e82773d21f4a76c203292dffde4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check event flag of enabled adc12 DMA triggers.  <a href="group___a_d_c12.html#gaa6072e82773d21f4a76c203292dffde4">More...</a><br /></td></tr>
<tr class="separator:gaa6072e82773d21f4a76c203292dffde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f342a1aa060e60f2ad44b44ccd0e97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga42f342a1aa060e60f2ad44b44ccd0e97">DL_ADC12_getRawDMATriggerStatus</a> (const ADC12_Regs *adc12, uint32_t dmaMask)</td></tr>
<tr class="memdesc:ga42f342a1aa060e60f2ad44b44ccd0e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check DMA triggers flag of any adc12 dma trigger.  <a href="group___a_d_c12.html#ga42f342a1aa060e60f2ad44b44ccd0e97">More...</a><br /></td></tr>
<tr class="separator:ga42f342a1aa060e60f2ad44b44ccd0e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bd801686fc71a7c4c8cadfc37077ff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c12.html#ga77bd801686fc71a7c4c8cadfc37077ff">DL_ADC12_clearDMATriggerStatus</a> (ADC12_Regs *adc12, uint32_t dmaMask)</td></tr>
<tr class="memdesc:ga77bd801686fc71a7c4c8cadfc37077ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending adc12 DMA triggers.  <a href="group___a_d_c12.html#ga77bd801686fc71a7c4c8cadfc37077ff">More...</a><br /></td></tr>
<tr class="separator:ga77bd801686fc71a7c4c8cadfc37077ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
