<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=437" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2005-07-25T17:43:07-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=437</id>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2005-07-25T17:43:07-07:00</updated>
<published>2005-07-25T17:43:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3099#p3099</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3099#p3099"/>
<title type="html"><![CDATA[MMC1 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3099#p3099"><![CDATA[
<div class="codetitle"><b>Code:</b></div><div class="codecontent">43210  MMC1 Control Register &#40;CPU$8000&#41;<br />|||||<br />|||++- Mirroring type &#40;0/1: 1-screen; 2: horizontal; 3: vertical&#41;<br />|++--- 0/1: Swap 32 KB PRG banks<br />|      2: Hardwire $8000 and swap $C000;<br />|      3: Hardwire $C000 and swap $8000<br />+----- 0: Swap 8 KB CHR banks<br />       1: Swap 4 KB CHR banks<br /><br /></div><br />ORing $0C into reg0 sets the PRG swapping mode to 3, which is most like UNROM.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Jul 25, 2005 5:43 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2005-07-25T14:08:29-07:00</updated>
<published>2005-07-25T14:08:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3091#p3091</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3091#p3091"/>
<title type="html"><![CDATA[MMC1 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3091#p3091"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />0Ch is an older way of writing $0C or 0x0C, which mean 01100 binary.<br /></div><br /><br />Hehe, I know that. I want to know the reason for doing <em>OR 0Ch</em> at shift register reset on <strong>reg0</strong>. ^_^;;<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Mon Jul 25, 2005 2:08 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2005-07-25T12:45:39-07:00</updated>
<published>2005-07-25T12:45:39-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3086#p3086</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3086#p3086"/>
<title type="html"><![CDATA[Re: MMC1 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3086#p3086"><![CDATA[
<div class="quotetitle">Fx3 wrote:</div><div class="quotecontent"><br />Regarding this topic...<br /><!-- m --><a class="postlink" href="http://nesdev.com/bbs/viewtopic.php?t=252">http://nesdev.com/bbs/viewtopic.php?t=252</a><!-- m --><br /><br />...and this quote from Wiki:<br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">There are <strong>four 5-bit wide registers</strong> in the MMC1, loaded by sequentially writing 5 bits of data to a particular memory range. Incoming data is <strong>temporarily stored in a 5-bit shift register</strong>.<br /></div><br /><br />Questions:<br />-1. Can the MMC1's temporary shift register be reseted prematurely?</div><br />D7=1 and it can.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />-2. There's only <strong>one</strong> temporary 5-bit register that transfers its value to <strong>one of the 4 registers</strong>. Is this correct?<br /></div><br />Yes. As I understand it, there are five registers on the mapper: reg0, reg1, reg2, reg3, and the shift register. Once the shift register is full, the mapper copies its contents to one of the other registers (selected by a demux connected to A14 and A13) and then empties the shift register.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />What's the meaning of <strong>reg0 |= 0Ch</strong> when the reset bit is set?<br /></div><br />0Ch is an older way of writing $0C or 0x0C, which mean 01100 binary.<br /><br />The C expression { reg0 |= 0x0C; } is equivalent to { reg0 = reg0 | 0x0C; } In C, the pipe operator | does a bitwise or, and |= does a read, bitwise or, and write (like 'tsb' on 65C02 and 65C816). This means that bits D3 and D2 of reg0 are set to 1 without affecting D0, D1, and D4.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Jul 25, 2005 12:45 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2005-07-25T12:23:29-07:00</updated>
<published>2005-07-25T12:23:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3084#p3084</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3084#p3084"/>
<title type="html"><![CDATA[MMC1 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=437&amp;p=3084#p3084"><![CDATA[
Regarding this topic...<br /><!-- m --><a class="postlink" href="http://nesdev.com/bbs/viewtopic.php?t=252">http://nesdev.com/bbs/viewtopic.php?t=252</a><!-- m --><br /><br />...and this quote from Wiki:<br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />There are <strong>four 5-bit wide registers</strong> in the MMC1, loaded by sequentially writing 5 bits of data to a particular memory range. Incoming data is <strong>temporarily stored in a 5-bit shift register</strong>.<br /></div><br /><br />Questions:<br />-1. Can the MMC1's temporary shift register be reseted prematurely? I mean, with less than 5 writes? There's an old "fix" here that checks the address written; if it changes, so the shift register is reset.<br /><br />-2. There's only <strong>one</strong> temporary 5-bit register that transfers its value to <strong>one of the 4 registers</strong>. Is this correct?<br /><br />-3. What's the meaning of <strong>reg0 |= 0Ch</strong> when the reset bit is set?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Mon Jul 25, 2005 12:23 pm</p><hr />
]]></content>
</entry>
</feed>