
DumBadgeFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006d34  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000009c  20000000  00006d34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001ac  2000009c  00006dd0  0002009c  2**2
                  ALLOC
  3 .stack        00002000  20000248  00006f7c  0002009c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002f399  00000000  00000000  0002011d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000040e6  00000000  00000000  0004f4b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005f41  00000000  00000000  0005359c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000610  00000000  00000000  000594dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000760  00000000  00000000  00059aed  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001c33b  00000000  00000000  0005a24d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000dd42  00000000  00000000  00076588  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00090101  00000000  00000000  000842ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000170c  00000000  00000000  001143cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	48 22 00 20 c1 18 00 00 bd 18 00 00 bd 18 00 00     H". ............
	...
      2c:	bd 18 00 00 00 00 00 00 00 00 00 00 bd 18 00 00     ................
      3c:	bd 18 00 00 bd 18 00 00 bd 18 00 00 bd 18 00 00     ................
      4c:	bd 18 00 00 bd 18 00 00 bd 18 00 00 bd 18 00 00     ................
      5c:	bd 18 00 00 bd 18 00 00 61 0b 00 00 71 0b 00 00     ........a...q...
      6c:	81 0b 00 00 91 0b 00 00 a1 0b 00 00 b1 0b 00 00     ................
      7c:	bd 18 00 00 bd 18 00 00 bd 18 00 00 8d 2d 00 00     .............-..
      8c:	bd 18 00 00 bd 18 00 00 bd 18 00 00 bd 18 00 00     ................
      9c:	95 06 00 00 bd 18 00 00 bd 18 00 00 bd 18 00 00     ................
      ac:	bd 18 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000009c 	.word	0x2000009c
      d4:	00000000 	.word	0x00000000
      d8:	00006d34 	.word	0x00006d34

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000a0 	.word	0x200000a0
     108:	00006d34 	.word	0x00006d34
     10c:	00006d34 	.word	0x00006d34
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	0000164d 	.word	0x0000164d
     140:	000038e9 	.word	0x000038e9
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_ms+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_ms+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_ms+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_ms+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000000 	.word	0x20000000
     17c:	e000e010 	.word	0xe000e010

00000180 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     180:	4b0c      	ldr	r3, [pc, #48]	; (1b4 <cpu_irq_enter_critical+0x34>)
     182:	681b      	ldr	r3, [r3, #0]
     184:	2b00      	cmp	r3, #0
     186:	d106      	bne.n	196 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     188:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     18c:	2b00      	cmp	r3, #0
     18e:	d007      	beq.n	1a0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     190:	2200      	movs	r2, #0
     192:	4b09      	ldr	r3, [pc, #36]	; (1b8 <cpu_irq_enter_critical+0x38>)
     194:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     196:	4a07      	ldr	r2, [pc, #28]	; (1b4 <cpu_irq_enter_critical+0x34>)
     198:	6813      	ldr	r3, [r2, #0]
     19a:	3301      	adds	r3, #1
     19c:	6013      	str	r3, [r2, #0]
}
     19e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1a0:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     1a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1a6:	2200      	movs	r2, #0
     1a8:	4b04      	ldr	r3, [pc, #16]	; (1bc <cpu_irq_enter_critical+0x3c>)
     1aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1ac:	3201      	adds	r2, #1
     1ae:	4b02      	ldr	r3, [pc, #8]	; (1b8 <cpu_irq_enter_critical+0x38>)
     1b0:	701a      	strb	r2, [r3, #0]
     1b2:	e7f0      	b.n	196 <cpu_irq_enter_critical+0x16>
     1b4:	200000b8 	.word	0x200000b8
     1b8:	200000bc 	.word	0x200000bc
     1bc:	20000008 	.word	0x20000008

000001c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1c0:	4b08      	ldr	r3, [pc, #32]	; (1e4 <cpu_irq_leave_critical+0x24>)
     1c2:	681a      	ldr	r2, [r3, #0]
     1c4:	3a01      	subs	r2, #1
     1c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c8:	681b      	ldr	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d109      	bne.n	1e2 <cpu_irq_leave_critical+0x22>
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <cpu_irq_leave_critical+0x28>)
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d005      	beq.n	1e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1d6:	2201      	movs	r2, #1
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <cpu_irq_leave_critical+0x2c>)
     1da:	701a      	strb	r2, [r3, #0]
     1dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     1e0:	b662      	cpsie	i
	}
}
     1e2:	4770      	bx	lr
     1e4:	200000b8 	.word	0x200000b8
     1e8:	200000bc 	.word	0x200000bc
     1ec:	20000008 	.word	0x20000008

000001f0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f4:	ac01      	add	r4, sp, #4
     1f6:	2501      	movs	r5, #1
     1f8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     1fa:	2700      	movs	r7, #0
     1fc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1fe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     200:	0021      	movs	r1, r4
     202:	203e      	movs	r0, #62	; 0x3e
     204:	4e06      	ldr	r6, [pc, #24]	; (220 <system_board_init+0x30>)
     206:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     208:	2280      	movs	r2, #128	; 0x80
     20a:	05d2      	lsls	r2, r2, #23
     20c:	4b05      	ldr	r3, [pc, #20]	; (224 <system_board_init+0x34>)
     20e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     210:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     212:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200f      	movs	r0, #15
     218:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     21a:	b003      	add	sp, #12
     21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     21e:	46c0      	nop			; (mov r8, r8)
     220:	00000759 	.word	0x00000759
     224:	41004480 	.word	0x41004480

00000228 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     228:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     22a:	2200      	movs	r2, #0
     22c:	2300      	movs	r3, #0
     22e:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     230:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     232:	2100      	movs	r1, #0
     234:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     236:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     238:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     23a:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     23c:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     23e:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	//config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     240:	24c0      	movs	r4, #192	; 0xc0
     242:	0164      	lsls	r4, r4, #5
     244:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     246:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     248:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     24a:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     24c:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     24e:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     250:	242a      	movs	r4, #42	; 0x2a
     252:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     254:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     256:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     258:	3c06      	subs	r4, #6
     25a:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     25c:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     25e:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     260:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     262:	232b      	movs	r3, #43	; 0x2b
     264:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     266:	3301      	adds	r3, #1
     268:	54c1      	strb	r1, [r0, r3]
}
     26a:	bd10      	pop	{r4, pc}

0000026c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     26c:	b5f0      	push	{r4, r5, r6, r7, lr}
     26e:	46d6      	mov	lr, sl
     270:	464f      	mov	r7, r9
     272:	4646      	mov	r6, r8
     274:	b5c0      	push	{r6, r7, lr}
     276:	b096      	sub	sp, #88	; 0x58
     278:	0007      	movs	r7, r0
     27a:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     27c:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     27e:	4ac6      	ldr	r2, [pc, #792]	; (598 <adc_init+0x32c>)
     280:	6a10      	ldr	r0, [r2, #32]
     282:	2380      	movs	r3, #128	; 0x80
     284:	025b      	lsls	r3, r3, #9
     286:	4303      	orrs	r3, r0
     288:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     28a:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     28c:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     28e:	07db      	lsls	r3, r3, #31
     290:	d505      	bpl.n	29e <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     292:	b016      	add	sp, #88	; 0x58
     294:	bc1c      	pop	{r2, r3, r4}
     296:	4690      	mov	r8, r2
     298:	4699      	mov	r9, r3
     29a:	46a2      	mov	sl, r4
     29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     29e:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     2a0:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     2a2:	079b      	lsls	r3, r3, #30
     2a4:	d4f5      	bmi.n	292 <adc_init+0x26>
	module_inst->reference = config->reference;
     2a6:	7873      	ldrb	r3, [r6, #1]
     2a8:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     2aa:	2b00      	cmp	r3, #0
     2ac:	d104      	bne.n	2b8 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     2ae:	4abb      	ldr	r2, [pc, #748]	; (59c <adc_init+0x330>)
     2b0:	6c13      	ldr	r3, [r2, #64]	; 0x40
     2b2:	2104      	movs	r1, #4
     2b4:	430b      	orrs	r3, r1
     2b6:	6413      	str	r3, [r2, #64]	; 0x40
		module_inst->callback[i] = NULL;
     2b8:	2300      	movs	r3, #0
     2ba:	60bb      	str	r3, [r7, #8]
     2bc:	60fb      	str	r3, [r7, #12]
     2be:	613b      	str	r3, [r7, #16]
	module_inst->registered_callback_mask = 0;
     2c0:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     2c2:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     2c4:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     2c6:	773b      	strb	r3, [r7, #28]
	_adc_instances[0] = module_inst;
     2c8:	4bb5      	ldr	r3, [pc, #724]	; (5a0 <adc_init+0x334>)
     2ca:	601f      	str	r7, [r3, #0]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     2cc:	232a      	movs	r3, #42	; 0x2a
     2ce:	5cf3      	ldrb	r3, [r6, r3]
     2d0:	2b00      	cmp	r3, #0
     2d2:	d105      	bne.n	2e0 <adc_init+0x74>
     2d4:	7d33      	ldrb	r3, [r6, #20]
     2d6:	2b00      	cmp	r3, #0
     2d8:	d102      	bne.n	2e0 <adc_init+0x74>
		module_inst->software_trigger = true;
     2da:	3301      	adds	r3, #1
     2dc:	777b      	strb	r3, [r7, #29]
     2de:	e001      	b.n	2e4 <adc_init+0x78>
		module_inst->software_trigger = false;
     2e0:	2300      	movs	r3, #0
     2e2:	777b      	strb	r3, [r7, #29]
	Adc *const adc_module = module_inst->hw;
     2e4:	683b      	ldr	r3, [r7, #0]
     2e6:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     2e8:	7833      	ldrb	r3, [r6, #0]
     2ea:	466a      	mov	r2, sp
     2ec:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     2ee:	4669      	mov	r1, sp
     2f0:	201e      	movs	r0, #30
     2f2:	4bac      	ldr	r3, [pc, #688]	; (5a4 <adc_init+0x338>)
     2f4:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     2f6:	201e      	movs	r0, #30
     2f8:	4bab      	ldr	r3, [pc, #684]	; (5a8 <adc_init+0x33c>)
     2fa:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     2fc:	232c      	movs	r3, #44	; 0x2c
     2fe:	5cf2      	ldrb	r2, [r6, r3]
     300:	2a00      	cmp	r2, #0
     302:	d054      	beq.n	3ae <adc_init+0x142>
		uint8_t offset = config->pin_scan.offset_start_scan;
     304:	3b01      	subs	r3, #1
     306:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     308:	7b33      	ldrb	r3, [r6, #12]
     30a:	18eb      	adds	r3, r5, r3
     30c:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     30e:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     310:	b2c9      	uxtb	r1, r1
     312:	428b      	cmp	r3, r1
     314:	d221      	bcs.n	35a <adc_init+0xee>
     316:	1952      	adds	r2, r2, r5
     318:	b2d3      	uxtb	r3, r2
     31a:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     31c:	4ba3      	ldr	r3, [pc, #652]	; (5ac <adc_init+0x340>)
     31e:	469a      	mov	sl, r3
     320:	e003      	b.n	32a <adc_init+0xbe>
			offset++;
     322:	3501      	adds	r5, #1
     324:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     326:	454d      	cmp	r5, r9
     328:	d017      	beq.n	35a <adc_init+0xee>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     32a:	240f      	movs	r4, #15
     32c:	402c      	ands	r4, r5
     32e:	7b33      	ldrb	r3, [r6, #12]
     330:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     332:	2250      	movs	r2, #80	; 0x50
     334:	499e      	ldr	r1, [pc, #632]	; (5b0 <adc_init+0x344>)
     336:	a802      	add	r0, sp, #8
     338:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     33a:	2c13      	cmp	r4, #19
     33c:	d8f1      	bhi.n	322 <adc_init+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     33e:	00a4      	lsls	r4, r4, #2
     340:	ab02      	add	r3, sp, #8
     342:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     344:	a901      	add	r1, sp, #4
     346:	2300      	movs	r3, #0
     348:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     34a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     34c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     34e:	3301      	adds	r3, #1
     350:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     352:	b2c0      	uxtb	r0, r0
     354:	4b97      	ldr	r3, [pc, #604]	; (5b4 <adc_init+0x348>)
     356:	4798      	blx	r3
     358:	e7e3      	b.n	322 <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     35a:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     35c:	2250      	movs	r2, #80	; 0x50
     35e:	4994      	ldr	r1, [pc, #592]	; (5b0 <adc_init+0x344>)
     360:	a802      	add	r0, sp, #8
     362:	4b92      	ldr	r3, [pc, #584]	; (5ac <adc_init+0x340>)
     364:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     366:	2c13      	cmp	r4, #19
     368:	d913      	bls.n	392 <adc_init+0x126>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     36a:	7d73      	ldrb	r3, [r6, #21]
     36c:	009b      	lsls	r3, r3, #2
     36e:	b2db      	uxtb	r3, r3
     370:	4642      	mov	r2, r8
     372:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     374:	7db3      	ldrb	r3, [r6, #22]
     376:	01db      	lsls	r3, r3, #7
     378:	7872      	ldrb	r2, [r6, #1]
     37a:	4313      	orrs	r3, r2
     37c:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     37e:	4642      	mov	r2, r8
     380:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     382:	7933      	ldrb	r3, [r6, #4]
     384:	2b34      	cmp	r3, #52	; 0x34
     386:	d900      	bls.n	38a <adc_init+0x11e>
     388:	e17b      	b.n	682 <adc_init+0x416>
     38a:	009b      	lsls	r3, r3, #2
     38c:	4a8a      	ldr	r2, [pc, #552]	; (5b8 <adc_init+0x34c>)
     38e:	58d3      	ldr	r3, [r2, r3]
     390:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     392:	00a4      	lsls	r4, r4, #2
     394:	ab02      	add	r3, sp, #8
     396:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     398:	a901      	add	r1, sp, #4
     39a:	2300      	movs	r3, #0
     39c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     39e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3a0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3a2:	3301      	adds	r3, #1
     3a4:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3a6:	b2c0      	uxtb	r0, r0
     3a8:	4b82      	ldr	r3, [pc, #520]	; (5b4 <adc_init+0x348>)
     3aa:	4798      	blx	r3
     3ac:	e7dd      	b.n	36a <adc_init+0xfe>
		_adc_configure_ain_pin(config->positive_input);
     3ae:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     3b0:	2250      	movs	r2, #80	; 0x50
     3b2:	497f      	ldr	r1, [pc, #508]	; (5b0 <adc_init+0x344>)
     3b4:	a802      	add	r0, sp, #8
     3b6:	4b7d      	ldr	r3, [pc, #500]	; (5ac <adc_init+0x340>)
     3b8:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     3ba:	2c13      	cmp	r4, #19
     3bc:	d915      	bls.n	3ea <adc_init+0x17e>
		_adc_configure_ain_pin(config->negative_input);
     3be:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     3c0:	2250      	movs	r2, #80	; 0x50
     3c2:	497b      	ldr	r1, [pc, #492]	; (5b0 <adc_init+0x344>)
     3c4:	a802      	add	r0, sp, #8
     3c6:	4b79      	ldr	r3, [pc, #484]	; (5ac <adc_init+0x340>)
     3c8:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     3ca:	2c13      	cmp	r4, #19
     3cc:	d8cd      	bhi.n	36a <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3ce:	00a4      	lsls	r4, r4, #2
     3d0:	ab02      	add	r3, sp, #8
     3d2:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3d4:	a901      	add	r1, sp, #4
     3d6:	2300      	movs	r3, #0
     3d8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3da:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3dc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3de:	3301      	adds	r3, #1
     3e0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3e2:	b2c0      	uxtb	r0, r0
     3e4:	4b73      	ldr	r3, [pc, #460]	; (5b4 <adc_init+0x348>)
     3e6:	4798      	blx	r3
     3e8:	e7bf      	b.n	36a <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3ea:	00a4      	lsls	r4, r4, #2
     3ec:	ab02      	add	r3, sp, #8
     3ee:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3f0:	a901      	add	r1, sp, #4
     3f2:	2300      	movs	r3, #0
     3f4:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3f6:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3f8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3fa:	3301      	adds	r3, #1
     3fc:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3fe:	b2c0      	uxtb	r0, r0
     400:	4b6c      	ldr	r3, [pc, #432]	; (5b4 <adc_init+0x348>)
     402:	4798      	blx	r3
     404:	e7db      	b.n	3be <adc_init+0x152>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     406:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     408:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     40a:	2102      	movs	r1, #2
     40c:	e01a      	b.n	444 <adc_init+0x1d8>
		adjres = config->divide_result;
     40e:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     410:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     412:	2410      	movs	r4, #16
     414:	e016      	b.n	444 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     416:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     418:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     41a:	2101      	movs	r1, #1
     41c:	e012      	b.n	444 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     41e:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     420:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     422:	2100      	movs	r1, #0
     424:	e00e      	b.n	444 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     426:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     428:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     42a:	2100      	movs	r1, #0
     42c:	e00a      	b.n	444 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     42e:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     430:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     432:	2100      	movs	r1, #0
     434:	e006      	b.n	444 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     436:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     438:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     43a:	2100      	movs	r1, #0
     43c:	e002      	b.n	444 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     43e:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     440:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     442:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     444:	0109      	lsls	r1, r1, #4
     446:	2270      	movs	r2, #112	; 0x70
     448:	400a      	ands	r2, r1
     44a:	4313      	orrs	r3, r2
     44c:	4642      	mov	r2, r8
     44e:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     450:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     452:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     454:	2b3f      	cmp	r3, #63	; 0x3f
     456:	d900      	bls.n	45a <adc_init+0x1ee>
     458:	e71b      	b.n	292 <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     45a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     45c:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     45e:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     460:	b25b      	sxtb	r3, r3
     462:	2b00      	cmp	r3, #0
     464:	dbfb      	blt.n	45e <adc_init+0x1f2>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     466:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     468:	8872      	ldrh	r2, [r6, #2]
     46a:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     46c:	2224      	movs	r2, #36	; 0x24
     46e:	5cb2      	ldrb	r2, [r6, r2]
     470:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     472:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     474:	7d32      	ldrb	r2, [r6, #20]
     476:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     478:	4313      	orrs	r3, r2
     47a:	7cb2      	ldrb	r2, [r6, #18]
     47c:	0052      	lsls	r2, r2, #1
     47e:	4313      	orrs	r3, r2
     480:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     482:	4642      	mov	r2, r8
     484:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     486:	7e33      	ldrb	r3, [r6, #24]
     488:	2b00      	cmp	r3, #0
     48a:	d020      	beq.n	4ce <adc_init+0x262>
		switch (resolution) {
     48c:	2c10      	cmp	r4, #16
     48e:	d100      	bne.n	492 <adc_init+0x226>
     490:	e0d9      	b.n	646 <adc_init+0x3da>
     492:	d800      	bhi.n	496 <adc_init+0x22a>
     494:	e098      	b.n	5c8 <adc_init+0x35c>
     496:	2c20      	cmp	r4, #32
     498:	d100      	bne.n	49c <adc_init+0x230>
     49a:	e0b6      	b.n	60a <adc_init+0x39e>
     49c:	2c30      	cmp	r4, #48	; 0x30
     49e:	d116      	bne.n	4ce <adc_init+0x262>
			if (config->differential_mode &&
     4a0:	7cf2      	ldrb	r2, [r6, #19]
     4a2:	2a00      	cmp	r2, #0
     4a4:	d00a      	beq.n	4bc <adc_init+0x250>
					(config->window.window_lower_value > 127 ||
     4a6:	69f2      	ldr	r2, [r6, #28]
     4a8:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     4aa:	2017      	movs	r0, #23
			if (config->differential_mode &&
     4ac:	2aff      	cmp	r2, #255	; 0xff
     4ae:	d900      	bls.n	4b2 <adc_init+0x246>
     4b0:	e6ef      	b.n	292 <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     4b2:	6a32      	ldr	r2, [r6, #32]
     4b4:	3280      	adds	r2, #128	; 0x80
     4b6:	2aff      	cmp	r2, #255	; 0xff
     4b8:	d900      	bls.n	4bc <adc_init+0x250>
     4ba:	e6ea      	b.n	292 <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     4bc:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     4be:	69f2      	ldr	r2, [r6, #28]
     4c0:	2aff      	cmp	r2, #255	; 0xff
     4c2:	dd00      	ble.n	4c6 <adc_init+0x25a>
     4c4:	e6e5      	b.n	292 <adc_init+0x26>
     4c6:	6a32      	ldr	r2, [r6, #32]
     4c8:	2aff      	cmp	r2, #255	; 0xff
     4ca:	dd00      	ble.n	4ce <adc_init+0x262>
     4cc:	e6e1      	b.n	292 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     4ce:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4d0:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     4d2:	b252      	sxtb	r2, r2
     4d4:	2a00      	cmp	r2, #0
     4d6:	dbfb      	blt.n	4d0 <adc_init+0x264>
	adc_module->WINCTRL.reg = config->window.window_mode;
     4d8:	4642      	mov	r2, r8
     4da:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     4dc:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4de:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     4e0:	b25b      	sxtb	r3, r3
     4e2:	2b00      	cmp	r3, #0
     4e4:	dbfb      	blt.n	4de <adc_init+0x272>
	adc_module->WINLT.reg =
     4e6:	8bb3      	ldrh	r3, [r6, #28]
     4e8:	4642      	mov	r2, r8
     4ea:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     4ec:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4ee:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     4f0:	b25b      	sxtb	r3, r3
     4f2:	2b00      	cmp	r3, #0
     4f4:	dbfb      	blt.n	4ee <adc_init+0x282>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     4f6:	8c33      	ldrh	r3, [r6, #32]
     4f8:	4642      	mov	r2, r8
     4fa:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     4fc:	232c      	movs	r3, #44	; 0x2c
     4fe:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     500:	2b00      	cmp	r3, #0
     502:	d005      	beq.n	510 <adc_init+0x2a4>
		inputs_to_scan--;
     504:	3b01      	subs	r3, #1
     506:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     508:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     50a:	2b0f      	cmp	r3, #15
     50c:	d900      	bls.n	510 <adc_init+0x2a4>
     50e:	e6c0      	b.n	292 <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     510:	222b      	movs	r2, #43	; 0x2b
     512:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     514:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     516:	290f      	cmp	r1, #15
     518:	d900      	bls.n	51c <adc_init+0x2b0>
     51a:	e6ba      	b.n	292 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     51c:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     51e:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     520:	b252      	sxtb	r2, r2
     522:	2a00      	cmp	r2, #0
     524:	dbfb      	blt.n	51e <adc_init+0x2b2>
			config->negative_input |
     526:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     528:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     52a:	4302      	orrs	r2, r0
     52c:	68b0      	ldr	r0, [r6, #8]
     52e:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     530:	0509      	lsls	r1, r1, #20
			config->negative_input |
     532:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     534:	041b      	lsls	r3, r3, #16
			config->negative_input |
     536:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     538:	4642      	mov	r2, r8
     53a:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     53c:	232a      	movs	r3, #42	; 0x2a
     53e:	5cf3      	ldrb	r3, [r6, r3]
     540:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     542:	230f      	movs	r3, #15
     544:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     546:	3315      	adds	r3, #21
     548:	5cf3      	ldrb	r3, [r6, r3]
     54a:	2b00      	cmp	r3, #0
     54c:	d012      	beq.n	574 <adc_init+0x308>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     54e:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     550:	4a1a      	ldr	r2, [pc, #104]	; (5bc <adc_init+0x350>)
			return STATUS_ERR_INVALID_ARG;
     552:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     554:	4293      	cmp	r3, r2
     556:	d900      	bls.n	55a <adc_init+0x2ee>
     558:	e69b      	b.n	292 <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     55a:	4642      	mov	r2, r8
     55c:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     55e:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     560:	2380      	movs	r3, #128	; 0x80
     562:	011b      	lsls	r3, r3, #4
     564:	18d3      	adds	r3, r2, r3
     566:	4915      	ldr	r1, [pc, #84]	; (5bc <adc_init+0x350>)
     568:	b29b      	uxth	r3, r3
     56a:	428b      	cmp	r3, r1
     56c:	d900      	bls.n	570 <adc_init+0x304>
     56e:	e690      	b.n	292 <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     570:	4643      	mov	r3, r8
     572:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     574:	4b12      	ldr	r3, [pc, #72]	; (5c0 <adc_init+0x354>)
     576:	681b      	ldr	r3, [r3, #0]
     578:	015b      	lsls	r3, r3, #5
     57a:	22e0      	movs	r2, #224	; 0xe0
     57c:	00d2      	lsls	r2, r2, #3
     57e:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     580:	4a10      	ldr	r2, [pc, #64]	; (5c4 <adc_init+0x358>)
     582:	6851      	ldr	r1, [r2, #4]
     584:	0149      	lsls	r1, r1, #5
     586:	6812      	ldr	r2, [r2, #0]
     588:	0ed2      	lsrs	r2, r2, #27
     58a:	430a      	orrs	r2, r1
     58c:	b2d2      	uxtb	r2, r2
			) |
     58e:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     590:	4642      	mov	r2, r8
     592:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     594:	2000      	movs	r0, #0
     596:	e67c      	b.n	292 <adc_init+0x26>
     598:	40000400 	.word	0x40000400
     59c:	40000800 	.word	0x40000800
     5a0:	20000188 	.word	0x20000188
     5a4:	00001765 	.word	0x00001765
     5a8:	000016d9 	.word	0x000016d9
     5ac:	00003a9d 	.word	0x00003a9d
     5b0:	00004c5c 	.word	0x00004c5c
     5b4:	0000185d 	.word	0x0000185d
     5b8:	00004b88 	.word	0x00004b88
     5bc:	00000fff 	.word	0x00000fff
     5c0:	00806024 	.word	0x00806024
     5c4:	00806020 	.word	0x00806020
		switch (resolution) {
     5c8:	2c00      	cmp	r4, #0
     5ca:	d000      	beq.n	5ce <adc_init+0x362>
     5cc:	e77f      	b.n	4ce <adc_init+0x262>
			if (config->differential_mode &&
     5ce:	7cf2      	ldrb	r2, [r6, #19]
     5d0:	2a00      	cmp	r2, #0
     5d2:	d00f      	beq.n	5f4 <adc_init+0x388>
					(config->window.window_lower_value > 2047 ||
     5d4:	69f2      	ldr	r2, [r6, #28]
     5d6:	2180      	movs	r1, #128	; 0x80
     5d8:	0109      	lsls	r1, r1, #4
     5da:	468c      	mov	ip, r1
     5dc:	4462      	add	r2, ip
			if (config->differential_mode &&
     5de:	492a      	ldr	r1, [pc, #168]	; (688 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     5e0:	2017      	movs	r0, #23
			if (config->differential_mode &&
     5e2:	428a      	cmp	r2, r1
     5e4:	d900      	bls.n	5e8 <adc_init+0x37c>
     5e6:	e654      	b.n	292 <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     5e8:	6a32      	ldr	r2, [r6, #32]
     5ea:	4462      	add	r2, ip
     5ec:	4926      	ldr	r1, [pc, #152]	; (688 <adc_init+0x41c>)
     5ee:	428a      	cmp	r2, r1
     5f0:	d900      	bls.n	5f4 <adc_init+0x388>
     5f2:	e64e      	b.n	292 <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     5f4:	4a24      	ldr	r2, [pc, #144]	; (688 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     5f6:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     5f8:	69f1      	ldr	r1, [r6, #28]
     5fa:	4291      	cmp	r1, r2
     5fc:	dd00      	ble.n	600 <adc_init+0x394>
     5fe:	e648      	b.n	292 <adc_init+0x26>
     600:	6a31      	ldr	r1, [r6, #32]
     602:	4291      	cmp	r1, r2
     604:	dd00      	ble.n	608 <adc_init+0x39c>
     606:	e644      	b.n	292 <adc_init+0x26>
     608:	e761      	b.n	4ce <adc_init+0x262>
			if (config->differential_mode &&
     60a:	7cf2      	ldrb	r2, [r6, #19]
     60c:	2a00      	cmp	r2, #0
     60e:	d00f      	beq.n	630 <adc_init+0x3c4>
					(config->window.window_lower_value > 511 ||
     610:	69f2      	ldr	r2, [r6, #28]
     612:	2180      	movs	r1, #128	; 0x80
     614:	0089      	lsls	r1, r1, #2
     616:	468c      	mov	ip, r1
     618:	4462      	add	r2, ip
			if (config->differential_mode &&
     61a:	491c      	ldr	r1, [pc, #112]	; (68c <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     61c:	2017      	movs	r0, #23
			if (config->differential_mode &&
     61e:	428a      	cmp	r2, r1
     620:	d900      	bls.n	624 <adc_init+0x3b8>
     622:	e636      	b.n	292 <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     624:	6a32      	ldr	r2, [r6, #32]
     626:	4462      	add	r2, ip
     628:	4918      	ldr	r1, [pc, #96]	; (68c <adc_init+0x420>)
     62a:	428a      	cmp	r2, r1
     62c:	d900      	bls.n	630 <adc_init+0x3c4>
     62e:	e630      	b.n	292 <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     630:	4a16      	ldr	r2, [pc, #88]	; (68c <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     632:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     634:	69f1      	ldr	r1, [r6, #28]
     636:	4291      	cmp	r1, r2
     638:	dd00      	ble.n	63c <adc_init+0x3d0>
     63a:	e62a      	b.n	292 <adc_init+0x26>
     63c:	6a31      	ldr	r1, [r6, #32]
     63e:	4291      	cmp	r1, r2
     640:	dd00      	ble.n	644 <adc_init+0x3d8>
     642:	e626      	b.n	292 <adc_init+0x26>
     644:	e743      	b.n	4ce <adc_init+0x262>
			if (config->differential_mode &&
     646:	7cf2      	ldrb	r2, [r6, #19]
     648:	2a00      	cmp	r2, #0
     64a:	d00f      	beq.n	66c <adc_init+0x400>
					(config->window.window_lower_value > 32767 ||
     64c:	69f2      	ldr	r2, [r6, #28]
     64e:	2180      	movs	r1, #128	; 0x80
     650:	0209      	lsls	r1, r1, #8
     652:	468c      	mov	ip, r1
     654:	4462      	add	r2, ip
			if (config->differential_mode &&
     656:	490e      	ldr	r1, [pc, #56]	; (690 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     658:	2017      	movs	r0, #23
			if (config->differential_mode &&
     65a:	428a      	cmp	r2, r1
     65c:	d900      	bls.n	660 <adc_init+0x3f4>
     65e:	e618      	b.n	292 <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     660:	6a32      	ldr	r2, [r6, #32]
     662:	4462      	add	r2, ip
     664:	490a      	ldr	r1, [pc, #40]	; (690 <adc_init+0x424>)
     666:	428a      	cmp	r2, r1
     668:	d900      	bls.n	66c <adc_init+0x400>
     66a:	e612      	b.n	292 <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     66c:	4a08      	ldr	r2, [pc, #32]	; (690 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     66e:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     670:	69f1      	ldr	r1, [r6, #28]
     672:	4291      	cmp	r1, r2
     674:	dd00      	ble.n	678 <adc_init+0x40c>
     676:	e60c      	b.n	292 <adc_init+0x26>
     678:	6a31      	ldr	r1, [r6, #32]
     67a:	4291      	cmp	r1, r2
     67c:	dd00      	ble.n	680 <adc_init+0x414>
     67e:	e608      	b.n	292 <adc_init+0x26>
     680:	e725      	b.n	4ce <adc_init+0x262>
		return STATUS_ERR_INVALID_ARG;
     682:	2017      	movs	r0, #23
     684:	e605      	b.n	292 <adc_init+0x26>
     686:	46c0      	nop			; (mov r8, r8)
     688:	00000fff 	.word	0x00000fff
     68c:	000003ff 	.word	0x000003ff
     690:	0000ffff 	.word	0x0000ffff

00000694 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     694:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     696:	4b2f      	ldr	r3, [pc, #188]	; (754 <ADC_Handler+0xc0>)
     698:	681d      	ldr	r5, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     69a:	682b      	ldr	r3, [r5, #0]
     69c:	7e1a      	ldrb	r2, [r3, #24]
     69e:	7ddc      	ldrb	r4, [r3, #23]
     6a0:	4014      	ands	r4, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     6a2:	07e2      	lsls	r2, r4, #31
     6a4:	d416      	bmi.n	6d4 <ADC_Handler+0x40>
	if (flags & ADC_INTFLAG_WINMON) {
     6a6:	0763      	lsls	r3, r4, #29
     6a8:	d508      	bpl.n	6bc <ADC_Handler+0x28>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     6aa:	2304      	movs	r3, #4
     6ac:	682a      	ldr	r2, [r5, #0]
     6ae:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     6b0:	7eeb      	ldrb	r3, [r5, #27]
     6b2:	079b      	lsls	r3, r3, #30
     6b4:	d502      	bpl.n	6bc <ADC_Handler+0x28>
     6b6:	7eab      	ldrb	r3, [r5, #26]
     6b8:	079b      	lsls	r3, r3, #30
     6ba:	d442      	bmi.n	742 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     6bc:	07a3      	lsls	r3, r4, #30
     6be:	d508      	bpl.n	6d2 <ADC_Handler+0x3e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     6c0:	2302      	movs	r3, #2
     6c2:	682a      	ldr	r2, [r5, #0]
     6c4:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     6c6:	7eeb      	ldrb	r3, [r5, #27]
     6c8:	075b      	lsls	r3, r3, #29
     6ca:	d502      	bpl.n	6d2 <ADC_Handler+0x3e>
     6cc:	7eab      	ldrb	r3, [r5, #26]
     6ce:	075b      	lsls	r3, r3, #29
     6d0:	d43b      	bmi.n	74a <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     6d2:	bd70      	pop	{r4, r5, r6, pc}
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     6d4:	2201      	movs	r2, #1
     6d6:	761a      	strb	r2, [r3, #24]
	Adc *const adc_module = module_inst->hw;
     6d8:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     6da:	7e53      	ldrb	r3, [r2, #25]
		while (adc_is_syncing(module)) {
     6dc:	b25b      	sxtb	r3, r3
     6de:	2b00      	cmp	r3, #0
     6e0:	dbfb      	blt.n	6da <ADC_Handler+0x46>
		*(module->job_buffer++) = module->hw->RESULT.reg;
     6e2:	6969      	ldr	r1, [r5, #20]
     6e4:	1c8b      	adds	r3, r1, #2
     6e6:	616b      	str	r3, [r5, #20]
     6e8:	8b53      	ldrh	r3, [r2, #26]
     6ea:	b29b      	uxth	r3, r3
     6ec:	800b      	strh	r3, [r1, #0]
		if (--module->remaining_conversions > 0) {
     6ee:	8b2b      	ldrh	r3, [r5, #24]
     6f0:	3b01      	subs	r3, #1
     6f2:	b29b      	uxth	r3, r3
     6f4:	832b      	strh	r3, [r5, #24]
     6f6:	2b00      	cmp	r3, #0
     6f8:	d011      	beq.n	71e <ADC_Handler+0x8a>
			if (module->software_trigger == true) {
     6fa:	7f6b      	ldrb	r3, [r5, #29]
     6fc:	2b00      	cmp	r3, #0
     6fe:	d0d2      	beq.n	6a6 <ADC_Handler+0x12>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     700:	682a      	ldr	r2, [r5, #0]
     702:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     704:	b25b      	sxtb	r3, r3
     706:	2b00      	cmp	r3, #0
     708:	dbfb      	blt.n	702 <ADC_Handler+0x6e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     70a:	7b13      	ldrb	r3, [r2, #12]
     70c:	2102      	movs	r1, #2
     70e:	430b      	orrs	r3, r1
     710:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     712:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     714:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     716:	b25b      	sxtb	r3, r3
     718:	2b00      	cmp	r3, #0
     71a:	dbfb      	blt.n	714 <ADC_Handler+0x80>
     71c:	e7c3      	b.n	6a6 <ADC_Handler+0x12>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     71e:	2301      	movs	r3, #1
     720:	682a      	ldr	r2, [r5, #0]
     722:	7593      	strb	r3, [r2, #22]
			if (module->job_status == STATUS_BUSY) {
     724:	7f2b      	ldrb	r3, [r5, #28]
     726:	2b05      	cmp	r3, #5
     728:	d1bd      	bne.n	6a6 <ADC_Handler+0x12>
				module->job_status = STATUS_OK;
     72a:	2300      	movs	r3, #0
     72c:	772b      	strb	r3, [r5, #28]
				if ((module->enabled_callback_mask &
     72e:	7eeb      	ldrb	r3, [r5, #27]
     730:	07db      	lsls	r3, r3, #31
     732:	d5b8      	bpl.n	6a6 <ADC_Handler+0x12>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     734:	7eab      	ldrb	r3, [r5, #26]
     736:	07db      	lsls	r3, r3, #31
     738:	d5b5      	bpl.n	6a6 <ADC_Handler+0x12>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     73a:	0028      	movs	r0, r5
     73c:	68ab      	ldr	r3, [r5, #8]
     73e:	4798      	blx	r3
     740:	e7b1      	b.n	6a6 <ADC_Handler+0x12>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     742:	0028      	movs	r0, r5
     744:	68eb      	ldr	r3, [r5, #12]
     746:	4798      	blx	r3
     748:	e7b8      	b.n	6bc <ADC_Handler+0x28>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     74a:	692b      	ldr	r3, [r5, #16]
     74c:	0028      	movs	r0, r5
     74e:	4798      	blx	r3
}
     750:	e7bf      	b.n	6d2 <ADC_Handler+0x3e>
     752:	46c0      	nop			; (mov r8, r8)
     754:	20000188 	.word	0x20000188

00000758 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     758:	b500      	push	{lr}
     75a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     75c:	ab01      	add	r3, sp, #4
     75e:	2280      	movs	r2, #128	; 0x80
     760:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     762:	780a      	ldrb	r2, [r1, #0]
     764:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     766:	784a      	ldrb	r2, [r1, #1]
     768:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     76a:	788a      	ldrb	r2, [r1, #2]
     76c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     76e:	0019      	movs	r1, r3
     770:	4b01      	ldr	r3, [pc, #4]	; (778 <port_pin_set_config+0x20>)
     772:	4798      	blx	r3
}
     774:	b003      	add	sp, #12
     776:	bd00      	pop	{pc}
     778:	0000185d 	.word	0x0000185d

0000077c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     77c:	b5f0      	push	{r4, r5, r6, r7, lr}
     77e:	46de      	mov	lr, fp
     780:	4657      	mov	r7, sl
     782:	464e      	mov	r6, r9
     784:	4645      	mov	r5, r8
     786:	b5e0      	push	{r5, r6, r7, lr}
     788:	b087      	sub	sp, #28
     78a:	4680      	mov	r8, r0
     78c:	9104      	str	r1, [sp, #16]
     78e:	0016      	movs	r6, r2
     790:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     792:	2200      	movs	r2, #0
     794:	2300      	movs	r3, #0
     796:	2100      	movs	r1, #0
     798:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     79a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     79c:	2001      	movs	r0, #1
     79e:	0021      	movs	r1, r4
     7a0:	9600      	str	r6, [sp, #0]
     7a2:	9701      	str	r7, [sp, #4]
     7a4:	465c      	mov	r4, fp
     7a6:	9403      	str	r4, [sp, #12]
     7a8:	4644      	mov	r4, r8
     7aa:	9405      	str	r4, [sp, #20]
     7ac:	e013      	b.n	7d6 <long_division+0x5a>
     7ae:	2420      	movs	r4, #32
     7b0:	1a64      	subs	r4, r4, r1
     7b2:	0005      	movs	r5, r0
     7b4:	40e5      	lsrs	r5, r4
     7b6:	46a8      	mov	r8, r5
     7b8:	e014      	b.n	7e4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     7ba:	9c00      	ldr	r4, [sp, #0]
     7bc:	9d01      	ldr	r5, [sp, #4]
     7be:	1b12      	subs	r2, r2, r4
     7c0:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     7c2:	465c      	mov	r4, fp
     7c4:	464d      	mov	r5, r9
     7c6:	432c      	orrs	r4, r5
     7c8:	46a3      	mov	fp, r4
     7ca:	9c03      	ldr	r4, [sp, #12]
     7cc:	4645      	mov	r5, r8
     7ce:	432c      	orrs	r4, r5
     7d0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     7d2:	3901      	subs	r1, #1
     7d4:	d325      	bcc.n	822 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     7d6:	2420      	movs	r4, #32
     7d8:	4264      	negs	r4, r4
     7da:	190c      	adds	r4, r1, r4
     7dc:	d4e7      	bmi.n	7ae <long_division+0x32>
     7de:	0005      	movs	r5, r0
     7e0:	40a5      	lsls	r5, r4
     7e2:	46a8      	mov	r8, r5
     7e4:	0004      	movs	r4, r0
     7e6:	408c      	lsls	r4, r1
     7e8:	46a1      	mov	r9, r4
		r = r << 1;
     7ea:	1892      	adds	r2, r2, r2
     7ec:	415b      	adcs	r3, r3
     7ee:	0014      	movs	r4, r2
     7f0:	001d      	movs	r5, r3
		if (n & bit_shift) {
     7f2:	9e05      	ldr	r6, [sp, #20]
     7f4:	464f      	mov	r7, r9
     7f6:	403e      	ands	r6, r7
     7f8:	46b4      	mov	ip, r6
     7fa:	9e04      	ldr	r6, [sp, #16]
     7fc:	4647      	mov	r7, r8
     7fe:	403e      	ands	r6, r7
     800:	46b2      	mov	sl, r6
     802:	4666      	mov	r6, ip
     804:	4657      	mov	r7, sl
     806:	433e      	orrs	r6, r7
     808:	d003      	beq.n	812 <long_division+0x96>
			r |= 0x01;
     80a:	0006      	movs	r6, r0
     80c:	4326      	orrs	r6, r4
     80e:	0032      	movs	r2, r6
     810:	002b      	movs	r3, r5
		if (r >= d) {
     812:	9c00      	ldr	r4, [sp, #0]
     814:	9d01      	ldr	r5, [sp, #4]
     816:	429d      	cmp	r5, r3
     818:	d8db      	bhi.n	7d2 <long_division+0x56>
     81a:	d1ce      	bne.n	7ba <long_division+0x3e>
     81c:	4294      	cmp	r4, r2
     81e:	d8d8      	bhi.n	7d2 <long_division+0x56>
     820:	e7cb      	b.n	7ba <long_division+0x3e>
     822:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     824:	4658      	mov	r0, fp
     826:	0019      	movs	r1, r3
     828:	b007      	add	sp, #28
     82a:	bc3c      	pop	{r2, r3, r4, r5}
     82c:	4690      	mov	r8, r2
     82e:	4699      	mov	r9, r3
     830:	46a2      	mov	sl, r4
     832:	46ab      	mov	fp, r5
     834:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000836 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     836:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     838:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     83a:	2340      	movs	r3, #64	; 0x40
     83c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     83e:	4281      	cmp	r1, r0
     840:	d202      	bcs.n	848 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     842:	0018      	movs	r0, r3
     844:	bd10      	pop	{r4, pc}
		baud_calculated++;
     846:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     848:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     84a:	1c63      	adds	r3, r4, #1
     84c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     84e:	4288      	cmp	r0, r1
     850:	d9f9      	bls.n	846 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     852:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     854:	2cff      	cmp	r4, #255	; 0xff
     856:	d8f4      	bhi.n	842 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     858:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     85a:	2300      	movs	r3, #0
     85c:	e7f1      	b.n	842 <_sercom_get_sync_baud_val+0xc>
	...

00000860 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     860:	b5f0      	push	{r4, r5, r6, r7, lr}
     862:	b083      	sub	sp, #12
     864:	000f      	movs	r7, r1
     866:	0016      	movs	r6, r2
     868:	aa08      	add	r2, sp, #32
     86a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     86c:	0004      	movs	r4, r0
     86e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     870:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     872:	42bc      	cmp	r4, r7
     874:	d902      	bls.n	87c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     876:	0010      	movs	r0, r2
     878:	b003      	add	sp, #12
     87a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     87c:	2b00      	cmp	r3, #0
     87e:	d114      	bne.n	8aa <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     880:	0002      	movs	r2, r0
     882:	0008      	movs	r0, r1
     884:	2100      	movs	r1, #0
     886:	4c19      	ldr	r4, [pc, #100]	; (8ec <_sercom_get_async_baud_val+0x8c>)
     888:	47a0      	blx	r4
     88a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     88c:	003a      	movs	r2, r7
     88e:	2300      	movs	r3, #0
     890:	2000      	movs	r0, #0
     892:	4c17      	ldr	r4, [pc, #92]	; (8f0 <_sercom_get_async_baud_val+0x90>)
     894:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     896:	2200      	movs	r2, #0
     898:	2301      	movs	r3, #1
     89a:	1a12      	subs	r2, r2, r0
     89c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     89e:	0c12      	lsrs	r2, r2, #16
     8a0:	041b      	lsls	r3, r3, #16
     8a2:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     8a4:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     8a6:	2200      	movs	r2, #0
     8a8:	e7e5      	b.n	876 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     8aa:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     8ac:	2b01      	cmp	r3, #1
     8ae:	d1f9      	bne.n	8a4 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     8b0:	000a      	movs	r2, r1
     8b2:	2300      	movs	r3, #0
     8b4:	2100      	movs	r1, #0
     8b6:	4c0d      	ldr	r4, [pc, #52]	; (8ec <_sercom_get_async_baud_val+0x8c>)
     8b8:	47a0      	blx	r4
     8ba:	0002      	movs	r2, r0
     8bc:	000b      	movs	r3, r1
     8be:	9200      	str	r2, [sp, #0]
     8c0:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     8c2:	0038      	movs	r0, r7
     8c4:	2100      	movs	r1, #0
     8c6:	4c0a      	ldr	r4, [pc, #40]	; (8f0 <_sercom_get_async_baud_val+0x90>)
     8c8:	47a0      	blx	r4
     8ca:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     8cc:	2380      	movs	r3, #128	; 0x80
     8ce:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     8d0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     8d2:	4298      	cmp	r0, r3
     8d4:	d8cf      	bhi.n	876 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     8d6:	0f79      	lsrs	r1, r7, #29
     8d8:	00f8      	lsls	r0, r7, #3
     8da:	9a00      	ldr	r2, [sp, #0]
     8dc:	9b01      	ldr	r3, [sp, #4]
     8de:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     8e0:	00ea      	lsls	r2, r5, #3
     8e2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     8e4:	b2d2      	uxtb	r2, r2
     8e6:	0352      	lsls	r2, r2, #13
     8e8:	432a      	orrs	r2, r5
     8ea:	e7db      	b.n	8a4 <_sercom_get_async_baud_val+0x44>
     8ec:	00003a01 	.word	0x00003a01
     8f0:	0000077d 	.word	0x0000077d

000008f4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     8f4:	b510      	push	{r4, lr}
     8f6:	b082      	sub	sp, #8
     8f8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     8fa:	4b0e      	ldr	r3, [pc, #56]	; (934 <sercom_set_gclk_generator+0x40>)
     8fc:	781b      	ldrb	r3, [r3, #0]
     8fe:	2b00      	cmp	r3, #0
     900:	d007      	beq.n	912 <sercom_set_gclk_generator+0x1e>
     902:	2900      	cmp	r1, #0
     904:	d105      	bne.n	912 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     906:	4b0b      	ldr	r3, [pc, #44]	; (934 <sercom_set_gclk_generator+0x40>)
     908:	785b      	ldrb	r3, [r3, #1]
     90a:	4283      	cmp	r3, r0
     90c:	d010      	beq.n	930 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     90e:	201d      	movs	r0, #29
     910:	e00c      	b.n	92c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     912:	a901      	add	r1, sp, #4
     914:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     916:	2013      	movs	r0, #19
     918:	4b07      	ldr	r3, [pc, #28]	; (938 <sercom_set_gclk_generator+0x44>)
     91a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     91c:	2013      	movs	r0, #19
     91e:	4b07      	ldr	r3, [pc, #28]	; (93c <sercom_set_gclk_generator+0x48>)
     920:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     922:	4b04      	ldr	r3, [pc, #16]	; (934 <sercom_set_gclk_generator+0x40>)
     924:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     926:	2201      	movs	r2, #1
     928:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     92a:	2000      	movs	r0, #0
}
     92c:	b002      	add	sp, #8
     92e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     930:	2000      	movs	r0, #0
     932:	e7fb      	b.n	92c <sercom_set_gclk_generator+0x38>
     934:	200000c0 	.word	0x200000c0
     938:	00001765 	.word	0x00001765
     93c:	000016d9 	.word	0x000016d9

00000940 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     940:	4b40      	ldr	r3, [pc, #256]	; (a44 <_sercom_get_default_pad+0x104>)
     942:	4298      	cmp	r0, r3
     944:	d031      	beq.n	9aa <_sercom_get_default_pad+0x6a>
     946:	d90a      	bls.n	95e <_sercom_get_default_pad+0x1e>
     948:	4b3f      	ldr	r3, [pc, #252]	; (a48 <_sercom_get_default_pad+0x108>)
     94a:	4298      	cmp	r0, r3
     94c:	d04d      	beq.n	9ea <_sercom_get_default_pad+0xaa>
     94e:	4b3f      	ldr	r3, [pc, #252]	; (a4c <_sercom_get_default_pad+0x10c>)
     950:	4298      	cmp	r0, r3
     952:	d05a      	beq.n	a0a <_sercom_get_default_pad+0xca>
     954:	4b3e      	ldr	r3, [pc, #248]	; (a50 <_sercom_get_default_pad+0x110>)
     956:	4298      	cmp	r0, r3
     958:	d037      	beq.n	9ca <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     95a:	2000      	movs	r0, #0
}
     95c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     95e:	4b3d      	ldr	r3, [pc, #244]	; (a54 <_sercom_get_default_pad+0x114>)
     960:	4298      	cmp	r0, r3
     962:	d00c      	beq.n	97e <_sercom_get_default_pad+0x3e>
     964:	4b3c      	ldr	r3, [pc, #240]	; (a58 <_sercom_get_default_pad+0x118>)
     966:	4298      	cmp	r0, r3
     968:	d1f7      	bne.n	95a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     96a:	2901      	cmp	r1, #1
     96c:	d017      	beq.n	99e <_sercom_get_default_pad+0x5e>
     96e:	2900      	cmp	r1, #0
     970:	d05d      	beq.n	a2e <_sercom_get_default_pad+0xee>
     972:	2902      	cmp	r1, #2
     974:	d015      	beq.n	9a2 <_sercom_get_default_pad+0x62>
     976:	2903      	cmp	r1, #3
     978:	d015      	beq.n	9a6 <_sercom_get_default_pad+0x66>
	return 0;
     97a:	2000      	movs	r0, #0
     97c:	e7ee      	b.n	95c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     97e:	2901      	cmp	r1, #1
     980:	d007      	beq.n	992 <_sercom_get_default_pad+0x52>
     982:	2900      	cmp	r1, #0
     984:	d051      	beq.n	a2a <_sercom_get_default_pad+0xea>
     986:	2902      	cmp	r1, #2
     988:	d005      	beq.n	996 <_sercom_get_default_pad+0x56>
     98a:	2903      	cmp	r1, #3
     98c:	d005      	beq.n	99a <_sercom_get_default_pad+0x5a>
	return 0;
     98e:	2000      	movs	r0, #0
     990:	e7e4      	b.n	95c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     992:	4832      	ldr	r0, [pc, #200]	; (a5c <_sercom_get_default_pad+0x11c>)
     994:	e7e2      	b.n	95c <_sercom_get_default_pad+0x1c>
     996:	4832      	ldr	r0, [pc, #200]	; (a60 <_sercom_get_default_pad+0x120>)
     998:	e7e0      	b.n	95c <_sercom_get_default_pad+0x1c>
     99a:	4832      	ldr	r0, [pc, #200]	; (a64 <_sercom_get_default_pad+0x124>)
     99c:	e7de      	b.n	95c <_sercom_get_default_pad+0x1c>
     99e:	4832      	ldr	r0, [pc, #200]	; (a68 <_sercom_get_default_pad+0x128>)
     9a0:	e7dc      	b.n	95c <_sercom_get_default_pad+0x1c>
     9a2:	4832      	ldr	r0, [pc, #200]	; (a6c <_sercom_get_default_pad+0x12c>)
     9a4:	e7da      	b.n	95c <_sercom_get_default_pad+0x1c>
     9a6:	4832      	ldr	r0, [pc, #200]	; (a70 <_sercom_get_default_pad+0x130>)
     9a8:	e7d8      	b.n	95c <_sercom_get_default_pad+0x1c>
     9aa:	2901      	cmp	r1, #1
     9ac:	d007      	beq.n	9be <_sercom_get_default_pad+0x7e>
     9ae:	2900      	cmp	r1, #0
     9b0:	d03f      	beq.n	a32 <_sercom_get_default_pad+0xf2>
     9b2:	2902      	cmp	r1, #2
     9b4:	d005      	beq.n	9c2 <_sercom_get_default_pad+0x82>
     9b6:	2903      	cmp	r1, #3
     9b8:	d005      	beq.n	9c6 <_sercom_get_default_pad+0x86>
	return 0;
     9ba:	2000      	movs	r0, #0
     9bc:	e7ce      	b.n	95c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9be:	482d      	ldr	r0, [pc, #180]	; (a74 <_sercom_get_default_pad+0x134>)
     9c0:	e7cc      	b.n	95c <_sercom_get_default_pad+0x1c>
     9c2:	482d      	ldr	r0, [pc, #180]	; (a78 <_sercom_get_default_pad+0x138>)
     9c4:	e7ca      	b.n	95c <_sercom_get_default_pad+0x1c>
     9c6:	482d      	ldr	r0, [pc, #180]	; (a7c <_sercom_get_default_pad+0x13c>)
     9c8:	e7c8      	b.n	95c <_sercom_get_default_pad+0x1c>
     9ca:	2901      	cmp	r1, #1
     9cc:	d007      	beq.n	9de <_sercom_get_default_pad+0x9e>
     9ce:	2900      	cmp	r1, #0
     9d0:	d031      	beq.n	a36 <_sercom_get_default_pad+0xf6>
     9d2:	2902      	cmp	r1, #2
     9d4:	d005      	beq.n	9e2 <_sercom_get_default_pad+0xa2>
     9d6:	2903      	cmp	r1, #3
     9d8:	d005      	beq.n	9e6 <_sercom_get_default_pad+0xa6>
	return 0;
     9da:	2000      	movs	r0, #0
     9dc:	e7be      	b.n	95c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9de:	4828      	ldr	r0, [pc, #160]	; (a80 <_sercom_get_default_pad+0x140>)
     9e0:	e7bc      	b.n	95c <_sercom_get_default_pad+0x1c>
     9e2:	4828      	ldr	r0, [pc, #160]	; (a84 <_sercom_get_default_pad+0x144>)
     9e4:	e7ba      	b.n	95c <_sercom_get_default_pad+0x1c>
     9e6:	4828      	ldr	r0, [pc, #160]	; (a88 <_sercom_get_default_pad+0x148>)
     9e8:	e7b8      	b.n	95c <_sercom_get_default_pad+0x1c>
     9ea:	2901      	cmp	r1, #1
     9ec:	d007      	beq.n	9fe <_sercom_get_default_pad+0xbe>
     9ee:	2900      	cmp	r1, #0
     9f0:	d023      	beq.n	a3a <_sercom_get_default_pad+0xfa>
     9f2:	2902      	cmp	r1, #2
     9f4:	d005      	beq.n	a02 <_sercom_get_default_pad+0xc2>
     9f6:	2903      	cmp	r1, #3
     9f8:	d005      	beq.n	a06 <_sercom_get_default_pad+0xc6>
	return 0;
     9fa:	2000      	movs	r0, #0
     9fc:	e7ae      	b.n	95c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9fe:	4823      	ldr	r0, [pc, #140]	; (a8c <_sercom_get_default_pad+0x14c>)
     a00:	e7ac      	b.n	95c <_sercom_get_default_pad+0x1c>
     a02:	4823      	ldr	r0, [pc, #140]	; (a90 <_sercom_get_default_pad+0x150>)
     a04:	e7aa      	b.n	95c <_sercom_get_default_pad+0x1c>
     a06:	4823      	ldr	r0, [pc, #140]	; (a94 <_sercom_get_default_pad+0x154>)
     a08:	e7a8      	b.n	95c <_sercom_get_default_pad+0x1c>
     a0a:	2901      	cmp	r1, #1
     a0c:	d007      	beq.n	a1e <_sercom_get_default_pad+0xde>
     a0e:	2900      	cmp	r1, #0
     a10:	d015      	beq.n	a3e <_sercom_get_default_pad+0xfe>
     a12:	2902      	cmp	r1, #2
     a14:	d005      	beq.n	a22 <_sercom_get_default_pad+0xe2>
     a16:	2903      	cmp	r1, #3
     a18:	d005      	beq.n	a26 <_sercom_get_default_pad+0xe6>
	return 0;
     a1a:	2000      	movs	r0, #0
     a1c:	e79e      	b.n	95c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a1e:	481e      	ldr	r0, [pc, #120]	; (a98 <_sercom_get_default_pad+0x158>)
     a20:	e79c      	b.n	95c <_sercom_get_default_pad+0x1c>
     a22:	481e      	ldr	r0, [pc, #120]	; (a9c <_sercom_get_default_pad+0x15c>)
     a24:	e79a      	b.n	95c <_sercom_get_default_pad+0x1c>
     a26:	481e      	ldr	r0, [pc, #120]	; (aa0 <_sercom_get_default_pad+0x160>)
     a28:	e798      	b.n	95c <_sercom_get_default_pad+0x1c>
     a2a:	481e      	ldr	r0, [pc, #120]	; (aa4 <_sercom_get_default_pad+0x164>)
     a2c:	e796      	b.n	95c <_sercom_get_default_pad+0x1c>
     a2e:	2003      	movs	r0, #3
     a30:	e794      	b.n	95c <_sercom_get_default_pad+0x1c>
     a32:	481d      	ldr	r0, [pc, #116]	; (aa8 <_sercom_get_default_pad+0x168>)
     a34:	e792      	b.n	95c <_sercom_get_default_pad+0x1c>
     a36:	481d      	ldr	r0, [pc, #116]	; (aac <_sercom_get_default_pad+0x16c>)
     a38:	e790      	b.n	95c <_sercom_get_default_pad+0x1c>
     a3a:	481d      	ldr	r0, [pc, #116]	; (ab0 <_sercom_get_default_pad+0x170>)
     a3c:	e78e      	b.n	95c <_sercom_get_default_pad+0x1c>
     a3e:	481d      	ldr	r0, [pc, #116]	; (ab4 <_sercom_get_default_pad+0x174>)
     a40:	e78c      	b.n	95c <_sercom_get_default_pad+0x1c>
     a42:	46c0      	nop			; (mov r8, r8)
     a44:	42001000 	.word	0x42001000
     a48:	42001800 	.word	0x42001800
     a4c:	42001c00 	.word	0x42001c00
     a50:	42001400 	.word	0x42001400
     a54:	42000800 	.word	0x42000800
     a58:	42000c00 	.word	0x42000c00
     a5c:	00050003 	.word	0x00050003
     a60:	00060003 	.word	0x00060003
     a64:	00070003 	.word	0x00070003
     a68:	00010003 	.word	0x00010003
     a6c:	001e0003 	.word	0x001e0003
     a70:	001f0003 	.word	0x001f0003
     a74:	00090003 	.word	0x00090003
     a78:	000a0003 	.word	0x000a0003
     a7c:	000b0003 	.word	0x000b0003
     a80:	00110003 	.word	0x00110003
     a84:	00120003 	.word	0x00120003
     a88:	00130003 	.word	0x00130003
     a8c:	000d0003 	.word	0x000d0003
     a90:	000e0003 	.word	0x000e0003
     a94:	000f0003 	.word	0x000f0003
     a98:	00170003 	.word	0x00170003
     a9c:	00180003 	.word	0x00180003
     aa0:	00190003 	.word	0x00190003
     aa4:	00040003 	.word	0x00040003
     aa8:	00080003 	.word	0x00080003
     aac:	00100003 	.word	0x00100003
     ab0:	000c0003 	.word	0x000c0003
     ab4:	00160003 	.word	0x00160003

00000ab8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     ab8:	b530      	push	{r4, r5, lr}
     aba:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     abc:	4b0b      	ldr	r3, [pc, #44]	; (aec <_sercom_get_sercom_inst_index+0x34>)
     abe:	466a      	mov	r2, sp
     ac0:	cb32      	ldmia	r3!, {r1, r4, r5}
     ac2:	c232      	stmia	r2!, {r1, r4, r5}
     ac4:	cb32      	ldmia	r3!, {r1, r4, r5}
     ac6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     ac8:	9b00      	ldr	r3, [sp, #0]
     aca:	4283      	cmp	r3, r0
     acc:	d00b      	beq.n	ae6 <_sercom_get_sercom_inst_index+0x2e>
     ace:	2301      	movs	r3, #1
     ad0:	009a      	lsls	r2, r3, #2
     ad2:	4669      	mov	r1, sp
     ad4:	5852      	ldr	r2, [r2, r1]
     ad6:	4282      	cmp	r2, r0
     ad8:	d006      	beq.n	ae8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     ada:	3301      	adds	r3, #1
     adc:	2b06      	cmp	r3, #6
     ade:	d1f7      	bne.n	ad0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     ae0:	2000      	movs	r0, #0
}
     ae2:	b007      	add	sp, #28
     ae4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     ae6:	2300      	movs	r3, #0
			return i;
     ae8:	b2d8      	uxtb	r0, r3
     aea:	e7fa      	b.n	ae2 <_sercom_get_sercom_inst_index+0x2a>
     aec:	00004cac 	.word	0x00004cac

00000af0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     af0:	4770      	bx	lr
	...

00000af4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     af4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     af6:	4b0a      	ldr	r3, [pc, #40]	; (b20 <_sercom_set_handler+0x2c>)
     af8:	781b      	ldrb	r3, [r3, #0]
     afa:	2b00      	cmp	r3, #0
     afc:	d10c      	bne.n	b18 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     afe:	4f09      	ldr	r7, [pc, #36]	; (b24 <_sercom_set_handler+0x30>)
     b00:	4e09      	ldr	r6, [pc, #36]	; (b28 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     b02:	4d0a      	ldr	r5, [pc, #40]	; (b2c <_sercom_set_handler+0x38>)
     b04:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b06:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     b08:	195a      	adds	r2, r3, r5
     b0a:	6014      	str	r4, [r2, #0]
     b0c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b0e:	2b18      	cmp	r3, #24
     b10:	d1f9      	bne.n	b06 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     b12:	2201      	movs	r2, #1
     b14:	4b02      	ldr	r3, [pc, #8]	; (b20 <_sercom_set_handler+0x2c>)
     b16:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     b18:	0080      	lsls	r0, r0, #2
     b1a:	4b02      	ldr	r3, [pc, #8]	; (b24 <_sercom_set_handler+0x30>)
     b1c:	50c1      	str	r1, [r0, r3]
}
     b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b20:	200000c2 	.word	0x200000c2
     b24:	200000c4 	.word	0x200000c4
     b28:	00000af1 	.word	0x00000af1
     b2c:	2000018c 	.word	0x2000018c

00000b30 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     b30:	b500      	push	{lr}
     b32:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     b34:	2309      	movs	r3, #9
     b36:	466a      	mov	r2, sp
     b38:	7013      	strb	r3, [r2, #0]
     b3a:	3301      	adds	r3, #1
     b3c:	7053      	strb	r3, [r2, #1]
     b3e:	3301      	adds	r3, #1
     b40:	7093      	strb	r3, [r2, #2]
     b42:	3301      	adds	r3, #1
     b44:	70d3      	strb	r3, [r2, #3]
     b46:	3301      	adds	r3, #1
     b48:	7113      	strb	r3, [r2, #4]
     b4a:	3301      	adds	r3, #1
     b4c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     b4e:	4b03      	ldr	r3, [pc, #12]	; (b5c <_sercom_get_interrupt_vector+0x2c>)
     b50:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     b52:	466b      	mov	r3, sp
     b54:	5618      	ldrsb	r0, [r3, r0]
}
     b56:	b003      	add	sp, #12
     b58:	bd00      	pop	{pc}
     b5a:	46c0      	nop			; (mov r8, r8)
     b5c:	00000ab9 	.word	0x00000ab9

00000b60 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     b60:	b510      	push	{r4, lr}
     b62:	4b02      	ldr	r3, [pc, #8]	; (b6c <SERCOM0_Handler+0xc>)
     b64:	681b      	ldr	r3, [r3, #0]
     b66:	2000      	movs	r0, #0
     b68:	4798      	blx	r3
     b6a:	bd10      	pop	{r4, pc}
     b6c:	200000c4 	.word	0x200000c4

00000b70 <SERCOM1_Handler>:
     b70:	b510      	push	{r4, lr}
     b72:	4b02      	ldr	r3, [pc, #8]	; (b7c <SERCOM1_Handler+0xc>)
     b74:	685b      	ldr	r3, [r3, #4]
     b76:	2001      	movs	r0, #1
     b78:	4798      	blx	r3
     b7a:	bd10      	pop	{r4, pc}
     b7c:	200000c4 	.word	0x200000c4

00000b80 <SERCOM2_Handler>:
     b80:	b510      	push	{r4, lr}
     b82:	4b02      	ldr	r3, [pc, #8]	; (b8c <SERCOM2_Handler+0xc>)
     b84:	689b      	ldr	r3, [r3, #8]
     b86:	2002      	movs	r0, #2
     b88:	4798      	blx	r3
     b8a:	bd10      	pop	{r4, pc}
     b8c:	200000c4 	.word	0x200000c4

00000b90 <SERCOM3_Handler>:
     b90:	b510      	push	{r4, lr}
     b92:	4b02      	ldr	r3, [pc, #8]	; (b9c <SERCOM3_Handler+0xc>)
     b94:	68db      	ldr	r3, [r3, #12]
     b96:	2003      	movs	r0, #3
     b98:	4798      	blx	r3
     b9a:	bd10      	pop	{r4, pc}
     b9c:	200000c4 	.word	0x200000c4

00000ba0 <SERCOM4_Handler>:
     ba0:	b510      	push	{r4, lr}
     ba2:	4b02      	ldr	r3, [pc, #8]	; (bac <SERCOM4_Handler+0xc>)
     ba4:	691b      	ldr	r3, [r3, #16]
     ba6:	2004      	movs	r0, #4
     ba8:	4798      	blx	r3
     baa:	bd10      	pop	{r4, pc}
     bac:	200000c4 	.word	0x200000c4

00000bb0 <SERCOM5_Handler>:
     bb0:	b510      	push	{r4, lr}
     bb2:	4b02      	ldr	r3, [pc, #8]	; (bbc <SERCOM5_Handler+0xc>)
     bb4:	695b      	ldr	r3, [r3, #20]
     bb6:	2005      	movs	r0, #5
     bb8:	4798      	blx	r3
     bba:	bd10      	pop	{r4, pc}
     bbc:	200000c4 	.word	0x200000c4

00000bc0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
     bc2:	46de      	mov	lr, fp
     bc4:	4657      	mov	r7, sl
     bc6:	464e      	mov	r6, r9
     bc8:	4645      	mov	r5, r8
     bca:	b5e0      	push	{r5, r6, r7, lr}
     bcc:	b091      	sub	sp, #68	; 0x44
     bce:	0005      	movs	r5, r0
     bd0:	000c      	movs	r4, r1
     bd2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     bd4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bd6:	0008      	movs	r0, r1
     bd8:	4bba      	ldr	r3, [pc, #744]	; (ec4 <usart_init+0x304>)
     bda:	4798      	blx	r3
     bdc:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     bde:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     be0:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     be2:	07db      	lsls	r3, r3, #31
     be4:	d506      	bpl.n	bf4 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     be6:	b011      	add	sp, #68	; 0x44
     be8:	bc3c      	pop	{r2, r3, r4, r5}
     bea:	4690      	mov	r8, r2
     bec:	4699      	mov	r9, r3
     bee:	46a2      	mov	sl, r4
     bf0:	46ab      	mov	fp, r5
     bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     bf4:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     bf6:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     bf8:	079b      	lsls	r3, r3, #30
     bfa:	d4f4      	bmi.n	be6 <usart_init+0x26>
     bfc:	49b2      	ldr	r1, [pc, #712]	; (ec8 <usart_init+0x308>)
     bfe:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     c00:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     c02:	2301      	movs	r3, #1
     c04:	40bb      	lsls	r3, r7
     c06:	4303      	orrs	r3, r0
     c08:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     c0a:	a90f      	add	r1, sp, #60	; 0x3c
     c0c:	272d      	movs	r7, #45	; 0x2d
     c0e:	5df3      	ldrb	r3, [r6, r7]
     c10:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     c12:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     c14:	b2d3      	uxtb	r3, r2
     c16:	9302      	str	r3, [sp, #8]
     c18:	0018      	movs	r0, r3
     c1a:	4bac      	ldr	r3, [pc, #688]	; (ecc <usart_init+0x30c>)
     c1c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     c1e:	9802      	ldr	r0, [sp, #8]
     c20:	4bab      	ldr	r3, [pc, #684]	; (ed0 <usart_init+0x310>)
     c22:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     c24:	5df0      	ldrb	r0, [r6, r7]
     c26:	2100      	movs	r1, #0
     c28:	4baa      	ldr	r3, [pc, #680]	; (ed4 <usart_init+0x314>)
     c2a:	4798      	blx	r3
	module->character_size = config->character_size;
     c2c:	7af3      	ldrb	r3, [r6, #11]
     c2e:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     c30:	2324      	movs	r3, #36	; 0x24
     c32:	5cf3      	ldrb	r3, [r6, r3]
     c34:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     c36:	2325      	movs	r3, #37	; 0x25
     c38:	5cf3      	ldrb	r3, [r6, r3]
     c3a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     c3c:	7ef3      	ldrb	r3, [r6, #27]
     c3e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     c40:	7f33      	ldrb	r3, [r6, #28]
     c42:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     c44:	682b      	ldr	r3, [r5, #0]
     c46:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     c48:	0018      	movs	r0, r3
     c4a:	4b9e      	ldr	r3, [pc, #632]	; (ec4 <usart_init+0x304>)
     c4c:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     c4e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     c50:	2200      	movs	r2, #0
     c52:	230e      	movs	r3, #14
     c54:	a906      	add	r1, sp, #24
     c56:	468c      	mov	ip, r1
     c58:	4463      	add	r3, ip
     c5a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     c5c:	8a32      	ldrh	r2, [r6, #16]
     c5e:	9202      	str	r2, [sp, #8]
     c60:	2380      	movs	r3, #128	; 0x80
     c62:	01db      	lsls	r3, r3, #7
     c64:	429a      	cmp	r2, r3
     c66:	d100      	bne.n	c6a <usart_init+0xaa>
     c68:	e09a      	b.n	da0 <usart_init+0x1e0>
     c6a:	d90f      	bls.n	c8c <usart_init+0xcc>
     c6c:	23c0      	movs	r3, #192	; 0xc0
     c6e:	01db      	lsls	r3, r3, #7
     c70:	9a02      	ldr	r2, [sp, #8]
     c72:	429a      	cmp	r2, r3
     c74:	d100      	bne.n	c78 <usart_init+0xb8>
     c76:	e08e      	b.n	d96 <usart_init+0x1d6>
     c78:	2380      	movs	r3, #128	; 0x80
     c7a:	021b      	lsls	r3, r3, #8
     c7c:	429a      	cmp	r2, r3
     c7e:	d000      	beq.n	c82 <usart_init+0xc2>
     c80:	e11b      	b.n	eba <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     c82:	2303      	movs	r3, #3
     c84:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     c86:	2300      	movs	r3, #0
     c88:	9307      	str	r3, [sp, #28]
     c8a:	e008      	b.n	c9e <usart_init+0xde>
	switch (config->sample_rate) {
     c8c:	2380      	movs	r3, #128	; 0x80
     c8e:	019b      	lsls	r3, r3, #6
     c90:	429a      	cmp	r2, r3
     c92:	d000      	beq.n	c96 <usart_init+0xd6>
     c94:	e111      	b.n	eba <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     c96:	2310      	movs	r3, #16
     c98:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     c9a:	3b0f      	subs	r3, #15
     c9c:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     c9e:	6833      	ldr	r3, [r6, #0]
     ca0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     ca2:	68f3      	ldr	r3, [r6, #12]
     ca4:	469b      	mov	fp, r3
		config->sample_adjustment |
     ca6:	6973      	ldr	r3, [r6, #20]
     ca8:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     caa:	7e33      	ldrb	r3, [r6, #24]
     cac:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     cae:	2326      	movs	r3, #38	; 0x26
     cb0:	5cf3      	ldrb	r3, [r6, r3]
     cb2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     cb4:	6873      	ldr	r3, [r6, #4]
     cb6:	4699      	mov	r9, r3
	switch (transfer_mode)
     cb8:	2b00      	cmp	r3, #0
     cba:	d100      	bne.n	cbe <usart_init+0xfe>
     cbc:	e09c      	b.n	df8 <usart_init+0x238>
     cbe:	2380      	movs	r3, #128	; 0x80
     cc0:	055b      	lsls	r3, r3, #21
     cc2:	4599      	cmp	r9, r3
     cc4:	d100      	bne.n	cc8 <usart_init+0x108>
     cc6:	e080      	b.n	dca <usart_init+0x20a>
	if(config->encoding_format_enable) {
     cc8:	7e73      	ldrb	r3, [r6, #25]
     cca:	2b00      	cmp	r3, #0
     ccc:	d002      	beq.n	cd4 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     cce:	7eb3      	ldrb	r3, [r6, #26]
     cd0:	4642      	mov	r2, r8
     cd2:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
     cd4:	230e      	movs	r3, #14
     cd6:	aa06      	add	r2, sp, #24
     cd8:	4694      	mov	ip, r2
     cda:	4463      	add	r3, ip
     cdc:	881b      	ldrh	r3, [r3, #0]
     cde:	4642      	mov	r2, r8
     ce0:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     ce2:	9b05      	ldr	r3, [sp, #20]
     ce4:	465a      	mov	r2, fp
     ce6:	4313      	orrs	r3, r2
     ce8:	9a03      	ldr	r2, [sp, #12]
     cea:	4313      	orrs	r3, r2
     cec:	464a      	mov	r2, r9
     cee:	4313      	orrs	r3, r2
     cf0:	9f02      	ldr	r7, [sp, #8]
     cf2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     cf4:	9b04      	ldr	r3, [sp, #16]
     cf6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     cf8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     cfa:	4653      	mov	r3, sl
     cfc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     cfe:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     d00:	2327      	movs	r3, #39	; 0x27
     d02:	5cf3      	ldrb	r3, [r6, r3]
     d04:	2b00      	cmp	r3, #0
     d06:	d101      	bne.n	d0c <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     d08:	3304      	adds	r3, #4
     d0a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     d0c:	7e73      	ldrb	r3, [r6, #25]
     d0e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     d10:	7f32      	ldrb	r2, [r6, #28]
     d12:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     d14:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     d16:	7f72      	ldrb	r2, [r6, #29]
     d18:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     d1a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     d1c:	2224      	movs	r2, #36	; 0x24
     d1e:	5cb2      	ldrb	r2, [r6, r2]
     d20:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     d22:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     d24:	2225      	movs	r2, #37	; 0x25
     d26:	5cb2      	ldrb	r2, [r6, r2]
     d28:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     d2a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     d2c:	7ab1      	ldrb	r1, [r6, #10]
     d2e:	7af2      	ldrb	r2, [r6, #11]
     d30:	4311      	orrs	r1, r2
     d32:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     d34:	8933      	ldrh	r3, [r6, #8]
     d36:	2bff      	cmp	r3, #255	; 0xff
     d38:	d100      	bne.n	d3c <usart_init+0x17c>
     d3a:	e081      	b.n	e40 <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     d3c:	2280      	movs	r2, #128	; 0x80
     d3e:	0452      	lsls	r2, r2, #17
     d40:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     d42:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     d44:	232c      	movs	r3, #44	; 0x2c
     d46:	5cf3      	ldrb	r3, [r6, r3]
     d48:	2b00      	cmp	r3, #0
     d4a:	d103      	bne.n	d54 <usart_init+0x194>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     d4c:	4b62      	ldr	r3, [pc, #392]	; (ed8 <usart_init+0x318>)
     d4e:	789b      	ldrb	r3, [r3, #2]
     d50:	079b      	lsls	r3, r3, #30
     d52:	d501      	bpl.n	d58 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     d54:	2380      	movs	r3, #128	; 0x80
     d56:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     d58:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     d5a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     d5c:	2b00      	cmp	r3, #0
     d5e:	d1fc      	bne.n	d5a <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
     d60:	4643      	mov	r3, r8
     d62:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     d64:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     d66:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     d68:	2b00      	cmp	r3, #0
     d6a:	d1fc      	bne.n	d66 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
     d6c:	4643      	mov	r3, r8
     d6e:	601f      	str	r7, [r3, #0]
     d70:	ab0e      	add	r3, sp, #56	; 0x38
     d72:	2280      	movs	r2, #128	; 0x80
     d74:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d76:	2200      	movs	r2, #0
     d78:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
     d7a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     d7c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     d7e:	6b33      	ldr	r3, [r6, #48]	; 0x30
     d80:	930a      	str	r3, [sp, #40]	; 0x28
     d82:	6b73      	ldr	r3, [r6, #52]	; 0x34
     d84:	930b      	str	r3, [sp, #44]	; 0x2c
     d86:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     d88:	930c      	str	r3, [sp, #48]	; 0x30
     d8a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     d8c:	9302      	str	r3, [sp, #8]
     d8e:	930d      	str	r3, [sp, #52]	; 0x34
     d90:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     d92:	ae0a      	add	r6, sp, #40	; 0x28
     d94:	e063      	b.n	e5e <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     d96:	2308      	movs	r3, #8
     d98:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     d9a:	3b07      	subs	r3, #7
     d9c:	9307      	str	r3, [sp, #28]
     d9e:	e77e      	b.n	c9e <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     da0:	6833      	ldr	r3, [r6, #0]
     da2:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     da4:	68f3      	ldr	r3, [r6, #12]
     da6:	469b      	mov	fp, r3
		config->sample_adjustment |
     da8:	6973      	ldr	r3, [r6, #20]
     daa:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     dac:	7e33      	ldrb	r3, [r6, #24]
     dae:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     db0:	2326      	movs	r3, #38	; 0x26
     db2:	5cf3      	ldrb	r3, [r6, r3]
     db4:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     db6:	6873      	ldr	r3, [r6, #4]
     db8:	4699      	mov	r9, r3
	switch (transfer_mode)
     dba:	2b00      	cmp	r3, #0
     dbc:	d018      	beq.n	df0 <usart_init+0x230>
     dbe:	2380      	movs	r3, #128	; 0x80
     dc0:	055b      	lsls	r3, r3, #21
     dc2:	4599      	cmp	r9, r3
     dc4:	d001      	beq.n	dca <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
     dc6:	2000      	movs	r0, #0
     dc8:	e025      	b.n	e16 <usart_init+0x256>
			if (!config->use_external_clock) {
     dca:	2327      	movs	r3, #39	; 0x27
     dcc:	5cf3      	ldrb	r3, [r6, r3]
     dce:	2b00      	cmp	r3, #0
     dd0:	d000      	beq.n	dd4 <usart_init+0x214>
     dd2:	e779      	b.n	cc8 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     dd4:	6a33      	ldr	r3, [r6, #32]
     dd6:	001f      	movs	r7, r3
     dd8:	b2c0      	uxtb	r0, r0
     dda:	4b40      	ldr	r3, [pc, #256]	; (edc <usart_init+0x31c>)
     ddc:	4798      	blx	r3
     dde:	0001      	movs	r1, r0
     de0:	220e      	movs	r2, #14
     de2:	ab06      	add	r3, sp, #24
     de4:	469c      	mov	ip, r3
     de6:	4462      	add	r2, ip
     de8:	0038      	movs	r0, r7
     dea:	4b3d      	ldr	r3, [pc, #244]	; (ee0 <usart_init+0x320>)
     dec:	4798      	blx	r3
     dee:	e012      	b.n	e16 <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     df0:	2308      	movs	r3, #8
     df2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     df4:	2300      	movs	r3, #0
     df6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     df8:	2327      	movs	r3, #39	; 0x27
     dfa:	5cf3      	ldrb	r3, [r6, r3]
     dfc:	2b00      	cmp	r3, #0
     dfe:	d00e      	beq.n	e1e <usart_init+0x25e>
				status_code =
     e00:	9b06      	ldr	r3, [sp, #24]
     e02:	9300      	str	r3, [sp, #0]
     e04:	9b07      	ldr	r3, [sp, #28]
     e06:	220e      	movs	r2, #14
     e08:	a906      	add	r1, sp, #24
     e0a:	468c      	mov	ip, r1
     e0c:	4462      	add	r2, ip
     e0e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     e10:	6a30      	ldr	r0, [r6, #32]
     e12:	4f34      	ldr	r7, [pc, #208]	; (ee4 <usart_init+0x324>)
     e14:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     e16:	2800      	cmp	r0, #0
     e18:	d000      	beq.n	e1c <usart_init+0x25c>
     e1a:	e6e4      	b.n	be6 <usart_init+0x26>
     e1c:	e754      	b.n	cc8 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     e1e:	6a33      	ldr	r3, [r6, #32]
     e20:	001f      	movs	r7, r3
     e22:	b2c0      	uxtb	r0, r0
     e24:	4b2d      	ldr	r3, [pc, #180]	; (edc <usart_init+0x31c>)
     e26:	4798      	blx	r3
     e28:	0001      	movs	r1, r0
				status_code =
     e2a:	9b06      	ldr	r3, [sp, #24]
     e2c:	9300      	str	r3, [sp, #0]
     e2e:	9b07      	ldr	r3, [sp, #28]
     e30:	220e      	movs	r2, #14
     e32:	a806      	add	r0, sp, #24
     e34:	4684      	mov	ip, r0
     e36:	4462      	add	r2, ip
     e38:	0038      	movs	r0, r7
     e3a:	4f2a      	ldr	r7, [pc, #168]	; (ee4 <usart_init+0x324>)
     e3c:	47b8      	blx	r7
     e3e:	e7ea      	b.n	e16 <usart_init+0x256>
		if(config->lin_slave_enable) {
     e40:	7ef3      	ldrb	r3, [r6, #27]
     e42:	2b00      	cmp	r3, #0
     e44:	d100      	bne.n	e48 <usart_init+0x288>
     e46:	e77d      	b.n	d44 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     e48:	2380      	movs	r3, #128	; 0x80
     e4a:	04db      	lsls	r3, r3, #19
     e4c:	431f      	orrs	r7, r3
     e4e:	e779      	b.n	d44 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     e50:	0020      	movs	r0, r4
     e52:	4b25      	ldr	r3, [pc, #148]	; (ee8 <usart_init+0x328>)
     e54:	4798      	blx	r3
     e56:	e007      	b.n	e68 <usart_init+0x2a8>
     e58:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     e5a:	2f04      	cmp	r7, #4
     e5c:	d00d      	beq.n	e7a <usart_init+0x2ba>
     e5e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     e60:	00bb      	lsls	r3, r7, #2
     e62:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     e64:	2800      	cmp	r0, #0
     e66:	d0f3      	beq.n	e50 <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
     e68:	1c43      	adds	r3, r0, #1
     e6a:	d0f5      	beq.n	e58 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     e6c:	a90e      	add	r1, sp, #56	; 0x38
     e6e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     e70:	0c00      	lsrs	r0, r0, #16
     e72:	b2c0      	uxtb	r0, r0
     e74:	4b1d      	ldr	r3, [pc, #116]	; (eec <usart_init+0x32c>)
     e76:	4798      	blx	r3
     e78:	e7ee      	b.n	e58 <usart_init+0x298>
		module->callback[i]            = NULL;
     e7a:	2300      	movs	r3, #0
     e7c:	60eb      	str	r3, [r5, #12]
     e7e:	612b      	str	r3, [r5, #16]
     e80:	616b      	str	r3, [r5, #20]
     e82:	61ab      	str	r3, [r5, #24]
     e84:	61eb      	str	r3, [r5, #28]
     e86:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     e88:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     e8a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     e8c:	2200      	movs	r2, #0
     e8e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     e90:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     e92:	3330      	adds	r3, #48	; 0x30
     e94:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     e96:	3301      	adds	r3, #1
     e98:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     e9a:	3301      	adds	r3, #1
     e9c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     e9e:	3301      	adds	r3, #1
     ea0:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     ea2:	6828      	ldr	r0, [r5, #0]
     ea4:	4b07      	ldr	r3, [pc, #28]	; (ec4 <usart_init+0x304>)
     ea6:	4798      	blx	r3
     ea8:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     eaa:	4911      	ldr	r1, [pc, #68]	; (ef0 <usart_init+0x330>)
     eac:	4b11      	ldr	r3, [pc, #68]	; (ef4 <usart_init+0x334>)
     eae:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     eb0:	00a4      	lsls	r4, r4, #2
     eb2:	4b11      	ldr	r3, [pc, #68]	; (ef8 <usart_init+0x338>)
     eb4:	50e5      	str	r5, [r4, r3]
	return status_code;
     eb6:	2000      	movs	r0, #0
     eb8:	e695      	b.n	be6 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     eba:	2310      	movs	r3, #16
     ebc:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     ebe:	2300      	movs	r3, #0
     ec0:	9307      	str	r3, [sp, #28]
     ec2:	e6ec      	b.n	c9e <usart_init+0xde>
     ec4:	00000ab9 	.word	0x00000ab9
     ec8:	40000400 	.word	0x40000400
     ecc:	00001765 	.word	0x00001765
     ed0:	000016d9 	.word	0x000016d9
     ed4:	000008f5 	.word	0x000008f5
     ed8:	41002000 	.word	0x41002000
     edc:	00001781 	.word	0x00001781
     ee0:	00000837 	.word	0x00000837
     ee4:	00000861 	.word	0x00000861
     ee8:	00000941 	.word	0x00000941
     eec:	0000185d 	.word	0x0000185d
     ef0:	00000f8d 	.word	0x00000f8d
     ef4:	00000af5 	.word	0x00000af5
     ef8:	2000018c 	.word	0x2000018c

00000efc <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     efc:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
     efe:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
     f00:	2a00      	cmp	r2, #0
     f02:	d101      	bne.n	f08 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
     f04:	0018      	movs	r0, r3
     f06:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
     f08:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
     f0a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     f0c:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
     f0e:	2a00      	cmp	r2, #0
     f10:	d1f8      	bne.n	f04 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     f12:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
     f14:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     f16:	2102      	movs	r1, #2
     f18:	7e13      	ldrb	r3, [r2, #24]
     f1a:	420b      	tst	r3, r1
     f1c:	d0fc      	beq.n	f18 <usart_write_wait+0x1c>
	return STATUS_OK;
     f1e:	2300      	movs	r3, #0
     f20:	e7f0      	b.n	f04 <usart_write_wait+0x8>

00000f22 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     f22:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     f24:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
     f26:	2a00      	cmp	r2, #0
     f28:	d101      	bne.n	f2e <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
     f2a:	0018      	movs	r0, r3
     f2c:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
     f2e:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
     f30:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     f32:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
     f34:	2a00      	cmp	r2, #0
     f36:	d1f8      	bne.n	f2a <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     f38:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     f3a:	7e10      	ldrb	r0, [r2, #24]
     f3c:	0740      	lsls	r0, r0, #29
     f3e:	d5f4      	bpl.n	f2a <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     f40:	8b53      	ldrh	r3, [r2, #26]
     f42:	b2db      	uxtb	r3, r3
	if (error_code) {
     f44:	0698      	lsls	r0, r3, #26
     f46:	d01d      	beq.n	f84 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
     f48:	0798      	lsls	r0, r3, #30
     f4a:	d503      	bpl.n	f54 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     f4c:	2302      	movs	r3, #2
     f4e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
     f50:	3318      	adds	r3, #24
     f52:	e7ea      	b.n	f2a <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     f54:	0758      	lsls	r0, r3, #29
     f56:	d503      	bpl.n	f60 <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     f58:	2304      	movs	r3, #4
     f5a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
     f5c:	331a      	adds	r3, #26
     f5e:	e7e4      	b.n	f2a <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     f60:	07d8      	lsls	r0, r3, #31
     f62:	d503      	bpl.n	f6c <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     f64:	2301      	movs	r3, #1
     f66:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
     f68:	3312      	adds	r3, #18
     f6a:	e7de      	b.n	f2a <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     f6c:	06d8      	lsls	r0, r3, #27
     f6e:	d503      	bpl.n	f78 <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     f70:	2310      	movs	r3, #16
     f72:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
     f74:	3332      	adds	r3, #50	; 0x32
     f76:	e7d8      	b.n	f2a <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     f78:	069b      	lsls	r3, r3, #26
     f7a:	d503      	bpl.n	f84 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     f7c:	2320      	movs	r3, #32
     f7e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
     f80:	3321      	adds	r3, #33	; 0x21
     f82:	e7d2      	b.n	f2a <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
     f84:	8d13      	ldrh	r3, [r2, #40]	; 0x28
     f86:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
     f88:	2300      	movs	r3, #0
     f8a:	e7ce      	b.n	f2a <usart_read_wait+0x8>

00000f8c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     f8e:	0080      	lsls	r0, r0, #2
     f90:	4b62      	ldr	r3, [pc, #392]	; (111c <_usart_interrupt_handler+0x190>)
     f92:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     f94:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     f96:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     f98:	2b00      	cmp	r3, #0
     f9a:	d1fc      	bne.n	f96 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     f9c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     f9e:	7da6      	ldrb	r6, [r4, #22]
     fa0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     fa2:	2330      	movs	r3, #48	; 0x30
     fa4:	5ceb      	ldrb	r3, [r5, r3]
     fa6:	2231      	movs	r2, #49	; 0x31
     fa8:	5caf      	ldrb	r7, [r5, r2]
     faa:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     fac:	07f3      	lsls	r3, r6, #31
     fae:	d522      	bpl.n	ff6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     fb0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     fb2:	b29b      	uxth	r3, r3
     fb4:	2b00      	cmp	r3, #0
     fb6:	d01c      	beq.n	ff2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     fb8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     fba:	7813      	ldrb	r3, [r2, #0]
     fbc:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     fbe:	1c51      	adds	r1, r2, #1
     fc0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     fc2:	7969      	ldrb	r1, [r5, #5]
     fc4:	2901      	cmp	r1, #1
     fc6:	d00e      	beq.n	fe6 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     fc8:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     fca:	05db      	lsls	r3, r3, #23
     fcc:	0ddb      	lsrs	r3, r3, #23
     fce:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     fd0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     fd2:	3b01      	subs	r3, #1
     fd4:	b29b      	uxth	r3, r3
     fd6:	85eb      	strh	r3, [r5, #46]	; 0x2e
     fd8:	2b00      	cmp	r3, #0
     fda:	d10c      	bne.n	ff6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     fdc:	3301      	adds	r3, #1
     fde:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     fe0:	3301      	adds	r3, #1
     fe2:	75a3      	strb	r3, [r4, #22]
     fe4:	e007      	b.n	ff6 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     fe6:	7851      	ldrb	r1, [r2, #1]
     fe8:	0209      	lsls	r1, r1, #8
     fea:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     fec:	3202      	adds	r2, #2
     fee:	62aa      	str	r2, [r5, #40]	; 0x28
     ff0:	e7eb      	b.n	fca <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     ff2:	2301      	movs	r3, #1
     ff4:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     ff6:	07b3      	lsls	r3, r6, #30
     ff8:	d506      	bpl.n	1008 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     ffa:	2302      	movs	r3, #2
     ffc:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     ffe:	2200      	movs	r2, #0
    1000:	3331      	adds	r3, #49	; 0x31
    1002:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1004:	07fb      	lsls	r3, r7, #31
    1006:	d41a      	bmi.n	103e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1008:	0773      	lsls	r3, r6, #29
    100a:	d565      	bpl.n	10d8 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    100c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    100e:	b29b      	uxth	r3, r3
    1010:	2b00      	cmp	r3, #0
    1012:	d05f      	beq.n	10d4 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1014:	8b63      	ldrh	r3, [r4, #26]
    1016:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1018:	071a      	lsls	r2, r3, #28
    101a:	d414      	bmi.n	1046 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    101c:	223f      	movs	r2, #63	; 0x3f
    101e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1020:	2b00      	cmp	r3, #0
    1022:	d034      	beq.n	108e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1024:	079a      	lsls	r2, r3, #30
    1026:	d511      	bpl.n	104c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1028:	221a      	movs	r2, #26
    102a:	2332      	movs	r3, #50	; 0x32
    102c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    102e:	3b30      	subs	r3, #48	; 0x30
    1030:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1032:	077b      	lsls	r3, r7, #29
    1034:	d550      	bpl.n	10d8 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1036:	0028      	movs	r0, r5
    1038:	696b      	ldr	r3, [r5, #20]
    103a:	4798      	blx	r3
    103c:	e04c      	b.n	10d8 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    103e:	0028      	movs	r0, r5
    1040:	68eb      	ldr	r3, [r5, #12]
    1042:	4798      	blx	r3
    1044:	e7e0      	b.n	1008 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1046:	2237      	movs	r2, #55	; 0x37
    1048:	4013      	ands	r3, r2
    104a:	e7e9      	b.n	1020 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    104c:	075a      	lsls	r2, r3, #29
    104e:	d505      	bpl.n	105c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1050:	221e      	movs	r2, #30
    1052:	2332      	movs	r3, #50	; 0x32
    1054:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1056:	3b2e      	subs	r3, #46	; 0x2e
    1058:	8363      	strh	r3, [r4, #26]
    105a:	e7ea      	b.n	1032 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    105c:	07da      	lsls	r2, r3, #31
    105e:	d505      	bpl.n	106c <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1060:	2213      	movs	r2, #19
    1062:	2332      	movs	r3, #50	; 0x32
    1064:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1066:	3b31      	subs	r3, #49	; 0x31
    1068:	8363      	strh	r3, [r4, #26]
    106a:	e7e2      	b.n	1032 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    106c:	06da      	lsls	r2, r3, #27
    106e:	d505      	bpl.n	107c <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1070:	2242      	movs	r2, #66	; 0x42
    1072:	2332      	movs	r3, #50	; 0x32
    1074:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1076:	3b22      	subs	r3, #34	; 0x22
    1078:	8363      	strh	r3, [r4, #26]
    107a:	e7da      	b.n	1032 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    107c:	2220      	movs	r2, #32
    107e:	421a      	tst	r2, r3
    1080:	d0d7      	beq.n	1032 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1082:	3221      	adds	r2, #33	; 0x21
    1084:	2332      	movs	r3, #50	; 0x32
    1086:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1088:	3b12      	subs	r3, #18
    108a:	8363      	strh	r3, [r4, #26]
    108c:	e7d1      	b.n	1032 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    108e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1090:	05db      	lsls	r3, r3, #23
    1092:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1094:	b2da      	uxtb	r2, r3
    1096:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1098:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    109a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    109c:	1c51      	adds	r1, r2, #1
    109e:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    10a0:	7969      	ldrb	r1, [r5, #5]
    10a2:	2901      	cmp	r1, #1
    10a4:	d010      	beq.n	10c8 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    10a6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    10a8:	3b01      	subs	r3, #1
    10aa:	b29b      	uxth	r3, r3
    10ac:	85ab      	strh	r3, [r5, #44]	; 0x2c
    10ae:	2b00      	cmp	r3, #0
    10b0:	d112      	bne.n	10d8 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    10b2:	3304      	adds	r3, #4
    10b4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    10b6:	2200      	movs	r2, #0
    10b8:	332e      	adds	r3, #46	; 0x2e
    10ba:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    10bc:	07bb      	lsls	r3, r7, #30
    10be:	d50b      	bpl.n	10d8 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    10c0:	0028      	movs	r0, r5
    10c2:	692b      	ldr	r3, [r5, #16]
    10c4:	4798      	blx	r3
    10c6:	e007      	b.n	10d8 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    10c8:	0a1b      	lsrs	r3, r3, #8
    10ca:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    10cc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    10ce:	3301      	adds	r3, #1
    10d0:	626b      	str	r3, [r5, #36]	; 0x24
    10d2:	e7e8      	b.n	10a6 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    10d4:	2304      	movs	r3, #4
    10d6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    10d8:	06f3      	lsls	r3, r6, #27
    10da:	d504      	bpl.n	10e6 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    10dc:	2310      	movs	r3, #16
    10de:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    10e0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    10e2:	06fb      	lsls	r3, r7, #27
    10e4:	d40e      	bmi.n	1104 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    10e6:	06b3      	lsls	r3, r6, #26
    10e8:	d504      	bpl.n	10f4 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    10ea:	2320      	movs	r3, #32
    10ec:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    10ee:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    10f0:	073b      	lsls	r3, r7, #28
    10f2:	d40b      	bmi.n	110c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    10f4:	0733      	lsls	r3, r6, #28
    10f6:	d504      	bpl.n	1102 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    10f8:	2308      	movs	r3, #8
    10fa:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    10fc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    10fe:	06bb      	lsls	r3, r7, #26
    1100:	d408      	bmi.n	1114 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1104:	0028      	movs	r0, r5
    1106:	69eb      	ldr	r3, [r5, #28]
    1108:	4798      	blx	r3
    110a:	e7ec      	b.n	10e6 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    110c:	0028      	movs	r0, r5
    110e:	69ab      	ldr	r3, [r5, #24]
    1110:	4798      	blx	r3
    1112:	e7ef      	b.n	10f4 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1114:	6a2b      	ldr	r3, [r5, #32]
    1116:	0028      	movs	r0, r5
    1118:	4798      	blx	r3
}
    111a:	e7f2      	b.n	1102 <_usart_interrupt_handler+0x176>
    111c:	2000018c 	.word	0x2000018c

00001120 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1120:	b510      	push	{r4, lr}
	switch (clock_source) {
    1122:	2808      	cmp	r0, #8
    1124:	d803      	bhi.n	112e <system_clock_source_get_hz+0xe>
    1126:	0080      	lsls	r0, r0, #2
    1128:	4b1c      	ldr	r3, [pc, #112]	; (119c <system_clock_source_get_hz+0x7c>)
    112a:	581b      	ldr	r3, [r3, r0]
    112c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    112e:	2000      	movs	r0, #0
    1130:	e032      	b.n	1198 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    1132:	4b1b      	ldr	r3, [pc, #108]	; (11a0 <system_clock_source_get_hz+0x80>)
    1134:	6918      	ldr	r0, [r3, #16]
    1136:	e02f      	b.n	1198 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1138:	4b1a      	ldr	r3, [pc, #104]	; (11a4 <system_clock_source_get_hz+0x84>)
    113a:	6a1b      	ldr	r3, [r3, #32]
    113c:	059b      	lsls	r3, r3, #22
    113e:	0f9b      	lsrs	r3, r3, #30
    1140:	4819      	ldr	r0, [pc, #100]	; (11a8 <system_clock_source_get_hz+0x88>)
    1142:	40d8      	lsrs	r0, r3
    1144:	e028      	b.n	1198 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    1146:	4b16      	ldr	r3, [pc, #88]	; (11a0 <system_clock_source_get_hz+0x80>)
    1148:	6958      	ldr	r0, [r3, #20]
    114a:	e025      	b.n	1198 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    114c:	4b14      	ldr	r3, [pc, #80]	; (11a0 <system_clock_source_get_hz+0x80>)
    114e:	681b      	ldr	r3, [r3, #0]
			return 0;
    1150:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1152:	079b      	lsls	r3, r3, #30
    1154:	d520      	bpl.n	1198 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1156:	4913      	ldr	r1, [pc, #76]	; (11a4 <system_clock_source_get_hz+0x84>)
    1158:	2210      	movs	r2, #16
    115a:	68cb      	ldr	r3, [r1, #12]
    115c:	421a      	tst	r2, r3
    115e:	d0fc      	beq.n	115a <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    1160:	4b0f      	ldr	r3, [pc, #60]	; (11a0 <system_clock_source_get_hz+0x80>)
    1162:	681a      	ldr	r2, [r3, #0]
    1164:	2324      	movs	r3, #36	; 0x24
    1166:	4013      	ands	r3, r2
    1168:	2b04      	cmp	r3, #4
    116a:	d001      	beq.n	1170 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    116c:	480f      	ldr	r0, [pc, #60]	; (11ac <system_clock_source_get_hz+0x8c>)
    116e:	e013      	b.n	1198 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1170:	2000      	movs	r0, #0
    1172:	4b0f      	ldr	r3, [pc, #60]	; (11b0 <system_clock_source_get_hz+0x90>)
    1174:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1176:	4b0a      	ldr	r3, [pc, #40]	; (11a0 <system_clock_source_get_hz+0x80>)
    1178:	689b      	ldr	r3, [r3, #8]
    117a:	041b      	lsls	r3, r3, #16
    117c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    117e:	4358      	muls	r0, r3
    1180:	e00a      	b.n	1198 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1182:	2350      	movs	r3, #80	; 0x50
    1184:	4a07      	ldr	r2, [pc, #28]	; (11a4 <system_clock_source_get_hz+0x84>)
    1186:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1188:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    118a:	075b      	lsls	r3, r3, #29
    118c:	d504      	bpl.n	1198 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    118e:	4b04      	ldr	r3, [pc, #16]	; (11a0 <system_clock_source_get_hz+0x80>)
    1190:	68d8      	ldr	r0, [r3, #12]
    1192:	e001      	b.n	1198 <system_clock_source_get_hz+0x78>
		return 32768UL;
    1194:	2080      	movs	r0, #128	; 0x80
    1196:	0200      	lsls	r0, r0, #8
	}
}
    1198:	bd10      	pop	{r4, pc}
    119a:	46c0      	nop			; (mov r8, r8)
    119c:	00004cc4 	.word	0x00004cc4
    11a0:	200000dc 	.word	0x200000dc
    11a4:	40000800 	.word	0x40000800
    11a8:	007a1200 	.word	0x007a1200
    11ac:	02dc6c00 	.word	0x02dc6c00
    11b0:	00001781 	.word	0x00001781

000011b4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    11b4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    11b6:	490c      	ldr	r1, [pc, #48]	; (11e8 <system_clock_source_osc8m_set_config+0x34>)
    11b8:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    11ba:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    11bc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    11be:	7840      	ldrb	r0, [r0, #1]
    11c0:	2201      	movs	r2, #1
    11c2:	4010      	ands	r0, r2
    11c4:	0180      	lsls	r0, r0, #6
    11c6:	2640      	movs	r6, #64	; 0x40
    11c8:	43b3      	bics	r3, r6
    11ca:	4303      	orrs	r3, r0
    11cc:	402a      	ands	r2, r5
    11ce:	01d2      	lsls	r2, r2, #7
    11d0:	2080      	movs	r0, #128	; 0x80
    11d2:	4383      	bics	r3, r0
    11d4:	4313      	orrs	r3, r2
    11d6:	2203      	movs	r2, #3
    11d8:	4022      	ands	r2, r4
    11da:	0212      	lsls	r2, r2, #8
    11dc:	4803      	ldr	r0, [pc, #12]	; (11ec <system_clock_source_osc8m_set_config+0x38>)
    11de:	4003      	ands	r3, r0
    11e0:	4313      	orrs	r3, r2
    11e2:	620b      	str	r3, [r1, #32]
}
    11e4:	bd70      	pop	{r4, r5, r6, pc}
    11e6:	46c0      	nop			; (mov r8, r8)
    11e8:	40000800 	.word	0x40000800
    11ec:	fffffcff 	.word	0xfffffcff

000011f0 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    11f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    11f2:	46de      	mov	lr, fp
    11f4:	4657      	mov	r7, sl
    11f6:	464e      	mov	r6, r9
    11f8:	4645      	mov	r5, r8
    11fa:	b5e0      	push	{r5, r6, r7, lr}
    11fc:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    11fe:	4b26      	ldr	r3, [pc, #152]	; (1298 <system_clock_source_xosc32k_set_config+0xa8>)
    1200:	469b      	mov	fp, r3
    1202:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    1204:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1206:	7800      	ldrb	r0, [r0, #0]
    1208:	4242      	negs	r2, r0
    120a:	4142      	adcs	r2, r0
    120c:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    120e:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    1210:	78ca      	ldrb	r2, [r1, #3]
    1212:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    1214:	790a      	ldrb	r2, [r1, #4]
    1216:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    1218:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    121a:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    121c:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    121e:	688a      	ldr	r2, [r1, #8]
    1220:	491e      	ldr	r1, [pc, #120]	; (129c <system_clock_source_xosc32k_set_config+0xac>)
    1222:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    1224:	2101      	movs	r1, #1
    1226:	464a      	mov	r2, r9
    1228:	0092      	lsls	r2, r2, #2
    122a:	4691      	mov	r9, r2
    122c:	2204      	movs	r2, #4
    122e:	4393      	bics	r3, r2
    1230:	464a      	mov	r2, r9
    1232:	4313      	orrs	r3, r2
    1234:	4642      	mov	r2, r8
    1236:	400a      	ands	r2, r1
    1238:	00d2      	lsls	r2, r2, #3
    123a:	4690      	mov	r8, r2
    123c:	2208      	movs	r2, #8
    123e:	4393      	bics	r3, r2
    1240:	4642      	mov	r2, r8
    1242:	4313      	orrs	r3, r2
    1244:	4662      	mov	r2, ip
    1246:	400a      	ands	r2, r1
    1248:	0112      	lsls	r2, r2, #4
    124a:	4694      	mov	ip, r2
    124c:	2210      	movs	r2, #16
    124e:	4393      	bics	r3, r2
    1250:	4662      	mov	r2, ip
    1252:	4313      	orrs	r3, r2
    1254:	4008      	ands	r0, r1
    1256:	0140      	lsls	r0, r0, #5
    1258:	2220      	movs	r2, #32
    125a:	4393      	bics	r3, r2
    125c:	4303      	orrs	r3, r0
    125e:	400f      	ands	r7, r1
    1260:	01bf      	lsls	r7, r7, #6
    1262:	2040      	movs	r0, #64	; 0x40
    1264:	4383      	bics	r3, r0
    1266:	433b      	orrs	r3, r7
    1268:	400e      	ands	r6, r1
    126a:	01f6      	lsls	r6, r6, #7
    126c:	3040      	adds	r0, #64	; 0x40
    126e:	4383      	bics	r3, r0
    1270:	4333      	orrs	r3, r6
    1272:	3879      	subs	r0, #121	; 0x79
    1274:	4005      	ands	r5, r0
    1276:	022d      	lsls	r5, r5, #8
    1278:	4809      	ldr	r0, [pc, #36]	; (12a0 <system_clock_source_xosc32k_set_config+0xb0>)
    127a:	4003      	ands	r3, r0
    127c:	432b      	orrs	r3, r5
    127e:	4021      	ands	r1, r4
    1280:	0309      	lsls	r1, r1, #12
    1282:	4808      	ldr	r0, [pc, #32]	; (12a4 <system_clock_source_xosc32k_set_config+0xb4>)
    1284:	4003      	ands	r3, r0
    1286:	430b      	orrs	r3, r1
    1288:	465a      	mov	r2, fp
    128a:	8293      	strh	r3, [r2, #20]
}
    128c:	bc3c      	pop	{r2, r3, r4, r5}
    128e:	4690      	mov	r8, r2
    1290:	4699      	mov	r9, r3
    1292:	46a2      	mov	sl, r4
    1294:	46ab      	mov	fp, r5
    1296:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1298:	40000800 	.word	0x40000800
    129c:	200000dc 	.word	0x200000dc
    12a0:	fffff8ff 	.word	0xfffff8ff
    12a4:	ffffefff 	.word	0xffffefff

000012a8 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    12a8:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    12aa:	7a03      	ldrb	r3, [r0, #8]
    12ac:	069b      	lsls	r3, r3, #26
    12ae:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    12b0:	8942      	ldrh	r2, [r0, #10]
    12b2:	0592      	lsls	r2, r2, #22
    12b4:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    12b6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    12b8:	4918      	ldr	r1, [pc, #96]	; (131c <system_clock_source_dfll_set_config+0x74>)
    12ba:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    12bc:	7983      	ldrb	r3, [r0, #6]
    12be:	79c2      	ldrb	r2, [r0, #7]
    12c0:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    12c2:	8842      	ldrh	r2, [r0, #2]
    12c4:	8884      	ldrh	r4, [r0, #4]
    12c6:	4322      	orrs	r2, r4
    12c8:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    12ca:	7842      	ldrb	r2, [r0, #1]
    12cc:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    12ce:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    12d0:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    12d2:	7803      	ldrb	r3, [r0, #0]
    12d4:	2b04      	cmp	r3, #4
    12d6:	d011      	beq.n	12fc <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    12d8:	2b20      	cmp	r3, #32
    12da:	d10e      	bne.n	12fa <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    12dc:	7b03      	ldrb	r3, [r0, #12]
    12de:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    12e0:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    12e2:	4313      	orrs	r3, r2
    12e4:	89c2      	ldrh	r2, [r0, #14]
    12e6:	0412      	lsls	r2, r2, #16
    12e8:	490d      	ldr	r1, [pc, #52]	; (1320 <system_clock_source_dfll_set_config+0x78>)
    12ea:	400a      	ands	r2, r1
    12ec:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    12ee:	4a0b      	ldr	r2, [pc, #44]	; (131c <system_clock_source_dfll_set_config+0x74>)
    12f0:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    12f2:	6811      	ldr	r1, [r2, #0]
    12f4:	4b0b      	ldr	r3, [pc, #44]	; (1324 <system_clock_source_dfll_set_config+0x7c>)
    12f6:	430b      	orrs	r3, r1
    12f8:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    12fa:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    12fc:	7b03      	ldrb	r3, [r0, #12]
    12fe:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1300:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1302:	4313      	orrs	r3, r2
    1304:	89c2      	ldrh	r2, [r0, #14]
    1306:	0412      	lsls	r2, r2, #16
    1308:	4905      	ldr	r1, [pc, #20]	; (1320 <system_clock_source_dfll_set_config+0x78>)
    130a:	400a      	ands	r2, r1
    130c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    130e:	4a03      	ldr	r2, [pc, #12]	; (131c <system_clock_source_dfll_set_config+0x74>)
    1310:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    1312:	6813      	ldr	r3, [r2, #0]
    1314:	2104      	movs	r1, #4
    1316:	430b      	orrs	r3, r1
    1318:	6013      	str	r3, [r2, #0]
    131a:	e7ee      	b.n	12fa <system_clock_source_dfll_set_config+0x52>
    131c:	200000dc 	.word	0x200000dc
    1320:	03ff0000 	.word	0x03ff0000
    1324:	00000424 	.word	0x00000424

00001328 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1328:	2808      	cmp	r0, #8
    132a:	d803      	bhi.n	1334 <system_clock_source_enable+0xc>
    132c:	0080      	lsls	r0, r0, #2
    132e:	4b25      	ldr	r3, [pc, #148]	; (13c4 <system_clock_source_enable+0x9c>)
    1330:	581b      	ldr	r3, [r3, r0]
    1332:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1334:	2017      	movs	r0, #23
    1336:	e044      	b.n	13c2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1338:	4a23      	ldr	r2, [pc, #140]	; (13c8 <system_clock_source_enable+0xa0>)
    133a:	6a13      	ldr	r3, [r2, #32]
    133c:	2102      	movs	r1, #2
    133e:	430b      	orrs	r3, r1
    1340:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1342:	2000      	movs	r0, #0
    1344:	e03d      	b.n	13c2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1346:	4a20      	ldr	r2, [pc, #128]	; (13c8 <system_clock_source_enable+0xa0>)
    1348:	6993      	ldr	r3, [r2, #24]
    134a:	2102      	movs	r1, #2
    134c:	430b      	orrs	r3, r1
    134e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1350:	2000      	movs	r0, #0
		break;
    1352:	e036      	b.n	13c2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1354:	4a1c      	ldr	r2, [pc, #112]	; (13c8 <system_clock_source_enable+0xa0>)
    1356:	8a13      	ldrh	r3, [r2, #16]
    1358:	2102      	movs	r1, #2
    135a:	430b      	orrs	r3, r1
    135c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    135e:	2000      	movs	r0, #0
		break;
    1360:	e02f      	b.n	13c2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1362:	4a19      	ldr	r2, [pc, #100]	; (13c8 <system_clock_source_enable+0xa0>)
    1364:	8a93      	ldrh	r3, [r2, #20]
    1366:	2102      	movs	r1, #2
    1368:	430b      	orrs	r3, r1
    136a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    136c:	2000      	movs	r0, #0
		break;
    136e:	e028      	b.n	13c2 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1370:	4916      	ldr	r1, [pc, #88]	; (13cc <system_clock_source_enable+0xa4>)
    1372:	680b      	ldr	r3, [r1, #0]
    1374:	2202      	movs	r2, #2
    1376:	4313      	orrs	r3, r2
    1378:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    137a:	4b13      	ldr	r3, [pc, #76]	; (13c8 <system_clock_source_enable+0xa0>)
    137c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    137e:	0019      	movs	r1, r3
    1380:	320e      	adds	r2, #14
    1382:	68cb      	ldr	r3, [r1, #12]
    1384:	421a      	tst	r2, r3
    1386:	d0fc      	beq.n	1382 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1388:	4a10      	ldr	r2, [pc, #64]	; (13cc <system_clock_source_enable+0xa4>)
    138a:	6891      	ldr	r1, [r2, #8]
    138c:	4b0e      	ldr	r3, [pc, #56]	; (13c8 <system_clock_source_enable+0xa0>)
    138e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1390:	6852      	ldr	r2, [r2, #4]
    1392:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1394:	2200      	movs	r2, #0
    1396:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1398:	0019      	movs	r1, r3
    139a:	3210      	adds	r2, #16
    139c:	68cb      	ldr	r3, [r1, #12]
    139e:	421a      	tst	r2, r3
    13a0:	d0fc      	beq.n	139c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    13a2:	4b0a      	ldr	r3, [pc, #40]	; (13cc <system_clock_source_enable+0xa4>)
    13a4:	681b      	ldr	r3, [r3, #0]
    13a6:	b29b      	uxth	r3, r3
    13a8:	4a07      	ldr	r2, [pc, #28]	; (13c8 <system_clock_source_enable+0xa0>)
    13aa:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    13ac:	2000      	movs	r0, #0
    13ae:	e008      	b.n	13c2 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    13b0:	4905      	ldr	r1, [pc, #20]	; (13c8 <system_clock_source_enable+0xa0>)
    13b2:	2244      	movs	r2, #68	; 0x44
    13b4:	5c8b      	ldrb	r3, [r1, r2]
    13b6:	2002      	movs	r0, #2
    13b8:	4303      	orrs	r3, r0
    13ba:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    13bc:	2000      	movs	r0, #0
		break;
    13be:	e000      	b.n	13c2 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    13c0:	2000      	movs	r0, #0
}
    13c2:	4770      	bx	lr
    13c4:	00004ce8 	.word	0x00004ce8
    13c8:	40000800 	.word	0x40000800
    13cc:	200000dc 	.word	0x200000dc

000013d0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    13d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    13d2:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    13d4:	22c2      	movs	r2, #194	; 0xc2
    13d6:	00d2      	lsls	r2, r2, #3
    13d8:	4b47      	ldr	r3, [pc, #284]	; (14f8 <system_clock_init+0x128>)
    13da:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    13dc:	4947      	ldr	r1, [pc, #284]	; (14fc <system_clock_init+0x12c>)
    13de:	684b      	ldr	r3, [r1, #4]
    13e0:	221e      	movs	r2, #30
    13e2:	4393      	bics	r3, r2
    13e4:	3a1c      	subs	r2, #28
    13e6:	4313      	orrs	r3, r2
    13e8:	604b      	str	r3, [r1, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    13ea:	ab01      	add	r3, sp, #4
    13ec:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    13ee:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    13f0:	4d43      	ldr	r5, [pc, #268]	; (1500 <system_clock_init+0x130>)
    13f2:	b2e0      	uxtb	r0, r4
    13f4:	a901      	add	r1, sp, #4
    13f6:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    13f8:	3401      	adds	r4, #1
    13fa:	2c25      	cmp	r4, #37	; 0x25
    13fc:	d1f9      	bne.n	13f2 <system_clock_init+0x22>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    13fe:	a80a      	add	r0, sp, #40	; 0x28
    1400:	2300      	movs	r3, #0
    1402:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    1404:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    1406:	2280      	movs	r2, #128	; 0x80
    1408:	0212      	lsls	r2, r2, #8
    140a:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    140c:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    140e:	2201      	movs	r2, #1
    1410:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    1412:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    1414:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    1416:	3205      	adds	r2, #5
    1418:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    141a:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    141c:	4b39      	ldr	r3, [pc, #228]	; (1504 <system_clock_init+0x134>)
    141e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    1420:	2005      	movs	r0, #5
    1422:	4b39      	ldr	r3, [pc, #228]	; (1508 <system_clock_init+0x138>)
    1424:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1426:	4934      	ldr	r1, [pc, #208]	; (14f8 <system_clock_init+0x128>)
    1428:	2202      	movs	r2, #2
    142a:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    142c:	421a      	tst	r2, r3
    142e:	d0fc      	beq.n	142a <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    1430:	4a31      	ldr	r2, [pc, #196]	; (14f8 <system_clock_init+0x128>)
    1432:	8a93      	ldrh	r3, [r2, #20]
    1434:	2180      	movs	r1, #128	; 0x80
    1436:	430b      	orrs	r3, r1
    1438:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    143a:	ab05      	add	r3, sp, #20
    143c:	2100      	movs	r1, #0
    143e:	2200      	movs	r2, #0
    1440:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1442:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    1444:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1446:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    1448:	313f      	adds	r1, #63	; 0x3f
    144a:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    144c:	393b      	subs	r1, #59	; 0x3b
    144e:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    1450:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    1452:	4b2e      	ldr	r3, [pc, #184]	; (150c <system_clock_init+0x13c>)
    1454:	681b      	ldr	r3, [r3, #0]
    1456:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1458:	2b3f      	cmp	r3, #63	; 0x3f
    145a:	d04b      	beq.n	14f4 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    145c:	a805      	add	r0, sp, #20
    145e:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    1460:	23b7      	movs	r3, #183	; 0xb7
    1462:	00db      	lsls	r3, r3, #3
    1464:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1466:	2307      	movs	r3, #7
    1468:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    146a:	3338      	adds	r3, #56	; 0x38
    146c:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    146e:	4b28      	ldr	r3, [pc, #160]	; (1510 <system_clock_init+0x140>)
    1470:	4798      	blx	r3
	config->run_in_standby  = false;
    1472:	a804      	add	r0, sp, #16
    1474:	2500      	movs	r5, #0
    1476:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    1478:	2601      	movs	r6, #1
    147a:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    147c:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    147e:	4b25      	ldr	r3, [pc, #148]	; (1514 <system_clock_init+0x144>)
    1480:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1482:	2006      	movs	r0, #6
    1484:	4f20      	ldr	r7, [pc, #128]	; (1508 <system_clock_init+0x138>)
    1486:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1488:	4b23      	ldr	r3, [pc, #140]	; (1518 <system_clock_init+0x148>)
    148a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    148c:	ac01      	add	r4, sp, #4
    148e:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    1490:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1492:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1494:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1496:	2305      	movs	r3, #5
    1498:	7023      	strb	r3, [r4, #0]
    149a:	0021      	movs	r1, r4
    149c:	2001      	movs	r0, #1
    149e:	4b1f      	ldr	r3, [pc, #124]	; (151c <system_clock_init+0x14c>)
    14a0:	4798      	blx	r3
    14a2:	2001      	movs	r0, #1
    14a4:	4b1e      	ldr	r3, [pc, #120]	; (1520 <system_clock_init+0x150>)
    14a6:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    14a8:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    14aa:	0021      	movs	r1, r4
    14ac:	2000      	movs	r0, #0
    14ae:	4b14      	ldr	r3, [pc, #80]	; (1500 <system_clock_init+0x130>)
    14b0:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    14b2:	2000      	movs	r0, #0
    14b4:	4b1b      	ldr	r3, [pc, #108]	; (1524 <system_clock_init+0x154>)
    14b6:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    14b8:	2007      	movs	r0, #7
    14ba:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    14bc:	490e      	ldr	r1, [pc, #56]	; (14f8 <system_clock_init+0x128>)
    14be:	22d0      	movs	r2, #208	; 0xd0
    14c0:	68cb      	ldr	r3, [r1, #12]
    14c2:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    14c4:	2bd0      	cmp	r3, #208	; 0xd0
    14c6:	d1fb      	bne.n	14c0 <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    14c8:	4a17      	ldr	r2, [pc, #92]	; (1528 <system_clock_init+0x158>)
    14ca:	2300      	movs	r3, #0
    14cc:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    14ce:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    14d0:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    14d2:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    14d4:	a901      	add	r1, sp, #4
    14d6:	2201      	movs	r2, #1
    14d8:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    14da:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    14dc:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    14de:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    14e0:	3307      	adds	r3, #7
    14e2:	700b      	strb	r3, [r1, #0]
    14e4:	2000      	movs	r0, #0
    14e6:	4b0d      	ldr	r3, [pc, #52]	; (151c <system_clock_init+0x14c>)
    14e8:	4798      	blx	r3
    14ea:	2000      	movs	r0, #0
    14ec:	4b0c      	ldr	r3, [pc, #48]	; (1520 <system_clock_init+0x150>)
    14ee:	4798      	blx	r3
#endif
}
    14f0:	b00f      	add	sp, #60	; 0x3c
    14f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    14f4:	3b20      	subs	r3, #32
    14f6:	e7b1      	b.n	145c <system_clock_init+0x8c>
    14f8:	40000800 	.word	0x40000800
    14fc:	41004000 	.word	0x41004000
    1500:	00001765 	.word	0x00001765
    1504:	000011f1 	.word	0x000011f1
    1508:	00001329 	.word	0x00001329
    150c:	00806024 	.word	0x00806024
    1510:	000012a9 	.word	0x000012a9
    1514:	000011b5 	.word	0x000011b5
    1518:	0000152d 	.word	0x0000152d
    151c:	00001551 	.word	0x00001551
    1520:	00001609 	.word	0x00001609
    1524:	000016d9 	.word	0x000016d9
    1528:	40000400 	.word	0x40000400

0000152c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    152c:	4a06      	ldr	r2, [pc, #24]	; (1548 <system_gclk_init+0x1c>)
    152e:	6993      	ldr	r3, [r2, #24]
    1530:	2108      	movs	r1, #8
    1532:	430b      	orrs	r3, r1
    1534:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1536:	2201      	movs	r2, #1
    1538:	4b04      	ldr	r3, [pc, #16]	; (154c <system_gclk_init+0x20>)
    153a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    153c:	0019      	movs	r1, r3
    153e:	780b      	ldrb	r3, [r1, #0]
    1540:	4213      	tst	r3, r2
    1542:	d1fc      	bne.n	153e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1544:	4770      	bx	lr
    1546:	46c0      	nop			; (mov r8, r8)
    1548:	40000400 	.word	0x40000400
    154c:	40000c00 	.word	0x40000c00

00001550 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1550:	b570      	push	{r4, r5, r6, lr}
    1552:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1554:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1556:	780d      	ldrb	r5, [r1, #0]
    1558:	022d      	lsls	r5, r5, #8
    155a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    155c:	784b      	ldrb	r3, [r1, #1]
    155e:	2b00      	cmp	r3, #0
    1560:	d002      	beq.n	1568 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1562:	2380      	movs	r3, #128	; 0x80
    1564:	02db      	lsls	r3, r3, #11
    1566:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1568:	7a4b      	ldrb	r3, [r1, #9]
    156a:	2b00      	cmp	r3, #0
    156c:	d002      	beq.n	1574 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    156e:	2380      	movs	r3, #128	; 0x80
    1570:	031b      	lsls	r3, r3, #12
    1572:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1574:	6848      	ldr	r0, [r1, #4]
    1576:	2801      	cmp	r0, #1
    1578:	d910      	bls.n	159c <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    157a:	1e43      	subs	r3, r0, #1
    157c:	4218      	tst	r0, r3
    157e:	d134      	bne.n	15ea <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1580:	2802      	cmp	r0, #2
    1582:	d930      	bls.n	15e6 <system_gclk_gen_set_config+0x96>
    1584:	2302      	movs	r3, #2
    1586:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1588:	3201      	adds	r2, #1
						mask <<= 1) {
    158a:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    158c:	4298      	cmp	r0, r3
    158e:	d8fb      	bhi.n	1588 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1590:	0212      	lsls	r2, r2, #8
    1592:	4332      	orrs	r2, r6
    1594:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1596:	2380      	movs	r3, #128	; 0x80
    1598:	035b      	lsls	r3, r3, #13
    159a:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    159c:	7a0b      	ldrb	r3, [r1, #8]
    159e:	2b00      	cmp	r3, #0
    15a0:	d002      	beq.n	15a8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    15a2:	2380      	movs	r3, #128	; 0x80
    15a4:	039b      	lsls	r3, r3, #14
    15a6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    15a8:	4a13      	ldr	r2, [pc, #76]	; (15f8 <system_gclk_gen_set_config+0xa8>)
    15aa:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    15ac:	b25b      	sxtb	r3, r3
    15ae:	2b00      	cmp	r3, #0
    15b0:	dbfb      	blt.n	15aa <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    15b2:	4b12      	ldr	r3, [pc, #72]	; (15fc <system_gclk_gen_set_config+0xac>)
    15b4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    15b6:	4b12      	ldr	r3, [pc, #72]	; (1600 <system_gclk_gen_set_config+0xb0>)
    15b8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    15ba:	4a0f      	ldr	r2, [pc, #60]	; (15f8 <system_gclk_gen_set_config+0xa8>)
    15bc:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    15be:	b25b      	sxtb	r3, r3
    15c0:	2b00      	cmp	r3, #0
    15c2:	dbfb      	blt.n	15bc <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    15c4:	4b0c      	ldr	r3, [pc, #48]	; (15f8 <system_gclk_gen_set_config+0xa8>)
    15c6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    15c8:	001a      	movs	r2, r3
    15ca:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    15cc:	b25b      	sxtb	r3, r3
    15ce:	2b00      	cmp	r3, #0
    15d0:	dbfb      	blt.n	15ca <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    15d2:	4a09      	ldr	r2, [pc, #36]	; (15f8 <system_gclk_gen_set_config+0xa8>)
    15d4:	6853      	ldr	r3, [r2, #4]
    15d6:	2180      	movs	r1, #128	; 0x80
    15d8:	0249      	lsls	r1, r1, #9
    15da:	400b      	ands	r3, r1
    15dc:	431d      	orrs	r5, r3
    15de:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    15e0:	4b08      	ldr	r3, [pc, #32]	; (1604 <system_gclk_gen_set_config+0xb4>)
    15e2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    15e4:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    15e6:	2200      	movs	r2, #0
    15e8:	e7d2      	b.n	1590 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    15ea:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    15ec:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    15ee:	2380      	movs	r3, #128	; 0x80
    15f0:	029b      	lsls	r3, r3, #10
    15f2:	431d      	orrs	r5, r3
    15f4:	e7d2      	b.n	159c <system_gclk_gen_set_config+0x4c>
    15f6:	46c0      	nop			; (mov r8, r8)
    15f8:	40000c00 	.word	0x40000c00
    15fc:	00000181 	.word	0x00000181
    1600:	40000c08 	.word	0x40000c08
    1604:	000001c1 	.word	0x000001c1

00001608 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1608:	b510      	push	{r4, lr}
    160a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    160c:	4a0b      	ldr	r2, [pc, #44]	; (163c <system_gclk_gen_enable+0x34>)
    160e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1610:	b25b      	sxtb	r3, r3
    1612:	2b00      	cmp	r3, #0
    1614:	dbfb      	blt.n	160e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1616:	4b0a      	ldr	r3, [pc, #40]	; (1640 <system_gclk_gen_enable+0x38>)
    1618:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    161a:	4b0a      	ldr	r3, [pc, #40]	; (1644 <system_gclk_gen_enable+0x3c>)
    161c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    161e:	4a07      	ldr	r2, [pc, #28]	; (163c <system_gclk_gen_enable+0x34>)
    1620:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1622:	b25b      	sxtb	r3, r3
    1624:	2b00      	cmp	r3, #0
    1626:	dbfb      	blt.n	1620 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1628:	4a04      	ldr	r2, [pc, #16]	; (163c <system_gclk_gen_enable+0x34>)
    162a:	6851      	ldr	r1, [r2, #4]
    162c:	2380      	movs	r3, #128	; 0x80
    162e:	025b      	lsls	r3, r3, #9
    1630:	430b      	orrs	r3, r1
    1632:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1634:	4b04      	ldr	r3, [pc, #16]	; (1648 <system_gclk_gen_enable+0x40>)
    1636:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1638:	bd10      	pop	{r4, pc}
    163a:	46c0      	nop			; (mov r8, r8)
    163c:	40000c00 	.word	0x40000c00
    1640:	00000181 	.word	0x00000181
    1644:	40000c04 	.word	0x40000c04
    1648:	000001c1 	.word	0x000001c1

0000164c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    164c:	b570      	push	{r4, r5, r6, lr}
    164e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1650:	4a1a      	ldr	r2, [pc, #104]	; (16bc <system_gclk_gen_get_hz+0x70>)
    1652:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1654:	b25b      	sxtb	r3, r3
    1656:	2b00      	cmp	r3, #0
    1658:	dbfb      	blt.n	1652 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    165a:	4b19      	ldr	r3, [pc, #100]	; (16c0 <system_gclk_gen_get_hz+0x74>)
    165c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    165e:	4b19      	ldr	r3, [pc, #100]	; (16c4 <system_gclk_gen_get_hz+0x78>)
    1660:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1662:	4a16      	ldr	r2, [pc, #88]	; (16bc <system_gclk_gen_get_hz+0x70>)
    1664:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1666:	b25b      	sxtb	r3, r3
    1668:	2b00      	cmp	r3, #0
    166a:	dbfb      	blt.n	1664 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    166c:	4e13      	ldr	r6, [pc, #76]	; (16bc <system_gclk_gen_get_hz+0x70>)
    166e:	6870      	ldr	r0, [r6, #4]
    1670:	04c0      	lsls	r0, r0, #19
    1672:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1674:	4b14      	ldr	r3, [pc, #80]	; (16c8 <system_gclk_gen_get_hz+0x7c>)
    1676:	4798      	blx	r3
    1678:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    167a:	4b12      	ldr	r3, [pc, #72]	; (16c4 <system_gclk_gen_get_hz+0x78>)
    167c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    167e:	6876      	ldr	r6, [r6, #4]
    1680:	02f6      	lsls	r6, r6, #11
    1682:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1684:	4b11      	ldr	r3, [pc, #68]	; (16cc <system_gclk_gen_get_hz+0x80>)
    1686:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1688:	4a0c      	ldr	r2, [pc, #48]	; (16bc <system_gclk_gen_get_hz+0x70>)
    168a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    168c:	b25b      	sxtb	r3, r3
    168e:	2b00      	cmp	r3, #0
    1690:	dbfb      	blt.n	168a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1692:	4b0a      	ldr	r3, [pc, #40]	; (16bc <system_gclk_gen_get_hz+0x70>)
    1694:	689c      	ldr	r4, [r3, #8]
    1696:	0224      	lsls	r4, r4, #8
    1698:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    169a:	4b0d      	ldr	r3, [pc, #52]	; (16d0 <system_gclk_gen_get_hz+0x84>)
    169c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    169e:	2e00      	cmp	r6, #0
    16a0:	d107      	bne.n	16b2 <system_gclk_gen_get_hz+0x66>
    16a2:	2c01      	cmp	r4, #1
    16a4:	d907      	bls.n	16b6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    16a6:	0021      	movs	r1, r4
    16a8:	0028      	movs	r0, r5
    16aa:	4b0a      	ldr	r3, [pc, #40]	; (16d4 <system_gclk_gen_get_hz+0x88>)
    16ac:	4798      	blx	r3
    16ae:	0005      	movs	r5, r0
    16b0:	e001      	b.n	16b6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    16b2:	3401      	adds	r4, #1
    16b4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    16b6:	0028      	movs	r0, r5
    16b8:	bd70      	pop	{r4, r5, r6, pc}
    16ba:	46c0      	nop			; (mov r8, r8)
    16bc:	40000c00 	.word	0x40000c00
    16c0:	00000181 	.word	0x00000181
    16c4:	40000c04 	.word	0x40000c04
    16c8:	00001121 	.word	0x00001121
    16cc:	40000c08 	.word	0x40000c08
    16d0:	000001c1 	.word	0x000001c1
    16d4:	000038e9 	.word	0x000038e9

000016d8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    16d8:	b510      	push	{r4, lr}
    16da:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    16dc:	4b06      	ldr	r3, [pc, #24]	; (16f8 <system_gclk_chan_enable+0x20>)
    16de:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    16e0:	4b06      	ldr	r3, [pc, #24]	; (16fc <system_gclk_chan_enable+0x24>)
    16e2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    16e4:	4a06      	ldr	r2, [pc, #24]	; (1700 <system_gclk_chan_enable+0x28>)
    16e6:	8853      	ldrh	r3, [r2, #2]
    16e8:	2180      	movs	r1, #128	; 0x80
    16ea:	01c9      	lsls	r1, r1, #7
    16ec:	430b      	orrs	r3, r1
    16ee:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    16f0:	4b04      	ldr	r3, [pc, #16]	; (1704 <system_gclk_chan_enable+0x2c>)
    16f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    16f4:	bd10      	pop	{r4, pc}
    16f6:	46c0      	nop			; (mov r8, r8)
    16f8:	00000181 	.word	0x00000181
    16fc:	40000c02 	.word	0x40000c02
    1700:	40000c00 	.word	0x40000c00
    1704:	000001c1 	.word	0x000001c1

00001708 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1708:	b510      	push	{r4, lr}
    170a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    170c:	4b0f      	ldr	r3, [pc, #60]	; (174c <system_gclk_chan_disable+0x44>)
    170e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1710:	4b0f      	ldr	r3, [pc, #60]	; (1750 <system_gclk_chan_disable+0x48>)
    1712:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1714:	4a0f      	ldr	r2, [pc, #60]	; (1754 <system_gclk_chan_disable+0x4c>)
    1716:	8853      	ldrh	r3, [r2, #2]
    1718:	051b      	lsls	r3, r3, #20
    171a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    171c:	8853      	ldrh	r3, [r2, #2]
    171e:	490e      	ldr	r1, [pc, #56]	; (1758 <system_gclk_chan_disable+0x50>)
    1720:	400b      	ands	r3, r1
    1722:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1724:	8853      	ldrh	r3, [r2, #2]
    1726:	490d      	ldr	r1, [pc, #52]	; (175c <system_gclk_chan_disable+0x54>)
    1728:	400b      	ands	r3, r1
    172a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    172c:	0011      	movs	r1, r2
    172e:	2280      	movs	r2, #128	; 0x80
    1730:	01d2      	lsls	r2, r2, #7
    1732:	884b      	ldrh	r3, [r1, #2]
    1734:	4213      	tst	r3, r2
    1736:	d1fc      	bne.n	1732 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1738:	4906      	ldr	r1, [pc, #24]	; (1754 <system_gclk_chan_disable+0x4c>)
    173a:	884a      	ldrh	r2, [r1, #2]
    173c:	0203      	lsls	r3, r0, #8
    173e:	4806      	ldr	r0, [pc, #24]	; (1758 <system_gclk_chan_disable+0x50>)
    1740:	4002      	ands	r2, r0
    1742:	4313      	orrs	r3, r2
    1744:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1746:	4b06      	ldr	r3, [pc, #24]	; (1760 <system_gclk_chan_disable+0x58>)
    1748:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    174a:	bd10      	pop	{r4, pc}
    174c:	00000181 	.word	0x00000181
    1750:	40000c02 	.word	0x40000c02
    1754:	40000c00 	.word	0x40000c00
    1758:	fffff0ff 	.word	0xfffff0ff
    175c:	ffffbfff 	.word	0xffffbfff
    1760:	000001c1 	.word	0x000001c1

00001764 <system_gclk_chan_set_config>:
{
    1764:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1766:	780c      	ldrb	r4, [r1, #0]
    1768:	0224      	lsls	r4, r4, #8
    176a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    176c:	4b02      	ldr	r3, [pc, #8]	; (1778 <system_gclk_chan_set_config+0x14>)
    176e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1770:	b2a4      	uxth	r4, r4
    1772:	4b02      	ldr	r3, [pc, #8]	; (177c <system_gclk_chan_set_config+0x18>)
    1774:	805c      	strh	r4, [r3, #2]
}
    1776:	bd10      	pop	{r4, pc}
    1778:	00001709 	.word	0x00001709
    177c:	40000c00 	.word	0x40000c00

00001780 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1780:	b510      	push	{r4, lr}
    1782:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1784:	4b06      	ldr	r3, [pc, #24]	; (17a0 <system_gclk_chan_get_hz+0x20>)
    1786:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1788:	4b06      	ldr	r3, [pc, #24]	; (17a4 <system_gclk_chan_get_hz+0x24>)
    178a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    178c:	4b06      	ldr	r3, [pc, #24]	; (17a8 <system_gclk_chan_get_hz+0x28>)
    178e:	885c      	ldrh	r4, [r3, #2]
    1790:	0524      	lsls	r4, r4, #20
    1792:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1794:	4b05      	ldr	r3, [pc, #20]	; (17ac <system_gclk_chan_get_hz+0x2c>)
    1796:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1798:	0020      	movs	r0, r4
    179a:	4b05      	ldr	r3, [pc, #20]	; (17b0 <system_gclk_chan_get_hz+0x30>)
    179c:	4798      	blx	r3
}
    179e:	bd10      	pop	{r4, pc}
    17a0:	00000181 	.word	0x00000181
    17a4:	40000c02 	.word	0x40000c02
    17a8:	40000c00 	.word	0x40000c00
    17ac:	000001c1 	.word	0x000001c1
    17b0:	0000164d 	.word	0x0000164d

000017b4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    17b4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    17b6:	78d3      	ldrb	r3, [r2, #3]
    17b8:	2b00      	cmp	r3, #0
    17ba:	d135      	bne.n	1828 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    17bc:	7813      	ldrb	r3, [r2, #0]
    17be:	2b80      	cmp	r3, #128	; 0x80
    17c0:	d029      	beq.n	1816 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    17c2:	061b      	lsls	r3, r3, #24
    17c4:	2480      	movs	r4, #128	; 0x80
    17c6:	0264      	lsls	r4, r4, #9
    17c8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    17ca:	7854      	ldrb	r4, [r2, #1]
    17cc:	2502      	movs	r5, #2
    17ce:	43ac      	bics	r4, r5
    17d0:	d106      	bne.n	17e0 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    17d2:	7894      	ldrb	r4, [r2, #2]
    17d4:	2c00      	cmp	r4, #0
    17d6:	d120      	bne.n	181a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    17d8:	2480      	movs	r4, #128	; 0x80
    17da:	02a4      	lsls	r4, r4, #10
    17dc:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    17de:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    17e0:	7854      	ldrb	r4, [r2, #1]
    17e2:	3c01      	subs	r4, #1
    17e4:	2c01      	cmp	r4, #1
    17e6:	d91c      	bls.n	1822 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    17e8:	040d      	lsls	r5, r1, #16
    17ea:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    17ec:	24a0      	movs	r4, #160	; 0xa0
    17ee:	05e4      	lsls	r4, r4, #23
    17f0:	432c      	orrs	r4, r5
    17f2:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    17f4:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    17f6:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    17f8:	24d0      	movs	r4, #208	; 0xd0
    17fa:	0624      	lsls	r4, r4, #24
    17fc:	432c      	orrs	r4, r5
    17fe:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1800:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1802:	78d4      	ldrb	r4, [r2, #3]
    1804:	2c00      	cmp	r4, #0
    1806:	d122      	bne.n	184e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1808:	035b      	lsls	r3, r3, #13
    180a:	d51c      	bpl.n	1846 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    180c:	7893      	ldrb	r3, [r2, #2]
    180e:	2b01      	cmp	r3, #1
    1810:	d01e      	beq.n	1850 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1812:	6141      	str	r1, [r0, #20]
    1814:	e017      	b.n	1846 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1816:	2300      	movs	r3, #0
    1818:	e7d7      	b.n	17ca <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    181a:	24c0      	movs	r4, #192	; 0xc0
    181c:	02e4      	lsls	r4, r4, #11
    181e:	4323      	orrs	r3, r4
    1820:	e7dd      	b.n	17de <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1822:	4c0d      	ldr	r4, [pc, #52]	; (1858 <_system_pinmux_config+0xa4>)
    1824:	4023      	ands	r3, r4
    1826:	e7df      	b.n	17e8 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1828:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    182a:	040c      	lsls	r4, r1, #16
    182c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    182e:	23a0      	movs	r3, #160	; 0xa0
    1830:	05db      	lsls	r3, r3, #23
    1832:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1834:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1836:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1838:	23d0      	movs	r3, #208	; 0xd0
    183a:	061b      	lsls	r3, r3, #24
    183c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    183e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1840:	78d3      	ldrb	r3, [r2, #3]
    1842:	2b00      	cmp	r3, #0
    1844:	d103      	bne.n	184e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1846:	7853      	ldrb	r3, [r2, #1]
    1848:	3b01      	subs	r3, #1
    184a:	2b01      	cmp	r3, #1
    184c:	d902      	bls.n	1854 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    184e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1850:	6181      	str	r1, [r0, #24]
    1852:	e7f8      	b.n	1846 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1854:	6081      	str	r1, [r0, #8]
}
    1856:	e7fa      	b.n	184e <_system_pinmux_config+0x9a>
    1858:	fffbffff 	.word	0xfffbffff

0000185c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    185c:	b510      	push	{r4, lr}
    185e:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1860:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1862:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1864:	2900      	cmp	r1, #0
    1866:	d104      	bne.n	1872 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1868:	0943      	lsrs	r3, r0, #5
    186a:	01db      	lsls	r3, r3, #7
    186c:	4905      	ldr	r1, [pc, #20]	; (1884 <system_pinmux_pin_set_config+0x28>)
    186e:	468c      	mov	ip, r1
    1870:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1872:	241f      	movs	r4, #31
    1874:	4020      	ands	r0, r4
    1876:	2101      	movs	r1, #1
    1878:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    187a:	0018      	movs	r0, r3
    187c:	4b02      	ldr	r3, [pc, #8]	; (1888 <system_pinmux_pin_set_config+0x2c>)
    187e:	4798      	blx	r3
}
    1880:	bd10      	pop	{r4, pc}
    1882:	46c0      	nop			; (mov r8, r8)
    1884:	41004400 	.word	0x41004400
    1888:	000017b5 	.word	0x000017b5

0000188c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    188c:	4770      	bx	lr
	...

00001890 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1890:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1892:	4b05      	ldr	r3, [pc, #20]	; (18a8 <system_init+0x18>)
    1894:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1896:	4b05      	ldr	r3, [pc, #20]	; (18ac <system_init+0x1c>)
    1898:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    189a:	4b05      	ldr	r3, [pc, #20]	; (18b0 <system_init+0x20>)
    189c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    189e:	4b05      	ldr	r3, [pc, #20]	; (18b4 <system_init+0x24>)
    18a0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    18a2:	4b05      	ldr	r3, [pc, #20]	; (18b8 <system_init+0x28>)
    18a4:	4798      	blx	r3
}
    18a6:	bd10      	pop	{r4, pc}
    18a8:	000013d1 	.word	0x000013d1
    18ac:	000001f1 	.word	0x000001f1
    18b0:	0000188d 	.word	0x0000188d
    18b4:	0000188d 	.word	0x0000188d
    18b8:	0000188d 	.word	0x0000188d

000018bc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    18bc:	e7fe      	b.n	18bc <Dummy_Handler>
	...

000018c0 <Reset_Handler>:
{
    18c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    18c2:	4a2a      	ldr	r2, [pc, #168]	; (196c <Reset_Handler+0xac>)
    18c4:	4b2a      	ldr	r3, [pc, #168]	; (1970 <Reset_Handler+0xb0>)
    18c6:	429a      	cmp	r2, r3
    18c8:	d011      	beq.n	18ee <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    18ca:	001a      	movs	r2, r3
    18cc:	4b29      	ldr	r3, [pc, #164]	; (1974 <Reset_Handler+0xb4>)
    18ce:	429a      	cmp	r2, r3
    18d0:	d20d      	bcs.n	18ee <Reset_Handler+0x2e>
    18d2:	4a29      	ldr	r2, [pc, #164]	; (1978 <Reset_Handler+0xb8>)
    18d4:	3303      	adds	r3, #3
    18d6:	1a9b      	subs	r3, r3, r2
    18d8:	089b      	lsrs	r3, r3, #2
    18da:	3301      	adds	r3, #1
    18dc:	009b      	lsls	r3, r3, #2
    18de:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    18e0:	4823      	ldr	r0, [pc, #140]	; (1970 <Reset_Handler+0xb0>)
    18e2:	4922      	ldr	r1, [pc, #136]	; (196c <Reset_Handler+0xac>)
    18e4:	588c      	ldr	r4, [r1, r2]
    18e6:	5084      	str	r4, [r0, r2]
    18e8:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    18ea:	429a      	cmp	r2, r3
    18ec:	d1fa      	bne.n	18e4 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    18ee:	4a23      	ldr	r2, [pc, #140]	; (197c <Reset_Handler+0xbc>)
    18f0:	4b23      	ldr	r3, [pc, #140]	; (1980 <Reset_Handler+0xc0>)
    18f2:	429a      	cmp	r2, r3
    18f4:	d20a      	bcs.n	190c <Reset_Handler+0x4c>
    18f6:	43d3      	mvns	r3, r2
    18f8:	4921      	ldr	r1, [pc, #132]	; (1980 <Reset_Handler+0xc0>)
    18fa:	185b      	adds	r3, r3, r1
    18fc:	2103      	movs	r1, #3
    18fe:	438b      	bics	r3, r1
    1900:	3304      	adds	r3, #4
    1902:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1904:	2100      	movs	r1, #0
    1906:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1908:	4293      	cmp	r3, r2
    190a:	d1fc      	bne.n	1906 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    190c:	4a1d      	ldr	r2, [pc, #116]	; (1984 <Reset_Handler+0xc4>)
    190e:	21ff      	movs	r1, #255	; 0xff
    1910:	4b1d      	ldr	r3, [pc, #116]	; (1988 <Reset_Handler+0xc8>)
    1912:	438b      	bics	r3, r1
    1914:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1916:	39fd      	subs	r1, #253	; 0xfd
    1918:	2390      	movs	r3, #144	; 0x90
    191a:	005b      	lsls	r3, r3, #1
    191c:	4a1b      	ldr	r2, [pc, #108]	; (198c <Reset_Handler+0xcc>)
    191e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1920:	4a1b      	ldr	r2, [pc, #108]	; (1990 <Reset_Handler+0xd0>)
    1922:	78d3      	ldrb	r3, [r2, #3]
    1924:	2503      	movs	r5, #3
    1926:	43ab      	bics	r3, r5
    1928:	2402      	movs	r4, #2
    192a:	4323      	orrs	r3, r4
    192c:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    192e:	78d3      	ldrb	r3, [r2, #3]
    1930:	270c      	movs	r7, #12
    1932:	43bb      	bics	r3, r7
    1934:	2608      	movs	r6, #8
    1936:	4333      	orrs	r3, r6
    1938:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    193a:	4b16      	ldr	r3, [pc, #88]	; (1994 <Reset_Handler+0xd4>)
    193c:	7b98      	ldrb	r0, [r3, #14]
    193e:	2230      	movs	r2, #48	; 0x30
    1940:	4390      	bics	r0, r2
    1942:	2220      	movs	r2, #32
    1944:	4310      	orrs	r0, r2
    1946:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1948:	7b99      	ldrb	r1, [r3, #14]
    194a:	43b9      	bics	r1, r7
    194c:	4331      	orrs	r1, r6
    194e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1950:	7b9a      	ldrb	r2, [r3, #14]
    1952:	43aa      	bics	r2, r5
    1954:	4322      	orrs	r2, r4
    1956:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1958:	4a0f      	ldr	r2, [pc, #60]	; (1998 <Reset_Handler+0xd8>)
    195a:	6853      	ldr	r3, [r2, #4]
    195c:	2180      	movs	r1, #128	; 0x80
    195e:	430b      	orrs	r3, r1
    1960:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1962:	4b0e      	ldr	r3, [pc, #56]	; (199c <Reset_Handler+0xdc>)
    1964:	4798      	blx	r3
        main();
    1966:	4b0e      	ldr	r3, [pc, #56]	; (19a0 <Reset_Handler+0xe0>)
    1968:	4798      	blx	r3
    196a:	e7fe      	b.n	196a <Reset_Handler+0xaa>
    196c:	00006d34 	.word	0x00006d34
    1970:	20000000 	.word	0x20000000
    1974:	2000009c 	.word	0x2000009c
    1978:	20000004 	.word	0x20000004
    197c:	2000009c 	.word	0x2000009c
    1980:	20000248 	.word	0x20000248
    1984:	e000ed00 	.word	0xe000ed00
    1988:	00000000 	.word	0x00000000
    198c:	41007000 	.word	0x41007000
    1990:	41005000 	.word	0x41005000
    1994:	41004800 	.word	0x41004800
    1998:	41004000 	.word	0x41004000
    199c:	00003a55 	.word	0x00003a55
    19a0:	00003791 	.word	0x00003791

000019a4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    19a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    19a6:	46c6      	mov	lr, r8
    19a8:	b500      	push	{lr}
    19aa:	000c      	movs	r4, r1
    19ac:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    19ae:	2800      	cmp	r0, #0
    19b0:	d10f      	bne.n	19d2 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    19b2:	2a00      	cmp	r2, #0
    19b4:	dd11      	ble.n	19da <_read+0x36>
    19b6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    19b8:	4e09      	ldr	r6, [pc, #36]	; (19e0 <_read+0x3c>)
    19ba:	4d0a      	ldr	r5, [pc, #40]	; (19e4 <_read+0x40>)
    19bc:	6830      	ldr	r0, [r6, #0]
    19be:	0021      	movs	r1, r4
    19c0:	682b      	ldr	r3, [r5, #0]
    19c2:	4798      	blx	r3
		ptr++;
    19c4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    19c6:	42bc      	cmp	r4, r7
    19c8:	d1f8      	bne.n	19bc <_read+0x18>
		nChars++;
	}
	return nChars;
}
    19ca:	4640      	mov	r0, r8
    19cc:	bc04      	pop	{r2}
    19ce:	4690      	mov	r8, r2
    19d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    19d2:	2301      	movs	r3, #1
    19d4:	425b      	negs	r3, r3
    19d6:	4698      	mov	r8, r3
    19d8:	e7f7      	b.n	19ca <_read+0x26>
	for (; len > 0; --len) {
    19da:	4680      	mov	r8, r0
    19dc:	e7f5      	b.n	19ca <_read+0x26>
    19de:	46c0      	nop			; (mov r8, r8)
    19e0:	200001ac 	.word	0x200001ac
    19e4:	200001a4 	.word	0x200001a4

000019e8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    19e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    19ea:	46c6      	mov	lr, r8
    19ec:	b500      	push	{lr}
    19ee:	000e      	movs	r6, r1
    19f0:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    19f2:	3801      	subs	r0, #1
    19f4:	2802      	cmp	r0, #2
    19f6:	d810      	bhi.n	1a1a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    19f8:	2a00      	cmp	r2, #0
    19fa:	d011      	beq.n	1a20 <_write+0x38>
    19fc:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    19fe:	4b0c      	ldr	r3, [pc, #48]	; (1a30 <_write+0x48>)
    1a00:	4698      	mov	r8, r3
    1a02:	4f0c      	ldr	r7, [pc, #48]	; (1a34 <_write+0x4c>)
    1a04:	4643      	mov	r3, r8
    1a06:	6818      	ldr	r0, [r3, #0]
    1a08:	5d31      	ldrb	r1, [r6, r4]
    1a0a:	683b      	ldr	r3, [r7, #0]
    1a0c:	4798      	blx	r3
    1a0e:	2800      	cmp	r0, #0
    1a10:	db08      	blt.n	1a24 <_write+0x3c>
			return -1;
		}
		++nChars;
    1a12:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    1a14:	42a5      	cmp	r5, r4
    1a16:	d1f5      	bne.n	1a04 <_write+0x1c>
    1a18:	e006      	b.n	1a28 <_write+0x40>
		return -1;
    1a1a:	2401      	movs	r4, #1
    1a1c:	4264      	negs	r4, r4
    1a1e:	e003      	b.n	1a28 <_write+0x40>
	for (; len != 0; --len) {
    1a20:	0014      	movs	r4, r2
    1a22:	e001      	b.n	1a28 <_write+0x40>
			return -1;
    1a24:	2401      	movs	r4, #1
    1a26:	4264      	negs	r4, r4
	}
	return nChars;
}
    1a28:	0020      	movs	r0, r4
    1a2a:	bc04      	pop	{r2}
    1a2c:	4690      	mov	r8, r2
    1a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a30:	200001ac 	.word	0x200001ac
    1a34:	200001a8 	.word	0x200001a8

00001a38 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1a38:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1a3a:	4a06      	ldr	r2, [pc, #24]	; (1a54 <_sbrk+0x1c>)
    1a3c:	6812      	ldr	r2, [r2, #0]
    1a3e:	2a00      	cmp	r2, #0
    1a40:	d004      	beq.n	1a4c <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1a42:	4a04      	ldr	r2, [pc, #16]	; (1a54 <_sbrk+0x1c>)
    1a44:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1a46:	18c3      	adds	r3, r0, r3
    1a48:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1a4a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1a4c:	4902      	ldr	r1, [pc, #8]	; (1a58 <_sbrk+0x20>)
    1a4e:	4a01      	ldr	r2, [pc, #4]	; (1a54 <_sbrk+0x1c>)
    1a50:	6011      	str	r1, [r2, #0]
    1a52:	e7f6      	b.n	1a42 <_sbrk+0xa>
    1a54:	200000f4 	.word	0x200000f4
    1a58:	20002248 	.word	0x20002248

00001a5c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    1a5c:	2001      	movs	r0, #1
    1a5e:	4240      	negs	r0, r0
    1a60:	4770      	bx	lr

00001a62 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1a62:	2380      	movs	r3, #128	; 0x80
    1a64:	019b      	lsls	r3, r3, #6
    1a66:	604b      	str	r3, [r1, #4]

	return 0;
}
    1a68:	2000      	movs	r0, #0
    1a6a:	4770      	bx	lr

00001a6c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1a6c:	2001      	movs	r0, #1
    1a6e:	4770      	bx	lr

00001a70 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    1a70:	2000      	movs	r0, #0
    1a72:	4770      	bx	lr

00001a74 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1a74:	b570      	push	{r4, r5, r6, lr}
    1a76:	b082      	sub	sp, #8
    1a78:	0005      	movs	r5, r0
    1a7a:	000e      	movs	r6, r1
	uint16_t temp = 0;
    1a7c:	2200      	movs	r2, #0
    1a7e:	466b      	mov	r3, sp
    1a80:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    1a82:	4c06      	ldr	r4, [pc, #24]	; (1a9c <usart_serial_getchar+0x28>)
    1a84:	466b      	mov	r3, sp
    1a86:	1d99      	adds	r1, r3, #6
    1a88:	0028      	movs	r0, r5
    1a8a:	47a0      	blx	r4
    1a8c:	2800      	cmp	r0, #0
    1a8e:	d1f9      	bne.n	1a84 <usart_serial_getchar+0x10>

	*c = temp;
    1a90:	466b      	mov	r3, sp
    1a92:	3306      	adds	r3, #6
    1a94:	881b      	ldrh	r3, [r3, #0]
    1a96:	7033      	strb	r3, [r6, #0]
}
    1a98:	b002      	add	sp, #8
    1a9a:	bd70      	pop	{r4, r5, r6, pc}
    1a9c:	00000f23 	.word	0x00000f23

00001aa0 <usart_serial_putchar>:
{
    1aa0:	b570      	push	{r4, r5, r6, lr}
    1aa2:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    1aa4:	b28c      	uxth	r4, r1
    1aa6:	4e03      	ldr	r6, [pc, #12]	; (1ab4 <usart_serial_putchar+0x14>)
    1aa8:	0021      	movs	r1, r4
    1aaa:	0028      	movs	r0, r5
    1aac:	47b0      	blx	r6
    1aae:	2800      	cmp	r0, #0
    1ab0:	d1fa      	bne.n	1aa8 <usart_serial_putchar+0x8>
}
    1ab2:	bd70      	pop	{r4, r5, r6, pc}
    1ab4:	00000efd 	.word	0x00000efd

00001ab8 <configure_console>:
#include "config_usart.h"

void configure_console(void)
{
    1ab8:	b570      	push	{r4, r5, r6, lr}
    1aba:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1abc:	2380      	movs	r3, #128	; 0x80
    1abe:	05db      	lsls	r3, r3, #23
    1ac0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1ac2:	2300      	movs	r3, #0
    1ac4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1ac6:	22ff      	movs	r2, #255	; 0xff
    1ac8:	4669      	mov	r1, sp
    1aca:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1acc:	2200      	movs	r2, #0
    1ace:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1ad0:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    1ad2:	2196      	movs	r1, #150	; 0x96
    1ad4:	0189      	lsls	r1, r1, #6
    1ad6:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    1ad8:	2101      	movs	r1, #1
    1ada:	2024      	movs	r0, #36	; 0x24
    1adc:	466c      	mov	r4, sp
    1ade:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1ae0:	3001      	adds	r0, #1
    1ae2:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1ae4:	3125      	adds	r1, #37	; 0x25
    1ae6:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1ae8:	3101      	adds	r1, #1
    1aea:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1aec:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1aee:	3105      	adds	r1, #5
    1af0:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1af2:	3101      	adds	r1, #1
    1af4:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1af6:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1af8:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1afa:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1afc:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1afe:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1b00:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1b02:	2313      	movs	r3, #19
    1b04:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1b06:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = SERCOMBAUD;
	config_usart.mux_setting = SERCOMMUX;
    1b08:	2380      	movs	r3, #128	; 0x80
    1b0a:	035b      	lsls	r3, r3, #13
    1b0c:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = SERCOMPAD0;
    1b0e:	4b1e      	ldr	r3, [pc, #120]	; (1b88 <configure_console+0xd0>)
    1b10:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = SERCOMPAD1;
    1b12:	4b1e      	ldr	r3, [pc, #120]	; (1b8c <configure_console+0xd4>)
    1b14:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = SERCOMPAD2;
    1b16:	2301      	movs	r3, #1
    1b18:	425b      	negs	r3, r3
    1b1a:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = SERCOMPAD3;
    1b1c:	930f      	str	r3, [sp, #60]	; 0x3c

	while (usart_init(&usart_instance,	 SERCOMMODULE, &config_usart) != STATUS_OK) { }
    1b1e:	4d1c      	ldr	r5, [pc, #112]	; (1b90 <configure_console+0xd8>)
    1b20:	4c1c      	ldr	r4, [pc, #112]	; (1b94 <configure_console+0xdc>)
    1b22:	466a      	mov	r2, sp
    1b24:	491c      	ldr	r1, [pc, #112]	; (1b98 <configure_console+0xe0>)
    1b26:	0028      	movs	r0, r5
    1b28:	47a0      	blx	r4
    1b2a:	2800      	cmp	r0, #0
    1b2c:	d1f9      	bne.n	1b22 <configure_console+0x6a>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    1b2e:	4c18      	ldr	r4, [pc, #96]	; (1b90 <configure_console+0xd8>)
    1b30:	4b1a      	ldr	r3, [pc, #104]	; (1b9c <configure_console+0xe4>)
    1b32:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1b34:	4a1a      	ldr	r2, [pc, #104]	; (1ba0 <configure_console+0xe8>)
    1b36:	4b1b      	ldr	r3, [pc, #108]	; (1ba4 <configure_console+0xec>)
    1b38:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1b3a:	4a1b      	ldr	r2, [pc, #108]	; (1ba8 <configure_console+0xf0>)
    1b3c:	4b1b      	ldr	r3, [pc, #108]	; (1bac <configure_console+0xf4>)
    1b3e:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    1b40:	466a      	mov	r2, sp
    1b42:	4915      	ldr	r1, [pc, #84]	; (1b98 <configure_console+0xe0>)
    1b44:	0020      	movs	r0, r4
    1b46:	4b13      	ldr	r3, [pc, #76]	; (1b94 <configure_console+0xdc>)
    1b48:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1b4a:	4e19      	ldr	r6, [pc, #100]	; (1bb0 <configure_console+0xf8>)
    1b4c:	6833      	ldr	r3, [r6, #0]
    1b4e:	6898      	ldr	r0, [r3, #8]
    1b50:	2100      	movs	r1, #0
    1b52:	4d18      	ldr	r5, [pc, #96]	; (1bb4 <configure_console+0xfc>)
    1b54:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1b56:	6833      	ldr	r3, [r6, #0]
    1b58:	6858      	ldr	r0, [r3, #4]
    1b5a:	2100      	movs	r1, #0
    1b5c:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b5e:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1b60:	0028      	movs	r0, r5
    1b62:	4b15      	ldr	r3, [pc, #84]	; (1bb8 <configure_console+0x100>)
    1b64:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1b66:	231f      	movs	r3, #31
    1b68:	4018      	ands	r0, r3
    1b6a:	3b1e      	subs	r3, #30
    1b6c:	4083      	lsls	r3, r0
    1b6e:	4a13      	ldr	r2, [pc, #76]	; (1bbc <configure_console+0x104>)
    1b70:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b72:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    1b74:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1b76:	2b00      	cmp	r3, #0
    1b78:	d1fc      	bne.n	1b74 <configure_console+0xbc>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1b7a:	682b      	ldr	r3, [r5, #0]
    1b7c:	2202      	movs	r2, #2
    1b7e:	4313      	orrs	r3, r2
    1b80:	602b      	str	r3, [r5, #0]

	stdio_serial_init(&usart_instance, SERCOMMODULE, &config_usart);
	usart_enable(&usart_instance);
}
    1b82:	b010      	add	sp, #64	; 0x40
    1b84:	bd70      	pop	{r4, r5, r6, pc}
    1b86:	46c0      	nop			; (mov r8, r8)
    1b88:	00080003 	.word	0x00080003
    1b8c:	00090003 	.word	0x00090003
    1b90:	200001b0 	.word	0x200001b0
    1b94:	00000bc1 	.word	0x00000bc1
    1b98:	42001000 	.word	0x42001000
    1b9c:	200001ac 	.word	0x200001ac
    1ba0:	00001aa1 	.word	0x00001aa1
    1ba4:	200001a8 	.word	0x200001a8
    1ba8:	00001a75 	.word	0x00001a75
    1bac:	200001a4 	.word	0x200001a4
    1bb0:	20000038 	.word	0x20000038
    1bb4:	00003bc9 	.word	0x00003bc9
    1bb8:	00000b31 	.word	0x00000b31
    1bbc:	e000e100 	.word	0xe000e100

00001bc0 <init_TC3>:
/**************************INTERRUPT STUFF****************************/
void init_TC3()
{
	/* Configure Timer/Counter 3*/
	// Configure Clocks
	REG_GCLK_CLKCTRL = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK0 | GCLK_CLKCTRL_ID_TCC2_TC3;
    1bc0:	4a0d      	ldr	r2, [pc, #52]	; (1bf8 <init_TC3+0x38>)
    1bc2:	4b0e      	ldr	r3, [pc, #56]	; (1bfc <init_TC3+0x3c>)
    1bc4:	801a      	strh	r2, [r3, #0]
	REG_PM_APBCMASK |= PM_APBCMASK_TC3; // Enable TC3 bus clock
    1bc6:	4a0e      	ldr	r2, [pc, #56]	; (1c00 <init_TC3+0x40>)
    1bc8:	6811      	ldr	r1, [r2, #0]
    1bca:	2380      	movs	r3, #128	; 0x80
    1bcc:	011b      	lsls	r3, r3, #4
    1bce:	430b      	orrs	r3, r1
    1bd0:	6013      	str	r3, [r2, #0]
	
	// Configure TC3
	REG_TC3_CTRLA |= TC_CTRLA_PRESCALER_DIV256;
    1bd2:	4b0c      	ldr	r3, [pc, #48]	; (1c04 <init_TC3+0x44>)
    1bd4:	881a      	ldrh	r2, [r3, #0]
    1bd6:	21c0      	movs	r1, #192	; 0xc0
    1bd8:	00c9      	lsls	r1, r1, #3
    1bda:	430a      	orrs	r2, r1
    1bdc:	801a      	strh	r2, [r3, #0]
	
	// Enable interrupts
	REG_TC3_INTENSET = TC_INTENSET_OVF | TC_INTENSET_ERR;
    1bde:	2103      	movs	r1, #3
    1be0:	4a09      	ldr	r2, [pc, #36]	; (1c08 <init_TC3+0x48>)
    1be2:	7011      	strb	r1, [r2, #0]
	
	// Enable TC3
	REG_TC3_CTRLA |= TC_CTRLA_ENABLE;
    1be4:	881a      	ldrh	r2, [r3, #0]
    1be6:	3901      	subs	r1, #1
    1be8:	430a      	orrs	r2, r1
    1bea:	801a      	strh	r2, [r3, #0]
	while ( TC3->COUNT32.STATUS.bit.SYNCBUSY == 1 ){} // wait for TC3 to be enabled
    1bec:	001a      	movs	r2, r3
    1bee:	7bd3      	ldrb	r3, [r2, #15]
    1bf0:	09db      	lsrs	r3, r3, #7
    1bf2:	2b01      	cmp	r3, #1
    1bf4:	d0fb      	beq.n	1bee <init_TC3+0x2e>
}
    1bf6:	4770      	bx	lr
    1bf8:	0000401b 	.word	0x0000401b
    1bfc:	40000c02 	.word	0x40000c02
    1c00:	40000420 	.word	0x40000420
    1c04:	42002c00 	.word	0x42002c00
    1c08:	42002c0d 	.word	0x42002c0d

00001c0c <configure_usart_USB>:



/**************************SERCOM STUFF*******************************/
void configure_usart_USB(void)
{
    1c0c:	b530      	push	{r4, r5, lr}
    1c0e:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    1c10:	2380      	movs	r3, #128	; 0x80
    1c12:	05db      	lsls	r3, r3, #23
    1c14:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1c16:	2300      	movs	r3, #0
    1c18:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1c1a:	22ff      	movs	r2, #255	; 0xff
    1c1c:	4669      	mov	r1, sp
    1c1e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1c20:	2200      	movs	r2, #0
    1c22:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1c24:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    1c26:	2196      	movs	r1, #150	; 0x96
    1c28:	0189      	lsls	r1, r1, #6
    1c2a:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    1c2c:	2101      	movs	r1, #1
    1c2e:	2024      	movs	r0, #36	; 0x24
    1c30:	466c      	mov	r4, sp
    1c32:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1c34:	3001      	adds	r0, #1
    1c36:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1c38:	3125      	adds	r1, #37	; 0x25
    1c3a:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1c3c:	3101      	adds	r1, #1
    1c3e:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1c40:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    1c42:	3105      	adds	r1, #5
    1c44:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1c46:	3101      	adds	r1, #1
    1c48:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1c4a:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1c4c:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    1c4e:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    1c50:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    1c52:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    1c54:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1c56:	2313      	movs	r3, #19
    1c58:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    1c5a:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart_USB;
	usart_get_config_defaults(&config_usart_USB);

		config_usart_USB.baudrate    = 9600;
		config_usart_USB.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    1c5c:	2380      	movs	r3, #128	; 0x80
    1c5e:	035b      	lsls	r3, r3, #13
    1c60:	9303      	str	r3, [sp, #12]
		config_usart_USB.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    1c62:	4b12      	ldr	r3, [pc, #72]	; (1cac <configure_usart_USB+0xa0>)
    1c64:	930c      	str	r3, [sp, #48]	; 0x30
		config_usart_USB.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    1c66:	4b12      	ldr	r3, [pc, #72]	; (1cb0 <configure_usart_USB+0xa4>)
    1c68:	930d      	str	r3, [sp, #52]	; 0x34
		config_usart_USB.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    1c6a:	2301      	movs	r3, #1
    1c6c:	425b      	negs	r3, r3
    1c6e:	930e      	str	r3, [sp, #56]	; 0x38
		config_usart_USB.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    1c70:	930f      	str	r3, [sp, #60]	; 0x3c
		while (usart_init(&usart_USB,
    1c72:	4d10      	ldr	r5, [pc, #64]	; (1cb4 <configure_usart_USB+0xa8>)
    1c74:	4c10      	ldr	r4, [pc, #64]	; (1cb8 <configure_usart_USB+0xac>)
    1c76:	466a      	mov	r2, sp
    1c78:	4910      	ldr	r1, [pc, #64]	; (1cbc <configure_usart_USB+0xb0>)
    1c7a:	0028      	movs	r0, r5
    1c7c:	47a0      	blx	r4
    1c7e:	2800      	cmp	r0, #0
    1c80:	d1f9      	bne.n	1c76 <configure_usart_USB+0x6a>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c82:	4d0c      	ldr	r5, [pc, #48]	; (1cb4 <configure_usart_USB+0xa8>)
    1c84:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1c86:	0020      	movs	r0, r4
    1c88:	4b0d      	ldr	r3, [pc, #52]	; (1cc0 <configure_usart_USB+0xb4>)
    1c8a:	4798      	blx	r3
    1c8c:	231f      	movs	r3, #31
    1c8e:	4018      	ands	r0, r3
    1c90:	3b1e      	subs	r3, #30
    1c92:	4083      	lsls	r3, r0
    1c94:	4a0b      	ldr	r2, [pc, #44]	; (1cc4 <configure_usart_USB+0xb8>)
    1c96:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c98:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1c9a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1c9c:	2b00      	cmp	r3, #0
    1c9e:	d1fc      	bne.n	1c9a <configure_usart_USB+0x8e>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1ca0:	6823      	ldr	r3, [r4, #0]
    1ca2:	2202      	movs	r2, #2
    1ca4:	4313      	orrs	r3, r2
    1ca6:	6023      	str	r3, [r4, #0]
		EDBG_CDC_MODULE, &config_usart_USB) != STATUS_OK) {
		}

	usart_enable(&usart_USB);
}
    1ca8:	b011      	add	sp, #68	; 0x44
    1caa:	bd30      	pop	{r4, r5, pc}
    1cac:	00160002 	.word	0x00160002
    1cb0:	00170002 	.word	0x00170002
    1cb4:	200001e8 	.word	0x200001e8
    1cb8:	00000bc1 	.word	0x00000bc1
    1cbc:	42001400 	.word	0x42001400
    1cc0:	00000b31 	.word	0x00000b31
    1cc4:	e000e100 	.word	0xe000e100

00001cc8 <configure_adc>:

void configure_adc(void)
{
    1cc8:	b510      	push	{r4, lr}
    1cca:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    1ccc:	4668      	mov	r0, sp
    1cce:	4b11      	ldr	r3, [pc, #68]	; (1d14 <configure_adc+0x4c>)
    1cd0:	4798      	blx	r3
	config_adc.positive_input = ADC_POSITIVE_INPUT_DAC;
    1cd2:	231c      	movs	r3, #28
    1cd4:	466a      	mov	r2, sp
    1cd6:	7313      	strb	r3, [r2, #12]
	adc_init(&adc_instance, ADC, &config_adc);
    1cd8:	4c0f      	ldr	r4, [pc, #60]	; (1d18 <configure_adc+0x50>)
    1cda:	4910      	ldr	r1, [pc, #64]	; (1d1c <configure_adc+0x54>)
    1cdc:	0020      	movs	r0, r4
    1cde:	4b10      	ldr	r3, [pc, #64]	; (1d20 <configure_adc+0x58>)
    1ce0:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    1ce2:	6822      	ldr	r2, [r4, #0]
    1ce4:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    1ce6:	b25b      	sxtb	r3, r3
    1ce8:	2b00      	cmp	r3, #0
    1cea:	dbfb      	blt.n	1ce4 <configure_adc+0x1c>
    1cec:	2180      	movs	r1, #128	; 0x80
    1cee:	0409      	lsls	r1, r1, #16
    1cf0:	4b0c      	ldr	r3, [pc, #48]	; (1d24 <configure_adc+0x5c>)
    1cf2:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    1cf4:	230f      	movs	r3, #15
    1cf6:	7593      	strb	r3, [r2, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    1cf8:	7613      	strb	r3, [r2, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    1cfa:	7813      	ldrb	r3, [r2, #0]
    1cfc:	2102      	movs	r1, #2
    1cfe:	430b      	orrs	r3, r1
    1d00:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    1d02:	4b05      	ldr	r3, [pc, #20]	; (1d18 <configure_adc+0x50>)
    1d04:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1d06:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    1d08:	b25b      	sxtb	r3, r3
    1d0a:	2b00      	cmp	r3, #0
    1d0c:	dbfb      	blt.n	1d06 <configure_adc+0x3e>
	adc_enable(&adc_instance);
}
    1d0e:	b00c      	add	sp, #48	; 0x30
    1d10:	bd10      	pop	{r4, pc}
    1d12:	46c0      	nop			; (mov r8, r8)
    1d14:	00000229 	.word	0x00000229
    1d18:	20000220 	.word	0x20000220
    1d1c:	42004000 	.word	0x42004000
    1d20:	0000026d 	.word	0x0000026d
    1d24:	e000e100 	.word	0xe000e100

00001d28 <readKeyboard>:
	}
}


void readKeyboard(void)
{
    1d28:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d2a:	46de      	mov	lr, fp
    1d2c:	4657      	mov	r7, sl
    1d2e:	464e      	mov	r6, r9
    1d30:	4645      	mov	r5, r8
    1d32:	b5e0      	push	{r5, r6, r7, lr}
    1d34:	b0c7      	sub	sp, #284	; 0x11c
	
	int scanCodeIndex = 0;
	int scanCodes[70];
	
	//Set strong drive on column
	PORT->Group[0].WRCONFIG.bit.DRVSTR = 1;
    1d36:	4bdf      	ldr	r3, [pc, #892]	; (20b4 <STACK_SIZE+0xb4>)
    1d38:	6a99      	ldr	r1, [r3, #40]	; 0x28
    1d3a:	2280      	movs	r2, #128	; 0x80
    1d3c:	03d2      	lsls	r2, r2, #15
    1d3e:	430a      	orrs	r2, r1
    1d40:	629a      	str	r2, [r3, #40]	; 0x28
	
	//Set all columns as output, low
	REG_PORT_DIRSET0 = KB_COL0;
    1d42:	4add      	ldr	r2, [pc, #884]	; (20b8 <STACK_SIZE+0xb8>)
    1d44:	2180      	movs	r1, #128	; 0x80
    1d46:	0249      	lsls	r1, r1, #9
    1d48:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRSET0 = KB_COL1;
    1d4a:	2780      	movs	r7, #128	; 0x80
    1d4c:	02bf      	lsls	r7, r7, #10
    1d4e:	6017      	str	r7, [r2, #0]
	REG_PORT_DIRSET0 = KB_COL2;
    1d50:	2680      	movs	r6, #128	; 0x80
    1d52:	02f6      	lsls	r6, r6, #11
    1d54:	6016      	str	r6, [r2, #0]
	REG_PORT_DIRSET0 = KB_COL3;
    1d56:	2580      	movs	r5, #128	; 0x80
    1d58:	032d      	lsls	r5, r5, #12
    1d5a:	6015      	str	r5, [r2, #0]
	REG_PORT_DIRSET0 = KB_COL4;
    1d5c:	2480      	movs	r4, #128	; 0x80
    1d5e:	0364      	lsls	r4, r4, #13
    1d60:	6014      	str	r4, [r2, #0]
	REG_PORT_DIRSET0 = KB_COL5;
    1d62:	2080      	movs	r0, #128	; 0x80
    1d64:	0380      	lsls	r0, r0, #14
    1d66:	6010      	str	r0, [r2, #0]
	REG_PORT_DIRSET0 = KB_COL6;
    1d68:	2180      	movs	r1, #128	; 0x80
    1d6a:	0509      	lsls	r1, r1, #20
    1d6c:	468c      	mov	ip, r1
    1d6e:	6011      	str	r1, [r2, #0]

	REG_PORT_OUTCLR0 = KB_COL0;
    1d70:	4ad2      	ldr	r2, [pc, #840]	; (20bc <STACK_SIZE+0xbc>)
    1d72:	2180      	movs	r1, #128	; 0x80
    1d74:	0249      	lsls	r1, r1, #9
    1d76:	6011      	str	r1, [r2, #0]
	REG_PORT_OUTCLR0 = KB_COL1;
    1d78:	6017      	str	r7, [r2, #0]
	REG_PORT_OUTCLR0 = KB_COL2;
    1d7a:	6016      	str	r6, [r2, #0]
	REG_PORT_OUTCLR0 = KB_COL3;
    1d7c:	6015      	str	r5, [r2, #0]
	REG_PORT_OUTCLR0 = KB_COL4;
    1d7e:	6014      	str	r4, [r2, #0]
	REG_PORT_OUTCLR0 = KB_COL5;
    1d80:	6010      	str	r0, [r2, #0]
	REG_PORT_OUTCLR0 = KB_COL6;
    1d82:	4661      	mov	r1, ip
    1d84:	6011      	str	r1, [r2, #0]
	
	//set rows to input, pullup enabled
	REG_PORT_DIRCLR0 = KB_ROW0;
    1d86:	4ace      	ldr	r2, [pc, #824]	; (20c0 <STACK_SIZE+0xc0>)
    1d88:	2104      	movs	r1, #4
    1d8a:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW1;
    1d8c:	3104      	adds	r1, #4
    1d8e:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW2;
    1d90:	3108      	adds	r1, #8
    1d92:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW3;
    1d94:	3110      	adds	r1, #16
    1d96:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW4;
    1d98:	3120      	adds	r1, #32
    1d9a:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW5;
    1d9c:	3140      	adds	r1, #64	; 0x40
    1d9e:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW6;
    1da0:	2180      	movs	r1, #128	; 0x80
    1da2:	00c9      	lsls	r1, r1, #3
    1da4:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW7;
    1da6:	2180      	movs	r1, #128	; 0x80
    1da8:	0109      	lsls	r1, r1, #4
    1daa:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW8;
    1dac:	2180      	movs	r1, #128	; 0x80
    1dae:	0149      	lsls	r1, r1, #5
    1db0:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_ROW9;
    1db2:	2180      	movs	r1, #128	; 0x80
    1db4:	0189      	lsls	r1, r1, #6
    1db6:	6011      	str	r1, [r2, #0]
	
	PORT->Group[0].PINCFG[02].bit.PULLEN = 1;
    1db8:	2242      	movs	r2, #66	; 0x42
    1dba:	4692      	mov	sl, r2
    1dbc:	5c99      	ldrb	r1, [r3, r2]
    1dbe:	2204      	movs	r2, #4
    1dc0:	4311      	orrs	r1, r2
    1dc2:	4650      	mov	r0, sl
    1dc4:	5419      	strb	r1, [r3, r0]
	PORT->Group[0].PINCFG[03].bit.PULLEN = 1;
    1dc6:	2143      	movs	r1, #67	; 0x43
    1dc8:	4689      	mov	r9, r1
    1dca:	5c59      	ldrb	r1, [r3, r1]
    1dcc:	4311      	orrs	r1, r2
    1dce:	4648      	mov	r0, r9
    1dd0:	5419      	strb	r1, [r3, r0]
	PORT->Group[0].PINCFG[04].bit.PULLEN = 1;
    1dd2:	2144      	movs	r1, #68	; 0x44
    1dd4:	4688      	mov	r8, r1
    1dd6:	5c59      	ldrb	r1, [r3, r1]
    1dd8:	4311      	orrs	r1, r2
    1dda:	4640      	mov	r0, r8
    1ddc:	5419      	strb	r1, [r3, r0]
	PORT->Group[0].PINCFG[05].bit.PULLEN = 1;
    1dde:	2145      	movs	r1, #69	; 0x45
    1de0:	468c      	mov	ip, r1
    1de2:	5c59      	ldrb	r1, [r3, r1]
    1de4:	4311      	orrs	r1, r2
    1de6:	4660      	mov	r0, ip
    1de8:	5419      	strb	r1, [r3, r0]
	PORT->Group[0].PINCFG[06].bit.PULLEN = 1;
    1dea:	2746      	movs	r7, #70	; 0x46
    1dec:	5dd9      	ldrb	r1, [r3, r7]
    1dee:	4311      	orrs	r1, r2
    1df0:	55d9      	strb	r1, [r3, r7]
	PORT->Group[0].PINCFG[07].bit.PULLEN = 1;
    1df2:	2647      	movs	r6, #71	; 0x47
    1df4:	5d99      	ldrb	r1, [r3, r6]
    1df6:	4311      	orrs	r1, r2
    1df8:	5599      	strb	r1, [r3, r6]
	PORT->Group[0].PINCFG[10].bit.PULLEN = 1;
    1dfa:	254a      	movs	r5, #74	; 0x4a
    1dfc:	5d59      	ldrb	r1, [r3, r5]
    1dfe:	4311      	orrs	r1, r2
    1e00:	5559      	strb	r1, [r3, r5]
	PORT->Group[0].PINCFG[11].bit.PULLEN = 1;
    1e02:	244b      	movs	r4, #75	; 0x4b
    1e04:	5d19      	ldrb	r1, [r3, r4]
    1e06:	4311      	orrs	r1, r2
    1e08:	5519      	strb	r1, [r3, r4]
	PORT->Group[0].PINCFG[12].bit.PULLEN = 1;
    1e0a:	214c      	movs	r1, #76	; 0x4c
    1e0c:	5c59      	ldrb	r1, [r3, r1]
    1e0e:	4311      	orrs	r1, r2
    1e10:	3007      	adds	r0, #7
    1e12:	5419      	strb	r1, [r3, r0]
	PORT->Group[0].PINCFG[13].bit.PULLEN = 1;
    1e14:	214d      	movs	r1, #77	; 0x4d
    1e16:	5c59      	ldrb	r1, [r3, r1]
    1e18:	430a      	orrs	r2, r1
    1e1a:	214d      	movs	r1, #77	; 0x4d
    1e1c:	545a      	strb	r2, [r3, r1]
	
	PORT->Group[0].PINCFG[02].bit.INEN = 1;
    1e1e:	4652      	mov	r2, sl
    1e20:	5c9a      	ldrb	r2, [r3, r2]
    1e22:	4693      	mov	fp, r2
    1e24:	2202      	movs	r2, #2
    1e26:	4659      	mov	r1, fp
    1e28:	4311      	orrs	r1, r2
    1e2a:	468b      	mov	fp, r1
    1e2c:	4651      	mov	r1, sl
    1e2e:	4658      	mov	r0, fp
    1e30:	5458      	strb	r0, [r3, r1]
	PORT->Group[0].PINCFG[03].bit.INEN = 1;
    1e32:	4649      	mov	r1, r9
    1e34:	5c59      	ldrb	r1, [r3, r1]
    1e36:	4311      	orrs	r1, r2
    1e38:	468a      	mov	sl, r1
    1e3a:	4649      	mov	r1, r9
    1e3c:	4650      	mov	r0, sl
    1e3e:	5458      	strb	r0, [r3, r1]
	PORT->Group[0].PINCFG[04].bit.INEN = 1;
    1e40:	4641      	mov	r1, r8
    1e42:	5c59      	ldrb	r1, [r3, r1]
    1e44:	4311      	orrs	r1, r2
    1e46:	4689      	mov	r9, r1
    1e48:	4641      	mov	r1, r8
    1e4a:	4648      	mov	r0, r9
    1e4c:	5458      	strb	r0, [r3, r1]
	PORT->Group[0].PINCFG[05].bit.INEN = 1;
    1e4e:	4661      	mov	r1, ip
    1e50:	5c59      	ldrb	r1, [r3, r1]
    1e52:	4311      	orrs	r1, r2
    1e54:	4688      	mov	r8, r1
    1e56:	4661      	mov	r1, ip
    1e58:	4640      	mov	r0, r8
    1e5a:	5458      	strb	r0, [r3, r1]
	PORT->Group[0].PINCFG[06].bit.INEN = 1;
    1e5c:	5dd9      	ldrb	r1, [r3, r7]
    1e5e:	4311      	orrs	r1, r2
    1e60:	55d9      	strb	r1, [r3, r7]
	PORT->Group[0].PINCFG[07].bit.INEN = 1;
    1e62:	5d9f      	ldrb	r7, [r3, r6]
    1e64:	4317      	orrs	r7, r2
    1e66:	559f      	strb	r7, [r3, r6]
	PORT->Group[0].PINCFG[10].bit.INEN = 1;
    1e68:	5d5e      	ldrb	r6, [r3, r5]
    1e6a:	4316      	orrs	r6, r2
    1e6c:	555e      	strb	r6, [r3, r5]
	PORT->Group[0].PINCFG[11].bit.INEN = 1;
    1e6e:	5d1d      	ldrb	r5, [r3, r4]
    1e70:	4315      	orrs	r5, r2
    1e72:	551d      	strb	r5, [r3, r4]
	PORT->Group[0].PINCFG[12].bit.INEN = 1;
    1e74:	214c      	movs	r1, #76	; 0x4c
    1e76:	5c5c      	ldrb	r4, [r3, r1]
    1e78:	4314      	orrs	r4, r2
    1e7a:	545c      	strb	r4, [r3, r1]
	PORT->Group[0].PINCFG[13].bit.INEN = 1;
    1e7c:	3101      	adds	r1, #1
    1e7e:	5c58      	ldrb	r0, [r3, r1]
    1e80:	4302      	orrs	r2, r0
    1e82:	545a      	strb	r2, [r3, r1]
			
	//Step through columns, if high, save that column.
	//This is column 0
	REG_PORT_OUTSET0 = KB_COL0;
    1e84:	4a8f      	ldr	r2, [pc, #572]	; (20c4 <STACK_SIZE+0xc4>)
    1e86:	2180      	movs	r1, #128	; 0x80
    1e88:	0249      	lsls	r1, r1, #9
    1e8a:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_ROW0) != 0)
    1e8c:	6a1a      	ldr	r2, [r3, #32]
	int scanCodeIndex = 0;
    1e8e:	2300      	movs	r3, #0
	if((PORT->Group[0].IN.reg & KB_ROW0) != 0)
    1e90:	2104      	movs	r1, #4
    1e92:	4211      	tst	r1, r2
    1e94:	d001      	beq.n	1e9a <readKeyboard+0x172>
	{
		scanCodes[scanCodeIndex] = 0; scanCodeIndex++;
    1e96:	9300      	str	r3, [sp, #0]
    1e98:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW1) != 0)
    1e9a:	4a86      	ldr	r2, [pc, #536]	; (20b4 <STACK_SIZE+0xb4>)
    1e9c:	6a12      	ldr	r2, [r2, #32]
    1e9e:	0712      	lsls	r2, r2, #28
    1ea0:	d504      	bpl.n	1eac <readKeyboard+0x184>
	{
		scanCodes[scanCodeIndex] = 1; scanCodeIndex++;
    1ea2:	009a      	lsls	r2, r3, #2
    1ea4:	2101      	movs	r1, #1
    1ea6:	4668      	mov	r0, sp
    1ea8:	5011      	str	r1, [r2, r0]
    1eaa:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW2) != 0)
    1eac:	4a81      	ldr	r2, [pc, #516]	; (20b4 <STACK_SIZE+0xb4>)
    1eae:	6a12      	ldr	r2, [r2, #32]
    1eb0:	06d2      	lsls	r2, r2, #27
    1eb2:	d504      	bpl.n	1ebe <readKeyboard+0x196>
	{
		scanCodes[scanCodeIndex] = 2; scanCodeIndex++;
    1eb4:	009a      	lsls	r2, r3, #2
    1eb6:	2102      	movs	r1, #2
    1eb8:	4668      	mov	r0, sp
    1eba:	5011      	str	r1, [r2, r0]
    1ebc:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW3) != 0)
    1ebe:	4a7d      	ldr	r2, [pc, #500]	; (20b4 <STACK_SIZE+0xb4>)
    1ec0:	6a12      	ldr	r2, [r2, #32]
    1ec2:	0692      	lsls	r2, r2, #26
    1ec4:	d504      	bpl.n	1ed0 <readKeyboard+0x1a8>
	{
		scanCodes[scanCodeIndex] = 3; scanCodeIndex++;
    1ec6:	009a      	lsls	r2, r3, #2
    1ec8:	2103      	movs	r1, #3
    1eca:	4668      	mov	r0, sp
    1ecc:	5011      	str	r1, [r2, r0]
    1ece:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW4) != 0)
    1ed0:	4a78      	ldr	r2, [pc, #480]	; (20b4 <STACK_SIZE+0xb4>)
    1ed2:	6a12      	ldr	r2, [r2, #32]
    1ed4:	0652      	lsls	r2, r2, #25
    1ed6:	d504      	bpl.n	1ee2 <readKeyboard+0x1ba>
	{
		scanCodes[scanCodeIndex] = 4; scanCodeIndex++;
    1ed8:	009a      	lsls	r2, r3, #2
    1eda:	2104      	movs	r1, #4
    1edc:	4668      	mov	r0, sp
    1ede:	5011      	str	r1, [r2, r0]
    1ee0:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW5) != 0)
    1ee2:	4a74      	ldr	r2, [pc, #464]	; (20b4 <STACK_SIZE+0xb4>)
    1ee4:	6a12      	ldr	r2, [r2, #32]
    1ee6:	0612      	lsls	r2, r2, #24
    1ee8:	d504      	bpl.n	1ef4 <readKeyboard+0x1cc>
	{
		scanCodes[scanCodeIndex] = 5; scanCodeIndex++;
    1eea:	009a      	lsls	r2, r3, #2
    1eec:	2105      	movs	r1, #5
    1eee:	4668      	mov	r0, sp
    1ef0:	5011      	str	r1, [r2, r0]
    1ef2:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW6) != 0)
    1ef4:	4a6f      	ldr	r2, [pc, #444]	; (20b4 <STACK_SIZE+0xb4>)
    1ef6:	6a12      	ldr	r2, [r2, #32]
    1ef8:	0552      	lsls	r2, r2, #21
    1efa:	d504      	bpl.n	1f06 <readKeyboard+0x1de>
	{
		scanCodes[scanCodeIndex] = 6; scanCodeIndex++;
    1efc:	009a      	lsls	r2, r3, #2
    1efe:	2106      	movs	r1, #6
    1f00:	4668      	mov	r0, sp
    1f02:	5011      	str	r1, [r2, r0]
    1f04:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW7) != 0)
    1f06:	4a6b      	ldr	r2, [pc, #428]	; (20b4 <STACK_SIZE+0xb4>)
    1f08:	6a12      	ldr	r2, [r2, #32]
    1f0a:	0512      	lsls	r2, r2, #20
    1f0c:	d504      	bpl.n	1f18 <readKeyboard+0x1f0>
	{
		scanCodes[scanCodeIndex] = 7; scanCodeIndex++;
    1f0e:	009a      	lsls	r2, r3, #2
    1f10:	2107      	movs	r1, #7
    1f12:	4668      	mov	r0, sp
    1f14:	5011      	str	r1, [r2, r0]
    1f16:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW8) != 0)
    1f18:	4a66      	ldr	r2, [pc, #408]	; (20b4 <STACK_SIZE+0xb4>)
    1f1a:	6a12      	ldr	r2, [r2, #32]
    1f1c:	04d2      	lsls	r2, r2, #19
    1f1e:	d504      	bpl.n	1f2a <readKeyboard+0x202>
	{
		scanCodes[scanCodeIndex] = 8; scanCodeIndex++;
    1f20:	009a      	lsls	r2, r3, #2
    1f22:	2108      	movs	r1, #8
    1f24:	4668      	mov	r0, sp
    1f26:	5011      	str	r1, [r2, r0]
    1f28:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW9) != 0)
    1f2a:	4a62      	ldr	r2, [pc, #392]	; (20b4 <STACK_SIZE+0xb4>)
    1f2c:	6a12      	ldr	r2, [r2, #32]
    1f2e:	0492      	lsls	r2, r2, #18
    1f30:	d504      	bpl.n	1f3c <readKeyboard+0x214>
	{
		scanCodes[scanCodeIndex] = 9; scanCodeIndex++;
    1f32:	009a      	lsls	r2, r3, #2
    1f34:	2109      	movs	r1, #9
    1f36:	4668      	mov	r0, sp
    1f38:	5011      	str	r1, [r2, r0]
    1f3a:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_COL0;
    1f3c:	2180      	movs	r1, #128	; 0x80
    1f3e:	0249      	lsls	r1, r1, #9
    1f40:	4a5e      	ldr	r2, [pc, #376]	; (20bc <STACK_SIZE+0xbc>)
    1f42:	6011      	str	r1, [r2, #0]
	
	//This is column 1
	REG_PORT_OUTSET0 = KB_COL1;
    1f44:	2180      	movs	r1, #128	; 0x80
    1f46:	0289      	lsls	r1, r1, #10
    1f48:	4a5e      	ldr	r2, [pc, #376]	; (20c4 <STACK_SIZE+0xc4>)
    1f4a:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_ROW0) != 0)
    1f4c:	4a59      	ldr	r2, [pc, #356]	; (20b4 <STACK_SIZE+0xb4>)
    1f4e:	6a12      	ldr	r2, [r2, #32]
    1f50:	0752      	lsls	r2, r2, #29
    1f52:	d504      	bpl.n	1f5e <readKeyboard+0x236>
	{
		scanCodes[scanCodeIndex] = 10; scanCodeIndex++;
    1f54:	009a      	lsls	r2, r3, #2
    1f56:	210a      	movs	r1, #10
    1f58:	4668      	mov	r0, sp
    1f5a:	5011      	str	r1, [r2, r0]
    1f5c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW1) != 0)
    1f5e:	4a55      	ldr	r2, [pc, #340]	; (20b4 <STACK_SIZE+0xb4>)
    1f60:	6a12      	ldr	r2, [r2, #32]
    1f62:	0712      	lsls	r2, r2, #28
    1f64:	d504      	bpl.n	1f70 <readKeyboard+0x248>
	{
		scanCodes[scanCodeIndex] = 11; scanCodeIndex++;
    1f66:	009a      	lsls	r2, r3, #2
    1f68:	210b      	movs	r1, #11
    1f6a:	4668      	mov	r0, sp
    1f6c:	5011      	str	r1, [r2, r0]
    1f6e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW2) != 0)
    1f70:	4a50      	ldr	r2, [pc, #320]	; (20b4 <STACK_SIZE+0xb4>)
    1f72:	6a12      	ldr	r2, [r2, #32]
    1f74:	06d2      	lsls	r2, r2, #27
    1f76:	d504      	bpl.n	1f82 <readKeyboard+0x25a>
	{
		scanCodes[scanCodeIndex] = 12; scanCodeIndex++;
    1f78:	009a      	lsls	r2, r3, #2
    1f7a:	210c      	movs	r1, #12
    1f7c:	4668      	mov	r0, sp
    1f7e:	5011      	str	r1, [r2, r0]
    1f80:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW3) != 0)
    1f82:	4a4c      	ldr	r2, [pc, #304]	; (20b4 <STACK_SIZE+0xb4>)
    1f84:	6a12      	ldr	r2, [r2, #32]
    1f86:	0692      	lsls	r2, r2, #26
    1f88:	d504      	bpl.n	1f94 <readKeyboard+0x26c>
	{
		scanCodes[scanCodeIndex] = 13; scanCodeIndex++;
    1f8a:	009a      	lsls	r2, r3, #2
    1f8c:	210d      	movs	r1, #13
    1f8e:	4668      	mov	r0, sp
    1f90:	5011      	str	r1, [r2, r0]
    1f92:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW4) != 0)
    1f94:	4a47      	ldr	r2, [pc, #284]	; (20b4 <STACK_SIZE+0xb4>)
    1f96:	6a12      	ldr	r2, [r2, #32]
    1f98:	0652      	lsls	r2, r2, #25
    1f9a:	d504      	bpl.n	1fa6 <readKeyboard+0x27e>
	{
		scanCodes[scanCodeIndex] = 14; scanCodeIndex++;
    1f9c:	009a      	lsls	r2, r3, #2
    1f9e:	210e      	movs	r1, #14
    1fa0:	4668      	mov	r0, sp
    1fa2:	5011      	str	r1, [r2, r0]
    1fa4:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW5) != 0)
    1fa6:	4a43      	ldr	r2, [pc, #268]	; (20b4 <STACK_SIZE+0xb4>)
    1fa8:	6a12      	ldr	r2, [r2, #32]
    1faa:	0612      	lsls	r2, r2, #24
    1fac:	d504      	bpl.n	1fb8 <readKeyboard+0x290>
	{
		scanCodes[scanCodeIndex] = 15; scanCodeIndex++;
    1fae:	009a      	lsls	r2, r3, #2
    1fb0:	210f      	movs	r1, #15
    1fb2:	4668      	mov	r0, sp
    1fb4:	5011      	str	r1, [r2, r0]
    1fb6:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW6) != 0)
    1fb8:	4a3e      	ldr	r2, [pc, #248]	; (20b4 <STACK_SIZE+0xb4>)
    1fba:	6a12      	ldr	r2, [r2, #32]
    1fbc:	0552      	lsls	r2, r2, #21
    1fbe:	d504      	bpl.n	1fca <readKeyboard+0x2a2>
	{
		scanCodes[scanCodeIndex] = 16; scanCodeIndex++;
    1fc0:	009a      	lsls	r2, r3, #2
    1fc2:	2110      	movs	r1, #16
    1fc4:	4668      	mov	r0, sp
    1fc6:	5011      	str	r1, [r2, r0]
    1fc8:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW7) != 0)
    1fca:	4a3a      	ldr	r2, [pc, #232]	; (20b4 <STACK_SIZE+0xb4>)
    1fcc:	6a12      	ldr	r2, [r2, #32]
    1fce:	0512      	lsls	r2, r2, #20
    1fd0:	d504      	bpl.n	1fdc <readKeyboard+0x2b4>
	{
		scanCodes[scanCodeIndex] = 17; scanCodeIndex++;
    1fd2:	009a      	lsls	r2, r3, #2
    1fd4:	2111      	movs	r1, #17
    1fd6:	4668      	mov	r0, sp
    1fd8:	5011      	str	r1, [r2, r0]
    1fda:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW8) != 0)
    1fdc:	4a35      	ldr	r2, [pc, #212]	; (20b4 <STACK_SIZE+0xb4>)
    1fde:	6a12      	ldr	r2, [r2, #32]
    1fe0:	04d2      	lsls	r2, r2, #19
    1fe2:	d504      	bpl.n	1fee <readKeyboard+0x2c6>
	{
		scanCodes[scanCodeIndex] = 18; scanCodeIndex++;
    1fe4:	009a      	lsls	r2, r3, #2
    1fe6:	2112      	movs	r1, #18
    1fe8:	4668      	mov	r0, sp
    1fea:	5011      	str	r1, [r2, r0]
    1fec:	3301      	adds	r3, #1
	if((PORT->Group[0].IN.reg & KB_ROW9) != 0)
	{
		scanCodes[scanCodeIndex] = 19; scanCodeIndex++;
	}
	*/
	REG_PORT_OUTCLR0 = KB_COL1;
    1fee:	2180      	movs	r1, #128	; 0x80
    1ff0:	0289      	lsls	r1, r1, #10
    1ff2:	4a32      	ldr	r2, [pc, #200]	; (20bc <STACK_SIZE+0xbc>)
    1ff4:	6011      	str	r1, [r2, #0]
	
	//This is column 2
	REG_PORT_OUTSET0 = KB_COL2;
    1ff6:	2180      	movs	r1, #128	; 0x80
    1ff8:	02c9      	lsls	r1, r1, #11
    1ffa:	4a32      	ldr	r2, [pc, #200]	; (20c4 <STACK_SIZE+0xc4>)
    1ffc:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_ROW0) != 0)
    1ffe:	4a2d      	ldr	r2, [pc, #180]	; (20b4 <STACK_SIZE+0xb4>)
    2000:	6a12      	ldr	r2, [r2, #32]
    2002:	0752      	lsls	r2, r2, #29
    2004:	d504      	bpl.n	2010 <STACK_SIZE+0x10>
	{
		scanCodes[scanCodeIndex] = 20; scanCodeIndex++;
    2006:	009a      	lsls	r2, r3, #2
    2008:	2114      	movs	r1, #20
    200a:	4668      	mov	r0, sp
    200c:	5011      	str	r1, [r2, r0]
    200e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW1) != 0)
    2010:	4a28      	ldr	r2, [pc, #160]	; (20b4 <STACK_SIZE+0xb4>)
    2012:	6a12      	ldr	r2, [r2, #32]
    2014:	0712      	lsls	r2, r2, #28
    2016:	d504      	bpl.n	2022 <STACK_SIZE+0x22>
	{
		scanCodes[scanCodeIndex] = 21; scanCodeIndex++;
    2018:	009a      	lsls	r2, r3, #2
    201a:	2115      	movs	r1, #21
    201c:	4668      	mov	r0, sp
    201e:	5011      	str	r1, [r2, r0]
    2020:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW2) != 0)
    2022:	4a24      	ldr	r2, [pc, #144]	; (20b4 <STACK_SIZE+0xb4>)
    2024:	6a12      	ldr	r2, [r2, #32]
    2026:	06d2      	lsls	r2, r2, #27
    2028:	d504      	bpl.n	2034 <STACK_SIZE+0x34>
	{
		scanCodes[scanCodeIndex] = 22; scanCodeIndex++;
    202a:	009a      	lsls	r2, r3, #2
    202c:	2116      	movs	r1, #22
    202e:	4668      	mov	r0, sp
    2030:	5011      	str	r1, [r2, r0]
    2032:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW3) != 0)
    2034:	4a1f      	ldr	r2, [pc, #124]	; (20b4 <STACK_SIZE+0xb4>)
    2036:	6a12      	ldr	r2, [r2, #32]
    2038:	0692      	lsls	r2, r2, #26
    203a:	d504      	bpl.n	2046 <STACK_SIZE+0x46>
	{
		scanCodes[scanCodeIndex] = 23; scanCodeIndex++;
    203c:	009a      	lsls	r2, r3, #2
    203e:	2117      	movs	r1, #23
    2040:	4668      	mov	r0, sp
    2042:	5011      	str	r1, [r2, r0]
    2044:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW4) != 0)
    2046:	4a1b      	ldr	r2, [pc, #108]	; (20b4 <STACK_SIZE+0xb4>)
    2048:	6a12      	ldr	r2, [r2, #32]
    204a:	0652      	lsls	r2, r2, #25
    204c:	d504      	bpl.n	2058 <STACK_SIZE+0x58>
	{
		scanCodes[scanCodeIndex] = 24; scanCodeIndex++;
    204e:	009a      	lsls	r2, r3, #2
    2050:	2118      	movs	r1, #24
    2052:	4668      	mov	r0, sp
    2054:	5011      	str	r1, [r2, r0]
    2056:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW5) != 0)
    2058:	4a16      	ldr	r2, [pc, #88]	; (20b4 <STACK_SIZE+0xb4>)
    205a:	6a12      	ldr	r2, [r2, #32]
    205c:	0612      	lsls	r2, r2, #24
    205e:	d504      	bpl.n	206a <STACK_SIZE+0x6a>
	{
		scanCodes[scanCodeIndex] = 25; scanCodeIndex++;
    2060:	009a      	lsls	r2, r3, #2
    2062:	2119      	movs	r1, #25
    2064:	4668      	mov	r0, sp
    2066:	5011      	str	r1, [r2, r0]
    2068:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW6) != 0)
    206a:	4a12      	ldr	r2, [pc, #72]	; (20b4 <STACK_SIZE+0xb4>)
    206c:	6a12      	ldr	r2, [r2, #32]
    206e:	0552      	lsls	r2, r2, #21
    2070:	d504      	bpl.n	207c <STACK_SIZE+0x7c>
	{
		scanCodes[scanCodeIndex] = 26; scanCodeIndex++;
    2072:	009a      	lsls	r2, r3, #2
    2074:	211a      	movs	r1, #26
    2076:	4668      	mov	r0, sp
    2078:	5011      	str	r1, [r2, r0]
    207a:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW7) != 0)
    207c:	4a0d      	ldr	r2, [pc, #52]	; (20b4 <STACK_SIZE+0xb4>)
    207e:	6a12      	ldr	r2, [r2, #32]
    2080:	0512      	lsls	r2, r2, #20
    2082:	d504      	bpl.n	208e <STACK_SIZE+0x8e>
	{
		scanCodes[scanCodeIndex] = 27; scanCodeIndex++;
    2084:	009a      	lsls	r2, r3, #2
    2086:	211b      	movs	r1, #27
    2088:	4668      	mov	r0, sp
    208a:	5011      	str	r1, [r2, r0]
    208c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW8) != 0)
    208e:	4a09      	ldr	r2, [pc, #36]	; (20b4 <STACK_SIZE+0xb4>)
    2090:	6a12      	ldr	r2, [r2, #32]
    2092:	04d2      	lsls	r2, r2, #19
    2094:	d504      	bpl.n	20a0 <STACK_SIZE+0xa0>
	{
		scanCodes[scanCodeIndex] = 28; scanCodeIndex++;
    2096:	009a      	lsls	r2, r3, #2
    2098:	211c      	movs	r1, #28
    209a:	4668      	mov	r0, sp
    209c:	5011      	str	r1, [r2, r0]
    209e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW9) != 0)
    20a0:	4a04      	ldr	r2, [pc, #16]	; (20b4 <STACK_SIZE+0xb4>)
    20a2:	6a12      	ldr	r2, [r2, #32]
    20a4:	0492      	lsls	r2, r2, #18
    20a6:	d50f      	bpl.n	20c8 <STACK_SIZE+0xc8>
	{
		scanCodes[scanCodeIndex] = 29; scanCodeIndex++;
    20a8:	009a      	lsls	r2, r3, #2
    20aa:	211d      	movs	r1, #29
    20ac:	4668      	mov	r0, sp
    20ae:	5011      	str	r1, [r2, r0]
    20b0:	3301      	adds	r3, #1
    20b2:	e009      	b.n	20c8 <STACK_SIZE+0xc8>
    20b4:	41004400 	.word	0x41004400
    20b8:	41004408 	.word	0x41004408
    20bc:	41004414 	.word	0x41004414
    20c0:	41004404 	.word	0x41004404
    20c4:	41004418 	.word	0x41004418
	}
	REG_PORT_OUTCLR0 = KB_COL2;
    20c8:	2180      	movs	r1, #128	; 0x80
    20ca:	02c9      	lsls	r1, r1, #11
    20cc:	4ad6      	ldr	r2, [pc, #856]	; (2428 <STACK_SIZE+0x428>)
    20ce:	6011      	str	r1, [r2, #0]
	
	//This is column 3
	REG_PORT_OUTSET0 = KB_COL3;
    20d0:	2180      	movs	r1, #128	; 0x80
    20d2:	0309      	lsls	r1, r1, #12
    20d4:	4ad5      	ldr	r2, [pc, #852]	; (242c <STACK_SIZE+0x42c>)
    20d6:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_ROW0) != 0)
    20d8:	4ad5      	ldr	r2, [pc, #852]	; (2430 <STACK_SIZE+0x430>)
    20da:	6a12      	ldr	r2, [r2, #32]
    20dc:	0752      	lsls	r2, r2, #29
    20de:	d504      	bpl.n	20ea <STACK_SIZE+0xea>
	{
		scanCodes[scanCodeIndex] = 30; scanCodeIndex++;
    20e0:	009a      	lsls	r2, r3, #2
    20e2:	211e      	movs	r1, #30
    20e4:	4668      	mov	r0, sp
    20e6:	5011      	str	r1, [r2, r0]
    20e8:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW1) != 0)
    20ea:	4ad1      	ldr	r2, [pc, #836]	; (2430 <STACK_SIZE+0x430>)
    20ec:	6a12      	ldr	r2, [r2, #32]
    20ee:	0712      	lsls	r2, r2, #28
    20f0:	d504      	bpl.n	20fc <STACK_SIZE+0xfc>
	{
		scanCodes[scanCodeIndex] = 31; scanCodeIndex++;
    20f2:	009a      	lsls	r2, r3, #2
    20f4:	211f      	movs	r1, #31
    20f6:	4668      	mov	r0, sp
    20f8:	5011      	str	r1, [r2, r0]
    20fa:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW2) != 0)
    20fc:	4acc      	ldr	r2, [pc, #816]	; (2430 <STACK_SIZE+0x430>)
    20fe:	6a12      	ldr	r2, [r2, #32]
    2100:	06d2      	lsls	r2, r2, #27
    2102:	d504      	bpl.n	210e <STACK_SIZE+0x10e>
	{
		scanCodes[scanCodeIndex] = 32; scanCodeIndex++;
    2104:	009a      	lsls	r2, r3, #2
    2106:	2120      	movs	r1, #32
    2108:	4668      	mov	r0, sp
    210a:	5011      	str	r1, [r2, r0]
    210c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW3) != 0)
    210e:	4ac8      	ldr	r2, [pc, #800]	; (2430 <STACK_SIZE+0x430>)
    2110:	6a12      	ldr	r2, [r2, #32]
    2112:	0692      	lsls	r2, r2, #26
    2114:	d504      	bpl.n	2120 <STACK_SIZE+0x120>
	{
		scanCodes[scanCodeIndex] = 33; scanCodeIndex++;
    2116:	009a      	lsls	r2, r3, #2
    2118:	2121      	movs	r1, #33	; 0x21
    211a:	4668      	mov	r0, sp
    211c:	5011      	str	r1, [r2, r0]
    211e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW4) != 0)
    2120:	4ac3      	ldr	r2, [pc, #780]	; (2430 <STACK_SIZE+0x430>)
    2122:	6a12      	ldr	r2, [r2, #32]
    2124:	0652      	lsls	r2, r2, #25
    2126:	d504      	bpl.n	2132 <STACK_SIZE+0x132>
	{
		scanCodes[scanCodeIndex] = 34; scanCodeIndex++;
    2128:	009a      	lsls	r2, r3, #2
    212a:	2122      	movs	r1, #34	; 0x22
    212c:	4668      	mov	r0, sp
    212e:	5011      	str	r1, [r2, r0]
    2130:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW5) != 0)
    2132:	4abf      	ldr	r2, [pc, #764]	; (2430 <STACK_SIZE+0x430>)
    2134:	6a12      	ldr	r2, [r2, #32]
    2136:	0612      	lsls	r2, r2, #24
    2138:	d504      	bpl.n	2144 <STACK_SIZE+0x144>
	{
		scanCodes[scanCodeIndex] = 35; scanCodeIndex++;
    213a:	009a      	lsls	r2, r3, #2
    213c:	2123      	movs	r1, #35	; 0x23
    213e:	4668      	mov	r0, sp
    2140:	5011      	str	r1, [r2, r0]
    2142:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW6) != 0)
    2144:	4aba      	ldr	r2, [pc, #744]	; (2430 <STACK_SIZE+0x430>)
    2146:	6a12      	ldr	r2, [r2, #32]
    2148:	0552      	lsls	r2, r2, #21
    214a:	d504      	bpl.n	2156 <STACK_SIZE+0x156>
	{
		scanCodes[scanCodeIndex] = 36; scanCodeIndex++;
    214c:	009a      	lsls	r2, r3, #2
    214e:	2124      	movs	r1, #36	; 0x24
    2150:	4668      	mov	r0, sp
    2152:	5011      	str	r1, [r2, r0]
    2154:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW7) != 0)
    2156:	4ab6      	ldr	r2, [pc, #728]	; (2430 <STACK_SIZE+0x430>)
    2158:	6a12      	ldr	r2, [r2, #32]
    215a:	0512      	lsls	r2, r2, #20
    215c:	d504      	bpl.n	2168 <STACK_SIZE+0x168>
	{
		scanCodes[scanCodeIndex] = 37; scanCodeIndex++;
    215e:	009a      	lsls	r2, r3, #2
    2160:	2125      	movs	r1, #37	; 0x25
    2162:	4668      	mov	r0, sp
    2164:	5011      	str	r1, [r2, r0]
    2166:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW8) != 0)
    2168:	4ab1      	ldr	r2, [pc, #708]	; (2430 <STACK_SIZE+0x430>)
    216a:	6a12      	ldr	r2, [r2, #32]
    216c:	04d2      	lsls	r2, r2, #19
    216e:	d504      	bpl.n	217a <STACK_SIZE+0x17a>
	{
		scanCodes[scanCodeIndex] = 38; scanCodeIndex++;
    2170:	009a      	lsls	r2, r3, #2
    2172:	2126      	movs	r1, #38	; 0x26
    2174:	4668      	mov	r0, sp
    2176:	5011      	str	r1, [r2, r0]
    2178:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW9) != 0)
    217a:	4aad      	ldr	r2, [pc, #692]	; (2430 <STACK_SIZE+0x430>)
    217c:	6a12      	ldr	r2, [r2, #32]
    217e:	0492      	lsls	r2, r2, #18
    2180:	d504      	bpl.n	218c <STACK_SIZE+0x18c>
	{
		scanCodes[scanCodeIndex] = 39; scanCodeIndex++;
    2182:	009a      	lsls	r2, r3, #2
    2184:	2127      	movs	r1, #39	; 0x27
    2186:	4668      	mov	r0, sp
    2188:	5011      	str	r1, [r2, r0]
    218a:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_COL3;
    218c:	2180      	movs	r1, #128	; 0x80
    218e:	0309      	lsls	r1, r1, #12
    2190:	4aa5      	ldr	r2, [pc, #660]	; (2428 <STACK_SIZE+0x428>)
    2192:	6011      	str	r1, [r2, #0]
	
	//This is column 4
	REG_PORT_OUTSET0 = KB_COL4;
    2194:	2180      	movs	r1, #128	; 0x80
    2196:	0349      	lsls	r1, r1, #13
    2198:	4aa4      	ldr	r2, [pc, #656]	; (242c <STACK_SIZE+0x42c>)
    219a:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_ROW0) != 0)
    219c:	4aa4      	ldr	r2, [pc, #656]	; (2430 <STACK_SIZE+0x430>)
    219e:	6a12      	ldr	r2, [r2, #32]
    21a0:	0752      	lsls	r2, r2, #29
    21a2:	d504      	bpl.n	21ae <STACK_SIZE+0x1ae>
	{
		scanCodes[scanCodeIndex] = 40; scanCodeIndex++;
    21a4:	009a      	lsls	r2, r3, #2
    21a6:	2128      	movs	r1, #40	; 0x28
    21a8:	4668      	mov	r0, sp
    21aa:	5011      	str	r1, [r2, r0]
    21ac:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW1) != 0)
    21ae:	4aa0      	ldr	r2, [pc, #640]	; (2430 <STACK_SIZE+0x430>)
    21b0:	6a12      	ldr	r2, [r2, #32]
    21b2:	0712      	lsls	r2, r2, #28
    21b4:	d504      	bpl.n	21c0 <STACK_SIZE+0x1c0>
	{
		scanCodes[scanCodeIndex] = 41; scanCodeIndex++;
    21b6:	009a      	lsls	r2, r3, #2
    21b8:	2129      	movs	r1, #41	; 0x29
    21ba:	4668      	mov	r0, sp
    21bc:	5011      	str	r1, [r2, r0]
    21be:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW2) != 0)
    21c0:	4a9b      	ldr	r2, [pc, #620]	; (2430 <STACK_SIZE+0x430>)
    21c2:	6a12      	ldr	r2, [r2, #32]
    21c4:	06d2      	lsls	r2, r2, #27
    21c6:	d504      	bpl.n	21d2 <STACK_SIZE+0x1d2>
	{
		scanCodes[scanCodeIndex] = 42; scanCodeIndex++;
    21c8:	009a      	lsls	r2, r3, #2
    21ca:	212a      	movs	r1, #42	; 0x2a
    21cc:	4668      	mov	r0, sp
    21ce:	5011      	str	r1, [r2, r0]
    21d0:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW3) != 0)
    21d2:	4a97      	ldr	r2, [pc, #604]	; (2430 <STACK_SIZE+0x430>)
    21d4:	6a12      	ldr	r2, [r2, #32]
    21d6:	0692      	lsls	r2, r2, #26
    21d8:	d504      	bpl.n	21e4 <STACK_SIZE+0x1e4>
	{
		scanCodes[scanCodeIndex] = 43; scanCodeIndex++;
    21da:	009a      	lsls	r2, r3, #2
    21dc:	212b      	movs	r1, #43	; 0x2b
    21de:	4668      	mov	r0, sp
    21e0:	5011      	str	r1, [r2, r0]
    21e2:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW4) != 0)
    21e4:	4a92      	ldr	r2, [pc, #584]	; (2430 <STACK_SIZE+0x430>)
    21e6:	6a12      	ldr	r2, [r2, #32]
    21e8:	0652      	lsls	r2, r2, #25
    21ea:	d504      	bpl.n	21f6 <STACK_SIZE+0x1f6>
	{
		scanCodes[scanCodeIndex] = 44; scanCodeIndex++;
    21ec:	009a      	lsls	r2, r3, #2
    21ee:	212c      	movs	r1, #44	; 0x2c
    21f0:	4668      	mov	r0, sp
    21f2:	5011      	str	r1, [r2, r0]
    21f4:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW5) != 0)
    21f6:	4a8e      	ldr	r2, [pc, #568]	; (2430 <STACK_SIZE+0x430>)
    21f8:	6a12      	ldr	r2, [r2, #32]
    21fa:	0612      	lsls	r2, r2, #24
    21fc:	d504      	bpl.n	2208 <STACK_SIZE+0x208>
	{
		scanCodes[scanCodeIndex] = 45; scanCodeIndex++;
    21fe:	009a      	lsls	r2, r3, #2
    2200:	212d      	movs	r1, #45	; 0x2d
    2202:	4668      	mov	r0, sp
    2204:	5011      	str	r1, [r2, r0]
    2206:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW6) != 0)
    2208:	4a89      	ldr	r2, [pc, #548]	; (2430 <STACK_SIZE+0x430>)
    220a:	6a12      	ldr	r2, [r2, #32]
    220c:	0552      	lsls	r2, r2, #21
    220e:	d504      	bpl.n	221a <STACK_SIZE+0x21a>
	{
		scanCodes[scanCodeIndex] = 46; scanCodeIndex++;
    2210:	009a      	lsls	r2, r3, #2
    2212:	212e      	movs	r1, #46	; 0x2e
    2214:	4668      	mov	r0, sp
    2216:	5011      	str	r1, [r2, r0]
    2218:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW7) != 0)
    221a:	4a85      	ldr	r2, [pc, #532]	; (2430 <STACK_SIZE+0x430>)
    221c:	6a12      	ldr	r2, [r2, #32]
    221e:	0512      	lsls	r2, r2, #20
    2220:	d504      	bpl.n	222c <STACK_SIZE+0x22c>
	{
		scanCodes[scanCodeIndex] = 47; scanCodeIndex++;
    2222:	009a      	lsls	r2, r3, #2
    2224:	212f      	movs	r1, #47	; 0x2f
    2226:	4668      	mov	r0, sp
    2228:	5011      	str	r1, [r2, r0]
    222a:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW8) != 0)
    222c:	4a80      	ldr	r2, [pc, #512]	; (2430 <STACK_SIZE+0x430>)
    222e:	6a12      	ldr	r2, [r2, #32]
    2230:	04d2      	lsls	r2, r2, #19
    2232:	d504      	bpl.n	223e <STACK_SIZE+0x23e>
	{
		scanCodes[scanCodeIndex] = 48; scanCodeIndex++;
    2234:	009a      	lsls	r2, r3, #2
    2236:	2130      	movs	r1, #48	; 0x30
    2238:	4668      	mov	r0, sp
    223a:	5011      	str	r1, [r2, r0]
    223c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW9) != 0)
    223e:	4a7c      	ldr	r2, [pc, #496]	; (2430 <STACK_SIZE+0x430>)
    2240:	6a12      	ldr	r2, [r2, #32]
    2242:	0492      	lsls	r2, r2, #18
    2244:	d504      	bpl.n	2250 <STACK_SIZE+0x250>
	{
		scanCodes[scanCodeIndex] = 49; scanCodeIndex++;
    2246:	009a      	lsls	r2, r3, #2
    2248:	2131      	movs	r1, #49	; 0x31
    224a:	4668      	mov	r0, sp
    224c:	5011      	str	r1, [r2, r0]
    224e:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_COL4;
    2250:	2180      	movs	r1, #128	; 0x80
    2252:	0349      	lsls	r1, r1, #13
    2254:	4a74      	ldr	r2, [pc, #464]	; (2428 <STACK_SIZE+0x428>)
    2256:	6011      	str	r1, [r2, #0]
	
	//This is column 5
	REG_PORT_OUTSET0 = KB_COL5;
    2258:	2180      	movs	r1, #128	; 0x80
    225a:	0389      	lsls	r1, r1, #14
    225c:	4a73      	ldr	r2, [pc, #460]	; (242c <STACK_SIZE+0x42c>)
    225e:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_ROW0) != 0)
    2260:	4a73      	ldr	r2, [pc, #460]	; (2430 <STACK_SIZE+0x430>)
    2262:	6a12      	ldr	r2, [r2, #32]
    2264:	0752      	lsls	r2, r2, #29
    2266:	d504      	bpl.n	2272 <STACK_SIZE+0x272>
	{
		scanCodes[scanCodeIndex] = 50; scanCodeIndex++;
    2268:	009a      	lsls	r2, r3, #2
    226a:	2132      	movs	r1, #50	; 0x32
    226c:	4668      	mov	r0, sp
    226e:	5011      	str	r1, [r2, r0]
    2270:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW1) != 0)
    2272:	4a6f      	ldr	r2, [pc, #444]	; (2430 <STACK_SIZE+0x430>)
    2274:	6a12      	ldr	r2, [r2, #32]
    2276:	0712      	lsls	r2, r2, #28
    2278:	d504      	bpl.n	2284 <STACK_SIZE+0x284>
	{
		scanCodes[scanCodeIndex] = 51; scanCodeIndex++;
    227a:	009a      	lsls	r2, r3, #2
    227c:	2133      	movs	r1, #51	; 0x33
    227e:	4668      	mov	r0, sp
    2280:	5011      	str	r1, [r2, r0]
    2282:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW2) != 0)
    2284:	4a6a      	ldr	r2, [pc, #424]	; (2430 <STACK_SIZE+0x430>)
    2286:	6a12      	ldr	r2, [r2, #32]
    2288:	06d2      	lsls	r2, r2, #27
    228a:	d504      	bpl.n	2296 <STACK_SIZE+0x296>
	{
		scanCodes[scanCodeIndex] = 52; scanCodeIndex++;
    228c:	009a      	lsls	r2, r3, #2
    228e:	2134      	movs	r1, #52	; 0x34
    2290:	4668      	mov	r0, sp
    2292:	5011      	str	r1, [r2, r0]
    2294:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW3) != 0)
    2296:	4a66      	ldr	r2, [pc, #408]	; (2430 <STACK_SIZE+0x430>)
    2298:	6a12      	ldr	r2, [r2, #32]
    229a:	0692      	lsls	r2, r2, #26
    229c:	d504      	bpl.n	22a8 <STACK_SIZE+0x2a8>
	{
		scanCodes[scanCodeIndex] = 53; scanCodeIndex++;
    229e:	009a      	lsls	r2, r3, #2
    22a0:	2135      	movs	r1, #53	; 0x35
    22a2:	4668      	mov	r0, sp
    22a4:	5011      	str	r1, [r2, r0]
    22a6:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW4) != 0)
    22a8:	4a61      	ldr	r2, [pc, #388]	; (2430 <STACK_SIZE+0x430>)
    22aa:	6a12      	ldr	r2, [r2, #32]
    22ac:	0652      	lsls	r2, r2, #25
    22ae:	d504      	bpl.n	22ba <STACK_SIZE+0x2ba>
	{
		scanCodes[scanCodeIndex] = 54; scanCodeIndex++;
    22b0:	009a      	lsls	r2, r3, #2
    22b2:	2136      	movs	r1, #54	; 0x36
    22b4:	4668      	mov	r0, sp
    22b6:	5011      	str	r1, [r2, r0]
    22b8:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW5) != 0)
    22ba:	4a5d      	ldr	r2, [pc, #372]	; (2430 <STACK_SIZE+0x430>)
    22bc:	6a12      	ldr	r2, [r2, #32]
    22be:	0612      	lsls	r2, r2, #24
    22c0:	d504      	bpl.n	22cc <STACK_SIZE+0x2cc>
	{
		scanCodes[scanCodeIndex] = 55; scanCodeIndex++;
    22c2:	009a      	lsls	r2, r3, #2
    22c4:	2137      	movs	r1, #55	; 0x37
    22c6:	4668      	mov	r0, sp
    22c8:	5011      	str	r1, [r2, r0]
    22ca:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW6) != 0)
    22cc:	4a58      	ldr	r2, [pc, #352]	; (2430 <STACK_SIZE+0x430>)
    22ce:	6a12      	ldr	r2, [r2, #32]
    22d0:	0552      	lsls	r2, r2, #21
    22d2:	d504      	bpl.n	22de <STACK_SIZE+0x2de>
	{
		scanCodes[scanCodeIndex] = 56; scanCodeIndex++;
    22d4:	009a      	lsls	r2, r3, #2
    22d6:	2138      	movs	r1, #56	; 0x38
    22d8:	4668      	mov	r0, sp
    22da:	5011      	str	r1, [r2, r0]
    22dc:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW7) != 0)
    22de:	4a54      	ldr	r2, [pc, #336]	; (2430 <STACK_SIZE+0x430>)
    22e0:	6a12      	ldr	r2, [r2, #32]
    22e2:	0512      	lsls	r2, r2, #20
    22e4:	d504      	bpl.n	22f0 <STACK_SIZE+0x2f0>
	{
		scanCodes[scanCodeIndex] = 57; scanCodeIndex++;
    22e6:	009a      	lsls	r2, r3, #2
    22e8:	2139      	movs	r1, #57	; 0x39
    22ea:	4668      	mov	r0, sp
    22ec:	5011      	str	r1, [r2, r0]
    22ee:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW8) != 0)
    22f0:	4a4f      	ldr	r2, [pc, #316]	; (2430 <STACK_SIZE+0x430>)
    22f2:	6a12      	ldr	r2, [r2, #32]
    22f4:	04d2      	lsls	r2, r2, #19
    22f6:	d504      	bpl.n	2302 <STACK_SIZE+0x302>
	{
		scanCodes[scanCodeIndex] = 58; scanCodeIndex++;
    22f8:	009a      	lsls	r2, r3, #2
    22fa:	213a      	movs	r1, #58	; 0x3a
    22fc:	4668      	mov	r0, sp
    22fe:	5011      	str	r1, [r2, r0]
    2300:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW9) != 0)
    2302:	4a4b      	ldr	r2, [pc, #300]	; (2430 <STACK_SIZE+0x430>)
    2304:	6a12      	ldr	r2, [r2, #32]
    2306:	0492      	lsls	r2, r2, #18
    2308:	d504      	bpl.n	2314 <STACK_SIZE+0x314>
	{
		scanCodes[scanCodeIndex] = 59; scanCodeIndex++;
    230a:	009a      	lsls	r2, r3, #2
    230c:	213b      	movs	r1, #59	; 0x3b
    230e:	4668      	mov	r0, sp
    2310:	5011      	str	r1, [r2, r0]
    2312:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_COL5;
    2314:	2180      	movs	r1, #128	; 0x80
    2316:	0389      	lsls	r1, r1, #14
    2318:	4a43      	ldr	r2, [pc, #268]	; (2428 <STACK_SIZE+0x428>)
    231a:	6011      	str	r1, [r2, #0]
	
	//This is column 6
	REG_PORT_OUTSET0 = KB_COL6;
    231c:	2180      	movs	r1, #128	; 0x80
    231e:	0509      	lsls	r1, r1, #20
    2320:	4a42      	ldr	r2, [pc, #264]	; (242c <STACK_SIZE+0x42c>)
    2322:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_ROW0) != 0)
    2324:	4a42      	ldr	r2, [pc, #264]	; (2430 <STACK_SIZE+0x430>)
    2326:	6a12      	ldr	r2, [r2, #32]
    2328:	0752      	lsls	r2, r2, #29
    232a:	d504      	bpl.n	2336 <STACK_SIZE+0x336>
	{
		scanCodes[scanCodeIndex] = 60; scanCodeIndex++;
    232c:	009a      	lsls	r2, r3, #2
    232e:	213c      	movs	r1, #60	; 0x3c
    2330:	4668      	mov	r0, sp
    2332:	5011      	str	r1, [r2, r0]
    2334:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW1) != 0)
    2336:	4a3e      	ldr	r2, [pc, #248]	; (2430 <STACK_SIZE+0x430>)
    2338:	6a12      	ldr	r2, [r2, #32]
    233a:	0712      	lsls	r2, r2, #28
    233c:	d504      	bpl.n	2348 <STACK_SIZE+0x348>
	{
		scanCodes[scanCodeIndex] = 61; scanCodeIndex++;
    233e:	009a      	lsls	r2, r3, #2
    2340:	213d      	movs	r1, #61	; 0x3d
    2342:	4668      	mov	r0, sp
    2344:	5011      	str	r1, [r2, r0]
    2346:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW2) != 0)
    2348:	4a39      	ldr	r2, [pc, #228]	; (2430 <STACK_SIZE+0x430>)
    234a:	6a12      	ldr	r2, [r2, #32]
    234c:	06d2      	lsls	r2, r2, #27
    234e:	d504      	bpl.n	235a <STACK_SIZE+0x35a>
	{
		scanCodes[scanCodeIndex] = 62; scanCodeIndex++;
    2350:	009a      	lsls	r2, r3, #2
    2352:	213e      	movs	r1, #62	; 0x3e
    2354:	4668      	mov	r0, sp
    2356:	5011      	str	r1, [r2, r0]
    2358:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW3) != 0)
    235a:	4a35      	ldr	r2, [pc, #212]	; (2430 <STACK_SIZE+0x430>)
    235c:	6a12      	ldr	r2, [r2, #32]
    235e:	0692      	lsls	r2, r2, #26
    2360:	d504      	bpl.n	236c <STACK_SIZE+0x36c>
	{
		scanCodes[scanCodeIndex] = 63; scanCodeIndex++;
    2362:	009a      	lsls	r2, r3, #2
    2364:	213f      	movs	r1, #63	; 0x3f
    2366:	4668      	mov	r0, sp
    2368:	5011      	str	r1, [r2, r0]
    236a:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW4) != 0)
    236c:	4a30      	ldr	r2, [pc, #192]	; (2430 <STACK_SIZE+0x430>)
    236e:	6a12      	ldr	r2, [r2, #32]
    2370:	0652      	lsls	r2, r2, #25
    2372:	d504      	bpl.n	237e <STACK_SIZE+0x37e>
	{
		scanCodes[scanCodeIndex] = 64; scanCodeIndex++;
    2374:	009a      	lsls	r2, r3, #2
    2376:	2140      	movs	r1, #64	; 0x40
    2378:	4668      	mov	r0, sp
    237a:	5011      	str	r1, [r2, r0]
    237c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW5) != 0)
    237e:	4a2c      	ldr	r2, [pc, #176]	; (2430 <STACK_SIZE+0x430>)
    2380:	6a12      	ldr	r2, [r2, #32]
    2382:	0612      	lsls	r2, r2, #24
    2384:	d504      	bpl.n	2390 <STACK_SIZE+0x390>
	{
		scanCodes[scanCodeIndex] = 65; scanCodeIndex++;
    2386:	009a      	lsls	r2, r3, #2
    2388:	2141      	movs	r1, #65	; 0x41
    238a:	4668      	mov	r0, sp
    238c:	5011      	str	r1, [r2, r0]
    238e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW6) != 0)
    2390:	4a27      	ldr	r2, [pc, #156]	; (2430 <STACK_SIZE+0x430>)
    2392:	6a12      	ldr	r2, [r2, #32]
    2394:	0552      	lsls	r2, r2, #21
    2396:	d504      	bpl.n	23a2 <STACK_SIZE+0x3a2>
	{
		scanCodes[scanCodeIndex] = 66; scanCodeIndex++;
    2398:	009a      	lsls	r2, r3, #2
    239a:	2142      	movs	r1, #66	; 0x42
    239c:	4668      	mov	r0, sp
    239e:	5011      	str	r1, [r2, r0]
    23a0:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW7) != 0)
    23a2:	4a23      	ldr	r2, [pc, #140]	; (2430 <STACK_SIZE+0x430>)
    23a4:	6a12      	ldr	r2, [r2, #32]
    23a6:	0512      	lsls	r2, r2, #20
    23a8:	d504      	bpl.n	23b4 <STACK_SIZE+0x3b4>
	{
		scanCodes[scanCodeIndex] = 67; scanCodeIndex++;
    23aa:	009a      	lsls	r2, r3, #2
    23ac:	2143      	movs	r1, #67	; 0x43
    23ae:	4668      	mov	r0, sp
    23b0:	5011      	str	r1, [r2, r0]
    23b2:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW8) != 0)
    23b4:	4a1e      	ldr	r2, [pc, #120]	; (2430 <STACK_SIZE+0x430>)
    23b6:	6a12      	ldr	r2, [r2, #32]
    23b8:	04d2      	lsls	r2, r2, #19
    23ba:	d504      	bpl.n	23c6 <STACK_SIZE+0x3c6>
	{
		scanCodes[scanCodeIndex] = 68; scanCodeIndex++;
    23bc:	009a      	lsls	r2, r3, #2
    23be:	2144      	movs	r1, #68	; 0x44
    23c0:	4668      	mov	r0, sp
    23c2:	5011      	str	r1, [r2, r0]
    23c4:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_ROW9) != 0)
    23c6:	4a1a      	ldr	r2, [pc, #104]	; (2430 <STACK_SIZE+0x430>)
    23c8:	6a12      	ldr	r2, [r2, #32]
    23ca:	0492      	lsls	r2, r2, #18
    23cc:	d504      	bpl.n	23d8 <STACK_SIZE+0x3d8>
	{
		scanCodes[scanCodeIndex] = 69; scanCodeIndex++; //nice.
    23ce:	009a      	lsls	r2, r3, #2
    23d0:	2145      	movs	r1, #69	; 0x45
    23d2:	4668      	mov	r0, sp
    23d4:	5011      	str	r1, [r2, r0]
    23d6:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_COL6;
    23d8:	4a13      	ldr	r2, [pc, #76]	; (2428 <STACK_SIZE+0x428>)
    23da:	2180      	movs	r1, #128	; 0x80
    23dc:	0509      	lsls	r1, r1, #20
    23de:	6011      	str	r1, [r2, #0]
	/*Now we set all of the *ROWS* as outputs, starting low, and read the
	column pins. Stuff them into the array, just like before.
	*/
	
	//Set all rows as output, low
	REG_PORT_DIRSET0 = KB_ROW0;
    23e0:	4914      	ldr	r1, [pc, #80]	; (2434 <STACK_SIZE+0x434>)
    23e2:	2004      	movs	r0, #4
    23e4:	6008      	str	r0, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW1;
    23e6:	3004      	adds	r0, #4
    23e8:	4683      	mov	fp, r0
    23ea:	6008      	str	r0, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW2;
    23ec:	3008      	adds	r0, #8
    23ee:	4682      	mov	sl, r0
    23f0:	6008      	str	r0, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW3;
    23f2:	3010      	adds	r0, #16
    23f4:	4681      	mov	r9, r0
    23f6:	6008      	str	r0, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW4;
    23f8:	3020      	adds	r0, #32
    23fa:	4680      	mov	r8, r0
    23fc:	6008      	str	r0, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW5;
    23fe:	3040      	adds	r0, #64	; 0x40
    2400:	6008      	str	r0, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW6;
    2402:	2780      	movs	r7, #128	; 0x80
    2404:	00ff      	lsls	r7, r7, #3
    2406:	600f      	str	r7, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW7;
    2408:	2680      	movs	r6, #128	; 0x80
    240a:	0136      	lsls	r6, r6, #4
    240c:	600e      	str	r6, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW8;
    240e:	2580      	movs	r5, #128	; 0x80
    2410:	016d      	lsls	r5, r5, #5
    2412:	600d      	str	r5, [r1, #0]
	REG_PORT_DIRSET0 = KB_ROW9;
    2414:	2480      	movs	r4, #128	; 0x80
    2416:	01a4      	lsls	r4, r4, #6
    2418:	600c      	str	r4, [r1, #0]
	
	REG_PORT_OUTCLR0 = KB_ROW0;
    241a:	2104      	movs	r1, #4
    241c:	6011      	str	r1, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW1;
    241e:	4659      	mov	r1, fp
    2420:	6011      	str	r1, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW2;
    2422:	4651      	mov	r1, sl
    2424:	e008      	b.n	2438 <STACK_SIZE+0x438>
    2426:	46c0      	nop			; (mov r8, r8)
    2428:	41004414 	.word	0x41004414
    242c:	41004418 	.word	0x41004418
    2430:	41004400 	.word	0x41004400
    2434:	41004408 	.word	0x41004408
    2438:	6011      	str	r1, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW3;
    243a:	4649      	mov	r1, r9
    243c:	6011      	str	r1, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW4;
    243e:	4641      	mov	r1, r8
    2440:	6011      	str	r1, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW5;
    2442:	6010      	str	r0, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW6;
    2444:	6017      	str	r7, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW7;
    2446:	6016      	str	r6, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW8;
    2448:	6015      	str	r5, [r2, #0]
	REG_PORT_OUTCLR0 = KB_ROW9;
    244a:	6014      	str	r4, [r2, #0]
		
	//set columns to input, pullup enabled
	REG_PORT_DIRCLR0 = KB_COL0;
    244c:	4ada      	ldr	r2, [pc, #872]	; (27b8 <STACK_SIZE+0x7b8>)
    244e:	2180      	movs	r1, #128	; 0x80
    2450:	0249      	lsls	r1, r1, #9
    2452:	4688      	mov	r8, r1
    2454:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_COL1;
    2456:	2180      	movs	r1, #128	; 0x80
    2458:	0289      	lsls	r1, r1, #10
    245a:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_COL2;
    245c:	2180      	movs	r1, #128	; 0x80
    245e:	02c9      	lsls	r1, r1, #11
    2460:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_COL3;
    2462:	2180      	movs	r1, #128	; 0x80
    2464:	0309      	lsls	r1, r1, #12
    2466:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_COL4;
    2468:	2180      	movs	r1, #128	; 0x80
    246a:	0349      	lsls	r1, r1, #13
    246c:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_COL5;
    246e:	2180      	movs	r1, #128	; 0x80
    2470:	0389      	lsls	r1, r1, #14
    2472:	6011      	str	r1, [r2, #0]
	REG_PORT_DIRCLR0 = KB_COL6;
    2474:	2180      	movs	r1, #128	; 0x80
    2476:	0509      	lsls	r1, r1, #20
    2478:	6011      	str	r1, [r2, #0]
	
	PORT->Group[0].PINCFG[16].bit.PULLEN = 1;
    247a:	4ad0      	ldr	r2, [pc, #832]	; (27bc <STACK_SIZE+0x7bc>)
    247c:	2150      	movs	r1, #80	; 0x50
    247e:	468a      	mov	sl, r1
    2480:	5c54      	ldrb	r4, [r2, r1]
    2482:	2104      	movs	r1, #4
    2484:	430c      	orrs	r4, r1
    2486:	4650      	mov	r0, sl
    2488:	5414      	strb	r4, [r2, r0]
	PORT->Group[0].PINCFG[17].bit.PULLEN = 1;
    248a:	3001      	adds	r0, #1
    248c:	4681      	mov	r9, r0
    248e:	5c14      	ldrb	r4, [r2, r0]
    2490:	430c      	orrs	r4, r1
    2492:	5414      	strb	r4, [r2, r0]
	PORT->Group[0].PINCFG[18].bit.PULLEN = 1;
    2494:	3001      	adds	r0, #1
    2496:	4684      	mov	ip, r0
    2498:	5c14      	ldrb	r4, [r2, r0]
    249a:	430c      	orrs	r4, r1
    249c:	5414      	strb	r4, [r2, r0]
	PORT->Group[0].PINCFG[19].bit.PULLEN = 1;
    249e:	2753      	movs	r7, #83	; 0x53
    24a0:	5dd4      	ldrb	r4, [r2, r7]
    24a2:	430c      	orrs	r4, r1
    24a4:	55d4      	strb	r4, [r2, r7]
	PORT->Group[0].PINCFG[20].bit.PULLEN = 1;
    24a6:	2654      	movs	r6, #84	; 0x54
    24a8:	5d94      	ldrb	r4, [r2, r6]
    24aa:	430c      	orrs	r4, r1
    24ac:	5594      	strb	r4, [r2, r6]
	PORT->Group[0].PINCFG[21].bit.PULLEN = 1;
    24ae:	2555      	movs	r5, #85	; 0x55
    24b0:	5d54      	ldrb	r4, [r2, r5]
    24b2:	430c      	orrs	r4, r1
    24b4:	5554      	strb	r4, [r2, r5]
	PORT->Group[0].PINCFG[27].bit.PULLEN = 1;
    24b6:	3009      	adds	r0, #9
    24b8:	5c10      	ldrb	r0, [r2, r0]
    24ba:	4301      	orrs	r1, r0
    24bc:	205b      	movs	r0, #91	; 0x5b
    24be:	5411      	strb	r1, [r2, r0]
	
	PORT->Group[0].PINCFG[16].bit.INEN = 1;
    24c0:	4651      	mov	r1, sl
    24c2:	5c51      	ldrb	r1, [r2, r1]
    24c4:	468b      	mov	fp, r1
    24c6:	2102      	movs	r1, #2
    24c8:	4658      	mov	r0, fp
    24ca:	4308      	orrs	r0, r1
    24cc:	4683      	mov	fp, r0
    24ce:	4650      	mov	r0, sl
    24d0:	465c      	mov	r4, fp
    24d2:	5414      	strb	r4, [r2, r0]
	PORT->Group[0].PINCFG[17].bit.INEN = 1;
    24d4:	4648      	mov	r0, r9
    24d6:	5c10      	ldrb	r0, [r2, r0]
    24d8:	4308      	orrs	r0, r1
    24da:	4682      	mov	sl, r0
    24dc:	4648      	mov	r0, r9
    24de:	4654      	mov	r4, sl
    24e0:	5414      	strb	r4, [r2, r0]
	PORT->Group[0].PINCFG[18].bit.INEN = 1;
    24e2:	4660      	mov	r0, ip
    24e4:	5c10      	ldrb	r0, [r2, r0]
    24e6:	4308      	orrs	r0, r1
    24e8:	4681      	mov	r9, r0
    24ea:	4660      	mov	r0, ip
    24ec:	464c      	mov	r4, r9
    24ee:	5414      	strb	r4, [r2, r0]
	PORT->Group[0].PINCFG[19].bit.INEN = 1;
    24f0:	5dd0      	ldrb	r0, [r2, r7]
    24f2:	4308      	orrs	r0, r1
    24f4:	55d0      	strb	r0, [r2, r7]
	PORT->Group[0].PINCFG[20].bit.INEN = 1;
    24f6:	5d97      	ldrb	r7, [r2, r6]
    24f8:	430f      	orrs	r7, r1
    24fa:	5597      	strb	r7, [r2, r6]
	PORT->Group[0].PINCFG[21].bit.INEN = 1;
    24fc:	5d56      	ldrb	r6, [r2, r5]
    24fe:	430e      	orrs	r6, r1
    2500:	5556      	strb	r6, [r2, r5]
	PORT->Group[0].PINCFG[27].bit.INEN = 1;
    2502:	205b      	movs	r0, #91	; 0x5b
    2504:	5c15      	ldrb	r5, [r2, r0]
    2506:	4329      	orrs	r1, r5
    2508:	5411      	strb	r1, [r2, r0]
	
	//This is row 0
	REG_PORT_OUTSET0 = KB_ROW0;
    250a:	49ad      	ldr	r1, [pc, #692]	; (27c0 <STACK_SIZE+0x7c0>)
    250c:	3857      	subs	r0, #87	; 0x57
    250e:	6008      	str	r0, [r1, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    2510:	6a12      	ldr	r2, [r2, #32]
    2512:	4641      	mov	r1, r8
    2514:	420a      	tst	r2, r1
    2516:	d004      	beq.n	2522 <STACK_SIZE+0x522>
	{
		scanCodes[scanCodeIndex] = 0; scanCodeIndex++;
    2518:	009a      	lsls	r2, r3, #2
    251a:	2100      	movs	r1, #0
    251c:	4668      	mov	r0, sp
    251e:	5011      	str	r1, [r2, r0]
    2520:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    2522:	4aa6      	ldr	r2, [pc, #664]	; (27bc <STACK_SIZE+0x7bc>)
    2524:	6a12      	ldr	r2, [r2, #32]
    2526:	0392      	lsls	r2, r2, #14
    2528:	d504      	bpl.n	2534 <STACK_SIZE+0x534>
	{
		scanCodes[scanCodeIndex] = 10; scanCodeIndex++;
    252a:	009a      	lsls	r2, r3, #2
    252c:	210a      	movs	r1, #10
    252e:	4668      	mov	r0, sp
    2530:	5011      	str	r1, [r2, r0]
    2532:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    2534:	4aa1      	ldr	r2, [pc, #644]	; (27bc <STACK_SIZE+0x7bc>)
    2536:	6a12      	ldr	r2, [r2, #32]
    2538:	0352      	lsls	r2, r2, #13
    253a:	d504      	bpl.n	2546 <STACK_SIZE+0x546>
	{
		scanCodes[scanCodeIndex] = 20; scanCodeIndex++;
    253c:	009a      	lsls	r2, r3, #2
    253e:	2114      	movs	r1, #20
    2540:	4668      	mov	r0, sp
    2542:	5011      	str	r1, [r2, r0]
    2544:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    2546:	4a9d      	ldr	r2, [pc, #628]	; (27bc <STACK_SIZE+0x7bc>)
    2548:	6a12      	ldr	r2, [r2, #32]
    254a:	0312      	lsls	r2, r2, #12
    254c:	d504      	bpl.n	2558 <STACK_SIZE+0x558>
	{
		scanCodes[scanCodeIndex] = 30; scanCodeIndex++;
    254e:	009a      	lsls	r2, r3, #2
    2550:	211e      	movs	r1, #30
    2552:	4668      	mov	r0, sp
    2554:	5011      	str	r1, [r2, r0]
    2556:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    2558:	4a98      	ldr	r2, [pc, #608]	; (27bc <STACK_SIZE+0x7bc>)
    255a:	6a12      	ldr	r2, [r2, #32]
    255c:	02d2      	lsls	r2, r2, #11
    255e:	d504      	bpl.n	256a <STACK_SIZE+0x56a>
	{
		scanCodes[scanCodeIndex] = 40; scanCodeIndex++;
    2560:	009a      	lsls	r2, r3, #2
    2562:	2128      	movs	r1, #40	; 0x28
    2564:	4668      	mov	r0, sp
    2566:	5011      	str	r1, [r2, r0]
    2568:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    256a:	4a94      	ldr	r2, [pc, #592]	; (27bc <STACK_SIZE+0x7bc>)
    256c:	6a12      	ldr	r2, [r2, #32]
    256e:	0292      	lsls	r2, r2, #10
    2570:	d504      	bpl.n	257c <STACK_SIZE+0x57c>
	{
		scanCodes[scanCodeIndex] = 50; scanCodeIndex++;
    2572:	009a      	lsls	r2, r3, #2
    2574:	2132      	movs	r1, #50	; 0x32
    2576:	4668      	mov	r0, sp
    2578:	5011      	str	r1, [r2, r0]
    257a:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    257c:	4a8f      	ldr	r2, [pc, #572]	; (27bc <STACK_SIZE+0x7bc>)
    257e:	6a12      	ldr	r2, [r2, #32]
    2580:	0112      	lsls	r2, r2, #4
    2582:	d504      	bpl.n	258e <STACK_SIZE+0x58e>
	{
		scanCodes[scanCodeIndex] = 60; scanCodeIndex++;
    2584:	009a      	lsls	r2, r3, #2
    2586:	213c      	movs	r1, #60	; 0x3c
    2588:	4668      	mov	r0, sp
    258a:	5011      	str	r1, [r2, r0]
    258c:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW0;
    258e:	2104      	movs	r1, #4
    2590:	4a8c      	ldr	r2, [pc, #560]	; (27c4 <STACK_SIZE+0x7c4>)
    2592:	6011      	str	r1, [r2, #0]
	
	//This is row 1
	REG_PORT_OUTSET0 = KB_ROW1;
    2594:	3104      	adds	r1, #4
    2596:	4a8a      	ldr	r2, [pc, #552]	; (27c0 <STACK_SIZE+0x7c0>)
    2598:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    259a:	4a88      	ldr	r2, [pc, #544]	; (27bc <STACK_SIZE+0x7bc>)
    259c:	6a12      	ldr	r2, [r2, #32]
    259e:	03d2      	lsls	r2, r2, #15
    25a0:	d504      	bpl.n	25ac <STACK_SIZE+0x5ac>
	{
		scanCodes[scanCodeIndex] = 1; scanCodeIndex++;
    25a2:	009a      	lsls	r2, r3, #2
    25a4:	3907      	subs	r1, #7
    25a6:	4668      	mov	r0, sp
    25a8:	5011      	str	r1, [r2, r0]
    25aa:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    25ac:	4a83      	ldr	r2, [pc, #524]	; (27bc <STACK_SIZE+0x7bc>)
    25ae:	6a12      	ldr	r2, [r2, #32]
    25b0:	0392      	lsls	r2, r2, #14
    25b2:	d504      	bpl.n	25be <STACK_SIZE+0x5be>
	{
		scanCodes[scanCodeIndex] = 11; scanCodeIndex++;
    25b4:	009a      	lsls	r2, r3, #2
    25b6:	210b      	movs	r1, #11
    25b8:	4668      	mov	r0, sp
    25ba:	5011      	str	r1, [r2, r0]
    25bc:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    25be:	4a7f      	ldr	r2, [pc, #508]	; (27bc <STACK_SIZE+0x7bc>)
    25c0:	6a12      	ldr	r2, [r2, #32]
    25c2:	0352      	lsls	r2, r2, #13
    25c4:	d504      	bpl.n	25d0 <STACK_SIZE+0x5d0>
	{
		scanCodes[scanCodeIndex] = 21; scanCodeIndex++;
    25c6:	009a      	lsls	r2, r3, #2
    25c8:	2115      	movs	r1, #21
    25ca:	4668      	mov	r0, sp
    25cc:	5011      	str	r1, [r2, r0]
    25ce:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    25d0:	4a7a      	ldr	r2, [pc, #488]	; (27bc <STACK_SIZE+0x7bc>)
    25d2:	6a12      	ldr	r2, [r2, #32]
    25d4:	0312      	lsls	r2, r2, #12
    25d6:	d504      	bpl.n	25e2 <STACK_SIZE+0x5e2>
	{
		scanCodes[scanCodeIndex] = 31; scanCodeIndex++;
    25d8:	009a      	lsls	r2, r3, #2
    25da:	211f      	movs	r1, #31
    25dc:	4668      	mov	r0, sp
    25de:	5011      	str	r1, [r2, r0]
    25e0:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    25e2:	4a76      	ldr	r2, [pc, #472]	; (27bc <STACK_SIZE+0x7bc>)
    25e4:	6a12      	ldr	r2, [r2, #32]
    25e6:	02d2      	lsls	r2, r2, #11
    25e8:	d504      	bpl.n	25f4 <STACK_SIZE+0x5f4>
	{
		scanCodes[scanCodeIndex] = 41; scanCodeIndex++;
    25ea:	009a      	lsls	r2, r3, #2
    25ec:	2129      	movs	r1, #41	; 0x29
    25ee:	4668      	mov	r0, sp
    25f0:	5011      	str	r1, [r2, r0]
    25f2:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    25f4:	4a71      	ldr	r2, [pc, #452]	; (27bc <STACK_SIZE+0x7bc>)
    25f6:	6a12      	ldr	r2, [r2, #32]
    25f8:	0292      	lsls	r2, r2, #10
    25fa:	d504      	bpl.n	2606 <STACK_SIZE+0x606>
	{
		scanCodes[scanCodeIndex] = 51; scanCodeIndex++;
    25fc:	009a      	lsls	r2, r3, #2
    25fe:	2133      	movs	r1, #51	; 0x33
    2600:	4668      	mov	r0, sp
    2602:	5011      	str	r1, [r2, r0]
    2604:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    2606:	4a6d      	ldr	r2, [pc, #436]	; (27bc <STACK_SIZE+0x7bc>)
    2608:	6a12      	ldr	r2, [r2, #32]
    260a:	0112      	lsls	r2, r2, #4
    260c:	d504      	bpl.n	2618 <STACK_SIZE+0x618>
	{
		scanCodes[scanCodeIndex] = 61; scanCodeIndex++;
    260e:	009a      	lsls	r2, r3, #2
    2610:	213d      	movs	r1, #61	; 0x3d
    2612:	4668      	mov	r0, sp
    2614:	5011      	str	r1, [r2, r0]
    2616:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW1;
    2618:	2108      	movs	r1, #8
    261a:	4a6a      	ldr	r2, [pc, #424]	; (27c4 <STACK_SIZE+0x7c4>)
    261c:	6011      	str	r1, [r2, #0]
	
	//This is row 2
	REG_PORT_OUTSET0 = KB_ROW2;
    261e:	3108      	adds	r1, #8
    2620:	4a67      	ldr	r2, [pc, #412]	; (27c0 <STACK_SIZE+0x7c0>)
    2622:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    2624:	4a65      	ldr	r2, [pc, #404]	; (27bc <STACK_SIZE+0x7bc>)
    2626:	6a12      	ldr	r2, [r2, #32]
    2628:	03d2      	lsls	r2, r2, #15
    262a:	d504      	bpl.n	2636 <STACK_SIZE+0x636>
	{
		scanCodes[scanCodeIndex] = 2; scanCodeIndex++;
    262c:	009a      	lsls	r2, r3, #2
    262e:	390e      	subs	r1, #14
    2630:	4668      	mov	r0, sp
    2632:	5011      	str	r1, [r2, r0]
    2634:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    2636:	4a61      	ldr	r2, [pc, #388]	; (27bc <STACK_SIZE+0x7bc>)
    2638:	6a12      	ldr	r2, [r2, #32]
    263a:	0392      	lsls	r2, r2, #14
    263c:	d504      	bpl.n	2648 <STACK_SIZE+0x648>
	{
		scanCodes[scanCodeIndex] = 12; scanCodeIndex++;
    263e:	009a      	lsls	r2, r3, #2
    2640:	210c      	movs	r1, #12
    2642:	4668      	mov	r0, sp
    2644:	5011      	str	r1, [r2, r0]
    2646:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    2648:	4a5c      	ldr	r2, [pc, #368]	; (27bc <STACK_SIZE+0x7bc>)
    264a:	6a12      	ldr	r2, [r2, #32]
    264c:	0352      	lsls	r2, r2, #13
    264e:	d504      	bpl.n	265a <STACK_SIZE+0x65a>
	{
		scanCodes[scanCodeIndex] = 22; scanCodeIndex++;
    2650:	009a      	lsls	r2, r3, #2
    2652:	2116      	movs	r1, #22
    2654:	4668      	mov	r0, sp
    2656:	5011      	str	r1, [r2, r0]
    2658:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    265a:	4a58      	ldr	r2, [pc, #352]	; (27bc <STACK_SIZE+0x7bc>)
    265c:	6a12      	ldr	r2, [r2, #32]
    265e:	0312      	lsls	r2, r2, #12
    2660:	d504      	bpl.n	266c <STACK_SIZE+0x66c>
	{
		scanCodes[scanCodeIndex] = 32; scanCodeIndex++;
    2662:	009a      	lsls	r2, r3, #2
    2664:	2120      	movs	r1, #32
    2666:	4668      	mov	r0, sp
    2668:	5011      	str	r1, [r2, r0]
    266a:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    266c:	4a53      	ldr	r2, [pc, #332]	; (27bc <STACK_SIZE+0x7bc>)
    266e:	6a12      	ldr	r2, [r2, #32]
    2670:	02d2      	lsls	r2, r2, #11
    2672:	d504      	bpl.n	267e <STACK_SIZE+0x67e>
	{
		scanCodes[scanCodeIndex] = 42; scanCodeIndex++;
    2674:	009a      	lsls	r2, r3, #2
    2676:	212a      	movs	r1, #42	; 0x2a
    2678:	4668      	mov	r0, sp
    267a:	5011      	str	r1, [r2, r0]
    267c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    267e:	4a4f      	ldr	r2, [pc, #316]	; (27bc <STACK_SIZE+0x7bc>)
    2680:	6a12      	ldr	r2, [r2, #32]
    2682:	0292      	lsls	r2, r2, #10
    2684:	d504      	bpl.n	2690 <STACK_SIZE+0x690>
	{
		scanCodes[scanCodeIndex] = 52; scanCodeIndex++;
    2686:	009a      	lsls	r2, r3, #2
    2688:	2134      	movs	r1, #52	; 0x34
    268a:	4668      	mov	r0, sp
    268c:	5011      	str	r1, [r2, r0]
    268e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    2690:	4a4a      	ldr	r2, [pc, #296]	; (27bc <STACK_SIZE+0x7bc>)
    2692:	6a12      	ldr	r2, [r2, #32]
    2694:	0112      	lsls	r2, r2, #4
    2696:	d504      	bpl.n	26a2 <STACK_SIZE+0x6a2>
	{
		scanCodes[scanCodeIndex] = 62; scanCodeIndex++;
    2698:	009a      	lsls	r2, r3, #2
    269a:	213e      	movs	r1, #62	; 0x3e
    269c:	4668      	mov	r0, sp
    269e:	5011      	str	r1, [r2, r0]
    26a0:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW2;
    26a2:	2110      	movs	r1, #16
    26a4:	4a47      	ldr	r2, [pc, #284]	; (27c4 <STACK_SIZE+0x7c4>)
    26a6:	6011      	str	r1, [r2, #0]
	
	//This is row 3
	REG_PORT_OUTSET0 = KB_ROW3;
    26a8:	3110      	adds	r1, #16
    26aa:	4a45      	ldr	r2, [pc, #276]	; (27c0 <STACK_SIZE+0x7c0>)
    26ac:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    26ae:	4a43      	ldr	r2, [pc, #268]	; (27bc <STACK_SIZE+0x7bc>)
    26b0:	6a12      	ldr	r2, [r2, #32]
    26b2:	03d2      	lsls	r2, r2, #15
    26b4:	d504      	bpl.n	26c0 <STACK_SIZE+0x6c0>
	{
		scanCodes[scanCodeIndex] = 3; scanCodeIndex++;
    26b6:	009a      	lsls	r2, r3, #2
    26b8:	391d      	subs	r1, #29
    26ba:	4668      	mov	r0, sp
    26bc:	5011      	str	r1, [r2, r0]
    26be:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    26c0:	4a3e      	ldr	r2, [pc, #248]	; (27bc <STACK_SIZE+0x7bc>)
    26c2:	6a12      	ldr	r2, [r2, #32]
    26c4:	0392      	lsls	r2, r2, #14
    26c6:	d504      	bpl.n	26d2 <STACK_SIZE+0x6d2>
	{
		scanCodes[scanCodeIndex] = 13; scanCodeIndex++;
    26c8:	009a      	lsls	r2, r3, #2
    26ca:	210d      	movs	r1, #13
    26cc:	4668      	mov	r0, sp
    26ce:	5011      	str	r1, [r2, r0]
    26d0:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    26d2:	4a3a      	ldr	r2, [pc, #232]	; (27bc <STACK_SIZE+0x7bc>)
    26d4:	6a12      	ldr	r2, [r2, #32]
    26d6:	0352      	lsls	r2, r2, #13
    26d8:	d504      	bpl.n	26e4 <STACK_SIZE+0x6e4>
	{
		scanCodes[scanCodeIndex] = 23; scanCodeIndex++;
    26da:	009a      	lsls	r2, r3, #2
    26dc:	2117      	movs	r1, #23
    26de:	4668      	mov	r0, sp
    26e0:	5011      	str	r1, [r2, r0]
    26e2:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    26e4:	4a35      	ldr	r2, [pc, #212]	; (27bc <STACK_SIZE+0x7bc>)
    26e6:	6a12      	ldr	r2, [r2, #32]
    26e8:	0312      	lsls	r2, r2, #12
    26ea:	d504      	bpl.n	26f6 <STACK_SIZE+0x6f6>
	{
		scanCodes[scanCodeIndex] = 33; scanCodeIndex++;
    26ec:	009a      	lsls	r2, r3, #2
    26ee:	2121      	movs	r1, #33	; 0x21
    26f0:	4668      	mov	r0, sp
    26f2:	5011      	str	r1, [r2, r0]
    26f4:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    26f6:	4a31      	ldr	r2, [pc, #196]	; (27bc <STACK_SIZE+0x7bc>)
    26f8:	6a12      	ldr	r2, [r2, #32]
    26fa:	02d2      	lsls	r2, r2, #11
    26fc:	d504      	bpl.n	2708 <STACK_SIZE+0x708>
	{
		scanCodes[scanCodeIndex] = 43; scanCodeIndex++;
    26fe:	009a      	lsls	r2, r3, #2
    2700:	212b      	movs	r1, #43	; 0x2b
    2702:	4668      	mov	r0, sp
    2704:	5011      	str	r1, [r2, r0]
    2706:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    2708:	4a2c      	ldr	r2, [pc, #176]	; (27bc <STACK_SIZE+0x7bc>)
    270a:	6a12      	ldr	r2, [r2, #32]
    270c:	0292      	lsls	r2, r2, #10
    270e:	d504      	bpl.n	271a <STACK_SIZE+0x71a>
	{
		scanCodes[scanCodeIndex] = 53; scanCodeIndex++;
    2710:	009a      	lsls	r2, r3, #2
    2712:	2135      	movs	r1, #53	; 0x35
    2714:	4668      	mov	r0, sp
    2716:	5011      	str	r1, [r2, r0]
    2718:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    271a:	4a28      	ldr	r2, [pc, #160]	; (27bc <STACK_SIZE+0x7bc>)
    271c:	6a12      	ldr	r2, [r2, #32]
    271e:	0112      	lsls	r2, r2, #4
    2720:	d504      	bpl.n	272c <STACK_SIZE+0x72c>
	{
		scanCodes[scanCodeIndex] = 63; scanCodeIndex++;
    2722:	009a      	lsls	r2, r3, #2
    2724:	213f      	movs	r1, #63	; 0x3f
    2726:	4668      	mov	r0, sp
    2728:	5011      	str	r1, [r2, r0]
    272a:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW3;
    272c:	2120      	movs	r1, #32
    272e:	4a25      	ldr	r2, [pc, #148]	; (27c4 <STACK_SIZE+0x7c4>)
    2730:	6011      	str	r1, [r2, #0]
	
	//This is row 4
	REG_PORT_OUTSET0 = KB_ROW4;
    2732:	3120      	adds	r1, #32
    2734:	4a22      	ldr	r2, [pc, #136]	; (27c0 <STACK_SIZE+0x7c0>)
    2736:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    2738:	4a20      	ldr	r2, [pc, #128]	; (27bc <STACK_SIZE+0x7bc>)
    273a:	6a12      	ldr	r2, [r2, #32]
    273c:	03d2      	lsls	r2, r2, #15
    273e:	d504      	bpl.n	274a <STACK_SIZE+0x74a>
	{
		scanCodes[scanCodeIndex] = 4; scanCodeIndex++;
    2740:	009a      	lsls	r2, r3, #2
    2742:	393c      	subs	r1, #60	; 0x3c
    2744:	4668      	mov	r0, sp
    2746:	5011      	str	r1, [r2, r0]
    2748:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    274a:	4a1c      	ldr	r2, [pc, #112]	; (27bc <STACK_SIZE+0x7bc>)
    274c:	6a12      	ldr	r2, [r2, #32]
    274e:	0392      	lsls	r2, r2, #14
    2750:	d504      	bpl.n	275c <STACK_SIZE+0x75c>
	{
		scanCodes[scanCodeIndex] = 14; scanCodeIndex++;
    2752:	009a      	lsls	r2, r3, #2
    2754:	210e      	movs	r1, #14
    2756:	4668      	mov	r0, sp
    2758:	5011      	str	r1, [r2, r0]
    275a:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    275c:	4a17      	ldr	r2, [pc, #92]	; (27bc <STACK_SIZE+0x7bc>)
    275e:	6a12      	ldr	r2, [r2, #32]
    2760:	0352      	lsls	r2, r2, #13
    2762:	d504      	bpl.n	276e <STACK_SIZE+0x76e>
	{
		scanCodes[scanCodeIndex] = 24; scanCodeIndex++;
    2764:	009a      	lsls	r2, r3, #2
    2766:	2118      	movs	r1, #24
    2768:	4668      	mov	r0, sp
    276a:	5011      	str	r1, [r2, r0]
    276c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    276e:	4a13      	ldr	r2, [pc, #76]	; (27bc <STACK_SIZE+0x7bc>)
    2770:	6a12      	ldr	r2, [r2, #32]
    2772:	0312      	lsls	r2, r2, #12
    2774:	d504      	bpl.n	2780 <STACK_SIZE+0x780>
	{
		scanCodes[scanCodeIndex] = 34; scanCodeIndex++;
    2776:	009a      	lsls	r2, r3, #2
    2778:	2122      	movs	r1, #34	; 0x22
    277a:	4668      	mov	r0, sp
    277c:	5011      	str	r1, [r2, r0]
    277e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    2780:	4a0e      	ldr	r2, [pc, #56]	; (27bc <STACK_SIZE+0x7bc>)
    2782:	6a12      	ldr	r2, [r2, #32]
    2784:	02d2      	lsls	r2, r2, #11
    2786:	d504      	bpl.n	2792 <STACK_SIZE+0x792>
	{
		scanCodes[scanCodeIndex] = 44; scanCodeIndex++;
    2788:	009a      	lsls	r2, r3, #2
    278a:	212c      	movs	r1, #44	; 0x2c
    278c:	4668      	mov	r0, sp
    278e:	5011      	str	r1, [r2, r0]
    2790:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    2792:	4a0a      	ldr	r2, [pc, #40]	; (27bc <STACK_SIZE+0x7bc>)
    2794:	6a12      	ldr	r2, [r2, #32]
    2796:	0292      	lsls	r2, r2, #10
    2798:	d504      	bpl.n	27a4 <STACK_SIZE+0x7a4>
	{
		scanCodes[scanCodeIndex] = 54; scanCodeIndex++;
    279a:	009a      	lsls	r2, r3, #2
    279c:	2136      	movs	r1, #54	; 0x36
    279e:	4668      	mov	r0, sp
    27a0:	5011      	str	r1, [r2, r0]
    27a2:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    27a4:	4a05      	ldr	r2, [pc, #20]	; (27bc <STACK_SIZE+0x7bc>)
    27a6:	6a12      	ldr	r2, [r2, #32]
    27a8:	0112      	lsls	r2, r2, #4
    27aa:	d50d      	bpl.n	27c8 <STACK_SIZE+0x7c8>
	{
		scanCodes[scanCodeIndex] = 64; scanCodeIndex++;
    27ac:	009a      	lsls	r2, r3, #2
    27ae:	2140      	movs	r1, #64	; 0x40
    27b0:	4668      	mov	r0, sp
    27b2:	5011      	str	r1, [r2, r0]
    27b4:	3301      	adds	r3, #1
    27b6:	e007      	b.n	27c8 <STACK_SIZE+0x7c8>
    27b8:	41004404 	.word	0x41004404
    27bc:	41004400 	.word	0x41004400
    27c0:	41004418 	.word	0x41004418
    27c4:	41004414 	.word	0x41004414
	}
	REG_PORT_OUTCLR0 = KB_ROW4;
    27c8:	2140      	movs	r1, #64	; 0x40
    27ca:	4abc      	ldr	r2, [pc, #752]	; (2abc <STACK_SIZE+0xabc>)
    27cc:	6011      	str	r1, [r2, #0]
	
	//This is row 5
	REG_PORT_OUTSET0 = KB_ROW5;
    27ce:	3140      	adds	r1, #64	; 0x40
    27d0:	4abb      	ldr	r2, [pc, #748]	; (2ac0 <STACK_SIZE+0xac0>)
    27d2:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    27d4:	4abb      	ldr	r2, [pc, #748]	; (2ac4 <STACK_SIZE+0xac4>)
    27d6:	6a12      	ldr	r2, [r2, #32]
    27d8:	03d2      	lsls	r2, r2, #15
    27da:	d504      	bpl.n	27e6 <STACK_SIZE+0x7e6>
	{
		scanCodes[scanCodeIndex] = 5; scanCodeIndex++;
    27dc:	009a      	lsls	r2, r3, #2
    27de:	397b      	subs	r1, #123	; 0x7b
    27e0:	4668      	mov	r0, sp
    27e2:	5011      	str	r1, [r2, r0]
    27e4:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    27e6:	4ab7      	ldr	r2, [pc, #732]	; (2ac4 <STACK_SIZE+0xac4>)
    27e8:	6a12      	ldr	r2, [r2, #32]
    27ea:	0392      	lsls	r2, r2, #14
    27ec:	d504      	bpl.n	27f8 <STACK_SIZE+0x7f8>
	{
		scanCodes[scanCodeIndex] = 15; scanCodeIndex++;
    27ee:	009a      	lsls	r2, r3, #2
    27f0:	210f      	movs	r1, #15
    27f2:	4668      	mov	r0, sp
    27f4:	5011      	str	r1, [r2, r0]
    27f6:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    27f8:	4ab2      	ldr	r2, [pc, #712]	; (2ac4 <STACK_SIZE+0xac4>)
    27fa:	6a12      	ldr	r2, [r2, #32]
    27fc:	0352      	lsls	r2, r2, #13
    27fe:	d504      	bpl.n	280a <STACK_SIZE+0x80a>
	{
		scanCodes[scanCodeIndex] = 25; scanCodeIndex++;
    2800:	009a      	lsls	r2, r3, #2
    2802:	2119      	movs	r1, #25
    2804:	4668      	mov	r0, sp
    2806:	5011      	str	r1, [r2, r0]
    2808:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    280a:	4aae      	ldr	r2, [pc, #696]	; (2ac4 <STACK_SIZE+0xac4>)
    280c:	6a12      	ldr	r2, [r2, #32]
    280e:	0312      	lsls	r2, r2, #12
    2810:	d504      	bpl.n	281c <STACK_SIZE+0x81c>
	{
		scanCodes[scanCodeIndex] = 35; scanCodeIndex++;
    2812:	009a      	lsls	r2, r3, #2
    2814:	2123      	movs	r1, #35	; 0x23
    2816:	4668      	mov	r0, sp
    2818:	5011      	str	r1, [r2, r0]
    281a:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    281c:	4aa9      	ldr	r2, [pc, #676]	; (2ac4 <STACK_SIZE+0xac4>)
    281e:	6a12      	ldr	r2, [r2, #32]
    2820:	02d2      	lsls	r2, r2, #11
    2822:	d504      	bpl.n	282e <STACK_SIZE+0x82e>
	{
		scanCodes[scanCodeIndex] = 45; scanCodeIndex++;
    2824:	009a      	lsls	r2, r3, #2
    2826:	212d      	movs	r1, #45	; 0x2d
    2828:	4668      	mov	r0, sp
    282a:	5011      	str	r1, [r2, r0]
    282c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    282e:	4aa5      	ldr	r2, [pc, #660]	; (2ac4 <STACK_SIZE+0xac4>)
    2830:	6a12      	ldr	r2, [r2, #32]
    2832:	0292      	lsls	r2, r2, #10
    2834:	d504      	bpl.n	2840 <STACK_SIZE+0x840>
	{
		scanCodes[scanCodeIndex] = 55; scanCodeIndex++;
    2836:	009a      	lsls	r2, r3, #2
    2838:	2137      	movs	r1, #55	; 0x37
    283a:	4668      	mov	r0, sp
    283c:	5011      	str	r1, [r2, r0]
    283e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    2840:	4aa0      	ldr	r2, [pc, #640]	; (2ac4 <STACK_SIZE+0xac4>)
    2842:	6a12      	ldr	r2, [r2, #32]
    2844:	0112      	lsls	r2, r2, #4
    2846:	d504      	bpl.n	2852 <STACK_SIZE+0x852>
	{
		scanCodes[scanCodeIndex] = 65; scanCodeIndex++;
    2848:	009a      	lsls	r2, r3, #2
    284a:	2141      	movs	r1, #65	; 0x41
    284c:	4668      	mov	r0, sp
    284e:	5011      	str	r1, [r2, r0]
    2850:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW5;
    2852:	2180      	movs	r1, #128	; 0x80
    2854:	4a99      	ldr	r2, [pc, #612]	; (2abc <STACK_SIZE+0xabc>)
    2856:	6011      	str	r1, [r2, #0]
	
	//This is row 6
	REG_PORT_OUTSET0 = KB_ROW6;
    2858:	2180      	movs	r1, #128	; 0x80
    285a:	00c9      	lsls	r1, r1, #3
    285c:	4a98      	ldr	r2, [pc, #608]	; (2ac0 <STACK_SIZE+0xac0>)
    285e:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    2860:	4a98      	ldr	r2, [pc, #608]	; (2ac4 <STACK_SIZE+0xac4>)
    2862:	6a12      	ldr	r2, [r2, #32]
    2864:	03d2      	lsls	r2, r2, #15
    2866:	d504      	bpl.n	2872 <STACK_SIZE+0x872>
	{
		scanCodes[scanCodeIndex] = 6; scanCodeIndex++;
    2868:	009a      	lsls	r2, r3, #2
    286a:	2106      	movs	r1, #6
    286c:	4668      	mov	r0, sp
    286e:	5011      	str	r1, [r2, r0]
    2870:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    2872:	4a94      	ldr	r2, [pc, #592]	; (2ac4 <STACK_SIZE+0xac4>)
    2874:	6a12      	ldr	r2, [r2, #32]
    2876:	0392      	lsls	r2, r2, #14
    2878:	d504      	bpl.n	2884 <STACK_SIZE+0x884>
	{
		scanCodes[scanCodeIndex] = 16; scanCodeIndex++;
    287a:	009a      	lsls	r2, r3, #2
    287c:	2110      	movs	r1, #16
    287e:	4668      	mov	r0, sp
    2880:	5011      	str	r1, [r2, r0]
    2882:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    2884:	4a8f      	ldr	r2, [pc, #572]	; (2ac4 <STACK_SIZE+0xac4>)
    2886:	6a12      	ldr	r2, [r2, #32]
    2888:	0352      	lsls	r2, r2, #13
    288a:	d504      	bpl.n	2896 <STACK_SIZE+0x896>
	{
		scanCodes[scanCodeIndex] = 26; scanCodeIndex++;
    288c:	009a      	lsls	r2, r3, #2
    288e:	211a      	movs	r1, #26
    2890:	4668      	mov	r0, sp
    2892:	5011      	str	r1, [r2, r0]
    2894:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    2896:	4a8b      	ldr	r2, [pc, #556]	; (2ac4 <STACK_SIZE+0xac4>)
    2898:	6a12      	ldr	r2, [r2, #32]
    289a:	0312      	lsls	r2, r2, #12
    289c:	d504      	bpl.n	28a8 <STACK_SIZE+0x8a8>
	{
		scanCodes[scanCodeIndex] = 36; scanCodeIndex++;
    289e:	009a      	lsls	r2, r3, #2
    28a0:	2124      	movs	r1, #36	; 0x24
    28a2:	4668      	mov	r0, sp
    28a4:	5011      	str	r1, [r2, r0]
    28a6:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    28a8:	4a86      	ldr	r2, [pc, #536]	; (2ac4 <STACK_SIZE+0xac4>)
    28aa:	6a12      	ldr	r2, [r2, #32]
    28ac:	02d2      	lsls	r2, r2, #11
    28ae:	d504      	bpl.n	28ba <STACK_SIZE+0x8ba>
	{
		scanCodes[scanCodeIndex] = 46; scanCodeIndex++;
    28b0:	009a      	lsls	r2, r3, #2
    28b2:	212e      	movs	r1, #46	; 0x2e
    28b4:	4668      	mov	r0, sp
    28b6:	5011      	str	r1, [r2, r0]
    28b8:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    28ba:	4a82      	ldr	r2, [pc, #520]	; (2ac4 <STACK_SIZE+0xac4>)
    28bc:	6a12      	ldr	r2, [r2, #32]
    28be:	0292      	lsls	r2, r2, #10
    28c0:	d504      	bpl.n	28cc <STACK_SIZE+0x8cc>
	{
		scanCodes[scanCodeIndex] = 56; scanCodeIndex++;
    28c2:	009a      	lsls	r2, r3, #2
    28c4:	2138      	movs	r1, #56	; 0x38
    28c6:	4668      	mov	r0, sp
    28c8:	5011      	str	r1, [r2, r0]
    28ca:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    28cc:	4a7d      	ldr	r2, [pc, #500]	; (2ac4 <STACK_SIZE+0xac4>)
    28ce:	6a12      	ldr	r2, [r2, #32]
    28d0:	0112      	lsls	r2, r2, #4
    28d2:	d504      	bpl.n	28de <STACK_SIZE+0x8de>
	{
		scanCodes[scanCodeIndex] = 66; scanCodeIndex++;
    28d4:	009a      	lsls	r2, r3, #2
    28d6:	2142      	movs	r1, #66	; 0x42
    28d8:	4668      	mov	r0, sp
    28da:	5011      	str	r1, [r2, r0]
    28dc:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW6;
    28de:	2180      	movs	r1, #128	; 0x80
    28e0:	00c9      	lsls	r1, r1, #3
    28e2:	4a76      	ldr	r2, [pc, #472]	; (2abc <STACK_SIZE+0xabc>)
    28e4:	6011      	str	r1, [r2, #0]
	
	//This is row 7
	REG_PORT_OUTSET0 = KB_ROW7;
    28e6:	2180      	movs	r1, #128	; 0x80
    28e8:	0109      	lsls	r1, r1, #4
    28ea:	4a75      	ldr	r2, [pc, #468]	; (2ac0 <STACK_SIZE+0xac0>)
    28ec:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    28ee:	4a75      	ldr	r2, [pc, #468]	; (2ac4 <STACK_SIZE+0xac4>)
    28f0:	6a12      	ldr	r2, [r2, #32]
    28f2:	03d2      	lsls	r2, r2, #15
    28f4:	d504      	bpl.n	2900 <STACK_SIZE+0x900>
	{
		scanCodes[scanCodeIndex] = 7; scanCodeIndex++;
    28f6:	009a      	lsls	r2, r3, #2
    28f8:	2107      	movs	r1, #7
    28fa:	4668      	mov	r0, sp
    28fc:	5011      	str	r1, [r2, r0]
    28fe:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    2900:	4a70      	ldr	r2, [pc, #448]	; (2ac4 <STACK_SIZE+0xac4>)
    2902:	6a12      	ldr	r2, [r2, #32]
    2904:	0392      	lsls	r2, r2, #14
    2906:	d504      	bpl.n	2912 <STACK_SIZE+0x912>
	{
		scanCodes[scanCodeIndex] = 17; scanCodeIndex++;
    2908:	009a      	lsls	r2, r3, #2
    290a:	2111      	movs	r1, #17
    290c:	4668      	mov	r0, sp
    290e:	5011      	str	r1, [r2, r0]
    2910:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    2912:	4a6c      	ldr	r2, [pc, #432]	; (2ac4 <STACK_SIZE+0xac4>)
    2914:	6a12      	ldr	r2, [r2, #32]
    2916:	0352      	lsls	r2, r2, #13
    2918:	d504      	bpl.n	2924 <STACK_SIZE+0x924>
	{
		scanCodes[scanCodeIndex] = 27; scanCodeIndex++;
    291a:	009a      	lsls	r2, r3, #2
    291c:	211b      	movs	r1, #27
    291e:	4668      	mov	r0, sp
    2920:	5011      	str	r1, [r2, r0]
    2922:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    2924:	4a67      	ldr	r2, [pc, #412]	; (2ac4 <STACK_SIZE+0xac4>)
    2926:	6a12      	ldr	r2, [r2, #32]
    2928:	0312      	lsls	r2, r2, #12
    292a:	d504      	bpl.n	2936 <STACK_SIZE+0x936>
	{
		scanCodes[scanCodeIndex] = 37; scanCodeIndex++;
    292c:	009a      	lsls	r2, r3, #2
    292e:	2125      	movs	r1, #37	; 0x25
    2930:	4668      	mov	r0, sp
    2932:	5011      	str	r1, [r2, r0]
    2934:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    2936:	4a63      	ldr	r2, [pc, #396]	; (2ac4 <STACK_SIZE+0xac4>)
    2938:	6a12      	ldr	r2, [r2, #32]
    293a:	02d2      	lsls	r2, r2, #11
    293c:	d504      	bpl.n	2948 <STACK_SIZE+0x948>
	{
		scanCodes[scanCodeIndex] = 47; scanCodeIndex++;
    293e:	009a      	lsls	r2, r3, #2
    2940:	212f      	movs	r1, #47	; 0x2f
    2942:	4668      	mov	r0, sp
    2944:	5011      	str	r1, [r2, r0]
    2946:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    2948:	4a5e      	ldr	r2, [pc, #376]	; (2ac4 <STACK_SIZE+0xac4>)
    294a:	6a12      	ldr	r2, [r2, #32]
    294c:	0292      	lsls	r2, r2, #10
    294e:	d504      	bpl.n	295a <STACK_SIZE+0x95a>
	{
		scanCodes[scanCodeIndex] = 57; scanCodeIndex++;
    2950:	009a      	lsls	r2, r3, #2
    2952:	2139      	movs	r1, #57	; 0x39
    2954:	4668      	mov	r0, sp
    2956:	5011      	str	r1, [r2, r0]
    2958:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    295a:	4a5a      	ldr	r2, [pc, #360]	; (2ac4 <STACK_SIZE+0xac4>)
    295c:	6a12      	ldr	r2, [r2, #32]
    295e:	0112      	lsls	r2, r2, #4
    2960:	d504      	bpl.n	296c <STACK_SIZE+0x96c>
	{
		scanCodes[scanCodeIndex] = 67; scanCodeIndex++;
    2962:	009a      	lsls	r2, r3, #2
    2964:	2143      	movs	r1, #67	; 0x43
    2966:	4668      	mov	r0, sp
    2968:	5011      	str	r1, [r2, r0]
    296a:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW7;
    296c:	2180      	movs	r1, #128	; 0x80
    296e:	0109      	lsls	r1, r1, #4
    2970:	4a52      	ldr	r2, [pc, #328]	; (2abc <STACK_SIZE+0xabc>)
    2972:	6011      	str	r1, [r2, #0]
	
	//This is row 8
	REG_PORT_OUTSET0 = KB_ROW8;
    2974:	2180      	movs	r1, #128	; 0x80
    2976:	0149      	lsls	r1, r1, #5
    2978:	4a51      	ldr	r2, [pc, #324]	; (2ac0 <STACK_SIZE+0xac0>)
    297a:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    297c:	4a51      	ldr	r2, [pc, #324]	; (2ac4 <STACK_SIZE+0xac4>)
    297e:	6a12      	ldr	r2, [r2, #32]
    2980:	03d2      	lsls	r2, r2, #15
    2982:	d504      	bpl.n	298e <STACK_SIZE+0x98e>
	{
		scanCodes[scanCodeIndex] = 8; scanCodeIndex++;
    2984:	009a      	lsls	r2, r3, #2
    2986:	2108      	movs	r1, #8
    2988:	4668      	mov	r0, sp
    298a:	5011      	str	r1, [r2, r0]
    298c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
    298e:	4a4d      	ldr	r2, [pc, #308]	; (2ac4 <STACK_SIZE+0xac4>)
    2990:	6a12      	ldr	r2, [r2, #32]
    2992:	0392      	lsls	r2, r2, #14
    2994:	d504      	bpl.n	29a0 <STACK_SIZE+0x9a0>
	{
		scanCodes[scanCodeIndex] = 18; scanCodeIndex++;
    2996:	009a      	lsls	r2, r3, #2
    2998:	2112      	movs	r1, #18
    299a:	4668      	mov	r0, sp
    299c:	5011      	str	r1, [r2, r0]
    299e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    29a0:	4a48      	ldr	r2, [pc, #288]	; (2ac4 <STACK_SIZE+0xac4>)
    29a2:	6a12      	ldr	r2, [r2, #32]
    29a4:	0352      	lsls	r2, r2, #13
    29a6:	d504      	bpl.n	29b2 <STACK_SIZE+0x9b2>
	{
		scanCodes[scanCodeIndex] = 28; scanCodeIndex++;
    29a8:	009a      	lsls	r2, r3, #2
    29aa:	211c      	movs	r1, #28
    29ac:	4668      	mov	r0, sp
    29ae:	5011      	str	r1, [r2, r0]
    29b0:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    29b2:	4a44      	ldr	r2, [pc, #272]	; (2ac4 <STACK_SIZE+0xac4>)
    29b4:	6a12      	ldr	r2, [r2, #32]
    29b6:	0312      	lsls	r2, r2, #12
    29b8:	d504      	bpl.n	29c4 <STACK_SIZE+0x9c4>
	{
		scanCodes[scanCodeIndex] = 38; scanCodeIndex++;
    29ba:	009a      	lsls	r2, r3, #2
    29bc:	2126      	movs	r1, #38	; 0x26
    29be:	4668      	mov	r0, sp
    29c0:	5011      	str	r1, [r2, r0]
    29c2:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    29c4:	4a3f      	ldr	r2, [pc, #252]	; (2ac4 <STACK_SIZE+0xac4>)
    29c6:	6a12      	ldr	r2, [r2, #32]
    29c8:	02d2      	lsls	r2, r2, #11
    29ca:	d504      	bpl.n	29d6 <STACK_SIZE+0x9d6>
	{
		scanCodes[scanCodeIndex] = 48; scanCodeIndex++;
    29cc:	009a      	lsls	r2, r3, #2
    29ce:	2130      	movs	r1, #48	; 0x30
    29d0:	4668      	mov	r0, sp
    29d2:	5011      	str	r1, [r2, r0]
    29d4:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    29d6:	4a3b      	ldr	r2, [pc, #236]	; (2ac4 <STACK_SIZE+0xac4>)
    29d8:	6a12      	ldr	r2, [r2, #32]
    29da:	0292      	lsls	r2, r2, #10
    29dc:	d504      	bpl.n	29e8 <STACK_SIZE+0x9e8>
	{
		scanCodes[scanCodeIndex] = 58; scanCodeIndex++;
    29de:	009a      	lsls	r2, r3, #2
    29e0:	213a      	movs	r1, #58	; 0x3a
    29e2:	4668      	mov	r0, sp
    29e4:	5011      	str	r1, [r2, r0]
    29e6:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    29e8:	4a36      	ldr	r2, [pc, #216]	; (2ac4 <STACK_SIZE+0xac4>)
    29ea:	6a12      	ldr	r2, [r2, #32]
    29ec:	0112      	lsls	r2, r2, #4
    29ee:	d504      	bpl.n	29fa <STACK_SIZE+0x9fa>
	{
		scanCodes[scanCodeIndex] = 68; scanCodeIndex++;
    29f0:	009a      	lsls	r2, r3, #2
    29f2:	2144      	movs	r1, #68	; 0x44
    29f4:	4668      	mov	r0, sp
    29f6:	5011      	str	r1, [r2, r0]
    29f8:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW8;
    29fa:	2180      	movs	r1, #128	; 0x80
    29fc:	0149      	lsls	r1, r1, #5
    29fe:	4a2f      	ldr	r2, [pc, #188]	; (2abc <STACK_SIZE+0xabc>)
    2a00:	6011      	str	r1, [r2, #0]

	//This is row 9
	REG_PORT_OUTSET0 = KB_ROW9;
    2a02:	2180      	movs	r1, #128	; 0x80
    2a04:	0189      	lsls	r1, r1, #6
    2a06:	4a2e      	ldr	r2, [pc, #184]	; (2ac0 <STACK_SIZE+0xac0>)
    2a08:	6011      	str	r1, [r2, #0]
	if((PORT->Group[0].IN.reg & KB_COL0) != 0)
    2a0a:	4a2e      	ldr	r2, [pc, #184]	; (2ac4 <STACK_SIZE+0xac4>)
    2a0c:	6a12      	ldr	r2, [r2, #32]
    2a0e:	03d2      	lsls	r2, r2, #15
    2a10:	d504      	bpl.n	2a1c <STACK_SIZE+0xa1c>
	{
		scanCodes[scanCodeIndex] = 9; scanCodeIndex++;
    2a12:	009a      	lsls	r2, r3, #2
    2a14:	2109      	movs	r1, #9
    2a16:	4668      	mov	r0, sp
    2a18:	5011      	str	r1, [r2, r0]
    2a1a:	3301      	adds	r3, #1
	if((PORT->Group[0].IN.reg & KB_COL1) != 0)
	{
		scanCodes[scanCodeIndex] = 19; scanCodeIndex++;
	}
	*/
	if((PORT->Group[0].IN.reg & KB_COL2) != 0)
    2a1c:	4a29      	ldr	r2, [pc, #164]	; (2ac4 <STACK_SIZE+0xac4>)
    2a1e:	6a12      	ldr	r2, [r2, #32]
    2a20:	0352      	lsls	r2, r2, #13
    2a22:	d504      	bpl.n	2a2e <STACK_SIZE+0xa2e>
	{
		scanCodes[scanCodeIndex] = 29; scanCodeIndex++;
    2a24:	009a      	lsls	r2, r3, #2
    2a26:	211d      	movs	r1, #29
    2a28:	4668      	mov	r0, sp
    2a2a:	5011      	str	r1, [r2, r0]
    2a2c:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL3) != 0)
    2a2e:	4a25      	ldr	r2, [pc, #148]	; (2ac4 <STACK_SIZE+0xac4>)
    2a30:	6a12      	ldr	r2, [r2, #32]
    2a32:	0312      	lsls	r2, r2, #12
    2a34:	d504      	bpl.n	2a40 <STACK_SIZE+0xa40>
	{
		scanCodes[scanCodeIndex] = 39; scanCodeIndex++;
    2a36:	009a      	lsls	r2, r3, #2
    2a38:	2127      	movs	r1, #39	; 0x27
    2a3a:	4668      	mov	r0, sp
    2a3c:	5011      	str	r1, [r2, r0]
    2a3e:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL4) != 0)
    2a40:	4a20      	ldr	r2, [pc, #128]	; (2ac4 <STACK_SIZE+0xac4>)
    2a42:	6a12      	ldr	r2, [r2, #32]
    2a44:	02d2      	lsls	r2, r2, #11
    2a46:	d504      	bpl.n	2a52 <STACK_SIZE+0xa52>
	{
		scanCodes[scanCodeIndex] = 49; scanCodeIndex++;
    2a48:	009a      	lsls	r2, r3, #2
    2a4a:	2131      	movs	r1, #49	; 0x31
    2a4c:	4668      	mov	r0, sp
    2a4e:	5011      	str	r1, [r2, r0]
    2a50:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL5) != 0)
    2a52:	4a1c      	ldr	r2, [pc, #112]	; (2ac4 <STACK_SIZE+0xac4>)
    2a54:	6a12      	ldr	r2, [r2, #32]
    2a56:	0292      	lsls	r2, r2, #10
    2a58:	d504      	bpl.n	2a64 <STACK_SIZE+0xa64>
	{
		scanCodes[scanCodeIndex] = 59; scanCodeIndex++;
    2a5a:	009a      	lsls	r2, r3, #2
    2a5c:	213b      	movs	r1, #59	; 0x3b
    2a5e:	4668      	mov	r0, sp
    2a60:	5011      	str	r1, [r2, r0]
    2a62:	3301      	adds	r3, #1
	}
	if((PORT->Group[0].IN.reg & KB_COL6) != 0)
    2a64:	4a17      	ldr	r2, [pc, #92]	; (2ac4 <STACK_SIZE+0xac4>)
    2a66:	6a12      	ldr	r2, [r2, #32]
    2a68:	0112      	lsls	r2, r2, #4
    2a6a:	d504      	bpl.n	2a76 <STACK_SIZE+0xa76>
	{
		scanCodes[scanCodeIndex] = 69; scanCodeIndex++;
    2a6c:	009a      	lsls	r2, r3, #2
    2a6e:	2145      	movs	r1, #69	; 0x45
    2a70:	4668      	mov	r0, sp
    2a72:	5011      	str	r1, [r2, r0]
    2a74:	3301      	adds	r3, #1
	}
	REG_PORT_OUTCLR0 = KB_ROW9;
    2a76:	2180      	movs	r1, #128	; 0x80
    2a78:	0189      	lsls	r1, r1, #6
    2a7a:	4a10      	ldr	r2, [pc, #64]	; (2abc <STACK_SIZE+0xabc>)
    2a7c:	6011      	str	r1, [r2, #0]
		
			
	for(int i = 0; i < scanCodeIndex; i++)
    2a7e:	2b00      	cmp	r3, #0
    2a80:	dd12      	ble.n	2aa8 <STACK_SIZE+0xaa8>
    2a82:	466e      	mov	r6, sp
    2a84:	4d10      	ldr	r5, [pc, #64]	; (2ac8 <STACK_SIZE+0xac8>)
    2a86:	18ec      	adds	r4, r5, r3
		if(scanCodeBuffer[i] == scanCode)
    2a88:	002f      	movs	r7, r5
	{
		if(!bufferContains(scanCodes[i]))
		{
			
			scanCodeBuffer[i] = scanCodes[i];
			printf("%i \t", scanCodes[i]);
    2a8a:	4b10      	ldr	r3, [pc, #64]	; (2acc <STACK_SIZE+0xacc>)
    2a8c:	4698      	mov	r8, r3
    2a8e:	e003      	b.n	2a98 <STACK_SIZE+0xa98>
    2a90:	3604      	adds	r6, #4
    2a92:	3501      	adds	r5, #1
	for(int i = 0; i < scanCodeIndex; i++)
    2a94:	42a5      	cmp	r5, r4
    2a96:	d007      	beq.n	2aa8 <STACK_SIZE+0xaa8>
		if(!bufferContains(scanCodes[i]))
    2a98:	6831      	ldr	r1, [r6, #0]
		if(scanCodeBuffer[i] == scanCode)
    2a9a:	783b      	ldrb	r3, [r7, #0]
		if(!bufferContains(scanCodes[i]))
    2a9c:	4299      	cmp	r1, r3
    2a9e:	d0f7      	beq.n	2a90 <STACK_SIZE+0xa90>
			scanCodeBuffer[i] = scanCodes[i];
    2aa0:	7029      	strb	r1, [r5, #0]
			printf("%i \t", scanCodes[i]);
    2aa2:	480b      	ldr	r0, [pc, #44]	; (2ad0 <STACK_SIZE+0xad0>)
    2aa4:	47c0      	blx	r8
    2aa6:	e7f3      	b.n	2a90 <STACK_SIZE+0xa90>
		}
	}
	printf("\n\r");
    2aa8:	480a      	ldr	r0, [pc, #40]	; (2ad4 <STACK_SIZE+0xad4>)
    2aaa:	4b08      	ldr	r3, [pc, #32]	; (2acc <STACK_SIZE+0xacc>)
    2aac:	4798      	blx	r3
}
    2aae:	b047      	add	sp, #284	; 0x11c
    2ab0:	bc3c      	pop	{r2, r3, r4, r5}
    2ab2:	4690      	mov	r8, r2
    2ab4:	4699      	mov	r9, r3
    2ab6:	46a2      	mov	sl, r4
    2ab8:	46ab      	mov	fp, r5
    2aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2abc:	41004414 	.word	0x41004414
    2ac0:	41004418 	.word	0x41004418
    2ac4:	41004400 	.word	0x41004400
    2ac8:	20000024 	.word	0x20000024
    2acc:	00003ac1 	.word	0x00003ac1
    2ad0:	000068b8 	.word	0x000068b8
    2ad4:	000068c0 	.word	0x000068c0

00002ad8 <LCD_Write_Bus>:
	LCD_Write_DATA8(0x80);
	REG_PORT_OUTSET1 = LCD_CS;
}

void LCD_Write_Bus(char VH, char VL)
{
    2ad8:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = 0x0000ffff;
    2ada:	4c06      	ldr	r4, [pc, #24]	; (2af4 <LCD_Write_Bus+0x1c>)
    2adc:	4b06      	ldr	r3, [pc, #24]	; (2af8 <LCD_Write_Bus+0x20>)
    2ade:	6023      	str	r3, [r4, #0]
	REG_PORT_OUTSET1 = (VH << 8) | VL;
    2ae0:	0200      	lsls	r0, r0, #8
    2ae2:	4301      	orrs	r1, r0
    2ae4:	4b05      	ldr	r3, [pc, #20]	; (2afc <LCD_Write_Bus+0x24>)
    2ae6:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    2ae8:	2280      	movs	r2, #128	; 0x80
    2aea:	0292      	lsls	r2, r2, #10
    2aec:	6022      	str	r2, [r4, #0]
	REG_PORT_OUTSET1 = LCD_WR;
    2aee:	601a      	str	r2, [r3, #0]
}
    2af0:	bd10      	pop	{r4, pc}
    2af2:	46c0      	nop			; (mov r8, r8)
    2af4:	41004494 	.word	0x41004494
    2af8:	0000ffff 	.word	0x0000ffff
    2afc:	41004498 	.word	0x41004498

00002b00 <LCD_Write_COM16>:

void LCD_Write_COM16(char VH, char VL)
{
    2b00:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_DC;
    2b02:	2280      	movs	r2, #128	; 0x80
    2b04:	0412      	lsls	r2, r2, #16
    2b06:	4b02      	ldr	r3, [pc, #8]	; (2b10 <LCD_Write_COM16+0x10>)
    2b08:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    2b0a:	4b02      	ldr	r3, [pc, #8]	; (2b14 <LCD_Write_COM16+0x14>)
    2b0c:	4798      	blx	r3
}
    2b0e:	bd10      	pop	{r4, pc}
    2b10:	41004494 	.word	0x41004494
    2b14:	00002ad9 	.word	0x00002ad9

00002b18 <LCD_Write_DATA16>:
	REG_PORT_OUTCLR1 = LCD_DC;
	LCD_Write_Bus(0x00, VL);
}

void LCD_Write_DATA16(char VH, char VL)
{
    2b18:	b510      	push	{r4, lr}
	REG_PORT_OUTSET1 = LCD_DC;
    2b1a:	2280      	movs	r2, #128	; 0x80
    2b1c:	0412      	lsls	r2, r2, #16
    2b1e:	4b02      	ldr	r3, [pc, #8]	; (2b28 <LCD_Write_DATA16+0x10>)
    2b20:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    2b22:	4b02      	ldr	r3, [pc, #8]	; (2b2c <LCD_Write_DATA16+0x14>)
    2b24:	4798      	blx	r3
}
    2b26:	bd10      	pop	{r4, pc}
    2b28:	41004498 	.word	0x41004498
    2b2c:	00002ad9 	.word	0x00002ad9

00002b30 <LCD_Write_DATA8>:

void LCD_Write_DATA8(char VL)
{
    2b30:	b510      	push	{r4, lr}
    2b32:	0001      	movs	r1, r0
	REG_PORT_OUTSET1 = LCD_DC;
    2b34:	2280      	movs	r2, #128	; 0x80
    2b36:	0412      	lsls	r2, r2, #16
    2b38:	4b02      	ldr	r3, [pc, #8]	; (2b44 <LCD_Write_DATA8+0x14>)
    2b3a:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(0x00, VL);
    2b3c:	2000      	movs	r0, #0
    2b3e:	4b02      	ldr	r3, [pc, #8]	; (2b48 <LCD_Write_DATA8+0x18>)
    2b40:	4798      	blx	r3
}
    2b42:	bd10      	pop	{r4, pc}
    2b44:	41004498 	.word	0x41004498
    2b48:	00002ad9 	.word	0x00002ad9

00002b4c <setDrawDirection>:
{
    2b4c:	b570      	push	{r4, r5, r6, lr}
	REG_PORT_OUTCLR1 = LCD_CS;
    2b4e:	4b09      	ldr	r3, [pc, #36]	; (2b74 <setDrawDirection+0x28>)
    2b50:	2580      	movs	r5, #128	; 0x80
    2b52:	03ed      	lsls	r5, r5, #15
    2b54:	601d      	str	r5, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    2b56:	2680      	movs	r6, #128	; 0x80
    2b58:	0436      	lsls	r6, r6, #16
    2b5a:	601e      	str	r6, [r3, #0]
	LCD_Write_COM16(0x36, 0x00);
    2b5c:	2100      	movs	r1, #0
    2b5e:	2036      	movs	r0, #54	; 0x36
    2b60:	4b05      	ldr	r3, [pc, #20]	; (2b78 <setDrawDirection+0x2c>)
    2b62:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_DC;
    2b64:	4c05      	ldr	r4, [pc, #20]	; (2b7c <setDrawDirection+0x30>)
    2b66:	6026      	str	r6, [r4, #0]
	LCD_Write_DATA8(0x80);
    2b68:	2080      	movs	r0, #128	; 0x80
    2b6a:	4b05      	ldr	r3, [pc, #20]	; (2b80 <setDrawDirection+0x34>)
    2b6c:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    2b6e:	6025      	str	r5, [r4, #0]
}
    2b70:	bd70      	pop	{r4, r5, r6, pc}
    2b72:	46c0      	nop			; (mov r8, r8)
    2b74:	41004494 	.word	0x41004494
    2b78:	00002b01 	.word	0x00002b01
    2b7c:	41004498 	.word	0x41004498
    2b80:	00002b31 	.word	0x00002b31

00002b84 <setPixel>:

void setPixel(uint16_t color)
{
    2b84:	b510      	push	{r4, lr}
	//it sets it to a 16-bit color.
	LCD_Write_DATA16((color>>8),(color&0xFF));
    2b86:	b2c1      	uxtb	r1, r0
    2b88:	0a00      	lsrs	r0, r0, #8
    2b8a:	4b01      	ldr	r3, [pc, #4]	; (2b90 <setPixel+0xc>)
    2b8c:	4798      	blx	r3
}
    2b8e:	bd10      	pop	{r4, pc}
    2b90:	00002b19 	.word	0x00002b19

00002b94 <LCD_Fast_Fill>:
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
	REG_PORT_OUTSET1 = LCD_CS;
}

void LCD_Fast_Fill(int ch, int cl, long pix)
{
    2b94:	b570      	push	{r4, r5, r6, lr}
	int blocks;
	
		
	REG_PORT_OUTCLR1 = 0x0000ffff;
    2b96:	4c19      	ldr	r4, [pc, #100]	; (2bfc <LCD_Fast_Fill+0x68>)
    2b98:	4b19      	ldr	r3, [pc, #100]	; (2c00 <LCD_Fast_Fill+0x6c>)
    2b9a:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTSET1 = (ch << 8) | cl;
    2b9c:	0200      	lsls	r0, r0, #8
    2b9e:	4301      	orrs	r1, r0
    2ba0:	4b18      	ldr	r3, [pc, #96]	; (2c04 <LCD_Fast_Fill+0x70>)
    2ba2:	6019      	str	r1, [r3, #0]

	blocks = pix/16;
    2ba4:	17d3      	asrs	r3, r2, #31
    2ba6:	260f      	movs	r6, #15
    2ba8:	401e      	ands	r6, r3
    2baa:	18b6      	adds	r6, r6, r2
    2bac:	1136      	asrs	r6, r6, #4
	for (int i=0; i<blocks; i++)
    2bae:	2500      	movs	r5, #0
    2bb0:	2e00      	cmp	r6, #0
    2bb2:	dd0c      	ble.n	2bce <LCD_Fast_Fill+0x3a>
	{
		for (int j=0; j<16; j++)
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    2bb4:	4c12      	ldr	r4, [pc, #72]	; (2c00 <LCD_Fast_Fill+0x6c>)
    2bb6:	2180      	movs	r1, #128	; 0x80
    2bb8:	0289      	lsls	r1, r1, #10
			REG_PORT_OUTSET1 = LCD_WR;
    2bba:	4812      	ldr	r0, [pc, #72]	; (2c04 <LCD_Fast_Fill+0x70>)
{
    2bbc:	2310      	movs	r3, #16
			REG_PORT_OUTCLR1 = LCD_WR;
    2bbe:	6021      	str	r1, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    2bc0:	6001      	str	r1, [r0, #0]
    2bc2:	3b01      	subs	r3, #1
		for (int j=0; j<16; j++)
    2bc4:	2b00      	cmp	r3, #0
    2bc6:	d1fa      	bne.n	2bbe <LCD_Fast_Fill+0x2a>
	for (int i=0; i<blocks; i++)
    2bc8:	3501      	adds	r5, #1
    2bca:	42ae      	cmp	r6, r5
    2bcc:	d1f6      	bne.n	2bbc <LCD_Fast_Fill+0x28>
		}
	}
	
	if ((pix % 16) != 0)
    2bce:	0713      	lsls	r3, r2, #28
    2bd0:	d013      	beq.n	2bfa <LCD_Fast_Fill+0x66>
	for (int i=0; i<(pix % 16)+1; i++)
    2bd2:	17d3      	asrs	r3, r2, #31
    2bd4:	0f1b      	lsrs	r3, r3, #28
    2bd6:	18d2      	adds	r2, r2, r3
    2bd8:	210f      	movs	r1, #15
    2bda:	4011      	ands	r1, r2
    2bdc:	1ac9      	subs	r1, r1, r3
    2bde:	1c4b      	adds	r3, r1, #1
    2be0:	2b00      	cmp	r3, #0
    2be2:	dd0a      	ble.n	2bfa <LCD_Fast_Fill+0x66>
    2be4:	0019      	movs	r1, r3
    2be6:	2300      	movs	r3, #0
	{
		REG_PORT_OUTCLR1 = LCD_WR;
    2be8:	4c05      	ldr	r4, [pc, #20]	; (2c00 <LCD_Fast_Fill+0x6c>)
    2bea:	2280      	movs	r2, #128	; 0x80
    2bec:	0292      	lsls	r2, r2, #10
		REG_PORT_OUTSET1 = LCD_WR;
    2bee:	4805      	ldr	r0, [pc, #20]	; (2c04 <LCD_Fast_Fill+0x70>)
		REG_PORT_OUTCLR1 = LCD_WR;
    2bf0:	6022      	str	r2, [r4, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    2bf2:	6002      	str	r2, [r0, #0]
	for (int i=0; i<(pix % 16)+1; i++)
    2bf4:	3301      	adds	r3, #1
    2bf6:	4299      	cmp	r1, r3
    2bf8:	d1fa      	bne.n	2bf0 <LCD_Fast_Fill+0x5c>
	}
}
    2bfa:	bd70      	pop	{r4, r5, r6, pc}
    2bfc:	0000ffff 	.word	0x0000ffff
    2c00:	41004494 	.word	0x41004494
    2c04:	41004498 	.word	0x41004498

00002c08 <setXY>:
	back_Color_High = (color >> 8);
	back_Color_Low = (color & 0xFF);
}

void setXY(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
    2c08:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c0a:	b083      	sub	sp, #12
    2c0c:	000e      	movs	r6, r1
    2c0e:	9300      	str	r3, [sp, #0]
	
	SwapUint16(x1, y1);
	SwapUint16(x2, y2);
	y1=display_Y_size-y1;
    2c10:	4b1c      	ldr	r3, [pc, #112]	; (2c84 <setXY+0x7c>)
    2c12:	881d      	ldrh	r5, [r3, #0]
    2c14:	1a28      	subs	r0, r5, r0
    2c16:	b287      	uxth	r7, r0
	y2=display_Y_size-y2;
    2c18:	1aad      	subs	r5, r5, r2
    2c1a:	b2ad      	uxth	r5, r5
	SwapUint16(y1, y2);
	
	
	LCD_Write_COM16(0x2a,0x00);
    2c1c:	2100      	movs	r1, #0
    2c1e:	202a      	movs	r0, #42	; 0x2a
    2c20:	4c19      	ldr	r4, [pc, #100]	; (2c88 <setXY+0x80>)
    2c22:	47a0      	blx	r4
	LCD_Write_DATA8(x1>>8);
    2c24:	9601      	str	r6, [sp, #4]
    2c26:	0a30      	lsrs	r0, r6, #8
    2c28:	4e18      	ldr	r6, [pc, #96]	; (2c8c <setXY+0x84>)
    2c2a:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x01);
    2c2c:	2101      	movs	r1, #1
    2c2e:	202a      	movs	r0, #42	; 0x2a
    2c30:	47a0      	blx	r4
	LCD_Write_DATA8(x1);
    2c32:	466b      	mov	r3, sp
    2c34:	7918      	ldrb	r0, [r3, #4]
    2c36:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x02);
    2c38:	2102      	movs	r1, #2
    2c3a:	202a      	movs	r0, #42	; 0x2a
    2c3c:	47a0      	blx	r4
	LCD_Write_DATA8(x2>>8);
    2c3e:	9b00      	ldr	r3, [sp, #0]
    2c40:	0a18      	lsrs	r0, r3, #8
    2c42:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x03);
    2c44:	2103      	movs	r1, #3
    2c46:	202a      	movs	r0, #42	; 0x2a
    2c48:	47a0      	blx	r4
	LCD_Write_DATA8(x2);
    2c4a:	466b      	mov	r3, sp
    2c4c:	7818      	ldrb	r0, [r3, #0]
    2c4e:	47b0      	blx	r6

	LCD_Write_COM16(0x2b,0x00);
    2c50:	2100      	movs	r1, #0
    2c52:	202b      	movs	r0, #43	; 0x2b
    2c54:	47a0      	blx	r4
	LCD_Write_DATA8(y1>>8);
    2c56:	0a28      	lsrs	r0, r5, #8
    2c58:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x01);
    2c5a:	2101      	movs	r1, #1
    2c5c:	202b      	movs	r0, #43	; 0x2b
    2c5e:	47a0      	blx	r4
	LCD_Write_DATA8(y1);
    2c60:	b2e8      	uxtb	r0, r5
    2c62:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x02);
    2c64:	2102      	movs	r1, #2
    2c66:	202b      	movs	r0, #43	; 0x2b
    2c68:	47a0      	blx	r4
	LCD_Write_DATA8(y2>>8);
    2c6a:	0a38      	lsrs	r0, r7, #8
    2c6c:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x03);
    2c6e:	2103      	movs	r1, #3
    2c70:	202b      	movs	r0, #43	; 0x2b
    2c72:	47a0      	blx	r4
	LCD_Write_DATA8(y2);
    2c74:	b2f8      	uxtb	r0, r7
    2c76:	47b0      	blx	r6

	LCD_Write_COM16(0x2c,0x00);
    2c78:	2100      	movs	r1, #0
    2c7a:	202c      	movs	r0, #44	; 0x2c
    2c7c:	47a0      	blx	r4
    2c7e:	b003      	add	sp, #12
    2c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c82:	46c0      	nop			; (mov r8, r8)
    2c84:	2000000e 	.word	0x2000000e
    2c88:	00002b01 	.word	0x00002b01
    2c8c:	00002b31 	.word	0x00002b31

00002c90 <drawChar>:
{
    2c90:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c92:	46d6      	mov	lr, sl
    2c94:	464f      	mov	r7, r9
    2c96:	4646      	mov	r6, r8
    2c98:	b5c0      	push	{r6, r7, lr}
    2c9a:	4c2f      	ldr	r4, [pc, #188]	; (2d58 <drawChar+0xc8>)
    2c9c:	44a5      	add	sp, r4
    2c9e:	0004      	movs	r4, r0
	const uint8_t TermFont[256][25] = {
    2ca0:	22c8      	movs	r2, #200	; 0xc8
    2ca2:	0152      	lsls	r2, r2, #5
    2ca4:	492d      	ldr	r1, [pc, #180]	; (2d5c <drawChar+0xcc>)
    2ca6:	4668      	mov	r0, sp
    2ca8:	4b2d      	ldr	r3, [pc, #180]	; (2d60 <drawChar+0xd0>)
    2caa:	4798      	blx	r3
	int x = abs(xCharPos-79);
    2cac:	4b2d      	ldr	r3, [pc, #180]	; (2d64 <drawChar+0xd4>)
    2cae:	7818      	ldrb	r0, [r3, #0]
    2cb0:	384f      	subs	r0, #79	; 0x4f
    2cb2:	17c3      	asrs	r3, r0, #31
    2cb4:	18c0      	adds	r0, r0, r3
    2cb6:	4058      	eors	r0, r3
	int y = (yCharPos);
    2cb8:	4b2b      	ldr	r3, [pc, #172]	; (2d68 <drawChar+0xd8>)
    2cba:	7819      	ldrb	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    2cbc:	2280      	movs	r2, #128	; 0x80
    2cbe:	03d2      	lsls	r2, r2, #15
    2cc0:	4b2a      	ldr	r3, [pc, #168]	; (2d6c <drawChar+0xdc>)
    2cc2:	601a      	str	r2, [r3, #0]
	setXY(x*10,y*20,x*10+9,y*20+19);
    2cc4:	0083      	lsls	r3, r0, #2
    2cc6:	18c0      	adds	r0, r0, r3
    2cc8:	0040      	lsls	r0, r0, #1
    2cca:	b280      	uxth	r0, r0
    2ccc:	2314      	movs	r3, #20
    2cce:	4359      	muls	r1, r3
    2cd0:	000b      	movs	r3, r1
    2cd2:	3313      	adds	r3, #19
    2cd4:	b29b      	uxth	r3, r3
    2cd6:	0002      	movs	r2, r0
    2cd8:	3209      	adds	r2, #9
    2cda:	b292      	uxth	r2, r2
    2cdc:	4d24      	ldr	r5, [pc, #144]	; (2d70 <drawChar+0xe0>)
    2cde:	47a8      	blx	r5
    2ce0:	00a5      	lsls	r5, r4, #2
    2ce2:	192d      	adds	r5, r5, r4
    2ce4:	00ab      	lsls	r3, r5, #2
    2ce6:	18ed      	adds	r5, r5, r3
    2ce8:	446d      	add	r5, sp
    2cea:	3401      	adds	r4, #1
    2cec:	00a3      	lsls	r3, r4, #2
    2cee:	191b      	adds	r3, r3, r4
    2cf0:	009a      	lsls	r2, r3, #2
    2cf2:	189b      	adds	r3, r3, r2
    2cf4:	446b      	add	r3, sp
    2cf6:	469a      	mov	sl, r3
				setPixel((back_Color_High<<8)|back_Color_Low);
    2cf8:	4b1e      	ldr	r3, [pc, #120]	; (2d74 <drawChar+0xe4>)
    2cfa:	4699      	mov	r9, r3
    2cfc:	4b1e      	ldr	r3, [pc, #120]	; (2d78 <drawChar+0xe8>)
    2cfe:	4698      	mov	r8, r3
    2d00:	4f1e      	ldr	r7, [pc, #120]	; (2d7c <drawChar+0xec>)
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    2d02:	4e1f      	ldr	r6, [pc, #124]	; (2d80 <drawChar+0xf0>)
    2d04:	e019      	b.n	2d3a <drawChar+0xaa>
				setPixel((back_Color_High<<8)|back_Color_Low);
    2d06:	464b      	mov	r3, r9
    2d08:	8818      	ldrh	r0, [r3, #0]
    2d0a:	0200      	lsls	r0, r0, #8
    2d0c:	4643      	mov	r3, r8
    2d0e:	881b      	ldrh	r3, [r3, #0]
    2d10:	4318      	orrs	r0, r3
    2d12:	b280      	uxth	r0, r0
    2d14:	47b8      	blx	r7
		for(int j=0;j<8;j++)
    2d16:	3c01      	subs	r4, #1
    2d18:	d30c      	bcc.n	2d34 <drawChar+0xa4>
			if((TermFont[character][i]&(1<<(7-j)))!=0)
    2d1a:	782b      	ldrb	r3, [r5, #0]
    2d1c:	4123      	asrs	r3, r4
    2d1e:	07db      	lsls	r3, r3, #31
    2d20:	d5f1      	bpl.n	2d06 <drawChar+0x76>
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    2d22:	8830      	ldrh	r0, [r6, #0]
    2d24:	0200      	lsls	r0, r0, #8
    2d26:	4b17      	ldr	r3, [pc, #92]	; (2d84 <drawChar+0xf4>)
    2d28:	881b      	ldrh	r3, [r3, #0]
    2d2a:	4318      	orrs	r0, r3
    2d2c:	b280      	uxth	r0, r0
    2d2e:	4b13      	ldr	r3, [pc, #76]	; (2d7c <drawChar+0xec>)
    2d30:	4798      	blx	r3
    2d32:	e7f0      	b.n	2d16 <drawChar+0x86>
    2d34:	3501      	adds	r5, #1
	for(uint8_t i=0; i <= 24; i++)
    2d36:	4555      	cmp	r5, sl
    2d38:	d001      	beq.n	2d3e <drawChar+0xae>
{
    2d3a:	2407      	movs	r4, #7
    2d3c:	e7ed      	b.n	2d1a <drawChar+0x8a>
	REG_PORT_OUTSET1 = LCD_CS;
    2d3e:	2280      	movs	r2, #128	; 0x80
    2d40:	03d2      	lsls	r2, r2, #15
    2d42:	4b11      	ldr	r3, [pc, #68]	; (2d88 <drawChar+0xf8>)
    2d44:	601a      	str	r2, [r3, #0]
}
    2d46:	23c8      	movs	r3, #200	; 0xc8
    2d48:	015b      	lsls	r3, r3, #5
    2d4a:	449d      	add	sp, r3
    2d4c:	bc1c      	pop	{r2, r3, r4}
    2d4e:	4690      	mov	r8, r2
    2d50:	4699      	mov	r9, r3
    2d52:	46a2      	mov	sl, r4
    2d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d56:	46c0      	nop			; (mov r8, r8)
    2d58:	ffffe700 	.word	0xffffe700
    2d5c:	00004d0c 	.word	0x00004d0c
    2d60:	00003a9d 	.word	0x00003a9d
    2d64:	2000017c 	.word	0x2000017c
    2d68:	2000017d 	.word	0x2000017d
    2d6c:	41004494 	.word	0x41004494
    2d70:	00002c09 	.word	0x00002c09
    2d74:	20000242 	.word	0x20000242
    2d78:	2000021c 	.word	0x2000021c
    2d7c:	00002b85 	.word	0x00002b85
    2d80:	2000021e 	.word	0x2000021e
    2d84:	20000240 	.word	0x20000240
    2d88:	41004498 	.word	0x41004498

00002d8c <TC3_Handler>:
{
    2d8c:	b510      	push	{r4, lr}
	if ( TC3->COUNT32.INTFLAG.bit.OVF == 1 )
    2d8e:	4b19      	ldr	r3, [pc, #100]	; (2df4 <TC3_Handler+0x68>)
    2d90:	7b9b      	ldrb	r3, [r3, #14]
    2d92:	07db      	lsls	r3, r3, #31
    2d94:	d404      	bmi.n	2da0 <TC3_Handler+0x14>
	else if ( TC3->COUNT32.INTFLAG.bit.ERR == 1 )
    2d96:	4b17      	ldr	r3, [pc, #92]	; (2df4 <TC3_Handler+0x68>)
    2d98:	7b9b      	ldrb	r3, [r3, #14]
    2d9a:	079b      	lsls	r3, r3, #30
    2d9c:	d423      	bmi.n	2de6 <TC3_Handler+0x5a>
}
    2d9e:	bd10      	pop	{r4, pc}
		if(cursorBlinkCount)
    2da0:	4b15      	ldr	r3, [pc, #84]	; (2df8 <TC3_Handler+0x6c>)
    2da2:	781b      	ldrb	r3, [r3, #0]
    2da4:	2b00      	cmp	r3, #0
    2da6:	d017      	beq.n	2dd8 <TC3_Handler+0x4c>
			if(cursorBlinkState)
    2da8:	4b14      	ldr	r3, [pc, #80]	; (2dfc <TC3_Handler+0x70>)
    2daa:	781b      	ldrb	r3, [r3, #0]
    2dac:	2b00      	cmp	r3, #0
    2dae:	d009      	beq.n	2dc4 <TC3_Handler+0x38>
				drawChar(0xDB);
    2db0:	20db      	movs	r0, #219	; 0xdb
    2db2:	4b13      	ldr	r3, [pc, #76]	; (2e00 <TC3_Handler+0x74>)
    2db4:	4798      	blx	r3
				cursorBlinkState = false;
    2db6:	2200      	movs	r2, #0
    2db8:	4b10      	ldr	r3, [pc, #64]	; (2dfc <TC3_Handler+0x70>)
    2dba:	701a      	strb	r2, [r3, #0]
				cursorBlinkCount = true;
    2dbc:	3201      	adds	r2, #1
    2dbe:	4b0e      	ldr	r3, [pc, #56]	; (2df8 <TC3_Handler+0x6c>)
    2dc0:	701a      	strb	r2, [r3, #0]
    2dc2:	e00c      	b.n	2dde <TC3_Handler+0x52>
				drawChar(0x20);
    2dc4:	2020      	movs	r0, #32
    2dc6:	4b0e      	ldr	r3, [pc, #56]	; (2e00 <TC3_Handler+0x74>)
    2dc8:	4798      	blx	r3
				cursorBlinkState = true;
    2dca:	2201      	movs	r2, #1
    2dcc:	4b0b      	ldr	r3, [pc, #44]	; (2dfc <TC3_Handler+0x70>)
    2dce:	701a      	strb	r2, [r3, #0]
				cursorBlinkCount = false;
    2dd0:	2200      	movs	r2, #0
    2dd2:	4b09      	ldr	r3, [pc, #36]	; (2df8 <TC3_Handler+0x6c>)
    2dd4:	701a      	strb	r2, [r3, #0]
    2dd6:	e002      	b.n	2dde <TC3_Handler+0x52>
			cursorBlinkCount = true;
    2dd8:	2201      	movs	r2, #1
    2dda:	4b07      	ldr	r3, [pc, #28]	; (2df8 <TC3_Handler+0x6c>)
    2ddc:	701a      	strb	r2, [r3, #0]
		REG_TC3_INTFLAG = TC_INTFLAG_OVF;
    2dde:	2201      	movs	r2, #1
    2de0:	4b08      	ldr	r3, [pc, #32]	; (2e04 <TC3_Handler+0x78>)
    2de2:	701a      	strb	r2, [r3, #0]
    2de4:	e7db      	b.n	2d9e <TC3_Handler+0x12>
		TC3_error = 1;
    2de6:	2201      	movs	r2, #1
    2de8:	4b07      	ldr	r3, [pc, #28]	; (2e08 <TC3_Handler+0x7c>)
    2dea:	701a      	strb	r2, [r3, #0]
		REG_TC3_INTFLAG = TC_INTFLAG_ERR;
    2dec:	3201      	adds	r2, #1
    2dee:	4b05      	ldr	r3, [pc, #20]	; (2e04 <TC3_Handler+0x78>)
    2df0:	701a      	strb	r2, [r3, #0]
}
    2df2:	e7d4      	b.n	2d9e <TC3_Handler+0x12>
    2df4:	42002c00 	.word	0x42002c00
    2df8:	20000009 	.word	0x20000009
    2dfc:	2000000a 	.word	0x2000000a
    2e00:	00002c91 	.word	0x00002c91
    2e04:	42002c0e 	.word	0x42002c0e
    2e08:	200000f8 	.word	0x200000f8

00002e0c <writeString>:
{
    2e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e0e:	46c6      	mov	lr, r8
    2e10:	b500      	push	{lr}
    2e12:	0005      	movs	r5, r0
	int length = strlen(str);
    2e14:	4b0c      	ldr	r3, [pc, #48]	; (2e48 <writeString+0x3c>)
    2e16:	4798      	blx	r3
	for(int i = 0; i < length; i++)
    2e18:	2800      	cmp	r0, #0
    2e1a:	dd11      	ble.n	2e40 <writeString+0x34>
    2e1c:	002c      	movs	r4, r5
    2e1e:	182d      	adds	r5, r5, r0
		drawChar(str[i]);
    2e20:	4f0a      	ldr	r7, [pc, #40]	; (2e4c <writeString+0x40>)
		if(xCharPos <= 80)
    2e22:	4e0b      	ldr	r6, [pc, #44]	; (2e50 <writeString+0x44>)
			xCharPos++;
    2e24:	46b0      	mov	r8, r6
    2e26:	e002      	b.n	2e2e <writeString+0x22>
    2e28:	3401      	adds	r4, #1
	for(int i = 0; i < length; i++)
    2e2a:	42ac      	cmp	r4, r5
    2e2c:	d008      	beq.n	2e40 <writeString+0x34>
		drawChar(str[i]);
    2e2e:	7820      	ldrb	r0, [r4, #0]
    2e30:	47b8      	blx	r7
		if(xCharPos <= 80)
    2e32:	7833      	ldrb	r3, [r6, #0]
    2e34:	2b50      	cmp	r3, #80	; 0x50
    2e36:	d8f7      	bhi.n	2e28 <writeString+0x1c>
			xCharPos++;
    2e38:	3301      	adds	r3, #1
    2e3a:	4642      	mov	r2, r8
    2e3c:	7013      	strb	r3, [r2, #0]
    2e3e:	e7f3      	b.n	2e28 <writeString+0x1c>
}
    2e40:	bc04      	pop	{r2}
    2e42:	4690      	mov	r8, r2
    2e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e46:	46c0      	nop			; (mov r8, r8)
    2e48:	00003d35 	.word	0x00003d35
    2e4c:	00002c91 	.word	0x00002c91
    2e50:	2000017c 	.word	0x2000017c

00002e54 <fillRect>:
{
    2e54:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e56:	46ce      	mov	lr, r9
    2e58:	4647      	mov	r7, r8
    2e5a:	b580      	push	{r7, lr}
    2e5c:	b083      	sub	sp, #12
    2e5e:	4681      	mov	r9, r0
    2e60:	4688      	mov	r8, r1
    2e62:	0015      	movs	r5, r2
    2e64:	001c      	movs	r4, r3
	if (x1>x2)
    2e66:	4290      	cmp	r0, r2
    2e68:	dd02      	ble.n	2e70 <fillRect+0x1c>
    2e6a:	0403      	lsls	r3, r0, #16
	SwapUint16(x1, x2);
    2e6c:	4691      	mov	r9, r2
    2e6e:	0c1d      	lsrs	r5, r3, #16
	if (y1>y2)
    2e70:	45a0      	cmp	r8, r4
    2e72:	dd03      	ble.n	2e7c <fillRect+0x28>
    2e74:	4643      	mov	r3, r8
    2e76:	041b      	lsls	r3, r3, #16
	SwapUint16(y1, y2);
    2e78:	46a0      	mov	r8, r4
    2e7a:	0c1c      	lsrs	r4, r3, #16
	REG_PORT_OUTCLR1 = LCD_CS;
    2e7c:	2780      	movs	r7, #128	; 0x80
    2e7e:	03ff      	lsls	r7, r7, #15
    2e80:	4b12      	ldr	r3, [pc, #72]	; (2ecc <fillRect+0x78>)
    2e82:	601f      	str	r7, [r3, #0]
	setXY(x1, y1, x2, y2);
    2e84:	b2a3      	uxth	r3, r4
    2e86:	b2aa      	uxth	r2, r5
    2e88:	4641      	mov	r1, r8
    2e8a:	4668      	mov	r0, sp
    2e8c:	80c1      	strh	r1, [r0, #6]
    2e8e:	88c1      	ldrh	r1, [r0, #6]
    2e90:	4648      	mov	r0, r9
    2e92:	466e      	mov	r6, sp
    2e94:	80f0      	strh	r0, [r6, #6]
    2e96:	88f0      	ldrh	r0, [r6, #6]
    2e98:	4e0d      	ldr	r6, [pc, #52]	; (2ed0 <fillRect+0x7c>)
    2e9a:	47b0      	blx	r6
	REG_PORT_OUTSET1 = LCD_DC;
    2e9c:	4e0d      	ldr	r6, [pc, #52]	; (2ed4 <fillRect+0x80>)
    2e9e:	2380      	movs	r3, #128	; 0x80
    2ea0:	041b      	lsls	r3, r3, #16
    2ea2:	6033      	str	r3, [r6, #0]
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    2ea4:	464b      	mov	r3, r9
    2ea6:	1aed      	subs	r5, r5, r3
    2ea8:	3501      	adds	r5, #1
    2eaa:	4643      	mov	r3, r8
    2eac:	1ae2      	subs	r2, r4, r3
    2eae:	3201      	adds	r2, #1
	LCD_Fast_Fill(fore_Color_High, fore_Color_Low,
    2eb0:	436a      	muls	r2, r5
    2eb2:	4b09      	ldr	r3, [pc, #36]	; (2ed8 <fillRect+0x84>)
    2eb4:	8819      	ldrh	r1, [r3, #0]
    2eb6:	4b09      	ldr	r3, [pc, #36]	; (2edc <fillRect+0x88>)
    2eb8:	8818      	ldrh	r0, [r3, #0]
    2eba:	4b09      	ldr	r3, [pc, #36]	; (2ee0 <fillRect+0x8c>)
    2ebc:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    2ebe:	6037      	str	r7, [r6, #0]
}
    2ec0:	b003      	add	sp, #12
    2ec2:	bc0c      	pop	{r2, r3}
    2ec4:	4690      	mov	r8, r2
    2ec6:	4699      	mov	r9, r3
    2ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2eca:	46c0      	nop			; (mov r8, r8)
    2ecc:	41004494 	.word	0x41004494
    2ed0:	00002c09 	.word	0x00002c09
    2ed4:	41004498 	.word	0x41004498
    2ed8:	20000240 	.word	0x20000240
    2edc:	2000021e 	.word	0x2000021e
    2ee0:	00002b95 	.word	0x00002b95

00002ee4 <clearScreen>:
{
    2ee4:	b510      	push	{r4, lr}
	fore_Color_High = ((r&248)|g>>5);
    2ee6:	2300      	movs	r3, #0
    2ee8:	4a06      	ldr	r2, [pc, #24]	; (2f04 <clearScreen+0x20>)
    2eea:	8013      	strh	r3, [r2, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    2eec:	4a06      	ldr	r2, [pc, #24]	; (2f08 <clearScreen+0x24>)
    2eee:	8013      	strh	r3, [r2, #0]
	fillRect(0,0,display_Y_size,display_X_size);
    2ef0:	4b06      	ldr	r3, [pc, #24]	; (2f0c <clearScreen+0x28>)
    2ef2:	881b      	ldrh	r3, [r3, #0]
    2ef4:	4a06      	ldr	r2, [pc, #24]	; (2f10 <clearScreen+0x2c>)
    2ef6:	8812      	ldrh	r2, [r2, #0]
    2ef8:	2100      	movs	r1, #0
    2efa:	2000      	movs	r0, #0
    2efc:	4c05      	ldr	r4, [pc, #20]	; (2f14 <clearScreen+0x30>)
    2efe:	47a0      	blx	r4
}
    2f00:	bd10      	pop	{r4, pc}
    2f02:	46c0      	nop			; (mov r8, r8)
    2f04:	2000021e 	.word	0x2000021e
    2f08:	20000240 	.word	0x20000240
    2f0c:	2000000c 	.word	0x2000000c
    2f10:	2000000e 	.word	0x2000000e
    2f14:	00002e55 	.word	0x00002e55

00002f18 <drawKare>:
{
    2f18:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f1a:	b0c1      	sub	sp, #260	; 0x104
    2f1c:	0007      	movs	r7, r0
	uint16_t body[104] = {10,10,20,20,20,0,380,10,380,10,390,20,0,
    2f1e:	22d0      	movs	r2, #208	; 0xd0
    2f20:	492d      	ldr	r1, [pc, #180]	; (2fd8 <drawKare+0xc0>)
    2f22:	a80c      	add	r0, sp, #48	; 0x30
    2f24:	4b2d      	ldr	r3, [pc, #180]	; (2fdc <drawKare+0xc4>)
    2f26:	4798      	blx	r3
	uint8_t happyTerm[28] = {180,80,190,130,170,130,190,140,140,
    2f28:	a805      	add	r0, sp, #20
    2f2a:	4b2d      	ldr	r3, [pc, #180]	; (2fe0 <drawKare+0xc8>)
    2f2c:	001a      	movs	r2, r3
    2f2e:	3250      	adds	r2, #80	; 0x50
    2f30:	0001      	movs	r1, r0
    2f32:	ca31      	ldmia	r2!, {r0, r4, r5}
    2f34:	c131      	stmia	r1!, {r0, r4, r5}
    2f36:	ca31      	ldmia	r2!, {r0, r4, r5}
    2f38:	c131      	stmia	r1!, {r0, r4, r5}
    2f3a:	6812      	ldr	r2, [r2, #0]
    2f3c:	600a      	str	r2, [r1, #0]
	uint8_t rPiBeret[20] = {120,60,240,80,110,70,120,90,150,
    2f3e:	336c      	adds	r3, #108	; 0x6c
    2f40:	466a      	mov	r2, sp
    2f42:	cb13      	ldmia	r3!, {r0, r1, r4}
    2f44:	c213      	stmia	r2!, {r0, r1, r4}
    2f46:	cb03      	ldmia	r3!, {r0, r1}
    2f48:	c203      	stmia	r2!, {r0, r1}
    2f4a:	ac0c      	add	r4, sp, #48	; 0x30
    2f4c:	ae40      	add	r6, sp, #256	; 0x100
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    2f4e:	4d25      	ldr	r5, [pc, #148]	; (2fe4 <drawKare+0xcc>)
		((body[i+3]/iSv)+(offsetGraphicY)));
    2f50:	88e3      	ldrh	r3, [r4, #6]
    2f52:	105b      	asrs	r3, r3, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    2f54:	3396      	adds	r3, #150	; 0x96
		((body[i+2]/iSv)+(offsetGraphicX)),
    2f56:	88a2      	ldrh	r2, [r4, #4]
    2f58:	1052      	asrs	r2, r2, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    2f5a:	322d      	adds	r2, #45	; 0x2d
    2f5c:	32ff      	adds	r2, #255	; 0xff
		((body[i+1]/iSv)+(offsetGraphicY)),
    2f5e:	8861      	ldrh	r1, [r4, #2]
    2f60:	1049      	asrs	r1, r1, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    2f62:	3196      	adds	r1, #150	; 0x96
    2f64:	8820      	ldrh	r0, [r4, #0]
    2f66:	1040      	asrs	r0, r0, #1
    2f68:	302d      	adds	r0, #45	; 0x2d
    2f6a:	30ff      	adds	r0, #255	; 0xff
    2f6c:	47a8      	blx	r5
    2f6e:	3408      	adds	r4, #8
	for(int i = 0; i < 104; i = i+4)
    2f70:	42b4      	cmp	r4, r6
    2f72:	d1ed      	bne.n	2f50 <drawKare+0x38>
	switch(emotion)
    2f74:	2f00      	cmp	r7, #0
    2f76:	d003      	beq.n	2f80 <drawKare+0x68>
    2f78:	2f01      	cmp	r7, #1
    2f7a:	d017      	beq.n	2fac <drawKare+0x94>
}
    2f7c:	b041      	add	sp, #260	; 0x104
    2f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f80:	ac05      	add	r4, sp, #20
    2f82:	ae0c      	add	r6, sp, #48	; 0x30
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    2f84:	4d17      	ldr	r5, [pc, #92]	; (2fe4 <drawKare+0xcc>)
					((happyTerm[i+3]/iSv)+(offsetGraphicY)));
    2f86:	78e3      	ldrb	r3, [r4, #3]
    2f88:	105b      	asrs	r3, r3, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    2f8a:	3396      	adds	r3, #150	; 0x96
					((happyTerm[i+2]/iSv)+(offsetGraphicX)),
    2f8c:	78a2      	ldrb	r2, [r4, #2]
    2f8e:	1052      	asrs	r2, r2, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    2f90:	322d      	adds	r2, #45	; 0x2d
    2f92:	32ff      	adds	r2, #255	; 0xff
					((happyTerm[i+1]/iSv)+(offsetGraphicY)),
    2f94:	7861      	ldrb	r1, [r4, #1]
    2f96:	1049      	asrs	r1, r1, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    2f98:	3196      	adds	r1, #150	; 0x96
    2f9a:	7820      	ldrb	r0, [r4, #0]
    2f9c:	1040      	asrs	r0, r0, #1
    2f9e:	302d      	adds	r0, #45	; 0x2d
    2fa0:	30ff      	adds	r0, #255	; 0xff
    2fa2:	47a8      	blx	r5
    2fa4:	3404      	adds	r4, #4
				for(int i = 0; i < 28; i = i+4)
    2fa6:	42a6      	cmp	r6, r4
    2fa8:	d1ed      	bne.n	2f86 <drawKare+0x6e>
    2faa:	e7e7      	b.n	2f7c <drawKare+0x64>
    2fac:	466c      	mov	r4, sp
    2fae:	ae05      	add	r6, sp, #20
					fillRect((
    2fb0:	4d0c      	ldr	r5, [pc, #48]	; (2fe4 <drawKare+0xcc>)
					((rPiBeret[i+3]/iSv)+(offsetGraphicY)));
    2fb2:	78e3      	ldrb	r3, [r4, #3]
    2fb4:	105b      	asrs	r3, r3, #1
					fillRect((
    2fb6:	3396      	adds	r3, #150	; 0x96
					((rPiBeret[i+2]/iSv)+(offsetGraphicX)),
    2fb8:	78a2      	ldrb	r2, [r4, #2]
    2fba:	1052      	asrs	r2, r2, #1
					fillRect((
    2fbc:	322d      	adds	r2, #45	; 0x2d
    2fbe:	32ff      	adds	r2, #255	; 0xff
					((rPiBeret[i+1]/iSv)+(offsetGraphicY)),
    2fc0:	7861      	ldrb	r1, [r4, #1]
    2fc2:	1049      	asrs	r1, r1, #1
					fillRect((
    2fc4:	3196      	adds	r1, #150	; 0x96
					(rPiBeret[i]/iSv)+(offsetGraphicX)),
    2fc6:	7820      	ldrb	r0, [r4, #0]
    2fc8:	1040      	asrs	r0, r0, #1
					fillRect((
    2fca:	302d      	adds	r0, #45	; 0x2d
    2fcc:	30ff      	adds	r0, #255	; 0xff
    2fce:	47a8      	blx	r5
    2fd0:	3404      	adds	r4, #4
				for(int i = 0; i < 20; i = i+4)
    2fd2:	42b4      	cmp	r4, r6
    2fd4:	d1ed      	bne.n	2fb2 <drawKare+0x9a>
    2fd6:	e7d1      	b.n	2f7c <drawKare+0x64>
    2fd8:	0000660c 	.word	0x0000660c
    2fdc:	00003a9d 	.word	0x00003a9d
    2fe0:	0000668c 	.word	0x0000668c
    2fe4:	00002e55 	.word	0x00002e55

00002fe8 <splashScreen>:
{	
    2fe8:	b510      	push	{r4, lr}
		splashText[0] = "Unix epoch minus 0xFF days";//
    2fea:	4c42      	ldr	r4, [pc, #264]	; (30f4 <splashScreen+0x10c>)
    2fec:	4b42      	ldr	r3, [pc, #264]	; (30f8 <splashScreen+0x110>)
    2fee:	6023      	str	r3, [r4, #0]
		splashText[1] = "13^5 + 16^5 = 17^5";//
    2ff0:	4b42      	ldr	r3, [pc, #264]	; (30fc <splashScreen+0x114>)
    2ff2:	6063      	str	r3, [r4, #4]
		splashText[2] = "Reticulating Splines";//
    2ff4:	4b42      	ldr	r3, [pc, #264]	; (3100 <splashScreen+0x118>)
    2ff6:	60a3      	str	r3, [r4, #8]
		splashText[3] = "Violence works";//
    2ff8:	4b42      	ldr	r3, [pc, #264]	; (3104 <splashScreen+0x11c>)
    2ffa:	60e3      	str	r3, [r4, #12]
		splashText[4] = "Tabs!";//
    2ffc:	4b42      	ldr	r3, [pc, #264]	; (3108 <splashScreen+0x120>)
    2ffe:	6123      	str	r3, [r4, #16]
		splashText[5] = "Kill Billionaires (and Trillionaire)";//
    3000:	4b42      	ldr	r3, [pc, #264]	; (310c <splashScreen+0x124>)
    3002:	6163      	str	r3, [r4, #20]
		splashText[6] = "Interest in technology is not a personality";//
    3004:	4b42      	ldr	r3, [pc, #264]	; (3110 <splashScreen+0x128>)
    3006:	61a3      	str	r3, [r4, #24]
		splashText[7] = "10 PRINT CHR$(205.5+RND(1)); : GOTO 10";//
    3008:	4b42      	ldr	r3, [pc, #264]	; (3114 <splashScreen+0x12c>)
    300a:	61e3      	str	r3, [r4, #28]
		splashText[8] = "No gods. No masters. No external libraries.";//
    300c:	4b42      	ldr	r3, [pc, #264]	; (3118 <splashScreen+0x130>)
    300e:	6223      	str	r3, [r4, #32]
		splashText[9] = "Spaces!";//
    3010:	4b42      	ldr	r3, [pc, #264]	; (311c <splashScreen+0x134>)
    3012:	6263      	str	r3, [r4, #36]	; 0x24
		splashText[10] = "Tiananmen Square 1989";//
    3014:	4b42      	ldr	r3, [pc, #264]	; (3120 <splashScreen+0x138>)
    3016:	62a3      	str	r3, [r4, #40]	; 0x28
		splashText[11] = "America was founded on slavery";
    3018:	4b42      	ldr	r3, [pc, #264]	; (3124 <splashScreen+0x13c>)
    301a:	62e3      	str	r3, [r4, #44]	; 0x2c
		splashText[12] = "There is only capital and labor";//
    301c:	4b42      	ldr	r3, [pc, #264]	; (3128 <splashScreen+0x140>)
    301e:	6323      	str	r3, [r4, #48]	; 0x30
		splashText[13] = "Encourage symmetric class warfare";//
    3020:	4b42      	ldr	r3, [pc, #264]	; (312c <splashScreen+0x144>)
    3022:	6363      	str	r3, [r4, #52]	; 0x34
		splashText[14] = "$CURRENT_MEME";//
    3024:	4b42      	ldr	r3, [pc, #264]	; (3130 <splashScreen+0x148>)
    3026:	63a3      	str	r3, [r4, #56]	; 0x38
		splashText[15] = "A Nice TTY";//
    3028:	4b42      	ldr	r3, [pc, #264]	; (3134 <splashScreen+0x14c>)
    302a:	63e3      	str	r3, [r4, #60]	; 0x3c
		splashText[16] = "Trans rights are human rights";//
    302c:	4b42      	ldr	r3, [pc, #264]	; (3138 <splashScreen+0x150>)
    302e:	6423      	str	r3, [r4, #64]	; 0x40
		splashText[17] = "i  = 0x5f3759df - ( i >> 1 );";//
    3030:	4b42      	ldr	r3, [pc, #264]	; (313c <splashScreen+0x154>)
    3032:	6463      	str	r3, [r4, #68]	; 0x44
		splashText[18] = "ACAB";//
    3034:	4b42      	ldr	r3, [pc, #264]	; (3140 <splashScreen+0x158>)
    3036:	64a3      	str	r3, [r4, #72]	; 0x48
		splashText[19] = "Defcon's canceled.";//
    3038:	4b42      	ldr	r3, [pc, #264]	; (3144 <splashScreen+0x15c>)
    303a:	64e3      	str	r3, [r4, #76]	; 0x4c
		splashText[20] = "Ratsnest: Nothing To Do!";//
    303c:	4b42      	ldr	r3, [pc, #264]	; (3148 <splashScreen+0x160>)
    303e:	6523      	str	r3, [r4, #80]	; 0x50
		splashText[21] = "It has 69 keys.";//
    3040:	4b42      	ldr	r3, [pc, #264]	; (314c <splashScreen+0x164>)
    3042:	6563      	str	r3, [r4, #84]	; 0x54
		splashText[22] = "Because VT-420 was already taken";//
    3044:	4b42      	ldr	r3, [pc, #264]	; (3150 <splashScreen+0x168>)
    3046:	65a3      	str	r3, [r4, #88]	; 0x58
		splashText[23] = "Compression algorithm based on BBP (1997)";//
    3048:	4b42      	ldr	r3, [pc, #264]	; (3154 <splashScreen+0x16c>)
    304a:	65e3      	str	r3, [r4, #92]	; 0x5c
		splashText[24] = "Time travel in Star Trek is common yet almost always accidental";
    304c:	4b42      	ldr	r3, [pc, #264]	; (3158 <splashScreen+0x170>)
    304e:	6623      	str	r3, [r4, #96]	; 0x60
		splashText[25] = "Offensive hardware";//
    3050:	4b42      	ldr	r3, [pc, #264]	; (315c <splashScreen+0x174>)
    3052:	6663      	str	r3, [r4, #100]	; 0x64
		splashText[26] = "Follow World Pog Federation    @WorldPog";//
    3054:	4b42      	ldr	r3, [pc, #264]	; (3160 <splashScreen+0x178>)
    3056:	66a3      	str	r3, [r4, #104]	; 0x68
		splashText[27] = "Dummy thicc client";//
    3058:	4b42      	ldr	r3, [pc, #264]	; (3164 <splashScreen+0x17c>)
    305a:	66e3      	str	r3, [r4, #108]	; 0x6c
		splashText[28] = "A Nice TTY. An OK Computer.";//
    305c:	4b42      	ldr	r3, [pc, #264]	; (3168 <splashScreen+0x180>)
    305e:	6723      	str	r3, [r4, #112]	; 0x70
		splashText[29] = "I cAn OpEn A LoCk WiTh A sOdA cAn";//
    3060:	4b42      	ldr	r3, [pc, #264]	; (316c <splashScreen+0x184>)
    3062:	6763      	str	r3, [r4, #116]	; 0x74
		splashText[30] = "Solidarity is not a new framework";//
    3064:	4b42      	ldr	r3, [pc, #264]	; (3170 <splashScreen+0x188>)
    3066:	67a3      	str	r3, [r4, #120]	; 0x78
		splashText[31] = "Breadboarding Is Not A Crime";//
    3068:	4b42      	ldr	r3, [pc, #264]	; (3174 <splashScreen+0x18c>)
    306a:	67e3      	str	r3, [r4, #124]	; 0x7c
		splashText[32] = "Off by one errors are common";
    306c:	4a42      	ldr	r2, [pc, #264]	; (3178 <splashScreen+0x190>)
    306e:	2380      	movs	r3, #128	; 0x80
    3070:	50e2      	str	r2, [r4, r3]
	const char *textPhrase = splashText[((rand()%32))];
    3072:	4b42      	ldr	r3, [pc, #264]	; (317c <splashScreen+0x194>)
    3074:	4798      	blx	r3
    3076:	17c3      	asrs	r3, r0, #31
    3078:	0edb      	lsrs	r3, r3, #27
    307a:	18c2      	adds	r2, r0, r3
    307c:	201f      	movs	r0, #31
    307e:	4010      	ands	r0, r2
    3080:	1ac0      	subs	r0, r0, r3
    3082:	0080      	lsls	r0, r0, #2
    3084:	5904      	ldr	r4, [r0, r4]
	clearScreen();
    3086:	4b3e      	ldr	r3, [pc, #248]	; (3180 <splashScreen+0x198>)
    3088:	4798      	blx	r3
	fore_Color_High = ((r&248)|g>>5);
    308a:	23ff      	movs	r3, #255	; 0xff
    308c:	4a3d      	ldr	r2, [pc, #244]	; (3184 <splashScreen+0x19c>)
    308e:	8013      	strh	r3, [r2, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    3090:	4a3d      	ldr	r2, [pc, #244]	; (3188 <splashScreen+0x1a0>)
    3092:	8013      	strh	r3, [r2, #0]
	REG_PORT_DIRTGL1 = PORT_PB31;
    3094:	2280      	movs	r2, #128	; 0x80
    3096:	0612      	lsls	r2, r2, #24
    3098:	4b3c      	ldr	r3, [pc, #240]	; (318c <splashScreen+0x1a4>)
    309a:	601a      	str	r2, [r3, #0]
	PORT->Group[1].PINCFG[31].bit.PULLEN = 1;
    309c:	4b3c      	ldr	r3, [pc, #240]	; (3190 <splashScreen+0x1a8>)
    309e:	22df      	movs	r2, #223	; 0xdf
    30a0:	5c99      	ldrb	r1, [r3, r2]
    30a2:	2004      	movs	r0, #4
    30a4:	4301      	orrs	r1, r0
    30a6:	5499      	strb	r1, [r3, r2]
	PORT->Group[1].PINCFG[31].bit.INEN = 1;
    30a8:	5c99      	ldrb	r1, [r3, r2]
    30aa:	2002      	movs	r0, #2
    30ac:	4301      	orrs	r1, r0
    30ae:	5499      	strb	r1, [r3, r2]
	if((PORT->Group[1].IN.reg & PORT_PB31) != 0)
    30b0:	3a3f      	subs	r2, #63	; 0x3f
    30b2:	589b      	ldr	r3, [r3, r2]
    30b4:	2b00      	cmp	r3, #0
    30b6:	db19      	blt.n	30ec <splashScreen+0x104>
		drawKare(0); //The normal graphic
    30b8:	2000      	movs	r0, #0
    30ba:	4b36      	ldr	r3, [pc, #216]	; (3194 <splashScreen+0x1ac>)
    30bc:	4798      	blx	r3
	setDrawDirection();
    30be:	4b36      	ldr	r3, [pc, #216]	; (3198 <splashScreen+0x1b0>)
    30c0:	4798      	blx	r3
	xCharPos = 40 - (strlen(textPhrase)/2);
    30c2:	0020      	movs	r0, r4
    30c4:	4b35      	ldr	r3, [pc, #212]	; (319c <splashScreen+0x1b4>)
    30c6:	4798      	blx	r3
    30c8:	0840      	lsrs	r0, r0, #1
    30ca:	2328      	movs	r3, #40	; 0x28
    30cc:	1a18      	subs	r0, r3, r0
    30ce:	4b34      	ldr	r3, [pc, #208]	; (31a0 <splashScreen+0x1b8>)
    30d0:	7018      	strb	r0, [r3, #0]
	yCharPos = 16;
    30d2:	2210      	movs	r2, #16
    30d4:	4b33      	ldr	r3, [pc, #204]	; (31a4 <splashScreen+0x1bc>)
    30d6:	701a      	strb	r2, [r3, #0]
	writeString(textPhrase);
    30d8:	0020      	movs	r0, r4
    30da:	4b33      	ldr	r3, [pc, #204]	; (31a8 <splashScreen+0x1c0>)
    30dc:	4798      	blx	r3
	delay_ms(2000);
    30de:	20fa      	movs	r0, #250	; 0xfa
    30e0:	00c0      	lsls	r0, r0, #3
    30e2:	4b32      	ldr	r3, [pc, #200]	; (31ac <splashScreen+0x1c4>)
    30e4:	4798      	blx	r3
	clearScreen();
    30e6:	4b26      	ldr	r3, [pc, #152]	; (3180 <splashScreen+0x198>)
    30e8:	4798      	blx	r3
}
    30ea:	bd10      	pop	{r4, pc}
		drawKare(1);
    30ec:	2001      	movs	r0, #1
    30ee:	4b29      	ldr	r3, [pc, #164]	; (3194 <splashScreen+0x1ac>)
    30f0:	4798      	blx	r3
    30f2:	e7e4      	b.n	30be <splashScreen+0xd6>
    30f4:	200000fc 	.word	0x200000fc
    30f8:	000068c4 	.word	0x000068c4
    30fc:	000068e0 	.word	0x000068e0
    3100:	000068f4 	.word	0x000068f4
    3104:	0000690c 	.word	0x0000690c
    3108:	0000691c 	.word	0x0000691c
    310c:	00006924 	.word	0x00006924
    3110:	0000694c 	.word	0x0000694c
    3114:	00006978 	.word	0x00006978
    3118:	000069a0 	.word	0x000069a0
    311c:	000069cc 	.word	0x000069cc
    3120:	000069d4 	.word	0x000069d4
    3124:	000069ec 	.word	0x000069ec
    3128:	00006a0c 	.word	0x00006a0c
    312c:	00006a2c 	.word	0x00006a2c
    3130:	00006a50 	.word	0x00006a50
    3134:	00006a60 	.word	0x00006a60
    3138:	00006a6c 	.word	0x00006a6c
    313c:	00006a8c 	.word	0x00006a8c
    3140:	00006aac 	.word	0x00006aac
    3144:	00006ab4 	.word	0x00006ab4
    3148:	00006ac8 	.word	0x00006ac8
    314c:	00006ae4 	.word	0x00006ae4
    3150:	00006af4 	.word	0x00006af4
    3154:	00006b18 	.word	0x00006b18
    3158:	00006b44 	.word	0x00006b44
    315c:	00006b84 	.word	0x00006b84
    3160:	00006b98 	.word	0x00006b98
    3164:	00006bc4 	.word	0x00006bc4
    3168:	00006bd8 	.word	0x00006bd8
    316c:	00006bf4 	.word	0x00006bf4
    3170:	00006c18 	.word	0x00006c18
    3174:	00006c3c 	.word	0x00006c3c
    3178:	00006c5c 	.word	0x00006c5c
    317c:	00003b51 	.word	0x00003b51
    3180:	00002ee5 	.word	0x00002ee5
    3184:	2000021e 	.word	0x2000021e
    3188:	20000240 	.word	0x20000240
    318c:	4100448c 	.word	0x4100448c
    3190:	41004400 	.word	0x41004400
    3194:	00002f19 	.word	0x00002f19
    3198:	00002b4d 	.word	0x00002b4d
    319c:	00003d35 	.word	0x00003d35
    31a0:	2000017c 	.word	0x2000017c
    31a4:	2000017d 	.word	0x2000017d
    31a8:	00002e0d 	.word	0x00002e0d
    31ac:	00000155 	.word	0x00000155

000031b0 <fillRectBackColor>:
{
    31b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    31b2:	46ce      	mov	lr, r9
    31b4:	4647      	mov	r7, r8
    31b6:	b580      	push	{r7, lr}
    31b8:	b083      	sub	sp, #12
    31ba:	4681      	mov	r9, r0
    31bc:	4688      	mov	r8, r1
    31be:	0015      	movs	r5, r2
    31c0:	001c      	movs	r4, r3
	if (x1>x2)
    31c2:	4290      	cmp	r0, r2
    31c4:	dd02      	ble.n	31cc <fillRectBackColor+0x1c>
    31c6:	0403      	lsls	r3, r0, #16
	SwapUint16(x1, x2);
    31c8:	4691      	mov	r9, r2
    31ca:	0c1d      	lsrs	r5, r3, #16
	if (y1>y2)
    31cc:	45a0      	cmp	r8, r4
    31ce:	dd03      	ble.n	31d8 <fillRectBackColor+0x28>
    31d0:	4643      	mov	r3, r8
    31d2:	041b      	lsls	r3, r3, #16
	SwapUint16(y1, y2);
    31d4:	46a0      	mov	r8, r4
    31d6:	0c1c      	lsrs	r4, r3, #16
	REG_PORT_OUTCLR1 = LCD_CS;
    31d8:	2780      	movs	r7, #128	; 0x80
    31da:	03ff      	lsls	r7, r7, #15
    31dc:	4b12      	ldr	r3, [pc, #72]	; (3228 <fillRectBackColor+0x78>)
    31de:	601f      	str	r7, [r3, #0]
	setXY(x1, y1, x2, y2);
    31e0:	b2a3      	uxth	r3, r4
    31e2:	b2aa      	uxth	r2, r5
    31e4:	4641      	mov	r1, r8
    31e6:	4668      	mov	r0, sp
    31e8:	80c1      	strh	r1, [r0, #6]
    31ea:	88c1      	ldrh	r1, [r0, #6]
    31ec:	4648      	mov	r0, r9
    31ee:	466e      	mov	r6, sp
    31f0:	80f0      	strh	r0, [r6, #6]
    31f2:	88f0      	ldrh	r0, [r6, #6]
    31f4:	4e0d      	ldr	r6, [pc, #52]	; (322c <fillRectBackColor+0x7c>)
    31f6:	47b0      	blx	r6
	REG_PORT_OUTSET1 = LCD_DC;
    31f8:	4e0d      	ldr	r6, [pc, #52]	; (3230 <fillRectBackColor+0x80>)
    31fa:	2380      	movs	r3, #128	; 0x80
    31fc:	041b      	lsls	r3, r3, #16
    31fe:	6033      	str	r3, [r6, #0]
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    3200:	464b      	mov	r3, r9
    3202:	1aed      	subs	r5, r5, r3
    3204:	3501      	adds	r5, #1
    3206:	4643      	mov	r3, r8
    3208:	1ae2      	subs	r2, r4, r3
    320a:	3201      	adds	r2, #1
	LCD_Fast_Fill(back_Color_High, back_Color_Low,
    320c:	436a      	muls	r2, r5
    320e:	4b09      	ldr	r3, [pc, #36]	; (3234 <fillRectBackColor+0x84>)
    3210:	8819      	ldrh	r1, [r3, #0]
    3212:	4b09      	ldr	r3, [pc, #36]	; (3238 <fillRectBackColor+0x88>)
    3214:	8818      	ldrh	r0, [r3, #0]
    3216:	4b09      	ldr	r3, [pc, #36]	; (323c <fillRectBackColor+0x8c>)
    3218:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    321a:	6037      	str	r7, [r6, #0]
}
    321c:	b003      	add	sp, #12
    321e:	bc0c      	pop	{r2, r3}
    3220:	4690      	mov	r8, r2
    3222:	4699      	mov	r9, r3
    3224:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3226:	46c0      	nop			; (mov r8, r8)
    3228:	41004494 	.word	0x41004494
    322c:	00002c09 	.word	0x00002c09
    3230:	41004498 	.word	0x41004498
    3234:	2000021c 	.word	0x2000021c
    3238:	20000242 	.word	0x20000242
    323c:	00002b95 	.word	0x00002b95

00003240 <newLine>:
{
    3240:	b5f0      	push	{r4, r5, r6, r7, lr}
    3242:	46de      	mov	lr, fp
    3244:	4657      	mov	r7, sl
    3246:	464e      	mov	r6, r9
    3248:	4645      	mov	r5, r8
    324a:	b5e0      	push	{r5, r6, r7, lr}
    324c:	4c5a      	ldr	r4, [pc, #360]	; (33b8 <newLine+0x178>)
    324e:	44a5      	add	sp, r4
	REG_PORT_OUTCLR1 = LCD_CS;
    3250:	4b5a      	ldr	r3, [pc, #360]	; (33bc <newLine+0x17c>)
    3252:	2580      	movs	r5, #128	; 0x80
    3254:	03ed      	lsls	r5, r5, #15
    3256:	601d      	str	r5, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    3258:	2680      	movs	r6, #128	; 0x80
    325a:	0436      	lsls	r6, r6, #16
    325c:	601e      	str	r6, [r3, #0]
	LCD_Write_COM16(0x36, 0x00);
    325e:	2100      	movs	r1, #0
    3260:	2036      	movs	r0, #54	; 0x36
    3262:	4b57      	ldr	r3, [pc, #348]	; (33c0 <newLine+0x180>)
    3264:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_DC;
    3266:	4c57      	ldr	r4, [pc, #348]	; (33c4 <newLine+0x184>)
    3268:	6026      	str	r6, [r4, #0]
	LCD_Write_DATA8(0x00);
    326a:	2000      	movs	r0, #0
    326c:	4b56      	ldr	r3, [pc, #344]	; (33c8 <newLine+0x188>)
    326e:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    3270:	6025      	str	r5, [r4, #0]
	for(uint16_t row = 0 ; row < 460 ; row++)
    3272:	2300      	movs	r3, #0
    3274:	9300      	str	r3, [sp, #0]
		REG_PORT_OUTCLR1 = LCD_CS;
    3276:	4b51      	ldr	r3, [pc, #324]	; (33bc <newLine+0x17c>)
    3278:	4698      	mov	r8, r3
		REG_PORT_OUTSET1 = LCD_DC;
    327a:	0027      	movs	r7, r4
			REG_PORT_OUTCLR1 = LCD_RD;
    327c:	2680      	movs	r6, #128	; 0x80
    327e:	0276      	lsls	r6, r6, #9
    3280:	e046      	b.n	3310 <newLine+0xd0>
				rowPixel[getpixel] = 0x00;
    3282:	4653      	mov	r3, sl
    3284:	7023      	strb	r3, [r4, #0]
			REG_PORT_OUTCLR1 = LCD_RD;
    3286:	4643      	mov	r3, r8
    3288:	601e      	str	r6, [r3, #0]
			REG_PORT_OUTSET1 = LCD_RD;
    328a:	603e      	str	r6, [r7, #0]
    328c:	3401      	adds	r4, #1
		for(uint16_t getpixel = 0 ; getpixel < 800 ; getpixel++)
    328e:	4564      	cmp	r4, ip
    3290:	d008      	beq.n	32a4 <newLine+0x64>
			REG_PORT_OUTCLR1 = LCD_RD;
    3292:	4643      	mov	r3, r8
    3294:	601e      	str	r6, [r3, #0]
			REG_PORT_OUTSET1 = LCD_RD;
    3296:	603e      	str	r6, [r7, #0]
			if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
    3298:	5843      	ldr	r3, [r0, r1]
    329a:	421a      	tst	r2, r3
    329c:	d0f1      	beq.n	3282 <newLine+0x42>
				rowPixel[getpixel] = 0xFF;
    329e:	464b      	mov	r3, r9
    32a0:	7023      	strb	r3, [r4, #0]
    32a2:	e7f0      	b.n	3286 <newLine+0x46>
    32a4:	9401      	str	r4, [sp, #4]
		REG_PORT_OUTSET1 = LCD_DC;
    32a6:	2380      	movs	r3, #128	; 0x80
    32a8:	041b      	lsls	r3, r3, #16
    32aa:	603b      	str	r3, [r7, #0]
		REG_PORT_DIRSET1 = 0x0000FFFF;
    32ac:	4a47      	ldr	r2, [pc, #284]	; (33cc <newLine+0x18c>)
    32ae:	4b48      	ldr	r3, [pc, #288]	; (33d0 <newLine+0x190>)
    32b0:	601a      	str	r2, [r3, #0]
		setXY(0, row, 799, row);	
    32b2:	9900      	ldr	r1, [sp, #0]
    32b4:	000b      	movs	r3, r1
    32b6:	4a47      	ldr	r2, [pc, #284]	; (33d4 <newLine+0x194>)
    32b8:	2000      	movs	r0, #0
    32ba:	4c47      	ldr	r4, [pc, #284]	; (33d8 <newLine+0x198>)
    32bc:	47a0      	blx	r4
				setPixel((back_Color_High<<8)|back_Color_Low);
    32be:	4b47      	ldr	r3, [pc, #284]	; (33dc <newLine+0x19c>)
    32c0:	469b      	mov	fp, r3
    32c2:	4b47      	ldr	r3, [pc, #284]	; (33e0 <newLine+0x1a0>)
    32c4:	469a      	mov	sl, r3
    32c6:	4b47      	ldr	r3, [pc, #284]	; (33e4 <newLine+0x1a4>)
    32c8:	4699      	mov	r9, r3
    32ca:	9c01      	ldr	r4, [sp, #4]
    32cc:	e00b      	b.n	32e6 <newLine+0xa6>
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    32ce:	4b46      	ldr	r3, [pc, #280]	; (33e8 <newLine+0x1a8>)
    32d0:	8818      	ldrh	r0, [r3, #0]
    32d2:	0200      	lsls	r0, r0, #8
    32d4:	4b45      	ldr	r3, [pc, #276]	; (33ec <newLine+0x1ac>)
    32d6:	881b      	ldrh	r3, [r3, #0]
    32d8:	4318      	orrs	r0, r3
    32da:	b280      	uxth	r0, r0
    32dc:	4b41      	ldr	r3, [pc, #260]	; (33e4 <newLine+0x1a4>)
    32de:	4798      	blx	r3
    32e0:	3501      	adds	r5, #1
		for(uint16_t writepixel = 0 ; writepixel < 800 ; writepixel++)
    32e2:	42ac      	cmp	r4, r5
    32e4:	d00b      	beq.n	32fe <newLine+0xbe>
			if((rowPixel[writepixel] == 0xFF))
    32e6:	782b      	ldrb	r3, [r5, #0]
    32e8:	2bff      	cmp	r3, #255	; 0xff
    32ea:	d0f0      	beq.n	32ce <newLine+0x8e>
				setPixel((back_Color_High<<8)|back_Color_Low);
    32ec:	465b      	mov	r3, fp
    32ee:	8818      	ldrh	r0, [r3, #0]
    32f0:	0200      	lsls	r0, r0, #8
    32f2:	4653      	mov	r3, sl
    32f4:	881b      	ldrh	r3, [r3, #0]
    32f6:	4318      	orrs	r0, r3
    32f8:	b280      	uxth	r0, r0
    32fa:	47c8      	blx	r9
    32fc:	e7f0      	b.n	32e0 <newLine+0xa0>
	for(uint16_t row = 0 ; row < 460 ; row++)
    32fe:	9b00      	ldr	r3, [sp, #0]
    3300:	3301      	adds	r3, #1
    3302:	b29b      	uxth	r3, r3
    3304:	001a      	movs	r2, r3
    3306:	9300      	str	r3, [sp, #0]
    3308:	23e6      	movs	r3, #230	; 0xe6
    330a:	005b      	lsls	r3, r3, #1
    330c:	429a      	cmp	r2, r3
    330e:	d031      	beq.n	3374 <newLine+0x134>
		REG_PORT_OUTCLR1 = LCD_CS;
    3310:	4643      	mov	r3, r8
    3312:	2280      	movs	r2, #128	; 0x80
    3314:	03d2      	lsls	r2, r2, #15
    3316:	601a      	str	r2, [r3, #0]
		setXY(0, row+20, 799, row+20);
    3318:	9900      	ldr	r1, [sp, #0]
    331a:	3114      	adds	r1, #20
    331c:	b289      	uxth	r1, r1
    331e:	000b      	movs	r3, r1
    3320:	4a2c      	ldr	r2, [pc, #176]	; (33d4 <newLine+0x194>)
    3322:	2000      	movs	r0, #0
    3324:	4c2c      	ldr	r4, [pc, #176]	; (33d8 <newLine+0x198>)
    3326:	47a0      	blx	r4
		LCD_Write_COM16(0x2E,0x00);
    3328:	2100      	movs	r1, #0
    332a:	202e      	movs	r0, #46	; 0x2e
    332c:	4b24      	ldr	r3, [pc, #144]	; (33c0 <newLine+0x180>)
    332e:	4798      	blx	r3
		REG_PORT_OUTSET1 = LCD_DC;
    3330:	2380      	movs	r3, #128	; 0x80
    3332:	041b      	lsls	r3, r3, #16
    3334:	603b      	str	r3, [r7, #0]
		REG_PORT_OUTCLR1 = LCD_RD;
    3336:	4643      	mov	r3, r8
    3338:	2280      	movs	r2, #128	; 0x80
    333a:	0252      	lsls	r2, r2, #9
    333c:	601a      	str	r2, [r3, #0]
		REG_PORT_OUTSET1 = LCD_RD;
    333e:	603a      	str	r2, [r7, #0]
		REG_PORT_DIRCLR1 = PORT_PB07;
    3340:	2280      	movs	r2, #128	; 0x80
    3342:	4b2b      	ldr	r3, [pc, #172]	; (33f0 <newLine+0x1b0>)
    3344:	601a      	str	r2, [r3, #0]
		PORT->Group[1].PINCFG[7].bit.INEN = 1;
    3346:	4a2b      	ldr	r2, [pc, #172]	; (33f4 <newLine+0x1b4>)
    3348:	23c7      	movs	r3, #199	; 0xc7
    334a:	5cd1      	ldrb	r1, [r2, r3]
    334c:	2002      	movs	r0, #2
    334e:	4301      	orrs	r1, r0
    3350:	54d1      	strb	r1, [r2, r3]
		PORT->Group[1].PINCFG[7].bit.PULLEN = 1;
    3352:	5cd1      	ldrb	r1, [r2, r3]
    3354:	2004      	movs	r0, #4
    3356:	4301      	orrs	r1, r0
    3358:	54d1      	strb	r1, [r2, r3]
    335a:	ad02      	add	r5, sp, #8
    335c:	abca      	add	r3, sp, #808	; 0x328
    335e:	469c      	mov	ip, r3
    3360:	9501      	str	r5, [sp, #4]
			if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
    3362:	0010      	movs	r0, r2
    3364:	21a0      	movs	r1, #160	; 0xa0
    3366:	2280      	movs	r2, #128	; 0x80
				rowPixel[getpixel] = 0x00;
    3368:	2300      	movs	r3, #0
    336a:	469a      	mov	sl, r3
				rowPixel[getpixel] = 0xFF;
    336c:	33ff      	adds	r3, #255	; 0xff
    336e:	4699      	mov	r9, r3
    3370:	002c      	movs	r4, r5
    3372:	e78e      	b.n	3292 <newLine+0x52>
	REG_PORT_OUTCLR1 = LCD_DC;
    3374:	2580      	movs	r5, #128	; 0x80
    3376:	042d      	lsls	r5, r5, #16
    3378:	4b10      	ldr	r3, [pc, #64]	; (33bc <newLine+0x17c>)
    337a:	601d      	str	r5, [r3, #0]
	LCD_Write_COM16(0x36, 0x00);
    337c:	2100      	movs	r1, #0
    337e:	2036      	movs	r0, #54	; 0x36
    3380:	4b0f      	ldr	r3, [pc, #60]	; (33c0 <newLine+0x180>)
    3382:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_DC;
    3384:	4c0f      	ldr	r4, [pc, #60]	; (33c4 <newLine+0x184>)
    3386:	6025      	str	r5, [r4, #0]
	LCD_Write_DATA8(0x80);
    3388:	2080      	movs	r0, #128	; 0x80
    338a:	4b0f      	ldr	r3, [pc, #60]	; (33c8 <newLine+0x188>)
    338c:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    338e:	2380      	movs	r3, #128	; 0x80
    3390:	03db      	lsls	r3, r3, #15
    3392:	6023      	str	r3, [r4, #0]
	fillRectBackColor(0, 460, 799, 480);
    3394:	23f0      	movs	r3, #240	; 0xf0
    3396:	005b      	lsls	r3, r3, #1
    3398:	4a0e      	ldr	r2, [pc, #56]	; (33d4 <newLine+0x194>)
    339a:	21e6      	movs	r1, #230	; 0xe6
    339c:	0049      	lsls	r1, r1, #1
    339e:	2000      	movs	r0, #0
    33a0:	4c15      	ldr	r4, [pc, #84]	; (33f8 <newLine+0x1b8>)
    33a2:	47a0      	blx	r4
}
    33a4:	23cb      	movs	r3, #203	; 0xcb
    33a6:	009b      	lsls	r3, r3, #2
    33a8:	449d      	add	sp, r3
    33aa:	bc3c      	pop	{r2, r3, r4, r5}
    33ac:	4690      	mov	r8, r2
    33ae:	4699      	mov	r9, r3
    33b0:	46a2      	mov	sl, r4
    33b2:	46ab      	mov	fp, r5
    33b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33b6:	46c0      	nop			; (mov r8, r8)
    33b8:	fffffcd4 	.word	0xfffffcd4
    33bc:	41004494 	.word	0x41004494
    33c0:	00002b01 	.word	0x00002b01
    33c4:	41004498 	.word	0x41004498
    33c8:	00002b31 	.word	0x00002b31
    33cc:	0000ffff 	.word	0x0000ffff
    33d0:	41004488 	.word	0x41004488
    33d4:	0000031f 	.word	0x0000031f
    33d8:	00002c09 	.word	0x00002c09
    33dc:	20000242 	.word	0x20000242
    33e0:	2000021c 	.word	0x2000021c
    33e4:	00002b85 	.word	0x00002b85
    33e8:	2000021e 	.word	0x2000021e
    33ec:	20000240 	.word	0x20000240
    33f0:	41004484 	.word	0x41004484
    33f4:	41004400 	.word	0x41004400
    33f8:	000031b1 	.word	0x000031b1

000033fc <printKeyboardBuffer>:
{
    33fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    33fe:	46ce      	mov	lr, r9
    3400:	4647      	mov	r7, r8
    3402:	b580      	push	{r7, lr}
    3404:	b0a7      	sub	sp, #156	; 0x9c
	char noCase[] =	  {0xFF,0xFF,0xFF,0xFF,0xFF,	//Col0, Row0-4
    3406:	4c41      	ldr	r4, [pc, #260]	; (350c <printKeyboardBuffer+0x110>)
    3408:	2246      	movs	r2, #70	; 0x46
    340a:	0021      	movs	r1, r4
    340c:	a814      	add	r0, sp, #80	; 0x50
    340e:	4d40      	ldr	r5, [pc, #256]	; (3510 <printKeyboardBuffer+0x114>)
    3410:	47a8      	blx	r5
	char shiftCase[] = {0xFF,0xFF,0xFF,0xFF,0xFF,	//Col0, Row0-4
    3412:	0021      	movs	r1, r4
    3414:	3148      	adds	r1, #72	; 0x48
    3416:	2246      	movs	r2, #70	; 0x46
    3418:	a802      	add	r0, sp, #8
    341a:	47a8      	blx	r5
    341c:	4e3d      	ldr	r6, [pc, #244]	; (3514 <printKeyboardBuffer+0x118>)
    341e:	0031      	movs	r1, r6
    3420:	3114      	adds	r1, #20
    3422:	0035      	movs	r5, r6
	bool shifted = false;
    3424:	2300      	movs	r3, #0
    3426:	9301      	str	r3, [sp, #4]
    3428:	e002      	b.n	3430 <printKeyboardBuffer+0x34>
    342a:	3501      	adds	r5, #1
	for(int i=0; i<20; i++)
    342c:	428d      	cmp	r5, r1
    342e:	d00b      	beq.n	3448 <printKeyboardBuffer+0x4c>
		if((scanCodeBuffer[i] == 13) | (scanCodeBuffer[i] == 49))
    3430:	782b      	ldrb	r3, [r5, #0]
    3432:	001a      	movs	r2, r3
    3434:	3a0d      	subs	r2, #13
    3436:	4250      	negs	r0, r2
    3438:	4142      	adcs	r2, r0
    343a:	3b31      	subs	r3, #49	; 0x31
    343c:	4258      	negs	r0, r3
    343e:	4143      	adcs	r3, r0
    3440:	4313      	orrs	r3, r2
    3442:	d0f2      	beq.n	342a <printKeyboardBuffer+0x2e>
			shifted = true;
    3444:	9301      	str	r3, [sp, #4]
    3446:	e7f0      	b.n	342a <printKeyboardBuffer+0x2e>
    3448:	2700      	movs	r7, #0
		if(!keyDown(scanCodeBuffer[i]))
    344a:	4b32      	ldr	r3, [pc, #200]	; (3514 <printKeyboardBuffer+0x118>)
    344c:	4699      	mov	r9, r3
		if(keyDownBuffer[i] == scancode)
    344e:	4c32      	ldr	r4, [pc, #200]	; (3518 <printKeyboardBuffer+0x11c>)
			keyDownBuffer[i] = scanCodeBuffer[i];
    3450:	46a0      	mov	r8, r4
    3452:	e021      	b.n	3498 <printKeyboardBuffer+0x9c>
					if(yCharPos == 23)
    3454:	4b31      	ldr	r3, [pc, #196]	; (351c <printKeyboardBuffer+0x120>)
    3456:	781b      	ldrb	r3, [r3, #0]
    3458:	2b17      	cmp	r3, #23
    345a:	d006      	beq.n	346a <printKeyboardBuffer+0x6e>
						yCharPos++;
    345c:	3301      	adds	r3, #1
    345e:	4a2f      	ldr	r2, [pc, #188]	; (351c <printKeyboardBuffer+0x120>)
    3460:	7013      	strb	r3, [r2, #0]
						xCharPos = 0;
    3462:	2200      	movs	r2, #0
    3464:	4b2e      	ldr	r3, [pc, #184]	; (3520 <printKeyboardBuffer+0x124>)
    3466:	701a      	strb	r2, [r3, #0]
    3468:	e013      	b.n	3492 <printKeyboardBuffer+0x96>
						newLine();
    346a:	4b2e      	ldr	r3, [pc, #184]	; (3524 <printKeyboardBuffer+0x128>)
    346c:	4798      	blx	r3
						xCharPos = 0;
    346e:	2200      	movs	r2, #0
    3470:	4b2b      	ldr	r3, [pc, #172]	; (3520 <printKeyboardBuffer+0x124>)
    3472:	701a      	strb	r2, [r3, #0]
    3474:	e00d      	b.n	3492 <printKeyboardBuffer+0x96>
					if(yCharPos == 23)
    3476:	4b29      	ldr	r3, [pc, #164]	; (351c <printKeyboardBuffer+0x120>)
    3478:	781b      	ldrb	r3, [r3, #0]
    347a:	2b17      	cmp	r3, #23
    347c:	d003      	beq.n	3486 <printKeyboardBuffer+0x8a>
						yCharPos++;
    347e:	3301      	adds	r3, #1
    3480:	4a26      	ldr	r2, [pc, #152]	; (351c <printKeyboardBuffer+0x120>)
    3482:	7013      	strb	r3, [r2, #0]
    3484:	e005      	b.n	3492 <printKeyboardBuffer+0x96>
						newLine();
    3486:	4b27      	ldr	r3, [pc, #156]	; (3524 <printKeyboardBuffer+0x128>)
    3488:	4798      	blx	r3
    348a:	e002      	b.n	3492 <printKeyboardBuffer+0x96>
						cursorBlinkState = true;
    348c:	2201      	movs	r2, #1
    348e:	4b26      	ldr	r3, [pc, #152]	; (3528 <printKeyboardBuffer+0x12c>)
    3490:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<20; i++)
    3492:	3701      	adds	r7, #1
    3494:	2f14      	cmp	r7, #20
    3496:	d02e      	beq.n	34f6 <printKeyboardBuffer+0xfa>
		if(!keyDown(scanCodeBuffer[i]))
    3498:	464b      	mov	r3, r9
    349a:	5cfb      	ldrb	r3, [r7, r3]
		if(keyDownBuffer[i] == scancode)
    349c:	7822      	ldrb	r2, [r4, #0]
		if(!keyDown(scanCodeBuffer[i]))
    349e:	4293      	cmp	r3, r2
    34a0:	d0f7      	beq.n	3492 <printKeyboardBuffer+0x96>
			keyDownBuffer[i] = scanCodeBuffer[i];
    34a2:	4642      	mov	r2, r8
    34a4:	55d3      	strb	r3, [r2, r7]
				if(scanCodeBuffer[i] == 0xFF)
    34a6:	2bff      	cmp	r3, #255	; 0xff
    34a8:	d0f3      	beq.n	3492 <printKeyboardBuffer+0x96>
				else if((scanCodeBuffer[i] == 49) | (scanCodeBuffer[i] == 13))
    34aa:	2b31      	cmp	r3, #49	; 0x31
    34ac:	d0f1      	beq.n	3492 <printKeyboardBuffer+0x96>
    34ae:	2b0d      	cmp	r3, #13
    34b0:	d0ef      	beq.n	3492 <printKeyboardBuffer+0x96>
				else if(scanCodeBuffer[i] == 58) //Return
    34b2:	2b3a      	cmp	r3, #58	; 0x3a
    34b4:	d0ce      	beq.n	3454 <printKeyboardBuffer+0x58>
				else if(scanCodeBuffer[i] == 69) //Line
    34b6:	2b45      	cmp	r3, #69	; 0x45
    34b8:	d0dd      	beq.n	3476 <printKeyboardBuffer+0x7a>
					if(shifted)
    34ba:	9a01      	ldr	r2, [sp, #4]
    34bc:	2a00      	cmp	r2, #0
    34be:	d00b      	beq.n	34d8 <printKeyboardBuffer+0xdc>
						drawChar(shiftCase[scanCodeBuffer[i]]);
    34c0:	aa02      	add	r2, sp, #8
    34c2:	5cd0      	ldrb	r0, [r2, r3]
    34c4:	4b19      	ldr	r3, [pc, #100]	; (352c <printKeyboardBuffer+0x130>)
    34c6:	4798      	blx	r3
						if(xCharPos < 79)
    34c8:	4b15      	ldr	r3, [pc, #84]	; (3520 <printKeyboardBuffer+0x124>)
    34ca:	781b      	ldrb	r3, [r3, #0]
    34cc:	2b4e      	cmp	r3, #78	; 0x4e
    34ce:	d8dd      	bhi.n	348c <printKeyboardBuffer+0x90>
						xCharPos++;
    34d0:	3301      	adds	r3, #1
    34d2:	4a13      	ldr	r2, [pc, #76]	; (3520 <printKeyboardBuffer+0x124>)
    34d4:	7013      	strb	r3, [r2, #0]
    34d6:	e7d9      	b.n	348c <printKeyboardBuffer+0x90>
						drawChar(noCase[scanCodeBuffer[i]]);
    34d8:	aa14      	add	r2, sp, #80	; 0x50
    34da:	5cd0      	ldrb	r0, [r2, r3]
    34dc:	4b13      	ldr	r3, [pc, #76]	; (352c <printKeyboardBuffer+0x130>)
    34de:	4798      	blx	r3
						if(xCharPos < 79)
    34e0:	4b0f      	ldr	r3, [pc, #60]	; (3520 <printKeyboardBuffer+0x124>)
    34e2:	781b      	ldrb	r3, [r3, #0]
    34e4:	2b4e      	cmp	r3, #78	; 0x4e
    34e6:	d802      	bhi.n	34ee <printKeyboardBuffer+0xf2>
						xCharPos++;
    34e8:	3301      	adds	r3, #1
    34ea:	4a0d      	ldr	r2, [pc, #52]	; (3520 <printKeyboardBuffer+0x124>)
    34ec:	7013      	strb	r3, [r2, #0]
						cursorBlinkState = true;
    34ee:	2201      	movs	r2, #1
    34f0:	4b0d      	ldr	r3, [pc, #52]	; (3528 <printKeyboardBuffer+0x12c>)
    34f2:	701a      	strb	r2, [r3, #0]
    34f4:	e7cd      	b.n	3492 <printKeyboardBuffer+0x96>
		scanCodeBuffer[i] = 0xFF;
    34f6:	23ff      	movs	r3, #255	; 0xff
    34f8:	7033      	strb	r3, [r6, #0]
    34fa:	3601      	adds	r6, #1
	for(int i = 0 ; i < 20 ; i++)
    34fc:	42b5      	cmp	r5, r6
    34fe:	d1fb      	bne.n	34f8 <printKeyboardBuffer+0xfc>
}
    3500:	b027      	add	sp, #156	; 0x9c
    3502:	bc0c      	pop	{r2, r3}
    3504:	4690      	mov	r8, r2
    3506:	4699      	mov	r9, r3
    3508:	bdf0      	pop	{r4, r5, r6, r7, pc}
    350a:	46c0      	nop			; (mov r8, r8)
    350c:	0000670c 	.word	0x0000670c
    3510:	00003a9d 	.word	0x00003a9d
    3514:	20000024 	.word	0x20000024
    3518:	20000010 	.word	0x20000010
    351c:	2000017d 	.word	0x2000017d
    3520:	2000017c 	.word	0x2000017c
    3524:	00003241 	.word	0x00003241
    3528:	2000000a 	.word	0x2000000a
    352c:	00002c91 	.word	0x00002c91

00003530 <clrXY>:
{
    3530:	b510      	push	{r4, lr}
	setXY(0,0,display_X_size,display_Y_size);
    3532:	4b04      	ldr	r3, [pc, #16]	; (3544 <clrXY+0x14>)
    3534:	881b      	ldrh	r3, [r3, #0]
    3536:	4a04      	ldr	r2, [pc, #16]	; (3548 <clrXY+0x18>)
    3538:	8812      	ldrh	r2, [r2, #0]
    353a:	2100      	movs	r1, #0
    353c:	2000      	movs	r0, #0
    353e:	4c03      	ldr	r4, [pc, #12]	; (354c <clrXY+0x1c>)
    3540:	47a0      	blx	r4
}
    3542:	bd10      	pop	{r4, pc}
    3544:	2000000e 	.word	0x2000000e
    3548:	2000000c 	.word	0x2000000c
    354c:	00002c09 	.word	0x00002c09

00003550 <clrScr>:
{
    3550:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_CS;
    3552:	2280      	movs	r2, #128	; 0x80
    3554:	03d2      	lsls	r2, r2, #15
    3556:	4b02      	ldr	r3, [pc, #8]	; (3560 <clrScr+0x10>)
    3558:	601a      	str	r2, [r3, #0]
	clrXY();
    355a:	4b02      	ldr	r3, [pc, #8]	; (3564 <clrScr+0x14>)
    355c:	4798      	blx	r3
}
    355e:	bd10      	pop	{r4, pc}
    3560:	41004494 	.word	0x41004494
    3564:	00003531 	.word	0x00003531

00003568 <InitLCD>:
 {
    3568:	b5f0      	push	{r4, r5, r6, r7, lr}
    356a:	46c6      	mov	lr, r8
    356c:	b500      	push	{lr}
    356e:	b082      	sub	sp, #8
	REG_PORT_DIRSET1 = PORT_PB16;
    3570:	2380      	movs	r3, #128	; 0x80
    3572:	025b      	lsls	r3, r3, #9
    3574:	4a75      	ldr	r2, [pc, #468]	; (374c <InitLCD+0x1e4>)
    3576:	6013      	str	r3, [r2, #0]
	REG_PORT_OUTSET1 = PORT_PB16;
    3578:	4c75      	ldr	r4, [pc, #468]	; (3750 <InitLCD+0x1e8>)
    357a:	6023      	str	r3, [r4, #0]
	REG_PORT_OUTSET1 = LCD_Reset;
    357c:	2580      	movs	r5, #128	; 0x80
    357e:	05ed      	lsls	r5, r5, #23
    3580:	6025      	str	r5, [r4, #0]
	delay_ms(5);
    3582:	2005      	movs	r0, #5
    3584:	4f73      	ldr	r7, [pc, #460]	; (3754 <InitLCD+0x1ec>)
    3586:	47b8      	blx	r7
	REG_PORT_OUTCLR1 = LCD_Reset;
    3588:	4e73      	ldr	r6, [pc, #460]	; (3758 <InitLCD+0x1f0>)
    358a:	6035      	str	r5, [r6, #0]
	delay_ms(5);
    358c:	2005      	movs	r0, #5
    358e:	47b8      	blx	r7
	REG_PORT_OUTSET1 = LCD_Reset;
    3590:	6025      	str	r5, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    3592:	2380      	movs	r3, #128	; 0x80
    3594:	03db      	lsls	r3, r3, #15
    3596:	6033      	str	r3, [r6, #0]
	for(int i = 0; i < 70; i++)
    3598:	2400      	movs	r4, #0
		REG_PORT_OUTCLR1 = LCD_DC;
    359a:	46b0      	mov	r8, r6
    359c:	2580      	movs	r5, #128	; 0x80
    359e:	042d      	lsls	r5, r5, #16
    35a0:	002f      	movs	r7, r5
		LCD_Write_COM16(belial[i],mulciber[i]);
    35a2:	4e6e      	ldr	r6, [pc, #440]	; (375c <InitLCD+0x1f4>)
		REG_PORT_OUTCLR1 = LCD_DC;
    35a4:	4643      	mov	r3, r8
    35a6:	601f      	str	r7, [r3, #0]
		LCD_Write_COM16(belial[i],mulciber[i]);
    35a8:	5da1      	ldrb	r1, [r4, r6]
    35aa:	4b6d      	ldr	r3, [pc, #436]	; (3760 <InitLCD+0x1f8>)
    35ac:	5ce0      	ldrb	r0, [r4, r3]
    35ae:	4b6d      	ldr	r3, [pc, #436]	; (3764 <InitLCD+0x1fc>)
    35b0:	4798      	blx	r3
		REG_PORT_OUTSET1 = LCD_DC;
    35b2:	4b67      	ldr	r3, [pc, #412]	; (3750 <InitLCD+0x1e8>)
    35b4:	601d      	str	r5, [r3, #0]
		LCD_Write_DATA8(lucifer[i]);
    35b6:	4b6c      	ldr	r3, [pc, #432]	; (3768 <InitLCD+0x200>)
    35b8:	5ce0      	ldrb	r0, [r4, r3]
    35ba:	4b6c      	ldr	r3, [pc, #432]	; (376c <InitLCD+0x204>)
    35bc:	4798      	blx	r3
	for(int i = 0; i < 70; i++)
    35be:	3401      	adds	r4, #1
    35c0:	2c46      	cmp	r4, #70	; 0x46
    35c2:	d1ef      	bne.n	35a4 <InitLCD+0x3c>
    35c4:	23d1      	movs	r3, #209	; 0xd1
    35c6:	9301      	str	r3, [sp, #4]
			LCD_Write_COM16(k,0x00);
    35c8:	4d66      	ldr	r5, [pc, #408]	; (3764 <InitLCD+0x1fc>)
			LCD_Write_DATA8(beelzebub[l]);
    35ca:	4f68      	ldr	r7, [pc, #416]	; (376c <InitLCD+0x204>)
    35cc:	4c68      	ldr	r4, [pc, #416]	; (3770 <InitLCD+0x208>)
    35ce:	0026      	movs	r6, r4
    35d0:	3634      	adds	r6, #52	; 0x34
			LCD_Write_COM16(k,0x00);
    35d2:	2100      	movs	r1, #0
    35d4:	9801      	ldr	r0, [sp, #4]
    35d6:	47a8      	blx	r5
			LCD_Write_DATA8(beelzebub[l]);
    35d8:	7820      	ldrb	r0, [r4, #0]
    35da:	47b8      	blx	r7
    35dc:	3401      	adds	r4, #1
		for(int l = 0; l < 52; l++)
    35de:	42a6      	cmp	r6, r4
    35e0:	d1f7      	bne.n	35d2 <InitLCD+0x6a>
	for(char k = 0xD1; k < 0xD6; k++)
    35e2:	9b01      	ldr	r3, [sp, #4]
    35e4:	3301      	adds	r3, #1
    35e6:	b2db      	uxtb	r3, r3
    35e8:	9301      	str	r3, [sp, #4]
    35ea:	2bd6      	cmp	r3, #214	; 0xd6
    35ec:	d1ee      	bne.n	35cc <InitLCD+0x64>
	LCD_Write_COM16(0xF0, 0x00);LCD_Write_DATA8(0x55);
    35ee:	2100      	movs	r1, #0
    35f0:	20f0      	movs	r0, #240	; 0xf0
    35f2:	4c5c      	ldr	r4, [pc, #368]	; (3764 <InitLCD+0x1fc>)
    35f4:	47a0      	blx	r4
    35f6:	2055      	movs	r0, #85	; 0x55
    35f8:	4d5c      	ldr	r5, [pc, #368]	; (376c <InitLCD+0x204>)
    35fa:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x01);LCD_Write_DATA8(0xAA);	
    35fc:	2101      	movs	r1, #1
    35fe:	20f0      	movs	r0, #240	; 0xf0
    3600:	47a0      	blx	r4
    3602:	20aa      	movs	r0, #170	; 0xaa
    3604:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x02);LCD_Write_DATA8(0x52);	
    3606:	2102      	movs	r1, #2
    3608:	20f0      	movs	r0, #240	; 0xf0
    360a:	47a0      	blx	r4
    360c:	2052      	movs	r0, #82	; 0x52
    360e:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x03);LCD_Write_DATA8(0x08);	
    3610:	2103      	movs	r1, #3
    3612:	20f0      	movs	r0, #240	; 0xf0
    3614:	47a0      	blx	r4
    3616:	2008      	movs	r0, #8
    3618:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x04);LCD_Write_DATA8(0x00);	
    361a:	2104      	movs	r1, #4
    361c:	20f0      	movs	r0, #240	; 0xf0
    361e:	47a0      	blx	r4
    3620:	2000      	movs	r0, #0
    3622:	47a8      	blx	r5
	LCD_Write_COM16(0xB1, 0x00);LCD_Write_DATA8(0xCC);
    3624:	2100      	movs	r1, #0
    3626:	20b1      	movs	r0, #177	; 0xb1
    3628:	47a0      	blx	r4
    362a:	20cc      	movs	r0, #204	; 0xcc
    362c:	47a8      	blx	r5
	LCD_Write_COM16(0xB1, 0x01);LCD_Write_DATA8(0x00);	
    362e:	2101      	movs	r1, #1
    3630:	20b1      	movs	r0, #177	; 0xb1
    3632:	47a0      	blx	r4
    3634:	2000      	movs	r0, #0
    3636:	47a8      	blx	r5
	LCD_Write_COM16(0xB5, 0x00);LCD_Write_DATA8(0x50);	
    3638:	2100      	movs	r1, #0
    363a:	20b5      	movs	r0, #181	; 0xb5
    363c:	47a0      	blx	r4
    363e:	2050      	movs	r0, #80	; 0x50
    3640:	47a8      	blx	r5
	LCD_Write_COM16(0xB6, 0x00);LCD_Write_DATA8(0x05);
    3642:	2100      	movs	r1, #0
    3644:	20b6      	movs	r0, #182	; 0xb6
    3646:	47a0      	blx	r4
    3648:	2005      	movs	r0, #5
    364a:	47a8      	blx	r5
	LCD_Write_COM16(0xB7, 0x00);LCD_Write_DATA8(0x70);
    364c:	2100      	movs	r1, #0
    364e:	20b7      	movs	r0, #183	; 0xb7
    3650:	47a0      	blx	r4
    3652:	2070      	movs	r0, #112	; 0x70
    3654:	47a8      	blx	r5
	LCD_Write_COM16(0xB7, 0x01);LCD_Write_DATA8(0x70);
    3656:	2101      	movs	r1, #1
    3658:	20b7      	movs	r0, #183	; 0xb7
    365a:	47a0      	blx	r4
    365c:	2070      	movs	r0, #112	; 0x70
    365e:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x00);LCD_Write_DATA8(0x01);
    3660:	2100      	movs	r1, #0
    3662:	20b8      	movs	r0, #184	; 0xb8
    3664:	47a0      	blx	r4
    3666:	2001      	movs	r0, #1
    3668:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x01);LCD_Write_DATA8(0x03);
    366a:	2101      	movs	r1, #1
    366c:	20b8      	movs	r0, #184	; 0xb8
    366e:	47a0      	blx	r4
    3670:	2003      	movs	r0, #3
    3672:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x02);LCD_Write_DATA8(0x03);
    3674:	2102      	movs	r1, #2
    3676:	20b8      	movs	r0, #184	; 0xb8
    3678:	47a0      	blx	r4
    367a:	2003      	movs	r0, #3
    367c:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x03);LCD_Write_DATA8(0x03);	
    367e:	2103      	movs	r1, #3
    3680:	20b8      	movs	r0, #184	; 0xb8
    3682:	47a0      	blx	r4
    3684:	2003      	movs	r0, #3
    3686:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x00);LCD_Write_DATA8(0x02);
    3688:	2100      	movs	r1, #0
    368a:	20bc      	movs	r0, #188	; 0xbc
    368c:	47a0      	blx	r4
    368e:	2002      	movs	r0, #2
    3690:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x01);LCD_Write_DATA8(0x00);
    3692:	2101      	movs	r1, #1
    3694:	20bc      	movs	r0, #188	; 0xbc
    3696:	47a0      	blx	r4
    3698:	2000      	movs	r0, #0
    369a:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x02);LCD_Write_DATA8(0x00);
    369c:	2102      	movs	r1, #2
    369e:	20bc      	movs	r0, #188	; 0xbc
    36a0:	47a0      	blx	r4
    36a2:	2000      	movs	r0, #0
    36a4:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x00);LCD_Write_DATA8(0xD0);
    36a6:	2100      	movs	r1, #0
    36a8:	20c9      	movs	r0, #201	; 0xc9
    36aa:	47a0      	blx	r4
    36ac:	20d0      	movs	r0, #208	; 0xd0
    36ae:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x01);LCD_Write_DATA8(0x02);
    36b0:	2101      	movs	r1, #1
    36b2:	20c9      	movs	r0, #201	; 0xc9
    36b4:	47a0      	blx	r4
    36b6:	2002      	movs	r0, #2
    36b8:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x02);LCD_Write_DATA8(0x50);
    36ba:	2102      	movs	r1, #2
    36bc:	20c9      	movs	r0, #201	; 0xc9
    36be:	47a0      	blx	r4
    36c0:	2050      	movs	r0, #80	; 0x50
    36c2:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x03);LCD_Write_DATA8(0x50);
    36c4:	2103      	movs	r1, #3
    36c6:	20c9      	movs	r0, #201	; 0xc9
    36c8:	47a0      	blx	r4
    36ca:	2050      	movs	r0, #80	; 0x50
    36cc:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x04);LCD_Write_DATA8(0x50);
    36ce:	2104      	movs	r1, #4
    36d0:	20c9      	movs	r0, #201	; 0xc9
    36d2:	47a0      	blx	r4
    36d4:	2050      	movs	r0, #80	; 0x50
    36d6:	47a8      	blx	r5
	LCD_Write_COM16(0x35, 0x00);LCD_Write_DATA8(0x00);
    36d8:	2100      	movs	r1, #0
    36da:	2035      	movs	r0, #53	; 0x35
    36dc:	47a0      	blx	r4
    36de:	2000      	movs	r0, #0
    36e0:	47a8      	blx	r5
	LCD_Write_COM16(0x3A, 0x00);LCD_Write_DATA8(0x55);
    36e2:	2100      	movs	r1, #0
    36e4:	203a      	movs	r0, #58	; 0x3a
    36e6:	47a0      	blx	r4
    36e8:	2055      	movs	r0, #85	; 0x55
    36ea:	47a8      	blx	r5
	LCD_Write_COM16(0x36, 0x00);LCD_Write_DATA8(0x00);
    36ec:	2100      	movs	r1, #0
    36ee:	2036      	movs	r0, #54	; 0x36
    36f0:	47a0      	blx	r4
    36f2:	2000      	movs	r0, #0
    36f4:	47a8      	blx	r5
  	LCD_Write_COM16(0x11,0x00);   //Start Up  
    36f6:	2100      	movs	r1, #0
    36f8:	2011      	movs	r0, #17
    36fa:	47a0      	blx	r4
  	delay_ms(100);
    36fc:	2064      	movs	r0, #100	; 0x64
    36fe:	4e15      	ldr	r6, [pc, #84]	; (3754 <InitLCD+0x1ec>)
    3700:	47b0      	blx	r6
  	LCD_Write_COM16(0x29,0x00);   //Display On  
    3702:	2100      	movs	r1, #0
    3704:	2029      	movs	r0, #41	; 0x29
    3706:	47a0      	blx	r4
   	delay_ms(100);
    3708:	2064      	movs	r0, #100	; 0x64
    370a:	47b0      	blx	r6
	LCD_Write_COM16(0x51,0x00);LCD_Write_DATA8(0xFF);
    370c:	2100      	movs	r1, #0
    370e:	2051      	movs	r0, #81	; 0x51
    3710:	47a0      	blx	r4
    3712:	20ff      	movs	r0, #255	; 0xff
    3714:	47a8      	blx	r5
	REG_PORT_OUTSET1 = LCD_CS;
    3716:	2280      	movs	r2, #128	; 0x80
    3718:	03d2      	lsls	r2, r2, #15
    371a:	4b0d      	ldr	r3, [pc, #52]	; (3750 <InitLCD+0x1e8>)
    371c:	601a      	str	r2, [r3, #0]
	clrScr();
    371e:	4b15      	ldr	r3, [pc, #84]	; (3774 <InitLCD+0x20c>)
    3720:	4798      	blx	r3
	fore_Color_High = ((r&248)|g>>5);
    3722:	2300      	movs	r3, #0
    3724:	4a14      	ldr	r2, [pc, #80]	; (3778 <InitLCD+0x210>)
    3726:	8013      	strh	r3, [r2, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    3728:	4a14      	ldr	r2, [pc, #80]	; (377c <InitLCD+0x214>)
    372a:	8013      	strh	r3, [r2, #0]
	back_Color_High = ((r&248)|g>>5);
    372c:	4a14      	ldr	r2, [pc, #80]	; (3780 <InitLCD+0x218>)
    372e:	8013      	strh	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    3730:	4a14      	ldr	r2, [pc, #80]	; (3784 <InitLCD+0x21c>)
    3732:	8013      	strh	r3, [r2, #0]
	fillRect(0,0,799,489);
    3734:	23ea      	movs	r3, #234	; 0xea
    3736:	33ff      	adds	r3, #255	; 0xff
    3738:	4a13      	ldr	r2, [pc, #76]	; (3788 <InitLCD+0x220>)
    373a:	2100      	movs	r1, #0
    373c:	2000      	movs	r0, #0
    373e:	4c13      	ldr	r4, [pc, #76]	; (378c <InitLCD+0x224>)
    3740:	47a0      	blx	r4
}
    3742:	b002      	add	sp, #8
    3744:	bc04      	pop	{r2}
    3746:	4690      	mov	r8, r2
    3748:	bdf0      	pop	{r4, r5, r6, r7, pc}
    374a:	46c0      	nop			; (mov r8, r8)
    374c:	41004488 	.word	0x41004488
    3750:	41004498 	.word	0x41004498
    3754:	00000155 	.word	0x00000155
    3758:	41004494 	.word	0x41004494
    375c:	00006870 	.word	0x00006870
    3760:	000067d0 	.word	0x000067d0
    3764:	00002b01 	.word	0x00002b01
    3768:	00006818 	.word	0x00006818
    376c:	00002b31 	.word	0x00002b31
    3770:	0000679c 	.word	0x0000679c
    3774:	00003551 	.word	0x00003551
    3778:	2000021e 	.word	0x2000021e
    377c:	20000240 	.word	0x20000240
    3780:	20000242 	.word	0x20000242
    3784:	2000021c 	.word	0x2000021c
    3788:	0000031f 	.word	0x0000031f
    378c:	00002e55 	.word	0x00002e55

00003790 <main>:
{
    3790:	b570      	push	{r4, r5, r6, lr}
	REG_PORT_DIRSET1 = 0x0000ffff;		//LCD data bus, PB00 - PB15
    3792:	4b3e      	ldr	r3, [pc, #248]	; (388c <main+0xfc>)
    3794:	4e3e      	ldr	r6, [pc, #248]	; (3890 <main+0x100>)
    3796:	601e      	str	r6, [r3, #0]
	REG_PORT_DIRSET1 = LCD_Reset;
    3798:	2580      	movs	r5, #128	; 0x80
    379a:	05ed      	lsls	r5, r5, #23
    379c:	601d      	str	r5, [r3, #0]
	REG_PORT_DIRSET1 = LCD_CS;
    379e:	2480      	movs	r4, #128	; 0x80
    37a0:	03e4      	lsls	r4, r4, #15
    37a2:	601c      	str	r4, [r3, #0]
	REG_PORT_DIRSET1 = LCD_WR;
    37a4:	2080      	movs	r0, #128	; 0x80
    37a6:	0280      	lsls	r0, r0, #10
    37a8:	6018      	str	r0, [r3, #0]
	REG_PORT_DIRSET1 = LCD_DC;
    37aa:	2180      	movs	r1, #128	; 0x80
    37ac:	0409      	lsls	r1, r1, #16
    37ae:	6019      	str	r1, [r3, #0]
	REG_PORT_DIRSET1 = LCD_RD;
    37b0:	2280      	movs	r2, #128	; 0x80
    37b2:	0252      	lsls	r2, r2, #9
    37b4:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = 0x0000ffff;
    37b6:	4b37      	ldr	r3, [pc, #220]	; (3894 <main+0x104>)
    37b8:	601e      	str	r6, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_Reset;
    37ba:	601d      	str	r5, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    37bc:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    37be:	6018      	str	r0, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    37c0:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_RD;
    37c2:	601a      	str	r2, [r3, #0]
	configure_adc();
    37c4:	4b34      	ldr	r3, [pc, #208]	; (3898 <main+0x108>)
    37c6:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    37c8:	4b34      	ldr	r3, [pc, #208]	; (389c <main+0x10c>)
    37ca:	681b      	ldr	r3, [r3, #0]
    37cc:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    37ce:	b252      	sxtb	r2, r2
    37d0:	2a00      	cmp	r2, #0
    37d2:	dbfb      	blt.n	37cc <main+0x3c>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    37d4:	7b1a      	ldrb	r2, [r3, #12]
    37d6:	2102      	movs	r1, #2
    37d8:	430a      	orrs	r2, r1
    37da:	731a      	strb	r2, [r3, #12]
    37dc:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    37de:	b252      	sxtb	r2, r2
    37e0:	2a00      	cmp	r2, #0
    37e2:	dbfb      	blt.n	37dc <main+0x4c>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    37e4:	2501      	movs	r5, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    37e6:	2404      	movs	r4, #4
		status_flags |= ADC_STATUS_WINDOW;
    37e8:	2002      	movs	r0, #2
    37ea:	e001      	b.n	37f0 <main+0x60>
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    37ec:	4215      	tst	r5, r2
    37ee:	d10a      	bne.n	3806 <main+0x76>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    37f0:	7e19      	ldrb	r1, [r3, #24]
    37f2:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    37f4:	002a      	movs	r2, r5
    37f6:	400a      	ands	r2, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    37f8:	420c      	tst	r4, r1
    37fa:	d000      	beq.n	37fe <main+0x6e>
		status_flags |= ADC_STATUS_WINDOW;
    37fc:	4302      	orrs	r2, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    37fe:	4208      	tst	r0, r1
    3800:	d0f4      	beq.n	37ec <main+0x5c>
		status_flags |= ADC_STATUS_OVERRUN;
    3802:	4322      	orrs	r2, r4
    3804:	e7f2      	b.n	37ec <main+0x5c>
    3806:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    3808:	b252      	sxtb	r2, r2
    380a:	2a00      	cmp	r2, #0
    380c:	dbfb      	blt.n	3806 <main+0x76>
	*result = adc_module->RESULT.reg;
    380e:	8b5c      	ldrh	r4, [r3, #26]
    3810:	b2a4      	uxth	r4, r4
	adc_module->INTFLAG.reg = int_flags;
    3812:	2201      	movs	r2, #1
    3814:	761a      	strb	r2, [r3, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    3816:	7e19      	ldrb	r1, [r3, #24]
    3818:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    381a:	400a      	ands	r2, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    381c:	0748      	lsls	r0, r1, #29
    381e:	d501      	bpl.n	3824 <main+0x94>
		status_flags |= ADC_STATUS_WINDOW;
    3820:	2002      	movs	r0, #2
    3822:	4302      	orrs	r2, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    3824:	0789      	lsls	r1, r1, #30
    3826:	d501      	bpl.n	382c <main+0x9c>
		status_flags |= ADC_STATUS_OVERRUN;
    3828:	2104      	movs	r1, #4
    382a:	430a      	orrs	r2, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    382c:	0752      	lsls	r2, r2, #29
    382e:	d501      	bpl.n	3834 <main+0xa4>
	adc_module->INTFLAG.reg = int_flags;
    3830:	2202      	movs	r2, #2
    3832:	761a      	strb	r2, [r3, #24]
	system_init();	
    3834:	4b1a      	ldr	r3, [pc, #104]	; (38a0 <main+0x110>)
    3836:	4798      	blx	r3
	delay_init();
    3838:	4b1a      	ldr	r3, [pc, #104]	; (38a4 <main+0x114>)
    383a:	4798      	blx	r3
	srand(adcResult);
    383c:	0020      	movs	r0, r4
    383e:	4b1a      	ldr	r3, [pc, #104]	; (38a8 <main+0x118>)
    3840:	4798      	blx	r3
	configure_usart_USB();
    3842:	4b1a      	ldr	r3, [pc, #104]	; (38ac <main+0x11c>)
    3844:	4798      	blx	r3
	configure_console();
    3846:	4b1a      	ldr	r3, [pc, #104]	; (38b0 <main+0x120>)
    3848:	4798      	blx	r3
	printf("Hello World\n\r");
    384a:	481a      	ldr	r0, [pc, #104]	; (38b4 <main+0x124>)
    384c:	4b1a      	ldr	r3, [pc, #104]	; (38b8 <main+0x128>)
    384e:	4798      	blx	r3
	InitLCD();
    3850:	4b1a      	ldr	r3, [pc, #104]	; (38bc <main+0x12c>)
    3852:	4798      	blx	r3
	splashScreen();
    3854:	4b1a      	ldr	r3, [pc, #104]	; (38c0 <main+0x130>)
    3856:	4798      	blx	r3
	fore_Color_High = ((r&248)|g>>5);
    3858:	2207      	movs	r2, #7
    385a:	4b1a      	ldr	r3, [pc, #104]	; (38c4 <main+0x134>)
    385c:	801a      	strh	r2, [r3, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    385e:	32d9      	adds	r2, #217	; 0xd9
    3860:	4b19      	ldr	r3, [pc, #100]	; (38c8 <main+0x138>)
    3862:	801a      	strh	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3864:	2280      	movs	r2, #128	; 0x80
    3866:	02d2      	lsls	r2, r2, #11
    3868:	4b18      	ldr	r3, [pc, #96]	; (38cc <main+0x13c>)
    386a:	601a      	str	r2, [r3, #0]
	init_TC3();
    386c:	4b18      	ldr	r3, [pc, #96]	; (38d0 <main+0x140>)
    386e:	4798      	blx	r3
	xCharPos = 0;
    3870:	2300      	movs	r3, #0
    3872:	4a18      	ldr	r2, [pc, #96]	; (38d4 <main+0x144>)
    3874:	7013      	strb	r3, [r2, #0]
	yCharPos = 0;
    3876:	4a18      	ldr	r2, [pc, #96]	; (38d8 <main+0x148>)
    3878:	7013      	strb	r3, [r2, #0]
		readKeyboard();
    387a:	4e18      	ldr	r6, [pc, #96]	; (38dc <main+0x14c>)
		printKeyboardBuffer();
    387c:	4d18      	ldr	r5, [pc, #96]	; (38e0 <main+0x150>)
		delay_ms(100);
    387e:	4c19      	ldr	r4, [pc, #100]	; (38e4 <main+0x154>)
		readKeyboard();
    3880:	47b0      	blx	r6
		printKeyboardBuffer();
    3882:	47a8      	blx	r5
		delay_ms(100);
    3884:	2064      	movs	r0, #100	; 0x64
    3886:	47a0      	blx	r4
    3888:	e7fa      	b.n	3880 <main+0xf0>
    388a:	46c0      	nop			; (mov r8, r8)
    388c:	41004488 	.word	0x41004488
    3890:	0000ffff 	.word	0x0000ffff
    3894:	41004494 	.word	0x41004494
    3898:	00001cc9 	.word	0x00001cc9
    389c:	20000220 	.word	0x20000220
    38a0:	00001891 	.word	0x00001891
    38a4:	00000115 	.word	0x00000115
    38a8:	00003af5 	.word	0x00003af5
    38ac:	00001c0d 	.word	0x00001c0d
    38b0:	00001ab9 	.word	0x00001ab9
    38b4:	00006860 	.word	0x00006860
    38b8:	00003ac1 	.word	0x00003ac1
    38bc:	00003569 	.word	0x00003569
    38c0:	00002fe9 	.word	0x00002fe9
    38c4:	2000021e 	.word	0x2000021e
    38c8:	20000240 	.word	0x20000240
    38cc:	e000e100 	.word	0xe000e100
    38d0:	00001bc1 	.word	0x00001bc1
    38d4:	2000017c 	.word	0x2000017c
    38d8:	2000017d 	.word	0x2000017d
    38dc:	00001d29 	.word	0x00001d29
    38e0:	000033fd 	.word	0x000033fd
    38e4:	00000155 	.word	0x00000155

000038e8 <__udivsi3>:
    38e8:	2200      	movs	r2, #0
    38ea:	0843      	lsrs	r3, r0, #1
    38ec:	428b      	cmp	r3, r1
    38ee:	d374      	bcc.n	39da <__udivsi3+0xf2>
    38f0:	0903      	lsrs	r3, r0, #4
    38f2:	428b      	cmp	r3, r1
    38f4:	d35f      	bcc.n	39b6 <__udivsi3+0xce>
    38f6:	0a03      	lsrs	r3, r0, #8
    38f8:	428b      	cmp	r3, r1
    38fa:	d344      	bcc.n	3986 <__udivsi3+0x9e>
    38fc:	0b03      	lsrs	r3, r0, #12
    38fe:	428b      	cmp	r3, r1
    3900:	d328      	bcc.n	3954 <__udivsi3+0x6c>
    3902:	0c03      	lsrs	r3, r0, #16
    3904:	428b      	cmp	r3, r1
    3906:	d30d      	bcc.n	3924 <__udivsi3+0x3c>
    3908:	22ff      	movs	r2, #255	; 0xff
    390a:	0209      	lsls	r1, r1, #8
    390c:	ba12      	rev	r2, r2
    390e:	0c03      	lsrs	r3, r0, #16
    3910:	428b      	cmp	r3, r1
    3912:	d302      	bcc.n	391a <__udivsi3+0x32>
    3914:	1212      	asrs	r2, r2, #8
    3916:	0209      	lsls	r1, r1, #8
    3918:	d065      	beq.n	39e6 <__udivsi3+0xfe>
    391a:	0b03      	lsrs	r3, r0, #12
    391c:	428b      	cmp	r3, r1
    391e:	d319      	bcc.n	3954 <__udivsi3+0x6c>
    3920:	e000      	b.n	3924 <__udivsi3+0x3c>
    3922:	0a09      	lsrs	r1, r1, #8
    3924:	0bc3      	lsrs	r3, r0, #15
    3926:	428b      	cmp	r3, r1
    3928:	d301      	bcc.n	392e <__udivsi3+0x46>
    392a:	03cb      	lsls	r3, r1, #15
    392c:	1ac0      	subs	r0, r0, r3
    392e:	4152      	adcs	r2, r2
    3930:	0b83      	lsrs	r3, r0, #14
    3932:	428b      	cmp	r3, r1
    3934:	d301      	bcc.n	393a <__udivsi3+0x52>
    3936:	038b      	lsls	r3, r1, #14
    3938:	1ac0      	subs	r0, r0, r3
    393a:	4152      	adcs	r2, r2
    393c:	0b43      	lsrs	r3, r0, #13
    393e:	428b      	cmp	r3, r1
    3940:	d301      	bcc.n	3946 <__udivsi3+0x5e>
    3942:	034b      	lsls	r3, r1, #13
    3944:	1ac0      	subs	r0, r0, r3
    3946:	4152      	adcs	r2, r2
    3948:	0b03      	lsrs	r3, r0, #12
    394a:	428b      	cmp	r3, r1
    394c:	d301      	bcc.n	3952 <__udivsi3+0x6a>
    394e:	030b      	lsls	r3, r1, #12
    3950:	1ac0      	subs	r0, r0, r3
    3952:	4152      	adcs	r2, r2
    3954:	0ac3      	lsrs	r3, r0, #11
    3956:	428b      	cmp	r3, r1
    3958:	d301      	bcc.n	395e <__udivsi3+0x76>
    395a:	02cb      	lsls	r3, r1, #11
    395c:	1ac0      	subs	r0, r0, r3
    395e:	4152      	adcs	r2, r2
    3960:	0a83      	lsrs	r3, r0, #10
    3962:	428b      	cmp	r3, r1
    3964:	d301      	bcc.n	396a <__udivsi3+0x82>
    3966:	028b      	lsls	r3, r1, #10
    3968:	1ac0      	subs	r0, r0, r3
    396a:	4152      	adcs	r2, r2
    396c:	0a43      	lsrs	r3, r0, #9
    396e:	428b      	cmp	r3, r1
    3970:	d301      	bcc.n	3976 <__udivsi3+0x8e>
    3972:	024b      	lsls	r3, r1, #9
    3974:	1ac0      	subs	r0, r0, r3
    3976:	4152      	adcs	r2, r2
    3978:	0a03      	lsrs	r3, r0, #8
    397a:	428b      	cmp	r3, r1
    397c:	d301      	bcc.n	3982 <__udivsi3+0x9a>
    397e:	020b      	lsls	r3, r1, #8
    3980:	1ac0      	subs	r0, r0, r3
    3982:	4152      	adcs	r2, r2
    3984:	d2cd      	bcs.n	3922 <__udivsi3+0x3a>
    3986:	09c3      	lsrs	r3, r0, #7
    3988:	428b      	cmp	r3, r1
    398a:	d301      	bcc.n	3990 <__udivsi3+0xa8>
    398c:	01cb      	lsls	r3, r1, #7
    398e:	1ac0      	subs	r0, r0, r3
    3990:	4152      	adcs	r2, r2
    3992:	0983      	lsrs	r3, r0, #6
    3994:	428b      	cmp	r3, r1
    3996:	d301      	bcc.n	399c <__udivsi3+0xb4>
    3998:	018b      	lsls	r3, r1, #6
    399a:	1ac0      	subs	r0, r0, r3
    399c:	4152      	adcs	r2, r2
    399e:	0943      	lsrs	r3, r0, #5
    39a0:	428b      	cmp	r3, r1
    39a2:	d301      	bcc.n	39a8 <__udivsi3+0xc0>
    39a4:	014b      	lsls	r3, r1, #5
    39a6:	1ac0      	subs	r0, r0, r3
    39a8:	4152      	adcs	r2, r2
    39aa:	0903      	lsrs	r3, r0, #4
    39ac:	428b      	cmp	r3, r1
    39ae:	d301      	bcc.n	39b4 <__udivsi3+0xcc>
    39b0:	010b      	lsls	r3, r1, #4
    39b2:	1ac0      	subs	r0, r0, r3
    39b4:	4152      	adcs	r2, r2
    39b6:	08c3      	lsrs	r3, r0, #3
    39b8:	428b      	cmp	r3, r1
    39ba:	d301      	bcc.n	39c0 <__udivsi3+0xd8>
    39bc:	00cb      	lsls	r3, r1, #3
    39be:	1ac0      	subs	r0, r0, r3
    39c0:	4152      	adcs	r2, r2
    39c2:	0883      	lsrs	r3, r0, #2
    39c4:	428b      	cmp	r3, r1
    39c6:	d301      	bcc.n	39cc <__udivsi3+0xe4>
    39c8:	008b      	lsls	r3, r1, #2
    39ca:	1ac0      	subs	r0, r0, r3
    39cc:	4152      	adcs	r2, r2
    39ce:	0843      	lsrs	r3, r0, #1
    39d0:	428b      	cmp	r3, r1
    39d2:	d301      	bcc.n	39d8 <__udivsi3+0xf0>
    39d4:	004b      	lsls	r3, r1, #1
    39d6:	1ac0      	subs	r0, r0, r3
    39d8:	4152      	adcs	r2, r2
    39da:	1a41      	subs	r1, r0, r1
    39dc:	d200      	bcs.n	39e0 <__udivsi3+0xf8>
    39de:	4601      	mov	r1, r0
    39e0:	4152      	adcs	r2, r2
    39e2:	4610      	mov	r0, r2
    39e4:	4770      	bx	lr
    39e6:	e7ff      	b.n	39e8 <__udivsi3+0x100>
    39e8:	b501      	push	{r0, lr}
    39ea:	2000      	movs	r0, #0
    39ec:	f000 f806 	bl	39fc <__aeabi_idiv0>
    39f0:	bd02      	pop	{r1, pc}
    39f2:	46c0      	nop			; (mov r8, r8)

000039f4 <__aeabi_uidivmod>:
    39f4:	2900      	cmp	r1, #0
    39f6:	d0f7      	beq.n	39e8 <__udivsi3+0x100>
    39f8:	e776      	b.n	38e8 <__udivsi3>
    39fa:	4770      	bx	lr

000039fc <__aeabi_idiv0>:
    39fc:	4770      	bx	lr
    39fe:	46c0      	nop			; (mov r8, r8)

00003a00 <__aeabi_lmul>:
    3a00:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a02:	46ce      	mov	lr, r9
    3a04:	4647      	mov	r7, r8
    3a06:	0415      	lsls	r5, r2, #16
    3a08:	0c2d      	lsrs	r5, r5, #16
    3a0a:	002e      	movs	r6, r5
    3a0c:	b580      	push	{r7, lr}
    3a0e:	0407      	lsls	r7, r0, #16
    3a10:	0c14      	lsrs	r4, r2, #16
    3a12:	0c3f      	lsrs	r7, r7, #16
    3a14:	4699      	mov	r9, r3
    3a16:	0c03      	lsrs	r3, r0, #16
    3a18:	437e      	muls	r6, r7
    3a1a:	435d      	muls	r5, r3
    3a1c:	4367      	muls	r7, r4
    3a1e:	4363      	muls	r3, r4
    3a20:	197f      	adds	r7, r7, r5
    3a22:	0c34      	lsrs	r4, r6, #16
    3a24:	19e4      	adds	r4, r4, r7
    3a26:	469c      	mov	ip, r3
    3a28:	42a5      	cmp	r5, r4
    3a2a:	d903      	bls.n	3a34 <__aeabi_lmul+0x34>
    3a2c:	2380      	movs	r3, #128	; 0x80
    3a2e:	025b      	lsls	r3, r3, #9
    3a30:	4698      	mov	r8, r3
    3a32:	44c4      	add	ip, r8
    3a34:	464b      	mov	r3, r9
    3a36:	4351      	muls	r1, r2
    3a38:	4343      	muls	r3, r0
    3a3a:	0436      	lsls	r6, r6, #16
    3a3c:	0c36      	lsrs	r6, r6, #16
    3a3e:	0c25      	lsrs	r5, r4, #16
    3a40:	0424      	lsls	r4, r4, #16
    3a42:	4465      	add	r5, ip
    3a44:	19a4      	adds	r4, r4, r6
    3a46:	1859      	adds	r1, r3, r1
    3a48:	1949      	adds	r1, r1, r5
    3a4a:	0020      	movs	r0, r4
    3a4c:	bc0c      	pop	{r2, r3}
    3a4e:	4690      	mov	r8, r2
    3a50:	4699      	mov	r9, r3
    3a52:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003a54 <__libc_init_array>:
    3a54:	b570      	push	{r4, r5, r6, lr}
    3a56:	2600      	movs	r6, #0
    3a58:	4d0c      	ldr	r5, [pc, #48]	; (3a8c <__libc_init_array+0x38>)
    3a5a:	4c0d      	ldr	r4, [pc, #52]	; (3a90 <__libc_init_array+0x3c>)
    3a5c:	1b64      	subs	r4, r4, r5
    3a5e:	10a4      	asrs	r4, r4, #2
    3a60:	42a6      	cmp	r6, r4
    3a62:	d109      	bne.n	3a78 <__libc_init_array+0x24>
    3a64:	2600      	movs	r6, #0
    3a66:	f003 f955 	bl	6d14 <_init>
    3a6a:	4d0a      	ldr	r5, [pc, #40]	; (3a94 <__libc_init_array+0x40>)
    3a6c:	4c0a      	ldr	r4, [pc, #40]	; (3a98 <__libc_init_array+0x44>)
    3a6e:	1b64      	subs	r4, r4, r5
    3a70:	10a4      	asrs	r4, r4, #2
    3a72:	42a6      	cmp	r6, r4
    3a74:	d105      	bne.n	3a82 <__libc_init_array+0x2e>
    3a76:	bd70      	pop	{r4, r5, r6, pc}
    3a78:	00b3      	lsls	r3, r6, #2
    3a7a:	58eb      	ldr	r3, [r5, r3]
    3a7c:	4798      	blx	r3
    3a7e:	3601      	adds	r6, #1
    3a80:	e7ee      	b.n	3a60 <__libc_init_array+0xc>
    3a82:	00b3      	lsls	r3, r6, #2
    3a84:	58eb      	ldr	r3, [r5, r3]
    3a86:	4798      	blx	r3
    3a88:	3601      	adds	r6, #1
    3a8a:	e7f2      	b.n	3a72 <__libc_init_array+0x1e>
    3a8c:	00006d20 	.word	0x00006d20
    3a90:	00006d20 	.word	0x00006d20
    3a94:	00006d20 	.word	0x00006d20
    3a98:	00006d24 	.word	0x00006d24

00003a9c <memcpy>:
    3a9c:	2300      	movs	r3, #0
    3a9e:	b510      	push	{r4, lr}
    3aa0:	429a      	cmp	r2, r3
    3aa2:	d100      	bne.n	3aa6 <memcpy+0xa>
    3aa4:	bd10      	pop	{r4, pc}
    3aa6:	5ccc      	ldrb	r4, [r1, r3]
    3aa8:	54c4      	strb	r4, [r0, r3]
    3aaa:	3301      	adds	r3, #1
    3aac:	e7f8      	b.n	3aa0 <memcpy+0x4>

00003aae <memset>:
    3aae:	0003      	movs	r3, r0
    3ab0:	1882      	adds	r2, r0, r2
    3ab2:	4293      	cmp	r3, r2
    3ab4:	d100      	bne.n	3ab8 <memset+0xa>
    3ab6:	4770      	bx	lr
    3ab8:	7019      	strb	r1, [r3, #0]
    3aba:	3301      	adds	r3, #1
    3abc:	e7f9      	b.n	3ab2 <memset+0x4>
	...

00003ac0 <iprintf>:
    3ac0:	b40f      	push	{r0, r1, r2, r3}
    3ac2:	4b0b      	ldr	r3, [pc, #44]	; (3af0 <iprintf+0x30>)
    3ac4:	b513      	push	{r0, r1, r4, lr}
    3ac6:	681c      	ldr	r4, [r3, #0]
    3ac8:	2c00      	cmp	r4, #0
    3aca:	d005      	beq.n	3ad8 <iprintf+0x18>
    3acc:	69a3      	ldr	r3, [r4, #24]
    3ace:	2b00      	cmp	r3, #0
    3ad0:	d102      	bne.n	3ad8 <iprintf+0x18>
    3ad2:	0020      	movs	r0, r4
    3ad4:	f000 fa2e 	bl	3f34 <__sinit>
    3ad8:	ab05      	add	r3, sp, #20
    3ada:	9a04      	ldr	r2, [sp, #16]
    3adc:	68a1      	ldr	r1, [r4, #8]
    3ade:	0020      	movs	r0, r4
    3ae0:	9301      	str	r3, [sp, #4]
    3ae2:	f000 fc03 	bl	42ec <_vfiprintf_r>
    3ae6:	bc16      	pop	{r1, r2, r4}
    3ae8:	bc08      	pop	{r3}
    3aea:	b004      	add	sp, #16
    3aec:	4718      	bx	r3
    3aee:	46c0      	nop			; (mov r8, r8)
    3af0:	20000038 	.word	0x20000038

00003af4 <srand>:
    3af4:	4b10      	ldr	r3, [pc, #64]	; (3b38 <srand+0x44>)
    3af6:	b570      	push	{r4, r5, r6, lr}
    3af8:	681c      	ldr	r4, [r3, #0]
    3afa:	0005      	movs	r5, r0
    3afc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3afe:	2b00      	cmp	r3, #0
    3b00:	d115      	bne.n	3b2e <srand+0x3a>
    3b02:	2018      	movs	r0, #24
    3b04:	f000 fb18 	bl	4138 <malloc>
    3b08:	4b0c      	ldr	r3, [pc, #48]	; (3b3c <srand+0x48>)
    3b0a:	63a0      	str	r0, [r4, #56]	; 0x38
    3b0c:	8003      	strh	r3, [r0, #0]
    3b0e:	4b0c      	ldr	r3, [pc, #48]	; (3b40 <srand+0x4c>)
    3b10:	2201      	movs	r2, #1
    3b12:	8043      	strh	r3, [r0, #2]
    3b14:	4b0b      	ldr	r3, [pc, #44]	; (3b44 <srand+0x50>)
    3b16:	8083      	strh	r3, [r0, #4]
    3b18:	4b0b      	ldr	r3, [pc, #44]	; (3b48 <srand+0x54>)
    3b1a:	80c3      	strh	r3, [r0, #6]
    3b1c:	4b0b      	ldr	r3, [pc, #44]	; (3b4c <srand+0x58>)
    3b1e:	8103      	strh	r3, [r0, #8]
    3b20:	2305      	movs	r3, #5
    3b22:	8143      	strh	r3, [r0, #10]
    3b24:	3306      	adds	r3, #6
    3b26:	8183      	strh	r3, [r0, #12]
    3b28:	2300      	movs	r3, #0
    3b2a:	6102      	str	r2, [r0, #16]
    3b2c:	6143      	str	r3, [r0, #20]
    3b2e:	2200      	movs	r2, #0
    3b30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3b32:	611d      	str	r5, [r3, #16]
    3b34:	615a      	str	r2, [r3, #20]
    3b36:	bd70      	pop	{r4, r5, r6, pc}
    3b38:	20000038 	.word	0x20000038
    3b3c:	0000330e 	.word	0x0000330e
    3b40:	ffffabcd 	.word	0xffffabcd
    3b44:	00001234 	.word	0x00001234
    3b48:	ffffe66d 	.word	0xffffe66d
    3b4c:	ffffdeec 	.word	0xffffdeec

00003b50 <rand>:
    3b50:	4b15      	ldr	r3, [pc, #84]	; (3ba8 <rand+0x58>)
    3b52:	b510      	push	{r4, lr}
    3b54:	681c      	ldr	r4, [r3, #0]
    3b56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3b58:	2b00      	cmp	r3, #0
    3b5a:	d115      	bne.n	3b88 <rand+0x38>
    3b5c:	2018      	movs	r0, #24
    3b5e:	f000 faeb 	bl	4138 <malloc>
    3b62:	4b12      	ldr	r3, [pc, #72]	; (3bac <rand+0x5c>)
    3b64:	63a0      	str	r0, [r4, #56]	; 0x38
    3b66:	8003      	strh	r3, [r0, #0]
    3b68:	4b11      	ldr	r3, [pc, #68]	; (3bb0 <rand+0x60>)
    3b6a:	2201      	movs	r2, #1
    3b6c:	8043      	strh	r3, [r0, #2]
    3b6e:	4b11      	ldr	r3, [pc, #68]	; (3bb4 <rand+0x64>)
    3b70:	8083      	strh	r3, [r0, #4]
    3b72:	4b11      	ldr	r3, [pc, #68]	; (3bb8 <rand+0x68>)
    3b74:	80c3      	strh	r3, [r0, #6]
    3b76:	4b11      	ldr	r3, [pc, #68]	; (3bbc <rand+0x6c>)
    3b78:	8103      	strh	r3, [r0, #8]
    3b7a:	2305      	movs	r3, #5
    3b7c:	8143      	strh	r3, [r0, #10]
    3b7e:	3306      	adds	r3, #6
    3b80:	8183      	strh	r3, [r0, #12]
    3b82:	2300      	movs	r3, #0
    3b84:	6102      	str	r2, [r0, #16]
    3b86:	6143      	str	r3, [r0, #20]
    3b88:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    3b8a:	4a0d      	ldr	r2, [pc, #52]	; (3bc0 <rand+0x70>)
    3b8c:	6920      	ldr	r0, [r4, #16]
    3b8e:	6961      	ldr	r1, [r4, #20]
    3b90:	4b0c      	ldr	r3, [pc, #48]	; (3bc4 <rand+0x74>)
    3b92:	f7ff ff35 	bl	3a00 <__aeabi_lmul>
    3b96:	2201      	movs	r2, #1
    3b98:	2300      	movs	r3, #0
    3b9a:	1880      	adds	r0, r0, r2
    3b9c:	4159      	adcs	r1, r3
    3b9e:	6120      	str	r0, [r4, #16]
    3ba0:	6161      	str	r1, [r4, #20]
    3ba2:	0048      	lsls	r0, r1, #1
    3ba4:	0840      	lsrs	r0, r0, #1
    3ba6:	bd10      	pop	{r4, pc}
    3ba8:	20000038 	.word	0x20000038
    3bac:	0000330e 	.word	0x0000330e
    3bb0:	ffffabcd 	.word	0xffffabcd
    3bb4:	00001234 	.word	0x00001234
    3bb8:	ffffe66d 	.word	0xffffe66d
    3bbc:	ffffdeec 	.word	0xffffdeec
    3bc0:	4c957f2d 	.word	0x4c957f2d
    3bc4:	5851f42d 	.word	0x5851f42d

00003bc8 <setbuf>:
    3bc8:	424a      	negs	r2, r1
    3bca:	414a      	adcs	r2, r1
    3bcc:	2380      	movs	r3, #128	; 0x80
    3bce:	b510      	push	{r4, lr}
    3bd0:	0052      	lsls	r2, r2, #1
    3bd2:	00db      	lsls	r3, r3, #3
    3bd4:	f000 f802 	bl	3bdc <setvbuf>
    3bd8:	bd10      	pop	{r4, pc}
	...

00003bdc <setvbuf>:
    3bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bde:	001d      	movs	r5, r3
    3be0:	4b4f      	ldr	r3, [pc, #316]	; (3d20 <setvbuf+0x144>)
    3be2:	b085      	sub	sp, #20
    3be4:	681e      	ldr	r6, [r3, #0]
    3be6:	0004      	movs	r4, r0
    3be8:	000f      	movs	r7, r1
    3bea:	9200      	str	r2, [sp, #0]
    3bec:	2e00      	cmp	r6, #0
    3bee:	d005      	beq.n	3bfc <setvbuf+0x20>
    3bf0:	69b3      	ldr	r3, [r6, #24]
    3bf2:	2b00      	cmp	r3, #0
    3bf4:	d102      	bne.n	3bfc <setvbuf+0x20>
    3bf6:	0030      	movs	r0, r6
    3bf8:	f000 f99c 	bl	3f34 <__sinit>
    3bfc:	4b49      	ldr	r3, [pc, #292]	; (3d24 <setvbuf+0x148>)
    3bfe:	429c      	cmp	r4, r3
    3c00:	d150      	bne.n	3ca4 <setvbuf+0xc8>
    3c02:	6874      	ldr	r4, [r6, #4]
    3c04:	9b00      	ldr	r3, [sp, #0]
    3c06:	2b02      	cmp	r3, #2
    3c08:	d005      	beq.n	3c16 <setvbuf+0x3a>
    3c0a:	2b01      	cmp	r3, #1
    3c0c:	d900      	bls.n	3c10 <setvbuf+0x34>
    3c0e:	e084      	b.n	3d1a <setvbuf+0x13e>
    3c10:	2d00      	cmp	r5, #0
    3c12:	da00      	bge.n	3c16 <setvbuf+0x3a>
    3c14:	e081      	b.n	3d1a <setvbuf+0x13e>
    3c16:	0021      	movs	r1, r4
    3c18:	0030      	movs	r0, r6
    3c1a:	f000 f91d 	bl	3e58 <_fflush_r>
    3c1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3c20:	2900      	cmp	r1, #0
    3c22:	d008      	beq.n	3c36 <setvbuf+0x5a>
    3c24:	0023      	movs	r3, r4
    3c26:	3344      	adds	r3, #68	; 0x44
    3c28:	4299      	cmp	r1, r3
    3c2a:	d002      	beq.n	3c32 <setvbuf+0x56>
    3c2c:	0030      	movs	r0, r6
    3c2e:	f000 fa8d 	bl	414c <_free_r>
    3c32:	2300      	movs	r3, #0
    3c34:	6363      	str	r3, [r4, #52]	; 0x34
    3c36:	2300      	movs	r3, #0
    3c38:	61a3      	str	r3, [r4, #24]
    3c3a:	6063      	str	r3, [r4, #4]
    3c3c:	89a3      	ldrh	r3, [r4, #12]
    3c3e:	061b      	lsls	r3, r3, #24
    3c40:	d503      	bpl.n	3c4a <setvbuf+0x6e>
    3c42:	6921      	ldr	r1, [r4, #16]
    3c44:	0030      	movs	r0, r6
    3c46:	f000 fa81 	bl	414c <_free_r>
    3c4a:	89a3      	ldrh	r3, [r4, #12]
    3c4c:	4a36      	ldr	r2, [pc, #216]	; (3d28 <setvbuf+0x14c>)
    3c4e:	4013      	ands	r3, r2
    3c50:	81a3      	strh	r3, [r4, #12]
    3c52:	9b00      	ldr	r3, [sp, #0]
    3c54:	2b02      	cmp	r3, #2
    3c56:	d05a      	beq.n	3d0e <setvbuf+0x132>
    3c58:	ab03      	add	r3, sp, #12
    3c5a:	aa02      	add	r2, sp, #8
    3c5c:	0021      	movs	r1, r4
    3c5e:	0030      	movs	r0, r6
    3c60:	f000 f9fe 	bl	4060 <__swhatbuf_r>
    3c64:	89a3      	ldrh	r3, [r4, #12]
    3c66:	4318      	orrs	r0, r3
    3c68:	81a0      	strh	r0, [r4, #12]
    3c6a:	2d00      	cmp	r5, #0
    3c6c:	d124      	bne.n	3cb8 <setvbuf+0xdc>
    3c6e:	9d02      	ldr	r5, [sp, #8]
    3c70:	0028      	movs	r0, r5
    3c72:	f000 fa61 	bl	4138 <malloc>
    3c76:	9501      	str	r5, [sp, #4]
    3c78:	1e07      	subs	r7, r0, #0
    3c7a:	d142      	bne.n	3d02 <setvbuf+0x126>
    3c7c:	9b02      	ldr	r3, [sp, #8]
    3c7e:	9301      	str	r3, [sp, #4]
    3c80:	42ab      	cmp	r3, r5
    3c82:	d139      	bne.n	3cf8 <setvbuf+0x11c>
    3c84:	2001      	movs	r0, #1
    3c86:	4240      	negs	r0, r0
    3c88:	2302      	movs	r3, #2
    3c8a:	89a2      	ldrh	r2, [r4, #12]
    3c8c:	4313      	orrs	r3, r2
    3c8e:	81a3      	strh	r3, [r4, #12]
    3c90:	2300      	movs	r3, #0
    3c92:	60a3      	str	r3, [r4, #8]
    3c94:	0023      	movs	r3, r4
    3c96:	3347      	adds	r3, #71	; 0x47
    3c98:	6023      	str	r3, [r4, #0]
    3c9a:	6123      	str	r3, [r4, #16]
    3c9c:	2301      	movs	r3, #1
    3c9e:	6163      	str	r3, [r4, #20]
    3ca0:	b005      	add	sp, #20
    3ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ca4:	4b21      	ldr	r3, [pc, #132]	; (3d2c <setvbuf+0x150>)
    3ca6:	429c      	cmp	r4, r3
    3ca8:	d101      	bne.n	3cae <setvbuf+0xd2>
    3caa:	68b4      	ldr	r4, [r6, #8]
    3cac:	e7aa      	b.n	3c04 <setvbuf+0x28>
    3cae:	4b20      	ldr	r3, [pc, #128]	; (3d30 <setvbuf+0x154>)
    3cb0:	429c      	cmp	r4, r3
    3cb2:	d1a7      	bne.n	3c04 <setvbuf+0x28>
    3cb4:	68f4      	ldr	r4, [r6, #12]
    3cb6:	e7a5      	b.n	3c04 <setvbuf+0x28>
    3cb8:	2f00      	cmp	r7, #0
    3cba:	d0d9      	beq.n	3c70 <setvbuf+0x94>
    3cbc:	69b3      	ldr	r3, [r6, #24]
    3cbe:	2b00      	cmp	r3, #0
    3cc0:	d102      	bne.n	3cc8 <setvbuf+0xec>
    3cc2:	0030      	movs	r0, r6
    3cc4:	f000 f936 	bl	3f34 <__sinit>
    3cc8:	9b00      	ldr	r3, [sp, #0]
    3cca:	2b01      	cmp	r3, #1
    3ccc:	d103      	bne.n	3cd6 <setvbuf+0xfa>
    3cce:	89a3      	ldrh	r3, [r4, #12]
    3cd0:	9a00      	ldr	r2, [sp, #0]
    3cd2:	431a      	orrs	r2, r3
    3cd4:	81a2      	strh	r2, [r4, #12]
    3cd6:	2008      	movs	r0, #8
    3cd8:	89a3      	ldrh	r3, [r4, #12]
    3cda:	6027      	str	r7, [r4, #0]
    3cdc:	6127      	str	r7, [r4, #16]
    3cde:	6165      	str	r5, [r4, #20]
    3ce0:	4018      	ands	r0, r3
    3ce2:	d018      	beq.n	3d16 <setvbuf+0x13a>
    3ce4:	2001      	movs	r0, #1
    3ce6:	4018      	ands	r0, r3
    3ce8:	2300      	movs	r3, #0
    3cea:	4298      	cmp	r0, r3
    3cec:	d011      	beq.n	3d12 <setvbuf+0x136>
    3cee:	426d      	negs	r5, r5
    3cf0:	60a3      	str	r3, [r4, #8]
    3cf2:	61a5      	str	r5, [r4, #24]
    3cf4:	0018      	movs	r0, r3
    3cf6:	e7d3      	b.n	3ca0 <setvbuf+0xc4>
    3cf8:	9801      	ldr	r0, [sp, #4]
    3cfa:	f000 fa1d 	bl	4138 <malloc>
    3cfe:	1e07      	subs	r7, r0, #0
    3d00:	d0c0      	beq.n	3c84 <setvbuf+0xa8>
    3d02:	2380      	movs	r3, #128	; 0x80
    3d04:	89a2      	ldrh	r2, [r4, #12]
    3d06:	9d01      	ldr	r5, [sp, #4]
    3d08:	4313      	orrs	r3, r2
    3d0a:	81a3      	strh	r3, [r4, #12]
    3d0c:	e7d6      	b.n	3cbc <setvbuf+0xe0>
    3d0e:	2000      	movs	r0, #0
    3d10:	e7ba      	b.n	3c88 <setvbuf+0xac>
    3d12:	60a5      	str	r5, [r4, #8]
    3d14:	e7c4      	b.n	3ca0 <setvbuf+0xc4>
    3d16:	60a0      	str	r0, [r4, #8]
    3d18:	e7c2      	b.n	3ca0 <setvbuf+0xc4>
    3d1a:	2001      	movs	r0, #1
    3d1c:	4240      	negs	r0, r0
    3d1e:	e7bf      	b.n	3ca0 <setvbuf+0xc4>
    3d20:	20000038 	.word	0x20000038
    3d24:	00006ca0 	.word	0x00006ca0
    3d28:	fffff35c 	.word	0xfffff35c
    3d2c:	00006cc0 	.word	0x00006cc0
    3d30:	00006c80 	.word	0x00006c80

00003d34 <strlen>:
    3d34:	2300      	movs	r3, #0
    3d36:	5cc2      	ldrb	r2, [r0, r3]
    3d38:	3301      	adds	r3, #1
    3d3a:	2a00      	cmp	r2, #0
    3d3c:	d1fb      	bne.n	3d36 <strlen+0x2>
    3d3e:	1e58      	subs	r0, r3, #1
    3d40:	4770      	bx	lr
	...

00003d44 <__sflush_r>:
    3d44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3d46:	898a      	ldrh	r2, [r1, #12]
    3d48:	0005      	movs	r5, r0
    3d4a:	000c      	movs	r4, r1
    3d4c:	0713      	lsls	r3, r2, #28
    3d4e:	d460      	bmi.n	3e12 <__sflush_r+0xce>
    3d50:	684b      	ldr	r3, [r1, #4]
    3d52:	2b00      	cmp	r3, #0
    3d54:	dc04      	bgt.n	3d60 <__sflush_r+0x1c>
    3d56:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3d58:	2b00      	cmp	r3, #0
    3d5a:	dc01      	bgt.n	3d60 <__sflush_r+0x1c>
    3d5c:	2000      	movs	r0, #0
    3d5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3d60:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3d62:	2f00      	cmp	r7, #0
    3d64:	d0fa      	beq.n	3d5c <__sflush_r+0x18>
    3d66:	2300      	movs	r3, #0
    3d68:	682e      	ldr	r6, [r5, #0]
    3d6a:	602b      	str	r3, [r5, #0]
    3d6c:	2380      	movs	r3, #128	; 0x80
    3d6e:	015b      	lsls	r3, r3, #5
    3d70:	401a      	ands	r2, r3
    3d72:	d034      	beq.n	3dde <__sflush_r+0x9a>
    3d74:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3d76:	89a3      	ldrh	r3, [r4, #12]
    3d78:	075b      	lsls	r3, r3, #29
    3d7a:	d506      	bpl.n	3d8a <__sflush_r+0x46>
    3d7c:	6863      	ldr	r3, [r4, #4]
    3d7e:	1ac0      	subs	r0, r0, r3
    3d80:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3d82:	2b00      	cmp	r3, #0
    3d84:	d001      	beq.n	3d8a <__sflush_r+0x46>
    3d86:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3d88:	1ac0      	subs	r0, r0, r3
    3d8a:	0002      	movs	r2, r0
    3d8c:	6a21      	ldr	r1, [r4, #32]
    3d8e:	2300      	movs	r3, #0
    3d90:	0028      	movs	r0, r5
    3d92:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3d94:	47b8      	blx	r7
    3d96:	89a1      	ldrh	r1, [r4, #12]
    3d98:	1c43      	adds	r3, r0, #1
    3d9a:	d106      	bne.n	3daa <__sflush_r+0x66>
    3d9c:	682b      	ldr	r3, [r5, #0]
    3d9e:	2b1d      	cmp	r3, #29
    3da0:	d831      	bhi.n	3e06 <__sflush_r+0xc2>
    3da2:	4a2c      	ldr	r2, [pc, #176]	; (3e54 <__sflush_r+0x110>)
    3da4:	40da      	lsrs	r2, r3
    3da6:	07d3      	lsls	r3, r2, #31
    3da8:	d52d      	bpl.n	3e06 <__sflush_r+0xc2>
    3daa:	2300      	movs	r3, #0
    3dac:	6063      	str	r3, [r4, #4]
    3dae:	6923      	ldr	r3, [r4, #16]
    3db0:	6023      	str	r3, [r4, #0]
    3db2:	04cb      	lsls	r3, r1, #19
    3db4:	d505      	bpl.n	3dc2 <__sflush_r+0x7e>
    3db6:	1c43      	adds	r3, r0, #1
    3db8:	d102      	bne.n	3dc0 <__sflush_r+0x7c>
    3dba:	682b      	ldr	r3, [r5, #0]
    3dbc:	2b00      	cmp	r3, #0
    3dbe:	d100      	bne.n	3dc2 <__sflush_r+0x7e>
    3dc0:	6560      	str	r0, [r4, #84]	; 0x54
    3dc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3dc4:	602e      	str	r6, [r5, #0]
    3dc6:	2900      	cmp	r1, #0
    3dc8:	d0c8      	beq.n	3d5c <__sflush_r+0x18>
    3dca:	0023      	movs	r3, r4
    3dcc:	3344      	adds	r3, #68	; 0x44
    3dce:	4299      	cmp	r1, r3
    3dd0:	d002      	beq.n	3dd8 <__sflush_r+0x94>
    3dd2:	0028      	movs	r0, r5
    3dd4:	f000 f9ba 	bl	414c <_free_r>
    3dd8:	2000      	movs	r0, #0
    3dda:	6360      	str	r0, [r4, #52]	; 0x34
    3ddc:	e7bf      	b.n	3d5e <__sflush_r+0x1a>
    3dde:	2301      	movs	r3, #1
    3de0:	6a21      	ldr	r1, [r4, #32]
    3de2:	0028      	movs	r0, r5
    3de4:	47b8      	blx	r7
    3de6:	1c43      	adds	r3, r0, #1
    3de8:	d1c5      	bne.n	3d76 <__sflush_r+0x32>
    3dea:	682b      	ldr	r3, [r5, #0]
    3dec:	2b00      	cmp	r3, #0
    3dee:	d0c2      	beq.n	3d76 <__sflush_r+0x32>
    3df0:	2b1d      	cmp	r3, #29
    3df2:	d001      	beq.n	3df8 <__sflush_r+0xb4>
    3df4:	2b16      	cmp	r3, #22
    3df6:	d101      	bne.n	3dfc <__sflush_r+0xb8>
    3df8:	602e      	str	r6, [r5, #0]
    3dfa:	e7af      	b.n	3d5c <__sflush_r+0x18>
    3dfc:	2340      	movs	r3, #64	; 0x40
    3dfe:	89a2      	ldrh	r2, [r4, #12]
    3e00:	4313      	orrs	r3, r2
    3e02:	81a3      	strh	r3, [r4, #12]
    3e04:	e7ab      	b.n	3d5e <__sflush_r+0x1a>
    3e06:	2340      	movs	r3, #64	; 0x40
    3e08:	430b      	orrs	r3, r1
    3e0a:	2001      	movs	r0, #1
    3e0c:	81a3      	strh	r3, [r4, #12]
    3e0e:	4240      	negs	r0, r0
    3e10:	e7a5      	b.n	3d5e <__sflush_r+0x1a>
    3e12:	690f      	ldr	r7, [r1, #16]
    3e14:	2f00      	cmp	r7, #0
    3e16:	d0a1      	beq.n	3d5c <__sflush_r+0x18>
    3e18:	680b      	ldr	r3, [r1, #0]
    3e1a:	600f      	str	r7, [r1, #0]
    3e1c:	1bdb      	subs	r3, r3, r7
    3e1e:	9301      	str	r3, [sp, #4]
    3e20:	2300      	movs	r3, #0
    3e22:	0792      	lsls	r2, r2, #30
    3e24:	d100      	bne.n	3e28 <__sflush_r+0xe4>
    3e26:	694b      	ldr	r3, [r1, #20]
    3e28:	60a3      	str	r3, [r4, #8]
    3e2a:	9b01      	ldr	r3, [sp, #4]
    3e2c:	2b00      	cmp	r3, #0
    3e2e:	dc00      	bgt.n	3e32 <__sflush_r+0xee>
    3e30:	e794      	b.n	3d5c <__sflush_r+0x18>
    3e32:	9b01      	ldr	r3, [sp, #4]
    3e34:	003a      	movs	r2, r7
    3e36:	6a21      	ldr	r1, [r4, #32]
    3e38:	0028      	movs	r0, r5
    3e3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3e3c:	47b0      	blx	r6
    3e3e:	2800      	cmp	r0, #0
    3e40:	dc03      	bgt.n	3e4a <__sflush_r+0x106>
    3e42:	2340      	movs	r3, #64	; 0x40
    3e44:	89a2      	ldrh	r2, [r4, #12]
    3e46:	4313      	orrs	r3, r2
    3e48:	e7df      	b.n	3e0a <__sflush_r+0xc6>
    3e4a:	9b01      	ldr	r3, [sp, #4]
    3e4c:	183f      	adds	r7, r7, r0
    3e4e:	1a1b      	subs	r3, r3, r0
    3e50:	9301      	str	r3, [sp, #4]
    3e52:	e7ea      	b.n	3e2a <__sflush_r+0xe6>
    3e54:	20400001 	.word	0x20400001

00003e58 <_fflush_r>:
    3e58:	690b      	ldr	r3, [r1, #16]
    3e5a:	b570      	push	{r4, r5, r6, lr}
    3e5c:	0005      	movs	r5, r0
    3e5e:	000c      	movs	r4, r1
    3e60:	2b00      	cmp	r3, #0
    3e62:	d101      	bne.n	3e68 <_fflush_r+0x10>
    3e64:	2000      	movs	r0, #0
    3e66:	bd70      	pop	{r4, r5, r6, pc}
    3e68:	2800      	cmp	r0, #0
    3e6a:	d004      	beq.n	3e76 <_fflush_r+0x1e>
    3e6c:	6983      	ldr	r3, [r0, #24]
    3e6e:	2b00      	cmp	r3, #0
    3e70:	d101      	bne.n	3e76 <_fflush_r+0x1e>
    3e72:	f000 f85f 	bl	3f34 <__sinit>
    3e76:	4b0b      	ldr	r3, [pc, #44]	; (3ea4 <_fflush_r+0x4c>)
    3e78:	429c      	cmp	r4, r3
    3e7a:	d109      	bne.n	3e90 <_fflush_r+0x38>
    3e7c:	686c      	ldr	r4, [r5, #4]
    3e7e:	220c      	movs	r2, #12
    3e80:	5ea3      	ldrsh	r3, [r4, r2]
    3e82:	2b00      	cmp	r3, #0
    3e84:	d0ee      	beq.n	3e64 <_fflush_r+0xc>
    3e86:	0021      	movs	r1, r4
    3e88:	0028      	movs	r0, r5
    3e8a:	f7ff ff5b 	bl	3d44 <__sflush_r>
    3e8e:	e7ea      	b.n	3e66 <_fflush_r+0xe>
    3e90:	4b05      	ldr	r3, [pc, #20]	; (3ea8 <_fflush_r+0x50>)
    3e92:	429c      	cmp	r4, r3
    3e94:	d101      	bne.n	3e9a <_fflush_r+0x42>
    3e96:	68ac      	ldr	r4, [r5, #8]
    3e98:	e7f1      	b.n	3e7e <_fflush_r+0x26>
    3e9a:	4b04      	ldr	r3, [pc, #16]	; (3eac <_fflush_r+0x54>)
    3e9c:	429c      	cmp	r4, r3
    3e9e:	d1ee      	bne.n	3e7e <_fflush_r+0x26>
    3ea0:	68ec      	ldr	r4, [r5, #12]
    3ea2:	e7ec      	b.n	3e7e <_fflush_r+0x26>
    3ea4:	00006ca0 	.word	0x00006ca0
    3ea8:	00006cc0 	.word	0x00006cc0
    3eac:	00006c80 	.word	0x00006c80

00003eb0 <_cleanup_r>:
    3eb0:	b510      	push	{r4, lr}
    3eb2:	4902      	ldr	r1, [pc, #8]	; (3ebc <_cleanup_r+0xc>)
    3eb4:	f000 f8b2 	bl	401c <_fwalk_reent>
    3eb8:	bd10      	pop	{r4, pc}
    3eba:	46c0      	nop			; (mov r8, r8)
    3ebc:	00003e59 	.word	0x00003e59

00003ec0 <std.isra.0>:
    3ec0:	2300      	movs	r3, #0
    3ec2:	b510      	push	{r4, lr}
    3ec4:	0004      	movs	r4, r0
    3ec6:	6003      	str	r3, [r0, #0]
    3ec8:	6043      	str	r3, [r0, #4]
    3eca:	6083      	str	r3, [r0, #8]
    3ecc:	8181      	strh	r1, [r0, #12]
    3ece:	6643      	str	r3, [r0, #100]	; 0x64
    3ed0:	81c2      	strh	r2, [r0, #14]
    3ed2:	6103      	str	r3, [r0, #16]
    3ed4:	6143      	str	r3, [r0, #20]
    3ed6:	6183      	str	r3, [r0, #24]
    3ed8:	0019      	movs	r1, r3
    3eda:	2208      	movs	r2, #8
    3edc:	305c      	adds	r0, #92	; 0x5c
    3ede:	f7ff fde6 	bl	3aae <memset>
    3ee2:	4b05      	ldr	r3, [pc, #20]	; (3ef8 <std.isra.0+0x38>)
    3ee4:	6224      	str	r4, [r4, #32]
    3ee6:	6263      	str	r3, [r4, #36]	; 0x24
    3ee8:	4b04      	ldr	r3, [pc, #16]	; (3efc <std.isra.0+0x3c>)
    3eea:	62a3      	str	r3, [r4, #40]	; 0x28
    3eec:	4b04      	ldr	r3, [pc, #16]	; (3f00 <std.isra.0+0x40>)
    3eee:	62e3      	str	r3, [r4, #44]	; 0x2c
    3ef0:	4b04      	ldr	r3, [pc, #16]	; (3f04 <std.isra.0+0x44>)
    3ef2:	6323      	str	r3, [r4, #48]	; 0x30
    3ef4:	bd10      	pop	{r4, pc}
    3ef6:	46c0      	nop			; (mov r8, r8)
    3ef8:	00004859 	.word	0x00004859
    3efc:	00004881 	.word	0x00004881
    3f00:	000048b9 	.word	0x000048b9
    3f04:	000048e5 	.word	0x000048e5

00003f08 <__sfmoreglue>:
    3f08:	b570      	push	{r4, r5, r6, lr}
    3f0a:	2568      	movs	r5, #104	; 0x68
    3f0c:	1e4a      	subs	r2, r1, #1
    3f0e:	4355      	muls	r5, r2
    3f10:	000e      	movs	r6, r1
    3f12:	0029      	movs	r1, r5
    3f14:	3174      	adds	r1, #116	; 0x74
    3f16:	f000 f963 	bl	41e0 <_malloc_r>
    3f1a:	1e04      	subs	r4, r0, #0
    3f1c:	d008      	beq.n	3f30 <__sfmoreglue+0x28>
    3f1e:	2100      	movs	r1, #0
    3f20:	002a      	movs	r2, r5
    3f22:	6001      	str	r1, [r0, #0]
    3f24:	6046      	str	r6, [r0, #4]
    3f26:	300c      	adds	r0, #12
    3f28:	60a0      	str	r0, [r4, #8]
    3f2a:	3268      	adds	r2, #104	; 0x68
    3f2c:	f7ff fdbf 	bl	3aae <memset>
    3f30:	0020      	movs	r0, r4
    3f32:	bd70      	pop	{r4, r5, r6, pc}

00003f34 <__sinit>:
    3f34:	6983      	ldr	r3, [r0, #24]
    3f36:	b513      	push	{r0, r1, r4, lr}
    3f38:	0004      	movs	r4, r0
    3f3a:	2b00      	cmp	r3, #0
    3f3c:	d128      	bne.n	3f90 <__sinit+0x5c>
    3f3e:	6483      	str	r3, [r0, #72]	; 0x48
    3f40:	64c3      	str	r3, [r0, #76]	; 0x4c
    3f42:	6503      	str	r3, [r0, #80]	; 0x50
    3f44:	4b13      	ldr	r3, [pc, #76]	; (3f94 <__sinit+0x60>)
    3f46:	4a14      	ldr	r2, [pc, #80]	; (3f98 <__sinit+0x64>)
    3f48:	681b      	ldr	r3, [r3, #0]
    3f4a:	6282      	str	r2, [r0, #40]	; 0x28
    3f4c:	9301      	str	r3, [sp, #4]
    3f4e:	4298      	cmp	r0, r3
    3f50:	d101      	bne.n	3f56 <__sinit+0x22>
    3f52:	2301      	movs	r3, #1
    3f54:	6183      	str	r3, [r0, #24]
    3f56:	0020      	movs	r0, r4
    3f58:	f000 f820 	bl	3f9c <__sfp>
    3f5c:	6060      	str	r0, [r4, #4]
    3f5e:	0020      	movs	r0, r4
    3f60:	f000 f81c 	bl	3f9c <__sfp>
    3f64:	60a0      	str	r0, [r4, #8]
    3f66:	0020      	movs	r0, r4
    3f68:	f000 f818 	bl	3f9c <__sfp>
    3f6c:	2200      	movs	r2, #0
    3f6e:	60e0      	str	r0, [r4, #12]
    3f70:	2104      	movs	r1, #4
    3f72:	6860      	ldr	r0, [r4, #4]
    3f74:	f7ff ffa4 	bl	3ec0 <std.isra.0>
    3f78:	2201      	movs	r2, #1
    3f7a:	2109      	movs	r1, #9
    3f7c:	68a0      	ldr	r0, [r4, #8]
    3f7e:	f7ff ff9f 	bl	3ec0 <std.isra.0>
    3f82:	2202      	movs	r2, #2
    3f84:	2112      	movs	r1, #18
    3f86:	68e0      	ldr	r0, [r4, #12]
    3f88:	f7ff ff9a 	bl	3ec0 <std.isra.0>
    3f8c:	2301      	movs	r3, #1
    3f8e:	61a3      	str	r3, [r4, #24]
    3f90:	bd13      	pop	{r0, r1, r4, pc}
    3f92:	46c0      	nop			; (mov r8, r8)
    3f94:	00006c7c 	.word	0x00006c7c
    3f98:	00003eb1 	.word	0x00003eb1

00003f9c <__sfp>:
    3f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f9e:	4b1e      	ldr	r3, [pc, #120]	; (4018 <__sfp+0x7c>)
    3fa0:	0007      	movs	r7, r0
    3fa2:	681e      	ldr	r6, [r3, #0]
    3fa4:	69b3      	ldr	r3, [r6, #24]
    3fa6:	2b00      	cmp	r3, #0
    3fa8:	d102      	bne.n	3fb0 <__sfp+0x14>
    3faa:	0030      	movs	r0, r6
    3fac:	f7ff ffc2 	bl	3f34 <__sinit>
    3fb0:	3648      	adds	r6, #72	; 0x48
    3fb2:	68b4      	ldr	r4, [r6, #8]
    3fb4:	6873      	ldr	r3, [r6, #4]
    3fb6:	3b01      	subs	r3, #1
    3fb8:	d504      	bpl.n	3fc4 <__sfp+0x28>
    3fba:	6833      	ldr	r3, [r6, #0]
    3fbc:	2b00      	cmp	r3, #0
    3fbe:	d007      	beq.n	3fd0 <__sfp+0x34>
    3fc0:	6836      	ldr	r6, [r6, #0]
    3fc2:	e7f6      	b.n	3fb2 <__sfp+0x16>
    3fc4:	220c      	movs	r2, #12
    3fc6:	5ea5      	ldrsh	r5, [r4, r2]
    3fc8:	2d00      	cmp	r5, #0
    3fca:	d00d      	beq.n	3fe8 <__sfp+0x4c>
    3fcc:	3468      	adds	r4, #104	; 0x68
    3fce:	e7f2      	b.n	3fb6 <__sfp+0x1a>
    3fd0:	2104      	movs	r1, #4
    3fd2:	0038      	movs	r0, r7
    3fd4:	f7ff ff98 	bl	3f08 <__sfmoreglue>
    3fd8:	6030      	str	r0, [r6, #0]
    3fda:	2800      	cmp	r0, #0
    3fdc:	d1f0      	bne.n	3fc0 <__sfp+0x24>
    3fde:	230c      	movs	r3, #12
    3fe0:	0004      	movs	r4, r0
    3fe2:	603b      	str	r3, [r7, #0]
    3fe4:	0020      	movs	r0, r4
    3fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3fe8:	2301      	movs	r3, #1
    3fea:	0020      	movs	r0, r4
    3fec:	425b      	negs	r3, r3
    3fee:	81e3      	strh	r3, [r4, #14]
    3ff0:	3302      	adds	r3, #2
    3ff2:	81a3      	strh	r3, [r4, #12]
    3ff4:	6665      	str	r5, [r4, #100]	; 0x64
    3ff6:	6025      	str	r5, [r4, #0]
    3ff8:	60a5      	str	r5, [r4, #8]
    3ffa:	6065      	str	r5, [r4, #4]
    3ffc:	6125      	str	r5, [r4, #16]
    3ffe:	6165      	str	r5, [r4, #20]
    4000:	61a5      	str	r5, [r4, #24]
    4002:	2208      	movs	r2, #8
    4004:	0029      	movs	r1, r5
    4006:	305c      	adds	r0, #92	; 0x5c
    4008:	f7ff fd51 	bl	3aae <memset>
    400c:	6365      	str	r5, [r4, #52]	; 0x34
    400e:	63a5      	str	r5, [r4, #56]	; 0x38
    4010:	64a5      	str	r5, [r4, #72]	; 0x48
    4012:	64e5      	str	r5, [r4, #76]	; 0x4c
    4014:	e7e6      	b.n	3fe4 <__sfp+0x48>
    4016:	46c0      	nop			; (mov r8, r8)
    4018:	00006c7c 	.word	0x00006c7c

0000401c <_fwalk_reent>:
    401c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    401e:	0004      	movs	r4, r0
    4020:	0007      	movs	r7, r0
    4022:	2600      	movs	r6, #0
    4024:	9101      	str	r1, [sp, #4]
    4026:	3448      	adds	r4, #72	; 0x48
    4028:	2c00      	cmp	r4, #0
    402a:	d101      	bne.n	4030 <_fwalk_reent+0x14>
    402c:	0030      	movs	r0, r6
    402e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4030:	6863      	ldr	r3, [r4, #4]
    4032:	68a5      	ldr	r5, [r4, #8]
    4034:	9300      	str	r3, [sp, #0]
    4036:	9b00      	ldr	r3, [sp, #0]
    4038:	3b01      	subs	r3, #1
    403a:	9300      	str	r3, [sp, #0]
    403c:	d501      	bpl.n	4042 <_fwalk_reent+0x26>
    403e:	6824      	ldr	r4, [r4, #0]
    4040:	e7f2      	b.n	4028 <_fwalk_reent+0xc>
    4042:	89ab      	ldrh	r3, [r5, #12]
    4044:	2b01      	cmp	r3, #1
    4046:	d908      	bls.n	405a <_fwalk_reent+0x3e>
    4048:	220e      	movs	r2, #14
    404a:	5eab      	ldrsh	r3, [r5, r2]
    404c:	3301      	adds	r3, #1
    404e:	d004      	beq.n	405a <_fwalk_reent+0x3e>
    4050:	0029      	movs	r1, r5
    4052:	0038      	movs	r0, r7
    4054:	9b01      	ldr	r3, [sp, #4]
    4056:	4798      	blx	r3
    4058:	4306      	orrs	r6, r0
    405a:	3568      	adds	r5, #104	; 0x68
    405c:	e7eb      	b.n	4036 <_fwalk_reent+0x1a>
	...

00004060 <__swhatbuf_r>:
    4060:	b570      	push	{r4, r5, r6, lr}
    4062:	000e      	movs	r6, r1
    4064:	001d      	movs	r5, r3
    4066:	230e      	movs	r3, #14
    4068:	5ec9      	ldrsh	r1, [r1, r3]
    406a:	b090      	sub	sp, #64	; 0x40
    406c:	0014      	movs	r4, r2
    406e:	2900      	cmp	r1, #0
    4070:	da07      	bge.n	4082 <__swhatbuf_r+0x22>
    4072:	2300      	movs	r3, #0
    4074:	602b      	str	r3, [r5, #0]
    4076:	89b3      	ldrh	r3, [r6, #12]
    4078:	061b      	lsls	r3, r3, #24
    407a:	d411      	bmi.n	40a0 <__swhatbuf_r+0x40>
    407c:	2380      	movs	r3, #128	; 0x80
    407e:	00db      	lsls	r3, r3, #3
    4080:	e00f      	b.n	40a2 <__swhatbuf_r+0x42>
    4082:	aa01      	add	r2, sp, #4
    4084:	f000 fd26 	bl	4ad4 <_fstat_r>
    4088:	2800      	cmp	r0, #0
    408a:	dbf2      	blt.n	4072 <__swhatbuf_r+0x12>
    408c:	22f0      	movs	r2, #240	; 0xf0
    408e:	9b02      	ldr	r3, [sp, #8]
    4090:	0212      	lsls	r2, r2, #8
    4092:	4013      	ands	r3, r2
    4094:	4a05      	ldr	r2, [pc, #20]	; (40ac <__swhatbuf_r+0x4c>)
    4096:	189b      	adds	r3, r3, r2
    4098:	425a      	negs	r2, r3
    409a:	4153      	adcs	r3, r2
    409c:	602b      	str	r3, [r5, #0]
    409e:	e7ed      	b.n	407c <__swhatbuf_r+0x1c>
    40a0:	2340      	movs	r3, #64	; 0x40
    40a2:	2000      	movs	r0, #0
    40a4:	6023      	str	r3, [r4, #0]
    40a6:	b010      	add	sp, #64	; 0x40
    40a8:	bd70      	pop	{r4, r5, r6, pc}
    40aa:	46c0      	nop			; (mov r8, r8)
    40ac:	ffffe000 	.word	0xffffe000

000040b0 <__smakebuf_r>:
    40b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    40b2:	2602      	movs	r6, #2
    40b4:	898b      	ldrh	r3, [r1, #12]
    40b6:	0005      	movs	r5, r0
    40b8:	000c      	movs	r4, r1
    40ba:	4233      	tst	r3, r6
    40bc:	d006      	beq.n	40cc <__smakebuf_r+0x1c>
    40be:	0023      	movs	r3, r4
    40c0:	3347      	adds	r3, #71	; 0x47
    40c2:	6023      	str	r3, [r4, #0]
    40c4:	6123      	str	r3, [r4, #16]
    40c6:	2301      	movs	r3, #1
    40c8:	6163      	str	r3, [r4, #20]
    40ca:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    40cc:	ab01      	add	r3, sp, #4
    40ce:	466a      	mov	r2, sp
    40d0:	f7ff ffc6 	bl	4060 <__swhatbuf_r>
    40d4:	9900      	ldr	r1, [sp, #0]
    40d6:	0007      	movs	r7, r0
    40d8:	0028      	movs	r0, r5
    40da:	f000 f881 	bl	41e0 <_malloc_r>
    40de:	2800      	cmp	r0, #0
    40e0:	d108      	bne.n	40f4 <__smakebuf_r+0x44>
    40e2:	220c      	movs	r2, #12
    40e4:	5ea3      	ldrsh	r3, [r4, r2]
    40e6:	059a      	lsls	r2, r3, #22
    40e8:	d4ef      	bmi.n	40ca <__smakebuf_r+0x1a>
    40ea:	2203      	movs	r2, #3
    40ec:	4393      	bics	r3, r2
    40ee:	431e      	orrs	r6, r3
    40f0:	81a6      	strh	r6, [r4, #12]
    40f2:	e7e4      	b.n	40be <__smakebuf_r+0xe>
    40f4:	4b0f      	ldr	r3, [pc, #60]	; (4134 <__smakebuf_r+0x84>)
    40f6:	62ab      	str	r3, [r5, #40]	; 0x28
    40f8:	2380      	movs	r3, #128	; 0x80
    40fa:	89a2      	ldrh	r2, [r4, #12]
    40fc:	6020      	str	r0, [r4, #0]
    40fe:	4313      	orrs	r3, r2
    4100:	81a3      	strh	r3, [r4, #12]
    4102:	9b00      	ldr	r3, [sp, #0]
    4104:	6120      	str	r0, [r4, #16]
    4106:	6163      	str	r3, [r4, #20]
    4108:	9b01      	ldr	r3, [sp, #4]
    410a:	2b00      	cmp	r3, #0
    410c:	d00d      	beq.n	412a <__smakebuf_r+0x7a>
    410e:	230e      	movs	r3, #14
    4110:	5ee1      	ldrsh	r1, [r4, r3]
    4112:	0028      	movs	r0, r5
    4114:	f000 fcf0 	bl	4af8 <_isatty_r>
    4118:	2800      	cmp	r0, #0
    411a:	d006      	beq.n	412a <__smakebuf_r+0x7a>
    411c:	2203      	movs	r2, #3
    411e:	89a3      	ldrh	r3, [r4, #12]
    4120:	4393      	bics	r3, r2
    4122:	001a      	movs	r2, r3
    4124:	2301      	movs	r3, #1
    4126:	4313      	orrs	r3, r2
    4128:	81a3      	strh	r3, [r4, #12]
    412a:	89a0      	ldrh	r0, [r4, #12]
    412c:	4338      	orrs	r0, r7
    412e:	81a0      	strh	r0, [r4, #12]
    4130:	e7cb      	b.n	40ca <__smakebuf_r+0x1a>
    4132:	46c0      	nop			; (mov r8, r8)
    4134:	00003eb1 	.word	0x00003eb1

00004138 <malloc>:
    4138:	b510      	push	{r4, lr}
    413a:	4b03      	ldr	r3, [pc, #12]	; (4148 <malloc+0x10>)
    413c:	0001      	movs	r1, r0
    413e:	6818      	ldr	r0, [r3, #0]
    4140:	f000 f84e 	bl	41e0 <_malloc_r>
    4144:	bd10      	pop	{r4, pc}
    4146:	46c0      	nop			; (mov r8, r8)
    4148:	20000038 	.word	0x20000038

0000414c <_free_r>:
    414c:	b570      	push	{r4, r5, r6, lr}
    414e:	0005      	movs	r5, r0
    4150:	2900      	cmp	r1, #0
    4152:	d010      	beq.n	4176 <_free_r+0x2a>
    4154:	1f0c      	subs	r4, r1, #4
    4156:	6823      	ldr	r3, [r4, #0]
    4158:	2b00      	cmp	r3, #0
    415a:	da00      	bge.n	415e <_free_r+0x12>
    415c:	18e4      	adds	r4, r4, r3
    415e:	0028      	movs	r0, r5
    4160:	f000 fcfb 	bl	4b5a <__malloc_lock>
    4164:	4a1d      	ldr	r2, [pc, #116]	; (41dc <_free_r+0x90>)
    4166:	6813      	ldr	r3, [r2, #0]
    4168:	2b00      	cmp	r3, #0
    416a:	d105      	bne.n	4178 <_free_r+0x2c>
    416c:	6063      	str	r3, [r4, #4]
    416e:	6014      	str	r4, [r2, #0]
    4170:	0028      	movs	r0, r5
    4172:	f000 fcf3 	bl	4b5c <__malloc_unlock>
    4176:	bd70      	pop	{r4, r5, r6, pc}
    4178:	42a3      	cmp	r3, r4
    417a:	d909      	bls.n	4190 <_free_r+0x44>
    417c:	6821      	ldr	r1, [r4, #0]
    417e:	1860      	adds	r0, r4, r1
    4180:	4283      	cmp	r3, r0
    4182:	d1f3      	bne.n	416c <_free_r+0x20>
    4184:	6818      	ldr	r0, [r3, #0]
    4186:	685b      	ldr	r3, [r3, #4]
    4188:	1841      	adds	r1, r0, r1
    418a:	6021      	str	r1, [r4, #0]
    418c:	e7ee      	b.n	416c <_free_r+0x20>
    418e:	0013      	movs	r3, r2
    4190:	685a      	ldr	r2, [r3, #4]
    4192:	2a00      	cmp	r2, #0
    4194:	d001      	beq.n	419a <_free_r+0x4e>
    4196:	42a2      	cmp	r2, r4
    4198:	d9f9      	bls.n	418e <_free_r+0x42>
    419a:	6819      	ldr	r1, [r3, #0]
    419c:	1858      	adds	r0, r3, r1
    419e:	42a0      	cmp	r0, r4
    41a0:	d10b      	bne.n	41ba <_free_r+0x6e>
    41a2:	6820      	ldr	r0, [r4, #0]
    41a4:	1809      	adds	r1, r1, r0
    41a6:	1858      	adds	r0, r3, r1
    41a8:	6019      	str	r1, [r3, #0]
    41aa:	4282      	cmp	r2, r0
    41ac:	d1e0      	bne.n	4170 <_free_r+0x24>
    41ae:	6810      	ldr	r0, [r2, #0]
    41b0:	6852      	ldr	r2, [r2, #4]
    41b2:	1841      	adds	r1, r0, r1
    41b4:	6019      	str	r1, [r3, #0]
    41b6:	605a      	str	r2, [r3, #4]
    41b8:	e7da      	b.n	4170 <_free_r+0x24>
    41ba:	42a0      	cmp	r0, r4
    41bc:	d902      	bls.n	41c4 <_free_r+0x78>
    41be:	230c      	movs	r3, #12
    41c0:	602b      	str	r3, [r5, #0]
    41c2:	e7d5      	b.n	4170 <_free_r+0x24>
    41c4:	6821      	ldr	r1, [r4, #0]
    41c6:	1860      	adds	r0, r4, r1
    41c8:	4282      	cmp	r2, r0
    41ca:	d103      	bne.n	41d4 <_free_r+0x88>
    41cc:	6810      	ldr	r0, [r2, #0]
    41ce:	6852      	ldr	r2, [r2, #4]
    41d0:	1841      	adds	r1, r0, r1
    41d2:	6021      	str	r1, [r4, #0]
    41d4:	6062      	str	r2, [r4, #4]
    41d6:	605c      	str	r4, [r3, #4]
    41d8:	e7ca      	b.n	4170 <_free_r+0x24>
    41da:	46c0      	nop			; (mov r8, r8)
    41dc:	20000180 	.word	0x20000180

000041e0 <_malloc_r>:
    41e0:	2303      	movs	r3, #3
    41e2:	b570      	push	{r4, r5, r6, lr}
    41e4:	1ccd      	adds	r5, r1, #3
    41e6:	439d      	bics	r5, r3
    41e8:	3508      	adds	r5, #8
    41ea:	0006      	movs	r6, r0
    41ec:	2d0c      	cmp	r5, #12
    41ee:	d21e      	bcs.n	422e <_malloc_r+0x4e>
    41f0:	250c      	movs	r5, #12
    41f2:	42a9      	cmp	r1, r5
    41f4:	d81d      	bhi.n	4232 <_malloc_r+0x52>
    41f6:	0030      	movs	r0, r6
    41f8:	f000 fcaf 	bl	4b5a <__malloc_lock>
    41fc:	4a25      	ldr	r2, [pc, #148]	; (4294 <_malloc_r+0xb4>)
    41fe:	6814      	ldr	r4, [r2, #0]
    4200:	0021      	movs	r1, r4
    4202:	2900      	cmp	r1, #0
    4204:	d119      	bne.n	423a <_malloc_r+0x5a>
    4206:	4c24      	ldr	r4, [pc, #144]	; (4298 <_malloc_r+0xb8>)
    4208:	6823      	ldr	r3, [r4, #0]
    420a:	2b00      	cmp	r3, #0
    420c:	d103      	bne.n	4216 <_malloc_r+0x36>
    420e:	0030      	movs	r0, r6
    4210:	f000 fb10 	bl	4834 <_sbrk_r>
    4214:	6020      	str	r0, [r4, #0]
    4216:	0029      	movs	r1, r5
    4218:	0030      	movs	r0, r6
    421a:	f000 fb0b 	bl	4834 <_sbrk_r>
    421e:	1c43      	adds	r3, r0, #1
    4220:	d12c      	bne.n	427c <_malloc_r+0x9c>
    4222:	230c      	movs	r3, #12
    4224:	0030      	movs	r0, r6
    4226:	6033      	str	r3, [r6, #0]
    4228:	f000 fc98 	bl	4b5c <__malloc_unlock>
    422c:	e003      	b.n	4236 <_malloc_r+0x56>
    422e:	2d00      	cmp	r5, #0
    4230:	dadf      	bge.n	41f2 <_malloc_r+0x12>
    4232:	230c      	movs	r3, #12
    4234:	6033      	str	r3, [r6, #0]
    4236:	2000      	movs	r0, #0
    4238:	bd70      	pop	{r4, r5, r6, pc}
    423a:	680b      	ldr	r3, [r1, #0]
    423c:	1b5b      	subs	r3, r3, r5
    423e:	d41a      	bmi.n	4276 <_malloc_r+0x96>
    4240:	2b0b      	cmp	r3, #11
    4242:	d903      	bls.n	424c <_malloc_r+0x6c>
    4244:	600b      	str	r3, [r1, #0]
    4246:	18cc      	adds	r4, r1, r3
    4248:	6025      	str	r5, [r4, #0]
    424a:	e003      	b.n	4254 <_malloc_r+0x74>
    424c:	428c      	cmp	r4, r1
    424e:	d10e      	bne.n	426e <_malloc_r+0x8e>
    4250:	6863      	ldr	r3, [r4, #4]
    4252:	6013      	str	r3, [r2, #0]
    4254:	0030      	movs	r0, r6
    4256:	f000 fc81 	bl	4b5c <__malloc_unlock>
    425a:	0020      	movs	r0, r4
    425c:	2207      	movs	r2, #7
    425e:	300b      	adds	r0, #11
    4260:	1d23      	adds	r3, r4, #4
    4262:	4390      	bics	r0, r2
    4264:	1ac3      	subs	r3, r0, r3
    4266:	d0e7      	beq.n	4238 <_malloc_r+0x58>
    4268:	425a      	negs	r2, r3
    426a:	50e2      	str	r2, [r4, r3]
    426c:	e7e4      	b.n	4238 <_malloc_r+0x58>
    426e:	684b      	ldr	r3, [r1, #4]
    4270:	6063      	str	r3, [r4, #4]
    4272:	000c      	movs	r4, r1
    4274:	e7ee      	b.n	4254 <_malloc_r+0x74>
    4276:	000c      	movs	r4, r1
    4278:	6849      	ldr	r1, [r1, #4]
    427a:	e7c2      	b.n	4202 <_malloc_r+0x22>
    427c:	2303      	movs	r3, #3
    427e:	1cc4      	adds	r4, r0, #3
    4280:	439c      	bics	r4, r3
    4282:	42a0      	cmp	r0, r4
    4284:	d0e0      	beq.n	4248 <_malloc_r+0x68>
    4286:	1a21      	subs	r1, r4, r0
    4288:	0030      	movs	r0, r6
    428a:	f000 fad3 	bl	4834 <_sbrk_r>
    428e:	1c43      	adds	r3, r0, #1
    4290:	d1da      	bne.n	4248 <_malloc_r+0x68>
    4292:	e7c6      	b.n	4222 <_malloc_r+0x42>
    4294:	20000180 	.word	0x20000180
    4298:	20000184 	.word	0x20000184

0000429c <__sfputc_r>:
    429c:	6893      	ldr	r3, [r2, #8]
    429e:	b510      	push	{r4, lr}
    42a0:	3b01      	subs	r3, #1
    42a2:	6093      	str	r3, [r2, #8]
    42a4:	2b00      	cmp	r3, #0
    42a6:	da05      	bge.n	42b4 <__sfputc_r+0x18>
    42a8:	6994      	ldr	r4, [r2, #24]
    42aa:	42a3      	cmp	r3, r4
    42ac:	db08      	blt.n	42c0 <__sfputc_r+0x24>
    42ae:	b2cb      	uxtb	r3, r1
    42b0:	2b0a      	cmp	r3, #10
    42b2:	d005      	beq.n	42c0 <__sfputc_r+0x24>
    42b4:	6813      	ldr	r3, [r2, #0]
    42b6:	1c58      	adds	r0, r3, #1
    42b8:	6010      	str	r0, [r2, #0]
    42ba:	7019      	strb	r1, [r3, #0]
    42bc:	b2c8      	uxtb	r0, r1
    42be:	bd10      	pop	{r4, pc}
    42c0:	f000 fb16 	bl	48f0 <__swbuf_r>
    42c4:	e7fb      	b.n	42be <__sfputc_r+0x22>

000042c6 <__sfputs_r>:
    42c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    42c8:	0006      	movs	r6, r0
    42ca:	000f      	movs	r7, r1
    42cc:	0014      	movs	r4, r2
    42ce:	18d5      	adds	r5, r2, r3
    42d0:	42ac      	cmp	r4, r5
    42d2:	d101      	bne.n	42d8 <__sfputs_r+0x12>
    42d4:	2000      	movs	r0, #0
    42d6:	e007      	b.n	42e8 <__sfputs_r+0x22>
    42d8:	7821      	ldrb	r1, [r4, #0]
    42da:	003a      	movs	r2, r7
    42dc:	0030      	movs	r0, r6
    42de:	f7ff ffdd 	bl	429c <__sfputc_r>
    42e2:	3401      	adds	r4, #1
    42e4:	1c43      	adds	r3, r0, #1
    42e6:	d1f3      	bne.n	42d0 <__sfputs_r+0xa>
    42e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000042ec <_vfiprintf_r>:
    42ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    42ee:	b09f      	sub	sp, #124	; 0x7c
    42f0:	0006      	movs	r6, r0
    42f2:	000f      	movs	r7, r1
    42f4:	0014      	movs	r4, r2
    42f6:	9305      	str	r3, [sp, #20]
    42f8:	2800      	cmp	r0, #0
    42fa:	d004      	beq.n	4306 <_vfiprintf_r+0x1a>
    42fc:	6983      	ldr	r3, [r0, #24]
    42fe:	2b00      	cmp	r3, #0
    4300:	d101      	bne.n	4306 <_vfiprintf_r+0x1a>
    4302:	f7ff fe17 	bl	3f34 <__sinit>
    4306:	4b7f      	ldr	r3, [pc, #508]	; (4504 <_vfiprintf_r+0x218>)
    4308:	429f      	cmp	r7, r3
    430a:	d15c      	bne.n	43c6 <_vfiprintf_r+0xda>
    430c:	6877      	ldr	r7, [r6, #4]
    430e:	89bb      	ldrh	r3, [r7, #12]
    4310:	071b      	lsls	r3, r3, #28
    4312:	d562      	bpl.n	43da <_vfiprintf_r+0xee>
    4314:	693b      	ldr	r3, [r7, #16]
    4316:	2b00      	cmp	r3, #0
    4318:	d05f      	beq.n	43da <_vfiprintf_r+0xee>
    431a:	2300      	movs	r3, #0
    431c:	ad06      	add	r5, sp, #24
    431e:	616b      	str	r3, [r5, #20]
    4320:	3320      	adds	r3, #32
    4322:	766b      	strb	r3, [r5, #25]
    4324:	3310      	adds	r3, #16
    4326:	76ab      	strb	r3, [r5, #26]
    4328:	9402      	str	r4, [sp, #8]
    432a:	9c02      	ldr	r4, [sp, #8]
    432c:	7823      	ldrb	r3, [r4, #0]
    432e:	2b00      	cmp	r3, #0
    4330:	d15d      	bne.n	43ee <_vfiprintf_r+0x102>
    4332:	9b02      	ldr	r3, [sp, #8]
    4334:	1ae3      	subs	r3, r4, r3
    4336:	9304      	str	r3, [sp, #16]
    4338:	d00d      	beq.n	4356 <_vfiprintf_r+0x6a>
    433a:	9b04      	ldr	r3, [sp, #16]
    433c:	9a02      	ldr	r2, [sp, #8]
    433e:	0039      	movs	r1, r7
    4340:	0030      	movs	r0, r6
    4342:	f7ff ffc0 	bl	42c6 <__sfputs_r>
    4346:	1c43      	adds	r3, r0, #1
    4348:	d100      	bne.n	434c <_vfiprintf_r+0x60>
    434a:	e0cc      	b.n	44e6 <_vfiprintf_r+0x1fa>
    434c:	696a      	ldr	r2, [r5, #20]
    434e:	9b04      	ldr	r3, [sp, #16]
    4350:	4694      	mov	ip, r2
    4352:	4463      	add	r3, ip
    4354:	616b      	str	r3, [r5, #20]
    4356:	7823      	ldrb	r3, [r4, #0]
    4358:	2b00      	cmp	r3, #0
    435a:	d100      	bne.n	435e <_vfiprintf_r+0x72>
    435c:	e0c3      	b.n	44e6 <_vfiprintf_r+0x1fa>
    435e:	2201      	movs	r2, #1
    4360:	2300      	movs	r3, #0
    4362:	4252      	negs	r2, r2
    4364:	606a      	str	r2, [r5, #4]
    4366:	a902      	add	r1, sp, #8
    4368:	3254      	adds	r2, #84	; 0x54
    436a:	1852      	adds	r2, r2, r1
    436c:	3401      	adds	r4, #1
    436e:	602b      	str	r3, [r5, #0]
    4370:	60eb      	str	r3, [r5, #12]
    4372:	60ab      	str	r3, [r5, #8]
    4374:	7013      	strb	r3, [r2, #0]
    4376:	65ab      	str	r3, [r5, #88]	; 0x58
    4378:	7821      	ldrb	r1, [r4, #0]
    437a:	2205      	movs	r2, #5
    437c:	4862      	ldr	r0, [pc, #392]	; (4508 <_vfiprintf_r+0x21c>)
    437e:	f000 fbe1 	bl	4b44 <memchr>
    4382:	1c63      	adds	r3, r4, #1
    4384:	469c      	mov	ip, r3
    4386:	2800      	cmp	r0, #0
    4388:	d135      	bne.n	43f6 <_vfiprintf_r+0x10a>
    438a:	6829      	ldr	r1, [r5, #0]
    438c:	06cb      	lsls	r3, r1, #27
    438e:	d504      	bpl.n	439a <_vfiprintf_r+0xae>
    4390:	2353      	movs	r3, #83	; 0x53
    4392:	aa02      	add	r2, sp, #8
    4394:	3020      	adds	r0, #32
    4396:	189b      	adds	r3, r3, r2
    4398:	7018      	strb	r0, [r3, #0]
    439a:	070b      	lsls	r3, r1, #28
    439c:	d504      	bpl.n	43a8 <_vfiprintf_r+0xbc>
    439e:	2353      	movs	r3, #83	; 0x53
    43a0:	202b      	movs	r0, #43	; 0x2b
    43a2:	aa02      	add	r2, sp, #8
    43a4:	189b      	adds	r3, r3, r2
    43a6:	7018      	strb	r0, [r3, #0]
    43a8:	7823      	ldrb	r3, [r4, #0]
    43aa:	2b2a      	cmp	r3, #42	; 0x2a
    43ac:	d02c      	beq.n	4408 <_vfiprintf_r+0x11c>
    43ae:	2000      	movs	r0, #0
    43b0:	210a      	movs	r1, #10
    43b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    43b4:	7822      	ldrb	r2, [r4, #0]
    43b6:	3a30      	subs	r2, #48	; 0x30
    43b8:	2a09      	cmp	r2, #9
    43ba:	d800      	bhi.n	43be <_vfiprintf_r+0xd2>
    43bc:	e06b      	b.n	4496 <_vfiprintf_r+0x1aa>
    43be:	2800      	cmp	r0, #0
    43c0:	d02a      	beq.n	4418 <_vfiprintf_r+0x12c>
    43c2:	9309      	str	r3, [sp, #36]	; 0x24
    43c4:	e028      	b.n	4418 <_vfiprintf_r+0x12c>
    43c6:	4b51      	ldr	r3, [pc, #324]	; (450c <_vfiprintf_r+0x220>)
    43c8:	429f      	cmp	r7, r3
    43ca:	d101      	bne.n	43d0 <_vfiprintf_r+0xe4>
    43cc:	68b7      	ldr	r7, [r6, #8]
    43ce:	e79e      	b.n	430e <_vfiprintf_r+0x22>
    43d0:	4b4f      	ldr	r3, [pc, #316]	; (4510 <_vfiprintf_r+0x224>)
    43d2:	429f      	cmp	r7, r3
    43d4:	d19b      	bne.n	430e <_vfiprintf_r+0x22>
    43d6:	68f7      	ldr	r7, [r6, #12]
    43d8:	e799      	b.n	430e <_vfiprintf_r+0x22>
    43da:	0039      	movs	r1, r7
    43dc:	0030      	movs	r0, r6
    43de:	f000 faf1 	bl	49c4 <__swsetup_r>
    43e2:	2800      	cmp	r0, #0
    43e4:	d099      	beq.n	431a <_vfiprintf_r+0x2e>
    43e6:	2001      	movs	r0, #1
    43e8:	4240      	negs	r0, r0
    43ea:	b01f      	add	sp, #124	; 0x7c
    43ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43ee:	2b25      	cmp	r3, #37	; 0x25
    43f0:	d09f      	beq.n	4332 <_vfiprintf_r+0x46>
    43f2:	3401      	adds	r4, #1
    43f4:	e79a      	b.n	432c <_vfiprintf_r+0x40>
    43f6:	4b44      	ldr	r3, [pc, #272]	; (4508 <_vfiprintf_r+0x21c>)
    43f8:	6829      	ldr	r1, [r5, #0]
    43fa:	1ac0      	subs	r0, r0, r3
    43fc:	2301      	movs	r3, #1
    43fe:	4083      	lsls	r3, r0
    4400:	430b      	orrs	r3, r1
    4402:	602b      	str	r3, [r5, #0]
    4404:	4664      	mov	r4, ip
    4406:	e7b7      	b.n	4378 <_vfiprintf_r+0x8c>
    4408:	9b05      	ldr	r3, [sp, #20]
    440a:	1d18      	adds	r0, r3, #4
    440c:	681b      	ldr	r3, [r3, #0]
    440e:	9005      	str	r0, [sp, #20]
    4410:	2b00      	cmp	r3, #0
    4412:	db3a      	blt.n	448a <_vfiprintf_r+0x19e>
    4414:	9309      	str	r3, [sp, #36]	; 0x24
    4416:	4664      	mov	r4, ip
    4418:	7823      	ldrb	r3, [r4, #0]
    441a:	2b2e      	cmp	r3, #46	; 0x2e
    441c:	d10b      	bne.n	4436 <_vfiprintf_r+0x14a>
    441e:	7863      	ldrb	r3, [r4, #1]
    4420:	1c62      	adds	r2, r4, #1
    4422:	2b2a      	cmp	r3, #42	; 0x2a
    4424:	d13f      	bne.n	44a6 <_vfiprintf_r+0x1ba>
    4426:	9b05      	ldr	r3, [sp, #20]
    4428:	3402      	adds	r4, #2
    442a:	1d1a      	adds	r2, r3, #4
    442c:	681b      	ldr	r3, [r3, #0]
    442e:	9205      	str	r2, [sp, #20]
    4430:	2b00      	cmp	r3, #0
    4432:	db35      	blt.n	44a0 <_vfiprintf_r+0x1b4>
    4434:	9307      	str	r3, [sp, #28]
    4436:	7821      	ldrb	r1, [r4, #0]
    4438:	2203      	movs	r2, #3
    443a:	4836      	ldr	r0, [pc, #216]	; (4514 <_vfiprintf_r+0x228>)
    443c:	f000 fb82 	bl	4b44 <memchr>
    4440:	2800      	cmp	r0, #0
    4442:	d007      	beq.n	4454 <_vfiprintf_r+0x168>
    4444:	4b33      	ldr	r3, [pc, #204]	; (4514 <_vfiprintf_r+0x228>)
    4446:	682a      	ldr	r2, [r5, #0]
    4448:	1ac0      	subs	r0, r0, r3
    444a:	2340      	movs	r3, #64	; 0x40
    444c:	4083      	lsls	r3, r0
    444e:	4313      	orrs	r3, r2
    4450:	602b      	str	r3, [r5, #0]
    4452:	3401      	adds	r4, #1
    4454:	7821      	ldrb	r1, [r4, #0]
    4456:	1c63      	adds	r3, r4, #1
    4458:	2206      	movs	r2, #6
    445a:	482f      	ldr	r0, [pc, #188]	; (4518 <_vfiprintf_r+0x22c>)
    445c:	9302      	str	r3, [sp, #8]
    445e:	7629      	strb	r1, [r5, #24]
    4460:	f000 fb70 	bl	4b44 <memchr>
    4464:	2800      	cmp	r0, #0
    4466:	d044      	beq.n	44f2 <_vfiprintf_r+0x206>
    4468:	4b2c      	ldr	r3, [pc, #176]	; (451c <_vfiprintf_r+0x230>)
    446a:	2b00      	cmp	r3, #0
    446c:	d12f      	bne.n	44ce <_vfiprintf_r+0x1e2>
    446e:	6829      	ldr	r1, [r5, #0]
    4470:	9b05      	ldr	r3, [sp, #20]
    4472:	2207      	movs	r2, #7
    4474:	05c9      	lsls	r1, r1, #23
    4476:	d528      	bpl.n	44ca <_vfiprintf_r+0x1de>
    4478:	189b      	adds	r3, r3, r2
    447a:	4393      	bics	r3, r2
    447c:	3308      	adds	r3, #8
    447e:	9305      	str	r3, [sp, #20]
    4480:	696b      	ldr	r3, [r5, #20]
    4482:	9a03      	ldr	r2, [sp, #12]
    4484:	189b      	adds	r3, r3, r2
    4486:	616b      	str	r3, [r5, #20]
    4488:	e74f      	b.n	432a <_vfiprintf_r+0x3e>
    448a:	425b      	negs	r3, r3
    448c:	60eb      	str	r3, [r5, #12]
    448e:	2302      	movs	r3, #2
    4490:	430b      	orrs	r3, r1
    4492:	602b      	str	r3, [r5, #0]
    4494:	e7bf      	b.n	4416 <_vfiprintf_r+0x12a>
    4496:	434b      	muls	r3, r1
    4498:	3401      	adds	r4, #1
    449a:	189b      	adds	r3, r3, r2
    449c:	2001      	movs	r0, #1
    449e:	e789      	b.n	43b4 <_vfiprintf_r+0xc8>
    44a0:	2301      	movs	r3, #1
    44a2:	425b      	negs	r3, r3
    44a4:	e7c6      	b.n	4434 <_vfiprintf_r+0x148>
    44a6:	2300      	movs	r3, #0
    44a8:	0014      	movs	r4, r2
    44aa:	200a      	movs	r0, #10
    44ac:	001a      	movs	r2, r3
    44ae:	606b      	str	r3, [r5, #4]
    44b0:	7821      	ldrb	r1, [r4, #0]
    44b2:	3930      	subs	r1, #48	; 0x30
    44b4:	2909      	cmp	r1, #9
    44b6:	d903      	bls.n	44c0 <_vfiprintf_r+0x1d4>
    44b8:	2b00      	cmp	r3, #0
    44ba:	d0bc      	beq.n	4436 <_vfiprintf_r+0x14a>
    44bc:	9207      	str	r2, [sp, #28]
    44be:	e7ba      	b.n	4436 <_vfiprintf_r+0x14a>
    44c0:	4342      	muls	r2, r0
    44c2:	3401      	adds	r4, #1
    44c4:	1852      	adds	r2, r2, r1
    44c6:	2301      	movs	r3, #1
    44c8:	e7f2      	b.n	44b0 <_vfiprintf_r+0x1c4>
    44ca:	3307      	adds	r3, #7
    44cc:	e7d5      	b.n	447a <_vfiprintf_r+0x18e>
    44ce:	ab05      	add	r3, sp, #20
    44d0:	9300      	str	r3, [sp, #0]
    44d2:	003a      	movs	r2, r7
    44d4:	4b12      	ldr	r3, [pc, #72]	; (4520 <_vfiprintf_r+0x234>)
    44d6:	0029      	movs	r1, r5
    44d8:	0030      	movs	r0, r6
    44da:	e000      	b.n	44de <_vfiprintf_r+0x1f2>
    44dc:	bf00      	nop
    44de:	9003      	str	r0, [sp, #12]
    44e0:	9b03      	ldr	r3, [sp, #12]
    44e2:	3301      	adds	r3, #1
    44e4:	d1cc      	bne.n	4480 <_vfiprintf_r+0x194>
    44e6:	89bb      	ldrh	r3, [r7, #12]
    44e8:	065b      	lsls	r3, r3, #25
    44ea:	d500      	bpl.n	44ee <_vfiprintf_r+0x202>
    44ec:	e77b      	b.n	43e6 <_vfiprintf_r+0xfa>
    44ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    44f0:	e77b      	b.n	43ea <_vfiprintf_r+0xfe>
    44f2:	ab05      	add	r3, sp, #20
    44f4:	9300      	str	r3, [sp, #0]
    44f6:	003a      	movs	r2, r7
    44f8:	4b09      	ldr	r3, [pc, #36]	; (4520 <_vfiprintf_r+0x234>)
    44fa:	0029      	movs	r1, r5
    44fc:	0030      	movs	r0, r6
    44fe:	f000 f87f 	bl	4600 <_printf_i>
    4502:	e7ec      	b.n	44de <_vfiprintf_r+0x1f2>
    4504:	00006ca0 	.word	0x00006ca0
    4508:	00006ce0 	.word	0x00006ce0
    450c:	00006cc0 	.word	0x00006cc0
    4510:	00006c80 	.word	0x00006c80
    4514:	00006ce6 	.word	0x00006ce6
    4518:	00006cea 	.word	0x00006cea
    451c:	00000000 	.word	0x00000000
    4520:	000042c7 	.word	0x000042c7

00004524 <_printf_common>:
    4524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4526:	0015      	movs	r5, r2
    4528:	9301      	str	r3, [sp, #4]
    452a:	688a      	ldr	r2, [r1, #8]
    452c:	690b      	ldr	r3, [r1, #16]
    452e:	9000      	str	r0, [sp, #0]
    4530:	000c      	movs	r4, r1
    4532:	4293      	cmp	r3, r2
    4534:	da00      	bge.n	4538 <_printf_common+0x14>
    4536:	0013      	movs	r3, r2
    4538:	0022      	movs	r2, r4
    453a:	602b      	str	r3, [r5, #0]
    453c:	3243      	adds	r2, #67	; 0x43
    453e:	7812      	ldrb	r2, [r2, #0]
    4540:	2a00      	cmp	r2, #0
    4542:	d001      	beq.n	4548 <_printf_common+0x24>
    4544:	3301      	adds	r3, #1
    4546:	602b      	str	r3, [r5, #0]
    4548:	6823      	ldr	r3, [r4, #0]
    454a:	069b      	lsls	r3, r3, #26
    454c:	d502      	bpl.n	4554 <_printf_common+0x30>
    454e:	682b      	ldr	r3, [r5, #0]
    4550:	3302      	adds	r3, #2
    4552:	602b      	str	r3, [r5, #0]
    4554:	2706      	movs	r7, #6
    4556:	6823      	ldr	r3, [r4, #0]
    4558:	401f      	ands	r7, r3
    455a:	d027      	beq.n	45ac <_printf_common+0x88>
    455c:	0023      	movs	r3, r4
    455e:	3343      	adds	r3, #67	; 0x43
    4560:	781b      	ldrb	r3, [r3, #0]
    4562:	1e5a      	subs	r2, r3, #1
    4564:	4193      	sbcs	r3, r2
    4566:	6822      	ldr	r2, [r4, #0]
    4568:	0692      	lsls	r2, r2, #26
    456a:	d430      	bmi.n	45ce <_printf_common+0xaa>
    456c:	0022      	movs	r2, r4
    456e:	9901      	ldr	r1, [sp, #4]
    4570:	3243      	adds	r2, #67	; 0x43
    4572:	9800      	ldr	r0, [sp, #0]
    4574:	9e08      	ldr	r6, [sp, #32]
    4576:	47b0      	blx	r6
    4578:	1c43      	adds	r3, r0, #1
    457a:	d025      	beq.n	45c8 <_printf_common+0xa4>
    457c:	2306      	movs	r3, #6
    457e:	6820      	ldr	r0, [r4, #0]
    4580:	682a      	ldr	r2, [r5, #0]
    4582:	68e1      	ldr	r1, [r4, #12]
    4584:	4003      	ands	r3, r0
    4586:	2500      	movs	r5, #0
    4588:	2b04      	cmp	r3, #4
    458a:	d103      	bne.n	4594 <_printf_common+0x70>
    458c:	1a8d      	subs	r5, r1, r2
    458e:	43eb      	mvns	r3, r5
    4590:	17db      	asrs	r3, r3, #31
    4592:	401d      	ands	r5, r3
    4594:	68a3      	ldr	r3, [r4, #8]
    4596:	6922      	ldr	r2, [r4, #16]
    4598:	4293      	cmp	r3, r2
    459a:	dd01      	ble.n	45a0 <_printf_common+0x7c>
    459c:	1a9b      	subs	r3, r3, r2
    459e:	18ed      	adds	r5, r5, r3
    45a0:	2700      	movs	r7, #0
    45a2:	42bd      	cmp	r5, r7
    45a4:	d120      	bne.n	45e8 <_printf_common+0xc4>
    45a6:	2000      	movs	r0, #0
    45a8:	e010      	b.n	45cc <_printf_common+0xa8>
    45aa:	3701      	adds	r7, #1
    45ac:	68e3      	ldr	r3, [r4, #12]
    45ae:	682a      	ldr	r2, [r5, #0]
    45b0:	1a9b      	subs	r3, r3, r2
    45b2:	429f      	cmp	r7, r3
    45b4:	dad2      	bge.n	455c <_printf_common+0x38>
    45b6:	0022      	movs	r2, r4
    45b8:	2301      	movs	r3, #1
    45ba:	3219      	adds	r2, #25
    45bc:	9901      	ldr	r1, [sp, #4]
    45be:	9800      	ldr	r0, [sp, #0]
    45c0:	9e08      	ldr	r6, [sp, #32]
    45c2:	47b0      	blx	r6
    45c4:	1c43      	adds	r3, r0, #1
    45c6:	d1f0      	bne.n	45aa <_printf_common+0x86>
    45c8:	2001      	movs	r0, #1
    45ca:	4240      	negs	r0, r0
    45cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    45ce:	2030      	movs	r0, #48	; 0x30
    45d0:	18e1      	adds	r1, r4, r3
    45d2:	3143      	adds	r1, #67	; 0x43
    45d4:	7008      	strb	r0, [r1, #0]
    45d6:	0021      	movs	r1, r4
    45d8:	1c5a      	adds	r2, r3, #1
    45da:	3145      	adds	r1, #69	; 0x45
    45dc:	7809      	ldrb	r1, [r1, #0]
    45de:	18a2      	adds	r2, r4, r2
    45e0:	3243      	adds	r2, #67	; 0x43
    45e2:	3302      	adds	r3, #2
    45e4:	7011      	strb	r1, [r2, #0]
    45e6:	e7c1      	b.n	456c <_printf_common+0x48>
    45e8:	0022      	movs	r2, r4
    45ea:	2301      	movs	r3, #1
    45ec:	321a      	adds	r2, #26
    45ee:	9901      	ldr	r1, [sp, #4]
    45f0:	9800      	ldr	r0, [sp, #0]
    45f2:	9e08      	ldr	r6, [sp, #32]
    45f4:	47b0      	blx	r6
    45f6:	1c43      	adds	r3, r0, #1
    45f8:	d0e6      	beq.n	45c8 <_printf_common+0xa4>
    45fa:	3701      	adds	r7, #1
    45fc:	e7d1      	b.n	45a2 <_printf_common+0x7e>
	...

00004600 <_printf_i>:
    4600:	b5f0      	push	{r4, r5, r6, r7, lr}
    4602:	b08b      	sub	sp, #44	; 0x2c
    4604:	9206      	str	r2, [sp, #24]
    4606:	000a      	movs	r2, r1
    4608:	3243      	adds	r2, #67	; 0x43
    460a:	9307      	str	r3, [sp, #28]
    460c:	9005      	str	r0, [sp, #20]
    460e:	9204      	str	r2, [sp, #16]
    4610:	7e0a      	ldrb	r2, [r1, #24]
    4612:	000c      	movs	r4, r1
    4614:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4616:	2a6e      	cmp	r2, #110	; 0x6e
    4618:	d100      	bne.n	461c <_printf_i+0x1c>
    461a:	e08f      	b.n	473c <_printf_i+0x13c>
    461c:	d817      	bhi.n	464e <_printf_i+0x4e>
    461e:	2a63      	cmp	r2, #99	; 0x63
    4620:	d02c      	beq.n	467c <_printf_i+0x7c>
    4622:	d808      	bhi.n	4636 <_printf_i+0x36>
    4624:	2a00      	cmp	r2, #0
    4626:	d100      	bne.n	462a <_printf_i+0x2a>
    4628:	e099      	b.n	475e <_printf_i+0x15e>
    462a:	2a58      	cmp	r2, #88	; 0x58
    462c:	d054      	beq.n	46d8 <_printf_i+0xd8>
    462e:	0026      	movs	r6, r4
    4630:	3642      	adds	r6, #66	; 0x42
    4632:	7032      	strb	r2, [r6, #0]
    4634:	e029      	b.n	468a <_printf_i+0x8a>
    4636:	2a64      	cmp	r2, #100	; 0x64
    4638:	d001      	beq.n	463e <_printf_i+0x3e>
    463a:	2a69      	cmp	r2, #105	; 0x69
    463c:	d1f7      	bne.n	462e <_printf_i+0x2e>
    463e:	6821      	ldr	r1, [r4, #0]
    4640:	681a      	ldr	r2, [r3, #0]
    4642:	0608      	lsls	r0, r1, #24
    4644:	d523      	bpl.n	468e <_printf_i+0x8e>
    4646:	1d11      	adds	r1, r2, #4
    4648:	6019      	str	r1, [r3, #0]
    464a:	6815      	ldr	r5, [r2, #0]
    464c:	e025      	b.n	469a <_printf_i+0x9a>
    464e:	2a73      	cmp	r2, #115	; 0x73
    4650:	d100      	bne.n	4654 <_printf_i+0x54>
    4652:	e088      	b.n	4766 <_printf_i+0x166>
    4654:	d808      	bhi.n	4668 <_printf_i+0x68>
    4656:	2a6f      	cmp	r2, #111	; 0x6f
    4658:	d029      	beq.n	46ae <_printf_i+0xae>
    465a:	2a70      	cmp	r2, #112	; 0x70
    465c:	d1e7      	bne.n	462e <_printf_i+0x2e>
    465e:	2220      	movs	r2, #32
    4660:	6809      	ldr	r1, [r1, #0]
    4662:	430a      	orrs	r2, r1
    4664:	6022      	str	r2, [r4, #0]
    4666:	e003      	b.n	4670 <_printf_i+0x70>
    4668:	2a75      	cmp	r2, #117	; 0x75
    466a:	d020      	beq.n	46ae <_printf_i+0xae>
    466c:	2a78      	cmp	r2, #120	; 0x78
    466e:	d1de      	bne.n	462e <_printf_i+0x2e>
    4670:	0022      	movs	r2, r4
    4672:	2178      	movs	r1, #120	; 0x78
    4674:	3245      	adds	r2, #69	; 0x45
    4676:	7011      	strb	r1, [r2, #0]
    4678:	4a6c      	ldr	r2, [pc, #432]	; (482c <_printf_i+0x22c>)
    467a:	e030      	b.n	46de <_printf_i+0xde>
    467c:	000e      	movs	r6, r1
    467e:	681a      	ldr	r2, [r3, #0]
    4680:	3642      	adds	r6, #66	; 0x42
    4682:	1d11      	adds	r1, r2, #4
    4684:	6019      	str	r1, [r3, #0]
    4686:	6813      	ldr	r3, [r2, #0]
    4688:	7033      	strb	r3, [r6, #0]
    468a:	2301      	movs	r3, #1
    468c:	e079      	b.n	4782 <_printf_i+0x182>
    468e:	0649      	lsls	r1, r1, #25
    4690:	d5d9      	bpl.n	4646 <_printf_i+0x46>
    4692:	1d11      	adds	r1, r2, #4
    4694:	6019      	str	r1, [r3, #0]
    4696:	2300      	movs	r3, #0
    4698:	5ed5      	ldrsh	r5, [r2, r3]
    469a:	2d00      	cmp	r5, #0
    469c:	da03      	bge.n	46a6 <_printf_i+0xa6>
    469e:	232d      	movs	r3, #45	; 0x2d
    46a0:	9a04      	ldr	r2, [sp, #16]
    46a2:	426d      	negs	r5, r5
    46a4:	7013      	strb	r3, [r2, #0]
    46a6:	4b62      	ldr	r3, [pc, #392]	; (4830 <_printf_i+0x230>)
    46a8:	270a      	movs	r7, #10
    46aa:	9303      	str	r3, [sp, #12]
    46ac:	e02f      	b.n	470e <_printf_i+0x10e>
    46ae:	6820      	ldr	r0, [r4, #0]
    46b0:	6819      	ldr	r1, [r3, #0]
    46b2:	0605      	lsls	r5, r0, #24
    46b4:	d503      	bpl.n	46be <_printf_i+0xbe>
    46b6:	1d08      	adds	r0, r1, #4
    46b8:	6018      	str	r0, [r3, #0]
    46ba:	680d      	ldr	r5, [r1, #0]
    46bc:	e005      	b.n	46ca <_printf_i+0xca>
    46be:	0640      	lsls	r0, r0, #25
    46c0:	d5f9      	bpl.n	46b6 <_printf_i+0xb6>
    46c2:	680d      	ldr	r5, [r1, #0]
    46c4:	1d08      	adds	r0, r1, #4
    46c6:	6018      	str	r0, [r3, #0]
    46c8:	b2ad      	uxth	r5, r5
    46ca:	4b59      	ldr	r3, [pc, #356]	; (4830 <_printf_i+0x230>)
    46cc:	2708      	movs	r7, #8
    46ce:	9303      	str	r3, [sp, #12]
    46d0:	2a6f      	cmp	r2, #111	; 0x6f
    46d2:	d018      	beq.n	4706 <_printf_i+0x106>
    46d4:	270a      	movs	r7, #10
    46d6:	e016      	b.n	4706 <_printf_i+0x106>
    46d8:	3145      	adds	r1, #69	; 0x45
    46da:	700a      	strb	r2, [r1, #0]
    46dc:	4a54      	ldr	r2, [pc, #336]	; (4830 <_printf_i+0x230>)
    46de:	9203      	str	r2, [sp, #12]
    46e0:	681a      	ldr	r2, [r3, #0]
    46e2:	6821      	ldr	r1, [r4, #0]
    46e4:	1d10      	adds	r0, r2, #4
    46e6:	6018      	str	r0, [r3, #0]
    46e8:	6815      	ldr	r5, [r2, #0]
    46ea:	0608      	lsls	r0, r1, #24
    46ec:	d522      	bpl.n	4734 <_printf_i+0x134>
    46ee:	07cb      	lsls	r3, r1, #31
    46f0:	d502      	bpl.n	46f8 <_printf_i+0xf8>
    46f2:	2320      	movs	r3, #32
    46f4:	4319      	orrs	r1, r3
    46f6:	6021      	str	r1, [r4, #0]
    46f8:	2710      	movs	r7, #16
    46fa:	2d00      	cmp	r5, #0
    46fc:	d103      	bne.n	4706 <_printf_i+0x106>
    46fe:	2320      	movs	r3, #32
    4700:	6822      	ldr	r2, [r4, #0]
    4702:	439a      	bics	r2, r3
    4704:	6022      	str	r2, [r4, #0]
    4706:	0023      	movs	r3, r4
    4708:	2200      	movs	r2, #0
    470a:	3343      	adds	r3, #67	; 0x43
    470c:	701a      	strb	r2, [r3, #0]
    470e:	6863      	ldr	r3, [r4, #4]
    4710:	60a3      	str	r3, [r4, #8]
    4712:	2b00      	cmp	r3, #0
    4714:	db5c      	blt.n	47d0 <_printf_i+0x1d0>
    4716:	2204      	movs	r2, #4
    4718:	6821      	ldr	r1, [r4, #0]
    471a:	4391      	bics	r1, r2
    471c:	6021      	str	r1, [r4, #0]
    471e:	2d00      	cmp	r5, #0
    4720:	d158      	bne.n	47d4 <_printf_i+0x1d4>
    4722:	9e04      	ldr	r6, [sp, #16]
    4724:	2b00      	cmp	r3, #0
    4726:	d064      	beq.n	47f2 <_printf_i+0x1f2>
    4728:	0026      	movs	r6, r4
    472a:	9b03      	ldr	r3, [sp, #12]
    472c:	3642      	adds	r6, #66	; 0x42
    472e:	781b      	ldrb	r3, [r3, #0]
    4730:	7033      	strb	r3, [r6, #0]
    4732:	e05e      	b.n	47f2 <_printf_i+0x1f2>
    4734:	0648      	lsls	r0, r1, #25
    4736:	d5da      	bpl.n	46ee <_printf_i+0xee>
    4738:	b2ad      	uxth	r5, r5
    473a:	e7d8      	b.n	46ee <_printf_i+0xee>
    473c:	6809      	ldr	r1, [r1, #0]
    473e:	681a      	ldr	r2, [r3, #0]
    4740:	0608      	lsls	r0, r1, #24
    4742:	d505      	bpl.n	4750 <_printf_i+0x150>
    4744:	1d11      	adds	r1, r2, #4
    4746:	6019      	str	r1, [r3, #0]
    4748:	6813      	ldr	r3, [r2, #0]
    474a:	6962      	ldr	r2, [r4, #20]
    474c:	601a      	str	r2, [r3, #0]
    474e:	e006      	b.n	475e <_printf_i+0x15e>
    4750:	0649      	lsls	r1, r1, #25
    4752:	d5f7      	bpl.n	4744 <_printf_i+0x144>
    4754:	1d11      	adds	r1, r2, #4
    4756:	6019      	str	r1, [r3, #0]
    4758:	6813      	ldr	r3, [r2, #0]
    475a:	8aa2      	ldrh	r2, [r4, #20]
    475c:	801a      	strh	r2, [r3, #0]
    475e:	2300      	movs	r3, #0
    4760:	9e04      	ldr	r6, [sp, #16]
    4762:	6123      	str	r3, [r4, #16]
    4764:	e054      	b.n	4810 <_printf_i+0x210>
    4766:	681a      	ldr	r2, [r3, #0]
    4768:	1d11      	adds	r1, r2, #4
    476a:	6019      	str	r1, [r3, #0]
    476c:	6816      	ldr	r6, [r2, #0]
    476e:	2100      	movs	r1, #0
    4770:	6862      	ldr	r2, [r4, #4]
    4772:	0030      	movs	r0, r6
    4774:	f000 f9e6 	bl	4b44 <memchr>
    4778:	2800      	cmp	r0, #0
    477a:	d001      	beq.n	4780 <_printf_i+0x180>
    477c:	1b80      	subs	r0, r0, r6
    477e:	6060      	str	r0, [r4, #4]
    4780:	6863      	ldr	r3, [r4, #4]
    4782:	6123      	str	r3, [r4, #16]
    4784:	2300      	movs	r3, #0
    4786:	9a04      	ldr	r2, [sp, #16]
    4788:	7013      	strb	r3, [r2, #0]
    478a:	e041      	b.n	4810 <_printf_i+0x210>
    478c:	6923      	ldr	r3, [r4, #16]
    478e:	0032      	movs	r2, r6
    4790:	9906      	ldr	r1, [sp, #24]
    4792:	9805      	ldr	r0, [sp, #20]
    4794:	9d07      	ldr	r5, [sp, #28]
    4796:	47a8      	blx	r5
    4798:	1c43      	adds	r3, r0, #1
    479a:	d043      	beq.n	4824 <_printf_i+0x224>
    479c:	6823      	ldr	r3, [r4, #0]
    479e:	2500      	movs	r5, #0
    47a0:	079b      	lsls	r3, r3, #30
    47a2:	d40f      	bmi.n	47c4 <_printf_i+0x1c4>
    47a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    47a6:	68e0      	ldr	r0, [r4, #12]
    47a8:	4298      	cmp	r0, r3
    47aa:	da3d      	bge.n	4828 <_printf_i+0x228>
    47ac:	0018      	movs	r0, r3
    47ae:	e03b      	b.n	4828 <_printf_i+0x228>
    47b0:	0022      	movs	r2, r4
    47b2:	2301      	movs	r3, #1
    47b4:	3219      	adds	r2, #25
    47b6:	9906      	ldr	r1, [sp, #24]
    47b8:	9805      	ldr	r0, [sp, #20]
    47ba:	9e07      	ldr	r6, [sp, #28]
    47bc:	47b0      	blx	r6
    47be:	1c43      	adds	r3, r0, #1
    47c0:	d030      	beq.n	4824 <_printf_i+0x224>
    47c2:	3501      	adds	r5, #1
    47c4:	68e3      	ldr	r3, [r4, #12]
    47c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    47c8:	1a9b      	subs	r3, r3, r2
    47ca:	429d      	cmp	r5, r3
    47cc:	dbf0      	blt.n	47b0 <_printf_i+0x1b0>
    47ce:	e7e9      	b.n	47a4 <_printf_i+0x1a4>
    47d0:	2d00      	cmp	r5, #0
    47d2:	d0a9      	beq.n	4728 <_printf_i+0x128>
    47d4:	9e04      	ldr	r6, [sp, #16]
    47d6:	0028      	movs	r0, r5
    47d8:	0039      	movs	r1, r7
    47da:	f7ff f90b 	bl	39f4 <__aeabi_uidivmod>
    47de:	9b03      	ldr	r3, [sp, #12]
    47e0:	3e01      	subs	r6, #1
    47e2:	5c5b      	ldrb	r3, [r3, r1]
    47e4:	0028      	movs	r0, r5
    47e6:	7033      	strb	r3, [r6, #0]
    47e8:	0039      	movs	r1, r7
    47ea:	f7ff f87d 	bl	38e8 <__udivsi3>
    47ee:	1e05      	subs	r5, r0, #0
    47f0:	d1f1      	bne.n	47d6 <_printf_i+0x1d6>
    47f2:	2f08      	cmp	r7, #8
    47f4:	d109      	bne.n	480a <_printf_i+0x20a>
    47f6:	6823      	ldr	r3, [r4, #0]
    47f8:	07db      	lsls	r3, r3, #31
    47fa:	d506      	bpl.n	480a <_printf_i+0x20a>
    47fc:	6863      	ldr	r3, [r4, #4]
    47fe:	6922      	ldr	r2, [r4, #16]
    4800:	4293      	cmp	r3, r2
    4802:	dc02      	bgt.n	480a <_printf_i+0x20a>
    4804:	2330      	movs	r3, #48	; 0x30
    4806:	3e01      	subs	r6, #1
    4808:	7033      	strb	r3, [r6, #0]
    480a:	9b04      	ldr	r3, [sp, #16]
    480c:	1b9b      	subs	r3, r3, r6
    480e:	6123      	str	r3, [r4, #16]
    4810:	9b07      	ldr	r3, [sp, #28]
    4812:	aa09      	add	r2, sp, #36	; 0x24
    4814:	9300      	str	r3, [sp, #0]
    4816:	0021      	movs	r1, r4
    4818:	9b06      	ldr	r3, [sp, #24]
    481a:	9805      	ldr	r0, [sp, #20]
    481c:	f7ff fe82 	bl	4524 <_printf_common>
    4820:	1c43      	adds	r3, r0, #1
    4822:	d1b3      	bne.n	478c <_printf_i+0x18c>
    4824:	2001      	movs	r0, #1
    4826:	4240      	negs	r0, r0
    4828:	b00b      	add	sp, #44	; 0x2c
    482a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    482c:	00006d02 	.word	0x00006d02
    4830:	00006cf1 	.word	0x00006cf1

00004834 <_sbrk_r>:
    4834:	2300      	movs	r3, #0
    4836:	b570      	push	{r4, r5, r6, lr}
    4838:	4c06      	ldr	r4, [pc, #24]	; (4854 <_sbrk_r+0x20>)
    483a:	0005      	movs	r5, r0
    483c:	0008      	movs	r0, r1
    483e:	6023      	str	r3, [r4, #0]
    4840:	f7fd f8fa 	bl	1a38 <_sbrk>
    4844:	1c43      	adds	r3, r0, #1
    4846:	d103      	bne.n	4850 <_sbrk_r+0x1c>
    4848:	6823      	ldr	r3, [r4, #0]
    484a:	2b00      	cmp	r3, #0
    484c:	d000      	beq.n	4850 <_sbrk_r+0x1c>
    484e:	602b      	str	r3, [r5, #0]
    4850:	bd70      	pop	{r4, r5, r6, pc}
    4852:	46c0      	nop			; (mov r8, r8)
    4854:	20000244 	.word	0x20000244

00004858 <__sread>:
    4858:	b570      	push	{r4, r5, r6, lr}
    485a:	000c      	movs	r4, r1
    485c:	250e      	movs	r5, #14
    485e:	5f49      	ldrsh	r1, [r1, r5]
    4860:	f000 f97e 	bl	4b60 <_read_r>
    4864:	2800      	cmp	r0, #0
    4866:	db03      	blt.n	4870 <__sread+0x18>
    4868:	6d63      	ldr	r3, [r4, #84]	; 0x54
    486a:	181b      	adds	r3, r3, r0
    486c:	6563      	str	r3, [r4, #84]	; 0x54
    486e:	bd70      	pop	{r4, r5, r6, pc}
    4870:	89a3      	ldrh	r3, [r4, #12]
    4872:	4a02      	ldr	r2, [pc, #8]	; (487c <__sread+0x24>)
    4874:	4013      	ands	r3, r2
    4876:	81a3      	strh	r3, [r4, #12]
    4878:	e7f9      	b.n	486e <__sread+0x16>
    487a:	46c0      	nop			; (mov r8, r8)
    487c:	ffffefff 	.word	0xffffefff

00004880 <__swrite>:
    4880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4882:	001f      	movs	r7, r3
    4884:	898b      	ldrh	r3, [r1, #12]
    4886:	0005      	movs	r5, r0
    4888:	000c      	movs	r4, r1
    488a:	0016      	movs	r6, r2
    488c:	05db      	lsls	r3, r3, #23
    488e:	d505      	bpl.n	489c <__swrite+0x1c>
    4890:	230e      	movs	r3, #14
    4892:	5ec9      	ldrsh	r1, [r1, r3]
    4894:	2200      	movs	r2, #0
    4896:	2302      	movs	r3, #2
    4898:	f000 f940 	bl	4b1c <_lseek_r>
    489c:	89a3      	ldrh	r3, [r4, #12]
    489e:	4a05      	ldr	r2, [pc, #20]	; (48b4 <__swrite+0x34>)
    48a0:	0028      	movs	r0, r5
    48a2:	4013      	ands	r3, r2
    48a4:	81a3      	strh	r3, [r4, #12]
    48a6:	0032      	movs	r2, r6
    48a8:	230e      	movs	r3, #14
    48aa:	5ee1      	ldrsh	r1, [r4, r3]
    48ac:	003b      	movs	r3, r7
    48ae:	f000 f875 	bl	499c <_write_r>
    48b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    48b4:	ffffefff 	.word	0xffffefff

000048b8 <__sseek>:
    48b8:	b570      	push	{r4, r5, r6, lr}
    48ba:	000c      	movs	r4, r1
    48bc:	250e      	movs	r5, #14
    48be:	5f49      	ldrsh	r1, [r1, r5]
    48c0:	f000 f92c 	bl	4b1c <_lseek_r>
    48c4:	89a3      	ldrh	r3, [r4, #12]
    48c6:	1c42      	adds	r2, r0, #1
    48c8:	d103      	bne.n	48d2 <__sseek+0x1a>
    48ca:	4a05      	ldr	r2, [pc, #20]	; (48e0 <__sseek+0x28>)
    48cc:	4013      	ands	r3, r2
    48ce:	81a3      	strh	r3, [r4, #12]
    48d0:	bd70      	pop	{r4, r5, r6, pc}
    48d2:	2280      	movs	r2, #128	; 0x80
    48d4:	0152      	lsls	r2, r2, #5
    48d6:	4313      	orrs	r3, r2
    48d8:	81a3      	strh	r3, [r4, #12]
    48da:	6560      	str	r0, [r4, #84]	; 0x54
    48dc:	e7f8      	b.n	48d0 <__sseek+0x18>
    48de:	46c0      	nop			; (mov r8, r8)
    48e0:	ffffefff 	.word	0xffffefff

000048e4 <__sclose>:
    48e4:	b510      	push	{r4, lr}
    48e6:	230e      	movs	r3, #14
    48e8:	5ec9      	ldrsh	r1, [r1, r3]
    48ea:	f000 f8e1 	bl	4ab0 <_close_r>
    48ee:	bd10      	pop	{r4, pc}

000048f0 <__swbuf_r>:
    48f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48f2:	0005      	movs	r5, r0
    48f4:	000e      	movs	r6, r1
    48f6:	0014      	movs	r4, r2
    48f8:	2800      	cmp	r0, #0
    48fa:	d004      	beq.n	4906 <__swbuf_r+0x16>
    48fc:	6983      	ldr	r3, [r0, #24]
    48fe:	2b00      	cmp	r3, #0
    4900:	d101      	bne.n	4906 <__swbuf_r+0x16>
    4902:	f7ff fb17 	bl	3f34 <__sinit>
    4906:	4b22      	ldr	r3, [pc, #136]	; (4990 <__swbuf_r+0xa0>)
    4908:	429c      	cmp	r4, r3
    490a:	d12d      	bne.n	4968 <__swbuf_r+0x78>
    490c:	686c      	ldr	r4, [r5, #4]
    490e:	69a3      	ldr	r3, [r4, #24]
    4910:	60a3      	str	r3, [r4, #8]
    4912:	89a3      	ldrh	r3, [r4, #12]
    4914:	071b      	lsls	r3, r3, #28
    4916:	d531      	bpl.n	497c <__swbuf_r+0x8c>
    4918:	6923      	ldr	r3, [r4, #16]
    491a:	2b00      	cmp	r3, #0
    491c:	d02e      	beq.n	497c <__swbuf_r+0x8c>
    491e:	6823      	ldr	r3, [r4, #0]
    4920:	6922      	ldr	r2, [r4, #16]
    4922:	b2f7      	uxtb	r7, r6
    4924:	1a98      	subs	r0, r3, r2
    4926:	6963      	ldr	r3, [r4, #20]
    4928:	b2f6      	uxtb	r6, r6
    492a:	4298      	cmp	r0, r3
    492c:	db05      	blt.n	493a <__swbuf_r+0x4a>
    492e:	0021      	movs	r1, r4
    4930:	0028      	movs	r0, r5
    4932:	f7ff fa91 	bl	3e58 <_fflush_r>
    4936:	2800      	cmp	r0, #0
    4938:	d126      	bne.n	4988 <__swbuf_r+0x98>
    493a:	68a3      	ldr	r3, [r4, #8]
    493c:	3001      	adds	r0, #1
    493e:	3b01      	subs	r3, #1
    4940:	60a3      	str	r3, [r4, #8]
    4942:	6823      	ldr	r3, [r4, #0]
    4944:	1c5a      	adds	r2, r3, #1
    4946:	6022      	str	r2, [r4, #0]
    4948:	701f      	strb	r7, [r3, #0]
    494a:	6963      	ldr	r3, [r4, #20]
    494c:	4298      	cmp	r0, r3
    494e:	d004      	beq.n	495a <__swbuf_r+0x6a>
    4950:	89a3      	ldrh	r3, [r4, #12]
    4952:	07db      	lsls	r3, r3, #31
    4954:	d51a      	bpl.n	498c <__swbuf_r+0x9c>
    4956:	2e0a      	cmp	r6, #10
    4958:	d118      	bne.n	498c <__swbuf_r+0x9c>
    495a:	0021      	movs	r1, r4
    495c:	0028      	movs	r0, r5
    495e:	f7ff fa7b 	bl	3e58 <_fflush_r>
    4962:	2800      	cmp	r0, #0
    4964:	d012      	beq.n	498c <__swbuf_r+0x9c>
    4966:	e00f      	b.n	4988 <__swbuf_r+0x98>
    4968:	4b0a      	ldr	r3, [pc, #40]	; (4994 <__swbuf_r+0xa4>)
    496a:	429c      	cmp	r4, r3
    496c:	d101      	bne.n	4972 <__swbuf_r+0x82>
    496e:	68ac      	ldr	r4, [r5, #8]
    4970:	e7cd      	b.n	490e <__swbuf_r+0x1e>
    4972:	4b09      	ldr	r3, [pc, #36]	; (4998 <__swbuf_r+0xa8>)
    4974:	429c      	cmp	r4, r3
    4976:	d1ca      	bne.n	490e <__swbuf_r+0x1e>
    4978:	68ec      	ldr	r4, [r5, #12]
    497a:	e7c8      	b.n	490e <__swbuf_r+0x1e>
    497c:	0021      	movs	r1, r4
    497e:	0028      	movs	r0, r5
    4980:	f000 f820 	bl	49c4 <__swsetup_r>
    4984:	2800      	cmp	r0, #0
    4986:	d0ca      	beq.n	491e <__swbuf_r+0x2e>
    4988:	2601      	movs	r6, #1
    498a:	4276      	negs	r6, r6
    498c:	0030      	movs	r0, r6
    498e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4990:	00006ca0 	.word	0x00006ca0
    4994:	00006cc0 	.word	0x00006cc0
    4998:	00006c80 	.word	0x00006c80

0000499c <_write_r>:
    499c:	b570      	push	{r4, r5, r6, lr}
    499e:	0005      	movs	r5, r0
    49a0:	0008      	movs	r0, r1
    49a2:	0011      	movs	r1, r2
    49a4:	2200      	movs	r2, #0
    49a6:	4c06      	ldr	r4, [pc, #24]	; (49c0 <_write_r+0x24>)
    49a8:	6022      	str	r2, [r4, #0]
    49aa:	001a      	movs	r2, r3
    49ac:	f7fd f81c 	bl	19e8 <_write>
    49b0:	1c43      	adds	r3, r0, #1
    49b2:	d103      	bne.n	49bc <_write_r+0x20>
    49b4:	6823      	ldr	r3, [r4, #0]
    49b6:	2b00      	cmp	r3, #0
    49b8:	d000      	beq.n	49bc <_write_r+0x20>
    49ba:	602b      	str	r3, [r5, #0]
    49bc:	bd70      	pop	{r4, r5, r6, pc}
    49be:	46c0      	nop			; (mov r8, r8)
    49c0:	20000244 	.word	0x20000244

000049c4 <__swsetup_r>:
    49c4:	4b36      	ldr	r3, [pc, #216]	; (4aa0 <__swsetup_r+0xdc>)
    49c6:	b570      	push	{r4, r5, r6, lr}
    49c8:	681d      	ldr	r5, [r3, #0]
    49ca:	0006      	movs	r6, r0
    49cc:	000c      	movs	r4, r1
    49ce:	2d00      	cmp	r5, #0
    49d0:	d005      	beq.n	49de <__swsetup_r+0x1a>
    49d2:	69ab      	ldr	r3, [r5, #24]
    49d4:	2b00      	cmp	r3, #0
    49d6:	d102      	bne.n	49de <__swsetup_r+0x1a>
    49d8:	0028      	movs	r0, r5
    49da:	f7ff faab 	bl	3f34 <__sinit>
    49de:	4b31      	ldr	r3, [pc, #196]	; (4aa4 <__swsetup_r+0xe0>)
    49e0:	429c      	cmp	r4, r3
    49e2:	d10f      	bne.n	4a04 <__swsetup_r+0x40>
    49e4:	686c      	ldr	r4, [r5, #4]
    49e6:	230c      	movs	r3, #12
    49e8:	5ee2      	ldrsh	r2, [r4, r3]
    49ea:	b293      	uxth	r3, r2
    49ec:	0719      	lsls	r1, r3, #28
    49ee:	d42d      	bmi.n	4a4c <__swsetup_r+0x88>
    49f0:	06d9      	lsls	r1, r3, #27
    49f2:	d411      	bmi.n	4a18 <__swsetup_r+0x54>
    49f4:	2309      	movs	r3, #9
    49f6:	2001      	movs	r0, #1
    49f8:	6033      	str	r3, [r6, #0]
    49fa:	3337      	adds	r3, #55	; 0x37
    49fc:	4313      	orrs	r3, r2
    49fe:	81a3      	strh	r3, [r4, #12]
    4a00:	4240      	negs	r0, r0
    4a02:	bd70      	pop	{r4, r5, r6, pc}
    4a04:	4b28      	ldr	r3, [pc, #160]	; (4aa8 <__swsetup_r+0xe4>)
    4a06:	429c      	cmp	r4, r3
    4a08:	d101      	bne.n	4a0e <__swsetup_r+0x4a>
    4a0a:	68ac      	ldr	r4, [r5, #8]
    4a0c:	e7eb      	b.n	49e6 <__swsetup_r+0x22>
    4a0e:	4b27      	ldr	r3, [pc, #156]	; (4aac <__swsetup_r+0xe8>)
    4a10:	429c      	cmp	r4, r3
    4a12:	d1e8      	bne.n	49e6 <__swsetup_r+0x22>
    4a14:	68ec      	ldr	r4, [r5, #12]
    4a16:	e7e6      	b.n	49e6 <__swsetup_r+0x22>
    4a18:	075b      	lsls	r3, r3, #29
    4a1a:	d513      	bpl.n	4a44 <__swsetup_r+0x80>
    4a1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4a1e:	2900      	cmp	r1, #0
    4a20:	d008      	beq.n	4a34 <__swsetup_r+0x70>
    4a22:	0023      	movs	r3, r4
    4a24:	3344      	adds	r3, #68	; 0x44
    4a26:	4299      	cmp	r1, r3
    4a28:	d002      	beq.n	4a30 <__swsetup_r+0x6c>
    4a2a:	0030      	movs	r0, r6
    4a2c:	f7ff fb8e 	bl	414c <_free_r>
    4a30:	2300      	movs	r3, #0
    4a32:	6363      	str	r3, [r4, #52]	; 0x34
    4a34:	2224      	movs	r2, #36	; 0x24
    4a36:	89a3      	ldrh	r3, [r4, #12]
    4a38:	4393      	bics	r3, r2
    4a3a:	81a3      	strh	r3, [r4, #12]
    4a3c:	2300      	movs	r3, #0
    4a3e:	6063      	str	r3, [r4, #4]
    4a40:	6923      	ldr	r3, [r4, #16]
    4a42:	6023      	str	r3, [r4, #0]
    4a44:	2308      	movs	r3, #8
    4a46:	89a2      	ldrh	r2, [r4, #12]
    4a48:	4313      	orrs	r3, r2
    4a4a:	81a3      	strh	r3, [r4, #12]
    4a4c:	6923      	ldr	r3, [r4, #16]
    4a4e:	2b00      	cmp	r3, #0
    4a50:	d10b      	bne.n	4a6a <__swsetup_r+0xa6>
    4a52:	21a0      	movs	r1, #160	; 0xa0
    4a54:	2280      	movs	r2, #128	; 0x80
    4a56:	89a3      	ldrh	r3, [r4, #12]
    4a58:	0089      	lsls	r1, r1, #2
    4a5a:	0092      	lsls	r2, r2, #2
    4a5c:	400b      	ands	r3, r1
    4a5e:	4293      	cmp	r3, r2
    4a60:	d003      	beq.n	4a6a <__swsetup_r+0xa6>
    4a62:	0021      	movs	r1, r4
    4a64:	0030      	movs	r0, r6
    4a66:	f7ff fb23 	bl	40b0 <__smakebuf_r>
    4a6a:	2301      	movs	r3, #1
    4a6c:	89a2      	ldrh	r2, [r4, #12]
    4a6e:	4013      	ands	r3, r2
    4a70:	d011      	beq.n	4a96 <__swsetup_r+0xd2>
    4a72:	2300      	movs	r3, #0
    4a74:	60a3      	str	r3, [r4, #8]
    4a76:	6963      	ldr	r3, [r4, #20]
    4a78:	425b      	negs	r3, r3
    4a7a:	61a3      	str	r3, [r4, #24]
    4a7c:	2000      	movs	r0, #0
    4a7e:	6923      	ldr	r3, [r4, #16]
    4a80:	4283      	cmp	r3, r0
    4a82:	d1be      	bne.n	4a02 <__swsetup_r+0x3e>
    4a84:	230c      	movs	r3, #12
    4a86:	5ee2      	ldrsh	r2, [r4, r3]
    4a88:	0613      	lsls	r3, r2, #24
    4a8a:	d5ba      	bpl.n	4a02 <__swsetup_r+0x3e>
    4a8c:	2340      	movs	r3, #64	; 0x40
    4a8e:	4313      	orrs	r3, r2
    4a90:	81a3      	strh	r3, [r4, #12]
    4a92:	3801      	subs	r0, #1
    4a94:	e7b5      	b.n	4a02 <__swsetup_r+0x3e>
    4a96:	0792      	lsls	r2, r2, #30
    4a98:	d400      	bmi.n	4a9c <__swsetup_r+0xd8>
    4a9a:	6963      	ldr	r3, [r4, #20]
    4a9c:	60a3      	str	r3, [r4, #8]
    4a9e:	e7ed      	b.n	4a7c <__swsetup_r+0xb8>
    4aa0:	20000038 	.word	0x20000038
    4aa4:	00006ca0 	.word	0x00006ca0
    4aa8:	00006cc0 	.word	0x00006cc0
    4aac:	00006c80 	.word	0x00006c80

00004ab0 <_close_r>:
    4ab0:	2300      	movs	r3, #0
    4ab2:	b570      	push	{r4, r5, r6, lr}
    4ab4:	4c06      	ldr	r4, [pc, #24]	; (4ad0 <_close_r+0x20>)
    4ab6:	0005      	movs	r5, r0
    4ab8:	0008      	movs	r0, r1
    4aba:	6023      	str	r3, [r4, #0]
    4abc:	f7fc ffce 	bl	1a5c <_close>
    4ac0:	1c43      	adds	r3, r0, #1
    4ac2:	d103      	bne.n	4acc <_close_r+0x1c>
    4ac4:	6823      	ldr	r3, [r4, #0]
    4ac6:	2b00      	cmp	r3, #0
    4ac8:	d000      	beq.n	4acc <_close_r+0x1c>
    4aca:	602b      	str	r3, [r5, #0]
    4acc:	bd70      	pop	{r4, r5, r6, pc}
    4ace:	46c0      	nop			; (mov r8, r8)
    4ad0:	20000244 	.word	0x20000244

00004ad4 <_fstat_r>:
    4ad4:	2300      	movs	r3, #0
    4ad6:	b570      	push	{r4, r5, r6, lr}
    4ad8:	4c06      	ldr	r4, [pc, #24]	; (4af4 <_fstat_r+0x20>)
    4ada:	0005      	movs	r5, r0
    4adc:	0008      	movs	r0, r1
    4ade:	0011      	movs	r1, r2
    4ae0:	6023      	str	r3, [r4, #0]
    4ae2:	f7fc ffbe 	bl	1a62 <_fstat>
    4ae6:	1c43      	adds	r3, r0, #1
    4ae8:	d103      	bne.n	4af2 <_fstat_r+0x1e>
    4aea:	6823      	ldr	r3, [r4, #0]
    4aec:	2b00      	cmp	r3, #0
    4aee:	d000      	beq.n	4af2 <_fstat_r+0x1e>
    4af0:	602b      	str	r3, [r5, #0]
    4af2:	bd70      	pop	{r4, r5, r6, pc}
    4af4:	20000244 	.word	0x20000244

00004af8 <_isatty_r>:
    4af8:	2300      	movs	r3, #0
    4afa:	b570      	push	{r4, r5, r6, lr}
    4afc:	4c06      	ldr	r4, [pc, #24]	; (4b18 <_isatty_r+0x20>)
    4afe:	0005      	movs	r5, r0
    4b00:	0008      	movs	r0, r1
    4b02:	6023      	str	r3, [r4, #0]
    4b04:	f7fc ffb2 	bl	1a6c <_isatty>
    4b08:	1c43      	adds	r3, r0, #1
    4b0a:	d103      	bne.n	4b14 <_isatty_r+0x1c>
    4b0c:	6823      	ldr	r3, [r4, #0]
    4b0e:	2b00      	cmp	r3, #0
    4b10:	d000      	beq.n	4b14 <_isatty_r+0x1c>
    4b12:	602b      	str	r3, [r5, #0]
    4b14:	bd70      	pop	{r4, r5, r6, pc}
    4b16:	46c0      	nop			; (mov r8, r8)
    4b18:	20000244 	.word	0x20000244

00004b1c <_lseek_r>:
    4b1c:	b570      	push	{r4, r5, r6, lr}
    4b1e:	0005      	movs	r5, r0
    4b20:	0008      	movs	r0, r1
    4b22:	0011      	movs	r1, r2
    4b24:	2200      	movs	r2, #0
    4b26:	4c06      	ldr	r4, [pc, #24]	; (4b40 <_lseek_r+0x24>)
    4b28:	6022      	str	r2, [r4, #0]
    4b2a:	001a      	movs	r2, r3
    4b2c:	f7fc ffa0 	bl	1a70 <_lseek>
    4b30:	1c43      	adds	r3, r0, #1
    4b32:	d103      	bne.n	4b3c <_lseek_r+0x20>
    4b34:	6823      	ldr	r3, [r4, #0]
    4b36:	2b00      	cmp	r3, #0
    4b38:	d000      	beq.n	4b3c <_lseek_r+0x20>
    4b3a:	602b      	str	r3, [r5, #0]
    4b3c:	bd70      	pop	{r4, r5, r6, pc}
    4b3e:	46c0      	nop			; (mov r8, r8)
    4b40:	20000244 	.word	0x20000244

00004b44 <memchr>:
    4b44:	b2c9      	uxtb	r1, r1
    4b46:	1882      	adds	r2, r0, r2
    4b48:	4290      	cmp	r0, r2
    4b4a:	d101      	bne.n	4b50 <memchr+0xc>
    4b4c:	2000      	movs	r0, #0
    4b4e:	4770      	bx	lr
    4b50:	7803      	ldrb	r3, [r0, #0]
    4b52:	428b      	cmp	r3, r1
    4b54:	d0fb      	beq.n	4b4e <memchr+0xa>
    4b56:	3001      	adds	r0, #1
    4b58:	e7f6      	b.n	4b48 <memchr+0x4>

00004b5a <__malloc_lock>:
    4b5a:	4770      	bx	lr

00004b5c <__malloc_unlock>:
    4b5c:	4770      	bx	lr
	...

00004b60 <_read_r>:
    4b60:	b570      	push	{r4, r5, r6, lr}
    4b62:	0005      	movs	r5, r0
    4b64:	0008      	movs	r0, r1
    4b66:	0011      	movs	r1, r2
    4b68:	2200      	movs	r2, #0
    4b6a:	4c06      	ldr	r4, [pc, #24]	; (4b84 <_read_r+0x24>)
    4b6c:	6022      	str	r2, [r4, #0]
    4b6e:	001a      	movs	r2, r3
    4b70:	f7fc ff18 	bl	19a4 <_read>
    4b74:	1c43      	adds	r3, r0, #1
    4b76:	d103      	bne.n	4b80 <_read_r+0x20>
    4b78:	6823      	ldr	r3, [r4, #0]
    4b7a:	2b00      	cmp	r3, #0
    4b7c:	d000      	beq.n	4b80 <_read_r+0x20>
    4b7e:	602b      	str	r3, [r5, #0]
    4b80:	bd70      	pop	{r4, r5, r6, pc}
    4b82:	46c0      	nop			; (mov r8, r8)
    4b84:	20000244 	.word	0x20000244
    4b88:	00000436 	.word	0x00000436
    4b8c:	00000682 	.word	0x00000682
    4b90:	00000682 	.word	0x00000682
    4b94:	00000682 	.word	0x00000682
    4b98:	00000682 	.word	0x00000682
    4b9c:	00000682 	.word	0x00000682
    4ba0:	00000682 	.word	0x00000682
    4ba4:	00000682 	.word	0x00000682
    4ba8:	00000682 	.word	0x00000682
    4bac:	00000682 	.word	0x00000682
    4bb0:	00000682 	.word	0x00000682
    4bb4:	00000682 	.word	0x00000682
    4bb8:	00000682 	.word	0x00000682
    4bbc:	00000682 	.word	0x00000682
    4bc0:	00000682 	.word	0x00000682
    4bc4:	00000682 	.word	0x00000682
    4bc8:	0000041e 	.word	0x0000041e
    4bcc:	00000682 	.word	0x00000682
    4bd0:	00000682 	.word	0x00000682
    4bd4:	00000682 	.word	0x00000682
    4bd8:	00000682 	.word	0x00000682
    4bdc:	00000682 	.word	0x00000682
    4be0:	00000682 	.word	0x00000682
    4be4:	00000682 	.word	0x00000682
    4be8:	00000682 	.word	0x00000682
    4bec:	00000682 	.word	0x00000682
    4bf0:	00000682 	.word	0x00000682
    4bf4:	00000682 	.word	0x00000682
    4bf8:	00000682 	.word	0x00000682
    4bfc:	00000682 	.word	0x00000682
    4c00:	00000682 	.word	0x00000682
    4c04:	00000682 	.word	0x00000682
    4c08:	0000042e 	.word	0x0000042e
    4c0c:	00000682 	.word	0x00000682
    4c10:	00000682 	.word	0x00000682
    4c14:	00000682 	.word	0x00000682
    4c18:	00000682 	.word	0x00000682
    4c1c:	00000682 	.word	0x00000682
    4c20:	00000682 	.word	0x00000682
    4c24:	00000682 	.word	0x00000682
    4c28:	00000682 	.word	0x00000682
    4c2c:	00000682 	.word	0x00000682
    4c30:	00000682 	.word	0x00000682
    4c34:	00000682 	.word	0x00000682
    4c38:	00000682 	.word	0x00000682
    4c3c:	00000682 	.word	0x00000682
    4c40:	00000682 	.word	0x00000682
    4c44:	00000682 	.word	0x00000682
    4c48:	00000426 	.word	0x00000426
    4c4c:	0000043e 	.word	0x0000043e
    4c50:	00000406 	.word	0x00000406
    4c54:	00000416 	.word	0x00000416
    4c58:	0000040e 	.word	0x0000040e
    4c5c:	00000002 	.word	0x00000002
    4c60:	00000003 	.word	0x00000003
    4c64:	00000028 	.word	0x00000028
    4c68:	00000029 	.word	0x00000029
    4c6c:	00000004 	.word	0x00000004
    4c70:	00000005 	.word	0x00000005
    4c74:	00000006 	.word	0x00000006
    4c78:	00000007 	.word	0x00000007
    4c7c:	00000020 	.word	0x00000020
    4c80:	00000021 	.word	0x00000021
    4c84:	00000022 	.word	0x00000022
    4c88:	00000023 	.word	0x00000023
    4c8c:	00000024 	.word	0x00000024
    4c90:	00000025 	.word	0x00000025
    4c94:	00000026 	.word	0x00000026
    4c98:	00000027 	.word	0x00000027
    4c9c:	00000008 	.word	0x00000008
    4ca0:	00000009 	.word	0x00000009
    4ca4:	0000000a 	.word	0x0000000a
    4ca8:	0000000b 	.word	0x0000000b
    4cac:	42000800 	.word	0x42000800
    4cb0:	42000c00 	.word	0x42000c00
    4cb4:	42001000 	.word	0x42001000
    4cb8:	42001400 	.word	0x42001400
    4cbc:	42001800 	.word	0x42001800
    4cc0:	42001c00 	.word	0x42001c00
    4cc4:	00001132 	.word	0x00001132
    4cc8:	0000112e 	.word	0x0000112e
    4ccc:	0000112e 	.word	0x0000112e
    4cd0:	00001194 	.word	0x00001194
    4cd4:	00001194 	.word	0x00001194
    4cd8:	00001146 	.word	0x00001146
    4cdc:	00001138 	.word	0x00001138
    4ce0:	0000114c 	.word	0x0000114c
    4ce4:	00001182 	.word	0x00001182
    4ce8:	00001354 	.word	0x00001354
    4cec:	00001334 	.word	0x00001334
    4cf0:	00001334 	.word	0x00001334
    4cf4:	000013c0 	.word	0x000013c0
    4cf8:	00001346 	.word	0x00001346
    4cfc:	00001362 	.word	0x00001362
    4d00:	00001338 	.word	0x00001338
    4d04:	00001370 	.word	0x00001370
    4d08:	000013b0 	.word	0x000013b0
	...
    504c:	3f30ff03 	.word	0x3f30ff03
    5050:	000000f3 	.word	0x000000f3
	...
    5060:	3f00f003 	.word	0x3f00f003
    5064:	00000000 	.word	0x00000000
    5068:	f0030000 	.word	0xf0030000
    506c:	00003f00 	.word	0x00003f00
    5070:	00000000 	.word	0x00000000
    5074:	03000000 	.word	0x03000000
    5078:	f0ff0330 	.word	0xf0ff0330
    507c:	3300ff3f 	.word	0x3300ff3f
    5080:	03300300 	.word	0x03300300
    5084:	ff3ff0ff 	.word	0xff3ff0ff
    5088:	03003300 	.word	0x03003300
    508c:	00000030 	.word	0x00000030
    5090:	cc000003 	.word	0xcc000003
    5094:	03cc0cc0 	.word	0x03cc0cc0
    5098:	ff3ff0ff 	.word	0xff3ff0ff
    509c:	0cc0cc00 	.word	0x0cc0cc00
    50a0:	000300cc 	.word	0x000300cc
    50a4:	00000000 	.word	0x00000000
    50a8:	03031c00 	.word	0x03031c00
    50ac:	380ee030 	.word	0x380ee030
    50b0:	03000e00 	.word	0x03000e00
    50b4:	c0e10080 	.word	0xc0e10080
    50b8:	00003338 	.word	0x00003338
    50bc:	000000e0 	.word	0x000000e0
    50c0:	3c0f0000 	.word	0x3c0f0000
    50c4:	30300c03 	.word	0x30300c03
    50c8:	300c03c3 	.word	0x300c03c3
    50cc:	f300c330 	.word	0xf300c330
    50d0:	000c0030 	.word	0x000c0030
    50d4:	33003003 	.word	0x33003003
	...
    50e0:	f0000003 	.word	0xf0000003
    50e4:	03003c00 	.word	0x03003c00
	...
    50f8:	00f00300 	.word	0x00f00300
    50fc:	0c0c003f 	.word	0x0c0c003f
    5100:	00300003 	.word	0x00300003
	...
    5114:	0c300003 	.word	0x0c300003
    5118:	003f000c 	.word	0x003f000c
    511c:	0000f003 	.word	0x0000f003
    5120:	00000000 	.word	0x00000000
    5124:	c0000000 	.word	0xc0000000
    5128:	03c0cc00 	.word	0x03c0cc00
    512c:	000c00f0 	.word	0x000c00f0
    5130:	3f00c000 	.word	0x3f00c000
    5134:	00cc0c00 	.word	0x00cc0c00
    5138:	0000000c 	.word	0x0000000c
    513c:	00000000 	.word	0x00000000
    5140:	000c00c0 	.word	0x000c00c0
    5144:	0c00c000 	.word	0x0c00c000
    5148:	00fc0f00 	.word	0x00fc0f00
    514c:	c000000c 	.word	0xc000000c
    5150:	00000c00 	.word	0x00000c00
    5154:	000000c0 	.word	0x000000c0
    5158:	00000000 	.word	0x00000000
    515c:	0003000c 	.word	0x0003000c
    5160:	0c00f000 	.word	0x0c00f000
	...
    5170:	00c00000 	.word	0x00c00000
    5174:	c000000c 	.word	0xc000000c
    5178:	00000c00 	.word	0x00000c00
    517c:	000c00c0 	.word	0x000c00c0
    5180:	0c00c000 	.word	0x0c00c000
    5184:	00c00000 	.word	0x00c00000
	...
    5190:	f000000f 	.word	0xf000000f
    5194:	00000f00 	.word	0x00000f00
	...
    51a4:	c0000003 	.word	0xc0000003
    51a8:	0c003000 	.word	0x0c003000
    51ac:	00000300 	.word	0x00000300
    51b0:	003000c0 	.word	0x003000c0
	...
    51bc:	ff00f003 	.word	0xff00f003
    51c0:	030f3cc0 	.word	0x030f3cc0
    51c4:	03303000 	.word	0x03303000
    51c8:	3c300003 	.word	0x3c300003
    51cc:	c0ff000f 	.word	0xc0ff000f
    51d0:	0000f003 	.word	0x0000f003
    51d4:	00000000 	.word	0x00000000
    51d8:	030c3060 	.word	0x030c3060
    51dc:	3f308001 	.word	0x3f308001
    51e0:	f0ff03ff 	.word	0xf0ff03ff
    51e4:	00000300 	.word	0x00000300
    51e8:	00000000 	.word	0x00000000
    51ec:	0f0c0000 	.word	0x0f0c0000
    51f0:	30f0c303 	.word	0x30f0c303
    51f4:	30030333 	.word	0x30030333
    51f8:	0c03c330 	.word	0x0c03c330
    51fc:	00c33030 	.word	0x00c33030
    5200:	030f30f0 	.word	0x030f30f0
    5204:	30000000 	.word	0x30000000
    5208:	7000030c 	.word	0x7000030c
    520c:	00030330 	.word	0x00030330
    5210:	03c33130 	.word	0x03c33130
    5214:	c33e303c 	.word	0xc33e303c
    5218:	30c0c303 	.word	0x30c0c303
    521c:	0000003c 	.word	0x0000003c
    5220:	0f007000 	.word	0x0f007000
    5224:	00b00300 	.word	0x00b00300
    5228:	301c0063 	.word	0x301c0063
    522c:	00f0ff03 	.word	0x00f0ff03
    5230:	00030030 	.word	0x00030030
    5234:	00003000 	.word	0x00003000
    5238:	03cc3f00 	.word	0x03cc3f00
    523c:	033330fc 	.word	0x033330fc
    5240:	33303003 	.word	0x33303003
    5244:	30300303 	.word	0x30300303
    5248:	0f030333 	.word	0x0f030333
    524c:	00fc30c0 	.word	0x00fc30c0
    5250:	fc030000 	.word	0xfc030000
    5254:	3cf0ff00 	.word	0x3cf0ff00
    5258:	300c03c3 	.word	0x300c03c3
    525c:	0c03c330 	.word	0x0c03c330
    5260:	00c33030 	.word	0x00c33030
    5264:	3c00c003 	.word	0x3c00c003
    5268:	30000000 	.word	0x30000000
    526c:	00000300 	.word	0x00000300
    5270:	00030f30 	.word	0x00030f30
    5274:	033030f0 	.word	0x033030f0
    5278:	0033000c 	.word	0x0033000c
    527c:	3c00c003 	.word	0x3c00c003
    5280:	00000000 	.word	0x00000000
    5284:	f3003c0f 	.word	0xf3003c0f
    5288:	03c330c0 	.word	0x03c330c0
    528c:	c330300c 	.word	0xc330300c
    5290:	30300c03 	.word	0x30300c03
    5294:	c0f300c3 	.word	0xc0f300c3
    5298:	00003c0f 	.word	0x00003c0f
    529c:	03000f00 	.word	0x03000f00
    52a0:	c33030fc 	.word	0xc33030fc
    52a4:	30300c03 	.word	0x30300c03
    52a8:	300c03c3 	.word	0x300c03c3
    52ac:	ff000e33 	.word	0xff000e33
    52b0:	00f00fc0 	.word	0x00f00fc0
    52b4:	00000000 	.word	0x00000000
    52b8:	0f000000 	.word	0x0f000000
    52bc:	f0f0000f 	.word	0xf0f0000f
    52c0:	00000f0f 	.word	0x00000f0f
	...
    52d0:	0c000000 	.word	0x0c000000
    52d4:	f0000f0f 	.word	0xf0000f0f
    52d8:	000c0ff0 	.word	0x000c0ff0
	...
    52e8:	0c00c000 	.word	0x0c00c000
    52ec:	00300300 	.word	0x00300300
    52f0:	0c0c0033 	.word	0x0c0c0033
    52f4:	30c0c000 	.word	0x30c0c000
    52f8:	30000303 	.word	0x30000303
    52fc:	00000000 	.word	0x00000000
    5300:	00300300 	.word	0x00300300
    5304:	30030033 	.word	0x30030033
    5308:	03003300 	.word	0x03003300
    530c:	00330030 	.word	0x00330030
    5310:	33003003 	.word	0x33003003
    5314:	00300300 	.word	0x00300300
    5318:	03300000 	.word	0x03300000
    531c:	0c300003 	.word	0x0c300003
    5320:	c0c0000c 	.word	0xc0c0000c
    5324:	33003003 	.word	0x33003003
    5328:	00c00000 	.word	0x00c00000
    532c:	0000000c 	.word	0x0000000c
    5330:	0c000000 	.word	0x0c000000
    5334:	00c00300 	.word	0x00c00300
    5338:	0f030030 	.word	0x0f030030
    533c:	03f33030 	.word	0x03f33030
    5340:	00330030 	.word	0x00330030
    5344:	0c00c000 	.word	0x0c00c000
    5348:	00000000 	.word	0x00000000
    534c:	ff03fc0f 	.word	0xff03fc0f
    5350:	030330f0 	.word	0x030330f0
    5354:	3333300c 	.word	0x3333300c
    5358:	31303303 	.word	0x31303303
    535c:	00ff00e3 	.word	0x00ff00e3
    5360:	0000f00f 	.word	0x0000f00f
    5364:	00ff0000 	.word	0x00ff0000
    5368:	300ff03f 	.word	0x300ff03f
    536c:	3000c301 	.word	0x3000c301
    5370:	00c30130 	.word	0x00c30130
    5374:	3f00300f 	.word	0x3f00300f
    5378:	00ff00f0 	.word	0x00ff00f0
    537c:	03300000 	.word	0x03300000
    5380:	3ff0ff03 	.word	0x3ff0ff03
    5384:	300c03ff 	.word	0x300c03ff
    5388:	0c03c330 	.word	0x0c03c330
    538c:	00c33030 	.word	0x00c33030
    5390:	3c0fc0f3 	.word	0x3c0fc0f3
    5394:	03000000 	.word	0x03000000
    5398:	c0ff00f0 	.word	0xc0ff00f0
    539c:	00030f3c 	.word	0x00030f3c
    53a0:	03033030 	.word	0x03033030
    53a4:	03303000 	.word	0x03303000
    53a8:	0cc0c000 	.word	0x0cc0c000
    53ac:	0000000c 	.word	0x0000000c
    53b0:	ff030330 	.word	0xff030330
    53b4:	03ff3ff0 	.word	0x03ff3ff0
    53b8:	03303000 	.word	0x03303000
    53bc:	0ef0c003 	.word	0x0ef0c003
    53c0:	003f001c 	.word	0x003f001c
    53c4:	0000e001 	.word	0x0000e001
    53c8:	03ff3f00 	.word	0x03ff3f00
    53cc:	c330f0ff 	.word	0xc330f0ff
    53d0:	30300c03 	.word	0x30300c03
    53d4:	300c03c3 	.word	0x300c03c3
    53d8:	00030330 	.word	0x00030330
    53dc:	00033030 	.word	0x00033030
    53e0:	ff3f0000 	.word	0xff3f0000
    53e4:	30f0ff03 	.word	0x30f0ff03
    53e8:	000c03c0 	.word	0x000c03c0
    53ec:	0c03c030 	.word	0x0c03c030
    53f0:	03003000 	.word	0x03003000
    53f4:	00300000 	.word	0x00300000
    53f8:	03000000 	.word	0x03000000
    53fc:	c0ff00f0 	.word	0xc0ff00f0
    5400:	00030f3c 	.word	0x00030f3c
    5404:	03033030 	.word	0x03033030
    5408:	33303003 	.word	0x33303003
    540c:	0cc0c300 	.word	0x0cc0c300
    5410:	0000003c 	.word	0x0000003c
    5414:	ff03ff3f 	.word	0xff03ff3f
    5418:	00c000f0 	.word	0x00c000f0
    541c:	c000000c 	.word	0xc000000c
    5420:	00000c00 	.word	0x00000c00
    5424:	f0ff03c0 	.word	0xf0ff03c0
    5428:	0000ff3f 	.word	0x0000ff3f
    542c:	03000000 	.word	0x03000000
    5430:	03303000 	.word	0x03303000
    5434:	3ff0ff03 	.word	0x3ff0ff03
    5438:	300003ff 	.word	0x300003ff
    543c:	00000330 	.word	0x00000330
    5440:	00000000 	.word	0x00000000
    5444:	0c000000 	.word	0x0c000000
    5448:	00f00000 	.word	0x00f00000
    544c:	30000303 	.word	0x30000303
    5450:	ff030330 	.word	0xff030330
    5454:	03fc3ff0 	.word	0x03fc3ff0
    5458:	00300000 	.word	0x00300000
    545c:	3f000000 	.word	0x3f000000
    5460:	f0ff03ff 	.word	0xf0ff03ff
    5464:	3300c000 	.word	0x3300c000
    5468:	00300300 	.word	0x00300300
    546c:	0c0cc0c0 	.word	0x0c0cc0c0
    5470:	30300003 	.word	0x30300003
    5474:	00000003 	.word	0x00000003
    5478:	ff03ff3f 	.word	0xff03ff3f
    547c:	000300f0 	.word	0x000300f0
    5480:	03003000 	.word	0x03003000
    5484:	00300000 	.word	0x00300000
    5488:	30000003 	.word	0x30000003
    548c:	00000300 	.word	0x00000300
    5490:	03ff3f00 	.word	0x03ff3f00
    5494:	001cf0ff 	.word	0x001cf0ff
    5498:	03007000 	.word	0x03007000
    549c:	007000c0 	.word	0x007000c0
    54a0:	ff03001c 	.word	0xff03001c
    54a4:	00ff3ff0 	.word	0x00ff3ff0
    54a8:	ff3f0000 	.word	0xff3f0000
    54ac:	1cf0ff03 	.word	0x1cf0ff03
    54b0:	00700000 	.word	0x00700000
    54b4:	0700c001 	.word	0x0700c001
    54b8:	031c0000 	.word	0x031c0000
    54bc:	ff3ff0ff 	.word	0xff3ff0ff
    54c0:	0f000000 	.word	0x0f000000
    54c4:	c0ff00fc 	.word	0xc0ff00fc
    54c8:	00030738 	.word	0x00030738
    54cc:	03033030 	.word	0x03033030
    54d0:	07383000 	.word	0x07383000
    54d4:	0fc0ff00 	.word	0x0fc0ff00
    54d8:	000000fc 	.word	0x000000fc
    54dc:	ff03ff3f 	.word	0xff03ff3f
    54e0:	03c030f0 	.word	0x03c030f0
    54e4:	c030000c 	.word	0xc030000c
    54e8:	30000c03 	.word	0x30000c03
    54ec:	00f000c0 	.word	0x00f000c0
    54f0:	0000000f 	.word	0x0000000f
    54f4:	03fc0f00 	.word	0x03fc0f00
    54f8:	0330f0ff 	.word	0x0330f0ff
    54fc:	30300003 	.word	0x30300003
    5500:	f0030333 	.word	0xf0030333
    5504:	ff000c30 	.word	0xff000c30
    5508:	00f30f30 	.word	0x00f30f30
    550c:	ff3f0000 	.word	0xff3f0000
    5510:	30f0ff03 	.word	0x30f0ff03
    5514:	000c03c0 	.word	0x000c03c0
    5518:	0f03c030 	.word	0x0f03c030
    551c:	00fc3000 	.word	0x00fc3000
    5520:	030ff0f0 	.word	0x030ff0f0
    5524:	0f000000 	.word	0x0f000000
    5528:	f0fc030c 	.word	0xf0fc030c
    552c:	0c03c330 	.word	0x0c03c330
    5530:	03c33030 	.word	0x03c33030
    5534:	c330300c 	.word	0xc330300c
    5538:	0cc0c300 	.word	0x0cc0c300
    553c:	0000003c 	.word	0x0000003c
    5540:	00030030 	.word	0x00030030
    5544:	03003000 	.word	0x03003000
    5548:	ff3f0000 	.word	0xff3f0000
    554c:	30000003 	.word	0x30000003
    5550:	00000300 	.word	0x00000300
    5554:	00000030 	.word	0x00000030
    5558:	03fc3f00 	.word	0x03fc3f00
    555c:	0300c0ff 	.word	0x0300c0ff
    5560:	00300000 	.word	0x00300000
    5564:	30000003 	.word	0x30000003
    5568:	ff030300 	.word	0xff030300
    556c:	00fc3fc0 	.word	0x00fc3fc0
    5570:	003c0000 	.word	0x003c0000
    5574:	0300fc03 	.word	0x0300fc03
    5578:	e00300fc 	.word	0xe00300fc
    557c:	03000300 	.word	0x03000300
    5580:	03fc03e0 	.word	0x03fc03e0
    5584:	003c00fc 	.word	0x003c00fc
    5588:	3f000000 	.word	0x3f000000
    558c:	f0ff03fe 	.word	0xf0ff03fe
    5590:	03000300 	.word	0x03000300
    5594:	00f000e0 	.word	0x00f000e0
    5598:	0300e003 	.word	0x0300e003
    559c:	3ff0ff03 	.word	0x3ff0ff03
    55a0:	000000fe 	.word	0x000000fe
    55a4:	c0030330 	.word	0xc0030330
    55a8:	003c0ff0 	.word	0x003c0ff0
    55ac:	e0010037 	.word	0xe0010037
    55b0:	0f003b00 	.word	0x0f003b00
    55b4:	f0c0033c 	.word	0xf0c0033c
    55b8:	00000330 	.word	0x00000330
    55bc:	03003000 	.word	0x03003000
    55c0:	000f00c0 	.word	0x000f00c0
    55c4:	00003e00 	.word	0x00003e00
    55c8:	003e00ff 	.word	0x003e00ff
    55cc:	c003000f 	.word	0xc003000f
    55d0:	00003000 	.word	0x00003000
    55d4:	0f300000 	.word	0x0f300000
    55d8:	30f00103 	.word	0x30f00103
    55dc:	30070333 	.word	0x30070333
    55e0:	3803c330 	.word	0x3803c330
    55e4:	03033e30 	.word	0x03033e30
    55e8:	033030c0 	.word	0x033030c0
	...
    55f4:	ff03ff3f 	.word	0xff03ff3f
    55f8:	030330f0 	.word	0x030330f0
    55fc:	03303000 	.word	0x03303000
	...
    5608:	00030000 	.word	0x00030000
    560c:	00003c00 	.word	0x00003c00
    5610:	c00300f0 	.word	0xc00300f0
    5614:	00000f00 	.word	0x00000f00
    5618:	f000003c 	.word	0xf000003c
    561c:	00000300 	.word	0x00000300
    5620:	03000000 	.word	0x03000000
    5624:	03303000 	.word	0x03303000
    5628:	3f300003 	.word	0x3f300003
    562c:	f0ff03ff 	.word	0xf0ff03ff
	...
    5638:	c0000000 	.word	0xc0000000
    563c:	0f003c00 	.word	0x0f003c00
    5640:	00c00100 	.word	0x00c00100
    5644:	c0010030 	.word	0xc0010030
    5648:	00000f00 	.word	0x00000f00
    564c:	c000003c 	.word	0xc000003c
    5650:	00000000 	.word	0x00000000
    5654:	30000003 	.word	0x30000003
    5658:	00000300 	.word	0x00000300
    565c:	00030030 	.word	0x00030030
    5660:	03003000 	.word	0x03003000
    5664:	00300000 	.word	0x00300000
    5668:	00000003 	.word	0x00000003
    566c:	00000000 	.word	0x00000000
    5670:	03003000 	.word	0x03003000
    5674:	003c0000 	.word	0x003c0000
    5678:	0300f000 	.word	0x0300f000
	...
    5684:	000c0000 	.word	0x000c0000
    5688:	3303c000 	.word	0x3303c000
    568c:	03303300 	.word	0x03303300
    5690:	30330033 	.word	0x30330033
    5694:	3f003303 	.word	0x3f003303
    5698:	00ff0030 	.word	0x00ff0030
    569c:	ff3f0000 	.word	0xff3f0000
    56a0:	01f0ff03 	.word	0x01f0ff03
    56a4:	303000ce 	.word	0x303000ce
    56a8:	30000303 	.word	0x30000303
    56ac:	00030330 	.word	0x00030330
    56b0:	fc00f03c 	.word	0xfc00f03c
    56b4:	00000000 	.word	0x00000000
    56b8:	f03f00fc 	.word	0xf03f00fc
    56bc:	30000303 	.word	0x30000303
    56c0:	00030330 	.word	0x00030330
    56c4:	03033030 	.word	0x03033030
    56c8:	00300c00 	.word	0x00300c00
    56cc:	000000c3 	.word	0x000000c3
    56d0:	3f00fc00 	.word	0x3f00fc00
    56d4:	000303f0 	.word	0x000303f0
    56d8:	03033030 	.word	0x03033030
    56dc:	00303000 	.word	0x00303000
    56e0:	f0ff03cc 	.word	0xf0ff03cc
    56e4:	0000ff3f 	.word	0x0000ff3f
    56e8:	00fc0000 	.word	0x00fc0000
    56ec:	3303f03f 	.word	0x3303f03f
    56f0:	03303300 	.word	0x03303300
    56f4:	30330033 	.word	0x30330033
    56f8:	0f003303 	.word	0x0f003303
    56fc:	00f00030 	.word	0x00f00030
    5700:	c0000000 	.word	0xc0000000
    5704:	0f000c00 	.word	0x0f000c00
    5708:	f0ff00ff 	.word	0xf0ff00ff
    570c:	0c03c030 	.word	0x0c03c030
    5710:	00003000 	.word	0x00003000
    5714:	000c00c0 	.word	0x000c00c0
    5718:	00000000 	.word	0x00000000
    571c:	ff3fc0cc 	.word	0xff3fc0cc
    5720:	33303303 	.word	0x33303303
    5724:	30330333 	.word	0x30330333
    5728:	c300333f 	.word	0xc300333f
    572c:	030c30f0 	.word	0x030c30f0
    5730:	0000c000 	.word	0x0000c000
    5734:	ff03ff3f 	.word	0xff03ff3f
    5738:	00c000f0 	.word	0x00c000f0
    573c:	00030030 	.word	0x00030030
    5740:	03003000 	.word	0x03003000
    5744:	f00f0000 	.word	0xf00f0000
    5748:	0000ff00 	.word	0x0000ff00
    574c:	00000000 	.word	0x00000000
    5750:	03033000 	.word	0x03033000
    5754:	33f03f03 	.word	0x33f03f03
    5758:	300000ff 	.word	0x300000ff
    575c:	00000300 	.word	0x00000300
    5760:	00000000 	.word	0x00000000
    5764:	03000000 	.word	0x03000000
    5768:	003f00c0 	.word	0x003f00c0
    576c:	03003000 	.word	0x03003000
    5770:	3f330000 	.word	0x3f330000
    5774:	c0ff33ff 	.word	0xc0ff33ff
    5778:	00000000 	.word	0x00000000
    577c:	3f000000 	.word	0x3f000000
    5780:	f0ff03ff 	.word	0xf0ff03ff
    5784:	07003000 	.word	0x07003000
    5788:	00ec0100 	.word	0x00ec0100
    578c:	0306c038 	.word	0x0306c038
    5790:	00300000 	.word	0x00300000
	...
    579c:	03033000 	.word	0x03033000
    57a0:	ff3f3000 	.word	0xff3f3000
    57a4:	00f0ff03 	.word	0x00f0ff03
    57a8:	00000003 	.word	0x00000003
    57ac:	00000000 	.word	0x00000000
    57b0:	00ff0300 	.word	0x00ff0300
    57b4:	c000f03f 	.word	0xc000f03f
    57b8:	00000700 	.word	0x00000700
    57bc:	000c0070 	.word	0x000c0070
    57c0:	3f008003 	.word	0x3f008003
    57c4:	00ff00f0 	.word	0x00ff00f0
    57c8:	ff030000 	.word	0xff030000
    57cc:	03f00f00 	.word	0x03f00f00
    57d0:	003000c0 	.word	0x003000c0
    57d4:	30000003 	.word	0x30000003
    57d8:	00000300 	.word	0x00000300
    57dc:	ff00f00f 	.word	0xff00f00f
    57e0:	00000000 	.word	0x00000000
    57e4:	f03f00fc 	.word	0xf03f00fc
    57e8:	30000303 	.word	0x30000303
    57ec:	00030330 	.word	0x00030330
    57f0:	ff033030 	.word	0xff033030
    57f4:	00c00f00 	.word	0x00c00f00
    57f8:	00000000 	.word	0x00000000
    57fc:	0ff0ff03 	.word	0x0ff0ff03
    5800:	000c0300 	.word	0x000c0300
    5804:	0c03c030 	.word	0x0c03c030
    5808:	03c03000 	.word	0x03c03000
    580c:	000f000c 	.word	0x000f000c
    5810:	0000f000 	.word	0x0000f000
    5814:	00f00000 	.word	0x00f00000
    5818:	0c03000f 	.word	0x0c03000f
    581c:	03c03000 	.word	0x03c03000
    5820:	c030000c 	.word	0xc030000c
    5824:	0f000c03 	.word	0x0f000c03
    5828:	f0ff0300 	.word	0xf0ff0300
    582c:	ff030000 	.word	0xff030000
    5830:	00f00f00 	.word	0x00f00f00
    5834:	001c00c0 	.word	0x001c00c0
    5838:	30000003 	.word	0x30000003
    583c:	00000300 	.word	0x00000300
    5840:	c000001c 	.word	0xc000001c
    5844:	00000000 	.word	0x00000000
    5848:	303f00c3 	.word	0x303f00c3
    584c:	33003303 	.word	0x33003303
    5850:	00330330 	.word	0x00330330
    5854:	33033033 	.word	0x33033033
    5858:	00c00000 	.word	0x00c00000
    585c:	0000000c 	.word	0x0000000c
    5860:	30000003 	.word	0x30000003
    5864:	03fc3f00 	.word	0x03fc3f00
    5868:	0303c0ff 	.word	0x0303c0ff
    586c:	03303000 	.word	0x03303000
    5870:	c000000c 	.word	0xc000000c
    5874:	00000000 	.word	0x00000000
    5878:	00fc0300 	.word	0x00fc0300
    587c:	0300f03f 	.word	0x0300f03f
    5880:	00300000 	.word	0x00300000
    5884:	30000003 	.word	0x30000003
    5888:	3f00fc03 	.word	0x3f00fc03
    588c:	000300f0 	.word	0x000300f0
    5890:	c0010000 	.word	0xc0010000
    5894:	00000e00 	.word	0x00000e00
    5898:	e0010078 	.word	0xe0010078
    589c:	01000f00 	.word	0x01000f00
    58a0:	007800e0 	.word	0x007800e0
    58a4:	c001000e 	.word	0xc001000e
    58a8:	03000000 	.word	0x03000000
    58ac:	f03f00fc 	.word	0xf03f00fc
    58b0:	01000300 	.word	0x01000300
    58b4:	003000c0 	.word	0x003000c0
    58b8:	0300c001 	.word	0x0300c001
    58bc:	03f03f00 	.word	0x03f03f00
    58c0:	000000fc 	.word	0x000000fc
    58c4:	1c000303 	.word	0x1c000303
    58c8:	007800e0 	.word	0x007800e0
    58cc:	78000003 	.word	0x78000003
    58d0:	03e01c00 	.word	0x03e01c00
    58d4:	00000003 	.word	0x00000003
    58d8:	00000000 	.word	0x00000000
    58dc:	c0f00300 	.word	0xc0f00300
    58e0:	0c00cf3f 	.word	0x0c00cf3f
    58e4:	00c30070 	.word	0x00c30070
    58e8:	ff3f700c 	.word	0xff3f700c
    58ec:	00c0ff03 	.word	0x00c0ff03
    58f0:	00000000 	.word	0x00000000
    58f4:	03030000 	.word	0x03030000
    58f8:	03303000 	.word	0x03303000
    58fc:	f030000f 	.word	0xf030000f
    5900:	33003303 	.word	0x33003303
    5904:	00c30330 	.word	0x00c30330
    5908:	0303303c 	.word	0x0303303c
	...
    5914:	0c00c000 	.word	0x0c00c000
    5918:	03cc0c00 	.word	0x03cc0c00
    591c:	03303033 	.word	0x03303033
    5920:	30300003 	.word	0x30300003
    5924:	00000003 	.word	0x00000003
    5928:	00000000 	.word	0x00000000
    592c:	03000000 	.word	0x03000000
    5930:	ff3ff0ff 	.word	0xff3ff0ff
	...
    5940:	03033000 	.word	0x03033000
    5944:	33333000 	.word	0x33333000
    5948:	0c303303 	.word	0x0c303303
    594c:	000c00cc 	.word	0x000c00cc
	...
    5958:	000f0000 	.word	0x000f0000
    595c:	3000f003 	.word	0x3000f003
    5960:	00800300 	.word	0x00800300
    5964:	7000000c 	.word	0x7000000c
    5968:	03000300 	.word	0x03000300
    596c:	003c00f0 	.word	0x003c00f0
	...
    598c:	ff00f003 	.word	0xff00f003
    5990:	030f3cc0 	.word	0x030f3cc0
    5994:	03303400 	.word	0x03303400
    5998:	303000c3 	.word	0x303000c3
    599c:	c0c00003 	.word	0xc0c00003
    59a0:	00000c0c 	.word	0x00000c0c
    59a4:	01fc0300 	.word	0x01fc0300
    59a8:	0318f0bf 	.word	0x0318f0bf
    59ac:	00300000 	.word	0x00300000
    59b0:	30800103 	.word	0x30800103
    59b4:	3f00fc1b 	.word	0x3f00fc1b
    59b8:	000300f0 	.word	0x000300f0
    59bc:	fc000000 	.word	0xfc000000
    59c0:	03f03f00 	.word	0x03f03f00
    59c4:	30330033 	.word	0x30330033
    59c8:	b301330b 	.word	0xb301330b
    59cc:	00331330 	.word	0x00331330
    59d0:	f000300f 	.word	0xf000300f
    59d4:	00000000 	.word	0x00000000
    59d8:	c000000c 	.word	0xc000000c
    59dc:	33003303 	.word	0x33003303
    59e0:	01330b30 	.word	0x01330b30
    59e4:	330b3033 	.word	0x330b3033
    59e8:	00303f00 	.word	0x00303f00
    59ec:	000000ff 	.word	0x000000ff
    59f0:	00000c00 	.word	0x00000c00
    59f4:	01331bc0 	.word	0x01331bc0
    59f8:	330330b3 	.word	0x330330b3
    59fc:	1b303300 	.word	0x1b303300
    5a00:	30bf0133 	.word	0x30bf0133
    5a04:	0000ff00 	.word	0x0000ff00
    5a08:	000c0000 	.word	0x000c0000
    5a0c:	3303c000 	.word	0x3303c000
    5a10:	1b303301 	.word	0x1b303301
    5a14:	30b30033 	.word	0x30b30033
    5a18:	3f003303 	.word	0x3f003303
    5a1c:	00ff0030 	.word	0x00ff0030
    5a20:	0c000000 	.word	0x0c000000
    5a24:	03c00000 	.word	0x03c00000
    5a28:	30330333 	.word	0x30330333
    5a2c:	b304334b 	.word	0xb304334b
    5a30:	00333330 	.word	0x00333330
    5a34:	ff00303f 	.word	0xff00303f
    5a38:	00000000 	.word	0x00000000
    5a3c:	f03f00fc 	.word	0xf03f00fc
    5a40:	30000303 	.word	0x30000303
    5a44:	40030330 	.word	0x40030330
    5a48:	03033c30 	.word	0x03033c30
    5a4c:	00300c00 	.word	0x00300c00
    5a50:	000000c3 	.word	0x000000c3
    5a54:	3f00fc00 	.word	0x3f00fc00
    5a58:	003303f0 	.word	0x003303f0
    5a5c:	331330b3 	.word	0x331330b3
    5a60:	0330b300 	.word	0x0330b300
    5a64:	300f0033 	.word	0x300f0033
    5a68:	0000f000 	.word	0x0000f000
    5a6c:	01fc0000 	.word	0x01fc0000
    5a70:	331bf0bf 	.word	0x331bf0bf
    5a74:	03303300 	.word	0x03303300
    5a78:	30b30133 	.word	0x30b30133
    5a7c:	0f00331b 	.word	0x0f00331b
    5a80:	00f00030 	.word	0x00f00030
    5a84:	fc000000 	.word	0xfc000000
    5a88:	13f03f00 	.word	0x13f03f00
    5a8c:	30b30133 	.word	0x30b30133
    5a90:	3300330b 	.word	0x3300330b
    5a94:	00330330 	.word	0x00330330
    5a98:	f000300f 	.word	0xf000300f
    5a9c:	00000000 	.word	0x00000000
    5aa0:	30000300 	.word	0x30000300
    5aa4:	3f000333 	.word	0x3f000333
    5aa8:	03ff03f0 	.word	0x03ff03f0
    5aac:	03303000 	.word	0x03303000
	...
    5abc:	01030b30 	.word	0x01030b30
    5ac0:	ff0bf03f 	.word	0xff0bf03f
    5ac4:	00300000 	.word	0x00300000
    5ac8:	00000003 	.word	0x00000003
	...
    5ad4:	03133000 	.word	0x03133000
    5ad8:	0bf0bf01 	.word	0x0bf0bf01
    5adc:	300000ff 	.word	0x300000ff
    5ae0:	00000300 	.word	0x00000300
    5ae4:	00000000 	.word	0x00000000
    5ae8:	ff000000 	.word	0xff000000
    5aec:	cff03f0c 	.word	0xcff03f0c
    5af0:	00c30130 	.word	0x00c30130
    5af4:	c3013030 	.word	0xc3013030
    5af8:	0c30cf00 	.word	0x0c30cf00
    5afc:	ff00f03f 	.word	0xff00f03f
    5b00:	00000000 	.word	0x00000000
    5b04:	f03f00ff 	.word	0xf03f00ff
    5b08:	c30b304f 	.word	0xc30b304f
    5b0c:	0b30b000 	.word	0x0b30b000
    5b10:	304f00c3 	.word	0x304f00c3
    5b14:	00f03f00 	.word	0x00f03f00
    5b18:	000000ff 	.word	0x000000ff
    5b1c:	ff03ff3f 	.word	0xff03ff3f
    5b20:	07c330f0 	.word	0x07c330f0
    5b24:	c370300c 	.word	0xc370300c
    5b28:	b0300c0b 	.word	0xb0300c0b
    5b2c:	30000303 	.word	0x30000303
    5b30:	00000330 	.word	0x00000330
    5b34:	001c0000 	.word	0x001c0000
    5b38:	3303f033 	.word	0x3303f033
    5b3c:	01303f00 	.word	0x01303f00
    5b40:	e03b00ff 	.word	0xe03b00ff
    5b44:	3b001303 	.word	0x3b001303
    5b48:	00f30330 	.word	0x00f30330
    5b4c:	ff000000 	.word	0xff000000
    5b50:	0ff03f00 	.word	0x0ff03f00
    5b54:	00c30130 	.word	0x00c30130
    5b58:	ff033030 	.word	0xff033030
    5b5c:	03ff3ff0 	.word	0x03ff3ff0
    5b60:	c330300c 	.word	0xc330300c
    5b64:	00000000 	.word	0x00000000
    5b68:	f03f00fc 	.word	0xf03f00fc
    5b6c:	b0000303 	.word	0xb0000303
    5b70:	00031330 	.word	0x00031330
    5b74:	ff0330b0 	.word	0xff0330b0
    5b78:	00c00f00 	.word	0x00c00f00
    5b7c:	00000000 	.word	0x00000000
    5b80:	bf01fc00 	.word	0xbf01fc00
    5b84:	00031bf0 	.word	0x00031bf0
    5b88:	03033030 	.word	0x03033030
    5b8c:	1b30b001 	.word	0x1b30b001
    5b90:	c00f00ff 	.word	0xc00f00ff
    5b94:	00000000 	.word	0x00000000
    5b98:	00fc0000 	.word	0x00fc0000
    5b9c:	0313f03f 	.word	0x0313f03f
    5ba0:	0b30b001 	.word	0x0b30b001
    5ba4:	30300003 	.word	0x30300003
    5ba8:	0f00ff03 	.word	0x0f00ff03
    5bac:	000000c0 	.word	0x000000c0
    5bb0:	fc030000 	.word	0xfc030000
    5bb4:	00f03f00 	.word	0x00f03f00
    5bb8:	30800003 	.word	0x30800003
    5bbc:	80000310 	.word	0x80000310
    5bc0:	00fc0330 	.word	0x00fc0330
    5bc4:	0300f03f 	.word	0x0300f03f
    5bc8:	03000000 	.word	0x03000000
    5bcc:	f03f00fc 	.word	0xf03f00fc
    5bd0:	00010300 	.word	0x00010300
    5bd4:	00031830 	.word	0x00031830
    5bd8:	fc033080 	.word	0xfc033080
    5bdc:	00f03f00 	.word	0x00f03f00
    5be0:	00000003 	.word	0x00000003
    5be4:	bfc1f003 	.word	0xbfc1f003
    5be8:	700c18cf 	.word	0x700c18cf
    5bec:	0c00c300 	.word	0x0c00c300
    5bf0:	1bffbf71 	.word	0x1bffbf71
    5bf4:	0000c0ff 	.word	0x0000c0ff
    5bf8:	00000000 	.word	0x00000000
    5bfc:	00fc0700 	.word	0x00fc0700
    5c00:	07dcc07f 	.word	0x07dcc07f
    5c04:	1830800d 	.word	0x1830800d
    5c08:	30800d03 	.word	0x30800d03
    5c0c:	7f0007dc 	.word	0x7f0007dc
    5c10:	00fc07c0 	.word	0x00fc07c0
    5c14:	fc1f0000 	.word	0xfc1f0000
    5c18:	c0c0ff01 	.word	0xc0c0ff01
    5c1c:	30000c03 	.word	0x30000c03
    5c20:	00000300 	.word	0x00000300
    5c24:	0d03c030 	.word	0x0d03c030
    5c28:	fc1fc0ff 	.word	0xfc1fc0ff
    5c2c:	03000000 	.word	0x03000000
    5c30:	c0ff00f0 	.word	0xc0ff00f0
    5c34:	c0000c0c 	.word	0xc0000c0c
    5c38:	80ef7dc0 	.word	0x80ef7dc0
    5c3c:	0c0cc0c0 	.word	0x0c0cc0c0
    5c40:	03003300 	.word	0x03003300
    5c44:	00000030 	.word	0x00000030
    5c48:	ff006300 	.word	0xff006300
    5c4c:	03ff1ff0 	.word	0x03ff1ff0
    5c50:	63303086 	.word	0x63303086
    5c54:	18300003 	.word	0x18300003
    5c58:	30c00003 	.word	0x30c00003
    5c5c:	00000300 	.word	0x00000300
    5c60:	03002000 	.word	0x03002000
    5c64:	240e0080 	.word	0x240e0080
    5c68:	00403a00 	.word	0x00403a00
    5c6c:	403a00ff 	.word	0x403a00ff
    5c70:	8003240e 	.word	0x8003240e
    5c74:	00002000 	.word	0x00002000
    5c78:	ff3f0000 	.word	0xff3f0000
    5c7c:	31f0ff03 	.word	0x31f0ff03
    5c80:	e01b0380 	.word	0xe01b0380
    5c84:	1903bf31 	.word	0x1903bf31
    5c88:	00933130 	.word	0x00933130
    5c8c:	000e00e0 	.word	0x000e00e0
    5c90:	00000000 	.word	0x00000000
    5c94:	fc0c00c0 	.word	0xfc0c00c0
    5c98:	ffc0ff0f 	.word	0xffc0ff0f
    5c9c:	03c03fc0 	.word	0x03c03fc0
    5ca0:	c038008c 	.word	0xc038008c
    5ca4:	0e00e001 	.word	0x0e00e001
    5ca8:	00000000 	.word	0x00000000
    5cac:	00000c00 	.word	0x00000c00
    5cb0:	003303c0 	.word	0x003303c0
    5cb4:	330b3033 	.word	0x330b3033
    5cb8:	1330b301 	.word	0x1330b301
    5cbc:	303f0033 	.word	0x303f0033
    5cc0:	0000ff00 	.word	0x0000ff00
    5cc4:	00000000 	.word	0x00000000
    5cc8:	03033000 	.word	0x03033000
    5ccc:	33f03f01 	.word	0x33f03f01
    5cd0:	300002ff 	.word	0x300002ff
    5cd4:	00000300 	.word	0x00000300
    5cd8:	00000000 	.word	0x00000000
    5cdc:	fc000000 	.word	0xfc000000
    5ce0:	03f03f00 	.word	0x03f03f00
    5ce4:	30b00003 	.word	0x30b00003
    5ce8:	3001031b 	.word	0x3001031b
    5cec:	00ff0330 	.word	0x00ff0330
    5cf0:	0000c00f 	.word	0x0000c00f
    5cf4:	03000000 	.word	0x03000000
    5cf8:	f03f00fc 	.word	0xf03f00fc
    5cfc:	80000300 	.word	0x80000300
    5d00:	01031830 	.word	0x01031830
    5d04:	fc033000 	.word	0xfc033000
    5d08:	00f03f00 	.word	0x00f03f00
    5d0c:	00000003 	.word	0x00000003
    5d10:	0f00ff03 	.word	0x0f00ff03
    5d14:	00c013f0 	.word	0x00c013f0
    5d18:	000b00b0 	.word	0x000b00b0
    5d1c:	13003001 	.word	0x13003001
    5d20:	f08f0000 	.word	0xf08f0000
    5d24:	0000ff00 	.word	0x0000ff00
    5d28:	0bff3f00 	.word	0x0bff3f00
    5d2c:	004cf0ff 	.word	0x004cf0ff
    5d30:	80003004 	.word	0x80003004
    5d34:	000308c0 	.word	0x000308c0
    5d38:	ff030c40 	.word	0xff030c40
    5d3c:	00ff3ff0 	.word	0x00ff3ff0
    5d40:	80000000 	.word	0x80000000
    5d44:	26000800 	.word	0x26000800
    5d48:	00a80280 	.word	0x00a80280
    5d4c:	a802802a 	.word	0xa802802a
    5d50:	00801e00 	.word	0x00801e00
    5d54:	80000008 	.word	0x80000008
    5d58:	00000000 	.word	0x00000000
    5d5c:	00080080 	.word	0x00080080
    5d60:	6803801c 	.word	0x6803801c
    5d64:	03802200 	.word	0x03802200
    5d68:	801c0068 	.word	0x801c0068
    5d6c:	00000800 	.word	0x00000800
    5d70:	00000080 	.word	0x00000080
    5d74:	00000300 	.word	0x00000300
    5d78:	c00c0030 	.word	0xc00c0030
    5d7c:	f00ccc00 	.word	0xf00ccc00
    5d80:	000ccfc0 	.word	0x000ccfc0
    5d84:	3c00c000 	.word	0x3c00c000
    5d88:	00000300 	.word	0x00000300
    5d8c:	00f00000 	.word	0x00f00000
    5d90:	c000000f 	.word	0xc000000f
    5d94:	00000c00 	.word	0x00000c00
    5d98:	000c00c0 	.word	0x000c00c0
    5d9c:	0c00c000 	.word	0x0c00c000
    5da0:	00c00000 	.word	0x00c00000
    5da4:	c0000000 	.word	0xc0000000
    5da8:	00000c00 	.word	0x00000c00
    5dac:	000c00c0 	.word	0x000c00c0
    5db0:	0c00c000 	.word	0x0c00c000
    5db4:	00c00000 	.word	0x00c00000
    5db8:	f000000f 	.word	0xf000000f
    5dbc:	00000000 	.word	0x00000000
    5dc0:	000c00c0 	.word	0x000c00c0
    5dc4:	0c40c400 	.word	0x0c40c400
    5dc8:	c7d97ecc 	.word	0xc7d97ecc
    5dcc:	de00b4ed 	.word	0xde00b4ed
    5dd0:	00c40c40 	.word	0x00c40c40
    5dd4:	000000c0 	.word	0x000000c0
    5dd8:	0d00c000 	.word	0x0d00c000
    5ddc:	00df00f0 	.word	0x00df00f0
    5de0:	c17e100c 	.word	0xc17e100c
    5de4:	00feec07 	.word	0x00feec07
    5de8:	100ce0cf 	.word	0x100ce0cf
    5dec:	0000c000 	.word	0x0000c000
	...
    5df8:	0cfccf00 	.word	0x0cfccf00
    5dfc:	0000c0ff 	.word	0x0000c0ff
	...
    5e08:	40000000 	.word	0x40000000
    5e0c:	01000a00 	.word	0x01000a00
    5e10:	80240010 	.word	0x80240010
    5e14:	1100a000 	.word	0x1100a000
    5e18:	00080200 	.word	0x00080200
	...
    5e28:	11000802 	.word	0x11000802
    5e2c:	00a00000 	.word	0x00a00000
    5e30:	10018024 	.word	0x10018024
    5e34:	00000a00 	.word	0x00000a00
    5e38:	00000040 	.word	0x00000040
    5e3c:	82200882 	.word	0x82200882
    5e40:	08822008 	.word	0x08822008
    5e44:	20088220 	.word	0x20088220
    5e48:	82200882 	.word	0x82200882
    5e4c:	08822008 	.word	0x08822008
    5e50:	20088220 	.word	0x20088220
    5e54:	24499282 	.word	0x24499282
    5e58:	92244992 	.word	0x92244992
    5e5c:	49922449 	.word	0x49922449
    5e60:	24499224 	.word	0x24499224
    5e64:	92244992 	.word	0x92244992
    5e68:	49922449 	.word	0x49922449
    5e6c:	b66d9224 	.word	0xb66d9224
    5e70:	dbb66ddb 	.word	0xdbb66ddb
    5e74:	6ddbb66d 	.word	0x6ddbb66d
    5e78:	b66ddbb6 	.word	0xb66ddbb6
    5e7c:	dbb66ddb 	.word	0xdbb66ddb
    5e80:	6ddbb66d 	.word	0x6ddbb66d
    5e84:	006ddbb6 	.word	0x006ddbb6
	...
    5e90:	f0ffff00 	.word	0xf0ffff00
	...
    5ea0:	04004000 	.word	0x04004000
    5ea4:	00400000 	.word	0x00400000
    5ea8:	ffff0004 	.word	0xffff0004
    5eac:	000000f0 	.word	0x000000f0
	...
    5eb8:	00a00000 	.word	0x00a00000
    5ebc:	a000000a 	.word	0xa000000a
    5ec0:	ff000a00 	.word	0xff000a00
    5ec4:	0000f0ff 	.word	0x0000f0ff
	...
    5ed0:	40000000 	.word	0x40000000
    5ed4:	00000400 	.word	0x00000400
    5ed8:	ffff0f40 	.word	0xffff0f40
    5edc:	ff0f0000 	.word	0xff0f0000
    5ee0:	000000ff 	.word	0x000000ff
	...
    5eec:	00040040 	.word	0x00040040
    5ef0:	07004000 	.word	0x07004000
    5ef4:	004000ff 	.word	0x004000ff
    5ef8:	0000ff07 	.word	0x0000ff07
	...
    5f04:	0a00a000 	.word	0x0a00a000
    5f08:	00a00000 	.word	0x00a00000
    5f0c:	ff00000a 	.word	0xff00000a
    5f10:	000000f0 	.word	0x000000f0
	...
    5f1c:	00a00000 	.word	0x00a00000
    5f20:	a000000a 	.word	0xa000000a
    5f24:	00fffb0f 	.word	0x00fffb0f
    5f28:	ffff0f00 	.word	0xffff0f00
	...
    5f3c:	ffff0f00 	.word	0xffff0f00
    5f40:	ff0f0000 	.word	0xff0f0000
    5f44:	000000ff 	.word	0x000000ff
	...
    5f50:	000a00a0 	.word	0x000a00a0
    5f54:	0b00a000 	.word	0x0b00a000
    5f58:	008000ff 	.word	0x008000ff
    5f5c:	0000ff0f 	.word	0x0000ff0f
	...
    5f68:	0a00a000 	.word	0x0a00a000
    5f6c:	0fa00000 	.word	0x0fa00000
    5f70:	200000fa 	.word	0x200000fa
    5f74:	0000fe0f 	.word	0x0000fe0f
	...
    5f80:	00400000 	.word	0x00400000
    5f84:	40000004 	.word	0x40000004
    5f88:	0000fc0f 	.word	0x0000fc0f
    5f8c:	00fc0f40 	.word	0x00fc0f40
	...
    5f98:	a0000000 	.word	0xa0000000
    5f9c:	00000a00 	.word	0x00000a00
    5fa0:	000a00a0 	.word	0x000a00a0
    5fa4:	0000e0ff 	.word	0x0000e0ff
	...
    5fb4:	00040040 	.word	0x00040040
    5fb8:	04004000 	.word	0x04004000
    5fbc:	f07f0000 	.word	0xf07f0000
	...
    5fd4:	c0ff0000 	.word	0xc0ff0000
    5fd8:	00000400 	.word	0x00000400
    5fdc:	00040040 	.word	0x00040040
    5fe0:	04004000 	.word	0x04004000
    5fe4:	00400000 	.word	0x00400000
    5fe8:	40000004 	.word	0x40000004
    5fec:	ff000400 	.word	0xff000400
    5ff0:	000400c0 	.word	0x000400c0
    5ff4:	04004000 	.word	0x04004000
    5ff8:	00400000 	.word	0x00400000
    5ffc:	40000004 	.word	0x40000004
    6000:	00000400 	.word	0x00000400
    6004:	00040040 	.word	0x00040040
    6008:	04f07f00 	.word	0x04f07f00
    600c:	00400000 	.word	0x00400000
    6010:	40000004 	.word	0x40000004
    6014:	00000400 	.word	0x00000400
	...
    6020:	f0ffff00 	.word	0xf0ffff00
    6024:	40000004 	.word	0x40000004
    6028:	00000400 	.word	0x00000400
    602c:	00040040 	.word	0x00040040
    6030:	04004000 	.word	0x04004000
    6034:	00400000 	.word	0x00400000
    6038:	40000004 	.word	0x40000004
    603c:	00000400 	.word	0x00000400
    6040:	00040040 	.word	0x00040040
    6044:	04004000 	.word	0x04004000
    6048:	00400000 	.word	0x00400000
    604c:	40000004 	.word	0x40000004
    6050:	ff000400 	.word	0xff000400
    6054:	0004f0ff 	.word	0x0004f0ff
    6058:	04004000 	.word	0x04004000
    605c:	00400000 	.word	0x00400000
    6060:	00000004 	.word	0x00000004
	...
    606c:	0af0ffff 	.word	0x0af0ffff
    6070:	00a00000 	.word	0x00a00000
    6074:	a000000a 	.word	0xa000000a
    6078:	00000a00 	.word	0x00000a00
    607c:	00000000 	.word	0x00000000
    6080:	ff0f0000 	.word	0xff0f0000
    6084:	0f0000ff 	.word	0x0f0000ff
    6088:	4000ffff 	.word	0x4000ffff
    608c:	00000400 	.word	0x00000400
    6090:	00040040 	.word	0x00040040
    6094:	00000000 	.word	0x00000000
    6098:	0f000000 	.word	0x0f000000
    609c:	200000fe 	.word	0x200000fe
    60a0:	0000fa0f 	.word	0x0000fa0f
    60a4:	000a00a0 	.word	0x000a00a0
    60a8:	0a00a000 	.word	0x0a00a000
	...
    60b4:	00ff0f00 	.word	0x00ff0f00
    60b8:	ff0b0080 	.word	0xff0b0080
    60bc:	0a00a000 	.word	0x0a00a000
    60c0:	00a00000 	.word	0x00a00000
    60c4:	a000000a 	.word	0xa000000a
    60c8:	00000a00 	.word	0x00000a00
    60cc:	00fa0fa0 	.word	0x00fa0fa0
    60d0:	fa0f2000 	.word	0xfa0f2000
    60d4:	00a00000 	.word	0x00a00000
    60d8:	a000000a 	.word	0xa000000a
    60dc:	00000a00 	.word	0x00000a00
    60e0:	000a00a0 	.word	0x000a00a0
    60e4:	0b00a000 	.word	0x0b00a000
    60e8:	008000ff 	.word	0x008000ff
    60ec:	a000ff0b 	.word	0xa000ff0b
    60f0:	00000a00 	.word	0x00000a00
    60f4:	000a00a0 	.word	0x000a00a0
    60f8:	00000000 	.word	0x00000000
    60fc:	0f000000 	.word	0x0f000000
    6100:	0000ffff 	.word	0x0000ffff
    6104:	00fffb0f 	.word	0x00fffb0f
    6108:	000a00a0 	.word	0x000a00a0
    610c:	0a00a000 	.word	0x0a00a000
    6110:	00a00000 	.word	0x00a00000
    6114:	a000000a 	.word	0xa000000a
    6118:	00000a00 	.word	0x00000a00
    611c:	000a00a0 	.word	0x000a00a0
    6120:	0a00a000 	.word	0x0a00a000
    6124:	00a00000 	.word	0x00a00000
    6128:	a000000a 	.word	0xa000000a
    612c:	00000a00 	.word	0x00000a00
    6130:	fffb0fa0 	.word	0xfffb0fa0
    6134:	fb0f0000 	.word	0xfb0f0000
    6138:	00a000ff 	.word	0x00a000ff
    613c:	a000000a 	.word	0xa000000a
    6140:	00000a00 	.word	0x00000a00
    6144:	000a00a0 	.word	0x000a00a0
    6148:	0a00a000 	.word	0x0a00a000
    614c:	00a0ff00 	.word	0x00a0ff00
    6150:	a000000a 	.word	0xa000000a
    6154:	00000a00 	.word	0x00000a00
    6158:	000a00a0 	.word	0x000a00a0
    615c:	04004000 	.word	0x04004000
    6160:	0f400000 	.word	0x0f400000
    6164:	400000fc 	.word	0x400000fc
    6168:	0000fc0f 	.word	0x0000fc0f
    616c:	00040040 	.word	0x00040040
    6170:	04004000 	.word	0x04004000
    6174:	00a00000 	.word	0x00a00000
    6178:	a000000a 	.word	0xa000000a
    617c:	00000a00 	.word	0x00000a00
    6180:	000af0bf 	.word	0x000af0bf
    6184:	0a00a000 	.word	0x0a00a000
    6188:	00a00000 	.word	0x00a00000
    618c:	4000000a 	.word	0x4000000a
    6190:	00000400 	.word	0x00000400
    6194:	ff070040 	.word	0xff070040
    6198:	07004000 	.word	0x07004000
    619c:	004000ff 	.word	0x004000ff
    61a0:	40000004 	.word	0x40000004
    61a4:	00000400 	.word	0x00000400
    61a8:	00000000 	.word	0x00000000
    61ac:	fc0f0000 	.word	0xfc0f0000
    61b0:	0f400000 	.word	0x0f400000
    61b4:	400000fc 	.word	0x400000fc
    61b8:	00000400 	.word	0x00000400
    61bc:	00040040 	.word	0x00040040
	...
    61c8:	e0ff0000 	.word	0xe0ff0000
    61cc:	00000a00 	.word	0x00000a00
    61d0:	000a00a0 	.word	0x000a00a0
    61d4:	0a00a000 	.word	0x0a00a000
	...
    61e4:	000af0ff 	.word	0x000af0ff
    61e8:	0a00a000 	.word	0x0a00a000
    61ec:	00a00000 	.word	0x00a00000
    61f0:	0000000a 	.word	0x0000000a
    61f4:	00000000 	.word	0x00000000
    61f8:	ff070000 	.word	0xff070000
    61fc:	07004000 	.word	0x07004000
    6200:	004000ff 	.word	0x004000ff
    6204:	40000004 	.word	0x40000004
    6208:	00000400 	.word	0x00000400
    620c:	00040040 	.word	0x00040040
    6210:	ff0f4000 	.word	0xff0f4000
    6214:	0f4000ff 	.word	0x0f4000ff
    6218:	4000ffff 	.word	0x4000ffff
    621c:	00000400 	.word	0x00000400
    6220:	00040040 	.word	0x00040040
    6224:	0a00a000 	.word	0x0a00a000
    6228:	00a00000 	.word	0x00a00000
    622c:	ffff000a 	.word	0xffff000a
    6230:	00000af0 	.word	0x00000af0
    6234:	000a00a0 	.word	0x000a00a0
    6238:	0a00a000 	.word	0x0a00a000
    623c:	00400000 	.word	0x00400000
    6240:	40000004 	.word	0x40000004
    6244:	ff000400 	.word	0xff000400
    6248:	000000c0 	.word	0x000000c0
	...
    6260:	04f07f00 	.word	0x04f07f00
    6264:	00400000 	.word	0x00400000
    6268:	40000004 	.word	0x40000004
    626c:	ff000400 	.word	0xff000400
    6270:	ffffffff 	.word	0xffffffff
    6274:	ffffffff 	.word	0xffffffff
    6278:	ffffffff 	.word	0xffffffff
    627c:	ffffffff 	.word	0xffffffff
    6280:	ffffffff 	.word	0xffffffff
    6284:	ffffffff 	.word	0xffffffff
    6288:	07f07f00 	.word	0x07f07f00
    628c:	f07f00ff 	.word	0xf07f00ff
    6290:	7f00ff07 	.word	0x7f00ff07
    6294:	00ff07f0 	.word	0x00ff07f0
    6298:	ff07f07f 	.word	0xff07f07f
    629c:	07f07f00 	.word	0x07f07f00
    62a0:	ffffffff 	.word	0xffffffff
    62a4:	ffffffff 	.word	0xffffffff
    62a8:	ffffffff 	.word	0xffffffff
    62ac:	0000f0ff 	.word	0x0000f0ff
	...
    62c4:	ffffffff 	.word	0xffffffff
    62c8:	ffffffff 	.word	0xffffffff
    62cc:	ffffffff 	.word	0xffffffff
    62d0:	ffffffff 	.word	0xffffffff
    62d4:	00fc0fc0 	.word	0x00fc0fc0
    62d8:	fc0fc0ff 	.word	0xfc0fc0ff
    62dc:	0fc0ff00 	.word	0x0fc0ff00
    62e0:	c0ff00fc 	.word	0xc0ff00fc
    62e4:	ff00fc0f 	.word	0xff00fc0f
    62e8:	00fc0fc0 	.word	0x00fc0fc0
    62ec:	03003c00 	.word	0x03003c00
    62f0:	00c300c0 	.word	0x00c300c0
    62f4:	c300300c 	.word	0xc300300c
    62f8:	00200400 	.word	0x00200400
    62fc:	2004003c 	.word	0x2004003c
    6300:	00008100 	.word	0x00008100
    6304:	00010000 	.word	0x00010000
    6308:	ff0ff07f 	.word	0xff0ff07f
    630c:	08108c00 	.word	0x08108c00
    6310:	30de00c1 	.word	0x30de00c1
    6314:	01003707 	.word	0x01003707
    6318:	000000c0 	.word	0x000000c0
    631c:	01080000 	.word	0x01080000
    6320:	0ff0ff00 	.word	0x0ff0ff00
    6324:	10c000ff 	.word	0x10c000ff
    6328:	c000000c 	.word	0xc000000c
    632c:	00800f00 	.word	0x00800f00
    6330:	000000f8 	.word	0x000000f8
    6334:	00000000 	.word	0x00000000
    6338:	f00f0081 	.word	0xf00f0081
    633c:	0c00ff00 	.word	0x0c00ff00
    6340:	00c00000 	.word	0x00c00000
    6344:	ff00000c 	.word	0xff00000c
    6348:	00f00f00 	.word	0x00f00f00
    634c:	00000081 	.word	0x00000081
    6350:	61030f3c 	.word	0x61030f3c
    6354:	033333b0 	.word	0x033333b0
    6358:	c330301e 	.word	0xc330301e
    635c:	30300003 	.word	0x30300003
    6360:	30000303 	.word	0x30000303
    6364:	00000738 	.word	0x00000738
    6368:	00fc0000 	.word	0x00fc0000
    636c:	0303f03f 	.word	0x0303f03f
    6370:	03303000 	.word	0x03303000
    6374:	30300003 	.word	0x30300003
    6378:	3f00ff03 	.word	0x3f00ff03
    637c:	000003c0 	.word	0x000003c0
    6380:	ff030000 	.word	0xff030000
    6384:	00fe3fe0 	.word	0x00fe3fe0
    6388:	30000003 	.word	0x30000003
    638c:	00000300 	.word	0x00000300
    6390:	00fc0330 	.word	0x00fc0330
    6394:	0300f03f 	.word	0x0300f03f
    6398:	03000000 	.word	0x03000000
    639c:	00380000 	.word	0x00380000
    63a0:	0f00c001 	.word	0x0f00c001
    63a4:	00ff03f0 	.word	0x00ff03f0
    63a8:	80030030 	.word	0x80030030
    63ac:	00001c00 	.word	0x00001c00
    63b0:	000000c0 	.word	0x000000c0
    63b4:	5f80fc04 	.word	0x5f80fc04
    63b8:	800307e8 	.word	0x800307e8
    63bc:	03073870 	.word	0x03073870
    63c0:	05387080 	.word	0x05387080
    63c4:	c84f80fe 	.word	0xc84f80fe
    63c8:	00000000 	.word	0x00000000
    63cc:	00f00300 	.word	0x00f00300
    63d0:	cf3cc0ff 	.word	0xcf3cc0ff
    63d4:	30300c03 	.word	0x30300c03
    63d8:	300c03c3 	.word	0x300c03c3
    63dc:	ff00cf3c 	.word	0xff00cf3c
    63e0:	00f003c0 	.word	0x00f003c0
    63e4:	f90f0000 	.word	0xf90f0000
    63e8:	38f0ff01 	.word	0x38f0ff01
    63ec:	0000031f 	.word	0x0000031f
    63f0:	00030030 	.word	0x00030030
    63f4:	011f3800 	.word	0x011f3800
    63f8:	f90ff0ff 	.word	0xf90ff0ff
    63fc:	00000000 	.word	0x00000000
    6400:	f03f00fc 	.word	0xf03f00fc
    6404:	b0030333 	.word	0xb0030333
    6408:	03033f30 	.word	0x03033f30
    640c:	ff333070 	.word	0xff333070
    6410:	30c00f03 	.word	0x30c00f03
    6414:	00000000 	.word	0x00000000
    6418:	1000f800 	.word	0x1000f800
    641c:	00020240 	.word	0x00020240
    6420:	f8004010 	.word	0xf8004010
    6424:	02401000 	.word	0x02401000
    6428:	40100002 	.word	0x40100002
    642c:	0000f800 	.word	0x0000f800
    6430:	00fd0100 	.word	0x00fd0100
    6434:	0e027030 	.word	0x0e027030
    6438:	04b06100 	.word	0x04b06100
    643c:	306c0071 	.word	0x306c0071
    6440:	70008203 	.word	0x70008203
    6444:	00fc0560 	.word	0x00fc0560
    6448:	f0030000 	.word	0xf0030000
    644c:	3cc0ff00 	.word	0x3cc0ff00
    6450:	300c03cf 	.word	0x300c03cf
    6454:	0c03c330 	.word	0x0c03c330
    6458:	00033030 	.word	0x00033030
    645c:	00000000 	.word	0x00000000
    6460:	03000000 	.word	0x03000000
    6464:	fc3fc0ff 	.word	0xfc3fc0ff
    6468:	c000000c 	.word	0xc000000c
    646c:	00000c00 	.word	0x00000c00
    6470:	000c00c0 	.word	0x000c00c0
    6474:	03fc3f00 	.word	0x03fc3f00
    6478:	0000c0ff 	.word	0x0000c0ff
    647c:	33003303 	.word	0x33003303
    6480:	00330330 	.word	0x00330330
    6484:	33033033 	.word	0x33033033
    6488:	03303300 	.word	0x03303300
    648c:	30330033 	.word	0x30330033
    6490:	00003303 	.word	0x00003303
    6494:	00c10000 	.word	0x00c10000
    6498:	c100100c 	.word	0xc100100c
    649c:	0f100c00 	.word	0x0f100c00
    64a0:	100c00fd 	.word	0x100c00fd
    64a4:	0c00c100 	.word	0x0c00c100
    64a8:	00c10010 	.word	0x00c10010
    64ac:	03300000 	.word	0x03300000
    64b0:	0c360063 	.word	0x0c360063
    64b4:	c6c0600c 	.word	0xc6c0600c
    64b8:	33603003 	.word	0x33603003
    64bc:	60c00006 	.word	0x60c00006
    64c0:	0000060c 	.word	0x0000060c
    64c4:	00000000 	.word	0x00000000
    64c8:	060c60c0 	.word	0x060c60c0
    64cc:	33603003 	.word	0x33603003
    64d0:	600c0c06 	.word	0x600c0c06
    64d4:	0330c6c0 	.word	0x0330c6c0
    64d8:	00360063 	.word	0x00360063
	...
    64e8:	ff7f0000 	.word	0xff7f0000
    64ec:	800000fc 	.word	0x800000fc
    64f0:	00000c00 	.word	0x00000c00
    64f4:	00000060 	.word	0x00000060
    64f8:	60000000 	.word	0x60000000
    64fc:	00000100 	.word	0x00000100
    6500:	ff060010 	.word	0xff060010
    6504:	000080ff 	.word	0x000080ff
	...
    6510:	c0000000 	.word	0xc0000000
    6514:	00000c00 	.word	0x00000c00
    6518:	c0cc00c0 	.word	0xc0cc00c0
    651c:	0c00cc0c 	.word	0x0c00cc0c
    6520:	00c00000 	.word	0x00c00000
    6524:	c000000c 	.word	0xc000000c
    6528:	03000000 	.word	0x03000000
    652c:	00660030 	.word	0x00660030
    6530:	66006006 	.word	0x66006006
    6534:	00300300 	.word	0x00300300
    6538:	98018019 	.word	0x98018019
    653c:	03801900 	.word	0x03801900
    6540:	00000030 	.word	0x00000030
    6544:	00000000 	.word	0x00000000
    6548:	01000c00 	.word	0x01000c00
    654c:	00120020 	.word	0x00120020
    6550:	0000c000 	.word	0x0000c000
	...
    6560:	0e000000 	.word	0x0e000000
    6564:	00e00000 	.word	0x00e00000
    6568:	0000000e 	.word	0x0000000e
	...
    657c:	30000000 	.word	0x30000000
    6580:	00000300 	.word	0x00000300
	...
    6590:	80030020 	.word	0x80030020
    6594:	03000700 	.word	0x03000700
    6598:	00c001c0 	.word	0x00c001c0
    659c:	001000e0 	.word	0x001000e0
    65a0:	10000001 	.word	0x10000001
    65a4:	00000100 	.word	0x00000100
    65a8:	00000000 	.word	0x00000000
    65ac:	03007e00 	.word	0x03007e00
    65b0:	006000e0 	.word	0x006000e0
    65b4:	60000006 	.word	0x60000006
    65b8:	00e00700 	.word	0x00e00700
    65bc:	0000001e 	.word	0x0000001e
    65c0:	00000000 	.word	0x00000000
    65c4:	80210000 	.word	0x80210000
    65c8:	67003806 	.word	0x67003806
    65cc:	00e80680 	.word	0x00e80680
    65d0:	8803807c 	.word	0x8803807c
    65d4:	00000000 	.word	0x00000000
    65d8:	ff000000 	.word	0xff000000
    65dc:	00f00f00 	.word	0x00f00f00
    65e0:	f00f00ff 	.word	0xf00f00ff
    65e4:	0f00ff00 	.word	0x0f00ff00
    65e8:	000000f0 	.word	0x000000f0
	...
    660c:	000a000a 	.word	0x000a000a
    6610:	00140014 	.word	0x00140014
    6614:	00000014 	.word	0x00000014
    6618:	000a017c 	.word	0x000a017c
    661c:	000a017c 	.word	0x000a017c
    6620:	00140186 	.word	0x00140186
    6624:	00140000 	.word	0x00140000
    6628:	0122000a 	.word	0x0122000a
    662c:	00140186 	.word	0x00140186
    6630:	01220190 	.word	0x01220190
    6634:	0122000a 	.word	0x0122000a
    6638:	012c0014 	.word	0x012c0014
    663c:	0122017c 	.word	0x0122017c
    6640:	012c0186 	.word	0x012c0186
    6644:	012c0014 	.word	0x012c0014
    6648:	0136017c 	.word	0x0136017c
    664c:	001e0000 	.word	0x001e0000
    6650:	00280032 	.word	0x00280032
    6654:	00320000 	.word	0x00320000
    6658:	003c0032 	.word	0x003c0032
    665c:	001e0050 	.word	0x001e0050
    6660:	00280118 	.word	0x00280118
    6664:	00280046 	.word	0x00280046
    6668:	00be0050 	.word	0x00be0050
    666c:	00be0050 	.word	0x00be0050
    6670:	00c80118 	.word	0x00c80118
    6674:	00280118 	.word	0x00280118
    6678:	00be0122 	.word	0x00be0122
    667c:	00460000 	.word	0x00460000
    6680:	00500032 	.word	0x00500032
    6684:	005a0000 	.word	0x005a0000
    6688:	00640032 	.word	0x00640032
    668c:	006e0000 	.word	0x006e0000
    6690:	00780032 	.word	0x00780032
    6694:	00820000 	.word	0x00820000
    6698:	008c0032 	.word	0x008c0032
    669c:	00960000 	.word	0x00960000
    66a0:	00a00032 	.word	0x00a00032
    66a4:	00aa0000 	.word	0x00aa0000
    66a8:	00b40032 	.word	0x00b40032
    66ac:	00be0000 	.word	0x00be0000
    66b0:	00c80032 	.word	0x00c80032
    66b4:	00c8012c 	.word	0x00c8012c
    66b8:	00d20172 	.word	0x00d20172
    66bc:	00dc001e 	.word	0x00dc001e
    66c0:	00e60172 	.word	0x00e60172
    66c4:	00f0001e 	.word	0x00f0001e
    66c8:	00fa0172 	.word	0x00fa0172
    66cc:	0104001e 	.word	0x0104001e
    66d0:	010e0172 	.word	0x010e0172
    66d4:	0118005a 	.word	0x0118005a
    66d8:	0122012c 	.word	0x0122012c
    66dc:	82be50b4 	.word	0x82be50b4
    66e0:	8cbe82aa 	.word	0x8cbe82aa
    66e4:	64963c8c 	.word	0x64963c8c
    66e8:	64dc3cd2 	.word	0x64dc3cd2
    66ec:	a08c9682 	.word	0xa08c9682
    66f0:	aadca08c 	.word	0xaadca08c
    66f4:	a0e696dc 	.word	0xa0e696dc
    66f8:	50f03c78 	.word	0x50f03c78
    66fc:	5a78466e 	.word	0x5a78466e
    6700:	aaaa3c96 	.word	0xaaaa3c96
    6704:	a0dc3cc8 	.word	0xa0dc3cc8
    6708:	aae6a0d2 	.word	0xaae6a0d2
    670c:	ffffffff 	.word	0xffffffff
    6710:	677537ff 	.word	0x677537ff
    6714:	71312c6a 	.word	0x71312c6a
    6718:	38ffffff 	.word	0x38ffffff
    671c:	ff6b6869 	.word	0xff6b6869
    6720:	7aff7732 	.word	0x7aff7732
    6724:	6f3039ff 	.word	0x6f3039ff
    6728:	65332e6c 	.word	0x65332e6c
    672c:	ffff7861 	.word	0xffff7861
    6730:	2f3b702d 	.word	0x2f3b702d
    6734:	63737234 	.word	0x63737234
    6738:	5b3dff20 	.word	0x5b3dff20
    673c:	7435ff27 	.word	0x7435ff27
    6740:	ff6e7664 	.word	0xff6e7664
    6744:	5cff5d27 	.word	0x5cff5d27
    6748:	62667936 	.word	0x62667936
    674c:	ffffff6d 	.word	0xffffff6d
    6750:	0000ffff 	.word	0x0000ffff
    6754:	ffffffff 	.word	0xffffffff
    6758:	475526ff 	.word	0x475526ff
    675c:	51213c4a 	.word	0x51213c4a
    6760:	2affffff 	.word	0x2affffff
    6764:	ff4b4849 	.word	0xff4b4849
    6768:	5aff5740 	.word	0x5aff5740
    676c:	4f2928ff 	.word	0x4f2928ff
    6770:	45233e4c 	.word	0x45233e4c
    6774:	ffff5841 	.word	0xffff5841
    6778:	3f3a505f 	.word	0x3f3a505f
    677c:	43535224 	.word	0x43535224
    6780:	7b2bff20 	.word	0x7b2bff20
    6784:	5425ff22 	.word	0x5425ff22
    6788:	ff4e5644 	.word	0xff4e5644
    678c:	7cff7d7e 	.word	0x7cff7d7e
    6790:	4246595e 	.word	0x4246595e
    6794:	ffffff4d 	.word	0xffffff4d
    6798:	0000ffff 	.word	0x0000ffff

0000679c <beelzebub.13318>:
    679c:	2e002d00 44003200 88005300 f300b600     .-...2.D.S......
    67ac:	64012201 d4019201 08020702 5f023402     .".d.........4._
    67bc:	94027802 bb02a602 db02ca02 f902e802     .x..............
    67cc:	7f031f03                                ....

000067d0 <belial.13315>:
    67d0:	f0f0f0f0 b0b0b0f0 b1b6b6b6 b7b7b1b1     ................
    67e0:	b2b2b2b7 bfb8b8b8 b9b3b3b3 b5b5b9b9     ................
    67f0:	babac2b5 bcbcbcba bebdbdbd f0f0f0be     ................
    6800:	b1b1f0f0 b8b7b7b6 bcb8b8b8 c9c9bcbc     ................
    6810:	35c9c9c9 0000363a                       ...5:6..

00006818 <lucifer.13317>:
    6818:	0852aa55 0d0d0d01 0d343434 34340d0d     U.R.....444...44
    6828:	00000034 01242424 340f0f0f 08083434     4...$$$....444..
    6838:	24240308 00780024 00007800 52aa5589     ..$$$.x..x...U.R
    6848:	00cc0008 01707005 02030303 02d00000     .....pp.........
    6858:	00505050 00000055 6c6c6548 6f57206f     PPP.U...Hello Wo
    6868:	0a646c72 0000000d                       rld.....

00006870 <mulciber.13316>:
    6870:	03020100 02010004 00020100 01000201     ................
    6880:	02010002 00020100 01000201 01000002     ................
    6890:	02010000 00020100 01000201 03020100     ................
    68a0:	00000004 01000100 01000302 02010002     ................
    68b0:	00000403 00000000 09206925 00000000     ........%i .....
    68c0:	00000d0a 78696e55 6f706520 6d206863     ....Unix epoch m
    68d0:	73756e69 46783020 61642046 00007379     inus 0xFF days..
    68e0:	355e3331 31202b20 20355e36 3731203d     13^5 + 16^5 = 17
    68f0:	0000355e 69746552 616c7563 676e6974     ^5..Reticulating
    6900:	6c705320 73656e69 00000000 6c6f6956      Splines....Viol
    6910:	65636e65 726f7720 0000736b 73626154     ence works..Tabs
    6920:	00000021 6c6c694b 6c694220 6e6f696c     !...Kill Billion
    6930:	65726961 61282073 5420646e 6c6c6972     aires (and Trill
    6940:	616e6f69 29657269 00000000 65746e49     ionaire)....Inte
    6950:	74736572 206e6920 68636574 6f6c6f6e     rest in technolo
    6960:	69207967 6f6e2073 20612074 73726570     gy is not a pers
    6970:	6c616e6f 00797469 50203031 544e4952     onality.10 PRINT
    6980:	52484320 30322824 2b352e35 28444e52      CHR$(205.5+RND(
    6990:	3b292931 47203a20 204f544f 00003031     1)); : GOTO 10..
    69a0:	67206f4e 2e73646f 206f4e20 7473616d     No gods. No mast
    69b0:	2e737265 206f4e20 65747865 6c616e72     ers. No external
    69c0:	62696c20 69726172 002e7365 63617053      libraries..Spac
    69d0:	00217365 6e616954 656d6e61 7153206e     es!.Tiananmen Sq
    69e0:	65726175 38393120 00000039 72656d41     uare 1989...Amer
    69f0:	20616369 20736177 6e756f66 20646564     ica was founded 
    6a00:	73206e6f 6576616c 00007972 72656854     on slavery..Ther
    6a10:	73692065 6c6e6f20 61632079 61746970     e is only capita
    6a20:	6e61206c 616c2064 00726f62 6f636e45     l and labor.Enco
    6a30:	67617275 79732065 74656d6d 20636972     urage symmetric 
    6a40:	73616c63 61772073 72616672 00000065     class warfare...
    6a50:	52554324 544e4552 4d454d5f 00000045     $CURRENT_MEME...
    6a60:	694e2041 54206563 00005954 6e617254     A Nice TTY..Tran
    6a70:	69722073 73746867 65726120 6d756820     s rights are hum
    6a80:	72206e61 74686769 00000073 3d202069     an rights...i  =
    6a90:	35783020 35373366 20666439 2028202d      0x5f3759df - ( 
    6aa0:	3e3e2069 29203120 0000003b 42414341     i >> 1 );...ACAB
    6ab0:	00000000 63666544 73276e6f 6e616320     ....Defcon's can
    6ac0:	656c6563 00002e64 73746152 7473656e     celed...Ratsnest
    6ad0:	6f4e203a 6e696874 6f542067 216f4420     : Nothing To Do!
    6ae0:	00000000 68207449 36207361 656b2039     ....It has 69 ke
    6af0:	002e7379 61636542 20657375 342d5456     ys..Because VT-4
    6b00:	77203032 61207361 6165726c 74207964     20 was already t
    6b10:	6e656b61 00000000 706d6f43 73736572     aken....Compress
    6b20:	206e6f69 6f676c61 68746972 6162206d     ion algorithm ba
    6b30:	20646573 42206e6f 28205042 37393931     sed on BBP (1997
    6b40:	00000029 656d6954 61727420 206c6576     )...Time travel 
    6b50:	53206e69 20726174 6b657254 20736920     in Star Trek is 
    6b60:	6d6d6f63 79206e6f 61207465 736f6d6c     common yet almos
    6b70:	6c612074 73796177 63636120 6e656469     t always acciden
    6b80:	006c6174 6566664f 7669736e 61682065     tal.Offensive ha
    6b90:	61776472 00006572 6c6c6f46 5720776f     rdware..Follow W
    6ba0:	646c726f 676f5020 64654620 74617265     orld Pog Federat
    6bb0:	206e6f69 40202020 6c726f57 676f5064     ion    @WorldPog
    6bc0:	00000000 6d6d7544 68742079 20636369     ....Dummy thicc 
    6bd0:	65696c63 0000746e 694e2041 54206563     client..A Nice T
    6be0:	202e5954 4f206e41 6f43204b 7475706d     TY. An OK Comput
    6bf0:	002e7265 41632049 704f206e 41206e45     er..I cAn OpEn A
    6c00:	436f4c20 6957206b 41206854 644f7320      LoCk WiTh A sOd
    6c10:	41632041 0000006e 696c6f53 69726164     A cAn...Solidari
    6c20:	69207974 6f6e2073 20612074 2077656e     ty is not a new 
    6c30:	6d617266 726f7765 0000006b 61657242     framework...Brea
    6c40:	616f6264 6e696472 73492067 746f4e20     dboarding Is Not
    6c50:	43204120 656d6972 00000000 2066664f      A Crime....Off 
    6c60:	6f207962 6520656e 726f7272 72612073     by one errors ar
    6c70:	6f632065 6e6f6d6d 00000000              e common....

00006c7c <_global_impure_ptr>:
    6c7c:	2000003c                                <.. 

00006c80 <__sf_fake_stderr>:
	...

00006ca0 <__sf_fake_stdin>:
	...

00006cc0 <__sf_fake_stdout>:
	...
    6ce0:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    6cf0:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    6d00:	31300046 35343332 39383736 64636261     F.0123456789abcd
    6d10:	00006665                                ef..

00006d14 <_init>:
    6d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d16:	46c0      	nop			; (mov r8, r8)
    6d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6d1a:	bc08      	pop	{r3}
    6d1c:	469e      	mov	lr, r3
    6d1e:	4770      	bx	lr

00006d20 <__init_array_start>:
    6d20:	000000dd 	.word	0x000000dd

00006d24 <_fini>:
    6d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d26:	46c0      	nop			; (mov r8, r8)
    6d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6d2a:	bc08      	pop	{r3}
    6d2c:	469e      	mov	lr, r3
    6d2e:	4770      	bx	lr

00006d30 <__fini_array_start>:
    6d30:	000000b5 	.word	0x000000b5
