-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Fri May 03 14:28:35 2024

COMPONENT VGA_SYNC
	PORT
	(
		clock_25Mhz		:	 IN STD_LOGIC;
		red		:	 IN STD_LOGIC;
		green		:	 IN STD_LOGIC;
		blue		:	 IN STD_LOGIC;
		red_out		:	 OUT STD_LOGIC;
		green_out		:	 OUT STD_LOGIC;
		blue_out		:	 OUT STD_LOGIC;
		horiz_sync_out		:	 OUT STD_LOGIC;
		vert_sync_out		:	 OUT STD_LOGIC;
		pixel_row		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		pixel_column		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0)
	);
END COMPONENT;