INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link
	Log files: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin.link_summary, at Fri Jul 28 18:59:00 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jul 28 18:59:00 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Fri Jul 28 18:59:01 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u50_xdma_201920_1/hw/xilinx_u50_xdma_201920_1.dsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_xdma_201920_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:59:06] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/YL_HUANG/5_18/Facile_4HBM/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo -keep --config /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm --target hw --output_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --temp_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Jul 28 18:59:08 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/YL_HUANG/5_18/Facile_4HBM/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo
INFO: [KernelCheck 83-118] 'alveo_hls4ml' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'in' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:59:09] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/xilinx_u50_xdma_201920_1.hpfm -clkid 0 -ip /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:59:11] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 279.227 ; gain = 0.000 ; free physical = 30483 ; free virtual = 111797
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:59:11] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk alveo_hls4ml:4:alveo_hls4ml_1.alveo_hls4ml_2.alveo_hls4ml_3.alveo_hls4ml_4 -sp alveo_hls4ml_1.in:HBM[0:3] -sp alveo_hls4ml_1.out:HBM[4:7] -sp alveo_hls4ml_2.in:HBM[8:11] -sp alveo_hls4ml_2.out:HBM[12:15] -sp alveo_hls4ml_3.in:HBM[16:19] -sp alveo_hls4ml_3.out:HBM[20:23] -sp alveo_hls4ml_4.in:HBM[24:27] -sp alveo_hls4ml_4.out:HBM[28:31] -dmclkid 0 -r /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 4  {alveo_hls4ml_1 alveo_hls4ml_2 alveo_hls4ml_3 alveo_hls4ml_4}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in, sptag: HBM[0:3]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[4:7]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: in, sptag: HBM[8:11]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: out, sptag: HBM[12:15]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_3, k_port: in, sptag: HBM[16:19]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_3, k_port: out, sptag: HBM[20:23]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_4, k_port: in, sptag: HBM[24:27]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_4, k_port: out, sptag: HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_1.in to HBM[0:3] for directive alveo_hls4ml_1.in:HBM[0:3]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_1.out to HBM[4:7] for directive alveo_hls4ml_1.out:HBM[4:7]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_2.in to HBM[8:11] for directive alveo_hls4ml_2.in:HBM[8:11]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_2.out to HBM[12:15] for directive alveo_hls4ml_2.out:HBM[12:15]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_3.in to HBM[16:19] for directive alveo_hls4ml_3.in:HBM[16:19]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_3.out to HBM[20:23] for directive alveo_hls4ml_3.out:HBM[20:23]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_4.in to HBM[24:27] for directive alveo_hls4ml_4.in:HBM[24:27]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_4.out to HBM[28:31] for directive alveo_hls4ml_4.out:HBM[28:31]
INFO: [SYSTEM_LINK 82-37] [18:59:13] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 287.691 ; gain = 0.000 ; free physical = 30486 ; free virtual = 111800
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:59:13] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.xsd --temp_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link --output_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:59:15] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 287.691 ; gain = 0.000 ; free physical = 30479 ; free virtual = 111798
INFO: [v++ 60-1441] [18:59:15] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 687.352 ; gain = 0.000 ; free physical = 30498 ; free virtual = 111817
INFO: [v++ 60-1443] [18:59:15] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/sdsl.dat -rtd /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/cf2sw.rtd -xclbin /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.xml -o /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-1441] [18:59:17] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 687.352 ; gain = 0.000 ; free physical = 30500 ; free virtual = 111819
INFO: [v++ 60-1443] [18:59:17] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/cf2sw.rtd --diagramJsonFileName /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u50_xdma_201920_1 --save-temps --temp_dir ./build_dir.hw.xilinx_u50_xdma_201920_1 -l -obuild_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin _x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo --config config.ini --kernel_frequency 250  --generatedByXclbinName alveo_hls4ml --kernelInfoDataFileName /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat'.
WARNING: [v++ 82-157] Unable to populate kernel available resources BRAM entry.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [18:59:19] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 687.352 ; gain = 0.000 ; free physical = 30500 ; free virtual = 111819
INFO: [v++ 60-1443] [18:59:19] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_xdma_201920_1 --kernel_frequency 250 -s --output_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --log_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link --report_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link --config /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/vplConfig.ini -k /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link --no-info --tlog_dir /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/.tlog/v++_link_alveo_hls4ml --iprepo /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link/vpl.pb /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u50_xdma_201920_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/vivado/vpl/.local/hw_platform
[18:59:40] Run vpl: Step create_project: Started
Creating Vivado project.
[18:59:43] Run vpl: Step create_project: Completed
[18:59:43] Run vpl: Step create_bd: Started
[19:01:00] Run vpl: Step create_bd: RUNNING...
[19:01:06] Run vpl: Step create_bd: Completed
[19:01:06] Run vpl: Step update_bd: Started
[19:01:07] Run vpl: Step update_bd: Completed
[19:01:07] Run vpl: Step generate_target: Started
[19:02:23] Run vpl: Step generate_target: RUNNING...
[19:02:36] Run vpl: Step generate_target: Completed
[19:02:36] Run vpl: Step config_hw_runs: Started
[19:02:52] Run vpl: Step config_hw_runs: Completed
[19:02:52] Run vpl: Step synth: Started
[19:03:23] Block-level synthesis in progress, 0 of 87 jobs complete, 8 jobs running.
[19:03:53] Block-level synthesis in progress, 0 of 87 jobs complete, 8 jobs running.
[19:04:24] Block-level synthesis in progress, 0 of 87 jobs complete, 8 jobs running.
[19:04:54] Block-level synthesis in progress, 0 of 87 jobs complete, 8 jobs running.
[19:05:25] Block-level synthesis in progress, 0 of 87 jobs complete, 8 jobs running.
[19:05:55] Block-level synthesis in progress, 0 of 87 jobs complete, 8 jobs running.
[19:06:26] Block-level synthesis in progress, 6 of 87 jobs complete, 2 jobs running.
[19:06:56] Block-level synthesis in progress, 6 of 87 jobs complete, 8 jobs running.
[19:07:26] Block-level synthesis in progress, 7 of 87 jobs complete, 7 jobs running.
[19:07:57] Block-level synthesis in progress, 7 of 87 jobs complete, 8 jobs running.
[19:08:27] Block-level synthesis in progress, 7 of 87 jobs complete, 8 jobs running.
[19:08:57] Block-level synthesis in progress, 7 of 87 jobs complete, 8 jobs running.
[19:09:28] Block-level synthesis in progress, 8 of 87 jobs complete, 7 jobs running.
[19:09:58] Block-level synthesis in progress, 11 of 87 jobs complete, 5 jobs running.
[19:10:29] Block-level synthesis in progress, 14 of 87 jobs complete, 5 jobs running.
[19:10:59] Block-level synthesis in progress, 16 of 87 jobs complete, 6 jobs running.
[19:11:29] Block-level synthesis in progress, 18 of 87 jobs complete, 6 jobs running.
[19:12:00] Block-level synthesis in progress, 18 of 87 jobs complete, 8 jobs running.
[19:12:30] Block-level synthesis in progress, 18 of 87 jobs complete, 8 jobs running.
[19:13:01] Block-level synthesis in progress, 21 of 87 jobs complete, 5 jobs running.
[19:13:31] Block-level synthesis in progress, 25 of 87 jobs complete, 4 jobs running.
[19:14:02] Block-level synthesis in progress, 29 of 87 jobs complete, 4 jobs running.
[19:14:32] Block-level synthesis in progress, 32 of 87 jobs complete, 5 jobs running.
[19:15:03] Block-level synthesis in progress, 36 of 87 jobs complete, 4 jobs running.
[19:15:34] Block-level synthesis in progress, 39 of 87 jobs complete, 5 jobs running.
[19:16:04] Block-level synthesis in progress, 40 of 87 jobs complete, 7 jobs running.
[19:16:35] Block-level synthesis in progress, 40 of 87 jobs complete, 8 jobs running.
[19:17:05] Block-level synthesis in progress, 41 of 87 jobs complete, 7 jobs running.
[19:17:36] Block-level synthesis in progress, 41 of 87 jobs complete, 8 jobs running.
[19:18:06] Block-level synthesis in progress, 42 of 87 jobs complete, 7 jobs running.
[19:18:37] Block-level synthesis in progress, 44 of 87 jobs complete, 6 jobs running.
[19:19:08] Block-level synthesis in progress, 47 of 87 jobs complete, 5 jobs running.
[19:19:38] Block-level synthesis in progress, 48 of 87 jobs complete, 7 jobs running.
[19:20:09] Block-level synthesis in progress, 49 of 87 jobs complete, 7 jobs running.
[19:20:39] Block-level synthesis in progress, 49 of 87 jobs complete, 8 jobs running.
[19:21:10] Block-level synthesis in progress, 49 of 87 jobs complete, 8 jobs running.
[19:21:41] Block-level synthesis in progress, 49 of 87 jobs complete, 8 jobs running.
[19:22:11] Block-level synthesis in progress, 55 of 87 jobs complete, 2 jobs running.
[19:23:13] Block-level synthesis in progress, 60 of 87 jobs complete, 5 jobs running.
[19:23:44] Block-level synthesis in progress, 62 of 87 jobs complete, 6 jobs running.
[19:24:14] Block-level synthesis in progress, 62 of 87 jobs complete, 8 jobs running.
[19:24:45] Block-level synthesis in progress, 62 of 87 jobs complete, 8 jobs running.
[19:25:16] Block-level synthesis in progress, 63 of 87 jobs complete, 7 jobs running.
[19:25:47] Block-level synthesis in progress, 65 of 87 jobs complete, 6 jobs running.
[19:26:17] Block-level synthesis in progress, 66 of 87 jobs complete, 7 jobs running.
[19:26:48] Block-level synthesis in progress, 69 of 87 jobs complete, 5 jobs running.
[19:27:19] Block-level synthesis in progress, 71 of 87 jobs complete, 6 jobs running.
[19:27:49] Block-level synthesis in progress, 72 of 87 jobs complete, 6 jobs running.
[19:28:20] Block-level synthesis in progress, 73 of 87 jobs complete, 5 jobs running.
[19:28:51] Block-level synthesis in progress, 73 of 87 jobs complete, 5 jobs running.
[19:29:22] Block-level synthesis in progress, 74 of 87 jobs complete, 4 jobs running.
[19:29:53] Block-level synthesis in progress, 76 of 87 jobs complete, 2 jobs running.
[19:30:23] Block-level synthesis in progress, 80 of 87 jobs complete, 1 job running.
[19:30:54] Block-level synthesis in progress, 83 of 87 jobs complete, 1 job running.
[19:31:25] Block-level synthesis in progress, 83 of 87 jobs complete, 1 job running.
[19:31:56] Block-level synthesis in progress, 83 of 87 jobs complete, 1 job running.
[19:32:27] Block-level synthesis in progress, 83 of 87 jobs complete, 1 job running.
[19:32:57] Block-level synthesis in progress, 83 of 87 jobs complete, 1 job running.
[19:33:28] Block-level synthesis in progress, 83 of 87 jobs complete, 1 job running.
[19:33:59] Block-level synthesis in progress, 83 of 87 jobs complete, 1 job running.
[19:34:30] Block-level synthesis in progress, 84 of 87 jobs complete, 0 jobs running.
[19:35:01] Block-level synthesis in progress, 87 of 87 jobs complete, 0 jobs running.
[19:35:32] Top-level synthesis in progress.
[19:36:02] Top-level synthesis in progress.
[19:36:33] Top-level synthesis in progress.
[19:37:04] Top-level synthesis in progress.
[19:37:35] Top-level synthesis in progress.
[19:38:06] Top-level synthesis in progress.
[19:38:37] Top-level synthesis in progress.
[19:39:08] Top-level synthesis in progress.
[19:39:38] Top-level synthesis in progress.
[19:40:09] Top-level synthesis in progress.
[19:40:40] Top-level synthesis in progress.
[19:41:11] Top-level synthesis in progress.
[19:41:42] Top-level synthesis in progress.
[19:42:13] Top-level synthesis in progress.
[19:42:44] Top-level synthesis in progress.
[19:43:14] Top-level synthesis in progress.
[19:43:45] Top-level synthesis in progress.
[19:44:16] Top-level synthesis in progress.
[19:44:47] Top-level synthesis in progress.
[19:45:18] Top-level synthesis in progress.
[19:45:49] Top-level synthesis in progress.
[19:46:19] Top-level synthesis in progress.
[19:46:50] Top-level synthesis in progress.
[19:47:21] Top-level synthesis in progress.
[19:47:45] Run vpl: Step synth: Completed
[19:47:45] Run vpl: Step impl: Started
[20:02:08] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 02m 47s 

[20:02:08] Starting logic optimization..
[20:02:38] Phase 1 Generate And Synthesize Debug Cores
[20:10:20] Phase 2 Retarget
[20:10:50] Phase 3 Constant propagation
[20:10:50] Phase 4 Sweep
[20:12:23] Phase 5 BUFG optimization
[20:13:24] Phase 6 Shift Register Optimization
[20:13:24] Phase 7 Post Processing Netlist
[20:14:57] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 12m 48s 

[20:14:57] Starting logic placement..
[20:15:27] Phase 1 Placer Initialization
[20:15:27] Phase 1.1 Placer Initialization Netlist Sorting
[20:17:00] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:19:03] Phase 1.3 Build Placer Netlist Model
[20:22:08] Phase 1.4 Constrain Clocks/Macros
[20:22:38] Phase 2 Global Placement
[20:22:38] Phase 2.1 Floorplanning
[20:25:44] Phase 2.2 Global Placement Core
[20:31:24] Phase 2.2.1 Physical Synthesis In Placer
[20:35:31] Phase 3 Detail Placement
[20:35:31] Phase 3.1 Commit Multi Column Macros
[20:36:02] Phase 3.2 Commit Most Macros & LUTRAMs
[20:36:02] Phase 3.3 Area Swap Optimization
[20:36:33] Phase 3.4 Pipeline Register Optimization
[20:36:33] Phase 3.5 IO Cut Optimizer
[20:36:33] Phase 3.6 Fast Optimization
[20:37:34] Phase 3.7 Small Shape DP
[20:37:34] Phase 3.7.1 Small Shape Clustering
[20:37:34] Phase 3.7.2 Flow Legalize Slice Clusters
[20:37:34] Phase 3.7.3 Slice Area Swap
[20:38:36] Phase 3.7.4 Commit Slice Clusters
[20:38:36] Phase 3.8 Place Remaining
[20:38:36] Phase 3.9 Re-assign LUT pins
[20:39:07] Phase 3.10 Pipeline Register Optimization
[20:39:07] Phase 3.11 Fast Optimization
[20:40:40] Phase 4 Post Placement Optimization and Clean-Up
[20:40:40] Phase 4.1 Post Commit Optimization
[20:42:44] Phase 4.1.1 Post Placement Optimization
[20:42:44] Phase 4.1.1.1 BUFG Insertion
[20:43:45] Phase 4.1.1.2 BUFG Replication
[20:44:16] Phase 4.1.1.3 Replication
[20:44:47] Phase 4.2 Post Placement Cleanup
[20:45:49] Phase 4.3 Placer Reporting
[20:46:20] Phase 4.4 Final Placement Cleanup
[20:53:02] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 38m 05s 

[20:53:02] Starting logic routing..
[20:54:04] Phase 1 Build RT Design
[20:56:38] Phase 2 Router Initialization
[20:56:38] Phase 2.1 Fix Topology Constraints
[20:56:38] Phase 2.2 Pre Route Cleanup
[20:57:09] Phase 2.3 Global Clock Net Routing
[20:57:40] Phase 2.4 Update Timing
[21:01:16] Phase 2.5 Update Timing for Bus Skew
[21:01:16] Phase 2.5.1 Update Timing
[21:02:18] Phase 3 Initial Routing
[21:02:18] Phase 3.1 Global Routing
[21:03:51] Phase 4 Rip-up And Reroute
[21:03:51] Phase 4.1 Global Iteration 0
[21:13:38] Phase 4.2 Global Iteration 1
[21:16:43] Phase 4.3 Global Iteration 2
[21:19:18] Phase 5 Delay and Skew Optimization
[21:19:18] Phase 5.1 Delay CleanUp
[21:19:18] Phase 5.1.1 Update Timing
[21:20:19] Phase 5.2 Clock Skew Optimization
[21:20:50] Phase 6 Post Hold Fix
[21:20:50] Phase 6.1 Hold Fix Iter
[21:20:50] Phase 6.1.1 Update Timing
[21:21:52] Phase 7 Leaf Clock Prog Delay Opt
[21:22:54] Phase 8 Route finalize
[21:23:25] Phase 9 Verifying routed nets
[21:23:25] Phase 10 Depositing Routes
[21:24:27] Phase 11 Post Router Timing
[21:24:27] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 31m 24s 

[21:24:27] Starting bitstream generation..
[21:36:48] Creating bitmap...
[21:43:30] Writing bitstream ./pfm_top_i_L1_L1_URP_my_rm_partial.bit...
[21:43:30] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 19m 03s 
[21:44:00] Run vpl: Step impl: Completed
[21:44:01] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [21:44:01] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:49 ; elapsed = 02:44:42 . Memory (MB): peak = 687.352 ; gain = 0.000 ; free physical = 24419 ; free virtual = 108713
INFO: [v++ 60-1443] [21:44:01] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 250
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/address_map.xml -sdsl /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/sdsl.dat -xclbin /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.xml -rtd /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.rtd -o /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [21:44:04] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 687.352 ; gain = 0.000 ; free physical = 24419 ; free virtual = 108712
INFO: [v++ 60-1443] [21:44:04] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModelSlrBaseAddress.json --output /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
XRT Build Version: 2.3.1301
       Build Date: 2019-10-25 03:04:42
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 49449446 bytes
Format : RAW
File   : '/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2862 bytes
Format : JSON
File   : '/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 358502 bytes
Format : RAW
File   : '/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 20297 bytes
Format : RAW
File   : '/home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (49851742 bytes) to the output file: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [21:44:04] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 687.352 ; gain = 0.000 ; free physical = 24370 ; free virtual = 108711
INFO: [v++ 60-1443] [21:44:04] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --info /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin.info --input /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-1441] [21:44:05] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.41 . Memory (MB): peak = 687.352 ; gain = 0.000 ; free physical = 24371 ; free virtual = 108712
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/imp/xilinx_u50_xdma_201920_1_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link/vivado.log
	Steps Log File: /home/YL_HUANG/5_18/Facile_4HBM/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 2h 45m 6s
