@W: MT530 :"c:\d3120005043_zjh\hdl\3120005043_seq.v":9:4:9:9|Found inferred clock zjh_CE2|Clk which controls 4 sequential elements including zjh_74HC161_0.Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
