Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 17 19:33:30 2016
| Host         : magnum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_control_sets -verbose -file zynq_interrupt_system_wrapper_control_sets_placed.rpt
| Design       : zynq_interrupt_system_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   150 |
| Minimum Number of register sites lost to control set restrictions |   203 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           66 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             182 |           57 |
| Yes          | No                    | No                     |             595 |          193 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1494 |          678 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                Enable Signal                                                                                |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                        |                1 |              1 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                      |                1 |              2 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_addr[10]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_addr[2]_i_1_n_0                                                                      |                2 |              3 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                                      |                2 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                                      |                2 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_page[1]_i_2_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_page[1]_i_1_n_0                                                                      |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[102]_i_1_n_0                                                                         | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[60]_i_1_n_0                                                                   |                3 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                                      |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                                      |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[102]_i_1_n_0                                                                         | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[53]_i_1_n_0                                                                   |                4 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_index[3]_i_2_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_index[3]_i_1_n_0                                                                     |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                2 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE042_out                                                                                   | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                3 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/current_state[27]_i_1__1_n_0                                                          | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                      |                2 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_awready0                                                                                     | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                1 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_araddr[6]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                1 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo                                                                                | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_i_1_n_0                                                                 |                2 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                1 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                2 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | zynq_interrupt_system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                2 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                      |                2 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/p_1_in[24]                                                                       |                1 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/current_state[28]_i_1__0_n_0                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                      |                5 |              6 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                       |                2 |              6 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | zynq_interrupt_system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                4 |              6 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                      | zynq_interrupt_system_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | zynq_interrupt_system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                2 |              7 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              7 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                8 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I                                                                                 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I_0                                                                              | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                4 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE028_out                                                                                   | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_spi_data[7]_i_1_n_0                                                                         |                                                                                                                                                                      |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                8 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                8 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/shift_register[7]_i_1_n_0                                                               |                                                                                                                                                                      |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                4 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                8 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_addr[10]_i_1_n_0                                                                            |                                                                                                                                                                      |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                8 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                              | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                6 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                8 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                            | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                8 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_page[1]_i_2_n_0                                                                             |                                                                                                                                                                      |                4 |              9 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                          | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                4 |              9 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_index[3]_i_2_n_0                                                                            |                                                                                                                                                                      |                9 |             10 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/ms_counter[0]_i_1_n_0                                                                 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/p_1_in[27]                                                                     |                3 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                             |                                                                                                                                                                      |                3 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                      |                3 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                      |                4 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                      |                5 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                      |                3 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                      |                4 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                      |                5 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                      |                4 |             13 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             13 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                      |                4 |             14 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                      |                3 |             14 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                5 |             16 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/p_1_in[27]                                                                     |                5 |             17 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                                      |                4 |             20 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             23 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg_rden                                                                                     | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                                   |               10 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                    | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                6 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[16].LOAD_REG_I[0]                                                              | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |               11 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0[0]                                                     | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                             |                7 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                      |                9 |             34 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                                      |               11 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                                      |               10 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |               12 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                      |                9 |             47 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                      |                9 |             47 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                                      |               11 |             48 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                      |               12 |             48 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                      |               13 |             48 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                      |               11 |             48 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen[3][0][7]_i_2_n_0                                                                  | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen[3][0][5]_i_1_n_0                                                           |                9 |             64 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[102]_i_1_n_0                                                                         |                                                                                                                                                                      |               43 |             68 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               18 |             69 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/E[0]                                                                                    | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                      |               36 |             82 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             |                                                                                                                                                                      |               67 |            183 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen[3][0][7]_i_2_n_0                                                                  | zynq_interrupt_system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen[3][0][7]_i_1_n_0                                                           |               71 |            448 |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


