#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000195a6461840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000195a64619d0 .scope module, "regfile_tb" "regfile_tb" 3 3;
 .timescale -9 -12;
P_00000195a6451fe0 .param/l "NUM_INPUTS" 0 3 7, +C4<00000000000000000000000000000100>;
P_00000195a6452018 .param/l "NUM_REGS" 0 3 6, +C4<00000000000000000000000000010000>;
P_00000195a6452050 .param/l "TOTAL_INPUTS" 0 3 8, +C4<000000000000000000000000000001000>;
P_00000195a6452088 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
v00000195a64c8d30_0 .array/port v00000195a64c8d30, 0;
L_00000195a64654c0 .functor BUFZ 16, v00000195a64c8d30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c8d30_1 .array/port v00000195a64c8d30, 1;
L_00000195a6465920 .functor BUFZ 16, v00000195a64c8d30_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c8d30_2 .array/port v00000195a64c8d30, 2;
L_00000195a6465840 .functor BUFZ 16, v00000195a64c8d30_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c8d30_3 .array/port v00000195a64c8d30, 3;
L_00000195a64655a0 .functor BUFZ 16, v00000195a64c8d30_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c8d30_4 .array/port v00000195a64c8d30, 4;
L_00000195a6465610 .functor BUFZ 16, v00000195a64c8d30_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c8d30_5 .array/port v00000195a64c8d30, 5;
L_00000195a6465140 .functor BUFZ 16, v00000195a64c8d30_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c8d30_6 .array/port v00000195a64c8d30, 6;
L_00000195a6465990 .functor BUFZ 16, v00000195a64c8d30_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c8d30_7 .array/port v00000195a64c8d30, 7;
L_00000195a6465370 .functor BUFZ 16, v00000195a64c8d30_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c8d30_8 .array/port v00000195a64c8d30, 8;
L_00000195a6464ff0 .functor BUFZ 16, v00000195a64c8d30_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9c80_0 .array/port v00000195a64c9c80, 0;
L_00000195a6465b50 .functor BUFZ 16, v00000195a64c9c80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9c80_1 .array/port v00000195a64c9c80, 1;
L_00000195a6465060 .functor BUFZ 16, v00000195a64c9c80_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9c80_2 .array/port v00000195a64c9c80, 2;
L_00000195a64651b0 .functor BUFZ 16, v00000195a64c9c80_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9c80_3 .array/port v00000195a64c9c80, 3;
L_00000195a6465220 .functor BUFZ 16, v00000195a64c9c80_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9960_0 .array/port v00000195a64c9960, 0;
L_00000195a6465680 .functor BUFZ 16, v00000195a64c9960_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9960_1 .array/port v00000195a64c9960, 1;
L_00000195a6465450 .functor BUFZ 16, v00000195a64c9960_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9960_2 .array/port v00000195a64c9960, 2;
L_00000195a6465300 .functor BUFZ 16, v00000195a64c9960_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9960_3 .array/port v00000195a64c9960, 3;
L_00000195a6465a00 .functor BUFZ 16, v00000195a64c9960_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000195a64c9fa0_0 .var "clk", 0 0;
v00000195a64c9aa0 .array "r_data", 0 8;
v00000195a64c9aa0_0 .net v00000195a64c9aa0 0, 15 0, L_00000195a64654c0; 1 drivers
v00000195a64c9aa0_1 .net v00000195a64c9aa0 1, 15 0, L_00000195a6465920; 1 drivers
v00000195a64c9aa0_2 .net v00000195a64c9aa0 2, 15 0, L_00000195a6465840; 1 drivers
v00000195a64c9aa0_3 .net v00000195a64c9aa0 3, 15 0, L_00000195a64655a0; 1 drivers
v00000195a64c9aa0_4 .net v00000195a64c9aa0 4, 15 0, L_00000195a6465610; 1 drivers
v00000195a64c9aa0_5 .net v00000195a64c9aa0 5, 15 0, L_00000195a6465140; 1 drivers
v00000195a64c9aa0_6 .net v00000195a64c9aa0 6, 15 0, L_00000195a6465990; 1 drivers
v00000195a64c9aa0_7 .net v00000195a64c9aa0 7, 15 0, L_00000195a6465370; 1 drivers
v00000195a64c9aa0_8 .net v00000195a64c9aa0 8, 15 0, L_00000195a6464ff0; 1 drivers
v00000195a64c9d20_0 .var "ren", 0 0;
v00000195a64c9dc0_0 .var "reset", 0 0;
v00000195a64c9c80 .array "w_data1", 0 3, 15 0;
v00000195a64c9960 .array "w_data2", 0 3, 15 0;
v00000195a64c9820_0 .var "w_data3", 15 0;
v00000195a64c9640_0 .var "wen1", 0 0;
v00000195a64c9b40_0 .var "wen2", 0 0;
v00000195a64c9f00_0 .var "wen3", 0 0;
v00000195a64c9a00_0 .net "wr_ack1", 0 0, v00000195a64c9280_0;  1 drivers
v00000195a64c9be0_0 .net "wr_ack2", 0 0, v00000195a64c93c0_0;  1 drivers
v00000195a64c9e60_0 .net "wr_ack3", 0 0, v00000195a64c98c0_0;  1 drivers
S_00000195a65f66f0 .scope module, "uut" "regfile" 3 28, 4 9 0, S_00000195a64619d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /OUTPUT 144 "r_data";
    .port_info 4 /INPUT 1 "wen1";
    .port_info 5 /INPUT 64 "w_data1";
    .port_info 6 /OUTPUT 1 "wr_ack1";
    .port_info 7 /INPUT 1 "wen2";
    .port_info 8 /INPUT 64 "w_data2";
    .port_info 9 /OUTPUT 1 "wr_ack2";
    .port_info 10 /INPUT 1 "wen3";
    .port_info 11 /INPUT 16 "w_data3";
    .port_info 12 /OUTPUT 1 "wr_ack3";
P_00000195a6451800 .param/l "num_inputs" 0 4 12, +C4<00000000000000000000000000000100>;
P_00000195a6451838 .param/l "num_regs" 0 4 11, +C4<00000000000000000000000000010000>;
P_00000195a6451870 .param/l "total_inputs" 0 4 13, +C4<000000000000000000000000000001000>;
P_00000195a64518a8 .param/l "width" 0 4 10, +C4<00000000000000000000000000010000>;
v00000195a64c8c90_0 .net "clk", 0 0, v00000195a64c9fa0_0;  1 drivers
v00000195a64c8d30 .array "r_data", 0 8, 15 0;
v00000195a64c8dd0 .array "registers", 15 0, 15 0;
v00000195a64c8e70_0 .net "ren", 0 0, v00000195a64c9d20_0;  1 drivers
v00000195a64c8f10_0 .net "reset", 0 0, v00000195a64c9dc0_0;  1 drivers
v00000195a64c8fb0 .array "w_data1", 0 3;
v00000195a64c8fb0_0 .net v00000195a64c8fb0 0, 15 0, L_00000195a6465b50; 1 drivers
v00000195a64c8fb0_1 .net v00000195a64c8fb0 1, 15 0, L_00000195a6465060; 1 drivers
v00000195a64c8fb0_2 .net v00000195a64c8fb0 2, 15 0, L_00000195a64651b0; 1 drivers
v00000195a64c8fb0_3 .net v00000195a64c8fb0 3, 15 0, L_00000195a6465220; 1 drivers
v00000195a64c9050 .array "w_data2", 0 3;
v00000195a64c9050_0 .net v00000195a64c9050 0, 15 0, L_00000195a6465680; 1 drivers
v00000195a64c9050_1 .net v00000195a64c9050 1, 15 0, L_00000195a6465450; 1 drivers
v00000195a64c9050_2 .net v00000195a64c9050 2, 15 0, L_00000195a6465300; 1 drivers
v00000195a64c9050_3 .net v00000195a64c9050 3, 15 0, L_00000195a6465a00; 1 drivers
v00000195a64c90f0_0 .net "w_data3", 15 0, v00000195a64c9820_0;  1 drivers
v00000195a64c9190_0 .net "wen1", 0 0, v00000195a64c9640_0;  1 drivers
v00000195a64c96e0_0 .net "wen2", 0 0, v00000195a64c9b40_0;  1 drivers
v00000195a64c9780_0 .net "wen3", 0 0, v00000195a64c9f00_0;  1 drivers
v00000195a64c9280_0 .var "wr_ack1", 0 0;
v00000195a64c93c0_0 .var "wr_ack2", 0 0;
v00000195a64c98c0_0 .var "wr_ack3", 0 0;
E_00000195a6450490 .event posedge, v00000195a64c8c90_0;
v00000195a64c8dd0_0 .array/port v00000195a64c8dd0, 0;
v00000195a64c8dd0_1 .array/port v00000195a64c8dd0, 1;
v00000195a64c8dd0_2 .array/port v00000195a64c8dd0, 2;
E_00000195a6450150/0 .event anyedge, v00000195a64c8e70_0, v00000195a64c8dd0_0, v00000195a64c8dd0_1, v00000195a64c8dd0_2;
v00000195a64c8dd0_3 .array/port v00000195a64c8dd0, 3;
v00000195a64c8dd0_4 .array/port v00000195a64c8dd0, 4;
v00000195a64c8dd0_5 .array/port v00000195a64c8dd0, 5;
v00000195a64c8dd0_6 .array/port v00000195a64c8dd0, 6;
E_00000195a6450150/1 .event anyedge, v00000195a64c8dd0_3, v00000195a64c8dd0_4, v00000195a64c8dd0_5, v00000195a64c8dd0_6;
v00000195a64c8dd0_7 .array/port v00000195a64c8dd0, 7;
v00000195a64c8dd0_8 .array/port v00000195a64c8dd0, 8;
v00000195a64c8dd0_9 .array/port v00000195a64c8dd0, 9;
v00000195a64c8dd0_10 .array/port v00000195a64c8dd0, 10;
E_00000195a6450150/2 .event anyedge, v00000195a64c8dd0_7, v00000195a64c8dd0_8, v00000195a64c8dd0_9, v00000195a64c8dd0_10;
v00000195a64c8dd0_11 .array/port v00000195a64c8dd0, 11;
v00000195a64c8dd0_12 .array/port v00000195a64c8dd0, 12;
v00000195a64c8dd0_13 .array/port v00000195a64c8dd0, 13;
v00000195a64c8dd0_14 .array/port v00000195a64c8dd0, 14;
E_00000195a6450150/3 .event anyedge, v00000195a64c8dd0_11, v00000195a64c8dd0_12, v00000195a64c8dd0_13, v00000195a64c8dd0_14;
v00000195a64c8dd0_15 .array/port v00000195a64c8dd0, 15;
E_00000195a6450150/4 .event anyedge, v00000195a64c8dd0_15;
E_00000195a6450150 .event/or E_00000195a6450150/0, E_00000195a6450150/1, E_00000195a6450150/2, E_00000195a6450150/3, E_00000195a6450150/4;
S_00000195a65f6880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 45, 4 45 0, S_00000195a65f66f0;
 .timescale -9 -12;
v00000195a6454670_0 .var/2s "i", 31 0;
S_00000195a65f6a10 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 50, 4 50 0, S_00000195a65f66f0;
 .timescale -9 -12;
v00000195a6454560_0 .var/2s "i", 31 0;
S_00000195a64c87e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 64, 4 64 0, S_00000195a65f66f0;
 .timescale -9 -12;
v00000195a65f6cc0_0 .var/2s "i", 31 0;
S_00000195a64c8970 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 71, 4 71 0, S_00000195a65f66f0;
 .timescale -9 -12;
v00000195a6461b60_0 .var/2s "i", 31 0;
S_00000195a64c8b00 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 78, 4 78 0, S_00000195a65f66f0;
 .timescale -9 -12;
v00000195a6461c00_0 .var/2s "i", 31 0;
    .scope S_00000195a65f66f0;
T_0 ;
    %wait E_00000195a6450150;
    %load/vec4 v00000195a64c8e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_00000195a65f6880;
    %jmp t_0;
    .scope S_00000195a65f6880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195a6454670_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000195a6454670_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v00000195a6454670_0;
    %load/vec4a v00000195a64c8dd0, 4;
    %ix/getv/s 4, v00000195a6454670_0;
    %store/vec4a v00000195a64c8d30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000195a6454670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000195a6454670_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_00000195a65f66f0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %fork t_3, S_00000195a65f6a10;
    %jmp t_2;
    .scope S_00000195a65f6a10;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195a6454560_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000195a6454560_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000195a6454560_0;
    %store/vec4a v00000195a64c8d30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000195a6454560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000195a6454560_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_00000195a65f66f0;
t_2 %join;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000195a65f66f0;
T_1 ;
    %wait E_00000195a6450490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195a64c9280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195a64c93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195a64c98c0_0, 0;
    %load/vec4 v00000195a64c8f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_00000195a64c87e0;
    %jmp t_4;
    .scope S_00000195a64c87e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195a65f6cc0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000195a65f6cc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000195a65f6cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195a64c8dd0, 0, 4;
    %load/vec4 v00000195a65f6cc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000195a65f6cc0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_00000195a65f66f0;
t_4 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000195a64c8e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000195a64c9190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %fork t_7, S_00000195a64c8970;
    %jmp t_6;
    .scope S_00000195a64c8970;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195a6461b60_0, 0, 32;
T_1.8 ;
    %load/vec4 v00000195a6461b60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.9, 5;
    %ix/getv/s 4, v00000195a6461b60_0;
    %load/vec4a v00000195a64c8fb0, 4;
    %ix/getv/s 3, v00000195a6461b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195a64c8dd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000195a6461b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000195a6461b60_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %end;
    .scope S_00000195a65f66f0;
t_6 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195a64c9280_0, 0;
T_1.6 ;
    %load/vec4 v00000195a64c96e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %fork t_9, S_00000195a64c8b00;
    %jmp t_8;
    .scope S_00000195a64c8b00;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195a6461c00_0, 0, 32;
T_1.12 ;
    %load/vec4 v00000195a6461c00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.13, 5;
    %ix/getv/s 4, v00000195a6461c00_0;
    %load/vec4a v00000195a64c9050, 4;
    %load/vec4 v00000195a6461c00_0;
    %addi 4, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195a64c8dd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000195a6461c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000195a6461c00_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %end;
    .scope S_00000195a65f66f0;
t_8 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195a64c93c0_0, 0;
T_1.10 ;
    %load/vec4 v00000195a64c9780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v00000195a64c90f0_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195a64c8dd0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195a64c98c0_0, 0;
T_1.14 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000195a64619d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9f00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9640_0, 0, 1;
    %pushi/vec4 4369, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9c80, 4, 0;
    %pushi/vec4 8738, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9c80, 4, 0;
    %pushi/vec4 13107, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9c80, 4, 0;
    %pushi/vec4 17476, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9c80, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9b40_0, 0, 1;
    %pushi/vec4 26214, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9960, 4, 0;
    %pushi/vec4 30583, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9960, 4, 0;
    %pushi/vec4 34952, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9960, 4, 0;
    %pushi/vec4 39321, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9960, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9f00_0, 0, 1;
    %pushi/vec4 48059, 0, 16;
    %store/vec4 v00000195a64c9820_0, 0, 16;
    %delay 50000, 0;
    %vpi_call/w 3 76 "$display", "wr_ack1=%b", v00000195a64c9a00_0 {0 0 0};
    %vpi_call/w 3 77 "$display", "wr_ack2=%b", v00000195a64c9be0_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "wr_ack3=%b", v00000195a64c9e60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9d20_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 87 "$display", "Read with ren=1: r_data[4]=%h", v00000195a64c9aa0_4 {0 0 0};
    %vpi_call/w 3 88 "$display", "wr_ack1=%b", v00000195a64c9a00_0 {0 0 0};
    %vpi_call/w 3 89 "$display", "wr_ack2=%b", v00000195a64c9be0_0 {0 0 0};
    %vpi_call/w 3 90 "$display", "wr_ack3=%b", v00000195a64c9e60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9d20_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 95 "$display", "Read with ren=0: r_data[7]=%h", v00000195a64c9aa0_7 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9f00_0, 0, 1;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9c80, 4, 0;
    %pushi/vec4 56797, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9960, 4, 0;
    %pushi/vec4 61166, 0, 16;
    %store/vec4 v00000195a64c9820_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9d20_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 113 "$display", "Read after simultaneous writes: r_data[0],[4]=%h, %h", v00000195a64c9aa0_0, v00000195a64c9aa0_4 {0 0 0};
    %vpi_call/w 3 114 "$display", "wr_ack1=%b", v00000195a64c9a00_0 {0 0 0};
    %vpi_call/w 3 115 "$display", "wr_ack2=%b", v00000195a64c9be0_0 {0 0 0};
    %vpi_call/w 3 116 "$display", "wr_ack3=%b", v00000195a64c9e60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9d20_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a64c9c80, 4, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a64c9d20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a64c9d20_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 128 "$display", "Read after ren==1 and wen1==1 write attempt: r_data[0]=%h", v00000195a64c9aa0_0 {0 0 0};
    %vpi_call/w 3 129 "$display", "wr_ack1=%b", v00000195a64c9a00_0 {0 0 0};
    %vpi_call/w 3 130 "$display", "wr_ack2=%b", v00000195a64c9be0_0 {0 0 0};
    %vpi_call/w 3 131 "$display", "wr_ack3=%b", v00000195a64c9e60_0 {0 0 0};
    %vpi_call/w 3 133 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000195a64619d0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000195a64c9fa0_0;
    %inv;
    %store/vec4 v00000195a64c9fa0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "regfile_tb.sv";
    "../../../src/v_tile/mem/regfile.sv";
