
*** Running vivado
    with args -log design_1_ipmb_watchdog_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ipmb_watchdog_0_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_ipmb_watchdog_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ipmb_watchdog_0_0
Command: synth_design -top design_1_ipmb_watchdog_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19956
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3057.781 ; gain = 235.754 ; free physical = 14580 ; free virtual = 16237
Synthesis current peak Physical Memory [PSS] (MB): peak = 2395.172; parent = 2212.570; children = 182.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.582; parent = 3063.723; children = 1017.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ipmb_watchdog_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ipmb_watchdog_0_0/synth/design_1_ipmb_watchdog_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ipmb_watchdog' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/new/ipmb_watchdog.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ipmb_watchdog' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/new/ipmb_watchdog.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ipmb_watchdog_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ipmb_watchdog_0_0/synth/design_1_ipmb_watchdog_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3133.688 ; gain = 311.660 ; free physical = 15103 ; free virtual = 16761
Synthesis current peak Physical Memory [PSS] (MB): peak = 2395.172; parent = 2212.570; children = 182.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4151.551; parent = 3133.691; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.531 ; gain = 326.504 ; free physical = 15215 ; free virtual = 16874
Synthesis current peak Physical Memory [PSS] (MB): peak = 2395.172; parent = 2212.570; children = 204.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4166.395; parent = 3148.535; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.531 ; gain = 326.504 ; free physical = 15215 ; free virtual = 16874
Synthesis current peak Physical Memory [PSS] (MB): peak = 2395.172; parent = 2212.570; children = 204.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4166.395; parent = 3148.535; children = 1017.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.531 ; gain = 0.000 ; free physical = 15209 ; free virtual = 16867
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3286.469 ; gain = 0.000 ; free physical = 15150 ; free virtual = 16808
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3310.281 ; gain = 23.812 ; free physical = 15150 ; free virtual = 16808
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.281 ; gain = 488.254 ; free physical = 17155 ; free virtual = 18813
Synthesis current peak Physical Memory [PSS] (MB): peak = 2526.155; parent = 2280.049; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4296.129; parent = 3278.270; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.281 ; gain = 488.254 ; free physical = 17155 ; free virtual = 18813
Synthesis current peak Physical Memory [PSS] (MB): peak = 2526.362; parent = 2280.260; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4296.129; parent = 3278.270; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.281 ; gain = 488.254 ; free physical = 17155 ; free virtual = 18813
Synthesis current peak Physical Memory [PSS] (MB): peak = 2526.425; parent = 2280.322; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4296.129; parent = 3278.270; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.281 ; gain = 488.254 ; free physical = 17149 ; free virtual = 18808
Synthesis current peak Physical Memory [PSS] (MB): peak = 2534.387; parent = 2288.327; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4296.129; parent = 3278.270; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 30    
	   2 Input    8 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 30    
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.281 ; gain = 488.254 ; free physical = 16852 ; free virtual = 18516
Synthesis current peak Physical Memory [PSS] (MB): peak = 2546.730; parent = 2300.757; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4296.129; parent = 3278.270; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3685.969 ; gain = 863.941 ; free physical = 16510 ; free virtual = 18174
Synthesis current peak Physical Memory [PSS] (MB): peak = 3142.999; parent = 2897.090; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.832; parent = 3685.973; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3686.969 ; gain = 864.941 ; free physical = 16492 ; free virtual = 18156
Synthesis current peak Physical Memory [PSS] (MB): peak = 3143.745; parent = 2897.836; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4704.832; parent = 3686.973; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3706.000 ; gain = 883.973 ; free physical = 16445 ; free virtual = 18109
Synthesis current peak Physical Memory [PSS] (MB): peak = 3146.655; parent = 2900.746; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.863; parent = 3706.004; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3713.938 ; gain = 891.910 ; free physical = 16574 ; free virtual = 18238
Synthesis current peak Physical Memory [PSS] (MB): peak = 3147.015; parent = 2901.105; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.801; parent = 3713.941; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3713.938 ; gain = 891.910 ; free physical = 16574 ; free virtual = 18238
Synthesis current peak Physical Memory [PSS] (MB): peak = 3147.097; parent = 2901.188; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.801; parent = 3713.941; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3713.938 ; gain = 891.910 ; free physical = 16574 ; free virtual = 18238
Synthesis current peak Physical Memory [PSS] (MB): peak = 3147.417; parent = 2901.508; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.801; parent = 3713.941; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3713.938 ; gain = 891.910 ; free physical = 16574 ; free virtual = 18238
Synthesis current peak Physical Memory [PSS] (MB): peak = 3147.417; parent = 2901.508; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.801; parent = 3713.941; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3713.938 ; gain = 891.910 ; free physical = 16574 ; free virtual = 18238
Synthesis current peak Physical Memory [PSS] (MB): peak = 3147.417; parent = 2901.508; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.801; parent = 3713.941; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3713.938 ; gain = 891.910 ; free physical = 16574 ; free virtual = 18238
Synthesis current peak Physical Memory [PSS] (MB): peak = 3147.417; parent = 2901.508; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.801; parent = 3713.941; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    90|
|2     |LUT2   |   410|
|3     |LUT3   |   200|
|4     |LUT4   |     8|
|5     |LUT5   |    32|
|6     |LUT6   |   120|
|7     |FDRE   |   662|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3713.938 ; gain = 891.910 ; free physical = 16574 ; free virtual = 18238
Synthesis current peak Physical Memory [PSS] (MB): peak = 3147.437; parent = 2901.527; children = 246.106
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.801; parent = 3713.941; children = 1017.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3713.938 ; gain = 730.160 ; free physical = 16611 ; free virtual = 18275
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3713.945 ; gain = 891.910 ; free physical = 16611 ; free virtual = 18275
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3720.875 ; gain = 0.000 ; free physical = 16715 ; free virtual = 18379
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_ipmb_watchdog_0_0' is not ideal for floorplanning, since the cellview 'ipmb_watchdog' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3770.637 ; gain = 0.000 ; free physical = 16652 ; free virtual = 18316
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7469c290
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3770.637 ; gain = 1862.922 ; free physical = 16862 ; free virtual = 18526
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_ipmb_watchdog_0_0_synth_1/design_1_ipmb_watchdog_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ipmb_watchdog_0_0, cache-ID = d0981404c9b1beda
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_ipmb_watchdog_0_0_synth_1/design_1_ipmb_watchdog_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ipmb_watchdog_0_0_utilization_synth.rpt -pb design_1_ipmb_watchdog_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 10:53:05 2023...
