<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf53.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:45:37 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"細明體"; font-size:9pt;}

A:link {font-family:"細明體"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"細明體"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"細明體"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf52.html" target="_self" title="前一個搜索組"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">


<nobr><a name="bm_R"></a><a name="subkey_R"></a>r <a href="../xscinstruct_hh/INST_MCRR.html"><b>1</b></a> <a href="../Pentium4_HH/Events4/split_loads_retired.html"><b>2</b></a> <a href="../Pentium4_HH/Events4/self-modifying_code_clear.html"><b>3</b></a> <a href="../instruct32_hh/vc330.html"><b>4</b></a> <a href="../instruct32_hh/vc33.html"><b>5</b></a> <a href="../instruct32_hh/vc329.html"><b>6</b></a> <a href="../instruct32_hh/vc328.html"><b>7</b></a> <a href="../instruct32_hh/vc326.html"><b>8</b></a> <a href="../instruct32_hh/vc325.html"><b>9</b></a> <a href="../instruct32_hh/vc324.html"><b>10</b></a> <a href="../instruct32_hh/vc323.html"><b>11</b></a> <a href="../instruct32_hh/vc322.html"><b>12</b></a> <a href="../instruct32_hh/vc321.html"><b>13</b></a> <a href="../instruct32_hh/vc320.html"><b>14</b></a> <a href="../instruct32_hh/vc319.html"><b>15</b></a> <a href="../instruct32_hh/vc318.html"><b>16</b></a> <a href="../instruct32_hh/vc317.html"><b>17</b></a> <a href="../instruct32_hh/fp_except.html"><b>18</b></a> <a href="../instruct32_hh/flags_affected.html"><b>19</b></a> <a href="../instruct32_hh/about_ia-32_instructions.html"><b>20</b></a> <a href="../instruct32_hh/about_em64t_instructions.html"><b>21</b></a> <a href="../ht_index.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRS.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>25</b></a> <a href="../Itanium2_HH/Events642/IA64_INST_RETIRED.html"><b>26</b></a> <a href="../Itanium2_HH/Events642/IA32_ISA_TRANSITIONS.html"><b>27</b></a> <a href="../instruct64_hh/6400210.html"><b>28</b></a> <a href="../instruct32_hh/vc48.html"><b>29</b></a> <a href="../instruct32_hh/vc47.html"><b>30</b></a> <a href="../instruct32_hh/vc46.html"><b>31</b></a> <a href="../instruct32_hh/vc45.html"><b>32</b></a> <a href="../instruct32_hh/vc44.html"><b>33</b></a> <a href="../instruct32_hh/vc43.html"><b>34</b></a> <a href="../instruct32_hh/vc42.html"><b>35</b></a> <a href="../instruct32_hh/vc41.html"><b>36</b></a> <a href="../instruct32_hh/vc40.html"><b>37</b></a> <a href="../instruct32_hh/vc38.html"><b>38</b></a> <a href="../instruct32_hh/vc37.html"><b>39</b></a> <a href="../instruct32_hh/vc36.html"><b>40</b></a> <a href="../instruct32_hh/vc35.html"><b>41</b></a> <a href="../instruct32_hh/simd_fp_except.html"><b>42</b></a> <a href="../instruct32_hh/ra_mode_except.html"><b>43</b></a> <a href="../instruct32_hh/pm_exceptions.html"><b>44</b></a> <a href="../instruct32_hh/operations.html"><b>45</b></a> <a href="../instruct32_hh/opcode_column.html"><b>46</b></a> <a href="../instruct32_hh/MWAIT--Monitor_Wait.html"><b>47</b></a> <a href="../instruct32_hh/MONITOR--Setup_Monitor_Address.html"><b>48</b></a> <a href="../instruct32_hh/intrins_api.html"><b>49</b></a> <a href="../instruct32_hh/interpreting.html"><b>50</b></a> <a href="../instruct32_hh/instruction.html"><b>51</b></a> <a href="../Pentium4_HH/Lips/FIFO_Buffer.html"><b>52</b></a> <a href="../Pentium4_HH/Lips/about_penalties_for_pentium_4_processor.html"><b>53</b></a> <a href="../Pentium4_HH/Events4/uops_retired.html"><b>54</b></a> <a href="../instruct32_hh/vc62.html"><b>55</b></a> <a href="../instruct32_hh/vc61.html"><b>56</b></a> <a href="../instruct32_hh/vc60.html"><b>57</b></a> <a href="../instruct32_hh/vc59.html"><b>58</b></a> <a href="../instruct32_hh/vc58.html"><b>59</b></a> <a href="../instruct32_hh/vc57.html"><b>60</b></a> <a href="../instruct32_hh/vc56.html"><b>61</b></a> <a href="../instruct32_hh/vc55.html"><b>62</b></a> <a href="../instruct32_hh/vc54.html"><b>63</b></a> <a href="../instruct32_hh/vc53.html"><b>64</b></a> <a href="../instruct32_hh/vc52.html"><b>65</b></a> <a href="../instruct32_hh/vc51.html"><b>66</b></a> <a href="../instruct32_hh/vc50.html"><b>67</b></a> <a href="../instruct32_hh/vc49.html"><b>68</b></a> <a href="../instruct32_hh/vc113.html"><b>69</b></a> <a href="../instruct32_hh/vc112.html"><b>70</b></a> <a href="../instruct32_hh/vc110.html"><b>71</b></a> <a href="../instruct32_hh/vc10a.html"><b>72</b></a> <a href="../instruct32_hh/vc108.html"><b>73</b></a> <a href="../instruct32_hh/vc107.html"><b>74</b></a> <a href="../instruct32_hh/vc104.html"><b>75</b></a> <a href="../instruct32_hh/vc103.html"><b>76</b></a> <a href="../instruct32_hh/vc102.html"><b>77</b></a> <a href="../PentiumM_HH/EventsB/instructions_decoded.html"><b>78</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.html"><b>79</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.html"><b>80</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi.html"><b>81</b></a> <a href="../Pentium4_HH/Lips/lipsimm_disp.html"><b>82</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_v_pen.html"><b>83</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_u_pen.html"><b>84</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi.html"><b>85</b></a> <a href="../Pentium4_HH/Lips/lipsbank_conflict.html"><b>86</b></a> <a href="../instruct32_hh/vc77.html"><b>87</b></a> <a href="../instruct32_hh/vc76.html"><b>88</b></a> <a href="../instruct32_hh/vc75.html"><b>89</b></a> <a href="../instruct32_hh/vc74.html"><b>90</b></a> <a href="../instruct32_hh/vc73.html"><b>91</b></a> <a href="../instruct32_hh/vc6a.html"><b>92</b></a> <a href="../instruct32_hh/vc69.html"><b>93</b></a> <a href="../instruct32_hh/vc68.html"><b>94</b></a> <a href="../instruct32_hh/vc67.html"><b>95</b></a> <a href="../instruct32_hh/vc66.html"><b>96</b></a> <a href="../instruct32_hh/vc65.html"><b>97</b></a> <a href="../instruct32_hh/vc64.html"><b>98</b></a> <a href="../instruct32_hh/vc63.html"><b>99</b></a> <a href="../instruct32_hh/vc121.html"><b>100</b></a> <a href="../instruct32_hh/vc120.html"><b>101</b></a> <a href="../instruct32_hh/vc11a.html"><b>102</b></a> <a href="../instruct32_hh/vc119.html"><b>103</b></a> <a href="../instruct32_hh/vc116.html"><b>104</b></a> <a href="../instruct32_hh/vc115.html"><b>105</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>106</b></a> <a href="../Pentium4_HH/Lips/LipsLongInst.html"><b>107</b></a> <a href="../instruct64_hh/itr_-_insert_translation_register_instruction.html"><b>108</b></a> <a href="../instruct64_hh/itr-operation.html"><b>109</b></a> <a href="../instruct64_hh/itc_-_insert_translation_cache_instruction.html"><b>110</b></a> <a href="../instruct64_hh/itc-operation.html"><b>111</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.html"><b>112</b></a> <a href="../instruct64_hh/6400265.html"><b>113</b></a> <a href="../instruct32_hh/vc91.html"><b>114</b></a> <a href="../instruct32_hh/vc90.html"><b>115</b></a> <a href="../instruct32_hh/vc8a.html"><b>116</b></a> <a href="../instruct32_hh/vc88.html"><b>117</b></a> <a href="../instruct32_hh/vc87.html"><b>118</b></a> <a href="../instruct32_hh/vc80.html"><b>119</b></a> <a href="../instruct32_hh/vc7a.html"><b>120</b></a> <a href="../instruct32_hh/vc79.html"><b>121</b></a> <a href="../instruct32_hh/vc78.html"><b>122</b></a> <a href="../instruct32_hh/vc143.html"><b>123</b></a> <a href="../instruct32_hh/vc142.html"><b>124</b></a> <a href="../instruct32_hh/vc141.html"><b>125</b></a> <a href="../instruct32_hh/vc140.html"><b>126</b></a> <a href="../instruct32_hh/vc13a.html"><b>127</b></a> <a href="../instruct32_hh/vc139.html"><b>128</b></a> <a href="../instruct32_hh/vc138.html"><b>129</b></a> <a href="../instruct32_hh/vc137.html"><b>130</b></a> <a href="../instruct32_hh/vc136.html"><b>131</b></a> <a href="../instruct32_hh/vc135.html"><b>132</b></a> <a href="../instruct32_hh/vc12a.html"><b>133</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>134</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>135</b></a> <a href="../xscinstruct_hh/notational_conventions.html"><b>136</b></a> <a href="../PentiumM_HH/EventsB/Length_Changing_Prefix_Stall.html"><b>137</b></a> <a href="../Pentium4_HH/Lips/lipsrep_prefix.html"><b>138</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.html"><b>139</b></a> <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.html"><b>140</b></a> <a href="../Pentium4_HH/Lips/lipsprev_np_fp.html"><b>141</b></a> <a href="../Pentium4_HH/Lips/lipsprev_imm_disp.html"><b>142</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.html"><b>143</b></a> <a href="../Pentium4_HH/Lips/LipsPrefix.html"><b>144</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>145</b></a> <a href="../instruct64_hh/ptr_-_purge_translation_register_instruction.html"><b>146</b></a> <a href="../instruct64_hh/ptr-operation.html"><b>147</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.html"><b>148</b></a> <a href="../instruct64_hh/ptc.g%2c_ptc.ga-operation.html"><b>149</b></a> <a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.html"><b>150</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>151</b></a> <a href="../instruct64_hh/probe-operation.html"><b>152</b></a> <a href="../instruct64_hh/mov_psr-operation.html"><b>153</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.html"><b>154</b></a> <a href="../instruct64_hh/6400273.html"><b>155</b></a> <a href="../instruct32_hh/vc9a.html"><b>156</b></a> <a href="../instruct32_hh/vc99.html"><b>157</b></a> <a href="../instruct32_hh/vc157.html"><b>158</b></a> <a href="../instruct32_hh/vc153.html"><b>159</b></a> <a href="../instruct32_hh/vc150.html"><b>160</b></a> <a href="../instruct32_hh/vc14a.html"><b>161</b></a> <a href="../instruct32_hh/vc149.html"><b>162</b></a> <a href="../instruct32_hh/vc147.html"><b>163</b></a> <a href="../instruct32_hh/vc145.html"><b>164</b></a> <a href="../xscinstruct_hh/TMRRC.html"><b>165</b></a> <a href="../xscinstruct_hh/TMRC.html"><b>166</b></a> <a href="../xscinstruct_hh/TMOVMSK.html"><b>167</b></a> <a href="../xscinstruct_hh/TMIAPH.html"><b>168</b></a> <a href="../xscinstruct_hh/TMIA.html"><b>169</b></a> <a href="../xscinstruct_hh/TMCRR.html"><b>170</b></a> <a href="../xscinstruct_hh/TMCR.html"><b>171</b></a> <a href="../xscinstruct_hh/TINSR.html"><b>172</b></a> <a href="../xscinstruct_hh/TEXTRM.html"><b>173</b></a> <a href="../xscinstruct_hh/TEXTRC.html"><b>174</b></a> <a href="../xscinstruct_hh/TBCST.html"><b>175</b></a> <a href="../xscinstruct_hh/TANDC.html"><b>176</b></a> <a href="../PentiumM_HH/EventsB/self-modifying_code_detected.html"><b>177</b></a> <a href="../Pentium4_HH/Lips/V_pipe.html"><b>178</b></a> <a href="../Pentium4_HH/Lips/possible_spin_loop.html"><b>179</b></a> <a href="../Pentium4_HH/Lips/possible_inefficient_conversion.html"><b>180</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_with_mmx(tm_technology_processor.html"><b>181</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_processor.html"><b>182</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_pro_processor.html"><b>183</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_m_processor.html"><b>184</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_iii_processor.html"><b>185</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_ii_processor.html"><b>186</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_4_processor.html"><b>187</b></a> <a href="../Pentium4_HH/Lips/p_processor.html"><b>188</b></a> <a href="../Pentium4_HH/Lips/lipsuncond_jmp_to_next.html"><b>189</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_first-level_cache_load_misses.html"><b>190</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_cache_line_splits.html"><b>191</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_branch_mispredictions.html"><b>192</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_blocked_store_forwards.html"><b>193</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_64k_aliasing.html"><b>194</b></a> <a href="../Pentium4_HH/Advice4_HH/about_optimizations_for_the_intel(r)_pentium(r)_4_processor.html"><b>195</b></a> <a href="../Pentium4_HH/Advice4_HH/about_advice_for_the_intel(r)_pentium(r)_4_processor.html"><b>196</b></a> <a href="../Pentium4_HH/Advice4_HH/64k_aliasing.html"><b>197</b></a> <a href="../Itanium2_HH/Lips642/itanium_processor.html"><b>198</b></a> <a href="../Itanium2_HH/Lips642/it_bundle_stall.html"><b>199</b></a> <a href="../Itanium2_HH/Lips642/about_intel(r)_itanium(r)_2_penalties.html"><b>200</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/about_advice_for_the_intel(R)_itanium(R)_2_processor.html"><b>201</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.html"><b>202</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.html"><b>203</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.html"><b>204</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.html"><b>205</b></a> <a href="../instruct64_hh/6400288.html"><b>206</b></a> <a href="../instruct32_hh/vc172.html"><b>207</b></a> <a href="../instruct32_hh/vc171.html"><b>208</b></a> <a href="../instruct32_hh/vc170.html"><b>209</b></a> <a href="../instruct32_hh/vc16a.html"><b>210</b></a> <a href="../instruct32_hh/vc169.html"><b>211</b></a> <a href="../instruct32_hh/vc168.html"><b>212</b></a> <a href="../instruct32_hh/vc167.html"><b>213</b></a> <a href="../instruct32_hh/vc166.html"><b>214</b></a> <a href="../instruct32_hh/vc165.html"><b>215</b></a> <a href="../instruct32_hh/vc163.html"><b>216</b></a> <a href="../instruct32_hh/vc160.html"><b>217</b></a> <a href="../instruct32_hh/vc15a.html"><b>218</b></a> <a href="../instruct32_hh/vc159.html"><b>219</b></a> <a href="../xscinstruct_hh/WMIN.html"><b>220</b></a> <a href="../xscinstruct_hh/WMAX.html"><b>221</b></a> <a href="../xscinstruct_hh/WMADD.html"><b>222</b></a> <a href="../xscinstruct_hh/WMAC.html"><b>223</b></a> <a href="../xscinstruct_hh/WLDR.html"><b>224</b></a> <a href="../xscinstruct_hh/WCMPGT.html"><b>225</b></a> <a href="../xscinstruct_hh/WCMPEQ.html"><b>226</b></a> <a href="../xscinstruct_hh/WAVG2.html"><b>227</b></a> <a href="../xscinstruct_hh/WANDN.html"><b>228</b></a> <a href="../xscinstruct_hh/WAND.html"><b>229</b></a> <a href="../xscinstruct_hh/WALIGNR.html"><b>230</b></a> <a href="../xscinstruct_hh/WALIGNI.html"><b>231</b></a> <a href="../xscinstruct_hh/WADD.html"><b>232</b></a> <a href="../xscinstruct_hh/WACC.html"><b>233</b></a> <a href="../xscinstruct_hh/TORC.html"><b>234</b></a> <a href="../PentiumM_HH/EventsB/SpeedStep(R)_Technology_Transitions_(Voltage_transitions_only).html"><b>235</b></a> <a href="../PentiumM_HH/EventsB/SpeedStep(R)_Technology_Transitions_(Frequency_transitions_only).html"><b>236</b></a> <a href="../PentiumM_HH/EventsB/speedstep(r)_technology_transitions_(all_transitions).html"><b>237</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/blocked_store_forwards.html"><b>238</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_x87_denormals.html"><b>239</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_sse_denormals.html"><b>240</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_self-modifying_code_pipeline_clears.html"><b>241</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_second-level_cache_load_misses.html"><b>242</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_memory_ordering_pipeline_clears.html"><b>243</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_first-level_cache_load_misses.html"><b>244</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_cache_line_splits.html"><b>245</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_branch_mispredictions.html"><b>246</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_blocked_store_forwards.html"><b>247</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/about_advice_for_the_processor.html"><b>248</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/4mb_aliasing.html"><b>249</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_read_bus_utilization.html"><b>250</b></a> <a href="../Pentium4_HH/Advice4_HH/cautionary_statement.html"><b>251</b></a> <a href="../Pentium4_HH/Advice4_HH/branch_prediction.html"><b>252</b></a> <a href="../Pentium4_HH/Advice4_HH/blocked_store_forwards.html"><b>253</b></a> <a href="../Pentium4_HH/Advice4_HH/Avoiding_x87_Denormals.html"><b>254</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_sse_denormals.html"><b>255</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_self-modifying_code_pipeline_clears.html"><b>256</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_second-level_cache_load_misses.html"><b>257</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_memory_ordering_pipeline_clears.html"><b>258</b></a> <a href="../Itanium2_HH/ER642/About_Derived_Events_for_the_Intel(R)_Itanium(R)_2_Processor.html"><b>259</b></a> <a href="../instruct32_hh/vc187.html"><b>260</b></a> <a href="../instruct32_hh/vc186.html"><b>261</b></a> <a href="../instruct32_hh/vc185.html"><b>262</b></a> <a href="../instruct32_hh/vc184.html"><b>263</b></a> <a href="../instruct32_hh/vc183.html"><b>264</b></a> <a href="../instruct32_hh/vc182.html"><b>265</b></a> <a href="../instruct32_hh/vc181.html"><b>266</b></a> <a href="../instruct32_hh/vc180.html"><b>267</b></a> <a href="../instruct32_hh/vc17a.html"><b>268</b></a> <a href="../instruct32_hh/vc179.html"><b>269</b></a> <a href="../instruct32_hh/vc178.html"><b>270</b></a> <a href="../instruct32_hh/vc177.html"><b>271</b></a> <a href="../instruct32_hh/vc176.html"><b>272</b></a> <a href="../instruct32_hh/vc175.html"><b>273</b></a> <a href="../instruct32_hh/vc174.html"><b>274</b></a> <a href="../instruct32_hh/vc173.html"><b>275</b></a> <a href="../xscinstruct_hh/WUNPCKIL.html"><b>276</b></a> <a href="../xscinstruct_hh/WUNPCKIH.html"><b>277</b></a> <a href="../xscinstruct_hh/WUNPCKEL.html"><b>278</b></a> <a href="../xscinstruct_hh/WUNPCKEH.html"><b>279</b></a> <a href="../xscinstruct_hh/WSUB.html"><b>280</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>281</b></a> <a href="../xscinstruct_hh/WSRL.html"><b>282</b></a> <a href="../xscinstruct_hh/WSRA.html"><b>283</b></a> <a href="../xscinstruct_hh/WSLL.html"><b>284</b></a> <a href="../xscinstruct_hh/WSHUFH.html"><b>285</b></a> <a href="../xscinstruct_hh/WSAD.html"><b>286</b></a> <a href="../xscinstruct_hh/WROR.html"><b>287</b></a> <a href="../xscinstruct_hh/WPACK.html"><b>288</b></a> <a href="../xscinstruct_hh/WOR.html"><b>289</b></a> <a href="../xscinstruct_hh/WMUL.html"><b>290</b></a> <a href="../xscinstruct_hh/WMOV.html"><b>291</b></a> <a href="../Reference_HH/streaming_simd_extensions_2_(sse2)_technology.html"><b>292</b></a> <a href="../Reference_HH/reference.html"><b>293</b></a> <a href="../Reference_HH/p6_family_micro-architecture.html"><b>294</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.html"><b>295</b></a> <a href="../Reference_HH/inbma.html"><b>296</b></a> <a href="../Reference_HH/About_Instruction_Sets.html"><b>297</b></a> <a href="../PentiumM_HH/LipsB/esp_folding.html"><b>298</b></a> <a href="../PentiumM_HH/LipsB/about_pentium(r)_m_penalties.html"><b>299</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.html"><b>300</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/first-level_cache_load_misses.html"><b>301</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/dtlb_page_walk_misses.html"><b>302</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/decreasing_write_bus_utilization.html"><b>303</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/decreasing_read_bus_utilization.html"><b>304</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/cautionary_statement.html"><b>305</b></a> <a href="../Pentium4_HH/Advice4_HH/memory_accesses.html"><b>306</b></a> <a href="../Pentium4_HH/Advice4_HH/Loop_Unrolling.html"><b>307</b></a> <a href="../Pentium4_HH/Advice4_HH/first-level_cache_load_misses.html"><b>308</b></a> <a href="../Pentium4_HH/Advice4_HH/eliminating_branches.html"><b>309</b></a> <a href="../Pentium4_HH/Advice4_HH/dtlb_page_walk_misses.html"><b>310</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_write_bus_utilization.html"><b>311</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_trace_cache_misses.html"><b>312</b></a> <a href="../Itanium2_HH/ER642/avg_ia64_ipt.html"><b>313</b></a> <a href="../instruct64_hh/6400328.html"><b>314</b></a> <a href="../instruct32_hh/vc200.html"><b>315</b></a> <a href="../instruct32_hh/vc19a.html"><b>316</b></a> <a href="../instruct32_hh/vc199.html"><b>317</b></a> <a href="../instruct32_hh/vc198.html"><b>318</b></a> <a href="../instruct32_hh/vc197.html"><b>319</b></a> <a href="../instruct32_hh/vc196.html"><b>320</b></a> <a href="../instruct32_hh/vc195.html"><b>321</b></a> <a href="../instruct32_hh/vc194.html"><b>322</b></a> <a href="../instruct32_hh/vc193.html"><b>323</b></a> <a href="../instruct32_hh/vc192.html"><b>324</b></a> <a href="../instruct32_hh/vc191.html"><b>325</b></a> <a href="../instruct32_hh/vc190.html"><b>326</b></a> <a href="../instruct32_hh/vc18a.html"><b>327</b></a> <a href="../instruct32_hh/vc189.html"><b>328</b></a> <a href="../instruct32_hh/vc188.html"><b>329</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>330</b></a> <a href="../xscinstruct_hh/WXOR.html"><b>331</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>332</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>333</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>334</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>335</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>336</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>337</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>338</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>339</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/reduce_events_that_cause_tc_flushes.html"><b>340</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/non-halted_system_cpi.html"><b>341</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/nominal_system_cpi.html"><b>342</b></a> <a href="../Pentium4_HH/Advice4_HH/second-level_cache_load_misses.html"><b>343</b></a> <a href="../Pentium4_HH/Advice4_HH/non-halted_system_cpi.html"><b>344</b></a> <a href="../Pentium4_HH/Advice4_HH/nominal_system_cpi.html"><b>345</b></a> <a href="../instruct32_hh/vc216.html"><b>346</b></a> <a href="../instruct32_hh/vc215.html"><b>347</b></a> <a href="../instruct32_hh/vc213.html"><b>348</b></a> <a href="../instruct32_hh/vc212.html"><b>349</b></a> <a href="../instruct32_hh/vc211.html"><b>350</b></a> <a href="../instruct32_hh/vc210.html"><b>351</b></a> <a href="../instruct32_hh/vc20a.html"><b>352</b></a> <a href="../instruct32_hh/vc209.html"><b>353</b></a> <a href="../instruct32_hh/vc208.html"><b>354</b></a> <a href="../instruct32_hh/vc207.html"><b>355</b></a> <a href="../instruct32_hh/vc206.html"><b>356</b></a> <a href="../instruct32_hh/vc205.html"><b>357</b></a> <a href="../instruct32_hh/vc204.html"><b>358</b></a> <a href="../instruct32_hh/vc203.html"><b>359</b></a> <a href="../instruct32_hh/vc202.html"><b>360</b></a> <a href="../XScale_HH/XscEvents/about_events.html"><b>361</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>362</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>363</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>364</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>365</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.html"><b>366</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/about.html"><b>367</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/try_the_following_enhancements_to_decrease_trace_cache_misses.html"><b>368</b></a> <a href="../Pentium4_HH/Advice4_HH/Try_the_Following_Enhancements_to_Decrease_Trace_Cache_Misses.html"><b>369</b></a> <a href="../Itanium2_HH/ER642/ia64_ipc.html"><b>370</b></a> <a href="../instruct32_hh/vc230.html"><b>371</b></a> <a href="../instruct32_hh/vc22a.html"><b>372</b></a> <a href="../instruct32_hh/vc228.html"><b>373</b></a> <a href="../instruct32_hh/vc227.html"><b>374</b></a> <a href="../instruct32_hh/vc226.html"><b>375</b></a> <a href="../instruct32_hh/vc225.html"><b>376</b></a> <a href="../instruct32_hh/vc224.html"><b>377</b></a> <a href="../instruct32_hh/vc223.html"><b>378</b></a> <a href="../instruct32_hh/vc222.html"><b>379</b></a> <a href="../instruct32_hh/vc221.html"><b>380</b></a> <a href="../instruct32_hh/vc220.html"><b>381</b></a> <a href="../instruct32_hh/vc21a.html"><b>382</b></a> <a href="../instruct32_hh/vc219.html"><b>383</b></a> <a href="../instruct32_hh/vc218.html"><b>384</b></a> <a href="../instruct32_hh/vc217.html"><b>385</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>386</b></a> <a href="../xscinstruct_hh/16-bit_instructions.html"><b>387</b></a> <a href="../XScale_HH/XscEvents/wmmx_data_dependency_stall_(0x17).html"><b>388</b></a> <a href="../XScale_HH/XscEvents/Instruction_Cache_Miss_(0x0).html"><b>389</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).html"><b>390</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Non-Halted_Clockticks_Instructions_Retired_(Non-Halted_CPI).html"><b>391</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Clockticks_per_Instructions_Retired.html"><b>392</b></a> <a href="../Pentium4_HH/ER4/non-halted_clockticks_instructions_retired_(non-halted_cpi).html"><b>393</b></a> <a href="../Pentium4_HH/ER4/Clockticks_per_Instructions_Retired.html"><b>394</b></a> <a href="../Pentium4_HH/ER4/about.html"><b>395</b></a> <a href="../instruct32_hh/vc244.html"><b>396</b></a> <a href="../instruct32_hh/vc243.html"><b>397</b></a> <a href="../instruct32_hh/vc242.html"><b>398</b></a> <a href="../instruct32_hh/vc241.html"><b>399</b></a> <a href="../instruct32_hh/vc240.html"><b>400</b></a> <a href="../instruct32_hh/vc23a.html"><b>401</b></a> <a href="../instruct32_hh/vc239.html"><b>402</b></a> <a href="../instruct32_hh/vc238.html"><b>403</b></a> <a href="../instruct32_hh/vc237.html"><b>404</b></a> <a href="../instruct32_hh/vc236.html"><b>405</b></a> <a href="../instruct32_hh/vc235.html"><b>406</b></a> <a href="../instruct32_hh/vc234.html"><b>407</b></a> <a href="../instruct32_hh/vc233.html"><b>408</b></a> <a href="../instruct32_hh/vc232.html"><b>409</b></a> <a href="../instruct32_hh/vc231.html"><b>410</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branches.html"><b>411</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.html"><b>412</b></a> <a href="../PentiumM_HH/AdviceB_HH/about_processor_counters.html"><b>413</b></a> <a href="../Pentium4_HH/Pentium4P_HH/EventsP/64k_aliasing_conflicts.html"><b>414</b></a> <a href="../Pentium4_HH/Events4/2nd-level_cache_load_misses_retired.html"><b>415</b></a> <a href="../Pentium4_HH/Events4/1st-level_cache_load_misses_retired.html"><b>416</b></a> <a href="../instruct64_hh/6400389.html"><b>417</b></a> <a href="../instruct32_hh/vc259.html"><b>418</b></a> <a href="../instruct32_hh/vc258.html"><b>419</b></a> <a href="../instruct32_hh/vc257.html"><b>420</b></a> <a href="../instruct32_hh/vc256.html"><b>421</b></a> <a href="../instruct32_hh/vc255.html"><b>422</b></a> <a href="../instruct32_hh/vc254.html"><b>423</b></a> <a href="../instruct32_hh/vc253.html"><b>424</b></a> <a href="../instruct32_hh/vc252.html"><b>425</b></a> <a href="../instruct32_hh/vc251.html"><b>426</b></a> <a href="../instruct32_hh/vc250.html"><b>427</b></a> <a href="../instruct32_hh/vc25.html"><b>428</b></a> <a href="../instruct32_hh/vc24a.html"><b>429</b></a> <a href="../instruct32_hh/vc249.html"><b>430</b></a> <a href="../instruct32_hh/vc248.html"><b>431</b></a> <a href="../instruct32_hh/vc247.html"><b>432</b></a> <a href="../PentiumM_HH/ERB/dtlb_miss_rate.html"><b>433</b></a> <a href="../PentiumM_HH/ERB/abouteventratios_for_intel(r)_b_processors.html"><b>434</b></a> <a href="../PentiumM_HH/ERB/__cycles_divider_busy.html"><b>435</b></a> <a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.html"><b>436</b></a> <a href="../PentiumM_HH/AdviceB_HH/new_advice_for_pentium_m_processors.html"><b>437</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>438</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_partial_stalls.html"><b>439</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_l1_data_cache_misses.html"><b>440</b></a> <a href="../Pentium4_HH/Events4/about_bus_events_and_memory_events.html"><b>441</b></a> <a href="../Pentium4_HH/Events4/about_advanced_events.html"><b>442</b></a> <a href="../Pentium4_HH/Events4/about.html"><b>443</b></a> <a href="../Pentium4_HH/Events4/64k_aliasing_conflicts.html"><b>444</b></a> <a href="../Itanium2_HH/Events642/about_rse_events.html"><b>445</b></a> <a href="../Itanium2_HH/Events642/about_memory_events.html"><b>446</b></a> <a href="../Itanium2_HH/Events642/about_l1_instruction_cache_and_prefetch_events.html"><b>447</b></a> <a href="../Itanium2_HH/Events642/about_instruction_dispersal_events.html"><b>448</b></a> <a href="../Itanium2_HH/Events642/about_events_for_the_itanium(r)_2_processor.html"><b>449</b></a> <a href="../Itanium2_HH/Events642/about_basic_events.html"><b>450</b></a> <a href="../instruct64_hh/6400413.html"><b>451</b></a> <a href="../instruct64_hh/6400410.html"><b>452</b></a> <a href="../instruct64_hh/6400408.html"><b>453</b></a> <a href="../instruct64_hh/6400141.html"><b>454</b></a> <a href="../instruct64_hh/6400140.html"><b>455</b></a> <a href="../instruct32_hh/vc273.html"><b>456</b></a> <a href="../instruct32_hh/vc272.html"><b>457</b></a> <a href="../instruct32_hh/vc271.html"><b>458</b></a> <a href="../instruct32_hh/vc270.html"><b>459</b></a> <a href="../instruct32_hh/vc27.html"><b>460</b></a> <a href="../instruct32_hh/vc269.html"><b>461</b></a> <a href="../instruct32_hh/vc268.html"><b>462</b></a> <a href="../instruct32_hh/vc266.html"><b>463</b></a> <a href="../instruct32_hh/vc265.html"><b>464</b></a> <a href="../instruct32_hh/vc264.html"><b>465</b></a> <a href="../instruct32_hh/vc263.html"><b>466</b></a> <a href="../instruct32_hh/vc262.html"><b>467</b></a> <a href="../instruct32_hh/vc261.html"><b>468</b></a> <a href="../instruct32_hh/vc260.html"><b>469</b></a> <a href="../instruct32_hh/vc26.html"><b>470</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).html"><b>471</b></a> <a href="../Pentium4_HH/Events4/aboutevents.html"><b>472</b></a> <a href="../instruct64_hh/6400421.html"><b>473</b></a> <a href="../instruct32_hh/vc288.html"><b>474</b></a> <a href="../instruct32_hh/vc287.html"><b>475</b></a> <a href="../instruct32_hh/vc286.html"><b>476</b></a> <a href="../instruct32_hh/vc284.html"><b>477</b></a> <a href="../instruct32_hh/vc283.html"><b>478</b></a> <a href="../instruct32_hh/vc281.html"><b>479</b></a> <a href="../instruct32_hh/vc280.html"><b>480</b></a> <a href="../instruct32_hh/vc279.html"><b>481</b></a> <a href="../instruct32_hh/vc277.html"><b>482</b></a> <a href="../instruct32_hh/vc276.html"><b>483</b></a> <a href="../instruct32_hh/vc275.html"><b>484</b></a> <a href="../instruct32_hh/vc274.html"><b>485</b></a> <a href="../PentiumM_HH/EventsB/aboutevents_for_intel(r)_b_processors.html"><b>486</b></a> <a href="../PentiumM_HH/ERB/speculative_execution_efficiency.html"><b>487</b></a> <a href="../PentiumM_HH/ERB/self_modifying_code_clear_performance_impact.html"><b>488</b></a> <a href="../PentiumM_HH/ERB/mispredicted_indirect_calls.html"><b>489</b></a> <a href="../PentiumM_HH/ERB/load_port_ratio.html"><b>490</b></a> <a href="../PentiumM_HH/ERB/length_changing_prefix_impact.html"><b>491</b></a> <a href="../PentiumM_HH/ERB/l2_cache_miss_performance_impact_.html"><b>492</b></a> <a href="../PentiumM_HH/ERB/l2_bus_busy_loading_data.html"><b>493</b></a> <a href="../PentiumM_HH/ERB/l1_data_cache_miss_performance_impact_.html"><b>494</b></a> <a href="../PentiumM_HH/ERB/fp_assist_performance_impact.html"><b>495</b></a> <a href="../Pentium4_HH/Events4/Counting_Clock_Cycles.html"><b>496</b></a> <a href="../Pentium4_HH/Events4/Clockticks.html"><b>497</b></a> <a href="../instruct64_hh/6400171.html"><b>498</b></a> <a href="../instruct64_hh/6400169.html"><b>499</b></a> <a href="../instruct64_hh/6400167.html"><b>500</b></a> <a href="../instruct32_hh/vc300.html"><b>501</b></a> <a href="../instruct32_hh/vc299.html"><b>502</b></a> <a href="../instruct32_hh/vc298.html"><b>503</b></a> <a href="../instruct32_hh/vc297.html"><b>504</b></a> <a href="../instruct32_hh/vc296.html"><b>505</b></a> <a href="../instruct32_hh/vc295.html"><b>506</b></a> <a href="../instruct32_hh/vc293.html"><b>507</b></a> <a href="../instruct32_hh/vc292.html"><b>508</b></a> <a href="../instruct32_hh/vc291.html"><b>509</b></a> <a href="../instruct32_hh/vc290.html"><b>510</b></a> <a href="../PentiumM_HH/EventsB/clockticks.html"><b>511</b></a> <a href="../Pentium4_HH/Events4/mob_load_replays_retired.html"><b>512</b></a> <a href="../Pentium4_HH/Events4/mispredicted_branches_retired.html"><b>513</b></a> <a href="../instruct32_hh/vc315.html"><b>514</b></a> <a href="../instruct32_hh/vc314.html"><b>515</b></a> <a href="../instruct32_hh/vc313.html"><b>516</b></a> <a href="../instruct32_hh/vc312.html"><b>517</b></a> <a href="../instruct32_hh/vc311.html"><b>518</b></a> <a href="../instruct32_hh/vc310.html"><b>519</b></a> <a href="../instruct32_hh/vc31.html"><b>520</b></a> <a href="../instruct32_hh/vc309.html"><b>521</b></a> <a href="../instruct32_hh/vc308.html"><b>522</b></a> <a href="../instruct32_hh/vc307.html"><b>523</b></a> <a href="../instruct32_hh/vc306.html"><b>524</b></a> <a href="../instruct32_hh/vc305.html"><b>525</b></a> </nobr><br><nobr><a name="bm_R"></a>R <a href="../ht_index.html"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>2</b></a> <a href="../instruct32_hh/vc46.html"><b>3</b></a> <a href="../instruct32_hh/vc56.html"><b>4</b></a> <a href="../instruct32_hh/vc50.html"><b>5</b></a> <a href="../instruct64_hh/brl_-_branch_long_instruction.html"><b>6</b></a> <a href="../instruct32_hh/vc66.html"><b>7</b></a> <a href="../instruct32_hh/vc63.html"><b>8</b></a> <a href="../instruct32_hh/vc120.html"><b>9</b></a> <a href="../instruct32_hh/vc160.html"><b>10</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>11</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/second-level_cache_load_misses.html"><b>12</b></a> <a href="../instruct32_hh/vc224.html"><b>13</b></a> <a href="../instruct32_hh/vc260.html"><b>14</b></a> <a href="../instruct32_hh/vc26.html"><b>15</b></a> <a href="../instruct64_hh/6400150.html"><b>16</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf54.html" target="_self" title="下一個搜索組"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf53.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:45:43 GMT -->
</html>

