begin block
  name nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_placedRouted
  pblocks 1
  clocks 1
  inputs 36
  outputs 34

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X27Y178:SLICE_X31Y179
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 42
    type input clock local
    maxdelay 0.000
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Empty_reg/C SLICE_X30Y178 SLICE_X30Y178/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Full_reg/C SLICE_X30Y178 SLICE_X30Y178/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Head_reg[0]/C SLICE_X30Y178 SLICE_X30Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Head_reg[1]/C SLICE_X30Y178 SLICE_X30Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Tail_reg[0]/C SLICE_X29Y178 SLICE_X29Y178/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Tail_reg[1]/C SLICE_X29Y178 SLICE_X29Y178/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMA/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMA_D1/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMB/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMB_D1/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMC/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMC_D1/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMD/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMD_D1/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAME/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAME_D1/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMF/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMF_D1/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMG/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMG_D1/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMH/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMH_D1/CLK SLICE_X28Y179 SLICE_X28Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMA/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMA_D1/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMB/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMB_D1/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMC/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMC_D1/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMD/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMD_D1/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAME/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAME_D1/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMF/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMF_D1/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMG/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMG_D1/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMH/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMH_D1/CLK SLICE_X29Y179 SLICE_X29Y179/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMA/CLK SLICE_X28Y178 SLICE_X28Y178/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMA_D1/CLK SLICE_X28Y178 SLICE_X28Y178/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMB/CLK SLICE_X28Y178 SLICE_X28Y178/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMB_D1/CLK SLICE_X28Y178 SLICE_X28Y178/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMC/CLK SLICE_X28Y178 SLICE_X28Y178/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMC_D1/CLK SLICE_X28Y178 SLICE_X28Y178/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMD/CLK SLICE_X28Y178 SLICE_X28Y178/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMD_D1/CLK SLICE_X28Y178 SLICE_X28Y178/LCLK
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[0]/C SLICE_X27Y178 SLICE_X27Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[10]/C SLICE_X29Y178 SLICE_X29Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[11]/C SLICE_X29Y178 SLICE_X29Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[12]/C SLICE_X30Y179 SLICE_X30Y179/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[13]/C SLICE_X30Y179 SLICE_X30Y179/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[14]/C SLICE_X28Y178 SLICE_X28Y178/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[15]/C SLICE_X28Y178 SLICE_X28Y178/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[16]/C SLICE_X27Y179 SLICE_X27Y179/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[17]/C SLICE_X27Y179 SLICE_X27Y179/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[18]/C SLICE_X27Y178 SLICE_X27Y178/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[19]/C SLICE_X27Y178 SLICE_X27Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[1]/C SLICE_X27Y178 SLICE_X27Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[20]/C SLICE_X27Y178 SLICE_X27Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[21]/C SLICE_X27Y178 SLICE_X27Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[22]/C SLICE_X30Y179 SLICE_X30Y179/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[23]/C SLICE_X30Y179 SLICE_X30Y179/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[24]/C SLICE_X29Y178 SLICE_X29Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[25]/C SLICE_X29Y178 SLICE_X29Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[26]/C SLICE_X30Y179 SLICE_X30Y179/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[27]/C SLICE_X30Y179 SLICE_X30Y179/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[28]/C SLICE_X27Y178 SLICE_X27Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[29]/C SLICE_X27Y178 SLICE_X27Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[2]/C SLICE_X27Y179 SLICE_X27Y179/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[30]/C SLICE_X27Y179 SLICE_X27Y179/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[31]/C SLICE_X27Y179 SLICE_X27Y179/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[3]/C SLICE_X27Y179 SLICE_X27Y179/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[4]/C SLICE_X27Y178 SLICE_X27Y178/CLK2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[5]/C SLICE_X27Y178 SLICE_X27Y178/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[6]/C SLICE_X27Y179 SLICE_X27Y179/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[7]/C SLICE_X27Y179 SLICE_X27Y179/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[8]/C SLICE_X27Y179 SLICE_X27Y179/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[9]/C SLICE_X27Y179 SLICE_X27Y179/CLK1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/full_reg_reg/C SLICE_X30Y179 SLICE_X30Y179/CLK2
    end connections
  end input
  begin input
    name dataInArray_0[0]
    netname dataInArray_0_net[0]
    numprims 0
    type input signal
    maxdelay 0.606
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[0]/D SLICE_X27Y178 SLICE_X27Y178/EX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][0]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/C5
    end connections
  end input
  begin input
    name dataInArray_0[10]
    netname dataInArray_0_net[10]
    numprims 0
    type input signal
    maxdelay 0.652
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[10]/D SLICE_X29Y178 SLICE_X29Y178/EX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][10]_INST_0/I1 SLICE_X29Y178 SLICE_X29Y178/C1
    end connections
  end input
  begin input
    name dataInArray_0[11]
    netname dataInArray_0_net[11]
    numprims 0
    type input signal
    maxdelay 0.597
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[11]/D SLICE_X29Y178 SLICE_X29Y178/E_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][11]_INST_0/I1 SLICE_X29Y178 SLICE_X29Y178/C4
    end connections
  end input
  begin input
    name dataInArray_0[12]
    netname dataInArray_0_net[12]
    numprims 0
    type input signal
    maxdelay 0.478
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[12]/D SLICE_X30Y179 SLICE_X30Y179/AX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][12]_INST_0/I1 SLICE_X30Y179 SLICE_X30Y179/H4
    end connections
  end input
  begin input
    name dataInArray_0[13]
    netname dataInArray_0_net[13]
    numprims 0
    type input signal
    maxdelay 0.458
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[13]/D SLICE_X30Y179 SLICE_X30Y179/A_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][13]_INST_0/I1 SLICE_X30Y179 SLICE_X30Y179/H1
    end connections
  end input
  begin input
    name dataInArray_0[14]
    netname dataInArray_0_net[14]
    numprims 0
    type input signal
    maxdelay 0.547
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[14]/D SLICE_X28Y178 SLICE_X28Y178/AX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][14]_INST_0/I1 SLICE_X28Y178 SLICE_X28Y178/D3
    end connections
  end input
  begin input
    name dataInArray_0[15]
    netname dataInArray_0_net[15]
    numprims 0
    type input signal
    maxdelay 0.583
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[15]/D SLICE_X28Y178 SLICE_X28Y178/A_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][15]_INST_0/I1 SLICE_X28Y178 SLICE_X28Y178/D1
    end connections
  end input
  begin input
    name dataInArray_0[16]
    netname dataInArray_0_net[16]
    numprims 0
    type input signal
    maxdelay 0.419
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[16]/D SLICE_X27Y179 SLICE_X27Y179/EX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][16]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/D4
    end connections
  end input
  begin input
    name dataInArray_0[17]
    netname dataInArray_0_net[17]
    numprims 0
    type input signal
    maxdelay 0.343
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[17]/D SLICE_X27Y179 SLICE_X27Y179/E_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][17]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/D5
    end connections
  end input
  begin input
    name dataInArray_0[18]
    netname dataInArray_0_net[18]
    numprims 0
    type input signal
    maxdelay 0.387
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[18]/D SLICE_X27Y178 SLICE_X27Y178/AX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][18]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/D4
    end connections
  end input
  begin input
    name dataInArray_0[19]
    netname dataInArray_0_net[19]
    numprims 0
    type input signal
    maxdelay 0.389
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[19]/D SLICE_X27Y178 SLICE_X27Y178/E_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][19]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/D5
    end connections
  end input
  begin input
    name dataInArray_0[1]
    netname dataInArray_0_net[1]
    numprims 0
    type input signal
    maxdelay 0.646
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[1]/D SLICE_X27Y178 SLICE_X27Y178/FX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][1]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/C1
    end connections
  end input
  begin input
    name dataInArray_0[20]
    netname dataInArray_0_net[20]
    numprims 0
    type input signal
    maxdelay 0.647
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[20]/D SLICE_X27Y178 SLICE_X27Y178/F_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][20]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/H1
    end connections
  end input
  begin input
    name dataInArray_0[21]
    netname dataInArray_0_net[21]
    numprims 0
    type input signal
    maxdelay 0.581
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[21]/D SLICE_X27Y178 SLICE_X27Y178/GX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][21]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/H4
    end connections
  end input
  begin input
    name dataInArray_0[22]
    netname dataInArray_0_net[22]
    numprims 0
    type input signal
    maxdelay 0.274
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[22]/D SLICE_X30Y179 SLICE_X30Y179/H_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][22]_INST_0/I1 SLICE_X30Y179 SLICE_X30Y179/D3
    end connections
  end input
  begin input
    name dataInArray_0[23]
    netname dataInArray_0_net[23]
    numprims 0
    type input signal
    maxdelay 0.624
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[23]/D SLICE_X30Y179 SLICE_X30Y179/G_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][23]_INST_0/I1 SLICE_X30Y179 SLICE_X30Y179/D2
    end connections
  end input
  begin input
    name dataInArray_0[24]
    netname dataInArray_0_net[24]
    numprims 0
    type input signal
    maxdelay 0.579
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[24]/D SLICE_X29Y178 SLICE_X29Y178/FX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][24]_INST_0/I1 SLICE_X29Y178 SLICE_X29Y178/B1
    end connections
  end input
  begin input
    name dataInArray_0[25]
    netname dataInArray_0_net[25]
    numprims 0
    type input signal
    maxdelay 0.335
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[25]/D SLICE_X29Y178 SLICE_X29Y178/F_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][25]_INST_0/I1 SLICE_X29Y178 SLICE_X29Y178/B4
    end connections
  end input
  begin input
    name dataInArray_0[26]
    netname dataInArray_0_net[26]
    numprims 0
    type input signal
    maxdelay 0.259
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[26]/D SLICE_X30Y179 SLICE_X30Y179/BX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][26]_INST_0/I1 SLICE_X30Y179 SLICE_X30Y179/G4
    end connections
  end input
  begin input
    name dataInArray_0[27]
    netname dataInArray_0_net[27]
    numprims 0
    type input signal
    maxdelay 0.320
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[27]/D SLICE_X30Y179 SLICE_X30Y179/B_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][27]_INST_0/I1 SLICE_X30Y179 SLICE_X30Y179/G3
    end connections
  end input
  begin input
    name dataInArray_0[28]
    netname dataInArray_0_net[28]
    numprims 0
    type input signal
    maxdelay 0.278
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[28]/D SLICE_X27Y178 SLICE_X27Y178/G_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][28]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/G3
    end connections
  end input
  begin input
    name dataInArray_0[29]
    netname dataInArray_0_net[29]
    numprims 0
    type input signal
    maxdelay 0.462
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[29]/D SLICE_X27Y178 SLICE_X27Y178/HX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][29]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/G1
    end connections
  end input
  begin input
    name dataInArray_0[2]
    netname dataInArray_0_net[2]
    numprims 0
    type input signal
    maxdelay 0.253
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[2]/D SLICE_X27Y179 SLICE_X27Y179/FX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][2]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/C4
    end connections
  end input
  begin input
    name dataInArray_0[30]
    netname dataInArray_0_net[30]
    numprims 0
    type input signal
    maxdelay 0.441
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[30]/D SLICE_X27Y179 SLICE_X27Y179/F_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][30]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/B3
    end connections
  end input
  begin input
    name dataInArray_0[31]
    netname dataInArray_0_net[31]
    numprims 0
    type input signal
    maxdelay 0.333
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[31]/D SLICE_X27Y179 SLICE_X27Y179/GX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][31]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/B5
    end connections
  end input
  begin input
    name dataInArray_0[3]
    netname dataInArray_0_net[3]
    numprims 0
    type input signal
    maxdelay 0.457
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[3]/D SLICE_X27Y179 SLICE_X27Y179/G_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][3]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/C1
    end connections
  end input
  begin input
    name dataInArray_0[4]
    netname dataInArray_0_net[4]
    numprims 0
    type input signal
    maxdelay 0.544
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[4]/D SLICE_X27Y178 SLICE_X27Y178/H_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][4]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/B4
    end connections
  end input
  begin input
    name dataInArray_0[5]
    netname dataInArray_0_net[5]
    numprims 0
    type input signal
    maxdelay 0.680
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[5]/D SLICE_X27Y178 SLICE_X27Y178/A_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][5]_INST_0/I1 SLICE_X27Y178 SLICE_X27Y178/B3
    end connections
  end input
  begin input
    name dataInArray_0[6]
    netname dataInArray_0_net[6]
    numprims 0
    type input signal
    maxdelay 0.383
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[6]/D SLICE_X27Y179 SLICE_X27Y179/AX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][6]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/H5
    end connections
  end input
  begin input
    name dataInArray_0[7]
    netname dataInArray_0_net[7]
    numprims 0
    type input signal
    maxdelay 0.524
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[7]/D SLICE_X27Y179 SLICE_X27Y179/A_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][7]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/H2
    end connections
  end input
  begin input
    name dataInArray_0[8]
    netname dataInArray_0_net[8]
    numprims 0
    type input signal
    maxdelay 0.415
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[8]/D SLICE_X27Y179 SLICE_X27Y179/BX
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][8]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/G1
    end connections
  end input
  begin input
    name dataInArray_0[9]
    netname dataInArray_0_net[9]
    numprims 0
    type input signal
    maxdelay 0.320
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[9]/D SLICE_X27Y179 SLICE_X27Y179/B_I
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/dataOutArray[0][9]_INST_0/I1 SLICE_X27Y179 SLICE_X27Y179/G4
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 0.920
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Head[1]_i_1/I0 SLICE_X30Y178 SLICE_X30Y178/G4
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/readyArray[0]_INST_0/I0 SLICE_X30Y178 SLICE_X30Y178/A2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Full_i_1/I1 SLICE_X30Y178 SLICE_X30Y178/C2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31_i_1/I1 SLICE_X30Y178 SLICE_X30Y178/A2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Tail[1]_i_1/I1 SLICE_X30Y178 SLICE_X30Y178/G4
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Empty_i_1/I2 SLICE_X30Y178 SLICE_X30Y178/D2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Empty_i_2/I5 SLICE_X30Y178 SLICE_X30Y178/F3
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.817
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/validArray[0]_INST_0/I0 SLICE_X30Y179 SLICE_X30Y179/C5
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg[31]_i_1/I1 SLICE_X29Y178 SLICE_X29Y178/A3
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/full_reg_i_1/I1 SLICE_X30Y179 SLICE_X30Y179/C5
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 40
    type input signal
    maxdelay 0.549
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31_i_1/I3 SLICE_X30Y178 SLICE_X30Y178/A5
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Empty_i_1/I5 SLICE_X30Y178 SLICE_X30Y178/D6
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Full_i_1/I5 SLICE_X30Y178 SLICE_X30Y178/C6
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Head_reg[0]/R SLICE_X30Y178 SLICE_X30Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Head_reg[1]/R SLICE_X30Y178 SLICE_X30Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Tail_reg[0]/R SLICE_X29Y178 SLICE_X29Y178/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Tail_reg[1]/R SLICE_X29Y178 SLICE_X29Y178/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[0]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[10]/CLR SLICE_X29Y178 SLICE_X29Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[11]/CLR SLICE_X29Y178 SLICE_X29Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[12]/CLR SLICE_X30Y179 SLICE_X30Y179/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[13]/CLR SLICE_X30Y179 SLICE_X30Y179/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[14]/CLR SLICE_X28Y178 SLICE_X28Y178/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[15]/CLR SLICE_X28Y178 SLICE_X28Y178/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[16]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[17]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[18]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[19]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[1]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[20]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[21]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[22]/CLR SLICE_X30Y179 SLICE_X30Y179/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[23]/CLR SLICE_X30Y179 SLICE_X30Y179/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[24]/CLR SLICE_X29Y178 SLICE_X29Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[25]/CLR SLICE_X29Y178 SLICE_X29Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[26]/CLR SLICE_X30Y179 SLICE_X30Y179/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[27]/CLR SLICE_X30Y179 SLICE_X30Y179/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[28]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[29]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[2]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[30]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[31]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[3]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[4]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST2
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[5]/CLR SLICE_X27Y178 SLICE_X27Y178/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[6]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[7]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[8]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/data_reg_reg[9]/CLR SLICE_X27Y179 SLICE_X27Y179/SRST1
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/full_reg_reg/CLR SLICE_X30Y179 SLICE_X30Y179/SRST2
    end connections
  end input

  begin output
    name dataOutArray_0[0]
    netname dataOutArray_0_net[0]
    numprims 0
    type output signal
    maxdelay 1.018
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMA/O SLICE_X28Y179 SLICE_X28Y179/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[10]
    netname dataOutArray_0_net[10]
    numprims 0
    type output signal
    maxdelay 1.075
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMF/O SLICE_X28Y179 SLICE_X28Y179/FMUX
    end connections
  end output
  begin output
    name dataOutArray_0[11]
    netname dataOutArray_0_net[11]
    numprims 0
    type output signal
    maxdelay 1.010
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMF_D1/O SLICE_X28Y179 SLICE_X28Y179/F_O
    end connections
  end output
  begin output
    name dataOutArray_0[12]
    netname dataOutArray_0_net[12]
    numprims 0
    type output signal
    maxdelay 1.055
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMG/O SLICE_X28Y179 SLICE_X28Y179/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[13]
    netname dataOutArray_0_net[13]
    numprims 0
    type output signal
    maxdelay 1.012
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMG_D1/O SLICE_X28Y179 SLICE_X28Y179/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[14]
    netname dataOutArray_0_net[14]
    numprims 0
    type output signal
    maxdelay 0.951
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMA/O SLICE_X29Y179 SLICE_X29Y179/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[15]
    netname dataOutArray_0_net[15]
    numprims 0
    type output signal
    maxdelay 0.910
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMA_D1/O SLICE_X29Y179 SLICE_X29Y179/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[16]
    netname dataOutArray_0_net[16]
    numprims 0
    type output signal
    maxdelay 0.963
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMB/O SLICE_X29Y179 SLICE_X29Y179/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[17]
    netname dataOutArray_0_net[17]
    numprims 0
    type output signal
    maxdelay 0.913
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMB_D1/O SLICE_X29Y179 SLICE_X29Y179/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[18]
    netname dataOutArray_0_net[18]
    numprims 0
    type output signal
    maxdelay 1.056
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMC/O SLICE_X29Y179 SLICE_X29Y179/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[19]
    netname dataOutArray_0_net[19]
    numprims 0
    type output signal
    maxdelay 1.004
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMC_D1/O SLICE_X29Y179 SLICE_X29Y179/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[1]
    netname dataOutArray_0_net[1]
    numprims 0
    type output signal
    maxdelay 0.977
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMA_D1/O SLICE_X28Y179 SLICE_X28Y179/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[20]
    netname dataOutArray_0_net[20]
    numprims 0
    type output signal
    maxdelay 1.161
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMD/O SLICE_X29Y179 SLICE_X29Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[21]
    netname dataOutArray_0_net[21]
    numprims 0
    type output signal
    maxdelay 1.112
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMD_D1/O SLICE_X29Y179 SLICE_X29Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[22]
    netname dataOutArray_0_net[22]
    numprims 0
    type output signal
    maxdelay 0.872
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAME/O SLICE_X29Y179 SLICE_X29Y179/EMUX
    end connections
  end output
  begin output
    name dataOutArray_0[23]
    netname dataOutArray_0_net[23]
    numprims 0
    type output signal
    maxdelay 0.820
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAME_D1/O SLICE_X29Y179 SLICE_X29Y179/E_O
    end connections
  end output
  begin output
    name dataOutArray_0[24]
    netname dataOutArray_0_net[24]
    numprims 0
    type output signal
    maxdelay 1.028
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMF/O SLICE_X29Y179 SLICE_X29Y179/FMUX
    end connections
  end output
  begin output
    name dataOutArray_0[25]
    netname dataOutArray_0_net[25]
    numprims 0
    type output signal
    maxdelay 0.963
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMF_D1/O SLICE_X29Y179 SLICE_X29Y179/F_O
    end connections
  end output
  begin output
    name dataOutArray_0[26]
    netname dataOutArray_0_net[26]
    numprims 0
    type output signal
    maxdelay 0.644
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMG/O SLICE_X29Y179 SLICE_X29Y179/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[27]
    netname dataOutArray_0_net[27]
    numprims 0
    type output signal
    maxdelay 0.601
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_14_27/RAMG_D1/O SLICE_X29Y179 SLICE_X29Y179/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[28]
    netname dataOutArray_0_net[28]
    numprims 0
    type output signal
    maxdelay 0.751
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMA/O SLICE_X28Y178 SLICE_X28Y178/EMUX
    end connections
  end output
  begin output
    name dataOutArray_0[29]
    netname dataOutArray_0_net[29]
    numprims 0
    type output signal
    maxdelay 0.705
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMA_D1/O SLICE_X28Y178 SLICE_X28Y178/E_O
    end connections
  end output
  begin output
    name dataOutArray_0[2]
    netname dataOutArray_0_net[2]
    numprims 0
    type output signal
    maxdelay 1.030
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMB/O SLICE_X28Y179 SLICE_X28Y179/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[30]
    netname dataOutArray_0_net[30]
    numprims 0
    type output signal
    maxdelay 0.727
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMB/O SLICE_X28Y178 SLICE_X28Y178/FMUX
    end connections
  end output
  begin output
    name dataOutArray_0[31]
    netname dataOutArray_0_net[31]
    numprims 0
    type output signal
    maxdelay 0.662
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_28_31/RAMB_D1/O SLICE_X28Y178 SLICE_X28Y178/F_O
    end connections
  end output
  begin output
    name dataOutArray_0[3]
    netname dataOutArray_0_net[3]
    numprims 0
    type output signal
    maxdelay 0.980
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMB_D1/O SLICE_X28Y179 SLICE_X28Y179/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[4]
    netname dataOutArray_0_net[4]
    numprims 0
    type output signal
    maxdelay 0.840
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMC/O SLICE_X28Y179 SLICE_X28Y179/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[5]
    netname dataOutArray_0_net[5]
    numprims 0
    type output signal
    maxdelay 0.784
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMC_D1/O SLICE_X28Y179 SLICE_X28Y179/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[6]
    netname dataOutArray_0_net[6]
    numprims 0
    type output signal
    maxdelay 0.839
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMD/O SLICE_X28Y179 SLICE_X28Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[7]
    netname dataOutArray_0_net[7]
    numprims 0
    type output signal
    maxdelay 0.785
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAMD_D1/O SLICE_X28Y179 SLICE_X28Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[8]
    netname dataOutArray_0_net[8]
    numprims 0
    type output signal
    maxdelay 1.032
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAME/O SLICE_X28Y179 SLICE_X28Y179/EMUX
    end connections
  end output
  begin output
    name dataOutArray_0[9]
    netname dataOutArray_0_net[9]
    numprims 0
    type output signal
    maxdelay 0.986
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/Memory_reg_0_3_0_13/RAME_D1/O SLICE_X28Y179 SLICE_X28Y179/E_O
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.660
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/tehb/readyArray[0]_INST_0/O SLICE_X29Y178 SLICE_X29Y178/AMUX
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.903
    begin connections
      pin nonTranspFIFO_1_1_32_32_3_I60_J19_R2_C4_cell/nontranspFifo/fifo/validArray[0]_INST_0/O SLICE_X27Y179 SLICE_X27Y179/FMUX SLICE_X27Y179/F_O
    end connections
  end output

end block
