Info: Generated by version: 22.2 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_tg.ip --synthesis=VERILOG --output-directory=C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_tg --family=Agilex --part=AGFB014R24B2E2V
Info: ed_synth_tg: "Transforming system: ed_synth_tg"
Info: ed_synth_tg: "Naming system components in system: ed_synth_tg"
Info: ed_synth_tg: "Processing generation queue"
Info: ed_synth_tg: "Generating: ed_synth_tg"
Info: ed_synth_tg: "Generating: altera_emif_avl_tg_top"
Info: ed_synth_tg: Done "ed_synth_tg" with 2 modules, 27 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
