INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sources_1/new/Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Vivado-Workspace/Display/Display.srcs/sim_1/new/TB_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Display
