
my_sustainer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f720  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800f8f0  0800f8f0  000108f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd80  0800fd80  000111e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd80  0800fd80  00010d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd88  0800fd88  000111e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd88  0800fd88  00010d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fd8c  0800fd8c  00010d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800fd90  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000830  200001e8  0800ff78  000111e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000a18  0800ff78  00011a18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000185c7  00000000  00000000  00011218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003276  00000000  00000000  000297df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001660  00000000  00000000  0002ca58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011a8  00000000  00000000  0002e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025baf  00000000  00000000  0002f260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be67  00000000  00000000  00054e0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6cc8  00000000  00000000  00070c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015793e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000755c  00000000  00000000  00157984  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0015eee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f8d8 	.word	0x0800f8d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800f8d8 	.word	0x0800f8d8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd6:	f000 b9eb 	b.w	80010b0 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f883 	bl	8000df4 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f876 	bl	8000df4 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f865 	bl	8000df4 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f857 	bl	8000df4 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295
 8000d6c:	f000 b9a0 	b.w	80010b0 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f83c 	bl	8000df4 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_d2lz>:
 8000d88:	b538      	push	{r3, r4, r5, lr}
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4604      	mov	r4, r0
 8000d90:	460d      	mov	r5, r1
 8000d92:	f7ff febb 	bl	8000b0c <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x1c>
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4620      	mov	r0, r4
 8000da6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <__aeabi_d2ulz+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fc31 	bl	8000628 <__aeabi_dmul>
 8000dc6:	f7ff ff07 	bl	8000bd8 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fbb2 	bl	8000534 <__aeabi_ui2d>
 8000dd0:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f7ff fc28 	bl	8000628 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff fa6a 	bl	80002b8 <__aeabi_dsub>
 8000de4:	f7ff fef8 	bl	8000bd8 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9d08      	ldr	r5, [sp, #32]
 8000dfa:	460c      	mov	r4, r1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d14e      	bne.n	8000e9e <__udivmoddi4+0xaa>
 8000e00:	4694      	mov	ip, r2
 8000e02:	458c      	cmp	ip, r1
 8000e04:	4686      	mov	lr, r0
 8000e06:	fab2 f282 	clz	r2, r2
 8000e0a:	d962      	bls.n	8000ed2 <__udivmoddi4+0xde>
 8000e0c:	b14a      	cbz	r2, 8000e22 <__udivmoddi4+0x2e>
 8000e0e:	f1c2 0320 	rsb	r3, r2, #32
 8000e12:	4091      	lsls	r1, r2
 8000e14:	fa20 f303 	lsr.w	r3, r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	4319      	orrs	r1, r3
 8000e1e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e26:	fa1f f68c 	uxth.w	r6, ip
 8000e2a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e32:	fb07 1114 	mls	r1, r7, r4, r1
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb04 f106 	mul.w	r1, r4, r6
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d90a      	bls.n	8000e58 <__udivmoddi4+0x64>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e4a:	f080 8112 	bcs.w	8001072 <__udivmoddi4+0x27e>
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	f240 810f 	bls.w	8001072 <__udivmoddi4+0x27e>
 8000e54:	3c02      	subs	r4, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1a59      	subs	r1, r3, r1
 8000e5a:	fa1f f38e 	uxth.w	r3, lr
 8000e5e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e62:	fb07 1110 	mls	r1, r7, r0, r1
 8000e66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6a:	fb00 f606 	mul.w	r6, r0, r6
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	d90a      	bls.n	8000e88 <__udivmoddi4+0x94>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e7a:	f080 80fc 	bcs.w	8001076 <__udivmoddi4+0x282>
 8000e7e:	429e      	cmp	r6, r3
 8000e80:	f240 80f9 	bls.w	8001076 <__udivmoddi4+0x282>
 8000e84:	4463      	add	r3, ip
 8000e86:	3802      	subs	r0, #2
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e8e:	2100      	movs	r1, #0
 8000e90:	b11d      	cbz	r5, 8000e9a <__udivmoddi4+0xa6>
 8000e92:	40d3      	lsrs	r3, r2
 8000e94:	2200      	movs	r2, #0
 8000e96:	e9c5 3200 	strd	r3, r2, [r5]
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d905      	bls.n	8000eae <__udivmoddi4+0xba>
 8000ea2:	b10d      	cbz	r5, 8000ea8 <__udivmoddi4+0xb4>
 8000ea4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e7f5      	b.n	8000e9a <__udivmoddi4+0xa6>
 8000eae:	fab3 f183 	clz	r1, r3
 8000eb2:	2900      	cmp	r1, #0
 8000eb4:	d146      	bne.n	8000f44 <__udivmoddi4+0x150>
 8000eb6:	42a3      	cmp	r3, r4
 8000eb8:	d302      	bcc.n	8000ec0 <__udivmoddi4+0xcc>
 8000eba:	4290      	cmp	r0, r2
 8000ebc:	f0c0 80f0 	bcc.w	80010a0 <__udivmoddi4+0x2ac>
 8000ec0:	1a86      	subs	r6, r0, r2
 8000ec2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	2d00      	cmp	r5, #0
 8000eca:	d0e6      	beq.n	8000e9a <__udivmoddi4+0xa6>
 8000ecc:	e9c5 6300 	strd	r6, r3, [r5]
 8000ed0:	e7e3      	b.n	8000e9a <__udivmoddi4+0xa6>
 8000ed2:	2a00      	cmp	r2, #0
 8000ed4:	f040 8090 	bne.w	8000ff8 <__udivmoddi4+0x204>
 8000ed8:	eba1 040c 	sub.w	r4, r1, ip
 8000edc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee0:	fa1f f78c 	uxth.w	r7, ip
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000eea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000eee:	fb08 4416 	mls	r4, r8, r6, r4
 8000ef2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ef6:	fb07 f006 	mul.w	r0, r7, r6
 8000efa:	4298      	cmp	r0, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x11c>
 8000efe:	eb1c 0303 	adds.w	r3, ip, r3
 8000f02:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x11a>
 8000f08:	4298      	cmp	r0, r3
 8000f0a:	f200 80cd 	bhi.w	80010a8 <__udivmoddi4+0x2b4>
 8000f0e:	4626      	mov	r6, r4
 8000f10:	1a1c      	subs	r4, r3, r0
 8000f12:	fa1f f38e 	uxth.w	r3, lr
 8000f16:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f1a:	fb08 4410 	mls	r4, r8, r0, r4
 8000f1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f22:	fb00 f707 	mul.w	r7, r0, r7
 8000f26:	429f      	cmp	r7, r3
 8000f28:	d908      	bls.n	8000f3c <__udivmoddi4+0x148>
 8000f2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f32:	d202      	bcs.n	8000f3a <__udivmoddi4+0x146>
 8000f34:	429f      	cmp	r7, r3
 8000f36:	f200 80b0 	bhi.w	800109a <__udivmoddi4+0x2a6>
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	1bdb      	subs	r3, r3, r7
 8000f3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f42:	e7a5      	b.n	8000e90 <__udivmoddi4+0x9c>
 8000f44:	f1c1 0620 	rsb	r6, r1, #32
 8000f48:	408b      	lsls	r3, r1
 8000f4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f54:	fa04 f301 	lsl.w	r3, r4, r1
 8000f58:	ea43 030c 	orr.w	r3, r3, ip
 8000f5c:	40f4      	lsrs	r4, r6
 8000f5e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f62:	0c38      	lsrs	r0, r7, #16
 8000f64:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f68:	fbb4 fef0 	udiv	lr, r4, r0
 8000f6c:	fa1f fc87 	uxth.w	ip, r7
 8000f70:	fb00 441e 	mls	r4, r0, lr, r4
 8000f74:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f78:	fb0e f90c 	mul.w	r9, lr, ip
 8000f7c:	45a1      	cmp	r9, r4
 8000f7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f82:	d90a      	bls.n	8000f9a <__udivmoddi4+0x1a6>
 8000f84:	193c      	adds	r4, r7, r4
 8000f86:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f8a:	f080 8084 	bcs.w	8001096 <__udivmoddi4+0x2a2>
 8000f8e:	45a1      	cmp	r9, r4
 8000f90:	f240 8081 	bls.w	8001096 <__udivmoddi4+0x2a2>
 8000f94:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f98:	443c      	add	r4, r7
 8000f9a:	eba4 0409 	sub.w	r4, r4, r9
 8000f9e:	fa1f f983 	uxth.w	r9, r3
 8000fa2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fa6:	fb00 4413 	mls	r4, r0, r3, r4
 8000faa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fae:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fb2:	45a4      	cmp	ip, r4
 8000fb4:	d907      	bls.n	8000fc6 <__udivmoddi4+0x1d2>
 8000fb6:	193c      	adds	r4, r7, r4
 8000fb8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000fbc:	d267      	bcs.n	800108e <__udivmoddi4+0x29a>
 8000fbe:	45a4      	cmp	ip, r4
 8000fc0:	d965      	bls.n	800108e <__udivmoddi4+0x29a>
 8000fc2:	3b02      	subs	r3, #2
 8000fc4:	443c      	add	r4, r7
 8000fc6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000fca:	fba0 9302 	umull	r9, r3, r0, r2
 8000fce:	eba4 040c 	sub.w	r4, r4, ip
 8000fd2:	429c      	cmp	r4, r3
 8000fd4:	46ce      	mov	lr, r9
 8000fd6:	469c      	mov	ip, r3
 8000fd8:	d351      	bcc.n	800107e <__udivmoddi4+0x28a>
 8000fda:	d04e      	beq.n	800107a <__udivmoddi4+0x286>
 8000fdc:	b155      	cbz	r5, 8000ff4 <__udivmoddi4+0x200>
 8000fde:	ebb8 030e 	subs.w	r3, r8, lr
 8000fe2:	eb64 040c 	sbc.w	r4, r4, ip
 8000fe6:	fa04 f606 	lsl.w	r6, r4, r6
 8000fea:	40cb      	lsrs	r3, r1
 8000fec:	431e      	orrs	r6, r3
 8000fee:	40cc      	lsrs	r4, r1
 8000ff0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	e750      	b.n	8000e9a <__udivmoddi4+0xa6>
 8000ff8:	f1c2 0320 	rsb	r3, r2, #32
 8000ffc:	fa20 f103 	lsr.w	r1, r0, r3
 8001000:	fa0c fc02 	lsl.w	ip, ip, r2
 8001004:	fa24 f303 	lsr.w	r3, r4, r3
 8001008:	4094      	lsls	r4, r2
 800100a:	430c      	orrs	r4, r1
 800100c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001010:	fa00 fe02 	lsl.w	lr, r0, r2
 8001014:	fa1f f78c 	uxth.w	r7, ip
 8001018:	fbb3 f0f8 	udiv	r0, r3, r8
 800101c:	fb08 3110 	mls	r1, r8, r0, r3
 8001020:	0c23      	lsrs	r3, r4, #16
 8001022:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001026:	fb00 f107 	mul.w	r1, r0, r7
 800102a:	4299      	cmp	r1, r3
 800102c:	d908      	bls.n	8001040 <__udivmoddi4+0x24c>
 800102e:	eb1c 0303 	adds.w	r3, ip, r3
 8001032:	f100 36ff 	add.w	r6, r0, #4294967295
 8001036:	d22c      	bcs.n	8001092 <__udivmoddi4+0x29e>
 8001038:	4299      	cmp	r1, r3
 800103a:	d92a      	bls.n	8001092 <__udivmoddi4+0x29e>
 800103c:	3802      	subs	r0, #2
 800103e:	4463      	add	r3, ip
 8001040:	1a5b      	subs	r3, r3, r1
 8001042:	b2a4      	uxth	r4, r4
 8001044:	fbb3 f1f8 	udiv	r1, r3, r8
 8001048:	fb08 3311 	mls	r3, r8, r1, r3
 800104c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001050:	fb01 f307 	mul.w	r3, r1, r7
 8001054:	42a3      	cmp	r3, r4
 8001056:	d908      	bls.n	800106a <__udivmoddi4+0x276>
 8001058:	eb1c 0404 	adds.w	r4, ip, r4
 800105c:	f101 36ff 	add.w	r6, r1, #4294967295
 8001060:	d213      	bcs.n	800108a <__udivmoddi4+0x296>
 8001062:	42a3      	cmp	r3, r4
 8001064:	d911      	bls.n	800108a <__udivmoddi4+0x296>
 8001066:	3902      	subs	r1, #2
 8001068:	4464      	add	r4, ip
 800106a:	1ae4      	subs	r4, r4, r3
 800106c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001070:	e739      	b.n	8000ee6 <__udivmoddi4+0xf2>
 8001072:	4604      	mov	r4, r0
 8001074:	e6f0      	b.n	8000e58 <__udivmoddi4+0x64>
 8001076:	4608      	mov	r0, r1
 8001078:	e706      	b.n	8000e88 <__udivmoddi4+0x94>
 800107a:	45c8      	cmp	r8, r9
 800107c:	d2ae      	bcs.n	8000fdc <__udivmoddi4+0x1e8>
 800107e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001082:	eb63 0c07 	sbc.w	ip, r3, r7
 8001086:	3801      	subs	r0, #1
 8001088:	e7a8      	b.n	8000fdc <__udivmoddi4+0x1e8>
 800108a:	4631      	mov	r1, r6
 800108c:	e7ed      	b.n	800106a <__udivmoddi4+0x276>
 800108e:	4603      	mov	r3, r0
 8001090:	e799      	b.n	8000fc6 <__udivmoddi4+0x1d2>
 8001092:	4630      	mov	r0, r6
 8001094:	e7d4      	b.n	8001040 <__udivmoddi4+0x24c>
 8001096:	46d6      	mov	lr, sl
 8001098:	e77f      	b.n	8000f9a <__udivmoddi4+0x1a6>
 800109a:	4463      	add	r3, ip
 800109c:	3802      	subs	r0, #2
 800109e:	e74d      	b.n	8000f3c <__udivmoddi4+0x148>
 80010a0:	4606      	mov	r6, r0
 80010a2:	4623      	mov	r3, r4
 80010a4:	4608      	mov	r0, r1
 80010a6:	e70f      	b.n	8000ec8 <__udivmoddi4+0xd4>
 80010a8:	3e02      	subs	r6, #2
 80010aa:	4463      	add	r3, ip
 80010ac:	e730      	b.n	8000f10 <__udivmoddi4+0x11c>
 80010ae:	bf00      	nop

080010b0 <__aeabi_idiv0>:
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop

080010b4 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 80010bc:	2305      	movs	r3, #5
 80010be:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f001 facb 	bl	8002660 <null_ptr_check>
 80010ca:	4603      	mov	r3, r0
 80010cc:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 80010ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d133      	bne.n	800113e <bme280_init+0x8a>
		while (try_count) {
 80010d6:	e028      	b.n	800112a <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 80010d8:	f107 010d 	add.w	r1, r7, #13
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2201      	movs	r2, #1
 80010e0:	20d0      	movs	r0, #208	@ 0xd0
 80010e2:	f000 f832 	bl	800114a <bme280_get_regs>
 80010e6:	4603      	mov	r3, r0
 80010e8:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 80010ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d114      	bne.n	800111c <bme280_init+0x68>
 80010f2:	7b7b      	ldrb	r3, [r7, #13]
 80010f4:	2b60      	cmp	r3, #96	@ 0x60
 80010f6:	d111      	bne.n	800111c <bme280_init+0x68>
				dev->chip_id = chip_id;
 80010f8:	7b7a      	ldrb	r2, [r7, #13]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f000 f978 	bl	80013f4 <bme280_soft_reset>
 8001104:	4603      	mov	r3, r0
 8001106:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8001108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d110      	bne.n	8001132 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f001 f919 	bl	8002348 <get_calib_data>
 8001116:	4603      	mov	r3, r0
 8001118:	73fb      	strb	r3, [r7, #15]
				}
				break;
 800111a:	e00a      	b.n	8001132 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	2001      	movs	r0, #1
 8001122:	4798      	blx	r3
			--try_count;
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	3b01      	subs	r3, #1
 8001128:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 800112a:	7bbb      	ldrb	r3, [r7, #14]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1d3      	bne.n	80010d8 <bme280_init+0x24>
 8001130:	e000      	b.n	8001134 <bme280_init+0x80>
				break;
 8001132:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8001134:	7bbb      	ldrb	r3, [r7, #14]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 800113a:	23fe      	movs	r3, #254	@ 0xfe
 800113c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800113e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001142:	4618      	mov	r0, r3
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 800114a:	b590      	push	{r4, r7, lr}
 800114c:	b087      	sub	sp, #28
 800114e:	af00      	add	r7, sp, #0
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4603      	mov	r3, r0
 8001156:	73fb      	strb	r3, [r7, #15]
 8001158:	4613      	mov	r3, r2
 800115a:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f001 fa7f 	bl	8002660 <null_ptr_check>
 8001162:	4603      	mov	r3, r0
 8001164:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001166:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d117      	bne.n	800119e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	789b      	ldrb	r3, [r3, #2]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d003      	beq.n	800117e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800117c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685c      	ldr	r4, [r3, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	7858      	ldrb	r0, [r3, #1]
 8001186:	89bb      	ldrh	r3, [r7, #12]
 8001188:	7bf9      	ldrb	r1, [r7, #15]
 800118a:	68ba      	ldr	r2, [r7, #8]
 800118c:	47a0      	blx	r4
 800118e:	4603      	mov	r3, r0
 8001190:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001192:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800119a:	23fc      	movs	r3, #252	@ 0xfc
 800119c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800119e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	371c      	adds	r7, #28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd90      	pop	{r4, r7, pc}

080011aa <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 80011aa:	b590      	push	{r4, r7, lr}
 80011ac:	b08d      	sub	sp, #52	@ 0x34
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	60f8      	str	r0, [r7, #12]
 80011b2:	60b9      	str	r1, [r7, #8]
 80011b4:	603b      	str	r3, [r7, #0]
 80011b6:	4613      	mov	r3, r2
 80011b8:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2b0a      	cmp	r3, #10
 80011be:	d901      	bls.n	80011c4 <bme280_set_regs+0x1a>
		len = 10;
 80011c0:	230a      	movs	r3, #10
 80011c2:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011c4:	6838      	ldr	r0, [r7, #0]
 80011c6:	f001 fa4b 	bl	8002660 <null_ptr_check>
 80011ca:	4603      	mov	r3, r0
 80011cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 80011d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d156      	bne.n	8001286 <bme280_set_regs+0xdc>
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d053      	beq.n	8001286 <bme280_set_regs+0xdc>
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d050      	beq.n	8001286 <bme280_set_regs+0xdc>
		if (len != 0) {
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d049      	beq.n	800127e <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	789b      	ldrb	r3, [r3, #2]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d01a      	beq.n	800122e <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011f8:	2300      	movs	r3, #0
 80011fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80011fe:	e011      	b.n	8001224 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8001200:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001204:	68fa      	ldr	r2, [r7, #12]
 8001206:	4413      	add	r3, r2
 8001208:	781a      	ldrb	r2, [r3, #0]
 800120a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800120e:	68f9      	ldr	r1, [r7, #12]
 8001210:	440b      	add	r3, r1
 8001212:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800121a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800121e:	3301      	adds	r3, #1
 8001220:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001224:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	429a      	cmp	r2, r3
 800122c:	d3e8      	bcc.n	8001200 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d90d      	bls.n	8001250 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	f107 0114 	add.w	r1, r7, #20
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	68f8      	ldr	r0, [r7, #12]
 800123e:	f001 f8c8 	bl	80023d2 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	b29b      	uxth	r3, r3
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	b29b      	uxth	r3, r3
 800124a:	3b01      	subs	r3, #1
 800124c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800124e:	e001      	b.n	8001254 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	689c      	ldr	r4, [r3, #8]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	7858      	ldrb	r0, [r3, #1]
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	7819      	ldrb	r1, [r3, #0]
 8001260:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001262:	f107 0214 	add.w	r2, r7, #20
 8001266:	47a0      	blx	r4
 8001268:	4603      	mov	r3, r0
 800126a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800126e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00b      	beq.n	800128e <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 8001276:	23fc      	movs	r3, #252	@ 0xfc
 8001278:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 800127c:	e007      	b.n	800128e <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800127e:	23fd      	movs	r3, #253	@ 0xfd
 8001280:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 8001284:	e003      	b.n	800128e <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001286:	23ff      	movs	r3, #255	@ 0xff
 8001288:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800128c:	e000      	b.n	8001290 <bme280_set_regs+0xe6>
		if (len != 0) {
 800128e:	bf00      	nop
	}


	return rslt;
 8001290:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001294:	4618      	mov	r0, r3
 8001296:	3734      	adds	r7, #52	@ 0x34
 8001298:	46bd      	mov	sp, r7
 800129a:	bd90      	pop	{r4, r7, pc}

0800129c <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	6039      	str	r1, [r7, #0]
 80012a6:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012a8:	6838      	ldr	r0, [r7, #0]
 80012aa:	f001 f9d9 	bl	8002660 <null_ptr_check>
 80012ae:	4603      	mov	r3, r0
 80012b0:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d13f      	bne.n	800133a <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80012ba:	f107 030e 	add.w	r3, r7, #14
 80012be:	6839      	ldr	r1, [r7, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 f874 	bl	80013ae <bme280_get_sensor_mode>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 80012ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d107      	bne.n	80012e2 <bme280_set_sensor_settings+0x46>
 80012d2:	7bbb      	ldrb	r3, [r7, #14]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d004      	beq.n	80012e2 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 80012d8:	6838      	ldr	r0, [r7, #0]
 80012da:	f000 fb36 	bl	800194a <put_device_to_sleep>
 80012de:	4603      	mov	r3, r0
 80012e0:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 80012e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d127      	bne.n	800133a <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4619      	mov	r1, r3
 80012ee:	2007      	movs	r0, #7
 80012f0:	f001 f99a 	bl	8002628 <are_settings_changed>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d009      	beq.n	800130e <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	4618      	mov	r0, r3
 8001306:	f000 f972 	bl	80015ee <set_osr_settings>
 800130a:	4603      	mov	r3, r0
 800130c:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 800130e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d111      	bne.n	800133a <bme280_set_sensor_settings+0x9e>
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4619      	mov	r1, r3
 800131a:	2018      	movs	r0, #24
 800131c:	f001 f984 	bl	8002628 <are_settings_changed>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d009      	beq.n	800133a <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f000 f9f9 	bl	8001728 <set_filter_standby_settings>
 8001336:	4603      	mov	r3, r0
 8001338:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 800133a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800133e:	4618      	mov	r0, r3
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	b084      	sub	sp, #16
 800134a:	af00      	add	r7, sp, #0
 800134c:	4603      	mov	r3, r0
 800134e:	6039      	str	r1, [r7, #0]
 8001350:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001352:	6838      	ldr	r0, [r7, #0]
 8001354:	f001 f984 	bl	8002660 <null_ptr_check>
 8001358:	4603      	mov	r3, r0
 800135a:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800135c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d11e      	bne.n	80013a2 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001364:	f107 030e 	add.w	r3, r7, #14
 8001368:	6839      	ldr	r1, [r7, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f81f 	bl	80013ae <bme280_get_sensor_mode>
 8001370:	4603      	mov	r3, r0
 8001372:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d107      	bne.n	800138c <bme280_set_sensor_mode+0x46>
 800137c:	7bbb      	ldrb	r3, [r7, #14]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d004      	beq.n	800138c <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8001382:	6838      	ldr	r0, [r7, #0]
 8001384:	f000 fae1 	bl	800194a <put_device_to_sleep>
 8001388:	4603      	mov	r3, r0
 800138a:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 800138c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d106      	bne.n	80013a2 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	6839      	ldr	r1, [r7, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f000 faa3 	bl	80018e4 <write_power_mode>
 800139e:	4603      	mov	r3, r0
 80013a0:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80013a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b084      	sub	sp, #16
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80013b8:	6838      	ldr	r0, [r7, #0]
 80013ba:	f001 f951 	bl	8002660 <null_ptr_check>
 80013be:	4603      	mov	r3, r0
 80013c0:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80013c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10e      	bne.n	80013e8 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	2201      	movs	r2, #1
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	20f4      	movs	r0, #244	@ 0xf4
 80013d2:	f7ff feba 	bl	800114a <bme280_get_regs>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	f003 0303 	and.w	r3, r3, #3
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 80013e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 80013fc:	23e0      	movs	r3, #224	@ 0xe0
 80013fe:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8001400:	23b6      	movs	r3, #182	@ 0xb6
 8001402:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f001 f92b 	bl	8002660 <null_ptr_check>
 800140a:	4603      	mov	r3, r0
 800140c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800140e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d10d      	bne.n	8001432 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001416:	f107 010d 	add.w	r1, r7, #13
 800141a:	f107 000e 	add.w	r0, r7, #14
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2201      	movs	r2, #1
 8001422:	f7ff fec2 	bl	80011aa <bme280_set_regs>
 8001426:	4603      	mov	r3, r0
 8001428:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	2002      	movs	r0, #2
 8001430:	4798      	blx	r3
	}

	return rslt;
 8001432:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b08a      	sub	sp, #40	@ 0x28
 8001442:	af00      	add	r7, sp, #0
 8001444:	4603      	mov	r3, r0
 8001446:	60b9      	str	r1, [r7, #8]
 8001448:	607a      	str	r2, [r7, #4]
 800144a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
 8001450:	2300      	movs	r3, #0
 8001452:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 8001454:	f107 0310 	add.w	r3, r7, #16
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f001 f8fd 	bl	8002660 <null_ptr_check>
 8001466:	4603      	mov	r3, r0
 8001468:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 800146c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001470:	2b00      	cmp	r3, #0
 8001472:	d124      	bne.n	80014be <bme280_get_sensor_data+0x80>
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d021      	beq.n	80014be <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800147a:	f107 011c 	add.w	r1, r7, #28
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2208      	movs	r2, #8
 8001482:	20f7      	movs	r0, #247	@ 0xf7
 8001484:	f7ff fe61 	bl	800114a <bme280_get_regs>
 8001488:	4603      	mov	r3, r0
 800148a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 800148e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001492:	2b00      	cmp	r3, #0
 8001494:	d116      	bne.n	80014c4 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001496:	f107 0210 	add.w	r2, r7, #16
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	4611      	mov	r1, r2
 80014a0:	4618      	mov	r0, r3
 80014a2:	f000 f815 	bl	80014d0 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3310      	adds	r3, #16
 80014aa:	f107 0110 	add.w	r1, r7, #16
 80014ae:	7bf8      	ldrb	r0, [r7, #15]
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	f000 f853 	bl	800155c <bme280_compensate_data>
 80014b6:	4603      	mov	r3, r0
 80014b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80014bc:	e002      	b.n	80014c4 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014be:	23ff      	movs	r3, #255	@ 0xff
 80014c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 80014c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3728      	adds	r7, #40	@ 0x28
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b087      	sub	sp, #28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	031b      	lsls	r3, r3, #12
 80014e0:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	3301      	adds	r3, #1
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	011b      	lsls	r3, r3, #4
 80014ea:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3302      	adds	r3, #2
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	091b      	lsrs	r3, r3, #4
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	431a      	orrs	r2, r3
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	431a      	orrs	r2, r3
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3303      	adds	r3, #3
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	031b      	lsls	r3, r3, #12
 800150e:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3304      	adds	r3, #4
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	011b      	lsls	r3, r3, #4
 8001518:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3305      	adds	r3, #5
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	091b      	lsrs	r3, r3, #4
 8001522:	b2db      	uxtb	r3, r3
 8001524:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	431a      	orrs	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	431a      	orrs	r2, r3
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3306      	adds	r3, #6
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	3307      	adds	r3, #7
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8001546:	697a      	ldr	r2, [r7, #20]
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	431a      	orrs	r2, r3
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	609a      	str	r2, [r3, #8]
}
 8001550:	bf00      	nop
 8001552:	371c      	adds	r7, #28
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	4603      	mov	r3, r0
 800156a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 800156c:	2300      	movs	r3, #0
 800156e:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d033      	beq.n	80015de <bme280_compensate_data+0x82>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d030      	beq.n	80015de <bme280_compensate_data+0x82>
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d02d      	beq.n	80015de <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	2b00      	cmp	r3, #0
 800159c:	d006      	beq.n	80015ac <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800159e:	6839      	ldr	r1, [r7, #0]
 80015a0:	68b8      	ldr	r0, [r7, #8]
 80015a2:	f000 fa1f 	bl	80019e4 <compensate_temperature>
 80015a6:	4602      	mov	r2, r0
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d006      	beq.n	80015c4 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 80015b6:	6839      	ldr	r1, [r7, #0]
 80015b8:	68b8      	ldr	r0, [r7, #8]
 80015ba:	f000 fa75 	bl	8001aa8 <compensate_pressure>
 80015be:	4602      	mov	r2, r0
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	f003 0304 	and.w	r3, r3, #4
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d009      	beq.n	80015e2 <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 80015ce:	6839      	ldr	r1, [r7, #0]
 80015d0:	68b8      	ldr	r0, [r7, #8]
 80015d2:	f000 fe0d 	bl	80021f0 <compensate_humidity>
 80015d6:	4602      	mov	r2, r0
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 80015dc:	e001      	b.n	80015e2 <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80015de:	23ff      	movs	r3, #255	@ 0xff
 80015e0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b086      	sub	sp, #24
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	4603      	mov	r3, r0
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
 80015fa:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80015fc:	2301      	movs	r3, #1
 80015fe:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	f003 0304 	and.w	r3, r3, #4
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	68b8      	ldr	r0, [r7, #8]
 800160e:	f000 f815 	bl	800163c <set_osr_humidity_settings>
 8001612:	4603      	mov	r3, r0
 8001614:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b00      	cmp	r3, #0
 800161e:	d007      	beq.n	8001630 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f842 	bl	80016b0 <set_osr_press_temp_settings>
 800162c:	4603      	mov	r3, r0
 800162e:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8001630:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001646:	23f2      	movs	r3, #242	@ 0xf2
 8001648:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	789b      	ldrb	r3, [r3, #2]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	b2db      	uxtb	r3, r3
 8001654:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001656:	f107 010e 	add.w	r1, r7, #14
 800165a:	f107 000c 	add.w	r0, r7, #12
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	2201      	movs	r2, #1
 8001662:	f7ff fda2 	bl	80011aa <bme280_set_regs>
 8001666:	4603      	mov	r3, r0
 8001668:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 800166a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d118      	bne.n	80016a4 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8001672:	23f4      	movs	r3, #244	@ 0xf4
 8001674:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001676:	7b38      	ldrb	r0, [r7, #12]
 8001678:	f107 010d 	add.w	r1, r7, #13
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	2201      	movs	r2, #1
 8001680:	f7ff fd63 	bl	800114a <bme280_get_regs>
 8001684:	4603      	mov	r3, r0
 8001686:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8001688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d109      	bne.n	80016a4 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001690:	f107 010d 	add.w	r1, r7, #13
 8001694:	f107 000c 	add.w	r0, r7, #12
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	2201      	movs	r2, #1
 800169c:	f7ff fd85 	bl	80011aa <bme280_set_regs>
 80016a0:	4603      	mov	r3, r0
 80016a2:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80016a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
 80016bc:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 80016be:	23f4      	movs	r3, #244	@ 0xf4
 80016c0:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80016c2:	7db8      	ldrb	r0, [r7, #22]
 80016c4:	f107 0115 	add.w	r1, r7, #21
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f7ff fd3d 	bl	800114a <bme280_get_regs>
 80016d0:	4603      	mov	r3, r0
 80016d2:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80016d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d11f      	bne.n	800171c <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d005      	beq.n	80016f2 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80016e6:	f107 0315 	add.w	r3, r7, #21
 80016ea:	68b9      	ldr	r1, [r7, #8]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f000 f88e 	bl	800180e <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80016fc:	f107 0315 	add.w	r3, r7, #21
 8001700:	68b9      	ldr	r1, [r7, #8]
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f8a0 	bl	8001848 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001708:	f107 0115 	add.w	r1, r7, #21
 800170c:	f107 0016 	add.w	r0, r7, #22
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2201      	movs	r2, #1
 8001714:	f7ff fd49 	bl	80011aa <bme280_set_regs>
 8001718:	4603      	mov	r3, r0
 800171a:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800171c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
 8001734:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8001736:	23f5      	movs	r3, #245	@ 0xf5
 8001738:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800173a:	7db8      	ldrb	r0, [r7, #22]
 800173c:	f107 0115 	add.w	r1, r7, #21
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2201      	movs	r2, #1
 8001744:	f7ff fd01 	bl	800114a <bme280_get_regs>
 8001748:	4603      	mov	r3, r0
 800174a:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 800174c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d11f      	bne.n	8001794 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	f003 0308 	and.w	r3, r3, #8
 800175a:	2b00      	cmp	r3, #0
 800175c:	d005      	beq.n	800176a <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 800175e:	f107 0315 	add.w	r3, r7, #21
 8001762:	68b9      	ldr	r1, [r7, #8]
 8001764:	4618      	mov	r0, r3
 8001766:	f000 f81b 	bl	80017a0 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	f003 0310 	and.w	r3, r3, #16
 8001770:	2b00      	cmp	r3, #0
 8001772:	d005      	beq.n	8001780 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001774:	f107 0315 	add.w	r3, r7, #21
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	4618      	mov	r0, r3
 800177c:	f000 f82d 	bl	80017da <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001780:	f107 0115 	add.w	r1, r7, #21
 8001784:	f107 0016 	add.w	r0, r7, #22
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f7ff fd0d 	bl	80011aa <bme280_set_regs>
 8001790:	4603      	mov	r3, r0
 8001792:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001794:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	f023 031c 	bic.w	r3, r3, #28
 80017b4:	b25a      	sxtb	r2, r3
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	78db      	ldrb	r3, [r3, #3]
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	f003 031c 	and.w	r3, r3, #28
 80017c2:	b25b      	sxtb	r3, r3
 80017c4:	4313      	orrs	r3, r2
 80017c6:	b25b      	sxtb	r3, r3
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	701a      	strb	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	f003 031f 	and.w	r3, r3, #31
 80017ee:	b25a      	sxtb	r2, r3
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	791b      	ldrb	r3, [r3, #4]
 80017f4:	015b      	lsls	r3, r3, #5
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	4313      	orrs	r3, r2
 80017fa:	b25b      	sxtb	r3, r3
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	701a      	strb	r2, [r3, #0]
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b25b      	sxtb	r3, r3
 800181e:	f023 031c 	bic.w	r3, r3, #28
 8001822:	b25a      	sxtb	r2, r3
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	b25b      	sxtb	r3, r3
 800182c:	f003 031c 	and.w	r3, r3, #28
 8001830:	b25b      	sxtb	r3, r3
 8001832:	4313      	orrs	r3, r2
 8001834:	b25b      	sxtb	r3, r3
 8001836:	b2da      	uxtb	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	701a      	strb	r2, [r3, #0]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	b25b      	sxtb	r3, r3
 8001858:	f003 031f 	and.w	r3, r3, #31
 800185c:	b25a      	sxtb	r2, r3
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	785b      	ldrb	r3, [r3, #1]
 8001862:	015b      	lsls	r3, r3, #5
 8001864:	b25b      	sxtb	r3, r3
 8001866:	4313      	orrs	r3, r2
 8001868:	b25b      	sxtb	r3, r3
 800186a:	b2da      	uxtb	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	701a      	strb	r2, [r3, #0]
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	b2da      	uxtb	r2, r3
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	3302      	adds	r3, #2
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	109b      	asrs	r3, r3, #2
 800189c:	b2db      	uxtb	r3, r3
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3302      	adds	r3, #2
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	095b      	lsrs	r3, r3, #5
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3303      	adds	r3, #3
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	109b      	asrs	r3, r3, #2
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	f003 0307 	and.w	r3, r3, #7
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3303      	adds	r3, #3
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	095b      	lsrs	r3, r3, #5
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	711a      	strb	r2, [r3, #4]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	6039      	str	r1, [r7, #0]
 80018ee:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80018f0:	23f4      	movs	r3, #244	@ 0xf4
 80018f2:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80018f4:	7bb8      	ldrb	r0, [r7, #14]
 80018f6:	f107 010d 	add.w	r1, r7, #13
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	2201      	movs	r2, #1
 80018fe:	f7ff fc24 	bl	800114a <bme280_get_regs>
 8001902:	4603      	mov	r3, r0
 8001904:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d117      	bne.n	800193e <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800190e:	7b7b      	ldrb	r3, [r7, #13]
 8001910:	b25b      	sxtb	r3, r3
 8001912:	f023 0303 	bic.w	r3, r3, #3
 8001916:	b25a      	sxtb	r2, r3
 8001918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	b25b      	sxtb	r3, r3
 8001922:	4313      	orrs	r3, r2
 8001924:	b25b      	sxtb	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800192a:	f107 010d 	add.w	r1, r7, #13
 800192e:	f107 000e 	add.w	r0, r7, #14
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	2201      	movs	r2, #1
 8001936:	f7ff fc38 	bl	80011aa <bme280_set_regs>
 800193a:	4603      	mov	r3, r0
 800193c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800193e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b086      	sub	sp, #24
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8001952:	f107 0110 	add.w	r1, r7, #16
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2204      	movs	r2, #4
 800195a:	20f2      	movs	r0, #242	@ 0xf2
 800195c:	f7ff fbf5 	bl	800114a <bme280_get_regs>
 8001960:	4603      	mov	r3, r0
 8001962:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001964:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d118      	bne.n	800199e <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 800196c:	f107 0208 	add.w	r2, r7, #8
 8001970:	f107 0310 	add.w	r3, r7, #16
 8001974:	4611      	mov	r1, r2
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff ff80 	bl	800187c <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f7ff fd39 	bl	80013f4 <bme280_soft_reset>
 8001982:	4603      	mov	r3, r0
 8001984:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001986:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d107      	bne.n	800199e <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4618      	mov	r0, r3
 8001996:	f000 f808 	bl	80019aa <reload_device_settings>
 800199a:	4603      	mov	r3, r0
 800199c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800199e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b084      	sub	sp, #16
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	201f      	movs	r0, #31
 80019ba:	f7ff fe18 	bl	80015ee <set_osr_settings>
 80019be:	4603      	mov	r3, r0
 80019c0:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 80019c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d106      	bne.n	80019d8 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	6879      	ldr	r1, [r7, #4]
 80019ce:	201f      	movs	r0, #31
 80019d0:	f7ff feaa 	bl	8001728 <set_filter_standby_settings>
 80019d4:	4603      	mov	r3, r0
 80019d6:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80019d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 80019ee:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa4 <compensate_temperature+0xc0>)
 80019f0:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 80019f2:	f242 1334 	movw	r3, #8500	@ 0x2134
 80019f6:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	08db      	lsrs	r3, r3, #3
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	8812      	ldrh	r2, [r2, #0]
 8001a02:	0052      	lsls	r2, r2, #1
 8001a04:	1a9b      	subs	r3, r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	fb02 f303 	mul.w	r3, r2, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	da01      	bge.n	8001a1e <compensate_temperature+0x3a>
 8001a1a:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001a1e:	12db      	asrs	r3, r3, #11
 8001a20:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	091b      	lsrs	r3, r3, #4
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	8812      	ldrh	r2, [r2, #0]
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	fb03 f303 	mul.w	r3, r3, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	da01      	bge.n	8001a3e <compensate_temperature+0x5a>
 8001a3a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001a3e:	131b      	asrs	r3, r3, #12
 8001a40:	461a      	mov	r2, r3
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a48:	fb02 f303 	mul.w	r3, r2, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	da02      	bge.n	8001a56 <compensate_temperature+0x72>
 8001a50:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001a54:	333f      	adds	r3, #63	@ 0x3f
 8001a56:	139b      	asrs	r3, r3, #14
 8001a58:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	441a      	add	r2, r3
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a68:	4613      	mov	r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4413      	add	r3, r2
 8001a6e:	3380      	adds	r3, #128	@ 0x80
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	da00      	bge.n	8001a76 <compensate_temperature+0x92>
 8001a74:	33ff      	adds	r3, #255	@ 0xff
 8001a76:	121b      	asrs	r3, r3, #8
 8001a78:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 8001a7a:	69fa      	ldr	r2, [r7, #28]
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	da02      	bge.n	8001a88 <compensate_temperature+0xa4>
		temperature = temperature_min;
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	61fb      	str	r3, [r7, #28]
 8001a86:	e005      	b.n	8001a94 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 8001a88:	69fa      	ldr	r2, [r7, #28]
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	dd01      	ble.n	8001a94 <compensate_temperature+0xb0>
		temperature = temperature_max;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	61fb      	str	r3, [r7, #28]

	return temperature;
 8001a94:	69fb      	ldr	r3, [r7, #28]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3724      	adds	r7, #36	@ 0x24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	fffff060 	.word	0xfffff060

08001aa8 <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001aac:	b0ea      	sub	sp, #424	@ 0x1a8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8001ab4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 8001ab8:	4bbf      	ldr	r3, [pc, #764]	@ (8001db8 <compensate_pressure+0x310>)
 8001aba:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
	uint32_t pressure_max = 11000000;
 8001abe:	4bbf      	ldr	r3, [pc, #764]	@ (8001dbc <compensate_pressure+0x314>)
 8001ac0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8001ac4:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aca:	17da      	asrs	r2, r3, #31
 8001acc:	4698      	mov	r8, r3
 8001ace:	4691      	mov	r9, r2
 8001ad0:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 8001ad4:	f149 3bff 	adc.w	fp, r9, #4294967295
 8001ad8:	e9c7 ab64 	strd	sl, fp, [r7, #400]	@ 0x190
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8001adc:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001ae0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ae4:	fb03 f102 	mul.w	r1, r3, r2
 8001ae8:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001aec:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001af0:	fb02 f303 	mul.w	r3, r2, r3
 8001af4:	18ca      	adds	r2, r1, r3
 8001af6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001afa:	fba3 4503 	umull	r4, r5, r3, r3
 8001afe:	1953      	adds	r3, r2, r5
 8001b00:	461d      	mov	r5, r3
 8001b02:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b06:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	17da      	asrs	r2, r3, #31
 8001b0e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001b12:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8001b16:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	fb03 f205 	mul.w	r2, r3, r5
 8001b20:	460b      	mov	r3, r1
 8001b22:	fb04 f303 	mul.w	r3, r4, r3
 8001b26:	4413      	add	r3, r2
 8001b28:	4602      	mov	r2, r0
 8001b2a:	fba4 1202 	umull	r1, r2, r4, r2
 8001b2e:	f8c7 212c 	str.w	r2, [r7, #300]	@ 0x12c
 8001b32:	460a      	mov	r2, r1
 8001b34:	f8c7 2128 	str.w	r2, [r7, #296]	@ 0x128
 8001b38:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001b3c:	4413      	add	r3, r2
 8001b3e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001b42:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	@ 0x128
 8001b46:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
 8001b4a:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001b4e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b52:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	17da      	asrs	r2, r3, #31
 8001b5a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001b5e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001b62:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b66:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 8001b6a:	462a      	mov	r2, r5
 8001b6c:	fb02 f203 	mul.w	r2, r2, r3
 8001b70:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001b74:	4621      	mov	r1, r4
 8001b76:	fb01 f303 	mul.w	r3, r1, r3
 8001b7a:	441a      	add	r2, r3
 8001b7c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b80:	4621      	mov	r1, r4
 8001b82:	fba3 1301 	umull	r1, r3, r3, r1
 8001b86:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001b90:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001b94:	18d3      	adds	r3, r2, r3
 8001b96:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001b9a:	f04f 0000 	mov.w	r0, #0
 8001b9e:	f04f 0100 	mov.w	r1, #0
 8001ba2:	e9d7 455a 	ldrd	r4, r5, [r7, #360]	@ 0x168
 8001ba6:	462b      	mov	r3, r5
 8001ba8:	0459      	lsls	r1, r3, #17
 8001baa:	4623      	mov	r3, r4
 8001bac:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001bb0:	4623      	mov	r3, r4
 8001bb2:	0458      	lsls	r0, r3, #17
 8001bb4:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001bb8:	1814      	adds	r4, r2, r0
 8001bba:	f8c7 40a8 	str.w	r4, [r7, #168]	@ 0xa8
 8001bbe:	414b      	adcs	r3, r1
 8001bc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001bc4:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	@ 0xa8
 8001bc8:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001bcc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bd0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001bd4:	b21b      	sxth	r3, r3
 8001bd6:	17da      	asrs	r2, r3, #31
 8001bd8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001bdc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001be0:	f04f 0000 	mov.w	r0, #0
 8001be4:	f04f 0100 	mov.w	r1, #0
 8001be8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001bec:	00d9      	lsls	r1, r3, #3
 8001bee:	2000      	movs	r0, #0
 8001bf0:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001bf4:	1814      	adds	r4, r2, r0
 8001bf6:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001bfa:	414b      	adcs	r3, r1
 8001bfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001c00:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001c04:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001c08:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001c0c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c10:	fb03 f102 	mul.w	r1, r3, r2
 8001c14:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001c18:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c1c:	fb02 f303 	mul.w	r3, r2, r3
 8001c20:	18ca      	adds	r2, r1, r3
 8001c22:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c26:	fba3 1303 	umull	r1, r3, r3, r3
 8001c2a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001c2e:	460b      	mov	r3, r1
 8001c30:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001c34:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001c38:	18d3      	adds	r3, r2, r3
 8001c3a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001c3e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001c42:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c46:	b21b      	sxth	r3, r3
 8001c48:	17da      	asrs	r2, r3, #31
 8001c4a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001c4e:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001c52:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001c56:	462b      	mov	r3, r5
 8001c58:	e9d7 8942 	ldrd	r8, r9, [r7, #264]	@ 0x108
 8001c5c:	4642      	mov	r2, r8
 8001c5e:	fb02 f203 	mul.w	r2, r2, r3
 8001c62:	464b      	mov	r3, r9
 8001c64:	4621      	mov	r1, r4
 8001c66:	fb01 f303 	mul.w	r3, r1, r3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	4622      	mov	r2, r4
 8001c6e:	4641      	mov	r1, r8
 8001c70:	fba2 1201 	umull	r1, r2, r2, r1
 8001c74:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001c78:	460a      	mov	r2, r1
 8001c7a:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8001c7e:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001c82:	4413      	add	r3, r2
 8001c84:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001c88:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	da09      	bge.n	8001ca4 <compensate_pressure+0x1fc>
 8001c90:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001c94:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001c98:	f143 0300 	adc.w	r3, r3, #0
 8001c9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001ca0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001ca4:	f04f 0000 	mov.w	r0, #0
 8001ca8:	f04f 0100 	mov.w	r1, #0
 8001cac:	0a10      	lsrs	r0, r2, #8
 8001cae:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001cb2:	1219      	asrs	r1, r3, #8
 8001cb4:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001cb8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001cbc:	b21b      	sxth	r3, r3
 8001cbe:	17da      	asrs	r2, r3, #31
 8001cc0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001cc4:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001cc8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ccc:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001cd0:	464a      	mov	r2, r9
 8001cd2:	fb02 f203 	mul.w	r2, r2, r3
 8001cd6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001cda:	4644      	mov	r4, r8
 8001cdc:	fb04 f303 	mul.w	r3, r4, r3
 8001ce0:	441a      	add	r2, r3
 8001ce2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ce6:	4644      	mov	r4, r8
 8001ce8:	fba3 4304 	umull	r4, r3, r3, r4
 8001cec:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001cf0:	4623      	mov	r3, r4
 8001cf2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001cf6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001cfa:	18d3      	adds	r3, r2, r3
 8001cfc:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 8001d0c:	464c      	mov	r4, r9
 8001d0e:	0323      	lsls	r3, r4, #12
 8001d10:	4644      	mov	r4, r8
 8001d12:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001d16:	4644      	mov	r4, r8
 8001d18:	0322      	lsls	r2, r4, #12
 8001d1a:	1884      	adds	r4, r0, r2
 8001d1c:	f8c7 4090 	str.w	r4, [r7, #144]	@ 0x90
 8001d20:	eb41 0303 	adc.w	r3, r1, r3
 8001d24:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d28:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001d2c:	e9c7 3464 	strd	r3, r4, [r7, #400]	@ 0x190
	var3 = ((int64_t)1) * 140737488355328;
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d38:	e9c7 2360 	strd	r2, r3, [r7, #384]	@ 0x180
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001d3c:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
 8001d40:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001d44:	1884      	adds	r4, r0, r2
 8001d46:	f8c7 40f8 	str.w	r4, [r7, #248]	@ 0xf8
 8001d4a:	eb41 0303 	adc.w	r3, r1, r3
 8001d4e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001d52:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001d56:	88db      	ldrh	r3, [r3, #6]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001d60:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001d64:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001d68:	462b      	mov	r3, r5
 8001d6a:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001d6e:	4642      	mov	r2, r8
 8001d70:	fb02 f203 	mul.w	r2, r2, r3
 8001d74:	464b      	mov	r3, r9
 8001d76:	4621      	mov	r1, r4
 8001d78:	fb01 f303 	mul.w	r3, r1, r3
 8001d7c:	4413      	add	r3, r2
 8001d7e:	4622      	mov	r2, r4
 8001d80:	4641      	mov	r1, r8
 8001d82:	fba2 1201 	umull	r1, r2, r2, r1
 8001d86:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001d8a:	460a      	mov	r2, r1
 8001d8c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001d90:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001d94:	4413      	add	r3, r2
 8001d96:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001d9a:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	da0e      	bge.n	8001dc0 <compensate_pressure+0x318>
 8001da2:	1e51      	subs	r1, r2, #1
 8001da4:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001da8:	f143 0301 	adc.w	r3, r3, #1
 8001dac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001db0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001db4:	e004      	b.n	8001dc0 <compensate_pressure+0x318>
 8001db6:	bf00      	nop
 8001db8:	002dc6c0 	.word	0x002dc6c0
 8001dbc:	00a7d8c0 	.word	0x00a7d8c0
 8001dc0:	f04f 0000 	mov.w	r0, #0
 8001dc4:	f04f 0100 	mov.w	r1, #0
 8001dc8:	1058      	asrs	r0, r3, #1
 8001dca:	17d9      	asrs	r1, r3, #31
 8001dcc:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001dd0:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	f000 81fc 	beq.w	80021d2 <compensate_pressure+0x72a>
		var4 = 1048576 - uncomp_data->pressure;
 8001dda:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001de4:	2200      	movs	r2, #0
 8001de6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001dea:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001dee:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8001df2:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001df6:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001dfa:	f04f 0000 	mov.w	r0, #0
 8001dfe:	f04f 0100 	mov.w	r1, #0
 8001e02:	07d9      	lsls	r1, r3, #31
 8001e04:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001e08:	07d0      	lsls	r0, r2, #31
 8001e0a:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001e0e:	1a84      	subs	r4, r0, r2
 8001e10:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001e14:	eb61 0303 	sbc.w	r3, r1, r3
 8001e18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001e1c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001e20:	4622      	mov	r2, r4
 8001e22:	462b      	mov	r3, r5
 8001e24:	1891      	adds	r1, r2, r2
 8001e26:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001e28:	415b      	adcs	r3, r3
 8001e2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001e2c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001e30:	4621      	mov	r1, r4
 8001e32:	1851      	adds	r1, r2, r1
 8001e34:	6739      	str	r1, [r7, #112]	@ 0x70
 8001e36:	4629      	mov	r1, r5
 8001e38:	414b      	adcs	r3, r1
 8001e3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8001e3c:	f04f 0200 	mov.w	r2, #0
 8001e40:	f04f 0300 	mov.w	r3, #0
 8001e44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001e48:	4649      	mov	r1, r9
 8001e4a:	018b      	lsls	r3, r1, #6
 8001e4c:	4641      	mov	r1, r8
 8001e4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e52:	4641      	mov	r1, r8
 8001e54:	018a      	lsls	r2, r1, #6
 8001e56:	4641      	mov	r1, r8
 8001e58:	1889      	adds	r1, r1, r2
 8001e5a:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001e5c:	4649      	mov	r1, r9
 8001e5e:	eb43 0101 	adc.w	r1, r3, r1
 8001e62:	66f9      	str	r1, [r7, #108]	@ 0x6c
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001e70:	4649      	mov	r1, r9
 8001e72:	008b      	lsls	r3, r1, #2
 8001e74:	4641      	mov	r1, r8
 8001e76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e7a:	4641      	mov	r1, r8
 8001e7c:	008a      	lsls	r2, r1, #2
 8001e7e:	4610      	mov	r0, r2
 8001e80:	4619      	mov	r1, r3
 8001e82:	4603      	mov	r3, r0
 8001e84:	4622      	mov	r2, r4
 8001e86:	189b      	adds	r3, r3, r2
 8001e88:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	462a      	mov	r2, r5
 8001e8e:	eb42 0303 	adc.w	r3, r2, r3
 8001e92:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e94:	f04f 0200 	mov.w	r2, #0
 8001e98:	f04f 0300 	mov.w	r3, #0
 8001e9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001ea0:	4649      	mov	r1, r9
 8001ea2:	008b      	lsls	r3, r1, #2
 8001ea4:	4641      	mov	r1, r8
 8001ea6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001eaa:	4641      	mov	r1, r8
 8001eac:	008a      	lsls	r2, r1, #2
 8001eae:	4610      	mov	r0, r2
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	4622      	mov	r2, r4
 8001eb6:	189b      	adds	r3, r3, r2
 8001eb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001ebc:	462b      	mov	r3, r5
 8001ebe:	460a      	mov	r2, r1
 8001ec0:	eb42 0303 	adc.w	r3, r2, r3
 8001ec4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001ec8:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001ecc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001ed0:	f7fe fef2 	bl	8000cb8 <__aeabi_ldivmod>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001edc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ee0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	17da      	asrs	r2, r3, #31
 8001ee8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001eec:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ef0:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	da08      	bge.n	8001f0a <compensate_pressure+0x462>
 8001ef8:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001efc:	1851      	adds	r1, r2, r1
 8001efe:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001f00:	f143 0300 	adc.w	r3, r3, #0
 8001f04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f0a:	f04f 0000 	mov.w	r0, #0
 8001f0e:	f04f 0100 	mov.w	r1, #0
 8001f12:	0b50      	lsrs	r0, r2, #13
 8001f14:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001f18:	1359      	asrs	r1, r3, #13
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001f22:	4629      	mov	r1, r5
 8001f24:	fb02 f001 	mul.w	r0, r2, r1
 8001f28:	4621      	mov	r1, r4
 8001f2a:	fb01 f103 	mul.w	r1, r1, r3
 8001f2e:	4401      	add	r1, r0
 8001f30:	4620      	mov	r0, r4
 8001f32:	fba0 2302 	umull	r2, r3, r0, r2
 8001f36:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001f40:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001f44:	18cb      	adds	r3, r1, r3
 8001f46:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001f4a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	da08      	bge.n	8001f64 <compensate_pressure+0x4bc>
 8001f52:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001f56:	1851      	adds	r1, r2, r1
 8001f58:	6539      	str	r1, [r7, #80]	@ 0x50
 8001f5a:	f143 0300 	adc.w	r3, r3, #0
 8001f5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001f60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001f64:	f04f 0000 	mov.w	r0, #0
 8001f68:	f04f 0100 	mov.w	r1, #0
 8001f6c:	0b50      	lsrs	r0, r2, #13
 8001f6e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001f72:	1359      	asrs	r1, r3, #13
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 8001f7c:	4629      	mov	r1, r5
 8001f7e:	fb02 f001 	mul.w	r0, r2, r1
 8001f82:	4621      	mov	r1, r4
 8001f84:	fb01 f103 	mul.w	r1, r1, r3
 8001f88:	4401      	add	r1, r0
 8001f8a:	4620      	mov	r0, r4
 8001f8c:	fba0 2302 	umull	r2, r3, r0, r2
 8001f90:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001f94:	4613      	mov	r3, r2
 8001f96:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001f9a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001f9e:	18cb      	adds	r3, r1, r3
 8001fa0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001fa4:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	da08      	bge.n	8001fbe <compensate_pressure+0x516>
 8001fac:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001fb0:	1851      	adds	r1, r2, r1
 8001fb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001fb4:	f143 0300 	adc.w	r3, r3, #0
 8001fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fba:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001fbe:	f04f 0000 	mov.w	r0, #0
 8001fc2:	f04f 0100 	mov.w	r1, #0
 8001fc6:	0e50      	lsrs	r0, r2, #25
 8001fc8:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001fcc:	1659      	asrs	r1, r3, #25
 8001fce:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001fd2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fd6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	17da      	asrs	r2, r3, #31
 8001fde:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001fe2:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001fe6:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001fea:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001fee:	462a      	mov	r2, r5
 8001ff0:	fb02 f203 	mul.w	r2, r2, r3
 8001ff4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ff8:	4621      	mov	r1, r4
 8001ffa:	fb01 f303 	mul.w	r3, r1, r3
 8001ffe:	441a      	add	r2, r3
 8002000:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8002004:	4621      	mov	r1, r4
 8002006:	fba3 1301 	umull	r1, r3, r3, r1
 800200a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800200e:	460b      	mov	r3, r1
 8002010:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002014:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002018:	18d3      	adds	r3, r2, r3
 800201a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800201e:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8002022:	2b00      	cmp	r3, #0
 8002024:	da07      	bge.n	8002036 <compensate_pressure+0x58e>
 8002026:	4971      	ldr	r1, [pc, #452]	@ (80021ec <compensate_pressure+0x744>)
 8002028:	1851      	adds	r1, r2, r1
 800202a:	6439      	str	r1, [r7, #64]	@ 0x40
 800202c:	f143 0300 	adc.w	r3, r3, #0
 8002030:	647b      	str	r3, [r7, #68]	@ 0x44
 8002032:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002036:	f04f 0000 	mov.w	r0, #0
 800203a:	f04f 0100 	mov.w	r1, #0
 800203e:	0cd0      	lsrs	r0, r2, #19
 8002040:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8002044:	14d9      	asrs	r1, r3, #19
 8002046:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 800204a:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 800204e:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8002052:	1884      	adds	r4, r0, r2
 8002054:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8002058:	eb41 0303 	adc.w	r3, r1, r3
 800205c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002060:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8002064:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8002068:	4621      	mov	r1, r4
 800206a:	1889      	adds	r1, r1, r2
 800206c:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8002070:	4629      	mov	r1, r5
 8002072:	eb43 0101 	adc.w	r1, r3, r1
 8002076:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 800207a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800207e:	2b00      	cmp	r3, #0
 8002080:	da07      	bge.n	8002092 <compensate_pressure+0x5ea>
 8002082:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8002086:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002088:	f143 0300 	adc.w	r3, r3, #0
 800208c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800208e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002092:	f04f 0000 	mov.w	r0, #0
 8002096:	f04f 0100 	mov.w	r1, #0
 800209a:	0a10      	lsrs	r0, r2, #8
 800209c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80020a0:	1219      	asrs	r1, r3, #8
 80020a2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80020a6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80020aa:	b21b      	sxth	r3, r3
 80020ac:	17da      	asrs	r2, r3, #31
 80020ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80020b2:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	f04f 0300 	mov.w	r3, #0
 80020be:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80020c2:	464c      	mov	r4, r9
 80020c4:	0123      	lsls	r3, r4, #4
 80020c6:	4644      	mov	r4, r8
 80020c8:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80020cc:	4644      	mov	r4, r8
 80020ce:	0122      	lsls	r2, r4, #4
 80020d0:	1884      	adds	r4, r0, r2
 80020d2:	633c      	str	r4, [r7, #48]	@ 0x30
 80020d4:	eb41 0303 	adc.w	r3, r1, r3
 80020d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80020da:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80020de:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 80020e2:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 80020e6:	0fd9      	lsrs	r1, r3, #31
 80020e8:	2000      	movs	r0, #0
 80020ea:	62b9      	str	r1, [r7, #40]	@ 0x28
 80020ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80020ee:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80020f2:	4621      	mov	r1, r4
 80020f4:	1889      	adds	r1, r1, r2
 80020f6:	6239      	str	r1, [r7, #32]
 80020f8:	4629      	mov	r1, r5
 80020fa:	eb43 0101 	adc.w	r1, r3, r1
 80020fe:	6279      	str	r1, [r7, #36]	@ 0x24
 8002100:	f04f 0200 	mov.w	r2, #0
 8002104:	f04f 0300 	mov.w	r3, #0
 8002108:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800210c:	4621      	mov	r1, r4
 800210e:	084a      	lsrs	r2, r1, #1
 8002110:	4629      	mov	r1, r5
 8002112:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002116:	4629      	mov	r1, r5
 8002118:	104b      	asrs	r3, r1, #1
 800211a:	4610      	mov	r0, r2
 800211c:	4619      	mov	r1, r3
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	1894      	adds	r4, r2, r2
 8002124:	61bc      	str	r4, [r7, #24]
 8002126:	415b      	adcs	r3, r3
 8002128:	61fb      	str	r3, [r7, #28]
 800212a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800212e:	1814      	adds	r4, r2, r0
 8002130:	613c      	str	r4, [r7, #16]
 8002132:	414b      	adcs	r3, r1
 8002134:	617b      	str	r3, [r7, #20]
 8002136:	f04f 0200 	mov.w	r2, #0
 800213a:	f04f 0300 	mov.w	r3, #0
 800213e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002142:	464c      	mov	r4, r9
 8002144:	0163      	lsls	r3, r4, #5
 8002146:	4644      	mov	r4, r8
 8002148:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800214c:	4644      	mov	r4, r8
 800214e:	0162      	lsls	r2, r4, #5
 8002150:	4644      	mov	r4, r8
 8002152:	18a4      	adds	r4, r4, r2
 8002154:	60bc      	str	r4, [r7, #8]
 8002156:	464c      	mov	r4, r9
 8002158:	eb43 0404 	adc.w	r4, r3, r4
 800215c:	60fc      	str	r4, [r7, #12]
 800215e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002162:	4623      	mov	r3, r4
 8002164:	181b      	adds	r3, r3, r0
 8002166:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800216a:	462b      	mov	r3, r5
 800216c:	eb41 0303 	adc.w	r3, r1, r3
 8002170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002174:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002178:	2b00      	cmp	r3, #0
 800217a:	da07      	bge.n	800218c <compensate_pressure+0x6e4>
 800217c:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8002180:	6039      	str	r1, [r7, #0]
 8002182:	f143 0300 	adc.w	r3, r3, #0
 8002186:	607b      	str	r3, [r7, #4]
 8002188:	e9d7 2300 	ldrd	r2, r3, [r7]
 800218c:	f04f 0000 	mov.w	r0, #0
 8002190:	f04f 0100 	mov.w	r1, #0
 8002194:	09d0      	lsrs	r0, r2, #7
 8002196:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 800219a:	11d9      	asrs	r1, r3, #7
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	4613      	mov	r3, r2
 80021a2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

		if (pressure < pressure_min)
 80021a6:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80021aa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d204      	bcs.n	80021bc <compensate_pressure+0x714>
			pressure = pressure_min;
 80021b2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021b6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021ba:	e00e      	b.n	80021da <compensate_pressure+0x732>
		else if (pressure > pressure_max)
 80021bc:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80021c0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d908      	bls.n	80021da <compensate_pressure+0x732>
			pressure = pressure_max;
 80021c8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80021cc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021d0:	e003      	b.n	80021da <compensate_pressure+0x732>
	} else {
		pressure = pressure_min;
 80021d2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021d6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	}

	return pressure;
 80021da:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
}
 80021de:	4618      	mov	r0, r3
 80021e0:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021ea:	bf00      	nop
 80021ec:	0007ffff 	.word	0x0007ffff

080021f0 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b08b      	sub	sp, #44	@ 0x2c
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 80021fa:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 80021fe:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002204:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8002208:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	039b      	lsls	r3, r3, #14
 8002210:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8002218:	051b      	lsls	r3, r3, #20
 800221a:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002222:	461a      	mov	r2, r3
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	fb02 f303 	mul.w	r3, r2, r3
 800222a:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	1ad2      	subs	r2, r2, r3
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800223a:	2b00      	cmp	r3, #0
 800223c:	da02      	bge.n	8002244 <compensate_humidity+0x54>
 800223e:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002242:	337f      	adds	r3, #127	@ 0x7f
 8002244:	13db      	asrs	r3, r3, #15
 8002246:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 800224e:	461a      	mov	r2, r3
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	fb02 f303 	mul.w	r3, r2, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	da01      	bge.n	800225e <compensate_humidity+0x6e>
 800225a:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800225e:	129b      	asrs	r3, r3, #10
 8002260:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	7f1b      	ldrb	r3, [r3, #28]
 8002266:	461a      	mov	r2, r3
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	fb02 f303 	mul.w	r3, r2, r3
 800226e:	2b00      	cmp	r3, #0
 8002270:	da01      	bge.n	8002276 <compensate_humidity+0x86>
 8002272:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8002276:	12db      	asrs	r3, r3, #11
 8002278:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	da01      	bge.n	800228e <compensate_humidity+0x9e>
 800228a:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800228e:	129b      	asrs	r3, r3, #10
 8002290:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8002294:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800229c:	461a      	mov	r2, r3
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	fb02 f303 	mul.w	r3, r2, r3
 80022a4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	da02      	bge.n	80022b2 <compensate_humidity+0xc2>
 80022ac:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80022b0:	333f      	adds	r3, #63	@ 0x3f
 80022b2:	139b      	asrs	r3, r3, #14
 80022b4:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	fb02 f303 	mul.w	r3, r2, r3
 80022be:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	da02      	bge.n	80022cc <compensate_humidity+0xdc>
 80022c6:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80022ca:	337f      	adds	r3, #127	@ 0x7f
 80022cc:	13db      	asrs	r3, r3, #15
 80022ce:	461a      	mov	r2, r3
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da02      	bge.n	80022dc <compensate_humidity+0xec>
 80022d6:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80022da:	337f      	adds	r3, #127	@ 0x7f
 80022dc:	13db      	asrs	r3, r3, #15
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	da00      	bge.n	80022e8 <compensate_humidity+0xf8>
 80022e6:	337f      	adds	r3, #127	@ 0x7f
 80022e8:	11db      	asrs	r3, r3, #7
 80022ea:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	7e1b      	ldrb	r3, [r3, #24]
 80022f0:	461a      	mov	r2, r3
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	fb02 f303 	mul.w	r3, r2, r3
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	da00      	bge.n	80022fe <compensate_humidity+0x10e>
 80022fc:	330f      	adds	r3, #15
 80022fe:	111b      	asrs	r3, r3, #4
 8002300:	425b      	negs	r3, r3
 8002302:	461a      	mov	r2, r3
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	4413      	add	r3, r2
 8002308:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002310:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002318:	bfa8      	it	ge
 800231a:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 800231e:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	da01      	bge.n	800232a <compensate_humidity+0x13a>
 8002326:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800232a:	131b      	asrs	r3, r3, #12
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 800232e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002330:	6a3b      	ldr	r3, [r7, #32]
 8002332:	429a      	cmp	r2, r3
 8002334:	d901      	bls.n	800233a <compensate_humidity+0x14a>
		humidity = humidity_max;
 8002336:	6a3b      	ldr	r3, [r7, #32]
 8002338:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 800233a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800233c:	4618      	mov	r0, r3
 800233e:	372c      	adds	r7, #44	@ 0x2c
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	@ 0x28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002350:	2388      	movs	r3, #136	@ 0x88
 8002352:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	f107 0310 	add.w	r3, r7, #16
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	605a      	str	r2, [r3, #4]
 8002364:	609a      	str	r2, [r3, #8]
 8002366:	60da      	str	r2, [r3, #12]
 8002368:	611a      	str	r2, [r3, #16]
 800236a:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800236c:	f107 010c 	add.w	r1, r7, #12
 8002370:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	221a      	movs	r2, #26
 8002378:	f7fe fee7 	bl	800114a <bme280_get_regs>
 800237c:	4603      	mov	r3, r0
 800237e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 8002382:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002386:	2b00      	cmp	r3, #0
 8002388:	d11d      	bne.n	80023c6 <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800238a:	f107 030c 	add.w	r3, r7, #12
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	4618      	mov	r0, r3
 8002392:	f000 f84a 	bl	800242a <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002396:	23e1      	movs	r3, #225	@ 0xe1
 8002398:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800239c:	f107 010c 	add.w	r1, r7, #12
 80023a0:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2207      	movs	r2, #7
 80023a8:	f7fe fecf 	bl	800114a <bme280_get_regs>
 80023ac:	4603      	mov	r3, r0
 80023ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80023b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d105      	bne.n	80023c6 <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80023ba:	f107 030c 	add.w	r3, r7, #12
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f000 f8e2 	bl	800258a <parse_humidity_calib_data>
		}
	}

	return rslt;
 80023c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3728      	adds	r7, #40	@ 0x28
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b087      	sub	sp, #28
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
 80023de:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80023e0:	2301      	movs	r3, #1
 80023e2:	75fb      	strb	r3, [r7, #23]
 80023e4:	e016      	b.n	8002414 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80023e6:	7dfb      	ldrb	r3, [r7, #23]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	441a      	add	r2, r3
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	3b01      	subs	r3, #1
 80023f2:	68b9      	ldr	r1, [r7, #8]
 80023f4:	440b      	add	r3, r1
 80023f6:	7812      	ldrb	r2, [r2, #0]
 80023f8:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80023fa:	7dfb      	ldrb	r3, [r7, #23]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	441a      	add	r2, r3
 8002400:	7dfb      	ldrb	r3, [r7, #23]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	4619      	mov	r1, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	440b      	add	r3, r1
 800240a:	7812      	ldrb	r2, [r2, #0]
 800240c:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 800240e:	7dfb      	ldrb	r3, [r7, #23]
 8002410:	3301      	adds	r3, #1
 8002412:	75fb      	strb	r3, [r7, #23]
 8002414:	7dfa      	ldrb	r2, [r7, #23]
 8002416:	78fb      	ldrb	r3, [r7, #3]
 8002418:	429a      	cmp	r2, r3
 800241a:	d3e4      	bcc.n	80023e6 <interleave_reg_addr+0x14>
	}
}
 800241c:	bf00      	nop
 800241e:	bf00      	nop
 8002420:	371c      	adds	r7, #28
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800242a:	b480      	push	{r7}
 800242c:	b085      	sub	sp, #20
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
 8002432:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	3310      	adds	r3, #16
 8002438:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3301      	adds	r3, #1
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	021b      	lsls	r3, r3, #8
 8002442:	b21a      	sxth	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	b21b      	sxth	r3, r3
 800244a:	4313      	orrs	r3, r2
 800244c:	b21b      	sxth	r3, r3
 800244e:	b29a      	uxth	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3303      	adds	r3, #3
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	021b      	lsls	r3, r3, #8
 800245c:	b21a      	sxth	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3302      	adds	r3, #2
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	b21b      	sxth	r3, r3
 8002466:	4313      	orrs	r3, r2
 8002468:	b21a      	sxth	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3305      	adds	r3, #5
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	021b      	lsls	r3, r3, #8
 8002476:	b21a      	sxth	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3304      	adds	r3, #4
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	b21b      	sxth	r3, r3
 8002480:	4313      	orrs	r3, r2
 8002482:	b21a      	sxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3307      	adds	r3, #7
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	021b      	lsls	r3, r3, #8
 8002490:	b21a      	sxth	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	3306      	adds	r3, #6
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	b21b      	sxth	r3, r3
 800249a:	4313      	orrs	r3, r2
 800249c:	b21b      	sxth	r3, r3
 800249e:	b29a      	uxth	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3309      	adds	r3, #9
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	021b      	lsls	r3, r3, #8
 80024ac:	b21a      	sxth	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3308      	adds	r3, #8
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	b21b      	sxth	r3, r3
 80024b6:	4313      	orrs	r3, r2
 80024b8:	b21a      	sxth	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	330b      	adds	r3, #11
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	021b      	lsls	r3, r3, #8
 80024c6:	b21a      	sxth	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	330a      	adds	r3, #10
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	b21b      	sxth	r3, r3
 80024d0:	4313      	orrs	r3, r2
 80024d2:	b21a      	sxth	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	330d      	adds	r3, #13
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	021b      	lsls	r3, r3, #8
 80024e0:	b21a      	sxth	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	330c      	adds	r3, #12
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	b21b      	sxth	r3, r3
 80024ea:	4313      	orrs	r3, r2
 80024ec:	b21a      	sxth	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	330f      	adds	r3, #15
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	021b      	lsls	r3, r3, #8
 80024fa:	b21a      	sxth	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	330e      	adds	r3, #14
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	b21b      	sxth	r3, r3
 8002504:	4313      	orrs	r3, r2
 8002506:	b21a      	sxth	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3311      	adds	r3, #17
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	021b      	lsls	r3, r3, #8
 8002514:	b21a      	sxth	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3310      	adds	r3, #16
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	b21b      	sxth	r3, r3
 800251e:	4313      	orrs	r3, r2
 8002520:	b21a      	sxth	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	3313      	adds	r3, #19
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	021b      	lsls	r3, r3, #8
 800252e:	b21a      	sxth	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3312      	adds	r3, #18
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	b21b      	sxth	r3, r3
 8002538:	4313      	orrs	r3, r2
 800253a:	b21a      	sxth	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3315      	adds	r3, #21
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	021b      	lsls	r3, r3, #8
 8002548:	b21a      	sxth	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	3314      	adds	r3, #20
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	b21b      	sxth	r3, r3
 8002552:	4313      	orrs	r3, r2
 8002554:	b21a      	sxth	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3317      	adds	r3, #23
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	b21a      	sxth	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3316      	adds	r3, #22
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	b21b      	sxth	r3, r3
 800256c:	4313      	orrs	r3, r2
 800256e:	b21a      	sxth	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3319      	adds	r3, #25
 8002578:	781a      	ldrb	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	761a      	strb	r2, [r3, #24]

}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800258a:	b480      	push	{r7}
 800258c:	b087      	sub	sp, #28
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	3310      	adds	r3, #16
 8002598:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3301      	adds	r3, #1
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	021b      	lsls	r3, r3, #8
 80025a2:	b21a      	sxth	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	b21b      	sxth	r3, r3
 80025aa:	4313      	orrs	r3, r2
 80025ac:	b21a      	sxth	r2, r3
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3302      	adds	r3, #2
 80025b6:	781a      	ldrb	r2, [r3, #0]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3303      	adds	r3, #3
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	b25b      	sxtb	r3, r3
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3304      	adds	r3, #4
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	b21b      	sxth	r3, r3
 80025d4:	f003 030f 	and.w	r3, r3, #15
 80025d8:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80025da:	8a7a      	ldrh	r2, [r7, #18]
 80025dc:	8a3b      	ldrh	r3, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	b21a      	sxth	r2, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3305      	adds	r3, #5
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	b25b      	sxtb	r3, r3
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3304      	adds	r3, #4
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8002602:	89fa      	ldrh	r2, [r7, #14]
 8002604:	89bb      	ldrh	r3, [r7, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	b21a      	sxth	r2, r3
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3306      	adds	r3, #6
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	b25a      	sxtb	r2, r3
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800261c:	bf00      	nop
 800261e:	371c      	adds	r7, #28
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	460a      	mov	r2, r1
 8002632:	71fb      	strb	r3, [r7, #7]
 8002634:	4613      	mov	r3, r2
 8002636:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002638:	2300      	movs	r3, #0
 800263a:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 800263c:	79fa      	ldrb	r2, [r7, #7]
 800263e:	79bb      	ldrb	r3, [r7, #6]
 8002640:	4013      	ands	r3, r2
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d002      	beq.n	800264e <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002648:	2301      	movs	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
 800264c:	e001      	b.n	8002652 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800264e:	2300      	movs	r3, #0
 8002650:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002652:	7bfb      	ldrb	r3, [r7, #15]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00b      	beq.n	8002686 <null_ptr_check+0x26>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d007      	beq.n	8002686 <null_ptr_check+0x26>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <null_ptr_check+0x26>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d102      	bne.n	800268c <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002686:	23ff      	movs	r3, #255	@ 0xff
 8002688:	73fb      	strb	r3, [r7, #15]
 800268a:	e001      	b.n	8002690 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 800268c:	2300      	movs	r3, #0
 800268e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8002690:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <LSM6DSLTR_Init>:

//extern LSM6DSLTR;
extern I2C_HandleTypeDef hi2c1;

void LSM6DSLTR_Init()
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af04      	add	r7, sp, #16
	uint8_t data1;

	// Gyro ve Accel interrupt pin 1 aktif
	data1 = 0x54; //A4 16G 6.66khz
 80026a6:	2354      	movs	r3, #84	@ 0x54
 80026a8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL1_XL, 1, &data1,  1, 1);
 80026aa:	2301      	movs	r3, #1
 80026ac:	9302      	str	r3, [sp, #8]
 80026ae:	2301      	movs	r3, #1
 80026b0:	9301      	str	r3, [sp, #4]
 80026b2:	1dfb      	adds	r3, r7, #7
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	2301      	movs	r3, #1
 80026b8:	2210      	movs	r2, #16
 80026ba:	21d4      	movs	r1, #212	@ 0xd4
 80026bc:	481f      	ldr	r0, [pc, #124]	@ (800273c <LSM6DSLTR_Init+0x9c>)
 80026be:	f005 fcbf 	bl	8008040 <HAL_I2C_Mem_Write>

	data1 = 0x54; // A4 500 dps 6.6khz
 80026c2:	2354      	movs	r3, #84	@ 0x54
 80026c4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address,CTRL2_G, 1, &data1, 1, 1);
 80026c6:	2301      	movs	r3, #1
 80026c8:	9302      	str	r3, [sp, #8]
 80026ca:	2301      	movs	r3, #1
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	1dfb      	adds	r3, r7, #7
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	2301      	movs	r3, #1
 80026d4:	2211      	movs	r2, #17
 80026d6:	21d4      	movs	r1, #212	@ 0xd4
 80026d8:	4818      	ldr	r0, [pc, #96]	@ (800273c <LSM6DSLTR_Init+0x9c>)
 80026da:	f005 fcb1 	bl	8008040 <HAL_I2C_Mem_Write>

	data1= 0x00;
 80026de:	2300      	movs	r3, #0
 80026e0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL3_C, 1, &data1, 1, 1);
 80026e2:	2301      	movs	r3, #1
 80026e4:	9302      	str	r3, [sp, #8]
 80026e6:	2301      	movs	r3, #1
 80026e8:	9301      	str	r3, [sp, #4]
 80026ea:	1dfb      	adds	r3, r7, #7
 80026ec:	9300      	str	r3, [sp, #0]
 80026ee:	2301      	movs	r3, #1
 80026f0:	2212      	movs	r2, #18
 80026f2:	21d4      	movs	r1, #212	@ 0xd4
 80026f4:	4811      	ldr	r0, [pc, #68]	@ (800273c <LSM6DSLTR_Init+0x9c>)
 80026f6:	f005 fca3 	bl	8008040 <HAL_I2C_Mem_Write>

	data1= 0x08;
 80026fa:	2308      	movs	r3, #8
 80026fc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL4_C, 1, &data1, 1, 1);
 80026fe:	2301      	movs	r3, #1
 8002700:	9302      	str	r3, [sp, #8]
 8002702:	2301      	movs	r3, #1
 8002704:	9301      	str	r3, [sp, #4]
 8002706:	1dfb      	adds	r3, r7, #7
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	2301      	movs	r3, #1
 800270c:	2213      	movs	r2, #19
 800270e:	21d4      	movs	r1, #212	@ 0xd4
 8002710:	480a      	ldr	r0, [pc, #40]	@ (800273c <LSM6DSLTR_Init+0x9c>)
 8002712:	f005 fc95 	bl	8008040 <HAL_I2C_Mem_Write>

	data1 = 0x38;
 8002716:	2338      	movs	r3, #56	@ 0x38
 8002718:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL10_C, 1, &data1, 1, 1);
 800271a:	2301      	movs	r3, #1
 800271c:	9302      	str	r3, [sp, #8]
 800271e:	2301      	movs	r3, #1
 8002720:	9301      	str	r3, [sp, #4]
 8002722:	1dfb      	adds	r3, r7, #7
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	2301      	movs	r3, #1
 8002728:	2219      	movs	r2, #25
 800272a:	21d4      	movs	r1, #212	@ 0xd4
 800272c:	4803      	ldr	r0, [pc, #12]	@ (800273c <LSM6DSLTR_Init+0x9c>)
 800272e:	f005 fc87 	bl	8008040 <HAL_I2C_Mem_Write>




}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	2000024c 	.word	0x2000024c

08002740 <LSM6DSLTR_Read_Accel_Data>:


void LSM6DSLTR_Read_Accel_Data(LSM6DSLTR* Lsm_Sensor)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b088      	sub	sp, #32
 8002744:	af04      	add	r7, sp, #16
 8002746:	6078      	str	r0, [r7, #4]
	uint8_t data;
	uint8_t s;
	int16_t accel;


	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_L_XL, 1, &data, 1, 1);
 8002748:	2301      	movs	r3, #1
 800274a:	9302      	str	r3, [sp, #8]
 800274c:	2301      	movs	r3, #1
 800274e:	9301      	str	r3, [sp, #4]
 8002750:	f107 030d 	add.w	r3, r7, #13
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	2301      	movs	r3, #1
 8002758:	222c      	movs	r2, #44	@ 0x2c
 800275a:	21d5      	movs	r1, #213	@ 0xd5
 800275c:	4864      	ldr	r0, [pc, #400]	@ (80028f0 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 800275e:	f005 fd69 	bl	8008234 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_H_XL, 1, &s, 1, 1);
 8002762:	2301      	movs	r3, #1
 8002764:	9302      	str	r3, [sp, #8]
 8002766:	2301      	movs	r3, #1
 8002768:	9301      	str	r3, [sp, #4]
 800276a:	f107 030c 	add.w	r3, r7, #12
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	2301      	movs	r3, #1
 8002772:	222d      	movs	r2, #45	@ 0x2d
 8002774:	21d5      	movs	r1, #213	@ 0xd5
 8002776:	485e      	ldr	r0, [pc, #376]	@ (80028f0 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 8002778:	f005 fd5c 	bl	8008234 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 800277c:	7b3b      	ldrb	r3, [r7, #12]
 800277e:	021b      	lsls	r3, r3, #8
 8002780:	b21a      	sxth	r2, r3
 8002782:	7b7b      	ldrb	r3, [r7, #13]
 8002784:	b21b      	sxth	r3, r3
 8002786:	4313      	orrs	r3, r2
 8002788:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_Z = (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 800278a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800278e:	ee07 3a90 	vmov	s15, r3
 8002792:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002796:	ee17 0a90 	vmov	r0, s15
 800279a:	f7fd feed 	bl	8000578 <__aeabi_f2d>
 800279e:	a350      	add	r3, pc, #320	@ (adr r3, 80028e0 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 80027a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a4:	f7fd ff40 	bl	8000628 <__aeabi_dmul>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4610      	mov	r0, r2
 80027ae:	4619      	mov	r1, r3
 80027b0:	a34d      	add	r3, pc, #308	@ (adr r3, 80028e8 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 80027b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b6:	f7fd ff37 	bl	8000628 <__aeabi_dmul>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4610      	mov	r0, r2
 80027c0:	4619      	mov	r1, r3
 80027c2:	f7fe fa29 	bl	8000c18 <__aeabi_d2f>
 80027c6:	4602      	mov	r2, r0
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	609a      	str	r2, [r3, #8]



	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_L_XL, 1, &data, 1, 1);
 80027cc:	2301      	movs	r3, #1
 80027ce:	9302      	str	r3, [sp, #8]
 80027d0:	2301      	movs	r3, #1
 80027d2:	9301      	str	r3, [sp, #4]
 80027d4:	f107 030d 	add.w	r3, r7, #13
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	2301      	movs	r3, #1
 80027dc:	2228      	movs	r2, #40	@ 0x28
 80027de:	21d5      	movs	r1, #213	@ 0xd5
 80027e0:	4843      	ldr	r0, [pc, #268]	@ (80028f0 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 80027e2:	f005 fd27 	bl	8008234 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_H_XL, 1, &s, 1, 1);
 80027e6:	2301      	movs	r3, #1
 80027e8:	9302      	str	r3, [sp, #8]
 80027ea:	2301      	movs	r3, #1
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	f107 030c 	add.w	r3, r7, #12
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	2301      	movs	r3, #1
 80027f6:	2229      	movs	r2, #41	@ 0x29
 80027f8:	21d5      	movs	r1, #213	@ 0xd5
 80027fa:	483d      	ldr	r0, [pc, #244]	@ (80028f0 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 80027fc:	f005 fd1a 	bl	8008234 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 8002800:	7b3b      	ldrb	r3, [r7, #12]
 8002802:	021b      	lsls	r3, r3, #8
 8002804:	b21a      	sxth	r2, r3
 8002806:	7b7b      	ldrb	r3, [r7, #13]
 8002808:	b21b      	sxth	r3, r3
 800280a:	4313      	orrs	r3, r2
 800280c:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_X= (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 800280e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002812:	ee07 3a90 	vmov	s15, r3
 8002816:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800281a:	ee17 0a90 	vmov	r0, s15
 800281e:	f7fd feab 	bl	8000578 <__aeabi_f2d>
 8002822:	a32f      	add	r3, pc, #188	@ (adr r3, 80028e0 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 8002824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002828:	f7fd fefe 	bl	8000628 <__aeabi_dmul>
 800282c:	4602      	mov	r2, r0
 800282e:	460b      	mov	r3, r1
 8002830:	4610      	mov	r0, r2
 8002832:	4619      	mov	r1, r3
 8002834:	a32c      	add	r3, pc, #176	@ (adr r3, 80028e8 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 8002836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283a:	f7fd fef5 	bl	8000628 <__aeabi_dmul>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	4610      	mov	r0, r2
 8002844:	4619      	mov	r1, r3
 8002846:	f7fe f9e7 	bl	8000c18 <__aeabi_d2f>
 800284a:	4602      	mov	r2, r0
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	601a      	str	r2, [r3, #0]



	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_L_XL, 1, &data, 1, 1);
 8002850:	2301      	movs	r3, #1
 8002852:	9302      	str	r3, [sp, #8]
 8002854:	2301      	movs	r3, #1
 8002856:	9301      	str	r3, [sp, #4]
 8002858:	f107 030d 	add.w	r3, r7, #13
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	2301      	movs	r3, #1
 8002860:	222a      	movs	r2, #42	@ 0x2a
 8002862:	21d5      	movs	r1, #213	@ 0xd5
 8002864:	4822      	ldr	r0, [pc, #136]	@ (80028f0 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 8002866:	f005 fce5 	bl	8008234 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_H_XL, 1, &s, 1, 1);
 800286a:	2301      	movs	r3, #1
 800286c:	9302      	str	r3, [sp, #8]
 800286e:	2301      	movs	r3, #1
 8002870:	9301      	str	r3, [sp, #4]
 8002872:	f107 030c 	add.w	r3, r7, #12
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	2301      	movs	r3, #1
 800287a:	222b      	movs	r2, #43	@ 0x2b
 800287c:	21d5      	movs	r1, #213	@ 0xd5
 800287e:	481c      	ldr	r0, [pc, #112]	@ (80028f0 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 8002880:	f005 fcd8 	bl	8008234 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 8002884:	7b3b      	ldrb	r3, [r7, #12]
 8002886:	021b      	lsls	r3, r3, #8
 8002888:	b21a      	sxth	r2, r3
 800288a:	7b7b      	ldrb	r3, [r7, #13]
 800288c:	b21b      	sxth	r3, r3
 800288e:	4313      	orrs	r3, r2
 8002890:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_Y = (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 8002892:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002896:	ee07 3a90 	vmov	s15, r3
 800289a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800289e:	ee17 0a90 	vmov	r0, s15
 80028a2:	f7fd fe69 	bl	8000578 <__aeabi_f2d>
 80028a6:	a30e      	add	r3, pc, #56	@ (adr r3, 80028e0 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 80028a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ac:	f7fd febc 	bl	8000628 <__aeabi_dmul>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4610      	mov	r0, r2
 80028b6:	4619      	mov	r1, r3
 80028b8:	a30b      	add	r3, pc, #44	@ (adr r3, 80028e8 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 80028ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028be:	f7fd feb3 	bl	8000628 <__aeabi_dmul>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4610      	mov	r0, r2
 80028c8:	4619      	mov	r1, r3
 80028ca:	f7fe f9a5 	bl	8000c18 <__aeabi_d2f>
 80028ce:	4602      	mov	r2, r0
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	605a      	str	r2, [r3, #4]


}
 80028d4:	bf00      	nop
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	f3af 8000 	nop.w
 80028e0:	0a5accd5 	.word	0x0a5accd5
 80028e4:	3f3ffb48 	.word	0x3f3ffb48
 80028e8:	51eb851f 	.word	0x51eb851f
 80028ec:	40239eb8 	.word	0x40239eb8
 80028f0:	2000024c 	.word	0x2000024c

080028f4 <LSM6DSLTR_Read_Gyro_Data>:

void LSM6DSLTR_Read_Gyro_Data(LSM6DSLTR* Lsm_Sensor){
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af04      	add	r7, sp, #16
 80028fa:	6078      	str	r0, [r7, #4]
     	uint8_t data;
		uint8_t s;
		int16_t gyro;


		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_L_G, 1, &data, 1, 1);
 80028fc:	2301      	movs	r3, #1
 80028fe:	9302      	str	r3, [sp, #8]
 8002900:	2301      	movs	r3, #1
 8002902:	9301      	str	r3, [sp, #4]
 8002904:	f107 030d 	add.w	r3, r7, #13
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	2301      	movs	r3, #1
 800290c:	2222      	movs	r2, #34	@ 0x22
 800290e:	21d5      	movs	r1, #213	@ 0xd5
 8002910:	4843      	ldr	r0, [pc, #268]	@ (8002a20 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002912:	f005 fc8f 	bl	8008234 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_H_G, 1, &s, 1, 1);
 8002916:	2301      	movs	r3, #1
 8002918:	9302      	str	r3, [sp, #8]
 800291a:	2301      	movs	r3, #1
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	f107 030c 	add.w	r3, r7, #12
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	2301      	movs	r3, #1
 8002926:	2223      	movs	r2, #35	@ 0x23
 8002928:	21d5      	movs	r1, #213	@ 0xd5
 800292a:	483d      	ldr	r0, [pc, #244]	@ (8002a20 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 800292c:	f005 fc82 	bl	8008234 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 8002930:	7b3b      	ldrb	r3, [r7, #12]
 8002932:	021b      	lsls	r3, r3, #8
 8002934:	b21a      	sxth	r2, r3
 8002936:	7b7b      	ldrb	r3, [r7, #13]
 8002938:	b21b      	sxth	r3, r3
 800293a:	4313      	orrs	r3, r2
 800293c:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_X = (float)gyro*gyro_constant;
 800293e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002942:	ee07 3a90 	vmov	s15, r3
 8002946:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800294a:	4b36      	ldr	r3, [pc, #216]	@ (8002a24 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 800294c:	edd3 7a00 	vldr	s15, [r3]
 8002950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	edc3 7a03 	vstr	s15, [r3, #12]



		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_L_G, 1, &data, 1, 1);
 800295a:	2301      	movs	r3, #1
 800295c:	9302      	str	r3, [sp, #8]
 800295e:	2301      	movs	r3, #1
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	f107 030d 	add.w	r3, r7, #13
 8002966:	9300      	str	r3, [sp, #0]
 8002968:	2301      	movs	r3, #1
 800296a:	2224      	movs	r2, #36	@ 0x24
 800296c:	21d5      	movs	r1, #213	@ 0xd5
 800296e:	482c      	ldr	r0, [pc, #176]	@ (8002a20 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002970:	f005 fc60 	bl	8008234 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_H_G, 1, &s, 1, 1);
 8002974:	2301      	movs	r3, #1
 8002976:	9302      	str	r3, [sp, #8]
 8002978:	2301      	movs	r3, #1
 800297a:	9301      	str	r3, [sp, #4]
 800297c:	f107 030c 	add.w	r3, r7, #12
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	2301      	movs	r3, #1
 8002984:	2225      	movs	r2, #37	@ 0x25
 8002986:	21d5      	movs	r1, #213	@ 0xd5
 8002988:	4825      	ldr	r0, [pc, #148]	@ (8002a20 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 800298a:	f005 fc53 	bl	8008234 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 800298e:	7b3b      	ldrb	r3, [r7, #12]
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	b21a      	sxth	r2, r3
 8002994:	7b7b      	ldrb	r3, [r7, #13]
 8002996:	b21b      	sxth	r3, r3
 8002998:	4313      	orrs	r3, r2
 800299a:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_Y = (float)gyro*gyro_constant;
 800299c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029a0:	ee07 3a90 	vmov	s15, r3
 80029a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a24 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 80029aa:	edd3 7a00 	vldr	s15, [r3]
 80029ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	edc3 7a04 	vstr	s15, [r3, #16]


		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_L_G, 1, &data, 1, 1);
 80029b8:	2301      	movs	r3, #1
 80029ba:	9302      	str	r3, [sp, #8]
 80029bc:	2301      	movs	r3, #1
 80029be:	9301      	str	r3, [sp, #4]
 80029c0:	f107 030d 	add.w	r3, r7, #13
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	2301      	movs	r3, #1
 80029c8:	2226      	movs	r2, #38	@ 0x26
 80029ca:	21d5      	movs	r1, #213	@ 0xd5
 80029cc:	4814      	ldr	r0, [pc, #80]	@ (8002a20 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 80029ce:	f005 fc31 	bl	8008234 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_H_G, 1, &s, 1, 1);
 80029d2:	2301      	movs	r3, #1
 80029d4:	9302      	str	r3, [sp, #8]
 80029d6:	2301      	movs	r3, #1
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	f107 030c 	add.w	r3, r7, #12
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	2301      	movs	r3, #1
 80029e2:	2227      	movs	r2, #39	@ 0x27
 80029e4:	21d5      	movs	r1, #213	@ 0xd5
 80029e6:	480e      	ldr	r0, [pc, #56]	@ (8002a20 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 80029e8:	f005 fc24 	bl	8008234 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 80029ec:	7b3b      	ldrb	r3, [r7, #12]
 80029ee:	021b      	lsls	r3, r3, #8
 80029f0:	b21a      	sxth	r2, r3
 80029f2:	7b7b      	ldrb	r3, [r7, #13]
 80029f4:	b21b      	sxth	r3, r3
 80029f6:	4313      	orrs	r3, r2
 80029f8:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_Z = (float)gyro*gyro_constant;
 80029fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029fe:	ee07 3a90 	vmov	s15, r3
 8002a02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a06:	4b07      	ldr	r3, [pc, #28]	@ (8002a24 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 8002a08:	edd3 7a00 	vldr	s15, [r3]
 8002a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	edc3 7a05 	vstr	s15, [r3, #20]

}
 8002a16:	bf00      	nop
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	2000024c 	.word	0x2000024c
 8002a24:	20000000 	.word	0x20000000

08002a28 <KalmanFilter_Init>:
 */


#include "kalman.h"

void KalmanFilter_Init(KalmanFilter *kf, float Q, float R, float initial_value) {
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a34:	edc7 0a01 	vstr	s1, [r7, #4]
 8002a38:	ed87 1a00 	vstr	s2, [r7]
    kf->Q = Q;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	601a      	str	r2, [r3, #0]
    kf->R = R;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	605a      	str	r2, [r3, #4]
    kf->x = initial_value;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	609a      	str	r2, [r3, #8]
    kf->P = 1.0;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002a54:	60da      	str	r2, [r3, #12]
    kf->K = 0.0;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f04f 0200 	mov.w	r2, #0
 8002a5c:	611a      	str	r2, [r3, #16]
}
 8002a5e:	bf00      	nop
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
	...

08002a6c <KalmanFilter_Update>:

float KalmanFilter_Update(KalmanFilter *kf, float measurement) {
 8002a6c:	b5b0      	push	{r4, r5, r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	ed87 0a00 	vstr	s0, [r7]
    // Prediction update
    kf->P += kf->Q;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	edd3 7a00 	vldr	s15, [r3]
 8002a84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	edc3 7a03 	vstr	s15, [r3, #12]

    // Measurement update
    kf->K = kf->P / (kf->P + kf->R);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	edd3 6a03 	vldr	s13, [r3, #12]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	edc3 7a04 	vstr	s15, [r3, #16]
    kf->x += kf->K * (measurement - kf->x);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	edd3 6a04 	vldr	s13, [r3, #16]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ac0:	ed97 6a00 	vldr	s12, [r7]
 8002ac4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ac8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002acc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	edc3 7a02 	vstr	s15, [r3, #8]
    kf->P *= (1.0 - kf->K);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7fd fd4c 	bl	8000578 <__aeabi_f2d>
 8002ae0:	4604      	mov	r4, r0
 8002ae2:	460d      	mov	r5, r1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7fd fd45 	bl	8000578 <__aeabi_f2d>
 8002aee:	4602      	mov	r2, r0
 8002af0:	460b      	mov	r3, r1
 8002af2:	f04f 0000 	mov.w	r0, #0
 8002af6:	490d      	ldr	r1, [pc, #52]	@ (8002b2c <KalmanFilter_Update+0xc0>)
 8002af8:	f7fd fbde 	bl	80002b8 <__aeabi_dsub>
 8002afc:	4602      	mov	r2, r0
 8002afe:	460b      	mov	r3, r1
 8002b00:	4620      	mov	r0, r4
 8002b02:	4629      	mov	r1, r5
 8002b04:	f7fd fd90 	bl	8000628 <__aeabi_dmul>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	f7fe f882 	bl	8000c18 <__aeabi_d2f>
 8002b14:	4602      	mov	r2, r0
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	60da      	str	r2, [r3, #12]

    return kf->x;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	ee07 3a90 	vmov	s15, r3
}
 8002b22:	eeb0 0a67 	vmov.f32	s0, s15
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b2c:	3ff00000 	.word	0x3ff00000

08002b30 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d106      	bne.n	8002b52 <prv_parse_number+0x22>
        t = gh->p.term_str;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3371      	adds	r3, #113	@ 0x71
 8002b48:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8002b4a:	e002      	b.n	8002b52 <prv_parse_number+0x22>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	603b      	str	r3, [r7, #0]
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <prv_parse_number+0x30>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b20      	cmp	r3, #32
 8002b5e:	d0f5      	beq.n	8002b4c <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b2d      	cmp	r3, #45	@ 0x2d
 8002b66:	d104      	bne.n	8002b72 <prv_parse_number+0x42>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	603b      	str	r3, [r7, #0]
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e000      	b.n	8002b74 <prv_parse_number+0x44>
 8002b72:	2300      	movs	r3, #0
 8002b74:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8002b76:	e00d      	b.n	8002b94 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8002b78:	68fa      	ldr	r2, [r7, #12]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	461a      	mov	r2, r3
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	3b30      	subs	r3, #48	@ 0x30
 8002b8a:	4413      	add	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	3301      	adds	r3, #1
 8002b92:	603b      	str	r3, [r7, #0]
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d007      	beq.n	8002baa <prv_parse_number+0x7a>
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ba0:	d903      	bls.n	8002baa <prv_parse_number+0x7a>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b39      	cmp	r3, #57	@ 0x39
 8002ba8:	d9e6      	bls.n	8002b78 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 8002baa:	7afb      	ldrb	r3, [r7, #11]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d002      	beq.n	8002bb6 <prv_parse_number+0x86>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	425b      	negs	r3, r3
 8002bb4:	e000      	b.n	8002bb8 <prv_parse_number+0x88>
 8002bb6:	68fb      	ldr	r3, [r7, #12]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d106      	bne.n	8002be2 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3371      	adds	r3, #113	@ 0x71
 8002bd8:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8002bda:	e002      	b.n	8002be2 <prv_parse_float_number+0x1e>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	3301      	adds	r3, #1
 8002be0:	603b      	str	r3, [r7, #0]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <prv_parse_float_number+0x2c>
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b20      	cmp	r3, #32
 8002bee:	d0f5      	beq.n	8002bdc <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	6838      	ldr	r0, [r7, #0]
 8002bf4:	f009 fe30 	bl	800c858 <strtod>
 8002bf8:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 8002bfc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c00:	ec43 2b17 	vmov	d7, r2, r3
}
 8002c04:	eeb0 0a47 	vmov.f32	s0, s14
 8002c08:	eef0 0a67 	vmov.f32	s1, s15
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ffd0 	bl	8002bc4 <prv_parse_float_number>
 8002c24:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 8002c28:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c2c:	f7fd ffac 	bl	8000b88 <__aeabi_d2iz>
 8002c30:	4603      	mov	r3, r0
 8002c32:	4a1d      	ldr	r2, [pc, #116]	@ (8002ca8 <prv_parse_lat_long+0x94>)
 8002c34:	fb82 1203 	smull	r1, r2, r2, r3
 8002c38:	1152      	asrs	r2, r2, #5
 8002c3a:	17db      	asrs	r3, r3, #31
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fd fc88 	bl	8000554 <__aeabi_i2d>
 8002c44:	4602      	mov	r2, r0
 8002c46:	460b      	mov	r3, r1
 8002c48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8002c4c:	f04f 0200 	mov.w	r2, #0
 8002c50:	4b16      	ldr	r3, [pc, #88]	@ (8002cac <prv_parse_lat_long+0x98>)
 8002c52:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c56:	f7fd fce7 	bl	8000628 <__aeabi_dmul>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c62:	f7fd fb29 	bl	80002b8 <__aeabi_dsub>
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb0 <prv_parse_lat_long+0x9c>)
 8002c74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c78:	f7fd fe00 	bl	800087c <__aeabi_ddiv>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c84:	f7fd fb1a 	bl	80002bc <__adddf3>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 8002c90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c94:	ec43 2b17 	vmov	d7, r2, r3
}
 8002c98:	eeb0 0a47 	vmov.f32	s0, s14
 8002c9c:	eef0 0a67 	vmov.f32	s1, s15
 8002ca0:	3720      	adds	r7, #32
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	51eb851f 	.word	0x51eb851f
 8002cac:	40590000 	.word	0x40590000
 8002cb0:	404e0000 	.word	0x404e0000

08002cb4 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8002cb4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8002cbe:	6879      	ldr	r1, [r7, #4]
 8002cc0:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8002cc4:	2900      	cmp	r1, #0
 8002cc6:	d169      	bne.n	8002d9c <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	3371      	adds	r3, #113	@ 0x71
 8002ccc:	2206      	movs	r2, #6
 8002cce:	49ba      	ldr	r1, [pc, #744]	@ (8002fb8 <prv_parse_term+0x304>)
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f009 feda 	bl	800ca8a <strncmp>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d009      	beq.n	8002cf0 <prv_parse_term+0x3c>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	3371      	adds	r3, #113	@ 0x71
 8002ce0:	2206      	movs	r2, #6
 8002ce2:	49b6      	ldr	r1, [pc, #728]	@ (8002fbc <prv_parse_term+0x308>)
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f009 fed0 	bl	800ca8a <strncmp>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d104      	bne.n	8002cfa <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002cf8:	e04e      	b.n	8002d98 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3371      	adds	r3, #113	@ 0x71
 8002cfe:	2206      	movs	r2, #6
 8002d00:	49af      	ldr	r1, [pc, #700]	@ (8002fc0 <prv_parse_term+0x30c>)
 8002d02:	4618      	mov	r0, r3
 8002d04:	f009 fec1 	bl	800ca8a <strncmp>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d009      	beq.n	8002d22 <prv_parse_term+0x6e>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3371      	adds	r3, #113	@ 0x71
 8002d12:	2206      	movs	r2, #6
 8002d14:	49ab      	ldr	r1, [pc, #684]	@ (8002fc4 <prv_parse_term+0x310>)
 8002d16:	4618      	mov	r0, r3
 8002d18:	f009 feb7 	bl	800ca8a <strncmp>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d104      	bne.n	8002d2c <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2202      	movs	r2, #2
 8002d26:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002d2a:	e035      	b.n	8002d98 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3371      	adds	r3, #113	@ 0x71
 8002d30:	2206      	movs	r2, #6
 8002d32:	49a5      	ldr	r1, [pc, #660]	@ (8002fc8 <prv_parse_term+0x314>)
 8002d34:	4618      	mov	r0, r3
 8002d36:	f009 fea8 	bl	800ca8a <strncmp>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d009      	beq.n	8002d54 <prv_parse_term+0xa0>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3371      	adds	r3, #113	@ 0x71
 8002d44:	2206      	movs	r2, #6
 8002d46:	49a1      	ldr	r1, [pc, #644]	@ (8002fcc <prv_parse_term+0x318>)
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f009 fe9e 	bl	800ca8a <strncmp>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d104      	bne.n	8002d5e <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2203      	movs	r2, #3
 8002d58:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002d5c:	e01c      	b.n	8002d98 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3371      	adds	r3, #113	@ 0x71
 8002d62:	2206      	movs	r2, #6
 8002d64:	499a      	ldr	r1, [pc, #616]	@ (8002fd0 <prv_parse_term+0x31c>)
 8002d66:	4618      	mov	r0, r3
 8002d68:	f009 fe8f 	bl	800ca8a <strncmp>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d009      	beq.n	8002d86 <prv_parse_term+0xd2>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3371      	adds	r3, #113	@ 0x71
 8002d76:	2206      	movs	r2, #6
 8002d78:	4996      	ldr	r1, [pc, #600]	@ (8002fd4 <prv_parse_term+0x320>)
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f009 fe85 	bl	800ca8a <strncmp>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d104      	bne.n	8002d90 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2204      	movs	r2, #4
 8002d8a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002d8e:	e003      	b.n	8002d98 <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        }
        return 1;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e231      	b.n	8003200 <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002da2:	2900      	cmp	r1, #0
 8002da4:	f000 822b 	beq.w	80031fe <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002dae:	2901      	cmp	r1, #1
 8002db0:	f040 80c9 	bne.w	8002f46 <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	2b0a      	cmp	r3, #10
 8002dbe:	f200 8213 	bhi.w	80031e8 <prv_parse_term+0x534>
 8002dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8002dc8 <prv_parse_term+0x114>)
 8002dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc8:	08002df5 	.word	0x08002df5
 8002dcc:	08002e6f 	.word	0x08002e6f
 8002dd0:	08002e85 	.word	0x08002e85
 8002dd4:	08002eaf 	.word	0x08002eaf
 8002dd8:	08002ec5 	.word	0x08002ec5
 8002ddc:	08002eef 	.word	0x08002eef
 8002de0:	08002f03 	.word	0x08002f03
 8002de4:	080031e9 	.word	0x080031e9
 8002de8:	08002f17 	.word	0x08002f17
 8002dec:	080031e9 	.word	0x080031e9
 8002df0:	08002f2f 	.word	0x08002f2f
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002dfa:	3b30      	subs	r3, #48	@ 0x30
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	461a      	mov	r2, r3
 8002e00:	0092      	lsls	r2, r2, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	b2da      	uxtb	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002e0e:	4413      	add	r3, r2
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	3b30      	subs	r3, #48	@ 0x30
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8002e22:	3b30      	subs	r3, #48	@ 0x30
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	461a      	mov	r2, r3
 8002e28:	0092      	lsls	r2, r2, #2
 8002e2a:	4413      	add	r3, r2
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	b2da      	uxtb	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002e36:	4413      	add	r3, r2
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	3b30      	subs	r3, #48	@ 0x30
 8002e3c:	b2da      	uxtb	r2, r3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8002e4a:	3b30      	subs	r3, #48	@ 0x30
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	461a      	mov	r2, r3
 8002e50:	0092      	lsls	r2, r2, #2
 8002e52:	4413      	add	r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002e5e:	4413      	add	r3, r2
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	3b30      	subs	r3, #48	@ 0x30
 8002e64:	b2da      	uxtb	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                break;
 8002e6c:	e1c7      	b.n	80031fe <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff fed0 	bl	8002c14 <prv_parse_lat_long>
 8002e74:	eeb0 7a40 	vmov.f32	s14, s0
 8002e78:	eef0 7a60 	vmov.f32	s15, s1
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8002e82:	e1bc      	b.n	80031fe <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002e8a:	2b53      	cmp	r3, #83	@ 0x53
 8002e8c:	d005      	beq.n	8002e9a <prv_parse_term+0x1e6>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002e94:	2b73      	cmp	r3, #115	@ 0x73
 8002e96:	f040 81a9 	bne.w	80031ec <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8002ea0:	4690      	mov	r8, r2
 8002ea2:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	e9c3 8922 	strd	r8, r9, [r3, #136]	@ 0x88
                }
                break;
 8002eac:	e19e      	b.n	80031ec <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7ff feb0 	bl	8002c14 <prv_parse_lat_long>
 8002eb4:	eeb0 7a40 	vmov.f32	s14, s0
 8002eb8:	eef0 7a60 	vmov.f32	s15, s1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8002ec2:	e19c      	b.n	80031fe <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002eca:	2b57      	cmp	r3, #87	@ 0x57
 8002ecc:	d005      	beq.n	8002eda <prv_parse_term+0x226>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002ed4:	2b77      	cmp	r3, #119	@ 0x77
 8002ed6:	f040 818b 	bne.w	80031f0 <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002ee0:	4614      	mov	r4, r2
 8002ee2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	e9c3 4524 	strd	r4, r5, [r3, #144]	@ 0x90
                }
                break;
 8002eec:	e180      	b.n	80031f0 <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 8002eee:	2100      	movs	r1, #0
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff fe1d 	bl	8002b30 <prv_parse_number>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                break;
 8002f00:	e17d      	b.n	80031fe <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8002f02:	2100      	movs	r1, #0
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f7ff fe13 	bl	8002b30 <prv_parse_number>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                break;
 8002f14:	e173      	b.n	80031fe <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 8002f16:	2100      	movs	r1, #0
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7ff fe53 	bl	8002bc4 <prv_parse_float_number>
 8002f1e:	eeb0 7a40 	vmov.f32	s14, s0
 8002f22:	eef0 7a60 	vmov.f32	s15, s1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002f2c:	e167      	b.n	80031fe <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 8002f2e:	2100      	movs	r1, #0
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f7ff fe47 	bl	8002bc4 <prv_parse_float_number>
 8002f36:	eeb0 7a40 	vmov.f32	s14, s0
 8002f3a:	eef0 7a60 	vmov.f32	s15, s1
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 8002f44:	e15b      	b.n	80031fe <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002f4c:	2902      	cmp	r1, #2
 8002f4e:	f040 8083 	bne.w	8003058 <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002f58:	3b02      	subs	r3, #2
 8002f5a:	2b0f      	cmp	r3, #15
 8002f5c:	d860      	bhi.n	8003020 <prv_parse_term+0x36c>
 8002f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f64 <prv_parse_term+0x2b0>)
 8002f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f64:	08002fa5 	.word	0x08002fa5
 8002f68:	08003021 	.word	0x08003021
 8002f6c:	08003021 	.word	0x08003021
 8002f70:	08003021 	.word	0x08003021
 8002f74:	08003021 	.word	0x08003021
 8002f78:	08003021 	.word	0x08003021
 8002f7c:	08003021 	.word	0x08003021
 8002f80:	08003021 	.word	0x08003021
 8002f84:	08003021 	.word	0x08003021
 8002f88:	08003021 	.word	0x08003021
 8002f8c:	08003021 	.word	0x08003021
 8002f90:	08003021 	.word	0x08003021
 8002f94:	08003021 	.word	0x08003021
 8002f98:	08002fd9 	.word	0x08002fd9
 8002f9c:	08002ff1 	.word	0x08002ff1
 8002fa0:	08003009 	.word	0x08003009
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7ff fdc2 	bl	8002b30 <prv_parse_number>
 8002fac:	4603      	mov	r3, r0
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
                break;
 8002fb6:	e122      	b.n	80031fe <prv_parse_term+0x54a>
 8002fb8:	0800f8f0 	.word	0x0800f8f0
 8002fbc:	0800f8f8 	.word	0x0800f8f8
 8002fc0:	0800f900 	.word	0x0800f900
 8002fc4:	0800f908 	.word	0x0800f908
 8002fc8:	0800f910 	.word	0x0800f910
 8002fcc:	0800f918 	.word	0x0800f918
 8002fd0:	0800f920 	.word	0x0800f920
 8002fd4:	0800f928 	.word	0x0800f928
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 8002fd8:	2100      	movs	r1, #0
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7ff fdf2 	bl	8002bc4 <prv_parse_float_number>
 8002fe0:	eeb0 7a40 	vmov.f32	s14, s0
 8002fe4:	eef0 7a60 	vmov.f32	s15, s1
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002fee:	e106      	b.n	80031fe <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7ff fde6 	bl	8002bc4 <prv_parse_float_number>
 8002ff8:	eeb0 7a40 	vmov.f32	s14, s0
 8002ffc:	eef0 7a60 	vmov.f32	s15, s1
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8003006:	e0fa      	b.n	80031fe <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 8003008:	2100      	movs	r1, #0
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7ff fdda 	bl	8002bc4 <prv_parse_float_number>
 8003010:	eeb0 7a40 	vmov.f32	s14, s0
 8003014:	eef0 7a60 	vmov.f32	s15, s1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 800301e:	e0ee      	b.n	80031fe <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003026:	2b02      	cmp	r3, #2
 8003028:	f240 80e4 	bls.w	80031f4 <prv_parse_term+0x540>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003032:	2b0e      	cmp	r3, #14
 8003034:	f200 80de 	bhi.w	80031f4 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 8003038:	2100      	movs	r1, #0
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7ff fd78 	bl	8002b30 <prv_parse_number>
 8003040:	4602      	mov	r2, r0
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003048:	3b03      	subs	r3, #3
 800304a:	b2d1      	uxtb	r1, r2
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	4413      	add	r3, r2
 8003050:	460a      	mov	r2, r1
 8003052:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
                }
                break;
 8003056:	e0cd      	b.n	80031f4 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 8003058:	6879      	ldr	r1, [r7, #4]
 800305a:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 800305e:	2903      	cmp	r1, #3
 8003060:	d11b      	bne.n	800309a <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003068:	2b02      	cmp	r3, #2
 800306a:	d002      	beq.n	8003072 <prv_parse_term+0x3be>
 800306c:	2b03      	cmp	r3, #3
 800306e:	d00a      	beq.n	8003086 <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8003070:	e0c5      	b.n	80031fe <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8003072:	2100      	movs	r1, #0
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7ff fd5b 	bl	8002b30 <prv_parse_number>
 800307a:	4603      	mov	r3, r0
 800307c:	b2da      	uxtb	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                break;
 8003084:	e0bb      	b.n	80031fe <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 8003086:	2100      	movs	r1, #0
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f7ff fd51 	bl	8002b30 <prv_parse_number>
 800308e:	4603      	mov	r3, r0
 8003090:	b2da      	uxtb	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8003098:	e0b1      	b.n	80031fe <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 80030a0:	2904      	cmp	r1, #4
 80030a2:	f040 80ac 	bne.w	80031fe <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 80030ac:	3902      	subs	r1, #2
 80030ae:	2909      	cmp	r1, #9
 80030b0:	f200 80a2 	bhi.w	80031f8 <prv_parse_term+0x544>
 80030b4:	a001      	add	r0, pc, #4	@ (adr r0, 80030bc <prv_parse_term+0x408>)
 80030b6:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80030ba:	bf00      	nop
 80030bc:	080030e5 	.word	0x080030e5
 80030c0:	080031f9 	.word	0x080031f9
 80030c4:	080031f9 	.word	0x080031f9
 80030c8:	080031f9 	.word	0x080031f9
 80030cc:	080031f9 	.word	0x080031f9
 80030d0:	080030ff 	.word	0x080030ff
 80030d4:	08003117 	.word	0x08003117
 80030d8:	0800312f 	.word	0x0800312f
 80030dc:	080031a9 	.word	0x080031a9
 80030e0:	080031c1 	.word	0x080031c1
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030ea:	2b41      	cmp	r3, #65	@ 0x41
 80030ec:	bf0c      	ite	eq
 80030ee:	2301      	moveq	r3, #1
 80030f0:	2300      	movne	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	461a      	mov	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 80030fc:	e07f      	b.n	80031fe <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 80030fe:	2100      	movs	r1, #0
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7ff fd5f 	bl	8002bc4 <prv_parse_float_number>
 8003106:	eeb0 7a40 	vmov.f32	s14, s0
 800310a:	eef0 7a60 	vmov.f32	s15, s1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8003114:	e073      	b.n	80031fe <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8003116:	2100      	movs	r1, #0
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f7ff fd53 	bl	8002bc4 <prv_parse_float_number>
 800311e:	eeb0 7a40 	vmov.f32	s14, s0
 8003122:	eef0 7a60 	vmov.f32	s15, s1
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 800312c:	e067      	b.n	80031fe <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003134:	3b30      	subs	r3, #48	@ 0x30
 8003136:	b2db      	uxtb	r3, r3
 8003138:	461a      	mov	r2, r3
 800313a:	0092      	lsls	r2, r2, #2
 800313c:	4413      	add	r3, r2
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	b2da      	uxtb	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003148:	4413      	add	r3, r2
 800314a:	b2db      	uxtb	r3, r3
 800314c:	3b30      	subs	r3, #48	@ 0x30
 800314e:	b2da      	uxtb	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 800315c:	3b30      	subs	r3, #48	@ 0x30
 800315e:	b2db      	uxtb	r3, r3
 8003160:	461a      	mov	r2, r3
 8003162:	0092      	lsls	r2, r2, #2
 8003164:	4413      	add	r3, r2
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	b2da      	uxtb	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003170:	4413      	add	r3, r2
 8003172:	b2db      	uxtb	r3, r3
 8003174:	3b30      	subs	r3, #48	@ 0x30
 8003176:	b2da      	uxtb	r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8003184:	3b30      	subs	r3, #48	@ 0x30
 8003186:	b2db      	uxtb	r3, r3
 8003188:	461a      	mov	r2, r3
 800318a:	0092      	lsls	r2, r2, #2
 800318c:	4413      	add	r3, r2
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	b2da      	uxtb	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8003198:	4413      	add	r3, r2
 800319a:	b2db      	uxtb	r3, r3
 800319c:	3b30      	subs	r3, #48	@ 0x30
 800319e:	b2da      	uxtb	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
                break;
 80031a6:	e02a      	b.n	80031fe <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 80031a8:	2100      	movs	r1, #0
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7ff fd0a 	bl	8002bc4 <prv_parse_float_number>
 80031b0:	eeb0 7a40 	vmov.f32	s14, s0
 80031b4:	eef0 7a60 	vmov.f32	s15, s1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 80031be:	e01e      	b.n	80031fe <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 80031c0:	6879      	ldr	r1, [r7, #4]
 80031c2:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 80031c6:	2957      	cmp	r1, #87	@ 0x57
 80031c8:	d004      	beq.n	80031d4 <prv_parse_term+0x520>
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 80031d0:	2977      	cmp	r1, #119	@ 0x77
 80031d2:	d113      	bne.n	80031fc <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 80031d4:	6879      	ldr	r1, [r7, #4]
 80031d6:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	@ 0xa0
 80031da:	4602      	mov	r2, r0
 80031dc:	f081 4300 	eor.w	r3, r1, #2147483648	@ 0x80000000
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                }
                break;
 80031e6:	e009      	b.n	80031fc <prv_parse_term+0x548>
                break;
 80031e8:	bf00      	nop
 80031ea:	e008      	b.n	80031fe <prv_parse_term+0x54a>
                break;
 80031ec:	bf00      	nop
 80031ee:	e006      	b.n	80031fe <prv_parse_term+0x54a>
                break;
 80031f0:	bf00      	nop
 80031f2:	e004      	b.n	80031fe <prv_parse_term+0x54a>
                break;
 80031f4:	bf00      	nop
 80031f6:	e002      	b.n	80031fe <prv_parse_term+0x54a>
            default:
                break;
 80031f8:	bf00      	nop
 80031fa:	e000      	b.n	80031fe <prv_parse_term+0x54a>
                break;
 80031fc:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 80031fe:	2301      	movs	r3, #1
}
 8003200:	4618      	mov	r0, r3
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800320a:	bf00      	nop

0800320c <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800321a:	2b2f      	cmp	r3, #47	@ 0x2f
 800321c:	d90d      	bls.n	800323a <prv_check_crc+0x2e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003224:	2b39      	cmp	r3, #57	@ 0x39
 8003226:	d808      	bhi.n	800323a <prv_check_crc+0x2e>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800322e:	3b30      	subs	r3, #48	@ 0x30
 8003230:	b2db      	uxtb	r3, r3
 8003232:	b25b      	sxtb	r3, r3
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	b25a      	sxtb	r2, r3
 8003238:	e026      	b.n	8003288 <prv_check_crc+0x7c>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003240:	2b60      	cmp	r3, #96	@ 0x60
 8003242:	d90d      	bls.n	8003260 <prv_check_crc+0x54>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800324a:	2b7a      	cmp	r3, #122	@ 0x7a
 800324c:	d808      	bhi.n	8003260 <prv_check_crc+0x54>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003254:	3b57      	subs	r3, #87	@ 0x57
 8003256:	b2db      	uxtb	r3, r3
 8003258:	b25b      	sxtb	r3, r3
 800325a:	011b      	lsls	r3, r3, #4
 800325c:	b25a      	sxtb	r2, r3
 800325e:	e013      	b.n	8003288 <prv_check_crc+0x7c>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003266:	2b40      	cmp	r3, #64	@ 0x40
 8003268:	d90d      	bls.n	8003286 <prv_check_crc+0x7a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003270:	2b5a      	cmp	r3, #90	@ 0x5a
 8003272:	d808      	bhi.n	8003286 <prv_check_crc+0x7a>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800327a:	3b37      	subs	r3, #55	@ 0x37
 800327c:	b2db      	uxtb	r3, r3
 800327e:	b25b      	sxtb	r3, r3
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	b25a      	sxtb	r2, r3
 8003284:	e000      	b.n	8003288 <prv_check_crc+0x7c>
 8003286:	2200      	movs	r2, #0
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800328e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003290:	d90c      	bls.n	80032ac <prv_check_crc+0xa0>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003298:	2b39      	cmp	r3, #57	@ 0x39
 800329a:	d807      	bhi.n	80032ac <prv_check_crc+0xa0>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80032a2:	b25b      	sxtb	r3, r3
 80032a4:	f003 030f 	and.w	r3, r3, #15
 80032a8:	b25b      	sxtb	r3, r3
 80032aa:	e028      	b.n	80032fe <prv_check_crc+0xf2>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80032b2:	2b60      	cmp	r3, #96	@ 0x60
 80032b4:	d90e      	bls.n	80032d4 <prv_check_crc+0xc8>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80032bc:	2b7a      	cmp	r3, #122	@ 0x7a
 80032be:	d809      	bhi.n	80032d4 <prv_check_crc+0xc8>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80032c6:	3b57      	subs	r3, #87	@ 0x57
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	b25b      	sxtb	r3, r3
 80032cc:	f003 030f 	and.w	r3, r3, #15
 80032d0:	b25b      	sxtb	r3, r3
 80032d2:	e014      	b.n	80032fe <prv_check_crc+0xf2>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80032da:	2b40      	cmp	r3, #64	@ 0x40
 80032dc:	d90e      	bls.n	80032fc <prv_check_crc+0xf0>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80032e4:	2b5a      	cmp	r3, #90	@ 0x5a
 80032e6:	d809      	bhi.n	80032fc <prv_check_crc+0xf0>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80032ee:	3b37      	subs	r3, #55	@ 0x37
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	b25b      	sxtb	r3, r3
 80032f4:	f003 030f 	and.w	r3, r3, #15
 80032f8:	b25b      	sxtb	r3, r3
 80032fa:	e000      	b.n	80032fe <prv_check_crc+0xf2>
 80032fc:	2300      	movs	r3, #0
 80032fe:	4313      	orrs	r3, r2
 8003300:	b25b      	sxtb	r3, r3
 8003302:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800330a:	7bfa      	ldrb	r2, [r7, #15]
 800330c:	429a      	cmp	r2, r3
 800330e:	bf0c      	ite	eq
 8003310:	2301      	moveq	r3, #1
 8003312:	2300      	movne	r3, #0
 8003314:	b2db      	uxtb	r3, r3
}
 8003316:	4618      	mov	r0, r3
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8003322:	b580      	push	{r7, lr}
 8003324:	b082      	sub	sp, #8
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8003330:	2b01      	cmp	r3, #1
 8003332:	d136      	bne.n	80033a2 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8003346:	6879      	ldr	r1, [r7, #4]
 8003348:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 800335e:	6879      	ldr	r1, [r7, #4]
 8003360:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 20a8 	ldrb.w	r2, [r3, #168]	@ 0xa8
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f893 20a9 	ldrb.w	r2, [r3, #169]	@ 0xa9
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        gh->hours = gh->p.data.gga.hours;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 20ab 	ldrb.w	r2, [r3, #171]	@ 0xab
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 20ac 	ldrb.w	r2, [r3, #172]	@ 0xac
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80033a0:	e061      	b.n	8003466 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d121      	bne.n	80033f0 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f103 0041 	add.w	r0, r3, #65	@ 0x41
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	33a1      	adds	r3, #161	@ 0xa1
 80033e6:	220c      	movs	r2, #12
 80033e8:	4619      	mov	r1, r3
 80033ea:	f009 fbe4 	bl	800cbb6 <memcpy>
 80033ee:	e03a      	b.n	8003466 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d106      	bne.n	8003408 <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8003406:	e02e      	b.n	8003466 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800340e:	2b04      	cmp	r3, #4
 8003410:	d129      	bne.n	8003466 <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8003418:	6879      	ldr	r1, [r7, #4]
 800341a:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
        gh->speed = gh->p.data.rmc.speed;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        gh->variation = gh->p.data.rmc.variation;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
        gh->date = gh->p.data.rmc.date;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 2089 	ldrb.w	r2, [r3, #137]	@ 0x89
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        gh->month = gh->p.data.rmc.month;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 208a 	ldrb.w	r2, [r3, #138]	@ 0x8a
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        gh->year = gh->p.data.rmc.year;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 208b 	ldrb.w	r2, [r3, #139]	@ 0x8b
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8003466:	2301      	movs	r3, #1
}
 8003468:	4618      	mov	r0, r3
 800346a:	3708      	adds	r7, #8
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8003478:	22b0      	movs	r2, #176	@ 0xb0
 800347a:	2100      	movs	r1, #0
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f009 fafc 	bl	800ca7a <memset>
    return 1;
 8003482:	2301      	movs	r3, #1
}
 8003484:	4618      	mov	r0, r3
 8003486:	3708      	adds	r7, #8
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 800349c:	e0ad      	b.n	80035fa <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	2b24      	cmp	r3, #36	@ 0x24
 80034a4:	d128      	bne.n	80034f8 <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	3370      	adds	r3, #112	@ 0x70
 80034aa:	2240      	movs	r2, #64	@ 0x40
 80034ac:	2100      	movs	r1, #0
 80034ae:	4618      	mov	r0, r3
 80034b0:	f009 fae3 	bl	800ca7a <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80034ba:	2b0b      	cmp	r3, #11
 80034bc:	f200 8097 	bhi.w	80035ee <lwgps_process+0x162>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80034c6:	4619      	mov	r1, r3
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	781a      	ldrb	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	440b      	add	r3, r1
 80034d0:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80034da:	3301      	adds	r3, #1
 80034dc:	b2da      	uxtb	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80034ea:	461a      	mov	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4413      	add	r3, r2
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80034f6:	e07a      	b.n	80035ee <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	2b2c      	cmp	r3, #44	@ 0x2c
 80034fe:	d11d      	bne.n	800353c <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f7ff fbd7 	bl	8002cb4 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	4053      	eors	r3, r2
 8003512:	b2da      	uxtb	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003530:	3301      	adds	r3, #1
 8003532:	b2da      	uxtb	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 800353a:	e058      	b.n	80035ee <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b2a      	cmp	r3, #42	@ 0x2a
 8003542:	d117      	bne.n	8003574 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f7ff fbb5 	bl	8002cb4 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003568:	3301      	adds	r3, #1
 800356a:	b2da      	uxtb	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 8003572:	e03c      	b.n	80035ee <lwgps_process+0x162>
        } else if (*d == '\r') {
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b0d      	cmp	r3, #13
 800357a:	d109      	bne.n	8003590 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f7ff fe45 	bl	800320c <prv_check_crc>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d032      	beq.n	80035ee <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f7ff feca 	bl	8003322 <prv_copy_from_tmp_memory>
 800358e:	e02e      	b.n	80035ee <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003596:	2b00      	cmp	r3, #0
 8003598:	d109      	bne.n	80035ae <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	4053      	eors	r3, r2
 80035a6:	b2da      	uxtb	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80035b4:	2b0b      	cmp	r3, #11
 80035b6:	d81a      	bhi.n	80035ee <lwgps_process+0x162>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80035be:	4619      	mov	r1, r3
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	781a      	ldrb	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	440b      	add	r3, r1
 80035c8:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80035d2:	3301      	adds	r3, #1
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80035e2:	461a      	mov	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	4413      	add	r3, r2
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	3301      	adds	r3, #1
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3b01      	subs	r3, #1
 80035f8:	607b      	str	r3, [r7, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f47f af4e 	bne.w	800349e <lwgps_process+0x12>
        }
    }
    return 1;
 8003602:	2301      	movs	r3, #1
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	0000      	movs	r0, r0
	...

08003610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003614:	f002 fca4 	bl	8005f60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003618:	f000 fd40 	bl	800409c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800361c:	f001 f812 	bl	8004644 <MX_GPIO_Init>
  MX_DMA_Init();
 8003620:	f000 fff0 	bl	8004604 <MX_DMA_Init>
  MX_ADC1_Init();
 8003624:	f000 fda6 	bl	8004174 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003628:	f000 fdf6 	bl	8004218 <MX_I2C1_Init>
  MX_SPI1_Init();
 800362c:	f000 fe22 	bl	8004274 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003630:	f000 ff6a 	bl	8004508 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003634:	f000 ff92 	bl	800455c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8003638:	f000 ffba 	bl	80045b0 <MX_USART6_UART_Init>
  MX_UART4_Init();
 800363c:	f000 ff3a 	bl	80044b4 <MX_UART4_Init>
  MX_TIM2_Init();
 8003640:	f000 fe4e 	bl	80042e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003644:	f000 fe9a 	bl	800437c <MX_TIM3_Init>
  MX_TIM4_Init();
 8003648:	f000 fee6 	bl	8004418 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(100);
 800364c:	2064      	movs	r0, #100	@ 0x64
 800364e:	f002 fcf9 	bl	8006044 <HAL_Delay>
  receive_data =E220_write_register(0x2, 0x62);
 8003652:	2162      	movs	r1, #98	@ 0x62
 8003654:	2002      	movs	r0, #2
 8003656:	f001 f951 	bl	80048fc <E220_write_register>
 800365a:	4603      	mov	r3, r0
 800365c:	461a      	mov	r2, r3
 800365e:	4bd1      	ldr	r3, [pc, #836]	@ (80039a4 <main+0x394>)
 8003660:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8003662:	2064      	movs	r0, #100	@ 0x64
 8003664:	f002 fcee 	bl	8006044 <HAL_Delay>
  HAL_Delay(100);
 8003668:	2064      	movs	r0, #100	@ 0x64
 800366a:	f002 fceb 	bl	8006044 <HAL_Delay>
   receive_data =E220_write_register(0x2, 0x64);
 800366e:	2164      	movs	r1, #100	@ 0x64
 8003670:	2002      	movs	r0, #2
 8003672:	f001 f943 	bl	80048fc <E220_write_register>
 8003676:	4603      	mov	r3, r0
 8003678:	461a      	mov	r2, r3
 800367a:	4bca      	ldr	r3, [pc, #808]	@ (80039a4 <main+0x394>)
 800367c:	701a      	strb	r2, [r3, #0]
   HAL_Delay(100);
 800367e:	2064      	movs	r0, #100	@ 0x64
 8003680:	f002 fce0 	bl	8006044 <HAL_Delay>
  receive_data =E220_write_register(0x3, 0x40);
 8003684:	2140      	movs	r1, #64	@ 0x40
 8003686:	2003      	movs	r0, #3
 8003688:	f001 f938 	bl	80048fc <E220_write_register>
 800368c:	4603      	mov	r3, r0
 800368e:	461a      	mov	r2, r3
 8003690:	4bc4      	ldr	r3, [pc, #784]	@ (80039a4 <main+0x394>)
 8003692:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8003694:	2064      	movs	r0, #100	@ 0x64
 8003696:	f002 fcd5 	bl	8006044 <HAL_Delay>
  receive_data =E220_write_register(0x4, 0x10); // ch
 800369a:	2110      	movs	r1, #16
 800369c:	2004      	movs	r0, #4
 800369e:	f001 f92d 	bl	80048fc <E220_write_register>
 80036a2:	4603      	mov	r3, r0
 80036a4:	461a      	mov	r2, r3
 80036a6:	4bbf      	ldr	r3, [pc, #764]	@ (80039a4 <main+0x394>)
 80036a8:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 80036aa:	2064      	movs	r0, #100	@ 0x64
 80036ac:	f002 fcca 	bl	8006044 <HAL_Delay>
  receive_data =E220_write_register(0x5, 0x40);//40
 80036b0:	2140      	movs	r1, #64	@ 0x40
 80036b2:	2005      	movs	r0, #5
 80036b4:	f001 f922 	bl	80048fc <E220_write_register>
 80036b8:	4603      	mov	r3, r0
 80036ba:	461a      	mov	r2, r3
 80036bc:	4bb9      	ldr	r3, [pc, #740]	@ (80039a4 <main+0x394>)
 80036be:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 80036c0:	2064      	movs	r0, #100	@ 0x64
 80036c2:	f002 fcbf 	bl	8006044 <HAL_Delay>
  receive_data =E220_write_register(0x6, 0x00);
 80036c6:	2100      	movs	r1, #0
 80036c8:	2006      	movs	r0, #6
 80036ca:	f001 f917 	bl	80048fc <E220_write_register>
 80036ce:	4603      	mov	r3, r0
 80036d0:	461a      	mov	r2, r3
 80036d2:	4bb4      	ldr	r3, [pc, #720]	@ (80039a4 <main+0x394>)
 80036d4:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 80036d6:	2064      	movs	r0, #100	@ 0x64
 80036d8:	f002 fcb4 	bl	8006044 <HAL_Delay>
  receive_data =E220_write_register(0x7, 0x00);
 80036dc:	2100      	movs	r1, #0
 80036de:	2007      	movs	r0, #7
 80036e0:	f001 f90c 	bl	80048fc <E220_write_register>
 80036e4:	4603      	mov	r3, r0
 80036e6:	461a      	mov	r2, r3
 80036e8:	4bae      	ldr	r3, [pc, #696]	@ (80039a4 <main+0x394>)
 80036ea:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 80036ec:	2064      	movs	r0, #100	@ 0x64
 80036ee:	f002 fca9 	bl	8006044 <HAL_Delay>
  receive_data =E220_write_register(0, 0x02); // h 0x06
 80036f2:	2102      	movs	r1, #2
 80036f4:	2000      	movs	r0, #0
 80036f6:	f001 f901 	bl	80048fc <E220_write_register>
 80036fa:	4603      	mov	r3, r0
 80036fc:	461a      	mov	r2, r3
 80036fe:	4ba9      	ldr	r3, [pc, #676]	@ (80039a4 <main+0x394>)
 8003700:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8003702:	2064      	movs	r0, #100	@ 0x64
 8003704:	f002 fc9e 	bl	8006044 <HAL_Delay>

  receive_data =E220_write_register(0x1, 0x03); // low 0x03
 8003708:	2103      	movs	r1, #3
 800370a:	2001      	movs	r0, #1
 800370c:	f001 f8f6 	bl	80048fc <E220_write_register>
 8003710:	4603      	mov	r3, r0
 8003712:	461a      	mov	r2, r3
 8003714:	4ba3      	ldr	r3, [pc, #652]	@ (80039a4 <main+0x394>)
 8003716:	701a      	strb	r2, [r3, #0]
  HAL_Delay(200);
 8003718:	20c8      	movs	r0, #200	@ 0xc8
 800371a:	f002 fc93 	bl	8006044 <HAL_Delay>

  receive_data = E220_read_register(0);
 800371e:	2000      	movs	r0, #0
 8003720:	f001 f934 	bl	800498c <E220_read_register>
 8003724:	4603      	mov	r3, r0
 8003726:	461a      	mov	r2, r3
 8003728:	4b9e      	ldr	r3, [pc, #632]	@ (80039a4 <main+0x394>)
 800372a:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 800372c:	2064      	movs	r0, #100	@ 0x64
 800372e:	f002 fc89 	bl	8006044 <HAL_Delay>
  receive_data = E220_read_register(1);
 8003732:	2001      	movs	r0, #1
 8003734:	f001 f92a 	bl	800498c <E220_read_register>
 8003738:	4603      	mov	r3, r0
 800373a:	461a      	mov	r2, r3
 800373c:	4b99      	ldr	r3, [pc, #612]	@ (80039a4 <main+0x394>)
 800373e:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8003740:	2064      	movs	r0, #100	@ 0x64
 8003742:	f002 fc7f 	bl	8006044 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);//m0
 8003746:	2201      	movs	r2, #1
 8003748:	2101      	movs	r1, #1
 800374a:	4897      	ldr	r0, [pc, #604]	@ (80039a8 <main+0x398>)
 800374c:	f003 ffea 	bl	8007724 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003750:	2064      	movs	r0, #100	@ 0x64
 8003752:	f002 fc77 	bl	8006044 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); //m1
 8003756:	2200      	movs	r2, #0
 8003758:	2102      	movs	r1, #2
 800375a:	4893      	ldr	r0, [pc, #588]	@ (80039a8 <main+0x398>)
 800375c:	f003 ffe2 	bl	8007724 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003760:	2064      	movs	r0, #100	@ 0x64
 8003762:	f002 fc6f 	bl	8006044 <HAL_Delay>

  KalmanFilter_Init(&ax, 0.2, 2, toplam_accX);
 8003766:	4b91      	ldr	r3, [pc, #580]	@ (80039ac <main+0x39c>)
 8003768:	edd3 7a00 	vldr	s15, [r3]
 800376c:	eeb0 1a67 	vmov.f32	s2, s15
 8003770:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8003774:	ed9f 0a8e 	vldr	s0, [pc, #568]	@ 80039b0 <main+0x3a0>
 8003778:	488e      	ldr	r0, [pc, #568]	@ (80039b4 <main+0x3a4>)
 800377a:	f7ff f955 	bl	8002a28 <KalmanFilter_Init>
  KalmanFilter_Init(&ay, 0.2, 2, toplam_accY);
 800377e:	4b8e      	ldr	r3, [pc, #568]	@ (80039b8 <main+0x3a8>)
 8003780:	edd3 7a00 	vldr	s15, [r3]
 8003784:	eeb0 1a67 	vmov.f32	s2, s15
 8003788:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800378c:	ed9f 0a88 	vldr	s0, [pc, #544]	@ 80039b0 <main+0x3a0>
 8003790:	488a      	ldr	r0, [pc, #552]	@ (80039bc <main+0x3ac>)
 8003792:	f7ff f949 	bl	8002a28 <KalmanFilter_Init>
  KalmanFilter_Init(&az, 0.2, 2, toplam_accZ);
 8003796:	4b8a      	ldr	r3, [pc, #552]	@ (80039c0 <main+0x3b0>)
 8003798:	edd3 7a00 	vldr	s15, [r3]
 800379c:	eeb0 1a67 	vmov.f32	s2, s15
 80037a0:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80037a4:	ed9f 0a82 	vldr	s0, [pc, #520]	@ 80039b0 <main+0x3a0>
 80037a8:	4886      	ldr	r0, [pc, #536]	@ (80039c4 <main+0x3b4>)
 80037aa:	f7ff f93d 	bl	8002a28 <KalmanFilter_Init>
  KalmanFilter_Init(&gx, 0.2, 2, toplam_gX);
 80037ae:	4b86      	ldr	r3, [pc, #536]	@ (80039c8 <main+0x3b8>)
 80037b0:	edd3 7a00 	vldr	s15, [r3]
 80037b4:	eeb0 1a67 	vmov.f32	s2, s15
 80037b8:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80037bc:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 80039b0 <main+0x3a0>
 80037c0:	4882      	ldr	r0, [pc, #520]	@ (80039cc <main+0x3bc>)
 80037c2:	f7ff f931 	bl	8002a28 <KalmanFilter_Init>
  KalmanFilter_Init(&gy, 0.2, 2, toplam_gY);
 80037c6:	4b82      	ldr	r3, [pc, #520]	@ (80039d0 <main+0x3c0>)
 80037c8:	edd3 7a00 	vldr	s15, [r3]
 80037cc:	eeb0 1a67 	vmov.f32	s2, s15
 80037d0:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80037d4:	ed9f 0a76 	vldr	s0, [pc, #472]	@ 80039b0 <main+0x3a0>
 80037d8:	487e      	ldr	r0, [pc, #504]	@ (80039d4 <main+0x3c4>)
 80037da:	f7ff f925 	bl	8002a28 <KalmanFilter_Init>
  KalmanFilter_Init(&gz, 0.2, 2, toplam_gZ);
 80037de:	4b7e      	ldr	r3, [pc, #504]	@ (80039d8 <main+0x3c8>)
 80037e0:	edd3 7a00 	vldr	s15, [r3]
 80037e4:	eeb0 1a67 	vmov.f32	s2, s15
 80037e8:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80037ec:	ed9f 0a70 	vldr	s0, [pc, #448]	@ 80039b0 <main+0x3a0>
 80037f0:	487a      	ldr	r0, [pc, #488]	@ (80039dc <main+0x3cc>)
 80037f2:	f7ff f919 	bl	8002a28 <KalmanFilter_Init>
  KalmanFilter_Init(&kf, 0.2, 1, toplam_gZ);
 80037f6:	4b78      	ldr	r3, [pc, #480]	@ (80039d8 <main+0x3c8>)
 80037f8:	edd3 7a00 	vldr	s15, [r3]
 80037fc:	eeb0 1a67 	vmov.f32	s2, s15
 8003800:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8003804:	ed9f 0a6a 	vldr	s0, [pc, #424]	@ 80039b0 <main+0x3a0>
 8003808:	4875      	ldr	r0, [pc, #468]	@ (80039e0 <main+0x3d0>)
 800380a:	f7ff f90d 	bl	8002a28 <KalmanFilter_Init>

  lwgps_init(&gps);
 800380e:	4875      	ldr	r0, [pc, #468]	@ (80039e4 <main+0x3d4>)
 8003810:	f7ff fe2e 	bl	8003470 <lwgps_init>

  LSM6DSLTR_Init();
 8003814:	f7fe ff44 	bl	80026a0 <LSM6DSLTR_Init>

  dev.dev_id = BME280_I2C_ADDR_PRIM;
 8003818:	4b73      	ldr	r3, [pc, #460]	@ (80039e8 <main+0x3d8>)
 800381a:	2276      	movs	r2, #118	@ 0x76
 800381c:	705a      	strb	r2, [r3, #1]
  dev.intf = BME280_I2C_INTF;
 800381e:	4b72      	ldr	r3, [pc, #456]	@ (80039e8 <main+0x3d8>)
 8003820:	2201      	movs	r2, #1
 8003822:	709a      	strb	r2, [r3, #2]
  dev.read = user_i2c_read;
 8003824:	4b70      	ldr	r3, [pc, #448]	@ (80039e8 <main+0x3d8>)
 8003826:	4a71      	ldr	r2, [pc, #452]	@ (80039ec <main+0x3dc>)
 8003828:	605a      	str	r2, [r3, #4]
  dev.write = user_i2c_write;
 800382a:	4b6f      	ldr	r3, [pc, #444]	@ (80039e8 <main+0x3d8>)
 800382c:	4a70      	ldr	r2, [pc, #448]	@ (80039f0 <main+0x3e0>)
 800382e:	609a      	str	r2, [r3, #8]
  dev.delay_ms = user_delay_ms;
 8003830:	4b6d      	ldr	r3, [pc, #436]	@ (80039e8 <main+0x3d8>)
 8003832:	4a70      	ldr	r2, [pc, #448]	@ (80039f4 <main+0x3e4>)
 8003834:	60da      	str	r2, [r3, #12]
  rslt = bme280_init(&dev);
 8003836:	486c      	ldr	r0, [pc, #432]	@ (80039e8 <main+0x3d8>)
 8003838:	f7fd fc3c 	bl	80010b4 <bme280_init>
 800383c:	4603      	mov	r3, r0
 800383e:	461a      	mov	r2, r3
 8003840:	4b6d      	ldr	r3, [pc, #436]	@ (80039f8 <main+0x3e8>)
 8003842:	701a      	strb	r2, [r3, #0]

  dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8003844:	4b68      	ldr	r3, [pc, #416]	@ (80039e8 <main+0x3d8>)
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  dev.settings.osr_p = BME280_OVERSAMPLING_4X;
 800384c:	4b66      	ldr	r3, [pc, #408]	@ (80039e8 <main+0x3d8>)
 800384e:	2203      	movs	r2, #3
 8003850:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8003854:	4b64      	ldr	r3, [pc, #400]	@ (80039e8 <main+0x3d8>)
 8003856:	2202      	movs	r2, #2
 8003858:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  dev.settings.filter = BME280_FILTER_COEFF_16;
 800385c:	4b62      	ldr	r3, [pc, #392]	@ (80039e8 <main+0x3d8>)
 800385e:	2204      	movs	r2, #4
 8003860:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8003864:	4960      	ldr	r1, [pc, #384]	@ (80039e8 <main+0x3d8>)
 8003866:	200f      	movs	r0, #15
 8003868:	f7fd fd18 	bl	800129c <bme280_set_sensor_settings>
 800386c:	4603      	mov	r3, r0
 800386e:	461a      	mov	r2, r3
 8003870:	4b61      	ldr	r3, [pc, #388]	@ (80039f8 <main+0x3e8>)
 8003872:	701a      	strb	r2, [r3, #0]
  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8003874:	495c      	ldr	r1, [pc, #368]	@ (80039e8 <main+0x3d8>)
 8003876:	2001      	movs	r0, #1
 8003878:	f7fd fd65 	bl	8001346 <bme280_set_sensor_mode>
 800387c:	4603      	mov	r3, r0
 800387e:	461a      	mov	r2, r3
 8003880:	4b5d      	ldr	r3, [pc, #372]	@ (80039f8 <main+0x3e8>)
 8003882:	701a      	strb	r2, [r3, #0]
  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8003884:	4a58      	ldr	r2, [pc, #352]	@ (80039e8 <main+0x3d8>)
 8003886:	495d      	ldr	r1, [pc, #372]	@ (80039fc <main+0x3ec>)
 8003888:	2007      	movs	r0, #7
 800388a:	f7fd fdd8 	bl	800143e <bme280_get_sensor_data>
 800388e:	4603      	mov	r3, r0
 8003890:	461a      	mov	r2, r3
 8003892:	4b59      	ldr	r3, [pc, #356]	@ (80039f8 <main+0x3e8>)
 8003894:	701a      	strb	r2, [r3, #0]

  imu_offset();
 8003896:	f001 f8a9 	bl	80049ec <imu_offset>
  Altitude_Offset();
 800389a:	f001 fc0b 	bl	80050b4 <Altitude_Offset>

  Lora_Tx_Buffer[0]=0x06;
 800389e:	4b58      	ldr	r3, [pc, #352]	@ (8003a00 <main+0x3f0>)
 80038a0:	2206      	movs	r2, #6
 80038a2:	701a      	strb	r2, [r3, #0]
  Lora_Tx_Buffer[1]=0x03; // 2A
 80038a4:	4b56      	ldr	r3, [pc, #344]	@ (8003a00 <main+0x3f0>)
 80038a6:	2203      	movs	r2, #3
 80038a8:	705a      	strb	r2, [r3, #1]
  Lora_Tx_Buffer[2]=0x10; // 10
 80038aa:	4b55      	ldr	r3, [pc, #340]	@ (8003a00 <main+0x3f0>)
 80038ac:	2210      	movs	r2, #16
 80038ae:	709a      	strb	r2, [r3, #2]
  Lora_Tx_Buffer[3]=DEVICE_ID;
 80038b0:	4b53      	ldr	r3, [pc, #332]	@ (8003a00 <main+0x3f0>)
 80038b2:	2202      	movs	r2, #2
 80038b4:	70da      	strb	r2, [r3, #3]
  Lora_Tx_Buffer[50]=0x31;// v4mod
 80038b6:	4b52      	ldr	r3, [pc, #328]	@ (8003a00 <main+0x3f0>)
 80038b8:	2231      	movs	r2, #49	@ 0x31
 80038ba:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  Lora_Tx_Buffer[74]='\n';
 80038be:	4b50      	ldr	r3, [pc, #320]	@ (8003a00 <main+0x3f0>)
 80038c0:	220a      	movs	r2, #10
 80038c2:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

 // Buzzer_PlayStartSound();

  HAL_TIM_Base_Start_IT(&htim2);
 80038c6:	484f      	ldr	r0, [pc, #316]	@ (8003a04 <main+0x3f4>)
 80038c8:	f006 faaa 	bl	8009e20 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80038cc:	484e      	ldr	r0, [pc, #312]	@ (8003a08 <main+0x3f8>)
 80038ce:	f006 faa7 	bl	8009e20 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80038d2:	484e      	ldr	r0, [pc, #312]	@ (8003a0c <main+0x3fc>)
 80038d4:	f006 faa4 	bl	8009e20 <HAL_TIM_Base_Start_IT>

  HAL_ADC_Start_IT(&hadc1);
 80038d8:	484d      	ldr	r0, [pc, #308]	@ (8003a10 <main+0x400>)
 80038da:	f002 fc1b 	bl	8006114 <HAL_ADC_Start_IT>

  HAL_UART_Receive_IT(&huart2, &rx_data_gps, 1);
 80038de:	2201      	movs	r2, #1
 80038e0:	494c      	ldr	r1, [pc, #304]	@ (8003a14 <main+0x404>)
 80038e2:	484d      	ldr	r0, [pc, #308]	@ (8003a18 <main+0x408>)
 80038e4:	f007 f834 	bl	800a950 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &rx_data_EGU, 1);
 80038e8:	2201      	movs	r2, #1
 80038ea:	494c      	ldr	r1, [pc, #304]	@ (8003a1c <main+0x40c>)
 80038ec:	484c      	ldr	r0, [pc, #304]	@ (8003a20 <main+0x410>)
 80038ee:	f007 f82f 	bl	800a950 <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
/*************************************************************************************/
	  if(flag_sensor_imu ==1)
 80038f2:	4b4c      	ldr	r3, [pc, #304]	@ (8003a24 <main+0x414>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	f040 80e7 	bne.w	8003aca <main+0x4ba>
	  {
		  LSM6DSLTR_Read_Accel_Data(&Lsm_Sensor);
 80038fc:	484a      	ldr	r0, [pc, #296]	@ (8003a28 <main+0x418>)
 80038fe:	f7fe ff1f 	bl	8002740 <LSM6DSLTR_Read_Accel_Data>
		  LSM6DSLTR_Read_Gyro_Data(&Lsm_Sensor);
 8003902:	4849      	ldr	r0, [pc, #292]	@ (8003a28 <main+0x418>)
 8003904:	f7fe fff6 	bl	80028f4 <LSM6DSLTR_Read_Gyro_Data>

		  toplam_accX += KalmanFilter_Update(&ax,Lsm_Sensor.Accel_X);
 8003908:	4b47      	ldr	r3, [pc, #284]	@ (8003a28 <main+0x418>)
 800390a:	edd3 7a00 	vldr	s15, [r3]
 800390e:	eeb0 0a67 	vmov.f32	s0, s15
 8003912:	4828      	ldr	r0, [pc, #160]	@ (80039b4 <main+0x3a4>)
 8003914:	f7ff f8aa 	bl	8002a6c <KalmanFilter_Update>
 8003918:	eeb0 7a40 	vmov.f32	s14, s0
 800391c:	4b23      	ldr	r3, [pc, #140]	@ (80039ac <main+0x39c>)
 800391e:	edd3 7a00 	vldr	s15, [r3]
 8003922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003926:	4b21      	ldr	r3, [pc, #132]	@ (80039ac <main+0x39c>)
 8003928:	edc3 7a00 	vstr	s15, [r3]
		  toplam_accY += KalmanFilter_Update(&ay,Lsm_Sensor.Accel_Y );
 800392c:	4b3e      	ldr	r3, [pc, #248]	@ (8003a28 <main+0x418>)
 800392e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003932:	eeb0 0a67 	vmov.f32	s0, s15
 8003936:	4821      	ldr	r0, [pc, #132]	@ (80039bc <main+0x3ac>)
 8003938:	f7ff f898 	bl	8002a6c <KalmanFilter_Update>
 800393c:	eeb0 7a40 	vmov.f32	s14, s0
 8003940:	4b1d      	ldr	r3, [pc, #116]	@ (80039b8 <main+0x3a8>)
 8003942:	edd3 7a00 	vldr	s15, [r3]
 8003946:	ee77 7a27 	vadd.f32	s15, s14, s15
 800394a:	4b1b      	ldr	r3, [pc, #108]	@ (80039b8 <main+0x3a8>)
 800394c:	edc3 7a00 	vstr	s15, [r3]
		  toplam_accZ += KalmanFilter_Update(&az,Lsm_Sensor.Accel_Z );
 8003950:	4b35      	ldr	r3, [pc, #212]	@ (8003a28 <main+0x418>)
 8003952:	edd3 7a02 	vldr	s15, [r3, #8]
 8003956:	eeb0 0a67 	vmov.f32	s0, s15
 800395a:	481a      	ldr	r0, [pc, #104]	@ (80039c4 <main+0x3b4>)
 800395c:	f7ff f886 	bl	8002a6c <KalmanFilter_Update>
 8003960:	eeb0 7a40 	vmov.f32	s14, s0
 8003964:	4b16      	ldr	r3, [pc, #88]	@ (80039c0 <main+0x3b0>)
 8003966:	edd3 7a00 	vldr	s15, [r3]
 800396a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800396e:	4b14      	ldr	r3, [pc, #80]	@ (80039c0 <main+0x3b0>)
 8003970:	edc3 7a00 	vstr	s15, [r3]
		  toplam_gX +=  KalmanFilter_Update(&gx,Lsm_Sensor.Gyro_X-offset_x  );
 8003974:	4b2c      	ldr	r3, [pc, #176]	@ (8003a28 <main+0x418>)
 8003976:	ed93 7a03 	vldr	s14, [r3, #12]
 800397a:	4b2c      	ldr	r3, [pc, #176]	@ (8003a2c <main+0x41c>)
 800397c:	edd3 7a00 	vldr	s15, [r3]
 8003980:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003984:	eeb0 0a67 	vmov.f32	s0, s15
 8003988:	4810      	ldr	r0, [pc, #64]	@ (80039cc <main+0x3bc>)
 800398a:	f7ff f86f 	bl	8002a6c <KalmanFilter_Update>
 800398e:	eeb0 7a40 	vmov.f32	s14, s0
 8003992:	4b0d      	ldr	r3, [pc, #52]	@ (80039c8 <main+0x3b8>)
 8003994:	edd3 7a00 	vldr	s15, [r3]
 8003998:	ee77 7a27 	vadd.f32	s15, s14, s15
 800399c:	4b0a      	ldr	r3, [pc, #40]	@ (80039c8 <main+0x3b8>)
 800399e:	edc3 7a00 	vstr	s15, [r3]
 80039a2:	e045      	b.n	8003a30 <main+0x420>
 80039a4:	200008c1 	.word	0x200008c1
 80039a8:	40020400 	.word	0x40020400
 80039ac:	20000664 	.word	0x20000664
 80039b0:	3e4ccccd 	.word	0x3e4ccccd
 80039b4:	200007d4 	.word	0x200007d4
 80039b8:	20000668 	.word	0x20000668
 80039bc:	200007e8 	.word	0x200007e8
 80039c0:	2000066c 	.word	0x2000066c
 80039c4:	200007fc 	.word	0x200007fc
 80039c8:	20000670 	.word	0x20000670
 80039cc:	20000810 	.word	0x20000810
 80039d0:	20000674 	.word	0x20000674
 80039d4:	20000824 	.word	0x20000824
 80039d8:	20000678 	.word	0x20000678
 80039dc:	20000838 	.word	0x20000838
 80039e0:	200007c0 	.word	0x200007c0
 80039e4:	20000710 	.word	0x20000710
 80039e8:	20000874 	.word	0x20000874
 80039ec:	080054ed 	.word	0x080054ed
 80039f0:	0800555d 	.word	0x0800555d
 80039f4:	0800513d 	.word	0x0800513d
 80039f8:	200008c0 	.word	0x200008c0
 80039fc:	200008b4 	.word	0x200008b4
 8003a00:	20000550 	.word	0x20000550
 8003a04:	200002f8 	.word	0x200002f8
 8003a08:	20000340 	.word	0x20000340
 8003a0c:	20000388 	.word	0x20000388
 8003a10:	20000204 	.word	0x20000204
 8003a14:	20000641 	.word	0x20000641
 8003a18:	20000418 	.word	0x20000418
 8003a1c:	20000640 	.word	0x20000640
 8003a20:	200004a8 	.word	0x200004a8
 8003a24:	20000646 	.word	0x20000646
 8003a28:	2000084c 	.word	0x2000084c
 8003a2c:	20000684 	.word	0x20000684
		  toplam_gY +=  KalmanFilter_Update(&gy,Lsm_Sensor.Gyro_Y -offset_y );
 8003a30:	4bbb      	ldr	r3, [pc, #748]	@ (8003d20 <main+0x710>)
 8003a32:	ed93 7a04 	vldr	s14, [r3, #16]
 8003a36:	4bbb      	ldr	r3, [pc, #748]	@ (8003d24 <main+0x714>)
 8003a38:	edd3 7a00 	vldr	s15, [r3]
 8003a3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a40:	eeb0 0a67 	vmov.f32	s0, s15
 8003a44:	48b8      	ldr	r0, [pc, #736]	@ (8003d28 <main+0x718>)
 8003a46:	f7ff f811 	bl	8002a6c <KalmanFilter_Update>
 8003a4a:	eeb0 7a40 	vmov.f32	s14, s0
 8003a4e:	4bb7      	ldr	r3, [pc, #732]	@ (8003d2c <main+0x71c>)
 8003a50:	edd3 7a00 	vldr	s15, [r3]
 8003a54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a58:	4bb4      	ldr	r3, [pc, #720]	@ (8003d2c <main+0x71c>)
 8003a5a:	edc3 7a00 	vstr	s15, [r3]
		  toplam_gZ +=  KalmanFilter_Update(&gz,Lsm_Sensor.Gyro_Z -offset_z );
 8003a5e:	4bb0      	ldr	r3, [pc, #704]	@ (8003d20 <main+0x710>)
 8003a60:	ed93 7a05 	vldr	s14, [r3, #20]
 8003a64:	4bb2      	ldr	r3, [pc, #712]	@ (8003d30 <main+0x720>)
 8003a66:	edd3 7a00 	vldr	s15, [r3]
 8003a6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8003a72:	48b0      	ldr	r0, [pc, #704]	@ (8003d34 <main+0x724>)
 8003a74:	f7fe fffa 	bl	8002a6c <KalmanFilter_Update>
 8003a78:	eeb0 7a40 	vmov.f32	s14, s0
 8003a7c:	4bae      	ldr	r3, [pc, #696]	@ (8003d38 <main+0x728>)
 8003a7e:	edd3 7a00 	vldr	s15, [r3]
 8003a82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a86:	4bac      	ldr	r3, [pc, #688]	@ (8003d38 <main+0x728>)
 8003a88:	edc3 7a00 	vstr	s15, [r3]

		  flag_median++;
 8003a8c:	4bab      	ldr	r3, [pc, #684]	@ (8003d3c <main+0x72c>)
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	3301      	adds	r3, #1
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	4ba9      	ldr	r3, [pc, #676]	@ (8003d3c <main+0x72c>)
 8003a96:	701a      	strb	r2, [r3, #0]

		  if(flag_median == 10)
 8003a98:	4ba8      	ldr	r3, [pc, #672]	@ (8003d3c <main+0x72c>)
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	2b0a      	cmp	r3, #10
 8003a9e:	d111      	bne.n	8003ac4 <main+0x4b4>
		  {
			  rampa_accel = toplam_accX/10.0;
 8003aa0:	4ba7      	ldr	r3, [pc, #668]	@ (8003d40 <main+0x730>)
 8003aa2:	ed93 7a00 	vldr	s14, [r3]
 8003aa6:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8003aaa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003aae:	4ba5      	ldr	r3, [pc, #660]	@ (8003d44 <main+0x734>)
 8003ab0:	edc3 7a00 	vstr	s15, [r3]
			  imu_filter_calculate();
 8003ab4:	f000 fff8 	bl	8004aa8 <imu_filter_calculate>
			  flag_median=0;
 8003ab8:	4ba0      	ldr	r3, [pc, #640]	@ (8003d3c <main+0x72c>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	701a      	strb	r2, [r3, #0]
			  flag_new_imu_data =1;
 8003abe:	4ba2      	ldr	r3, [pc, #648]	@ (8003d48 <main+0x738>)
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	701a      	strb	r2, [r3, #0]
		  }

		  flag_sensor_imu = 0;
 8003ac4:	4ba1      	ldr	r3, [pc, #644]	@ (8003d4c <main+0x73c>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	701a      	strb	r2, [r3, #0]
	  }

/*************************************************************************************/
	  if(flag_sensor_barometre == 1){
 8003aca:	4ba1      	ldr	r3, [pc, #644]	@ (8003d50 <main+0x740>)
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d177      	bne.n	8003bc2 <main+0x5b2>

		  prev_alt = altitude;
 8003ad2:	4ba0      	ldr	r3, [pc, #640]	@ (8003d54 <main+0x744>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4aa0      	ldr	r2, [pc, #640]	@ (8003d58 <main+0x748>)
 8003ad8:	6013      	str	r3, [r2, #0]
		  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8003ada:	49a0      	ldr	r1, [pc, #640]	@ (8003d5c <main+0x74c>)
 8003adc:	2001      	movs	r0, #1
 8003ade:	f7fd fc32 	bl	8001346 <bme280_set_sensor_mode>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4b9e      	ldr	r3, [pc, #632]	@ (8003d60 <main+0x750>)
 8003ae8:	701a      	strb	r2, [r3, #0]
		  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8003aea:	4a9c      	ldr	r2, [pc, #624]	@ (8003d5c <main+0x74c>)
 8003aec:	499d      	ldr	r1, [pc, #628]	@ (8003d64 <main+0x754>)
 8003aee:	2007      	movs	r0, #7
 8003af0:	f7fd fca5 	bl	800143e <bme280_get_sensor_data>
 8003af4:	4603      	mov	r3, r0
 8003af6:	461a      	mov	r2, r3
 8003af8:	4b99      	ldr	r3, [pc, #612]	@ (8003d60 <main+0x750>)
 8003afa:	701a      	strb	r2, [r3, #0]
		  if(rslt == BME280_OK )
 8003afc:	4b98      	ldr	r3, [pc, #608]	@ (8003d60 <main+0x750>)
 8003afe:	f993 3000 	ldrsb.w	r3, [r3]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d15a      	bne.n	8003bbc <main+0x5ac>
		  {
			  temperature = comp_data.temperature / 100.00;
 8003b06:	4b97      	ldr	r3, [pc, #604]	@ (8003d64 <main+0x754>)
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7fc fd22 	bl	8000554 <__aeabi_i2d>
 8003b10:	f04f 0200 	mov.w	r2, #0
 8003b14:	4b94      	ldr	r3, [pc, #592]	@ (8003d68 <main+0x758>)
 8003b16:	f7fc feb1 	bl	800087c <__aeabi_ddiv>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	4610      	mov	r0, r2
 8003b20:	4619      	mov	r1, r3
 8003b22:	f7fd f879 	bl	8000c18 <__aeabi_d2f>
 8003b26:	4603      	mov	r3, r0
 8003b28:	4a90      	ldr	r2, [pc, #576]	@ (8003d6c <main+0x75c>)
 8003b2a:	6013      	str	r3, [r2, #0]
			  humidity = comp_data.humidity;
 8003b2c:	4b8d      	ldr	r3, [pc, #564]	@ (8003d64 <main+0x754>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	ee07 3a90 	vmov	s15, r3
 8003b34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b38:	4b8d      	ldr	r3, [pc, #564]	@ (8003d70 <main+0x760>)
 8003b3a:	edc3 7a00 	vstr	s15, [r3]
			  pressure = comp_data.pressure;
 8003b3e:	4b89      	ldr	r3, [pc, #548]	@ (8003d64 <main+0x754>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	ee07 3a90 	vmov	s15, r3
 8003b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b4a:	4b8a      	ldr	r3, [pc, #552]	@ (8003d74 <main+0x764>)
 8003b4c:	edc3 7a00 	vstr	s15, [r3]
			  altitude = BME280_Get_Altitude() - offset_altitude;
 8003b50:	f001 fd42 	bl	80055d8 <BME280_Get_Altitude>
 8003b54:	eeb0 7a40 	vmov.f32	s14, s0
 8003b58:	4b87      	ldr	r3, [pc, #540]	@ (8003d78 <main+0x768>)
 8003b5a:	edd3 7a00 	vldr	s15, [r3]
 8003b5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b62:	4b7c      	ldr	r3, [pc, #496]	@ (8003d54 <main+0x744>)
 8003b64:	edc3 7a00 	vstr	s15, [r3]
			  altitude_kalman = KalmanFilter_Update(&kf, altitude);
 8003b68:	4b7a      	ldr	r3, [pc, #488]	@ (8003d54 <main+0x744>)
 8003b6a:	edd3 7a00 	vldr	s15, [r3]
 8003b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b72:	4882      	ldr	r0, [pc, #520]	@ (8003d7c <main+0x76c>)
 8003b74:	f7fe ff7a 	bl	8002a6c <KalmanFilter_Update>
 8003b78:	eef0 7a40 	vmov.f32	s15, s0
 8003b7c:	4b80      	ldr	r3, [pc, #512]	@ (8003d80 <main+0x770>)
 8003b7e:	edc3 7a00 	vstr	s15, [r3]
			 // speed_time = (HAL_GetTick()-speed_time_prev)/1000.0f;

			  speed = (altitude - prev_alt) * 3.37;
 8003b82:	4b74      	ldr	r3, [pc, #464]	@ (8003d54 <main+0x744>)
 8003b84:	ed93 7a00 	vldr	s14, [r3]
 8003b88:	4b73      	ldr	r3, [pc, #460]	@ (8003d58 <main+0x748>)
 8003b8a:	edd3 7a00 	vldr	s15, [r3]
 8003b8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b92:	ee17 0a90 	vmov	r0, s15
 8003b96:	f7fc fcef 	bl	8000578 <__aeabi_f2d>
 8003b9a:	a35b      	add	r3, pc, #364	@ (adr r3, 8003d08 <main+0x6f8>)
 8003b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba0:	f7fc fd42 	bl	8000628 <__aeabi_dmul>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4610      	mov	r0, r2
 8003baa:	4619      	mov	r1, r3
 8003bac:	f7fd f834 	bl	8000c18 <__aeabi_d2f>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	4a74      	ldr	r2, [pc, #464]	@ (8003d84 <main+0x774>)
 8003bb4:	6013      	str	r3, [r2, #0]
			 // speed_time_prev = speed_time;
			  flag_new_barometre_data=1;
 8003bb6:	4b74      	ldr	r3, [pc, #464]	@ (8003d88 <main+0x778>)
 8003bb8:	2201      	movs	r2, #1
 8003bba:	701a      	strb	r2, [r3, #0]
		  }
		  flag_sensor_barometre =0;
 8003bbc:	4b64      	ldr	r3, [pc, #400]	@ (8003d50 <main+0x740>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
	  }

/*************************************************************************************/
	  if((gps.seconds %4) ==2 && flag_lora ==1)
 8003bc2:	4b72      	ldr	r3, [pc, #456]	@ (8003d8c <main+0x77c>)
 8003bc4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d11f      	bne.n	8003c12 <main+0x602>
 8003bd2:	4b6f      	ldr	r3, [pc, #444]	@ (8003d90 <main+0x780>)
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d11b      	bne.n	8003c12 <main+0x602>
	  {
		 // HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_4);
		  time = HAL_GetTick();
 8003bda:	f002 fa27 	bl	800602c <HAL_GetTick>
 8003bde:	4603      	mov	r3, r0
 8003be0:	461a      	mov	r2, r3
 8003be2:	4b6c      	ldr	r3, [pc, #432]	@ (8003d94 <main+0x784>)
 8003be4:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 8003be6:	2201      	movs	r2, #1
 8003be8:	2101      	movs	r1, #1
 8003bea:	486b      	ldr	r0, [pc, #428]	@ (8003d98 <main+0x788>)
 8003bec:	f003 fd9a 	bl	8007724 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	2102      	movs	r1, #2
 8003bf4:	4868      	ldr	r0, [pc, #416]	@ (8003d98 <main+0x788>)
 8003bf6:	f003 fd95 	bl	8007724 <HAL_GPIO_WritePin>
		  union_converter();
 8003bfa:	f001 faab 	bl	8005154 <union_converter>
		  EGU_Buff_Load();
 8003bfe:	f001 fc11 	bl	8005424 <EGU_Buff_Load>
		 // HAL_UART_Transmit(&huart3, Lora_Tx_Buffer, LORA_TX_BUFFER_SIZE, HAL_MAX_DELAY);
		 // HAL_UART_Transmit_IT(&huart3, Lora_Tx_Buffer, LORA_TX_BUFFER_SIZE);
		  HAL_UART_Transmit_DMA(&huart3, Lora_Tx_Buffer, LORA_TX_BUFFER_SIZE);
 8003c02:	224b      	movs	r2, #75	@ 0x4b
 8003c04:	4965      	ldr	r1, [pc, #404]	@ (8003d9c <main+0x78c>)
 8003c06:	4866      	ldr	r0, [pc, #408]	@ (8003da0 <main+0x790>)
 8003c08:	f006 fec8 	bl	800a99c <HAL_UART_Transmit_DMA>
		  flag_lora=0;
 8003c0c:	4b60      	ldr	r3, [pc, #384]	@ (8003d90 <main+0x780>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	701a      	strb	r2, [r3, #0]
	  }

/*************************************************************************************/

		if(flag_megu==1)
 8003c12:	4b64      	ldr	r3, [pc, #400]	@ (8003da4 <main+0x794>)
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d109      	bne.n	8003c2e <main+0x61e>
		{

			HAL_UART_Transmit(&huart6, EGU_durum_sorgusu, 5, 1000);
 8003c1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c1e:	2205      	movs	r2, #5
 8003c20:	4961      	ldr	r1, [pc, #388]	@ (8003da8 <main+0x798>)
 8003c22:	4862      	ldr	r0, [pc, #392]	@ (8003dac <main+0x79c>)
 8003c24:	f006 fd72 	bl	800a70c <HAL_UART_Transmit>
			flag_megu=0;
 8003c28:	4b5e      	ldr	r3, [pc, #376]	@ (8003da4 <main+0x794>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	701a      	strb	r2, [r3, #0]
		}


/*************************************************************************************/
	  if(altitude>altitude_max) altitude_max = altitude;
 8003c2e:	4b49      	ldr	r3, [pc, #292]	@ (8003d54 <main+0x744>)
 8003c30:	ed93 7a00 	vldr	s14, [r3]
 8003c34:	4b5e      	ldr	r3, [pc, #376]	@ (8003db0 <main+0x7a0>)
 8003c36:	edd3 7a00 	vldr	s15, [r3]
 8003c3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c42:	dd03      	ble.n	8003c4c <main+0x63c>
 8003c44:	4b43      	ldr	r3, [pc, #268]	@ (8003d54 <main+0x744>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a59      	ldr	r2, [pc, #356]	@ (8003db0 <main+0x7a0>)
 8003c4a:	6013      	str	r3, [r2, #0]

	  if(speed>speed_max) speed_max = speed;
 8003c4c:	4b4d      	ldr	r3, [pc, #308]	@ (8003d84 <main+0x774>)
 8003c4e:	ed93 7a00 	vldr	s14, [r3]
 8003c52:	4b58      	ldr	r3, [pc, #352]	@ (8003db4 <main+0x7a4>)
 8003c54:	edd3 7a00 	vldr	s15, [r3]
 8003c58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c60:	dd03      	ble.n	8003c6a <main+0x65a>
 8003c62:	4b48      	ldr	r3, [pc, #288]	@ (8003d84 <main+0x774>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a53      	ldr	r2, [pc, #332]	@ (8003db4 <main+0x7a4>)
 8003c68:	6013      	str	r3, [r2, #0]

	  if( Lsm_Sensor.Accel_X> x_max) x_max =  Lsm_Sensor.Accel_X;
 8003c6a:	4b2d      	ldr	r3, [pc, #180]	@ (8003d20 <main+0x710>)
 8003c6c:	ed93 7a00 	vldr	s14, [r3]
 8003c70:	4b51      	ldr	r3, [pc, #324]	@ (8003db8 <main+0x7a8>)
 8003c72:	edd3 7a00 	vldr	s15, [r3]
 8003c76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c7e:	dd03      	ble.n	8003c88 <main+0x678>
 8003c80:	4b27      	ldr	r3, [pc, #156]	@ (8003d20 <main+0x710>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a4c      	ldr	r2, [pc, #304]	@ (8003db8 <main+0x7a8>)
 8003c86:	6013      	str	r3, [r2, #0]

	  if(flag_adc >=20 && flag_adc_cnt ==1)
 8003c88:	4b4c      	ldr	r3, [pc, #304]	@ (8003dbc <main+0x7ac>)
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	2b13      	cmp	r3, #19
 8003c8e:	f240 80c1 	bls.w	8003e14 <main+0x804>
 8003c92:	4b4b      	ldr	r3, [pc, #300]	@ (8003dc0 <main+0x7b0>)
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	f040 80bc 	bne.w	8003e14 <main+0x804>
	  {
		  if(adc > 2476) adc = 2234;
 8003c9c:	4b49      	ldr	r3, [pc, #292]	@ (8003dc4 <main+0x7b4>)
 8003c9e:	edd3 7a00 	vldr	s15, [r3]
 8003ca2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8003dc8 <main+0x7b8>
 8003ca6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cae:	dd02      	ble.n	8003cb6 <main+0x6a6>
 8003cb0:	4b44      	ldr	r3, [pc, #272]	@ (8003dc4 <main+0x7b4>)
 8003cb2:	4a46      	ldr	r2, [pc, #280]	@ (8003dcc <main+0x7bc>)
 8003cb4:	601a      	str	r2, [r3, #0]
		  if(adc < 1755) adc = 1755;
 8003cb6:	4b43      	ldr	r3, [pc, #268]	@ (8003dc4 <main+0x7b4>)
 8003cb8:	edd3 7a00 	vldr	s15, [r3]
 8003cbc:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003dd0 <main+0x7c0>
 8003cc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc8:	d502      	bpl.n	8003cd0 <main+0x6c0>
 8003cca:	4b3e      	ldr	r3, [pc, #248]	@ (8003dc4 <main+0x7b4>)
 8003ccc:	4a41      	ldr	r2, [pc, #260]	@ (8003dd4 <main+0x7c4>)
 8003cce:	601a      	str	r2, [r3, #0]
		  // 6V = 1755 adc val 1,41V
		  // 8.4V = 2476 adc val 1,99V 0,58V
		 adc_pil_val=(float)( ( ( (adc/4095)*3.3)-1.41) / (1.99-1.41) ) *100 ; // pil conv
 8003cd0:	4b3c      	ldr	r3, [pc, #240]	@ (8003dc4 <main+0x7b4>)
 8003cd2:	edd3 7a00 	vldr	s15, [r3]
 8003cd6:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8003dd8 <main+0x7c8>
 8003cda:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003cde:	ee16 0a90 	vmov	r0, s13
 8003ce2:	f7fc fc49 	bl	8000578 <__aeabi_f2d>
 8003ce6:	a30a      	add	r3, pc, #40	@ (adr r3, 8003d10 <main+0x700>)
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	f7fc fc9c 	bl	8000628 <__aeabi_dmul>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	4610      	mov	r0, r2
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	a307      	add	r3, pc, #28	@ (adr r3, 8003d18 <main+0x708>)
 8003cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfe:	f7fc fadb 	bl	80002b8 <__aeabi_dsub>
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	e069      	b.n	8003ddc <main+0x7cc>
 8003d08:	8f5c28f6 	.word	0x8f5c28f6
 8003d0c:	400af5c2 	.word	0x400af5c2
 8003d10:	66666666 	.word	0x66666666
 8003d14:	400a6666 	.word	0x400a6666
 8003d18:	28f5c28f 	.word	0x28f5c28f
 8003d1c:	3ff68f5c 	.word	0x3ff68f5c
 8003d20:	2000084c 	.word	0x2000084c
 8003d24:	20000688 	.word	0x20000688
 8003d28:	20000824 	.word	0x20000824
 8003d2c:	20000674 	.word	0x20000674
 8003d30:	2000068c 	.word	0x2000068c
 8003d34:	20000838 	.word	0x20000838
 8003d38:	20000678 	.word	0x20000678
 8003d3c:	20000649 	.word	0x20000649
 8003d40:	20000664 	.word	0x20000664
 8003d44:	2000067c 	.word	0x2000067c
 8003d48:	2000064a 	.word	0x2000064a
 8003d4c:	20000646 	.word	0x20000646
 8003d50:	20000647 	.word	0x20000647
 8003d54:	200006e0 	.word	0x200006e0
 8003d58:	200006ec 	.word	0x200006ec
 8003d5c:	20000874 	.word	0x20000874
 8003d60:	200008c0 	.word	0x200008c0
 8003d64:	200008b4 	.word	0x200008b4
 8003d68:	40590000 	.word	0x40590000
 8003d6c:	200006d8 	.word	0x200006d8
 8003d70:	200006dc 	.word	0x200006dc
 8003d74:	200006d4 	.word	0x200006d4
 8003d78:	200006f8 	.word	0x200006f8
 8003d7c:	200007c0 	.word	0x200007c0
 8003d80:	200006e4 	.word	0x200006e4
 8003d84:	200006f0 	.word	0x200006f0
 8003d88:	2000064b 	.word	0x2000064b
 8003d8c:	20000710 	.word	0x20000710
 8003d90:	20000644 	.word	0x20000644
 8003d94:	20000704 	.word	0x20000704
 8003d98:	40020400 	.word	0x40020400
 8003d9c:	20000550 	.word	0x20000550
 8003da0:	20000460 	.word	0x20000460
 8003da4:	20000645 	.word	0x20000645
 8003da8:	0800f930 	.word	0x0800f930
 8003dac:	200004a8 	.word	0x200004a8
 8003db0:	200006e8 	.word	0x200006e8
 8003db4:	200006f4 	.word	0x200006f4
 8003db8:	20000680 	.word	0x20000680
 8003dbc:	2000064c 	.word	0x2000064c
 8003dc0:	2000064d 	.word	0x2000064d
 8003dc4:	20000700 	.word	0x20000700
 8003dc8:	451ac000 	.word	0x451ac000
 8003dcc:	450ba000 	.word	0x450ba000
 8003dd0:	44db6000 	.word	0x44db6000
 8003dd4:	44db6000 	.word	0x44db6000
 8003dd8:	457ff000 	.word	0x457ff000
 8003ddc:	4610      	mov	r0, r2
 8003dde:	4619      	mov	r1, r3
 8003de0:	a3ac      	add	r3, pc, #688	@ (adr r3, 8004094 <main+0xa84>)
 8003de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de6:	f7fc fd49 	bl	800087c <__aeabi_ddiv>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	4610      	mov	r0, r2
 8003df0:	4619      	mov	r1, r3
 8003df2:	f7fc ff11 	bl	8000c18 <__aeabi_d2f>
 8003df6:	ee07 0a10 	vmov	s14, r0
 8003dfa:	eddf 7a91 	vldr	s15, [pc, #580]	@ 8004040 <main+0xa30>
 8003dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e02:	4b90      	ldr	r3, [pc, #576]	@ (8004044 <main+0xa34>)
 8003e04:	edc3 7a00 	vstr	s15, [r3]
		 // adc_pil_val = (adc-1755)/(2746-1755)*100;
		 flag_adc_cnt =0;
 8003e08:	4b8f      	ldr	r3, [pc, #572]	@ (8004048 <main+0xa38>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	701a      	strb	r2, [r3, #0]
		 flag_adc=0;
 8003e0e:	4b8f      	ldr	r3, [pc, #572]	@ (800404c <main+0xa3c>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	701a      	strb	r2, [r3, #0]
	  }

/*************************************************************************************/

      magnetic_switch = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14);
 8003e14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003e18:	488d      	ldr	r0, [pc, #564]	@ (8004050 <main+0xa40>)
 8003e1a:	f003 fc6b 	bl	80076f4 <HAL_GPIO_ReadPin>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	4b8c      	ldr	r3, [pc, #560]	@ (8004054 <main+0xa44>)
 8003e24:	701a      	strb	r2, [r3, #0]
      button_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 8003e26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e2a:	4889      	ldr	r0, [pc, #548]	@ (8004050 <main+0xa40>)
 8003e2c:	f003 fc62 	bl	80076f4 <HAL_GPIO_ReadPin>
 8003e30:	4603      	mov	r3, r0
 8003e32:	461a      	mov	r2, r3
 8003e34:	4b88      	ldr	r3, [pc, #544]	@ (8004058 <main+0xa48>)
 8003e36:	701a      	strb	r2, [r3, #0]

/*************************************************************************************/
      if(altitude_kalman > 100 ) flag_rampa_altitude =1;
 8003e38:	4b88      	ldr	r3, [pc, #544]	@ (800405c <main+0xa4c>)
 8003e3a:	edd3 7a00 	vldr	s15, [r3]
 8003e3e:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8004040 <main+0xa30>
 8003e42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e4a:	dd02      	ble.n	8003e52 <main+0x842>
 8003e4c:	4b84      	ldr	r3, [pc, #528]	@ (8004060 <main+0xa50>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	701a      	strb	r2, [r3, #0]

      switch(SUSTAINER)
 8003e52:	4b84      	ldr	r3, [pc, #528]	@ (8004064 <main+0xa54>)
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	2b06      	cmp	r3, #6
 8003e58:	f63f ad4b 	bhi.w	80038f2 <main+0x2e2>
 8003e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e64 <main+0x854>)
 8003e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e62:	bf00      	nop
 8003e64:	08003e81 	.word	0x08003e81
 8003e68:	08003ec7 	.word	0x08003ec7
 8003e6c:	08003ed9 	.word	0x08003ed9
 8003e70:	08003f35 	.word	0x08003f35
 8003e74:	08003f83 	.word	0x08003f83
 8003e78:	08003fd3 	.word	0x08003fd3
 8003e7c:	080038f3 	.word	0x080038f3
	{
      case RAMPA :

    	  if(rampa_accel >10 && flag_new_imu_data ==1)
 8003e80:	4b79      	ldr	r3, [pc, #484]	@ (8004068 <main+0xa58>)
 8003e82:	edd3 7a00 	vldr	s15, [r3]
 8003e86:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003e8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e92:	dd0c      	ble.n	8003eae <main+0x89e>
 8003e94:	4b75      	ldr	r3, [pc, #468]	@ (800406c <main+0xa5c>)
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d108      	bne.n	8003eae <main+0x89e>
    	  {
    		  flag_new_imu_data =0;
 8003e9c:	4b73      	ldr	r3, [pc, #460]	@ (800406c <main+0xa5c>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	701a      	strb	r2, [r3, #0]
    		  flag_kontrol_5x++;
 8003ea2:	4b73      	ldr	r3, [pc, #460]	@ (8004070 <main+0xa60>)
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	b2da      	uxtb	r2, r3
 8003eaa:	4b71      	ldr	r3, [pc, #452]	@ (8004070 <main+0xa60>)
 8003eac:	701a      	strb	r2, [r3, #0]
    	  }

    	  if(flag_kontrol_5x >=5)
 8003eae:	4b70      	ldr	r3, [pc, #448]	@ (8004070 <main+0xa60>)
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	2b04      	cmp	r3, #4
 8003eb4:	f240 80b9 	bls.w	800402a <main+0xa1a>
    	  {
    		  flag_kontrol_5x =0;
 8003eb8:	4b6d      	ldr	r3, [pc, #436]	@ (8004070 <main+0xa60>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	701a      	strb	r2, [r3, #0]
    		  SUSTAINER=UCUS_BASLADI;
 8003ebe:	4b69      	ldr	r3, [pc, #420]	@ (8004064 <main+0xa54>)
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	701a      	strb	r2, [r3, #0]
    	  }

    	  break;
 8003ec4:	e0b1      	b.n	800402a <main+0xa1a>

      case UCUS_BASLADI :
    	  timer=HAL_GetTick();
 8003ec6:	f002 f8b1 	bl	800602c <HAL_GetTick>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	4a69      	ldr	r2, [pc, #420]	@ (8004074 <main+0xa64>)
 8003ece:	6013      	str	r3, [r2, #0]
    	  SUSTAINER=KADEMEAYRILDIMI;
 8003ed0:	4b64      	ldr	r3, [pc, #400]	@ (8004064 <main+0xa54>)
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	701a      	strb	r2, [r3, #0]


		  break;
 8003ed6:	e0b0      	b.n	800403a <main+0xa2a>

      case KADEMEAYRILDIMI :

    	  if( ( (magnetic_switch ==0 && (HAL_GetTick()-timer)>=4500) && flag_rampa_altitude ==1) || ((HAL_GetTick()-timer)==6500) )
 8003ed8:	4b5e      	ldr	r3, [pc, #376]	@ (8004054 <main+0xa44>)
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10d      	bne.n	8003efc <main+0x8ec>
 8003ee0:	f002 f8a4 	bl	800602c <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	4b63      	ldr	r3, [pc, #396]	@ (8004074 <main+0xa64>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	f241 1293 	movw	r2, #4499	@ 0x1193
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d903      	bls.n	8003efc <main+0x8ec>
 8003ef4:	4b5a      	ldr	r3, [pc, #360]	@ (8004060 <main+0xa50>)
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d009      	beq.n	8003f10 <main+0x900>
 8003efc:	f002 f896 	bl	800602c <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	4b5c      	ldr	r3, [pc, #368]	@ (8004074 <main+0xa64>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f641 1264 	movw	r2, #6500	@ 0x1964
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d105      	bne.n	8003f1c <main+0x90c>
    	  {
    		  flag_kontrol_5x++;
 8003f10:	4b57      	ldr	r3, [pc, #348]	@ (8004070 <main+0xa60>)
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	3301      	adds	r3, #1
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	4b55      	ldr	r3, [pc, #340]	@ (8004070 <main+0xa60>)
 8003f1a:	701a      	strb	r2, [r3, #0]
    	  }
    	  if(flag_kontrol_5x >=5)
 8003f1c:	4b54      	ldr	r3, [pc, #336]	@ (8004070 <main+0xa60>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	2b04      	cmp	r3, #4
 8003f22:	f240 8084 	bls.w	800402e <main+0xa1e>
		  {
    		  SUSTAINER=AYRILDI;
 8003f26:	4b4f      	ldr	r3, [pc, #316]	@ (8004064 <main+0xa54>)
 8003f28:	2203      	movs	r2, #3
 8003f2a:	701a      	strb	r2, [r3, #0]
    		  flag_kontrol_5x=0;
 8003f2c:	4b50      	ldr	r3, [pc, #320]	@ (8004070 <main+0xa60>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 8003f32:	e07c      	b.n	800402e <main+0xa1e>

      case AYRILDI :

			HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 8003f34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f38:	2205      	movs	r2, #5
 8003f3a:	494f      	ldr	r1, [pc, #316]	@ (8004078 <main+0xa68>)
 8003f3c:	484f      	ldr	r0, [pc, #316]	@ (800407c <main+0xa6c>)
 8003f3e:	f006 fbe5 	bl	800a70c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 8003f42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f46:	2205      	movs	r2, #5
 8003f48:	494b      	ldr	r1, [pc, #300]	@ (8004078 <main+0xa68>)
 8003f4a:	484c      	ldr	r0, [pc, #304]	@ (800407c <main+0xa6c>)
 8003f4c:	f006 fbde 	bl	800a70c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 8003f50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f54:	2205      	movs	r2, #5
 8003f56:	4948      	ldr	r1, [pc, #288]	@ (8004078 <main+0xa68>)
 8003f58:	4848      	ldr	r0, [pc, #288]	@ (800407c <main+0xa6c>)
 8003f5a:	f006 fbd7 	bl	800a70c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 8003f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f62:	2205      	movs	r2, #5
 8003f64:	4944      	ldr	r1, [pc, #272]	@ (8004078 <main+0xa68>)
 8003f66:	4845      	ldr	r0, [pc, #276]	@ (800407c <main+0xa6c>)
 8003f68:	f006 fbd0 	bl	800a70c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 8003f6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f70:	2205      	movs	r2, #5
 8003f72:	4941      	ldr	r1, [pc, #260]	@ (8004078 <main+0xa68>)
 8003f74:	4841      	ldr	r0, [pc, #260]	@ (800407c <main+0xa6c>)
 8003f76:	f006 fbc9 	bl	800a70c <HAL_UART_Transmit>
			SUSTAINER=APOGEE;
 8003f7a:	4b3a      	ldr	r3, [pc, #232]	@ (8004064 <main+0xa54>)
 8003f7c:	2204      	movs	r2, #4
 8003f7e:	701a      	strb	r2, [r3, #0]
		  break;
 8003f80:	e05b      	b.n	800403a <main+0xa2a>

      case APOGEE :

    	  if(altitude < altitude_max  && flag_new_barometre_data ==1)
 8003f82:	4b3f      	ldr	r3, [pc, #252]	@ (8004080 <main+0xa70>)
 8003f84:	ed93 7a00 	vldr	s14, [r3]
 8003f88:	4b3e      	ldr	r3, [pc, #248]	@ (8004084 <main+0xa74>)
 8003f8a:	edd3 7a00 	vldr	s15, [r3]
 8003f8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f96:	d50c      	bpl.n	8003fb2 <main+0x9a2>
 8003f98:	4b3b      	ldr	r3, [pc, #236]	@ (8004088 <main+0xa78>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d108      	bne.n	8003fb2 <main+0x9a2>
		  {
    		  flag_new_barometre_data =0;
 8003fa0:	4b39      	ldr	r3, [pc, #228]	@ (8004088 <main+0xa78>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	701a      	strb	r2, [r3, #0]
			  flag_kontrol_5x++;
 8003fa6:	4b32      	ldr	r3, [pc, #200]	@ (8004070 <main+0xa60>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	3301      	adds	r3, #1
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	4b30      	ldr	r3, [pc, #192]	@ (8004070 <main+0xa60>)
 8003fb0:	701a      	strb	r2, [r3, #0]
		  }
    	  if(flag_kontrol_5x >=5)
 8003fb2:	4b2f      	ldr	r3, [pc, #188]	@ (8004070 <main+0xa60>)
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d93b      	bls.n	8004032 <main+0xa22>
    	  {
		    SUSTAINER=SUSTAINER_ANA;
 8003fba:	4b2a      	ldr	r3, [pc, #168]	@ (8004064 <main+0xa54>)
 8003fbc:	2205      	movs	r2, #5
 8003fbe:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	2110      	movs	r1, #16
 8003fc4:	4831      	ldr	r0, [pc, #196]	@ (800408c <main+0xa7c>)
 8003fc6:	f003 fbad 	bl	8007724 <HAL_GPIO_WritePin>
			flag_kontrol_5x=0;
 8003fca:	4b29      	ldr	r3, [pc, #164]	@ (8004070 <main+0xa60>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	701a      	strb	r2, [r3, #0]
			//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
    	  }


		  break;
 8003fd0:	e02f      	b.n	8004032 <main+0xa22>

      case SUSTAINER_ANA :
    	  if(altitude <= 500  && flag_new_barometre_data ==1)
 8003fd2:	4b2b      	ldr	r3, [pc, #172]	@ (8004080 <main+0xa70>)
 8003fd4:	edd3 7a00 	vldr	s15, [r3]
 8003fd8:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8004090 <main+0xa80>
 8003fdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fe4:	d80c      	bhi.n	8004000 <main+0x9f0>
 8003fe6:	4b28      	ldr	r3, [pc, #160]	@ (8004088 <main+0xa78>)
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d108      	bne.n	8004000 <main+0x9f0>
		  {
			  flag_new_barometre_data =0;
 8003fee:	4b26      	ldr	r3, [pc, #152]	@ (8004088 <main+0xa78>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	701a      	strb	r2, [r3, #0]
			  flag_kontrol_5x++;
 8003ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8004070 <main+0xa60>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8004070 <main+0xa60>)
 8003ffe:	701a      	strb	r2, [r3, #0]
		  }
    	  if(flag_kontrol_5x >=5)
 8004000:	4b1b      	ldr	r3, [pc, #108]	@ (8004070 <main+0xa60>)
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	2b04      	cmp	r3, #4
 8004006:	d916      	bls.n	8004036 <main+0xa26>
		  {
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8004008:	2201      	movs	r2, #1
 800400a:	2108      	movs	r1, #8
 800400c:	481f      	ldr	r0, [pc, #124]	@ (800408c <main+0xa7c>)
 800400e:	f003 fb89 	bl	8007724 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8004012:	2200      	movs	r2, #0
 8004014:	2110      	movs	r1, #16
 8004016:	481d      	ldr	r0, [pc, #116]	@ (800408c <main+0xa7c>)
 8004018:	f003 fb84 	bl	8007724 <HAL_GPIO_WritePin>
			flag_kontrol_5x=0;
 800401c:	4b14      	ldr	r3, [pc, #80]	@ (8004070 <main+0xa60>)
 800401e:	2200      	movs	r2, #0
 8004020:	701a      	strb	r2, [r3, #0]
			SUSTAINER=FINISH;
 8004022:	4b10      	ldr	r3, [pc, #64]	@ (8004064 <main+0xa54>)
 8004024:	2206      	movs	r2, #6
 8004026:	701a      	strb	r2, [r3, #0]
		  }

		  break;
 8004028:	e005      	b.n	8004036 <main+0xa26>
    	  break;
 800402a:	bf00      	nop
 800402c:	e461      	b.n	80038f2 <main+0x2e2>
		  break;
 800402e:	bf00      	nop
 8004030:	e45f      	b.n	80038f2 <main+0x2e2>
		  break;
 8004032:	bf00      	nop
 8004034:	e45d      	b.n	80038f2 <main+0x2e2>
		  break;
 8004036:	bf00      	nop
 8004038:	e45b      	b.n	80038f2 <main+0x2e2>
	  if(flag_sensor_imu ==1)
 800403a:	e45a      	b.n	80038f2 <main+0x2e2>
 800403c:	f3af 8000 	nop.w
 8004040:	42c80000 	.word	0x42c80000
 8004044:	200006fc 	.word	0x200006fc
 8004048:	2000064d 	.word	0x2000064d
 800404c:	2000064c 	.word	0x2000064c
 8004050:	40020800 	.word	0x40020800
 8004054:	20000651 	.word	0x20000651
 8004058:	20000652 	.word	0x20000652
 800405c:	200006e4 	.word	0x200006e4
 8004060:	2000064e 	.word	0x2000064e
 8004064:	2000070c 	.word	0x2000070c
 8004068:	2000067c 	.word	0x2000067c
 800406c:	2000064a 	.word	0x2000064a
 8004070:	20000650 	.word	0x20000650
 8004074:	20000708 	.word	0x20000708
 8004078:	0800f938 	.word	0x0800f938
 800407c:	200004a8 	.word	0x200004a8
 8004080:	200006e0 	.word	0x200006e0
 8004084:	200006e8 	.word	0x200006e8
 8004088:	2000064b 	.word	0x2000064b
 800408c:	40020400 	.word	0x40020400
 8004090:	43fa0000 	.word	0x43fa0000
 8004094:	28f5c290 	.word	0x28f5c290
 8004098:	3fe28f5c 	.word	0x3fe28f5c

0800409c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b094      	sub	sp, #80	@ 0x50
 80040a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040a2:	f107 031c 	add.w	r3, r7, #28
 80040a6:	2234      	movs	r2, #52	@ 0x34
 80040a8:	2100      	movs	r1, #0
 80040aa:	4618      	mov	r0, r3
 80040ac:	f008 fce5 	bl	800ca7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040b0:	f107 0308 	add.w	r3, r7, #8
 80040b4:	2200      	movs	r2, #0
 80040b6:	601a      	str	r2, [r3, #0]
 80040b8:	605a      	str	r2, [r3, #4]
 80040ba:	609a      	str	r2, [r3, #8]
 80040bc:	60da      	str	r2, [r3, #12]
 80040be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80040c0:	2300      	movs	r3, #0
 80040c2:	607b      	str	r3, [r7, #4]
 80040c4:	4b29      	ldr	r3, [pc, #164]	@ (800416c <SystemClock_Config+0xd0>)
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	4a28      	ldr	r2, [pc, #160]	@ (800416c <SystemClock_Config+0xd0>)
 80040ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80040d0:	4b26      	ldr	r3, [pc, #152]	@ (800416c <SystemClock_Config+0xd0>)
 80040d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040d8:	607b      	str	r3, [r7, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80040dc:	2300      	movs	r3, #0
 80040de:	603b      	str	r3, [r7, #0]
 80040e0:	4b23      	ldr	r3, [pc, #140]	@ (8004170 <SystemClock_Config+0xd4>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80040e8:	4a21      	ldr	r2, [pc, #132]	@ (8004170 <SystemClock_Config+0xd4>)
 80040ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004170 <SystemClock_Config+0xd4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80040f8:	603b      	str	r3, [r7, #0]
 80040fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80040fc:	2301      	movs	r3, #1
 80040fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004100:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004104:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004106:	2302      	movs	r3, #2
 8004108:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800410a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800410e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004110:	2304      	movs	r3, #4
 8004112:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8004114:	2354      	movs	r3, #84	@ 0x54
 8004116:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004118:	2302      	movs	r3, #2
 800411a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800411c:	2302      	movs	r3, #2
 800411e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004120:	2302      	movs	r3, #2
 8004122:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004124:	f107 031c 	add.w	r3, r7, #28
 8004128:	4618      	mov	r0, r3
 800412a:	f005 fb03 	bl	8009734 <HAL_RCC_OscConfig>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004134:	f001 fac2 	bl	80056bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004138:	230f      	movs	r3, #15
 800413a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800413c:	2302      	movs	r3, #2
 800413e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004140:	2300      	movs	r3, #0
 8004142:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004144:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004148:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800414a:	2300      	movs	r3, #0
 800414c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800414e:	f107 0308 	add.w	r3, r7, #8
 8004152:	2102      	movs	r1, #2
 8004154:	4618      	mov	r0, r3
 8004156:	f004 ffa3 	bl	80090a0 <HAL_RCC_ClockConfig>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8004160:	f001 faac 	bl	80056bc <Error_Handler>
  }
}
 8004164:	bf00      	nop
 8004166:	3750      	adds	r7, #80	@ 0x50
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40023800 	.word	0x40023800
 8004170:	40007000 	.word	0x40007000

08004174 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800417a:	463b      	mov	r3, r7
 800417c:	2200      	movs	r2, #0
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	605a      	str	r2, [r3, #4]
 8004182:	609a      	str	r2, [r3, #8]
 8004184:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004186:	4b21      	ldr	r3, [pc, #132]	@ (800420c <MX_ADC1_Init+0x98>)
 8004188:	4a21      	ldr	r2, [pc, #132]	@ (8004210 <MX_ADC1_Init+0x9c>)
 800418a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800418c:	4b1f      	ldr	r3, [pc, #124]	@ (800420c <MX_ADC1_Init+0x98>)
 800418e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004192:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004194:	4b1d      	ldr	r3, [pc, #116]	@ (800420c <MX_ADC1_Init+0x98>)
 8004196:	2200      	movs	r2, #0
 8004198:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800419a:	4b1c      	ldr	r3, [pc, #112]	@ (800420c <MX_ADC1_Init+0x98>)
 800419c:	2200      	movs	r2, #0
 800419e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80041a0:	4b1a      	ldr	r3, [pc, #104]	@ (800420c <MX_ADC1_Init+0x98>)
 80041a2:	2201      	movs	r2, #1
 80041a4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80041a6:	4b19      	ldr	r3, [pc, #100]	@ (800420c <MX_ADC1_Init+0x98>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80041ae:	4b17      	ldr	r3, [pc, #92]	@ (800420c <MX_ADC1_Init+0x98>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80041b4:	4b15      	ldr	r3, [pc, #84]	@ (800420c <MX_ADC1_Init+0x98>)
 80041b6:	4a17      	ldr	r2, [pc, #92]	@ (8004214 <MX_ADC1_Init+0xa0>)
 80041b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80041ba:	4b14      	ldr	r3, [pc, #80]	@ (800420c <MX_ADC1_Init+0x98>)
 80041bc:	2200      	movs	r2, #0
 80041be:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80041c0:	4b12      	ldr	r3, [pc, #72]	@ (800420c <MX_ADC1_Init+0x98>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80041c6:	4b11      	ldr	r3, [pc, #68]	@ (800420c <MX_ADC1_Init+0x98>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80041ce:	4b0f      	ldr	r3, [pc, #60]	@ (800420c <MX_ADC1_Init+0x98>)
 80041d0:	2201      	movs	r2, #1
 80041d2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80041d4:	480d      	ldr	r0, [pc, #52]	@ (800420c <MX_ADC1_Init+0x98>)
 80041d6:	f001 ff59 	bl	800608c <HAL_ADC_Init>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d001      	beq.n	80041e4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80041e0:	f001 fa6c 	bl	80056bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80041e4:	230c      	movs	r3, #12
 80041e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80041e8:	2301      	movs	r3, #1
 80041ea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80041ec:	2300      	movs	r3, #0
 80041ee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80041f0:	463b      	mov	r3, r7
 80041f2:	4619      	mov	r1, r3
 80041f4:	4805      	ldr	r0, [pc, #20]	@ (800420c <MX_ADC1_Init+0x98>)
 80041f6:	f002 f99d 	bl	8006534 <HAL_ADC_ConfigChannel>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004200:	f001 fa5c 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004204:	bf00      	nop
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	20000204 	.word	0x20000204
 8004210:	40012000 	.word	0x40012000
 8004214:	0f000001 	.word	0x0f000001

08004218 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800421c:	4b12      	ldr	r3, [pc, #72]	@ (8004268 <MX_I2C1_Init+0x50>)
 800421e:	4a13      	ldr	r2, [pc, #76]	@ (800426c <MX_I2C1_Init+0x54>)
 8004220:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8004222:	4b11      	ldr	r3, [pc, #68]	@ (8004268 <MX_I2C1_Init+0x50>)
 8004224:	4a12      	ldr	r2, [pc, #72]	@ (8004270 <MX_I2C1_Init+0x58>)
 8004226:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004228:	4b0f      	ldr	r3, [pc, #60]	@ (8004268 <MX_I2C1_Init+0x50>)
 800422a:	2200      	movs	r2, #0
 800422c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800422e:	4b0e      	ldr	r3, [pc, #56]	@ (8004268 <MX_I2C1_Init+0x50>)
 8004230:	2200      	movs	r2, #0
 8004232:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004234:	4b0c      	ldr	r3, [pc, #48]	@ (8004268 <MX_I2C1_Init+0x50>)
 8004236:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800423a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800423c:	4b0a      	ldr	r3, [pc, #40]	@ (8004268 <MX_I2C1_Init+0x50>)
 800423e:	2200      	movs	r2, #0
 8004240:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004242:	4b09      	ldr	r3, [pc, #36]	@ (8004268 <MX_I2C1_Init+0x50>)
 8004244:	2200      	movs	r2, #0
 8004246:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004248:	4b07      	ldr	r3, [pc, #28]	@ (8004268 <MX_I2C1_Init+0x50>)
 800424a:	2200      	movs	r2, #0
 800424c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800424e:	4b06      	ldr	r3, [pc, #24]	@ (8004268 <MX_I2C1_Init+0x50>)
 8004250:	2200      	movs	r2, #0
 8004252:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004254:	4804      	ldr	r0, [pc, #16]	@ (8004268 <MX_I2C1_Init+0x50>)
 8004256:	f003 fa7f 	bl	8007758 <HAL_I2C_Init>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004260:	f001 fa2c 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004264:	bf00      	nop
 8004266:	bd80      	pop	{r7, pc}
 8004268:	2000024c 	.word	0x2000024c
 800426c:	40005400 	.word	0x40005400
 8004270:	00061a80 	.word	0x00061a80

08004274 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004278:	4b17      	ldr	r3, [pc, #92]	@ (80042d8 <MX_SPI1_Init+0x64>)
 800427a:	4a18      	ldr	r2, [pc, #96]	@ (80042dc <MX_SPI1_Init+0x68>)
 800427c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800427e:	4b16      	ldr	r3, [pc, #88]	@ (80042d8 <MX_SPI1_Init+0x64>)
 8004280:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004284:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004286:	4b14      	ldr	r3, [pc, #80]	@ (80042d8 <MX_SPI1_Init+0x64>)
 8004288:	2200      	movs	r2, #0
 800428a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800428c:	4b12      	ldr	r3, [pc, #72]	@ (80042d8 <MX_SPI1_Init+0x64>)
 800428e:	2200      	movs	r2, #0
 8004290:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004292:	4b11      	ldr	r3, [pc, #68]	@ (80042d8 <MX_SPI1_Init+0x64>)
 8004294:	2200      	movs	r2, #0
 8004296:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004298:	4b0f      	ldr	r3, [pc, #60]	@ (80042d8 <MX_SPI1_Init+0x64>)
 800429a:	2200      	movs	r2, #0
 800429c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800429e:	4b0e      	ldr	r3, [pc, #56]	@ (80042d8 <MX_SPI1_Init+0x64>)
 80042a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042a6:	4b0c      	ldr	r3, [pc, #48]	@ (80042d8 <MX_SPI1_Init+0x64>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042ac:	4b0a      	ldr	r3, [pc, #40]	@ (80042d8 <MX_SPI1_Init+0x64>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042b2:	4b09      	ldr	r3, [pc, #36]	@ (80042d8 <MX_SPI1_Init+0x64>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042b8:	4b07      	ldr	r3, [pc, #28]	@ (80042d8 <MX_SPI1_Init+0x64>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80042be:	4b06      	ldr	r3, [pc, #24]	@ (80042d8 <MX_SPI1_Init+0x64>)
 80042c0:	220a      	movs	r2, #10
 80042c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80042c4:	4804      	ldr	r0, [pc, #16]	@ (80042d8 <MX_SPI1_Init+0x64>)
 80042c6:	f005 fcd3 	bl	8009c70 <HAL_SPI_Init>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d001      	beq.n	80042d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80042d0:	f001 f9f4 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80042d4:	bf00      	nop
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	200002a0 	.word	0x200002a0
 80042dc:	40013000 	.word	0x40013000

080042e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042e6:	f107 0308 	add.w	r3, r7, #8
 80042ea:	2200      	movs	r2, #0
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	605a      	str	r2, [r3, #4]
 80042f0:	609a      	str	r2, [r3, #8]
 80042f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042f4:	463b      	mov	r3, r7
 80042f6:	2200      	movs	r2, #0
 80042f8:	601a      	str	r2, [r3, #0]
 80042fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80042fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004378 <MX_TIM2_Init+0x98>)
 80042fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004302:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400;
 8004304:	4b1c      	ldr	r3, [pc, #112]	@ (8004378 <MX_TIM2_Init+0x98>)
 8004306:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 800430a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800430c:	4b1a      	ldr	r3, [pc, #104]	@ (8004378 <MX_TIM2_Init+0x98>)
 800430e:	2200      	movs	r2, #0
 8004310:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16000-1;
 8004312:	4b19      	ldr	r3, [pc, #100]	@ (8004378 <MX_TIM2_Init+0x98>)
 8004314:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8004318:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800431a:	4b17      	ldr	r3, [pc, #92]	@ (8004378 <MX_TIM2_Init+0x98>)
 800431c:	2200      	movs	r2, #0
 800431e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004320:	4b15      	ldr	r3, [pc, #84]	@ (8004378 <MX_TIM2_Init+0x98>)
 8004322:	2200      	movs	r2, #0
 8004324:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004326:	4814      	ldr	r0, [pc, #80]	@ (8004378 <MX_TIM2_Init+0x98>)
 8004328:	f005 fd2b 	bl	8009d82 <HAL_TIM_Base_Init>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8004332:	f001 f9c3 	bl	80056bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004336:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800433a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800433c:	f107 0308 	add.w	r3, r7, #8
 8004340:	4619      	mov	r1, r3
 8004342:	480d      	ldr	r0, [pc, #52]	@ (8004378 <MX_TIM2_Init+0x98>)
 8004344:	f005 fecc 	bl	800a0e0 <HAL_TIM_ConfigClockSource>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800434e:	f001 f9b5 	bl	80056bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004352:	2300      	movs	r3, #0
 8004354:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004356:	2300      	movs	r3, #0
 8004358:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800435a:	463b      	mov	r3, r7
 800435c:	4619      	mov	r1, r3
 800435e:	4806      	ldr	r0, [pc, #24]	@ (8004378 <MX_TIM2_Init+0x98>)
 8004360:	f006 f8f4 	bl	800a54c <HAL_TIMEx_MasterConfigSynchronization>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800436a:	f001 f9a7 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800436e:	bf00      	nop
 8004370:	3718      	adds	r7, #24
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	200002f8 	.word	0x200002f8

0800437c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004382:	f107 0308 	add.w	r3, r7, #8
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	605a      	str	r2, [r3, #4]
 800438c:	609a      	str	r2, [r3, #8]
 800438e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004390:	463b      	mov	r3, r7
 8004392:	2200      	movs	r2, #0
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004398:	4b1d      	ldr	r3, [pc, #116]	@ (8004410 <MX_TIM3_Init+0x94>)
 800439a:	4a1e      	ldr	r2, [pc, #120]	@ (8004414 <MX_TIM3_Init+0x98>)
 800439c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400;
 800439e:	4b1c      	ldr	r3, [pc, #112]	@ (8004410 <MX_TIM3_Init+0x94>)
 80043a0:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 80043a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004410 <MX_TIM3_Init+0x94>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 300-1;
 80043ac:	4b18      	ldr	r3, [pc, #96]	@ (8004410 <MX_TIM3_Init+0x94>)
 80043ae:	f240 122b 	movw	r2, #299	@ 0x12b
 80043b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043b4:	4b16      	ldr	r3, [pc, #88]	@ (8004410 <MX_TIM3_Init+0x94>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043ba:	4b15      	ldr	r3, [pc, #84]	@ (8004410 <MX_TIM3_Init+0x94>)
 80043bc:	2200      	movs	r2, #0
 80043be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80043c0:	4813      	ldr	r0, [pc, #76]	@ (8004410 <MX_TIM3_Init+0x94>)
 80043c2:	f005 fcde 	bl	8009d82 <HAL_TIM_Base_Init>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80043cc:	f001 f976 	bl	80056bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80043d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80043d6:	f107 0308 	add.w	r3, r7, #8
 80043da:	4619      	mov	r1, r3
 80043dc:	480c      	ldr	r0, [pc, #48]	@ (8004410 <MX_TIM3_Init+0x94>)
 80043de:	f005 fe7f 	bl	800a0e0 <HAL_TIM_ConfigClockSource>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80043e8:	f001 f968 	bl	80056bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043ec:	2300      	movs	r3, #0
 80043ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043f0:	2300      	movs	r3, #0
 80043f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80043f4:	463b      	mov	r3, r7
 80043f6:	4619      	mov	r1, r3
 80043f8:	4805      	ldr	r0, [pc, #20]	@ (8004410 <MX_TIM3_Init+0x94>)
 80043fa:	f006 f8a7 	bl	800a54c <HAL_TIMEx_MasterConfigSynchronization>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004404:	f001 f95a 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004408:	bf00      	nop
 800440a:	3718      	adds	r7, #24
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20000340 	.word	0x20000340
 8004414:	40000400 	.word	0x40000400

08004418 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800441e:	f107 0308 	add.w	r3, r7, #8
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	605a      	str	r2, [r3, #4]
 8004428:	609a      	str	r2, [r3, #8]
 800442a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800442c:	463b      	mov	r3, r7
 800442e:	2200      	movs	r2, #0
 8004430:	601a      	str	r2, [r3, #0]
 8004432:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004434:	4b1d      	ldr	r3, [pc, #116]	@ (80044ac <MX_TIM4_Init+0x94>)
 8004436:	4a1e      	ldr	r2, [pc, #120]	@ (80044b0 <MX_TIM4_Init+0x98>)
 8004438:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8400;
 800443a:	4b1c      	ldr	r3, [pc, #112]	@ (80044ac <MX_TIM4_Init+0x94>)
 800443c:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 8004440:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004442:	4b1a      	ldr	r3, [pc, #104]	@ (80044ac <MX_TIM4_Init+0x94>)
 8004444:	2200      	movs	r2, #0
 8004446:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 8004448:	4b18      	ldr	r3, [pc, #96]	@ (80044ac <MX_TIM4_Init+0x94>)
 800444a:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800444e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004450:	4b16      	ldr	r3, [pc, #88]	@ (80044ac <MX_TIM4_Init+0x94>)
 8004452:	2200      	movs	r2, #0
 8004454:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004456:	4b15      	ldr	r3, [pc, #84]	@ (80044ac <MX_TIM4_Init+0x94>)
 8004458:	2200      	movs	r2, #0
 800445a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800445c:	4813      	ldr	r0, [pc, #76]	@ (80044ac <MX_TIM4_Init+0x94>)
 800445e:	f005 fc90 	bl	8009d82 <HAL_TIM_Base_Init>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d001      	beq.n	800446c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004468:	f001 f928 	bl	80056bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800446c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004470:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004472:	f107 0308 	add.w	r3, r7, #8
 8004476:	4619      	mov	r1, r3
 8004478:	480c      	ldr	r0, [pc, #48]	@ (80044ac <MX_TIM4_Init+0x94>)
 800447a:	f005 fe31 	bl	800a0e0 <HAL_TIM_ConfigClockSource>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004484:	f001 f91a 	bl	80056bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004488:	2300      	movs	r3, #0
 800448a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800448c:	2300      	movs	r3, #0
 800448e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004490:	463b      	mov	r3, r7
 8004492:	4619      	mov	r1, r3
 8004494:	4805      	ldr	r0, [pc, #20]	@ (80044ac <MX_TIM4_Init+0x94>)
 8004496:	f006 f859 	bl	800a54c <HAL_TIMEx_MasterConfigSynchronization>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80044a0:	f001 f90c 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80044a4:	bf00      	nop
 80044a6:	3718      	adds	r7, #24
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	20000388 	.word	0x20000388
 80044b0:	40000800 	.word	0x40000800

080044b4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80044b8:	4b11      	ldr	r3, [pc, #68]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044ba:	4a12      	ldr	r2, [pc, #72]	@ (8004504 <MX_UART4_Init+0x50>)
 80044bc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80044be:	4b10      	ldr	r3, [pc, #64]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044c4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80044c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80044cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80044d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80044d8:	4b09      	ldr	r3, [pc, #36]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044da:	220c      	movs	r2, #12
 80044dc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044de:	4b08      	ldr	r3, [pc, #32]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80044e4:	4b06      	ldr	r3, [pc, #24]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80044ea:	4805      	ldr	r0, [pc, #20]	@ (8004500 <MX_UART4_Init+0x4c>)
 80044ec:	f006 f8be 	bl	800a66c <HAL_UART_Init>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80044f6:	f001 f8e1 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80044fa:	bf00      	nop
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	200003d0 	.word	0x200003d0
 8004504:	40004c00 	.word	0x40004c00

08004508 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800450c:	4b11      	ldr	r3, [pc, #68]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 800450e:	4a12      	ldr	r2, [pc, #72]	@ (8004558 <MX_USART2_UART_Init+0x50>)
 8004510:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8004512:	4b10      	ldr	r3, [pc, #64]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 8004514:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004518:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800451a:	4b0e      	ldr	r3, [pc, #56]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 800451c:	2200      	movs	r2, #0
 800451e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004520:	4b0c      	ldr	r3, [pc, #48]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 8004522:	2200      	movs	r2, #0
 8004524:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004526:	4b0b      	ldr	r3, [pc, #44]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 8004528:	2200      	movs	r2, #0
 800452a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800452c:	4b09      	ldr	r3, [pc, #36]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 800452e:	220c      	movs	r2, #12
 8004530:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004532:	4b08      	ldr	r3, [pc, #32]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 8004534:	2200      	movs	r2, #0
 8004536:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004538:	4b06      	ldr	r3, [pc, #24]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 800453a:	2200      	movs	r2, #0
 800453c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800453e:	4805      	ldr	r0, [pc, #20]	@ (8004554 <MX_USART2_UART_Init+0x4c>)
 8004540:	f006 f894 	bl	800a66c <HAL_UART_Init>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800454a:	f001 f8b7 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800454e:	bf00      	nop
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20000418 	.word	0x20000418
 8004558:	40004400 	.word	0x40004400

0800455c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004560:	4b11      	ldr	r3, [pc, #68]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 8004562:	4a12      	ldr	r2, [pc, #72]	@ (80045ac <MX_USART3_UART_Init+0x50>)
 8004564:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004566:	4b10      	ldr	r3, [pc, #64]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 8004568:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800456c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800456e:	4b0e      	ldr	r3, [pc, #56]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 8004570:	2200      	movs	r2, #0
 8004572:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004574:	4b0c      	ldr	r3, [pc, #48]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 8004576:	2200      	movs	r2, #0
 8004578:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800457a:	4b0b      	ldr	r3, [pc, #44]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 800457c:	2200      	movs	r2, #0
 800457e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004580:	4b09      	ldr	r3, [pc, #36]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 8004582:	220c      	movs	r2, #12
 8004584:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004586:	4b08      	ldr	r3, [pc, #32]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 8004588:	2200      	movs	r2, #0
 800458a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800458c:	4b06      	ldr	r3, [pc, #24]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 800458e:	2200      	movs	r2, #0
 8004590:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004592:	4805      	ldr	r0, [pc, #20]	@ (80045a8 <MX_USART3_UART_Init+0x4c>)
 8004594:	f006 f86a 	bl	800a66c <HAL_UART_Init>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800459e:	f001 f88d 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80045a2:	bf00      	nop
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	20000460 	.word	0x20000460
 80045ac:	40004800 	.word	0x40004800

080045b0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80045b4:	4b11      	ldr	r3, [pc, #68]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045b6:	4a12      	ldr	r2, [pc, #72]	@ (8004600 <MX_USART6_UART_Init+0x50>)
 80045b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 19200;
 80045ba:	4b10      	ldr	r3, [pc, #64]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045bc:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80045c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80045c2:	4b0e      	ldr	r3, [pc, #56]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80045c8:	4b0c      	ldr	r3, [pc, #48]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045ca:	2200      	movs	r2, #0
 80045cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80045ce:	4b0b      	ldr	r3, [pc, #44]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80045d4:	4b09      	ldr	r3, [pc, #36]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045d6:	220c      	movs	r2, #12
 80045d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045da:	4b08      	ldr	r3, [pc, #32]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045dc:	2200      	movs	r2, #0
 80045de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80045e0:	4b06      	ldr	r3, [pc, #24]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80045e6:	4805      	ldr	r0, [pc, #20]	@ (80045fc <MX_USART6_UART_Init+0x4c>)
 80045e8:	f006 f840 	bl	800a66c <HAL_UART_Init>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80045f2:	f001 f863 	bl	80056bc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80045f6:	bf00      	nop
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	200004a8 	.word	0x200004a8
 8004600:	40011400 	.word	0x40011400

08004604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800460a:	2300      	movs	r3, #0
 800460c:	607b      	str	r3, [r7, #4]
 800460e:	4b0c      	ldr	r3, [pc, #48]	@ (8004640 <MX_DMA_Init+0x3c>)
 8004610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004612:	4a0b      	ldr	r2, [pc, #44]	@ (8004640 <MX_DMA_Init+0x3c>)
 8004614:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004618:	6313      	str	r3, [r2, #48]	@ 0x30
 800461a:	4b09      	ldr	r3, [pc, #36]	@ (8004640 <MX_DMA_Init+0x3c>)
 800461c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004622:	607b      	str	r3, [r7, #4]
 8004624:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8004626:	2200      	movs	r2, #0
 8004628:	2100      	movs	r1, #0
 800462a:	200e      	movs	r0, #14
 800462c:	f002 fa95 	bl	8006b5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004630:	200e      	movs	r0, #14
 8004632:	f002 faae 	bl	8006b92 <HAL_NVIC_EnableIRQ>

}
 8004636:	bf00      	nop
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	40023800 	.word	0x40023800

08004644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b08a      	sub	sp, #40	@ 0x28
 8004648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800464a:	f107 0314 	add.w	r3, r7, #20
 800464e:	2200      	movs	r2, #0
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	605a      	str	r2, [r3, #4]
 8004654:	609a      	str	r2, [r3, #8]
 8004656:	60da      	str	r2, [r3, #12]
 8004658:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	613b      	str	r3, [r7, #16]
 800465e:	4b38      	ldr	r3, [pc, #224]	@ (8004740 <MX_GPIO_Init+0xfc>)
 8004660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004662:	4a37      	ldr	r2, [pc, #220]	@ (8004740 <MX_GPIO_Init+0xfc>)
 8004664:	f043 0304 	orr.w	r3, r3, #4
 8004668:	6313      	str	r3, [r2, #48]	@ 0x30
 800466a:	4b35      	ldr	r3, [pc, #212]	@ (8004740 <MX_GPIO_Init+0xfc>)
 800466c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	613b      	str	r3, [r7, #16]
 8004674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004676:	2300      	movs	r3, #0
 8004678:	60fb      	str	r3, [r7, #12]
 800467a:	4b31      	ldr	r3, [pc, #196]	@ (8004740 <MX_GPIO_Init+0xfc>)
 800467c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800467e:	4a30      	ldr	r2, [pc, #192]	@ (8004740 <MX_GPIO_Init+0xfc>)
 8004680:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004684:	6313      	str	r3, [r2, #48]	@ 0x30
 8004686:	4b2e      	ldr	r3, [pc, #184]	@ (8004740 <MX_GPIO_Init+0xfc>)
 8004688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004692:	2300      	movs	r3, #0
 8004694:	60bb      	str	r3, [r7, #8]
 8004696:	4b2a      	ldr	r3, [pc, #168]	@ (8004740 <MX_GPIO_Init+0xfc>)
 8004698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800469a:	4a29      	ldr	r2, [pc, #164]	@ (8004740 <MX_GPIO_Init+0xfc>)
 800469c:	f043 0301 	orr.w	r3, r3, #1
 80046a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80046a2:	4b27      	ldr	r3, [pc, #156]	@ (8004740 <MX_GPIO_Init+0xfc>)
 80046a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	60bb      	str	r3, [r7, #8]
 80046ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046ae:	2300      	movs	r3, #0
 80046b0:	607b      	str	r3, [r7, #4]
 80046b2:	4b23      	ldr	r3, [pc, #140]	@ (8004740 <MX_GPIO_Init+0xfc>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b6:	4a22      	ldr	r2, [pc, #136]	@ (8004740 <MX_GPIO_Init+0xfc>)
 80046b8:	f043 0302 	orr.w	r3, r3, #2
 80046bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80046be:	4b20      	ldr	r3, [pc, #128]	@ (8004740 <MX_GPIO_Init+0xfc>)
 80046c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	607b      	str	r3, [r7, #4]
 80046c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|CS_Pin|Buzzer_Pin|GATE_D_Pin
 80046ca:	2200      	movs	r2, #0
 80046cc:	f642 4112 	movw	r1, #11282	@ 0x2c12
 80046d0:	481c      	ldr	r0, [pc, #112]	@ (8004744 <MX_GPIO_Init+0x100>)
 80046d2:	f003 f827 	bl	8007724 <HAL_GPIO_WritePin>
                          |GATE_C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M0_Pin|M1_Pin|FN_Pin|Led2_Pin
 80046d6:	2200      	movs	r2, #0
 80046d8:	f246 011f 	movw	r1, #24607	@ 0x601f
 80046dc:	481a      	ldr	r0, [pc, #104]	@ (8004748 <MX_GPIO_Init+0x104>)
 80046de:	f003 f821 	bl	8007724 <HAL_GPIO_WritePin>
                          |Led1_Pin|GATE_B_Pin|GATE_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 CS_Pin Buzzer_Pin GATE_D_Pin
                           GATE_C_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|CS_Pin|Buzzer_Pin|GATE_D_Pin
 80046e2:	f642 4312 	movw	r3, #11282	@ 0x2c12
 80046e6:	617b      	str	r3, [r7, #20]
                          |GATE_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046e8:	2301      	movs	r3, #1
 80046ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ec:	2300      	movs	r3, #0
 80046ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046f0:	2300      	movs	r3, #0
 80046f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046f4:	f107 0314 	add.w	r3, r7, #20
 80046f8:	4619      	mov	r1, r3
 80046fa:	4812      	ldr	r0, [pc, #72]	@ (8004744 <MX_GPIO_Init+0x100>)
 80046fc:	f002 fe66 	bl	80073cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 Button_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|Button_Pin;
 8004700:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8004704:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004706:	2300      	movs	r3, #0
 8004708:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470a:	2300      	movs	r3, #0
 800470c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800470e:	f107 0314 	add.w	r3, r7, #20
 8004712:	4619      	mov	r1, r3
 8004714:	480b      	ldr	r0, [pc, #44]	@ (8004744 <MX_GPIO_Init+0x100>)
 8004716:	f002 fe59 	bl	80073cc <HAL_GPIO_Init>

  /*Configure GPIO pins : M0_Pin M1_Pin FN_Pin Led2_Pin
                           Led1_Pin GATE_B_Pin GATE_A_Pin */
  GPIO_InitStruct.Pin = M0_Pin|M1_Pin|FN_Pin|Led2_Pin
 800471a:	f246 031f 	movw	r3, #24607	@ 0x601f
 800471e:	617b      	str	r3, [r7, #20]
                          |Led1_Pin|GATE_B_Pin|GATE_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004720:	2301      	movs	r3, #1
 8004722:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004724:	2300      	movs	r3, #0
 8004726:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004728:	2300      	movs	r3, #0
 800472a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800472c:	f107 0314 	add.w	r3, r7, #20
 8004730:	4619      	mov	r1, r3
 8004732:	4805      	ldr	r0, [pc, #20]	@ (8004748 <MX_GPIO_Init+0x104>)
 8004734:	f002 fe4a 	bl	80073cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004738:	bf00      	nop
 800473a:	3728      	adds	r7, #40	@ 0x28
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40023800 	.word	0x40023800
 8004744:	40020800 	.word	0x40020800
 8004748:	40020400 	.word	0x40020400

0800474c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]

	if(htim==&htim2)// Lora timer
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a19      	ldr	r2, [pc, #100]	@ (80047bc <HAL_TIM_PeriodElapsedCallback+0x70>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d102      	bne.n	8004762 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		flag_lora=1;
 800475c:	4b18      	ldr	r3, [pc, #96]	@ (80047c0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800475e:	2201      	movs	r2, #1
 8004760:	701a      	strb	r2, [r3, #0]
	}

	if(htim==&htim3)// sensor timer 30ms
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a17      	ldr	r2, [pc, #92]	@ (80047c4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d112      	bne.n	8004790 <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		flag_sensor_imu=1;
 800476a:	4b17      	ldr	r3, [pc, #92]	@ (80047c8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800476c:	2201      	movs	r2, #1
 800476e:	701a      	strb	r2, [r3, #0]

		flag_counter++;
 8004770:	4b16      	ldr	r3, [pc, #88]	@ (80047cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	3301      	adds	r3, #1
 8004776:	b2da      	uxtb	r2, r3
 8004778:	4b14      	ldr	r3, [pc, #80]	@ (80047cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 800477a:	701a      	strb	r2, [r3, #0]
		if(flag_counter == 10)
 800477c:	4b13      	ldr	r3, [pc, #76]	@ (80047cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	2b0a      	cmp	r3, #10
 8004782:	d105      	bne.n	8004790 <HAL_TIM_PeriodElapsedCallback+0x44>
		{
			flag_sensor_barometre =1;
 8004784:	4b12      	ldr	r3, [pc, #72]	@ (80047d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004786:	2201      	movs	r2, #1
 8004788:	701a      	strb	r2, [r3, #0]
			flag_counter=0;
 800478a:	4b10      	ldr	r3, [pc, #64]	@ (80047cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 800478c:	2200      	movs	r2, #0
 800478e:	701a      	strb	r2, [r3, #0]
		}
	}

	if(htim==&htim4)// megü timer
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a10      	ldr	r2, [pc, #64]	@ (80047d4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d10b      	bne.n	80047b0 <HAL_TIM_PeriodElapsedCallback+0x64>
	{
		flag_megu=1;
 8004798:	4b0f      	ldr	r3, [pc, #60]	@ (80047d8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800479a:	2201      	movs	r2, #1
 800479c:	701a      	strb	r2, [r3, #0]
		flag_adc++;
 800479e:	4b0f      	ldr	r3, [pc, #60]	@ (80047dc <HAL_TIM_PeriodElapsedCallback+0x90>)
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	3301      	adds	r3, #1
 80047a4:	b2da      	uxtb	r2, r3
 80047a6:	4b0d      	ldr	r3, [pc, #52]	@ (80047dc <HAL_TIM_PeriodElapsedCallback+0x90>)
 80047a8:	701a      	strb	r2, [r3, #0]
		flag_flash_200ms=1;
 80047aa:	4b0d      	ldr	r3, [pc, #52]	@ (80047e0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80047ac:	2201      	movs	r2, #1
 80047ae:	701a      	strb	r2, [r3, #0]

	}

}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr
 80047bc:	200002f8 	.word	0x200002f8
 80047c0:	20000644 	.word	0x20000644
 80047c4:	20000340 	.word	0x20000340
 80047c8:	20000646 	.word	0x20000646
 80047cc:	20000648 	.word	0x20000648
 80047d0:	20000647 	.word	0x20000647
 80047d4:	20000388 	.word	0x20000388
 80047d8:	20000645 	.word	0x20000645
 80047dc:	2000064c 	.word	0x2000064c
 80047e0:	2000064f 	.word	0x2000064f

080047e4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
	if(huart==&huart2){
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a29      	ldr	r2, [pc, #164]	@ (8004894 <HAL_UART_RxCpltCallback+0xb0>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d127      	bne.n	8004844 <HAL_UART_RxCpltCallback+0x60>
	if(rx_data_gps != '\n' && rx_index_gps < RX_BUFFER_SIZE) {
 80047f4:	4b28      	ldr	r3, [pc, #160]	@ (8004898 <HAL_UART_RxCpltCallback+0xb4>)
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	2b0a      	cmp	r3, #10
 80047fa:	d010      	beq.n	800481e <HAL_UART_RxCpltCallback+0x3a>
 80047fc:	4b27      	ldr	r3, [pc, #156]	@ (800489c <HAL_UART_RxCpltCallback+0xb8>)
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	b25b      	sxtb	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	db0b      	blt.n	800481e <HAL_UART_RxCpltCallback+0x3a>
		rx_buffer_gps[rx_index_gps++] = rx_data_gps;
 8004806:	4b25      	ldr	r3, [pc, #148]	@ (800489c <HAL_UART_RxCpltCallback+0xb8>)
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	1c5a      	adds	r2, r3, #1
 800480c:	b2d1      	uxtb	r1, r2
 800480e:	4a23      	ldr	r2, [pc, #140]	@ (800489c <HAL_UART_RxCpltCallback+0xb8>)
 8004810:	7011      	strb	r1, [r2, #0]
 8004812:	461a      	mov	r2, r3
 8004814:	4b20      	ldr	r3, [pc, #128]	@ (8004898 <HAL_UART_RxCpltCallback+0xb4>)
 8004816:	7819      	ldrb	r1, [r3, #0]
 8004818:	4b21      	ldr	r3, [pc, #132]	@ (80048a0 <HAL_UART_RxCpltCallback+0xbc>)
 800481a:	5499      	strb	r1, [r3, r2]
 800481c:	e00d      	b.n	800483a <HAL_UART_RxCpltCallback+0x56>
	} else {
		lwgps_process(&gps, rx_buffer_gps, rx_index_gps+1);
 800481e:	4b1f      	ldr	r3, [pc, #124]	@ (800489c <HAL_UART_RxCpltCallback+0xb8>)
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	3301      	adds	r3, #1
 8004824:	461a      	mov	r2, r3
 8004826:	491e      	ldr	r1, [pc, #120]	@ (80048a0 <HAL_UART_RxCpltCallback+0xbc>)
 8004828:	481e      	ldr	r0, [pc, #120]	@ (80048a4 <HAL_UART_RxCpltCallback+0xc0>)
 800482a:	f7fe fe2f 	bl	800348c <lwgps_process>
		rx_index_gps = 0;
 800482e:	4b1b      	ldr	r3, [pc, #108]	@ (800489c <HAL_UART_RxCpltCallback+0xb8>)
 8004830:	2200      	movs	r2, #0
 8004832:	701a      	strb	r2, [r3, #0]
		rx_data_gps = 0;
 8004834:	4b18      	ldr	r3, [pc, #96]	@ (8004898 <HAL_UART_RxCpltCallback+0xb4>)
 8004836:	2200      	movs	r2, #0
 8004838:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, &rx_data_gps, 1);
 800483a:	2201      	movs	r2, #1
 800483c:	4916      	ldr	r1, [pc, #88]	@ (8004898 <HAL_UART_RxCpltCallback+0xb4>)
 800483e:	4815      	ldr	r0, [pc, #84]	@ (8004894 <HAL_UART_RxCpltCallback+0xb0>)
 8004840:	f006 f886 	bl	800a950 <HAL_UART_Receive_IT>
	}

	if(huart == &huart6){
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a18      	ldr	r2, [pc, #96]	@ (80048a8 <HAL_UART_RxCpltCallback+0xc4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d11e      	bne.n	800488a <HAL_UART_RxCpltCallback+0xa6>
		if(rx_data_EGU != '\n' && rx_index_EGU <34){//sol taraf silinebilir
 800484c:	4b17      	ldr	r3, [pc, #92]	@ (80048ac <HAL_UART_RxCpltCallback+0xc8>)
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	2b0a      	cmp	r3, #10
 8004852:	d00f      	beq.n	8004874 <HAL_UART_RxCpltCallback+0x90>
 8004854:	4b16      	ldr	r3, [pc, #88]	@ (80048b0 <HAL_UART_RxCpltCallback+0xcc>)
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	2b21      	cmp	r3, #33	@ 0x21
 800485a:	d80b      	bhi.n	8004874 <HAL_UART_RxCpltCallback+0x90>
			EGU_RX_BUFFER[rx_index_EGU++]=rx_data_EGU;
 800485c:	4b14      	ldr	r3, [pc, #80]	@ (80048b0 <HAL_UART_RxCpltCallback+0xcc>)
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	b2d1      	uxtb	r1, r2
 8004864:	4a12      	ldr	r2, [pc, #72]	@ (80048b0 <HAL_UART_RxCpltCallback+0xcc>)
 8004866:	7011      	strb	r1, [r2, #0]
 8004868:	461a      	mov	r2, r3
 800486a:	4b10      	ldr	r3, [pc, #64]	@ (80048ac <HAL_UART_RxCpltCallback+0xc8>)
 800486c:	7819      	ldrb	r1, [r3, #0]
 800486e:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <HAL_UART_RxCpltCallback+0xd0>)
 8004870:	5499      	strb	r1, [r3, r2]
 8004872:	e005      	b.n	8004880 <HAL_UART_RxCpltCallback+0x9c>

		}
		else
		{
			rx_data_EGU=0;
 8004874:	4b0d      	ldr	r3, [pc, #52]	@ (80048ac <HAL_UART_RxCpltCallback+0xc8>)
 8004876:	2200      	movs	r2, #0
 8004878:	701a      	strb	r2, [r3, #0]
			rx_index_EGU=0;
 800487a:	4b0d      	ldr	r3, [pc, #52]	@ (80048b0 <HAL_UART_RxCpltCallback+0xcc>)
 800487c:	2200      	movs	r2, #0
 800487e:	701a      	strb	r2, [r3, #0]

		}
	HAL_UART_Receive_IT(&huart6, &rx_data_EGU, 1);
 8004880:	2201      	movs	r2, #1
 8004882:	490a      	ldr	r1, [pc, #40]	@ (80048ac <HAL_UART_RxCpltCallback+0xc8>)
 8004884:	4808      	ldr	r0, [pc, #32]	@ (80048a8 <HAL_UART_RxCpltCallback+0xc4>)
 8004886:	f006 f863 	bl	800a950 <HAL_UART_Receive_IT>
		}
}
 800488a:	bf00      	nop
 800488c:	3708      	adds	r7, #8
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	20000418 	.word	0x20000418
 8004898:	20000641 	.word	0x20000641
 800489c:	20000643 	.word	0x20000643
 80048a0:	200005c0 	.word	0x200005c0
 80048a4:	20000710 	.word	0x20000710
 80048a8:	200004a8 	.word	0x200004a8
 80048ac:	20000640 	.word	0x20000640
 80048b0:	20000642 	.word	0x20000642
 80048b4:	2000059c 	.word	0x2000059c

080048b8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1 )
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a09      	ldr	r2, [pc, #36]	@ (80048ec <HAL_ADC_ConvCpltCallback+0x34>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d10c      	bne.n	80048e4 <HAL_ADC_ConvCpltCallback+0x2c>
	{
		adc= HAL_ADC_GetValue(&hadc1);
 80048ca:	4809      	ldr	r0, [pc, #36]	@ (80048f0 <HAL_ADC_ConvCpltCallback+0x38>)
 80048cc:	f001 fe10 	bl	80064f0 <HAL_ADC_GetValue>
 80048d0:	ee07 0a90 	vmov	s15, r0
 80048d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048d8:	4b06      	ldr	r3, [pc, #24]	@ (80048f4 <HAL_ADC_ConvCpltCallback+0x3c>)
 80048da:	edc3 7a00 	vstr	s15, [r3]
		flag_adc_cnt = 1;
 80048de:	4b06      	ldr	r3, [pc, #24]	@ (80048f8 <HAL_ADC_ConvCpltCallback+0x40>)
 80048e0:	2201      	movs	r2, #1
 80048e2:	701a      	strb	r2, [r3, #0]
	}
}
 80048e4:	bf00      	nop
 80048e6:	3708      	adds	r7, #8
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40012000 	.word	0x40012000
 80048f0:	20000204 	.word	0x20000204
 80048f4:	20000700 	.word	0x20000700
 80048f8:	2000064d 	.word	0x2000064d

080048fc <E220_write_register>:

int8_t E220_write_register(uint8_t reg,uint8_t parameter)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	4603      	mov	r3, r0
 8004904:	460a      	mov	r2, r1
 8004906:	71fb      	strb	r3, [r7, #7]
 8004908:	4613      	mov	r3, r2
 800490a:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 800490c:	2201      	movs	r2, #1
 800490e:	2101      	movs	r1, #1
 8004910:	481c      	ldr	r0, [pc, #112]	@ (8004984 <E220_write_register+0x88>)
 8004912:	f002 ff07 	bl	8007724 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 8004916:	2201      	movs	r2, #1
 8004918:	2102      	movs	r1, #2
 800491a:	481a      	ldr	r0, [pc, #104]	@ (8004984 <E220_write_register+0x88>)
 800491c:	f002 ff02 	bl	8007724 <HAL_GPIO_WritePin>

	HAL_Delay(3);
 8004920:	2003      	movs	r0, #3
 8004922:	f001 fb8f 	bl	8006044 <HAL_Delay>

	uint8_t send_data[4]={CMD_SET_REG,reg,1,parameter};
 8004926:	23c0      	movs	r3, #192	@ 0xc0
 8004928:	733b      	strb	r3, [r7, #12]
 800492a:	79fb      	ldrb	r3, [r7, #7]
 800492c:	737b      	strb	r3, [r7, #13]
 800492e:	2301      	movs	r3, #1
 8004930:	73bb      	strb	r3, [r7, #14]
 8004932:	79bb      	ldrb	r3, [r7, #6]
 8004934:	73fb      	strb	r3, [r7, #15]
	uint8_t receive_data[4]={0};
 8004936:	2300      	movs	r3, #0
 8004938:	60bb      	str	r3, [r7, #8]

	HAL_UART_Transmit(&huart3,send_data ,4, 100);
 800493a:	f107 010c 	add.w	r1, r7, #12
 800493e:	2364      	movs	r3, #100	@ 0x64
 8004940:	2204      	movs	r2, #4
 8004942:	4811      	ldr	r0, [pc, #68]	@ (8004988 <E220_write_register+0x8c>)
 8004944:	f005 fee2 	bl	800a70c <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, receive_data, 4, 100);
 8004948:	f107 0108 	add.w	r1, r7, #8
 800494c:	2364      	movs	r3, #100	@ 0x64
 800494e:	2204      	movs	r2, #4
 8004950:	480d      	ldr	r0, [pc, #52]	@ (8004988 <E220_write_register+0x8c>)
 8004952:	f005 ff66 	bl	800a822 <HAL_UART_Receive>


	if(receive_data[0]==CMD_READ_REG && receive_data[1]==reg && receive_data[2]==1 && receive_data[3] == parameter)
 8004956:	7a3b      	ldrb	r3, [r7, #8]
 8004958:	2bc1      	cmp	r3, #193	@ 0xc1
 800495a:	d10d      	bne.n	8004978 <E220_write_register+0x7c>
 800495c:	7a7b      	ldrb	r3, [r7, #9]
 800495e:	79fa      	ldrb	r2, [r7, #7]
 8004960:	429a      	cmp	r2, r3
 8004962:	d109      	bne.n	8004978 <E220_write_register+0x7c>
 8004964:	7abb      	ldrb	r3, [r7, #10]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d106      	bne.n	8004978 <E220_write_register+0x7c>
 800496a:	7afb      	ldrb	r3, [r7, #11]
 800496c:	79ba      	ldrb	r2, [r7, #6]
 800496e:	429a      	cmp	r2, r3
 8004970:	d102      	bne.n	8004978 <E220_write_register+0x7c>
		return receive_data[3];
 8004972:	7afb      	ldrb	r3, [r7, #11]
 8004974:	b25b      	sxtb	r3, r3
 8004976:	e001      	b.n	800497c <E220_write_register+0x80>
	else
		return -1;
 8004978:	f04f 33ff 	mov.w	r3, #4294967295

}
 800497c:	4618      	mov	r0, r3
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40020400 	.word	0x40020400
 8004988:	20000460 	.word	0x20000460

0800498c <E220_read_register>:
int8_t E220_read_register(uint8_t reg)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	4603      	mov	r3, r0
 8004994:	71fb      	strb	r3, [r7, #7]


	uint8_t send_data[3]={CMD_READ_REG,reg,1};
 8004996:	23c1      	movs	r3, #193	@ 0xc1
 8004998:	733b      	strb	r3, [r7, #12]
 800499a:	79fb      	ldrb	r3, [r7, #7]
 800499c:	737b      	strb	r3, [r7, #13]
 800499e:	2301      	movs	r3, #1
 80049a0:	73bb      	strb	r3, [r7, #14]
	uint8_t receive_data[4]={0};
 80049a2:	2300      	movs	r3, #0
 80049a4:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart3,send_data ,3, 100);
 80049a6:	f107 010c 	add.w	r1, r7, #12
 80049aa:	2364      	movs	r3, #100	@ 0x64
 80049ac:	2203      	movs	r2, #3
 80049ae:	480e      	ldr	r0, [pc, #56]	@ (80049e8 <E220_read_register+0x5c>)
 80049b0:	f005 feac 	bl	800a70c <HAL_UART_Transmit>



	HAL_UART_Receive(&huart3, receive_data, 4, 100);
 80049b4:	f107 0108 	add.w	r1, r7, #8
 80049b8:	2364      	movs	r3, #100	@ 0x64
 80049ba:	2204      	movs	r2, #4
 80049bc:	480a      	ldr	r0, [pc, #40]	@ (80049e8 <E220_read_register+0x5c>)
 80049be:	f005 ff30 	bl	800a822 <HAL_UART_Receive>

	if(receive_data[0]==CMD_READ_REG && receive_data[1]==reg && receive_data[2]==1)
 80049c2:	7a3b      	ldrb	r3, [r7, #8]
 80049c4:	2bc1      	cmp	r3, #193	@ 0xc1
 80049c6:	d109      	bne.n	80049dc <E220_read_register+0x50>
 80049c8:	7a7b      	ldrb	r3, [r7, #9]
 80049ca:	79fa      	ldrb	r2, [r7, #7]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d105      	bne.n	80049dc <E220_read_register+0x50>
 80049d0:	7abb      	ldrb	r3, [r7, #10]
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d102      	bne.n	80049dc <E220_read_register+0x50>
		return receive_data[3];
 80049d6:	7afb      	ldrb	r3, [r7, #11]
 80049d8:	b25b      	sxtb	r3, r3
 80049da:	e001      	b.n	80049e0 <E220_read_register+0x54>
	else
		return -1;
 80049dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	20000460 	.word	0x20000460

080049ec <imu_offset>:



void imu_offset(void)

{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
	  for(int i = 0; i<5;i++)
 80049f2:	2300      	movs	r3, #0
 80049f4:	607b      	str	r3, [r7, #4]
 80049f6:	e029      	b.n	8004a4c <imu_offset+0x60>
	  {

		      LSM6DSLTR_Read_Gyro_Data(&Lsm_Sensor);
 80049f8:	4827      	ldr	r0, [pc, #156]	@ (8004a98 <imu_offset+0xac>)
 80049fa:	f7fd ff7b 	bl	80028f4 <LSM6DSLTR_Read_Gyro_Data>

		      offset_x += Lsm_Sensor.Gyro_X;
 80049fe:	4b26      	ldr	r3, [pc, #152]	@ (8004a98 <imu_offset+0xac>)
 8004a00:	ed93 7a03 	vldr	s14, [r3, #12]
 8004a04:	4b25      	ldr	r3, [pc, #148]	@ (8004a9c <imu_offset+0xb0>)
 8004a06:	edd3 7a00 	vldr	s15, [r3]
 8004a0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a0e:	4b23      	ldr	r3, [pc, #140]	@ (8004a9c <imu_offset+0xb0>)
 8004a10:	edc3 7a00 	vstr	s15, [r3]
			  offset_y += Lsm_Sensor.Gyro_Y;
 8004a14:	4b20      	ldr	r3, [pc, #128]	@ (8004a98 <imu_offset+0xac>)
 8004a16:	ed93 7a04 	vldr	s14, [r3, #16]
 8004a1a:	4b21      	ldr	r3, [pc, #132]	@ (8004aa0 <imu_offset+0xb4>)
 8004a1c:	edd3 7a00 	vldr	s15, [r3]
 8004a20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a24:	4b1e      	ldr	r3, [pc, #120]	@ (8004aa0 <imu_offset+0xb4>)
 8004a26:	edc3 7a00 	vstr	s15, [r3]
			  offset_z += Lsm_Sensor.Gyro_Z;
 8004a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a98 <imu_offset+0xac>)
 8004a2c:	ed93 7a05 	vldr	s14, [r3, #20]
 8004a30:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa4 <imu_offset+0xb8>)
 8004a32:	edd3 7a00 	vldr	s15, [r3]
 8004a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004aa4 <imu_offset+0xb8>)
 8004a3c:	edc3 7a00 	vstr	s15, [r3]
			  HAL_Delay(10);
 8004a40:	200a      	movs	r0, #10
 8004a42:	f001 faff 	bl	8006044 <HAL_Delay>
	  for(int i = 0; i<5;i++)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	607b      	str	r3, [r7, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b04      	cmp	r3, #4
 8004a50:	ddd2      	ble.n	80049f8 <imu_offset+0xc>
	  }
	  offset_x=offset_x/5;
 8004a52:	4b12      	ldr	r3, [pc, #72]	@ (8004a9c <imu_offset+0xb0>)
 8004a54:	ed93 7a00 	vldr	s14, [r3]
 8004a58:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8004a5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a60:	4b0e      	ldr	r3, [pc, #56]	@ (8004a9c <imu_offset+0xb0>)
 8004a62:	edc3 7a00 	vstr	s15, [r3]
	  offset_y=offset_y/5;
 8004a66:	4b0e      	ldr	r3, [pc, #56]	@ (8004aa0 <imu_offset+0xb4>)
 8004a68:	ed93 7a00 	vldr	s14, [r3]
 8004a6c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8004a70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a74:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa0 <imu_offset+0xb4>)
 8004a76:	edc3 7a00 	vstr	s15, [r3]
	  offset_z=offset_z/5;
 8004a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa4 <imu_offset+0xb8>)
 8004a7c:	ed93 7a00 	vldr	s14, [r3]
 8004a80:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8004a84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a88:	4b06      	ldr	r3, [pc, #24]	@ (8004aa4 <imu_offset+0xb8>)
 8004a8a:	edc3 7a00 	vstr	s15, [r3]
}
 8004a8e:	bf00      	nop
 8004a90:	3708      	adds	r7, #8
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	2000084c 	.word	0x2000084c
 8004a9c:	20000684 	.word	0x20000684
 8004aa0:	20000688 	.word	0x20000688
 8004aa4:	2000068c 	.word	0x2000068c

08004aa8 <imu_filter_calculate>:

void imu_filter_calculate()
{
 8004aa8:	b5b0      	push	{r4, r5, r7, lr}
 8004aaa:	ed2d 8b02 	vpush	{d8}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
	  filtered_gyro_LP[0] = LP_alpha * toplam_gX/10.0f + (1.0 - LP_alpha) * gyroX_LP_prev;
 8004ab2:	4bcd      	ldr	r3, [pc, #820]	@ (8004de8 <imu_filter_calculate+0x340>)
 8004ab4:	edd3 7a00 	vldr	s15, [r3]
 8004ab8:	ed9f 7acc 	vldr	s14, [pc, #816]	@ 8004dec <imu_filter_calculate+0x344>
 8004abc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ac0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004ac4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004ac8:	ee16 0a90 	vmov	r0, s13
 8004acc:	f7fb fd54 	bl	8000578 <__aeabi_f2d>
 8004ad0:	4604      	mov	r4, r0
 8004ad2:	460d      	mov	r5, r1
 8004ad4:	4bc6      	ldr	r3, [pc, #792]	@ (8004df0 <imu_filter_calculate+0x348>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f7fb fd4d 	bl	8000578 <__aeabi_f2d>
 8004ade:	a3be      	add	r3, pc, #760	@ (adr r3, 8004dd8 <imu_filter_calculate+0x330>)
 8004ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae4:	f7fb fda0 	bl	8000628 <__aeabi_dmul>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	4620      	mov	r0, r4
 8004aee:	4629      	mov	r1, r5
 8004af0:	f7fb fbe4 	bl	80002bc <__adddf3>
 8004af4:	4602      	mov	r2, r0
 8004af6:	460b      	mov	r3, r1
 8004af8:	4610      	mov	r0, r2
 8004afa:	4619      	mov	r1, r3
 8004afc:	f7fc f88c 	bl	8000c18 <__aeabi_d2f>
 8004b00:	4603      	mov	r3, r0
 8004b02:	4abc      	ldr	r2, [pc, #752]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004b04:	6013      	str	r3, [r2, #0]
	  filtered_gyro_LP[1] = LP_alpha * toplam_gY/10.0f + (1.0 - LP_alpha) * gyroY_LP_prev ;
 8004b06:	4bbc      	ldr	r3, [pc, #752]	@ (8004df8 <imu_filter_calculate+0x350>)
 8004b08:	edd3 7a00 	vldr	s15, [r3]
 8004b0c:	ed9f 7ab7 	vldr	s14, [pc, #732]	@ 8004dec <imu_filter_calculate+0x344>
 8004b10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b14:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004b18:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004b1c:	ee16 0a90 	vmov	r0, s13
 8004b20:	f7fb fd2a 	bl	8000578 <__aeabi_f2d>
 8004b24:	4604      	mov	r4, r0
 8004b26:	460d      	mov	r5, r1
 8004b28:	4bb4      	ldr	r3, [pc, #720]	@ (8004dfc <imu_filter_calculate+0x354>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7fb fd23 	bl	8000578 <__aeabi_f2d>
 8004b32:	a3a9      	add	r3, pc, #676	@ (adr r3, 8004dd8 <imu_filter_calculate+0x330>)
 8004b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b38:	f7fb fd76 	bl	8000628 <__aeabi_dmul>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4620      	mov	r0, r4
 8004b42:	4629      	mov	r1, r5
 8004b44:	f7fb fbba 	bl	80002bc <__adddf3>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	4619      	mov	r1, r3
 8004b50:	f7fc f862 	bl	8000c18 <__aeabi_d2f>
 8004b54:	4603      	mov	r3, r0
 8004b56:	4aa7      	ldr	r2, [pc, #668]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004b58:	6053      	str	r3, [r2, #4]
	  filtered_gyro_LP[2] = LP_alpha * toplam_gZ/10.0f + (1.0 - LP_alpha) * gyroZ_LP_prev;
 8004b5a:	4ba9      	ldr	r3, [pc, #676]	@ (8004e00 <imu_filter_calculate+0x358>)
 8004b5c:	edd3 7a00 	vldr	s15, [r3]
 8004b60:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8004dec <imu_filter_calculate+0x344>
 8004b64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b68:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004b6c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004b70:	ee16 0a90 	vmov	r0, s13
 8004b74:	f7fb fd00 	bl	8000578 <__aeabi_f2d>
 8004b78:	4604      	mov	r4, r0
 8004b7a:	460d      	mov	r5, r1
 8004b7c:	4ba1      	ldr	r3, [pc, #644]	@ (8004e04 <imu_filter_calculate+0x35c>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fb fcf9 	bl	8000578 <__aeabi_f2d>
 8004b86:	a394      	add	r3, pc, #592	@ (adr r3, 8004dd8 <imu_filter_calculate+0x330>)
 8004b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8c:	f7fb fd4c 	bl	8000628 <__aeabi_dmul>
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	4620      	mov	r0, r4
 8004b96:	4629      	mov	r1, r5
 8004b98:	f7fb fb90 	bl	80002bc <__adddf3>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	460b      	mov	r3, r1
 8004ba0:	4610      	mov	r0, r2
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	f7fc f838 	bl	8000c18 <__aeabi_d2f>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	4a92      	ldr	r2, [pc, #584]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004bac:	6093      	str	r3, [r2, #8]

	/*************************** ********************************/
	  filtered_gyro_HP_X = beta * (gyroX_HP_prev +  filtered_gyro_LP[0] - gyroX_LP_prev);
 8004bae:	4b91      	ldr	r3, [pc, #580]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004bb0:	ed93 7a00 	vldr	s14, [r3]
 8004bb4:	4b94      	ldr	r3, [pc, #592]	@ (8004e08 <imu_filter_calculate+0x360>)
 8004bb6:	edd3 7a00 	vldr	s15, [r3]
 8004bba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004bbe:	4b8c      	ldr	r3, [pc, #560]	@ (8004df0 <imu_filter_calculate+0x348>)
 8004bc0:	edd3 7a00 	vldr	s15, [r3]
 8004bc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bc8:	ee17 0a90 	vmov	r0, s15
 8004bcc:	f7fb fcd4 	bl	8000578 <__aeabi_f2d>
 8004bd0:	a383      	add	r3, pc, #524	@ (adr r3, 8004de0 <imu_filter_calculate+0x338>)
 8004bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd6:	f7fb fd27 	bl	8000628 <__aeabi_dmul>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	460b      	mov	r3, r1
 8004bde:	4610      	mov	r0, r2
 8004be0:	4619      	mov	r1, r3
 8004be2:	f7fc f819 	bl	8000c18 <__aeabi_d2f>
 8004be6:	4603      	mov	r3, r0
 8004be8:	4a88      	ldr	r2, [pc, #544]	@ (8004e0c <imu_filter_calculate+0x364>)
 8004bea:	6013      	str	r3, [r2, #0]
	  filtered_gyro_HP_Y = beta * (gyroY_HP_prev + filtered_gyro_LP[1] - gyroY_LP_prev);
 8004bec:	4b81      	ldr	r3, [pc, #516]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004bee:	ed93 7a01 	vldr	s14, [r3, #4]
 8004bf2:	4b87      	ldr	r3, [pc, #540]	@ (8004e10 <imu_filter_calculate+0x368>)
 8004bf4:	edd3 7a00 	vldr	s15, [r3]
 8004bf8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004bfc:	4b7f      	ldr	r3, [pc, #508]	@ (8004dfc <imu_filter_calculate+0x354>)
 8004bfe:	edd3 7a00 	vldr	s15, [r3]
 8004c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c06:	ee17 0a90 	vmov	r0, s15
 8004c0a:	f7fb fcb5 	bl	8000578 <__aeabi_f2d>
 8004c0e:	a374      	add	r3, pc, #464	@ (adr r3, 8004de0 <imu_filter_calculate+0x338>)
 8004c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c14:	f7fb fd08 	bl	8000628 <__aeabi_dmul>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4610      	mov	r0, r2
 8004c1e:	4619      	mov	r1, r3
 8004c20:	f7fb fffa 	bl	8000c18 <__aeabi_d2f>
 8004c24:	4603      	mov	r3, r0
 8004c26:	4a7b      	ldr	r2, [pc, #492]	@ (8004e14 <imu_filter_calculate+0x36c>)
 8004c28:	6013      	str	r3, [r2, #0]
	  filtered_gyro_HP_Z = beta * (gyroZ_HP_prev +  filtered_gyro_LP[2] - gyroZ_LP_prev);
 8004c2a:	4b72      	ldr	r3, [pc, #456]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004c2c:	ed93 7a02 	vldr	s14, [r3, #8]
 8004c30:	4b79      	ldr	r3, [pc, #484]	@ (8004e18 <imu_filter_calculate+0x370>)
 8004c32:	edd3 7a00 	vldr	s15, [r3]
 8004c36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c3a:	4b72      	ldr	r3, [pc, #456]	@ (8004e04 <imu_filter_calculate+0x35c>)
 8004c3c:	edd3 7a00 	vldr	s15, [r3]
 8004c40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c44:	ee17 0a90 	vmov	r0, s15
 8004c48:	f7fb fc96 	bl	8000578 <__aeabi_f2d>
 8004c4c:	a364      	add	r3, pc, #400	@ (adr r3, 8004de0 <imu_filter_calculate+0x338>)
 8004c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c52:	f7fb fce9 	bl	8000628 <__aeabi_dmul>
 8004c56:	4602      	mov	r2, r0
 8004c58:	460b      	mov	r3, r1
 8004c5a:	4610      	mov	r0, r2
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	f7fb ffdb 	bl	8000c18 <__aeabi_d2f>
 8004c62:	4603      	mov	r3, r0
 8004c64:	4a6d      	ldr	r2, [pc, #436]	@ (8004e1c <imu_filter_calculate+0x374>)
 8004c66:	6013      	str	r3, [r2, #0]


	  gyroX_LP_prev =  filtered_gyro_LP[0];
 8004c68:	4b62      	ldr	r3, [pc, #392]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a60      	ldr	r2, [pc, #384]	@ (8004df0 <imu_filter_calculate+0x348>)
 8004c6e:	6013      	str	r3, [r2, #0]
	  gyroY_LP_prev =  filtered_gyro_LP[1];
 8004c70:	4b60      	ldr	r3, [pc, #384]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	4a61      	ldr	r2, [pc, #388]	@ (8004dfc <imu_filter_calculate+0x354>)
 8004c76:	6013      	str	r3, [r2, #0]
	  gyroZ_LP_prev =  filtered_gyro_LP[2];
 8004c78:	4b5e      	ldr	r3, [pc, #376]	@ (8004df4 <imu_filter_calculate+0x34c>)
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	4a61      	ldr	r2, [pc, #388]	@ (8004e04 <imu_filter_calculate+0x35c>)
 8004c7e:	6013      	str	r3, [r2, #0]

	  // Low pass filter for accelerometer data
	  filtered_acc_LP[0] = LP_alpha * filtered_acc_LP[0] + (1 - LP_alpha) *  toplam_accX / 10.0;
 8004c80:	4b67      	ldr	r3, [pc, #412]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004c82:	edd3 7a00 	vldr	s15, [r3]
 8004c86:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8004dec <imu_filter_calculate+0x344>
 8004c8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c8e:	ee17 0a90 	vmov	r0, s15
 8004c92:	f7fb fc71 	bl	8000578 <__aeabi_f2d>
 8004c96:	4604      	mov	r4, r0
 8004c98:	460d      	mov	r5, r1
 8004c9a:	4b62      	ldr	r3, [pc, #392]	@ (8004e24 <imu_filter_calculate+0x37c>)
 8004c9c:	edd3 7a00 	vldr	s15, [r3]
 8004ca0:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8004e28 <imu_filter_calculate+0x380>
 8004ca4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ca8:	ee17 0a90 	vmov	r0, s15
 8004cac:	f7fb fc64 	bl	8000578 <__aeabi_f2d>
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	4b5d      	ldr	r3, [pc, #372]	@ (8004e2c <imu_filter_calculate+0x384>)
 8004cb6:	f7fb fde1 	bl	800087c <__aeabi_ddiv>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	f7fb fafb 	bl	80002bc <__adddf3>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	460b      	mov	r3, r1
 8004cca:	4610      	mov	r0, r2
 8004ccc:	4619      	mov	r1, r3
 8004cce:	f7fb ffa3 	bl	8000c18 <__aeabi_d2f>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	4a52      	ldr	r2, [pc, #328]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004cd6:	6013      	str	r3, [r2, #0]
	  filtered_acc_LP[1] = LP_alpha * filtered_acc_LP[1] + (1 - LP_alpha) *  toplam_accY / 10.0;
 8004cd8:	4b51      	ldr	r3, [pc, #324]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004cda:	edd3 7a01 	vldr	s15, [r3, #4]
 8004cde:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8004dec <imu_filter_calculate+0x344>
 8004ce2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ce6:	ee17 0a90 	vmov	r0, s15
 8004cea:	f7fb fc45 	bl	8000578 <__aeabi_f2d>
 8004cee:	4604      	mov	r4, r0
 8004cf0:	460d      	mov	r5, r1
 8004cf2:	4b4f      	ldr	r3, [pc, #316]	@ (8004e30 <imu_filter_calculate+0x388>)
 8004cf4:	edd3 7a00 	vldr	s15, [r3]
 8004cf8:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8004e28 <imu_filter_calculate+0x380>
 8004cfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d00:	ee17 0a90 	vmov	r0, s15
 8004d04:	f7fb fc38 	bl	8000578 <__aeabi_f2d>
 8004d08:	f04f 0200 	mov.w	r2, #0
 8004d0c:	4b47      	ldr	r3, [pc, #284]	@ (8004e2c <imu_filter_calculate+0x384>)
 8004d0e:	f7fb fdb5 	bl	800087c <__aeabi_ddiv>
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	4620      	mov	r0, r4
 8004d18:	4629      	mov	r1, r5
 8004d1a:	f7fb facf 	bl	80002bc <__adddf3>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	4610      	mov	r0, r2
 8004d24:	4619      	mov	r1, r3
 8004d26:	f7fb ff77 	bl	8000c18 <__aeabi_d2f>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	4a3c      	ldr	r2, [pc, #240]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004d2e:	6053      	str	r3, [r2, #4]
	  filtered_acc_LP[2] = LP_alpha * filtered_acc_LP[2] + (1 - LP_alpha) *  toplam_accZ / 10.0;
 8004d30:	4b3b      	ldr	r3, [pc, #236]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004d32:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d36:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8004dec <imu_filter_calculate+0x344>
 8004d3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d3e:	ee17 0a90 	vmov	r0, s15
 8004d42:	f7fb fc19 	bl	8000578 <__aeabi_f2d>
 8004d46:	4604      	mov	r4, r0
 8004d48:	460d      	mov	r5, r1
 8004d4a:	4b3a      	ldr	r3, [pc, #232]	@ (8004e34 <imu_filter_calculate+0x38c>)
 8004d4c:	edd3 7a00 	vldr	s15, [r3]
 8004d50:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8004e28 <imu_filter_calculate+0x380>
 8004d54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d58:	ee17 0a90 	vmov	r0, s15
 8004d5c:	f7fb fc0c 	bl	8000578 <__aeabi_f2d>
 8004d60:	f04f 0200 	mov.w	r2, #0
 8004d64:	4b31      	ldr	r3, [pc, #196]	@ (8004e2c <imu_filter_calculate+0x384>)
 8004d66:	f7fb fd89 	bl	800087c <__aeabi_ddiv>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	4620      	mov	r0, r4
 8004d70:	4629      	mov	r1, r5
 8004d72:	f7fb faa3 	bl	80002bc <__adddf3>
 8004d76:	4602      	mov	r2, r0
 8004d78:	460b      	mov	r3, r1
 8004d7a:	4610      	mov	r0, r2
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	f7fb ff4b 	bl	8000c18 <__aeabi_d2f>
 8004d82:	4603      	mov	r3, r0
 8004d84:	4a26      	ldr	r2, [pc, #152]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004d86:	6093      	str	r3, [r2, #8]

	  gyroX_HP_prev = filtered_gyro_HP_X;
 8004d88:	4b20      	ldr	r3, [pc, #128]	@ (8004e0c <imu_filter_calculate+0x364>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a1e      	ldr	r2, [pc, #120]	@ (8004e08 <imu_filter_calculate+0x360>)
 8004d8e:	6013      	str	r3, [r2, #0]
	  gyroY_HP_prev = filtered_gyro_HP_Y;
 8004d90:	4b20      	ldr	r3, [pc, #128]	@ (8004e14 <imu_filter_calculate+0x36c>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1e      	ldr	r2, [pc, #120]	@ (8004e10 <imu_filter_calculate+0x368>)
 8004d96:	6013      	str	r3, [r2, #0]
	  gyroZ_HP_prev = filtered_gyro_HP_Z;
 8004d98:	4b20      	ldr	r3, [pc, #128]	@ (8004e1c <imu_filter_calculate+0x374>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a1e      	ldr	r2, [pc, #120]	@ (8004e18 <imu_filter_calculate+0x370>)
 8004d9e:	6013      	str	r3, [r2, #0]


	  real_roll = atan2f(filtered_acc_LP[1], sqrtf(filtered_acc_LP[0] * filtered_acc_LP[0] + filtered_acc_LP[2] * filtered_acc_LP[2] +  1e-10)) * 180.0f / 3.14;
 8004da0:	4b1f      	ldr	r3, [pc, #124]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004da2:	ed93 8a01 	vldr	s16, [r3, #4]
 8004da6:	4b1e      	ldr	r3, [pc, #120]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004da8:	ed93 7a00 	vldr	s14, [r3]
 8004dac:	4b1c      	ldr	r3, [pc, #112]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004dae:	edd3 7a00 	vldr	s15, [r3]
 8004db2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004db6:	4b1a      	ldr	r3, [pc, #104]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004db8:	edd3 6a02 	vldr	s13, [r3, #8]
 8004dbc:	4b18      	ldr	r3, [pc, #96]	@ (8004e20 <imu_filter_calculate+0x378>)
 8004dbe:	edd3 7a02 	vldr	s15, [r3, #8]
 8004dc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dca:	ee17 0a90 	vmov	r0, s15
 8004dce:	f7fb fbd3 	bl	8000578 <__aeabi_f2d>
 8004dd2:	e031      	b.n	8004e38 <imu_filter_calculate+0x390>
 8004dd4:	f3af 8000 	nop.w
 8004dd8:	c0000000 	.word	0xc0000000
 8004ddc:	3fdccccc 	.word	0x3fdccccc
 8004de0:	33333333 	.word	0x33333333
 8004de4:	3feb3333 	.word	0x3feb3333
 8004de8:	20000670 	.word	0x20000670
 8004dec:	3f0ccccd 	.word	0x3f0ccccd
 8004df0:	200006bc 	.word	0x200006bc
 8004df4:	200006c8 	.word	0x200006c8
 8004df8:	20000674 	.word	0x20000674
 8004dfc:	200006c0 	.word	0x200006c0
 8004e00:	20000678 	.word	0x20000678
 8004e04:	200006c4 	.word	0x200006c4
 8004e08:	200006a4 	.word	0x200006a4
 8004e0c:	200006b0 	.word	0x200006b0
 8004e10:	200006a8 	.word	0x200006a8
 8004e14:	200006b4 	.word	0x200006b4
 8004e18:	200006ac 	.word	0x200006ac
 8004e1c:	200006b8 	.word	0x200006b8
 8004e20:	20000690 	.word	0x20000690
 8004e24:	20000664 	.word	0x20000664
 8004e28:	3ee66666 	.word	0x3ee66666
 8004e2c:	40240000 	.word	0x40240000
 8004e30:	20000668 	.word	0x20000668
 8004e34:	2000066c 	.word	0x2000066c
 8004e38:	a389      	add	r3, pc, #548	@ (adr r3, 8005060 <imu_filter_calculate+0x5b8>)
 8004e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3e:	f7fb fa3d 	bl	80002bc <__adddf3>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	4610      	mov	r0, r2
 8004e48:	4619      	mov	r1, r3
 8004e4a:	f7fb fee5 	bl	8000c18 <__aeabi_d2f>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	ee00 3a10 	vmov	s0, r3
 8004e54:	f009 fcb2 	bl	800e7bc <sqrtf>
 8004e58:	eef0 7a40 	vmov.f32	s15, s0
 8004e5c:	eef0 0a67 	vmov.f32	s1, s15
 8004e60:	eeb0 0a48 	vmov.f32	s0, s16
 8004e64:	f009 fca8 	bl	800e7b8 <atan2f>
 8004e68:	eef0 7a40 	vmov.f32	s15, s0
 8004e6c:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8005068 <imu_filter_calculate+0x5c0>
 8004e70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e74:	ee17 0a90 	vmov	r0, s15
 8004e78:	f7fb fb7e 	bl	8000578 <__aeabi_f2d>
 8004e7c:	a376      	add	r3, pc, #472	@ (adr r3, 8005058 <imu_filter_calculate+0x5b0>)
 8004e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e82:	f7fb fcfb 	bl	800087c <__aeabi_ddiv>
 8004e86:	4602      	mov	r2, r0
 8004e88:	460b      	mov	r3, r1
 8004e8a:	4610      	mov	r0, r2
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	f7fb fec3 	bl	8000c18 <__aeabi_d2f>
 8004e92:	4603      	mov	r3, r0
 8004e94:	4a75      	ldr	r2, [pc, #468]	@ (800506c <imu_filter_calculate+0x5c4>)
 8004e96:	6013      	str	r3, [r2, #0]
	  real_pitch = atan2f(-filtered_acc_LP[0], sqrtf(filtered_acc_LP[1] * filtered_acc_LP[1] + filtered_acc_LP[2] * filtered_acc_LP[2]+ 1e-10)) * 180.0f / 3.14;
 8004e98:	4b75      	ldr	r3, [pc, #468]	@ (8005070 <imu_filter_calculate+0x5c8>)
 8004e9a:	edd3 7a00 	vldr	s15, [r3]
 8004e9e:	eeb1 8a67 	vneg.f32	s16, s15
 8004ea2:	4b73      	ldr	r3, [pc, #460]	@ (8005070 <imu_filter_calculate+0x5c8>)
 8004ea4:	ed93 7a01 	vldr	s14, [r3, #4]
 8004ea8:	4b71      	ldr	r3, [pc, #452]	@ (8005070 <imu_filter_calculate+0x5c8>)
 8004eaa:	edd3 7a01 	vldr	s15, [r3, #4]
 8004eae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004eb2:	4b6f      	ldr	r3, [pc, #444]	@ (8005070 <imu_filter_calculate+0x5c8>)
 8004eb4:	edd3 6a02 	vldr	s13, [r3, #8]
 8004eb8:	4b6d      	ldr	r3, [pc, #436]	@ (8005070 <imu_filter_calculate+0x5c8>)
 8004eba:	edd3 7a02 	vldr	s15, [r3, #8]
 8004ebe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ec2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ec6:	ee17 0a90 	vmov	r0, s15
 8004eca:	f7fb fb55 	bl	8000578 <__aeabi_f2d>
 8004ece:	a364      	add	r3, pc, #400	@ (adr r3, 8005060 <imu_filter_calculate+0x5b8>)
 8004ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed4:	f7fb f9f2 	bl	80002bc <__adddf3>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	460b      	mov	r3, r1
 8004edc:	4610      	mov	r0, r2
 8004ede:	4619      	mov	r1, r3
 8004ee0:	f7fb fe9a 	bl	8000c18 <__aeabi_d2f>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	ee00 3a10 	vmov	s0, r3
 8004eea:	f009 fc67 	bl	800e7bc <sqrtf>
 8004eee:	eef0 7a40 	vmov.f32	s15, s0
 8004ef2:	eef0 0a67 	vmov.f32	s1, s15
 8004ef6:	eeb0 0a48 	vmov.f32	s0, s16
 8004efa:	f009 fc5d 	bl	800e7b8 <atan2f>
 8004efe:	eef0 7a40 	vmov.f32	s15, s0
 8004f02:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8005068 <imu_filter_calculate+0x5c0>
 8004f06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f0a:	ee17 0a90 	vmov	r0, s15
 8004f0e:	f7fb fb33 	bl	8000578 <__aeabi_f2d>
 8004f12:	a351      	add	r3, pc, #324	@ (adr r3, 8005058 <imu_filter_calculate+0x5b0>)
 8004f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f18:	f7fb fcb0 	bl	800087c <__aeabi_ddiv>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	4610      	mov	r0, r2
 8004f22:	4619      	mov	r1, r3
 8004f24:	f7fb fe78 	bl	8000c18 <__aeabi_d2f>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	4a52      	ldr	r2, [pc, #328]	@ (8005074 <imu_filter_calculate+0x5cc>)
 8004f2c:	6013      	str	r3, [r2, #0]

	  uint32_t current_time = HAL_GetTick(); // current time
 8004f2e:	f001 f87d 	bl	800602c <HAL_GetTick>
 8004f32:	6078      	str	r0, [r7, #4]
	  float dt = (current_time - prev_time1) / 1000.0f;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	ee07 3a90 	vmov	s15, r3
 8004f3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f3e:	4b4e      	ldr	r3, [pc, #312]	@ (8005078 <imu_filter_calculate+0x5d0>)
 8004f40:	edd3 7a00 	vldr	s15, [r3]
 8004f44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f48:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 800507c <imu_filter_calculate+0x5d4>
 8004f4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f50:	edc7 7a00 	vstr	s15, [r7]

	  real_roll = ALPHA * (real_roll + filtered_gyro_HP_X * dt) + (1 - ALPHA) * real_roll;
 8004f54:	4b4a      	ldr	r3, [pc, #296]	@ (8005080 <imu_filter_calculate+0x5d8>)
 8004f56:	ed93 7a00 	vldr	s14, [r3]
 8004f5a:	edd7 7a00 	vldr	s15, [r7]
 8004f5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f62:	4b42      	ldr	r3, [pc, #264]	@ (800506c <imu_filter_calculate+0x5c4>)
 8004f64:	edd3 7a00 	vldr	s15, [r3]
 8004f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f6c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8005084 <imu_filter_calculate+0x5dc>
 8004f70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004f74:	4b3d      	ldr	r3, [pc, #244]	@ (800506c <imu_filter_calculate+0x5c4>)
 8004f76:	edd3 7a00 	vldr	s15, [r3]
 8004f7a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8005088 <imu_filter_calculate+0x5e0>
 8004f7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f86:	4b39      	ldr	r3, [pc, #228]	@ (800506c <imu_filter_calculate+0x5c4>)
 8004f88:	edc3 7a00 	vstr	s15, [r3]
	  real_pitch = ALPHA * (real_pitch + filtered_gyro_HP_Y * dt) + (1 - ALPHA) * real_pitch;
 8004f8c:	4b3f      	ldr	r3, [pc, #252]	@ (800508c <imu_filter_calculate+0x5e4>)
 8004f8e:	ed93 7a00 	vldr	s14, [r3]
 8004f92:	edd7 7a00 	vldr	s15, [r7]
 8004f96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f9a:	4b36      	ldr	r3, [pc, #216]	@ (8005074 <imu_filter_calculate+0x5cc>)
 8004f9c:	edd3 7a00 	vldr	s15, [r3]
 8004fa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fa4:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8005084 <imu_filter_calculate+0x5dc>
 8004fa8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004fac:	4b31      	ldr	r3, [pc, #196]	@ (8005074 <imu_filter_calculate+0x5cc>)
 8004fae:	edd3 7a00 	vldr	s15, [r3]
 8004fb2:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8005088 <imu_filter_calculate+0x5e0>
 8004fb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8005074 <imu_filter_calculate+0x5cc>)
 8004fc0:	edc3 7a00 	vstr	s15, [r3]

	  prev_time1 = current_time;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	ee07 3a90 	vmov	s15, r3
 8004fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fce:	4b2a      	ldr	r3, [pc, #168]	@ (8005078 <imu_filter_calculate+0x5d0>)
 8004fd0:	edc3 7a00 	vstr	s15, [r3]
	  gravity_normal_angle = sqrtf(real_roll * real_roll + real_pitch * real_pitch);
 8004fd4:	4b25      	ldr	r3, [pc, #148]	@ (800506c <imu_filter_calculate+0x5c4>)
 8004fd6:	ed93 7a00 	vldr	s14, [r3]
 8004fda:	4b24      	ldr	r3, [pc, #144]	@ (800506c <imu_filter_calculate+0x5c4>)
 8004fdc:	edd3 7a00 	vldr	s15, [r3]
 8004fe0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004fe4:	4b23      	ldr	r3, [pc, #140]	@ (8005074 <imu_filter_calculate+0x5cc>)
 8004fe6:	edd3 6a00 	vldr	s13, [r3]
 8004fea:	4b22      	ldr	r3, [pc, #136]	@ (8005074 <imu_filter_calculate+0x5cc>)
 8004fec:	edd3 7a00 	vldr	s15, [r3]
 8004ff0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ff4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8004ffc:	f009 fbde 	bl	800e7bc <sqrtf>
 8005000:	eef0 7a40 	vmov.f32	s15, s0
 8005004:	4b22      	ldr	r3, [pc, #136]	@ (8005090 <imu_filter_calculate+0x5e8>)
 8005006:	edc3 7a00 	vstr	s15, [r3]

	  toplam_roll = 0;
 800500a:	4b22      	ldr	r3, [pc, #136]	@ (8005094 <imu_filter_calculate+0x5ec>)
 800500c:	f04f 0200 	mov.w	r2, #0
 8005010:	601a      	str	r2, [r3, #0]
	  toplam_pitch = 0;
 8005012:	4b21      	ldr	r3, [pc, #132]	@ (8005098 <imu_filter_calculate+0x5f0>)
 8005014:	f04f 0200 	mov.w	r2, #0
 8005018:	601a      	str	r2, [r3, #0]
	  toplam_accX = 0;
 800501a:	4b20      	ldr	r3, [pc, #128]	@ (800509c <imu_filter_calculate+0x5f4>)
 800501c:	f04f 0200 	mov.w	r2, #0
 8005020:	601a      	str	r2, [r3, #0]
	  toplam_accY = 0;
 8005022:	4b1f      	ldr	r3, [pc, #124]	@ (80050a0 <imu_filter_calculate+0x5f8>)
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	601a      	str	r2, [r3, #0]
	  toplam_accZ = 0;
 800502a:	4b1e      	ldr	r3, [pc, #120]	@ (80050a4 <imu_filter_calculate+0x5fc>)
 800502c:	f04f 0200 	mov.w	r2, #0
 8005030:	601a      	str	r2, [r3, #0]
	  toplam_gX = 0;
 8005032:	4b1d      	ldr	r3, [pc, #116]	@ (80050a8 <imu_filter_calculate+0x600>)
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	601a      	str	r2, [r3, #0]
	  toplam_gY = 0;
 800503a:	4b1c      	ldr	r3, [pc, #112]	@ (80050ac <imu_filter_calculate+0x604>)
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	601a      	str	r2, [r3, #0]
	  toplam_gZ = 0;
 8005042:	4b1b      	ldr	r3, [pc, #108]	@ (80050b0 <imu_filter_calculate+0x608>)
 8005044:	f04f 0200 	mov.w	r2, #0
 8005048:	601a      	str	r2, [r3, #0]
}
 800504a:	bf00      	nop
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	ecbd 8b02 	vpop	{d8}
 8005054:	bdb0      	pop	{r4, r5, r7, pc}
 8005056:	bf00      	nop
 8005058:	51eb851f 	.word	0x51eb851f
 800505c:	40091eb8 	.word	0x40091eb8
 8005060:	d9d7bdbb 	.word	0xd9d7bdbb
 8005064:	3ddb7cdf 	.word	0x3ddb7cdf
 8005068:	43340000 	.word	0x43340000
 800506c:	20000658 	.word	0x20000658
 8005070:	20000690 	.word	0x20000690
 8005074:	20000654 	.word	0x20000654
 8005078:	200006a0 	.word	0x200006a0
 800507c:	447a0000 	.word	0x447a0000
 8005080:	200006b0 	.word	0x200006b0
 8005084:	3f7ae148 	.word	0x3f7ae148
 8005088:	3ca3d700 	.word	0x3ca3d700
 800508c:	200006b4 	.word	0x200006b4
 8005090:	2000069c 	.word	0x2000069c
 8005094:	20000660 	.word	0x20000660
 8005098:	2000065c 	.word	0x2000065c
 800509c:	20000664 	.word	0x20000664
 80050a0:	20000668 	.word	0x20000668
 80050a4:	2000066c 	.word	0x2000066c
 80050a8:	20000670 	.word	0x20000670
 80050ac:	20000674 	.word	0x20000674
 80050b0:	20000678 	.word	0x20000678

080050b4 <Altitude_Offset>:

void Altitude_Offset()
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b082      	sub	sp, #8
 80050b8:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i<10;i++)
 80050ba:	2300      	movs	r3, #0
 80050bc:	71fb      	strb	r3, [r7, #7]
 80050be:	e02b      	b.n	8005118 <Altitude_Offset+0x64>
	{
		HAL_Delay(40);
 80050c0:	2028      	movs	r0, #40	@ 0x28
 80050c2:	f000 ffbf 	bl	8006044 <HAL_Delay>
	  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 80050c6:	4918      	ldr	r1, [pc, #96]	@ (8005128 <Altitude_Offset+0x74>)
 80050c8:	2001      	movs	r0, #1
 80050ca:	f7fc f93c 	bl	8001346 <bme280_set_sensor_mode>
 80050ce:	4603      	mov	r3, r0
 80050d0:	461a      	mov	r2, r3
 80050d2:	4b16      	ldr	r3, [pc, #88]	@ (800512c <Altitude_Offset+0x78>)
 80050d4:	701a      	strb	r2, [r3, #0]
	  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 80050d6:	4a14      	ldr	r2, [pc, #80]	@ (8005128 <Altitude_Offset+0x74>)
 80050d8:	4915      	ldr	r1, [pc, #84]	@ (8005130 <Altitude_Offset+0x7c>)
 80050da:	2007      	movs	r0, #7
 80050dc:	f7fc f9af 	bl	800143e <bme280_get_sensor_data>
 80050e0:	4603      	mov	r3, r0
 80050e2:	461a      	mov	r2, r3
 80050e4:	4b11      	ldr	r3, [pc, #68]	@ (800512c <Altitude_Offset+0x78>)
 80050e6:	701a      	strb	r2, [r3, #0]
	  if(rslt == BME280_OK)
 80050e8:	4b10      	ldr	r3, [pc, #64]	@ (800512c <Altitude_Offset+0x78>)
 80050ea:	f993 3000 	ldrsb.w	r3, [r3]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10f      	bne.n	8005112 <Altitude_Offset+0x5e>
	  { pressure = comp_data.pressure;
 80050f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005130 <Altitude_Offset+0x7c>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	ee07 3a90 	vmov	s15, r3
 80050fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005134 <Altitude_Offset+0x80>)
 8005100:	edc3 7a00 	vstr	s15, [r3]
	    offset_altitude=BME280_Get_Altitude();
 8005104:	f000 fa68 	bl	80055d8 <BME280_Get_Altitude>
 8005108:	eef0 7a40 	vmov.f32	s15, s0
 800510c:	4b0a      	ldr	r3, [pc, #40]	@ (8005138 <Altitude_Offset+0x84>)
 800510e:	edc3 7a00 	vstr	s15, [r3]
	for(uint8_t i=0;i<10;i++)
 8005112:	79fb      	ldrb	r3, [r7, #7]
 8005114:	3301      	adds	r3, #1
 8005116:	71fb      	strb	r3, [r7, #7]
 8005118:	79fb      	ldrb	r3, [r7, #7]
 800511a:	2b09      	cmp	r3, #9
 800511c:	d9d0      	bls.n	80050c0 <Altitude_Offset+0xc>
	  }
	}
}
 800511e:	bf00      	nop
 8005120:	bf00      	nop
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	20000874 	.word	0x20000874
 800512c:	200008c0 	.word	0x200008c0
 8005130:	200008b4 	.word	0x200008b4
 8005134:	200006d4 	.word	0x200006d4
 8005138:	200006f8 	.word	0x200006f8

0800513c <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 ff7d 	bl	8006044 <HAL_Delay>
}
 800514a:	bf00      	nop
 800514c:	3708      	adds	r7, #8
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
	...

08005154 <union_converter>:

void union_converter(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08e      	sub	sp, #56	@ 0x38
 8005158:	af00      	add	r7, sp, #0
	 float2unit8 f2u8_gpsalt;
    f2u8_gpsalt.fVal=gps.altitude;
 800515a:	4ba9      	ldr	r3, [pc, #676]	@ (8005400 <union_converter+0x2ac>)
 800515c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005160:	4610      	mov	r0, r2
 8005162:	4619      	mov	r1, r3
 8005164:	f7fb fd58 	bl	8000c18 <__aeabi_d2f>
 8005168:	4603      	mov	r3, r0
 800516a:	62bb      	str	r3, [r7, #40]	@ 0x28
		 for(uint8_t i=0;i<4;i++)
 800516c:	2300      	movs	r3, #0
 800516e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005172:	e00f      	b.n	8005194 <union_converter+0x40>
		 {
			 Lora_Tx_Buffer[i+5]=f2u8_gpsalt.array[i];
 8005174:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8005178:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800517c:	3305      	adds	r3, #5
 800517e:	3238      	adds	r2, #56	@ 0x38
 8005180:	443a      	add	r2, r7
 8005182:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 8005186:	4a9f      	ldr	r2, [pc, #636]	@ (8005404 <union_converter+0x2b0>)
 8005188:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 800518a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800518e:	3301      	adds	r3, #1
 8005190:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005194:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005198:	2b03      	cmp	r3, #3
 800519a:	d9eb      	bls.n	8005174 <union_converter+0x20>
		 }

	 float2unit8 f2u8_latitude;
	 f2u8_latitude.fVal=gps.latitude;
 800519c:	4b98      	ldr	r3, [pc, #608]	@ (8005400 <union_converter+0x2ac>)
 800519e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a2:	4610      	mov	r0, r2
 80051a4:	4619      	mov	r1, r3
 80051a6:	f7fb fd37 	bl	8000c18 <__aeabi_d2f>
 80051aa:	4603      	mov	r3, r0
 80051ac:	627b      	str	r3, [r7, #36]	@ 0x24
		 for(uint8_t i=0;i<4;i++)
 80051ae:	2300      	movs	r3, #0
 80051b0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80051b4:	e00f      	b.n	80051d6 <union_converter+0x82>
		 {
			 Lora_Tx_Buffer[i+9]=f2u8_latitude.array[i];
 80051b6:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80051ba:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80051be:	3309      	adds	r3, #9
 80051c0:	3238      	adds	r2, #56	@ 0x38
 80051c2:	443a      	add	r2, r7
 80051c4:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80051c8:	4a8e      	ldr	r2, [pc, #568]	@ (8005404 <union_converter+0x2b0>)
 80051ca:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 80051cc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80051d0:	3301      	adds	r3, #1
 80051d2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80051d6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80051da:	2b03      	cmp	r3, #3
 80051dc:	d9eb      	bls.n	80051b6 <union_converter+0x62>
		 }

	 float2unit8 f2u8_longitude;
	 f2u8_longitude.fVal=gps.longitude;
 80051de:	4b88      	ldr	r3, [pc, #544]	@ (8005400 <union_converter+0x2ac>)
 80051e0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80051e4:	4610      	mov	r0, r2
 80051e6:	4619      	mov	r1, r3
 80051e8:	f7fb fd16 	bl	8000c18 <__aeabi_d2f>
 80051ec:	4603      	mov	r3, r0
 80051ee:	623b      	str	r3, [r7, #32]
		 for(uint8_t i=0;i<4;i++)
 80051f0:	2300      	movs	r3, #0
 80051f2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80051f6:	e00f      	b.n	8005218 <union_converter+0xc4>
		 {
			 Lora_Tx_Buffer[i+13]=f2u8_longitude.array[i];
 80051f8:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80051fc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005200:	330d      	adds	r3, #13
 8005202:	3238      	adds	r2, #56	@ 0x38
 8005204:	443a      	add	r2, r7
 8005206:	f812 1c18 	ldrb.w	r1, [r2, #-24]
 800520a:	4a7e      	ldr	r2, [pc, #504]	@ (8005404 <union_converter+0x2b0>)
 800520c:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 800520e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005212:	3301      	adds	r3, #1
 8005214:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8005218:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800521c:	2b03      	cmp	r3, #3
 800521e:	d9eb      	bls.n	80051f8 <union_converter+0xa4>
		 }

	 float2unit8 f2u8_altitude;
	 f2u8_altitude.fVal=altitude;
 8005220:	4b79      	ldr	r3, [pc, #484]	@ (8005408 <union_converter+0x2b4>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	61fb      	str	r3, [r7, #28]
		 for(uint8_t i=0;i<4;i++)
 8005226:	2300      	movs	r3, #0
 8005228:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800522c:	e00f      	b.n	800524e <union_converter+0xfa>
		 {
			 Lora_Tx_Buffer[i+17]=f2u8_altitude.array[i];
 800522e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8005232:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005236:	3311      	adds	r3, #17
 8005238:	3238      	adds	r2, #56	@ 0x38
 800523a:	443a      	add	r2, r7
 800523c:	f812 1c1c 	ldrb.w	r1, [r2, #-28]
 8005240:	4a70      	ldr	r2, [pc, #448]	@ (8005404 <union_converter+0x2b0>)
 8005242:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 8005244:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005248:	3301      	adds	r3, #1
 800524a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800524e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005252:	2b03      	cmp	r3, #3
 8005254:	d9eb      	bls.n	800522e <union_converter+0xda>
		 }
	 float2unit8 f2u8_speed;
	 f2u8_speed.fVal=speed;
 8005256:	4b6d      	ldr	r3, [pc, #436]	@ (800540c <union_converter+0x2b8>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	61bb      	str	r3, [r7, #24]
		 for(uint8_t i=0;i<4;i++)
 800525c:	2300      	movs	r3, #0
 800525e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005262:	e00f      	b.n	8005284 <union_converter+0x130>
		 {
			 Lora_Tx_Buffer[i+21]=f2u8_speed.array[i];
 8005264:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005268:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800526c:	3315      	adds	r3, #21
 800526e:	3238      	adds	r2, #56	@ 0x38
 8005270:	443a      	add	r2, r7
 8005272:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 8005276:	4a63      	ldr	r2, [pc, #396]	@ (8005404 <union_converter+0x2b0>)
 8005278:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 800527a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800527e:	3301      	adds	r3, #1
 8005280:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005284:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005288:	2b03      	cmp	r3, #3
 800528a:	d9eb      	bls.n	8005264 <union_converter+0x110>
		 }

	 float2unit8 f2u8_temp;
	 f2u8_temp.fVal=temperature;
 800528c:	4b60      	ldr	r3, [pc, #384]	@ (8005410 <union_converter+0x2bc>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	617b      	str	r3, [r7, #20]
		 for(uint8_t i=0;i<4;i++)
 8005292:	2300      	movs	r3, #0
 8005294:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8005298:	e00f      	b.n	80052ba <union_converter+0x166>
		 {
			 Lora_Tx_Buffer[i+25]=f2u8_temp.array[i];
 800529a:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800529e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80052a2:	3319      	adds	r3, #25
 80052a4:	3238      	adds	r2, #56	@ 0x38
 80052a6:	443a      	add	r2, r7
 80052a8:	f812 1c24 	ldrb.w	r1, [r2, #-36]
 80052ac:	4a55      	ldr	r2, [pc, #340]	@ (8005404 <union_converter+0x2b0>)
 80052ae:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 80052b0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80052b4:	3301      	adds	r3, #1
 80052b6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80052ba:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80052be:	2b03      	cmp	r3, #3
 80052c0:	d9eb      	bls.n	800529a <union_converter+0x146>
		 }

	 float2unit8 f2u8_accx;
	 f2u8_accx.fVal=Lsm_Sensor.Accel_X;
 80052c2:	4b54      	ldr	r3, [pc, #336]	@ (8005414 <union_converter+0x2c0>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	613b      	str	r3, [r7, #16]
		 for(uint8_t i=0;i<4;i++)
 80052c8:	2300      	movs	r3, #0
 80052ca:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80052ce:	e00f      	b.n	80052f0 <union_converter+0x19c>
		 {
			 Lora_Tx_Buffer[i+29]=f2u8_accx.array[i];
 80052d0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80052d4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80052d8:	331d      	adds	r3, #29
 80052da:	3238      	adds	r2, #56	@ 0x38
 80052dc:	443a      	add	r2, r7
 80052de:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 80052e2:	4a48      	ldr	r2, [pc, #288]	@ (8005404 <union_converter+0x2b0>)
 80052e4:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 80052e6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80052ea:	3301      	adds	r3, #1
 80052ec:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80052f0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80052f4:	2b03      	cmp	r3, #3
 80052f6:	d9eb      	bls.n	80052d0 <union_converter+0x17c>
		 }

	 float2unit8 f2u8_accy;
	 f2u8_accy.fVal=Lsm_Sensor.Accel_Y;
 80052f8:	4b46      	ldr	r3, [pc, #280]	@ (8005414 <union_converter+0x2c0>)
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	60fb      	str	r3, [r7, #12]
	 	 for(uint8_t i=0;i<4;i++)
 80052fe:	2300      	movs	r3, #0
 8005300:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8005304:	e00f      	b.n	8005326 <union_converter+0x1d2>
		 {
	 		Lora_Tx_Buffer[i+33]=f2u8_accy.array[i];
 8005306:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800530a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800530e:	3321      	adds	r3, #33	@ 0x21
 8005310:	3238      	adds	r2, #56	@ 0x38
 8005312:	443a      	add	r2, r7
 8005314:	f812 1c2c 	ldrb.w	r1, [r2, #-44]
 8005318:	4a3a      	ldr	r2, [pc, #232]	@ (8005404 <union_converter+0x2b0>)
 800531a:	54d1      	strb	r1, [r2, r3]
	 	 for(uint8_t i=0;i<4;i++)
 800531c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005320:	3301      	adds	r3, #1
 8005322:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8005326:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800532a:	2b03      	cmp	r3, #3
 800532c:	d9eb      	bls.n	8005306 <union_converter+0x1b2>
		 }

	 float2unit8 f2u8_accz;
	 f2u8_accz.fVal=Lsm_Sensor.Accel_Z;
 800532e:	4b39      	ldr	r3, [pc, #228]	@ (8005414 <union_converter+0x2c0>)
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	60bb      	str	r3, [r7, #8]
	 	 for(uint8_t i=0;i<4;i++)
 8005334:	2300      	movs	r3, #0
 8005336:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800533a:	e00f      	b.n	800535c <union_converter+0x208>
		 {
	 		Lora_Tx_Buffer[i+37]=f2u8_accz.array[i];
 800533c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005340:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005344:	3325      	adds	r3, #37	@ 0x25
 8005346:	3238      	adds	r2, #56	@ 0x38
 8005348:	443a      	add	r2, r7
 800534a:	f812 1c30 	ldrb.w	r1, [r2, #-48]
 800534e:	4a2d      	ldr	r2, [pc, #180]	@ (8005404 <union_converter+0x2b0>)
 8005350:	54d1      	strb	r1, [r2, r3]
	 	 for(uint8_t i=0;i<4;i++)
 8005352:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005356:	3301      	adds	r3, #1
 8005358:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800535c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005360:	2b03      	cmp	r3, #3
 8005362:	d9eb      	bls.n	800533c <union_converter+0x1e8>
		 }

	 float2unit8 f2u8_roll;
	 f2u8_roll.fVal=gravity_normal_angle;// real roll
 8005364:	4b2c      	ldr	r3, [pc, #176]	@ (8005418 <union_converter+0x2c4>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	607b      	str	r3, [r7, #4]
		 for(uint8_t i=0;i<4;i++)
 800536a:	2300      	movs	r3, #0
 800536c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8005370:	e00f      	b.n	8005392 <union_converter+0x23e>
		 {
			 Lora_Tx_Buffer[i+41]=f2u8_roll.array[i];
 8005372:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005376:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800537a:	3329      	adds	r3, #41	@ 0x29
 800537c:	3238      	adds	r2, #56	@ 0x38
 800537e:	443a      	add	r2, r7
 8005380:	f812 1c34 	ldrb.w	r1, [r2, #-52]
 8005384:	4a1f      	ldr	r2, [pc, #124]	@ (8005404 <union_converter+0x2b0>)
 8005386:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 8005388:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800538c:	3301      	adds	r3, #1
 800538e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8005392:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005396:	2b03      	cmp	r3, #3
 8005398:	d9eb      	bls.n	8005372 <union_converter+0x21e>
		 }
	 float2unit8 f2u8_pitch;
	 f2u8_pitch.fVal=real_pitch;
 800539a:	4b20      	ldr	r3, [pc, #128]	@ (800541c <union_converter+0x2c8>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	603b      	str	r3, [r7, #0]
		 for(uint8_t i=0;i<4;i++)
 80053a0:	2300      	movs	r3, #0
 80053a2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80053a6:	e00f      	b.n	80053c8 <union_converter+0x274>
		 {
			 Lora_Tx_Buffer[i+45]=f2u8_pitch.array[i];
 80053a8:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80053ac:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80053b0:	332d      	adds	r3, #45	@ 0x2d
 80053b2:	3238      	adds	r2, #56	@ 0x38
 80053b4:	443a      	add	r2, r7
 80053b6:	f812 1c38 	ldrb.w	r1, [r2, #-56]
 80053ba:	4a12      	ldr	r2, [pc, #72]	@ (8005404 <union_converter+0x2b0>)
 80053bc:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 80053be:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80053c2:	3301      	adds	r3, #1
 80053c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80053c8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80053cc:	2b03      	cmp	r3, #3
 80053ce:	d9eb      	bls.n	80053a8 <union_converter+0x254>
		 }

		 f2u8_altitude.fVal=altitude_max;
 80053d0:	4b13      	ldr	r3, [pc, #76]	@ (8005420 <union_converter+0x2cc>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	61fb      	str	r3, [r7, #28]

			Lora_Tx_Buffer[69] = f2u8_altitude.array[0];
 80053d6:	7f3a      	ldrb	r2, [r7, #28]
 80053d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005404 <union_converter+0x2b0>)
 80053da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			Lora_Tx_Buffer[70] = f2u8_altitude.array[1];
 80053de:	7f7a      	ldrb	r2, [r7, #29]
 80053e0:	4b08      	ldr	r3, [pc, #32]	@ (8005404 <union_converter+0x2b0>)
 80053e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			Lora_Tx_Buffer[71] = f2u8_altitude.array[2];
 80053e6:	7fba      	ldrb	r2, [r7, #30]
 80053e8:	4b06      	ldr	r3, [pc, #24]	@ (8005404 <union_converter+0x2b0>)
 80053ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
			Lora_Tx_Buffer[72] = f2u8_altitude.array[3];
 80053ee:	7ffa      	ldrb	r2, [r7, #31]
 80053f0:	4b04      	ldr	r3, [pc, #16]	@ (8005404 <union_converter+0x2b0>)
 80053f2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48


}
 80053f6:	bf00      	nop
 80053f8:	3738      	adds	r7, #56	@ 0x38
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	20000710 	.word	0x20000710
 8005404:	20000550 	.word	0x20000550
 8005408:	200006e0 	.word	0x200006e0
 800540c:	200006f0 	.word	0x200006f0
 8005410:	200006d8 	.word	0x200006d8
 8005414:	2000084c 	.word	0x2000084c
 8005418:	2000069c 	.word	0x2000069c
 800541c:	20000654 	.word	0x20000654
 8005420:	200006e8 	.word	0x200006e8

08005424 <EGU_Buff_Load>:


void EGU_Buff_Load(void)
{
 8005424:	b480      	push	{r7}
 8005426:	af00      	add	r7, sp, #0
	Lora_Tx_Buffer[52]=EGU_RX_BUFFER[29];//EGU HATA
 8005428:	4b2e      	ldr	r3, [pc, #184]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 800542a:	7f5a      	ldrb	r2, [r3, #29]
 800542c:	4b2e      	ldr	r3, [pc, #184]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 800542e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	Lora_Tx_Buffer[53]=EGU_RX_BUFFER[30];//Fitil kontrol 0 ise fitil bağlı değil 1 ise fitil bağlı
 8005432:	4b2c      	ldr	r3, [pc, #176]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 8005434:	7f9a      	ldrb	r2, [r3, #30]
 8005436:	4b2c      	ldr	r3, [pc, #176]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 8005438:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	Lora_Tx_Buffer[54]=EGU_RX_BUFFER[6];//EGU BATARYA-F
 800543c:	4b29      	ldr	r3, [pc, #164]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 800543e:	799a      	ldrb	r2, [r3, #6]
 8005440:	4b29      	ldr	r3, [pc, #164]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 8005442:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	Lora_Tx_Buffer[55]=EGU_RX_BUFFER[7];
 8005446:	4b27      	ldr	r3, [pc, #156]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 8005448:	79da      	ldrb	r2, [r3, #7]
 800544a:	4b27      	ldr	r3, [pc, #156]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 800544c:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
	Lora_Tx_Buffer[56]=EGU_RX_BUFFER[8];
 8005450:	4b24      	ldr	r3, [pc, #144]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 8005452:	7a1a      	ldrb	r2, [r3, #8]
 8005454:	4b24      	ldr	r3, [pc, #144]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 8005456:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	Lora_Tx_Buffer[57]=EGU_RX_BUFFER[9];
 800545a:	4b22      	ldr	r3, [pc, #136]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 800545c:	7a5a      	ldrb	r2, [r3, #9]
 800545e:	4b22      	ldr	r3, [pc, #136]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 8005460:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	Lora_Tx_Buffer[58]=EGU_RX_BUFFER[22];//EGU ANGLE-F
 8005464:	4b1f      	ldr	r3, [pc, #124]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 8005466:	7d9a      	ldrb	r2, [r3, #22]
 8005468:	4b1f      	ldr	r3, [pc, #124]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 800546a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
	Lora_Tx_Buffer[59]=EGU_RX_BUFFER[23];
 800546e:	4b1d      	ldr	r3, [pc, #116]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 8005470:	7dda      	ldrb	r2, [r3, #23]
 8005472:	4b1d      	ldr	r3, [pc, #116]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 8005474:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
	Lora_Tx_Buffer[60]=EGU_RX_BUFFER[24];
 8005478:	4b1a      	ldr	r3, [pc, #104]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 800547a:	7e1a      	ldrb	r2, [r3, #24]
 800547c:	4b1a      	ldr	r3, [pc, #104]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 800547e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	Lora_Tx_Buffer[61]=EGU_RX_BUFFER[25];
 8005482:	4b18      	ldr	r3, [pc, #96]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 8005484:	7e5a      	ldrb	r2, [r3, #25]
 8005486:	4b18      	ldr	r3, [pc, #96]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	Lora_Tx_Buffer[62]=EGU_RX_BUFFER[10];//EGU IRTIFA-F
 800548c:	4b15      	ldr	r3, [pc, #84]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 800548e:	7a9a      	ldrb	r2, [r3, #10]
 8005490:	4b15      	ldr	r3, [pc, #84]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 8005492:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	Lora_Tx_Buffer[63]=EGU_RX_BUFFER[11];
 8005496:	4b13      	ldr	r3, [pc, #76]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 8005498:	7ada      	ldrb	r2, [r3, #11]
 800549a:	4b13      	ldr	r3, [pc, #76]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 800549c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
	Lora_Tx_Buffer[64]=EGU_RX_BUFFER[12];
 80054a0:	4b10      	ldr	r3, [pc, #64]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 80054a2:	7b1a      	ldrb	r2, [r3, #12]
 80054a4:	4b10      	ldr	r3, [pc, #64]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 80054a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	Lora_Tx_Buffer[65]=EGU_RX_BUFFER[13];
 80054aa:	4b0e      	ldr	r3, [pc, #56]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 80054ac:	7b5a      	ldrb	r2, [r3, #13]
 80054ae:	4b0e      	ldr	r3, [pc, #56]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 80054b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	Lora_Tx_Buffer[66]=EGU_RX_BUFFER[26];//EGU UCUS BASLADIMI?
 80054b4:	4b0b      	ldr	r3, [pc, #44]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 80054b6:	7e9a      	ldrb	r2, [r3, #26]
 80054b8:	4b0b      	ldr	r3, [pc, #44]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 80054ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	Lora_Tx_Buffer[67]=EGU_RX_BUFFER[28];//manyetik switch 1 ise kopmadı 0 ise koptu
 80054be:	4b09      	ldr	r3, [pc, #36]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 80054c0:	7f1a      	ldrb	r2, [r3, #28]
 80054c2:	4b09      	ldr	r3, [pc, #36]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 80054c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
	Lora_Tx_Buffer[68]=EGU_RX_BUFFER[27];//MOTOR ATESLEME TALEBİ GELDİ Mİ?
 80054c8:	4b06      	ldr	r3, [pc, #24]	@ (80054e4 <EGU_Buff_Load+0xc0>)
 80054ca:	7eda      	ldrb	r2, [r3, #27]
 80054cc:	4b06      	ldr	r3, [pc, #24]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 80054ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	Lora_Tx_Buffer[74]='\n';
 80054d2:	4b05      	ldr	r3, [pc, #20]	@ (80054e8 <EGU_Buff_Load+0xc4>)
 80054d4:	220a      	movs	r2, #10
 80054d6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

}
 80054da:	bf00      	nop
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr
 80054e4:	2000059c 	.word	0x2000059c
 80054e8:	20000550 	.word	0x20000550

080054ec <user_i2c_read>:

	  	}
}

int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af02      	add	r7, sp, #8
 80054f2:	603a      	str	r2, [r7, #0]
 80054f4:	461a      	mov	r2, r3
 80054f6:	4603      	mov	r3, r0
 80054f8:	71fb      	strb	r3, [r7, #7]
 80054fa:	460b      	mov	r3, r1
 80054fc:	71bb      	strb	r3, [r7, #6]
 80054fe:	4613      	mov	r3, r2
 8005500:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8005502:	79fb      	ldrb	r3, [r7, #7]
 8005504:	b29b      	uxth	r3, r3
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	b299      	uxth	r1, r3
 800550a:	1dba      	adds	r2, r7, #6
 800550c:	230a      	movs	r3, #10
 800550e:	9300      	str	r3, [sp, #0]
 8005510:	2301      	movs	r3, #1
 8005512:	4811      	ldr	r0, [pc, #68]	@ (8005558 <user_i2c_read+0x6c>)
 8005514:	f002 fa64 	bl	80079e0 <HAL_I2C_Master_Transmit>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d002      	beq.n	8005524 <user_i2c_read+0x38>
 800551e:	f04f 33ff 	mov.w	r3, #4294967295
 8005522:	e014      	b.n	800554e <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8005524:	79fb      	ldrb	r3, [r7, #7]
 8005526:	005b      	lsls	r3, r3, #1
 8005528:	b21b      	sxth	r3, r3
 800552a:	f043 0301 	orr.w	r3, r3, #1
 800552e:	b21b      	sxth	r3, r3
 8005530:	b299      	uxth	r1, r3
 8005532:	88bb      	ldrh	r3, [r7, #4]
 8005534:	220a      	movs	r2, #10
 8005536:	9200      	str	r2, [sp, #0]
 8005538:	683a      	ldr	r2, [r7, #0]
 800553a:	4807      	ldr	r0, [pc, #28]	@ (8005558 <user_i2c_read+0x6c>)
 800553c:	f002 fb4e 	bl	8007bdc <HAL_I2C_Master_Receive>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <user_i2c_read+0x60>
 8005546:	f04f 33ff 	mov.w	r3, #4294967295
 800554a:	e000      	b.n	800554e <user_i2c_read+0x62>

  return 0;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3708      	adds	r7, #8
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	2000024c 	.word	0x2000024c

0800555c <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af02      	add	r7, sp, #8
 8005562:	603a      	str	r2, [r7, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	4603      	mov	r3, r0
 8005568:	71fb      	strb	r3, [r7, #7]
 800556a:	460b      	mov	r3, r1
 800556c:	71bb      	strb	r3, [r7, #6]
 800556e:	4613      	mov	r3, r2
 8005570:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 8005572:	88bb      	ldrh	r3, [r7, #4]
 8005574:	3301      	adds	r3, #1
 8005576:	4618      	mov	r0, r3
 8005578:	f006 faae 	bl	800bad8 <malloc>
 800557c:	4603      	mov	r3, r0
 800557e:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 8005580:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	3301      	adds	r3, #1
 800558c:	88ba      	ldrh	r2, [r7, #4]
 800558e:	6839      	ldr	r1, [r7, #0]
 8005590:	4618      	mov	r0, r3
 8005592:	f007 fb10 	bl	800cbb6 <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8005596:	79fb      	ldrb	r3, [r7, #7]
 8005598:	b29b      	uxth	r3, r3
 800559a:	005b      	lsls	r3, r3, #1
 800559c:	b299      	uxth	r1, r3
 800559e:	88bb      	ldrh	r3, [r7, #4]
 80055a0:	3301      	adds	r3, #1
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	f04f 32ff 	mov.w	r2, #4294967295
 80055a8:	9200      	str	r2, [sp, #0]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	4808      	ldr	r0, [pc, #32]	@ (80055d0 <user_i2c_write+0x74>)
 80055ae:	f002 fa17 	bl	80079e0 <HAL_I2C_Master_Transmit>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d002      	beq.n	80055be <user_i2c_write+0x62>
 80055b8:	f04f 33ff 	mov.w	r3, #4294967295
 80055bc:	e003      	b.n	80055c6 <user_i2c_write+0x6a>

  free(buf);
 80055be:	68f8      	ldr	r0, [r7, #12]
 80055c0:	f006 fa92 	bl	800bae8 <free>
  return 0;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	2000024c 	.word	0x2000024c
 80055d4:	00000000 	.word	0x00000000

080055d8 <BME280_Get_Altitude>:



float BME280_Get_Altitude(void)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
	float press = comp_data.pressure / 10000.0;
 80055de:	4b34      	ldr	r3, [pc, #208]	@ (80056b0 <BME280_Get_Altitude+0xd8>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fa ffa6 	bl	8000534 <__aeabi_ui2d>
 80055e8:	a329      	add	r3, pc, #164	@ (adr r3, 8005690 <BME280_Get_Altitude+0xb8>)
 80055ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ee:	f7fb f945 	bl	800087c <__aeabi_ddiv>
 80055f2:	4602      	mov	r2, r0
 80055f4:	460b      	mov	r3, r1
 80055f6:	4610      	mov	r0, r2
 80055f8:	4619      	mov	r1, r3
 80055fa:	f7fb fb0d 	bl	8000c18 <__aeabi_d2f>
 80055fe:	4603      	mov	r3, r0
 8005600:	60fb      	str	r3, [r7, #12]
	float temp = comp_data.temperature / 100.0;
 8005602:	4b2b      	ldr	r3, [pc, #172]	@ (80056b0 <BME280_Get_Altitude+0xd8>)
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	4618      	mov	r0, r3
 8005608:	f7fa ffa4 	bl	8000554 <__aeabi_i2d>
 800560c:	f04f 0200 	mov.w	r2, #0
 8005610:	4b28      	ldr	r3, [pc, #160]	@ (80056b4 <BME280_Get_Altitude+0xdc>)
 8005612:	f7fb f933 	bl	800087c <__aeabi_ddiv>
 8005616:	4602      	mov	r2, r0
 8005618:	460b      	mov	r3, r1
 800561a:	4610      	mov	r0, r2
 800561c:	4619      	mov	r1, r3
 800561e:	f7fb fafb 	bl	8000c18 <__aeabi_d2f>
 8005622:	4603      	mov	r3, r0
 8005624:	60bb      	str	r3, [r7, #8]
	float alt = 44330 * (1 - pow((press / 1013.25),(1/5.255)));
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f7fa ffa6 	bl	8000578 <__aeabi_f2d>
 800562c:	a31a      	add	r3, pc, #104	@ (adr r3, 8005698 <BME280_Get_Altitude+0xc0>)
 800562e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005632:	f7fb f923 	bl	800087c <__aeabi_ddiv>
 8005636:	4602      	mov	r2, r0
 8005638:	460b      	mov	r3, r1
 800563a:	ec43 2b17 	vmov	d7, r2, r3
 800563e:	ed9f 1b18 	vldr	d1, [pc, #96]	@ 80056a0 <BME280_Get_Altitude+0xc8>
 8005642:	eeb0 0a47 	vmov.f32	s0, s14
 8005646:	eef0 0a67 	vmov.f32	s1, s15
 800564a:	f009 f845 	bl	800e6d8 <pow>
 800564e:	ec53 2b10 	vmov	r2, r3, d0
 8005652:	f04f 0000 	mov.w	r0, #0
 8005656:	4918      	ldr	r1, [pc, #96]	@ (80056b8 <BME280_Get_Altitude+0xe0>)
 8005658:	f7fa fe2e 	bl	80002b8 <__aeabi_dsub>
 800565c:	4602      	mov	r2, r0
 800565e:	460b      	mov	r3, r1
 8005660:	4610      	mov	r0, r2
 8005662:	4619      	mov	r1, r3
 8005664:	a310      	add	r3, pc, #64	@ (adr r3, 80056a8 <BME280_Get_Altitude+0xd0>)
 8005666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566a:	f7fa ffdd 	bl	8000628 <__aeabi_dmul>
 800566e:	4602      	mov	r2, r0
 8005670:	460b      	mov	r3, r1
 8005672:	4610      	mov	r0, r2
 8005674:	4619      	mov	r1, r3
 8005676:	f7fb facf 	bl	8000c18 <__aeabi_d2f>
 800567a:	4603      	mov	r3, r0
 800567c:	607b      	str	r3, [r7, #4]
	//alt = ((pow((P0/press), (1/5.257))-1) * (temp + 273.15)) / 0.0065;

	return (alt);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	ee07 3a90 	vmov	s15, r3
}
 8005684:	eeb0 0a67 	vmov.f32	s0, s15
 8005688:	3710      	adds	r7, #16
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	00000000 	.word	0x00000000
 8005694:	40c38800 	.word	0x40c38800
 8005698:	00000000 	.word	0x00000000
 800569c:	408faa00 	.word	0x408faa00
 80056a0:	ccd9456c 	.word	0xccd9456c
 80056a4:	3fc85b95 	.word	0x3fc85b95
 80056a8:	00000000 	.word	0x00000000
 80056ac:	40e5a540 	.word	0x40e5a540
 80056b0:	200008b4 	.word	0x200008b4
 80056b4:	40590000 	.word	0x40590000
 80056b8:	3ff00000 	.word	0x3ff00000

080056bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80056bc:	b480      	push	{r7}
 80056be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80056c0:	b672      	cpsid	i
}
 80056c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80056c4:	bf00      	nop
 80056c6:	e7fd      	b.n	80056c4 <Error_Handler+0x8>

080056c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056ce:	2300      	movs	r3, #0
 80056d0:	607b      	str	r3, [r7, #4]
 80056d2:	4b10      	ldr	r3, [pc, #64]	@ (8005714 <HAL_MspInit+0x4c>)
 80056d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d6:	4a0f      	ldr	r2, [pc, #60]	@ (8005714 <HAL_MspInit+0x4c>)
 80056d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80056de:	4b0d      	ldr	r3, [pc, #52]	@ (8005714 <HAL_MspInit+0x4c>)
 80056e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056e6:	607b      	str	r3, [r7, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80056ea:	2300      	movs	r3, #0
 80056ec:	603b      	str	r3, [r7, #0]
 80056ee:	4b09      	ldr	r3, [pc, #36]	@ (8005714 <HAL_MspInit+0x4c>)
 80056f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f2:	4a08      	ldr	r2, [pc, #32]	@ (8005714 <HAL_MspInit+0x4c>)
 80056f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80056fa:	4b06      	ldr	r3, [pc, #24]	@ (8005714 <HAL_MspInit+0x4c>)
 80056fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005702:	603b      	str	r3, [r7, #0]
 8005704:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005706:	bf00      	nop
 8005708:	370c      	adds	r7, #12
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	40023800 	.word	0x40023800

08005718 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b08a      	sub	sp, #40	@ 0x28
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005720:	f107 0314 	add.w	r3, r7, #20
 8005724:	2200      	movs	r2, #0
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	605a      	str	r2, [r3, #4]
 800572a:	609a      	str	r2, [r3, #8]
 800572c:	60da      	str	r2, [r3, #12]
 800572e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a1b      	ldr	r2, [pc, #108]	@ (80057a4 <HAL_ADC_MspInit+0x8c>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d12f      	bne.n	800579a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800573a:	2300      	movs	r3, #0
 800573c:	613b      	str	r3, [r7, #16]
 800573e:	4b1a      	ldr	r3, [pc, #104]	@ (80057a8 <HAL_ADC_MspInit+0x90>)
 8005740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005742:	4a19      	ldr	r2, [pc, #100]	@ (80057a8 <HAL_ADC_MspInit+0x90>)
 8005744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005748:	6453      	str	r3, [r2, #68]	@ 0x44
 800574a:	4b17      	ldr	r3, [pc, #92]	@ (80057a8 <HAL_ADC_MspInit+0x90>)
 800574c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005756:	2300      	movs	r3, #0
 8005758:	60fb      	str	r3, [r7, #12]
 800575a:	4b13      	ldr	r3, [pc, #76]	@ (80057a8 <HAL_ADC_MspInit+0x90>)
 800575c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800575e:	4a12      	ldr	r2, [pc, #72]	@ (80057a8 <HAL_ADC_MspInit+0x90>)
 8005760:	f043 0304 	orr.w	r3, r3, #4
 8005764:	6313      	str	r3, [r2, #48]	@ 0x30
 8005766:	4b10      	ldr	r3, [pc, #64]	@ (80057a8 <HAL_ADC_MspInit+0x90>)
 8005768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	60fb      	str	r3, [r7, #12]
 8005770:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005772:	2304      	movs	r3, #4
 8005774:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005776:	2303      	movs	r3, #3
 8005778:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800577a:	2300      	movs	r3, #0
 800577c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800577e:	f107 0314 	add.w	r3, r7, #20
 8005782:	4619      	mov	r1, r3
 8005784:	4809      	ldr	r0, [pc, #36]	@ (80057ac <HAL_ADC_MspInit+0x94>)
 8005786:	f001 fe21 	bl	80073cc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800578a:	2200      	movs	r2, #0
 800578c:	2100      	movs	r1, #0
 800578e:	2012      	movs	r0, #18
 8005790:	f001 f9e3 	bl	8006b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8005794:	2012      	movs	r0, #18
 8005796:	f001 f9fc 	bl	8006b92 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800579a:	bf00      	nop
 800579c:	3728      	adds	r7, #40	@ 0x28
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40012000 	.word	0x40012000
 80057a8:	40023800 	.word	0x40023800
 80057ac:	40020800 	.word	0x40020800

080057b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b08a      	sub	sp, #40	@ 0x28
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057b8:	f107 0314 	add.w	r3, r7, #20
 80057bc:	2200      	movs	r2, #0
 80057be:	601a      	str	r2, [r3, #0]
 80057c0:	605a      	str	r2, [r3, #4]
 80057c2:	609a      	str	r2, [r3, #8]
 80057c4:	60da      	str	r2, [r3, #12]
 80057c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a19      	ldr	r2, [pc, #100]	@ (8005834 <HAL_I2C_MspInit+0x84>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d12b      	bne.n	800582a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057d2:	2300      	movs	r3, #0
 80057d4:	613b      	str	r3, [r7, #16]
 80057d6:	4b18      	ldr	r3, [pc, #96]	@ (8005838 <HAL_I2C_MspInit+0x88>)
 80057d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057da:	4a17      	ldr	r2, [pc, #92]	@ (8005838 <HAL_I2C_MspInit+0x88>)
 80057dc:	f043 0302 	orr.w	r3, r3, #2
 80057e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80057e2:	4b15      	ldr	r3, [pc, #84]	@ (8005838 <HAL_I2C_MspInit+0x88>)
 80057e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	613b      	str	r3, [r7, #16]
 80057ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80057ee:	23c0      	movs	r3, #192	@ 0xc0
 80057f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80057f2:	2312      	movs	r3, #18
 80057f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057f6:	2300      	movs	r3, #0
 80057f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057fa:	2303      	movs	r3, #3
 80057fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80057fe:	2304      	movs	r3, #4
 8005800:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005802:	f107 0314 	add.w	r3, r7, #20
 8005806:	4619      	mov	r1, r3
 8005808:	480c      	ldr	r0, [pc, #48]	@ (800583c <HAL_I2C_MspInit+0x8c>)
 800580a:	f001 fddf 	bl	80073cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	4b09      	ldr	r3, [pc, #36]	@ (8005838 <HAL_I2C_MspInit+0x88>)
 8005814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005816:	4a08      	ldr	r2, [pc, #32]	@ (8005838 <HAL_I2C_MspInit+0x88>)
 8005818:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800581c:	6413      	str	r3, [r2, #64]	@ 0x40
 800581e:	4b06      	ldr	r3, [pc, #24]	@ (8005838 <HAL_I2C_MspInit+0x88>)
 8005820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005822:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800582a:	bf00      	nop
 800582c:	3728      	adds	r7, #40	@ 0x28
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	40005400 	.word	0x40005400
 8005838:	40023800 	.word	0x40023800
 800583c:	40020400 	.word	0x40020400

08005840 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b08a      	sub	sp, #40	@ 0x28
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005848:	f107 0314 	add.w	r3, r7, #20
 800584c:	2200      	movs	r2, #0
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	605a      	str	r2, [r3, #4]
 8005852:	609a      	str	r2, [r3, #8]
 8005854:	60da      	str	r2, [r3, #12]
 8005856:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a19      	ldr	r2, [pc, #100]	@ (80058c4 <HAL_SPI_MspInit+0x84>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d12b      	bne.n	80058ba <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005862:	2300      	movs	r3, #0
 8005864:	613b      	str	r3, [r7, #16]
 8005866:	4b18      	ldr	r3, [pc, #96]	@ (80058c8 <HAL_SPI_MspInit+0x88>)
 8005868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800586a:	4a17      	ldr	r2, [pc, #92]	@ (80058c8 <HAL_SPI_MspInit+0x88>)
 800586c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005870:	6453      	str	r3, [r2, #68]	@ 0x44
 8005872:	4b15      	ldr	r3, [pc, #84]	@ (80058c8 <HAL_SPI_MspInit+0x88>)
 8005874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005876:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800587a:	613b      	str	r3, [r7, #16]
 800587c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800587e:	2300      	movs	r3, #0
 8005880:	60fb      	str	r3, [r7, #12]
 8005882:	4b11      	ldr	r3, [pc, #68]	@ (80058c8 <HAL_SPI_MspInit+0x88>)
 8005884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005886:	4a10      	ldr	r2, [pc, #64]	@ (80058c8 <HAL_SPI_MspInit+0x88>)
 8005888:	f043 0301 	orr.w	r3, r3, #1
 800588c:	6313      	str	r3, [r2, #48]	@ 0x30
 800588e:	4b0e      	ldr	r3, [pc, #56]	@ (80058c8 <HAL_SPI_MspInit+0x88>)
 8005890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	60fb      	str	r3, [r7, #12]
 8005898:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800589a:	23e0      	movs	r3, #224	@ 0xe0
 800589c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800589e:	2302      	movs	r3, #2
 80058a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058a2:	2300      	movs	r3, #0
 80058a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058a6:	2303      	movs	r3, #3
 80058a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80058aa:	2305      	movs	r3, #5
 80058ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058ae:	f107 0314 	add.w	r3, r7, #20
 80058b2:	4619      	mov	r1, r3
 80058b4:	4805      	ldr	r0, [pc, #20]	@ (80058cc <HAL_SPI_MspInit+0x8c>)
 80058b6:	f001 fd89 	bl	80073cc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80058ba:	bf00      	nop
 80058bc:	3728      	adds	r7, #40	@ 0x28
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	40013000 	.word	0x40013000
 80058c8:	40023800 	.word	0x40023800
 80058cc:	40020000 	.word	0x40020000

080058d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058e0:	d116      	bne.n	8005910 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80058e2:	2300      	movs	r3, #0
 80058e4:	617b      	str	r3, [r7, #20]
 80058e6:	4b28      	ldr	r3, [pc, #160]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 80058e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ea:	4a27      	ldr	r2, [pc, #156]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 80058ec:	f043 0301 	orr.w	r3, r3, #1
 80058f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80058f2:	4b25      	ldr	r3, [pc, #148]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 80058f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	617b      	str	r3, [r7, #20]
 80058fc:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80058fe:	2200      	movs	r2, #0
 8005900:	2100      	movs	r1, #0
 8005902:	201c      	movs	r0, #28
 8005904:	f001 f929 	bl	8006b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005908:	201c      	movs	r0, #28
 800590a:	f001 f942 	bl	8006b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800590e:	e036      	b.n	800597e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a1d      	ldr	r2, [pc, #116]	@ (800598c <HAL_TIM_Base_MspInit+0xbc>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d116      	bne.n	8005948 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800591a:	2300      	movs	r3, #0
 800591c:	613b      	str	r3, [r7, #16]
 800591e:	4b1a      	ldr	r3, [pc, #104]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 8005920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005922:	4a19      	ldr	r2, [pc, #100]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 8005924:	f043 0302 	orr.w	r3, r3, #2
 8005928:	6413      	str	r3, [r2, #64]	@ 0x40
 800592a:	4b17      	ldr	r3, [pc, #92]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 800592c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	613b      	str	r3, [r7, #16]
 8005934:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005936:	2200      	movs	r2, #0
 8005938:	2100      	movs	r1, #0
 800593a:	201d      	movs	r0, #29
 800593c:	f001 f90d 	bl	8006b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005940:	201d      	movs	r0, #29
 8005942:	f001 f926 	bl	8006b92 <HAL_NVIC_EnableIRQ>
}
 8005946:	e01a      	b.n	800597e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a10      	ldr	r2, [pc, #64]	@ (8005990 <HAL_TIM_Base_MspInit+0xc0>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d115      	bne.n	800597e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005952:	2300      	movs	r3, #0
 8005954:	60fb      	str	r3, [r7, #12]
 8005956:	4b0c      	ldr	r3, [pc, #48]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 8005958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800595a:	4a0b      	ldr	r2, [pc, #44]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 800595c:	f043 0304 	orr.w	r3, r3, #4
 8005960:	6413      	str	r3, [r2, #64]	@ 0x40
 8005962:	4b09      	ldr	r3, [pc, #36]	@ (8005988 <HAL_TIM_Base_MspInit+0xb8>)
 8005964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005966:	f003 0304 	and.w	r3, r3, #4
 800596a:	60fb      	str	r3, [r7, #12]
 800596c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800596e:	2200      	movs	r2, #0
 8005970:	2100      	movs	r1, #0
 8005972:	201e      	movs	r0, #30
 8005974:	f001 f8f1 	bl	8006b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005978:	201e      	movs	r0, #30
 800597a:	f001 f90a 	bl	8006b92 <HAL_NVIC_EnableIRQ>
}
 800597e:	bf00      	nop
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	40023800 	.word	0x40023800
 800598c:	40000400 	.word	0x40000400
 8005990:	40000800 	.word	0x40000800

08005994 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b090      	sub	sp, #64	@ 0x40
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800599c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80059a0:	2200      	movs	r2, #0
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	605a      	str	r2, [r3, #4]
 80059a6:	609a      	str	r2, [r3, #8]
 80059a8:	60da      	str	r2, [r3, #12]
 80059aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a9b      	ldr	r2, [pc, #620]	@ (8005c20 <HAL_UART_MspInit+0x28c>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d134      	bne.n	8005a20 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80059b6:	2300      	movs	r3, #0
 80059b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059ba:	4b9a      	ldr	r3, [pc, #616]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 80059bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059be:	4a99      	ldr	r2, [pc, #612]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 80059c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80059c6:	4b97      	ldr	r3, [pc, #604]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 80059c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80059ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059d2:	2300      	movs	r3, #0
 80059d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80059d6:	4b93      	ldr	r3, [pc, #588]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 80059d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059da:	4a92      	ldr	r2, [pc, #584]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 80059dc:	f043 0301 	orr.w	r3, r3, #1
 80059e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80059e2:	4b90      	ldr	r3, [pc, #576]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 80059e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e6:	f003 0301 	and.w	r3, r3, #1
 80059ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80059ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80059ee:	2303      	movs	r3, #3
 80059f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059f2:	2302      	movs	r3, #2
 80059f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059f6:	2300      	movs	r3, #0
 80059f8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059fa:	2303      	movs	r3, #3
 80059fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80059fe:	2308      	movs	r3, #8
 8005a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a06:	4619      	mov	r1, r3
 8005a08:	4887      	ldr	r0, [pc, #540]	@ (8005c28 <HAL_UART_MspInit+0x294>)
 8005a0a:	f001 fcdf 	bl	80073cc <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 1, 0);
 8005a0e:	2200      	movs	r2, #0
 8005a10:	2101      	movs	r1, #1
 8005a12:	2034      	movs	r0, #52	@ 0x34
 8005a14:	f001 f8a1 	bl	8006b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8005a18:	2034      	movs	r0, #52	@ 0x34
 8005a1a:	f001 f8ba 	bl	8006b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005a1e:	e0fa      	b.n	8005c16 <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART2)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a81      	ldr	r2, [pc, #516]	@ (8005c2c <HAL_UART_MspInit+0x298>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d134      	bne.n	8005a94 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	623b      	str	r3, [r7, #32]
 8005a2e:	4b7d      	ldr	r3, [pc, #500]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a32:	4a7c      	ldr	r2, [pc, #496]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a3a:	4b7a      	ldr	r3, [pc, #488]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a42:	623b      	str	r3, [r7, #32]
 8005a44:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a46:	2300      	movs	r3, #0
 8005a48:	61fb      	str	r3, [r7, #28]
 8005a4a:	4b76      	ldr	r3, [pc, #472]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a4e:	4a75      	ldr	r2, [pc, #468]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005a50:	f043 0301 	orr.w	r3, r3, #1
 8005a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a56:	4b73      	ldr	r3, [pc, #460]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	61fb      	str	r3, [r7, #28]
 8005a60:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005a62:	230c      	movs	r3, #12
 8005a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a66:	2302      	movs	r3, #2
 8005a68:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005a72:	2307      	movs	r3, #7
 8005a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	486a      	ldr	r0, [pc, #424]	@ (8005c28 <HAL_UART_MspInit+0x294>)
 8005a7e:	f001 fca5 	bl	80073cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8005a82:	2200      	movs	r2, #0
 8005a84:	2102      	movs	r1, #2
 8005a86:	2026      	movs	r0, #38	@ 0x26
 8005a88:	f001 f867 	bl	8006b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005a8c:	2026      	movs	r0, #38	@ 0x26
 8005a8e:	f001 f880 	bl	8006b92 <HAL_NVIC_EnableIRQ>
}
 8005a92:	e0c0      	b.n	8005c16 <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART3)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a65      	ldr	r2, [pc, #404]	@ (8005c30 <HAL_UART_MspInit+0x29c>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	f040 8082 	bne.w	8005ba4 <HAL_UART_MspInit+0x210>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	61bb      	str	r3, [r7, #24]
 8005aa4:	4b5f      	ldr	r3, [pc, #380]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa8:	4a5e      	ldr	r2, [pc, #376]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005aaa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005aae:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ab0:	4b5c      	ldr	r3, [pc, #368]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ab8:	61bb      	str	r3, [r7, #24]
 8005aba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005abc:	2300      	movs	r3, #0
 8005abe:	617b      	str	r3, [r7, #20]
 8005ac0:	4b58      	ldr	r3, [pc, #352]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac4:	4a57      	ldr	r2, [pc, #348]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005ac6:	f043 0304 	orr.w	r3, r3, #4
 8005aca:	6313      	str	r3, [r2, #48]	@ 0x30
 8005acc:	4b55      	ldr	r3, [pc, #340]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad0:	f003 0304 	and.w	r3, r3, #4
 8005ad4:	617b      	str	r3, [r7, #20]
 8005ad6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ad8:	2300      	movs	r3, #0
 8005ada:	613b      	str	r3, [r7, #16]
 8005adc:	4b51      	ldr	r3, [pc, #324]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae0:	4a50      	ldr	r2, [pc, #320]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005ae2:	f043 0302 	orr.w	r3, r3, #2
 8005ae6:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ae8:	4b4e      	ldr	r3, [pc, #312]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aec:	f003 0302 	and.w	r3, r3, #2
 8005af0:	613b      	str	r3, [r7, #16]
 8005af2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005af4:	2320      	movs	r3, #32
 8005af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005af8:	2302      	movs	r3, #2
 8005afa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005afc:	2300      	movs	r3, #0
 8005afe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b00:	2303      	movs	r3, #3
 8005b02:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005b04:	2307      	movs	r3, #7
 8005b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	4849      	ldr	r0, [pc, #292]	@ (8005c34 <HAL_UART_MspInit+0x2a0>)
 8005b10:	f001 fc5c 	bl	80073cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005b14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b22:	2303      	movs	r3, #3
 8005b24:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005b26:	2307      	movs	r3, #7
 8005b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4841      	ldr	r0, [pc, #260]	@ (8005c38 <HAL_UART_MspInit+0x2a4>)
 8005b32:	f001 fc4b 	bl	80073cc <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8005b36:	4b41      	ldr	r3, [pc, #260]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b38:	4a41      	ldr	r2, [pc, #260]	@ (8005c40 <HAL_UART_MspInit+0x2ac>)
 8005b3a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8005b3c:	4b3f      	ldr	r3, [pc, #252]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b3e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005b42:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b44:	4b3d      	ldr	r3, [pc, #244]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b46:	2240      	movs	r2, #64	@ 0x40
 8005b48:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b4a:	4b3c      	ldr	r3, [pc, #240]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b50:	4b3a      	ldr	r3, [pc, #232]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b56:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b58:	4b38      	ldr	r3, [pc, #224]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b5e:	4b37      	ldr	r3, [pc, #220]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005b64:	4b35      	ldr	r3, [pc, #212]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005b6a:	4b34      	ldr	r3, [pc, #208]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b70:	4b32      	ldr	r3, [pc, #200]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b72:	2200      	movs	r2, #0
 8005b74:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005b76:	4831      	ldr	r0, [pc, #196]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b78:	f001 f826 	bl	8006bc8 <HAL_DMA_Init>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d001      	beq.n	8005b86 <HAL_UART_MspInit+0x1f2>
      Error_Handler();
 8005b82:	f7ff fd9b 	bl	80056bc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a2c      	ldr	r2, [pc, #176]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b8c:	4a2b      	ldr	r2, [pc, #172]	@ (8005c3c <HAL_UART_MspInit+0x2a8>)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005b92:	2200      	movs	r2, #0
 8005b94:	2100      	movs	r1, #0
 8005b96:	2027      	movs	r0, #39	@ 0x27
 8005b98:	f000 ffdf 	bl	8006b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005b9c:	2027      	movs	r0, #39	@ 0x27
 8005b9e:	f000 fff8 	bl	8006b92 <HAL_NVIC_EnableIRQ>
}
 8005ba2:	e038      	b.n	8005c16 <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART6)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a26      	ldr	r2, [pc, #152]	@ (8005c44 <HAL_UART_MspInit+0x2b0>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d133      	bne.n	8005c16 <HAL_UART_MspInit+0x282>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60fb      	str	r3, [r7, #12]
 8005bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bb6:	4a1b      	ldr	r2, [pc, #108]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005bb8:	f043 0320 	orr.w	r3, r3, #32
 8005bbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8005bbe:	4b19      	ldr	r3, [pc, #100]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bc2:	f003 0320 	and.w	r3, r3, #32
 8005bc6:	60fb      	str	r3, [r7, #12]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005bca:	2300      	movs	r3, #0
 8005bcc:	60bb      	str	r3, [r7, #8]
 8005bce:	4b15      	ldr	r3, [pc, #84]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd2:	4a14      	ldr	r2, [pc, #80]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005bd4:	f043 0304 	orr.w	r3, r3, #4
 8005bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005bda:	4b12      	ldr	r3, [pc, #72]	@ (8005c24 <HAL_UART_MspInit+0x290>)
 8005bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bde:	f003 0304 	and.w	r3, r3, #4
 8005be2:	60bb      	str	r3, [r7, #8]
 8005be4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS_Tx_Pin|RS_Rx_Pin;
 8005be6:	23c0      	movs	r3, #192	@ 0xc0
 8005be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bea:	2302      	movs	r3, #2
 8005bec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005bf6:	2308      	movs	r3, #8
 8005bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005bfa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005bfe:	4619      	mov	r1, r3
 8005c00:	480c      	ldr	r0, [pc, #48]	@ (8005c34 <HAL_UART_MspInit+0x2a0>)
 8005c02:	f001 fbe3 	bl	80073cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8005c06:	2200      	movs	r2, #0
 8005c08:	2100      	movs	r1, #0
 8005c0a:	2047      	movs	r0, #71	@ 0x47
 8005c0c:	f000 ffa5 	bl	8006b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005c10:	2047      	movs	r0, #71	@ 0x47
 8005c12:	f000 ffbe 	bl	8006b92 <HAL_NVIC_EnableIRQ>
}
 8005c16:	bf00      	nop
 8005c18:	3740      	adds	r7, #64	@ 0x40
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	40004c00 	.word	0x40004c00
 8005c24:	40023800 	.word	0x40023800
 8005c28:	40020000 	.word	0x40020000
 8005c2c:	40004400 	.word	0x40004400
 8005c30:	40004800 	.word	0x40004800
 8005c34:	40020800 	.word	0x40020800
 8005c38:	40020400 	.word	0x40020400
 8005c3c:	200004f0 	.word	0x200004f0
 8005c40:	40026058 	.word	0x40026058
 8005c44:	40011400 	.word	0x40011400

08005c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005c4c:	bf00      	nop
 8005c4e:	e7fd      	b.n	8005c4c <NMI_Handler+0x4>

08005c50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c50:	b480      	push	{r7}
 8005c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c54:	bf00      	nop
 8005c56:	e7fd      	b.n	8005c54 <HardFault_Handler+0x4>

08005c58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005c5c:	bf00      	nop
 8005c5e:	e7fd      	b.n	8005c5c <MemManage_Handler+0x4>

08005c60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005c60:	b480      	push	{r7}
 8005c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c64:	bf00      	nop
 8005c66:	e7fd      	b.n	8005c64 <BusFault_Handler+0x4>

08005c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c6c:	bf00      	nop
 8005c6e:	e7fd      	b.n	8005c6c <UsageFault_Handler+0x4>

08005c70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c70:	b480      	push	{r7}
 8005c72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005c74:	bf00      	nop
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr

08005c7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c7e:	b480      	push	{r7}
 8005c80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c82:	bf00      	nop
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c90:	bf00      	nop
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr

08005c9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c9e:	f000 f9b1 	bl	8006004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005ca2:	bf00      	nop
 8005ca4:	bd80      	pop	{r7, pc}
	...

08005ca8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005cac:	4802      	ldr	r0, [pc, #8]	@ (8005cb8 <DMA1_Stream3_IRQHandler+0x10>)
 8005cae:	f001 f923 	bl	8006ef8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8005cb2:	bf00      	nop
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	200004f0 	.word	0x200004f0

08005cbc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005cc0:	4802      	ldr	r0, [pc, #8]	@ (8005ccc <ADC_IRQHandler+0x10>)
 8005cc2:	f000 fb05 	bl	80062d0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8005cc6:	bf00      	nop
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	20000204 	.word	0x20000204

08005cd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005cd4:	4802      	ldr	r0, [pc, #8]	@ (8005ce0 <TIM2_IRQHandler+0x10>)
 8005cd6:	f004 f913 	bl	8009f00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005cda:	bf00      	nop
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	200002f8 	.word	0x200002f8

08005ce4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005ce8:	4802      	ldr	r0, [pc, #8]	@ (8005cf4 <TIM3_IRQHandler+0x10>)
 8005cea:	f004 f909 	bl	8009f00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005cee:	bf00      	nop
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	20000340 	.word	0x20000340

08005cf8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005cfc:	4802      	ldr	r0, [pc, #8]	@ (8005d08 <TIM4_IRQHandler+0x10>)
 8005cfe:	f004 f8ff 	bl	8009f00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005d02:	bf00      	nop
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	20000388 	.word	0x20000388

08005d0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005d10:	4802      	ldr	r0, [pc, #8]	@ (8005d1c <USART2_IRQHandler+0x10>)
 8005d12:	f004 feb3 	bl	800aa7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005d16:	bf00      	nop
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	20000418 	.word	0x20000418

08005d20 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005d24:	4802      	ldr	r0, [pc, #8]	@ (8005d30 <USART3_IRQHandler+0x10>)
 8005d26:	f004 fea9 	bl	800aa7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005d2a:	bf00      	nop
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	20000460 	.word	0x20000460

08005d34 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005d38:	4802      	ldr	r0, [pc, #8]	@ (8005d44 <UART4_IRQHandler+0x10>)
 8005d3a:	f004 fe9f 	bl	800aa7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8005d3e:	bf00      	nop
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	200003d0 	.word	0x200003d0

08005d48 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005d4c:	4802      	ldr	r0, [pc, #8]	@ (8005d58 <USART6_IRQHandler+0x10>)
 8005d4e:	f004 fe95 	bl	800aa7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8005d52:	bf00      	nop
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	200004a8 	.word	0x200004a8

08005d5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	af00      	add	r7, sp, #0
  return 1;
 8005d60:	2301      	movs	r3, #1
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <_kill>:

int _kill(int pid, int sig)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005d76:	f006 fef1 	bl	800cb5c <__errno>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2216      	movs	r2, #22
 8005d7e:	601a      	str	r2, [r3, #0]
  return -1;
 8005d80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3708      	adds	r7, #8
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <_exit>:

void _exit (int status)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005d94:	f04f 31ff 	mov.w	r1, #4294967295
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f7ff ffe7 	bl	8005d6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8005d9e:	bf00      	nop
 8005da0:	e7fd      	b.n	8005d9e <_exit+0x12>

08005da2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b086      	sub	sp, #24
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	60f8      	str	r0, [r7, #12]
 8005daa:	60b9      	str	r1, [r7, #8]
 8005dac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dae:	2300      	movs	r3, #0
 8005db0:	617b      	str	r3, [r7, #20]
 8005db2:	e00a      	b.n	8005dca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005db4:	f3af 8000 	nop.w
 8005db8:	4601      	mov	r1, r0
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	1c5a      	adds	r2, r3, #1
 8005dbe:	60ba      	str	r2, [r7, #8]
 8005dc0:	b2ca      	uxtb	r2, r1
 8005dc2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	617b      	str	r3, [r7, #20]
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	dbf0      	blt.n	8005db4 <_read+0x12>
  }

  return len;
 8005dd2:	687b      	ldr	r3, [r7, #4]
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3718      	adds	r7, #24
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005de8:	2300      	movs	r3, #0
 8005dea:	617b      	str	r3, [r7, #20]
 8005dec:	e009      	b.n	8005e02 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	1c5a      	adds	r2, r3, #1
 8005df2:	60ba      	str	r2, [r7, #8]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	617b      	str	r3, [r7, #20]
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	dbf1      	blt.n	8005dee <_write+0x12>
  }
  return len;
 8005e0a:	687b      	ldr	r3, [r7, #4]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3718      	adds	r7, #24
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <_close>:

int _close(int file)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005e1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005e3c:	605a      	str	r2, [r3, #4]
  return 0;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <_isatty>:

int _isatty(int file)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005e54:	2301      	movs	r3, #1
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr

08005e62 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005e62:	b480      	push	{r7}
 8005e64:	b085      	sub	sp, #20
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	60f8      	str	r0, [r7, #12]
 8005e6a:	60b9      	str	r1, [r7, #8]
 8005e6c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3714      	adds	r7, #20
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b086      	sub	sp, #24
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e84:	4a14      	ldr	r2, [pc, #80]	@ (8005ed8 <_sbrk+0x5c>)
 8005e86:	4b15      	ldr	r3, [pc, #84]	@ (8005edc <_sbrk+0x60>)
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e90:	4b13      	ldr	r3, [pc, #76]	@ (8005ee0 <_sbrk+0x64>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d102      	bne.n	8005e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e98:	4b11      	ldr	r3, [pc, #68]	@ (8005ee0 <_sbrk+0x64>)
 8005e9a:	4a12      	ldr	r2, [pc, #72]	@ (8005ee4 <_sbrk+0x68>)
 8005e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e9e:	4b10      	ldr	r3, [pc, #64]	@ (8005ee0 <_sbrk+0x64>)
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	693a      	ldr	r2, [r7, #16]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d207      	bcs.n	8005ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005eac:	f006 fe56 	bl	800cb5c <__errno>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	220c      	movs	r2, #12
 8005eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005eba:	e009      	b.n	8005ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005ebc:	4b08      	ldr	r3, [pc, #32]	@ (8005ee0 <_sbrk+0x64>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005ec2:	4b07      	ldr	r3, [pc, #28]	@ (8005ee0 <_sbrk+0x64>)
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4413      	add	r3, r2
 8005eca:	4a05      	ldr	r2, [pc, #20]	@ (8005ee0 <_sbrk+0x64>)
 8005ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005ece:	68fb      	ldr	r3, [r7, #12]
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	20020000 	.word	0x20020000
 8005edc:	00000400 	.word	0x00000400
 8005ee0:	200008c4 	.word	0x200008c4
 8005ee4:	20000a18 	.word	0x20000a18

08005ee8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005eec:	4b06      	ldr	r3, [pc, #24]	@ (8005f08 <SystemInit+0x20>)
 8005eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ef2:	4a05      	ldr	r2, [pc, #20]	@ (8005f08 <SystemInit+0x20>)
 8005ef4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005efc:	bf00      	nop
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	e000ed00 	.word	0xe000ed00

08005f0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005f0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005f44 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005f10:	f7ff ffea 	bl	8005ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005f14:	480c      	ldr	r0, [pc, #48]	@ (8005f48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005f16:	490d      	ldr	r1, [pc, #52]	@ (8005f4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005f18:	4a0d      	ldr	r2, [pc, #52]	@ (8005f50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005f1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f1c:	e002      	b.n	8005f24 <LoopCopyDataInit>

08005f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f22:	3304      	adds	r3, #4

08005f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f28:	d3f9      	bcc.n	8005f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8005f54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005f2c:	4c0a      	ldr	r4, [pc, #40]	@ (8005f58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f30:	e001      	b.n	8005f36 <LoopFillZerobss>

08005f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f34:	3204      	adds	r2, #4

08005f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f38:	d3fb      	bcc.n	8005f32 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8005f3a:	f006 fe15 	bl	800cb68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f3e:	f7fd fb67 	bl	8003610 <main>
  bx  lr    
 8005f42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005f44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f4c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8005f50:	0800fd90 	.word	0x0800fd90
  ldr r2, =_sbss
 8005f54:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8005f58:	20000a18 	.word	0x20000a18

08005f5c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f5c:	e7fe      	b.n	8005f5c <CAN1_RX0_IRQHandler>
	...

08005f60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005f64:	4b0e      	ldr	r3, [pc, #56]	@ (8005fa0 <HAL_Init+0x40>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a0d      	ldr	r2, [pc, #52]	@ (8005fa0 <HAL_Init+0x40>)
 8005f6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005f6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005f70:	4b0b      	ldr	r3, [pc, #44]	@ (8005fa0 <HAL_Init+0x40>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a0a      	ldr	r2, [pc, #40]	@ (8005fa0 <HAL_Init+0x40>)
 8005f76:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005f7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005f7c:	4b08      	ldr	r3, [pc, #32]	@ (8005fa0 <HAL_Init+0x40>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a07      	ldr	r2, [pc, #28]	@ (8005fa0 <HAL_Init+0x40>)
 8005f82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f88:	2003      	movs	r0, #3
 8005f8a:	f000 fddb 	bl	8006b44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005f8e:	200f      	movs	r0, #15
 8005f90:	f000 f808 	bl	8005fa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f94:	f7ff fb98 	bl	80056c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	40023c00 	.word	0x40023c00

08005fa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005fac:	4b12      	ldr	r3, [pc, #72]	@ (8005ff8 <HAL_InitTick+0x54>)
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	4b12      	ldr	r3, [pc, #72]	@ (8005ffc <HAL_InitTick+0x58>)
 8005fb2:	781b      	ldrb	r3, [r3, #0]
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005fba:	fbb3 f3f1 	udiv	r3, r3, r1
 8005fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 fdf3 	bl	8006bae <HAL_SYSTICK_Config>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d001      	beq.n	8005fd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e00e      	b.n	8005ff0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2b0f      	cmp	r3, #15
 8005fd6:	d80a      	bhi.n	8005fee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005fd8:	2200      	movs	r2, #0
 8005fda:	6879      	ldr	r1, [r7, #4]
 8005fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe0:	f000 fdbb 	bl	8006b5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005fe4:	4a06      	ldr	r2, [pc, #24]	@ (8006000 <HAL_InitTick+0x5c>)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	e000      	b.n	8005ff0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3708      	adds	r7, #8
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	20000004 	.word	0x20000004
 8005ffc:	2000000c 	.word	0x2000000c
 8006000:	20000008 	.word	0x20000008

08006004 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006004:	b480      	push	{r7}
 8006006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006008:	4b06      	ldr	r3, [pc, #24]	@ (8006024 <HAL_IncTick+0x20>)
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	461a      	mov	r2, r3
 800600e:	4b06      	ldr	r3, [pc, #24]	@ (8006028 <HAL_IncTick+0x24>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4413      	add	r3, r2
 8006014:	4a04      	ldr	r2, [pc, #16]	@ (8006028 <HAL_IncTick+0x24>)
 8006016:	6013      	str	r3, [r2, #0]
}
 8006018:	bf00      	nop
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	2000000c 	.word	0x2000000c
 8006028:	200008c8 	.word	0x200008c8

0800602c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800602c:	b480      	push	{r7}
 800602e:	af00      	add	r7, sp, #0
  return uwTick;
 8006030:	4b03      	ldr	r3, [pc, #12]	@ (8006040 <HAL_GetTick+0x14>)
 8006032:	681b      	ldr	r3, [r3, #0]
}
 8006034:	4618      	mov	r0, r3
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	200008c8 	.word	0x200008c8

08006044 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800604c:	f7ff ffee 	bl	800602c <HAL_GetTick>
 8006050:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800605c:	d005      	beq.n	800606a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800605e:	4b0a      	ldr	r3, [pc, #40]	@ (8006088 <HAL_Delay+0x44>)
 8006060:	781b      	ldrb	r3, [r3, #0]
 8006062:	461a      	mov	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	4413      	add	r3, r2
 8006068:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800606a:	bf00      	nop
 800606c:	f7ff ffde 	bl	800602c <HAL_GetTick>
 8006070:	4602      	mov	r2, r0
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	429a      	cmp	r2, r3
 800607a:	d8f7      	bhi.n	800606c <HAL_Delay+0x28>
  {
  }
}
 800607c:	bf00      	nop
 800607e:	bf00      	nop
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	2000000c 	.word	0x2000000c

0800608c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006094:	2300      	movs	r3, #0
 8006096:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d101      	bne.n	80060a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e033      	b.n	800610a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d109      	bne.n	80060be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7ff fb34 	bl	8005718 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c2:	f003 0310 	and.w	r3, r3, #16
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d118      	bne.n	80060fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80060d2:	f023 0302 	bic.w	r3, r3, #2
 80060d6:	f043 0202 	orr.w	r2, r3, #2
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 fb5a 	bl	8006798 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ee:	f023 0303 	bic.w	r3, r3, #3
 80060f2:	f043 0201 	orr.w	r2, r3, #1
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80060fa:	e001      	b.n	8006100 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006108:	7bfb      	ldrb	r3, [r7, #15]
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
	...

08006114 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800611c:	2300      	movs	r3, #0
 800611e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006126:	2b01      	cmp	r3, #1
 8006128:	d101      	bne.n	800612e <HAL_ADC_Start_IT+0x1a>
 800612a:	2302      	movs	r3, #2
 800612c:	e0bd      	b.n	80062aa <HAL_ADC_Start_IT+0x196>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b01      	cmp	r3, #1
 8006142:	d018      	beq.n	8006176 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	689a      	ldr	r2, [r3, #8]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f042 0201 	orr.w	r2, r2, #1
 8006152:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006154:	4b58      	ldr	r3, [pc, #352]	@ (80062b8 <HAL_ADC_Start_IT+0x1a4>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a58      	ldr	r2, [pc, #352]	@ (80062bc <HAL_ADC_Start_IT+0x1a8>)
 800615a:	fba2 2303 	umull	r2, r3, r2, r3
 800615e:	0c9a      	lsrs	r2, r3, #18
 8006160:	4613      	mov	r3, r2
 8006162:	005b      	lsls	r3, r3, #1
 8006164:	4413      	add	r3, r2
 8006166:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8006168:	e002      	b.n	8006170 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	3b01      	subs	r3, #1
 800616e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1f9      	bne.n	800616a <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b01      	cmp	r3, #1
 8006182:	f040 8085 	bne.w	8006290 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800618e:	f023 0301 	bic.w	r3, r3, #1
 8006192:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d007      	beq.n	80061b8 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ac:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80061b0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80061c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061c4:	d106      	bne.n	80061d4 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ca:	f023 0206 	bic.w	r2, r3, #6
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	645a      	str	r2, [r3, #68]	@ 0x44
 80061d2:	e002      	b.n	80061da <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80061e2:	4b37      	ldr	r3, [pc, #220]	@ (80062c0 <HAL_ADC_Start_IT+0x1ac>)
 80061e4:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80061ee:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	6812      	ldr	r2, [r2, #0]
 80061fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80061fe:	f043 0320 	orr.w	r3, r3, #32
 8006202:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	f003 031f 	and.w	r3, r3, #31
 800620c:	2b00      	cmp	r3, #0
 800620e:	d12a      	bne.n	8006266 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a2b      	ldr	r2, [pc, #172]	@ (80062c4 <HAL_ADC_Start_IT+0x1b0>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d015      	beq.n	8006246 <HAL_ADC_Start_IT+0x132>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a2a      	ldr	r2, [pc, #168]	@ (80062c8 <HAL_ADC_Start_IT+0x1b4>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d105      	bne.n	8006230 <HAL_ADC_Start_IT+0x11c>
 8006224:	4b26      	ldr	r3, [pc, #152]	@ (80062c0 <HAL_ADC_Start_IT+0x1ac>)
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f003 031f 	and.w	r3, r3, #31
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00a      	beq.n	8006246 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a25      	ldr	r2, [pc, #148]	@ (80062cc <HAL_ADC_Start_IT+0x1b8>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d136      	bne.n	80062a8 <HAL_ADC_Start_IT+0x194>
 800623a:	4b21      	ldr	r3, [pc, #132]	@ (80062c0 <HAL_ADC_Start_IT+0x1ac>)
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f003 0310 	and.w	r3, r3, #16
 8006242:	2b00      	cmp	r3, #0
 8006244:	d130      	bne.n	80062a8 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d129      	bne.n	80062a8 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689a      	ldr	r2, [r3, #8]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006262:	609a      	str	r2, [r3, #8]
 8006264:	e020      	b.n	80062a8 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a16      	ldr	r2, [pc, #88]	@ (80062c4 <HAL_ADC_Start_IT+0x1b0>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d11b      	bne.n	80062a8 <HAL_ADC_Start_IT+0x194>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d114      	bne.n	80062a8 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	689a      	ldr	r2, [r3, #8]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800628c:	609a      	str	r2, [r3, #8]
 800628e:	e00b      	b.n	80062a8 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006294:	f043 0210 	orr.w	r2, r3, #16
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a0:	f043 0201 	orr.w	r2, r3, #1
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	20000004 	.word	0x20000004
 80062bc:	431bde83 	.word	0x431bde83
 80062c0:	40012300 	.word	0x40012300
 80062c4:	40012000 	.word	0x40012000
 80062c8:	40012100 	.word	0x40012100
 80062cc:	40012200 	.word	0x40012200

080062d0 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b086      	sub	sp, #24
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80062d8:	2300      	movs	r3, #0
 80062da:	617b      	str	r3, [r7, #20]
 80062dc:	2300      	movs	r3, #0
 80062de:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f003 0320 	and.w	r3, r3, #32
 80062fe:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d049      	beq.n	800639a <HAL_ADC_IRQHandler+0xca>
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d046      	beq.n	800639a <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006310:	f003 0310 	and.w	r3, r3, #16
 8006314:	2b00      	cmp	r3, #0
 8006316:	d105      	bne.n	8006324 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d12b      	bne.n	800638a <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006336:	2b00      	cmp	r3, #0
 8006338:	d127      	bne.n	800638a <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006340:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006344:	2b00      	cmp	r3, #0
 8006346:	d006      	beq.n	8006356 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006352:	2b00      	cmp	r3, #0
 8006354:	d119      	bne.n	800638a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0220 	bic.w	r2, r2, #32
 8006364:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006376:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d105      	bne.n	800638a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006382:	f043 0201 	orr.w	r2, r3, #1
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7fe fa94 	bl	80048b8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f06f 0212 	mvn.w	r2, #18
 8006398:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063a8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d057      	beq.n	8006460 <HAL_ADC_IRQHandler+0x190>
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d054      	beq.n	8006460 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ba:	f003 0310 	and.w	r3, r3, #16
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d105      	bne.n	80063ce <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d139      	bne.n	8006450 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d006      	beq.n	80063f8 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d12b      	bne.n	8006450 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8006402:	2b00      	cmp	r3, #0
 8006404:	d124      	bne.n	8006450 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8006410:	2b00      	cmp	r3, #0
 8006412:	d11d      	bne.n	8006450 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8006418:	2b00      	cmp	r3, #0
 800641a:	d119      	bne.n	8006450 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685a      	ldr	r2, [r3, #4]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800642a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006430:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800643c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006440:	2b00      	cmp	r3, #0
 8006442:	d105      	bne.n	8006450 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006448:	f043 0201 	orr.w	r2, r3, #1
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 fa9d 	bl	8006990 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f06f 020c 	mvn.w	r2, #12
 800645e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800646e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d017      	beq.n	80064a6 <HAL_ADC_IRQHandler+0x1d6>
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d014      	beq.n	80064a6 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0301 	and.w	r3, r3, #1
 8006486:	2b01      	cmp	r3, #1
 8006488:	d10d      	bne.n	80064a6 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f837 	bl	800650a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f06f 0201 	mvn.w	r2, #1
 80064a4:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f003 0320 	and.w	r3, r3, #32
 80064ac:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80064b4:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d015      	beq.n	80064e8 <HAL_ADC_IRQHandler+0x218>
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d012      	beq.n	80064e8 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c6:	f043 0202 	orr.w	r2, r3, #2
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f06f 0220 	mvn.w	r2, #32
 80064d6:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f000 f820 	bl	800651e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f06f 0220 	mvn.w	r2, #32
 80064e6:	601a      	str	r2, [r3, #0]
  }
}
 80064e8:	bf00      	nop
 80064ea:	3718      	adds	r7, #24
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80064fe:	4618      	mov	r0, r3
 8006500:	370c      	adds	r7, #12
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr

0800650a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8006512:	bf00      	nop
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800651e:	b480      	push	{r7}
 8006520:	b083      	sub	sp, #12
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
	...

08006534 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800653e:	2300      	movs	r3, #0
 8006540:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006548:	2b01      	cmp	r3, #1
 800654a:	d101      	bne.n	8006550 <HAL_ADC_ConfigChannel+0x1c>
 800654c:	2302      	movs	r3, #2
 800654e:	e113      	b.n	8006778 <HAL_ADC_ConfigChannel+0x244>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2b09      	cmp	r3, #9
 800655e:	d925      	bls.n	80065ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68d9      	ldr	r1, [r3, #12]
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	b29b      	uxth	r3, r3
 800656c:	461a      	mov	r2, r3
 800656e:	4613      	mov	r3, r2
 8006570:	005b      	lsls	r3, r3, #1
 8006572:	4413      	add	r3, r2
 8006574:	3b1e      	subs	r3, #30
 8006576:	2207      	movs	r2, #7
 8006578:	fa02 f303 	lsl.w	r3, r2, r3
 800657c:	43da      	mvns	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	400a      	ands	r2, r1
 8006584:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68d9      	ldr	r1, [r3, #12]
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	689a      	ldr	r2, [r3, #8]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	b29b      	uxth	r3, r3
 8006596:	4618      	mov	r0, r3
 8006598:	4603      	mov	r3, r0
 800659a:	005b      	lsls	r3, r3, #1
 800659c:	4403      	add	r3, r0
 800659e:	3b1e      	subs	r3, #30
 80065a0:	409a      	lsls	r2, r3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	430a      	orrs	r2, r1
 80065a8:	60da      	str	r2, [r3, #12]
 80065aa:	e022      	b.n	80065f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6919      	ldr	r1, [r3, #16]
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	461a      	mov	r2, r3
 80065ba:	4613      	mov	r3, r2
 80065bc:	005b      	lsls	r3, r3, #1
 80065be:	4413      	add	r3, r2
 80065c0:	2207      	movs	r2, #7
 80065c2:	fa02 f303 	lsl.w	r3, r2, r3
 80065c6:	43da      	mvns	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	400a      	ands	r2, r1
 80065ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6919      	ldr	r1, [r3, #16]
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	689a      	ldr	r2, [r3, #8]
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	b29b      	uxth	r3, r3
 80065e0:	4618      	mov	r0, r3
 80065e2:	4603      	mov	r3, r0
 80065e4:	005b      	lsls	r3, r3, #1
 80065e6:	4403      	add	r3, r0
 80065e8:	409a      	lsls	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	430a      	orrs	r2, r1
 80065f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	2b06      	cmp	r3, #6
 80065f8:	d824      	bhi.n	8006644 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	685a      	ldr	r2, [r3, #4]
 8006604:	4613      	mov	r3, r2
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	4413      	add	r3, r2
 800660a:	3b05      	subs	r3, #5
 800660c:	221f      	movs	r2, #31
 800660e:	fa02 f303 	lsl.w	r3, r2, r3
 8006612:	43da      	mvns	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	400a      	ands	r2, r1
 800661a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	b29b      	uxth	r3, r3
 8006628:	4618      	mov	r0, r3
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	4613      	mov	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	3b05      	subs	r3, #5
 8006636:	fa00 f203 	lsl.w	r2, r0, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	635a      	str	r2, [r3, #52]	@ 0x34
 8006642:	e04c      	b.n	80066de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	2b0c      	cmp	r3, #12
 800664a:	d824      	bhi.n	8006696 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	4613      	mov	r3, r2
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	4413      	add	r3, r2
 800665c:	3b23      	subs	r3, #35	@ 0x23
 800665e:	221f      	movs	r2, #31
 8006660:	fa02 f303 	lsl.w	r3, r2, r3
 8006664:	43da      	mvns	r2, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	400a      	ands	r2, r1
 800666c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	b29b      	uxth	r3, r3
 800667a:	4618      	mov	r0, r3
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	685a      	ldr	r2, [r3, #4]
 8006680:	4613      	mov	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4413      	add	r3, r2
 8006686:	3b23      	subs	r3, #35	@ 0x23
 8006688:	fa00 f203 	lsl.w	r2, r0, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	430a      	orrs	r2, r1
 8006692:	631a      	str	r2, [r3, #48]	@ 0x30
 8006694:	e023      	b.n	80066de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	685a      	ldr	r2, [r3, #4]
 80066a0:	4613      	mov	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	3b41      	subs	r3, #65	@ 0x41
 80066a8:	221f      	movs	r2, #31
 80066aa:	fa02 f303 	lsl.w	r3, r2, r3
 80066ae:	43da      	mvns	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	400a      	ands	r2, r1
 80066b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	4618      	mov	r0, r3
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	4613      	mov	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	4413      	add	r3, r2
 80066d0:	3b41      	subs	r3, #65	@ 0x41
 80066d2:	fa00 f203 	lsl.w	r2, r0, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	430a      	orrs	r2, r1
 80066dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80066de:	4b29      	ldr	r3, [pc, #164]	@ (8006784 <HAL_ADC_ConfigChannel+0x250>)
 80066e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a28      	ldr	r2, [pc, #160]	@ (8006788 <HAL_ADC_ConfigChannel+0x254>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d10f      	bne.n	800670c <HAL_ADC_ConfigChannel+0x1d8>
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2b12      	cmp	r3, #18
 80066f2:	d10b      	bne.n	800670c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a1d      	ldr	r2, [pc, #116]	@ (8006788 <HAL_ADC_ConfigChannel+0x254>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d12b      	bne.n	800676e <HAL_ADC_ConfigChannel+0x23a>
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a1c      	ldr	r2, [pc, #112]	@ (800678c <HAL_ADC_ConfigChannel+0x258>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d003      	beq.n	8006728 <HAL_ADC_ConfigChannel+0x1f4>
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b11      	cmp	r3, #17
 8006726:	d122      	bne.n	800676e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a11      	ldr	r2, [pc, #68]	@ (800678c <HAL_ADC_ConfigChannel+0x258>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d111      	bne.n	800676e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800674a:	4b11      	ldr	r3, [pc, #68]	@ (8006790 <HAL_ADC_ConfigChannel+0x25c>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a11      	ldr	r2, [pc, #68]	@ (8006794 <HAL_ADC_ConfigChannel+0x260>)
 8006750:	fba2 2303 	umull	r2, r3, r2, r3
 8006754:	0c9a      	lsrs	r2, r3, #18
 8006756:	4613      	mov	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	4413      	add	r3, r2
 800675c:	005b      	lsls	r3, r3, #1
 800675e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006760:	e002      	b.n	8006768 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	3b01      	subs	r3, #1
 8006766:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1f9      	bne.n	8006762 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3714      	adds	r7, #20
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr
 8006784:	40012300 	.word	0x40012300
 8006788:	40012000 	.word	0x40012000
 800678c:	10000012 	.word	0x10000012
 8006790:	20000004 	.word	0x20000004
 8006794:	431bde83 	.word	0x431bde83

08006798 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80067a0:	4b79      	ldr	r3, [pc, #484]	@ (8006988 <ADC_Init+0x1f0>)
 80067a2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	431a      	orrs	r2, r3
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80067cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6859      	ldr	r1, [r3, #4]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	691b      	ldr	r3, [r3, #16]
 80067d8:	021a      	lsls	r2, r3, #8
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	685a      	ldr	r2, [r3, #4]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80067f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	6859      	ldr	r1, [r3, #4]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	689a      	ldr	r2, [r3, #8]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	430a      	orrs	r2, r1
 8006802:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	689a      	ldr	r2, [r3, #8]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006812:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6899      	ldr	r1, [r3, #8]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	68da      	ldr	r2, [r3, #12]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682a:	4a58      	ldr	r2, [pc, #352]	@ (800698c <ADC_Init+0x1f4>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d022      	beq.n	8006876 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	689a      	ldr	r2, [r3, #8]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800683e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6899      	ldr	r1, [r3, #8]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	430a      	orrs	r2, r1
 8006850:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689a      	ldr	r2, [r3, #8]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006860:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6899      	ldr	r1, [r3, #8]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	430a      	orrs	r2, r1
 8006872:	609a      	str	r2, [r3, #8]
 8006874:	e00f      	b.n	8006896 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	689a      	ldr	r2, [r3, #8]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006884:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689a      	ldr	r2, [r3, #8]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006894:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	689a      	ldr	r2, [r3, #8]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f022 0202 	bic.w	r2, r2, #2
 80068a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6899      	ldr	r1, [r3, #8]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	7e1b      	ldrb	r3, [r3, #24]
 80068b0:	005a      	lsls	r2, r3, #1
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	430a      	orrs	r2, r1
 80068b8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d01b      	beq.n	80068fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068d2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685a      	ldr	r2, [r3, #4]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80068e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6859      	ldr	r1, [r3, #4]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ee:	3b01      	subs	r3, #1
 80068f0:	035a      	lsls	r2, r3, #13
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	430a      	orrs	r2, r1
 80068f8:	605a      	str	r2, [r3, #4]
 80068fa:	e007      	b.n	800690c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685a      	ldr	r2, [r3, #4]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800690a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800691a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	3b01      	subs	r3, #1
 8006928:	051a      	lsls	r2, r3, #20
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	430a      	orrs	r2, r1
 8006930:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689a      	ldr	r2, [r3, #8]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006940:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6899      	ldr	r1, [r3, #8]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800694e:	025a      	lsls	r2, r3, #9
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	430a      	orrs	r2, r1
 8006956:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689a      	ldr	r2, [r3, #8]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006966:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6899      	ldr	r1, [r3, #8]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	029a      	lsls	r2, r3, #10
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	430a      	orrs	r2, r1
 800697a:	609a      	str	r2, [r3, #8]
}
 800697c:	bf00      	nop
 800697e:	3714      	adds	r7, #20
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr
 8006988:	40012300 	.word	0x40012300
 800698c:	0f000001 	.word	0x0f000001

08006990 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f003 0307 	and.w	r3, r3, #7
 80069b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80069b4:	4b0c      	ldr	r3, [pc, #48]	@ (80069e8 <__NVIC_SetPriorityGrouping+0x44>)
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80069c0:	4013      	ands	r3, r2
 80069c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80069cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80069d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069d6:	4a04      	ldr	r2, [pc, #16]	@ (80069e8 <__NVIC_SetPriorityGrouping+0x44>)
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	60d3      	str	r3, [r2, #12]
}
 80069dc:	bf00      	nop
 80069de:	3714      	adds	r7, #20
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr
 80069e8:	e000ed00 	.word	0xe000ed00

080069ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80069ec:	b480      	push	{r7}
 80069ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80069f0:	4b04      	ldr	r3, [pc, #16]	@ (8006a04 <__NVIC_GetPriorityGrouping+0x18>)
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	0a1b      	lsrs	r3, r3, #8
 80069f6:	f003 0307 	and.w	r3, r3, #7
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr
 8006a04:	e000ed00 	.word	0xe000ed00

08006a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	4603      	mov	r3, r0
 8006a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	db0b      	blt.n	8006a32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a1a:	79fb      	ldrb	r3, [r7, #7]
 8006a1c:	f003 021f 	and.w	r2, r3, #31
 8006a20:	4907      	ldr	r1, [pc, #28]	@ (8006a40 <__NVIC_EnableIRQ+0x38>)
 8006a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a26:	095b      	lsrs	r3, r3, #5
 8006a28:	2001      	movs	r0, #1
 8006a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8006a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006a32:	bf00      	nop
 8006a34:	370c      	adds	r7, #12
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	e000e100 	.word	0xe000e100

08006a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	6039      	str	r1, [r7, #0]
 8006a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	db0a      	blt.n	8006a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	490c      	ldr	r1, [pc, #48]	@ (8006a90 <__NVIC_SetPriority+0x4c>)
 8006a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a62:	0112      	lsls	r2, r2, #4
 8006a64:	b2d2      	uxtb	r2, r2
 8006a66:	440b      	add	r3, r1
 8006a68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a6c:	e00a      	b.n	8006a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	b2da      	uxtb	r2, r3
 8006a72:	4908      	ldr	r1, [pc, #32]	@ (8006a94 <__NVIC_SetPriority+0x50>)
 8006a74:	79fb      	ldrb	r3, [r7, #7]
 8006a76:	f003 030f 	and.w	r3, r3, #15
 8006a7a:	3b04      	subs	r3, #4
 8006a7c:	0112      	lsls	r2, r2, #4
 8006a7e:	b2d2      	uxtb	r2, r2
 8006a80:	440b      	add	r3, r1
 8006a82:	761a      	strb	r2, [r3, #24]
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	e000e100 	.word	0xe000e100
 8006a94:	e000ed00 	.word	0xe000ed00

08006a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b089      	sub	sp, #36	@ 0x24
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f003 0307 	and.w	r3, r3, #7
 8006aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	f1c3 0307 	rsb	r3, r3, #7
 8006ab2:	2b04      	cmp	r3, #4
 8006ab4:	bf28      	it	cs
 8006ab6:	2304      	movcs	r3, #4
 8006ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	3304      	adds	r3, #4
 8006abe:	2b06      	cmp	r3, #6
 8006ac0:	d902      	bls.n	8006ac8 <NVIC_EncodePriority+0x30>
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	3b03      	subs	r3, #3
 8006ac6:	e000      	b.n	8006aca <NVIC_EncodePriority+0x32>
 8006ac8:	2300      	movs	r3, #0
 8006aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006acc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ad0:	69bb      	ldr	r3, [r7, #24]
 8006ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad6:	43da      	mvns	r2, r3
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	401a      	ands	r2, r3
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8006aea:	43d9      	mvns	r1, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006af0:	4313      	orrs	r3, r2
         );
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3724      	adds	r7, #36	@ 0x24
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
	...

08006b00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b10:	d301      	bcc.n	8006b16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b12:	2301      	movs	r3, #1
 8006b14:	e00f      	b.n	8006b36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b16:	4a0a      	ldr	r2, [pc, #40]	@ (8006b40 <SysTick_Config+0x40>)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b1e:	210f      	movs	r1, #15
 8006b20:	f04f 30ff 	mov.w	r0, #4294967295
 8006b24:	f7ff ff8e 	bl	8006a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b28:	4b05      	ldr	r3, [pc, #20]	@ (8006b40 <SysTick_Config+0x40>)
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b2e:	4b04      	ldr	r3, [pc, #16]	@ (8006b40 <SysTick_Config+0x40>)
 8006b30:	2207      	movs	r2, #7
 8006b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	e000e010 	.word	0xe000e010

08006b44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f7ff ff29 	bl	80069a4 <__NVIC_SetPriorityGrouping>
}
 8006b52:	bf00      	nop
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006b5a:	b580      	push	{r7, lr}
 8006b5c:	b086      	sub	sp, #24
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	4603      	mov	r3, r0
 8006b62:	60b9      	str	r1, [r7, #8]
 8006b64:	607a      	str	r2, [r7, #4]
 8006b66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006b6c:	f7ff ff3e 	bl	80069ec <__NVIC_GetPriorityGrouping>
 8006b70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	68b9      	ldr	r1, [r7, #8]
 8006b76:	6978      	ldr	r0, [r7, #20]
 8006b78:	f7ff ff8e 	bl	8006a98 <NVIC_EncodePriority>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b82:	4611      	mov	r1, r2
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7ff ff5d 	bl	8006a44 <__NVIC_SetPriority>
}
 8006b8a:	bf00      	nop
 8006b8c:	3718      	adds	r7, #24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b082      	sub	sp, #8
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	4603      	mov	r3, r0
 8006b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7ff ff31 	bl	8006a08 <__NVIC_EnableIRQ>
}
 8006ba6:	bf00      	nop
 8006ba8:	3708      	adds	r7, #8
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}

08006bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b082      	sub	sp, #8
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f7ff ffa2 	bl	8006b00 <SysTick_Config>
 8006bbc:	4603      	mov	r3, r0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3708      	adds	r7, #8
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
	...

08006bc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b086      	sub	sp, #24
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006bd4:	f7ff fa2a 	bl	800602c <HAL_GetTick>
 8006bd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d101      	bne.n	8006be4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e099      	b.n	8006d18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f022 0201 	bic.w	r2, r2, #1
 8006c02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c04:	e00f      	b.n	8006c26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c06:	f7ff fa11 	bl	800602c <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	2b05      	cmp	r3, #5
 8006c12:	d908      	bls.n	8006c26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2220      	movs	r2, #32
 8006c18:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2203      	movs	r2, #3
 8006c1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e078      	b.n	8006d18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0301 	and.w	r3, r3, #1
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1e8      	bne.n	8006c06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	4b38      	ldr	r3, [pc, #224]	@ (8006d20 <HAL_DMA_Init+0x158>)
 8006c40:	4013      	ands	r3, r2
 8006c42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c72:	697a      	ldr	r2, [r7, #20]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c7c:	2b04      	cmp	r3, #4
 8006c7e:	d107      	bne.n	8006c90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	695b      	ldr	r3, [r3, #20]
 8006c9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f023 0307 	bic.w	r3, r3, #7
 8006ca6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cac:	697a      	ldr	r2, [r7, #20]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb6:	2b04      	cmp	r3, #4
 8006cb8:	d117      	bne.n	8006cea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00e      	beq.n	8006cea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 fb01 	bl	80072d4 <DMA_CheckFifoParam>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d008      	beq.n	8006cea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2240      	movs	r2, #64	@ 0x40
 8006cdc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e016      	b.n	8006d18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	697a      	ldr	r2, [r7, #20]
 8006cf0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 fab8 	bl	8007268 <DMA_CalcBaseAndBitshift>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d00:	223f      	movs	r2, #63	@ 0x3f
 8006d02:	409a      	lsls	r2, r3
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2201      	movs	r2, #1
 8006d12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3718      	adds	r7, #24
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	f010803f 	.word	0xf010803f

08006d24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b086      	sub	sp, #24
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	607a      	str	r2, [r7, #4]
 8006d30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d32:	2300      	movs	r3, #0
 8006d34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d101      	bne.n	8006d4a <HAL_DMA_Start_IT+0x26>
 8006d46:	2302      	movs	r3, #2
 8006d48:	e040      	b.n	8006dcc <HAL_DMA_Start_IT+0xa8>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d12f      	bne.n	8006dbe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2202      	movs	r2, #2
 8006d62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	68b9      	ldr	r1, [r7, #8]
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 fa4a 	bl	800720c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d7c:	223f      	movs	r2, #63	@ 0x3f
 8006d7e:	409a      	lsls	r2, r3
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f042 0216 	orr.w	r2, r2, #22
 8006d92:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d007      	beq.n	8006dac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f042 0208 	orr.w	r2, r2, #8
 8006daa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f042 0201 	orr.w	r2, r2, #1
 8006dba:	601a      	str	r2, [r3, #0]
 8006dbc:	e005      	b.n	8006dca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006dc6:	2302      	movs	r3, #2
 8006dc8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3718      	adds	r7, #24
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006de0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006de2:	f7ff f923 	bl	800602c <HAL_GetTick>
 8006de6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	d008      	beq.n	8006e06 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2280      	movs	r2, #128	@ 0x80
 8006df8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e052      	b.n	8006eac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f022 0216 	bic.w	r2, r2, #22
 8006e14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	695a      	ldr	r2, [r3, #20]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e24:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d103      	bne.n	8006e36 <HAL_DMA_Abort+0x62>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d007      	beq.n	8006e46 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f022 0208 	bic.w	r2, r2, #8
 8006e44:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f022 0201 	bic.w	r2, r2, #1
 8006e54:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e56:	e013      	b.n	8006e80 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e58:	f7ff f8e8 	bl	800602c <HAL_GetTick>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	1ad3      	subs	r3, r2, r3
 8006e62:	2b05      	cmp	r3, #5
 8006e64:	d90c      	bls.n	8006e80 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2220      	movs	r2, #32
 8006e6a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2203      	movs	r2, #3
 8006e70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	e015      	b.n	8006eac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 0301 	and.w	r3, r3, #1
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1e4      	bne.n	8006e58 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e92:	223f      	movs	r2, #63	@ 0x3f
 8006e94:	409a      	lsls	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3710      	adds	r7, #16
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d004      	beq.n	8006ed2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2280      	movs	r2, #128	@ 0x80
 8006ecc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e00c      	b.n	8006eec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2205      	movs	r2, #5
 8006ed6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f022 0201 	bic.w	r2, r2, #1
 8006ee8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	370c      	adds	r7, #12
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006f00:	2300      	movs	r3, #0
 8006f02:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006f04:	4b8e      	ldr	r3, [pc, #568]	@ (8007140 <HAL_DMA_IRQHandler+0x248>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a8e      	ldr	r2, [pc, #568]	@ (8007144 <HAL_DMA_IRQHandler+0x24c>)
 8006f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f0e:	0a9b      	lsrs	r3, r3, #10
 8006f10:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f16:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f22:	2208      	movs	r2, #8
 8006f24:	409a      	lsls	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	4013      	ands	r3, r2
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d01a      	beq.n	8006f64 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 0304 	and.w	r3, r3, #4
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d013      	beq.n	8006f64 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f022 0204 	bic.w	r2, r2, #4
 8006f4a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f50:	2208      	movs	r2, #8
 8006f52:	409a      	lsls	r2, r3
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f5c:	f043 0201 	orr.w	r2, r3, #1
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f68:	2201      	movs	r2, #1
 8006f6a:	409a      	lsls	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	4013      	ands	r3, r2
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d012      	beq.n	8006f9a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00b      	beq.n	8006f9a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f86:	2201      	movs	r2, #1
 8006f88:	409a      	lsls	r2, r3
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f92:	f043 0202 	orr.w	r2, r3, #2
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f9e:	2204      	movs	r2, #4
 8006fa0:	409a      	lsls	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d012      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d00b      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fbc:	2204      	movs	r2, #4
 8006fbe:	409a      	lsls	r2, r3
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fc8:	f043 0204 	orr.w	r2, r3, #4
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fd4:	2210      	movs	r2, #16
 8006fd6:	409a      	lsls	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d043      	beq.n	8007068 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f003 0308 	and.w	r3, r3, #8
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d03c      	beq.n	8007068 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ff2:	2210      	movs	r2, #16
 8006ff4:	409a      	lsls	r2, r3
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007004:	2b00      	cmp	r3, #0
 8007006:	d018      	beq.n	800703a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007012:	2b00      	cmp	r3, #0
 8007014:	d108      	bne.n	8007028 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800701a:	2b00      	cmp	r3, #0
 800701c:	d024      	beq.n	8007068 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	4798      	blx	r3
 8007026:	e01f      	b.n	8007068 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800702c:	2b00      	cmp	r3, #0
 800702e:	d01b      	beq.n	8007068 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	4798      	blx	r3
 8007038:	e016      	b.n	8007068 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007044:	2b00      	cmp	r3, #0
 8007046:	d107      	bne.n	8007058 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f022 0208 	bic.w	r2, r2, #8
 8007056:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800705c:	2b00      	cmp	r3, #0
 800705e:	d003      	beq.n	8007068 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800706c:	2220      	movs	r2, #32
 800706e:	409a      	lsls	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	4013      	ands	r3, r2
 8007074:	2b00      	cmp	r3, #0
 8007076:	f000 808f 	beq.w	8007198 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 0310 	and.w	r3, r3, #16
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 8087 	beq.w	8007198 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800708e:	2220      	movs	r2, #32
 8007090:	409a      	lsls	r2, r3
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800709c:	b2db      	uxtb	r3, r3
 800709e:	2b05      	cmp	r3, #5
 80070a0:	d136      	bne.n	8007110 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f022 0216 	bic.w	r2, r2, #22
 80070b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	695a      	ldr	r2, [r3, #20]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80070c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d103      	bne.n	80070d2 <HAL_DMA_IRQHandler+0x1da>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d007      	beq.n	80070e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f022 0208 	bic.w	r2, r2, #8
 80070e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e6:	223f      	movs	r2, #63	@ 0x3f
 80070e8:	409a      	lsls	r2, r3
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2201      	movs	r2, #1
 80070f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007102:	2b00      	cmp	r3, #0
 8007104:	d07e      	beq.n	8007204 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	4798      	blx	r3
        }
        return;
 800710e:	e079      	b.n	8007204 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d01d      	beq.n	800715a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d10d      	bne.n	8007148 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007130:	2b00      	cmp	r3, #0
 8007132:	d031      	beq.n	8007198 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	4798      	blx	r3
 800713c:	e02c      	b.n	8007198 <HAL_DMA_IRQHandler+0x2a0>
 800713e:	bf00      	nop
 8007140:	20000004 	.word	0x20000004
 8007144:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800714c:	2b00      	cmp	r3, #0
 800714e:	d023      	beq.n	8007198 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	4798      	blx	r3
 8007158:	e01e      	b.n	8007198 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10f      	bne.n	8007188 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f022 0210 	bic.w	r2, r2, #16
 8007176:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800718c:	2b00      	cmp	r3, #0
 800718e:	d003      	beq.n	8007198 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800719c:	2b00      	cmp	r3, #0
 800719e:	d032      	beq.n	8007206 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d022      	beq.n	80071f2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2205      	movs	r2, #5
 80071b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 0201 	bic.w	r2, r2, #1
 80071c2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	3301      	adds	r3, #1
 80071c8:	60bb      	str	r3, [r7, #8]
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d307      	bcc.n	80071e0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1f2      	bne.n	80071c4 <HAL_DMA_IRQHandler+0x2cc>
 80071de:	e000      	b.n	80071e2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80071e0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d005      	beq.n	8007206 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	4798      	blx	r3
 8007202:	e000      	b.n	8007206 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007204:	bf00      	nop
    }
  }
}
 8007206:	3718      	adds	r7, #24
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800720c:	b480      	push	{r7}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	607a      	str	r2, [r7, #4]
 8007218:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007228:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	2b40      	cmp	r3, #64	@ 0x40
 8007238:	d108      	bne.n	800724c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68ba      	ldr	r2, [r7, #8]
 8007248:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800724a:	e007      	b.n	800725c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	60da      	str	r2, [r3, #12]
}
 800725c:	bf00      	nop
 800725e:	3714      	adds	r7, #20
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	b2db      	uxtb	r3, r3
 8007276:	3b10      	subs	r3, #16
 8007278:	4a14      	ldr	r2, [pc, #80]	@ (80072cc <DMA_CalcBaseAndBitshift+0x64>)
 800727a:	fba2 2303 	umull	r2, r3, r2, r3
 800727e:	091b      	lsrs	r3, r3, #4
 8007280:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007282:	4a13      	ldr	r2, [pc, #76]	@ (80072d0 <DMA_CalcBaseAndBitshift+0x68>)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	4413      	add	r3, r2
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	461a      	mov	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2b03      	cmp	r3, #3
 8007294:	d909      	bls.n	80072aa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800729e:	f023 0303 	bic.w	r3, r3, #3
 80072a2:	1d1a      	adds	r2, r3, #4
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80072a8:	e007      	b.n	80072ba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80072b2:	f023 0303 	bic.w	r3, r3, #3
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3714      	adds	r7, #20
 80072c2:	46bd      	mov	sp, r7
 80072c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c8:	4770      	bx	lr
 80072ca:	bf00      	nop
 80072cc:	aaaaaaab 	.word	0xaaaaaaab
 80072d0:	0800f958 	.word	0x0800f958

080072d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072dc:	2300      	movs	r3, #0
 80072de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	699b      	ldr	r3, [r3, #24]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d11f      	bne.n	800732e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	2b03      	cmp	r3, #3
 80072f2:	d856      	bhi.n	80073a2 <DMA_CheckFifoParam+0xce>
 80072f4:	a201      	add	r2, pc, #4	@ (adr r2, 80072fc <DMA_CheckFifoParam+0x28>)
 80072f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fa:	bf00      	nop
 80072fc:	0800730d 	.word	0x0800730d
 8007300:	0800731f 	.word	0x0800731f
 8007304:	0800730d 	.word	0x0800730d
 8007308:	080073a3 	.word	0x080073a3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007310:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007314:	2b00      	cmp	r3, #0
 8007316:	d046      	beq.n	80073a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800731c:	e043      	b.n	80073a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007322:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007326:	d140      	bne.n	80073aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800732c:	e03d      	b.n	80073aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007336:	d121      	bne.n	800737c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	2b03      	cmp	r3, #3
 800733c:	d837      	bhi.n	80073ae <DMA_CheckFifoParam+0xda>
 800733e:	a201      	add	r2, pc, #4	@ (adr r2, 8007344 <DMA_CheckFifoParam+0x70>)
 8007340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007344:	08007355 	.word	0x08007355
 8007348:	0800735b 	.word	0x0800735b
 800734c:	08007355 	.word	0x08007355
 8007350:	0800736d 	.word	0x0800736d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	73fb      	strb	r3, [r7, #15]
      break;
 8007358:	e030      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800735e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d025      	beq.n	80073b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800736a:	e022      	b.n	80073b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007370:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007374:	d11f      	bne.n	80073b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800737a:	e01c      	b.n	80073b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	2b02      	cmp	r3, #2
 8007380:	d903      	bls.n	800738a <DMA_CheckFifoParam+0xb6>
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	2b03      	cmp	r3, #3
 8007386:	d003      	beq.n	8007390 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007388:	e018      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	73fb      	strb	r3, [r7, #15]
      break;
 800738e:	e015      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007394:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d00e      	beq.n	80073ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	73fb      	strb	r3, [r7, #15]
      break;
 80073a0:	e00b      	b.n	80073ba <DMA_CheckFifoParam+0xe6>
      break;
 80073a2:	bf00      	nop
 80073a4:	e00a      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
      break;
 80073a6:	bf00      	nop
 80073a8:	e008      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
      break;
 80073aa:	bf00      	nop
 80073ac:	e006      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
      break;
 80073ae:	bf00      	nop
 80073b0:	e004      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
      break;
 80073b2:	bf00      	nop
 80073b4:	e002      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
      break;   
 80073b6:	bf00      	nop
 80073b8:	e000      	b.n	80073bc <DMA_CheckFifoParam+0xe8>
      break;
 80073ba:	bf00      	nop
    }
  } 
  
  return status; 
 80073bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3714      	adds	r7, #20
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop

080073cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b089      	sub	sp, #36	@ 0x24
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80073d6:	2300      	movs	r3, #0
 80073d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80073da:	2300      	movs	r3, #0
 80073dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80073de:	2300      	movs	r3, #0
 80073e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80073e2:	2300      	movs	r3, #0
 80073e4:	61fb      	str	r3, [r7, #28]
 80073e6:	e165      	b.n	80076b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80073e8:	2201      	movs	r2, #1
 80073ea:	69fb      	ldr	r3, [r7, #28]
 80073ec:	fa02 f303 	lsl.w	r3, r2, r3
 80073f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	4013      	ands	r3, r2
 80073fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80073fc:	693a      	ldr	r2, [r7, #16]
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	429a      	cmp	r2, r3
 8007402:	f040 8154 	bne.w	80076ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	f003 0303 	and.w	r3, r3, #3
 800740e:	2b01      	cmp	r3, #1
 8007410:	d005      	beq.n	800741e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800741a:	2b02      	cmp	r3, #2
 800741c:	d130      	bne.n	8007480 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	005b      	lsls	r3, r3, #1
 8007428:	2203      	movs	r2, #3
 800742a:	fa02 f303 	lsl.w	r3, r2, r3
 800742e:	43db      	mvns	r3, r3
 8007430:	69ba      	ldr	r2, [r7, #24]
 8007432:	4013      	ands	r3, r2
 8007434:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	68da      	ldr	r2, [r3, #12]
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	005b      	lsls	r3, r3, #1
 800743e:	fa02 f303 	lsl.w	r3, r2, r3
 8007442:	69ba      	ldr	r2, [r7, #24]
 8007444:	4313      	orrs	r3, r2
 8007446:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	69ba      	ldr	r2, [r7, #24]
 800744c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007454:	2201      	movs	r2, #1
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	fa02 f303 	lsl.w	r3, r2, r3
 800745c:	43db      	mvns	r3, r3
 800745e:	69ba      	ldr	r2, [r7, #24]
 8007460:	4013      	ands	r3, r2
 8007462:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	091b      	lsrs	r3, r3, #4
 800746a:	f003 0201 	and.w	r2, r3, #1
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	fa02 f303 	lsl.w	r3, r2, r3
 8007474:	69ba      	ldr	r2, [r7, #24]
 8007476:	4313      	orrs	r3, r2
 8007478:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	69ba      	ldr	r2, [r7, #24]
 800747e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	f003 0303 	and.w	r3, r3, #3
 8007488:	2b03      	cmp	r3, #3
 800748a:	d017      	beq.n	80074bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	005b      	lsls	r3, r3, #1
 8007496:	2203      	movs	r2, #3
 8007498:	fa02 f303 	lsl.w	r3, r2, r3
 800749c:	43db      	mvns	r3, r3
 800749e:	69ba      	ldr	r2, [r7, #24]
 80074a0:	4013      	ands	r3, r2
 80074a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	69fb      	ldr	r3, [r7, #28]
 80074aa:	005b      	lsls	r3, r3, #1
 80074ac:	fa02 f303 	lsl.w	r3, r2, r3
 80074b0:	69ba      	ldr	r2, [r7, #24]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	69ba      	ldr	r2, [r7, #24]
 80074ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	d123      	bne.n	8007510 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	08da      	lsrs	r2, r3, #3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	3208      	adds	r2, #8
 80074d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	f003 0307 	and.w	r3, r3, #7
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	220f      	movs	r2, #15
 80074e0:	fa02 f303 	lsl.w	r3, r2, r3
 80074e4:	43db      	mvns	r3, r3
 80074e6:	69ba      	ldr	r2, [r7, #24]
 80074e8:	4013      	ands	r3, r2
 80074ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	691a      	ldr	r2, [r3, #16]
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	f003 0307 	and.w	r3, r3, #7
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	fa02 f303 	lsl.w	r3, r2, r3
 80074fc:	69ba      	ldr	r2, [r7, #24]
 80074fe:	4313      	orrs	r3, r2
 8007500:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	08da      	lsrs	r2, r3, #3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	3208      	adds	r2, #8
 800750a:	69b9      	ldr	r1, [r7, #24]
 800750c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	005b      	lsls	r3, r3, #1
 800751a:	2203      	movs	r2, #3
 800751c:	fa02 f303 	lsl.w	r3, r2, r3
 8007520:	43db      	mvns	r3, r3
 8007522:	69ba      	ldr	r2, [r7, #24]
 8007524:	4013      	ands	r3, r2
 8007526:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	f003 0203 	and.w	r2, r3, #3
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	005b      	lsls	r3, r3, #1
 8007534:	fa02 f303 	lsl.w	r3, r2, r3
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	4313      	orrs	r3, r2
 800753c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	69ba      	ldr	r2, [r7, #24]
 8007542:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 80ae 	beq.w	80076ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007552:	2300      	movs	r3, #0
 8007554:	60fb      	str	r3, [r7, #12]
 8007556:	4b5d      	ldr	r3, [pc, #372]	@ (80076cc <HAL_GPIO_Init+0x300>)
 8007558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800755a:	4a5c      	ldr	r2, [pc, #368]	@ (80076cc <HAL_GPIO_Init+0x300>)
 800755c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007560:	6453      	str	r3, [r2, #68]	@ 0x44
 8007562:	4b5a      	ldr	r3, [pc, #360]	@ (80076cc <HAL_GPIO_Init+0x300>)
 8007564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800756a:	60fb      	str	r3, [r7, #12]
 800756c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800756e:	4a58      	ldr	r2, [pc, #352]	@ (80076d0 <HAL_GPIO_Init+0x304>)
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	089b      	lsrs	r3, r3, #2
 8007574:	3302      	adds	r3, #2
 8007576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800757a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800757c:	69fb      	ldr	r3, [r7, #28]
 800757e:	f003 0303 	and.w	r3, r3, #3
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	220f      	movs	r2, #15
 8007586:	fa02 f303 	lsl.w	r3, r2, r3
 800758a:	43db      	mvns	r3, r3
 800758c:	69ba      	ldr	r2, [r7, #24]
 800758e:	4013      	ands	r3, r2
 8007590:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a4f      	ldr	r2, [pc, #316]	@ (80076d4 <HAL_GPIO_Init+0x308>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d025      	beq.n	80075e6 <HAL_GPIO_Init+0x21a>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4a4e      	ldr	r2, [pc, #312]	@ (80076d8 <HAL_GPIO_Init+0x30c>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d01f      	beq.n	80075e2 <HAL_GPIO_Init+0x216>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	4a4d      	ldr	r2, [pc, #308]	@ (80076dc <HAL_GPIO_Init+0x310>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d019      	beq.n	80075de <HAL_GPIO_Init+0x212>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a4c      	ldr	r2, [pc, #304]	@ (80076e0 <HAL_GPIO_Init+0x314>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d013      	beq.n	80075da <HAL_GPIO_Init+0x20e>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a4b      	ldr	r2, [pc, #300]	@ (80076e4 <HAL_GPIO_Init+0x318>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d00d      	beq.n	80075d6 <HAL_GPIO_Init+0x20a>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a4a      	ldr	r2, [pc, #296]	@ (80076e8 <HAL_GPIO_Init+0x31c>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d007      	beq.n	80075d2 <HAL_GPIO_Init+0x206>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a49      	ldr	r2, [pc, #292]	@ (80076ec <HAL_GPIO_Init+0x320>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d101      	bne.n	80075ce <HAL_GPIO_Init+0x202>
 80075ca:	2306      	movs	r3, #6
 80075cc:	e00c      	b.n	80075e8 <HAL_GPIO_Init+0x21c>
 80075ce:	2307      	movs	r3, #7
 80075d0:	e00a      	b.n	80075e8 <HAL_GPIO_Init+0x21c>
 80075d2:	2305      	movs	r3, #5
 80075d4:	e008      	b.n	80075e8 <HAL_GPIO_Init+0x21c>
 80075d6:	2304      	movs	r3, #4
 80075d8:	e006      	b.n	80075e8 <HAL_GPIO_Init+0x21c>
 80075da:	2303      	movs	r3, #3
 80075dc:	e004      	b.n	80075e8 <HAL_GPIO_Init+0x21c>
 80075de:	2302      	movs	r3, #2
 80075e0:	e002      	b.n	80075e8 <HAL_GPIO_Init+0x21c>
 80075e2:	2301      	movs	r3, #1
 80075e4:	e000      	b.n	80075e8 <HAL_GPIO_Init+0x21c>
 80075e6:	2300      	movs	r3, #0
 80075e8:	69fa      	ldr	r2, [r7, #28]
 80075ea:	f002 0203 	and.w	r2, r2, #3
 80075ee:	0092      	lsls	r2, r2, #2
 80075f0:	4093      	lsls	r3, r2
 80075f2:	69ba      	ldr	r2, [r7, #24]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80075f8:	4935      	ldr	r1, [pc, #212]	@ (80076d0 <HAL_GPIO_Init+0x304>)
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	089b      	lsrs	r3, r3, #2
 80075fe:	3302      	adds	r3, #2
 8007600:	69ba      	ldr	r2, [r7, #24]
 8007602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007606:	4b3a      	ldr	r3, [pc, #232]	@ (80076f0 <HAL_GPIO_Init+0x324>)
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	43db      	mvns	r3, r3
 8007610:	69ba      	ldr	r2, [r7, #24]
 8007612:	4013      	ands	r3, r2
 8007614:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800761e:	2b00      	cmp	r3, #0
 8007620:	d003      	beq.n	800762a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8007622:	69ba      	ldr	r2, [r7, #24]
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	4313      	orrs	r3, r2
 8007628:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800762a:	4a31      	ldr	r2, [pc, #196]	@ (80076f0 <HAL_GPIO_Init+0x324>)
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007630:	4b2f      	ldr	r3, [pc, #188]	@ (80076f0 <HAL_GPIO_Init+0x324>)
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	43db      	mvns	r3, r3
 800763a:	69ba      	ldr	r2, [r7, #24]
 800763c:	4013      	ands	r3, r2
 800763e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d003      	beq.n	8007654 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800764c:	69ba      	ldr	r2, [r7, #24]
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	4313      	orrs	r3, r2
 8007652:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007654:	4a26      	ldr	r2, [pc, #152]	@ (80076f0 <HAL_GPIO_Init+0x324>)
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800765a:	4b25      	ldr	r3, [pc, #148]	@ (80076f0 <HAL_GPIO_Init+0x324>)
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	43db      	mvns	r3, r3
 8007664:	69ba      	ldr	r2, [r7, #24]
 8007666:	4013      	ands	r3, r2
 8007668:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007672:	2b00      	cmp	r3, #0
 8007674:	d003      	beq.n	800767e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8007676:	69ba      	ldr	r2, [r7, #24]
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	4313      	orrs	r3, r2
 800767c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800767e:	4a1c      	ldr	r2, [pc, #112]	@ (80076f0 <HAL_GPIO_Init+0x324>)
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007684:	4b1a      	ldr	r3, [pc, #104]	@ (80076f0 <HAL_GPIO_Init+0x324>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	43db      	mvns	r3, r3
 800768e:	69ba      	ldr	r2, [r7, #24]
 8007690:	4013      	ands	r3, r2
 8007692:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d003      	beq.n	80076a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80076a0:	69ba      	ldr	r2, [r7, #24]
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	4313      	orrs	r3, r2
 80076a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80076a8:	4a11      	ldr	r2, [pc, #68]	@ (80076f0 <HAL_GPIO_Init+0x324>)
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	3301      	adds	r3, #1
 80076b2:	61fb      	str	r3, [r7, #28]
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	2b0f      	cmp	r3, #15
 80076b8:	f67f ae96 	bls.w	80073e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80076bc:	bf00      	nop
 80076be:	bf00      	nop
 80076c0:	3724      	adds	r7, #36	@ 0x24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	40023800 	.word	0x40023800
 80076d0:	40013800 	.word	0x40013800
 80076d4:	40020000 	.word	0x40020000
 80076d8:	40020400 	.word	0x40020400
 80076dc:	40020800 	.word	0x40020800
 80076e0:	40020c00 	.word	0x40020c00
 80076e4:	40021000 	.word	0x40021000
 80076e8:	40021400 	.word	0x40021400
 80076ec:	40021800 	.word	0x40021800
 80076f0:	40013c00 	.word	0x40013c00

080076f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b085      	sub	sp, #20
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	460b      	mov	r3, r1
 80076fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	691a      	ldr	r2, [r3, #16]
 8007704:	887b      	ldrh	r3, [r7, #2]
 8007706:	4013      	ands	r3, r2
 8007708:	2b00      	cmp	r3, #0
 800770a:	d002      	beq.n	8007712 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800770c:	2301      	movs	r3, #1
 800770e:	73fb      	strb	r3, [r7, #15]
 8007710:	e001      	b.n	8007716 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007712:	2300      	movs	r3, #0
 8007714:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007716:	7bfb      	ldrb	r3, [r7, #15]
}
 8007718:	4618      	mov	r0, r3
 800771a:	3714      	adds	r7, #20
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	460b      	mov	r3, r1
 800772e:	807b      	strh	r3, [r7, #2]
 8007730:	4613      	mov	r3, r2
 8007732:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007734:	787b      	ldrb	r3, [r7, #1]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d003      	beq.n	8007742 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800773a:	887a      	ldrh	r2, [r7, #2]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007740:	e003      	b.n	800774a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007742:	887b      	ldrh	r3, [r7, #2]
 8007744:	041a      	lsls	r2, r3, #16
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	619a      	str	r2, [r3, #24]
}
 800774a:	bf00      	nop
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
	...

08007758 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e12b      	b.n	80079c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007770:	b2db      	uxtb	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d106      	bne.n	8007784 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f7fe f816 	bl	80057b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2224      	movs	r2, #36	@ 0x24
 8007788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f022 0201 	bic.w	r2, r2, #1
 800779a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80077aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80077ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80077bc:	f001 fd62 	bl	8009284 <HAL_RCC_GetPCLK1Freq>
 80077c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	4a81      	ldr	r2, [pc, #516]	@ (80079cc <HAL_I2C_Init+0x274>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d807      	bhi.n	80077dc <HAL_I2C_Init+0x84>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	4a80      	ldr	r2, [pc, #512]	@ (80079d0 <HAL_I2C_Init+0x278>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	bf94      	ite	ls
 80077d4:	2301      	movls	r3, #1
 80077d6:	2300      	movhi	r3, #0
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	e006      	b.n	80077ea <HAL_I2C_Init+0x92>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	4a7d      	ldr	r2, [pc, #500]	@ (80079d4 <HAL_I2C_Init+0x27c>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	bf94      	ite	ls
 80077e4:	2301      	movls	r3, #1
 80077e6:	2300      	movhi	r3, #0
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d001      	beq.n	80077f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	e0e7      	b.n	80079c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	4a78      	ldr	r2, [pc, #480]	@ (80079d8 <HAL_I2C_Init+0x280>)
 80077f6:	fba2 2303 	umull	r2, r3, r2, r3
 80077fa:	0c9b      	lsrs	r3, r3, #18
 80077fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68ba      	ldr	r2, [r7, #8]
 800780e:	430a      	orrs	r2, r1
 8007810:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	6a1b      	ldr	r3, [r3, #32]
 8007818:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	4a6a      	ldr	r2, [pc, #424]	@ (80079cc <HAL_I2C_Init+0x274>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d802      	bhi.n	800782c <HAL_I2C_Init+0xd4>
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	3301      	adds	r3, #1
 800782a:	e009      	b.n	8007840 <HAL_I2C_Init+0xe8>
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007832:	fb02 f303 	mul.w	r3, r2, r3
 8007836:	4a69      	ldr	r2, [pc, #420]	@ (80079dc <HAL_I2C_Init+0x284>)
 8007838:	fba2 2303 	umull	r2, r3, r2, r3
 800783c:	099b      	lsrs	r3, r3, #6
 800783e:	3301      	adds	r3, #1
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	6812      	ldr	r2, [r2, #0]
 8007844:	430b      	orrs	r3, r1
 8007846:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007852:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	495c      	ldr	r1, [pc, #368]	@ (80079cc <HAL_I2C_Init+0x274>)
 800785c:	428b      	cmp	r3, r1
 800785e:	d819      	bhi.n	8007894 <HAL_I2C_Init+0x13c>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	1e59      	subs	r1, r3, #1
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	fbb1 f3f3 	udiv	r3, r1, r3
 800786e:	1c59      	adds	r1, r3, #1
 8007870:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007874:	400b      	ands	r3, r1
 8007876:	2b00      	cmp	r3, #0
 8007878:	d00a      	beq.n	8007890 <HAL_I2C_Init+0x138>
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	1e59      	subs	r1, r3, #1
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	005b      	lsls	r3, r3, #1
 8007884:	fbb1 f3f3 	udiv	r3, r1, r3
 8007888:	3301      	adds	r3, #1
 800788a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800788e:	e051      	b.n	8007934 <HAL_I2C_Init+0x1dc>
 8007890:	2304      	movs	r3, #4
 8007892:	e04f      	b.n	8007934 <HAL_I2C_Init+0x1dc>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d111      	bne.n	80078c0 <HAL_I2C_Init+0x168>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	1e58      	subs	r0, r3, #1
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6859      	ldr	r1, [r3, #4]
 80078a4:	460b      	mov	r3, r1
 80078a6:	005b      	lsls	r3, r3, #1
 80078a8:	440b      	add	r3, r1
 80078aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80078ae:	3301      	adds	r3, #1
 80078b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	bf0c      	ite	eq
 80078b8:	2301      	moveq	r3, #1
 80078ba:	2300      	movne	r3, #0
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	e012      	b.n	80078e6 <HAL_I2C_Init+0x18e>
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	1e58      	subs	r0, r3, #1
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6859      	ldr	r1, [r3, #4]
 80078c8:	460b      	mov	r3, r1
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	440b      	add	r3, r1
 80078ce:	0099      	lsls	r1, r3, #2
 80078d0:	440b      	add	r3, r1
 80078d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80078d6:	3301      	adds	r3, #1
 80078d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078dc:	2b00      	cmp	r3, #0
 80078de:	bf0c      	ite	eq
 80078e0:	2301      	moveq	r3, #1
 80078e2:	2300      	movne	r3, #0
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d001      	beq.n	80078ee <HAL_I2C_Init+0x196>
 80078ea:	2301      	movs	r3, #1
 80078ec:	e022      	b.n	8007934 <HAL_I2C_Init+0x1dc>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10e      	bne.n	8007914 <HAL_I2C_Init+0x1bc>
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	1e58      	subs	r0, r3, #1
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6859      	ldr	r1, [r3, #4]
 80078fe:	460b      	mov	r3, r1
 8007900:	005b      	lsls	r3, r3, #1
 8007902:	440b      	add	r3, r1
 8007904:	fbb0 f3f3 	udiv	r3, r0, r3
 8007908:	3301      	adds	r3, #1
 800790a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800790e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007912:	e00f      	b.n	8007934 <HAL_I2C_Init+0x1dc>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	1e58      	subs	r0, r3, #1
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6859      	ldr	r1, [r3, #4]
 800791c:	460b      	mov	r3, r1
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	440b      	add	r3, r1
 8007922:	0099      	lsls	r1, r3, #2
 8007924:	440b      	add	r3, r1
 8007926:	fbb0 f3f3 	udiv	r3, r0, r3
 800792a:	3301      	adds	r3, #1
 800792c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007930:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007934:	6879      	ldr	r1, [r7, #4]
 8007936:	6809      	ldr	r1, [r1, #0]
 8007938:	4313      	orrs	r3, r2
 800793a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	69da      	ldr	r2, [r3, #28]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	431a      	orrs	r2, r3
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	430a      	orrs	r2, r1
 8007956:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007962:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	6911      	ldr	r1, [r2, #16]
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	68d2      	ldr	r2, [r2, #12]
 800796e:	4311      	orrs	r1, r2
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	6812      	ldr	r2, [r2, #0]
 8007974:	430b      	orrs	r3, r1
 8007976:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	695a      	ldr	r2, [r3, #20]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	431a      	orrs	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	430a      	orrs	r2, r1
 8007992:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f042 0201 	orr.w	r2, r2, #1
 80079a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2220      	movs	r2, #32
 80079ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	000186a0 	.word	0x000186a0
 80079d0:	001e847f 	.word	0x001e847f
 80079d4:	003d08ff 	.word	0x003d08ff
 80079d8:	431bde83 	.word	0x431bde83
 80079dc:	10624dd3 	.word	0x10624dd3

080079e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b088      	sub	sp, #32
 80079e4:	af02      	add	r7, sp, #8
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	607a      	str	r2, [r7, #4]
 80079ea:	461a      	mov	r2, r3
 80079ec:	460b      	mov	r3, r1
 80079ee:	817b      	strh	r3, [r7, #10]
 80079f0:	4613      	mov	r3, r2
 80079f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079f4:	f7fe fb1a 	bl	800602c <HAL_GetTick>
 80079f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	2b20      	cmp	r3, #32
 8007a04:	f040 80e0 	bne.w	8007bc8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	2319      	movs	r3, #25
 8007a0e:	2201      	movs	r2, #1
 8007a10:	4970      	ldr	r1, [pc, #448]	@ (8007bd4 <HAL_I2C_Master_Transmit+0x1f4>)
 8007a12:	68f8      	ldr	r0, [r7, #12]
 8007a14:	f001 f90e 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d001      	beq.n	8007a22 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007a1e:	2302      	movs	r3, #2
 8007a20:	e0d3      	b.n	8007bca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d101      	bne.n	8007a30 <HAL_I2C_Master_Transmit+0x50>
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	e0cc      	b.n	8007bca <HAL_I2C_Master_Transmit+0x1ea>
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2201      	movs	r2, #1
 8007a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0301 	and.w	r3, r3, #1
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d007      	beq.n	8007a56 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f042 0201 	orr.w	r2, r2, #1
 8007a54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a64:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2221      	movs	r2, #33	@ 0x21
 8007a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2210      	movs	r2, #16
 8007a72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	893a      	ldrh	r2, [r7, #8]
 8007a86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a8c:	b29a      	uxth	r2, r3
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	4a50      	ldr	r2, [pc, #320]	@ (8007bd8 <HAL_I2C_Master_Transmit+0x1f8>)
 8007a96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a98:	8979      	ldrh	r1, [r7, #10]
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	6a3a      	ldr	r2, [r7, #32]
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f000 fdfa 	bl	8008698 <I2C_MasterRequestWrite>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d001      	beq.n	8007aae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e08d      	b.n	8007bca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aae:	2300      	movs	r3, #0
 8007ab0:	613b      	str	r3, [r7, #16]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	695b      	ldr	r3, [r3, #20]
 8007ab8:	613b      	str	r3, [r7, #16]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	613b      	str	r3, [r7, #16]
 8007ac2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007ac4:	e066      	b.n	8007b94 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ac6:	697a      	ldr	r2, [r7, #20]
 8007ac8:	6a39      	ldr	r1, [r7, #32]
 8007aca:	68f8      	ldr	r0, [r7, #12]
 8007acc:	f001 f9cc 	bl	8008e68 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00d      	beq.n	8007af2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ada:	2b04      	cmp	r3, #4
 8007adc:	d107      	bne.n	8007aee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007aec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	e06b      	b.n	8007bca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007af6:	781a      	ldrb	r2, [r3, #0]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b02:	1c5a      	adds	r2, r3, #1
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	b29a      	uxth	r2, r3
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	b29a      	uxth	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	695b      	ldr	r3, [r3, #20]
 8007b28:	f003 0304 	and.w	r3, r3, #4
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	d11b      	bne.n	8007b68 <HAL_I2C_Master_Transmit+0x188>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d017      	beq.n	8007b68 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3c:	781a      	ldrb	r2, [r3, #0]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b48:	1c5a      	adds	r2, r3, #1
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	3b01      	subs	r3, #1
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b60:	3b01      	subs	r3, #1
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b68:	697a      	ldr	r2, [r7, #20]
 8007b6a:	6a39      	ldr	r1, [r7, #32]
 8007b6c:	68f8      	ldr	r0, [r7, #12]
 8007b6e:	f001 f9c3 	bl	8008ef8 <I2C_WaitOnBTFFlagUntilTimeout>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d00d      	beq.n	8007b94 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b7c:	2b04      	cmp	r3, #4
 8007b7e:	d107      	bne.n	8007b90 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b8e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	e01a      	b.n	8007bca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d194      	bne.n	8007ac6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007baa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e000      	b.n	8007bca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007bc8:	2302      	movs	r3, #2
  }
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3718      	adds	r7, #24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	00100002 	.word	0x00100002
 8007bd8:	ffff0000 	.word	0xffff0000

08007bdc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b08c      	sub	sp, #48	@ 0x30
 8007be0:	af02      	add	r7, sp, #8
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	607a      	str	r2, [r7, #4]
 8007be6:	461a      	mov	r2, r3
 8007be8:	460b      	mov	r3, r1
 8007bea:	817b      	strh	r3, [r7, #10]
 8007bec:	4613      	mov	r3, r2
 8007bee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007bf0:	f7fe fa1c 	bl	800602c <HAL_GetTick>
 8007bf4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	2b20      	cmp	r3, #32
 8007c00:	f040 8217 	bne.w	8008032 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c06:	9300      	str	r3, [sp, #0]
 8007c08:	2319      	movs	r3, #25
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	497c      	ldr	r1, [pc, #496]	@ (8007e00 <HAL_I2C_Master_Receive+0x224>)
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f001 f810 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8007c14:	4603      	mov	r3, r0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d001      	beq.n	8007c1e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007c1a:	2302      	movs	r3, #2
 8007c1c:	e20a      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d101      	bne.n	8007c2c <HAL_I2C_Master_Receive+0x50>
 8007c28:	2302      	movs	r3, #2
 8007c2a:	e203      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 0301 	and.w	r3, r3, #1
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d007      	beq.n	8007c52 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f042 0201 	orr.w	r2, r2, #1
 8007c50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c60:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2222      	movs	r2, #34	@ 0x22
 8007c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2210      	movs	r2, #16
 8007c6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2200      	movs	r2, #0
 8007c76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	893a      	ldrh	r2, [r7, #8]
 8007c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c88:	b29a      	uxth	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	4a5c      	ldr	r2, [pc, #368]	@ (8007e04 <HAL_I2C_Master_Receive+0x228>)
 8007c92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007c94:	8979      	ldrh	r1, [r7, #10]
 8007c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f000 fd7e 	bl	800879c <I2C_MasterRequestRead>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d001      	beq.n	8007caa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e1c4      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d113      	bne.n	8007cda <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	623b      	str	r3, [r7, #32]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	695b      	ldr	r3, [r3, #20]
 8007cbc:	623b      	str	r3, [r7, #32]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	699b      	ldr	r3, [r3, #24]
 8007cc4:	623b      	str	r3, [r7, #32]
 8007cc6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007cd6:	601a      	str	r2, [r3, #0]
 8007cd8:	e198      	b.n	800800c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d11b      	bne.n	8007d1a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007cf0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	61fb      	str	r3, [r7, #28]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	61fb      	str	r3, [r7, #28]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	699b      	ldr	r3, [r3, #24]
 8007d04:	61fb      	str	r3, [r7, #28]
 8007d06:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d16:	601a      	str	r2, [r3, #0]
 8007d18:	e178      	b.n	800800c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d1e:	2b02      	cmp	r3, #2
 8007d20:	d11b      	bne.n	8007d5a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d30:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d42:	2300      	movs	r3, #0
 8007d44:	61bb      	str	r3, [r7, #24]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	695b      	ldr	r3, [r3, #20]
 8007d4c:	61bb      	str	r3, [r7, #24]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	61bb      	str	r3, [r7, #24]
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	e158      	b.n	800800c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007d68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	617b      	str	r3, [r7, #20]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	695b      	ldr	r3, [r3, #20]
 8007d74:	617b      	str	r3, [r7, #20]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	699b      	ldr	r3, [r3, #24]
 8007d7c:	617b      	str	r3, [r7, #20]
 8007d7e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007d80:	e144      	b.n	800800c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d86:	2b03      	cmp	r3, #3
 8007d88:	f200 80f1 	bhi.w	8007f6e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d123      	bne.n	8007ddc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d96:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d98:	68f8      	ldr	r0, [r7, #12]
 8007d9a:	f001 f8f5 	bl	8008f88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d001      	beq.n	8007da8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e145      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	691a      	ldr	r2, [r3, #16]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db2:	b2d2      	uxtb	r2, r2
 8007db4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dba:	1c5a      	adds	r2, r3, #1
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	3b01      	subs	r3, #1
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007dda:	e117      	b.n	800800c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007de0:	2b02      	cmp	r3, #2
 8007de2:	d14e      	bne.n	8007e82 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de6:	9300      	str	r3, [sp, #0]
 8007de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dea:	2200      	movs	r2, #0
 8007dec:	4906      	ldr	r1, [pc, #24]	@ (8007e08 <HAL_I2C_Master_Receive+0x22c>)
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f000 ff20 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d008      	beq.n	8007e0c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e11a      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
 8007dfe:	bf00      	nop
 8007e00:	00100002 	.word	0x00100002
 8007e04:	ffff0000 	.word	0xffff0000
 8007e08:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	691a      	ldr	r2, [r3, #16]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e26:	b2d2      	uxtb	r2, r2
 8007e28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e2e:	1c5a      	adds	r2, r3, #1
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	b29a      	uxth	r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	3b01      	subs	r3, #1
 8007e48:	b29a      	uxth	r2, r3
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	691a      	ldr	r2, [r3, #16]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e58:	b2d2      	uxtb	r2, r2
 8007e5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e60:	1c5a      	adds	r2, r3, #1
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	b29a      	uxth	r2, r3
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	3b01      	subs	r3, #1
 8007e7a:	b29a      	uxth	r2, r3
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007e80:	e0c4      	b.n	800800c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e84:	9300      	str	r3, [sp, #0]
 8007e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e88:	2200      	movs	r2, #0
 8007e8a:	496c      	ldr	r1, [pc, #432]	@ (800803c <HAL_I2C_Master_Receive+0x460>)
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f000 fed1 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d001      	beq.n	8007e9c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e0cb      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007eaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	691a      	ldr	r2, [r3, #16]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eb6:	b2d2      	uxtb	r2, r2
 8007eb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ebe:	1c5a      	adds	r2, r3, #1
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	b29a      	uxth	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	b29a      	uxth	r2, r3
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	4955      	ldr	r1, [pc, #340]	@ (800803c <HAL_I2C_Master_Receive+0x460>)
 8007ee8:	68f8      	ldr	r0, [r7, #12]
 8007eea:	f000 fea3 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d001      	beq.n	8007ef8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	e09d      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	691a      	ldr	r2, [r3, #16]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f12:	b2d2      	uxtb	r2, r2
 8007f14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1a:	1c5a      	adds	r2, r3, #1
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f24:	3b01      	subs	r3, #1
 8007f26:	b29a      	uxth	r2, r3
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	3b01      	subs	r3, #1
 8007f34:	b29a      	uxth	r2, r3
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	691a      	ldr	r2, [r3, #16]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f44:	b2d2      	uxtb	r2, r2
 8007f46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f4c:	1c5a      	adds	r2, r3, #1
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f56:	3b01      	subs	r3, #1
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	3b01      	subs	r3, #1
 8007f66:	b29a      	uxth	r2, r3
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007f6c:	e04e      	b.n	800800c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f72:	68f8      	ldr	r0, [r7, #12]
 8007f74:	f001 f808 	bl	8008f88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d001      	beq.n	8007f82 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e058      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	691a      	ldr	r2, [r3, #16]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f8c:	b2d2      	uxtb	r2, r2
 8007f8e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f94:	1c5a      	adds	r2, r3, #1
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	3b01      	subs	r3, #1
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	695b      	ldr	r3, [r3, #20]
 8007fba:	f003 0304 	and.w	r3, r3, #4
 8007fbe:	2b04      	cmp	r3, #4
 8007fc0:	d124      	bne.n	800800c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fc6:	2b03      	cmp	r3, #3
 8007fc8:	d107      	bne.n	8007fda <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fd8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	691a      	ldr	r2, [r3, #16]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe4:	b2d2      	uxtb	r2, r2
 8007fe6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fec:	1c5a      	adds	r2, r3, #1
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	b29a      	uxth	r2, r3
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008002:	b29b      	uxth	r3, r3
 8008004:	3b01      	subs	r3, #1
 8008006:	b29a      	uxth	r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008010:	2b00      	cmp	r3, #0
 8008012:	f47f aeb6 	bne.w	8007d82 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2220      	movs	r2, #32
 800801a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	2200      	movs	r2, #0
 8008022:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800802e:	2300      	movs	r3, #0
 8008030:	e000      	b.n	8008034 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008032:	2302      	movs	r3, #2
  }
}
 8008034:	4618      	mov	r0, r3
 8008036:	3728      	adds	r7, #40	@ 0x28
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	00010004 	.word	0x00010004

08008040 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b088      	sub	sp, #32
 8008044:	af02      	add	r7, sp, #8
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	4608      	mov	r0, r1
 800804a:	4611      	mov	r1, r2
 800804c:	461a      	mov	r2, r3
 800804e:	4603      	mov	r3, r0
 8008050:	817b      	strh	r3, [r7, #10]
 8008052:	460b      	mov	r3, r1
 8008054:	813b      	strh	r3, [r7, #8]
 8008056:	4613      	mov	r3, r2
 8008058:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800805a:	f7fd ffe7 	bl	800602c <HAL_GetTick>
 800805e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008066:	b2db      	uxtb	r3, r3
 8008068:	2b20      	cmp	r3, #32
 800806a:	f040 80d9 	bne.w	8008220 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	9300      	str	r3, [sp, #0]
 8008072:	2319      	movs	r3, #25
 8008074:	2201      	movs	r2, #1
 8008076:	496d      	ldr	r1, [pc, #436]	@ (800822c <HAL_I2C_Mem_Write+0x1ec>)
 8008078:	68f8      	ldr	r0, [r7, #12]
 800807a:	f000 fddb 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 800807e:	4603      	mov	r3, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d001      	beq.n	8008088 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008084:	2302      	movs	r3, #2
 8008086:	e0cc      	b.n	8008222 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800808e:	2b01      	cmp	r3, #1
 8008090:	d101      	bne.n	8008096 <HAL_I2C_Mem_Write+0x56>
 8008092:	2302      	movs	r3, #2
 8008094:	e0c5      	b.n	8008222 <HAL_I2C_Mem_Write+0x1e2>
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2201      	movs	r2, #1
 800809a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d007      	beq.n	80080bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f042 0201 	orr.w	r2, r2, #1
 80080ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80080ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2221      	movs	r2, #33	@ 0x21
 80080d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2240      	movs	r2, #64	@ 0x40
 80080d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6a3a      	ldr	r2, [r7, #32]
 80080e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80080ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	4a4d      	ldr	r2, [pc, #308]	@ (8008230 <HAL_I2C_Mem_Write+0x1f0>)
 80080fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80080fe:	88f8      	ldrh	r0, [r7, #6]
 8008100:	893a      	ldrh	r2, [r7, #8]
 8008102:	8979      	ldrh	r1, [r7, #10]
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	9301      	str	r3, [sp, #4]
 8008108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	4603      	mov	r3, r0
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	f000 fc12 	bl	8008938 <I2C_RequestMemoryWrite>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d052      	beq.n	80081c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800811a:	2301      	movs	r3, #1
 800811c:	e081      	b.n	8008222 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800811e:	697a      	ldr	r2, [r7, #20]
 8008120:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f000 fea0 	bl	8008e68 <I2C_WaitOnTXEFlagUntilTimeout>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00d      	beq.n	800814a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008132:	2b04      	cmp	r3, #4
 8008134:	d107      	bne.n	8008146 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008144:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	e06b      	b.n	8008222 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800814e:	781a      	ldrb	r2, [r3, #0]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815a:	1c5a      	adds	r2, r3, #1
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008164:	3b01      	subs	r3, #1
 8008166:	b29a      	uxth	r2, r3
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008170:	b29b      	uxth	r3, r3
 8008172:	3b01      	subs	r3, #1
 8008174:	b29a      	uxth	r2, r3
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	695b      	ldr	r3, [r3, #20]
 8008180:	f003 0304 	and.w	r3, r3, #4
 8008184:	2b04      	cmp	r3, #4
 8008186:	d11b      	bne.n	80081c0 <HAL_I2C_Mem_Write+0x180>
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800818c:	2b00      	cmp	r3, #0
 800818e:	d017      	beq.n	80081c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008194:	781a      	ldrb	r2, [r3, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a0:	1c5a      	adds	r2, r3, #1
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081aa:	3b01      	subs	r3, #1
 80081ac:	b29a      	uxth	r2, r3
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	3b01      	subs	r3, #1
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1aa      	bne.n	800811e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081c8:	697a      	ldr	r2, [r7, #20]
 80081ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f000 fe93 	bl	8008ef8 <I2C_WaitOnBTFFlagUntilTimeout>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00d      	beq.n	80081f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081dc:	2b04      	cmp	r3, #4
 80081de:	d107      	bne.n	80081f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e016      	b.n	8008222 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008202:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2220      	movs	r2, #32
 8008208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2200      	movs	r2, #0
 8008210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2200      	movs	r2, #0
 8008218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800821c:	2300      	movs	r3, #0
 800821e:	e000      	b.n	8008222 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008220:	2302      	movs	r3, #2
  }
}
 8008222:	4618      	mov	r0, r3
 8008224:	3718      	adds	r7, #24
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	00100002 	.word	0x00100002
 8008230:	ffff0000 	.word	0xffff0000

08008234 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b08c      	sub	sp, #48	@ 0x30
 8008238:	af02      	add	r7, sp, #8
 800823a:	60f8      	str	r0, [r7, #12]
 800823c:	4608      	mov	r0, r1
 800823e:	4611      	mov	r1, r2
 8008240:	461a      	mov	r2, r3
 8008242:	4603      	mov	r3, r0
 8008244:	817b      	strh	r3, [r7, #10]
 8008246:	460b      	mov	r3, r1
 8008248:	813b      	strh	r3, [r7, #8]
 800824a:	4613      	mov	r3, r2
 800824c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800824e:	f7fd feed 	bl	800602c <HAL_GetTick>
 8008252:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800825a:	b2db      	uxtb	r3, r3
 800825c:	2b20      	cmp	r3, #32
 800825e:	f040 8214 	bne.w	800868a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	2319      	movs	r3, #25
 8008268:	2201      	movs	r2, #1
 800826a:	497b      	ldr	r1, [pc, #492]	@ (8008458 <HAL_I2C_Mem_Read+0x224>)
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 fce1 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d001      	beq.n	800827c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008278:	2302      	movs	r3, #2
 800827a:	e207      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008282:	2b01      	cmp	r3, #1
 8008284:	d101      	bne.n	800828a <HAL_I2C_Mem_Read+0x56>
 8008286:	2302      	movs	r3, #2
 8008288:	e200      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2201      	movs	r2, #1
 800828e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f003 0301 	and.w	r3, r3, #1
 800829c:	2b01      	cmp	r3, #1
 800829e:	d007      	beq.n	80082b0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f042 0201 	orr.w	r2, r2, #1
 80082ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80082be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2222      	movs	r2, #34	@ 0x22
 80082c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2240      	movs	r2, #64	@ 0x40
 80082cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80082e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082e6:	b29a      	uxth	r2, r3
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	4a5b      	ldr	r2, [pc, #364]	@ (800845c <HAL_I2C_Mem_Read+0x228>)
 80082f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80082f2:	88f8      	ldrh	r0, [r7, #6]
 80082f4:	893a      	ldrh	r2, [r7, #8]
 80082f6:	8979      	ldrh	r1, [r7, #10]
 80082f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fa:	9301      	str	r3, [sp, #4]
 80082fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	4603      	mov	r3, r0
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f000 fbae 	bl	8008a64 <I2C_RequestMemoryRead>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d001      	beq.n	8008312 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	e1bc      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008316:	2b00      	cmp	r3, #0
 8008318:	d113      	bne.n	8008342 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800831a:	2300      	movs	r3, #0
 800831c:	623b      	str	r3, [r7, #32]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	695b      	ldr	r3, [r3, #20]
 8008324:	623b      	str	r3, [r7, #32]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	699b      	ldr	r3, [r3, #24]
 800832c:	623b      	str	r3, [r7, #32]
 800832e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800833e:	601a      	str	r2, [r3, #0]
 8008340:	e190      	b.n	8008664 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008346:	2b01      	cmp	r3, #1
 8008348:	d11b      	bne.n	8008382 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008358:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800835a:	2300      	movs	r3, #0
 800835c:	61fb      	str	r3, [r7, #28]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	695b      	ldr	r3, [r3, #20]
 8008364:	61fb      	str	r3, [r7, #28]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	699b      	ldr	r3, [r3, #24]
 800836c:	61fb      	str	r3, [r7, #28]
 800836e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800837e:	601a      	str	r2, [r3, #0]
 8008380:	e170      	b.n	8008664 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008386:	2b02      	cmp	r3, #2
 8008388:	d11b      	bne.n	80083c2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008398:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083aa:	2300      	movs	r3, #0
 80083ac:	61bb      	str	r3, [r7, #24]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	695b      	ldr	r3, [r3, #20]
 80083b4:	61bb      	str	r3, [r7, #24]
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	699b      	ldr	r3, [r3, #24]
 80083bc:	61bb      	str	r3, [r7, #24]
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	e150      	b.n	8008664 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083c2:	2300      	movs	r3, #0
 80083c4:	617b      	str	r3, [r7, #20]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	695b      	ldr	r3, [r3, #20]
 80083cc:	617b      	str	r3, [r7, #20]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	699b      	ldr	r3, [r3, #24]
 80083d4:	617b      	str	r3, [r7, #20]
 80083d6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80083d8:	e144      	b.n	8008664 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083de:	2b03      	cmp	r3, #3
 80083e0:	f200 80f1 	bhi.w	80085c6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d123      	bne.n	8008434 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083ee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80083f0:	68f8      	ldr	r0, [r7, #12]
 80083f2:	f000 fdc9 	bl	8008f88 <I2C_WaitOnRXNEFlagUntilTimeout>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d001      	beq.n	8008400 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	e145      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	691a      	ldr	r2, [r3, #16]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800840a:	b2d2      	uxtb	r2, r2
 800840c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008412:	1c5a      	adds	r2, r3, #1
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800841c:	3b01      	subs	r3, #1
 800841e:	b29a      	uxth	r2, r3
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008428:	b29b      	uxth	r3, r3
 800842a:	3b01      	subs	r3, #1
 800842c:	b29a      	uxth	r2, r3
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008432:	e117      	b.n	8008664 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008438:	2b02      	cmp	r3, #2
 800843a:	d14e      	bne.n	80084da <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800843c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843e:	9300      	str	r3, [sp, #0]
 8008440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008442:	2200      	movs	r2, #0
 8008444:	4906      	ldr	r1, [pc, #24]	@ (8008460 <HAL_I2C_Mem_Read+0x22c>)
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f000 fbf4 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 800844c:	4603      	mov	r3, r0
 800844e:	2b00      	cmp	r3, #0
 8008450:	d008      	beq.n	8008464 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e11a      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
 8008456:	bf00      	nop
 8008458:	00100002 	.word	0x00100002
 800845c:	ffff0000 	.word	0xffff0000
 8008460:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008472:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	691a      	ldr	r2, [r3, #16]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800847e:	b2d2      	uxtb	r2, r2
 8008480:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008486:	1c5a      	adds	r2, r3, #1
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008490:	3b01      	subs	r3, #1
 8008492:	b29a      	uxth	r2, r3
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800849c:	b29b      	uxth	r3, r3
 800849e:	3b01      	subs	r3, #1
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	691a      	ldr	r2, [r3, #16]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b0:	b2d2      	uxtb	r2, r2
 80084b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b8:	1c5a      	adds	r2, r3, #1
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084c2:	3b01      	subs	r3, #1
 80084c4:	b29a      	uxth	r2, r3
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	3b01      	subs	r3, #1
 80084d2:	b29a      	uxth	r2, r3
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80084d8:	e0c4      	b.n	8008664 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80084da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084dc:	9300      	str	r3, [sp, #0]
 80084de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e0:	2200      	movs	r2, #0
 80084e2:	496c      	ldr	r1, [pc, #432]	@ (8008694 <HAL_I2C_Mem_Read+0x460>)
 80084e4:	68f8      	ldr	r0, [r7, #12]
 80084e6:	f000 fba5 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 80084ea:	4603      	mov	r3, r0
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d001      	beq.n	80084f4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	e0cb      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008502:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	691a      	ldr	r2, [r3, #16]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850e:	b2d2      	uxtb	r2, r2
 8008510:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008516:	1c5a      	adds	r2, r3, #1
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008520:	3b01      	subs	r3, #1
 8008522:	b29a      	uxth	r2, r3
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800852c:	b29b      	uxth	r3, r3
 800852e:	3b01      	subs	r3, #1
 8008530:	b29a      	uxth	r2, r3
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	9300      	str	r3, [sp, #0]
 800853a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800853c:	2200      	movs	r2, #0
 800853e:	4955      	ldr	r1, [pc, #340]	@ (8008694 <HAL_I2C_Mem_Read+0x460>)
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f000 fb77 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d001      	beq.n	8008550 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800854c:	2301      	movs	r3, #1
 800854e:	e09d      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800855e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	691a      	ldr	r2, [r3, #16]
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856a:	b2d2      	uxtb	r2, r2
 800856c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008572:	1c5a      	adds	r2, r3, #1
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800857c:	3b01      	subs	r3, #1
 800857e:	b29a      	uxth	r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008588:	b29b      	uxth	r3, r3
 800858a:	3b01      	subs	r3, #1
 800858c:	b29a      	uxth	r2, r3
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	691a      	ldr	r2, [r3, #16]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859c:	b2d2      	uxtb	r2, r2
 800859e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085a4:	1c5a      	adds	r2, r3, #1
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085ae:	3b01      	subs	r3, #1
 80085b0:	b29a      	uxth	r2, r3
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	3b01      	subs	r3, #1
 80085be:	b29a      	uxth	r2, r3
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80085c4:	e04e      	b.n	8008664 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	f000 fcdc 	bl	8008f88 <I2C_WaitOnRXNEFlagUntilTimeout>
 80085d0:	4603      	mov	r3, r0
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d001      	beq.n	80085da <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e058      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	691a      	ldr	r2, [r3, #16]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085e4:	b2d2      	uxtb	r2, r2
 80085e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ec:	1c5a      	adds	r2, r3, #1
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085f6:	3b01      	subs	r3, #1
 80085f8:	b29a      	uxth	r2, r3
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008602:	b29b      	uxth	r3, r3
 8008604:	3b01      	subs	r3, #1
 8008606:	b29a      	uxth	r2, r3
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	695b      	ldr	r3, [r3, #20]
 8008612:	f003 0304 	and.w	r3, r3, #4
 8008616:	2b04      	cmp	r3, #4
 8008618:	d124      	bne.n	8008664 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800861e:	2b03      	cmp	r3, #3
 8008620:	d107      	bne.n	8008632 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008630:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	691a      	ldr	r2, [r3, #16]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800863c:	b2d2      	uxtb	r2, r2
 800863e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008644:	1c5a      	adds	r2, r3, #1
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800864e:	3b01      	subs	r3, #1
 8008650:	b29a      	uxth	r2, r3
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800865a:	b29b      	uxth	r3, r3
 800865c:	3b01      	subs	r3, #1
 800865e:	b29a      	uxth	r2, r3
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008668:	2b00      	cmp	r3, #0
 800866a:	f47f aeb6 	bne.w	80083da <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2220      	movs	r2, #32
 8008672:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2200      	movs	r2, #0
 800867a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2200      	movs	r2, #0
 8008682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008686:	2300      	movs	r3, #0
 8008688:	e000      	b.n	800868c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800868a:	2302      	movs	r3, #2
  }
}
 800868c:	4618      	mov	r0, r3
 800868e:	3728      	adds	r7, #40	@ 0x28
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}
 8008694:	00010004 	.word	0x00010004

08008698 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b088      	sub	sp, #32
 800869c:	af02      	add	r7, sp, #8
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	607a      	str	r2, [r7, #4]
 80086a2:	603b      	str	r3, [r7, #0]
 80086a4:	460b      	mov	r3, r1
 80086a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	2b08      	cmp	r3, #8
 80086b2:	d006      	beq.n	80086c2 <I2C_MasterRequestWrite+0x2a>
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d003      	beq.n	80086c2 <I2C_MasterRequestWrite+0x2a>
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80086c0:	d108      	bne.n	80086d4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086d0:	601a      	str	r2, [r3, #0]
 80086d2:	e00b      	b.n	80086ec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d8:	2b12      	cmp	r3, #18
 80086da:	d107      	bne.n	80086ec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80086f8:	68f8      	ldr	r0, [r7, #12]
 80086fa:	f000 fa9b 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d00d      	beq.n	8008720 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800870e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008712:	d103      	bne.n	800871c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800871a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800871c:	2303      	movs	r3, #3
 800871e:	e035      	b.n	800878c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	691b      	ldr	r3, [r3, #16]
 8008724:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008728:	d108      	bne.n	800873c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800872a:	897b      	ldrh	r3, [r7, #10]
 800872c:	b2db      	uxtb	r3, r3
 800872e:	461a      	mov	r2, r3
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008738:	611a      	str	r2, [r3, #16]
 800873a:	e01b      	b.n	8008774 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800873c:	897b      	ldrh	r3, [r7, #10]
 800873e:	11db      	asrs	r3, r3, #7
 8008740:	b2db      	uxtb	r3, r3
 8008742:	f003 0306 	and.w	r3, r3, #6
 8008746:	b2db      	uxtb	r3, r3
 8008748:	f063 030f 	orn	r3, r3, #15
 800874c:	b2da      	uxtb	r2, r3
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	490e      	ldr	r1, [pc, #56]	@ (8008794 <I2C_MasterRequestWrite+0xfc>)
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f000 fae4 	bl	8008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d001      	beq.n	800876a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e010      	b.n	800878c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800876a:	897b      	ldrh	r3, [r7, #10]
 800876c:	b2da      	uxtb	r2, r3
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	4907      	ldr	r1, [pc, #28]	@ (8008798 <I2C_MasterRequestWrite+0x100>)
 800877a:	68f8      	ldr	r0, [r7, #12]
 800877c:	f000 fad4 	bl	8008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d001      	beq.n	800878a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	e000      	b.n	800878c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800878a:	2300      	movs	r3, #0
}
 800878c:	4618      	mov	r0, r3
 800878e:	3718      	adds	r7, #24
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}
 8008794:	00010008 	.word	0x00010008
 8008798:	00010002 	.word	0x00010002

0800879c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b088      	sub	sp, #32
 80087a0:	af02      	add	r7, sp, #8
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	607a      	str	r2, [r7, #4]
 80087a6:	603b      	str	r3, [r7, #0]
 80087a8:	460b      	mov	r3, r1
 80087aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087b0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80087c0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	2b08      	cmp	r3, #8
 80087c6:	d006      	beq.n	80087d6 <I2C_MasterRequestRead+0x3a>
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d003      	beq.n	80087d6 <I2C_MasterRequestRead+0x3a>
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80087d4:	d108      	bne.n	80087e8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	681a      	ldr	r2, [r3, #0]
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80087e4:	601a      	str	r2, [r3, #0]
 80087e6:	e00b      	b.n	8008800 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ec:	2b11      	cmp	r3, #17
 80087ee:	d107      	bne.n	8008800 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80087fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	9300      	str	r3, [sp, #0]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800880c:	68f8      	ldr	r0, [r7, #12]
 800880e:	f000 fa11 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d00d      	beq.n	8008834 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008826:	d103      	bne.n	8008830 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800882e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008830:	2303      	movs	r3, #3
 8008832:	e079      	b.n	8008928 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800883c:	d108      	bne.n	8008850 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800883e:	897b      	ldrh	r3, [r7, #10]
 8008840:	b2db      	uxtb	r3, r3
 8008842:	f043 0301 	orr.w	r3, r3, #1
 8008846:	b2da      	uxtb	r2, r3
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	611a      	str	r2, [r3, #16]
 800884e:	e05f      	b.n	8008910 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008850:	897b      	ldrh	r3, [r7, #10]
 8008852:	11db      	asrs	r3, r3, #7
 8008854:	b2db      	uxtb	r3, r3
 8008856:	f003 0306 	and.w	r3, r3, #6
 800885a:	b2db      	uxtb	r3, r3
 800885c:	f063 030f 	orn	r3, r3, #15
 8008860:	b2da      	uxtb	r2, r3
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	4930      	ldr	r1, [pc, #192]	@ (8008930 <I2C_MasterRequestRead+0x194>)
 800886e:	68f8      	ldr	r0, [r7, #12]
 8008870:	f000 fa5a 	bl	8008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d001      	beq.n	800887e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e054      	b.n	8008928 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800887e:	897b      	ldrh	r3, [r7, #10]
 8008880:	b2da      	uxtb	r2, r3
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	4929      	ldr	r1, [pc, #164]	@ (8008934 <I2C_MasterRequestRead+0x198>)
 800888e:	68f8      	ldr	r0, [r7, #12]
 8008890:	f000 fa4a 	bl	8008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008894:	4603      	mov	r3, r0
 8008896:	2b00      	cmp	r3, #0
 8008898:	d001      	beq.n	800889e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	e044      	b.n	8008928 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800889e:	2300      	movs	r3, #0
 80088a0:	613b      	str	r3, [r7, #16]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	695b      	ldr	r3, [r3, #20]
 80088a8:	613b      	str	r3, [r7, #16]
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	699b      	ldr	r3, [r3, #24]
 80088b0:	613b      	str	r3, [r7, #16]
 80088b2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088c2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	9300      	str	r3, [sp, #0]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80088d0:	68f8      	ldr	r0, [r7, #12]
 80088d2:	f000 f9af 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 80088d6:	4603      	mov	r3, r0
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d00d      	beq.n	80088f8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088ea:	d103      	bne.n	80088f4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088f2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80088f4:	2303      	movs	r3, #3
 80088f6:	e017      	b.n	8008928 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80088f8:	897b      	ldrh	r3, [r7, #10]
 80088fa:	11db      	asrs	r3, r3, #7
 80088fc:	b2db      	uxtb	r3, r3
 80088fe:	f003 0306 	and.w	r3, r3, #6
 8008902:	b2db      	uxtb	r3, r3
 8008904:	f063 030e 	orn	r3, r3, #14
 8008908:	b2da      	uxtb	r2, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	4907      	ldr	r1, [pc, #28]	@ (8008934 <I2C_MasterRequestRead+0x198>)
 8008916:	68f8      	ldr	r0, [r7, #12]
 8008918:	f000 fa06 	bl	8008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800891c:	4603      	mov	r3, r0
 800891e:	2b00      	cmp	r3, #0
 8008920:	d001      	beq.n	8008926 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	e000      	b.n	8008928 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008926:	2300      	movs	r3, #0
}
 8008928:	4618      	mov	r0, r3
 800892a:	3718      	adds	r7, #24
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}
 8008930:	00010008 	.word	0x00010008
 8008934:	00010002 	.word	0x00010002

08008938 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b088      	sub	sp, #32
 800893c:	af02      	add	r7, sp, #8
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	4608      	mov	r0, r1
 8008942:	4611      	mov	r1, r2
 8008944:	461a      	mov	r2, r3
 8008946:	4603      	mov	r3, r0
 8008948:	817b      	strh	r3, [r7, #10]
 800894a:	460b      	mov	r3, r1
 800894c:	813b      	strh	r3, [r7, #8]
 800894e:	4613      	mov	r3, r2
 8008950:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	681a      	ldr	r2, [r3, #0]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008960:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008964:	9300      	str	r3, [sp, #0]
 8008966:	6a3b      	ldr	r3, [r7, #32]
 8008968:	2200      	movs	r2, #0
 800896a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800896e:	68f8      	ldr	r0, [r7, #12]
 8008970:	f000 f960 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d00d      	beq.n	8008996 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008984:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008988:	d103      	bne.n	8008992 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008990:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008992:	2303      	movs	r3, #3
 8008994:	e05f      	b.n	8008a56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008996:	897b      	ldrh	r3, [r7, #10]
 8008998:	b2db      	uxtb	r3, r3
 800899a:	461a      	mov	r2, r3
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80089a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80089a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a8:	6a3a      	ldr	r2, [r7, #32]
 80089aa:	492d      	ldr	r1, [pc, #180]	@ (8008a60 <I2C_RequestMemoryWrite+0x128>)
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f000 f9bb 	bl	8008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d001      	beq.n	80089bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80089b8:	2301      	movs	r3, #1
 80089ba:	e04c      	b.n	8008a56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089bc:	2300      	movs	r3, #0
 80089be:	617b      	str	r3, [r7, #20]
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	695b      	ldr	r3, [r3, #20]
 80089c6:	617b      	str	r3, [r7, #20]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	699b      	ldr	r3, [r3, #24]
 80089ce:	617b      	str	r3, [r7, #20]
 80089d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80089d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089d4:	6a39      	ldr	r1, [r7, #32]
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f000 fa46 	bl	8008e68 <I2C_WaitOnTXEFlagUntilTimeout>
 80089dc:	4603      	mov	r3, r0
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d00d      	beq.n	80089fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089e6:	2b04      	cmp	r3, #4
 80089e8:	d107      	bne.n	80089fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	e02b      	b.n	8008a56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80089fe:	88fb      	ldrh	r3, [r7, #6]
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d105      	bne.n	8008a10 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008a04:	893b      	ldrh	r3, [r7, #8]
 8008a06:	b2da      	uxtb	r2, r3
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	611a      	str	r2, [r3, #16]
 8008a0e:	e021      	b.n	8008a54 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008a10:	893b      	ldrh	r3, [r7, #8]
 8008a12:	0a1b      	lsrs	r3, r3, #8
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	b2da      	uxtb	r2, r3
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a20:	6a39      	ldr	r1, [r7, #32]
 8008a22:	68f8      	ldr	r0, [r7, #12]
 8008a24:	f000 fa20 	bl	8008e68 <I2C_WaitOnTXEFlagUntilTimeout>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d00d      	beq.n	8008a4a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a32:	2b04      	cmp	r3, #4
 8008a34:	d107      	bne.n	8008a46 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	e005      	b.n	8008a56 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008a4a:	893b      	ldrh	r3, [r7, #8]
 8008a4c:	b2da      	uxtb	r2, r3
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3718      	adds	r7, #24
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	00010002 	.word	0x00010002

08008a64 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b088      	sub	sp, #32
 8008a68:	af02      	add	r7, sp, #8
 8008a6a:	60f8      	str	r0, [r7, #12]
 8008a6c:	4608      	mov	r0, r1
 8008a6e:	4611      	mov	r1, r2
 8008a70:	461a      	mov	r2, r3
 8008a72:	4603      	mov	r3, r0
 8008a74:	817b      	strh	r3, [r7, #10]
 8008a76:	460b      	mov	r3, r1
 8008a78:	813b      	strh	r3, [r7, #8]
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008a8c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa0:	9300      	str	r3, [sp, #0]
 8008aa2:	6a3b      	ldr	r3, [r7, #32]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 f8c2 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00d      	beq.n	8008ad2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ac4:	d103      	bne.n	8008ace <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008acc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008ace:	2303      	movs	r3, #3
 8008ad0:	e0aa      	b.n	8008c28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008ad2:	897b      	ldrh	r3, [r7, #10]
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008ae0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae4:	6a3a      	ldr	r2, [r7, #32]
 8008ae6:	4952      	ldr	r1, [pc, #328]	@ (8008c30 <I2C_RequestMemoryRead+0x1cc>)
 8008ae8:	68f8      	ldr	r0, [r7, #12]
 8008aea:	f000 f91d 	bl	8008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008aee:	4603      	mov	r3, r0
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d001      	beq.n	8008af8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008af4:	2301      	movs	r3, #1
 8008af6:	e097      	b.n	8008c28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008af8:	2300      	movs	r3, #0
 8008afa:	617b      	str	r3, [r7, #20]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	695b      	ldr	r3, [r3, #20]
 8008b02:	617b      	str	r3, [r7, #20]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	699b      	ldr	r3, [r3, #24]
 8008b0a:	617b      	str	r3, [r7, #20]
 8008b0c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b10:	6a39      	ldr	r1, [r7, #32]
 8008b12:	68f8      	ldr	r0, [r7, #12]
 8008b14:	f000 f9a8 	bl	8008e68 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d00d      	beq.n	8008b3a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b22:	2b04      	cmp	r3, #4
 8008b24:	d107      	bne.n	8008b36 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b34:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	e076      	b.n	8008c28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008b3a:	88fb      	ldrh	r3, [r7, #6]
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d105      	bne.n	8008b4c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b40:	893b      	ldrh	r3, [r7, #8]
 8008b42:	b2da      	uxtb	r2, r3
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	611a      	str	r2, [r3, #16]
 8008b4a:	e021      	b.n	8008b90 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008b4c:	893b      	ldrh	r3, [r7, #8]
 8008b4e:	0a1b      	lsrs	r3, r3, #8
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	b2da      	uxtb	r2, r3
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b5c:	6a39      	ldr	r1, [r7, #32]
 8008b5e:	68f8      	ldr	r0, [r7, #12]
 8008b60:	f000 f982 	bl	8008e68 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b64:	4603      	mov	r3, r0
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00d      	beq.n	8008b86 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b6e:	2b04      	cmp	r3, #4
 8008b70:	d107      	bne.n	8008b82 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b80:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	e050      	b.n	8008c28 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b86:	893b      	ldrh	r3, [r7, #8]
 8008b88:	b2da      	uxtb	r2, r3
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b92:	6a39      	ldr	r1, [r7, #32]
 8008b94:	68f8      	ldr	r0, [r7, #12]
 8008b96:	f000 f967 	bl	8008e68 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00d      	beq.n	8008bbc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ba4:	2b04      	cmp	r3, #4
 8008ba6:	d107      	bne.n	8008bb8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008bb6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e035      	b.n	8008c28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	6a3b      	ldr	r3, [r7, #32]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008bd8:	68f8      	ldr	r0, [r7, #12]
 8008bda:	f000 f82b 	bl	8008c34 <I2C_WaitOnFlagUntilTimeout>
 8008bde:	4603      	mov	r3, r0
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d00d      	beq.n	8008c00 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bf2:	d103      	bne.n	8008bfc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008bfa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008bfc:	2303      	movs	r3, #3
 8008bfe:	e013      	b.n	8008c28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008c00:	897b      	ldrh	r3, [r7, #10]
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	f043 0301 	orr.w	r3, r3, #1
 8008c08:	b2da      	uxtb	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c12:	6a3a      	ldr	r2, [r7, #32]
 8008c14:	4906      	ldr	r1, [pc, #24]	@ (8008c30 <I2C_RequestMemoryRead+0x1cc>)
 8008c16:	68f8      	ldr	r0, [r7, #12]
 8008c18:	f000 f886 	bl	8008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d001      	beq.n	8008c26 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e000      	b.n	8008c28 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3718      	adds	r7, #24
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}
 8008c30:	00010002 	.word	0x00010002

08008c34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	60f8      	str	r0, [r7, #12]
 8008c3c:	60b9      	str	r1, [r7, #8]
 8008c3e:	603b      	str	r3, [r7, #0]
 8008c40:	4613      	mov	r3, r2
 8008c42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008c44:	e048      	b.n	8008cd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c4c:	d044      	beq.n	8008cd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c4e:	f7fd f9ed 	bl	800602c <HAL_GetTick>
 8008c52:	4602      	mov	r2, r0
 8008c54:	69bb      	ldr	r3, [r7, #24]
 8008c56:	1ad3      	subs	r3, r2, r3
 8008c58:	683a      	ldr	r2, [r7, #0]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d302      	bcc.n	8008c64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d139      	bne.n	8008cd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	0c1b      	lsrs	r3, r3, #16
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d10d      	bne.n	8008c8a <I2C_WaitOnFlagUntilTimeout+0x56>
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	695b      	ldr	r3, [r3, #20]
 8008c74:	43da      	mvns	r2, r3
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	4013      	ands	r3, r2
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	bf0c      	ite	eq
 8008c80:	2301      	moveq	r3, #1
 8008c82:	2300      	movne	r3, #0
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	461a      	mov	r2, r3
 8008c88:	e00c      	b.n	8008ca4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	699b      	ldr	r3, [r3, #24]
 8008c90:	43da      	mvns	r2, r3
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	4013      	ands	r3, r2
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	bf0c      	ite	eq
 8008c9c:	2301      	moveq	r3, #1
 8008c9e:	2300      	movne	r3, #0
 8008ca0:	b2db      	uxtb	r3, r3
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	79fb      	ldrb	r3, [r7, #7]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d116      	bne.n	8008cd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2200      	movs	r2, #0
 8008cae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2220      	movs	r2, #32
 8008cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc4:	f043 0220 	orr.w	r2, r3, #32
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	e023      	b.n	8008d20 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	0c1b      	lsrs	r3, r3, #16
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d10d      	bne.n	8008cfe <I2C_WaitOnFlagUntilTimeout+0xca>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	695b      	ldr	r3, [r3, #20]
 8008ce8:	43da      	mvns	r2, r3
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	4013      	ands	r3, r2
 8008cee:	b29b      	uxth	r3, r3
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	bf0c      	ite	eq
 8008cf4:	2301      	moveq	r3, #1
 8008cf6:	2300      	movne	r3, #0
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	e00c      	b.n	8008d18 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	699b      	ldr	r3, [r3, #24]
 8008d04:	43da      	mvns	r2, r3
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	4013      	ands	r3, r2
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	bf0c      	ite	eq
 8008d10:	2301      	moveq	r3, #1
 8008d12:	2300      	movne	r3, #0
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	461a      	mov	r2, r3
 8008d18:	79fb      	ldrb	r3, [r7, #7]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d093      	beq.n	8008c46 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d1e:	2300      	movs	r3, #0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3710      	adds	r7, #16
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	60b9      	str	r1, [r7, #8]
 8008d32:	607a      	str	r2, [r7, #4]
 8008d34:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008d36:	e071      	b.n	8008e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	695b      	ldr	r3, [r3, #20]
 8008d3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d46:	d123      	bne.n	8008d90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d56:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008d60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2220      	movs	r2, #32
 8008d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2200      	movs	r2, #0
 8008d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d7c:	f043 0204 	orr.w	r2, r3, #4
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	e067      	b.n	8008e60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d96:	d041      	beq.n	8008e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d98:	f7fd f948 	bl	800602c <HAL_GetTick>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	1ad3      	subs	r3, r2, r3
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d302      	bcc.n	8008dae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d136      	bne.n	8008e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	0c1b      	lsrs	r3, r3, #16
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d10c      	bne.n	8008dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	695b      	ldr	r3, [r3, #20]
 8008dbe:	43da      	mvns	r2, r3
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	bf14      	ite	ne
 8008dca:	2301      	movne	r3, #1
 8008dcc:	2300      	moveq	r3, #0
 8008dce:	b2db      	uxtb	r3, r3
 8008dd0:	e00b      	b.n	8008dea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	699b      	ldr	r3, [r3, #24]
 8008dd8:	43da      	mvns	r2, r3
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	4013      	ands	r3, r2
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	bf14      	ite	ne
 8008de4:	2301      	movne	r3, #1
 8008de6:	2300      	moveq	r3, #0
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d016      	beq.n	8008e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2200      	movs	r2, #0
 8008df2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2220      	movs	r2, #32
 8008df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e08:	f043 0220 	orr.w	r2, r3, #32
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	e021      	b.n	8008e60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	0c1b      	lsrs	r3, r3, #16
 8008e20:	b2db      	uxtb	r3, r3
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d10c      	bne.n	8008e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	695b      	ldr	r3, [r3, #20]
 8008e2c:	43da      	mvns	r2, r3
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	4013      	ands	r3, r2
 8008e32:	b29b      	uxth	r3, r3
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	bf14      	ite	ne
 8008e38:	2301      	movne	r3, #1
 8008e3a:	2300      	moveq	r3, #0
 8008e3c:	b2db      	uxtb	r3, r3
 8008e3e:	e00b      	b.n	8008e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	43da      	mvns	r2, r3
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	4013      	ands	r3, r2
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	bf14      	ite	ne
 8008e52:	2301      	movne	r3, #1
 8008e54:	2300      	moveq	r3, #0
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	f47f af6d 	bne.w	8008d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3710      	adds	r7, #16
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008e74:	e034      	b.n	8008ee0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f000 f8e3 	bl	8009042 <I2C_IsAcknowledgeFailed>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d001      	beq.n	8008e86 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e034      	b.n	8008ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e8c:	d028      	beq.n	8008ee0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e8e:	f7fd f8cd 	bl	800602c <HAL_GetTick>
 8008e92:	4602      	mov	r2, r0
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	1ad3      	subs	r3, r2, r3
 8008e98:	68ba      	ldr	r2, [r7, #8]
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d302      	bcc.n	8008ea4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d11d      	bne.n	8008ee0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eae:	2b80      	cmp	r3, #128	@ 0x80
 8008eb0:	d016      	beq.n	8008ee0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ecc:	f043 0220 	orr.w	r2, r3, #32
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e007      	b.n	8008ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	695b      	ldr	r3, [r3, #20]
 8008ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eea:	2b80      	cmp	r3, #128	@ 0x80
 8008eec:	d1c3      	bne.n	8008e76 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008eee:	2300      	movs	r3, #0
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3710      	adds	r7, #16
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	60f8      	str	r0, [r7, #12]
 8008f00:	60b9      	str	r1, [r7, #8]
 8008f02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008f04:	e034      	b.n	8008f70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f000 f89b 	bl	8009042 <I2C_IsAcknowledgeFailed>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d001      	beq.n	8008f16 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	e034      	b.n	8008f80 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f1c:	d028      	beq.n	8008f70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f1e:	f7fd f885 	bl	800602c <HAL_GetTick>
 8008f22:	4602      	mov	r2, r0
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	1ad3      	subs	r3, r2, r3
 8008f28:	68ba      	ldr	r2, [r7, #8]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d302      	bcc.n	8008f34 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d11d      	bne.n	8008f70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	695b      	ldr	r3, [r3, #20]
 8008f3a:	f003 0304 	and.w	r3, r3, #4
 8008f3e:	2b04      	cmp	r3, #4
 8008f40:	d016      	beq.n	8008f70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2200      	movs	r2, #0
 8008f46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2220      	movs	r2, #32
 8008f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2200      	movs	r2, #0
 8008f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f5c:	f043 0220 	orr.w	r2, r3, #32
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2200      	movs	r2, #0
 8008f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e007      	b.n	8008f80 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	695b      	ldr	r3, [r3, #20]
 8008f76:	f003 0304 	and.w	r3, r3, #4
 8008f7a:	2b04      	cmp	r3, #4
 8008f7c:	d1c3      	bne.n	8008f06 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3710      	adds	r7, #16
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008f94:	e049      	b.n	800902a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	695b      	ldr	r3, [r3, #20]
 8008f9c:	f003 0310 	and.w	r3, r3, #16
 8008fa0:	2b10      	cmp	r3, #16
 8008fa2:	d119      	bne.n	8008fd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f06f 0210 	mvn.w	r2, #16
 8008fac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2220      	movs	r2, #32
 8008fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	e030      	b.n	800903a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fd8:	f7fd f828 	bl	800602c <HAL_GetTick>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	1ad3      	subs	r3, r2, r3
 8008fe2:	68ba      	ldr	r2, [r7, #8]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d302      	bcc.n	8008fee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d11d      	bne.n	800902a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	695b      	ldr	r3, [r3, #20]
 8008ff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ff8:	2b40      	cmp	r3, #64	@ 0x40
 8008ffa:	d016      	beq.n	800902a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2200      	movs	r2, #0
 8009000:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2220      	movs	r2, #32
 8009006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2200      	movs	r2, #0
 800900e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009016:	f043 0220 	orr.w	r2, r3, #32
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2200      	movs	r2, #0
 8009022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e007      	b.n	800903a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	695b      	ldr	r3, [r3, #20]
 8009030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009034:	2b40      	cmp	r3, #64	@ 0x40
 8009036:	d1ae      	bne.n	8008f96 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	4618      	mov	r0, r3
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009042:	b480      	push	{r7}
 8009044:	b083      	sub	sp, #12
 8009046:	af00      	add	r7, sp, #0
 8009048:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	695b      	ldr	r3, [r3, #20]
 8009050:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009058:	d11b      	bne.n	8009092 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009062:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2200      	movs	r2, #0
 8009068:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2220      	movs	r2, #32
 800906e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800907e:	f043 0204 	orr.w	r2, r3, #4
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2200      	movs	r2, #0
 800908a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800908e:	2301      	movs	r3, #1
 8009090:	e000      	b.n	8009094 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d101      	bne.n	80090b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80090b0:	2301      	movs	r3, #1
 80090b2:	e0cc      	b.n	800924e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80090b4:	4b68      	ldr	r3, [pc, #416]	@ (8009258 <HAL_RCC_ClockConfig+0x1b8>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f003 030f 	and.w	r3, r3, #15
 80090bc:	683a      	ldr	r2, [r7, #0]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d90c      	bls.n	80090dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090c2:	4b65      	ldr	r3, [pc, #404]	@ (8009258 <HAL_RCC_ClockConfig+0x1b8>)
 80090c4:	683a      	ldr	r2, [r7, #0]
 80090c6:	b2d2      	uxtb	r2, r2
 80090c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80090ca:	4b63      	ldr	r3, [pc, #396]	@ (8009258 <HAL_RCC_ClockConfig+0x1b8>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f003 030f 	and.w	r3, r3, #15
 80090d2:	683a      	ldr	r2, [r7, #0]
 80090d4:	429a      	cmp	r2, r3
 80090d6:	d001      	beq.n	80090dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80090d8:	2301      	movs	r3, #1
 80090da:	e0b8      	b.n	800924e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f003 0302 	and.w	r3, r3, #2
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d020      	beq.n	800912a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f003 0304 	and.w	r3, r3, #4
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d005      	beq.n	8009100 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80090f4:	4b59      	ldr	r3, [pc, #356]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	4a58      	ldr	r2, [pc, #352]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 80090fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80090fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 0308 	and.w	r3, r3, #8
 8009108:	2b00      	cmp	r3, #0
 800910a:	d005      	beq.n	8009118 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800910c:	4b53      	ldr	r3, [pc, #332]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	4a52      	ldr	r2, [pc, #328]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009112:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009116:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009118:	4b50      	ldr	r3, [pc, #320]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	494d      	ldr	r1, [pc, #308]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009126:	4313      	orrs	r3, r2
 8009128:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f003 0301 	and.w	r3, r3, #1
 8009132:	2b00      	cmp	r3, #0
 8009134:	d044      	beq.n	80091c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	2b01      	cmp	r3, #1
 800913c:	d107      	bne.n	800914e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800913e:	4b47      	ldr	r3, [pc, #284]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009146:	2b00      	cmp	r3, #0
 8009148:	d119      	bne.n	800917e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	e07f      	b.n	800924e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	2b02      	cmp	r3, #2
 8009154:	d003      	beq.n	800915e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800915a:	2b03      	cmp	r3, #3
 800915c:	d107      	bne.n	800916e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800915e:	4b3f      	ldr	r3, [pc, #252]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009166:	2b00      	cmp	r3, #0
 8009168:	d109      	bne.n	800917e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	e06f      	b.n	800924e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800916e:	4b3b      	ldr	r3, [pc, #236]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f003 0302 	and.w	r3, r3, #2
 8009176:	2b00      	cmp	r3, #0
 8009178:	d101      	bne.n	800917e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800917a:	2301      	movs	r3, #1
 800917c:	e067      	b.n	800924e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800917e:	4b37      	ldr	r3, [pc, #220]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	f023 0203 	bic.w	r2, r3, #3
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	4934      	ldr	r1, [pc, #208]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 800918c:	4313      	orrs	r3, r2
 800918e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009190:	f7fc ff4c 	bl	800602c <HAL_GetTick>
 8009194:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009196:	e00a      	b.n	80091ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009198:	f7fc ff48 	bl	800602c <HAL_GetTick>
 800919c:	4602      	mov	r2, r0
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	1ad3      	subs	r3, r2, r3
 80091a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d901      	bls.n	80091ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80091aa:	2303      	movs	r3, #3
 80091ac:	e04f      	b.n	800924e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091ae:	4b2b      	ldr	r3, [pc, #172]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	f003 020c 	and.w	r2, r3, #12
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	429a      	cmp	r2, r3
 80091be:	d1eb      	bne.n	8009198 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80091c0:	4b25      	ldr	r3, [pc, #148]	@ (8009258 <HAL_RCC_ClockConfig+0x1b8>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f003 030f 	and.w	r3, r3, #15
 80091c8:	683a      	ldr	r2, [r7, #0]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	d20c      	bcs.n	80091e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091ce:	4b22      	ldr	r3, [pc, #136]	@ (8009258 <HAL_RCC_ClockConfig+0x1b8>)
 80091d0:	683a      	ldr	r2, [r7, #0]
 80091d2:	b2d2      	uxtb	r2, r2
 80091d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80091d6:	4b20      	ldr	r3, [pc, #128]	@ (8009258 <HAL_RCC_ClockConfig+0x1b8>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f003 030f 	and.w	r3, r3, #15
 80091de:	683a      	ldr	r2, [r7, #0]
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d001      	beq.n	80091e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80091e4:	2301      	movs	r3, #1
 80091e6:	e032      	b.n	800924e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 0304 	and.w	r3, r3, #4
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d008      	beq.n	8009206 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80091f4:	4b19      	ldr	r3, [pc, #100]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	68db      	ldr	r3, [r3, #12]
 8009200:	4916      	ldr	r1, [pc, #88]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009202:	4313      	orrs	r3, r2
 8009204:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f003 0308 	and.w	r3, r3, #8
 800920e:	2b00      	cmp	r3, #0
 8009210:	d009      	beq.n	8009226 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009212:	4b12      	ldr	r3, [pc, #72]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	691b      	ldr	r3, [r3, #16]
 800921e:	00db      	lsls	r3, r3, #3
 8009220:	490e      	ldr	r1, [pc, #56]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 8009222:	4313      	orrs	r3, r2
 8009224:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009226:	f000 f855 	bl	80092d4 <HAL_RCC_GetSysClockFreq>
 800922a:	4602      	mov	r2, r0
 800922c:	4b0b      	ldr	r3, [pc, #44]	@ (800925c <HAL_RCC_ClockConfig+0x1bc>)
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	091b      	lsrs	r3, r3, #4
 8009232:	f003 030f 	and.w	r3, r3, #15
 8009236:	490a      	ldr	r1, [pc, #40]	@ (8009260 <HAL_RCC_ClockConfig+0x1c0>)
 8009238:	5ccb      	ldrb	r3, [r1, r3]
 800923a:	fa22 f303 	lsr.w	r3, r2, r3
 800923e:	4a09      	ldr	r2, [pc, #36]	@ (8009264 <HAL_RCC_ClockConfig+0x1c4>)
 8009240:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009242:	4b09      	ldr	r3, [pc, #36]	@ (8009268 <HAL_RCC_ClockConfig+0x1c8>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4618      	mov	r0, r3
 8009248:	f7fc feac 	bl	8005fa4 <HAL_InitTick>

  return HAL_OK;
 800924c:	2300      	movs	r3, #0
}
 800924e:	4618      	mov	r0, r3
 8009250:	3710      	adds	r7, #16
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}
 8009256:	bf00      	nop
 8009258:	40023c00 	.word	0x40023c00
 800925c:	40023800 	.word	0x40023800
 8009260:	0800f940 	.word	0x0800f940
 8009264:	20000004 	.word	0x20000004
 8009268:	20000008 	.word	0x20000008

0800926c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800926c:	b480      	push	{r7}
 800926e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009270:	4b03      	ldr	r3, [pc, #12]	@ (8009280 <HAL_RCC_GetHCLKFreq+0x14>)
 8009272:	681b      	ldr	r3, [r3, #0]
}
 8009274:	4618      	mov	r0, r3
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr
 800927e:	bf00      	nop
 8009280:	20000004 	.word	0x20000004

08009284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009288:	f7ff fff0 	bl	800926c <HAL_RCC_GetHCLKFreq>
 800928c:	4602      	mov	r2, r0
 800928e:	4b05      	ldr	r3, [pc, #20]	@ (80092a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	0a9b      	lsrs	r3, r3, #10
 8009294:	f003 0307 	and.w	r3, r3, #7
 8009298:	4903      	ldr	r1, [pc, #12]	@ (80092a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800929a:	5ccb      	ldrb	r3, [r1, r3]
 800929c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	bd80      	pop	{r7, pc}
 80092a4:	40023800 	.word	0x40023800
 80092a8:	0800f950 	.word	0x0800f950

080092ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80092b0:	f7ff ffdc 	bl	800926c <HAL_RCC_GetHCLKFreq>
 80092b4:	4602      	mov	r2, r0
 80092b6:	4b05      	ldr	r3, [pc, #20]	@ (80092cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	0b5b      	lsrs	r3, r3, #13
 80092bc:	f003 0307 	and.w	r3, r3, #7
 80092c0:	4903      	ldr	r1, [pc, #12]	@ (80092d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80092c2:	5ccb      	ldrb	r3, [r1, r3]
 80092c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	bd80      	pop	{r7, pc}
 80092cc:	40023800 	.word	0x40023800
 80092d0:	0800f950 	.word	0x0800f950

080092d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80092d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092d8:	b0ae      	sub	sp, #184	@ 0xb8
 80092da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80092dc:	2300      	movs	r3, #0
 80092de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80092e2:	2300      	movs	r3, #0
 80092e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80092e8:	2300      	movs	r3, #0
 80092ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80092ee:	2300      	movs	r3, #0
 80092f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80092f4:	2300      	movs	r3, #0
 80092f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80092fa:	4bcb      	ldr	r3, [pc, #812]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 80092fc:	689b      	ldr	r3, [r3, #8]
 80092fe:	f003 030c 	and.w	r3, r3, #12
 8009302:	2b0c      	cmp	r3, #12
 8009304:	f200 8206 	bhi.w	8009714 <HAL_RCC_GetSysClockFreq+0x440>
 8009308:	a201      	add	r2, pc, #4	@ (adr r2, 8009310 <HAL_RCC_GetSysClockFreq+0x3c>)
 800930a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800930e:	bf00      	nop
 8009310:	08009345 	.word	0x08009345
 8009314:	08009715 	.word	0x08009715
 8009318:	08009715 	.word	0x08009715
 800931c:	08009715 	.word	0x08009715
 8009320:	0800934d 	.word	0x0800934d
 8009324:	08009715 	.word	0x08009715
 8009328:	08009715 	.word	0x08009715
 800932c:	08009715 	.word	0x08009715
 8009330:	08009355 	.word	0x08009355
 8009334:	08009715 	.word	0x08009715
 8009338:	08009715 	.word	0x08009715
 800933c:	08009715 	.word	0x08009715
 8009340:	08009545 	.word	0x08009545
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009344:	4bb9      	ldr	r3, [pc, #740]	@ (800962c <HAL_RCC_GetSysClockFreq+0x358>)
 8009346:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800934a:	e1e7      	b.n	800971c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800934c:	4bb8      	ldr	r3, [pc, #736]	@ (8009630 <HAL_RCC_GetSysClockFreq+0x35c>)
 800934e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009352:	e1e3      	b.n	800971c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009354:	4bb4      	ldr	r3, [pc, #720]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800935c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009360:	4bb1      	ldr	r3, [pc, #708]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009368:	2b00      	cmp	r3, #0
 800936a:	d071      	beq.n	8009450 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800936c:	4bae      	ldr	r3, [pc, #696]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	099b      	lsrs	r3, r3, #6
 8009372:	2200      	movs	r2, #0
 8009374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009378:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800937c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009384:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009388:	2300      	movs	r3, #0
 800938a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800938e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009392:	4622      	mov	r2, r4
 8009394:	462b      	mov	r3, r5
 8009396:	f04f 0000 	mov.w	r0, #0
 800939a:	f04f 0100 	mov.w	r1, #0
 800939e:	0159      	lsls	r1, r3, #5
 80093a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80093a4:	0150      	lsls	r0, r2, #5
 80093a6:	4602      	mov	r2, r0
 80093a8:	460b      	mov	r3, r1
 80093aa:	4621      	mov	r1, r4
 80093ac:	1a51      	subs	r1, r2, r1
 80093ae:	6439      	str	r1, [r7, #64]	@ 0x40
 80093b0:	4629      	mov	r1, r5
 80093b2:	eb63 0301 	sbc.w	r3, r3, r1
 80093b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80093b8:	f04f 0200 	mov.w	r2, #0
 80093bc:	f04f 0300 	mov.w	r3, #0
 80093c0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80093c4:	4649      	mov	r1, r9
 80093c6:	018b      	lsls	r3, r1, #6
 80093c8:	4641      	mov	r1, r8
 80093ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80093ce:	4641      	mov	r1, r8
 80093d0:	018a      	lsls	r2, r1, #6
 80093d2:	4641      	mov	r1, r8
 80093d4:	1a51      	subs	r1, r2, r1
 80093d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80093d8:	4649      	mov	r1, r9
 80093da:	eb63 0301 	sbc.w	r3, r3, r1
 80093de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093e0:	f04f 0200 	mov.w	r2, #0
 80093e4:	f04f 0300 	mov.w	r3, #0
 80093e8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80093ec:	4649      	mov	r1, r9
 80093ee:	00cb      	lsls	r3, r1, #3
 80093f0:	4641      	mov	r1, r8
 80093f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093f6:	4641      	mov	r1, r8
 80093f8:	00ca      	lsls	r2, r1, #3
 80093fa:	4610      	mov	r0, r2
 80093fc:	4619      	mov	r1, r3
 80093fe:	4603      	mov	r3, r0
 8009400:	4622      	mov	r2, r4
 8009402:	189b      	adds	r3, r3, r2
 8009404:	633b      	str	r3, [r7, #48]	@ 0x30
 8009406:	462b      	mov	r3, r5
 8009408:	460a      	mov	r2, r1
 800940a:	eb42 0303 	adc.w	r3, r2, r3
 800940e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800941c:	4629      	mov	r1, r5
 800941e:	024b      	lsls	r3, r1, #9
 8009420:	4621      	mov	r1, r4
 8009422:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009426:	4621      	mov	r1, r4
 8009428:	024a      	lsls	r2, r1, #9
 800942a:	4610      	mov	r0, r2
 800942c:	4619      	mov	r1, r3
 800942e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009432:	2200      	movs	r2, #0
 8009434:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009438:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800943c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8009440:	f7f7 fc8a 	bl	8000d58 <__aeabi_uldivmod>
 8009444:	4602      	mov	r2, r0
 8009446:	460b      	mov	r3, r1
 8009448:	4613      	mov	r3, r2
 800944a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800944e:	e067      	b.n	8009520 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009450:	4b75      	ldr	r3, [pc, #468]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	099b      	lsrs	r3, r3, #6
 8009456:	2200      	movs	r2, #0
 8009458:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800945c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8009460:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009468:	67bb      	str	r3, [r7, #120]	@ 0x78
 800946a:	2300      	movs	r3, #0
 800946c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800946e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8009472:	4622      	mov	r2, r4
 8009474:	462b      	mov	r3, r5
 8009476:	f04f 0000 	mov.w	r0, #0
 800947a:	f04f 0100 	mov.w	r1, #0
 800947e:	0159      	lsls	r1, r3, #5
 8009480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009484:	0150      	lsls	r0, r2, #5
 8009486:	4602      	mov	r2, r0
 8009488:	460b      	mov	r3, r1
 800948a:	4621      	mov	r1, r4
 800948c:	1a51      	subs	r1, r2, r1
 800948e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009490:	4629      	mov	r1, r5
 8009492:	eb63 0301 	sbc.w	r3, r3, r1
 8009496:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009498:	f04f 0200 	mov.w	r2, #0
 800949c:	f04f 0300 	mov.w	r3, #0
 80094a0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80094a4:	4649      	mov	r1, r9
 80094a6:	018b      	lsls	r3, r1, #6
 80094a8:	4641      	mov	r1, r8
 80094aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80094ae:	4641      	mov	r1, r8
 80094b0:	018a      	lsls	r2, r1, #6
 80094b2:	4641      	mov	r1, r8
 80094b4:	ebb2 0a01 	subs.w	sl, r2, r1
 80094b8:	4649      	mov	r1, r9
 80094ba:	eb63 0b01 	sbc.w	fp, r3, r1
 80094be:	f04f 0200 	mov.w	r2, #0
 80094c2:	f04f 0300 	mov.w	r3, #0
 80094c6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80094ca:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80094ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80094d2:	4692      	mov	sl, r2
 80094d4:	469b      	mov	fp, r3
 80094d6:	4623      	mov	r3, r4
 80094d8:	eb1a 0303 	adds.w	r3, sl, r3
 80094dc:	623b      	str	r3, [r7, #32]
 80094de:	462b      	mov	r3, r5
 80094e0:	eb4b 0303 	adc.w	r3, fp, r3
 80094e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80094e6:	f04f 0200 	mov.w	r2, #0
 80094ea:	f04f 0300 	mov.w	r3, #0
 80094ee:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80094f2:	4629      	mov	r1, r5
 80094f4:	028b      	lsls	r3, r1, #10
 80094f6:	4621      	mov	r1, r4
 80094f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80094fc:	4621      	mov	r1, r4
 80094fe:	028a      	lsls	r2, r1, #10
 8009500:	4610      	mov	r0, r2
 8009502:	4619      	mov	r1, r3
 8009504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009508:	2200      	movs	r2, #0
 800950a:	673b      	str	r3, [r7, #112]	@ 0x70
 800950c:	677a      	str	r2, [r7, #116]	@ 0x74
 800950e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8009512:	f7f7 fc21 	bl	8000d58 <__aeabi_uldivmod>
 8009516:	4602      	mov	r2, r0
 8009518:	460b      	mov	r3, r1
 800951a:	4613      	mov	r3, r2
 800951c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009520:	4b41      	ldr	r3, [pc, #260]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	0c1b      	lsrs	r3, r3, #16
 8009526:	f003 0303 	and.w	r3, r3, #3
 800952a:	3301      	adds	r3, #1
 800952c:	005b      	lsls	r3, r3, #1
 800952e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8009532:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009536:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800953a:	fbb2 f3f3 	udiv	r3, r2, r3
 800953e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009542:	e0eb      	b.n	800971c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009544:	4b38      	ldr	r3, [pc, #224]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800954c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009550:	4b35      	ldr	r3, [pc, #212]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009558:	2b00      	cmp	r3, #0
 800955a:	d06b      	beq.n	8009634 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800955c:	4b32      	ldr	r3, [pc, #200]	@ (8009628 <HAL_RCC_GetSysClockFreq+0x354>)
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	099b      	lsrs	r3, r3, #6
 8009562:	2200      	movs	r2, #0
 8009564:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009566:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009568:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800956a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800956e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009570:	2300      	movs	r3, #0
 8009572:	667b      	str	r3, [r7, #100]	@ 0x64
 8009574:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8009578:	4622      	mov	r2, r4
 800957a:	462b      	mov	r3, r5
 800957c:	f04f 0000 	mov.w	r0, #0
 8009580:	f04f 0100 	mov.w	r1, #0
 8009584:	0159      	lsls	r1, r3, #5
 8009586:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800958a:	0150      	lsls	r0, r2, #5
 800958c:	4602      	mov	r2, r0
 800958e:	460b      	mov	r3, r1
 8009590:	4621      	mov	r1, r4
 8009592:	1a51      	subs	r1, r2, r1
 8009594:	61b9      	str	r1, [r7, #24]
 8009596:	4629      	mov	r1, r5
 8009598:	eb63 0301 	sbc.w	r3, r3, r1
 800959c:	61fb      	str	r3, [r7, #28]
 800959e:	f04f 0200 	mov.w	r2, #0
 80095a2:	f04f 0300 	mov.w	r3, #0
 80095a6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80095aa:	4659      	mov	r1, fp
 80095ac:	018b      	lsls	r3, r1, #6
 80095ae:	4651      	mov	r1, sl
 80095b0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80095b4:	4651      	mov	r1, sl
 80095b6:	018a      	lsls	r2, r1, #6
 80095b8:	4651      	mov	r1, sl
 80095ba:	ebb2 0801 	subs.w	r8, r2, r1
 80095be:	4659      	mov	r1, fp
 80095c0:	eb63 0901 	sbc.w	r9, r3, r1
 80095c4:	f04f 0200 	mov.w	r2, #0
 80095c8:	f04f 0300 	mov.w	r3, #0
 80095cc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80095d0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80095d4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80095d8:	4690      	mov	r8, r2
 80095da:	4699      	mov	r9, r3
 80095dc:	4623      	mov	r3, r4
 80095de:	eb18 0303 	adds.w	r3, r8, r3
 80095e2:	613b      	str	r3, [r7, #16]
 80095e4:	462b      	mov	r3, r5
 80095e6:	eb49 0303 	adc.w	r3, r9, r3
 80095ea:	617b      	str	r3, [r7, #20]
 80095ec:	f04f 0200 	mov.w	r2, #0
 80095f0:	f04f 0300 	mov.w	r3, #0
 80095f4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80095f8:	4629      	mov	r1, r5
 80095fa:	024b      	lsls	r3, r1, #9
 80095fc:	4621      	mov	r1, r4
 80095fe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009602:	4621      	mov	r1, r4
 8009604:	024a      	lsls	r2, r1, #9
 8009606:	4610      	mov	r0, r2
 8009608:	4619      	mov	r1, r3
 800960a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800960e:	2200      	movs	r2, #0
 8009610:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009612:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8009614:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009618:	f7f7 fb9e 	bl	8000d58 <__aeabi_uldivmod>
 800961c:	4602      	mov	r2, r0
 800961e:	460b      	mov	r3, r1
 8009620:	4613      	mov	r3, r2
 8009622:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009626:	e065      	b.n	80096f4 <HAL_RCC_GetSysClockFreq+0x420>
 8009628:	40023800 	.word	0x40023800
 800962c:	00f42400 	.word	0x00f42400
 8009630:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009634:	4b3d      	ldr	r3, [pc, #244]	@ (800972c <HAL_RCC_GetSysClockFreq+0x458>)
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	099b      	lsrs	r3, r3, #6
 800963a:	2200      	movs	r2, #0
 800963c:	4618      	mov	r0, r3
 800963e:	4611      	mov	r1, r2
 8009640:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009644:	653b      	str	r3, [r7, #80]	@ 0x50
 8009646:	2300      	movs	r3, #0
 8009648:	657b      	str	r3, [r7, #84]	@ 0x54
 800964a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800964e:	4642      	mov	r2, r8
 8009650:	464b      	mov	r3, r9
 8009652:	f04f 0000 	mov.w	r0, #0
 8009656:	f04f 0100 	mov.w	r1, #0
 800965a:	0159      	lsls	r1, r3, #5
 800965c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009660:	0150      	lsls	r0, r2, #5
 8009662:	4602      	mov	r2, r0
 8009664:	460b      	mov	r3, r1
 8009666:	4641      	mov	r1, r8
 8009668:	1a51      	subs	r1, r2, r1
 800966a:	60b9      	str	r1, [r7, #8]
 800966c:	4649      	mov	r1, r9
 800966e:	eb63 0301 	sbc.w	r3, r3, r1
 8009672:	60fb      	str	r3, [r7, #12]
 8009674:	f04f 0200 	mov.w	r2, #0
 8009678:	f04f 0300 	mov.w	r3, #0
 800967c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8009680:	4659      	mov	r1, fp
 8009682:	018b      	lsls	r3, r1, #6
 8009684:	4651      	mov	r1, sl
 8009686:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800968a:	4651      	mov	r1, sl
 800968c:	018a      	lsls	r2, r1, #6
 800968e:	4651      	mov	r1, sl
 8009690:	1a54      	subs	r4, r2, r1
 8009692:	4659      	mov	r1, fp
 8009694:	eb63 0501 	sbc.w	r5, r3, r1
 8009698:	f04f 0200 	mov.w	r2, #0
 800969c:	f04f 0300 	mov.w	r3, #0
 80096a0:	00eb      	lsls	r3, r5, #3
 80096a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80096a6:	00e2      	lsls	r2, r4, #3
 80096a8:	4614      	mov	r4, r2
 80096aa:	461d      	mov	r5, r3
 80096ac:	4643      	mov	r3, r8
 80096ae:	18e3      	adds	r3, r4, r3
 80096b0:	603b      	str	r3, [r7, #0]
 80096b2:	464b      	mov	r3, r9
 80096b4:	eb45 0303 	adc.w	r3, r5, r3
 80096b8:	607b      	str	r3, [r7, #4]
 80096ba:	f04f 0200 	mov.w	r2, #0
 80096be:	f04f 0300 	mov.w	r3, #0
 80096c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80096c6:	4629      	mov	r1, r5
 80096c8:	028b      	lsls	r3, r1, #10
 80096ca:	4621      	mov	r1, r4
 80096cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80096d0:	4621      	mov	r1, r4
 80096d2:	028a      	lsls	r2, r1, #10
 80096d4:	4610      	mov	r0, r2
 80096d6:	4619      	mov	r1, r3
 80096d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096dc:	2200      	movs	r2, #0
 80096de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096e0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80096e2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80096e6:	f7f7 fb37 	bl	8000d58 <__aeabi_uldivmod>
 80096ea:	4602      	mov	r2, r0
 80096ec:	460b      	mov	r3, r1
 80096ee:	4613      	mov	r3, r2
 80096f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80096f4:	4b0d      	ldr	r3, [pc, #52]	@ (800972c <HAL_RCC_GetSysClockFreq+0x458>)
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	0f1b      	lsrs	r3, r3, #28
 80096fa:	f003 0307 	and.w	r3, r3, #7
 80096fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8009702:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009706:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800970a:	fbb2 f3f3 	udiv	r3, r2, r3
 800970e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009712:	e003      	b.n	800971c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009714:	4b06      	ldr	r3, [pc, #24]	@ (8009730 <HAL_RCC_GetSysClockFreq+0x45c>)
 8009716:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800971a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800971c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8009720:	4618      	mov	r0, r3
 8009722:	37b8      	adds	r7, #184	@ 0xb8
 8009724:	46bd      	mov	sp, r7
 8009726:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800972a:	bf00      	nop
 800972c:	40023800 	.word	0x40023800
 8009730:	00f42400 	.word	0x00f42400

08009734 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b086      	sub	sp, #24
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d101      	bne.n	8009746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e28d      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 0301 	and.w	r3, r3, #1
 800974e:	2b00      	cmp	r3, #0
 8009750:	f000 8083 	beq.w	800985a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009754:	4b94      	ldr	r3, [pc, #592]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	f003 030c 	and.w	r3, r3, #12
 800975c:	2b04      	cmp	r3, #4
 800975e:	d019      	beq.n	8009794 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009760:	4b91      	ldr	r3, [pc, #580]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009768:	2b08      	cmp	r3, #8
 800976a:	d106      	bne.n	800977a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800976c:	4b8e      	ldr	r3, [pc, #568]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009774:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009778:	d00c      	beq.n	8009794 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800977a:	4b8b      	ldr	r3, [pc, #556]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009782:	2b0c      	cmp	r3, #12
 8009784:	d112      	bne.n	80097ac <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009786:	4b88      	ldr	r3, [pc, #544]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800978e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009792:	d10b      	bne.n	80097ac <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009794:	4b84      	ldr	r3, [pc, #528]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800979c:	2b00      	cmp	r3, #0
 800979e:	d05b      	beq.n	8009858 <HAL_RCC_OscConfig+0x124>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d157      	bne.n	8009858 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	e25a      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097b4:	d106      	bne.n	80097c4 <HAL_RCC_OscConfig+0x90>
 80097b6:	4b7c      	ldr	r3, [pc, #496]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a7b      	ldr	r2, [pc, #492]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097c0:	6013      	str	r3, [r2, #0]
 80097c2:	e01d      	b.n	8009800 <HAL_RCC_OscConfig+0xcc>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80097cc:	d10c      	bne.n	80097e8 <HAL_RCC_OscConfig+0xb4>
 80097ce:	4b76      	ldr	r3, [pc, #472]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a75      	ldr	r2, [pc, #468]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80097d8:	6013      	str	r3, [r2, #0]
 80097da:	4b73      	ldr	r3, [pc, #460]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a72      	ldr	r2, [pc, #456]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097e4:	6013      	str	r3, [r2, #0]
 80097e6:	e00b      	b.n	8009800 <HAL_RCC_OscConfig+0xcc>
 80097e8:	4b6f      	ldr	r3, [pc, #444]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a6e      	ldr	r2, [pc, #440]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80097f2:	6013      	str	r3, [r2, #0]
 80097f4:	4b6c      	ldr	r3, [pc, #432]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4a6b      	ldr	r2, [pc, #428]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80097fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80097fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d013      	beq.n	8009830 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009808:	f7fc fc10 	bl	800602c <HAL_GetTick>
 800980c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800980e:	e008      	b.n	8009822 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009810:	f7fc fc0c 	bl	800602c <HAL_GetTick>
 8009814:	4602      	mov	r2, r0
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	1ad3      	subs	r3, r2, r3
 800981a:	2b64      	cmp	r3, #100	@ 0x64
 800981c:	d901      	bls.n	8009822 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800981e:	2303      	movs	r3, #3
 8009820:	e21f      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009822:	4b61      	ldr	r3, [pc, #388]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800982a:	2b00      	cmp	r3, #0
 800982c:	d0f0      	beq.n	8009810 <HAL_RCC_OscConfig+0xdc>
 800982e:	e014      	b.n	800985a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009830:	f7fc fbfc 	bl	800602c <HAL_GetTick>
 8009834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009836:	e008      	b.n	800984a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009838:	f7fc fbf8 	bl	800602c <HAL_GetTick>
 800983c:	4602      	mov	r2, r0
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	1ad3      	subs	r3, r2, r3
 8009842:	2b64      	cmp	r3, #100	@ 0x64
 8009844:	d901      	bls.n	800984a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8009846:	2303      	movs	r3, #3
 8009848:	e20b      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800984a:	4b57      	ldr	r3, [pc, #348]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009852:	2b00      	cmp	r3, #0
 8009854:	d1f0      	bne.n	8009838 <HAL_RCC_OscConfig+0x104>
 8009856:	e000      	b.n	800985a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f003 0302 	and.w	r3, r3, #2
 8009862:	2b00      	cmp	r3, #0
 8009864:	d06f      	beq.n	8009946 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009866:	4b50      	ldr	r3, [pc, #320]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	f003 030c 	and.w	r3, r3, #12
 800986e:	2b00      	cmp	r3, #0
 8009870:	d017      	beq.n	80098a2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009872:	4b4d      	ldr	r3, [pc, #308]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009874:	689b      	ldr	r3, [r3, #8]
 8009876:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800987a:	2b08      	cmp	r3, #8
 800987c:	d105      	bne.n	800988a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800987e:	4b4a      	ldr	r3, [pc, #296]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009886:	2b00      	cmp	r3, #0
 8009888:	d00b      	beq.n	80098a2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800988a:	4b47      	ldr	r3, [pc, #284]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 800988c:	689b      	ldr	r3, [r3, #8]
 800988e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009892:	2b0c      	cmp	r3, #12
 8009894:	d11c      	bne.n	80098d0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009896:	4b44      	ldr	r3, [pc, #272]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d116      	bne.n	80098d0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80098a2:	4b41      	ldr	r3, [pc, #260]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f003 0302 	and.w	r3, r3, #2
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d005      	beq.n	80098ba <HAL_RCC_OscConfig+0x186>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68db      	ldr	r3, [r3, #12]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d001      	beq.n	80098ba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e1d3      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80098ba:	4b3b      	ldr	r3, [pc, #236]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	691b      	ldr	r3, [r3, #16]
 80098c6:	00db      	lsls	r3, r3, #3
 80098c8:	4937      	ldr	r1, [pc, #220]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80098ca:	4313      	orrs	r3, r2
 80098cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80098ce:	e03a      	b.n	8009946 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d020      	beq.n	800991a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80098d8:	4b34      	ldr	r3, [pc, #208]	@ (80099ac <HAL_RCC_OscConfig+0x278>)
 80098da:	2201      	movs	r2, #1
 80098dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098de:	f7fc fba5 	bl	800602c <HAL_GetTick>
 80098e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80098e4:	e008      	b.n	80098f8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80098e6:	f7fc fba1 	bl	800602c <HAL_GetTick>
 80098ea:	4602      	mov	r2, r0
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	1ad3      	subs	r3, r2, r3
 80098f0:	2b02      	cmp	r3, #2
 80098f2:	d901      	bls.n	80098f8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80098f4:	2303      	movs	r3, #3
 80098f6:	e1b4      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80098f8:	4b2b      	ldr	r3, [pc, #172]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f003 0302 	and.w	r3, r3, #2
 8009900:	2b00      	cmp	r3, #0
 8009902:	d0f0      	beq.n	80098e6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009904:	4b28      	ldr	r3, [pc, #160]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	691b      	ldr	r3, [r3, #16]
 8009910:	00db      	lsls	r3, r3, #3
 8009912:	4925      	ldr	r1, [pc, #148]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 8009914:	4313      	orrs	r3, r2
 8009916:	600b      	str	r3, [r1, #0]
 8009918:	e015      	b.n	8009946 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800991a:	4b24      	ldr	r3, [pc, #144]	@ (80099ac <HAL_RCC_OscConfig+0x278>)
 800991c:	2200      	movs	r2, #0
 800991e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009920:	f7fc fb84 	bl	800602c <HAL_GetTick>
 8009924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009926:	e008      	b.n	800993a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009928:	f7fc fb80 	bl	800602c <HAL_GetTick>
 800992c:	4602      	mov	r2, r0
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	2b02      	cmp	r3, #2
 8009934:	d901      	bls.n	800993a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e193      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800993a:	4b1b      	ldr	r3, [pc, #108]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f003 0302 	and.w	r3, r3, #2
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1f0      	bne.n	8009928 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f003 0308 	and.w	r3, r3, #8
 800994e:	2b00      	cmp	r3, #0
 8009950:	d036      	beq.n	80099c0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	695b      	ldr	r3, [r3, #20]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d016      	beq.n	8009988 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800995a:	4b15      	ldr	r3, [pc, #84]	@ (80099b0 <HAL_RCC_OscConfig+0x27c>)
 800995c:	2201      	movs	r2, #1
 800995e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009960:	f7fc fb64 	bl	800602c <HAL_GetTick>
 8009964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009966:	e008      	b.n	800997a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009968:	f7fc fb60 	bl	800602c <HAL_GetTick>
 800996c:	4602      	mov	r2, r0
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	1ad3      	subs	r3, r2, r3
 8009972:	2b02      	cmp	r3, #2
 8009974:	d901      	bls.n	800997a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8009976:	2303      	movs	r3, #3
 8009978:	e173      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800997a:	4b0b      	ldr	r3, [pc, #44]	@ (80099a8 <HAL_RCC_OscConfig+0x274>)
 800997c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800997e:	f003 0302 	and.w	r3, r3, #2
 8009982:	2b00      	cmp	r3, #0
 8009984:	d0f0      	beq.n	8009968 <HAL_RCC_OscConfig+0x234>
 8009986:	e01b      	b.n	80099c0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009988:	4b09      	ldr	r3, [pc, #36]	@ (80099b0 <HAL_RCC_OscConfig+0x27c>)
 800998a:	2200      	movs	r2, #0
 800998c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800998e:	f7fc fb4d 	bl	800602c <HAL_GetTick>
 8009992:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009994:	e00e      	b.n	80099b4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009996:	f7fc fb49 	bl	800602c <HAL_GetTick>
 800999a:	4602      	mov	r2, r0
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	1ad3      	subs	r3, r2, r3
 80099a0:	2b02      	cmp	r3, #2
 80099a2:	d907      	bls.n	80099b4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80099a4:	2303      	movs	r3, #3
 80099a6:	e15c      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
 80099a8:	40023800 	.word	0x40023800
 80099ac:	42470000 	.word	0x42470000
 80099b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80099b4:	4b8a      	ldr	r3, [pc, #552]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 80099b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80099b8:	f003 0302 	and.w	r3, r3, #2
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d1ea      	bne.n	8009996 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f003 0304 	and.w	r3, r3, #4
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	f000 8097 	beq.w	8009afc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099ce:	2300      	movs	r3, #0
 80099d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80099d2:	4b83      	ldr	r3, [pc, #524]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 80099d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d10f      	bne.n	80099fe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099de:	2300      	movs	r3, #0
 80099e0:	60bb      	str	r3, [r7, #8]
 80099e2:	4b7f      	ldr	r3, [pc, #508]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 80099e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099e6:	4a7e      	ldr	r2, [pc, #504]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 80099e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80099ee:	4b7c      	ldr	r3, [pc, #496]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 80099f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80099f6:	60bb      	str	r3, [r7, #8]
 80099f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80099fa:	2301      	movs	r3, #1
 80099fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099fe:	4b79      	ldr	r3, [pc, #484]	@ (8009be4 <HAL_RCC_OscConfig+0x4b0>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d118      	bne.n	8009a3c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009a0a:	4b76      	ldr	r3, [pc, #472]	@ (8009be4 <HAL_RCC_OscConfig+0x4b0>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a75      	ldr	r2, [pc, #468]	@ (8009be4 <HAL_RCC_OscConfig+0x4b0>)
 8009a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009a16:	f7fc fb09 	bl	800602c <HAL_GetTick>
 8009a1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a1c:	e008      	b.n	8009a30 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a1e:	f7fc fb05 	bl	800602c <HAL_GetTick>
 8009a22:	4602      	mov	r2, r0
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	1ad3      	subs	r3, r2, r3
 8009a28:	2b02      	cmp	r3, #2
 8009a2a:	d901      	bls.n	8009a30 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009a2c:	2303      	movs	r3, #3
 8009a2e:	e118      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a30:	4b6c      	ldr	r3, [pc, #432]	@ (8009be4 <HAL_RCC_OscConfig+0x4b0>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d0f0      	beq.n	8009a1e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	689b      	ldr	r3, [r3, #8]
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	d106      	bne.n	8009a52 <HAL_RCC_OscConfig+0x31e>
 8009a44:	4b66      	ldr	r3, [pc, #408]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a48:	4a65      	ldr	r2, [pc, #404]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a4a:	f043 0301 	orr.w	r3, r3, #1
 8009a4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009a50:	e01c      	b.n	8009a8c <HAL_RCC_OscConfig+0x358>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	2b05      	cmp	r3, #5
 8009a58:	d10c      	bne.n	8009a74 <HAL_RCC_OscConfig+0x340>
 8009a5a:	4b61      	ldr	r3, [pc, #388]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a5e:	4a60      	ldr	r2, [pc, #384]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a60:	f043 0304 	orr.w	r3, r3, #4
 8009a64:	6713      	str	r3, [r2, #112]	@ 0x70
 8009a66:	4b5e      	ldr	r3, [pc, #376]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a6a:	4a5d      	ldr	r2, [pc, #372]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a6c:	f043 0301 	orr.w	r3, r3, #1
 8009a70:	6713      	str	r3, [r2, #112]	@ 0x70
 8009a72:	e00b      	b.n	8009a8c <HAL_RCC_OscConfig+0x358>
 8009a74:	4b5a      	ldr	r3, [pc, #360]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a78:	4a59      	ldr	r2, [pc, #356]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a7a:	f023 0301 	bic.w	r3, r3, #1
 8009a7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009a80:	4b57      	ldr	r3, [pc, #348]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a84:	4a56      	ldr	r2, [pc, #344]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009a86:	f023 0304 	bic.w	r3, r3, #4
 8009a8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	689b      	ldr	r3, [r3, #8]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d015      	beq.n	8009ac0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a94:	f7fc faca 	bl	800602c <HAL_GetTick>
 8009a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a9a:	e00a      	b.n	8009ab2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009a9c:	f7fc fac6 	bl	800602c <HAL_GetTick>
 8009aa0:	4602      	mov	r2, r0
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	1ad3      	subs	r3, r2, r3
 8009aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d901      	bls.n	8009ab2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8009aae:	2303      	movs	r3, #3
 8009ab0:	e0d7      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ab2:	4b4b      	ldr	r3, [pc, #300]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ab6:	f003 0302 	and.w	r3, r3, #2
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d0ee      	beq.n	8009a9c <HAL_RCC_OscConfig+0x368>
 8009abe:	e014      	b.n	8009aea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ac0:	f7fc fab4 	bl	800602c <HAL_GetTick>
 8009ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ac6:	e00a      	b.n	8009ade <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ac8:	f7fc fab0 	bl	800602c <HAL_GetTick>
 8009acc:	4602      	mov	r2, r0
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d901      	bls.n	8009ade <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8009ada:	2303      	movs	r3, #3
 8009adc:	e0c1      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ade:	4b40      	ldr	r3, [pc, #256]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ae2:	f003 0302 	and.w	r3, r3, #2
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d1ee      	bne.n	8009ac8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009aea:	7dfb      	ldrb	r3, [r7, #23]
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	d105      	bne.n	8009afc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009af0:	4b3b      	ldr	r3, [pc, #236]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af4:	4a3a      	ldr	r2, [pc, #232]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009af6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009afa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	699b      	ldr	r3, [r3, #24]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	f000 80ad 	beq.w	8009c60 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009b06:	4b36      	ldr	r3, [pc, #216]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	f003 030c 	and.w	r3, r3, #12
 8009b0e:	2b08      	cmp	r3, #8
 8009b10:	d060      	beq.n	8009bd4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	699b      	ldr	r3, [r3, #24]
 8009b16:	2b02      	cmp	r3, #2
 8009b18:	d145      	bne.n	8009ba6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b1a:	4b33      	ldr	r3, [pc, #204]	@ (8009be8 <HAL_RCC_OscConfig+0x4b4>)
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b20:	f7fc fa84 	bl	800602c <HAL_GetTick>
 8009b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b26:	e008      	b.n	8009b3a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b28:	f7fc fa80 	bl	800602c <HAL_GetTick>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	1ad3      	subs	r3, r2, r3
 8009b32:	2b02      	cmp	r3, #2
 8009b34:	d901      	bls.n	8009b3a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8009b36:	2303      	movs	r3, #3
 8009b38:	e093      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b3a:	4b29      	ldr	r3, [pc, #164]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d1f0      	bne.n	8009b28 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	69da      	ldr	r2, [r3, #28]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6a1b      	ldr	r3, [r3, #32]
 8009b4e:	431a      	orrs	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b54:	019b      	lsls	r3, r3, #6
 8009b56:	431a      	orrs	r2, r3
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b5c:	085b      	lsrs	r3, r3, #1
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	041b      	lsls	r3, r3, #16
 8009b62:	431a      	orrs	r2, r3
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b68:	061b      	lsls	r3, r3, #24
 8009b6a:	431a      	orrs	r2, r3
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b70:	071b      	lsls	r3, r3, #28
 8009b72:	491b      	ldr	r1, [pc, #108]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009b74:	4313      	orrs	r3, r2
 8009b76:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009b78:	4b1b      	ldr	r3, [pc, #108]	@ (8009be8 <HAL_RCC_OscConfig+0x4b4>)
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b7e:	f7fc fa55 	bl	800602c <HAL_GetTick>
 8009b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b84:	e008      	b.n	8009b98 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b86:	f7fc fa51 	bl	800602c <HAL_GetTick>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	1ad3      	subs	r3, r2, r3
 8009b90:	2b02      	cmp	r3, #2
 8009b92:	d901      	bls.n	8009b98 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009b94:	2303      	movs	r3, #3
 8009b96:	e064      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b98:	4b11      	ldr	r3, [pc, #68]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d0f0      	beq.n	8009b86 <HAL_RCC_OscConfig+0x452>
 8009ba4:	e05c      	b.n	8009c60 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ba6:	4b10      	ldr	r3, [pc, #64]	@ (8009be8 <HAL_RCC_OscConfig+0x4b4>)
 8009ba8:	2200      	movs	r2, #0
 8009baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bac:	f7fc fa3e 	bl	800602c <HAL_GetTick>
 8009bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009bb2:	e008      	b.n	8009bc6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009bb4:	f7fc fa3a 	bl	800602c <HAL_GetTick>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	1ad3      	subs	r3, r2, r3
 8009bbe:	2b02      	cmp	r3, #2
 8009bc0:	d901      	bls.n	8009bc6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8009bc2:	2303      	movs	r3, #3
 8009bc4:	e04d      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009bc6:	4b06      	ldr	r3, [pc, #24]	@ (8009be0 <HAL_RCC_OscConfig+0x4ac>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d1f0      	bne.n	8009bb4 <HAL_RCC_OscConfig+0x480>
 8009bd2:	e045      	b.n	8009c60 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d107      	bne.n	8009bec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	e040      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
 8009be0:	40023800 	.word	0x40023800
 8009be4:	40007000 	.word	0x40007000
 8009be8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009bec:	4b1f      	ldr	r3, [pc, #124]	@ (8009c6c <HAL_RCC_OscConfig+0x538>)
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	699b      	ldr	r3, [r3, #24]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d030      	beq.n	8009c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009c04:	429a      	cmp	r2, r3
 8009c06:	d129      	bne.n	8009c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d122      	bne.n	8009c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009c1c:	4013      	ands	r3, r2
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009c22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d119      	bne.n	8009c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c32:	085b      	lsrs	r3, r3, #1
 8009c34:	3b01      	subs	r3, #1
 8009c36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d10f      	bne.n	8009c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d107      	bne.n	8009c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c56:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d001      	beq.n	8009c60 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	e000      	b.n	8009c62 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009c60:	2300      	movs	r3, #0
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3718      	adds	r7, #24
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	40023800 	.word	0x40023800

08009c70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b082      	sub	sp, #8
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d101      	bne.n	8009c82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009c7e:	2301      	movs	r3, #1
 8009c80:	e07b      	b.n	8009d7a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d108      	bne.n	8009c9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c92:	d009      	beq.n	8009ca8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	61da      	str	r2, [r3, #28]
 8009c9a:	e005      	b.n	8009ca8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d106      	bne.n	8009cc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f7fb fdbc 	bl	8005840 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2202      	movs	r2, #2
 8009ccc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009cde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009cf0:	431a      	orrs	r2, r3
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	68db      	ldr	r3, [r3, #12]
 8009cf6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009cfa:	431a      	orrs	r2, r3
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	691b      	ldr	r3, [r3, #16]
 8009d00:	f003 0302 	and.w	r3, r3, #2
 8009d04:	431a      	orrs	r2, r3
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	695b      	ldr	r3, [r3, #20]
 8009d0a:	f003 0301 	and.w	r3, r3, #1
 8009d0e:	431a      	orrs	r2, r3
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	699b      	ldr	r3, [r3, #24]
 8009d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d18:	431a      	orrs	r2, r3
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	69db      	ldr	r3, [r3, #28]
 8009d1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d22:	431a      	orrs	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a1b      	ldr	r3, [r3, #32]
 8009d28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d2c:	ea42 0103 	orr.w	r1, r2, r3
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d34:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	430a      	orrs	r2, r1
 8009d3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	699b      	ldr	r3, [r3, #24]
 8009d44:	0c1b      	lsrs	r3, r3, #16
 8009d46:	f003 0104 	and.w	r1, r3, #4
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d4e:	f003 0210 	and.w	r2, r3, #16
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	430a      	orrs	r2, r1
 8009d58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	69da      	ldr	r2, [r3, #28]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2201      	movs	r2, #1
 8009d74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009d78:	2300      	movs	r3, #0
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3708      	adds	r7, #8
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}

08009d82 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009d82:	b580      	push	{r7, lr}
 8009d84:	b082      	sub	sp, #8
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d101      	bne.n	8009d94 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	e041      	b.n	8009e18 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d106      	bne.n	8009dae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f7fb fd91 	bl	80058d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2202      	movs	r2, #2
 8009db2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	3304      	adds	r3, #4
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	4610      	mov	r0, r2
 8009dc2:	f000 fa7d 	bl	800a2c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2201      	movs	r2, #1
 8009dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2201      	movs	r2, #1
 8009df2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2201      	movs	r2, #1
 8009dfa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2201      	movs	r2, #1
 8009e02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2201      	movs	r2, #1
 8009e0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2201      	movs	r2, #1
 8009e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e16:	2300      	movs	r3, #0
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3708      	adds	r7, #8
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b085      	sub	sp, #20
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	d001      	beq.n	8009e38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009e34:	2301      	movs	r3, #1
 8009e36:	e04e      	b.n	8009ed6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2202      	movs	r2, #2
 8009e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	68da      	ldr	r2, [r3, #12]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f042 0201 	orr.w	r2, r2, #1
 8009e4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a23      	ldr	r2, [pc, #140]	@ (8009ee4 <HAL_TIM_Base_Start_IT+0xc4>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d022      	beq.n	8009ea0 <HAL_TIM_Base_Start_IT+0x80>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e62:	d01d      	beq.n	8009ea0 <HAL_TIM_Base_Start_IT+0x80>
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a1f      	ldr	r2, [pc, #124]	@ (8009ee8 <HAL_TIM_Base_Start_IT+0xc8>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d018      	beq.n	8009ea0 <HAL_TIM_Base_Start_IT+0x80>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4a1e      	ldr	r2, [pc, #120]	@ (8009eec <HAL_TIM_Base_Start_IT+0xcc>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d013      	beq.n	8009ea0 <HAL_TIM_Base_Start_IT+0x80>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a1c      	ldr	r2, [pc, #112]	@ (8009ef0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d00e      	beq.n	8009ea0 <HAL_TIM_Base_Start_IT+0x80>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a1b      	ldr	r2, [pc, #108]	@ (8009ef4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d009      	beq.n	8009ea0 <HAL_TIM_Base_Start_IT+0x80>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a19      	ldr	r2, [pc, #100]	@ (8009ef8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d004      	beq.n	8009ea0 <HAL_TIM_Base_Start_IT+0x80>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	4a18      	ldr	r2, [pc, #96]	@ (8009efc <HAL_TIM_Base_Start_IT+0xdc>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d111      	bne.n	8009ec4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f003 0307 	and.w	r3, r3, #7
 8009eaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2b06      	cmp	r3, #6
 8009eb0:	d010      	beq.n	8009ed4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f042 0201 	orr.w	r2, r2, #1
 8009ec0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ec2:	e007      	b.n	8009ed4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f042 0201 	orr.w	r2, r2, #1
 8009ed2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009ed4:	2300      	movs	r3, #0
}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3714      	adds	r7, #20
 8009eda:	46bd      	mov	sp, r7
 8009edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee0:	4770      	bx	lr
 8009ee2:	bf00      	nop
 8009ee4:	40010000 	.word	0x40010000
 8009ee8:	40000400 	.word	0x40000400
 8009eec:	40000800 	.word	0x40000800
 8009ef0:	40000c00 	.word	0x40000c00
 8009ef4:	40010400 	.word	0x40010400
 8009ef8:	40014000 	.word	0x40014000
 8009efc:	40001800 	.word	0x40001800

08009f00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b084      	sub	sp, #16
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	f003 0302 	and.w	r3, r3, #2
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d020      	beq.n	8009f64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	f003 0302 	and.w	r3, r3, #2
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d01b      	beq.n	8009f64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f06f 0202 	mvn.w	r2, #2
 8009f34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2201      	movs	r2, #1
 8009f3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	699b      	ldr	r3, [r3, #24]
 8009f42:	f003 0303 	and.w	r3, r3, #3
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d003      	beq.n	8009f52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f000 f999 	bl	800a282 <HAL_TIM_IC_CaptureCallback>
 8009f50:	e005      	b.n	8009f5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 f98b 	bl	800a26e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 f99c 	bl	800a296 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2200      	movs	r2, #0
 8009f62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	f003 0304 	and.w	r3, r3, #4
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d020      	beq.n	8009fb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	f003 0304 	and.w	r3, r3, #4
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d01b      	beq.n	8009fb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f06f 0204 	mvn.w	r2, #4
 8009f80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2202      	movs	r2, #2
 8009f86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	699b      	ldr	r3, [r3, #24]
 8009f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d003      	beq.n	8009f9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 f973 	bl	800a282 <HAL_TIM_IC_CaptureCallback>
 8009f9c:	e005      	b.n	8009faa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f965 	bl	800a26e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 f976 	bl	800a296 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2200      	movs	r2, #0
 8009fae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	f003 0308 	and.w	r3, r3, #8
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d020      	beq.n	8009ffc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f003 0308 	and.w	r3, r3, #8
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d01b      	beq.n	8009ffc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f06f 0208 	mvn.w	r2, #8
 8009fcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2204      	movs	r2, #4
 8009fd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	69db      	ldr	r3, [r3, #28]
 8009fda:	f003 0303 	and.w	r3, r3, #3
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d003      	beq.n	8009fea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f000 f94d 	bl	800a282 <HAL_TIM_IC_CaptureCallback>
 8009fe8:	e005      	b.n	8009ff6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f000 f93f 	bl	800a26e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 f950 	bl	800a296 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	f003 0310 	and.w	r3, r3, #16
 800a002:	2b00      	cmp	r3, #0
 800a004:	d020      	beq.n	800a048 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	f003 0310 	and.w	r3, r3, #16
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d01b      	beq.n	800a048 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f06f 0210 	mvn.w	r2, #16
 800a018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2208      	movs	r2, #8
 800a01e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	69db      	ldr	r3, [r3, #28]
 800a026:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d003      	beq.n	800a036 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f000 f927 	bl	800a282 <HAL_TIM_IC_CaptureCallback>
 800a034:	e005      	b.n	800a042 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 f919 	bl	800a26e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 f92a 	bl	800a296 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2200      	movs	r2, #0
 800a046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	f003 0301 	and.w	r3, r3, #1
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d00c      	beq.n	800a06c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f003 0301 	and.w	r3, r3, #1
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d007      	beq.n	800a06c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f06f 0201 	mvn.w	r2, #1
 800a064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f7fa fb70 	bl	800474c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00c      	beq.n	800a090 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d007      	beq.n	800a090 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 fae4 	bl	800a658 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a096:	2b00      	cmp	r3, #0
 800a098:	d00c      	beq.n	800a0b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d007      	beq.n	800a0b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a0ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 f8fb 	bl	800a2aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	f003 0320 	and.w	r3, r3, #32
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00c      	beq.n	800a0d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f003 0320 	and.w	r3, r3, #32
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d007      	beq.n	800a0d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f06f 0220 	mvn.w	r2, #32
 800a0d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f000 fab6 	bl	800a644 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a0d8:	bf00      	nop
 800a0da:	3710      	adds	r7, #16
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b084      	sub	sp, #16
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a0f4:	2b01      	cmp	r3, #1
 800a0f6:	d101      	bne.n	800a0fc <HAL_TIM_ConfigClockSource+0x1c>
 800a0f8:	2302      	movs	r3, #2
 800a0fa:	e0b4      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x186>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2201      	movs	r2, #1
 800a100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2202      	movs	r2, #2
 800a108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	689b      	ldr	r3, [r3, #8]
 800a112:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a11a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a122:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	68ba      	ldr	r2, [r7, #8]
 800a12a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a134:	d03e      	beq.n	800a1b4 <HAL_TIM_ConfigClockSource+0xd4>
 800a136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a13a:	f200 8087 	bhi.w	800a24c <HAL_TIM_ConfigClockSource+0x16c>
 800a13e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a142:	f000 8086 	beq.w	800a252 <HAL_TIM_ConfigClockSource+0x172>
 800a146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a14a:	d87f      	bhi.n	800a24c <HAL_TIM_ConfigClockSource+0x16c>
 800a14c:	2b70      	cmp	r3, #112	@ 0x70
 800a14e:	d01a      	beq.n	800a186 <HAL_TIM_ConfigClockSource+0xa6>
 800a150:	2b70      	cmp	r3, #112	@ 0x70
 800a152:	d87b      	bhi.n	800a24c <HAL_TIM_ConfigClockSource+0x16c>
 800a154:	2b60      	cmp	r3, #96	@ 0x60
 800a156:	d050      	beq.n	800a1fa <HAL_TIM_ConfigClockSource+0x11a>
 800a158:	2b60      	cmp	r3, #96	@ 0x60
 800a15a:	d877      	bhi.n	800a24c <HAL_TIM_ConfigClockSource+0x16c>
 800a15c:	2b50      	cmp	r3, #80	@ 0x50
 800a15e:	d03c      	beq.n	800a1da <HAL_TIM_ConfigClockSource+0xfa>
 800a160:	2b50      	cmp	r3, #80	@ 0x50
 800a162:	d873      	bhi.n	800a24c <HAL_TIM_ConfigClockSource+0x16c>
 800a164:	2b40      	cmp	r3, #64	@ 0x40
 800a166:	d058      	beq.n	800a21a <HAL_TIM_ConfigClockSource+0x13a>
 800a168:	2b40      	cmp	r3, #64	@ 0x40
 800a16a:	d86f      	bhi.n	800a24c <HAL_TIM_ConfigClockSource+0x16c>
 800a16c:	2b30      	cmp	r3, #48	@ 0x30
 800a16e:	d064      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0x15a>
 800a170:	2b30      	cmp	r3, #48	@ 0x30
 800a172:	d86b      	bhi.n	800a24c <HAL_TIM_ConfigClockSource+0x16c>
 800a174:	2b20      	cmp	r3, #32
 800a176:	d060      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0x15a>
 800a178:	2b20      	cmp	r3, #32
 800a17a:	d867      	bhi.n	800a24c <HAL_TIM_ConfigClockSource+0x16c>
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d05c      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0x15a>
 800a180:	2b10      	cmp	r3, #16
 800a182:	d05a      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0x15a>
 800a184:	e062      	b.n	800a24c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a196:	f000 f9b9 	bl	800a50c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a1a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	68ba      	ldr	r2, [r7, #8]
 800a1b0:	609a      	str	r2, [r3, #8]
      break;
 800a1b2:	e04f      	b.n	800a254 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a1c4:	f000 f9a2 	bl	800a50c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	689a      	ldr	r2, [r3, #8]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a1d6:	609a      	str	r2, [r3, #8]
      break;
 800a1d8:	e03c      	b.n	800a254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	f000 f916 	bl	800a418 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2150      	movs	r1, #80	@ 0x50
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f000 f96f 	bl	800a4d6 <TIM_ITRx_SetConfig>
      break;
 800a1f8:	e02c      	b.n	800a254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a206:	461a      	mov	r2, r3
 800a208:	f000 f935 	bl	800a476 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	2160      	movs	r1, #96	@ 0x60
 800a212:	4618      	mov	r0, r3
 800a214:	f000 f95f 	bl	800a4d6 <TIM_ITRx_SetConfig>
      break;
 800a218:	e01c      	b.n	800a254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a226:	461a      	mov	r2, r3
 800a228:	f000 f8f6 	bl	800a418 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	2140      	movs	r1, #64	@ 0x40
 800a232:	4618      	mov	r0, r3
 800a234:	f000 f94f 	bl	800a4d6 <TIM_ITRx_SetConfig>
      break;
 800a238:	e00c      	b.n	800a254 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4619      	mov	r1, r3
 800a244:	4610      	mov	r0, r2
 800a246:	f000 f946 	bl	800a4d6 <TIM_ITRx_SetConfig>
      break;
 800a24a:	e003      	b.n	800a254 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	73fb      	strb	r3, [r7, #15]
      break;
 800a250:	e000      	b.n	800a254 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a252:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2201      	movs	r2, #1
 800a258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a264:	7bfb      	ldrb	r3, [r7, #15]
}
 800a266:	4618      	mov	r0, r3
 800a268:	3710      	adds	r7, #16
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}

0800a26e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a26e:	b480      	push	{r7}
 800a270:	b083      	sub	sp, #12
 800a272:	af00      	add	r7, sp, #0
 800a274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a276:	bf00      	nop
 800a278:	370c      	adds	r7, #12
 800a27a:	46bd      	mov	sp, r7
 800a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a280:	4770      	bx	lr

0800a282 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a282:	b480      	push	{r7}
 800a284:	b083      	sub	sp, #12
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a28a:	bf00      	nop
 800a28c:	370c      	adds	r7, #12
 800a28e:	46bd      	mov	sp, r7
 800a290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a294:	4770      	bx	lr

0800a296 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a296:	b480      	push	{r7}
 800a298:	b083      	sub	sp, #12
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a29e:	bf00      	nop
 800a2a0:	370c      	adds	r7, #12
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a8:	4770      	bx	lr

0800a2aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a2aa:	b480      	push	{r7}
 800a2ac:	b083      	sub	sp, #12
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a2b2:	bf00      	nop
 800a2b4:	370c      	adds	r7, #12
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
	...

0800a2c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	4a46      	ldr	r2, [pc, #280]	@ (800a3ec <TIM_Base_SetConfig+0x12c>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d013      	beq.n	800a300 <TIM_Base_SetConfig+0x40>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2de:	d00f      	beq.n	800a300 <TIM_Base_SetConfig+0x40>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	4a43      	ldr	r2, [pc, #268]	@ (800a3f0 <TIM_Base_SetConfig+0x130>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d00b      	beq.n	800a300 <TIM_Base_SetConfig+0x40>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	4a42      	ldr	r2, [pc, #264]	@ (800a3f4 <TIM_Base_SetConfig+0x134>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d007      	beq.n	800a300 <TIM_Base_SetConfig+0x40>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	4a41      	ldr	r2, [pc, #260]	@ (800a3f8 <TIM_Base_SetConfig+0x138>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d003      	beq.n	800a300 <TIM_Base_SetConfig+0x40>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	4a40      	ldr	r2, [pc, #256]	@ (800a3fc <TIM_Base_SetConfig+0x13c>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d108      	bne.n	800a312 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a306:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	4313      	orrs	r3, r2
 800a310:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	4a35      	ldr	r2, [pc, #212]	@ (800a3ec <TIM_Base_SetConfig+0x12c>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d02b      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a320:	d027      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	4a32      	ldr	r2, [pc, #200]	@ (800a3f0 <TIM_Base_SetConfig+0x130>)
 800a326:	4293      	cmp	r3, r2
 800a328:	d023      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	4a31      	ldr	r2, [pc, #196]	@ (800a3f4 <TIM_Base_SetConfig+0x134>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d01f      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	4a30      	ldr	r2, [pc, #192]	@ (800a3f8 <TIM_Base_SetConfig+0x138>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d01b      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	4a2f      	ldr	r2, [pc, #188]	@ (800a3fc <TIM_Base_SetConfig+0x13c>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d017      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	4a2e      	ldr	r2, [pc, #184]	@ (800a400 <TIM_Base_SetConfig+0x140>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d013      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	4a2d      	ldr	r2, [pc, #180]	@ (800a404 <TIM_Base_SetConfig+0x144>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d00f      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	4a2c      	ldr	r2, [pc, #176]	@ (800a408 <TIM_Base_SetConfig+0x148>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d00b      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a2b      	ldr	r2, [pc, #172]	@ (800a40c <TIM_Base_SetConfig+0x14c>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d007      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	4a2a      	ldr	r2, [pc, #168]	@ (800a410 <TIM_Base_SetConfig+0x150>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d003      	beq.n	800a372 <TIM_Base_SetConfig+0xb2>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4a29      	ldr	r2, [pc, #164]	@ (800a414 <TIM_Base_SetConfig+0x154>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d108      	bne.n	800a384 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	68db      	ldr	r3, [r3, #12]
 800a37e:	68fa      	ldr	r2, [r7, #12]
 800a380:	4313      	orrs	r3, r2
 800a382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	695b      	ldr	r3, [r3, #20]
 800a38e:	4313      	orrs	r3, r2
 800a390:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	68fa      	ldr	r2, [r7, #12]
 800a396:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	689a      	ldr	r2, [r3, #8]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	681a      	ldr	r2, [r3, #0]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	4a10      	ldr	r2, [pc, #64]	@ (800a3ec <TIM_Base_SetConfig+0x12c>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d003      	beq.n	800a3b8 <TIM_Base_SetConfig+0xf8>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	4a12      	ldr	r2, [pc, #72]	@ (800a3fc <TIM_Base_SetConfig+0x13c>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d103      	bne.n	800a3c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	691a      	ldr	r2, [r3, #16]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	691b      	ldr	r3, [r3, #16]
 800a3ca:	f003 0301 	and.w	r3, r3, #1
 800a3ce:	2b01      	cmp	r3, #1
 800a3d0:	d105      	bne.n	800a3de <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	691b      	ldr	r3, [r3, #16]
 800a3d6:	f023 0201 	bic.w	r2, r3, #1
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	611a      	str	r2, [r3, #16]
  }
}
 800a3de:	bf00      	nop
 800a3e0:	3714      	adds	r7, #20
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop
 800a3ec:	40010000 	.word	0x40010000
 800a3f0:	40000400 	.word	0x40000400
 800a3f4:	40000800 	.word	0x40000800
 800a3f8:	40000c00 	.word	0x40000c00
 800a3fc:	40010400 	.word	0x40010400
 800a400:	40014000 	.word	0x40014000
 800a404:	40014400 	.word	0x40014400
 800a408:	40014800 	.word	0x40014800
 800a40c:	40001800 	.word	0x40001800
 800a410:	40001c00 	.word	0x40001c00
 800a414:	40002000 	.word	0x40002000

0800a418 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a418:	b480      	push	{r7}
 800a41a:	b087      	sub	sp, #28
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60f8      	str	r0, [r7, #12]
 800a420:	60b9      	str	r1, [r7, #8]
 800a422:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	6a1b      	ldr	r3, [r3, #32]
 800a428:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	6a1b      	ldr	r3, [r3, #32]
 800a42e:	f023 0201 	bic.w	r2, r3, #1
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	699b      	ldr	r3, [r3, #24]
 800a43a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a442:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	011b      	lsls	r3, r3, #4
 800a448:	693a      	ldr	r2, [r7, #16]
 800a44a:	4313      	orrs	r3, r2
 800a44c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	f023 030a 	bic.w	r3, r3, #10
 800a454:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a456:	697a      	ldr	r2, [r7, #20]
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	693a      	ldr	r2, [r7, #16]
 800a462:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	697a      	ldr	r2, [r7, #20]
 800a468:	621a      	str	r2, [r3, #32]
}
 800a46a:	bf00      	nop
 800a46c:	371c      	adds	r7, #28
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a476:	b480      	push	{r7}
 800a478:	b087      	sub	sp, #28
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	60f8      	str	r0, [r7, #12]
 800a47e:	60b9      	str	r1, [r7, #8]
 800a480:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	6a1b      	ldr	r3, [r3, #32]
 800a486:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6a1b      	ldr	r3, [r3, #32]
 800a48c:	f023 0210 	bic.w	r2, r3, #16
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	699b      	ldr	r3, [r3, #24]
 800a498:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a4a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	031b      	lsls	r3, r3, #12
 800a4a6:	693a      	ldr	r2, [r7, #16]
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a4b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	011b      	lsls	r3, r3, #4
 800a4b8:	697a      	ldr	r2, [r7, #20]
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	693a      	ldr	r2, [r7, #16]
 800a4c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	697a      	ldr	r2, [r7, #20]
 800a4c8:	621a      	str	r2, [r3, #32]
}
 800a4ca:	bf00      	nop
 800a4cc:	371c      	adds	r7, #28
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d4:	4770      	bx	lr

0800a4d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a4d6:	b480      	push	{r7}
 800a4d8:	b085      	sub	sp, #20
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
 800a4de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	689b      	ldr	r3, [r3, #8]
 800a4e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a4ee:	683a      	ldr	r2, [r7, #0]
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	f043 0307 	orr.w	r3, r3, #7
 800a4f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	68fa      	ldr	r2, [r7, #12]
 800a4fe:	609a      	str	r2, [r3, #8]
}
 800a500:	bf00      	nop
 800a502:	3714      	adds	r7, #20
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr

0800a50c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b087      	sub	sp, #28
 800a510:	af00      	add	r7, sp, #0
 800a512:	60f8      	str	r0, [r7, #12]
 800a514:	60b9      	str	r1, [r7, #8]
 800a516:	607a      	str	r2, [r7, #4]
 800a518:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	689b      	ldr	r3, [r3, #8]
 800a51e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a526:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	021a      	lsls	r2, r3, #8
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	431a      	orrs	r2, r3
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	4313      	orrs	r3, r2
 800a534:	697a      	ldr	r2, [r7, #20]
 800a536:	4313      	orrs	r3, r2
 800a538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	697a      	ldr	r2, [r7, #20]
 800a53e:	609a      	str	r2, [r3, #8]
}
 800a540:	bf00      	nop
 800a542:	371c      	adds	r7, #28
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr

0800a54c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a54c:	b480      	push	{r7}
 800a54e:	b085      	sub	sp, #20
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
 800a554:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a55c:	2b01      	cmp	r3, #1
 800a55e:	d101      	bne.n	800a564 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a560:	2302      	movs	r3, #2
 800a562:	e05a      	b.n	800a61a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2201      	movs	r2, #1
 800a568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2202      	movs	r2, #2
 800a570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a58a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	68fa      	ldr	r2, [r7, #12]
 800a592:	4313      	orrs	r3, r2
 800a594:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	4a21      	ldr	r2, [pc, #132]	@ (800a628 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	d022      	beq.n	800a5ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5b0:	d01d      	beq.n	800a5ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	4a1d      	ldr	r2, [pc, #116]	@ (800a62c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d018      	beq.n	800a5ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4a1b      	ldr	r2, [pc, #108]	@ (800a630 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d013      	beq.n	800a5ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	4a1a      	ldr	r2, [pc, #104]	@ (800a634 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	d00e      	beq.n	800a5ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	4a18      	ldr	r2, [pc, #96]	@ (800a638 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d009      	beq.n	800a5ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	4a17      	ldr	r2, [pc, #92]	@ (800a63c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d004      	beq.n	800a5ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	4a15      	ldr	r2, [pc, #84]	@ (800a640 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d10c      	bne.n	800a608 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a5f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	68ba      	ldr	r2, [r7, #8]
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	68ba      	ldr	r2, [r7, #8]
 800a606:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2201      	movs	r2, #1
 800a60c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2200      	movs	r2, #0
 800a614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a618:	2300      	movs	r3, #0
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3714      	adds	r7, #20
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	40010000 	.word	0x40010000
 800a62c:	40000400 	.word	0x40000400
 800a630:	40000800 	.word	0x40000800
 800a634:	40000c00 	.word	0x40000c00
 800a638:	40010400 	.word	0x40010400
 800a63c:	40014000 	.word	0x40014000
 800a640:	40001800 	.word	0x40001800

0800a644 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a64c:	bf00      	nop
 800a64e:	370c      	adds	r7, #12
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr

0800a658 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a658:	b480      	push	{r7}
 800a65a:	b083      	sub	sp, #12
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a660:	bf00      	nop
 800a662:	370c      	adds	r7, #12
 800a664:	46bd      	mov	sp, r7
 800a666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66a:	4770      	bx	lr

0800a66c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b082      	sub	sp, #8
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d101      	bne.n	800a67e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a67a:	2301      	movs	r3, #1
 800a67c:	e042      	b.n	800a704 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a684:	b2db      	uxtb	r3, r3
 800a686:	2b00      	cmp	r3, #0
 800a688:	d106      	bne.n	800a698 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2200      	movs	r2, #0
 800a68e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f7fb f97e 	bl	8005994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2224      	movs	r2, #36	@ 0x24
 800a69c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	68da      	ldr	r2, [r3, #12]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a6ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 ff9d 	bl	800b5f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	691a      	ldr	r2, [r3, #16]
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a6c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	695a      	ldr	r2, [r3, #20]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a6d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	68da      	ldr	r2, [r3, #12]
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a6e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2220      	movs	r2, #32
 800a6f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2220      	movs	r2, #32
 800a6f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2200      	movs	r2, #0
 800a700:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a702:	2300      	movs	r3, #0
}
 800a704:	4618      	mov	r0, r3
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b08a      	sub	sp, #40	@ 0x28
 800a710:	af02      	add	r7, sp, #8
 800a712:	60f8      	str	r0, [r7, #12]
 800a714:	60b9      	str	r1, [r7, #8]
 800a716:	603b      	str	r3, [r7, #0]
 800a718:	4613      	mov	r3, r2
 800a71a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a71c:	2300      	movs	r3, #0
 800a71e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a726:	b2db      	uxtb	r3, r3
 800a728:	2b20      	cmp	r3, #32
 800a72a:	d175      	bne.n	800a818 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d002      	beq.n	800a738 <HAL_UART_Transmit+0x2c>
 800a732:	88fb      	ldrh	r3, [r7, #6]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d101      	bne.n	800a73c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a738:	2301      	movs	r3, #1
 800a73a:	e06e      	b.n	800a81a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2200      	movs	r2, #0
 800a740:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2221      	movs	r2, #33	@ 0x21
 800a746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a74a:	f7fb fc6f 	bl	800602c <HAL_GetTick>
 800a74e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	88fa      	ldrh	r2, [r7, #6]
 800a754:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	88fa      	ldrh	r2, [r7, #6]
 800a75a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a764:	d108      	bne.n	800a778 <HAL_UART_Transmit+0x6c>
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	691b      	ldr	r3, [r3, #16]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d104      	bne.n	800a778 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a76e:	2300      	movs	r3, #0
 800a770:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	61bb      	str	r3, [r7, #24]
 800a776:	e003      	b.n	800a780 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a77c:	2300      	movs	r3, #0
 800a77e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a780:	e02e      	b.n	800a7e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	697b      	ldr	r3, [r7, #20]
 800a788:	2200      	movs	r2, #0
 800a78a:	2180      	movs	r1, #128	@ 0x80
 800a78c:	68f8      	ldr	r0, [r7, #12]
 800a78e:	f000 fcd6 	bl	800b13e <UART_WaitOnFlagUntilTimeout>
 800a792:	4603      	mov	r3, r0
 800a794:	2b00      	cmp	r3, #0
 800a796:	d005      	beq.n	800a7a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	2220      	movs	r2, #32
 800a79c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a7a0:	2303      	movs	r3, #3
 800a7a2:	e03a      	b.n	800a81a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a7a4:	69fb      	ldr	r3, [r7, #28]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d10b      	bne.n	800a7c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	881b      	ldrh	r3, [r3, #0]
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a7b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a7ba:	69bb      	ldr	r3, [r7, #24]
 800a7bc:	3302      	adds	r3, #2
 800a7be:	61bb      	str	r3, [r7, #24]
 800a7c0:	e007      	b.n	800a7d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a7c2:	69fb      	ldr	r3, [r7, #28]
 800a7c4:	781a      	ldrb	r2, [r3, #0]
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a7cc:	69fb      	ldr	r3, [r7, #28]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	3b01      	subs	r3, #1
 800a7da:	b29a      	uxth	r2, r3
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a7e4:	b29b      	uxth	r3, r3
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d1cb      	bne.n	800a782 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	9300      	str	r3, [sp, #0]
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	2140      	movs	r1, #64	@ 0x40
 800a7f4:	68f8      	ldr	r0, [r7, #12]
 800a7f6:	f000 fca2 	bl	800b13e <UART_WaitOnFlagUntilTimeout>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d005      	beq.n	800a80c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	2220      	movs	r2, #32
 800a804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800a808:	2303      	movs	r3, #3
 800a80a:	e006      	b.n	800a81a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2220      	movs	r2, #32
 800a810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800a814:	2300      	movs	r3, #0
 800a816:	e000      	b.n	800a81a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a818:	2302      	movs	r3, #2
  }
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3720      	adds	r7, #32
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}

0800a822 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a822:	b580      	push	{r7, lr}
 800a824:	b08a      	sub	sp, #40	@ 0x28
 800a826:	af02      	add	r7, sp, #8
 800a828:	60f8      	str	r0, [r7, #12]
 800a82a:	60b9      	str	r1, [r7, #8]
 800a82c:	603b      	str	r3, [r7, #0]
 800a82e:	4613      	mov	r3, r2
 800a830:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a832:	2300      	movs	r3, #0
 800a834:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a83c:	b2db      	uxtb	r3, r3
 800a83e:	2b20      	cmp	r3, #32
 800a840:	f040 8081 	bne.w	800a946 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d002      	beq.n	800a850 <HAL_UART_Receive+0x2e>
 800a84a:	88fb      	ldrh	r3, [r7, #6]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d101      	bne.n	800a854 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800a850:	2301      	movs	r3, #1
 800a852:	e079      	b.n	800a948 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2200      	movs	r2, #0
 800a858:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2222      	movs	r2, #34	@ 0x22
 800a85e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2200      	movs	r2, #0
 800a866:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a868:	f7fb fbe0 	bl	800602c <HAL_GetTick>
 800a86c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	88fa      	ldrh	r2, [r7, #6]
 800a872:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	88fa      	ldrh	r2, [r7, #6]
 800a878:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	689b      	ldr	r3, [r3, #8]
 800a87e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a882:	d108      	bne.n	800a896 <HAL_UART_Receive+0x74>
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	691b      	ldr	r3, [r3, #16]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d104      	bne.n	800a896 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800a88c:	2300      	movs	r3, #0
 800a88e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	61bb      	str	r3, [r7, #24]
 800a894:	e003      	b.n	800a89e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a89a:	2300      	movs	r3, #0
 800a89c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800a89e:	e047      	b.n	800a930 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	9300      	str	r3, [sp, #0]
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	2120      	movs	r1, #32
 800a8aa:	68f8      	ldr	r0, [r7, #12]
 800a8ac:	f000 fc47 	bl	800b13e <UART_WaitOnFlagUntilTimeout>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d005      	beq.n	800a8c2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2220      	movs	r2, #32
 800a8ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800a8be:	2303      	movs	r3, #3
 800a8c0:	e042      	b.n	800a948 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800a8c2:	69fb      	ldr	r3, [r7, #28]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d10c      	bne.n	800a8e2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	69bb      	ldr	r3, [r7, #24]
 800a8d8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a8da:	69bb      	ldr	r3, [r7, #24]
 800a8dc:	3302      	adds	r3, #2
 800a8de:	61bb      	str	r3, [r7, #24]
 800a8e0:	e01f      	b.n	800a922 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8ea:	d007      	beq.n	800a8fc <HAL_UART_Receive+0xda>
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	689b      	ldr	r3, [r3, #8]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d10a      	bne.n	800a90a <HAL_UART_Receive+0xe8>
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	691b      	ldr	r3, [r3, #16]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d106      	bne.n	800a90a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	b2da      	uxtb	r2, r3
 800a904:	69fb      	ldr	r3, [r7, #28]
 800a906:	701a      	strb	r2, [r3, #0]
 800a908:	e008      	b.n	800a91c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	b2db      	uxtb	r3, r3
 800a912:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a916:	b2da      	uxtb	r2, r3
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800a91c:	69fb      	ldr	r3, [r7, #28]
 800a91e:	3301      	adds	r3, #1
 800a920:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a926:	b29b      	uxth	r3, r3
 800a928:	3b01      	subs	r3, #1
 800a92a:	b29a      	uxth	r2, r3
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a934:	b29b      	uxth	r3, r3
 800a936:	2b00      	cmp	r3, #0
 800a938:	d1b2      	bne.n	800a8a0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	2220      	movs	r2, #32
 800a93e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800a942:	2300      	movs	r3, #0
 800a944:	e000      	b.n	800a948 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800a946:	2302      	movs	r3, #2
  }
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3720      	adds	r7, #32
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b084      	sub	sp, #16
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	4613      	mov	r3, r2
 800a95c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a964:	b2db      	uxtb	r3, r3
 800a966:	2b20      	cmp	r3, #32
 800a968:	d112      	bne.n	800a990 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d002      	beq.n	800a976 <HAL_UART_Receive_IT+0x26>
 800a970:	88fb      	ldrh	r3, [r7, #6]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d101      	bne.n	800a97a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a976:	2301      	movs	r3, #1
 800a978:	e00b      	b.n	800a992 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2200      	movs	r2, #0
 800a97e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a980:	88fb      	ldrh	r3, [r7, #6]
 800a982:	461a      	mov	r2, r3
 800a984:	68b9      	ldr	r1, [r7, #8]
 800a986:	68f8      	ldr	r0, [r7, #12]
 800a988:	f000 fc32 	bl	800b1f0 <UART_Start_Receive_IT>
 800a98c:	4603      	mov	r3, r0
 800a98e:	e000      	b.n	800a992 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a990:	2302      	movs	r3, #2
  }
}
 800a992:	4618      	mov	r0, r3
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}
	...

0800a99c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b08c      	sub	sp, #48	@ 0x30
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	2b20      	cmp	r3, #32
 800a9b4:	d156      	bne.n	800aa64 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d002      	beq.n	800a9c2 <HAL_UART_Transmit_DMA+0x26>
 800a9bc:	88fb      	ldrh	r3, [r7, #6]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d101      	bne.n	800a9c6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	e04f      	b.n	800aa66 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800a9c6:	68ba      	ldr	r2, [r7, #8]
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	88fa      	ldrh	r2, [r7, #6]
 800a9d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	88fa      	ldrh	r2, [r7, #6]
 800a9d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	2221      	movs	r2, #33	@ 0x21
 800a9e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9ea:	4a21      	ldr	r2, [pc, #132]	@ (800aa70 <HAL_UART_Transmit_DMA+0xd4>)
 800a9ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9f2:	4a20      	ldr	r2, [pc, #128]	@ (800aa74 <HAL_UART_Transmit_DMA+0xd8>)
 800a9f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9fa:	4a1f      	ldr	r2, [pc, #124]	@ (800aa78 <HAL_UART_Transmit_DMA+0xdc>)
 800a9fc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa02:	2200      	movs	r2, #0
 800aa04:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800aa06:	f107 0308 	add.w	r3, r7, #8
 800aa0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800aa10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa12:	6819      	ldr	r1, [r3, #0]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	3304      	adds	r3, #4
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	88fb      	ldrh	r3, [r7, #6]
 800aa1e:	f7fc f981 	bl	8006d24 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aa2a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	3314      	adds	r3, #20
 800aa32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa34:	69bb      	ldr	r3, [r7, #24]
 800aa36:	e853 3f00 	ldrex	r3, [r3]
 800aa3a:	617b      	str	r3, [r7, #20]
   return(result);
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa42:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	3314      	adds	r3, #20
 800aa4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa4c:	627a      	str	r2, [r7, #36]	@ 0x24
 800aa4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa50:	6a39      	ldr	r1, [r7, #32]
 800aa52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa54:	e841 2300 	strex	r3, r2, [r1]
 800aa58:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa5a:	69fb      	ldr	r3, [r7, #28]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d1e5      	bne.n	800aa2c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800aa60:	2300      	movs	r3, #0
 800aa62:	e000      	b.n	800aa66 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800aa64:	2302      	movs	r3, #2
  }
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3730      	adds	r7, #48	@ 0x30
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
 800aa6e:	bf00      	nop
 800aa70:	0800aff5 	.word	0x0800aff5
 800aa74:	0800b08f 	.word	0x0800b08f
 800aa78:	0800b0ab 	.word	0x0800b0ab

0800aa7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b0ba      	sub	sp, #232	@ 0xe8
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	68db      	ldr	r3, [r3, #12]
 800aa94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	695b      	ldr	r3, [r3, #20]
 800aa9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800aaae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aab2:	f003 030f 	and.w	r3, r3, #15
 800aab6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800aaba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d10f      	bne.n	800aae2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aac6:	f003 0320 	and.w	r3, r3, #32
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d009      	beq.n	800aae2 <HAL_UART_IRQHandler+0x66>
 800aace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aad2:	f003 0320 	and.w	r3, r3, #32
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d003      	beq.n	800aae2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f000 fcc9 	bl	800b472 <UART_Receive_IT>
      return;
 800aae0:	e25b      	b.n	800af9a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800aae2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	f000 80de 	beq.w	800aca8 <HAL_UART_IRQHandler+0x22c>
 800aaec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aaf0:	f003 0301 	and.w	r3, r3, #1
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d106      	bne.n	800ab06 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800aaf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aafc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	f000 80d1 	beq.w	800aca8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ab06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab0a:	f003 0301 	and.w	r3, r3, #1
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d00b      	beq.n	800ab2a <HAL_UART_IRQHandler+0xae>
 800ab12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d005      	beq.n	800ab2a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab22:	f043 0201 	orr.w	r2, r3, #1
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ab2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab2e:	f003 0304 	and.w	r3, r3, #4
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00b      	beq.n	800ab4e <HAL_UART_IRQHandler+0xd2>
 800ab36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab3a:	f003 0301 	and.w	r3, r3, #1
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d005      	beq.n	800ab4e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab46:	f043 0202 	orr.w	r2, r3, #2
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ab4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab52:	f003 0302 	and.w	r3, r3, #2
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d00b      	beq.n	800ab72 <HAL_UART_IRQHandler+0xf6>
 800ab5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab5e:	f003 0301 	and.w	r3, r3, #1
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d005      	beq.n	800ab72 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab6a:	f043 0204 	orr.w	r2, r3, #4
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ab72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab76:	f003 0308 	and.w	r3, r3, #8
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d011      	beq.n	800aba2 <HAL_UART_IRQHandler+0x126>
 800ab7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab82:	f003 0320 	and.w	r3, r3, #32
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d105      	bne.n	800ab96 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ab8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab8e:	f003 0301 	and.w	r3, r3, #1
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d005      	beq.n	800aba2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab9a:	f043 0208 	orr.w	r2, r3, #8
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	f000 81f2 	beq.w	800af90 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800abac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abb0:	f003 0320 	and.w	r3, r3, #32
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d008      	beq.n	800abca <HAL_UART_IRQHandler+0x14e>
 800abb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abbc:	f003 0320 	and.w	r3, r3, #32
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d002      	beq.n	800abca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f000 fc54 	bl	800b472 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	695b      	ldr	r3, [r3, #20]
 800abd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abd4:	2b40      	cmp	r3, #64	@ 0x40
 800abd6:	bf0c      	ite	eq
 800abd8:	2301      	moveq	r3, #1
 800abda:	2300      	movne	r3, #0
 800abdc:	b2db      	uxtb	r3, r3
 800abde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abe6:	f003 0308 	and.w	r3, r3, #8
 800abea:	2b00      	cmp	r3, #0
 800abec:	d103      	bne.n	800abf6 <HAL_UART_IRQHandler+0x17a>
 800abee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d04f      	beq.n	800ac96 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f000 fb5c 	bl	800b2b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	695b      	ldr	r3, [r3, #20]
 800ac02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac06:	2b40      	cmp	r3, #64	@ 0x40
 800ac08:	d141      	bne.n	800ac8e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	3314      	adds	r3, #20
 800ac10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac18:	e853 3f00 	ldrex	r3, [r3]
 800ac1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ac20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	3314      	adds	r3, #20
 800ac32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ac36:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ac3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ac42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ac46:	e841 2300 	strex	r3, r2, [r1]
 800ac4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ac4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d1d9      	bne.n	800ac0a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d013      	beq.n	800ac86 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac62:	4a7e      	ldr	r2, [pc, #504]	@ (800ae5c <HAL_UART_IRQHandler+0x3e0>)
 800ac64:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f7fc f922 	bl	8006eb4 <HAL_DMA_Abort_IT>
 800ac70:	4603      	mov	r3, r0
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d016      	beq.n	800aca4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac7c:	687a      	ldr	r2, [r7, #4]
 800ac7e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ac80:	4610      	mov	r0, r2
 800ac82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac84:	e00e      	b.n	800aca4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 f99e 	bl	800afc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac8c:	e00a      	b.n	800aca4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f000 f99a 	bl	800afc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac94:	e006      	b.n	800aca4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f000 f996 	bl	800afc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800aca2:	e175      	b.n	800af90 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aca4:	bf00      	nop
    return;
 800aca6:	e173      	b.n	800af90 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acac:	2b01      	cmp	r3, #1
 800acae:	f040 814f 	bne.w	800af50 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800acb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acb6:	f003 0310 	and.w	r3, r3, #16
 800acba:	2b00      	cmp	r3, #0
 800acbc:	f000 8148 	beq.w	800af50 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800acc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acc4:	f003 0310 	and.w	r3, r3, #16
 800acc8:	2b00      	cmp	r3, #0
 800acca:	f000 8141 	beq.w	800af50 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800acce:	2300      	movs	r3, #0
 800acd0:	60bb      	str	r3, [r7, #8]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	60bb      	str	r3, [r7, #8]
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	60bb      	str	r3, [r7, #8]
 800ace2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	695b      	ldr	r3, [r3, #20]
 800acea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acee:	2b40      	cmp	r3, #64	@ 0x40
 800acf0:	f040 80b6 	bne.w	800ae60 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	685b      	ldr	r3, [r3, #4]
 800acfc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ad00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	f000 8145 	beq.w	800af94 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ad0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ad12:	429a      	cmp	r2, r3
 800ad14:	f080 813e 	bcs.w	800af94 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ad1e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad24:	69db      	ldr	r3, [r3, #28]
 800ad26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad2a:	f000 8088 	beq.w	800ae3e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	330c      	adds	r3, #12
 800ad34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ad3c:	e853 3f00 	ldrex	r3, [r3]
 800ad40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ad44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ad48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	330c      	adds	r3, #12
 800ad56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ad5a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ad5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad62:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ad66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ad6a:	e841 2300 	strex	r3, r2, [r1]
 800ad6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ad72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d1d9      	bne.n	800ad2e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	3314      	adds	r3, #20
 800ad80:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ad84:	e853 3f00 	ldrex	r3, [r3]
 800ad88:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ad8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad8c:	f023 0301 	bic.w	r3, r3, #1
 800ad90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	3314      	adds	r3, #20
 800ad9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ad9e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ada2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ada4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ada6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800adaa:	e841 2300 	strex	r3, r2, [r1]
 800adae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800adb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d1e1      	bne.n	800ad7a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	3314      	adds	r3, #20
 800adbc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800adc0:	e853 3f00 	ldrex	r3, [r3]
 800adc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800adc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800adc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adcc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	3314      	adds	r3, #20
 800add6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800adda:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800addc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adde:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ade0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ade2:	e841 2300 	strex	r3, r2, [r1]
 800ade6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ade8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adea:	2b00      	cmp	r3, #0
 800adec:	d1e3      	bne.n	800adb6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2220      	movs	r2, #32
 800adf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	330c      	adds	r3, #12
 800ae02:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae06:	e853 3f00 	ldrex	r3, [r3]
 800ae0a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ae0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae0e:	f023 0310 	bic.w	r3, r3, #16
 800ae12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	330c      	adds	r3, #12
 800ae1c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ae20:	65ba      	str	r2, [r7, #88]	@ 0x58
 800ae22:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae24:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ae26:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ae28:	e841 2300 	strex	r3, r2, [r1]
 800ae2c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ae2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d1e3      	bne.n	800adfc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f7fb ffcb 	bl	8006dd4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2202      	movs	r2, #2
 800ae42:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ae4c:	b29b      	uxth	r3, r3
 800ae4e:	1ad3      	subs	r3, r2, r3
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	4619      	mov	r1, r3
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 f8c1 	bl	800afdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ae5a:	e09b      	b.n	800af94 <HAL_UART_IRQHandler+0x518>
 800ae5c:	0800b37b 	.word	0x0800b37b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ae68:	b29b      	uxth	r3, r3
 800ae6a:	1ad3      	subs	r3, r2, r3
 800ae6c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ae74:	b29b      	uxth	r3, r3
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	f000 808e 	beq.w	800af98 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800ae7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	f000 8089 	beq.w	800af98 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	330c      	adds	r3, #12
 800ae8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae90:	e853 3f00 	ldrex	r3, [r3]
 800ae94:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ae96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	330c      	adds	r3, #12
 800aea6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800aeaa:	647a      	str	r2, [r7, #68]	@ 0x44
 800aeac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aeb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aeb2:	e841 2300 	strex	r3, r2, [r1]
 800aeb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aeb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1e3      	bne.n	800ae86 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	3314      	adds	r3, #20
 800aec4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec8:	e853 3f00 	ldrex	r3, [r3]
 800aecc:	623b      	str	r3, [r7, #32]
   return(result);
 800aece:	6a3b      	ldr	r3, [r7, #32]
 800aed0:	f023 0301 	bic.w	r3, r3, #1
 800aed4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	3314      	adds	r3, #20
 800aede:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800aee2:	633a      	str	r2, [r7, #48]	@ 0x30
 800aee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aee6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aee8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aeea:	e841 2300 	strex	r3, r2, [r1]
 800aeee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d1e3      	bne.n	800aebe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2220      	movs	r2, #32
 800aefa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2200      	movs	r2, #0
 800af02:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	330c      	adds	r3, #12
 800af0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	e853 3f00 	ldrex	r3, [r3]
 800af12:	60fb      	str	r3, [r7, #12]
   return(result);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f023 0310 	bic.w	r3, r3, #16
 800af1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	330c      	adds	r3, #12
 800af24:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800af28:	61fa      	str	r2, [r7, #28]
 800af2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af2c:	69b9      	ldr	r1, [r7, #24]
 800af2e:	69fa      	ldr	r2, [r7, #28]
 800af30:	e841 2300 	strex	r3, r2, [r1]
 800af34:	617b      	str	r3, [r7, #20]
   return(result);
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d1e3      	bne.n	800af04 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2202      	movs	r2, #2
 800af40:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800af42:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800af46:	4619      	mov	r1, r3
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f000 f847 	bl	800afdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800af4e:	e023      	b.n	800af98 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800af50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d009      	beq.n	800af70 <HAL_UART_IRQHandler+0x4f4>
 800af5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af64:	2b00      	cmp	r3, #0
 800af66:	d003      	beq.n	800af70 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f000 fa1a 	bl	800b3a2 <UART_Transmit_IT>
    return;
 800af6e:	e014      	b.n	800af9a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800af70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d00e      	beq.n	800af9a <HAL_UART_IRQHandler+0x51e>
 800af7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af84:	2b00      	cmp	r3, #0
 800af86:	d008      	beq.n	800af9a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f000 fa5a 	bl	800b442 <UART_EndTransmit_IT>
    return;
 800af8e:	e004      	b.n	800af9a <HAL_UART_IRQHandler+0x51e>
    return;
 800af90:	bf00      	nop
 800af92:	e002      	b.n	800af9a <HAL_UART_IRQHandler+0x51e>
      return;
 800af94:	bf00      	nop
 800af96:	e000      	b.n	800af9a <HAL_UART_IRQHandler+0x51e>
      return;
 800af98:	bf00      	nop
  }
}
 800af9a:	37e8      	adds	r7, #232	@ 0xe8
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b083      	sub	sp, #12
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800afa8:	bf00      	nop
 800afaa:	370c      	adds	r7, #12
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr

0800afb4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800afbc:	bf00      	nop
 800afbe:	370c      	adds	r7, #12
 800afc0:	46bd      	mov	sp, r7
 800afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc6:	4770      	bx	lr

0800afc8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800afc8:	b480      	push	{r7}
 800afca:	b083      	sub	sp, #12
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800afd0:	bf00      	nop
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800afdc:	b480      	push	{r7}
 800afde:	b083      	sub	sp, #12
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	460b      	mov	r3, r1
 800afe6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800afe8:	bf00      	nop
 800afea:	370c      	adds	r7, #12
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr

0800aff4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b090      	sub	sp, #64	@ 0x40
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b000:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d137      	bne.n	800b080 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800b010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b012:	2200      	movs	r2, #0
 800b014:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	3314      	adds	r3, #20
 800b01c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b020:	e853 3f00 	ldrex	r3, [r3]
 800b024:	623b      	str	r3, [r7, #32]
   return(result);
 800b026:	6a3b      	ldr	r3, [r7, #32]
 800b028:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b02c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b02e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	3314      	adds	r3, #20
 800b034:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b036:	633a      	str	r2, [r7, #48]	@ 0x30
 800b038:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b03a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b03c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b03e:	e841 2300 	strex	r3, r2, [r1]
 800b042:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b046:	2b00      	cmp	r3, #0
 800b048:	d1e5      	bne.n	800b016 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b04a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	330c      	adds	r3, #12
 800b050:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	e853 3f00 	ldrex	r3, [r3]
 800b058:	60fb      	str	r3, [r7, #12]
   return(result);
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b060:	637b      	str	r3, [r7, #52]	@ 0x34
 800b062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	330c      	adds	r3, #12
 800b068:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b06a:	61fa      	str	r2, [r7, #28]
 800b06c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b06e:	69b9      	ldr	r1, [r7, #24]
 800b070:	69fa      	ldr	r2, [r7, #28]
 800b072:	e841 2300 	strex	r3, r2, [r1]
 800b076:	617b      	str	r3, [r7, #20]
   return(result);
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d1e5      	bne.n	800b04a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b07e:	e002      	b.n	800b086 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b080:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b082:	f7ff ff8d 	bl	800afa0 <HAL_UART_TxCpltCallback>
}
 800b086:	bf00      	nop
 800b088:	3740      	adds	r7, #64	@ 0x40
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b084      	sub	sp, #16
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b09a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f7ff ff89 	bl	800afb4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0a2:	bf00      	nop
 800b0a4:	3710      	adds	r7, #16
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}

0800b0aa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b0aa:	b580      	push	{r7, lr}
 800b0ac:	b084      	sub	sp, #16
 800b0ae:	af00      	add	r7, sp, #0
 800b0b0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0ba:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	695b      	ldr	r3, [r3, #20]
 800b0c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0c6:	2b80      	cmp	r3, #128	@ 0x80
 800b0c8:	bf0c      	ite	eq
 800b0ca:	2301      	moveq	r3, #1
 800b0cc:	2300      	movne	r3, #0
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b0d8:	b2db      	uxtb	r3, r3
 800b0da:	2b21      	cmp	r3, #33	@ 0x21
 800b0dc:	d108      	bne.n	800b0f0 <UART_DMAError+0x46>
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d005      	beq.n	800b0f0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800b0ea:	68b8      	ldr	r0, [r7, #8]
 800b0ec:	f000 f8ba 	bl	800b264 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	695b      	ldr	r3, [r3, #20]
 800b0f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0fa:	2b40      	cmp	r3, #64	@ 0x40
 800b0fc:	bf0c      	ite	eq
 800b0fe:	2301      	moveq	r3, #1
 800b100:	2300      	movne	r3, #0
 800b102:	b2db      	uxtb	r3, r3
 800b104:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b10c:	b2db      	uxtb	r3, r3
 800b10e:	2b22      	cmp	r3, #34	@ 0x22
 800b110:	d108      	bne.n	800b124 <UART_DMAError+0x7a>
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d005      	beq.n	800b124 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	2200      	movs	r2, #0
 800b11c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800b11e:	68b8      	ldr	r0, [r7, #8]
 800b120:	f000 f8c8 	bl	800b2b4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b128:	f043 0210 	orr.w	r2, r3, #16
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b130:	68b8      	ldr	r0, [r7, #8]
 800b132:	f7ff ff49 	bl	800afc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b136:	bf00      	nop
 800b138:	3710      	adds	r7, #16
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}

0800b13e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b13e:	b580      	push	{r7, lr}
 800b140:	b086      	sub	sp, #24
 800b142:	af00      	add	r7, sp, #0
 800b144:	60f8      	str	r0, [r7, #12]
 800b146:	60b9      	str	r1, [r7, #8]
 800b148:	603b      	str	r3, [r7, #0]
 800b14a:	4613      	mov	r3, r2
 800b14c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b14e:	e03b      	b.n	800b1c8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b150:	6a3b      	ldr	r3, [r7, #32]
 800b152:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b156:	d037      	beq.n	800b1c8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b158:	f7fa ff68 	bl	800602c <HAL_GetTick>
 800b15c:	4602      	mov	r2, r0
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	1ad3      	subs	r3, r2, r3
 800b162:	6a3a      	ldr	r2, [r7, #32]
 800b164:	429a      	cmp	r2, r3
 800b166:	d302      	bcc.n	800b16e <UART_WaitOnFlagUntilTimeout+0x30>
 800b168:	6a3b      	ldr	r3, [r7, #32]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d101      	bne.n	800b172 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b16e:	2303      	movs	r3, #3
 800b170:	e03a      	b.n	800b1e8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	f003 0304 	and.w	r3, r3, #4
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d023      	beq.n	800b1c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	2b80      	cmp	r3, #128	@ 0x80
 800b184:	d020      	beq.n	800b1c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	2b40      	cmp	r3, #64	@ 0x40
 800b18a:	d01d      	beq.n	800b1c8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f003 0308 	and.w	r3, r3, #8
 800b196:	2b08      	cmp	r3, #8
 800b198:	d116      	bne.n	800b1c8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800b19a:	2300      	movs	r3, #0
 800b19c:	617b      	str	r3, [r7, #20]
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	617b      	str	r3, [r7, #20]
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	617b      	str	r3, [r7, #20]
 800b1ae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b1b0:	68f8      	ldr	r0, [r7, #12]
 800b1b2:	f000 f87f 	bl	800b2b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2208      	movs	r2, #8
 800b1ba:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	e00f      	b.n	800b1e8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	681a      	ldr	r2, [r3, #0]
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	4013      	ands	r3, r2
 800b1d2:	68ba      	ldr	r2, [r7, #8]
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	bf0c      	ite	eq
 800b1d8:	2301      	moveq	r3, #1
 800b1da:	2300      	movne	r3, #0
 800b1dc:	b2db      	uxtb	r3, r3
 800b1de:	461a      	mov	r2, r3
 800b1e0:	79fb      	ldrb	r3, [r7, #7]
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	d0b4      	beq.n	800b150 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b1e6:	2300      	movs	r3, #0
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3718      	adds	r7, #24
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b085      	sub	sp, #20
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	60f8      	str	r0, [r7, #12]
 800b1f8:	60b9      	str	r1, [r7, #8]
 800b1fa:	4613      	mov	r3, r2
 800b1fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	68ba      	ldr	r2, [r7, #8]
 800b202:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	88fa      	ldrh	r2, [r7, #6]
 800b208:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	88fa      	ldrh	r2, [r7, #6]
 800b20e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2200      	movs	r2, #0
 800b214:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	2222      	movs	r2, #34	@ 0x22
 800b21a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	691b      	ldr	r3, [r3, #16]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d007      	beq.n	800b236 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	68da      	ldr	r2, [r3, #12]
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b234:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	695a      	ldr	r2, [r3, #20]
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	f042 0201 	orr.w	r2, r2, #1
 800b244:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	68da      	ldr	r2, [r3, #12]
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	f042 0220 	orr.w	r2, r2, #32
 800b254:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b256:	2300      	movs	r3, #0
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3714      	adds	r7, #20
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b264:	b480      	push	{r7}
 800b266:	b089      	sub	sp, #36	@ 0x24
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	330c      	adds	r3, #12
 800b272:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	e853 3f00 	ldrex	r3, [r3]
 800b27a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b27c:	68bb      	ldr	r3, [r7, #8]
 800b27e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b282:	61fb      	str	r3, [r7, #28]
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	330c      	adds	r3, #12
 800b28a:	69fa      	ldr	r2, [r7, #28]
 800b28c:	61ba      	str	r2, [r7, #24]
 800b28e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b290:	6979      	ldr	r1, [r7, #20]
 800b292:	69ba      	ldr	r2, [r7, #24]
 800b294:	e841 2300 	strex	r3, r2, [r1]
 800b298:	613b      	str	r3, [r7, #16]
   return(result);
 800b29a:	693b      	ldr	r3, [r7, #16]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d1e5      	bne.n	800b26c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2220      	movs	r2, #32
 800b2a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800b2a8:	bf00      	nop
 800b2aa:	3724      	adds	r7, #36	@ 0x24
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b095      	sub	sp, #84	@ 0x54
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	330c      	adds	r3, #12
 800b2c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2c6:	e853 3f00 	ldrex	r3, [r3]
 800b2ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b2cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b2d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	330c      	adds	r3, #12
 800b2da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b2dc:	643a      	str	r2, [r7, #64]	@ 0x40
 800b2de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b2e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2e4:	e841 2300 	strex	r3, r2, [r1]
 800b2e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b2ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d1e5      	bne.n	800b2bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	3314      	adds	r3, #20
 800b2f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2f8:	6a3b      	ldr	r3, [r7, #32]
 800b2fa:	e853 3f00 	ldrex	r3, [r3]
 800b2fe:	61fb      	str	r3, [r7, #28]
   return(result);
 800b300:	69fb      	ldr	r3, [r7, #28]
 800b302:	f023 0301 	bic.w	r3, r3, #1
 800b306:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	3314      	adds	r3, #20
 800b30e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b310:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b312:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b314:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b316:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b318:	e841 2300 	strex	r3, r2, [r1]
 800b31c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b320:	2b00      	cmp	r3, #0
 800b322:	d1e5      	bne.n	800b2f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b328:	2b01      	cmp	r3, #1
 800b32a:	d119      	bne.n	800b360 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	330c      	adds	r3, #12
 800b332:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	e853 3f00 	ldrex	r3, [r3]
 800b33a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	f023 0310 	bic.w	r3, r3, #16
 800b342:	647b      	str	r3, [r7, #68]	@ 0x44
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	330c      	adds	r3, #12
 800b34a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b34c:	61ba      	str	r2, [r7, #24]
 800b34e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b350:	6979      	ldr	r1, [r7, #20]
 800b352:	69ba      	ldr	r2, [r7, #24]
 800b354:	e841 2300 	strex	r3, r2, [r1]
 800b358:	613b      	str	r3, [r7, #16]
   return(result);
 800b35a:	693b      	ldr	r3, [r7, #16]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1e5      	bne.n	800b32c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2220      	movs	r2, #32
 800b364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2200      	movs	r2, #0
 800b36c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b36e:	bf00      	nop
 800b370:	3754      	adds	r7, #84	@ 0x54
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr

0800b37a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b37a:	b580      	push	{r7, lr}
 800b37c:	b084      	sub	sp, #16
 800b37e:	af00      	add	r7, sp, #0
 800b380:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b386:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2200      	movs	r2, #0
 800b38c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2200      	movs	r2, #0
 800b392:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b394:	68f8      	ldr	r0, [r7, #12]
 800b396:	f7ff fe17 	bl	800afc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b39a:	bf00      	nop
 800b39c:	3710      	adds	r7, #16
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}

0800b3a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b3a2:	b480      	push	{r7}
 800b3a4:	b085      	sub	sp, #20
 800b3a6:	af00      	add	r7, sp, #0
 800b3a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3b0:	b2db      	uxtb	r3, r3
 800b3b2:	2b21      	cmp	r3, #33	@ 0x21
 800b3b4:	d13e      	bne.n	800b434 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	689b      	ldr	r3, [r3, #8]
 800b3ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3be:	d114      	bne.n	800b3ea <UART_Transmit_IT+0x48>
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	691b      	ldr	r3, [r3, #16]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d110      	bne.n	800b3ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6a1b      	ldr	r3, [r3, #32]
 800b3cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	881b      	ldrh	r3, [r3, #0]
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b3dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6a1b      	ldr	r3, [r3, #32]
 800b3e2:	1c9a      	adds	r2, r3, #2
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	621a      	str	r2, [r3, #32]
 800b3e8:	e008      	b.n	800b3fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6a1b      	ldr	r3, [r3, #32]
 800b3ee:	1c59      	adds	r1, r3, #1
 800b3f0:	687a      	ldr	r2, [r7, #4]
 800b3f2:	6211      	str	r1, [r2, #32]
 800b3f4:	781a      	ldrb	r2, [r3, #0]
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b400:	b29b      	uxth	r3, r3
 800b402:	3b01      	subs	r3, #1
 800b404:	b29b      	uxth	r3, r3
 800b406:	687a      	ldr	r2, [r7, #4]
 800b408:	4619      	mov	r1, r3
 800b40a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10f      	bne.n	800b430 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	68da      	ldr	r2, [r3, #12]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b41e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	68da      	ldr	r2, [r3, #12]
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b42e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b430:	2300      	movs	r3, #0
 800b432:	e000      	b.n	800b436 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b434:	2302      	movs	r3, #2
  }
}
 800b436:	4618      	mov	r0, r3
 800b438:	3714      	adds	r7, #20
 800b43a:	46bd      	mov	sp, r7
 800b43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b440:	4770      	bx	lr

0800b442 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b442:	b580      	push	{r7, lr}
 800b444:	b082      	sub	sp, #8
 800b446:	af00      	add	r7, sp, #0
 800b448:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	68da      	ldr	r2, [r3, #12]
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b458:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2220      	movs	r2, #32
 800b45e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f7ff fd9c 	bl	800afa0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b468:	2300      	movs	r3, #0
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3708      	adds	r7, #8
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b472:	b580      	push	{r7, lr}
 800b474:	b08c      	sub	sp, #48	@ 0x30
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b480:	b2db      	uxtb	r3, r3
 800b482:	2b22      	cmp	r3, #34	@ 0x22
 800b484:	f040 80ae 	bne.w	800b5e4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	689b      	ldr	r3, [r3, #8]
 800b48c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b490:	d117      	bne.n	800b4c2 <UART_Receive_IT+0x50>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	691b      	ldr	r3, [r3, #16]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d113      	bne.n	800b4c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b49a:	2300      	movs	r3, #0
 800b49c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	b29b      	uxth	r3, r3
 800b4ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4b0:	b29a      	uxth	r2, r3
 800b4b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ba:	1c9a      	adds	r2, r3, #2
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	629a      	str	r2, [r3, #40]	@ 0x28
 800b4c0:	e026      	b.n	800b510 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4d4:	d007      	beq.n	800b4e6 <UART_Receive_IT+0x74>
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d10a      	bne.n	800b4f4 <UART_Receive_IT+0x82>
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	691b      	ldr	r3, [r3, #16]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d106      	bne.n	800b4f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	b2da      	uxtb	r2, r3
 800b4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4f0:	701a      	strb	r2, [r3, #0]
 800b4f2:	e008      	b.n	800b506 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	b2db      	uxtb	r3, r3
 800b4fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b500:	b2da      	uxtb	r2, r3
 800b502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b504:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b50a:	1c5a      	adds	r2, r3, #1
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b514:	b29b      	uxth	r3, r3
 800b516:	3b01      	subs	r3, #1
 800b518:	b29b      	uxth	r3, r3
 800b51a:	687a      	ldr	r2, [r7, #4]
 800b51c:	4619      	mov	r1, r3
 800b51e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b520:	2b00      	cmp	r3, #0
 800b522:	d15d      	bne.n	800b5e0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	68da      	ldr	r2, [r3, #12]
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f022 0220 	bic.w	r2, r2, #32
 800b532:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68da      	ldr	r2, [r3, #12]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b542:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	695a      	ldr	r2, [r3, #20]
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	f022 0201 	bic.w	r2, r2, #1
 800b552:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2220      	movs	r2, #32
 800b558:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2200      	movs	r2, #0
 800b560:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b566:	2b01      	cmp	r3, #1
 800b568:	d135      	bne.n	800b5d6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2200      	movs	r2, #0
 800b56e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	330c      	adds	r3, #12
 800b576:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b578:	697b      	ldr	r3, [r7, #20]
 800b57a:	e853 3f00 	ldrex	r3, [r3]
 800b57e:	613b      	str	r3, [r7, #16]
   return(result);
 800b580:	693b      	ldr	r3, [r7, #16]
 800b582:	f023 0310 	bic.w	r3, r3, #16
 800b586:	627b      	str	r3, [r7, #36]	@ 0x24
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	330c      	adds	r3, #12
 800b58e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b590:	623a      	str	r2, [r7, #32]
 800b592:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b594:	69f9      	ldr	r1, [r7, #28]
 800b596:	6a3a      	ldr	r2, [r7, #32]
 800b598:	e841 2300 	strex	r3, r2, [r1]
 800b59c:	61bb      	str	r3, [r7, #24]
   return(result);
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d1e5      	bne.n	800b570 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f003 0310 	and.w	r3, r3, #16
 800b5ae:	2b10      	cmp	r3, #16
 800b5b0:	d10a      	bne.n	800b5c8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	60fb      	str	r3, [r7, #12]
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	60fb      	str	r3, [r7, #12]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	60fb      	str	r3, [r7, #12]
 800b5c6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b5cc:	4619      	mov	r1, r3
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	f7ff fd04 	bl	800afdc <HAL_UARTEx_RxEventCallback>
 800b5d4:	e002      	b.n	800b5dc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f7f9 f904 	bl	80047e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	e002      	b.n	800b5e6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	e000      	b.n	800b5e6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b5e4:	2302      	movs	r3, #2
  }
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3730      	adds	r7, #48	@ 0x30
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}
	...

0800b5f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b5f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b5f4:	b0c0      	sub	sp, #256	@ 0x100
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b5fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	691b      	ldr	r3, [r3, #16]
 800b604:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b60c:	68d9      	ldr	r1, [r3, #12]
 800b60e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b612:	681a      	ldr	r2, [r3, #0]
 800b614:	ea40 0301 	orr.w	r3, r0, r1
 800b618:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b61a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b61e:	689a      	ldr	r2, [r3, #8]
 800b620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b624:	691b      	ldr	r3, [r3, #16]
 800b626:	431a      	orrs	r2, r3
 800b628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b62c:	695b      	ldr	r3, [r3, #20]
 800b62e:	431a      	orrs	r2, r3
 800b630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b634:	69db      	ldr	r3, [r3, #28]
 800b636:	4313      	orrs	r3, r2
 800b638:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b63c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b648:	f021 010c 	bic.w	r1, r1, #12
 800b64c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b650:	681a      	ldr	r2, [r3, #0]
 800b652:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b656:	430b      	orrs	r3, r1
 800b658:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b65a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	695b      	ldr	r3, [r3, #20]
 800b662:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b66a:	6999      	ldr	r1, [r3, #24]
 800b66c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b670:	681a      	ldr	r2, [r3, #0]
 800b672:	ea40 0301 	orr.w	r3, r0, r1
 800b676:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b67c:	681a      	ldr	r2, [r3, #0]
 800b67e:	4b8f      	ldr	r3, [pc, #572]	@ (800b8bc <UART_SetConfig+0x2cc>)
 800b680:	429a      	cmp	r2, r3
 800b682:	d005      	beq.n	800b690 <UART_SetConfig+0xa0>
 800b684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	4b8d      	ldr	r3, [pc, #564]	@ (800b8c0 <UART_SetConfig+0x2d0>)
 800b68c:	429a      	cmp	r2, r3
 800b68e:	d104      	bne.n	800b69a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b690:	f7fd fe0c 	bl	80092ac <HAL_RCC_GetPCLK2Freq>
 800b694:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b698:	e003      	b.n	800b6a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b69a:	f7fd fdf3 	bl	8009284 <HAL_RCC_GetPCLK1Freq>
 800b69e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b6a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6a6:	69db      	ldr	r3, [r3, #28]
 800b6a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6ac:	f040 810c 	bne.w	800b8c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b6b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b6ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b6be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b6c2:	4622      	mov	r2, r4
 800b6c4:	462b      	mov	r3, r5
 800b6c6:	1891      	adds	r1, r2, r2
 800b6c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b6ca:	415b      	adcs	r3, r3
 800b6cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b6ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b6d2:	4621      	mov	r1, r4
 800b6d4:	eb12 0801 	adds.w	r8, r2, r1
 800b6d8:	4629      	mov	r1, r5
 800b6da:	eb43 0901 	adc.w	r9, r3, r1
 800b6de:	f04f 0200 	mov.w	r2, #0
 800b6e2:	f04f 0300 	mov.w	r3, #0
 800b6e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b6ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b6ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b6f2:	4690      	mov	r8, r2
 800b6f4:	4699      	mov	r9, r3
 800b6f6:	4623      	mov	r3, r4
 800b6f8:	eb18 0303 	adds.w	r3, r8, r3
 800b6fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b700:	462b      	mov	r3, r5
 800b702:	eb49 0303 	adc.w	r3, r9, r3
 800b706:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b70a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	2200      	movs	r2, #0
 800b712:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b716:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b71a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b71e:	460b      	mov	r3, r1
 800b720:	18db      	adds	r3, r3, r3
 800b722:	653b      	str	r3, [r7, #80]	@ 0x50
 800b724:	4613      	mov	r3, r2
 800b726:	eb42 0303 	adc.w	r3, r2, r3
 800b72a:	657b      	str	r3, [r7, #84]	@ 0x54
 800b72c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b730:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b734:	f7f5 fb10 	bl	8000d58 <__aeabi_uldivmod>
 800b738:	4602      	mov	r2, r0
 800b73a:	460b      	mov	r3, r1
 800b73c:	4b61      	ldr	r3, [pc, #388]	@ (800b8c4 <UART_SetConfig+0x2d4>)
 800b73e:	fba3 2302 	umull	r2, r3, r3, r2
 800b742:	095b      	lsrs	r3, r3, #5
 800b744:	011c      	lsls	r4, r3, #4
 800b746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b74a:	2200      	movs	r2, #0
 800b74c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b750:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b754:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b758:	4642      	mov	r2, r8
 800b75a:	464b      	mov	r3, r9
 800b75c:	1891      	adds	r1, r2, r2
 800b75e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b760:	415b      	adcs	r3, r3
 800b762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b764:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b768:	4641      	mov	r1, r8
 800b76a:	eb12 0a01 	adds.w	sl, r2, r1
 800b76e:	4649      	mov	r1, r9
 800b770:	eb43 0b01 	adc.w	fp, r3, r1
 800b774:	f04f 0200 	mov.w	r2, #0
 800b778:	f04f 0300 	mov.w	r3, #0
 800b77c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b780:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b784:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b788:	4692      	mov	sl, r2
 800b78a:	469b      	mov	fp, r3
 800b78c:	4643      	mov	r3, r8
 800b78e:	eb1a 0303 	adds.w	r3, sl, r3
 800b792:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b796:	464b      	mov	r3, r9
 800b798:	eb4b 0303 	adc.w	r3, fp, r3
 800b79c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b7a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b7a4:	685b      	ldr	r3, [r3, #4]
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b7ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b7b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b7b4:	460b      	mov	r3, r1
 800b7b6:	18db      	adds	r3, r3, r3
 800b7b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7ba:	4613      	mov	r3, r2
 800b7bc:	eb42 0303 	adc.w	r3, r2, r3
 800b7c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b7c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b7ca:	f7f5 fac5 	bl	8000d58 <__aeabi_uldivmod>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	4611      	mov	r1, r2
 800b7d4:	4b3b      	ldr	r3, [pc, #236]	@ (800b8c4 <UART_SetConfig+0x2d4>)
 800b7d6:	fba3 2301 	umull	r2, r3, r3, r1
 800b7da:	095b      	lsrs	r3, r3, #5
 800b7dc:	2264      	movs	r2, #100	@ 0x64
 800b7de:	fb02 f303 	mul.w	r3, r2, r3
 800b7e2:	1acb      	subs	r3, r1, r3
 800b7e4:	00db      	lsls	r3, r3, #3
 800b7e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b7ea:	4b36      	ldr	r3, [pc, #216]	@ (800b8c4 <UART_SetConfig+0x2d4>)
 800b7ec:	fba3 2302 	umull	r2, r3, r3, r2
 800b7f0:	095b      	lsrs	r3, r3, #5
 800b7f2:	005b      	lsls	r3, r3, #1
 800b7f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b7f8:	441c      	add	r4, r3
 800b7fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b7fe:	2200      	movs	r2, #0
 800b800:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b804:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b808:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b80c:	4642      	mov	r2, r8
 800b80e:	464b      	mov	r3, r9
 800b810:	1891      	adds	r1, r2, r2
 800b812:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b814:	415b      	adcs	r3, r3
 800b816:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b818:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b81c:	4641      	mov	r1, r8
 800b81e:	1851      	adds	r1, r2, r1
 800b820:	6339      	str	r1, [r7, #48]	@ 0x30
 800b822:	4649      	mov	r1, r9
 800b824:	414b      	adcs	r3, r1
 800b826:	637b      	str	r3, [r7, #52]	@ 0x34
 800b828:	f04f 0200 	mov.w	r2, #0
 800b82c:	f04f 0300 	mov.w	r3, #0
 800b830:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b834:	4659      	mov	r1, fp
 800b836:	00cb      	lsls	r3, r1, #3
 800b838:	4651      	mov	r1, sl
 800b83a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b83e:	4651      	mov	r1, sl
 800b840:	00ca      	lsls	r2, r1, #3
 800b842:	4610      	mov	r0, r2
 800b844:	4619      	mov	r1, r3
 800b846:	4603      	mov	r3, r0
 800b848:	4642      	mov	r2, r8
 800b84a:	189b      	adds	r3, r3, r2
 800b84c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b850:	464b      	mov	r3, r9
 800b852:	460a      	mov	r2, r1
 800b854:	eb42 0303 	adc.w	r3, r2, r3
 800b858:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b85c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b860:	685b      	ldr	r3, [r3, #4]
 800b862:	2200      	movs	r2, #0
 800b864:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b868:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b86c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b870:	460b      	mov	r3, r1
 800b872:	18db      	adds	r3, r3, r3
 800b874:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b876:	4613      	mov	r3, r2
 800b878:	eb42 0303 	adc.w	r3, r2, r3
 800b87c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b87e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b882:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b886:	f7f5 fa67 	bl	8000d58 <__aeabi_uldivmod>
 800b88a:	4602      	mov	r2, r0
 800b88c:	460b      	mov	r3, r1
 800b88e:	4b0d      	ldr	r3, [pc, #52]	@ (800b8c4 <UART_SetConfig+0x2d4>)
 800b890:	fba3 1302 	umull	r1, r3, r3, r2
 800b894:	095b      	lsrs	r3, r3, #5
 800b896:	2164      	movs	r1, #100	@ 0x64
 800b898:	fb01 f303 	mul.w	r3, r1, r3
 800b89c:	1ad3      	subs	r3, r2, r3
 800b89e:	00db      	lsls	r3, r3, #3
 800b8a0:	3332      	adds	r3, #50	@ 0x32
 800b8a2:	4a08      	ldr	r2, [pc, #32]	@ (800b8c4 <UART_SetConfig+0x2d4>)
 800b8a4:	fba2 2303 	umull	r2, r3, r2, r3
 800b8a8:	095b      	lsrs	r3, r3, #5
 800b8aa:	f003 0207 	and.w	r2, r3, #7
 800b8ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	4422      	add	r2, r4
 800b8b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b8b8:	e106      	b.n	800bac8 <UART_SetConfig+0x4d8>
 800b8ba:	bf00      	nop
 800b8bc:	40011000 	.word	0x40011000
 800b8c0:	40011400 	.word	0x40011400
 800b8c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b8c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b8d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b8d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b8da:	4642      	mov	r2, r8
 800b8dc:	464b      	mov	r3, r9
 800b8de:	1891      	adds	r1, r2, r2
 800b8e0:	6239      	str	r1, [r7, #32]
 800b8e2:	415b      	adcs	r3, r3
 800b8e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b8ea:	4641      	mov	r1, r8
 800b8ec:	1854      	adds	r4, r2, r1
 800b8ee:	4649      	mov	r1, r9
 800b8f0:	eb43 0501 	adc.w	r5, r3, r1
 800b8f4:	f04f 0200 	mov.w	r2, #0
 800b8f8:	f04f 0300 	mov.w	r3, #0
 800b8fc:	00eb      	lsls	r3, r5, #3
 800b8fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b902:	00e2      	lsls	r2, r4, #3
 800b904:	4614      	mov	r4, r2
 800b906:	461d      	mov	r5, r3
 800b908:	4643      	mov	r3, r8
 800b90a:	18e3      	adds	r3, r4, r3
 800b90c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b910:	464b      	mov	r3, r9
 800b912:	eb45 0303 	adc.w	r3, r5, r3
 800b916:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b91a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b91e:	685b      	ldr	r3, [r3, #4]
 800b920:	2200      	movs	r2, #0
 800b922:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b926:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b92a:	f04f 0200 	mov.w	r2, #0
 800b92e:	f04f 0300 	mov.w	r3, #0
 800b932:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b936:	4629      	mov	r1, r5
 800b938:	008b      	lsls	r3, r1, #2
 800b93a:	4621      	mov	r1, r4
 800b93c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b940:	4621      	mov	r1, r4
 800b942:	008a      	lsls	r2, r1, #2
 800b944:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b948:	f7f5 fa06 	bl	8000d58 <__aeabi_uldivmod>
 800b94c:	4602      	mov	r2, r0
 800b94e:	460b      	mov	r3, r1
 800b950:	4b60      	ldr	r3, [pc, #384]	@ (800bad4 <UART_SetConfig+0x4e4>)
 800b952:	fba3 2302 	umull	r2, r3, r3, r2
 800b956:	095b      	lsrs	r3, r3, #5
 800b958:	011c      	lsls	r4, r3, #4
 800b95a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b95e:	2200      	movs	r2, #0
 800b960:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b964:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b968:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b96c:	4642      	mov	r2, r8
 800b96e:	464b      	mov	r3, r9
 800b970:	1891      	adds	r1, r2, r2
 800b972:	61b9      	str	r1, [r7, #24]
 800b974:	415b      	adcs	r3, r3
 800b976:	61fb      	str	r3, [r7, #28]
 800b978:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b97c:	4641      	mov	r1, r8
 800b97e:	1851      	adds	r1, r2, r1
 800b980:	6139      	str	r1, [r7, #16]
 800b982:	4649      	mov	r1, r9
 800b984:	414b      	adcs	r3, r1
 800b986:	617b      	str	r3, [r7, #20]
 800b988:	f04f 0200 	mov.w	r2, #0
 800b98c:	f04f 0300 	mov.w	r3, #0
 800b990:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b994:	4659      	mov	r1, fp
 800b996:	00cb      	lsls	r3, r1, #3
 800b998:	4651      	mov	r1, sl
 800b99a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b99e:	4651      	mov	r1, sl
 800b9a0:	00ca      	lsls	r2, r1, #3
 800b9a2:	4610      	mov	r0, r2
 800b9a4:	4619      	mov	r1, r3
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	4642      	mov	r2, r8
 800b9aa:	189b      	adds	r3, r3, r2
 800b9ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b9b0:	464b      	mov	r3, r9
 800b9b2:	460a      	mov	r2, r1
 800b9b4:	eb42 0303 	adc.w	r3, r2, r3
 800b9b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b9bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b9c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b9c8:	f04f 0200 	mov.w	r2, #0
 800b9cc:	f04f 0300 	mov.w	r3, #0
 800b9d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b9d4:	4649      	mov	r1, r9
 800b9d6:	008b      	lsls	r3, r1, #2
 800b9d8:	4641      	mov	r1, r8
 800b9da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b9de:	4641      	mov	r1, r8
 800b9e0:	008a      	lsls	r2, r1, #2
 800b9e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b9e6:	f7f5 f9b7 	bl	8000d58 <__aeabi_uldivmod>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	4611      	mov	r1, r2
 800b9f0:	4b38      	ldr	r3, [pc, #224]	@ (800bad4 <UART_SetConfig+0x4e4>)
 800b9f2:	fba3 2301 	umull	r2, r3, r3, r1
 800b9f6:	095b      	lsrs	r3, r3, #5
 800b9f8:	2264      	movs	r2, #100	@ 0x64
 800b9fa:	fb02 f303 	mul.w	r3, r2, r3
 800b9fe:	1acb      	subs	r3, r1, r3
 800ba00:	011b      	lsls	r3, r3, #4
 800ba02:	3332      	adds	r3, #50	@ 0x32
 800ba04:	4a33      	ldr	r2, [pc, #204]	@ (800bad4 <UART_SetConfig+0x4e4>)
 800ba06:	fba2 2303 	umull	r2, r3, r2, r3
 800ba0a:	095b      	lsrs	r3, r3, #5
 800ba0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ba10:	441c      	add	r4, r3
 800ba12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ba16:	2200      	movs	r2, #0
 800ba18:	673b      	str	r3, [r7, #112]	@ 0x70
 800ba1a:	677a      	str	r2, [r7, #116]	@ 0x74
 800ba1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ba20:	4642      	mov	r2, r8
 800ba22:	464b      	mov	r3, r9
 800ba24:	1891      	adds	r1, r2, r2
 800ba26:	60b9      	str	r1, [r7, #8]
 800ba28:	415b      	adcs	r3, r3
 800ba2a:	60fb      	str	r3, [r7, #12]
 800ba2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ba30:	4641      	mov	r1, r8
 800ba32:	1851      	adds	r1, r2, r1
 800ba34:	6039      	str	r1, [r7, #0]
 800ba36:	4649      	mov	r1, r9
 800ba38:	414b      	adcs	r3, r1
 800ba3a:	607b      	str	r3, [r7, #4]
 800ba3c:	f04f 0200 	mov.w	r2, #0
 800ba40:	f04f 0300 	mov.w	r3, #0
 800ba44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ba48:	4659      	mov	r1, fp
 800ba4a:	00cb      	lsls	r3, r1, #3
 800ba4c:	4651      	mov	r1, sl
 800ba4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba52:	4651      	mov	r1, sl
 800ba54:	00ca      	lsls	r2, r1, #3
 800ba56:	4610      	mov	r0, r2
 800ba58:	4619      	mov	r1, r3
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	4642      	mov	r2, r8
 800ba5e:	189b      	adds	r3, r3, r2
 800ba60:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba62:	464b      	mov	r3, r9
 800ba64:	460a      	mov	r2, r1
 800ba66:	eb42 0303 	adc.w	r3, r2, r3
 800ba6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ba6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ba70:	685b      	ldr	r3, [r3, #4]
 800ba72:	2200      	movs	r2, #0
 800ba74:	663b      	str	r3, [r7, #96]	@ 0x60
 800ba76:	667a      	str	r2, [r7, #100]	@ 0x64
 800ba78:	f04f 0200 	mov.w	r2, #0
 800ba7c:	f04f 0300 	mov.w	r3, #0
 800ba80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ba84:	4649      	mov	r1, r9
 800ba86:	008b      	lsls	r3, r1, #2
 800ba88:	4641      	mov	r1, r8
 800ba8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba8e:	4641      	mov	r1, r8
 800ba90:	008a      	lsls	r2, r1, #2
 800ba92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ba96:	f7f5 f95f 	bl	8000d58 <__aeabi_uldivmod>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	4b0d      	ldr	r3, [pc, #52]	@ (800bad4 <UART_SetConfig+0x4e4>)
 800baa0:	fba3 1302 	umull	r1, r3, r3, r2
 800baa4:	095b      	lsrs	r3, r3, #5
 800baa6:	2164      	movs	r1, #100	@ 0x64
 800baa8:	fb01 f303 	mul.w	r3, r1, r3
 800baac:	1ad3      	subs	r3, r2, r3
 800baae:	011b      	lsls	r3, r3, #4
 800bab0:	3332      	adds	r3, #50	@ 0x32
 800bab2:	4a08      	ldr	r2, [pc, #32]	@ (800bad4 <UART_SetConfig+0x4e4>)
 800bab4:	fba2 2303 	umull	r2, r3, r2, r3
 800bab8:	095b      	lsrs	r3, r3, #5
 800baba:	f003 020f 	and.w	r2, r3, #15
 800babe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	4422      	add	r2, r4
 800bac6:	609a      	str	r2, [r3, #8]
}
 800bac8:	bf00      	nop
 800baca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800bace:	46bd      	mov	sp, r7
 800bad0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bad4:	51eb851f 	.word	0x51eb851f

0800bad8 <malloc>:
 800bad8:	4b02      	ldr	r3, [pc, #8]	@ (800bae4 <malloc+0xc>)
 800bada:	4601      	mov	r1, r0
 800badc:	6818      	ldr	r0, [r3, #0]
 800bade:	f000 b82d 	b.w	800bb3c <_malloc_r>
 800bae2:	bf00      	nop
 800bae4:	20000188 	.word	0x20000188

0800bae8 <free>:
 800bae8:	4b02      	ldr	r3, [pc, #8]	@ (800baf4 <free+0xc>)
 800baea:	4601      	mov	r1, r0
 800baec:	6818      	ldr	r0, [r3, #0]
 800baee:	f001 b87b 	b.w	800cbe8 <_free_r>
 800baf2:	bf00      	nop
 800baf4:	20000188 	.word	0x20000188

0800baf8 <sbrk_aligned>:
 800baf8:	b570      	push	{r4, r5, r6, lr}
 800bafa:	4e0f      	ldr	r6, [pc, #60]	@ (800bb38 <sbrk_aligned+0x40>)
 800bafc:	460c      	mov	r4, r1
 800bafe:	6831      	ldr	r1, [r6, #0]
 800bb00:	4605      	mov	r5, r0
 800bb02:	b911      	cbnz	r1, 800bb0a <sbrk_aligned+0x12>
 800bb04:	f001 f808 	bl	800cb18 <_sbrk_r>
 800bb08:	6030      	str	r0, [r6, #0]
 800bb0a:	4621      	mov	r1, r4
 800bb0c:	4628      	mov	r0, r5
 800bb0e:	f001 f803 	bl	800cb18 <_sbrk_r>
 800bb12:	1c43      	adds	r3, r0, #1
 800bb14:	d103      	bne.n	800bb1e <sbrk_aligned+0x26>
 800bb16:	f04f 34ff 	mov.w	r4, #4294967295
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	bd70      	pop	{r4, r5, r6, pc}
 800bb1e:	1cc4      	adds	r4, r0, #3
 800bb20:	f024 0403 	bic.w	r4, r4, #3
 800bb24:	42a0      	cmp	r0, r4
 800bb26:	d0f8      	beq.n	800bb1a <sbrk_aligned+0x22>
 800bb28:	1a21      	subs	r1, r4, r0
 800bb2a:	4628      	mov	r0, r5
 800bb2c:	f000 fff4 	bl	800cb18 <_sbrk_r>
 800bb30:	3001      	adds	r0, #1
 800bb32:	d1f2      	bne.n	800bb1a <sbrk_aligned+0x22>
 800bb34:	e7ef      	b.n	800bb16 <sbrk_aligned+0x1e>
 800bb36:	bf00      	nop
 800bb38:	200008cc 	.word	0x200008cc

0800bb3c <_malloc_r>:
 800bb3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb40:	1ccd      	adds	r5, r1, #3
 800bb42:	f025 0503 	bic.w	r5, r5, #3
 800bb46:	3508      	adds	r5, #8
 800bb48:	2d0c      	cmp	r5, #12
 800bb4a:	bf38      	it	cc
 800bb4c:	250c      	movcc	r5, #12
 800bb4e:	2d00      	cmp	r5, #0
 800bb50:	4606      	mov	r6, r0
 800bb52:	db01      	blt.n	800bb58 <_malloc_r+0x1c>
 800bb54:	42a9      	cmp	r1, r5
 800bb56:	d904      	bls.n	800bb62 <_malloc_r+0x26>
 800bb58:	230c      	movs	r3, #12
 800bb5a:	6033      	str	r3, [r6, #0]
 800bb5c:	2000      	movs	r0, #0
 800bb5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc38 <_malloc_r+0xfc>
 800bb66:	f000 f869 	bl	800bc3c <__malloc_lock>
 800bb6a:	f8d8 3000 	ldr.w	r3, [r8]
 800bb6e:	461c      	mov	r4, r3
 800bb70:	bb44      	cbnz	r4, 800bbc4 <_malloc_r+0x88>
 800bb72:	4629      	mov	r1, r5
 800bb74:	4630      	mov	r0, r6
 800bb76:	f7ff ffbf 	bl	800baf8 <sbrk_aligned>
 800bb7a:	1c43      	adds	r3, r0, #1
 800bb7c:	4604      	mov	r4, r0
 800bb7e:	d158      	bne.n	800bc32 <_malloc_r+0xf6>
 800bb80:	f8d8 4000 	ldr.w	r4, [r8]
 800bb84:	4627      	mov	r7, r4
 800bb86:	2f00      	cmp	r7, #0
 800bb88:	d143      	bne.n	800bc12 <_malloc_r+0xd6>
 800bb8a:	2c00      	cmp	r4, #0
 800bb8c:	d04b      	beq.n	800bc26 <_malloc_r+0xea>
 800bb8e:	6823      	ldr	r3, [r4, #0]
 800bb90:	4639      	mov	r1, r7
 800bb92:	4630      	mov	r0, r6
 800bb94:	eb04 0903 	add.w	r9, r4, r3
 800bb98:	f000 ffbe 	bl	800cb18 <_sbrk_r>
 800bb9c:	4581      	cmp	r9, r0
 800bb9e:	d142      	bne.n	800bc26 <_malloc_r+0xea>
 800bba0:	6821      	ldr	r1, [r4, #0]
 800bba2:	1a6d      	subs	r5, r5, r1
 800bba4:	4629      	mov	r1, r5
 800bba6:	4630      	mov	r0, r6
 800bba8:	f7ff ffa6 	bl	800baf8 <sbrk_aligned>
 800bbac:	3001      	adds	r0, #1
 800bbae:	d03a      	beq.n	800bc26 <_malloc_r+0xea>
 800bbb0:	6823      	ldr	r3, [r4, #0]
 800bbb2:	442b      	add	r3, r5
 800bbb4:	6023      	str	r3, [r4, #0]
 800bbb6:	f8d8 3000 	ldr.w	r3, [r8]
 800bbba:	685a      	ldr	r2, [r3, #4]
 800bbbc:	bb62      	cbnz	r2, 800bc18 <_malloc_r+0xdc>
 800bbbe:	f8c8 7000 	str.w	r7, [r8]
 800bbc2:	e00f      	b.n	800bbe4 <_malloc_r+0xa8>
 800bbc4:	6822      	ldr	r2, [r4, #0]
 800bbc6:	1b52      	subs	r2, r2, r5
 800bbc8:	d420      	bmi.n	800bc0c <_malloc_r+0xd0>
 800bbca:	2a0b      	cmp	r2, #11
 800bbcc:	d917      	bls.n	800bbfe <_malloc_r+0xc2>
 800bbce:	1961      	adds	r1, r4, r5
 800bbd0:	42a3      	cmp	r3, r4
 800bbd2:	6025      	str	r5, [r4, #0]
 800bbd4:	bf18      	it	ne
 800bbd6:	6059      	strne	r1, [r3, #4]
 800bbd8:	6863      	ldr	r3, [r4, #4]
 800bbda:	bf08      	it	eq
 800bbdc:	f8c8 1000 	streq.w	r1, [r8]
 800bbe0:	5162      	str	r2, [r4, r5]
 800bbe2:	604b      	str	r3, [r1, #4]
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	f000 f82f 	bl	800bc48 <__malloc_unlock>
 800bbea:	f104 000b 	add.w	r0, r4, #11
 800bbee:	1d23      	adds	r3, r4, #4
 800bbf0:	f020 0007 	bic.w	r0, r0, #7
 800bbf4:	1ac2      	subs	r2, r0, r3
 800bbf6:	bf1c      	itt	ne
 800bbf8:	1a1b      	subne	r3, r3, r0
 800bbfa:	50a3      	strne	r3, [r4, r2]
 800bbfc:	e7af      	b.n	800bb5e <_malloc_r+0x22>
 800bbfe:	6862      	ldr	r2, [r4, #4]
 800bc00:	42a3      	cmp	r3, r4
 800bc02:	bf0c      	ite	eq
 800bc04:	f8c8 2000 	streq.w	r2, [r8]
 800bc08:	605a      	strne	r2, [r3, #4]
 800bc0a:	e7eb      	b.n	800bbe4 <_malloc_r+0xa8>
 800bc0c:	4623      	mov	r3, r4
 800bc0e:	6864      	ldr	r4, [r4, #4]
 800bc10:	e7ae      	b.n	800bb70 <_malloc_r+0x34>
 800bc12:	463c      	mov	r4, r7
 800bc14:	687f      	ldr	r7, [r7, #4]
 800bc16:	e7b6      	b.n	800bb86 <_malloc_r+0x4a>
 800bc18:	461a      	mov	r2, r3
 800bc1a:	685b      	ldr	r3, [r3, #4]
 800bc1c:	42a3      	cmp	r3, r4
 800bc1e:	d1fb      	bne.n	800bc18 <_malloc_r+0xdc>
 800bc20:	2300      	movs	r3, #0
 800bc22:	6053      	str	r3, [r2, #4]
 800bc24:	e7de      	b.n	800bbe4 <_malloc_r+0xa8>
 800bc26:	230c      	movs	r3, #12
 800bc28:	6033      	str	r3, [r6, #0]
 800bc2a:	4630      	mov	r0, r6
 800bc2c:	f000 f80c 	bl	800bc48 <__malloc_unlock>
 800bc30:	e794      	b.n	800bb5c <_malloc_r+0x20>
 800bc32:	6005      	str	r5, [r0, #0]
 800bc34:	e7d6      	b.n	800bbe4 <_malloc_r+0xa8>
 800bc36:	bf00      	nop
 800bc38:	200008d0 	.word	0x200008d0

0800bc3c <__malloc_lock>:
 800bc3c:	4801      	ldr	r0, [pc, #4]	@ (800bc44 <__malloc_lock+0x8>)
 800bc3e:	f000 bfb8 	b.w	800cbb2 <__retarget_lock_acquire_recursive>
 800bc42:	bf00      	nop
 800bc44:	20000a14 	.word	0x20000a14

0800bc48 <__malloc_unlock>:
 800bc48:	4801      	ldr	r0, [pc, #4]	@ (800bc50 <__malloc_unlock+0x8>)
 800bc4a:	f000 bfb3 	b.w	800cbb4 <__retarget_lock_release_recursive>
 800bc4e:	bf00      	nop
 800bc50:	20000a14 	.word	0x20000a14

0800bc54 <sulp>:
 800bc54:	b570      	push	{r4, r5, r6, lr}
 800bc56:	4604      	mov	r4, r0
 800bc58:	460d      	mov	r5, r1
 800bc5a:	ec45 4b10 	vmov	d0, r4, r5
 800bc5e:	4616      	mov	r6, r2
 800bc60:	f001 fecc 	bl	800d9fc <__ulp>
 800bc64:	ec51 0b10 	vmov	r0, r1, d0
 800bc68:	b17e      	cbz	r6, 800bc8a <sulp+0x36>
 800bc6a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bc6e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	dd09      	ble.n	800bc8a <sulp+0x36>
 800bc76:	051b      	lsls	r3, r3, #20
 800bc78:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800bc7c:	2400      	movs	r4, #0
 800bc7e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800bc82:	4622      	mov	r2, r4
 800bc84:	462b      	mov	r3, r5
 800bc86:	f7f4 fccf 	bl	8000628 <__aeabi_dmul>
 800bc8a:	ec41 0b10 	vmov	d0, r0, r1
 800bc8e:	bd70      	pop	{r4, r5, r6, pc}

0800bc90 <_strtod_l>:
 800bc90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc94:	b09f      	sub	sp, #124	@ 0x7c
 800bc96:	460c      	mov	r4, r1
 800bc98:	9217      	str	r2, [sp, #92]	@ 0x5c
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	921a      	str	r2, [sp, #104]	@ 0x68
 800bc9e:	9005      	str	r0, [sp, #20]
 800bca0:	f04f 0a00 	mov.w	sl, #0
 800bca4:	f04f 0b00 	mov.w	fp, #0
 800bca8:	460a      	mov	r2, r1
 800bcaa:	9219      	str	r2, [sp, #100]	@ 0x64
 800bcac:	7811      	ldrb	r1, [r2, #0]
 800bcae:	292b      	cmp	r1, #43	@ 0x2b
 800bcb0:	d04a      	beq.n	800bd48 <_strtod_l+0xb8>
 800bcb2:	d838      	bhi.n	800bd26 <_strtod_l+0x96>
 800bcb4:	290d      	cmp	r1, #13
 800bcb6:	d832      	bhi.n	800bd1e <_strtod_l+0x8e>
 800bcb8:	2908      	cmp	r1, #8
 800bcba:	d832      	bhi.n	800bd22 <_strtod_l+0x92>
 800bcbc:	2900      	cmp	r1, #0
 800bcbe:	d03b      	beq.n	800bd38 <_strtod_l+0xa8>
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bcc4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800bcc6:	782a      	ldrb	r2, [r5, #0]
 800bcc8:	2a30      	cmp	r2, #48	@ 0x30
 800bcca:	f040 80b3 	bne.w	800be34 <_strtod_l+0x1a4>
 800bcce:	786a      	ldrb	r2, [r5, #1]
 800bcd0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bcd4:	2a58      	cmp	r2, #88	@ 0x58
 800bcd6:	d16e      	bne.n	800bdb6 <_strtod_l+0x126>
 800bcd8:	9302      	str	r3, [sp, #8]
 800bcda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bcdc:	9301      	str	r3, [sp, #4]
 800bcde:	ab1a      	add	r3, sp, #104	@ 0x68
 800bce0:	9300      	str	r3, [sp, #0]
 800bce2:	4a8e      	ldr	r2, [pc, #568]	@ (800bf1c <_strtod_l+0x28c>)
 800bce4:	9805      	ldr	r0, [sp, #20]
 800bce6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800bce8:	a919      	add	r1, sp, #100	@ 0x64
 800bcea:	f001 f82f 	bl	800cd4c <__gethex>
 800bcee:	f010 060f 	ands.w	r6, r0, #15
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	d005      	beq.n	800bd02 <_strtod_l+0x72>
 800bcf6:	2e06      	cmp	r6, #6
 800bcf8:	d128      	bne.n	800bd4c <_strtod_l+0xbc>
 800bcfa:	3501      	adds	r5, #1
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	9519      	str	r5, [sp, #100]	@ 0x64
 800bd00:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	f040 858e 	bne.w	800c826 <_strtod_l+0xb96>
 800bd0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd0c:	b1cb      	cbz	r3, 800bd42 <_strtod_l+0xb2>
 800bd0e:	4652      	mov	r2, sl
 800bd10:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800bd14:	ec43 2b10 	vmov	d0, r2, r3
 800bd18:	b01f      	add	sp, #124	@ 0x7c
 800bd1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd1e:	2920      	cmp	r1, #32
 800bd20:	d1ce      	bne.n	800bcc0 <_strtod_l+0x30>
 800bd22:	3201      	adds	r2, #1
 800bd24:	e7c1      	b.n	800bcaa <_strtod_l+0x1a>
 800bd26:	292d      	cmp	r1, #45	@ 0x2d
 800bd28:	d1ca      	bne.n	800bcc0 <_strtod_l+0x30>
 800bd2a:	2101      	movs	r1, #1
 800bd2c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bd2e:	1c51      	adds	r1, r2, #1
 800bd30:	9119      	str	r1, [sp, #100]	@ 0x64
 800bd32:	7852      	ldrb	r2, [r2, #1]
 800bd34:	2a00      	cmp	r2, #0
 800bd36:	d1c5      	bne.n	800bcc4 <_strtod_l+0x34>
 800bd38:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bd3a:	9419      	str	r4, [sp, #100]	@ 0x64
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	f040 8570 	bne.w	800c822 <_strtod_l+0xb92>
 800bd42:	4652      	mov	r2, sl
 800bd44:	465b      	mov	r3, fp
 800bd46:	e7e5      	b.n	800bd14 <_strtod_l+0x84>
 800bd48:	2100      	movs	r1, #0
 800bd4a:	e7ef      	b.n	800bd2c <_strtod_l+0x9c>
 800bd4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bd4e:	b13a      	cbz	r2, 800bd60 <_strtod_l+0xd0>
 800bd50:	2135      	movs	r1, #53	@ 0x35
 800bd52:	a81c      	add	r0, sp, #112	@ 0x70
 800bd54:	f001 ff4c 	bl	800dbf0 <__copybits>
 800bd58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd5a:	9805      	ldr	r0, [sp, #20]
 800bd5c:	f001 fb1a 	bl	800d394 <_Bfree>
 800bd60:	3e01      	subs	r6, #1
 800bd62:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800bd64:	2e04      	cmp	r6, #4
 800bd66:	d806      	bhi.n	800bd76 <_strtod_l+0xe6>
 800bd68:	e8df f006 	tbb	[pc, r6]
 800bd6c:	201d0314 	.word	0x201d0314
 800bd70:	14          	.byte	0x14
 800bd71:	00          	.byte	0x00
 800bd72:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800bd76:	05e1      	lsls	r1, r4, #23
 800bd78:	bf48      	it	mi
 800bd7a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800bd7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bd82:	0d1b      	lsrs	r3, r3, #20
 800bd84:	051b      	lsls	r3, r3, #20
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d1bb      	bne.n	800bd02 <_strtod_l+0x72>
 800bd8a:	f000 fee7 	bl	800cb5c <__errno>
 800bd8e:	2322      	movs	r3, #34	@ 0x22
 800bd90:	6003      	str	r3, [r0, #0]
 800bd92:	e7b6      	b.n	800bd02 <_strtod_l+0x72>
 800bd94:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800bd98:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bd9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800bda0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bda4:	e7e7      	b.n	800bd76 <_strtod_l+0xe6>
 800bda6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800bf24 <_strtod_l+0x294>
 800bdaa:	e7e4      	b.n	800bd76 <_strtod_l+0xe6>
 800bdac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800bdb0:	f04f 3aff 	mov.w	sl, #4294967295
 800bdb4:	e7df      	b.n	800bd76 <_strtod_l+0xe6>
 800bdb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bdb8:	1c5a      	adds	r2, r3, #1
 800bdba:	9219      	str	r2, [sp, #100]	@ 0x64
 800bdbc:	785b      	ldrb	r3, [r3, #1]
 800bdbe:	2b30      	cmp	r3, #48	@ 0x30
 800bdc0:	d0f9      	beq.n	800bdb6 <_strtod_l+0x126>
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d09d      	beq.n	800bd02 <_strtod_l+0x72>
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bdcc:	930c      	str	r3, [sp, #48]	@ 0x30
 800bdce:	2300      	movs	r3, #0
 800bdd0:	9308      	str	r3, [sp, #32]
 800bdd2:	930a      	str	r3, [sp, #40]	@ 0x28
 800bdd4:	461f      	mov	r7, r3
 800bdd6:	220a      	movs	r2, #10
 800bdd8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800bdda:	7805      	ldrb	r5, [r0, #0]
 800bddc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800bde0:	b2d9      	uxtb	r1, r3
 800bde2:	2909      	cmp	r1, #9
 800bde4:	d928      	bls.n	800be38 <_strtod_l+0x1a8>
 800bde6:	494e      	ldr	r1, [pc, #312]	@ (800bf20 <_strtod_l+0x290>)
 800bde8:	2201      	movs	r2, #1
 800bdea:	f000 fe4e 	bl	800ca8a <strncmp>
 800bdee:	2800      	cmp	r0, #0
 800bdf0:	d032      	beq.n	800be58 <_strtod_l+0x1c8>
 800bdf2:	2000      	movs	r0, #0
 800bdf4:	462a      	mov	r2, r5
 800bdf6:	4681      	mov	r9, r0
 800bdf8:	463d      	mov	r5, r7
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	2a65      	cmp	r2, #101	@ 0x65
 800bdfe:	d001      	beq.n	800be04 <_strtod_l+0x174>
 800be00:	2a45      	cmp	r2, #69	@ 0x45
 800be02:	d114      	bne.n	800be2e <_strtod_l+0x19e>
 800be04:	b91d      	cbnz	r5, 800be0e <_strtod_l+0x17e>
 800be06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be08:	4302      	orrs	r2, r0
 800be0a:	d095      	beq.n	800bd38 <_strtod_l+0xa8>
 800be0c:	2500      	movs	r5, #0
 800be0e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800be10:	1c62      	adds	r2, r4, #1
 800be12:	9219      	str	r2, [sp, #100]	@ 0x64
 800be14:	7862      	ldrb	r2, [r4, #1]
 800be16:	2a2b      	cmp	r2, #43	@ 0x2b
 800be18:	d077      	beq.n	800bf0a <_strtod_l+0x27a>
 800be1a:	2a2d      	cmp	r2, #45	@ 0x2d
 800be1c:	d07b      	beq.n	800bf16 <_strtod_l+0x286>
 800be1e:	f04f 0c00 	mov.w	ip, #0
 800be22:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800be26:	2909      	cmp	r1, #9
 800be28:	f240 8082 	bls.w	800bf30 <_strtod_l+0x2a0>
 800be2c:	9419      	str	r4, [sp, #100]	@ 0x64
 800be2e:	f04f 0800 	mov.w	r8, #0
 800be32:	e0a2      	b.n	800bf7a <_strtod_l+0x2ea>
 800be34:	2300      	movs	r3, #0
 800be36:	e7c7      	b.n	800bdc8 <_strtod_l+0x138>
 800be38:	2f08      	cmp	r7, #8
 800be3a:	bfd5      	itete	le
 800be3c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800be3e:	9908      	ldrgt	r1, [sp, #32]
 800be40:	fb02 3301 	mlale	r3, r2, r1, r3
 800be44:	fb02 3301 	mlagt	r3, r2, r1, r3
 800be48:	f100 0001 	add.w	r0, r0, #1
 800be4c:	bfd4      	ite	le
 800be4e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800be50:	9308      	strgt	r3, [sp, #32]
 800be52:	3701      	adds	r7, #1
 800be54:	9019      	str	r0, [sp, #100]	@ 0x64
 800be56:	e7bf      	b.n	800bdd8 <_strtod_l+0x148>
 800be58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be5a:	1c5a      	adds	r2, r3, #1
 800be5c:	9219      	str	r2, [sp, #100]	@ 0x64
 800be5e:	785a      	ldrb	r2, [r3, #1]
 800be60:	b37f      	cbz	r7, 800bec2 <_strtod_l+0x232>
 800be62:	4681      	mov	r9, r0
 800be64:	463d      	mov	r5, r7
 800be66:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800be6a:	2b09      	cmp	r3, #9
 800be6c:	d912      	bls.n	800be94 <_strtod_l+0x204>
 800be6e:	2301      	movs	r3, #1
 800be70:	e7c4      	b.n	800bdfc <_strtod_l+0x16c>
 800be72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be74:	1c5a      	adds	r2, r3, #1
 800be76:	9219      	str	r2, [sp, #100]	@ 0x64
 800be78:	785a      	ldrb	r2, [r3, #1]
 800be7a:	3001      	adds	r0, #1
 800be7c:	2a30      	cmp	r2, #48	@ 0x30
 800be7e:	d0f8      	beq.n	800be72 <_strtod_l+0x1e2>
 800be80:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800be84:	2b08      	cmp	r3, #8
 800be86:	f200 84d3 	bhi.w	800c830 <_strtod_l+0xba0>
 800be8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be8c:	930c      	str	r3, [sp, #48]	@ 0x30
 800be8e:	4681      	mov	r9, r0
 800be90:	2000      	movs	r0, #0
 800be92:	4605      	mov	r5, r0
 800be94:	3a30      	subs	r2, #48	@ 0x30
 800be96:	f100 0301 	add.w	r3, r0, #1
 800be9a:	d02a      	beq.n	800bef2 <_strtod_l+0x262>
 800be9c:	4499      	add	r9, r3
 800be9e:	eb00 0c05 	add.w	ip, r0, r5
 800bea2:	462b      	mov	r3, r5
 800bea4:	210a      	movs	r1, #10
 800bea6:	4563      	cmp	r3, ip
 800bea8:	d10d      	bne.n	800bec6 <_strtod_l+0x236>
 800beaa:	1c69      	adds	r1, r5, #1
 800beac:	4401      	add	r1, r0
 800beae:	4428      	add	r0, r5
 800beb0:	2808      	cmp	r0, #8
 800beb2:	dc16      	bgt.n	800bee2 <_strtod_l+0x252>
 800beb4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800beb6:	230a      	movs	r3, #10
 800beb8:	fb03 2300 	mla	r3, r3, r0, r2
 800bebc:	930a      	str	r3, [sp, #40]	@ 0x28
 800bebe:	2300      	movs	r3, #0
 800bec0:	e018      	b.n	800bef4 <_strtod_l+0x264>
 800bec2:	4638      	mov	r0, r7
 800bec4:	e7da      	b.n	800be7c <_strtod_l+0x1ec>
 800bec6:	2b08      	cmp	r3, #8
 800bec8:	f103 0301 	add.w	r3, r3, #1
 800becc:	dc03      	bgt.n	800bed6 <_strtod_l+0x246>
 800bece:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bed0:	434e      	muls	r6, r1
 800bed2:	960a      	str	r6, [sp, #40]	@ 0x28
 800bed4:	e7e7      	b.n	800bea6 <_strtod_l+0x216>
 800bed6:	2b10      	cmp	r3, #16
 800bed8:	bfde      	ittt	le
 800beda:	9e08      	ldrle	r6, [sp, #32]
 800bedc:	434e      	mulle	r6, r1
 800bede:	9608      	strle	r6, [sp, #32]
 800bee0:	e7e1      	b.n	800bea6 <_strtod_l+0x216>
 800bee2:	280f      	cmp	r0, #15
 800bee4:	dceb      	bgt.n	800bebe <_strtod_l+0x22e>
 800bee6:	9808      	ldr	r0, [sp, #32]
 800bee8:	230a      	movs	r3, #10
 800beea:	fb03 2300 	mla	r3, r3, r0, r2
 800beee:	9308      	str	r3, [sp, #32]
 800bef0:	e7e5      	b.n	800bebe <_strtod_l+0x22e>
 800bef2:	4629      	mov	r1, r5
 800bef4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bef6:	1c50      	adds	r0, r2, #1
 800bef8:	9019      	str	r0, [sp, #100]	@ 0x64
 800befa:	7852      	ldrb	r2, [r2, #1]
 800befc:	4618      	mov	r0, r3
 800befe:	460d      	mov	r5, r1
 800bf00:	e7b1      	b.n	800be66 <_strtod_l+0x1d6>
 800bf02:	f04f 0900 	mov.w	r9, #0
 800bf06:	2301      	movs	r3, #1
 800bf08:	e77d      	b.n	800be06 <_strtod_l+0x176>
 800bf0a:	f04f 0c00 	mov.w	ip, #0
 800bf0e:	1ca2      	adds	r2, r4, #2
 800bf10:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf12:	78a2      	ldrb	r2, [r4, #2]
 800bf14:	e785      	b.n	800be22 <_strtod_l+0x192>
 800bf16:	f04f 0c01 	mov.w	ip, #1
 800bf1a:	e7f8      	b.n	800bf0e <_strtod_l+0x27e>
 800bf1c:	0800f984 	.word	0x0800f984
 800bf20:	0800f960 	.word	0x0800f960
 800bf24:	7ff00000 	.word	0x7ff00000
 800bf28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bf2a:	1c51      	adds	r1, r2, #1
 800bf2c:	9119      	str	r1, [sp, #100]	@ 0x64
 800bf2e:	7852      	ldrb	r2, [r2, #1]
 800bf30:	2a30      	cmp	r2, #48	@ 0x30
 800bf32:	d0f9      	beq.n	800bf28 <_strtod_l+0x298>
 800bf34:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800bf38:	2908      	cmp	r1, #8
 800bf3a:	f63f af78 	bhi.w	800be2e <_strtod_l+0x19e>
 800bf3e:	3a30      	subs	r2, #48	@ 0x30
 800bf40:	920e      	str	r2, [sp, #56]	@ 0x38
 800bf42:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bf44:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bf46:	f04f 080a 	mov.w	r8, #10
 800bf4a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bf4c:	1c56      	adds	r6, r2, #1
 800bf4e:	9619      	str	r6, [sp, #100]	@ 0x64
 800bf50:	7852      	ldrb	r2, [r2, #1]
 800bf52:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800bf56:	f1be 0f09 	cmp.w	lr, #9
 800bf5a:	d939      	bls.n	800bfd0 <_strtod_l+0x340>
 800bf5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bf5e:	1a76      	subs	r6, r6, r1
 800bf60:	2e08      	cmp	r6, #8
 800bf62:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800bf66:	dc03      	bgt.n	800bf70 <_strtod_l+0x2e0>
 800bf68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bf6a:	4588      	cmp	r8, r1
 800bf6c:	bfa8      	it	ge
 800bf6e:	4688      	movge	r8, r1
 800bf70:	f1bc 0f00 	cmp.w	ip, #0
 800bf74:	d001      	beq.n	800bf7a <_strtod_l+0x2ea>
 800bf76:	f1c8 0800 	rsb	r8, r8, #0
 800bf7a:	2d00      	cmp	r5, #0
 800bf7c:	d14e      	bne.n	800c01c <_strtod_l+0x38c>
 800bf7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf80:	4308      	orrs	r0, r1
 800bf82:	f47f aebe 	bne.w	800bd02 <_strtod_l+0x72>
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	f47f aed6 	bne.w	800bd38 <_strtod_l+0xa8>
 800bf8c:	2a69      	cmp	r2, #105	@ 0x69
 800bf8e:	d028      	beq.n	800bfe2 <_strtod_l+0x352>
 800bf90:	dc25      	bgt.n	800bfde <_strtod_l+0x34e>
 800bf92:	2a49      	cmp	r2, #73	@ 0x49
 800bf94:	d025      	beq.n	800bfe2 <_strtod_l+0x352>
 800bf96:	2a4e      	cmp	r2, #78	@ 0x4e
 800bf98:	f47f aece 	bne.w	800bd38 <_strtod_l+0xa8>
 800bf9c:	499b      	ldr	r1, [pc, #620]	@ (800c20c <_strtod_l+0x57c>)
 800bf9e:	a819      	add	r0, sp, #100	@ 0x64
 800bfa0:	f001 f8f6 	bl	800d190 <__match>
 800bfa4:	2800      	cmp	r0, #0
 800bfa6:	f43f aec7 	beq.w	800bd38 <_strtod_l+0xa8>
 800bfaa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	2b28      	cmp	r3, #40	@ 0x28
 800bfb0:	d12e      	bne.n	800c010 <_strtod_l+0x380>
 800bfb2:	4997      	ldr	r1, [pc, #604]	@ (800c210 <_strtod_l+0x580>)
 800bfb4:	aa1c      	add	r2, sp, #112	@ 0x70
 800bfb6:	a819      	add	r0, sp, #100	@ 0x64
 800bfb8:	f001 f8fe 	bl	800d1b8 <__hexnan>
 800bfbc:	2805      	cmp	r0, #5
 800bfbe:	d127      	bne.n	800c010 <_strtod_l+0x380>
 800bfc0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bfc2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800bfc6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800bfca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bfce:	e698      	b.n	800bd02 <_strtod_l+0x72>
 800bfd0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bfd2:	fb08 2101 	mla	r1, r8, r1, r2
 800bfd6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bfda:	920e      	str	r2, [sp, #56]	@ 0x38
 800bfdc:	e7b5      	b.n	800bf4a <_strtod_l+0x2ba>
 800bfde:	2a6e      	cmp	r2, #110	@ 0x6e
 800bfe0:	e7da      	b.n	800bf98 <_strtod_l+0x308>
 800bfe2:	498c      	ldr	r1, [pc, #560]	@ (800c214 <_strtod_l+0x584>)
 800bfe4:	a819      	add	r0, sp, #100	@ 0x64
 800bfe6:	f001 f8d3 	bl	800d190 <__match>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	f43f aea4 	beq.w	800bd38 <_strtod_l+0xa8>
 800bff0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bff2:	4989      	ldr	r1, [pc, #548]	@ (800c218 <_strtod_l+0x588>)
 800bff4:	3b01      	subs	r3, #1
 800bff6:	a819      	add	r0, sp, #100	@ 0x64
 800bff8:	9319      	str	r3, [sp, #100]	@ 0x64
 800bffa:	f001 f8c9 	bl	800d190 <__match>
 800bffe:	b910      	cbnz	r0, 800c006 <_strtod_l+0x376>
 800c000:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c002:	3301      	adds	r3, #1
 800c004:	9319      	str	r3, [sp, #100]	@ 0x64
 800c006:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800c228 <_strtod_l+0x598>
 800c00a:	f04f 0a00 	mov.w	sl, #0
 800c00e:	e678      	b.n	800bd02 <_strtod_l+0x72>
 800c010:	4882      	ldr	r0, [pc, #520]	@ (800c21c <_strtod_l+0x58c>)
 800c012:	f000 fde1 	bl	800cbd8 <nan>
 800c016:	ec5b ab10 	vmov	sl, fp, d0
 800c01a:	e672      	b.n	800bd02 <_strtod_l+0x72>
 800c01c:	eba8 0309 	sub.w	r3, r8, r9
 800c020:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c022:	9309      	str	r3, [sp, #36]	@ 0x24
 800c024:	2f00      	cmp	r7, #0
 800c026:	bf08      	it	eq
 800c028:	462f      	moveq	r7, r5
 800c02a:	2d10      	cmp	r5, #16
 800c02c:	462c      	mov	r4, r5
 800c02e:	bfa8      	it	ge
 800c030:	2410      	movge	r4, #16
 800c032:	f7f4 fa7f 	bl	8000534 <__aeabi_ui2d>
 800c036:	2d09      	cmp	r5, #9
 800c038:	4682      	mov	sl, r0
 800c03a:	468b      	mov	fp, r1
 800c03c:	dc13      	bgt.n	800c066 <_strtod_l+0x3d6>
 800c03e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c040:	2b00      	cmp	r3, #0
 800c042:	f43f ae5e 	beq.w	800bd02 <_strtod_l+0x72>
 800c046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c048:	dd78      	ble.n	800c13c <_strtod_l+0x4ac>
 800c04a:	2b16      	cmp	r3, #22
 800c04c:	dc5f      	bgt.n	800c10e <_strtod_l+0x47e>
 800c04e:	4974      	ldr	r1, [pc, #464]	@ (800c220 <_strtod_l+0x590>)
 800c050:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c054:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c058:	4652      	mov	r2, sl
 800c05a:	465b      	mov	r3, fp
 800c05c:	f7f4 fae4 	bl	8000628 <__aeabi_dmul>
 800c060:	4682      	mov	sl, r0
 800c062:	468b      	mov	fp, r1
 800c064:	e64d      	b.n	800bd02 <_strtod_l+0x72>
 800c066:	4b6e      	ldr	r3, [pc, #440]	@ (800c220 <_strtod_l+0x590>)
 800c068:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c06c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c070:	f7f4 fada 	bl	8000628 <__aeabi_dmul>
 800c074:	4682      	mov	sl, r0
 800c076:	9808      	ldr	r0, [sp, #32]
 800c078:	468b      	mov	fp, r1
 800c07a:	f7f4 fa5b 	bl	8000534 <__aeabi_ui2d>
 800c07e:	4602      	mov	r2, r0
 800c080:	460b      	mov	r3, r1
 800c082:	4650      	mov	r0, sl
 800c084:	4659      	mov	r1, fp
 800c086:	f7f4 f919 	bl	80002bc <__adddf3>
 800c08a:	2d0f      	cmp	r5, #15
 800c08c:	4682      	mov	sl, r0
 800c08e:	468b      	mov	fp, r1
 800c090:	ddd5      	ble.n	800c03e <_strtod_l+0x3ae>
 800c092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c094:	1b2c      	subs	r4, r5, r4
 800c096:	441c      	add	r4, r3
 800c098:	2c00      	cmp	r4, #0
 800c09a:	f340 8096 	ble.w	800c1ca <_strtod_l+0x53a>
 800c09e:	f014 030f 	ands.w	r3, r4, #15
 800c0a2:	d00a      	beq.n	800c0ba <_strtod_l+0x42a>
 800c0a4:	495e      	ldr	r1, [pc, #376]	@ (800c220 <_strtod_l+0x590>)
 800c0a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c0aa:	4652      	mov	r2, sl
 800c0ac:	465b      	mov	r3, fp
 800c0ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0b2:	f7f4 fab9 	bl	8000628 <__aeabi_dmul>
 800c0b6:	4682      	mov	sl, r0
 800c0b8:	468b      	mov	fp, r1
 800c0ba:	f034 040f 	bics.w	r4, r4, #15
 800c0be:	d073      	beq.n	800c1a8 <_strtod_l+0x518>
 800c0c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c0c4:	dd48      	ble.n	800c158 <_strtod_l+0x4c8>
 800c0c6:	2400      	movs	r4, #0
 800c0c8:	46a0      	mov	r8, r4
 800c0ca:	940a      	str	r4, [sp, #40]	@ 0x28
 800c0cc:	46a1      	mov	r9, r4
 800c0ce:	9a05      	ldr	r2, [sp, #20]
 800c0d0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800c228 <_strtod_l+0x598>
 800c0d4:	2322      	movs	r3, #34	@ 0x22
 800c0d6:	6013      	str	r3, [r2, #0]
 800c0d8:	f04f 0a00 	mov.w	sl, #0
 800c0dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	f43f ae0f 	beq.w	800bd02 <_strtod_l+0x72>
 800c0e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c0e6:	9805      	ldr	r0, [sp, #20]
 800c0e8:	f001 f954 	bl	800d394 <_Bfree>
 800c0ec:	9805      	ldr	r0, [sp, #20]
 800c0ee:	4649      	mov	r1, r9
 800c0f0:	f001 f950 	bl	800d394 <_Bfree>
 800c0f4:	9805      	ldr	r0, [sp, #20]
 800c0f6:	4641      	mov	r1, r8
 800c0f8:	f001 f94c 	bl	800d394 <_Bfree>
 800c0fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c0fe:	9805      	ldr	r0, [sp, #20]
 800c100:	f001 f948 	bl	800d394 <_Bfree>
 800c104:	9805      	ldr	r0, [sp, #20]
 800c106:	4621      	mov	r1, r4
 800c108:	f001 f944 	bl	800d394 <_Bfree>
 800c10c:	e5f9      	b.n	800bd02 <_strtod_l+0x72>
 800c10e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c110:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c114:	4293      	cmp	r3, r2
 800c116:	dbbc      	blt.n	800c092 <_strtod_l+0x402>
 800c118:	4c41      	ldr	r4, [pc, #260]	@ (800c220 <_strtod_l+0x590>)
 800c11a:	f1c5 050f 	rsb	r5, r5, #15
 800c11e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c122:	4652      	mov	r2, sl
 800c124:	465b      	mov	r3, fp
 800c126:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c12a:	f7f4 fa7d 	bl	8000628 <__aeabi_dmul>
 800c12e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c130:	1b5d      	subs	r5, r3, r5
 800c132:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c136:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c13a:	e78f      	b.n	800c05c <_strtod_l+0x3cc>
 800c13c:	3316      	adds	r3, #22
 800c13e:	dba8      	blt.n	800c092 <_strtod_l+0x402>
 800c140:	4b37      	ldr	r3, [pc, #220]	@ (800c220 <_strtod_l+0x590>)
 800c142:	eba9 0808 	sub.w	r8, r9, r8
 800c146:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c14a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c14e:	4650      	mov	r0, sl
 800c150:	4659      	mov	r1, fp
 800c152:	f7f4 fb93 	bl	800087c <__aeabi_ddiv>
 800c156:	e783      	b.n	800c060 <_strtod_l+0x3d0>
 800c158:	4b32      	ldr	r3, [pc, #200]	@ (800c224 <_strtod_l+0x594>)
 800c15a:	9308      	str	r3, [sp, #32]
 800c15c:	2300      	movs	r3, #0
 800c15e:	1124      	asrs	r4, r4, #4
 800c160:	4650      	mov	r0, sl
 800c162:	4659      	mov	r1, fp
 800c164:	461e      	mov	r6, r3
 800c166:	2c01      	cmp	r4, #1
 800c168:	dc21      	bgt.n	800c1ae <_strtod_l+0x51e>
 800c16a:	b10b      	cbz	r3, 800c170 <_strtod_l+0x4e0>
 800c16c:	4682      	mov	sl, r0
 800c16e:	468b      	mov	fp, r1
 800c170:	492c      	ldr	r1, [pc, #176]	@ (800c224 <_strtod_l+0x594>)
 800c172:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c176:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c17a:	4652      	mov	r2, sl
 800c17c:	465b      	mov	r3, fp
 800c17e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c182:	f7f4 fa51 	bl	8000628 <__aeabi_dmul>
 800c186:	4b28      	ldr	r3, [pc, #160]	@ (800c228 <_strtod_l+0x598>)
 800c188:	460a      	mov	r2, r1
 800c18a:	400b      	ands	r3, r1
 800c18c:	4927      	ldr	r1, [pc, #156]	@ (800c22c <_strtod_l+0x59c>)
 800c18e:	428b      	cmp	r3, r1
 800c190:	4682      	mov	sl, r0
 800c192:	d898      	bhi.n	800c0c6 <_strtod_l+0x436>
 800c194:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c198:	428b      	cmp	r3, r1
 800c19a:	bf86      	itte	hi
 800c19c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800c230 <_strtod_l+0x5a0>
 800c1a0:	f04f 3aff 	movhi.w	sl, #4294967295
 800c1a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	9308      	str	r3, [sp, #32]
 800c1ac:	e07a      	b.n	800c2a4 <_strtod_l+0x614>
 800c1ae:	07e2      	lsls	r2, r4, #31
 800c1b0:	d505      	bpl.n	800c1be <_strtod_l+0x52e>
 800c1b2:	9b08      	ldr	r3, [sp, #32]
 800c1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b8:	f7f4 fa36 	bl	8000628 <__aeabi_dmul>
 800c1bc:	2301      	movs	r3, #1
 800c1be:	9a08      	ldr	r2, [sp, #32]
 800c1c0:	3208      	adds	r2, #8
 800c1c2:	3601      	adds	r6, #1
 800c1c4:	1064      	asrs	r4, r4, #1
 800c1c6:	9208      	str	r2, [sp, #32]
 800c1c8:	e7cd      	b.n	800c166 <_strtod_l+0x4d6>
 800c1ca:	d0ed      	beq.n	800c1a8 <_strtod_l+0x518>
 800c1cc:	4264      	negs	r4, r4
 800c1ce:	f014 020f 	ands.w	r2, r4, #15
 800c1d2:	d00a      	beq.n	800c1ea <_strtod_l+0x55a>
 800c1d4:	4b12      	ldr	r3, [pc, #72]	@ (800c220 <_strtod_l+0x590>)
 800c1d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1da:	4650      	mov	r0, sl
 800c1dc:	4659      	mov	r1, fp
 800c1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e2:	f7f4 fb4b 	bl	800087c <__aeabi_ddiv>
 800c1e6:	4682      	mov	sl, r0
 800c1e8:	468b      	mov	fp, r1
 800c1ea:	1124      	asrs	r4, r4, #4
 800c1ec:	d0dc      	beq.n	800c1a8 <_strtod_l+0x518>
 800c1ee:	2c1f      	cmp	r4, #31
 800c1f0:	dd20      	ble.n	800c234 <_strtod_l+0x5a4>
 800c1f2:	2400      	movs	r4, #0
 800c1f4:	46a0      	mov	r8, r4
 800c1f6:	940a      	str	r4, [sp, #40]	@ 0x28
 800c1f8:	46a1      	mov	r9, r4
 800c1fa:	9a05      	ldr	r2, [sp, #20]
 800c1fc:	2322      	movs	r3, #34	@ 0x22
 800c1fe:	f04f 0a00 	mov.w	sl, #0
 800c202:	f04f 0b00 	mov.w	fp, #0
 800c206:	6013      	str	r3, [r2, #0]
 800c208:	e768      	b.n	800c0dc <_strtod_l+0x44c>
 800c20a:	bf00      	nop
 800c20c:	0800f96b 	.word	0x0800f96b
 800c210:	0800f970 	.word	0x0800f970
 800c214:	0800f962 	.word	0x0800f962
 800c218:	0800f965 	.word	0x0800f965
 800c21c:	0800fce4 	.word	0x0800fce4
 800c220:	0800fae0 	.word	0x0800fae0
 800c224:	0800fab8 	.word	0x0800fab8
 800c228:	7ff00000 	.word	0x7ff00000
 800c22c:	7ca00000 	.word	0x7ca00000
 800c230:	7fefffff 	.word	0x7fefffff
 800c234:	f014 0310 	ands.w	r3, r4, #16
 800c238:	bf18      	it	ne
 800c23a:	236a      	movne	r3, #106	@ 0x6a
 800c23c:	4ea9      	ldr	r6, [pc, #676]	@ (800c4e4 <_strtod_l+0x854>)
 800c23e:	9308      	str	r3, [sp, #32]
 800c240:	4650      	mov	r0, sl
 800c242:	4659      	mov	r1, fp
 800c244:	2300      	movs	r3, #0
 800c246:	07e2      	lsls	r2, r4, #31
 800c248:	d504      	bpl.n	800c254 <_strtod_l+0x5c4>
 800c24a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c24e:	f7f4 f9eb 	bl	8000628 <__aeabi_dmul>
 800c252:	2301      	movs	r3, #1
 800c254:	1064      	asrs	r4, r4, #1
 800c256:	f106 0608 	add.w	r6, r6, #8
 800c25a:	d1f4      	bne.n	800c246 <_strtod_l+0x5b6>
 800c25c:	b10b      	cbz	r3, 800c262 <_strtod_l+0x5d2>
 800c25e:	4682      	mov	sl, r0
 800c260:	468b      	mov	fp, r1
 800c262:	9b08      	ldr	r3, [sp, #32]
 800c264:	b1b3      	cbz	r3, 800c294 <_strtod_l+0x604>
 800c266:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c26a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c26e:	2b00      	cmp	r3, #0
 800c270:	4659      	mov	r1, fp
 800c272:	dd0f      	ble.n	800c294 <_strtod_l+0x604>
 800c274:	2b1f      	cmp	r3, #31
 800c276:	dd55      	ble.n	800c324 <_strtod_l+0x694>
 800c278:	2b34      	cmp	r3, #52	@ 0x34
 800c27a:	bfde      	ittt	le
 800c27c:	f04f 33ff 	movle.w	r3, #4294967295
 800c280:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c284:	4093      	lslle	r3, r2
 800c286:	f04f 0a00 	mov.w	sl, #0
 800c28a:	bfcc      	ite	gt
 800c28c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c290:	ea03 0b01 	andle.w	fp, r3, r1
 800c294:	2200      	movs	r2, #0
 800c296:	2300      	movs	r3, #0
 800c298:	4650      	mov	r0, sl
 800c29a:	4659      	mov	r1, fp
 800c29c:	f7f4 fc2c 	bl	8000af8 <__aeabi_dcmpeq>
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	d1a6      	bne.n	800c1f2 <_strtod_l+0x562>
 800c2a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2a6:	9300      	str	r3, [sp, #0]
 800c2a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c2aa:	9805      	ldr	r0, [sp, #20]
 800c2ac:	462b      	mov	r3, r5
 800c2ae:	463a      	mov	r2, r7
 800c2b0:	f001 f8d8 	bl	800d464 <__s2b>
 800c2b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800c2b6:	2800      	cmp	r0, #0
 800c2b8:	f43f af05 	beq.w	800c0c6 <_strtod_l+0x436>
 800c2bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2be:	2a00      	cmp	r2, #0
 800c2c0:	eba9 0308 	sub.w	r3, r9, r8
 800c2c4:	bfa8      	it	ge
 800c2c6:	2300      	movge	r3, #0
 800c2c8:	9312      	str	r3, [sp, #72]	@ 0x48
 800c2ca:	2400      	movs	r4, #0
 800c2cc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c2d0:	9316      	str	r3, [sp, #88]	@ 0x58
 800c2d2:	46a0      	mov	r8, r4
 800c2d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2d6:	9805      	ldr	r0, [sp, #20]
 800c2d8:	6859      	ldr	r1, [r3, #4]
 800c2da:	f001 f81b 	bl	800d314 <_Balloc>
 800c2de:	4681      	mov	r9, r0
 800c2e0:	2800      	cmp	r0, #0
 800c2e2:	f43f aef4 	beq.w	800c0ce <_strtod_l+0x43e>
 800c2e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2e8:	691a      	ldr	r2, [r3, #16]
 800c2ea:	3202      	adds	r2, #2
 800c2ec:	f103 010c 	add.w	r1, r3, #12
 800c2f0:	0092      	lsls	r2, r2, #2
 800c2f2:	300c      	adds	r0, #12
 800c2f4:	f000 fc5f 	bl	800cbb6 <memcpy>
 800c2f8:	ec4b ab10 	vmov	d0, sl, fp
 800c2fc:	9805      	ldr	r0, [sp, #20]
 800c2fe:	aa1c      	add	r2, sp, #112	@ 0x70
 800c300:	a91b      	add	r1, sp, #108	@ 0x6c
 800c302:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c306:	f001 fbe9 	bl	800dadc <__d2b>
 800c30a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c30c:	2800      	cmp	r0, #0
 800c30e:	f43f aede 	beq.w	800c0ce <_strtod_l+0x43e>
 800c312:	9805      	ldr	r0, [sp, #20]
 800c314:	2101      	movs	r1, #1
 800c316:	f001 f93b 	bl	800d590 <__i2b>
 800c31a:	4680      	mov	r8, r0
 800c31c:	b948      	cbnz	r0, 800c332 <_strtod_l+0x6a2>
 800c31e:	f04f 0800 	mov.w	r8, #0
 800c322:	e6d4      	b.n	800c0ce <_strtod_l+0x43e>
 800c324:	f04f 32ff 	mov.w	r2, #4294967295
 800c328:	fa02 f303 	lsl.w	r3, r2, r3
 800c32c:	ea03 0a0a 	and.w	sl, r3, sl
 800c330:	e7b0      	b.n	800c294 <_strtod_l+0x604>
 800c332:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c334:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c336:	2d00      	cmp	r5, #0
 800c338:	bfab      	itete	ge
 800c33a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c33c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c33e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c340:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c342:	bfac      	ite	ge
 800c344:	18ef      	addge	r7, r5, r3
 800c346:	1b5e      	sublt	r6, r3, r5
 800c348:	9b08      	ldr	r3, [sp, #32]
 800c34a:	1aed      	subs	r5, r5, r3
 800c34c:	4415      	add	r5, r2
 800c34e:	4b66      	ldr	r3, [pc, #408]	@ (800c4e8 <_strtod_l+0x858>)
 800c350:	3d01      	subs	r5, #1
 800c352:	429d      	cmp	r5, r3
 800c354:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c358:	da50      	bge.n	800c3fc <_strtod_l+0x76c>
 800c35a:	1b5b      	subs	r3, r3, r5
 800c35c:	2b1f      	cmp	r3, #31
 800c35e:	eba2 0203 	sub.w	r2, r2, r3
 800c362:	f04f 0101 	mov.w	r1, #1
 800c366:	dc3d      	bgt.n	800c3e4 <_strtod_l+0x754>
 800c368:	fa01 f303 	lsl.w	r3, r1, r3
 800c36c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c36e:	2300      	movs	r3, #0
 800c370:	9310      	str	r3, [sp, #64]	@ 0x40
 800c372:	18bd      	adds	r5, r7, r2
 800c374:	9b08      	ldr	r3, [sp, #32]
 800c376:	42af      	cmp	r7, r5
 800c378:	4416      	add	r6, r2
 800c37a:	441e      	add	r6, r3
 800c37c:	463b      	mov	r3, r7
 800c37e:	bfa8      	it	ge
 800c380:	462b      	movge	r3, r5
 800c382:	42b3      	cmp	r3, r6
 800c384:	bfa8      	it	ge
 800c386:	4633      	movge	r3, r6
 800c388:	2b00      	cmp	r3, #0
 800c38a:	bfc2      	ittt	gt
 800c38c:	1aed      	subgt	r5, r5, r3
 800c38e:	1af6      	subgt	r6, r6, r3
 800c390:	1aff      	subgt	r7, r7, r3
 800c392:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c394:	2b00      	cmp	r3, #0
 800c396:	dd16      	ble.n	800c3c6 <_strtod_l+0x736>
 800c398:	4641      	mov	r1, r8
 800c39a:	9805      	ldr	r0, [sp, #20]
 800c39c:	461a      	mov	r2, r3
 800c39e:	f001 f9b7 	bl	800d710 <__pow5mult>
 800c3a2:	4680      	mov	r8, r0
 800c3a4:	2800      	cmp	r0, #0
 800c3a6:	d0ba      	beq.n	800c31e <_strtod_l+0x68e>
 800c3a8:	4601      	mov	r1, r0
 800c3aa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c3ac:	9805      	ldr	r0, [sp, #20]
 800c3ae:	f001 f905 	bl	800d5bc <__multiply>
 800c3b2:	900e      	str	r0, [sp, #56]	@ 0x38
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	f43f ae8a 	beq.w	800c0ce <_strtod_l+0x43e>
 800c3ba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c3bc:	9805      	ldr	r0, [sp, #20]
 800c3be:	f000 ffe9 	bl	800d394 <_Bfree>
 800c3c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3c6:	2d00      	cmp	r5, #0
 800c3c8:	dc1d      	bgt.n	800c406 <_strtod_l+0x776>
 800c3ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	dd23      	ble.n	800c418 <_strtod_l+0x788>
 800c3d0:	4649      	mov	r1, r9
 800c3d2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c3d4:	9805      	ldr	r0, [sp, #20]
 800c3d6:	f001 f99b 	bl	800d710 <__pow5mult>
 800c3da:	4681      	mov	r9, r0
 800c3dc:	b9e0      	cbnz	r0, 800c418 <_strtod_l+0x788>
 800c3de:	f04f 0900 	mov.w	r9, #0
 800c3e2:	e674      	b.n	800c0ce <_strtod_l+0x43e>
 800c3e4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c3e8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c3ec:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c3f0:	35e2      	adds	r5, #226	@ 0xe2
 800c3f2:	fa01 f305 	lsl.w	r3, r1, r5
 800c3f6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c3f8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c3fa:	e7ba      	b.n	800c372 <_strtod_l+0x6e2>
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	9310      	str	r3, [sp, #64]	@ 0x40
 800c400:	2301      	movs	r3, #1
 800c402:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c404:	e7b5      	b.n	800c372 <_strtod_l+0x6e2>
 800c406:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c408:	9805      	ldr	r0, [sp, #20]
 800c40a:	462a      	mov	r2, r5
 800c40c:	f001 f9da 	bl	800d7c4 <__lshift>
 800c410:	901a      	str	r0, [sp, #104]	@ 0x68
 800c412:	2800      	cmp	r0, #0
 800c414:	d1d9      	bne.n	800c3ca <_strtod_l+0x73a>
 800c416:	e65a      	b.n	800c0ce <_strtod_l+0x43e>
 800c418:	2e00      	cmp	r6, #0
 800c41a:	dd07      	ble.n	800c42c <_strtod_l+0x79c>
 800c41c:	4649      	mov	r1, r9
 800c41e:	9805      	ldr	r0, [sp, #20]
 800c420:	4632      	mov	r2, r6
 800c422:	f001 f9cf 	bl	800d7c4 <__lshift>
 800c426:	4681      	mov	r9, r0
 800c428:	2800      	cmp	r0, #0
 800c42a:	d0d8      	beq.n	800c3de <_strtod_l+0x74e>
 800c42c:	2f00      	cmp	r7, #0
 800c42e:	dd08      	ble.n	800c442 <_strtod_l+0x7b2>
 800c430:	4641      	mov	r1, r8
 800c432:	9805      	ldr	r0, [sp, #20]
 800c434:	463a      	mov	r2, r7
 800c436:	f001 f9c5 	bl	800d7c4 <__lshift>
 800c43a:	4680      	mov	r8, r0
 800c43c:	2800      	cmp	r0, #0
 800c43e:	f43f ae46 	beq.w	800c0ce <_strtod_l+0x43e>
 800c442:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c444:	9805      	ldr	r0, [sp, #20]
 800c446:	464a      	mov	r2, r9
 800c448:	f001 fa44 	bl	800d8d4 <__mdiff>
 800c44c:	4604      	mov	r4, r0
 800c44e:	2800      	cmp	r0, #0
 800c450:	f43f ae3d 	beq.w	800c0ce <_strtod_l+0x43e>
 800c454:	68c3      	ldr	r3, [r0, #12]
 800c456:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c458:	2300      	movs	r3, #0
 800c45a:	60c3      	str	r3, [r0, #12]
 800c45c:	4641      	mov	r1, r8
 800c45e:	f001 fa1d 	bl	800d89c <__mcmp>
 800c462:	2800      	cmp	r0, #0
 800c464:	da46      	bge.n	800c4f4 <_strtod_l+0x864>
 800c466:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c468:	ea53 030a 	orrs.w	r3, r3, sl
 800c46c:	d16c      	bne.n	800c548 <_strtod_l+0x8b8>
 800c46e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c472:	2b00      	cmp	r3, #0
 800c474:	d168      	bne.n	800c548 <_strtod_l+0x8b8>
 800c476:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c47a:	0d1b      	lsrs	r3, r3, #20
 800c47c:	051b      	lsls	r3, r3, #20
 800c47e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c482:	d961      	bls.n	800c548 <_strtod_l+0x8b8>
 800c484:	6963      	ldr	r3, [r4, #20]
 800c486:	b913      	cbnz	r3, 800c48e <_strtod_l+0x7fe>
 800c488:	6923      	ldr	r3, [r4, #16]
 800c48a:	2b01      	cmp	r3, #1
 800c48c:	dd5c      	ble.n	800c548 <_strtod_l+0x8b8>
 800c48e:	4621      	mov	r1, r4
 800c490:	2201      	movs	r2, #1
 800c492:	9805      	ldr	r0, [sp, #20]
 800c494:	f001 f996 	bl	800d7c4 <__lshift>
 800c498:	4641      	mov	r1, r8
 800c49a:	4604      	mov	r4, r0
 800c49c:	f001 f9fe 	bl	800d89c <__mcmp>
 800c4a0:	2800      	cmp	r0, #0
 800c4a2:	dd51      	ble.n	800c548 <_strtod_l+0x8b8>
 800c4a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c4a8:	9a08      	ldr	r2, [sp, #32]
 800c4aa:	0d1b      	lsrs	r3, r3, #20
 800c4ac:	051b      	lsls	r3, r3, #20
 800c4ae:	2a00      	cmp	r2, #0
 800c4b0:	d06b      	beq.n	800c58a <_strtod_l+0x8fa>
 800c4b2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c4b6:	d868      	bhi.n	800c58a <_strtod_l+0x8fa>
 800c4b8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c4bc:	f67f ae9d 	bls.w	800c1fa <_strtod_l+0x56a>
 800c4c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c4ec <_strtod_l+0x85c>)
 800c4c2:	4650      	mov	r0, sl
 800c4c4:	4659      	mov	r1, fp
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	f7f4 f8ae 	bl	8000628 <__aeabi_dmul>
 800c4cc:	4b08      	ldr	r3, [pc, #32]	@ (800c4f0 <_strtod_l+0x860>)
 800c4ce:	400b      	ands	r3, r1
 800c4d0:	4682      	mov	sl, r0
 800c4d2:	468b      	mov	fp, r1
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	f47f ae05 	bne.w	800c0e4 <_strtod_l+0x454>
 800c4da:	9a05      	ldr	r2, [sp, #20]
 800c4dc:	2322      	movs	r3, #34	@ 0x22
 800c4de:	6013      	str	r3, [r2, #0]
 800c4e0:	e600      	b.n	800c0e4 <_strtod_l+0x454>
 800c4e2:	bf00      	nop
 800c4e4:	0800f998 	.word	0x0800f998
 800c4e8:	fffffc02 	.word	0xfffffc02
 800c4ec:	39500000 	.word	0x39500000
 800c4f0:	7ff00000 	.word	0x7ff00000
 800c4f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c4f8:	d165      	bne.n	800c5c6 <_strtod_l+0x936>
 800c4fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c4fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c500:	b35a      	cbz	r2, 800c55a <_strtod_l+0x8ca>
 800c502:	4a9f      	ldr	r2, [pc, #636]	@ (800c780 <_strtod_l+0xaf0>)
 800c504:	4293      	cmp	r3, r2
 800c506:	d12b      	bne.n	800c560 <_strtod_l+0x8d0>
 800c508:	9b08      	ldr	r3, [sp, #32]
 800c50a:	4651      	mov	r1, sl
 800c50c:	b303      	cbz	r3, 800c550 <_strtod_l+0x8c0>
 800c50e:	4b9d      	ldr	r3, [pc, #628]	@ (800c784 <_strtod_l+0xaf4>)
 800c510:	465a      	mov	r2, fp
 800c512:	4013      	ands	r3, r2
 800c514:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c518:	f04f 32ff 	mov.w	r2, #4294967295
 800c51c:	d81b      	bhi.n	800c556 <_strtod_l+0x8c6>
 800c51e:	0d1b      	lsrs	r3, r3, #20
 800c520:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c524:	fa02 f303 	lsl.w	r3, r2, r3
 800c528:	4299      	cmp	r1, r3
 800c52a:	d119      	bne.n	800c560 <_strtod_l+0x8d0>
 800c52c:	4b96      	ldr	r3, [pc, #600]	@ (800c788 <_strtod_l+0xaf8>)
 800c52e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c530:	429a      	cmp	r2, r3
 800c532:	d102      	bne.n	800c53a <_strtod_l+0x8aa>
 800c534:	3101      	adds	r1, #1
 800c536:	f43f adca 	beq.w	800c0ce <_strtod_l+0x43e>
 800c53a:	4b92      	ldr	r3, [pc, #584]	@ (800c784 <_strtod_l+0xaf4>)
 800c53c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c53e:	401a      	ands	r2, r3
 800c540:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c544:	f04f 0a00 	mov.w	sl, #0
 800c548:	9b08      	ldr	r3, [sp, #32]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d1b8      	bne.n	800c4c0 <_strtod_l+0x830>
 800c54e:	e5c9      	b.n	800c0e4 <_strtod_l+0x454>
 800c550:	f04f 33ff 	mov.w	r3, #4294967295
 800c554:	e7e8      	b.n	800c528 <_strtod_l+0x898>
 800c556:	4613      	mov	r3, r2
 800c558:	e7e6      	b.n	800c528 <_strtod_l+0x898>
 800c55a:	ea53 030a 	orrs.w	r3, r3, sl
 800c55e:	d0a1      	beq.n	800c4a4 <_strtod_l+0x814>
 800c560:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c562:	b1db      	cbz	r3, 800c59c <_strtod_l+0x90c>
 800c564:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c566:	4213      	tst	r3, r2
 800c568:	d0ee      	beq.n	800c548 <_strtod_l+0x8b8>
 800c56a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c56c:	9a08      	ldr	r2, [sp, #32]
 800c56e:	4650      	mov	r0, sl
 800c570:	4659      	mov	r1, fp
 800c572:	b1bb      	cbz	r3, 800c5a4 <_strtod_l+0x914>
 800c574:	f7ff fb6e 	bl	800bc54 <sulp>
 800c578:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c57c:	ec53 2b10 	vmov	r2, r3, d0
 800c580:	f7f3 fe9c 	bl	80002bc <__adddf3>
 800c584:	4682      	mov	sl, r0
 800c586:	468b      	mov	fp, r1
 800c588:	e7de      	b.n	800c548 <_strtod_l+0x8b8>
 800c58a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c58e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c592:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c596:	f04f 3aff 	mov.w	sl, #4294967295
 800c59a:	e7d5      	b.n	800c548 <_strtod_l+0x8b8>
 800c59c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c59e:	ea13 0f0a 	tst.w	r3, sl
 800c5a2:	e7e1      	b.n	800c568 <_strtod_l+0x8d8>
 800c5a4:	f7ff fb56 	bl	800bc54 <sulp>
 800c5a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c5ac:	ec53 2b10 	vmov	r2, r3, d0
 800c5b0:	f7f3 fe82 	bl	80002b8 <__aeabi_dsub>
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	4682      	mov	sl, r0
 800c5ba:	468b      	mov	fp, r1
 800c5bc:	f7f4 fa9c 	bl	8000af8 <__aeabi_dcmpeq>
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	d0c1      	beq.n	800c548 <_strtod_l+0x8b8>
 800c5c4:	e619      	b.n	800c1fa <_strtod_l+0x56a>
 800c5c6:	4641      	mov	r1, r8
 800c5c8:	4620      	mov	r0, r4
 800c5ca:	f001 fadf 	bl	800db8c <__ratio>
 800c5ce:	ec57 6b10 	vmov	r6, r7, d0
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c5d8:	4630      	mov	r0, r6
 800c5da:	4639      	mov	r1, r7
 800c5dc:	f7f4 faa0 	bl	8000b20 <__aeabi_dcmple>
 800c5e0:	2800      	cmp	r0, #0
 800c5e2:	d06f      	beq.n	800c6c4 <_strtod_l+0xa34>
 800c5e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d17a      	bne.n	800c6e0 <_strtod_l+0xa50>
 800c5ea:	f1ba 0f00 	cmp.w	sl, #0
 800c5ee:	d158      	bne.n	800c6a2 <_strtod_l+0xa12>
 800c5f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d15a      	bne.n	800c6b0 <_strtod_l+0xa20>
 800c5fa:	4b64      	ldr	r3, [pc, #400]	@ (800c78c <_strtod_l+0xafc>)
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	4630      	mov	r0, r6
 800c600:	4639      	mov	r1, r7
 800c602:	f7f4 fa83 	bl	8000b0c <__aeabi_dcmplt>
 800c606:	2800      	cmp	r0, #0
 800c608:	d159      	bne.n	800c6be <_strtod_l+0xa2e>
 800c60a:	4630      	mov	r0, r6
 800c60c:	4639      	mov	r1, r7
 800c60e:	4b60      	ldr	r3, [pc, #384]	@ (800c790 <_strtod_l+0xb00>)
 800c610:	2200      	movs	r2, #0
 800c612:	f7f4 f809 	bl	8000628 <__aeabi_dmul>
 800c616:	4606      	mov	r6, r0
 800c618:	460f      	mov	r7, r1
 800c61a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c61e:	9606      	str	r6, [sp, #24]
 800c620:	9307      	str	r3, [sp, #28]
 800c622:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c626:	4d57      	ldr	r5, [pc, #348]	@ (800c784 <_strtod_l+0xaf4>)
 800c628:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c62c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c62e:	401d      	ands	r5, r3
 800c630:	4b58      	ldr	r3, [pc, #352]	@ (800c794 <_strtod_l+0xb04>)
 800c632:	429d      	cmp	r5, r3
 800c634:	f040 80b2 	bne.w	800c79c <_strtod_l+0xb0c>
 800c638:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c63a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c63e:	ec4b ab10 	vmov	d0, sl, fp
 800c642:	f001 f9db 	bl	800d9fc <__ulp>
 800c646:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c64a:	ec51 0b10 	vmov	r0, r1, d0
 800c64e:	f7f3 ffeb 	bl	8000628 <__aeabi_dmul>
 800c652:	4652      	mov	r2, sl
 800c654:	465b      	mov	r3, fp
 800c656:	f7f3 fe31 	bl	80002bc <__adddf3>
 800c65a:	460b      	mov	r3, r1
 800c65c:	4949      	ldr	r1, [pc, #292]	@ (800c784 <_strtod_l+0xaf4>)
 800c65e:	4a4e      	ldr	r2, [pc, #312]	@ (800c798 <_strtod_l+0xb08>)
 800c660:	4019      	ands	r1, r3
 800c662:	4291      	cmp	r1, r2
 800c664:	4682      	mov	sl, r0
 800c666:	d942      	bls.n	800c6ee <_strtod_l+0xa5e>
 800c668:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c66a:	4b47      	ldr	r3, [pc, #284]	@ (800c788 <_strtod_l+0xaf8>)
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d103      	bne.n	800c678 <_strtod_l+0x9e8>
 800c670:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c672:	3301      	adds	r3, #1
 800c674:	f43f ad2b 	beq.w	800c0ce <_strtod_l+0x43e>
 800c678:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c788 <_strtod_l+0xaf8>
 800c67c:	f04f 3aff 	mov.w	sl, #4294967295
 800c680:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c682:	9805      	ldr	r0, [sp, #20]
 800c684:	f000 fe86 	bl	800d394 <_Bfree>
 800c688:	9805      	ldr	r0, [sp, #20]
 800c68a:	4649      	mov	r1, r9
 800c68c:	f000 fe82 	bl	800d394 <_Bfree>
 800c690:	9805      	ldr	r0, [sp, #20]
 800c692:	4641      	mov	r1, r8
 800c694:	f000 fe7e 	bl	800d394 <_Bfree>
 800c698:	9805      	ldr	r0, [sp, #20]
 800c69a:	4621      	mov	r1, r4
 800c69c:	f000 fe7a 	bl	800d394 <_Bfree>
 800c6a0:	e618      	b.n	800c2d4 <_strtod_l+0x644>
 800c6a2:	f1ba 0f01 	cmp.w	sl, #1
 800c6a6:	d103      	bne.n	800c6b0 <_strtod_l+0xa20>
 800c6a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	f43f ada5 	beq.w	800c1fa <_strtod_l+0x56a>
 800c6b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c760 <_strtod_l+0xad0>
 800c6b4:	4f35      	ldr	r7, [pc, #212]	@ (800c78c <_strtod_l+0xafc>)
 800c6b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c6ba:	2600      	movs	r6, #0
 800c6bc:	e7b1      	b.n	800c622 <_strtod_l+0x992>
 800c6be:	4f34      	ldr	r7, [pc, #208]	@ (800c790 <_strtod_l+0xb00>)
 800c6c0:	2600      	movs	r6, #0
 800c6c2:	e7aa      	b.n	800c61a <_strtod_l+0x98a>
 800c6c4:	4b32      	ldr	r3, [pc, #200]	@ (800c790 <_strtod_l+0xb00>)
 800c6c6:	4630      	mov	r0, r6
 800c6c8:	4639      	mov	r1, r7
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	f7f3 ffac 	bl	8000628 <__aeabi_dmul>
 800c6d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6d2:	4606      	mov	r6, r0
 800c6d4:	460f      	mov	r7, r1
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d09f      	beq.n	800c61a <_strtod_l+0x98a>
 800c6da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c6de:	e7a0      	b.n	800c622 <_strtod_l+0x992>
 800c6e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c768 <_strtod_l+0xad8>
 800c6e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c6e8:	ec57 6b17 	vmov	r6, r7, d7
 800c6ec:	e799      	b.n	800c622 <_strtod_l+0x992>
 800c6ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c6f2:	9b08      	ldr	r3, [sp, #32]
 800c6f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d1c1      	bne.n	800c680 <_strtod_l+0x9f0>
 800c6fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c700:	0d1b      	lsrs	r3, r3, #20
 800c702:	051b      	lsls	r3, r3, #20
 800c704:	429d      	cmp	r5, r3
 800c706:	d1bb      	bne.n	800c680 <_strtod_l+0x9f0>
 800c708:	4630      	mov	r0, r6
 800c70a:	4639      	mov	r1, r7
 800c70c:	f7f4 fb3c 	bl	8000d88 <__aeabi_d2lz>
 800c710:	f7f3 ff5c 	bl	80005cc <__aeabi_l2d>
 800c714:	4602      	mov	r2, r0
 800c716:	460b      	mov	r3, r1
 800c718:	4630      	mov	r0, r6
 800c71a:	4639      	mov	r1, r7
 800c71c:	f7f3 fdcc 	bl	80002b8 <__aeabi_dsub>
 800c720:	460b      	mov	r3, r1
 800c722:	4602      	mov	r2, r0
 800c724:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c728:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c72c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c72e:	ea46 060a 	orr.w	r6, r6, sl
 800c732:	431e      	orrs	r6, r3
 800c734:	d06f      	beq.n	800c816 <_strtod_l+0xb86>
 800c736:	a30e      	add	r3, pc, #56	@ (adr r3, 800c770 <_strtod_l+0xae0>)
 800c738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73c:	f7f4 f9e6 	bl	8000b0c <__aeabi_dcmplt>
 800c740:	2800      	cmp	r0, #0
 800c742:	f47f accf 	bne.w	800c0e4 <_strtod_l+0x454>
 800c746:	a30c      	add	r3, pc, #48	@ (adr r3, 800c778 <_strtod_l+0xae8>)
 800c748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c750:	f7f4 f9fa 	bl	8000b48 <__aeabi_dcmpgt>
 800c754:	2800      	cmp	r0, #0
 800c756:	d093      	beq.n	800c680 <_strtod_l+0x9f0>
 800c758:	e4c4      	b.n	800c0e4 <_strtod_l+0x454>
 800c75a:	bf00      	nop
 800c75c:	f3af 8000 	nop.w
 800c760:	00000000 	.word	0x00000000
 800c764:	bff00000 	.word	0xbff00000
 800c768:	00000000 	.word	0x00000000
 800c76c:	3ff00000 	.word	0x3ff00000
 800c770:	94a03595 	.word	0x94a03595
 800c774:	3fdfffff 	.word	0x3fdfffff
 800c778:	35afe535 	.word	0x35afe535
 800c77c:	3fe00000 	.word	0x3fe00000
 800c780:	000fffff 	.word	0x000fffff
 800c784:	7ff00000 	.word	0x7ff00000
 800c788:	7fefffff 	.word	0x7fefffff
 800c78c:	3ff00000 	.word	0x3ff00000
 800c790:	3fe00000 	.word	0x3fe00000
 800c794:	7fe00000 	.word	0x7fe00000
 800c798:	7c9fffff 	.word	0x7c9fffff
 800c79c:	9b08      	ldr	r3, [sp, #32]
 800c79e:	b323      	cbz	r3, 800c7ea <_strtod_l+0xb5a>
 800c7a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c7a4:	d821      	bhi.n	800c7ea <_strtod_l+0xb5a>
 800c7a6:	a328      	add	r3, pc, #160	@ (adr r3, 800c848 <_strtod_l+0xbb8>)
 800c7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	4639      	mov	r1, r7
 800c7b0:	f7f4 f9b6 	bl	8000b20 <__aeabi_dcmple>
 800c7b4:	b1a0      	cbz	r0, 800c7e0 <_strtod_l+0xb50>
 800c7b6:	4639      	mov	r1, r7
 800c7b8:	4630      	mov	r0, r6
 800c7ba:	f7f4 fa0d 	bl	8000bd8 <__aeabi_d2uiz>
 800c7be:	2801      	cmp	r0, #1
 800c7c0:	bf38      	it	cc
 800c7c2:	2001      	movcc	r0, #1
 800c7c4:	f7f3 feb6 	bl	8000534 <__aeabi_ui2d>
 800c7c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7ca:	4606      	mov	r6, r0
 800c7cc:	460f      	mov	r7, r1
 800c7ce:	b9fb      	cbnz	r3, 800c810 <_strtod_l+0xb80>
 800c7d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c7d4:	9014      	str	r0, [sp, #80]	@ 0x50
 800c7d6:	9315      	str	r3, [sp, #84]	@ 0x54
 800c7d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c7dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c7e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c7e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c7e6:	1b5b      	subs	r3, r3, r5
 800c7e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c7ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c7ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c7f2:	f001 f903 	bl	800d9fc <__ulp>
 800c7f6:	4650      	mov	r0, sl
 800c7f8:	ec53 2b10 	vmov	r2, r3, d0
 800c7fc:	4659      	mov	r1, fp
 800c7fe:	f7f3 ff13 	bl	8000628 <__aeabi_dmul>
 800c802:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c806:	f7f3 fd59 	bl	80002bc <__adddf3>
 800c80a:	4682      	mov	sl, r0
 800c80c:	468b      	mov	fp, r1
 800c80e:	e770      	b.n	800c6f2 <_strtod_l+0xa62>
 800c810:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c814:	e7e0      	b.n	800c7d8 <_strtod_l+0xb48>
 800c816:	a30e      	add	r3, pc, #56	@ (adr r3, 800c850 <_strtod_l+0xbc0>)
 800c818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c81c:	f7f4 f976 	bl	8000b0c <__aeabi_dcmplt>
 800c820:	e798      	b.n	800c754 <_strtod_l+0xac4>
 800c822:	2300      	movs	r3, #0
 800c824:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c826:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c828:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c82a:	6013      	str	r3, [r2, #0]
 800c82c:	f7ff ba6d 	b.w	800bd0a <_strtod_l+0x7a>
 800c830:	2a65      	cmp	r2, #101	@ 0x65
 800c832:	f43f ab66 	beq.w	800bf02 <_strtod_l+0x272>
 800c836:	2a45      	cmp	r2, #69	@ 0x45
 800c838:	f43f ab63 	beq.w	800bf02 <_strtod_l+0x272>
 800c83c:	2301      	movs	r3, #1
 800c83e:	f7ff bb9e 	b.w	800bf7e <_strtod_l+0x2ee>
 800c842:	bf00      	nop
 800c844:	f3af 8000 	nop.w
 800c848:	ffc00000 	.word	0xffc00000
 800c84c:	41dfffff 	.word	0x41dfffff
 800c850:	94a03595 	.word	0x94a03595
 800c854:	3fcfffff 	.word	0x3fcfffff

0800c858 <strtod>:
 800c858:	460a      	mov	r2, r1
 800c85a:	4601      	mov	r1, r0
 800c85c:	4802      	ldr	r0, [pc, #8]	@ (800c868 <strtod+0x10>)
 800c85e:	4b03      	ldr	r3, [pc, #12]	@ (800c86c <strtod+0x14>)
 800c860:	6800      	ldr	r0, [r0, #0]
 800c862:	f7ff ba15 	b.w	800bc90 <_strtod_l>
 800c866:	bf00      	nop
 800c868:	20000188 	.word	0x20000188
 800c86c:	2000001c 	.word	0x2000001c

0800c870 <std>:
 800c870:	2300      	movs	r3, #0
 800c872:	b510      	push	{r4, lr}
 800c874:	4604      	mov	r4, r0
 800c876:	e9c0 3300 	strd	r3, r3, [r0]
 800c87a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c87e:	6083      	str	r3, [r0, #8]
 800c880:	8181      	strh	r1, [r0, #12]
 800c882:	6643      	str	r3, [r0, #100]	@ 0x64
 800c884:	81c2      	strh	r2, [r0, #14]
 800c886:	6183      	str	r3, [r0, #24]
 800c888:	4619      	mov	r1, r3
 800c88a:	2208      	movs	r2, #8
 800c88c:	305c      	adds	r0, #92	@ 0x5c
 800c88e:	f000 f8f4 	bl	800ca7a <memset>
 800c892:	4b0d      	ldr	r3, [pc, #52]	@ (800c8c8 <std+0x58>)
 800c894:	6263      	str	r3, [r4, #36]	@ 0x24
 800c896:	4b0d      	ldr	r3, [pc, #52]	@ (800c8cc <std+0x5c>)
 800c898:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c89a:	4b0d      	ldr	r3, [pc, #52]	@ (800c8d0 <std+0x60>)
 800c89c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c89e:	4b0d      	ldr	r3, [pc, #52]	@ (800c8d4 <std+0x64>)
 800c8a0:	6323      	str	r3, [r4, #48]	@ 0x30
 800c8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800c8d8 <std+0x68>)
 800c8a4:	6224      	str	r4, [r4, #32]
 800c8a6:	429c      	cmp	r4, r3
 800c8a8:	d006      	beq.n	800c8b8 <std+0x48>
 800c8aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c8ae:	4294      	cmp	r4, r2
 800c8b0:	d002      	beq.n	800c8b8 <std+0x48>
 800c8b2:	33d0      	adds	r3, #208	@ 0xd0
 800c8b4:	429c      	cmp	r4, r3
 800c8b6:	d105      	bne.n	800c8c4 <std+0x54>
 800c8b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c8bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8c0:	f000 b976 	b.w	800cbb0 <__retarget_lock_init_recursive>
 800c8c4:	bd10      	pop	{r4, pc}
 800c8c6:	bf00      	nop
 800c8c8:	0800c9f5 	.word	0x0800c9f5
 800c8cc:	0800ca17 	.word	0x0800ca17
 800c8d0:	0800ca4f 	.word	0x0800ca4f
 800c8d4:	0800ca73 	.word	0x0800ca73
 800c8d8:	200008d4 	.word	0x200008d4

0800c8dc <stdio_exit_handler>:
 800c8dc:	4a02      	ldr	r2, [pc, #8]	@ (800c8e8 <stdio_exit_handler+0xc>)
 800c8de:	4903      	ldr	r1, [pc, #12]	@ (800c8ec <stdio_exit_handler+0x10>)
 800c8e0:	4803      	ldr	r0, [pc, #12]	@ (800c8f0 <stdio_exit_handler+0x14>)
 800c8e2:	f000 b869 	b.w	800c9b8 <_fwalk_sglue>
 800c8e6:	bf00      	nop
 800c8e8:	20000010 	.word	0x20000010
 800c8ec:	0800dd9d 	.word	0x0800dd9d
 800c8f0:	2000018c 	.word	0x2000018c

0800c8f4 <cleanup_stdio>:
 800c8f4:	6841      	ldr	r1, [r0, #4]
 800c8f6:	4b0c      	ldr	r3, [pc, #48]	@ (800c928 <cleanup_stdio+0x34>)
 800c8f8:	4299      	cmp	r1, r3
 800c8fa:	b510      	push	{r4, lr}
 800c8fc:	4604      	mov	r4, r0
 800c8fe:	d001      	beq.n	800c904 <cleanup_stdio+0x10>
 800c900:	f001 fa4c 	bl	800dd9c <_fflush_r>
 800c904:	68a1      	ldr	r1, [r4, #8]
 800c906:	4b09      	ldr	r3, [pc, #36]	@ (800c92c <cleanup_stdio+0x38>)
 800c908:	4299      	cmp	r1, r3
 800c90a:	d002      	beq.n	800c912 <cleanup_stdio+0x1e>
 800c90c:	4620      	mov	r0, r4
 800c90e:	f001 fa45 	bl	800dd9c <_fflush_r>
 800c912:	68e1      	ldr	r1, [r4, #12]
 800c914:	4b06      	ldr	r3, [pc, #24]	@ (800c930 <cleanup_stdio+0x3c>)
 800c916:	4299      	cmp	r1, r3
 800c918:	d004      	beq.n	800c924 <cleanup_stdio+0x30>
 800c91a:	4620      	mov	r0, r4
 800c91c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c920:	f001 ba3c 	b.w	800dd9c <_fflush_r>
 800c924:	bd10      	pop	{r4, pc}
 800c926:	bf00      	nop
 800c928:	200008d4 	.word	0x200008d4
 800c92c:	2000093c 	.word	0x2000093c
 800c930:	200009a4 	.word	0x200009a4

0800c934 <global_stdio_init.part.0>:
 800c934:	b510      	push	{r4, lr}
 800c936:	4b0b      	ldr	r3, [pc, #44]	@ (800c964 <global_stdio_init.part.0+0x30>)
 800c938:	4c0b      	ldr	r4, [pc, #44]	@ (800c968 <global_stdio_init.part.0+0x34>)
 800c93a:	4a0c      	ldr	r2, [pc, #48]	@ (800c96c <global_stdio_init.part.0+0x38>)
 800c93c:	601a      	str	r2, [r3, #0]
 800c93e:	4620      	mov	r0, r4
 800c940:	2200      	movs	r2, #0
 800c942:	2104      	movs	r1, #4
 800c944:	f7ff ff94 	bl	800c870 <std>
 800c948:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c94c:	2201      	movs	r2, #1
 800c94e:	2109      	movs	r1, #9
 800c950:	f7ff ff8e 	bl	800c870 <std>
 800c954:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c958:	2202      	movs	r2, #2
 800c95a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c95e:	2112      	movs	r1, #18
 800c960:	f7ff bf86 	b.w	800c870 <std>
 800c964:	20000a0c 	.word	0x20000a0c
 800c968:	200008d4 	.word	0x200008d4
 800c96c:	0800c8dd 	.word	0x0800c8dd

0800c970 <__sfp_lock_acquire>:
 800c970:	4801      	ldr	r0, [pc, #4]	@ (800c978 <__sfp_lock_acquire+0x8>)
 800c972:	f000 b91e 	b.w	800cbb2 <__retarget_lock_acquire_recursive>
 800c976:	bf00      	nop
 800c978:	20000a15 	.word	0x20000a15

0800c97c <__sfp_lock_release>:
 800c97c:	4801      	ldr	r0, [pc, #4]	@ (800c984 <__sfp_lock_release+0x8>)
 800c97e:	f000 b919 	b.w	800cbb4 <__retarget_lock_release_recursive>
 800c982:	bf00      	nop
 800c984:	20000a15 	.word	0x20000a15

0800c988 <__sinit>:
 800c988:	b510      	push	{r4, lr}
 800c98a:	4604      	mov	r4, r0
 800c98c:	f7ff fff0 	bl	800c970 <__sfp_lock_acquire>
 800c990:	6a23      	ldr	r3, [r4, #32]
 800c992:	b11b      	cbz	r3, 800c99c <__sinit+0x14>
 800c994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c998:	f7ff bff0 	b.w	800c97c <__sfp_lock_release>
 800c99c:	4b04      	ldr	r3, [pc, #16]	@ (800c9b0 <__sinit+0x28>)
 800c99e:	6223      	str	r3, [r4, #32]
 800c9a0:	4b04      	ldr	r3, [pc, #16]	@ (800c9b4 <__sinit+0x2c>)
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d1f5      	bne.n	800c994 <__sinit+0xc>
 800c9a8:	f7ff ffc4 	bl	800c934 <global_stdio_init.part.0>
 800c9ac:	e7f2      	b.n	800c994 <__sinit+0xc>
 800c9ae:	bf00      	nop
 800c9b0:	0800c8f5 	.word	0x0800c8f5
 800c9b4:	20000a0c 	.word	0x20000a0c

0800c9b8 <_fwalk_sglue>:
 800c9b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9bc:	4607      	mov	r7, r0
 800c9be:	4688      	mov	r8, r1
 800c9c0:	4614      	mov	r4, r2
 800c9c2:	2600      	movs	r6, #0
 800c9c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c9c8:	f1b9 0901 	subs.w	r9, r9, #1
 800c9cc:	d505      	bpl.n	800c9da <_fwalk_sglue+0x22>
 800c9ce:	6824      	ldr	r4, [r4, #0]
 800c9d0:	2c00      	cmp	r4, #0
 800c9d2:	d1f7      	bne.n	800c9c4 <_fwalk_sglue+0xc>
 800c9d4:	4630      	mov	r0, r6
 800c9d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9da:	89ab      	ldrh	r3, [r5, #12]
 800c9dc:	2b01      	cmp	r3, #1
 800c9de:	d907      	bls.n	800c9f0 <_fwalk_sglue+0x38>
 800c9e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c9e4:	3301      	adds	r3, #1
 800c9e6:	d003      	beq.n	800c9f0 <_fwalk_sglue+0x38>
 800c9e8:	4629      	mov	r1, r5
 800c9ea:	4638      	mov	r0, r7
 800c9ec:	47c0      	blx	r8
 800c9ee:	4306      	orrs	r6, r0
 800c9f0:	3568      	adds	r5, #104	@ 0x68
 800c9f2:	e7e9      	b.n	800c9c8 <_fwalk_sglue+0x10>

0800c9f4 <__sread>:
 800c9f4:	b510      	push	{r4, lr}
 800c9f6:	460c      	mov	r4, r1
 800c9f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9fc:	f000 f87a 	bl	800caf4 <_read_r>
 800ca00:	2800      	cmp	r0, #0
 800ca02:	bfab      	itete	ge
 800ca04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ca06:	89a3      	ldrhlt	r3, [r4, #12]
 800ca08:	181b      	addge	r3, r3, r0
 800ca0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ca0e:	bfac      	ite	ge
 800ca10:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ca12:	81a3      	strhlt	r3, [r4, #12]
 800ca14:	bd10      	pop	{r4, pc}

0800ca16 <__swrite>:
 800ca16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca1a:	461f      	mov	r7, r3
 800ca1c:	898b      	ldrh	r3, [r1, #12]
 800ca1e:	05db      	lsls	r3, r3, #23
 800ca20:	4605      	mov	r5, r0
 800ca22:	460c      	mov	r4, r1
 800ca24:	4616      	mov	r6, r2
 800ca26:	d505      	bpl.n	800ca34 <__swrite+0x1e>
 800ca28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	2200      	movs	r2, #0
 800ca30:	f000 f84e 	bl	800cad0 <_lseek_r>
 800ca34:	89a3      	ldrh	r3, [r4, #12]
 800ca36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ca3e:	81a3      	strh	r3, [r4, #12]
 800ca40:	4632      	mov	r2, r6
 800ca42:	463b      	mov	r3, r7
 800ca44:	4628      	mov	r0, r5
 800ca46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca4a:	f000 b875 	b.w	800cb38 <_write_r>

0800ca4e <__sseek>:
 800ca4e:	b510      	push	{r4, lr}
 800ca50:	460c      	mov	r4, r1
 800ca52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca56:	f000 f83b 	bl	800cad0 <_lseek_r>
 800ca5a:	1c43      	adds	r3, r0, #1
 800ca5c:	89a3      	ldrh	r3, [r4, #12]
 800ca5e:	bf15      	itete	ne
 800ca60:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ca62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ca66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ca6a:	81a3      	strheq	r3, [r4, #12]
 800ca6c:	bf18      	it	ne
 800ca6e:	81a3      	strhne	r3, [r4, #12]
 800ca70:	bd10      	pop	{r4, pc}

0800ca72 <__sclose>:
 800ca72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca76:	f000 b81b 	b.w	800cab0 <_close_r>

0800ca7a <memset>:
 800ca7a:	4402      	add	r2, r0
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	d100      	bne.n	800ca84 <memset+0xa>
 800ca82:	4770      	bx	lr
 800ca84:	f803 1b01 	strb.w	r1, [r3], #1
 800ca88:	e7f9      	b.n	800ca7e <memset+0x4>

0800ca8a <strncmp>:
 800ca8a:	b510      	push	{r4, lr}
 800ca8c:	b16a      	cbz	r2, 800caaa <strncmp+0x20>
 800ca8e:	3901      	subs	r1, #1
 800ca90:	1884      	adds	r4, r0, r2
 800ca92:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca96:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ca9a:	429a      	cmp	r2, r3
 800ca9c:	d103      	bne.n	800caa6 <strncmp+0x1c>
 800ca9e:	42a0      	cmp	r0, r4
 800caa0:	d001      	beq.n	800caa6 <strncmp+0x1c>
 800caa2:	2a00      	cmp	r2, #0
 800caa4:	d1f5      	bne.n	800ca92 <strncmp+0x8>
 800caa6:	1ad0      	subs	r0, r2, r3
 800caa8:	bd10      	pop	{r4, pc}
 800caaa:	4610      	mov	r0, r2
 800caac:	e7fc      	b.n	800caa8 <strncmp+0x1e>
	...

0800cab0 <_close_r>:
 800cab0:	b538      	push	{r3, r4, r5, lr}
 800cab2:	4d06      	ldr	r5, [pc, #24]	@ (800cacc <_close_r+0x1c>)
 800cab4:	2300      	movs	r3, #0
 800cab6:	4604      	mov	r4, r0
 800cab8:	4608      	mov	r0, r1
 800caba:	602b      	str	r3, [r5, #0]
 800cabc:	f7f9 f9aa 	bl	8005e14 <_close>
 800cac0:	1c43      	adds	r3, r0, #1
 800cac2:	d102      	bne.n	800caca <_close_r+0x1a>
 800cac4:	682b      	ldr	r3, [r5, #0]
 800cac6:	b103      	cbz	r3, 800caca <_close_r+0x1a>
 800cac8:	6023      	str	r3, [r4, #0]
 800caca:	bd38      	pop	{r3, r4, r5, pc}
 800cacc:	20000a10 	.word	0x20000a10

0800cad0 <_lseek_r>:
 800cad0:	b538      	push	{r3, r4, r5, lr}
 800cad2:	4d07      	ldr	r5, [pc, #28]	@ (800caf0 <_lseek_r+0x20>)
 800cad4:	4604      	mov	r4, r0
 800cad6:	4608      	mov	r0, r1
 800cad8:	4611      	mov	r1, r2
 800cada:	2200      	movs	r2, #0
 800cadc:	602a      	str	r2, [r5, #0]
 800cade:	461a      	mov	r2, r3
 800cae0:	f7f9 f9bf 	bl	8005e62 <_lseek>
 800cae4:	1c43      	adds	r3, r0, #1
 800cae6:	d102      	bne.n	800caee <_lseek_r+0x1e>
 800cae8:	682b      	ldr	r3, [r5, #0]
 800caea:	b103      	cbz	r3, 800caee <_lseek_r+0x1e>
 800caec:	6023      	str	r3, [r4, #0]
 800caee:	bd38      	pop	{r3, r4, r5, pc}
 800caf0:	20000a10 	.word	0x20000a10

0800caf4 <_read_r>:
 800caf4:	b538      	push	{r3, r4, r5, lr}
 800caf6:	4d07      	ldr	r5, [pc, #28]	@ (800cb14 <_read_r+0x20>)
 800caf8:	4604      	mov	r4, r0
 800cafa:	4608      	mov	r0, r1
 800cafc:	4611      	mov	r1, r2
 800cafe:	2200      	movs	r2, #0
 800cb00:	602a      	str	r2, [r5, #0]
 800cb02:	461a      	mov	r2, r3
 800cb04:	f7f9 f94d 	bl	8005da2 <_read>
 800cb08:	1c43      	adds	r3, r0, #1
 800cb0a:	d102      	bne.n	800cb12 <_read_r+0x1e>
 800cb0c:	682b      	ldr	r3, [r5, #0]
 800cb0e:	b103      	cbz	r3, 800cb12 <_read_r+0x1e>
 800cb10:	6023      	str	r3, [r4, #0]
 800cb12:	bd38      	pop	{r3, r4, r5, pc}
 800cb14:	20000a10 	.word	0x20000a10

0800cb18 <_sbrk_r>:
 800cb18:	b538      	push	{r3, r4, r5, lr}
 800cb1a:	4d06      	ldr	r5, [pc, #24]	@ (800cb34 <_sbrk_r+0x1c>)
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	4604      	mov	r4, r0
 800cb20:	4608      	mov	r0, r1
 800cb22:	602b      	str	r3, [r5, #0]
 800cb24:	f7f9 f9aa 	bl	8005e7c <_sbrk>
 800cb28:	1c43      	adds	r3, r0, #1
 800cb2a:	d102      	bne.n	800cb32 <_sbrk_r+0x1a>
 800cb2c:	682b      	ldr	r3, [r5, #0]
 800cb2e:	b103      	cbz	r3, 800cb32 <_sbrk_r+0x1a>
 800cb30:	6023      	str	r3, [r4, #0]
 800cb32:	bd38      	pop	{r3, r4, r5, pc}
 800cb34:	20000a10 	.word	0x20000a10

0800cb38 <_write_r>:
 800cb38:	b538      	push	{r3, r4, r5, lr}
 800cb3a:	4d07      	ldr	r5, [pc, #28]	@ (800cb58 <_write_r+0x20>)
 800cb3c:	4604      	mov	r4, r0
 800cb3e:	4608      	mov	r0, r1
 800cb40:	4611      	mov	r1, r2
 800cb42:	2200      	movs	r2, #0
 800cb44:	602a      	str	r2, [r5, #0]
 800cb46:	461a      	mov	r2, r3
 800cb48:	f7f9 f948 	bl	8005ddc <_write>
 800cb4c:	1c43      	adds	r3, r0, #1
 800cb4e:	d102      	bne.n	800cb56 <_write_r+0x1e>
 800cb50:	682b      	ldr	r3, [r5, #0]
 800cb52:	b103      	cbz	r3, 800cb56 <_write_r+0x1e>
 800cb54:	6023      	str	r3, [r4, #0]
 800cb56:	bd38      	pop	{r3, r4, r5, pc}
 800cb58:	20000a10 	.word	0x20000a10

0800cb5c <__errno>:
 800cb5c:	4b01      	ldr	r3, [pc, #4]	@ (800cb64 <__errno+0x8>)
 800cb5e:	6818      	ldr	r0, [r3, #0]
 800cb60:	4770      	bx	lr
 800cb62:	bf00      	nop
 800cb64:	20000188 	.word	0x20000188

0800cb68 <__libc_init_array>:
 800cb68:	b570      	push	{r4, r5, r6, lr}
 800cb6a:	4d0d      	ldr	r5, [pc, #52]	@ (800cba0 <__libc_init_array+0x38>)
 800cb6c:	4c0d      	ldr	r4, [pc, #52]	@ (800cba4 <__libc_init_array+0x3c>)
 800cb6e:	1b64      	subs	r4, r4, r5
 800cb70:	10a4      	asrs	r4, r4, #2
 800cb72:	2600      	movs	r6, #0
 800cb74:	42a6      	cmp	r6, r4
 800cb76:	d109      	bne.n	800cb8c <__libc_init_array+0x24>
 800cb78:	4d0b      	ldr	r5, [pc, #44]	@ (800cba8 <__libc_init_array+0x40>)
 800cb7a:	4c0c      	ldr	r4, [pc, #48]	@ (800cbac <__libc_init_array+0x44>)
 800cb7c:	f002 feac 	bl	800f8d8 <_init>
 800cb80:	1b64      	subs	r4, r4, r5
 800cb82:	10a4      	asrs	r4, r4, #2
 800cb84:	2600      	movs	r6, #0
 800cb86:	42a6      	cmp	r6, r4
 800cb88:	d105      	bne.n	800cb96 <__libc_init_array+0x2e>
 800cb8a:	bd70      	pop	{r4, r5, r6, pc}
 800cb8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb90:	4798      	blx	r3
 800cb92:	3601      	adds	r6, #1
 800cb94:	e7ee      	b.n	800cb74 <__libc_init_array+0xc>
 800cb96:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb9a:	4798      	blx	r3
 800cb9c:	3601      	adds	r6, #1
 800cb9e:	e7f2      	b.n	800cb86 <__libc_init_array+0x1e>
 800cba0:	0800fd88 	.word	0x0800fd88
 800cba4:	0800fd88 	.word	0x0800fd88
 800cba8:	0800fd88 	.word	0x0800fd88
 800cbac:	0800fd8c 	.word	0x0800fd8c

0800cbb0 <__retarget_lock_init_recursive>:
 800cbb0:	4770      	bx	lr

0800cbb2 <__retarget_lock_acquire_recursive>:
 800cbb2:	4770      	bx	lr

0800cbb4 <__retarget_lock_release_recursive>:
 800cbb4:	4770      	bx	lr

0800cbb6 <memcpy>:
 800cbb6:	440a      	add	r2, r1
 800cbb8:	4291      	cmp	r1, r2
 800cbba:	f100 33ff 	add.w	r3, r0, #4294967295
 800cbbe:	d100      	bne.n	800cbc2 <memcpy+0xc>
 800cbc0:	4770      	bx	lr
 800cbc2:	b510      	push	{r4, lr}
 800cbc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cbc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbcc:	4291      	cmp	r1, r2
 800cbce:	d1f9      	bne.n	800cbc4 <memcpy+0xe>
 800cbd0:	bd10      	pop	{r4, pc}
 800cbd2:	0000      	movs	r0, r0
 800cbd4:	0000      	movs	r0, r0
	...

0800cbd8 <nan>:
 800cbd8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cbe0 <nan+0x8>
 800cbdc:	4770      	bx	lr
 800cbde:	bf00      	nop
 800cbe0:	00000000 	.word	0x00000000
 800cbe4:	7ff80000 	.word	0x7ff80000

0800cbe8 <_free_r>:
 800cbe8:	b538      	push	{r3, r4, r5, lr}
 800cbea:	4605      	mov	r5, r0
 800cbec:	2900      	cmp	r1, #0
 800cbee:	d041      	beq.n	800cc74 <_free_r+0x8c>
 800cbf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbf4:	1f0c      	subs	r4, r1, #4
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	bfb8      	it	lt
 800cbfa:	18e4      	addlt	r4, r4, r3
 800cbfc:	f7ff f81e 	bl	800bc3c <__malloc_lock>
 800cc00:	4a1d      	ldr	r2, [pc, #116]	@ (800cc78 <_free_r+0x90>)
 800cc02:	6813      	ldr	r3, [r2, #0]
 800cc04:	b933      	cbnz	r3, 800cc14 <_free_r+0x2c>
 800cc06:	6063      	str	r3, [r4, #4]
 800cc08:	6014      	str	r4, [r2, #0]
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc10:	f7ff b81a 	b.w	800bc48 <__malloc_unlock>
 800cc14:	42a3      	cmp	r3, r4
 800cc16:	d908      	bls.n	800cc2a <_free_r+0x42>
 800cc18:	6820      	ldr	r0, [r4, #0]
 800cc1a:	1821      	adds	r1, r4, r0
 800cc1c:	428b      	cmp	r3, r1
 800cc1e:	bf01      	itttt	eq
 800cc20:	6819      	ldreq	r1, [r3, #0]
 800cc22:	685b      	ldreq	r3, [r3, #4]
 800cc24:	1809      	addeq	r1, r1, r0
 800cc26:	6021      	streq	r1, [r4, #0]
 800cc28:	e7ed      	b.n	800cc06 <_free_r+0x1e>
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	685b      	ldr	r3, [r3, #4]
 800cc2e:	b10b      	cbz	r3, 800cc34 <_free_r+0x4c>
 800cc30:	42a3      	cmp	r3, r4
 800cc32:	d9fa      	bls.n	800cc2a <_free_r+0x42>
 800cc34:	6811      	ldr	r1, [r2, #0]
 800cc36:	1850      	adds	r0, r2, r1
 800cc38:	42a0      	cmp	r0, r4
 800cc3a:	d10b      	bne.n	800cc54 <_free_r+0x6c>
 800cc3c:	6820      	ldr	r0, [r4, #0]
 800cc3e:	4401      	add	r1, r0
 800cc40:	1850      	adds	r0, r2, r1
 800cc42:	4283      	cmp	r3, r0
 800cc44:	6011      	str	r1, [r2, #0]
 800cc46:	d1e0      	bne.n	800cc0a <_free_r+0x22>
 800cc48:	6818      	ldr	r0, [r3, #0]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	6053      	str	r3, [r2, #4]
 800cc4e:	4408      	add	r0, r1
 800cc50:	6010      	str	r0, [r2, #0]
 800cc52:	e7da      	b.n	800cc0a <_free_r+0x22>
 800cc54:	d902      	bls.n	800cc5c <_free_r+0x74>
 800cc56:	230c      	movs	r3, #12
 800cc58:	602b      	str	r3, [r5, #0]
 800cc5a:	e7d6      	b.n	800cc0a <_free_r+0x22>
 800cc5c:	6820      	ldr	r0, [r4, #0]
 800cc5e:	1821      	adds	r1, r4, r0
 800cc60:	428b      	cmp	r3, r1
 800cc62:	bf04      	itt	eq
 800cc64:	6819      	ldreq	r1, [r3, #0]
 800cc66:	685b      	ldreq	r3, [r3, #4]
 800cc68:	6063      	str	r3, [r4, #4]
 800cc6a:	bf04      	itt	eq
 800cc6c:	1809      	addeq	r1, r1, r0
 800cc6e:	6021      	streq	r1, [r4, #0]
 800cc70:	6054      	str	r4, [r2, #4]
 800cc72:	e7ca      	b.n	800cc0a <_free_r+0x22>
 800cc74:	bd38      	pop	{r3, r4, r5, pc}
 800cc76:	bf00      	nop
 800cc78:	200008d0 	.word	0x200008d0

0800cc7c <rshift>:
 800cc7c:	6903      	ldr	r3, [r0, #16]
 800cc7e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cc82:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cc86:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cc8a:	f100 0414 	add.w	r4, r0, #20
 800cc8e:	dd45      	ble.n	800cd1c <rshift+0xa0>
 800cc90:	f011 011f 	ands.w	r1, r1, #31
 800cc94:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cc98:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cc9c:	d10c      	bne.n	800ccb8 <rshift+0x3c>
 800cc9e:	f100 0710 	add.w	r7, r0, #16
 800cca2:	4629      	mov	r1, r5
 800cca4:	42b1      	cmp	r1, r6
 800cca6:	d334      	bcc.n	800cd12 <rshift+0x96>
 800cca8:	1a9b      	subs	r3, r3, r2
 800ccaa:	009b      	lsls	r3, r3, #2
 800ccac:	1eea      	subs	r2, r5, #3
 800ccae:	4296      	cmp	r6, r2
 800ccb0:	bf38      	it	cc
 800ccb2:	2300      	movcc	r3, #0
 800ccb4:	4423      	add	r3, r4
 800ccb6:	e015      	b.n	800cce4 <rshift+0x68>
 800ccb8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ccbc:	f1c1 0820 	rsb	r8, r1, #32
 800ccc0:	40cf      	lsrs	r7, r1
 800ccc2:	f105 0e04 	add.w	lr, r5, #4
 800ccc6:	46a1      	mov	r9, r4
 800ccc8:	4576      	cmp	r6, lr
 800ccca:	46f4      	mov	ip, lr
 800cccc:	d815      	bhi.n	800ccfa <rshift+0x7e>
 800ccce:	1a9a      	subs	r2, r3, r2
 800ccd0:	0092      	lsls	r2, r2, #2
 800ccd2:	3a04      	subs	r2, #4
 800ccd4:	3501      	adds	r5, #1
 800ccd6:	42ae      	cmp	r6, r5
 800ccd8:	bf38      	it	cc
 800ccda:	2200      	movcc	r2, #0
 800ccdc:	18a3      	adds	r3, r4, r2
 800ccde:	50a7      	str	r7, [r4, r2]
 800cce0:	b107      	cbz	r7, 800cce4 <rshift+0x68>
 800cce2:	3304      	adds	r3, #4
 800cce4:	1b1a      	subs	r2, r3, r4
 800cce6:	42a3      	cmp	r3, r4
 800cce8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ccec:	bf08      	it	eq
 800ccee:	2300      	moveq	r3, #0
 800ccf0:	6102      	str	r2, [r0, #16]
 800ccf2:	bf08      	it	eq
 800ccf4:	6143      	streq	r3, [r0, #20]
 800ccf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ccfa:	f8dc c000 	ldr.w	ip, [ip]
 800ccfe:	fa0c fc08 	lsl.w	ip, ip, r8
 800cd02:	ea4c 0707 	orr.w	r7, ip, r7
 800cd06:	f849 7b04 	str.w	r7, [r9], #4
 800cd0a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cd0e:	40cf      	lsrs	r7, r1
 800cd10:	e7da      	b.n	800ccc8 <rshift+0x4c>
 800cd12:	f851 cb04 	ldr.w	ip, [r1], #4
 800cd16:	f847 cf04 	str.w	ip, [r7, #4]!
 800cd1a:	e7c3      	b.n	800cca4 <rshift+0x28>
 800cd1c:	4623      	mov	r3, r4
 800cd1e:	e7e1      	b.n	800cce4 <rshift+0x68>

0800cd20 <__hexdig_fun>:
 800cd20:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cd24:	2b09      	cmp	r3, #9
 800cd26:	d802      	bhi.n	800cd2e <__hexdig_fun+0xe>
 800cd28:	3820      	subs	r0, #32
 800cd2a:	b2c0      	uxtb	r0, r0
 800cd2c:	4770      	bx	lr
 800cd2e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cd32:	2b05      	cmp	r3, #5
 800cd34:	d801      	bhi.n	800cd3a <__hexdig_fun+0x1a>
 800cd36:	3847      	subs	r0, #71	@ 0x47
 800cd38:	e7f7      	b.n	800cd2a <__hexdig_fun+0xa>
 800cd3a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cd3e:	2b05      	cmp	r3, #5
 800cd40:	d801      	bhi.n	800cd46 <__hexdig_fun+0x26>
 800cd42:	3827      	subs	r0, #39	@ 0x27
 800cd44:	e7f1      	b.n	800cd2a <__hexdig_fun+0xa>
 800cd46:	2000      	movs	r0, #0
 800cd48:	4770      	bx	lr
	...

0800cd4c <__gethex>:
 800cd4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd50:	b085      	sub	sp, #20
 800cd52:	468a      	mov	sl, r1
 800cd54:	9302      	str	r3, [sp, #8]
 800cd56:	680b      	ldr	r3, [r1, #0]
 800cd58:	9001      	str	r0, [sp, #4]
 800cd5a:	4690      	mov	r8, r2
 800cd5c:	1c9c      	adds	r4, r3, #2
 800cd5e:	46a1      	mov	r9, r4
 800cd60:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cd64:	2830      	cmp	r0, #48	@ 0x30
 800cd66:	d0fa      	beq.n	800cd5e <__gethex+0x12>
 800cd68:	eba9 0303 	sub.w	r3, r9, r3
 800cd6c:	f1a3 0b02 	sub.w	fp, r3, #2
 800cd70:	f7ff ffd6 	bl	800cd20 <__hexdig_fun>
 800cd74:	4605      	mov	r5, r0
 800cd76:	2800      	cmp	r0, #0
 800cd78:	d168      	bne.n	800ce4c <__gethex+0x100>
 800cd7a:	49a0      	ldr	r1, [pc, #640]	@ (800cffc <__gethex+0x2b0>)
 800cd7c:	2201      	movs	r2, #1
 800cd7e:	4648      	mov	r0, r9
 800cd80:	f7ff fe83 	bl	800ca8a <strncmp>
 800cd84:	4607      	mov	r7, r0
 800cd86:	2800      	cmp	r0, #0
 800cd88:	d167      	bne.n	800ce5a <__gethex+0x10e>
 800cd8a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cd8e:	4626      	mov	r6, r4
 800cd90:	f7ff ffc6 	bl	800cd20 <__hexdig_fun>
 800cd94:	2800      	cmp	r0, #0
 800cd96:	d062      	beq.n	800ce5e <__gethex+0x112>
 800cd98:	4623      	mov	r3, r4
 800cd9a:	7818      	ldrb	r0, [r3, #0]
 800cd9c:	2830      	cmp	r0, #48	@ 0x30
 800cd9e:	4699      	mov	r9, r3
 800cda0:	f103 0301 	add.w	r3, r3, #1
 800cda4:	d0f9      	beq.n	800cd9a <__gethex+0x4e>
 800cda6:	f7ff ffbb 	bl	800cd20 <__hexdig_fun>
 800cdaa:	fab0 f580 	clz	r5, r0
 800cdae:	096d      	lsrs	r5, r5, #5
 800cdb0:	f04f 0b01 	mov.w	fp, #1
 800cdb4:	464a      	mov	r2, r9
 800cdb6:	4616      	mov	r6, r2
 800cdb8:	3201      	adds	r2, #1
 800cdba:	7830      	ldrb	r0, [r6, #0]
 800cdbc:	f7ff ffb0 	bl	800cd20 <__hexdig_fun>
 800cdc0:	2800      	cmp	r0, #0
 800cdc2:	d1f8      	bne.n	800cdb6 <__gethex+0x6a>
 800cdc4:	498d      	ldr	r1, [pc, #564]	@ (800cffc <__gethex+0x2b0>)
 800cdc6:	2201      	movs	r2, #1
 800cdc8:	4630      	mov	r0, r6
 800cdca:	f7ff fe5e 	bl	800ca8a <strncmp>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	d13f      	bne.n	800ce52 <__gethex+0x106>
 800cdd2:	b944      	cbnz	r4, 800cde6 <__gethex+0x9a>
 800cdd4:	1c74      	adds	r4, r6, #1
 800cdd6:	4622      	mov	r2, r4
 800cdd8:	4616      	mov	r6, r2
 800cdda:	3201      	adds	r2, #1
 800cddc:	7830      	ldrb	r0, [r6, #0]
 800cdde:	f7ff ff9f 	bl	800cd20 <__hexdig_fun>
 800cde2:	2800      	cmp	r0, #0
 800cde4:	d1f8      	bne.n	800cdd8 <__gethex+0x8c>
 800cde6:	1ba4      	subs	r4, r4, r6
 800cde8:	00a7      	lsls	r7, r4, #2
 800cdea:	7833      	ldrb	r3, [r6, #0]
 800cdec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cdf0:	2b50      	cmp	r3, #80	@ 0x50
 800cdf2:	d13e      	bne.n	800ce72 <__gethex+0x126>
 800cdf4:	7873      	ldrb	r3, [r6, #1]
 800cdf6:	2b2b      	cmp	r3, #43	@ 0x2b
 800cdf8:	d033      	beq.n	800ce62 <__gethex+0x116>
 800cdfa:	2b2d      	cmp	r3, #45	@ 0x2d
 800cdfc:	d034      	beq.n	800ce68 <__gethex+0x11c>
 800cdfe:	1c71      	adds	r1, r6, #1
 800ce00:	2400      	movs	r4, #0
 800ce02:	7808      	ldrb	r0, [r1, #0]
 800ce04:	f7ff ff8c 	bl	800cd20 <__hexdig_fun>
 800ce08:	1e43      	subs	r3, r0, #1
 800ce0a:	b2db      	uxtb	r3, r3
 800ce0c:	2b18      	cmp	r3, #24
 800ce0e:	d830      	bhi.n	800ce72 <__gethex+0x126>
 800ce10:	f1a0 0210 	sub.w	r2, r0, #16
 800ce14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ce18:	f7ff ff82 	bl	800cd20 <__hexdig_fun>
 800ce1c:	f100 3cff 	add.w	ip, r0, #4294967295
 800ce20:	fa5f fc8c 	uxtb.w	ip, ip
 800ce24:	f1bc 0f18 	cmp.w	ip, #24
 800ce28:	f04f 030a 	mov.w	r3, #10
 800ce2c:	d91e      	bls.n	800ce6c <__gethex+0x120>
 800ce2e:	b104      	cbz	r4, 800ce32 <__gethex+0xe6>
 800ce30:	4252      	negs	r2, r2
 800ce32:	4417      	add	r7, r2
 800ce34:	f8ca 1000 	str.w	r1, [sl]
 800ce38:	b1ed      	cbz	r5, 800ce76 <__gethex+0x12a>
 800ce3a:	f1bb 0f00 	cmp.w	fp, #0
 800ce3e:	bf0c      	ite	eq
 800ce40:	2506      	moveq	r5, #6
 800ce42:	2500      	movne	r5, #0
 800ce44:	4628      	mov	r0, r5
 800ce46:	b005      	add	sp, #20
 800ce48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce4c:	2500      	movs	r5, #0
 800ce4e:	462c      	mov	r4, r5
 800ce50:	e7b0      	b.n	800cdb4 <__gethex+0x68>
 800ce52:	2c00      	cmp	r4, #0
 800ce54:	d1c7      	bne.n	800cde6 <__gethex+0x9a>
 800ce56:	4627      	mov	r7, r4
 800ce58:	e7c7      	b.n	800cdea <__gethex+0x9e>
 800ce5a:	464e      	mov	r6, r9
 800ce5c:	462f      	mov	r7, r5
 800ce5e:	2501      	movs	r5, #1
 800ce60:	e7c3      	b.n	800cdea <__gethex+0x9e>
 800ce62:	2400      	movs	r4, #0
 800ce64:	1cb1      	adds	r1, r6, #2
 800ce66:	e7cc      	b.n	800ce02 <__gethex+0xb6>
 800ce68:	2401      	movs	r4, #1
 800ce6a:	e7fb      	b.n	800ce64 <__gethex+0x118>
 800ce6c:	fb03 0002 	mla	r0, r3, r2, r0
 800ce70:	e7ce      	b.n	800ce10 <__gethex+0xc4>
 800ce72:	4631      	mov	r1, r6
 800ce74:	e7de      	b.n	800ce34 <__gethex+0xe8>
 800ce76:	eba6 0309 	sub.w	r3, r6, r9
 800ce7a:	3b01      	subs	r3, #1
 800ce7c:	4629      	mov	r1, r5
 800ce7e:	2b07      	cmp	r3, #7
 800ce80:	dc0a      	bgt.n	800ce98 <__gethex+0x14c>
 800ce82:	9801      	ldr	r0, [sp, #4]
 800ce84:	f000 fa46 	bl	800d314 <_Balloc>
 800ce88:	4604      	mov	r4, r0
 800ce8a:	b940      	cbnz	r0, 800ce9e <__gethex+0x152>
 800ce8c:	4b5c      	ldr	r3, [pc, #368]	@ (800d000 <__gethex+0x2b4>)
 800ce8e:	4602      	mov	r2, r0
 800ce90:	21e4      	movs	r1, #228	@ 0xe4
 800ce92:	485c      	ldr	r0, [pc, #368]	@ (800d004 <__gethex+0x2b8>)
 800ce94:	f000 ffaa 	bl	800ddec <__assert_func>
 800ce98:	3101      	adds	r1, #1
 800ce9a:	105b      	asrs	r3, r3, #1
 800ce9c:	e7ef      	b.n	800ce7e <__gethex+0x132>
 800ce9e:	f100 0a14 	add.w	sl, r0, #20
 800cea2:	2300      	movs	r3, #0
 800cea4:	4655      	mov	r5, sl
 800cea6:	469b      	mov	fp, r3
 800cea8:	45b1      	cmp	r9, r6
 800ceaa:	d337      	bcc.n	800cf1c <__gethex+0x1d0>
 800ceac:	f845 bb04 	str.w	fp, [r5], #4
 800ceb0:	eba5 050a 	sub.w	r5, r5, sl
 800ceb4:	10ad      	asrs	r5, r5, #2
 800ceb6:	6125      	str	r5, [r4, #16]
 800ceb8:	4658      	mov	r0, fp
 800ceba:	f000 fb1d 	bl	800d4f8 <__hi0bits>
 800cebe:	016d      	lsls	r5, r5, #5
 800cec0:	f8d8 6000 	ldr.w	r6, [r8]
 800cec4:	1a2d      	subs	r5, r5, r0
 800cec6:	42b5      	cmp	r5, r6
 800cec8:	dd54      	ble.n	800cf74 <__gethex+0x228>
 800ceca:	1bad      	subs	r5, r5, r6
 800cecc:	4629      	mov	r1, r5
 800cece:	4620      	mov	r0, r4
 800ced0:	f000 feb1 	bl	800dc36 <__any_on>
 800ced4:	4681      	mov	r9, r0
 800ced6:	b178      	cbz	r0, 800cef8 <__gethex+0x1ac>
 800ced8:	1e6b      	subs	r3, r5, #1
 800ceda:	1159      	asrs	r1, r3, #5
 800cedc:	f003 021f 	and.w	r2, r3, #31
 800cee0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cee4:	f04f 0901 	mov.w	r9, #1
 800cee8:	fa09 f202 	lsl.w	r2, r9, r2
 800ceec:	420a      	tst	r2, r1
 800ceee:	d003      	beq.n	800cef8 <__gethex+0x1ac>
 800cef0:	454b      	cmp	r3, r9
 800cef2:	dc36      	bgt.n	800cf62 <__gethex+0x216>
 800cef4:	f04f 0902 	mov.w	r9, #2
 800cef8:	4629      	mov	r1, r5
 800cefa:	4620      	mov	r0, r4
 800cefc:	f7ff febe 	bl	800cc7c <rshift>
 800cf00:	442f      	add	r7, r5
 800cf02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cf06:	42bb      	cmp	r3, r7
 800cf08:	da42      	bge.n	800cf90 <__gethex+0x244>
 800cf0a:	9801      	ldr	r0, [sp, #4]
 800cf0c:	4621      	mov	r1, r4
 800cf0e:	f000 fa41 	bl	800d394 <_Bfree>
 800cf12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf14:	2300      	movs	r3, #0
 800cf16:	6013      	str	r3, [r2, #0]
 800cf18:	25a3      	movs	r5, #163	@ 0xa3
 800cf1a:	e793      	b.n	800ce44 <__gethex+0xf8>
 800cf1c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cf20:	2a2e      	cmp	r2, #46	@ 0x2e
 800cf22:	d012      	beq.n	800cf4a <__gethex+0x1fe>
 800cf24:	2b20      	cmp	r3, #32
 800cf26:	d104      	bne.n	800cf32 <__gethex+0x1e6>
 800cf28:	f845 bb04 	str.w	fp, [r5], #4
 800cf2c:	f04f 0b00 	mov.w	fp, #0
 800cf30:	465b      	mov	r3, fp
 800cf32:	7830      	ldrb	r0, [r6, #0]
 800cf34:	9303      	str	r3, [sp, #12]
 800cf36:	f7ff fef3 	bl	800cd20 <__hexdig_fun>
 800cf3a:	9b03      	ldr	r3, [sp, #12]
 800cf3c:	f000 000f 	and.w	r0, r0, #15
 800cf40:	4098      	lsls	r0, r3
 800cf42:	ea4b 0b00 	orr.w	fp, fp, r0
 800cf46:	3304      	adds	r3, #4
 800cf48:	e7ae      	b.n	800cea8 <__gethex+0x15c>
 800cf4a:	45b1      	cmp	r9, r6
 800cf4c:	d8ea      	bhi.n	800cf24 <__gethex+0x1d8>
 800cf4e:	492b      	ldr	r1, [pc, #172]	@ (800cffc <__gethex+0x2b0>)
 800cf50:	9303      	str	r3, [sp, #12]
 800cf52:	2201      	movs	r2, #1
 800cf54:	4630      	mov	r0, r6
 800cf56:	f7ff fd98 	bl	800ca8a <strncmp>
 800cf5a:	9b03      	ldr	r3, [sp, #12]
 800cf5c:	2800      	cmp	r0, #0
 800cf5e:	d1e1      	bne.n	800cf24 <__gethex+0x1d8>
 800cf60:	e7a2      	b.n	800cea8 <__gethex+0x15c>
 800cf62:	1ea9      	subs	r1, r5, #2
 800cf64:	4620      	mov	r0, r4
 800cf66:	f000 fe66 	bl	800dc36 <__any_on>
 800cf6a:	2800      	cmp	r0, #0
 800cf6c:	d0c2      	beq.n	800cef4 <__gethex+0x1a8>
 800cf6e:	f04f 0903 	mov.w	r9, #3
 800cf72:	e7c1      	b.n	800cef8 <__gethex+0x1ac>
 800cf74:	da09      	bge.n	800cf8a <__gethex+0x23e>
 800cf76:	1b75      	subs	r5, r6, r5
 800cf78:	4621      	mov	r1, r4
 800cf7a:	9801      	ldr	r0, [sp, #4]
 800cf7c:	462a      	mov	r2, r5
 800cf7e:	f000 fc21 	bl	800d7c4 <__lshift>
 800cf82:	1b7f      	subs	r7, r7, r5
 800cf84:	4604      	mov	r4, r0
 800cf86:	f100 0a14 	add.w	sl, r0, #20
 800cf8a:	f04f 0900 	mov.w	r9, #0
 800cf8e:	e7b8      	b.n	800cf02 <__gethex+0x1b6>
 800cf90:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cf94:	42bd      	cmp	r5, r7
 800cf96:	dd6f      	ble.n	800d078 <__gethex+0x32c>
 800cf98:	1bed      	subs	r5, r5, r7
 800cf9a:	42ae      	cmp	r6, r5
 800cf9c:	dc34      	bgt.n	800d008 <__gethex+0x2bc>
 800cf9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cfa2:	2b02      	cmp	r3, #2
 800cfa4:	d022      	beq.n	800cfec <__gethex+0x2a0>
 800cfa6:	2b03      	cmp	r3, #3
 800cfa8:	d024      	beq.n	800cff4 <__gethex+0x2a8>
 800cfaa:	2b01      	cmp	r3, #1
 800cfac:	d115      	bne.n	800cfda <__gethex+0x28e>
 800cfae:	42ae      	cmp	r6, r5
 800cfb0:	d113      	bne.n	800cfda <__gethex+0x28e>
 800cfb2:	2e01      	cmp	r6, #1
 800cfb4:	d10b      	bne.n	800cfce <__gethex+0x282>
 800cfb6:	9a02      	ldr	r2, [sp, #8]
 800cfb8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cfbc:	6013      	str	r3, [r2, #0]
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	6123      	str	r3, [r4, #16]
 800cfc2:	f8ca 3000 	str.w	r3, [sl]
 800cfc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfc8:	2562      	movs	r5, #98	@ 0x62
 800cfca:	601c      	str	r4, [r3, #0]
 800cfcc:	e73a      	b.n	800ce44 <__gethex+0xf8>
 800cfce:	1e71      	subs	r1, r6, #1
 800cfd0:	4620      	mov	r0, r4
 800cfd2:	f000 fe30 	bl	800dc36 <__any_on>
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	d1ed      	bne.n	800cfb6 <__gethex+0x26a>
 800cfda:	9801      	ldr	r0, [sp, #4]
 800cfdc:	4621      	mov	r1, r4
 800cfde:	f000 f9d9 	bl	800d394 <_Bfree>
 800cfe2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	6013      	str	r3, [r2, #0]
 800cfe8:	2550      	movs	r5, #80	@ 0x50
 800cfea:	e72b      	b.n	800ce44 <__gethex+0xf8>
 800cfec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d1f3      	bne.n	800cfda <__gethex+0x28e>
 800cff2:	e7e0      	b.n	800cfb6 <__gethex+0x26a>
 800cff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d1dd      	bne.n	800cfb6 <__gethex+0x26a>
 800cffa:	e7ee      	b.n	800cfda <__gethex+0x28e>
 800cffc:	0800f960 	.word	0x0800f960
 800d000:	0800f9c8 	.word	0x0800f9c8
 800d004:	0800f9d9 	.word	0x0800f9d9
 800d008:	1e6f      	subs	r7, r5, #1
 800d00a:	f1b9 0f00 	cmp.w	r9, #0
 800d00e:	d130      	bne.n	800d072 <__gethex+0x326>
 800d010:	b127      	cbz	r7, 800d01c <__gethex+0x2d0>
 800d012:	4639      	mov	r1, r7
 800d014:	4620      	mov	r0, r4
 800d016:	f000 fe0e 	bl	800dc36 <__any_on>
 800d01a:	4681      	mov	r9, r0
 800d01c:	117a      	asrs	r2, r7, #5
 800d01e:	2301      	movs	r3, #1
 800d020:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d024:	f007 071f 	and.w	r7, r7, #31
 800d028:	40bb      	lsls	r3, r7
 800d02a:	4213      	tst	r3, r2
 800d02c:	4629      	mov	r1, r5
 800d02e:	4620      	mov	r0, r4
 800d030:	bf18      	it	ne
 800d032:	f049 0902 	orrne.w	r9, r9, #2
 800d036:	f7ff fe21 	bl	800cc7c <rshift>
 800d03a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d03e:	1b76      	subs	r6, r6, r5
 800d040:	2502      	movs	r5, #2
 800d042:	f1b9 0f00 	cmp.w	r9, #0
 800d046:	d047      	beq.n	800d0d8 <__gethex+0x38c>
 800d048:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d04c:	2b02      	cmp	r3, #2
 800d04e:	d015      	beq.n	800d07c <__gethex+0x330>
 800d050:	2b03      	cmp	r3, #3
 800d052:	d017      	beq.n	800d084 <__gethex+0x338>
 800d054:	2b01      	cmp	r3, #1
 800d056:	d109      	bne.n	800d06c <__gethex+0x320>
 800d058:	f019 0f02 	tst.w	r9, #2
 800d05c:	d006      	beq.n	800d06c <__gethex+0x320>
 800d05e:	f8da 3000 	ldr.w	r3, [sl]
 800d062:	ea49 0903 	orr.w	r9, r9, r3
 800d066:	f019 0f01 	tst.w	r9, #1
 800d06a:	d10e      	bne.n	800d08a <__gethex+0x33e>
 800d06c:	f045 0510 	orr.w	r5, r5, #16
 800d070:	e032      	b.n	800d0d8 <__gethex+0x38c>
 800d072:	f04f 0901 	mov.w	r9, #1
 800d076:	e7d1      	b.n	800d01c <__gethex+0x2d0>
 800d078:	2501      	movs	r5, #1
 800d07a:	e7e2      	b.n	800d042 <__gethex+0x2f6>
 800d07c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d07e:	f1c3 0301 	rsb	r3, r3, #1
 800d082:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d086:	2b00      	cmp	r3, #0
 800d088:	d0f0      	beq.n	800d06c <__gethex+0x320>
 800d08a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d08e:	f104 0314 	add.w	r3, r4, #20
 800d092:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d096:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d09a:	f04f 0c00 	mov.w	ip, #0
 800d09e:	4618      	mov	r0, r3
 800d0a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d0a8:	d01b      	beq.n	800d0e2 <__gethex+0x396>
 800d0aa:	3201      	adds	r2, #1
 800d0ac:	6002      	str	r2, [r0, #0]
 800d0ae:	2d02      	cmp	r5, #2
 800d0b0:	f104 0314 	add.w	r3, r4, #20
 800d0b4:	d13c      	bne.n	800d130 <__gethex+0x3e4>
 800d0b6:	f8d8 2000 	ldr.w	r2, [r8]
 800d0ba:	3a01      	subs	r2, #1
 800d0bc:	42b2      	cmp	r2, r6
 800d0be:	d109      	bne.n	800d0d4 <__gethex+0x388>
 800d0c0:	1171      	asrs	r1, r6, #5
 800d0c2:	2201      	movs	r2, #1
 800d0c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d0c8:	f006 061f 	and.w	r6, r6, #31
 800d0cc:	fa02 f606 	lsl.w	r6, r2, r6
 800d0d0:	421e      	tst	r6, r3
 800d0d2:	d13a      	bne.n	800d14a <__gethex+0x3fe>
 800d0d4:	f045 0520 	orr.w	r5, r5, #32
 800d0d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0da:	601c      	str	r4, [r3, #0]
 800d0dc:	9b02      	ldr	r3, [sp, #8]
 800d0de:	601f      	str	r7, [r3, #0]
 800d0e0:	e6b0      	b.n	800ce44 <__gethex+0xf8>
 800d0e2:	4299      	cmp	r1, r3
 800d0e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800d0e8:	d8d9      	bhi.n	800d09e <__gethex+0x352>
 800d0ea:	68a3      	ldr	r3, [r4, #8]
 800d0ec:	459b      	cmp	fp, r3
 800d0ee:	db17      	blt.n	800d120 <__gethex+0x3d4>
 800d0f0:	6861      	ldr	r1, [r4, #4]
 800d0f2:	9801      	ldr	r0, [sp, #4]
 800d0f4:	3101      	adds	r1, #1
 800d0f6:	f000 f90d 	bl	800d314 <_Balloc>
 800d0fa:	4681      	mov	r9, r0
 800d0fc:	b918      	cbnz	r0, 800d106 <__gethex+0x3ba>
 800d0fe:	4b1a      	ldr	r3, [pc, #104]	@ (800d168 <__gethex+0x41c>)
 800d100:	4602      	mov	r2, r0
 800d102:	2184      	movs	r1, #132	@ 0x84
 800d104:	e6c5      	b.n	800ce92 <__gethex+0x146>
 800d106:	6922      	ldr	r2, [r4, #16]
 800d108:	3202      	adds	r2, #2
 800d10a:	f104 010c 	add.w	r1, r4, #12
 800d10e:	0092      	lsls	r2, r2, #2
 800d110:	300c      	adds	r0, #12
 800d112:	f7ff fd50 	bl	800cbb6 <memcpy>
 800d116:	4621      	mov	r1, r4
 800d118:	9801      	ldr	r0, [sp, #4]
 800d11a:	f000 f93b 	bl	800d394 <_Bfree>
 800d11e:	464c      	mov	r4, r9
 800d120:	6923      	ldr	r3, [r4, #16]
 800d122:	1c5a      	adds	r2, r3, #1
 800d124:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d128:	6122      	str	r2, [r4, #16]
 800d12a:	2201      	movs	r2, #1
 800d12c:	615a      	str	r2, [r3, #20]
 800d12e:	e7be      	b.n	800d0ae <__gethex+0x362>
 800d130:	6922      	ldr	r2, [r4, #16]
 800d132:	455a      	cmp	r2, fp
 800d134:	dd0b      	ble.n	800d14e <__gethex+0x402>
 800d136:	2101      	movs	r1, #1
 800d138:	4620      	mov	r0, r4
 800d13a:	f7ff fd9f 	bl	800cc7c <rshift>
 800d13e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d142:	3701      	adds	r7, #1
 800d144:	42bb      	cmp	r3, r7
 800d146:	f6ff aee0 	blt.w	800cf0a <__gethex+0x1be>
 800d14a:	2501      	movs	r5, #1
 800d14c:	e7c2      	b.n	800d0d4 <__gethex+0x388>
 800d14e:	f016 061f 	ands.w	r6, r6, #31
 800d152:	d0fa      	beq.n	800d14a <__gethex+0x3fe>
 800d154:	4453      	add	r3, sl
 800d156:	f1c6 0620 	rsb	r6, r6, #32
 800d15a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d15e:	f000 f9cb 	bl	800d4f8 <__hi0bits>
 800d162:	42b0      	cmp	r0, r6
 800d164:	dbe7      	blt.n	800d136 <__gethex+0x3ea>
 800d166:	e7f0      	b.n	800d14a <__gethex+0x3fe>
 800d168:	0800f9c8 	.word	0x0800f9c8

0800d16c <L_shift>:
 800d16c:	f1c2 0208 	rsb	r2, r2, #8
 800d170:	0092      	lsls	r2, r2, #2
 800d172:	b570      	push	{r4, r5, r6, lr}
 800d174:	f1c2 0620 	rsb	r6, r2, #32
 800d178:	6843      	ldr	r3, [r0, #4]
 800d17a:	6804      	ldr	r4, [r0, #0]
 800d17c:	fa03 f506 	lsl.w	r5, r3, r6
 800d180:	432c      	orrs	r4, r5
 800d182:	40d3      	lsrs	r3, r2
 800d184:	6004      	str	r4, [r0, #0]
 800d186:	f840 3f04 	str.w	r3, [r0, #4]!
 800d18a:	4288      	cmp	r0, r1
 800d18c:	d3f4      	bcc.n	800d178 <L_shift+0xc>
 800d18e:	bd70      	pop	{r4, r5, r6, pc}

0800d190 <__match>:
 800d190:	b530      	push	{r4, r5, lr}
 800d192:	6803      	ldr	r3, [r0, #0]
 800d194:	3301      	adds	r3, #1
 800d196:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d19a:	b914      	cbnz	r4, 800d1a2 <__match+0x12>
 800d19c:	6003      	str	r3, [r0, #0]
 800d19e:	2001      	movs	r0, #1
 800d1a0:	bd30      	pop	{r4, r5, pc}
 800d1a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d1aa:	2d19      	cmp	r5, #25
 800d1ac:	bf98      	it	ls
 800d1ae:	3220      	addls	r2, #32
 800d1b0:	42a2      	cmp	r2, r4
 800d1b2:	d0f0      	beq.n	800d196 <__match+0x6>
 800d1b4:	2000      	movs	r0, #0
 800d1b6:	e7f3      	b.n	800d1a0 <__match+0x10>

0800d1b8 <__hexnan>:
 800d1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1bc:	680b      	ldr	r3, [r1, #0]
 800d1be:	6801      	ldr	r1, [r0, #0]
 800d1c0:	115e      	asrs	r6, r3, #5
 800d1c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d1c6:	f013 031f 	ands.w	r3, r3, #31
 800d1ca:	b087      	sub	sp, #28
 800d1cc:	bf18      	it	ne
 800d1ce:	3604      	addne	r6, #4
 800d1d0:	2500      	movs	r5, #0
 800d1d2:	1f37      	subs	r7, r6, #4
 800d1d4:	4682      	mov	sl, r0
 800d1d6:	4690      	mov	r8, r2
 800d1d8:	9301      	str	r3, [sp, #4]
 800d1da:	f846 5c04 	str.w	r5, [r6, #-4]
 800d1de:	46b9      	mov	r9, r7
 800d1e0:	463c      	mov	r4, r7
 800d1e2:	9502      	str	r5, [sp, #8]
 800d1e4:	46ab      	mov	fp, r5
 800d1e6:	784a      	ldrb	r2, [r1, #1]
 800d1e8:	1c4b      	adds	r3, r1, #1
 800d1ea:	9303      	str	r3, [sp, #12]
 800d1ec:	b342      	cbz	r2, 800d240 <__hexnan+0x88>
 800d1ee:	4610      	mov	r0, r2
 800d1f0:	9105      	str	r1, [sp, #20]
 800d1f2:	9204      	str	r2, [sp, #16]
 800d1f4:	f7ff fd94 	bl	800cd20 <__hexdig_fun>
 800d1f8:	2800      	cmp	r0, #0
 800d1fa:	d151      	bne.n	800d2a0 <__hexnan+0xe8>
 800d1fc:	9a04      	ldr	r2, [sp, #16]
 800d1fe:	9905      	ldr	r1, [sp, #20]
 800d200:	2a20      	cmp	r2, #32
 800d202:	d818      	bhi.n	800d236 <__hexnan+0x7e>
 800d204:	9b02      	ldr	r3, [sp, #8]
 800d206:	459b      	cmp	fp, r3
 800d208:	dd13      	ble.n	800d232 <__hexnan+0x7a>
 800d20a:	454c      	cmp	r4, r9
 800d20c:	d206      	bcs.n	800d21c <__hexnan+0x64>
 800d20e:	2d07      	cmp	r5, #7
 800d210:	dc04      	bgt.n	800d21c <__hexnan+0x64>
 800d212:	462a      	mov	r2, r5
 800d214:	4649      	mov	r1, r9
 800d216:	4620      	mov	r0, r4
 800d218:	f7ff ffa8 	bl	800d16c <L_shift>
 800d21c:	4544      	cmp	r4, r8
 800d21e:	d952      	bls.n	800d2c6 <__hexnan+0x10e>
 800d220:	2300      	movs	r3, #0
 800d222:	f1a4 0904 	sub.w	r9, r4, #4
 800d226:	f844 3c04 	str.w	r3, [r4, #-4]
 800d22a:	f8cd b008 	str.w	fp, [sp, #8]
 800d22e:	464c      	mov	r4, r9
 800d230:	461d      	mov	r5, r3
 800d232:	9903      	ldr	r1, [sp, #12]
 800d234:	e7d7      	b.n	800d1e6 <__hexnan+0x2e>
 800d236:	2a29      	cmp	r2, #41	@ 0x29
 800d238:	d157      	bne.n	800d2ea <__hexnan+0x132>
 800d23a:	3102      	adds	r1, #2
 800d23c:	f8ca 1000 	str.w	r1, [sl]
 800d240:	f1bb 0f00 	cmp.w	fp, #0
 800d244:	d051      	beq.n	800d2ea <__hexnan+0x132>
 800d246:	454c      	cmp	r4, r9
 800d248:	d206      	bcs.n	800d258 <__hexnan+0xa0>
 800d24a:	2d07      	cmp	r5, #7
 800d24c:	dc04      	bgt.n	800d258 <__hexnan+0xa0>
 800d24e:	462a      	mov	r2, r5
 800d250:	4649      	mov	r1, r9
 800d252:	4620      	mov	r0, r4
 800d254:	f7ff ff8a 	bl	800d16c <L_shift>
 800d258:	4544      	cmp	r4, r8
 800d25a:	d936      	bls.n	800d2ca <__hexnan+0x112>
 800d25c:	f1a8 0204 	sub.w	r2, r8, #4
 800d260:	4623      	mov	r3, r4
 800d262:	f853 1b04 	ldr.w	r1, [r3], #4
 800d266:	f842 1f04 	str.w	r1, [r2, #4]!
 800d26a:	429f      	cmp	r7, r3
 800d26c:	d2f9      	bcs.n	800d262 <__hexnan+0xaa>
 800d26e:	1b3b      	subs	r3, r7, r4
 800d270:	f023 0303 	bic.w	r3, r3, #3
 800d274:	3304      	adds	r3, #4
 800d276:	3401      	adds	r4, #1
 800d278:	3e03      	subs	r6, #3
 800d27a:	42b4      	cmp	r4, r6
 800d27c:	bf88      	it	hi
 800d27e:	2304      	movhi	r3, #4
 800d280:	4443      	add	r3, r8
 800d282:	2200      	movs	r2, #0
 800d284:	f843 2b04 	str.w	r2, [r3], #4
 800d288:	429f      	cmp	r7, r3
 800d28a:	d2fb      	bcs.n	800d284 <__hexnan+0xcc>
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	b91b      	cbnz	r3, 800d298 <__hexnan+0xe0>
 800d290:	4547      	cmp	r7, r8
 800d292:	d128      	bne.n	800d2e6 <__hexnan+0x12e>
 800d294:	2301      	movs	r3, #1
 800d296:	603b      	str	r3, [r7, #0]
 800d298:	2005      	movs	r0, #5
 800d29a:	b007      	add	sp, #28
 800d29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2a0:	3501      	adds	r5, #1
 800d2a2:	2d08      	cmp	r5, #8
 800d2a4:	f10b 0b01 	add.w	fp, fp, #1
 800d2a8:	dd06      	ble.n	800d2b8 <__hexnan+0x100>
 800d2aa:	4544      	cmp	r4, r8
 800d2ac:	d9c1      	bls.n	800d232 <__hexnan+0x7a>
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	f844 3c04 	str.w	r3, [r4, #-4]
 800d2b4:	2501      	movs	r5, #1
 800d2b6:	3c04      	subs	r4, #4
 800d2b8:	6822      	ldr	r2, [r4, #0]
 800d2ba:	f000 000f 	and.w	r0, r0, #15
 800d2be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d2c2:	6020      	str	r0, [r4, #0]
 800d2c4:	e7b5      	b.n	800d232 <__hexnan+0x7a>
 800d2c6:	2508      	movs	r5, #8
 800d2c8:	e7b3      	b.n	800d232 <__hexnan+0x7a>
 800d2ca:	9b01      	ldr	r3, [sp, #4]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d0dd      	beq.n	800d28c <__hexnan+0xd4>
 800d2d0:	f1c3 0320 	rsb	r3, r3, #32
 800d2d4:	f04f 32ff 	mov.w	r2, #4294967295
 800d2d8:	40da      	lsrs	r2, r3
 800d2da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d2de:	4013      	ands	r3, r2
 800d2e0:	f846 3c04 	str.w	r3, [r6, #-4]
 800d2e4:	e7d2      	b.n	800d28c <__hexnan+0xd4>
 800d2e6:	3f04      	subs	r7, #4
 800d2e8:	e7d0      	b.n	800d28c <__hexnan+0xd4>
 800d2ea:	2004      	movs	r0, #4
 800d2ec:	e7d5      	b.n	800d29a <__hexnan+0xe2>

0800d2ee <__ascii_mbtowc>:
 800d2ee:	b082      	sub	sp, #8
 800d2f0:	b901      	cbnz	r1, 800d2f4 <__ascii_mbtowc+0x6>
 800d2f2:	a901      	add	r1, sp, #4
 800d2f4:	b142      	cbz	r2, 800d308 <__ascii_mbtowc+0x1a>
 800d2f6:	b14b      	cbz	r3, 800d30c <__ascii_mbtowc+0x1e>
 800d2f8:	7813      	ldrb	r3, [r2, #0]
 800d2fa:	600b      	str	r3, [r1, #0]
 800d2fc:	7812      	ldrb	r2, [r2, #0]
 800d2fe:	1e10      	subs	r0, r2, #0
 800d300:	bf18      	it	ne
 800d302:	2001      	movne	r0, #1
 800d304:	b002      	add	sp, #8
 800d306:	4770      	bx	lr
 800d308:	4610      	mov	r0, r2
 800d30a:	e7fb      	b.n	800d304 <__ascii_mbtowc+0x16>
 800d30c:	f06f 0001 	mvn.w	r0, #1
 800d310:	e7f8      	b.n	800d304 <__ascii_mbtowc+0x16>
	...

0800d314 <_Balloc>:
 800d314:	b570      	push	{r4, r5, r6, lr}
 800d316:	69c6      	ldr	r6, [r0, #28]
 800d318:	4604      	mov	r4, r0
 800d31a:	460d      	mov	r5, r1
 800d31c:	b976      	cbnz	r6, 800d33c <_Balloc+0x28>
 800d31e:	2010      	movs	r0, #16
 800d320:	f7fe fbda 	bl	800bad8 <malloc>
 800d324:	4602      	mov	r2, r0
 800d326:	61e0      	str	r0, [r4, #28]
 800d328:	b920      	cbnz	r0, 800d334 <_Balloc+0x20>
 800d32a:	4b18      	ldr	r3, [pc, #96]	@ (800d38c <_Balloc+0x78>)
 800d32c:	4818      	ldr	r0, [pc, #96]	@ (800d390 <_Balloc+0x7c>)
 800d32e:	216b      	movs	r1, #107	@ 0x6b
 800d330:	f000 fd5c 	bl	800ddec <__assert_func>
 800d334:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d338:	6006      	str	r6, [r0, #0]
 800d33a:	60c6      	str	r6, [r0, #12]
 800d33c:	69e6      	ldr	r6, [r4, #28]
 800d33e:	68f3      	ldr	r3, [r6, #12]
 800d340:	b183      	cbz	r3, 800d364 <_Balloc+0x50>
 800d342:	69e3      	ldr	r3, [r4, #28]
 800d344:	68db      	ldr	r3, [r3, #12]
 800d346:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d34a:	b9b8      	cbnz	r0, 800d37c <_Balloc+0x68>
 800d34c:	2101      	movs	r1, #1
 800d34e:	fa01 f605 	lsl.w	r6, r1, r5
 800d352:	1d72      	adds	r2, r6, #5
 800d354:	0092      	lsls	r2, r2, #2
 800d356:	4620      	mov	r0, r4
 800d358:	f000 fd66 	bl	800de28 <_calloc_r>
 800d35c:	b160      	cbz	r0, 800d378 <_Balloc+0x64>
 800d35e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d362:	e00e      	b.n	800d382 <_Balloc+0x6e>
 800d364:	2221      	movs	r2, #33	@ 0x21
 800d366:	2104      	movs	r1, #4
 800d368:	4620      	mov	r0, r4
 800d36a:	f000 fd5d 	bl	800de28 <_calloc_r>
 800d36e:	69e3      	ldr	r3, [r4, #28]
 800d370:	60f0      	str	r0, [r6, #12]
 800d372:	68db      	ldr	r3, [r3, #12]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d1e4      	bne.n	800d342 <_Balloc+0x2e>
 800d378:	2000      	movs	r0, #0
 800d37a:	bd70      	pop	{r4, r5, r6, pc}
 800d37c:	6802      	ldr	r2, [r0, #0]
 800d37e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d382:	2300      	movs	r3, #0
 800d384:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d388:	e7f7      	b.n	800d37a <_Balloc+0x66>
 800d38a:	bf00      	nop
 800d38c:	0800fa39 	.word	0x0800fa39
 800d390:	0800fa50 	.word	0x0800fa50

0800d394 <_Bfree>:
 800d394:	b570      	push	{r4, r5, r6, lr}
 800d396:	69c6      	ldr	r6, [r0, #28]
 800d398:	4605      	mov	r5, r0
 800d39a:	460c      	mov	r4, r1
 800d39c:	b976      	cbnz	r6, 800d3bc <_Bfree+0x28>
 800d39e:	2010      	movs	r0, #16
 800d3a0:	f7fe fb9a 	bl	800bad8 <malloc>
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	61e8      	str	r0, [r5, #28]
 800d3a8:	b920      	cbnz	r0, 800d3b4 <_Bfree+0x20>
 800d3aa:	4b09      	ldr	r3, [pc, #36]	@ (800d3d0 <_Bfree+0x3c>)
 800d3ac:	4809      	ldr	r0, [pc, #36]	@ (800d3d4 <_Bfree+0x40>)
 800d3ae:	218f      	movs	r1, #143	@ 0x8f
 800d3b0:	f000 fd1c 	bl	800ddec <__assert_func>
 800d3b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3b8:	6006      	str	r6, [r0, #0]
 800d3ba:	60c6      	str	r6, [r0, #12]
 800d3bc:	b13c      	cbz	r4, 800d3ce <_Bfree+0x3a>
 800d3be:	69eb      	ldr	r3, [r5, #28]
 800d3c0:	6862      	ldr	r2, [r4, #4]
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d3c8:	6021      	str	r1, [r4, #0]
 800d3ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d3ce:	bd70      	pop	{r4, r5, r6, pc}
 800d3d0:	0800fa39 	.word	0x0800fa39
 800d3d4:	0800fa50 	.word	0x0800fa50

0800d3d8 <__multadd>:
 800d3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3dc:	690d      	ldr	r5, [r1, #16]
 800d3de:	4607      	mov	r7, r0
 800d3e0:	460c      	mov	r4, r1
 800d3e2:	461e      	mov	r6, r3
 800d3e4:	f101 0c14 	add.w	ip, r1, #20
 800d3e8:	2000      	movs	r0, #0
 800d3ea:	f8dc 3000 	ldr.w	r3, [ip]
 800d3ee:	b299      	uxth	r1, r3
 800d3f0:	fb02 6101 	mla	r1, r2, r1, r6
 800d3f4:	0c1e      	lsrs	r6, r3, #16
 800d3f6:	0c0b      	lsrs	r3, r1, #16
 800d3f8:	fb02 3306 	mla	r3, r2, r6, r3
 800d3fc:	b289      	uxth	r1, r1
 800d3fe:	3001      	adds	r0, #1
 800d400:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d404:	4285      	cmp	r5, r0
 800d406:	f84c 1b04 	str.w	r1, [ip], #4
 800d40a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d40e:	dcec      	bgt.n	800d3ea <__multadd+0x12>
 800d410:	b30e      	cbz	r6, 800d456 <__multadd+0x7e>
 800d412:	68a3      	ldr	r3, [r4, #8]
 800d414:	42ab      	cmp	r3, r5
 800d416:	dc19      	bgt.n	800d44c <__multadd+0x74>
 800d418:	6861      	ldr	r1, [r4, #4]
 800d41a:	4638      	mov	r0, r7
 800d41c:	3101      	adds	r1, #1
 800d41e:	f7ff ff79 	bl	800d314 <_Balloc>
 800d422:	4680      	mov	r8, r0
 800d424:	b928      	cbnz	r0, 800d432 <__multadd+0x5a>
 800d426:	4602      	mov	r2, r0
 800d428:	4b0c      	ldr	r3, [pc, #48]	@ (800d45c <__multadd+0x84>)
 800d42a:	480d      	ldr	r0, [pc, #52]	@ (800d460 <__multadd+0x88>)
 800d42c:	21ba      	movs	r1, #186	@ 0xba
 800d42e:	f000 fcdd 	bl	800ddec <__assert_func>
 800d432:	6922      	ldr	r2, [r4, #16]
 800d434:	3202      	adds	r2, #2
 800d436:	f104 010c 	add.w	r1, r4, #12
 800d43a:	0092      	lsls	r2, r2, #2
 800d43c:	300c      	adds	r0, #12
 800d43e:	f7ff fbba 	bl	800cbb6 <memcpy>
 800d442:	4621      	mov	r1, r4
 800d444:	4638      	mov	r0, r7
 800d446:	f7ff ffa5 	bl	800d394 <_Bfree>
 800d44a:	4644      	mov	r4, r8
 800d44c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d450:	3501      	adds	r5, #1
 800d452:	615e      	str	r6, [r3, #20]
 800d454:	6125      	str	r5, [r4, #16]
 800d456:	4620      	mov	r0, r4
 800d458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d45c:	0800f9c8 	.word	0x0800f9c8
 800d460:	0800fa50 	.word	0x0800fa50

0800d464 <__s2b>:
 800d464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d468:	460c      	mov	r4, r1
 800d46a:	4615      	mov	r5, r2
 800d46c:	461f      	mov	r7, r3
 800d46e:	2209      	movs	r2, #9
 800d470:	3308      	adds	r3, #8
 800d472:	4606      	mov	r6, r0
 800d474:	fb93 f3f2 	sdiv	r3, r3, r2
 800d478:	2100      	movs	r1, #0
 800d47a:	2201      	movs	r2, #1
 800d47c:	429a      	cmp	r2, r3
 800d47e:	db09      	blt.n	800d494 <__s2b+0x30>
 800d480:	4630      	mov	r0, r6
 800d482:	f7ff ff47 	bl	800d314 <_Balloc>
 800d486:	b940      	cbnz	r0, 800d49a <__s2b+0x36>
 800d488:	4602      	mov	r2, r0
 800d48a:	4b19      	ldr	r3, [pc, #100]	@ (800d4f0 <__s2b+0x8c>)
 800d48c:	4819      	ldr	r0, [pc, #100]	@ (800d4f4 <__s2b+0x90>)
 800d48e:	21d3      	movs	r1, #211	@ 0xd3
 800d490:	f000 fcac 	bl	800ddec <__assert_func>
 800d494:	0052      	lsls	r2, r2, #1
 800d496:	3101      	adds	r1, #1
 800d498:	e7f0      	b.n	800d47c <__s2b+0x18>
 800d49a:	9b08      	ldr	r3, [sp, #32]
 800d49c:	6143      	str	r3, [r0, #20]
 800d49e:	2d09      	cmp	r5, #9
 800d4a0:	f04f 0301 	mov.w	r3, #1
 800d4a4:	6103      	str	r3, [r0, #16]
 800d4a6:	dd16      	ble.n	800d4d6 <__s2b+0x72>
 800d4a8:	f104 0909 	add.w	r9, r4, #9
 800d4ac:	46c8      	mov	r8, r9
 800d4ae:	442c      	add	r4, r5
 800d4b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d4b4:	4601      	mov	r1, r0
 800d4b6:	3b30      	subs	r3, #48	@ 0x30
 800d4b8:	220a      	movs	r2, #10
 800d4ba:	4630      	mov	r0, r6
 800d4bc:	f7ff ff8c 	bl	800d3d8 <__multadd>
 800d4c0:	45a0      	cmp	r8, r4
 800d4c2:	d1f5      	bne.n	800d4b0 <__s2b+0x4c>
 800d4c4:	f1a5 0408 	sub.w	r4, r5, #8
 800d4c8:	444c      	add	r4, r9
 800d4ca:	1b2d      	subs	r5, r5, r4
 800d4cc:	1963      	adds	r3, r4, r5
 800d4ce:	42bb      	cmp	r3, r7
 800d4d0:	db04      	blt.n	800d4dc <__s2b+0x78>
 800d4d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4d6:	340a      	adds	r4, #10
 800d4d8:	2509      	movs	r5, #9
 800d4da:	e7f6      	b.n	800d4ca <__s2b+0x66>
 800d4dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d4e0:	4601      	mov	r1, r0
 800d4e2:	3b30      	subs	r3, #48	@ 0x30
 800d4e4:	220a      	movs	r2, #10
 800d4e6:	4630      	mov	r0, r6
 800d4e8:	f7ff ff76 	bl	800d3d8 <__multadd>
 800d4ec:	e7ee      	b.n	800d4cc <__s2b+0x68>
 800d4ee:	bf00      	nop
 800d4f0:	0800f9c8 	.word	0x0800f9c8
 800d4f4:	0800fa50 	.word	0x0800fa50

0800d4f8 <__hi0bits>:
 800d4f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	bf36      	itet	cc
 800d500:	0403      	lslcc	r3, r0, #16
 800d502:	2000      	movcs	r0, #0
 800d504:	2010      	movcc	r0, #16
 800d506:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d50a:	bf3c      	itt	cc
 800d50c:	021b      	lslcc	r3, r3, #8
 800d50e:	3008      	addcc	r0, #8
 800d510:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d514:	bf3c      	itt	cc
 800d516:	011b      	lslcc	r3, r3, #4
 800d518:	3004      	addcc	r0, #4
 800d51a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d51e:	bf3c      	itt	cc
 800d520:	009b      	lslcc	r3, r3, #2
 800d522:	3002      	addcc	r0, #2
 800d524:	2b00      	cmp	r3, #0
 800d526:	db05      	blt.n	800d534 <__hi0bits+0x3c>
 800d528:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d52c:	f100 0001 	add.w	r0, r0, #1
 800d530:	bf08      	it	eq
 800d532:	2020      	moveq	r0, #32
 800d534:	4770      	bx	lr

0800d536 <__lo0bits>:
 800d536:	6803      	ldr	r3, [r0, #0]
 800d538:	4602      	mov	r2, r0
 800d53a:	f013 0007 	ands.w	r0, r3, #7
 800d53e:	d00b      	beq.n	800d558 <__lo0bits+0x22>
 800d540:	07d9      	lsls	r1, r3, #31
 800d542:	d421      	bmi.n	800d588 <__lo0bits+0x52>
 800d544:	0798      	lsls	r0, r3, #30
 800d546:	bf49      	itett	mi
 800d548:	085b      	lsrmi	r3, r3, #1
 800d54a:	089b      	lsrpl	r3, r3, #2
 800d54c:	2001      	movmi	r0, #1
 800d54e:	6013      	strmi	r3, [r2, #0]
 800d550:	bf5c      	itt	pl
 800d552:	6013      	strpl	r3, [r2, #0]
 800d554:	2002      	movpl	r0, #2
 800d556:	4770      	bx	lr
 800d558:	b299      	uxth	r1, r3
 800d55a:	b909      	cbnz	r1, 800d560 <__lo0bits+0x2a>
 800d55c:	0c1b      	lsrs	r3, r3, #16
 800d55e:	2010      	movs	r0, #16
 800d560:	b2d9      	uxtb	r1, r3
 800d562:	b909      	cbnz	r1, 800d568 <__lo0bits+0x32>
 800d564:	3008      	adds	r0, #8
 800d566:	0a1b      	lsrs	r3, r3, #8
 800d568:	0719      	lsls	r1, r3, #28
 800d56a:	bf04      	itt	eq
 800d56c:	091b      	lsreq	r3, r3, #4
 800d56e:	3004      	addeq	r0, #4
 800d570:	0799      	lsls	r1, r3, #30
 800d572:	bf04      	itt	eq
 800d574:	089b      	lsreq	r3, r3, #2
 800d576:	3002      	addeq	r0, #2
 800d578:	07d9      	lsls	r1, r3, #31
 800d57a:	d403      	bmi.n	800d584 <__lo0bits+0x4e>
 800d57c:	085b      	lsrs	r3, r3, #1
 800d57e:	f100 0001 	add.w	r0, r0, #1
 800d582:	d003      	beq.n	800d58c <__lo0bits+0x56>
 800d584:	6013      	str	r3, [r2, #0]
 800d586:	4770      	bx	lr
 800d588:	2000      	movs	r0, #0
 800d58a:	4770      	bx	lr
 800d58c:	2020      	movs	r0, #32
 800d58e:	4770      	bx	lr

0800d590 <__i2b>:
 800d590:	b510      	push	{r4, lr}
 800d592:	460c      	mov	r4, r1
 800d594:	2101      	movs	r1, #1
 800d596:	f7ff febd 	bl	800d314 <_Balloc>
 800d59a:	4602      	mov	r2, r0
 800d59c:	b928      	cbnz	r0, 800d5aa <__i2b+0x1a>
 800d59e:	4b05      	ldr	r3, [pc, #20]	@ (800d5b4 <__i2b+0x24>)
 800d5a0:	4805      	ldr	r0, [pc, #20]	@ (800d5b8 <__i2b+0x28>)
 800d5a2:	f240 1145 	movw	r1, #325	@ 0x145
 800d5a6:	f000 fc21 	bl	800ddec <__assert_func>
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	6144      	str	r4, [r0, #20]
 800d5ae:	6103      	str	r3, [r0, #16]
 800d5b0:	bd10      	pop	{r4, pc}
 800d5b2:	bf00      	nop
 800d5b4:	0800f9c8 	.word	0x0800f9c8
 800d5b8:	0800fa50 	.word	0x0800fa50

0800d5bc <__multiply>:
 800d5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c0:	4614      	mov	r4, r2
 800d5c2:	690a      	ldr	r2, [r1, #16]
 800d5c4:	6923      	ldr	r3, [r4, #16]
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	bfa8      	it	ge
 800d5ca:	4623      	movge	r3, r4
 800d5cc:	460f      	mov	r7, r1
 800d5ce:	bfa4      	itt	ge
 800d5d0:	460c      	movge	r4, r1
 800d5d2:	461f      	movge	r7, r3
 800d5d4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d5d8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d5dc:	68a3      	ldr	r3, [r4, #8]
 800d5de:	6861      	ldr	r1, [r4, #4]
 800d5e0:	eb0a 0609 	add.w	r6, sl, r9
 800d5e4:	42b3      	cmp	r3, r6
 800d5e6:	b085      	sub	sp, #20
 800d5e8:	bfb8      	it	lt
 800d5ea:	3101      	addlt	r1, #1
 800d5ec:	f7ff fe92 	bl	800d314 <_Balloc>
 800d5f0:	b930      	cbnz	r0, 800d600 <__multiply+0x44>
 800d5f2:	4602      	mov	r2, r0
 800d5f4:	4b44      	ldr	r3, [pc, #272]	@ (800d708 <__multiply+0x14c>)
 800d5f6:	4845      	ldr	r0, [pc, #276]	@ (800d70c <__multiply+0x150>)
 800d5f8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d5fc:	f000 fbf6 	bl	800ddec <__assert_func>
 800d600:	f100 0514 	add.w	r5, r0, #20
 800d604:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d608:	462b      	mov	r3, r5
 800d60a:	2200      	movs	r2, #0
 800d60c:	4543      	cmp	r3, r8
 800d60e:	d321      	bcc.n	800d654 <__multiply+0x98>
 800d610:	f107 0114 	add.w	r1, r7, #20
 800d614:	f104 0214 	add.w	r2, r4, #20
 800d618:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d61c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d620:	9302      	str	r3, [sp, #8]
 800d622:	1b13      	subs	r3, r2, r4
 800d624:	3b15      	subs	r3, #21
 800d626:	f023 0303 	bic.w	r3, r3, #3
 800d62a:	3304      	adds	r3, #4
 800d62c:	f104 0715 	add.w	r7, r4, #21
 800d630:	42ba      	cmp	r2, r7
 800d632:	bf38      	it	cc
 800d634:	2304      	movcc	r3, #4
 800d636:	9301      	str	r3, [sp, #4]
 800d638:	9b02      	ldr	r3, [sp, #8]
 800d63a:	9103      	str	r1, [sp, #12]
 800d63c:	428b      	cmp	r3, r1
 800d63e:	d80c      	bhi.n	800d65a <__multiply+0x9e>
 800d640:	2e00      	cmp	r6, #0
 800d642:	dd03      	ble.n	800d64c <__multiply+0x90>
 800d644:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d05b      	beq.n	800d704 <__multiply+0x148>
 800d64c:	6106      	str	r6, [r0, #16]
 800d64e:	b005      	add	sp, #20
 800d650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d654:	f843 2b04 	str.w	r2, [r3], #4
 800d658:	e7d8      	b.n	800d60c <__multiply+0x50>
 800d65a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d65e:	f1ba 0f00 	cmp.w	sl, #0
 800d662:	d024      	beq.n	800d6ae <__multiply+0xf2>
 800d664:	f104 0e14 	add.w	lr, r4, #20
 800d668:	46a9      	mov	r9, r5
 800d66a:	f04f 0c00 	mov.w	ip, #0
 800d66e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d672:	f8d9 3000 	ldr.w	r3, [r9]
 800d676:	fa1f fb87 	uxth.w	fp, r7
 800d67a:	b29b      	uxth	r3, r3
 800d67c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d680:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d684:	f8d9 7000 	ldr.w	r7, [r9]
 800d688:	4463      	add	r3, ip
 800d68a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d68e:	fb0a c70b 	mla	r7, sl, fp, ip
 800d692:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d696:	b29b      	uxth	r3, r3
 800d698:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d69c:	4572      	cmp	r2, lr
 800d69e:	f849 3b04 	str.w	r3, [r9], #4
 800d6a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d6a6:	d8e2      	bhi.n	800d66e <__multiply+0xb2>
 800d6a8:	9b01      	ldr	r3, [sp, #4]
 800d6aa:	f845 c003 	str.w	ip, [r5, r3]
 800d6ae:	9b03      	ldr	r3, [sp, #12]
 800d6b0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d6b4:	3104      	adds	r1, #4
 800d6b6:	f1b9 0f00 	cmp.w	r9, #0
 800d6ba:	d021      	beq.n	800d700 <__multiply+0x144>
 800d6bc:	682b      	ldr	r3, [r5, #0]
 800d6be:	f104 0c14 	add.w	ip, r4, #20
 800d6c2:	46ae      	mov	lr, r5
 800d6c4:	f04f 0a00 	mov.w	sl, #0
 800d6c8:	f8bc b000 	ldrh.w	fp, [ip]
 800d6cc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d6d0:	fb09 770b 	mla	r7, r9, fp, r7
 800d6d4:	4457      	add	r7, sl
 800d6d6:	b29b      	uxth	r3, r3
 800d6d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d6dc:	f84e 3b04 	str.w	r3, [lr], #4
 800d6e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d6e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6e8:	f8be 3000 	ldrh.w	r3, [lr]
 800d6ec:	fb09 330a 	mla	r3, r9, sl, r3
 800d6f0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d6f4:	4562      	cmp	r2, ip
 800d6f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6fa:	d8e5      	bhi.n	800d6c8 <__multiply+0x10c>
 800d6fc:	9f01      	ldr	r7, [sp, #4]
 800d6fe:	51eb      	str	r3, [r5, r7]
 800d700:	3504      	adds	r5, #4
 800d702:	e799      	b.n	800d638 <__multiply+0x7c>
 800d704:	3e01      	subs	r6, #1
 800d706:	e79b      	b.n	800d640 <__multiply+0x84>
 800d708:	0800f9c8 	.word	0x0800f9c8
 800d70c:	0800fa50 	.word	0x0800fa50

0800d710 <__pow5mult>:
 800d710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d714:	4615      	mov	r5, r2
 800d716:	f012 0203 	ands.w	r2, r2, #3
 800d71a:	4607      	mov	r7, r0
 800d71c:	460e      	mov	r6, r1
 800d71e:	d007      	beq.n	800d730 <__pow5mult+0x20>
 800d720:	4c25      	ldr	r4, [pc, #148]	@ (800d7b8 <__pow5mult+0xa8>)
 800d722:	3a01      	subs	r2, #1
 800d724:	2300      	movs	r3, #0
 800d726:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d72a:	f7ff fe55 	bl	800d3d8 <__multadd>
 800d72e:	4606      	mov	r6, r0
 800d730:	10ad      	asrs	r5, r5, #2
 800d732:	d03d      	beq.n	800d7b0 <__pow5mult+0xa0>
 800d734:	69fc      	ldr	r4, [r7, #28]
 800d736:	b97c      	cbnz	r4, 800d758 <__pow5mult+0x48>
 800d738:	2010      	movs	r0, #16
 800d73a:	f7fe f9cd 	bl	800bad8 <malloc>
 800d73e:	4602      	mov	r2, r0
 800d740:	61f8      	str	r0, [r7, #28]
 800d742:	b928      	cbnz	r0, 800d750 <__pow5mult+0x40>
 800d744:	4b1d      	ldr	r3, [pc, #116]	@ (800d7bc <__pow5mult+0xac>)
 800d746:	481e      	ldr	r0, [pc, #120]	@ (800d7c0 <__pow5mult+0xb0>)
 800d748:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d74c:	f000 fb4e 	bl	800ddec <__assert_func>
 800d750:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d754:	6004      	str	r4, [r0, #0]
 800d756:	60c4      	str	r4, [r0, #12]
 800d758:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d75c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d760:	b94c      	cbnz	r4, 800d776 <__pow5mult+0x66>
 800d762:	f240 2171 	movw	r1, #625	@ 0x271
 800d766:	4638      	mov	r0, r7
 800d768:	f7ff ff12 	bl	800d590 <__i2b>
 800d76c:	2300      	movs	r3, #0
 800d76e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d772:	4604      	mov	r4, r0
 800d774:	6003      	str	r3, [r0, #0]
 800d776:	f04f 0900 	mov.w	r9, #0
 800d77a:	07eb      	lsls	r3, r5, #31
 800d77c:	d50a      	bpl.n	800d794 <__pow5mult+0x84>
 800d77e:	4631      	mov	r1, r6
 800d780:	4622      	mov	r2, r4
 800d782:	4638      	mov	r0, r7
 800d784:	f7ff ff1a 	bl	800d5bc <__multiply>
 800d788:	4631      	mov	r1, r6
 800d78a:	4680      	mov	r8, r0
 800d78c:	4638      	mov	r0, r7
 800d78e:	f7ff fe01 	bl	800d394 <_Bfree>
 800d792:	4646      	mov	r6, r8
 800d794:	106d      	asrs	r5, r5, #1
 800d796:	d00b      	beq.n	800d7b0 <__pow5mult+0xa0>
 800d798:	6820      	ldr	r0, [r4, #0]
 800d79a:	b938      	cbnz	r0, 800d7ac <__pow5mult+0x9c>
 800d79c:	4622      	mov	r2, r4
 800d79e:	4621      	mov	r1, r4
 800d7a0:	4638      	mov	r0, r7
 800d7a2:	f7ff ff0b 	bl	800d5bc <__multiply>
 800d7a6:	6020      	str	r0, [r4, #0]
 800d7a8:	f8c0 9000 	str.w	r9, [r0]
 800d7ac:	4604      	mov	r4, r0
 800d7ae:	e7e4      	b.n	800d77a <__pow5mult+0x6a>
 800d7b0:	4630      	mov	r0, r6
 800d7b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7b6:	bf00      	nop
 800d7b8:	0800faac 	.word	0x0800faac
 800d7bc:	0800fa39 	.word	0x0800fa39
 800d7c0:	0800fa50 	.word	0x0800fa50

0800d7c4 <__lshift>:
 800d7c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7c8:	460c      	mov	r4, r1
 800d7ca:	6849      	ldr	r1, [r1, #4]
 800d7cc:	6923      	ldr	r3, [r4, #16]
 800d7ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d7d2:	68a3      	ldr	r3, [r4, #8]
 800d7d4:	4607      	mov	r7, r0
 800d7d6:	4691      	mov	r9, r2
 800d7d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d7dc:	f108 0601 	add.w	r6, r8, #1
 800d7e0:	42b3      	cmp	r3, r6
 800d7e2:	db0b      	blt.n	800d7fc <__lshift+0x38>
 800d7e4:	4638      	mov	r0, r7
 800d7e6:	f7ff fd95 	bl	800d314 <_Balloc>
 800d7ea:	4605      	mov	r5, r0
 800d7ec:	b948      	cbnz	r0, 800d802 <__lshift+0x3e>
 800d7ee:	4602      	mov	r2, r0
 800d7f0:	4b28      	ldr	r3, [pc, #160]	@ (800d894 <__lshift+0xd0>)
 800d7f2:	4829      	ldr	r0, [pc, #164]	@ (800d898 <__lshift+0xd4>)
 800d7f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d7f8:	f000 faf8 	bl	800ddec <__assert_func>
 800d7fc:	3101      	adds	r1, #1
 800d7fe:	005b      	lsls	r3, r3, #1
 800d800:	e7ee      	b.n	800d7e0 <__lshift+0x1c>
 800d802:	2300      	movs	r3, #0
 800d804:	f100 0114 	add.w	r1, r0, #20
 800d808:	f100 0210 	add.w	r2, r0, #16
 800d80c:	4618      	mov	r0, r3
 800d80e:	4553      	cmp	r3, sl
 800d810:	db33      	blt.n	800d87a <__lshift+0xb6>
 800d812:	6920      	ldr	r0, [r4, #16]
 800d814:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d818:	f104 0314 	add.w	r3, r4, #20
 800d81c:	f019 091f 	ands.w	r9, r9, #31
 800d820:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d824:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d828:	d02b      	beq.n	800d882 <__lshift+0xbe>
 800d82a:	f1c9 0e20 	rsb	lr, r9, #32
 800d82e:	468a      	mov	sl, r1
 800d830:	2200      	movs	r2, #0
 800d832:	6818      	ldr	r0, [r3, #0]
 800d834:	fa00 f009 	lsl.w	r0, r0, r9
 800d838:	4310      	orrs	r0, r2
 800d83a:	f84a 0b04 	str.w	r0, [sl], #4
 800d83e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d842:	459c      	cmp	ip, r3
 800d844:	fa22 f20e 	lsr.w	r2, r2, lr
 800d848:	d8f3      	bhi.n	800d832 <__lshift+0x6e>
 800d84a:	ebac 0304 	sub.w	r3, ip, r4
 800d84e:	3b15      	subs	r3, #21
 800d850:	f023 0303 	bic.w	r3, r3, #3
 800d854:	3304      	adds	r3, #4
 800d856:	f104 0015 	add.w	r0, r4, #21
 800d85a:	4584      	cmp	ip, r0
 800d85c:	bf38      	it	cc
 800d85e:	2304      	movcc	r3, #4
 800d860:	50ca      	str	r2, [r1, r3]
 800d862:	b10a      	cbz	r2, 800d868 <__lshift+0xa4>
 800d864:	f108 0602 	add.w	r6, r8, #2
 800d868:	3e01      	subs	r6, #1
 800d86a:	4638      	mov	r0, r7
 800d86c:	612e      	str	r6, [r5, #16]
 800d86e:	4621      	mov	r1, r4
 800d870:	f7ff fd90 	bl	800d394 <_Bfree>
 800d874:	4628      	mov	r0, r5
 800d876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d87a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d87e:	3301      	adds	r3, #1
 800d880:	e7c5      	b.n	800d80e <__lshift+0x4a>
 800d882:	3904      	subs	r1, #4
 800d884:	f853 2b04 	ldr.w	r2, [r3], #4
 800d888:	f841 2f04 	str.w	r2, [r1, #4]!
 800d88c:	459c      	cmp	ip, r3
 800d88e:	d8f9      	bhi.n	800d884 <__lshift+0xc0>
 800d890:	e7ea      	b.n	800d868 <__lshift+0xa4>
 800d892:	bf00      	nop
 800d894:	0800f9c8 	.word	0x0800f9c8
 800d898:	0800fa50 	.word	0x0800fa50

0800d89c <__mcmp>:
 800d89c:	690a      	ldr	r2, [r1, #16]
 800d89e:	4603      	mov	r3, r0
 800d8a0:	6900      	ldr	r0, [r0, #16]
 800d8a2:	1a80      	subs	r0, r0, r2
 800d8a4:	b530      	push	{r4, r5, lr}
 800d8a6:	d10e      	bne.n	800d8c6 <__mcmp+0x2a>
 800d8a8:	3314      	adds	r3, #20
 800d8aa:	3114      	adds	r1, #20
 800d8ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d8b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d8b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d8b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d8bc:	4295      	cmp	r5, r2
 800d8be:	d003      	beq.n	800d8c8 <__mcmp+0x2c>
 800d8c0:	d205      	bcs.n	800d8ce <__mcmp+0x32>
 800d8c2:	f04f 30ff 	mov.w	r0, #4294967295
 800d8c6:	bd30      	pop	{r4, r5, pc}
 800d8c8:	42a3      	cmp	r3, r4
 800d8ca:	d3f3      	bcc.n	800d8b4 <__mcmp+0x18>
 800d8cc:	e7fb      	b.n	800d8c6 <__mcmp+0x2a>
 800d8ce:	2001      	movs	r0, #1
 800d8d0:	e7f9      	b.n	800d8c6 <__mcmp+0x2a>
	...

0800d8d4 <__mdiff>:
 800d8d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d8:	4689      	mov	r9, r1
 800d8da:	4606      	mov	r6, r0
 800d8dc:	4611      	mov	r1, r2
 800d8de:	4648      	mov	r0, r9
 800d8e0:	4614      	mov	r4, r2
 800d8e2:	f7ff ffdb 	bl	800d89c <__mcmp>
 800d8e6:	1e05      	subs	r5, r0, #0
 800d8e8:	d112      	bne.n	800d910 <__mdiff+0x3c>
 800d8ea:	4629      	mov	r1, r5
 800d8ec:	4630      	mov	r0, r6
 800d8ee:	f7ff fd11 	bl	800d314 <_Balloc>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	b928      	cbnz	r0, 800d902 <__mdiff+0x2e>
 800d8f6:	4b3f      	ldr	r3, [pc, #252]	@ (800d9f4 <__mdiff+0x120>)
 800d8f8:	f240 2137 	movw	r1, #567	@ 0x237
 800d8fc:	483e      	ldr	r0, [pc, #248]	@ (800d9f8 <__mdiff+0x124>)
 800d8fe:	f000 fa75 	bl	800ddec <__assert_func>
 800d902:	2301      	movs	r3, #1
 800d904:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d908:	4610      	mov	r0, r2
 800d90a:	b003      	add	sp, #12
 800d90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d910:	bfbc      	itt	lt
 800d912:	464b      	movlt	r3, r9
 800d914:	46a1      	movlt	r9, r4
 800d916:	4630      	mov	r0, r6
 800d918:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d91c:	bfba      	itte	lt
 800d91e:	461c      	movlt	r4, r3
 800d920:	2501      	movlt	r5, #1
 800d922:	2500      	movge	r5, #0
 800d924:	f7ff fcf6 	bl	800d314 <_Balloc>
 800d928:	4602      	mov	r2, r0
 800d92a:	b918      	cbnz	r0, 800d934 <__mdiff+0x60>
 800d92c:	4b31      	ldr	r3, [pc, #196]	@ (800d9f4 <__mdiff+0x120>)
 800d92e:	f240 2145 	movw	r1, #581	@ 0x245
 800d932:	e7e3      	b.n	800d8fc <__mdiff+0x28>
 800d934:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d938:	6926      	ldr	r6, [r4, #16]
 800d93a:	60c5      	str	r5, [r0, #12]
 800d93c:	f109 0310 	add.w	r3, r9, #16
 800d940:	f109 0514 	add.w	r5, r9, #20
 800d944:	f104 0e14 	add.w	lr, r4, #20
 800d948:	f100 0b14 	add.w	fp, r0, #20
 800d94c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d950:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d954:	9301      	str	r3, [sp, #4]
 800d956:	46d9      	mov	r9, fp
 800d958:	f04f 0c00 	mov.w	ip, #0
 800d95c:	9b01      	ldr	r3, [sp, #4]
 800d95e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d962:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d966:	9301      	str	r3, [sp, #4]
 800d968:	fa1f f38a 	uxth.w	r3, sl
 800d96c:	4619      	mov	r1, r3
 800d96e:	b283      	uxth	r3, r0
 800d970:	1acb      	subs	r3, r1, r3
 800d972:	0c00      	lsrs	r0, r0, #16
 800d974:	4463      	add	r3, ip
 800d976:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d97a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d97e:	b29b      	uxth	r3, r3
 800d980:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d984:	4576      	cmp	r6, lr
 800d986:	f849 3b04 	str.w	r3, [r9], #4
 800d98a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d98e:	d8e5      	bhi.n	800d95c <__mdiff+0x88>
 800d990:	1b33      	subs	r3, r6, r4
 800d992:	3b15      	subs	r3, #21
 800d994:	f023 0303 	bic.w	r3, r3, #3
 800d998:	3415      	adds	r4, #21
 800d99a:	3304      	adds	r3, #4
 800d99c:	42a6      	cmp	r6, r4
 800d99e:	bf38      	it	cc
 800d9a0:	2304      	movcc	r3, #4
 800d9a2:	441d      	add	r5, r3
 800d9a4:	445b      	add	r3, fp
 800d9a6:	461e      	mov	r6, r3
 800d9a8:	462c      	mov	r4, r5
 800d9aa:	4544      	cmp	r4, r8
 800d9ac:	d30e      	bcc.n	800d9cc <__mdiff+0xf8>
 800d9ae:	f108 0103 	add.w	r1, r8, #3
 800d9b2:	1b49      	subs	r1, r1, r5
 800d9b4:	f021 0103 	bic.w	r1, r1, #3
 800d9b8:	3d03      	subs	r5, #3
 800d9ba:	45a8      	cmp	r8, r5
 800d9bc:	bf38      	it	cc
 800d9be:	2100      	movcc	r1, #0
 800d9c0:	440b      	add	r3, r1
 800d9c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d9c6:	b191      	cbz	r1, 800d9ee <__mdiff+0x11a>
 800d9c8:	6117      	str	r7, [r2, #16]
 800d9ca:	e79d      	b.n	800d908 <__mdiff+0x34>
 800d9cc:	f854 1b04 	ldr.w	r1, [r4], #4
 800d9d0:	46e6      	mov	lr, ip
 800d9d2:	0c08      	lsrs	r0, r1, #16
 800d9d4:	fa1c fc81 	uxtah	ip, ip, r1
 800d9d8:	4471      	add	r1, lr
 800d9da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d9de:	b289      	uxth	r1, r1
 800d9e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d9e4:	f846 1b04 	str.w	r1, [r6], #4
 800d9e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d9ec:	e7dd      	b.n	800d9aa <__mdiff+0xd6>
 800d9ee:	3f01      	subs	r7, #1
 800d9f0:	e7e7      	b.n	800d9c2 <__mdiff+0xee>
 800d9f2:	bf00      	nop
 800d9f4:	0800f9c8 	.word	0x0800f9c8
 800d9f8:	0800fa50 	.word	0x0800fa50

0800d9fc <__ulp>:
 800d9fc:	b082      	sub	sp, #8
 800d9fe:	ed8d 0b00 	vstr	d0, [sp]
 800da02:	9a01      	ldr	r2, [sp, #4]
 800da04:	4b0f      	ldr	r3, [pc, #60]	@ (800da44 <__ulp+0x48>)
 800da06:	4013      	ands	r3, r2
 800da08:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	dc08      	bgt.n	800da22 <__ulp+0x26>
 800da10:	425b      	negs	r3, r3
 800da12:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800da16:	ea4f 5223 	mov.w	r2, r3, asr #20
 800da1a:	da04      	bge.n	800da26 <__ulp+0x2a>
 800da1c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800da20:	4113      	asrs	r3, r2
 800da22:	2200      	movs	r2, #0
 800da24:	e008      	b.n	800da38 <__ulp+0x3c>
 800da26:	f1a2 0314 	sub.w	r3, r2, #20
 800da2a:	2b1e      	cmp	r3, #30
 800da2c:	bfda      	itte	le
 800da2e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800da32:	40da      	lsrle	r2, r3
 800da34:	2201      	movgt	r2, #1
 800da36:	2300      	movs	r3, #0
 800da38:	4619      	mov	r1, r3
 800da3a:	4610      	mov	r0, r2
 800da3c:	ec41 0b10 	vmov	d0, r0, r1
 800da40:	b002      	add	sp, #8
 800da42:	4770      	bx	lr
 800da44:	7ff00000 	.word	0x7ff00000

0800da48 <__b2d>:
 800da48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da4c:	6906      	ldr	r6, [r0, #16]
 800da4e:	f100 0814 	add.w	r8, r0, #20
 800da52:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800da56:	1f37      	subs	r7, r6, #4
 800da58:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800da5c:	4610      	mov	r0, r2
 800da5e:	f7ff fd4b 	bl	800d4f8 <__hi0bits>
 800da62:	f1c0 0320 	rsb	r3, r0, #32
 800da66:	280a      	cmp	r0, #10
 800da68:	600b      	str	r3, [r1, #0]
 800da6a:	491b      	ldr	r1, [pc, #108]	@ (800dad8 <__b2d+0x90>)
 800da6c:	dc15      	bgt.n	800da9a <__b2d+0x52>
 800da6e:	f1c0 0c0b 	rsb	ip, r0, #11
 800da72:	fa22 f30c 	lsr.w	r3, r2, ip
 800da76:	45b8      	cmp	r8, r7
 800da78:	ea43 0501 	orr.w	r5, r3, r1
 800da7c:	bf34      	ite	cc
 800da7e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800da82:	2300      	movcs	r3, #0
 800da84:	3015      	adds	r0, #21
 800da86:	fa02 f000 	lsl.w	r0, r2, r0
 800da8a:	fa23 f30c 	lsr.w	r3, r3, ip
 800da8e:	4303      	orrs	r3, r0
 800da90:	461c      	mov	r4, r3
 800da92:	ec45 4b10 	vmov	d0, r4, r5
 800da96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da9a:	45b8      	cmp	r8, r7
 800da9c:	bf3a      	itte	cc
 800da9e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800daa2:	f1a6 0708 	subcc.w	r7, r6, #8
 800daa6:	2300      	movcs	r3, #0
 800daa8:	380b      	subs	r0, #11
 800daaa:	d012      	beq.n	800dad2 <__b2d+0x8a>
 800daac:	f1c0 0120 	rsb	r1, r0, #32
 800dab0:	fa23 f401 	lsr.w	r4, r3, r1
 800dab4:	4082      	lsls	r2, r0
 800dab6:	4322      	orrs	r2, r4
 800dab8:	4547      	cmp	r7, r8
 800daba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dabe:	bf8c      	ite	hi
 800dac0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dac4:	2200      	movls	r2, #0
 800dac6:	4083      	lsls	r3, r0
 800dac8:	40ca      	lsrs	r2, r1
 800daca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800dace:	4313      	orrs	r3, r2
 800dad0:	e7de      	b.n	800da90 <__b2d+0x48>
 800dad2:	ea42 0501 	orr.w	r5, r2, r1
 800dad6:	e7db      	b.n	800da90 <__b2d+0x48>
 800dad8:	3ff00000 	.word	0x3ff00000

0800dadc <__d2b>:
 800dadc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dae0:	460f      	mov	r7, r1
 800dae2:	2101      	movs	r1, #1
 800dae4:	ec59 8b10 	vmov	r8, r9, d0
 800dae8:	4616      	mov	r6, r2
 800daea:	f7ff fc13 	bl	800d314 <_Balloc>
 800daee:	4604      	mov	r4, r0
 800daf0:	b930      	cbnz	r0, 800db00 <__d2b+0x24>
 800daf2:	4602      	mov	r2, r0
 800daf4:	4b23      	ldr	r3, [pc, #140]	@ (800db84 <__d2b+0xa8>)
 800daf6:	4824      	ldr	r0, [pc, #144]	@ (800db88 <__d2b+0xac>)
 800daf8:	f240 310f 	movw	r1, #783	@ 0x30f
 800dafc:	f000 f976 	bl	800ddec <__assert_func>
 800db00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800db04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800db08:	b10d      	cbz	r5, 800db0e <__d2b+0x32>
 800db0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800db0e:	9301      	str	r3, [sp, #4]
 800db10:	f1b8 0300 	subs.w	r3, r8, #0
 800db14:	d023      	beq.n	800db5e <__d2b+0x82>
 800db16:	4668      	mov	r0, sp
 800db18:	9300      	str	r3, [sp, #0]
 800db1a:	f7ff fd0c 	bl	800d536 <__lo0bits>
 800db1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800db22:	b1d0      	cbz	r0, 800db5a <__d2b+0x7e>
 800db24:	f1c0 0320 	rsb	r3, r0, #32
 800db28:	fa02 f303 	lsl.w	r3, r2, r3
 800db2c:	430b      	orrs	r3, r1
 800db2e:	40c2      	lsrs	r2, r0
 800db30:	6163      	str	r3, [r4, #20]
 800db32:	9201      	str	r2, [sp, #4]
 800db34:	9b01      	ldr	r3, [sp, #4]
 800db36:	61a3      	str	r3, [r4, #24]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	bf0c      	ite	eq
 800db3c:	2201      	moveq	r2, #1
 800db3e:	2202      	movne	r2, #2
 800db40:	6122      	str	r2, [r4, #16]
 800db42:	b1a5      	cbz	r5, 800db6e <__d2b+0x92>
 800db44:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800db48:	4405      	add	r5, r0
 800db4a:	603d      	str	r5, [r7, #0]
 800db4c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800db50:	6030      	str	r0, [r6, #0]
 800db52:	4620      	mov	r0, r4
 800db54:	b003      	add	sp, #12
 800db56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db5a:	6161      	str	r1, [r4, #20]
 800db5c:	e7ea      	b.n	800db34 <__d2b+0x58>
 800db5e:	a801      	add	r0, sp, #4
 800db60:	f7ff fce9 	bl	800d536 <__lo0bits>
 800db64:	9b01      	ldr	r3, [sp, #4]
 800db66:	6163      	str	r3, [r4, #20]
 800db68:	3020      	adds	r0, #32
 800db6a:	2201      	movs	r2, #1
 800db6c:	e7e8      	b.n	800db40 <__d2b+0x64>
 800db6e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db72:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800db76:	6038      	str	r0, [r7, #0]
 800db78:	6918      	ldr	r0, [r3, #16]
 800db7a:	f7ff fcbd 	bl	800d4f8 <__hi0bits>
 800db7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800db82:	e7e5      	b.n	800db50 <__d2b+0x74>
 800db84:	0800f9c8 	.word	0x0800f9c8
 800db88:	0800fa50 	.word	0x0800fa50

0800db8c <__ratio>:
 800db8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db90:	b085      	sub	sp, #20
 800db92:	e9cd 1000 	strd	r1, r0, [sp]
 800db96:	a902      	add	r1, sp, #8
 800db98:	f7ff ff56 	bl	800da48 <__b2d>
 800db9c:	9800      	ldr	r0, [sp, #0]
 800db9e:	a903      	add	r1, sp, #12
 800dba0:	ec55 4b10 	vmov	r4, r5, d0
 800dba4:	f7ff ff50 	bl	800da48 <__b2d>
 800dba8:	9b01      	ldr	r3, [sp, #4]
 800dbaa:	6919      	ldr	r1, [r3, #16]
 800dbac:	9b00      	ldr	r3, [sp, #0]
 800dbae:	691b      	ldr	r3, [r3, #16]
 800dbb0:	1ac9      	subs	r1, r1, r3
 800dbb2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800dbb6:	1a9b      	subs	r3, r3, r2
 800dbb8:	ec5b ab10 	vmov	sl, fp, d0
 800dbbc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	bfce      	itee	gt
 800dbc4:	462a      	movgt	r2, r5
 800dbc6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dbca:	465a      	movle	r2, fp
 800dbcc:	462f      	mov	r7, r5
 800dbce:	46d9      	mov	r9, fp
 800dbd0:	bfcc      	ite	gt
 800dbd2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dbd6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800dbda:	464b      	mov	r3, r9
 800dbdc:	4652      	mov	r2, sl
 800dbde:	4620      	mov	r0, r4
 800dbe0:	4639      	mov	r1, r7
 800dbe2:	f7f2 fe4b 	bl	800087c <__aeabi_ddiv>
 800dbe6:	ec41 0b10 	vmov	d0, r0, r1
 800dbea:	b005      	add	sp, #20
 800dbec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dbf0 <__copybits>:
 800dbf0:	3901      	subs	r1, #1
 800dbf2:	b570      	push	{r4, r5, r6, lr}
 800dbf4:	1149      	asrs	r1, r1, #5
 800dbf6:	6914      	ldr	r4, [r2, #16]
 800dbf8:	3101      	adds	r1, #1
 800dbfa:	f102 0314 	add.w	r3, r2, #20
 800dbfe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dc02:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dc06:	1f05      	subs	r5, r0, #4
 800dc08:	42a3      	cmp	r3, r4
 800dc0a:	d30c      	bcc.n	800dc26 <__copybits+0x36>
 800dc0c:	1aa3      	subs	r3, r4, r2
 800dc0e:	3b11      	subs	r3, #17
 800dc10:	f023 0303 	bic.w	r3, r3, #3
 800dc14:	3211      	adds	r2, #17
 800dc16:	42a2      	cmp	r2, r4
 800dc18:	bf88      	it	hi
 800dc1a:	2300      	movhi	r3, #0
 800dc1c:	4418      	add	r0, r3
 800dc1e:	2300      	movs	r3, #0
 800dc20:	4288      	cmp	r0, r1
 800dc22:	d305      	bcc.n	800dc30 <__copybits+0x40>
 800dc24:	bd70      	pop	{r4, r5, r6, pc}
 800dc26:	f853 6b04 	ldr.w	r6, [r3], #4
 800dc2a:	f845 6f04 	str.w	r6, [r5, #4]!
 800dc2e:	e7eb      	b.n	800dc08 <__copybits+0x18>
 800dc30:	f840 3b04 	str.w	r3, [r0], #4
 800dc34:	e7f4      	b.n	800dc20 <__copybits+0x30>

0800dc36 <__any_on>:
 800dc36:	f100 0214 	add.w	r2, r0, #20
 800dc3a:	6900      	ldr	r0, [r0, #16]
 800dc3c:	114b      	asrs	r3, r1, #5
 800dc3e:	4298      	cmp	r0, r3
 800dc40:	b510      	push	{r4, lr}
 800dc42:	db11      	blt.n	800dc68 <__any_on+0x32>
 800dc44:	dd0a      	ble.n	800dc5c <__any_on+0x26>
 800dc46:	f011 011f 	ands.w	r1, r1, #31
 800dc4a:	d007      	beq.n	800dc5c <__any_on+0x26>
 800dc4c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dc50:	fa24 f001 	lsr.w	r0, r4, r1
 800dc54:	fa00 f101 	lsl.w	r1, r0, r1
 800dc58:	428c      	cmp	r4, r1
 800dc5a:	d10b      	bne.n	800dc74 <__any_on+0x3e>
 800dc5c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dc60:	4293      	cmp	r3, r2
 800dc62:	d803      	bhi.n	800dc6c <__any_on+0x36>
 800dc64:	2000      	movs	r0, #0
 800dc66:	bd10      	pop	{r4, pc}
 800dc68:	4603      	mov	r3, r0
 800dc6a:	e7f7      	b.n	800dc5c <__any_on+0x26>
 800dc6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc70:	2900      	cmp	r1, #0
 800dc72:	d0f5      	beq.n	800dc60 <__any_on+0x2a>
 800dc74:	2001      	movs	r0, #1
 800dc76:	e7f6      	b.n	800dc66 <__any_on+0x30>

0800dc78 <__ascii_wctomb>:
 800dc78:	4603      	mov	r3, r0
 800dc7a:	4608      	mov	r0, r1
 800dc7c:	b141      	cbz	r1, 800dc90 <__ascii_wctomb+0x18>
 800dc7e:	2aff      	cmp	r2, #255	@ 0xff
 800dc80:	d904      	bls.n	800dc8c <__ascii_wctomb+0x14>
 800dc82:	228a      	movs	r2, #138	@ 0x8a
 800dc84:	601a      	str	r2, [r3, #0]
 800dc86:	f04f 30ff 	mov.w	r0, #4294967295
 800dc8a:	4770      	bx	lr
 800dc8c:	700a      	strb	r2, [r1, #0]
 800dc8e:	2001      	movs	r0, #1
 800dc90:	4770      	bx	lr
	...

0800dc94 <__sflush_r>:
 800dc94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc9c:	0716      	lsls	r6, r2, #28
 800dc9e:	4605      	mov	r5, r0
 800dca0:	460c      	mov	r4, r1
 800dca2:	d454      	bmi.n	800dd4e <__sflush_r+0xba>
 800dca4:	684b      	ldr	r3, [r1, #4]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	dc02      	bgt.n	800dcb0 <__sflush_r+0x1c>
 800dcaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	dd48      	ble.n	800dd42 <__sflush_r+0xae>
 800dcb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dcb2:	2e00      	cmp	r6, #0
 800dcb4:	d045      	beq.n	800dd42 <__sflush_r+0xae>
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dcbc:	682f      	ldr	r7, [r5, #0]
 800dcbe:	6a21      	ldr	r1, [r4, #32]
 800dcc0:	602b      	str	r3, [r5, #0]
 800dcc2:	d030      	beq.n	800dd26 <__sflush_r+0x92>
 800dcc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dcc6:	89a3      	ldrh	r3, [r4, #12]
 800dcc8:	0759      	lsls	r1, r3, #29
 800dcca:	d505      	bpl.n	800dcd8 <__sflush_r+0x44>
 800dccc:	6863      	ldr	r3, [r4, #4]
 800dcce:	1ad2      	subs	r2, r2, r3
 800dcd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dcd2:	b10b      	cbz	r3, 800dcd8 <__sflush_r+0x44>
 800dcd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dcd6:	1ad2      	subs	r2, r2, r3
 800dcd8:	2300      	movs	r3, #0
 800dcda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dcdc:	6a21      	ldr	r1, [r4, #32]
 800dcde:	4628      	mov	r0, r5
 800dce0:	47b0      	blx	r6
 800dce2:	1c43      	adds	r3, r0, #1
 800dce4:	89a3      	ldrh	r3, [r4, #12]
 800dce6:	d106      	bne.n	800dcf6 <__sflush_r+0x62>
 800dce8:	6829      	ldr	r1, [r5, #0]
 800dcea:	291d      	cmp	r1, #29
 800dcec:	d82b      	bhi.n	800dd46 <__sflush_r+0xb2>
 800dcee:	4a2a      	ldr	r2, [pc, #168]	@ (800dd98 <__sflush_r+0x104>)
 800dcf0:	410a      	asrs	r2, r1
 800dcf2:	07d6      	lsls	r6, r2, #31
 800dcf4:	d427      	bmi.n	800dd46 <__sflush_r+0xb2>
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	6062      	str	r2, [r4, #4]
 800dcfa:	04d9      	lsls	r1, r3, #19
 800dcfc:	6922      	ldr	r2, [r4, #16]
 800dcfe:	6022      	str	r2, [r4, #0]
 800dd00:	d504      	bpl.n	800dd0c <__sflush_r+0x78>
 800dd02:	1c42      	adds	r2, r0, #1
 800dd04:	d101      	bne.n	800dd0a <__sflush_r+0x76>
 800dd06:	682b      	ldr	r3, [r5, #0]
 800dd08:	b903      	cbnz	r3, 800dd0c <__sflush_r+0x78>
 800dd0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800dd0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd0e:	602f      	str	r7, [r5, #0]
 800dd10:	b1b9      	cbz	r1, 800dd42 <__sflush_r+0xae>
 800dd12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd16:	4299      	cmp	r1, r3
 800dd18:	d002      	beq.n	800dd20 <__sflush_r+0x8c>
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	f7fe ff64 	bl	800cbe8 <_free_r>
 800dd20:	2300      	movs	r3, #0
 800dd22:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd24:	e00d      	b.n	800dd42 <__sflush_r+0xae>
 800dd26:	2301      	movs	r3, #1
 800dd28:	4628      	mov	r0, r5
 800dd2a:	47b0      	blx	r6
 800dd2c:	4602      	mov	r2, r0
 800dd2e:	1c50      	adds	r0, r2, #1
 800dd30:	d1c9      	bne.n	800dcc6 <__sflush_r+0x32>
 800dd32:	682b      	ldr	r3, [r5, #0]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d0c6      	beq.n	800dcc6 <__sflush_r+0x32>
 800dd38:	2b1d      	cmp	r3, #29
 800dd3a:	d001      	beq.n	800dd40 <__sflush_r+0xac>
 800dd3c:	2b16      	cmp	r3, #22
 800dd3e:	d11e      	bne.n	800dd7e <__sflush_r+0xea>
 800dd40:	602f      	str	r7, [r5, #0]
 800dd42:	2000      	movs	r0, #0
 800dd44:	e022      	b.n	800dd8c <__sflush_r+0xf8>
 800dd46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd4a:	b21b      	sxth	r3, r3
 800dd4c:	e01b      	b.n	800dd86 <__sflush_r+0xf2>
 800dd4e:	690f      	ldr	r7, [r1, #16]
 800dd50:	2f00      	cmp	r7, #0
 800dd52:	d0f6      	beq.n	800dd42 <__sflush_r+0xae>
 800dd54:	0793      	lsls	r3, r2, #30
 800dd56:	680e      	ldr	r6, [r1, #0]
 800dd58:	bf08      	it	eq
 800dd5a:	694b      	ldreq	r3, [r1, #20]
 800dd5c:	600f      	str	r7, [r1, #0]
 800dd5e:	bf18      	it	ne
 800dd60:	2300      	movne	r3, #0
 800dd62:	eba6 0807 	sub.w	r8, r6, r7
 800dd66:	608b      	str	r3, [r1, #8]
 800dd68:	f1b8 0f00 	cmp.w	r8, #0
 800dd6c:	dde9      	ble.n	800dd42 <__sflush_r+0xae>
 800dd6e:	6a21      	ldr	r1, [r4, #32]
 800dd70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dd72:	4643      	mov	r3, r8
 800dd74:	463a      	mov	r2, r7
 800dd76:	4628      	mov	r0, r5
 800dd78:	47b0      	blx	r6
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	dc08      	bgt.n	800dd90 <__sflush_r+0xfc>
 800dd7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd86:	81a3      	strh	r3, [r4, #12]
 800dd88:	f04f 30ff 	mov.w	r0, #4294967295
 800dd8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd90:	4407      	add	r7, r0
 800dd92:	eba8 0800 	sub.w	r8, r8, r0
 800dd96:	e7e7      	b.n	800dd68 <__sflush_r+0xd4>
 800dd98:	dfbffffe 	.word	0xdfbffffe

0800dd9c <_fflush_r>:
 800dd9c:	b538      	push	{r3, r4, r5, lr}
 800dd9e:	690b      	ldr	r3, [r1, #16]
 800dda0:	4605      	mov	r5, r0
 800dda2:	460c      	mov	r4, r1
 800dda4:	b913      	cbnz	r3, 800ddac <_fflush_r+0x10>
 800dda6:	2500      	movs	r5, #0
 800dda8:	4628      	mov	r0, r5
 800ddaa:	bd38      	pop	{r3, r4, r5, pc}
 800ddac:	b118      	cbz	r0, 800ddb6 <_fflush_r+0x1a>
 800ddae:	6a03      	ldr	r3, [r0, #32]
 800ddb0:	b90b      	cbnz	r3, 800ddb6 <_fflush_r+0x1a>
 800ddb2:	f7fe fde9 	bl	800c988 <__sinit>
 800ddb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d0f3      	beq.n	800dda6 <_fflush_r+0xa>
 800ddbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ddc0:	07d0      	lsls	r0, r2, #31
 800ddc2:	d404      	bmi.n	800ddce <_fflush_r+0x32>
 800ddc4:	0599      	lsls	r1, r3, #22
 800ddc6:	d402      	bmi.n	800ddce <_fflush_r+0x32>
 800ddc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddca:	f7fe fef2 	bl	800cbb2 <__retarget_lock_acquire_recursive>
 800ddce:	4628      	mov	r0, r5
 800ddd0:	4621      	mov	r1, r4
 800ddd2:	f7ff ff5f 	bl	800dc94 <__sflush_r>
 800ddd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ddd8:	07da      	lsls	r2, r3, #31
 800ddda:	4605      	mov	r5, r0
 800dddc:	d4e4      	bmi.n	800dda8 <_fflush_r+0xc>
 800ddde:	89a3      	ldrh	r3, [r4, #12]
 800dde0:	059b      	lsls	r3, r3, #22
 800dde2:	d4e1      	bmi.n	800dda8 <_fflush_r+0xc>
 800dde4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dde6:	f7fe fee5 	bl	800cbb4 <__retarget_lock_release_recursive>
 800ddea:	e7dd      	b.n	800dda8 <_fflush_r+0xc>

0800ddec <__assert_func>:
 800ddec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddee:	4614      	mov	r4, r2
 800ddf0:	461a      	mov	r2, r3
 800ddf2:	4b09      	ldr	r3, [pc, #36]	@ (800de18 <__assert_func+0x2c>)
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	4605      	mov	r5, r0
 800ddf8:	68d8      	ldr	r0, [r3, #12]
 800ddfa:	b954      	cbnz	r4, 800de12 <__assert_func+0x26>
 800ddfc:	4b07      	ldr	r3, [pc, #28]	@ (800de1c <__assert_func+0x30>)
 800ddfe:	461c      	mov	r4, r3
 800de00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de04:	9100      	str	r1, [sp, #0]
 800de06:	462b      	mov	r3, r5
 800de08:	4905      	ldr	r1, [pc, #20]	@ (800de20 <__assert_func+0x34>)
 800de0a:	f000 f821 	bl	800de50 <fiprintf>
 800de0e:	f000 f831 	bl	800de74 <abort>
 800de12:	4b04      	ldr	r3, [pc, #16]	@ (800de24 <__assert_func+0x38>)
 800de14:	e7f4      	b.n	800de00 <__assert_func+0x14>
 800de16:	bf00      	nop
 800de18:	20000188 	.word	0x20000188
 800de1c:	0800fce4 	.word	0x0800fce4
 800de20:	0800fcb6 	.word	0x0800fcb6
 800de24:	0800fca9 	.word	0x0800fca9

0800de28 <_calloc_r>:
 800de28:	b570      	push	{r4, r5, r6, lr}
 800de2a:	fba1 5402 	umull	r5, r4, r1, r2
 800de2e:	b93c      	cbnz	r4, 800de40 <_calloc_r+0x18>
 800de30:	4629      	mov	r1, r5
 800de32:	f7fd fe83 	bl	800bb3c <_malloc_r>
 800de36:	4606      	mov	r6, r0
 800de38:	b928      	cbnz	r0, 800de46 <_calloc_r+0x1e>
 800de3a:	2600      	movs	r6, #0
 800de3c:	4630      	mov	r0, r6
 800de3e:	bd70      	pop	{r4, r5, r6, pc}
 800de40:	220c      	movs	r2, #12
 800de42:	6002      	str	r2, [r0, #0]
 800de44:	e7f9      	b.n	800de3a <_calloc_r+0x12>
 800de46:	462a      	mov	r2, r5
 800de48:	4621      	mov	r1, r4
 800de4a:	f7fe fe16 	bl	800ca7a <memset>
 800de4e:	e7f5      	b.n	800de3c <_calloc_r+0x14>

0800de50 <fiprintf>:
 800de50:	b40e      	push	{r1, r2, r3}
 800de52:	b503      	push	{r0, r1, lr}
 800de54:	4601      	mov	r1, r0
 800de56:	ab03      	add	r3, sp, #12
 800de58:	4805      	ldr	r0, [pc, #20]	@ (800de70 <fiprintf+0x20>)
 800de5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800de5e:	6800      	ldr	r0, [r0, #0]
 800de60:	9301      	str	r3, [sp, #4]
 800de62:	f000 f837 	bl	800ded4 <_vfiprintf_r>
 800de66:	b002      	add	sp, #8
 800de68:	f85d eb04 	ldr.w	lr, [sp], #4
 800de6c:	b003      	add	sp, #12
 800de6e:	4770      	bx	lr
 800de70:	20000188 	.word	0x20000188

0800de74 <abort>:
 800de74:	b508      	push	{r3, lr}
 800de76:	2006      	movs	r0, #6
 800de78:	f000 fb8e 	bl	800e598 <raise>
 800de7c:	2001      	movs	r0, #1
 800de7e:	f7f7 ff85 	bl	8005d8c <_exit>

0800de82 <__sfputc_r>:
 800de82:	6893      	ldr	r3, [r2, #8]
 800de84:	3b01      	subs	r3, #1
 800de86:	2b00      	cmp	r3, #0
 800de88:	b410      	push	{r4}
 800de8a:	6093      	str	r3, [r2, #8]
 800de8c:	da08      	bge.n	800dea0 <__sfputc_r+0x1e>
 800de8e:	6994      	ldr	r4, [r2, #24]
 800de90:	42a3      	cmp	r3, r4
 800de92:	db01      	blt.n	800de98 <__sfputc_r+0x16>
 800de94:	290a      	cmp	r1, #10
 800de96:	d103      	bne.n	800dea0 <__sfputc_r+0x1e>
 800de98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800de9c:	f000 bac0 	b.w	800e420 <__swbuf_r>
 800dea0:	6813      	ldr	r3, [r2, #0]
 800dea2:	1c58      	adds	r0, r3, #1
 800dea4:	6010      	str	r0, [r2, #0]
 800dea6:	7019      	strb	r1, [r3, #0]
 800dea8:	4608      	mov	r0, r1
 800deaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800deae:	4770      	bx	lr

0800deb0 <__sfputs_r>:
 800deb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deb2:	4606      	mov	r6, r0
 800deb4:	460f      	mov	r7, r1
 800deb6:	4614      	mov	r4, r2
 800deb8:	18d5      	adds	r5, r2, r3
 800deba:	42ac      	cmp	r4, r5
 800debc:	d101      	bne.n	800dec2 <__sfputs_r+0x12>
 800debe:	2000      	movs	r0, #0
 800dec0:	e007      	b.n	800ded2 <__sfputs_r+0x22>
 800dec2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dec6:	463a      	mov	r2, r7
 800dec8:	4630      	mov	r0, r6
 800deca:	f7ff ffda 	bl	800de82 <__sfputc_r>
 800dece:	1c43      	adds	r3, r0, #1
 800ded0:	d1f3      	bne.n	800deba <__sfputs_r+0xa>
 800ded2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ded4 <_vfiprintf_r>:
 800ded4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ded8:	460d      	mov	r5, r1
 800deda:	b09d      	sub	sp, #116	@ 0x74
 800dedc:	4614      	mov	r4, r2
 800dede:	4698      	mov	r8, r3
 800dee0:	4606      	mov	r6, r0
 800dee2:	b118      	cbz	r0, 800deec <_vfiprintf_r+0x18>
 800dee4:	6a03      	ldr	r3, [r0, #32]
 800dee6:	b90b      	cbnz	r3, 800deec <_vfiprintf_r+0x18>
 800dee8:	f7fe fd4e 	bl	800c988 <__sinit>
 800deec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800deee:	07d9      	lsls	r1, r3, #31
 800def0:	d405      	bmi.n	800defe <_vfiprintf_r+0x2a>
 800def2:	89ab      	ldrh	r3, [r5, #12]
 800def4:	059a      	lsls	r2, r3, #22
 800def6:	d402      	bmi.n	800defe <_vfiprintf_r+0x2a>
 800def8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800defa:	f7fe fe5a 	bl	800cbb2 <__retarget_lock_acquire_recursive>
 800defe:	89ab      	ldrh	r3, [r5, #12]
 800df00:	071b      	lsls	r3, r3, #28
 800df02:	d501      	bpl.n	800df08 <_vfiprintf_r+0x34>
 800df04:	692b      	ldr	r3, [r5, #16]
 800df06:	b99b      	cbnz	r3, 800df30 <_vfiprintf_r+0x5c>
 800df08:	4629      	mov	r1, r5
 800df0a:	4630      	mov	r0, r6
 800df0c:	f000 fac6 	bl	800e49c <__swsetup_r>
 800df10:	b170      	cbz	r0, 800df30 <_vfiprintf_r+0x5c>
 800df12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df14:	07dc      	lsls	r4, r3, #31
 800df16:	d504      	bpl.n	800df22 <_vfiprintf_r+0x4e>
 800df18:	f04f 30ff 	mov.w	r0, #4294967295
 800df1c:	b01d      	add	sp, #116	@ 0x74
 800df1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df22:	89ab      	ldrh	r3, [r5, #12]
 800df24:	0598      	lsls	r0, r3, #22
 800df26:	d4f7      	bmi.n	800df18 <_vfiprintf_r+0x44>
 800df28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df2a:	f7fe fe43 	bl	800cbb4 <__retarget_lock_release_recursive>
 800df2e:	e7f3      	b.n	800df18 <_vfiprintf_r+0x44>
 800df30:	2300      	movs	r3, #0
 800df32:	9309      	str	r3, [sp, #36]	@ 0x24
 800df34:	2320      	movs	r3, #32
 800df36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800df3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800df3e:	2330      	movs	r3, #48	@ 0x30
 800df40:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e0f0 <_vfiprintf_r+0x21c>
 800df44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800df48:	f04f 0901 	mov.w	r9, #1
 800df4c:	4623      	mov	r3, r4
 800df4e:	469a      	mov	sl, r3
 800df50:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df54:	b10a      	cbz	r2, 800df5a <_vfiprintf_r+0x86>
 800df56:	2a25      	cmp	r2, #37	@ 0x25
 800df58:	d1f9      	bne.n	800df4e <_vfiprintf_r+0x7a>
 800df5a:	ebba 0b04 	subs.w	fp, sl, r4
 800df5e:	d00b      	beq.n	800df78 <_vfiprintf_r+0xa4>
 800df60:	465b      	mov	r3, fp
 800df62:	4622      	mov	r2, r4
 800df64:	4629      	mov	r1, r5
 800df66:	4630      	mov	r0, r6
 800df68:	f7ff ffa2 	bl	800deb0 <__sfputs_r>
 800df6c:	3001      	adds	r0, #1
 800df6e:	f000 80a7 	beq.w	800e0c0 <_vfiprintf_r+0x1ec>
 800df72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df74:	445a      	add	r2, fp
 800df76:	9209      	str	r2, [sp, #36]	@ 0x24
 800df78:	f89a 3000 	ldrb.w	r3, [sl]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	f000 809f 	beq.w	800e0c0 <_vfiprintf_r+0x1ec>
 800df82:	2300      	movs	r3, #0
 800df84:	f04f 32ff 	mov.w	r2, #4294967295
 800df88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df8c:	f10a 0a01 	add.w	sl, sl, #1
 800df90:	9304      	str	r3, [sp, #16]
 800df92:	9307      	str	r3, [sp, #28]
 800df94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800df98:	931a      	str	r3, [sp, #104]	@ 0x68
 800df9a:	4654      	mov	r4, sl
 800df9c:	2205      	movs	r2, #5
 800df9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfa2:	4853      	ldr	r0, [pc, #332]	@ (800e0f0 <_vfiprintf_r+0x21c>)
 800dfa4:	f7f2 f934 	bl	8000210 <memchr>
 800dfa8:	9a04      	ldr	r2, [sp, #16]
 800dfaa:	b9d8      	cbnz	r0, 800dfe4 <_vfiprintf_r+0x110>
 800dfac:	06d1      	lsls	r1, r2, #27
 800dfae:	bf44      	itt	mi
 800dfb0:	2320      	movmi	r3, #32
 800dfb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfb6:	0713      	lsls	r3, r2, #28
 800dfb8:	bf44      	itt	mi
 800dfba:	232b      	movmi	r3, #43	@ 0x2b
 800dfbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfc0:	f89a 3000 	ldrb.w	r3, [sl]
 800dfc4:	2b2a      	cmp	r3, #42	@ 0x2a
 800dfc6:	d015      	beq.n	800dff4 <_vfiprintf_r+0x120>
 800dfc8:	9a07      	ldr	r2, [sp, #28]
 800dfca:	4654      	mov	r4, sl
 800dfcc:	2000      	movs	r0, #0
 800dfce:	f04f 0c0a 	mov.w	ip, #10
 800dfd2:	4621      	mov	r1, r4
 800dfd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dfd8:	3b30      	subs	r3, #48	@ 0x30
 800dfda:	2b09      	cmp	r3, #9
 800dfdc:	d94b      	bls.n	800e076 <_vfiprintf_r+0x1a2>
 800dfde:	b1b0      	cbz	r0, 800e00e <_vfiprintf_r+0x13a>
 800dfe0:	9207      	str	r2, [sp, #28]
 800dfe2:	e014      	b.n	800e00e <_vfiprintf_r+0x13a>
 800dfe4:	eba0 0308 	sub.w	r3, r0, r8
 800dfe8:	fa09 f303 	lsl.w	r3, r9, r3
 800dfec:	4313      	orrs	r3, r2
 800dfee:	9304      	str	r3, [sp, #16]
 800dff0:	46a2      	mov	sl, r4
 800dff2:	e7d2      	b.n	800df9a <_vfiprintf_r+0xc6>
 800dff4:	9b03      	ldr	r3, [sp, #12]
 800dff6:	1d19      	adds	r1, r3, #4
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	9103      	str	r1, [sp, #12]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	bfbb      	ittet	lt
 800e000:	425b      	neglt	r3, r3
 800e002:	f042 0202 	orrlt.w	r2, r2, #2
 800e006:	9307      	strge	r3, [sp, #28]
 800e008:	9307      	strlt	r3, [sp, #28]
 800e00a:	bfb8      	it	lt
 800e00c:	9204      	strlt	r2, [sp, #16]
 800e00e:	7823      	ldrb	r3, [r4, #0]
 800e010:	2b2e      	cmp	r3, #46	@ 0x2e
 800e012:	d10a      	bne.n	800e02a <_vfiprintf_r+0x156>
 800e014:	7863      	ldrb	r3, [r4, #1]
 800e016:	2b2a      	cmp	r3, #42	@ 0x2a
 800e018:	d132      	bne.n	800e080 <_vfiprintf_r+0x1ac>
 800e01a:	9b03      	ldr	r3, [sp, #12]
 800e01c:	1d1a      	adds	r2, r3, #4
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	9203      	str	r2, [sp, #12]
 800e022:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e026:	3402      	adds	r4, #2
 800e028:	9305      	str	r3, [sp, #20]
 800e02a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e100 <_vfiprintf_r+0x22c>
 800e02e:	7821      	ldrb	r1, [r4, #0]
 800e030:	2203      	movs	r2, #3
 800e032:	4650      	mov	r0, sl
 800e034:	f7f2 f8ec 	bl	8000210 <memchr>
 800e038:	b138      	cbz	r0, 800e04a <_vfiprintf_r+0x176>
 800e03a:	9b04      	ldr	r3, [sp, #16]
 800e03c:	eba0 000a 	sub.w	r0, r0, sl
 800e040:	2240      	movs	r2, #64	@ 0x40
 800e042:	4082      	lsls	r2, r0
 800e044:	4313      	orrs	r3, r2
 800e046:	3401      	adds	r4, #1
 800e048:	9304      	str	r3, [sp, #16]
 800e04a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e04e:	4829      	ldr	r0, [pc, #164]	@ (800e0f4 <_vfiprintf_r+0x220>)
 800e050:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e054:	2206      	movs	r2, #6
 800e056:	f7f2 f8db 	bl	8000210 <memchr>
 800e05a:	2800      	cmp	r0, #0
 800e05c:	d03f      	beq.n	800e0de <_vfiprintf_r+0x20a>
 800e05e:	4b26      	ldr	r3, [pc, #152]	@ (800e0f8 <_vfiprintf_r+0x224>)
 800e060:	bb1b      	cbnz	r3, 800e0aa <_vfiprintf_r+0x1d6>
 800e062:	9b03      	ldr	r3, [sp, #12]
 800e064:	3307      	adds	r3, #7
 800e066:	f023 0307 	bic.w	r3, r3, #7
 800e06a:	3308      	adds	r3, #8
 800e06c:	9303      	str	r3, [sp, #12]
 800e06e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e070:	443b      	add	r3, r7
 800e072:	9309      	str	r3, [sp, #36]	@ 0x24
 800e074:	e76a      	b.n	800df4c <_vfiprintf_r+0x78>
 800e076:	fb0c 3202 	mla	r2, ip, r2, r3
 800e07a:	460c      	mov	r4, r1
 800e07c:	2001      	movs	r0, #1
 800e07e:	e7a8      	b.n	800dfd2 <_vfiprintf_r+0xfe>
 800e080:	2300      	movs	r3, #0
 800e082:	3401      	adds	r4, #1
 800e084:	9305      	str	r3, [sp, #20]
 800e086:	4619      	mov	r1, r3
 800e088:	f04f 0c0a 	mov.w	ip, #10
 800e08c:	4620      	mov	r0, r4
 800e08e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e092:	3a30      	subs	r2, #48	@ 0x30
 800e094:	2a09      	cmp	r2, #9
 800e096:	d903      	bls.n	800e0a0 <_vfiprintf_r+0x1cc>
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d0c6      	beq.n	800e02a <_vfiprintf_r+0x156>
 800e09c:	9105      	str	r1, [sp, #20]
 800e09e:	e7c4      	b.n	800e02a <_vfiprintf_r+0x156>
 800e0a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0a4:	4604      	mov	r4, r0
 800e0a6:	2301      	movs	r3, #1
 800e0a8:	e7f0      	b.n	800e08c <_vfiprintf_r+0x1b8>
 800e0aa:	ab03      	add	r3, sp, #12
 800e0ac:	9300      	str	r3, [sp, #0]
 800e0ae:	462a      	mov	r2, r5
 800e0b0:	4b12      	ldr	r3, [pc, #72]	@ (800e0fc <_vfiprintf_r+0x228>)
 800e0b2:	a904      	add	r1, sp, #16
 800e0b4:	4630      	mov	r0, r6
 800e0b6:	f3af 8000 	nop.w
 800e0ba:	4607      	mov	r7, r0
 800e0bc:	1c78      	adds	r0, r7, #1
 800e0be:	d1d6      	bne.n	800e06e <_vfiprintf_r+0x19a>
 800e0c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e0c2:	07d9      	lsls	r1, r3, #31
 800e0c4:	d405      	bmi.n	800e0d2 <_vfiprintf_r+0x1fe>
 800e0c6:	89ab      	ldrh	r3, [r5, #12]
 800e0c8:	059a      	lsls	r2, r3, #22
 800e0ca:	d402      	bmi.n	800e0d2 <_vfiprintf_r+0x1fe>
 800e0cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e0ce:	f7fe fd71 	bl	800cbb4 <__retarget_lock_release_recursive>
 800e0d2:	89ab      	ldrh	r3, [r5, #12]
 800e0d4:	065b      	lsls	r3, r3, #25
 800e0d6:	f53f af1f 	bmi.w	800df18 <_vfiprintf_r+0x44>
 800e0da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e0dc:	e71e      	b.n	800df1c <_vfiprintf_r+0x48>
 800e0de:	ab03      	add	r3, sp, #12
 800e0e0:	9300      	str	r3, [sp, #0]
 800e0e2:	462a      	mov	r2, r5
 800e0e4:	4b05      	ldr	r3, [pc, #20]	@ (800e0fc <_vfiprintf_r+0x228>)
 800e0e6:	a904      	add	r1, sp, #16
 800e0e8:	4630      	mov	r0, r6
 800e0ea:	f000 f879 	bl	800e1e0 <_printf_i>
 800e0ee:	e7e4      	b.n	800e0ba <_vfiprintf_r+0x1e6>
 800e0f0:	0800fce5 	.word	0x0800fce5
 800e0f4:	0800fcef 	.word	0x0800fcef
 800e0f8:	00000000 	.word	0x00000000
 800e0fc:	0800deb1 	.word	0x0800deb1
 800e100:	0800fceb 	.word	0x0800fceb

0800e104 <_printf_common>:
 800e104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e108:	4616      	mov	r6, r2
 800e10a:	4698      	mov	r8, r3
 800e10c:	688a      	ldr	r2, [r1, #8]
 800e10e:	690b      	ldr	r3, [r1, #16]
 800e110:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e114:	4293      	cmp	r3, r2
 800e116:	bfb8      	it	lt
 800e118:	4613      	movlt	r3, r2
 800e11a:	6033      	str	r3, [r6, #0]
 800e11c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e120:	4607      	mov	r7, r0
 800e122:	460c      	mov	r4, r1
 800e124:	b10a      	cbz	r2, 800e12a <_printf_common+0x26>
 800e126:	3301      	adds	r3, #1
 800e128:	6033      	str	r3, [r6, #0]
 800e12a:	6823      	ldr	r3, [r4, #0]
 800e12c:	0699      	lsls	r1, r3, #26
 800e12e:	bf42      	ittt	mi
 800e130:	6833      	ldrmi	r3, [r6, #0]
 800e132:	3302      	addmi	r3, #2
 800e134:	6033      	strmi	r3, [r6, #0]
 800e136:	6825      	ldr	r5, [r4, #0]
 800e138:	f015 0506 	ands.w	r5, r5, #6
 800e13c:	d106      	bne.n	800e14c <_printf_common+0x48>
 800e13e:	f104 0a19 	add.w	sl, r4, #25
 800e142:	68e3      	ldr	r3, [r4, #12]
 800e144:	6832      	ldr	r2, [r6, #0]
 800e146:	1a9b      	subs	r3, r3, r2
 800e148:	42ab      	cmp	r3, r5
 800e14a:	dc26      	bgt.n	800e19a <_printf_common+0x96>
 800e14c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e150:	6822      	ldr	r2, [r4, #0]
 800e152:	3b00      	subs	r3, #0
 800e154:	bf18      	it	ne
 800e156:	2301      	movne	r3, #1
 800e158:	0692      	lsls	r2, r2, #26
 800e15a:	d42b      	bmi.n	800e1b4 <_printf_common+0xb0>
 800e15c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e160:	4641      	mov	r1, r8
 800e162:	4638      	mov	r0, r7
 800e164:	47c8      	blx	r9
 800e166:	3001      	adds	r0, #1
 800e168:	d01e      	beq.n	800e1a8 <_printf_common+0xa4>
 800e16a:	6823      	ldr	r3, [r4, #0]
 800e16c:	6922      	ldr	r2, [r4, #16]
 800e16e:	f003 0306 	and.w	r3, r3, #6
 800e172:	2b04      	cmp	r3, #4
 800e174:	bf02      	ittt	eq
 800e176:	68e5      	ldreq	r5, [r4, #12]
 800e178:	6833      	ldreq	r3, [r6, #0]
 800e17a:	1aed      	subeq	r5, r5, r3
 800e17c:	68a3      	ldr	r3, [r4, #8]
 800e17e:	bf0c      	ite	eq
 800e180:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e184:	2500      	movne	r5, #0
 800e186:	4293      	cmp	r3, r2
 800e188:	bfc4      	itt	gt
 800e18a:	1a9b      	subgt	r3, r3, r2
 800e18c:	18ed      	addgt	r5, r5, r3
 800e18e:	2600      	movs	r6, #0
 800e190:	341a      	adds	r4, #26
 800e192:	42b5      	cmp	r5, r6
 800e194:	d11a      	bne.n	800e1cc <_printf_common+0xc8>
 800e196:	2000      	movs	r0, #0
 800e198:	e008      	b.n	800e1ac <_printf_common+0xa8>
 800e19a:	2301      	movs	r3, #1
 800e19c:	4652      	mov	r2, sl
 800e19e:	4641      	mov	r1, r8
 800e1a0:	4638      	mov	r0, r7
 800e1a2:	47c8      	blx	r9
 800e1a4:	3001      	adds	r0, #1
 800e1a6:	d103      	bne.n	800e1b0 <_printf_common+0xac>
 800e1a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e1ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1b0:	3501      	adds	r5, #1
 800e1b2:	e7c6      	b.n	800e142 <_printf_common+0x3e>
 800e1b4:	18e1      	adds	r1, r4, r3
 800e1b6:	1c5a      	adds	r2, r3, #1
 800e1b8:	2030      	movs	r0, #48	@ 0x30
 800e1ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e1be:	4422      	add	r2, r4
 800e1c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e1c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e1c8:	3302      	adds	r3, #2
 800e1ca:	e7c7      	b.n	800e15c <_printf_common+0x58>
 800e1cc:	2301      	movs	r3, #1
 800e1ce:	4622      	mov	r2, r4
 800e1d0:	4641      	mov	r1, r8
 800e1d2:	4638      	mov	r0, r7
 800e1d4:	47c8      	blx	r9
 800e1d6:	3001      	adds	r0, #1
 800e1d8:	d0e6      	beq.n	800e1a8 <_printf_common+0xa4>
 800e1da:	3601      	adds	r6, #1
 800e1dc:	e7d9      	b.n	800e192 <_printf_common+0x8e>
	...

0800e1e0 <_printf_i>:
 800e1e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1e4:	7e0f      	ldrb	r7, [r1, #24]
 800e1e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e1e8:	2f78      	cmp	r7, #120	@ 0x78
 800e1ea:	4691      	mov	r9, r2
 800e1ec:	4680      	mov	r8, r0
 800e1ee:	460c      	mov	r4, r1
 800e1f0:	469a      	mov	sl, r3
 800e1f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e1f6:	d807      	bhi.n	800e208 <_printf_i+0x28>
 800e1f8:	2f62      	cmp	r7, #98	@ 0x62
 800e1fa:	d80a      	bhi.n	800e212 <_printf_i+0x32>
 800e1fc:	2f00      	cmp	r7, #0
 800e1fe:	f000 80d2 	beq.w	800e3a6 <_printf_i+0x1c6>
 800e202:	2f58      	cmp	r7, #88	@ 0x58
 800e204:	f000 80b9 	beq.w	800e37a <_printf_i+0x19a>
 800e208:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e20c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e210:	e03a      	b.n	800e288 <_printf_i+0xa8>
 800e212:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e216:	2b15      	cmp	r3, #21
 800e218:	d8f6      	bhi.n	800e208 <_printf_i+0x28>
 800e21a:	a101      	add	r1, pc, #4	@ (adr r1, 800e220 <_printf_i+0x40>)
 800e21c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e220:	0800e279 	.word	0x0800e279
 800e224:	0800e28d 	.word	0x0800e28d
 800e228:	0800e209 	.word	0x0800e209
 800e22c:	0800e209 	.word	0x0800e209
 800e230:	0800e209 	.word	0x0800e209
 800e234:	0800e209 	.word	0x0800e209
 800e238:	0800e28d 	.word	0x0800e28d
 800e23c:	0800e209 	.word	0x0800e209
 800e240:	0800e209 	.word	0x0800e209
 800e244:	0800e209 	.word	0x0800e209
 800e248:	0800e209 	.word	0x0800e209
 800e24c:	0800e38d 	.word	0x0800e38d
 800e250:	0800e2b7 	.word	0x0800e2b7
 800e254:	0800e347 	.word	0x0800e347
 800e258:	0800e209 	.word	0x0800e209
 800e25c:	0800e209 	.word	0x0800e209
 800e260:	0800e3af 	.word	0x0800e3af
 800e264:	0800e209 	.word	0x0800e209
 800e268:	0800e2b7 	.word	0x0800e2b7
 800e26c:	0800e209 	.word	0x0800e209
 800e270:	0800e209 	.word	0x0800e209
 800e274:	0800e34f 	.word	0x0800e34f
 800e278:	6833      	ldr	r3, [r6, #0]
 800e27a:	1d1a      	adds	r2, r3, #4
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	6032      	str	r2, [r6, #0]
 800e280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e284:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e288:	2301      	movs	r3, #1
 800e28a:	e09d      	b.n	800e3c8 <_printf_i+0x1e8>
 800e28c:	6833      	ldr	r3, [r6, #0]
 800e28e:	6820      	ldr	r0, [r4, #0]
 800e290:	1d19      	adds	r1, r3, #4
 800e292:	6031      	str	r1, [r6, #0]
 800e294:	0606      	lsls	r6, r0, #24
 800e296:	d501      	bpl.n	800e29c <_printf_i+0xbc>
 800e298:	681d      	ldr	r5, [r3, #0]
 800e29a:	e003      	b.n	800e2a4 <_printf_i+0xc4>
 800e29c:	0645      	lsls	r5, r0, #25
 800e29e:	d5fb      	bpl.n	800e298 <_printf_i+0xb8>
 800e2a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e2a4:	2d00      	cmp	r5, #0
 800e2a6:	da03      	bge.n	800e2b0 <_printf_i+0xd0>
 800e2a8:	232d      	movs	r3, #45	@ 0x2d
 800e2aa:	426d      	negs	r5, r5
 800e2ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e2b0:	4859      	ldr	r0, [pc, #356]	@ (800e418 <_printf_i+0x238>)
 800e2b2:	230a      	movs	r3, #10
 800e2b4:	e011      	b.n	800e2da <_printf_i+0xfa>
 800e2b6:	6821      	ldr	r1, [r4, #0]
 800e2b8:	6833      	ldr	r3, [r6, #0]
 800e2ba:	0608      	lsls	r0, r1, #24
 800e2bc:	f853 5b04 	ldr.w	r5, [r3], #4
 800e2c0:	d402      	bmi.n	800e2c8 <_printf_i+0xe8>
 800e2c2:	0649      	lsls	r1, r1, #25
 800e2c4:	bf48      	it	mi
 800e2c6:	b2ad      	uxthmi	r5, r5
 800e2c8:	2f6f      	cmp	r7, #111	@ 0x6f
 800e2ca:	4853      	ldr	r0, [pc, #332]	@ (800e418 <_printf_i+0x238>)
 800e2cc:	6033      	str	r3, [r6, #0]
 800e2ce:	bf14      	ite	ne
 800e2d0:	230a      	movne	r3, #10
 800e2d2:	2308      	moveq	r3, #8
 800e2d4:	2100      	movs	r1, #0
 800e2d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e2da:	6866      	ldr	r6, [r4, #4]
 800e2dc:	60a6      	str	r6, [r4, #8]
 800e2de:	2e00      	cmp	r6, #0
 800e2e0:	bfa2      	ittt	ge
 800e2e2:	6821      	ldrge	r1, [r4, #0]
 800e2e4:	f021 0104 	bicge.w	r1, r1, #4
 800e2e8:	6021      	strge	r1, [r4, #0]
 800e2ea:	b90d      	cbnz	r5, 800e2f0 <_printf_i+0x110>
 800e2ec:	2e00      	cmp	r6, #0
 800e2ee:	d04b      	beq.n	800e388 <_printf_i+0x1a8>
 800e2f0:	4616      	mov	r6, r2
 800e2f2:	fbb5 f1f3 	udiv	r1, r5, r3
 800e2f6:	fb03 5711 	mls	r7, r3, r1, r5
 800e2fa:	5dc7      	ldrb	r7, [r0, r7]
 800e2fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e300:	462f      	mov	r7, r5
 800e302:	42bb      	cmp	r3, r7
 800e304:	460d      	mov	r5, r1
 800e306:	d9f4      	bls.n	800e2f2 <_printf_i+0x112>
 800e308:	2b08      	cmp	r3, #8
 800e30a:	d10b      	bne.n	800e324 <_printf_i+0x144>
 800e30c:	6823      	ldr	r3, [r4, #0]
 800e30e:	07df      	lsls	r7, r3, #31
 800e310:	d508      	bpl.n	800e324 <_printf_i+0x144>
 800e312:	6923      	ldr	r3, [r4, #16]
 800e314:	6861      	ldr	r1, [r4, #4]
 800e316:	4299      	cmp	r1, r3
 800e318:	bfde      	ittt	le
 800e31a:	2330      	movle	r3, #48	@ 0x30
 800e31c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e320:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e324:	1b92      	subs	r2, r2, r6
 800e326:	6122      	str	r2, [r4, #16]
 800e328:	f8cd a000 	str.w	sl, [sp]
 800e32c:	464b      	mov	r3, r9
 800e32e:	aa03      	add	r2, sp, #12
 800e330:	4621      	mov	r1, r4
 800e332:	4640      	mov	r0, r8
 800e334:	f7ff fee6 	bl	800e104 <_printf_common>
 800e338:	3001      	adds	r0, #1
 800e33a:	d14a      	bne.n	800e3d2 <_printf_i+0x1f2>
 800e33c:	f04f 30ff 	mov.w	r0, #4294967295
 800e340:	b004      	add	sp, #16
 800e342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e346:	6823      	ldr	r3, [r4, #0]
 800e348:	f043 0320 	orr.w	r3, r3, #32
 800e34c:	6023      	str	r3, [r4, #0]
 800e34e:	4833      	ldr	r0, [pc, #204]	@ (800e41c <_printf_i+0x23c>)
 800e350:	2778      	movs	r7, #120	@ 0x78
 800e352:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e356:	6823      	ldr	r3, [r4, #0]
 800e358:	6831      	ldr	r1, [r6, #0]
 800e35a:	061f      	lsls	r7, r3, #24
 800e35c:	f851 5b04 	ldr.w	r5, [r1], #4
 800e360:	d402      	bmi.n	800e368 <_printf_i+0x188>
 800e362:	065f      	lsls	r7, r3, #25
 800e364:	bf48      	it	mi
 800e366:	b2ad      	uxthmi	r5, r5
 800e368:	6031      	str	r1, [r6, #0]
 800e36a:	07d9      	lsls	r1, r3, #31
 800e36c:	bf44      	itt	mi
 800e36e:	f043 0320 	orrmi.w	r3, r3, #32
 800e372:	6023      	strmi	r3, [r4, #0]
 800e374:	b11d      	cbz	r5, 800e37e <_printf_i+0x19e>
 800e376:	2310      	movs	r3, #16
 800e378:	e7ac      	b.n	800e2d4 <_printf_i+0xf4>
 800e37a:	4827      	ldr	r0, [pc, #156]	@ (800e418 <_printf_i+0x238>)
 800e37c:	e7e9      	b.n	800e352 <_printf_i+0x172>
 800e37e:	6823      	ldr	r3, [r4, #0]
 800e380:	f023 0320 	bic.w	r3, r3, #32
 800e384:	6023      	str	r3, [r4, #0]
 800e386:	e7f6      	b.n	800e376 <_printf_i+0x196>
 800e388:	4616      	mov	r6, r2
 800e38a:	e7bd      	b.n	800e308 <_printf_i+0x128>
 800e38c:	6833      	ldr	r3, [r6, #0]
 800e38e:	6825      	ldr	r5, [r4, #0]
 800e390:	6961      	ldr	r1, [r4, #20]
 800e392:	1d18      	adds	r0, r3, #4
 800e394:	6030      	str	r0, [r6, #0]
 800e396:	062e      	lsls	r6, r5, #24
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	d501      	bpl.n	800e3a0 <_printf_i+0x1c0>
 800e39c:	6019      	str	r1, [r3, #0]
 800e39e:	e002      	b.n	800e3a6 <_printf_i+0x1c6>
 800e3a0:	0668      	lsls	r0, r5, #25
 800e3a2:	d5fb      	bpl.n	800e39c <_printf_i+0x1bc>
 800e3a4:	8019      	strh	r1, [r3, #0]
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	6123      	str	r3, [r4, #16]
 800e3aa:	4616      	mov	r6, r2
 800e3ac:	e7bc      	b.n	800e328 <_printf_i+0x148>
 800e3ae:	6833      	ldr	r3, [r6, #0]
 800e3b0:	1d1a      	adds	r2, r3, #4
 800e3b2:	6032      	str	r2, [r6, #0]
 800e3b4:	681e      	ldr	r6, [r3, #0]
 800e3b6:	6862      	ldr	r2, [r4, #4]
 800e3b8:	2100      	movs	r1, #0
 800e3ba:	4630      	mov	r0, r6
 800e3bc:	f7f1 ff28 	bl	8000210 <memchr>
 800e3c0:	b108      	cbz	r0, 800e3c6 <_printf_i+0x1e6>
 800e3c2:	1b80      	subs	r0, r0, r6
 800e3c4:	6060      	str	r0, [r4, #4]
 800e3c6:	6863      	ldr	r3, [r4, #4]
 800e3c8:	6123      	str	r3, [r4, #16]
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e3d0:	e7aa      	b.n	800e328 <_printf_i+0x148>
 800e3d2:	6923      	ldr	r3, [r4, #16]
 800e3d4:	4632      	mov	r2, r6
 800e3d6:	4649      	mov	r1, r9
 800e3d8:	4640      	mov	r0, r8
 800e3da:	47d0      	blx	sl
 800e3dc:	3001      	adds	r0, #1
 800e3de:	d0ad      	beq.n	800e33c <_printf_i+0x15c>
 800e3e0:	6823      	ldr	r3, [r4, #0]
 800e3e2:	079b      	lsls	r3, r3, #30
 800e3e4:	d413      	bmi.n	800e40e <_printf_i+0x22e>
 800e3e6:	68e0      	ldr	r0, [r4, #12]
 800e3e8:	9b03      	ldr	r3, [sp, #12]
 800e3ea:	4298      	cmp	r0, r3
 800e3ec:	bfb8      	it	lt
 800e3ee:	4618      	movlt	r0, r3
 800e3f0:	e7a6      	b.n	800e340 <_printf_i+0x160>
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	4632      	mov	r2, r6
 800e3f6:	4649      	mov	r1, r9
 800e3f8:	4640      	mov	r0, r8
 800e3fa:	47d0      	blx	sl
 800e3fc:	3001      	adds	r0, #1
 800e3fe:	d09d      	beq.n	800e33c <_printf_i+0x15c>
 800e400:	3501      	adds	r5, #1
 800e402:	68e3      	ldr	r3, [r4, #12]
 800e404:	9903      	ldr	r1, [sp, #12]
 800e406:	1a5b      	subs	r3, r3, r1
 800e408:	42ab      	cmp	r3, r5
 800e40a:	dcf2      	bgt.n	800e3f2 <_printf_i+0x212>
 800e40c:	e7eb      	b.n	800e3e6 <_printf_i+0x206>
 800e40e:	2500      	movs	r5, #0
 800e410:	f104 0619 	add.w	r6, r4, #25
 800e414:	e7f5      	b.n	800e402 <_printf_i+0x222>
 800e416:	bf00      	nop
 800e418:	0800fcf6 	.word	0x0800fcf6
 800e41c:	0800fd07 	.word	0x0800fd07

0800e420 <__swbuf_r>:
 800e420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e422:	460e      	mov	r6, r1
 800e424:	4614      	mov	r4, r2
 800e426:	4605      	mov	r5, r0
 800e428:	b118      	cbz	r0, 800e432 <__swbuf_r+0x12>
 800e42a:	6a03      	ldr	r3, [r0, #32]
 800e42c:	b90b      	cbnz	r3, 800e432 <__swbuf_r+0x12>
 800e42e:	f7fe faab 	bl	800c988 <__sinit>
 800e432:	69a3      	ldr	r3, [r4, #24]
 800e434:	60a3      	str	r3, [r4, #8]
 800e436:	89a3      	ldrh	r3, [r4, #12]
 800e438:	071a      	lsls	r2, r3, #28
 800e43a:	d501      	bpl.n	800e440 <__swbuf_r+0x20>
 800e43c:	6923      	ldr	r3, [r4, #16]
 800e43e:	b943      	cbnz	r3, 800e452 <__swbuf_r+0x32>
 800e440:	4621      	mov	r1, r4
 800e442:	4628      	mov	r0, r5
 800e444:	f000 f82a 	bl	800e49c <__swsetup_r>
 800e448:	b118      	cbz	r0, 800e452 <__swbuf_r+0x32>
 800e44a:	f04f 37ff 	mov.w	r7, #4294967295
 800e44e:	4638      	mov	r0, r7
 800e450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e452:	6823      	ldr	r3, [r4, #0]
 800e454:	6922      	ldr	r2, [r4, #16]
 800e456:	1a98      	subs	r0, r3, r2
 800e458:	6963      	ldr	r3, [r4, #20]
 800e45a:	b2f6      	uxtb	r6, r6
 800e45c:	4283      	cmp	r3, r0
 800e45e:	4637      	mov	r7, r6
 800e460:	dc05      	bgt.n	800e46e <__swbuf_r+0x4e>
 800e462:	4621      	mov	r1, r4
 800e464:	4628      	mov	r0, r5
 800e466:	f7ff fc99 	bl	800dd9c <_fflush_r>
 800e46a:	2800      	cmp	r0, #0
 800e46c:	d1ed      	bne.n	800e44a <__swbuf_r+0x2a>
 800e46e:	68a3      	ldr	r3, [r4, #8]
 800e470:	3b01      	subs	r3, #1
 800e472:	60a3      	str	r3, [r4, #8]
 800e474:	6823      	ldr	r3, [r4, #0]
 800e476:	1c5a      	adds	r2, r3, #1
 800e478:	6022      	str	r2, [r4, #0]
 800e47a:	701e      	strb	r6, [r3, #0]
 800e47c:	6962      	ldr	r2, [r4, #20]
 800e47e:	1c43      	adds	r3, r0, #1
 800e480:	429a      	cmp	r2, r3
 800e482:	d004      	beq.n	800e48e <__swbuf_r+0x6e>
 800e484:	89a3      	ldrh	r3, [r4, #12]
 800e486:	07db      	lsls	r3, r3, #31
 800e488:	d5e1      	bpl.n	800e44e <__swbuf_r+0x2e>
 800e48a:	2e0a      	cmp	r6, #10
 800e48c:	d1df      	bne.n	800e44e <__swbuf_r+0x2e>
 800e48e:	4621      	mov	r1, r4
 800e490:	4628      	mov	r0, r5
 800e492:	f7ff fc83 	bl	800dd9c <_fflush_r>
 800e496:	2800      	cmp	r0, #0
 800e498:	d0d9      	beq.n	800e44e <__swbuf_r+0x2e>
 800e49a:	e7d6      	b.n	800e44a <__swbuf_r+0x2a>

0800e49c <__swsetup_r>:
 800e49c:	b538      	push	{r3, r4, r5, lr}
 800e49e:	4b29      	ldr	r3, [pc, #164]	@ (800e544 <__swsetup_r+0xa8>)
 800e4a0:	4605      	mov	r5, r0
 800e4a2:	6818      	ldr	r0, [r3, #0]
 800e4a4:	460c      	mov	r4, r1
 800e4a6:	b118      	cbz	r0, 800e4b0 <__swsetup_r+0x14>
 800e4a8:	6a03      	ldr	r3, [r0, #32]
 800e4aa:	b90b      	cbnz	r3, 800e4b0 <__swsetup_r+0x14>
 800e4ac:	f7fe fa6c 	bl	800c988 <__sinit>
 800e4b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4b4:	0719      	lsls	r1, r3, #28
 800e4b6:	d422      	bmi.n	800e4fe <__swsetup_r+0x62>
 800e4b8:	06da      	lsls	r2, r3, #27
 800e4ba:	d407      	bmi.n	800e4cc <__swsetup_r+0x30>
 800e4bc:	2209      	movs	r2, #9
 800e4be:	602a      	str	r2, [r5, #0]
 800e4c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e4c4:	81a3      	strh	r3, [r4, #12]
 800e4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ca:	e033      	b.n	800e534 <__swsetup_r+0x98>
 800e4cc:	0758      	lsls	r0, r3, #29
 800e4ce:	d512      	bpl.n	800e4f6 <__swsetup_r+0x5a>
 800e4d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e4d2:	b141      	cbz	r1, 800e4e6 <__swsetup_r+0x4a>
 800e4d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e4d8:	4299      	cmp	r1, r3
 800e4da:	d002      	beq.n	800e4e2 <__swsetup_r+0x46>
 800e4dc:	4628      	mov	r0, r5
 800e4de:	f7fe fb83 	bl	800cbe8 <_free_r>
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800e4e6:	89a3      	ldrh	r3, [r4, #12]
 800e4e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e4ec:	81a3      	strh	r3, [r4, #12]
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	6063      	str	r3, [r4, #4]
 800e4f2:	6923      	ldr	r3, [r4, #16]
 800e4f4:	6023      	str	r3, [r4, #0]
 800e4f6:	89a3      	ldrh	r3, [r4, #12]
 800e4f8:	f043 0308 	orr.w	r3, r3, #8
 800e4fc:	81a3      	strh	r3, [r4, #12]
 800e4fe:	6923      	ldr	r3, [r4, #16]
 800e500:	b94b      	cbnz	r3, 800e516 <__swsetup_r+0x7a>
 800e502:	89a3      	ldrh	r3, [r4, #12]
 800e504:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e50c:	d003      	beq.n	800e516 <__swsetup_r+0x7a>
 800e50e:	4621      	mov	r1, r4
 800e510:	4628      	mov	r0, r5
 800e512:	f000 f883 	bl	800e61c <__smakebuf_r>
 800e516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e51a:	f013 0201 	ands.w	r2, r3, #1
 800e51e:	d00a      	beq.n	800e536 <__swsetup_r+0x9a>
 800e520:	2200      	movs	r2, #0
 800e522:	60a2      	str	r2, [r4, #8]
 800e524:	6962      	ldr	r2, [r4, #20]
 800e526:	4252      	negs	r2, r2
 800e528:	61a2      	str	r2, [r4, #24]
 800e52a:	6922      	ldr	r2, [r4, #16]
 800e52c:	b942      	cbnz	r2, 800e540 <__swsetup_r+0xa4>
 800e52e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e532:	d1c5      	bne.n	800e4c0 <__swsetup_r+0x24>
 800e534:	bd38      	pop	{r3, r4, r5, pc}
 800e536:	0799      	lsls	r1, r3, #30
 800e538:	bf58      	it	pl
 800e53a:	6962      	ldrpl	r2, [r4, #20]
 800e53c:	60a2      	str	r2, [r4, #8]
 800e53e:	e7f4      	b.n	800e52a <__swsetup_r+0x8e>
 800e540:	2000      	movs	r0, #0
 800e542:	e7f7      	b.n	800e534 <__swsetup_r+0x98>
 800e544:	20000188 	.word	0x20000188

0800e548 <_raise_r>:
 800e548:	291f      	cmp	r1, #31
 800e54a:	b538      	push	{r3, r4, r5, lr}
 800e54c:	4605      	mov	r5, r0
 800e54e:	460c      	mov	r4, r1
 800e550:	d904      	bls.n	800e55c <_raise_r+0x14>
 800e552:	2316      	movs	r3, #22
 800e554:	6003      	str	r3, [r0, #0]
 800e556:	f04f 30ff 	mov.w	r0, #4294967295
 800e55a:	bd38      	pop	{r3, r4, r5, pc}
 800e55c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e55e:	b112      	cbz	r2, 800e566 <_raise_r+0x1e>
 800e560:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e564:	b94b      	cbnz	r3, 800e57a <_raise_r+0x32>
 800e566:	4628      	mov	r0, r5
 800e568:	f000 f830 	bl	800e5cc <_getpid_r>
 800e56c:	4622      	mov	r2, r4
 800e56e:	4601      	mov	r1, r0
 800e570:	4628      	mov	r0, r5
 800e572:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e576:	f000 b817 	b.w	800e5a8 <_kill_r>
 800e57a:	2b01      	cmp	r3, #1
 800e57c:	d00a      	beq.n	800e594 <_raise_r+0x4c>
 800e57e:	1c59      	adds	r1, r3, #1
 800e580:	d103      	bne.n	800e58a <_raise_r+0x42>
 800e582:	2316      	movs	r3, #22
 800e584:	6003      	str	r3, [r0, #0]
 800e586:	2001      	movs	r0, #1
 800e588:	e7e7      	b.n	800e55a <_raise_r+0x12>
 800e58a:	2100      	movs	r1, #0
 800e58c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e590:	4620      	mov	r0, r4
 800e592:	4798      	blx	r3
 800e594:	2000      	movs	r0, #0
 800e596:	e7e0      	b.n	800e55a <_raise_r+0x12>

0800e598 <raise>:
 800e598:	4b02      	ldr	r3, [pc, #8]	@ (800e5a4 <raise+0xc>)
 800e59a:	4601      	mov	r1, r0
 800e59c:	6818      	ldr	r0, [r3, #0]
 800e59e:	f7ff bfd3 	b.w	800e548 <_raise_r>
 800e5a2:	bf00      	nop
 800e5a4:	20000188 	.word	0x20000188

0800e5a8 <_kill_r>:
 800e5a8:	b538      	push	{r3, r4, r5, lr}
 800e5aa:	4d07      	ldr	r5, [pc, #28]	@ (800e5c8 <_kill_r+0x20>)
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	4604      	mov	r4, r0
 800e5b0:	4608      	mov	r0, r1
 800e5b2:	4611      	mov	r1, r2
 800e5b4:	602b      	str	r3, [r5, #0]
 800e5b6:	f7f7 fbd9 	bl	8005d6c <_kill>
 800e5ba:	1c43      	adds	r3, r0, #1
 800e5bc:	d102      	bne.n	800e5c4 <_kill_r+0x1c>
 800e5be:	682b      	ldr	r3, [r5, #0]
 800e5c0:	b103      	cbz	r3, 800e5c4 <_kill_r+0x1c>
 800e5c2:	6023      	str	r3, [r4, #0]
 800e5c4:	bd38      	pop	{r3, r4, r5, pc}
 800e5c6:	bf00      	nop
 800e5c8:	20000a10 	.word	0x20000a10

0800e5cc <_getpid_r>:
 800e5cc:	f7f7 bbc6 	b.w	8005d5c <_getpid>

0800e5d0 <__swhatbuf_r>:
 800e5d0:	b570      	push	{r4, r5, r6, lr}
 800e5d2:	460c      	mov	r4, r1
 800e5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5d8:	2900      	cmp	r1, #0
 800e5da:	b096      	sub	sp, #88	@ 0x58
 800e5dc:	4615      	mov	r5, r2
 800e5de:	461e      	mov	r6, r3
 800e5e0:	da0d      	bge.n	800e5fe <__swhatbuf_r+0x2e>
 800e5e2:	89a3      	ldrh	r3, [r4, #12]
 800e5e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e5e8:	f04f 0100 	mov.w	r1, #0
 800e5ec:	bf14      	ite	ne
 800e5ee:	2340      	movne	r3, #64	@ 0x40
 800e5f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e5f4:	2000      	movs	r0, #0
 800e5f6:	6031      	str	r1, [r6, #0]
 800e5f8:	602b      	str	r3, [r5, #0]
 800e5fa:	b016      	add	sp, #88	@ 0x58
 800e5fc:	bd70      	pop	{r4, r5, r6, pc}
 800e5fe:	466a      	mov	r2, sp
 800e600:	f000 f848 	bl	800e694 <_fstat_r>
 800e604:	2800      	cmp	r0, #0
 800e606:	dbec      	blt.n	800e5e2 <__swhatbuf_r+0x12>
 800e608:	9901      	ldr	r1, [sp, #4]
 800e60a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e60e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e612:	4259      	negs	r1, r3
 800e614:	4159      	adcs	r1, r3
 800e616:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e61a:	e7eb      	b.n	800e5f4 <__swhatbuf_r+0x24>

0800e61c <__smakebuf_r>:
 800e61c:	898b      	ldrh	r3, [r1, #12]
 800e61e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e620:	079d      	lsls	r5, r3, #30
 800e622:	4606      	mov	r6, r0
 800e624:	460c      	mov	r4, r1
 800e626:	d507      	bpl.n	800e638 <__smakebuf_r+0x1c>
 800e628:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e62c:	6023      	str	r3, [r4, #0]
 800e62e:	6123      	str	r3, [r4, #16]
 800e630:	2301      	movs	r3, #1
 800e632:	6163      	str	r3, [r4, #20]
 800e634:	b003      	add	sp, #12
 800e636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e638:	ab01      	add	r3, sp, #4
 800e63a:	466a      	mov	r2, sp
 800e63c:	f7ff ffc8 	bl	800e5d0 <__swhatbuf_r>
 800e640:	9f00      	ldr	r7, [sp, #0]
 800e642:	4605      	mov	r5, r0
 800e644:	4639      	mov	r1, r7
 800e646:	4630      	mov	r0, r6
 800e648:	f7fd fa78 	bl	800bb3c <_malloc_r>
 800e64c:	b948      	cbnz	r0, 800e662 <__smakebuf_r+0x46>
 800e64e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e652:	059a      	lsls	r2, r3, #22
 800e654:	d4ee      	bmi.n	800e634 <__smakebuf_r+0x18>
 800e656:	f023 0303 	bic.w	r3, r3, #3
 800e65a:	f043 0302 	orr.w	r3, r3, #2
 800e65e:	81a3      	strh	r3, [r4, #12]
 800e660:	e7e2      	b.n	800e628 <__smakebuf_r+0xc>
 800e662:	89a3      	ldrh	r3, [r4, #12]
 800e664:	6020      	str	r0, [r4, #0]
 800e666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e66a:	81a3      	strh	r3, [r4, #12]
 800e66c:	9b01      	ldr	r3, [sp, #4]
 800e66e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e672:	b15b      	cbz	r3, 800e68c <__smakebuf_r+0x70>
 800e674:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e678:	4630      	mov	r0, r6
 800e67a:	f000 f81d 	bl	800e6b8 <_isatty_r>
 800e67e:	b128      	cbz	r0, 800e68c <__smakebuf_r+0x70>
 800e680:	89a3      	ldrh	r3, [r4, #12]
 800e682:	f023 0303 	bic.w	r3, r3, #3
 800e686:	f043 0301 	orr.w	r3, r3, #1
 800e68a:	81a3      	strh	r3, [r4, #12]
 800e68c:	89a3      	ldrh	r3, [r4, #12]
 800e68e:	431d      	orrs	r5, r3
 800e690:	81a5      	strh	r5, [r4, #12]
 800e692:	e7cf      	b.n	800e634 <__smakebuf_r+0x18>

0800e694 <_fstat_r>:
 800e694:	b538      	push	{r3, r4, r5, lr}
 800e696:	4d07      	ldr	r5, [pc, #28]	@ (800e6b4 <_fstat_r+0x20>)
 800e698:	2300      	movs	r3, #0
 800e69a:	4604      	mov	r4, r0
 800e69c:	4608      	mov	r0, r1
 800e69e:	4611      	mov	r1, r2
 800e6a0:	602b      	str	r3, [r5, #0]
 800e6a2:	f7f7 fbc3 	bl	8005e2c <_fstat>
 800e6a6:	1c43      	adds	r3, r0, #1
 800e6a8:	d102      	bne.n	800e6b0 <_fstat_r+0x1c>
 800e6aa:	682b      	ldr	r3, [r5, #0]
 800e6ac:	b103      	cbz	r3, 800e6b0 <_fstat_r+0x1c>
 800e6ae:	6023      	str	r3, [r4, #0]
 800e6b0:	bd38      	pop	{r3, r4, r5, pc}
 800e6b2:	bf00      	nop
 800e6b4:	20000a10 	.word	0x20000a10

0800e6b8 <_isatty_r>:
 800e6b8:	b538      	push	{r3, r4, r5, lr}
 800e6ba:	4d06      	ldr	r5, [pc, #24]	@ (800e6d4 <_isatty_r+0x1c>)
 800e6bc:	2300      	movs	r3, #0
 800e6be:	4604      	mov	r4, r0
 800e6c0:	4608      	mov	r0, r1
 800e6c2:	602b      	str	r3, [r5, #0]
 800e6c4:	f7f7 fbc2 	bl	8005e4c <_isatty>
 800e6c8:	1c43      	adds	r3, r0, #1
 800e6ca:	d102      	bne.n	800e6d2 <_isatty_r+0x1a>
 800e6cc:	682b      	ldr	r3, [r5, #0]
 800e6ce:	b103      	cbz	r3, 800e6d2 <_isatty_r+0x1a>
 800e6d0:	6023      	str	r3, [r4, #0]
 800e6d2:	bd38      	pop	{r3, r4, r5, pc}
 800e6d4:	20000a10 	.word	0x20000a10

0800e6d8 <pow>:
 800e6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6da:	ed2d 8b02 	vpush	{d8}
 800e6de:	eeb0 8a40 	vmov.f32	s16, s0
 800e6e2:	eef0 8a60 	vmov.f32	s17, s1
 800e6e6:	ec55 4b11 	vmov	r4, r5, d1
 800e6ea:	f000 f971 	bl	800e9d0 <__ieee754_pow>
 800e6ee:	4622      	mov	r2, r4
 800e6f0:	462b      	mov	r3, r5
 800e6f2:	4620      	mov	r0, r4
 800e6f4:	4629      	mov	r1, r5
 800e6f6:	ec57 6b10 	vmov	r6, r7, d0
 800e6fa:	f7f2 fa2f 	bl	8000b5c <__aeabi_dcmpun>
 800e6fe:	2800      	cmp	r0, #0
 800e700:	d13b      	bne.n	800e77a <pow+0xa2>
 800e702:	ec51 0b18 	vmov	r0, r1, d8
 800e706:	2200      	movs	r2, #0
 800e708:	2300      	movs	r3, #0
 800e70a:	f7f2 f9f5 	bl	8000af8 <__aeabi_dcmpeq>
 800e70e:	b1b8      	cbz	r0, 800e740 <pow+0x68>
 800e710:	2200      	movs	r2, #0
 800e712:	2300      	movs	r3, #0
 800e714:	4620      	mov	r0, r4
 800e716:	4629      	mov	r1, r5
 800e718:	f7f2 f9ee 	bl	8000af8 <__aeabi_dcmpeq>
 800e71c:	2800      	cmp	r0, #0
 800e71e:	d146      	bne.n	800e7ae <pow+0xd6>
 800e720:	ec45 4b10 	vmov	d0, r4, r5
 800e724:	f000 f868 	bl	800e7f8 <finite>
 800e728:	b338      	cbz	r0, 800e77a <pow+0xa2>
 800e72a:	2200      	movs	r2, #0
 800e72c:	2300      	movs	r3, #0
 800e72e:	4620      	mov	r0, r4
 800e730:	4629      	mov	r1, r5
 800e732:	f7f2 f9eb 	bl	8000b0c <__aeabi_dcmplt>
 800e736:	b300      	cbz	r0, 800e77a <pow+0xa2>
 800e738:	f7fe fa10 	bl	800cb5c <__errno>
 800e73c:	2322      	movs	r3, #34	@ 0x22
 800e73e:	e01b      	b.n	800e778 <pow+0xa0>
 800e740:	ec47 6b10 	vmov	d0, r6, r7
 800e744:	f000 f858 	bl	800e7f8 <finite>
 800e748:	b9e0      	cbnz	r0, 800e784 <pow+0xac>
 800e74a:	eeb0 0a48 	vmov.f32	s0, s16
 800e74e:	eef0 0a68 	vmov.f32	s1, s17
 800e752:	f000 f851 	bl	800e7f8 <finite>
 800e756:	b1a8      	cbz	r0, 800e784 <pow+0xac>
 800e758:	ec45 4b10 	vmov	d0, r4, r5
 800e75c:	f000 f84c 	bl	800e7f8 <finite>
 800e760:	b180      	cbz	r0, 800e784 <pow+0xac>
 800e762:	4632      	mov	r2, r6
 800e764:	463b      	mov	r3, r7
 800e766:	4630      	mov	r0, r6
 800e768:	4639      	mov	r1, r7
 800e76a:	f7f2 f9f7 	bl	8000b5c <__aeabi_dcmpun>
 800e76e:	2800      	cmp	r0, #0
 800e770:	d0e2      	beq.n	800e738 <pow+0x60>
 800e772:	f7fe f9f3 	bl	800cb5c <__errno>
 800e776:	2321      	movs	r3, #33	@ 0x21
 800e778:	6003      	str	r3, [r0, #0]
 800e77a:	ecbd 8b02 	vpop	{d8}
 800e77e:	ec47 6b10 	vmov	d0, r6, r7
 800e782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e784:	2200      	movs	r2, #0
 800e786:	2300      	movs	r3, #0
 800e788:	4630      	mov	r0, r6
 800e78a:	4639      	mov	r1, r7
 800e78c:	f7f2 f9b4 	bl	8000af8 <__aeabi_dcmpeq>
 800e790:	2800      	cmp	r0, #0
 800e792:	d0f2      	beq.n	800e77a <pow+0xa2>
 800e794:	eeb0 0a48 	vmov.f32	s0, s16
 800e798:	eef0 0a68 	vmov.f32	s1, s17
 800e79c:	f000 f82c 	bl	800e7f8 <finite>
 800e7a0:	2800      	cmp	r0, #0
 800e7a2:	d0ea      	beq.n	800e77a <pow+0xa2>
 800e7a4:	ec45 4b10 	vmov	d0, r4, r5
 800e7a8:	f000 f826 	bl	800e7f8 <finite>
 800e7ac:	e7c3      	b.n	800e736 <pow+0x5e>
 800e7ae:	4f01      	ldr	r7, [pc, #4]	@ (800e7b4 <pow+0xdc>)
 800e7b0:	2600      	movs	r6, #0
 800e7b2:	e7e2      	b.n	800e77a <pow+0xa2>
 800e7b4:	3ff00000 	.word	0x3ff00000

0800e7b8 <atan2f>:
 800e7b8:	f000 be56 	b.w	800f468 <__ieee754_atan2f>

0800e7bc <sqrtf>:
 800e7bc:	b508      	push	{r3, lr}
 800e7be:	ed2d 8b02 	vpush	{d8}
 800e7c2:	eeb0 8a40 	vmov.f32	s16, s0
 800e7c6:	f000 f8fd 	bl	800e9c4 <__ieee754_sqrtf>
 800e7ca:	eeb4 8a48 	vcmp.f32	s16, s16
 800e7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7d2:	d60c      	bvs.n	800e7ee <sqrtf+0x32>
 800e7d4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e7f4 <sqrtf+0x38>
 800e7d8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7e0:	d505      	bpl.n	800e7ee <sqrtf+0x32>
 800e7e2:	f7fe f9bb 	bl	800cb5c <__errno>
 800e7e6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e7ea:	2321      	movs	r3, #33	@ 0x21
 800e7ec:	6003      	str	r3, [r0, #0]
 800e7ee:	ecbd 8b02 	vpop	{d8}
 800e7f2:	bd08      	pop	{r3, pc}
 800e7f4:	00000000 	.word	0x00000000

0800e7f8 <finite>:
 800e7f8:	b082      	sub	sp, #8
 800e7fa:	ed8d 0b00 	vstr	d0, [sp]
 800e7fe:	9801      	ldr	r0, [sp, #4]
 800e800:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800e804:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800e808:	0fc0      	lsrs	r0, r0, #31
 800e80a:	b002      	add	sp, #8
 800e80c:	4770      	bx	lr
	...

0800e810 <__ieee754_sqrt>:
 800e810:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e814:	4a68      	ldr	r2, [pc, #416]	@ (800e9b8 <__ieee754_sqrt+0x1a8>)
 800e816:	ec55 4b10 	vmov	r4, r5, d0
 800e81a:	43aa      	bics	r2, r5
 800e81c:	462b      	mov	r3, r5
 800e81e:	4621      	mov	r1, r4
 800e820:	d110      	bne.n	800e844 <__ieee754_sqrt+0x34>
 800e822:	4622      	mov	r2, r4
 800e824:	4620      	mov	r0, r4
 800e826:	4629      	mov	r1, r5
 800e828:	f7f1 fefe 	bl	8000628 <__aeabi_dmul>
 800e82c:	4602      	mov	r2, r0
 800e82e:	460b      	mov	r3, r1
 800e830:	4620      	mov	r0, r4
 800e832:	4629      	mov	r1, r5
 800e834:	f7f1 fd42 	bl	80002bc <__adddf3>
 800e838:	4604      	mov	r4, r0
 800e83a:	460d      	mov	r5, r1
 800e83c:	ec45 4b10 	vmov	d0, r4, r5
 800e840:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e844:	2d00      	cmp	r5, #0
 800e846:	dc0e      	bgt.n	800e866 <__ieee754_sqrt+0x56>
 800e848:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e84c:	4322      	orrs	r2, r4
 800e84e:	d0f5      	beq.n	800e83c <__ieee754_sqrt+0x2c>
 800e850:	b19d      	cbz	r5, 800e87a <__ieee754_sqrt+0x6a>
 800e852:	4622      	mov	r2, r4
 800e854:	4620      	mov	r0, r4
 800e856:	4629      	mov	r1, r5
 800e858:	f7f1 fd2e 	bl	80002b8 <__aeabi_dsub>
 800e85c:	4602      	mov	r2, r0
 800e85e:	460b      	mov	r3, r1
 800e860:	f7f2 f80c 	bl	800087c <__aeabi_ddiv>
 800e864:	e7e8      	b.n	800e838 <__ieee754_sqrt+0x28>
 800e866:	152a      	asrs	r2, r5, #20
 800e868:	d115      	bne.n	800e896 <__ieee754_sqrt+0x86>
 800e86a:	2000      	movs	r0, #0
 800e86c:	e009      	b.n	800e882 <__ieee754_sqrt+0x72>
 800e86e:	0acb      	lsrs	r3, r1, #11
 800e870:	3a15      	subs	r2, #21
 800e872:	0549      	lsls	r1, r1, #21
 800e874:	2b00      	cmp	r3, #0
 800e876:	d0fa      	beq.n	800e86e <__ieee754_sqrt+0x5e>
 800e878:	e7f7      	b.n	800e86a <__ieee754_sqrt+0x5a>
 800e87a:	462a      	mov	r2, r5
 800e87c:	e7fa      	b.n	800e874 <__ieee754_sqrt+0x64>
 800e87e:	005b      	lsls	r3, r3, #1
 800e880:	3001      	adds	r0, #1
 800e882:	02dc      	lsls	r4, r3, #11
 800e884:	d5fb      	bpl.n	800e87e <__ieee754_sqrt+0x6e>
 800e886:	1e44      	subs	r4, r0, #1
 800e888:	1b12      	subs	r2, r2, r4
 800e88a:	f1c0 0420 	rsb	r4, r0, #32
 800e88e:	fa21 f404 	lsr.w	r4, r1, r4
 800e892:	4323      	orrs	r3, r4
 800e894:	4081      	lsls	r1, r0
 800e896:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e89a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800e89e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e8a2:	07d2      	lsls	r2, r2, #31
 800e8a4:	bf5c      	itt	pl
 800e8a6:	005b      	lslpl	r3, r3, #1
 800e8a8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e8ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e8b0:	bf58      	it	pl
 800e8b2:	0049      	lslpl	r1, r1, #1
 800e8b4:	2600      	movs	r6, #0
 800e8b6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e8ba:	106d      	asrs	r5, r5, #1
 800e8bc:	0049      	lsls	r1, r1, #1
 800e8be:	2016      	movs	r0, #22
 800e8c0:	4632      	mov	r2, r6
 800e8c2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e8c6:	1917      	adds	r7, r2, r4
 800e8c8:	429f      	cmp	r7, r3
 800e8ca:	bfde      	ittt	le
 800e8cc:	193a      	addle	r2, r7, r4
 800e8ce:	1bdb      	suble	r3, r3, r7
 800e8d0:	1936      	addle	r6, r6, r4
 800e8d2:	0fcf      	lsrs	r7, r1, #31
 800e8d4:	3801      	subs	r0, #1
 800e8d6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800e8da:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e8de:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e8e2:	d1f0      	bne.n	800e8c6 <__ieee754_sqrt+0xb6>
 800e8e4:	4604      	mov	r4, r0
 800e8e6:	2720      	movs	r7, #32
 800e8e8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e8ec:	429a      	cmp	r2, r3
 800e8ee:	eb00 0e0c 	add.w	lr, r0, ip
 800e8f2:	db02      	blt.n	800e8fa <__ieee754_sqrt+0xea>
 800e8f4:	d113      	bne.n	800e91e <__ieee754_sqrt+0x10e>
 800e8f6:	458e      	cmp	lr, r1
 800e8f8:	d811      	bhi.n	800e91e <__ieee754_sqrt+0x10e>
 800e8fa:	f1be 0f00 	cmp.w	lr, #0
 800e8fe:	eb0e 000c 	add.w	r0, lr, ip
 800e902:	da42      	bge.n	800e98a <__ieee754_sqrt+0x17a>
 800e904:	2800      	cmp	r0, #0
 800e906:	db40      	blt.n	800e98a <__ieee754_sqrt+0x17a>
 800e908:	f102 0801 	add.w	r8, r2, #1
 800e90c:	1a9b      	subs	r3, r3, r2
 800e90e:	458e      	cmp	lr, r1
 800e910:	bf88      	it	hi
 800e912:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e916:	eba1 010e 	sub.w	r1, r1, lr
 800e91a:	4464      	add	r4, ip
 800e91c:	4642      	mov	r2, r8
 800e91e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e922:	3f01      	subs	r7, #1
 800e924:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e928:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e92c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e930:	d1dc      	bne.n	800e8ec <__ieee754_sqrt+0xdc>
 800e932:	4319      	orrs	r1, r3
 800e934:	d01b      	beq.n	800e96e <__ieee754_sqrt+0x15e>
 800e936:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800e9bc <__ieee754_sqrt+0x1ac>
 800e93a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800e9c0 <__ieee754_sqrt+0x1b0>
 800e93e:	e9da 0100 	ldrd	r0, r1, [sl]
 800e942:	e9db 2300 	ldrd	r2, r3, [fp]
 800e946:	f7f1 fcb7 	bl	80002b8 <__aeabi_dsub>
 800e94a:	e9da 8900 	ldrd	r8, r9, [sl]
 800e94e:	4602      	mov	r2, r0
 800e950:	460b      	mov	r3, r1
 800e952:	4640      	mov	r0, r8
 800e954:	4649      	mov	r1, r9
 800e956:	f7f2 f8e3 	bl	8000b20 <__aeabi_dcmple>
 800e95a:	b140      	cbz	r0, 800e96e <__ieee754_sqrt+0x15e>
 800e95c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800e960:	e9da 0100 	ldrd	r0, r1, [sl]
 800e964:	e9db 2300 	ldrd	r2, r3, [fp]
 800e968:	d111      	bne.n	800e98e <__ieee754_sqrt+0x17e>
 800e96a:	3601      	adds	r6, #1
 800e96c:	463c      	mov	r4, r7
 800e96e:	1072      	asrs	r2, r6, #1
 800e970:	0863      	lsrs	r3, r4, #1
 800e972:	07f1      	lsls	r1, r6, #31
 800e974:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800e978:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800e97c:	bf48      	it	mi
 800e97e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800e982:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800e986:	4618      	mov	r0, r3
 800e988:	e756      	b.n	800e838 <__ieee754_sqrt+0x28>
 800e98a:	4690      	mov	r8, r2
 800e98c:	e7be      	b.n	800e90c <__ieee754_sqrt+0xfc>
 800e98e:	f7f1 fc95 	bl	80002bc <__adddf3>
 800e992:	e9da 8900 	ldrd	r8, r9, [sl]
 800e996:	4602      	mov	r2, r0
 800e998:	460b      	mov	r3, r1
 800e99a:	4640      	mov	r0, r8
 800e99c:	4649      	mov	r1, r9
 800e99e:	f7f2 f8b5 	bl	8000b0c <__aeabi_dcmplt>
 800e9a2:	b120      	cbz	r0, 800e9ae <__ieee754_sqrt+0x19e>
 800e9a4:	1ca0      	adds	r0, r4, #2
 800e9a6:	bf08      	it	eq
 800e9a8:	3601      	addeq	r6, #1
 800e9aa:	3402      	adds	r4, #2
 800e9ac:	e7df      	b.n	800e96e <__ieee754_sqrt+0x15e>
 800e9ae:	1c63      	adds	r3, r4, #1
 800e9b0:	f023 0401 	bic.w	r4, r3, #1
 800e9b4:	e7db      	b.n	800e96e <__ieee754_sqrt+0x15e>
 800e9b6:	bf00      	nop
 800e9b8:	7ff00000 	.word	0x7ff00000
 800e9bc:	200001e0 	.word	0x200001e0
 800e9c0:	200001d8 	.word	0x200001d8

0800e9c4 <__ieee754_sqrtf>:
 800e9c4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e9c8:	4770      	bx	lr
 800e9ca:	0000      	movs	r0, r0
 800e9cc:	0000      	movs	r0, r0
	...

0800e9d0 <__ieee754_pow>:
 800e9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9d4:	b091      	sub	sp, #68	@ 0x44
 800e9d6:	ed8d 1b00 	vstr	d1, [sp]
 800e9da:	e9dd 1900 	ldrd	r1, r9, [sp]
 800e9de:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800e9e2:	ea5a 0001 	orrs.w	r0, sl, r1
 800e9e6:	ec57 6b10 	vmov	r6, r7, d0
 800e9ea:	d113      	bne.n	800ea14 <__ieee754_pow+0x44>
 800e9ec:	19b3      	adds	r3, r6, r6
 800e9ee:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800e9f2:	4152      	adcs	r2, r2
 800e9f4:	4298      	cmp	r0, r3
 800e9f6:	4b98      	ldr	r3, [pc, #608]	@ (800ec58 <__ieee754_pow+0x288>)
 800e9f8:	4193      	sbcs	r3, r2
 800e9fa:	f080 84ea 	bcs.w	800f3d2 <__ieee754_pow+0xa02>
 800e9fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea02:	4630      	mov	r0, r6
 800ea04:	4639      	mov	r1, r7
 800ea06:	f7f1 fc59 	bl	80002bc <__adddf3>
 800ea0a:	ec41 0b10 	vmov	d0, r0, r1
 800ea0e:	b011      	add	sp, #68	@ 0x44
 800ea10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea14:	4a91      	ldr	r2, [pc, #580]	@ (800ec5c <__ieee754_pow+0x28c>)
 800ea16:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ea1a:	4590      	cmp	r8, r2
 800ea1c:	463d      	mov	r5, r7
 800ea1e:	4633      	mov	r3, r6
 800ea20:	d806      	bhi.n	800ea30 <__ieee754_pow+0x60>
 800ea22:	d101      	bne.n	800ea28 <__ieee754_pow+0x58>
 800ea24:	2e00      	cmp	r6, #0
 800ea26:	d1ea      	bne.n	800e9fe <__ieee754_pow+0x2e>
 800ea28:	4592      	cmp	sl, r2
 800ea2a:	d801      	bhi.n	800ea30 <__ieee754_pow+0x60>
 800ea2c:	d10e      	bne.n	800ea4c <__ieee754_pow+0x7c>
 800ea2e:	b169      	cbz	r1, 800ea4c <__ieee754_pow+0x7c>
 800ea30:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800ea34:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800ea38:	431d      	orrs	r5, r3
 800ea3a:	d1e0      	bne.n	800e9fe <__ieee754_pow+0x2e>
 800ea3c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ea40:	18db      	adds	r3, r3, r3
 800ea42:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800ea46:	4152      	adcs	r2, r2
 800ea48:	429d      	cmp	r5, r3
 800ea4a:	e7d4      	b.n	800e9f6 <__ieee754_pow+0x26>
 800ea4c:	2d00      	cmp	r5, #0
 800ea4e:	46c3      	mov	fp, r8
 800ea50:	da3a      	bge.n	800eac8 <__ieee754_pow+0xf8>
 800ea52:	4a83      	ldr	r2, [pc, #524]	@ (800ec60 <__ieee754_pow+0x290>)
 800ea54:	4592      	cmp	sl, r2
 800ea56:	d84d      	bhi.n	800eaf4 <__ieee754_pow+0x124>
 800ea58:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800ea5c:	4592      	cmp	sl, r2
 800ea5e:	f240 84c7 	bls.w	800f3f0 <__ieee754_pow+0xa20>
 800ea62:	ea4f 522a 	mov.w	r2, sl, asr #20
 800ea66:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800ea6a:	2a14      	cmp	r2, #20
 800ea6c:	dd0f      	ble.n	800ea8e <__ieee754_pow+0xbe>
 800ea6e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800ea72:	fa21 f402 	lsr.w	r4, r1, r2
 800ea76:	fa04 f202 	lsl.w	r2, r4, r2
 800ea7a:	428a      	cmp	r2, r1
 800ea7c:	f040 84b8 	bne.w	800f3f0 <__ieee754_pow+0xa20>
 800ea80:	f004 0401 	and.w	r4, r4, #1
 800ea84:	f1c4 0402 	rsb	r4, r4, #2
 800ea88:	2900      	cmp	r1, #0
 800ea8a:	d158      	bne.n	800eb3e <__ieee754_pow+0x16e>
 800ea8c:	e00e      	b.n	800eaac <__ieee754_pow+0xdc>
 800ea8e:	2900      	cmp	r1, #0
 800ea90:	d154      	bne.n	800eb3c <__ieee754_pow+0x16c>
 800ea92:	f1c2 0214 	rsb	r2, r2, #20
 800ea96:	fa4a f402 	asr.w	r4, sl, r2
 800ea9a:	fa04 f202 	lsl.w	r2, r4, r2
 800ea9e:	4552      	cmp	r2, sl
 800eaa0:	f040 84a3 	bne.w	800f3ea <__ieee754_pow+0xa1a>
 800eaa4:	f004 0401 	and.w	r4, r4, #1
 800eaa8:	f1c4 0402 	rsb	r4, r4, #2
 800eaac:	4a6d      	ldr	r2, [pc, #436]	@ (800ec64 <__ieee754_pow+0x294>)
 800eaae:	4592      	cmp	sl, r2
 800eab0:	d12e      	bne.n	800eb10 <__ieee754_pow+0x140>
 800eab2:	f1b9 0f00 	cmp.w	r9, #0
 800eab6:	f280 8494 	bge.w	800f3e2 <__ieee754_pow+0xa12>
 800eaba:	496a      	ldr	r1, [pc, #424]	@ (800ec64 <__ieee754_pow+0x294>)
 800eabc:	4632      	mov	r2, r6
 800eabe:	463b      	mov	r3, r7
 800eac0:	2000      	movs	r0, #0
 800eac2:	f7f1 fedb 	bl	800087c <__aeabi_ddiv>
 800eac6:	e7a0      	b.n	800ea0a <__ieee754_pow+0x3a>
 800eac8:	2400      	movs	r4, #0
 800eaca:	bbc1      	cbnz	r1, 800eb3e <__ieee754_pow+0x16e>
 800eacc:	4a63      	ldr	r2, [pc, #396]	@ (800ec5c <__ieee754_pow+0x28c>)
 800eace:	4592      	cmp	sl, r2
 800ead0:	d1ec      	bne.n	800eaac <__ieee754_pow+0xdc>
 800ead2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800ead6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800eada:	431a      	orrs	r2, r3
 800eadc:	f000 8479 	beq.w	800f3d2 <__ieee754_pow+0xa02>
 800eae0:	4b61      	ldr	r3, [pc, #388]	@ (800ec68 <__ieee754_pow+0x298>)
 800eae2:	4598      	cmp	r8, r3
 800eae4:	d908      	bls.n	800eaf8 <__ieee754_pow+0x128>
 800eae6:	f1b9 0f00 	cmp.w	r9, #0
 800eaea:	f2c0 8476 	blt.w	800f3da <__ieee754_pow+0xa0a>
 800eaee:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eaf2:	e78a      	b.n	800ea0a <__ieee754_pow+0x3a>
 800eaf4:	2402      	movs	r4, #2
 800eaf6:	e7e8      	b.n	800eaca <__ieee754_pow+0xfa>
 800eaf8:	f1b9 0f00 	cmp.w	r9, #0
 800eafc:	f04f 0000 	mov.w	r0, #0
 800eb00:	f04f 0100 	mov.w	r1, #0
 800eb04:	da81      	bge.n	800ea0a <__ieee754_pow+0x3a>
 800eb06:	e9dd 0300 	ldrd	r0, r3, [sp]
 800eb0a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800eb0e:	e77c      	b.n	800ea0a <__ieee754_pow+0x3a>
 800eb10:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800eb14:	d106      	bne.n	800eb24 <__ieee754_pow+0x154>
 800eb16:	4632      	mov	r2, r6
 800eb18:	463b      	mov	r3, r7
 800eb1a:	4630      	mov	r0, r6
 800eb1c:	4639      	mov	r1, r7
 800eb1e:	f7f1 fd83 	bl	8000628 <__aeabi_dmul>
 800eb22:	e772      	b.n	800ea0a <__ieee754_pow+0x3a>
 800eb24:	4a51      	ldr	r2, [pc, #324]	@ (800ec6c <__ieee754_pow+0x29c>)
 800eb26:	4591      	cmp	r9, r2
 800eb28:	d109      	bne.n	800eb3e <__ieee754_pow+0x16e>
 800eb2a:	2d00      	cmp	r5, #0
 800eb2c:	db07      	blt.n	800eb3e <__ieee754_pow+0x16e>
 800eb2e:	ec47 6b10 	vmov	d0, r6, r7
 800eb32:	b011      	add	sp, #68	@ 0x44
 800eb34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb38:	f7ff be6a 	b.w	800e810 <__ieee754_sqrt>
 800eb3c:	2400      	movs	r4, #0
 800eb3e:	ec47 6b10 	vmov	d0, r6, r7
 800eb42:	9302      	str	r3, [sp, #8]
 800eb44:	f000 fc88 	bl	800f458 <fabs>
 800eb48:	9b02      	ldr	r3, [sp, #8]
 800eb4a:	ec51 0b10 	vmov	r0, r1, d0
 800eb4e:	bb53      	cbnz	r3, 800eba6 <__ieee754_pow+0x1d6>
 800eb50:	4b44      	ldr	r3, [pc, #272]	@ (800ec64 <__ieee754_pow+0x294>)
 800eb52:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800eb56:	429a      	cmp	r2, r3
 800eb58:	d002      	beq.n	800eb60 <__ieee754_pow+0x190>
 800eb5a:	f1b8 0f00 	cmp.w	r8, #0
 800eb5e:	d122      	bne.n	800eba6 <__ieee754_pow+0x1d6>
 800eb60:	f1b9 0f00 	cmp.w	r9, #0
 800eb64:	da05      	bge.n	800eb72 <__ieee754_pow+0x1a2>
 800eb66:	4602      	mov	r2, r0
 800eb68:	460b      	mov	r3, r1
 800eb6a:	2000      	movs	r0, #0
 800eb6c:	493d      	ldr	r1, [pc, #244]	@ (800ec64 <__ieee754_pow+0x294>)
 800eb6e:	f7f1 fe85 	bl	800087c <__aeabi_ddiv>
 800eb72:	2d00      	cmp	r5, #0
 800eb74:	f6bf af49 	bge.w	800ea0a <__ieee754_pow+0x3a>
 800eb78:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800eb7c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800eb80:	ea58 0804 	orrs.w	r8, r8, r4
 800eb84:	d108      	bne.n	800eb98 <__ieee754_pow+0x1c8>
 800eb86:	4602      	mov	r2, r0
 800eb88:	460b      	mov	r3, r1
 800eb8a:	4610      	mov	r0, r2
 800eb8c:	4619      	mov	r1, r3
 800eb8e:	f7f1 fb93 	bl	80002b8 <__aeabi_dsub>
 800eb92:	4602      	mov	r2, r0
 800eb94:	460b      	mov	r3, r1
 800eb96:	e794      	b.n	800eac2 <__ieee754_pow+0xf2>
 800eb98:	2c01      	cmp	r4, #1
 800eb9a:	f47f af36 	bne.w	800ea0a <__ieee754_pow+0x3a>
 800eb9e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eba2:	4619      	mov	r1, r3
 800eba4:	e731      	b.n	800ea0a <__ieee754_pow+0x3a>
 800eba6:	0feb      	lsrs	r3, r5, #31
 800eba8:	3b01      	subs	r3, #1
 800ebaa:	ea53 0204 	orrs.w	r2, r3, r4
 800ebae:	d102      	bne.n	800ebb6 <__ieee754_pow+0x1e6>
 800ebb0:	4632      	mov	r2, r6
 800ebb2:	463b      	mov	r3, r7
 800ebb4:	e7e9      	b.n	800eb8a <__ieee754_pow+0x1ba>
 800ebb6:	3c01      	subs	r4, #1
 800ebb8:	431c      	orrs	r4, r3
 800ebba:	d016      	beq.n	800ebea <__ieee754_pow+0x21a>
 800ebbc:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800ec48 <__ieee754_pow+0x278>
 800ebc0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800ebc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ebc8:	f240 8112 	bls.w	800edf0 <__ieee754_pow+0x420>
 800ebcc:	4b28      	ldr	r3, [pc, #160]	@ (800ec70 <__ieee754_pow+0x2a0>)
 800ebce:	459a      	cmp	sl, r3
 800ebd0:	4b25      	ldr	r3, [pc, #148]	@ (800ec68 <__ieee754_pow+0x298>)
 800ebd2:	d916      	bls.n	800ec02 <__ieee754_pow+0x232>
 800ebd4:	4598      	cmp	r8, r3
 800ebd6:	d80b      	bhi.n	800ebf0 <__ieee754_pow+0x220>
 800ebd8:	f1b9 0f00 	cmp.w	r9, #0
 800ebdc:	da0b      	bge.n	800ebf6 <__ieee754_pow+0x226>
 800ebde:	2000      	movs	r0, #0
 800ebe0:	b011      	add	sp, #68	@ 0x44
 800ebe2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebe6:	f000 be6f 	b.w	800f8c8 <__math_oflow>
 800ebea:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800ec50 <__ieee754_pow+0x280>
 800ebee:	e7e7      	b.n	800ebc0 <__ieee754_pow+0x1f0>
 800ebf0:	f1b9 0f00 	cmp.w	r9, #0
 800ebf4:	dcf3      	bgt.n	800ebde <__ieee754_pow+0x20e>
 800ebf6:	2000      	movs	r0, #0
 800ebf8:	b011      	add	sp, #68	@ 0x44
 800ebfa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebfe:	f000 be5b 	b.w	800f8b8 <__math_uflow>
 800ec02:	4598      	cmp	r8, r3
 800ec04:	d20c      	bcs.n	800ec20 <__ieee754_pow+0x250>
 800ec06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	f7f1 ff7d 	bl	8000b0c <__aeabi_dcmplt>
 800ec12:	3800      	subs	r0, #0
 800ec14:	bf18      	it	ne
 800ec16:	2001      	movne	r0, #1
 800ec18:	f1b9 0f00 	cmp.w	r9, #0
 800ec1c:	daec      	bge.n	800ebf8 <__ieee754_pow+0x228>
 800ec1e:	e7df      	b.n	800ebe0 <__ieee754_pow+0x210>
 800ec20:	4b10      	ldr	r3, [pc, #64]	@ (800ec64 <__ieee754_pow+0x294>)
 800ec22:	4598      	cmp	r8, r3
 800ec24:	f04f 0200 	mov.w	r2, #0
 800ec28:	d924      	bls.n	800ec74 <__ieee754_pow+0x2a4>
 800ec2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec2e:	2300      	movs	r3, #0
 800ec30:	f7f1 ff6c 	bl	8000b0c <__aeabi_dcmplt>
 800ec34:	3800      	subs	r0, #0
 800ec36:	bf18      	it	ne
 800ec38:	2001      	movne	r0, #1
 800ec3a:	f1b9 0f00 	cmp.w	r9, #0
 800ec3e:	dccf      	bgt.n	800ebe0 <__ieee754_pow+0x210>
 800ec40:	e7da      	b.n	800ebf8 <__ieee754_pow+0x228>
 800ec42:	bf00      	nop
 800ec44:	f3af 8000 	nop.w
 800ec48:	00000000 	.word	0x00000000
 800ec4c:	3ff00000 	.word	0x3ff00000
 800ec50:	00000000 	.word	0x00000000
 800ec54:	bff00000 	.word	0xbff00000
 800ec58:	fff00000 	.word	0xfff00000
 800ec5c:	7ff00000 	.word	0x7ff00000
 800ec60:	433fffff 	.word	0x433fffff
 800ec64:	3ff00000 	.word	0x3ff00000
 800ec68:	3fefffff 	.word	0x3fefffff
 800ec6c:	3fe00000 	.word	0x3fe00000
 800ec70:	43f00000 	.word	0x43f00000
 800ec74:	4b5a      	ldr	r3, [pc, #360]	@ (800ede0 <__ieee754_pow+0x410>)
 800ec76:	f7f1 fb1f 	bl	80002b8 <__aeabi_dsub>
 800ec7a:	a351      	add	r3, pc, #324	@ (adr r3, 800edc0 <__ieee754_pow+0x3f0>)
 800ec7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec80:	4604      	mov	r4, r0
 800ec82:	460d      	mov	r5, r1
 800ec84:	f7f1 fcd0 	bl	8000628 <__aeabi_dmul>
 800ec88:	a34f      	add	r3, pc, #316	@ (adr r3, 800edc8 <__ieee754_pow+0x3f8>)
 800ec8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec8e:	4606      	mov	r6, r0
 800ec90:	460f      	mov	r7, r1
 800ec92:	4620      	mov	r0, r4
 800ec94:	4629      	mov	r1, r5
 800ec96:	f7f1 fcc7 	bl	8000628 <__aeabi_dmul>
 800ec9a:	4b52      	ldr	r3, [pc, #328]	@ (800ede4 <__ieee754_pow+0x414>)
 800ec9c:	4682      	mov	sl, r0
 800ec9e:	468b      	mov	fp, r1
 800eca0:	2200      	movs	r2, #0
 800eca2:	4620      	mov	r0, r4
 800eca4:	4629      	mov	r1, r5
 800eca6:	f7f1 fcbf 	bl	8000628 <__aeabi_dmul>
 800ecaa:	4602      	mov	r2, r0
 800ecac:	460b      	mov	r3, r1
 800ecae:	a148      	add	r1, pc, #288	@ (adr r1, 800edd0 <__ieee754_pow+0x400>)
 800ecb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ecb4:	f7f1 fb00 	bl	80002b8 <__aeabi_dsub>
 800ecb8:	4622      	mov	r2, r4
 800ecba:	462b      	mov	r3, r5
 800ecbc:	f7f1 fcb4 	bl	8000628 <__aeabi_dmul>
 800ecc0:	4602      	mov	r2, r0
 800ecc2:	460b      	mov	r3, r1
 800ecc4:	2000      	movs	r0, #0
 800ecc6:	4948      	ldr	r1, [pc, #288]	@ (800ede8 <__ieee754_pow+0x418>)
 800ecc8:	f7f1 faf6 	bl	80002b8 <__aeabi_dsub>
 800eccc:	4622      	mov	r2, r4
 800ecce:	4680      	mov	r8, r0
 800ecd0:	4689      	mov	r9, r1
 800ecd2:	462b      	mov	r3, r5
 800ecd4:	4620      	mov	r0, r4
 800ecd6:	4629      	mov	r1, r5
 800ecd8:	f7f1 fca6 	bl	8000628 <__aeabi_dmul>
 800ecdc:	4602      	mov	r2, r0
 800ecde:	460b      	mov	r3, r1
 800ece0:	4640      	mov	r0, r8
 800ece2:	4649      	mov	r1, r9
 800ece4:	f7f1 fca0 	bl	8000628 <__aeabi_dmul>
 800ece8:	a33b      	add	r3, pc, #236	@ (adr r3, 800edd8 <__ieee754_pow+0x408>)
 800ecea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecee:	f7f1 fc9b 	bl	8000628 <__aeabi_dmul>
 800ecf2:	4602      	mov	r2, r0
 800ecf4:	460b      	mov	r3, r1
 800ecf6:	4650      	mov	r0, sl
 800ecf8:	4659      	mov	r1, fp
 800ecfa:	f7f1 fadd 	bl	80002b8 <__aeabi_dsub>
 800ecfe:	4602      	mov	r2, r0
 800ed00:	460b      	mov	r3, r1
 800ed02:	4680      	mov	r8, r0
 800ed04:	4689      	mov	r9, r1
 800ed06:	4630      	mov	r0, r6
 800ed08:	4639      	mov	r1, r7
 800ed0a:	f7f1 fad7 	bl	80002bc <__adddf3>
 800ed0e:	2400      	movs	r4, #0
 800ed10:	4632      	mov	r2, r6
 800ed12:	463b      	mov	r3, r7
 800ed14:	4620      	mov	r0, r4
 800ed16:	460d      	mov	r5, r1
 800ed18:	f7f1 face 	bl	80002b8 <__aeabi_dsub>
 800ed1c:	4602      	mov	r2, r0
 800ed1e:	460b      	mov	r3, r1
 800ed20:	4640      	mov	r0, r8
 800ed22:	4649      	mov	r1, r9
 800ed24:	f7f1 fac8 	bl	80002b8 <__aeabi_dsub>
 800ed28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ed2c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ed30:	2300      	movs	r3, #0
 800ed32:	9304      	str	r3, [sp, #16]
 800ed34:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ed38:	4606      	mov	r6, r0
 800ed3a:	460f      	mov	r7, r1
 800ed3c:	4652      	mov	r2, sl
 800ed3e:	465b      	mov	r3, fp
 800ed40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed44:	f7f1 fab8 	bl	80002b8 <__aeabi_dsub>
 800ed48:	4622      	mov	r2, r4
 800ed4a:	462b      	mov	r3, r5
 800ed4c:	f7f1 fc6c 	bl	8000628 <__aeabi_dmul>
 800ed50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ed54:	4680      	mov	r8, r0
 800ed56:	4689      	mov	r9, r1
 800ed58:	4630      	mov	r0, r6
 800ed5a:	4639      	mov	r1, r7
 800ed5c:	f7f1 fc64 	bl	8000628 <__aeabi_dmul>
 800ed60:	4602      	mov	r2, r0
 800ed62:	460b      	mov	r3, r1
 800ed64:	4640      	mov	r0, r8
 800ed66:	4649      	mov	r1, r9
 800ed68:	f7f1 faa8 	bl	80002bc <__adddf3>
 800ed6c:	4652      	mov	r2, sl
 800ed6e:	465b      	mov	r3, fp
 800ed70:	4606      	mov	r6, r0
 800ed72:	460f      	mov	r7, r1
 800ed74:	4620      	mov	r0, r4
 800ed76:	4629      	mov	r1, r5
 800ed78:	f7f1 fc56 	bl	8000628 <__aeabi_dmul>
 800ed7c:	460b      	mov	r3, r1
 800ed7e:	4602      	mov	r2, r0
 800ed80:	4680      	mov	r8, r0
 800ed82:	4689      	mov	r9, r1
 800ed84:	4630      	mov	r0, r6
 800ed86:	4639      	mov	r1, r7
 800ed88:	f7f1 fa98 	bl	80002bc <__adddf3>
 800ed8c:	4b17      	ldr	r3, [pc, #92]	@ (800edec <__ieee754_pow+0x41c>)
 800ed8e:	4299      	cmp	r1, r3
 800ed90:	4604      	mov	r4, r0
 800ed92:	460d      	mov	r5, r1
 800ed94:	468a      	mov	sl, r1
 800ed96:	468b      	mov	fp, r1
 800ed98:	f340 82ef 	ble.w	800f37a <__ieee754_pow+0x9aa>
 800ed9c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800eda0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800eda4:	4303      	orrs	r3, r0
 800eda6:	f000 81e8 	beq.w	800f17a <__ieee754_pow+0x7aa>
 800edaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800edae:	2200      	movs	r2, #0
 800edb0:	2300      	movs	r3, #0
 800edb2:	f7f1 feab 	bl	8000b0c <__aeabi_dcmplt>
 800edb6:	3800      	subs	r0, #0
 800edb8:	bf18      	it	ne
 800edba:	2001      	movne	r0, #1
 800edbc:	e710      	b.n	800ebe0 <__ieee754_pow+0x210>
 800edbe:	bf00      	nop
 800edc0:	60000000 	.word	0x60000000
 800edc4:	3ff71547 	.word	0x3ff71547
 800edc8:	f85ddf44 	.word	0xf85ddf44
 800edcc:	3e54ae0b 	.word	0x3e54ae0b
 800edd0:	55555555 	.word	0x55555555
 800edd4:	3fd55555 	.word	0x3fd55555
 800edd8:	652b82fe 	.word	0x652b82fe
 800eddc:	3ff71547 	.word	0x3ff71547
 800ede0:	3ff00000 	.word	0x3ff00000
 800ede4:	3fd00000 	.word	0x3fd00000
 800ede8:	3fe00000 	.word	0x3fe00000
 800edec:	408fffff 	.word	0x408fffff
 800edf0:	4bd5      	ldr	r3, [pc, #852]	@ (800f148 <__ieee754_pow+0x778>)
 800edf2:	402b      	ands	r3, r5
 800edf4:	2200      	movs	r2, #0
 800edf6:	b92b      	cbnz	r3, 800ee04 <__ieee754_pow+0x434>
 800edf8:	4bd4      	ldr	r3, [pc, #848]	@ (800f14c <__ieee754_pow+0x77c>)
 800edfa:	f7f1 fc15 	bl	8000628 <__aeabi_dmul>
 800edfe:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800ee02:	468b      	mov	fp, r1
 800ee04:	ea4f 532b 	mov.w	r3, fp, asr #20
 800ee08:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ee0c:	4413      	add	r3, r2
 800ee0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee10:	4bcf      	ldr	r3, [pc, #828]	@ (800f150 <__ieee754_pow+0x780>)
 800ee12:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800ee16:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800ee1a:	459b      	cmp	fp, r3
 800ee1c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ee20:	dd08      	ble.n	800ee34 <__ieee754_pow+0x464>
 800ee22:	4bcc      	ldr	r3, [pc, #816]	@ (800f154 <__ieee754_pow+0x784>)
 800ee24:	459b      	cmp	fp, r3
 800ee26:	f340 81a5 	ble.w	800f174 <__ieee754_pow+0x7a4>
 800ee2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee2c:	3301      	adds	r3, #1
 800ee2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee30:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800ee34:	f04f 0a00 	mov.w	sl, #0
 800ee38:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ee3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ee3e:	4bc6      	ldr	r3, [pc, #792]	@ (800f158 <__ieee754_pow+0x788>)
 800ee40:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ee44:	ed93 7b00 	vldr	d7, [r3]
 800ee48:	4629      	mov	r1, r5
 800ee4a:	ec53 2b17 	vmov	r2, r3, d7
 800ee4e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ee52:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ee56:	f7f1 fa2f 	bl	80002b8 <__aeabi_dsub>
 800ee5a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ee5e:	4606      	mov	r6, r0
 800ee60:	460f      	mov	r7, r1
 800ee62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ee66:	f7f1 fa29 	bl	80002bc <__adddf3>
 800ee6a:	4602      	mov	r2, r0
 800ee6c:	460b      	mov	r3, r1
 800ee6e:	2000      	movs	r0, #0
 800ee70:	49ba      	ldr	r1, [pc, #744]	@ (800f15c <__ieee754_pow+0x78c>)
 800ee72:	f7f1 fd03 	bl	800087c <__aeabi_ddiv>
 800ee76:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800ee7a:	4602      	mov	r2, r0
 800ee7c:	460b      	mov	r3, r1
 800ee7e:	4630      	mov	r0, r6
 800ee80:	4639      	mov	r1, r7
 800ee82:	f7f1 fbd1 	bl	8000628 <__aeabi_dmul>
 800ee86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ee8a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800ee8e:	106d      	asrs	r5, r5, #1
 800ee90:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800ee94:	f04f 0b00 	mov.w	fp, #0
 800ee98:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800ee9c:	4661      	mov	r1, ip
 800ee9e:	2200      	movs	r2, #0
 800eea0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800eea4:	4658      	mov	r0, fp
 800eea6:	46e1      	mov	r9, ip
 800eea8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800eeac:	4614      	mov	r4, r2
 800eeae:	461d      	mov	r5, r3
 800eeb0:	f7f1 fbba 	bl	8000628 <__aeabi_dmul>
 800eeb4:	4602      	mov	r2, r0
 800eeb6:	460b      	mov	r3, r1
 800eeb8:	4630      	mov	r0, r6
 800eeba:	4639      	mov	r1, r7
 800eebc:	f7f1 f9fc 	bl	80002b8 <__aeabi_dsub>
 800eec0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eec4:	4606      	mov	r6, r0
 800eec6:	460f      	mov	r7, r1
 800eec8:	4620      	mov	r0, r4
 800eeca:	4629      	mov	r1, r5
 800eecc:	f7f1 f9f4 	bl	80002b8 <__aeabi_dsub>
 800eed0:	4602      	mov	r2, r0
 800eed2:	460b      	mov	r3, r1
 800eed4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800eed8:	f7f1 f9ee 	bl	80002b8 <__aeabi_dsub>
 800eedc:	465a      	mov	r2, fp
 800eede:	464b      	mov	r3, r9
 800eee0:	f7f1 fba2 	bl	8000628 <__aeabi_dmul>
 800eee4:	4602      	mov	r2, r0
 800eee6:	460b      	mov	r3, r1
 800eee8:	4630      	mov	r0, r6
 800eeea:	4639      	mov	r1, r7
 800eeec:	f7f1 f9e4 	bl	80002b8 <__aeabi_dsub>
 800eef0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800eef4:	f7f1 fb98 	bl	8000628 <__aeabi_dmul>
 800eef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eefc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ef00:	4610      	mov	r0, r2
 800ef02:	4619      	mov	r1, r3
 800ef04:	f7f1 fb90 	bl	8000628 <__aeabi_dmul>
 800ef08:	a37d      	add	r3, pc, #500	@ (adr r3, 800f100 <__ieee754_pow+0x730>)
 800ef0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef0e:	4604      	mov	r4, r0
 800ef10:	460d      	mov	r5, r1
 800ef12:	f7f1 fb89 	bl	8000628 <__aeabi_dmul>
 800ef16:	a37c      	add	r3, pc, #496	@ (adr r3, 800f108 <__ieee754_pow+0x738>)
 800ef18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1c:	f7f1 f9ce 	bl	80002bc <__adddf3>
 800ef20:	4622      	mov	r2, r4
 800ef22:	462b      	mov	r3, r5
 800ef24:	f7f1 fb80 	bl	8000628 <__aeabi_dmul>
 800ef28:	a379      	add	r3, pc, #484	@ (adr r3, 800f110 <__ieee754_pow+0x740>)
 800ef2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2e:	f7f1 f9c5 	bl	80002bc <__adddf3>
 800ef32:	4622      	mov	r2, r4
 800ef34:	462b      	mov	r3, r5
 800ef36:	f7f1 fb77 	bl	8000628 <__aeabi_dmul>
 800ef3a:	a377      	add	r3, pc, #476	@ (adr r3, 800f118 <__ieee754_pow+0x748>)
 800ef3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef40:	f7f1 f9bc 	bl	80002bc <__adddf3>
 800ef44:	4622      	mov	r2, r4
 800ef46:	462b      	mov	r3, r5
 800ef48:	f7f1 fb6e 	bl	8000628 <__aeabi_dmul>
 800ef4c:	a374      	add	r3, pc, #464	@ (adr r3, 800f120 <__ieee754_pow+0x750>)
 800ef4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef52:	f7f1 f9b3 	bl	80002bc <__adddf3>
 800ef56:	4622      	mov	r2, r4
 800ef58:	462b      	mov	r3, r5
 800ef5a:	f7f1 fb65 	bl	8000628 <__aeabi_dmul>
 800ef5e:	a372      	add	r3, pc, #456	@ (adr r3, 800f128 <__ieee754_pow+0x758>)
 800ef60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef64:	f7f1 f9aa 	bl	80002bc <__adddf3>
 800ef68:	4622      	mov	r2, r4
 800ef6a:	4606      	mov	r6, r0
 800ef6c:	460f      	mov	r7, r1
 800ef6e:	462b      	mov	r3, r5
 800ef70:	4620      	mov	r0, r4
 800ef72:	4629      	mov	r1, r5
 800ef74:	f7f1 fb58 	bl	8000628 <__aeabi_dmul>
 800ef78:	4602      	mov	r2, r0
 800ef7a:	460b      	mov	r3, r1
 800ef7c:	4630      	mov	r0, r6
 800ef7e:	4639      	mov	r1, r7
 800ef80:	f7f1 fb52 	bl	8000628 <__aeabi_dmul>
 800ef84:	465a      	mov	r2, fp
 800ef86:	4604      	mov	r4, r0
 800ef88:	460d      	mov	r5, r1
 800ef8a:	464b      	mov	r3, r9
 800ef8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef90:	f7f1 f994 	bl	80002bc <__adddf3>
 800ef94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ef98:	f7f1 fb46 	bl	8000628 <__aeabi_dmul>
 800ef9c:	4622      	mov	r2, r4
 800ef9e:	462b      	mov	r3, r5
 800efa0:	f7f1 f98c 	bl	80002bc <__adddf3>
 800efa4:	465a      	mov	r2, fp
 800efa6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800efaa:	464b      	mov	r3, r9
 800efac:	4658      	mov	r0, fp
 800efae:	4649      	mov	r1, r9
 800efb0:	f7f1 fb3a 	bl	8000628 <__aeabi_dmul>
 800efb4:	4b6a      	ldr	r3, [pc, #424]	@ (800f160 <__ieee754_pow+0x790>)
 800efb6:	2200      	movs	r2, #0
 800efb8:	4606      	mov	r6, r0
 800efba:	460f      	mov	r7, r1
 800efbc:	f7f1 f97e 	bl	80002bc <__adddf3>
 800efc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800efc4:	f7f1 f97a 	bl	80002bc <__adddf3>
 800efc8:	46d8      	mov	r8, fp
 800efca:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800efce:	460d      	mov	r5, r1
 800efd0:	465a      	mov	r2, fp
 800efd2:	460b      	mov	r3, r1
 800efd4:	4640      	mov	r0, r8
 800efd6:	4649      	mov	r1, r9
 800efd8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800efdc:	f7f1 fb24 	bl	8000628 <__aeabi_dmul>
 800efe0:	465c      	mov	r4, fp
 800efe2:	4680      	mov	r8, r0
 800efe4:	4689      	mov	r9, r1
 800efe6:	4b5e      	ldr	r3, [pc, #376]	@ (800f160 <__ieee754_pow+0x790>)
 800efe8:	2200      	movs	r2, #0
 800efea:	4620      	mov	r0, r4
 800efec:	4629      	mov	r1, r5
 800efee:	f7f1 f963 	bl	80002b8 <__aeabi_dsub>
 800eff2:	4632      	mov	r2, r6
 800eff4:	463b      	mov	r3, r7
 800eff6:	f7f1 f95f 	bl	80002b8 <__aeabi_dsub>
 800effa:	4602      	mov	r2, r0
 800effc:	460b      	mov	r3, r1
 800effe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f002:	f7f1 f959 	bl	80002b8 <__aeabi_dsub>
 800f006:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f00a:	f7f1 fb0d 	bl	8000628 <__aeabi_dmul>
 800f00e:	4622      	mov	r2, r4
 800f010:	4606      	mov	r6, r0
 800f012:	460f      	mov	r7, r1
 800f014:	462b      	mov	r3, r5
 800f016:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f01a:	f7f1 fb05 	bl	8000628 <__aeabi_dmul>
 800f01e:	4602      	mov	r2, r0
 800f020:	460b      	mov	r3, r1
 800f022:	4630      	mov	r0, r6
 800f024:	4639      	mov	r1, r7
 800f026:	f7f1 f949 	bl	80002bc <__adddf3>
 800f02a:	4606      	mov	r6, r0
 800f02c:	460f      	mov	r7, r1
 800f02e:	4602      	mov	r2, r0
 800f030:	460b      	mov	r3, r1
 800f032:	4640      	mov	r0, r8
 800f034:	4649      	mov	r1, r9
 800f036:	f7f1 f941 	bl	80002bc <__adddf3>
 800f03a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800f03e:	a33c      	add	r3, pc, #240	@ (adr r3, 800f130 <__ieee754_pow+0x760>)
 800f040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f044:	4658      	mov	r0, fp
 800f046:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800f04a:	460d      	mov	r5, r1
 800f04c:	f7f1 faec 	bl	8000628 <__aeabi_dmul>
 800f050:	465c      	mov	r4, fp
 800f052:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f056:	4642      	mov	r2, r8
 800f058:	464b      	mov	r3, r9
 800f05a:	4620      	mov	r0, r4
 800f05c:	4629      	mov	r1, r5
 800f05e:	f7f1 f92b 	bl	80002b8 <__aeabi_dsub>
 800f062:	4602      	mov	r2, r0
 800f064:	460b      	mov	r3, r1
 800f066:	4630      	mov	r0, r6
 800f068:	4639      	mov	r1, r7
 800f06a:	f7f1 f925 	bl	80002b8 <__aeabi_dsub>
 800f06e:	a332      	add	r3, pc, #200	@ (adr r3, 800f138 <__ieee754_pow+0x768>)
 800f070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f074:	f7f1 fad8 	bl	8000628 <__aeabi_dmul>
 800f078:	a331      	add	r3, pc, #196	@ (adr r3, 800f140 <__ieee754_pow+0x770>)
 800f07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f07e:	4606      	mov	r6, r0
 800f080:	460f      	mov	r7, r1
 800f082:	4620      	mov	r0, r4
 800f084:	4629      	mov	r1, r5
 800f086:	f7f1 facf 	bl	8000628 <__aeabi_dmul>
 800f08a:	4602      	mov	r2, r0
 800f08c:	460b      	mov	r3, r1
 800f08e:	4630      	mov	r0, r6
 800f090:	4639      	mov	r1, r7
 800f092:	f7f1 f913 	bl	80002bc <__adddf3>
 800f096:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f098:	4b32      	ldr	r3, [pc, #200]	@ (800f164 <__ieee754_pow+0x794>)
 800f09a:	4413      	add	r3, r2
 800f09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0a0:	f7f1 f90c 	bl	80002bc <__adddf3>
 800f0a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f0a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f0aa:	f7f1 fa53 	bl	8000554 <__aeabi_i2d>
 800f0ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f0b0:	4b2d      	ldr	r3, [pc, #180]	@ (800f168 <__ieee754_pow+0x798>)
 800f0b2:	4413      	add	r3, r2
 800f0b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f0b8:	4606      	mov	r6, r0
 800f0ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f0be:	460f      	mov	r7, r1
 800f0c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f0c4:	f7f1 f8fa 	bl	80002bc <__adddf3>
 800f0c8:	4642      	mov	r2, r8
 800f0ca:	464b      	mov	r3, r9
 800f0cc:	f7f1 f8f6 	bl	80002bc <__adddf3>
 800f0d0:	4632      	mov	r2, r6
 800f0d2:	463b      	mov	r3, r7
 800f0d4:	f7f1 f8f2 	bl	80002bc <__adddf3>
 800f0d8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800f0dc:	4632      	mov	r2, r6
 800f0de:	463b      	mov	r3, r7
 800f0e0:	4658      	mov	r0, fp
 800f0e2:	460d      	mov	r5, r1
 800f0e4:	f7f1 f8e8 	bl	80002b8 <__aeabi_dsub>
 800f0e8:	4642      	mov	r2, r8
 800f0ea:	464b      	mov	r3, r9
 800f0ec:	f7f1 f8e4 	bl	80002b8 <__aeabi_dsub>
 800f0f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f0f4:	f7f1 f8e0 	bl	80002b8 <__aeabi_dsub>
 800f0f8:	465c      	mov	r4, fp
 800f0fa:	4602      	mov	r2, r0
 800f0fc:	e036      	b.n	800f16c <__ieee754_pow+0x79c>
 800f0fe:	bf00      	nop
 800f100:	4a454eef 	.word	0x4a454eef
 800f104:	3fca7e28 	.word	0x3fca7e28
 800f108:	93c9db65 	.word	0x93c9db65
 800f10c:	3fcd864a 	.word	0x3fcd864a
 800f110:	a91d4101 	.word	0xa91d4101
 800f114:	3fd17460 	.word	0x3fd17460
 800f118:	518f264d 	.word	0x518f264d
 800f11c:	3fd55555 	.word	0x3fd55555
 800f120:	db6fabff 	.word	0xdb6fabff
 800f124:	3fdb6db6 	.word	0x3fdb6db6
 800f128:	33333303 	.word	0x33333303
 800f12c:	3fe33333 	.word	0x3fe33333
 800f130:	e0000000 	.word	0xe0000000
 800f134:	3feec709 	.word	0x3feec709
 800f138:	dc3a03fd 	.word	0xdc3a03fd
 800f13c:	3feec709 	.word	0x3feec709
 800f140:	145b01f5 	.word	0x145b01f5
 800f144:	be3e2fe0 	.word	0xbe3e2fe0
 800f148:	7ff00000 	.word	0x7ff00000
 800f14c:	43400000 	.word	0x43400000
 800f150:	0003988e 	.word	0x0003988e
 800f154:	000bb679 	.word	0x000bb679
 800f158:	0800fd38 	.word	0x0800fd38
 800f15c:	3ff00000 	.word	0x3ff00000
 800f160:	40080000 	.word	0x40080000
 800f164:	0800fd18 	.word	0x0800fd18
 800f168:	0800fd28 	.word	0x0800fd28
 800f16c:	460b      	mov	r3, r1
 800f16e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f172:	e5d7      	b.n	800ed24 <__ieee754_pow+0x354>
 800f174:	f04f 0a01 	mov.w	sl, #1
 800f178:	e65e      	b.n	800ee38 <__ieee754_pow+0x468>
 800f17a:	a3b4      	add	r3, pc, #720	@ (adr r3, 800f44c <__ieee754_pow+0xa7c>)
 800f17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f180:	4630      	mov	r0, r6
 800f182:	4639      	mov	r1, r7
 800f184:	f7f1 f89a 	bl	80002bc <__adddf3>
 800f188:	4642      	mov	r2, r8
 800f18a:	e9cd 0100 	strd	r0, r1, [sp]
 800f18e:	464b      	mov	r3, r9
 800f190:	4620      	mov	r0, r4
 800f192:	4629      	mov	r1, r5
 800f194:	f7f1 f890 	bl	80002b8 <__aeabi_dsub>
 800f198:	4602      	mov	r2, r0
 800f19a:	460b      	mov	r3, r1
 800f19c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f1a0:	f7f1 fcd2 	bl	8000b48 <__aeabi_dcmpgt>
 800f1a4:	2800      	cmp	r0, #0
 800f1a6:	f47f ae00 	bne.w	800edaa <__ieee754_pow+0x3da>
 800f1aa:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800f1ae:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800f1b2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800f1b6:	fa43 fa0a 	asr.w	sl, r3, sl
 800f1ba:	44da      	add	sl, fp
 800f1bc:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800f1c0:	489d      	ldr	r0, [pc, #628]	@ (800f438 <__ieee754_pow+0xa68>)
 800f1c2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800f1c6:	4108      	asrs	r0, r1
 800f1c8:	ea00 030a 	and.w	r3, r0, sl
 800f1cc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800f1d0:	f1c1 0114 	rsb	r1, r1, #20
 800f1d4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800f1d8:	fa4a fa01 	asr.w	sl, sl, r1
 800f1dc:	f1bb 0f00 	cmp.w	fp, #0
 800f1e0:	4640      	mov	r0, r8
 800f1e2:	4649      	mov	r1, r9
 800f1e4:	f04f 0200 	mov.w	r2, #0
 800f1e8:	bfb8      	it	lt
 800f1ea:	f1ca 0a00 	rsblt	sl, sl, #0
 800f1ee:	f7f1 f863 	bl	80002b8 <__aeabi_dsub>
 800f1f2:	4680      	mov	r8, r0
 800f1f4:	4689      	mov	r9, r1
 800f1f6:	4632      	mov	r2, r6
 800f1f8:	463b      	mov	r3, r7
 800f1fa:	4640      	mov	r0, r8
 800f1fc:	4649      	mov	r1, r9
 800f1fe:	f7f1 f85d 	bl	80002bc <__adddf3>
 800f202:	2400      	movs	r4, #0
 800f204:	a37c      	add	r3, pc, #496	@ (adr r3, 800f3f8 <__ieee754_pow+0xa28>)
 800f206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f20a:	4620      	mov	r0, r4
 800f20c:	460d      	mov	r5, r1
 800f20e:	f7f1 fa0b 	bl	8000628 <__aeabi_dmul>
 800f212:	4642      	mov	r2, r8
 800f214:	e9cd 0100 	strd	r0, r1, [sp]
 800f218:	464b      	mov	r3, r9
 800f21a:	4620      	mov	r0, r4
 800f21c:	4629      	mov	r1, r5
 800f21e:	f7f1 f84b 	bl	80002b8 <__aeabi_dsub>
 800f222:	4602      	mov	r2, r0
 800f224:	460b      	mov	r3, r1
 800f226:	4630      	mov	r0, r6
 800f228:	4639      	mov	r1, r7
 800f22a:	f7f1 f845 	bl	80002b8 <__aeabi_dsub>
 800f22e:	a374      	add	r3, pc, #464	@ (adr r3, 800f400 <__ieee754_pow+0xa30>)
 800f230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f234:	f7f1 f9f8 	bl	8000628 <__aeabi_dmul>
 800f238:	a373      	add	r3, pc, #460	@ (adr r3, 800f408 <__ieee754_pow+0xa38>)
 800f23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f23e:	4680      	mov	r8, r0
 800f240:	4689      	mov	r9, r1
 800f242:	4620      	mov	r0, r4
 800f244:	4629      	mov	r1, r5
 800f246:	f7f1 f9ef 	bl	8000628 <__aeabi_dmul>
 800f24a:	4602      	mov	r2, r0
 800f24c:	460b      	mov	r3, r1
 800f24e:	4640      	mov	r0, r8
 800f250:	4649      	mov	r1, r9
 800f252:	f7f1 f833 	bl	80002bc <__adddf3>
 800f256:	4604      	mov	r4, r0
 800f258:	460d      	mov	r5, r1
 800f25a:	4602      	mov	r2, r0
 800f25c:	460b      	mov	r3, r1
 800f25e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f262:	f7f1 f82b 	bl	80002bc <__adddf3>
 800f266:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f26a:	4680      	mov	r8, r0
 800f26c:	4689      	mov	r9, r1
 800f26e:	f7f1 f823 	bl	80002b8 <__aeabi_dsub>
 800f272:	4602      	mov	r2, r0
 800f274:	460b      	mov	r3, r1
 800f276:	4620      	mov	r0, r4
 800f278:	4629      	mov	r1, r5
 800f27a:	f7f1 f81d 	bl	80002b8 <__aeabi_dsub>
 800f27e:	4642      	mov	r2, r8
 800f280:	4606      	mov	r6, r0
 800f282:	460f      	mov	r7, r1
 800f284:	464b      	mov	r3, r9
 800f286:	4640      	mov	r0, r8
 800f288:	4649      	mov	r1, r9
 800f28a:	f7f1 f9cd 	bl	8000628 <__aeabi_dmul>
 800f28e:	a360      	add	r3, pc, #384	@ (adr r3, 800f410 <__ieee754_pow+0xa40>)
 800f290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f294:	4604      	mov	r4, r0
 800f296:	460d      	mov	r5, r1
 800f298:	f7f1 f9c6 	bl	8000628 <__aeabi_dmul>
 800f29c:	a35e      	add	r3, pc, #376	@ (adr r3, 800f418 <__ieee754_pow+0xa48>)
 800f29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2a2:	f7f1 f809 	bl	80002b8 <__aeabi_dsub>
 800f2a6:	4622      	mov	r2, r4
 800f2a8:	462b      	mov	r3, r5
 800f2aa:	f7f1 f9bd 	bl	8000628 <__aeabi_dmul>
 800f2ae:	a35c      	add	r3, pc, #368	@ (adr r3, 800f420 <__ieee754_pow+0xa50>)
 800f2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2b4:	f7f1 f802 	bl	80002bc <__adddf3>
 800f2b8:	4622      	mov	r2, r4
 800f2ba:	462b      	mov	r3, r5
 800f2bc:	f7f1 f9b4 	bl	8000628 <__aeabi_dmul>
 800f2c0:	a359      	add	r3, pc, #356	@ (adr r3, 800f428 <__ieee754_pow+0xa58>)
 800f2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2c6:	f7f0 fff7 	bl	80002b8 <__aeabi_dsub>
 800f2ca:	4622      	mov	r2, r4
 800f2cc:	462b      	mov	r3, r5
 800f2ce:	f7f1 f9ab 	bl	8000628 <__aeabi_dmul>
 800f2d2:	a357      	add	r3, pc, #348	@ (adr r3, 800f430 <__ieee754_pow+0xa60>)
 800f2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d8:	f7f0 fff0 	bl	80002bc <__adddf3>
 800f2dc:	4622      	mov	r2, r4
 800f2de:	462b      	mov	r3, r5
 800f2e0:	f7f1 f9a2 	bl	8000628 <__aeabi_dmul>
 800f2e4:	4602      	mov	r2, r0
 800f2e6:	460b      	mov	r3, r1
 800f2e8:	4640      	mov	r0, r8
 800f2ea:	4649      	mov	r1, r9
 800f2ec:	f7f0 ffe4 	bl	80002b8 <__aeabi_dsub>
 800f2f0:	4604      	mov	r4, r0
 800f2f2:	460d      	mov	r5, r1
 800f2f4:	4602      	mov	r2, r0
 800f2f6:	460b      	mov	r3, r1
 800f2f8:	4640      	mov	r0, r8
 800f2fa:	4649      	mov	r1, r9
 800f2fc:	f7f1 f994 	bl	8000628 <__aeabi_dmul>
 800f300:	2200      	movs	r2, #0
 800f302:	e9cd 0100 	strd	r0, r1, [sp]
 800f306:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f30a:	4620      	mov	r0, r4
 800f30c:	4629      	mov	r1, r5
 800f30e:	f7f0 ffd3 	bl	80002b8 <__aeabi_dsub>
 800f312:	4602      	mov	r2, r0
 800f314:	460b      	mov	r3, r1
 800f316:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f31a:	f7f1 faaf 	bl	800087c <__aeabi_ddiv>
 800f31e:	4632      	mov	r2, r6
 800f320:	4604      	mov	r4, r0
 800f322:	460d      	mov	r5, r1
 800f324:	463b      	mov	r3, r7
 800f326:	4640      	mov	r0, r8
 800f328:	4649      	mov	r1, r9
 800f32a:	f7f1 f97d 	bl	8000628 <__aeabi_dmul>
 800f32e:	4632      	mov	r2, r6
 800f330:	463b      	mov	r3, r7
 800f332:	f7f0 ffc3 	bl	80002bc <__adddf3>
 800f336:	4602      	mov	r2, r0
 800f338:	460b      	mov	r3, r1
 800f33a:	4620      	mov	r0, r4
 800f33c:	4629      	mov	r1, r5
 800f33e:	f7f0 ffbb 	bl	80002b8 <__aeabi_dsub>
 800f342:	4642      	mov	r2, r8
 800f344:	464b      	mov	r3, r9
 800f346:	f7f0 ffb7 	bl	80002b8 <__aeabi_dsub>
 800f34a:	460b      	mov	r3, r1
 800f34c:	4602      	mov	r2, r0
 800f34e:	493b      	ldr	r1, [pc, #236]	@ (800f43c <__ieee754_pow+0xa6c>)
 800f350:	2000      	movs	r0, #0
 800f352:	f7f0 ffb1 	bl	80002b8 <__aeabi_dsub>
 800f356:	ec41 0b10 	vmov	d0, r0, r1
 800f35a:	ee10 3a90 	vmov	r3, s1
 800f35e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f366:	da30      	bge.n	800f3ca <__ieee754_pow+0x9fa>
 800f368:	4650      	mov	r0, sl
 800f36a:	f000 f9f9 	bl	800f760 <scalbn>
 800f36e:	ec51 0b10 	vmov	r0, r1, d0
 800f372:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f376:	f7ff bbd2 	b.w	800eb1e <__ieee754_pow+0x14e>
 800f37a:	4c31      	ldr	r4, [pc, #196]	@ (800f440 <__ieee754_pow+0xa70>)
 800f37c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f380:	42a3      	cmp	r3, r4
 800f382:	d91a      	bls.n	800f3ba <__ieee754_pow+0x9ea>
 800f384:	4b2f      	ldr	r3, [pc, #188]	@ (800f444 <__ieee754_pow+0xa74>)
 800f386:	440b      	add	r3, r1
 800f388:	4303      	orrs	r3, r0
 800f38a:	d009      	beq.n	800f3a0 <__ieee754_pow+0x9d0>
 800f38c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f390:	2200      	movs	r2, #0
 800f392:	2300      	movs	r3, #0
 800f394:	f7f1 fbba 	bl	8000b0c <__aeabi_dcmplt>
 800f398:	3800      	subs	r0, #0
 800f39a:	bf18      	it	ne
 800f39c:	2001      	movne	r0, #1
 800f39e:	e42b      	b.n	800ebf8 <__ieee754_pow+0x228>
 800f3a0:	4642      	mov	r2, r8
 800f3a2:	464b      	mov	r3, r9
 800f3a4:	f7f0 ff88 	bl	80002b8 <__aeabi_dsub>
 800f3a8:	4632      	mov	r2, r6
 800f3aa:	463b      	mov	r3, r7
 800f3ac:	f7f1 fbc2 	bl	8000b34 <__aeabi_dcmpge>
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	d1eb      	bne.n	800f38c <__ieee754_pow+0x9bc>
 800f3b4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800f454 <__ieee754_pow+0xa84>
 800f3b8:	e6f7      	b.n	800f1aa <__ieee754_pow+0x7da>
 800f3ba:	469a      	mov	sl, r3
 800f3bc:	4b22      	ldr	r3, [pc, #136]	@ (800f448 <__ieee754_pow+0xa78>)
 800f3be:	459a      	cmp	sl, r3
 800f3c0:	f63f aef3 	bhi.w	800f1aa <__ieee754_pow+0x7da>
 800f3c4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f3c8:	e715      	b.n	800f1f6 <__ieee754_pow+0x826>
 800f3ca:	ec51 0b10 	vmov	r0, r1, d0
 800f3ce:	4619      	mov	r1, r3
 800f3d0:	e7cf      	b.n	800f372 <__ieee754_pow+0x9a2>
 800f3d2:	491a      	ldr	r1, [pc, #104]	@ (800f43c <__ieee754_pow+0xa6c>)
 800f3d4:	2000      	movs	r0, #0
 800f3d6:	f7ff bb18 	b.w	800ea0a <__ieee754_pow+0x3a>
 800f3da:	2000      	movs	r0, #0
 800f3dc:	2100      	movs	r1, #0
 800f3de:	f7ff bb14 	b.w	800ea0a <__ieee754_pow+0x3a>
 800f3e2:	4630      	mov	r0, r6
 800f3e4:	4639      	mov	r1, r7
 800f3e6:	f7ff bb10 	b.w	800ea0a <__ieee754_pow+0x3a>
 800f3ea:	460c      	mov	r4, r1
 800f3ec:	f7ff bb5e 	b.w	800eaac <__ieee754_pow+0xdc>
 800f3f0:	2400      	movs	r4, #0
 800f3f2:	f7ff bb49 	b.w	800ea88 <__ieee754_pow+0xb8>
 800f3f6:	bf00      	nop
 800f3f8:	00000000 	.word	0x00000000
 800f3fc:	3fe62e43 	.word	0x3fe62e43
 800f400:	fefa39ef 	.word	0xfefa39ef
 800f404:	3fe62e42 	.word	0x3fe62e42
 800f408:	0ca86c39 	.word	0x0ca86c39
 800f40c:	be205c61 	.word	0xbe205c61
 800f410:	72bea4d0 	.word	0x72bea4d0
 800f414:	3e663769 	.word	0x3e663769
 800f418:	c5d26bf1 	.word	0xc5d26bf1
 800f41c:	3ebbbd41 	.word	0x3ebbbd41
 800f420:	af25de2c 	.word	0xaf25de2c
 800f424:	3f11566a 	.word	0x3f11566a
 800f428:	16bebd93 	.word	0x16bebd93
 800f42c:	3f66c16c 	.word	0x3f66c16c
 800f430:	5555553e 	.word	0x5555553e
 800f434:	3fc55555 	.word	0x3fc55555
 800f438:	fff00000 	.word	0xfff00000
 800f43c:	3ff00000 	.word	0x3ff00000
 800f440:	4090cbff 	.word	0x4090cbff
 800f444:	3f6f3400 	.word	0x3f6f3400
 800f448:	3fe00000 	.word	0x3fe00000
 800f44c:	652b82fe 	.word	0x652b82fe
 800f450:	3c971547 	.word	0x3c971547
 800f454:	4090cc00 	.word	0x4090cc00

0800f458 <fabs>:
 800f458:	ec51 0b10 	vmov	r0, r1, d0
 800f45c:	4602      	mov	r2, r0
 800f45e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f462:	ec43 2b10 	vmov	d0, r2, r3
 800f466:	4770      	bx	lr

0800f468 <__ieee754_atan2f>:
 800f468:	ee10 2a90 	vmov	r2, s1
 800f46c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800f470:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f474:	b510      	push	{r4, lr}
 800f476:	eef0 7a40 	vmov.f32	s15, s0
 800f47a:	d806      	bhi.n	800f48a <__ieee754_atan2f+0x22>
 800f47c:	ee10 0a10 	vmov	r0, s0
 800f480:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800f484:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f488:	d904      	bls.n	800f494 <__ieee754_atan2f+0x2c>
 800f48a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800f48e:	eeb0 0a67 	vmov.f32	s0, s15
 800f492:	bd10      	pop	{r4, pc}
 800f494:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800f498:	d103      	bne.n	800f4a2 <__ieee754_atan2f+0x3a>
 800f49a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f49e:	f000 b883 	b.w	800f5a8 <atanf>
 800f4a2:	1794      	asrs	r4, r2, #30
 800f4a4:	f004 0402 	and.w	r4, r4, #2
 800f4a8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800f4ac:	b943      	cbnz	r3, 800f4c0 <__ieee754_atan2f+0x58>
 800f4ae:	2c02      	cmp	r4, #2
 800f4b0:	d05e      	beq.n	800f570 <__ieee754_atan2f+0x108>
 800f4b2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800f584 <__ieee754_atan2f+0x11c>
 800f4b6:	2c03      	cmp	r4, #3
 800f4b8:	bf08      	it	eq
 800f4ba:	eef0 7a47 	vmoveq.f32	s15, s14
 800f4be:	e7e6      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f4c0:	b941      	cbnz	r1, 800f4d4 <__ieee754_atan2f+0x6c>
 800f4c2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800f588 <__ieee754_atan2f+0x120>
 800f4c6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800f58c <__ieee754_atan2f+0x124>
 800f4ca:	2800      	cmp	r0, #0
 800f4cc:	bfb8      	it	lt
 800f4ce:	eef0 7a47 	vmovlt.f32	s15, s14
 800f4d2:	e7dc      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f4d4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f4d8:	d110      	bne.n	800f4fc <__ieee754_atan2f+0x94>
 800f4da:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f4de:	f104 34ff 	add.w	r4, r4, #4294967295
 800f4e2:	d107      	bne.n	800f4f4 <__ieee754_atan2f+0x8c>
 800f4e4:	2c02      	cmp	r4, #2
 800f4e6:	d846      	bhi.n	800f576 <__ieee754_atan2f+0x10e>
 800f4e8:	4b29      	ldr	r3, [pc, #164]	@ (800f590 <__ieee754_atan2f+0x128>)
 800f4ea:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f4ee:	edd3 7a00 	vldr	s15, [r3]
 800f4f2:	e7cc      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f4f4:	2c02      	cmp	r4, #2
 800f4f6:	d841      	bhi.n	800f57c <__ieee754_atan2f+0x114>
 800f4f8:	4b26      	ldr	r3, [pc, #152]	@ (800f594 <__ieee754_atan2f+0x12c>)
 800f4fa:	e7f6      	b.n	800f4ea <__ieee754_atan2f+0x82>
 800f4fc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f500:	d0df      	beq.n	800f4c2 <__ieee754_atan2f+0x5a>
 800f502:	1a5b      	subs	r3, r3, r1
 800f504:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800f508:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800f50c:	da1a      	bge.n	800f544 <__ieee754_atan2f+0xdc>
 800f50e:	2a00      	cmp	r2, #0
 800f510:	da01      	bge.n	800f516 <__ieee754_atan2f+0xae>
 800f512:	313c      	adds	r1, #60	@ 0x3c
 800f514:	db19      	blt.n	800f54a <__ieee754_atan2f+0xe2>
 800f516:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800f51a:	f000 f919 	bl	800f750 <fabsf>
 800f51e:	f000 f843 	bl	800f5a8 <atanf>
 800f522:	eef0 7a40 	vmov.f32	s15, s0
 800f526:	2c01      	cmp	r4, #1
 800f528:	d012      	beq.n	800f550 <__ieee754_atan2f+0xe8>
 800f52a:	2c02      	cmp	r4, #2
 800f52c:	d017      	beq.n	800f55e <__ieee754_atan2f+0xf6>
 800f52e:	2c00      	cmp	r4, #0
 800f530:	d0ad      	beq.n	800f48e <__ieee754_atan2f+0x26>
 800f532:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800f598 <__ieee754_atan2f+0x130>
 800f536:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f53a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800f59c <__ieee754_atan2f+0x134>
 800f53e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f542:	e7a4      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f544:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800f588 <__ieee754_atan2f+0x120>
 800f548:	e7ed      	b.n	800f526 <__ieee754_atan2f+0xbe>
 800f54a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800f5a0 <__ieee754_atan2f+0x138>
 800f54e:	e7ea      	b.n	800f526 <__ieee754_atan2f+0xbe>
 800f550:	ee17 3a90 	vmov	r3, s15
 800f554:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800f558:	ee07 3a90 	vmov	s15, r3
 800f55c:	e797      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f55e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800f598 <__ieee754_atan2f+0x130>
 800f562:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f566:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800f59c <__ieee754_atan2f+0x134>
 800f56a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f56e:	e78e      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f570:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800f59c <__ieee754_atan2f+0x134>
 800f574:	e78b      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f576:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800f5a4 <__ieee754_atan2f+0x13c>
 800f57a:	e788      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f57c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800f5a0 <__ieee754_atan2f+0x138>
 800f580:	e785      	b.n	800f48e <__ieee754_atan2f+0x26>
 800f582:	bf00      	nop
 800f584:	c0490fdb 	.word	0xc0490fdb
 800f588:	3fc90fdb 	.word	0x3fc90fdb
 800f58c:	bfc90fdb 	.word	0xbfc90fdb
 800f590:	0800fd54 	.word	0x0800fd54
 800f594:	0800fd48 	.word	0x0800fd48
 800f598:	33bbbd2e 	.word	0x33bbbd2e
 800f59c:	40490fdb 	.word	0x40490fdb
 800f5a0:	00000000 	.word	0x00000000
 800f5a4:	3f490fdb 	.word	0x3f490fdb

0800f5a8 <atanf>:
 800f5a8:	b538      	push	{r3, r4, r5, lr}
 800f5aa:	ee10 5a10 	vmov	r5, s0
 800f5ae:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800f5b2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800f5b6:	eef0 7a40 	vmov.f32	s15, s0
 800f5ba:	d310      	bcc.n	800f5de <atanf+0x36>
 800f5bc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800f5c0:	d904      	bls.n	800f5cc <atanf+0x24>
 800f5c2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800f5c6:	eeb0 0a67 	vmov.f32	s0, s15
 800f5ca:	bd38      	pop	{r3, r4, r5, pc}
 800f5cc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800f704 <atanf+0x15c>
 800f5d0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800f708 <atanf+0x160>
 800f5d4:	2d00      	cmp	r5, #0
 800f5d6:	bfc8      	it	gt
 800f5d8:	eef0 7a47 	vmovgt.f32	s15, s14
 800f5dc:	e7f3      	b.n	800f5c6 <atanf+0x1e>
 800f5de:	4b4b      	ldr	r3, [pc, #300]	@ (800f70c <atanf+0x164>)
 800f5e0:	429c      	cmp	r4, r3
 800f5e2:	d810      	bhi.n	800f606 <atanf+0x5e>
 800f5e4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800f5e8:	d20a      	bcs.n	800f600 <atanf+0x58>
 800f5ea:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800f710 <atanf+0x168>
 800f5ee:	ee30 7a07 	vadd.f32	s14, s0, s14
 800f5f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5f6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800f5fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5fe:	dce2      	bgt.n	800f5c6 <atanf+0x1e>
 800f600:	f04f 33ff 	mov.w	r3, #4294967295
 800f604:	e013      	b.n	800f62e <atanf+0x86>
 800f606:	f000 f8a3 	bl	800f750 <fabsf>
 800f60a:	4b42      	ldr	r3, [pc, #264]	@ (800f714 <atanf+0x16c>)
 800f60c:	429c      	cmp	r4, r3
 800f60e:	d84f      	bhi.n	800f6b0 <atanf+0x108>
 800f610:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800f614:	429c      	cmp	r4, r3
 800f616:	d841      	bhi.n	800f69c <atanf+0xf4>
 800f618:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800f61c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800f620:	eea0 7a27 	vfma.f32	s14, s0, s15
 800f624:	2300      	movs	r3, #0
 800f626:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f62a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f62e:	1c5a      	adds	r2, r3, #1
 800f630:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800f634:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800f718 <atanf+0x170>
 800f638:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800f71c <atanf+0x174>
 800f63c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800f720 <atanf+0x178>
 800f640:	ee66 6a06 	vmul.f32	s13, s12, s12
 800f644:	eee6 5a87 	vfma.f32	s11, s13, s14
 800f648:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800f724 <atanf+0x17c>
 800f64c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800f650:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800f728 <atanf+0x180>
 800f654:	eee7 5a26 	vfma.f32	s11, s14, s13
 800f658:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800f72c <atanf+0x184>
 800f65c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800f660:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800f730 <atanf+0x188>
 800f664:	eee7 5a26 	vfma.f32	s11, s14, s13
 800f668:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800f734 <atanf+0x18c>
 800f66c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800f670:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800f738 <atanf+0x190>
 800f674:	eea5 7a26 	vfma.f32	s14, s10, s13
 800f678:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800f73c <atanf+0x194>
 800f67c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800f680:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800f740 <atanf+0x198>
 800f684:	eea5 7a26 	vfma.f32	s14, s10, s13
 800f688:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f68c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800f690:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f694:	d121      	bne.n	800f6da <atanf+0x132>
 800f696:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f69a:	e794      	b.n	800f5c6 <atanf+0x1e>
 800f69c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f6a0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800f6a4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f6a8:	2301      	movs	r3, #1
 800f6aa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f6ae:	e7be      	b.n	800f62e <atanf+0x86>
 800f6b0:	4b24      	ldr	r3, [pc, #144]	@ (800f744 <atanf+0x19c>)
 800f6b2:	429c      	cmp	r4, r3
 800f6b4:	d80b      	bhi.n	800f6ce <atanf+0x126>
 800f6b6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800f6ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f6be:	eea0 7a27 	vfma.f32	s14, s0, s15
 800f6c2:	2302      	movs	r3, #2
 800f6c4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800f6c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f6cc:	e7af      	b.n	800f62e <atanf+0x86>
 800f6ce:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800f6d2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f6d6:	2303      	movs	r3, #3
 800f6d8:	e7a9      	b.n	800f62e <atanf+0x86>
 800f6da:	4a1b      	ldr	r2, [pc, #108]	@ (800f748 <atanf+0x1a0>)
 800f6dc:	491b      	ldr	r1, [pc, #108]	@ (800f74c <atanf+0x1a4>)
 800f6de:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f6e2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f6e6:	edd3 6a00 	vldr	s13, [r3]
 800f6ea:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f6ee:	2d00      	cmp	r5, #0
 800f6f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f6f4:	edd2 7a00 	vldr	s15, [r2]
 800f6f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f6fc:	bfb8      	it	lt
 800f6fe:	eef1 7a67 	vneglt.f32	s15, s15
 800f702:	e760      	b.n	800f5c6 <atanf+0x1e>
 800f704:	bfc90fdb 	.word	0xbfc90fdb
 800f708:	3fc90fdb 	.word	0x3fc90fdb
 800f70c:	3edfffff 	.word	0x3edfffff
 800f710:	7149f2ca 	.word	0x7149f2ca
 800f714:	3f97ffff 	.word	0x3f97ffff
 800f718:	3c8569d7 	.word	0x3c8569d7
 800f71c:	3d4bda59 	.word	0x3d4bda59
 800f720:	bd6ef16b 	.word	0xbd6ef16b
 800f724:	3d886b35 	.word	0x3d886b35
 800f728:	3dba2e6e 	.word	0x3dba2e6e
 800f72c:	3e124925 	.word	0x3e124925
 800f730:	3eaaaaab 	.word	0x3eaaaaab
 800f734:	bd15a221 	.word	0xbd15a221
 800f738:	bd9d8795 	.word	0xbd9d8795
 800f73c:	bde38e38 	.word	0xbde38e38
 800f740:	be4ccccd 	.word	0xbe4ccccd
 800f744:	401bffff 	.word	0x401bffff
 800f748:	0800fd70 	.word	0x0800fd70
 800f74c:	0800fd60 	.word	0x0800fd60

0800f750 <fabsf>:
 800f750:	ee10 3a10 	vmov	r3, s0
 800f754:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f758:	ee00 3a10 	vmov	s0, r3
 800f75c:	4770      	bx	lr
	...

0800f760 <scalbn>:
 800f760:	b570      	push	{r4, r5, r6, lr}
 800f762:	ec55 4b10 	vmov	r4, r5, d0
 800f766:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f76a:	4606      	mov	r6, r0
 800f76c:	462b      	mov	r3, r5
 800f76e:	b991      	cbnz	r1, 800f796 <scalbn+0x36>
 800f770:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f774:	4323      	orrs	r3, r4
 800f776:	d03d      	beq.n	800f7f4 <scalbn+0x94>
 800f778:	4b35      	ldr	r3, [pc, #212]	@ (800f850 <scalbn+0xf0>)
 800f77a:	4620      	mov	r0, r4
 800f77c:	4629      	mov	r1, r5
 800f77e:	2200      	movs	r2, #0
 800f780:	f7f0 ff52 	bl	8000628 <__aeabi_dmul>
 800f784:	4b33      	ldr	r3, [pc, #204]	@ (800f854 <scalbn+0xf4>)
 800f786:	429e      	cmp	r6, r3
 800f788:	4604      	mov	r4, r0
 800f78a:	460d      	mov	r5, r1
 800f78c:	da0f      	bge.n	800f7ae <scalbn+0x4e>
 800f78e:	a328      	add	r3, pc, #160	@ (adr r3, 800f830 <scalbn+0xd0>)
 800f790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f794:	e01e      	b.n	800f7d4 <scalbn+0x74>
 800f796:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800f79a:	4291      	cmp	r1, r2
 800f79c:	d10b      	bne.n	800f7b6 <scalbn+0x56>
 800f79e:	4622      	mov	r2, r4
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	4629      	mov	r1, r5
 800f7a4:	f7f0 fd8a 	bl	80002bc <__adddf3>
 800f7a8:	4604      	mov	r4, r0
 800f7aa:	460d      	mov	r5, r1
 800f7ac:	e022      	b.n	800f7f4 <scalbn+0x94>
 800f7ae:	460b      	mov	r3, r1
 800f7b0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f7b4:	3936      	subs	r1, #54	@ 0x36
 800f7b6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800f7ba:	4296      	cmp	r6, r2
 800f7bc:	dd0d      	ble.n	800f7da <scalbn+0x7a>
 800f7be:	2d00      	cmp	r5, #0
 800f7c0:	a11d      	add	r1, pc, #116	@ (adr r1, 800f838 <scalbn+0xd8>)
 800f7c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7c6:	da02      	bge.n	800f7ce <scalbn+0x6e>
 800f7c8:	a11d      	add	r1, pc, #116	@ (adr r1, 800f840 <scalbn+0xe0>)
 800f7ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7ce:	a31a      	add	r3, pc, #104	@ (adr r3, 800f838 <scalbn+0xd8>)
 800f7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d4:	f7f0 ff28 	bl	8000628 <__aeabi_dmul>
 800f7d8:	e7e6      	b.n	800f7a8 <scalbn+0x48>
 800f7da:	1872      	adds	r2, r6, r1
 800f7dc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f7e0:	428a      	cmp	r2, r1
 800f7e2:	dcec      	bgt.n	800f7be <scalbn+0x5e>
 800f7e4:	2a00      	cmp	r2, #0
 800f7e6:	dd08      	ble.n	800f7fa <scalbn+0x9a>
 800f7e8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f7ec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f7f0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f7f4:	ec45 4b10 	vmov	d0, r4, r5
 800f7f8:	bd70      	pop	{r4, r5, r6, pc}
 800f7fa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f7fe:	da08      	bge.n	800f812 <scalbn+0xb2>
 800f800:	2d00      	cmp	r5, #0
 800f802:	a10b      	add	r1, pc, #44	@ (adr r1, 800f830 <scalbn+0xd0>)
 800f804:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f808:	dac1      	bge.n	800f78e <scalbn+0x2e>
 800f80a:	a10f      	add	r1, pc, #60	@ (adr r1, 800f848 <scalbn+0xe8>)
 800f80c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f810:	e7bd      	b.n	800f78e <scalbn+0x2e>
 800f812:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f816:	3236      	adds	r2, #54	@ 0x36
 800f818:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f81c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f820:	4620      	mov	r0, r4
 800f822:	4b0d      	ldr	r3, [pc, #52]	@ (800f858 <scalbn+0xf8>)
 800f824:	4629      	mov	r1, r5
 800f826:	2200      	movs	r2, #0
 800f828:	e7d4      	b.n	800f7d4 <scalbn+0x74>
 800f82a:	bf00      	nop
 800f82c:	f3af 8000 	nop.w
 800f830:	c2f8f359 	.word	0xc2f8f359
 800f834:	01a56e1f 	.word	0x01a56e1f
 800f838:	8800759c 	.word	0x8800759c
 800f83c:	7e37e43c 	.word	0x7e37e43c
 800f840:	8800759c 	.word	0x8800759c
 800f844:	fe37e43c 	.word	0xfe37e43c
 800f848:	c2f8f359 	.word	0xc2f8f359
 800f84c:	81a56e1f 	.word	0x81a56e1f
 800f850:	43500000 	.word	0x43500000
 800f854:	ffff3cb0 	.word	0xffff3cb0
 800f858:	3c900000 	.word	0x3c900000

0800f85c <with_errno>:
 800f85c:	b510      	push	{r4, lr}
 800f85e:	ed2d 8b02 	vpush	{d8}
 800f862:	eeb0 8a40 	vmov.f32	s16, s0
 800f866:	eef0 8a60 	vmov.f32	s17, s1
 800f86a:	4604      	mov	r4, r0
 800f86c:	f7fd f976 	bl	800cb5c <__errno>
 800f870:	eeb0 0a48 	vmov.f32	s0, s16
 800f874:	eef0 0a68 	vmov.f32	s1, s17
 800f878:	ecbd 8b02 	vpop	{d8}
 800f87c:	6004      	str	r4, [r0, #0]
 800f87e:	bd10      	pop	{r4, pc}

0800f880 <xflow>:
 800f880:	4603      	mov	r3, r0
 800f882:	b507      	push	{r0, r1, r2, lr}
 800f884:	ec51 0b10 	vmov	r0, r1, d0
 800f888:	b183      	cbz	r3, 800f8ac <xflow+0x2c>
 800f88a:	4602      	mov	r2, r0
 800f88c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f890:	e9cd 2300 	strd	r2, r3, [sp]
 800f894:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f898:	f7f0 fec6 	bl	8000628 <__aeabi_dmul>
 800f89c:	ec41 0b10 	vmov	d0, r0, r1
 800f8a0:	2022      	movs	r0, #34	@ 0x22
 800f8a2:	b003      	add	sp, #12
 800f8a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f8a8:	f7ff bfd8 	b.w	800f85c <with_errno>
 800f8ac:	4602      	mov	r2, r0
 800f8ae:	460b      	mov	r3, r1
 800f8b0:	e7ee      	b.n	800f890 <xflow+0x10>
 800f8b2:	0000      	movs	r0, r0
 800f8b4:	0000      	movs	r0, r0
	...

0800f8b8 <__math_uflow>:
 800f8b8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f8c0 <__math_uflow+0x8>
 800f8bc:	f7ff bfe0 	b.w	800f880 <xflow>
 800f8c0:	00000000 	.word	0x00000000
 800f8c4:	10000000 	.word	0x10000000

0800f8c8 <__math_oflow>:
 800f8c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f8d0 <__math_oflow+0x8>
 800f8cc:	f7ff bfd8 	b.w	800f880 <xflow>
 800f8d0:	00000000 	.word	0x00000000
 800f8d4:	70000000 	.word	0x70000000

0800f8d8 <_init>:
 800f8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8da:	bf00      	nop
 800f8dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8de:	bc08      	pop	{r3}
 800f8e0:	469e      	mov	lr, r3
 800f8e2:	4770      	bx	lr

0800f8e4 <_fini>:
 800f8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8e6:	bf00      	nop
 800f8e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8ea:	bc08      	pop	{r3}
 800f8ec:	469e      	mov	lr, r3
 800f8ee:	4770      	bx	lr
