{
  "design": {
    "design_info": {
      "boundary_crc": "0xF084986A3D41EE37",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../MEMS_sound_matrix_combiner.gen/sources_1/bd/Sound_matrix_BD",
      "name": "Sound_matrix_BD",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "PDM_decoder_0": "",
      "PDM_decoder_1": "",
      "PDM_decoder_2": "",
      "PDM_decoder_3": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {}
      },
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "axi_gpio_2": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "axi_gpio_7": "",
      "tdm2parralel_0": "",
      "axi_gpio_3": "",
      "axi_gpio_4": "",
      "axi_gpio_5": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "clock_divider_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "input_sel_0": "",
      "vga_controller_0": "",
      "vga_gen_0": "",
      "video_mux_0": "",
      "beam_gen_0": "",
      "axi_gpio_8": "",
      "rst_ps7_0_100M": "",
      "xlconcat_2": "",
      "source_detection_0": "",
      "xlconcat_3": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "IIC": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SDA_I": {
            "physical_name": "IIC_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "IIC_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "IIC_sda_t",
            "direction": "O"
          },
          "SCL_I": {
            "physical_name": "IIC_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "IIC_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "IIC_scl_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "MIC_N_0": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "MIC_N_1": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "MIC_N_2": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "MIC_N_3": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TDM": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "MCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "3076923",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "FSYNC": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          }
        }
      },
      "BCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "3076923",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CONF": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "EN": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SEL0": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HSYNC": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "VSYNC": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SEL1": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "VGA": {
        "type": "data",
        "direction": "O",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SEL": {
        "type": "data",
        "direction": "I",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "LD": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "Sound_matrix_BD_processing_system7_0_0",
        "xci_path": "ip\\Sound_matrix_BD_processing_system7_0_0\\Sound_matrix_BD_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "3.076923"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "3076923"
          },
          "PCW_CLK2_FREQ": {
            "value": "25000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "1"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "1"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "1"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "1"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "3.072"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "25"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "EMIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "PDM_decoder_0": {
        "vlnv": "xilinx.com:module_ref:PDM_decoder:1.0",
        "ip_revision": "1724675118",
        "xci_name": "Sound_matrix_BD_PDM_decoder_0_0",
        "xci_path": "ip\\Sound_matrix_BD_PDM_decoder_0_0\\Sound_matrix_BD_PDM_decoder_0_0.xci",
        "inst_hier_path": "PDM_decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PDM_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "3076923",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "clk_o": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "D_in": {
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "D_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "PDM_decoder_1": {
        "vlnv": "xilinx.com:module_ref:PDM_decoder:1.0",
        "ip_revision": "1724675118",
        "xci_name": "Sound_matrix_BD_PDM_decoder_0_1",
        "xci_path": "ip\\Sound_matrix_BD_PDM_decoder_0_1\\Sound_matrix_BD_PDM_decoder_0_1.xci",
        "inst_hier_path": "PDM_decoder_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PDM_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "3076923",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "clk_o": {
            "direction": "O"
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "D_in": {
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "D_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "PDM_decoder_2": {
        "vlnv": "xilinx.com:module_ref:PDM_decoder:1.0",
        "ip_revision": "1724675118",
        "xci_name": "Sound_matrix_BD_PDM_decoder_0_2",
        "xci_path": "ip\\Sound_matrix_BD_PDM_decoder_0_2\\Sound_matrix_BD_PDM_decoder_0_2.xci",
        "inst_hier_path": "PDM_decoder_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PDM_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "3076923",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "clk_o": {
            "direction": "O"
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "D_in": {
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "D_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "PDM_decoder_3": {
        "vlnv": "xilinx.com:module_ref:PDM_decoder:1.0",
        "ip_revision": "1724675118",
        "xci_name": "Sound_matrix_BD_PDM_decoder_0_3",
        "xci_path": "ip\\Sound_matrix_BD_PDM_decoder_0_3\\Sound_matrix_BD_PDM_decoder_0_3.xci",
        "inst_hier_path": "PDM_decoder_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PDM_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "3076923",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "clk_o": {
            "direction": "O"
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "D_in": {
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "D_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\Sound_matrix_BD_axi_interconnect_0_0\\Sound_matrix_BD_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "Sound_matrix_BD_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "31",
            "xci_name": "Sound_matrix_BD_xbar_0",
            "xci_path": "ip\\Sound_matrix_BD_xbar_0\\Sound_matrix_BD_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "30",
                "xci_name": "Sound_matrix_BD_auto_pc_0",
                "xci_path": "ip\\Sound_matrix_BD_auto_pc_0\\Sound_matrix_BD_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "Sound_matrix_BD_axi_gpio_0_0",
        "xci_path": "ip\\Sound_matrix_BD_axi_gpio_0_0\\Sound_matrix_BD_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "Sound_matrix_BD_axi_gpio_0_1",
        "xci_path": "ip\\Sound_matrix_BD_axi_gpio_0_1\\Sound_matrix_BD_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "Sound_matrix_BD_axi_gpio_0_2",
        "xci_path": "ip\\Sound_matrix_BD_axi_gpio_0_2\\Sound_matrix_BD_axi_gpio_0_2.xci",
        "inst_hier_path": "axi_gpio_2",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "Sound_matrix_BD_xlconcat_0_0",
        "xci_path": "ip\\Sound_matrix_BD_xlconcat_0_0\\Sound_matrix_BD_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "Sound_matrix_BD_xlconcat_0_1",
        "xci_path": "ip\\Sound_matrix_BD_xlconcat_0_1\\Sound_matrix_BD_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "axi_gpio_7": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "Sound_matrix_BD_axi_gpio_0_8",
        "xci_path": "ip\\Sound_matrix_BD_axi_gpio_0_8\\Sound_matrix_BD_axi_gpio_0_8.xci",
        "inst_hier_path": "axi_gpio_7",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "10"
          },
          "C_GPIO_WIDTH": {
            "value": "10"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "tdm2parralel_0": {
        "vlnv": "xilinx.com:module_ref:tdm2parralel:1.0",
        "ip_revision": "1723134563",
        "xci_name": "Sound_matrix_BD_tdm2parralel_0_0",
        "xci_path": "ip\\Sound_matrix_BD_tdm2parralel_0_0\\Sound_matrix_BD_tdm2parralel_0_0.xci",
        "inst_hier_path": "tdm2parralel_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tdm2parralel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_d": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "3076923",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "clk_t": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "data_A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_C": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_D": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_P": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "axi_gpio_3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "Sound_matrix_BD_axi_gpio_2_0",
        "xci_path": "ip\\Sound_matrix_BD_axi_gpio_2_0\\Sound_matrix_BD_axi_gpio_2_0.xci",
        "inst_hier_path": "axi_gpio_3",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_4": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "Sound_matrix_BD_axi_gpio_3_0",
        "xci_path": "ip\\Sound_matrix_BD_axi_gpio_3_0\\Sound_matrix_BD_axi_gpio_3_0.xci",
        "inst_hier_path": "axi_gpio_4",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_5": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "Sound_matrix_BD_axi_gpio_3_1",
        "xci_path": "ip\\Sound_matrix_BD_axi_gpio_3_1\\Sound_matrix_BD_axi_gpio_3_1.xci",
        "inst_hier_path": "axi_gpio_5",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "Sound_matrix_BD_xlslice_0_0",
        "xci_path": "ip\\Sound_matrix_BD_xlslice_0_0\\Sound_matrix_BD_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "Sound_matrix_BD_xlslice_0_1",
        "xci_path": "ip\\Sound_matrix_BD_xlslice_0_1\\Sound_matrix_BD_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1723134885",
        "xci_name": "Sound_matrix_BD_clock_divider_0_0",
        "xci_path": "ip\\Sound_matrix_BD_clock_divider_0_0\\Sound_matrix_BD_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "3076923",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "clk_out": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "Sound_matrix_BD_xlconstant_0_0",
        "xci_path": "ip\\Sound_matrix_BD_xlconstant_0_0\\Sound_matrix_BD_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "Sound_matrix_BD_xlconstant_1_0",
        "xci_path": "ip\\Sound_matrix_BD_xlconstant_1_0\\Sound_matrix_BD_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "input_sel_0": {
        "vlnv": "xilinx.com:module_ref:input_sel:1.0",
        "ip_revision": "1723135947",
        "xci_name": "Sound_matrix_BD_input_sel_0_0",
        "xci_path": "ip\\Sound_matrix_BD_input_sel_0_0\\Sound_matrix_BD_input_sel_0_0.xci",
        "inst_hier_path": "input_sel_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "input_sel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "D_A_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D_A_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D_A_3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D_A_4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D_B_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D_B_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D_B_3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D_B_4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D_O_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "D_O_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "D_O_3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "D_O_4": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "vga_controller_0": {
        "vlnv": "xilinx.com:module_ref:vga_controller:1.0",
        "ip_revision": "1721899691",
        "xci_name": "Sound_matrix_BD_vga_controller_0_0",
        "xci_path": "ip\\Sound_matrix_BD_vga_controller_0_0\\Sound_matrix_BD_vga_controller_0_0.xci",
        "inst_hier_path": "vga_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pixel_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK2",
                "value_src": "default_prop"
              }
            }
          },
          "reset_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "h_sync": {
            "direction": "O"
          },
          "v_sync": {
            "direction": "O"
          },
          "disp_ena": {
            "direction": "O"
          },
          "column": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "row": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "vga_gen_0": {
        "vlnv": "xilinx.com:module_ref:vga_gen:1.0",
        "ip_revision": "1722695728",
        "xci_name": "Sound_matrix_BD_vga_gen_0_0",
        "xci_path": "ip\\Sound_matrix_BD_vga_gen_0_0\\Sound_matrix_BD_vga_gen_0_0.xci",
        "inst_hier_path": "vga_gen_0",
        "parameters": {
          "AVG_2_NUM": {
            "value": "0"
          },
          "AVG_NUM": {
            "value": "1"
          },
          "H_SPACE": {
            "value": "160"
          },
          "LINE_BUF": {
            "value": "20"
          },
          "MAX_BUFF": {
            "value": "6"
          },
          "V_SPACE": {
            "value": "60"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_p": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK2",
                "value_src": "default_prop"
              }
            }
          },
          "clk_d": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "sound_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sound_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sound_3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sound_4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "row": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "col": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "video": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "video_mux_0": {
        "vlnv": "xilinx.com:module_ref:video_mux:1.0",
        "ip_revision": "1722438430",
        "xci_name": "Sound_matrix_BD_video_mux_0_0",
        "xci_path": "ip\\Sound_matrix_BD_video_mux_0_0\\Sound_matrix_BD_video_mux_0_0.xci",
        "inst_hier_path": "video_mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "video_mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "video_1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "video_2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "video_o": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "beam_gen_0": {
        "vlnv": "xilinx.com:module_ref:beam_gen:1.0",
        "ip_revision": "1723470968",
        "xci_name": "Sound_matrix_BD_beam_gen_0_0",
        "xci_path": "ip\\Sound_matrix_BD_beam_gen_0_0\\Sound_matrix_BD_beam_gen_0_0.xci",
        "inst_hier_path": "beam_gen_0",
        "parameters": {
          "MAX_SEL": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "beam_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_d": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "clk_p": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK2",
                "value_src": "default_prop"
              }
            }
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "sound1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sound2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sound3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sound4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "row": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "col": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "video": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "nsample": {
            "direction": "I"
          },
          "disp_en": {
            "direction": "I"
          },
          "D_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "axi_gpio_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "Sound_matrix_BD_axi_gpio_7_0",
        "xci_path": "ip\\Sound_matrix_BD_axi_gpio_7_0\\Sound_matrix_BD_axi_gpio_7_0.xci",
        "inst_hier_path": "axi_gpio_8",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "0"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "Sound_matrix_BD_rst_ps7_0_100M_0",
        "xci_path": "ip\\Sound_matrix_BD_rst_ps7_0_100M_0\\Sound_matrix_BD_rst_ps7_0_100M_0.xci",
        "inst_hier_path": "rst_ps7_0_100M"
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "Sound_matrix_BD_xlconcat_2_0",
        "xci_path": "ip\\Sound_matrix_BD_xlconcat_2_0\\Sound_matrix_BD_xlconcat_2_0.xci",
        "inst_hier_path": "xlconcat_2",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "source_detection_0": {
        "vlnv": "xilinx.com:module_ref:source_detection:1.0",
        "ip_revision": "1723474164",
        "xci_name": "Sound_matrix_BD_source_detection_0_0",
        "xci_path": "ip\\Sound_matrix_BD_source_detection_0_0\\Sound_matrix_BD_source_detection_0_0.xci",
        "inst_hier_path": "source_detection_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "source_detection",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Sound_matrix_BD_processing_system7_0_0_FCLK_CLK2",
                "value_src": "default_prop"
              }
            }
          },
          "nrst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "row": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "col": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "D_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pos_X": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "pos_Y": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "xlconcat_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "Sound_matrix_BD_xlconcat_3_0",
        "xci_path": "ip\\Sound_matrix_BD_xlconcat_3_0\\Sound_matrix_BD_xlconcat_3_0.xci",
        "inst_hier_path": "xlconcat_3",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "axi_gpio_2/S_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "axi_gpio_3/S_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "axi_gpio_4/S_AXI"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "axi_gpio_5/S_AXI"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_gpio_7/S_AXI",
          "axi_interconnect_0/M06_AXI"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_gpio_8/S_AXI",
          "axi_interconnect_0/M07_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_IIC_0": {
        "interface_ports": [
          "IIC",
          "processing_system7_0/IIC_0"
        ]
      }
    },
    "nets": {
      "MIC_N_0_1": {
        "ports": [
          "MIC_N_0",
          "PDM_decoder_0/D_in"
        ]
      },
      "MIC_N_1_1": {
        "ports": [
          "MIC_N_1",
          "PDM_decoder_1/D_in"
        ]
      },
      "MIC_N_2_1": {
        "ports": [
          "MIC_N_2",
          "PDM_decoder_2/D_in"
        ]
      },
      "MIC_N_3_1": {
        "ports": [
          "MIC_N_3",
          "PDM_decoder_3/D_in"
        ]
      },
      "PDM_decoder_0_D_out": {
        "ports": [
          "PDM_decoder_0/D_out",
          "axi_gpio_0/gpio_io_i",
          "xlconcat_0/In0",
          "input_sel_0/D_A_1"
        ]
      },
      "PDM_decoder_0_clk_o": {
        "ports": [
          "PDM_decoder_0/clk_o",
          "xlconcat_3/In0",
          "processing_system7_0/Core1_nIRQ",
          "processing_system7_0/Core1_nFIQ",
          "processing_system7_0/Core0_nFIQ",
          "processing_system7_0/Core0_nIRQ"
        ]
      },
      "PDM_decoder_1_D_out": {
        "ports": [
          "PDM_decoder_1/D_out",
          "axi_gpio_0/gpio2_io_i",
          "xlconcat_0/In1",
          "input_sel_0/D_A_2"
        ]
      },
      "PDM_decoder_1_clk_o": {
        "ports": [
          "PDM_decoder_1/clk_o",
          "xlconcat_3/In1"
        ]
      },
      "PDM_decoder_2_D_out": {
        "ports": [
          "PDM_decoder_2/D_out",
          "axi_gpio_1/gpio_io_i",
          "xlconcat_1/In0",
          "input_sel_0/D_A_3"
        ]
      },
      "PDM_decoder_2_clk_o": {
        "ports": [
          "PDM_decoder_2/clk_o",
          "xlconcat_3/In2"
        ]
      },
      "PDM_decoder_3_D_out": {
        "ports": [
          "PDM_decoder_3/D_out",
          "axi_gpio_1/gpio2_io_i",
          "xlconcat_1/In1",
          "input_sel_0/D_A_4"
        ]
      },
      "PDM_decoder_3_clk_o": {
        "ports": [
          "PDM_decoder_3/clk_o",
          "xlconcat_3/In3"
        ]
      },
      "SEL0_1": {
        "ports": [
          "SEL0",
          "input_sel_0/sel",
          "xlconcat_2/In0",
          "beam_gen_0/sel"
        ]
      },
      "SEL1_1": {
        "ports": [
          "SEL1",
          "video_mux_0/sel",
          "xlconcat_2/In1"
        ]
      },
      "SEL_1": {
        "ports": [
          "SEL",
          "xlconcat_2/In2"
        ]
      },
      "TDM_1": {
        "ports": [
          "TDM",
          "tdm2parralel_0/data_in"
        ]
      },
      "axi_gpio_8_gpio2_io_o": {
        "ports": [
          "axi_gpio_8/gpio2_io_o",
          "LD"
        ]
      },
      "beam_gen_0_D_out": {
        "ports": [
          "beam_gen_0/D_out",
          "source_detection_0/D_in"
        ]
      },
      "beam_gen_0_video": {
        "ports": [
          "beam_gen_0/video",
          "video_mux_0/video_1"
        ]
      },
      "clock_divider_0_clk_out": {
        "ports": [
          "clock_divider_0/clk_out",
          "FSYNC",
          "tdm2parralel_0/clk_t",
          "vga_gen_0/clk_d",
          "xlconcat_3/In4",
          "beam_gen_0/clk_d"
        ]
      },
      "input_sel_0_D_O_1": {
        "ports": [
          "input_sel_0/D_O_1",
          "vga_gen_0/sound_1",
          "beam_gen_0/sound1"
        ]
      },
      "input_sel_0_D_O_2": {
        "ports": [
          "input_sel_0/D_O_2",
          "vga_gen_0/sound_2",
          "beam_gen_0/sound2"
        ]
      },
      "input_sel_0_D_O_3": {
        "ports": [
          "input_sel_0/D_O_3",
          "vga_gen_0/sound_3",
          "beam_gen_0/sound3"
        ]
      },
      "input_sel_0_D_O_4": {
        "ports": [
          "input_sel_0/D_O_4",
          "vga_gen_0/sound_4",
          "beam_gen_0/sound4"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "axi_interconnect_0/M00_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "axi_gpio_1/s_axi_aclk",
          "axi_interconnect_0/M01_ACLK",
          "axi_gpio_2/s_axi_aclk",
          "axi_interconnect_0/M02_ACLK",
          "axi_gpio_3/s_axi_aclk",
          "axi_interconnect_0/M03_ACLK",
          "axi_gpio_4/s_axi_aclk",
          "axi_interconnect_0/M04_ACLK",
          "axi_gpio_5/s_axi_aclk",
          "axi_interconnect_0/M05_ACLK",
          "axi_gpio_7/s_axi_aclk",
          "axi_interconnect_0/M06_ACLK",
          "axi_gpio_8/s_axi_aclk",
          "axi_interconnect_0/M07_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "MCLK",
          "clock_divider_0/clk_in",
          "tdm2parralel_0/clk_d",
          "BCLK",
          "PDM_decoder_0/clk_i",
          "PDM_decoder_1/clk_i",
          "PDM_decoder_2/clk_i",
          "PDM_decoder_3/clk_i"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "processing_system7_0/FCLK_CLK2",
          "vga_controller_0/pixel_clk",
          "vga_gen_0/clk_p",
          "beam_gen_0/clk_p",
          "source_detection_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_gpio_1/s_axi_aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "axi_gpio_2/s_axi_aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "axi_gpio_3/s_axi_aresetn",
          "axi_interconnect_0/M03_ARESETN",
          "axi_gpio_4/s_axi_aresetn",
          "axi_interconnect_0/M04_ARESETN",
          "axi_gpio_5/s_axi_aresetn",
          "axi_interconnect_0/M05_ARESETN",
          "axi_gpio_7/s_axi_aresetn",
          "axi_interconnect_0/M06_ARESETN",
          "axi_gpio_8/s_axi_aresetn",
          "axi_interconnect_0/M07_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "vga_gen_0/nrst",
          "vga_controller_0/reset_n",
          "tdm2parralel_0/nrst",
          "clock_divider_0/nrst",
          "beam_gen_0/nrst",
          "source_detection_0/nrst",
          "PDM_decoder_0/nrst",
          "PDM_decoder_1/nrst",
          "PDM_decoder_2/nrst",
          "PDM_decoder_3/nrst"
        ]
      },
      "source_detection_0_pos_X": {
        "ports": [
          "source_detection_0/pos_X",
          "axi_gpio_7/gpio_io_i"
        ]
      },
      "source_detection_0_pos_Y": {
        "ports": [
          "source_detection_0/pos_Y",
          "axi_gpio_7/gpio2_io_i"
        ]
      },
      "tdm2parralel_0_data_A": {
        "ports": [
          "tdm2parralel_0/data_A",
          "axi_gpio_3/gpio_io_i",
          "input_sel_0/D_B_1"
        ]
      },
      "tdm2parralel_0_data_B": {
        "ports": [
          "tdm2parralel_0/data_B",
          "axi_gpio_3/gpio2_io_i",
          "input_sel_0/D_B_2"
        ]
      },
      "tdm2parralel_0_data_C": {
        "ports": [
          "tdm2parralel_0/data_C",
          "axi_gpio_4/gpio_io_i",
          "input_sel_0/D_B_3"
        ]
      },
      "tdm2parralel_0_data_D": {
        "ports": [
          "tdm2parralel_0/data_D",
          "axi_gpio_4/gpio2_io_i",
          "input_sel_0/D_B_4"
        ]
      },
      "tdm2parralel_0_data_P": {
        "ports": [
          "tdm2parralel_0/data_P",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "vga_controller_0_column": {
        "ports": [
          "vga_controller_0/column",
          "vga_gen_0/col",
          "beam_gen_0/col",
          "source_detection_0/col"
        ]
      },
      "vga_controller_0_disp_ena": {
        "ports": [
          "vga_controller_0/disp_ena",
          "vga_gen_0/en",
          "beam_gen_0/disp_en"
        ]
      },
      "vga_controller_0_h_sync": {
        "ports": [
          "vga_controller_0/h_sync",
          "HSYNC"
        ]
      },
      "vga_controller_0_row": {
        "ports": [
          "vga_controller_0/row",
          "vga_gen_0/row",
          "beam_gen_0/row",
          "source_detection_0/row"
        ]
      },
      "vga_controller_0_v_sync": {
        "ports": [
          "vga_controller_0/v_sync",
          "VSYNC",
          "beam_gen_0/nsample"
        ]
      },
      "vga_gen_0_video": {
        "ports": [
          "vga_gen_0/video",
          "video_mux_0/video_2"
        ]
      },
      "video_mux_0_video_o": {
        "ports": [
          "video_mux_0/video_o",
          "VGA"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_gpio_2/gpio_io_i"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "axi_gpio_2/gpio2_io_i"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "axi_gpio_8/gpio_io_i"
        ]
      },
      "xlconcat_3_dout": {
        "ports": [
          "xlconcat_3/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "CONF"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "EN"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "axi_gpio_5/gpio_io_i"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "axi_gpio_5/gpio2_io_i"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/axi_gpio_3/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg": {
                "address_block": "/axi_gpio_4/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_axi_gpio_5_Reg": {
                "address_block": "/axi_gpio_5/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              },
              "SEG_axi_gpio_7_Reg": {
                "address_block": "/axi_gpio_7/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg": {
                "address_block": "/axi_gpio_8/S_AXI/Reg",
                "offset": "0x41270000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}