
*** Running vivado
    with args -log au_plus_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_plus_top_0.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_plus_top_0.tcl -notrace
Command: link_design -top au_plus_top_0 -part xc7a100tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.023 ; gain = 0.000 ; free physical = 9569 ; free virtual = 14533
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/spencer/processor-design/midterm-processor/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/midterm-processor/work/constraint/alchitry.xdc]
Parsing XDC File [/home/spencer/processor-design/midterm-processor/work/constraint/io.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/midterm-processor/work/constraint/io.xdc]
Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Finished Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.906 ; gain = 0.000 ; free physical = 9464 ; free virtual = 14428
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2614.938 ; gain = 64.031 ; free physical = 9455 ; free virtual = 14419

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e331fa77

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2658.750 ; gain = 43.812 ; free physical = 9073 ; free virtual = 14037

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eadb9f86

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13861
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: eadb9f86

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13861
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10dd7293b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13861
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10dd7293b

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13861
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10dd7293b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13861
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10dd7293b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13861
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13861
Ending Logic Optimization Task | Checksum: 16d5b63f3

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13861

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16d5b63f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13860

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16d5b63f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13860

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13860
Ending Netlist Obfuscation Task | Checksum: 16d5b63f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.719 ; gain = 0.000 ; free physical = 8896 ; free virtual = 13860
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2836.719 ; gain = 285.812 ; free physical = 8896 ; free virtual = 13860
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.738 ; gain = 0.000 ; free physical = 8895 ; free virtual = 13860
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_plus_top_0_drc_opted.rpt -pb au_plus_top_0_drc_opted.pb -rpx au_plus_top_0_drc_opted.rpx
Command: report_drc -file au_plus_top_0_drc_opted.rpt -pb au_plus_top_0_drc_opted.pb -rpx au_plus_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8825 ; free virtual = 13789
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: af0869b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8825 ; free virtual = 13789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8825 ; free virtual = 13789

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dcc2e2a3

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8854 ; free virtual = 13819

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c16b8bc1

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8869 ; free virtual = 13833

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c16b8bc1

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8869 ; free virtual = 13833
Phase 1 Placer Initialization | Checksum: 2c16b8bc1

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8869 ; free virtual = 13833

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 29a5214f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8862 ; free virtual = 13827

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27e0a186b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8862 ; free virtual = 13826

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27e0a186b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8862 ; free virtual = 13827

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8839 ; free virtual = 13803

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 20d815c5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8839 ; free virtual = 13803
Phase 2.4 Global Placement Core | Checksum: 2beaa3049

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8838 ; free virtual = 13803
Phase 2 Global Placement | Checksum: 2beaa3049

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8838 ; free virtual = 13803

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 237f0d56f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8838 ; free virtual = 13803

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 195d7bc5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8838 ; free virtual = 13802

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bcac6230

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8838 ; free virtual = 13802

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 266749de0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8838 ; free virtual = 13802

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a78dfdc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fcb75786

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19b46579c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801
Phase 3 Detail Placement | Checksum: 19b46579c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 218ef7fd1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.256 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22f0085c0

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e65d0927

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801
Phase 4.1.1.1 BUFG Insertion | Checksum: 218ef7fd1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.256. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20fee81d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801
Phase 4.1 Post Commit Optimization | Checksum: 20fee81d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8836 ; free virtual = 13801

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20fee81d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8837 ; free virtual = 13802

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20fee81d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8837 ; free virtual = 13802
Phase 4.3 Placer Reporting | Checksum: 20fee81d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8837 ; free virtual = 13802

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8837 ; free virtual = 13802

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8837 ; free virtual = 13802
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21f8a18c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8837 ; free virtual = 13802
Ending Placer Task | Checksum: 137a5a5d7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8837 ; free virtual = 13802
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8863 ; free virtual = 13829
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_plus_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8856 ; free virtual = 13821
INFO: [runtcl-4] Executing : report_utilization -file au_plus_top_0_utilization_placed.rpt -pb au_plus_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_plus_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8862 ; free virtual = 13827
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8829 ; free virtual = 13795
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a841f451 ConstDB: 0 ShapeSum: 8f63b186 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c90f84db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8692 ; free virtual = 13657
Post Restoration Checksum: NetGraph: 86883a49 NumContArr: 42874a92 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c90f84db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3047.059 ; gain = 0.000 ; free physical = 8693 ; free virtual = 13658

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c90f84db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3062.344 ; gain = 15.285 ; free physical = 8658 ; free virtual = 13623

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c90f84db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3062.344 ; gain = 15.285 ; free physical = 8658 ; free virtual = 13623
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2713eb3ce

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.641 ; gain = 30.582 ; free physical = 8649 ; free virtual = 13614
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.336  | TNS=0.000  | WHS=-0.078 | THS=-0.568 |

Phase 2 Router Initialization | Checksum: 22cd1481a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.641 ; gain = 30.582 ; free physical = 8648 ; free virtual = 13613

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 181
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 181
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22cd1481a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8645 ; free virtual = 13610
Phase 3 Initial Routing | Checksum: 225d1c625

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.650  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 162b6ea87

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.652  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2c9bd9908

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613
Phase 4 Rip-up And Reroute | Checksum: 2c9bd9908

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2c9bd9908

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c9bd9908

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613
Phase 5 Delay and Skew Optimization | Checksum: 2c9bd9908

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a9b80c35

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.747  | TNS=0.000  | WHS=0.212  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 298d9cd82

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613
Phase 6 Post Hold Fix | Checksum: 298d9cd82

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0587979 %
  Global Horizontal Routing Utilization  = 0.0665672 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2310aa71b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8648 ; free virtual = 13613

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2310aa71b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.328 ; gain = 38.270 ; free physical = 8647 ; free virtual = 13613

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ce83a83b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3117.344 ; gain = 70.285 ; free physical = 8647 ; free virtual = 13613

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.747  | TNS=0.000  | WHS=0.212  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ce83a83b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3117.344 ; gain = 70.285 ; free physical = 8647 ; free virtual = 13613
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3117.344 ; gain = 70.285 ; free physical = 8687 ; free virtual = 13652

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3117.344 ; gain = 70.285 ; free physical = 8687 ; free virtual = 13652
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3117.344 ; gain = 0.000 ; free physical = 8687 ; free virtual = 13653
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_plus_top_0_drc_routed.rpt -pb au_plus_top_0_drc_routed.pb -rpx au_plus_top_0_drc_routed.rpx
Command: report_drc -file au_plus_top_0_drc_routed.rpt -pb au_plus_top_0_drc_routed.pb -rpx au_plus_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_plus_top_0_methodology_drc_routed.rpt -pb au_plus_top_0_methodology_drc_routed.pb -rpx au_plus_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_plus_top_0_methodology_drc_routed.rpt -pb au_plus_top_0_methodology_drc_routed.pb -rpx au_plus_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_plus_top_0_power_routed.rpt -pb au_plus_top_0_power_summary_routed.pb -rpx au_plus_top_0_power_routed.rpx
Command: report_power -file au_plus_top_0_power_routed.rpt -pb au_plus_top_0_power_summary_routed.pb -rpx au_plus_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_plus_top_0_route_status.rpt -pb au_plus_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_plus_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_plus_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_plus_top_0_bus_skew_routed.rpt -pb au_plus_top_0_bus_skew_routed.pb -rpx au_plus_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force au_plus_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 26359424 bits.
Writing bitstream ./au_plus_top_0.bit...
Writing bitstream ./au_plus_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 19 13:58:17 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3437.016 ; gain = 232.258 ; free physical = 8659 ; free virtual = 13626
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 13:58:17 2021...
