0.7
2020.2
Oct 13 2023
20:47:58
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.gen/sources_1/ip/DRAM/sim/DRAM.v,1746714199,verilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.gen/sources_1/ip/IROM/sim/IROM.v,,DRAM,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.gen/sources_1/ip/IROM/sim/IROM.v,1746714203,verilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.gen/sources_1/ip/pll/pll_clk_wiz.v,,IROM,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.gen/sources_1/ip/pll/pll.v,1745983333,verilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/MuxKey.v,,pll,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.gen/sources_1/ip/pll/pll_clk_wiz.v,1748141820,verilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.gen/sources_1/ip/pll/pll.v,,pll_clk_wiz,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.sim/sim_1/behav/xsim/glbl.v,1745983345,verilog,,,,glbl,,uvm,,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sim_1/new/tb_myCPU.sv,1745983351,systemVerilog,,,,tb_myCPU,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
,,,,,,,,,,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/EX_moment.sv,1748148074,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/ID_moment.sv,,EX_moment,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/ID_moment.sv,1747409239,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/IF_moment.sv,,ID_moment,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/IF_moment.sv,1747465655,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/MM_moment.sv,,IF_moment,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/MM_moment.sv,1747886013,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/MYCPU.sv,,MM_moment,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/MYCPU.sv,1747885680,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/PC_control.sv,,MYCPU,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/PC_control.sv,1747465730,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/WB_moment.sv,,PC_control,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/WB_moment.sv,1747934783,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu.sv,,WB_moment,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu.sv,1747403733,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu_control.sv,,adder;adder_alu;adder_half;adder_single;alu;sub_alu,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu_control.sv,1747403629,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/controller.sv,,alu_control,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/controller.sv,1747387089,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/counter.sv,,controller,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/ex_mm_transition.sv,1747847045,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/forward.sv,,ex_mm_transition,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/forward.sv,1747847909,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/hard_check.sv,,forward,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/hard_check.sv,1747464986,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/id_ex_transition.sv,,hard_check,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/id_ex_transition.sv,1747833837,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/if_id_transition.sv,,id_ex_transition,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/if_id_transition.sv,1747050139,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/immgen.sv,,if_id_transition,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/immgen.sv,1746457429,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/mm_wb_transition.sv,,immgen,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/mm_wb_transition.sv,1747885664,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/perip_bridge.sv,,mm_wb_transition,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/regs.sv,1746581936,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv,,regs,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/counter.sv,1745983352,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv,,counter,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv,1745983352,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/dram_driver.sv,,display_seg,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/dram_driver.sv,1747187158,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/ex_mm_transition.sv,,dram_driver,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/perip_bridge.sv,1745983352,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/regs.sv,,perip_bridge,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv,1745983352,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv,,seg7,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv,1747225065,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/top.sv,,student_top,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/top.sv,1745983352,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv,,top,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv,1745983352,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/uart.sv,,twin_controller,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/new/uart.sv,1745983352,systemVerilog,,D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sim_1/new/tb_myCPU.sv,,uart,,uvm,../../../../digital_twin.gen/sources_1/ip/pll,,,,,
