Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.006042076,S0-C0,Frontend_Bound,27.32,% Slots,,,0.00,6.76,
1.006042076,S0-C0,Bad_Speculation,26.39,% Slots,,,0.00,6.36,
1.006042076,S0-C0,Backend_Bound,14.70,% Slots,,,0.00,6.36,
1.006042076,S0-C0,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,6.19,
1.006042076,S0-C0,Frontend_Bound.Frontend_Latency,16.98,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.006042076,S0-C0,Frontend_Bound.Frontend_Bandwidth,25.20,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.16,
1.006042076,S0-C0,Bad_Speculation.Branch_Mispredicts,26.00,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.16,
1.006042076,S0-C0,Backend_Bound.Core_Bound,16.57,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.49,
1.006042076,S0-C0,Retiring.Microcode_Sequencer,10.45,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.13,
1.006042076,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.55,
1.006042076,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.32,
1.006042076,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.006042076,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.96,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.23,<==
1.006042076,S0-C0-T0,MUX,5.00,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.006042076,S0-C1,Frontend_Bound,28.91,% Slots,,,0.00,6.76,
1.006042076,S0-C1,Bad_Speculation,22.05,% Slots,,,0.00,6.36,
1.006042076,S0-C1,Backend_Bound,17.89,% Slots,,,0.00,6.36,
1.006042076,S0-C1,Retiring,33.07,% Slots,,uops_retired.retire_slots:pp,0.00,6.19,
1.006042076,S0-C1,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S0-C1,Bad_Speculation.Branch_Mispredicts,21.78,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006042076,S0-C1,Backend_Bound.Memory_Bound,42.16,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.006042076,S0-C1,Retiring.Microcode_Sequencer,2.31,% Slots,,idq.ms_uops,0.00,6.14,<==
1.006042076,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.26,% Clocks,,,0.00,5.55,
1.006042076,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006042076,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,0.00,5.54,
1.006042076,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.006042076,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.006042076,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.006042076,S0-C2,Frontend_Bound,30.64,% Slots,,,0.00,6.75,
1.006042076,S0-C2,Backend_Bound,48.96,% Slots,,,0.00,6.35,
1.006042076,S0-C2,Retiring,15.37,% Slots,,uops_retired.retire_slots:pp,0.00,6.19,
1.006042076,S0-C2,Frontend_Bound.Frontend_Latency,56.37,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S0-C2,Backend_Bound.Memory_Bound,17.19,% Slots,,,0.00,5.49,
1.006042076,S0-C2,Backend_Bound.Core_Bound,31.77,% Slots,,,0.00,5.49,
1.006042076,S0-C2,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,6.13,
1.006042076,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.55,
1.006042076,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006042076,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.21,% Clocks,,idq.ms_switches,0.00,5.54,
1.006042076,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.006042076,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006042076,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.28,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.1,<==
1.006042076,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C3,Backend_Bound,67.57,% Slots,,,0.00,6.36,
1.006042076,S0-C3,Retiring,21.81,% Slots,,uops_retired.retire_slots:pp,0.00,6.19,
1.006042076,S0-C3,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.51,
1.006042076,S0-C3,Backend_Bound.Core_Bound,51.70,% Slots,,,0.00,5.51,<==
1.006042076,S0-C3,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,6.14,
1.006042076,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.12,% Clocks,,idq.ms_switches,0.00,5.55,
1.006042076,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.006042076,S0-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C4,Frontend_Bound,32.67,% Slots,,,0.00,6.75,
1.006042076,S0-C4,Bad_Speculation,21.35,% Slots,,,0.00,6.35,
1.006042076,S0-C4,Backend_Bound,22.79,% Slots,,,0.00,6.35,
1.006042076,S0-C4,Retiring,21.22,% Slots,,uops_retired.retire_slots:pp,0.00,6.18,
1.006042076,S0-C4,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.5,<==
1.006042076,S0-C4,Bad_Speculation.Branch_Mispredicts,20.85,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006042076,S0-C4,Backend_Bound.Core_Bound,40.67,% Slots,,,0.00,5.49,
1.006042076,S0-C4,Retiring.Microcode_Sequencer,3.58,% Slots,,idq.ms_uops,0.00,6.14,
1.006042076,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.18,% Clocks,,,0.00,5.55,
1.006042076,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006042076,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.55,
1.006042076,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C5,Frontend_Bound,35.81,% Slots,,,0.00,6.74,
1.006042076,S0-C5,Bad_Speculation,12.74,% Slots,,,0.00,6.34,
1.006042076,S0-C5,Backend_Bound,23.39,% Slots,,,0.00,6.34,
1.006042076,S0-C5,Frontend_Bound.Frontend_Latency,27.22,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S0-C5,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006042076,S0-C5,Backend_Bound.Memory_Bound,16.74,% Slots,,,0.00,5.49,
1.006042076,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.41,% Clocks,,,0.00,5.55,
1.006042076,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006042076,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006042076,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006042076,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C6,Frontend_Bound,20.19,% Slots,,,0.00,6.74,
1.006042076,S0-C6,Bad_Speculation,22.54,% Slots,,,0.00,6.34,
1.006042076,S0-C6,Backend_Bound,26.35,% Slots,,,0.00,6.34,
1.006042076,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.25,% Slots,,,0.00,6.17,
1.006042076,S0-C6,Bad_Speculation.Branch_Mispredicts,22.05,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006042076,S0-C6,Backend_Bound.Memory_Bound,22.32,% Slots,,,0.00,5.51,
1.006042076,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.08,% Core_Clocks,,,0.00,5.22,
1.006042076,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.14,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.26,
1.006042076,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,<==
1.006042076,S0-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C7,Frontend_Bound,28.02,% Slots,,,0.00,6.74,
1.006042076,S0-C7,Backend_Bound,51.37,% Slots,,,0.00,6.34,
1.006042076,S0-C7,Retiring,14.28,% Slots,,uops_retired.retire_slots:pp,0.00,6.16,
1.006042076,S0-C7,Frontend_Bound.Frontend_Latency,74.38,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S0-C7,Backend_Bound.Memory_Bound,38.67,% Slots,,,0.00,5.49,
1.006042076,S0-C7,Backend_Bound.Core_Bound,12.71,% Slots,,,0.00,5.49,
1.006042076,S0-C7,Retiring.Microcode_Sequencer,12.14,% Slots,,idq.ms_uops,0.00,6.13,
1.006042076,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.55,
1.006042076,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006042076,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.41,% Clocks,,idq.ms_switches,0.00,5.55,
1.006042076,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
1.006042076,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006042076,S0-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S1-C0,Frontend_Bound,39.92,% Slots,,,0.00,6.72,
1.006042076,S1-C0,Bad_Speculation,13.26,% Slots,,,0.00,6.31,
1.006042076,S1-C0,Backend_Bound,16.81,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.31,
1.006042076,S1-C0,Frontend_Bound.Frontend_Latency,33.46,% Slots,,rs_events.empty_end,0.00,5.51,
1.006042076,S1-C0,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006042076,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.55,
1.006042076,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006042076,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.006042076,S1-C1,Frontend_Bound,39.58,% Slots,,,0.00,6.72,
1.006042076,S1-C1,Bad_Speculation,13.70,% Slots,,,0.00,6.32,
1.006042076,S1-C1,Backend_Bound,27.00,% Slots,,,0.00,6.32,
1.006042076,S1-C1,Frontend_Bound.Frontend_Latency,43.80,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S1-C1,Bad_Speculation.Branch_Mispredicts,13.07,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006042076,S1-C1,Backend_Bound.Core_Bound,18.01,% Slots,,,0.00,5.49,
1.006042076,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.55,
1.006042076,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006042076,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.66,% Clocks,,,0.00,5.09,
1.006042076,S1-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S1-C2,Frontend_Bound,32.29,% Slots,,,0.00,6.71,
1.006042076,S1-C2,Backend_Bound,46.37,% Slots,,,0.00,6.31,
1.006042076,S1-C2,Frontend_Bound.Frontend_Latency,77.97,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S1-C2,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.49,
1.006042076,S1-C2,Backend_Bound.Core_Bound,28.77,% Slots,,,0.00,5.49,<==
1.006042076,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006042076,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S1-C3,Frontend_Bound,40.24,% Slots,,,0.00,6.71,
1.006042076,S1-C3,Bad_Speculation,15.08,% Slots,,,0.00,6.3,
1.006042076,S1-C3,Backend_Bound,19.32,% Slots,,,0.00,6.3,
1.006042076,S1-C3,Frontend_Bound.Frontend_Latency,54.73,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S1-C3,Bad_Speculation.Branch_Mispredicts,14.91,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006042076,S1-C3,Backend_Bound.Core_Bound,10.80,% Slots,,,0.00,5.47,
1.006042076,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.55,
1.006042076,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006042076,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.36,% Clocks,,,0.00,5.09,
1.006042076,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S1-C4,Frontend_Bound,26.29,% Slots,,,0.00,6.7,
1.006042076,S1-C4,Bad_Speculation,21.40,% Slots,,,0.00,6.3,
1.006042076,S1-C4,Backend_Bound,20.90,% Slots,,,0.00,6.3,
1.006042076,S1-C4,Frontend_Bound.Frontend_Latency,23.67,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S1-C4,Bad_Speculation.Branch_Mispredicts,21.14,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006042076,S1-C4,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.48,
1.006042076,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.55,
1.006042076,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.006042076,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S1-C5,Frontend_Bound,36.15,% Slots,,,0.00,6.69,
1.006042076,S1-C5,Bad_Speculation,16.10,% Slots,,,0.00,6.29,
1.006042076,S1-C5,Backend_Bound,18.67,% Slots,,,0.00,6.29,
1.006042076,S1-C5,Frontend_Bound.Frontend_Latency,32.39,% Slots,,rs_events.empty_end,0.00,5.51,<==
1.006042076,S1-C5,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006042076,S1-C5,Backend_Bound.Memory_Bound,19.54,% Slots,,,0.00,5.48,
1.006042076,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.89,% Clocks,,,0.00,5.55,
1.006042076,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006042076,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
1.006042076,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006042076,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S1-C6,Frontend_Bound,31.40,% Slots,,,0.00,6.68,
1.006042076,S1-C6,Backend_Bound,43.12,% Slots,,,0.00,6.28,
1.006042076,S1-C6,Frontend_Bound.Frontend_Latency,99.99,% Slots,,rs_events.empty_end,0.00,5.5,
1.006042076,S1-C6,Backend_Bound.Memory_Bound,43.76,% Slots,,,0.00,5.48,
1.006042076,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.55,
1.006042076,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006042076,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
1.006042076,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.006042076,S1-C7,Bad_Speculation,20.04,% Slots,,,0.00,6.29,
1.006042076,S1-C7,Bad_Speculation.Branch_Mispredicts,19.80,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006042076,S1-C7,Backend_Bound,25.73,% Slots,,,0.00,6.29,
1.006042076,S1-C7,Backend_Bound.Core_Bound,55.29,% Slots,,,0.00,5.46,
1.006042076,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.16,% Clocks,,,0.00,5.1,<==
1.006042076,S1-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.006042076,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.006042076,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.006042076,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.006042076,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
2.066131639,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.22,% Slots,,,0.00,5.28,
2.066131639,S0-C0,Backend_Bound.Core_Bound,86.35,% Slots,,,0.00,4.9,<==
2.066131639,S0-C0,Retiring.Microcode_Sequencer,8.16,% Slots,,idq.ms_uops,0.00,5.29,
2.066131639,S0-C0,Backend_Bound,60.49,% Slots,,,0.00,5.28,
2.066131639,S0-C0,Retiring,22.34,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.29,
2.066131639,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.48,% Clocks,,idq.ms_switches,0.00,5.28,
2.066131639,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.14,% Core_Clocks,,,0.00,5.29,
2.066131639,S0-C0-T0,MUX,4.90,%,,,0.00,100.0,
2.066131639,S0-C1,Frontend_Bound,23.47,% Slots,,,0.00,5.28,
2.066131639,S0-C1,Backend_Bound,42.23,% Slots,,,0.00,5.28,
2.066131639,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.44,% Slots,,,0.00,5.28,
2.066131639,S0-C1,Backend_Bound.Core_Bound,96.01,% Slots,,,0.00,4.91,
2.066131639,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.12,% Core_Clocks,,,0.00,5.29,
2.066131639,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.40,% Core_Clocks,,,0.00,5.3,
2.066131639,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.88,% Clocks,,,0.00,5.28,<==
2.066131639,S0-C1-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.59,% Slots,,,0.00,5.28,
2.066131639,S0-C2,Backend_Bound.Memory_Bound,47.19,% Slots,,,0.00,4.91,
2.066131639,S0-C2,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,4.91,
2.066131639,S0-C2,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.29,
2.066131639,S0-C2,Backend_Bound,63.39,% Slots,,,0.00,5.28,
2.066131639,S0-C2,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066131639,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.28,
2.066131639,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.46,% Core_Clocks,,,0.00,5.29,
2.066131639,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,55.53,% Core_Clocks,,,0.00,5.3,
2.066131639,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
2.066131639,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
2.066131639,S0-C2-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C3,Frontend_Bound,30.80,% Slots,,,0.00,5.28,
2.066131639,S0-C3,Backend_Bound,37.26,% Slots,,,0.00,5.28,
2.066131639,S0-C3,Retiring,28.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066131639,S0-C3,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.28,
2.066131639,S0-C3,Frontend_Bound.Frontend_Bandwidth,26.85,% Slots,,,0.00,5.28,
2.066131639,S0-C3,Backend_Bound.Core_Bound,49.62,% Slots,,,0.00,4.91,<==
2.066131639,S0-C3,Retiring.Microcode_Sequencer,8.41,% Slots,,idq.ms_uops,0.00,5.29,
2.066131639,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.29,
2.066131639,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.68,% Clocks,,idq.ms_switches,0.00,5.29,
2.066131639,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.77,% Core_Clocks,,,0.00,5.29,
2.066131639,S0-C3-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C4,Frontend_Bound,26.87,% Slots,,,0.00,5.28,
2.066131639,S0-C4,Backend_Bound,41.66,% Slots,,,0.00,5.28,
2.066131639,S0-C4,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066131639,S0-C4,Frontend_Bound.Frontend_Latency,22.22,% Slots,,rs_events.empty_end,0.00,5.28,
2.066131639,S0-C4,Frontend_Bound.Frontend_Bandwidth,55.38,% Slots,,,0.00,5.28,
2.066131639,S0-C4,Backend_Bound.Core_Bound,46.12,% Slots,,,0.00,4.91,<==
2.066131639,S0-C4,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.29,
2.066131639,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.28,
2.066131639,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.28,
2.066131639,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.32,% Core_Clocks,,,0.00,5.29,
2.066131639,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.06,% Core_Clocks,,,0.00,5.3,
2.066131639,S0-C4-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C5,Frontend_Bound,26.75,% Slots,,,0.00,5.29,
2.066131639,S0-C5,Backend_Bound,45.19,% Slots,,,0.00,5.29,
2.066131639,S0-C5,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066131639,S0-C5,Frontend_Bound.Frontend_Bandwidth,52.48,% Slots,,,0.00,5.29,
2.066131639,S0-C5,Backend_Bound.Core_Bound,75.06,% Slots,,,0.00,4.91,<==
2.066131639,S0-C5,Retiring.Microcode_Sequencer,14.23,% Slots,,idq.ms_uops,0.00,5.29,
2.066131639,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.28,
2.066131639,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.49,% Core_Clocks,,,0.00,5.29,
2.066131639,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.49,% Core_Clocks,,,0.00,5.29,
2.066131639,S0-C5-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C6,Frontend_Bound,27.72,% Slots,,,0.00,5.28,
2.066131639,S0-C6,Backend_Bound,45.75,% Slots,,,0.00,5.28,
2.066131639,S0-C6,Frontend_Bound.Frontend_Latency,28.56,% Slots,,rs_events.empty_end,0.00,5.28,
2.066131639,S0-C6,Backend_Bound.Memory_Bound,31.82,% Slots,,,0.00,4.91,
2.066131639,S0-C6,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,4.91,
2.066131639,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.13,% Clocks,,,0.00,5.28,
2.066131639,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
2.066131639,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.59,% Clocks,,,0.00,5.28,
2.066131639,S0-C6-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C7,Frontend_Bound,36.03,% Slots,,,0.00,5.29,
2.066131639,S0-C7,Backend_Bound,28.00,% Slots,,,0.00,5.29,
2.066131639,S0-C7,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066131639,S0-C7,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.28,
2.066131639,S0-C7,Frontend_Bound.Frontend_Bandwidth,42.14,% Slots,,,0.00,5.29,
2.066131639,S0-C7,Backend_Bound.Core_Bound,48.45,% Slots,,,0.00,4.91,
2.066131639,S0-C7,Retiring.Microcode_Sequencer,12.98,% Slots,,idq.ms_uops,0.00,5.29,
2.066131639,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.28,
2.066131639,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.85,% Clocks,,idq.ms_switches,0.00,5.28,
2.066131639,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.45,% Core_Clocks,,,0.00,5.29,
2.066131639,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.06,% Core_Clocks,,,0.00,5.29,<==
2.066131639,S0-C7-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S1-C0,Frontend_Bound,28.14,% Slots,,,0.00,5.29,
2.066131639,S1-C0,Bad_Speculation,12.57,% Slots,,,0.00,5.29,
2.066131639,S1-C0,Backend_Bound,24.11,% Slots,,,0.00,5.29,
2.066131639,S1-C0,Frontend_Bound.Frontend_Latency,16.48,% Slots,,rs_events.empty_end,0.00,5.29,
2.066131639,S1-C0,Frontend_Bound.Frontend_Bandwidth,24.17,% Slots,,,0.00,5.29,<==
2.066131639,S1-C0,Bad_Speculation.Branch_Mispredicts,12.44,% Slots,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S1-C0,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,4.91,
2.066131639,S1-C0,Backend_Bound.Core_Bound,10.36,% Slots,,,0.00,4.91,
2.066131639,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.28,
2.066131639,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
2.066131639,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.02,% Core_Clocks,,,0.00,5.3,
2.066131639,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.26,% Core_Clocks,,,0.00,5.29,
2.066131639,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
2.066131639,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.00,% Clocks,,,0.00,5.28,
2.066131639,S1-C0-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S1-C1,Frontend_Bound,26.46,% Slots,,,0.00,5.29,<==
2.066131639,S1-C1,Bad_Speculation,18.29,% Slots,,,0.00,5.29,
2.066131639,S1-C1,Backend_Bound,20.52,% Slots,,,0.00,5.29,
2.066131639,S1-C1,Frontend_Bound.Frontend_Latency,15.54,% Slots,,rs_events.empty_end,0.00,5.28,
2.066131639,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.57,% Slots,,,0.00,5.29,
2.066131639,S1-C1,Bad_Speculation.Branch_Mispredicts,18.08,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066131639,S1-C1,Backend_Bound.Memory_Bound,46.30,% Slots,,,0.00,4.91,
2.066131639,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.70,% Clocks,,,0.00,5.29,
2.066131639,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.28,% Core_Clocks,,,0.00,5.29,
2.066131639,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
2.066131639,S1-C1-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S1-C2,Frontend_Bound,25.07,% Slots,,,0.00,5.29,
2.066131639,S1-C2,Bad_Speculation,15.89,% Slots,,,0.00,5.29,
2.066131639,S1-C2,Backend_Bound,26.94,% Slots,,,0.00,5.29,
2.066131639,S1-C2,Frontend_Bound.Frontend_Bandwidth,37.32,% Slots,,,0.00,5.29,
2.066131639,S1-C2,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066131639,S1-C2,Backend_Bound.Core_Bound,30.15,% Slots,,,0.00,4.91,<==
2.066131639,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.40,% Core_Clocks,,,0.00,5.29,
2.066131639,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.23,% Core_Clocks,,,0.00,5.29,
2.066131639,S1-C2-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S1-C3,Frontend_Bound,23.41,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.29,
2.066131639,S1-C3,Bad_Speculation,19.74,% Slots,,,0.00,5.29,
2.066131639,S1-C3,Backend_Bound,27.53,% Slots,,,0.00,5.29,
2.066131639,S1-C3,Bad_Speculation.Branch_Mispredicts,19.63,% Slots,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S1-C3,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,4.91,
2.066131639,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.37,% Clocks,,,0.00,5.28,<==
2.066131639,S1-C3-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S1-C4,Frontend_Bound,41.99,% Slots,,,0.00,5.29,
2.066131639,S1-C4,Bad_Speculation,12.55,% Slots,,,0.00,5.29,
2.066131639,S1-C4,Backend_Bound,19.71,% Slots,,,0.00,5.29,
2.066131639,S1-C4,Retiring,16.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066131639,S1-C4,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.29,
2.066131639,S1-C4,Frontend_Bound.Frontend_Bandwidth,45.28,% Slots,,,0.00,5.29,
2.066131639,S1-C4,Bad_Speculation.Branch_Mispredicts,12.44,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066131639,S1-C4,Backend_Bound.Memory_Bound,11.17,% Slots,,,0.00,4.91,
2.066131639,S1-C4,Retiring.Microcode_Sequencer,9.30,% Slots,,idq.ms_uops,0.00,5.29,
2.066131639,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.29,
2.066131639,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
2.066131639,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.43,% Clocks,,idq.ms_switches,0.00,5.29,
2.066131639,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.01,% Core_Clocks,,,0.00,5.3,
2.066131639,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.07,% Core_Clocks,,,0.00,5.29,<==
2.066131639,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
2.066131639,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
2.066131639,S1-C4-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S1-C5,Frontend_Bound,33.96,% Slots,,,0.00,5.29,
2.066131639,S1-C5,Bad_Speculation,14.23,% Slots,,,0.00,5.29,
2.066131639,S1-C5,Backend_Bound,24.29,% Slots,,,0.00,5.29,
2.066131639,S1-C5,Frontend_Bound.Frontend_Latency,23.92,% Slots,,rs_events.empty_end,0.00,5.29,<==
2.066131639,S1-C5,Bad_Speculation.Branch_Mispredicts,14.03,% Slots,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S1-C5,Backend_Bound.Memory_Bound,13.57,% Slots,,,0.00,4.91,
2.066131639,S1-C5,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,4.91,
2.066131639,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.29,
2.066131639,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
2.066131639,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
2.066131639,S1-C5-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S1-C6,Frontend_Bound,26.53,% Slots,,,0.00,5.29,
2.066131639,S1-C6,Bad_Speculation,12.86,% Slots,,,0.00,5.29,
2.066131639,S1-C6,Backend_Bound,27.81,% Slots,,,0.00,5.29,
2.066131639,S1-C6,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.29,
2.066131639,S1-C6,Backend_Bound.Memory_Bound,26.79,% Slots,,,0.00,4.92,
2.066131639,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
2.066131639,S1-C6-T0,MUX,4.92,%,,,0.00,100.0,
2.066131639,S1-C7,Frontend_Bound,20.33,% Slots,,,0.00,5.3,
2.066131639,S1-C7,Bad_Speculation,15.48,% Slots,,,0.00,5.3,
2.066131639,S1-C7,Backend_Bound,36.99,% Slots,,,0.00,5.3,
2.066131639,S1-C7,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066131639,S1-C7,Backend_Bound.Memory_Bound,13.57,% Slots,,,0.00,4.91,
2.066131639,S1-C7,Backend_Bound.Core_Bound,23.43,% Slots,,,0.00,4.91,
2.066131639,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.30,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
2.066131639,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.52,% Clocks,,,0.00,5.29,<==
2.066131639,S1-C7-T0,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C0-T1,MUX,4.90,%,,,0.00,100.0,
2.066131639,S0-C1-T1,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C2-T1,MUX,4.91,%,,,0.00,100.0,
2.066131639,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
2.066131639,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
2.066131639,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
2.066131639,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
2.066131639,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
2.066131639,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
2.066131639,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
2.066131639,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
2.066131639,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
2.066131639,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
2.066131639,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
2.066131639,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
2.066131639,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
4.346097444,S0-C0,Frontend_Bound,32.65,% Slots,,,0.00,5.26,
4.346097444,S0-C0,Backend_Bound,19.14,% Slots,,,0.00,5.26,
4.346097444,S0-C0,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.26,<==
4.346097444,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.26,
4.346097444,S0-C0,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.26,
4.346097444,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.26,
4.346097444,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
4.346097444,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.11,% Core_Clocks,,,0.00,5.27,
4.346097444,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
4.346097444,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C1,Frontend_Bound,32.73,% Slots,,,0.00,5.26,
4.346097444,S0-C1,Bad_Speculation,10.51,% Slots,,,0.00,5.26,
4.346097444,S0-C1,Backend_Bound,17.17,% Slots,,,0.00,5.26,
4.346097444,S0-C1,Frontend_Bound.Frontend_Latency,15.37,% Slots,,rs_events.empty_end,0.00,5.26,
4.346097444,S0-C1,Frontend_Bound.Frontend_Bandwidth,34.75,% Slots,,,0.00,5.26,
4.346097444,S0-C1,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S0-C1,Backend_Bound.Memory_Bound,33.54,% Slots,,,0.00,5.26,
4.346097444,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.26,
4.346097444,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
4.346097444,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.16,% Core_Clocks,,,0.00,5.27,<==
4.346097444,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.39,% Core_Clocks,,,0.00,5.27,
4.346097444,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C2,Frontend_Bound,27.14,% Slots,,,0.00,5.26,
4.346097444,S0-C2,Bad_Speculation,16.54,% Slots,,,0.00,5.26,
4.346097444,S0-C2,Backend_Bound,25.27,% Slots,,,0.00,5.26,
4.346097444,S0-C2,Retiring,20.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
4.346097444,S0-C2,Frontend_Bound.Frontend_Latency,22.28,% Slots,,rs_events.empty_end,0.00,5.26,<==
4.346097444,S0-C2,Bad_Speculation.Branch_Mispredicts,15.97,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S0-C2,Backend_Bound.Memory_Bound,24.23,% Slots,,,0.00,5.26,
4.346097444,S0-C2,Retiring.Microcode_Sequencer,3.83,% Slots,,idq.ms_uops,0.00,5.26,
4.346097444,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,0.00,5.26,
4.346097444,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
4.346097444,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.40,% Clocks,,idq.ms_switches,0.00,5.26,
4.346097444,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
4.346097444,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C3,Frontend_Bound,28.60,% Slots,,,0.00,5.26,
4.346097444,S0-C3,Backend_Bound,41.34,% Slots,,,0.00,5.26,
4.346097444,S0-C3,Retiring,29.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
4.346097444,S0-C3,Frontend_Bound.Frontend_Latency,15.43,% Slots,,rs_events.empty_end,0.00,5.26,
4.346097444,S0-C3,Backend_Bound.Memory_Bound,54.72,% Slots,,,0.00,5.26,
4.346097444,S0-C3,Retiring.Microcode_Sequencer,4.61,% Slots,,idq.ms_uops,0.00,5.26,
4.346097444,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.36,% Clocks,,,0.00,5.26,
4.346097444,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
4.346097444,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.26,
4.346097444,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
4.346097444,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C4,Frontend_Bound,35.02,% Slots,,,0.00,5.26,
4.346097444,S0-C4,Bad_Speculation,10.17,% Slots,,,0.00,5.26,
4.346097444,S0-C4,Backend_Bound,26.79,% Slots,,,0.00,5.26,
4.346097444,S0-C4,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
4.346097444,S0-C4,Frontend_Bound.Frontend_Latency,55.32,% Slots,,rs_events.empty_end,0.00,5.26,<==
4.346097444,S0-C4,Frontend_Bound.Frontend_Bandwidth,39.22,% Slots,,,0.00,5.26,
4.346097444,S0-C4,Bad_Speculation.Branch_Mispredicts,9.74,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S0-C4,Backend_Bound.Memory_Bound,96.21,% Slots,,,0.00,5.26,
4.346097444,S0-C4,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.26,
4.346097444,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.26,
4.346097444,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
4.346097444,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.12,% Clocks,,idq.ms_switches,0.00,5.26,
4.346097444,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.49,% Core_Clocks,,,0.00,5.26,
4.346097444,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.64,% Core_Clocks,,,0.00,5.27,
4.346097444,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,23.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
4.346097444,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,25.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
4.346097444,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
4.346097444,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C5,Frontend_Bound,34.76,% Slots,,,0.00,5.26,
4.346097444,S0-C5,Backend_Bound,34.84,% Slots,,,0.00,5.26,<==
4.346097444,S0-C5,Retiring,23.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
4.346097444,S0-C5,Frontend_Bound.Frontend_Latency,30.20,% Slots,,rs_events.empty_end,0.00,5.26,
4.346097444,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.71,% Slots,,,0.00,5.26,
4.346097444,S0-C5,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.26,
4.346097444,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.26,
4.346097444,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
4.346097444,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.26,
4.346097444,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.71,% Core_Clocks,,,0.00,5.27,
4.346097444,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C6,Frontend_Bound,30.78,% Slots,,,0.00,5.26,
4.346097444,S0-C6,Bad_Speculation,12.66,% Slots,,,0.00,5.26,
4.346097444,S0-C6,Backend_Bound,25.34,% Slots,,,0.00,5.26,
4.346097444,S0-C6,Retiring,21.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
4.346097444,S0-C6,Frontend_Bound.Frontend_Latency,26.80,% Slots,,rs_events.empty_end,0.00,5.26,<==
4.346097444,S0-C6,Bad_Speculation.Branch_Mispredicts,12.10,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S0-C6,Backend_Bound.Memory_Bound,69.03,% Slots,,,0.00,5.26,
4.346097444,S0-C6,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.26,
4.346097444,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.41,% Clocks,,,0.00,5.26,
4.346097444,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.26,
4.346097444,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,21.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
4.346097444,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C7,Frontend_Bound,30.65,% Slots,,,0.00,5.26,<==
4.346097444,S0-C7,Bad_Speculation,12.60,% Slots,,,0.00,5.26,
4.346097444,S0-C7,Backend_Bound,30.48,% Slots,,,0.00,5.26,
4.346097444,S0-C7,Retiring,20.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
4.346097444,S0-C7,Frontend_Bound.Frontend_Latency,26.60,% Slots,,rs_events.empty_end,0.00,5.26,
4.346097444,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.21,% Slots,,,0.00,5.26,
4.346097444,S0-C7,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S0-C7,Backend_Bound.Memory_Bound,66.78,% Slots,,,0.00,5.26,
4.346097444,S0-C7,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.27,
4.346097444,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.26,
4.346097444,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
4.346097444,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.26,
4.346097444,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.44,% Core_Clocks,,,0.00,5.26,
4.346097444,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.03,% Core_Clocks,,,0.00,5.26,
4.346097444,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,19.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
4.346097444,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
4.346097444,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C0,Frontend_Bound,23.02,% Slots,,,0.00,5.27,
4.346097444,S1-C0,Backend_Bound,46.09,% Slots,,,0.00,5.27,
4.346097444,S1-C0,Backend_Bound.Memory_Bound,26.14,% Slots,,,0.00,5.26,<==
4.346097444,S1-C0,Backend_Bound.Core_Bound,19.96,% Slots,,,0.00,5.26,
4.346097444,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
4.346097444,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
4.346097444,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C1,Frontend_Bound,22.98,% Slots,,,0.00,5.26,
4.346097444,S1-C1,Backend_Bound,53.01,% Slots,,,0.00,5.26,
4.346097444,S1-C1,Backend_Bound.Memory_Bound,29.57,% Slots,,,0.00,5.26,<==
4.346097444,S1-C1,Backend_Bound.Core_Bound,23.45,% Slots,,,0.00,5.26,
4.346097444,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
4.346097444,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
4.346097444,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.66,% Clocks,,,0.00,5.26,
4.346097444,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C2,Frontend_Bound,39.08,% Slots,,,0.00,5.26,
4.346097444,S1-C2,Bad_Speculation,12.77,% Slots,,,0.00,5.26,
4.346097444,S1-C2,Backend_Bound,10.22,% Slots,,,0.00,5.26,
4.346097444,S1-C2,Frontend_Bound.Frontend_Latency,24.02,% Slots,,rs_events.empty_end,0.00,5.26,<==
4.346097444,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.52,% Slots,,,0.00,5.26,
4.346097444,S1-C2,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.26,
4.346097444,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.85,% Core_Clocks,,,0.00,5.27,
4.346097444,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C3,Frontend_Bound,30.86,% Slots,,,0.00,5.26,
4.346097444,S1-C3,Bad_Speculation,16.15,% Slots,,,0.00,5.26,
4.346097444,S1-C3,Backend_Bound,21.13,% Slots,,,0.00,5.26,
4.346097444,S1-C3,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.26,
4.346097444,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.51,% Slots,,,0.00,5.26,
4.346097444,S1-C3,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S1-C3,Backend_Bound.Memory_Bound,11.94,% Slots,,,0.00,5.26,
4.346097444,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
4.346097444,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.30,% Core_Clocks,,,0.00,5.27,
4.346097444,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
4.346097444,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
4.346097444,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C4,Frontend_Bound,27.85,% Slots,,,0.00,5.27,
4.346097444,S1-C4,Bad_Speculation,24.46,% Slots,,,0.00,5.27,
4.346097444,S1-C4,Backend_Bound,15.36,% Slots,,,0.00,5.27,
4.346097444,S1-C4,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.26,
4.346097444,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.26,
4.346097444,S1-C4,Bad_Speculation.Branch_Mispredicts,22.47,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
4.346097444,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C5,Frontend_Bound,29.80,% Slots,,,0.00,5.26,
4.346097444,S1-C5,Bad_Speculation,15.64,% Slots,,,0.00,5.26,
4.346097444,S1-C5,Backend_Bound,18.03,% Slots,,,0.00,5.26,
4.346097444,S1-C5,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.26,<==
4.346097444,S1-C5,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S1-C5,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.26,
4.346097444,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.26,
4.346097444,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
4.346097444,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
4.346097444,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C6,Frontend_Bound,28.54,% Slots,,,0.00,5.26,
4.346097444,S1-C6,Bad_Speculation,14.61,% Slots,,,0.00,5.26,
4.346097444,S1-C6,Backend_Bound,19.80,% Slots,,,0.00,5.26,
4.346097444,S1-C6,Frontend_Bound.Frontend_Latency,21.97,% Slots,,rs_events.empty_end,0.00,5.26,
4.346097444,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.26,
4.346097444,S1-C6,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.26,
4.346097444,S1-C6,Backend_Bound.Memory_Bound,22.23,% Slots,,,0.00,5.26,
4.346097444,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.26,
4.346097444,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
4.346097444,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.45,% Core_Clocks,,,0.00,5.27,
4.346097444,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.20,% Core_Clocks,,,0.00,5.26,
4.346097444,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
4.346097444,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
4.346097444,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C7,Frontend_Bound,20.69,% Slots,,,0.00,5.26,
4.346097444,S1-C7,Backend_Bound,49.55,% Slots,,,0.00,5.26,
4.346097444,S1-C7,Retiring,32.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
4.346097444,S1-C7,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.26,
4.346097444,S1-C7,Backend_Bound.Memory_Bound,44.72,% Slots,,,0.00,5.26,<==
4.346097444,S1-C7,Retiring.Microcode_Sequencer,3.70,% Slots,,idq.ms_uops,0.00,5.26,
4.346097444,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.26,
4.346097444,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
4.346097444,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.26,
4.346097444,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
4.346097444,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
4.346097444,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
4.346097444,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
4.346097444,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
5.859011331,S0-C0,Frontend_Bound,33.82,% Slots,,,0.00,5.29,<==
5.859011331,S0-C0,Backend_Bound,13.92,% Slots,,,0.00,5.29,
5.859011331,S0-C0,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.29,
5.859011331,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.29,
5.859011331,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.29,
5.859011331,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.38,% Core_Clocks,,,0.00,5.29,
5.859011331,S0-C0-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C1,Frontend_Bound,34.04,% Slots,,,0.00,5.29,
5.859011331,S0-C1,Backend_Bound,41.47,% Slots,,,0.00,5.29,
5.859011331,S0-C1,Retiring,16.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.859011331,S0-C1,Frontend_Bound.Frontend_Latency,40.10,% Slots,,rs_events.empty_end,0.00,5.29,
5.859011331,S0-C1,Backend_Bound.Memory_Bound,42.25,% Slots,,,0.00,5.29,<==
5.859011331,S0-C1,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.29,
5.859011331,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.29,
5.859011331,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.31,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
5.859011331,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S0-C1-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C2,Frontend_Bound,27.77,% Slots,,,0.00,5.29,
5.859011331,S0-C2,Backend_Bound,47.96,% Slots,,,0.00,5.29,
5.859011331,S0-C2,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S0-C2,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.29,
5.859011331,S0-C2,Frontend_Bound.Frontend_Bandwidth,30.88,% Slots,,,0.00,5.29,
5.859011331,S0-C2,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.29,
5.859011331,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.08,% Core_Clocks,,,0.00,5.29,
5.859011331,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
5.859011331,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S0-C2-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C3,Frontend_Bound,33.37,% Slots,,,0.00,5.29,
5.859011331,S0-C3,Backend_Bound,31.17,% Slots,,,0.00,5.29,
5.859011331,S0-C3,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S0-C3,Frontend_Bound.Frontend_Latency,24.72,% Slots,,rs_events.empty_end,0.00,5.29,<==
5.859011331,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.62,% Slots,,,0.00,5.29,
5.859011331,S0-C3,Backend_Bound.Memory_Bound,60.83,% Slots,,,0.00,5.29,
5.859011331,S0-C3,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.29,
5.859011331,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
5.859011331,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S0-C3-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C4,Frontend_Bound,33.08,% Slots,,,0.00,5.29,
5.859011331,S0-C4,Backend_Bound,43.80,% Slots,,,0.00,5.29,
5.859011331,S0-C4,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.859011331,S0-C4,Frontend_Bound.Frontend_Latency,48.05,% Slots,,rs_events.empty_end,0.00,5.28,
5.859011331,S0-C4,Backend_Bound.Memory_Bound,35.71,% Slots,,,0.00,5.28,<==
5.859011331,S0-C4,Retiring.Microcode_Sequencer,14.33,% Slots,,idq.ms_uops,0.00,5.29,
5.859011331,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.29,
5.859011331,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
5.859011331,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S0-C4-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C5,Frontend_Bound,32.64,% Slots,,,0.00,5.29,
5.859011331,S0-C5,Backend_Bound,43.18,% Slots,,,0.00,5.29,
5.859011331,S0-C5,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S0-C5,Frontend_Bound.Frontend_Latency,45.48,% Slots,,rs_events.empty_end,0.00,5.28,
5.859011331,S0-C5,Backend_Bound.Memory_Bound,32.65,% Slots,,,0.00,5.28,<==
5.859011331,S0-C5,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.28,
5.859011331,S0-C5,Retiring.Microcode_Sequencer,14.91,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.29,
5.859011331,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
5.859011331,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.85,% Clocks,,,0.00,5.29,
5.859011331,S0-C5-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C6,Frontend_Bound,34.43,% Slots,,,0.00,5.29,
5.859011331,S0-C6,Backend_Bound,41.16,% Slots,,,0.00,5.29,
5.859011331,S0-C6,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.859011331,S0-C6,Frontend_Bound.Frontend_Latency,40.52,% Slots,,rs_events.empty_end,0.00,5.28,
5.859011331,S0-C6,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.28,<==
5.859011331,S0-C6,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.28,
5.859011331,S0-C6,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.29,
5.859011331,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.29,
5.859011331,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
5.859011331,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.84,% Clocks,,,0.00,5.29,
5.859011331,S0-C6-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C7,Frontend_Bound,34.17,% Slots,,,0.00,5.29,
5.859011331,S0-C7,Backend_Bound,41.45,% Slots,,,0.00,5.29,
5.859011331,S0-C7,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S0-C7,Frontend_Bound.Frontend_Latency,47.63,% Slots,,rs_events.empty_end,0.00,5.29,
5.859011331,S0-C7,Backend_Bound.Memory_Bound,31.45,% Slots,,,0.00,5.29,
5.859011331,S0-C7,Backend_Bound.Core_Bound,10.00,% Slots,,,0.00,5.29,
5.859011331,S0-C7,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.29,
5.859011331,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
5.859011331,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.24,% Clocks,,,0.00,5.28,
5.859011331,S0-C7-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S1-C0,Frontend_Bound,35.63,% Slots,,,0.00,5.29,
5.859011331,S1-C0,Backend_Bound,41.54,% Slots,,,0.00,5.29,
5.859011331,S1-C0,Retiring,22.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S1-C0,Frontend_Bound.Frontend_Latency,34.29,% Slots,,rs_events.empty_end,0.00,5.29,
5.859011331,S1-C0,Backend_Bound.Memory_Bound,15.57,% Slots,,,0.00,5.29,
5.859011331,S1-C0,Backend_Bound.Core_Bound,25.97,% Slots,,,0.00,5.29,
5.859011331,S1-C0,Retiring.Microcode_Sequencer,11.21,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.22,% Clocks,,,0.00,5.28,
5.859011331,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.03,% Clocks,,idq.ms_switches,0.00,5.28,
5.859011331,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
5.859011331,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.07,% Clocks,,,0.00,5.29,<==
5.859011331,S1-C0-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S1-C1,Frontend_Bound,33.65,% Slots,,,0.00,5.29,
5.859011331,S1-C1,Backend_Bound,43.15,% Slots,,,0.00,5.29,
5.859011331,S1-C1,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.859011331,S1-C1,Frontend_Bound.Frontend_Latency,32.26,% Slots,,rs_events.empty_end,0.00,5.28,
5.859011331,S1-C1,Backend_Bound.Memory_Bound,27.24,% Slots,,,0.00,5.28,<==
5.859011331,S1-C1,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.28,
5.859011331,S1-C1,Retiring.Microcode_Sequencer,15.21,% Slots,,idq.ms_uops,0.00,5.29,
5.859011331,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,0.00,5.29,
5.859011331,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.93,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
5.859011331,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.98,% Clocks,,,0.00,5.29,
5.859011331,S1-C1-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S1-C2,Frontend_Bound,34.26,% Slots,,,0.00,5.29,
5.859011331,S1-C2,Backend_Bound,42.75,% Slots,,,0.00,5.29,
5.859011331,S1-C2,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S1-C2,Frontend_Bound.Frontend_Latency,34.03,% Slots,,rs_events.empty_end,0.00,5.28,
5.859011331,S1-C2,Backend_Bound.Memory_Bound,26.14,% Slots,,,0.00,5.28,
5.859011331,S1-C2,Backend_Bound.Core_Bound,16.61,% Slots,,,0.00,5.28,
5.859011331,S1-C2,Retiring.Microcode_Sequencer,14.42,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.39,% Clocks,,,0.00,5.28,
5.859011331,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
5.859011331,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S1-C2-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S1-C3,Frontend_Bound,32.30,% Slots,,,0.00,5.29,
5.859011331,S1-C3,Backend_Bound,44.09,% Slots,,,0.00,5.29,
5.859011331,S1-C3,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S1-C3,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.29,
5.859011331,S1-C3,Backend_Bound.Memory_Bound,27.00,% Slots,,,0.00,5.29,
5.859011331,S1-C3,Backend_Bound.Core_Bound,17.09,% Slots,,,0.00,5.29,
5.859011331,S1-C3,Retiring.Microcode_Sequencer,15.33,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.37,% Clocks,,,0.00,5.29,
5.859011331,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
5.859011331,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S1-C3-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S1-C4,Frontend_Bound,34.78,% Slots,,,0.00,5.29,
5.859011331,S1-C4,Backend_Bound,42.78,% Slots,,,0.00,5.29,
5.859011331,S1-C4,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S1-C4,Frontend_Bound.Frontend_Latency,26.60,% Slots,,rs_events.empty_end,0.00,5.28,
5.859011331,S1-C4,Backend_Bound.Memory_Bound,26.76,% Slots,,,0.00,5.28,
5.859011331,S1-C4,Backend_Bound.Core_Bound,16.02,% Slots,,,0.00,5.28,
5.859011331,S1-C4,Retiring.Microcode_Sequencer,14.58,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,28.89,% Clocks,,,0.00,5.28,
5.859011331,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.28,
5.859011331,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
5.859011331,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.84,% Clocks,,,0.00,5.29,
5.859011331,S1-C4-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S1-C5,Frontend_Bound,34.46,% Slots,,,0.00,5.28,
5.859011331,S1-C5,Backend_Bound,42.90,% Slots,,,0.00,5.28,
5.859011331,S1-C5,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.859011331,S1-C5,Frontend_Bound.Frontend_Latency,28.45,% Slots,,rs_events.empty_end,0.00,5.28,
5.859011331,S1-C5,Backend_Bound.Memory_Bound,26.18,% Slots,,,0.00,5.28,
5.859011331,S1-C5,Backend_Bound.Core_Bound,16.72,% Slots,,,0.00,5.28,
5.859011331,S1-C5,Retiring.Microcode_Sequencer,14.68,% Slots,,idq.ms_uops,0.00,5.28,
5.859011331,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.28,
5.859011331,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.28,
5.859011331,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
5.859011331,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S1-C5-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S1-C6,Frontend_Bound,35.56,% Slots,,,0.00,5.29,
5.859011331,S1-C6,Backend_Bound,40.74,% Slots,,,0.00,5.29,
5.859011331,S1-C6,Retiring,18.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.859011331,S1-C6,Frontend_Bound.Frontend_Latency,30.80,% Slots,,rs_events.empty_end,0.00,5.28,
5.859011331,S1-C6,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.28,<==
5.859011331,S1-C6,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.28,
5.859011331,S1-C6,Retiring.Microcode_Sequencer,15.71,% Slots,,idq.ms_uops,0.00,5.29,
5.859011331,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.29,
5.859011331,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
5.859011331,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.29,
5.859011331,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
5.859011331,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.03,% Clocks,,,0.00,5.29,
5.859011331,S1-C6-T0,MUX,5.28,%,,,0.00,100.0,
5.859011331,S1-C7,Backend_Bound,44.10,% Slots,,,0.00,5.28,
5.859011331,S1-C7,Retiring,26.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.859011331,S1-C7,Retiring.Microcode_Sequencer,9.05,% Slots,,idq.ms_uops,0.00,5.29,
5.859011331,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.28,
5.859011331,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
5.859011331,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
5.859011331,S1-C7-T0,MUX,5.27,%,,,0.00,100.0,
5.859011331,S0-C0-T1,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C1-T1,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C2-T1,MUX,5.28,%,,,0.00,100.0,
5.859011331,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
5.859011331,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
5.859011331,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
5.859011331,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
5.859011331,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
5.859011331,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
5.859011331,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
5.859011331,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
5.859011331,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
5.859011331,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
5.859011331,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
5.859011331,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
5.859011331,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
7.375237409,S0-C0,Frontend_Bound,34.59,% Slots,,,0.00,5.29,<==
7.375237409,S0-C0,Backend_Bound,13.94,% Slots,,,0.00,5.29,
7.375237409,S0-C0,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.51,% Slots,,,0.00,5.29,
7.375237409,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.16,
7.375237409,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
7.375237409,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.59,% Core_Clocks,,,0.00,5.29,
7.375237409,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
7.375237409,S0-C1,Frontend_Bound,37.17,% Slots,,,0.00,5.29,
7.375237409,S0-C1,Backend_Bound,37.33,% Slots,,,0.00,5.29,<==
7.375237409,S0-C1,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
7.375237409,S0-C1,Frontend_Bound.Frontend_Latency,21.77,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S0-C1,Backend_Bound.Memory_Bound,19.38,% Slots,,,0.00,5.29,
7.375237409,S0-C1,Backend_Bound.Core_Bound,17.95,% Slots,,,0.00,5.29,
7.375237409,S0-C1,Retiring.Microcode_Sequencer,12.95,% Slots,,idq.ms_uops,0.00,5.15,
7.375237409,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.15,
7.375237409,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
7.375237409,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.08,
7.375237409,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
7.375237409,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
7.375237409,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.73,% Clocks,,,0.00,5.28,
7.375237409,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
7.375237409,S0-C2,Frontend_Bound,38.06,% Slots,,,0.00,5.29,
7.375237409,S0-C2,Backend_Bound,38.78,% Slots,,,0.00,5.29,
7.375237409,S0-C2,Retiring,20.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
7.375237409,S0-C2,Frontend_Bound.Frontend_Latency,22.67,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.75,% Slots,,,0.00,5.29,
7.375237409,S0-C2,Backend_Bound.Memory_Bound,29.15,% Slots,,,0.00,5.29,
7.375237409,S0-C2,Retiring.Microcode_Sequencer,14.66,% Slots,,idq.ms_uops,0.00,5.15,
7.375237409,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.16,
7.375237409,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
7.375237409,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.09,
7.375237409,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.68,% Core_Clocks,,,0.00,5.29,
7.375237409,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
7.375237409,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
7.375237409,S0-C3,Frontend_Bound,36.03,% Slots,,,0.00,5.29,
7.375237409,S0-C3,Backend_Bound,30.52,% Slots,,,0.00,5.29,
7.375237409,S0-C3,Retiring,40.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
7.375237409,S0-C3,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S0-C3,Frontend_Bound.Frontend_Bandwidth,32.87,% Slots,,,0.00,5.29,
7.375237409,S0-C3,Backend_Bound.Memory_Bound,13.08,% Slots,,,0.00,5.29,
7.375237409,S0-C3,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.29,
7.375237409,S0-C3,Retiring.Microcode_Sequencer,19.29,% Slots,,idq.ms_uops,0.00,5.15,<==
7.375237409,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.16,
7.375237409,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
7.375237409,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.09,
7.375237409,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.21,% Core_Clocks,,,0.00,5.29,
7.375237409,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
7.375237409,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
7.375237409,S0-C4,Frontend_Bound,41.86,% Slots,,,0.00,5.29,
7.375237409,S0-C4,Backend_Bound,36.80,% Slots,,,0.00,5.29,
7.375237409,S0-C4,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
7.375237409,S0-C4,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S0-C4,Frontend_Bound.Frontend_Bandwidth,37.96,% Slots,,,0.00,5.29,
7.375237409,S0-C4,Backend_Bound.Memory_Bound,22.38,% Slots,,,0.00,5.29,
7.375237409,S0-C4,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.29,
7.375237409,S0-C4,Retiring.Microcode_Sequencer,11.92,% Slots,,idq.ms_uops,0.00,5.15,
7.375237409,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.16,
7.375237409,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
7.375237409,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.76,% Clocks,,idq.ms_switches,0.00,5.09,
7.375237409,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.23,% Core_Clocks,,,0.00,5.29,<==
7.375237409,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
7.375237409,S0-C5,Frontend_Bound,34.43,% Slots,,,0.00,5.29,
7.375237409,S0-C5,Backend_Bound,40.83,% Slots,,,0.00,5.29,
7.375237409,S0-C5,Retiring,19.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
7.375237409,S0-C5,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.29,
7.375237409,S0-C5,Backend_Bound.Memory_Bound,25.97,% Slots,,,0.00,5.29,<==
7.375237409,S0-C5,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.29,
7.375237409,S0-C5,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.16,
7.375237409,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.16,
7.375237409,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
7.375237409,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.09,
7.375237409,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.32,% Core_Clocks,,,0.00,5.29,
7.375237409,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
7.375237409,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.78,% Clocks,,,0.00,5.28,
7.375237409,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
7.375237409,S0-C6,Frontend_Bound,38.38,% Slots,,,0.00,5.29,
7.375237409,S0-C6,Backend_Bound,38.27,% Slots,,,0.00,5.29,
7.375237409,S0-C6,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
7.375237409,S0-C6,Frontend_Bound.Frontend_Latency,21.90,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S0-C6,Frontend_Bound.Frontend_Bandwidth,28.56,% Slots,,,0.00,5.29,
7.375237409,S0-C6,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.29,
7.375237409,S0-C6,Backend_Bound.Core_Bound,16.78,% Slots,,,0.00,5.29,
7.375237409,S0-C6,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.16,
7.375237409,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.16,
7.375237409,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
7.375237409,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.42,% Clocks,,idq.ms_switches,0.00,5.09,
7.375237409,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.38,% Core_Clocks,,,0.00,5.29,<==
7.375237409,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
7.375237409,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
7.375237409,S0-C7,Frontend_Bound,39.38,% Slots,,,0.00,5.3,<==
7.375237409,S0-C7,Backend_Bound,36.97,% Slots,,,0.00,5.3,
7.375237409,S0-C7,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
7.375237409,S0-C7,Frontend_Bound.Frontend_Latency,21.51,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.67,% Slots,,,0.00,5.29,
7.375237409,S0-C7,Backend_Bound.Memory_Bound,23.11,% Slots,,,0.00,5.29,
7.375237409,S0-C7,Backend_Bound.Core_Bound,13.87,% Slots,,,0.00,5.29,
7.375237409,S0-C7,Retiring.Microcode_Sequencer,13.68,% Slots,,idq.ms_uops,0.00,5.16,
7.375237409,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.17,
7.375237409,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
7.375237409,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.1,
7.375237409,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.01,% Core_Clocks,,,0.00,5.29,
7.375237409,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
7.375237409,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
7.375237409,S1-C0,Backend_Bound,45.77,% Slots,,,0.00,5.29,
7.375237409,S1-C0,Retiring,24.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
7.375237409,S1-C0,Backend_Bound.Memory_Bound,63.34,% Slots,,,0.00,5.29,
7.375237409,S1-C0,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.16,
7.375237409,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.35,% Clocks,,idq.ms_switches,0.00,5.1,
7.375237409,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
7.375237409,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
7.375237409,S1-C1,Frontend_Bound,33.81,% Slots,,,0.00,5.29,
7.375237409,S1-C1,Backend_Bound,42.46,% Slots,,,0.00,5.29,
7.375237409,S1-C1,Retiring,19.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
7.375237409,S1-C1,Frontend_Bound.Frontend_Latency,32.01,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S1-C1,Backend_Bound.Memory_Bound,24.57,% Slots,,,0.00,5.29,
7.375237409,S1-C1,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.29,
7.375237409,S1-C1,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.17,
7.375237409,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.17,
7.375237409,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
7.375237409,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.14,% Clocks,,idq.ms_switches,0.00,5.1,
7.375237409,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
7.375237409,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.94,% Clocks,,,0.00,5.27,
7.375237409,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
7.375237409,S1-C2,Frontend_Bound,34.28,% Slots,,,0.00,5.29,
7.375237409,S1-C2,Backend_Bound,41.86,% Slots,,,0.00,5.29,
7.375237409,S1-C2,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
7.375237409,S1-C2,Frontend_Bound.Frontend_Latency,27.76,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S1-C2,Backend_Bound.Memory_Bound,24.25,% Slots,,,0.00,5.29,
7.375237409,S1-C2,Backend_Bound.Core_Bound,17.61,% Slots,,,0.00,5.29,
7.375237409,S1-C2,Retiring.Microcode_Sequencer,13.69,% Slots,,idq.ms_uops,0.00,5.17,
7.375237409,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.17,
7.375237409,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
7.375237409,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.11,
7.375237409,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
7.375237409,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.43,% Clocks,,,0.00,5.28,
7.375237409,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
7.375237409,S1-C3,Frontend_Bound,33.35,% Slots,,,0.00,5.3,
7.375237409,S1-C3,Backend_Bound,43.10,% Slots,,,0.00,5.3,
7.375237409,S1-C3,Retiring,20.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
7.375237409,S1-C3,Frontend_Bound.Frontend_Latency,29.92,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S1-C3,Backend_Bound.Memory_Bound,25.58,% Slots,,,0.00,5.29,
7.375237409,S1-C3,Backend_Bound.Core_Bound,17.51,% Slots,,,0.00,5.29,
7.375237409,S1-C3,Retiring.Microcode_Sequencer,16.18,% Slots,,idq.ms_uops,0.00,5.17,
7.375237409,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.17,
7.375237409,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
7.375237409,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.75,% Clocks,,idq.ms_switches,0.00,5.11,
7.375237409,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
7.375237409,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.24,% Clocks,,,0.00,5.28,
7.375237409,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
7.375237409,S1-C4,Frontend_Bound,32.32,% Slots,,,0.00,5.3,
7.375237409,S1-C4,Backend_Bound,45.45,% Slots,,,0.00,5.3,
7.375237409,S1-C4,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
7.375237409,S1-C4,Frontend_Bound.Frontend_Latency,27.98,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S1-C4,Backend_Bound.Memory_Bound,31.86,% Slots,,,0.00,5.29,
7.375237409,S1-C4,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.29,
7.375237409,S1-C4,Retiring.Microcode_Sequencer,15.05,% Slots,,idq.ms_uops,0.00,5.17,
7.375237409,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.18,
7.375237409,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
7.375237409,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.93,% Clocks,,idq.ms_switches,0.00,5.11,
7.375237409,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
7.375237409,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
7.375237409,S1-C5,Frontend_Bound,32.68,% Slots,,,0.00,5.3,
7.375237409,S1-C5,Backend_Bound,45.05,% Slots,,,0.00,5.3,
7.375237409,S1-C5,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
7.375237409,S1-C5,Frontend_Bound.Frontend_Latency,27.76,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S1-C5,Backend_Bound.Memory_Bound,28.74,% Slots,,,0.00,5.29,
7.375237409,S1-C5,Backend_Bound.Core_Bound,16.32,% Slots,,,0.00,5.29,
7.375237409,S1-C5,Retiring.Microcode_Sequencer,15.60,% Slots,,idq.ms_uops,0.00,5.18,
7.375237409,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.18,
7.375237409,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
7.375237409,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.36,% Clocks,,idq.ms_switches,0.00,5.11,
7.375237409,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
7.375237409,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.57,% Clocks,,,0.00,5.28,
7.375237409,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
7.375237409,S1-C6,Frontend_Bound,32.64,% Slots,,,0.00,5.29,
7.375237409,S1-C6,Backend_Bound,43.50,% Slots,,,0.00,5.29,
7.375237409,S1-C6,Retiring,19.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
7.375237409,S1-C6,Frontend_Bound.Frontend_Latency,31.38,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S1-C6,Backend_Bound.Memory_Bound,29.30,% Slots,,,0.00,5.29,
7.375237409,S1-C6,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.29,
7.375237409,S1-C6,Retiring.Microcode_Sequencer,16.25,% Slots,,idq.ms_uops,0.00,5.18,
7.375237409,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.18,
7.375237409,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
7.375237409,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.11,
7.375237409,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
7.375237409,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.375237409,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.34,% Clocks,,,0.00,5.27,
7.375237409,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
7.375237409,S1-C7,Frontend_Bound,25.83,% Slots,,,0.00,5.29,
7.375237409,S1-C7,Backend_Bound,46.36,% Slots,,,0.00,5.29,
7.375237409,S1-C7,Retiring,30.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
7.375237409,S1-C7,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.29,
7.375237409,S1-C7,Backend_Bound.Memory_Bound,34.34,% Slots,,,0.00,5.29,<==
7.375237409,S1-C7,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.29,
7.375237409,S1-C7,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,5.19,
7.375237409,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.12,
7.375237409,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
7.375237409,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
7.375237409,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
7.375237409,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
7.375237409,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
7.375237409,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
7.375237409,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
7.375237409,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
7.375237409,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
7.375237409,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
7.375237409,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
7.375237409,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
7.375237409,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
7.375237409,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
7.375237409,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
7.375237409,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
7.375237409,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
7.375237409,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
7.375237409,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
9.599751713,S0-C0,Frontend_Bound,34.66,% Slots,,,0.00,5.19,
9.599751713,S0-C0,Backend_Bound,20.49,% Slots,,,0.00,5.19,
9.599751713,S0-C0,Frontend_Bound.Frontend_Latency,20.82,% Slots,,rs_events.empty_end,0.00,5.19,<==
9.599751713,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.19,
9.599751713,S0-C0,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.19,
9.599751713,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.21,
9.599751713,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.10,% Core_Clocks,,,0.00,5.21,
9.599751713,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C1,Frontend_Bound,39.40,% Slots,,,0.00,5.19,
9.599751713,S0-C1,Backend_Bound,37.83,% Slots,,,0.00,5.19,
9.599751713,S0-C1,Retiring,16.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S0-C1,Frontend_Bound.Frontend_Latency,31.45,% Slots,,rs_events.empty_end,0.00,5.19,<==
9.599751713,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.19,
9.599751713,S0-C1,Backend_Bound.Memory_Bound,24.57,% Slots,,,0.00,5.19,
9.599751713,S0-C1,Backend_Bound.Core_Bound,13.26,% Slots,,,0.00,5.19,
9.599751713,S0-C1,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.62,% Clocks,,,0.00,5.21,
9.599751713,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.21,
9.599751713,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.94,% Core_Clocks,,,0.00,5.21,
9.599751713,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
9.599751713,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
9.599751713,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.42,% Clocks,,,0.00,5.22,
9.599751713,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C2,Frontend_Bound,34.40,% Slots,,,0.00,5.19,
9.599751713,S0-C2,Backend_Bound,41.84,% Slots,,,0.00,5.19,
9.599751713,S0-C2,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S0-C2,Frontend_Bound.Frontend_Latency,35.60,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S0-C2,Backend_Bound.Memory_Bound,25.38,% Slots,,,0.00,5.19,
9.599751713,S0-C2,Backend_Bound.Core_Bound,16.46,% Slots,,,0.00,5.19,
9.599751713,S0-C2,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.07,% Clocks,,idq.ms_switches,0.00,5.21,
9.599751713,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
9.599751713,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
9.599751713,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C3,Frontend_Bound,35.44,% Slots,,,0.00,5.19,
9.599751713,S0-C3,Backend_Bound,40.63,% Slots,,,0.00,5.19,
9.599751713,S0-C3,Retiring,15.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S0-C3,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S0-C3,Backend_Bound.Memory_Bound,14.88,% Slots,,,0.00,5.19,
9.599751713,S0-C3,Backend_Bound.Core_Bound,25.75,% Slots,,,0.00,5.19,
9.599751713,S0-C3,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.2,
9.599751713,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.2,
9.599751713,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
9.599751713,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
9.599751713,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.61,% Clocks,,,0.00,5.22,<==
9.599751713,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C4,Frontend_Bound,35.74,% Slots,,,0.00,5.19,
9.599751713,S0-C4,Backend_Bound,40.35,% Slots,,,0.00,5.19,<==
9.599751713,S0-C4,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S0-C4,Frontend_Bound.Frontend_Latency,27.33,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S0-C4,Backend_Bound.Memory_Bound,22.46,% Slots,,,0.00,5.19,
9.599751713,S0-C4,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.19,
9.599751713,S0-C4,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.2,
9.599751713,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.30,% Clocks,,idq.ms_switches,0.00,5.2,
9.599751713,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
9.599751713,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
9.599751713,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.44,% Clocks,,,0.00,5.22,
9.599751713,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C5,Frontend_Bound,28.34,% Slots,,,0.00,5.19,
9.599751713,S0-C5,Backend_Bound,13.91,% Slots,,,0.00,5.19,
9.599751713,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.63,% Slots,,,0.00,5.19,
9.599751713,S0-C5,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.19,
9.599751713,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,91.73,% Core_Clocks,,,0.00,5.21,<==
9.599751713,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.34,% Clocks,,,0.00,5.22,
9.599751713,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C6,Frontend_Bound,36.11,% Slots,,,0.00,5.19,
9.599751713,S0-C6,Backend_Bound,40.38,% Slots,,,0.00,5.19,
9.599751713,S0-C6,Retiring,16.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S0-C6,Frontend_Bound.Frontend_Latency,27.54,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S0-C6,Backend_Bound.Memory_Bound,23.63,% Slots,,,0.00,5.19,
9.599751713,S0-C6,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.19,
9.599751713,S0-C6,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.21,
9.599751713,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.77,% Clocks,,idq.ms_switches,0.00,5.21,
9.599751713,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
9.599751713,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
9.599751713,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.36,% Clocks,,,0.00,5.22,
9.599751713,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C7,Frontend_Bound,36.06,% Slots,,,0.00,5.19,
9.599751713,S0-C7,Backend_Bound,39.90,% Slots,,,0.00,5.19,
9.599751713,S0-C7,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S0-C7,Frontend_Bound.Frontend_Latency,40.32,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S0-C7,Backend_Bound.Memory_Bound,26.69,% Slots,,,0.00,5.19,
9.599751713,S0-C7,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.19,
9.599751713,S0-C7,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.21,
9.599751713,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.41,% Clocks,,idq.ms_switches,0.00,5.21,
9.599751713,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
9.599751713,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
9.599751713,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.52,% Clocks,,,0.00,5.22,
9.599751713,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C0,Frontend_Bound,26.81,% Slots,,,0.00,5.19,
9.599751713,S1-C0,Backend_Bound,46.36,% Slots,,,0.00,5.19,
9.599751713,S1-C0,Retiring,39.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
9.599751713,S1-C0,Frontend_Bound.Frontend_Latency,52.27,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S1-C0,Backend_Bound.Memory_Bound,56.29,% Slots,,,0.00,5.19,<==
9.599751713,S1-C0,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.21,
9.599751713,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,0.00,5.2,
9.599751713,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
9.599751713,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
9.599751713,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
9.599751713,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C1,Frontend_Bound,34.74,% Slots,,,0.00,5.19,<==
9.599751713,S1-C1,Bad_Speculation,10.19,% Slots,,,0.00,5.19,
9.599751713,S1-C1,Backend_Bound,14.06,% Slots,,,0.00,5.19,
9.599751713,S1-C1,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.34,% Slots,,,0.00,5.19,
9.599751713,S1-C1,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.19,
9.599751713,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.21,
9.599751713,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.599751713,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.05,% Core_Clocks,,,0.00,5.21,
9.599751713,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C2,Bad_Speculation,13.91,% Slots,,,0.00,5.19,
9.599751713,S1-C2,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.19,
9.599751713,S1-C2,Backend_Bound,26.19,% Slots,,,0.00,5.19,
9.599751713,S1-C2,Backend_Bound.Core_Bound,19.40,% Slots,,,0.00,5.19,
9.599751713,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.73,% Clocks,,,0.00,5.21,<==
9.599751713,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C3,Frontend_Bound,33.98,% Slots,,,0.00,5.19,
9.599751713,S1-C3,Bad_Speculation,13.55,% Slots,,,0.00,5.19,
9.599751713,S1-C3,Backend_Bound,29.65,% Slots,,,0.00,5.19,
9.599751713,S1-C3,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S1-C3,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S1-C3,Frontend_Bound.Frontend_Bandwidth,26.77,% Slots,,,0.00,5.19,<==
9.599751713,S1-C3,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.19,
9.599751713,S1-C3,Backend_Bound.Memory_Bound,19.57,% Slots,,,0.00,5.19,
9.599751713,S1-C3,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.19,
9.599751713,S1-C3,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.2,
9.599751713,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.00,% Clocks,,idq.ms_switches,0.00,5.2,
9.599751713,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.91,% Core_Clocks,,,0.00,5.21,
9.599751713,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.93,% Core_Clocks,,,0.00,5.21,
9.599751713,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
9.599751713,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.71,% Clocks,,,0.00,5.21,
9.599751713,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C4,Frontend_Bound,35.02,% Slots,,,0.00,5.19,
9.599751713,S1-C4,Backend_Bound,41.82,% Slots,,,0.00,5.19,<==
9.599751713,S1-C4,Retiring,16.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
9.599751713,S1-C4,Frontend_Bound.Frontend_Latency,39.89,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S1-C4,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.19,
9.599751713,S1-C4,Backend_Bound.Core_Bound,19.31,% Slots,,,0.00,5.19,
9.599751713,S1-C4,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.21,
9.599751713,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.2,
9.599751713,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.599751713,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.06,% Clocks,,idq.ms_switches,0.00,5.2,
9.599751713,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
9.599751713,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.98,% Clocks,,,0.00,5.21,
9.599751713,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C5,Frontend_Bound,35.31,% Slots,,,0.00,5.19,
9.599751713,S1-C5,Backend_Bound,42.26,% Slots,,,0.00,5.19,
9.599751713,S1-C5,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S1-C5,Frontend_Bound.Frontend_Latency,34.12,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S1-C5,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.19,
9.599751713,S1-C5,Backend_Bound.Core_Bound,29.82,% Slots,,,0.00,5.19,
9.599751713,S1-C5,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.2,
9.599751713,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.53,% Clocks,,idq.ms_switches,0.00,5.2,
9.599751713,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
9.599751713,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
9.599751713,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.26,% Clocks,,,0.00,5.21,<==
9.599751713,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C6,Frontend_Bound,35.16,% Slots,,,0.00,5.19,
9.599751713,S1-C6,Backend_Bound,40.52,% Slots,,,0.00,5.19,
9.599751713,S1-C6,Retiring,17.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S1-C6,Frontend_Bound.Frontend_Latency,65.19,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.19,
9.599751713,S1-C6,Backend_Bound.Core_Bound,102.63,% Slots,,,0.00,5.19,
9.599751713,S1-C6,Retiring.Microcode_Sequencer,14.40,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.21,
9.599751713,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.77,% Clocks,,idq.ms_switches,0.00,5.21,
9.599751713,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.56,% Core_Clocks,,,0.00,5.21,
9.599751713,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.26,% Clocks,,,0.00,5.21,<==
9.599751713,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C7,Frontend_Bound,22.74,% Slots,,,0.00,5.19,
9.599751713,S1-C7,Bad_Speculation,11.44,% Slots,,,0.00,5.19,
9.599751713,S1-C7,Backend_Bound,31.97,% Slots,,,0.00,5.19,
9.599751713,S1-C7,Retiring,21.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
9.599751713,S1-C7,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.19,
9.599751713,S1-C7,Frontend_Bound.Frontend_Bandwidth,48.22,% Slots,,,0.00,5.19,
9.599751713,S1-C7,Bad_Speculation.Branch_Mispredicts,10.99,% Slots,,br_misp_retired.all_branches,0.00,5.19,
9.599751713,S1-C7,Backend_Bound.Memory_Bound,78.38,% Slots,,,0.00,5.19,
9.599751713,S1-C7,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.2,
9.599751713,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.21,
9.599751713,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.599751713,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.21,
9.599751713,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.91,% Core_Clocks,,,0.00,5.21,
9.599751713,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
9.599751713,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
9.599751713,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
9.599751713,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
9.599751713,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
11.107879473,S0-C0,Backend_Bound,77.69,% Slots,,,0.00,5.32,
11.107879473,S0-C0,Retiring,19.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S0-C0,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.05,
11.107879473,S0-C0,Backend_Bound.Core_Bound,60.29,% Slots,,,0.00,5.05,
11.107879473,S0-C0,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
11.107879473,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.83,% Clocks,,,0.00,5.3,<==
11.107879473,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C1,Frontend_Bound,39.12,% Slots,,,0.00,5.31,
11.107879473,S0-C1,Backend_Bound,37.63,% Slots,,,0.00,5.31,
11.107879473,S0-C1,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S0-C1,Frontend_Bound.Frontend_Latency,35.74,% Slots,,rs_events.empty_end,0.00,5.31,<==
11.107879473,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.3,
11.107879473,S0-C1,Backend_Bound.Memory_Bound,25.19,% Slots,,,0.00,5.04,
11.107879473,S0-C1,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.04,
11.107879473,S0-C1,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.31,
11.107879473,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.71,% Core_Clocks,,,0.00,5.32,
11.107879473,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
11.107879473,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C2,Frontend_Bound,29.45,% Slots,,,0.00,5.31,
11.107879473,S0-C2,Backend_Bound,46.16,% Slots,,,0.00,5.31,
11.107879473,S0-C2,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S0-C2,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.31,
11.107879473,S0-C2,Backend_Bound.Memory_Bound,60.11,% Slots,,,0.00,5.04,
11.107879473,S0-C2,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.31,
11.107879473,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
11.107879473,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.32,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.81,% Core_Clocks,,,0.00,5.32,
11.107879473,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
11.107879473,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C3,Frontend_Bound,34.51,% Slots,,,0.00,5.31,<==
11.107879473,S0-C3,Backend_Bound,30.89,% Slots,,,0.00,5.31,
11.107879473,S0-C3,Retiring,28.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S0-C3,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.3,
11.107879473,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.71,% Slots,,,0.00,5.31,
11.107879473,S0-C3,Backend_Bound.Memory_Bound,40.32,% Slots,,,0.00,5.05,
11.107879473,S0-C3,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.31,
11.107879473,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.03,% Core_Clocks,,,0.00,5.32,
11.107879473,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
11.107879473,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C4,Frontend_Bound,33.55,% Slots,,,0.00,5.31,<==
11.107879473,S0-C4,Backend_Bound,14.03,% Slots,,,0.00,5.31,
11.107879473,S0-C4,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.48,% Slots,,,0.00,5.31,
11.107879473,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.31,
11.107879473,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.24,% Core_Clocks,,,0.00,5.31,
11.107879473,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C5,Frontend_Bound,39.28,% Slots,,,0.00,5.31,
11.107879473,S0-C5,Backend_Bound,38.06,% Slots,,,0.00,5.31,
11.107879473,S0-C5,Retiring,17.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S0-C5,Frontend_Bound.Frontend_Latency,25.93,% Slots,,rs_events.empty_end,0.00,5.31,<==
11.107879473,S0-C5,Backend_Bound.Memory_Bound,21.76,% Slots,,,0.00,5.04,
11.107879473,S0-C5,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.04,
11.107879473,S0-C5,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.31,
11.107879473,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.54,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
11.107879473,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.38,% Clocks,,,0.00,5.3,
11.107879473,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C6,Frontend_Bound,35.39,% Slots,,,0.00,5.31,
11.107879473,S0-C6,Backend_Bound,40.31,% Slots,,,0.00,5.31,
11.107879473,S0-C6,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S0-C6,Frontend_Bound.Frontend_Latency,35.97,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S0-C6,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.04,
11.107879473,S0-C6,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.04,
11.107879473,S0-C6,Retiring.Microcode_Sequencer,14.56,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.31,
11.107879473,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
11.107879473,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
11.107879473,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.41,% Clocks,,,0.00,5.31,
11.107879473,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C7,Frontend_Bound,36.44,% Slots,,,0.00,5.32,
11.107879473,S0-C7,Backend_Bound,39.59,% Slots,,,0.00,5.32,
11.107879473,S0-C7,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S0-C7,Frontend_Bound.Frontend_Latency,32.68,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.70,% Slots,,,0.00,5.31,
11.107879473,S0-C7,Backend_Bound.Memory_Bound,24.87,% Slots,,,0.00,5.04,
11.107879473,S0-C7,Backend_Bound.Core_Bound,14.72,% Slots,,,0.00,5.04,
11.107879473,S0-C7,Retiring.Microcode_Sequencer,13.50,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.31,
11.107879473,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.53,% Core_Clocks,,,0.00,5.32,
11.107879473,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
11.107879473,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.02,% Clocks,,,0.00,5.3,
11.107879473,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C0,Frontend_Bound,25.95,% Slots,,,0.00,5.31,
11.107879473,S1-C0,Backend_Bound,46.67,% Slots,,,0.00,5.31,<==
11.107879473,S1-C0,Retiring,34.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
11.107879473,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.3,
11.107879473,S1-C0,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.32,
11.107879473,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.82,% Clocks,,idq.ms_switches,0.00,5.3,
11.107879473,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.32,% Core_Clocks,,,0.00,5.32,
11.107879473,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C1,Frontend_Bound,35.09,% Slots,,,0.00,5.31,
11.107879473,S1-C1,Backend_Bound,40.59,% Slots,,,0.00,5.31,<==
11.107879473,S1-C1,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S1-C1,Frontend_Bound.Frontend_Latency,27.05,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S1-C1,Backend_Bound.Memory_Bound,22.61,% Slots,,,0.00,5.05,
11.107879473,S1-C1,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.05,
11.107879473,S1-C1,Retiring.Microcode_Sequencer,14.73,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.31,
11.107879473,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
11.107879473,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C2,Frontend_Bound,34.08,% Slots,,,0.00,5.31,
11.107879473,S1-C2,Backend_Bound,41.99,% Slots,,,0.00,5.31,
11.107879473,S1-C2,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S1-C2,Frontend_Bound.Frontend_Latency,33.35,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S1-C2,Backend_Bound.Memory_Bound,17.90,% Slots,,,0.00,5.04,
11.107879473,S1-C2,Backend_Bound.Core_Bound,24.09,% Slots,,,0.00,5.04,
11.107879473,S1-C2,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.31,
11.107879473,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
11.107879473,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.19,% Clocks,,,0.00,5.3,<==
11.107879473,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C3,Frontend_Bound,34.85,% Slots,,,0.00,5.31,
11.107879473,S1-C3,Backend_Bound,41.07,% Slots,,,0.00,5.31,
11.107879473,S1-C3,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S1-C3,Frontend_Bound.Frontend_Latency,28.85,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S1-C3,Backend_Bound.Memory_Bound,25.23,% Slots,,,0.00,5.05,
11.107879473,S1-C3,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.05,
11.107879473,S1-C3,Retiring.Microcode_Sequencer,15.30,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.31,
11.107879473,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
11.107879473,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.30,% Clocks,,,0.00,5.3,
11.107879473,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C4,Frontend_Bound,34.65,% Slots,,,0.00,5.31,
11.107879473,S1-C4,Backend_Bound,42.94,% Slots,,,0.00,5.31,
11.107879473,S1-C4,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S1-C4,Frontend_Bound.Frontend_Latency,27.27,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S1-C4,Backend_Bound.Memory_Bound,29.57,% Slots,,,0.00,5.04,
11.107879473,S1-C4,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.04,
11.107879473,S1-C4,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.31,
11.107879473,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
11.107879473,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
11.107879473,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
11.107879473,S1-C5,Frontend_Bound,33.72,% Slots,,,0.00,5.31,
11.107879473,S1-C5,Backend_Bound,43.62,% Slots,,,0.00,5.31,
11.107879473,S1-C5,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S1-C5,Frontend_Bound.Frontend_Latency,26.97,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S1-C5,Backend_Bound.Memory_Bound,29.77,% Slots,,,0.00,5.05,
11.107879473,S1-C5,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.05,
11.107879473,S1-C5,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.31,
11.107879473,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
11.107879473,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C6,Frontend_Bound,34.30,% Slots,,,0.00,5.31,
11.107879473,S1-C6,Backend_Bound,41.84,% Slots,,,0.00,5.31,
11.107879473,S1-C6,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S1-C6,Frontend_Bound.Frontend_Latency,28.83,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S1-C6,Backend_Bound.Memory_Bound,25.89,% Slots,,,0.00,5.05,
11.107879473,S1-C6,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.05,
11.107879473,S1-C6,Retiring.Microcode_Sequencer,15.36,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.31,
11.107879473,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
11.107879473,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.91,% Clocks,,,0.00,5.3,
11.107879473,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C7,Frontend_Bound,34.51,% Slots,,,0.00,5.31,
11.107879473,S1-C7,Backend_Bound,41.61,% Slots,,,0.00,5.31,
11.107879473,S1-C7,Retiring,21.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.107879473,S1-C7,Frontend_Bound.Frontend_Latency,41.07,% Slots,,rs_events.empty_end,0.00,5.31,
11.107879473,S1-C7,Backend_Bound.Memory_Bound,51.30,% Slots,,,0.00,5.05,
11.107879473,S1-C7,Retiring.Microcode_Sequencer,11.78,% Slots,,idq.ms_uops,0.00,5.31,
11.107879473,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.31,
11.107879473,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.107879473,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.60,% Clocks,,idq.ms_switches,0.00,5.31,
11.107879473,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
11.107879473,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
11.107879473,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
11.107879473,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
12.610374825,S0-C0,Frontend_Bound,24.67,% Slots,,,0.00,5.33,
12.610374825,S0-C0,Backend_Bound,52.40,% Slots,,,0.00,5.33,
12.610374825,S0-C0,Retiring,32.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.610374825,S0-C0,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.31,
12.610374825,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.21,% Slots,,,0.00,5.31,
12.610374825,S0-C0,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.31,
12.610374825,S0-C0,Backend_Bound.Core_Bound,34.67,% Slots,,,0.00,5.31,
12.610374825,S0-C0,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.05,
12.610374825,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
12.610374825,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
12.610374825,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.00,% Clocks,,,0.00,5.33,<==
12.610374825,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C1,Frontend_Bound,36.37,% Slots,,,0.00,5.32,
12.610374825,S0-C1,Backend_Bound,39.26,% Slots,,,0.00,5.32,
12.610374825,S0-C1,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.610374825,S0-C1,Frontend_Bound.Frontend_Latency,36.85,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S0-C1,Backend_Bound.Memory_Bound,27.47,% Slots,,,0.00,5.32,
12.610374825,S0-C1,Backend_Bound.Core_Bound,11.79,% Slots,,,0.00,5.32,
12.610374825,S0-C1,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.05,
12.610374825,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.99,% Clocks,,,0.00,5.05,
12.610374825,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
12.610374825,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.94,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
12.610374825,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.25,% Clocks,,,0.00,5.32,
12.610374825,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C2,Frontend_Bound,36.72,% Slots,,,0.00,5.32,
12.610374825,S0-C2,Backend_Bound,39.47,% Slots,,,0.00,5.32,
12.610374825,S0-C2,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.610374825,S0-C2,Frontend_Bound.Frontend_Latency,25.86,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S0-C2,Backend_Bound.Memory_Bound,28.28,% Slots,,,0.00,5.32,
12.610374825,S0-C2,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.32,
12.610374825,S0-C2,Retiring.Microcode_Sequencer,12.95,% Slots,,idq.ms_uops,0.00,5.05,
12.610374825,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.05,
12.610374825,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.13,% Clocks,,,0.00,5.33,
12.610374825,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C3,Frontend_Bound,33.92,% Slots,,,0.00,5.32,<==
12.610374825,S0-C3,Backend_Bound,30.49,% Slots,,,0.00,5.32,
12.610374825,S0-C3,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.610374825,S0-C3,Frontend_Bound.Frontend_Latency,18.48,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.80,% Slots,,,0.00,5.32,
12.610374825,S0-C3,Backend_Bound.Memory_Bound,30.88,% Slots,,,0.00,5.32,
12.610374825,S0-C3,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.05,
12.610374825,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.05,
12.610374825,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
12.610374825,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C4,Frontend_Bound,33.61,% Slots,,,0.00,5.32,<==
12.610374825,S0-C4,Backend_Bound,13.69,% Slots,,,0.00,5.32,
12.610374825,S0-C4,Frontend_Bound.Frontend_Latency,17.45,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.46,% Slots,,,0.00,5.32,
12.610374825,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.05,
12.610374825,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
12.610374825,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.37,% Core_Clocks,,,0.00,5.32,
12.610374825,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C5,Frontend_Bound,35.57,% Slots,,,0.00,5.32,
12.610374825,S0-C5,Backend_Bound,40.64,% Slots,,,0.00,5.32,
12.610374825,S0-C5,Retiring,17.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.610374825,S0-C5,Frontend_Bound.Frontend_Latency,25.37,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S0-C5,Backend_Bound.Memory_Bound,24.76,% Slots,,,0.00,5.32,
12.610374825,S0-C5,Backend_Bound.Core_Bound,15.87,% Slots,,,0.00,5.32,
12.610374825,S0-C5,Retiring.Microcode_Sequencer,12.17,% Slots,,idq.ms_uops,0.00,5.05,
12.610374825,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.05,
12.610374825,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.02,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C6,Frontend_Bound,36.93,% Slots,,,0.00,5.32,
12.610374825,S0-C6,Backend_Bound,38.79,% Slots,,,0.00,5.32,
12.610374825,S0-C6,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.610374825,S0-C6,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S0-C6,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.32,
12.610374825,S0-C6,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.32,
12.610374825,S0-C6,Retiring.Microcode_Sequencer,12.44,% Slots,,idq.ms_uops,0.00,5.05,
12.610374825,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.05,
12.610374825,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.20,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C7,Frontend_Bound,33.43,% Slots,,,0.00,5.32,
12.610374825,S0-C7,Backend_Bound,41.89,% Slots,,,0.00,5.32,
12.610374825,S0-C7,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.610374825,S0-C7,Frontend_Bound.Frontend_Latency,32.89,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S0-C7,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.32,
12.610374825,S0-C7,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.32,
12.610374825,S0-C7,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.05,
12.610374825,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.05,
12.610374825,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
12.610374825,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.03,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.61,% Clocks,,,0.00,5.32,
12.610374825,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C0,Frontend_Bound.Frontend_Bandwidth,33.14,% Slots,,,0.00,5.31,
12.610374825,S1-C0,Backend_Bound.Core_Bound,68.39,% Slots,,,0.00,5.32,
12.610374825,S1-C0,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.06,
12.610374825,S1-C0,Backend_Bound,43.76,% Slots,,,0.00,5.32,
12.610374825,S1-C0,Retiring,32.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.610374825,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.06,
12.610374825,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.04,% Core_Clocks,,,0.00,5.32,
12.610374825,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.94,% Clocks,,,0.00,5.32,<==
12.610374825,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
12.610374825,S1-C1,Frontend_Bound,34.87,% Slots,,,0.00,5.32,
12.610374825,S1-C1,Backend_Bound,40.76,% Slots,,,0.00,5.32,
12.610374825,S1-C1,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.610374825,S1-C1,Frontend_Bound.Frontend_Latency,42.84,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S1-C1,Backend_Bound.Memory_Bound,32.91,% Slots,,,0.00,5.32,
12.610374825,S1-C1,Retiring.Microcode_Sequencer,13.53,% Slots,,idq.ms_uops,0.00,5.06,
12.610374825,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.05,
12.610374825,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C2,Frontend_Bound,36.54,% Slots,,,0.00,5.32,
12.610374825,S1-C2,Backend_Bound,40.30,% Slots,,,0.00,5.32,
12.610374825,S1-C2,Retiring,15.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.610374825,S1-C2,Frontend_Bound.Frontend_Latency,47.17,% Slots,,rs_events.empty_end,0.00,5.31,
12.610374825,S1-C2,Backend_Bound.Memory_Bound,37.95,% Slots,,,0.00,5.31,
12.610374825,S1-C2,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.06,
12.610374825,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.06,
12.610374825,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.06,
12.610374825,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
12.610374825,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C3,Frontend_Bound,36.01,% Slots,,,0.00,5.32,
12.610374825,S1-C3,Backend_Bound,39.77,% Slots,,,0.00,5.32,
12.610374825,S1-C3,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.610374825,S1-C3,Frontend_Bound.Frontend_Latency,38.83,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S1-C3,Backend_Bound.Memory_Bound,28.71,% Slots,,,0.00,5.32,
12.610374825,S1-C3,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.32,
12.610374825,S1-C3,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.06,
12.610374825,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.05,
12.610374825,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.03,% Clocks,,,0.00,5.32,
12.610374825,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C4,Frontend_Bound,33.19,% Slots,,,0.00,5.32,
12.610374825,S1-C4,Backend_Bound,43.29,% Slots,,,0.00,5.32,
12.610374825,S1-C4,Retiring,15.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.610374825,S1-C4,Frontend_Bound.Frontend_Latency,29.15,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S1-C4,Backend_Bound.Memory_Bound,25.34,% Slots,,,0.00,5.32,
12.610374825,S1-C4,Backend_Bound.Core_Bound,17.95,% Slots,,,0.00,5.32,
12.610374825,S1-C4,Retiring.Microcode_Sequencer,11.14,% Slots,,idq.ms_uops,0.00,5.06,
12.610374825,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.05,
12.610374825,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.28,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C5,Frontend_Bound,33.94,% Slots,,,0.00,5.32,
12.610374825,S1-C5,Backend_Bound,42.76,% Slots,,,0.00,5.32,
12.610374825,S1-C5,Retiring,14.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.610374825,S1-C5,Frontend_Bound.Frontend_Latency,29.94,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S1-C5,Backend_Bound.Memory_Bound,24.95,% Slots,,,0.00,5.32,
12.610374825,S1-C5,Backend_Bound.Core_Bound,17.81,% Slots,,,0.00,5.32,
12.610374825,S1-C5,Retiring.Microcode_Sequencer,9.54,% Slots,,idq.ms_uops,0.00,5.06,
12.610374825,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.05,
12.610374825,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.38,% Clocks,,,0.00,5.32,
12.610374825,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C6,Frontend_Bound,34.77,% Slots,,,0.00,5.32,
12.610374825,S1-C6,Backend_Bound,41.42,% Slots,,,0.00,5.32,
12.610374825,S1-C6,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.610374825,S1-C6,Frontend_Bound.Frontend_Latency,27.11,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S1-C6,Backend_Bound.Memory_Bound,25.07,% Slots,,,0.00,5.32,
12.610374825,S1-C6,Backend_Bound.Core_Bound,16.35,% Slots,,,0.00,5.32,
12.610374825,S1-C6,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.05,
12.610374825,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.05,
12.610374825,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.94,% Clocks,,,0.00,5.32,
12.610374825,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C7,Frontend_Bound,28.72,% Slots,,,0.00,5.32,
12.610374825,S1-C7,Backend_Bound,42.31,% Slots,,,0.00,5.32,
12.610374825,S1-C7,Retiring,38.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.610374825,S1-C7,Frontend_Bound.Frontend_Latency,29.25,% Slots,,rs_events.empty_end,0.00,5.32,
12.610374825,S1-C7,Backend_Bound.Memory_Bound,26.87,% Slots,,,0.00,5.32,
12.610374825,S1-C7,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.32,
12.610374825,S1-C7,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.06,
12.610374825,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.05,
12.610374825,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
12.610374825,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.05,
12.610374825,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
12.610374825,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.610374825,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
12.610374825,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
14.118145819,S0-C0,Frontend_Bound,33.75,% Slots,,,0.00,5.3,
14.118145819,S0-C0,Backend_Bound,40.88,% Slots,,,0.00,5.3,<==
14.118145819,S0-C0,Retiring,20.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
14.118145819,S0-C0,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S0-C0,Frontend_Bound.Frontend_Bandwidth,26.82,% Slots,,,0.00,5.04,
14.118145819,S0-C0,Backend_Bound.Memory_Bound,22.37,% Slots,,,0.00,5.3,
14.118145819,S0-C0,Backend_Bound.Core_Bound,18.51,% Slots,,,0.00,5.3,
14.118145819,S0-C0,Retiring.Microcode_Sequencer,12.05,% Slots,,idq.ms_uops,0.00,5.26,
14.118145819,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.118145819,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.80,% Clocks,,idq.ms_switches,0.00,5.3,
14.118145819,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
14.118145819,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.118145819,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.95,% Clocks,,,0.00,5.04,
14.118145819,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C1,Frontend_Bound,37.78,% Slots,,,0.00,5.3,
14.118145819,S0-C1,Backend_Bound,39.19,% Slots,,,0.00,5.3,
14.118145819,S0-C1,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
14.118145819,S0-C1,Frontend_Bound.Frontend_Latency,18.11,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S0-C1,Frontend_Bound.Frontend_Bandwidth,23.74,% Slots,,,0.00,5.05,
14.118145819,S0-C1,Backend_Bound.Memory_Bound,13.74,% Slots,,,0.00,5.3,
14.118145819,S0-C1,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.3,
14.118145819,S0-C1,Retiring.Microcode_Sequencer,15.58,% Slots,,idq.ms_uops,0.00,5.26,
14.118145819,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.31,
14.118145819,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.31,
14.118145819,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.13,% Core_Clocks,,,0.00,5.31,
14.118145819,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
14.118145819,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.118145819,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.73,% Clocks,,,0.00,5.04,<==
14.118145819,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C2,Frontend_Bound,30.62,% Slots,,,0.00,5.3,
14.118145819,S0-C2,Backend_Bound,29.23,% Slots,,,0.00,5.3,
14.118145819,S0-C2,Frontend_Bound.Frontend_Latency,26.22,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.06,% Slots,,,0.00,5.04,
14.118145819,S0-C2,Backend_Bound.Memory_Bound,21.79,% Slots,,,0.00,5.3,
14.118145819,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.3,
14.118145819,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
14.118145819,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.34,% Core_Clocks,,,0.00,5.31,
14.118145819,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.04,% Core_Clocks,,,0.00,5.31,
14.118145819,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
14.118145819,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.118145819,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C3,Frontend_Bound,36.95,% Slots,,,0.00,5.3,
14.118145819,S0-C3,Backend_Bound,31.49,% Slots,,,0.00,5.3,
14.118145819,S0-C3,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
14.118145819,S0-C3,Frontend_Bound.Frontend_Latency,38.37,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S0-C3,Frontend_Bound.Frontend_Bandwidth,46.85,% Slots,,,0.00,5.05,<==
14.118145819,S0-C3,Backend_Bound.Memory_Bound,23.51,% Slots,,,0.00,5.3,
14.118145819,S0-C3,Retiring.Microcode_Sequencer,10.46,% Slots,,idq.ms_uops,0.00,5.26,
14.118145819,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.31,
14.118145819,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.31,
14.118145819,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
14.118145819,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
14.118145819,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C4,Frontend_Bound,33.84,% Slots,,,0.00,5.3,<==
14.118145819,S0-C4,Backend_Bound,13.88,% Slots,,,0.00,5.3,
14.118145819,S0-C4,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.63,% Slots,,,0.00,5.05,
14.118145819,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.3,
14.118145819,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.41,% Core_Clocks,,,0.00,5.31,
14.118145819,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C5,Frontend_Bound,31.07,% Slots,,,0.00,5.3,
14.118145819,S0-C5,Bad_Speculation,15.40,% Slots,,,0.00,5.3,
14.118145819,S0-C5,Backend_Bound,20.63,% Slots,,,0.00,5.3,
14.118145819,S0-C5,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S0-C5,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S0-C5,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.3,
14.118145819,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.3,
14.118145819,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
14.118145819,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.118145819,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C6,Frontend_Bound,35.59,% Slots,,,0.00,5.3,
14.118145819,S0-C6,Backend_Bound,39.83,% Slots,,,0.00,5.3,
14.118145819,S0-C6,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
14.118145819,S0-C6,Frontend_Bound.Frontend_Latency,43.53,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S0-C6,Backend_Bound.Memory_Bound,23.92,% Slots,,,0.00,5.3,
14.118145819,S0-C6,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.3,
14.118145819,S0-C6,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.25,
14.118145819,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.31,
14.118145819,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.31,
14.118145819,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
14.118145819,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.118145819,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.26,% Clocks,,,0.00,5.04,
14.118145819,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C7,Frontend_Bound,36.79,% Slots,,,0.00,5.3,
14.118145819,S0-C7,Backend_Bound,38.85,% Slots,,,0.00,5.3,<==
14.118145819,S0-C7,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
14.118145819,S0-C7,Frontend_Bound.Frontend_Latency,18.58,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,5.04,
14.118145819,S0-C7,Backend_Bound.Memory_Bound,21.39,% Slots,,,0.00,5.3,
14.118145819,S0-C7,Backend_Bound.Core_Bound,17.46,% Slots,,,0.00,5.3,
14.118145819,S0-C7,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.25,
14.118145819,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.31,
14.118145819,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.31,
14.118145819,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.86,% Core_Clocks,,,0.00,5.31,
14.118145819,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
14.118145819,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.118145819,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.24,% Clocks,,,0.00,5.04,
14.118145819,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C0,Frontend_Bound,30.59,% Slots,,,0.00,5.3,
14.118145819,S1-C0,Backend_Bound,33.44,% Slots,,,0.00,5.3,
14.118145819,S1-C0,Retiring,35.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
14.118145819,S1-C0,Frontend_Bound.Frontend_Latency,16.55,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S1-C0,Frontend_Bound.Frontend_Bandwidth,46.66,% Slots,,,0.00,5.04,
14.118145819,S1-C0,Backend_Bound.Memory_Bound,11.88,% Slots,,,0.00,5.3,
14.118145819,S1-C0,Backend_Bound.Core_Bound,21.56,% Slots,,,0.00,5.3,
14.118145819,S1-C0,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.25,<==
14.118145819,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.42,% Clocks,,idq.ms_switches,0.00,5.3,
14.118145819,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.98,% Core_Clocks,,,0.00,5.32,
14.118145819,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
14.118145819,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
14.118145819,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C1,Frontend_Bound,29.68,% Slots,,,0.00,5.3,<==
14.118145819,S1-C1,Bad_Speculation,22.26,% Slots,,,0.00,5.3,
14.118145819,S1-C1,Backend_Bound,20.56,% Slots,,,0.00,5.3,
14.118145819,S1-C1,Retiring,20.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
14.118145819,S1-C1,Bad_Speculation.Branch_Mispredicts,22.04,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S1-C1,Backend_Bound.Core_Bound,16.12,% Slots,,,0.00,5.3,
14.118145819,S1-C1,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.24,
14.118145819,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.3,
14.118145819,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C2,Frontend_Bound,27.44,% Slots,,,0.00,5.3,
14.118145819,S1-C2,Backend_Bound,39.59,% Slots,,,0.00,5.3,
14.118145819,S1-C2,Frontend_Bound.Frontend_Bandwidth,41.91,% Slots,,,0.00,5.04,
14.118145819,S1-C2,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.3,
14.118145819,S1-C2,Backend_Bound.Core_Bound,25.49,% Slots,,,0.00,5.3,<==
14.118145819,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.118145819,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C3,Bad_Speculation,13.70,% Slots,,,0.00,5.3,
14.118145819,S1-C3,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S1-C3,Backend_Bound,22.48,% Slots,,,0.00,5.3,
14.118145819,S1-C3,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.3,
14.118145819,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.50,% Clocks,,,0.00,5.04,<==
14.118145819,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C4,Frontend_Bound,30.58,% Slots,,,0.00,5.3,
14.118145819,S1-C4,Bad_Speculation,11.00,% Slots,,,0.00,5.3,
14.118145819,S1-C4,Backend_Bound,28.90,% Slots,,,0.00,5.3,
14.118145819,S1-C4,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S1-C4,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S1-C4,Backend_Bound.Memory_Bound,18.90,% Slots,,,0.00,5.3,
14.118145819,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.3,
14.118145819,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
14.118145819,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
14.118145819,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.118145819,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C5,Frontend_Bound,21.59,% Slots,,,0.00,5.3,
14.118145819,S1-C5,Bad_Speculation,21.27,% Slots,,,0.00,5.3,
14.118145819,S1-C5,Backend_Bound,19.90,% Slots,,,0.00,5.3,
14.118145819,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.04,<==
14.118145819,S1-C5,Bad_Speculation.Branch_Mispredicts,21.02,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.118145819,S1-C5,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.3,
14.118145819,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.67,% Core_Clocks,,,0.00,5.31,
14.118145819,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.13,% Core_Clocks,,,0.00,5.31,
14.118145819,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.31,% Clocks,,,0.00,5.04,
14.118145819,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C6,Frontend_Bound,34.85,% Slots,,,0.00,5.3,
14.118145819,S1-C6,Backend_Bound,41.54,% Slots,,,0.00,5.3,
14.118145819,S1-C6,Retiring,26.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
14.118145819,S1-C6,Frontend_Bound.Frontend_Latency,22.12,% Slots,,rs_events.empty_end,0.00,5.3,
14.118145819,S1-C6,Backend_Bound.Memory_Bound,10.82,% Slots,,,0.00,5.3,
14.118145819,S1-C6,Backend_Bound.Core_Bound,30.71,% Slots,,,0.00,5.3,<==
14.118145819,S1-C6,Retiring.Microcode_Sequencer,2.89,% Slots,,idq.ms_uops,0.00,5.23,
14.118145819,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.3,
14.118145819,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.118145819,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.96,% Clocks,,idq.ms_switches,0.00,5.3,
14.118145819,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C7,Frontend_Bound,20.16,% Slots,,,0.00,5.3,
14.118145819,S1-C7,Bad_Speculation,25.76,% Slots,,,0.00,5.3,
14.118145819,S1-C7,Backend_Bound,18.38,% Slots,,,0.00,5.3,
14.118145819,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.29,% Slots,,,0.00,5.3,
14.118145819,S1-C7,Bad_Speculation.Branch_Mispredicts,25.38,% Slots,,br_misp_retired.all_branches,0.00,5.3,<==
14.118145819,S1-C7,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.3,
14.118145819,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
14.118145819,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C0,Frontend_Bound,32.95,% Slots,,,0.00,5.3,
15.626224672,S0-C0,Backend_Bound,43.31,% Slots,,,0.00,5.3,
15.626224672,S0-C0,Retiring,27.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.626224672,S0-C0,Frontend_Bound.Frontend_Latency,30.39,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S0-C0,Backend_Bound.Memory_Bound,26.83,% Slots,,,0.00,5.3,
15.626224672,S0-C0,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.3,
15.626224672,S0-C0,Retiring.Microcode_Sequencer,8.18,% Slots,,idq.ms_uops,0.00,5.31,
15.626224672,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.78,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
15.626224672,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.38,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.31,<==
15.626224672,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C1,Frontend_Bound,36.85,% Slots,,,0.00,5.3,
15.626224672,S0-C1,Backend_Bound,39.38,% Slots,,,0.00,5.3,
15.626224672,S0-C1,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.626224672,S0-C1,Frontend_Bound.Frontend_Latency,29.78,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.3,
15.626224672,S0-C1,Backend_Bound.Memory_Bound,26.02,% Slots,,,0.00,5.3,
15.626224672,S0-C1,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.3,
15.626224672,S0-C1,Retiring.Microcode_Sequencer,13.07,% Slots,,idq.ms_uops,0.00,5.31,
15.626224672,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.31,
15.626224672,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.05,% Core_Clocks,,,0.00,5.31,
15.626224672,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
15.626224672,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C2,Frontend_Bound,34.92,% Slots,,,0.00,5.3,
15.626224672,S0-C2,Backend_Bound,40.95,% Slots,,,0.00,5.3,
15.626224672,S0-C2,Retiring,20.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S0-C2,Frontend_Bound.Frontend_Latency,32.36,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S0-C2,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.3,
15.626224672,S0-C2,Backend_Bound.Core_Bound,24.55,% Slots,,,0.00,5.3,<==
15.626224672,S0-C2,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
15.626224672,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C3,Frontend_Bound,37.07,% Slots,,,0.00,5.3,
15.626224672,S0-C3,Backend_Bound,39.57,% Slots,,,0.00,5.3,
15.626224672,S0-C3,Retiring,28.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.626224672,S0-C3,Frontend_Bound.Frontend_Latency,39.52,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S0-C3,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.3,
15.626224672,S0-C3,Backend_Bound.Core_Bound,22.41,% Slots,,,0.00,5.3,<==
15.626224672,S0-C3,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.31,
15.626224672,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.93,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
15.626224672,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C4,Frontend_Bound,34.72,% Slots,,,0.00,5.31,<==
15.626224672,S0-C4,Bad_Speculation,10.12,% Slots,,,0.00,5.31,
15.626224672,S0-C4,Backend_Bound,13.84,% Slots,,,0.00,5.31,
15.626224672,S0-C4,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.31,
15.626224672,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.3,
15.626224672,S0-C4,Bad_Speculation.Branch_Mispredicts,9.74,% Slots,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.31,
15.626224672,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.36,% Core_Clocks,,,0.00,5.31,
15.626224672,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C5,Frontend_Bound,33.57,% Slots,,,0.00,5.3,
15.626224672,S0-C5,Backend_Bound,42.24,% Slots,,,0.00,5.3,
15.626224672,S0-C5,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.626224672,S0-C5,Frontend_Bound.Frontend_Latency,40.11,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S0-C5,Backend_Bound.Memory_Bound,31.87,% Slots,,,0.00,5.3,
15.626224672,S0-C5,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.3,
15.626224672,S0-C5,Retiring.Microcode_Sequencer,14.89,% Slots,,idq.ms_uops,0.00,5.31,
15.626224672,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.31,
15.626224672,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
15.626224672,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C6,Frontend_Bound,34.85,% Slots,,,0.00,5.3,
15.626224672,S0-C6,Backend_Bound,40.74,% Slots,,,0.00,5.3,
15.626224672,S0-C6,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.626224672,S0-C6,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S0-C6,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.3,
15.626224672,S0-C6,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.3,
15.626224672,S0-C6,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.31,
15.626224672,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.31,
15.626224672,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
15.626224672,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.65,% Clocks,,,0.00,5.04,
15.626224672,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C7,Frontend_Bound,35.57,% Slots,,,0.00,5.3,
15.626224672,S0-C7,Backend_Bound,40.45,% Slots,,,0.00,5.3,
15.626224672,S0-C7,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S0-C7,Frontend_Bound.Frontend_Latency,34.06,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.3,
15.626224672,S0-C7,Backend_Bound.Memory_Bound,27.45,% Slots,,,0.00,5.3,
15.626224672,S0-C7,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.3,
15.626224672,S0-C7,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.31,
15.626224672,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.05,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.94,% Core_Clocks,,,0.00,5.31,
15.626224672,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
15.626224672,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C0,Frontend_Bound,23.66,% Slots,,,0.00,5.3,
15.626224672,S1-C0,Backend_Bound,43.16,% Slots,,,0.00,5.3,
15.626224672,S1-C0,Retiring,34.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S1-C0,Frontend_Bound.Frontend_Latency,30.96,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S1-C0,Backend_Bound.Memory_Bound,39.19,% Slots,,,0.00,5.3,
15.626224672,S1-C0,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.31,
15.626224672,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.52,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
15.626224672,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
15.626224672,S1-C1,Frontend_Bound,32.73,% Slots,,,0.00,5.3,
15.626224672,S1-C1,Backend_Bound,42.85,% Slots,,,0.00,5.3,
15.626224672,S1-C1,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S1-C1,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S1-C1,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.3,
15.626224672,S1-C1,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.3,
15.626224672,S1-C1,Retiring.Microcode_Sequencer,15.40,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.31,
15.626224672,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
15.626224672,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.17,% Clocks,,,0.00,5.04,
15.626224672,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C2,Frontend_Bound,34.44,% Slots,,,0.00,5.3,
15.626224672,S1-C2,Backend_Bound,41.42,% Slots,,,0.00,5.3,
15.626224672,S1-C2,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S1-C2,Frontend_Bound.Frontend_Latency,30.71,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S1-C2,Backend_Bound.Memory_Bound,25.71,% Slots,,,0.00,5.3,
15.626224672,S1-C2,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.3,
15.626224672,S1-C2,Retiring.Microcode_Sequencer,14.74,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.31,
15.626224672,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
15.626224672,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C3,Frontend_Bound,32.99,% Slots,,,0.00,5.3,
15.626224672,S1-C3,Backend_Bound,42.75,% Slots,,,0.00,5.3,
15.626224672,S1-C3,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S1-C3,Frontend_Bound.Frontend_Latency,28.95,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S1-C3,Backend_Bound.Memory_Bound,26.55,% Slots,,,0.00,5.3,
15.626224672,S1-C3,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,5.3,
15.626224672,S1-C3,Retiring.Microcode_Sequencer,15.08,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.31,
15.626224672,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.13,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
15.626224672,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.63,% Clocks,,,0.00,5.04,
15.626224672,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C4,Frontend_Bound,35.14,% Slots,,,0.00,5.3,
15.626224672,S1-C4,Backend_Bound,41.45,% Slots,,,0.00,5.3,
15.626224672,S1-C4,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S1-C4,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.29,
15.626224672,S1-C4,Backend_Bound.Memory_Bound,26.00,% Slots,,,0.00,5.3,
15.626224672,S1-C4,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.3,
15.626224672,S1-C4,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.31,
15.626224672,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.86,% Core_Clocks,,,0.00,5.31,
15.626224672,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
15.626224672,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.31,% Clocks,,,0.00,5.04,
15.626224672,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C5,Frontend_Bound,33.51,% Slots,,,0.00,5.3,
15.626224672,S1-C5,Backend_Bound,42.85,% Slots,,,0.00,5.3,
15.626224672,S1-C5,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S1-C5,Frontend_Bound.Frontend_Latency,33.07,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S1-C5,Backend_Bound.Memory_Bound,29.71,% Slots,,,0.00,5.3,
15.626224672,S1-C5,Backend_Bound.Core_Bound,13.13,% Slots,,,0.00,5.3,
15.626224672,S1-C5,Retiring.Microcode_Sequencer,15.10,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.31,
15.626224672,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
15.626224672,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.13,% Clocks,,,0.00,5.04,
15.626224672,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C6,Frontend_Bound,34.38,% Slots,,,0.00,5.3,
15.626224672,S1-C6,Backend_Bound,41.93,% Slots,,,0.00,5.3,
15.626224672,S1-C6,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S1-C6,Frontend_Bound.Frontend_Latency,29.71,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S1-C6,Backend_Bound.Memory_Bound,27.44,% Slots,,,0.00,5.3,
15.626224672,S1-C6,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.3,
15.626224672,S1-C6,Retiring.Microcode_Sequencer,15.21,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.31,
15.626224672,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
15.626224672,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.94,% Clocks,,,0.00,5.04,
15.626224672,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C7,Frontend_Bound,33.68,% Slots,,,0.00,5.3,
15.626224672,S1-C7,Backend_Bound,42.94,% Slots,,,0.00,5.3,
15.626224672,S1-C7,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.626224672,S1-C7,Frontend_Bound.Frontend_Latency,32.98,% Slots,,rs_events.empty_end,0.00,5.3,
15.626224672,S1-C7,Backend_Bound.Memory_Bound,31.49,% Slots,,,0.00,5.3,
15.626224672,S1-C7,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.3,
15.626224672,S1-C7,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.3,
15.626224672,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.31,
15.626224672,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.626224672,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.31,
15.626224672,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
15.626224672,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
15.626224672,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
15.626224672,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
15.626224672,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
17.122704327,S0-C0,Frontend_Bound,33.07,% Slots,,,0.00,5.08,
17.122704327,S0-C0,Backend_Bound,42.95,% Slots,,,0.00,5.08,
17.122704327,S0-C0,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
17.122704327,S0-C0,Frontend_Bound.Frontend_Latency,50.77,% Slots,,rs_events.empty_end,0.00,5.08,
17.122704327,S0-C0,Backend_Bound.Memory_Bound,60.48,% Slots,,,0.00,5.08,
17.122704327,S0-C0,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.35,
17.122704327,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.31,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C1,Frontend_Bound,36.93,% Slots,,,0.00,5.09,
17.122704327,S0-C1,Backend_Bound,39.49,% Slots,,,0.00,5.09,
17.122704327,S0-C1,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S0-C1,Frontend_Bound.Frontend_Latency,29.50,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S0-C1,Backend_Bound.Memory_Bound,24.78,% Slots,,,0.00,5.09,
17.122704327,S0-C1,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.09,
17.122704327,S0-C1,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.36,
17.122704327,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
17.122704327,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
17.122704327,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C2,Frontend_Bound,37.49,% Slots,,,0.00,5.09,
17.122704327,S0-C2,Backend_Bound,39.00,% Slots,,,0.00,5.09,
17.122704327,S0-C2,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S0-C2,Frontend_Bound.Frontend_Latency,33.69,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S0-C2,Backend_Bound.Memory_Bound,23.16,% Slots,,,0.00,5.09,
17.122704327,S0-C2,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.09,
17.122704327,S0-C2,Retiring.Microcode_Sequencer,13.34,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.36,
17.122704327,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.42,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
17.122704327,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
17.122704327,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.77,% Clocks,,,0.00,5.35,
17.122704327,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C3,Frontend_Bound,35.84,% Slots,,,0.00,5.09,
17.122704327,S0-C3,Backend_Bound,40.04,% Slots,,,0.00,5.09,
17.122704327,S0-C3,Retiring,28.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
17.122704327,S0-C3,Frontend_Bound.Frontend_Latency,63.01,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S0-C3,Backend_Bound.Memory_Bound,45.91,% Slots,,,0.00,5.09,<==
17.122704327,S0-C3,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.35,
17.122704327,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.36,
17.122704327,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
17.122704327,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
17.122704327,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C4,Frontend_Bound,34.97,% Slots,,,0.00,5.09,<==
17.122704327,S0-C4,Bad_Speculation,10.51,% Slots,,,0.00,5.09,
17.122704327,S0-C4,Backend_Bound,13.25,% Slots,,,0.00,5.09,
17.122704327,S0-C4,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.79,% Slots,,,0.00,5.09,
17.122704327,S0-C4,Bad_Speculation.Branch_Mispredicts,10.19,% Slots,,br_misp_retired.all_branches,0.00,5.09,
17.122704327,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.36,
17.122704327,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.72,% Core_Clocks,,,0.00,5.08,
17.122704327,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C5,Frontend_Bound,36.02,% Slots,,,0.00,5.09,
17.122704327,S0-C5,Backend_Bound,41.11,% Slots,,,0.00,5.09,
17.122704327,S0-C5,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S0-C5,Frontend_Bound.Frontend_Latency,28.69,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S0-C5,Backend_Bound.Memory_Bound,30.52,% Slots,,,0.00,5.09,
17.122704327,S0-C5,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.09,
17.122704327,S0-C5,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.36,
17.122704327,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
17.122704327,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C6,Frontend_Bound,36.32,% Slots,,,0.00,5.09,
17.122704327,S0-C6,Backend_Bound,40.14,% Slots,,,0.00,5.09,
17.122704327,S0-C6,Retiring,17.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S0-C6,Frontend_Bound.Frontend_Latency,34.44,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S0-C6,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.09,
17.122704327,S0-C6,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.09,
17.122704327,S0-C6,Retiring.Microcode_Sequencer,13.30,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.36,
17.122704327,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
17.122704327,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C7,Frontend_Bound,36.58,% Slots,,,0.00,5.09,
17.122704327,S0-C7,Backend_Bound,40.22,% Slots,,,0.00,5.09,
17.122704327,S0-C7,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S0-C7,Frontend_Bound.Frontend_Latency,30.49,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S0-C7,Backend_Bound.Memory_Bound,27.38,% Slots,,,0.00,5.09,
17.122704327,S0-C7,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.09,
17.122704327,S0-C7,Retiring.Microcode_Sequencer,14.60,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.36,
17.122704327,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
17.122704327,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C0,Frontend_Bound,25.93,% Slots,,,0.00,5.08,
17.122704327,S1-C0,Backend_Bound,40.39,% Slots,,,0.00,5.08,
17.122704327,S1-C0,Retiring,39.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
17.122704327,S1-C0,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.08,
17.122704327,S1-C0,Backend_Bound.Memory_Bound,23.88,% Slots,,,0.00,5.08,
17.122704327,S1-C0,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.08,
17.122704327,S1-C0,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.35,
17.122704327,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.43,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
17.122704327,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C1,Frontend_Bound,35.03,% Slots,,,0.00,5.09,
17.122704327,S1-C1,Backend_Bound,41.19,% Slots,,,0.00,5.09,
17.122704327,S1-C1,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S1-C1,Frontend_Bound.Frontend_Latency,29.74,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S1-C1,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.09,<==
17.122704327,S1-C1,Backend_Bound.Core_Bound,14.06,% Slots,,,0.00,5.09,
17.122704327,S1-C1,Retiring.Microcode_Sequencer,14.49,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.35,
17.122704327,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.17,% Clocks,,idq.ms_switches,0.00,5.35,
17.122704327,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
17.122704327,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
17.122704327,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.48,% Clocks,,,0.00,5.34,
17.122704327,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C2,Frontend_Bound,35.82,% Slots,,,0.00,5.09,
17.122704327,S1-C2,Backend_Bound,41.36,% Slots,,,0.00,5.09,
17.122704327,S1-C2,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S1-C2,Frontend_Bound.Frontend_Latency,34.76,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S1-C2,Backend_Bound.Memory_Bound,30.29,% Slots,,,0.00,5.09,
17.122704327,S1-C2,Backend_Bound.Core_Bound,11.08,% Slots,,,0.00,5.09,
17.122704327,S1-C2,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.35,
17.122704327,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.35,
17.122704327,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
17.122704327,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.74,% Clocks,,,0.00,5.35,
17.122704327,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C3,Frontend_Bound,34.36,% Slots,,,0.00,5.09,
17.122704327,S1-C3,Backend_Bound,41.90,% Slots,,,0.00,5.09,
17.122704327,S1-C3,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S1-C3,Frontend_Bound.Frontend_Latency,31.90,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S1-C3,Backend_Bound.Memory_Bound,28.62,% Slots,,,0.00,5.09,
17.122704327,S1-C3,Backend_Bound.Core_Bound,13.28,% Slots,,,0.00,5.09,
17.122704327,S1-C3,Retiring.Microcode_Sequencer,15.31,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.35,
17.122704327,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.59,% Clocks,,idq.ms_switches,0.00,5.35,
17.122704327,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
17.122704327,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.72,% Clocks,,,0.00,5.35,
17.122704327,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C4,Frontend_Bound,34.17,% Slots,,,0.00,5.09,
17.122704327,S1-C4,Backend_Bound,42.49,% Slots,,,0.00,5.09,
17.122704327,S1-C4,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S1-C4,Frontend_Bound.Frontend_Latency,35.32,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S1-C4,Backend_Bound.Memory_Bound,31.98,% Slots,,,0.00,5.09,
17.122704327,S1-C4,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.09,
17.122704327,S1-C4,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.35,
17.122704327,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.35,
17.122704327,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.27,% Clocks,,,0.00,5.35,
17.122704327,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C5,Frontend_Bound,34.25,% Slots,,,0.00,5.09,
17.122704327,S1-C5,Backend_Bound,42.29,% Slots,,,0.00,5.09,
17.122704327,S1-C5,Retiring,16.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S1-C5,Frontend_Bound.Frontend_Latency,31.99,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S1-C5,Backend_Bound.Memory_Bound,27.91,% Slots,,,0.00,5.09,
17.122704327,S1-C5,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.09,
17.122704327,S1-C5,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.36,
17.122704327,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.77,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
17.122704327,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C6,Frontend_Bound,34.54,% Slots,,,0.00,5.09,
17.122704327,S1-C6,Backend_Bound,41.66,% Slots,,,0.00,5.09,
17.122704327,S1-C6,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S1-C6,Frontend_Bound.Frontend_Latency,30.92,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S1-C6,Backend_Bound.Memory_Bound,28.14,% Slots,,,0.00,5.09,
17.122704327,S1-C6,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.09,
17.122704327,S1-C6,Retiring.Microcode_Sequencer,15.20,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.36,
17.122704327,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.42,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.07,% Clocks,,,0.00,5.35,
17.122704327,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C7,Frontend_Bound,34.26,% Slots,,,0.00,5.09,
17.122704327,S1-C7,Backend_Bound,42.40,% Slots,,,0.00,5.09,
17.122704327,S1-C7,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.122704327,S1-C7,Frontend_Bound.Frontend_Latency,29.52,% Slots,,rs_events.empty_end,0.00,5.09,
17.122704327,S1-C7,Backend_Bound.Memory_Bound,26.77,% Slots,,,0.00,5.09,
17.122704327,S1-C7,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.09,
17.122704327,S1-C7,Retiring.Microcode_Sequencer,13.59,% Slots,,idq.ms_uops,0.00,5.36,
17.122704327,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.36,
17.122704327,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.122704327,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.36,
17.122704327,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
17.122704327,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
17.122704327,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
17.122704327,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
18.633089701,S0-C0,Frontend_Bound,26.78,% Slots,,,0.00,5.29,
18.633089701,S0-C0,Backend_Bound,47.40,% Slots,,,0.00,5.29,
18.633089701,S0-C0,Retiring,19.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S0-C0,Frontend_Bound.Frontend_Latency,23.86,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S0-C0,Backend_Bound.Memory_Bound,31.23,% Slots,,,0.00,5.02,
18.633089701,S0-C0,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.02,
18.633089701,S0-C0,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.53,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
18.633089701,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,23.86,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
18.633089701,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C1,Frontend_Bound,36.58,% Slots,,,0.00,5.29,
18.633089701,S0-C1,Backend_Bound,38.77,% Slots,,,0.00,5.29,
18.633089701,S0-C1,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S0-C1,Frontend_Bound.Frontend_Latency,27.41,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S0-C1,Backend_Bound.Memory_Bound,22.33,% Slots,,,0.00,5.02,
18.633089701,S0-C1,Backend_Bound.Core_Bound,16.43,% Slots,,,0.00,5.02,
18.633089701,S0-C1,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.28,
18.633089701,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
18.633089701,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.35,% Clocks,,idq.ms_switches,0.00,5.28,
18.633089701,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
18.633089701,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C2,Frontend_Bound,29.36,% Slots,,,0.00,5.29,
18.633089701,S0-C2,Backend_Bound,45.34,% Slots,,,0.00,5.29,
18.633089701,S0-C2,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S0-C2,Backend_Bound.Memory_Bound,92.34,% Slots,,,0.00,5.02,<==
18.633089701,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.28,
18.633089701,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
18.633089701,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
18.633089701,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
18.633089701,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C3,Frontend_Bound,34.24,% Slots,,,0.00,5.29,
18.633089701,S0-C3,Backend_Bound,31.24,% Slots,,,0.00,5.29,
18.633089701,S0-C3,Retiring,25.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S0-C3,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.29,<==
18.633089701,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.43,% Slots,,,0.00,5.29,
18.633089701,S0-C3,Backend_Bound.Memory_Bound,37.24,% Slots,,,0.00,5.02,
18.633089701,S0-C3,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.29,
18.633089701,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
18.633089701,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.30,% Core_Clocks,,,0.00,5.3,
18.633089701,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
18.633089701,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
18.633089701,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C4,Frontend_Bound,33.81,% Slots,,,0.00,5.29,<==
18.633089701,S0-C4,Backend_Bound,13.77,% Slots,,,0.00,5.29,
18.633089701,S0-C4,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.29,
18.633089701,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.29,
18.633089701,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
18.633089701,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.86,% Core_Clocks,,,0.00,5.3,
18.633089701,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C5,Frontend_Bound,34.77,% Slots,,,0.00,5.29,
18.633089701,S0-C5,Backend_Bound,40.76,% Slots,,,0.00,5.29,
18.633089701,S0-C5,Retiring,20.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
18.633089701,S0-C5,Frontend_Bound.Frontend_Latency,35.16,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S0-C5,Backend_Bound.Memory_Bound,25.52,% Slots,,,0.00,5.02,<==
18.633089701,S0-C5,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.02,
18.633089701,S0-C5,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.28,
18.633089701,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.29,
18.633089701,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
18.633089701,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.27,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
18.633089701,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C6,Frontend_Bound,36.13,% Slots,,,0.00,5.29,
18.633089701,S0-C6,Backend_Bound,39.63,% Slots,,,0.00,5.29,
18.633089701,S0-C6,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
18.633089701,S0-C6,Frontend_Bound.Frontend_Latency,34.13,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S0-C6,Backend_Bound.Memory_Bound,24.30,% Slots,,,0.00,5.02,
18.633089701,S0-C6,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.02,
18.633089701,S0-C6,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.28,
18.633089701,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.29,
18.633089701,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
18.633089701,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
18.633089701,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C7,Frontend_Bound,36.11,% Slots,,,0.00,5.29,
18.633089701,S0-C7,Backend_Bound,39.23,% Slots,,,0.00,5.29,<==
18.633089701,S0-C7,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S0-C7,Frontend_Bound.Frontend_Latency,26.90,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S0-C7,Backend_Bound.Memory_Bound,21.76,% Slots,,,0.00,5.02,
18.633089701,S0-C7,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.02,
18.633089701,S0-C7,Retiring.Microcode_Sequencer,7.70,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.29,
18.633089701,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
18.633089701,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S1-C0,Frontend_Bound.Frontend_Bandwidth,27.73,% Slots,,,0.00,5.29,
18.633089701,S1-C0,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.02,
18.633089701,S1-C0,Backend_Bound.Core_Bound,25.26,% Slots,,,0.00,5.02,<==
18.633089701,S1-C0,Retiring.Microcode_Sequencer,9.31,% Slots,,idq.ms_uops,0.00,5.28,
18.633089701,S1-C0,Backend_Bound,43.30,% Slots,,,0.00,5.3,
18.633089701,S1-C0,Retiring,25.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
18.633089701,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.68,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.01,% Core_Clocks,,,0.00,5.29,
18.633089701,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
18.633089701,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S1-C1,Frontend_Bound,33.91,% Slots,,,0.00,5.29,
18.633089701,S1-C1,Backend_Bound,42.06,% Slots,,,0.00,5.29,
18.633089701,S1-C1,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S1-C1,Frontend_Bound.Frontend_Latency,31.97,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S1-C1,Backend_Bound.Memory_Bound,28.58,% Slots,,,0.00,5.02,<==
18.633089701,S1-C1,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.02,
18.633089701,S1-C1,Retiring.Microcode_Sequencer,14.98,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.29,
18.633089701,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
18.633089701,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S1-C2,Frontend_Bound,36.15,% Slots,,,0.00,5.29,
18.633089701,S1-C2,Backend_Bound,41.39,% Slots,,,0.00,5.29,
18.633089701,S1-C2,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S1-C2,Frontend_Bound.Frontend_Latency,27.59,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.60,% Slots,,,0.00,5.29,
18.633089701,S1-C2,Backend_Bound.Memory_Bound,28.28,% Slots,,,0.00,5.02,
18.633089701,S1-C2,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.02,
18.633089701,S1-C2,Retiring.Microcode_Sequencer,13.18,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.28,
18.633089701,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.28,
18.633089701,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.07,% Core_Clocks,,,0.00,5.29,
18.633089701,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
18.633089701,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S1-C3,Frontend_Bound,34.38,% Slots,,,0.00,5.29,
18.633089701,S1-C3,Backend_Bound,42.21,% Slots,,,0.00,5.29,
18.633089701,S1-C3,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S1-C3,Frontend_Bound.Frontend_Latency,27.22,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S1-C3,Backend_Bound.Memory_Bound,27.06,% Slots,,,0.00,5.02,
18.633089701,S1-C3,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.02,
18.633089701,S1-C3,Retiring.Microcode_Sequencer,14.49,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.29,
18.633089701,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
18.633089701,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S1-C4,Frontend_Bound,33.53,% Slots,,,0.00,5.29,
18.633089701,S1-C4,Backend_Bound,42.68,% Slots,,,0.00,5.29,
18.633089701,S1-C4,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S1-C4,Frontend_Bound.Frontend_Latency,33.16,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S1-C4,Backend_Bound.Memory_Bound,27.68,% Slots,,,0.00,5.02,
18.633089701,S1-C4,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.02,
18.633089701,S1-C4,Retiring.Microcode_Sequencer,15.11,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.29,
18.633089701,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
18.633089701,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S1-C5,Frontend_Bound,33.55,% Slots,,,0.00,5.29,
18.633089701,S1-C5,Backend_Bound,42.41,% Slots,,,0.00,5.29,
18.633089701,S1-C5,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S1-C5,Frontend_Bound.Frontend_Latency,32.54,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S1-C5,Backend_Bound.Memory_Bound,27.48,% Slots,,,0.00,5.02,
18.633089701,S1-C5,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.02,
18.633089701,S1-C5,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.29,
18.633089701,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
18.633089701,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S1-C6,Frontend_Bound,33.79,% Slots,,,0.00,5.29,
18.633089701,S1-C6,Backend_Bound,42.39,% Slots,,,0.00,5.29,
18.633089701,S1-C6,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S1-C6,Frontend_Bound.Frontend_Latency,37.07,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S1-C6,Backend_Bound.Memory_Bound,30.81,% Slots,,,0.00,5.02,
18.633089701,S1-C6,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.02,
18.633089701,S1-C6,Retiring.Microcode_Sequencer,15.02,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.29,
18.633089701,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
18.633089701,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S1-C7,Frontend_Bound,34.55,% Slots,,,0.00,5.29,
18.633089701,S1-C7,Backend_Bound,41.95,% Slots,,,0.00,5.29,
18.633089701,S1-C7,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.633089701,S1-C7,Frontend_Bound.Frontend_Latency,30.84,% Slots,,rs_events.empty_end,0.00,5.29,
18.633089701,S1-C7,Backend_Bound.Memory_Bound,28.79,% Slots,,,0.00,5.02,
18.633089701,S1-C7,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.02,
18.633089701,S1-C7,Retiring.Microcode_Sequencer,14.50,% Slots,,idq.ms_uops,0.00,5.29,
18.633089701,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.29,
18.633089701,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.633089701,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.29,
18.633089701,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
18.633089701,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
18.633089701,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.78,% Clocks,,,0.00,5.3,
18.633089701,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
18.633089701,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
18.633089701,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
20.142570606,S0-C0,Frontend_Bound,33.75,% Slots,,,0.00,5.3,<==
20.142570606,S0-C0,Bad_Speculation,11.80,% Slots,,,0.00,5.3,
20.142570606,S0-C0,Backend_Bound,29.13,% Slots,,,0.00,5.3,
20.142570606,S0-C0,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.58,% Slots,,,0.00,5.3,
20.142570606,S0-C0,Bad_Speculation.Branch_Mispredicts,11.66,% Slots,,br_misp_retired.all_branches,0.00,5.29,
20.142570606,S0-C0,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.29,
20.142570606,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.3,
20.142570606,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
20.142570606,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.15,% Core_Clocks,,,0.00,5.31,
20.142570606,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
20.142570606,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.142570606,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
20.142570606,S0-C1,Frontend_Bound,36.97,% Slots,,,0.00,5.3,
20.142570606,S0-C1,Bad_Speculation,12.85,% Slots,,,0.00,5.3,
20.142570606,S0-C1,Backend_Bound,29.48,% Slots,,,0.00,5.3,
20.142570606,S0-C1,Frontend_Bound.Frontend_Latency,29.45,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.26,% Slots,,,0.00,5.3,
20.142570606,S0-C1,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.3,
20.142570606,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
20.142570606,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.02,% Core_Clocks,,,0.00,5.3,
20.142570606,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
20.142570606,S0-C2,Bad_Speculation,12.77,% Slots,,,0.00,5.3,
20.142570606,S0-C2,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.3,
20.142570606,S0-C2,Backend_Bound,39.81,% Slots,,,0.00,5.3,
20.142570606,S0-C2,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.3,
20.142570606,S0-C2,Backend_Bound.Core_Bound,26.02,% Slots,,,0.00,5.3,<==
20.142570606,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.142570606,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
20.142570606,S0-C3,Frontend_Bound,41.39,% Slots,,,0.00,5.3,
20.142570606,S0-C3,Backend_Bound,28.63,% Slots,,,0.00,5.3,
20.142570606,S0-C3,Retiring,14.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
20.142570606,S0-C3,Frontend_Bound.Frontend_Latency,26.71,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S0-C3,Backend_Bound.Memory_Bound,19.82,% Slots,,,0.00,5.3,
20.142570606,S0-C3,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.3,
20.142570606,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,0.00,5.3,
20.142570606,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
20.142570606,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.51,% Clocks,,idq.ms_switches,0.00,5.3,
20.142570606,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
20.142570606,S0-C4,Frontend_Bound,39.44,% Slots,,,0.00,5.29,
20.142570606,S0-C4,Backend_Bound,36.98,% Slots,,,0.00,5.29,
20.142570606,S0-C4,Frontend_Bound.Frontend_Latency,60.09,% Slots,,rs_events.empty_end,0.00,5.29,
20.142570606,S0-C4,Backend_Bound.Memory_Bound,12.17,% Slots,,,0.00,5.29,
20.142570606,S0-C4,Backend_Bound.Core_Bound,24.81,% Slots,,,0.00,5.29,
20.142570606,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.3,
20.142570606,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
20.142570606,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.142570606,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.27,% Clocks,,,0.00,5.29,
20.142570606,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
20.142570606,S0-C5,Frontend_Bound,34.10,% Slots,,,0.00,5.29,<==
20.142570606,S0-C5,Backend_Bound,14.53,% Slots,,,0.00,5.29,
20.142570606,S0-C5,Frontend_Bound.Frontend_Latency,18.05,% Slots,,rs_events.empty_end,0.00,5.29,
20.142570606,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.04,% Slots,,,0.00,5.29,
20.142570606,S0-C5,Backend_Bound.Memory_Bound,17.53,% Slots,,,0.00,5.29,
20.142570606,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.3,
20.142570606,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
20.142570606,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.84,% Core_Clocks,,,0.00,5.3,
20.142570606,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
20.142570606,S0-C6,Frontend_Bound,23.00,% Slots,,,0.00,5.3,
20.142570606,S0-C6,Bad_Speculation,16.29,% Slots,,,0.00,5.3,
20.142570606,S0-C6,Backend_Bound,24.75,% Slots,,,0.00,5.3,
20.142570606,S0-C6,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S0-C6,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.3,
20.142570606,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.3,
20.142570606,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
20.142570606,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
20.142570606,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
20.142570606,S0-C7,Frontend_Bound,22.49,% Slots,,,0.00,5.3,
20.142570606,S0-C7,Bad_Speculation,10.13,% Slots,,,0.00,5.3,
20.142570606,S0-C7,Backend_Bound,47.29,% Slots,,,0.00,5.3,<==
20.142570606,S0-C7,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
20.142570606,S0-C7,Frontend_Bound.Frontend_Latency,26.81,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S0-C7,Bad_Speculation.Branch_Mispredicts,9.74,% Slots,,br_misp_retired.all_branches,0.00,5.3,
20.142570606,S0-C7,Retiring.Microcode_Sequencer,7.17,% Slots,,idq.ms_uops,0.00,5.3,
20.142570606,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.29,
20.142570606,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
20.142570606,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.35,% Clocks,,idq.ms_switches,0.00,5.29,
20.142570606,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
20.142570606,S1-C0,Frontend_Bound,24.79,% Slots,,,0.00,5.3,
20.142570606,S1-C0,Backend_Bound,26.37,% Slots,,,0.00,5.3,
20.142570606,S1-C0,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.3,
20.142570606,S1-C0,Backend_Bound.Memory_Bound,63.94,% Slots,,,0.00,5.3,
20.142570606,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
20.142570606,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.08,% Core_Clocks,,,0.00,5.3,
20.142570606,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.93,% Core_Clocks,,,0.00,5.3,
20.142570606,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
20.142570606,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
20.142570606,S1-C1,Frontend_Bound,35.57,% Slots,,,0.00,5.3,
20.142570606,S1-C1,Backend_Bound,40.39,% Slots,,,0.00,5.3,
20.142570606,S1-C1,Backend_Bound.Memory_Bound,23.99,% Slots,,,0.00,5.3,<==
20.142570606,S1-C1,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.3,
20.142570606,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
20.142570606,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
20.142570606,S1-C2,Frontend_Bound,20.98,% Slots,,,0.00,5.3,
20.142570606,S1-C2,Bad_Speculation,16.18,% Slots,,,0.00,5.3,
20.142570606,S1-C2,Backend_Bound,27.69,% Slots,,,0.00,5.3,
20.142570606,S1-C2,Frontend_Bound.Frontend_Latency,17.70,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S1-C2,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.3,
20.142570606,S1-C2,Backend_Bound.Memory_Bound,29.74,% Slots,,,0.00,5.3,<==
20.142570606,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.80,% Clocks,,,0.00,5.29,
20.142570606,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
20.142570606,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.06,
20.142570606,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.142570606,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
20.142570606,S1-C3,Frontend_Bound,23.15,% Slots,,,0.00,5.3,
20.142570606,S1-C3,Backend_Bound,52.63,% Slots,,,0.00,5.3,
20.142570606,S1-C3,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S1-C3,Backend_Bound.Memory_Bound,16.20,% Slots,,,0.00,5.29,
20.142570606,S1-C3,Backend_Bound.Core_Bound,36.43,% Slots,,,0.00,5.29,<==
20.142570606,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,0.00,5.3,
20.142570606,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
20.142570606,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
20.142570606,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.142570606,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
20.142570606,S1-C4,Frontend_Bound,30.79,% Slots,,,0.00,5.29,
20.142570606,S1-C4,Bad_Speculation,15.84,% Slots,,,0.00,5.29,
20.142570606,S1-C4,Backend_Bound,20.67,% Slots,,,0.00,5.29,
20.142570606,S1-C4,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.29,
20.142570606,S1-C4,Bad_Speculation.Branch_Mispredicts,15.69,% Slots,,br_misp_retired.all_branches,0.00,5.29,
20.142570606,S1-C4,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.29,
20.142570606,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.76,% Clocks,,,0.00,5.3,
20.142570606,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
20.142570606,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.142570606,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
20.142570606,S1-C5,Frontend_Bound,35.01,% Slots,,,0.00,5.3,
20.142570606,S1-C5,Backend_Bound,42.19,% Slots,,,0.00,5.3,<==
20.142570606,S1-C5,Frontend_Bound.Frontend_Latency,30.15,% Slots,,rs_events.empty_end,0.00,5.3,
20.142570606,S1-C5,Backend_Bound.Memory_Bound,20.52,% Slots,,,0.00,5.3,
20.142570606,S1-C5,Backend_Bound.Core_Bound,21.67,% Slots,,,0.00,5.3,
20.142570606,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.3,
20.142570606,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
20.142570606,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.06,
20.142570606,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
20.142570606,S1-C6,Bad_Speculation,14.61,% Slots,,,0.00,5.3,
20.142570606,S1-C6,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.3,
20.142570606,S1-C6,Backend_Bound,34.21,% Slots,,,0.00,5.3,
20.142570606,S1-C6,Backend_Bound.Memory_Bound,12.19,% Slots,,,0.00,5.3,
20.142570606,S1-C6,Backend_Bound.Core_Bound,22.02,% Slots,,,0.00,5.3,<==
20.142570606,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
20.142570606,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
20.142570606,S1-C7,Frontend_Bound,36.01,% Slots,,,0.00,5.3,
20.142570606,S1-C7,Bad_Speculation,12.28,% Slots,,,0.00,5.3,
20.142570606,S1-C7,Backend_Bound,24.22,% Slots,,,0.00,5.3,
20.142570606,S1-C7,Frontend_Bound.Frontend_Latency,24.58,% Slots,,rs_events.empty_end,0.00,5.3,<==
20.142570606,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.06,% Slots,,,0.00,5.3,
20.142570606,S1-C7,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.3,
20.142570606,S1-C7,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.3,
20.142570606,S1-C7,Backend_Bound.Core_Bound,10.96,% Slots,,,0.00,5.3,
20.142570606,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.3,
20.142570606,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
20.142570606,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.22,% Core_Clocks,,,0.00,5.3,
20.142570606,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.45,% Core_Clocks,,,0.00,5.3,
20.142570606,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
20.142570606,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
20.142570606,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
20.142570606,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
20.142570606,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
20.142570606,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
21.64284008,S0-C0,Frontend_Bound,33.39,% Slots,,,0.00,5.32,<==
21.64284008,S0-C0,Bad_Speculation,14.68,% Slots,,,0.00,5.32,
21.64284008,S0-C0,Backend_Bound,21.50,% Slots,,,0.00,5.32,
21.64284008,S0-C0,Frontend_Bound.Frontend_Latency,18.85,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.38,% Slots,,,0.00,5.16,
21.64284008,S0-C0,Bad_Speculation.Branch_Mispredicts,14.55,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.64284008,S0-C0,Backend_Bound.Core_Bound,14.32,% Slots,,,0.00,5.32,
21.64284008,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
21.64284008,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.40,% Core_Clocks,,,0.00,5.33,
21.64284008,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.70,% Core_Clocks,,,0.00,5.33,
21.64284008,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C1,Frontend_Bound,33.11,% Slots,,,0.00,5.33,
21.64284008,S0-C1,Bad_Speculation,17.89,% Slots,,,0.00,5.33,
21.64284008,S0-C1,Backend_Bound,19.00,% Slots,,,0.00,5.33,
21.64284008,S0-C1,Frontend_Bound.Frontend_Latency,17.13,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S0-C1,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S0-C1,Backend_Bound.Memory_Bound,15.22,% Slots,,,0.00,5.32,
21.64284008,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
21.64284008,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C2,Frontend_Bound,42.74,% Slots,,,0.00,5.32,
21.64284008,S0-C2,Bad_Speculation,11.89,% Slots,,,0.00,5.32,
21.64284008,S0-C2,Backend_Bound,26.06,% Slots,,,0.00,5.32,
21.64284008,S0-C2,Frontend_Bound.Frontend_Latency,30.60,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S0-C2,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.64284008,S0-C2,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.32,
21.64284008,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.13,% Clocks,,,0.00,5.06,
21.64284008,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C3,Frontend_Bound,36.41,% Slots,,,0.00,5.33,
21.64284008,S0-C3,Bad_Speculation,11.83,% Slots,,,0.00,5.33,
21.64284008,S0-C3,Backend_Bound,18.13,% Slots,,,0.00,5.33,
21.64284008,S0-C3,Frontend_Bound.Frontend_Latency,30.46,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S0-C3,Bad_Speculation.Branch_Mispredicts,11.68,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.07,
21.64284008,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
21.64284008,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C4,Frontend_Bound,28.76,% Slots,,,0.00,5.32,<==
21.64284008,S0-C4,Bad_Speculation,18.70,% Slots,,,0.00,5.32,
21.64284008,S0-C4,Backend_Bound,18.49,% Slots,,,0.00,5.32,
21.64284008,S0-C4,Frontend_Bound.Frontend_Latency,15.63,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.17,
21.64284008,S0-C4,Bad_Speculation.Branch_Mispredicts,18.51,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.64284008,S0-C4,Backend_Bound.Memory_Bound,21.61,% Slots,,,0.00,5.32,
21.64284008,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.07,
21.64284008,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
21.64284008,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.90,% Core_Clocks,,,0.00,5.32,
21.64284008,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
21.64284008,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
21.64284008,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
21.64284008,S0-C5,Frontend_Bound,32.01,% Slots,,,0.00,5.32,<==
21.64284008,S0-C5,Bad_Speculation,12.69,% Slots,,,0.00,5.32,
21.64284008,S0-C5,Backend_Bound,13.64,% Slots,,,0.00,5.32,
21.64284008,S0-C5,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.87,% Slots,,,0.00,5.17,
21.64284008,S0-C5,Bad_Speculation.Branch_Mispredicts,12.36,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.64284008,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.06,
21.64284008,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
21.64284008,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.35,% Core_Clocks,,,0.00,5.32,
21.64284008,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C6,Frontend_Bound,26.62,% Slots,,,0.00,5.33,
21.64284008,S0-C6,Bad_Speculation,19.32,% Slots,,,0.00,5.33,
21.64284008,S0-C6,Backend_Bound,21.53,% Slots,,,0.00,5.33,
21.64284008,S0-C6,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S0-C6,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S0-C6,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.32,
21.64284008,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.06,
21.64284008,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
21.64284008,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C7,Frontend_Bound,20.84,% Slots,,,0.00,5.33,
21.64284008,S0-C7,Bad_Speculation,25.03,% Slots,,,0.00,5.33,
21.64284008,S0-C7,Backend_Bound,16.01,% Slots,,,0.00,5.33,
21.64284008,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.23,% Slots,,,0.00,5.17,
21.64284008,S0-C7,Bad_Speculation.Branch_Mispredicts,24.88,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
21.64284008,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C0,Frontend_Bound,36.05,% Slots,,,0.00,5.33,
21.64284008,S1-C0,Bad_Speculation,17.29,% Slots,,,0.00,5.33,
21.64284008,S1-C0,Backend_Bound,18.65,% Slots,,,0.00,5.33,
21.64284008,S1-C0,Frontend_Bound.Frontend_Latency,30.67,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S1-C0,Frontend_Bound.Frontend_Bandwidth,25.00,% Slots,,,0.00,5.18,
21.64284008,S1-C0,Bad_Speculation.Branch_Mispredicts,17.03,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.06,
21.64284008,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.66,% Core_Clocks,,,0.00,5.32,
21.64284008,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.35,% Core_Clocks,,,0.00,5.32,
21.64284008,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C1,Frontend_Bound,40.74,% Slots,,,0.00,5.33,
21.64284008,S1-C1,Bad_Speculation,13.36,% Slots,,,0.00,5.33,
21.64284008,S1-C1,Backend_Bound,27.75,% Slots,,,0.00,5.33,
21.64284008,S1-C1,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S1-C1,Bad_Speculation.Branch_Mispredicts,12.89,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S1-C1,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.32,
21.64284008,S1-C1,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.32,
21.64284008,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.06,
21.64284008,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
21.64284008,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
21.64284008,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C2,Frontend_Bound,28.87,% Slots,,,0.00,5.33,
21.64284008,S1-C2,Bad_Speculation,18.31,% Slots,,,0.00,5.33,
21.64284008,S1-C2,Backend_Bound,20.75,% Slots,,,0.00,5.33,
21.64284008,S1-C2,Frontend_Bound.Frontend_Latency,21.36,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S1-C2,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S1-C2,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.32,
21.64284008,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.18,% Clocks,,,0.00,5.06,
21.64284008,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
21.64284008,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
21.64284008,S1-C3,Frontend_Bound,30.38,% Slots,,,0.00,5.33,
21.64284008,S1-C3,Bad_Speculation,15.05,% Slots,,,0.00,5.33,
21.64284008,S1-C3,Backend_Bound,22.34,% Slots,,,0.00,5.33,
21.64284008,S1-C3,Frontend_Bound.Frontend_Latency,18.67,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.89,% Slots,,,0.00,5.18,
21.64284008,S1-C3,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S1-C3,Backend_Bound.Memory_Bound,18.07,% Slots,,,0.00,5.32,
21.64284008,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.06,
21.64284008,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.46,% Core_Clocks,,,0.00,5.32,
21.64284008,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
21.64284008,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C4,Frontend_Bound,36.22,% Slots,,,0.00,5.33,
21.64284008,S1-C4,Bad_Speculation,14.24,% Slots,,,0.00,5.33,
21.64284008,S1-C4,Backend_Bound,20.59,% Slots,,,0.00,5.33,
21.64284008,S1-C4,Frontend_Bound.Frontend_Latency,27.22,% Slots,,rs_events.empty_end,0.00,5.32,
21.64284008,S1-C4,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S1-C4,Backend_Bound.Memory_Bound,15.95,% Slots,,,0.00,5.32,
21.64284008,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.06,
21.64284008,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
21.64284008,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C5,Frontend_Bound,37.00,% Slots,,,0.00,5.32,
21.64284008,S1-C5,Bad_Speculation,20.32,% Slots,,,0.00,5.32,
21.64284008,S1-C5,Backend_Bound,15.55,% Slots,,,0.00,5.32,
21.64284008,S1-C5,Frontend_Bound.Frontend_Bandwidth,39.66,% Slots,,,0.00,5.18,
21.64284008,S1-C5,Bad_Speculation.Branch_Mispredicts,19.89,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.64284008,S1-C5,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.32,
21.64284008,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.50,% Core_Clocks,,,0.00,5.33,<==
21.64284008,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
21.64284008,S1-C6,Frontend_Bound,36.20,% Slots,,,0.00,5.33,
21.64284008,S1-C6,Bad_Speculation,10.97,% Slots,,,0.00,5.33,
21.64284008,S1-C6,Backend_Bound,27.07,% Slots,,,0.00,5.33,
21.64284008,S1-C6,Frontend_Bound.Frontend_Latency,38.59,% Slots,,rs_events.empty_end,0.00,5.33,
21.64284008,S1-C6,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S1-C6,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.32,
21.64284008,S1-C6,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.32,
21.64284008,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
21.64284008,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
21.64284008,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.48,% Clocks,,,0.00,5.07,
21.64284008,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C7,Frontend_Bound,43.35,% Slots,,,0.00,5.33,
21.64284008,S1-C7,Bad_Speculation,11.57,% Slots,,,0.00,5.33,
21.64284008,S1-C7,Backend_Bound,27.36,% Slots,,,0.00,5.33,
21.64284008,S1-C7,Frontend_Bound.Frontend_Latency,52.68,% Slots,,rs_events.empty_end,0.00,5.33,
21.64284008,S1-C7,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.33,
21.64284008,S1-C7,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.32,
21.64284008,S1-C7,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.32,
21.64284008,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.06,
21.64284008,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
21.64284008,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
21.64284008,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
21.64284008,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
21.64284008,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
21.64284008,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
21.64284008,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
21.64284008,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
21.64284008,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
21.64284008,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
23.15789591,S0-C0,Frontend_Bound,29.49,% Slots,,,0.00,5.29,<==
23.15789591,S0-C0,Bad_Speculation,17.18,% Slots,,,0.00,5.29,
23.15789591,S0-C0,Backend_Bound,26.32,% Slots,,,0.00,5.29,
23.15789591,S0-C0,Frontend_Bound.Frontend_Latency,15.33,% Slots,,rs_events.empty_end,0.00,5.29,
23.15789591,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.36,% Slots,,,0.00,5.16,
23.15789591,S0-C0,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.28,
23.15789591,S0-C0,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.29,
23.15789591,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.25,% Core_Clocks,,,0.00,5.29,
23.15789591,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.65,% Clocks,,,0.00,5.19,
23.15789591,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
23.15789591,S0-C1,Frontend_Bound,30.22,% Slots,,,0.00,5.29,
23.15789591,S0-C1,Backend_Bound,42.26,% Slots,,,0.00,5.29,<==
23.15789591,S0-C1,Frontend_Bound.Frontend_Latency,37.88,% Slots,,rs_events.empty_end,0.00,5.29,
23.15789591,S0-C1,Backend_Bound.Memory_Bound,20.84,% Slots,,,0.00,5.29,
23.15789591,S0-C1,Backend_Bound.Core_Bound,21.42,% Slots,,,0.00,5.29,
23.15789591,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.29,
23.15789591,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.15789591,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.15789591,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
23.15789591,S0-C2,Frontend_Bound,35.80,% Slots,,,0.00,5.28,
23.15789591,S0-C2,Bad_Speculation,19.80,% Slots,,,0.00,5.28,
23.15789591,S0-C2,Backend_Bound,18.69,% Slots,,,0.00,5.28,
23.15789591,S0-C2,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.28,
23.15789591,S0-C2,Frontend_Bound.Frontend_Bandwidth,23.14,% Slots,,,0.00,5.15,
23.15789591,S0-C2,Bad_Speculation.Branch_Mispredicts,19.20,% Slots,,br_misp_retired.all_branches,0.00,5.28,
23.15789591,S0-C2,Backend_Bound.Core_Bound,23.76,% Slots,,,0.00,5.28,
23.15789591,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.52,% Core_Clocks,,,0.00,5.28,<==
23.15789591,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S0-C3,Frontend_Bound,24.01,% Slots,,,0.00,5.29,
23.15789591,S0-C3,Backend_Bound,45.26,% Slots,,,0.00,5.29,
23.15789591,S0-C3,Backend_Bound.Core_Bound,35.31,% Slots,,,0.00,5.28,<==
23.15789591,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
23.15789591,S0-C4,Frontend_Bound,34.99,% Slots,,,0.00,5.28,
23.15789591,S0-C4,Bad_Speculation,11.08,% Slots,,,0.00,5.28,
23.15789591,S0-C4,Backend_Bound,28.58,% Slots,,,0.00,5.28,
23.15789591,S0-C4,Frontend_Bound.Frontend_Bandwidth,23.30,% Slots,,,0.00,5.15,
23.15789591,S0-C4,Bad_Speculation.Branch_Mispredicts,10.89,% Slots,,br_misp_retired.all_branches,0.00,5.28,
23.15789591,S0-C4,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.28,
23.15789591,S0-C4,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.28,
23.15789591,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.66,% Core_Clocks,,,0.00,5.29,<==
23.15789591,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
23.15789591,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S0-C5,Frontend_Bound,33.87,% Slots,,,0.00,5.28,<==
23.15789591,S0-C5,Backend_Bound,14.40,% Slots,,,0.00,5.28,
23.15789591,S0-C5,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.28,
23.15789591,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.13,% Slots,,,0.00,5.15,
23.15789591,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.29,
23.15789591,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.15789591,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.26,% Core_Clocks,,,0.00,5.29,
23.15789591,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S0-C6,Frontend_Bound,29.07,% Slots,,,0.00,5.29,
23.15789591,S0-C6,Bad_Speculation,16.69,% Slots,,,0.00,5.29,
23.15789591,S0-C6,Backend_Bound,22.02,% Slots,,,0.00,5.29,
23.15789591,S0-C6,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.28,
23.15789591,S0-C6,Bad_Speculation.Branch_Mispredicts,16.52,% Slots,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S0-C6,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.28,
23.15789591,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.29,
23.15789591,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
23.15789591,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.42,% Clocks,,,0.00,5.2,
23.15789591,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S0-C7,Frontend_Bound,23.86,% Slots,,,0.00,5.29,
23.15789591,S0-C7,Bad_Speculation,16.36,% Slots,,,0.00,5.29,
23.15789591,S0-C7,Backend_Bound,25.25,% Slots,,,0.00,5.29,
23.15789591,S0-C7,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.28,
23.15789591,S0-C7,Backend_Bound.Core_Bound,20.81,% Slots,,,0.00,5.28,<==
23.15789591,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S1-C0,Frontend_Bound,23.72,% Slots,,,0.00,5.29,
23.15789591,S1-C0,Bad_Speculation,18.17,% Slots,,,0.00,5.29,
23.15789591,S1-C0,Backend_Bound,20.31,% Slots,,,0.00,5.29,
23.15789591,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.09,% Slots,,,0.00,5.15,<==
23.15789591,S1-C0,Bad_Speculation.Branch_Mispredicts,17.91,% Slots,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S1-C0,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.28,
23.15789591,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.17,% Core_Clocks,,,0.00,5.28,
23.15789591,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.88,% Core_Clocks,,,0.00,5.28,
23.15789591,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.79,% Clocks,,,0.00,5.2,
23.15789591,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S1-C1,Bad_Speculation,16.17,% Slots,,,0.00,5.29,
23.15789591,S1-C1,Bad_Speculation.Branch_Mispredicts,15.73,% Slots,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S1-C1,Backend_Bound,38.63,% Slots,,,0.00,5.29,<==
23.15789591,S1-C1,Backend_Bound.Memory_Bound,18.39,% Slots,,,0.00,5.28,
23.15789591,S1-C1,Backend_Bound.Core_Bound,20.24,% Slots,,,0.00,5.28,
23.15789591,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
23.15789591,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S1-C2,Frontend_Bound,32.03,% Slots,,,0.00,5.29,
23.15789591,S1-C2,Bad_Speculation,12.51,% Slots,,,0.00,5.29,
23.15789591,S1-C2,Backend_Bound,25.03,% Slots,,,0.00,5.29,
23.15789591,S1-C2,Frontend_Bound.Frontend_Latency,25.77,% Slots,,rs_events.empty_end,0.00,5.28,
23.15789591,S1-C2,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S1-C2,Backend_Bound.Memory_Bound,14.81,% Slots,,,0.00,5.28,
23.15789591,S1-C2,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.28,
23.15789591,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.29,
23.15789591,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
23.15789591,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
23.15789591,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.15789591,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S1-C3,Frontend_Bound,30.10,% Slots,,,0.00,5.29,
23.15789591,S1-C3,Bad_Speculation,13.82,% Slots,,,0.00,5.29,
23.15789591,S1-C3,Backend_Bound,23.82,% Slots,,,0.00,5.29,
23.15789591,S1-C3,Frontend_Bound.Frontend_Latency,15.79,% Slots,,rs_events.empty_end,0.00,5.29,
23.15789591,S1-C3,Bad_Speculation.Branch_Mispredicts,13.57,% Slots,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S1-C3,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.29,
23.15789591,S1-C3,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.29,
23.15789591,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.29,
23.15789591,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
23.15789591,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.15789591,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S1-C4,Frontend_Bound,21.70,% Slots,,,0.00,5.28,
23.15789591,S1-C4,Bad_Speculation,22.45,% Slots,,,0.00,5.28,
23.15789591,S1-C4,Backend_Bound,19.07,% Slots,,,0.00,5.28,
23.15789591,S1-C4,Retiring,23.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
23.15789591,S1-C4,Bad_Speculation.Branch_Mispredicts,22.15,% Slots,,br_misp_retired.all_branches,0.00,5.28,
23.15789591,S1-C4,Backend_Bound.Core_Bound,13.08,% Slots,,,0.00,5.28,
23.15789591,S1-C4,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.28,<==
23.15789591,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.66,% Clocks,,idq.ms_switches,0.00,5.28,
23.15789591,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
23.15789591,S1-C5,Frontend_Bound,34.04,% Slots,,,0.00,5.29,<==
23.15789591,S1-C5,Bad_Speculation,17.86,% Slots,,,0.00,5.29,
23.15789591,S1-C5,Backend_Bound,22.41,% Slots,,,0.00,5.29,
23.15789591,S1-C5,Retiring,22.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
23.15789591,S1-C5,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.29,
23.15789591,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.14,
23.15789591,S1-C5,Bad_Speculation.Branch_Mispredicts,17.65,% Slots,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S1-C5,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.28,
23.15789591,S1-C5,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.29,
23.15789591,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.29,
23.15789591,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.15789591,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.29,
23.15789591,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.24,% Core_Clocks,,,0.00,5.29,
23.15789591,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.10,% Core_Clocks,,,0.00,5.29,
23.15789591,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.74,% Clocks,,,0.00,5.2,
23.15789591,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
23.15789591,S1-C6,Frontend_Bound,31.13,% Slots,,,0.00,5.29,
23.15789591,S1-C6,Bad_Speculation,11.97,% Slots,,,0.00,5.29,
23.15789591,S1-C6,Backend_Bound,29.23,% Slots,,,0.00,5.29,
23.15789591,S1-C6,Frontend_Bound.Frontend_Latency,25.28,% Slots,,rs_events.empty_end,0.00,5.29,
23.15789591,S1-C6,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.29,
23.15789591,S1-C6,Backend_Bound.Core_Bound,21.51,% Slots,,,0.00,5.29,
23.15789591,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
23.15789591,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
23.15789591,S1-C7,Frontend_Bound,21.89,% Slots,,,0.00,5.29,
23.15789591,S1-C7,Bad_Speculation,22.07,% Slots,,,0.00,5.29,
23.15789591,S1-C7,Backend_Bound,19.38,% Slots,,,0.00,5.29,
23.15789591,S1-C7,Frontend_Bound.Frontend_Bandwidth,24.73,% Slots,,,0.00,5.29,
23.15789591,S1-C7,Bad_Speculation.Branch_Mispredicts,21.53,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
23.15789591,S1-C7,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.28,
23.15789591,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
23.15789591,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
23.15789591,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
23.15789591,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
23.15789591,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
23.15789591,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
23.15789591,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
24.670183443,S0-C0,Bad_Speculation,16.71,% Slots,,,0.00,5.28,
24.670183443,S0-C0,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.28,
24.670183443,S0-C0,Backend_Bound,32.16,% Slots,,,0.00,5.28,<==
24.670183443,S0-C0,Backend_Bound.Memory_Bound,18.20,% Slots,,,0.00,5.28,
24.670183443,S0-C0,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.28,
24.670183443,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.670183443,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
24.670183443,S0-C1,Frontend_Bound,21.36,% Slots,,,0.00,5.28,
24.670183443,S0-C1,Backend_Bound,51.48,% Slots,,,0.00,5.28,
24.670183443,S0-C1,Retiring,32.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
24.670183443,S0-C1,Frontend_Bound.Frontend_Latency,26.07,% Slots,,rs_events.empty_end,0.00,5.28,
24.670183443,S0-C1,Backend_Bound.Memory_Bound,22.70,% Slots,,,0.00,5.28,
24.670183443,S0-C1,Backend_Bound.Core_Bound,28.77,% Slots,,,0.00,5.28,<==
24.670183443,S0-C1,Retiring.Microcode_Sequencer,4.45,% Slots,,idq.ms_uops,0.00,5.28,
24.670183443,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.29,
24.670183443,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.24,% Clocks,,idq.ms_switches,0.00,5.29,
24.670183443,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.670183443,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.670183443,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C2,Frontend_Bound,35.75,% Slots,,,0.00,5.29,<==
24.670183443,S0-C2,Backend_Bound,25.96,% Slots,,,0.00,5.29,
24.670183443,S0-C2,Retiring,34.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
24.670183443,S0-C2,Frontend_Bound.Frontend_Latency,19.56,% Slots,,rs_events.empty_end,0.00,5.29,
24.670183443,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.64,% Slots,,,0.00,5.29,
24.670183443,S0-C2,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.29,
24.670183443,S0-C2,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.28,
24.670183443,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.29,
24.670183443,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.06,% Clocks,,idq.ms_switches,0.00,5.29,
24.670183443,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.15,% Core_Clocks,,,0.00,5.29,
24.670183443,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C3,Bad_Speculation,13.81,% Slots,,,0.00,5.29,
24.670183443,S0-C3,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S0-C3,Backend_Bound,35.70,% Slots,,,0.00,5.29,
24.670183443,S0-C3,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.29,
24.670183443,S0-C3,Backend_Bound.Core_Bound,23.38,% Slots,,,0.00,5.29,<==
24.670183443,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C4,Frontend_Bound,39.71,% Slots,,,0.00,5.29,
24.670183443,S0-C4,Bad_Speculation,16.84,% Slots,,,0.00,5.29,
24.670183443,S0-C4,Backend_Bound,20.82,% Slots,,,0.00,5.29,
24.670183443,S0-C4,Retiring,22.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
24.670183443,S0-C4,Frontend_Bound.Frontend_Bandwidth,26.02,% Slots,,,0.00,5.29,
24.670183443,S0-C4,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S0-C4,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.29,
24.670183443,S0-C4,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.28,
24.670183443,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.77,% Clocks,,idq.ms_switches,0.00,5.29,
24.670183443,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.23,% Core_Clocks,,,0.00,5.29,<==
24.670183443,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.51,% Core_Clocks,,,0.00,5.02,
24.670183443,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.670183443,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.670183443,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
24.670183443,S0-C5,Frontend_Bound,35.80,% Slots,,,0.00,5.28,<==
24.670183443,S0-C5,Bad_Speculation,12.68,% Slots,,,0.00,5.28,
24.670183443,S0-C5,Backend_Bound,13.90,% Slots,,,0.00,5.28,
24.670183443,S0-C5,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.28,
24.670183443,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.78,% Slots,,,0.00,5.28,
24.670183443,S0-C5,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.28,
24.670183443,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.29,
24.670183443,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.43,% Core_Clocks,,,0.00,5.3,
24.670183443,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C6,Frontend_Bound,40.26,% Slots,,,0.00,5.29,
24.670183443,S0-C6,Backend_Bound,35.02,% Slots,,,0.00,5.29,
24.670183443,S0-C6,Retiring,21.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
24.670183443,S0-C6,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.29,
24.670183443,S0-C6,Backend_Bound.Core_Bound,27.20,% Slots,,,0.00,5.29,
24.670183443,S0-C6,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.28,
24.670183443,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.65,% Clocks,,idq.ms_switches,0.00,5.29,<==
24.670183443,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
24.670183443,S0-C7,Frontend_Bound,24.67,% Slots,,,0.00,5.28,
24.670183443,S0-C7,Bad_Speculation,22.60,% Slots,,,0.00,5.28,
24.670183443,S0-C7,Backend_Bound,19.07,% Slots,,,0.00,5.28,
24.670183443,S0-C7,Retiring,31.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
24.670183443,S0-C7,Bad_Speculation.Branch_Mispredicts,22.19,% Slots,,br_misp_retired.all_branches,0.00,5.28,
24.670183443,S0-C7,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.28,
24.670183443,S0-C7,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.28,<==
24.670183443,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.05,% Clocks,,idq.ms_switches,0.00,5.29,
24.670183443,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C0,Frontend_Bound,37.60,% Slots,,,0.00,5.29,
24.670183443,S1-C0,Bad_Speculation,13.23,% Slots,,,0.00,5.29,
24.670183443,S1-C0,Backend_Bound,21.86,% Slots,,,0.00,5.29,
24.670183443,S1-C0,Frontend_Bound.Frontend_Latency,25.40,% Slots,,rs_events.empty_end,0.00,5.29,
24.670183443,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.95,% Slots,,,0.00,5.29,
24.670183443,S1-C0,Bad_Speculation.Branch_Mispredicts,13.10,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C0,Backend_Bound.Memory_Bound,15.57,% Slots,,,0.00,5.29,
24.670183443,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.51,% Clocks,,,0.00,5.29,
24.670183443,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
24.670183443,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.38,% Core_Clocks,,,0.00,5.29,
24.670183443,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.60,% Core_Clocks,,,0.00,5.02,
24.670183443,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.670183443,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.670183443,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
24.670183443,S1-C1,Frontend_Bound,20.41,% Slots,,,0.00,5.29,
24.670183443,S1-C1,Bad_Speculation,17.56,% Slots,,,0.00,5.29,
24.670183443,S1-C1,Backend_Bound,31.19,% Slots,,,0.00,5.29,<==
24.670183443,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.28,
24.670183443,S1-C1,Bad_Speculation.Branch_Mispredicts,17.31,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C1,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.29,
24.670183443,S1-C1,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.29,
24.670183443,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.30,% Core_Clocks,,,0.00,5.03,
24.670183443,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
24.670183443,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C2,Frontend_Bound,28.09,% Slots,,,0.00,5.29,
24.670183443,S1-C2,Bad_Speculation,23.41,% Slots,,,0.00,5.29,
24.670183443,S1-C2,Backend_Bound,17.11,% Slots,,,0.00,5.29,
24.670183443,S1-C2,Retiring,30.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
24.670183443,S1-C2,Frontend_Bound.Frontend_Bandwidth,56.92,% Slots,,,0.00,5.29,
24.670183443,S1-C2,Bad_Speculation.Branch_Mispredicts,23.13,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C2,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.28,<==
24.670183443,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.36,% Clocks,,idq.ms_switches,0.00,5.29,
24.670183443,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.15,% Core_Clocks,,,0.00,5.3,
24.670183443,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.82,% Core_Clocks,,,0.00,5.03,
24.670183443,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C3,Frontend_Bound,36.23,% Slots,,,0.00,5.29,
24.670183443,S1-C3,Bad_Speculation,14.16,% Slots,,,0.00,5.29,
24.670183443,S1-C3,Backend_Bound,24.17,% Slots,,,0.00,5.29,
24.670183443,S1-C3,Frontend_Bound.Frontend_Latency,23.44,% Slots,,rs_events.empty_end,0.00,5.29,
24.670183443,S1-C3,Bad_Speculation.Branch_Mispredicts,13.95,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C3,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.29,
24.670183443,S1-C3,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.29,
24.670183443,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.29,
24.670183443,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
24.670183443,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.670183443,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.670183443,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C4,Frontend_Bound,41.29,% Slots,,,0.00,5.29,
24.670183443,S1-C4,Bad_Speculation,14.26,% Slots,,,0.00,5.29,
24.670183443,S1-C4,Backend_Bound,21.91,% Slots,,,0.00,5.29,
24.670183443,S1-C4,Retiring,26.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
24.670183443,S1-C4,Frontend_Bound.Frontend_Latency,35.92,% Slots,,rs_events.empty_end,0.00,5.29,<==
24.670183443,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.41,% Slots,,,0.00,5.29,
24.670183443,S1-C4,Bad_Speculation.Branch_Mispredicts,14.03,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C4,Backend_Bound.Memory_Bound,12.69,% Slots,,,0.00,5.29,
24.670183443,S1-C4,Retiring.Microcode_Sequencer,4.81,% Slots,,idq.ms_uops,0.00,5.28,
24.670183443,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.29,
24.670183443,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.74,% Clocks,,idq.ms_switches,0.00,5.29,
24.670183443,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.76,% Core_Clocks,,,0.00,5.3,
24.670183443,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.78,% Core_Clocks,,,0.00,5.02,
24.670183443,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.670183443,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
24.670183443,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
24.670183443,S1-C5,Frontend_Bound,29.92,% Slots,,,0.00,5.29,<==
24.670183443,S1-C5,Bad_Speculation,22.26,% Slots,,,0.00,5.29,
24.670183443,S1-C5,Backend_Bound,15.49,% Slots,,,0.00,5.29,
24.670183443,S1-C5,Frontend_Bound.Frontend_Latency,16.24,% Slots,,rs_events.empty_end,0.00,5.29,
24.670183443,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.97,% Slots,,,0.00,5.29,
24.670183443,S1-C5,Bad_Speculation.Branch_Mispredicts,22.06,% Slots,,br_misp_retired.all_branches,0.00,5.28,
24.670183443,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.71,% Core_Clocks,,,0.00,5.3,
24.670183443,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.96,% Core_Clocks,,,0.00,5.03,
24.670183443,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C6,Frontend_Bound,34.57,% Slots,,,0.00,5.29,
24.670183443,S1-C6,Bad_Speculation,20.55,% Slots,,,0.00,5.29,
24.670183443,S1-C6,Backend_Bound,17.78,% Slots,,,0.00,5.29,
24.670183443,S1-C6,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.29,
24.670183443,S1-C6,Bad_Speculation.Branch_Mispredicts,20.24,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C6,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.29,
24.670183443,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
24.670183443,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
24.670183443,S1-C7,Frontend_Bound,41.92,% Slots,,,0.00,5.28,
24.670183443,S1-C7,Bad_Speculation,14.95,% Slots,,,0.00,5.28,
24.670183443,S1-C7,Backend_Bound,20.97,% Slots,,,0.00,5.28,
24.670183443,S1-C7,Retiring,35.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
24.670183443,S1-C7,Frontend_Bound.Frontend_Latency,23.54,% Slots,,rs_events.empty_end,0.00,5.28,<==
24.670183443,S1-C7,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.28,
24.670183443,S1-C7,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.28,
24.670183443,S1-C7,Retiring.Microcode_Sequencer,3.65,% Slots,,idq.ms_uops,0.00,5.29,
24.670183443,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.670183443,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.29,
24.670183443,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
24.670183443,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
24.670183443,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
24.670183443,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
24.670183443,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
24.670183443,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
24.670183443,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
24.670183443,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
26.166518115,S0-C0,Frontend_Bound,29.70,% Slots,,,0.00,5.08,<==
26.166518115,S0-C0,Bad_Speculation,19.49,% Slots,,,0.00,5.08,
26.166518115,S0-C0,Backend_Bound,21.08,% Slots,,,0.00,5.08,
26.166518115,S0-C0,Frontend_Bound.Frontend_Latency,17.19,% Slots,,rs_events.empty_end,0.00,5.08,
26.166518115,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.81,% Slots,,,0.00,5.08,
26.166518115,S0-C0,Bad_Speculation.Branch_Mispredicts,19.27,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S0-C0,Backend_Bound.Memory_Bound,47.89,% Slots,,,0.00,5.08,
26.166518115,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
26.166518115,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.71,% Core_Clocks,,,0.00,5.08,
26.166518115,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.24,% Core_Clocks,,,0.00,5.35,
26.166518115,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
26.166518115,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C1,Frontend_Bound,32.21,% Slots,,,0.00,5.08,
26.166518115,S0-C1,Backend_Bound,23.68,% Slots,,,0.00,5.08,
26.166518115,S0-C1,Retiring,38.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
26.166518115,S0-C1,Frontend_Bound.Frontend_Latency,25.86,% Slots,,rs_events.empty_end,0.00,5.08,
26.166518115,S0-C1,Backend_Bound.Memory_Bound,17.93,% Slots,,,0.00,5.08,
26.166518115,S0-C1,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.35,<==
26.166518115,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.22,% Clocks,,idq.ms_switches,0.00,5.35,
26.166518115,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
26.166518115,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.68,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.71,
26.166518115,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
26.166518115,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C2,Frontend_Bound,21.70,% Slots,,,0.00,5.08,
26.166518115,S0-C2,Bad_Speculation,10.96,% Slots,,,0.00,5.08,
26.166518115,S0-C2,Backend_Bound,38.41,% Slots,,,0.00,5.08,
26.166518115,S0-C2,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.08,
26.166518115,S0-C2,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S0-C2,Backend_Bound.Memory_Bound,34.63,% Slots,,,0.00,5.08,
26.166518115,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
26.166518115,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
26.166518115,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
26.166518115,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C3,Frontend_Bound,20.23,% Slots,,,0.00,5.09,
26.166518115,S0-C3,Bad_Speculation,11.05,% Slots,,,0.00,5.09,
26.166518115,S0-C3,Backend_Bound,32.69,% Slots,,,0.00,5.09,<==
26.166518115,S0-C3,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.09,
26.166518115,S0-C3,Backend_Bound.Memory_Bound,14.77,% Slots,,,0.00,5.09,
26.166518115,S0-C3,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.09,
26.166518115,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.27,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.71,
26.166518115,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
26.166518115,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.52,% Clocks,,,0.00,5.34,
26.166518115,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C4,Frontend_Bound,34.00,% Slots,,,0.00,5.09,<==
26.166518115,S0-C4,Bad_Speculation,12.30,% Slots,,,0.00,5.09,
26.166518115,S0-C4,Backend_Bound,15.64,% Slots,,,0.00,5.09,
26.166518115,S0-C4,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.09,
26.166518115,S0-C4,Frontend_Bound.Frontend_Bandwidth,21.05,% Slots,,,0.00,5.09,
26.166518115,S0-C4,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S0-C4,Backend_Bound.Memory_Bound,16.43,% Slots,,,0.00,5.09,
26.166518115,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.35,
26.166518115,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
26.166518115,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.21,% Core_Clocks,,,0.00,5.08,
26.166518115,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C5,Bad_Speculation,17.58,% Slots,,,0.00,5.09,
26.166518115,S0-C5,Bad_Speculation.Branch_Mispredicts,17.43,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S0-C5,Backend_Bound,35.40,% Slots,,,0.00,5.09,<==
26.166518115,S0-C5,Backend_Bound.Memory_Bound,18.85,% Slots,,,0.00,5.09,
26.166518115,S0-C5,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.09,
26.166518115,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
26.166518115,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C6,Frontend_Bound,34.05,% Slots,,,0.00,5.08,
26.166518115,S0-C6,Bad_Speculation,18.75,% Slots,,,0.00,5.08,
26.166518115,S0-C6,Backend_Bound,21.14,% Slots,,,0.00,5.08,
26.166518115,S0-C6,Frontend_Bound.Frontend_Latency,29.24,% Slots,,rs_events.empty_end,0.00,5.08,
26.166518115,S0-C6,Bad_Speculation.Branch_Mispredicts,18.52,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S0-C6,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.08,
26.166518115,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.35,
26.166518115,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
26.166518115,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
26.166518115,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C7,Frontend_Bound,30.79,% Slots,,,0.00,5.09,
26.166518115,S0-C7,Bad_Speculation,18.19,% Slots,,,0.00,5.09,
26.166518115,S0-C7,Backend_Bound,20.37,% Slots,,,0.00,5.09,
26.166518115,S0-C7,Retiring,27.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
26.166518115,S0-C7,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.09,<==
26.166518115,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.57,% Slots,,,0.00,5.09,
26.166518115,S0-C7,Bad_Speculation.Branch_Mispredicts,17.85,% Slots,,br_misp_retired.all_branches,0.00,5.09,
26.166518115,S0-C7,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.09,
26.166518115,S0-C7,Retiring.Microcode_Sequencer,1.46,% Slots,,idq.ms_uops,0.00,5.36,
26.166518115,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.35,
26.166518115,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
26.166518115,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.00,% Clocks,,idq.ms_switches,0.00,5.35,
26.166518115,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.23,% Core_Clocks,,,0.00,5.08,
26.166518115,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C0,Bad_Speculation,12.51,% Slots,,,0.00,5.08,
26.166518115,S1-C0,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S1-C0,Backend_Bound,43.16,% Slots,,,0.00,5.08,
26.166518115,S1-C0,Backend_Bound.Memory_Bound,28.55,% Slots,,,0.00,5.08,
26.166518115,S1-C0,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.08,
26.166518115,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
26.166518115,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
26.166518115,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.48,% Clocks,,,0.00,5.34,
26.166518115,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C1,Frontend_Bound,36.22,% Slots,,,0.00,5.08,
26.166518115,S1-C1,Bad_Speculation,13.60,% Slots,,,0.00,5.08,
26.166518115,S1-C1,Backend_Bound,21.16,% Slots,,,0.00,5.08,
26.166518115,S1-C1,Frontend_Bound.Frontend_Latency,17.74,% Slots,,rs_events.empty_end,0.00,5.08,
26.166518115,S1-C1,Frontend_Bound.Frontend_Bandwidth,26.66,% Slots,,,0.00,5.08,
26.166518115,S1-C1,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S1-C1,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.08,
26.166518115,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,0.00,5.35,
26.166518115,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
26.166518115,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.06,% Core_Clocks,,,0.00,5.08,<==
26.166518115,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.77,% Core_Clocks,,,0.00,5.35,
26.166518115,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.44,% Clocks,,,0.00,5.35,
26.166518115,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C2,Bad_Speculation,15.15,% Slots,,,0.00,5.08,
26.166518115,S1-C2,Bad_Speculation.Branch_Mispredicts,15.08,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S1-C2,Backend_Bound,41.36,% Slots,,,0.00,5.08,<==
26.166518115,S1-C2,Backend_Bound.Memory_Bound,20.11,% Slots,,,0.00,5.08,
26.166518115,S1-C2,Backend_Bound.Core_Bound,21.25,% Slots,,,0.00,5.08,
26.166518115,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,7.50,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.7,
26.166518115,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
26.166518115,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.66,% Clocks,,,0.00,5.35,
26.166518115,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C3,Bad_Speculation,10.26,% Slots,,,0.00,5.08,
26.166518115,S1-C3,Bad_Speculation.Branch_Mispredicts,10.18,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S1-C3,Backend_Bound,55.00,% Slots,,,0.00,5.08,
26.166518115,S1-C3,Backend_Bound.Memory_Bound,39.63,% Slots,,,0.00,5.08,
26.166518115,S1-C3,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.08,
26.166518115,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
26.166518115,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
26.166518115,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C4,Frontend_Bound,45.95,% Slots,,,0.00,5.07,
26.166518115,S1-C4,Backend_Bound,27.13,% Slots,,,0.00,5.07,
26.166518115,S1-C4,Frontend_Bound.Frontend_Latency,61.22,% Slots,,rs_events.empty_end,0.00,5.07,
26.166518115,S1-C4,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.07,
26.166518115,S1-C4,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.07,
26.166518115,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.35,
26.166518115,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
26.166518115,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
26.166518115,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C5,Frontend_Bound,22.10,% Slots,,,0.00,5.08,
26.166518115,S1-C5,Bad_Speculation,17.69,% Slots,,,0.00,5.08,
26.166518115,S1-C5,Backend_Bound,25.97,% Slots,,,0.00,5.08,
26.166518115,S1-C5,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
26.166518115,S1-C5,Bad_Speculation.Branch_Mispredicts,17.48,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S1-C5,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.08,<==
26.166518115,S1-C5,Retiring.Microcode_Sequencer,11.23,% Slots,,idq.ms_uops,0.00,5.36,
26.166518115,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.43,% Clocks,,idq.ms_switches,0.00,5.35,
26.166518115,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C6,Frontend_Bound,34.09,% Slots,,,0.00,5.08,
26.166518115,S1-C6,Bad_Speculation,15.01,% Slots,,,0.00,5.08,
26.166518115,S1-C6,Backend_Bound,22.68,% Slots,,,0.00,5.08,
26.166518115,S1-C6,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.08,
26.166518115,S1-C6,Frontend_Bound.Frontend_Bandwidth,37.23,% Slots,,,0.00,5.08,
26.166518115,S1-C6,Bad_Speculation.Branch_Mispredicts,14.62,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.35,
26.166518115,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
26.166518115,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.31,% Core_Clocks,,,0.00,5.08,<==
26.166518115,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
26.166518115,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
26.166518115,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
26.166518115,S1-C7,Frontend_Bound,25.43,% Slots,,,0.00,5.08,
26.166518115,S1-C7,Bad_Speculation,13.94,% Slots,,,0.00,5.08,
26.166518115,S1-C7,Backend_Bound,27.43,% Slots,,,0.00,5.08,<==
26.166518115,S1-C7,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.08,
26.166518115,S1-C7,Bad_Speculation.Branch_Mispredicts,13.80,% Slots,,br_misp_retired.all_branches,0.00,5.08,
26.166518115,S1-C7,Backend_Bound.Memory_Bound,14.78,% Slots,,,0.00,5.08,
26.166518115,S1-C7,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.08,
26.166518115,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
26.166518115,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
26.166518115,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
26.166518115,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.69,% Clocks,,,0.00,5.35,
26.166518115,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
26.166518115,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
26.166518115,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
26.166518115,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
27.593171618,S0-C0,Bad_Speculation,21.09,% Slots,,,0.00,5.31,
27.593171618,S0-C0,Bad_Speculation.Branch_Mispredicts,20.72,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S0-C0,Backend_Bound,24.13,% Slots,,,0.00,5.31,
27.593171618,S0-C0,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.03,<==
27.593171618,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
27.593171618,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.593171618,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S0-C1,Frontend_Bound,21.65,% Slots,,,0.00,5.31,
27.593171618,S0-C1,Backend_Bound,40.23,% Slots,,,0.00,5.31,
27.593171618,S0-C1,Frontend_Bound.Frontend_Latency,17.83,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S0-C1,Backend_Bound.Memory_Bound,23.08,% Slots,,,0.00,5.04,
27.593171618,S0-C1,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.04,
27.593171618,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.31,
27.593171618,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
27.593171618,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.593171618,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C2,Frontend_Bound,39.46,% Slots,,,0.00,5.32,
27.593171618,S0-C2,Backend_Bound,31.47,% Slots,,,0.00,5.32,
27.593171618,S0-C2,Frontend_Bound.Frontend_Latency,43.29,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S0-C2,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.04,
27.593171618,S0-C2,Backend_Bound.Core_Bound,19.50,% Slots,,,0.00,5.04,
27.593171618,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.31,
27.593171618,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
27.593171618,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
27.593171618,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.593171618,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C3,Frontend_Bound,28.63,% Slots,,,0.00,5.31,
27.593171618,S0-C3,Bad_Speculation,10.64,% Slots,,,0.00,5.31,
27.593171618,S0-C3,Backend_Bound,33.16,% Slots,,,0.00,5.31,
27.593171618,S0-C3,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S0-C3,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S0-C3,Backend_Bound.Memory_Bound,13.00,% Slots,,,0.00,5.04,
27.593171618,S0-C3,Backend_Bound.Core_Bound,20.16,% Slots,,,0.00,5.04,<==
27.593171618,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
27.593171618,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
27.593171618,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
27.593171618,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C4,Frontend_Bound,31.23,% Slots,,,0.00,5.31,<==
27.593171618,S0-C4,Backend_Bound,23.48,% Slots,,,0.00,5.31,
27.593171618,S0-C4,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,5.31,
27.593171618,S0-C4,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.04,
27.593171618,S0-C4,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.04,
27.593171618,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.31,
27.593171618,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.06,% Core_Clocks,,,0.00,5.31,
27.593171618,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.34,% Core_Clocks,,,0.00,5.32,
27.593171618,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
27.593171618,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C5,Frontend_Bound,36.83,% Slots,,,0.00,5.31,<==
27.593171618,S0-C5,Backend_Bound,35.45,% Slots,,,0.00,5.31,
27.593171618,S0-C5,Backend_Bound.Memory_Bound,15.58,% Slots,,,0.00,5.04,
27.593171618,S0-C5,Backend_Bound.Core_Bound,19.86,% Slots,,,0.00,5.04,
27.593171618,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
27.593171618,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
27.593171618,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S0-C6,Frontend_Bound,32.75,% Slots,,,0.00,5.3,
27.593171618,S0-C6,Bad_Speculation,10.05,% Slots,,,0.00,5.3,
27.593171618,S0-C6,Backend_Bound,32.41,% Slots,,,0.00,5.3,
27.593171618,S0-C6,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.593171618,S0-C6,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.3,
27.593171618,S0-C6,Frontend_Bound.Frontend_Bandwidth,52.24,% Slots,,,0.00,5.3,<==
27.593171618,S0-C6,Bad_Speculation.Branch_Mispredicts,9.65,% Slots,,br_misp_retired.all_branches,0.00,5.3,
27.593171618,S0-C6,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.03,
27.593171618,S0-C6,Backend_Bound.Core_Bound,18.05,% Slots,,,0.00,5.03,
27.593171618,S0-C6,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.31,
27.593171618,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.31,
27.593171618,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.16,% Clocks,,idq.ms_switches,0.00,5.31,
27.593171618,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
27.593171618,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S0-C7,Frontend_Bound,29.98,% Slots,,,0.00,5.31,<==
27.593171618,S0-C7,Bad_Speculation,11.49,% Slots,,,0.00,5.31,
27.593171618,S0-C7,Backend_Bound,26.48,% Slots,,,0.00,5.31,
27.593171618,S0-C7,Retiring,28.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.593171618,S0-C7,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.20,% Slots,,,0.00,5.31,
27.593171618,S0-C7,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S0-C7,Backend_Bound.Memory_Bound,19.04,% Slots,,,0.00,5.04,
27.593171618,S0-C7,Retiring.Microcode_Sequencer,2.97,% Slots,,idq.ms_uops,0.00,5.31,
27.593171618,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.31,
27.593171618,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.35,% Clocks,,idq.ms_switches,0.00,5.31,
27.593171618,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
27.593171618,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.593171618,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
27.593171618,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C0,Frontend_Bound,28.08,% Slots,,,0.00,5.31,
27.593171618,S1-C0,Backend_Bound,44.40,% Slots,,,0.00,5.31,
27.593171618,S1-C0,Retiring,14.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
27.593171618,S1-C0,Frontend_Bound.Frontend_Latency,46.73,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S1-C0,Backend_Bound.Memory_Bound,45.24,% Slots,,,0.00,5.04,
27.593171618,S1-C0,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.3,
27.593171618,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.95,% Clocks,,,0.00,5.31,
27.593171618,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
27.593171618,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.27,% Clocks,,idq.ms_switches,0.00,5.31,
27.593171618,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
27.593171618,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
27.593171618,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C1,Frontend_Bound,27.84,% Slots,,,0.00,5.31,
27.593171618,S1-C1,Backend_Bound,44.70,% Slots,,,0.00,5.31,
27.593171618,S1-C1,Retiring,14.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.593171618,S1-C1,Frontend_Bound.Frontend_Latency,66.47,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S1-C1,Backend_Bound.Memory_Bound,52.77,% Slots,,,0.00,5.03,
27.593171618,S1-C1,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.31,
27.593171618,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.57,% Clocks,,,0.00,5.32,
27.593171618,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.07,% Clocks,,idq.ms_switches,0.00,5.32,
27.593171618,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
27.593171618,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.593171618,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S1-C2,Frontend_Bound,33.55,% Slots,,,0.00,5.31,
27.593171618,S1-C2,Bad_Speculation,11.26,% Slots,,,0.00,5.31,
27.593171618,S1-C2,Backend_Bound,25.89,% Slots,,,0.00,5.31,
27.593171618,S1-C2,Retiring,32.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.593171618,S1-C2,Frontend_Bound.Frontend_Latency,30.48,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.76,% Slots,,,0.00,5.31,
27.593171618,S1-C2,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S1-C2,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.03,
27.593171618,S1-C2,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.03,
27.593171618,S1-C2,Retiring.Microcode_Sequencer,1.99,% Slots,,idq.ms_uops,0.00,5.31,
27.593171618,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.18,% Clocks,,,0.00,5.31,
27.593171618,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
27.593171618,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.34,% Clocks,,idq.ms_switches,0.00,5.31,
27.593171618,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.59,% Core_Clocks,,,0.00,5.32,
27.593171618,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
27.593171618,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
27.593171618,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.45,% Clocks,,,0.00,5.33,
27.593171618,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S1-C3,Frontend_Bound,29.68,% Slots,,,0.00,5.31,
27.593171618,S1-C3,Bad_Speculation,10.60,% Slots,,,0.00,5.31,
27.593171618,S1-C3,Backend_Bound,36.67,% Slots,,,0.00,5.31,<==
27.593171618,S1-C3,Frontend_Bound.Frontend_Latency,27.89,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.31,
27.593171618,S1-C3,Bad_Speculation.Branch_Mispredicts,10.23,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S1-C3,Backend_Bound.Memory_Bound,19.11,% Slots,,,0.00,5.04,
27.593171618,S1-C3,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.04,
27.593171618,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.31,
27.593171618,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
27.593171618,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.71,% Core_Clocks,,,0.00,5.32,
27.593171618,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.72,% Core_Clocks,,,0.00,5.32,
27.593171618,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
27.593171618,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.593171618,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C4,Frontend_Bound,33.23,% Slots,,,0.00,5.31,
27.593171618,S1-C4,Backend_Bound,34.74,% Slots,,,0.00,5.31,
27.593171618,S1-C4,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.593171618,S1-C4,Frontend_Bound.Frontend_Latency,28.81,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S1-C4,Backend_Bound.Memory_Bound,22.36,% Slots,,,0.00,5.04,<==
27.593171618,S1-C4,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.04,
27.593171618,S1-C4,Retiring.Microcode_Sequencer,4.30,% Slots,,idq.ms_uops,0.00,5.31,
27.593171618,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.43,% Clocks,,,0.00,5.31,
27.593171618,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
27.593171618,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.07,% Clocks,,idq.ms_switches,0.00,5.31,
27.593171618,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
27.593171618,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
27.593171618,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
27.593171618,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.30,% Clocks,,,0.00,5.33,
27.593171618,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S1-C5,Frontend_Bound,30.64,% Slots,,,0.00,5.31,
27.593171618,S1-C5,Backend_Bound,39.28,% Slots,,,0.00,5.31,
27.593171618,S1-C5,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.593171618,S1-C5,Frontend_Bound.Frontend_Latency,49.90,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S1-C5,Backend_Bound.Memory_Bound,65.38,% Slots,,,0.00,5.03,
27.593171618,S1-C5,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,5.31,
27.593171618,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.61,% Clocks,,,0.00,5.31,
27.593171618,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
27.593171618,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.73,% Clocks,,idq.ms_switches,0.00,5.31,
27.593171618,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
27.593171618,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,<==
27.593171618,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S1-C6,Frontend_Bound,32.42,% Slots,,,0.00,5.31,
27.593171618,S1-C6,Bad_Speculation,10.53,% Slots,,,0.00,5.31,
27.593171618,S1-C6,Backend_Bound,29.32,% Slots,,,0.00,5.31,
27.593171618,S1-C6,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.31,
27.593171618,S1-C6,Bad_Speculation.Branch_Mispredicts,9.72,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.593171618,S1-C6,Backend_Bound.Memory_Bound,31.90,% Slots,,,0.00,5.04,
27.593171618,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.63,% Clocks,,,0.00,5.31,
27.593171618,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
27.593171618,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.37,% Core_Clocks,,,0.00,5.31,
27.593171618,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
27.593171618,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
27.593171618,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S1-C7,Frontend_Bound,32.51,% Slots,,,0.00,5.31,
27.593171618,S1-C7,Backend_Bound,31.37,% Slots,,,0.00,5.31,
27.593171618,S1-C7,Frontend_Bound.Frontend_Latency,47.01,% Slots,,rs_events.empty_end,0.00,5.31,
27.593171618,S1-C7,Backend_Bound.Core_Bound,49.68,% Slots,,,0.00,5.03,
27.593171618,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.31,
27.593171618,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
27.593171618,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
27.593171618,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
27.593171618,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
27.593171618,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
27.593171618,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
27.593171618,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
27.593171618,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
29.082571833,S0-C0,Frontend_Bound,29.37,% Slots,,,0.00,5.37,
29.082571833,S0-C0,Bad_Speculation,13.46,% Slots,,,0.00,5.37,
29.082571833,S0-C0,Backend_Bound,23.71,% Slots,,,0.00,5.37,
29.082571833,S0-C0,Frontend_Bound.Frontend_Latency,23.82,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S0-C0,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S0-C0,Backend_Bound.Memory_Bound,14.87,% Slots,,,0.00,5.37,
29.082571833,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.11,
29.082571833,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
29.082571833,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C1,Frontend_Bound,33.48,% Slots,,,0.00,5.37,
29.082571833,S0-C1,Bad_Speculation,16.01,% Slots,,,0.00,5.37,
29.082571833,S0-C1,Backend_Bound,19.24,% Slots,,,0.00,5.37,
29.082571833,S0-C1,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.1,
29.082571833,S0-C1,Bad_Speculation.Branch_Mispredicts,15.80,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S0-C1,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.37,
29.082571833,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.11,
29.082571833,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
29.082571833,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.77,% Core_Clocks,,,0.00,5.37,
29.082571833,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.90,% Core_Clocks,,,0.00,5.31,
29.082571833,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
29.082571833,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C2,Frontend_Bound,33.64,% Slots,,,0.00,5.37,<==
29.082571833,S0-C2,Bad_Speculation,17.09,% Slots,,,0.00,5.37,
29.082571833,S0-C2,Backend_Bound,16.66,% Slots,,,0.00,5.37,
29.082571833,S0-C2,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.38,% Slots,,,0.00,5.11,
29.082571833,S0-C2,Bad_Speculation.Branch_Mispredicts,16.93,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S0-C2,Backend_Bound.Memory_Bound,10.06,% Slots,,,0.00,5.37,
29.082571833,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.1,
29.082571833,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
29.082571833,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.88,% Core_Clocks,,,0.00,5.37,
29.082571833,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.85,% Core_Clocks,,,0.00,5.31,
29.082571833,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C3,Frontend_Bound,31.67,% Slots,,,0.00,5.37,
29.082571833,S0-C3,Bad_Speculation,18.65,% Slots,,,0.00,5.37,
29.082571833,S0-C3,Backend_Bound,17.23,% Slots,,,0.00,5.37,
29.082571833,S0-C3,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S0-C3,Bad_Speculation.Branch_Mispredicts,18.48,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S0-C3,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.37,
29.082571833,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.1,
29.082571833,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C4,Frontend_Bound,31.05,% Slots,,,0.00,5.37,<==
29.082571833,S0-C4,Bad_Speculation,15.56,% Slots,,,0.00,5.37,
29.082571833,S0-C4,Backend_Bound,14.56,% Slots,,,0.00,5.37,
29.082571833,S0-C4,Frontend_Bound.Frontend_Latency,18.90,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.46,% Slots,,,0.00,5.1,
29.082571833,S0-C4,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.11,
29.082571833,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
29.082571833,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.63,% Core_Clocks,,,0.00,5.37,
29.082571833,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.75,% Core_Clocks,,,0.00,5.31,
29.082571833,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C5,Frontend_Bound,31.86,% Slots,,,0.00,5.37,
29.082571833,S0-C5,Bad_Speculation,15.88,% Slots,,,0.00,5.37,
29.082571833,S0-C5,Backend_Bound,18.93,% Slots,,,0.00,5.37,
29.082571833,S0-C5,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S0-C5,Bad_Speculation.Branch_Mispredicts,15.70,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S0-C5,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.37,
29.082571833,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.1,
29.082571833,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C6,Frontend_Bound,36.22,% Slots,,,0.00,5.37,
29.082571833,S0-C6,Bad_Speculation,15.41,% Slots,,,0.00,5.37,
29.082571833,S0-C6,Backend_Bound,16.64,% Slots,,,0.00,5.37,
29.082571833,S0-C6,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.1,
29.082571833,S0-C6,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.11,
29.082571833,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.43,% Core_Clocks,,,0.00,5.37,
29.082571833,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C7,Frontend_Bound,33.30,% Slots,,,0.00,5.37,
29.082571833,S0-C7,Bad_Speculation,17.11,% Slots,,,0.00,5.37,
29.082571833,S0-C7,Backend_Bound,16.77,% Slots,,,0.00,5.37,
29.082571833,S0-C7,Frontend_Bound.Frontend_Latency,23.90,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S0-C7,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.11,
29.082571833,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C0,Frontend_Bound,36.93,% Slots,,,0.00,5.37,
29.082571833,S1-C0,Bad_Speculation,17.26,% Slots,,,0.00,5.37,
29.082571833,S1-C0,Backend_Bound,15.03,% Slots,,,0.00,5.37,
29.082571833,S1-C0,Frontend_Bound.Frontend_Latency,30.36,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.11,
29.082571833,S1-C0,Bad_Speculation.Branch_Mispredicts,17.10,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.11,
29.082571833,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.50,% Core_Clocks,,,0.00,5.37,
29.082571833,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.01,% Core_Clocks,,,0.00,5.3,
29.082571833,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C1,Frontend_Bound,37.43,% Slots,,,0.00,5.37,
29.082571833,S1-C1,Bad_Speculation,15.57,% Slots,,,0.00,5.37,
29.082571833,S1-C1,Backend_Bound,18.76,% Slots,,,0.00,5.37,
29.082571833,S1-C1,Frontend_Bound.Frontend_Latency,31.23,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.1,
29.082571833,S1-C1,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S1-C1,Backend_Bound.Memory_Bound,10.47,% Slots,,,0.00,5.37,
29.082571833,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.11,
29.082571833,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.26,% Core_Clocks,,,0.00,5.37,
29.082571833,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C2,Frontend_Bound,33.99,% Slots,,,0.00,5.37,
29.082571833,S1-C2,Bad_Speculation,16.08,% Slots,,,0.00,5.37,
29.082571833,S1-C2,Backend_Bound,15.72,% Slots,,,0.00,5.37,
29.082571833,S1-C2,Frontend_Bound.Frontend_Latency,23.18,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.11,
29.082571833,S1-C2,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S1-C2,Backend_Bound.Memory_Bound,10.85,% Slots,,,0.00,5.37,
29.082571833,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.1,
29.082571833,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.38,% Core_Clocks,,,0.00,5.37,
29.082571833,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C3,Frontend_Bound,33.51,% Slots,,,0.00,5.38,
29.082571833,S1-C3,Bad_Speculation,16.06,% Slots,,,0.00,5.38,
29.082571833,S1-C3,Backend_Bound,18.72,% Slots,,,0.00,5.38,
29.082571833,S1-C3,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S1-C3,Bad_Speculation.Branch_Mispredicts,15.89,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S1-C3,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.37,
29.082571833,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.03,% Clocks,,,0.00,5.1,
29.082571833,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C4,Frontend_Bound,33.40,% Slots,,,0.00,5.38,
29.082571833,S1-C4,Bad_Speculation,17.13,% Slots,,,0.00,5.38,
29.082571833,S1-C4,Backend_Bound,15.75,% Slots,,,0.00,5.38,
29.082571833,S1-C4,Frontend_Bound.Frontend_Latency,24.81,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.1,
29.082571833,S1-C4,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S1-C4,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.37,
29.082571833,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.1,
29.082571833,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.19,% Core_Clocks,,,0.00,5.37,
29.082571833,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.45,% Core_Clocks,,,0.00,5.31,
29.082571833,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C5,Frontend_Bound,35.07,% Slots,,,0.00,5.37,
29.082571833,S1-C5,Bad_Speculation,14.03,% Slots,,,0.00,5.37,
29.082571833,S1-C5,Backend_Bound,21.06,% Slots,,,0.00,5.37,
29.082571833,S1-C5,Frontend_Bound.Frontend_Latency,26.50,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.89,% Slots,,,0.00,5.1,
29.082571833,S1-C5,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S1-C5,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.37,
29.082571833,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.11,
29.082571833,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.53,% Core_Clocks,,,0.00,5.37,
29.082571833,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.86,% Core_Clocks,,,0.00,5.31,
29.082571833,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
29.082571833,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C6,Frontend_Bound,36.44,% Slots,,,0.00,5.37,
29.082571833,S1-C6,Bad_Speculation,14.43,% Slots,,,0.00,5.37,
29.082571833,S1-C6,Backend_Bound,18.44,% Slots,,,0.00,5.37,
29.082571833,S1-C6,Frontend_Bound.Frontend_Latency,25.60,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.1,
29.082571833,S1-C6,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S1-C6,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.37,
29.082571833,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.1,
29.082571833,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
29.082571833,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.69,% Core_Clocks,,,0.00,5.37,
29.082571833,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C7,Frontend_Bound,33.01,% Slots,,,0.00,5.37,
29.082571833,S1-C7,Bad_Speculation,18.31,% Slots,,,0.00,5.37,
29.082571833,S1-C7,Backend_Bound,18.03,% Slots,,,0.00,5.37,
29.082571833,S1-C7,Frontend_Bound.Frontend_Latency,25.09,% Slots,,rs_events.empty_end,0.00,5.37,
29.082571833,S1-C7,Bad_Speculation.Branch_Mispredicts,18.11,% Slots,,br_misp_retired.all_branches,0.00,5.37,
29.082571833,S1-C7,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.37,
29.082571833,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.1,
29.082571833,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
29.082571833,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
29.082571833,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
29.082571833,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
29.082571833,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
30.654862253,S0-C0,Frontend_Bound,23.64,% Slots,,,0.00,5.08,
30.654862253,S0-C0,Bad_Speculation,13.55,% Slots,,,0.00,5.08,
30.654862253,S0-C0,Backend_Bound,28.54,% Slots,,,0.00,5.08,
30.654862253,S0-C0,Frontend_Bound.Frontend_Latency,16.28,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S0-C0,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.08,
30.654862253,S0-C0,Backend_Bound.Memory_Bound,20.28,% Slots,,,0.00,5.08,
30.654862253,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.654862253,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
30.654862253,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.654862253,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C1,Frontend_Bound,31.38,% Slots,,,0.00,5.09,
30.654862253,S0-C1,Bad_Speculation,15.00,% Slots,,,0.00,5.09,
30.654862253,S0-C1,Backend_Bound,15.43,% Slots,,,0.00,5.09,
30.654862253,S0-C1,Frontend_Bound.Frontend_Latency,21.83,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.09,
30.654862253,S0-C1,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.09,
30.654862253,S0-C1,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.08,
30.654862253,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
30.654862253,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.80,% Core_Clocks,,,0.00,5.08,
30.654862253,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.654862253,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.654862253,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C2,Frontend_Bound,24.47,% Slots,,,0.00,5.09,
30.654862253,S0-C2,Bad_Speculation,12.41,% Slots,,,0.00,5.09,
30.654862253,S0-C2,Backend_Bound,31.44,% Slots,,,0.00,5.09,
30.654862253,S0-C2,Frontend_Bound.Frontend_Latency,15.56,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S0-C2,Bad_Speculation.Branch_Mispredicts,12.27,% Slots,,br_misp_retired.all_branches,0.00,5.09,
30.654862253,S0-C2,Backend_Bound.Memory_Bound,18.25,% Slots,,,0.00,5.08,
30.654862253,S0-C2,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.08,
30.654862253,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
30.654862253,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
30.654862253,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.654862253,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.13,% Clocks,,,0.00,5.3,
30.654862253,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C3,Frontend_Bound,24.74,% Slots,,,0.00,5.08,<==
30.654862253,S0-C3,Bad_Speculation,14.90,% Slots,,,0.00,5.08,
30.654862253,S0-C3,Backend_Bound,23.99,% Slots,,,0.00,5.08,
30.654862253,S0-C3,Frontend_Bound.Frontend_Latency,15.26,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.24,% Slots,,,0.00,5.08,
30.654862253,S0-C3,Bad_Speculation.Branch_Mispredicts,14.71,% Slots,,br_misp_retired.all_branches,0.00,5.08,
30.654862253,S0-C3,Backend_Bound.Memory_Bound,15.70,% Slots,,,0.00,5.08,
30.654862253,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
30.654862253,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.56,% Core_Clocks,,,0.00,5.08,
30.654862253,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.49,% Core_Clocks,,,0.00,5.14,
30.654862253,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.654862253,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C4,Frontend_Bound,27.83,% Slots,,,0.00,5.08,
30.654862253,S0-C4,Backend_Bound,26.65,% Slots,,,0.00,5.08,
30.654862253,S0-C4,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.91,% Slots,,,0.00,5.08,
30.654862253,S0-C4,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.08,
30.654862253,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.34,<==
30.654862253,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.58,% Core_Clocks,,,0.00,5.09,
30.654862253,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.654862253,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C5,Frontend_Bound,25.95,% Slots,,,0.00,5.08,
30.654862253,S0-C5,Backend_Bound,30.04,% Slots,,,0.00,5.08,
30.654862253,S0-C5,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S0-C5,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.08,
30.654862253,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.654862253,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
30.654862253,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C6,Frontend_Bound,27.33,% Slots,,,0.00,5.09,
30.654862253,S0-C6,Bad_Speculation,14.86,% Slots,,,0.00,5.09,
30.654862253,S0-C6,Backend_Bound,20.54,% Slots,,,0.00,5.09,
30.654862253,S0-C6,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.09,
30.654862253,S0-C6,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.09,
30.654862253,S0-C6,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.08,
30.654862253,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
30.654862253,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.48,% Core_Clocks,,,0.00,5.09,
30.654862253,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.18,% Core_Clocks,,,0.00,5.14,
30.654862253,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.654862253,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.654862253,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C7,Frontend_Bound,23.78,% Slots,,,0.00,5.08,
30.654862253,S0-C7,Bad_Speculation,11.06,% Slots,,,0.00,5.08,
30.654862253,S0-C7,Backend_Bound,26.62,% Slots,,,0.00,5.08,
30.654862253,S0-C7,Frontend_Bound.Frontend_Latency,16.31,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S0-C7,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.08,
30.654862253,S0-C7,Backend_Bound.Memory_Bound,18.60,% Slots,,,0.00,5.08,
30.654862253,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.654862253,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
30.654862253,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C0,Frontend_Bound,30.52,% Slots,,,0.00,5.09,
30.654862253,S1-C0,Bad_Speculation,13.19,% Slots,,,0.00,5.09,
30.654862253,S1-C0,Backend_Bound,27.04,% Slots,,,0.00,5.09,
30.654862253,S1-C0,Frontend_Bound.Frontend_Latency,26.17,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.09,
30.654862253,S1-C0,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.09,
30.654862253,S1-C0,Backend_Bound.Memory_Bound,17.48,% Slots,,,0.00,5.08,
30.654862253,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
30.654862253,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.59,% Core_Clocks,,,0.00,5.14,
30.654862253,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.654862253,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
30.654862253,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C1,Frontend_Bound,29.55,% Slots,,,0.00,5.09,
30.654862253,S1-C1,Bad_Speculation,12.38,% Slots,,,0.00,5.09,
30.654862253,S1-C1,Backend_Bound,21.89,% Slots,,,0.00,5.09,
30.654862253,S1-C1,Frontend_Bound.Frontend_Latency,21.48,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S1-C1,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.09,
30.654862253,S1-C1,Backend_Bound.Memory_Bound,18.01,% Slots,,,0.00,5.08,
30.654862253,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
30.654862253,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
30.654862253,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.654862253,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C2,Frontend_Bound,28.22,% Slots,,,0.00,5.09,
30.654862253,S1-C2,Bad_Speculation,13.04,% Slots,,,0.00,5.09,
30.654862253,S1-C2,Backend_Bound,26.54,% Slots,,,0.00,5.09,
30.654862253,S1-C2,Frontend_Bound.Frontend_Latency,17.67,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S1-C2,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.09,
30.654862253,S1-C2,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.08,
30.654862253,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
30.654862253,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
30.654862253,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.654862253,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C3,Frontend_Bound,29.46,% Slots,,,0.00,5.09,
30.654862253,S1-C3,Bad_Speculation,11.39,% Slots,,,0.00,5.09,
30.654862253,S1-C3,Backend_Bound,26.85,% Slots,,,0.00,5.09,
30.654862253,S1-C3,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.08,<==
30.654862253,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.50,% Slots,,,0.00,5.09,
30.654862253,S1-C3,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.09,
30.654862253,S1-C3,Backend_Bound.Memory_Bound,17.66,% Slots,,,0.00,5.08,
30.654862253,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.34,
30.654862253,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.654862253,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.06,% Core_Clocks,,,0.00,5.08,
30.654862253,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.10,% Core_Clocks,,,0.00,5.14,
30.654862253,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.654862253,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C4,Frontend_Bound,25.54,% Slots,,,0.00,5.09,
30.654862253,S1-C4,Bad_Speculation,11.87,% Slots,,,0.00,5.09,
30.654862253,S1-C4,Backend_Bound,26.95,% Slots,,,0.00,5.09,
30.654862253,S1-C4,Frontend_Bound.Frontend_Latency,16.11,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.09,
30.654862253,S1-C4,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,
30.654862253,S1-C4,Backend_Bound.Memory_Bound,18.02,% Slots,,,0.00,5.08,
30.654862253,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.654862253,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.17,% Core_Clocks,,,0.00,5.08,
30.654862253,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.30,% Core_Clocks,,,0.00,5.14,
30.654862253,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
30.654862253,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C5,Frontend_Bound,22.08,% Slots,,,0.00,5.09,
30.654862253,S1-C5,Backend_Bound,32.52,% Slots,,,0.00,5.09,
30.654862253,S1-C5,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S1-C5,Backend_Bound.Memory_Bound,22.05,% Slots,,,0.00,5.08,
30.654862253,S1-C5,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.08,
30.654862253,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.654862253,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
30.654862253,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.654862253,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.61,% Clocks,,,0.00,5.31,
30.654862253,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C6,Frontend_Bound,25.51,% Slots,,,0.00,5.09,
30.654862253,S1-C6,Backend_Bound,26.57,% Slots,,,0.00,5.09,
30.654862253,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.09,
30.654862253,S1-C6,Backend_Bound.Memory_Bound,18.26,% Slots,,,0.00,5.08,
30.654862253,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.15,% Core_Clocks,,,0.00,5.09,
30.654862253,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.61,% Core_Clocks,,,0.00,5.14,
30.654862253,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
30.654862253,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C7,Frontend_Bound,28.60,% Slots,,,0.00,5.08,
30.654862253,S1-C7,Bad_Speculation,12.49,% Slots,,,0.00,5.08,
30.654862253,S1-C7,Backend_Bound,22.94,% Slots,,,0.00,5.08,
30.654862253,S1-C7,Retiring,32.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
30.654862253,S1-C7,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.08,
30.654862253,S1-C7,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.08,
30.654862253,S1-C7,Backend_Bound.Memory_Bound,18.29,% Slots,,,0.00,5.08,
30.654862253,S1-C7,Retiring.Microcode_Sequencer,3.18,% Slots,,idq.ms_uops,0.00,5.34,<==
30.654862253,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.34,
30.654862253,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.654862253,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.34,
30.654862253,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.654862253,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
30.654862253,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
30.654862253,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
32.118231228,S0-C0,Backend_Bound,35.35,% Slots,,,0.00,5.47,
32.118231228,S0-C0,Backend_Bound.Memory_Bound,10.88,% Slots,,,0.00,5.2,
32.118231228,S0-C0,Backend_Bound.Core_Bound,24.47,% Slots,,,0.00,5.2,
32.118231228,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
32.118231228,S0-C0-T0,Backend_Bound.Core_Bound.Divider,22.54,% Clocks,This metric represents fraction of cycles where the Divider unit was active...,arith.fpu_div_active,0.00,5.48,
32.118231228,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.75,% Clocks,,,0.00,5.19,<==
32.118231228,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C1,Backend_Bound,26.88,% Slots,,,0.00,5.47,
32.118231228,S0-C1,Backend_Bound.Memory_Bound,19.33,% Slots,,,0.00,5.2,
32.118231228,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
32.118231228,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C2,Frontend_Bound,27.11,% Slots,,,0.00,5.48,
32.118231228,S0-C2,Backend_Bound,33.25,% Slots,,,0.00,5.48,<==
32.118231228,S0-C2,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.47,
32.118231228,S0-C2,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.2,
32.118231228,S0-C2,Backend_Bound.Core_Bound,18.37,% Slots,,,0.00,5.2,
32.118231228,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.19,
32.118231228,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
32.118231228,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
32.118231228,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.67,% Clocks,,,0.00,5.19,
32.118231228,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C3,Backend_Bound,53.52,% Slots,,,0.00,5.48,
32.118231228,S0-C3,Backend_Bound.Memory_Bound,31.66,% Slots,,,0.00,5.2,
32.118231228,S0-C3,Backend_Bound.Core_Bound,21.86,% Slots,,,0.00,5.2,
32.118231228,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,23.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
32.118231228,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
32.118231228,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C4,Backend_Bound,27.47,% Slots,,,0.00,5.48,
32.118231228,S0-C4,Backend_Bound.Core_Bound,18.91,% Slots,,,0.00,5.2,
32.118231228,S0-C4-T0,Backend_Bound.Core_Bound.Divider,20.46,% Clocks,,arith.fpu_div_active,0.00,5.47,
32.118231228,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.92,% Clocks,,,0.00,5.19,<==
32.118231228,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C5,Backend_Bound,43.13,% Slots,,,0.00,5.47,<==
32.118231228,S0-C5,Backend_Bound.Memory_Bound,22.35,% Slots,,,0.00,5.2,
32.118231228,S0-C5,Backend_Bound.Core_Bound,20.78,% Slots,,,0.00,5.2,
32.118231228,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
32.118231228,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
32.118231228,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
32.118231228,S0-C6,Frontend_Bound,34.96,% Slots,,,0.00,5.47,<==
32.118231228,S0-C6,Bad_Speculation,12.57,% Slots,,,0.00,5.47,
32.118231228,S0-C6,Backend_Bound,14.77,% Slots,,,0.00,5.47,
32.118231228,S0-C6,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.47,
32.118231228,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.96,% Slots,,,0.00,5.2,
32.118231228,S0-C6,Bad_Speculation.Branch_Mispredicts,12.10,% Slots,,br_misp_retired.all_branches,0.00,5.28,
32.118231228,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.2,
32.118231228,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
32.118231228,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.02,% Core_Clocks,,,0.00,5.47,
32.118231228,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C7,Backend_Bound,46.38,% Slots,,,0.00,5.47,
32.118231228,S0-C7,Backend_Bound.Memory_Bound,57.00,% Slots,,,0.00,5.2,
32.118231228,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,35.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
32.118231228,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C0,Backend_Bound,35.66,% Slots,,,0.00,5.47,
32.118231228,S1-C0,Backend_Bound.Memory_Bound,22.09,% Slots,,,0.00,5.2,
32.118231228,S1-C0,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.2,
32.118231228,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
32.118231228,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C1,Backend_Bound,32.68,% Slots,,,0.00,5.47,
32.118231228,S1-C1,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.2,<==
32.118231228,S1-C1,Backend_Bound.Core_Bound,10.99,% Slots,,,0.00,5.2,
32.118231228,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
32.118231228,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
32.118231228,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.51,% Clocks,,,0.00,5.19,
32.118231228,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C2,Backend_Bound,25.38,% Slots,,,0.00,5.47,<==
32.118231228,S1-C2,Backend_Bound.Memory_Bound,14.77,% Slots,,,0.00,5.2,
32.118231228,S1-C2,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.2,
32.118231228,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
32.118231228,S1-C2-T0,Backend_Bound.Core_Bound.Divider,24.86,% Clocks,,arith.fpu_div_active,0.00,5.48,
32.118231228,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.26,% Clocks,,,0.00,5.2,
32.118231228,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
32.118231228,S1-C3,Frontend_Bound,27.29,% Slots,,,0.00,5.48,
32.118231228,S1-C3,Backend_Bound,29.35,% Slots,,,0.00,5.48,
32.118231228,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.99,% Slots,,,0.00,5.21,
32.118231228,S1-C3,Backend_Bound.Memory_Bound,29.56,% Slots,,,0.00,5.2,
32.118231228,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.99,% Core_Clocks,,,0.00,5.47,
32.118231228,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.30,% Core_Clocks,,,0.00,5.2,
32.118231228,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,34.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
32.118231228,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C4,Frontend_Bound,22.06,% Slots,,,0.00,5.47,
32.118231228,S1-C4,Bad_Speculation,22.28,% Slots,,,0.00,5.47,
32.118231228,S1-C4,Backend_Bound,15.58,% Slots,,,0.00,5.47,
32.118231228,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.17,% Slots,,,0.00,5.21,
32.118231228,S1-C4,Bad_Speculation.Branch_Mispredicts,22.08,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
32.118231228,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.82,% Core_Clocks,,,0.00,5.2,
32.118231228,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C5,Backend_Bound,45.75,% Slots,,,0.00,5.47,
32.118231228,S1-C5,Backend_Bound.Memory_Bound,29.87,% Slots,,,0.00,5.2,
32.118231228,S1-C5,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.2,
32.118231228,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
32.118231228,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
32.118231228,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C6,Frontend_Bound,23.48,% Slots,,,0.00,5.47,
32.118231228,S1-C6,Bad_Speculation,16.90,% Slots,,,0.00,5.47,
32.118231228,S1-C6,Backend_Bound,22.93,% Slots,,,0.00,5.47,
32.118231228,S1-C6,Frontend_Bound.Frontend_Bandwidth,26.84,% Slots,,,0.00,5.21,
32.118231228,S1-C6,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.27,
32.118231228,S1-C6,Backend_Bound.Core_Bound,37.40,% Slots,,,0.00,5.2,
32.118231228,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.90,% Core_Clocks,,,0.00,5.47,<==
32.118231228,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.72,% Core_Clocks,,,0.00,5.2,
32.118231228,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.13,% Clocks,,,0.00,5.19,
32.118231228,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C7,Backend_Bound,36.08,% Slots,,,0.00,5.47,<==
32.118231228,S1-C7,Backend_Bound.Memory_Bound,16.47,% Slots,,,0.00,5.2,
32.118231228,S1-C7,Backend_Bound.Core_Bound,19.61,% Slots,,,0.00,5.2,
32.118231228,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
32.118231228,S1-C7-T0,Backend_Bound.Core_Bound.Divider,22.09,% Clocks,,arith.fpu_div_active,0.00,5.47,
32.118231228,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.11,% Clocks,,,0.00,5.19,
32.118231228,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
32.118231228,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
32.118231228,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
32.118231228,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
32.118231228,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
33.614696934,S0-C0,Backend_Bound,56.74,% Slots,,,0.00,5.08,
33.614696934,S0-C0,Backend_Bound.Memory_Bound,33.32,% Slots,,,0.00,5.08,<==
33.614696934,S0-C0,Backend_Bound.Core_Bound,23.43,% Slots,,,0.00,5.08,
33.614696934,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
33.614696934,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
33.614696934,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.95,% Clocks,,,0.00,5.35,
33.614696934,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C1,Backend_Bound,44.59,% Slots,,,0.00,5.07,<==
33.614696934,S0-C1,Backend_Bound.Memory_Bound,22.98,% Slots,,,0.00,5.07,
33.614696934,S0-C1,Backend_Bound.Core_Bound,21.61,% Slots,,,0.00,5.07,
33.614696934,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
33.614696934,S0-C1-T0,Backend_Bound.Core_Bound.Divider,20.49,% Clocks,,arith.fpu_div_active,0.00,5.08,
33.614696934,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.41,% Clocks,,,0.00,5.35,
33.614696934,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C2,Backend_Bound,25.21,% Slots,,,0.00,5.07,<==
33.614696934,S0-C2,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.07,
33.614696934,S0-C2,Backend_Bound.Core_Bound,13.46,% Slots,,,0.00,5.07,
33.614696934,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C3,Backend_Bound,45.93,% Slots,,,0.00,5.08,<==
33.614696934,S0-C3,Retiring,39.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.614696934,S0-C3,Backend_Bound.Memory_Bound,23.90,% Slots,,,0.00,5.07,
33.614696934,S0-C3,Backend_Bound.Core_Bound,22.02,% Slots,,,0.00,5.07,
33.614696934,S0-C3,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.34,
33.614696934,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.34,
33.614696934,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,22.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
33.614696934,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.73,% Clocks,,,0.00,5.35,
33.614696934,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C4,Frontend_Bound,29.90,% Slots,,,0.00,5.07,
33.614696934,S0-C4,Bad_Speculation,17.31,% Slots,,,0.00,5.07,
33.614696934,S0-C4,Backend_Bound,26.33,% Slots,,,0.00,5.07,
33.614696934,S0-C4,Retiring,22.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.614696934,S0-C4,Frontend_Bound.Frontend_Latency,28.99,% Slots,,rs_events.empty_end,0.00,5.07,<==
33.614696934,S0-C4,Bad_Speculation.Branch_Mispredicts,16.93,% Slots,,br_misp_retired.all_branches,0.00,5.07,
33.614696934,S0-C4,Backend_Bound.Memory_Bound,72.19,% Slots,,,0.00,5.07,
33.614696934,S0-C4,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.34,
33.614696934,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
33.614696934,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.34,
33.614696934,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
33.614696934,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.57,% Slots,,,0.00,5.08,
33.614696934,S0-C5,Backend_Bound.Memory_Bound,22.93,% Slots,,,0.00,5.08,
33.614696934,S0-C5,Backend_Bound.Core_Bound,17.26,% Slots,,,0.00,5.08,
33.614696934,S0-C5,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.34,
33.614696934,S0-C5,Backend_Bound,40.19,% Slots,,,0.00,5.08,
33.614696934,S0-C5,Retiring,39.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.614696934,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.49,% Clocks,,idq.ms_switches,0.00,5.34,
33.614696934,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
33.614696934,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.614696934,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C6,Frontend_Bound,30.62,% Slots,,,0.00,5.08,
33.614696934,S0-C6,Backend_Bound,20.72,% Slots,,,0.00,5.08,
33.614696934,S0-C6,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.07,<==
33.614696934,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.94,% Slots,,,0.00,5.08,
33.614696934,S0-C6,Backend_Bound.Memory_Bound,13.81,% Slots,,,0.00,5.07,
33.614696934,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.34,
33.614696934,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
33.614696934,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.77,% Core_Clocks,,,0.00,5.08,
33.614696934,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.614696934,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C7,Backend_Bound,44.60,% Slots,,,0.00,5.08,<==
33.614696934,S0-C7,Backend_Bound.Memory_Bound,21.86,% Slots,,,0.00,5.08,
33.614696934,S0-C7,Backend_Bound.Core_Bound,22.74,% Slots,,,0.00,5.08,
33.614696934,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
33.614696934,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.00,% Clocks,,,0.00,5.35,
33.614696934,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C0,Backend_Bound,52.39,% Slots,,,0.00,5.08,<==
33.614696934,S1-C0,Backend_Bound.Memory_Bound,26.81,% Slots,,,0.00,5.07,
33.614696934,S1-C0,Backend_Bound.Core_Bound,25.58,% Slots,,,0.00,5.07,
33.614696934,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
33.614696934,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
33.614696934,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.07,% Clocks,,,0.00,5.35,
33.614696934,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C1,Backend_Bound,59.45,% Slots,,,0.00,5.07,
33.614696934,S1-C1,Backend_Bound.Memory_Bound,35.67,% Slots,,,0.00,5.07,<==
33.614696934,S1-C1,Backend_Bound.Core_Bound,23.78,% Slots,,,0.00,5.07,
33.614696934,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
33.614696934,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
33.614696934,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.35,% Clocks,,,0.00,5.34,
33.614696934,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C2,Backend_Bound,51.05,% Slots,,,0.00,5.08,<==
33.614696934,S1-C2,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.08,
33.614696934,S1-C2,Backend_Bound.Core_Bound,23.50,% Slots,,,0.00,5.08,
33.614696934,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
33.614696934,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
33.614696934,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C3,Backend_Bound,44.50,% Slots,,,0.00,5.08,<==
33.614696934,S1-C3,Retiring,40.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.614696934,S1-C3,Backend_Bound.Memory_Bound,24.08,% Slots,,,0.00,5.07,
33.614696934,S1-C3,Backend_Bound.Core_Bound,20.43,% Slots,,,0.00,5.07,
33.614696934,S1-C3,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.34,
33.614696934,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.89,% Clocks,,idq.ms_switches,0.00,5.34,
33.614696934,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,19.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
33.614696934,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C4,Backend_Bound,23.93,% Slots,,,0.00,5.08,
33.614696934,S1-C4,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.08,
33.614696934,S1-C4-T0,Backend_Bound.Core_Bound.Divider,26.54,% Clocks,,arith.fpu_div_active,0.00,5.07,
33.614696934,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.91,% Clocks,,,0.00,5.34,<==
33.614696934,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C5,Backend_Bound,40.72,% Slots,,,0.00,5.08,<==
33.614696934,S1-C5,Backend_Bound.Memory_Bound,21.85,% Slots,,,0.00,5.07,
33.614696934,S1-C5,Backend_Bound.Core_Bound,18.88,% Slots,,,0.00,5.07,
33.614696934,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
33.614696934,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
33.614696934,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C6,Frontend_Bound,39.46,% Slots,,,0.00,5.07,
33.614696934,S1-C6,Backend_Bound,35.34,% Slots,,,0.00,5.07,
33.614696934,S1-C6,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
33.614696934,S1-C6,Frontend_Bound.Frontend_Latency,39.03,% Slots,,rs_events.empty_end,0.00,5.07,<==
33.614696934,S1-C6,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.07,
33.614696934,S1-C6,Backend_Bound.Core_Bound,23.11,% Slots,,,0.00,5.07,
33.614696934,S1-C6,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.35,
33.614696934,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.36,% Clocks,,,0.00,5.33,
33.614696934,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
33.614696934,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.33,
33.614696934,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
33.614696934,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C7,Backend_Bound,31.37,% Slots,,,0.00,5.08,
33.614696934,S1-C7,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.07,
33.614696934,S1-C7,Backend_Bound.Core_Bound,19.42,% Slots,,,0.00,5.07,
33.614696934,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
33.614696934,S1-C7-T0,Backend_Bound.Core_Bound.Divider,26.81,% Clocks,,arith.fpu_div_active,0.00,5.08,
33.614696934,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.43,% Clocks,,,0.00,5.34,<==
33.614696934,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
33.614696934,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C0,Frontend_Bound,23.87,% Slots,,,0.00,5.33,
35.113711937,S0-C0,Bad_Speculation,14.86,% Slots,,,0.00,5.33,
35.113711937,S0-C0,Backend_Bound,27.63,% Slots,,,0.00,5.33,
35.113711937,S0-C0,Retiring,39.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
35.113711937,S0-C0,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.33,
35.113711937,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.33,
35.113711937,S0-C0,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.33,
35.113711937,S0-C0,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.07,
35.113711937,S0-C0,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.07,
35.113711937,S0-C0,Retiring.Microcode_Sequencer,2.16,% Slots,,idq.ms_uops,0.00,5.33,<==
35.113711937,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
35.113711937,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.60,% Clocks,,idq.ms_switches,0.00,5.33,
35.113711937,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.08,% Core_Clocks,,,0.00,5.34,
35.113711937,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.35,% Core_Clocks,,,0.00,5.33,
35.113711937,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
35.113711937,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.48,% Clocks,,,0.00,5.34,
35.113711937,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
35.113711937,S0-C1,Backend_Bound,36.15,% Slots,,,0.00,5.33,<==
35.113711937,S0-C1,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.07,
35.113711937,S0-C1,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.07,
35.113711937,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
35.113711937,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.79,% Clocks,,,0.00,5.34,
35.113711937,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C2,Backend_Bound,27.74,% Slots,,,0.00,5.33,
35.113711937,S0-C2,Backend_Bound.Memory_Bound,19.01,% Slots,,,0.00,5.08,
35.113711937,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
35.113711937,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
35.113711937,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C3,Backend_Bound,33.82,% Slots,,,0.00,5.33,
35.113711937,S0-C3,Backend_Bound.Memory_Bound,26.54,% Slots,,,0.00,5.07,
35.113711937,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
35.113711937,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C4,Backend_Bound,31.66,% Slots,,,0.00,5.33,
35.113711937,S0-C4,Backend_Bound.Memory_Bound,24.20,% Slots,,,0.00,5.08,
35.113711937,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
35.113711937,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
35.113711937,S0-C5,Frontend_Bound,33.72,% Slots,,,0.00,5.33,
35.113711937,S0-C5,Bad_Speculation,15.19,% Slots,,,0.00,5.33,
35.113711937,S0-C5,Backend_Bound,19.44,% Slots,,,0.00,5.33,
35.113711937,S0-C5,Retiring,32.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
35.113711937,S0-C5,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.33,<==
35.113711937,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.97,% Slots,,,0.00,5.33,
35.113711937,S0-C5,Bad_Speculation.Branch_Mispredicts,14.59,% Slots,,br_misp_retired.all_branches,0.00,5.33,
35.113711937,S0-C5,Backend_Bound.Memory_Bound,41.45,% Slots,,,0.00,5.07,
35.113711937,S0-C5,Retiring.Microcode_Sequencer,3.67,% Slots,,idq.ms_uops,0.00,5.34,
35.113711937,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
35.113711937,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.33,
35.113711937,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.86,% Core_Clocks,,,0.00,5.34,
35.113711937,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.69,% Core_Clocks,,,0.00,5.34,
35.113711937,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
35.113711937,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C6,Frontend_Bound,29.62,% Slots,,,0.00,5.33,<==
35.113711937,S0-C6,Bad_Speculation,10.99,% Slots,,,0.00,5.33,
35.113711937,S0-C6,Backend_Bound,20.66,% Slots,,,0.00,5.33,
35.113711937,S0-C6,Frontend_Bound.Frontend_Latency,17.64,% Slots,,rs_events.empty_end,0.00,5.33,
35.113711937,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.20,% Slots,,,0.00,5.33,
35.113711937,S0-C6,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.33,
35.113711937,S0-C6,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.07,
35.113711937,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.33,
35.113711937,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
35.113711937,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.78,% Core_Clocks,,,0.00,5.34,
35.113711937,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.80,% Core_Clocks,,,0.00,5.33,
35.113711937,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C7,Backend_Bound,38.00,% Slots,,,0.00,5.33,
35.113711937,S0-C7,Backend_Bound.Memory_Bound,15.62,% Slots,,,0.00,5.07,
35.113711937,S0-C7,Backend_Bound.Core_Bound,22.39,% Slots,,,0.00,5.07,<==
35.113711937,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
35.113711937,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
35.113711937,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C0,Backend_Bound,36.15,% Slots,,,0.00,5.33,
35.113711937,S1-C0,Backend_Bound.Memory_Bound,13.65,% Slots,,,0.00,5.07,
35.113711937,S1-C0,Backend_Bound.Core_Bound,22.50,% Slots,,,0.00,5.07,
35.113711937,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
35.113711937,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
35.113711937,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.10,% Clocks,,,0.00,5.34,<==
35.113711937,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C1,Frontend_Bound,28.76,% Slots,,,0.00,5.33,
35.113711937,S1-C1,Bad_Speculation,19.97,% Slots,,,0.00,5.33,
35.113711937,S1-C1,Backend_Bound,21.09,% Slots,,,0.00,5.33,
35.113711937,S1-C1,Frontend_Bound.Frontend_Bandwidth,33.91,% Slots,,,0.00,5.33,
35.113711937,S1-C1,Bad_Speculation.Branch_Mispredicts,19.77,% Slots,,br_misp_retired.all_branches,0.00,5.33,
35.113711937,S1-C1,Backend_Bound.Memory_Bound,15.46,% Slots,,,0.00,5.07,
35.113711937,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.58,% Core_Clocks,,,0.00,5.34,<==
35.113711937,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
35.113711937,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
35.113711937,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C2,Backend_Bound,32.47,% Slots,,,0.00,5.33,<==
35.113711937,S1-C2,Backend_Bound.Memory_Bound,15.89,% Slots,,,0.00,5.08,
35.113711937,S1-C2,Backend_Bound.Core_Bound,16.57,% Slots,,,0.00,5.08,
35.113711937,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
35.113711937,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.87,% Clocks,,,0.00,5.33,
35.113711937,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C3,Frontend_Bound,30.57,% Slots,,,0.00,5.33,
35.113711937,S1-C3,Bad_Speculation,19.36,% Slots,,,0.00,5.33,
35.113711937,S1-C3,Backend_Bound,19.83,% Slots,,,0.00,5.33,
35.113711937,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.17,% Slots,,,0.00,5.33,
35.113711937,S1-C3,Bad_Speculation.Branch_Mispredicts,19.17,% Slots,,br_misp_retired.all_branches,0.00,5.33,
35.113711937,S1-C3,Backend_Bound.Memory_Bound,16.01,% Slots,,,0.00,5.07,
35.113711937,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.88,% Core_Clocks,,,0.00,5.34,
35.113711937,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.57,% Core_Clocks,,,0.00,5.34,<==
35.113711937,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C4,Backend_Bound,35.98,% Slots,,,0.00,5.33,<==
35.113711937,S1-C4,Backend_Bound.Memory_Bound,19.89,% Slots,,,0.00,5.07,
35.113711937,S1-C4,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.07,
35.113711937,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
35.113711937,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C5,Backend_Bound,32.82,% Slots,,,0.00,5.33,<==
35.113711937,S1-C5,Backend_Bound.Memory_Bound,18.39,% Slots,,,0.00,5.07,
35.113711937,S1-C5,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.07,
35.113711937,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
35.113711937,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
35.113711937,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.40,% Clocks,,,0.00,5.33,
35.113711937,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C6,Frontend_Bound,32.07,% Slots,,,0.00,5.33,<==
35.113711937,S1-C6,Bad_Speculation,19.51,% Slots,,,0.00,5.33,
35.113711937,S1-C6,Backend_Bound,18.15,% Slots,,,0.00,5.33,
35.113711937,S1-C6,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.33,
35.113711937,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.89,% Slots,,,0.00,5.33,
35.113711937,S1-C6,Bad_Speculation.Branch_Mispredicts,19.29,% Slots,,br_misp_retired.all_branches,0.00,5.33,
35.113711937,S1-C6,Backend_Bound.Memory_Bound,64.62,% Slots,,,0.00,5.08,
35.113711937,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
35.113711937,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.70,% Core_Clocks,,,0.00,5.34,
35.113711937,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
35.113711937,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C7,Backend_Bound,40.64,% Slots,,,0.00,5.33,
35.113711937,S1-C7,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.07,
35.113711937,S1-C7,Backend_Bound.Core_Bound,24.53,% Slots,,,0.00,5.07,<==
35.113711937,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
35.113711937,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
35.113711937,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
35.113711937,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
36.540821903,S0-C0,Frontend_Bound,24.30,% Slots,,,0.00,5.32,
36.540821903,S0-C0,Bad_Speculation,17.14,% Slots,,,0.00,5.32,
36.540821903,S0-C0,Backend_Bound,28.25,% Slots,,,0.00,5.32,
36.540821903,S0-C0,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,5.32,
36.540821903,S0-C0,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.32,
36.540821903,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
36.540821903,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C1,Frontend_Bound,26.30,% Slots,,,0.00,5.32,
36.540821903,S0-C1,Backend_Bound,32.10,% Slots,,,0.00,5.32,<==
36.540821903,S0-C1,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.32,
36.540821903,S0-C1,Backend_Bound.Memory_Bound,16.30,% Slots,,,0.00,5.32,
36.540821903,S0-C1,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.32,
36.540821903,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.05,
36.540821903,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
36.540821903,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
36.540821903,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C2,Frontend_Bound,23.44,% Slots,,,0.00,5.32,
36.540821903,S0-C2,Bad_Speculation,14.65,% Slots,,,0.00,5.32,
36.540821903,S0-C2,Backend_Bound,28.16,% Slots,,,0.00,5.32,
36.540821903,S0-C2,Frontend_Bound.Frontend_Latency,33.31,% Slots,,rs_events.empty_end,0.00,5.32,
36.540821903,S0-C2,Bad_Speculation.Branch_Mispredicts,14.45,% Slots,,br_misp_retired.all_branches,0.00,5.32,
36.540821903,S0-C2,Backend_Bound.Core_Bound,68.36,% Slots,,,0.00,5.32,
36.540821903,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.29,% Clocks,,,0.00,5.04,
36.540821903,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
36.540821903,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.47,% Clocks,,,0.00,5.05,<==
36.540821903,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C3,Backend_Bound,36.72,% Slots,,,0.00,5.32,<==
36.540821903,S0-C3,Backend_Bound.Memory_Bound,16.04,% Slots,,,0.00,5.32,
36.540821903,S0-C3,Backend_Bound.Core_Bound,20.68,% Slots,,,0.00,5.32,
36.540821903,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.540821903,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.86,% Clocks,,,0.00,5.05,
36.540821903,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C4,Backend_Bound,35.18,% Slots,,,0.00,5.32,<==
36.540821903,S0-C4,Backend_Bound.Memory_Bound,19.08,% Slots,,,0.00,5.32,
36.540821903,S0-C4,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.32,
36.540821903,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
36.540821903,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
36.540821903,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
36.540821903,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.89,% Clocks,,,0.00,5.05,
36.540821903,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C5,Frontend_Bound,30.09,% Slots,,,0.00,5.31,
36.540821903,S0-C5,Backend_Bound,36.16,% Slots,,,0.00,5.31,
36.540821903,S0-C5,Frontend_Bound.Frontend_Latency,30.83,% Slots,,rs_events.empty_end,0.00,5.31,
36.540821903,S0-C5,Backend_Bound.Memory_Bound,34.06,% Slots,,,0.00,5.31,
36.540821903,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.04,
36.540821903,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
36.540821903,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
36.540821903,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C6,Frontend_Bound,33.67,% Slots,,,0.00,5.32,
36.540821903,S0-C6,Backend_Bound,16.71,% Slots,,,0.00,5.32,
36.540821903,S0-C6,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.32,<==
36.540821903,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,0.00,5.04,
36.540821903,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
36.540821903,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C7,Frontend_Bound,33.87,% Slots,,,0.00,5.32,
36.540821903,S0-C7,Bad_Speculation,15.02,% Slots,,,0.00,5.32,
36.540821903,S0-C7,Backend_Bound,23.12,% Slots,,,0.00,5.32,
36.540821903,S0-C7,Frontend_Bound.Frontend_Latency,20.36,% Slots,,rs_events.empty_end,0.00,5.32,
36.540821903,S0-C7,Bad_Speculation.Branch_Mispredicts,14.88,% Slots,,br_misp_retired.all_branches,0.00,5.31,
36.540821903,S0-C7,Backend_Bound.Memory_Bound,70.06,% Slots,,,0.00,5.32,
36.540821903,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.04,
36.540821903,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
36.540821903,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.540821903,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
36.540821903,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C0,Backend_Bound,38.92,% Slots,,,0.00,5.32,<==
36.540821903,S1-C0,Backend_Bound.Memory_Bound,20.64,% Slots,,,0.00,5.32,
36.540821903,S1-C0,Backend_Bound.Core_Bound,18.28,% Slots,,,0.00,5.32,
36.540821903,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
36.540821903,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
36.540821903,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C1,Frontend_Bound,35.47,% Slots,,,0.00,5.32,
36.540821903,S1-C1,Bad_Speculation,10.36,% Slots,,,0.00,5.32,
36.540821903,S1-C1,Backend_Bound,34.04,% Slots,,,0.00,5.32,
36.540821903,S1-C1,Frontend_Bound.Frontend_Latency,30.38,% Slots,,rs_events.empty_end,0.00,5.32,<==
36.540821903,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.16,% Slots,,,0.00,5.32,
36.540821903,S1-C1,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.32,
36.540821903,S1-C1,Backend_Bound.Memory_Bound,22.89,% Slots,,,0.00,5.32,
36.540821903,S1-C1,Backend_Bound.Core_Bound,11.15,% Slots,,,0.00,5.32,
36.540821903,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.48,% Clocks,,,0.00,5.05,
36.540821903,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
36.540821903,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.39,% Core_Clocks,,,0.00,5.33,
36.540821903,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.55,% Core_Clocks,,,0.00,5.33,
36.540821903,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
36.540821903,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C2,Backend_Bound,33.14,% Slots,,,0.00,5.32,
36.540821903,S1-C2,Backend_Bound.Memory_Bound,20.60,% Slots,,,0.00,5.31,<==
36.540821903,S1-C2,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.31,
36.540821903,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
36.540821903,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
36.540821903,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C3,Frontend_Bound,35.46,% Slots,,,0.00,5.32,
36.540821903,S1-C3,Backend_Bound,27.37,% Slots,,,0.00,5.32,
36.540821903,S1-C3,Frontend_Bound.Frontend_Latency,40.87,% Slots,,rs_events.empty_end,0.00,5.32,
36.540821903,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.85,% Slots,,,0.00,5.32,
36.540821903,S1-C3,Backend_Bound.Memory_Bound,17.12,% Slots,,,0.00,5.32,
36.540821903,S1-C3,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.32,
36.540821903,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.03,
36.540821903,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
36.540821903,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.01,% Core_Clocks,,,0.00,5.33,
36.540821903,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.54,% Core_Clocks,,,0.00,5.33,
36.540821903,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
36.540821903,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.57,% Clocks,,,0.00,5.05,
36.540821903,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
36.540821903,S1-C4,Bad_Speculation,13.22,% Slots,,,0.00,5.32,
36.540821903,S1-C4,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.32,
36.540821903,S1-C4,Backend_Bound,40.25,% Slots,,,0.00,5.32,
36.540821903,S1-C4,Backend_Bound.Memory_Bound,37.62,% Slots,,,0.00,5.32,
36.540821903,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
36.540821903,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
36.540821903,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C5,Frontend_Bound,36.74,% Slots,,,0.00,5.33,
36.540821903,S1-C5,Bad_Speculation,12.35,% Slots,,,0.00,5.33,
36.540821903,S1-C5,Backend_Bound,28.72,% Slots,,,0.00,5.33,
36.540821903,S1-C5,Frontend_Bound.Frontend_Latency,31.71,% Slots,,rs_events.empty_end,0.00,5.32,
36.540821903,S1-C5,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.33,
36.540821903,S1-C5,Backend_Bound.Memory_Bound,16.04,% Slots,,,0.00,5.32,
36.540821903,S1-C5,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.32,
36.540821903,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
36.540821903,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
36.540821903,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
36.540821903,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C6,Frontend_Bound,25.02,% Slots,,,0.00,5.32,
36.540821903,S1-C6,Bad_Speculation,22.41,% Slots,,,0.00,5.32,
36.540821903,S1-C6,Backend_Bound,22.20,% Slots,,,0.00,5.32,
36.540821903,S1-C6,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.31,
36.540821903,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.68,% Slots,,,0.00,5.32,
36.540821903,S1-C6,Bad_Speculation.Branch_Mispredicts,22.04,% Slots,,br_misp_retired.all_branches,0.00,5.32,
36.540821903,S1-C6,Backend_Bound.Core_Bound,60.81,% Slots,,,0.00,5.31,
36.540821903,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.52,% Clocks,,,0.00,5.04,
36.540821903,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
36.540821903,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.90,% Core_Clocks,,,0.00,5.33,
36.540821903,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.70,% Clocks,,,0.00,5.04,
36.540821903,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C7,Frontend_Bound,22.80,% Slots,,,0.00,5.33,
36.540821903,S1-C7,Backend_Bound,42.41,% Slots,,,0.00,5.33,
36.540821903,S1-C7,Frontend_Bound.Frontend_Latency,29.12,% Slots,,rs_events.empty_end,0.00,5.31,
36.540821903,S1-C7,Backend_Bound.Memory_Bound,34.75,% Slots,,,0.00,5.31,<==
36.540821903,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.95,% Clocks,,,0.00,5.04,
36.540821903,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
36.540821903,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
36.540821903,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
36.540821903,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
36.540821903,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
36.540821903,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
38.073308525,S0-C0,Frontend_Bound,31.86,% Slots,,,0.00,5.22,
38.073308525,S0-C0,Bad_Speculation,14.30,% Slots,,,0.00,5.22,
38.073308525,S0-C0,Backend_Bound,20.66,% Slots,,,0.00,5.22,
38.073308525,S0-C0,Frontend_Bound.Frontend_Latency,24.25,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S0-C0,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S0-C0,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.22,
38.073308525,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.3,
38.073308525,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
38.073308525,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.073308525,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C1,Frontend_Bound,30.77,% Slots,,,0.00,5.22,
38.073308525,S0-C1,Bad_Speculation,18.08,% Slots,,,0.00,5.22,
38.073308525,S0-C1,Backend_Bound,18.86,% Slots,,,0.00,5.22,
38.073308525,S0-C1,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S0-C1,Bad_Speculation.Branch_Mispredicts,17.90,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S0-C1,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.22,
38.073308525,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.3,
38.073308525,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.25,% Clocks,,,0.00,5.22,
38.073308525,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C2,Frontend_Bound,30.19,% Slots,,,0.00,5.23,
38.073308525,S0-C2,Bad_Speculation,16.75,% Slots,,,0.00,5.23,
38.073308525,S0-C2,Backend_Bound,17.72,% Slots,,,0.00,5.23,
38.073308525,S0-C2,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.23,
38.073308525,S0-C2,Bad_Speculation.Branch_Mispredicts,16.61,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.3,
38.073308525,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C3,Frontend_Bound,34.82,% Slots,,,0.00,5.23,
38.073308525,S0-C3,Bad_Speculation,15.35,% Slots,,,0.00,5.23,
38.073308525,S0-C3,Backend_Bound,18.30,% Slots,,,0.00,5.23,
38.073308525,S0-C3,Frontend_Bound.Frontend_Latency,23.12,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.74,% Slots,,,0.00,5.23,
38.073308525,S0-C3,Bad_Speculation.Branch_Mispredicts,15.18,% Slots,,br_misp_retired.all_branches,0.00,5.23,
38.073308525,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.3,
38.073308525,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.99,% Core_Clocks,,,0.00,5.22,
38.073308525,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.06,% Core_Clocks,,,0.00,5.22,
38.073308525,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
38.073308525,S0-C4,Frontend_Bound,30.20,% Slots,,,0.00,5.22,
38.073308525,S0-C4,Bad_Speculation,15.56,% Slots,,,0.00,5.22,
38.073308525,S0-C4,Backend_Bound,23.29,% Slots,,,0.00,5.22,
38.073308525,S0-C4,Frontend_Bound.Frontend_Latency,21.94,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S0-C4,Bad_Speculation.Branch_Mispredicts,15.39,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S0-C4,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.22,
38.073308525,S0-C4,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.22,
38.073308525,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.3,
38.073308525,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
38.073308525,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.073308525,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C5,Bad_Speculation,13.77,% Slots,,,0.00,5.23,
38.073308525,S0-C5,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S0-C5,Backend_Bound,34.00,% Slots,,,0.00,5.23,<==
38.073308525,S0-C5,Backend_Bound.Memory_Bound,16.56,% Slots,,,0.00,5.22,
38.073308525,S0-C5,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.22,
38.073308525,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
38.073308525,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.95,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.44,
38.073308525,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.073308525,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
38.073308525,S0-C6,Frontend_Bound,34.29,% Slots,,,0.00,5.22,
38.073308525,S0-C6,Bad_Speculation,10.83,% Slots,,,0.00,5.22,
38.073308525,S0-C6,Backend_Bound,15.02,% Slots,,,0.00,5.22,
38.073308525,S0-C6,Frontend_Bound.Frontend_Latency,22.39,% Slots,,rs_events.empty_end,0.00,5.22,<==
38.073308525,S0-C6,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.3,
38.073308525,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
38.073308525,S0-C7,Frontend_Bound,32.03,% Slots,,,0.00,5.23,
38.073308525,S0-C7,Bad_Speculation,15.68,% Slots,,,0.00,5.23,
38.073308525,S0-C7,Backend_Bound,21.47,% Slots,,,0.00,5.23,
38.073308525,S0-C7,Frontend_Bound.Frontend_Latency,25.36,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S0-C7,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S0-C7,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.22,
38.073308525,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.3,
38.073308525,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
38.073308525,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
38.073308525,S1-C0,Frontend_Bound,33.83,% Slots,,,0.00,5.23,
38.073308525,S1-C0,Bad_Speculation,15.05,% Slots,,,0.00,5.23,
38.073308525,S1-C0,Backend_Bound,15.59,% Slots,,,0.00,5.23,
38.073308525,S1-C0,Frontend_Bound.Frontend_Latency,20.44,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.22,
38.073308525,S1-C0,Bad_Speculation.Branch_Mispredicts,14.92,% Slots,,br_misp_retired.all_branches,0.00,5.23,
38.073308525,S1-C0,Backend_Bound.Memory_Bound,29.55,% Slots,,,0.00,5.22,
38.073308525,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.31,
38.073308525,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.67,% Core_Clocks,,,0.00,5.21,
38.073308525,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.04,% Core_Clocks,,,0.00,5.22,
38.073308525,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
38.073308525,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.073308525,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C1,Frontend_Bound,26.79,% Slots,,,0.00,5.22,
38.073308525,S1-C1,Bad_Speculation,18.08,% Slots,,,0.00,5.22,
38.073308525,S1-C1,Backend_Bound,19.89,% Slots,,,0.00,5.22,
38.073308525,S1-C1,Frontend_Bound.Frontend_Latency,19.76,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S1-C1,Bad_Speculation.Branch_Mispredicts,17.92,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S1-C1,Backend_Bound.Memory_Bound,14.98,% Slots,,,0.00,5.22,
38.073308525,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.3,
38.073308525,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
38.073308525,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.073308525,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C2,Frontend_Bound,32.01,% Slots,,,0.00,5.22,
38.073308525,S1-C2,Bad_Speculation,15.19,% Slots,,,0.00,5.22,
38.073308525,S1-C2,Backend_Bound,18.97,% Slots,,,0.00,5.22,
38.073308525,S1-C2,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.22,
38.073308525,S1-C2,Bad_Speculation.Branch_Mispredicts,15.01,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S1-C2,Backend_Bound.Memory_Bound,15.22,% Slots,,,0.00,5.22,
38.073308525,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.3,
38.073308525,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.41,% Core_Clocks,,,0.00,5.22,
38.073308525,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
38.073308525,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.073308525,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C3,Frontend_Bound,29.40,% Slots,,,0.00,5.23,
38.073308525,S1-C3,Bad_Speculation,16.00,% Slots,,,0.00,5.23,
38.073308525,S1-C3,Backend_Bound,22.39,% Slots,,,0.00,5.23,
38.073308525,S1-C3,Frontend_Bound.Frontend_Latency,17.12,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S1-C3,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S1-C3,Backend_Bound.Memory_Bound,11.60,% Slots,,,0.00,5.22,
38.073308525,S1-C3,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.22,
38.073308525,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.3,
38.073308525,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.073308525,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.99,% Clocks,,,0.00,5.22,
38.073308525,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
38.073308525,S1-C4,Frontend_Bound,30.98,% Slots,,,0.00,5.23,
38.073308525,S1-C4,Bad_Speculation,16.52,% Slots,,,0.00,5.23,
38.073308525,S1-C4,Backend_Bound,22.66,% Slots,,,0.00,5.23,
38.073308525,S1-C4,Frontend_Bound.Frontend_Latency,22.27,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S1-C4,Bad_Speculation.Branch_Mispredicts,16.36,% Slots,,br_misp_retired.all_branches,0.00,5.23,
38.073308525,S1-C4,Backend_Bound.Memory_Bound,17.43,% Slots,,,0.00,5.22,
38.073308525,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.3,
38.073308525,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
38.073308525,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.073308525,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C5,Frontend_Bound,33.97,% Slots,,,0.00,5.22,
38.073308525,S1-C5,Bad_Speculation,16.34,% Slots,,,0.00,5.22,
38.073308525,S1-C5,Backend_Bound,19.91,% Slots,,,0.00,5.22,
38.073308525,S1-C5,Frontend_Bound.Frontend_Latency,22.12,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S1-C5,Bad_Speculation.Branch_Mispredicts,16.20,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S1-C5,Backend_Bound.Memory_Bound,12.44,% Slots,,,0.00,5.22,
38.073308525,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.3,
38.073308525,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
38.073308525,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.073308525,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C6,Frontend_Bound,33.62,% Slots,,,0.00,5.22,
38.073308525,S1-C6,Bad_Speculation,16.39,% Slots,,,0.00,5.22,
38.073308525,S1-C6,Backend_Bound,18.25,% Slots,,,0.00,5.22,
38.073308525,S1-C6,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S1-C6,Bad_Speculation.Branch_Mispredicts,16.25,% Slots,,br_misp_retired.all_branches,0.00,5.22,
38.073308525,S1-C6,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.22,
38.073308525,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.3,
38.073308525,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
38.073308525,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.073308525,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C7,Frontend_Bound,32.48,% Slots,,,0.00,5.23,
38.073308525,S1-C7,Bad_Speculation,17.55,% Slots,,,0.00,5.23,
38.073308525,S1-C7,Backend_Bound,17.62,% Slots,,,0.00,5.23,
38.073308525,S1-C7,Retiring,32.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
38.073308525,S1-C7,Frontend_Bound.Frontend_Latency,22.17,% Slots,,rs_events.empty_end,0.00,5.22,
38.073308525,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.23,
38.073308525,S1-C7,Bad_Speculation.Branch_Mispredicts,17.38,% Slots,,br_misp_retired.all_branches,0.00,5.23,
38.073308525,S1-C7,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.22,
38.073308525,S1-C7,Retiring.Microcode_Sequencer,1.20,% Slots,,idq.ms_uops,0.00,5.47,
38.073308525,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.3,
38.073308525,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
38.073308525,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.29,
38.073308525,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.15,% Core_Clocks,,,0.00,5.22,
38.073308525,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
38.073308525,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.073308525,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
38.073308525,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
38.073308525,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
38.073308525,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
38.073308525,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
38.073308525,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
38.073308525,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
38.073308525,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
39.571067341,S0-C0,Frontend_Bound,24.03,% Slots,,,0.00,5.34,
39.571067341,S0-C0,Bad_Speculation,12.67,% Slots,,,0.00,5.34,
39.571067341,S0-C0,Backend_Bound,28.00,% Slots,,,0.00,5.34,
39.571067341,S0-C0,Frontend_Bound.Frontend_Latency,17.67,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S0-C0,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C0,Backend_Bound.Memory_Bound,28.07,% Slots,,,0.00,5.34,<==
39.571067341,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.23,
39.571067341,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C1,Frontend_Bound,23.93,% Slots,,,0.00,5.34,
39.571067341,S0-C1,Bad_Speculation,14.81,% Slots,,,0.00,5.34,
39.571067341,S0-C1,Backend_Bound,27.27,% Slots,,,0.00,5.34,
39.571067341,S0-C1,Retiring,30.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
39.571067341,S0-C1,Frontend_Bound.Frontend_Latency,19.81,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S0-C1,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C1,Backend_Bound.Memory_Bound,25.22,% Slots,,,0.00,5.34,
39.571067341,S0-C1,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.06,<==
39.571067341,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.23,
39.571067341,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.23,
39.571067341,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
39.571067341,S0-C2,Frontend_Bound,22.68,% Slots,,,0.00,5.34,
39.571067341,S0-C2,Backend_Bound,33.26,% Slots,,,0.00,5.34,
39.571067341,S0-C2,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.34,
39.571067341,S0-C2,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.34,
39.571067341,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
39.571067341,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.87,% Clocks,,,0.00,5.07,
39.571067341,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C3,Frontend_Bound,23.88,% Slots,,,0.00,5.34,
39.571067341,S0-C3,Backend_Bound,30.51,% Slots,,,0.00,5.34,
39.571067341,S0-C3,Backend_Bound.Memory_Bound,21.14,% Slots,,,0.00,5.34,<==
39.571067341,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
39.571067341,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C4,Frontend_Bound,32.09,% Slots,,,0.00,5.34,
39.571067341,S0-C4,Bad_Speculation,11.19,% Slots,,,0.00,5.34,
39.571067341,S0-C4,Backend_Bound,22.76,% Slots,,,0.00,5.34,
39.571067341,S0-C4,Retiring,34.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
39.571067341,S0-C4,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S0-C4,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C4,Backend_Bound.Memory_Bound,22.25,% Slots,,,0.00,5.34,
39.571067341,S0-C4,Retiring.Microcode_Sequencer,1.94,% Slots,,idq.ms_uops,0.00,5.07,<==
39.571067341,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,0.00,5.24,
39.571067341,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
39.571067341,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
39.571067341,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C5,Frontend_Bound,30.63,% Slots,,,0.00,5.34,
39.571067341,S0-C5,Backend_Bound,22.13,% Slots,,,0.00,5.34,
39.571067341,S0-C5,Frontend_Bound.Frontend_Latency,21.02,% Slots,,rs_events.empty_end,0.00,5.34,<==
39.571067341,S0-C5,Backend_Bound.Memory_Bound,17.79,% Slots,,,0.00,5.34,
39.571067341,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.23,
39.571067341,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C6,Frontend_Bound,26.96,% Slots,,,0.00,5.34,
39.571067341,S0-C6,Bad_Speculation,10.04,% Slots,,,0.00,5.34,
39.571067341,S0-C6,Backend_Bound,27.83,% Slots,,,0.00,5.34,
39.571067341,S0-C6,Retiring,32.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
39.571067341,S0-C6,Frontend_Bound.Frontend_Latency,19.31,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.08,
39.571067341,S0-C6,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C6,Backend_Bound.Memory_Bound,33.80,% Slots,,,0.00,5.34,
39.571067341,S0-C6,Retiring.Microcode_Sequencer,3.53,% Slots,,idq.ms_uops,0.00,5.08,<==
39.571067341,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.24,
39.571067341,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.29,% Clocks,,idq.ms_switches,0.00,5.24,
39.571067341,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.47,% Core_Clocks,,,0.00,5.34,
39.571067341,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.41,% Core_Clocks,,,0.00,5.3,
39.571067341,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C7,Frontend_Bound,31.47,% Slots,,,0.00,5.34,
39.571067341,S0-C7,Bad_Speculation,12.48,% Slots,,,0.00,5.34,
39.571067341,S0-C7,Backend_Bound,20.69,% Slots,,,0.00,5.34,
39.571067341,S0-C7,Frontend_Bound.Frontend_Latency,20.98,% Slots,,rs_events.empty_end,0.00,5.34,<==
39.571067341,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.08,
39.571067341,S0-C7,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S0-C7,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.34,
39.571067341,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.24,
39.571067341,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
39.571067341,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.00,% Core_Clocks,,,0.00,5.34,
39.571067341,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.76,% Core_Clocks,,,0.00,5.3,
39.571067341,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C0,Frontend_Bound,34.24,% Slots,,,0.00,5.34,
39.571067341,S1-C0,Bad_Speculation,11.13,% Slots,,,0.00,5.34,
39.571067341,S1-C0,Backend_Bound,22.82,% Slots,,,0.00,5.34,
39.571067341,S1-C0,Frontend_Bound.Frontend_Latency,26.36,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.08,
39.571067341,S1-C0,Bad_Speculation.Branch_Mispredicts,10.99,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C0,Backend_Bound.Memory_Bound,17.71,% Slots,,,0.00,5.34,
39.571067341,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.23,
39.571067341,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
39.571067341,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.40,% Core_Clocks,,,0.00,5.35,
39.571067341,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C1,Frontend_Bound,27.99,% Slots,,,0.00,5.35,
39.571067341,S1-C1,Backend_Bound,26.58,% Slots,,,0.00,5.35,
39.571067341,S1-C1,Retiring,35.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
39.571067341,S1-C1,Frontend_Bound.Frontend_Latency,16.43,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S1-C1,Backend_Bound.Memory_Bound,19.29,% Slots,,,0.00,5.34,
39.571067341,S1-C1,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.08,<==
39.571067341,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.23,
39.571067341,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.90,% Clocks,,idq.ms_switches,0.00,5.23,
39.571067341,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C2,Frontend_Bound,24.51,% Slots,,,0.00,5.34,
39.571067341,S1-C2,Bad_Speculation,13.36,% Slots,,,0.00,5.34,
39.571067341,S1-C2,Backend_Bound,27.64,% Slots,,,0.00,5.34,
39.571067341,S1-C2,Retiring,32.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
39.571067341,S1-C2,Frontend_Bound.Frontend_Latency,15.90,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.97,% Slots,,,0.00,5.08,
39.571067341,S1-C2,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C2,Backend_Bound.Memory_Bound,24.05,% Slots,,,0.00,5.34,
39.571067341,S1-C2,Retiring.Microcode_Sequencer,1.76,% Slots,,idq.ms_uops,0.00,5.08,<==
39.571067341,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.23,
39.571067341,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.92,% Core_Clocks,,,0.00,5.35,
39.571067341,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.22,% Core_Clocks,,,0.00,5.3,
39.571067341,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
39.571067341,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C3,Frontend_Bound,27.84,% Slots,,,0.00,5.34,
39.571067341,S1-C3,Bad_Speculation,14.49,% Slots,,,0.00,5.34,
39.571067341,S1-C3,Backend_Bound,24.58,% Slots,,,0.00,5.34,
39.571067341,S1-C3,Retiring,29.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
39.571067341,S1-C3,Frontend_Bound.Frontend_Latency,15.46,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S1-C3,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C3,Backend_Bound.Memory_Bound,19.22,% Slots,,,0.00,5.34,
39.571067341,S1-C3,Retiring.Microcode_Sequencer,1.56,% Slots,,idq.ms_uops,0.00,5.07,<==
39.571067341,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,0.00,5.23,
39.571067341,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
39.571067341,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C4,Frontend_Bound,31.20,% Slots,,,0.00,5.34,
39.571067341,S1-C4,Bad_Speculation,12.54,% Slots,,,0.00,5.34,
39.571067341,S1-C4,Backend_Bound,25.13,% Slots,,,0.00,5.34,
39.571067341,S1-C4,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.08,
39.571067341,S1-C4,Bad_Speculation.Branch_Mispredicts,12.30,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C4,Backend_Bound.Memory_Bound,31.40,% Slots,,,0.00,5.34,
39.571067341,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.23,
39.571067341,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
39.571067341,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,19.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
39.571067341,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C5,Frontend_Bound,31.19,% Slots,,,0.00,5.34,
39.571067341,S1-C5,Bad_Speculation,12.61,% Slots,,,0.00,5.34,
39.571067341,S1-C5,Backend_Bound,24.54,% Slots,,,0.00,5.34,
39.571067341,S1-C5,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S1-C5,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C5,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.34,
39.571067341,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.23,
39.571067341,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
39.571067341,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
39.571067341,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C6,Frontend_Bound,23.78,% Slots,,,0.00,5.35,
39.571067341,S1-C6,Bad_Speculation,13.81,% Slots,,,0.00,5.35,
39.571067341,S1-C6,Backend_Bound,29.17,% Slots,,,0.00,5.35,
39.571067341,S1-C6,Frontend_Bound.Frontend_Latency,16.62,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S1-C6,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.33,
39.571067341,S1-C6,Backend_Bound.Memory_Bound,19.30,% Slots,,,0.00,5.33,
39.571067341,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.23,
39.571067341,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
39.571067341,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C7,Frontend_Bound,31.19,% Slots,,,0.00,5.34,
39.571067341,S1-C7,Bad_Speculation,14.53,% Slots,,,0.00,5.34,
39.571067341,S1-C7,Backend_Bound,22.88,% Slots,,,0.00,5.34,
39.571067341,S1-C7,Retiring,31.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
39.571067341,S1-C7,Frontend_Bound.Frontend_Latency,22.91,% Slots,,rs_events.empty_end,0.00,5.34,
39.571067341,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.50,% Slots,,,0.00,5.34,
39.571067341,S1-C7,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C7,Backend_Bound.Memory_Bound,17.93,% Slots,,,0.00,5.34,
39.571067341,S1-C7,Retiring.Microcode_Sequencer,1.90,% Slots,,idq.ms_uops,0.00,5.07,<==
39.571067341,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.23,
39.571067341,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
39.571067341,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.43,% Clocks,,idq.ms_switches,0.00,5.23,
39.571067341,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
39.571067341,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
39.571067341,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
39.571067341,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
39.571067341,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
41.044076463,S0-C0,Frontend_Bound,29.68,% Slots,,,0.00,5.16,
41.044076463,S0-C0,Bad_Speculation,14.53,% Slots,,,0.00,5.16,
41.044076463,S0-C0,Backend_Bound,20.19,% Slots,,,0.00,5.16,
41.044076463,S0-C0,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,0.00,5.16,
41.044076463,S0-C0,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S0-C0,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.16,
41.044076463,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
41.044076463,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
41.044076463,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
41.044076463,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
41.044076463,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.16,
41.044076463,S0-C1,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S0-C1,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.16,
41.044076463,S0-C1,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.16,
41.044076463,S0-C1,Bad_Speculation,11.02,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.16,
41.044076463,S0-C1,Backend_Bound,26.96,% Slots,,,0.00,5.16,<==
41.044076463,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.67,% Core_Clocks,,,0.00,5.18,
41.044076463,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C2,Backend_Bound,34.14,% Slots,,,0.00,5.16,
41.044076463,S0-C2,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.16,
41.044076463,S0-C2,Backend_Bound.Core_Bound,22.81,% Slots,,,0.00,5.16,
41.044076463,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
41.044076463,S0-C2-T0,Backend_Bound.Core_Bound.Divider,21.88,% Clocks,,arith.fpu_div_active,0.00,5.16,<==
41.044076463,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C3,Bad_Speculation,10.57,% Slots,,,0.00,5.16,
41.044076463,S0-C3,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S0-C3,Backend_Bound,43.51,% Slots,,,0.00,5.16,<==
41.044076463,S0-C3,Backend_Bound.Memory_Bound,24.16,% Slots,,,0.00,5.16,
41.044076463,S0-C3,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.16,
41.044076463,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
41.044076463,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
41.044076463,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C4,Backend_Bound,51.36,% Slots,,,0.00,5.16,
41.044076463,S0-C4,Backend_Bound.Memory_Bound,38.77,% Slots,,,0.00,5.15,
41.044076463,S0-C4,Backend_Bound.Core_Bound,12.59,% Slots,,,0.00,5.15,
41.044076463,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,27.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
41.044076463,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.83,% Clocks,,,0.00,5.36,
41.044076463,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
41.044076463,S0-C5,Backend_Bound,37.61,% Slots,,,0.00,5.16,
41.044076463,S0-C5,Backend_Bound.Memory_Bound,21.31,% Slots,,,0.00,5.16,
41.044076463,S0-C5,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.16,
41.044076463,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
41.044076463,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C6,Frontend_Bound,32.86,% Slots,,,0.00,5.16,
41.044076463,S0-C6,Bad_Speculation,11.69,% Slots,,,0.00,5.16,
41.044076463,S0-C6,Backend_Bound,17.96,% Slots,,,0.00,5.16,
41.044076463,S0-C6,Frontend_Bound.Frontend_Latency,21.36,% Slots,,rs_events.empty_end,0.00,5.15,<==
41.044076463,S0-C6,Bad_Speculation.Branch_Mispredicts,11.38,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S0-C6,Backend_Bound.Memory_Bound,11.17,% Slots,,,0.00,5.15,
41.044076463,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.43,
41.044076463,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
41.044076463,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
41.044076463,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C7,Backend_Bound,39.21,% Slots,,,0.00,5.16,
41.044076463,S0-C7,Backend_Bound.Memory_Bound,30.17,% Slots,,,0.00,5.16,
41.044076463,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,34.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
41.044076463,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C0,Frontend_Bound,24.49,% Slots,,,0.00,5.16,
41.044076463,S1-C0,Bad_Speculation,16.56,% Slots,,,0.00,5.16,
41.044076463,S1-C0,Backend_Bound,30.40,% Slots,,,0.00,5.16,
41.044076463,S1-C0,Frontend_Bound.Frontend_Latency,15.67,% Slots,,rs_events.empty_end,0.00,5.15,
41.044076463,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.82,% Slots,,,0.00,5.16,
41.044076463,S1-C0,Bad_Speculation.Branch_Mispredicts,16.12,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S1-C0,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.15,
41.044076463,S1-C0,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.15,
41.044076463,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
41.044076463,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.27,% Core_Clocks,,,0.00,5.18,
41.044076463,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
41.044076463,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.54,% Clocks,,,0.00,5.36,
41.044076463,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
41.044076463,S1-C1,Frontend_Bound,22.55,% Slots,,,0.00,5.16,
41.044076463,S1-C1,Bad_Speculation,16.15,% Slots,,,0.00,5.16,
41.044076463,S1-C1,Backend_Bound,26.93,% Slots,,,0.00,5.16,<==
41.044076463,S1-C1,Bad_Speculation.Branch_Mispredicts,15.55,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S1-C1,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,5.16,
41.044076463,S1-C1,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.16,
41.044076463,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
41.044076463,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.47,% Clocks,,,0.00,5.36,
41.044076463,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C2,Backend_Bound,43.53,% Slots,,,0.00,5.16,<==
41.044076463,S1-C2,Backend_Bound.Memory_Bound,23.51,% Slots,,,0.00,5.16,
41.044076463,S1-C2,Backend_Bound.Core_Bound,20.02,% Slots,,,0.00,5.16,
41.044076463,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,19.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
41.044076463,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C3,Backend_Bound,39.60,% Slots,,,0.00,5.16,<==
41.044076463,S1-C3,Backend_Bound.Memory_Bound,18.89,% Slots,,,0.00,5.16,
41.044076463,S1-C3,Backend_Bound.Core_Bound,20.71,% Slots,,,0.00,5.16,
41.044076463,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
41.044076463,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.29,% Clocks,,,0.00,5.35,
41.044076463,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C4,Bad_Speculation,10.42,% Slots,,,0.00,5.16,
41.044076463,S1-C4,Bad_Speculation.Branch_Mispredicts,9.21,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S1-C4,Backend_Bound,24.48,% Slots,,,0.00,5.16,<==
41.044076463,S1-C4,Backend_Bound.Memory_Bound,11.96,% Slots,,,0.00,5.16,
41.044076463,S1-C4,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.16,
41.044076463,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
41.044076463,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.37,% Clocks,,,0.00,5.36,
41.044076463,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C5,Frontend_Bound,40.47,% Slots,,,0.00,5.17,<==
41.044076463,S1-C5,Bad_Speculation,14.60,% Slots,,,0.00,5.17,
41.044076463,S1-C5,Backend_Bound,16.29,% Slots,,,0.00,5.17,
41.044076463,S1-C5,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.16,
41.044076463,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.42,% Slots,,,0.00,5.17,
41.044076463,S1-C5,Bad_Speculation.Branch_Mispredicts,14.45,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
41.044076463,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.82,% Core_Clocks,,,0.00,5.16,
41.044076463,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.59,% Core_Clocks,,,0.00,5.18,
41.044076463,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
41.044076463,S1-C6,Frontend_Bound,29.84,% Slots,,,0.00,5.16,
41.044076463,S1-C6,Bad_Speculation,15.42,% Slots,,,0.00,5.16,
41.044076463,S1-C6,Backend_Bound,21.52,% Slots,,,0.00,5.16,
41.044076463,S1-C6,Frontend_Bound.Frontend_Latency,25.56,% Slots,,rs_events.empty_end,0.00,5.16,
41.044076463,S1-C6,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.16,
41.044076463,S1-C6,Backend_Bound.Memory_Bound,13.61,% Slots,,,0.00,5.16,
41.044076463,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.44,
41.044076463,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
41.044076463,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
41.044076463,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
41.044076463,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
41.044076463,S1-C7,Backend_Bound,41.18,% Slots,,,0.00,5.16,<==
41.044076463,S1-C7,Backend_Bound.Memory_Bound,21.87,% Slots,,,0.00,5.16,
41.044076463,S1-C7,Backend_Bound.Core_Bound,19.30,% Slots,,,0.00,5.16,
41.044076463,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
41.044076463,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
41.044076463,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
41.044076463,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
41.044076463,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
41.044076463,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
41.044076463,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
41.044076463,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
41.044076463,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
42.617851231,S0-C0,Frontend_Bound,22.59,% Slots,,,0.00,5.35,
42.617851231,S0-C0,Backend_Bound,27.41,% Slots,,,0.00,5.35,<==
42.617851231,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.30,% Slots,,,0.00,5.09,
42.617851231,S0-C0,Backend_Bound.Memory_Bound,15.81,% Slots,,,0.00,5.34,
42.617851231,S0-C0,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.34,
42.617851231,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.19,% Core_Clocks,,,0.00,5.34,
42.617851231,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.95,% Clocks,,,0.00,5.08,
42.617851231,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C1,Backend_Bound,50.00,% Slots,,,0.00,5.34,<==
42.617851231,S0-C1,Backend_Bound.Memory_Bound,26.28,% Slots,,,0.00,5.34,
42.617851231,S0-C1,Backend_Bound.Core_Bound,23.72,% Slots,,,0.00,5.34,
42.617851231,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
42.617851231,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
42.617851231,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C2,Backend_Bound,48.41,% Slots,,,0.00,5.34,
42.617851231,S0-C2,Backend_Bound.Memory_Bound,36.67,% Slots,,,0.00,5.34,<==
42.617851231,S0-C2,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.34,
42.617851231,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
42.617851231,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
42.617851231,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C3,Backend_Bound,31.56,% Slots,,,0.00,5.34,
42.617851231,S0-C3,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.34,
42.617851231,S0-C3,Backend_Bound.Core_Bound,19.23,% Slots,,,0.00,5.34,
42.617851231,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
42.617851231,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
42.617851231,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
42.617851231,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.93,% Clocks,,,0.00,5.08,<==
42.617851231,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C4,Backend_Bound,51.05,% Slots,,,0.00,5.34,
42.617851231,S0-C4,Retiring,37.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
42.617851231,S0-C4,Backend_Bound.Memory_Bound,38.38,% Slots,,,0.00,5.34,
42.617851231,S0-C4,Backend_Bound.Core_Bound,12.66,% Slots,,,0.00,5.34,
42.617851231,S0-C4,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.09,
42.617851231,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.83,% Clocks,,idq.ms_switches,0.00,5.08,
42.617851231,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,22.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
42.617851231,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.94,% Clocks,,,0.00,5.09,
42.617851231,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C5,Backend_Bound,57.29,% Slots,,,0.00,5.34,
42.617851231,S0-C5,Backend_Bound.Memory_Bound,36.88,% Slots,,,0.00,5.34,<==
42.617851231,S0-C5,Backend_Bound.Core_Bound,20.41,% Slots,,,0.00,5.34,
42.617851231,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
42.617851231,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
42.617851231,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C6,Backend_Bound,40.62,% Slots,,,0.00,5.34,
42.617851231,S0-C6,Backend_Bound.Memory_Bound,29.72,% Slots,,,0.00,5.34,
42.617851231,S0-C6,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.34,
42.617851231,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
42.617851231,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
42.617851231,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C7,Backend_Bound,44.86,% Slots,,,0.00,5.34,
42.617851231,S0-C7,Retiring,38.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
42.617851231,S0-C7,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.34,
42.617851231,S0-C7,Backend_Bound.Core_Bound,25.73,% Slots,,,0.00,5.34,
42.617851231,S0-C7,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.09,
42.617851231,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.46,% Clocks,,idq.ms_switches,0.00,5.09,
42.617851231,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,22.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
42.617851231,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.09,% Clocks,,,0.00,5.09,<==
42.617851231,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C0,Backend_Bound,37.77,% Slots,,,0.00,5.34,
42.617851231,S1-C0,Backend_Bound.Memory_Bound,16.37,% Slots,,,0.00,5.34,
42.617851231,S1-C0,Backend_Bound.Core_Bound,21.39,% Slots,,,0.00,5.34,
42.617851231,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
42.617851231,S1-C0-T0,Backend_Bound.Core_Bound.Divider,29.46,% Clocks,,arith.fpu_div_active,0.00,5.34,
42.617851231,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.01,% Clocks,,,0.00,5.09,<==
42.617851231,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
42.617851231,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.41,% Slots,,,0.00,5.09,
42.617851231,S1-C1,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.34,
42.617851231,S1-C1,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.08,
42.617851231,S1-C1,Bad_Speculation,11.92,% Slots,,,0.00,5.34,
42.617851231,S1-C1,Backend_Bound,35.50,% Slots,,,0.00,5.34,
42.617851231,S1-C1,Retiring,29.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
42.617851231,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.1,
42.617851231,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.87,% Core_Clocks,,,0.00,5.34,
42.617851231,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
42.617851231,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C2,Backend_Bound,43.27,% Slots,,,0.00,5.34,
42.617851231,S1-C2,Retiring,39.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
42.617851231,S1-C2,Backend_Bound.Memory_Bound,24.53,% Slots,,,0.00,5.33,
42.617851231,S1-C2,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.33,
42.617851231,S1-C2,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.09,
42.617851231,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.09,
42.617851231,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
42.617851231,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.01,% Clocks,,,0.00,5.09,
42.617851231,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C3,Backend_Bound,38.87,% Slots,,,0.00,5.34,
42.617851231,S1-C3,Backend_Bound.Memory_Bound,24.63,% Slots,,,0.00,5.34,
42.617851231,S1-C3,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.34,
42.617851231,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
42.617851231,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.68,% Clocks,,,0.00,5.09,
42.617851231,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C4,Backend_Bound,43.09,% Slots,,,0.00,5.34,<==
42.617851231,S1-C4,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.34,
42.617851231,S1-C4,Backend_Bound.Core_Bound,19.68,% Slots,,,0.00,5.34,
42.617851231,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
42.617851231,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
42.617851231,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.23,% Clocks,,,0.00,5.09,
42.617851231,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
42.617851231,S1-C5,Backend_Bound,44.39,% Slots,,,0.00,5.34,<==
42.617851231,S1-C5,Retiring,39.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
42.617851231,S1-C5,Backend_Bound.Memory_Bound,22.11,% Slots,,,0.00,5.34,
42.617851231,S1-C5,Backend_Bound.Core_Bound,22.29,% Slots,,,0.00,5.34,
42.617851231,S1-C5,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.09,
42.617851231,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.09,
42.617851231,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,22.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
42.617851231,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.47,% Slots,,,0.00,5.09,
42.617851231,S1-C6,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.34,
42.617851231,S1-C6,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.34,
42.617851231,S1-C6,Backend_Bound,30.88,% Slots,,,0.00,5.34,
42.617851231,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.90,% Core_Clocks,,,0.00,5.34,
42.617851231,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
42.617851231,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.04,% Clocks,,,0.00,5.09,<==
42.617851231,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C7,Backend_Bound,50.13,% Slots,,,0.00,5.34,<==
42.617851231,S1-C7,Retiring,37.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
42.617851231,S1-C7,Backend_Bound.Memory_Bound,25.06,% Slots,,,0.00,5.34,
42.617851231,S1-C7,Backend_Bound.Core_Bound,25.07,% Slots,,,0.00,5.34,
42.617851231,S1-C7,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.08,
42.617851231,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.26,% Clocks,,idq.ms_switches,0.00,5.09,
42.617851231,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
42.617851231,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
42.617851231,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.85,% Clocks,,,0.00,5.09,
42.617851231,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
42.617851231,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
42.617851231,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
42.617851231,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
44.132400997,S0-C0,Bad_Speculation,10.13,% Slots,,,0.00,5.27,
44.132400997,S0-C0,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.132400997,S0-C0,Backend_Bound,28.02,% Slots,,,0.00,5.27,
44.132400997,S0-C0,Backend_Bound.Memory_Bound,31.99,% Slots,,,0.00,5.27,
44.132400997,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.132400997,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
44.132400997,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S0-C1,Frontend_Bound,21.31,% Slots,,,0.00,5.27,
44.132400997,S0-C1,Backend_Bound,27.02,% Slots,,,0.00,5.27,<==
44.132400997,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.27,
44.132400997,S0-C1,Backend_Bound.Memory_Bound,14.63,% Slots,,,0.00,5.27,
44.132400997,S0-C1,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.27,
44.132400997,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.14,% Core_Clocks,,,0.00,5.28,
44.132400997,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.87,% Core_Clocks,,,0.00,5.28,
44.132400997,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
44.132400997,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
44.132400997,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.28,
44.132400997,S0-C2,Bad_Speculation.Branch_Mispredicts,23.40,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
44.132400997,S0-C2,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.28,
44.132400997,S0-C2,Bad_Speculation,24.00,% Slots,,,0.00,5.28,
44.132400997,S0-C2,Backend_Bound,20.53,% Slots,,,0.00,5.28,
44.132400997,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.00,% Core_Clocks,,,0.00,5.28,
44.132400997,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
44.132400997,S0-C3,Backend_Bound,38.52,% Slots,,,0.00,5.27,<==
44.132400997,S0-C3,Backend_Bound.Memory_Bound,20.40,% Slots,,,0.00,5.27,
44.132400997,S0-C3,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.27,
44.132400997,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
44.132400997,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.132400997,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.09,% Clocks,,,0.00,5.09,
44.132400997,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
44.132400997,S0-C4,Backend_Bound,36.14,% Slots,,,0.00,5.27,
44.132400997,S0-C4,Backend_Bound.Memory_Bound,13.64,% Slots,,,0.00,5.27,
44.132400997,S0-C4,Backend_Bound.Core_Bound,22.50,% Slots,,,0.00,5.27,<==
44.132400997,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
44.132400997,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
44.132400997,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.28,
44.132400997,S0-C5,Bad_Speculation.Branch_Mispredicts,20.86,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
44.132400997,S0-C5,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.28,
44.132400997,S0-C5,Bad_Speculation,21.07,% Slots,,,0.00,5.28,
44.132400997,S0-C5,Backend_Bound,17.88,% Slots,,,0.00,5.28,
44.132400997,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.78,% Core_Clocks,,,0.00,5.29,
44.132400997,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.55,% Core_Clocks,,,0.00,5.28,
44.132400997,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.132400997,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S0-C6,Frontend_Bound,24.42,% Slots,,,0.00,5.28,
44.132400997,S0-C6,Bad_Speculation,21.42,% Slots,,,0.00,5.28,
44.132400997,S0-C6,Backend_Bound,16.29,% Slots,,,0.00,5.28,
44.132400997,S0-C6,Frontend_Bound.Frontend_Bandwidth,24.79,% Slots,,,0.00,5.27,
44.132400997,S0-C6,Bad_Speculation.Branch_Mispredicts,21.16,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.132400997,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.22,% Core_Clocks,,,0.00,5.28,<==
44.132400997,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
44.132400997,S0-C7,Bad_Speculation,10.28,% Slots,,,0.00,5.28,
44.132400997,S0-C7,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.132400997,S0-C7,Backend_Bound,26.38,% Slots,,,0.00,5.28,<==
44.132400997,S0-C7,Backend_Bound.Memory_Bound,10.96,% Slots,,,0.00,5.27,
44.132400997,S0-C7,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,5.27,
44.132400997,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S1-C0,Backend_Bound,41.76,% Slots,,,0.00,5.27,
44.132400997,S1-C0,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.27,
44.132400997,S1-C0,Backend_Bound.Core_Bound,24.99,% Slots,,,0.00,5.27,
44.132400997,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
44.132400997,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
44.132400997,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.26,% Clocks,,,0.00,5.1,<==
44.132400997,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S1-C1,Backend_Bound,31.45,% Slots,,,0.00,5.27,
44.132400997,S1-C1,Backend_Bound.Memory_Bound,11.76,% Slots,,,0.00,5.27,
44.132400997,S1-C1,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.27,<==
44.132400997,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
44.132400997,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
44.132400997,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S1-C2,Frontend_Bound,20.27,% Slots,,,0.00,5.27,
44.132400997,S1-C2,Bad_Speculation,13.03,% Slots,,,0.00,5.27,
44.132400997,S1-C2,Backend_Bound,29.11,% Slots,,,0.00,5.27,<==
44.132400997,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.47,% Slots,,,0.00,5.27,
44.132400997,S1-C2,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.132400997,S1-C2,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.27,
44.132400997,S1-C2,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.27,
44.132400997,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.88,% Core_Clocks,,,0.00,5.28,
44.132400997,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.63,% Core_Clocks,,,0.00,5.29,
44.132400997,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
44.132400997,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.70,% Clocks,,,0.00,5.1,
44.132400997,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S1-C3,Backend_Bound,37.49,% Slots,,,0.00,5.27,<==
44.132400997,S1-C3,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.27,
44.132400997,S1-C3,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.27,
44.132400997,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
44.132400997,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.62,% Clocks,,,0.00,5.1,
44.132400997,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S1-C4,Backend_Bound,39.18,% Slots,,,0.00,5.28,<==
44.132400997,S1-C4,Backend_Bound.Memory_Bound,21.68,% Slots,,,0.00,5.27,
44.132400997,S1-C4,Backend_Bound.Core_Bound,17.49,% Slots,,,0.00,5.27,
44.132400997,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
44.132400997,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
44.132400997,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S1-C5,Frontend_Bound,23.34,% Slots,,,0.00,5.28,
44.132400997,S1-C5,Bad_Speculation,15.74,% Slots,,,0.00,5.28,
44.132400997,S1-C5,Backend_Bound,26.94,% Slots,,,0.00,5.28,
44.132400997,S1-C5,Frontend_Bound.Frontend_Latency,30.51,% Slots,,rs_events.empty_end,0.00,5.27,
44.132400997,S1-C5,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.132400997,S1-C5,Backend_Bound.Memory_Bound,62.63,% Slots,,,0.00,5.27,
44.132400997,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.132400997,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
44.132400997,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
44.132400997,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
44.132400997,S1-C6,Backend_Bound,37.19,% Slots,,,0.00,5.27,<==
44.132400997,S1-C6,Backend_Bound.Memory_Bound,20.51,% Slots,,,0.00,5.27,
44.132400997,S1-C6,Backend_Bound.Core_Bound,16.68,% Slots,,,0.00,5.27,
44.132400997,S1-C6-T0,Backend_Bound.Core_Bound.Divider,20.88,% Clocks,,arith.fpu_div_active,0.00,5.28,
44.132400997,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.87,% Clocks,,,0.00,5.1,
44.132400997,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
44.132400997,S1-C7,Frontend_Bound,20.79,% Slots,,,0.00,5.27,
44.132400997,S1-C7,Bad_Speculation,15.34,% Slots,,,0.00,5.27,
44.132400997,S1-C7,Backend_Bound,29.34,% Slots,,,0.00,5.27,<==
44.132400997,S1-C7,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.132400997,S1-C7,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.27,
44.132400997,S1-C7,Backend_Bound.Core_Bound,16.33,% Slots,,,0.00,5.27,
44.132400997,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.132400997,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.08,% Clocks,,,0.00,5.07,
44.132400997,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
44.132400997,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
44.132400997,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
44.132400997,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
44.132400997,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
44.132400997,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
44.132400997,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
44.132400997,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
44.132400997,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
44.132400997,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
44.132400997,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
44.132400997,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
44.132400997,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
44.132400997,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
44.132400997,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
44.132400997,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
44.132400997,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
45.519246163,S0-C0,Frontend_Bound,22.62,% Slots,,,0.00,5.19,
45.519246163,S0-C0,Backend_Bound,40.28,% Slots,,,0.00,5.19,
45.519246163,S0-C0,Backend_Bound.Memory_Bound,15.59,% Slots,,,0.00,5.18,
45.519246163,S0-C0,Backend_Bound.Core_Bound,24.70,% Slots,,,0.00,5.18,
45.519246163,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
45.519246163,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.59,% Clocks,,,0.00,5.35,<==
45.519246163,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C1,Backend_Bound,37.27,% Slots,,,0.00,5.18,<==
45.519246163,S0-C1,Backend_Bound.Memory_Bound,17.45,% Slots,,,0.00,5.18,
45.519246163,S0-C1,Backend_Bound.Core_Bound,19.82,% Slots,,,0.00,5.18,
45.519246163,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
45.519246163,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.50,% Clocks,,,0.00,5.35,
45.519246163,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C2,Frontend_Bound,25.26,% Slots,,,0.00,5.18,
45.519246163,S0-C2,Backend_Bound,37.16,% Slots,,,0.00,5.18,
45.519246163,S0-C2,Frontend_Bound.Frontend_Latency,26.72,% Slots,,rs_events.empty_end,0.00,5.18,
45.519246163,S0-C2,Backend_Bound.Memory_Bound,25.56,% Slots,,,0.00,5.18,
45.519246163,S0-C2,Backend_Bound.Core_Bound,11.60,% Slots,,,0.00,5.18,
45.519246163,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.19,
45.519246163,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
45.519246163,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
45.519246163,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.11,% Clocks,,,0.00,5.35,
45.519246163,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C3,Frontend_Bound,31.44,% Slots,,,0.00,5.18,<==
45.519246163,S0-C3,Bad_Speculation,12.76,% Slots,,,0.00,5.18,
45.519246163,S0-C3,Backend_Bound,17.30,% Slots,,,0.00,5.18,
45.519246163,S0-C3,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.18,
45.519246163,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.22,% Slots,,,0.00,5.18,
45.519246163,S0-C3,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.18,
45.519246163,S0-C3,Backend_Bound.Memory_Bound,13.68,% Slots,,,0.00,5.18,
45.519246163,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.19,
45.519246163,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
45.519246163,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.71,% Core_Clocks,,,0.00,5.19,
45.519246163,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.15,% Core_Clocks,,,0.00,5.2,
45.519246163,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C4,Frontend_Bound,32.66,% Slots,,,0.00,5.19,
45.519246163,S0-C4,Bad_Speculation,15.06,% Slots,,,0.00,5.19,
45.519246163,S0-C4,Backend_Bound,25.92,% Slots,,,0.00,5.19,
45.519246163,S0-C4,Frontend_Bound.Frontend_Latency,30.22,% Slots,,rs_events.empty_end,0.00,5.19,
45.519246163,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.93,% Slots,,,0.00,5.19,
45.519246163,S0-C4,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.519246163,S0-C4,Backend_Bound.Memory_Bound,20.92,% Slots,,,0.00,5.19,
45.519246163,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
45.519246163,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.83,% Core_Clocks,,,0.00,5.18,
45.519246163,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.33,% Core_Clocks,,,0.00,5.19,
45.519246163,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.519246163,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C5,Frontend_Bound,23.10,% Slots,,,0.00,5.19,
45.519246163,S0-C5,Bad_Speculation,11.57,% Slots,,,0.00,5.19,
45.519246163,S0-C5,Backend_Bound,36.43,% Slots,,,0.00,5.19,
45.519246163,S0-C5,Frontend_Bound.Frontend_Bandwidth,35.42,% Slots,,,0.00,5.19,
45.519246163,S0-C5,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.519246163,S0-C5,Backend_Bound.Memory_Bound,28.31,% Slots,,,0.00,5.19,
45.519246163,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.43,% Core_Clocks,,,0.00,5.19,
45.519246163,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.75,% Core_Clocks,,,0.00,5.2,
45.519246163,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
45.519246163,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C6,Frontend_Bound,26.17,% Slots,,,0.00,5.19,
45.519246163,S0-C6,Bad_Speculation,16.48,% Slots,,,0.00,5.18,
45.519246163,S0-C6,Backend_Bound,30.72,% Slots,,,0.00,5.18,
45.519246163,S0-C6,Frontend_Bound.Frontend_Latency,15.50,% Slots,,rs_events.empty_end,0.00,5.19,
45.519246163,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.14,% Slots,,,0.00,5.19,
45.519246163,S0-C6,Bad_Speculation.Branch_Mispredicts,16.31,% Slots,,br_misp_retired.all_branches,0.00,5.18,
45.519246163,S0-C6,Backend_Bound.Memory_Bound,19.15,% Slots,,,0.00,5.18,
45.519246163,S0-C6,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.18,
45.519246163,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.19,
45.519246163,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.519246163,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.95,% Core_Clocks,,,0.00,5.19,
45.519246163,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.61,% Core_Clocks,,,0.00,5.19,
45.519246163,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
45.519246163,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.33,% Clocks,,,0.00,5.34,
45.519246163,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C7,Frontend_Bound,33.47,% Slots,,,0.00,5.19,
45.519246163,S0-C7,Backend_Bound,26.77,% Slots,,,0.00,5.19,
45.519246163,S0-C7,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.18,
45.519246163,S0-C7,Backend_Bound.Memory_Bound,17.25,% Slots,,,0.00,5.18,
45.519246163,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.78,% Clocks,,,0.00,5.19,
45.519246163,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
45.519246163,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
45.519246163,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C0,Backend_Bound,34.15,% Slots,,,0.00,5.19,
45.519246163,S1-C0,Backend_Bound.Memory_Bound,20.12,% Slots,,,0.00,5.19,
45.519246163,S1-C0,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.19,
45.519246163,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
45.519246163,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C1,Backend_Bound,40.14,% Slots,,,0.00,5.18,
45.519246163,S1-C1,Backend_Bound.Memory_Bound,12.51,% Slots,,,0.00,5.18,
45.519246163,S1-C1,Backend_Bound.Core_Bound,27.63,% Slots,,,0.00,5.18,<==
45.519246163,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
45.519246163,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.519246163,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
45.519246163,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C2,Backend_Bound,32.60,% Slots,,,0.00,5.19,<==
45.519246163,S1-C2,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.19,
45.519246163,S1-C2,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.19,
45.519246163,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
45.519246163,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C3,Backend_Bound,36.91,% Slots,,,0.00,5.19,
45.519246163,S1-C3,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.19,
45.519246163,S1-C3,Backend_Bound.Core_Bound,24.49,% Slots,,,0.00,5.19,<==
45.519246163,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
45.519246163,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C4,Backend_Bound,38.76,% Slots,,,0.00,5.19,
45.519246163,S1-C4,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.19,
45.519246163,S1-C4,Backend_Bound.Core_Bound,24.51,% Slots,,,0.00,5.19,
45.519246163,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
45.519246163,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.59,% Clocks,,,0.00,5.31,<==
45.519246163,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C5,Frontend_Bound,21.25,% Slots,,,0.00,5.19,
45.519246163,S1-C5,Bad_Speculation,19.30,% Slots,,,0.00,5.19,
45.519246163,S1-C5,Backend_Bound,27.67,% Slots,,,0.00,5.19,
45.519246163,S1-C5,Retiring,28.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
45.519246163,S1-C5,Frontend_Bound.Frontend_Latency,23.81,% Slots,,rs_events.empty_end,0.00,5.18,
45.519246163,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.80,% Slots,,,0.00,5.19,
45.519246163,S1-C5,Bad_Speculation.Branch_Mispredicts,19.11,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.519246163,S1-C5,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.29,<==
45.519246163,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
45.519246163,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.19,
45.519246163,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.96,% Core_Clocks,,,0.00,5.19,
45.519246163,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.88,% Core_Clocks,,,0.00,5.19,
45.519246163,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C6,Frontend_Bound,23.68,% Slots,,,0.00,5.18,
45.519246163,S1-C6,Backend_Bound,36.82,% Slots,,,0.00,5.18,
45.519246163,S1-C6,Retiring,33.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
45.519246163,S1-C6,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.18,
45.519246163,S1-C6,Backend_Bound.Core_Bound,25.51,% Slots,,,0.00,5.18,<==
45.519246163,S1-C6,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.3,
45.519246163,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.43,% Clocks,,idq.ms_switches,0.00,5.19,
45.519246163,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
45.519246163,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C7,Backend_Bound,40.31,% Slots,,,0.00,5.19,
45.519246163,S1-C7,Backend_Bound.Memory_Bound,16.28,% Slots,,,0.00,5.19,
45.519246163,S1-C7,Backend_Bound.Core_Bound,24.03,% Slots,,,0.00,5.19,
45.519246163,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
45.519246163,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.58,% Clocks,,,0.00,5.47,<==
45.519246163,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
45.519246163,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
45.519246163,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
46.914198636,S0-C0,Frontend_Bound,28.86,% Slots,,,0.00,5.16,
46.914198636,S0-C0,Bad_Speculation,18.27,% Slots,,,0.00,5.16,
46.914198636,S0-C0,Backend_Bound,23.40,% Slots,,,0.00,5.16,
46.914198636,S0-C0,Frontend_Bound.Frontend_Latency,21.07,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S0-C0,Bad_Speculation.Branch_Mispredicts,18.13,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S0-C0,Backend_Bound.Memory_Bound,11.71,% Slots,,,0.00,5.16,
46.914198636,S0-C0,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.16,
46.914198636,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.44,
46.914198636,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.914198636,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
46.914198636,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C1,Frontend_Bound,34.51,% Slots,,,0.00,5.16,
46.914198636,S0-C1,Bad_Speculation,13.67,% Slots,,,0.00,5.16,
46.914198636,S0-C1,Backend_Bound,14.35,% Slots,,,0.00,5.16,
46.914198636,S0-C1,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.16,<==
46.914198636,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.06,% Slots,,,0.00,5.16,
46.914198636,S0-C1,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.44,
46.914198636,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
46.914198636,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.18,% Core_Clocks,,,0.00,5.17,
46.914198636,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C2,Frontend_Bound,36.55,% Slots,,,0.00,5.16,
46.914198636,S0-C2,Bad_Speculation,17.29,% Slots,,,0.00,5.16,
46.914198636,S0-C2,Backend_Bound,17.71,% Slots,,,0.00,5.16,
46.914198636,S0-C2,Frontend_Bound.Frontend_Latency,26.47,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S0-C2,Bad_Speculation.Branch_Mispredicts,17.11,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S0-C2,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.16,
46.914198636,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.45,
46.914198636,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
46.914198636,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
46.914198636,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
46.914198636,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C3,Frontend_Bound,32.03,% Slots,,,0.00,5.16,
46.914198636,S0-C3,Bad_Speculation,18.89,% Slots,,,0.00,5.16,
46.914198636,S0-C3,Backend_Bound,18.89,% Slots,,,0.00,5.16,
46.914198636,S0-C3,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S0-C3,Bad_Speculation.Branch_Mispredicts,18.68,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S0-C3,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.16,
46.914198636,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.44,
46.914198636,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.914198636,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
46.914198636,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
46.914198636,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C4,Frontend_Bound,37.34,% Slots,,,0.00,5.16,
46.914198636,S0-C4,Bad_Speculation,16.20,% Slots,,,0.00,5.16,
46.914198636,S0-C4,Backend_Bound,16.25,% Slots,,,0.00,5.16,
46.914198636,S0-C4,Frontend_Bound.Frontend_Latency,24.33,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.09,% Slots,,,0.00,5.16,
46.914198636,S0-C4,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S0-C4,Backend_Bound.Memory_Bound,14.43,% Slots,,,0.00,5.16,
46.914198636,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.44,
46.914198636,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.914198636,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.33,% Core_Clocks,,,0.00,5.16,
46.914198636,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
46.914198636,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
46.914198636,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C5,Frontend_Bound,37.19,% Slots,,,0.00,5.16,
46.914198636,S0-C5,Bad_Speculation,13.64,% Slots,,,0.00,5.16,
46.914198636,S0-C5,Backend_Bound,18.13,% Slots,,,0.00,5.16,
46.914198636,S0-C5,Frontend_Bound.Frontend_Latency,26.22,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S0-C5,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S0-C5,Backend_Bound.Memory_Bound,13.70,% Slots,,,0.00,5.16,
46.914198636,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.44,
46.914198636,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
46.914198636,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
46.914198636,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
46.914198636,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
46.914198636,S0-C6,Frontend_Bound,32.73,% Slots,,,0.00,5.16,
46.914198636,S0-C6,Bad_Speculation,21.33,% Slots,,,0.00,5.16,
46.914198636,S0-C6,Backend_Bound,14.79,% Slots,,,0.00,5.16,
46.914198636,S0-C6,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S0-C6,Bad_Speculation.Branch_Mispredicts,21.15,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S0-C6,Backend_Bound.Memory_Bound,14.81,% Slots,,,0.00,5.16,
46.914198636,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.44,
46.914198636,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
46.914198636,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
46.914198636,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
46.914198636,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C7,Frontend_Bound,29.50,% Slots,,,0.00,5.15,
46.914198636,S0-C7,Bad_Speculation,19.95,% Slots,,,0.00,5.15,
46.914198636,S0-C7,Backend_Bound,17.47,% Slots,,,0.00,5.15,
46.914198636,S0-C7,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.15,
46.914198636,S0-C7,Bad_Speculation.Branch_Mispredicts,19.73,% Slots,,br_misp_retired.all_branches,0.00,5.15,
46.914198636,S0-C7,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.15,
46.914198636,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.45,
46.914198636,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
46.914198636,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
46.914198636,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
46.914198636,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C0,Frontend_Bound,33.98,% Slots,,,0.00,5.15,
46.914198636,S1-C0,Bad_Speculation,12.09,% Slots,,,0.00,5.15,
46.914198636,S1-C0,Backend_Bound,23.54,% Slots,,,0.00,5.15,
46.914198636,S1-C0,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,0.00,5.15,
46.914198636,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.15,
46.914198636,S1-C0,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.15,
46.914198636,S1-C0,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.15,
46.914198636,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.98,% Clocks,,,0.00,5.45,
46.914198636,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
46.914198636,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.02,% Core_Clocks,,,0.00,5.16,
46.914198636,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
46.914198636,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
46.914198636,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C1,Frontend_Bound,32.90,% Slots,,,0.00,5.16,
46.914198636,S1-C1,Bad_Speculation,16.48,% Slots,,,0.00,5.16,
46.914198636,S1-C1,Backend_Bound,23.36,% Slots,,,0.00,5.16,
46.914198636,S1-C1,Frontend_Bound.Frontend_Latency,25.34,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.16,
46.914198636,S1-C1,Bad_Speculation.Branch_Mispredicts,16.32,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S1-C1,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.16,
46.914198636,S1-C1,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.16,
46.914198636,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.45,
46.914198636,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
46.914198636,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.62,% Core_Clocks,,,0.00,5.16,
46.914198636,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.54,% Core_Clocks,,,0.00,5.16,
46.914198636,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
46.914198636,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
46.914198636,S1-C2,Frontend_Bound,29.96,% Slots,,,0.00,5.16,
46.914198636,S1-C2,Bad_Speculation,13.94,% Slots,,,0.00,5.16,
46.914198636,S1-C2,Backend_Bound,27.43,% Slots,,,0.00,5.16,
46.914198636,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.20,% Slots,,,0.00,5.16,
46.914198636,S1-C2,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S1-C2,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.16,
46.914198636,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.82,% Core_Clocks,,,0.00,5.17,<==
46.914198636,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C3,Frontend_Bound,35.03,% Slots,,,0.00,5.15,
46.914198636,S1-C3,Bad_Speculation,16.61,% Slots,,,0.00,5.15,
46.914198636,S1-C3,Backend_Bound,20.57,% Slots,,,0.00,5.15,
46.914198636,S1-C3,Frontend_Bound.Frontend_Latency,23.60,% Slots,,rs_events.empty_end,0.00,5.15,
46.914198636,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.13,% Slots,,,0.00,5.15,
46.914198636,S1-C3,Bad_Speculation.Branch_Mispredicts,16.41,% Slots,,br_misp_retired.all_branches,0.00,5.15,
46.914198636,S1-C3,Backend_Bound.Memory_Bound,64.79,% Slots,,,0.00,5.15,
46.914198636,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.45,
46.914198636,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
46.914198636,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
46.914198636,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
46.914198636,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C4,Frontend_Bound,37.79,% Slots,,,0.00,5.16,
46.914198636,S1-C4,Bad_Speculation,16.13,% Slots,,,0.00,5.16,
46.914198636,S1-C4,Backend_Bound,19.32,% Slots,,,0.00,5.16,
46.914198636,S1-C4,Frontend_Bound.Frontend_Latency,23.42,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S1-C4,Bad_Speculation.Branch_Mispredicts,15.89,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S1-C4,Backend_Bound.Memory_Bound,14.82,% Slots,,,0.00,5.16,
46.914198636,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.45,
46.914198636,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
46.914198636,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
46.914198636,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C5,Frontend_Bound,36.85,% Slots,,,0.00,5.16,
46.914198636,S1-C5,Bad_Speculation,13.23,% Slots,,,0.00,5.16,
46.914198636,S1-C5,Backend_Bound,19.38,% Slots,,,0.00,5.16,
46.914198636,S1-C5,Frontend_Bound.Frontend_Latency,25.94,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.16,
46.914198636,S1-C5,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S1-C5,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.16,
46.914198636,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.44,
46.914198636,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
46.914198636,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.06,% Core_Clocks,,,0.00,5.16,
46.914198636,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.14,% Core_Clocks,,,0.00,5.16,
46.914198636,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
46.914198636,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
46.914198636,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C6,Frontend_Bound,21.61,% Slots,,,0.00,5.16,
46.914198636,S1-C6,Bad_Speculation,14.48,% Slots,,,0.00,5.16,
46.914198636,S1-C6,Backend_Bound,36.54,% Slots,,,0.00,5.16,
46.914198636,S1-C6,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.16,
46.914198636,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,5.16,
46.914198636,S1-C6,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.16,
46.914198636,S1-C6,Backend_Bound.Memory_Bound,38.93,% Slots,,,0.00,5.16,
46.914198636,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.32,% Clocks,,,0.00,5.44,
46.914198636,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
46.914198636,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.64,% Core_Clocks,,,0.00,5.16,
46.914198636,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,<==
46.914198636,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C7,Backend_Bound,32.46,% Slots,,,0.00,5.16,<==
46.914198636,S1-C7,Backend_Bound.Memory_Bound,17.94,% Slots,,,0.00,5.16,
46.914198636,S1-C7,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.16,
46.914198636,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
46.914198636,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
46.914198636,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
46.914198636,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
46.914198636,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
46.914198636,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
46.914198636,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
48.431581744,S0-C0,Frontend_Bound,32.89,% Slots,,,0.00,5.27,
48.431581744,S0-C0,Bad_Speculation,11.68,% Slots,,,0.00,5.27,
48.431581744,S0-C0,Backend_Bound,20.42,% Slots,,,0.00,5.27,
48.431581744,S0-C0,Frontend_Bound.Frontend_Latency,20.93,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S0-C0,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S0-C0,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.27,
48.431581744,S0-C0,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.27,
48.431581744,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.28,
48.431581744,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.431581744,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
48.431581744,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C1,Frontend_Bound,28.33,% Slots,,,0.00,5.27,
48.431581744,S0-C1,Bad_Speculation,15.00,% Slots,,,0.00,5.27,
48.431581744,S0-C1,Backend_Bound,24.68,% Slots,,,0.00,5.27,
48.431581744,S0-C1,Frontend_Bound.Frontend_Latency,23.29,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S0-C1,Bad_Speculation.Branch_Mispredicts,14.84,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S0-C1,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.27,
48.431581744,S0-C1,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.27,
48.431581744,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.27,
48.431581744,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.431581744,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
48.431581744,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.48,% Clocks,,,0.00,5.27,
48.431581744,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C2,Frontend_Bound,26.00,% Slots,,,0.00,5.27,
48.431581744,S0-C2,Backend_Bound,28.61,% Slots,,,0.00,5.27,
48.431581744,S0-C2,Retiring,38.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.431581744,S0-C2,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.27,
48.431581744,S0-C2,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.27,
48.431581744,S0-C2,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.27,
48.431581744,S0-C2,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,0.00,5.27,<==
48.431581744,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.26,% Clocks,,idq.ms_switches,0.00,5.27,
48.431581744,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
48.431581744,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C3,Frontend_Bound,24.59,% Slots,,,0.00,5.27,
48.431581744,S0-C3,Bad_Speculation,18.76,% Slots,,,0.00,5.27,
48.431581744,S0-C3,Backend_Bound,21.56,% Slots,,,0.00,5.27,
48.431581744,S0-C3,Frontend_Bound.Frontend_Latency,15.06,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S0-C3,Bad_Speculation.Branch_Mispredicts,18.59,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S0-C3,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.27,
48.431581744,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.431581744,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
48.431581744,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C4,Frontend_Bound,26.94,% Slots,,,0.00,5.27,
48.431581744,S0-C4,Bad_Speculation,15.33,% Slots,,,0.00,5.27,
48.431581744,S0-C4,Backend_Bound,23.30,% Slots,,,0.00,5.27,
48.431581744,S0-C4,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S0-C4,Bad_Speculation.Branch_Mispredicts,15.14,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S0-C4,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.27,
48.431581744,S0-C4,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.27,
48.431581744,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.28,
48.431581744,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.431581744,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
48.431581744,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C5,Frontend_Bound,21.68,% Slots,,,0.00,5.28,
48.431581744,S0-C5,Bad_Speculation,16.32,% Slots,,,0.00,5.28,
48.431581744,S0-C5,Backend_Bound,29.80,% Slots,,,0.00,5.28,<==
48.431581744,S0-C5,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.431581744,S0-C5,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.26,
48.431581744,S0-C5,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.26,
48.431581744,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
48.431581744,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C6,Frontend_Bound,29.73,% Slots,,,0.00,5.27,
48.431581744,S0-C6,Bad_Speculation,14.18,% Slots,,,0.00,5.27,
48.431581744,S0-C6,Backend_Bound,26.54,% Slots,,,0.00,5.27,
48.431581744,S0-C6,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S0-C6,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S0-C6,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.27,
48.431581744,S0-C6,Backend_Bound.Core_Bound,13.95,% Slots,,,0.00,5.27,
48.431581744,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.431581744,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C7,Frontend_Bound,32.62,% Slots,,,0.00,5.27,
48.431581744,S0-C7,Bad_Speculation,12.95,% Slots,,,0.00,5.27,
48.431581744,S0-C7,Backend_Bound,25.09,% Slots,,,0.00,5.27,
48.431581744,S0-C7,Frontend_Bound.Frontend_Latency,21.52,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S0-C7,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S0-C7,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.27,
48.431581744,S0-C7,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.27,
48.431581744,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.27,
48.431581744,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.431581744,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
48.431581744,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C0,Frontend_Bound,33.62,% Slots,,,0.00,5.27,
48.431581744,S1-C0,Bad_Speculation,13.08,% Slots,,,0.00,5.27,
48.431581744,S1-C0,Backend_Bound,24.74,% Slots,,,0.00,5.27,
48.431581744,S1-C0,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.82,% Slots,,,0.00,5.27,
48.431581744,S1-C0,Bad_Speculation.Branch_Mispredicts,12.92,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C0,Backend_Bound.Memory_Bound,16.30,% Slots,,,0.00,5.27,
48.431581744,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.28,
48.431581744,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.431581744,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.42,% Core_Clocks,,,0.00,5.28,
48.431581744,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
48.431581744,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C1,Frontend_Bound,31.23,% Slots,,,0.00,5.27,
48.431581744,S1-C1,Bad_Speculation,13.21,% Slots,,,0.00,5.27,
48.431581744,S1-C1,Backend_Bound,20.17,% Slots,,,0.00,5.27,
48.431581744,S1-C1,Frontend_Bound.Frontend_Latency,21.82,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S1-C1,Bad_Speculation.Branch_Mispredicts,13.07,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C1,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.27,
48.431581744,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.28,
48.431581744,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.431581744,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
48.431581744,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C2,Frontend_Bound,31.92,% Slots,,,0.00,5.27,
48.431581744,S1-C2,Bad_Speculation,13.21,% Slots,,,0.00,5.27,
48.431581744,S1-C2,Backend_Bound,20.20,% Slots,,,0.00,5.27,
48.431581744,S1-C2,Frontend_Bound.Frontend_Latency,23.31,% Slots,,rs_events.empty_end,0.00,5.26,
48.431581744,S1-C2,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C2,Backend_Bound.Memory_Bound,11.49,% Slots,,,0.00,5.26,
48.431581744,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.27,
48.431581744,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.431581744,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
48.431581744,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C3,Frontend_Bound,29.03,% Slots,,,0.00,5.27,
48.431581744,S1-C3,Bad_Speculation,14.63,% Slots,,,0.00,5.27,
48.431581744,S1-C3,Backend_Bound,23.93,% Slots,,,0.00,5.27,
48.431581744,S1-C3,Frontend_Bound.Frontend_Latency,24.66,% Slots,,rs_events.empty_end,0.00,5.26,
48.431581744,S1-C3,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C3,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.26,
48.431581744,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.27,
48.431581744,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.431581744,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
48.431581744,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
48.431581744,S1-C4,Frontend_Bound,28.83,% Slots,,,0.00,5.27,
48.431581744,S1-C4,Bad_Speculation,14.57,% Slots,,,0.00,5.27,
48.431581744,S1-C4,Backend_Bound,22.69,% Slots,,,0.00,5.27,
48.431581744,S1-C4,Retiring,33.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.431581744,S1-C4,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S1-C4,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C4,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.27,
48.431581744,S1-C4,Retiring.Microcode_Sequencer,1.73,% Slots,,idq.ms_uops,0.00,5.27,<==
48.431581744,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.28,
48.431581744,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.28,
48.431581744,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
48.431581744,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C5,Frontend_Bound,25.87,% Slots,,,0.00,5.27,
48.431581744,S1-C5,Bad_Speculation,12.41,% Slots,,,0.00,5.27,
48.431581744,S1-C5,Backend_Bound,30.87,% Slots,,,0.00,5.27,<==
48.431581744,S1-C5,Retiring,30.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.431581744,S1-C5,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.26,
48.431581744,S1-C5,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C5,Backend_Bound.Memory_Bound,16.96,% Slots,,,0.00,5.26,
48.431581744,S1-C5,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.26,
48.431581744,S1-C5,Retiring.Microcode_Sequencer,2.65,% Slots,,idq.ms_uops,0.00,5.27,
48.431581744,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.27,
48.431581744,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.27,
48.431581744,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
48.431581744,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C6,Frontend_Bound,28.47,% Slots,,,0.00,5.26,
48.431581744,S1-C6,Bad_Speculation,16.39,% Slots,,,0.00,5.26,
48.431581744,S1-C6,Backend_Bound,22.93,% Slots,,,0.00,5.26,
48.431581744,S1-C6,Retiring,30.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.431581744,S1-C6,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.26,
48.431581744,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.26,
48.431581744,S1-C6,Bad_Speculation.Branch_Mispredicts,16.23,% Slots,,br_misp_retired.all_branches,0.00,5.26,
48.431581744,S1-C6,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.26,
48.431581744,S1-C6,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.26,
48.431581744,S1-C6,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.27,<==
48.431581744,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.28,
48.431581744,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.28,
48.431581744,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.52,% Core_Clocks,,,0.00,5.27,
48.431581744,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.62,% Core_Clocks,,,0.00,5.27,
48.431581744,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
48.431581744,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C7,Frontend_Bound,35.28,% Slots,,,0.00,5.27,
48.431581744,S1-C7,Bad_Speculation,13.82,% Slots,,,0.00,5.27,
48.431581744,S1-C7,Backend_Bound,19.09,% Slots,,,0.00,5.27,
48.431581744,S1-C7,Retiring,32.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.431581744,S1-C7,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.27,
48.431581744,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.27,
48.431581744,S1-C7,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.431581744,S1-C7,Backend_Bound.Memory_Bound,11.86,% Slots,,,0.00,5.27,
48.431581744,S1-C7,Retiring.Microcode_Sequencer,1.52,% Slots,,idq.ms_uops,0.00,5.27,
48.431581744,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.27,
48.431581744,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.431581744,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.27,
48.431581744,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.04,% Core_Clocks,,,0.00,5.27,
48.431581744,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
48.431581744,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
48.431581744,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
48.431581744,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
48.431581744,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
50.014373461,S0-C0,Frontend_Bound,30.56,% Slots,,,0.00,5.31,<==
50.014373461,S0-C0,Bad_Speculation,12.17,% Slots,,,0.00,5.31,
50.014373461,S0-C0,Backend_Bound,23.04,% Slots,,,0.00,5.31,
50.014373461,S0-C0,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.31,
50.014373461,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.3,
50.014373461,S0-C0,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S0-C0,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.05,
50.014373461,S0-C0,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.05,
50.014373461,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
50.014373461,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
50.014373461,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
50.014373461,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
50.014373461,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.74,% Clocks,,,0.00,5.31,
50.014373461,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C1,Frontend_Bound,26.39,% Slots,,,0.00,5.31,
50.014373461,S0-C1,Bad_Speculation,14.36,% Slots,,,0.00,5.31,
50.014373461,S0-C1,Backend_Bound,25.16,% Slots,,,0.00,5.31,
50.014373461,S0-C1,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.31,<==
50.014373461,S0-C1,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.31,
50.014373461,S0-C1,Backend_Bound.Memory_Bound,34.32,% Slots,,,0.00,5.05,
50.014373461,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.3,
50.014373461,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
50.014373461,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C2,Frontend_Bound,26.32,% Slots,,,0.00,5.3,
50.014373461,S0-C2,Bad_Speculation,11.89,% Slots,,,0.00,5.3,
50.014373461,S0-C2,Backend_Bound,30.39,% Slots,,,0.00,5.3,
50.014373461,S0-C2,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.3,
50.014373461,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.3,
50.014373461,S0-C2,Bad_Speculation.Branch_Mispredicts,11.72,% Slots,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S0-C2,Backend_Bound.Memory_Bound,33.11,% Slots,,,0.00,5.05,<==
50.014373461,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.3,
50.014373461,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
50.014373461,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.28,% Core_Clocks,,,0.00,5.31,
50.014373461,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
50.014373461,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
50.014373461,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C3,Frontend_Bound,22.18,% Slots,,,0.00,5.31,
50.014373461,S0-C3,Backend_Bound,43.91,% Slots,,,0.00,5.31,
50.014373461,S0-C3,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
50.014373461,S0-C3,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,0.00,5.31,
50.014373461,S0-C3,Backend_Bound.Memory_Bound,39.33,% Slots,,,0.00,5.06,
50.014373461,S0-C3,Retiring.Microcode_Sequencer,4.06,% Slots,,idq.ms_uops,0.00,5.3,
50.014373461,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.3,
50.014373461,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.3,
50.014373461,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
50.014373461,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.09,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.32,
50.014373461,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
50.014373461,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,25.76,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.08,<==
50.014373461,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
50.014373461,S0-C4,Bad_Speculation,12.66,% Slots,,,0.00,5.31,
50.014373461,S0-C4,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S0-C4,Backend_Bound,36.18,% Slots,,,0.00,5.31,
50.014373461,S0-C4,Backend_Bound.Memory_Bound,24.79,% Slots,,,0.00,5.05,<==
50.014373461,S0-C4,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.05,
50.014373461,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
50.014373461,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
50.014373461,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
50.014373461,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.44,% Clocks,,,0.00,5.31,
50.014373461,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C5,Frontend_Bound,25.95,% Slots,,,0.00,5.31,
50.014373461,S0-C5,Bad_Speculation,15.07,% Slots,,,0.00,5.31,
50.014373461,S0-C5,Backend_Bound,25.66,% Slots,,,0.00,5.31,
50.014373461,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.3,<==
50.014373461,S0-C5,Bad_Speculation.Branch_Mispredicts,14.94,% Slots,,br_misp_retired.all_branches,0.00,5.31,
50.014373461,S0-C5,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.05,
50.014373461,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.95,% Core_Clocks,,,0.00,5.31,
50.014373461,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.43,% Core_Clocks,,,0.00,5.3,
50.014373461,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
50.014373461,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C6,Backend_Bound,35.17,% Slots,,,0.00,5.31,<==
50.014373461,S0-C6,Backend_Bound.Memory_Bound,19.43,% Slots,,,0.00,5.06,
50.014373461,S0-C6,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.06,
50.014373461,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
50.014373461,S0-C6-T0,Backend_Bound.Core_Bound.Divider,21.14,% Clocks,,arith.fpu_div_active,0.00,5.31,
50.014373461,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
50.014373461,S0-C7,Frontend_Bound,30.40,% Slots,,,0.00,5.31,
50.014373461,S0-C7,Bad_Speculation,14.82,% Slots,,,0.00,5.31,
50.014373461,S0-C7,Backend_Bound,22.39,% Slots,,,0.00,5.31,
50.014373461,S0-C7,Frontend_Bound.Frontend_Latency,23.34,% Slots,,rs_events.empty_end,0.00,5.31,
50.014373461,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.31,
50.014373461,S0-C7,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.31,
50.014373461,S0-C7,Backend_Bound.Memory_Bound,34.17,% Slots,,,0.00,5.05,
50.014373461,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,0.00,5.29,
50.014373461,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
50.014373461,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.84,% Core_Clocks,,,0.00,5.31,
50.014373461,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
50.014373461,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
50.014373461,S1-C0,Backend_Bound,37.80,% Slots,,,0.00,5.31,
50.014373461,S1-C0,Backend_Bound.Memory_Bound,22.93,% Slots,,,0.00,5.05,
50.014373461,S1-C0,Backend_Bound.Core_Bound,14.87,% Slots,,,0.00,5.05,
50.014373461,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
50.014373461,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.07,% Clocks,,,0.00,5.31,
50.014373461,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
50.014373461,S1-C1,Frontend_Bound,24.60,% Slots,,,0.00,5.31,
50.014373461,S1-C1,Backend_Bound,28.61,% Slots,,,0.00,5.31,
50.014373461,S1-C1,Backend_Bound.Memory_Bound,26.45,% Slots,,,0.00,5.06,
50.014373461,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
50.014373461,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C2,Frontend_Bound,21.47,% Slots,,,0.00,5.31,
50.014373461,S1-C2,Bad_Speculation,10.56,% Slots,,,0.00,5.31,
50.014373461,S1-C2,Backend_Bound,38.31,% Slots,,,0.00,5.31,
50.014373461,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.21,% Slots,,,0.00,5.31,
50.014373461,S1-C2,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S1-C2,Backend_Bound.Memory_Bound,25.25,% Slots,,,0.00,5.06,
50.014373461,S1-C2,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.06,
50.014373461,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.00,% Core_Clocks,,,0.00,5.31,
50.014373461,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
50.014373461,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C3,Frontend_Bound,26.71,% Slots,,,0.00,5.31,
50.014373461,S1-C3,Bad_Speculation,13.20,% Slots,,,0.00,5.31,
50.014373461,S1-C3,Backend_Bound,26.46,% Slots,,,0.00,5.31,
50.014373461,S1-C3,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.3,
50.014373461,S1-C3,Bad_Speculation.Branch_Mispredicts,13.07,% Slots,,br_misp_retired.all_branches,0.00,5.31,
50.014373461,S1-C3,Backend_Bound.Memory_Bound,31.40,% Slots,,,0.00,5.06,
50.014373461,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
50.014373461,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
50.014373461,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C4,Frontend_Bound,25.97,% Slots,,,0.00,5.31,
50.014373461,S1-C4,Bad_Speculation,11.43,% Slots,,,0.00,5.31,
50.014373461,S1-C4,Backend_Bound,31.32,% Slots,,,0.00,5.31,
50.014373461,S1-C4,Frontend_Bound.Frontend_Latency,25.68,% Slots,,rs_events.empty_end,0.00,5.31,
50.014373461,S1-C4,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S1-C4,Backend_Bound.Memory_Bound,31.37,% Slots,,,0.00,5.06,
50.014373461,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
50.014373461,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
50.014373461,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.014373461,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C5,Frontend_Bound,20.12,% Slots,,,0.00,5.31,
50.014373461,S1-C5,Backend_Bound,37.41,% Slots,,,0.00,5.31,
50.014373461,S1-C5,Backend_Bound.Memory_Bound,27.37,% Slots,,,0.00,5.06,<==
50.014373461,S1-C5,Backend_Bound.Core_Bound,10.04,% Slots,,,0.00,5.06,
50.014373461,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.46,% Clocks,,,0.00,5.31,
50.014373461,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C6,Frontend_Bound,23.46,% Slots,,,0.00,5.31,
50.014373461,S1-C6,Backend_Bound,31.83,% Slots,,,0.00,5.31,
50.014373461,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.72,% Slots,,,0.00,5.31,
50.014373461,S1-C6,Backend_Bound.Memory_Bound,20.84,% Slots,,,0.00,5.05,<==
50.014373461,S1-C6,Backend_Bound.Core_Bound,10.99,% Slots,,,0.00,5.05,
50.014373461,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.24,% Core_Clocks,,,0.00,5.31,
50.014373461,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
50.014373461,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
50.014373461,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
50.014373461,S1-C7,Frontend_Bound,25.14,% Slots,,,0.00,5.31,
50.014373461,S1-C7,Bad_Speculation,10.24,% Slots,,,0.00,5.31,
50.014373461,S1-C7,Backend_Bound,35.71,% Slots,,,0.00,5.31,
50.014373461,S1-C7,Frontend_Bound.Frontend_Latency,16.38,% Slots,,rs_events.empty_end,0.00,5.31,
50.014373461,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.31,
50.014373461,S1-C7,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S1-C7,Backend_Bound.Memory_Bound,26.91,% Slots,,,0.00,5.06,
50.014373461,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
50.014373461,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
50.014373461,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
50.014373461,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
50.014373461,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
50.014373461,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
50.014373461,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
50.014373461,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
50.014373461,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
50.014373461,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
50.014373461,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
50.014373461,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C0,Frontend_Bound,21.60,% Slots,,,0.00,5.33,
51.517711293,S0-C0,Backend_Bound,35.12,% Slots,,,0.00,5.33,<==
51.517711293,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.32,
51.517711293,S0-C0,Backend_Bound.Memory_Bound,19.91,% Slots,,,0.00,5.32,
51.517711293,S0-C0,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.32,
51.517711293,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.17,% Core_Clocks,,,0.00,5.33,
51.517711293,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.52,% Core_Clocks,,,0.00,5.33,
51.517711293,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.517711293,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.84,% Clocks,,,0.00,5.14,
51.517711293,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C1,Frontend_Bound,29.14,% Slots,,,0.00,5.33,<==
51.517711293,S0-C1,Backend_Bound,23.52,% Slots,,,0.00,5.33,
51.517711293,S0-C1,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,0.00,5.33,
51.517711293,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.33,
51.517711293,S0-C1,Backend_Bound.Memory_Bound,16.72,% Slots,,,0.00,5.33,
51.517711293,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.06,
51.517711293,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
51.517711293,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.32,% Core_Clocks,,,0.00,5.33,
51.517711293,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.35,% Core_Clocks,,,0.00,5.33,
51.517711293,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
51.517711293,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C2,Backend_Bound,42.84,% Slots,,,0.00,5.32,<==
51.517711293,S0-C2,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.32,
51.517711293,S0-C2,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.32,
51.517711293,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
51.517711293,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C3,Backend_Bound,59.56,% Slots,,,0.00,5.32,
51.517711293,S0-C3,Retiring,22.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
51.517711293,S0-C3,Backend_Bound.Memory_Bound,46.97,% Slots,,,0.00,5.32,
51.517711293,S0-C3,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.32,
51.517711293,S0-C3,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.06,
51.517711293,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.34,% Clocks,,idq.ms_switches,0.00,5.06,
51.517711293,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
51.517711293,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.04,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.41,
51.517711293,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
51.517711293,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
51.517711293,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,28.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
51.517711293,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C4,Backend_Bound,30.36,% Slots,,,0.00,5.33,
51.517711293,S0-C4,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.33,
51.517711293,S0-C4,Backend_Bound.Core_Bound,18.12,% Slots,,,0.00,5.33,
51.517711293,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
51.517711293,S0-C4-T0,Backend_Bound.Core_Bound.Divider,22.00,% Clocks,,arith.fpu_div_active,0.00,5.33,<==
51.517711293,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C5,Backend_Bound,52.45,% Slots,,,0.00,5.33,
51.517711293,S0-C5,Backend_Bound.Memory_Bound,35.41,% Slots,,,0.00,5.33,<==
51.517711293,S0-C5,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.33,
51.517711293,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.517711293,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
51.517711293,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C6,Backend_Bound,44.40,% Slots,,,0.00,5.33,<==
51.517711293,S0-C6,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.32,
51.517711293,S0-C6,Backend_Bound.Core_Bound,20.26,% Slots,,,0.00,5.32,
51.517711293,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.517711293,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
51.517711293,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C7,Frontend_Bound,25.70,% Slots,,,0.00,5.33,
51.517711293,S0-C7,Backend_Bound,36.97,% Slots,,,0.00,5.33,<==
51.517711293,S0-C7,Retiring,28.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
51.517711293,S0-C7,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,0.00,5.33,
51.517711293,S0-C7,Backend_Bound.Memory_Bound,19.76,% Slots,,,0.00,5.33,
51.517711293,S0-C7,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.33,
51.517711293,S0-C7,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.06,
51.517711293,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.06,
51.517711293,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
51.517711293,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.58,% Clocks,,idq.ms_switches,0.00,5.06,
51.517711293,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
51.517711293,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C0,Backend_Bound,52.49,% Slots,,,0.00,5.32,
51.517711293,S1-C0,Backend_Bound.Memory_Bound,31.14,% Slots,,,0.00,5.32,<==
51.517711293,S1-C0,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.32,
51.517711293,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.517711293,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
51.517711293,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.04,% Clocks,,,0.00,5.21,
51.517711293,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C1,Backend_Bound,45.45,% Slots,,,0.00,5.33,
51.517711293,S1-C1,Backend_Bound.Memory_Bound,29.44,% Slots,,,0.00,5.32,
51.517711293,S1-C1,Backend_Bound.Core_Bound,16.00,% Slots,,,0.00,5.32,
51.517711293,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.517711293,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
51.517711293,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.58,% Clocks,,,0.00,5.21,
51.517711293,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C2,Backend_Bound,32.43,% Slots,,,0.00,5.32,<==
51.517711293,S1-C2,Backend_Bound.Memory_Bound,15.03,% Slots,,,0.00,5.32,
51.517711293,S1-C2,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.32,
51.517711293,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
51.517711293,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.33,% Clocks,,,0.00,5.21,
51.517711293,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C3,Backend_Bound,41.21,% Slots,,,0.00,5.33,
51.517711293,S1-C3,Backend_Bound.Memory_Bound,17.14,% Slots,,,0.00,5.33,
51.517711293,S1-C3,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.33,
51.517711293,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,20.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.517711293,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.99,% Clocks,,,0.00,5.22,<==
51.517711293,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C4,Frontend_Bound,22.22,% Slots,,,0.00,5.32,
51.517711293,S1-C4,Backend_Bound,45.09,% Slots,,,0.00,5.32,
51.517711293,S1-C4,Retiring,32.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
51.517711293,S1-C4,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.32,
51.517711293,S1-C4,Backend_Bound.Core_Bound,103.03,% Slots,,,0.00,5.32,
51.517711293,S1-C4,Retiring.Microcode_Sequencer,1.96,% Slots,,idq.ms_uops,0.00,5.06,
51.517711293,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.07,
51.517711293,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.97,% Clocks,,,0.00,5.16,<==
51.517711293,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C5,Backend_Bound,40.74,% Slots,,,0.00,5.33,<==
51.517711293,S1-C5,Backend_Bound.Memory_Bound,21.22,% Slots,,,0.00,5.33,
51.517711293,S1-C5,Backend_Bound.Core_Bound,19.52,% Slots,,,0.00,5.33,
51.517711293,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.517711293,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
51.517711293,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.66,% Clocks,,,0.00,5.21,
51.517711293,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C6,Backend_Bound,31.75,% Slots,,,0.00,5.33,<==
51.517711293,S1-C6,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.33,
51.517711293,S1-C6,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.33,
51.517711293,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
51.517711293,S1-C6-T0,Backend_Bound.Core_Bound.Divider,30.32,% Clocks,,arith.fpu_div_active,0.00,5.33,
51.517711293,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C7,Backend_Bound,39.76,% Slots,,,0.00,5.33,
51.517711293,S1-C7,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.33,
51.517711293,S1-C7,Backend_Bound.Core_Bound,17.32,% Slots,,,0.00,5.33,
51.517711293,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
51.517711293,S1-C7-T0,Backend_Bound.Core_Bound.Divider,28.09,% Clocks,,arith.fpu_div_active,0.00,5.33,
51.517711293,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.99,% Clocks,,,0.00,5.16,
51.517711293,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
51.517711293,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
53.025714403,S0-C0,Backend_Bound,32.61,% Slots,,,0.00,5.31,<==
53.025714403,S0-C0,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.3,
53.025714403,S0-C0,Backend_Bound.Core_Bound,16.59,% Slots,,,0.00,5.3,
53.025714403,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
53.025714403,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
53.025714403,S0-C0-T0,Backend_Bound.Core_Bound.Divider,24.29,% Clocks,,arith.fpu_div_active,0.00,5.31,
53.025714403,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C1,Backend_Bound,36.52,% Slots,,,0.00,5.31,
53.025714403,S0-C1,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.3,
53.025714403,S0-C1,Backend_Bound.Core_Bound,13.45,% Slots,,,0.00,5.3,
53.025714403,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
53.025714403,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C2,Frontend_Bound,28.89,% Slots,,,0.00,5.31,
53.025714403,S0-C2,Bad_Speculation,16.18,% Slots,,,0.00,5.31,
53.025714403,S0-C2,Backend_Bound,20.54,% Slots,,,0.00,5.31,
53.025714403,S0-C2,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.3,
53.025714403,S0-C2,Frontend_Bound.Frontend_Bandwidth,31.01,% Slots,,,0.00,5.04,<==
53.025714403,S0-C2,Bad_Speculation.Branch_Mispredicts,15.97,% Slots,,br_misp_retired.all_branches,0.00,5.31,
53.025714403,S0-C2,Backend_Bound.Memory_Bound,16.51,% Slots,,,0.00,5.3,
53.025714403,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.025714403,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.11,% Core_Clocks,,,0.00,5.3,
53.025714403,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.88,% Core_Clocks,,,0.00,5.3,
53.025714403,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
53.025714403,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
53.025714403,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C3,Frontend_Bound,31.37,% Slots,,,0.00,5.31,<==
53.025714403,S0-C3,Bad_Speculation,11.54,% Slots,,,0.00,5.31,
53.025714403,S0-C3,Backend_Bound,14.46,% Slots,,,0.00,5.31,
53.025714403,S0-C3,Frontend_Bound.Frontend_Latency,15.11,% Slots,,rs_events.empty_end,0.00,5.3,
53.025714403,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.84,% Slots,,,0.00,5.04,
53.025714403,S0-C3,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.31,
53.025714403,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.31,
53.025714403,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.025714403,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.07,% Core_Clocks,,,0.00,5.3,
53.025714403,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C4,Backend_Bound,35.42,% Slots,,,0.00,5.31,
53.025714403,S0-C4,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.3,
53.025714403,S0-C4,Backend_Bound.Core_Bound,22.07,% Slots,,,0.00,5.3,
53.025714403,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
53.025714403,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.23,% Clocks,,,0.00,5.06,<==
53.025714403,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C5,Frontend_Bound,29.39,% Slots,,,0.00,5.31,<==
53.025714403,S0-C5,Bad_Speculation,21.47,% Slots,,,0.00,5.31,
53.025714403,S0-C5,Backend_Bound,20.77,% Slots,,,0.00,5.31,
53.025714403,S0-C5,Retiring,26.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
53.025714403,S0-C5,Frontend_Bound.Frontend_Latency,17.56,% Slots,,rs_events.empty_end,0.00,5.3,
53.025714403,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.25,% Slots,,,0.00,5.04,
53.025714403,S0-C5,Bad_Speculation.Branch_Mispredicts,21.01,% Slots,,br_misp_retired.all_branches,0.00,5.3,
53.025714403,S0-C5,Backend_Bound.Memory_Bound,32.36,% Slots,,,0.00,5.3,
53.025714403,S0-C5,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.3,
53.025714403,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.025714403,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.87,% Clocks,,idq.ms_switches,0.00,5.31,
53.025714403,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.32,% Core_Clocks,,,0.00,5.31,
53.025714403,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
53.025714403,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
53.025714403,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C6,Frontend_Bound,22.38,% Slots,,,0.00,5.31,
53.025714403,S0-C6,Bad_Speculation,23.44,% Slots,,,0.00,5.31,
53.025714403,S0-C6,Backend_Bound,21.51,% Slots,,,0.00,5.31,
53.025714403,S0-C6,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.3,
53.025714403,S0-C6,Bad_Speculation.Branch_Mispredicts,23.15,% Slots,,br_misp_retired.all_branches,0.00,5.3,<==
53.025714403,S0-C6,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.3,
53.025714403,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.025714403,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C7,Frontend_Bound,27.58,% Slots,,,0.00,5.31,
53.025714403,S0-C7,Bad_Speculation,21.95,% Slots,,,0.00,5.31,
53.025714403,S0-C7,Backend_Bound,21.55,% Slots,,,0.00,5.31,
53.025714403,S0-C7,Retiring,47.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
53.025714403,S0-C7,Frontend_Bound.Frontend_Latency,16.40,% Slots,,rs_events.empty_end,0.00,5.3,
53.025714403,S0-C7,Bad_Speculation.Branch_Mispredicts,21.75,% Slots,,br_misp_retired.all_branches,0.00,5.3,
53.025714403,S0-C7,Backend_Bound.Core_Bound,13.32,% Slots,,,0.00,5.3,
53.025714403,S0-C7,Retiring.Microcode_Sequencer,5.81,% Slots,,idq.ms_uops,0.00,5.31,<==
53.025714403,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.025714403,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.08,% Clocks,,idq.ms_switches,0.00,5.3,
53.025714403,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.88,% Clocks,,,0.00,5.05,
53.025714403,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S1-C0,Backend_Bound,34.63,% Slots,,,0.00,5.3,
53.025714403,S1-C0,Backend_Bound.Memory_Bound,24.09,% Slots,,,0.00,5.3,
53.025714403,S1-C0,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.3,
53.025714403,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
53.025714403,S1-C0-T0,Backend_Bound.Core_Bound.Divider,20.96,% Clocks,,arith.fpu_div_active,0.00,5.31,
53.025714403,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.97,% Clocks,,,0.00,5.05,
53.025714403,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S1-C1,Backend_Bound,26.97,% Slots,,,0.00,5.31,<==
53.025714403,S1-C1,Backend_Bound.Memory_Bound,15.28,% Slots,,,0.00,5.3,
53.025714403,S1-C1,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.3,
53.025714403,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
53.025714403,S1-C1-T0,Backend_Bound.Core_Bound.Divider,21.82,% Clocks,,arith.fpu_div_active,0.00,5.31,
53.025714403,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S1-C2,Backend_Bound,44.57,% Slots,,,0.00,5.3,<==
53.025714403,S1-C2,Retiring,29.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
53.025714403,S1-C2,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.3,
53.025714403,S1-C2,Backend_Bound.Core_Bound,24.32,% Slots,,,0.00,5.3,
53.025714403,S1-C2,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.31,
53.025714403,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.31,
53.025714403,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,19.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
53.025714403,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S1-C3,Backend_Bound,43.78,% Slots,,,0.00,5.31,<==
53.025714403,S1-C3,Retiring,33.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
53.025714403,S1-C3,Backend_Bound.Memory_Bound,22.74,% Slots,,,0.00,5.3,
53.025714403,S1-C3,Backend_Bound.Core_Bound,21.04,% Slots,,,0.00,5.3,
53.025714403,S1-C3,Retiring.Microcode_Sequencer,8.17,% Slots,,idq.ms_uops,0.00,5.31,
53.025714403,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.56,% Clocks,,idq.ms_switches,0.00,5.3,
53.025714403,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
53.025714403,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.66,% Clocks,,,0.00,5.04,
53.025714403,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C4,Backend_Bound,37.20,% Slots,,,0.00,5.31,<==
53.025714403,S1-C4,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.3,
53.025714403,S1-C4,Backend_Bound.Core_Bound,17.60,% Slots,,,0.00,5.3,
53.025714403,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
53.025714403,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S1-C5,Backend_Bound,29.97,% Slots,,,0.00,5.3,<==
53.025714403,S1-C5,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.3,
53.025714403,S1-C5,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.3,
53.025714403,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
53.025714403,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
53.025714403,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S1-C6,Backend_Bound,42.69,% Slots,,,0.00,5.31,
53.025714403,S1-C6,Retiring,34.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
53.025714403,S1-C6,Backend_Bound.Memory_Bound,41.47,% Slots,,,0.00,5.29,<==
53.025714403,S1-C6,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.31,
53.025714403,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.62,% Clocks,,idq.ms_switches,0.00,5.29,
53.025714403,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
53.025714403,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
53.025714403,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
53.025714403,S1-C7,Backend_Bound,25.34,% Slots,,,0.00,5.3,
53.025714403,S1-C7,Backend_Bound.Core_Bound,19.37,% Slots,,,0.00,5.3,
53.025714403,S1-C7-T0,Backend_Bound.Core_Bound.Divider,24.59,% Clocks,,arith.fpu_div_active,0.00,5.3,
53.025714403,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.96,% Clocks,,,0.00,5.03,<==
53.025714403,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
53.025714403,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
53.025714403,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
53.025714403,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
54.851053624,S0-C0,Frontend_Bound,25.41,% Slots,,,0.00,5.25,
54.851053624,S0-C0,Backend_Bound,29.76,% Slots,,,0.00,5.25,
54.851053624,S0-C0,Frontend_Bound.Frontend_Latency,15.35,% Slots,,rs_events.empty_end,0.00,5.25,
54.851053624,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.25,
54.851053624,S0-C0,Backend_Bound.Memory_Bound,23.66,% Slots,,,0.00,5.25,<==
54.851053624,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.25,
54.851053624,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.851053624,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.28,% Core_Clocks,,,0.00,5.26,
54.851053624,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.20,% Core_Clocks,,,0.00,5.26,
54.851053624,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C1,Backend_Bound,34.80,% Slots,,,0.00,5.25,<==
54.851053624,S0-C1,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.25,
54.851053624,S0-C1,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.25,
54.851053624,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
54.851053624,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
54.851053624,S0-C2,Frontend_Bound,27.41,% Slots,,,0.00,5.25,
54.851053624,S0-C2,Bad_Speculation,14.91,% Slots,,,0.00,5.25,
54.851053624,S0-C2,Backend_Bound,26.04,% Slots,,,0.00,5.25,
54.851053624,S0-C2,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.25,
54.851053624,S0-C2,Frontend_Bound.Frontend_Bandwidth,37.81,% Slots,,,0.00,5.25,
54.851053624,S0-C2,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.851053624,S0-C2,Backend_Bound.Memory_Bound,18.99,% Slots,,,0.00,5.25,
54.851053624,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.53,% Clocks,,,0.00,5.25,
54.851053624,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
54.851053624,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.06,% Core_Clocks,,,0.00,5.26,<==
54.851053624,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.11,% Core_Clocks,,,0.00,5.26,
54.851053624,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
54.851053624,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C3,Backend_Bound,36.96,% Slots,,,0.00,5.25,
54.851053624,S0-C3,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.25,
54.851053624,S0-C3,Backend_Bound.Core_Bound,23.24,% Slots,,,0.00,5.25,
54.851053624,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
54.851053624,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.27,% Clocks,,,0.00,5.26,<==
54.851053624,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C4,Frontend_Bound,38.84,% Slots,,,0.00,5.25,
54.851053624,S0-C4,Bad_Speculation,10.32,% Slots,,,0.00,5.25,
54.851053624,S0-C4,Backend_Bound,33.27,% Slots,,,0.00,5.25,
54.851053624,S0-C4,Frontend_Bound.Frontend_Latency,41.00,% Slots,,rs_events.empty_end,0.00,5.25,<==
54.851053624,S0-C4,Bad_Speculation.Branch_Mispredicts,10.16,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.851053624,S0-C4,Backend_Bound.Memory_Bound,16.78,% Slots,,,0.00,5.25,
54.851053624,S0-C4,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.25,
54.851053624,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.26,
54.851053624,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.851053624,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
54.851053624,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C5,Frontend_Bound,22.16,% Slots,,,0.00,5.25,
54.851053624,S0-C5,Bad_Speculation,10.21,% Slots,,,0.00,5.25,
54.851053624,S0-C5,Backend_Bound,28.88,% Slots,,,0.00,5.25,
54.851053624,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,5.25,
54.851053624,S0-C5,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.851053624,S0-C5,Backend_Bound.Memory_Bound,25.86,% Slots,,,0.00,5.25,
54.851053624,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.49,% Core_Clocks,,,0.00,5.26,
54.851053624,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.96,% Core_Clocks,,,0.00,5.26,
54.851053624,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
54.851053624,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
54.851053624,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C6,Frontend_Bound,21.17,% Slots,,,0.00,5.25,
54.851053624,S0-C6,Bad_Speculation,19.08,% Slots,,,0.00,5.25,
54.851053624,S0-C6,Backend_Bound,26.94,% Slots,,,0.00,5.25,
54.851053624,S0-C6,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.25,
54.851053624,S0-C6,Bad_Speculation.Branch_Mispredicts,18.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.851053624,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.69,% Clocks,,,0.00,5.25,
54.851053624,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.851053624,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
54.851053624,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C7,Frontend_Bound,31.23,% Slots,,,0.00,5.25,
54.851053624,S0-C7,Bad_Speculation,14.48,% Slots,,,0.00,5.25,
54.851053624,S0-C7,Backend_Bound,21.30,% Slots,,,0.00,5.25,
54.851053624,S0-C7,Frontend_Bound.Frontend_Latency,23.14,% Slots,,rs_events.empty_end,0.00,5.25,<==
54.851053624,S0-C7,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.851053624,S0-C7,Backend_Bound.Memory_Bound,21.18,% Slots,,,0.00,5.25,
54.851053624,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.87,% Clocks,,,0.00,5.26,
54.851053624,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
54.851053624,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C0,Backend_Bound,42.56,% Slots,,,0.00,5.25,<==
54.851053624,S1-C0,Backend_Bound.Memory_Bound,23.18,% Slots,,,0.00,5.25,
54.851053624,S1-C0,Backend_Bound.Core_Bound,19.39,% Slots,,,0.00,5.25,
54.851053624,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
54.851053624,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C1,Backend_Bound,40.53,% Slots,,,0.00,5.25,<==
54.851053624,S1-C1,Backend_Bound.Memory_Bound,19.48,% Slots,,,0.00,5.25,
54.851053624,S1-C1,Backend_Bound.Core_Bound,21.05,% Slots,,,0.00,5.25,
54.851053624,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
54.851053624,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.79,% Clocks,,,0.00,5.26,
54.851053624,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C2,Frontend_Bound,23.85,% Slots,,,0.00,5.25,
54.851053624,S1-C2,Backend_Bound,28.73,% Slots,,,0.00,5.25,<==
54.851053624,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.34,% Slots,,,0.00,5.25,
54.851053624,S1-C2,Backend_Bound.Memory_Bound,15.49,% Slots,,,0.00,5.25,
54.851053624,S1-C2,Backend_Bound.Core_Bound,13.24,% Slots,,,0.00,5.25,
54.851053624,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.54,% Core_Clocks,,,0.00,5.25,
54.851053624,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
54.851053624,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.95,% Clocks,,,0.00,5.27,
54.851053624,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C3,Backend_Bound,38.77,% Slots,,,0.00,5.25,
54.851053624,S1-C3,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.25,
54.851053624,S1-C3,Backend_Bound.Core_Bound,16.00,% Slots,,,0.00,5.25,
54.851053624,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
54.851053624,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.50,% Clocks,,,0.00,5.26,
54.851053624,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C4,Frontend_Bound,27.48,% Slots,,,0.00,5.25,
54.851053624,S1-C4,Bad_Speculation,16.29,% Slots,,,0.00,5.25,
54.851053624,S1-C4,Backend_Bound,20.66,% Slots,,,0.00,5.25,
54.851053624,S1-C4,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.25,
54.851053624,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.25,
54.851053624,S1-C4,Bad_Speculation.Branch_Mispredicts,16.12,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.851053624,S1-C4,Backend_Bound.Core_Bound,12.35,% Slots,,,0.00,5.25,
54.851053624,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
54.851053624,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.64,% Clocks,,,0.00,5.26,
54.851053624,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C5,Frontend_Bound,22.81,% Slots,,,0.00,5.25,
54.851053624,S1-C5,Backend_Bound,30.54,% Slots,,,0.00,5.25,
54.851053624,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.12,% Slots,,,0.00,5.25,
54.851053624,S1-C5,Backend_Bound.Memory_Bound,17.92,% Slots,,,0.00,5.25,
54.851053624,S1-C5,Backend_Bound.Core_Bound,12.62,% Slots,,,0.00,5.25,
54.851053624,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.17,% Core_Clocks,,,0.00,5.26,
54.851053624,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.84,% Core_Clocks,,,0.00,5.26,
54.851053624,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
54.851053624,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.16,% Clocks,,,0.00,5.26,
54.851053624,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C6,Frontend_Bound,22.28,% Slots,,,0.00,5.25,
54.851053624,S1-C6,Backend_Bound,28.62,% Slots,,,0.00,5.25,
54.851053624,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.80,% Slots,,,0.00,5.25,
54.851053624,S1-C6,Backend_Bound.Core_Bound,18.77,% Slots,,,0.00,5.25,<==
54.851053624,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.05,% Core_Clocks,,,0.00,5.26,
54.851053624,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C7,Backend_Bound,32.39,% Slots,,,0.00,5.25,
54.851053624,S1-C7,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.25,
54.851053624,S1-C7,Backend_Bound.Core_Bound,19.05,% Slots,,,0.00,5.25,<==
54.851053624,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
54.851053624,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
54.851053624,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
54.851053624,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
56.254991617,S0-C0,Frontend_Bound,29.80,% Slots,,,0.00,5.13,
56.254991617,S0-C0,Backend_Bound,27.82,% Slots,,,0.00,5.13,
56.254991617,S0-C0,Frontend_Bound.Frontend_Latency,16.51,% Slots,,rs_events.empty_end,0.00,5.13,<==
56.254991617,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.13,
56.254991617,S0-C0,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.13,
56.254991617,S0-C0,Backend_Bound.Core_Bound,13.94,% Slots,,,0.00,5.13,
56.254991617,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.42,
56.254991617,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
56.254991617,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.73,% Core_Clocks,,,0.00,5.13,
56.254991617,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C1,Frontend_Bound,22.34,% Slots,,,0.00,5.13,
56.254991617,S0-C1,Bad_Speculation,15.44,% Slots,,,0.00,5.13,
56.254991617,S0-C1,Backend_Bound,31.38,% Slots,,,0.00,5.13,
56.254991617,S0-C1,Frontend_Bound.Frontend_Bandwidth,21.69,% Slots,,,0.00,5.13,
56.254991617,S0-C1,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S0-C1,Backend_Bound.Core_Bound,77.12,% Slots,,,0.00,5.13,
56.254991617,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.77,% Core_Clocks,,,0.00,5.13,
56.254991617,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.42,% Core_Clocks,,,0.00,5.14,
56.254991617,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.77,% Clocks,,,0.00,5.13,<==
56.254991617,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C2,Frontend_Bound,24.63,% Slots,,,0.00,5.13,
56.254991617,S0-C2,Bad_Speculation,17.22,% Slots,,,0.00,5.13,
56.254991617,S0-C2,Backend_Bound,24.67,% Slots,,,0.00,5.13,
56.254991617,S0-C2,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S0-C2,Bad_Speculation.Branch_Mispredicts,17.02,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S0-C2,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.13,
56.254991617,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.41,
56.254991617,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
56.254991617,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
56.254991617,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C3,Frontend_Bound,26.77,% Slots,,,0.00,5.13,
56.254991617,S0-C3,Bad_Speculation,17.82,% Slots,,,0.00,5.13,
56.254991617,S0-C3,Backend_Bound,24.46,% Slots,,,0.00,5.13,
56.254991617,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.86,% Slots,,,0.00,5.13,
56.254991617,S0-C3,Bad_Speculation.Branch_Mispredicts,17.49,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.11,% Core_Clocks,,,0.00,5.13,<==
56.254991617,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.04,% Core_Clocks,,,0.00,5.14,
56.254991617,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
56.254991617,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C4,Frontend_Bound,36.51,% Slots,,,0.00,5.13,<==
56.254991617,S0-C4,Bad_Speculation,11.55,% Slots,,,0.00,5.13,
56.254991617,S0-C4,Backend_Bound,25.41,% Slots,,,0.00,5.13,
56.254991617,S0-C4,Frontend_Bound.Frontend_Latency,24.56,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S0-C4,Frontend_Bound.Frontend_Bandwidth,22.08,% Slots,,,0.00,5.13,
56.254991617,S0-C4,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S0-C4,Backend_Bound.Memory_Bound,23.02,% Slots,,,0.00,5.13,
56.254991617,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.07,% Clocks,,,0.00,5.42,
56.254991617,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
56.254991617,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.69,% Core_Clocks,,,0.00,5.13,
56.254991617,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.61,% Core_Clocks,,,0.00,5.13,
56.254991617,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
56.254991617,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C5,Frontend_Bound,26.13,% Slots,,,0.00,5.14,
56.254991617,S0-C5,Bad_Speculation,19.75,% Slots,,,0.00,5.14,
56.254991617,S0-C5,Backend_Bound,22.10,% Slots,,,0.00,5.14,
56.254991617,S0-C5,Frontend_Bound.Frontend_Latency,16.88,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S0-C5,Bad_Speculation.Branch_Mispredicts,19.47,% Slots,,br_misp_retired.all_branches,0.00,5.14,
56.254991617,S0-C5,Backend_Bound.Memory_Bound,17.35,% Slots,,,0.00,5.13,
56.254991617,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
56.254991617,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
56.254991617,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
56.254991617,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C6,Frontend_Bound,24.71,% Slots,,,0.00,5.14,
56.254991617,S0-C6,Bad_Speculation,11.08,% Slots,,,0.00,5.14,
56.254991617,S0-C6,Backend_Bound,37.67,% Slots,,,0.00,5.14,
56.254991617,S0-C6,Frontend_Bound.Frontend_Bandwidth,31.28,% Slots,,,0.00,5.14,
56.254991617,S0-C6,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.14,
56.254991617,S0-C6,Backend_Bound.Memory_Bound,30.25,% Slots,,,0.00,5.13,
56.254991617,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.03,% Core_Clocks,,,0.00,5.13,
56.254991617,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.29,% Core_Clocks,,,0.00,5.14,
56.254991617,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
56.254991617,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
56.254991617,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C7,Frontend_Bound,23.41,% Slots,,,0.00,5.13,
56.254991617,S0-C7,Bad_Speculation,12.43,% Slots,,,0.00,5.13,
56.254991617,S0-C7,Backend_Bound,37.53,% Slots,,,0.00,5.13,
56.254991617,S0-C7,Retiring,26.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
56.254991617,S0-C7,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.13,
56.254991617,S0-C7,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S0-C7,Backend_Bound.Memory_Bound,42.63,% Slots,,,0.00,5.13,<==
56.254991617,S0-C7,Retiring.Microcode_Sequencer,2.73,% Slots,,idq.ms_uops,0.00,5.42,
56.254991617,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
56.254991617,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.42,
56.254991617,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.89,% Core_Clocks,,,0.00,5.12,
56.254991617,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
56.254991617,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
56.254991617,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
56.254991617,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.13,
56.254991617,S1-C0,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S1-C0,Backend_Bound.Memory_Bound,20.85,% Slots,,,0.00,5.13,
56.254991617,S1-C0,Backend_Bound.Core_Bound,19.28,% Slots,,,0.00,5.13,
56.254991617,S1-C0,Bad_Speculation,11.61,% Slots,,,0.00,5.13,
56.254991617,S1-C0,Backend_Bound,40.13,% Slots,,,0.00,5.13,<==
56.254991617,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.52,% Core_Clocks,,,0.00,5.13,
56.254991617,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
56.254991617,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
56.254991617,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.16,% Clocks,,,0.00,5.13,
56.254991617,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C1,Frontend_Bound,23.96,% Slots,,,0.00,5.14,
56.254991617,S1-C1,Bad_Speculation,13.43,% Slots,,,0.00,5.14,
56.254991617,S1-C1,Backend_Bound,34.88,% Slots,,,0.00,5.14,
56.254991617,S1-C1,Retiring,35.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
56.254991617,S1-C1,Frontend_Bound.Frontend_Latency,16.10,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.14,
56.254991617,S1-C1,Bad_Speculation.Branch_Mispredicts,13.02,% Slots,,br_misp_retired.all_branches,0.00,5.14,
56.254991617,S1-C1,Retiring.Microcode_Sequencer,4.94,% Slots,,idq.ms_uops,0.00,5.42,<==
56.254991617,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
56.254991617,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.42,
56.254991617,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.93,% Core_Clocks,,,0.00,5.13,
56.254991617,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.37,% Core_Clocks,,,0.00,5.13,
56.254991617,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C2,Frontend_Bound,24.92,% Slots,,,0.00,5.13,
56.254991617,S1-C2,Bad_Speculation,12.21,% Slots,,,0.00,5.13,
56.254991617,S1-C2,Backend_Bound,33.74,% Slots,,,0.00,5.13,
56.254991617,S1-C2,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S1-C2,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S1-C2,Backend_Bound.Memory_Bound,79.57,% Slots,,,0.00,5.13,
56.254991617,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.42,
56.254991617,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
56.254991617,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
56.254991617,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
56.254991617,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C3,Frontend_Bound,26.36,% Slots,,,0.00,5.14,
56.254991617,S1-C3,Bad_Speculation,12.50,% Slots,,,0.00,5.14,
56.254991617,S1-C3,Backend_Bound,32.25,% Slots,,,0.00,5.14,
56.254991617,S1-C3,Frontend_Bound.Frontend_Latency,17.14,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.34,% Slots,,,0.00,5.14,
56.254991617,S1-C3,Bad_Speculation.Branch_Mispredicts,12.27,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S1-C3,Backend_Bound.Memory_Bound,34.07,% Slots,,,0.00,5.13,
56.254991617,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
56.254991617,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.70,% Core_Clocks,,,0.00,5.13,
56.254991617,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.40,% Core_Clocks,,,0.00,5.14,
56.254991617,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
56.254991617,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C4,Frontend_Bound,24.80,% Slots,,,0.00,5.14,
56.254991617,S1-C4,Bad_Speculation,14.10,% Slots,,,0.00,5.14,
56.254991617,S1-C4,Backend_Bound,38.66,% Slots,,,0.00,5.14,
56.254991617,S1-C4,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.14,
56.254991617,S1-C4,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S1-C4,Backend_Bound.Memory_Bound,64.71,% Slots,,,0.00,5.13,
56.254991617,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.41,
56.254991617,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
56.254991617,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.75,% Core_Clocks,,,0.00,5.14,
56.254991617,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.53,% Core_Clocks,,,0.00,5.13,
56.254991617,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
56.254991617,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C5,Frontend_Bound,27.08,% Slots,,,0.00,5.13,
56.254991617,S1-C5,Bad_Speculation,12.62,% Slots,,,0.00,5.13,
56.254991617,S1-C5,Backend_Bound,35.71,% Slots,,,0.00,5.13,
56.254991617,S1-C5,Retiring,29.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
56.254991617,S1-C5,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S1-C5,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S1-C5,Backend_Bound.Memory_Bound,70.89,% Slots,,,0.00,5.13,<==
56.254991617,S1-C5,Retiring.Microcode_Sequencer,3.54,% Slots,,idq.ms_uops,0.00,5.42,
56.254991617,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.42,
56.254991617,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
56.254991617,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.42,
56.254991617,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
56.254991617,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
56.254991617,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
56.254991617,S1-C6,Frontend_Bound,23.17,% Slots,,,0.00,5.14,
56.254991617,S1-C6,Bad_Speculation,14.39,% Slots,,,0.00,5.14,
56.254991617,S1-C6,Backend_Bound,35.19,% Slots,,,0.00,5.14,
56.254991617,S1-C6,Retiring,35.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
56.254991617,S1-C6,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.13,
56.254991617,S1-C6,Bad_Speculation.Branch_Mispredicts,13.99,% Slots,,br_misp_retired.all_branches,0.00,5.13,
56.254991617,S1-C6,Backend_Bound.Memory_Bound,15.86,% Slots,,,0.00,5.13,
56.254991617,S1-C6,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.13,
56.254991617,S1-C6,Retiring.Microcode_Sequencer,3.02,% Slots,,idq.ms_uops,0.00,5.42,<==
56.254991617,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
56.254991617,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.09,% Clocks,,idq.ms_switches,0.00,5.42,
56.254991617,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
56.254991617,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.15,% Clocks,,,0.00,5.13,
56.254991617,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C7,Backend_Bound,36.57,% Slots,,,0.00,5.14,
56.254991617,S1-C7,Backend_Bound.Memory_Bound,21.35,% Slots,,,0.00,5.13,
56.254991617,S1-C7,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.13,
56.254991617,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
56.254991617,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.97,% Clocks,,,0.00,5.33,
56.254991617,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
56.254991617,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
56.254991617,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
56.254991617,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
56.254991617,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
57.771093664,S0-C0,Frontend_Bound,31.38,% Slots,,,0.00,5.28,<==
57.771093664,S0-C0,Backend_Bound,20.55,% Slots,,,0.00,5.28,
57.771093664,S0-C0,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.27,
57.771093664,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.27,
57.771093664,S0-C0,Backend_Bound.Memory_Bound,10.61,% Slots,,,0.00,5.23,
57.771093664,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.27,
57.771093664,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.771093664,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.08,% Core_Clocks,,,0.00,5.27,
57.771093664,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C1,Frontend_Bound,29.87,% Slots,,,0.00,5.27,
57.771093664,S0-C1,Bad_Speculation,10.81,% Slots,,,0.00,5.27,
57.771093664,S0-C1,Backend_Bound,31.98,% Slots,,,0.00,5.27,
57.771093664,S0-C1,Frontend_Bound.Frontend_Latency,17.33,% Slots,,rs_events.empty_end,0.00,5.27,
57.771093664,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.52,% Slots,,,0.00,5.27,
57.771093664,S0-C1,Bad_Speculation.Branch_Mispredicts,10.33,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S0-C1,Backend_Bound.Memory_Bound,19.98,% Slots,,,0.00,5.23,
57.771093664,S0-C1,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.23,
57.771093664,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.27,
57.771093664,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.80,% Core_Clocks,,,0.00,5.28,
57.771093664,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
57.771093664,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
57.771093664,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.02,% Slots,,,0.00,5.27,
57.771093664,S0-C2,Backend_Bound.Memory_Bound,20.93,% Slots,,,0.00,5.23,
57.771093664,S0-C2,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.23,
57.771093664,S0-C2,Backend_Bound,36.58,% Slots,,,0.00,5.27,
57.771093664,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.17,% Core_Clocks,,,0.00,5.28,
57.771093664,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.83,% Core_Clocks,,,0.00,5.27,
57.771093664,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
57.771093664,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
57.771093664,S0-C3,Frontend_Bound,32.89,% Slots,,,0.00,5.28,
57.771093664,S0-C3,Bad_Speculation,16.06,% Slots,,,0.00,5.28,
57.771093664,S0-C3,Backend_Bound,21.06,% Slots,,,0.00,5.28,
57.771093664,S0-C3,Frontend_Bound.Frontend_Latency,20.44,% Slots,,rs_events.empty_end,0.00,5.28,
57.771093664,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.27,
57.771093664,S0-C3,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S0-C3,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.23,
57.771093664,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.27,
57.771093664,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
57.771093664,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.30,% Core_Clocks,,,0.00,5.28,
57.771093664,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C4,Frontend_Bound,36.81,% Slots,,,0.00,5.27,<==
57.771093664,S0-C4,Bad_Speculation,19.49,% Slots,,,0.00,5.27,
57.771093664,S0-C4,Backend_Bound,16.51,% Slots,,,0.00,5.27,
57.771093664,S0-C4,Frontend_Bound.Frontend_Latency,32.85,% Slots,,rs_events.empty_end,0.00,5.27,
57.771093664,S0-C4,Frontend_Bound.Frontend_Bandwidth,37.56,% Slots,,,0.00,5.27,
57.771093664,S0-C4,Bad_Speculation.Branch_Mispredicts,19.34,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S0-C4,Backend_Bound.Core_Bound,39.52,% Slots,,,0.00,5.23,
57.771093664,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.67,% Clocks,,,0.00,5.27,
57.771093664,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.771093664,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.68,% Core_Clocks,,,0.00,5.28,
57.771093664,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.32,% Core_Clocks,,,0.00,5.27,
57.771093664,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.30,% Clocks,,,0.00,5.27,
57.771093664,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C5,Frontend_Bound,33.99,% Slots,,,0.00,5.28,
57.771093664,S0-C5,Bad_Speculation,12.59,% Slots,,,0.00,5.28,
57.771093664,S0-C5,Backend_Bound,27.07,% Slots,,,0.00,5.28,
57.771093664,S0-C5,Frontend_Bound.Frontend_Latency,29.22,% Slots,,rs_events.empty_end,0.00,5.27,
57.771093664,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.27,
57.771093664,S0-C5,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S0-C5,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.23,
57.771093664,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.771093664,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.65,% Core_Clocks,,,0.00,5.27,
57.771093664,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.23,% Core_Clocks,,,0.00,5.27,
57.771093664,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C6,Frontend_Bound,32.87,% Slots,,,0.00,5.28,
57.771093664,S0-C6,Bad_Speculation,18.23,% Slots,,,0.00,5.28,
57.771093664,S0-C6,Backend_Bound,16.69,% Slots,,,0.00,5.28,
57.771093664,S0-C6,Frontend_Bound.Frontend_Latency,24.85,% Slots,,rs_events.empty_end,0.00,5.28,
57.771093664,S0-C6,Frontend_Bound.Frontend_Bandwidth,42.02,% Slots,,,0.00,5.27,
57.771093664,S0-C6,Bad_Speculation.Branch_Mispredicts,17.98,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S0-C6,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.23,
57.771093664,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.27,
57.771093664,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.90,% Core_Clocks,,,0.00,5.28,<==
57.771093664,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.08,% Clocks,,,0.00,5.27,
57.771093664,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C7,Frontend_Bound,20.97,% Slots,,,0.00,5.28,
57.771093664,S0-C7,Bad_Speculation,19.18,% Slots,,,0.00,5.28,
57.771093664,S0-C7,Backend_Bound,27.35,% Slots,,,0.00,5.28,
57.771093664,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.26,% Slots,,,0.00,5.27,
57.771093664,S0-C7,Bad_Speculation.Branch_Mispredicts,19.03,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S0-C7,Backend_Bound.Memory_Bound,38.81,% Slots,,,0.00,5.23,
57.771093664,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
57.771093664,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.771093664,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S1-C0,Frontend_Bound,35.18,% Slots,,,0.00,5.28,
57.771093664,S1-C0,Bad_Speculation,11.32,% Slots,,,0.00,5.28,
57.771093664,S1-C0,Backend_Bound,29.13,% Slots,,,0.00,5.28,
57.771093664,S1-C0,Frontend_Bound.Frontend_Latency,23.84,% Slots,,rs_events.empty_end,0.00,5.27,
57.771093664,S1-C0,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C0,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.24,
57.771093664,S1-C0,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.24,
57.771093664,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
57.771093664,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
57.771093664,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.20,% Clocks,,,0.00,5.27,
57.771093664,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
57.771093664,S1-C1,Frontend_Bound,36.61,% Slots,,,0.00,5.28,
57.771093664,S1-C1,Bad_Speculation,13.28,% Slots,,,0.00,5.28,
57.771093664,S1-C1,Backend_Bound,22.74,% Slots,,,0.00,5.28,
57.771093664,S1-C1,Retiring,30.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.771093664,S1-C1,Frontend_Bound.Frontend_Latency,35.02,% Slots,,rs_events.empty_end,0.00,5.27,<==
57.771093664,S1-C1,Bad_Speculation.Branch_Mispredicts,13.02,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C1,Backend_Bound.Memory_Bound,11.18,% Slots,,,0.00,5.23,
57.771093664,S1-C1,Backend_Bound.Core_Bound,11.56,% Slots,,,0.00,5.23,
57.771093664,S1-C1,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.28,
57.771093664,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.27,
57.771093664,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.42,% Clocks,,idq.ms_switches,0.00,5.27,
57.771093664,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
57.771093664,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S1-C2,Bad_Speculation,11.02,% Slots,,,0.00,5.28,
57.771093664,S1-C2,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C2,Backend_Bound,31.06,% Slots,,,0.00,5.28,
57.771093664,S1-C2,Backend_Bound.Memory_Bound,55.72,% Slots,,,0.00,5.24,<==
57.771093664,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
57.771093664,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
57.771093664,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
57.771093664,S1-C3,Frontend_Bound,35.20,% Slots,,,0.00,5.28,
57.771093664,S1-C3,Backend_Bound,40.32,% Slots,,,0.00,5.28,
57.771093664,S1-C3,Frontend_Bound.Frontend_Latency,43.35,% Slots,,rs_events.empty_end,0.00,5.27,
57.771093664,S1-C3,Backend_Bound.Memory_Bound,25.83,% Slots,,,0.00,5.24,
57.771093664,S1-C3,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.24,
57.771093664,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,0.00,5.27,
57.771093664,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
57.771093664,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.14,% Clocks,,,0.00,5.27,
57.771093664,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
57.771093664,S1-C4,Frontend_Bound,20.16,% Slots,,,0.00,5.28,
57.771093664,S1-C4,Bad_Speculation,21.48,% Slots,,,0.00,5.28,
57.771093664,S1-C4,Backend_Bound,23.10,% Slots,,,0.00,5.28,
57.771093664,S1-C4,Retiring,16.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.771093664,S1-C4,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.27,
57.771093664,S1-C4,Bad_Speculation.Branch_Mispredicts,21.24,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C4,Backend_Bound.Core_Bound,27.71,% Slots,,,0.00,5.23,<==
57.771093664,S1-C4,Retiring.Microcode_Sequencer,11.77,% Slots,,idq.ms_uops,0.00,5.27,
57.771093664,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.27,
57.771093664,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.27,
57.771093664,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S1-C5,Frontend_Bound,34.50,% Slots,,,0.00,5.28,
57.771093664,S1-C5,Backend_Bound,41.91,% Slots,,,0.00,5.28,
57.771093664,S1-C5,Retiring,15.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.771093664,S1-C5,Frontend_Bound.Frontend_Latency,73.00,% Slots,,rs_events.empty_end,0.00,5.27,
57.771093664,S1-C5,Backend_Bound.Memory_Bound,29.79,% Slots,,,0.00,5.24,
57.771093664,S1-C5,Backend_Bound.Core_Bound,12.13,% Slots,,,0.00,5.24,
57.771093664,S1-C5,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.28,
57.771093664,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.27,
57.771093664,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.25,% Clocks,,idq.ms_switches,0.00,5.27,
57.771093664,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
57.771093664,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
57.771093664,S1-C6,Frontend_Bound,36.32,% Slots,,,0.00,5.28,
57.771093664,S1-C6,Bad_Speculation,10.79,% Slots,,,0.00,5.28,
57.771093664,S1-C6,Backend_Bound,34.25,% Slots,,,0.00,5.28,
57.771093664,S1-C6,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.771093664,S1-C6,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.27,<==
57.771093664,S1-C6,Bad_Speculation.Branch_Mispredicts,10.23,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C6,Backend_Bound.Memory_Bound,16.23,% Slots,,,0.00,5.23,
57.771093664,S1-C6,Backend_Bound.Core_Bound,18.01,% Slots,,,0.00,5.23,
57.771093664,S1-C6,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.28,
57.771093664,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.27,
57.771093664,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.771093664,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.27,
57.771093664,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
57.771093664,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S1-C7,Backend_Bound,35.66,% Slots,,,0.00,5.28,
57.771093664,S1-C7,Backend_Bound.Memory_Bound,24.13,% Slots,,,0.00,5.23,
57.771093664,S1-C7,Backend_Bound.Core_Bound,11.53,% Slots,,,0.00,5.23,
57.771093664,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
57.771093664,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.93,% Clocks,,,0.00,5.28,
57.771093664,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
57.771093664,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
57.771093664,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
57.771093664,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
57.771093664,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
59.400129171,S0-C0,Frontend_Bound,32.49,% Slots,,,0.00,5.26,
59.400129171,S0-C0,Bad_Speculation,13.83,% Slots,,,0.00,5.26,
59.400129171,S0-C0,Backend_Bound,18.86,% Slots,,,0.00,5.26,
59.400129171,S0-C0,Frontend_Bound.Frontend_Latency,25.90,% Slots,,rs_events.empty_end,0.00,5.26,
59.400129171,S0-C0,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.26,
59.400129171,S0-C0,Backend_Bound.Memory_Bound,12.14,% Slots,,,0.00,5.21,
59.400129171,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.16,
59.400129171,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
59.400129171,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
59.400129171,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C1,Backend_Bound,24.90,% Slots,,,0.00,5.25,<==
59.400129171,S0-C1,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.25,
59.400129171,S0-C1,Backend_Bound.Core_Bound,13.99,% Slots,,,0.00,5.25,
59.400129171,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
59.400129171,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C2,Frontend_Bound,31.64,% Slots,,,0.00,5.25,
59.400129171,S0-C2,Bad_Speculation,14.97,% Slots,,,0.00,5.25,
59.400129171,S0-C2,Backend_Bound,19.78,% Slots,,,0.00,5.25,
59.400129171,S0-C2,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.25,
59.400129171,S0-C2,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.25,
59.400129171,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.16,
59.400129171,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C3,Frontend_Bound,24.87,% Slots,,,0.00,5.26,
59.400129171,S0-C3,Bad_Speculation,11.34,% Slots,,,0.00,5.26,
59.400129171,S0-C3,Backend_Bound,36.56,% Slots,,,0.00,5.26,
59.400129171,S0-C3,Retiring,28.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
59.400129171,S0-C3,Frontend_Bound.Frontend_Latency,17.83,% Slots,,rs_events.empty_end,0.00,5.26,
59.400129171,S0-C3,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.26,
59.400129171,S0-C3,Backend_Bound.Memory_Bound,25.62,% Slots,,,0.00,5.21,<==
59.400129171,S0-C3,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.21,
59.400129171,S0-C3,Retiring.Microcode_Sequencer,2.53,% Slots,,idq.ms_uops,0.00,5.16,
59.400129171,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
59.400129171,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.16,
59.400129171,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
59.400129171,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
59.400129171,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
59.400129171,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C4,Frontend_Bound,32.76,% Slots,,,0.00,5.25,
59.400129171,S0-C4,Bad_Speculation,17.93,% Slots,,,0.00,5.25,
59.400129171,S0-C4,Backend_Bound,20.85,% Slots,,,0.00,5.25,
59.400129171,S0-C4,Frontend_Bound.Frontend_Latency,24.50,% Slots,,rs_events.empty_end,0.00,5.25,
59.400129171,S0-C4,Bad_Speculation.Branch_Mispredicts,17.75,% Slots,,br_misp_retired.all_branches,0.00,5.25,
59.400129171,S0-C4,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.22,
59.400129171,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.57,% Clocks,,,0.00,5.15,
59.400129171,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C5,Frontend_Bound,23.25,% Slots,,,0.00,5.25,
59.400129171,S0-C5,Bad_Speculation,15.51,% Slots,,,0.00,5.25,
59.400129171,S0-C5,Backend_Bound,23.14,% Slots,,,0.00,5.25,
59.400129171,S0-C5,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.25,
59.400129171,S0-C5,Bad_Speculation.Branch_Mispredicts,15.21,% Slots,,br_misp_retired.all_branches,0.00,5.25,
59.400129171,S0-C5,Backend_Bound.Memory_Bound,16.45,% Slots,,,0.00,5.22,
59.400129171,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
59.400129171,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C6,Frontend_Bound,32.42,% Slots,,,0.00,5.25,
59.400129171,S0-C6,Bad_Speculation,16.89,% Slots,,,0.00,5.25,
59.400129171,S0-C6,Backend_Bound,22.62,% Slots,,,0.00,5.25,
59.400129171,S0-C6,Frontend_Bound.Frontend_Latency,23.32,% Slots,,rs_events.empty_end,0.00,5.25,
59.400129171,S0-C6,Bad_Speculation.Branch_Mispredicts,16.66,% Slots,,br_misp_retired.all_branches,0.00,5.25,
59.400129171,S0-C6,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.22,
59.400129171,S0-C6,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.22,
59.400129171,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.88,% Clocks,,,0.00,5.15,
59.400129171,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
59.400129171,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
59.400129171,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.71,% Clocks,,,0.00,5.15,
59.400129171,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C7,Bad_Speculation,10.63,% Slots,,,0.00,5.25,
59.400129171,S0-C7,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.25,
59.400129171,S0-C7,Backend_Bound,40.21,% Slots,,,0.00,5.25,
59.400129171,S0-C7,Backend_Bound.Memory_Bound,28.80,% Slots,,,0.00,5.22,
59.400129171,S0-C7,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.22,
59.400129171,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,27.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
59.400129171,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C0,Frontend_Bound,42.46,% Slots,,,0.00,5.25,
59.400129171,S1-C0,Bad_Speculation,10.93,% Slots,,,0.00,5.25,
59.400129171,S1-C0,Backend_Bound,19.58,% Slots,,,0.00,5.25,
59.400129171,S1-C0,Frontend_Bound.Frontend_Latency,30.15,% Slots,,rs_events.empty_end,0.00,5.25,<==
59.400129171,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.16,% Slots,,,0.00,5.15,
59.400129171,S1-C0,Bad_Speculation.Branch_Mispredicts,10.72,% Slots,,br_misp_retired.all_branches,0.00,5.25,
59.400129171,S1-C0,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.22,
59.400129171,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.16,
59.400129171,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
59.400129171,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.44,% Core_Clocks,,,0.00,5.4,
59.400129171,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
59.400129171,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
59.400129171,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C1,Frontend_Bound,36.86,% Slots,,,0.00,5.25,
59.400129171,S1-C1,Bad_Speculation,14.67,% Slots,,,0.00,5.25,
59.400129171,S1-C1,Backend_Bound,18.59,% Slots,,,0.00,5.25,
59.400129171,S1-C1,Frontend_Bound.Frontend_Latency,25.53,% Slots,,rs_events.empty_end,0.00,5.25,
59.400129171,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.15,
59.400129171,S1-C1,Bad_Speculation.Branch_Mispredicts,14.47,% Slots,,br_misp_retired.all_branches,0.00,5.25,
59.400129171,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.15,
59.400129171,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.76,% Core_Clocks,,,0.00,5.4,
59.400129171,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.38,% Core_Clocks,,,0.00,5.15,
59.400129171,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C2,Frontend_Bound,34.06,% Slots,,,0.00,5.25,
59.400129171,S1-C2,Bad_Speculation,15.36,% Slots,,,0.00,5.25,
59.400129171,S1-C2,Backend_Bound,21.57,% Slots,,,0.00,5.25,
59.400129171,S1-C2,Frontend_Bound.Frontend_Latency,31.54,% Slots,,rs_events.empty_end,0.00,5.25,
59.400129171,S1-C2,Bad_Speculation.Branch_Mispredicts,15.15,% Slots,,br_misp_retired.all_branches,0.00,5.25,
59.400129171,S1-C2,Backend_Bound.Memory_Bound,27.73,% Slots,,,0.00,5.22,
59.400129171,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.16,
59.400129171,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
59.400129171,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
59.400129171,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C3,Frontend_Bound,28.95,% Slots,,,0.00,5.26,
59.400129171,S1-C3,Bad_Speculation,17.70,% Slots,,,0.00,5.26,
59.400129171,S1-C3,Backend_Bound,23.96,% Slots,,,0.00,5.26,
59.400129171,S1-C3,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.26,
59.400129171,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.16,
59.400129171,S1-C3,Bad_Speculation.Branch_Mispredicts,17.47,% Slots,,br_misp_retired.all_branches,0.00,5.26,
59.400129171,S1-C3,Backend_Bound.Memory_Bound,12.96,% Slots,,,0.00,5.22,
59.400129171,S1-C3,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.22,
59.400129171,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.15,
59.400129171,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.19,% Core_Clocks,,,0.00,5.4,
59.400129171,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
59.400129171,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
59.400129171,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.21,% Clocks,,,0.00,5.15,
59.400129171,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C4,Frontend_Bound,32.30,% Slots,,,0.00,5.26,
59.400129171,S1-C4,Bad_Speculation,16.51,% Slots,,,0.00,5.26,
59.400129171,S1-C4,Backend_Bound,20.55,% Slots,,,0.00,5.26,
59.400129171,S1-C4,Frontend_Bound.Frontend_Latency,25.67,% Slots,,rs_events.empty_end,0.00,5.26,
59.400129171,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.67,% Slots,,,0.00,5.15,
59.400129171,S1-C4,Bad_Speculation.Branch_Mispredicts,16.31,% Slots,,br_misp_retired.all_branches,0.00,5.26,
59.400129171,S1-C4,Backend_Bound.Memory_Bound,19.85,% Slots,,,0.00,5.22,
59.400129171,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.16,
59.400129171,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.09,% Core_Clocks,,,0.00,5.4,
59.400129171,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C5,Frontend_Bound,38.56,% Slots,,,0.00,5.26,
59.400129171,S1-C5,Bad_Speculation,15.63,% Slots,,,0.00,5.26,
59.400129171,S1-C5,Backend_Bound,22.90,% Slots,,,0.00,5.26,
59.400129171,S1-C5,Frontend_Bound.Frontend_Latency,26.63,% Slots,,rs_events.empty_end,0.00,5.26,
59.400129171,S1-C5,Bad_Speculation.Branch_Mispredicts,15.41,% Slots,,br_misp_retired.all_branches,0.00,5.26,
59.400129171,S1-C5,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.23,
59.400129171,S1-C5,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.23,
59.400129171,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.16,
59.400129171,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
59.400129171,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
59.400129171,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C6,Frontend_Bound,27.96,% Slots,,,0.00,5.26,
59.400129171,S1-C6,Bad_Speculation,17.53,% Slots,,,0.00,5.26,
59.400129171,S1-C6,Backend_Bound,22.18,% Slots,,,0.00,5.26,
59.400129171,S1-C6,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.26,
59.400129171,S1-C6,Bad_Speculation.Branch_Mispredicts,17.23,% Slots,,br_misp_retired.all_branches,0.00,5.26,
59.400129171,S1-C6,Backend_Bound.Core_Bound,13.26,% Slots,,,0.00,5.23,
59.400129171,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.61,% Clocks,,,0.00,5.15,
59.400129171,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C7,Frontend_Bound,35.75,% Slots,,,0.00,5.27,
59.400129171,S1-C7,Bad_Speculation,14.36,% Slots,,,0.00,5.27,
59.400129171,S1-C7,Backend_Bound,17.01,% Slots,,,0.00,5.27,
59.400129171,S1-C7,Frontend_Bound.Frontend_Latency,27.29,% Slots,,rs_events.empty_end,0.00,5.27,
59.400129171,S1-C7,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.27,
59.400129171,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.16,
59.400129171,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
59.400129171,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
59.400129171,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
60.920521042,S0-C0,Frontend_Bound,27.83,% Slots,,,0.00,5.34,
60.920521042,S0-C0,Bad_Speculation,11.91,% Slots,,,0.00,5.25,
60.920521042,S0-C0,Backend_Bound,33.99,% Slots,,,0.00,5.25,
60.920521042,S0-C0,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.39,
60.920521042,S0-C0,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.24,
60.920521042,S0-C0,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.25,
60.920521042,S0-C0,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.25,<==
60.920521042,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.26,
60.920521042,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
60.920521042,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
60.920521042,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C1,Backend_Bound,35.96,% Slots,,,0.00,5.25,<==
60.920521042,S0-C1,Backend_Bound.Memory_Bound,17.59,% Slots,,,0.00,5.25,
60.920521042,S0-C1,Backend_Bound.Core_Bound,18.38,% Slots,,,0.00,5.25,
60.920521042,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
60.920521042,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.65,% Clocks,,,0.00,5.26,
60.920521042,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
60.920521042,S0-C2,Frontend_Bound,28.10,% Slots,,,0.00,5.34,
60.920521042,S0-C2,Bad_Speculation,12.74,% Slots,,,0.00,5.25,
60.920521042,S0-C2,Backend_Bound,21.33,% Slots,,,0.00,5.25,
60.920521042,S0-C2,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.39,<==
60.920521042,S0-C2,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.25,
60.920521042,S0-C2,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.25,
60.920521042,S0-C2,Backend_Bound.Core_Bound,10.42,% Slots,,,0.00,5.25,
60.920521042,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.26,
60.920521042,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
60.920521042,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
60.920521042,S0-C3,Frontend_Bound,20.82,% Slots,,,0.00,5.34,
60.920521042,S0-C3,Bad_Speculation,15.75,% Slots,,,0.00,5.24,
60.920521042,S0-C3,Backend_Bound,36.70,% Slots,,,0.00,5.24,<==
60.920521042,S0-C3,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.24,
60.920521042,S0-C3,Backend_Bound.Memory_Bound,15.95,% Slots,,,0.00,5.24,
60.920521042,S0-C3,Backend_Bound.Core_Bound,20.76,% Slots,,,0.00,5.24,
60.920521042,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
60.920521042,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C4,Frontend_Bound,31.64,% Slots,,,0.00,5.33,
60.920521042,S0-C4,Bad_Speculation,16.16,% Slots,,,0.00,5.24,
60.920521042,S0-C4,Backend_Bound,21.08,% Slots,,,0.00,5.24,
60.920521042,S0-C4,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.38,
60.920521042,S0-C4,Bad_Speculation.Branch_Mispredicts,15.88,% Slots,,br_misp_retired.all_branches,0.00,5.24,
60.920521042,S0-C4,Backend_Bound.Memory_Bound,22.66,% Slots,,,0.00,5.24,
60.920521042,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.26,
60.920521042,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
60.920521042,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
60.920521042,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C5,Frontend_Bound,29.78,% Slots,,,0.00,5.34,
60.920521042,S0-C5,Bad_Speculation,11.06,% Slots,,,0.00,5.25,
60.920521042,S0-C5,Backend_Bound,26.44,% Slots,,,0.00,5.25,
60.920521042,S0-C5,Frontend_Bound.Frontend_Latency,19.41,% Slots,,rs_events.empty_end,0.00,5.39,
60.920521042,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.25,
60.920521042,S0-C5,Bad_Speculation.Branch_Mispredicts,10.88,% Slots,,br_misp_retired.all_branches,0.00,5.24,
60.920521042,S0-C5,Backend_Bound.Memory_Bound,17.90,% Slots,,,0.00,5.25,
60.920521042,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.26,
60.920521042,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
60.920521042,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C6,Frontend_Bound,30.58,% Slots,,,0.00,5.34,
60.920521042,S0-C6,Bad_Speculation,11.52,% Slots,,,0.00,5.25,
60.920521042,S0-C6,Backend_Bound,25.76,% Slots,,,0.00,5.25,
60.920521042,S0-C6,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.39,
60.920521042,S0-C6,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.25,
60.920521042,S0-C6,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.24,
60.920521042,S0-C6,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.24,
60.920521042,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.26,
60.920521042,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
60.920521042,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C7,Backend_Bound,34.63,% Slots,,,0.00,5.25,<==
60.920521042,S0-C7,Backend_Bound.Memory_Bound,17.29,% Slots,,,0.00,5.25,
60.920521042,S0-C7,Backend_Bound.Core_Bound,17.35,% Slots,,,0.00,5.25,
60.920521042,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
60.920521042,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S1-C0,Frontend_Bound,25.13,% Slots,,,0.00,5.33,
60.920521042,S1-C0,Bad_Speculation,13.38,% Slots,,,0.00,5.25,
60.920521042,S1-C0,Backend_Bound,31.41,% Slots,,,0.00,5.25,<==
60.920521042,S1-C0,Frontend_Bound.Frontend_Latency,17.41,% Slots,,rs_events.empty_end,0.00,5.38,
60.920521042,S1-C0,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.25,
60.920521042,S1-C0,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.25,
60.920521042,S1-C0,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.25,
60.920521042,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
60.920521042,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C1,Frontend_Bound,31.49,% Slots,,,0.00,5.34,
60.920521042,S1-C1,Bad_Speculation,12.60,% Slots,,,0.00,5.25,
60.920521042,S1-C1,Backend_Bound,26.30,% Slots,,,0.00,5.25,
60.920521042,S1-C1,Frontend_Bound.Frontend_Latency,19.41,% Slots,,rs_events.empty_end,0.00,5.38,
60.920521042,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.68,% Slots,,,0.00,5.25,
60.920521042,S1-C1,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.25,
60.920521042,S1-C1,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.25,
60.920521042,S1-C1,Backend_Bound.Core_Bound,12.92,% Slots,,,0.00,5.25,
60.920521042,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.26,
60.920521042,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
60.920521042,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.06,% Core_Clocks,,,0.00,5.26,
60.920521042,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.93,% Core_Clocks,,,0.00,5.25,
60.920521042,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.85,% Clocks,,,0.00,5.26,
60.920521042,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C2,Frontend_Bound,31.11,% Slots,,,0.00,5.33,
60.920521042,S1-C2,Bad_Speculation,11.95,% Slots,,,0.00,5.25,
60.920521042,S1-C2,Backend_Bound,28.29,% Slots,,,0.00,5.25,
60.920521042,S1-C2,Frontend_Bound.Frontend_Latency,23.79,% Slots,,rs_events.empty_end,0.00,5.38,
60.920521042,S1-C2,Bad_Speculation.Branch_Mispredicts,11.65,% Slots,,br_misp_retired.all_branches,0.00,5.25,
60.920521042,S1-C2,Backend_Bound.Memory_Bound,13.40,% Slots,,,0.00,5.25,
60.920521042,S1-C2,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.25,
60.920521042,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.25,
60.920521042,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
60.920521042,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
60.920521042,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.62,% Clocks,,,0.00,5.26,
60.920521042,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C3,Frontend_Bound,31.72,% Slots,,,0.00,5.33,
60.920521042,S1-C3,Bad_Speculation,14.16,% Slots,,,0.00,5.25,
60.920521042,S1-C3,Backend_Bound,21.07,% Slots,,,0.00,5.25,
60.920521042,S1-C3,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.37,
60.920521042,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.90,% Slots,,,0.00,5.25,
60.920521042,S1-C3,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.25,
60.920521042,S1-C3,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.25,
60.920521042,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.26,
60.920521042,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
60.920521042,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.77,% Core_Clocks,,,0.00,5.26,
60.920521042,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
60.920521042,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C4,Frontend_Bound,29.83,% Slots,,,0.00,5.33,
60.920521042,S1-C4,Bad_Speculation,16.08,% Slots,,,0.00,5.25,
60.920521042,S1-C4,Backend_Bound,19.33,% Slots,,,0.00,5.25,
60.920521042,S1-C4,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.37,
60.920521042,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.25,
60.920521042,S1-C4,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.25,
60.920521042,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.26,
60.920521042,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
60.920521042,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.05,% Core_Clocks,,,0.00,5.26,
60.920521042,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.33,% Core_Clocks,,,0.00,5.25,
60.920521042,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C5,Frontend_Bound,25.14,% Slots,,,0.00,5.32,
60.920521042,S1-C5,Bad_Speculation,14.32,% Slots,,,0.00,5.25,
60.920521042,S1-C5,Backend_Bound,28.59,% Slots,,,0.00,5.25,
60.920521042,S1-C5,Retiring,30.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.920521042,S1-C5,Frontend_Bound.Frontend_Latency,16.25,% Slots,,rs_events.empty_end,0.00,5.37,
60.920521042,S1-C5,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.24,
60.920521042,S1-C5,Backend_Bound.Memory_Bound,12.74,% Slots,,,0.00,5.25,
60.920521042,S1-C5,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.25,
60.920521042,S1-C5,Retiring.Microcode_Sequencer,1.79,% Slots,,idq.ms_uops,0.00,5.25,<==
60.920521042,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
60.920521042,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.29,% Clocks,,idq.ms_switches,0.00,5.26,
60.920521042,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S1-C6,Frontend_Bound,22.32,% Slots,,,0.00,5.32,
60.920521042,S1-C6,Bad_Speculation,13.18,% Slots,,,0.00,5.25,
60.920521042,S1-C6,Backend_Bound,30.50,% Slots,,,0.00,5.25,
60.920521042,S1-C6,Bad_Speculation.Branch_Mispredicts,13.02,% Slots,,br_misp_retired.all_branches,0.00,5.25,
60.920521042,S1-C6,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.24,
60.920521042,S1-C6,Backend_Bound.Core_Bound,18.58,% Slots,,,0.00,5.24,
60.920521042,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
60.920521042,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
60.920521042,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.21,% Clocks,,,0.00,5.26,<==
60.920521042,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S1-C7,Frontend_Bound,26.89,% Slots,,,0.00,5.32,
60.920521042,S1-C7,Bad_Speculation,12.96,% Slots,,,0.00,5.25,
60.920521042,S1-C7,Backend_Bound,25.50,% Slots,,,0.00,5.25,
60.920521042,S1-C7,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.36,
60.920521042,S1-C7,Bad_Speculation.Branch_Mispredicts,12.79,% Slots,,br_misp_retired.all_branches,0.00,5.24,
60.920521042,S1-C7,Backend_Bound.Memory_Bound,18.60,% Slots,,,0.00,5.24,
60.920521042,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.26,
60.920521042,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
60.920521042,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
60.920521042,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
60.920521042,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
60.920521042,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
62.461756455,S0-C0,Frontend_Bound,20.88,% Slots,,,0.00,5.19,
62.461756455,S0-C0,Backend_Bound,28.34,% Slots,,,0.00,5.19,<==
62.461756455,S0-C0,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.19,
62.461756455,S0-C0,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.19,
62.461756455,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.461756455,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C1,Frontend_Bound,23.21,% Slots,,,0.00,5.19,
62.461756455,S0-C1,Bad_Speculation,17.67,% Slots,,,0.00,5.19,
62.461756455,S0-C1,Backend_Bound,21.24,% Slots,,,0.00,5.19,
62.461756455,S0-C1,Frontend_Bound.Frontend_Latency,15.70,% Slots,,rs_events.empty_end,0.00,5.19,
62.461756455,S0-C1,Bad_Speculation.Branch_Mispredicts,17.51,% Slots,,br_misp_retired.all_branches,0.00,5.19,
62.461756455,S0-C1,Backend_Bound.Memory_Bound,11.85,% Slots,,,0.00,5.19,
62.461756455,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
62.461756455,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.461756455,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C2,Frontend_Bound,25.45,% Slots,,,0.00,5.19,
62.461756455,S0-C2,Bad_Speculation,20.78,% Slots,,,0.00,5.19,
62.461756455,S0-C2,Backend_Bound,24.77,% Slots,,,0.00,5.19,
62.461756455,S0-C2,Frontend_Bound.Frontend_Latency,16.00,% Slots,,rs_events.empty_end,0.00,5.19,
62.461756455,S0-C2,Bad_Speculation.Branch_Mispredicts,20.49,% Slots,,br_misp_retired.all_branches,0.00,5.19,
62.461756455,S0-C2,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.19,
62.461756455,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
62.461756455,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
62.461756455,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.461756455,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C3,Frontend_Bound,32.39,% Slots,,,0.00,5.2,<==
62.461756455,S0-C3,Bad_Speculation,16.78,% Slots,,,0.00,5.19,
62.461756455,S0-C3,Backend_Bound,22.56,% Slots,,,0.00,5.19,
62.461756455,S0-C3,Frontend_Bound.Frontend_Latency,15.34,% Slots,,rs_events.empty_end,0.00,5.19,
62.461756455,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.2,
62.461756455,S0-C3,Bad_Speculation.Branch_Mispredicts,16.56,% Slots,,br_misp_retired.all_branches,0.00,5.19,
62.461756455,S0-C3,Backend_Bound.Memory_Bound,11.21,% Slots,,,0.00,5.19,
62.461756455,S0-C3,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.19,
62.461756455,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
62.461756455,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.14,% Core_Clocks,,,0.00,5.2,
62.461756455,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.45,% Core_Clocks,,,0.00,5.45,
62.461756455,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
62.461756455,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.92,% Clocks,,,0.00,5.35,
62.461756455,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C4,Backend_Bound,42.82,% Slots,,,0.00,5.19,
62.461756455,S0-C4,Backend_Bound.Memory_Bound,27.71,% Slots,,,0.00,5.19,<==
62.461756455,S0-C4,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.19,
62.461756455,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
62.461756455,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
62.461756455,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.53,% Clocks,,,0.00,5.4,
62.461756455,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C5,Frontend_Bound,23.05,% Slots,,,0.00,5.19,
62.461756455,S0-C5,Bad_Speculation,17.78,% Slots,,,0.00,5.19,
62.461756455,S0-C5,Backend_Bound,22.79,% Slots,,,0.00,5.19,
62.461756455,S0-C5,Retiring,33.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
62.461756455,S0-C5,Frontend_Bound.Frontend_Latency,15.12,% Slots,,rs_events.empty_end,0.00,5.19,
62.461756455,S0-C5,Bad_Speculation.Branch_Mispredicts,17.45,% Slots,,br_misp_retired.all_branches,0.00,5.19,
62.461756455,S0-C5,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.19,
62.461756455,S0-C5,Retiring.Microcode_Sequencer,1.76,% Slots,,idq.ms_uops,0.00,5.2,<==
62.461756455,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.19,
62.461756455,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
62.461756455,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.19,
62.461756455,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
62.461756455,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.461756455,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C6,Backend_Bound,38.59,% Slots,,,0.00,5.19,
62.461756455,S0-C6,Backend_Bound.Memory_Bound,21.98,% Slots,,,0.00,5.19,
62.461756455,S0-C6,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.19,
62.461756455,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
62.461756455,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
62.461756455,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C7,Backend_Bound,46.82,% Slots,,,0.00,5.19,
62.461756455,S0-C7,Backend_Bound.Memory_Bound,33.92,% Slots,,,0.00,5.19,
62.461756455,S0-C7,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.19,
62.461756455,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,52.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
62.461756455,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.30,% Clocks,,,0.00,5.36,
62.461756455,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C0,Backend_Bound,30.95,% Slots,,,0.00,5.2,<==
62.461756455,S1-C0,Backend_Bound.Memory_Bound,17.29,% Slots,,,0.00,5.19,
62.461756455,S1-C0,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.19,
62.461756455,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
62.461756455,S1-C0-T0,Backend_Bound.Core_Bound.Divider,23.82,% Clocks,,arith.fpu_div_active,0.00,5.2,
62.461756455,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.15,% Clocks,,,0.00,5.35,
62.461756455,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C1,Backend_Bound,59.95,% Slots,,,0.00,5.2,
62.461756455,S1-C1,Backend_Bound.Memory_Bound,45.00,% Slots,,,0.00,5.19,<==
62.461756455,S1-C1,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.19,
62.461756455,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
62.461756455,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.461756455,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.03,% Clocks,,,0.00,5.41,
62.461756455,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C2,Bad_Speculation,14.10,% Slots,,,0.00,5.19,
62.461756455,S1-C2,Bad_Speculation.Branch_Mispredicts,13.98,% Slots,,br_misp_retired.all_branches,0.00,5.19,
62.461756455,S1-C2,Backend_Bound,37.33,% Slots,,,0.00,5.19,<==
62.461756455,S1-C2,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.19,
62.461756455,S1-C2,Backend_Bound.Core_Bound,19.28,% Slots,,,0.00,5.19,
62.461756455,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
62.461756455,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
62.461756455,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.31,% Clocks,,,0.00,5.35,
62.461756455,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C3,Backend_Bound,42.10,% Slots,,,0.00,5.19,
62.461756455,S1-C3,Backend_Bound.Memory_Bound,24.02,% Slots,,,0.00,5.19,
62.461756455,S1-C3,Backend_Bound.Core_Bound,18.08,% Slots,,,0.00,5.19,
62.461756455,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
62.461756455,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.98,% Clocks,,,0.00,5.42,
62.461756455,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C4,Frontend_Bound,25.58,% Slots,,,0.00,5.19,
62.461756455,S1-C4,Bad_Speculation,19.28,% Slots,,,0.00,5.19,
62.461756455,S1-C4,Backend_Bound,23.58,% Slots,,,0.00,5.19,
62.461756455,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.45,% Slots,,,0.00,5.19,
62.461756455,S1-C4,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.19,
62.461756455,S1-C4,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.19,
62.461756455,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.35,% Core_Clocks,,,0.00,5.19,<==
62.461756455,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
62.461756455,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
62.461756455,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C5,Backend_Bound,33.84,% Slots,,,0.00,5.19,
62.461756455,S1-C5,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.19,
62.461756455,S1-C5,Backend_Bound.Core_Bound,22.44,% Slots,,,0.00,5.19,
62.461756455,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
62.461756455,S1-C5-T0,Backend_Bound.Core_Bound.Divider,25.46,% Clocks,,arith.fpu_div_active,0.00,5.2,
62.461756455,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.13,% Clocks,,,0.00,5.36,<==
62.461756455,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C6,Backend_Bound,40.16,% Slots,,,0.00,5.19,
62.461756455,S1-C6,Backend_Bound.Memory_Bound,28.54,% Slots,,,0.00,5.19,
62.461756455,S1-C6,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.19,
62.461756455,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,20.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
62.461756455,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.81,% Clocks,,,0.00,5.36,
62.461756455,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C7,Backend_Bound,46.95,% Slots,,,0.00,5.19,<==
62.461756455,S1-C7,Backend_Bound.Memory_Bound,23.83,% Slots,,,0.00,5.19,
62.461756455,S1-C7,Backend_Bound.Core_Bound,23.12,% Slots,,,0.00,5.19,
62.461756455,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,26.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
62.461756455,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
62.461756455,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
63.82213816,S0-C0,Frontend_Bound,24.98,% Slots,,,0.00,5.29,
63.82213816,S0-C0,Backend_Bound,27.30,% Slots,,,0.00,5.29,<==
63.82213816,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.59,% Slots,,,0.00,5.03,
63.82213816,S0-C0,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.29,
63.82213816,S0-C0,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.29,
63.82213816,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.22,% Core_Clocks,,,0.00,5.29,
63.82213816,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.49,% Core_Clocks,,,0.00,5.29,
63.82213816,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
63.82213816,S0-C0-T0,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C1,Backend_Bound,39.58,% Slots,,,0.00,5.29,<==
63.82213816,S0-C1,Backend_Bound.Memory_Bound,22.08,% Slots,,,0.00,5.29,
63.82213816,S0-C1,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.29,
63.82213816,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
63.82213816,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.20,% Clocks,,,0.00,5.0,
63.82213816,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C2,Frontend_Bound,23.84,% Slots,,,0.00,5.29,
63.82213816,S0-C2,Bad_Speculation,11.10,% Slots,,,0.00,5.29,
63.82213816,S0-C2,Backend_Bound,34.91,% Slots,,,0.00,5.29,
63.82213816,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.04,
63.82213816,S0-C2,Bad_Speculation.Branch_Mispredicts,10.90,% Slots,,br_misp_retired.all_branches,0.00,5.29,
63.82213816,S0-C2,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.28,
63.82213816,S0-C2,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.28,
63.82213816,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.67,% Core_Clocks,,,0.00,5.29,
63.82213816,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.74,% Core_Clocks,,,0.00,5.29,
63.82213816,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.65,% Clocks,,,0.00,5.0,<==
63.82213816,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C3,Frontend_Bound,26.55,% Slots,,,0.00,5.29,
63.82213816,S0-C3,Bad_Speculation,15.44,% Slots,,,0.00,5.29,
63.82213816,S0-C3,Backend_Bound,29.53,% Slots,,,0.00,5.29,
63.82213816,S0-C3,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
63.82213816,S0-C3,Frontend_Bound.Frontend_Bandwidth,35.24,% Slots,,,0.00,5.03,
63.82213816,S0-C3,Bad_Speculation.Branch_Mispredicts,15.22,% Slots,,br_misp_retired.all_branches,0.00,5.29,
63.82213816,S0-C3,Backend_Bound.Core_Bound,43.97,% Slots,,,0.00,5.28,<==
63.82213816,S0-C3,Retiring.Microcode_Sequencer,5.66,% Slots,,idq.ms_uops,0.00,5.29,
63.82213816,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.29,
63.82213816,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.48,% Core_Clocks,,,0.00,5.28,
63.82213816,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
63.82213816,S0-C4,Backend_Bound,49.79,% Slots,,,0.00,5.29,
63.82213816,S0-C4,Retiring,34.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
63.82213816,S0-C4,Backend_Bound.Memory_Bound,28.07,% Slots,,,0.00,5.29,<==
63.82213816,S0-C4,Backend_Bound.Core_Bound,21.72,% Slots,,,0.00,5.29,
63.82213816,S0-C4,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.29,
63.82213816,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.75,% Clocks,,idq.ms_switches,0.00,5.29,
63.82213816,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
63.82213816,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
63.82213816,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.24,% Clocks,,,0.00,5.0,
63.82213816,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.61,% Slots,,,0.00,5.04,
63.82213816,S0-C5,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.29,
63.82213816,S0-C5,Backend_Bound.Memory_Bound,73.14,% Slots,,,0.00,5.29,<==
63.82213816,S0-C5,Bad_Speculation,14.45,% Slots,,,0.00,5.29,
63.82213816,S0-C5,Backend_Bound,38.12,% Slots,,,0.00,5.29,
63.82213816,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
63.82213816,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
63.82213816,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C6,Frontend_Bound,21.26,% Slots,,,0.00,5.29,
63.82213816,S0-C6,Backend_Bound,49.97,% Slots,,,0.00,5.29,
63.82213816,S0-C6,Frontend_Bound.Frontend_Latency,22.24,% Slots,,rs_events.empty_end,0.00,5.29,
63.82213816,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.04,% Slots,,,0.00,5.04,
63.82213816,S0-C6,Backend_Bound.Memory_Bound,60.01,% Slots,,,0.00,5.28,
63.82213816,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.29,
63.82213816,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
63.82213816,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
63.82213816,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
63.82213816,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
63.82213816,S0-C7,Frontend_Bound,20.72,% Slots,,,0.00,5.29,
63.82213816,S0-C7,Bad_Speculation,13.70,% Slots,,,0.00,5.29,
63.82213816,S0-C7,Backend_Bound,25.87,% Slots,,,0.00,5.29,
63.82213816,S0-C7,Frontend_Bound.Frontend_Bandwidth,30.08,% Slots,,,0.00,5.05,
63.82213816,S0-C7,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.29,
63.82213816,S0-C7,Backend_Bound.Memory_Bound,18.12,% Slots,,,0.00,5.29,
63.82213816,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
63.82213816,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C0,Backend_Bound,40.81,% Slots,,,0.00,5.3,
63.82213816,S1-C0,Backend_Bound.Memory_Bound,25.48,% Slots,,,0.00,5.28,<==
63.82213816,S1-C0,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.28,
63.82213816,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
63.82213816,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
63.82213816,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C1,Backend_Bound,39.87,% Slots,,,0.00,5.29,<==
63.82213816,S1-C1,Backend_Bound.Memory_Bound,19.09,% Slots,,,0.00,5.28,
63.82213816,S1-C1,Backend_Bound.Core_Bound,20.78,% Slots,,,0.00,5.28,
63.82213816,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
63.82213816,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
63.82213816,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C2,Backend_Bound,39.53,% Slots,,,0.00,5.29,
63.82213816,S1-C2,Backend_Bound.Memory_Bound,24.73,% Slots,,,0.00,5.29,
63.82213816,S1-C2,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.29,
63.82213816,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
63.82213816,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.27,% Clocks,,,0.00,5.0,
63.82213816,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C3,Backend_Bound,38.06,% Slots,,,0.00,5.29,
63.82213816,S1-C3,Backend_Bound.Memory_Bound,21.97,% Slots,,,0.00,5.29,
63.82213816,S1-C3,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.29,
63.82213816,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
63.82213816,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.92,% Clocks,,,0.00,4.99,
63.82213816,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
63.82213816,S1-C4,Backend_Bound,54.25,% Slots,,,0.00,5.29,
63.82213816,S1-C4,Backend_Bound.Memory_Bound,31.00,% Slots,,,0.00,5.29,<==
63.82213816,S1-C4,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.29,
63.82213816,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
63.82213816,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
63.82213816,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C5,Frontend_Bound,24.64,% Slots,,,0.00,5.29,
63.82213816,S1-C5,Bad_Speculation,10.41,% Slots,,,0.00,5.29,
63.82213816,S1-C5,Backend_Bound,26.57,% Slots,,,0.00,5.29,
63.82213816,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.98,% Slots,,,0.00,5.05,
63.82213816,S1-C5,Bad_Speculation.Branch_Mispredicts,10.31,% Slots,,br_misp_retired.all_branches,0.00,5.29,
63.82213816,S1-C5,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.29,
63.82213816,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.25,% Core_Clocks,,,0.00,5.29,
63.82213816,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.39,% Clocks,,,0.00,4.99,<==
63.82213816,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
63.82213816,S1-C6,Frontend_Bound,24.64,% Slots,,,0.00,5.3,
63.82213816,S1-C6,Backend_Bound,50.59,% Slots,,,0.00,5.3,
63.82213816,S1-C6,Frontend_Bound.Frontend_Latency,27.21,% Slots,,rs_events.empty_end,0.00,5.29,
63.82213816,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.29,
63.82213816,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
63.82213816,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
63.82213816,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
63.82213816,S1-C7,Backend_Bound,34.86,% Slots,,,0.00,5.3,
63.82213816,S1-C7,Backend_Bound.Memory_Bound,23.16,% Slots,,,0.00,5.29,
63.82213816,S1-C7,Backend_Bound.Core_Bound,11.70,% Slots,,,0.00,5.29,
63.82213816,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
63.82213816,S1-C7-T0,MUX,5.00,%,,,0.00,100.0,
63.82213816,S0-C0-T1,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
63.82213816,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
63.82213816,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
63.82213816,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
63.82213816,S1-C4-T1,MUX,4.99,%,,,0.00,100.0,
63.82213816,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
63.82213816,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
63.82213816,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
65.331028683,S0-C0,Frontend_Bound,23.60,% Slots,,,0.00,5.29,
65.331028683,S0-C0,Bad_Speculation,11.68,% Slots,,,0.00,5.29,
65.331028683,S0-C0,Backend_Bound,29.33,% Slots,,,0.00,5.29,<==
65.331028683,S0-C0,Frontend_Bound.Frontend_Latency,17.15,% Slots,,rs_events.empty_end,0.00,5.29,
65.331028683,S0-C0,Bad_Speculation.Branch_Mispredicts,11.34,% Slots,,br_misp_retired.all_branches,0.00,5.29,
65.331028683,S0-C0,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.29,
65.331028683,S0-C0,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.29,
65.331028683,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
65.331028683,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
65.331028683,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C1,Backend_Bound,36.13,% Slots,,,0.00,5.29,<==
65.331028683,S0-C1,Backend_Bound.Memory_Bound,16.88,% Slots,,,0.00,5.29,
65.331028683,S0-C1,Backend_Bound.Core_Bound,19.26,% Slots,,,0.00,5.29,
65.331028683,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
65.331028683,S0-C1-T0,Backend_Bound.Core_Bound.Divider,20.36,% Clocks,,arith.fpu_div_active,0.00,5.31,
65.331028683,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.00,% Clocks,,,0.00,5.04,
65.331028683,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S0-C2,Frontend_Bound,24.74,% Slots,,,0.00,5.3,
65.331028683,S0-C2,Bad_Speculation,17.20,% Slots,,,0.00,5.3,
65.331028683,S0-C2,Backend_Bound,21.26,% Slots,,,0.00,5.3,
65.331028683,S0-C2,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,0.00,5.3,
65.331028683,S0-C2,Bad_Speculation.Branch_Mispredicts,17.03,% Slots,,br_misp_retired.all_branches,0.00,5.29,
65.331028683,S0-C2,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.3,
65.331028683,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
65.331028683,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
65.331028683,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S0-C3,Frontend_Bound,33.78,% Slots,,,0.00,5.3,<==
65.331028683,S0-C3,Bad_Speculation,12.65,% Slots,,,0.00,5.3,
65.331028683,S0-C3,Backend_Bound,15.36,% Slots,,,0.00,5.3,
65.331028683,S0-C3,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.29,
65.331028683,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.93,% Slots,,,0.00,5.24,
65.331028683,S0-C3,Bad_Speculation.Branch_Mispredicts,12.36,% Slots,,br_misp_retired.all_branches,0.00,5.29,
65.331028683,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.3,
65.331028683,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
65.331028683,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.32,% Core_Clocks,,,0.00,5.31,
65.331028683,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C4,Frontend_Bound,24.91,% Slots,,,0.00,5.29,
65.331028683,S0-C4,Bad_Speculation,12.23,% Slots,,,0.00,5.29,
65.331028683,S0-C4,Backend_Bound,28.00,% Slots,,,0.00,5.29,
65.331028683,S0-C4,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.29,
65.331028683,S0-C4,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.29,
65.331028683,S0-C4,Backend_Bound.Core_Bound,18.42,% Slots,,,0.00,5.29,
65.331028683,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
65.331028683,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.36,% Clocks,,,0.00,5.04,<==
65.331028683,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C5,Frontend_Bound,36.60,% Slots,,,0.00,5.3,
65.331028683,S0-C5,Bad_Speculation,13.76,% Slots,,,0.00,5.3,
65.331028683,S0-C5,Backend_Bound,19.08,% Slots,,,0.00,5.3,
65.331028683,S0-C5,Frontend_Bound.Frontend_Latency,22.72,% Slots,,rs_events.empty_end,0.00,5.3,
65.331028683,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.95,% Slots,,,0.00,5.24,
65.331028683,S0-C5,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.3,
65.331028683,S0-C5,Backend_Bound.Memory_Bound,10.03,% Slots,,,0.00,5.3,
65.331028683,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.06,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.3,
65.331028683,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
65.331028683,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
65.331028683,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
65.331028683,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S0-C6,Frontend_Bound,28.75,% Slots,,,0.00,5.3,
65.331028683,S0-C6,Bad_Speculation,17.45,% Slots,,,0.00,5.3,
65.331028683,S0-C6,Backend_Bound,22.05,% Slots,,,0.00,5.3,
65.331028683,S0-C6,Frontend_Bound.Frontend_Latency,32.01,% Slots,,rs_events.empty_end,0.00,5.3,
65.331028683,S0-C6,Bad_Speculation.Branch_Mispredicts,17.13,% Slots,,br_misp_retired.all_branches,0.00,5.3,
65.331028683,S0-C6,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.3,
65.331028683,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.31,
65.331028683,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
65.331028683,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S0-C7,Frontend_Bound,23.00,% Slots,,,0.00,5.3,
65.331028683,S0-C7,Bad_Speculation,10.41,% Slots,,,0.00,5.3,
65.331028683,S0-C7,Backend_Bound,36.35,% Slots,,,0.00,5.3,
65.331028683,S0-C7,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.3,
65.331028683,S0-C7,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.3,
65.331028683,S0-C7,Backend_Bound.Memory_Bound,24.11,% Slots,,,0.00,5.3,
65.331028683,S0-C7,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,5.3,
65.331028683,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.3,
65.331028683,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
65.331028683,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
65.331028683,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.65,% Clocks,,,0.00,5.04,
65.331028683,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C0,Frontend_Bound,27.67,% Slots,,,0.00,5.3,
65.331028683,S1-C0,Backend_Bound,28.47,% Slots,,,0.00,5.3,
65.331028683,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.68,% Slots,,,0.00,5.23,
65.331028683,S1-C0,Backend_Bound.Core_Bound,21.93,% Slots,,,0.00,5.3,
65.331028683,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.79,% Core_Clocks,,,0.00,5.04,
65.331028683,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.47,% Clocks,,,0.00,5.04,<==
65.331028683,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C1,Backend_Bound,41.49,% Slots,,,0.00,5.3,<==
65.331028683,S1-C1,Backend_Bound.Memory_Bound,21.84,% Slots,,,0.00,5.3,
65.331028683,S1-C1,Backend_Bound.Core_Bound,19.65,% Slots,,,0.00,5.3,
65.331028683,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
65.331028683,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C2,Backend_Bound,28.41,% Slots,,,0.00,5.29,<==
65.331028683,S1-C2,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.29,
65.331028683,S1-C2,Backend_Bound.Core_Bound,16.43,% Slots,,,0.00,5.29,
65.331028683,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
65.331028683,S1-C2-T0,Backend_Bound.Core_Bound.Divider,28.76,% Clocks,,arith.fpu_div_active,0.00,5.31,
65.331028683,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.76,% Clocks,,,0.00,5.04,
65.331028683,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C3,Backend_Bound,36.99,% Slots,,,0.00,5.3,
65.331028683,S1-C3,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.3,
65.331028683,S1-C3,Backend_Bound.Core_Bound,21.88,% Slots,,,0.00,5.3,<==
65.331028683,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
65.331028683,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
65.331028683,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C4,Backend_Bound,35.57,% Slots,,,0.00,5.3,
65.331028683,S1-C4,Backend_Bound.Memory_Bound,13.96,% Slots,,,0.00,5.3,
65.331028683,S1-C4,Backend_Bound.Core_Bound,21.61,% Slots,,,0.00,5.3,<==
65.331028683,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
65.331028683,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C5,Frontend_Bound,23.93,% Slots,,,0.00,5.3,
65.331028683,S1-C5,Bad_Speculation,17.09,% Slots,,,0.00,5.3,
65.331028683,S1-C5,Backend_Bound,24.96,% Slots,,,0.00,5.3,
65.331028683,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.46,% Slots,,,0.00,5.23,
65.331028683,S1-C5,Bad_Speculation.Branch_Mispredicts,16.88,% Slots,,br_misp_retired.all_branches,0.00,5.3,
65.331028683,S1-C5,Backend_Bound.Memory_Bound,51.15,% Slots,,,0.00,5.3,
65.331028683,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.63,% Core_Clocks,,,0.00,5.04,
65.331028683,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
65.331028683,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
65.331028683,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C6,Frontend_Bound,23.00,% Slots,,,0.00,5.29,
65.331028683,S1-C6,Bad_Speculation,11.46,% Slots,,,0.00,5.29,
65.331028683,S1-C6,Backend_Bound,30.53,% Slots,,,0.00,5.29,
65.331028683,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.68,% Slots,,,0.00,5.23,
65.331028683,S1-C6,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.29,
65.331028683,S1-C6,Backend_Bound.Memory_Bound,23.09,% Slots,,,0.00,5.29,
65.331028683,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.32,% Core_Clocks,,,0.00,5.31,
65.331028683,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.90,% Core_Clocks,,,0.00,5.04,
65.331028683,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
65.331028683,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C7,Frontend_Bound,24.78,% Slots,,,0.00,5.29,
65.331028683,S1-C7,Bad_Speculation,18.76,% Slots,,,0.00,5.29,
65.331028683,S1-C7,Backend_Bound,17.56,% Slots,,,0.00,5.29,
65.331028683,S1-C7,Frontend_Bound.Frontend_Bandwidth,24.82,% Slots,,,0.00,5.29,
65.331028683,S1-C7,Bad_Speculation.Branch_Mispredicts,18.51,% Slots,,br_misp_retired.all_branches,0.00,5.29,
65.331028683,S1-C7,Backend_Bound.Core_Bound,42.46,% Slots,,,0.00,5.29,
65.331028683,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.24,% Core_Clocks,,,0.00,5.3,
65.331028683,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.11,% Core_Clocks,,,0.00,5.05,<==
65.331028683,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
65.331028683,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
65.331028683,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
65.331028683,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
65.331028683,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
66.850174955,S0-C0,Backend_Bound,34.00,% Slots,,,0.00,5.26,<==
66.850174955,S0-C0,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.26,
66.850174955,S0-C0,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.26,
66.850174955,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
66.850174955,S0-C1,Bad_Speculation,16.21,% Slots,,,0.00,5.27,
66.850174955,S0-C1,Bad_Speculation.Branch_Mispredicts,16.04,% Slots,,br_misp_retired.all_branches,0.00,5.27,
66.850174955,S0-C1,Backend_Bound,32.09,% Slots,,,0.00,5.27,
66.850174955,S0-C1,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.26,
66.850174955,S0-C1,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.26,
66.850174955,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
66.850174955,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
66.850174955,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.21,% Clocks,,,0.00,5.26,<==
66.850174955,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
66.850174955,S0-C2,Frontend_Bound,23.88,% Slots,,,0.00,5.27,
66.850174955,S0-C2,Bad_Speculation,19.68,% Slots,,,0.00,5.27,
66.850174955,S0-C2,Backend_Bound,22.52,% Slots,,,0.00,5.27,
66.850174955,S0-C2,Retiring,34.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
66.850174955,S0-C2,Frontend_Bound.Frontend_Latency,17.22,% Slots,,rs_events.empty_end,0.00,5.26,
66.850174955,S0-C2,Bad_Speculation.Branch_Mispredicts,19.49,% Slots,,br_misp_retired.all_branches,0.00,5.27,
66.850174955,S0-C2,Backend_Bound.Memory_Bound,16.20,% Slots,,,0.00,5.26,
66.850174955,S0-C2,Retiring.Microcode_Sequencer,1.10,% Slots,,idq.ms_uops,0.00,5.26,<==
66.850174955,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
66.850174955,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.90,% Clocks,,idq.ms_switches,0.00,5.26,
66.850174955,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
66.850174955,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
66.850174955,S0-C3,Bad_Speculation,15.20,% Slots,,,0.00,5.27,
66.850174955,S0-C3,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.27,
66.850174955,S0-C3,Backend_Bound,35.56,% Slots,,,0.00,5.27,<==
66.850174955,S0-C3,Backend_Bound.Memory_Bound,20.04,% Slots,,,0.00,5.27,
66.850174955,S0-C3,Backend_Bound.Core_Bound,15.52,% Slots,,,0.00,5.27,
66.850174955,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
66.850174955,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.09,% Clocks,,,0.00,5.26,
66.850174955,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
66.850174955,S0-C4,Frontend_Bound,31.66,% Slots,,,0.00,5.27,
66.850174955,S0-C4,Bad_Speculation,11.24,% Slots,,,0.00,5.27,
66.850174955,S0-C4,Backend_Bound,17.78,% Slots,,,0.00,5.27,
66.850174955,S0-C4,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.26,<==
66.850174955,S0-C4,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.26,
66.850174955,S0-C4,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.26,
66.850174955,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.26,
66.850174955,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
66.850174955,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.54,% Clocks,,,0.00,5.26,
66.850174955,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
66.850174955,S0-C5,Frontend_Bound,28.53,% Slots,,,0.00,5.26,
66.850174955,S0-C5,Bad_Speculation,13.57,% Slots,,,0.00,5.26,
66.850174955,S0-C5,Backend_Bound,28.77,% Slots,,,0.00,5.26,
66.850174955,S0-C5,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.26,
66.850174955,S0-C5,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.26,
66.850174955,S0-C5,Backend_Bound.Memory_Bound,22.10,% Slots,,,0.00,5.26,<==
66.850174955,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.850174955,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
66.850174955,S0-C6,Frontend_Bound,21.63,% Slots,,,0.00,5.26,
66.850174955,S0-C6,Backend_Bound,36.07,% Slots,,,0.00,5.26,<==
66.850174955,S0-C6,Frontend_Bound.Frontend_Latency,15.25,% Slots,,rs_events.empty_end,0.00,5.26,
66.850174955,S0-C6,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.26,
66.850174955,S0-C6,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.26,
66.850174955,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.850174955,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.42,% Clocks,,,0.00,5.27,
66.850174955,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
66.850174955,S0-C7,Frontend_Bound,23.59,% Slots,,,0.00,5.26,
66.850174955,S0-C7,Bad_Speculation,15.25,% Slots,,,0.00,5.26,
66.850174955,S0-C7,Backend_Bound,32.40,% Slots,,,0.00,5.26,<==
66.850174955,S0-C7,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.26,
66.850174955,S0-C7,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.26,
66.850174955,S0-C7,Backend_Bound.Memory_Bound,14.90,% Slots,,,0.00,5.26,
66.850174955,S0-C7,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.26,
66.850174955,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.26,
66.850174955,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.850174955,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
66.850174955,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.26,
66.850174955,S1-C0,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.26,
66.850174955,S1-C0,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.26,
66.850174955,S1-C0,Backend_Bound,32.33,% Slots,,,0.00,5.26,<==
66.850174955,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.95,% Core_Clocks,,,0.00,5.26,
66.850174955,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.79,% Core_Clocks,,,0.00,5.27,
66.850174955,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.27,
66.850174955,S1-C1,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.26,
66.850174955,S1-C1,Backend_Bound.Core_Bound,19.11,% Slots,,,0.00,5.26,
66.850174955,S1-C1,Backend_Bound,33.94,% Slots,,,0.00,5.27,<==
66.850174955,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.46,% Core_Clocks,,,0.00,5.26,
66.850174955,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.12,% Core_Clocks,,,0.00,5.26,
66.850174955,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
66.850174955,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.44,% Clocks,,,0.00,5.26,
66.850174955,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C2,Backend_Bound,34.42,% Slots,,,0.00,5.26,<==
66.850174955,S1-C2,Backend_Bound.Memory_Bound,17.86,% Slots,,,0.00,5.26,
66.850174955,S1-C2,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.26,
66.850174955,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.58,% Clocks,,,0.00,5.26,
66.850174955,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C3,Frontend_Bound,23.78,% Slots,,,0.00,5.27,
66.850174955,S1-C3,Backend_Bound,27.41,% Slots,,,0.00,5.27,
66.850174955,S1-C3,Retiring,41.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
66.850174955,S1-C3,Frontend_Bound.Frontend_Latency,16.20,% Slots,,rs_events.empty_end,0.00,5.26,
66.850174955,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.30,% Slots,,,0.00,5.26,
66.850174955,S1-C3,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.26,
66.850174955,S1-C3,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.26,<==
66.850174955,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.26,
66.850174955,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
66.850174955,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.26,
66.850174955,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.29,% Core_Clocks,,,0.00,5.27,
66.850174955,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
66.850174955,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C4,Backend_Bound,51.34,% Slots,,,0.00,5.26,<==
66.850174955,S1-C4,Backend_Bound.Memory_Bound,26.30,% Slots,,,0.00,5.26,
66.850174955,S1-C4,Backend_Bound.Core_Bound,25.03,% Slots,,,0.00,5.26,
66.850174955,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.99,% Clocks,,,0.00,5.27,
66.850174955,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C5,Frontend_Bound,29.22,% Slots,,,0.00,5.26,
66.850174955,S1-C5,Backend_Bound,33.30,% Slots,,,0.00,5.26,
66.850174955,S1-C5,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.26,
66.850174955,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.43,% Slots,,,0.00,5.26,
66.850174955,S1-C5,Backend_Bound.Memory_Bound,13.16,% Slots,,,0.00,5.26,
66.850174955,S1-C5,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.26,
66.850174955,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
66.850174955,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.54,% Core_Clocks,,,0.00,5.27,
66.850174955,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.62,% Core_Clocks,,,0.00,5.26,
66.850174955,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
66.850174955,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.98,% Clocks,,,0.00,5.27,<==
66.850174955,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C6,Frontend_Bound,23.50,% Slots,,,0.00,5.26,
66.850174955,S1-C6,Bad_Speculation,13.33,% Slots,,,0.00,5.26,
66.850174955,S1-C6,Backend_Bound,31.69,% Slots,,,0.00,5.26,
66.850174955,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.34,% Slots,,,0.00,5.26,
66.850174955,S1-C6,Bad_Speculation.Branch_Mispredicts,13.15,% Slots,,br_misp_retired.all_branches,0.00,5.26,
66.850174955,S1-C6,Backend_Bound.Memory_Bound,22.52,% Slots,,,0.00,5.26,
66.850174955,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.77,% Core_Clocks,,,0.00,5.27,
66.850174955,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.05,% Core_Clocks,,,0.00,5.26,
66.850174955,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
66.850174955,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
66.850174955,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C7,Frontend_Bound,23.15,% Slots,,,0.00,5.26,
66.850174955,S1-C7,Backend_Bound,49.71,% Slots,,,0.00,5.26,
66.850174955,S1-C7,Retiring,31.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
66.850174955,S1-C7,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.26,
66.850174955,S1-C7,Backend_Bound.Memory_Bound,21.99,% Slots,,,0.00,5.26,
66.850174955,S1-C7,Backend_Bound.Core_Bound,27.72,% Slots,,,0.00,5.26,<==
66.850174955,S1-C7,Retiring.Microcode_Sequencer,1.88,% Slots,,idq.ms_uops,0.00,5.26,
66.850174955,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.26,
66.850174955,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.850174955,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.07,% Clocks,,idq.ms_switches,0.00,5.26,
66.850174955,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
66.850174955,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
66.850174955,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
66.850174955,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
66.850174955,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
66.850174955,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
66.850174955,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
66.850174955,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
68.333037004,S0-C0,Frontend_Bound,23.25,% Slots,,,0.00,5.12,
68.333037004,S0-C0,Bad_Speculation,10.80,% Slots,,,0.00,5.12,
68.333037004,S0-C0,Backend_Bound,35.85,% Slots,,,0.00,5.12,<==
68.333037004,S0-C0,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.12,
68.333037004,S0-C0,Backend_Bound.Memory_Bound,18.61,% Slots,,,0.00,5.12,
68.333037004,S0-C0,Backend_Bound.Core_Bound,17.24,% Slots,,,0.00,5.12,
68.333037004,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.333037004,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C1,Backend_Bound,34.93,% Slots,,,0.00,5.13,
68.333037004,S0-C1,Backend_Bound.Memory_Bound,11.84,% Slots,,,0.00,5.13,
68.333037004,S0-C1,Backend_Bound.Core_Bound,23.10,% Slots,,,0.00,5.13,
68.333037004,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.333037004,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.23,% Clocks,,,0.00,5.39,<==
68.333037004,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
68.333037004,S0-C2,Backend_Bound,53.30,% Slots,,,0.00,5.12,
68.333037004,S0-C2,Backend_Bound.Memory_Bound,41.57,% Slots,,,0.00,5.12,<==
68.333037004,S0-C2,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.12,
68.333037004,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.333037004,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
68.333037004,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
68.333037004,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.03,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,
68.333037004,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.95,% Clocks,,,0.00,5.39,
68.333037004,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C3,Frontend_Bound,26.92,% Slots,,,0.00,5.13,
68.333037004,S0-C3,Bad_Speculation,18.18,% Slots,,,0.00,5.13,
68.333037004,S0-C3,Backend_Bound,22.46,% Slots,,,0.00,5.13,
68.333037004,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.26,% Slots,,,0.00,5.13,
68.333037004,S0-C3,Bad_Speculation.Branch_Mispredicts,18.04,% Slots,,br_misp_retired.all_branches,0.00,5.13,
68.333037004,S0-C3,Backend_Bound.Memory_Bound,32.06,% Slots,,,0.00,5.13,
68.333037004,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.47,% Core_Clocks,,,0.00,5.13,<==
68.333037004,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.91,% Core_Clocks,,,0.00,5.4,
68.333037004,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
68.333037004,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
68.333037004,S0-C4,Frontend_Bound,25.78,% Slots,,,0.00,5.13,
68.333037004,S0-C4,Backend_Bound,35.78,% Slots,,,0.00,5.13,
68.333037004,S0-C4,Retiring,26.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
68.333037004,S0-C4,Frontend_Bound.Frontend_Latency,24.05,% Slots,,rs_events.empty_end,0.00,5.13,
68.333037004,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.58,% Slots,,,0.00,5.13,
68.333037004,S0-C4,Retiring.Microcode_Sequencer,4.28,% Slots,,idq.ms_uops,0.00,5.4,
68.333037004,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
68.333037004,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.4,
68.333037004,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.35,% Core_Clocks,,,0.00,5.13,
68.333037004,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.333037004,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.68,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.64,
68.333037004,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
68.333037004,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,26.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
68.333037004,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C5,Frontend_Bound,37.85,% Slots,,,0.00,5.13,
68.333037004,S0-C5,Backend_Bound,36.47,% Slots,,,0.00,5.13,
68.333037004,S0-C5,Frontend_Bound.Frontend_Latency,44.79,% Slots,,rs_events.empty_end,0.00,5.13,
68.333037004,S0-C5,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.13,
68.333037004,S0-C5,Backend_Bound.Core_Bound,25.31,% Slots,,,0.00,5.13,
68.333037004,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
68.333037004,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
68.333037004,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C6,Frontend_Bound,33.71,% Slots,,,0.00,5.13,<==
68.333037004,S0-C6,Backend_Bound,14.76,% Slots,,,0.00,5.13,
68.333037004,S0-C6,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.12,
68.333037004,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.13,
68.333037004,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.4,
68.333037004,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
68.333037004,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.64,% Core_Clocks,,,0.00,5.13,
68.333037004,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
68.333037004,S0-C7,Frontend_Bound,30.20,% Slots,,,0.00,5.13,
68.333037004,S0-C7,Bad_Speculation,17.25,% Slots,,,0.00,5.13,
68.333037004,S0-C7,Backend_Bound,23.06,% Slots,,,0.00,5.13,
68.333037004,S0-C7,Frontend_Bound.Frontend_Latency,15.04,% Slots,,rs_events.empty_end,0.00,5.13,
68.333037004,S0-C7,Bad_Speculation.Branch_Mispredicts,16.92,% Slots,,br_misp_retired.all_branches,0.00,5.13,
68.333037004,S0-C7,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.13,
68.333037004,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.4,
68.333037004,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
68.333037004,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.333037004,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
68.333037004,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C0,Frontend_Bound,42.72,% Slots,,,0.00,5.13,
68.333037004,S1-C0,Backend_Bound,29.73,% Slots,,,0.00,5.13,
68.333037004,S1-C0,Frontend_Bound.Frontend_Latency,25.33,% Slots,,rs_events.empty_end,0.00,5.13,
68.333037004,S1-C0,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.12,
68.333037004,S1-C0,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.12,
68.333037004,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
68.333037004,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
68.333037004,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C1,Backend_Bound,46.70,% Slots,,,0.00,5.13,
68.333037004,S1-C1,Backend_Bound.Memory_Bound,30.78,% Slots,,,0.00,5.13,
68.333037004,S1-C1,Backend_Bound.Core_Bound,15.92,% Slots,,,0.00,5.13,
68.333037004,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
68.333037004,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C2,Backend_Bound,50.46,% Slots,,,0.00,5.13,
68.333037004,S1-C2,Retiring,30.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
68.333037004,S1-C2,Backend_Bound.Memory_Bound,21.56,% Slots,,,0.00,5.13,
68.333037004,S1-C2,Backend_Bound.Core_Bound,28.91,% Slots,,,0.00,5.13,<==
68.333037004,S1-C2,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.4,
68.333037004,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.4,
68.333037004,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,20.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
68.333037004,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C3,Bad_Speculation,14.91,% Slots,,,0.00,5.13,
68.333037004,S1-C3,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.13,
68.333037004,S1-C3,Backend_Bound,38.87,% Slots,,,0.00,5.13,
68.333037004,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.333037004,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
68.333037004,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C4,Frontend_Bound,35.65,% Slots,,,0.00,5.12,
68.333037004,S1-C4,Bad_Speculation,11.70,% Slots,,,0.00,5.12,
68.333037004,S1-C4,Backend_Bound,28.69,% Slots,,,0.00,5.12,
68.333037004,S1-C4,Frontend_Bound.Frontend_Latency,25.11,% Slots,,rs_events.empty_end,0.00,5.12,<==
68.333037004,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.51,% Slots,,,0.00,5.12,
68.333037004,S1-C4,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.12,
68.333037004,S1-C4,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.12,
68.333037004,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.39,
68.333037004,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
68.333037004,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.60,% Core_Clocks,,,0.00,5.13,
68.333037004,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.75,% Core_Clocks,,,0.00,5.4,
68.333037004,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C5,Frontend_Bound,24.41,% Slots,,,0.00,5.13,
68.333037004,S1-C5,Backend_Bound,34.20,% Slots,,,0.00,5.13,
68.333037004,S1-C5,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
68.333037004,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.05,% Slots,,,0.00,5.13,
68.333037004,S1-C5,Backend_Bound.Memory_Bound,21.18,% Slots,,,0.00,5.12,
68.333037004,S1-C5,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.12,
68.333037004,S1-C5,Retiring.Microcode_Sequencer,7.49,% Slots,,idq.ms_uops,0.00,5.4,
68.333037004,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.4,
68.333037004,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.93,% Core_Clocks,,,0.00,5.13,
68.333037004,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
68.333037004,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C6,Frontend_Bound,24.44,% Slots,,,0.00,5.13,
68.333037004,S1-C6,Backend_Bound,38.88,% Slots,,,0.00,5.13,
68.333037004,S1-C6,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.13,
68.333037004,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.13,
68.333037004,S1-C6,Backend_Bound.Memory_Bound,28.71,% Slots,,,0.00,5.13,
68.333037004,S1-C6,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.13,
68.333037004,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.4,
68.333037004,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
68.333037004,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.66,% Core_Clocks,,,0.00,5.13,
68.333037004,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.54,% Core_Clocks,,,0.00,5.4,
68.333037004,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
68.333037004,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C7,Frontend_Bound,36.05,% Slots,,,0.00,5.13,
68.333037004,S1-C7,Bad_Speculation,11.44,% Slots,,,0.00,5.13,
68.333037004,S1-C7,Backend_Bound,28.65,% Slots,,,0.00,5.13,
68.333037004,S1-C7,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
68.333037004,S1-C7,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.13,<==
68.333037004,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.13,
68.333037004,S1-C7,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.13,
68.333037004,S1-C7,Backend_Bound.Memory_Bound,31.35,% Slots,,,0.00,5.13,
68.333037004,S1-C7,Retiring.Microcode_Sequencer,3.16,% Slots,,idq.ms_uops,0.00,5.4,
68.333037004,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,0.00,5.4,
68.333037004,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
68.333037004,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.04,% Clocks,,idq.ms_switches,0.00,5.4,
68.333037004,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
68.333037004,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
68.333037004,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
68.333037004,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
68.333037004,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
69.791200642,S0-C0,Frontend_Bound,25.98,% Slots,,,0.00,5.21,
69.791200642,S0-C0,Bad_Speculation,18.03,% Slots,,,0.00,5.21,
69.791200642,S0-C0,Backend_Bound,21.79,% Slots,,,0.00,5.21,
69.791200642,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.78,% Slots,,,0.00,5.21,
69.791200642,S0-C0,Bad_Speculation.Branch_Mispredicts,17.86,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S0-C0,Backend_Bound.Memory_Bound,23.98,% Slots,,,0.00,5.21,
69.791200642,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.57,% Core_Clocks,,,0.00,5.21,<==
69.791200642,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
69.791200642,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C1,Backend_Bound,35.96,% Slots,,,0.00,5.21,
69.791200642,S0-C1,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.21,
69.791200642,S0-C1,Backend_Bound.Core_Bound,24.13,% Slots,,,0.00,5.21,
69.791200642,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
69.791200642,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.07,% Clocks,,,0.00,5.21,<==
69.791200642,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S0-C2,Backend_Bound,45.31,% Slots,,,0.00,5.21,
69.791200642,S0-C2,Backend_Bound.Memory_Bound,31.88,% Slots,,,0.00,5.21,
69.791200642,S0-C2,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.21,
69.791200642,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.49,<==
69.791200642,S0-C2-T0,Backend_Bound.Core_Bound.Divider,24.90,% Clocks,,arith.fpu_div_active,0.00,5.21,
69.791200642,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S0-C3,Frontend_Bound,26.64,% Slots,,,0.00,5.21,
69.791200642,S0-C3,Bad_Speculation,15.71,% Slots,,,0.00,5.21,
69.791200642,S0-C3,Backend_Bound,29.27,% Slots,,,0.00,5.21,<==
69.791200642,S0-C3,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S0-C3,Bad_Speculation.Branch_Mispredicts,15.59,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S0-C3,Backend_Bound.Memory_Bound,16.23,% Slots,,,0.00,5.21,
69.791200642,S0-C3,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.21,
69.791200642,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.21,
69.791200642,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
69.791200642,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
69.791200642,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C4,Frontend_Bound,34.38,% Slots,,,0.00,5.2,
69.791200642,S0-C4,Bad_Speculation,14.85,% Slots,,,0.00,5.2,
69.791200642,S0-C4,Backend_Bound,22.20,% Slots,,,0.00,5.2,
69.791200642,S0-C4,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.2,
69.791200642,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.2,
69.791200642,S0-C4,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.2,
69.791200642,S0-C4,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.2,
69.791200642,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.21,
69.791200642,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
69.791200642,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.54,% Core_Clocks,,,0.00,5.21,
69.791200642,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.95,% Core_Clocks,,,0.00,5.21,
69.791200642,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
69.791200642,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C5,Frontend_Bound,31.54,% Slots,,,0.00,5.21,
69.791200642,S0-C5,Bad_Speculation,18.61,% Slots,,,0.00,5.21,
69.791200642,S0-C5,Backend_Bound,19.05,% Slots,,,0.00,5.21,
69.791200642,S0-C5,Frontend_Bound.Frontend_Latency,25.41,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S0-C5,Bad_Speculation.Branch_Mispredicts,18.43,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S0-C5,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.21,
69.791200642,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
69.791200642,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
69.791200642,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
69.791200642,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C6,Frontend_Bound,35.73,% Slots,,,0.00,5.21,<==
69.791200642,S0-C6,Bad_Speculation,12.09,% Slots,,,0.00,5.21,
69.791200642,S0-C6,Backend_Bound,14.68,% Slots,,,0.00,5.21,
69.791200642,S0-C6,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.00,% Slots,,,0.00,5.21,
69.791200642,S0-C6,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S0-C6,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.21,
69.791200642,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.21,
69.791200642,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
69.791200642,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.20,% Core_Clocks,,,0.00,5.21,
69.791200642,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
69.791200642,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C7,Frontend_Bound,35.70,% Slots,,,0.00,5.21,<==
69.791200642,S0-C7,Bad_Speculation,18.52,% Slots,,,0.00,5.21,
69.791200642,S0-C7,Backend_Bound,16.39,% Slots,,,0.00,5.21,
69.791200642,S0-C7,Frontend_Bound.Frontend_Latency,17.43,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.55,% Slots,,,0.00,5.21,
69.791200642,S0-C7,Bad_Speculation.Branch_Mispredicts,18.38,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S0-C7,Backend_Bound.Memory_Bound,14.26,% Slots,,,0.00,5.21,
69.791200642,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.21,
69.791200642,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
69.791200642,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.38,% Core_Clocks,,,0.00,5.21,
69.791200642,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.88,% Core_Clocks,,,0.00,5.21,
69.791200642,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
69.791200642,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C0,Frontend_Bound,40.11,% Slots,,,0.00,5.21,
69.791200642,S1-C0,Bad_Speculation,14.28,% Slots,,,0.00,5.21,
69.791200642,S1-C0,Backend_Bound,17.03,% Slots,,,0.00,5.21,
69.791200642,S1-C0,Frontend_Bound.Frontend_Latency,32.43,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.22,% Slots,,,0.00,5.21,
69.791200642,S1-C0,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C0,Backend_Bound.Memory_Bound,11.12,% Slots,,,0.00,5.21,
69.791200642,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.21,
69.791200642,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
69.791200642,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
69.791200642,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
69.791200642,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.2,
69.791200642,S1-C1,Bad_Speculation.Branch_Mispredicts,11.04,% Slots,,br_misp_retired.all_branches,0.00,5.2,
69.791200642,S1-C1,Backend_Bound.Memory_Bound,39.61,% Slots,,,0.00,5.2,
69.791200642,S1-C1,Bad_Speculation,12.63,% Slots,,,0.00,5.2,
69.791200642,S1-C1,Backend_Bound,47.80,% Slots,,,0.00,5.2,
69.791200642,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.61,% Core_Clocks,,,0.00,5.21,
69.791200642,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.07,% Core_Clocks,,,0.00,5.21,
69.791200642,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,26.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
69.791200642,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.48,
69.791200642,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
69.791200642,S1-C2,Frontend_Bound,29.80,% Slots,,,0.00,5.21,<==
69.791200642,S1-C2,Bad_Speculation,16.95,% Slots,,,0.00,5.21,
69.791200642,S1-C2,Backend_Bound,22.76,% Slots,,,0.00,5.21,
69.791200642,S1-C2,Frontend_Bound.Frontend_Latency,16.72,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.46,% Slots,,,0.00,5.21,
69.791200642,S1-C2,Bad_Speculation.Branch_Mispredicts,16.80,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C2,Backend_Bound.Memory_Bound,14.42,% Slots,,,0.00,5.21,
69.791200642,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.21,
69.791200642,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.55,% Core_Clocks,,,0.00,5.21,
69.791200642,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.63,% Core_Clocks,,,0.00,5.21,
69.791200642,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
69.791200642,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
69.791200642,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C3,Frontend_Bound,29.77,% Slots,,,0.00,5.21,<==
69.791200642,S1-C3,Bad_Speculation,17.57,% Slots,,,0.00,5.21,
69.791200642,S1-C3,Backend_Bound,20.17,% Slots,,,0.00,5.21,
69.791200642,S1-C3,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.21,% Slots,,,0.00,5.21,
69.791200642,S1-C3,Bad_Speculation.Branch_Mispredicts,17.42,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C3,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.21,
69.791200642,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.21,
69.791200642,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
69.791200642,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.16,% Core_Clocks,,,0.00,5.21,
69.791200642,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.57,% Core_Clocks,,,0.00,5.21,
69.791200642,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
69.791200642,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
69.791200642,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
69.791200642,S1-C4,Frontend_Bound,30.54,% Slots,,,0.00,5.21,
69.791200642,S1-C4,Bad_Speculation,16.11,% Slots,,,0.00,5.21,
69.791200642,S1-C4,Backend_Bound,23.17,% Slots,,,0.00,5.21,
69.791200642,S1-C4,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S1-C4,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C4,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.21,
69.791200642,S1-C4,Backend_Bound.Core_Bound,11.16,% Slots,,,0.00,5.21,
69.791200642,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.21,
69.791200642,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
69.791200642,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
69.791200642,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
69.791200642,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C5,Frontend_Bound,37.71,% Slots,,,0.00,5.21,
69.791200642,S1-C5,Bad_Speculation,14.67,% Slots,,,0.00,5.21,
69.791200642,S1-C5,Backend_Bound,18.69,% Slots,,,0.00,5.21,
69.791200642,S1-C5,Frontend_Bound.Frontend_Latency,28.09,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S1-C5,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C5,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.21,
69.791200642,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.21,
69.791200642,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
69.791200642,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
69.791200642,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
69.791200642,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C6,Frontend_Bound,33.65,% Slots,,,0.00,5.21,<==
69.791200642,S1-C6,Bad_Speculation,17.85,% Slots,,,0.00,5.21,
69.791200642,S1-C6,Backend_Bound,16.14,% Slots,,,0.00,5.21,
69.791200642,S1-C6,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.58,% Slots,,,0.00,5.21,
69.791200642,S1-C6,Bad_Speculation.Branch_Mispredicts,17.63,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C6,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.21,
69.791200642,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.21,
69.791200642,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.91,% Core_Clocks,,,0.00,5.21,
69.791200642,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.14,% Core_Clocks,,,0.00,5.21,
69.791200642,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
69.791200642,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
69.791200642,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C7,Frontend_Bound,32.66,% Slots,,,0.00,5.21,
69.791200642,S1-C7,Bad_Speculation,16.32,% Slots,,,0.00,5.21,
69.791200642,S1-C7,Backend_Bound,16.76,% Slots,,,0.00,5.21,
69.791200642,S1-C7,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.21,
69.791200642,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.21,% Slots,,,0.00,5.21,
69.791200642,S1-C7,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.21,
69.791200642,S1-C7,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.21,
69.791200642,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.21,
69.791200642,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
69.791200642,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.03,% Core_Clocks,,,0.00,5.22,
69.791200642,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
69.791200642,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
69.791200642,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
69.791200642,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
69.791200642,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
69.791200642,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
69.791200642,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
69.791200642,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
69.791200642,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
69.791200642,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
69.791200642,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
69.791200642,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
71.315987612,S0-C0,Frontend_Bound,25.81,% Slots,,,0.00,5.25,
71.315987612,S0-C0,Bad_Speculation,14.21,% Slots,,,0.00,5.25,
71.315987612,S0-C0,Backend_Bound,29.13,% Slots,,,0.00,5.25,
71.315987612,S0-C0,Retiring,28.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
71.315987612,S0-C0,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.24,
71.315987612,S0-C0,Bad_Speculation.Branch_Mispredicts,13.93,% Slots,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C0,Backend_Bound.Memory_Bound,24.48,% Slots,,,0.00,5.24,
71.315987612,S0-C0,Retiring.Microcode_Sequencer,3.53,% Slots,,idq.ms_uops,0.00,5.24,
71.315987612,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.71,% Clocks,,idq.ms_switches,0.00,5.25,
71.315987612,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
71.315987612,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C1,Backend_Bound,35.22,% Slots,,,0.00,5.25,
71.315987612,S0-C1,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.25,
71.315987612,S0-C1,Backend_Bound.Core_Bound,23.81,% Slots,,,0.00,5.25,
71.315987612,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
71.315987612,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.79,% Clocks,,,0.00,5.24,<==
71.315987612,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C2,Frontend_Bound,27.33,% Slots,,,0.00,5.26,
71.315987612,S0-C2,Bad_Speculation,10.02,% Slots,,,0.00,5.26,
71.315987612,S0-C2,Backend_Bound,37.38,% Slots,,,0.00,5.26,
71.315987612,S0-C2,Retiring,32.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
71.315987612,S0-C2,Frontend_Bound.Frontend_Latency,22.10,% Slots,,rs_events.empty_end,0.00,5.24,
71.315987612,S0-C2,Bad_Speculation.Branch_Mispredicts,9.88,% Slots,,br_misp_retired.all_branches,0.00,5.26,
71.315987612,S0-C2,Backend_Bound.Memory_Bound,27.88,% Slots,,,0.00,5.24,<==
71.315987612,S0-C2,Retiring.Microcode_Sequencer,2.82,% Slots,,idq.ms_uops,0.00,5.25,
71.315987612,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.25,
71.315987612,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,0.00,5.25,
71.315987612,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
71.315987612,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
71.315987612,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C3,Frontend_Bound,24.28,% Slots,,,0.00,5.26,
71.315987612,S0-C3,Bad_Speculation,12.42,% Slots,,,0.00,5.25,
71.315987612,S0-C3,Backend_Bound,33.73,% Slots,,,0.00,5.25,<==
71.315987612,S0-C3,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,0.00,5.24,
71.315987612,S0-C3,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C3,Backend_Bound.Memory_Bound,17.05,% Slots,,,0.00,5.24,
71.315987612,S0-C3,Backend_Bound.Core_Bound,16.68,% Slots,,,0.00,5.24,
71.315987612,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.25,
71.315987612,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
71.315987612,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
71.315987612,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C4,Frontend_Bound,24.20,% Slots,,,0.00,5.25,
71.315987612,S0-C4,Bad_Speculation,17.50,% Slots,,,0.00,5.25,
71.315987612,S0-C4,Backend_Bound,24.12,% Slots,,,0.00,5.25,
71.315987612,S0-C4,Retiring,32.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
71.315987612,S0-C4,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.24,
71.315987612,S0-C4,Bad_Speculation.Branch_Mispredicts,17.29,% Slots,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C4,Backend_Bound.Memory_Bound,22.47,% Slots,,,0.00,5.24,
71.315987612,S0-C4,Retiring.Microcode_Sequencer,1.70,% Slots,,idq.ms_uops,0.00,5.25,<==
71.315987612,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.98,% Clocks,,idq.ms_switches,0.00,5.25,
71.315987612,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
71.315987612,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C5,Frontend_Bound,24.73,% Slots,,,0.00,5.25,
71.315987612,S0-C5,Bad_Speculation,14.59,% Slots,,,0.00,5.25,
71.315987612,S0-C5,Backend_Bound,23.98,% Slots,,,0.00,5.25,
71.315987612,S0-C5,Frontend_Bound.Frontend_Latency,16.16,% Slots,,rs_events.empty_end,0.00,5.25,<==
71.315987612,S0-C5,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C5,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.25,
71.315987612,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.24,
71.315987612,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C6,Frontend_Bound,28.07,% Slots,,,0.00,5.25,
71.315987612,S0-C6,Bad_Speculation,12.63,% Slots,,,0.00,5.25,
71.315987612,S0-C6,Backend_Bound,27.70,% Slots,,,0.00,5.25,
71.315987612,S0-C6,Retiring,29.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
71.315987612,S0-C6,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.25,
71.315987612,S0-C6,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C6,Backend_Bound.Memory_Bound,19.34,% Slots,,,0.00,5.24,
71.315987612,S0-C6,Retiring.Microcode_Sequencer,1.64,% Slots,,idq.ms_uops,0.00,5.25,<==
71.315987612,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
71.315987612,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.08,% Clocks,,idq.ms_switches,0.00,5.25,
71.315987612,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
71.315987612,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C7,Frontend_Bound,27.46,% Slots,,,0.00,5.26,
71.315987612,S0-C7,Bad_Speculation,12.98,% Slots,,,0.00,5.26,
71.315987612,S0-C7,Backend_Bound,28.91,% Slots,,,0.00,5.26,
71.315987612,S0-C7,Retiring,30.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
71.315987612,S0-C7,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.24,
71.315987612,S0-C7,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.26,
71.315987612,S0-C7,Backend_Bound.Memory_Bound,24.25,% Slots,,,0.00,5.24,
71.315987612,S0-C7,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.25,<==
71.315987612,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.24,
71.315987612,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.27,% Clocks,,idq.ms_switches,0.00,5.24,
71.315987612,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
71.315987612,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C0,Frontend_Bound,24.39,% Slots,,,0.00,5.25,
71.315987612,S1-C0,Bad_Speculation,14.10,% Slots,,,0.00,5.25,
71.315987612,S1-C0,Backend_Bound,24.69,% Slots,,,0.00,5.25,
71.315987612,S1-C0,Frontend_Bound.Frontend_Latency,19.86,% Slots,,rs_events.empty_end,0.00,5.24,
71.315987612,S1-C0,Bad_Speculation.Branch_Mispredicts,13.84,% Slots,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S1-C0,Backend_Bound.Memory_Bound,21.90,% Slots,,,0.00,5.24,
71.315987612,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
71.315987612,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
71.315987612,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C1,Frontend_Bound,21.45,% Slots,,,0.00,5.25,
71.315987612,S1-C1,Backend_Bound,32.96,% Slots,,,0.00,5.25,
71.315987612,S1-C1,Backend_Bound.Memory_Bound,21.11,% Slots,,,0.00,5.25,<==
71.315987612,S1-C1,Backend_Bound.Core_Bound,11.85,% Slots,,,0.00,5.25,
71.315987612,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
71.315987612,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
71.315987612,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C2,Frontend_Bound,31.42,% Slots,,,0.00,5.25,
71.315987612,S1-C2,Backend_Bound,28.79,% Slots,,,0.00,5.25,
71.315987612,S1-C2,Retiring,29.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
71.315987612,S1-C2,Frontend_Bound.Frontend_Latency,29.67,% Slots,,rs_events.empty_end,0.00,5.24,<==
71.315987612,S1-C2,Backend_Bound.Memory_Bound,19.38,% Slots,,,0.00,5.24,
71.315987612,S1-C2,Retiring.Microcode_Sequencer,1.41,% Slots,,idq.ms_uops,0.00,5.25,
71.315987612,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.11,% Clocks,,idq.ms_switches,0.00,5.25,
71.315987612,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
71.315987612,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C3,Frontend_Bound,25.49,% Slots,,,0.00,5.25,
71.315987612,S1-C3,Backend_Bound,30.25,% Slots,,,0.00,5.25,
71.315987612,S1-C3,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,0.00,5.24,
71.315987612,S1-C3,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.24,
71.315987612,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,23.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
71.315987612,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C4,Backend_Bound,40.74,% Slots,,,0.00,5.25,
71.315987612,S1-C4,Backend_Bound.Memory_Bound,23.74,% Slots,,,0.00,5.25,<==
71.315987612,S1-C4,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.25,
71.315987612,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
71.315987612,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
71.315987612,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.05,% Clocks,,,0.00,5.24,
71.315987612,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C5,Frontend_Bound,22.40,% Slots,,,0.00,5.24,
71.315987612,S1-C5,Bad_Speculation,12.77,% Slots,,,0.00,5.24,
71.315987612,S1-C5,Backend_Bound,29.52,% Slots,,,0.00,5.24,
71.315987612,S1-C5,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,5.24,
71.315987612,S1-C5,Backend_Bound.Memory_Bound,17.39,% Slots,,,0.00,5.24,<==
71.315987612,S1-C5,Backend_Bound.Core_Bound,12.13,% Slots,,,0.00,5.24,
71.315987612,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
71.315987612,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C6,Frontend_Bound,25.75,% Slots,,,0.00,5.25,
71.315987612,S1-C6,Backend_Bound,32.91,% Slots,,,0.00,5.25,<==
71.315987612,S1-C6,Backend_Bound.Memory_Bound,16.90,% Slots,,,0.00,5.25,
71.315987612,S1-C6,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.25,
71.315987612,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
71.315987612,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
71.315987612,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C7,Frontend_Bound,30.38,% Slots,,,0.00,5.25,
71.315987612,S1-C7,Backend_Bound,29.63,% Slots,,,0.00,5.25,
71.315987612,S1-C7,Retiring,31.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
71.315987612,S1-C7,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.25,
71.315987612,S1-C7,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.25,
71.315987612,S1-C7,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.25,
71.315987612,S1-C7,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.24,<==
71.315987612,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
71.315987612,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.24,
71.315987612,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
71.315987612,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
71.315987612,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
71.315987612,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C0,Frontend_Bound,20.88,% Slots,,,0.00,5.24,
72.764863527,S0-C0,Bad_Speculation,21.20,% Slots,,,0.00,5.24,
72.764863527,S0-C0,Backend_Bound,19.68,% Slots,,,0.00,5.24,
72.764863527,S0-C0,Bad_Speculation.Branch_Mispredicts,20.89,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
72.764863527,S0-C0,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.24,
72.764863527,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C1,Backend_Bound,36.59,% Slots,,,0.00,5.24,
72.764863527,S0-C1,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.24,
72.764863527,S0-C1,Backend_Bound.Core_Bound,23.68,% Slots,,,0.00,5.24,
72.764863527,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
72.764863527,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.67,% Clocks,,,0.00,5.24,<==
72.764863527,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C2,Backend_Bound,54.90,% Slots,,,0.00,5.24,<==
72.764863527,S0-C2,Backend_Bound.Memory_Bound,29.68,% Slots,,,0.00,5.24,
72.764863527,S0-C2,Backend_Bound.Core_Bound,25.22,% Slots,,,0.00,5.24,
72.764863527,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
72.764863527,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C3,Frontend_Bound,23.27,% Slots,,,0.00,5.24,<==
72.764863527,S0-C3,Bad_Speculation,21.12,% Slots,,,0.00,5.24,
72.764863527,S0-C3,Backend_Bound,20.78,% Slots,,,0.00,5.24,
72.764863527,S0-C3,Bad_Speculation.Branch_Mispredicts,20.84,% Slots,,br_misp_retired.all_branches,0.00,5.24,
72.764863527,S0-C3,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.24,
72.764863527,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
72.764863527,S0-C4,Backend_Bound,48.87,% Slots,,,0.00,5.24,
72.764863527,S0-C4,Backend_Bound.Memory_Bound,27.17,% Slots,,,0.00,5.24,
72.764863527,S0-C4,Backend_Bound.Core_Bound,21.71,% Slots,,,0.00,5.24,
72.764863527,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,24.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
72.764863527,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
72.764863527,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
72.764863527,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C5,Frontend_Bound,25.92,% Slots,,,0.00,5.24,
72.764863527,S0-C5,Backend_Bound,24.67,% Slots,,,0.00,5.24,
72.764863527,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.91,% Slots,,,0.00,5.24,<==
72.764863527,S0-C5,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.24,
72.764863527,S0-C5,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.24,
72.764863527,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
72.764863527,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C6,Backend_Bound,44.65,% Slots,,,0.00,5.24,
72.764863527,S0-C6,Backend_Bound.Memory_Bound,30.82,% Slots,,,0.00,5.24,
72.764863527,S0-C6,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.24,
72.764863527,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
72.764863527,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C7,Bad_Speculation,12.86,% Slots,,,0.00,5.24,
72.764863527,S0-C7,Bad_Speculation.Branch_Mispredicts,11.70,% Slots,,br_misp_retired.all_branches,0.00,5.24,
72.764863527,S0-C7,Backend_Bound,38.58,% Slots,,,0.00,5.24,<==
72.764863527,S0-C7,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.24,
72.764863527,S0-C7,Backend_Bound.Core_Bound,21.63,% Slots,,,0.00,5.24,
72.764863527,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
72.764863527,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.41,% Clocks,,,0.00,5.24,
72.764863527,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C0,Frontend_Bound,20.43,% Slots,,,0.00,5.23,
72.764863527,S1-C0,Bad_Speculation,12.41,% Slots,,,0.00,5.23,
72.764863527,S1-C0,Backend_Bound,37.26,% Slots,,,0.00,5.23,
72.764863527,S1-C0,Retiring,32.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
72.764863527,S1-C0,Frontend_Bound.Frontend_Latency,20.90,% Slots,,rs_events.empty_end,0.00,5.23,
72.764863527,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.23,
72.764863527,S1-C0,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.23,
72.764863527,S1-C0,Backend_Bound.Memory_Bound,32.94,% Slots,,,0.00,5.23,<==
72.764863527,S1-C0,Retiring.Microcode_Sequencer,4.57,% Slots,,idq.ms_uops,0.00,5.24,
72.764863527,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.26,
72.764863527,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
72.764863527,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.26,
72.764863527,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.66,% Core_Clocks,,,0.00,5.26,
72.764863527,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
72.764863527,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
72.764863527,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C1,Backend_Bound,44.29,% Slots,,,0.00,5.24,
72.764863527,S1-C1,Backend_Bound.Memory_Bound,29.27,% Slots,,,0.00,5.24,
72.764863527,S1-C1,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.24,
72.764863527,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
72.764863527,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.41,% Clocks,,,0.00,5.25,
72.764863527,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C2,Backend_Bound,50.16,% Slots,,,0.00,5.23,
72.764863527,S1-C2,Backend_Bound.Memory_Bound,30.77,% Slots,,,0.00,5.23,
72.764863527,S1-C2,Backend_Bound.Core_Bound,19.39,% Slots,,,0.00,5.23,
72.764863527,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
72.764863527,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
72.764863527,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
72.764863527,S1-C3,Backend_Bound,43.18,% Slots,,,0.00,5.24,
72.764863527,S1-C3,Backend_Bound.Memory_Bound,27.68,% Slots,,,0.00,5.24,
72.764863527,S1-C3,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.24,
72.764863527,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
72.764863527,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
72.764863527,S1-C3-T0,Backend_Bound.Core_Bound.Divider,23.95,% Clocks,,arith.fpu_div_active,0.00,5.53,
72.764863527,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C4,Backend_Bound,70.49,% Slots,,,0.00,5.24,
72.764863527,S1-C4,Backend_Bound.Memory_Bound,52.62,% Slots,,,0.00,5.24,<==
72.764863527,S1-C4,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.24,
72.764863527,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.15,% Clocks,,,0.00,5.24,
72.764863527,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C5,Frontend_Bound,24.91,% Slots,,,0.00,5.24,
72.764863527,S1-C5,Bad_Speculation,13.49,% Slots,,,0.00,5.24,
72.764863527,S1-C5,Backend_Bound,27.32,% Slots,,,0.00,5.24,
72.764863527,S1-C5,Retiring,27.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
72.764863527,S1-C5,Frontend_Bound.Frontend_Latency,22.67,% Slots,,rs_events.empty_end,0.00,5.24,
72.764863527,S1-C5,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.24,
72.764863527,S1-C5,Backend_Bound.Memory_Bound,32.34,% Slots,,,0.00,5.24,
72.764863527,S1-C5,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.24,<==
72.764863527,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.25,
72.764863527,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
72.764863527,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.25,
72.764863527,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
72.764863527,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
72.764863527,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C6,Backend_Bound,57.94,% Slots,,,0.00,5.24,
72.764863527,S1-C6,Backend_Bound.Memory_Bound,40.51,% Slots,,,0.00,5.24,
72.764863527,S1-C6,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.24,
72.764863527,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
72.764863527,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
72.764863527,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C7,Frontend_Bound,23.33,% Slots,,,0.00,5.23,
72.764863527,S1-C7,Bad_Speculation,16.48,% Slots,,,0.00,5.23,
72.764863527,S1-C7,Backend_Bound,26.84,% Slots,,,0.00,5.23,
72.764863527,S1-C7,Retiring,36.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
72.764863527,S1-C7,Frontend_Bound.Frontend_Latency,19.24,% Slots,,rs_events.empty_end,0.00,5.23,
72.764863527,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.23,
72.764863527,S1-C7,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.23,
72.764863527,S1-C7,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.23,
72.764863527,S1-C7,Retiring.Microcode_Sequencer,2.72,% Slots,,idq.ms_uops,0.00,5.25,<==
72.764863527,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
72.764863527,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.76,% Clocks,,idq.ms_switches,0.00,5.25,
72.764863527,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.65,% Core_Clocks,,,0.00,5.25,
72.764863527,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
72.764863527,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
72.764863527,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
72.764863527,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
72.764863527,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
72.764863527,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
72.764863527,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
72.764863527,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
74.286398218,S0-C0,Frontend_Bound,30.71,% Slots,,,0.00,5.26,
74.286398218,S0-C0,Backend_Bound,22.99,% Slots,,,0.00,5.26,
74.286398218,S0-C0,Retiring,42.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
74.286398218,S0-C0,Frontend_Bound.Frontend_Latency,21.07,% Slots,,rs_events.empty_end,0.00,5.26,
74.286398218,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.78,% Slots,,,0.00,5.26,
74.286398218,S0-C0,Backend_Bound.Memory_Bound,15.32,% Slots,,,0.00,5.26,
74.286398218,S0-C0,Retiring.Microcode_Sequencer,3.52,% Slots,,idq.ms_uops,0.00,5.27,<==
74.286398218,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.27,
74.286398218,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
74.286398218,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.94,% Clocks,,idq.ms_switches,0.00,5.27,
74.286398218,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.00,% Core_Clocks,,,0.00,5.26,
74.286398218,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C1,Backend_Bound,36.26,% Slots,,,0.00,5.26,
74.286398218,S0-C1,Backend_Bound.Memory_Bound,12.74,% Slots,,,0.00,5.26,
74.286398218,S0-C1,Backend_Bound.Core_Bound,23.52,% Slots,,,0.00,5.26,
74.286398218,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
74.286398218,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.18,% Clocks,,,0.00,5.26,<==
74.286398218,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
74.286398218,S0-C2,Backend_Bound,50.40,% Slots,,,0.00,5.26,
74.286398218,S0-C2,Backend_Bound.Memory_Bound,37.09,% Slots,,,0.00,5.26,<==
74.286398218,S0-C2,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.26,
74.286398218,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
74.286398218,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
74.286398218,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.55,% Clocks,,,0.00,5.26,
74.286398218,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C3,Backend_Bound,47.40,% Slots,,,0.00,5.26,
74.286398218,S0-C3,Retiring,34.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
74.286398218,S0-C3,Backend_Bound.Memory_Bound,26.84,% Slots,,,0.00,5.26,<==
74.286398218,S0-C3,Backend_Bound.Core_Bound,20.56,% Slots,,,0.00,5.26,
74.286398218,S0-C3,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.26,
74.286398218,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.27,
74.286398218,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
74.286398218,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
74.286398218,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C4,Backend_Bound,57.41,% Slots,,,0.00,5.26,
74.286398218,S0-C4,Retiring,24.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
74.286398218,S0-C4,Backend_Bound.Memory_Bound,41.11,% Slots,,,0.00,5.26,
74.286398218,S0-C4,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.26,
74.286398218,S0-C4,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.26,
74.286398218,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.97,% Clocks,,idq.ms_switches,0.00,5.27,
74.286398218,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,19.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
74.286398218,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C5,Backend_Bound,33.52,% Slots,,,0.00,5.26,<==
74.286398218,S0-C5,Backend_Bound.Memory_Bound,17.41,% Slots,,,0.00,5.26,
74.286398218,S0-C5,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.26,
74.286398218,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
74.286398218,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.44,% Clocks,,,0.00,5.26,
74.286398218,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C6,Frontend_Bound,21.82,% Slots,,,0.00,5.27,
74.286398218,S0-C6,Bad_Speculation,22.14,% Slots,,,0.00,5.27,
74.286398218,S0-C6,Backend_Bound,21.29,% Slots,,,0.00,5.27,
74.286398218,S0-C6,Retiring,27.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
74.286398218,S0-C6,Bad_Speculation.Branch_Mispredicts,21.79,% Slots,,br_misp_retired.all_branches,0.00,5.27,
74.286398218,S0-C6,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.26,
74.286398218,S0-C6,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.27,<==
74.286398218,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.72,% Clocks,,idq.ms_switches,0.00,5.27,
74.286398218,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C7,Backend_Bound,30.44,% Slots,,,0.00,5.26,<==
74.286398218,S0-C7,Backend_Bound.Memory_Bound,14.54,% Slots,,,0.00,5.26,
74.286398218,S0-C7,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.26,
74.286398218,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
74.286398218,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.51,% Clocks,,,0.00,5.26,
74.286398218,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S1-C0,Backend_Bound,46.39,% Slots,,,0.00,5.27,<==
74.286398218,S1-C0,Retiring,35.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
74.286398218,S1-C0,Backend_Bound.Memory_Bound,23.92,% Slots,,,0.00,5.26,
74.286398218,S1-C0,Backend_Bound.Core_Bound,22.48,% Slots,,,0.00,5.26,
74.286398218,S1-C0,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.26,
74.286398218,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,0.00,5.27,
74.286398218,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
74.286398218,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
74.286398218,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S1-C1,Backend_Bound,38.41,% Slots,,,0.00,5.26,
74.286398218,S1-C1,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.26,
74.286398218,S1-C1,Backend_Bound.Core_Bound,23.22,% Slots,,,0.00,5.26,
74.286398218,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
74.286398218,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.62,% Clocks,,,0.00,5.26,<==
74.286398218,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S1-C2,Backend_Bound,55.46,% Slots,,,0.00,5.26,
74.286398218,S1-C2,Retiring,32.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
74.286398218,S1-C2,Backend_Bound.Memory_Bound,30.75,% Slots,,,0.00,5.26,<==
74.286398218,S1-C2,Backend_Bound.Core_Bound,24.72,% Slots,,,0.00,5.26,
74.286398218,S1-C2,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.26,
74.286398218,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.27,
74.286398218,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
74.286398218,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
74.286398218,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.10,% Slots,,,0.00,5.26,
74.286398218,S1-C3,Backend_Bound.Memory_Bound,19.41,% Slots,,,0.00,5.26,
74.286398218,S1-C3,Backend_Bound.Core_Bound,28.64,% Slots,,,0.00,5.26,<==
74.286398218,S1-C3,Backend_Bound,48.05,% Slots,,,0.00,5.27,
74.286398218,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.95,% Core_Clocks,,,0.00,5.27,
74.286398218,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.35,% Core_Clocks,,,0.00,5.27,
74.286398218,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
74.286398218,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
74.286398218,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S1-C4,Backend_Bound,44.84,% Slots,,,0.00,5.26,
74.286398218,S1-C4,Retiring,36.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
74.286398218,S1-C4,Backend_Bound.Memory_Bound,27.28,% Slots,,,0.00,5.26,
74.286398218,S1-C4,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.26,
74.286398218,S1-C4,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.26,
74.286398218,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.53,% Clocks,,idq.ms_switches,0.00,5.27,
74.286398218,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,21.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
74.286398218,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.75,% Clocks,,,0.00,5.26,
74.286398218,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C5,Backend_Bound,52.54,% Slots,,,0.00,5.26,
74.286398218,S1-C5,Backend_Bound.Memory_Bound,30.71,% Slots,,,0.00,5.26,
74.286398218,S1-C5,Backend_Bound.Core_Bound,21.83,% Slots,,,0.00,5.26,
74.286398218,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
74.286398218,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C6,Backend_Bound,43.42,% Slots,,,0.00,5.26,
74.286398218,S1-C6,Retiring,31.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
74.286398218,S1-C6,Backend_Bound.Memory_Bound,43.12,% Slots,,,0.00,5.26,
74.286398218,S1-C6,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.26,
74.286398218,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.53,% Clocks,,idq.ms_switches,0.00,5.26,
74.286398218,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,43.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
74.286398218,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S1-C7,Backend_Bound,39.46,% Slots,,,0.00,5.26,<==
74.286398218,S1-C7,Backend_Bound.Memory_Bound,17.24,% Slots,,,0.00,5.26,
74.286398218,S1-C7,Backend_Bound.Core_Bound,22.22,% Slots,,,0.00,5.26,
74.286398218,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
74.286398218,S1-C7-T0,Backend_Bound.Core_Bound.Divider,25.05,% Clocks,,arith.fpu_div_active,0.00,5.27,
74.286398218,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
74.286398218,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
74.286398218,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
74.286398218,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
74.286398218,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
75.760185376,S0-C0,Backend_Bound,42.95,% Slots,,,0.00,5.42,
75.760185376,S0-C0,Backend_Bound.Memory_Bound,29.00,% Slots,,,0.00,5.15,
75.760185376,S0-C0,Backend_Bound.Core_Bound,13.95,% Slots,,,0.00,5.15,
75.760185376,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
75.760185376,S0-C0-T0,Backend_Bound.Core_Bound.Divider,22.40,% Clocks,,arith.fpu_div_active,0.00,5.15,
75.760185376,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.87,% Clocks,,,0.00,5.27,
75.760185376,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
75.760185376,S0-C1,Backend_Bound,36.27,% Slots,,,0.00,5.42,
75.760185376,S0-C1,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.15,
75.760185376,S0-C1,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.15,
75.760185376,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
75.760185376,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.55,% Clocks,,,0.00,5.27,<==
75.760185376,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C2,Frontend_Bound,30.79,% Slots,,,0.00,5.43,<==
75.760185376,S0-C2,Bad_Speculation,13.36,% Slots,,,0.00,5.43,
75.760185376,S0-C2,Backend_Bound,18.02,% Slots,,,0.00,5.43,
75.760185376,S0-C2,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.42,
75.760185376,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.43,
75.760185376,S0-C2,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.15,
75.760185376,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.43,% Core_Clocks,,,0.00,5.15,
75.760185376,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.57,% Core_Clocks,,,0.00,5.43,
75.760185376,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C3,Frontend_Bound,30.43,% Slots,,,0.00,5.42,<==
75.760185376,S0-C3,Bad_Speculation,17.06,% Slots,,,0.00,5.42,
75.760185376,S0-C3,Backend_Bound,20.88,% Slots,,,0.00,5.42,
75.760185376,S0-C3,Bad_Speculation.Branch_Mispredicts,16.89,% Slots,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S0-C3,Backend_Bound.Memory_Bound,11.60,% Slots,,,0.00,5.15,
75.760185376,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
75.760185376,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
75.760185376,S0-C4,Frontend_Bound,23.90,% Slots,,,0.00,5.42,
75.760185376,S0-C4,Backend_Bound,32.89,% Slots,,,0.00,5.42,
75.760185376,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.22,% Slots,,,0.00,5.42,
75.760185376,S0-C4,Backend_Bound.Memory_Bound,34.40,% Slots,,,0.00,5.15,
75.760185376,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.30,% Core_Clocks,,,0.00,5.15,
75.760185376,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.12,% Core_Clocks,,,0.00,5.43,
75.760185376,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,19.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
75.760185376,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C5,Frontend_Bound,40.65,% Slots,,,0.00,5.42,<==
75.760185376,S0-C5,Bad_Speculation,14.61,% Slots,,,0.00,5.42,
75.760185376,S0-C5,Backend_Bound,19.70,% Slots,,,0.00,5.42,
75.760185376,S0-C5,Retiring,23.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
75.760185376,S0-C5,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.42,
75.760185376,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.89,% Slots,,,0.00,5.42,
75.760185376,S0-C5,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S0-C5,Backend_Bound.Core_Bound,10.55,% Slots,,,0.00,5.15,
75.760185376,S0-C5,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,0.00,5.16,
75.760185376,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.90,% Clocks,,,0.00,5.15,
75.760185376,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.31,% Clocks,,idq.ms_switches,0.00,5.15,
75.760185376,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.61,% Core_Clocks,,,0.00,5.15,
75.760185376,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
75.760185376,S0-C6,Frontend_Bound,25.53,% Slots,,,0.00,5.42,
75.760185376,S0-C6,Bad_Speculation,16.14,% Slots,,,0.00,5.42,
75.760185376,S0-C6,Backend_Bound,24.70,% Slots,,,0.00,5.42,
75.760185376,S0-C6,Frontend_Bound.Frontend_Bandwidth,37.49,% Slots,,,0.00,5.42,
75.760185376,S0-C6,Bad_Speculation.Branch_Mispredicts,15.86,% Slots,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S0-C6,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.15,
75.760185376,S0-C6,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.15,
75.760185376,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.96,% Core_Clocks,,,0.00,5.15,<==
75.760185376,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.54,% Core_Clocks,,,0.00,5.42,
75.760185376,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
75.760185376,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.67,% Clocks,,,0.00,5.29,
75.760185376,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C7,Frontend_Bound,33.32,% Slots,,,0.00,5.42,
75.760185376,S0-C7,Bad_Speculation,17.40,% Slots,,,0.00,5.42,
75.760185376,S0-C7,Backend_Bound,17.83,% Slots,,,0.00,5.42,
75.760185376,S0-C7,Frontend_Bound.Frontend_Latency,20.65,% Slots,,rs_events.empty_end,0.00,5.42,
75.760185376,S0-C7,Bad_Speculation.Branch_Mispredicts,17.23,% Slots,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
75.760185376,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
75.760185376,S1-C0,Backend_Bound,32.19,% Slots,,,0.00,5.42,
75.760185376,S1-C0,Backend_Bound.Memory_Bound,21.44,% Slots,,,0.00,5.15,
75.760185376,S1-C0,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.15,
75.760185376,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
75.760185376,S1-C0-T0,Backend_Bound.Core_Bound.Divider,21.51,% Clocks,,arith.fpu_div_active,0.00,5.15,
75.760185376,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.24,% Clocks,,,0.00,5.29,
75.760185376,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C1,Backend_Bound,28.51,% Slots,,,0.00,5.42,<==
75.760185376,S1-C1,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.15,
75.760185376,S1-C1,Backend_Bound.Core_Bound,12.79,% Slots,,,0.00,5.15,
75.760185376,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
75.760185376,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.42,
75.760185376,S1-C2,Backend_Bound.Memory_Bound,24.32,% Slots,,,0.00,5.15,
75.760185376,S1-C2,Backend_Bound,30.70,% Slots,,,0.00,5.42,
75.760185376,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.68,% Core_Clocks,,,0.00,5.15,
75.760185376,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.29,% Core_Clocks,,,0.00,5.42,
75.760185376,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
75.760185376,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C3,Frontend_Bound,20.92,% Slots,,,0.00,5.42,
75.760185376,S1-C3,Bad_Speculation,15.88,% Slots,,,0.00,5.42,
75.760185376,S1-C3,Backend_Bound,29.93,% Slots,,,0.00,5.42,
75.760185376,S1-C3,Frontend_Bound.Frontend_Latency,18.67,% Slots,,rs_events.empty_end,0.00,5.42,
75.760185376,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.09,% Slots,,,0.00,5.42,
75.760185376,S1-C3,Bad_Speculation.Branch_Mispredicts,15.75,% Slots,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S1-C3,Backend_Bound.Core_Bound,47.85,% Slots,,,0.00,5.15,<==
75.760185376,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.64,% Core_Clocks,,,0.00,5.15,
75.760185376,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.46,% Core_Clocks,,,0.00,5.42,
75.760185376,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C4,Backend_Bound,41.30,% Slots,,,0.00,5.42,<==
75.760185376,S1-C4,Backend_Bound.Memory_Bound,21.80,% Slots,,,0.00,5.15,
75.760185376,S1-C4,Backend_Bound.Core_Bound,19.50,% Slots,,,0.00,5.15,
75.760185376,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
75.760185376,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
75.760185376,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
75.760185376,S1-C5,Backend_Bound,42.05,% Slots,,,0.00,5.42,
75.760185376,S1-C5,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.15,
75.760185376,S1-C5,Backend_Bound.Core_Bound,12.15,% Slots,,,0.00,5.15,
75.760185376,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
75.760185376,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C6,Frontend_Bound,28.90,% Slots,,,0.00,5.42,
75.760185376,S1-C6,Bad_Speculation,16.85,% Slots,,,0.00,5.42,
75.760185376,S1-C6,Backend_Bound,20.40,% Slots,,,0.00,5.42,
75.760185376,S1-C6,Frontend_Bound.Frontend_Bandwidth,79.42,% Slots,,,0.00,5.42,
75.760185376,S1-C6,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.15,
75.760185376,S1-C6,Backend_Bound.Memory_Bound,37.46,% Slots,,,0.00,5.15,
75.760185376,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.12,% Core_Clocks,,,0.00,5.15,<==
75.760185376,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
75.760185376,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
75.760185376,S1-C7,Backend_Bound,38.02,% Slots,,,0.00,5.42,
75.760185376,S1-C7,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.15,<==
75.760185376,S1-C7,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.15,
75.760185376,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
75.760185376,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
75.760185376,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.10,% Clocks,,,0.00,5.29,
75.760185376,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
75.760185376,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
75.760185376,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
75.760185376,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
75.760185376,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
75.760185376,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
75.760185376,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
77.296324181,S0-C0,Backend_Bound,37.14,% Slots,,,0.00,5.2,
77.296324181,S0-C0,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.2,
77.296324181,S0-C0,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.2,
77.296324181,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
77.296324181,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C1,Frontend_Bound,20.11,% Slots,,,0.00,5.2,
77.296324181,S0-C1,Backend_Bound,26.65,% Slots,,,0.00,5.2,
77.296324181,S0-C1,Backend_Bound.Memory_Bound,17.94,% Slots,,,0.00,5.2,
77.296324181,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
77.296324181,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C2,Frontend_Bound,30.15,% Slots,,,0.00,5.2,<==
77.296324181,S0-C2,Bad_Speculation,12.28,% Slots,,,0.00,5.2,
77.296324181,S0-C2,Backend_Bound,20.82,% Slots,,,0.00,5.2,
77.296324181,S0-C2,Frontend_Bound.Frontend_Latency,15.97,% Slots,,rs_events.empty_end,0.00,5.2,
77.296324181,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.2,
77.296324181,S0-C2,Bad_Speculation.Branch_Mispredicts,11.87,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S0-C2,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.2,
77.296324181,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.47,
77.296324181,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
77.296324181,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.36,% Core_Clocks,,,0.00,5.22,
77.296324181,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
77.296324181,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C3,Frontend_Bound,35.80,% Slots,,,0.00,5.2,
77.296324181,S0-C3,Bad_Speculation,14.44,% Slots,,,0.00,5.2,
77.296324181,S0-C3,Backend_Bound,17.70,% Slots,,,0.00,5.2,
77.296324181,S0-C3,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.2,
77.296324181,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.28,% Slots,,,0.00,5.2,
77.296324181,S0-C3,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S0-C3,Backend_Bound.Memory_Bound,10.61,% Slots,,,0.00,5.2,
77.296324181,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.47,
77.296324181,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
77.296324181,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.85,% Core_Clocks,,,0.00,5.21,
77.296324181,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
77.296324181,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
77.296324181,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C4,Frontend_Bound,32.40,% Slots,,,0.00,5.2,
77.296324181,S0-C4,Bad_Speculation,19.32,% Slots,,,0.00,5.2,
77.296324181,S0-C4,Backend_Bound,20.07,% Slots,,,0.00,5.2,
77.296324181,S0-C4,Frontend_Bound.Frontend_Latency,16.02,% Slots,,rs_events.empty_end,0.00,5.2,
77.296324181,S0-C4,Bad_Speculation.Branch_Mispredicts,18.99,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S0-C4,Backend_Bound.Memory_Bound,11.96,% Slots,,,0.00,5.2,
77.296324181,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.46,
77.296324181,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
77.296324181,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C5,Frontend_Bound,30.04,% Slots,,,0.00,5.2,<==
77.296324181,S0-C5,Bad_Speculation,18.84,% Slots,,,0.00,5.2,
77.296324181,S0-C5,Backend_Bound,15.44,% Slots,,,0.00,5.2,
77.296324181,S0-C5,Retiring,27.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
77.296324181,S0-C5,Frontend_Bound.Frontend_Latency,17.70,% Slots,,rs_events.empty_end,0.00,5.2,
77.296324181,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.23,% Slots,,,0.00,5.2,
77.296324181,S0-C5,Bad_Speculation.Branch_Mispredicts,18.50,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S0-C5,Backend_Bound.Memory_Bound,18.57,% Slots,,,0.00,5.2,
77.296324181,S0-C5,Retiring.Microcode_Sequencer,2.02,% Slots,,idq.ms_uops,0.00,5.46,
77.296324181,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.46,
77.296324181,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
77.296324181,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.80,% Clocks,,idq.ms_switches,0.00,5.46,
77.296324181,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.64,% Core_Clocks,,,0.00,5.22,
77.296324181,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C6,Frontend_Bound,22.33,% Slots,,,0.00,5.2,
77.296324181,S0-C6,Bad_Speculation,20.93,% Slots,,,0.00,5.2,
77.296324181,S0-C6,Backend_Bound,22.50,% Slots,,,0.00,5.2,
77.296324181,S0-C6,Retiring,31.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
77.296324181,S0-C6,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.2,
77.296324181,S0-C6,Bad_Speculation.Branch_Mispredicts,20.66,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S0-C6,Backend_Bound.Memory_Bound,29.50,% Slots,,,0.00,5.2,
77.296324181,S0-C6,Retiring.Microcode_Sequencer,1.16,% Slots,,idq.ms_uops,0.00,5.46,<==
77.296324181,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.48,
77.296324181,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
77.296324181,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.48,
77.296324181,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
77.296324181,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C7,Backend_Bound,30.85,% Slots,,,0.00,5.2,
77.296324181,S0-C7,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.2,
77.296324181,S0-C7,Backend_Bound.Core_Bound,20.09,% Slots,,,0.00,5.2,
77.296324181,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
77.296324181,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.08,% Clocks,,,0.00,5.2,<==
77.296324181,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C0,Frontend_Bound,34.25,% Slots,,,0.00,5.2,
77.296324181,S1-C0,Bad_Speculation,11.28,% Slots,,,0.00,5.2,
77.296324181,S1-C0,Backend_Bound,24.60,% Slots,,,0.00,5.2,
77.296324181,S1-C0,Retiring,26.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
77.296324181,S1-C0,Frontend_Bound.Frontend_Latency,28.15,% Slots,,rs_events.empty_end,0.00,5.2,<==
77.296324181,S1-C0,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S1-C0,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.2,
77.296324181,S1-C0,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.2,
77.296324181,S1-C0,Retiring.Microcode_Sequencer,1.92,% Slots,,idq.ms_uops,0.00,5.46,
77.296324181,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.47,
77.296324181,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
77.296324181,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.47,
77.296324181,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
77.296324181,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.29,% Clocks,,,0.00,5.2,
77.296324181,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C1,Frontend_Bound,20.49,% Slots,,,0.00,5.2,
77.296324181,S1-C1,Backend_Bound,31.45,% Slots,,,0.00,5.2,
77.296324181,S1-C1,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.2,
77.296324181,S1-C1,Backend_Bound.Core_Bound,13.08,% Slots,,,0.00,5.2,
77.296324181,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
77.296324181,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.81,% Clocks,,,0.00,5.21,
77.296324181,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C2,Backend_Bound,37.18,% Slots,,,0.00,5.21,
77.296324181,S1-C2,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.2,
77.296324181,S1-C2,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.2,
77.296324181,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
77.296324181,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.83,% Clocks,,,0.00,5.2,<==
77.296324181,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C3,Bad_Speculation,12.94,% Slots,,,0.00,5.2,
77.296324181,S1-C3,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S1-C3,Backend_Bound,28.31,% Slots,,,0.00,5.2,
77.296324181,S1-C3,Backend_Bound.Memory_Bound,28.79,% Slots,,,0.00,5.2,
77.296324181,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
77.296324181,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
77.296324181,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C4,Backend_Bound,36.83,% Slots,,,0.00,5.2,
77.296324181,S1-C4,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.2,
77.296324181,S1-C4,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.2,<==
77.296324181,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
77.296324181,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C5,Frontend_Bound,26.49,% Slots,,,0.00,5.2,
77.296324181,S1-C5,Bad_Speculation,12.73,% Slots,,,0.00,5.2,
77.296324181,S1-C5,Backend_Bound,24.05,% Slots,,,0.00,5.2,
77.296324181,S1-C5,Retiring,31.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
77.296324181,S1-C5,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.2,
77.296324181,S1-C5,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S1-C5,Backend_Bound.Memory_Bound,11.33,% Slots,,,0.00,5.2,
77.296324181,S1-C5,Backend_Bound.Core_Bound,12.72,% Slots,,,0.00,5.2,
77.296324181,S1-C5,Retiring.Microcode_Sequencer,0.49,% Slots,,idq.ms_uops,0.00,5.47,<==
77.296324181,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
77.296324181,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.94,% Clocks,,idq.ms_switches,0.00,5.47,
77.296324181,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
77.296324181,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
77.296324181,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
77.296324181,S1-C6,Frontend_Bound,22.00,% Slots,,,0.00,5.2,
77.296324181,S1-C6,Backend_Bound,28.82,% Slots,,,0.00,5.2,<==
77.296324181,S1-C6,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.2,
77.296324181,S1-C6,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.2,
77.296324181,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
77.296324181,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C7,Frontend_Bound,32.51,% Slots,,,0.00,5.21,
77.296324181,S1-C7,Bad_Speculation,14.82,% Slots,,,0.00,5.21,
77.296324181,S1-C7,Backend_Bound,21.30,% Slots,,,0.00,5.21,
77.296324181,S1-C7,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.2,
77.296324181,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.61,% Slots,,,0.00,5.21,
77.296324181,S1-C7,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.2,
77.296324181,S1-C7,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.2,
77.296324181,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.47,
77.296324181,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
77.296324181,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.24,% Core_Clocks,,,0.00,5.22,
77.296324181,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.64,% Core_Clocks,,,0.00,5.21,
77.296324181,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
77.296324181,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
77.296324181,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C0,Bad_Speculation,10.03,% Slots,,,0.00,5.21,
78.834642207,S0-C0,Bad_Speculation.Branch_Mispredicts,9.85,% Slots,,br_misp_retired.all_branches,0.00,5.2,
78.834642207,S0-C0,Backend_Bound,39.71,% Slots,,,0.00,5.21,
78.834642207,S0-C0,Backend_Bound.Memory_Bound,29.29,% Slots,,,0.00,5.21,
78.834642207,S0-C0,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.21,
78.834642207,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
78.834642207,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.70,% Clocks,,,0.00,5.2,
78.834642207,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
78.834642207,S0-C1,Backend_Bound,51.46,% Slots,,,0.00,5.21,
78.834642207,S0-C1,Retiring,23.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
78.834642207,S0-C1,Backend_Bound.Memory_Bound,51.01,% Slots,,,0.00,5.21,
78.834642207,S0-C1,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.2,
78.834642207,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.21,
78.834642207,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
78.834642207,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.22,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.84,
78.834642207,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
78.834642207,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,27.58,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.47,<==
78.834642207,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C2,Frontend_Bound,31.50,% Slots,,,0.00,5.21,
78.834642207,S0-C2,Bad_Speculation,11.15,% Slots,,,0.00,5.21,
78.834642207,S0-C2,Backend_Bound,17.63,% Slots,,,0.00,5.21,
78.834642207,S0-C2,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.2,<==
78.834642207,S0-C2,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.2,
78.834642207,S0-C2,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.2,
78.834642207,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.21,
78.834642207,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
78.834642207,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
78.834642207,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C3,Frontend_Bound,20.51,% Slots,,,0.00,5.2,
78.834642207,S0-C3,Bad_Speculation,11.81,% Slots,,,0.00,5.2,
78.834642207,S0-C3,Backend_Bound,44.88,% Slots,,,0.00,5.2,
78.834642207,S0-C3,Frontend_Bound.Frontend_Latency,15.47,% Slots,,rs_events.empty_end,0.00,5.2,
78.834642207,S0-C3,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.2,
78.834642207,S0-C3,Backend_Bound.Memory_Bound,25.12,% Slots,,,0.00,5.2,<==
78.834642207,S0-C3,Backend_Bound.Core_Bound,19.76,% Slots,,,0.00,5.2,
78.834642207,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.2,
78.834642207,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.834642207,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
78.834642207,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
78.834642207,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.92,% Clocks,,,0.00,5.2,
78.834642207,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C4,Frontend_Bound,25.54,% Slots,,,0.00,5.21,
78.834642207,S0-C4,Backend_Bound,34.89,% Slots,,,0.00,5.21,
78.834642207,S0-C4,Retiring,26.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
78.834642207,S0-C4,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.2,
78.834642207,S0-C4,Backend_Bound.Core_Bound,72.76,% Slots,,,0.00,5.2,
78.834642207,S0-C4,Retiring.Microcode_Sequencer,3.39,% Slots,,idq.ms_uops,0.00,5.2,
78.834642207,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.14,% Clocks,,,0.00,5.2,
78.834642207,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.834642207,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.64,% Clocks,,idq.ms_switches,0.00,5.2,
78.834642207,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.23,% Clocks,,,0.00,5.2,<==
78.834642207,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C5,Bad_Speculation,20.99,% Slots,,,0.00,5.21,
78.834642207,S0-C5,Bad_Speculation.Branch_Mispredicts,20.83,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
78.834642207,S0-C5,Backend_Bound,19.18,% Slots,,,0.00,5.21,
78.834642207,S0-C5,Backend_Bound.Memory_Bound,16.81,% Slots,,,0.00,5.2,
78.834642207,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
78.834642207,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C6,Backend_Bound,38.11,% Slots,,,0.00,5.21,
78.834642207,S0-C6,Backend_Bound.Memory_Bound,14.13,% Slots,,,0.00,5.21,
78.834642207,S0-C6,Backend_Bound.Core_Bound,23.98,% Slots,,,0.00,5.21,
78.834642207,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
78.834642207,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.34,% Clocks,,,0.00,5.2,<==
78.834642207,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C7,Backend_Bound,34.89,% Slots,,,0.00,5.21,
78.834642207,S0-C7,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.2,
78.834642207,S0-C7,Backend_Bound.Core_Bound,23.00,% Slots,,,0.00,5.2,
78.834642207,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
78.834642207,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.36,% Clocks,,,0.00,5.2,<==
78.834642207,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C0,Frontend_Bound,31.46,% Slots,,,0.00,5.21,<==
78.834642207,S1-C0,Bad_Speculation,10.63,% Slots,,,0.00,5.21,
78.834642207,S1-C0,Backend_Bound,27.35,% Slots,,,0.00,5.21,
78.834642207,S1-C0,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.21,
78.834642207,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.03,% Slots,,,0.00,5.21,
78.834642207,S1-C0,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.21,
78.834642207,S1-C0,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.21,
78.834642207,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.2,
78.834642207,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
78.834642207,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.11,% Core_Clocks,,,0.00,5.21,
78.834642207,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C1,Backend_Bound,43.14,% Slots,,,0.00,5.21,
78.834642207,S1-C1,Backend_Bound.Memory_Bound,30.10,% Slots,,,0.00,5.2,
78.834642207,S1-C1,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.2,
78.834642207,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,26.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,<==
78.834642207,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C2,Bad_Speculation,16.18,% Slots,,,0.00,5.2,
78.834642207,S1-C2,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.2,
78.834642207,S1-C2,Backend_Bound,38.85,% Slots,,,0.00,5.2,
78.834642207,S1-C2,Backend_Bound.Memory_Bound,13.68,% Slots,,,0.00,5.2,
78.834642207,S1-C2,Backend_Bound.Core_Bound,25.17,% Slots,,,0.00,5.2,<==
78.834642207,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
78.834642207,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C3,Frontend_Bound,25.20,% Slots,,,0.00,5.2,
78.834642207,S1-C3,Backend_Bound,28.05,% Slots,,,0.00,5.2,
78.834642207,S1-C3,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.2,
78.834642207,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.2,
78.834642207,S1-C3,Backend_Bound.Memory_Bound,31.86,% Slots,,,0.00,5.2,
78.834642207,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.834642207,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.03,% Core_Clocks,,,0.00,5.21,
78.834642207,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.19,% Core_Clocks,,,0.00,5.21,
78.834642207,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
78.834642207,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C4,Backend_Bound,40.96,% Slots,,,0.00,5.2,
78.834642207,S1-C4,Backend_Bound.Memory_Bound,17.92,% Slots,,,0.00,5.2,
78.834642207,S1-C4,Backend_Bound.Core_Bound,23.04,% Slots,,,0.00,5.2,
78.834642207,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
78.834642207,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.48,% Clocks,,,0.00,5.2,<==
78.834642207,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C5,Frontend_Bound,22.23,% Slots,,,0.00,5.2,
78.834642207,S1-C5,Bad_Speculation,15.11,% Slots,,,0.00,5.2,
78.834642207,S1-C5,Backend_Bound,31.74,% Slots,,,0.00,5.2,<==
78.834642207,S1-C5,Frontend_Bound.Frontend_Latency,16.88,% Slots,,rs_events.empty_end,0.00,5.2,
78.834642207,S1-C5,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.2,
78.834642207,S1-C5,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.2,
78.834642207,S1-C5,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.2,
78.834642207,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.2,
78.834642207,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.834642207,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
78.834642207,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.40,% Clocks,,,0.00,5.19,
78.834642207,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
78.834642207,S1-C6,Backend_Bound,43.26,% Slots,,,0.00,5.2,<==
78.834642207,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C7,Backend_Bound,36.11,% Slots,,,0.00,5.2,<==
78.834642207,S1-C7,Backend_Bound.Memory_Bound,16.68,% Slots,,,0.00,5.2,
78.834642207,S1-C7,Backend_Bound.Core_Bound,19.43,% Slots,,,0.00,5.2,
78.834642207,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
78.834642207,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.59,% Clocks,,,0.00,5.2,
78.834642207,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
78.834642207,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
78.834642207,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
78.834642207,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
80.384987273,S0-C0,Frontend_Bound,33.47,% Slots,,,0.00,5.42,<==
80.384987273,S0-C0,Backend_Bound,14.70,% Slots,,,0.00,5.42,
80.384987273,S0-C0,Frontend_Bound.Frontend_Latency,17.27,% Slots,,rs_events.empty_end,0.00,5.42,
80.384987273,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.69,% Slots,,,0.00,5.17,
80.384987273,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.17,
80.384987273,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
80.384987273,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.83,% Core_Clocks,,,0.00,5.44,
80.384987273,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.64,% Core_Clocks,,,0.00,5.23,
80.384987273,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C1,Backend_Bound,47.43,% Slots,,,0.00,5.42,
80.384987273,S0-C1,Retiring,38.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
80.384987273,S0-C1,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.17,
80.384987273,S0-C1,Backend_Bound.Core_Bound,20.83,% Slots,,,0.00,5.17,
80.384987273,S0-C1,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.17,
80.384987273,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.17,
80.384987273,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
80.384987273,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.18,% Clocks,,,0.00,5.16,
80.384987273,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C2,Frontend_Bound,27.00,% Slots,,,0.00,5.42,
80.384987273,S0-C2,Backend_Bound,39.70,% Slots,,,0.00,5.42,<==
80.384987273,S0-C2,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.42,
80.384987273,S0-C2,Backend_Bound.Memory_Bound,21.88,% Slots,,,0.00,5.17,
80.384987273,S0-C2,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.17,
80.384987273,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.72,% Clocks,,,0.00,5.17,
80.384987273,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
80.384987273,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
80.384987273,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C3,Frontend_Bound,39.17,% Slots,,,0.00,5.42,
80.384987273,S0-C3,Backend_Bound,35.85,% Slots,,,0.00,5.42,
80.384987273,S0-C3,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
80.384987273,S0-C3,Frontend_Bound.Frontend_Latency,40.27,% Slots,,rs_events.empty_end,0.00,5.42,
80.384987273,S0-C3,Backend_Bound.Memory_Bound,20.85,% Slots,,,0.00,5.17,
80.384987273,S0-C3,Backend_Bound.Core_Bound,15.01,% Slots,,,0.00,5.17,
80.384987273,S0-C3,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.17,
80.384987273,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.17,
80.384987273,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
80.384987273,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.15,% Clocks,,idq.ms_switches,0.00,5.17,
80.384987273,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
80.384987273,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
80.384987273,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C4,Frontend_Bound,41.81,% Slots,,,0.00,5.42,
80.384987273,S0-C4,Backend_Bound,35.02,% Slots,,,0.00,5.42,
80.384987273,S0-C4,Retiring,15.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
80.384987273,S0-C4,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.42,<==
80.384987273,S0-C4,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.17,
80.384987273,S0-C4,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.17,
80.384987273,S0-C4,Retiring.Microcode_Sequencer,10.31,% Slots,,idq.ms_uops,0.00,5.16,
80.384987273,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.17,
80.384987273,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
80.384987273,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.17,
80.384987273,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
80.384987273,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C5,Backend_Bound,37.29,% Slots,,,0.00,5.43,<==
80.384987273,S0-C5,Backend_Bound.Memory_Bound,18.86,% Slots,,,0.00,5.17,
80.384987273,S0-C5,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.17,
80.384987273,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,19.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
80.384987273,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C6,Backend_Bound,55.68,% Slots,,,0.00,5.42,
80.384987273,S0-C6,Backend_Bound.Memory_Bound,40.32,% Slots,,,0.00,5.17,
80.384987273,S0-C6,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.17,
80.384987273,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
80.384987273,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
80.384987273,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.03,% Clocks,,,0.00,5.16,
80.384987273,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C7,Frontend_Bound,35.38,% Slots,,,0.00,5.43,
80.384987273,S0-C7,Backend_Bound,39.55,% Slots,,,0.00,5.42,
80.384987273,S0-C7,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
80.384987273,S0-C7,Frontend_Bound.Frontend_Latency,33.14,% Slots,,rs_events.empty_end,0.00,5.42,
80.384987273,S0-C7,Backend_Bound.Memory_Bound,23.81,% Slots,,,0.00,5.17,
80.384987273,S0-C7,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.17,
80.384987273,S0-C7,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.17,
80.384987273,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.17,
80.384987273,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
80.384987273,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.17,
80.384987273,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
80.384987273,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
80.384987273,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C0,Frontend_Bound,38.61,% Slots,,,0.00,5.42,
80.384987273,S1-C0,Backend_Bound,13.04,% Slots,,,0.00,5.42,
80.384987273,S1-C0,Frontend_Bound.Frontend_Latency,24.25,% Slots,,rs_events.empty_end,0.00,5.42,<==
80.384987273,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.56,% Slots,,,0.00,5.17,
80.384987273,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.17,
80.384987273,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
80.384987273,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.92,% Core_Clocks,,,0.00,5.42,
80.384987273,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.36,% Core_Clocks,,,0.00,5.24,
80.384987273,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C1,Backend_Bound,45.59,% Slots,,,0.00,5.42,<==
80.384987273,S1-C1,Retiring,39.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
80.384987273,S1-C1,Backend_Bound.Memory_Bound,22.10,% Slots,,,0.00,5.17,
80.384987273,S1-C1,Backend_Bound.Core_Bound,23.49,% Slots,,,0.00,5.17,
80.384987273,S1-C1,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.17,
80.384987273,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.16,
80.384987273,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,23.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
80.384987273,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.42,% Clocks,,,0.00,5.16,
80.384987273,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.93,% Slots,,,0.00,5.18,
80.384987273,S1-C2,Bad_Speculation.Branch_Mispredicts,20.87,% Slots,,br_misp_retired.all_branches,0.00,5.43,
80.384987273,S1-C2,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.17,
80.384987273,S1-C2,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.17,<==
80.384987273,S1-C2,Bad_Speculation,21.12,% Slots,,,0.00,5.43,
80.384987273,S1-C2,Backend_Bound,20.41,% Slots,,,0.00,5.43,
80.384987273,S1-C2,Retiring,24.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
80.384987273,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.16,
80.384987273,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.79,% Core_Clocks,,,0.00,5.43,
80.384987273,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
80.384987273,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
80.384987273,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C3,Frontend_Bound,34.36,% Slots,,,0.00,5.43,
80.384987273,S1-C3,Backend_Bound,39.87,% Slots,,,0.00,5.43,<==
80.384987273,S1-C3,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
80.384987273,S1-C3,Frontend_Bound.Frontend_Latency,40.31,% Slots,,rs_events.empty_end,0.00,5.42,
80.384987273,S1-C3,Backend_Bound.Memory_Bound,21.56,% Slots,,,0.00,5.17,
80.384987273,S1-C3,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.17,
80.384987273,S1-C3,Retiring.Microcode_Sequencer,12.78,% Slots,,idq.ms_uops,0.00,5.17,
80.384987273,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.70,% Clocks,,,0.00,5.16,
80.384987273,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
80.384987273,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.13,% Clocks,,idq.ms_switches,0.00,5.16,
80.384987273,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
80.384987273,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C4,Backend_Bound,17.90,% Slots,,,0.00,5.43,<==
80.384987273,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C5,Frontend_Bound,23.82,% Slots,,,0.00,5.42,<==
80.384987273,S1-C5,Bad_Speculation,20.10,% Slots,,,0.00,5.42,
80.384987273,S1-C5,Backend_Bound,23.04,% Slots,,,0.00,5.42,
80.384987273,S1-C5,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
80.384987273,S1-C5,Bad_Speculation.Branch_Mispredicts,19.61,% Slots,,br_misp_retired.all_branches,0.00,5.42,
80.384987273,S1-C5,Backend_Bound.Core_Bound,36.19,% Slots,,,0.00,5.17,
80.384987273,S1-C5,Retiring.Microcode_Sequencer,15.13,% Slots,,idq.ms_uops,0.00,5.17,
80.384987273,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.51,% Clocks,,idq.ms_switches,0.00,5.16,
80.384987273,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C6,Backend_Bound,46.86,% Slots,,,0.00,5.42,
80.384987273,S1-C6,Retiring,35.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
80.384987273,S1-C6,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.17,
80.384987273,S1-C6,Backend_Bound.Core_Bound,33.47,% Slots,,,0.00,5.17,<==
80.384987273,S1-C6,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.17,
80.384987273,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.17,
80.384987273,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
80.384987273,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
80.384987273,S1-C7,Frontend_Bound,23.57,% Slots,,,0.00,5.43,
80.384987273,S1-C7,Backend_Bound,48.96,% Slots,,,0.00,5.43,<==
80.384987273,S1-C7,Retiring,35.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
80.384987273,S1-C7,Frontend_Bound.Frontend_Latency,25.73,% Slots,,rs_events.empty_end,0.00,5.43,
80.384987273,S1-C7,Backend_Bound.Memory_Bound,23.22,% Slots,,,0.00,5.17,
80.384987273,S1-C7,Backend_Bound.Core_Bound,25.74,% Slots,,,0.00,5.17,
80.384987273,S1-C7,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.16,
80.384987273,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
80.384987273,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.17,
80.384987273,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
80.384987273,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
80.384987273,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
80.384987273,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
81.877539969,S0-C0,Frontend_Bound,31.53,% Slots,,,0.00,5.07,
81.877539969,S0-C0,Bad_Speculation,13.95,% Slots,,,0.00,5.07,
81.877539969,S0-C0,Backend_Bound,24.39,% Slots,,,0.00,5.07,
81.877539969,S0-C0,Frontend_Bound.Frontend_Latency,36.01,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S0-C0,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S0-C0,Backend_Bound.Memory_Bound,10.44,% Slots,,,0.00,5.07,
81.877539969,S0-C0,Backend_Bound.Core_Bound,13.95,% Slots,,,0.00,5.07,
81.877539969,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.34,
81.877539969,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
81.877539969,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
81.877539969,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.40,% Clocks,,,0.00,5.21,
81.877539969,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C1,Frontend_Bound,22.08,% Slots,,,0.00,5.07,
81.877539969,S0-C1,Backend_Bound,42.03,% Slots,,,0.00,5.07,
81.877539969,S0-C1,Backend_Bound.Memory_Bound,26.41,% Slots,,,0.00,5.07,
81.877539969,S0-C1,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.07,
81.877539969,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
81.877539969,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.29,% Clocks,,,0.00,5.21,
81.877539969,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C2,Frontend_Bound,36.15,% Slots,,,0.00,5.08,
81.877539969,S0-C2,Bad_Speculation,14.62,% Slots,,,0.00,5.08,
81.877539969,S0-C2,Backend_Bound,17.44,% Slots,,,0.00,5.08,
81.877539969,S0-C2,Frontend_Bound.Frontend_Latency,26.50,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S0-C2,Bad_Speculation.Branch_Mispredicts,14.43,% Slots,,br_misp_retired.all_branches,0.00,5.08,
81.877539969,S0-C2,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.07,
81.877539969,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.34,
81.877539969,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
81.877539969,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
81.877539969,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C3,Frontend_Bound,33.12,% Slots,,,0.00,5.07,<==
81.877539969,S0-C3,Bad_Speculation,13.52,% Slots,,,0.00,5.07,
81.877539969,S0-C3,Backend_Bound,15.18,% Slots,,,0.00,5.07,
81.877539969,S0-C3,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,5.07,
81.877539969,S0-C3,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.34,
81.877539969,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
81.877539969,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.03,% Core_Clocks,,,0.00,5.07,
81.877539969,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C4,Frontend_Bound,33.65,% Slots,,,0.00,5.08,
81.877539969,S0-C4,Bad_Speculation,20.72,% Slots,,,0.00,5.08,
81.877539969,S0-C4,Backend_Bound,17.54,% Slots,,,0.00,5.08,
81.877539969,S0-C4,Frontend_Bound.Frontend_Latency,27.59,% Slots,,rs_events.empty_end,0.00,5.06,
81.877539969,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.08,
81.877539969,S0-C4,Bad_Speculation.Branch_Mispredicts,20.55,% Slots,,br_misp_retired.all_branches,0.00,5.08,
81.877539969,S0-C4,Backend_Bound.Memory_Bound,20.70,% Slots,,,0.00,5.06,
81.877539969,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.34,
81.877539969,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.81,% Core_Clocks,,,0.00,5.08,
81.877539969,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.40,% Core_Clocks,,,0.00,5.14,
81.877539969,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
81.877539969,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
81.877539969,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
81.877539969,S0-C5,Frontend_Bound,33.28,% Slots,,,0.00,5.08,
81.877539969,S0-C5,Bad_Speculation,18.34,% Slots,,,0.00,5.08,
81.877539969,S0-C5,Backend_Bound,19.91,% Slots,,,0.00,5.08,
81.877539969,S0-C5,Frontend_Bound.Frontend_Latency,23.50,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S0-C5,Bad_Speculation.Branch_Mispredicts,18.05,% Slots,,br_misp_retired.all_branches,0.00,5.08,
81.877539969,S0-C5,Backend_Bound.Core_Bound,13.79,% Slots,,,0.00,5.07,
81.877539969,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.34,
81.877539969,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.63,% Clocks,,,0.00,5.2,
81.877539969,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C6,Frontend_Bound,38.23,% Slots,,,0.00,5.07,
81.877539969,S0-C6,Bad_Speculation,16.78,% Slots,,,0.00,5.07,
81.877539969,S0-C6,Backend_Bound,19.67,% Slots,,,0.00,5.07,
81.877539969,S0-C6,Frontend_Bound.Frontend_Latency,31.66,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.51,% Slots,,,0.00,5.07,
81.877539969,S0-C6,Bad_Speculation.Branch_Mispredicts,16.59,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S0-C6,Backend_Bound.Memory_Bound,14.50,% Slots,,,0.00,5.07,
81.877539969,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.34,
81.877539969,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.36,% Core_Clocks,,,0.00,5.08,
81.877539969,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
81.877539969,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C7,Backend_Bound,40.46,% Slots,,,0.00,5.08,
81.877539969,S0-C7,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.07,
81.877539969,S0-C7,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.07,
81.877539969,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
81.877539969,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
81.877539969,S0-C7-T0,Backend_Bound.Core_Bound.Divider,23.56,% Clocks,,arith.fpu_div_active,0.00,5.08,
81.877539969,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C0,Frontend_Bound,32.55,% Slots,,,0.00,5.07,
81.877539969,S1-C0,Bad_Speculation,12.60,% Slots,,,0.00,5.07,
81.877539969,S1-C0,Backend_Bound,27.98,% Slots,,,0.00,5.07,
81.877539969,S1-C0,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.07,<==
81.877539969,S1-C0,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S1-C0,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.07,
81.877539969,S1-C0,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.07,
81.877539969,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.34,
81.877539969,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
81.877539969,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
81.877539969,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C1,Frontend_Bound,34.82,% Slots,,,0.00,5.07,
81.877539969,S1-C1,Bad_Speculation,14.17,% Slots,,,0.00,5.07,
81.877539969,S1-C1,Backend_Bound,20.72,% Slots,,,0.00,5.07,
81.877539969,S1-C1,Frontend_Bound.Frontend_Latency,25.23,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S1-C1,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S1-C1,Backend_Bound.Memory_Bound,18.53,% Slots,,,0.00,5.07,
81.877539969,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.59,% Clocks,,,0.00,5.34,
81.877539969,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
81.877539969,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
81.877539969,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C2,Frontend_Bound,38.76,% Slots,,,0.00,5.07,
81.877539969,S1-C2,Bad_Speculation,15.15,% Slots,,,0.00,5.07,
81.877539969,S1-C2,Backend_Bound,19.04,% Slots,,,0.00,5.07,
81.877539969,S1-C2,Frontend_Bound.Frontend_Latency,23.78,% Slots,,rs_events.empty_end,0.00,5.07,<==
81.877539969,S1-C2,Bad_Speculation.Branch_Mispredicts,14.94,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S1-C2,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.07,
81.877539969,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.10,% Clocks,,,0.00,5.34,
81.877539969,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
81.877539969,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
81.877539969,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
81.877539969,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C3,Frontend_Bound,28.09,% Slots,,,0.00,5.07,
81.877539969,S1-C3,Bad_Speculation,15.07,% Slots,,,0.00,5.07,
81.877539969,S1-C3,Backend_Bound,25.25,% Slots,,,0.00,5.07,
81.877539969,S1-C3,Frontend_Bound.Frontend_Latency,19.24,% Slots,,rs_events.empty_end,0.00,5.08,
81.877539969,S1-C3,Bad_Speculation.Branch_Mispredicts,14.89,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S1-C3,Backend_Bound.Memory_Bound,11.46,% Slots,,,0.00,5.07,
81.877539969,S1-C3,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.07,
81.877539969,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
81.877539969,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
81.877539969,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.51,% Clocks,,,0.00,5.19,
81.877539969,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C4,Frontend_Bound,36.01,% Slots,,,0.00,5.07,
81.877539969,S1-C4,Bad_Speculation,18.03,% Slots,,,0.00,5.07,
81.877539969,S1-C4,Backend_Bound,17.31,% Slots,,,0.00,5.07,
81.877539969,S1-C4,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S1-C4,Bad_Speculation.Branch_Mispredicts,17.81,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S1-C4,Backend_Bound.Memory_Bound,13.78,% Slots,,,0.00,5.07,
81.877539969,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,0.00,5.34,
81.877539969,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
81.877539969,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C5,Frontend_Bound,36.11,% Slots,,,0.00,5.07,
81.877539969,S1-C5,Bad_Speculation,16.09,% Slots,,,0.00,5.07,
81.877539969,S1-C5,Backend_Bound,20.59,% Slots,,,0.00,5.07,
81.877539969,S1-C5,Frontend_Bound.Frontend_Latency,39.23,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S1-C5,Bad_Speculation.Branch_Mispredicts,15.93,% Slots,,br_misp_retired.all_branches,0.00,5.07,
81.877539969,S1-C5,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.07,
81.877539969,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.34,
81.877539969,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
81.877539969,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
81.877539969,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C6,Frontend_Bound,31.93,% Slots,,,0.00,5.08,
81.877539969,S1-C6,Bad_Speculation,14.57,% Slots,,,0.00,5.08,
81.877539969,S1-C6,Backend_Bound,21.44,% Slots,,,0.00,5.08,
81.877539969,S1-C6,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.08,
81.877539969,S1-C6,Bad_Speculation.Branch_Mispredicts,14.41,% Slots,,br_misp_retired.all_branches,0.00,5.08,
81.877539969,S1-C6,Backend_Bound.Memory_Bound,17.66,% Slots,,,0.00,5.08,
81.877539969,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.49,% Clocks,,,0.00,5.34,
81.877539969,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
81.877539969,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
81.877539969,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C7,Frontend_Bound,29.94,% Slots,,,0.00,5.08,
81.877539969,S1-C7,Bad_Speculation,15.36,% Slots,,,0.00,5.08,
81.877539969,S1-C7,Backend_Bound,26.66,% Slots,,,0.00,5.08,
81.877539969,S1-C7,Frontend_Bound.Frontend_Latency,15.20,% Slots,,rs_events.empty_end,0.00,5.07,
81.877539969,S1-C7,Bad_Speculation.Branch_Mispredicts,15.18,% Slots,,br_misp_retired.all_branches,0.00,5.08,
81.877539969,S1-C7,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.07,
81.877539969,S1-C7,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.07,
81.877539969,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.34,
81.877539969,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.877539969,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
81.877539969,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
81.877539969,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.07,% Clocks,,,0.00,5.36,
81.877539969,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
81.877539969,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
83.430054244,S0-C0,Frontend_Bound,22.17,% Slots,,,0.00,5.42,
83.430054244,S0-C0,Bad_Speculation,20.08,% Slots,,,0.00,5.42,
83.430054244,S0-C0,Backend_Bound,22.30,% Slots,,,0.00,5.42,
83.430054244,S0-C0,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S0-C0,Bad_Speculation.Branch_Mispredicts,19.92,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.430054244,S0-C0,Backend_Bound.Core_Bound,13.55,% Slots,,,0.00,5.16,<==
83.430054244,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
83.430054244,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C1,Frontend_Bound,30.35,% Slots,,,0.00,5.41,
83.430054244,S0-C1,Bad_Speculation,15.70,% Slots,,,0.00,5.41,
83.430054244,S0-C1,Backend_Bound,19.14,% Slots,,,0.00,5.41,
83.430054244,S0-C1,Frontend_Bound.Frontend_Latency,19.24,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S0-C1,Bad_Speculation.Branch_Mispredicts,15.53,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.430054244,S0-C1,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.15,
83.430054244,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.16,
83.430054244,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
83.430054244,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
83.430054244,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
83.430054244,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C2,Frontend_Bound,33.81,% Slots,,,0.00,5.42,
83.430054244,S0-C2,Bad_Speculation,13.46,% Slots,,,0.00,5.42,
83.430054244,S0-C2,Backend_Bound,24.96,% Slots,,,0.00,5.42,
83.430054244,S0-C2,Frontend_Bound.Frontend_Latency,23.37,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S0-C2,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.430054244,S0-C2,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.16,
83.430054244,S0-C2,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.16,
83.430054244,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.16,
83.430054244,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
83.430054244,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
83.430054244,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C3,Frontend_Bound,34.53,% Slots,,,0.00,5.41,
83.430054244,S0-C3,Bad_Speculation,13.46,% Slots,,,0.00,5.41,
83.430054244,S0-C3,Backend_Bound,19.79,% Slots,,,0.00,5.41,
83.430054244,S0-C3,Frontend_Bound.Frontend_Latency,24.96,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S0-C3,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.430054244,S0-C3,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.16,
83.430054244,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.16,
83.430054244,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
83.430054244,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
83.430054244,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
83.430054244,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C4,Frontend_Bound,31.53,% Slots,,,0.00,5.41,
83.430054244,S0-C4,Bad_Speculation,15.63,% Slots,,,0.00,5.41,
83.430054244,S0-C4,Backend_Bound,19.72,% Slots,,,0.00,5.41,
83.430054244,S0-C4,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.41,<==
83.430054244,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.19,
83.430054244,S0-C4,Bad_Speculation.Branch_Mispredicts,15.47,% Slots,,br_misp_retired.all_branches,0.00,5.34,
83.430054244,S0-C4,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.16,
83.430054244,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.16,
83.430054244,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
83.430054244,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.63,% Core_Clocks,,,0.00,5.42,
83.430054244,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
83.430054244,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C5,Frontend_Bound,31.40,% Slots,,,0.00,5.41,
83.430054244,S0-C5,Bad_Speculation,17.69,% Slots,,,0.00,5.41,
83.430054244,S0-C5,Backend_Bound,22.87,% Slots,,,0.00,5.41,
83.430054244,S0-C5,Frontend_Bound.Frontend_Latency,17.90,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S0-C5,Bad_Speculation.Branch_Mispredicts,17.55,% Slots,,br_misp_retired.all_branches,0.00,5.34,
83.430054244,S0-C5,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.15,
83.430054244,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.16,
83.430054244,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
83.430054244,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.19,% Clocks,,,0.00,5.15,
83.430054244,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C6,Frontend_Bound,30.48,% Slots,,,0.00,5.41,<==
83.430054244,S0-C6,Bad_Speculation,12.95,% Slots,,,0.00,5.41,
83.430054244,S0-C6,Backend_Bound,14.28,% Slots,,,0.00,5.41,
83.430054244,S0-C6,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.19,
83.430054244,S0-C6,Bad_Speculation.Branch_Mispredicts,12.64,% Slots,,br_misp_retired.all_branches,0.00,5.34,
83.430054244,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.15,
83.430054244,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
83.430054244,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.57,% Core_Clocks,,,0.00,5.41,
83.430054244,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.13,% Core_Clocks,,,0.00,5.42,
83.430054244,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C7,Backend_Bound,40.59,% Slots,,,0.00,5.41,
83.430054244,S0-C7,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.15,
83.430054244,S0-C7,Backend_Bound.Core_Bound,24.43,% Slots,,,0.00,5.15,<==
83.430054244,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
83.430054244,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C0,Frontend_Bound,23.07,% Slots,,,0.00,5.41,
83.430054244,S1-C0,Bad_Speculation,11.95,% Slots,,,0.00,5.41,
83.430054244,S1-C0,Backend_Bound,34.77,% Slots,,,0.00,5.41,
83.430054244,S1-C0,Frontend_Bound.Frontend_Latency,25.98,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S1-C0,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.34,
83.430054244,S1-C0,Backend_Bound.Memory_Bound,13.14,% Slots,,,0.00,5.15,
83.430054244,S1-C0,Backend_Bound.Core_Bound,21.63,% Slots,,,0.00,5.15,
83.430054244,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
83.430054244,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
83.430054244,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.49,% Clocks,,,0.00,5.15,<==
83.430054244,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C1,Frontend_Bound,29.42,% Slots,,,0.00,5.41,
83.430054244,S1-C1,Bad_Speculation,13.30,% Slots,,,0.00,5.41,
83.430054244,S1-C1,Backend_Bound,25.79,% Slots,,,0.00,5.41,
83.430054244,S1-C1,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S1-C1,Bad_Speculation.Branch_Mispredicts,13.14,% Slots,,br_misp_retired.all_branches,0.00,5.34,
83.430054244,S1-C1,Backend_Bound.Memory_Bound,11.69,% Slots,,,0.00,5.16,
83.430054244,S1-C1,Backend_Bound.Core_Bound,14.10,% Slots,,,0.00,5.16,
83.430054244,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
83.430054244,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
83.430054244,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
83.430054244,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.92,% Clocks,,,0.00,5.15,
83.430054244,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C2,Frontend_Bound,33.09,% Slots,,,0.00,5.41,
83.430054244,S1-C2,Bad_Speculation,13.82,% Slots,,,0.00,5.41,
83.430054244,S1-C2,Backend_Bound,21.71,% Slots,,,0.00,5.41,
83.430054244,S1-C2,Frontend_Bound.Frontend_Latency,22.51,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S1-C2,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.34,
83.430054244,S1-C2,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.16,
83.430054244,S1-C2,Backend_Bound.Core_Bound,10.31,% Slots,,,0.00,5.16,
83.430054244,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.15,
83.430054244,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
83.430054244,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
83.430054244,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C3,Frontend_Bound,24.17,% Slots,,,0.00,5.41,
83.430054244,S1-C3,Backend_Bound,28.74,% Slots,,,0.00,5.41,<==
83.430054244,S1-C3,Frontend_Bound.Frontend_Latency,15.96,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S1-C3,Backend_Bound.Memory_Bound,14.38,% Slots,,,0.00,5.16,
83.430054244,S1-C3,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.16,
83.430054244,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.15,
83.430054244,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
83.430054244,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C4,Frontend_Bound,21.16,% Slots,,,0.00,5.41,
83.430054244,S1-C4,Bad_Speculation,12.23,% Slots,,,0.00,5.41,
83.430054244,S1-C4,Backend_Bound,32.87,% Slots,,,0.00,5.41,<==
83.430054244,S1-C4,Frontend_Bound.Frontend_Latency,16.83,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S1-C4,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.430054244,S1-C4,Backend_Bound.Memory_Bound,14.36,% Slots,,,0.00,5.16,
83.430054244,S1-C4,Backend_Bound.Core_Bound,18.51,% Slots,,,0.00,5.16,
83.430054244,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
83.430054244,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
83.430054244,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.96,% Clocks,,,0.00,5.15,
83.430054244,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C5,Frontend_Bound,23.43,% Slots,,,0.00,5.41,
83.430054244,S1-C5,Bad_Speculation,15.51,% Slots,,,0.00,5.41,
83.430054244,S1-C5,Backend_Bound,26.80,% Slots,,,0.00,5.41,<==
83.430054244,S1-C5,Frontend_Bound.Frontend_Latency,19.63,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S1-C5,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.430054244,S1-C5,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.15,
83.430054244,S1-C5,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.15,
83.430054244,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.16,
83.430054244,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
83.430054244,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
83.430054244,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.03,% Clocks,,,0.00,5.15,
83.430054244,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C6,Frontend_Bound,32.62,% Slots,,,0.00,5.41,
83.430054244,S1-C6,Bad_Speculation,11.74,% Slots,,,0.00,5.41,
83.430054244,S1-C6,Backend_Bound,23.17,% Slots,,,0.00,5.41,
83.430054244,S1-C6,Frontend_Bound.Frontend_Latency,26.07,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S1-C6,Bad_Speculation.Branch_Mispredicts,11.61,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.430054244,S1-C6,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.16,
83.430054244,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.16,
83.430054244,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
83.430054244,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
83.430054244,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C7,Frontend_Bound,22.23,% Slots,,,0.00,5.41,
83.430054244,S1-C7,Bad_Speculation,13.40,% Slots,,,0.00,5.41,
83.430054244,S1-C7,Backend_Bound,32.76,% Slots,,,0.00,5.41,
83.430054244,S1-C7,Frontend_Bound.Frontend_Latency,20.81,% Slots,,rs_events.empty_end,0.00,5.41,
83.430054244,S1-C7,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.430054244,S1-C7,Backend_Bound.Memory_Bound,24.28,% Slots,,,0.00,5.16,
83.430054244,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
83.430054244,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
83.430054244,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
83.430054244,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
83.430054244,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
87.032227853,S0-C0,Frontend_Bound,24.72,% Slots,,,0.00,5.21,
87.032227853,S0-C0,Bad_Speculation,12.97,% Slots,,,0.00,5.21,
87.032227853,S0-C0,Backend_Bound,28.04,% Slots,,,0.00,5.21,
87.032227853,S0-C0,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.21,
87.032227853,S0-C0,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,5.21,
87.032227853,S0-C0,Backend_Bound.Memory_Bound,18.71,% Slots,,,0.00,5.21,
87.032227853,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.33,
87.032227853,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
87.032227853,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
87.032227853,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C1,Frontend_Bound,34.33,% Slots,,,0.00,5.21,
87.032227853,S0-C1,Bad_Speculation,13.15,% Slots,,,0.00,5.21,
87.032227853,S0-C1,Backend_Bound,18.60,% Slots,,,0.00,5.21,
87.032227853,S0-C1,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.21,
87.032227853,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.77,% Slots,,,0.00,5.21,
87.032227853,S0-C1,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.21,
87.032227853,S0-C1,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.21,
87.032227853,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
87.032227853,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
87.032227853,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C2,Frontend_Bound,22.99,% Slots,,,0.00,5.21,
87.032227853,S0-C2,Bad_Speculation,14.35,% Slots,,,0.00,5.21,
87.032227853,S0-C2,Backend_Bound,31.00,% Slots,,,0.00,5.21,
87.032227853,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.26,% Slots,,,0.00,5.21,
87.032227853,S0-C2,Bad_Speculation.Branch_Mispredicts,14.23,% Slots,,br_misp_retired.all_branches,0.00,5.21,
87.032227853,S0-C2,Backend_Bound.Memory_Bound,20.11,% Slots,,,0.00,5.21,<==
87.032227853,S0-C2,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.21,
87.032227853,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
87.032227853,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.50,% Clocks,,,0.00,5.22,
87.032227853,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C3,Frontend_Bound,27.06,% Slots,,,0.00,5.22,<==
87.032227853,S0-C3,Bad_Speculation,13.17,% Slots,,,0.00,5.22,
87.032227853,S0-C3,Backend_Bound,26.82,% Slots,,,0.00,5.22,
87.032227853,S0-C3,Bad_Speculation.Branch_Mispredicts,12.96,% Slots,,br_misp_retired.all_branches,0.00,5.22,
87.032227853,S0-C3,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.22,
87.032227853,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
87.032227853,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C4,Frontend_Bound,29.41,% Slots,,,0.00,5.22,<==
87.032227853,S0-C4,Backend_Bound,23.08,% Slots,,,0.00,5.22,
87.032227853,S0-C4,Frontend_Bound.Frontend_Latency,18.26,% Slots,,rs_events.empty_end,0.00,5.22,
87.032227853,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.22,
87.032227853,S0-C4,Backend_Bound.Memory_Bound,16.53,% Slots,,,0.00,5.22,
87.032227853,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.33,
87.032227853,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
87.032227853,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
87.032227853,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C5,Frontend_Bound,24.73,% Slots,,,0.00,5.21,
87.032227853,S0-C5,Bad_Speculation,14.56,% Slots,,,0.00,5.21,
87.032227853,S0-C5,Backend_Bound,27.87,% Slots,,,0.00,5.21,
87.032227853,S0-C5,Frontend_Bound.Frontend_Latency,16.41,% Slots,,rs_events.empty_end,0.00,5.21,
87.032227853,S0-C5,Bad_Speculation.Branch_Mispredicts,14.43,% Slots,,br_misp_retired.all_branches,0.00,5.21,
87.032227853,S0-C5,Backend_Bound.Memory_Bound,25.14,% Slots,,,0.00,5.21,<==
87.032227853,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
87.032227853,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
87.032227853,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C6,Frontend_Bound,26.42,% Slots,,,0.00,5.22,
87.032227853,S0-C6,Backend_Bound,28.01,% Slots,,,0.00,5.22,
87.032227853,S0-C6,Frontend_Bound.Frontend_Latency,17.87,% Slots,,rs_events.empty_end,0.00,5.22,
87.032227853,S0-C6,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.22,
87.032227853,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
87.032227853,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
87.032227853,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
87.032227853,S0-C7,Frontend_Bound,31.43,% Slots,,,0.00,5.22,
87.032227853,S0-C7,Bad_Speculation,15.93,% Slots,,,0.00,5.22,
87.032227853,S0-C7,Backend_Bound,19.72,% Slots,,,0.00,5.22,
87.032227853,S0-C7,Frontend_Bound.Frontend_Latency,21.25,% Slots,,rs_events.empty_end,0.00,5.22,
87.032227853,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.18,% Slots,,,0.00,5.22,
87.032227853,S0-C7,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.22,
87.032227853,S0-C7,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.22,
87.032227853,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
87.032227853,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.89,% Core_Clocks,,,0.00,5.22,
87.032227853,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.87,% Core_Clocks,,,0.00,5.22,
87.032227853,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
87.032227853,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C0,Frontend_Bound,30.84,% Slots,,,0.00,5.21,
87.032227853,S1-C0,Bad_Speculation,11.19,% Slots,,,0.00,5.21,
87.032227853,S1-C0,Backend_Bound,22.24,% Slots,,,0.00,5.21,
87.032227853,S1-C0,Frontend_Bound.Frontend_Latency,17.92,% Slots,,rs_events.empty_end,0.00,5.21,<==
87.032227853,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.21,
87.032227853,S1-C0,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.21,
87.032227853,S1-C0,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.21,
87.032227853,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.33,
87.032227853,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
87.032227853,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.02,% Core_Clocks,,,0.00,5.22,
87.032227853,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S1-C1,Frontend_Bound,25.82,% Slots,,,0.00,5.22,
87.032227853,S1-C1,Backend_Bound,28.59,% Slots,,,0.00,5.22,<==
87.032227853,S1-C1,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.22,
87.032227853,S1-C1,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.22,
87.032227853,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S1-C2,Frontend_Bound,27.30,% Slots,,,0.00,5.22,
87.032227853,S1-C2,Bad_Speculation,13.61,% Slots,,,0.00,5.22,
87.032227853,S1-C2,Backend_Bound,23.74,% Slots,,,0.00,5.22,
87.032227853,S1-C2,Frontend_Bound.Frontend_Latency,21.75,% Slots,,rs_events.empty_end,0.00,5.22,<==
87.032227853,S1-C2,Bad_Speculation.Branch_Mispredicts,13.47,% Slots,,br_misp_retired.all_branches,0.00,5.22,
87.032227853,S1-C2,Backend_Bound.Memory_Bound,22.28,% Slots,,,0.00,5.22,
87.032227853,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.33,
87.032227853,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
87.032227853,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
87.032227853,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S1-C3,Frontend_Bound,25.67,% Slots,,,0.00,5.22,
87.032227853,S1-C3,Backend_Bound,28.29,% Slots,,,0.00,5.22,
87.032227853,S1-C3,Frontend_Bound.Frontend_Latency,17.59,% Slots,,rs_events.empty_end,0.00,5.22,
87.032227853,S1-C3,Backend_Bound.Memory_Bound,17.12,% Slots,,,0.00,5.22,
87.032227853,S1-C3,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.22,
87.032227853,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
87.032227853,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
87.032227853,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.61,% Clocks,,,0.00,5.22,
87.032227853,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C4,Frontend_Bound,22.66,% Slots,,,0.00,5.22,
87.032227853,S1-C4,Bad_Speculation,13.05,% Slots,,,0.00,5.22,
87.032227853,S1-C4,Backend_Bound,30.63,% Slots,,,0.00,5.22,
87.032227853,S1-C4,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.22,
87.032227853,S1-C4,Backend_Bound.Memory_Bound,18.32,% Slots,,,0.00,5.22,<==
87.032227853,S1-C4,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.22,
87.032227853,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
87.032227853,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.82,% Clocks,,,0.00,5.22,
87.032227853,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C5,Frontend_Bound,27.65,% Slots,,,0.00,5.21,
87.032227853,S1-C5,Bad_Speculation,14.48,% Slots,,,0.00,5.21,
87.032227853,S1-C5,Backend_Bound,24.85,% Slots,,,0.00,5.21,
87.032227853,S1-C5,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.21,<==
87.032227853,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.21,
87.032227853,S1-C5,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.21,
87.032227853,S1-C5,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.21,
87.032227853,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.33,
87.032227853,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
87.032227853,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.04,% Core_Clocks,,,0.00,5.22,
87.032227853,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
87.032227853,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
87.032227853,S1-C6,Frontend_Bound,25.86,% Slots,,,0.00,5.22,
87.032227853,S1-C6,Bad_Speculation,14.76,% Slots,,,0.00,5.22,
87.032227853,S1-C6,Backend_Bound,27.40,% Slots,,,0.00,5.22,
87.032227853,S1-C6,Frontend_Bound.Frontend_Latency,17.02,% Slots,,rs_events.empty_end,0.00,5.22,
87.032227853,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.74,% Slots,,,0.00,5.22,
87.032227853,S1-C6,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.22,
87.032227853,S1-C6,Backend_Bound.Memory_Bound,16.25,% Slots,,,0.00,5.22,<==
87.032227853,S1-C6,Backend_Bound.Core_Bound,11.15,% Slots,,,0.00,5.22,
87.032227853,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
87.032227853,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.22,% Core_Clocks,,,0.00,5.22,
87.032227853,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
87.032227853,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
87.032227853,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.03,% Clocks,,,0.00,5.22,
87.032227853,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C7,Frontend_Bound,22.42,% Slots,,,0.00,5.22,
87.032227853,S1-C7,Bad_Speculation,15.34,% Slots,,,0.00,5.22,
87.032227853,S1-C7,Backend_Bound,29.92,% Slots,,,0.00,5.22,<==
87.032227853,S1-C7,Bad_Speculation.Branch_Mispredicts,15.06,% Slots,,br_misp_retired.all_branches,0.00,5.22,
87.032227853,S1-C7,Backend_Bound.Memory_Bound,16.74,% Slots,,,0.00,5.22,
87.032227853,S1-C7,Backend_Bound.Core_Bound,13.17,% Slots,,,0.00,5.22,
87.032227853,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
87.032227853,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
87.032227853,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.81,% Clocks,,,0.00,5.22,
87.032227853,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
87.032227853,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
87.032227853,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
87.032227853,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
87.032227853,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
87.032227853,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
87.032227853,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
88.479151303,S0-C0,Backend_Bound,31.04,% Slots,,,0.00,5.26,<==
88.479151303,S0-C0,Backend_Bound.Memory_Bound,13.44,% Slots,,,0.00,5.24,
88.479151303,S0-C0,Backend_Bound.Core_Bound,17.60,% Slots,,,0.00,5.24,
88.479151303,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
88.479151303,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
88.479151303,S0-C1,Frontend_Bound,35.16,% Slots,,,0.00,5.26,
88.479151303,S0-C1,Bad_Speculation,10.15,% Slots,,,0.00,5.26,
88.479151303,S0-C1,Backend_Bound,13.01,% Slots,,,0.00,5.26,
88.479151303,S0-C1,Retiring,43.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
88.479151303,S0-C1,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.26,
88.479151303,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.46,% Slots,,,0.00,5.26,
88.479151303,S0-C1,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.26,
88.479151303,S0-C1,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.26,<==
88.479151303,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
88.479151303,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.33,% Clocks,,idq.ms_switches,0.00,5.25,
88.479151303,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C2,Frontend_Bound,30.56,% Slots,,,0.00,5.26,
88.479151303,S0-C2,Backend_Bound,36.22,% Slots,,,0.00,5.26,
88.479151303,S0-C2,Frontend_Bound.Frontend_Latency,51.93,% Slots,,rs_events.empty_end,0.00,5.26,
88.479151303,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
88.479151303,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
88.479151303,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C3,Frontend_Bound,21.78,% Slots,,,0.00,5.25,
88.479151303,S0-C3,Bad_Speculation,18.26,% Slots,,,0.00,5.25,
88.479151303,S0-C3,Backend_Bound,25.14,% Slots,,,0.00,5.25,
88.479151303,S0-C3,Frontend_Bound.Frontend_Latency,15.05,% Slots,,rs_events.empty_end,0.00,5.25,
88.479151303,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.25,
88.479151303,S0-C3,Bad_Speculation.Branch_Mispredicts,18.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
88.479151303,S0-C3,Backend_Bound.Memory_Bound,54.70,% Slots,,,0.00,5.25,
88.479151303,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.25,
88.479151303,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
88.479151303,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.21,% Core_Clocks,,,0.00,5.25,
88.479151303,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.87,% Core_Clocks,,,0.00,5.26,
88.479151303,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
88.479151303,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
88.479151303,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C4,Backend_Bound,58.03,% Slots,,,0.00,5.26,
88.479151303,S0-C4,Backend_Bound.Memory_Bound,41.09,% Slots,,,0.00,5.25,<==
88.479151303,S0-C4,Backend_Bound.Core_Bound,16.94,% Slots,,,0.00,5.25,
88.479151303,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,25.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
88.479151303,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,26.70,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,
88.479151303,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C5,Backend_Bound,28.12,% Slots,,,0.00,5.26,
88.479151303,S0-C5,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.25,
88.479151303,S0-C5,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.25,
88.479151303,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
88.479151303,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
88.479151303,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.64,% Clocks,,,0.00,5.25,<==
88.479151303,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.96,% Slots,,,0.00,5.25,
88.479151303,S0-C6,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.25,
88.479151303,S0-C6,Backend_Bound.Core_Bound,22.92,% Slots,,,0.00,5.25,
88.479151303,S0-C6,Backend_Bound,32.97,% Slots,,,0.00,5.25,
88.479151303,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.15,% Core_Clocks,,,0.00,5.26,
88.479151303,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.22,% Core_Clocks,,,0.00,5.25,
88.479151303,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
88.479151303,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.25,% Clocks,,,0.00,5.25,<==
88.479151303,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.61,% Slots,,,0.00,5.26,
88.479151303,S0-C7,Bad_Speculation.Branch_Mispredicts,7.15,% Slots,,br_misp_retired.all_branches,0.00,5.26,
88.479151303,S0-C7,Bad_Speculation.Machine_Clears,6.90,% Slots,This metric represents fraction of slots the CPU has wasted due to Machine Clears...,machine_clears.count,0.00,5.26,
88.479151303,S0-C7,Backend_Bound.Memory_Bound,22.70,% Slots,,,0.00,5.25,
88.479151303,S0-C7,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.25,
88.479151303,S0-C7,Bad_Speculation,14.05,% Slots,,,0.00,5.26,
88.479151303,S0-C7,Backend_Bound,36.60,% Slots,,,0.00,5.26,
88.479151303,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.89,% Core_Clocks,,,0.00,5.25,
88.479151303,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
88.479151303,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
88.479151303,S1-C0,Backend_Bound,43.85,% Slots,,,0.00,5.26,<==
88.479151303,S1-C0,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.25,
88.479151303,S1-C0,Backend_Bound.Core_Bound,23.29,% Slots,,,0.00,5.25,
88.479151303,S1-C0-T0,Backend_Bound.Core_Bound.Divider,28.26,% Clocks,,arith.fpu_div_active,0.00,5.25,
88.479151303,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C1,Backend_Bound,47.10,% Slots,,,0.00,5.25,
88.479151303,S1-C1,Backend_Bound.Memory_Bound,65.23,% Slots,,,0.00,5.25,
88.479151303,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,33.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
88.479151303,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.23,% Slots,,,0.00,5.25,
88.479151303,S1-C2,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.25,
88.479151303,S1-C2,Backend_Bound,20.55,% Slots,,,0.00,5.25,
88.479151303,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.66,% Core_Clocks,,,0.00,5.26,
88.479151303,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
88.479151303,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C3,Backend_Bound,34.99,% Slots,,,0.00,5.25,<==
88.479151303,S1-C3,Backend_Bound.Memory_Bound,19.24,% Slots,,,0.00,5.25,
88.479151303,S1-C3,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.25,
88.479151303,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
88.479151303,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C4,Backend_Bound,27.15,% Slots,,,0.00,5.26,<==
88.479151303,S1-C4,Backend_Bound.Memory_Bound,11.86,% Slots,,,0.00,5.25,
88.479151303,S1-C4,Backend_Bound.Core_Bound,15.28,% Slots,,,0.00,5.25,
88.479151303,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
88.479151303,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
88.479151303,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C5,Backend_Bound,28.19,% Slots,,,0.00,5.26,
88.479151303,S1-C5,Backend_Bound.Core_Bound,19.05,% Slots,,,0.00,5.25,
88.479151303,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.60,% Clocks,,,0.00,5.25,<==
88.479151303,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.75,% Slots,,,0.00,5.25,
88.479151303,S1-C6,Bad_Speculation.Branch_Mispredicts,18.98,% Slots,,br_misp_retired.all_branches,0.00,5.25,
88.479151303,S1-C6,Backend_Bound.Core_Bound,40.03,% Slots,,,0.00,5.25,<==
88.479151303,S1-C6,Bad_Speculation,19.42,% Slots,,,0.00,5.25,
88.479151303,S1-C6,Backend_Bound,25.92,% Slots,,,0.00,5.25,
88.479151303,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.82,% Core_Clocks,,,0.00,5.26,
88.479151303,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.80,% Core_Clocks,,,0.00,5.26,
88.479151303,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C7,Frontend_Bound,23.51,% Slots,,,0.00,5.25,
88.479151303,S1-C7,Bad_Speculation,18.59,% Slots,,,0.00,5.25,
88.479151303,S1-C7,Backend_Bound,27.49,% Slots,,,0.00,5.25,
88.479151303,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.81,% Slots,,,0.00,5.25,
88.479151303,S1-C7,Bad_Speculation.Branch_Mispredicts,18.34,% Slots,,br_misp_retired.all_branches,0.00,5.25,
88.479151303,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.55,% Core_Clocks,,,0.00,5.25,
88.479151303,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.11,% Core_Clocks,,,0.00,5.25,
88.479151303,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
88.479151303,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
88.479151303,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
88.479151303,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
88.479151303,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
88.479151303,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
90.568096339,S0-C0,Frontend_Bound,27.73,% Slots,,,0.00,5.36,
90.568096339,S0-C0,Backend_Bound,26.08,% Slots,,,0.00,5.36,
90.568096339,S0-C0,Frontend_Bound.Frontend_Latency,18.67,% Slots,,rs_events.empty_end,0.00,5.36,<==
90.568096339,S0-C0,Backend_Bound.Memory_Bound,30.42,% Slots,,,0.00,5.23,
90.568096339,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.17,
90.568096339,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
90.568096339,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C1,Frontend_Bound,34.93,% Slots,,,0.00,5.36,
90.568096339,S0-C1,Bad_Speculation,13.00,% Slots,,,0.00,5.36,
90.568096339,S0-C1,Backend_Bound,19.58,% Slots,,,0.00,5.36,
90.568096339,S0-C1,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.36,
90.568096339,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.43,% Slots,,,0.00,5.16,
90.568096339,S0-C1,Bad_Speculation.Branch_Mispredicts,12.82,% Slots,,br_misp_retired.all_branches,0.00,5.36,
90.568096339,S0-C1,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.23,
90.568096339,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.17,
90.568096339,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
90.568096339,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.35,% Core_Clocks,,,0.00,5.37,
90.568096339,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.17,% Core_Clocks,,,0.00,5.36,
90.568096339,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
90.568096339,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C2,Frontend_Bound,28.24,% Slots,,,0.00,5.36,
90.568096339,S0-C2,Backend_Bound,29.45,% Slots,,,0.00,5.36,<==
90.568096339,S0-C2,Retiring,28.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
90.568096339,S0-C2,Frontend_Bound.Frontend_Latency,29.31,% Slots,,rs_events.empty_end,0.00,5.36,
90.568096339,S0-C2,Backend_Bound.Memory_Bound,15.49,% Slots,,,0.00,5.23,
90.568096339,S0-C2,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.23,
90.568096339,S0-C2,Retiring.Microcode_Sequencer,2.50,% Slots,,idq.ms_uops,0.00,5.16,
90.568096339,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
90.568096339,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.77,% Clocks,,idq.ms_switches,0.00,5.17,
90.568096339,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
90.568096339,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C3,Frontend_Bound,29.73,% Slots,,,0.00,5.36,
90.568096339,S0-C3,Bad_Speculation,15.47,% Slots,,,0.00,5.36,
90.568096339,S0-C3,Backend_Bound,23.38,% Slots,,,0.00,5.36,
90.568096339,S0-C3,Retiring,28.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
90.568096339,S0-C3,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.36,
90.568096339,S0-C3,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.35,
90.568096339,S0-C3,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.25,
90.568096339,S0-C3,Retiring.Microcode_Sequencer,1.94,% Slots,,idq.ms_uops,0.00,5.16,
90.568096339,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.17,
90.568096339,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
90.568096339,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.06,% Clocks,,idq.ms_switches,0.00,5.17,
90.568096339,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C4,Backend_Bound,26.21,% Slots,,,0.00,5.36,
90.568096339,S0-C4,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.24,
90.568096339,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.62,% Clocks,,,0.00,5.17,<==
90.568096339,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C5,Frontend_Bound,36.00,% Slots,,,0.00,5.36,
90.568096339,S0-C5,Bad_Speculation,15.76,% Slots,,,0.00,5.36,
90.568096339,S0-C5,Backend_Bound,20.37,% Slots,,,0.00,5.36,
90.568096339,S0-C5,Retiring,28.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
90.568096339,S0-C5,Frontend_Bound.Frontend_Latency,29.03,% Slots,,rs_events.empty_end,0.00,5.36,
90.568096339,S0-C5,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.35,
90.568096339,S0-C5,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.24,
90.568096339,S0-C5,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.16,
90.568096339,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.17,
90.568096339,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
90.568096339,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.58,% Clocks,,idq.ms_switches,0.00,5.17,
90.568096339,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
90.568096339,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
90.568096339,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C6,Frontend_Bound,26.60,% Slots,,,0.00,5.36,<==
90.568096339,S0-C6,Bad_Speculation,21.74,% Slots,,,0.00,5.36,
90.568096339,S0-C6,Backend_Bound,15.70,% Slots,,,0.00,5.36,
90.568096339,S0-C6,Bad_Speculation.Branch_Mispredicts,21.43,% Slots,,br_misp_retired.all_branches,0.00,5.36,
90.568096339,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C7,Frontend_Bound,20.02,% Slots,,,0.00,5.35,
90.568096339,S0-C7,Backend_Bound,26.72,% Slots,,,0.00,5.35,
90.568096339,S0-C7,Backend_Bound.Memory_Bound,16.35,% Slots,,,0.00,5.24,
90.568096339,S0-C7,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.24,
90.568096339,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
90.568096339,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.00,% Clocks,,,0.00,5.17,
90.568096339,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.17,
90.568096339,S1-C0,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.24,
90.568096339,S1-C0,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.24,
90.568096339,S1-C0,Backend_Bound,22.91,% Slots,,,0.00,5.35,<==
90.568096339,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.75,% Core_Clocks,,,0.00,5.36,
90.568096339,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.47,% Core_Clocks,,,0.00,5.36,
90.568096339,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
90.568096339,S1-C0-T0,Backend_Bound.Core_Bound.Divider,20.49,% Clocks,,arith.fpu_div_active,0.00,5.36,
90.568096339,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.17,% Clocks,,,0.00,5.17,
90.568096339,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C1,Backend_Bound,31.64,% Slots,,,0.00,5.36,
90.568096339,S1-C1,Backend_Bound.Memory_Bound,10.55,% Slots,,,0.00,5.24,
90.568096339,S1-C1,Backend_Bound.Core_Bound,21.09,% Slots,,,0.00,5.24,
90.568096339,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
90.568096339,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.46,% Clocks,,,0.00,5.17,<==
90.568096339,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C2,Backend_Bound,43.29,% Slots,,,0.00,5.36,<==
90.568096339,S1-C2,Backend_Bound.Memory_Bound,20.97,% Slots,,,0.00,5.24,
90.568096339,S1-C2,Backend_Bound.Core_Bound,22.32,% Slots,,,0.00,5.24,
90.568096339,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
90.568096339,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
90.568096339,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C3,Backend_Bound,40.22,% Slots,,,0.00,5.35,<==
90.568096339,S1-C3,Backend_Bound.Memory_Bound,21.33,% Slots,,,0.00,5.24,
90.568096339,S1-C3,Backend_Bound.Core_Bound,18.89,% Slots,,,0.00,5.24,
90.568096339,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
90.568096339,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
90.568096339,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.02,% Clocks,,,0.00,5.17,
90.568096339,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.52,% Slots,,,0.00,5.16,
90.568096339,S1-C4,Backend_Bound.Memory_Bound,58.91,% Slots,,,0.00,5.24,
90.568096339,S1-C4,Backend_Bound,29.84,% Slots,,,0.00,5.35,
90.568096339,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.42,% Core_Clocks,,,0.00,5.36,
90.568096339,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.93,% Core_Clocks,,,0.00,5.36,
90.568096339,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
90.568096339,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C5,Backend_Bound,39.83,% Slots,,,0.00,5.36,<==
90.568096339,S1-C5,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.24,
90.568096339,S1-C5,Backend_Bound.Core_Bound,19.53,% Slots,,,0.00,5.24,
90.568096339,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
90.568096339,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.55,% Clocks,,,0.00,5.17,
90.568096339,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C6,Backend_Bound,35.84,% Slots,,,0.00,5.35,<==
90.568096339,S1-C6,Backend_Bound.Memory_Bound,16.09,% Slots,,,0.00,5.23,
90.568096339,S1-C6,Backend_Bound.Core_Bound,19.75,% Slots,,,0.00,5.23,
90.568096339,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
90.568096339,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.51,% Clocks,,,0.00,5.17,
90.568096339,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C7,Frontend_Bound,28.66,% Slots,,,0.00,5.35,
90.568096339,S1-C7,Bad_Speculation,18.72,% Slots,,,0.00,5.35,
90.568096339,S1-C7,Backend_Bound,23.41,% Slots,,,0.00,5.35,
90.568096339,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.84,% Slots,,,0.00,5.35,<==
90.568096339,S1-C7,Bad_Speculation.Branch_Mispredicts,18.54,% Slots,,br_misp_retired.all_branches,0.00,5.35,
90.568096339,S1-C7,Backend_Bound.Memory_Bound,27.80,% Slots,,,0.00,5.23,
90.568096339,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.04,% Core_Clocks,,,0.00,5.36,
90.568096339,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.69,% Core_Clocks,,,0.00,5.36,
90.568096339,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
90.568096339,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
90.568096339,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
90.568096339,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
91.998377424,S0-C0,Frontend_Bound,25.81,% Slots,,,0.00,5.04,<==
91.998377424,S0-C0,Bad_Speculation,12.78,% Slots,,,0.00,5.04,
91.998377424,S0-C0,Backend_Bound,22.88,% Slots,,,0.00,5.04,
91.998377424,S0-C0,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.04,
91.998377424,S0-C0,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.03,
91.998377424,S0-C0,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.03,
91.998377424,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C1,Backend_Bound,34.44,% Slots,,,0.00,5.05,<==
91.998377424,S0-C1,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.03,
91.998377424,S0-C1,Backend_Bound.Core_Bound,19.72,% Slots,,,0.00,5.03,
91.998377424,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
91.998377424,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C2,Frontend_Bound,32.31,% Slots,,,0.00,5.04,
91.998377424,S0-C2,Bad_Speculation,10.67,% Slots,,,0.00,5.04,
91.998377424,S0-C2,Backend_Bound,27.76,% Slots,,,0.00,5.04,
91.998377424,S0-C2,Retiring,30.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
91.998377424,S0-C2,Frontend_Bound.Frontend_Latency,23.26,% Slots,,rs_events.empty_end,0.00,5.03,
91.998377424,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.04,
91.998377424,S0-C2,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.04,
91.998377424,S0-C2,Backend_Bound.Memory_Bound,17.07,% Slots,,,0.00,5.03,
91.998377424,S0-C2,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.03,
91.998377424,S0-C2,Retiring.Microcode_Sequencer,3.89,% Slots,,idq.ms_uops,0.00,5.31,
91.998377424,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.32,
91.998377424,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
91.998377424,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.50,% Clocks,,idq.ms_switches,0.00,5.32,
91.998377424,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.77,% Core_Clocks,,,0.00,5.32,
91.998377424,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
91.998377424,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
91.998377424,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C3,Backend_Bound,33.07,% Slots,,,0.00,5.04,
91.998377424,S0-C3,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.04,
91.998377424,S0-C3,Backend_Bound.Core_Bound,22.74,% Slots,,,0.00,5.04,
91.998377424,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
91.998377424,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
91.998377424,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.33,% Clocks,,,0.00,5.16,<==
91.998377424,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C4,Backend_Bound,46.52,% Slots,,,0.00,5.04,<==
91.998377424,S0-C4,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.04,
91.998377424,S0-C4,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.04,
91.998377424,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
91.998377424,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C5,Frontend_Bound,22.81,% Slots,,,0.00,5.04,
91.998377424,S0-C5,Bad_Speculation,12.45,% Slots,,,0.00,5.04,
91.998377424,S0-C5,Backend_Bound,30.16,% Slots,,,0.00,5.04,
91.998377424,S0-C5,Frontend_Bound.Frontend_Latency,22.33,% Slots,,rs_events.empty_end,0.00,5.02,
91.998377424,S0-C5,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.04,
91.998377424,S0-C5,Backend_Bound.Memory_Bound,24.09,% Slots,,,0.00,5.02,
91.998377424,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.32,
91.998377424,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
91.998377424,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
91.998377424,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
91.998377424,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
91.998377424,S0-C6,Frontend_Bound,25.90,% Slots,,,0.00,5.04,
91.998377424,S0-C6,Bad_Speculation,20.47,% Slots,,,0.00,5.04,
91.998377424,S0-C6,Backend_Bound,15.53,% Slots,,,0.00,5.04,
91.998377424,S0-C6,Frontend_Bound.Frontend_Latency,21.26,% Slots,,rs_events.empty_end,0.00,5.04,
91.998377424,S0-C6,Bad_Speculation.Branch_Mispredicts,19.91,% Slots,,br_misp_retired.all_branches,0.00,5.04,
91.998377424,S0-C6,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.04,
91.998377424,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.33,
91.998377424,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
91.998377424,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C7,Bad_Speculation,10.80,% Slots,,,0.00,5.04,
91.998377424,S0-C7,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.04,
91.998377424,S0-C7,Backend_Bound,33.92,% Slots,,,0.00,5.04,
91.998377424,S0-C7,Backend_Bound.Memory_Bound,19.95,% Slots,,,0.00,5.04,
91.998377424,S0-C7,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.04,
91.998377424,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
91.998377424,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
91.998377424,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.18,% Clocks,,,0.00,5.17,
91.998377424,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C0,Backend_Bound,39.38,% Slots,,,0.00,5.04,
91.998377424,S1-C0,Backend_Bound.Memory_Bound,23.19,% Slots,,,0.00,5.04,
91.998377424,S1-C0,Backend_Bound.Core_Bound,16.19,% Slots,,,0.00,5.04,
91.998377424,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
91.998377424,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
91.998377424,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.53,% Clocks,,,0.00,5.15,
91.998377424,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C1,Frontend_Bound,22.08,% Slots,,,0.00,5.04,
91.998377424,S1-C1,Bad_Speculation,13.59,% Slots,,,0.00,5.04,
91.998377424,S1-C1,Backend_Bound,21.91,% Slots,,,0.00,5.04,
91.998377424,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.04,<==
91.998377424,S1-C1,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.04,
91.998377424,S1-C1,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.03,
91.998377424,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.09,% Core_Clocks,,,0.00,5.33,
91.998377424,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.74,% Core_Clocks,,,0.00,5.04,
91.998377424,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C2,Frontend_Bound,23.88,% Slots,,,0.00,5.05,<==
91.998377424,S1-C2,Bad_Speculation,17.17,% Slots,,,0.00,5.05,
91.998377424,S1-C2,Backend_Bound,18.44,% Slots,,,0.00,5.05,
91.998377424,S1-C2,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.05,
91.998377424,S1-C2,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.03,
91.998377424,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
91.998377424,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
91.998377424,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C3,Frontend_Bound,31.65,% Slots,,,0.00,5.05,<==
91.998377424,S1-C3,Bad_Speculation,21.03,% Slots,,,0.00,5.05,
91.998377424,S1-C3,Backend_Bound,17.87,% Slots,,,0.00,5.05,
91.998377424,S1-C3,Bad_Speculation.Branch_Mispredicts,20.85,% Slots,,br_misp_retired.all_branches,0.00,5.05,
91.998377424,S1-C3,Backend_Bound.Memory_Bound,19.31,% Slots,,,0.00,5.03,
91.998377424,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.26,% Slots,,,0.00,5.04,
91.998377424,S1-C4,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.04,
91.998377424,S1-C4,Backend_Bound.Core_Bound,13.99,% Slots,,,0.00,5.04,
91.998377424,S1-C4,Backend_Bound,31.90,% Slots,,,0.00,5.04,<==
91.998377424,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
91.998377424,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.07,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.63,
91.998377424,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
91.998377424,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C5,Backend_Bound,43.90,% Slots,,,0.00,5.04,
91.998377424,S1-C5,Backend_Bound.Memory_Bound,25.74,% Slots,,,0.00,5.04,<==
91.998377424,S1-C5,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.04,
91.998377424,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
91.998377424,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
91.998377424,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C6,Frontend_Bound,22.95,% Slots,,,0.00,5.04,
91.998377424,S1-C6,Backend_Bound,30.09,% Slots,,,0.00,5.04,
91.998377424,S1-C6,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.04,
91.998377424,S1-C6,Backend_Bound.Memory_Bound,85.17,% Slots,,,0.00,5.04,
91.998377424,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
91.998377424,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
91.998377424,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C7,Frontend_Bound,30.24,% Slots,,,0.00,5.04,
91.998377424,S1-C7,Bad_Speculation,19.01,% Slots,,,0.00,5.04,
91.998377424,S1-C7,Backend_Bound,23.89,% Slots,,,0.00,5.04,
91.998377424,S1-C7,Frontend_Bound.Frontend_Latency,25.43,% Slots,,rs_events.empty_end,0.00,5.03,
91.998377424,S1-C7,Bad_Speculation.Branch_Mispredicts,18.84,% Slots,,br_misp_retired.all_branches,0.00,5.04,
91.998377424,S1-C7,Backend_Bound.Memory_Bound,64.82,% Slots,,,0.00,5.03,
91.998377424,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.32,
91.998377424,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
91.998377424,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
91.998377424,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
91.998377424,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
91.998377424,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
91.998377424,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
93.490337564,S0-C0,Frontend_Bound,27.54,% Slots,,,0.00,5.37,
93.490337564,S0-C0,Backend_Bound,26.34,% Slots,,,0.00,5.35,
93.490337564,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.59,% Slots,,,0.00,5.37,
93.490337564,S0-C0,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.1,
93.490337564,S0-C0,Backend_Bound.Core_Bound,12.62,% Slots,,,0.00,5.1,
93.490337564,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.93,% Core_Clocks,,,0.00,5.11,<==
93.490337564,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.31,% Core_Clocks,,,0.00,5.38,
93.490337564,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C1,Backend_Bound,41.74,% Slots,,,0.00,5.35,<==
93.490337564,S0-C1,Backend_Bound.Memory_Bound,19.70,% Slots,,,0.00,5.1,
93.490337564,S0-C1,Backend_Bound.Core_Bound,22.03,% Slots,,,0.00,5.1,
93.490337564,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
93.490337564,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C2,Backend_Bound,55.30,% Slots,,,0.00,5.35,
93.490337564,S0-C2,Backend_Bound.Memory_Bound,37.79,% Slots,,,0.00,5.1,
93.490337564,S0-C2,Backend_Bound.Core_Bound,17.51,% Slots,,,0.00,5.1,
93.490337564,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,28.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
93.490337564,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C3,Frontend_Bound,21.19,% Slots,,,0.00,5.37,
93.490337564,S0-C3,Backend_Bound,31.95,% Slots,,,0.00,5.35,
93.490337564,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.37,
93.490337564,S0-C3,Backend_Bound.Memory_Bound,19.83,% Slots,,,0.00,5.1,
93.490337564,S0-C3,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.1,
93.490337564,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.46,% Core_Clocks,,,0.00,5.1,
93.490337564,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.31,% Core_Clocks,,,0.00,5.37,
93.490337564,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
93.490337564,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C4,Backend_Bound,36.77,% Slots,,,0.00,5.35,
93.490337564,S0-C4,Backend_Bound.Memory_Bound,21.66,% Slots,,,0.00,5.1,
93.490337564,S0-C4,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.1,
93.490337564,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
93.490337564,S0-C4-T0,Backend_Bound.Core_Bound.Divider,25.27,% Clocks,,arith.fpu_div_active,0.00,5.1,
93.490337564,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.39,% Clocks,,,0.00,5.36,
93.490337564,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
93.490337564,S0-C5,Frontend_Bound,20.60,% Slots,,,0.00,5.37,
93.490337564,S0-C5,Backend_Bound,30.44,% Slots,,,0.00,5.35,
93.490337564,S0-C5,Backend_Bound.Memory_Bound,25.63,% Slots,,,0.00,5.1,
93.490337564,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
93.490337564,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
93.490337564,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C6,Frontend_Bound,33.78,% Slots,,,0.00,5.38,
93.490337564,S0-C6,Backend_Bound,28.37,% Slots,,,0.00,5.36,
93.490337564,S0-C6,Retiring,28.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
93.490337564,S0-C6,Frontend_Bound.Frontend_Latency,24.03,% Slots,,rs_events.empty_end,0.00,5.36,
93.490337564,S0-C6,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.1,
93.490337564,S0-C6,Retiring.Microcode_Sequencer,3.61,% Slots,,idq.ms_uops,0.00,5.38,
93.490337564,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.37,
93.490337564,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.37,<==
93.490337564,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
93.490337564,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
93.490337564,S0-C7,Frontend_Bound,22.43,% Slots,,,0.00,5.38,
93.490337564,S0-C7,Backend_Bound,29.52,% Slots,,,0.00,5.35,
93.490337564,S0-C7,Retiring,26.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
93.490337564,S0-C7,Frontend_Bound.Frontend_Latency,30.85,% Slots,,rs_events.empty_end,0.00,5.36,
93.490337564,S0-C7,Backend_Bound.Core_Bound,39.24,% Slots,,,0.00,5.1,
93.490337564,S0-C7,Retiring.Microcode_Sequencer,4.79,% Slots,,idq.ms_uops,0.00,5.37,
93.490337564,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
93.490337564,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.30,% Clocks,,idq.ms_switches,0.00,5.36,
93.490337564,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.44,% Clocks,,,0.00,5.36,<==
93.490337564,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C0,Backend_Bound,36.53,% Slots,,,0.00,5.35,<==
93.490337564,S1-C0,Backend_Bound.Memory_Bound,18.99,% Slots,,,0.00,5.1,
93.490337564,S1-C0,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.1,
93.490337564,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
93.490337564,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C1,Backend_Bound,36.86,% Slots,,,0.00,5.35,
93.490337564,S1-C1,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.1,
93.490337564,S1-C1,Backend_Bound.Core_Bound,22.91,% Slots,,,0.00,5.1,
93.490337564,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
93.490337564,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.54,% Clocks,,,0.00,5.36,<==
93.490337564,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C2,Frontend_Bound,20.61,% Slots,,,0.00,5.37,
93.490337564,S1-C2,Bad_Speculation,13.30,% Slots,,,0.00,5.35,
93.490337564,S1-C2,Backend_Bound,37.56,% Slots,,,0.00,5.35,
93.490337564,S1-C2,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.1,
93.490337564,S1-C2,Backend_Bound.Memory_Bound,31.55,% Slots,,,0.00,5.1,
93.490337564,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,<==
93.490337564,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C3,Bad_Speculation,11.35,% Slots,,,0.00,5.35,
93.490337564,S1-C3,Bad_Speculation.Branch_Mispredicts,11.20,% Slots,,br_misp_retired.all_branches,0.00,5.1,
93.490337564,S1-C3,Backend_Bound,29.34,% Slots,,,0.00,5.35,
93.490337564,S1-C3,Backend_Bound.Memory_Bound,10.99,% Slots,,,0.00,5.1,
93.490337564,S1-C3,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.1,
93.490337564,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
93.490337564,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.24,% Clocks,,,0.00,5.36,<==
93.490337564,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C4,Backend_Bound,37.56,% Slots,,,0.00,5.35,
93.490337564,S1-C4,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.1,<==
93.490337564,S1-C4,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.1,
93.490337564,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
93.490337564,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
93.490337564,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.59,% Clocks,,,0.00,5.36,
93.490337564,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
93.490337564,S1-C5,Backend_Bound,44.60,% Slots,,,0.00,5.35,<==
93.490337564,S1-C5,Backend_Bound.Memory_Bound,23.20,% Slots,,,0.00,5.1,
93.490337564,S1-C5,Backend_Bound.Core_Bound,21.40,% Slots,,,0.00,5.1,
93.490337564,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,24.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
93.490337564,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C6,Frontend_Bound,30.05,% Slots,,,0.00,5.37,
93.490337564,S1-C6,Bad_Speculation,14.32,% Slots,,,0.00,5.35,
93.490337564,S1-C6,Backend_Bound,17.16,% Slots,,,0.00,5.35,
93.490337564,S1-C6,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.36,<==
93.490337564,S1-C6,Bad_Speculation.Branch_Mispredicts,13.98,% Slots,,br_misp_retired.all_branches,0.00,5.11,
93.490337564,S1-C6,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.1,
93.490337564,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.37,
93.490337564,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
93.490337564,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C7,Backend_Bound,50.83,% Slots,,,0.00,5.35,
93.490337564,S1-C7,Backend_Bound.Memory_Bound,68.55,% Slots,,,0.00,5.1,
93.490337564,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.490337564,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
93.490337564,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
93.490337564,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
94.978211961,S0-C0,Backend_Bound,31.18,% Slots,,,0.00,5.36,
94.978211961,S0-C0,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.36,
94.978211961,S0-C0,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.36,
94.978211961,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
94.978211961,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.77,% Clocks,,,0.00,5.11,
94.978211961,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C1,Frontend_Bound,20.44,% Slots,,,0.00,5.36,
94.978211961,S0-C1,Backend_Bound,43.18,% Slots,,,0.00,5.36,
94.978211961,S0-C1,Retiring,25.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
94.978211961,S0-C1,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S0-C1,Backend_Bound.Memory_Bound,36.16,% Slots,,,0.00,5.36,
94.978211961,S0-C1,Retiring.Microcode_Sequencer,3.95,% Slots,,idq.ms_uops,0.00,5.1,
94.978211961,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.1,
94.978211961,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
94.978211961,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.19,% Clocks,,idq.ms_switches,0.00,5.1,
94.978211961,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
94.978211961,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
94.978211961,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
94.978211961,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
94.978211961,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C2,Frontend_Bound,31.19,% Slots,,,0.00,5.36,<==
94.978211961,S0-C2,Bad_Speculation,13.04,% Slots,,,0.00,5.36,
94.978211961,S0-C2,Backend_Bound,15.90,% Slots,,,0.00,5.36,
94.978211961,S0-C2,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.1,
94.978211961,S0-C2,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.1,
94.978211961,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
94.978211961,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.80,% Core_Clocks,,,0.00,5.37,
94.978211961,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C3,Frontend_Bound,24.13,% Slots,,,0.00,5.36,
94.978211961,S0-C3,Backend_Bound,37.85,% Slots,,,0.00,5.36,
94.978211961,S0-C3,Retiring,25.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
94.978211961,S0-C3,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S0-C3,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.36,<==
94.978211961,S0-C3,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.1,
94.978211961,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.1,
94.978211961,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
94.978211961,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.58,% Clocks,,idq.ms_switches,0.00,5.1,
94.978211961,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
94.978211961,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
94.978211961,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
94.978211961,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
94.978211961,S0-C4,Backend_Bound,37.17,% Slots,,,0.00,5.36,<==
94.978211961,S0-C4,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.36,
94.978211961,S0-C4,Backend_Bound.Core_Bound,19.03,% Slots,,,0.00,5.36,
94.978211961,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
94.978211961,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
94.978211961,S0-C5,Frontend_Bound,25.24,% Slots,,,0.00,5.37,
94.978211961,S0-C5,Bad_Speculation,13.44,% Slots,,,0.00,5.37,
94.978211961,S0-C5,Backend_Bound,22.72,% Slots,,,0.00,5.37,
94.978211961,S0-C5,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.1,
94.978211961,S0-C5,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S0-C5,Backend_Bound.Memory_Bound,61.88,% Slots,,,0.00,5.36,
94.978211961,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.1,
94.978211961,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
94.978211961,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.42,% Core_Clocks,,,0.00,5.38,
94.978211961,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
94.978211961,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
94.978211961,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
94.978211961,S0-C6,Frontend_Bound,28.05,% Slots,,,0.00,5.36,
94.978211961,S0-C6,Bad_Speculation,18.21,% Slots,,,0.00,5.36,
94.978211961,S0-C6,Backend_Bound,17.71,% Slots,,,0.00,5.36,
94.978211961,S0-C6,Retiring,27.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
94.978211961,S0-C6,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.02,% Slots,,,0.00,5.1,
94.978211961,S0-C6,Bad_Speculation.Branch_Mispredicts,18.01,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S0-C6,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.36,
94.978211961,S0-C6,Retiring.Microcode_Sequencer,1.71,% Slots,,idq.ms_uops,0.00,5.1,
94.978211961,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.1,
94.978211961,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
94.978211961,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.1,
94.978211961,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.98,% Core_Clocks,,,0.00,5.37,
94.978211961,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
94.978211961,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
94.978211961,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C7,Frontend_Bound,33.75,% Slots,,,0.00,5.36,
94.978211961,S0-C7,Bad_Speculation,15.64,% Slots,,,0.00,5.36,
94.978211961,S0-C7,Backend_Bound,19.46,% Slots,,,0.00,5.36,
94.978211961,S0-C7,Frontend_Bound.Frontend_Latency,22.49,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S0-C7,Bad_Speculation.Branch_Mispredicts,15.45,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S0-C7,Backend_Bound.Memory_Bound,19.26,% Slots,,,0.00,5.36,
94.978211961,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.17,% Clocks,,,0.00,5.1,
94.978211961,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
94.978211961,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
94.978211961,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
94.978211961,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
94.978211961,S1-C0,Frontend_Bound,27.21,% Slots,,,0.00,5.36,
94.978211961,S1-C0,Backend_Bound,25.80,% Slots,,,0.00,5.36,
94.978211961,S1-C0,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S1-C0,Backend_Bound.Memory_Bound,18.81,% Slots,,,0.00,5.36,
94.978211961,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
94.978211961,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
94.978211961,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C1,Frontend_Bound,20.38,% Slots,,,0.00,5.36,
94.978211961,S1-C1,Bad_Speculation,10.67,% Slots,,,0.00,5.36,
94.978211961,S1-C1,Backend_Bound,41.16,% Slots,,,0.00,5.36,
94.978211961,S1-C1,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S1-C1,Backend_Bound.Memory_Bound,24.76,% Slots,,,0.00,5.36,<==
94.978211961,S1-C1,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.36,
94.978211961,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
94.978211961,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
94.978211961,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C2,Frontend_Bound,28.50,% Slots,,,0.00,5.36,
94.978211961,S1-C2,Bad_Speculation,22.27,% Slots,,,0.00,5.36,
94.978211961,S1-C2,Backend_Bound,15.64,% Slots,,,0.00,5.36,
94.978211961,S1-C2,Frontend_Bound.Frontend_Latency,16.28,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S1-C2,Bad_Speculation.Branch_Mispredicts,22.09,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.1,
94.978211961,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
94.978211961,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
94.978211961,S1-C3,Frontend_Bound,32.83,% Slots,,,0.00,5.36,
94.978211961,S1-C3,Bad_Speculation,14.54,% Slots,,,0.00,5.36,
94.978211961,S1-C3,Backend_Bound,19.95,% Slots,,,0.00,5.36,
94.978211961,S1-C3,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.09,
94.978211961,S1-C3,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S1-C3,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.36,
94.978211961,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.1,
94.978211961,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
94.978211961,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.14,% Core_Clocks,,,0.00,5.37,
94.978211961,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
94.978211961,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
94.978211961,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C4,Frontend_Bound,32.34,% Slots,,,0.00,5.36,
94.978211961,S1-C4,Bad_Speculation,15.98,% Slots,,,0.00,5.36,
94.978211961,S1-C4,Backend_Bound,17.93,% Slots,,,0.00,5.36,
94.978211961,S1-C4,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.36,<==
94.978211961,S1-C4,Bad_Speculation.Branch_Mispredicts,15.76,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S1-C4,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.36,
94.978211961,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.10,% Clocks,,,0.00,5.1,
94.978211961,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
94.978211961,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
94.978211961,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C5,Frontend_Bound,30.13,% Slots,,,0.00,5.36,
94.978211961,S1-C5,Bad_Speculation,16.03,% Slots,,,0.00,5.36,
94.978211961,S1-C5,Backend_Bound,17.04,% Slots,,,0.00,5.36,
94.978211961,S1-C5,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S1-C5,Bad_Speculation.Branch_Mispredicts,15.88,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.1,
94.978211961,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
94.978211961,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C6,Frontend_Bound,31.70,% Slots,,,0.00,5.36,
94.978211961,S1-C6,Bad_Speculation,18.66,% Slots,,,0.00,5.36,
94.978211961,S1-C6,Backend_Bound,18.90,% Slots,,,0.00,5.36,
94.978211961,S1-C6,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.36,
94.978211961,S1-C6,Bad_Speculation.Branch_Mispredicts,18.45,% Slots,,br_misp_retired.all_branches,0.00,5.36,
94.978211961,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.78,% Clocks,,,0.00,5.1,
94.978211961,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
94.978211961,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
94.978211961,S1-C7,Backend_Bound,44.38,% Slots,,,0.00,5.36,<==
94.978211961,S1-C7,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.36,
94.978211961,S1-C7,Backend_Bound.Core_Bound,20.21,% Slots,,,0.00,5.36,
94.978211961,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
94.978211961,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
94.978211961,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
94.978211961,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
94.978211961,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
94.978211961,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
94.978211961,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
94.978211961,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
94.978211961,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
94.978211961,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
96.475330841,S0-C0,Frontend_Bound,22.11,% Slots,,,0.00,5.08,
96.475330841,S0-C0,Backend_Bound,26.47,% Slots,,,0.00,5.08,<==
96.475330841,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.08,
96.475330841,S0-C0,Backend_Bound.Memory_Bound,14.25,% Slots,,,0.00,5.07,
96.475330841,S0-C0,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,5.07,
96.475330841,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.27,% Core_Clocks,,,0.00,5.3,
96.475330841,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.55,% Core_Clocks,,,0.00,5.08,
96.475330841,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
96.475330841,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.47,% Clocks,,,0.00,5.08,
96.475330841,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C1,Backend_Bound,37.39,% Slots,,,0.00,5.08,
96.475330841,S0-C1,Backend_Bound.Memory_Bound,24.08,% Slots,,,0.00,5.07,
96.475330841,S0-C1,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.07,
96.475330841,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
96.475330841,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C2,Frontend_Bound,28.10,% Slots,,,0.00,5.08,
96.475330841,S0-C2,Bad_Speculation,11.31,% Slots,,,0.00,5.08,
96.475330841,S0-C2,Backend_Bound,28.38,% Slots,,,0.00,5.08,<==
96.475330841,S0-C2,Frontend_Bound.Frontend_Latency,17.80,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.08,
96.475330841,S0-C2,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S0-C2,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.07,
96.475330841,S0-C2,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.07,
96.475330841,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.34,
96.475330841,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
96.475330841,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.41,% Core_Clocks,,,0.00,5.31,
96.475330841,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.475330841,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.75,% Clocks,,,0.00,5.08,
96.475330841,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C3,Frontend_Bound,25.81,% Slots,,,0.00,5.08,
96.475330841,S0-C3,Bad_Speculation,18.79,% Slots,,,0.00,5.08,
96.475330841,S0-C3,Backend_Bound,24.47,% Slots,,,0.00,5.08,
96.475330841,S0-C3,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S0-C3,Bad_Speculation.Branch_Mispredicts,18.59,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S0-C3,Backend_Bound.Memory_Bound,16.64,% Slots,,,0.00,5.07,
96.475330841,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
96.475330841,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
96.475330841,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
96.475330841,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C4,Frontend_Bound,29.76,% Slots,,,0.00,5.08,
96.475330841,S0-C4,Bad_Speculation,12.90,% Slots,,,0.00,5.08,
96.475330841,S0-C4,Backend_Bound,26.28,% Slots,,,0.00,5.08,
96.475330841,S0-C4,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S0-C4,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S0-C4,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.07,
96.475330841,S0-C4,Backend_Bound.Core_Bound,10.12,% Slots,,,0.00,5.07,
96.475330841,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.34,
96.475330841,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
96.475330841,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
96.475330841,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.475330841,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C5,Frontend_Bound,27.49,% Slots,,,0.00,5.08,
96.475330841,S0-C5,Bad_Speculation,11.49,% Slots,,,0.00,5.08,
96.475330841,S0-C5,Backend_Bound,36.74,% Slots,,,0.00,5.08,<==
96.475330841,S0-C5,Retiring,32.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
96.475330841,S0-C5,Frontend_Bound.Frontend_Latency,21.92,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S0-C5,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S0-C5,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.07,
96.475330841,S0-C5,Backend_Bound.Core_Bound,16.43,% Slots,,,0.00,5.07,
96.475330841,S0-C5,Retiring.Microcode_Sequencer,2.63,% Slots,,idq.ms_uops,0.00,5.35,
96.475330841,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.34,
96.475330841,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.475330841,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.88,% Clocks,,idq.ms_switches,0.00,5.34,
96.475330841,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
96.475330841,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.475330841,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C6,Frontend_Bound,28.69,% Slots,,,0.00,5.08,
96.475330841,S0-C6,Bad_Speculation,12.88,% Slots,,,0.00,5.08,
96.475330841,S0-C6,Backend_Bound,24.04,% Slots,,,0.00,5.08,
96.475330841,S0-C6,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S0-C6,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S0-C6,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.07,
96.475330841,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.35,
96.475330841,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
96.475330841,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
96.475330841,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.475330841,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C7,Frontend_Bound,32.16,% Slots,,,0.00,5.07,
96.475330841,S0-C7,Bad_Speculation,13.87,% Slots,,,0.00,5.07,
96.475330841,S0-C7,Backend_Bound,22.37,% Slots,,,0.00,5.07,
96.475330841,S0-C7,Frontend_Bound.Frontend_Latency,23.00,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.97,% Slots,,,0.00,5.07,
96.475330841,S0-C7,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.07,
96.475330841,S0-C7,Backend_Bound.Memory_Bound,22.90,% Slots,,,0.00,5.07,
96.475330841,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.12,% Clocks,,,0.00,5.34,
96.475330841,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
96.475330841,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.53,% Core_Clocks,,,0.00,5.31,
96.475330841,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
96.475330841,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
96.475330841,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C0,Frontend_Bound,31.60,% Slots,,,0.00,5.08,
96.475330841,S1-C0,Bad_Speculation,13.76,% Slots,,,0.00,5.08,
96.475330841,S1-C0,Backend_Bound,25.86,% Slots,,,0.00,5.08,
96.475330841,S1-C0,Retiring,28.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
96.475330841,S1-C0,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.08,
96.475330841,S1-C0,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S1-C0,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.07,
96.475330841,S1-C0,Backend_Bound.Core_Bound,12.79,% Slots,,,0.00,5.07,
96.475330841,S1-C0,Retiring.Microcode_Sequencer,2.25,% Slots,,idq.ms_uops,0.00,5.34,
96.475330841,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.34,
96.475330841,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
96.475330841,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.40,% Clocks,,idq.ms_switches,0.00,5.34,
96.475330841,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
96.475330841,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.475330841,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C1,Frontend_Bound,23.92,% Slots,,,0.00,5.08,
96.475330841,S1-C1,Bad_Speculation,15.35,% Slots,,,0.00,5.08,
96.475330841,S1-C1,Backend_Bound,29.73,% Slots,,,0.00,5.08,
96.475330841,S1-C1,Frontend_Bound.Frontend_Latency,17.77,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S1-C1,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S1-C1,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.07,
96.475330841,S1-C1,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.07,<==
96.475330841,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.475330841,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
96.475330841,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.475330841,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C2,Frontend_Bound,30.40,% Slots,,,0.00,5.08,
96.475330841,S1-C2,Bad_Speculation,11.30,% Slots,,,0.00,5.08,
96.475330841,S1-C2,Backend_Bound,26.96,% Slots,,,0.00,5.08,
96.475330841,S1-C2,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S1-C2,Bad_Speculation.Branch_Mispredicts,11.18,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S1-C2,Backend_Bound.Memory_Bound,17.64,% Slots,,,0.00,5.07,
96.475330841,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.34,
96.475330841,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
96.475330841,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
96.475330841,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.475330841,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C3,Frontend_Bound,29.86,% Slots,,,0.00,5.08,
96.475330841,S1-C3,Bad_Speculation,14.35,% Slots,,,0.00,5.08,
96.475330841,S1-C3,Backend_Bound,23.13,% Slots,,,0.00,5.08,
96.475330841,S1-C3,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S1-C3,Bad_Speculation.Branch_Mispredicts,14.15,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S1-C3,Backend_Bound.Memory_Bound,19.16,% Slots,,,0.00,5.07,
96.475330841,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
96.475330841,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
96.475330841,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
96.475330841,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C4,Frontend_Bound,26.27,% Slots,,,0.00,5.08,
96.475330841,S1-C4,Bad_Speculation,16.80,% Slots,,,0.00,5.08,
96.475330841,S1-C4,Backend_Bound,26.35,% Slots,,,0.00,5.08,<==
96.475330841,S1-C4,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.08,
96.475330841,S1-C4,Bad_Speculation.Branch_Mispredicts,16.58,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S1-C4,Backend_Bound.Memory_Bound,15.60,% Slots,,,0.00,5.07,
96.475330841,S1-C4,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.07,
96.475330841,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.34,
96.475330841,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.475330841,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.23,% Core_Clocks,,,0.00,5.31,
96.475330841,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.29,% Core_Clocks,,,0.00,5.08,
96.475330841,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
96.475330841,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.475330841,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C5,Frontend_Bound,30.59,% Slots,,,0.00,5.08,<==
96.475330841,S1-C5,Bad_Speculation,17.22,% Slots,,,0.00,5.08,
96.475330841,S1-C5,Backend_Bound,19.62,% Slots,,,0.00,5.08,
96.475330841,S1-C5,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.56,% Slots,,,0.00,5.08,
96.475330841,S1-C5,Bad_Speculation.Branch_Mispredicts,17.04,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S1-C5,Backend_Bound.Memory_Bound,31.83,% Slots,,,0.00,5.07,
96.475330841,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
96.475330841,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.77,% Core_Clocks,,,0.00,5.31,
96.475330841,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.99,% Core_Clocks,,,0.00,5.08,
96.475330841,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
96.475330841,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
96.475330841,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C6,Frontend_Bound,30.39,% Slots,,,0.00,5.08,
96.475330841,S1-C6,Bad_Speculation,13.19,% Slots,,,0.00,5.08,
96.475330841,S1-C6,Backend_Bound,26.82,% Slots,,,0.00,5.08,
96.475330841,S1-C6,Frontend_Bound.Frontend_Latency,23.25,% Slots,,rs_events.empty_end,0.00,5.08,
96.475330841,S1-C6,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S1-C6,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.08,
96.475330841,S1-C6,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,5.08,
96.475330841,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.34,
96.475330841,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
96.475330841,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
96.475330841,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
96.475330841,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C7,Frontend_Bound,25.60,% Slots,,,0.00,5.08,
96.475330841,S1-C7,Bad_Speculation,11.94,% Slots,,,0.00,5.08,
96.475330841,S1-C7,Backend_Bound,31.68,% Slots,,,0.00,5.08,
96.475330841,S1-C7,Retiring,35.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
96.475330841,S1-C7,Frontend_Bound.Frontend_Latency,15.16,% Slots,,rs_events.empty_end,0.00,5.07,
96.475330841,S1-C7,Bad_Speculation.Branch_Mispredicts,11.80,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.475330841,S1-C7,Backend_Bound.Memory_Bound,24.93,% Slots,,,0.00,5.07,
96.475330841,S1-C7,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.34,<==
96.475330841,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.475330841,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.73,% Clocks,,idq.ms_switches,0.00,5.34,
96.475330841,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
96.475330841,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
96.475330841,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
98.021591492,S0-C0,Backend_Bound,29.68,% Slots,,,0.00,5.43,<==
98.021591492,S0-C0,Backend_Bound.Memory_Bound,14.21,% Slots,,,0.00,5.17,
98.021591492,S0-C0,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.17,
98.021591492,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
98.021591492,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.24,% Clocks,,,0.00,5.17,
98.021591492,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C1,Backend_Bound,35.23,% Slots,,,0.00,5.43,
98.021591492,S0-C1,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.18,
98.021591492,S0-C1,Backend_Bound.Core_Bound,22.99,% Slots,,,0.00,5.18,
98.021591492,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
98.021591492,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.72,% Clocks,,,0.00,5.18,<==
98.021591492,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C2,Frontend_Bound,30.53,% Slots,,,0.00,5.43,<==
98.021591492,S0-C2,Backend_Bound,22.13,% Slots,,,0.00,5.43,
98.021591492,S0-C2,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.43,
98.021591492,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.25,% Slots,,,0.00,5.19,
98.021591492,S0-C2,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.17,
98.021591492,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,0.00,5.17,
98.021591492,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
98.021591492,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.37,% Core_Clocks,,,0.00,5.2,
98.021591492,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
98.021591492,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C3,Frontend_Bound,22.24,% Slots,,,0.00,5.43,
98.021591492,S0-C3,Bad_Speculation,12.33,% Slots,,,0.00,5.43,
98.021591492,S0-C3,Backend_Bound,34.10,% Slots,,,0.00,5.43,<==
98.021591492,S0-C3,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.17,
98.021591492,S0-C3,Backend_Bound.Memory_Bound,17.58,% Slots,,,0.00,5.17,
98.021591492,S0-C3,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.17,
98.021591492,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
98.021591492,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
98.021591492,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C4,Frontend_Bound,21.68,% Slots,,,0.00,5.44,<==
98.021591492,S0-C4,Bad_Speculation,20.68,% Slots,,,0.00,5.44,
98.021591492,S0-C4,Backend_Bound,20.61,% Slots,,,0.00,5.44,
98.021591492,S0-C4,Bad_Speculation.Branch_Mispredicts,20.52,% Slots,,br_misp_retired.all_branches,0.00,5.17,
98.021591492,S0-C4,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.17,
98.021591492,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
98.021591492,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
98.021591492,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C5,Bad_Speculation,10.51,% Slots,,,0.00,5.43,
98.021591492,S0-C5,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.17,
98.021591492,S0-C5,Backend_Bound,27.98,% Slots,,,0.00,5.43,
98.021591492,S0-C5,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.17,
98.021591492,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
98.021591492,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
98.021591492,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C6,Frontend_Bound,21.90,% Slots,,,0.00,5.43,
98.021591492,S0-C6,Bad_Speculation,15.51,% Slots,,,0.00,5.43,
98.021591492,S0-C6,Backend_Bound,27.48,% Slots,,,0.00,5.43,<==
98.021591492,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.86,% Slots,,,0.00,5.18,
98.021591492,S0-C6,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.17,
98.021591492,S0-C6,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.17,
98.021591492,S0-C6,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.17,
98.021591492,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.12,% Core_Clocks,,,0.00,5.21,
98.021591492,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
98.021591492,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
98.021591492,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C7,Frontend_Bound,22.27,% Slots,,,0.00,5.43,
98.021591492,S0-C7,Backend_Bound,35.07,% Slots,,,0.00,5.43,<==
98.021591492,S0-C7,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.43,
98.021591492,S0-C7,Backend_Bound.Memory_Bound,19.96,% Slots,,,0.00,5.17,
98.021591492,S0-C7,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.17,
98.021591492,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.17,
98.021591492,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
98.021591492,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
98.021591492,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
98.021591492,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C0,Frontend_Bound,22.50,% Slots,,,0.00,5.43,
98.021591492,S1-C0,Backend_Bound,36.13,% Slots,,,0.00,5.43,
98.021591492,S1-C0,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.43,
98.021591492,S1-C0,Backend_Bound.Memory_Bound,22.29,% Slots,,,0.00,5.18,
98.021591492,S1-C0,Backend_Bound.Core_Bound,13.84,% Slots,,,0.00,5.18,
98.021591492,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.18,
98.021591492,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
98.021591492,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
98.021591492,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
98.021591492,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C1,Bad_Speculation,10.25,% Slots,,,0.00,5.43,
98.021591492,S1-C1,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.18,
98.021591492,S1-C1,Backend_Bound,37.00,% Slots,,,0.00,5.43,<==
98.021591492,S1-C1,Backend_Bound.Memory_Bound,17.82,% Slots,,,0.00,5.18,
98.021591492,S1-C1,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.18,
98.021591492,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
98.021591492,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C2,Backend_Bound,32.65,% Slots,,,0.00,5.44,<==
98.021591492,S1-C2,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.18,
98.021591492,S1-C2,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.18,
98.021591492,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
98.021591492,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.22,% Clocks,,,0.00,5.17,
98.021591492,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C3,Backend_Bound,42.02,% Slots,,,0.00,5.43,
98.021591492,S1-C3,Backend_Bound.Memory_Bound,26.86,% Slots,,,0.00,5.18,
98.021591492,S1-C3,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.18,
98.021591492,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,24.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
98.021591492,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C4,Bad_Speculation,11.24,% Slots,,,0.00,5.44,
98.021591492,S1-C4,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.17,
98.021591492,S1-C4,Backend_Bound,34.55,% Slots,,,0.00,5.44,
98.021591492,S1-C4,Backend_Bound.Memory_Bound,27.73,% Slots,,,0.00,5.17,
98.021591492,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
98.021591492,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C5,Frontend_Bound,23.32,% Slots,,,0.00,5.43,
98.021591492,S1-C5,Bad_Speculation,15.26,% Slots,,,0.00,5.43,
98.021591492,S1-C5,Backend_Bound,31.85,% Slots,,,0.00,5.43,
98.021591492,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.19,
98.021591492,S1-C5,Bad_Speculation.Branch_Mispredicts,15.01,% Slots,,br_misp_retired.all_branches,0.00,5.17,
98.021591492,S1-C5,Backend_Bound.Memory_Bound,22.91,% Slots,,,0.00,5.17,
98.021591492,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.90,% Core_Clocks,,,0.00,5.2,
98.021591492,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
98.021591492,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
98.021591492,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C6,Frontend_Bound,26.25,% Slots,,,0.00,5.43,
98.021591492,S1-C6,Bad_Speculation,13.79,% Slots,,,0.00,5.43,
98.021591492,S1-C6,Backend_Bound,26.74,% Slots,,,0.00,5.43,
98.021591492,S1-C6,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.43,
98.021591492,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.19,
98.021591492,S1-C6,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.17,
98.021591492,S1-C6,Backend_Bound.Memory_Bound,24.80,% Slots,,,0.00,5.17,
98.021591492,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.18,
98.021591492,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
98.021591492,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.02,% Core_Clocks,,,0.00,5.2,
98.021591492,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.05,% Core_Clocks,,,0.00,5.43,
98.021591492,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
98.021591492,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C7,Bad_Speculation,12.62,% Slots,,,0.00,5.43,
98.021591492,S1-C7,Bad_Speculation.Branch_Mispredicts,12.42,% Slots,,br_misp_retired.all_branches,0.00,5.18,
98.021591492,S1-C7,Backend_Bound,37.58,% Slots,,,0.00,5.43,
98.021591492,S1-C7,Backend_Bound.Memory_Bound,23.76,% Slots,,,0.00,5.17,
98.021591492,S1-C7,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.17,
98.021591492,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,30.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
98.021591492,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
98.021591492,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
98.021591492,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
99.536684619,S0-C0,Backend_Bound,32.18,% Slots,,,0.00,5.27,
99.536684619,S0-C0,Backend_Bound.Memory_Bound,10.00,% Slots,,,0.00,5.27,
99.536684619,S0-C0,Backend_Bound.Core_Bound,22.18,% Slots,,,0.00,5.27,
99.536684619,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
99.536684619,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.94,% Clocks,,,0.00,5.18,<==
99.536684619,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S0-C1,Frontend_Bound,21.91,% Slots,,,0.00,5.27,<==
99.536684619,S0-C1,Backend_Bound,20.23,% Slots,,,0.00,5.27,
99.536684619,S0-C1,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.27,
99.536684619,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S0-C2,Frontend_Bound,30.54,% Slots,,,0.00,5.28,<==
99.536684619,S0-C2,Backend_Bound,24.26,% Slots,,,0.00,5.28,
99.536684619,S0-C2,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.27,
99.536684619,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.26,
99.536684619,S0-C2,Backend_Bound.Memory_Bound,13.43,% Slots,,,0.00,5.27,
99.536684619,S0-C2,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.27,
99.536684619,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.27,
99.536684619,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
99.536684619,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.15,% Core_Clocks,,,0.00,5.28,
99.536684619,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S0-C3,Bad_Speculation,10.23,% Slots,,,0.00,5.28,
99.536684619,S0-C3,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.28,
99.536684619,S0-C3,Backend_Bound,25.90,% Slots,,,0.00,5.28,<==
99.536684619,S0-C3,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.27,
99.536684619,S0-C3,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.27,
99.536684619,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
99.536684619,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
99.536684619,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S0-C4,Frontend_Bound,30.00,% Slots,,,0.00,5.28,
99.536684619,S0-C4,Backend_Bound,32.44,% Slots,,,0.00,5.28,
99.536684619,S0-C4,Frontend_Bound.Frontend_Latency,23.78,% Slots,,rs_events.empty_end,0.00,5.27,
99.536684619,S0-C4,Backend_Bound.Memory_Bound,21.48,% Slots,,,0.00,5.27,<==
99.536684619,S0-C4,Backend_Bound.Core_Bound,10.96,% Slots,,,0.00,5.27,
99.536684619,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.27,
99.536684619,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
99.536684619,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S0-C5,Backend_Bound,46.01,% Slots,,,0.00,5.27,<==
99.536684619,S0-C5,Backend_Bound.Memory_Bound,24.27,% Slots,,,0.00,5.27,
99.536684619,S0-C5,Backend_Bound.Core_Bound,21.74,% Slots,,,0.00,5.27,
99.536684619,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
99.536684619,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
99.536684619,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S0-C6,Frontend_Bound,42.01,% Slots,,,0.00,5.28,
99.536684619,S0-C6,Bad_Speculation,14.11,% Slots,,,0.00,5.28,
99.536684619,S0-C6,Backend_Bound,19.40,% Slots,,,0.00,5.28,
99.536684619,S0-C6,Frontend_Bound.Frontend_Latency,28.70,% Slots,,rs_events.empty_end,0.00,5.27,
99.536684619,S0-C6,Bad_Speculation.Branch_Mispredicts,13.80,% Slots,,br_misp_retired.all_branches,0.00,5.27,
99.536684619,S0-C6,Backend_Bound.Core_Bound,28.68,% Slots,,,0.00,5.27,
99.536684619,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
99.536684619,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S0-C7,Backend_Bound,47.21,% Slots,,,0.00,5.28,<==
99.536684619,S0-C7,Backend_Bound.Memory_Bound,21.47,% Slots,,,0.00,5.27,
99.536684619,S0-C7,Backend_Bound.Core_Bound,25.74,% Slots,,,0.00,5.27,
99.536684619,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
99.536684619,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
99.536684619,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S1-C0,Frontend_Bound,42.30,% Slots,,,0.00,5.28,
99.536684619,S1-C0,Bad_Speculation,11.86,% Slots,,,0.00,5.28,
99.536684619,S1-C0,Backend_Bound,17.57,% Slots,,,0.00,5.28,
99.536684619,S1-C0,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
99.536684619,S1-C0,Frontend_Bound.Frontend_Latency,29.43,% Slots,,rs_events.empty_end,0.00,5.27,
99.536684619,S1-C0,Frontend_Bound.Frontend_Bandwidth,99.32,% Slots,,,0.00,5.27,
99.536684619,S1-C0,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.27,
99.536684619,S1-C0,Backend_Bound.Memory_Bound,11.94,% Slots,,,0.00,5.27,
99.536684619,S1-C0,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.28,
99.536684619,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.28,
99.536684619,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
99.536684619,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.28,
99.536684619,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.70,% Core_Clocks,,,0.00,5.28,<==
99.536684619,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
99.536684619,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
99.536684619,S1-C1,Backend_Bound,34.76,% Slots,,,0.00,5.28,<==
99.536684619,S1-C1,Backend_Bound.Memory_Bound,15.91,% Slots,,,0.00,5.27,
99.536684619,S1-C1,Backend_Bound.Core_Bound,18.85,% Slots,,,0.00,5.27,
99.536684619,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
99.536684619,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.14,% Clocks,,,0.00,5.19,
99.536684619,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
99.536684619,S1-C2,Backend_Bound,17.97,% Slots,,,0.00,5.28,
99.536684619,S1-C2,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.27,
99.536684619,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
99.536684619,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
99.536684619,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
99.536684619,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
99.536684619,S1-C3,Backend_Bound,34.26,% Slots,,,0.00,5.27,<==
99.536684619,S1-C3,Backend_Bound.Memory_Bound,19.62,% Slots,,,0.00,5.27,
99.536684619,S1-C3,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.27,
99.536684619,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
99.536684619,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
99.536684619,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.81,% Clocks,,,0.00,5.19,
99.536684619,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
99.536684619,S1-C4,Backend_Bound,36.04,% Slots,,,0.00,5.28,
99.536684619,S1-C4,Backend_Bound.Memory_Bound,28.65,% Slots,,,0.00,5.27,<==
99.536684619,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
99.536684619,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
99.536684619,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
99.536684619,S1-C5,Frontend_Bound,43.10,% Slots,,,0.00,5.28,
99.536684619,S1-C5,Bad_Speculation,13.47,% Slots,,,0.00,5.28,
99.536684619,S1-C5,Backend_Bound,19.09,% Slots,,,0.00,5.28,
99.536684619,S1-C5,Retiring,32.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
99.536684619,S1-C5,Frontend_Bound.Frontend_Latency,28.29,% Slots,,rs_events.empty_end,0.00,5.27,
99.536684619,S1-C5,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.28,
99.536684619,S1-C5,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.28,
99.536684619,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.28,
99.536684619,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
99.536684619,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.49,% Clocks,,idq.ms_switches,0.00,5.28,
99.536684619,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
99.536684619,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
99.536684619,S1-C6,Frontend_Bound,23.12,% Slots,,,0.00,5.28,
99.536684619,S1-C6,Backend_Bound,29.23,% Slots,,,0.00,5.28,
99.536684619,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.00,% Slots,,,0.00,5.26,
99.536684619,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.68,% Core_Clocks,,,0.00,5.28,
99.536684619,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.53,% Core_Clocks,,,0.00,5.28,
99.536684619,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
99.536684619,S1-C7,Backend_Bound,43.05,% Slots,,,0.00,5.27,<==
99.536684619,S1-C7,Backend_Bound.Memory_Bound,23.14,% Slots,,,0.00,5.27,
99.536684619,S1-C7,Backend_Bound.Core_Bound,19.91,% Slots,,,0.00,5.27,
99.536684619,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
99.536684619,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.23,% Clocks,,,0.00,5.08,
99.536684619,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
99.536684619,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
99.536684619,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
99.536684619,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
99.536684619,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
99.536684619,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
99.536684619,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
99.536684619,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
99.536684619,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
99.536684619,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
99.536684619,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
99.536684619,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
99.536684619,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
99.536684619,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
99.536684619,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
99.536684619,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
99.536684619,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
101.015304802,S0-C0,Backend_Bound,34.16,% Slots,,,0.00,5.14,
101.015304802,S0-C0,Backend_Bound.Memory_Bound,20.86,% Slots,,,0.00,5.14,
101.015304802,S0-C0,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.14,
101.015304802,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
101.015304802,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.09,% Clocks,,,0.00,5.22,
101.015304802,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C1,Frontend_Bound,22.70,% Slots,,,0.00,5.14,
101.015304802,S0-C1,Bad_Speculation,10.84,% Slots,,,0.00,5.14,
101.015304802,S0-C1,Backend_Bound,26.96,% Slots,,,0.00,5.14,
101.015304802,S0-C1,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S0-C1,Backend_Bound.Memory_Bound,29.28,% Slots,,,0.00,5.14,
101.015304802,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
101.015304802,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C2,Frontend_Bound,33.72,% Slots,,,0.00,5.14,
101.015304802,S0-C2,Bad_Speculation,11.60,% Slots,,,0.00,5.14,
101.015304802,S0-C2,Backend_Bound,15.28,% Slots,,,0.00,5.14,
101.015304802,S0-C2,Frontend_Bound.Frontend_Latency,20.34,% Slots,,rs_events.empty_end,0.00,5.14,<==
101.015304802,S0-C2,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.41,
101.015304802,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
101.015304802,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C3,Frontend_Bound,23.70,% Slots,,,0.00,5.14,
101.015304802,S0-C3,Backend_Bound,33.97,% Slots,,,0.00,5.14,
101.015304802,S0-C3,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.14,
101.015304802,S0-C3,Backend_Bound.Memory_Bound,20.01,% Slots,,,0.00,5.14,
101.015304802,S0-C3,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.14,
101.015304802,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.41,
101.015304802,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
101.015304802,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
101.015304802,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.07,% Clocks,,,0.00,5.22,
101.015304802,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C4,Frontend_Bound,30.30,% Slots,,,0.00,5.14,
101.015304802,S0-C4,Bad_Speculation,13.81,% Slots,,,0.00,5.14,
101.015304802,S0-C4,Backend_Bound,22.43,% Slots,,,0.00,5.14,
101.015304802,S0-C4,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.14,
101.015304802,S0-C4,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S0-C4,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.14,
101.015304802,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.94,% Clocks,,,0.00,5.4,
101.015304802,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
101.015304802,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
101.015304802,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
101.015304802,S0-C5,Frontend_Bound,25.90,% Slots,,,0.00,5.14,
101.015304802,S0-C5,Bad_Speculation,16.32,% Slots,,,0.00,5.14,
101.015304802,S0-C5,Backend_Bound,28.00,% Slots,,,0.00,5.14,
101.015304802,S0-C5,Frontend_Bound.Frontend_Latency,16.85,% Slots,,rs_events.empty_end,0.00,5.14,
101.015304802,S0-C5,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S0-C5,Backend_Bound.Memory_Bound,16.50,% Slots,,,0.00,5.14,
101.015304802,S0-C5,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.14,
101.015304802,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.41,
101.015304802,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
101.015304802,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
101.015304802,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C6,Frontend_Bound,29.47,% Slots,,,0.00,5.14,
101.015304802,S0-C6,Bad_Speculation,16.92,% Slots,,,0.00,5.14,
101.015304802,S0-C6,Backend_Bound,20.65,% Slots,,,0.00,5.14,
101.015304802,S0-C6,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.14,
101.015304802,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.14,
101.015304802,S0-C6,Bad_Speculation.Branch_Mispredicts,16.56,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S0-C6,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.14,
101.015304802,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.41,
101.015304802,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
101.015304802,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.02,% Core_Clocks,,,0.00,5.14,
101.015304802,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.59,% Core_Clocks,,,0.00,5.14,
101.015304802,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
101.015304802,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C7,Frontend_Bound,32.58,% Slots,,,0.00,5.14,
101.015304802,S0-C7,Bad_Speculation,17.99,% Slots,,,0.00,5.14,
101.015304802,S0-C7,Backend_Bound,22.22,% Slots,,,0.00,5.14,
101.015304802,S0-C7,Frontend_Bound.Frontend_Latency,25.27,% Slots,,rs_events.empty_end,0.00,5.14,
101.015304802,S0-C7,Bad_Speculation.Branch_Mispredicts,17.80,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S0-C7,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.13,
101.015304802,S0-C7,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.13,
101.015304802,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.41,
101.015304802,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
101.015304802,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
101.015304802,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.56,% Clocks,,,0.00,5.22,
101.015304802,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C0,Backend_Bound,41.11,% Slots,,,0.00,5.14,
101.015304802,S1-C0,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.14,
101.015304802,S1-C0,Backend_Bound.Core_Bound,26.02,% Slots,,,0.00,5.14,
101.015304802,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
101.015304802,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
101.015304802,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.53,% Clocks,,,0.00,5.22,<==
101.015304802,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C1,Frontend_Bound,27.50,% Slots,,,0.00,5.13,<==
101.015304802,S1-C1,Bad_Speculation,13.20,% Slots,,,0.00,5.13,
101.015304802,S1-C1,Backend_Bound,26.38,% Slots,,,0.00,5.13,
101.015304802,S1-C1,Frontend_Bound.Frontend_Latency,16.15,% Slots,,rs_events.empty_end,0.00,5.13,
101.015304802,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.13,
101.015304802,S1-C1,Bad_Speculation.Branch_Mispredicts,13.05,% Slots,,br_misp_retired.all_branches,0.00,5.13,
101.015304802,S1-C1,Backend_Bound.Memory_Bound,18.46,% Slots,,,0.00,5.13,
101.015304802,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.41,
101.015304802,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
101.015304802,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.87,% Core_Clocks,,,0.00,5.14,
101.015304802,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.09,% Core_Clocks,,,0.00,5.14,
101.015304802,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
101.015304802,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
101.015304802,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C2,Frontend_Bound,35.75,% Slots,,,0.00,5.14,
101.015304802,S1-C2,Bad_Speculation,19.63,% Slots,,,0.00,5.14,
101.015304802,S1-C2,Backend_Bound,15.79,% Slots,,,0.00,5.14,
101.015304802,S1-C2,Frontend_Bound.Frontend_Latency,27.63,% Slots,,rs_events.empty_end,0.00,5.14,
101.015304802,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.21,% Slots,,,0.00,5.14,
101.015304802,S1-C2,Bad_Speculation.Branch_Mispredicts,19.44,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S1-C2,Backend_Bound.Memory_Bound,12.51,% Slots,,,0.00,5.14,
101.015304802,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.41,
101.015304802,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
101.015304802,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.83,% Core_Clocks,,,0.00,5.14,
101.015304802,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
101.015304802,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
101.015304802,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C3,Backend_Bound,30.43,% Slots,,,0.00,5.14,
101.015304802,S1-C3,Backend_Bound.Memory_Bound,19.04,% Slots,,,0.00,5.14,
101.015304802,S1-C3,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.14,
101.015304802,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
101.015304802,S1-C3-T0,Backend_Bound.Core_Bound.Divider,21.05,% Clocks,,arith.fpu_div_active,0.00,5.15,
101.015304802,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C4,Frontend_Bound,27.12,% Slots,,,0.00,5.14,
101.015304802,S1-C4,Bad_Speculation,14.47,% Slots,,,0.00,5.14,
101.015304802,S1-C4,Backend_Bound,17.86,% Slots,,,0.00,5.14,
101.015304802,S1-C4,Frontend_Bound.Frontend_Latency,15.92,% Slots,,rs_events.empty_end,0.00,5.14,
101.015304802,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.76,% Slots,,,0.00,5.14,
101.015304802,S1-C4,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.41,
101.015304802,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
101.015304802,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.55,% Core_Clocks,,,0.00,5.14,<==
101.015304802,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.41,% Core_Clocks,,,0.00,5.16,
101.015304802,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C5,Frontend_Bound,29.51,% Slots,,,0.00,5.14,
101.015304802,S1-C5,Bad_Speculation,17.50,% Slots,,,0.00,5.14,
101.015304802,S1-C5,Backend_Bound,19.05,% Slots,,,0.00,5.14,
101.015304802,S1-C5,Frontend_Bound.Frontend_Latency,19.63,% Slots,,rs_events.empty_end,0.00,5.14,
101.015304802,S1-C5,Bad_Speculation.Branch_Mispredicts,17.35,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.015304802,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
101.015304802,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C6,Backend_Bound,29.89,% Slots,,,0.00,5.13,
101.015304802,S1-C6,Backend_Bound.Memory_Bound,21.52,% Slots,,,0.00,5.13,
101.015304802,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
101.015304802,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C7,Backend_Bound,31.22,% Slots,,,0.00,5.14,<==
101.015304802,S1-C7,Backend_Bound.Memory_Bound,16.83,% Slots,,,0.00,5.14,
101.015304802,S1-C7,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.14,
101.015304802,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
101.015304802,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
101.015304802,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
101.015304802,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
102.546581396,S0-C0,Bad_Speculation,10.73,% Slots,,,0.00,5.23,
102.546581396,S0-C0,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S0-C0,Backend_Bound,32.26,% Slots,,,0.00,5.23,
102.546581396,S0-C0,Backend_Bound.Memory_Bound,24.28,% Slots,,,0.00,5.23,
102.546581396,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
102.546581396,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
102.546581396,S0-C1,Backend_Bound,38.85,% Slots,,,0.00,5.22,
102.546581396,S0-C1,Retiring,39.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
102.546581396,S0-C1,Backend_Bound.Memory_Bound,20.31,% Slots,,,0.00,5.22,
102.546581396,S0-C1,Backend_Bound.Core_Bound,18.54,% Slots,,,0.00,5.22,
102.546581396,S0-C1,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.23,<==
102.546581396,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.89,% Clocks,,idq.ms_switches,0.00,5.23,
102.546581396,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,22.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.546581396,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.42,% Clocks,,,0.00,5.22,
102.546581396,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C2,Frontend_Bound,32.27,% Slots,,,0.00,5.22,
102.546581396,S0-C2,Backend_Bound,20.76,% Slots,,,0.00,5.22,
102.546581396,S0-C2,Frontend_Bound.Frontend_Latency,20.58,% Slots,,rs_events.empty_end,0.00,5.22,<==
102.546581396,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.22,
102.546581396,S0-C2,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.22,
102.546581396,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.23,
102.546581396,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
102.546581396,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.10,% Core_Clocks,,,0.00,5.23,
102.546581396,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
102.546581396,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C3,Frontend_Bound,23.78,% Slots,,,0.00,5.22,
102.546581396,S0-C3,Bad_Speculation,11.13,% Slots,,,0.00,5.22,
102.546581396,S0-C3,Backend_Bound,27.10,% Slots,,,0.00,5.22,<==
102.546581396,S0-C3,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.22,
102.546581396,S0-C3,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S0-C3,Backend_Bound.Memory_Bound,14.82,% Slots,,,0.00,5.22,
102.546581396,S0-C3,Backend_Bound.Core_Bound,12.28,% Slots,,,0.00,5.22,
102.546581396,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.23,
102.546581396,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.546581396,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
102.546581396,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C4,Frontend_Bound,23.71,% Slots,,,0.00,5.22,
102.546581396,S0-C4,Backend_Bound,37.29,% Slots,,,0.00,5.22,
102.546581396,S0-C4,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.22,
102.546581396,S0-C4,Backend_Bound.Memory_Bound,39.95,% Slots,,,0.00,5.22,
102.546581396,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.23,
102.546581396,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
102.546581396,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
102.546581396,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
102.546581396,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C5,Bad_Speculation,14.64,% Slots,,,0.00,5.22,
102.546581396,S0-C5,Bad_Speculation.Branch_Mispredicts,14.51,% Slots,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S0-C5,Backend_Bound,39.56,% Slots,,,0.00,5.22,<==
102.546581396,S0-C5,Backend_Bound.Memory_Bound,17.64,% Slots,,,0.00,5.22,
102.546581396,S0-C5,Backend_Bound.Core_Bound,21.92,% Slots,,,0.00,5.22,
102.546581396,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
102.546581396,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
102.546581396,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C6,Backend_Bound,41.63,% Slots,,,0.00,5.22,
102.546581396,S0-C6,Backend_Bound.Memory_Bound,34.37,% Slots,,,0.00,5.22,
102.546581396,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
102.546581396,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C7,Bad_Speculation,16.81,% Slots,,,0.00,5.22,
102.546581396,S0-C7,Bad_Speculation.Branch_Mispredicts,16.54,% Slots,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S0-C7,Backend_Bound,26.19,% Slots,,,0.00,5.22,
102.546581396,S0-C7,Retiring,27.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.546581396,S0-C7,Backend_Bound.Memory_Bound,20.98,% Slots,,,0.00,5.22,
102.546581396,S0-C7,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.22,<==
102.546581396,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.18,% Clocks,,idq.ms_switches,0.00,5.22,
102.546581396,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.546581396,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C0,Bad_Speculation,11.03,% Slots,,,0.00,5.22,
102.546581396,S1-C0,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S1-C0,Backend_Bound,38.02,% Slots,,,0.00,5.22,
102.546581396,S1-C0,Backend_Bound.Memory_Bound,50.99,% Slots,,,0.00,5.22,
102.546581396,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
102.546581396,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C1,Backend_Bound,35.74,% Slots,,,0.00,5.22,
102.546581396,S1-C1,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.22,
102.546581396,S1-C1,Backend_Bound.Core_Bound,23.11,% Slots,,,0.00,5.22,<==
102.546581396,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.546581396,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C2,Bad_Speculation,12.91,% Slots,,,0.00,5.23,
102.546581396,S1-C2,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S1-C2,Backend_Bound,30.84,% Slots,,,0.00,5.23,
102.546581396,S1-C2,Backend_Bound.Memory_Bound,45.04,% Slots,,,0.00,5.22,
102.546581396,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
102.546581396,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
102.546581396,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C3,Frontend_Bound,22.00,% Slots,,,0.00,5.23,
102.546581396,S1-C3,Bad_Speculation,11.87,% Slots,,,0.00,5.23,
102.546581396,S1-C3,Backend_Bound,27.98,% Slots,,,0.00,5.23,
102.546581396,S1-C3,Frontend_Bound.Frontend_Latency,16.31,% Slots,,rs_events.empty_end,0.00,5.22,
102.546581396,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.20,% Slots,,,0.00,5.23,
102.546581396,S1-C3,Bad_Speculation.Branch_Mispredicts,11.65,% Slots,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S1-C3,Backend_Bound.Memory_Bound,32.07,% Slots,,,0.00,5.22,
102.546581396,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,0.00,5.23,
102.546581396,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
102.546581396,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.19,% Core_Clocks,,,0.00,5.23,
102.546581396,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.50,% Core_Clocks,,,0.00,5.22,
102.546581396,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
102.546581396,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
102.546581396,S1-C4,Backend_Bound,36.36,% Slots,,,0.00,5.23,
102.546581396,S1-C4,Backend_Bound.Memory_Bound,23.64,% Slots,,,0.00,5.22,
102.546581396,S1-C4,Backend_Bound.Core_Bound,12.72,% Slots,,,0.00,5.22,
102.546581396,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
102.546581396,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.25,% Clocks,,,0.00,5.23,
102.546581396,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C5,Backend_Bound,40.72,% Slots,,,0.00,5.22,<==
102.546581396,S1-C5,Backend_Bound.Memory_Bound,19.52,% Slots,,,0.00,5.22,
102.546581396,S1-C5,Backend_Bound.Core_Bound,21.20,% Slots,,,0.00,5.22,
102.546581396,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.546581396,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
102.546581396,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C6,Backend_Bound,34.76,% Slots,,,0.00,5.22,<==
102.546581396,S1-C6,Backend_Bound.Memory_Bound,17.37,% Slots,,,0.00,5.22,
102.546581396,S1-C6,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.22,
102.546581396,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
102.546581396,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.09,% Clocks,,,0.00,5.22,
102.546581396,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C7,Backend_Bound,42.64,% Slots,,,0.00,5.22,
102.546581396,S1-C7,Backend_Bound.Memory_Bound,24.84,% Slots,,,0.00,5.22,
102.546581396,S1-C7,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.22,
102.546581396,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
102.546581396,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.22,
102.546581396,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
102.546581396,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
102.546581396,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
102.546581396,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C0,Frontend_Bound,32.49,% Slots,,,0.00,5.23,
104.154498324,S0-C0,Backend_Bound,20.00,% Slots,,,0.00,5.23,
104.154498324,S0-C0,Frontend_Bound.Frontend_Latency,18.53,% Slots,,rs_events.empty_end,0.00,5.23,<==
104.154498324,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.23,
104.154498324,S0-C0,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.23,
104.154498324,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.23,
104.154498324,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
104.154498324,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.28,% Core_Clocks,,,0.00,5.47,
104.154498324,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.72,% Core_Clocks,,,0.00,5.23,
104.154498324,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C1,Backend_Bound,61.03,% Slots,,,0.00,5.22,
104.154498324,S0-C1,Retiring,38.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
104.154498324,S0-C1,Backend_Bound.Memory_Bound,41.46,% Slots,,,0.00,5.22,
104.154498324,S0-C1,Backend_Bound.Core_Bound,19.57,% Slots,,,0.00,5.22,
104.154498324,S0-C1,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.23,
104.154498324,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.08,% Clocks,,idq.ms_switches,0.00,5.23,
104.154498324,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,20.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
104.154498324,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C2,Frontend_Bound,25.18,% Slots,,,0.00,5.23,
104.154498324,S0-C2,Backend_Bound,44.23,% Slots,,,0.00,5.23,<==
104.154498324,S0-C2,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.23,
104.154498324,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.63,% Slots,,,0.00,5.23,
104.154498324,S0-C2,Backend_Bound.Memory_Bound,21.47,% Slots,,,0.00,5.23,
104.154498324,S0-C2,Backend_Bound.Core_Bound,22.76,% Slots,,,0.00,5.23,
104.154498324,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
104.154498324,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.73,% Core_Clocks,,,0.00,5.23,
104.154498324,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
104.154498324,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.23,
104.154498324,S0-C3,Backend_Bound.Memory_Bound,51.55,% Slots,,,0.00,5.22,
104.154498324,S0-C3,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.23,
104.154498324,S0-C3,Backend_Bound,56.28,% Slots,,,0.00,5.23,
104.154498324,S0-C3,Retiring,24.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
104.154498324,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.39,% Clocks,,idq.ms_switches,0.00,5.23,
104.154498324,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.96,% Core_Clocks,,,0.00,5.48,
104.154498324,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
104.154498324,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.74,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.46,
104.154498324,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
104.154498324,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,26.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,<==
104.154498324,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C4,Frontend_Bound,22.31,% Slots,,,0.00,5.23,
104.154498324,S0-C4,Bad_Speculation,11.45,% Slots,,,0.00,5.23,
104.154498324,S0-C4,Backend_Bound,33.81,% Slots,,,0.00,5.23,
104.154498324,S0-C4,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.23,
104.154498324,S0-C4,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.23,
104.154498324,S0-C4,Backend_Bound.Memory_Bound,30.08,% Slots,,,0.00,5.23,
104.154498324,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
104.154498324,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
104.154498324,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.71,% Slots,,,0.00,5.23,
104.154498324,S0-C5,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.23,
104.154498324,S0-C5,Backend_Bound,57.83,% Slots,,,0.00,5.23,
104.154498324,S0-C5,Retiring,17.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
104.154498324,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.31,% Clocks,,idq.ms_switches,0.00,5.22,
104.154498324,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,51.03,% Core_Clocks,,,0.00,5.23,
104.154498324,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
104.154498324,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C6,Frontend_Bound,32.83,% Slots,,,0.00,5.23,
104.154498324,S0-C6,Backend_Bound,18.59,% Slots,,,0.00,5.23,
104.154498324,S0-C6,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.23,<==
104.154498324,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.23,
104.154498324,S0-C6,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.23,
104.154498324,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.23,
104.154498324,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
104.154498324,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.48,% Core_Clocks,,,0.00,5.48,
104.154498324,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.23,
104.154498324,S0-C7,Backend_Bound.Core_Bound,55.45,% Slots,,,0.00,5.23,<==
104.154498324,S0-C7,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.23,
104.154498324,S0-C7,Backend_Bound,39.91,% Slots,,,0.00,5.23,
104.154498324,S0-C7,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
104.154498324,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.63,% Clocks,,idq.ms_switches,0.00,5.22,
104.154498324,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.27,% Core_Clocks,,,0.00,5.48,
104.154498324,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.48,% Core_Clocks,,,0.00,5.23,
104.154498324,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C0,Frontend_Bound,26.86,% Slots,,,0.00,5.24,
104.154498324,S1-C0,Backend_Bound,45.60,% Slots,,,0.00,5.24,
104.154498324,S1-C0,Frontend_Bound.Frontend_Latency,29.24,% Slots,,rs_events.empty_end,0.00,5.23,
104.154498324,S1-C0,Backend_Bound.Memory_Bound,48.44,% Slots,,,0.00,5.23,<==
104.154498324,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.23,
104.154498324,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
104.154498324,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C1,Bad_Speculation,20.39,% Slots,,,0.00,5.23,
104.154498324,S1-C1,Bad_Speculation.Branch_Mispredicts,20.07,% Slots,,br_misp_retired.all_branches,0.00,5.23,
104.154498324,S1-C1,Backend_Bound,22.03,% Slots,,,0.00,5.23,
104.154498324,S1-C1,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
104.154498324,S1-C1,Backend_Bound.Core_Bound,15.18,% Slots,,,0.00,5.23,<==
104.154498324,S1-C1,Retiring.Microcode_Sequencer,11.92,% Slots,,idq.ms_uops,0.00,5.23,
104.154498324,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.22,
104.154498324,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.23,
104.154498324,S1-C2,Backend_Bound.Memory_Bound,66.93,% Slots,,,0.00,5.23,
104.154498324,S1-C2,Backend_Bound,41.01,% Slots,,,0.00,5.23,
104.154498324,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.36,% Core_Clocks,,,0.00,5.48,
104.154498324,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.90,% Core_Clocks,,,0.00,5.23,
104.154498324,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
104.154498324,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C3,Frontend_Bound,25.78,% Slots,,,0.00,5.23,
104.154498324,S1-C3,Bad_Speculation,14.71,% Slots,,,0.00,5.23,
104.154498324,S1-C3,Backend_Bound,29.54,% Slots,,,0.00,5.23,
104.154498324,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.23,
104.154498324,S1-C3,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.23,
104.154498324,S1-C3,Backend_Bound.Memory_Bound,19.82,% Slots,,,0.00,5.23,<==
104.154498324,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.70,% Core_Clocks,,,0.00,5.47,
104.154498324,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.32,% Core_Clocks,,,0.00,5.23,
104.154498324,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
104.154498324,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
104.154498324,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C4,Backend_Bound,34.19,% Slots,,,0.00,5.23,<==
104.154498324,S1-C4,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.23,
104.154498324,S1-C4,Backend_Bound.Core_Bound,16.92,% Slots,,,0.00,5.23,
104.154498324,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
104.154498324,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C5,Frontend_Bound,25.50,% Slots,,,0.00,5.23,
104.154498324,S1-C5,Bad_Speculation,19.00,% Slots,,,0.00,5.23,
104.154498324,S1-C5,Backend_Bound,17.55,% Slots,,,0.00,5.23,
104.154498324,S1-C5,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.23,<==
104.154498324,S1-C5,Bad_Speculation.Branch_Mispredicts,18.66,% Slots,,br_misp_retired.all_branches,0.00,5.23,
104.154498324,S1-C5,Backend_Bound.Memory_Bound,12.28,% Slots,,,0.00,5.22,
104.154498324,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.23,
104.154498324,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
104.154498324,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C6,Backend_Bound,46.44,% Slots,,,0.00,5.23,<==
104.154498324,S1-C6,Backend_Bound.Memory_Bound,24.18,% Slots,,,0.00,5.23,
104.154498324,S1-C6,Backend_Bound.Core_Bound,22.26,% Slots,,,0.00,5.23,
104.154498324,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
104.154498324,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C7,Backend_Bound,38.33,% Slots,,,0.00,5.23,
104.154498324,S1-C7,Backend_Bound.Memory_Bound,16.30,% Slots,,,0.00,5.23,
104.154498324,S1-C7,Backend_Bound.Core_Bound,22.03,% Slots,,,0.00,5.23,<==
104.154498324,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
104.154498324,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
104.154498324,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
105.655776477,S0-C0,Frontend_Bound,27.91,% Slots,,,0.00,5.33,
105.655776477,S0-C0,Backend_Bound,30.13,% Slots,,,0.00,5.33,
105.655776477,S0-C0,Frontend_Bound.Frontend_Bandwidth,24.81,% Slots,,,0.00,5.33,
105.655776477,S0-C0,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.13,
105.655776477,S0-C0,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.13,<==
105.655776477,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.91,% Core_Clocks,,,0.00,5.06,
105.655776477,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.57,% Core_Clocks,,,0.00,5.32,
105.655776477,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
105.655776477,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C1,Frontend_Bound,33.22,% Slots,,,0.00,5.32,<==
105.655776477,S0-C1,Backend_Bound,17.17,% Slots,,,0.00,5.32,
105.655776477,S0-C1,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.32,
105.655776477,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.32,
105.655776477,S0-C1,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.13,
105.655776477,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.32,
105.655776477,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.84,% Core_Clocks,,,0.00,5.06,
105.655776477,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
105.655776477,S0-C2,Frontend_Bound,40.58,% Slots,,,0.00,5.33,
105.655776477,S0-C2,Backend_Bound,35.70,% Slots,,,0.00,5.33,
105.655776477,S0-C2,Retiring,18.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.655776477,S0-C2,Frontend_Bound.Frontend_Latency,23.23,% Slots,,rs_events.empty_end,0.00,5.32,<==
105.655776477,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.92,% Slots,,,0.00,5.33,
105.655776477,S0-C2,Backend_Bound.Memory_Bound,20.06,% Slots,,,0.00,5.13,
105.655776477,S0-C2,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.13,
105.655776477,S0-C2,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.33,
105.655776477,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.32,
105.655776477,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.83,% Clocks,,idq.ms_switches,0.00,5.32,
105.655776477,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.61,% Core_Clocks,,,0.00,5.05,
105.655776477,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
105.655776477,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
105.655776477,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C3,Frontend_Bound,30.96,% Slots,,,0.00,5.33,
105.655776477,S0-C3,Backend_Bound,46.19,% Slots,,,0.00,5.33,
105.655776477,S0-C3,Retiring,16.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.655776477,S0-C3,Frontend_Bound.Frontend_Latency,16.82,% Slots,,rs_events.empty_end,0.00,5.32,
105.655776477,S0-C3,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.33,
105.655776477,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.72,% Clocks,,,0.00,5.33,
105.655776477,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.04,% Clocks,,idq.ms_switches,0.00,5.33,
105.655776477,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
105.655776477,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
105.655776477,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C4,Frontend_Bound,30.34,% Slots,,,0.00,5.33,
105.655776477,S0-C4,Backend_Bound,35.94,% Slots,,,0.00,5.33,
105.655776477,S0-C4,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.32,
105.655776477,S0-C4,Backend_Bound.Memory_Bound,24.74,% Slots,,,0.00,5.14,
105.655776477,S0-C4,Backend_Bound.Core_Bound,11.20,% Slots,,,0.00,5.14,
105.655776477,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.14,% Clocks,,,0.00,5.32,
105.655776477,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
105.655776477,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.82,% Slots,,,0.00,5.33,
105.655776477,S0-C5,Backend_Bound.Core_Bound,26.85,% Slots,,,0.00,5.13,<==
105.655776477,S0-C5,Backend_Bound,34.76,% Slots,,,0.00,5.33,
105.655776477,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.50,% Core_Clocks,,,0.00,5.06,
105.655776477,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
105.655776477,S0-C6,Backend_Bound,35.45,% Slots,,,0.00,5.33,
105.655776477,S0-C6,Backend_Bound.Memory_Bound,14.46,% Slots,,,0.00,5.14,
105.655776477,S0-C6,Backend_Bound.Core_Bound,20.99,% Slots,,,0.00,5.14,
105.655776477,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
105.655776477,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.42,% Clocks,,,0.00,5.33,<==
105.655776477,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C7,Frontend_Bound,41.54,% Slots,,,0.00,5.33,
105.655776477,S0-C7,Backend_Bound,36.40,% Slots,,,0.00,5.33,
105.655776477,S0-C7,Retiring,15.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.655776477,S0-C7,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.32,<==
105.655776477,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.70,% Slots,,,0.00,5.33,
105.655776477,S0-C7,Backend_Bound.Memory_Bound,20.20,% Slots,,,0.00,5.14,
105.655776477,S0-C7,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,5.14,
105.655776477,S0-C7,Retiring.Microcode_Sequencer,10.99,% Slots,,idq.ms_uops,0.00,5.33,
105.655776477,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,0.00,5.33,
105.655776477,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.69,% Clocks,,idq.ms_switches,0.00,5.33,
105.655776477,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.04,% Core_Clocks,,,0.00,5.05,
105.655776477,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
105.655776477,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
105.655776477,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.67,% Clocks,,,0.00,5.33,
105.655776477,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C0,Backend_Bound,35.86,% Slots,,,0.00,5.33,
105.655776477,S1-C0,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.15,
105.655776477,S1-C0,Backend_Bound.Core_Bound,23.48,% Slots,,,0.00,5.15,
105.655776477,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
105.655776477,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.01,% Clocks,,,0.00,5.33,<==
105.655776477,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C1,Frontend_Bound,37.90,% Slots,,,0.00,5.33,
105.655776477,S1-C1,Backend_Bound,39.45,% Slots,,,0.00,5.33,
105.655776477,S1-C1,Frontend_Bound.Frontend_Latency,37.62,% Slots,,rs_events.empty_end,0.00,5.32,
105.655776477,S1-C1,Backend_Bound.Memory_Bound,30.57,% Slots,,,0.00,5.14,
105.655776477,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.11,% Clocks,,,0.00,5.32,
105.655776477,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
105.655776477,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
105.655776477,S1-C2,Frontend_Bound,35.63,% Slots,,,0.00,5.33,
105.655776477,S1-C2,Backend_Bound,38.15,% Slots,,,0.00,5.33,<==
105.655776477,S1-C2,Retiring,20.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.655776477,S1-C2,Frontend_Bound.Frontend_Latency,28.42,% Slots,,rs_events.empty_end,0.00,5.32,
105.655776477,S1-C2,Backend_Bound.Memory_Bound,20.62,% Slots,,,0.00,5.15,
105.655776477,S1-C2,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.15,
105.655776477,S1-C2,Retiring.Microcode_Sequencer,15.95,% Slots,,idq.ms_uops,0.00,5.33,
105.655776477,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.65,% Clocks,,,0.00,5.32,
105.655776477,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.51,% Clocks,,itlb_misses.walk_completed,0.00,5.32,
105.655776477,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.30,% Clocks,,idq.ms_switches,0.00,5.32,
105.655776477,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.14,% Clocks,,,0.00,5.33,
105.655776477,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.33,
105.655776477,S1-C3,Backend_Bound.Memory_Bound,41.74,% Slots,,,0.00,5.05,<==
105.655776477,S1-C3,Retiring.Microcode_Sequencer,7.77,% Slots,,idq.ms_uops,0.00,5.32,
105.655776477,S1-C3,Backend_Bound,43.16,% Slots,,,0.00,5.33,
105.655776477,S1-C3,Retiring,25.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.655776477,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.33,
105.655776477,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.44,% Core_Clocks,,,0.00,5.06,
105.655776477,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
105.655776477,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
105.655776477,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C4,Backend_Bound,55.92,% Slots,,,0.00,5.33,
105.655776477,S1-C4,Backend_Bound.Memory_Bound,40.83,% Slots,,,0.00,5.05,<==
105.655776477,S1-C4,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.05,
105.655776477,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
105.655776477,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
105.655776477,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.56,% Clocks,,,0.00,5.33,
105.655776477,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
105.655776477,S1-C5,Frontend_Bound,33.38,% Slots,,,0.00,5.33,
105.655776477,S1-C5,Backend_Bound,41.07,% Slots,,,0.00,5.33,
105.655776477,S1-C5,Retiring,20.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.655776477,S1-C5,Frontend_Bound.Frontend_Latency,35.43,% Slots,,rs_events.empty_end,0.00,5.32,
105.655776477,S1-C5,Backend_Bound.Memory_Bound,28.25,% Slots,,,0.00,5.05,
105.655776477,S1-C5,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.05,
105.655776477,S1-C5,Retiring.Microcode_Sequencer,15.76,% Slots,,idq.ms_uops,0.00,5.33,
105.655776477,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.32,
105.655776477,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.32,
105.655776477,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
105.655776477,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C6,Frontend_Bound,32.21,% Slots,,,0.00,5.33,
105.655776477,S1-C6,Backend_Bound,41.08,% Slots,,,0.00,5.33,<==
105.655776477,S1-C6,Retiring,19.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.655776477,S1-C6,Frontend_Bound.Frontend_Latency,36.08,% Slots,,rs_events.empty_end,0.00,5.32,
105.655776477,S1-C6,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.05,
105.655776477,S1-C6,Backend_Bound.Core_Bound,18.37,% Slots,,,0.00,5.05,
105.655776477,S1-C6,Retiring.Microcode_Sequencer,14.36,% Slots,,idq.ms_uops,0.00,5.33,
105.655776477,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.32,
105.655776477,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.32,
105.655776477,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
105.655776477,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
105.655776477,S1-C7,Frontend_Bound,32.97,% Slots,,,0.00,5.33,
105.655776477,S1-C7,Backend_Bound,41.16,% Slots,,,0.00,5.33,
105.655776477,S1-C7,Retiring,19.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.655776477,S1-C7,Frontend_Bound.Frontend_Latency,34.72,% Slots,,rs_events.empty_end,0.00,5.32,
105.655776477,S1-C7,Backend_Bound.Memory_Bound,25.29,% Slots,,,0.00,5.05,
105.655776477,S1-C7,Backend_Bound.Core_Bound,15.87,% Slots,,,0.00,5.05,
105.655776477,S1-C7,Retiring.Microcode_Sequencer,15.40,% Slots,,idq.ms_uops,0.00,5.33,
105.655776477,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.32,
105.655776477,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
105.655776477,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.04,% Clocks,,idq.ms_switches,0.00,5.32,
105.655776477,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
105.655776477,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
105.655776477,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
105.655776477,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
105.655776477,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
105.655776477,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
105.655776477,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
105.655776477,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
107.163417732,S0-C0,Backend_Bound,26.21,% Slots,,,0.00,5.32,<==
107.163417732,S0-C0,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.12,
107.163417732,S0-C0,Backend_Bound.Core_Bound,10.86,% Slots,,,0.00,5.12,
107.163417732,S0-C0-T0,Backend_Bound.Core_Bound.Divider,21.15,% Clocks,,arith.fpu_div_active,0.00,5.32,
107.163417732,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.25,% Clocks,,,0.00,5.3,
107.163417732,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
107.163417732,S0-C1,Frontend_Bound,29.69,% Slots,,,0.00,5.32,<==
107.163417732,S0-C1,Backend_Bound,20.17,% Slots,,,0.00,5.32,
107.163417732,S0-C1,Frontend_Bound.Frontend_Latency,15.95,% Slots,,rs_events.empty_end,0.00,5.32,
107.163417732,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.78,% Slots,,,0.00,5.32,
107.163417732,S0-C1,Backend_Bound.Memory_Bound,24.61,% Slots,,,0.00,5.12,
107.163417732,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.23,
107.163417732,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
107.163417732,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.83,% Core_Clocks,,,0.00,5.32,
107.163417732,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
107.163417732,S0-C2,Frontend_Bound,34.57,% Slots,,,0.00,5.31,
107.163417732,S0-C2,Backend_Bound,40.56,% Slots,,,0.00,5.31,<==
107.163417732,S0-C2,Retiring,31.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
107.163417732,S0-C2,Frontend_Bound.Frontend_Latency,15.65,% Slots,,rs_events.empty_end,0.00,5.31,
107.163417732,S0-C2,Frontend_Bound.Frontend_Bandwidth,40.23,% Slots,,,0.00,5.31,
107.163417732,S0-C2,Retiring.Microcode_Sequencer,4.98,% Slots,,idq.ms_uops,0.00,5.32,
107.163417732,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.24,
107.163417732,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
107.163417732,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.91,% Clocks,,idq.ms_switches,0.00,5.17,
107.163417732,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.77,% Core_Clocks,,,0.00,5.32,
107.163417732,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
107.163417732,S0-C3,Frontend_Bound,20.73,% Slots,,,0.00,5.31,
107.163417732,S0-C3,Backend_Bound,40.03,% Slots,,,0.00,5.31,
107.163417732,S0-C3,Backend_Bound.Memory_Bound,40.27,% Slots,,,0.00,5.15,
107.163417732,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
107.163417732,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.10,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.09,
107.163417732,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
107.163417732,S0-C4,Frontend_Bound,32.94,% Slots,,,0.00,5.31,
107.163417732,S0-C4,Backend_Bound,43.17,% Slots,,,0.00,5.31,
107.163417732,S0-C4,Frontend_Bound.Frontend_Latency,38.94,% Slots,,rs_events.empty_end,0.00,5.31,
107.163417732,S0-C4,Backend_Bound.Core_Bound,52.38,% Slots,,,0.00,5.14,<==
107.163417732,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.24,
107.163417732,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
107.163417732,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
107.163417732,S0-C5,Backend_Bound,34.33,% Slots,,,0.00,5.31,
107.163417732,S0-C5,Backend_Bound.Memory_Bound,11.14,% Slots,,,0.00,5.14,
107.163417732,S0-C5,Backend_Bound.Core_Bound,23.19,% Slots,,,0.00,5.14,
107.163417732,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
107.163417732,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.70,% Clocks,,,0.00,5.31,<==
107.163417732,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
107.163417732,S0-C6,Frontend_Bound,43.06,% Slots,,,0.00,5.31,
107.163417732,S0-C6,Backend_Bound,33.07,% Slots,,,0.00,5.31,
107.163417732,S0-C6,Retiring,14.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
107.163417732,S0-C6,Frontend_Bound.Frontend_Latency,55.33,% Slots,,rs_events.empty_end,0.00,5.31,
107.163417732,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.31,
107.163417732,S0-C6,Backend_Bound.Core_Bound,68.93,% Slots,,,0.00,5.14,
107.163417732,S0-C6,Retiring.Microcode_Sequencer,10.11,% Slots,,idq.ms_uops,0.00,5.32,
107.163417732,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.75,% Clocks,,,0.00,5.24,
107.163417732,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
107.163417732,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.46,% Clocks,,idq.ms_switches,0.00,5.18,
107.163417732,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.38,% Core_Clocks,,,0.00,5.32,
107.163417732,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
107.163417732,S0-C7,Frontend_Bound,34.93,% Slots,,,0.00,5.31,
107.163417732,S0-C7,Backend_Bound,16.43,% Slots,,,0.00,5.31,
107.163417732,S0-C7,Frontend_Bound.Frontend_Latency,30.16,% Slots,,rs_events.empty_end,0.00,5.31,<==
107.163417732,S0-C7,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.14,
107.163417732,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.24,
107.163417732,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
107.163417732,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
107.163417732,S1-C0,Frontend_Bound,21.50,% Slots,,,0.00,5.32,
107.163417732,S1-C0,Backend_Bound,29.12,% Slots,,,0.00,5.32,<==
107.163417732,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.24,% Slots,,,0.00,5.32,
107.163417732,S1-C0,Backend_Bound.Memory_Bound,15.81,% Slots,,,0.00,5.14,
107.163417732,S1-C0,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.14,
107.163417732,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.13,% Core_Clocks,,,0.00,5.32,
107.163417732,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.15,% Core_Clocks,,,0.00,5.32,
107.163417732,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
107.163417732,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.10,% Clocks,,,0.00,5.3,
107.163417732,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
107.163417732,S1-C1,Frontend_Bound,21.64,% Slots,,,0.00,5.31,
107.163417732,S1-C1,Bad_Speculation,13.80,% Slots,,,0.00,5.31,
107.163417732,S1-C1,Backend_Bound,37.80,% Slots,,,0.00,5.31,
107.163417732,S1-C1,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
107.163417732,S1-C1,Frontend_Bound.Frontend_Latency,16.07,% Slots,,rs_events.empty_end,0.00,5.31,
107.163417732,S1-C1,Frontend_Bound.Frontend_Bandwidth,38.93,% Slots,,,0.00,5.31,
107.163417732,S1-C1,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.31,
107.163417732,S1-C1,Backend_Bound.Memory_Bound,47.32,% Slots,,,0.00,5.14,
107.163417732,S1-C1,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.31,
107.163417732,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,0.00,5.25,
107.163417732,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
107.163417732,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.39,% Clocks,,idq.ms_switches,0.00,5.18,
107.163417732,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,<==
107.163417732,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
107.163417732,S1-C2,Bad_Speculation,19.75,% Slots,,,0.00,5.32,
107.163417732,S1-C2,Bad_Speculation.Branch_Mispredicts,19.51,% Slots,,br_misp_retired.all_branches,0.00,5.32,
107.163417732,S1-C2,Backend_Bound,27.99,% Slots,,,0.00,5.32,
107.163417732,S1-C2,Retiring,15.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
107.163417732,S1-C2,Backend_Bound.Memory_Bound,16.86,% Slots,,,0.00,5.13,<==
107.163417732,S1-C2,Backend_Bound.Core_Bound,11.12,% Slots,,,0.00,5.13,
107.163417732,S1-C2,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.32,
107.163417732,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.41,% Clocks,,idq.ms_switches,0.00,5.18,
107.163417732,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.72,% Clocks,,,0.00,5.3,
107.163417732,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
107.163417732,S1-C3,Frontend_Bound,22.07,% Slots,,,0.00,5.32,
107.163417732,S1-C3,Bad_Speculation,19.67,% Slots,,,0.00,5.32,
107.163417732,S1-C3,Backend_Bound,17.14,% Slots,,,0.00,5.32,
107.163417732,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.32,% Slots,,,0.00,5.32,
107.163417732,S1-C3,Bad_Speculation.Branch_Mispredicts,19.48,% Slots,,br_misp_retired.all_branches,0.00,5.32,
107.163417732,S1-C3,Backend_Bound.Memory_Bound,45.68,% Slots,,,0.00,5.13,
107.163417732,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.39,% Core_Clocks,,,0.00,5.31,<==
107.163417732,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
107.163417732,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
107.163417732,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.33,% Slots,,,0.00,5.32,
107.163417732,S1-C4,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.13,
107.163417732,S1-C4,Backend_Bound.Core_Bound,18.08,% Slots,,,0.00,5.13,<==
107.163417732,S1-C4,Backend_Bound,29.62,% Slots,,,0.00,5.32,
107.163417732,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.17,% Core_Clocks,,,0.00,5.31,
107.163417732,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
107.163417732,S1-C5,Frontend_Bound,22.14,% Slots,,,0.00,5.31,
107.163417732,S1-C5,Bad_Speculation,19.52,% Slots,,,0.00,5.31,
107.163417732,S1-C5,Backend_Bound,27.07,% Slots,,,0.00,5.31,
107.163417732,S1-C5,Retiring,25.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
107.163417732,S1-C5,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.31,
107.163417732,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.53,% Slots,,,0.00,5.31,
107.163417732,S1-C5,Bad_Speculation.Branch_Mispredicts,19.16,% Slots,,br_misp_retired.all_branches,0.00,5.31,
107.163417732,S1-C5,Backend_Bound.Core_Bound,35.47,% Slots,,,0.00,5.12,
107.163417732,S1-C5,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,0.00,5.32,
107.163417732,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.26,
107.163417732,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
107.163417732,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.89,% Clocks,,idq.ms_switches,0.00,5.19,
107.163417732,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.75,% Core_Clocks,,,0.00,5.31,
107.163417732,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.21,% Core_Clocks,,,0.00,5.32,
107.163417732,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.45,% Clocks,,,0.00,5.3,<==
107.163417732,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
107.163417732,S1-C6,Frontend_Bound,43.58,% Slots,,,0.00,5.32,
107.163417732,S1-C6,Backend_Bound,30.70,% Slots,,,0.00,5.32,
107.163417732,S1-C6,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
107.163417732,S1-C6,Frontend_Bound.Frontend_Latency,76.02,% Slots,,rs_events.empty_end,0.00,5.32,
107.163417732,S1-C6,Frontend_Bound.Frontend_Bandwidth,62.56,% Slots,,,0.00,5.32,
107.163417732,S1-C6,Backend_Bound.Memory_Bound,24.79,% Slots,,,0.00,5.12,
107.163417732,S1-C6,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.32,
107.163417732,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.26,
107.163417732,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
107.163417732,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.58,% Clocks,,idq.ms_switches,0.00,5.19,
107.163417732,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.43,% Core_Clocks,,,0.00,5.32,
107.163417732,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
107.163417732,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
107.163417732,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
107.163417732,S1-C7,Frontend_Bound,24.65,% Slots,,,0.00,5.32,
107.163417732,S1-C7,Bad_Speculation,19.53,% Slots,,,0.00,5.32,
107.163417732,S1-C7,Backend_Bound,24.23,% Slots,,,0.00,5.32,
107.163417732,S1-C7,Retiring,19.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
107.163417732,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.71,% Slots,,,0.00,5.32,<==
107.163417732,S1-C7,Bad_Speculation.Branch_Mispredicts,19.05,% Slots,,br_misp_retired.all_branches,0.00,5.32,
107.163417732,S1-C7,Backend_Bound.Core_Bound,50.68,% Slots,,,0.00,5.12,
107.163417732,S1-C7,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.31,
107.163417732,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.93,% Clocks,,idq.ms_switches,0.00,5.2,
107.163417732,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.07,% Core_Clocks,,,0.00,5.31,
107.163417732,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.06,% Core_Clocks,,,0.00,5.32,
107.163417732,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.94,% Clocks,,,0.00,5.31,
107.163417732,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
107.163417732,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
107.163417732,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
107.163417732,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
107.163417732,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
107.163417732,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
107.163417732,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
107.163417732,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
108.610904001,S0-C0,Frontend_Bound,35.15,% Slots,,,0.00,5.25,<==
108.610904001,S0-C0,Backend_Bound,15.20,% Slots,,,0.00,5.25,
108.610904001,S0-C0,Retiring,20.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
108.610904001,S0-C0,Frontend_Bound.Frontend_Latency,17.19,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.56,% Slots,,,0.00,5.24,
108.610904001,S0-C0,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.23,
108.610904001,S0-C0,Retiring.Microcode_Sequencer,10.77,% Slots,,idq.ms_uops,0.00,5.23,
108.610904001,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.25,
108.610904001,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,55.42,% Clocks,,idq.ms_switches,0.00,5.25,
108.610904001,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.62,% Core_Clocks,,,0.00,5.25,
108.610904001,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
108.610904001,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C1,Frontend_Bound,35.39,% Slots,,,0.00,5.24,
108.610904001,S0-C1,Backend_Bound,40.34,% Slots,,,0.00,5.24,<==
108.610904001,S0-C1,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S0-C1,Frontend_Bound.Frontend_Latency,29.30,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S0-C1,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.23,
108.610904001,S0-C1,Backend_Bound.Core_Bound,20.03,% Slots,,,0.00,5.23,
108.610904001,S0-C1,Retiring.Microcode_Sequencer,10.85,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.24,
108.610904001,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
108.610904001,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.65,% Clocks,,,0.00,5.25,
108.610904001,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C2,Frontend_Bound,34.08,% Slots,,,0.00,5.24,
108.610904001,S0-C2,Backend_Bound,16.22,% Slots,,,0.00,5.24,
108.610904001,S0-C2,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.54,% Slots,,,0.00,5.24,
108.610904001,S0-C2,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.23,
108.610904001,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.91,% Clocks,,,0.00,5.24,
108.610904001,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.19,% Core_Clocks,,,0.00,5.25,<==
108.610904001,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C3,Backend_Bound,34.44,% Slots,,,0.00,5.24,
108.610904001,S0-C3,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.23,
108.610904001,S0-C3,Backend_Bound.Core_Bound,22.86,% Slots,,,0.00,5.23,
108.610904001,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
108.610904001,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.01,% Clocks,,,0.00,5.25,<==
108.610904001,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C4,Frontend_Bound,29.15,% Slots,,,0.00,5.24,
108.610904001,S0-C4,Backend_Bound,37.05,% Slots,,,0.00,5.24,
108.610904001,S0-C4,Retiring,27.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S0-C4,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S0-C4,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.23,
108.610904001,S0-C4,Backend_Bound.Core_Bound,21.66,% Slots,,,0.00,5.23,<==
108.610904001,S0-C4,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,0.00,5.24,
108.610904001,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.25,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
108.610904001,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C5,Backend_Bound,30.02,% Slots,,,0.00,5.24,
108.610904001,S0-C5,Backend_Bound.Core_Bound,20.47,% Slots,,,0.00,5.23,
108.610904001,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.32,% Clocks,,,0.00,5.25,<==
108.610904001,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C6,Frontend_Bound,36.89,% Slots,,,0.00,5.24,
108.610904001,S0-C6,Backend_Bound,39.73,% Slots,,,0.00,5.24,
108.610904001,S0-C6,Retiring,22.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S0-C6,Frontend_Bound.Frontend_Latency,38.96,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S0-C6,Backend_Bound.Memory_Bound,26.17,% Slots,,,0.00,5.23,
108.610904001,S0-C6,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.23,
108.610904001,S0-C6,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.66,% Clocks,,,0.00,5.24,
108.610904001,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
108.610904001,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.44,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
108.610904001,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.66,% Clocks,,,0.00,5.25,
108.610904001,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C7,Frontend_Bound,35.30,% Slots,,,0.00,5.24,
108.610904001,S0-C7,Backend_Bound,39.25,% Slots,,,0.00,5.24,
108.610904001,S0-C7,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S0-C7,Frontend_Bound.Frontend_Latency,30.69,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S0-C7,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.23,
108.610904001,S0-C7,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.23,
108.610904001,S0-C7,Retiring.Microcode_Sequencer,11.34,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.24,
108.610904001,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.20,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
108.610904001,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C0,Frontend_Bound,20.42,% Slots,,,0.00,5.24,
108.610904001,S1-C0,Backend_Bound,29.15,% Slots,,,0.00,5.24,
108.610904001,S1-C0,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.23,
108.610904001,S1-C0,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.23,
108.610904001,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
108.610904001,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.16,% Clocks,,,0.00,5.25,<==
108.610904001,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C1,Frontend_Bound,34.98,% Slots,,,0.00,5.24,
108.610904001,S1-C1,Backend_Bound,41.38,% Slots,,,0.00,5.24,
108.610904001,S1-C1,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S1-C1,Frontend_Bound.Frontend_Latency,33.75,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.24,
108.610904001,S1-C1,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.23,
108.610904001,S1-C1,Backend_Bound.Core_Bound,29.02,% Slots,,,0.00,5.23,
108.610904001,S1-C1,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.24,
108.610904001,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.53,% Core_Clocks,,,0.00,5.25,
108.610904001,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
108.610904001,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
108.610904001,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.40,% Clocks,,,0.00,5.25,<==
108.610904001,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C2,Frontend_Bound,36.42,% Slots,,,0.00,5.24,
108.610904001,S1-C2,Backend_Bound,40.78,% Slots,,,0.00,5.24,
108.610904001,S1-C2,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S1-C2,Frontend_Bound.Frontend_Latency,44.92,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.24,
108.610904001,S1-C2,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.23,
108.610904001,S1-C2,Backend_Bound.Core_Bound,26.63,% Slots,,,0.00,5.23,
108.610904001,S1-C2,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.24,
108.610904001,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.60,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.96,% Core_Clocks,,,0.00,5.25,
108.610904001,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.08,% Clocks,,,0.00,5.25,<==
108.610904001,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C3,Frontend_Bound,33.10,% Slots,,,0.00,5.24,
108.610904001,S1-C3,Backend_Bound,42.34,% Slots,,,0.00,5.24,
108.610904001,S1-C3,Retiring,19.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S1-C3,Frontend_Bound.Frontend_Latency,32.10,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S1-C3,Backend_Bound.Memory_Bound,27.20,% Slots,,,0.00,5.23,<==
108.610904001,S1-C3,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.23,
108.610904001,S1-C3,Retiring.Microcode_Sequencer,15.32,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.24,
108.610904001,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.06,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.63,% Clocks,,,0.00,5.25,
108.610904001,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.07,% Slots,,,0.00,5.24,
108.610904001,S1-C4,Backend_Bound.Memory_Bound,17.50,% Slots,,,0.00,5.23,
108.610904001,S1-C4,Backend_Bound.Core_Bound,26.65,% Slots,,,0.00,5.23,
108.610904001,S1-C4,Retiring.Microcode_Sequencer,9.54,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S1-C4,Backend_Bound,44.15,% Slots,,,0.00,5.24,
108.610904001,S1-C4,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.27,% Core_Clocks,,,0.00,5.24,
108.610904001,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
108.610904001,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.97,% Clocks,,,0.00,5.24,<==
108.610904001,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C5,Frontend_Bound,22.78,% Slots,,,0.00,5.24,
108.610904001,S1-C5,Backend_Bound,49.27,% Slots,,,0.00,5.24,
108.610904001,S1-C5,Retiring,23.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
108.610904001,S1-C5,Frontend_Bound.Frontend_Latency,32.68,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S1-C5,Backend_Bound.Memory_Bound,53.06,% Slots,,,0.00,5.22,
108.610904001,S1-C5,Retiring.Microcode_Sequencer,8.49,% Slots,,idq.ms_uops,0.00,5.23,
108.610904001,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
108.610904001,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,19.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
108.610904001,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
108.610904001,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C6,Frontend_Bound,34.17,% Slots,,,0.00,5.24,
108.610904001,S1-C6,Backend_Bound,41.66,% Slots,,,0.00,5.24,
108.610904001,S1-C6,Retiring,19.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S1-C6,Frontend_Bound.Frontend_Latency,88.14,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S1-C6,Backend_Bound.Memory_Bound,42.24,% Slots,,,0.00,5.23,<==
108.610904001,S1-C6,Retiring.Microcode_Sequencer,15.84,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.72,% Clocks,,,0.00,5.24,
108.610904001,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
108.610904001,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
108.610904001,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C7,Frontend_Bound,33.68,% Slots,,,0.00,5.24,
108.610904001,S1-C7,Backend_Bound,42.26,% Slots,,,0.00,5.24,
108.610904001,S1-C7,Retiring,18.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
108.610904001,S1-C7,Frontend_Bound.Frontend_Latency,26.76,% Slots,,rs_events.empty_end,0.00,5.23,
108.610904001,S1-C7,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.23,
108.610904001,S1-C7,Backend_Bound.Core_Bound,17.12,% Slots,,,0.00,5.23,
108.610904001,S1-C7,Retiring.Microcode_Sequencer,14.46,% Slots,,idq.ms_uops,0.00,5.24,
108.610904001,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.24,
108.610904001,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
108.610904001,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.10,% Clocks,,idq.ms_switches,0.00,5.24,
108.610904001,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
108.610904001,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.68,% Clocks,,,0.00,5.25,
108.610904001,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
108.610904001,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
108.610904001,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
112.134636137,S0-C0,Frontend_Bound,34.31,% Slots,,,0.00,5.22,
112.134636137,S0-C0,Backend_Bound,39.70,% Slots,,,0.00,5.22,<==
112.134636137,S0-C0,Retiring,27.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S0-C0,Frontend_Bound.Frontend_Latency,35.84,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S0-C0,Backend_Bound.Memory_Bound,19.44,% Slots,,,0.00,5.22,
112.134636137,S0-C0,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.22,
112.134636137,S0-C0,Retiring.Microcode_Sequencer,10.51,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.22,
112.134636137,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.24,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C1,Frontend_Bound,38.57,% Slots,,,0.00,5.22,
112.134636137,S0-C1,Backend_Bound,37.31,% Slots,,,0.00,5.22,
112.134636137,S0-C1,Retiring,18.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S0-C1,Frontend_Bound.Frontend_Latency,44.24,% Slots,,rs_events.empty_end,0.00,5.22,<==
112.134636137,S0-C1,Backend_Bound.Memory_Bound,27.91,% Slots,,,0.00,5.22,
112.134636137,S0-C1,Retiring.Microcode_Sequencer,10.61,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,0.00,5.22,
112.134636137,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C2,Frontend_Bound,34.46,% Slots,,,0.00,5.22,
112.134636137,S0-C2,Backend_Bound,39.47,% Slots,,,0.00,5.22,<==
112.134636137,S0-C2,Retiring,19.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S0-C2,Frontend_Bound.Frontend_Latency,36.62,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S0-C2,Backend_Bound.Memory_Bound,18.34,% Slots,,,0.00,5.22,
112.134636137,S0-C2,Backend_Bound.Core_Bound,21.13,% Slots,,,0.00,5.22,
112.134636137,S0-C2,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.22,
112.134636137,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.17,% Clocks,,,0.00,5.22,
112.134636137,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C3,Backend_Bound,34.20,% Slots,,,0.00,5.22,
112.134636137,S0-C3,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.22,
112.134636137,S0-C3,Backend_Bound.Core_Bound,23.31,% Slots,,,0.00,5.22,
112.134636137,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.09,% Clocks,,,0.00,5.22,<==
112.134636137,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C4,Frontend_Bound,31.17,% Slots,,,0.00,5.22,
112.134636137,S0-C4,Backend_Bound,38.66,% Slots,,,0.00,5.22,
112.134636137,S0-C4,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S0-C4,Frontend_Bound.Frontend_Latency,27.32,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S0-C4,Backend_Bound.Memory_Bound,28.35,% Slots,,,0.00,5.22,
112.134636137,S0-C4,Backend_Bound.Core_Bound,10.31,% Slots,,,0.00,5.22,
112.134636137,S0-C4,Retiring.Microcode_Sequencer,11.74,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
112.134636137,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C5,Frontend_Bound,34.52,% Slots,,,0.00,5.22,
112.134636137,S0-C5,Backend_Bound,21.02,% Slots,,,0.00,5.22,
112.134636137,S0-C5,Retiring,35.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S0-C5,Frontend_Bound.Frontend_Latency,22.19,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,5.22,
112.134636137,S0-C5,Backend_Bound.Memory_Bound,15.83,% Slots,,,0.00,5.22,
112.134636137,S0-C5,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.22,<==
112.134636137,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.22,
112.134636137,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.77,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.19,% Core_Clocks,,,0.00,5.34,
112.134636137,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C6,Frontend_Bound,37.53,% Slots,,,0.00,5.22,
112.134636137,S0-C6,Backend_Bound,38.27,% Slots,,,0.00,5.22,<==
112.134636137,S0-C6,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S0-C6,Frontend_Bound.Frontend_Latency,34.92,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S0-C6,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.22,
112.134636137,S0-C6,Backend_Bound.Core_Bound,18.26,% Slots,,,0.00,5.22,
112.134636137,S0-C6,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.22,
112.134636137,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C7,Frontend_Bound,36.45,% Slots,,,0.00,5.22,
112.134636137,S0-C7,Backend_Bound,38.67,% Slots,,,0.00,5.22,
112.134636137,S0-C7,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S0-C7,Frontend_Bound.Frontend_Latency,41.76,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S0-C7,Backend_Bound.Memory_Bound,25.29,% Slots,,,0.00,5.22,<==
112.134636137,S0-C7,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.22,
112.134636137,S0-C7,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.22,
112.134636137,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
112.134636137,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.08,% Clocks,,,0.00,5.22,
112.134636137,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C0,Frontend_Bound,34.68,% Slots,,,0.00,5.22,
112.134636137,S1-C0,Backend_Bound,40.88,% Slots,,,0.00,5.22,
112.134636137,S1-C0,Retiring,16.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S1-C0,Frontend_Bound.Frontend_Latency,68.42,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S1-C0,Backend_Bound.Memory_Bound,75.04,% Slots,,,0.00,5.22,
112.134636137,S1-C0,Retiring.Microcode_Sequencer,9.55,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.39,% Clocks,,,0.00,5.22,
112.134636137,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
112.134636137,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C1,Frontend_Bound,37.59,% Slots,,,0.00,5.22,
112.134636137,S1-C1,Bad_Speculation,14.07,% Slots,,,0.00,5.22,
112.134636137,S1-C1,Backend_Bound,28.18,% Slots,,,0.00,5.22,
112.134636137,S1-C1,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S1-C1,Frontend_Bound.Frontend_Latency,28.56,% Slots,,rs_events.empty_end,0.00,5.22,<==
112.134636137,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.08,% Slots,,,0.00,5.22,
112.134636137,S1-C1,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S1-C1,Backend_Bound.Memory_Bound,21.24,% Slots,,,0.00,5.22,
112.134636137,S1-C1,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.22,
112.134636137,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.52,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.77,% Core_Clocks,,,0.00,5.34,
112.134636137,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C2,Frontend_Bound,34.75,% Slots,,,0.00,5.22,
112.134636137,S1-C2,Backend_Bound,40.57,% Slots,,,0.00,5.22,
112.134636137,S1-C2,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S1-C2,Frontend_Bound.Frontend_Latency,61.28,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S1-C2,Backend_Bound.Memory_Bound,35.54,% Slots,,,0.00,5.22,<==
112.134636137,S1-C2,Retiring.Microcode_Sequencer,12.22,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.75,% Clocks,,,0.00,5.22,
112.134636137,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.80,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
112.134636137,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C3,Frontend_Bound,26.01,% Slots,,,0.00,5.22,
112.134636137,S1-C3,Bad_Speculation,13.45,% Slots,,,0.00,5.22,
112.134636137,S1-C3,Backend_Bound,28.07,% Slots,,,0.00,5.22,
112.134636137,S1-C3,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S1-C3,Frontend_Bound.Frontend_Latency,22.69,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S1-C3,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S1-C3,Backend_Bound.Core_Bound,64.60,% Slots,,,0.00,5.22,
112.134636137,S1-C3,Retiring.Microcode_Sequencer,14.62,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.22,
112.134636137,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.19,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.39,% Clocks,,,0.00,5.22,<==
112.134636137,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C4,Frontend_Bound,34.47,% Slots,,,0.00,5.22,
112.134636137,S1-C4,Backend_Bound,35.87,% Slots,,,0.00,5.22,
112.134636137,S1-C4,Retiring,19.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S1-C4,Frontend_Bound.Frontend_Latency,31.84,% Slots,,rs_events.empty_end,0.00,5.22,
112.134636137,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.88,% Slots,,,0.00,5.22,
112.134636137,S1-C4,Backend_Bound.Memory_Bound,26.85,% Slots,,,0.00,5.22,<==
112.134636137,S1-C4,Retiring.Microcode_Sequencer,11.69,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.22,
112.134636137,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
112.134636137,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.21,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.51,% Core_Clocks,,,0.00,5.33,
112.134636137,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
112.134636137,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
112.134636137,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C5,Backend_Bound,56.47,% Slots,,,0.00,5.22,
112.134636137,S1-C5,Retiring,22.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S1-C5,Backend_Bound.Memory_Bound,51.12,% Slots,,,0.00,5.22,
112.134636137,S1-C5,Retiring.Microcode_Sequencer,9.77,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
112.134636137,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C6,Backend_Bound,43.38,% Slots,,,0.00,5.22,
112.134636137,S1-C6,Retiring,21.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.134636137,S1-C6,Backend_Bound.Core_Bound,81.18,% Slots,,,0.00,5.22,
112.134636137,S1-C6,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.22,
112.134636137,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.55,% Clocks,,idq.ms_switches,0.00,5.22,
112.134636137,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.98,% Clocks,,,0.00,5.22,<==
112.134636137,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C7,Backend_Bound,32.45,% Slots,,,0.00,5.22,
112.134636137,S1-C7,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.22,
112.134636137,S1-C7,Backend_Bound.Core_Bound,21.56,% Slots,,,0.00,5.22,
112.134636137,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
112.134636137,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.34,% Clocks,,,0.00,5.22,<==
112.134636137,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
112.134636137,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
113.492152995,S0-C0,Frontend_Bound,26.80,% Slots,,,0.00,5.3,
113.492152995,S0-C0,Backend_Bound,41.55,% Slots,,,0.00,5.3,
113.492152995,S0-C0,Retiring,22.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
113.492152995,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.3,
113.492152995,S0-C0,Backend_Bound.Memory_Bound,26.50,% Slots,,,0.00,5.3,<==
113.492152995,S0-C0,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.3,
113.492152995,S0-C0,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.31,
113.492152995,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.90,% Core_Clocks,,,0.00,5.01,
113.492152995,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
113.492152995,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.89,% Clocks,,,0.00,5.3,
113.492152995,S0-C0-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S0-C1,Frontend_Bound,44.29,% Slots,,,0.00,5.31,
113.492152995,S0-C1,Backend_Bound,33.06,% Slots,,,0.00,5.31,
113.492152995,S0-C1,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.16,% Slots,,,0.00,5.3,
113.492152995,S0-C1,Backend_Bound.Memory_Bound,18.89,% Slots,,,0.00,5.3,
113.492152995,S0-C1,Backend_Bound.Core_Bound,14.17,% Slots,,,0.00,5.3,
113.492152995,S0-C1,Retiring.Microcode_Sequencer,14.05,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,28.30,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.36,% Core_Clocks,,,0.00,5.01,<==
113.492152995,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C2,Frontend_Bound,33.71,% Slots,,,0.00,5.3,
113.492152995,S0-C2,Backend_Bound,43.56,% Slots,,,0.00,5.3,
113.492152995,S0-C2,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S0-C2,Frontend_Bound.Frontend_Bandwidth,41.25,% Slots,,,0.00,5.3,
113.492152995,S0-C2,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.3,
113.492152995,S0-C2,Backend_Bound.Core_Bound,28.39,% Slots,,,0.00,5.3,
113.492152995,S0-C2,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.58,% Core_Clocks,,,0.00,5.01,
113.492152995,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
113.492152995,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.78,% Clocks,,,0.00,5.3,<==
113.492152995,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S0-C3,Frontend_Bound,35.61,% Slots,,,0.00,5.3,
113.492152995,S0-C3,Bad_Speculation,10.15,% Slots,,,0.00,5.3,
113.492152995,S0-C3,Backend_Bound,15.28,% Slots,,,0.00,5.3,
113.492152995,S0-C3,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.3,<==
113.492152995,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.3,
113.492152995,S0-C3,Bad_Speculation.Branch_Mispredicts,9.82,% Slots,,br_misp_retired.all_branches,0.00,5.01,
113.492152995,S0-C3,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.3,
113.492152995,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.3,
113.492152995,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
113.492152995,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.57,% Core_Clocks,,,0.00,5.01,
113.492152995,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
113.492152995,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C4,Frontend_Bound,40.44,% Slots,,,0.00,5.31,
113.492152995,S0-C4,Backend_Bound,36.15,% Slots,,,0.00,5.31,
113.492152995,S0-C4,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S0-C4,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.3,
113.492152995,S0-C4,Frontend_Bound.Frontend_Bandwidth,34.02,% Slots,,,0.00,5.3,
113.492152995,S0-C4,Backend_Bound.Memory_Bound,19.53,% Slots,,,0.00,5.3,
113.492152995,S0-C4,Backend_Bound.Core_Bound,16.62,% Slots,,,0.00,5.3,
113.492152995,S0-C4,Retiring.Microcode_Sequencer,14.19,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.3,
113.492152995,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
113.492152995,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.81,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.41,% Core_Clocks,,,0.00,5.01,<==
113.492152995,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S0-C4-T0,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C5,Frontend_Bound,32.75,% Slots,,,0.00,5.31,
113.492152995,S0-C5,Backend_Bound,41.11,% Slots,,,0.00,5.31,
113.492152995,S0-C5,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S0-C5,Frontend_Bound.Frontend_Latency,16.23,% Slots,,rs_events.empty_end,0.00,5.3,
113.492152995,S0-C5,Frontend_Bound.Frontend_Bandwidth,42.69,% Slots,,,0.00,5.3,
113.492152995,S0-C5,Backend_Bound.Memory_Bound,25.48,% Slots,,,0.00,5.3,
113.492152995,S0-C5,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.3,
113.492152995,S0-C5,Retiring.Microcode_Sequencer,15.26,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.3,
113.492152995,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
113.492152995,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.46,% Core_Clocks,,,0.00,5.01,
113.492152995,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
113.492152995,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.09,% Clocks,,,0.00,5.3,
113.492152995,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C6,Frontend_Bound,42.08,% Slots,,,0.00,5.3,
113.492152995,S0-C6,Backend_Bound,30.65,% Slots,,,0.00,5.3,
113.492152995,S0-C6,Frontend_Bound.Frontend_Latency,43.01,% Slots,,rs_events.empty_end,0.00,5.3,
113.492152995,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.3,
113.492152995,S0-C6,Backend_Bound.Core_Bound,47.06,% Slots,,,0.00,5.3,
113.492152995,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
113.492152995,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.24,% Core_Clocks,,,0.00,5.01,
113.492152995,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.48,% Core_Clocks,,,0.00,5.31,
113.492152995,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.55,% Clocks,,,0.00,5.3,
113.492152995,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C7,Frontend_Bound,46.43,% Slots,,,0.00,5.31,
113.492152995,S0-C7,Backend_Bound,33.10,% Slots,,,0.00,5.31,
113.492152995,S0-C7,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S0-C7,Frontend_Bound.Frontend_Latency,17.16,% Slots,,rs_events.empty_end,0.00,5.3,
113.492152995,S0-C7,Frontend_Bound.Frontend_Bandwidth,35.59,% Slots,,,0.00,5.3,
113.492152995,S0-C7,Backend_Bound.Memory_Bound,18.10,% Slots,,,0.00,5.3,
113.492152995,S0-C7,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.3,
113.492152995,S0-C7,Retiring.Microcode_Sequencer,13.24,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.3,
113.492152995,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
113.492152995,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.16,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.95,% Core_Clocks,,,0.00,5.01,<==
113.492152995,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
113.492152995,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
113.492152995,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.05,% Clocks,,,0.00,5.3,
113.492152995,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
113.492152995,S1-C0,Frontend_Bound,34.57,% Slots,,,0.00,5.3,
113.492152995,S1-C0,Backend_Bound,38.72,% Slots,,,0.00,5.3,
113.492152995,S1-C0,Retiring,32.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S1-C0,Frontend_Bound.Frontend_Latency,36.71,% Slots,,rs_events.empty_end,0.00,5.3,
113.492152995,S1-C0,Backend_Bound.Memory_Bound,16.81,% Slots,,,0.00,5.3,
113.492152995,S1-C0,Backend_Bound.Core_Bound,21.90,% Slots,,,0.00,5.3,<==
113.492152995,S1-C0,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
113.492152995,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
113.492152995,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C1,Backend_Bound,34.70,% Slots,,,0.00,5.3,
113.492152995,S1-C1,Backend_Bound.Memory_Bound,10.71,% Slots,,,0.00,5.3,
113.492152995,S1-C1,Backend_Bound.Core_Bound,23.99,% Slots,,,0.00,5.3,
113.492152995,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.93,% Clocks,,,0.00,5.3,<==
113.492152995,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C2,Frontend_Bound,40.94,% Slots,,,0.00,5.3,
113.492152995,S1-C2,Backend_Bound,36.15,% Slots,,,0.00,5.3,
113.492152995,S1-C2,Retiring,20.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
113.492152995,S1-C2,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.3,
113.492152995,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.13,% Slots,,,0.00,5.3,
113.492152995,S1-C2,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.3,
113.492152995,S1-C2,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.3,
113.492152995,S1-C2,Retiring.Microcode_Sequencer,16.63,% Slots,,idq.ms_uops,0.00,5.31,
113.492152995,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.3,
113.492152995,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
113.492152995,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.79,% Core_Clocks,,,0.00,5.01,<==
113.492152995,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C3,Frontend_Bound,32.96,% Slots,,,0.00,5.3,
113.492152995,S1-C3,Backend_Bound,40.89,% Slots,,,0.00,5.3,<==
113.492152995,S1-C3,Retiring,21.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S1-C3,Frontend_Bound.Frontend_Latency,25.24,% Slots,,rs_events.empty_end,0.00,5.3,
113.492152995,S1-C3,Backend_Bound.Memory_Bound,18.69,% Slots,,,0.00,5.01,
113.492152995,S1-C3,Backend_Bound.Core_Bound,22.21,% Slots,,,0.00,5.01,
113.492152995,S1-C3,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
113.492152995,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.46,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C4,Frontend_Bound,33.03,% Slots,,,0.00,5.3,
113.492152995,S1-C4,Backend_Bound,39.83,% Slots,,,0.00,5.3,<==
113.492152995,S1-C4,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S1-C4,Frontend_Bound.Frontend_Latency,40.00,% Slots,,rs_events.empty_end,0.00,5.3,
113.492152995,S1-C4,Backend_Bound.Memory_Bound,18.54,% Slots,,,0.00,5.01,
113.492152995,S1-C4,Backend_Bound.Core_Bound,21.28,% Slots,,,0.00,5.01,
113.492152995,S1-C4,Retiring.Microcode_Sequencer,15.55,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.3,
113.492152995,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
113.492152995,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.44,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.54,% Clocks,,,0.00,5.3,
113.492152995,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C5,Frontend_Bound,38.47,% Slots,,,0.00,5.3,
113.492152995,S1-C5,Backend_Bound,36.13,% Slots,,,0.00,5.3,
113.492152995,S1-C5,Retiring,19.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
113.492152995,S1-C5,Frontend_Bound.Frontend_Latency,32.64,% Slots,,rs_events.empty_end,0.00,5.3,<==
113.492152995,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.3,
113.492152995,S1-C5,Backend_Bound.Core_Bound,26.84,% Slots,,,0.00,5.01,
113.492152995,S1-C5,Retiring.Microcode_Sequencer,15.96,% Slots,,idq.ms_uops,0.00,5.3,
113.492152995,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.3,
113.492152995,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
113.492152995,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.08,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.77,% Clocks,,,0.00,5.3,
113.492152995,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C6,Backend_Bound,66.34,% Slots,,,0.00,5.3,
113.492152995,S1-C6,Retiring,30.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
113.492152995,S1-C6,Backend_Bound.Memory_Bound,27.19,% Slots,,,0.00,5.01,
113.492152995,S1-C6,Backend_Bound.Core_Bound,39.15,% Slots,,,0.00,5.01,<==
113.492152995,S1-C6,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.31,
113.492152995,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.3,
113.492152995,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
113.492152995,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C7,Backend_Bound,36.48,% Slots,,,0.00,5.3,
113.492152995,S1-C7,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.01,
113.492152995,S1-C7,Backend_Bound.Core_Bound,22.72,% Slots,,,0.00,5.01,
113.492152995,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
113.492152995,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.66,% Clocks,,,0.00,5.3,<==
113.492152995,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
113.492152995,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
113.492152995,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
113.492152995,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
113.492152995,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
115.497437142,S0-C0,Frontend_Bound,32.56,% Slots,,,0.00,5.4,<==
115.497437142,S0-C0,Backend_Bound,15.29,% Slots,,,0.00,5.4,
115.497437142,S0-C0,Frontend_Bound.Frontend_Latency,15.45,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.38,% Slots,,,0.00,5.19,
115.497437142,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.19,
115.497437142,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.70,% Core_Clocks,,,0.00,5.39,
115.497437142,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S0-C1,Bad_Speculation,17.64,% Slots,,,0.00,5.4,
115.497437142,S0-C1,Bad_Speculation.Branch_Mispredicts,17.27,% Slots,,br_misp_retired.all_branches,0.00,5.39,
115.497437142,S0-C1,Backend_Bound,27.17,% Slots,,,0.00,5.4,
115.497437142,S0-C1,Retiring,16.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S0-C1,Backend_Bound.Memory_Bound,23.14,% Slots,,,0.00,5.19,
115.497437142,S0-C1,Retiring.Microcode_Sequencer,10.84,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.39,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
115.497437142,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C2,Frontend_Bound,34.54,% Slots,,,0.00,5.4,
115.497437142,S0-C2,Backend_Bound,40.14,% Slots,,,0.00,5.4,
115.497437142,S0-C2,Retiring,15.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S0-C2,Frontend_Bound.Frontend_Latency,36.56,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S0-C2,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.19,
115.497437142,S0-C2,Backend_Bound.Core_Bound,24.84,% Slots,,,0.00,5.19,<==
115.497437142,S0-C2,Retiring.Microcode_Sequencer,11.21,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.19,
115.497437142,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.77,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
115.497437142,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
115.497437142,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C3,Backend_Bound,38.12,% Slots,,,0.00,5.4,<==
115.497437142,S0-C3,Backend_Bound.Memory_Bound,17.73,% Slots,,,0.00,5.2,
115.497437142,S0-C3,Backend_Bound.Core_Bound,20.39,% Slots,,,0.00,5.2,
115.497437142,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
115.497437142,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.16,% Clocks,,,0.00,5.18,
115.497437142,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C4,Frontend_Bound,31.17,% Slots,,,0.00,5.4,
115.497437142,S0-C4,Backend_Bound,36.98,% Slots,,,0.00,5.4,
115.497437142,S0-C4,Retiring,26.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S0-C4,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S0-C4,Backend_Bound.Memory_Bound,40.20,% Slots,,,0.00,5.2,
115.497437142,S0-C4,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.92,% Clocks,,,0.00,5.19,
115.497437142,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.54,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
115.497437142,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S0-C5,Frontend_Bound,34.61,% Slots,,,0.00,5.4,
115.497437142,S0-C5,Backend_Bound,40.41,% Slots,,,0.00,5.4,
115.497437142,S0-C5,Retiring,14.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S0-C5,Frontend_Bound.Frontend_Latency,30.97,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S0-C5,Backend_Bound.Memory_Bound,26.35,% Slots,,,0.00,5.19,
115.497437142,S0-C5,Backend_Bound.Core_Bound,14.06,% Slots,,,0.00,5.19,
115.497437142,S0-C5,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.19,
115.497437142,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
115.497437142,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
115.497437142,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S0-C6,Frontend_Bound,36.82,% Slots,,,0.00,5.4,
115.497437142,S0-C6,Backend_Bound,39.91,% Slots,,,0.00,5.4,
115.497437142,S0-C6,Retiring,22.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S0-C6,Frontend_Bound.Frontend_Latency,27.51,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.74,% Slots,,,0.00,5.19,
115.497437142,S0-C6,Backend_Bound.Memory_Bound,26.76,% Slots,,,0.00,5.2,<==
115.497437142,S0-C6,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.2,
115.497437142,S0-C6,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.19,
115.497437142,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.86,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.36,% Core_Clocks,,,0.00,5.4,
115.497437142,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
115.497437142,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
115.497437142,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.81,% Clocks,,,0.00,5.19,
115.497437142,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S0-C7,Bad_Speculation,14.55,% Slots,,,0.00,5.4,
115.497437142,S0-C7,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.39,
115.497437142,S0-C7,Backend_Bound,32.64,% Slots,,,0.00,5.4,
115.497437142,S0-C7,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
115.497437142,S0-C7,Backend_Bound.Memory_Bound,40.92,% Slots,,,0.00,5.19,<==
115.497437142,S0-C7,Retiring.Microcode_Sequencer,12.14,% Slots,,idq.ms_uops,0.00,5.19,
115.497437142,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.23,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
115.497437142,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
115.497437142,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C0,Frontend_Bound,32.26,% Slots,,,0.00,5.4,
115.497437142,S1-C0,Backend_Bound,41.38,% Slots,,,0.00,5.4,
115.497437142,S1-C0,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
115.497437142,S1-C0,Frontend_Bound.Frontend_Latency,28.60,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S1-C0,Backend_Bound.Memory_Bound,16.05,% Slots,,,0.00,5.19,
115.497437142,S1-C0,Backend_Bound.Core_Bound,25.33,% Slots,,,0.00,5.19,<==
115.497437142,S1-C0,Retiring.Microcode_Sequencer,14.18,% Slots,,idq.ms_uops,0.00,5.19,
115.497437142,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.19,
115.497437142,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
115.497437142,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C1,Backend_Bound,37.83,% Slots,,,0.00,5.4,
115.497437142,S1-C1,Backend_Bound.Memory_Bound,14.06,% Slots,,,0.00,5.19,
115.497437142,S1-C1,Backend_Bound.Core_Bound,23.77,% Slots,,,0.00,5.19,
115.497437142,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
115.497437142,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.72,% Clocks,,,0.00,5.19,<==
115.497437142,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C2,Frontend_Bound,23.10,% Slots,,,0.00,5.4,
115.497437142,S1-C2,Bad_Speculation,17.23,% Slots,,,0.00,5.4,
115.497437142,S1-C2,Backend_Bound,26.48,% Slots,,,0.00,5.4,
115.497437142,S1-C2,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S1-C2,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.4,
115.497437142,S1-C2,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.19,
115.497437142,S1-C2,Retiring.Microcode_Sequencer,14.61,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
115.497437142,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
115.497437142,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C3,Frontend_Bound,33.89,% Slots,,,0.00,5.4,
115.497437142,S1-C3,Backend_Bound,39.08,% Slots,,,0.00,5.4,
115.497437142,S1-C3,Retiring,20.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S1-C3,Frontend_Bound.Frontend_Latency,33.31,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S1-C3,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.19,
115.497437142,S1-C3,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.19,
115.497437142,S1-C3,Retiring.Microcode_Sequencer,17.02,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.19,
115.497437142,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
115.497437142,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C4,Frontend_Bound,34.99,% Slots,,,0.00,5.39,
115.497437142,S1-C4,Backend_Bound,38.36,% Slots,,,0.00,5.39,
115.497437142,S1-C4,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S1-C4,Frontend_Bound.Frontend_Latency,30.34,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S1-C4,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.19,
115.497437142,S1-C4,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.19,
115.497437142,S1-C4,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.19,
115.497437142,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
115.497437142,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C5,Frontend_Bound,35.23,% Slots,,,0.00,5.39,
115.497437142,S1-C5,Backend_Bound,38.18,% Slots,,,0.00,5.39,<==
115.497437142,S1-C5,Retiring,19.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
115.497437142,S1-C5,Frontend_Bound.Frontend_Latency,34.65,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S1-C5,Backend_Bound.Memory_Bound,17.04,% Slots,,,0.00,5.19,
115.497437142,S1-C5,Backend_Bound.Core_Bound,21.14,% Slots,,,0.00,5.19,
115.497437142,S1-C5,Retiring.Microcode_Sequencer,15.20,% Slots,,idq.ms_uops,0.00,5.2,
115.497437142,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.87,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
115.497437142,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.77,% Clocks,,,0.00,5.19,
115.497437142,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C6,Frontend_Bound,20.18,% Slots,,,0.00,5.4,
115.497437142,S1-C6,Backend_Bound,36.38,% Slots,,,0.00,5.4,
115.497437142,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.19,
115.497437142,S1-C6,Backend_Bound.Core_Bound,74.38,% Slots,,,0.00,5.2,
115.497437142,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.23,% Core_Clocks,,,0.00,5.39,
115.497437142,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.31,% Clocks,,,0.00,5.19,<==
115.497437142,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C7,Frontend_Bound,32.77,% Slots,,,0.00,5.4,
115.497437142,S1-C7,Backend_Bound,40.15,% Slots,,,0.00,5.4,
115.497437142,S1-C7,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
115.497437142,S1-C7,Frontend_Bound.Frontend_Latency,28.21,% Slots,,rs_events.empty_end,0.00,5.39,
115.497437142,S1-C7,Backend_Bound.Memory_Bound,24.06,% Slots,,,0.00,5.19,
115.497437142,S1-C7,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.19,
115.497437142,S1-C7,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.19,
115.497437142,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
115.497437142,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.90,% Clocks,,idq.ms_switches,0.00,5.19,
115.497437142,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
115.497437142,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.19,% Clocks,,,0.00,5.18,
115.497437142,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
115.497437142,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
115.497437142,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
115.497437142,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
116.998530703,S0-C0,Frontend_Bound,33.49,% Slots,,,0.00,5.06,
116.998530703,S0-C0,Backend_Bound,42.20,% Slots,,,0.00,5.06,
116.998530703,S0-C0,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S0-C0,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.06,
116.998530703,S0-C0,Backend_Bound.Memory_Bound,26.04,% Slots,,,0.00,5.06,
116.998530703,S0-C0,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.06,
116.998530703,S0-C0,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.09,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
116.998530703,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
116.998530703,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C1,Backend_Bound,40.03,% Slots,,,0.00,5.06,
116.998530703,S0-C1,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.06,
116.998530703,S0-C1,Backend_Bound.Core_Bound,26.57,% Slots,,,0.00,5.06,
116.998530703,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
116.998530703,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.39,% Clocks,,,0.00,5.12,<==
116.998530703,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
116.998530703,S0-C2,Frontend_Bound,39.59,% Slots,,,0.00,5.06,
116.998530703,S0-C2,Backend_Bound,36.11,% Slots,,,0.00,5.06,
116.998530703,S0-C2,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
116.998530703,S0-C2,Frontend_Bound.Frontend_Latency,35.12,% Slots,,rs_events.empty_end,0.00,5.06,<==
116.998530703,S0-C2,Backend_Bound.Memory_Bound,21.98,% Slots,,,0.00,5.06,
116.998530703,S0-C2,Backend_Bound.Core_Bound,14.12,% Slots,,,0.00,5.06,
116.998530703,S0-C2,Retiring.Microcode_Sequencer,12.65,% Slots,,idq.ms_uops,0.00,5.32,
116.998530703,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.33,
116.998530703,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
116.998530703,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
116.998530703,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
116.998530703,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C3,Frontend_Bound,27.15,% Slots,,,0.00,5.06,
116.998530703,S0-C3,Backend_Bound,22.29,% Slots,,,0.00,5.06,
116.998530703,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.06,
116.998530703,S0-C3,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.06,
116.998530703,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.04,% Core_Clocks,,,0.00,5.33,<==
116.998530703,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.44,% Core_Clocks,,,0.00,5.07,
116.998530703,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.17,% Clocks,,,0.00,5.12,
116.998530703,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C4,Frontend_Bound.Frontend_Bandwidth,39.60,% Slots,,,0.00,5.06,
116.998530703,S0-C4,Bad_Speculation.Branch_Mispredicts,21.62,% Slots,,br_misp_retired.all_branches,0.00,5.06,
116.998530703,S0-C4,Backend_Bound.Core_Bound,26.06,% Slots,,,0.00,5.06,<==
116.998530703,S0-C4,Retiring.Microcode_Sequencer,16.49,% Slots,,idq.ms_uops,0.00,5.32,
116.998530703,S0-C4,Bad_Speculation,21.84,% Slots,,,0.00,5.06,
116.998530703,S0-C4,Backend_Bound,22.43,% Slots,,,0.00,5.06,
116.998530703,S0-C4,Retiring,20.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
116.998530703,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.19,% Core_Clocks,,,0.00,5.33,
116.998530703,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C5,Frontend_Bound,34.47,% Slots,,,0.00,5.06,
116.998530703,S0-C5,Backend_Bound,39.40,% Slots,,,0.00,5.06,
116.998530703,S0-C5,Retiring,20.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
116.998530703,S0-C5,Frontend_Bound.Frontend_Latency,28.27,% Slots,,rs_events.empty_end,0.00,5.06,
116.998530703,S0-C5,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.06,
116.998530703,S0-C5,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.06,
116.998530703,S0-C5,Retiring.Microcode_Sequencer,16.21,% Slots,,idq.ms_uops,0.00,5.32,
116.998530703,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.33,
116.998530703,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.85,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
116.998530703,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C6,Frontend_Bound,36.88,% Slots,,,0.00,5.06,
116.998530703,S0-C6,Backend_Bound,34.05,% Slots,,,0.00,5.06,
116.998530703,S0-C6,Retiring,18.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S0-C6,Frontend_Bound.Frontend_Latency,27.81,% Slots,,rs_events.empty_end,0.00,5.06,<==
116.998530703,S0-C6,Backend_Bound.Memory_Bound,35.15,% Slots,,,0.00,5.06,
116.998530703,S0-C6,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.33,
116.998530703,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
116.998530703,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
116.998530703,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
116.998530703,S0-C7,Frontend_Bound,35.67,% Slots,,,0.00,5.06,
116.998530703,S0-C7,Backend_Bound,38.89,% Slots,,,0.00,5.06,<==
116.998530703,S0-C7,Retiring,20.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S0-C7,Frontend_Bound.Frontend_Latency,26.43,% Slots,,rs_events.empty_end,0.00,5.06,
116.998530703,S0-C7,Backend_Bound.Memory_Bound,20.83,% Slots,,,0.00,5.06,
116.998530703,S0-C7,Backend_Bound.Core_Bound,18.05,% Slots,,,0.00,5.06,
116.998530703,S0-C7,Retiring.Microcode_Sequencer,16.00,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.33,
116.998530703,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
116.998530703,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
116.998530703,S1-C0,Frontend_Bound,34.43,% Slots,,,0.00,5.06,
116.998530703,S1-C0,Backend_Bound,41.94,% Slots,,,0.00,5.06,
116.998530703,S1-C0,Retiring,29.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S1-C0,Frontend_Bound.Frontend_Latency,34.50,% Slots,,rs_events.empty_end,0.00,5.06,
116.998530703,S1-C0,Backend_Bound.Memory_Bound,15.48,% Slots,,,0.00,5.06,
116.998530703,S1-C0,Backend_Bound.Core_Bound,26.45,% Slots,,,0.00,5.06,<==
116.998530703,S1-C0,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.33,
116.998530703,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C1,Frontend_Bound,36.35,% Slots,,,0.00,5.06,
116.998530703,S1-C1,Backend_Bound,40.13,% Slots,,,0.00,5.06,
116.998530703,S1-C1,Retiring,15.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S1-C1,Frontend_Bound.Frontend_Latency,31.36,% Slots,,rs_events.empty_end,0.00,5.06,
116.998530703,S1-C1,Backend_Bound.Memory_Bound,25.62,% Slots,,,0.00,5.06,
116.998530703,S1-C1,Backend_Bound.Core_Bound,14.51,% Slots,,,0.00,5.06,
116.998530703,S1-C1,Retiring.Microcode_Sequencer,12.09,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.27,% Clocks,,,0.00,5.33,
116.998530703,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
116.998530703,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C2,Frontend_Bound,35.10,% Slots,,,0.00,5.06,
116.998530703,S1-C2,Backend_Bound,41.49,% Slots,,,0.00,5.06,
116.998530703,S1-C2,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S1-C2,Frontend_Bound.Frontend_Latency,61.47,% Slots,,rs_events.empty_end,0.00,5.06,
116.998530703,S1-C2,Backend_Bound.Memory_Bound,36.58,% Slots,,,0.00,5.06,
116.998530703,S1-C2,Retiring.Microcode_Sequencer,7.97,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.97,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
116.998530703,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C3,Frontend_Bound,37.13,% Slots,,,0.00,5.05,
116.998530703,S1-C3,Backend_Bound,39.11,% Slots,,,0.00,5.05,
116.998530703,S1-C3,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S1-C3,Frontend_Bound.Frontend_Latency,29.84,% Slots,,rs_events.empty_end,0.00,5.05,
116.998530703,S1-C3,Backend_Bound.Core_Bound,30.78,% Slots,,,0.00,5.05,<==
116.998530703,S1-C3,Retiring.Microcode_Sequencer,13.32,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.33,
116.998530703,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
116.998530703,S1-C4,Frontend_Bound,35.84,% Slots,,,0.00,5.06,
116.998530703,S1-C4,Backend_Bound,33.55,% Slots,,,0.00,5.06,
116.998530703,S1-C4,Retiring,27.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S1-C4,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.06,
116.998530703,S1-C4,Frontend_Bound.Frontend_Bandwidth,44.10,% Slots,,,0.00,5.06,
116.998530703,S1-C4,Backend_Bound.Core_Bound,40.77,% Slots,,,0.00,5.06,
116.998530703,S1-C4,Retiring.Microcode_Sequencer,4.44,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.33,
116.998530703,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.35,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.93,% Core_Clocks,,,0.00,5.33,<==
116.998530703,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.34,% Clocks,,,0.00,5.13,
116.998530703,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C5,Frontend_Bound,37.53,% Slots,,,0.00,5.06,
116.998530703,S1-C5,Backend_Bound,38.57,% Slots,,,0.00,5.06,
116.998530703,S1-C5,Retiring,16.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
116.998530703,S1-C5,Frontend_Bound.Frontend_Latency,26.89,% Slots,,rs_events.empty_end,0.00,5.06,
116.998530703,S1-C5,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.06,
116.998530703,S1-C5,Backend_Bound.Core_Bound,15.50,% Slots,,,0.00,5.06,
116.998530703,S1-C5,Retiring.Microcode_Sequencer,10.47,% Slots,,idq.ms_uops,0.00,5.32,
116.998530703,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.33,
116.998530703,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
116.998530703,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.28,% Clocks,,idq.ms_switches,0.00,5.33,
116.998530703,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
116.998530703,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C6,Frontend_Bound,22.18,% Slots,,,0.00,5.05,
116.998530703,S1-C6,Backend_Bound,28.78,% Slots,,,0.00,5.05,<==
116.998530703,S1-C6,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.05,
116.998530703,S1-C6,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.05,
116.998530703,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
116.998530703,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
116.998530703,S1-C7,Backend_Bound,44.25,% Slots,,,0.00,5.06,
116.998530703,S1-C7,Retiring,27.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
116.998530703,S1-C7,Backend_Bound.Memory_Bound,18.01,% Slots,,,0.00,5.06,
116.998530703,S1-C7,Backend_Bound.Core_Bound,26.24,% Slots,,,0.00,5.06,<==
116.998530703,S1-C7,Retiring.Microcode_Sequencer,9.47,% Slots,,idq.ms_uops,0.00,5.33,
116.998530703,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.55,% Clocks,,idq.ms_switches,0.00,5.32,
116.998530703,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
116.998530703,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
116.998530703,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
116.998530703,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
116.998530703,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
116.998530703,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
116.998530703,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
116.998530703,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
118.430765803,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.29,% Slots,,,0.00,5.31,
118.430765803,S0-C0,Backend_Bound.Memory_Bound,21.00,% Slots,,,0.00,5.3,
118.430765803,S0-C0,Backend_Bound.Core_Bound,46.91,% Slots,,,0.00,5.3,
118.430765803,S0-C0,Retiring.Microcode_Sequencer,9.86,% Slots,,idq.ms_uops,0.00,5.32,
118.430765803,S0-C0,Backend_Bound,67.91,% Slots,,,0.00,5.31,
118.430765803,S0-C0,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
118.430765803,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
118.430765803,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.58,% Clocks,,,0.00,5.3,<==
118.430765803,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C1,Frontend_Bound,23.88,% Slots,,,0.00,5.31,
118.430765803,S0-C1,Backend_Bound,25.19,% Slots,,,0.00,5.31,
118.430765803,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.31,
118.430765803,S0-C1,Backend_Bound.Memory_Bound,20.71,% Slots,,,0.00,5.31,
118.430765803,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.19,% Core_Clocks,,,0.00,5.03,
118.430765803,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.00,% Core_Clocks,,,0.00,5.31,
118.430765803,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
118.430765803,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
118.430765803,S0-C2,Frontend_Bound,37.63,% Slots,,,0.00,5.31,
118.430765803,S0-C2,Backend_Bound,39.72,% Slots,,,0.00,5.31,
118.430765803,S0-C2,Retiring,16.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S0-C2,Frontend_Bound.Frontend_Latency,90.08,% Slots,,rs_events.empty_end,0.00,5.3,
118.430765803,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.31,
118.430765803,S0-C2,Retiring.Microcode_Sequencer,11.84,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.31,
118.430765803,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.77,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.50,% Core_Clocks,,,0.00,5.03,
118.430765803,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
118.430765803,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
118.430765803,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C3,Frontend_Bound,33.35,% Slots,,,0.00,5.31,
118.430765803,S0-C3,Backend_Bound,42.35,% Slots,,,0.00,5.31,<==
118.430765803,S0-C3,Retiring,29.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S0-C3,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C4,Frontend_Bound,29.54,% Slots,,,0.00,5.31,
118.430765803,S0-C4,Backend_Bound,37.70,% Slots,,,0.00,5.31,
118.430765803,S0-C4,Retiring,25.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
118.430765803,S0-C4,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.31,
118.430765803,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.56,% Slots,,,0.00,5.31,
118.430765803,S0-C4,Backend_Bound.Memory_Bound,32.18,% Slots,,,0.00,5.31,
118.430765803,S0-C4,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.32,
118.430765803,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.31,
118.430765803,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.35,% Core_Clocks,,,0.00,5.03,
118.430765803,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
118.430765803,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C5,Frontend_Bound,36.65,% Slots,,,0.00,5.31,
118.430765803,S0-C5,Backend_Bound,39.69,% Slots,,,0.00,5.31,
118.430765803,S0-C5,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
118.430765803,S0-C5,Frontend_Bound.Frontend_Latency,52.61,% Slots,,rs_events.empty_end,0.00,5.31,
118.430765803,S0-C5,Backend_Bound.Memory_Bound,58.58,% Slots,,,0.00,5.31,
118.430765803,S0-C5,Retiring.Microcode_Sequencer,13.16,% Slots,,idq.ms_uops,0.00,5.32,
118.430765803,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.31,
118.430765803,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
118.430765803,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C6,Frontend_Bound,37.46,% Slots,,,0.00,5.32,
118.430765803,S0-C6,Backend_Bound,39.81,% Slots,,,0.00,5.32,
118.430765803,S0-C6,Retiring,23.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
118.430765803,S0-C6,Frontend_Bound.Frontend_Latency,33.91,% Slots,,rs_events.empty_end,0.00,5.31,
118.430765803,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.71,% Slots,,,0.00,5.31,
118.430765803,S0-C6,Backend_Bound.Memory_Bound,27.16,% Slots,,,0.00,5.31,
118.430765803,S0-C6,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.31,
118.430765803,S0-C6,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.32,
118.430765803,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.31,
118.430765803,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
118.430765803,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.38,% Core_Clocks,,,0.00,5.03,
118.430765803,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
118.430765803,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
118.430765803,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
118.430765803,S0-C7,Frontend_Bound,37.47,% Slots,,,0.00,5.31,
118.430765803,S0-C7,Backend_Bound,39.66,% Slots,,,0.00,5.31,
118.430765803,S0-C7,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S0-C7,Frontend_Bound.Frontend_Latency,27.11,% Slots,,rs_events.empty_end,0.00,5.31,
118.430765803,S0-C7,Backend_Bound.Memory_Bound,27.42,% Slots,,,0.00,5.31,
118.430765803,S0-C7,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.31,
118.430765803,S0-C7,Retiring.Microcode_Sequencer,10.16,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.31,
118.430765803,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
118.430765803,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
118.430765803,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C0,Frontend_Bound,26.94,% Slots,,,0.00,5.31,
118.430765803,S1-C0,Backend_Bound,40.60,% Slots,,,0.00,5.31,
118.430765803,S1-C0,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S1-C0,Frontend_Bound.Frontend_Latency,38.80,% Slots,,rs_events.empty_end,0.00,5.3,
118.430765803,S1-C0,Backend_Bound.Core_Bound,57.00,% Slots,,,0.00,5.3,
118.430765803,S1-C0,Retiring.Microcode_Sequencer,14.36,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.31,
118.430765803,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.60,% Clocks,,,0.00,5.3,<==
118.430765803,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C1,Frontend_Bound,34.47,% Slots,,,0.00,5.31,
118.430765803,S1-C1,Backend_Bound,41.88,% Slots,,,0.00,5.31,
118.430765803,S1-C1,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S1-C1,Frontend_Bound.Frontend_Latency,79.53,% Slots,,rs_events.empty_end,0.00,5.31,
118.430765803,S1-C1,Backend_Bound.Core_Bound,32.09,% Slots,,,0.00,5.31,
118.430765803,S1-C1,Retiring.Microcode_Sequencer,12.66,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.31,
118.430765803,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
118.430765803,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.40,% Clocks,,,0.00,5.3,<==
118.430765803,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C2,Frontend_Bound,36.17,% Slots,,,0.00,5.31,
118.430765803,S1-C2,Backend_Bound,40.39,% Slots,,,0.00,5.31,<==
118.430765803,S1-C2,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S1-C2,Retiring.Microcode_Sequencer,14.61,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.31,
118.430765803,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C3,Frontend_Bound,34.50,% Slots,,,0.00,5.31,
118.430765803,S1-C3,Backend_Bound,41.44,% Slots,,,0.00,5.31,
118.430765803,S1-C3,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S1-C3,Backend_Bound.Core_Bound,52.61,% Slots,,,0.00,5.03,
118.430765803,S1-C3,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.31,
118.430765803,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
118.430765803,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.81,% Clocks,,,0.00,5.3,<==
118.430765803,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C4,Frontend_Bound,42.30,% Slots,,,0.00,5.31,
118.430765803,S1-C4,Backend_Bound,35.53,% Slots,,,0.00,5.31,
118.430765803,S1-C4,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S1-C4,Frontend_Bound.Frontend_Latency,71.18,% Slots,,rs_events.empty_end,0.00,5.31,<==
118.430765803,S1-C4,Frontend_Bound.Frontend_Bandwidth,34.77,% Slots,,,0.00,5.31,
118.430765803,S1-C4,Backend_Bound.Core_Bound,65.02,% Slots,,,0.00,5.03,
118.430765803,S1-C4,Retiring.Microcode_Sequencer,15.36,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.31,
118.430765803,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.62,% Core_Clocks,,,0.00,5.03,
118.430765803,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.11,% Clocks,,,0.00,5.3,
118.430765803,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C5,Frontend_Bound,38.76,% Slots,,,0.00,5.31,
118.430765803,S1-C5,Backend_Bound,38.12,% Slots,,,0.00,5.31,
118.430765803,S1-C5,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
118.430765803,S1-C5,Frontend_Bound.Frontend_Latency,73.02,% Slots,,rs_events.empty_end,0.00,5.31,<==
118.430765803,S1-C5,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.31,
118.430765803,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.31,
118.430765803,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
118.430765803,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.31,
118.430765803,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
118.430765803,S1-C6,Frontend_Bound,21.92,% Slots,,,0.00,5.31,
118.430765803,S1-C6,Backend_Bound,44.22,% Slots,,,0.00,5.31,
118.430765803,S1-C6,Frontend_Bound.Frontend_Bandwidth,26.72,% Slots,,,0.00,5.31,
118.430765803,S1-C6,Backend_Bound.Memory_Bound,30.68,% Slots,,,0.00,5.03,<==
118.430765803,S1-C6,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.03,
118.430765803,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.87,% Core_Clocks,,,0.00,5.03,
118.430765803,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.36,% Core_Clocks,,,0.00,5.31,
118.430765803,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
118.430765803,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
118.430765803,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.13,% Clocks,,,0.00,5.3,
118.430765803,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
118.430765803,S1-C7,Frontend_Bound,24.91,% Slots,,,0.00,5.31,
118.430765803,S1-C7,Backend_Bound,26.72,% Slots,,,0.00,5.31,
118.430765803,S1-C7,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.31,
118.430765803,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.31,
118.430765803,S1-C7,Backend_Bound.Memory_Bound,26.95,% Slots,,,0.00,5.03,
118.430765803,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.31,
118.430765803,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
118.430765803,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.36,% Core_Clocks,,,0.00,5.03,
118.430765803,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
118.430765803,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
118.430765803,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
118.430765803,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
118.430765803,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
118.430765803,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
119.931443149,S0-C0,Backend_Bound,53.20,% Slots,,,0.00,5.32,
119.931443149,S0-C0,Retiring,31.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S0-C0,Backend_Bound.Memory_Bound,19.96,% Slots,,,0.00,5.06,
119.931443149,S0-C0,Backend_Bound.Core_Bound,33.23,% Slots,,,0.00,5.06,
119.931443149,S0-C0,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
119.931443149,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.24,% Clocks,,,0.00,5.33,<==
119.931443149,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C1,Frontend_Bound,33.64,% Slots,,,0.00,5.32,<==
119.931443149,S0-C1,Backend_Bound,13.68,% Slots,,,0.00,5.32,
119.931443149,S0-C1,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.84,% Slots,,,0.00,5.32,
119.931443149,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.32,
119.931443149,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
119.931443149,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.98,% Core_Clocks,,,0.00,5.33,
119.931443149,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C2,Frontend_Bound,39.38,% Slots,,,0.00,5.32,
119.931443149,S0-C2,Backend_Bound,37.50,% Slots,,,0.00,5.32,
119.931443149,S0-C2,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S0-C2,Frontend_Bound.Frontend_Latency,26.84,% Slots,,rs_events.empty_end,0.00,5.32,<==
119.931443149,S0-C2,Backend_Bound.Memory_Bound,20.61,% Slots,,,0.00,5.06,
119.931443149,S0-C2,Backend_Bound.Core_Bound,16.89,% Slots,,,0.00,5.06,
119.931443149,S0-C2,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.42,% Clocks,,,0.00,5.32,
119.931443149,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
119.931443149,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.42,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
119.931443149,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.87,% Clocks,,,0.00,5.33,
119.931443149,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C3,Frontend_Bound,32.46,% Slots,,,0.00,5.32,
119.931443149,S0-C3,Backend_Bound,31.60,% Slots,,,0.00,5.32,
119.931443149,S0-C3,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S0-C3,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.32,
119.931443149,S0-C3,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.32,<==
119.931443149,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.42,% Core_Clocks,,,0.00,5.33,
119.931443149,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C4,Frontend_Bound,27.01,% Slots,,,0.00,5.32,
119.931443149,S0-C4,Backend_Bound,47.50,% Slots,,,0.00,5.32,
119.931443149,S0-C4,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S0-C4,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S0-C4,Frontend_Bound.Frontend_Bandwidth,23.01,% Slots,,,0.00,5.32,
119.931443149,S0-C4,Retiring.Microcode_Sequencer,12.97,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.32,
119.931443149,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
119.931443149,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.93,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.84,% Core_Clocks,,,0.00,5.34,
119.931443149,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
119.931443149,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
119.931443149,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C5,Frontend_Bound,36.42,% Slots,,,0.00,5.32,
119.931443149,S0-C5,Backend_Bound,39.10,% Slots,,,0.00,5.32,
119.931443149,S0-C5,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S0-C5,Frontend_Bound.Frontend_Latency,29.97,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S0-C5,Backend_Bound.Memory_Bound,24.25,% Slots,,,0.00,5.06,
119.931443149,S0-C5,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.06,
119.931443149,S0-C5,Retiring.Microcode_Sequencer,12.59,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.32,
119.931443149,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
119.931443149,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
119.931443149,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.89,% Clocks,,,0.00,5.33,
119.931443149,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C6,Frontend_Bound,35.80,% Slots,,,0.00,5.32,
119.931443149,S0-C6,Backend_Bound,40.96,% Slots,,,0.00,5.32,
119.931443149,S0-C6,Retiring,25.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S0-C6,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S0-C6,Backend_Bound.Memory_Bound,25.92,% Slots,,,0.00,5.06,
119.931443149,S0-C6,Backend_Bound.Core_Bound,15.04,% Slots,,,0.00,5.06,
119.931443149,S0-C6,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.32,
119.931443149,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
119.931443149,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
119.931443149,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C7,Frontend_Bound,36.83,% Slots,,,0.00,5.32,
119.931443149,S0-C7,Backend_Bound,39.48,% Slots,,,0.00,5.32,
119.931443149,S0-C7,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S0-C7,Frontend_Bound.Frontend_Latency,33.78,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S0-C7,Backend_Bound.Memory_Bound,22.56,% Slots,,,0.00,5.06,<==
119.931443149,S0-C7,Backend_Bound.Core_Bound,16.92,% Slots,,,0.00,5.06,
119.931443149,S0-C7,Retiring.Microcode_Sequencer,12.36,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.01,% Clocks,,,0.00,5.32,
119.931443149,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
119.931443149,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
119.931443149,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.50,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
119.931443149,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C0,Frontend_Bound,35.22,% Slots,,,0.00,5.32,
119.931443149,S1-C0,Backend_Bound,41.69,% Slots,,,0.00,5.32,
119.931443149,S1-C0,Retiring,17.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S1-C0,Frontend_Bound.Frontend_Latency,32.87,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.32,
119.931443149,S1-C0,Backend_Bound.Memory_Bound,28.68,% Slots,,,0.00,5.06,
119.931443149,S1-C0,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.06,
119.931443149,S1-C0,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.32,
119.931443149,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
119.931443149,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.27,% Core_Clocks,,,0.00,5.33,
119.931443149,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
119.931443149,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
119.931443149,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.71,% Clocks,,,0.00,5.33,
119.931443149,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C1,Frontend_Bound,37.11,% Slots,,,0.00,5.32,
119.931443149,S1-C1,Backend_Bound,40.22,% Slots,,,0.00,5.32,
119.931443149,S1-C1,Retiring,16.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S1-C1,Frontend_Bound.Frontend_Latency,42.07,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S1-C1,Backend_Bound.Memory_Bound,31.50,% Slots,,,0.00,5.06,<==
119.931443149,S1-C1,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.33,
119.931443149,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
119.931443149,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.29,% Clocks,,idq.ms_switches,0.00,5.33,
119.931443149,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
119.931443149,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
119.931443149,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C2,Frontend_Bound,41.64,% Slots,,,0.00,5.32,
119.931443149,S1-C2,Backend_Bound,37.29,% Slots,,,0.00,5.32,
119.931443149,S1-C2,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
119.931443149,S1-C2,Frontend_Bound.Frontend_Latency,24.19,% Slots,,rs_events.empty_end,0.00,5.32,<==
119.931443149,S1-C2,Backend_Bound.Memory_Bound,25.96,% Slots,,,0.00,5.06,
119.931443149,S1-C2,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.06,
119.931443149,S1-C2,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.32,
119.931443149,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.33,
119.931443149,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
119.931443149,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.33,
119.931443149,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
119.931443149,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C3,Frontend_Bound,34.28,% Slots,,,0.00,5.32,
119.931443149,S1-C3,Backend_Bound,41.32,% Slots,,,0.00,5.32,
119.931443149,S1-C3,Retiring,15.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S1-C3,Frontend_Bound.Frontend_Latency,25.80,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S1-C3,Backend_Bound.Memory_Bound,25.50,% Slots,,,0.00,5.06,
119.931443149,S1-C3,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.06,
119.931443149,S1-C3,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.32,
119.931443149,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
119.931443149,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
119.931443149,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C4,Frontend_Bound,37.63,% Slots,,,0.00,5.32,
119.931443149,S1-C4,Backend_Bound,39.67,% Slots,,,0.00,5.32,
119.931443149,S1-C4,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S1-C4,Frontend_Bound.Frontend_Latency,21.81,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S1-C4,Backend_Bound.Memory_Bound,25.89,% Slots,,,0.00,5.06,
119.931443149,S1-C4,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.06,
119.931443149,S1-C4,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.32,
119.931443149,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
119.931443149,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
119.931443149,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.40,% Clocks,,,0.00,5.33,
119.931443149,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C5,Frontend_Bound,36.88,% Slots,,,0.00,5.32,
119.931443149,S1-C5,Backend_Bound,39.63,% Slots,,,0.00,5.32,
119.931443149,S1-C5,Retiring,15.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S1-C5,Frontend_Bound.Frontend_Latency,30.58,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S1-C5,Backend_Bound.Memory_Bound,24.83,% Slots,,,0.00,5.06,
119.931443149,S1-C5,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.06,
119.931443149,S1-C5,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.32,
119.931443149,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
119.931443149,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
119.931443149,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
119.931443149,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.18,% Clocks,,,0.00,5.33,
119.931443149,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C6,Frontend_Bound,26.39,% Slots,,,0.00,5.32,
119.931443149,S1-C6,Backend_Bound,47.17,% Slots,,,0.00,5.32,
119.931443149,S1-C6,Retiring,35.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S1-C6,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S1-C6,Backend_Bound.Memory_Bound,29.58,% Slots,,,0.00,5.06,
119.931443149,S1-C6,Backend_Bound.Core_Bound,17.60,% Slots,,,0.00,5.06,
119.931443149,S1-C6,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
119.931443149,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.43,% Clocks,,idq.ms_switches,0.00,5.33,
119.931443149,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
119.931443149,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
119.931443149,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C7,Frontend_Bound,23.97,% Slots,,,0.00,5.32,
119.931443149,S1-C7,Backend_Bound,46.74,% Slots,,,0.00,5.32,
119.931443149,S1-C7,Retiring,34.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
119.931443149,S1-C7,Frontend_Bound.Frontend_Latency,26.07,% Slots,,rs_events.empty_end,0.00,5.32,
119.931443149,S1-C7,Backend_Bound.Memory_Bound,20.32,% Slots,,,0.00,5.06,
119.931443149,S1-C7,Backend_Bound.Core_Bound,26.41,% Slots,,,0.00,5.06,
119.931443149,S1-C7,Retiring.Microcode_Sequencer,2.82,% Slots,,idq.ms_uops,0.00,5.33,
119.931443149,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
119.931443149,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.32,
119.931443149,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
119.931443149,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.41,% Clocks,,,0.00,5.33,<==
119.931443149,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
119.931443149,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
121.437871006,S0-C0,Frontend_Bound,29.58,% Slots,,,0.00,5.3,
121.437871006,S0-C0,Backend_Bound,45.18,% Slots,,,0.00,5.3,
121.437871006,S0-C0,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
121.437871006,S0-C0,Frontend_Bound.Frontend_Latency,25.04,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S0-C0,Retiring.Microcode_Sequencer,12.75,% Slots,,idq.ms_uops,0.00,5.03,
121.437871006,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.05,
121.437871006,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.05,
121.437871006,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
121.437871006,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
121.437871006,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.05,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
121.437871006,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
121.437871006,S0-C1,Frontend_Bound,33.58,% Slots,,,0.00,5.31,<==
121.437871006,S0-C1,Backend_Bound,14.35,% Slots,,,0.00,5.31,
121.437871006,S0-C1,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.11,% Slots,,,0.00,5.31,
121.437871006,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.05,
121.437871006,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.19,% Core_Clocks,,,0.00,5.31,
121.437871006,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C2,Frontend_Bound,31.91,% Slots,,,0.00,5.31,
121.437871006,S0-C2,Bad_Speculation,10.92,% Slots,,,0.00,5.31,
121.437871006,S0-C2,Backend_Bound,33.16,% Slots,,,0.00,5.31,
121.437871006,S0-C2,Frontend_Bound.Frontend_Latency,22.22,% Slots,,rs_events.empty_end,0.00,5.31,
121.437871006,S0-C2,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.3,
121.437871006,S0-C2,Backend_Bound.Core_Bound,97.40,% Slots,,,0.00,5.31,<==
121.437871006,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,0.00,5.04,
121.437871006,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C3,Frontend_Bound,32.78,% Slots,,,0.00,5.31,
121.437871006,S0-C3,Backend_Bound,33.36,% Slots,,,0.00,5.31,<==
121.437871006,S0-C3,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
121.437871006,S0-C3,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.31,
121.437871006,S0-C3,Frontend_Bound.Frontend_Bandwidth,55.50,% Slots,,,0.00,5.31,
121.437871006,S0-C3,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.31,
121.437871006,S0-C3,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.31,
121.437871006,S0-C3,Retiring.Microcode_Sequencer,13.56,% Slots,,idq.ms_uops,0.00,5.03,
121.437871006,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.04,
121.437871006,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.87,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.88,% Core_Clocks,,,0.00,5.31,
121.437871006,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
121.437871006,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
121.437871006,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
121.437871006,S0-C4,Frontend_Bound,30.32,% Slots,,,0.00,5.31,
121.437871006,S0-C4,Backend_Bound,37.93,% Slots,,,0.00,5.31,<==
121.437871006,S0-C4,Retiring,27.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S0-C4,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.31,
121.437871006,S0-C4,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.31,
121.437871006,S0-C4,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.31,
121.437871006,S0-C4,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.39,% Clocks,,,0.00,5.04,
121.437871006,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.87,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C5,Frontend_Bound,36.57,% Slots,,,0.00,5.31,<==
121.437871006,S0-C5,Backend_Bound,36.18,% Slots,,,0.00,5.31,
121.437871006,S0-C5,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S0-C5,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.31,
121.437871006,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.81,% Slots,,,0.00,5.31,
121.437871006,S0-C5,Backend_Bound.Memory_Bound,21.92,% Slots,,,0.00,5.31,
121.437871006,S0-C5,Backend_Bound.Core_Bound,14.26,% Slots,,,0.00,5.31,
121.437871006,S0-C5,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.04,
121.437871006,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.03,% Core_Clocks,,,0.00,5.31,
121.437871006,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
121.437871006,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
121.437871006,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.41,% Clocks,,,0.00,5.21,
121.437871006,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C6,Frontend_Bound,32.32,% Slots,,,0.00,5.31,
121.437871006,S0-C6,Backend_Bound,33.65,% Slots,,,0.00,5.31,
121.437871006,S0-C6,Retiring,33.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S0-C6,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S0-C6,Backend_Bound.Memory_Bound,19.93,% Slots,,,0.00,5.3,
121.437871006,S0-C6,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.3,
121.437871006,S0-C6,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.04,
121.437871006,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
121.437871006,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
121.437871006,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.82,% Clocks,,,0.00,5.22,
121.437871006,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C7,Bad_Speculation,19.15,% Slots,,,0.00,5.31,
121.437871006,S0-C7,Bad_Speculation.Branch_Mispredicts,18.79,% Slots,,br_misp_retired.all_branches,0.00,5.31,
121.437871006,S0-C7,Backend_Bound,22.48,% Slots,,,0.00,5.31,<==
121.437871006,S0-C7,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.3,
121.437871006,S0-C7,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.3,
121.437871006,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
121.437871006,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C0,Frontend_Bound,37.02,% Slots,,,0.00,5.3,
121.437871006,S1-C0,Backend_Bound,39.38,% Slots,,,0.00,5.3,
121.437871006,S1-C0,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S1-C0,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S1-C0,Frontend_Bound.Frontend_Bandwidth,24.47,% Slots,,,0.00,5.3,
121.437871006,S1-C0,Backend_Bound.Memory_Bound,23.16,% Slots,,,0.00,5.3,<==
121.437871006,S1-C0,Backend_Bound.Core_Bound,16.23,% Slots,,,0.00,5.3,
121.437871006,S1-C0,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.02,% Clocks,,,0.00,5.04,
121.437871006,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.69,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
121.437871006,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.72,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.02,% Core_Clocks,,,0.00,5.31,
121.437871006,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
121.437871006,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
121.437871006,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C1,Frontend_Bound,36.53,% Slots,,,0.00,5.3,
121.437871006,S1-C1,Backend_Bound,41.13,% Slots,,,0.00,5.3,
121.437871006,S1-C1,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S1-C1,Frontend_Bound.Frontend_Latency,31.52,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.3,
121.437871006,S1-C1,Backend_Bound.Memory_Bound,28.50,% Slots,,,0.00,5.3,
121.437871006,S1-C1,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.3,
121.437871006,S1-C1,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.49,% Clocks,,,0.00,5.04,
121.437871006,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.25,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.77,% Core_Clocks,,,0.00,5.31,
121.437871006,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
121.437871006,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C2,Frontend_Bound,35.57,% Slots,,,0.00,5.31,
121.437871006,S1-C2,Backend_Bound,41.46,% Slots,,,0.00,5.31,<==
121.437871006,S1-C2,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S1-C2,Frontend_Bound.Frontend_Latency,27.88,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S1-C2,Backend_Bound.Memory_Bound,21.87,% Slots,,,0.00,5.3,
121.437871006,S1-C2,Backend_Bound.Core_Bound,19.59,% Slots,,,0.00,5.3,
121.437871006,S1-C2,Retiring.Microcode_Sequencer,11.51,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.19,% Clocks,,,0.00,5.04,
121.437871006,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.68,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
121.437871006,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
121.437871006,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C3,Frontend_Bound,36.59,% Slots,,,0.00,5.31,
121.437871006,S1-C3,Backend_Bound,40.92,% Slots,,,0.00,5.31,<==
121.437871006,S1-C3,Retiring,17.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S1-C3,Frontend_Bound.Frontend_Latency,30.35,% Slots,,rs_events.empty_end,0.00,5.31,
121.437871006,S1-C3,Backend_Bound.Memory_Bound,22.08,% Slots,,,0.00,5.31,
121.437871006,S1-C3,Backend_Bound.Core_Bound,18.84,% Slots,,,0.00,5.31,
121.437871006,S1-C3,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,22.21,% Clocks,,,0.00,5.04,
121.437871006,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.55,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
121.437871006,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
121.437871006,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.47,% Clocks,,,0.00,5.22,
121.437871006,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C4,Frontend_Bound,35.63,% Slots,,,0.00,5.3,
121.437871006,S1-C4,Backend_Bound,41.22,% Slots,,,0.00,5.3,
121.437871006,S1-C4,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S1-C4,Frontend_Bound.Frontend_Latency,32.14,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.3,
121.437871006,S1-C4,Backend_Bound.Memory_Bound,25.60,% Slots,,,0.00,5.3,
121.437871006,S1-C4,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.3,
121.437871006,S1-C4,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.37,% Clocks,,,0.00,5.04,
121.437871006,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.72,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.41,% Core_Clocks,,,0.00,5.31,
121.437871006,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
121.437871006,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.04,% Clocks,,,0.00,5.23,
121.437871006,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C5,Frontend_Bound,35.66,% Slots,,,0.00,5.31,
121.437871006,S1-C5,Backend_Bound,40.91,% Slots,,,0.00,5.31,
121.437871006,S1-C5,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S1-C5,Frontend_Bound.Frontend_Latency,31.79,% Slots,,rs_events.empty_end,0.00,5.31,
121.437871006,S1-C5,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.31,
121.437871006,S1-C5,Backend_Bound.Core_Bound,12.70,% Slots,,,0.00,5.31,
121.437871006,S1-C5,Retiring.Microcode_Sequencer,14.59,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.73,% Clocks,,,0.00,5.04,
121.437871006,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.89,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
121.437871006,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
121.437871006,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.19,% Clocks,,,0.00,5.23,
121.437871006,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C6,Frontend_Bound,25.77,% Slots,,,0.00,5.3,
121.437871006,S1-C6,Backend_Bound,45.83,% Slots,,,0.00,5.3,
121.437871006,S1-C6,Retiring,23.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S1-C6,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S1-C6,Backend_Bound.Memory_Bound,29.23,% Slots,,,0.00,5.3,<==
121.437871006,S1-C6,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.3,
121.437871006,S1-C6,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.70,% Clocks,,,0.00,5.04,
121.437871006,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.43,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
121.437871006,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
121.437871006,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
121.437871006,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.09,% Clocks,,,0.00,5.23,
121.437871006,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C7,Frontend_Bound,29.03,% Slots,,,0.00,5.31,
121.437871006,S1-C7,Backend_Bound,45.15,% Slots,,,0.00,5.31,
121.437871006,S1-C7,Retiring,36.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
121.437871006,S1-C7,Frontend_Bound.Frontend_Latency,32.65,% Slots,,rs_events.empty_end,0.00,5.3,
121.437871006,S1-C7,Backend_Bound.Memory_Bound,37.31,% Slots,,,0.00,5.3,
121.437871006,S1-C7,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.04,
121.437871006,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
121.437871006,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.04,
121.437871006,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
121.437871006,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
121.437871006,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
121.437871006,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
121.437871006,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
122.939400904,S0-C0,Frontend_Bound,34.41,% Slots,,,0.00,5.32,
122.939400904,S0-C0,Backend_Bound,41.93,% Slots,,,0.00,5.32,<==
122.939400904,S0-C0,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
122.939400904,S0-C0,Frontend_Bound.Frontend_Latency,32.93,% Slots,,rs_events.empty_end,0.00,5.32,
122.939400904,S0-C0,Backend_Bound.Memory_Bound,22.94,% Slots,,,0.00,5.32,
122.939400904,S0-C0,Backend_Bound.Core_Bound,18.99,% Slots,,,0.00,5.32,
122.939400904,S0-C0,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.33,
122.939400904,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
122.939400904,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.32,
122.939400904,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
122.939400904,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
122.939400904,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C1,Frontend_Bound,34.14,% Slots,,,0.00,5.32,<==
122.939400904,S0-C1,Backend_Bound,13.57,% Slots,,,0.00,5.32,
122.939400904,S0-C1,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.32,
122.939400904,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.86,% Slots,,,0.00,5.05,
122.939400904,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.32,
122.939400904,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.91,% Core_Clocks,,,0.00,5.32,
122.939400904,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C2,Frontend_Bound,47.16,% Slots,,,0.00,5.32,
122.939400904,S0-C2,Backend_Bound,26.88,% Slots,,,0.00,5.32,
122.939400904,S0-C2,Frontend_Bound.Frontend_Latency,54.77,% Slots,,rs_events.empty_end,0.00,5.32,
122.939400904,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
122.939400904,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C3,Frontend_Bound,42.03,% Slots,,,0.00,5.32,
122.939400904,S0-C3,Bad_Speculation,14.69,% Slots,,,0.00,5.32,
122.939400904,S0-C3,Backend_Bound,25.80,% Slots,,,0.00,5.32,
122.939400904,S0-C3,Retiring,30.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
122.939400904,S0-C3,Frontend_Bound.Frontend_Latency,54.17,% Slots,,rs_events.empty_end,0.00,5.32,
122.939400904,S0-C3,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S0-C3,Backend_Bound.Memory_Bound,41.49,% Slots,,,0.00,5.32,
122.939400904,S0-C3,Retiring.Microcode_Sequencer,3.21,% Slots,,idq.ms_uops,0.00,5.32,
122.939400904,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
122.939400904,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.67,% Clocks,,idq.ms_switches,0.00,5.32,
122.939400904,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
122.939400904,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
122.939400904,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C4,Frontend_Bound,35.99,% Slots,,,0.00,5.32,
122.939400904,S0-C4,Backend_Bound,33.92,% Slots,,,0.00,5.32,
122.939400904,S0-C4,Frontend_Bound.Frontend_Latency,39.28,% Slots,,rs_events.empty_end,0.00,5.32,
122.939400904,S0-C4,Frontend_Bound.Frontend_Bandwidth,25.14,% Slots,,,0.00,5.05,
122.939400904,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
122.939400904,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.36,% Core_Clocks,,,0.00,5.32,
122.939400904,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.17,% Core_Clocks,,,0.00,5.06,
122.939400904,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
122.939400904,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C5,Bad_Speculation,19.85,% Slots,,,0.00,5.32,
122.939400904,S0-C5,Bad_Speculation.Branch_Mispredicts,19.32,% Slots,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S0-C5,Backend_Bound,26.69,% Slots,,,0.00,5.32,
122.939400904,S0-C5,Backend_Bound.Memory_Bound,32.30,% Slots,,,0.00,5.31,
122.939400904,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
122.939400904,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C6,Frontend_Bound,36.80,% Slots,,,0.00,5.32,
122.939400904,S0-C6,Backend_Bound,39.72,% Slots,,,0.00,5.32,
122.939400904,S0-C6,Retiring,28.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
122.939400904,S0-C6,Frontend_Bound.Frontend_Latency,95.07,% Slots,,rs_events.empty_end,0.00,5.32,
122.939400904,S0-C6,Backend_Bound.Core_Bound,63.01,% Slots,,,0.00,5.32,<==
122.939400904,S0-C6,Retiring.Microcode_Sequencer,2.28,% Slots,,idq.ms_uops,0.00,5.33,
122.939400904,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.32,
122.939400904,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.06,% Clocks,,idq.ms_switches,0.00,5.32,
122.939400904,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C7,Frontend_Bound,22.63,% Slots,,,0.00,5.32,<==
122.939400904,S0-C7,Bad_Speculation,21.41,% Slots,,,0.00,5.32,
122.939400904,S0-C7,Backend_Bound,18.99,% Slots,,,0.00,5.32,
122.939400904,S0-C7,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.32,
122.939400904,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.05,
122.939400904,S0-C7,Bad_Speculation.Branch_Mispredicts,21.01,% Slots,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S0-C7,Backend_Bound.Memory_Bound,16.43,% Slots,,,0.00,5.32,
122.939400904,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.48,% Core_Clocks,,,0.00,5.06,
122.939400904,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
122.939400904,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C0,Frontend_Bound,37.28,% Slots,,,0.00,5.33,
122.939400904,S1-C0,Bad_Speculation,17.10,% Slots,,,0.00,5.33,
122.939400904,S1-C0,Backend_Bound,19.80,% Slots,,,0.00,5.33,
122.939400904,S1-C0,Retiring,19.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
122.939400904,S1-C0,Frontend_Bound.Frontend_Latency,24.26,% Slots,,rs_events.empty_end,0.00,5.31,<==
122.939400904,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.95,% Slots,,,0.00,5.06,
122.939400904,S1-C0,Bad_Speculation.Branch_Mispredicts,16.74,% Slots,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S1-C0,Backend_Bound.Core_Bound,25.70,% Slots,,,0.00,5.31,
122.939400904,S1-C0,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.32,
122.939400904,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.72,% Clocks,,,0.00,5.32,
122.939400904,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.24,% Clocks,,idq.ms_switches,0.00,5.32,
122.939400904,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.44,% Clocks,,,0.00,5.06,
122.939400904,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
122.939400904,S1-C1,Backend_Bound,53.07,% Slots,,,0.00,5.33,
122.939400904,S1-C1,Backend_Bound.Memory_Bound,34.20,% Slots,,,0.00,5.31,<==
122.939400904,S1-C1,Backend_Bound.Core_Bound,18.87,% Slots,,,0.00,5.31,
122.939400904,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
122.939400904,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
122.939400904,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C2,Frontend_Bound,22.25,% Slots,,,0.00,5.32,
122.939400904,S1-C2,Bad_Speculation,17.10,% Slots,,,0.00,5.32,
122.939400904,S1-C2,Backend_Bound,22.35,% Slots,,,0.00,5.32,
122.939400904,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.25,% Slots,,,0.00,5.06,
122.939400904,S1-C2,Bad_Speculation.Branch_Mispredicts,16.89,% Slots,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S1-C2,Backend_Bound.Memory_Bound,23.10,% Slots,,,0.00,5.31,
122.939400904,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.26,% Core_Clocks,,,0.00,5.06,
122.939400904,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
122.939400904,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.54,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.63,
122.939400904,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
122.939400904,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C3,Bad_Speculation,11.34,% Slots,,,0.00,5.32,
122.939400904,S1-C3,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S1-C3,Backend_Bound,45.09,% Slots,,,0.00,5.32,
122.939400904,S1-C3,Backend_Bound.Memory_Bound,19.36,% Slots,,,0.00,5.31,
122.939400904,S1-C3,Backend_Bound.Core_Bound,25.73,% Slots,,,0.00,5.31,<==
122.939400904,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
122.939400904,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C4,Frontend_Bound,28.69,% Slots,,,0.00,5.33,
122.939400904,S1-C4,Bad_Speculation,21.77,% Slots,,,0.00,5.33,
122.939400904,S1-C4,Backend_Bound,18.23,% Slots,,,0.00,5.33,
122.939400904,S1-C4,Frontend_Bound.Frontend_Bandwidth,47.42,% Slots,,,0.00,5.06,
122.939400904,S1-C4,Bad_Speculation.Branch_Mispredicts,21.55,% Slots,,br_misp_retired.all_branches,0.00,5.33,
122.939400904,S1-C4,Backend_Bound.Core_Bound,32.00,% Slots,,,0.00,5.31,
122.939400904,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.02,% Core_Clocks,,,0.00,5.06,<==
122.939400904,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C5,Frontend_Bound,34.93,% Slots,,,0.00,5.32,
122.939400904,S1-C5,Bad_Speculation,19.73,% Slots,,,0.00,5.32,
122.939400904,S1-C5,Backend_Bound,22.13,% Slots,,,0.00,5.32,
122.939400904,S1-C5,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
122.939400904,S1-C5,Frontend_Bound.Frontend_Latency,53.67,% Slots,,rs_events.empty_end,0.00,5.31,<==
122.939400904,S1-C5,Bad_Speculation.Branch_Mispredicts,19.30,% Slots,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S1-C5,Backend_Bound.Core_Bound,43.47,% Slots,,,0.00,5.31,
122.939400904,S1-C5,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.32,
122.939400904,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.32,
122.939400904,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.32,
122.939400904,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
122.939400904,S1-C6,Frontend_Bound,27.41,% Slots,,,0.00,5.32,<==
122.939400904,S1-C6,Backend_Bound,26.43,% Slots,,,0.00,5.32,
122.939400904,S1-C6,Frontend_Bound.Frontend_Latency,15.80,% Slots,,rs_events.empty_end,0.00,5.31,
122.939400904,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.47,% Slots,,,0.00,5.05,
122.939400904,S1-C6,Backend_Bound.Memory_Bound,39.22,% Slots,,,0.00,5.31,
122.939400904,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.47,% Core_Clocks,,,0.00,5.32,
122.939400904,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
122.939400904,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C7,Frontend_Bound.Frontend_Bandwidth,51.12,% Slots,,,0.00,5.33,
122.939400904,S1-C7,Bad_Speculation.Branch_Mispredicts,13.20,% Slots,,br_misp_retired.all_branches,0.00,5.32,
122.939400904,S1-C7,Backend_Bound.Memory_Bound,12.87,% Slots,,,0.00,5.31,
122.939400904,S1-C7,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.31,<==
122.939400904,S1-C7,Bad_Speculation,13.46,% Slots,,,0.00,5.33,
122.939400904,S1-C7,Backend_Bound,31.65,% Slots,,,0.00,5.33,
122.939400904,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
122.939400904,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
122.939400904,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
122.939400904,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
122.939400904,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
122.939400904,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
124.446537678,S0-C0,Frontend_Bound,20.39,% Slots,,,0.00,5.05,
124.446537678,S0-C0,Backend_Bound,60.56,% Slots,,,0.00,5.05,
124.446537678,S0-C0,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S0-C0,Frontend_Bound.Frontend_Bandwidth,33.77,% Slots,,,0.00,5.05,
124.446537678,S0-C0,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.31,
124.446537678,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
124.446537678,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
124.446537678,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
124.446537678,S0-C1,Frontend_Bound,34.98,% Slots,,,0.00,5.05,<==
124.446537678,S0-C1,Bad_Speculation,10.24,% Slots,,,0.00,5.05,
124.446537678,S0-C1,Backend_Bound,13.54,% Slots,,,0.00,5.05,
124.446537678,S0-C1,Frontend_Bound.Frontend_Latency,18.81,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.92,% Slots,,,0.00,5.05,
124.446537678,S0-C1,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.05,
124.446537678,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.32,
124.446537678,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.58,% Core_Clocks,,,0.00,5.32,
124.446537678,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C2,Frontend_Bound,45.96,% Slots,,,0.00,5.05,
124.446537678,S0-C2,Backend_Bound,34.50,% Slots,,,0.00,5.05,
124.446537678,S0-C2,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S0-C2,Frontend_Bound.Frontend_Latency,26.22,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S0-C2,Frontend_Bound.Frontend_Bandwidth,39.94,% Slots,,,0.00,5.05,
124.446537678,S0-C2,Backend_Bound.Memory_Bound,25.01,% Slots,,,0.00,5.05,
124.446537678,S0-C2,Retiring.Microcode_Sequencer,14.75,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.32,
124.446537678,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
124.446537678,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.54,% Core_Clocks,,,0.00,5.32,<==
124.446537678,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
124.446537678,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
124.446537678,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C3,Frontend_Bound,37.77,% Slots,,,0.00,5.05,
124.446537678,S0-C3,Backend_Bound,39.59,% Slots,,,0.00,5.05,
124.446537678,S0-C3,Retiring,28.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S0-C3,Frontend_Bound.Frontend_Latency,21.75,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S0-C3,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.05,
124.446537678,S0-C3,Backend_Bound.Core_Bound,25.72,% Slots,,,0.00,5.05,<==
124.446537678,S0-C3,Retiring.Microcode_Sequencer,9.71,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
124.446537678,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
124.446537678,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C4,Frontend_Bound,30.31,% Slots,,,0.00,5.05,
124.446537678,S0-C4,Backend_Bound,38.95,% Slots,,,0.00,5.05,
124.446537678,S0-C4,Retiring,27.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S0-C4,Frontend_Bound.Frontend_Latency,26.51,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.05,
124.446537678,S0-C4,Backend_Bound.Memory_Bound,36.67,% Slots,,,0.00,5.05,
124.446537678,S0-C4,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.32,
124.446537678,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.41,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.70,% Core_Clocks,,,0.00,5.32,
124.446537678,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
124.446537678,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C5,Frontend_Bound,39.19,% Slots,,,0.00,5.05,
124.446537678,S0-C5,Backend_Bound,39.44,% Slots,,,0.00,5.05,<==
124.446537678,S0-C5,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S0-C5,Frontend_Bound.Frontend_Latency,29.24,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S0-C5,Frontend_Bound.Frontend_Bandwidth,25.05,% Slots,,,0.00,5.05,
124.446537678,S0-C5,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.05,
124.446537678,S0-C5,Backend_Bound.Core_Bound,20.86,% Slots,,,0.00,5.05,
124.446537678,S0-C5,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.01,% Core_Clocks,,,0.00,5.32,
124.446537678,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
124.446537678,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
124.446537678,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C6,Frontend_Bound,39.71,% Slots,,,0.00,5.05,<==
124.446537678,S0-C6,Backend_Bound,38.05,% Slots,,,0.00,5.05,
124.446537678,S0-C6,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S0-C6,Frontend_Bound.Frontend_Latency,21.63,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.67,% Slots,,,0.00,5.05,
124.446537678,S0-C6,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.05,
124.446537678,S0-C6,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.05,
124.446537678,S0-C6,Retiring.Microcode_Sequencer,12.11,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.32,
124.446537678,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.50,% Core_Clocks,,,0.00,5.32,
124.446537678,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
124.446537678,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
124.446537678,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C7,Frontend_Bound,45.95,% Slots,,,0.00,5.05,
124.446537678,S0-C7,Backend_Bound,33.47,% Slots,,,0.00,5.05,
124.446537678,S0-C7,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S0-C7,Frontend_Bound.Frontend_Latency,26.65,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S0-C7,Frontend_Bound.Frontend_Bandwidth,47.31,% Slots,,,0.00,5.05,
124.446537678,S0-C7,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.05,
124.446537678,S0-C7,Retiring.Microcode_Sequencer,14.41,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.32,
124.446537678,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.62,% Core_Clocks,,,0.00,5.32,<==
124.446537678,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
124.446537678,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
124.446537678,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
124.446537678,S1-C0,Frontend_Bound,20.86,% Slots,,,0.00,5.05,
124.446537678,S1-C0,Backend_Bound,55.45,% Slots,,,0.00,5.05,
124.446537678,S1-C0,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.25,% Slots,,,0.00,5.05,
124.446537678,S1-C0,Backend_Bound.Core_Bound,85.55,% Slots,,,0.00,5.05,<==
124.446537678,S1-C0,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.74,% Clocks,,idq.ms_switches,0.00,5.31,
124.446537678,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.44,% Core_Clocks,,,0.00,5.31,
124.446537678,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C1,Frontend_Bound,34.90,% Slots,,,0.00,5.05,
124.446537678,S1-C1,Backend_Bound,42.46,% Slots,,,0.00,5.05,
124.446537678,S1-C1,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S1-C1,Frontend_Bound.Frontend_Latency,45.29,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S1-C1,Backend_Bound.Memory_Bound,32.64,% Slots,,,0.00,5.05,
124.446537678,S1-C1,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.32,
124.446537678,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
124.446537678,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
124.446537678,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C2,Frontend_Bound,34.09,% Slots,,,0.00,5.05,
124.446537678,S1-C2,Backend_Bound,42.41,% Slots,,,0.00,5.05,
124.446537678,S1-C2,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S1-C2,Frontend_Bound.Frontend_Latency,40.66,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S1-C2,Backend_Bound.Memory_Bound,31.08,% Slots,,,0.00,5.05,
124.446537678,S1-C2,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.05,
124.446537678,S1-C2,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.32,
124.446537678,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
124.446537678,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
124.446537678,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C3,Frontend_Bound,33.43,% Slots,,,0.00,5.05,
124.446537678,S1-C3,Backend_Bound,42.56,% Slots,,,0.00,5.05,
124.446537678,S1-C3,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S1-C3,Frontend_Bound.Frontend_Latency,99.54,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S1-C3,Backend_Bound.Memory_Bound,48.87,% Slots,,,0.00,5.05,
124.446537678,S1-C3,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.32,
124.446537678,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
124.446537678,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
124.446537678,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C4,Frontend_Bound,34.39,% Slots,,,0.00,5.05,
124.446537678,S1-C4,Backend_Bound,42.39,% Slots,,,0.00,5.05,
124.446537678,S1-C4,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S1-C4,Frontend_Bound.Frontend_Latency,33.46,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S1-C4,Backend_Bound.Memory_Bound,29.43,% Slots,,,0.00,5.05,
124.446537678,S1-C4,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.05,
124.446537678,S1-C4,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.32,
124.446537678,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
124.446537678,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
124.446537678,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C5,Frontend_Bound,38.49,% Slots,,,0.00,5.05,
124.446537678,S1-C5,Backend_Bound,37.86,% Slots,,,0.00,5.05,
124.446537678,S1-C5,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S1-C5,Frontend_Bound.Frontend_Latency,54.70,% Slots,,rs_events.empty_end,0.00,5.05,<==
124.446537678,S1-C5,Backend_Bound.Memory_Bound,30.26,% Slots,,,0.00,5.05,
124.446537678,S1-C5,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.32,
124.446537678,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.13,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
124.446537678,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
124.446537678,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C6,Frontend_Bound,33.99,% Slots,,,0.00,5.05,
124.446537678,S1-C6,Backend_Bound,42.00,% Slots,,,0.00,5.05,
124.446537678,S1-C6,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S1-C6,Frontend_Bound.Frontend_Latency,28.58,% Slots,,rs_events.empty_end,0.00,5.05,
124.446537678,S1-C6,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.05,
124.446537678,S1-C6,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.05,
124.446537678,S1-C6,Retiring.Microcode_Sequencer,14.54,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.32,
124.446537678,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
124.446537678,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.96,% Clocks,,idq.ms_switches,0.00,5.32,
124.446537678,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
124.446537678,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
124.446537678,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.26,% Slots,,,0.00,5.05,
124.446537678,S1-C7,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.32,
124.446537678,S1-C7,Backend_Bound,56.27,% Slots,,,0.00,5.05,<==
124.446537678,S1-C7,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
124.446537678,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.34,% Clocks,,idq.ms_switches,0.00,5.31,
124.446537678,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.49,% Core_Clocks,,,0.00,5.31,
124.446537678,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
124.446537678,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
124.446537678,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
124.446537678,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
125.943174741,S0-C0,Frontend_Bound,34.61,% Slots,,,0.00,5.34,
125.943174741,S0-C0,Backend_Bound,41.50,% Slots,,,0.00,5.34,
125.943174741,S0-C0,Retiring,16.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S0-C0,Frontend_Bound.Frontend_Latency,25.81,% Slots,,rs_events.empty_end,0.00,5.34,
125.943174741,S0-C0,Backend_Bound.Memory_Bound,49.75,% Slots,,,0.00,5.07,
125.943174741,S0-C0,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.33,
125.943174741,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.29,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
125.943174741,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C1,Frontend_Bound,33.50,% Slots,,,0.00,5.34,<==
125.943174741,S0-C1,Backend_Bound,14.80,% Slots,,,0.00,5.34,
125.943174741,S0-C1,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.26,% Slots,,,0.00,5.34,
125.943174741,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.33,
125.943174741,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.25,% Core_Clocks,,,0.00,5.08,
125.943174741,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C2,Frontend_Bound,34.41,% Slots,,,0.00,5.34,
125.943174741,S0-C2,Backend_Bound,42.23,% Slots,,,0.00,5.34,
125.943174741,S0-C2,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S0-C2,Frontend_Bound.Frontend_Latency,30.75,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S0-C2,Backend_Bound.Memory_Bound,26.88,% Slots,,,0.00,5.07,
125.943174741,S0-C2,Backend_Bound.Core_Bound,15.36,% Slots,,,0.00,5.07,
125.943174741,S0-C2,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.93,% Clocks,,,0.00,5.33,
125.943174741,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.31,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
125.943174741,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.20,% Clocks,,,0.00,5.35,
125.943174741,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C3,Frontend_Bound,27.98,% Slots,,,0.00,5.34,
125.943174741,S0-C3,Backend_Bound,37.39,% Slots,,,0.00,5.34,
125.943174741,S0-C3,Retiring,28.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S0-C3,Frontend_Bound.Frontend_Bandwidth,37.69,% Slots,,,0.00,5.34,
125.943174741,S0-C3,Backend_Bound.Memory_Bound,33.73,% Slots,,,0.00,5.07,
125.943174741,S0-C3,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.68,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.57,% Core_Clocks,,,0.00,5.08,
125.943174741,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
125.943174741,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C4,Frontend_Bound,31.92,% Slots,,,0.00,5.34,
125.943174741,S0-C4,Backend_Bound,43.68,% Slots,,,0.00,5.34,
125.943174741,S0-C4,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S0-C4,Frontend_Bound.Frontend_Latency,27.40,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S0-C4,Backend_Bound.Memory_Bound,27.30,% Slots,,,0.00,5.07,
125.943174741,S0-C4,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.07,
125.943174741,S0-C4,Retiring.Microcode_Sequencer,15.50,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.33,
125.943174741,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.45,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
125.943174741,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.19,% Clocks,,,0.00,5.35,
125.943174741,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C5,Frontend_Bound,24.78,% Slots,,,0.00,5.34,
125.943174741,S0-C5,Backend_Bound,50.74,% Slots,,,0.00,5.34,
125.943174741,S0-C5,Retiring,20.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.41,% Slots,,,0.00,5.34,
125.943174741,S0-C5,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.07,
125.943174741,S0-C5,Backend_Bound.Core_Bound,32.07,% Slots,,,0.00,5.07,<==
125.943174741,S0-C5,Retiring.Microcode_Sequencer,9.36,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.58,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.73,% Core_Clocks,,,0.00,5.08,
125.943174741,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
125.943174741,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C6,Frontend_Bound,36.10,% Slots,,,0.00,5.34,
125.943174741,S0-C6,Backend_Bound,40.89,% Slots,,,0.00,5.34,
125.943174741,S0-C6,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S0-C6,Frontend_Bound.Frontend_Latency,34.90,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S0-C6,Backend_Bound.Memory_Bound,29.46,% Slots,,,0.00,5.07,<==
125.943174741,S0-C6,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.07,
125.943174741,S0-C6,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.34,
125.943174741,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.34,
125.943174741,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
125.943174741,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C7,Frontend_Bound,34.00,% Slots,,,0.00,5.34,
125.943174741,S0-C7,Backend_Bound,41.98,% Slots,,,0.00,5.34,
125.943174741,S0-C7,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S0-C7,Frontend_Bound.Frontend_Latency,30.19,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S0-C7,Backend_Bound.Memory_Bound,28.12,% Slots,,,0.00,5.07,
125.943174741,S0-C7,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.07,
125.943174741,S0-C7,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.33,
125.943174741,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
125.943174741,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.43,% Clocks,,,0.00,5.34,
125.943174741,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C0,Frontend_Bound,35.23,% Slots,,,0.00,5.34,
125.943174741,S1-C0,Backend_Bound,41.63,% Slots,,,0.00,5.34,
125.943174741,S1-C0,Retiring,20.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S1-C0,Frontend_Bound.Frontend_Latency,29.13,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S1-C0,Backend_Bound.Memory_Bound,25.85,% Slots,,,0.00,5.07,<==
125.943174741,S1-C0,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.07,
125.943174741,S1-C0,Retiring.Microcode_Sequencer,10.64,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.34,
125.943174741,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.34,
125.943174741,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
125.943174741,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C1,Backend_Bound,57.19,% Slots,,,0.00,5.35,<==
125.943174741,S1-C1,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S1-C1,Backend_Bound.Memory_Bound,28.85,% Slots,,,0.00,5.07,
125.943174741,S1-C1,Backend_Bound.Core_Bound,28.34,% Slots,,,0.00,5.07,
125.943174741,S1-C1,Retiring.Microcode_Sequencer,13.60,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.23,% Clocks,,idq.ms_switches,0.00,5.34,
125.943174741,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
125.943174741,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C2,Frontend_Bound,34.50,% Slots,,,0.00,5.34,
125.943174741,S1-C2,Backend_Bound,41.56,% Slots,,,0.00,5.34,
125.943174741,S1-C2,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S1-C2,Frontend_Bound.Frontend_Latency,49.45,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S1-C2,Backend_Bound.Memory_Bound,15.20,% Slots,,,0.00,5.07,
125.943174741,S1-C2,Backend_Bound.Core_Bound,26.36,% Slots,,,0.00,5.07,
125.943174741,S1-C2,Retiring.Microcode_Sequencer,14.11,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.33,
125.943174741,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
125.943174741,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.93,% Clocks,,,0.00,5.35,<==
125.943174741,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C3,Frontend_Bound,32.57,% Slots,,,0.00,5.34,
125.943174741,S1-C3,Backend_Bound,43.62,% Slots,,,0.00,5.34,
125.943174741,S1-C3,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S1-C3,Frontend_Bound.Frontend_Latency,31.21,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S1-C3,Backend_Bound.Memory_Bound,30.70,% Slots,,,0.00,5.07,
125.943174741,S1-C3,Backend_Bound.Core_Bound,12.92,% Slots,,,0.00,5.07,
125.943174741,S1-C3,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.33,
125.943174741,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
125.943174741,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.35,% Clocks,,,0.00,5.34,
125.943174741,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C4,Frontend_Bound,33.00,% Slots,,,0.00,5.34,
125.943174741,S1-C4,Backend_Bound,43.46,% Slots,,,0.00,5.34,
125.943174741,S1-C4,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S1-C4,Frontend_Bound.Frontend_Latency,31.27,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S1-C4,Backend_Bound.Memory_Bound,29.32,% Slots,,,0.00,5.07,
125.943174741,S1-C4,Backend_Bound.Core_Bound,14.14,% Slots,,,0.00,5.07,
125.943174741,S1-C4,Retiring.Microcode_Sequencer,15.26,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.34,
125.943174741,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.34,
125.943174741,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
125.943174741,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C5,Frontend_Bound,34.44,% Slots,,,0.00,5.34,
125.943174741,S1-C5,Backend_Bound,42.44,% Slots,,,0.00,5.34,
125.943174741,S1-C5,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S1-C5,Frontend_Bound.Frontend_Latency,35.93,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S1-C5,Backend_Bound.Memory_Bound,12.80,% Slots,,,0.00,5.07,
125.943174741,S1-C5,Backend_Bound.Core_Bound,29.64,% Slots,,,0.00,5.07,
125.943174741,S1-C5,Retiring.Microcode_Sequencer,13.89,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.33,
125.943174741,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
125.943174741,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.90,% Clocks,,,0.00,5.34,<==
125.943174741,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C6,Frontend_Bound,34.27,% Slots,,,0.00,5.34,
125.943174741,S1-C6,Backend_Bound,41.86,% Slots,,,0.00,5.34,
125.943174741,S1-C6,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S1-C6,Frontend_Bound.Frontend_Latency,23.61,% Slots,,rs_events.empty_end,0.00,5.33,
125.943174741,S1-C6,Backend_Bound.Memory_Bound,26.73,% Slots,,,0.00,5.07,<==
125.943174741,S1-C6,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.07,
125.943174741,S1-C6,Retiring.Microcode_Sequencer,15.25,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.33,
125.943174741,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
125.943174741,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
125.943174741,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C7,Backend_Bound,52.59,% Slots,,,0.00,5.35,
125.943174741,S1-C7,Retiring,26.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
125.943174741,S1-C7,Backend_Bound.Memory_Bound,18.56,% Slots,,,0.00,5.07,
125.943174741,S1-C7,Backend_Bound.Core_Bound,34.04,% Slots,,,0.00,5.07,
125.943174741,S1-C7,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.34,
125.943174741,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.33,
125.943174741,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,19.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
125.943174741,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
125.943174741,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
125.943174741,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.94,% Clocks,,,0.00,5.35,<==
125.943174741,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
125.943174741,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
127.444860562,S0-C0,Frontend_Bound,30.84,% Slots,,,0.00,5.32,
127.444860562,S0-C0,Backend_Bound,44.32,% Slots,,,0.00,5.32,
127.444860562,S0-C0,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S0-C0,Frontend_Bound.Frontend_Latency,27.19,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S0-C0,Backend_Bound.Memory_Bound,29.82,% Slots,,,0.00,5.32,
127.444860562,S0-C0,Backend_Bound.Core_Bound,14.50,% Slots,,,0.00,5.32,
127.444860562,S0-C0,Retiring.Microcode_Sequencer,11.44,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.06,
127.444860562,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
127.444860562,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
127.444860562,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C1,Frontend_Bound,33.64,% Slots,,,0.00,5.32,<==
127.444860562,S0-C1,Backend_Bound,13.85,% Slots,,,0.00,5.32,
127.444860562,S0-C1,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.32,
127.444860562,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.05,
127.444860562,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.98,% Core_Clocks,,,0.00,5.32,
127.444860562,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C2,Frontend_Bound,36.53,% Slots,,,0.00,5.32,
127.444860562,S0-C2,Backend_Bound,40.36,% Slots,,,0.00,5.32,
127.444860562,S0-C2,Retiring,15.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S0-C2,Frontend_Bound.Frontend_Latency,33.25,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S0-C2,Backend_Bound.Memory_Bound,24.43,% Slots,,,0.00,5.32,
127.444860562,S0-C2,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.32,
127.444860562,S0-C2,Retiring.Microcode_Sequencer,11.36,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.00,% Clocks,,,0.00,5.06,
127.444860562,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.50,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
127.444860562,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C3,Frontend_Bound,31.95,% Slots,,,0.00,5.32,
127.444860562,S0-C3,Backend_Bound,32.35,% Slots,,,0.00,5.32,<==
127.444860562,S0-C3,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S0-C3,Frontend_Bound.Frontend_Latency,22.04,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S0-C3,Frontend_Bound.Frontend_Bandwidth,43.98,% Slots,,,0.00,5.32,
127.444860562,S0-C3,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.32,
127.444860562,S0-C3,Backend_Bound.Core_Bound,18.03,% Slots,,,0.00,5.32,
127.444860562,S0-C3,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.06,
127.444860562,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.83,% Core_Clocks,,,0.00,5.33,
127.444860562,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
127.444860562,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.44,% Clocks,,,0.00,5.32,
127.444860562,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C4,Frontend_Bound,30.41,% Slots,,,0.00,5.32,
127.444860562,S0-C4,Backend_Bound,38.46,% Slots,,,0.00,5.32,<==
127.444860562,S0-C4,Retiring,26.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
127.444860562,S0-C4,Frontend_Bound.Frontend_Latency,25.77,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S0-C4,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.32,
127.444860562,S0-C4,Backend_Bound.Core_Bound,19.93,% Slots,,,0.00,5.32,
127.444860562,S0-C4,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.06,
127.444860562,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.24,% Clocks,,,0.00,5.06,
127.444860562,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
127.444860562,S0-C5,Frontend_Bound,34.48,% Slots,,,0.00,5.32,
127.444860562,S0-C5,Backend_Bound,40.76,% Slots,,,0.00,5.32,
127.444860562,S0-C5,Retiring,17.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S0-C5,Frontend_Bound.Frontend_Latency,34.01,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S0-C5,Backend_Bound.Memory_Bound,25.67,% Slots,,,0.00,5.32,
127.444860562,S0-C5,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.32,
127.444860562,S0-C5,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.05,
127.444860562,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.05,
127.444860562,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
127.444860562,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
127.444860562,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.06,% Clocks,,,0.00,5.32,
127.444860562,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C6,Frontend_Bound,34.71,% Slots,,,0.00,5.32,
127.444860562,S0-C6,Backend_Bound,41.16,% Slots,,,0.00,5.32,
127.444860562,S0-C6,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
127.444860562,S0-C6,Frontend_Bound.Frontend_Latency,51.93,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S0-C6,Backend_Bound.Memory_Bound,43.88,% Slots,,,0.00,5.32,
127.444860562,S0-C6,Retiring.Microcode_Sequencer,12.39,% Slots,,idq.ms_uops,0.00,5.06,
127.444860562,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.05,
127.444860562,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.57,% Clocks,,idq.ms_switches,0.00,5.05,
127.444860562,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
127.444860562,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C7,Frontend_Bound,36.80,% Slots,,,0.00,5.32,
127.444860562,S0-C7,Backend_Bound,39.13,% Slots,,,0.00,5.32,
127.444860562,S0-C7,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S0-C7,Frontend_Bound.Frontend_Latency,38.67,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S0-C7,Backend_Bound.Memory_Bound,29.33,% Slots,,,0.00,5.32,
127.444860562,S0-C7,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.05,
127.444860562,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.17,% Clocks,,idq.ms_switches,0.00,5.05,
127.444860562,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
127.444860562,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C0,Frontend_Bound,27.08,% Slots,,,0.00,5.33,
127.444860562,S1-C0,Backend_Bound,44.48,% Slots,,,0.00,5.33,
127.444860562,S1-C0,Retiring,21.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
127.444860562,S1-C0,Frontend_Bound.Frontend_Latency,28.09,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S1-C0,Backend_Bound.Memory_Bound,30.03,% Slots,,,0.00,5.32,
127.444860562,S1-C0,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.32,
127.444860562,S1-C0,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.06,
127.444860562,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.06,
127.444860562,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.14,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
127.444860562,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
127.444860562,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.20,% Clocks,,,0.00,5.33,
127.444860562,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
127.444860562,S1-C1,Frontend_Bound,33.68,% Slots,,,0.00,5.32,
127.444860562,S1-C1,Backend_Bound,42.04,% Slots,,,0.00,5.32,
127.444860562,S1-C1,Retiring,15.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S1-C1,Frontend_Bound.Frontend_Latency,46.10,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S1-C1,Backend_Bound.Memory_Bound,35.93,% Slots,,,0.00,5.32,
127.444860562,S1-C1,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.06,
127.444860562,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
127.444860562,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C2,Frontend_Bound,37.37,% Slots,,,0.00,5.32,
127.444860562,S1-C2,Backend_Bound,38.98,% Slots,,,0.00,5.32,
127.444860562,S1-C2,Retiring,15.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
127.444860562,S1-C2,Frontend_Bound.Frontend_Latency,41.72,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S1-C2,Backend_Bound.Memory_Bound,28.84,% Slots,,,0.00,5.32,
127.444860562,S1-C2,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.32,
127.444860562,S1-C2,Retiring.Microcode_Sequencer,10.16,% Slots,,idq.ms_uops,0.00,5.06,
127.444860562,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.06,
127.444860562,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
127.444860562,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
127.444860562,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C3,Frontend_Bound,35.87,% Slots,,,0.00,5.32,
127.444860562,S1-C3,Backend_Bound,40.78,% Slots,,,0.00,5.32,
127.444860562,S1-C3,Retiring,14.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S1-C3,Frontend_Bound.Frontend_Latency,63.73,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.32,
127.444860562,S1-C3,Backend_Bound.Memory_Bound,45.61,% Slots,,,0.00,5.32,<==
127.444860562,S1-C3,Retiring.Microcode_Sequencer,10.67,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.06,
127.444860562,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.78,% Core_Clocks,,,0.00,5.33,
127.444860562,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
127.444860562,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
127.444860562,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C4,Frontend_Bound,34.32,% Slots,,,0.00,5.32,
127.444860562,S1-C4,Backend_Bound,41.26,% Slots,,,0.00,5.32,
127.444860562,S1-C4,Retiring,11.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
127.444860562,S1-C4,Frontend_Bound.Frontend_Latency,75.68,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S1-C4,Backend_Bound.Memory_Bound,77.79,% Slots,,,0.00,5.32,
127.444860562,S1-C4,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.06,
127.444860562,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.05,
127.444860562,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
127.444860562,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.05,
127.444860562,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
127.444860562,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C5,Frontend_Bound,35.93,% Slots,,,0.00,5.32,
127.444860562,S1-C5,Backend_Bound,40.10,% Slots,,,0.00,5.32,
127.444860562,S1-C5,Retiring,13.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S1-C5,Frontend_Bound.Frontend_Latency,68.60,% Slots,,rs_events.empty_end,0.00,5.32,
127.444860562,S1-C5,Backend_Bound.Memory_Bound,101.45,% Slots,,,0.00,5.32,
127.444860562,S1-C5,Retiring.Microcode_Sequencer,9.37,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.05,
127.444860562,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.05,
127.444860562,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
127.444860562,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C6,Frontend_Bound,52.43,% Slots,,,0.00,5.32,
127.444860562,S1-C6,Backend_Bound,26.02,% Slots,,,0.00,5.32,
127.444860562,S1-C6,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S1-C6,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.32,<==
127.444860562,S1-C6,Backend_Bound.Memory_Bound,31.78,% Slots,,,0.00,5.32,
127.444860562,S1-C6,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.06,
127.444860562,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.68,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
127.444860562,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.444860562,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
127.444860562,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C7,Frontend_Bound,40.13,% Slots,,,0.00,5.32,
127.444860562,S1-C7,Backend_Bound,36.41,% Slots,,,0.00,5.32,
127.444860562,S1-C7,Retiring,21.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
127.444860562,S1-C7,Frontend_Bound.Frontend_Latency,55.73,% Slots,,rs_events.empty_end,0.00,5.32,<==
127.444860562,S1-C7,Frontend_Bound.Frontend_Bandwidth,25.62,% Slots,,,0.00,5.32,
127.444860562,S1-C7,Backend_Bound.Core_Bound,55.51,% Slots,,,0.00,5.32,
127.444860562,S1-C7,Retiring.Microcode_Sequencer,8.82,% Slots,,idq.ms_uops,0.00,5.05,
127.444860562,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.06,
127.444860562,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
127.444860562,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.06,
127.444860562,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.69,% Core_Clocks,,,0.00,5.33,
127.444860562,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.94,% Clocks,,,0.00,5.33,
127.444860562,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
127.444860562,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
127.444860562,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
127.444860562,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C0,Frontend_Bound,36.20,% Slots,,,0.00,5.33,
128.949205362,S0-C0,Backend_Bound,41.20,% Slots,,,0.00,5.33,
128.949205362,S0-C0,Retiring,33.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
128.949205362,S0-C0,Frontend_Bound.Frontend_Latency,29.56,% Slots,,rs_events.empty_end,0.00,5.33,
128.949205362,S0-C0,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.33,
128.949205362,S0-C0,Backend_Bound.Core_Bound,23.16,% Slots,,,0.00,5.33,
128.949205362,S0-C0,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.33,
128.949205362,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.33,
128.949205362,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
128.949205362,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.41,% Clocks,,idq.ms_switches,0.00,5.33,
128.949205362,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
128.949205362,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.00,% Clocks,,,0.00,5.05,<==
128.949205362,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C1,Frontend_Bound,33.52,% Slots,,,0.00,5.33,<==
128.949205362,S0-C1,Backend_Bound,13.75,% Slots,,,0.00,5.33,
128.949205362,S0-C1,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.33,
128.949205362,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.06,
128.949205362,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.33,
128.949205362,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
128.949205362,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.33,% Core_Clocks,,,0.00,5.33,
128.949205362,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C2,Frontend_Bound,37.77,% Slots,,,0.00,5.33,
128.949205362,S0-C2,Backend_Bound,39.14,% Slots,,,0.00,5.33,<==
128.949205362,S0-C2,Retiring,21.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
128.949205362,S0-C2,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.33,
128.949205362,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.65,% Slots,,,0.00,5.06,
128.949205362,S0-C2,Backend_Bound.Memory_Bound,20.11,% Slots,,,0.00,5.33,
128.949205362,S0-C2,Backend_Bound.Core_Bound,19.03,% Slots,,,0.00,5.33,
128.949205362,S0-C2,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.34,
128.949205362,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.33,
128.949205362,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
128.949205362,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.33,
128.949205362,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.73,% Core_Clocks,,,0.00,5.33,
128.949205362,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
128.949205362,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C3,Frontend_Bound,33.15,% Slots,,,0.00,5.33,
128.949205362,S0-C3,Backend_Bound,42.64,% Slots,,,0.00,5.33,
128.949205362,S0-C3,Retiring,26.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
128.949205362,S0-C3,Frontend_Bound.Frontend_Latency,33.31,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S0-C3,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.32,
128.949205362,S0-C3,Backend_Bound.Core_Bound,31.16,% Slots,,,0.00,5.32,<==
128.949205362,S0-C3,Retiring.Microcode_Sequencer,3.42,% Slots,,idq.ms_uops,0.00,5.33,
128.949205362,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
128.949205362,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.33,
128.949205362,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C4,Frontend_Bound,33.90,% Slots,,,0.00,5.33,
128.949205362,S0-C4,Backend_Bound,41.79,% Slots,,,0.00,5.33,
128.949205362,S0-C4,Retiring,23.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
128.949205362,S0-C4,Frontend_Bound.Frontend_Latency,26.24,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S0-C4,Backend_Bound.Memory_Bound,23.54,% Slots,,,0.00,5.32,
128.949205362,S0-C4,Backend_Bound.Core_Bound,18.26,% Slots,,,0.00,5.32,
128.949205362,S0-C4,Retiring.Microcode_Sequencer,4.80,% Slots,,idq.ms_uops,0.00,5.33,
128.949205362,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.14,% Clocks,,idq.ms_switches,0.00,5.32,
128.949205362,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
128.949205362,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C5,Frontend_Bound,33.47,% Slots,,,0.00,5.33,
128.949205362,S0-C5,Backend_Bound,42.01,% Slots,,,0.00,5.33,
128.949205362,S0-C5,Retiring,27.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
128.949205362,S0-C5,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S0-C5,Backend_Bound.Memory_Bound,15.36,% Slots,,,0.00,5.32,
128.949205362,S0-C5,Backend_Bound.Core_Bound,26.65,% Slots,,,0.00,5.32,<==
128.949205362,S0-C5,Retiring.Microcode_Sequencer,4.77,% Slots,,idq.ms_uops,0.00,5.34,
128.949205362,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.33,
128.949205362,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.24,% Clocks,,itlb_misses.walk_completed,0.00,5.06,
128.949205362,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
128.949205362,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.33,
128.949205362,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
128.949205362,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C6,Frontend_Bound,36.75,% Slots,,,0.00,5.33,
128.949205362,S0-C6,Backend_Bound,39.60,% Slots,,,0.00,5.33,
128.949205362,S0-C6,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
128.949205362,S0-C6,Frontend_Bound.Frontend_Latency,29.87,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S0-C6,Backend_Bound.Memory_Bound,22.57,% Slots,,,0.00,5.32,<==
128.949205362,S0-C6,Backend_Bound.Core_Bound,17.02,% Slots,,,0.00,5.32,
128.949205362,S0-C6,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.33,
128.949205362,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.33,
128.949205362,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
128.949205362,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.33,
128.949205362,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
128.949205362,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C7,Frontend_Bound,42.80,% Slots,,,0.00,5.33,<==
128.949205362,S0-C7,Backend_Bound,34.46,% Slots,,,0.00,5.33,
128.949205362,S0-C7,Retiring,26.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
128.949205362,S0-C7,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.69,% Slots,,,0.00,5.07,
128.949205362,S0-C7,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.32,
128.949205362,S0-C7,Backend_Bound.Core_Bound,20.42,% Slots,,,0.00,5.32,
128.949205362,S0-C7,Retiring.Microcode_Sequencer,2.53,% Slots,,idq.ms_uops,0.00,5.33,
128.949205362,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.33,
128.949205362,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
128.949205362,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.33,
128.949205362,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.57,% Core_Clocks,,,0.00,5.33,
128.949205362,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
128.949205362,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.69,% Clocks,,,0.00,5.05,
128.949205362,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C0,Frontend_Bound,21.33,% Slots,,,0.00,5.32,
128.949205362,S1-C0,Bad_Speculation,20.14,% Slots,,,0.00,5.32,
128.949205362,S1-C0,Backend_Bound,29.18,% Slots,,,0.00,5.32,
128.949205362,S1-C0,Retiring,20.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
128.949205362,S1-C0,Frontend_Bound.Frontend_Latency,15.09,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S1-C0,Bad_Speculation.Branch_Mispredicts,19.61,% Slots,,br_misp_retired.all_branches,0.00,5.32,
128.949205362,S1-C0,Backend_Bound.Memory_Bound,46.15,% Slots,,,0.00,5.32,<==
128.949205362,S1-C0,Retiring.Microcode_Sequencer,8.00,% Slots,,idq.ms_uops,0.00,5.32,
128.949205362,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.02,% Clocks,,idq.ms_switches,0.00,5.33,
128.949205362,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
128.949205362,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
128.949205362,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
128.949205362,S1-C1,Frontend_Bound,28.70,% Slots,,,0.00,5.33,
128.949205362,S1-C1,Backend_Bound,43.83,% Slots,,,0.00,5.33,
128.949205362,S1-C1,Retiring,20.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
128.949205362,S1-C1,Frontend_Bound.Frontend_Latency,19.92,% Slots,,rs_events.empty_end,0.00,5.33,
128.949205362,S1-C1,Backend_Bound.Memory_Bound,17.69,% Slots,,,0.00,5.33,
128.949205362,S1-C1,Backend_Bound.Core_Bound,26.14,% Slots,,,0.00,5.33,
128.949205362,S1-C1,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.32,
128.949205362,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.22,% Clocks,,idq.ms_switches,0.00,5.33,
128.949205362,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
128.949205362,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
128.949205362,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.36,% Clocks,,,0.00,5.05,<==
128.949205362,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C2,Frontend_Bound,33.95,% Slots,,,0.00,5.33,
128.949205362,S1-C2,Backend_Bound,42.96,% Slots,,,0.00,5.33,
128.949205362,S1-C2,Retiring,26.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
128.949205362,S1-C2,Frontend_Bound.Frontend_Latency,34.31,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S1-C2,Backend_Bound.Memory_Bound,27.07,% Slots,,,0.00,5.32,
128.949205362,S1-C2,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.32,
128.949205362,S1-C2,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.32,
128.949205362,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
128.949205362,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.32,
128.949205362,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
128.949205362,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
128.949205362,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,99.10,% Clocks,,,0.00,5.05,
128.949205362,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C3,Frontend_Bound,23.36,% Slots,,,0.00,5.33,
128.949205362,S1-C3,Bad_Speculation,20.19,% Slots,,,0.00,5.33,
128.949205362,S1-C3,Backend_Bound,26.71,% Slots,,,0.00,5.33,
128.949205362,S1-C3,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
128.949205362,S1-C3,Frontend_Bound.Frontend_Bandwidth,52.90,% Slots,,,0.00,5.07,
128.949205362,S1-C3,Bad_Speculation.Branch_Mispredicts,19.91,% Slots,,br_misp_retired.all_branches,0.00,5.33,
128.949205362,S1-C3,Backend_Bound.Core_Bound,20.11,% Slots,,,0.00,5.32,
128.949205362,S1-C3,Retiring.Microcode_Sequencer,8.32,% Slots,,idq.ms_uops,0.00,5.32,
128.949205362,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.32,
128.949205362,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.56,% Core_Clocks,,,0.00,5.32,
128.949205362,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.65,% Clocks,,,0.00,5.05,<==
128.949205362,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C4,Backend_Bound,74.82,% Slots,,,0.00,5.33,
128.949205362,S1-C4,Retiring,19.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
128.949205362,S1-C4,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.32,
128.949205362,S1-C4,Backend_Bound.Core_Bound,53.52,% Slots,,,0.00,5.32,
128.949205362,S1-C4,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.32,
128.949205362,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.00,% Clocks,,idq.ms_switches,0.00,5.32,
128.949205362,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
128.949205362,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.60,% Clocks,,,0.00,5.05,<==
128.949205362,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C5,Frontend_Bound,34.65,% Slots,,,0.00,5.33,
128.949205362,S1-C5,Backend_Bound,41.92,% Slots,,,0.00,5.33,<==
128.949205362,S1-C5,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
128.949205362,S1-C5,Frontend_Bound.Frontend_Latency,30.19,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S1-C5,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.32,
128.949205362,S1-C5,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.32,
128.949205362,S1-C5,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.33,
128.949205362,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.32,
128.949205362,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
128.949205362,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.29,% Clocks,,,0.00,5.05,
128.949205362,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C6,Frontend_Bound,33.09,% Slots,,,0.00,5.33,
128.949205362,S1-C6,Backend_Bound,43.79,% Slots,,,0.00,5.33,
128.949205362,S1-C6,Retiring,23.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
128.949205362,S1-C6,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S1-C6,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.32,
128.949205362,S1-C6,Backend_Bound.Core_Bound,17.27,% Slots,,,0.00,5.32,
128.949205362,S1-C6,Retiring.Microcode_Sequencer,10.34,% Slots,,idq.ms_uops,0.00,5.32,
128.949205362,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.32,
128.949205362,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
128.949205362,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
128.949205362,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C7,Frontend_Bound,32.85,% Slots,,,0.00,5.33,
128.949205362,S1-C7,Backend_Bound,43.26,% Slots,,,0.00,5.33,
128.949205362,S1-C7,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
128.949205362,S1-C7,Frontend_Bound.Frontend_Latency,28.93,% Slots,,rs_events.empty_end,0.00,5.32,
128.949205362,S1-C7,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.32,
128.949205362,S1-C7,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.32,
128.949205362,S1-C7,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.32,
128.949205362,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.94,% Clocks,,idq.ms_switches,0.00,5.32,
128.949205362,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
128.949205362,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
128.949205362,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.47,% Clocks,,,0.00,5.05,
128.949205362,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
128.949205362,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
128.949205362,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C0,Frontend_Bound,34.70,% Slots,,,0.00,5.04,
130.451214389,S0-C0,Backend_Bound,41.77,% Slots,,,0.00,5.04,<==
130.451214389,S0-C0,Retiring,19.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S0-C0,Frontend_Bound.Frontend_Latency,29.76,% Slots,,rs_events.empty_end,0.00,5.04,
130.451214389,S0-C0,Backend_Bound.Memory_Bound,23.00,% Slots,,,0.00,5.04,
130.451214389,S0-C0,Backend_Bound.Core_Bound,18.77,% Slots,,,0.00,5.04,
130.451214389,S0-C0,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.32,
130.451214389,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
130.451214389,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
130.451214389,S0-C1,Frontend_Bound,35.04,% Slots,,,0.00,5.04,<==
130.451214389,S0-C1,Bad_Speculation,10.30,% Slots,,,0.00,5.04,
130.451214389,S0-C1,Backend_Bound,13.53,% Slots,,,0.00,5.04,
130.451214389,S0-C1,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.04,
130.451214389,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.96,% Slots,,,0.00,5.04,
130.451214389,S0-C1,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.04,
130.451214389,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.32,
130.451214389,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.67,% Core_Clocks,,,0.00,5.32,
130.451214389,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
130.451214389,S0-C2,Frontend_Bound,44.89,% Slots,,,0.00,5.04,
130.451214389,S0-C2,Backend_Bound,33.78,% Slots,,,0.00,5.04,
130.451214389,S0-C2,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S0-C2,Frontend_Bound.Frontend_Latency,23.12,% Slots,,rs_events.empty_end,0.00,5.04,<==
130.451214389,S0-C2,Backend_Bound.Memory_Bound,22.70,% Slots,,,0.00,5.04,
130.451214389,S0-C2,Backend_Bound.Core_Bound,11.08,% Slots,,,0.00,5.04,
130.451214389,S0-C2,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.32,
130.451214389,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.64,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
130.451214389,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.69,% Clocks,,,0.00,5.16,
130.451214389,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
130.451214389,S0-C3,Frontend_Bound,39.06,% Slots,,,0.00,5.05,
130.451214389,S0-C3,Backend_Bound,36.80,% Slots,,,0.00,5.05,
130.451214389,S0-C3,Retiring,30.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S0-C3,Frontend_Bound.Frontend_Latency,31.58,% Slots,,rs_events.empty_end,0.00,5.05,<==
130.451214389,S0-C3,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.05,
130.451214389,S0-C3,Backend_Bound.Core_Bound,23.68,% Slots,,,0.00,5.05,
130.451214389,S0-C3,Retiring.Microcode_Sequencer,8.87,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
130.451214389,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.18,% Clocks,,,0.00,5.15,
130.451214389,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C4,Frontend_Bound,30.79,% Slots,,,0.00,5.05,
130.451214389,S0-C4,Backend_Bound,38.89,% Slots,,,0.00,5.05,
130.451214389,S0-C4,Retiring,23.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S0-C4,Frontend_Bound.Frontend_Latency,26.61,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S0-C4,Backend_Bound.Memory_Bound,29.82,% Slots,,,0.00,5.05,<==
130.451214389,S0-C4,Retiring.Microcode_Sequencer,4.78,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.32,
130.451214389,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.59,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
130.451214389,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C5,Frontend_Bound,37.04,% Slots,,,0.00,5.05,
130.451214389,S0-C5,Backend_Bound,38.12,% Slots,,,0.00,5.05,
130.451214389,S0-C5,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S0-C5,Frontend_Bound.Frontend_Latency,24.51,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S0-C5,Frontend_Bound.Frontend_Bandwidth,23.54,% Slots,,,0.00,5.05,
130.451214389,S0-C5,Backend_Bound.Memory_Bound,24.65,% Slots,,,0.00,5.05,
130.451214389,S0-C5,Backend_Bound.Core_Bound,13.47,% Slots,,,0.00,5.05,
130.451214389,S0-C5,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.32,
130.451214389,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.41,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.06,% Core_Clocks,,,0.00,5.32,
130.451214389,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
130.451214389,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.04,% Clocks,,,0.00,5.15,
130.451214389,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C6,Frontend_Bound,36.18,% Slots,,,0.00,5.05,
130.451214389,S0-C6,Backend_Bound,39.60,% Slots,,,0.00,5.05,
130.451214389,S0-C6,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S0-C6,Frontend_Bound.Frontend_Latency,31.55,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S0-C6,Backend_Bound.Memory_Bound,22.98,% Slots,,,0.00,5.05,
130.451214389,S0-C6,Backend_Bound.Core_Bound,16.62,% Slots,,,0.00,5.05,
130.451214389,S0-C6,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.32,
130.451214389,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.78,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
130.451214389,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C7,Frontend_Bound,37.01,% Slots,,,0.00,5.05,
130.451214389,S0-C7,Backend_Bound,39.17,% Slots,,,0.00,5.05,<==
130.451214389,S0-C7,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S0-C7,Frontend_Bound.Frontend_Latency,58.17,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S0-C7,Frontend_Bound.Frontend_Bandwidth,23.65,% Slots,,,0.00,5.05,
130.451214389,S0-C7,Backend_Bound.Memory_Bound,21.63,% Slots,,,0.00,5.05,
130.451214389,S0-C7,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.05,
130.451214389,S0-C7,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.32,
130.451214389,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.43,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.05,% Core_Clocks,,,0.00,5.32,
130.451214389,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
130.451214389,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C0,Frontend_Bound,31.06,% Slots,,,0.00,5.05,
130.451214389,S1-C0,Backend_Bound,42.19,% Slots,,,0.00,5.05,
130.451214389,S1-C0,Retiring,20.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S1-C0,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S1-C0,Backend_Bound.Memory_Bound,26.61,% Slots,,,0.00,5.05,
130.451214389,S1-C0,Backend_Bound.Core_Bound,15.59,% Slots,,,0.00,5.05,
130.451214389,S1-C0,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.32,
130.451214389,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.63,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
130.451214389,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
130.451214389,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.07,% Clocks,,,0.00,5.15,
130.451214389,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C1,Frontend_Bound,32.10,% Slots,,,0.00,5.04,
130.451214389,S1-C1,Backend_Bound,41.49,% Slots,,,0.00,5.04,
130.451214389,S1-C1,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S1-C1,Frontend_Bound.Frontend_Latency,28.84,% Slots,,rs_events.empty_end,0.00,5.04,
130.451214389,S1-C1,Backend_Bound.Memory_Bound,39.86,% Slots,,,0.00,5.04,<==
130.451214389,S1-C1,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.32,
130.451214389,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.29,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
130.451214389,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
130.451214389,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
130.451214389,S1-C2,Frontend_Bound,29.72,% Slots,,,0.00,5.05,
130.451214389,S1-C2,Backend_Bound,42.25,% Slots,,,0.00,5.05,<==
130.451214389,S1-C2,Retiring,21.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S1-C2,Frontend_Bound.Frontend_Latency,42.30,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S1-C2,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.32,
130.451214389,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.35,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C3,Frontend_Bound,37.18,% Slots,,,0.00,5.05,
130.451214389,S1-C3,Backend_Bound,39.17,% Slots,,,0.00,5.05,
130.451214389,S1-C3,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S1-C3,Frontend_Bound.Frontend_Latency,28.25,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S1-C3,Backend_Bound.Memory_Bound,27.14,% Slots,,,0.00,5.05,
130.451214389,S1-C3,Backend_Bound.Core_Bound,12.04,% Slots,,,0.00,5.05,
130.451214389,S1-C3,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.32,
130.451214389,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
130.451214389,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C4,Frontend_Bound,36.14,% Slots,,,0.00,5.05,
130.451214389,S1-C4,Backend_Bound,39.89,% Slots,,,0.00,5.05,
130.451214389,S1-C4,Frontend_Bound.Frontend_Latency,25.37,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.35,% Slots,,,0.00,5.05,
130.451214389,S1-C4,Backend_Bound.Memory_Bound,28.80,% Slots,,,0.00,5.05,
130.451214389,S1-C4,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.05,
130.451214389,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.32,
130.451214389,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.78,% Core_Clocks,,,0.00,5.32,
130.451214389,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
130.451214389,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C5,Frontend_Bound,37.28,% Slots,,,0.00,5.04,
130.451214389,S1-C5,Backend_Bound,39.34,% Slots,,,0.00,5.04,
130.451214389,S1-C5,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S1-C5,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.04,
130.451214389,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.56,% Slots,,,0.00,5.04,
130.451214389,S1-C5,Backend_Bound.Memory_Bound,29.89,% Slots,,,0.00,5.04,
130.451214389,S1-C5,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.32,
130.451214389,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.42,% Core_Clocks,,,0.00,5.32,
130.451214389,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
130.451214389,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
130.451214389,S1-C6,Frontend_Bound,36.28,% Slots,,,0.00,5.05,
130.451214389,S1-C6,Backend_Bound,39.32,% Slots,,,0.00,5.05,<==
130.451214389,S1-C6,Retiring,10.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S1-C6,Frontend_Bound.Frontend_Latency,28.37,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.05,
130.451214389,S1-C6,Backend_Bound.Memory_Bound,21.20,% Slots,,,0.00,5.05,
130.451214389,S1-C6,Backend_Bound.Core_Bound,18.12,% Slots,,,0.00,5.05,
130.451214389,S1-C6,Retiring.Microcode_Sequencer,3.90,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.32,% Clocks,,,0.00,5.32,
130.451214389,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.14,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.72,% Core_Clocks,,,0.00,5.32,
130.451214389,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
130.451214389,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.59,% Clocks,,,0.00,5.14,
130.451214389,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C7,Frontend_Bound,34.65,% Slots,,,0.00,5.05,
130.451214389,S1-C7,Backend_Bound,40.36,% Slots,,,0.00,5.05,
130.451214389,S1-C7,Retiring,13.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
130.451214389,S1-C7,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.05,
130.451214389,S1-C7,Backend_Bound.Memory_Bound,22.82,% Slots,,,0.00,5.05,
130.451214389,S1-C7,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.05,
130.451214389,S1-C7,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.31,
130.451214389,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,0.00,5.32,
130.451214389,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
130.451214389,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.23,% Clocks,,idq.ms_switches,0.00,5.32,
130.451214389,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
130.451214389,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
130.451214389,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.55,% Clocks,,,0.00,5.32,
130.451214389,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
130.451214389,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
130.451214389,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
130.451214389,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
130.451214389,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
130.451214389,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
131.958600916,S0-C0,Frontend_Bound,41.72,% Slots,,,0.00,5.32,
131.958600916,S0-C0,Bad_Speculation,11.27,% Slots,,,0.00,5.32,
131.958600916,S0-C0,Backend_Bound,27.32,% Slots,,,0.00,5.32,
131.958600916,S0-C0,Retiring,22.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S0-C0,Frontend_Bound.Frontend_Latency,33.87,% Slots,,rs_events.empty_end,0.00,5.31,
131.958600916,S0-C0,Frontend_Bound.Frontend_Bandwidth,28.76,% Slots,,,0.00,5.32,
131.958600916,S0-C0,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.05,
131.958600916,S0-C0,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.27,% Clocks,,,0.00,5.31,
131.958600916,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
131.958600916,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.89,% Clocks,,idq.ms_switches,0.00,5.31,
131.958600916,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.30,% Core_Clocks,,,0.00,5.05,
131.958600916,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C1,Frontend_Bound,37.09,% Slots,,,0.00,5.32,
131.958600916,S0-C1,Backend_Bound,16.25,% Slots,,,0.00,5.32,
131.958600916,S0-C1,Frontend_Bound.Frontend_Latency,21.08,% Slots,,rs_events.empty_end,0.00,5.31,<==
131.958600916,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.74,% Slots,,,0.00,5.32,
131.958600916,S0-C1,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.31,
131.958600916,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.32,
131.958600916,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
131.958600916,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.75,% Core_Clocks,,,0.00,5.06,
131.958600916,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C2,Frontend_Bound,40.46,% Slots,,,0.00,5.32,
131.958600916,S0-C2,Backend_Bound,37.61,% Slots,,,0.00,5.32,
131.958600916,S0-C2,Retiring,16.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S0-C2,Frontend_Bound.Frontend_Latency,40.28,% Slots,,rs_events.empty_end,0.00,5.31,<==
131.958600916,S0-C2,Backend_Bound.Memory_Bound,30.98,% Slots,,,0.00,5.31,
131.958600916,S0-C2,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.15,% Clocks,,,0.00,5.32,
131.958600916,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.23,% Clocks,,itlb_misses.walk_completed,0.00,5.32,
131.958600916,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
131.958600916,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.64,% Clocks,,idq.ms_switches,0.00,5.32,
131.958600916,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
131.958600916,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
131.958600916,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C3,Frontend_Bound,34.06,% Slots,,,0.00,5.31,
131.958600916,S0-C3,Backend_Bound,35.65,% Slots,,,0.00,5.31,
131.958600916,S0-C3,Frontend_Bound.Frontend_Latency,25.54,% Slots,,rs_events.empty_end,0.00,5.31,
131.958600916,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.89,% Slots,,,0.00,5.31,
131.958600916,S0-C3,Backend_Bound.Memory_Bound,26.87,% Slots,,,0.00,5.31,
131.958600916,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.69,% Clocks,,,0.00,5.32,
131.958600916,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
131.958600916,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.68,% Core_Clocks,,,0.00,5.05,
131.958600916,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
131.958600916,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C4,Frontend_Bound,40.08,% Slots,,,0.00,5.32,
131.958600916,S0-C4,Backend_Bound,39.20,% Slots,,,0.00,5.32,
131.958600916,S0-C4,Retiring,14.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S0-C4,Frontend_Bound.Frontend_Latency,33.56,% Slots,,rs_events.empty_end,0.00,5.32,<==
131.958600916,S0-C4,Backend_Bound.Memory_Bound,26.31,% Slots,,,0.00,5.32,
131.958600916,S0-C4,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.32,
131.958600916,S0-C4,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.32,
131.958600916,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
131.958600916,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.32,
131.958600916,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
131.958600916,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.42,% Clocks,,,0.00,5.31,
131.958600916,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C5,Frontend_Bound,38.88,% Slots,,,0.00,5.31,<==
131.958600916,S0-C5,Bad_Speculation,13.81,% Slots,,,0.00,5.31,
131.958600916,S0-C5,Backend_Bound,24.62,% Slots,,,0.00,5.31,
131.958600916,S0-C5,Frontend_Bound.Frontend_Latency,24.91,% Slots,,rs_events.empty_end,0.00,5.31,
131.958600916,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.58,% Slots,,,0.00,5.31,
131.958600916,S0-C5,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.05,
131.958600916,S0-C5,Backend_Bound.Memory_Bound,18.96,% Slots,,,0.00,5.31,
131.958600916,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.32,
131.958600916,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
131.958600916,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.15,% Core_Clocks,,,0.00,5.05,
131.958600916,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
131.958600916,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C6,Frontend_Bound,45.97,% Slots,,,0.00,5.32,
131.958600916,S0-C6,Bad_Speculation,10.12,% Slots,,,0.00,5.32,
131.958600916,S0-C6,Backend_Bound,24.38,% Slots,,,0.00,5.32,
131.958600916,S0-C6,Retiring,20.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
131.958600916,S0-C6,Frontend_Bound.Frontend_Latency,34.50,% Slots,,rs_events.empty_end,0.00,5.31,
131.958600916,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.93,% Slots,,,0.00,5.32,
131.958600916,S0-C6,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.05,
131.958600916,S0-C6,Backend_Bound.Memory_Bound,77.82,% Slots,,,0.00,5.31,
131.958600916,S0-C6,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.33,
131.958600916,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.71,% Clocks,,,0.00,5.31,
131.958600916,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.19,% Clocks,,itlb_misses.walk_completed,0.00,5.32,
131.958600916,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
131.958600916,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.31,
131.958600916,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.69,% Core_Clocks,,,0.00,5.05,
131.958600916,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
131.958600916,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
131.958600916,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C7,Frontend_Bound,43.01,% Slots,,,0.00,5.32,
131.958600916,S0-C7,Bad_Speculation,12.70,% Slots,,,0.00,5.32,
131.958600916,S0-C7,Backend_Bound,23.29,% Slots,,,0.00,5.32,
131.958600916,S0-C7,Frontend_Bound.Frontend_Latency,43.88,% Slots,,rs_events.empty_end,0.00,5.32,
131.958600916,S0-C7,Frontend_Bound.Frontend_Bandwidth,38.60,% Slots,,,0.00,5.32,
131.958600916,S0-C7,Bad_Speculation.Branch_Mispredicts,12.32,% Slots,,br_misp_retired.all_branches,0.00,5.05,
131.958600916,S0-C7,Backend_Bound.Memory_Bound,50.43,% Slots,,,0.00,5.32,
131.958600916,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.98,% Clocks,,,0.00,5.32,
131.958600916,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
131.958600916,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.94,% Core_Clocks,,,0.00,5.05,
131.958600916,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
131.958600916,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
131.958600916,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C0,Backend_Bound,34.43,% Slots,,,0.00,5.32,
131.958600916,S1-C0,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.31,
131.958600916,S1-C0,Backend_Bound.Core_Bound,23.42,% Slots,,,0.00,5.31,
131.958600916,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
131.958600916,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.54,% Clocks,,,0.00,5.31,<==
131.958600916,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C1,Frontend_Bound,27.86,% Slots,,,0.00,5.32,
131.958600916,S1-C1,Backend_Bound,48.69,% Slots,,,0.00,5.32,
131.958600916,S1-C1,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S1-C1,Frontend_Bound.Frontend_Latency,28.64,% Slots,,rs_events.empty_end,0.00,5.32,
131.958600916,S1-C1,Backend_Bound.Memory_Bound,40.59,% Slots,,,0.00,5.32,
131.958600916,S1-C1,Retiring.Microcode_Sequencer,11.08,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.76,% Clocks,,,0.00,5.32,
131.958600916,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
131.958600916,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.75,% Clocks,,idq.ms_switches,0.00,5.32,
131.958600916,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
131.958600916,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
131.958600916,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C2,Frontend_Bound,30.14,% Slots,,,0.00,5.32,
131.958600916,S1-C2,Backend_Bound,43.55,% Slots,,,0.00,5.32,
131.958600916,S1-C2,Retiring,20.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S1-C2,Backend_Bound.Memory_Bound,26.07,% Slots,,,0.00,5.32,
131.958600916,S1-C2,Backend_Bound.Core_Bound,17.47,% Slots,,,0.00,5.32,
131.958600916,S1-C2,Retiring.Microcode_Sequencer,11.24,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.27,% Clocks,,idq.ms_switches,0.00,5.32,
131.958600916,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
131.958600916,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
131.958600916,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C3,Frontend_Bound,21.38,% Slots,,,0.00,5.32,
131.958600916,S1-C3,Backend_Bound,37.33,% Slots,,,0.00,5.32,
131.958600916,S1-C3,Retiring,33.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.47,% Slots,,,0.00,5.32,
131.958600916,S1-C3,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.04,
131.958600916,S1-C3,Backend_Bound.Core_Bound,22.38,% Slots,,,0.00,5.04,<==
131.958600916,S1-C3,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.32,
131.958600916,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.01,% Core_Clocks,,,0.00,5.06,
131.958600916,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
131.958600916,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
131.958600916,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
131.958600916,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.32,
131.958600916,S1-C4,Backend_Bound.Core_Bound,61.43,% Slots,,,0.00,5.05,<==
131.958600916,S1-C4,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S1-C4,Backend_Bound,45.56,% Slots,,,0.00,5.32,
131.958600916,S1-C4,Retiring,37.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.50,% Clocks,,idq.ms_switches,0.00,5.32,
131.958600916,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C5,Frontend_Bound,33.11,% Slots,,,0.00,5.32,
131.958600916,S1-C5,Bad_Speculation,10.10,% Slots,,,0.00,5.32,
131.958600916,S1-C5,Backend_Bound,28.70,% Slots,,,0.00,5.32,
131.958600916,S1-C5,Frontend_Bound.Frontend_Bandwidth,40.56,% Slots,,,0.00,5.32,
131.958600916,S1-C5,Bad_Speculation.Branch_Mispredicts,9.37,% Slots,,br_misp_retired.all_branches,0.00,5.05,
131.958600916,S1-C5,Backend_Bound.Core_Bound,52.28,% Slots,,,0.00,5.05,
131.958600916,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.09,% Core_Clocks,,,0.00,5.05,<==
131.958600916,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.08,% Clocks,,,0.00,5.31,
131.958600916,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C6,Frontend_Bound,28.78,% Slots,,,0.00,5.32,
131.958600916,S1-C6,Backend_Bound,48.16,% Slots,,,0.00,5.32,<==
131.958600916,S1-C6,Retiring,18.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S1-C6,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.32,
131.958600916,S1-C6,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.05,
131.958600916,S1-C6,Backend_Bound.Core_Bound,21.84,% Slots,,,0.00,5.05,
131.958600916,S1-C6,Retiring.Microcode_Sequencer,14.19,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.32,
131.958600916,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
131.958600916,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.32,
131.958600916,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
131.958600916,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C7,Frontend_Bound,29.56,% Slots,,,0.00,5.32,
131.958600916,S1-C7,Backend_Bound,46.05,% Slots,,,0.00,5.32,
131.958600916,S1-C7,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
131.958600916,S1-C7,Frontend_Bound.Frontend_Latency,15.80,% Slots,,rs_events.empty_end,0.00,5.32,
131.958600916,S1-C7,Frontend_Bound.Frontend_Bandwidth,24.14,% Slots,,,0.00,5.32,
131.958600916,S1-C7,Backend_Bound.Memory_Bound,35.39,% Slots,,,0.00,5.05,
131.958600916,S1-C7,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.05,
131.958600916,S1-C7,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.32,
131.958600916,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.32,
131.958600916,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
131.958600916,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.67,% Clocks,,idq.ms_switches,0.00,5.32,
131.958600916,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.05,% Core_Clocks,,,0.00,5.05,
131.958600916,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
131.958600916,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
131.958600916,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
133.426600188,S0-C0,Frontend_Bound,26.55,% Slots,,,0.00,5.43,
133.426600188,S0-C0,Backend_Bound,43.47,% Slots,,,0.00,5.43,
133.426600188,S0-C0,Retiring,22.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S0-C0,Frontend_Bound.Frontend_Latency,17.77,% Slots,,rs_events.empty_end,0.00,5.43,
133.426600188,S0-C0,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.16,
133.426600188,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
133.426600188,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
133.426600188,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
133.426600188,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C1,Frontend_Bound,35.09,% Slots,,,0.00,5.44,<==
133.426600188,S0-C1,Bad_Speculation,11.19,% Slots,,,0.00,5.44,
133.426600188,S0-C1,Backend_Bound,14.73,% Slots,,,0.00,5.44,
133.426600188,S0-C1,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.43,
133.426600188,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.16,
133.426600188,S0-C1,Bad_Speculation.Branch_Mispredicts,10.76,% Slots,,br_misp_retired.all_branches,0.00,5.43,
133.426600188,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.16,
133.426600188,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
133.426600188,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.33,% Core_Clocks,,,0.00,5.45,
133.426600188,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C2,Backend_Bound,40.35,% Slots,,,0.00,5.44,
133.426600188,S0-C2,Backend_Bound.Memory_Bound,23.98,% Slots,,,0.00,5.16,<==
133.426600188,S0-C2,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.16,
133.426600188,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
133.426600188,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,9.09,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.34,
133.426600188,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
133.426600188,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.27,% Clocks,,,0.00,5.18,
133.426600188,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C3,Frontend_Bound,36.75,% Slots,,,0.00,5.43,
133.426600188,S0-C3,Backend_Bound,41.09,% Slots,,,0.00,5.43,<==
133.426600188,S0-C3,Retiring,25.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S0-C3,Frontend_Bound.Frontend_Latency,36.69,% Slots,,rs_events.empty_end,0.00,5.43,
133.426600188,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.39,% Slots,,,0.00,5.16,
133.426600188,S0-C3,Retiring.Microcode_Sequencer,3.04,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.16,
133.426600188,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.07,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
133.426600188,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
133.426600188,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.15,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.18,% Core_Clocks,,,0.00,5.44,
133.426600188,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C4,Frontend_Bound,33.90,% Slots,,,0.00,5.43,
133.426600188,S0-C4,Backend_Bound,40.24,% Slots,,,0.00,5.43,
133.426600188,S0-C4,Retiring,23.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S0-C4,Frontend_Bound.Frontend_Latency,27.74,% Slots,,rs_events.empty_end,0.00,5.43,
133.426600188,S0-C4,Backend_Bound.Memory_Bound,35.97,% Slots,,,0.00,5.17,
133.426600188,S0-C4,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.17,
133.426600188,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
133.426600188,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.21,% Clocks,,idq.ms_switches,0.00,5.17,
133.426600188,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
133.426600188,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C5,Frontend_Bound,21.88,% Slots,,,0.00,5.43,
133.426600188,S0-C5,Backend_Bound,57.06,% Slots,,,0.00,5.43,
133.426600188,S0-C5,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
133.426600188,S0-C5,Frontend_Bound.Frontend_Latency,24.13,% Slots,,rs_events.empty_end,0.00,5.43,
133.426600188,S0-C5,Backend_Bound.Memory_Bound,35.27,% Slots,,,0.00,5.16,
133.426600188,S0-C5,Backend_Bound.Core_Bound,21.79,% Slots,,,0.00,5.16,
133.426600188,S0-C5,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.16,
133.426600188,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.87,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
133.426600188,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
133.426600188,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
133.426600188,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
133.426600188,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.73,% Clocks,,,0.00,5.17,
133.426600188,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C6,Frontend_Bound,31.81,% Slots,,,0.00,5.43,
133.426600188,S0-C6,Backend_Bound,39.28,% Slots,,,0.00,5.43,<==
133.426600188,S0-C6,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S0-C6,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,0.00,5.43,
133.426600188,S0-C6,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.16,
133.426600188,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.42,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
133.426600188,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
133.426600188,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.97,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C7,Frontend_Bound,30.76,% Slots,,,0.00,5.43,<==
133.426600188,S0-C7,Bad_Speculation,16.52,% Slots,,,0.00,5.43,
133.426600188,S0-C7,Backend_Bound,21.06,% Slots,,,0.00,5.43,
133.426600188,S0-C7,Retiring,25.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S0-C7,Frontend_Bound.Frontend_Latency,16.26,% Slots,,rs_events.empty_end,0.00,5.43,
133.426600188,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.17,
133.426600188,S0-C7,Bad_Speculation.Branch_Mispredicts,16.40,% Slots,,br_misp_retired.all_branches,0.00,5.43,
133.426600188,S0-C7,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.17,
133.426600188,S0-C7,Retiring.Microcode_Sequencer,2.72,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.16,
133.426600188,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.31,% Clocks,,itlb_misses.walk_completed,0.00,5.18,
133.426600188,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
133.426600188,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.50,% Clocks,,,0.00,5.17,
133.426600188,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C0,Backend_Bound,40.49,% Slots,,,0.00,5.43,
133.426600188,S1-C0,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.16,
133.426600188,S1-C0,Backend_Bound.Core_Bound,26.33,% Slots,,,0.00,5.16,
133.426600188,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
133.426600188,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.03,% Clocks,,,0.00,5.18,<==
133.426600188,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C1,Backend_Bound,37.69,% Slots,,,0.00,5.43,<==
133.426600188,S1-C1,Backend_Bound.Memory_Bound,16.94,% Slots,,,0.00,5.16,
133.426600188,S1-C1,Backend_Bound.Core_Bound,20.76,% Slots,,,0.00,5.16,
133.426600188,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
133.426600188,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.91,% Clocks,,,0.00,5.17,
133.426600188,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C2,Backend_Bound,48.31,% Slots,,,0.00,5.44,
133.426600188,S1-C2,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S1-C2,Backend_Bound.Core_Bound,56.73,% Slots,,,0.00,5.17,<==
133.426600188,S1-C2,Retiring.Microcode_Sequencer,13.63,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.37,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C3,Backend_Bound,47.03,% Slots,,,0.00,5.44,
133.426600188,S1-C3,Retiring,22.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S1-C3,Backend_Bound.Core_Bound,53.82,% Slots,,,0.00,5.17,<==
133.426600188,S1-C3,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.99,% Clocks,,idq.ms_switches,0.00,5.15,
133.426600188,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
133.426600188,S1-C4,Backend_Bound,67.26,% Slots,,,0.00,5.43,<==
133.426600188,S1-C4,Retiring,22.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S1-C4,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.92,% Clocks,,idq.ms_switches,0.00,5.17,
133.426600188,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C5,Backend_Bound,48.23,% Slots,,,0.00,5.44,
133.426600188,S1-C5,Retiring,19.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S1-C5,Backend_Bound.Core_Bound,60.54,% Slots,,,0.00,5.17,<==
133.426600188,S1-C5,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.11,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C6,Backend_Bound,71.14,% Slots,,,0.00,5.44,
133.426600188,S1-C6,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S1-C6,Backend_Bound.Core_Bound,81.66,% Slots,,,0.00,5.17,<==
133.426600188,S1-C6,Retiring.Microcode_Sequencer,15.15,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.04,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C7,Backend_Bound,69.98,% Slots,,,0.00,5.43,
133.426600188,S1-C7,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
133.426600188,S1-C7,Backend_Bound.Core_Bound,85.48,% Slots,,,0.00,5.17,<==
133.426600188,S1-C7,Retiring.Microcode_Sequencer,15.33,% Slots,,idq.ms_uops,0.00,5.16,
133.426600188,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.98,% Clocks,,idq.ms_switches,0.00,5.16,
133.426600188,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
133.426600188,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
133.426600188,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
135.048706373,S0-C0,Frontend_Bound,33.17,% Slots,,,0.00,5.18,<==
135.048706373,S0-C0,Backend_Bound,16.13,% Slots,,,0.00,5.18,
135.048706373,S0-C0,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.02,% Slots,,,0.00,5.18,
135.048706373,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.21,
135.048706373,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
135.048706373,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.25,% Core_Clocks,,,0.00,5.18,
135.048706373,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
135.048706373,S0-C1,Frontend_Bound,34.60,% Slots,,,0.00,5.18,
135.048706373,S0-C1,Backend_Bound,15.07,% Slots,,,0.00,5.18,
135.048706373,S0-C1,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.18,<==
135.048706373,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.21,
135.048706373,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C2,Frontend_Bound,33.67,% Slots,,,0.00,5.18,
135.048706373,S0-C2,Backend_Bound,42.33,% Slots,,,0.00,5.18,<==
135.048706373,S0-C2,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
135.048706373,S0-C2,Frontend_Bound.Frontend_Latency,31.80,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S0-C2,Backend_Bound.Memory_Bound,22.46,% Slots,,,0.00,5.18,
135.048706373,S0-C2,Backend_Bound.Core_Bound,19.87,% Slots,,,0.00,5.18,
135.048706373,S0-C2,Retiring.Microcode_Sequencer,11.99,% Slots,,idq.ms_uops,0.00,5.29,
135.048706373,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,23.39,% Clocks,,,0.00,5.21,
135.048706373,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.19,
135.048706373,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
135.048706373,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C3,Frontend_Bound,36.02,% Slots,,,0.00,5.18,
135.048706373,S0-C3,Backend_Bound,39.73,% Slots,,,0.00,5.18,<==
135.048706373,S0-C3,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
135.048706373,S0-C3,Frontend_Bound.Frontend_Latency,34.49,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S0-C3,Backend_Bound.Memory_Bound,22.36,% Slots,,,0.00,5.18,
135.048706373,S0-C3,Backend_Bound.Core_Bound,17.36,% Slots,,,0.00,5.18,
135.048706373,S0-C3,Retiring.Microcode_Sequencer,11.87,% Slots,,idq.ms_uops,0.00,5.29,
135.048706373,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.61,% Clocks,,,0.00,5.21,
135.048706373,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.50,% Clocks,,idq.ms_switches,0.00,5.19,
135.048706373,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
135.048706373,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
135.048706373,S0-C4,Frontend_Bound,33.03,% Slots,,,0.00,5.18,
135.048706373,S0-C4,Backend_Bound,42.09,% Slots,,,0.00,5.18,<==
135.048706373,S0-C4,Retiring,20.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
135.048706373,S0-C4,Frontend_Bound.Frontend_Latency,27.55,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S0-C4,Backend_Bound.Memory_Bound,23.04,% Slots,,,0.00,5.18,
135.048706373,S0-C4,Backend_Bound.Core_Bound,19.05,% Slots,,,0.00,5.18,
135.048706373,S0-C4,Retiring.Microcode_Sequencer,14.75,% Slots,,idq.ms_uops,0.00,5.29,
135.048706373,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.21,
135.048706373,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.19,
135.048706373,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
135.048706373,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C5,Frontend_Bound,32.57,% Slots,,,0.00,5.18,
135.048706373,S0-C5,Backend_Bound,33.19,% Slots,,,0.00,5.18,<==
135.048706373,S0-C5,Retiring,32.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
135.048706373,S0-C5,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.18,
135.048706373,S0-C5,Backend_Bound.Memory_Bound,17.42,% Slots,,,0.00,5.18,
135.048706373,S0-C5,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.18,
135.048706373,S0-C5,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.29,
135.048706373,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.2,
135.048706373,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.35,% Core_Clocks,,,0.00,5.17,
135.048706373,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
135.048706373,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
135.048706373,S0-C6,Frontend_Bound,36.74,% Slots,,,0.00,5.18,
135.048706373,S0-C6,Backend_Bound,39.76,% Slots,,,0.00,5.18,<==
135.048706373,S0-C6,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
135.048706373,S0-C6,Frontend_Bound.Frontend_Latency,25.29,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.28,% Slots,,,0.00,5.18,
135.048706373,S0-C6,Backend_Bound.Memory_Bound,21.27,% Slots,,,0.00,5.18,
135.048706373,S0-C6,Backend_Bound.Core_Bound,18.49,% Slots,,,0.00,5.18,
135.048706373,S0-C6,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.29,
135.048706373,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.21,
135.048706373,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.19,
135.048706373,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
135.048706373,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C7,Frontend_Bound,35.67,% Slots,,,0.00,5.18,
135.048706373,S0-C7,Backend_Bound,40.43,% Slots,,,0.00,5.18,<==
135.048706373,S0-C7,Retiring,25.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
135.048706373,S0-C7,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.18,
135.048706373,S0-C7,Backend_Bound.Memory_Bound,20.41,% Slots,,,0.00,5.18,
135.048706373,S0-C7,Backend_Bound.Core_Bound,20.02,% Slots,,,0.00,5.18,
135.048706373,S0-C7,Retiring.Microcode_Sequencer,7.60,% Slots,,idq.ms_uops,0.00,5.29,
135.048706373,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.21,
135.048706373,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.42,% Clocks,,idq.ms_switches,0.00,5.19,
135.048706373,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.55,% Core_Clocks,,,0.00,5.18,
135.048706373,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
135.048706373,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
135.048706373,S1-C0,Frontend_Bound,33.93,% Slots,,,0.00,5.18,
135.048706373,S1-C0,Backend_Bound,41.99,% Slots,,,0.00,5.18,
135.048706373,S1-C0,Retiring,18.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
135.048706373,S1-C0,Frontend_Bound.Frontend_Latency,38.42,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S1-C0,Backend_Bound.Memory_Bound,24.96,% Slots,,,0.00,5.18,
135.048706373,S1-C0,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.18,
135.048706373,S1-C0,Retiring.Microcode_Sequencer,14.54,% Slots,,idq.ms_uops,0.00,5.3,
135.048706373,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.21,
135.048706373,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.00,% Clocks,,idq.ms_switches,0.00,5.19,
135.048706373,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
135.048706373,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C1,Frontend_Bound,33.72,% Slots,,,0.00,5.18,
135.048706373,S1-C1,Backend_Bound,41.72,% Slots,,,0.00,5.18,
135.048706373,S1-C1,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
135.048706373,S1-C1,Frontend_Bound.Frontend_Latency,42.03,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S1-C1,Backend_Bound.Memory_Bound,27.95,% Slots,,,0.00,5.18,
135.048706373,S1-C1,Backend_Bound.Core_Bound,13.77,% Slots,,,0.00,5.18,
135.048706373,S1-C1,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.3,
135.048706373,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.86,% Clocks,,,0.00,5.21,
135.048706373,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.19,
135.048706373,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
135.048706373,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.86,% Clocks,,,0.00,5.42,
135.048706373,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
135.048706373,S1-C2,Frontend_Bound,35.33,% Slots,,,0.00,5.18,
135.048706373,S1-C2,Backend_Bound,40.61,% Slots,,,0.00,5.18,
135.048706373,S1-C2,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
135.048706373,S1-C2,Frontend_Bound.Frontend_Latency,28.91,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S1-C2,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.18,
135.048706373,S1-C2,Backend_Bound.Core_Bound,17.59,% Slots,,,0.00,5.18,
135.048706373,S1-C2,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.3,
135.048706373,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.21,
135.048706373,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.23,% Clocks,,idq.ms_switches,0.00,5.2,
135.048706373,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
135.048706373,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.18,
135.048706373,S1-C3,Backend_Bound.Memory_Bound,99.78,% Slots,,,0.00,5.18,
135.048706373,S1-C3,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.3,
135.048706373,S1-C3,Backend_Bound,54.12,% Slots,,,0.00,5.18,
135.048706373,S1-C3,Retiring,28.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
135.048706373,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.21,% Clocks,,idq.ms_switches,0.00,5.2,
135.048706373,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.67,% Core_Clocks,,,0.00,5.17,
135.048706373,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
135.048706373,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
135.048706373,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C4,Backend_Bound,54.80,% Slots,,,0.00,5.18,
135.048706373,S1-C4,Retiring,29.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
135.048706373,S1-C4,Backend_Bound.Core_Bound,72.67,% Slots,,,0.00,5.18,<==
135.048706373,S1-C4,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.3,
135.048706373,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.2,
135.048706373,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C5,Frontend_Bound,34.88,% Slots,,,0.00,5.18,
135.048706373,S1-C5,Backend_Bound,15.40,% Slots,,,0.00,5.18,
135.048706373,S1-C5,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.18,<==
135.048706373,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.18,
135.048706373,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.22,
135.048706373,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.22,% Core_Clocks,,,0.00,5.17,
135.048706373,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C6,Frontend_Bound,34.85,% Slots,,,0.00,5.18,
135.048706373,S1-C6,Backend_Bound,40.83,% Slots,,,0.00,5.18,<==
135.048706373,S1-C6,Retiring,14.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
135.048706373,S1-C6,Frontend_Bound.Frontend_Latency,28.57,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S1-C6,Backend_Bound.Memory_Bound,22.90,% Slots,,,0.00,5.18,
135.048706373,S1-C6,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.18,
135.048706373,S1-C6,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.31,
135.048706373,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.46,% Clocks,,,0.00,5.22,
135.048706373,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.2,
135.048706373,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
135.048706373,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
135.048706373,S1-C7,Frontend_Bound,33.74,% Slots,,,0.00,5.18,
135.048706373,S1-C7,Backend_Bound,41.85,% Slots,,,0.00,5.18,<==
135.048706373,S1-C7,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
135.048706373,S1-C7,Frontend_Bound.Frontend_Latency,28.80,% Slots,,rs_events.empty_end,0.00,5.18,
135.048706373,S1-C7,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.18,
135.048706373,S1-C7,Backend_Bound.Core_Bound,18.86,% Slots,,,0.00,5.18,
135.048706373,S1-C7,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.31,
135.048706373,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.10,% Clocks,,,0.00,5.21,
135.048706373,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
135.048706373,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.2,
135.048706373,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
135.048706373,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
135.048706373,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.60,% Clocks,,,0.00,5.43,
135.048706373,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
135.048706373,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
135.048706373,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
135.048706373,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
135.048706373,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
135.048706373,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
135.048706373,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
135.048706373,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
135.048706373,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
136.549196692,S0-C0,Frontend_Bound,29.84,% Slots,,,0.00,5.34,
136.549196692,S0-C0,Bad_Speculation,10.20,% Slots,,,0.00,5.34,
136.549196692,S0-C0,Backend_Bound,19.72,% Slots,,,0.00,5.34,
136.549196692,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.49,% Slots,,,0.00,5.07,
136.549196692,S0-C0,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.34,
136.549196692,S0-C0,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.34,
136.549196692,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.99,% Core_Clocks,,,0.00,5.34,<==
136.549196692,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C1,Frontend_Bound,20.49,% Slots,,,0.00,5.34,
136.549196692,S0-C1,Backend_Bound,47.63,% Slots,,,0.00,5.34,
136.549196692,S0-C1,Retiring,15.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
136.549196692,S0-C1,Frontend_Bound.Frontend_Latency,16.21,% Slots,,rs_events.empty_end,0.00,5.34,
136.549196692,S0-C1,Frontend_Bound.Frontend_Bandwidth,81.23,% Slots,,,0.00,5.07,
136.549196692,S0-C1,Backend_Bound.Core_Bound,63.38,% Slots,,,0.00,5.34,<==
136.549196692,S0-C1,Retiring.Microcode_Sequencer,12.37,% Slots,,idq.ms_uops,0.00,5.12,
136.549196692,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.27,
136.549196692,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
136.549196692,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C2,Frontend_Bound,20.92,% Slots,,,0.00,5.34,
136.549196692,S0-C2,Backend_Bound,47.17,% Slots,,,0.00,5.34,
136.549196692,S0-C2,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
136.549196692,S0-C2,Backend_Bound.Memory_Bound,41.09,% Slots,,,0.00,5.34,<==
136.549196692,S0-C2,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.12,
136.549196692,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.56,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
136.549196692,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C3,Frontend_Bound,20.67,% Slots,,,0.00,5.34,
136.549196692,S0-C3,Backend_Bound,47.40,% Slots,,,0.00,5.34,
136.549196692,S0-C3,Retiring,15.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
136.549196692,S0-C3,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.34,
136.549196692,S0-C3,Frontend_Bound.Frontend_Bandwidth,74.33,% Slots,,,0.00,5.07,
136.549196692,S0-C3,Backend_Bound.Core_Bound,59.31,% Slots,,,0.00,5.34,<==
136.549196692,S0-C3,Retiring.Microcode_Sequencer,12.42,% Slots,,idq.ms_uops,0.00,5.12,
136.549196692,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.27,
136.549196692,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
136.549196692,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.29,% Core_Clocks,,,0.00,5.34,
136.549196692,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C4,Backend_Bound,53.02,% Slots,,,0.00,5.34,
136.549196692,S0-C4,Retiring,25.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
136.549196692,S0-C4,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.12,
136.549196692,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.46,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
136.549196692,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.67,% Slots,,,0.00,5.07,
136.549196692,S0-C5,Backend_Bound.Memory_Bound,28.00,% Slots,,,0.00,5.34,
136.549196692,S0-C5,Backend_Bound.Core_Bound,41.05,% Slots,,,0.00,5.34,<==
136.549196692,S0-C5,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.11,
136.549196692,S0-C5,Backend_Bound,69.05,% Slots,,,0.00,5.35,
136.549196692,S0-C5,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
136.549196692,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.88,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.28,% Core_Clocks,,,0.00,5.34,
136.549196692,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.72,% Slots,,,0.00,5.07,
136.549196692,S0-C6,Backend_Bound.Memory_Bound,17.52,% Slots,,,0.00,5.34,
136.549196692,S0-C6,Backend_Bound.Core_Bound,46.93,% Slots,,,0.00,5.34,<==
136.549196692,S0-C6,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.11,
136.549196692,S0-C6,Backend_Bound,64.45,% Slots,,,0.00,5.34,
136.549196692,S0-C6,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
136.549196692,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.95,% Core_Clocks,,,0.00,5.34,
136.549196692,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
136.549196692,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C7,Frontend_Bound.Frontend_Bandwidth,42.98,% Slots,,,0.00,5.07,
136.549196692,S0-C7,Backend_Bound.Memory_Bound,37.08,% Slots,,,0.00,5.34,<==
136.549196692,S0-C7,Backend_Bound.Core_Bound,28.78,% Slots,,,0.00,5.34,
136.549196692,S0-C7,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.11,
136.549196692,S0-C7,Backend_Bound,65.86,% Slots,,,0.00,5.34,
136.549196692,S0-C7,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
136.549196692,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
136.549196692,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S1-C0,Frontend_Bound.Frontend_Bandwidth,58.13,% Slots,,,0.00,5.07,
136.549196692,S1-C0,Backend_Bound.Memory_Bound,48.56,% Slots,,,0.00,5.33,<==
136.549196692,S1-C0,Backend_Bound.Core_Bound,13.99,% Slots,,,0.00,5.33,
136.549196692,S1-C0,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.11,
136.549196692,S1-C0,Backend_Bound,62.56,% Slots,,,0.00,5.33,
136.549196692,S1-C0,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
136.549196692,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.26,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.81,% Core_Clocks,,,0.00,5.34,
136.549196692,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
136.549196692,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S1-C1,Backend_Bound,42.40,% Slots,,,0.00,5.33,
136.549196692,S1-C1,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.33,
136.549196692,S1-C1,Backend_Bound.Core_Bound,23.88,% Slots,,,0.00,5.33,
136.549196692,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.00,% Clocks,,,0.00,5.07,<==
136.549196692,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
136.549196692,S1-C2,Backend_Bound,64.48,% Slots,,,0.00,5.33,
136.549196692,S1-C2,Retiring,15.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
136.549196692,S1-C2,Retiring.Microcode_Sequencer,12.30,% Slots,,idq.ms_uops,0.00,5.12,
136.549196692,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
136.549196692,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S1-C3,Backend_Bound,65.90,% Slots,,,0.00,5.33,
136.549196692,S1-C3,Retiring,21.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
136.549196692,S1-C3,Backend_Bound.Memory_Bound,21.75,% Slots,,,0.00,5.33,
136.549196692,S1-C3,Backend_Bound.Core_Bound,44.15,% Slots,,,0.00,5.33,
136.549196692,S1-C3,Retiring.Microcode_Sequencer,9.87,% Slots,,idq.ms_uops,0.00,5.11,
136.549196692,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.12,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
136.549196692,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.55,% Clocks,,,0.00,5.07,<==
136.549196692,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
136.549196692,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.31,% Slots,,,0.00,5.08,
136.549196692,S1-C4,Backend_Bound.Memory_Bound,18.55,% Slots,,,0.00,5.33,
136.549196692,S1-C4,Backend_Bound.Core_Bound,21.51,% Slots,,,0.00,5.33,
136.549196692,S1-C4,Backend_Bound,40.05,% Slots,,,0.00,5.33,<==
136.549196692,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.55,% Core_Clocks,,,0.00,5.34,
136.549196692,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
136.549196692,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.86,% Clocks,,,0.00,5.06,
136.549196692,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
136.549196692,S1-C5,Frontend_Bound,28.26,% Slots,,,0.00,5.33,
136.549196692,S1-C5,Backend_Bound,42.52,% Slots,,,0.00,5.33,<==
136.549196692,S1-C5,Retiring,13.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
136.549196692,S1-C5,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.33,
136.549196692,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.07,
136.549196692,S1-C5,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.11,
136.549196692,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.51,% Clocks,,,0.00,5.27,
136.549196692,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
136.549196692,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.05,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
136.549196692,S1-C6,Frontend_Bound,23.67,% Slots,,,0.00,5.34,
136.549196692,S1-C6,Backend_Bound,52.68,% Slots,,,0.00,5.34,
136.549196692,S1-C6,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
136.549196692,S1-C6,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.34,
136.549196692,S1-C6,Backend_Bound.Memory_Bound,41.46,% Slots,,,0.00,5.34,
136.549196692,S1-C6,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.34,
136.549196692,S1-C6,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.12,
136.549196692,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.97,% Clocks,,,0.00,5.26,
136.549196692,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
136.549196692,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.26,
136.549196692,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.71,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
136.549196692,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
136.549196692,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
136.549196692,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.30,% Clocks,,,0.00,5.07,
136.549196692,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
136.549196692,S1-C7,Frontend_Bound,25.02,% Slots,,,0.00,5.33,
136.549196692,S1-C7,Backend_Bound,53.99,% Slots,,,0.00,5.33,
136.549196692,S1-C7,Retiring,14.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
136.549196692,S1-C7,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.33,
136.549196692,S1-C7,Backend_Bound.Memory_Bound,46.18,% Slots,,,0.00,5.33,
136.549196692,S1-C7,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.11,
136.549196692,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.52,% Clocks,,,0.00,5.27,
136.549196692,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.95,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
136.549196692,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
136.549196692,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.46,% Clocks,,idq.ms_switches,0.00,5.27,
136.549196692,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
136.549196692,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.60,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
136.549196692,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,17.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
136.549196692,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
136.549196692,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
136.549196692,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
136.549196692,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
136.549196692,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
136.549196692,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
136.549196692,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
138.069755273,S0-C0,Frontend_Bound,32.46,% Slots,,,0.00,5.27,<==
138.069755273,S0-C0,Backend_Bound,16.89,% Slots,,,0.00,5.27,
138.069755273,S0-C0,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.27,
138.069755273,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.27,
138.069755273,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
138.069755273,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.41,% Core_Clocks,,,0.00,5.27,
138.069755273,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.22,% Core_Clocks,,,0.00,5.07,
138.069755273,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
138.069755273,S0-C1,Frontend_Bound,20.29,% Slots,,,0.00,5.27,
138.069755273,S0-C1,Backend_Bound,47.10,% Slots,,,0.00,5.27,<==
138.069755273,S0-C1,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S0-C1,Backend_Bound.Memory_Bound,25.47,% Slots,,,0.00,5.27,
138.069755273,S0-C1,Backend_Bound.Core_Bound,21.62,% Slots,,,0.00,5.27,
138.069755273,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
138.069755273,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
138.069755273,S0-C2,Backend_Bound,47.23,% Slots,,,0.00,5.27,<==
138.069755273,S0-C2,Backend_Bound.Memory_Bound,25.55,% Slots,,,0.00,5.27,
138.069755273,S0-C2,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.27,
138.069755273,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
138.069755273,S0-C3,Backend_Bound,47.72,% Slots,,,0.00,5.28,
138.069755273,S0-C3,Retiring,26.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
138.069755273,S0-C3,Backend_Bound.Core_Bound,84.27,% Slots,,,0.00,5.27,
138.069755273,S0-C3,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.27,
138.069755273,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.94,% Clocks,,idq.ms_switches,0.00,5.27,
138.069755273,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.53,% Clocks,,,0.00,5.26,<==
138.069755273,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
138.069755273,S0-C4,Frontend_Bound,22.03,% Slots,,,0.00,5.27,
138.069755273,S0-C4,Backend_Bound,46.63,% Slots,,,0.00,5.27,<==
138.069755273,S0-C4,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
138.069755273,S0-C4,Frontend_Bound.Frontend_Latency,23.90,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S0-C4,Retiring.Microcode_Sequencer,7.91,% Slots,,idq.ms_uops,0.00,5.27,
138.069755273,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.27,
138.069755273,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
138.069755273,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.27,
138.069755273,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
138.069755273,S0-C5,Frontend_Bound,23.43,% Slots,,,0.00,5.27,
138.069755273,S0-C5,Backend_Bound,46.68,% Slots,,,0.00,5.27,<==
138.069755273,S0-C5,Retiring,19.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
138.069755273,S0-C5,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S0-C5,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.27,
138.069755273,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.27,
138.069755273,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
138.069755273,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.27,
138.069755273,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
138.069755273,S0-C6,Frontend_Bound,23.43,% Slots,,,0.00,5.27,
138.069755273,S0-C6,Backend_Bound,45.89,% Slots,,,0.00,5.27,
138.069755273,S0-C6,Retiring,24.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
138.069755273,S0-C6,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S0-C6,Retiring.Microcode_Sequencer,7.39,% Slots,,idq.ms_uops,0.00,5.28,
138.069755273,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
138.069755273,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.27,
138.069755273,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
138.069755273,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
138.069755273,S0-C7,Frontend_Bound,21.83,% Slots,,,0.00,5.27,
138.069755273,S0-C7,Backend_Bound,46.84,% Slots,,,0.00,5.27,<==
138.069755273,S0-C7,Retiring,21.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
138.069755273,S0-C7,Frontend_Bound.Frontend_Latency,19.86,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S0-C7,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.26,
138.069755273,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
138.069755273,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.71,% Clocks,,idq.ms_switches,0.00,5.28,
138.069755273,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
138.069755273,S1-C0,Frontend_Bound,45.19,% Slots,,,0.00,5.27,
138.069755273,S1-C0,Backend_Bound,33.91,% Slots,,,0.00,5.27,
138.069755273,S1-C0,Retiring,13.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
138.069755273,S1-C0,Frontend_Bound.Frontend_Latency,38.88,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S1-C0,Backend_Bound.Memory_Bound,19.84,% Slots,,,0.00,5.27,
138.069755273,S1-C0,Backend_Bound.Core_Bound,14.08,% Slots,,,0.00,5.27,
138.069755273,S1-C0,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.27,
138.069755273,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.50,% Clocks,,,0.00,5.28,
138.069755273,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.24,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
138.069755273,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
138.069755273,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.81,% Clocks,,idq.ms_switches,0.00,5.28,
138.069755273,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
138.069755273,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
138.069755273,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
138.069755273,S1-C1,Backend_Bound,38.47,% Slots,,,0.00,5.26,
138.069755273,S1-C1,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.26,
138.069755273,S1-C1,Backend_Bound.Core_Bound,24.18,% Slots,,,0.00,5.26,
138.069755273,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
138.069755273,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.54,% Clocks,,,0.00,5.26,<==
138.069755273,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
138.069755273,S1-C2,Backend_Bound,34.75,% Slots,,,0.00,5.27,<==
138.069755273,S1-C2,Backend_Bound.Memory_Bound,18.31,% Slots,,,0.00,5.27,
138.069755273,S1-C2,Backend_Bound.Core_Bound,16.44,% Slots,,,0.00,5.27,
138.069755273,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
138.069755273,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
138.069755273,S1-C3,Bad_Speculation,14.15,% Slots,,,0.00,5.28,
138.069755273,S1-C3,Bad_Speculation.Branch_Mispredicts,14.03,% Slots,,br_misp_retired.all_branches,0.00,5.27,
138.069755273,S1-C3,Backend_Bound,33.87,% Slots,,,0.00,5.28,
138.069755273,S1-C3,Backend_Bound.Memory_Bound,12.96,% Slots,,,0.00,5.27,
138.069755273,S1-C3,Backend_Bound.Core_Bound,20.91,% Slots,,,0.00,5.27,<==
138.069755273,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.14,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.52,
138.069755273,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
138.069755273,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
138.069755273,S1-C4,Frontend_Bound,24.80,% Slots,,,0.00,5.27,
138.069755273,S1-C4,Backend_Bound,44.97,% Slots,,,0.00,5.27,
138.069755273,S1-C4,Retiring,28.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
138.069755273,S1-C4,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S1-C4,Backend_Bound.Memory_Bound,30.25,% Slots,,,0.00,5.27,
138.069755273,S1-C4,Backend_Bound.Core_Bound,14.72,% Slots,,,0.00,5.27,
138.069755273,S1-C4,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.27,
138.069755273,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.94,% Clocks,,,0.00,5.27,
138.069755273,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
138.069755273,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.27,
138.069755273,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
138.069755273,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
138.069755273,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
138.069755273,S1-C5,Frontend_Bound,46.17,% Slots,,,0.00,5.28,
138.069755273,S1-C5,Backend_Bound,33.87,% Slots,,,0.00,5.28,
138.069755273,S1-C5,Retiring,15.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
138.069755273,S1-C5,Frontend_Bound.Frontend_Latency,45.35,% Slots,,rs_events.empty_end,0.00,5.27,<==
138.069755273,S1-C5,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.27,
138.069755273,S1-C5,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.27,
138.069755273,S1-C5,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.27,
138.069755273,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.42,% Clocks,,,0.00,5.27,
138.069755273,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.87,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
138.069755273,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
138.069755273,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.13,% Clocks,,idq.ms_switches,0.00,5.27,
138.069755273,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
138.069755273,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
138.069755273,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
138.069755273,S1-C6,Frontend_Bound,47.15,% Slots,,,0.00,5.27,
138.069755273,S1-C6,Backend_Bound,31.33,% Slots,,,0.00,5.27,
138.069755273,S1-C6,Retiring,20.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
138.069755273,S1-C6,Frontend_Bound.Frontend_Latency,43.33,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S1-C6,Backend_Bound.Memory_Bound,10.41,% Slots,,,0.00,5.27,
138.069755273,S1-C6,Backend_Bound.Core_Bound,20.93,% Slots,,,0.00,5.27,
138.069755273,S1-C6,Retiring.Microcode_Sequencer,4.03,% Slots,,idq.ms_uops,0.00,5.27,
138.069755273,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.42,% Clocks,,,0.00,5.28,
138.069755273,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.70,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
138.069755273,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
138.069755273,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.28,
138.069755273,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
138.069755273,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
138.069755273,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
138.069755273,S1-C7,Frontend_Bound,39.64,% Slots,,,0.00,5.27,
138.069755273,S1-C7,Backend_Bound,37.24,% Slots,,,0.00,5.27,
138.069755273,S1-C7,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
138.069755273,S1-C7,Frontend_Bound.Frontend_Latency,33.63,% Slots,,rs_events.empty_end,0.00,5.27,
138.069755273,S1-C7,Backend_Bound.Memory_Bound,23.47,% Slots,,,0.00,5.27,
138.069755273,S1-C7,Backend_Bound.Core_Bound,13.77,% Slots,,,0.00,5.27,
138.069755273,S1-C7,Retiring.Microcode_Sequencer,4.49,% Slots,,idq.ms_uops,0.00,5.27,
138.069755273,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.78,% Clocks,,,0.00,5.27,
138.069755273,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.99,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
138.069755273,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
138.069755273,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.35,% Clocks,,idq.ms_switches,0.00,5.27,
138.069755273,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
138.069755273,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.83,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
138.069755273,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
138.069755273,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
138.069755273,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
138.069755273,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
138.069755273,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
138.069755273,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
138.069755273,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
138.069755273,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
138.069755273,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
138.069755273,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
138.069755273,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
138.069755273,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
138.069755273,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
138.069755273,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
138.069755273,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
138.069755273,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
138.069755273,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
138.069755273,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
139.570604526,S0-C0,Frontend_Bound,35.02,% Slots,,,0.00,5.05,<==
139.570604526,S0-C0,Bad_Speculation,10.34,% Slots,,,0.00,5.05,
139.570604526,S0-C0,Backend_Bound,13.55,% Slots,,,0.00,5.05,
139.570604526,S0-C0,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.50,% Slots,,,0.00,5.05,
139.570604526,S0-C0,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.05,
139.570604526,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.31,
139.570604526,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.62,% Core_Clocks,,,0.00,5.32,
139.570604526,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C1,Frontend_Bound,35.89,% Slots,,,0.00,5.05,
139.570604526,S0-C1,Backend_Bound,39.52,% Slots,,,0.00,5.05,<==
139.570604526,S0-C1,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.570604526,S0-C1,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S0-C1,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.05,
139.570604526,S0-C1,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.05,
139.570604526,S0-C1,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.31,
139.570604526,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.32,
139.570604526,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.32,
139.570604526,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
139.570604526,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.13,% Clocks,,,0.00,5.15,
139.570604526,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C2,Frontend_Bound,33.81,% Slots,,,0.00,5.05,
139.570604526,S0-C2,Backend_Bound,41.71,% Slots,,,0.00,5.05,<==
139.570604526,S0-C2,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.570604526,S0-C2,Frontend_Bound.Frontend_Latency,32.33,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S0-C2,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.05,
139.570604526,S0-C2,Backend_Bound.Core_Bound,20.37,% Slots,,,0.00,5.05,
139.570604526,S0-C2,Retiring.Microcode_Sequencer,14.25,% Slots,,idq.ms_uops,0.00,5.31,
139.570604526,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.31,
139.570604526,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
139.570604526,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.79,% Clocks,,,0.00,5.15,
139.570604526,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C3,Frontend_Bound,34.95,% Slots,,,0.00,5.05,
139.570604526,S0-C3,Backend_Bound,40.43,% Slots,,,0.00,5.05,
139.570604526,S0-C3,Retiring,16.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.570604526,S0-C3,Frontend_Bound.Frontend_Latency,38.34,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S0-C3,Backend_Bound.Memory_Bound,24.06,% Slots,,,0.00,5.05,
139.570604526,S0-C3,Backend_Bound.Core_Bound,16.38,% Slots,,,0.00,5.05,
139.570604526,S0-C3,Retiring.Microcode_Sequencer,12.00,% Slots,,idq.ms_uops,0.00,5.31,
139.570604526,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.32,
139.570604526,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.28,% Clocks,,idq.ms_switches,0.00,5.32,
139.570604526,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
139.570604526,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C4,Frontend_Bound,30.30,% Slots,,,0.00,5.05,
139.570604526,S0-C4,Backend_Bound,38.91,% Slots,,,0.00,5.05,<==
139.570604526,S0-C4,Retiring,31.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
139.570604526,S0-C4,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S0-C4,Backend_Bound.Memory_Bound,21.66,% Slots,,,0.00,5.05,
139.570604526,S0-C4,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.05,
139.570604526,S0-C4,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.32,
139.570604526,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.84,% Clocks,,,0.00,5.32,
139.570604526,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.13,% Clocks,,idq.ms_switches,0.00,5.32,
139.570604526,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
139.570604526,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C5,Frontend_Bound,34.17,% Slots,,,0.00,5.05,
139.570604526,S0-C5,Backend_Bound,41.78,% Slots,,,0.00,5.05,<==
139.570604526,S0-C5,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.570604526,S0-C5,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S0-C5,Backend_Bound.Memory_Bound,23.22,% Slots,,,0.00,5.05,
139.570604526,S0-C5,Backend_Bound.Core_Bound,18.55,% Slots,,,0.00,5.05,
139.570604526,S0-C5,Retiring.Microcode_Sequencer,13.79,% Slots,,idq.ms_uops,0.00,5.31,
139.570604526,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.32,
139.570604526,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.32,
139.570604526,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
139.570604526,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.57,% Clocks,,,0.00,5.14,
139.570604526,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C6,Frontend_Bound,36.20,% Slots,,,0.00,5.05,
139.570604526,S0-C6,Backend_Bound,39.17,% Slots,,,0.00,5.05,<==
139.570604526,S0-C6,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.570604526,S0-C6,Frontend_Bound.Frontend_Latency,33.61,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S0-C6,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.05,
139.570604526,S0-C6,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.05,
139.570604526,S0-C6,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.31,
139.570604526,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.32,
139.570604526,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.32,
139.570604526,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
139.570604526,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.25,% Clocks,,,0.00,5.14,
139.570604526,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C7,Frontend_Bound,36.37,% Slots,,,0.00,5.05,
139.570604526,S0-C7,Backend_Bound,40.31,% Slots,,,0.00,5.05,
139.570604526,S0-C7,Retiring,16.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.570604526,S0-C7,Frontend_Bound.Frontend_Latency,28.03,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S0-C7,Backend_Bound.Memory_Bound,24.89,% Slots,,,0.00,5.05,<==
139.570604526,S0-C7,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,5.05,
139.570604526,S0-C7,Retiring.Microcode_Sequencer,12.59,% Slots,,idq.ms_uops,0.00,5.31,
139.570604526,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.31,
139.570604526,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.83,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
139.570604526,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
139.570604526,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.04,% Clocks,,,0.00,5.13,
139.570604526,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C0,Frontend_Bound,35.20,% Slots,,,0.00,5.05,
139.570604526,S1-C0,Backend_Bound,41.21,% Slots,,,0.00,5.05,
139.570604526,S1-C0,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
139.570604526,S1-C0,Frontend_Bound.Frontend_Latency,28.33,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S1-C0,Backend_Bound.Memory_Bound,23.14,% Slots,,,0.00,5.05,
139.570604526,S1-C0,Backend_Bound.Core_Bound,18.07,% Slots,,,0.00,5.05,
139.570604526,S1-C0,Retiring.Microcode_Sequencer,14.93,% Slots,,idq.ms_uops,0.00,5.32,
139.570604526,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.31,
139.570604526,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
139.570604526,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.69,% Clocks,,,0.00,5.13,
139.570604526,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C1,Frontend_Bound,35.23,% Slots,,,0.00,5.05,
139.570604526,S1-C1,Backend_Bound,40.58,% Slots,,,0.00,5.05,
139.570604526,S1-C1,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
139.570604526,S1-C1,Frontend_Bound.Frontend_Latency,28.38,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S1-C1,Backend_Bound.Memory_Bound,24.96,% Slots,,,0.00,5.05,
139.570604526,S1-C1,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.05,
139.570604526,S1-C1,Retiring.Microcode_Sequencer,13.88,% Slots,,idq.ms_uops,0.00,5.32,
139.570604526,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.31,
139.570604526,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.30,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
139.570604526,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
139.570604526,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.36,% Clocks,,,0.00,5.13,
139.570604526,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C2,Frontend_Bound,34.82,% Slots,,,0.00,5.05,
139.570604526,S1-C2,Backend_Bound,42.25,% Slots,,,0.00,5.05,
139.570604526,S1-C2,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
139.570604526,S1-C2,Frontend_Bound.Frontend_Latency,29.51,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S1-C2,Backend_Bound.Memory_Bound,26.80,% Slots,,,0.00,5.05,
139.570604526,S1-C2,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.05,
139.570604526,S1-C2,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.32,
139.570604526,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.31,
139.570604526,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
139.570604526,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.17,% Clocks,,,0.00,5.13,
139.570604526,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C3,Frontend_Bound,34.25,% Slots,,,0.00,5.05,
139.570604526,S1-C3,Backend_Bound,41.90,% Slots,,,0.00,5.05,
139.570604526,S1-C3,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
139.570604526,S1-C3,Frontend_Bound.Frontend_Latency,29.62,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S1-C3,Backend_Bound.Memory_Bound,18.12,% Slots,,,0.00,5.05,
139.570604526,S1-C3,Backend_Bound.Core_Bound,23.78,% Slots,,,0.00,5.05,<==
139.570604526,S1-C3,Retiring.Microcode_Sequencer,14.70,% Slots,,idq.ms_uops,0.00,5.32,
139.570604526,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.31,
139.570604526,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
139.570604526,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C4,Backend_Bound,46.97,% Slots,,,0.00,5.04,
139.570604526,S1-C4,Retiring,31.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.570604526,S1-C4,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.31,
139.570604526,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
139.570604526,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
139.570604526,S1-C5,Frontend_Bound,36.36,% Slots,,,0.00,5.05,
139.570604526,S1-C5,Backend_Bound,40.35,% Slots,,,0.00,5.05,
139.570604526,S1-C5,Retiring,15.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.570604526,S1-C5,Frontend_Bound.Frontend_Latency,34.95,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S1-C5,Backend_Bound.Memory_Bound,26.15,% Slots,,,0.00,5.05,<==
139.570604526,S1-C5,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.05,
139.570604526,S1-C5,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.31,
139.570604526,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.31,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
139.570604526,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C6,Frontend_Bound,35.71,% Slots,,,0.00,5.05,
139.570604526,S1-C6,Backend_Bound,39.91,% Slots,,,0.00,5.05,
139.570604526,S1-C6,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
139.570604526,S1-C6,Frontend_Bound.Frontend_Latency,36.57,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S1-C6,Backend_Bound.Memory_Bound,23.54,% Slots,,,0.00,5.05,
139.570604526,S1-C6,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.05,
139.570604526,S1-C6,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.32,
139.570604526,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.31,
139.570604526,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.09,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
139.570604526,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.76,% Clocks,,,0.00,5.12,
139.570604526,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C7,Frontend_Bound,33.44,% Slots,,,0.00,5.05,
139.570604526,S1-C7,Backend_Bound,42.33,% Slots,,,0.00,5.05,
139.570604526,S1-C7,Retiring,28.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
139.570604526,S1-C7,Frontend_Bound.Frontend_Latency,33.05,% Slots,,rs_events.empty_end,0.00,5.05,
139.570604526,S1-C7,Backend_Bound.Memory_Bound,15.47,% Slots,,,0.00,5.05,
139.570604526,S1-C7,Backend_Bound.Core_Bound,26.86,% Slots,,,0.00,5.05,
139.570604526,S1-C7,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.32,
139.570604526,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
139.570604526,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.13,% Clocks,,idq.ms_switches,0.00,5.31,
139.570604526,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
139.570604526,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
139.570604526,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.54,% Clocks,,,0.00,5.33,<==
139.570604526,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
139.570604526,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
139.570604526,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
141.090552771,S0-C0,Frontend_Bound,34.96,% Slots,,,0.00,5.28,<==
141.090552771,S0-C0,Bad_Speculation,10.21,% Slots,,,0.00,5.28,
141.090552771,S0-C0,Backend_Bound,13.77,% Slots,,,0.00,5.28,
141.090552771,S0-C0,Frontend_Bound.Frontend_Latency,19.14,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.58,% Slots,,,0.00,5.28,
141.090552771,S0-C0,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
141.090552771,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.27,
141.090552771,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.57,% Core_Clocks,,,0.00,5.17,
141.090552771,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
141.090552771,S0-C1,Frontend_Bound,38.07,% Slots,,,0.00,5.28,
141.090552771,S0-C1,Backend_Bound,38.48,% Slots,,,0.00,5.28,<==
141.090552771,S0-C1,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S0-C1,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.28,
141.090552771,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.28,
141.090552771,S0-C1,Backend_Bound.Memory_Bound,21.61,% Slots,,,0.00,5.27,
141.090552771,S0-C1,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.27,
141.090552771,S0-C1,Retiring.Microcode_Sequencer,12.25,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.27,
141.090552771,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.27,
141.090552771,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.64,% Core_Clocks,,,0.00,5.17,
141.090552771,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
141.090552771,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
141.090552771,S0-C2,Frontend_Bound,47.07,% Slots,,,0.00,5.28,
141.090552771,S0-C2,Backend_Bound,32.88,% Slots,,,0.00,5.28,
141.090552771,S0-C2,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S0-C2,Frontend_Bound.Frontend_Latency,20.43,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S0-C2,Frontend_Bound.Frontend_Bandwidth,37.80,% Slots,,,0.00,5.27,
141.090552771,S0-C2,Backend_Bound.Memory_Bound,22.10,% Slots,,,0.00,5.27,
141.090552771,S0-C2,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.27,
141.090552771,S0-C2,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.28,
141.090552771,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
141.090552771,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.28,
141.090552771,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.93,% Core_Clocks,,,0.00,5.18,<==
141.090552771,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
141.090552771,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
141.090552771,S0-C3,Frontend_Bound,41.30,% Slots,,,0.00,5.28,
141.090552771,S0-C3,Backend_Bound,37.27,% Slots,,,0.00,5.28,
141.090552771,S0-C3,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S0-C3,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.27,<==
141.090552771,S0-C3,Backend_Bound.Memory_Bound,21.44,% Slots,,,0.00,5.27,
141.090552771,S0-C3,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.27,
141.090552771,S0-C3,Retiring.Microcode_Sequencer,12.12,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.28,
141.090552771,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.28,
141.090552771,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
141.090552771,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.79,% Clocks,,,0.00,5.26,
141.090552771,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
141.090552771,S0-C4,Frontend_Bound,36.32,% Slots,,,0.00,5.28,
141.090552771,S0-C4,Backend_Bound,41.64,% Slots,,,0.00,5.28,
141.090552771,S0-C4,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S0-C4,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.80,% Slots,,,0.00,5.27,
141.090552771,S0-C4,Backend_Bound.Memory_Bound,26.24,% Slots,,,0.00,5.27,
141.090552771,S0-C4,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.27,
141.090552771,S0-C4,Retiring.Microcode_Sequencer,14.30,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.28,
141.090552771,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.28,
141.090552771,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.92,% Core_Clocks,,,0.00,5.19,
141.090552771,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
141.090552771,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
141.090552771,S0-C5,Frontend_Bound,33.32,% Slots,,,0.00,5.28,
141.090552771,S0-C5,Backend_Bound,42.14,% Slots,,,0.00,5.28,
141.090552771,S0-C5,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S0-C5,Frontend_Bound.Frontend_Latency,29.42,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S0-C5,Backend_Bound.Memory_Bound,25.33,% Slots,,,0.00,5.27,
141.090552771,S0-C5,Backend_Bound.Core_Bound,16.82,% Slots,,,0.00,5.27,
141.090552771,S0-C5,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.28,
141.090552771,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.28,
141.090552771,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
141.090552771,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
141.090552771,S0-C6,Frontend_Bound,36.06,% Slots,,,0.00,5.28,
141.090552771,S0-C6,Backend_Bound,39.81,% Slots,,,0.00,5.28,
141.090552771,S0-C6,Retiring,16.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S0-C6,Frontend_Bound.Frontend_Latency,34.93,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S0-C6,Backend_Bound.Memory_Bound,25.34,% Slots,,,0.00,5.27,
141.090552771,S0-C6,Backend_Bound.Core_Bound,14.48,% Slots,,,0.00,5.27,
141.090552771,S0-C6,Retiring.Microcode_Sequencer,11.66,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.28,
141.090552771,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.28,
141.090552771,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
141.090552771,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
141.090552771,S0-C7,Frontend_Bound,35.44,% Slots,,,0.00,5.28,
141.090552771,S0-C7,Backend_Bound,40.11,% Slots,,,0.00,5.28,
141.090552771,S0-C7,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S0-C7,Frontend_Bound.Frontend_Latency,29.19,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S0-C7,Backend_Bound.Memory_Bound,23.70,% Slots,,,0.00,5.27,<==
141.090552771,S0-C7,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.27,
141.090552771,S0-C7,Retiring.Microcode_Sequencer,13.81,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.28,
141.090552771,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.28,
141.090552771,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
141.090552771,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.35,% Clocks,,,0.00,5.26,
141.090552771,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
141.090552771,S1-C0,Frontend_Bound,36.32,% Slots,,,0.00,5.28,
141.090552771,S1-C0,Backend_Bound,40.11,% Slots,,,0.00,5.28,
141.090552771,S1-C0,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S1-C0,Frontend_Bound.Frontend_Latency,32.68,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S1-C0,Backend_Bound.Memory_Bound,24.23,% Slots,,,0.00,5.27,
141.090552771,S1-C0,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.27,
141.090552771,S1-C0,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.27,
141.090552771,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.27,
141.090552771,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
141.090552771,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
141.090552771,S1-C1,Frontend_Bound,33.02,% Slots,,,0.00,5.28,
141.090552771,S1-C1,Backend_Bound,42.27,% Slots,,,0.00,5.28,
141.090552771,S1-C1,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
141.090552771,S1-C1,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S1-C1,Backend_Bound.Memory_Bound,25.04,% Slots,,,0.00,5.27,
141.090552771,S1-C1,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.27,
141.090552771,S1-C1,Retiring.Microcode_Sequencer,15.49,% Slots,,idq.ms_uops,0.00,5.28,
141.090552771,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.27,
141.090552771,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.27,
141.090552771,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
141.090552771,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
141.090552771,S1-C2,Frontend_Bound,33.92,% Slots,,,0.00,5.28,
141.090552771,S1-C2,Backend_Bound,41.91,% Slots,,,0.00,5.28,
141.090552771,S1-C2,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
141.090552771,S1-C2,Frontend_Bound.Frontend_Latency,41.35,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S1-C2,Backend_Bound.Memory_Bound,31.85,% Slots,,,0.00,5.27,
141.090552771,S1-C2,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.27,
141.090552771,S1-C2,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.28,
141.090552771,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.27,
141.090552771,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.27,
141.090552771,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
141.090552771,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.81,% Clocks,,,0.00,5.26,
141.090552771,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
141.090552771,S1-C3,Frontend_Bound,33.69,% Slots,,,0.00,5.28,
141.090552771,S1-C3,Backend_Bound,42.42,% Slots,,,0.00,5.28,
141.090552771,S1-C3,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
141.090552771,S1-C3,Frontend_Bound.Frontend_Latency,29.42,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S1-C3,Backend_Bound.Memory_Bound,25.99,% Slots,,,0.00,5.27,
141.090552771,S1-C3,Backend_Bound.Core_Bound,16.43,% Slots,,,0.00,5.27,
141.090552771,S1-C3,Retiring.Microcode_Sequencer,8.60,% Slots,,idq.ms_uops,0.00,5.27,
141.090552771,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.27,
141.090552771,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
141.090552771,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
141.090552771,S1-C4,Frontend_Bound,27.49,% Slots,,,0.00,5.28,
141.090552771,S1-C4,Backend_Bound,35.98,% Slots,,,0.00,5.28,
141.090552771,S1-C4,Frontend_Bound.Frontend_Latency,25.91,% Slots,,rs_events.empty_end,0.00,5.26,
141.090552771,S1-C4,Backend_Bound.Memory_Bound,24.76,% Slots,,,0.00,5.26,
141.090552771,S1-C4,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.26,
141.090552771,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.27,
141.090552771,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
141.090552771,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.77,% Clocks,,,0.00,5.26,
141.090552771,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
141.090552771,S1-C5,Frontend_Bound,35.90,% Slots,,,0.00,5.28,
141.090552771,S1-C5,Backend_Bound,40.05,% Slots,,,0.00,5.28,
141.090552771,S1-C5,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
141.090552771,S1-C5,Frontend_Bound.Frontend_Latency,36.13,% Slots,,rs_events.empty_end,0.00,5.27,
141.090552771,S1-C5,Backend_Bound.Memory_Bound,24.41,% Slots,,,0.00,5.27,
141.090552771,S1-C5,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.27,
141.090552771,S1-C5,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.28,
141.090552771,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.27,
141.090552771,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
141.090552771,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.27,
141.090552771,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
141.090552771,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
141.090552771,S1-C6,Frontend_Bound,26.64,% Slots,,,0.00,5.28,
141.090552771,S1-C6,Backend_Bound,50.01,% Slots,,,0.00,5.28,
141.090552771,S1-C6,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
141.090552771,S1-C6,Frontend_Bound.Frontend_Bandwidth,39.42,% Slots,,,0.00,5.28,
141.090552771,S1-C6,Backend_Bound.Memory_Bound,28.00,% Slots,,,0.00,5.27,
141.090552771,S1-C6,Backend_Bound.Core_Bound,22.02,% Slots,,,0.00,5.27,
141.090552771,S1-C6,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.28,
141.090552771,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.27,
141.090552771,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.84,% Core_Clocks,,,0.00,5.21,
141.090552771,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
141.090552771,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
141.090552771,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
141.090552771,S1-C7,Frontend_Bound,24.55,% Slots,,,0.00,5.28,
141.090552771,S1-C7,Backend_Bound,43.26,% Slots,,,0.00,5.28,
141.090552771,S1-C7,Retiring,28.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
141.090552771,S1-C7,Frontend_Bound.Frontend_Bandwidth,23.82,% Slots,,,0.00,5.28,
141.090552771,S1-C7,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.27,
141.090552771,S1-C7,Backend_Bound.Core_Bound,30.13,% Slots,,,0.00,5.27,<==
141.090552771,S1-C7,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.28,
141.090552771,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.95,% Clocks,,idq.ms_switches,0.00,5.27,
141.090552771,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.50,% Core_Clocks,,,0.00,5.21,
141.090552771,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
141.090552771,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
141.090552771,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
141.090552771,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
141.090552771,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
141.090552771,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
141.090552771,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
141.090552771,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
141.090552771,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
141.090552771,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
141.090552771,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
141.090552771,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
141.090552771,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
141.090552771,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
141.090552771,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
141.090552771,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
141.090552771,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
141.090552771,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
142.598753469,S0-C0,Frontend_Bound,34.49,% Slots,,,0.00,5.3,<==
142.598753469,S0-C0,Bad_Speculation,10.17,% Slots,,,0.00,5.3,
142.598753469,S0-C0,Backend_Bound,13.71,% Slots,,,0.00,5.3,
142.598753469,S0-C0,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.48,% Slots,,,0.00,5.3,
142.598753469,S0-C0,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.04,
142.598753469,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.31,
142.598753469,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
142.598753469,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.42,% Core_Clocks,,,0.00,5.04,
142.598753469,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C1,Frontend_Bound,36.53,% Slots,,,0.00,5.3,
142.598753469,S0-C1,Backend_Bound,40.10,% Slots,,,0.00,5.3,
142.598753469,S0-C1,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
142.598753469,S0-C1,Frontend_Bound.Frontend_Latency,41.67,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S0-C1,Backend_Bound.Memory_Bound,31.62,% Slots,,,0.00,5.3,
142.598753469,S0-C1,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.3,
142.598753469,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.31,
142.598753469,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
142.598753469,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.31,
142.598753469,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
142.598753469,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
142.598753469,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C2,Frontend_Bound,34.38,% Slots,,,0.00,5.31,
142.598753469,S0-C2,Backend_Bound,42.07,% Slots,,,0.00,5.31,
142.598753469,S0-C2,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S0-C2,Frontend_Bound.Frontend_Latency,34.99,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S0-C2,Backend_Bound.Memory_Bound,28.14,% Slots,,,0.00,5.3,
142.598753469,S0-C2,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.3,
142.598753469,S0-C2,Retiring.Microcode_Sequencer,15.68,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.3,
142.598753469,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
142.598753469,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
142.598753469,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
142.598753469,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C3,Frontend_Bound,38.65,% Slots,,,0.00,5.3,
142.598753469,S0-C3,Backend_Bound,38.10,% Slots,,,0.00,5.3,
142.598753469,S0-C3,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S0-C3,Frontend_Bound.Frontend_Latency,30.51,% Slots,,rs_events.empty_end,0.00,5.3,<==
142.598753469,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.3,
142.598753469,S0-C3,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.3,
142.598753469,S0-C3,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.3,
142.598753469,S0-C3,Retiring.Microcode_Sequencer,14.75,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.3,
142.598753469,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
142.598753469,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.39,% Core_Clocks,,,0.00,5.04,
142.598753469,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
142.598753469,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.65,% Clocks,,,0.00,5.31,
142.598753469,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C4,Frontend_Bound,30.79,% Slots,,,0.00,5.3,
142.598753469,S0-C4,Backend_Bound,38.60,% Slots,,,0.00,5.3,
142.598753469,S0-C4,Retiring,26.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S0-C4,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S0-C4,Backend_Bound.Memory_Bound,32.44,% Slots,,,0.00,5.3,
142.598753469,S0-C4,Retiring.Microcode_Sequencer,5.91,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.92,% Clocks,,,0.00,5.3,
142.598753469,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
142.598753469,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.40,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
142.598753469,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C5,Frontend_Bound,35.22,% Slots,,,0.00,5.31,
142.598753469,S0-C5,Backend_Bound,41.02,% Slots,,,0.00,5.31,
142.598753469,S0-C5,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S0-C5,Frontend_Bound.Frontend_Latency,29.31,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S0-C5,Backend_Bound.Memory_Bound,29.34,% Slots,,,0.00,5.3,
142.598753469,S0-C5,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.3,
142.598753469,S0-C5,Retiring.Microcode_Sequencer,15.10,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.3,
142.598753469,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
142.598753469,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.73,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
142.598753469,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.11,% Clocks,,,0.00,5.31,
142.598753469,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C6,Frontend_Bound,37.10,% Slots,,,0.00,5.31,
142.598753469,S0-C6,Backend_Bound,39.28,% Slots,,,0.00,5.31,
142.598753469,S0-C6,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S0-C6,Frontend_Bound.Frontend_Latency,36.77,% Slots,,rs_events.empty_end,0.00,5.31,
142.598753469,S0-C6,Backend_Bound.Memory_Bound,26.65,% Slots,,,0.00,5.3,
142.598753469,S0-C6,Backend_Bound.Core_Bound,12.64,% Slots,,,0.00,5.3,
142.598753469,S0-C6,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.3,
142.598753469,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
142.598753469,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
142.598753469,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
142.598753469,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.03,% Clocks,,,0.00,5.31,
142.598753469,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C7,Frontend_Bound,34.84,% Slots,,,0.00,5.31,
142.598753469,S0-C7,Backend_Bound,41.64,% Slots,,,0.00,5.31,
142.598753469,S0-C7,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S0-C7,Frontend_Bound.Frontend_Latency,33.40,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S0-C7,Backend_Bound.Memory_Bound,29.64,% Slots,,,0.00,5.3,
142.598753469,S0-C7,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.3,
142.598753469,S0-C7,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.31,
142.598753469,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
142.598753469,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.31,
142.598753469,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
142.598753469,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
142.598753469,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.17,% Clocks,,,0.00,5.31,
142.598753469,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C0,Frontend_Bound,39.61,% Slots,,,0.00,5.3,
142.598753469,S1-C0,Backend_Bound,38.38,% Slots,,,0.00,5.3,
142.598753469,S1-C0,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S1-C0,Frontend_Bound.Frontend_Latency,30.59,% Slots,,rs_events.empty_end,0.00,5.3,<==
142.598753469,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.07,% Slots,,,0.00,5.3,
142.598753469,S1-C0,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.3,
142.598753469,S1-C0,Backend_Bound.Core_Bound,12.18,% Slots,,,0.00,5.3,
142.598753469,S1-C0,Retiring.Microcode_Sequencer,14.33,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.3,
142.598753469,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
142.598753469,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.96,% Core_Clocks,,,0.00,5.04,
142.598753469,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
142.598753469,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
142.598753469,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.90,% Clocks,,,0.00,5.31,
142.598753469,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C1,Frontend_Bound,33.25,% Slots,,,0.00,5.3,
142.598753469,S1-C1,Backend_Bound,42.59,% Slots,,,0.00,5.3,
142.598753469,S1-C1,Retiring,18.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S1-C1,Frontend_Bound.Frontend_Latency,26.06,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.97,% Slots,,,0.00,5.3,
142.598753469,S1-C1,Backend_Bound.Memory_Bound,30.85,% Slots,,,0.00,5.3,
142.598753469,S1-C1,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.3,
142.598753469,S1-C1,Retiring.Microcode_Sequencer,15.44,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.3,
142.598753469,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
142.598753469,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.31,% Core_Clocks,,,0.00,5.04,
142.598753469,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
142.598753469,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
142.598753469,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C2,Frontend_Bound,37.42,% Slots,,,0.00,5.31,
142.598753469,S1-C2,Backend_Bound,39.23,% Slots,,,0.00,5.31,
142.598753469,S1-C2,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S1-C2,Frontend_Bound.Frontend_Latency,36.53,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S1-C2,Backend_Bound.Memory_Bound,31.01,% Slots,,,0.00,5.3,<==
142.598753469,S1-C2,Retiring.Microcode_Sequencer,14.29,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.3,
142.598753469,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
142.598753469,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.86,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
142.598753469,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
142.598753469,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C3,Backend_Bound,73.72,% Slots,,,0.00,5.3,
142.598753469,S1-C3,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S1-C3,Backend_Bound.Memory_Bound,17.75,% Slots,,,0.00,5.04,
142.598753469,S1-C3,Backend_Bound.Core_Bound,55.97,% Slots,,,0.00,5.04,
142.598753469,S1-C3,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,29.17,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
142.598753469,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.37,% Clocks,,,0.00,5.3,<==
142.598753469,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C4,Backend_Bound,66.75,% Slots,,,0.00,5.3,
142.598753469,S1-C4,Retiring,21.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
142.598753469,S1-C4,Backend_Bound.Memory_Bound,81.35,% Slots,,,0.00,5.04,
142.598753469,S1-C4,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.3,
142.598753469,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,28.49,% Clocks,,idq.ms_switches,0.00,5.31,
142.598753469,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
142.598753469,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C5,Frontend_Bound,34.70,% Slots,,,0.00,5.31,
142.598753469,S1-C5,Backend_Bound,42.36,% Slots,,,0.00,5.31,
142.598753469,S1-C5,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S1-C5,Frontend_Bound.Frontend_Latency,32.47,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S1-C5,Backend_Bound.Memory_Bound,33.43,% Slots,,,0.00,5.04,<==
142.598753469,S1-C5,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.3,
142.598753469,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
142.598753469,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
142.598753469,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
142.598753469,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C6,Frontend_Bound,35.75,% Slots,,,0.00,5.3,
142.598753469,S1-C6,Backend_Bound,41.64,% Slots,,,0.00,5.3,
142.598753469,S1-C6,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S1-C6,Frontend_Bound.Frontend_Latency,35.98,% Slots,,rs_events.empty_end,0.00,5.3,
142.598753469,S1-C6,Backend_Bound.Memory_Bound,37.72,% Slots,,,0.00,5.04,<==
142.598753469,S1-C6,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.3,
142.598753469,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
142.598753469,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
142.598753469,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
142.598753469,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C7,Frontend_Bound,27.56,% Slots,,,0.00,5.3,
142.598753469,S1-C7,Backend_Bound,39.67,% Slots,,,0.00,5.3,
142.598753469,S1-C7,Retiring,28.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
142.598753469,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.32,% Slots,,,0.00,5.3,
142.598753469,S1-C7,Backend_Bound.Memory_Bound,45.73,% Slots,,,0.00,5.04,
142.598753469,S1-C7,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.31,
142.598753469,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.53,% Clocks,,idq.ms_switches,0.00,5.3,
142.598753469,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.98,% Core_Clocks,,,0.00,5.04,
142.598753469,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
142.598753469,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
142.598753469,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
144.149384552,S0-C0,Frontend_Bound,27.31,% Slots,,,0.00,5.42,<==
144.149384552,S0-C0,Bad_Speculation,13.97,% Slots,,,0.00,5.42,
144.149384552,S0-C0,Backend_Bound,18.28,% Slots,,,0.00,5.42,
144.149384552,S0-C0,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.42,
144.149384552,S0-C0,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.16,
144.149384552,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C1,Frontend_Bound,41.47,% Slots,,,0.00,5.42,
144.149384552,S0-C1,Bad_Speculation,10.69,% Slots,,,0.00,5.42,
144.149384552,S0-C1,Backend_Bound,29.63,% Slots,,,0.00,5.42,
144.149384552,S0-C1,Retiring,27.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
144.149384552,S0-C1,Frontend_Bound.Frontend_Latency,72.69,% Slots,,rs_events.empty_end,0.00,5.42,<==
144.149384552,S0-C1,Bad_Speculation.Branch_Mispredicts,10.18,% Slots,,br_misp_retired.all_branches,0.00,5.42,
144.149384552,S0-C1,Backend_Bound.Core_Bound,64.73,% Slots,,,0.00,5.16,
144.149384552,S0-C1,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.15,
144.149384552,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.16,
144.149384552,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
144.149384552,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.30,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.94,% Clocks,,,0.00,5.16,
144.149384552,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C2,Bad_Speculation,17.80,% Slots,,,0.00,5.41,
144.149384552,S0-C2,Bad_Speculation.Branch_Mispredicts,17.62,% Slots,,br_misp_retired.all_branches,0.00,5.41,
144.149384552,S0-C2,Backend_Bound,30.36,% Slots,,,0.00,5.41,
144.149384552,S0-C2,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.16,
144.149384552,S0-C2,Backend_Bound.Core_Bound,19.86,% Slots,,,0.00,5.16,
144.149384552,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
144.149384552,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.57,% Clocks,,,0.00,5.16,<==
144.149384552,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C3,Frontend_Bound,37.41,% Slots,,,0.00,5.42,
144.149384552,S0-C3,Backend_Bound,38.32,% Slots,,,0.00,5.42,
144.149384552,S0-C3,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
144.149384552,S0-C3,Frontend_Bound.Frontend_Latency,77.35,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S0-C3,Backend_Bound.Core_Bound,52.66,% Slots,,,0.00,5.16,
144.149384552,S0-C3,Retiring.Microcode_Sequencer,14.11,% Slots,,idq.ms_uops,0.00,5.15,
144.149384552,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.16,
144.149384552,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.26,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.42,% Clocks,,,0.00,5.16,<==
144.149384552,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C4,Frontend_Bound,33.74,% Slots,,,0.00,5.42,
144.149384552,S0-C4,Backend_Bound,42.30,% Slots,,,0.00,5.42,
144.149384552,S0-C4,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S0-C4,Frontend_Bound.Frontend_Latency,25.24,% Slots,,rs_events.empty_end,0.00,5.42,
144.149384552,S0-C4,Backend_Bound.Memory_Bound,28.28,% Slots,,,0.00,5.16,
144.149384552,S0-C4,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.16,
144.149384552,S0-C4,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.49,% Clocks,,,0.00,5.16,
144.149384552,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.15,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
144.149384552,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C5,Frontend_Bound,25.50,% Slots,,,0.00,5.42,<==
144.149384552,S0-C5,Bad_Speculation,21.97,% Slots,,,0.00,5.42,
144.149384552,S0-C5,Backend_Bound,21.85,% Slots,,,0.00,5.42,
144.149384552,S0-C5,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S0-C5,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.16,
144.149384552,S0-C5,Bad_Speculation.Branch_Mispredicts,19.91,% Slots,,br_misp_retired.all_branches,0.00,5.42,
144.149384552,S0-C5,Backend_Bound.Core_Bound,28.69,% Slots,,,0.00,5.16,
144.149384552,S0-C5,Retiring.Microcode_Sequencer,15.27,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.31,% Clocks,,,0.00,5.16,
144.149384552,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.40,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.35,% Core_Clocks,,,0.00,5.42,
144.149384552,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.43,% Core_Clocks,,,0.00,5.22,
144.149384552,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C6,Frontend_Bound,34.64,% Slots,,,0.00,5.42,
144.149384552,S0-C6,Backend_Bound,41.51,% Slots,,,0.00,5.42,
144.149384552,S0-C6,Retiring,20.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S0-C6,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S0-C6,Backend_Bound.Memory_Bound,24.85,% Slots,,,0.00,5.16,<==
144.149384552,S0-C6,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.16,
144.149384552,S0-C6,Retiring.Microcode_Sequencer,10.70,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.60,% Clocks,,,0.00,5.16,
144.149384552,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.13,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
144.149384552,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
144.149384552,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C7,Frontend_Bound,37.56,% Slots,,,0.00,5.42,<==
144.149384552,S0-C7,Backend_Bound,29.42,% Slots,,,0.00,5.42,
144.149384552,S0-C7,Retiring,17.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S0-C7,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.16,
144.149384552,S0-C7,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,5.16,
144.149384552,S0-C7,Retiring.Microcode_Sequencer,14.29,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
144.149384552,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
144.149384552,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.70,% Clocks,,,0.00,5.16,
144.149384552,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C0,Frontend_Bound,39.39,% Slots,,,0.00,5.42,
144.149384552,S1-C0,Backend_Bound,12.19,% Slots,,,0.00,5.42,
144.149384552,S1-C0,Frontend_Bound.Frontend_Latency,26.94,% Slots,,rs_events.empty_end,0.00,5.41,<==
144.149384552,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.16,
144.149384552,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.16,
144.149384552,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.86,% Core_Clocks,,,0.00,5.42,
144.149384552,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C1,Frontend_Bound,34.68,% Slots,,,0.00,5.42,
144.149384552,S1-C1,Backend_Bound,40.45,% Slots,,,0.00,5.42,
144.149384552,S1-C1,Retiring,19.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S1-C1,Frontend_Bound.Frontend_Latency,31.77,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S1-C1,Backend_Bound.Memory_Bound,29.45,% Slots,,,0.00,5.16,
144.149384552,S1-C1,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.16,
144.149384552,S1-C1,Retiring.Microcode_Sequencer,15.66,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.16,
144.149384552,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.07,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
144.149384552,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
144.149384552,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C2,Frontend_Bound,35.09,% Slots,,,0.00,5.42,
144.149384552,S1-C2,Backend_Bound,41.14,% Slots,,,0.00,5.42,
144.149384552,S1-C2,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S1-C2,Frontend_Bound.Frontend_Latency,27.12,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S1-C2,Backend_Bound.Memory_Bound,24.82,% Slots,,,0.00,5.16,
144.149384552,S1-C2,Backend_Bound.Core_Bound,16.32,% Slots,,,0.00,5.16,
144.149384552,S1-C2,Retiring.Microcode_Sequencer,15.01,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.16,
144.149384552,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
144.149384552,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
144.149384552,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C3,Frontend_Bound,33.14,% Slots,,,0.00,5.42,
144.149384552,S1-C3,Backend_Bound,41.96,% Slots,,,0.00,5.42,
144.149384552,S1-C3,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S1-C3,Frontend_Bound.Frontend_Latency,30.73,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S1-C3,Backend_Bound.Memory_Bound,27.49,% Slots,,,0.00,5.16,
144.149384552,S1-C3,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.16,
144.149384552,S1-C3,Retiring.Microcode_Sequencer,14.90,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.16,
144.149384552,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
144.149384552,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
144.149384552,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C4,Frontend_Bound,22.79,% Slots,,,0.00,5.42,
144.149384552,S1-C4,Backend_Bound,46.39,% Slots,,,0.00,5.42,
144.149384552,S1-C4,Retiring,27.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S1-C4,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S1-C4,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.16,
144.149384552,S1-C4,Backend_Bound.Core_Bound,20.07,% Slots,,,0.00,5.16,
144.149384552,S1-C4,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
144.149384552,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.63,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,20.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
144.149384552,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
144.149384552,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
144.149384552,S1-C5,Frontend_Bound,35.37,% Slots,,,0.00,5.42,
144.149384552,S1-C5,Backend_Bound,40.19,% Slots,,,0.00,5.42,
144.149384552,S1-C5,Retiring,20.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S1-C5,Frontend_Bound.Frontend_Latency,31.28,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S1-C5,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.16,
144.149384552,S1-C5,Backend_Bound.Core_Bound,30.03,% Slots,,,0.00,5.16,<==
144.149384552,S1-C5,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.16,
144.149384552,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
144.149384552,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
144.149384552,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
144.149384552,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
144.149384552,S1-C6,Frontend_Bound,35.29,% Slots,,,0.00,5.42,
144.149384552,S1-C6,Backend_Bound,39.59,% Slots,,,0.00,5.42,
144.149384552,S1-C6,Retiring,18.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S1-C6,Frontend_Bound.Frontend_Latency,42.03,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S1-C6,Backend_Bound.Memory_Bound,29.10,% Slots,,,0.00,5.16,
144.149384552,S1-C6,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.16,
144.149384552,S1-C6,Retiring.Microcode_Sequencer,14.49,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.16,
144.149384552,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
144.149384552,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
144.149384552,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C7,Frontend_Bound,34.29,% Slots,,,0.00,5.42,
144.149384552,S1-C7,Backend_Bound,41.44,% Slots,,,0.00,5.42,
144.149384552,S1-C7,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
144.149384552,S1-C7,Frontend_Bound.Frontend_Latency,24.71,% Slots,,rs_events.empty_end,0.00,5.41,
144.149384552,S1-C7,Backend_Bound.Memory_Bound,26.86,% Slots,,,0.00,5.16,
144.149384552,S1-C7,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.16,
144.149384552,S1-C7,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.16,
144.149384552,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
144.149384552,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.35,% Clocks,,idq.ms_switches,0.00,5.16,
144.149384552,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,23.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
144.149384552,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
144.149384552,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.60,% Clocks,,,0.00,5.16,
144.149384552,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
144.149384552,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
144.149384552,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
144.149384552,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
145.652618545,S0-C0,Frontend_Bound,35.16,% Slots,,,0.00,5.03,<==
145.652618545,S0-C0,Bad_Speculation,10.23,% Slots,,,0.00,5.03,
145.652618545,S0-C0,Backend_Bound,13.56,% Slots,,,0.00,5.03,
145.652618545,S0-C0,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.03,
145.652618545,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.57,% Slots,,,0.00,5.03,
145.652618545,S0-C0,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.03,
145.652618545,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.3,
145.652618545,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
145.652618545,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.06,% Core_Clocks,,,0.00,5.3,
145.652618545,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
145.652618545,S0-C1,Frontend_Bound,35.81,% Slots,,,0.00,5.04,
145.652618545,S0-C1,Backend_Bound,39.85,% Slots,,,0.00,5.04,
145.652618545,S0-C1,Retiring,29.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S0-C1,Frontend_Bound.Frontend_Latency,27.70,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S0-C1,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.04,
145.652618545,S0-C1,Backend_Bound.Core_Bound,25.29,% Slots,,,0.00,5.04,
145.652618545,S0-C1,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.3,
145.652618545,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.70,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
145.652618545,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.23,% Clocks,,,0.00,5.15,<==
145.652618545,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C2,Frontend_Bound,34.77,% Slots,,,0.00,5.04,
145.652618545,S0-C2,Backend_Bound,40.28,% Slots,,,0.00,5.04,
145.652618545,S0-C2,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
145.652618545,S0-C2,Frontend_Bound.Frontend_Latency,30.53,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S0-C2,Backend_Bound.Memory_Bound,23.96,% Slots,,,0.00,5.04,
145.652618545,S0-C2,Backend_Bound.Core_Bound,16.32,% Slots,,,0.00,5.04,
145.652618545,S0-C2,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.31,
145.652618545,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.3,
145.652618545,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
145.652618545,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,32.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
145.652618545,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.29,% Clocks,,,0.00,5.15,
145.652618545,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C3,Frontend_Bound,37.81,% Slots,,,0.00,5.03,
145.652618545,S0-C3,Backend_Bound,38.41,% Slots,,,0.00,5.03,
145.652618545,S0-C3,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S0-C3,Frontend_Bound.Frontend_Latency,33.43,% Slots,,rs_events.empty_end,0.00,5.03,
145.652618545,S0-C3,Backend_Bound.Memory_Bound,22.27,% Slots,,,0.00,5.03,<==
145.652618545,S0-C3,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.03,
145.652618545,S0-C3,Retiring.Microcode_Sequencer,11.66,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.3,
145.652618545,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
145.652618545,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
145.652618545,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
145.652618545,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
145.652618545,S0-C4,Frontend_Bound,30.94,% Slots,,,0.00,5.04,
145.652618545,S0-C4,Backend_Bound,38.16,% Slots,,,0.00,5.04,<==
145.652618545,S0-C4,Retiring,28.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S0-C4,Frontend_Bound.Frontend_Latency,25.21,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S0-C4,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.04,
145.652618545,S0-C4,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.04,
145.652618545,S0-C4,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,0.00,5.3,
145.652618545,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
145.652618545,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
145.652618545,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C5,Frontend_Bound,34.80,% Slots,,,0.00,5.04,
145.652618545,S0-C5,Backend_Bound,41.06,% Slots,,,0.00,5.04,
145.652618545,S0-C5,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S0-C5,Frontend_Bound.Frontend_Latency,31.04,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S0-C5,Backend_Bound.Memory_Bound,24.22,% Slots,,,0.00,5.04,
145.652618545,S0-C5,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.04,
145.652618545,S0-C5,Retiring.Microcode_Sequencer,14.33,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.3,
145.652618545,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
145.652618545,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
145.652618545,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.77,% Clocks,,,0.00,5.14,
145.652618545,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C6,Frontend_Bound,37.09,% Slots,,,0.00,5.03,
145.652618545,S0-C6,Backend_Bound,39.06,% Slots,,,0.00,5.03,<==
145.652618545,S0-C6,Retiring,16.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S0-C6,Frontend_Bound.Frontend_Latency,41.25,% Slots,,rs_events.empty_end,0.00,5.03,
145.652618545,S0-C6,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.03,
145.652618545,S0-C6,Backend_Bound.Core_Bound,21.80,% Slots,,,0.00,5.03,
145.652618545,S0-C6,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.34,% Clocks,,,0.00,5.3,
145.652618545,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.14,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
145.652618545,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
145.652618545,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.91,% Clocks,,,0.00,5.14,
145.652618545,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
145.652618545,S0-C7,Frontend_Bound,35.63,% Slots,,,0.00,5.04,
145.652618545,S0-C7,Backend_Bound,42.27,% Slots,,,0.00,5.04,
145.652618545,S0-C7,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S0-C7,Frontend_Bound.Frontend_Latency,21.11,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.21,% Slots,,,0.00,5.04,
145.652618545,S0-C7,Backend_Bound.Memory_Bound,17.41,% Slots,,,0.00,5.04,
145.652618545,S0-C7,Backend_Bound.Core_Bound,24.86,% Slots,,,0.00,5.04,<==
145.652618545,S0-C7,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.05,% Clocks,,,0.00,5.3,
145.652618545,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.27,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.89,% Core_Clocks,,,0.00,5.31,
145.652618545,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
145.652618545,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
145.652618545,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C0,Frontend_Bound,35.07,% Slots,,,0.00,5.04,
145.652618545,S1-C0,Backend_Bound,41.36,% Slots,,,0.00,5.04,
145.652618545,S1-C0,Retiring,10.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S1-C0,Frontend_Bound.Frontend_Latency,28.77,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S1-C0,Backend_Bound.Memory_Bound,25.12,% Slots,,,0.00,5.04,
145.652618545,S1-C0,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.04,
145.652618545,S1-C0,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.42,% Clocks,,,0.00,5.3,
145.652618545,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
145.652618545,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.82,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
145.652618545,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
145.652618545,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.30,% Clocks,,,0.00,5.14,
145.652618545,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C1,Frontend_Bound,35.84,% Slots,,,0.00,5.04,
145.652618545,S1-C1,Backend_Bound,39.87,% Slots,,,0.00,5.04,
145.652618545,S1-C1,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S1-C1,Frontend_Bound.Frontend_Latency,30.75,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S1-C1,Backend_Bound.Memory_Bound,24.42,% Slots,,,0.00,5.04,
145.652618545,S1-C1,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.04,
145.652618545,S1-C1,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.3,
145.652618545,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
145.652618545,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
145.652618545,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.78,% Clocks,,,0.00,5.14,
145.652618545,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C2,Frontend_Bound,35.85,% Slots,,,0.00,5.04,
145.652618545,S1-C2,Backend_Bound,41.29,% Slots,,,0.00,5.04,<==
145.652618545,S1-C2,Retiring,17.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S1-C2,Frontend_Bound.Frontend_Latency,22.90,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S1-C2,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.04,
145.652618545,S1-C2,Backend_Bound.Core_Bound,18.42,% Slots,,,0.00,5.04,
145.652618545,S1-C2,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.3,
145.652618545,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
145.652618545,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.71,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
145.652618545,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
145.652618545,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.19,% Clocks,,,0.00,5.13,
145.652618545,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C3,Frontend_Bound,34.66,% Slots,,,0.00,5.04,
145.652618545,S1-C3,Backend_Bound,40.93,% Slots,,,0.00,5.04,<==
145.652618545,S1-C3,Retiring,15.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S1-C3,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S1-C3,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.04,
145.652618545,S1-C3,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.04,
145.652618545,S1-C3,Retiring.Microcode_Sequencer,11.34,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.31,% Clocks,,,0.00,5.3,
145.652618545,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
145.652618545,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
145.652618545,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.11,% Clocks,,,0.00,5.13,
145.652618545,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C4,Backend_Bound,53.02,% Slots,,,0.00,5.04,
145.652618545,S1-C4,Retiring,21.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S1-C4,Backend_Bound.Memory_Bound,21.11,% Slots,,,0.00,5.04,
145.652618545,S1-C4,Backend_Bound.Core_Bound,31.92,% Slots,,,0.00,5.04,<==
145.652618545,S1-C4,Retiring.Microcode_Sequencer,8.98,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.45,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,19.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
145.652618545,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C5,Frontend_Bound,36.24,% Slots,,,0.00,5.04,
145.652618545,S1-C5,Backend_Bound,40.23,% Slots,,,0.00,5.04,
145.652618545,S1-C5,Retiring,14.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S1-C5,Frontend_Bound.Frontend_Latency,28.82,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S1-C5,Backend_Bound.Memory_Bound,25.37,% Slots,,,0.00,5.04,
145.652618545,S1-C5,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.04,
145.652618545,S1-C5,Retiring.Microcode_Sequencer,10.19,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.10,% Clocks,,,0.00,5.3,
145.652618545,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
145.652618545,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.06,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
145.652618545,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
145.652618545,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C6,Frontend_Bound,35.46,% Slots,,,0.00,5.04,
145.652618545,S1-C6,Backend_Bound,41.33,% Slots,,,0.00,5.04,
145.652618545,S1-C6,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S1-C6,Frontend_Bound.Frontend_Latency,29.23,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S1-C6,Backend_Bound.Memory_Bound,24.42,% Slots,,,0.00,5.04,<==
145.652618545,S1-C6,Backend_Bound.Core_Bound,16.91,% Slots,,,0.00,5.04,
145.652618545,S1-C6,Retiring.Microcode_Sequencer,13.18,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.3,
145.652618545,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
145.652618545,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.14,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.37,% Clocks,,,0.00,5.12,
145.652618545,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C7,Frontend_Bound,22.78,% Slots,,,0.00,5.04,
145.652618545,S1-C7,Backend_Bound,53.43,% Slots,,,0.00,5.04,
145.652618545,S1-C7,Retiring,34.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
145.652618545,S1-C7,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.04,
145.652618545,S1-C7,Frontend_Bound.Frontend_Bandwidth,40.28,% Slots,,,0.00,5.04,
145.652618545,S1-C7,Backend_Bound.Memory_Bound,20.13,% Slots,,,0.00,5.04,
145.652618545,S1-C7,Backend_Bound.Core_Bound,33.31,% Slots,,,0.00,5.04,<==
145.652618545,S1-C7,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.3,
145.652618545,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
145.652618545,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.3,
145.652618545,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.28,% Core_Clocks,,,0.00,5.3,
145.652618545,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
145.652618545,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
145.652618545,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
145.652618545,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
145.652618545,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
145.652618545,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C0,Frontend_Bound,34.78,% Slots,,,0.00,5.31,
147.158952501,S0-C0,Backend_Bound,14.84,% Slots,,,0.00,5.31,
147.158952501,S0-C0,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.31,<==
147.158952501,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.77,% Slots,,,0.00,5.31,
147.158952501,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.3,
147.158952501,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.15,% Core_Clocks,,,0.00,5.04,
147.158952501,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C1,Frontend_Bound.Frontend_Bandwidth,22.78,% Slots,,,0.00,5.31,
147.158952501,S0-C1,Backend_Bound.Core_Bound,95.14,% Slots,,,0.00,5.31,<==
147.158952501,S0-C1,Retiring.Microcode_Sequencer,9.79,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S0-C1,Backend_Bound,53.27,% Slots,,,0.00,5.31,
147.158952501,S0-C1,Retiring,27.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.47,% Clocks,,idq.ms_switches,0.00,5.3,
147.158952501,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.70,% Core_Clocks,,,0.00,5.05,
147.158952501,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C2,Frontend_Bound,41.70,% Slots,,,0.00,5.31,
147.158952501,S0-C2,Backend_Bound,35.36,% Slots,,,0.00,5.31,
147.158952501,S0-C2,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S0-C2,Frontend_Bound.Frontend_Latency,23.99,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S0-C2,Frontend_Bound.Frontend_Bandwidth,45.68,% Slots,,,0.00,5.31,
147.158952501,S0-C2,Backend_Bound.Memory_Bound,30.86,% Slots,,,0.00,5.31,
147.158952501,S0-C2,Retiring.Microcode_Sequencer,14.62,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.31,
147.158952501,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.83,% Core_Clocks,,,0.00,5.05,<==
147.158952501,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
147.158952501,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C3,Frontend_Bound,45.00,% Slots,,,0.00,5.31,
147.158952501,S0-C3,Backend_Bound,33.72,% Slots,,,0.00,5.31,
147.158952501,S0-C3,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S0-C3,Frontend_Bound.Frontend_Latency,25.24,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S0-C3,Frontend_Bound.Frontend_Bandwidth,47.13,% Slots,,,0.00,5.31,
147.158952501,S0-C3,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.31,
147.158952501,S0-C3,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.31,
147.158952501,S0-C3,Retiring.Microcode_Sequencer,13.59,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.31,
147.158952501,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.79,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.71,% Core_Clocks,,,0.00,5.05,<==
147.158952501,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.77,% Clocks,,,0.00,5.31,
147.158952501,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C4,Frontend_Bound,47.72,% Slots,,,0.00,5.31,
147.158952501,S0-C4,Backend_Bound,31.39,% Slots,,,0.00,5.31,
147.158952501,S0-C4,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S0-C4,Frontend_Bound.Frontend_Latency,15.99,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S0-C4,Frontend_Bound.Frontend_Bandwidth,59.17,% Slots,,,0.00,5.31,
147.158952501,S0-C4,Backend_Bound.Memory_Bound,19.02,% Slots,,,0.00,5.31,
147.158952501,S0-C4,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.31,
147.158952501,S0-C4,Retiring.Microcode_Sequencer,15.83,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.31,
147.158952501,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.27,% Core_Clocks,,,0.00,5.05,<==
147.158952501,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
147.158952501,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.49,% Clocks,,,0.00,5.31,
147.158952501,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C5,Frontend_Bound,37.76,% Slots,,,0.00,5.31,
147.158952501,S0-C5,Backend_Bound,38.88,% Slots,,,0.00,5.31,
147.158952501,S0-C5,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S0-C5,Frontend_Bound.Frontend_Latency,23.76,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.59,% Slots,,,0.00,5.31,
147.158952501,S0-C5,Backend_Bound.Memory_Bound,23.80,% Slots,,,0.00,5.31,
147.158952501,S0-C5,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.31,
147.158952501,S0-C5,Retiring.Microcode_Sequencer,14.40,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.31,
147.158952501,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.97,% Core_Clocks,,,0.00,5.05,
147.158952501,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
147.158952501,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
147.158952501,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C6,Frontend_Bound,39.33,% Slots,,,0.00,5.31,<==
147.158952501,S0-C6,Backend_Bound,38.14,% Slots,,,0.00,5.31,
147.158952501,S0-C6,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
147.158952501,S0-C6,Frontend_Bound.Frontend_Latency,24.58,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.90,% Slots,,,0.00,5.31,
147.158952501,S0-C6,Backend_Bound.Memory_Bound,26.57,% Slots,,,0.00,5.31,
147.158952501,S0-C6,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.31,
147.158952501,S0-C6,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.32,
147.158952501,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.31,
147.158952501,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
147.158952501,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
147.158952501,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.10,% Clocks,,,0.00,5.31,
147.158952501,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C7,Frontend_Bound,34.06,% Slots,,,0.00,5.31,
147.158952501,S0-C7,Backend_Bound,41.52,% Slots,,,0.00,5.31,
147.158952501,S0-C7,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S0-C7,Frontend_Bound.Frontend_Latency,29.10,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S0-C7,Backend_Bound.Memory_Bound,25.33,% Slots,,,0.00,5.31,<==
147.158952501,S0-C7,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,5.31,
147.158952501,S0-C7,Retiring.Microcode_Sequencer,14.77,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.31,
147.158952501,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.48,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
147.158952501,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.40,% Clocks,,,0.00,5.31,
147.158952501,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S1-C0,Frontend_Bound,50.38,% Slots,,,0.00,5.31,
147.158952501,S1-C0,Backend_Bound,30.34,% Slots,,,0.00,5.31,
147.158952501,S1-C0,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S1-C0,Frontend_Bound.Frontend_Latency,56.85,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S1-C0,Frontend_Bound.Frontend_Bandwidth,101.73,% Slots,,,0.00,5.31,
147.158952501,S1-C0,Backend_Bound.Core_Bound,64.92,% Slots,,,0.00,5.31,
147.158952501,S1-C0,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.22,% Clocks,,,0.00,5.31,
147.158952501,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.51,% Core_Clocks,,,0.00,5.05,<==
147.158952501,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S1-C1,Frontend_Bound,40.30,% Slots,,,0.00,5.31,<==
147.158952501,S1-C1,Backend_Bound,39.11,% Slots,,,0.00,5.31,
147.158952501,S1-C1,Retiring,18.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S1-C1,Frontend_Bound.Frontend_Latency,41.35,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S1-C1,Frontend_Bound.Frontend_Bandwidth,44.97,% Slots,,,0.00,5.31,
147.158952501,S1-C1,Backend_Bound.Memory_Bound,42.61,% Slots,,,0.00,5.31,
147.158952501,S1-C1,Retiring.Microcode_Sequencer,15.14,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.31,
147.158952501,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.52,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.63,% Core_Clocks,,,0.00,5.05,
147.158952501,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
147.158952501,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
147.158952501,S1-C2,Frontend_Bound,40.34,% Slots,,,0.00,5.31,
147.158952501,S1-C2,Backend_Bound,36.60,% Slots,,,0.00,5.31,
147.158952501,S1-C2,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S1-C2,Frontend_Bound.Frontend_Latency,37.75,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S1-C2,Frontend_Bound.Frontend_Bandwidth,48.39,% Slots,,,0.00,5.31,
147.158952501,S1-C2,Backend_Bound.Memory_Bound,44.12,% Slots,,,0.00,5.31,
147.158952501,S1-C2,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.31,
147.158952501,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.61,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.87,% Core_Clocks,,,0.00,5.05,<==
147.158952501,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
147.158952501,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
147.158952501,S1-C3,Frontend_Bound,44.27,% Slots,,,0.00,5.31,
147.158952501,S1-C3,Backend_Bound,32.00,% Slots,,,0.00,5.31,
147.158952501,S1-C3,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S1-C3,Frontend_Bound.Frontend_Latency,65.26,% Slots,,rs_events.empty_end,0.00,5.31,<==
147.158952501,S1-C3,Frontend_Bound.Frontend_Bandwidth,58.86,% Slots,,,0.00,5.31,
147.158952501,S1-C3,Backend_Bound.Core_Bound,46.06,% Slots,,,0.00,5.05,
147.158952501,S1-C3,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.31,
147.158952501,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.66,% Core_Clocks,,,0.00,5.05,
147.158952501,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
147.158952501,S1-C4,Frontend_Bound,35.39,% Slots,,,0.00,5.31,
147.158952501,S1-C4,Backend_Bound,39.35,% Slots,,,0.00,5.31,<==
147.158952501,S1-C4,Retiring,23.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
147.158952501,S1-C4,Frontend_Bound.Frontend_Latency,33.29,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S1-C4,Frontend_Bound.Frontend_Bandwidth,26.30,% Slots,,,0.00,5.31,
147.158952501,S1-C4,Backend_Bound.Memory_Bound,18.09,% Slots,,,0.00,5.05,
147.158952501,S1-C4,Backend_Bound.Core_Bound,21.26,% Slots,,,0.00,5.05,
147.158952501,S1-C4,Retiring.Microcode_Sequencer,9.52,% Slots,,idq.ms_uops,0.00,5.32,
147.158952501,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.3,
147.158952501,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.48,% Clocks,,idq.ms_switches,0.00,5.3,
147.158952501,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.29,% Core_Clocks,,,0.00,5.04,
147.158952501,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.32,% Core_Clocks,,,0.00,5.31,
147.158952501,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S1-C5,Frontend_Bound,35.52,% Slots,,,0.00,5.31,
147.158952501,S1-C5,Backend_Bound,41.14,% Slots,,,0.00,5.31,
147.158952501,S1-C5,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S1-C5,Frontend_Bound.Frontend_Latency,38.05,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.99,% Slots,,,0.00,5.31,
147.158952501,S1-C5,Backend_Bound.Memory_Bound,30.11,% Slots,,,0.00,5.05,
147.158952501,S1-C5,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.05,
147.158952501,S1-C5,Retiring.Microcode_Sequencer,15.09,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.31,
147.158952501,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.45,% Core_Clocks,,,0.00,5.05,
147.158952501,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
147.158952501,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
147.158952501,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
147.158952501,S1-C6,Frontend_Bound,34.59,% Slots,,,0.00,5.31,
147.158952501,S1-C6,Backend_Bound,40.35,% Slots,,,0.00,5.31,
147.158952501,S1-C6,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S1-C6,Frontend_Bound.Frontend_Latency,51.76,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S1-C6,Backend_Bound.Core_Bound,69.52,% Slots,,,0.00,5.04,<==
147.158952501,S1-C6,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.97,% Clocks,,,0.00,5.31,
147.158952501,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.66,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
147.158952501,S1-C7,Frontend_Bound,34.25,% Slots,,,0.00,5.31,
147.158952501,S1-C7,Backend_Bound,42.07,% Slots,,,0.00,5.31,
147.158952501,S1-C7,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
147.158952501,S1-C7,Frontend_Bound.Frontend_Latency,52.12,% Slots,,rs_events.empty_end,0.00,5.31,
147.158952501,S1-C7,Backend_Bound.Memory_Bound,43.58,% Slots,,,0.00,5.05,<==
147.158952501,S1-C7,Retiring.Microcode_Sequencer,14.35,% Slots,,idq.ms_uops,0.00,5.31,
147.158952501,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.31,
147.158952501,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
147.158952501,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.31,
147.158952501,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
147.158952501,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
147.158952501,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
147.158952501,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
147.158952501,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
147.158952501,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
147.158952501,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
147.158952501,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
147.158952501,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
148.666985237,S0-C0,Frontend_Bound,34.57,% Slots,,,0.00,5.3,<==
148.666985237,S0-C0,Backend_Bound,13.62,% Slots,,,0.00,5.3,
148.666985237,S0-C0,Frontend_Bound.Frontend_Latency,18.21,% Slots,,rs_events.empty_end,0.00,5.3,
148.666985237,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.3,
148.666985237,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.3,
148.666985237,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
148.666985237,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.55,% Core_Clocks,,,0.00,5.31,
148.666985237,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C1,Bad_Speculation,14.85,% Slots,,,0.00,5.31,
148.666985237,S0-C1,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.3,
148.666985237,S0-C1,Backend_Bound,35.33,% Slots,,,0.00,5.31,
148.666985237,S0-C1,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.04,
148.666985237,S0-C1,Backend_Bound.Core_Bound,22.16,% Slots,,,0.00,5.04,<==
148.666985237,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C2,Frontend_Bound,27.75,% Slots,,,0.00,5.31,
148.666985237,S0-C2,Bad_Speculation,19.88,% Slots,,,0.00,5.31,
148.666985237,S0-C2,Backend_Bound,23.41,% Slots,,,0.00,5.31,
148.666985237,S0-C2,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.666985237,S0-C2,Frontend_Bound.Frontend_Bandwidth,28.15,% Slots,,,0.00,5.3,
148.666985237,S0-C2,Bad_Speculation.Branch_Mispredicts,19.70,% Slots,,br_misp_retired.all_branches,0.00,5.3,
148.666985237,S0-C2,Backend_Bound.Core_Bound,18.16,% Slots,,,0.00,5.04,
148.666985237,S0-C2,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.31,
148.666985237,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.59,% Clocks,,idq.ms_switches,0.00,5.31,
148.666985237,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.81,% Core_Clocks,,,0.00,5.31,
148.666985237,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.60,% Core_Clocks,,,0.00,5.3,<==
148.666985237,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C3,Bad_Speculation,11.98,% Slots,,,0.00,5.3,
148.666985237,S0-C3,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.3,
148.666985237,S0-C3,Backend_Bound,37.00,% Slots,,,0.00,5.3,
148.666985237,S0-C3,Backend_Bound.Memory_Bound,30.92,% Slots,,,0.00,5.05,<==
148.666985237,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C4,Frontend_Bound,29.05,% Slots,,,0.00,5.31,
148.666985237,S0-C4,Bad_Speculation,12.67,% Slots,,,0.00,5.31,
148.666985237,S0-C4,Backend_Bound,28.70,% Slots,,,0.00,5.31,
148.666985237,S0-C4,Retiring,24.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.666985237,S0-C4,Frontend_Bound.Frontend_Latency,18.10,% Slots,,rs_events.empty_end,0.00,5.3,
148.666985237,S0-C4,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.3,
148.666985237,S0-C4,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.04,
148.666985237,S0-C4,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.04,
148.666985237,S0-C4,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.31,
148.666985237,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.3,
148.666985237,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
148.666985237,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.3,<==
148.666985237,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
148.666985237,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C5,Frontend_Bound,27.59,% Slots,,,0.00,5.31,
148.666985237,S0-C5,Bad_Speculation,14.49,% Slots,,,0.00,5.31,
148.666985237,S0-C5,Backend_Bound,31.03,% Slots,,,0.00,5.31,<==
148.666985237,S0-C5,Retiring,21.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.666985237,S0-C5,Frontend_Bound.Frontend_Latency,37.79,% Slots,,rs_events.empty_end,0.00,5.3,
148.666985237,S0-C5,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.3,
148.666985237,S0-C5,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.04,
148.666985237,S0-C5,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.04,
148.666985237,S0-C5,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.31,
148.666985237,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.99,% Clocks,,idq.ms_switches,0.00,5.31,
148.666985237,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
148.666985237,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C6,Frontend_Bound,26.54,% Slots,,,0.00,5.31,<==
148.666985237,S0-C6,Bad_Speculation,23.92,% Slots,,,0.00,5.31,
148.666985237,S0-C6,Backend_Bound,17.65,% Slots,,,0.00,5.31,
148.666985237,S0-C6,Bad_Speculation.Branch_Mispredicts,23.55,% Slots,,br_misp_retired.all_branches,0.00,5.3,
148.666985237,S0-C6,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.04,
148.666985237,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C7,Frontend_Bound,34.14,% Slots,,,0.00,5.3,
148.666985237,S0-C7,Bad_Speculation,22.31,% Slots,,,0.00,5.3,
148.666985237,S0-C7,Backend_Bound,17.03,% Slots,,,0.00,5.3,
148.666985237,S0-C7,Retiring,23.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.666985237,S0-C7,Frontend_Bound.Frontend_Latency,21.75,% Slots,,rs_events.empty_end,0.00,5.3,<==
148.666985237,S0-C7,Bad_Speculation.Branch_Mispredicts,22.00,% Slots,,br_misp_retired.all_branches,0.00,5.3,
148.666985237,S0-C7,Backend_Bound.Memory_Bound,11.99,% Slots,,,0.00,5.04,
148.666985237,S0-C7,Retiring.Microcode_Sequencer,3.51,% Slots,,idq.ms_uops,0.00,5.31,
148.666985237,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.3,
148.666985237,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
148.666985237,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.59,% Clocks,,idq.ms_switches,0.00,5.3,
148.666985237,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C0,Frontend_Bound,49.99,% Slots,,,0.00,5.31,
148.666985237,S1-C0,Backend_Bound,28.11,% Slots,,,0.00,5.31,
148.666985237,S1-C0,Retiring,21.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.666985237,S1-C0,Frontend_Bound.Frontend_Latency,44.27,% Slots,,rs_events.empty_end,0.00,5.3,<==
148.666985237,S1-C0,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.05,
148.666985237,S1-C0,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.05,
148.666985237,S1-C0,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.31,
148.666985237,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.3,
148.666985237,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
148.666985237,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.3,
148.666985237,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
148.666985237,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C1,Backend_Bound,37.24,% Slots,,,0.00,5.3,<==
148.666985237,S1-C1,Retiring,36.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
148.666985237,S1-C1,Backend_Bound.Memory_Bound,18.73,% Slots,,,0.00,5.04,
148.666985237,S1-C1,Backend_Bound.Core_Bound,18.51,% Slots,,,0.00,5.04,
148.666985237,S1-C1,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.3,
148.666985237,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.3,
148.666985237,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
148.666985237,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C2,Frontend_Bound,45.05,% Slots,,,0.00,5.3,
148.666985237,S1-C2,Backend_Bound,33.73,% Slots,,,0.00,5.3,
148.666985237,S1-C2,Retiring,24.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.666985237,S1-C2,Frontend_Bound.Frontend_Latency,41.23,% Slots,,rs_events.empty_end,0.00,5.3,
148.666985237,S1-C2,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.04,
148.666985237,S1-C2,Backend_Bound.Core_Bound,19.53,% Slots,,,0.00,5.04,
148.666985237,S1-C2,Retiring.Microcode_Sequencer,8.66,% Slots,,idq.ms_uops,0.00,5.31,
148.666985237,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.3,
148.666985237,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.40,% Clocks,,idq.ms_switches,0.00,5.3,<==
148.666985237,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
148.666985237,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C3,Frontend_Bound,40.67,% Slots,,,0.00,5.3,
148.666985237,S1-C3,Backend_Bound,36.12,% Slots,,,0.00,5.3,
148.666985237,S1-C3,Retiring,18.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.666985237,S1-C3,Frontend_Bound.Frontend_Latency,32.09,% Slots,,rs_events.empty_end,0.00,5.3,<==
148.666985237,S1-C3,Backend_Bound.Memory_Bound,24.64,% Slots,,,0.00,5.04,
148.666985237,S1-C3,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.04,
148.666985237,S1-C3,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.31,
148.666985237,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.3,
148.666985237,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
148.666985237,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.84,% Clocks,,idq.ms_switches,0.00,5.3,
148.666985237,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
148.666985237,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C4,Backend_Bound,36.40,% Slots,,,0.00,5.3,
148.666985237,S1-C4,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.04,
148.666985237,S1-C4,Backend_Bound.Core_Bound,24.04,% Slots,,,0.00,5.04,
148.666985237,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
148.666985237,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.13,% Clocks,,,0.00,5.3,<==
148.666985237,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C5,Frontend_Bound,32.30,% Slots,,,0.00,5.3,
148.666985237,S1-C5,Bad_Speculation,12.74,% Slots,,,0.00,5.3,
148.666985237,S1-C5,Backend_Bound,33.45,% Slots,,,0.00,5.3,
148.666985237,S1-C5,Retiring,21.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
148.666985237,S1-C5,Frontend_Bound.Frontend_Latency,20.14,% Slots,,rs_events.empty_end,0.00,5.3,
148.666985237,S1-C5,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.3,
148.666985237,S1-C5,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.04,
148.666985237,S1-C5,Backend_Bound.Core_Bound,21.84,% Slots,,,0.00,5.04,
148.666985237,S1-C5,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.3,
148.666985237,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.83,% Clocks,,,0.00,5.3,
148.666985237,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
148.666985237,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.3,
148.666985237,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.29,% Clocks,,,0.00,5.3,<==
148.666985237,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C6,Frontend_Bound,47.79,% Slots,,,0.00,5.31,
148.666985237,S1-C6,Backend_Bound,31.07,% Slots,,,0.00,5.31,
148.666985237,S1-C6,Retiring,17.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
148.666985237,S1-C6,Frontend_Bound.Frontend_Latency,47.23,% Slots,,rs_events.empty_end,0.00,5.3,<==
148.666985237,S1-C6,Backend_Bound.Memory_Bound,25.87,% Slots,,,0.00,5.04,
148.666985237,S1-C6,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.3,
148.666985237,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.31,
148.666985237,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
148.666985237,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.31,
148.666985237,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
148.666985237,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C7,Frontend_Bound,42.56,% Slots,,,0.00,5.3,
148.666985237,S1-C7,Backend_Bound,34.31,% Slots,,,0.00,5.3,
148.666985237,S1-C7,Retiring,22.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.666985237,S1-C7,Frontend_Bound.Frontend_Latency,40.78,% Slots,,rs_events.empty_end,0.00,5.3,
148.666985237,S1-C7,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.05,
148.666985237,S1-C7,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.05,
148.666985237,S1-C7,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.31,
148.666985237,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
148.666985237,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.81,% Clocks,,idq.ms_switches,0.00,5.3,<==
148.666985237,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
148.666985237,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
148.666985237,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.68,% Clocks,,,0.00,5.3,
148.666985237,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
148.666985237,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
150.179171439,S0-C0,Backend_Bound,37.08,% Slots,,,0.00,5.32,
150.179171439,S0-C0,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.31,
150.179171439,S0-C0,Backend_Bound.Core_Bound,24.48,% Slots,,,0.00,5.31,
150.179171439,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
150.179171439,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.31,% Clocks,,,0.00,5.29,<==
150.179171439,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
150.179171439,S0-C1,Bad_Speculation,14.90,% Slots,,,0.00,5.31,
150.179171439,S0-C1,Bad_Speculation.Branch_Mispredicts,14.79,% Slots,,br_misp_retired.all_branches,0.00,5.31,
150.179171439,S0-C1,Backend_Bound,29.90,% Slots,,,0.00,5.31,<==
150.179171439,S0-C1,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.31,
150.179171439,S0-C1,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.31,
150.179171439,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
150.179171439,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,8.28,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.07,
150.179171439,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.24,% Clocks,,,0.00,5.29,
150.179171439,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
150.179171439,S0-C2,Frontend_Bound,33.44,% Slots,,,0.00,5.31,<==
150.179171439,S0-C2,Backend_Bound,14.03,% Slots,,,0.00,5.31,
150.179171439,S0-C2,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.95,% Slots,,,0.00,5.31,
150.179171439,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.17,
150.179171439,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
150.179171439,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.57,% Core_Clocks,,,0.00,5.3,
150.179171439,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
150.179171439,S0-C3,Frontend_Bound,40.26,% Slots,,,0.00,5.32,
150.179171439,S0-C3,Backend_Bound,36.74,% Slots,,,0.00,5.32,
150.179171439,S0-C3,Retiring,21.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
150.179171439,S0-C3,Frontend_Bound.Frontend_Latency,31.12,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S0-C3,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.3,
150.179171439,S0-C3,Backend_Bound.Core_Bound,19.99,% Slots,,,0.00,5.3,
150.179171439,S0-C3,Retiring.Microcode_Sequencer,8.35,% Slots,,idq.ms_uops,0.00,5.19,
150.179171439,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
150.179171439,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.18,% Clocks,,idq.ms_switches,0.00,5.12,<==
150.179171439,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
150.179171439,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
150.179171439,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.31,
150.179171439,S0-C4,Bad_Speculation.Branch_Mispredicts,22.45,% Slots,,br_misp_retired.all_branches,0.00,5.31,
150.179171439,S0-C4,Backend_Bound.Core_Bound,15.29,% Slots,,,0.00,5.31,
150.179171439,S0-C4,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.2,<==
150.179171439,S0-C4,Bad_Speculation,22.77,% Slots,,,0.00,5.31,
150.179171439,S0-C4,Backend_Bound,21.95,% Slots,,,0.00,5.31,
150.179171439,S0-C4,Retiring,25.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
150.179171439,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.91,% Clocks,,idq.ms_switches,0.00,5.12,
150.179171439,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.39,% Core_Clocks,,,0.00,5.3,
150.179171439,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
150.179171439,S0-C5,Frontend_Bound,34.19,% Slots,,,0.00,5.32,
150.179171439,S0-C5,Backend_Bound,32.06,% Slots,,,0.00,5.32,
150.179171439,S0-C5,Retiring,25.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
150.179171439,S0-C5,Frontend_Bound.Frontend_Latency,34.60,% Slots,,rs_events.empty_end,0.00,5.31,<==
150.179171439,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.60,% Slots,,,0.00,5.31,
150.179171439,S0-C5,Backend_Bound.Core_Bound,23.95,% Slots,,,0.00,5.31,
150.179171439,S0-C5,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.19,
150.179171439,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
150.179171439,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.92,% Clocks,,idq.ms_switches,0.00,5.12,
150.179171439,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.35,% Core_Clocks,,,0.00,5.3,
150.179171439,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
150.179171439,S0-C6,Frontend_Bound,28.91,% Slots,,,0.00,5.31,
150.179171439,S0-C6,Backend_Bound,45.53,% Slots,,,0.00,5.31,
150.179171439,S0-C6,Retiring,24.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
150.179171439,S0-C6,Frontend_Bound.Frontend_Latency,20.34,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S0-C6,Backend_Bound.Core_Bound,37.08,% Slots,,,0.00,5.31,<==
150.179171439,S0-C6,Retiring.Microcode_Sequencer,9.15,% Slots,,idq.ms_uops,0.00,5.2,
150.179171439,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.18,
150.179171439,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
150.179171439,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.43,% Clocks,,idq.ms_switches,0.00,5.12,
150.179171439,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
150.179171439,S0-C7,Frontend_Bound,27.70,% Slots,,,0.00,5.31,
150.179171439,S0-C7,Bad_Speculation,19.92,% Slots,,,0.00,5.31,
150.179171439,S0-C7,Backend_Bound,19.96,% Slots,,,0.00,5.31,
150.179171439,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.31,
150.179171439,S0-C7,Bad_Speculation.Branch_Mispredicts,19.71,% Slots,,br_misp_retired.all_branches,0.00,5.31,
150.179171439,S0-C7,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.31,
150.179171439,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.69,% Core_Clocks,,,0.00,5.3,<==
150.179171439,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
150.179171439,S1-C0,Frontend_Bound,46.14,% Slots,,,0.00,5.31,
150.179171439,S1-C0,Backend_Bound,28.09,% Slots,,,0.00,5.31,
150.179171439,S1-C0,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
150.179171439,S1-C0,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S1-C0,Frontend_Bound.Frontend_Bandwidth,39.99,% Slots,,,0.00,5.31,
150.179171439,S1-C0,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.31,
150.179171439,S1-C0,Backend_Bound.Core_Bound,16.70,% Slots,,,0.00,5.31,
150.179171439,S1-C0,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.2,
150.179171439,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.18,
150.179171439,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.79,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
150.179171439,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
150.179171439,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.13,
150.179171439,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.01,% Core_Clocks,,,0.00,5.31,<==
150.179171439,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
150.179171439,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
150.179171439,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
150.179171439,S1-C1,Backend_Bound,37.08,% Slots,,,0.00,5.31,
150.179171439,S1-C1,Backend_Bound.Memory_Bound,12.21,% Slots,,,0.00,5.3,
150.179171439,S1-C1,Backend_Bound.Core_Bound,24.87,% Slots,,,0.00,5.3,
150.179171439,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
150.179171439,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.88,% Clocks,,,0.00,5.29,<==
150.179171439,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
150.179171439,S1-C2,Frontend_Bound,45.75,% Slots,,,0.00,5.31,
150.179171439,S1-C2,Bad_Speculation,12.02,% Slots,,,0.00,5.31,
150.179171439,S1-C2,Backend_Bound,24.54,% Slots,,,0.00,5.31,
150.179171439,S1-C2,Retiring,21.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
150.179171439,S1-C2,Frontend_Bound.Frontend_Latency,31.44,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.88,% Slots,,,0.00,5.31,
150.179171439,S1-C2,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.31,
150.179171439,S1-C2,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.31,
150.179171439,S1-C2,Retiring.Microcode_Sequencer,8.02,% Slots,,idq.ms_uops,0.00,5.19,
150.179171439,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
150.179171439,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.25,% Clocks,,idq.ms_switches,0.00,5.14,<==
150.179171439,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.01,% Core_Clocks,,,0.00,5.3,
150.179171439,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.37,% Clocks,,,0.00,5.29,
150.179171439,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
150.179171439,S1-C3,Frontend_Bound,42.33,% Slots,,,0.00,5.31,
150.179171439,S1-C3,Backend_Bound,33.53,% Slots,,,0.00,5.31,
150.179171439,S1-C3,Retiring,21.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
150.179171439,S1-C3,Frontend_Bound.Frontend_Latency,37.78,% Slots,,rs_events.empty_end,0.00,5.31,<==
150.179171439,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.31,
150.179171439,S1-C3,Backend_Bound.Memory_Bound,24.15,% Slots,,,0.00,5.31,
150.179171439,S1-C3,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.19,
150.179171439,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.07,% Clocks,,,0.00,5.19,
150.179171439,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.01,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
150.179171439,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
150.179171439,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.14,
150.179171439,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.81,% Core_Clocks,,,0.00,5.31,
150.179171439,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.51,% Core_Clocks,,,0.00,5.3,
150.179171439,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
150.179171439,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
150.179171439,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
150.179171439,S1-C4,Frontend_Bound,41.47,% Slots,,,0.00,5.31,
150.179171439,S1-C4,Backend_Bound,32.81,% Slots,,,0.00,5.31,
150.179171439,S1-C4,Retiring,21.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
150.179171439,S1-C4,Frontend_Bound.Frontend_Latency,31.78,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.30,% Slots,,,0.00,5.31,
150.179171439,S1-C4,Backend_Bound.Memory_Bound,20.84,% Slots,,,0.00,5.31,
150.179171439,S1-C4,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.31,
150.179171439,S1-C4,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.2,
150.179171439,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.19,
150.179171439,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
150.179171439,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.14,<==
150.179171439,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.14,% Core_Clocks,,,0.00,5.31,
150.179171439,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.28,% Core_Clocks,,,0.00,5.3,
150.179171439,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
150.179171439,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
150.179171439,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.64,% Clocks,,,0.00,5.29,
150.179171439,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
150.179171439,S1-C5,Frontend_Bound,41.14,% Slots,,,0.00,5.31,
150.179171439,S1-C5,Backend_Bound,29.06,% Slots,,,0.00,5.31,
150.179171439,S1-C5,Retiring,19.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
150.179171439,S1-C5,Frontend_Bound.Frontend_Latency,54.29,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S1-C5,Backend_Bound.Memory_Bound,18.47,% Slots,,,0.00,5.31,
150.179171439,S1-C5,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.31,
150.179171439,S1-C5,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.2,
150.179171439,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
150.179171439,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.84,% Clocks,,idq.ms_switches,0.00,5.14,
150.179171439,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
150.179171439,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
150.179171439,S1-C6,Frontend_Bound,31.64,% Slots,,,0.00,5.31,
150.179171439,S1-C6,Backend_Bound,33.57,% Slots,,,0.00,5.31,
150.179171439,S1-C6,Retiring,21.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
150.179171439,S1-C6,Frontend_Bound.Frontend_Latency,25.05,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.91,% Slots,,,0.00,5.31,
150.179171439,S1-C6,Backend_Bound.Memory_Bound,21.27,% Slots,,,0.00,5.31,<==
150.179171439,S1-C6,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.31,
150.179171439,S1-C6,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.2,
150.179171439,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.2,
150.179171439,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
150.179171439,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.14,
150.179171439,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.07,% Core_Clocks,,,0.00,5.3,
150.179171439,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.72,% Clocks,,,0.00,5.29,
150.179171439,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
150.179171439,S1-C7,Frontend_Bound,43.41,% Slots,,,0.00,5.31,
150.179171439,S1-C7,Bad_Speculation,13.41,% Slots,,,0.00,5.31,
150.179171439,S1-C7,Backend_Bound,17.95,% Slots,,,0.00,5.31,
150.179171439,S1-C7,Retiring,27.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
150.179171439,S1-C7,Frontend_Bound.Frontend_Latency,60.93,% Slots,,rs_events.empty_end,0.00,5.31,
150.179171439,S1-C7,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.31,
150.179171439,S1-C7,Backend_Bound.Memory_Bound,10.09,% Slots,,,0.00,5.31,
150.179171439,S1-C7,Retiring.Microcode_Sequencer,10.03,% Slots,,idq.ms_uops,0.00,5.2,
150.179171439,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
150.179171439,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.26,% Clocks,,idq.ms_switches,0.00,5.14,<==
150.179171439,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
150.179171439,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
150.179171439,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
150.179171439,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
150.179171439,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
150.179171439,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
150.179171439,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
150.179171439,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
150.179171439,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
150.179171439,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
150.179171439,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
150.179171439,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
150.179171439,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
150.179171439,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
150.179171439,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
150.179171439,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
150.179171439,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
150.179171439,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
151.677957435,S0-C0,Backend_Bound,59.20,% Slots,,,0.00,5.32,
151.677957435,S0-C0,Backend_Bound.Memory_Bound,20.41,% Slots,,,0.00,5.32,
151.677957435,S0-C0,Backend_Bound.Core_Bound,38.80,% Slots,,,0.00,5.32,
151.677957435,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
151.677957435,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.92,% Clocks,,,0.00,5.07,<==
151.677957435,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C1,Backend_Bound,37.93,% Slots,,,0.00,5.32,
151.677957435,S0-C1,Backend_Bound.Memory_Bound,13.66,% Slots,,,0.00,5.32,
151.677957435,S0-C1,Backend_Bound.Core_Bound,24.27,% Slots,,,0.00,5.32,
151.677957435,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
151.677957435,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.49,% Clocks,,,0.00,5.07,<==
151.677957435,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C2,Frontend_Bound,35.36,% Slots,,,0.00,5.32,<==
151.677957435,S0-C2,Backend_Bound,12.84,% Slots,,,0.00,5.32,
151.677957435,S0-C2,Frontend_Bound.Frontend_Latency,19.88,% Slots,,rs_events.empty_end,0.00,5.32,
151.677957435,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.84,% Slots,,,0.00,5.06,
151.677957435,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.06,
151.677957435,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
151.677957435,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.96,% Core_Clocks,,,0.00,5.34,
151.677957435,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C3,Backend_Bound,60.38,% Slots,,,0.00,5.32,
151.677957435,S0-C3,Retiring,16.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S0-C3,Backend_Bound.Memory_Bound,15.62,% Slots,,,0.00,5.32,
151.677957435,S0-C3,Backend_Bound.Core_Bound,44.75,% Slots,,,0.00,5.32,<==
151.677957435,S0-C3,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.07,
151.677957435,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
151.677957435,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C4,Frontend_Bound,21.47,% Slots,,,0.00,5.32,
151.677957435,S0-C4,Backend_Bound,45.06,% Slots,,,0.00,5.32,
151.677957435,S0-C4,Retiring,25.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S0-C4,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.32,
151.677957435,S0-C4,Backend_Bound.Memory_Bound,84.13,% Slots,,,0.00,5.32,
151.677957435,S0-C4,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.06,
151.677957435,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
151.677957435,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.92,% Clocks,,idq.ms_switches,0.00,5.06,
151.677957435,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
151.677957435,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C5,Backend_Bound,65.03,% Slots,,,0.00,5.32,
151.677957435,S0-C5,Retiring,7.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S0-C5,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.32,
151.677957435,S0-C5,Backend_Bound.Core_Bound,48.27,% Slots,,,0.00,5.32,<==
151.677957435,S0-C5,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,100.45,% Clocks,,idq.ms_switches,0.00,5.06,
151.677957435,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
151.677957435,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.64,% Slots,,,0.00,5.06,
151.677957435,S0-C6,Backend_Bound.Core_Bound,85.94,% Slots,,,0.00,5.32,<==
151.677957435,S0-C6,Retiring.Microcode_Sequencer,10.64,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S0-C6,Backend_Bound,58.22,% Slots,,,0.00,5.32,
151.677957435,S0-C6,Retiring,14.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.89,% Clocks,,idq.ms_switches,0.00,5.06,
151.677957435,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C7,Backend_Bound,60.15,% Slots,,,0.00,5.32,
151.677957435,S0-C7,Retiring,16.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S0-C7,Backend_Bound.Core_Bound,73.96,% Slots,,,0.00,5.32,<==
151.677957435,S0-C7,Retiring.Microcode_Sequencer,13.52,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.76,% Clocks,,idq.ms_switches,0.00,5.06,
151.677957435,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C0,Backend_Bound,47.75,% Slots,,,0.00,5.32,
151.677957435,S1-C0,Backend_Bound.Memory_Bound,21.37,% Slots,,,0.00,5.32,
151.677957435,S1-C0,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.32,
151.677957435,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
151.677957435,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.74,% Clocks,,,0.00,5.07,<==
151.677957435,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C1,Frontend_Bound,26.27,% Slots,,,0.00,5.32,
151.677957435,S1-C1,Backend_Bound,52.28,% Slots,,,0.00,5.32,
151.677957435,S1-C1,Retiring,10.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S1-C1,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.32,
151.677957435,S1-C1,Backend_Bound.Memory_Bound,81.26,% Slots,,,0.00,5.32,<==
151.677957435,S1-C1,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.41,% Clocks,,,0.00,5.07,
151.677957435,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.52,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
151.677957435,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
151.677957435,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.07,% Clocks,,idq.ms_switches,0.00,5.07,
151.677957435,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
151.677957435,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
151.677957435,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C2,Frontend_Bound,27.51,% Slots,,,0.00,5.32,
151.677957435,S1-C2,Backend_Bound,48.93,% Slots,,,0.00,5.32,
151.677957435,S1-C2,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S1-C2,Frontend_Bound.Frontend_Latency,23.70,% Slots,,rs_events.empty_end,0.00,5.32,
151.677957435,S1-C2,Backend_Bound.Memory_Bound,81.70,% Slots,,,0.00,5.32,
151.677957435,S1-C2,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.53,% Clocks,,,0.00,5.07,
151.677957435,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
151.677957435,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.48,% Clocks,,idq.ms_switches,0.00,5.07,
151.677957435,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
151.677957435,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.90,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
151.677957435,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
151.677957435,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C3,Frontend_Bound,28.15,% Slots,,,0.00,5.32,
151.677957435,S1-C3,Backend_Bound,50.27,% Slots,,,0.00,5.32,<==
151.677957435,S1-C3,Retiring,14.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S1-C3,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.32,
151.677957435,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.06,
151.677957435,S1-C3,Backend_Bound.Memory_Bound,27.44,% Slots,,,0.00,5.32,
151.677957435,S1-C3,Backend_Bound.Core_Bound,22.83,% Slots,,,0.00,5.32,
151.677957435,S1-C3,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.42,% Clocks,,,0.00,5.07,
151.677957435,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.27,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
151.677957435,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
151.677957435,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.89,% Clocks,,idq.ms_switches,0.00,5.07,
151.677957435,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.76,% Core_Clocks,,,0.00,5.33,
151.677957435,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
151.677957435,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C4,Frontend_Bound,30.49,% Slots,,,0.00,5.31,
151.677957435,S1-C4,Backend_Bound,47.96,% Slots,,,0.00,5.31,
151.677957435,S1-C4,Retiring,13.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
151.677957435,S1-C4,Frontend_Bound.Frontend_Latency,33.28,% Slots,,rs_events.empty_end,0.00,5.31,
151.677957435,S1-C4,Backend_Bound.Memory_Bound,27.61,% Slots,,,0.00,5.31,
151.677957435,S1-C4,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.31,
151.677957435,S1-C4,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.05,
151.677957435,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.67,% Clocks,,,0.00,5.07,
151.677957435,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.76,% Clocks,,itlb_misses.walk_completed,0.00,5.06,
151.677957435,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
151.677957435,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.53,% Clocks,,idq.ms_switches,0.00,5.07,
151.677957435,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
151.677957435,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
151.677957435,S1-C5,Frontend_Bound,26.96,% Slots,,,0.00,5.32,
151.677957435,S1-C5,Backend_Bound,51.15,% Slots,,,0.00,5.32,
151.677957435,S1-C5,Retiring,14.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
151.677957435,S1-C5,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.32,
151.677957435,S1-C5,Backend_Bound.Memory_Bound,35.33,% Slots,,,0.00,5.32,<==
151.677957435,S1-C5,Backend_Bound.Core_Bound,15.81,% Slots,,,0.00,5.32,
151.677957435,S1-C5,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.05,
151.677957435,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.22,% Clocks,,,0.00,5.06,
151.677957435,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.76,% Clocks,,itlb_misses.walk_completed,0.00,5.06,
151.677957435,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
151.677957435,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.06,
151.677957435,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
151.677957435,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
151.677957435,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
151.677957435,S1-C6,Frontend_Bound,28.08,% Slots,,,0.00,5.32,
151.677957435,S1-C6,Backend_Bound,48.83,% Slots,,,0.00,5.32,
151.677957435,S1-C6,Retiring,15.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
151.677957435,S1-C6,Frontend_Bound.Frontend_Latency,29.49,% Slots,,rs_events.empty_end,0.00,5.32,
151.677957435,S1-C6,Backend_Bound.Memory_Bound,56.62,% Slots,,,0.00,5.32,
151.677957435,S1-C6,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.06,
151.677957435,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.03,% Clocks,,,0.00,5.06,
151.677957435,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
151.677957435,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.81,% Clocks,,idq.ms_switches,0.00,5.06,
151.677957435,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
151.677957435,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C7,Backend_Bound,43.40,% Slots,,,0.00,5.32,
151.677957435,S1-C7,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.32,
151.677957435,S1-C7,Backend_Bound.Core_Bound,26.12,% Slots,,,0.00,5.32,
151.677957435,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
151.677957435,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.70,% Clocks,,,0.00,5.08,<==
151.677957435,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
151.677957435,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
151.677957435,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
153.186299973,S0-C0,Backend_Bound,47.47,% Slots,,,0.00,5.16,<==
153.186299973,S0-C0,Retiring,23.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S0-C0,Backend_Bound.Memory_Bound,22.93,% Slots,,,0.00,5.12,
153.186299973,S0-C0,Backend_Bound.Core_Bound,24.55,% Slots,,,0.00,5.12,
153.186299973,S0-C0,Retiring.Microcode_Sequencer,8.64,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.98,% Clocks,,idq.ms_switches,0.00,5.3,
153.186299973,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
153.186299973,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C1,Frontend_Bound,31.31,% Slots,,,0.00,5.17,
153.186299973,S0-C1,Backend_Bound,44.18,% Slots,,,0.00,5.17,
153.186299973,S0-C1,Retiring,25.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.32,% Slots,,,0.00,5.23,
153.186299973,S0-C1,Backend_Bound.Core_Bound,35.09,% Slots,,,0.00,5.12,<==
153.186299973,S0-C1,Retiring.Microcode_Sequencer,12.03,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.31,
153.186299973,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.10,% Core_Clocks,,,0.00,5.31,
153.186299973,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S0-C2,Frontend_Bound,35.67,% Slots,,,0.00,5.17,<==
153.186299973,S0-C2,Backend_Bound,15.17,% Slots,,,0.00,5.17,
153.186299973,S0-C2,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.17,
153.186299973,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.38,% Slots,,,0.00,5.24,
153.186299973,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.31,
153.186299973,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
153.186299973,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.95,% Core_Clocks,,,0.00,5.31,
153.186299973,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S0-C3,Frontend_Bound,47.01,% Slots,,,0.00,5.16,
153.186299973,S0-C3,Backend_Bound,32.68,% Slots,,,0.00,5.16,
153.186299973,S0-C3,Retiring,23.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S0-C3,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.16,<==
153.186299973,S0-C3,Backend_Bound.Core_Bound,25.82,% Slots,,,0.00,5.13,
153.186299973,S0-C3,Retiring.Microcode_Sequencer,11.28,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.88,% Clocks,,,0.00,5.31,
153.186299973,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
153.186299973,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.32,% Clocks,,idq.ms_switches,0.00,5.31,
153.186299973,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S0-C4,Backend_Bound,36.80,% Slots,,,0.00,5.17,
153.186299973,S0-C4,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S0-C4,Backend_Bound.Core_Bound,28.88,% Slots,,,0.00,5.13,<==
153.186299973,S0-C4,Retiring.Microcode_Sequencer,9.91,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.3,
153.186299973,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S0-C5,Frontend_Bound,30.08,% Slots,,,0.00,5.17,
153.186299973,S0-C5,Backend_Bound,28.29,% Slots,,,0.00,5.17,
153.186299973,S0-C5,Retiring,26.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S0-C5,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.17,<==
153.186299973,S0-C5,Backend_Bound.Core_Bound,21.97,% Slots,,,0.00,5.13,
153.186299973,S0-C5,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
153.186299973,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.3,
153.186299973,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C6,Frontend_Bound,39.26,% Slots,,,0.00,5.17,
153.186299973,S0-C6,Backend_Bound,37.34,% Slots,,,0.00,5.17,
153.186299973,S0-C6,Retiring,20.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S0-C6,Frontend_Bound.Frontend_Latency,34.08,% Slots,,rs_events.empty_end,0.00,5.17,<==
153.186299973,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.24,
153.186299973,S0-C6,Backend_Bound.Core_Bound,27.90,% Slots,,,0.00,5.13,
153.186299973,S0-C6,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.3,
153.186299973,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
153.186299973,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.3,
153.186299973,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S0-C7,Frontend_Bound,40.38,% Slots,,,0.00,5.17,
153.186299973,S0-C7,Backend_Bound,34.94,% Slots,,,0.00,5.17,
153.186299973,S0-C7,Retiring,20.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S0-C7,Frontend_Bound.Frontend_Latency,20.39,% Slots,,rs_events.empty_end,0.00,5.17,<==
153.186299973,S0-C7,Backend_Bound.Core_Bound,27.77,% Slots,,,0.00,5.13,
153.186299973,S0-C7,Retiring.Microcode_Sequencer,10.66,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.31,
153.186299973,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
153.186299973,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.31,
153.186299973,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S1-C0,Backend_Bound,37.38,% Slots,,,0.00,5.18,
153.186299973,S1-C0,Backend_Bound.Memory_Bound,11.33,% Slots,,,0.00,5.18,
153.186299973,S1-C0,Backend_Bound.Core_Bound,26.05,% Slots,,,0.00,5.18,
153.186299973,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
153.186299973,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.91,% Clocks,,,0.00,5.03,<==
153.186299973,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S1-C1,Frontend_Bound,41.62,% Slots,,,0.00,5.18,
153.186299973,S1-C1,Backend_Bound,31.81,% Slots,,,0.00,5.18,
153.186299973,S1-C1,Retiring,15.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S1-C1,Frontend_Bound.Frontend_Latency,36.35,% Slots,,rs_events.empty_end,0.00,5.18,
153.186299973,S1-C1,Backend_Bound.Memory_Bound,16.63,% Slots,,,0.00,5.14,
153.186299973,S1-C1,Backend_Bound.Core_Bound,15.18,% Slots,,,0.00,5.14,
153.186299973,S1-C1,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.64,% Clocks,,,0.00,5.3,
153.186299973,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
153.186299973,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.3,
153.186299973,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
153.186299973,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
153.186299973,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.55,% Clocks,,,0.00,5.03,
153.186299973,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S1-C2,Frontend_Bound,38.81,% Slots,,,0.00,5.18,
153.186299973,S1-C2,Backend_Bound,36.97,% Slots,,,0.00,5.18,
153.186299973,S1-C2,Retiring,16.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S1-C2,Frontend_Bound.Frontend_Latency,30.27,% Slots,,rs_events.empty_end,0.00,5.18,
153.186299973,S1-C2,Backend_Bound.Memory_Bound,13.47,% Slots,,,0.00,5.14,
153.186299973,S1-C2,Backend_Bound.Core_Bound,23.50,% Slots,,,0.00,5.14,
153.186299973,S1-C2,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.04,% Clocks,,,0.00,5.31,
153.186299973,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
153.186299973,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.31,
153.186299973,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
153.186299973,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
153.186299973,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C3,Frontend_Bound,48.24,% Slots,,,0.00,5.18,
153.186299973,S1-C3,Backend_Bound,28.80,% Slots,,,0.00,5.18,
153.186299973,S1-C3,Retiring,15.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S1-C3,Frontend_Bound.Frontend_Latency,42.19,% Slots,,rs_events.empty_end,0.00,5.18,
153.186299973,S1-C3,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.14,
153.186299973,S1-C3,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.06,% Clocks,,,0.00,5.31,
153.186299973,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
153.186299973,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.31,
153.186299973,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C4,Frontend_Bound,22.39,% Slots,,,0.00,5.19,
153.186299973,S1-C4,Backend_Bound,43.30,% Slots,,,0.00,5.19,
153.186299973,S1-C4,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S1-C4,Backend_Bound.Memory_Bound,24.57,% Slots,,,0.00,5.15,<==
153.186299973,S1-C4,Backend_Bound.Core_Bound,18.73,% Slots,,,0.00,5.15,
153.186299973,S1-C4,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.60,% Clocks,,idq.ms_switches,0.00,5.31,
153.186299973,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
153.186299973,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
153.186299973,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.37,% Clocks,,,0.00,5.04,
153.186299973,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C5,Frontend_Bound,39.26,% Slots,,,0.00,5.19,
153.186299973,S1-C5,Backend_Bound,39.92,% Slots,,,0.00,5.19,
153.186299973,S1-C5,Retiring,15.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S1-C5,Frontend_Bound.Frontend_Latency,36.32,% Slots,,rs_events.empty_end,0.00,5.19,
153.186299973,S1-C5,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.15,
153.186299973,S1-C5,Backend_Bound.Core_Bound,29.40,% Slots,,,0.00,5.15,<==
153.186299973,S1-C5,Retiring.Microcode_Sequencer,8.40,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.60,% Clocks,,,0.00,5.31,
153.186299973,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.60,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
153.186299973,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
153.186299973,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.07,% Clocks,,idq.ms_switches,0.00,5.31,
153.186299973,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
153.186299973,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
153.186299973,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S1-C6,Frontend_Bound,36.54,% Slots,,,0.00,5.19,
153.186299973,S1-C6,Backend_Bound,39.87,% Slots,,,0.00,5.19,<==
153.186299973,S1-C6,Retiring,19.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S1-C6,Frontend_Bound.Frontend_Latency,27.65,% Slots,,rs_events.empty_end,0.00,5.19,
153.186299973,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.25,
153.186299973,S1-C6,Backend_Bound.Memory_Bound,20.26,% Slots,,,0.00,5.15,
153.186299973,S1-C6,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.15,
153.186299973,S1-C6,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.3,
153.186299973,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
153.186299973,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.3,
153.186299973,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.61,% Core_Clocks,,,0.00,5.31,
153.186299973,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
153.186299973,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.36,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.61,
153.186299973,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
153.186299973,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.51,% Clocks,,,0.00,5.03,
153.186299973,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
153.186299973,S1-C7,Frontend_Bound,36.30,% Slots,,,0.00,5.19,
153.186299973,S1-C7,Backend_Bound,39.99,% Slots,,,0.00,5.19,
153.186299973,S1-C7,Retiring,15.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
153.186299973,S1-C7,Frontend_Bound.Frontend_Latency,30.08,% Slots,,rs_events.empty_end,0.00,5.19,
153.186299973,S1-C7,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.15,
153.186299973,S1-C7,Backend_Bound.Core_Bound,28.44,% Slots,,,0.00,5.15,
153.186299973,S1-C7,Retiring.Microcode_Sequencer,9.29,% Slots,,idq.ms_uops,0.00,5.31,
153.186299973,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.31,
153.186299973,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
153.186299973,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.32,% Clocks,,idq.ms_switches,0.00,5.31,
153.186299973,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
153.186299973,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
153.186299973,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.34,% Clocks,,,0.00,5.08,<==
153.186299973,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
153.186299973,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
156.093910086,S0-C0,Backend_Bound,60.60,% Slots,,,0.00,5.22,<==
156.093910086,S0-C0,Retiring,29.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S0-C0,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.41,% Clocks,,idq.ms_switches,0.00,5.22,
156.093910086,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C1,Backend_Bound,63.58,% Slots,,,0.00,5.22,
156.093910086,S0-C1,Retiring,21.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S0-C1,Backend_Bound.Core_Bound,102.73,% Slots,,,0.00,5.22,
156.093910086,S0-C1,Retiring.Microcode_Sequencer,9.81,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.22,
156.093910086,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.48,% Clocks,,,0.00,5.35,<==
156.093910086,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C2,Frontend_Bound,31.11,% Slots,,,0.00,5.24,<==
156.093910086,S0-C2,Backend_Bound,19.19,% Slots,,,0.00,5.22,
156.093910086,S0-C2,Frontend_Bound.Frontend_Latency,16.98,% Slots,,rs_events.empty_end,0.00,5.27,
156.093910086,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.17,% Slots,,,0.00,5.24,
156.093910086,S0-C2,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.22,
156.093910086,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.22,
156.093910086,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
156.093910086,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.87,% Core_Clocks,,,0.00,5.23,
156.093910086,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.38,% Core_Clocks,,,0.00,5.36,
156.093910086,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C3,Backend_Bound,61.23,% Slots,,,0.00,5.22,<==
156.093910086,S0-C3,Retiring,20.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S0-C3,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.23,
156.093910086,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C4,Frontend_Bound,21.30,% Slots,,,0.00,5.24,
156.093910086,S0-C4,Backend_Bound,51.07,% Slots,,,0.00,5.22,
156.093910086,S0-C4,Retiring,26.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S0-C4,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.26,
156.093910086,S0-C4,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.21,% Clocks,,,0.00,5.23,
156.093910086,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
156.093910086,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.76,% Clocks,,idq.ms_switches,0.00,5.23,
156.093910086,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
156.093910086,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C5,Backend_Bound,62.82,% Slots,,,0.00,5.22,<==
156.093910086,S0-C5,Retiring,27.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S0-C5,Retiring.Microcode_Sequencer,12.01,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.22,
156.093910086,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C6,Frontend_Bound,22.84,% Slots,,,0.00,5.23,
156.093910086,S0-C6,Backend_Bound,47.33,% Slots,,,0.00,5.22,
156.093910086,S0-C6,Retiring,27.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S0-C6,Frontend_Bound.Frontend_Latency,21.25,% Slots,,rs_events.empty_end,0.00,5.26,
156.093910086,S0-C6,Retiring.Microcode_Sequencer,11.89,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.23,
156.093910086,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
156.093910086,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.60,% Clocks,,idq.ms_switches,0.00,5.23,
156.093910086,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
156.093910086,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C7,Frontend_Bound,23.48,% Slots,,,0.00,5.24,
156.093910086,S0-C7,Backend_Bound,47.07,% Slots,,,0.00,5.22,
156.093910086,S0-C7,Retiring,28.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S0-C7,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.26,
156.093910086,S0-C7,Backend_Bound.Core_Bound,58.78,% Slots,,,0.00,5.22,
156.093910086,S0-C7,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.23,
156.093910086,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
156.093910086,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.23,
156.093910086,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.14,% Clocks,,,0.00,5.36,<==
156.093910086,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C0,Frontend_Bound,32.74,% Slots,,,0.00,5.24,
156.093910086,S1-C0,Backend_Bound,47.75,% Slots,,,0.00,5.22,
156.093910086,S1-C0,Retiring,15.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S1-C0,Frontend_Bound.Frontend_Latency,31.46,% Slots,,rs_events.empty_end,0.00,5.26,
156.093910086,S1-C0,Backend_Bound.Memory_Bound,31.17,% Slots,,,0.00,5.22,<==
156.093910086,S1-C0,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.22,
156.093910086,S1-C0,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.47,% Clocks,,,0.00,5.22,
156.093910086,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
156.093910086,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.22,
156.093910086,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
156.093910086,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C1,Backend_Bound,38.40,% Slots,,,0.00,5.22,
156.093910086,S1-C1,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.22,
156.093910086,S1-C1,Backend_Bound.Core_Bound,21.79,% Slots,,,0.00,5.22,<==
156.093910086,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C2,Backend_Bound,41.19,% Slots,,,0.00,5.22,
156.093910086,S1-C2,Backend_Bound.Memory_Bound,13.70,% Slots,,,0.00,5.22,
156.093910086,S1-C2,Backend_Bound.Core_Bound,27.49,% Slots,,,0.00,5.22,<==
156.093910086,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C3,Frontend_Bound,24.96,% Slots,,,0.00,5.23,
156.093910086,S1-C3,Backend_Bound,51.77,% Slots,,,0.00,5.22,<==
156.093910086,S1-C3,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S1-C3,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.26,
156.093910086,S1-C3,Backend_Bound.Memory_Bound,25.88,% Slots,,,0.00,5.22,
156.093910086,S1-C3,Backend_Bound.Core_Bound,25.89,% Slots,,,0.00,5.22,
156.093910086,S1-C3,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.23,
156.093910086,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
156.093910086,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.23,
156.093910086,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
156.093910086,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C4,Frontend_Bound,25.16,% Slots,,,0.00,5.23,
156.093910086,S1-C4,Backend_Bound,49.49,% Slots,,,0.00,5.22,
156.093910086,S1-C4,Retiring,24.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S1-C4,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.26,
156.093910086,S1-C4,Backend_Bound.Memory_Bound,28.51,% Slots,,,0.00,5.22,<==
156.093910086,S1-C4,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.22,
156.093910086,S1-C4,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.22,
156.093910086,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
156.093910086,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,0.00,5.22,
156.093910086,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
156.093910086,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.86,% Clocks,,,0.00,5.36,
156.093910086,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C5,Frontend_Bound,31.77,% Slots,,,0.00,5.23,
156.093910086,S1-C5,Backend_Bound,41.46,% Slots,,,0.00,5.22,<==
156.093910086,S1-C5,Retiring,18.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S1-C5,Frontend_Bound.Frontend_Latency,16.50,% Slots,,rs_events.empty_end,0.00,5.26,
156.093910086,S1-C5,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.22,
156.093910086,S1-C5,Backend_Bound.Core_Bound,21.54,% Slots,,,0.00,5.22,
156.093910086,S1-C5,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,0.00,5.23,
156.093910086,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
156.093910086,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.23,
156.093910086,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
156.093910086,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.38,% Clocks,,,0.00,5.36,
156.093910086,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C6,Frontend_Bound,30.13,% Slots,,,0.00,5.23,
156.093910086,S1-C6,Backend_Bound,47.26,% Slots,,,0.00,5.22,
156.093910086,S1-C6,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S1-C6,Frontend_Bound.Frontend_Latency,25.37,% Slots,,rs_events.empty_end,0.00,5.25,
156.093910086,S1-C6,Backend_Bound.Memory_Bound,40.62,% Slots,,,0.00,5.22,<==
156.093910086,S1-C6,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.60,% Clocks,,,0.00,5.22,
156.093910086,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
156.093910086,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.22,
156.093910086,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.01,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.45,
156.093910086,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
156.093910086,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C7,Frontend_Bound,22.52,% Slots,,,0.00,5.23,
156.093910086,S1-C7,Backend_Bound,46.66,% Slots,,,0.00,5.22,<==
156.093910086,S1-C7,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
156.093910086,S1-C7,Frontend_Bound.Frontend_Bandwidth,34.27,% Slots,,,0.00,5.23,
156.093910086,S1-C7,Backend_Bound.Memory_Bound,22.09,% Slots,,,0.00,5.22,
156.093910086,S1-C7,Backend_Bound.Core_Bound,24.58,% Slots,,,0.00,5.22,
156.093910086,S1-C7,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.22,
156.093910086,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.48,% Clocks,,idq.ms_switches,0.00,5.22,
156.093910086,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.64,% Core_Clocks,,,0.00,5.23,
156.093910086,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
156.093910086,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
156.093910086,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.15,% Clocks,,,0.00,5.36,
156.093910086,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
156.093910086,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
157.594288532,S0-C0,Frontend_Bound,33.55,% Slots,,,0.00,5.34,
157.594288532,S0-C0,Backend_Bound,38.79,% Slots,,,0.00,5.34,
157.594288532,S0-C0,Retiring,27.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
157.594288532,S0-C0,Frontend_Bound.Frontend_Latency,31.23,% Slots,,rs_events.empty_end,0.00,5.33,
157.594288532,S0-C0,Backend_Bound.Memory_Bound,12.53,% Slots,,,0.00,5.29,
157.594288532,S0-C0,Backend_Bound.Core_Bound,26.26,% Slots,,,0.00,5.29,<==
157.594288532,S0-C0,Retiring.Microcode_Sequencer,8.87,% Slots,,idq.ms_uops,0.00,5.35,
157.594288532,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.78,% Clocks,,idq.ms_switches,0.00,5.34,
157.594288532,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
157.594288532,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C1,Frontend_Bound,37.82,% Slots,,,0.00,5.34,
157.594288532,S0-C1,Backend_Bound,38.87,% Slots,,,0.00,5.34,
157.594288532,S0-C1,Retiring,22.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S0-C1,Frontend_Bound.Frontend_Latency,33.31,% Slots,,rs_events.empty_end,0.00,5.34,
157.594288532,S0-C1,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.29,<==
157.594288532,S0-C1,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.29,
157.594288532,S0-C1,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
157.594288532,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.65,% Clocks,,idq.ms_switches,0.00,5.34,
157.594288532,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
157.594288532,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C2,Frontend_Bound,35.77,% Slots,,,0.00,5.34,
157.594288532,S0-C2,Backend_Bound,16.08,% Slots,,,0.00,5.34,
157.594288532,S0-C2,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.34,<==
157.594288532,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.07,
157.594288532,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.34,
157.594288532,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
157.594288532,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.11,% Core_Clocks,,,0.00,5.34,
157.594288532,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C3,Frontend_Bound,40.39,% Slots,,,0.00,5.34,
157.594288532,S0-C3,Bad_Speculation,10.77,% Slots,,,0.00,5.34,
157.594288532,S0-C3,Backend_Bound,27.91,% Slots,,,0.00,5.34,
157.594288532,S0-C3,Retiring,24.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S0-C3,Frontend_Bound.Frontend_Latency,34.80,% Slots,,rs_events.empty_end,0.00,5.34,
157.594288532,S0-C3,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.34,
157.594288532,S0-C3,Backend_Bound.Memory_Bound,21.04,% Slots,,,0.00,5.3,
157.594288532,S0-C3,Retiring.Microcode_Sequencer,7.68,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.26,% Clocks,,idq.ms_switches,0.00,5.34,<==
157.594288532,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
157.594288532,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C4,Frontend_Bound,40.01,% Slots,,,0.00,5.34,
157.594288532,S0-C4,Backend_Bound,33.92,% Slots,,,0.00,5.34,
157.594288532,S0-C4,Retiring,24.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S0-C4,Frontend_Bound.Frontend_Latency,34.65,% Slots,,rs_events.empty_end,0.00,5.33,
157.594288532,S0-C4,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.29,
157.594288532,S0-C4,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.29,
157.594288532,S0-C4,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.34,
157.594288532,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
157.594288532,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.34,<==
157.594288532,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
157.594288532,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C5,Backend_Bound,36.55,% Slots,,,0.00,5.34,
157.594288532,S0-C5,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.33,
157.594288532,S0-C5,Backend_Bound.Core_Bound,25.52,% Slots,,,0.00,5.33,
157.594288532,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.15,% Clocks,,,0.00,5.06,<==
157.594288532,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C6,Frontend_Bound,40.08,% Slots,,,0.00,5.34,
157.594288532,S0-C6,Backend_Bound,35.28,% Slots,,,0.00,5.34,
157.594288532,S0-C6,Retiring,21.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S0-C6,Frontend_Bound.Frontend_Latency,34.00,% Slots,,rs_events.empty_end,0.00,5.33,<==
157.594288532,S0-C6,Backend_Bound.Memory_Bound,16.53,% Slots,,,0.00,5.3,
157.594288532,S0-C6,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.3,
157.594288532,S0-C6,Retiring.Microcode_Sequencer,7.58,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
157.594288532,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.34,
157.594288532,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
157.594288532,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
157.594288532,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C7,Frontend_Bound,46.96,% Slots,,,0.00,5.34,
157.594288532,S0-C7,Backend_Bound,30.04,% Slots,,,0.00,5.34,
157.594288532,S0-C7,Retiring,26.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S0-C7,Frontend_Bound.Frontend_Latency,37.48,% Slots,,rs_events.empty_end,0.00,5.34,
157.594288532,S0-C7,Backend_Bound.Core_Bound,21.33,% Slots,,,0.00,5.31,
157.594288532,S0-C7,Retiring.Microcode_Sequencer,9.45,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
157.594288532,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.67,% Clocks,,idq.ms_switches,0.00,5.33,<==
157.594288532,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.74,% Slots,,,0.00,5.07,
157.594288532,S1-C0,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.31,
157.594288532,S1-C0,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.31,
157.594288532,S1-C0,Backend_Bound,36.01,% Slots,,,0.00,5.34,<==
157.594288532,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.98,% Core_Clocks,,,0.00,5.34,
157.594288532,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C1,Frontend_Bound,35.52,% Slots,,,0.00,5.34,
157.594288532,S1-C1,Backend_Bound,40.38,% Slots,,,0.00,5.34,<==
157.594288532,S1-C1,Retiring,19.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S1-C1,Frontend_Bound.Frontend_Latency,25.21,% Slots,,rs_events.empty_end,0.00,5.34,
157.594288532,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.74,% Slots,,,0.00,5.08,
157.594288532,S1-C1,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.31,
157.594288532,S1-C1,Backend_Bound.Core_Bound,22.38,% Slots,,,0.00,5.31,
157.594288532,S1-C1,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.33,
157.594288532,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.94,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
157.594288532,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
157.594288532,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.33,
157.594288532,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.81,% Core_Clocks,,,0.00,5.34,
157.594288532,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
157.594288532,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C2,Backend_Bound,36.34,% Slots,,,0.00,5.34,
157.594288532,S1-C2,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.33,
157.594288532,S1-C2,Backend_Bound.Core_Bound,24.90,% Slots,,,0.00,5.33,
157.594288532,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.24,% Clocks,,,0.00,5.07,<==
157.594288532,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
157.594288532,S1-C3,Frontend_Bound,40.78,% Slots,,,0.00,5.34,
157.594288532,S1-C3,Backend_Bound,34.88,% Slots,,,0.00,5.34,
157.594288532,S1-C3,Retiring,20.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S1-C3,Frontend_Bound.Frontend_Latency,46.56,% Slots,,rs_events.empty_end,0.00,5.33,
157.594288532,S1-C3,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.31,
157.594288532,S1-C3,Backend_Bound.Core_Bound,21.71,% Slots,,,0.00,5.31,
157.594288532,S1-C3,Retiring.Microcode_Sequencer,7.50,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
157.594288532,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.71,% Clocks,,idq.ms_switches,0.00,5.33,<==
157.594288532,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
157.594288532,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.35,% Clocks,,,0.00,5.06,
157.594288532,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C4,Frontend_Bound,36.85,% Slots,,,0.00,5.34,
157.594288532,S1-C4,Backend_Bound,38.58,% Slots,,,0.00,5.34,<==
157.594288532,S1-C4,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S1-C4,Frontend_Bound.Frontend_Latency,33.17,% Slots,,rs_events.empty_end,0.00,5.33,
157.594288532,S1-C4,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.31,
157.594288532,S1-C4,Backend_Bound.Core_Bound,20.84,% Slots,,,0.00,5.31,
157.594288532,S1-C4,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.33,
157.594288532,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
157.594288532,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.33,
157.594288532,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
157.594288532,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
157.594288532,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.75,% Clocks,,,0.00,5.06,
157.594288532,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C5,Frontend_Bound,43.36,% Slots,,,0.00,5.34,
157.594288532,S1-C5,Backend_Bound,33.17,% Slots,,,0.00,5.34,
157.594288532,S1-C5,Retiring,15.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S1-C5,Frontend_Bound.Frontend_Latency,44.76,% Slots,,rs_events.empty_end,0.00,5.33,
157.594288532,S1-C5,Backend_Bound.Core_Bound,24.41,% Slots,,,0.00,5.31,
157.594288532,S1-C5,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.05,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
157.594288532,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
157.594288532,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.37,% Clocks,,idq.ms_switches,0.00,5.33,<==
157.594288532,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C6,Frontend_Bound,40.77,% Slots,,,0.00,5.34,
157.594288532,S1-C6,Backend_Bound,37.99,% Slots,,,0.00,5.34,
157.594288532,S1-C6,Retiring,15.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S1-C6,Frontend_Bound.Frontend_Latency,36.00,% Slots,,rs_events.empty_end,0.00,5.33,
157.594288532,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.07,
157.594288532,S1-C6,Backend_Bound.Memory_Bound,12.55,% Slots,,,0.00,5.31,
157.594288532,S1-C6,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.31,
157.594288532,S1-C6,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.37,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
157.594288532,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
157.594288532,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.72,% Clocks,,idq.ms_switches,0.00,5.33,<==
157.594288532,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.03,% Core_Clocks,,,0.00,5.34,
157.594288532,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.51,% Core_Clocks,,,0.00,5.08,
157.594288532,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
157.594288532,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
157.594288532,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.54,% Clocks,,,0.00,5.07,
157.594288532,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
157.594288532,S1-C7,Frontend_Bound,45.44,% Slots,,,0.00,5.34,
157.594288532,S1-C7,Backend_Bound,31.88,% Slots,,,0.00,5.34,
157.594288532,S1-C7,Retiring,20.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
157.594288532,S1-C7,Frontend_Bound.Frontend_Latency,53.19,% Slots,,rs_events.empty_end,0.00,5.33,
157.594288532,S1-C7,Backend_Bound.Core_Bound,22.13,% Slots,,,0.00,5.31,
157.594288532,S1-C7,Retiring.Microcode_Sequencer,8.32,% Slots,,idq.ms_uops,0.00,5.34,
157.594288532,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
157.594288532,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.66,% Clocks,,idq.ms_switches,0.00,5.33,<==
157.594288532,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
157.594288532,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
157.594288532,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
157.594288532,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
159.102457661,S0-C0,Backend_Bound,53.63,% Slots,,,0.00,5.04,
159.102457661,S0-C0,Retiring,20.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S0-C0,Backend_Bound.Memory_Bound,57.30,% Slots,,,0.00,5.04,<==
159.102457661,S0-C0,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.13,% Clocks,,idq.ms_switches,0.00,5.3,
159.102457661,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
159.102457661,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.04,
159.102457661,S0-C1,Backend_Bound.Memory_Bound,30.80,% Slots,,,0.00,5.04,<==
159.102457661,S0-C1,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.04,
159.102457661,S0-C1,Retiring.Microcode_Sequencer,7.61,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S0-C1,Backend_Bound,48.14,% Slots,,,0.00,5.04,
159.102457661,S0-C1,Retiring,21.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.3,
159.102457661,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.55,% Core_Clocks,,,0.00,5.3,
159.102457661,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,15.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.63,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
159.102457661,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.74,% Slots,,,0.00,5.04,
159.102457661,S0-C2,Backend_Bound.Memory_Bound,39.84,% Slots,,,0.00,5.04,
159.102457661,S0-C2,Backend_Bound.Core_Bound,18.77,% Slots,,,0.00,5.04,
159.102457661,S0-C2,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S0-C2,Backend_Bound,58.61,% Slots,,,0.00,5.04,
159.102457661,S0-C2,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.31,
159.102457661,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.83,% Core_Clocks,,,0.00,5.31,
159.102457661,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
159.102457661,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
159.102457661,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S0-C3,Backend_Bound,70.20,% Slots,,,0.00,5.03,
159.102457661,S0-C3,Backend_Bound.Memory_Bound,18.87,% Slots,,,0.00,5.03,
159.102457661,S0-C3,Backend_Bound.Core_Bound,51.33,% Slots,,,0.00,5.03,<==
159.102457661,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
159.102457661,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
159.102457661,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.57,% Slots,,,0.00,5.03,
159.102457661,S0-C4,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.03,
159.102457661,S0-C4,Backend_Bound.Core_Bound,43.56,% Slots,,,0.00,5.03,<==
159.102457661,S0-C4,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S0-C4,Backend_Bound,66.05,% Slots,,,0.00,5.03,
159.102457661,S0-C4,Retiring,31.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.05,% Clocks,,idq.ms_switches,0.00,5.31,
159.102457661,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.94,% Core_Clocks,,,0.00,5.31,
159.102457661,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.12,% Core_Clocks,,,0.00,5.31,
159.102457661,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
159.102457661,S0-C5,Frontend_Bound,27.00,% Slots,,,0.00,5.04,
159.102457661,S0-C5,Backend_Bound,43.95,% Slots,,,0.00,5.04,<==
159.102457661,S0-C5,Retiring,22.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S0-C5,Frontend_Bound.Frontend_Latency,21.44,% Slots,,rs_events.empty_end,0.00,5.04,
159.102457661,S0-C5,Frontend_Bound.Frontend_Bandwidth,41.85,% Slots,,,0.00,5.04,
159.102457661,S0-C5,Backend_Bound.Memory_Bound,22.29,% Slots,,,0.00,5.04,
159.102457661,S0-C5,Backend_Bound.Core_Bound,21.66,% Slots,,,0.00,5.04,
159.102457661,S0-C5,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.31,
159.102457661,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
159.102457661,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.29,% Clocks,,idq.ms_switches,0.00,5.31,
159.102457661,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.83,% Core_Clocks,,,0.00,5.31,
159.102457661,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,16.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S0-C6,Frontend_Bound,32.43,% Slots,,,0.00,5.04,<==
159.102457661,S0-C6,Backend_Bound,20.07,% Slots,,,0.00,5.04,
159.102457661,S0-C6,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.04,
159.102457661,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.46,% Slots,,,0.00,5.04,
159.102457661,S0-C6,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.04,
159.102457661,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.3,
159.102457661,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
159.102457661,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.58,% Core_Clocks,,,0.00,5.31,
159.102457661,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.99,% Core_Clocks,,,0.00,5.31,
159.102457661,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
159.102457661,S0-C7,Frontend_Bound,30.67,% Slots,,,0.00,5.04,
159.102457661,S0-C7,Backend_Bound,44.17,% Slots,,,0.00,5.04,
159.102457661,S0-C7,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S0-C7,Frontend_Bound.Frontend_Latency,26.12,% Slots,,rs_events.empty_end,0.00,5.04,
159.102457661,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.66,% Slots,,,0.00,5.04,
159.102457661,S0-C7,Backend_Bound.Memory_Bound,46.12,% Slots,,,0.00,5.04,
159.102457661,S0-C7,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.3,
159.102457661,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.19,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
159.102457661,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
159.102457661,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.09,% Clocks,,idq.ms_switches,0.00,5.3,
159.102457661,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.42,% Core_Clocks,,,0.00,5.3,
159.102457661,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.66,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
159.102457661,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C0,Backend_Bound,39.19,% Slots,,,0.00,5.03,
159.102457661,S1-C0,Backend_Bound.Memory_Bound,12.83,% Slots,,,0.00,5.03,
159.102457661,S1-C0,Backend_Bound.Core_Bound,26.36,% Slots,,,0.00,5.03,
159.102457661,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.86,% Clocks,,,0.00,5.31,<==
159.102457661,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C1,Backend_Bound,53.27,% Slots,,,0.00,5.04,
159.102457661,S1-C1,Retiring,17.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S1-C1,Backend_Bound.Memory_Bound,19.73,% Slots,,,0.00,5.04,
159.102457661,S1-C1,Backend_Bound.Core_Bound,33.55,% Slots,,,0.00,5.04,<==
159.102457661,S1-C1,Retiring.Microcode_Sequencer,10.06,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.3,
159.102457661,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C2,Backend_Bound,73.77,% Slots,,,0.00,5.04,
159.102457661,S1-C2,Retiring,29.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S1-C2,Backend_Bound.Memory_Bound,20.12,% Slots,,,0.00,5.04,
159.102457661,S1-C2,Backend_Bound.Core_Bound,53.65,% Slots,,,0.00,5.04,<==
159.102457661,S1-C2,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.39,% Clocks,,idq.ms_switches,0.00,5.31,
159.102457661,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C3,Frontend_Bound,30.22,% Slots,,,0.00,5.04,
159.102457661,S1-C3,Backend_Bound,40.76,% Slots,,,0.00,5.04,
159.102457661,S1-C3,Retiring,15.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
159.102457661,S1-C3,Frontend_Bound.Frontend_Latency,28.46,% Slots,,rs_events.empty_end,0.00,5.04,
159.102457661,S1-C3,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.3,
159.102457661,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.97,% Clocks,,,0.00,5.31,
159.102457661,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
159.102457661,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.32,% Clocks,,idq.ms_switches,0.00,5.31,
159.102457661,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.49,% Slots,,,0.00,5.04,
159.102457661,S1-C4,Backend_Bound.Memory_Bound,96.12,% Slots,,,0.00,5.04,<==
159.102457661,S1-C4,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.3,
159.102457661,S1-C4,Backend_Bound,53.77,% Slots,,,0.00,5.04,
159.102457661,S1-C4,Retiring,20.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
159.102457661,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.71,% Clocks,,idq.ms_switches,0.00,5.3,
159.102457661,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.27,% Core_Clocks,,,0.00,5.31,
159.102457661,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.52,% Core_Clocks,,,0.00,5.31,
159.102457661,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C5,Backend_Bound,70.60,% Slots,,,0.00,5.04,
159.102457661,S1-C5,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.04,
159.102457661,S1-C5,Backend_Bound.Core_Bound,42.27,% Slots,,,0.00,5.04,<==
159.102457661,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
159.102457661,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C6,Backend_Bound,62.06,% Slots,,,0.00,5.04,
159.102457661,S1-C6,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
159.102457661,S1-C6,Backend_Bound.Memory_Bound,94.14,% Slots,,,0.00,5.04,<==
159.102457661,S1-C6,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.31,
159.102457661,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.31,
159.102457661,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,16.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C7,Backend_Bound,70.32,% Slots,,,0.00,5.03,
159.102457661,S1-C7,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
159.102457661,S1-C7,Backend_Bound.Memory_Bound,17.04,% Slots,,,0.00,5.03,
159.102457661,S1-C7,Backend_Bound.Core_Bound,53.28,% Slots,,,0.00,5.03,<==
159.102457661,S1-C7,Retiring.Microcode_Sequencer,10.40,% Slots,,idq.ms_uops,0.00,5.3,
159.102457661,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.46,% Clocks,,idq.ms_switches,0.00,5.31,
159.102457661,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
159.102457661,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
159.102457661,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
159.102457661,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
159.102457661,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
159.102457661,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
159.102457661,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
159.102457661,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
159.102457661,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
160.599120402,S0-C0,Backend_Bound,59.51,% Slots,,,0.00,5.35,<==
160.599120402,S0-C0,Retiring,15.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S0-C0,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.35,
160.599120402,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C1,Frontend_Bound,29.17,% Slots,,,0.00,5.34,<==
160.599120402,S0-C1,Backend_Bound,24.02,% Slots,,,0.00,5.34,
160.599120402,S0-C1,Frontend_Bound.Frontend_Latency,16.08,% Slots,,rs_events.empty_end,0.00,5.34,
160.599120402,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.82,% Slots,,,0.00,5.34,
160.599120402,S0-C1,Backend_Bound.Memory_Bound,21.21,% Slots,,,0.00,5.08,
160.599120402,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.34,
160.599120402,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
160.599120402,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.72,% Core_Clocks,,,0.00,5.07,
160.599120402,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.17,% Core_Clocks,,,0.00,5.35,
160.599120402,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C2,Backend_Bound,66.36,% Slots,,,0.00,5.35,
160.599120402,S0-C2,Retiring,15.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S0-C2,Backend_Bound.Core_Bound,75.96,% Slots,,,0.00,5.08,
160.599120402,S0-C2,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.72,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.40,% Clocks,,,0.00,5.35,<==
160.599120402,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C3,Frontend_Bound,26.06,% Slots,,,0.00,5.34,
160.599120402,S0-C3,Backend_Bound,41.61,% Slots,,,0.00,5.34,
160.599120402,S0-C3,Retiring,15.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S0-C3,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.34,
160.599120402,S0-C3,Backend_Bound.Core_Bound,59.39,% Slots,,,0.00,5.07,<==
160.599120402,S0-C3,Retiring.Microcode_Sequencer,7.50,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.72,% Clocks,,,0.00,5.34,
160.599120402,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.91,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
160.599120402,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
160.599120402,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C4,Backend_Bound,42.69,% Slots,,,0.00,5.35,<==
160.599120402,S0-C4,Backend_Bound.Memory_Bound,20.92,% Slots,,,0.00,5.08,
160.599120402,S0-C4,Backend_Bound.Core_Bound,21.77,% Slots,,,0.00,5.08,
160.599120402,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
160.599120402,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C5,Backend_Bound,47.36,% Slots,,,0.00,5.34,<==
160.599120402,S0-C5,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.08,
160.599120402,S0-C5,Backend_Bound.Core_Bound,23.06,% Slots,,,0.00,5.08,
160.599120402,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
160.599120402,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.75,% Clocks,,,0.00,5.34,
160.599120402,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C6,Backend_Bound,63.65,% Slots,,,0.00,5.34,<==
160.599120402,S0-C6,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S0-C6,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C7,Backend_Bound,61.09,% Slots,,,0.00,5.35,
160.599120402,S0-C7,Retiring,12.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S0-C7,Backend_Bound.Core_Bound,82.56,% Slots,,,0.00,5.08,
160.599120402,S0-C7,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.08,% Clocks,,,0.00,5.34,<==
160.599120402,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C0,Frontend_Bound,25.60,% Slots,,,0.00,5.35,
160.599120402,S1-C0,Backend_Bound,44.76,% Slots,,,0.00,5.35,
160.599120402,S1-C0,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
160.599120402,S1-C0,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.34,
160.599120402,S1-C0,Backend_Bound.Memory_Bound,39.84,% Slots,,,0.00,5.07,
160.599120402,S1-C0,Retiring.Microcode_Sequencer,7.44,% Slots,,idq.ms_uops,0.00,5.35,
160.599120402,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.59,% Clocks,,,0.00,5.34,
160.599120402,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
160.599120402,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.90,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
160.599120402,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
160.599120402,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.44,% Slots,,,0.00,5.34,
160.599120402,S1-C1,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S1-C1,Backend_Bound,58.67,% Slots,,,0.00,5.34,<==
160.599120402,S1-C1,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.36,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.06,% Core_Clocks,,,0.00,5.07,
160.599120402,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C2,Frontend_Bound,31.27,% Slots,,,0.00,5.34,
160.599120402,S1-C2,Backend_Bound,42.81,% Slots,,,0.00,5.34,
160.599120402,S1-C2,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
160.599120402,S1-C2,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.34,
160.599120402,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.28,% Slots,,,0.00,5.34,
160.599120402,S1-C2,Backend_Bound.Memory_Bound,60.72,% Slots,,,0.00,5.08,<==
160.599120402,S1-C2,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.35,
160.599120402,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.56,% Clocks,,,0.00,5.34,
160.599120402,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
160.599120402,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.85,% Core_Clocks,,,0.00,5.08,
160.599120402,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
160.599120402,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
160.599120402,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C3,Frontend_Bound,26.86,% Slots,,,0.00,5.34,
160.599120402,S1-C3,Backend_Bound,49.86,% Slots,,,0.00,5.34,
160.599120402,S1-C3,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S1-C3,Frontend_Bound.Frontend_Latency,21.07,% Slots,,rs_events.empty_end,0.00,5.34,
160.599120402,S1-C3,Backend_Bound.Memory_Bound,57.17,% Slots,,,0.00,5.07,<==
160.599120402,S1-C3,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.86,% Clocks,,,0.00,5.34,
160.599120402,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.03,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
160.599120402,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
160.599120402,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
160.599120402,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
160.599120402,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C4,Frontend_Bound,29.83,% Slots,,,0.00,5.34,
160.599120402,S1-C4,Backend_Bound,41.37,% Slots,,,0.00,5.34,
160.599120402,S1-C4,Retiring,19.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S1-C4,Frontend_Bound.Frontend_Latency,29.35,% Slots,,rs_events.empty_end,0.00,5.34,
160.599120402,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.96,% Slots,,,0.00,5.34,
160.599120402,S1-C4,Backend_Bound.Core_Bound,64.79,% Slots,,,0.00,5.07,<==
160.599120402,S1-C4,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.38,% Clocks,,,0.00,5.34,
160.599120402,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
160.599120402,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.66,% Core_Clocks,,,0.00,5.08,
160.599120402,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.70,% Core_Clocks,,,0.00,5.35,
160.599120402,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C5,Backend_Bound,38.22,% Slots,,,0.00,5.35,
160.599120402,S1-C5,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.07,
160.599120402,S1-C5,Backend_Bound.Core_Bound,22.89,% Slots,,,0.00,5.07,
160.599120402,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
160.599120402,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.08,% Clocks,,,0.00,5.35,<==
160.599120402,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C6,Frontend_Bound.Frontend_Bandwidth,51.00,% Slots,,,0.00,5.34,
160.599120402,S1-C6,Backend_Bound.Core_Bound,73.24,% Slots,,,0.00,5.07,<==
160.599120402,S1-C6,Retiring.Microcode_Sequencer,10.26,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S1-C6,Backend_Bound,49.65,% Slots,,,0.00,5.34,
160.599120402,S1-C6,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.08,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.03,% Core_Clocks,,,0.00,5.08,
160.599120402,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.97,% Core_Clocks,,,0.00,5.35,
160.599120402,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C7,Backend_Bound,70.34,% Slots,,,0.00,5.35,
160.599120402,S1-C7,Retiring,16.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.599120402,S1-C7,Backend_Bound.Memory_Bound,46.02,% Slots,,,0.00,5.07,
160.599120402,S1-C7,Backend_Bound.Core_Bound,24.32,% Slots,,,0.00,5.07,
160.599120402,S1-C7,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.34,
160.599120402,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.34,
160.599120402,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
160.599120402,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
160.599120402,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
162.13067227,S0-C0,Frontend_Bound,25.32,% Slots,,,0.00,5.23,
162.13067227,S0-C0,Backend_Bound,24.30,% Slots,,,0.00,5.23,
162.13067227,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.23,
162.13067227,S0-C0,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.23,
162.13067227,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.88,% Core_Clocks,,,0.00,5.23,<==
162.13067227,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.04,% Core_Clocks,,,0.00,5.23,
162.13067227,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C1,Backend_Bound,37.57,% Slots,,,0.00,5.23,
162.13067227,S0-C1,Backend_Bound.Memory_Bound,12.06,% Slots,,,0.00,5.23,
162.13067227,S0-C1,Backend_Bound.Core_Bound,25.51,% Slots,,,0.00,5.23,
162.13067227,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
162.13067227,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.34,% Clocks,,,0.00,5.22,<==
162.13067227,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C2,Frontend_Bound,44.19,% Slots,,,0.00,5.23,
162.13067227,S0-C2,Backend_Bound,33.31,% Slots,,,0.00,5.23,
162.13067227,S0-C2,Retiring,26.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S0-C2,Frontend_Bound.Frontend_Latency,31.79,% Slots,,rs_events.empty_end,0.00,5.23,
162.13067227,S0-C2,Backend_Bound.Core_Bound,25.31,% Slots,,,0.00,5.23,
162.13067227,S0-C2,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
162.13067227,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.17,% Clocks,,idq.ms_switches,0.00,5.23,<==
162.13067227,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
162.13067227,S0-C3,Frontend_Bound,43.15,% Slots,,,0.00,5.23,
162.13067227,S0-C3,Backend_Bound,35.28,% Slots,,,0.00,5.23,
162.13067227,S0-C3,Retiring,23.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S0-C3,Frontend_Bound.Frontend_Latency,44.33,% Slots,,rs_events.empty_end,0.00,5.23,
162.13067227,S0-C3,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,5.23,
162.13067227,S0-C3,Backend_Bound.Core_Bound,24.90,% Slots,,,0.00,5.23,
162.13067227,S0-C3,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
162.13067227,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.61,% Clocks,,idq.ms_switches,0.00,5.23,<==
162.13067227,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
162.13067227,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
162.13067227,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C4,Frontend_Bound,34.89,% Slots,,,0.00,5.23,
162.13067227,S0-C4,Backend_Bound,39.38,% Slots,,,0.00,5.23,
162.13067227,S0-C4,Retiring,32.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S0-C4,Frontend_Bound.Frontend_Latency,27.17,% Slots,,rs_events.empty_end,0.00,5.23,
162.13067227,S0-C4,Backend_Bound.Core_Bound,29.56,% Slots,,,0.00,5.23,<==
162.13067227,S0-C4,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.47,% Clocks,,idq.ms_switches,0.00,5.22,
162.13067227,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C5,Frontend_Bound,50.52,% Slots,,,0.00,5.23,
162.13067227,S0-C5,Backend_Bound,27.24,% Slots,,,0.00,5.23,
162.13067227,S0-C5,Retiring,25.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S0-C5,Frontend_Bound.Frontend_Latency,42.72,% Slots,,rs_events.empty_end,0.00,5.23,
162.13067227,S0-C5,Backend_Bound.Core_Bound,20.84,% Slots,,,0.00,5.23,
162.13067227,S0-C5,Retiring.Microcode_Sequencer,9.87,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
162.13067227,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.04,% Clocks,,idq.ms_switches,0.00,5.23,<==
162.13067227,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.30,% Clocks,,,0.00,5.22,
162.13067227,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C6,Frontend_Bound,40.54,% Slots,,,0.00,5.22,
162.13067227,S0-C6,Backend_Bound,36.19,% Slots,,,0.00,5.22,
162.13067227,S0-C6,Retiring,20.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S0-C6,Frontend_Bound.Frontend_Latency,30.97,% Slots,,rs_events.empty_end,0.00,5.22,
162.13067227,S0-C6,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.22,
162.13067227,S0-C6,Backend_Bound.Core_Bound,24.12,% Slots,,,0.00,5.22,
162.13067227,S0-C6,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
162.13067227,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.72,% Clocks,,idq.ms_switches,0.00,5.23,<==
162.13067227,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
162.13067227,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
162.13067227,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.33,% Clocks,,,0.00,5.23,
162.13067227,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C7,Frontend_Bound,41.80,% Slots,,,0.00,5.22,
162.13067227,S0-C7,Backend_Bound,35.03,% Slots,,,0.00,5.22,
162.13067227,S0-C7,Retiring,25.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S0-C7,Frontend_Bound.Frontend_Latency,35.49,% Slots,,rs_events.empty_end,0.00,5.22,
162.13067227,S0-C7,Backend_Bound.Core_Bound,26.63,% Slots,,,0.00,5.22,
162.13067227,S0-C7,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
162.13067227,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.89,% Clocks,,idq.ms_switches,0.00,5.23,<==
162.13067227,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.92,% Clocks,,,0.00,5.22,
162.13067227,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C0,Frontend_Bound,21.28,% Slots,,,0.00,5.22,
162.13067227,S1-C0,Backend_Bound,30.98,% Slots,,,0.00,5.22,<==
162.13067227,S1-C0,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.22,
162.13067227,S1-C0,Backend_Bound.Core_Bound,17.67,% Slots,,,0.00,5.22,
162.13067227,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
162.13067227,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.57,% Clocks,,,0.00,5.22,
162.13067227,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C1,Frontend_Bound,33.10,% Slots,,,0.00,5.23,
162.13067227,S1-C1,Backend_Bound,43.41,% Slots,,,0.00,5.23,
162.13067227,S1-C1,Retiring,19.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S1-C1,Frontend_Bound.Frontend_Latency,26.18,% Slots,,rs_events.empty_end,0.00,5.23,
162.13067227,S1-C1,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.23,
162.13067227,S1-C1,Backend_Bound.Core_Bound,25.37,% Slots,,,0.00,5.23,
162.13067227,S1-C1,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
162.13067227,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.98,% Clocks,,idq.ms_switches,0.00,5.23,
162.13067227,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
162.13067227,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.67,% Clocks,,,0.00,5.22,<==
162.13067227,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C2,Frontend_Bound,37.93,% Slots,,,0.00,5.22,
162.13067227,S1-C2,Backend_Bound,43.01,% Slots,,,0.00,5.22,
162.13067227,S1-C2,Retiring,18.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S1-C2,Frontend_Bound.Frontend_Latency,38.62,% Slots,,rs_events.empty_end,0.00,5.22,
162.13067227,S1-C2,Backend_Bound.Memory_Bound,17.63,% Slots,,,0.00,5.22,
162.13067227,S1-C2,Backend_Bound.Core_Bound,25.38,% Slots,,,0.00,5.22,<==
162.13067227,S1-C2,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.22,
162.13067227,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
162.13067227,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.22,
162.13067227,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
162.13067227,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
162.13067227,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C3,Frontend_Bound,48.45,% Slots,,,0.00,5.22,
162.13067227,S1-C3,Backend_Bound,30.42,% Slots,,,0.00,5.22,
162.13067227,S1-C3,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S1-C3,Frontend_Bound.Frontend_Latency,37.11,% Slots,,rs_events.empty_end,0.00,5.22,
162.13067227,S1-C3,Backend_Bound.Memory_Bound,12.79,% Slots,,,0.00,5.22,
162.13067227,S1-C3,Backend_Bound.Core_Bound,17.62,% Slots,,,0.00,5.22,
162.13067227,S1-C3,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
162.13067227,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.96,% Clocks,,idq.ms_switches,0.00,5.23,<==
162.13067227,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
162.13067227,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
162.13067227,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C4,Frontend_Bound,49.44,% Slots,,,0.00,5.23,
162.13067227,S1-C4,Backend_Bound,29.25,% Slots,,,0.00,5.23,
162.13067227,S1-C4,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S1-C4,Frontend_Bound.Frontend_Latency,45.51,% Slots,,rs_events.empty_end,0.00,5.23,
162.13067227,S1-C4,Backend_Bound.Core_Bound,19.28,% Slots,,,0.00,5.23,
162.13067227,S1-C4,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.23,
162.13067227,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
162.13067227,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.23,<==
162.13067227,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C5,Backend_Bound,37.97,% Slots,,,0.00,5.23,
162.13067227,S1-C5,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.23,
162.13067227,S1-C5,Backend_Bound.Core_Bound,25.71,% Slots,,,0.00,5.23,
162.13067227,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
162.13067227,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.08,% Clocks,,,0.00,5.22,<==
162.13067227,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C6,Frontend_Bound,37.00,% Slots,,,0.00,5.22,
162.13067227,S1-C6,Backend_Bound,39.14,% Slots,,,0.00,5.22,
162.13067227,S1-C6,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S1-C6,Frontend_Bound.Frontend_Latency,36.89,% Slots,,rs_events.empty_end,0.00,5.22,
162.13067227,S1-C6,Backend_Bound.Core_Bound,30.37,% Slots,,,0.00,5.22,
162.13067227,S1-C6,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.67,% Clocks,,idq.ms_switches,0.00,5.23,
162.13067227,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.71,% Clocks,,,0.00,5.22,<==
162.13067227,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C7,Frontend_Bound,36.24,% Slots,,,0.00,5.22,
162.13067227,S1-C7,Backend_Bound,39.54,% Slots,,,0.00,5.22,
162.13067227,S1-C7,Retiring,19.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
162.13067227,S1-C7,Frontend_Bound.Frontend_Latency,37.20,% Slots,,rs_events.empty_end,0.00,5.22,
162.13067227,S1-C7,Backend_Bound.Memory_Bound,25.62,% Slots,,,0.00,5.22,
162.13067227,S1-C7,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.22,
162.13067227,S1-C7,Retiring.Microcode_Sequencer,16.10,% Slots,,idq.ms_uops,0.00,5.23,
162.13067227,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.09,% Clocks,,idq.ms_switches,0.00,5.23,
162.13067227,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
162.13067227,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.46,% Clocks,,,0.00,5.22,
162.13067227,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
162.13067227,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
162.13067227,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
163.631380603,S0-C0,Backend_Bound,36.91,% Slots,,,0.00,5.35,<==
163.631380603,S0-C0,Backend_Bound.Memory_Bound,16.75,% Slots,,,0.00,5.08,
163.631380603,S0-C0,Backend_Bound.Core_Bound,20.16,% Slots,,,0.00,5.08,
163.631380603,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
163.631380603,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.67,% Clocks,,,0.00,5.33,
163.631380603,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
163.631380603,S0-C1,Frontend_Bound,35.62,% Slots,,,0.00,5.35,
163.631380603,S0-C1,Backend_Bound,41.92,% Slots,,,0.00,5.35,
163.631380603,S0-C1,Retiring,15.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
163.631380603,S0-C1,Frontend_Bound.Frontend_Latency,26.99,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.34,
163.631380603,S0-C1,Backend_Bound.Memory_Bound,27.99,% Slots,,,0.00,5.08,<==
163.631380603,S0-C1,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.08,
163.631380603,S0-C1,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.14,
163.631380603,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.2,
163.631380603,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.28,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
163.631380603,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
163.631380603,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.14,
163.631380603,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.76,% Core_Clocks,,,0.00,5.33,
163.631380603,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
163.631380603,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
163.631380603,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.98,% Clocks,,,0.00,5.33,
163.631380603,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
163.631380603,S0-C2,Frontend_Bound,35.94,% Slots,,,0.00,5.36,
163.631380603,S0-C2,Backend_Bound,42.01,% Slots,,,0.00,5.36,
163.631380603,S0-C2,Retiring,15.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
163.631380603,S0-C2,Frontend_Bound.Frontend_Latency,27.52,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.33,
163.631380603,S0-C2,Backend_Bound.Memory_Bound,33.11,% Slots,,,0.00,5.07,<==
163.631380603,S0-C2,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.14,
163.631380603,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.38,% Clocks,,,0.00,5.2,
163.631380603,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
163.631380603,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.28,% Clocks,,idq.ms_switches,0.00,5.14,
163.631380603,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.60,% Core_Clocks,,,0.00,5.33,
163.631380603,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
163.631380603,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
163.631380603,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S0-C3,Frontend_Bound,36.45,% Slots,,,0.00,5.35,
163.631380603,S0-C3,Backend_Bound,40.91,% Slots,,,0.00,5.35,<==
163.631380603,S0-C3,Retiring,19.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
163.631380603,S0-C3,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S0-C3,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.08,
163.631380603,S0-C3,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.08,
163.631380603,S0-C3,Retiring.Microcode_Sequencer,10.23,% Slots,,idq.ms_uops,0.00,5.15,
163.631380603,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.2,
163.631380603,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
163.631380603,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.72,% Clocks,,idq.ms_switches,0.00,5.15,
163.631380603,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
163.631380603,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
163.631380603,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.40,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.08,
163.631380603,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.59,% Clocks,,,0.00,5.33,
163.631380603,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S0-C4,Frontend_Bound,33.09,% Slots,,,0.00,5.36,
163.631380603,S0-C4,Backend_Bound,38.59,% Slots,,,0.00,5.36,<==
163.631380603,S0-C4,Retiring,24.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
163.631380603,S0-C4,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S0-C4,Backend_Bound.Memory_Bound,19.38,% Slots,,,0.00,5.08,
163.631380603,S0-C4,Backend_Bound.Core_Bound,19.21,% Slots,,,0.00,5.08,
163.631380603,S0-C4,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.15,
163.631380603,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.21,
163.631380603,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
163.631380603,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.94,% Clocks,,idq.ms_switches,0.00,5.15,
163.631380603,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
163.631380603,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.31,% Clocks,,,0.00,5.33,
163.631380603,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S0-C5,Frontend_Bound,32.73,% Slots,,,0.00,5.36,
163.631380603,S0-C5,Backend_Bound,43.77,% Slots,,,0.00,5.36,
163.631380603,S0-C5,Retiring,39.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
163.631380603,S0-C5,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.34,
163.631380603,S0-C5,Backend_Bound.Memory_Bound,30.26,% Slots,,,0.00,5.08,<==
163.631380603,S0-C5,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.08,
163.631380603,S0-C5,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.15,
163.631380603,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
163.631380603,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.18,% Clocks,,idq.ms_switches,0.00,5.15,
163.631380603,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
163.631380603,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
163.631380603,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S0-C6,Frontend_Bound,37.81,% Slots,,,0.00,5.36,
163.631380603,S0-C6,Backend_Bound,39.75,% Slots,,,0.00,5.36,
163.631380603,S0-C6,Frontend_Bound.Frontend_Bandwidth,38.99,% Slots,,,0.00,5.34,
163.631380603,S0-C6,Backend_Bound.Memory_Bound,25.23,% Slots,,,0.00,5.08,<==
163.631380603,S0-C6,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.08,
163.631380603,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S0-C7,Frontend_Bound,45.01,% Slots,,,0.00,5.36,
163.631380603,S0-C7,Backend_Bound,33.70,% Slots,,,0.00,5.36,
163.631380603,S0-C7,Retiring,15.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
163.631380603,S0-C7,Frontend_Bound.Frontend_Latency,35.87,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.34,
163.631380603,S0-C7,Backend_Bound.Memory_Bound,22.80,% Slots,,,0.00,5.08,
163.631380603,S0-C7,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.08,
163.631380603,S0-C7,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.15,
163.631380603,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
163.631380603,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.43,% Clocks,,idq.ms_switches,0.00,5.16,<==
163.631380603,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
163.631380603,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.79,% Clocks,,,0.00,5.33,
163.631380603,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S1-C0,Backend_Bound,36.54,% Slots,,,0.00,5.35,
163.631380603,S1-C0,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.07,
163.631380603,S1-C0,Backend_Bound.Core_Bound,23.91,% Slots,,,0.00,5.07,
163.631380603,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
163.631380603,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.88,% Clocks,,,0.00,5.33,<==
163.631380603,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S1-C1,Frontend_Bound,39.78,% Slots,,,0.00,5.35,
163.631380603,S1-C1,Backend_Bound,39.84,% Slots,,,0.00,5.35,
163.631380603,S1-C1,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
163.631380603,S1-C1,Frontend_Bound.Frontend_Latency,33.03,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.11,% Slots,,,0.00,5.34,
163.631380603,S1-C1,Backend_Bound.Memory_Bound,26.78,% Slots,,,0.00,5.08,<==
163.631380603,S1-C1,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.08,
163.631380603,S1-C1,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.15,
163.631380603,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.21,
163.631380603,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.91,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
163.631380603,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
163.631380603,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.48,% Clocks,,idq.ms_switches,0.00,5.16,
163.631380603,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.44,% Core_Clocks,,,0.00,5.34,
163.631380603,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.39,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.12,
163.631380603,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
163.631380603,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
163.631380603,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.27,% Clocks,,,0.00,5.33,
163.631380603,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S1-C2,Frontend_Bound,34.18,% Slots,,,0.00,5.35,
163.631380603,S1-C2,Backend_Bound,38.71,% Slots,,,0.00,5.35,
163.631380603,S1-C2,Retiring,23.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
163.631380603,S1-C2,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.34,
163.631380603,S1-C2,Backend_Bound.Memory_Bound,36.51,% Slots,,,0.00,5.07,<==
163.631380603,S1-C2,Retiring.Microcode_Sequencer,7.58,% Slots,,idq.ms_uops,0.00,5.15,
163.631380603,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.22,
163.631380603,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
163.631380603,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.16,
163.631380603,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.31,% Core_Clocks,,,0.00,5.33,
163.631380603,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
163.631380603,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
163.631380603,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S1-C3,Frontend_Bound,40.77,% Slots,,,0.00,5.35,
163.631380603,S1-C3,Backend_Bound,35.26,% Slots,,,0.00,5.35,
163.631380603,S1-C3,Retiring,12.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
163.631380603,S1-C3,Frontend_Bound.Frontend_Latency,32.13,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S1-C3,Frontend_Bound.Frontend_Bandwidth,22.56,% Slots,,,0.00,5.34,
163.631380603,S1-C3,Backend_Bound.Memory_Bound,35.41,% Slots,,,0.00,5.07,
163.631380603,S1-C3,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.15,
163.631380603,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
163.631380603,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.21,% Clocks,,idq.ms_switches,0.00,5.17,<==
163.631380603,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.29,% Core_Clocks,,,0.00,5.33,
163.631380603,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
163.631380603,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
163.631380603,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,
163.631380603,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S1-C4,Backend_Bound,37.00,% Slots,,,0.00,5.35,
163.631380603,S1-C4,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.08,
163.631380603,S1-C4,Backend_Bound.Core_Bound,23.74,% Slots,,,0.00,5.08,
163.631380603,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
163.631380603,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.15,% Clocks,,,0.00,5.33,<==
163.631380603,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S1-C5,Frontend_Bound,33.94,% Slots,,,0.00,5.35,
163.631380603,S1-C5,Backend_Bound,41.66,% Slots,,,0.00,5.35,
163.631380603,S1-C5,Retiring,20.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
163.631380603,S1-C5,Frontend_Bound.Frontend_Latency,29.52,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S1-C5,Backend_Bound.Memory_Bound,30.82,% Slots,,,0.00,5.07,<==
163.631380603,S1-C5,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.07,
163.631380603,S1-C5,Retiring.Microcode_Sequencer,6.78,% Slots,,idq.ms_uops,0.00,5.15,
163.631380603,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.22,
163.631380603,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
163.631380603,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.17,
163.631380603,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
163.631380603,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.48,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.12,
163.631380603,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
163.631380603,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.05,% Clocks,,,0.00,5.33,
163.631380603,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S1-C6,Frontend_Bound,33.44,% Slots,,,0.00,5.35,<==
163.631380603,S1-C6,Backend_Bound,14.47,% Slots,,,0.00,5.35,
163.631380603,S1-C6,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.50,% Slots,,,0.00,5.34,
163.631380603,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.22,
163.631380603,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
163.631380603,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.27,% Core_Clocks,,,0.00,5.34,
163.631380603,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
163.631380603,S1-C7,Frontend_Bound,43.52,% Slots,,,0.00,5.35,
163.631380603,S1-C7,Backend_Bound,33.90,% Slots,,,0.00,5.35,
163.631380603,S1-C7,Retiring,14.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
163.631380603,S1-C7,Frontend_Bound.Frontend_Latency,44.83,% Slots,,rs_events.empty_end,0.00,5.34,
163.631380603,S1-C7,Backend_Bound.Memory_Bound,31.95,% Slots,,,0.00,5.08,
163.631380603,S1-C7,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.16,
163.631380603,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.23,
163.631380603,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.71,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
163.631380603,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
163.631380603,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.72,% Clocks,,idq.ms_switches,0.00,5.17,
163.631380603,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
163.631380603,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
163.631380603,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
163.631380603,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
163.631380603,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
163.631380603,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
163.631380603,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
163.631380603,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
165.151455937,S0-C0,Frontend_Bound,34.53,% Slots,,,0.00,5.27,
165.151455937,S0-C0,Backend_Bound,15.36,% Slots,,,0.00,5.27,
165.151455937,S0-C0,Frontend_Bound.Frontend_Latency,19.65,% Slots,,rs_events.empty_end,0.00,5.26,<==
165.151455937,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.26,
165.151455937,S0-C0,Backend_Bound.Memory_Bound,13.00,% Slots,,,0.00,5.26,
165.151455937,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.26,
165.151455937,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
165.151455937,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.78,% Core_Clocks,,,0.00,5.26,
165.151455937,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.67,% Core_Clocks,,,0.00,5.26,
165.151455937,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S0-C1,Frontend_Bound,41.27,% Slots,,,0.00,5.27,
165.151455937,S0-C1,Backend_Bound,38.64,% Slots,,,0.00,5.27,
165.151455937,S0-C1,Retiring,13.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
165.151455937,S0-C1,Frontend_Bound.Frontend_Latency,30.32,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.27,
165.151455937,S0-C1,Backend_Bound.Memory_Bound,24.87,% Slots,,,0.00,5.26,
165.151455937,S0-C1,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.26,
165.151455937,S0-C1,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,5.23,
165.151455937,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.65,% Clocks,,,0.00,5.26,
165.151455937,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.43,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
165.151455937,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
165.151455937,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.66,% Core_Clocks,,,0.00,5.27,
165.151455937,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
165.151455937,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
165.151455937,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S0-C2,Frontend_Bound,32.83,% Slots,,,0.00,5.26,
165.151455937,S0-C2,Backend_Bound,43.58,% Slots,,,0.00,5.26,
165.151455937,S0-C2,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
165.151455937,S0-C2,Frontend_Bound.Frontend_Latency,25.83,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S0-C2,Backend_Bound.Memory_Bound,33.62,% Slots,,,0.00,5.26,<==
165.151455937,S0-C2,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.23,
165.151455937,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.65,% Clocks,,,0.00,5.26,
165.151455937,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
165.151455937,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
165.151455937,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.28,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
165.151455937,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
165.151455937,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S0-C3,Frontend_Bound,31.43,% Slots,,,0.00,5.27,
165.151455937,S0-C3,Backend_Bound,45.30,% Slots,,,0.00,5.27,
165.151455937,S0-C3,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
165.151455937,S0-C3,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S0-C3,Backend_Bound.Memory_Bound,30.17,% Slots,,,0.00,5.26,
165.151455937,S0-C3,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.26,
165.151455937,S0-C3,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.23,
165.151455937,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.48,% Clocks,,,0.00,5.26,
165.151455937,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
165.151455937,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
165.151455937,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.36,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,<==
165.151455937,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S0-C4,Frontend_Bound,36.58,% Slots,,,0.00,5.27,
165.151455937,S0-C4,Backend_Bound,44.64,% Slots,,,0.00,5.27,
165.151455937,S0-C4,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
165.151455937,S0-C4,Frontend_Bound.Frontend_Latency,31.98,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S0-C4,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.26,
165.151455937,S0-C4,Backend_Bound.Core_Bound,28.12,% Slots,,,0.00,5.26,<==
165.151455937,S0-C4,Retiring.Microcode_Sequencer,7.44,% Slots,,idq.ms_uops,0.00,5.23,
165.151455937,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.95,% Clocks,,,0.00,5.26,
165.151455937,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
165.151455937,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.72,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
165.151455937,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
165.151455937,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S0-C5,Frontend_Bound,33.99,% Slots,,,0.00,5.27,
165.151455937,S0-C5,Backend_Bound,45.74,% Slots,,,0.00,5.27,
165.151455937,S0-C5,Retiring,19.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
165.151455937,S0-C5,Frontend_Bound.Frontend_Latency,27.03,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.55,% Slots,,,0.00,5.26,
165.151455937,S0-C5,Backend_Bound.Memory_Bound,30.96,% Slots,,,0.00,5.26,
165.151455937,S0-C5,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.26,
165.151455937,S0-C5,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.23,
165.151455937,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,0.00,5.26,
165.151455937,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.94,% Core_Clocks,,,0.00,5.26,
165.151455937,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
165.151455937,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.52,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.52,
165.151455937,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
165.151455937,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,22.71,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,<==
165.151455937,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S0-C6,Frontend_Bound,37.14,% Slots,,,0.00,5.27,
165.151455937,S0-C6,Backend_Bound,38.54,% Slots,,,0.00,5.27,
165.151455937,S0-C6,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
165.151455937,S0-C6,Frontend_Bound.Frontend_Latency,32.78,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S0-C6,Backend_Bound.Memory_Bound,24.69,% Slots,,,0.00,5.26,
165.151455937,S0-C6,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.26,
165.151455937,S0-C6,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.24,
165.151455937,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.26,
165.151455937,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
165.151455937,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,56.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
165.151455937,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,40.31,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,
165.151455937,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C7,Frontend_Bound,43.36,% Slots,,,0.00,5.26,
165.151455937,S0-C7,Backend_Bound,35.44,% Slots,,,0.00,5.26,
165.151455937,S0-C7,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
165.151455937,S0-C7,Frontend_Bound.Frontend_Latency,35.30,% Slots,,rs_events.empty_end,0.00,5.26,<==
165.151455937,S0-C7,Backend_Bound.Memory_Bound,27.63,% Slots,,,0.00,5.26,
165.151455937,S0-C7,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.23,
165.151455937,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.36,% Clocks,,,0.00,5.26,
165.151455937,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
165.151455937,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.16,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
165.151455937,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
165.151455937,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.30,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
165.151455937,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S1-C0,Backend_Bound,37.05,% Slots,,,0.00,5.27,
165.151455937,S1-C0,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.26,
165.151455937,S1-C0,Backend_Bound.Core_Bound,24.75,% Slots,,,0.00,5.26,
165.151455937,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
165.151455937,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.69,% Clocks,,,0.00,5.27,<==
165.151455937,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S1-C1,Frontend_Bound,33.97,% Slots,,,0.00,5.27,
165.151455937,S1-C1,Backend_Bound,40.34,% Slots,,,0.00,5.27,
165.151455937,S1-C1,Retiring,22.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
165.151455937,S1-C1,Frontend_Bound.Frontend_Latency,33.66,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S1-C1,Backend_Bound.Memory_Bound,38.23,% Slots,,,0.00,5.26,
165.151455937,S1-C1,Retiring.Microcode_Sequencer,9.56,% Slots,,idq.ms_uops,0.00,5.24,
165.151455937,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.88,% Clocks,,,0.00,5.26,
165.151455937,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.61,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
165.151455937,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C2,Frontend_Bound,33.32,% Slots,,,0.00,5.27,
165.151455937,S1-C2,Backend_Bound,31.78,% Slots,,,0.00,5.27,
165.151455937,S1-C2,Retiring,27.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
165.151455937,S1-C2,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.26,<==
165.151455937,S1-C2,Backend_Bound.Memory_Bound,27.02,% Slots,,,0.00,5.26,
165.151455937,S1-C2,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.24,
165.151455937,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.26,
165.151455937,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
165.151455937,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C3,Frontend_Bound,46.00,% Slots,,,0.00,5.27,
165.151455937,S1-C3,Backend_Bound,31.05,% Slots,,,0.00,5.27,
165.151455937,S1-C3,Retiring,19.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
165.151455937,S1-C3,Frontend_Bound.Frontend_Latency,34.86,% Slots,,rs_events.empty_end,0.00,5.26,<==
165.151455937,S1-C3,Backend_Bound.Memory_Bound,14.44,% Slots,,,0.00,5.26,
165.151455937,S1-C3,Backend_Bound.Core_Bound,16.61,% Slots,,,0.00,5.26,
165.151455937,S1-C3,Retiring.Microcode_Sequencer,8.18,% Slots,,idq.ms_uops,0.00,5.24,
165.151455937,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.26,
165.151455937,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
165.151455937,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.56,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,
165.151455937,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C4,Frontend_Bound,37.63,% Slots,,,0.00,5.27,
165.151455937,S1-C4,Backend_Bound,39.57,% Slots,,,0.00,5.27,
165.151455937,S1-C4,Retiring,30.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
165.151455937,S1-C4,Frontend_Bound.Frontend_Latency,37.52,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S1-C4,Backend_Bound.Memory_Bound,28.56,% Slots,,,0.00,5.26,
165.151455937,S1-C4,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.26,
165.151455937,S1-C4,Retiring.Microcode_Sequencer,11.71,% Slots,,idq.ms_uops,0.00,5.24,
165.151455937,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.26,
165.151455937,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.38,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
165.151455937,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,7.97,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
165.151455937,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
165.151455937,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C5,Frontend_Bound,27.77,% Slots,,,0.00,5.27,
165.151455937,S1-C5,Backend_Bound,45.57,% Slots,,,0.00,5.27,<==
165.151455937,S1-C5,Retiring,26.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
165.151455937,S1-C5,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S1-C5,Backend_Bound.Memory_Bound,25.21,% Slots,,,0.00,5.26,
165.151455937,S1-C5,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.26,
165.151455937,S1-C5,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.23,
165.151455937,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.54,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
165.151455937,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
165.151455937,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
165.151455937,S1-C6,Frontend_Bound,36.67,% Slots,,,0.00,5.26,
165.151455937,S1-C6,Backend_Bound,25.58,% Slots,,,0.00,5.26,
165.151455937,S1-C6,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.26,<==
165.151455937,S1-C6,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.26,
165.151455937,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.26,
165.151455937,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C7,Frontend_Bound,36.39,% Slots,,,0.00,5.27,
165.151455937,S1-C7,Backend_Bound,41.90,% Slots,,,0.00,5.27,<==
165.151455937,S1-C7,Retiring,26.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
165.151455937,S1-C7,Frontend_Bound.Frontend_Latency,35.52,% Slots,,rs_events.empty_end,0.00,5.26,
165.151455937,S1-C7,Backend_Bound.Memory_Bound,22.03,% Slots,,,0.00,5.26,
165.151455937,S1-C7,Backend_Bound.Core_Bound,19.87,% Slots,,,0.00,5.26,
165.151455937,S1-C7,Retiring.Microcode_Sequencer,9.81,% Slots,,idq.ms_uops,0.00,5.24,
165.151455937,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.26,
165.151455937,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
165.151455937,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.26,
165.151455937,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
165.151455937,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
165.151455937,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
165.151455937,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
165.151455937,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
165.151455937,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
165.151455937,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
166.65777085,S0-C0,Frontend_Bound,30.88,% Slots,,,0.00,5.29,<==
166.65777085,S0-C0,Backend_Bound,20.74,% Slots,,,0.00,5.29,
166.65777085,S0-C0,Frontend_Bound.Frontend_Latency,16.72,% Slots,,rs_events.empty_end,0.00,5.29,
166.65777085,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.44,% Slots,,,0.00,5.29,
166.65777085,S0-C0,Backend_Bound.Memory_Bound,16.89,% Slots,,,0.00,5.29,
166.65777085,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.05,
166.65777085,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
166.65777085,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.21,% Core_Clocks,,,0.00,5.32,
166.65777085,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.20,% Core_Clocks,,,0.00,5.32,
166.65777085,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C1,Backend_Bound,59.31,% Slots,,,0.00,5.29,<==
166.65777085,S0-C1,Retiring,15.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
166.65777085,S0-C1,Retiring.Microcode_Sequencer,8.50,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.60,% Clocks,,idq.ms_switches,0.00,5.04,
166.65777085,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C2,Frontend_Bound,25.15,% Slots,,,0.00,5.29,
166.65777085,S0-C2,Backend_Bound,44.93,% Slots,,,0.00,5.29,<==
166.65777085,S0-C2,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
166.65777085,S0-C2,Frontend_Bound.Frontend_Latency,23.66,% Slots,,rs_events.empty_end,0.00,5.29,
166.65777085,S0-C2,Frontend_Bound.Frontend_Bandwidth,41.81,% Slots,,,0.00,5.29,
166.65777085,S0-C2,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.35,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.34,% Core_Clocks,,,0.00,5.32,
166.65777085,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.92,% Core_Clocks,,,0.00,5.32,
166.65777085,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C3,Backend_Bound,61.99,% Slots,,,0.00,5.29,
166.65777085,S0-C3,Retiring,13.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
166.65777085,S0-C3,Backend_Bound.Core_Bound,97.06,% Slots,,,0.00,5.29,<==
166.65777085,S0-C3,Retiring.Microcode_Sequencer,9.24,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.55,% Clocks,,idq.ms_switches,0.00,5.04,
166.65777085,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C4,Frontend_Bound,20.41,% Slots,,,0.00,5.29,
166.65777085,S0-C4,Backend_Bound,49.28,% Slots,,,0.00,5.29,
166.65777085,S0-C4,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
166.65777085,S0-C4,Frontend_Bound.Frontend_Latency,27.82,% Slots,,rs_events.empty_end,0.00,5.29,
166.65777085,S0-C4,Backend_Bound.Memory_Bound,56.00,% Slots,,,0.00,5.29,
166.65777085,S0-C4,Retiring.Microcode_Sequencer,4.05,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.05,
166.65777085,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
166.65777085,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.68,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
166.65777085,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C5,Frontend_Bound,24.91,% Slots,,,0.00,5.3,
166.65777085,S0-C5,Backend_Bound,45.85,% Slots,,,0.00,5.3,
166.65777085,S0-C5,Retiring,14.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
166.65777085,S0-C5,Frontend_Bound.Frontend_Latency,26.79,% Slots,,rs_events.empty_end,0.00,5.3,
166.65777085,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.3,
166.65777085,S0-C5,Backend_Bound.Core_Bound,57.71,% Slots,,,0.00,5.3,
166.65777085,S0-C5,Retiring.Microcode_Sequencer,10.03,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
166.65777085,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.64,% Clocks,,idq.ms_switches,0.00,5.04,
166.65777085,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.61,% Core_Clocks,,,0.00,5.31,
166.65777085,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.08,% Core_Clocks,,,0.00,5.32,
166.65777085,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.22,% Clocks,,,0.00,5.16,<==
166.65777085,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C6,Backend_Bound,70.27,% Slots,,,0.00,5.29,
166.65777085,S0-C6,Retiring,14.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
166.65777085,S0-C6,Backend_Bound.Memory_Bound,24.69,% Slots,,,0.00,5.29,
166.65777085,S0-C6,Backend_Bound.Core_Bound,45.58,% Slots,,,0.00,5.29,
166.65777085,S0-C6,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.22,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
166.65777085,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.65,% Clocks,,,0.00,5.16,<==
166.65777085,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C7,Backend_Bound,69.83,% Slots,,,0.00,5.29,
166.65777085,S0-C7,Retiring,14.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
166.65777085,S0-C7,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.29,
166.65777085,S0-C7,Backend_Bound.Core_Bound,52.54,% Slots,,,0.00,5.29,<==
166.65777085,S0-C7,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.80,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
166.65777085,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C0,Backend_Bound,38.81,% Slots,,,0.00,5.29,
166.65777085,S1-C0,Backend_Bound.Memory_Bound,13.03,% Slots,,,0.00,5.29,
166.65777085,S1-C0,Backend_Bound.Core_Bound,25.78,% Slots,,,0.00,5.29,
166.65777085,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
166.65777085,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.68,% Clocks,,,0.00,5.16,<==
166.65777085,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C1,Backend_Bound,60.00,% Slots,,,0.00,5.3,
166.65777085,S1-C1,Retiring,11.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
166.65777085,S1-C1,Backend_Bound.Memory_Bound,34.66,% Slots,,,0.00,5.3,
166.65777085,S1-C1,Backend_Bound.Core_Bound,25.35,% Slots,,,0.00,5.3,
166.65777085,S1-C1,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.91,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
166.65777085,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
166.65777085,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C2,Frontend_Bound,22.43,% Slots,,,0.00,5.29,
166.65777085,S1-C2,Backend_Bound,54.58,% Slots,,,0.00,5.29,
166.65777085,S1-C2,Retiring,10.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
166.65777085,S1-C2,Frontend_Bound.Frontend_Latency,16.16,% Slots,,rs_events.empty_end,0.00,5.29,
166.65777085,S1-C2,Backend_Bound.Memory_Bound,35.10,% Slots,,,0.00,5.29,<==
166.65777085,S1-C2,Backend_Bound.Core_Bound,19.49,% Slots,,,0.00,5.29,
166.65777085,S1-C2,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.05,
166.65777085,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.99,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
166.65777085,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
166.65777085,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.76,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
166.65777085,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
166.65777085,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C3,Frontend_Bound,25.45,% Slots,,,0.00,5.29,
166.65777085,S1-C3,Backend_Bound,51.51,% Slots,,,0.00,5.29,
166.65777085,S1-C3,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
166.65777085,S1-C3,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.29,
166.65777085,S1-C3,Backend_Bound.Memory_Bound,49.17,% Slots,,,0.00,5.29,
166.65777085,S1-C3,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.05,
166.65777085,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.04,
166.65777085,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
166.65777085,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.73,% Clocks,,idq.ms_switches,0.00,5.04,
166.65777085,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
166.65777085,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
166.65777085,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C4,Frontend_Bound,29.51,% Slots,,,0.00,5.29,
166.65777085,S1-C4,Backend_Bound,46.55,% Slots,,,0.00,5.29,
166.65777085,S1-C4,Retiring,18.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
166.65777085,S1-C4,Frontend_Bound.Frontend_Latency,23.90,% Slots,,rs_events.empty_end,0.00,5.29,
166.65777085,S1-C4,Backend_Bound.Memory_Bound,37.98,% Slots,,,0.00,5.29,
166.65777085,S1-C4,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.05,
166.65777085,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
166.65777085,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
166.65777085,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
166.65777085,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C5,Backend_Bound,39.26,% Slots,,,0.00,5.3,
166.65777085,S1-C5,Backend_Bound.Memory_Bound,97.28,% Slots,,,0.00,5.3,
166.65777085,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
166.65777085,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C6,Backend_Bound,70.03,% Slots,,,0.00,5.29,
166.65777085,S1-C6,Retiring,10.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
166.65777085,S1-C6,Backend_Bound.Memory_Bound,24.89,% Slots,,,0.00,5.29,
166.65777085,S1-C6,Backend_Bound.Core_Bound,45.14,% Slots,,,0.00,5.29,<==
166.65777085,S1-C6,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.27,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
166.65777085,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C7,Frontend_Bound,25.72,% Slots,,,0.00,5.29,
166.65777085,S1-C7,Backend_Bound,52.82,% Slots,,,0.00,5.29,
166.65777085,S1-C7,Retiring,12.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
166.65777085,S1-C7,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.29,
166.65777085,S1-C7,Backend_Bound.Memory_Bound,40.44,% Slots,,,0.00,5.29,
166.65777085,S1-C7,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.29,
166.65777085,S1-C7,Retiring.Microcode_Sequencer,4.78,% Slots,,idq.ms_uops,0.00,5.04,
166.65777085,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.05,
166.65777085,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
166.65777085,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.05,
166.65777085,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
166.65777085,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
166.65777085,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.43,% Clocks,,,0.00,5.18,
166.65777085,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
166.65777085,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
168.178509261,S0-C0,Frontend_Bound,28.61,% Slots,,,0.00,5.24,<==
168.178509261,S0-C0,Backend_Bound,24.32,% Slots,,,0.00,5.24,
168.178509261,S0-C0,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.24,
168.178509261,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.30,% Slots,,,0.00,5.24,
168.178509261,S0-C0,Backend_Bound.Memory_Bound,28.61,% Slots,,,0.00,5.24,
168.178509261,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.24,
168.178509261,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
168.178509261,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.21,% Core_Clocks,,,0.00,5.24,
168.178509261,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C1,Frontend_Bound,22.64,% Slots,,,0.00,5.24,
168.178509261,S0-C1,Backend_Bound,56.62,% Slots,,,0.00,5.24,
168.178509261,S0-C1,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S0-C1,Frontend_Bound.Frontend_Latency,20.14,% Slots,,rs_events.empty_end,0.00,5.24,
168.178509261,S0-C1,Backend_Bound.Memory_Bound,66.30,% Slots,,,0.00,5.24,<==
168.178509261,S0-C1,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.24,
168.178509261,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
168.178509261,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.05,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
168.178509261,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
168.178509261,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
168.178509261,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C2,Backend_Bound,58.75,% Slots,,,0.00,5.25,
168.178509261,S0-C2,Retiring,21.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
168.178509261,S0-C2,Backend_Bound.Memory_Bound,55.94,% Slots,,,0.00,5.24,<==
168.178509261,S0-C2,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.24,
168.178509261,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.88,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
168.178509261,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
168.178509261,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C3,Frontend_Bound,22.79,% Slots,,,0.00,5.25,
168.178509261,S0-C3,Backend_Bound,55.10,% Slots,,,0.00,5.25,
168.178509261,S0-C3,Retiring,21.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
168.178509261,S0-C3,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,0.00,5.25,
168.178509261,S0-C3,Backend_Bound.Memory_Bound,63.64,% Slots,,,0.00,5.24,<==
168.178509261,S0-C3,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.24,
168.178509261,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.24,
168.178509261,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
168.178509261,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.37,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
168.178509261,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
168.178509261,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C4,Frontend_Bound,21.07,% Slots,,,0.00,5.25,
168.178509261,S0-C4,Backend_Bound,48.28,% Slots,,,0.00,5.25,
168.178509261,S0-C4,Retiring,24.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
168.178509261,S0-C4,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.24,
168.178509261,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.66,% Slots,,,0.00,5.24,
168.178509261,S0-C4,Backend_Bound.Core_Bound,73.57,% Slots,,,0.00,5.24,<==
168.178509261,S0-C4,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.24,
168.178509261,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.95,% Clocks,,idq.ms_switches,0.00,5.25,
168.178509261,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.08,% Core_Clocks,,,0.00,5.25,
168.178509261,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C5,Frontend_Bound,24.93,% Slots,,,0.00,5.24,
168.178509261,S0-C5,Backend_Bound,54.37,% Slots,,,0.00,5.24,
168.178509261,S0-C5,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S0-C5,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.24,
168.178509261,S0-C5,Backend_Bound.Memory_Bound,57.97,% Slots,,,0.00,5.24,<==
168.178509261,S0-C5,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,0.00,5.25,
168.178509261,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
168.178509261,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.25,
168.178509261,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
168.178509261,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
168.178509261,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C6,Frontend_Bound,36.28,% Slots,,,0.00,5.25,
168.178509261,S0-C6,Backend_Bound,41.68,% Slots,,,0.00,5.25,
168.178509261,S0-C6,Retiring,19.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
168.178509261,S0-C6,Frontend_Bound.Frontend_Latency,33.21,% Slots,,rs_events.empty_end,0.00,5.24,
168.178509261,S0-C6,Backend_Bound.Memory_Bound,38.65,% Slots,,,0.00,5.24,<==
168.178509261,S0-C6,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.24,
168.178509261,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.24,
168.178509261,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
168.178509261,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.57,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
168.178509261,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
168.178509261,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C7,Backend_Bound,66.90,% Slots,,,0.00,5.24,<==
168.178509261,S0-C7,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S0-C7,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.85,% Clocks,,idq.ms_switches,0.00,5.25,
168.178509261,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C0,Backend_Bound,40.80,% Slots,,,0.00,5.24,
168.178509261,S1-C0,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.24,
168.178509261,S1-C0,Backend_Bound.Core_Bound,27.25,% Slots,,,0.00,5.24,
168.178509261,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
168.178509261,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.95,% Clocks,,,0.00,5.25,<==
168.178509261,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C1,Backend_Bound,71.80,% Slots,,,0.00,5.24,<==
168.178509261,S1-C1,Retiring,22.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S1-C1,Retiring.Microcode_Sequencer,8.30,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.76,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C2,Frontend_Bound.Frontend_Bandwidth,42.85,% Slots,,,0.00,5.24,
168.178509261,S1-C2,Backend_Bound.Core_Bound,61.24,% Slots,,,0.00,5.24,<==
168.178509261,S1-C2,Retiring.Microcode_Sequencer,9.06,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S1-C2,Backend_Bound,54.00,% Slots,,,0.00,5.24,
168.178509261,S1-C2,Retiring,28.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.79,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C3,Frontend_Bound.Frontend_Bandwidth,61.00,% Slots,,,0.00,5.24,
168.178509261,S1-C3,Backend_Bound.Core_Bound,53.06,% Slots,,,0.00,5.24,<==
168.178509261,S1-C3,Retiring.Microcode_Sequencer,11.49,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S1-C3,Backend_Bound,48.47,% Slots,,,0.00,5.24,
168.178509261,S1-C3,Retiring,32.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.69,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C4,Backend_Bound,59.65,% Slots,,,0.00,5.24,
168.178509261,S1-C4,Retiring,27.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S1-C4,Backend_Bound.Core_Bound,83.52,% Slots,,,0.00,5.24,<==
168.178509261,S1-C4,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.64,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C5,Backend_Bound,58.82,% Slots,,,0.00,5.24,<==
168.178509261,S1-C5,Retiring,27.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S1-C5,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.70,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C6,Backend_Bound,72.23,% Slots,,,0.00,5.24,
168.178509261,S1-C6,Retiring,22.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S1-C6,Backend_Bound.Memory_Bound,60.63,% Slots,,,0.00,5.24,
168.178509261,S1-C6,Backend_Bound.Core_Bound,11.60,% Slots,,,0.00,5.24,
168.178509261,S1-C6,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.45,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
168.178509261,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.50,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.24,<==
168.178509261,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C7,Frontend_Bound.Frontend_Bandwidth,100.43,% Slots,,,0.00,5.24,
168.178509261,S1-C7,Backend_Bound.Core_Bound,53.60,% Slots,,,0.00,5.24,<==
168.178509261,S1-C7,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.25,
168.178509261,S1-C7,Backend_Bound,49.69,% Slots,,,0.00,5.24,
168.178509261,S1-C7,Retiring,26.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
168.178509261,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.69,% Clocks,,idq.ms_switches,0.00,5.24,
168.178509261,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
168.178509261,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
169.67834262,S0-C0,Frontend_Bound,34.81,% Slots,,,0.00,5.34,
169.67834262,S0-C0,Bad_Speculation,10.15,% Slots,,,0.00,5.34,
169.67834262,S0-C0,Backend_Bound,13.80,% Slots,,,0.00,5.34,
169.67834262,S0-C0,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.34,<==
169.67834262,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.07,
169.67834262,S0-C0,Bad_Speculation.Branch_Mispredicts,9.77,% Slots,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.34,
169.67834262,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
169.67834262,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.01,% Core_Clocks,,,0.00,5.34,
169.67834262,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C1,Frontend_Bound,43.90,% Slots,,,0.00,5.34,
169.67834262,S0-C1,Backend_Bound,33.73,% Slots,,,0.00,5.34,
169.67834262,S0-C1,Retiring,13.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S0-C1,Frontend_Bound.Frontend_Latency,47.59,% Slots,,rs_events.empty_end,0.00,5.34,
169.67834262,S0-C1,Backend_Bound.Memory_Bound,19.08,% Slots,,,0.00,5.33,
169.67834262,S0-C1,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.33,
169.67834262,S0-C1,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.54,% Clocks,,idq.ms_switches,0.00,5.34,<==
169.67834262,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
169.67834262,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
169.67834262,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.69,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,
169.67834262,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.28,% Clocks,,,0.00,5.07,
169.67834262,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C2,Frontend_Bound,34.91,% Slots,,,0.00,5.34,
169.67834262,S0-C2,Backend_Bound,40.21,% Slots,,,0.00,5.34,
169.67834262,S0-C2,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S0-C2,Frontend_Bound.Frontend_Latency,52.23,% Slots,,rs_events.empty_end,0.00,5.34,
169.67834262,S0-C2,Backend_Bound.Memory_Bound,37.58,% Slots,,,0.00,5.33,
169.67834262,S0-C2,Retiring.Microcode_Sequencer,12.95,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.77,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
169.67834262,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
169.67834262,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C3,Frontend_Bound,37.29,% Slots,,,0.00,5.34,
169.67834262,S0-C3,Backend_Bound,39.62,% Slots,,,0.00,5.34,<==
169.67834262,S0-C3,Retiring,13.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
169.67834262,S0-C3,Frontend_Bound.Frontend_Latency,27.50,% Slots,,rs_events.empty_end,0.00,5.34,
169.67834262,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.07,
169.67834262,S0-C3,Backend_Bound.Memory_Bound,20.49,% Slots,,,0.00,5.33,
169.67834262,S0-C3,Backend_Bound.Core_Bound,19.13,% Slots,,,0.00,5.33,
169.67834262,S0-C3,Retiring.Microcode_Sequencer,8.56,% Slots,,idq.ms_uops,0.00,5.33,
169.67834262,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.08,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.95,% Core_Clocks,,,0.00,5.34,
169.67834262,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
169.67834262,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.22,% Clocks,,,0.00,5.07,
169.67834262,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C4,Frontend_Bound,31.49,% Slots,,,0.00,5.34,
169.67834262,S0-C4,Backend_Bound,38.11,% Slots,,,0.00,5.34,
169.67834262,S0-C4,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
169.67834262,S0-C4,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.34,
169.67834262,S0-C4,Backend_Bound.Core_Bound,51.05,% Slots,,,0.00,5.33,
169.67834262,S0-C4,Retiring.Microcode_Sequencer,11.90,% Slots,,idq.ms_uops,0.00,5.33,
169.67834262,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.97,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.06,% Clocks,,,0.00,5.07,<==
169.67834262,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C5,Frontend_Bound,32.45,% Slots,,,0.00,5.33,
169.67834262,S0-C5,Backend_Bound,48.97,% Slots,,,0.00,5.33,
169.67834262,S0-C5,Retiring,15.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S0-C5,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.33,
169.67834262,S0-C5,Backend_Bound.Memory_Bound,33.94,% Slots,,,0.00,5.33,
169.67834262,S0-C5,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.33,
169.67834262,S0-C5,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.51,% Clocks,,,0.00,5.34,
169.67834262,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.94,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
169.67834262,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.88,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
169.67834262,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.56,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.68,
169.67834262,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
169.67834262,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
169.67834262,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,24.83,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
169.67834262,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.47,% Clocks,,,0.00,5.07,
169.67834262,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C6,Frontend_Bound,44.83,% Slots,,,0.00,5.34,
169.67834262,S0-C6,Backend_Bound,33.12,% Slots,,,0.00,5.34,
169.67834262,S0-C6,Retiring,14.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S0-C6,Frontend_Bound.Frontend_Latency,50.21,% Slots,,rs_events.empty_end,0.00,5.34,<==
169.67834262,S0-C6,Backend_Bound.Memory_Bound,29.58,% Slots,,,0.00,5.34,
169.67834262,S0-C6,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.34,
169.67834262,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.59,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
169.67834262,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.11,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
169.67834262,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
169.67834262,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C7,Frontend_Bound,31.25,% Slots,,,0.00,5.34,
169.67834262,S0-C7,Backend_Bound,43.13,% Slots,,,0.00,5.34,
169.67834262,S0-C7,Retiring,21.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S0-C7,Frontend_Bound.Frontend_Latency,25.35,% Slots,,rs_events.empty_end,0.00,5.34,
169.67834262,S0-C7,Backend_Bound.Memory_Bound,31.39,% Slots,,,0.00,5.34,
169.67834262,S0-C7,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.34,
169.67834262,S0-C7,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.34,
169.67834262,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
169.67834262,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.78,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
169.67834262,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
169.67834262,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.44,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
169.67834262,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.21,% Clocks,,,0.00,5.07,
169.67834262,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C0,Backend_Bound,37.01,% Slots,,,0.00,5.34,
169.67834262,S1-C0,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.34,
169.67834262,S1-C0,Backend_Bound.Core_Bound,24.28,% Slots,,,0.00,5.34,
169.67834262,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
169.67834262,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.05,% Clocks,,,0.00,5.07,<==
169.67834262,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C1,Frontend_Bound,35.68,% Slots,,,0.00,5.34,
169.67834262,S1-C1,Backend_Bound,45.03,% Slots,,,0.00,5.34,
169.67834262,S1-C1,Retiring,26.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S1-C1,Frontend_Bound.Frontend_Latency,26.46,% Slots,,rs_events.empty_end,0.00,5.34,
169.67834262,S1-C1,Backend_Bound.Memory_Bound,32.98,% Slots,,,0.00,5.34,<==
169.67834262,S1-C1,Backend_Bound.Core_Bound,12.06,% Slots,,,0.00,5.34,
169.67834262,S1-C1,Retiring.Microcode_Sequencer,10.49,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.21,% Clocks,,,0.00,5.34,
169.67834262,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.43,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
169.67834262,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
169.67834262,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C2,Frontend_Bound,34.31,% Slots,,,0.00,5.34,
169.67834262,S1-C2,Backend_Bound,42.16,% Slots,,,0.00,5.34,
169.67834262,S1-C2,Retiring,28.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S1-C2,Frontend_Bound.Frontend_Latency,31.25,% Slots,,rs_events.empty_end,0.00,5.33,
169.67834262,S1-C2,Backend_Bound.Memory_Bound,25.33,% Slots,,,0.00,5.33,<==
169.67834262,S1-C2,Backend_Bound.Core_Bound,16.82,% Slots,,,0.00,5.33,
169.67834262,S1-C2,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,0.00,5.34,
169.67834262,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.75,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
169.67834262,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.48,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
169.67834262,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
169.67834262,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C3,Frontend_Bound,38.13,% Slots,,,0.00,5.34,
169.67834262,S1-C3,Backend_Bound,38.25,% Slots,,,0.00,5.34,
169.67834262,S1-C3,Retiring,25.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
169.67834262,S1-C3,Frontend_Bound.Frontend_Latency,29.51,% Slots,,rs_events.empty_end,0.00,5.34,
169.67834262,S1-C3,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.34,<==
169.67834262,S1-C3,Backend_Bound.Core_Bound,15.82,% Slots,,,0.00,5.34,
169.67834262,S1-C3,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.33,
169.67834262,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
169.67834262,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
169.67834262,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C4,Frontend_Bound,44.59,% Slots,,,0.00,5.34,
169.67834262,S1-C4,Backend_Bound,32.79,% Slots,,,0.00,5.34,
169.67834262,S1-C4,Retiring,25.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
169.67834262,S1-C4,Frontend_Bound.Frontend_Latency,39.98,% Slots,,rs_events.empty_end,0.00,5.33,<==
169.67834262,S1-C4,Backend_Bound.Memory_Bound,25.52,% Slots,,,0.00,5.33,
169.67834262,S1-C4,Retiring.Microcode_Sequencer,9.73,% Slots,,idq.ms_uops,0.00,5.33,
169.67834262,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.34,
169.67834262,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.02,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
169.67834262,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
169.67834262,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C5,Backend_Bound,44.70,% Slots,,,0.00,5.34,
169.67834262,S1-C5,Retiring,27.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S1-C5,Backend_Bound.Memory_Bound,67.53,% Slots,,,0.00,5.34,
169.67834262,S1-C5,Retiring.Microcode_Sequencer,9.41,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.19,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
169.67834262,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C6,Frontend_Bound,45.55,% Slots,,,0.00,5.34,
169.67834262,S1-C6,Backend_Bound,31.47,% Slots,,,0.00,5.34,
169.67834262,S1-C6,Retiring,26.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
169.67834262,S1-C6,Frontend_Bound.Frontend_Latency,39.08,% Slots,,rs_events.empty_end,0.00,5.33,
169.67834262,S1-C6,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.33,
169.67834262,S1-C6,Retiring.Microcode_Sequencer,10.09,% Slots,,idq.ms_uops,0.00,5.34,
169.67834262,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.69,% Clocks,,,0.00,5.34,
169.67834262,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
169.67834262,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.75,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
169.67834262,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
169.67834262,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
169.67834262,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C7,Frontend_Bound,41.80,% Slots,,,0.00,5.34,
169.67834262,S1-C7,Backend_Bound,34.40,% Slots,,,0.00,5.34,
169.67834262,S1-C7,Retiring,19.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
169.67834262,S1-C7,Frontend_Bound.Frontend_Latency,42.60,% Slots,,rs_events.empty_end,0.00,5.34,<==
169.67834262,S1-C7,Backend_Bound.Memory_Bound,19.82,% Slots,,,0.00,5.34,
169.67834262,S1-C7,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.34,
169.67834262,S1-C7,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.33,
169.67834262,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
169.67834262,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.99,% Clocks,,idq.ms_switches,0.00,5.34,
169.67834262,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
169.67834262,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
169.67834262,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.30,% Clocks,,,0.00,5.07,
169.67834262,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
169.67834262,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
169.67834262,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
169.67834262,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
169.67834262,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
171.188627676,S0-C0,Frontend_Bound,35.48,% Slots,,,0.00,5.03,<==
171.188627676,S0-C0,Bad_Speculation,10.43,% Slots,,,0.00,5.03,
171.188627676,S0-C0,Backend_Bound,14.64,% Slots,,,0.00,5.03,
171.188627676,S0-C0,Frontend_Bound.Frontend_Latency,19.59,% Slots,,rs_events.empty_end,0.00,5.03,
171.188627676,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.43,% Slots,,,0.00,5.03,
171.188627676,S0-C0,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.03,
171.188627676,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.29,
171.188627676,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.67,% Core_Clocks,,,0.00,5.29,
171.188627676,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
171.188627676,S0-C1,Frontend_Bound,33.13,% Slots,,,0.00,5.03,
171.188627676,S0-C1,Backend_Bound,38.14,% Slots,,,0.00,5.03,<==
171.188627676,S0-C1,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S0-C1,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.03,
171.188627676,S0-C1,Backend_Bound.Memory_Bound,18.42,% Slots,,,0.00,5.03,
171.188627676,S0-C1,Backend_Bound.Core_Bound,19.72,% Slots,,,0.00,5.03,
171.188627676,S0-C1,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.29,
171.188627676,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.49,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
171.188627676,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
171.188627676,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.63,% Clocks,,,0.00,5.29,
171.188627676,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
171.188627676,S0-C2,Frontend_Bound,34.30,% Slots,,,0.00,5.02,
171.188627676,S0-C2,Backend_Bound,44.44,% Slots,,,0.00,5.02,
171.188627676,S0-C2,Retiring,15.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S0-C2,Frontend_Bound.Frontend_Latency,29.50,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S0-C2,Backend_Bound.Memory_Bound,30.36,% Slots,,,0.00,5.02,<==
171.188627676,S0-C2,Backend_Bound.Core_Bound,14.08,% Slots,,,0.00,5.02,
171.188627676,S0-C2,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.29,
171.188627676,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.63,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
171.188627676,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
171.188627676,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.93,% Clocks,,,0.00,5.29,
171.188627676,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C3,Frontend_Bound,35.95,% Slots,,,0.00,5.03,
171.188627676,S0-C3,Backend_Bound,38.83,% Slots,,,0.00,5.03,
171.188627676,S0-C3,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S0-C3,Frontend_Bound.Frontend_Latency,26.01,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S0-C3,Backend_Bound.Memory_Bound,26.08,% Slots,,,0.00,5.02,
171.188627676,S0-C3,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.02,
171.188627676,S0-C3,Retiring.Microcode_Sequencer,7.80,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.29,
171.188627676,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.22,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
171.188627676,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
171.188627676,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.25,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
171.188627676,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.98,% Clocks,,,0.00,5.3,
171.188627676,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C4,Frontend_Bound,39.89,% Slots,,,0.00,5.02,
171.188627676,S0-C4,Backend_Bound,36.14,% Slots,,,0.00,5.02,
171.188627676,S0-C4,Retiring,24.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S0-C4,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.02,<==
171.188627676,S0-C4,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.02,
171.188627676,S0-C4,Backend_Bound.Core_Bound,25.38,% Slots,,,0.00,5.02,
171.188627676,S0-C4,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.44,% Clocks,,,0.00,5.29,
171.188627676,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
171.188627676,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
171.188627676,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C5,Frontend_Bound,45.44,% Slots,,,0.00,5.02,
171.188627676,S0-C5,Backend_Bound,31.24,% Slots,,,0.00,5.02,
171.188627676,S0-C5,Retiring,15.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S0-C5,Frontend_Bound.Frontend_Latency,37.00,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S0-C5,Backend_Bound.Memory_Bound,17.61,% Slots,,,0.00,5.02,
171.188627676,S0-C5,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.02,
171.188627676,S0-C5,Retiring.Microcode_Sequencer,9.76,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.43,% Clocks,,,0.00,5.29,
171.188627676,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
171.188627676,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.18,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
171.188627676,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
171.188627676,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C6,Frontend_Bound,36.21,% Slots,,,0.00,5.02,
171.188627676,S0-C6,Backend_Bound,38.11,% Slots,,,0.00,5.02,
171.188627676,S0-C6,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S0-C6,Frontend_Bound.Frontend_Latency,23.88,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.55,% Slots,,,0.00,5.02,
171.188627676,S0-C6,Backend_Bound.Memory_Bound,12.20,% Slots,,,0.00,5.02,
171.188627676,S0-C6,Backend_Bound.Core_Bound,25.91,% Slots,,,0.00,5.02,
171.188627676,S0-C6,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.29,
171.188627676,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.03,% Core_Clocks,,,0.00,5.3,
171.188627676,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.69,% Core_Clocks,,,0.00,5.29,
171.188627676,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
171.188627676,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.30,% Clocks,,,0.00,5.3,<==
171.188627676,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C7,Backend_Bound,36.84,% Slots,,,0.00,5.02,
171.188627676,S0-C7,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.02,
171.188627676,S0-C7,Backend_Bound.Core_Bound,24.35,% Slots,,,0.00,5.02,
171.188627676,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
171.188627676,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.71,% Clocks,,,0.00,5.3,<==
171.188627676,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
171.188627676,S1-C0,Backend_Bound,45.36,% Slots,,,0.00,5.02,
171.188627676,S1-C0,Retiring,35.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S1-C0,Backend_Bound.Memory_Bound,31.17,% Slots,,,0.00,5.02,
171.188627676,S1-C0,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.02,
171.188627676,S1-C0,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.72,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
171.188627676,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C1,Frontend_Bound,31.84,% Slots,,,0.00,5.02,
171.188627676,S1-C1,Backend_Bound,43.10,% Slots,,,0.00,5.02,
171.188627676,S1-C1,Retiring,23.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S1-C1,Frontend_Bound.Frontend_Latency,24.32,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.02,
171.188627676,S1-C1,Backend_Bound.Memory_Bound,41.28,% Slots,,,0.00,5.02,<==
171.188627676,S1-C1,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.29,
171.188627676,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.00,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.45,% Core_Clocks,,,0.00,5.29,
171.188627676,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.70,% Core_Clocks,,,0.00,5.3,
171.188627676,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
171.188627676,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
171.188627676,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C2,Frontend_Bound,23.68,% Slots,,,0.00,5.02,
171.188627676,S1-C2,Bad_Speculation,13.61,% Slots,,,0.00,5.02,
171.188627676,S1-C2,Backend_Bound,29.44,% Slots,,,0.00,5.02,
171.188627676,S1-C2,Retiring,29.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S1-C2,Frontend_Bound.Frontend_Latency,16.04,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S1-C2,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.02,
171.188627676,S1-C2,Backend_Bound.Memory_Bound,97.99,% Slots,,,0.00,5.02,<==
171.188627676,S1-C2,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.16,% Clocks,,idq.ms_switches,0.00,5.28,
171.188627676,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
171.188627676,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
171.188627676,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C3,Frontend_Bound,27.53,% Slots,,,0.00,5.02,
171.188627676,S1-C3,Backend_Bound,44.63,% Slots,,,0.00,5.02,<==
171.188627676,S1-C3,Retiring,25.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S1-C3,Frontend_Bound.Frontend_Latency,25.40,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S1-C3,Retiring.Microcode_Sequencer,8.12,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.29,
171.188627676,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C4,Frontend_Bound,39.68,% Slots,,,0.00,5.02,
171.188627676,S1-C4,Backend_Bound,35.06,% Slots,,,0.00,5.02,
171.188627676,S1-C4,Retiring,20.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S1-C4,Frontend_Bound.Frontend_Latency,31.78,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S1-C4,Backend_Bound.Memory_Bound,63.12,% Slots,,,0.00,5.02,
171.188627676,S1-C4,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.29,
171.188627676,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
171.188627676,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.59,% Clocks,,idq.ms_switches,0.00,5.29,<==
171.188627676,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
171.188627676,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
171.188627676,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C5,Frontend_Bound,20.78,% Slots,,,0.00,5.02,
171.188627676,S1-C5,Backend_Bound,57.05,% Slots,,,0.00,5.02,
171.188627676,S1-C5,Retiring,24.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S1-C5,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S1-C5,Backend_Bound.Memory_Bound,84.77,% Slots,,,0.00,5.02,<==
171.188627676,S1-C5,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.15,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
171.188627676,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
171.188627676,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C6,Frontend_Bound,31.62,% Slots,,,0.00,5.02,
171.188627676,S1-C6,Backend_Bound,46.55,% Slots,,,0.00,5.02,
171.188627676,S1-C6,Retiring,23.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
171.188627676,S1-C6,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.02,
171.188627676,S1-C6,Backend_Bound.Core_Bound,94.27,% Slots,,,0.00,5.02,<==
171.188627676,S1-C6,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.29,
171.188627676,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.29,
171.188627676,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
171.188627676,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.89,% Clocks,,idq.ms_switches,0.00,5.29,
171.188627676,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C7,Frontend_Bound,23.65,% Slots,,,0.00,5.02,
171.188627676,S1-C7,Backend_Bound,36.77,% Slots,,,0.00,5.02,
171.188627676,S1-C7,Backend_Bound.Memory_Bound,83.46,% Slots,,,0.00,5.02,<==
171.188627676,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
171.188627676,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
171.188627676,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
171.188627676,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
172.720787647,S0-C0,Frontend_Bound,32.18,% Slots,,,0.00,5.49,<==
172.720787647,S0-C0,Backend_Bound,18.46,% Slots,,,0.00,5.49,
172.720787647,S0-C0,Frontend_Bound.Frontend_Latency,15.43,% Slots,,rs_events.empty_end,0.00,5.49,
172.720787647,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.23,
172.720787647,S0-C0,Backend_Bound.Core_Bound,11.81,% Slots,,,0.00,5.22,
172.720787647,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.23,
172.720787647,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
172.720787647,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.85,% Core_Clocks,,,0.00,5.22,
172.720787647,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.05,% Core_Clocks,,,0.00,5.23,
172.720787647,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.96,% Clocks,,,0.00,5.22,
172.720787647,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C1,Frontend_Bound,24.92,% Slots,,,0.00,5.49,
172.720787647,S0-C1,Backend_Bound,44.52,% Slots,,,0.00,5.49,
172.720787647,S0-C1,Retiring,20.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
172.720787647,S0-C1,Frontend_Bound.Frontend_Latency,15.97,% Slots,,rs_events.empty_end,0.00,5.48,
172.720787647,S0-C1,Retiring.Microcode_Sequencer,12.07,% Slots,,idq.ms_uops,0.00,5.23,
172.720787647,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.22,
172.720787647,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
172.720787647,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.72,% Clocks,,idq.ms_switches,0.00,5.22,
172.720787647,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
172.720787647,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C2,Backend_Bound,70.66,% Slots,,,0.00,5.49,<==
172.720787647,S0-C2,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
172.720787647,S0-C2,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.22,
172.720787647,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.23,
172.720787647,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C3,Backend_Bound,69.20,% Slots,,,0.00,5.49,
172.720787647,S0-C3,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
172.720787647,S0-C3,Backend_Bound.Memory_Bound,30.22,% Slots,,,0.00,5.22,
172.720787647,S0-C3,Backend_Bound.Core_Bound,38.98,% Slots,,,0.00,5.22,<==
172.720787647,S0-C3,Retiring.Microcode_Sequencer,13.05,% Slots,,idq.ms_uops,0.00,5.23,
172.720787647,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.22,
172.720787647,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C4,Backend_Bound,48.05,% Slots,,,0.00,5.49,
172.720787647,S0-C4,Retiring,19.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
172.720787647,S0-C4,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,5.22,
172.720787647,S0-C4,Backend_Bound.Core_Bound,37.67,% Slots,,,0.00,5.22,
172.720787647,S0-C4,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.23,
172.720787647,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.96,% Clocks,,idq.ms_switches,0.00,5.23,
172.720787647,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.20,% Clocks,,,0.00,5.22,<==
172.720787647,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C5,Backend_Bound,68.45,% Slots,,,0.00,5.49,
172.720787647,S0-C5,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
172.720787647,S0-C5,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.22,
172.720787647,S0-C5,Backend_Bound.Core_Bound,53.56,% Slots,,,0.00,5.22,<==
172.720787647,S0-C5,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.23,
172.720787647,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.95,% Clocks,,idq.ms_switches,0.00,5.22,
172.720787647,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C6,Backend_Bound,68.99,% Slots,,,0.00,5.49,
172.720787647,S0-C6,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
172.720787647,S0-C6,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.23,
172.720787647,S0-C6,Backend_Bound.Core_Bound,52.83,% Slots,,,0.00,5.23,<==
172.720787647,S0-C6,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.23,
172.720787647,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.85,% Clocks,,idq.ms_switches,0.00,5.22,
172.720787647,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C7,Backend_Bound,49.03,% Slots,,,0.00,5.49,
172.720787647,S0-C7,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
172.720787647,S0-C7,Backend_Bound.Memory_Bound,16.01,% Slots,,,0.00,5.23,
172.720787647,S0-C7,Backend_Bound.Core_Bound,33.02,% Slots,,,0.00,5.23,<==
172.720787647,S0-C7,Retiring.Microcode_Sequencer,13.94,% Slots,,idq.ms_uops,0.00,5.23,
172.720787647,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.91,% Clocks,,idq.ms_switches,0.00,5.22,
172.720787647,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C0,Backend_Bound,37.42,% Slots,,,0.00,5.49,
172.720787647,S1-C0,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.23,
172.720787647,S1-C0,Backend_Bound.Core_Bound,25.76,% Slots,,,0.00,5.23,
172.720787647,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.81,% Clocks,,,0.00,5.22,<==
172.720787647,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C1,Frontend_Bound,34.86,% Slots,,,0.00,5.49,
172.720787647,S1-C1,Backend_Bound,45.87,% Slots,,,0.00,5.49,
172.720787647,S1-C1,Retiring,14.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
172.720787647,S1-C1,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.49,
172.720787647,S1-C1,Backend_Bound.Memory_Bound,19.59,% Slots,,,0.00,5.22,
172.720787647,S1-C1,Backend_Bound.Core_Bound,26.28,% Slots,,,0.00,5.22,
172.720787647,S1-C1,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.22,
172.720787647,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.02,% Clocks,,,0.00,5.22,
172.720787647,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.02,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
172.720787647,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
172.720787647,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.22,
172.720787647,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.56,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.44,
172.720787647,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
172.720787647,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.84,% Clocks,,,0.00,5.22,<==
172.720787647,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C2,Frontend_Bound,27.96,% Slots,,,0.00,5.48,
172.720787647,S1-C2,Backend_Bound,48.02,% Slots,,,0.00,5.48,
172.720787647,S1-C2,Retiring,19.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
172.720787647,S1-C2,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.48,
172.720787647,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.23,
172.720787647,S1-C2,Backend_Bound.Memory_Bound,35.42,% Slots,,,0.00,5.23,<==
172.720787647,S1-C2,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.23,
172.720787647,S1-C2,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.22,
172.720787647,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.22,
172.720787647,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
172.720787647,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.48,% Clocks,,idq.ms_switches,0.00,5.22,
172.720787647,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.34,% Core_Clocks,,,0.00,5.23,
172.720787647,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
172.720787647,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.13,% Clocks,,,0.00,5.22,
172.720787647,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C3,Frontend_Bound,25.34,% Slots,,,0.00,5.49,
172.720787647,S1-C3,Backend_Bound,49.06,% Slots,,,0.00,5.49,
172.720787647,S1-C3,Retiring,23.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
172.720787647,S1-C3,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.49,
172.720787647,S1-C3,Backend_Bound.Memory_Bound,31.58,% Slots,,,0.00,5.23,<==
172.720787647,S1-C3,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.23,
172.720787647,S1-C3,Retiring.Microcode_Sequencer,4.46,% Slots,,idq.ms_uops,0.00,5.22,
172.720787647,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.23,
172.720787647,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
172.720787647,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.71,% Clocks,,idq.ms_switches,0.00,5.23,
172.720787647,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
172.720787647,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C4,Frontend_Bound,30.33,% Slots,,,0.00,5.48,
172.720787647,S1-C4,Backend_Bound,48.33,% Slots,,,0.00,5.48,
172.720787647,S1-C4,Retiring,13.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
172.720787647,S1-C4,Frontend_Bound.Frontend_Latency,25.16,% Slots,,rs_events.empty_end,0.00,5.48,
172.720787647,S1-C4,Backend_Bound.Memory_Bound,29.21,% Slots,,,0.00,5.22,<==
172.720787647,S1-C4,Backend_Bound.Core_Bound,19.12,% Slots,,,0.00,5.22,
172.720787647,S1-C4,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.22,
172.720787647,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.07,% Clocks,,,0.00,5.23,
172.720787647,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.80,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
172.720787647,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
172.720787647,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.54,% Clocks,,idq.ms_switches,0.00,5.23,
172.720787647,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,15.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
172.720787647,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.12,% Clocks,,,0.00,5.22,
172.720787647,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C5,Frontend_Bound,28.87,% Slots,,,0.00,5.49,
172.720787647,S1-C5,Backend_Bound,48.76,% Slots,,,0.00,5.49,<==
172.720787647,S1-C5,Retiring,14.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
172.720787647,S1-C5,Frontend_Bound.Frontend_Latency,25.17,% Slots,,rs_events.empty_end,0.00,5.48,
172.720787647,S1-C5,Backend_Bound.Memory_Bound,26.14,% Slots,,,0.00,5.23,
172.720787647,S1-C5,Backend_Bound.Core_Bound,22.62,% Slots,,,0.00,5.23,
172.720787647,S1-C5,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.22,
172.720787647,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.31,% Clocks,,,0.00,5.23,
172.720787647,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.98,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
172.720787647,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
172.720787647,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.23,
172.720787647,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
172.720787647,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
172.720787647,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.99,% Clocks,,,0.00,5.22,
172.720787647,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C6,Frontend_Bound,26.68,% Slots,,,0.00,5.49,
172.720787647,S1-C6,Backend_Bound,50.45,% Slots,,,0.00,5.49,
172.720787647,S1-C6,Retiring,24.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
172.720787647,S1-C6,Frontend_Bound.Frontend_Latency,26.24,% Slots,,rs_events.empty_end,0.00,5.49,
172.720787647,S1-C6,Backend_Bound.Memory_Bound,21.94,% Slots,,,0.00,5.23,
172.720787647,S1-C6,Backend_Bound.Core_Bound,28.51,% Slots,,,0.00,5.23,<==
172.720787647,S1-C6,Retiring.Microcode_Sequencer,3.68,% Slots,,idq.ms_uops,0.00,5.23,
172.720787647,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.23,
172.720787647,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
172.720787647,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.32,% Clocks,,idq.ms_switches,0.00,5.23,
172.720787647,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
172.720787647,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
172.720787647,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C7,Backend_Bound,65.27,% Slots,,,0.00,5.49,
172.720787647,S1-C7,Backend_Bound.Memory_Bound,19.09,% Slots,,,0.00,5.23,
172.720787647,S1-C7,Backend_Bound.Core_Bound,46.18,% Slots,,,0.00,5.23,<==
172.720787647,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
172.720787647,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
172.720787647,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
174.215073844,S0-C0,Frontend_Bound,35.24,% Slots,,,0.00,5.08,
174.215073844,S0-C0,Backend_Bound,16.82,% Slots,,,0.00,5.08,
174.215073844,S0-C0,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.08,<==
174.215073844,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.08,
174.215073844,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.35,
174.215073844,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
174.215073844,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.55,% Core_Clocks,,,0.00,5.09,
174.215073844,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
174.215073844,S0-C1,Frontend_Bound,29.72,% Slots,,,0.00,5.08,
174.215073844,S0-C1,Bad_Speculation,15.85,% Slots,,,0.00,5.08,
174.215073844,S0-C1,Backend_Bound,26.48,% Slots,,,0.00,5.08,
174.215073844,S0-C1,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
174.215073844,S0-C1,Frontend_Bound.Frontend_Latency,18.81,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.22,% Slots,,,0.00,5.08,
174.215073844,S0-C1,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.08,
174.215073844,S0-C1,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.08,
174.215073844,S0-C1,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.35,
174.215073844,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.35,
174.215073844,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
174.215073844,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.15,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.44,% Core_Clocks,,,0.00,5.09,
174.215073844,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
174.215073844,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C2,Frontend_Bound,41.00,% Slots,,,0.00,5.09,
174.215073844,S0-C2,Backend_Bound,37.00,% Slots,,,0.00,5.09,
174.215073844,S0-C2,Retiring,16.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
174.215073844,S0-C2,Frontend_Bound.Frontend_Latency,46.03,% Slots,,rs_events.empty_end,0.00,5.08,<==
174.215073844,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.05,% Slots,,,0.00,5.09,
174.215073844,S0-C2,Backend_Bound.Memory_Bound,23.12,% Slots,,,0.00,5.08,
174.215073844,S0-C2,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.08,
174.215073844,S0-C2,Retiring.Microcode_Sequencer,11.53,% Slots,,idq.ms_uops,0.00,5.35,
174.215073844,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.35,
174.215073844,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
174.215073844,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.49,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.80,% Core_Clocks,,,0.00,5.08,
174.215073844,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.44,% Core_Clocks,,,0.00,5.34,
174.215073844,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
174.215073844,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C3,Frontend_Bound,46.61,% Slots,,,0.00,5.09,
174.215073844,S0-C3,Backend_Bound,31.30,% Slots,,,0.00,5.09,
174.215073844,S0-C3,Retiring,13.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
174.215073844,S0-C3,Frontend_Bound.Frontend_Latency,44.27,% Slots,,rs_events.empty_end,0.00,5.08,<==
174.215073844,S0-C3,Backend_Bound.Memory_Bound,16.30,% Slots,,,0.00,5.08,
174.215073844,S0-C3,Backend_Bound.Core_Bound,15.01,% Slots,,,0.00,5.08,
174.215073844,S0-C3,Retiring.Microcode_Sequencer,7.26,% Slots,,idq.ms_uops,0.00,5.34,
174.215073844,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,,,0.00,5.35,
174.215073844,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
174.215073844,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C4,Frontend_Bound,33.09,% Slots,,,0.00,5.08,
174.215073844,S0-C4,Backend_Bound,39.19,% Slots,,,0.00,5.08,
174.215073844,S0-C4,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
174.215073844,S0-C4,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S0-C4,Backend_Bound.Memory_Bound,30.50,% Slots,,,0.00,5.08,<==
174.215073844,S0-C4,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.34,
174.215073844,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.35,
174.215073844,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
174.215073844,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.54,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
174.215073844,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C5,Frontend_Bound,35.72,% Slots,,,0.00,5.09,
174.215073844,S0-C5,Backend_Bound,40.50,% Slots,,,0.00,5.09,
174.215073844,S0-C5,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
174.215073844,S0-C5,Frontend_Bound.Frontend_Latency,30.68,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S0-C5,Backend_Bound.Memory_Bound,27.69,% Slots,,,0.00,5.08,<==
174.215073844,S0-C5,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.08,
174.215073844,S0-C5,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.35,
174.215073844,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.35,
174.215073844,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
174.215073844,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.79,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.7,
174.215073844,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
174.215073844,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C6,Frontend_Bound,43.52,% Slots,,,0.00,5.08,
174.215073844,S0-C6,Backend_Bound,36.29,% Slots,,,0.00,5.08,
174.215073844,S0-C6,Retiring,14.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
174.215073844,S0-C6,Frontend_Bound.Frontend_Latency,39.92,% Slots,,rs_events.empty_end,0.00,5.08,<==
174.215073844,S0-C6,Backend_Bound.Memory_Bound,22.67,% Slots,,,0.00,5.08,
174.215073844,S0-C6,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.08,
174.215073844,S0-C6,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.35,
174.215073844,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.35,
174.215073844,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
174.215073844,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.78,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.78,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.7,
174.215073844,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
174.215073844,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.49,% Clocks,,,0.00,5.35,
174.215073844,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C7,Backend_Bound,37.03,% Slots,,,0.00,5.08,
174.215073844,S0-C7,Backend_Bound.Memory_Bound,11.70,% Slots,,,0.00,5.08,
174.215073844,S0-C7,Backend_Bound.Core_Bound,25.34,% Slots,,,0.00,5.08,
174.215073844,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
174.215073844,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.94,% Clocks,,,0.00,5.35,<==
174.215073844,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C0,Backend_Bound,33.30,% Slots,,,0.00,5.08,<==
174.215073844,S1-C0,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.08,
174.215073844,S1-C0,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.08,
174.215073844,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.00,% Clocks,,,0.00,5.35,
174.215073844,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C1,Frontend_Bound,29.81,% Slots,,,0.00,5.08,
174.215073844,S1-C1,Bad_Speculation,17.73,% Slots,,,0.00,5.08,
174.215073844,S1-C1,Backend_Bound,24.89,% Slots,,,0.00,5.08,
174.215073844,S1-C1,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
174.215073844,S1-C1,Frontend_Bound.Frontend_Bandwidth,22.75,% Slots,,,0.00,5.08,
174.215073844,S1-C1,Bad_Speculation.Branch_Mispredicts,17.11,% Slots,,br_misp_retired.all_branches,0.00,5.08,
174.215073844,S1-C1,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.08,
174.215073844,S1-C1,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.08,
174.215073844,S1-C1,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.34,
174.215073844,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.99,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.16,% Core_Clocks,,,0.00,5.09,
174.215073844,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.56,% Core_Clocks,,,0.00,5.33,<==
174.215073844,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C2,Frontend_Bound,40.79,% Slots,,,0.00,5.09,
174.215073844,S1-C2,Backend_Bound,35.98,% Slots,,,0.00,5.09,
174.215073844,S1-C2,Retiring,16.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
174.215073844,S1-C2,Frontend_Bound.Frontend_Latency,41.35,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S1-C2,Backend_Bound.Memory_Bound,19.88,% Slots,,,0.00,5.08,
174.215073844,S1-C2,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.08,
174.215073844,S1-C2,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.35,
174.215073844,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.53,% Clocks,,,0.00,5.35,
174.215073844,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
174.215073844,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.71,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
174.215073844,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.32,% Clocks,,,0.00,5.35,
174.215073844,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C3,Frontend_Bound,33.74,% Slots,,,0.00,5.08,
174.215073844,S1-C3,Backend_Bound,47.39,% Slots,,,0.00,5.08,
174.215073844,S1-C3,Retiring,20.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
174.215073844,S1-C3,Frontend_Bound.Frontend_Latency,34.72,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S1-C3,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.08,
174.215073844,S1-C3,Backend_Bound.Core_Bound,29.48,% Slots,,,0.00,5.08,
174.215073844,S1-C3,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.34,
174.215073844,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.35,
174.215073844,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
174.215073844,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.93,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
174.215073844,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
174.215073844,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.33,% Clocks,,,0.00,5.35,<==
174.215073844,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C4,Frontend_Bound,33.01,% Slots,,,0.00,5.08,
174.215073844,S1-C4,Backend_Bound,44.75,% Slots,,,0.00,5.08,<==
174.215073844,S1-C4,Retiring,23.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
174.215073844,S1-C4,Frontend_Bound.Frontend_Latency,31.24,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S1-C4,Backend_Bound.Memory_Bound,23.74,% Slots,,,0.00,5.08,
174.215073844,S1-C4,Backend_Bound.Core_Bound,21.01,% Slots,,,0.00,5.08,
174.215073844,S1-C4,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.34,
174.215073844,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.35,% Clocks,,,0.00,5.35,
174.215073844,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
174.215073844,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.87,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
174.215073844,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
174.215073844,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.68,% Clocks,,,0.00,5.35,
174.215073844,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C5,Frontend_Bound,34.39,% Slots,,,0.00,5.08,
174.215073844,S1-C5,Backend_Bound,39.52,% Slots,,,0.00,5.08,
174.215073844,S1-C5,Retiring,19.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
174.215073844,S1-C5,Frontend_Bound.Frontend_Latency,37.47,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S1-C5,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.08,
174.215073844,S1-C5,Backend_Bound.Core_Bound,23.85,% Slots,,,0.00,5.08,
174.215073844,S1-C5,Retiring.Microcode_Sequencer,7.36,% Slots,,idq.ms_uops,0.00,5.35,
174.215073844,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.35,
174.215073844,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
174.215073844,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.32,% Clocks,,idq.ms_switches,0.00,5.35,
174.215073844,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.43,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.7,
174.215073844,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
174.215073844,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.64,% Clocks,,,0.00,5.35,<==
174.215073844,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C6,Frontend_Bound,30.18,% Slots,,,0.00,5.08,
174.215073844,S1-C6,Bad_Speculation,20.40,% Slots,,,0.00,5.08,
174.215073844,S1-C6,Backend_Bound,20.25,% Slots,,,0.00,5.08,
174.215073844,S1-C6,Retiring,15.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
174.215073844,S1-C6,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.08,
174.215073844,S1-C6,Bad_Speculation.Branch_Mispredicts,19.85,% Slots,,br_misp_retired.all_branches,0.00,5.08,
174.215073844,S1-C6,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.08,
174.215073844,S1-C6,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,5.35,
174.215073844,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.73,% Clocks,,,0.00,5.34,
174.215073844,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
174.215073844,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.09,% Clocks,,idq.ms_switches,0.00,5.34,
174.215073844,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.01,% Core_Clocks,,,0.00,5.09,
174.215073844,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.77,% Core_Clocks,,,0.00,5.31,
174.215073844,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,97.49,% Clocks,,,0.00,5.35,
174.215073844,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C7,Frontend_Bound,46.35,% Slots,,,0.00,5.09,
174.215073844,S1-C7,Backend_Bound,31.73,% Slots,,,0.00,5.09,
174.215073844,S1-C7,Retiring,13.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
174.215073844,S1-C7,Frontend_Bound.Frontend_Latency,40.53,% Slots,,rs_events.empty_end,0.00,5.08,
174.215073844,S1-C7,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.08,
174.215073844,S1-C7,Backend_Bound.Core_Bound,21.51,% Slots,,,0.00,5.08,
174.215073844,S1-C7,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.35,
174.215073844,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.90,% Clocks,,,0.00,5.34,
174.215073844,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.46,% Clocks,,itlb_misses.walk_completed,0.00,5.36,
174.215073844,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
174.215073844,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.18,% Clocks,,idq.ms_switches,0.00,5.34,
174.215073844,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
174.215073844,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
174.215073844,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.54,% Clocks,,,0.00,5.35,
174.215073844,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
174.215073844,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
174.215073844,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
175.682190015,S0-C0,Frontend_Bound,30.60,% Slots,,,0.00,5.45,
175.682190015,S0-C0,Backend_Bound,45.80,% Slots,,,0.00,5.45,
175.682190015,S0-C0,Retiring,26.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S0-C0,Frontend_Bound.Frontend_Latency,27.37,% Slots,,rs_events.empty_end,0.00,5.45,
175.682190015,S0-C0,Backend_Bound.Memory_Bound,11.88,% Slots,,,0.00,5.19,
175.682190015,S0-C0,Backend_Bound.Core_Bound,33.92,% Slots,,,0.00,5.19,<==
175.682190015,S0-C0,Retiring.Microcode_Sequencer,9.24,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.81,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
175.682190015,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C1,Frontend_Bound,34.20,% Slots,,,0.00,5.46,
175.682190015,S0-C1,Backend_Bound,40.71,% Slots,,,0.00,5.46,
175.682190015,S0-C1,Retiring,26.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S0-C1,Frontend_Bound.Frontend_Latency,28.25,% Slots,,rs_events.empty_end,0.00,5.45,
175.682190015,S0-C1,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.19,
175.682190015,S0-C1,Backend_Bound.Core_Bound,29.90,% Slots,,,0.00,5.19,
175.682190015,S0-C1,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.46,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.59,% Clocks,,,0.00,5.18,<==
175.682190015,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C2,Frontend_Bound,35.03,% Slots,,,0.00,5.46,
175.682190015,S0-C2,Backend_Bound,39.93,% Slots,,,0.00,5.46,
175.682190015,S0-C2,Retiring,25.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S0-C2,Frontend_Bound.Frontend_Latency,41.71,% Slots,,rs_events.empty_end,0.00,5.45,
175.682190015,S0-C2,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.18,
175.682190015,S0-C2,Backend_Bound.Core_Bound,28.90,% Slots,,,0.00,5.18,<==
175.682190015,S0-C2,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.32,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
175.682190015,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
175.682190015,S0-C3,Frontend_Bound,34.84,% Slots,,,0.00,5.46,
175.682190015,S0-C3,Bad_Speculation,10.15,% Slots,,,0.00,5.46,
175.682190015,S0-C3,Backend_Bound,13.99,% Slots,,,0.00,5.46,
175.682190015,S0-C3,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.46,<==
175.682190015,S0-C3,Bad_Speculation.Branch_Mispredicts,9.72,% Slots,,br_misp_retired.all_branches,0.00,5.46,
175.682190015,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.18,
175.682190015,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C4,Frontend_Bound,35.33,% Slots,,,0.00,5.45,
175.682190015,S0-C4,Backend_Bound,39.17,% Slots,,,0.00,5.45,
175.682190015,S0-C4,Retiring,26.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S0-C4,Frontend_Bound.Frontend_Latency,31.63,% Slots,,rs_events.empty_end,0.00,5.45,
175.682190015,S0-C4,Backend_Bound.Core_Bound,30.68,% Slots,,,0.00,5.19,
175.682190015,S0-C4,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.60,% Clocks,,idq.ms_switches,0.00,5.19,
175.682190015,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.02,% Clocks,,,0.00,5.18,<==
175.682190015,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C5,Frontend_Bound,45.84,% Slots,,,0.00,5.45,
175.682190015,S0-C5,Backend_Bound,31.98,% Slots,,,0.00,5.45,
175.682190015,S0-C5,Retiring,21.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S0-C5,Frontend_Bound.Frontend_Latency,34.79,% Slots,,rs_events.empty_end,0.00,5.45,
175.682190015,S0-C5,Backend_Bound.Core_Bound,24.08,% Slots,,,0.00,5.18,
175.682190015,S0-C5,Retiring.Microcode_Sequencer,8.00,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.85,% Clocks,,idq.ms_switches,0.00,5.18,<==
175.682190015,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C6,Frontend_Bound,33.79,% Slots,,,0.00,5.46,
175.682190015,S0-C6,Backend_Bound,46.78,% Slots,,,0.00,5.46,
175.682190015,S0-C6,Retiring,21.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S0-C6,Frontend_Bound.Frontend_Latency,26.74,% Slots,,rs_events.empty_end,0.00,5.46,
175.682190015,S0-C6,Backend_Bound.Memory_Bound,13.43,% Slots,,,0.00,5.18,
175.682190015,S0-C6,Backend_Bound.Core_Bound,33.35,% Slots,,,0.00,5.18,
175.682190015,S0-C6,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.60,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
175.682190015,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.39,% Clocks,,,0.00,5.18,<==
175.682190015,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C7,Backend_Bound,38.57,% Slots,,,0.00,5.46,
175.682190015,S0-C7,Backend_Bound.Memory_Bound,12.17,% Slots,,,0.00,5.18,
175.682190015,S0-C7,Backend_Bound.Core_Bound,26.40,% Slots,,,0.00,5.18,
175.682190015,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.74,% Clocks,,,0.00,5.18,<==
175.682190015,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C0,Frontend_Bound,39.03,% Slots,,,0.00,5.46,
175.682190015,S1-C0,Backend_Bound,40.42,% Slots,,,0.00,5.46,
175.682190015,S1-C0,Retiring,21.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S1-C0,Frontend_Bound.Frontend_Latency,32.31,% Slots,,rs_events.empty_end,0.00,5.45,
175.682190015,S1-C0,Backend_Bound.Memory_Bound,28.91,% Slots,,,0.00,5.18,<==
175.682190015,S1-C0,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.18,
175.682190015,S1-C0,Retiring.Microcode_Sequencer,7.71,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.18,
175.682190015,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
175.682190015,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
175.682190015,S1-C1,Frontend_Bound,34.89,% Slots,,,0.00,5.46,
175.682190015,S1-C1,Backend_Bound,43.32,% Slots,,,0.00,5.46,
175.682190015,S1-C1,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S1-C1,Frontend_Bound.Frontend_Latency,26.71,% Slots,,rs_events.empty_end,0.00,5.45,
175.682190015,S1-C1,Backend_Bound.Memory_Bound,30.11,% Slots,,,0.00,5.18,<==
175.682190015,S1-C1,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.18,
175.682190015,S1-C1,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.18,
175.682190015,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
175.682190015,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.48,% Clocks,,,0.00,5.18,
175.682190015,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
175.682190015,S1-C2,Backend_Bound,38.46,% Slots,,,0.00,5.46,<==
175.682190015,S1-C2,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.19,
175.682190015,S1-C2,Backend_Bound.Core_Bound,19.55,% Slots,,,0.00,5.19,
175.682190015,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C3,Frontend_Bound,42.41,% Slots,,,0.00,5.46,
175.682190015,S1-C3,Backend_Bound,35.76,% Slots,,,0.00,5.46,
175.682190015,S1-C3,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
175.682190015,S1-C3,Frontend_Bound.Frontend_Latency,37.15,% Slots,,rs_events.empty_end,0.00,5.45,<==
175.682190015,S1-C3,Backend_Bound.Memory_Bound,22.55,% Slots,,,0.00,5.19,
175.682190015,S1-C3,Backend_Bound.Core_Bound,13.20,% Slots,,,0.00,5.19,
175.682190015,S1-C3,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.19,
175.682190015,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.01,% Clocks,,,0.00,5.18,
175.682190015,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.04,% Clocks,,itlb_misses.walk_completed,0.00,5.19,
175.682190015,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
175.682190015,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
175.682190015,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
175.682190015,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.59,% Clocks,,,0.00,5.18,
175.682190015,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C4,Frontend_Bound,40.47,% Slots,,,0.00,5.46,
175.682190015,S1-C4,Backend_Bound,40.85,% Slots,,,0.00,5.46,
175.682190015,S1-C4,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
175.682190015,S1-C4,Frontend_Bound.Frontend_Latency,25.01,% Slots,,rs_events.empty_end,0.00,5.45,
175.682190015,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.18,
175.682190015,S1-C4,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.18,<==
175.682190015,S1-C4,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.18,
175.682190015,S1-C4,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.19,
175.682190015,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.18,
175.682190015,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.91,% Core_Clocks,,,0.00,5.46,
175.682190015,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
175.682190015,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
175.682190015,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C5,Frontend_Bound,43.40,% Slots,,,0.00,5.46,
175.682190015,S1-C5,Backend_Bound,34.42,% Slots,,,0.00,5.46,
175.682190015,S1-C5,Retiring,23.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S1-C5,Frontend_Bound.Frontend_Latency,34.70,% Slots,,rs_events.empty_end,0.00,5.45,<==
175.682190015,S1-C5,Backend_Bound.Memory_Bound,22.89,% Slots,,,0.00,5.18,
175.682190015,S1-C5,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.18,
175.682190015,S1-C5,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.18,
175.682190015,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.93,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
175.682190015,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C6,Frontend_Bound,46.38,% Slots,,,0.00,5.46,
175.682190015,S1-C6,Backend_Bound,32.44,% Slots,,,0.00,5.46,
175.682190015,S1-C6,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S1-C6,Frontend_Bound.Frontend_Latency,34.07,% Slots,,rs_events.empty_end,0.00,5.46,
175.682190015,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.08,% Slots,,,0.00,5.18,
175.682190015,S1-C6,Backend_Bound.Memory_Bound,12.82,% Slots,,,0.00,5.18,
175.682190015,S1-C6,Backend_Bound.Core_Bound,19.62,% Slots,,,0.00,5.18,
175.682190015,S1-C6,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
175.682190015,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.15,% Clocks,,idq.ms_switches,0.00,5.19,<==
175.682190015,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.90,% Core_Clocks,,,0.00,5.46,
175.682190015,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
175.682190015,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C7,Frontend_Bound,44.67,% Slots,,,0.00,5.45,
175.682190015,S1-C7,Backend_Bound,36.04,% Slots,,,0.00,5.45,
175.682190015,S1-C7,Retiring,24.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.682190015,S1-C7,Frontend_Bound.Frontend_Latency,37.64,% Slots,,rs_events.empty_end,0.00,5.45,<==
175.682190015,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.45,
175.682190015,S1-C7,Backend_Bound.Memory_Bound,28.21,% Slots,,,0.00,5.18,
175.682190015,S1-C7,Retiring.Microcode_Sequencer,9.21,% Slots,,idq.ms_uops,0.00,5.18,
175.682190015,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.18,
175.682190015,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
175.682190015,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.57,% Clocks,,idq.ms_switches,0.00,5.18,
175.682190015,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.77,% Core_Clocks,,,0.00,5.46,
175.682190015,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
175.682190015,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
175.682190015,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
175.682190015,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
175.682190015,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
175.682190015,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
175.682190015,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
175.682190015,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
177.202246887,S0-C0,Frontend_Bound,35.35,% Slots,,,0.00,5.22,
177.202246887,S0-C0,Bad_Speculation,10.07,% Slots,,,0.00,5.22,
177.202246887,S0-C0,Backend_Bound,15.36,% Slots,,,0.00,5.22,
177.202246887,S0-C0,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.13,<==
177.202246887,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.07,% Slots,,,0.00,5.27,
177.202246887,S0-C0,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.22,
177.202246887,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.27,
177.202246887,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
177.202246887,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.45,% Core_Clocks,,,0.00,5.26,
177.202246887,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
177.202246887,S0-C1,Frontend_Bound,32.24,% Slots,,,0.00,5.22,
177.202246887,S0-C1,Backend_Bound,43.13,% Slots,,,0.00,5.22,
177.202246887,S0-C1,Retiring,27.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S0-C1,Frontend_Bound.Frontend_Latency,24.94,% Slots,,rs_events.empty_end,0.00,5.14,
177.202246887,S0-C1,Backend_Bound.Memory_Bound,18.33,% Slots,,,0.00,5.08,
177.202246887,S0-C1,Backend_Bound.Core_Bound,24.80,% Slots,,,0.00,5.08,<==
177.202246887,S0-C1,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
177.202246887,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
177.202246887,S0-C2,Frontend_Bound,36.57,% Slots,,,0.00,5.22,
177.202246887,S0-C2,Backend_Bound,39.75,% Slots,,,0.00,5.22,<==
177.202246887,S0-C2,Retiring,27.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S0-C2,Frontend_Bound.Frontend_Latency,28.16,% Slots,,rs_events.empty_end,0.00,5.14,
177.202246887,S0-C2,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.09,
177.202246887,S0-C2,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.09,
177.202246887,S0-C2,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.26,
177.202246887,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
177.202246887,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.49,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.202246887,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.04,% Clocks,,,0.00,5.26,
177.202246887,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S0-C3,Frontend_Bound,28.31,% Slots,,,0.00,5.22,
177.202246887,S0-C3,Backend_Bound,38.74,% Slots,,,0.00,5.22,<==
177.202246887,S0-C3,Retiring,36.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S0-C3,Frontend_Bound.Frontend_Latency,22.42,% Slots,,rs_events.empty_end,0.00,5.14,
177.202246887,S0-C3,Backend_Bound.Memory_Bound,19.52,% Slots,,,0.00,5.09,
177.202246887,S0-C3,Backend_Bound.Core_Bound,19.22,% Slots,,,0.00,5.09,
177.202246887,S0-C3,Retiring.Microcode_Sequencer,4.38,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
177.202246887,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.82,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.202246887,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S0-C4,Frontend_Bound,35.30,% Slots,,,0.00,5.22,
177.202246887,S0-C4,Backend_Bound,37.48,% Slots,,,0.00,5.22,<==
177.202246887,S0-C4,Retiring,26.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
177.202246887,S0-C4,Frontend_Bound.Frontend_Latency,29.79,% Slots,,rs_events.empty_end,0.00,5.14,
177.202246887,S0-C4,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.09,
177.202246887,S0-C4,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.09,
177.202246887,S0-C4,Retiring.Microcode_Sequencer,7.97,% Slots,,idq.ms_uops,0.00,5.27,
177.202246887,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.26,
177.202246887,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
177.202246887,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.94,% Clocks,,,0.00,5.26,
177.202246887,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S0-C5,Frontend_Bound,46.11,% Slots,,,0.00,5.22,
177.202246887,S0-C5,Backend_Bound,31.71,% Slots,,,0.00,5.22,
177.202246887,S0-C5,Retiring,24.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S0-C5,Frontend_Bound.Frontend_Latency,34.22,% Slots,,rs_events.empty_end,0.00,5.14,<==
177.202246887,S0-C5,Backend_Bound.Memory_Bound,22.33,% Slots,,,0.00,5.09,
177.202246887,S0-C5,Retiring.Microcode_Sequencer,9.09,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.26,
177.202246887,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
177.202246887,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.202246887,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S0-C6,Frontend_Bound,37.37,% Slots,,,0.00,5.23,
177.202246887,S0-C6,Backend_Bound,39.28,% Slots,,,0.00,5.23,
177.202246887,S0-C6,Retiring,21.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S0-C6,Frontend_Bound.Frontend_Latency,27.77,% Slots,,rs_events.empty_end,0.00,5.15,
177.202246887,S0-C6,Backend_Bound.Memory_Bound,29.53,% Slots,,,0.00,5.09,
177.202246887,S0-C6,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
177.202246887,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.26,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
177.202246887,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.202246887,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S0-C7,Frontend_Bound,20.58,% Slots,,,0.00,5.23,
177.202246887,S0-C7,Backend_Bound,38.09,% Slots,,,0.00,5.23,
177.202246887,S0-C7,Retiring,29.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.27,
177.202246887,S0-C7,Backend_Bound.Memory_Bound,42.76,% Slots,,,0.00,5.09,
177.202246887,S0-C7,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.27,
177.202246887,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.96,% Core_Clocks,,,0.00,5.27,
177.202246887,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.38,% Core_Clocks,,,0.00,5.27,
177.202246887,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
177.202246887,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S1-C0,Frontend_Bound,41.17,% Slots,,,0.00,5.23,
177.202246887,S1-C0,Backend_Bound,39.27,% Slots,,,0.00,5.23,
177.202246887,S1-C0,Retiring,21.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S1-C0,Frontend_Bound.Frontend_Latency,39.33,% Slots,,rs_events.empty_end,0.00,5.15,<==
177.202246887,S1-C0,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.09,
177.202246887,S1-C0,Backend_Bound.Core_Bound,24.53,% Slots,,,0.00,5.09,
177.202246887,S1-C0,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.27,
177.202246887,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
177.202246887,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.27,
177.202246887,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.202246887,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S1-C1,Frontend_Bound,34.97,% Slots,,,0.00,5.23,
177.202246887,S1-C1,Backend_Bound,42.50,% Slots,,,0.00,5.23,
177.202246887,S1-C1,Retiring,21.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S1-C1,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.15,
177.202246887,S1-C1,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.1,
177.202246887,S1-C1,Backend_Bound.Core_Bound,28.90,% Slots,,,0.00,5.1,<==
177.202246887,S1-C1,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
177.202246887,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.26,% Clocks,,idq.ms_switches,0.00,5.27,
177.202246887,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
177.202246887,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.202246887,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
177.202246887,S1-C2,Backend_Bound,39.24,% Slots,,,0.00,5.23,
177.202246887,S1-C2,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.23,
177.202246887,S1-C2,Backend_Bound.Core_Bound,26.85,% Slots,,,0.00,5.23,
177.202246887,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.66,% Clocks,,,0.00,5.26,<==
177.202246887,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S1-C3,Frontend_Bound,35.35,% Slots,,,0.00,5.24,
177.202246887,S1-C3,Backend_Bound,40.77,% Slots,,,0.00,5.24,<==
177.202246887,S1-C3,Retiring,21.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
177.202246887,S1-C3,Frontend_Bound.Frontend_Latency,26.68,% Slots,,rs_events.empty_end,0.00,5.15,
177.202246887,S1-C3,Backend_Bound.Memory_Bound,18.01,% Slots,,,0.00,5.09,
177.202246887,S1-C3,Backend_Bound.Core_Bound,22.76,% Slots,,,0.00,5.09,
177.202246887,S1-C3,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.27,
177.202246887,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.26,
177.202246887,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
177.202246887,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.68,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
177.202246887,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
177.202246887,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
177.202246887,S1-C4,Frontend_Bound,34.91,% Slots,,,0.00,5.24,
177.202246887,S1-C4,Backend_Bound,40.83,% Slots,,,0.00,5.24,
177.202246887,S1-C4,Retiring,28.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
177.202246887,S1-C4,Frontend_Bound.Frontend_Latency,24.09,% Slots,,rs_events.empty_end,0.00,5.15,
177.202246887,S1-C4,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.1,
177.202246887,S1-C4,Backend_Bound.Core_Bound,29.17,% Slots,,,0.00,5.1,<==
177.202246887,S1-C4,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.27,
177.202246887,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.26,
177.202246887,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
177.202246887,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.55,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.202246887,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
177.202246887,S1-C5,Frontend_Bound,45.47,% Slots,,,0.00,5.24,
177.202246887,S1-C5,Backend_Bound,31.34,% Slots,,,0.00,5.24,
177.202246887,S1-C5,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S1-C5,Frontend_Bound.Frontend_Latency,38.53,% Slots,,rs_events.empty_end,0.00,5.15,<==
177.202246887,S1-C5,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.1,
177.202246887,S1-C5,Backend_Bound.Core_Bound,19.23,% Slots,,,0.00,5.1,
177.202246887,S1-C5,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.27,
177.202246887,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
177.202246887,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.88,% Clocks,,idq.ms_switches,0.00,5.27,
177.202246887,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.202246887,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
177.202246887,S1-C6,Frontend_Bound,41.56,% Slots,,,0.00,5.24,
177.202246887,S1-C6,Backend_Bound,35.03,% Slots,,,0.00,5.24,
177.202246887,S1-C6,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S1-C6,Frontend_Bound.Frontend_Latency,38.22,% Slots,,rs_events.empty_end,0.00,5.16,<==
177.202246887,S1-C6,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.11,
177.202246887,S1-C6,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.11,
177.202246887,S1-C6,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.27,
177.202246887,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
177.202246887,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
177.202246887,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.27,
177.202246887,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
177.202246887,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
177.202246887,S1-C7,Frontend_Bound,39.15,% Slots,,,0.00,5.24,
177.202246887,S1-C7,Backend_Bound,40.44,% Slots,,,0.00,5.24,
177.202246887,S1-C7,Retiring,27.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
177.202246887,S1-C7,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.16,
177.202246887,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.68,% Slots,,,0.00,5.27,
177.202246887,S1-C7,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.11,
177.202246887,S1-C7,Backend_Bound.Core_Bound,26.52,% Slots,,,0.00,5.11,<==
177.202246887,S1-C7,Retiring.Microcode_Sequencer,10.97,% Slots,,idq.ms_uops,0.00,5.28,
177.202246887,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
177.202246887,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.24,% Clocks,,idq.ms_switches,0.00,5.26,
177.202246887,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.12,% Core_Clocks,,,0.00,5.27,
177.202246887,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
177.202246887,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
177.202246887,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
177.202246887,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
177.202246887,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
177.202246887,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
177.202246887,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
177.202246887,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
177.202246887,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
177.202246887,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
177.202246887,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
177.202246887,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
177.202246887,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
177.202246887,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
177.202246887,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
177.202246887,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
177.202246887,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
177.202246887,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
177.202246887,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
178.713319102,S0-C0,Frontend_Bound,41.37,% Slots,,,0.00,5.02,
178.713319102,S0-C0,Backend_Bound,34.18,% Slots,,,0.00,5.02,
178.713319102,S0-C0,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S0-C0,Frontend_Bound.Frontend_Latency,31.65,% Slots,,rs_events.empty_end,0.00,5.05,
178.713319102,S0-C0,Backend_Bound.Memory_Bound,20.87,% Slots,,,0.00,5.02,
178.713319102,S0-C0,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.02,
178.713319102,S0-C0,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.71,% Clocks,,,0.00,5.29,
178.713319102,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
178.713319102,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.63,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
178.713319102,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
178.713319102,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.88,% Clocks,,,0.00,5.29,
178.713319102,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
178.713319102,S0-C1,Frontend_Bound,42.14,% Slots,,,0.00,5.02,
178.713319102,S0-C1,Backend_Bound,34.90,% Slots,,,0.00,5.02,
178.713319102,S0-C1,Retiring,16.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S0-C1,Frontend_Bound.Frontend_Latency,31.31,% Slots,,rs_events.empty_end,0.00,5.04,
178.713319102,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.02,
178.713319102,S0-C1,Backend_Bound.Memory_Bound,25.46,% Slots,,,0.00,5.02,
178.713319102,S0-C1,Retiring.Microcode_Sequencer,8.99,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.50,% Clocks,,,0.00,5.29,
178.713319102,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
178.713319102,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.01,% Core_Clocks,,,0.00,5.29,
178.713319102,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
178.713319102,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
178.713319102,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
178.713319102,S0-C2,Frontend_Bound,45.91,% Slots,,,0.00,5.01,
178.713319102,S0-C2,Backend_Bound,30.81,% Slots,,,0.00,5.01,
178.713319102,S0-C2,Retiring,14.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
178.713319102,S0-C2,Frontend_Bound.Frontend_Latency,40.91,% Slots,,rs_events.empty_end,0.00,5.04,
178.713319102,S0-C2,Backend_Bound.Memory_Bound,23.01,% Slots,,,0.00,5.01,
178.713319102,S0-C2,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.27,
178.713319102,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.31,% Clocks,,,0.00,5.29,
178.713319102,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
178.713319102,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.99,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
178.713319102,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
178.713319102,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C3,Backend_Bound,38.48,% Slots,,,0.00,5.01,<==
178.713319102,S0-C3,Backend_Bound.Memory_Bound,18.64,% Slots,,,0.00,5.01,
178.713319102,S0-C3,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.01,
178.713319102,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
178.713319102,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C4,Frontend_Bound,36.40,% Slots,,,0.00,5.01,
178.713319102,S0-C4,Backend_Bound,17.90,% Slots,,,0.00,5.01,
178.713319102,S0-C4,Frontend_Bound.Frontend_Latency,22.49,% Slots,,rs_events.empty_end,0.00,5.03,<==
178.713319102,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.84,% Slots,,,0.00,5.01,
178.713319102,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.28,
178.713319102,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
178.713319102,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.16,% Core_Clocks,,,0.00,5.29,
178.713319102,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C5,Frontend_Bound,36.84,% Slots,,,0.00,5.01,
178.713319102,S0-C5,Backend_Bound,41.48,% Slots,,,0.00,5.01,<==
178.713319102,S0-C5,Retiring,15.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
178.713319102,S0-C5,Frontend_Bound.Frontend_Latency,28.75,% Slots,,rs_events.empty_end,0.00,5.03,
178.713319102,S0-C5,Backend_Bound.Memory_Bound,21.03,% Slots,,,0.00,5.01,
178.713319102,S0-C5,Backend_Bound.Core_Bound,20.45,% Slots,,,0.00,5.01,
178.713319102,S0-C5,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.27,
178.713319102,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,0.00,5.29,
178.713319102,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
178.713319102,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.23,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
178.713319102,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
178.713319102,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C6,Backend_Bound,36.98,% Slots,,,0.00,5.01,<==
178.713319102,S0-C6,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.01,
178.713319102,S0-C6,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.01,
178.713319102,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
178.713319102,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.40,% Clocks,,,0.00,5.29,
178.713319102,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C7,Backend_Bound,39.72,% Slots,,,0.00,5.02,<==
178.713319102,S0-C7,Backend_Bound.Memory_Bound,18.06,% Slots,,,0.00,5.02,
178.713319102,S0-C7,Backend_Bound.Core_Bound,21.66,% Slots,,,0.00,5.02,
178.713319102,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
178.713319102,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
178.713319102,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.67,% Slots,,,0.00,5.01,
178.713319102,S1-C0,Backend_Bound.Core_Bound,55.04,% Slots,,,0.00,5.01,<==
178.713319102,S1-C0,Retiring.Microcode_Sequencer,14.52,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S1-C0,Backend_Bound,42.68,% Slots,,,0.00,5.01,
178.713319102,S1-C0,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.35,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.78,% Core_Clocks,,,0.00,5.28,
178.713319102,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C1,Frontend_Bound,20.00,% Slots,,,0.00,5.01,
178.713319102,S1-C1,Backend_Bound,48.06,% Slots,,,0.00,5.01,
178.713319102,S1-C1,Retiring,12.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S1-C1,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.03,
178.713319102,S1-C1,Backend_Bound.Core_Bound,59.51,% Slots,,,0.00,5.01,
178.713319102,S1-C1,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.29,
178.713319102,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
178.713319102,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.19,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.94,% Clocks,,,0.00,5.29,<==
178.713319102,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C2,Backend_Bound,71.49,% Slots,,,0.00,5.01,
178.713319102,S1-C2,Retiring,15.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S1-C2,Backend_Bound.Memory_Bound,47.69,% Slots,,,0.00,5.01,<==
178.713319102,S1-C2,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.01,
178.713319102,S1-C2,Retiring.Microcode_Sequencer,11.71,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
178.713319102,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
178.713319102,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.52,% Clocks,,,0.00,5.29,
178.713319102,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C3,Backend_Bound,52.66,% Slots,,,0.00,5.01,
178.713319102,S1-C3,Retiring,26.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S1-C3,Backend_Bound.Core_Bound,101.25,% Slots,,,0.00,5.01,<==
178.713319102,S1-C3,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C4,Backend_Bound,71.03,% Slots,,,0.00,5.02,
178.713319102,S1-C4,Retiring,13.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S1-C4,Backend_Bound.Memory_Bound,59.62,% Slots,,,0.00,5.02,<==
178.713319102,S1-C4,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.02,
178.713319102,S1-C4,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
178.713319102,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
178.713319102,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
178.713319102,S1-C5,Frontend_Bound,21.33,% Slots,,,0.00,5.02,
178.713319102,S1-C5,Backend_Bound,43.48,% Slots,,,0.00,5.02,
178.713319102,S1-C5,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S1-C5,Frontend_Bound.Frontend_Bandwidth,52.29,% Slots,,,0.00,5.02,
178.713319102,S1-C5,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.28,
178.713319102,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
178.713319102,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
178.713319102,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
178.713319102,S1-C6,Backend_Bound,70.27,% Slots,,,0.00,5.01,
178.713319102,S1-C6,Retiring,12.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
178.713319102,S1-C6,Backend_Bound.Memory_Bound,47.79,% Slots,,,0.00,5.01,
178.713319102,S1-C6,Backend_Bound.Core_Bound,22.48,% Slots,,,0.00,5.01,
178.713319102,S1-C6,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.28,
178.713319102,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.29,
178.713319102,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
178.713319102,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.39,% Clocks,,,0.00,5.28,
178.713319102,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C7,Backend_Bound,70.48,% Slots,,,0.00,5.01,
178.713319102,S1-C7,Backend_Bound.Memory_Bound,16.87,% Slots,,,0.00,5.01,
178.713319102,S1-C7,Backend_Bound.Core_Bound,53.60,% Slots,,,0.00,5.01,<==
178.713319102,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
178.713319102,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
178.713319102,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
178.713319102,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
178.713319102,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
178.713319102,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
178.713319102,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
178.713319102,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
178.713319102,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
178.713319102,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
180.230490052,S0-C0,Frontend_Bound,35.31,% Slots,,,0.00,5.28,<==
180.230490052,S0-C0,Bad_Speculation,10.03,% Slots,,,0.00,5.28,
180.230490052,S0-C0,Backend_Bound,13.62,% Slots,,,0.00,5.28,
180.230490052,S0-C0,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.28,
180.230490052,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.37,% Slots,,,0.00,5.28,
180.230490052,S0-C0,Bad_Speculation.Branch_Mispredicts,9.71,% Slots,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.29,
180.230490052,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
180.230490052,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.94,% Core_Clocks,,,0.00,5.28,
180.230490052,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
180.230490052,S0-C1,Frontend_Bound,29.54,% Slots,,,0.00,5.28,
180.230490052,S0-C1,Backend_Bound,47.06,% Slots,,,0.00,5.28,
180.230490052,S0-C1,Retiring,22.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S0-C1,Frontend_Bound.Frontend_Latency,29.65,% Slots,,rs_events.empty_end,0.00,5.28,
180.230490052,S0-C1,Backend_Bound.Memory_Bound,30.25,% Slots,,,0.00,5.28,<==
180.230490052,S0-C1,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.28,
180.230490052,S0-C1,Retiring.Microcode_Sequencer,11.99,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.05,% Clocks,,idq.ms_switches,0.00,5.29,
180.230490052,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
180.230490052,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
180.230490052,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
180.230490052,S0-C2,Frontend_Bound,38.85,% Slots,,,0.00,5.28,
180.230490052,S0-C2,Backend_Bound,38.09,% Slots,,,0.00,5.28,
180.230490052,S0-C2,Retiring,15.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S0-C2,Frontend_Bound.Frontend_Latency,30.77,% Slots,,rs_events.empty_end,0.00,5.28,<==
180.230490052,S0-C2,Backend_Bound.Memory_Bound,23.12,% Slots,,,0.00,5.28,
180.230490052,S0-C2,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.28,
180.230490052,S0-C2,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.28,
180.230490052,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.14,% Clocks,,idq.ms_switches,0.00,5.28,
180.230490052,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.10,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
180.230490052,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
180.230490052,S0-C3,Frontend_Bound,44.55,% Slots,,,0.00,5.28,
180.230490052,S0-C3,Backend_Bound,34.15,% Slots,,,0.00,5.28,
180.230490052,S0-C3,Retiring,15.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S0-C3,Frontend_Bound.Frontend_Latency,33.99,% Slots,,rs_events.empty_end,0.00,5.28,<==
180.230490052,S0-C3,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.28,
180.230490052,S0-C3,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.28,
180.230490052,S0-C3,Retiring.Microcode_Sequencer,10.62,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.67,% Clocks,,,0.00,5.28,
180.230490052,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.25,% Clocks,,idq.ms_switches,0.00,5.28,
180.230490052,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
180.230490052,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.97,% Clocks,,,0.00,5.27,
180.230490052,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
180.230490052,S0-C4,Frontend_Bound,28.68,% Slots,,,0.00,5.29,
180.230490052,S0-C4,Backend_Bound,42.96,% Slots,,,0.00,5.29,
180.230490052,S0-C4,Retiring,24.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S0-C4,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.28,
180.230490052,S0-C4,Backend_Bound.Core_Bound,28.02,% Slots,,,0.00,5.28,<==
180.230490052,S0-C4,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,0.00,5.28,
180.230490052,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
180.230490052,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
180.230490052,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
180.230490052,S0-C5,Frontend_Bound,36.03,% Slots,,,0.00,5.28,
180.230490052,S0-C5,Backend_Bound,40.22,% Slots,,,0.00,5.28,<==
180.230490052,S0-C5,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S0-C5,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.28,
180.230490052,S0-C5,Backend_Bound.Memory_Bound,21.50,% Slots,,,0.00,5.28,
180.230490052,S0-C5,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.28,
180.230490052,S0-C5,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.29,
180.230490052,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.53,% Clocks,,idq.ms_switches,0.00,5.29,
180.230490052,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
180.230490052,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
180.230490052,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
180.230490052,S0-C6,Backend_Bound,38.26,% Slots,,,0.00,5.28,
180.230490052,S0-C6,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.28,
180.230490052,S0-C6,Backend_Bound.Core_Bound,24.01,% Slots,,,0.00,5.28,
180.230490052,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.14,% Clocks,,,0.00,5.27,<==
180.230490052,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
180.230490052,S0-C7,Frontend_Bound,36.20,% Slots,,,0.00,5.28,
180.230490052,S0-C7,Backend_Bound,39.65,% Slots,,,0.00,5.28,
180.230490052,S0-C7,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S0-C7,Frontend_Bound.Frontend_Latency,33.55,% Slots,,rs_events.empty_end,0.00,5.28,
180.230490052,S0-C7,Backend_Bound.Memory_Bound,26.51,% Slots,,,0.00,5.28,
180.230490052,S0-C7,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.28,
180.230490052,S0-C7,Retiring.Microcode_Sequencer,13.82,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.29,
180.230490052,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.29,
180.230490052,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
180.230490052,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.25,% Clocks,,,0.00,5.27,
180.230490052,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
180.230490052,S1-C0,Backend_Bound,39.56,% Slots,,,0.00,5.28,
180.230490052,S1-C0,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.28,
180.230490052,S1-C0,Backend_Bound.Core_Bound,24.73,% Slots,,,0.00,5.28,<==
180.230490052,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
180.230490052,S1-C1,Frontend_Bound,42.94,% Slots,,,0.00,5.29,
180.230490052,S1-C1,Backend_Bound,37.74,% Slots,,,0.00,5.29,
180.230490052,S1-C1,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S1-C1,Frontend_Bound.Frontend_Latency,48.51,% Slots,,rs_events.empty_end,0.00,5.29,
180.230490052,S1-C1,Backend_Bound.Memory_Bound,18.41,% Slots,,,0.00,5.28,
180.230490052,S1-C1,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.28,
180.230490052,S1-C1,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.29,
180.230490052,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.29,<==
180.230490052,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
180.230490052,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
180.230490052,S1-C2,Frontend_Bound,45.66,% Slots,,,0.00,5.29,
180.230490052,S1-C2,Backend_Bound,33.70,% Slots,,,0.00,5.29,
180.230490052,S1-C2,Retiring,30.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
180.230490052,S1-C2,Frontend_Bound.Frontend_Latency,53.44,% Slots,,rs_events.empty_end,0.00,5.29,
180.230490052,S1-C2,Backend_Bound.Core_Bound,25.92,% Slots,,,0.00,5.28,
180.230490052,S1-C2,Retiring.Microcode_Sequencer,10.84,% Slots,,idq.ms_uops,0.00,5.29,
180.230490052,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.19,% Clocks,,idq.ms_switches,0.00,5.28,<==
180.230490052,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
180.230490052,S1-C3,Frontend_Bound,31.52,% Slots,,,0.00,5.29,
180.230490052,S1-C3,Backend_Bound,48.08,% Slots,,,0.00,5.29,
180.230490052,S1-C3,Retiring,22.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
180.230490052,S1-C3,Frontend_Bound.Frontend_Latency,29.89,% Slots,,rs_events.empty_end,0.00,5.28,
180.230490052,S1-C3,Backend_Bound.Memory_Bound,12.99,% Slots,,,0.00,5.28,
180.230490052,S1-C3,Backend_Bound.Core_Bound,35.09,% Slots,,,0.00,5.28,<==
180.230490052,S1-C3,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.29,
180.230490052,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.29,
180.230490052,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.73,% Clocks,,idq.ms_switches,0.00,5.29,
180.230490052,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
180.230490052,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
180.230490052,S1-C4,Frontend_Bound,31.40,% Slots,,,0.00,5.29,
180.230490052,S1-C4,Backend_Bound,45.28,% Slots,,,0.00,5.29,
180.230490052,S1-C4,Retiring,25.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
180.230490052,S1-C4,Frontend_Bound.Frontend_Latency,29.51,% Slots,,rs_events.empty_end,0.00,5.28,
180.230490052,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.29,
180.230490052,S1-C4,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.28,
180.230490052,S1-C4,Backend_Bound.Core_Bound,29.28,% Slots,,,0.00,5.28,
180.230490052,S1-C4,Retiring.Microcode_Sequencer,9.72,% Slots,,idq.ms_uops,0.00,5.29,
180.230490052,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.28,% Clocks,,idq.ms_switches,0.00,5.29,
180.230490052,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.16,% Core_Clocks,,,0.00,5.28,
180.230490052,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.43,% Clocks,,,0.00,5.27,<==
180.230490052,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
180.230490052,S1-C5,Frontend_Bound,33.20,% Slots,,,0.00,5.28,
180.230490052,S1-C5,Backend_Bound,49.48,% Slots,,,0.00,5.28,
180.230490052,S1-C5,Retiring,24.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S1-C5,Frontend_Bound.Frontend_Latency,28.95,% Slots,,rs_events.empty_end,0.00,5.28,
180.230490052,S1-C5,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.28,
180.230490052,S1-C5,Backend_Bound.Core_Bound,37.82,% Slots,,,0.00,5.28,<==
180.230490052,S1-C5,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.94,% Clocks,,idq.ms_switches,0.00,5.29,
180.230490052,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
180.230490052,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
180.230490052,S1-C6,Frontend_Bound,34.44,% Slots,,,0.00,5.29,
180.230490052,S1-C6,Backend_Bound,42.08,% Slots,,,0.00,5.29,
180.230490052,S1-C6,Retiring,20.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
180.230490052,S1-C6,Frontend_Bound.Frontend_Latency,30.90,% Slots,,rs_events.empty_end,0.00,5.29,
180.230490052,S1-C6,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.28,
180.230490052,S1-C6,Backend_Bound.Core_Bound,26.23,% Slots,,,0.00,5.28,<==
180.230490052,S1-C6,Retiring.Microcode_Sequencer,6.89,% Slots,,idq.ms_uops,0.00,5.28,
180.230490052,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
180.230490052,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.20,% Clocks,,idq.ms_switches,0.00,5.28,
180.230490052,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
180.230490052,S1-C7,Frontend_Bound,23.68,% Slots,,,0.00,5.29,
180.230490052,S1-C7,Backend_Bound,43.43,% Slots,,,0.00,5.29,
180.230490052,S1-C7,Retiring,23.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
180.230490052,S1-C7,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.28,
180.230490052,S1-C7,Backend_Bound.Memory_Bound,15.60,% Slots,,,0.00,5.28,
180.230490052,S1-C7,Backend_Bound.Core_Bound,27.83,% Slots,,,0.00,5.28,<==
180.230490052,S1-C7,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.29,
180.230490052,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
180.230490052,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.04,% Clocks,,idq.ms_switches,0.00,5.28,
180.230490052,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
180.230490052,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
180.230490052,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
180.230490052,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
180.230490052,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
180.230490052,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
180.230490052,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
180.230490052,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
180.230490052,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
180.230490052,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
180.230490052,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
180.230490052,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
180.230490052,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
180.230490052,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
180.230490052,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
180.230490052,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
180.230490052,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
180.230490052,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
181.729923237,S0-C0,Frontend_Bound,31.90,% Slots,,,0.00,5.33,<==
181.729923237,S0-C0,Backend_Bound,17.58,% Slots,,,0.00,5.33,
181.729923237,S0-C0,Frontend_Bound.Frontend_Latency,17.56,% Slots,,rs_events.empty_end,0.00,5.33,
181.729923237,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.73,% Slots,,,0.00,5.33,
181.729923237,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.32,
181.729923237,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
181.729923237,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.15,% Core_Clocks,,,0.00,5.07,
181.729923237,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.78,% Core_Clocks,,,0.00,5.33,
181.729923237,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C1,Backend_Bound,54.48,% Slots,,,0.00,5.33,
181.729923237,S0-C1,Retiring,19.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S0-C1,Retiring.Microcode_Sequencer,9.99,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.32,
181.729923237,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
181.729923237,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C2,Frontend_Bound,21.75,% Slots,,,0.00,5.33,
181.729923237,S0-C2,Backend_Bound,55.03,% Slots,,,0.00,5.33,
181.729923237,S0-C2,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S0-C2,Frontend_Bound.Frontend_Latency,16.81,% Slots,,rs_events.empty_end,0.00,5.33,
181.729923237,S0-C2,Backend_Bound.Memory_Bound,24.84,% Slots,,,0.00,5.06,
181.729923237,S0-C2,Backend_Bound.Core_Bound,30.20,% Slots,,,0.00,5.06,
181.729923237,S0-C2,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.33,
181.729923237,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
181.729923237,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.33,
181.729923237,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
181.729923237,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
181.729923237,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.67,% Clocks,,,0.00,5.33,<==
181.729923237,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C3,Backend_Bound,60.23,% Slots,,,0.00,5.33,
181.729923237,S0-C3,Retiring,13.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
181.729923237,S0-C3,Backend_Bound.Memory_Bound,46.44,% Slots,,,0.00,5.06,<==
181.729923237,S0-C3,Backend_Bound.Core_Bound,13.79,% Slots,,,0.00,5.06,
181.729923237,S0-C3,Retiring.Microcode_Sequencer,7.50,% Slots,,idq.ms_uops,0.00,5.34,
181.729923237,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.66,% Clocks,,idq.ms_switches,0.00,5.32,
181.729923237,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
181.729923237,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
181.729923237,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.69,% Clocks,,,0.00,5.33,
181.729923237,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C4,Frontend_Bound,21.94,% Slots,,,0.00,5.33,
181.729923237,S0-C4,Backend_Bound,46.02,% Slots,,,0.00,5.33,<==
181.729923237,S0-C4,Retiring,14.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S0-C4,Frontend_Bound.Frontend_Bandwidth,42.32,% Slots,,,0.00,5.33,
181.729923237,S0-C4,Backend_Bound.Memory_Bound,21.92,% Slots,,,0.00,5.06,
181.729923237,S0-C4,Backend_Bound.Core_Bound,24.10,% Slots,,,0.00,5.06,
181.729923237,S0-C4,Retiring.Microcode_Sequencer,9.98,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.32,
181.729923237,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.43,% Core_Clocks,,,0.00,5.33,
181.729923237,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
181.729923237,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C5,Backend_Bound,64.62,% Slots,,,0.00,5.33,
181.729923237,S0-C5,Retiring,13.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
181.729923237,S0-C5,Backend_Bound.Memory_Bound,38.45,% Slots,,,0.00,5.06,
181.729923237,S0-C5,Backend_Bound.Core_Bound,26.16,% Slots,,,0.00,5.06,
181.729923237,S0-C5,Retiring.Microcode_Sequencer,7.76,% Slots,,idq.ms_uops,0.00,5.34,
181.729923237,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.59,% Clocks,,idq.ms_switches,0.00,5.32,
181.729923237,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
181.729923237,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.06,% Clocks,,,0.00,5.33,
181.729923237,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C6,Backend_Bound,64.17,% Slots,,,0.00,5.33,<==
181.729923237,S0-C6,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S0-C6,Backend_Bound.Memory_Bound,31.92,% Slots,,,0.00,5.06,
181.729923237,S0-C6,Backend_Bound.Core_Bound,32.25,% Slots,,,0.00,5.06,
181.729923237,S0-C6,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.32,
181.729923237,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
181.729923237,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
181.729923237,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C7,Frontend_Bound,21.47,% Slots,,,0.00,5.33,
181.729923237,S0-C7,Bad_Speculation,11.76,% Slots,,,0.00,5.33,
181.729923237,S0-C7,Backend_Bound,40.08,% Slots,,,0.00,5.33,
181.729923237,S0-C7,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
181.729923237,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.56,% Slots,,,0.00,5.33,
181.729923237,S0-C7,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.07,
181.729923237,S0-C7,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.06,
181.729923237,S0-C7,Backend_Bound.Core_Bound,24.30,% Slots,,,0.00,5.06,
181.729923237,S0-C7,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.34,
181.729923237,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.86,% Clocks,,idq.ms_switches,0.00,5.32,
181.729923237,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.46,% Core_Clocks,,,0.00,5.07,
181.729923237,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.98,% Core_Clocks,,,0.00,5.33,
181.729923237,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
181.729923237,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
181.729923237,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.22,% Clocks,,,0.00,5.33,<==
181.729923237,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C0,Backend_Bound,40.41,% Slots,,,0.00,5.33,<==
181.729923237,S1-C0,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.06,
181.729923237,S1-C0,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.06,
181.729923237,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
181.729923237,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.55,% Clocks,,,0.00,5.33,
181.729923237,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C1,Frontend_Bound,35.04,% Slots,,,0.00,5.33,
181.729923237,S1-C1,Backend_Bound,39.50,% Slots,,,0.00,5.33,
181.729923237,S1-C1,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S1-C1,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.33,
181.729923237,S1-C1,Frontend_Bound.Frontend_Bandwidth,28.64,% Slots,,,0.00,5.33,
181.729923237,S1-C1,Backend_Bound.Memory_Bound,32.76,% Slots,,,0.00,5.07,<==
181.729923237,S1-C1,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.33,
181.729923237,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
181.729923237,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.97,% Clocks,,idq.ms_switches,0.00,5.33,
181.729923237,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.99,% Core_Clocks,,,0.00,5.06,
181.729923237,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.36,% Core_Clocks,,,0.00,5.33,
181.729923237,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
181.729923237,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.13,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.65,
181.729923237,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
181.729923237,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C2,Frontend_Bound,27.61,% Slots,,,0.00,5.33,
181.729923237,S1-C2,Backend_Bound,47.19,% Slots,,,0.00,5.33,<==
181.729923237,S1-C2,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S1-C2,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.32,
181.729923237,S1-C2,Backend_Bound.Memory_Bound,21.98,% Slots,,,0.00,5.06,
181.729923237,S1-C2,Backend_Bound.Core_Bound,25.21,% Slots,,,0.00,5.06,
181.729923237,S1-C2,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.32,
181.729923237,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
181.729923237,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.32,
181.729923237,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
181.729923237,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
181.729923237,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.83,% Slots,,,0.00,5.33,
181.729923237,S1-C3,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.06,
181.729923237,S1-C3,Backend_Bound.Core_Bound,43.97,% Slots,,,0.00,5.06,<==
181.729923237,S1-C3,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S1-C3,Backend_Bound,55.75,% Slots,,,0.00,5.34,
181.729923237,S1-C3,Retiring,19.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.47,% Clocks,,idq.ms_switches,0.00,5.33,
181.729923237,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.20,% Core_Clocks,,,0.00,5.33,
181.729923237,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
181.729923237,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
181.729923237,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
181.729923237,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C4,Frontend_Bound,21.92,% Slots,,,0.00,5.34,
181.729923237,S1-C4,Backend_Bound,55.95,% Slots,,,0.00,5.34,
181.729923237,S1-C4,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S1-C4,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.32,
181.729923237,S1-C4,Backend_Bound.Memory_Bound,81.31,% Slots,,,0.00,5.06,<==
181.729923237,S1-C4,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.48,% Clocks,,,0.00,5.33,
181.729923237,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
181.729923237,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.72,% Clocks,,idq.ms_switches,0.00,5.33,
181.729923237,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
181.729923237,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
181.729923237,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C5,Frontend_Bound,39.32,% Slots,,,0.00,5.34,
181.729923237,S1-C5,Backend_Bound,36.70,% Slots,,,0.00,5.34,
181.729923237,S1-C5,Retiring,13.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S1-C5,Frontend_Bound.Frontend_Latency,30.34,% Slots,,rs_events.empty_end,0.00,5.31,<==
181.729923237,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.12,% Slots,,,0.00,5.33,
181.729923237,S1-C5,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.05,
181.729923237,S1-C5,Backend_Bound.Core_Bound,21.96,% Slots,,,0.00,5.05,
181.729923237,S1-C5,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.60,% Clocks,,,0.00,5.33,
181.729923237,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.40,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
181.729923237,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
181.729923237,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.97,% Clocks,,idq.ms_switches,0.00,5.33,
181.729923237,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.14,% Core_Clocks,,,0.00,5.08,
181.729923237,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.71,% Core_Clocks,,,0.00,5.32,
181.729923237,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
181.729923237,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
181.729923237,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.60,% Clocks,,,0.00,5.33,
181.729923237,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
181.729923237,S1-C6,Frontend_Bound,34.59,% Slots,,,0.00,5.33,
181.729923237,S1-C6,Backend_Bound,41.42,% Slots,,,0.00,5.33,
181.729923237,S1-C6,Retiring,14.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
181.729923237,S1-C6,Frontend_Bound.Frontend_Latency,17.90,% Slots,,rs_events.empty_end,0.00,5.33,
181.729923237,S1-C6,Frontend_Bound.Frontend_Bandwidth,32.56,% Slots,,,0.00,5.33,
181.729923237,S1-C6,Backend_Bound.Memory_Bound,17.70,% Slots,,,0.00,5.05,
181.729923237,S1-C6,Backend_Bound.Core_Bound,23.72,% Slots,,,0.00,5.05,
181.729923237,S1-C6,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.33,
181.729923237,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.34,% Clocks,,,0.00,5.33,
181.729923237,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.97,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
181.729923237,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
181.729923237,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.90,% Clocks,,idq.ms_switches,0.00,5.33,
181.729923237,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.02,% Core_Clocks,,,0.00,5.08,
181.729923237,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
181.729923237,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
181.729923237,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
181.729923237,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.00,% Clocks,,,0.00,5.34,<==
181.729923237,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C7,Frontend_Bound,20.69,% Slots,,,0.00,5.33,
181.729923237,S1-C7,Backend_Bound,53.05,% Slots,,,0.00,5.33,
181.729923237,S1-C7,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
181.729923237,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.33,
181.729923237,S1-C7,Backend_Bound.Memory_Bound,35.41,% Slots,,,0.00,5.06,<==
181.729923237,S1-C7,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.06,
181.729923237,S1-C7,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.34,
181.729923237,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.03,% Clocks,,idq.ms_switches,0.00,5.32,
181.729923237,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.16,% Core_Clocks,,,0.00,5.06,
181.729923237,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.92,% Core_Clocks,,,0.00,5.34,
181.729923237,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
181.729923237,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.10,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
181.729923237,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
181.729923237,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
181.729923237,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
181.729923237,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
181.729923237,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
181.729923237,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
181.729923237,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
183.245012153,S0-C0,Frontend_Bound,30.53,% Slots,,,0.00,5.28,<==
183.245012153,S0-C0,Backend_Bound,21.62,% Slots,,,0.00,5.28,
183.245012153,S0-C0,Frontend_Bound.Frontend_Latency,16.84,% Slots,,rs_events.empty_end,0.00,5.28,
183.245012153,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.28,
183.245012153,S0-C0,Backend_Bound.Memory_Bound,11.81,% Slots,,,0.00,5.28,
183.245012153,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.28,
183.245012153,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
183.245012153,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.78,% Core_Clocks,,,0.00,5.29,
183.245012153,S0-C0-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S0-C1,Frontend_Bound,27.66,% Slots,,,0.00,5.28,
183.245012153,S0-C1,Backend_Bound,50.26,% Slots,,,0.00,5.28,
183.245012153,S0-C1,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
183.245012153,S0-C1,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.28,
183.245012153,S0-C1,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.28,
183.245012153,S0-C1,Backend_Bound.Core_Bound,34.53,% Slots,,,0.00,5.28,
183.245012153,S0-C1,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.29,
183.245012153,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.03,% Clocks,,,0.00,5.28,
183.245012153,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
183.245012153,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
183.245012153,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.52,% Clocks,,,0.00,5.28,<==
183.245012153,S0-C1-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S0-C2,Frontend_Bound,29.86,% Slots,,,0.00,5.28,
183.245012153,S0-C2,Backend_Bound,48.31,% Slots,,,0.00,5.28,
183.245012153,S0-C2,Retiring,15.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
183.245012153,S0-C2,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.28,
183.245012153,S0-C2,Backend_Bound.Memory_Bound,18.27,% Slots,,,0.00,5.28,
183.245012153,S0-C2,Backend_Bound.Core_Bound,30.04,% Slots,,,0.00,5.28,<==
183.245012153,S0-C2,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.28,
183.245012153,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.28,
183.245012153,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
183.245012153,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
183.245012153,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S0-C2-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S0-C3,Frontend_Bound,25.70,% Slots,,,0.00,5.28,
183.245012153,S0-C3,Backend_Bound,52.01,% Slots,,,0.00,5.28,
183.245012153,S0-C3,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
183.245012153,S0-C3,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.28,
183.245012153,S0-C3,Backend_Bound.Memory_Bound,20.50,% Slots,,,0.00,5.28,
183.245012153,S0-C3,Backend_Bound.Core_Bound,31.51,% Slots,,,0.00,5.28,<==
183.245012153,S0-C3,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.29,
183.245012153,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.28,
183.245012153,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
183.245012153,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
183.245012153,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
183.245012153,S0-C3-T0,MUX,5.28,%,,,0.00,100.0,
183.245012153,S0-C4,Backend_Bound,41.20,% Slots,,,0.00,5.28,
183.245012153,S0-C4,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.28,
183.245012153,S0-C4,Backend_Bound.Core_Bound,26.87,% Slots,,,0.00,5.28,
183.245012153,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
183.245012153,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.54,% Clocks,,,0.00,5.28,<==
183.245012153,S0-C4-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S0-C5,Frontend_Bound,29.92,% Slots,,,0.00,5.28,
183.245012153,S0-C5,Backend_Bound,42.49,% Slots,,,0.00,5.28,<==
183.245012153,S0-C5,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
183.245012153,S0-C5,Frontend_Bound.Frontend_Latency,23.42,% Slots,,rs_events.empty_end,0.00,5.28,
183.245012153,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.65,% Slots,,,0.00,5.28,
183.245012153,S0-C5,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.28,
183.245012153,S0-C5,Backend_Bound.Core_Bound,22.15,% Slots,,,0.00,5.28,
183.245012153,S0-C5,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.28,
183.245012153,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.28,
183.245012153,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
183.245012153,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.29,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.44,% Core_Clocks,,,0.00,5.29,
183.245012153,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
183.245012153,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S0-C5-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S0-C6,Frontend_Bound,21.55,% Slots,,,0.00,5.28,
183.245012153,S0-C6,Backend_Bound,55.76,% Slots,,,0.00,5.28,<==
183.245012153,S0-C6,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
183.245012153,S0-C6,Frontend_Bound.Frontend_Latency,20.12,% Slots,,rs_events.empty_end,0.00,5.28,
183.245012153,S0-C6,Backend_Bound.Memory_Bound,28.38,% Slots,,,0.00,5.28,
183.245012153,S0-C6,Backend_Bound.Core_Bound,27.39,% Slots,,,0.00,5.28,
183.245012153,S0-C6,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.28,
183.245012153,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.28,
183.245012153,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
183.245012153,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.49,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
183.245012153,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.15,% Clocks,,,0.00,5.28,
183.245012153,S0-C6-T0,MUX,5.28,%,,,0.00,100.0,
183.245012153,S0-C7,Frontend_Bound,26.21,% Slots,,,0.00,5.28,
183.245012153,S0-C7,Backend_Bound,43.58,% Slots,,,0.00,5.28,
183.245012153,S0-C7,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
183.245012153,S0-C7,Frontend_Bound.Frontend_Latency,17.29,% Slots,,rs_events.empty_end,0.00,5.28,
183.245012153,S0-C7,Backend_Bound.Memory_Bound,12.21,% Slots,,,0.00,5.28,
183.245012153,S0-C7,Backend_Bound.Core_Bound,31.37,% Slots,,,0.00,5.28,
183.245012153,S0-C7,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,5.28,
183.245012153,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
183.245012153,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.79,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
183.245012153,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.85,% Clocks,,,0.00,5.28,<==
183.245012153,S0-C7-T0,MUX,5.28,%,,,0.00,100.0,
183.245012153,S1-C0,Backend_Bound,37.85,% Slots,,,0.00,5.28,
183.245012153,S1-C0,Backend_Bound.Memory_Bound,13.85,% Slots,,,0.00,5.28,
183.245012153,S1-C0,Backend_Bound.Core_Bound,24.00,% Slots,,,0.00,5.28,
183.245012153,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
183.245012153,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.79,% Clocks,,,0.00,5.28,<==
183.245012153,S1-C0-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S1-C1,Backend_Bound,70.99,% Slots,,,0.00,5.28,
183.245012153,S1-C1,Retiring,12.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
183.245012153,S1-C1,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.28,
183.245012153,S1-C1,Backend_Bound.Core_Bound,55.49,% Slots,,,0.00,5.28,<==
183.245012153,S1-C1,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.29,
183.245012153,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.99,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
183.245012153,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S1-C1-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S1-C2,Backend_Bound,58.54,% Slots,,,0.00,5.28,
183.245012153,S1-C2,Retiring,14.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
183.245012153,S1-C2,Backend_Bound.Memory_Bound,50.79,% Slots,,,0.00,5.28,<==
183.245012153,S1-C2,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.29,
183.245012153,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.14,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
183.245012153,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S1-C2-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.46,% Slots,,,0.00,5.28,
183.245012153,S1-C3,Backend_Bound.Memory_Bound,19.32,% Slots,,,0.00,5.28,
183.245012153,S1-C3,Backend_Bound.Core_Bound,36.06,% Slots,,,0.00,5.28,<==
183.245012153,S1-C3,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.28,
183.245012153,S1-C3,Backend_Bound,55.37,% Slots,,,0.00,5.28,
183.245012153,S1-C3,Retiring,20.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
183.245012153,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.88,% Clocks,,idq.ms_switches,0.00,5.27,
183.245012153,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.89,% Core_Clocks,,,0.00,5.28,
183.245012153,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
183.245012153,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S1-C3-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S1-C4,Backend_Bound,43.35,% Slots,,,0.00,5.28,
183.245012153,S1-C4,Backend_Bound.Memory_Bound,30.46,% Slots,,,0.00,5.28,
183.245012153,S1-C4,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.28,
183.245012153,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
183.245012153,S1-C4-T0,MUX,5.28,%,,,0.00,100.0,
183.245012153,S1-C5,Backend_Bound,61.68,% Slots,,,0.00,5.28,
183.245012153,S1-C5,Retiring,15.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
183.245012153,S1-C5,Backend_Bound.Memory_Bound,39.17,% Slots,,,0.00,5.28,<==
183.245012153,S1-C5,Backend_Bound.Core_Bound,22.51,% Slots,,,0.00,5.28,
183.245012153,S1-C5,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.28,
183.245012153,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.56,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
183.245012153,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S1-C5-T0,MUX,5.28,%,,,0.00,100.0,
183.245012153,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.61,% Slots,,,0.00,5.28,
183.245012153,S1-C6,Backend_Bound.Memory_Bound,57.02,% Slots,,,0.00,5.28,<==
183.245012153,S1-C6,Backend_Bound,62.72,% Slots,,,0.00,5.28,
183.245012153,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.71,% Core_Clocks,,,0.00,5.28,
183.245012153,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
183.245012153,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
183.245012153,S1-C6-T0,MUX,5.27,%,,,0.00,100.0,
183.245012153,S1-C7,Frontend_Bound,20.55,% Slots,,,0.00,5.28,
183.245012153,S1-C7,Backend_Bound,48.28,% Slots,,,0.00,5.28,<==
183.245012153,S1-C7,Retiring,15.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
183.245012153,S1-C7,Frontend_Bound.Frontend_Bandwidth,36.52,% Slots,,,0.00,5.28,
183.245012153,S1-C7,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.29,
183.245012153,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.23,% Clocks,,idq.ms_switches,0.00,5.28,
183.245012153,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.44,% Core_Clocks,,,0.00,5.28,
183.245012153,S1-C7-T0,MUX,5.28,%,,,0.00,100.0,
183.245012153,S0-C0-T1,MUX,5.28,%,,,0.00,100.0,
183.245012153,S0-C1-T1,MUX,5.27,%,,,0.00,100.0,
183.245012153,S0-C2-T1,MUX,5.27,%,,,0.00,100.0,
183.245012153,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
183.245012153,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
183.245012153,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
183.245012153,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
183.245012153,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
183.245012153,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
183.245012153,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
183.245012153,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
183.245012153,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
183.245012153,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
183.245012153,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
183.245012153,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
183.245012153,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S0-C0,Frontend_Bound,33.93,% Slots,,,0.00,5.36,
184.738005354,S0-C0,Backend_Bound,36.87,% Slots,,,0.00,5.35,<==
184.738005354,S0-C0,Retiring,21.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S0-C0,Frontend_Bound.Frontend_Latency,30.19,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S0-C0,Backend_Bound.Memory_Bound,20.39,% Slots,,,0.00,5.35,
184.738005354,S0-C0,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.35,
184.738005354,S0-C0,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,0.00,5.09,
184.738005354,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
184.738005354,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
184.738005354,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
184.738005354,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.77,% Clocks,,,0.00,5.09,
184.738005354,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C1,Frontend_Bound,33.48,% Slots,,,0.00,5.35,<==
184.738005354,S0-C1,Backend_Bound,13.96,% Slots,,,0.00,5.35,
184.738005354,S0-C1,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.35,% Slots,,,0.00,5.09,
184.738005354,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.09,
184.738005354,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.32,% Core_Clocks,,,0.00,5.36,
184.738005354,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.76,% Core_Clocks,,,0.00,5.36,
184.738005354,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
184.738005354,S0-C2,Frontend_Bound,44.14,% Slots,,,0.00,5.36,
184.738005354,S0-C2,Backend_Bound,34.51,% Slots,,,0.00,5.36,
184.738005354,S0-C2,Retiring,12.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S0-C2,Frontend_Bound.Frontend_Latency,44.07,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S0-C2,Backend_Bound.Memory_Bound,22.32,% Slots,,,0.00,5.35,
184.738005354,S0-C2,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.35,
184.738005354,S0-C2,Retiring.Microcode_Sequencer,6.53,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.08,
184.738005354,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.64,% Clocks,,idq.ms_switches,0.00,5.08,<==
184.738005354,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
184.738005354,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C3,Frontend_Bound,38.56,% Slots,,,0.00,5.35,
184.738005354,S0-C3,Backend_Bound,39.95,% Slots,,,0.00,5.35,
184.738005354,S0-C3,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S0-C3,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S0-C3,Backend_Bound.Memory_Bound,30.79,% Slots,,,0.00,5.35,<==
184.738005354,S0-C3,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.82,% Clocks,,,0.00,5.09,
184.738005354,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.24,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
184.738005354,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
184.738005354,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C4,Backend_Bound,65.11,% Slots,,,0.00,5.35,
184.738005354,S0-C4,Retiring,18.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S0-C4,Backend_Bound.Memory_Bound,80.39,% Slots,,,0.00,5.35,
184.738005354,S0-C4,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,25.37,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
184.738005354,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C5,Frontend_Bound,33.55,% Slots,,,0.00,5.36,
184.738005354,S0-C5,Backend_Bound,45.86,% Slots,,,0.00,5.36,<==
184.738005354,S0-C5,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S0-C5,Frontend_Bound.Frontend_Latency,25.87,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S0-C5,Backend_Bound.Memory_Bound,22.22,% Slots,,,0.00,5.35,
184.738005354,S0-C5,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.35,
184.738005354,S0-C5,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.76,% Clocks,,,0.00,5.09,
184.738005354,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
184.738005354,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.22,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
184.738005354,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.90,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.34,
184.738005354,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
184.738005354,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C6,Frontend_Bound,34.40,% Slots,,,0.00,5.35,
184.738005354,S0-C6,Backend_Bound,41.74,% Slots,,,0.00,5.35,
184.738005354,S0-C6,Retiring,19.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S0-C6,Frontend_Bound.Frontend_Latency,46.32,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S0-C6,Backend_Bound.Memory_Bound,51.84,% Slots,,,0.00,5.35,<==
184.738005354,S0-C6,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.32,% Clocks,,,0.00,5.09,
184.738005354,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.67,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
184.738005354,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.45,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.33,
184.738005354,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
184.738005354,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
184.738005354,S0-C7,Backend_Bound,38.09,% Slots,,,0.00,5.35,
184.738005354,S0-C7,Backend_Bound.Memory_Bound,11.99,% Slots,,,0.00,5.35,
184.738005354,S0-C7,Backend_Bound.Core_Bound,26.11,% Slots,,,0.00,5.35,
184.738005354,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
184.738005354,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.23,% Clocks,,,0.00,5.09,<==
184.738005354,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C0,Frontend_Bound,36.93,% Slots,,,0.00,5.35,
184.738005354,S1-C0,Backend_Bound,39.77,% Slots,,,0.00,5.35,
184.738005354,S1-C0,Retiring,21.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S1-C0,Frontend_Bound.Frontend_Latency,31.26,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S1-C0,Backend_Bound.Memory_Bound,29.98,% Slots,,,0.00,5.35,<==
184.738005354,S1-C0,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.90,% Clocks,,,0.00,5.09,
184.738005354,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
184.738005354,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.27,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.32,
184.738005354,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
184.738005354,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C1,Frontend_Bound,24.92,% Slots,,,0.00,5.35,
184.738005354,S1-C1,Backend_Bound,39.40,% Slots,,,0.00,5.35,<==
184.738005354,S1-C1,Retiring,29.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
184.738005354,S1-C1,Frontend_Bound.Frontend_Latency,22.10,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S1-C1,Backend_Bound.Memory_Bound,21.47,% Slots,,,0.00,5.35,
184.738005354,S1-C1,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.35,
184.738005354,S1-C1,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.08,
184.738005354,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.09,
184.738005354,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.10,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
184.738005354,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C2,Frontend_Bound,40.22,% Slots,,,0.00,5.36,
184.738005354,S1-C2,Backend_Bound,37.62,% Slots,,,0.00,5.36,
184.738005354,S1-C2,Retiring,21.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S1-C2,Frontend_Bound.Frontend_Latency,32.35,% Slots,,rs_events.empty_end,0.00,5.35,<==
184.738005354,S1-C2,Backend_Bound.Memory_Bound,29.60,% Slots,,,0.00,5.35,
184.738005354,S1-C2,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.97,% Clocks,,,0.00,5.09,
184.738005354,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.63,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
184.738005354,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
184.738005354,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C3,Frontend_Bound,46.01,% Slots,,,0.00,5.35,
184.738005354,S1-C3,Backend_Bound,34.12,% Slots,,,0.00,5.35,
184.738005354,S1-C3,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
184.738005354,S1-C3,Frontend_Bound.Frontend_Latency,40.63,% Slots,,rs_events.empty_end,0.00,5.35,<==
184.738005354,S1-C3,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.35,
184.738005354,S1-C3,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.35,
184.738005354,S1-C3,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.08,
184.738005354,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.84,% Clocks,,,0.00,5.09,
184.738005354,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
184.738005354,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.77,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
184.738005354,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
184.738005354,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C4,Backend_Bound,37.50,% Slots,,,0.00,5.35,
184.738005354,S1-C4,Backend_Bound.Memory_Bound,12.69,% Slots,,,0.00,5.35,
184.738005354,S1-C4,Backend_Bound.Core_Bound,24.81,% Slots,,,0.00,5.35,<==
184.738005354,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
184.738005354,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C5,Frontend_Bound,37.67,% Slots,,,0.00,5.35,
184.738005354,S1-C5,Backend_Bound,42.60,% Slots,,,0.00,5.35,
184.738005354,S1-C5,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S1-C5,Frontend_Bound.Frontend_Latency,30.08,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S1-C5,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.35,<==
184.738005354,S1-C5,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.35,
184.738005354,S1-C5,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.90,% Clocks,,,0.00,5.09,
184.738005354,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
184.738005354,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
184.738005354,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
184.738005354,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C6,Frontend_Bound,36.21,% Slots,,,0.00,5.35,
184.738005354,S1-C6,Backend_Bound,42.93,% Slots,,,0.00,5.35,
184.738005354,S1-C6,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
184.738005354,S1-C6,Frontend_Bound.Frontend_Latency,50.22,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S1-C6,Backend_Bound.Memory_Bound,36.66,% Slots,,,0.00,5.35,
184.738005354,S1-C6,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.09,
184.738005354,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.87,% Clocks,,,0.00,5.09,
184.738005354,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.53,% Clocks,,idq.ms_switches,0.00,5.09,
184.738005354,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
184.738005354,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
184.738005354,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C7,Frontend_Bound,21.38,% Slots,,,0.00,5.35,
184.738005354,S1-C7,Backend_Bound,42.87,% Slots,,,0.00,5.35,
184.738005354,S1-C7,Retiring,39.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
184.738005354,S1-C7,Frontend_Bound.Frontend_Latency,32.48,% Slots,,rs_events.empty_end,0.00,5.35,
184.738005354,S1-C7,Backend_Bound.Memory_Bound,31.24,% Slots,,,0.00,5.35,<==
184.738005354,S1-C7,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.35,
184.738005354,S1-C7,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.08,
184.738005354,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
184.738005354,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.41,% Clocks,,idq.ms_switches,0.00,5.1,
184.738005354,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
184.738005354,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
184.738005354,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
184.738005354,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
184.738005354,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
184.738005354,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
184.738005354,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
186.246187672,S0-C0,Frontend_Bound,29.44,% Slots,,,0.00,5.16,
186.246187672,S0-C0,Backend_Bound,32.64,% Slots,,,0.00,5.16,
186.246187672,S0-C0,Retiring,24.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.246187672,S0-C0,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.16,
186.246187672,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.90,% Slots,,,0.00,5.24,
186.246187672,S0-C0,Backend_Bound.Core_Bound,24.73,% Slots,,,0.00,5.11,<==
186.246187672,S0-C0,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.32,
186.246187672,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.98,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.23,% Core_Clocks,,,0.00,5.32,
186.246187672,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
186.246187672,S0-C1,Frontend_Bound,34.74,% Slots,,,0.00,5.16,<==
186.246187672,S0-C1,Backend_Bound,15.08,% Slots,,,0.00,5.16,
186.246187672,S0-C1,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.16,
186.246187672,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.46,% Slots,,,0.00,5.23,
186.246187672,S0-C1,Backend_Bound.Core_Bound,10.11,% Slots,,,0.00,5.11,
186.246187672,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.3,
186.246187672,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
186.246187672,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.85,% Core_Clocks,,,0.00,5.31,
186.246187672,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C2,Frontend_Bound,36.26,% Slots,,,0.00,5.16,
186.246187672,S0-C2,Backend_Bound,37.12,% Slots,,,0.00,5.16,
186.246187672,S0-C2,Retiring,22.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.246187672,S0-C2,Frontend_Bound.Frontend_Latency,40.56,% Slots,,rs_events.empty_end,0.00,5.16,
186.246187672,S0-C2,Backend_Bound.Core_Bound,29.22,% Slots,,,0.00,5.12,<==
186.246187672,S0-C2,Retiring.Microcode_Sequencer,9.57,% Slots,,idq.ms_uops,0.00,5.32,
186.246187672,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.28,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C3,Frontend_Bound,36.01,% Slots,,,0.00,5.17,
186.246187672,S0-C3,Backend_Bound,35.65,% Slots,,,0.00,5.17,
186.246187672,S0-C3,Retiring,23.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.246187672,S0-C3,Frontend_Bound.Frontend_Latency,36.63,% Slots,,rs_events.empty_end,0.00,5.17,
186.246187672,S0-C3,Backend_Bound.Core_Bound,28.51,% Slots,,,0.00,5.12,
186.246187672,S0-C3,Retiring.Microcode_Sequencer,10.82,% Slots,,idq.ms_uops,0.00,5.32,
186.246187672,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.60,% Clocks,,idq.ms_switches,0.00,5.3,<==
186.246187672,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.63,% Clocks,,,0.00,5.04,
186.246187672,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C4,Backend_Bound,69.29,% Slots,,,0.00,5.17,
186.246187672,S0-C4,Retiring,21.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S0-C4,Backend_Bound.Memory_Bound,15.94,% Slots,,,0.00,5.17,
186.246187672,S0-C4,Backend_Bound.Core_Bound,53.35,% Slots,,,0.00,5.17,<==
186.246187672,S0-C4,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,27.16,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
186.246187672,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C5,Frontend_Bound,37.26,% Slots,,,0.00,5.17,<==
186.246187672,S0-C5,Backend_Bound,37.13,% Slots,,,0.00,5.17,
186.246187672,S0-C5,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S0-C5,Frontend_Bound.Frontend_Latency,21.36,% Slots,,rs_events.empty_end,0.00,5.17,
186.246187672,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.81,% Slots,,,0.00,5.24,
186.246187672,S0-C5,Backend_Bound.Core_Bound,29.47,% Slots,,,0.00,5.12,
186.246187672,S0-C5,Retiring.Microcode_Sequencer,9.01,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.99,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.22,% Core_Clocks,,,0.00,5.31,
186.246187672,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.32,% Clocks,,,0.00,5.04,
186.246187672,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C6,Frontend_Bound,36.86,% Slots,,,0.00,5.17,
186.246187672,S0-C6,Backend_Bound,36.99,% Slots,,,0.00,5.17,
186.246187672,S0-C6,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S0-C6,Frontend_Bound.Frontend_Latency,29.49,% Slots,,rs_events.empty_end,0.00,5.17,
186.246187672,S0-C6,Backend_Bound.Core_Bound,29.68,% Slots,,,0.00,5.12,
186.246187672,S0-C6,Retiring.Microcode_Sequencer,8.43,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.79,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.92,% Clocks,,,0.00,5.04,<==
186.246187672,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C7,Frontend_Bound,38.78,% Slots,,,0.00,5.17,
186.246187672,S0-C7,Backend_Bound,33.83,% Slots,,,0.00,5.17,
186.246187672,S0-C7,Retiring,24.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S0-C7,Frontend_Bound.Frontend_Latency,42.90,% Slots,,rs_events.empty_end,0.00,5.17,
186.246187672,S0-C7,Backend_Bound.Core_Bound,26.84,% Slots,,,0.00,5.13,
186.246187672,S0-C7,Retiring.Microcode_Sequencer,10.62,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.81,% Clocks,,idq.ms_switches,0.00,5.3,<==
186.246187672,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
186.246187672,S1-C0,Frontend_Bound,53.72,% Slots,,,0.00,5.17,
186.246187672,S1-C0,Backend_Bound,27.06,% Slots,,,0.00,5.17,
186.246187672,S1-C0,Retiring,22.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S1-C0,Frontend_Bound.Frontend_Latency,20.02,% Slots,,rs_events.empty_end,0.00,5.17,
186.246187672,S1-C0,Frontend_Bound.Frontend_Bandwidth,102.20,% Slots,,,0.00,5.24,
186.246187672,S1-C0,Backend_Bound.Memory_Bound,23.63,% Slots,,,0.00,5.13,
186.246187672,S1-C0,Retiring.Microcode_Sequencer,3.92,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.3,
186.246187672,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
186.246187672,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.59,% Core_Clocks,,,0.00,5.31,<==
186.246187672,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
186.246187672,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
186.246187672,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C1,Frontend_Bound,45.97,% Slots,,,0.00,5.17,
186.246187672,S1-C1,Backend_Bound,33.38,% Slots,,,0.00,5.17,
186.246187672,S1-C1,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.246187672,S1-C1,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.17,
186.246187672,S1-C1,Frontend_Bound.Frontend_Bandwidth,31.93,% Slots,,,0.00,5.25,
186.246187672,S1-C1,Backend_Bound.Core_Bound,26.93,% Slots,,,0.00,5.13,
186.246187672,S1-C1,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.32,
186.246187672,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.3,
186.246187672,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
186.246187672,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.78,% Core_Clocks,,,0.00,5.31,<==
186.246187672,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.58,% Clocks,,,0.00,5.04,
186.246187672,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C2,Frontend_Bound,35.97,% Slots,,,0.00,5.18,
186.246187672,S1-C2,Backend_Bound,38.02,% Slots,,,0.00,5.18,
186.246187672,S1-C2,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.246187672,S1-C2,Frontend_Bound.Frontend_Latency,51.50,% Slots,,rs_events.empty_end,0.00,5.18,
186.246187672,S1-C2,Backend_Bound.Core_Bound,30.44,% Slots,,,0.00,5.13,
186.246187672,S1-C2,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.32,
186.246187672,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.55,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.02,% Clocks,,,0.00,5.04,<==
186.246187672,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C3,Frontend_Bound,39.01,% Slots,,,0.00,5.18,
186.246187672,S1-C3,Backend_Bound,36.22,% Slots,,,0.00,5.18,
186.246187672,S1-C3,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S1-C3,Frontend_Bound.Frontend_Latency,42.64,% Slots,,rs_events.empty_end,0.00,5.18,
186.246187672,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.38,% Slots,,,0.00,5.26,
186.246187672,S1-C3,Backend_Bound.Core_Bound,28.91,% Slots,,,0.00,5.13,
186.246187672,S1-C3,Retiring.Microcode_Sequencer,7.26,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.53,% Clocks,,idq.ms_switches,0.00,5.31,<==
186.246187672,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.86,% Core_Clocks,,,0.00,5.31,
186.246187672,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.00,% Clocks,,,0.00,5.03,
186.246187672,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
186.246187672,S1-C4,Frontend_Bound,37.94,% Slots,,,0.00,5.18,
186.246187672,S1-C4,Backend_Bound,37.41,% Slots,,,0.00,5.18,
186.246187672,S1-C4,Retiring,13.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S1-C4,Frontend_Bound.Frontend_Latency,36.45,% Slots,,rs_events.empty_end,0.00,5.18,
186.246187672,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.74,% Slots,,,0.00,5.26,
186.246187672,S1-C4,Backend_Bound.Core_Bound,30.27,% Slots,,,0.00,5.14,
186.246187672,S1-C4,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.82,% Clocks,,idq.ms_switches,0.00,5.31,<==
186.246187672,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.28,% Core_Clocks,,,0.00,5.31,
186.246187672,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.91,% Clocks,,,0.00,5.04,
186.246187672,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C5,Frontend_Bound,46.51,% Slots,,,0.00,5.19,
186.246187672,S1-C5,Backend_Bound,32.22,% Slots,,,0.00,5.19,
186.246187672,S1-C5,Retiring,16.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S1-C5,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.19,
186.246187672,S1-C5,Frontend_Bound.Frontend_Bandwidth,47.93,% Slots,,,0.00,5.26,
186.246187672,S1-C5,Backend_Bound.Core_Bound,25.32,% Slots,,,0.00,5.14,
186.246187672,S1-C5,Retiring.Microcode_Sequencer,11.09,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.54,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.07,% Core_Clocks,,,0.00,5.31,<==
186.246187672,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.78,% Clocks,,,0.00,5.04,
186.246187672,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C6,Frontend_Bound,55.57,% Slots,,,0.00,5.19,<==
186.246187672,S1-C6,Backend_Bound,26.00,% Slots,,,0.00,5.19,
186.246187672,S1-C6,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
186.246187672,S1-C6,Backend_Bound.Memory_Bound,20.65,% Slots,,,0.00,5.14,
186.246187672,S1-C6,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.31,
186.246187672,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
186.246187672,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
186.246187672,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
186.246187672,S1-C7,Frontend_Bound,31.98,% Slots,,,0.00,5.19,
186.246187672,S1-C7,Backend_Bound,41.58,% Slots,,,0.00,5.19,
186.246187672,S1-C7,Retiring,25.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.246187672,S1-C7,Frontend_Bound.Frontend_Latency,56.47,% Slots,,rs_events.empty_end,0.00,5.19,
186.246187672,S1-C7,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.14,
186.246187672,S1-C7,Backend_Bound.Core_Bound,23.34,% Slots,,,0.00,5.14,<==
186.246187672,S1-C7,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.32,
186.246187672,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.3,
186.246187672,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
186.246187672,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.32,% Clocks,,idq.ms_switches,0.00,5.3,
186.246187672,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
186.246187672,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
186.246187672,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
186.246187672,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
187.744037848,S0-C0,Frontend_Bound,24.73,% Slots,,,0.00,5.1,
187.744037848,S0-C0,Backend_Bound,61.33,% Slots,,,0.00,5.05,
187.744037848,S0-C0,Retiring,25.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S0-C0,Frontend_Bound.Frontend_Latency,20.41,% Slots,,rs_events.empty_end,0.00,5.16,
187.744037848,S0-C0,Backend_Bound.Memory_Bound,88.86,% Slots,,,0.00,5.05,<==
187.744037848,S0-C0,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.34,
187.744037848,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.05,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
187.744037848,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
187.744037848,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.03,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
187.744037848,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
187.744037848,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
187.744037848,S0-C1,Frontend_Bound,35.46,% Slots,,,0.00,5.1,<==
187.744037848,S0-C1,Bad_Speculation,10.36,% Slots,,,0.00,5.06,
187.744037848,S0-C1,Backend_Bound,12.49,% Slots,,,0.00,5.06,
187.744037848,S0-C1,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.15,
187.744037848,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.87,% Slots,,,0.00,5.1,
187.744037848,S0-C1,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.06,
187.744037848,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.33,
187.744037848,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
187.744037848,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.91,% Core_Clocks,,,0.00,5.07,
187.744037848,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S0-C2,Frontend_Bound,37.08,% Slots,,,0.00,5.1,
187.744037848,S0-C2,Backend_Bound,41.96,% Slots,,,0.00,5.06,
187.744037848,S0-C2,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S0-C2,Frontend_Bound.Frontend_Latency,29.04,% Slots,,rs_events.empty_end,0.00,5.16,
187.744037848,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.15,% Slots,,,0.00,5.1,
187.744037848,S0-C2,Backend_Bound.Memory_Bound,27.52,% Slots,,,0.00,5.06,<==
187.744037848,S0-C2,Backend_Bound.Core_Bound,14.44,% Slots,,,0.00,5.06,
187.744037848,S0-C2,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.33,
187.744037848,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
187.744037848,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.33,
187.744037848,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.13,% Core_Clocks,,,0.00,5.07,
187.744037848,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
187.744037848,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.42,% Clocks,,,0.00,5.34,
187.744037848,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S0-C3,Backend_Bound,36.66,% Slots,,,0.00,5.06,
187.744037848,S0-C3,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.06,
187.744037848,S0-C3,Backend_Bound.Core_Bound,25.94,% Slots,,,0.00,5.06,
187.744037848,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
187.744037848,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.09,% Clocks,,,0.00,5.34,<==
187.744037848,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S0-C4,Frontend_Bound,36.60,% Slots,,,0.00,5.09,
187.744037848,S0-C4,Backend_Bound,38.56,% Slots,,,0.00,5.05,
187.744037848,S0-C4,Retiring,19.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S0-C4,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.15,
187.744037848,S0-C4,Backend_Bound.Memory_Bound,23.80,% Slots,,,0.00,5.05,<==
187.744037848,S0-C4,Backend_Bound.Core_Bound,14.76,% Slots,,,0.00,5.05,
187.744037848,S0-C4,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.10,% Clocks,,,0.00,5.33,
187.744037848,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
187.744037848,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.33,% Clocks,,idq.ms_switches,0.00,5.33,
187.744037848,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
187.744037848,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.39,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
187.744037848,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
187.744037848,S0-C5,Frontend_Bound,40.65,% Slots,,,0.00,5.09,
187.744037848,S0-C5,Backend_Bound,37.94,% Slots,,,0.00,5.05,
187.744037848,S0-C5,Retiring,16.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S0-C5,Frontend_Bound.Frontend_Latency,32.72,% Slots,,rs_events.empty_end,0.00,5.15,<==
187.744037848,S0-C5,Backend_Bound.Memory_Bound,35.63,% Slots,,,0.00,5.05,
187.744037848,S0-C5,Retiring.Microcode_Sequencer,10.78,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.33,
187.744037848,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
187.744037848,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.33,
187.744037848,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
187.744037848,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
187.744037848,S0-C6,Frontend_Bound,37.73,% Slots,,,0.00,5.09,
187.744037848,S0-C6,Backend_Bound,37.84,% Slots,,,0.00,5.05,
187.744037848,S0-C6,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S0-C6,Frontend_Bound.Frontend_Latency,26.23,% Slots,,rs_events.empty_end,0.00,5.14,
187.744037848,S0-C6,Backend_Bound.Memory_Bound,42.61,% Slots,,,0.00,5.05,<==
187.744037848,S0-C6,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,0.00,5.34,
187.744037848,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
187.744037848,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.18,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
187.744037848,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
187.744037848,S0-C7,Frontend_Bound,42.67,% Slots,,,0.00,5.09,
187.744037848,S0-C7,Backend_Bound,36.66,% Slots,,,0.00,5.06,
187.744037848,S0-C7,Retiring,15.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S0-C7,Frontend_Bound.Frontend_Latency,34.29,% Slots,,rs_events.empty_end,0.00,5.14,
187.744037848,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.09,
187.744037848,S0-C7,Backend_Bound.Memory_Bound,22.40,% Slots,,,0.00,5.06,
187.744037848,S0-C7,Backend_Bound.Core_Bound,14.26,% Slots,,,0.00,5.06,
187.744037848,S0-C7,Retiring.Microcode_Sequencer,8.00,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.49,% Clocks,,,0.00,5.34,
187.744037848,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.90,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
187.744037848,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
187.744037848,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.51,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.25,% Core_Clocks,,,0.00,5.07,
187.744037848,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
187.744037848,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C0,Frontend_Bound,33.55,% Slots,,,0.00,5.08,
187.744037848,S1-C0,Backend_Bound,45.32,% Slots,,,0.00,5.06,
187.744037848,S1-C0,Retiring,12.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S1-C0,Frontend_Bound.Frontend_Latency,30.12,% Slots,,rs_events.empty_end,0.00,5.14,
187.744037848,S1-C0,Backend_Bound.Memory_Bound,30.89,% Slots,,,0.00,5.06,<==
187.744037848,S1-C0,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.06,
187.744037848,S1-C0,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.34,
187.744037848,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
187.744037848,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
187.744037848,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.04,% Clocks,,,0.00,5.34,
187.744037848,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C1,Frontend_Bound,31.94,% Slots,,,0.00,5.08,
187.744037848,S1-C1,Backend_Bound,46.65,% Slots,,,0.00,5.06,
187.744037848,S1-C1,Retiring,36.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S1-C1,Frontend_Bound.Frontend_Latency,32.55,% Slots,,rs_events.empty_end,0.00,5.14,
187.744037848,S1-C1,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.06,
187.744037848,S1-C1,Backend_Bound.Core_Bound,34.60,% Slots,,,0.00,5.06,<==
187.744037848,S1-C1,Retiring.Microcode_Sequencer,4.18,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.35,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
187.744037848,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C2,Frontend_Bound,32.16,% Slots,,,0.00,5.08,
187.744037848,S1-C2,Backend_Bound,46.43,% Slots,,,0.00,5.06,
187.744037848,S1-C2,Retiring,12.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S1-C2,Frontend_Bound.Frontend_Latency,32.00,% Slots,,rs_events.empty_end,0.00,5.14,
187.744037848,S1-C2,Backend_Bound.Memory_Bound,38.10,% Slots,,,0.00,5.06,
187.744037848,S1-C2,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.34,
187.744037848,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
187.744037848,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
187.744037848,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C3,Frontend_Bound,33.35,% Slots,,,0.00,5.08,
187.744037848,S1-C3,Backend_Bound,45.48,% Slots,,,0.00,5.06,
187.744037848,S1-C3,Retiring,18.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S1-C3,Frontend_Bound.Frontend_Latency,27.82,% Slots,,rs_events.empty_end,0.00,5.13,
187.744037848,S1-C3,Backend_Bound.Memory_Bound,32.32,% Slots,,,0.00,5.06,
187.744037848,S1-C3,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.06,
187.744037848,S1-C3,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.34,
187.744037848,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
187.744037848,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
187.744037848,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.92,% Clocks,,,0.00,5.34,
187.744037848,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C4,Frontend_Bound,31.86,% Slots,,,0.00,5.07,
187.744037848,S1-C4,Backend_Bound,46.62,% Slots,,,0.00,5.05,
187.744037848,S1-C4,Retiring,25.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S1-C4,Frontend_Bound.Frontend_Latency,30.98,% Slots,,rs_events.empty_end,0.00,5.13,
187.744037848,S1-C4,Backend_Bound.Memory_Bound,36.35,% Slots,,,0.00,5.05,
187.744037848,S1-C4,Backend_Bound.Core_Bound,10.27,% Slots,,,0.00,5.05,
187.744037848,S1-C4,Retiring.Microcode_Sequencer,4.81,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.33,
187.744037848,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
187.744037848,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.33,
187.744037848,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
187.744037848,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
187.744037848,S1-C5,Frontend_Bound,33.90,% Slots,,,0.00,5.07,
187.744037848,S1-C5,Backend_Bound,44.67,% Slots,,,0.00,5.06,
187.744037848,S1-C5,Retiring,16.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S1-C5,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.13,
187.744037848,S1-C5,Backend_Bound.Memory_Bound,30.53,% Slots,,,0.00,5.06,<==
187.744037848,S1-C5,Backend_Bound.Core_Bound,14.15,% Slots,,,0.00,5.06,
187.744037848,S1-C5,Retiring.Microcode_Sequencer,11.60,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.34,
187.744037848,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
187.744037848,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C6,Frontend_Bound,32.63,% Slots,,,0.00,5.07,
187.744037848,S1-C6,Backend_Bound,45.36,% Slots,,,0.00,5.05,
187.744037848,S1-C6,Retiring,12.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S1-C6,Frontend_Bound.Frontend_Latency,27.67,% Slots,,rs_events.empty_end,0.00,5.13,
187.744037848,S1-C6,Backend_Bound.Memory_Bound,31.09,% Slots,,,0.00,5.05,<==
187.744037848,S1-C6,Backend_Bound.Core_Bound,14.26,% Slots,,,0.00,5.05,
187.744037848,S1-C6,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.34,
187.744037848,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
187.744037848,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.34,
187.744037848,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
187.744037848,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.02,% Clocks,,,0.00,5.34,
187.744037848,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
187.744037848,S1-C7,Frontend_Bound,29.59,% Slots,,,0.00,5.06,
187.744037848,S1-C7,Backend_Bound,43.30,% Slots,,,0.00,5.05,
187.744037848,S1-C7,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
187.744037848,S1-C7,Frontend_Bound.Frontend_Latency,21.09,% Slots,,rs_events.empty_end,0.00,5.13,
187.744037848,S1-C7,Backend_Bound.Memory_Bound,26.57,% Slots,,,0.00,5.05,
187.744037848,S1-C7,Backend_Bound.Core_Bound,16.73,% Slots,,,0.00,5.05,
187.744037848,S1-C7,Retiring.Microcode_Sequencer,3.96,% Slots,,idq.ms_uops,0.00,5.32,
187.744037848,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
187.744037848,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.15,% Clocks,,idq.ms_switches,0.00,5.33,
187.744037848,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
187.744037848,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
187.744037848,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.33,% Clocks,,,0.00,5.34,
187.744037848,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
187.744037848,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
187.744037848,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
187.744037848,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
187.744037848,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
187.744037848,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
187.744037848,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
187.744037848,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
189.230197058,S0-C0,Frontend_Bound,23.17,% Slots,,,0.00,5.39,
189.230197058,S0-C0,Backend_Bound,52.87,% Slots,,,0.00,5.39,
189.230197058,S0-C0,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
189.230197058,S0-C0,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S0-C0,Backend_Bound.Memory_Bound,42.90,% Slots,,,0.00,5.11,<==
189.230197058,S0-C0,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.11,
189.230197058,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.09,% Clocks,,,0.00,5.11,
189.230197058,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
189.230197058,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
189.230197058,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
189.230197058,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C1,Frontend_Bound,33.81,% Slots,,,0.00,5.39,
189.230197058,S0-C1,Backend_Bound,43.99,% Slots,,,0.00,5.39,
189.230197058,S0-C1,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S0-C1,Frontend_Bound.Frontend_Latency,28.26,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S0-C1,Backend_Bound.Memory_Bound,31.61,% Slots,,,0.00,5.11,<==
189.230197058,S0-C1,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.11,
189.230197058,S0-C1,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,0.00,5.11,
189.230197058,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
189.230197058,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
189.230197058,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.08,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.23,
189.230197058,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
189.230197058,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C2,Frontend_Bound,36.70,% Slots,,,0.00,5.39,
189.230197058,S0-C2,Backend_Bound,42.70,% Slots,,,0.00,5.39,
189.230197058,S0-C2,Retiring,16.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S0-C2,Frontend_Bound.Frontend_Latency,30.90,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S0-C2,Backend_Bound.Memory_Bound,34.34,% Slots,,,0.00,5.12,<==
189.230197058,S0-C2,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.61,% Clocks,,,0.00,5.11,
189.230197058,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
189.230197058,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
189.230197058,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
189.230197058,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C3,Frontend_Bound,27.07,% Slots,,,0.00,5.38,
189.230197058,S0-C3,Backend_Bound,41.04,% Slots,,,0.00,5.38,
189.230197058,S0-C3,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S0-C3,Frontend_Bound.Frontend_Latency,17.92,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.39,% Slots,,,0.00,5.38,
189.230197058,S0-C3,Backend_Bound.Memory_Bound,56.48,% Slots,,,0.00,5.11,<==
189.230197058,S0-C3,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.87,% Clocks,,,0.00,5.11,
189.230197058,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
189.230197058,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.46,% Core_Clocks,,,0.00,5.38,
189.230197058,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
189.230197058,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.08,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.23,
189.230197058,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
189.230197058,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C4,Frontend_Bound,33.68,% Slots,,,0.00,5.38,<==
189.230197058,S0-C4,Bad_Speculation,10.60,% Slots,,,0.00,5.38,
189.230197058,S0-C4,Backend_Bound,15.01,% Slots,,,0.00,5.38,
189.230197058,S0-C4,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.63,% Slots,,,0.00,5.38,
189.230197058,S0-C4,Bad_Speculation.Branch_Mispredicts,10.19,% Slots,,br_misp_retired.all_branches,0.00,5.38,
189.230197058,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.11,
189.230197058,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
189.230197058,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.22,% Core_Clocks,,,0.00,5.39,
189.230197058,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C5,Frontend_Bound,30.23,% Slots,,,0.00,5.39,
189.230197058,S0-C5,Backend_Bound,43.11,% Slots,,,0.00,5.39,
189.230197058,S0-C5,Retiring,22.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S0-C5,Frontend_Bound.Frontend_Latency,27.50,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S0-C5,Backend_Bound.Memory_Bound,28.87,% Slots,,,0.00,5.12,
189.230197058,S0-C5,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.12,
189.230197058,S0-C5,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.32,% Clocks,,,0.00,5.12,
189.230197058,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
189.230197058,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.41,% Clocks,,idq.ms_switches,0.00,5.12,
189.230197058,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
189.230197058,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
189.230197058,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.55,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.11,<==
189.230197058,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C6,Frontend_Bound,42.52,% Slots,,,0.00,5.38,
189.230197058,S0-C6,Backend_Bound,35.81,% Slots,,,0.00,5.38,
189.230197058,S0-C6,Retiring,13.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
189.230197058,S0-C6,Frontend_Bound.Frontend_Latency,34.58,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S0-C6,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.12,
189.230197058,S0-C6,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.11,
189.230197058,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.50,% Clocks,,,0.00,5.11,
189.230197058,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.62,% Clocks,,itlb_misses.walk_completed,0.00,5.39,
189.230197058,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
189.230197058,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.11,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
189.230197058,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
189.230197058,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C7,Frontend_Bound,42.74,% Slots,,,0.00,5.38,
189.230197058,S0-C7,Backend_Bound,37.09,% Slots,,,0.00,5.38,
189.230197058,S0-C7,Retiring,13.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
189.230197058,S0-C7,Frontend_Bound.Frontend_Latency,38.39,% Slots,,rs_events.empty_end,0.00,5.38,<==
189.230197058,S0-C7,Backend_Bound.Memory_Bound,28.34,% Slots,,,0.00,5.11,
189.230197058,S0-C7,Retiring.Microcode_Sequencer,6.73,% Slots,,idq.ms_uops,0.00,5.11,
189.230197058,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.45,% Clocks,,,0.00,5.11,
189.230197058,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.22,% Clocks,,itlb_misses.walk_completed,0.00,5.39,
189.230197058,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
189.230197058,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
189.230197058,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
189.230197058,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C0,Backend_Bound,62.64,% Slots,,,0.00,5.38,
189.230197058,S1-C0,Retiring,20.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S1-C0,Backend_Bound.Core_Bound,68.35,% Slots,,,0.00,5.11,<==
189.230197058,S1-C0,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C1,Frontend_Bound,23.19,% Slots,,,0.00,5.38,
189.230197058,S1-C1,Backend_Bound,45.36,% Slots,,,0.00,5.38,
189.230197058,S1-C1,Retiring,19.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S1-C1,Frontend_Bound.Frontend_Latency,36.15,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S1-C1,Backend_Bound.Core_Bound,52.32,% Slots,,,0.00,5.11,<==
189.230197058,S1-C1,Retiring.Microcode_Sequencer,10.42,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,0.00,5.11,
189.230197058,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
189.230197058,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.17,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C2,Backend_Bound,40.08,% Slots,,,0.00,5.38,
189.230197058,S1-C2,Backend_Bound.Memory_Bound,16.66,% Slots,,,0.00,5.11,
189.230197058,S1-C2,Backend_Bound.Core_Bound,23.42,% Slots,,,0.00,5.11,
189.230197058,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
189.230197058,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
189.230197058,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
189.230197058,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.66,% Clocks,,,0.00,5.38,<==
189.230197058,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C3,Frontend_Bound,20.18,% Slots,,,0.00,5.38,
189.230197058,S1-C3,Backend_Bound,49.61,% Slots,,,0.00,5.38,
189.230197058,S1-C3,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S1-C3,Frontend_Bound.Frontend_Latency,25.67,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S1-C3,Backend_Bound.Core_Bound,59.70,% Slots,,,0.00,5.12,<==
189.230197058,S1-C3,Retiring.Microcode_Sequencer,10.04,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.24,% Clocks,,,0.00,5.11,
189.230197058,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
189.230197058,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.39,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C4,Backend_Bound,68.79,% Slots,,,0.00,5.38,<==
189.230197058,S1-C4,Retiring,20.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S1-C4,Retiring.Microcode_Sequencer,12.31,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C5,Backend_Bound,67.70,% Slots,,,0.00,5.38,
189.230197058,S1-C5,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S1-C5,Backend_Bound.Core_Bound,75.17,% Slots,,,0.00,5.12,
189.230197058,S1-C5,Retiring.Microcode_Sequencer,5.81,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.00,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.77,% Clocks,,,0.00,5.38,<==
189.230197058,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C6,Frontend_Bound,29.20,% Slots,,,0.00,5.38,
189.230197058,S1-C6,Backend_Bound,40.02,% Slots,,,0.00,5.38,
189.230197058,S1-C6,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S1-C6,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S1-C6,Backend_Bound.Core_Bound,50.60,% Slots,,,0.00,5.11,<==
189.230197058,S1-C6,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.20,% Clocks,,,0.00,5.11,
189.230197058,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
189.230197058,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C7,Frontend_Bound,22.95,% Slots,,,0.00,5.38,
189.230197058,S1-C7,Backend_Bound,46.52,% Slots,,,0.00,5.38,
189.230197058,S1-C7,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
189.230197058,S1-C7,Frontend_Bound.Frontend_Latency,31.68,% Slots,,rs_events.empty_end,0.00,5.38,
189.230197058,S1-C7,Backend_Bound.Core_Bound,52.72,% Slots,,,0.00,5.12,<==
189.230197058,S1-C7,Retiring.Microcode_Sequencer,10.59,% Slots,,idq.ms_uops,0.00,5.12,
189.230197058,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.11,
189.230197058,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
189.230197058,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.11,
189.230197058,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
189.230197058,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
190.730251257,S0-C0,Bad_Speculation,10.99,% Slots,,,0.00,5.35,
190.730251257,S0-C0,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.35,
190.730251257,S0-C0,Backend_Bound,47.88,% Slots,,,0.00,5.35,
190.730251257,S0-C0,Backend_Bound.Memory_Bound,16.35,% Slots,,,0.00,5.24,
190.730251257,S0-C0,Backend_Bound.Core_Bound,31.54,% Slots,,,0.00,5.24,<==
190.730251257,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
190.730251257,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C1,Frontend_Bound,38.76,% Slots,,,0.00,5.34,
190.730251257,S0-C1,Backend_Bound,40.92,% Slots,,,0.00,5.34,
190.730251257,S0-C1,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S0-C1,Frontend_Bound.Frontend_Latency,32.07,% Slots,,rs_events.empty_end,0.00,5.3,
190.730251257,S0-C1,Backend_Bound.Memory_Bound,29.19,% Slots,,,0.00,5.25,<==
190.730251257,S0-C1,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.25,
190.730251257,S0-C1,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.34,
190.730251257,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
190.730251257,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.05,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
190.730251257,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
190.730251257,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.17,% Clocks,,,0.00,5.07,
190.730251257,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
190.730251257,S0-C2,Frontend_Bound,33.17,% Slots,,,0.00,5.35,
190.730251257,S0-C2,Backend_Bound,38.64,% Slots,,,0.00,5.35,<==
190.730251257,S0-C2,Retiring,23.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S0-C2,Frontend_Bound.Frontend_Latency,27.88,% Slots,,rs_events.empty_end,0.00,5.3,
190.730251257,S0-C2,Backend_Bound.Memory_Bound,17.01,% Slots,,,0.00,5.25,
190.730251257,S0-C2,Backend_Bound.Core_Bound,21.63,% Slots,,,0.00,5.25,
190.730251257,S0-C2,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.35,
190.730251257,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.05,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
190.730251257,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
190.730251257,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.80,% Clocks,,idq.ms_switches,0.00,5.35,
190.730251257,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
190.730251257,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.00,% Clocks,,,0.00,5.06,
190.730251257,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C3,Frontend_Bound,40.37,% Slots,,,0.00,5.34,
190.730251257,S0-C3,Backend_Bound,37.09,% Slots,,,0.00,5.34,
190.730251257,S0-C3,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S0-C3,Frontend_Bound.Frontend_Latency,31.21,% Slots,,rs_events.empty_end,0.00,5.31,<==
190.730251257,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.00,% Slots,,,0.00,5.07,
190.730251257,S0-C3,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.25,
190.730251257,S0-C3,Backend_Bound.Core_Bound,19.36,% Slots,,,0.00,5.25,
190.730251257,S0-C3,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.40,% Core_Clocks,,,0.00,5.34,
190.730251257,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
190.730251257,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C4,Frontend_Bound,34.96,% Slots,,,0.00,5.34,
190.730251257,S0-C4,Backend_Bound,13.37,% Slots,,,0.00,5.34,
190.730251257,S0-C4,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.31,<==
190.730251257,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.08,
190.730251257,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.34,
190.730251257,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.48,% Core_Clocks,,,0.00,5.34,
190.730251257,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
190.730251257,S0-C5,Frontend_Bound,38.65,% Slots,,,0.00,5.34,
190.730251257,S0-C5,Backend_Bound,36.56,% Slots,,,0.00,5.34,
190.730251257,S0-C5,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S0-C5,Frontend_Bound.Frontend_Latency,27.78,% Slots,,rs_events.empty_end,0.00,5.31,<==
190.730251257,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.07,
190.730251257,S0-C5,Backend_Bound.Memory_Bound,26.91,% Slots,,,0.00,5.26,
190.730251257,S0-C5,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.34,
190.730251257,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.75,% Core_Clocks,,,0.00,5.34,
190.730251257,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.32,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.68,
190.730251257,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
190.730251257,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
190.730251257,S0-C6,Frontend_Bound,42.32,% Slots,,,0.00,5.34,
190.730251257,S0-C6,Backend_Bound,35.28,% Slots,,,0.00,5.34,
190.730251257,S0-C6,Retiring,21.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S0-C6,Frontend_Bound.Frontend_Latency,27.89,% Slots,,rs_events.empty_end,0.00,5.31,<==
190.730251257,S0-C6,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.26,
190.730251257,S0-C6,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.26,
190.730251257,S0-C6,Retiring.Microcode_Sequencer,7.80,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.34,
190.730251257,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
190.730251257,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.04,% Clocks,,,0.00,5.06,
190.730251257,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C7,Backend_Bound,38.03,% Slots,,,0.00,5.34,
190.730251257,S0-C7,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.34,
190.730251257,S0-C7,Backend_Bound.Core_Bound,25.42,% Slots,,,0.00,5.34,
190.730251257,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.08,% Clocks,,,0.00,5.06,<==
190.730251257,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C0,Backend_Bound,34.39,% Slots,,,0.00,5.35,<==
190.730251257,S1-C0,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.34,
190.730251257,S1-C0,Backend_Bound.Core_Bound,16.93,% Slots,,,0.00,5.34,
190.730251257,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.13,% Clocks,,,0.00,5.06,
190.730251257,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C1,Frontend_Bound,42.31,% Slots,,,0.00,5.34,
190.730251257,S1-C1,Backend_Bound,34.61,% Slots,,,0.00,5.34,
190.730251257,S1-C1,Retiring,24.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S1-C1,Frontend_Bound.Frontend_Latency,46.48,% Slots,,rs_events.empty_end,0.00,5.32,<==
190.730251257,S1-C1,Backend_Bound.Memory_Bound,34.29,% Slots,,,0.00,5.27,
190.730251257,S1-C1,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
190.730251257,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.64,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
190.730251257,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
190.730251257,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C2,Frontend_Bound,37.31,% Slots,,,0.00,5.35,
190.730251257,S1-C2,Backend_Bound,42.49,% Slots,,,0.00,5.35,
190.730251257,S1-C2,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S1-C2,Frontend_Bound.Frontend_Latency,41.15,% Slots,,rs_events.empty_end,0.00,5.32,
190.730251257,S1-C2,Backend_Bound.Memory_Bound,38.62,% Slots,,,0.00,5.27,<==
190.730251257,S1-C2,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.37,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
190.730251257,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.72,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
190.730251257,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
190.730251257,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C3,Frontend_Bound,33.04,% Slots,,,0.00,5.35,
190.730251257,S1-C3,Backend_Bound,42.29,% Slots,,,0.00,5.35,
190.730251257,S1-C3,Retiring,19.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S1-C3,Frontend_Bound.Frontend_Latency,38.82,% Slots,,rs_events.empty_end,0.00,5.32,
190.730251257,S1-C3,Backend_Bound.Memory_Bound,27.72,% Slots,,,0.00,5.27,<==
190.730251257,S1-C3,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.27,
190.730251257,S1-C3,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.34,
190.730251257,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
190.730251257,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
190.730251257,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.79,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
190.730251257,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
190.730251257,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.44,% Clocks,,,0.00,5.07,
190.730251257,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
190.730251257,S1-C4,Backend_Bound,37.56,% Slots,,,0.00,5.35,
190.730251257,S1-C4,Retiring,38.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
190.730251257,S1-C4,Backend_Bound.Memory_Bound,23.30,% Slots,,,0.00,5.34,
190.730251257,S1-C4,Backend_Bound.Core_Bound,14.26,% Slots,,,0.00,5.34,
190.730251257,S1-C4,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.35,<==
190.730251257,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
190.730251257,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.70,% Clocks,,,0.00,5.06,
190.730251257,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C5,Frontend_Bound,47.86,% Slots,,,0.00,5.35,
190.730251257,S1-C5,Backend_Bound,30.61,% Slots,,,0.00,5.35,
190.730251257,S1-C5,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
190.730251257,S1-C5,Frontend_Bound.Frontend_Latency,51.95,% Slots,,rs_events.empty_end,0.00,5.32,<==
190.730251257,S1-C5,Backend_Bound.Memory_Bound,31.43,% Slots,,,0.00,5.27,
190.730251257,S1-C5,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.34,
190.730251257,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.34,
190.730251257,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.46,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
190.730251257,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
190.730251257,S1-C6,Frontend_Bound,38.59,% Slots,,,0.00,5.35,
190.730251257,S1-C6,Backend_Bound,40.22,% Slots,,,0.00,5.35,
190.730251257,S1-C6,Retiring,25.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
190.730251257,S1-C6,Frontend_Bound.Frontend_Latency,37.46,% Slots,,rs_events.empty_end,0.00,5.33,
190.730251257,S1-C6,Backend_Bound.Memory_Bound,31.94,% Slots,,,0.00,5.27,<==
190.730251257,S1-C6,Retiring.Microcode_Sequencer,9.81,% Slots,,idq.ms_uops,0.00,5.35,
190.730251257,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.72,% Clocks,,idq.ms_switches,0.00,5.34,
190.730251257,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.20,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.68,
190.730251257,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
190.730251257,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C7,Frontend_Bound,40.36,% Slots,,,0.00,5.34,
190.730251257,S1-C7,Backend_Bound,35.41,% Slots,,,0.00,5.34,
190.730251257,S1-C7,Retiring,26.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
190.730251257,S1-C7,Frontend_Bound.Frontend_Latency,55.02,% Slots,,rs_events.empty_end,0.00,5.32,
190.730251257,S1-C7,Backend_Bound.Memory_Bound,39.92,% Slots,,,0.00,5.27,
190.730251257,S1-C7,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.35,
190.730251257,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
190.730251257,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.55,% Clocks,,idq.ms_switches,0.00,5.34,<==
190.730251257,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
190.730251257,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
190.730251257,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
190.730251257,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
190.730251257,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
190.730251257,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
190.730251257,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
190.730251257,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C0,Backend_Bound,71.34,% Slots,,,0.00,5.06,
192.229074171,S0-C0,Retiring,27.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.229074171,S0-C0,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.06,
192.229074171,S0-C0,Backend_Bound.Core_Bound,43.74,% Slots,,,0.00,5.06,
192.229074171,S0-C0,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.32,
192.229074171,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
192.229074171,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.65,% Clocks,,,0.00,5.33,<==
192.229074171,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C1,Backend_Bound,44.40,% Slots,,,0.00,5.06,
192.229074171,S0-C1,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.06,
192.229074171,S0-C1,Backend_Bound.Core_Bound,25.82,% Slots,,,0.00,5.06,
192.229074171,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
192.229074171,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.60,% Clocks,,,0.00,5.34,<==
192.229074171,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C2,Backend_Bound,44.87,% Slots,,,0.00,5.06,
192.229074171,S0-C2,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.06,
192.229074171,S0-C2,Backend_Bound.Core_Bound,29.02,% Slots,,,0.00,5.06,<==
192.229074171,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
192.229074171,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C3,Backend_Bound,57.83,% Slots,,,0.00,5.07,
192.229074171,S0-C3,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
192.229074171,S0-C3,Backend_Bound.Core_Bound,88.00,% Slots,,,0.00,5.06,
192.229074171,S0-C3,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.33,
192.229074171,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.90,% Clocks,,,0.00,5.34,<==
192.229074171,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C4,Frontend_Bound,31.49,% Slots,,,0.00,5.06,<==
192.229074171,S0-C4,Backend_Bound,19.69,% Slots,,,0.00,5.06,
192.229074171,S0-C4,Frontend_Bound.Frontend_Latency,17.08,% Slots,,rs_events.empty_end,0.00,5.06,
192.229074171,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.06,
192.229074171,S0-C4,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.06,
192.229074171,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.33,
192.229074171,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
192.229074171,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.09,% Core_Clocks,,,0.00,5.07,
192.229074171,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.06,
192.229074171,S0-C5,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.32,
192.229074171,S0-C5,Backend_Bound,52.01,% Slots,,,0.00,5.06,<==
192.229074171,S0-C5,Retiring,25.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.229074171,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.13,% Core_Clocks,,,0.00,5.07,
192.229074171,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C6,Frontend_Bound,20.31,% Slots,,,0.00,5.06,
192.229074171,S0-C6,Backend_Bound,47.17,% Slots,,,0.00,5.06,<==
192.229074171,S0-C6,Retiring,16.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
192.229074171,S0-C6,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.06,
192.229074171,S0-C6,Frontend_Bound.Frontend_Bandwidth,87.77,% Slots,,,0.00,5.06,
192.229074171,S0-C6,Retiring.Microcode_Sequencer,11.45,% Slots,,idq.ms_uops,0.00,5.33,
192.229074171,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.33,
192.229074171,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
192.229074171,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.72,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.55,% Slots,,,0.00,5.06,
192.229074171,S0-C7,Backend_Bound.Memory_Bound,17.70,% Slots,,,0.00,5.06,
192.229074171,S0-C7,Backend_Bound.Core_Bound,52.38,% Slots,,,0.00,5.06,<==
192.229074171,S0-C7,Retiring.Microcode_Sequencer,10.24,% Slots,,idq.ms_uops,0.00,5.33,
192.229074171,S0-C7,Backend_Bound,70.07,% Slots,,,0.00,5.06,
192.229074171,S0-C7,Retiring,19.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
192.229074171,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.20,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
192.229074171,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C0,Backend_Bound,47.16,% Slots,,,0.00,5.06,
192.229074171,S1-C0,Backend_Bound.Memory_Bound,33.94,% Slots,,,0.00,5.06,
192.229074171,S1-C0,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.06,
192.229074171,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
192.229074171,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C1,Frontend_Bound,22.72,% Slots,,,0.00,5.06,
192.229074171,S1-C1,Backend_Bound,52.28,% Slots,,,0.00,5.06,
192.229074171,S1-C1,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
192.229074171,S1-C1,Frontend_Bound.Frontend_Latency,19.51,% Slots,,rs_events.empty_end,0.00,5.06,
192.229074171,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.21,% Slots,,,0.00,5.06,
192.229074171,S1-C1,Backend_Bound.Core_Bound,80.53,% Slots,,,0.00,5.06,
192.229074171,S1-C1,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.33,
192.229074171,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.29,% Clocks,,,0.00,5.32,
192.229074171,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.13,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
192.229074171,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
192.229074171,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.32,
192.229074171,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.62,% Core_Clocks,,,0.00,5.07,
192.229074171,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.88,% Clocks,,,0.00,5.34,<==
192.229074171,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
192.229074171,S1-C2,Frontend_Bound,33.22,% Slots,,,0.00,5.06,
192.229074171,S1-C2,Backend_Bound,39.54,% Slots,,,0.00,5.06,
192.229074171,S1-C2,Retiring,22.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.229074171,S1-C2,Frontend_Bound.Frontend_Latency,36.12,% Slots,,rs_events.empty_end,0.00,5.06,
192.229074171,S1-C2,Backend_Bound.Core_Bound,57.64,% Slots,,,0.00,5.06,
192.229074171,S1-C2,Retiring.Microcode_Sequencer,4.70,% Slots,,idq.ms_uops,0.00,5.32,
192.229074171,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.01,% Clocks,,,0.00,5.33,
192.229074171,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.61,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
192.229074171,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
192.229074171,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.01,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.69,% Clocks,,,0.00,5.34,<==
192.229074171,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C3,Frontend_Bound,34.23,% Slots,,,0.00,5.06,
192.229074171,S1-C3,Backend_Bound,39.41,% Slots,,,0.00,5.06,
192.229074171,S1-C3,Retiring,14.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.229074171,S1-C3,Frontend_Bound.Frontend_Latency,28.69,% Slots,,rs_events.empty_end,0.00,5.06,
192.229074171,S1-C3,Frontend_Bound.Frontend_Bandwidth,42.13,% Slots,,,0.00,5.06,
192.229074171,S1-C3,Backend_Bound.Core_Bound,87.06,% Slots,,,0.00,5.06,<==
192.229074171,S1-C3,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.32,
192.229074171,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.16,% Clocks,,,0.00,5.32,
192.229074171,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.48,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
192.229074171,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
192.229074171,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.81,% Clocks,,idq.ms_switches,0.00,5.32,
192.229074171,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.02,% Core_Clocks,,,0.00,5.07,
192.229074171,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C4,Frontend_Bound,20.02,% Slots,,,0.00,5.05,
192.229074171,S1-C4,Backend_Bound,40.60,% Slots,,,0.00,5.05,
192.229074171,S1-C4,Backend_Bound.Memory_Bound,34.65,% Slots,,,0.00,5.05,
192.229074171,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
192.229074171,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C5,Frontend_Bound,28.78,% Slots,,,0.00,5.06,
192.229074171,S1-C5,Backend_Bound,43.09,% Slots,,,0.00,5.06,
192.229074171,S1-C5,Retiring,14.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
192.229074171,S1-C5,Frontend_Bound.Frontend_Latency,29.62,% Slots,,rs_events.empty_end,0.00,5.06,
192.229074171,S1-C5,Backend_Bound.Core_Bound,60.91,% Slots,,,0.00,5.06,<==
192.229074171,S1-C5,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.33,
192.229074171,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.38,% Clocks,,,0.00,5.33,
192.229074171,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.60,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
192.229074171,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
192.229074171,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C6,Frontend_Bound,29.48,% Slots,,,0.00,5.06,
192.229074171,S1-C6,Backend_Bound,44.98,% Slots,,,0.00,5.06,<==
192.229074171,S1-C6,Retiring,13.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.229074171,S1-C6,Frontend_Bound.Frontend_Latency,27.29,% Slots,,rs_events.empty_end,0.00,5.06,
192.229074171,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.06,
192.229074171,S1-C6,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.32,
192.229074171,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.00,% Clocks,,,0.00,5.33,
192.229074171,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.41,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
192.229074171,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
192.229074171,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.83,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.20,% Core_Clocks,,,0.00,5.06,
192.229074171,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C7,Backend_Bound,59.02,% Slots,,,0.00,5.06,
192.229074171,S1-C7,Retiring,27.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.229074171,S1-C7,Backend_Bound.Memory_Bound,73.97,% Slots,,,0.00,5.06,
192.229074171,S1-C7,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.32,
192.229074171,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.19,% Clocks,,idq.ms_switches,0.00,5.33,
192.229074171,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
192.229074171,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
192.229074171,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
192.229074171,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
192.229074171,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
192.229074171,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
193.734921406,S0-C0,Frontend_Bound,33.31,% Slots,,,0.00,5.32,
193.734921406,S0-C0,Backend_Bound,33.65,% Slots,,,0.00,5.32,<==
193.734921406,S0-C0,Retiring,22.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
193.734921406,S0-C0,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.31,
193.734921406,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.69,% Slots,,,0.00,5.32,
193.734921406,S0-C0,Retiring.Microcode_Sequencer,11.22,% Slots,,idq.ms_uops,0.00,5.33,
193.734921406,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
193.734921406,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.39,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.51,% Core_Clocks,,,0.00,5.32,
193.734921406,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S0-C1,Frontend_Bound,29.13,% Slots,,,0.00,5.32,
193.734921406,S0-C1,Backend_Bound,45.63,% Slots,,,0.00,5.32,<==
193.734921406,S0-C1,Retiring,19.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S0-C1,Frontend_Bound.Frontend_Latency,32.74,% Slots,,rs_events.empty_end,0.00,5.31,
193.734921406,S0-C1,Retiring.Microcode_Sequencer,11.28,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.32,
193.734921406,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.79,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S0-C2,Frontend_Bound.Frontend_Bandwidth,78.73,% Slots,,,0.00,5.32,
193.734921406,S0-C2,Backend_Bound.Memory_Bound,14.80,% Slots,,,0.00,5.06,
193.734921406,S0-C2,Backend_Bound.Core_Bound,23.69,% Slots,,,0.00,5.06,
193.734921406,S0-C2,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S0-C2,Backend_Bound,38.49,% Slots,,,0.00,5.33,
193.734921406,S0-C2,Retiring,17.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.35,% Core_Clocks,,,0.00,5.32,
193.734921406,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
193.734921406,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
193.734921406,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.42,% Clocks,,,0.00,5.32,<==
193.734921406,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C3,Frontend_Bound,32.16,% Slots,,,0.00,5.33,
193.734921406,S0-C3,Backend_Bound,43.84,% Slots,,,0.00,5.33,
193.734921406,S0-C3,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S0-C3,Frontend_Bound.Frontend_Latency,36.28,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.32,
193.734921406,S0-C3,Backend_Bound.Memory_Bound,34.44,% Slots,,,0.00,5.06,
193.734921406,S0-C3,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.32,
193.734921406,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.92,% Core_Clocks,,,0.00,5.32,
193.734921406,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
193.734921406,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
193.734921406,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C4,Frontend_Bound,33.53,% Slots,,,0.00,5.33,<==
193.734921406,S0-C4,Backend_Bound,13.83,% Slots,,,0.00,5.33,
193.734921406,S0-C4,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.32,
193.734921406,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.32,
193.734921406,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.18,% Core_Clocks,,,0.00,5.32,
193.734921406,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C5,Frontend_Bound,35.89,% Slots,,,0.00,5.32,
193.734921406,S0-C5,Backend_Bound,40.97,% Slots,,,0.00,5.32,
193.734921406,S0-C5,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S0-C5,Frontend_Bound.Frontend_Latency,62.21,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S0-C5,Backend_Bound.Memory_Bound,48.20,% Slots,,,0.00,5.06,
193.734921406,S0-C5,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.32,
193.734921406,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
193.734921406,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
193.734921406,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C6,Frontend_Bound,34.88,% Slots,,,0.00,5.32,
193.734921406,S0-C6,Backend_Bound,41.94,% Slots,,,0.00,5.32,
193.734921406,S0-C6,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
193.734921406,S0-C6,Frontend_Bound.Frontend_Latency,44.93,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S0-C6,Backend_Bound.Memory_Bound,35.89,% Slots,,,0.00,5.05,
193.734921406,S0-C6,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.33,
193.734921406,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.32,
193.734921406,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
193.734921406,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
193.734921406,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C7,Frontend_Bound,35.49,% Slots,,,0.00,5.32,
193.734921406,S0-C7,Backend_Bound,40.57,% Slots,,,0.00,5.32,
193.734921406,S0-C7,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S0-C7,Frontend_Bound.Frontend_Latency,29.25,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.32,
193.734921406,S0-C7,Backend_Bound.Memory_Bound,26.47,% Slots,,,0.00,5.06,
193.734921406,S0-C7,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.06,
193.734921406,S0-C7,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.32,
193.734921406,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.99,% Core_Clocks,,,0.00,5.32,
193.734921406,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
193.734921406,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
193.734921406,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.62,% Clocks,,,0.00,5.31,
193.734921406,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C0,Frontend_Bound,33.47,% Slots,,,0.00,5.32,
193.734921406,S1-C0,Backend_Bound,44.14,% Slots,,,0.00,5.32,
193.734921406,S1-C0,Retiring,14.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S1-C0,Frontend_Bound.Frontend_Latency,35.70,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S1-C0,Backend_Bound.Memory_Bound,32.33,% Slots,,,0.00,5.06,<==
193.734921406,S1-C0,Backend_Bound.Core_Bound,11.81,% Slots,,,0.00,5.06,
193.734921406,S1-C0,Retiring.Microcode_Sequencer,11.53,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.32,
193.734921406,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
193.734921406,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
193.734921406,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
193.734921406,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.29,% Clocks,,,0.00,5.31,
193.734921406,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C1,Frontend_Bound,31.50,% Slots,,,0.00,5.32,
193.734921406,S1-C1,Backend_Bound,43.78,% Slots,,,0.00,5.32,
193.734921406,S1-C1,Retiring,16.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S1-C1,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S1-C1,Backend_Bound.Memory_Bound,25.93,% Slots,,,0.00,5.06,
193.734921406,S1-C1,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.06,
193.734921406,S1-C1,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.63,% Clocks,,,0.00,5.32,
193.734921406,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.75,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
193.734921406,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.32,% Clocks,,,0.00,5.31,
193.734921406,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C2,Frontend_Bound,37.56,% Slots,,,0.00,5.32,
193.734921406,S1-C2,Backend_Bound,38.93,% Slots,,,0.00,5.32,
193.734921406,S1-C2,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S1-C2,Frontend_Bound.Frontend_Latency,35.94,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S1-C2,Backend_Bound.Memory_Bound,23.86,% Slots,,,0.00,5.06,
193.734921406,S1-C2,Backend_Bound.Core_Bound,15.07,% Slots,,,0.00,5.06,
193.734921406,S1-C2,Retiring.Microcode_Sequencer,12.78,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.15,% Clocks,,,0.00,5.32,
193.734921406,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.34,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
193.734921406,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
193.734921406,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.95,% Clocks,,,0.00,5.31,
193.734921406,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C3,Frontend_Bound,35.72,% Slots,,,0.00,5.32,
193.734921406,S1-C3,Backend_Bound,41.65,% Slots,,,0.00,5.32,
193.734921406,S1-C3,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S1-C3,Frontend_Bound.Frontend_Latency,24.41,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.18,% Slots,,,0.00,5.32,
193.734921406,S1-C3,Backend_Bound.Memory_Bound,26.00,% Slots,,,0.00,5.06,
193.734921406,S1-C3,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.06,
193.734921406,S1-C3,Retiring.Microcode_Sequencer,14.30,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.32,
193.734921406,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.75,% Core_Clocks,,,0.00,5.33,
193.734921406,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
193.734921406,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.45,% Clocks,,,0.00,5.31,
193.734921406,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C4,Frontend_Bound,33.83,% Slots,,,0.00,5.32,
193.734921406,S1-C4,Backend_Bound,42.94,% Slots,,,0.00,5.32,
193.734921406,S1-C4,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S1-C4,Frontend_Bound.Frontend_Latency,28.01,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S1-C4,Backend_Bound.Memory_Bound,25.87,% Slots,,,0.00,5.06,
193.734921406,S1-C4,Backend_Bound.Core_Bound,17.06,% Slots,,,0.00,5.06,
193.734921406,S1-C4,Retiring.Microcode_Sequencer,14.78,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.32,
193.734921406,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
193.734921406,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
193.734921406,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
193.734921406,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.72,% Clocks,,,0.00,5.31,
193.734921406,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C5,Frontend_Bound,35.38,% Slots,,,0.00,5.32,
193.734921406,S1-C5,Backend_Bound,41.07,% Slots,,,0.00,5.32,
193.734921406,S1-C5,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S1-C5,Frontend_Bound.Frontend_Latency,34.13,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S1-C5,Backend_Bound.Memory_Bound,26.56,% Slots,,,0.00,5.06,
193.734921406,S1-C5,Backend_Bound.Core_Bound,14.51,% Slots,,,0.00,5.06,
193.734921406,S1-C5,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.32,
193.734921406,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
193.734921406,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
193.734921406,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
193.734921406,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.73,% Clocks,,,0.00,5.31,
193.734921406,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C6,Frontend_Bound,33.01,% Slots,,,0.00,5.32,
193.734921406,S1-C6,Backend_Bound,43.00,% Slots,,,0.00,5.32,
193.734921406,S1-C6,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S1-C6,Frontend_Bound.Frontend_Latency,30.84,% Slots,,rs_events.empty_end,0.00,5.32,
193.734921406,S1-C6,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.06,
193.734921406,S1-C6,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.06,
193.734921406,S1-C6,Retiring.Microcode_Sequencer,13.75,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.32,
193.734921406,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
193.734921406,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
193.734921406,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
193.734921406,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.67,% Clocks,,,0.00,5.31,
193.734921406,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C7,Frontend_Bound.Frontend_Bandwidth,30.18,% Slots,,,0.00,5.32,
193.734921406,S1-C7,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.32,
193.734921406,S1-C7,Backend_Bound,45.94,% Slots,,,0.00,5.32,<==
193.734921406,S1-C7,Retiring,20.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
193.734921406,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.32,
193.734921406,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.48,% Core_Clocks,,,0.00,5.32,
193.734921406,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
193.734921406,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
193.734921406,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
195.228924117,S0-C0,Frontend_Bound,34.82,% Slots,,,0.00,5.35,<==
195.228924117,S0-C0,Backend_Bound,27.88,% Slots,,,0.00,5.35,
195.228924117,S0-C0,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S0-C0,Frontend_Bound.Frontend_Latency,27.70,% Slots,,rs_events.empty_end,0.00,5.34,
195.228924117,S0-C0,Frontend_Bound.Frontend_Bandwidth,30.73,% Slots,,,0.00,5.14,
195.228924117,S0-C0,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.34,
195.228924117,S0-C0,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.34,
195.228924117,S0-C0,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.08,
195.228924117,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
195.228924117,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.08,
195.228924117,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.29,% Core_Clocks,,,0.00,5.36,
195.228924117,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
195.228924117,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
195.228924117,S0-C1,Frontend_Bound,28.52,% Slots,,,0.00,5.35,
195.228924117,S0-C1,Backend_Bound,45.59,% Slots,,,0.00,5.35,
195.228924117,S0-C1,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
195.228924117,S0-C1,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.14,
195.228924117,S0-C1,Backend_Bound.Memory_Bound,18.32,% Slots,,,0.00,5.35,
195.228924117,S0-C1,Backend_Bound.Core_Bound,27.27,% Slots,,,0.00,5.35,<==
195.228924117,S0-C1,Retiring.Microcode_Sequencer,16.03,% Slots,,idq.ms_uops,0.00,5.09,
195.228924117,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.09,
195.228924117,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.16,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.66,% Core_Clocks,,,0.00,5.36,
195.228924117,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
195.228924117,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C2,Frontend_Bound,34.31,% Slots,,,0.00,5.35,
195.228924117,S0-C2,Backend_Bound,43.58,% Slots,,,0.00,5.35,
195.228924117,S0-C2,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
195.228924117,S0-C2,Frontend_Bound.Frontend_Latency,31.65,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S0-C2,Backend_Bound.Memory_Bound,31.24,% Slots,,,0.00,5.35,
195.228924117,S0-C2,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.35,
195.228924117,S0-C2,Retiring.Microcode_Sequencer,14.98,% Slots,,idq.ms_uops,0.00,5.09,
195.228924117,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.09,
195.228924117,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
195.228924117,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
195.228924117,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C3,Frontend_Bound,36.51,% Slots,,,0.00,5.35,
195.228924117,S0-C3,Backend_Bound,40.25,% Slots,,,0.00,5.35,
195.228924117,S0-C3,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
195.228924117,S0-C3,Frontend_Bound.Frontend_Latency,41.52,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S0-C3,Backend_Bound.Memory_Bound,29.28,% Slots,,,0.00,5.35,
195.228924117,S0-C3,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.35,
195.228924117,S0-C3,Retiring.Microcode_Sequencer,13.24,% Slots,,idq.ms_uops,0.00,5.09,
195.228924117,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.09,
195.228924117,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
195.228924117,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C4,Frontend_Bound,33.70,% Slots,,,0.00,5.35,<==
195.228924117,S0-C4,Backend_Bound,13.58,% Slots,,,0.00,5.35,
195.228924117,S0-C4,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.17,% Slots,,,0.00,5.15,
195.228924117,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.09,
195.228924117,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.73,% Core_Clocks,,,0.00,5.36,
195.228924117,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C5,Frontend_Bound,28.66,% Slots,,,0.00,5.35,
195.228924117,S0-C5,Backend_Bound,40.97,% Slots,,,0.00,5.35,
195.228924117,S0-C5,Retiring,26.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
195.228924117,S0-C5,Frontend_Bound.Frontend_Latency,18.59,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.67,% Slots,,,0.00,5.15,
195.228924117,S0-C5,Backend_Bound.Memory_Bound,27.40,% Slots,,,0.00,5.35,
195.228924117,S0-C5,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.35,
195.228924117,S0-C5,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.09,
195.228924117,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.09,
195.228924117,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.56,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.33,% Core_Clocks,,,0.00,5.36,
195.228924117,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
195.228924117,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C6,Frontend_Bound,36.30,% Slots,,,0.00,5.35,
195.228924117,S0-C6,Backend_Bound,40.65,% Slots,,,0.00,5.35,
195.228924117,S0-C6,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
195.228924117,S0-C6,Frontend_Bound.Frontend_Latency,27.60,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S0-C6,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.35,
195.228924117,S0-C6,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.35,
195.228924117,S0-C6,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.09,
195.228924117,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.09,
195.228924117,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
195.228924117,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C7,Frontend_Bound,36.18,% Slots,,,0.00,5.35,
195.228924117,S0-C7,Backend_Bound,39.49,% Slots,,,0.00,5.35,
195.228924117,S0-C7,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
195.228924117,S0-C7,Frontend_Bound.Frontend_Latency,31.05,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S0-C7,Backend_Bound.Memory_Bound,26.55,% Slots,,,0.00,5.35,
195.228924117,S0-C7,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.35,
195.228924117,S0-C7,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.09,
195.228924117,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.08,
195.228924117,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.08,
195.228924117,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
195.228924117,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C0,Frontend_Bound,33.07,% Slots,,,0.00,5.35,
195.228924117,S1-C0,Backend_Bound,44.25,% Slots,,,0.00,5.35,
195.228924117,S1-C0,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S1-C0,Frontend_Bound.Frontend_Latency,30.19,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S1-C0,Backend_Bound.Memory_Bound,28.91,% Slots,,,0.00,5.35,
195.228924117,S1-C0,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.35,
195.228924117,S1-C0,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.09,
195.228924117,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
195.228924117,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C1,Frontend_Bound,30.98,% Slots,,,0.00,5.35,
195.228924117,S1-C1,Backend_Bound,41.57,% Slots,,,0.00,5.35,
195.228924117,S1-C1,Retiring,20.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S1-C1,Frontend_Bound.Frontend_Latency,29.27,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S1-C1,Backend_Bound.Memory_Bound,30.48,% Slots,,,0.00,5.35,
195.228924117,S1-C1,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.35,
195.228924117,S1-C1,Retiring.Microcode_Sequencer,10.11,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.09,
195.228924117,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.99,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
195.228924117,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.11,% Clocks,,,0.00,5.09,
195.228924117,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C2,Frontend_Bound,34.66,% Slots,,,0.00,5.35,
195.228924117,S1-C2,Backend_Bound,41.71,% Slots,,,0.00,5.35,
195.228924117,S1-C2,Retiring,41.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S1-C2,Frontend_Bound.Frontend_Latency,29.37,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S1-C2,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.35,
195.228924117,S1-C2,Backend_Bound.Core_Bound,28.56,% Slots,,,0.00,5.35,<==
195.228924117,S1-C2,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
195.228924117,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C3,Frontend_Bound,35.81,% Slots,,,0.00,5.35,
195.228924117,S1-C3,Backend_Bound,40.63,% Slots,,,0.00,5.35,
195.228924117,S1-C3,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S1-C3,Frontend_Bound.Frontend_Latency,29.81,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S1-C3,Backend_Bound.Memory_Bound,23.81,% Slots,,,0.00,5.35,
195.228924117,S1-C3,Backend_Bound.Core_Bound,16.82,% Slots,,,0.00,5.35,
195.228924117,S1-C3,Retiring.Microcode_Sequencer,13.23,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.77,% Clocks,,,0.00,5.09,
195.228924117,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
195.228924117,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C4,Frontend_Bound,33.22,% Slots,,,0.00,5.35,
195.228924117,S1-C4,Backend_Bound,43.14,% Slots,,,0.00,5.35,
195.228924117,S1-C4,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S1-C4,Frontend_Bound.Frontend_Latency,31.29,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S1-C4,Backend_Bound.Memory_Bound,29.14,% Slots,,,0.00,5.35,
195.228924117,S1-C4,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.35,
195.228924117,S1-C4,Retiring.Microcode_Sequencer,15.04,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.09,
195.228924117,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
195.228924117,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C5,Frontend_Bound,35.54,% Slots,,,0.00,5.35,
195.228924117,S1-C5,Backend_Bound,41.35,% Slots,,,0.00,5.35,
195.228924117,S1-C5,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S1-C5,Frontend_Bound.Frontend_Latency,28.75,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.17,
195.228924117,S1-C5,Backend_Bound.Memory_Bound,27.66,% Slots,,,0.00,5.35,
195.228924117,S1-C5,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.35,
195.228924117,S1-C5,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.09,
195.228924117,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.59,% Core_Clocks,,,0.00,5.36,
195.228924117,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
195.228924117,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C6,Frontend_Bound,31.43,% Slots,,,0.00,5.35,
195.228924117,S1-C6,Backend_Bound,45.23,% Slots,,,0.00,5.35,
195.228924117,S1-C6,Retiring,18.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S1-C6,Frontend_Bound.Frontend_Latency,40.50,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S1-C6,Backend_Bound.Memory_Bound,36.67,% Slots,,,0.00,5.35,
195.228924117,S1-C6,Retiring.Microcode_Sequencer,14.75,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.94,% Clocks,,,0.00,5.09,
195.228924117,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
195.228924117,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.21,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
195.228924117,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C7,Frontend_Bound,27.93,% Slots,,,0.00,5.35,
195.228924117,S1-C7,Backend_Bound,45.09,% Slots,,,0.00,5.35,
195.228924117,S1-C7,Retiring,25.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
195.228924117,S1-C7,Frontend_Bound.Frontend_Latency,27.50,% Slots,,rs_events.empty_end,0.00,5.35,
195.228924117,S1-C7,Backend_Bound.Memory_Bound,35.69,% Slots,,,0.00,5.35,
195.228924117,S1-C7,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.08,
195.228924117,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.36,% Clocks,,,0.00,5.09,
195.228924117,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
195.228924117,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.82,% Clocks,,idq.ms_switches,0.00,5.09,
195.228924117,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
195.228924117,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
195.228924117,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
195.228924117,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
195.228924117,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
195.228924117,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
196.734274591,S0-C0,Frontend_Bound,28.27,% Slots,,,0.00,5.2,
196.734274591,S0-C0,Backend_Bound,30.52,% Slots,,,0.00,5.2,
196.734274591,S0-C0,Retiring,29.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S0-C0,Frontend_Bound.Frontend_Latency,27.71,% Slots,,rs_events.empty_end,0.00,5.19,
196.734274591,S0-C0,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.12,
196.734274591,S0-C0,Backend_Bound.Core_Bound,19.94,% Slots,,,0.00,5.12,<==
196.734274591,S0-C0,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
196.734274591,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.93,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
196.734274591,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C1,Frontend_Bound,35.64,% Slots,,,0.00,5.21,
196.734274591,S0-C1,Backend_Bound,37.92,% Slots,,,0.00,5.21,<==
196.734274591,S0-C1,Retiring,19.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S0-C1,Frontend_Bound.Frontend_Latency,29.86,% Slots,,rs_events.empty_end,0.00,5.19,
196.734274591,S0-C1,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.12,
196.734274591,S0-C1,Backend_Bound.Core_Bound,19.40,% Slots,,,0.00,5.12,
196.734274591,S0-C1,Retiring.Microcode_Sequencer,9.75,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.41,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
196.734274591,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C2,Frontend_Bound,36.99,% Slots,,,0.00,5.21,
196.734274591,S0-C2,Backend_Bound,37.74,% Slots,,,0.00,5.21,
196.734274591,S0-C2,Retiring,16.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S0-C2,Frontend_Bound.Frontend_Latency,25.58,% Slots,,rs_events.empty_end,0.00,5.2,
196.734274591,S0-C2,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.13,
196.734274591,S0-C2,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.13,
196.734274591,S0-C2,Retiring.Microcode_Sequencer,11.73,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.31,
196.734274591,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
196.734274591,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C3,Frontend_Bound,35.54,% Slots,,,0.00,5.21,
196.734274591,S0-C3,Backend_Bound,37.80,% Slots,,,0.00,5.21,
196.734274591,S0-C3,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S0-C3,Frontend_Bound.Frontend_Latency,31.11,% Slots,,rs_events.empty_end,0.00,5.2,
196.734274591,S0-C3,Backend_Bound.Memory_Bound,24.38,% Slots,,,0.00,5.13,<==
196.734274591,S0-C3,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.13,
196.734274591,S0-C3,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.31,
196.734274591,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
196.734274591,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.42,% Clocks,,,0.00,5.04,
196.734274591,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
196.734274591,S0-C4,Frontend_Bound,34.59,% Slots,,,0.00,5.21,<==
196.734274591,S0-C4,Bad_Speculation,10.07,% Slots,,,0.00,5.21,
196.734274591,S0-C4,Backend_Bound,14.42,% Slots,,,0.00,5.21,
196.734274591,S0-C4,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.2,
196.734274591,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.22,
196.734274591,S0-C4,Bad_Speculation.Branch_Mispredicts,9.74,% Slots,,br_misp_retired.all_branches,0.00,5.21,
196.734274591,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.31,
196.734274591,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.84,% Core_Clocks,,,0.00,5.32,
196.734274591,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C5,Frontend_Bound,38.68,% Slots,,,0.00,5.22,
196.734274591,S0-C5,Backend_Bound,36.68,% Slots,,,0.00,5.22,
196.734274591,S0-C5,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S0-C5,Frontend_Bound.Frontend_Latency,24.81,% Slots,,rs_events.empty_end,0.00,5.2,<==
196.734274591,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.65,% Slots,,,0.00,5.22,
196.734274591,S0-C5,Backend_Bound.Memory_Bound,23.58,% Slots,,,0.00,5.13,
196.734274591,S0-C5,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.13,
196.734274591,S0-C5,Retiring.Microcode_Sequencer,11.91,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.31,
196.734274591,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.01,% Core_Clocks,,,0.00,5.32,
196.734274591,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
196.734274591,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.67,% Clocks,,,0.00,5.05,
196.734274591,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C6,Frontend_Bound,36.73,% Slots,,,0.00,5.22,
196.734274591,S0-C6,Backend_Bound,37.14,% Slots,,,0.00,5.22,
196.734274591,S0-C6,Retiring,17.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S0-C6,Frontend_Bound.Frontend_Latency,46.03,% Slots,,rs_events.empty_end,0.00,5.2,
196.734274591,S0-C6,Backend_Bound.Memory_Bound,31.19,% Slots,,,0.00,5.13,
196.734274591,S0-C6,Retiring.Microcode_Sequencer,12.14,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.31,
196.734274591,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
196.734274591,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
196.734274591,S0-C7,Frontend_Bound,35.40,% Slots,,,0.00,5.22,
196.734274591,S0-C7,Backend_Bound,38.56,% Slots,,,0.00,5.22,
196.734274591,S0-C7,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S0-C7,Frontend_Bound.Frontend_Latency,30.35,% Slots,,rs_events.empty_end,0.00,5.21,
196.734274591,S0-C7,Backend_Bound.Memory_Bound,23.89,% Slots,,,0.00,5.14,
196.734274591,S0-C7,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.14,
196.734274591,S0-C7,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.31,
196.734274591,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
196.734274591,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
196.734274591,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.02,% Clocks,,,0.00,5.05,
196.734274591,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C0,Frontend_Bound,37.12,% Slots,,,0.00,5.22,
196.734274591,S1-C0,Backend_Bound,39.17,% Slots,,,0.00,5.22,
196.734274591,S1-C0,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S1-C0,Frontend_Bound.Frontend_Latency,32.70,% Slots,,rs_events.empty_end,0.00,5.21,
196.734274591,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.22,
196.734274591,S1-C0,Backend_Bound.Memory_Bound,28.62,% Slots,,,0.00,5.14,
196.734274591,S1-C0,Backend_Bound.Core_Bound,10.55,% Slots,,,0.00,5.14,
196.734274591,S1-C0,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.31,
196.734274591,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.47,% Core_Clocks,,,0.00,5.32,
196.734274591,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
196.734274591,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.96,% Clocks,,,0.00,5.04,
196.734274591,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
196.734274591,S1-C1,Frontend_Bound,36.30,% Slots,,,0.00,5.22,
196.734274591,S1-C1,Backend_Bound,38.56,% Slots,,,0.00,5.22,
196.734274591,S1-C1,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S1-C1,Frontend_Bound.Frontend_Latency,80.18,% Slots,,rs_events.empty_end,0.00,5.21,
196.734274591,S1-C1,Backend_Bound.Memory_Bound,50.78,% Slots,,,0.00,5.14,<==
196.734274591,S1-C1,Retiring.Microcode_Sequencer,13.78,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.31,
196.734274591,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
196.734274591,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C2,Frontend_Bound,22.03,% Slots,,,0.00,5.22,
196.734274591,S1-C2,Backend_Bound,44.45,% Slots,,,0.00,5.22,
196.734274591,S1-C2,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S1-C2,Frontend_Bound.Frontend_Latency,34.91,% Slots,,rs_events.empty_end,0.00,5.21,
196.734274591,S1-C2,Backend_Bound.Memory_Bound,40.21,% Slots,,,0.00,5.14,
196.734274591,S1-C2,Retiring.Microcode_Sequencer,7.91,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.31,
196.734274591,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
196.734274591,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
196.734274591,S1-C3,Frontend_Bound,35.96,% Slots,,,0.00,5.22,
196.734274591,S1-C3,Backend_Bound,39.29,% Slots,,,0.00,5.22,
196.734274591,S1-C3,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S1-C3,Frontend_Bound.Frontend_Latency,36.42,% Slots,,rs_events.empty_end,0.00,5.22,
196.734274591,S1-C3,Backend_Bound.Memory_Bound,31.35,% Slots,,,0.00,5.15,
196.734274591,S1-C3,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.31,
196.734274591,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.52,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
196.734274591,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
196.734274591,S1-C4,Frontend_Bound,41.03,% Slots,,,0.00,5.23,
196.734274591,S1-C4,Backend_Bound,35.14,% Slots,,,0.00,5.23,
196.734274591,S1-C4,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S1-C4,Frontend_Bound.Frontend_Latency,66.58,% Slots,,rs_events.empty_end,0.00,5.22,<==
196.734274591,S1-C4,Backend_Bound.Core_Bound,64.66,% Slots,,,0.00,5.15,
196.734274591,S1-C4,Retiring.Microcode_Sequencer,15.19,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.31,
196.734274591,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.04,% Clocks,,,0.00,5.04,
196.734274591,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
196.734274591,S1-C5,Frontend_Bound,36.17,% Slots,,,0.00,5.23,
196.734274591,S1-C5,Backend_Bound,39.32,% Slots,,,0.00,5.23,
196.734274591,S1-C5,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S1-C5,Frontend_Bound.Frontend_Latency,33.98,% Slots,,rs_events.empty_end,0.00,5.22,
196.734274591,S1-C5,Backend_Bound.Memory_Bound,27.84,% Slots,,,0.00,5.15,
196.734274591,S1-C5,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.15,
196.734274591,S1-C5,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.31,
196.734274591,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.78,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
196.734274591,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C6,Frontend_Bound,35.50,% Slots,,,0.00,5.23,
196.734274591,S1-C6,Backend_Bound,39.56,% Slots,,,0.00,5.23,
196.734274591,S1-C6,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S1-C6,Frontend_Bound.Frontend_Latency,41.37,% Slots,,rs_events.empty_end,0.00,5.22,
196.734274591,S1-C6,Backend_Bound.Memory_Bound,32.15,% Slots,,,0.00,5.15,
196.734274591,S1-C6,Retiring.Microcode_Sequencer,14.89,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.31,
196.734274591,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
196.734274591,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
196.734274591,S1-C7,Frontend_Bound,36.90,% Slots,,,0.00,5.24,
196.734274591,S1-C7,Backend_Bound,38.61,% Slots,,,0.00,5.24,
196.734274591,S1-C7,Retiring,16.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
196.734274591,S1-C7,Frontend_Bound.Frontend_Latency,31.23,% Slots,,rs_events.empty_end,0.00,5.23,
196.734274591,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.31,
196.734274591,S1-C7,Backend_Bound.Memory_Bound,23.08,% Slots,,,0.00,5.16,
196.734274591,S1-C7,Backend_Bound.Core_Bound,15.52,% Slots,,,0.00,5.16,
196.734274591,S1-C7,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.32,
196.734274591,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.31,
196.734274591,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.734274591,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.31,
196.734274591,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.29,% Core_Clocks,,,0.00,5.32,
196.734274591,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
196.734274591,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.734274591,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.50,% Clocks,,,0.00,5.05,
196.734274591,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
196.734274591,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
196.734274591,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
198.24248501,S0-C0,Frontend_Bound,23.02,% Slots,,,0.00,5.04,
198.24248501,S0-C0,Backend_Bound,55.92,% Slots,,,0.00,5.03,
198.24248501,S0-C0,Retiring,30.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
198.24248501,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.03,% Slots,,,0.00,5.04,
198.24248501,S0-C0,Backend_Bound.Memory_Bound,16.34,% Slots,,,0.00,5.03,
198.24248501,S0-C0,Backend_Bound.Core_Bound,39.57,% Slots,,,0.00,5.03,
198.24248501,S0-C0,Retiring.Microcode_Sequencer,9.15,% Slots,,idq.ms_uops,0.00,5.3,
198.24248501,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.33,
198.24248501,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.71,% Core_Clocks,,,0.00,5.19,
198.24248501,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
198.24248501,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.83,% Clocks,,,0.00,5.3,<==
198.24248501,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
198.24248501,S0-C1,Frontend_Bound,36.06,% Slots,,,0.00,5.05,
198.24248501,S0-C1,Bad_Speculation,10.18,% Slots,,,0.00,5.04,
198.24248501,S0-C1,Backend_Bound,33.02,% Slots,,,0.00,5.04,
198.24248501,S0-C1,Retiring,20.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S0-C1,Frontend_Bound.Frontend_Bandwidth,26.84,% Slots,,,0.00,5.05,
198.24248501,S0-C1,Bad_Speculation.Branch_Mispredicts,9.37,% Slots,,br_misp_retired.all_branches,0.00,5.04,
198.24248501,S0-C1,Backend_Bound.Memory_Bound,18.64,% Slots,,,0.00,5.04,
198.24248501,S0-C1,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.04,
198.24248501,S0-C1,Retiring.Microcode_Sequencer,11.16,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.17,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.55,% Core_Clocks,,,0.00,5.2,<==
198.24248501,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.35,% Clocks,,,0.00,5.3,
198.24248501,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C2,Frontend_Bound,35.09,% Slots,,,0.00,5.05,
198.24248501,S0-C2,Bad_Speculation,12.85,% Slots,,,0.00,5.04,
198.24248501,S0-C2,Backend_Bound,29.65,% Slots,,,0.00,5.04,
198.24248501,S0-C2,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S0-C2,Frontend_Bound.Frontend_Bandwidth,50.72,% Slots,,,0.00,5.05,
198.24248501,S0-C2,Bad_Speculation.Branch_Mispredicts,11.71,% Slots,,br_misp_retired.all_branches,0.00,5.04,
198.24248501,S0-C2,Backend_Bound.Memory_Bound,20.12,% Slots,,,0.00,5.04,
198.24248501,S0-C2,Retiring.Microcode_Sequencer,14.72,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.23,% Core_Clocks,,,0.00,5.21,<==
198.24248501,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C3,Frontend_Bound,46.20,% Slots,,,0.00,5.05,
198.24248501,S0-C3,Backend_Bound,31.07,% Slots,,,0.00,5.05,
198.24248501,S0-C3,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S0-C3,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.12,
198.24248501,S0-C3,Frontend_Bound.Frontend_Bandwidth,75.02,% Slots,,,0.00,5.05,
198.24248501,S0-C3,Backend_Bound.Memory_Bound,21.81,% Slots,,,0.00,5.05,
198.24248501,S0-C3,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.32,
198.24248501,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
198.24248501,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.10,% Core_Clocks,,,0.00,5.21,<==
198.24248501,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C4,Frontend_Bound,35.91,% Slots,,,0.00,5.05,<==
198.24248501,S0-C4,Bad_Speculation,10.50,% Slots,,,0.00,5.05,
198.24248501,S0-C4,Backend_Bound,13.03,% Slots,,,0.00,5.05,
198.24248501,S0-C4,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.12,
198.24248501,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.44,% Slots,,,0.00,5.05,
198.24248501,S0-C4,Bad_Speculation.Branch_Mispredicts,10.18,% Slots,,br_misp_retired.all_branches,0.00,5.05,
198.24248501,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.32,
198.24248501,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
198.24248501,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.30,% Core_Clocks,,,0.00,5.21,
198.24248501,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C5,Frontend_Bound,32.50,% Slots,,,0.00,5.04,
198.24248501,S0-C5,Backend_Bound,37.58,% Slots,,,0.00,5.04,
198.24248501,S0-C5,Retiring,26.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S0-C5,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.11,
198.24248501,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.04,
198.24248501,S0-C5,Backend_Bound.Memory_Bound,30.06,% Slots,,,0.00,5.04,
198.24248501,S0-C5,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.95,% Clocks,,,0.00,5.32,
198.24248501,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
198.24248501,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.04,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.76,% Core_Clocks,,,0.00,5.21,
198.24248501,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
198.24248501,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C6,Frontend_Bound,22.72,% Slots,,,0.00,5.04,
198.24248501,S0-C6,Backend_Bound,51.36,% Slots,,,0.00,5.04,
198.24248501,S0-C6,Retiring,13.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S0-C6,Frontend_Bound.Frontend_Bandwidth,25.09,% Slots,,,0.00,5.04,
198.24248501,S0-C6,Backend_Bound.Memory_Bound,34.48,% Slots,,,0.00,5.04,
198.24248501,S0-C6,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.04,
198.24248501,S0-C6,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.32,% Core_Clocks,,,0.00,5.21,
198.24248501,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
198.24248501,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C7,Frontend_Bound,38.09,% Slots,,,0.00,5.04,
198.24248501,S0-C7,Bad_Speculation,10.70,% Slots,,,0.00,5.04,
198.24248501,S0-C7,Backend_Bound,32.94,% Slots,,,0.00,5.04,
198.24248501,S0-C7,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S0-C7,Frontend_Bound.Frontend_Bandwidth,57.68,% Slots,,,0.00,5.04,
198.24248501,S0-C7,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.04,
198.24248501,S0-C7,Backend_Bound.Memory_Bound,21.48,% Slots,,,0.00,5.04,
198.24248501,S0-C7,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.04,
198.24248501,S0-C7,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.40,% Core_Clocks,,,0.00,5.22,<==
198.24248501,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.97,% Clocks,,,0.00,5.31,
198.24248501,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C0,Frontend_Bound,23.18,% Slots,,,0.00,5.04,
198.24248501,S1-C0,Backend_Bound,59.98,% Slots,,,0.00,5.04,
198.24248501,S1-C0,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S1-C0,Backend_Bound.Memory_Bound,22.84,% Slots,,,0.00,5.04,
198.24248501,S1-C0,Backend_Bound.Core_Bound,37.14,% Slots,,,0.00,5.04,<==
198.24248501,S1-C0,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,16.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
198.24248501,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C1,Frontend_Bound,41.20,% Slots,,,0.00,5.04,<==
198.24248501,S1-C1,Backend_Bound,37.84,% Slots,,,0.00,5.04,
198.24248501,S1-C1,Retiring,15.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S1-C1,Frontend_Bound.Frontend_Latency,32.47,% Slots,,rs_events.empty_end,0.00,5.1,
198.24248501,S1-C1,Frontend_Bound.Frontend_Bandwidth,33.51,% Slots,,,0.00,5.04,
198.24248501,S1-C1,Backend_Bound.Memory_Bound,31.29,% Slots,,,0.00,5.04,
198.24248501,S1-C1,Retiring.Microcode_Sequencer,11.73,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.32,
198.24248501,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
198.24248501,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.40,% Core_Clocks,,,0.00,5.22,
198.24248501,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
198.24248501,S1-C2,Backend_Bound,69.30,% Slots,,,0.00,5.04,
198.24248501,S1-C2,Retiring,21.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
198.24248501,S1-C2,Backend_Bound.Memory_Bound,17.48,% Slots,,,0.00,5.04,
198.24248501,S1-C2,Backend_Bound.Core_Bound,51.82,% Slots,,,0.00,5.04,
198.24248501,S1-C2,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.3,
198.24248501,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.61,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.99,% Clocks,,,0.00,5.29,<==
198.24248501,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
198.24248501,S1-C3,Frontend_Bound,39.41,% Slots,,,0.00,5.04,<==
198.24248501,S1-C3,Backend_Bound,37.48,% Slots,,,0.00,5.04,
198.24248501,S1-C3,Retiring,16.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S1-C3,Frontend_Bound.Frontend_Latency,38.04,% Slots,,rs_events.empty_end,0.00,5.1,
198.24248501,S1-C3,Frontend_Bound.Frontend_Bandwidth,38.76,% Slots,,,0.00,5.04,
198.24248501,S1-C3,Backend_Bound.Memory_Bound,45.25,% Slots,,,0.00,5.04,
198.24248501,S1-C3,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.32,
198.24248501,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
198.24248501,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.71,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.84,% Core_Clocks,,,0.00,5.23,
198.24248501,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C4,Frontend_Bound,36.04,% Slots,,,0.00,5.04,
198.24248501,S1-C4,Backend_Bound,41.01,% Slots,,,0.00,5.04,
198.24248501,S1-C4,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S1-C4,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,0.00,5.1,
198.24248501,S1-C4,Frontend_Bound.Frontend_Bandwidth,51.17,% Slots,,,0.00,5.04,
198.24248501,S1-C4,Backend_Bound.Memory_Bound,26.77,% Slots,,,0.00,5.04,<==
198.24248501,S1-C4,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.04,
198.24248501,S1-C4,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.32,
198.24248501,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
198.24248501,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.08,% Core_Clocks,,,0.00,5.23,
198.24248501,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
198.24248501,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.07,% Clocks,,,0.00,5.31,
198.24248501,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C5,Frontend_Bound,34.57,% Slots,,,0.00,5.04,
198.24248501,S1-C5,Backend_Bound,43.78,% Slots,,,0.00,5.04,
198.24248501,S1-C5,Retiring,12.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S1-C5,Frontend_Bound.Frontend_Latency,29.01,% Slots,,rs_events.empty_end,0.00,5.09,
198.24248501,S1-C5,Backend_Bound.Memory_Bound,28.13,% Slots,,,0.00,5.04,
198.24248501,S1-C5,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.04,
198.24248501,S1-C5,Retiring.Microcode_Sequencer,8.33,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.32,
198.24248501,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
198.24248501,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
198.24248501,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.02,% Clocks,,,0.00,5.31,
198.24248501,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C6,Frontend_Bound,33.31,% Slots,,,0.00,5.04,
198.24248501,S1-C6,Backend_Bound,44.94,% Slots,,,0.00,5.04,
198.24248501,S1-C6,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S1-C6,Frontend_Bound.Frontend_Latency,21.82,% Slots,,rs_events.empty_end,0.00,5.09,
198.24248501,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.49,% Slots,,,0.00,5.04,
198.24248501,S1-C6,Backend_Bound.Memory_Bound,26.89,% Slots,,,0.00,5.04,
198.24248501,S1-C6,Backend_Bound.Core_Bound,18.04,% Slots,,,0.00,5.04,
198.24248501,S1-C6,Retiring.Microcode_Sequencer,12.09,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.32,
198.24248501,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
198.24248501,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.48,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.40,% Core_Clocks,,,0.00,5.23,
198.24248501,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
198.24248501,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.14,% Clocks,,,0.00,5.3,
198.24248501,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C7,Frontend_Bound,34.00,% Slots,,,0.00,5.04,
198.24248501,S1-C7,Backend_Bound,44.23,% Slots,,,0.00,5.04,
198.24248501,S1-C7,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
198.24248501,S1-C7,Frontend_Bound.Frontend_Latency,28.39,% Slots,,rs_events.empty_end,0.00,5.09,
198.24248501,S1-C7,Backend_Bound.Memory_Bound,29.93,% Slots,,,0.00,5.04,
198.24248501,S1-C7,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.04,
198.24248501,S1-C7,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.31,
198.24248501,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.32,
198.24248501,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
198.24248501,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.32,
198.24248501,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
198.24248501,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
198.24248501,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.98,% Clocks,,,0.00,5.31,
198.24248501,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
198.24248501,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
198.24248501,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
198.24248501,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
198.24248501,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
198.24248501,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
201.111766333,S0-C0,Frontend_Bound,22.58,% Slots,,,0.00,5.29,
201.111766333,S0-C0,Backend_Bound,52.30,% Slots,,,0.00,5.29,
201.111766333,S0-C0,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S0-C0,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.29,
201.111766333,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.29,
201.111766333,S0-C0,Backend_Bound.Memory_Bound,82.08,% Slots,,,0.00,5.2,
201.111766333,S0-C0,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.29,
201.111766333,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
201.111766333,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.29,
201.111766333,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.65,% Core_Clocks,,,0.00,5.16,
201.111766333,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
201.111766333,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.34,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.58,
201.111766333,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
201.111766333,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C1,Frontend_Bound,33.69,% Slots,,,0.00,5.28,
201.111766333,S0-C1,Backend_Bound,42.25,% Slots,,,0.00,5.28,
201.111766333,S0-C1,Retiring,15.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S0-C1,Frontend_Bound.Frontend_Latency,28.69,% Slots,,rs_events.empty_end,0.00,5.28,
201.111766333,S0-C1,Backend_Bound.Memory_Bound,73.23,% Slots,,,0.00,5.19,
201.111766333,S0-C1,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.28,
201.111766333,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
201.111766333,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.02,% Clocks,,idq.ms_switches,0.00,5.28,
201.111766333,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
201.111766333,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
201.111766333,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.06,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.15,<==
201.111766333,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C2,Frontend_Bound,22.43,% Slots,,,0.00,5.29,
201.111766333,S0-C2,Backend_Bound,55.70,% Slots,,,0.00,5.29,
201.111766333,S0-C2,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S0-C2,Frontend_Bound.Frontend_Latency,17.16,% Slots,,rs_events.empty_end,0.00,5.29,
201.111766333,S0-C2,Backend_Bound.Memory_Bound,64.44,% Slots,,,0.00,5.19,<==
201.111766333,S0-C2,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.83,% Clocks,,,0.00,5.28,
201.111766333,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
201.111766333,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.53,% Clocks,,idq.ms_switches,0.00,5.28,
201.111766333,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
201.111766333,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
201.111766333,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
201.111766333,S0-C3,Frontend_Bound,22.36,% Slots,,,0.00,5.29,
201.111766333,S0-C3,Backend_Bound,55.35,% Slots,,,0.00,5.29,
201.111766333,S0-C3,Retiring,13.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S0-C3,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.29,
201.111766333,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.29,
201.111766333,S0-C3,Backend_Bound.Memory_Bound,68.24,% Slots,,,0.00,5.19,<==
201.111766333,S0-C3,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.55,% Clocks,,,0.00,5.28,
201.111766333,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
201.111766333,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.37,% Clocks,,idq.ms_switches,0.00,5.28,
201.111766333,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.75,% Core_Clocks,,,0.00,5.16,
201.111766333,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
201.111766333,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
201.111766333,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
201.111766333,S0-C4,Frontend_Bound,23.54,% Slots,,,0.00,5.29,
201.111766333,S0-C4,Backend_Bound,31.04,% Slots,,,0.00,5.29,
201.111766333,S0-C4,Backend_Bound.Memory_Bound,20.68,% Slots,,,0.00,5.19,<==
201.111766333,S0-C4,Backend_Bound.Core_Bound,10.36,% Slots,,,0.00,5.19,
201.111766333,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.87,% Clocks,,,0.00,5.3,
201.111766333,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C5,Frontend_Bound,29.11,% Slots,,,0.00,5.29,
201.111766333,S0-C5,Backend_Bound,43.68,% Slots,,,0.00,5.29,<==
201.111766333,S0-C5,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S0-C5,Frontend_Bound.Frontend_Latency,31.58,% Slots,,rs_events.empty_end,0.00,5.29,
201.111766333,S0-C5,Retiring.Microcode_Sequencer,7.74,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.49,% Clocks,,,0.00,5.28,
201.111766333,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
201.111766333,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.98,% Clocks,,idq.ms_switches,0.00,5.28,
201.111766333,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
201.111766333,S0-C6,Frontend_Bound,23.96,% Slots,,,0.00,5.29,
201.111766333,S0-C6,Backend_Bound,40.25,% Slots,,,0.00,5.29,<==
201.111766333,S0-C6,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.29,
201.111766333,S0-C6,Backend_Bound.Memory_Bound,21.55,% Slots,,,0.00,5.2,
201.111766333,S0-C6,Backend_Bound.Core_Bound,18.71,% Slots,,,0.00,5.2,
201.111766333,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.28,
201.111766333,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
201.111766333,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
201.111766333,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C7,Backend_Bound,63.75,% Slots,,,0.00,5.29,<==
201.111766333,S0-C7,Retiring,14.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S0-C7,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.90,% Clocks,,idq.ms_switches,0.00,5.28,
201.111766333,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C0,Frontend_Bound,22.64,% Slots,,,0.00,5.29,
201.111766333,S1-C0,Backend_Bound,54.46,% Slots,,,0.00,5.29,
201.111766333,S1-C0,Retiring,19.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S1-C0,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,0.00,5.29,
201.111766333,S1-C0,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.29,
201.111766333,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
201.111766333,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.54,% Clocks,,idq.ms_switches,0.00,5.29,
201.111766333,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
201.111766333,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C1,Backend_Bound,67.01,% Slots,,,0.00,5.29,<==
201.111766333,S1-C1,Retiring,15.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S1-C1,Backend_Bound.Memory_Bound,35.92,% Slots,,,0.00,5.2,
201.111766333,S1-C1,Backend_Bound.Core_Bound,31.09,% Slots,,,0.00,5.2,
201.111766333,S1-C1,Retiring.Microcode_Sequencer,10.00,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.80,% Clocks,,idq.ms_switches,0.00,5.28,
201.111766333,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
201.111766333,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.92,% Clocks,,,0.00,5.3,
201.111766333,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
201.111766333,S1-C2,Backend_Bound,64.71,% Slots,,,0.00,5.29,
201.111766333,S1-C2,Retiring,21.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S1-C2,Backend_Bound.Memory_Bound,18.11,% Slots,,,0.00,5.2,
201.111766333,S1-C2,Backend_Bound.Core_Bound,46.59,% Slots,,,0.00,5.2,
201.111766333,S1-C2,Retiring.Microcode_Sequencer,9.47,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.91,% Clocks,,idq.ms_switches,0.00,5.28,
201.111766333,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
201.111766333,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.06,% Clocks,,,0.00,5.3,<==
201.111766333,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
201.111766333,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.29,
201.111766333,S1-C3,Backend_Bound.Memory_Bound,93.73,% Slots,,,0.00,5.15,
201.111766333,S1-C3,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S1-C3,Backend_Bound,53.38,% Slots,,,0.00,5.29,
201.111766333,S1-C3,Retiring,19.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.53,% Clocks,,idq.ms_switches,0.00,5.29,
201.111766333,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
201.111766333,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C4,Backend_Bound,38.30,% Slots,,,0.00,5.29,
201.111766333,S1-C4,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.15,
201.111766333,S1-C4,Backend_Bound.Core_Bound,26.64,% Slots,,,0.00,5.15,
201.111766333,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
201.111766333,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.50,% Clocks,,,0.00,5.3,<==
201.111766333,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C5,Frontend_Bound,24.37,% Slots,,,0.00,5.29,
201.111766333,S1-C5,Backend_Bound,45.44,% Slots,,,0.00,5.29,
201.111766333,S1-C5,Retiring,15.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S1-C5,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.29,
201.111766333,S1-C5,Frontend_Bound.Frontend_Bandwidth,46.05,% Slots,,,0.00,5.29,
201.111766333,S1-C5,Retiring.Microcode_Sequencer,10.20,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.29,
201.111766333,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
201.111766333,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.29,
201.111766333,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.58,% Slots,,,0.00,5.29,
201.111766333,S1-C6,Backend_Bound.Memory_Bound,30.92,% Slots,,,0.00,5.15,
201.111766333,S1-C6,Backend_Bound.Core_Bound,26.85,% Slots,,,0.00,5.15,
201.111766333,S1-C6,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S1-C6,Backend_Bound,57.77,% Slots,,,0.00,5.29,<==
201.111766333,S1-C6,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.99,% Clocks,,idq.ms_switches,0.00,5.29,
201.111766333,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.99,% Core_Clocks,,,0.00,5.16,
201.111766333,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
201.111766333,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.40,% Slots,,,0.00,5.29,
201.111766333,S1-C7,Backend_Bound.Memory_Bound,30.97,% Slots,,,0.00,5.15,
201.111766333,S1-C7,Backend_Bound.Core_Bound,29.69,% Slots,,,0.00,5.15,
201.111766333,S1-C7,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.29,
201.111766333,S1-C7,Backend_Bound,60.66,% Slots,,,0.00,5.29,<==
201.111766333,S1-C7,Retiring,14.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
201.111766333,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.33,% Clocks,,idq.ms_switches,0.00,5.29,
201.111766333,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
201.111766333,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
201.111766333,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
201.111766333,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
201.111766333,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
201.111766333,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
202.619328424,S0-C0,Frontend_Bound,27.43,% Slots,,,0.00,5.33,
202.619328424,S0-C0,Backend_Bound,34.86,% Slots,,,0.00,5.33,
202.619328424,S0-C0,Retiring,21.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
202.619328424,S0-C0,Frontend_Bound.Frontend_Latency,24.32,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S0-C0,Backend_Bound.Memory_Bound,29.35,% Slots,,,0.00,5.13,<==
202.619328424,S0-C0,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.22,
202.619328424,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.18,
202.619328424,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
202.619328424,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.70,% Clocks,,idq.ms_switches,0.00,5.13,
202.619328424,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
202.619328424,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.48,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.08,
202.619328424,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
202.619328424,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
202.619328424,S0-C1,Frontend_Bound,32.35,% Slots,,,0.00,5.32,
202.619328424,S0-C1,Backend_Bound,44.41,% Slots,,,0.00,5.32,
202.619328424,S0-C1,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
202.619328424,S0-C1,Frontend_Bound.Frontend_Latency,24.74,% Slots,,rs_events.empty_end,0.00,5.32,
202.619328424,S0-C1,Backend_Bound.Memory_Bound,35.96,% Slots,,,0.00,5.13,<==
202.619328424,S0-C1,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.23,
202.619328424,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.75,% Clocks,,,0.00,5.18,
202.619328424,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
202.619328424,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.13,
202.619328424,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
202.619328424,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.02,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.09,
202.619328424,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
202.619328424,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
202.619328424,S0-C2,Frontend_Bound,47.76,% Slots,,,0.00,5.32,
202.619328424,S0-C2,Backend_Bound,31.25,% Slots,,,0.00,5.32,
202.619328424,S0-C2,Retiring,14.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
202.619328424,S0-C2,Frontend_Bound.Frontend_Latency,40.99,% Slots,,rs_events.empty_end,0.00,5.32,
202.619328424,S0-C2,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.13,
202.619328424,S0-C2,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.23,
202.619328424,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.18,
202.619328424,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
202.619328424,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.13,<==
202.619328424,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
202.619328424,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
202.619328424,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
202.619328424,S0-C3,Frontend_Bound,35.51,% Slots,,,0.00,5.33,
202.619328424,S0-C3,Backend_Bound,40.52,% Slots,,,0.00,5.33,
202.619328424,S0-C3,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
202.619328424,S0-C3,Frontend_Bound.Frontend_Latency,35.08,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S0-C3,Backend_Bound.Memory_Bound,43.08,% Slots,,,0.00,5.15,<==
202.619328424,S0-C3,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.23,
202.619328424,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.03,% Clocks,,idq.ms_switches,0.00,5.13,
202.619328424,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
202.619328424,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
202.619328424,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
202.619328424,S0-C4,Frontend_Bound,34.00,% Slots,,,0.00,5.33,<==
202.619328424,S0-C4,Backend_Bound,14.32,% Slots,,,0.00,5.33,
202.619328424,S0-C4,Frontend_Bound.Frontend_Latency,18.11,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.22,% Slots,,,0.00,5.32,
202.619328424,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.19,
202.619328424,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
202.619328424,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.62,% Core_Clocks,,,0.00,5.32,
202.619328424,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
202.619328424,S0-C5,Frontend_Bound,41.17,% Slots,,,0.00,5.33,
202.619328424,S0-C5,Backend_Bound,38.23,% Slots,,,0.00,5.33,
202.619328424,S0-C5,Retiring,14.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
202.619328424,S0-C5,Frontend_Bound.Frontend_Latency,40.56,% Slots,,rs_events.empty_end,0.00,5.32,<==
202.619328424,S0-C5,Backend_Bound.Memory_Bound,24.33,% Slots,,,0.00,5.15,
202.619328424,S0-C5,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.15,
202.619328424,S0-C5,Retiring.Microcode_Sequencer,7.49,% Slots,,idq.ms_uops,0.00,5.24,
202.619328424,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.19,
202.619328424,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
202.619328424,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.74,% Clocks,,idq.ms_switches,0.00,5.14,
202.619328424,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
202.619328424,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
202.619328424,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
202.619328424,S0-C6,Backend_Bound,39.34,% Slots,,,0.00,5.32,
202.619328424,S0-C6,Backend_Bound.Memory_Bound,15.03,% Slots,,,0.00,5.15,
202.619328424,S0-C6,Backend_Bound.Core_Bound,24.31,% Slots,,,0.00,5.15,<==
202.619328424,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
202.619328424,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
202.619328424,S0-C7,Frontend_Bound,31.58,% Slots,,,0.00,5.33,
202.619328424,S0-C7,Backend_Bound,49.35,% Slots,,,0.00,5.33,
202.619328424,S0-C7,Retiring,14.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
202.619328424,S0-C7,Frontend_Bound.Frontend_Latency,24.40,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S0-C7,Backend_Bound.Memory_Bound,37.77,% Slots,,,0.00,5.15,
202.619328424,S0-C7,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.15,
202.619328424,S0-C7,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.24,
202.619328424,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.85,% Clocks,,,0.00,5.19,
202.619328424,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
202.619328424,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.14,
202.619328424,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
202.619328424,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.25,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.09,
202.619328424,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
202.619328424,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
202.619328424,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.26,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
202.619328424,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
202.619328424,S1-C0,Frontend_Bound,34.60,% Slots,,,0.00,5.33,
202.619328424,S1-C0,Backend_Bound,39.38,% Slots,,,0.00,5.33,<==
202.619328424,S1-C0,Retiring,22.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
202.619328424,S1-C0,Frontend_Bound.Frontend_Latency,30.11,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S1-C0,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.15,
202.619328424,S1-C0,Backend_Bound.Core_Bound,20.18,% Slots,,,0.00,5.15,
202.619328424,S1-C0,Retiring.Microcode_Sequencer,16.14,% Slots,,idq.ms_uops,0.00,5.25,
202.619328424,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.08,% Clocks,,idq.ms_switches,0.00,5.14,
202.619328424,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
202.619328424,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
202.619328424,S1-C1,Frontend_Bound,43.60,% Slots,,,0.00,5.33,
202.619328424,S1-C1,Backend_Bound,32.79,% Slots,,,0.00,5.33,
202.619328424,S1-C1,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
202.619328424,S1-C1,Frontend_Bound.Frontend_Latency,34.99,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S1-C1,Backend_Bound.Memory_Bound,19.59,% Slots,,,0.00,5.14,
202.619328424,S1-C1,Backend_Bound.Core_Bound,13.20,% Slots,,,0.00,5.14,
202.619328424,S1-C1,Retiring.Microcode_Sequencer,9.45,% Slots,,idq.ms_uops,0.00,5.25,
202.619328424,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
202.619328424,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.43,% Clocks,,idq.ms_switches,0.00,5.14,<==
202.619328424,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
202.619328424,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
202.619328424,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
202.619328424,S1-C2,Frontend_Bound,34.80,% Slots,,,0.00,5.33,
202.619328424,S1-C2,Backend_Bound,38.23,% Slots,,,0.00,5.33,
202.619328424,S1-C2,Retiring,20.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
202.619328424,S1-C2,Frontend_Bound.Frontend_Latency,30.57,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S1-C2,Backend_Bound.Memory_Bound,22.16,% Slots,,,0.00,5.14,
202.619328424,S1-C2,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.14,
202.619328424,S1-C2,Retiring.Microcode_Sequencer,14.54,% Slots,,idq.ms_uops,0.00,5.25,
202.619328424,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.10,% Clocks,,idq.ms_switches,0.00,5.14,
202.619328424,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
202.619328424,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
202.619328424,S1-C3,Frontend_Bound,38.44,% Slots,,,0.00,5.32,
202.619328424,S1-C3,Backend_Bound,40.76,% Slots,,,0.00,5.32,
202.619328424,S1-C3,Retiring,15.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
202.619328424,S1-C3,Frontend_Bound.Frontend_Latency,29.06,% Slots,,rs_events.empty_end,0.00,5.32,
202.619328424,S1-C3,Backend_Bound.Memory_Bound,29.52,% Slots,,,0.00,5.14,
202.619328424,S1-C3,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.14,
202.619328424,S1-C3,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.25,
202.619328424,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.2,
202.619328424,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
202.619328424,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.10,% Clocks,,idq.ms_switches,0.00,5.14,
202.619328424,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
202.619328424,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
202.619328424,S1-C4,Backend_Bound,37.91,% Slots,,,0.00,5.33,
202.619328424,S1-C4,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.13,
202.619328424,S1-C4,Backend_Bound.Core_Bound,25.20,% Slots,,,0.00,5.13,
202.619328424,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
202.619328424,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.72,% Clocks,,,0.00,5.3,<==
202.619328424,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
202.619328424,S1-C5,Backend_Bound,36.18,% Slots,,,0.00,5.33,
202.619328424,S1-C5,Backend_Bound.Memory_Bound,24.49,% Slots,,,0.00,5.14,
202.619328424,S1-C5,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.14,
202.619328424,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
202.619328424,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
202.619328424,S1-C6,Frontend_Bound,33.31,% Slots,,,0.00,5.33,
202.619328424,S1-C6,Backend_Bound,40.47,% Slots,,,0.00,5.33,
202.619328424,S1-C6,Retiring,20.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
202.619328424,S1-C6,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S1-C6,Backend_Bound.Memory_Bound,23.09,% Slots,,,0.00,5.13,<==
202.619328424,S1-C6,Backend_Bound.Core_Bound,17.38,% Slots,,,0.00,5.13,
202.619328424,S1-C6,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.25,
202.619328424,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.36,% Clocks,,idq.ms_switches,0.00,5.15,
202.619328424,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
202.619328424,S1-C7,Frontend_Bound,35.18,% Slots,,,0.00,5.33,
202.619328424,S1-C7,Backend_Bound,38.08,% Slots,,,0.00,5.33,
202.619328424,S1-C7,Retiring,19.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
202.619328424,S1-C7,Frontend_Bound.Frontend_Latency,38.20,% Slots,,rs_events.empty_end,0.00,5.33,
202.619328424,S1-C7,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.13,
202.619328424,S1-C7,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.13,
202.619328424,S1-C7,Retiring.Microcode_Sequencer,12.57,% Slots,,idq.ms_uops,0.00,5.25,
202.619328424,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.20,% Clocks,,idq.ms_switches,0.00,5.15,
202.619328424,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
202.619328424,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.55,% Clocks,,,0.00,5.3,
202.619328424,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
202.619328424,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
202.619328424,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
202.619328424,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
202.619328424,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
202.619328424,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
202.619328424,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C0,Frontend_Bound,37.51,% Slots,,,0.00,5.3,
204.125760485,S0-C0,Backend_Bound,31.20,% Slots,,,0.00,5.3,
204.125760485,S0-C0,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
204.125760485,S0-C0,Frontend_Bound.Frontend_Latency,25.10,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S0-C0,Backend_Bound.Memory_Bound,17.70,% Slots,,,0.00,5.3,
204.125760485,S0-C0,Backend_Bound.Core_Bound,13.50,% Slots,,,0.00,5.3,
204.125760485,S0-C0,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,26.54,% Clocks,,idq.ms_switches,0.00,5.04,<==
204.125760485,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
204.125760485,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.43,% Clocks,,,0.00,5.15,
204.125760485,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C1,Frontend_Bound,40.67,% Slots,,,0.00,5.31,
204.125760485,S0-C1,Backend_Bound,36.75,% Slots,,,0.00,5.31,
204.125760485,S0-C1,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
204.125760485,S0-C1,Frontend_Bound.Frontend_Latency,35.68,% Slots,,rs_events.empty_end,0.00,5.31,<==
204.125760485,S0-C1,Backend_Bound.Memory_Bound,24.27,% Slots,,,0.00,5.31,
204.125760485,S0-C1,Backend_Bound.Core_Bound,12.48,% Slots,,,0.00,5.31,
204.125760485,S0-C1,Retiring.Microcode_Sequencer,6.78,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.67,% Clocks,,,0.00,5.05,
204.125760485,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.39,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
204.125760485,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
204.125760485,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.17,% Clocks,,idq.ms_switches,0.00,5.05,
204.125760485,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
204.125760485,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.10,% Clocks,,,0.00,5.15,
204.125760485,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C2,Frontend_Bound,40.24,% Slots,,,0.00,5.3,
204.125760485,S0-C2,Backend_Bound,38.17,% Slots,,,0.00,5.3,
204.125760485,S0-C2,Retiring,14.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
204.125760485,S0-C2,Frontend_Bound.Frontend_Latency,34.12,% Slots,,rs_events.empty_end,0.00,5.3,<==
204.125760485,S0-C2,Backend_Bound.Memory_Bound,24.80,% Slots,,,0.00,5.3,
204.125760485,S0-C2,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.3,
204.125760485,S0-C2,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.05,
204.125760485,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.04,
204.125760485,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.76,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
204.125760485,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
204.125760485,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.30,% Clocks,,idq.ms_switches,0.00,5.04,
204.125760485,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
204.125760485,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.33,% Clocks,,,0.00,5.15,
204.125760485,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C3,Frontend_Bound,34.20,% Slots,,,0.00,5.3,
204.125760485,S0-C3,Backend_Bound,44.57,% Slots,,,0.00,5.3,
204.125760485,S0-C3,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
204.125760485,S0-C3,Frontend_Bound.Frontend_Latency,28.44,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S0-C3,Backend_Bound.Memory_Bound,33.73,% Slots,,,0.00,5.3,
204.125760485,S0-C3,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.3,
204.125760485,S0-C3,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.05,
204.125760485,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.33,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
204.125760485,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
204.125760485,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.05,
204.125760485,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
204.125760485,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
204.125760485,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.56,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
204.125760485,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.47,% Clocks,,,0.00,5.14,
204.125760485,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C4,Frontend_Bound,34.08,% Slots,,,0.00,5.3,<==
204.125760485,S0-C4,Backend_Bound,15.60,% Slots,,,0.00,5.3,
204.125760485,S0-C4,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.96,% Slots,,,0.00,5.28,
204.125760485,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.05,
204.125760485,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
204.125760485,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.85,% Core_Clocks,,,0.00,5.32,
204.125760485,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C5,Frontend_Bound,36.87,% Slots,,,0.00,5.3,
204.125760485,S0-C5,Backend_Bound,42.71,% Slots,,,0.00,5.3,
204.125760485,S0-C5,Retiring,13.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
204.125760485,S0-C5,Frontend_Bound.Frontend_Latency,33.22,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S0-C5,Backend_Bound.Memory_Bound,41.89,% Slots,,,0.00,5.3,<==
204.125760485,S0-C5,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.05,
204.125760485,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.04,
204.125760485,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
204.125760485,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.04,
204.125760485,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
204.125760485,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
204.125760485,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
204.125760485,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C6,Backend_Bound,37.95,% Slots,,,0.00,5.31,
204.125760485,S0-C6,Backend_Bound.Memory_Bound,28.51,% Slots,,,0.00,5.31,
204.125760485,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
204.125760485,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C7,Frontend_Bound,30.82,% Slots,,,0.00,5.3,
204.125760485,S0-C7,Backend_Bound,42.61,% Slots,,,0.00,5.3,
204.125760485,S0-C7,Retiring,22.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
204.125760485,S0-C7,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S0-C7,Backend_Bound.Memory_Bound,24.70,% Slots,,,0.00,5.3,
204.125760485,S0-C7,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.3,
204.125760485,S0-C7,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.05,
204.125760485,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
204.125760485,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.13,% Clocks,,idq.ms_switches,0.00,5.05,
204.125760485,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
204.125760485,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.11,% Clocks,,,0.00,5.16,
204.125760485,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C0,Frontend_Bound,40.46,% Slots,,,0.00,5.31,
204.125760485,S1-C0,Backend_Bound,38.86,% Slots,,,0.00,5.31,
204.125760485,S1-C0,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
204.125760485,S1-C0,Frontend_Bound.Frontend_Latency,40.11,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S1-C0,Backend_Bound.Memory_Bound,18.15,% Slots,,,0.00,5.3,
204.125760485,S1-C0,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.3,
204.125760485,S1-C0,Retiring.Microcode_Sequencer,8.52,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.76,% Clocks,,idq.ms_switches,0.00,5.05,<==
204.125760485,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
204.125760485,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C1,Frontend_Bound,35.53,% Slots,,,0.00,5.3,
204.125760485,S1-C1,Backend_Bound,40.39,% Slots,,,0.00,5.3,
204.125760485,S1-C1,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
204.125760485,S1-C1,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S1-C1,Backend_Bound.Memory_Bound,12.19,% Slots,,,0.00,5.3,
204.125760485,S1-C1,Backend_Bound.Core_Bound,28.19,% Slots,,,0.00,5.3,<==
204.125760485,S1-C1,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.64,% Clocks,,idq.ms_switches,0.00,5.05,
204.125760485,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
204.125760485,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C2,Frontend_Bound,25.59,% Slots,,,0.00,5.31,
204.125760485,S1-C2,Backend_Bound,37.64,% Slots,,,0.00,5.31,
204.125760485,S1-C2,Retiring,20.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
204.125760485,S1-C2,Frontend_Bound.Frontend_Latency,28.64,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S1-C2,Backend_Bound.Core_Bound,49.93,% Slots,,,0.00,5.3,
204.125760485,S1-C2,Retiring.Microcode_Sequencer,4.09,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.27,% Clocks,,idq.ms_switches,0.00,5.05,
204.125760485,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.43,% Clocks,,,0.00,5.16,<==
204.125760485,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C3,Frontend_Bound,45.63,% Slots,,,0.00,5.3,
204.125760485,S1-C3,Backend_Bound,34.25,% Slots,,,0.00,5.3,
204.125760485,S1-C3,Retiring,19.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
204.125760485,S1-C3,Frontend_Bound.Frontend_Latency,40.88,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S1-C3,Backend_Bound.Memory_Bound,31.17,% Slots,,,0.00,5.3,
204.125760485,S1-C3,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.70,% Clocks,,idq.ms_switches,0.00,5.05,<==
204.125760485,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
204.125760485,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C4,Frontend_Bound,35.57,% Slots,,,0.00,5.3,
204.125760485,S1-C4,Backend_Bound,38.09,% Slots,,,0.00,5.3,
204.125760485,S1-C4,Retiring,19.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
204.125760485,S1-C4,Frontend_Bound.Frontend_Latency,51.93,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S1-C4,Backend_Bound.Memory_Bound,37.54,% Slots,,,0.00,5.3,<==
204.125760485,S1-C4,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.14,% Clocks,,idq.ms_switches,0.00,5.04,
204.125760485,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
204.125760485,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
204.125760485,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C5,Backend_Bound,37.29,% Slots,,,0.00,5.3,
204.125760485,S1-C5,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.3,
204.125760485,S1-C5,Backend_Bound.Core_Bound,25.55,% Slots,,,0.00,5.3,
204.125760485,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
204.125760485,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.17,% Clocks,,,0.00,5.23,<==
204.125760485,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C6,Frontend_Bound,43.11,% Slots,,,0.00,5.31,
204.125760485,S1-C6,Backend_Bound,31.50,% Slots,,,0.00,5.31,
204.125760485,S1-C6,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
204.125760485,S1-C6,Frontend_Bound.Frontend_Latency,37.20,% Slots,,rs_events.empty_end,0.00,5.31,
204.125760485,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.34,% Slots,,,0.00,5.3,
204.125760485,S1-C6,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.31,
204.125760485,S1-C6,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.31,
204.125760485,S1-C6,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.59,% Clocks,,idq.ms_switches,0.00,5.05,<==
204.125760485,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.35,% Core_Clocks,,,0.00,5.32,
204.125760485,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.10,% Clocks,,,0.00,5.17,
204.125760485,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C7,Frontend_Bound,40.90,% Slots,,,0.00,5.3,
204.125760485,S1-C7,Bad_Speculation,12.01,% Slots,,,0.00,5.3,
204.125760485,S1-C7,Backend_Bound,28.42,% Slots,,,0.00,5.3,
204.125760485,S1-C7,Retiring,22.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
204.125760485,S1-C7,Frontend_Bound.Frontend_Latency,59.10,% Slots,,rs_events.empty_end,0.00,5.3,
204.125760485,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.22,% Slots,,,0.00,5.3,
204.125760485,S1-C7,Bad_Speculation.Branch_Mispredicts,11.42,% Slots,,br_misp_retired.all_branches,0.00,5.3,
204.125760485,S1-C7,Backend_Bound.Core_Bound,76.73,% Slots,,,0.00,5.3,
204.125760485,S1-C7,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.04,
204.125760485,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.77,% Clocks,,idq.ms_switches,0.00,5.05,<==
204.125760485,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.48,% Core_Clocks,,,0.00,5.32,
204.125760485,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.67,% Core_Clocks,,,0.00,5.31,
204.125760485,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.43,% Clocks,,,0.00,5.18,
204.125760485,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
204.125760485,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
205.614509547,S0-C0,Frontend_Bound,35.29,% Slots,,,0.00,5.09,
205.614509547,S0-C0,Backend_Bound,38.12,% Slots,,,0.00,5.09,
205.614509547,S0-C0,Retiring,31.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S0-C0,Frontend_Bound.Frontend_Latency,31.87,% Slots,,rs_events.empty_end,0.00,5.09,
205.614509547,S0-C0,Backend_Bound.Core_Bound,30.00,% Slots,,,0.00,5.09,<==
205.614509547,S0-C0,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.37,
205.614509547,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C1,Frontend_Bound,36.28,% Slots,,,0.00,5.1,
205.614509547,S0-C1,Backend_Bound,41.79,% Slots,,,0.00,5.1,
205.614509547,S0-C1,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S0-C1,Frontend_Bound.Frontend_Latency,26.92,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S0-C1,Backend_Bound.Core_Bound,33.44,% Slots,,,0.00,5.1,
205.614509547,S0-C1,Retiring.Microcode_Sequencer,11.19,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,0.00,5.37,
205.614509547,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.67,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.01,% Clocks,,,0.00,5.1,<==
205.614509547,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C2,Frontend_Bound,35.88,% Slots,,,0.00,5.1,
205.614509547,S0-C2,Backend_Bound,39.92,% Slots,,,0.00,5.1,
205.614509547,S0-C2,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S0-C2,Frontend_Bound.Frontend_Latency,28.08,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S0-C2,Backend_Bound.Core_Bound,31.95,% Slots,,,0.00,5.1,<==
205.614509547,S0-C2,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.37,
205.614509547,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
205.614509547,S0-C3,Frontend_Bound,39.50,% Slots,,,0.00,5.1,
205.614509547,S0-C3,Backend_Bound,38.89,% Slots,,,0.00,5.1,
205.614509547,S0-C3,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S0-C3,Frontend_Bound.Frontend_Latency,39.78,% Slots,,rs_events.empty_end,0.00,5.1,<==
205.614509547,S0-C3,Backend_Bound.Core_Bound,30.60,% Slots,,,0.00,5.1,
205.614509547,S0-C3,Retiring.Microcode_Sequencer,10.37,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.12,% Clocks,,,0.00,5.36,
205.614509547,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.70,% Clocks,,idq.ms_switches,0.00,5.36,
205.614509547,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.11,% Clocks,,,0.00,5.1,
205.614509547,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C4,Frontend_Bound,35.12,% Slots,,,0.00,5.1,<==
205.614509547,S0-C4,Bad_Speculation,10.40,% Slots,,,0.00,5.1,
205.614509547,S0-C4,Backend_Bound,13.46,% Slots,,,0.00,5.1,
205.614509547,S0-C4,Frontend_Bound.Frontend_Latency,18.89,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.66,% Slots,,,0.00,5.1,
205.614509547,S0-C4,Bad_Speculation.Branch_Mispredicts,10.08,% Slots,,br_misp_retired.all_branches,0.00,5.1,
205.614509547,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.37,
205.614509547,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.91,% Core_Clocks,,,0.00,5.37,
205.614509547,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
205.614509547,S0-C5,Frontend_Bound,31.06,% Slots,,,0.00,5.1,
205.614509547,S0-C5,Backend_Bound,42.03,% Slots,,,0.00,5.1,
205.614509547,S0-C5,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S0-C5,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.04,% Slots,,,0.00,5.1,
205.614509547,S0-C5,Backend_Bound.Core_Bound,32.17,% Slots,,,0.00,5.1,<==
205.614509547,S0-C5,Retiring.Microcode_Sequencer,8.15,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.37,
205.614509547,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.00,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.87,% Core_Clocks,,,0.00,5.37,
205.614509547,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C6,Backend_Bound,38.45,% Slots,,,0.00,5.09,
205.614509547,S0-C6,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.09,
205.614509547,S0-C6,Backend_Bound.Core_Bound,27.02,% Slots,,,0.00,5.09,
205.614509547,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
205.614509547,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.49,% Clocks,,,0.00,5.1,<==
205.614509547,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
205.614509547,S0-C7,Frontend_Bound,40.13,% Slots,,,0.00,5.1,
205.614509547,S0-C7,Backend_Bound,35.57,% Slots,,,0.00,5.1,
205.614509547,S0-C7,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S0-C7,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S0-C7,Frontend_Bound.Frontend_Bandwidth,33.33,% Slots,,,0.00,5.1,
205.614509547,S0-C7,Backend_Bound.Core_Bound,28.24,% Slots,,,0.00,5.1,
205.614509547,S0-C7,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.37,
205.614509547,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.96,% Core_Clocks,,,0.00,5.37,<==
205.614509547,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.20,% Clocks,,,0.00,5.1,
205.614509547,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C0,Backend_Bound,37.86,% Slots,,,0.00,5.1,<==
205.614509547,S1-C0,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.1,
205.614509547,S1-C0,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.1,
205.614509547,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
205.614509547,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.31,% Clocks,,,0.00,5.1,
205.614509547,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
205.614509547,S1-C1,Frontend_Bound,35.60,% Slots,,,0.00,5.1,
205.614509547,S1-C1,Backend_Bound,39.92,% Slots,,,0.00,5.1,
205.614509547,S1-C1,Retiring,15.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S1-C1,Frontend_Bound.Frontend_Latency,27.42,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S1-C1,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.1,
205.614509547,S1-C1,Backend_Bound.Core_Bound,28.82,% Slots,,,0.00,5.1,
205.614509547,S1-C1,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.60,% Clocks,,,0.00,5.37,
205.614509547,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
205.614509547,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.64,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
205.614509547,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
205.614509547,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.42,% Clocks,,,0.00,5.09,<==
205.614509547,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C2,Frontend_Bound,47.39,% Slots,,,0.00,5.1,
205.614509547,S1-C2,Backend_Bound,32.96,% Slots,,,0.00,5.1,
205.614509547,S1-C2,Retiring,12.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S1-C2,Frontend_Bound.Frontend_Latency,38.19,% Slots,,rs_events.empty_end,0.00,5.1,<==
205.614509547,S1-C2,Backend_Bound.Memory_Bound,14.65,% Slots,,,0.00,5.1,
205.614509547,S1-C2,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.1,
205.614509547,S1-C2,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.79,% Clocks,,,0.00,5.37,
205.614509547,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.75,% Clocks,,itlb_misses.walk_completed,0.00,5.11,
205.614509547,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
205.614509547,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
205.614509547,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,16.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
205.614509547,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C3,Frontend_Bound,33.76,% Slots,,,0.00,5.1,
205.614509547,S1-C3,Backend_Bound,41.45,% Slots,,,0.00,5.1,
205.614509547,S1-C3,Retiring,29.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S1-C3,Frontend_Bound.Frontend_Latency,33.68,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S1-C3,Backend_Bound.Memory_Bound,16.50,% Slots,,,0.00,5.1,
205.614509547,S1-C3,Backend_Bound.Core_Bound,24.95,% Slots,,,0.00,5.1,<==
205.614509547,S1-C3,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.36,
205.614509547,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.36,
205.614509547,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
205.614509547,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
205.614509547,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
205.614509547,S1-C4,Frontend_Bound,43.00,% Slots,,,0.00,5.1,
205.614509547,S1-C4,Backend_Bound,34.92,% Slots,,,0.00,5.1,
205.614509547,S1-C4,Retiring,14.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S1-C4,Frontend_Bound.Frontend_Latency,40.59,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.32,% Slots,,,0.00,5.1,
205.614509547,S1-C4,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.1,
205.614509547,S1-C4,Backend_Bound.Core_Bound,22.38,% Slots,,,0.00,5.1,
205.614509547,S1-C4,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.68,% Clocks,,,0.00,5.37,
205.614509547,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.49,% Clocks,,itlb_misses.walk_completed,0.00,5.1,
205.614509547,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
205.614509547,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.82,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.80,% Core_Clocks,,,0.00,5.37,
205.614509547,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
205.614509547,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
205.614509547,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C5,Frontend_Bound,37.80,% Slots,,,0.00,5.1,
205.614509547,S1-C5,Backend_Bound,43.90,% Slots,,,0.00,5.1,<==
205.614509547,S1-C5,Retiring,13.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S1-C5,Frontend_Bound.Frontend_Latency,32.69,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.1,
205.614509547,S1-C5,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.1,
205.614509547,S1-C5,Backend_Bound.Core_Bound,21.50,% Slots,,,0.00,5.1,
205.614509547,S1-C5,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.91,% Clocks,,,0.00,5.37,
205.614509547,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.68,% Clocks,,itlb_misses.walk_completed,0.00,5.11,
205.614509547,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
205.614509547,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.23,% Core_Clocks,,,0.00,5.37,
205.614509547,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
205.614509547,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
205.614509547,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
205.614509547,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.70,% Clocks,,,0.00,5.09,
205.614509547,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C6,Frontend_Bound,34.81,% Slots,,,0.00,5.1,
205.614509547,S1-C6,Backend_Bound,42.61,% Slots,,,0.00,5.1,<==
205.614509547,S1-C6,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S1-C6,Frontend_Bound.Frontend_Latency,27.96,% Slots,,rs_events.empty_end,0.00,5.1,
205.614509547,S1-C6,Backend_Bound.Memory_Bound,20.71,% Slots,,,0.00,5.1,
205.614509547,S1-C6,Backend_Bound.Core_Bound,21.90,% Slots,,,0.00,5.1,
205.614509547,S1-C6,Retiring.Microcode_Sequencer,6.79,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.87,% Clocks,,,0.00,5.37,
205.614509547,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.71,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
205.614509547,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
205.614509547,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C7,Frontend_Bound,39.38,% Slots,,,0.00,5.1,
205.614509547,S1-C7,Backend_Bound,36.71,% Slots,,,0.00,5.1,
205.614509547,S1-C7,Retiring,14.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
205.614509547,S1-C7,Frontend_Bound.Frontend_Latency,29.63,% Slots,,rs_events.empty_end,0.00,5.1,<==
205.614509547,S1-C7,Backend_Bound.Core_Bound,28.21,% Slots,,,0.00,5.1,
205.614509547,S1-C7,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.37,
205.614509547,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.60,% Clocks,,,0.00,5.37,
205.614509547,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
205.614509547,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.62,% Clocks,,idq.ms_switches,0.00,5.37,
205.614509547,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.67,% Clocks,,,0.00,5.1,
205.614509547,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
205.614509547,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
205.614509547,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
205.614509547,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
207.12275444,S0-C0,Frontend_Bound,27.03,% Slots,,,0.00,5.31,
207.12275444,S0-C0,Backend_Bound,41.55,% Slots,,,0.00,5.31,
207.12275444,S0-C0,Retiring,30.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S0-C0,Frontend_Bound.Frontend_Latency,15.79,% Slots,,rs_events.empty_end,0.00,5.3,
207.12275444,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.51,% Slots,,,0.00,5.31,
207.12275444,S0-C0,Retiring.Microcode_Sequencer,9.23,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.12,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.96,% Core_Clocks,,,0.00,5.05,
207.12275444,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C1,Frontend_Bound,36.54,% Slots,,,0.00,5.31,
207.12275444,S0-C1,Backend_Bound,39.69,% Slots,,,0.00,5.31,
207.12275444,S0-C1,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S0-C1,Frontend_Bound.Frontend_Latency,33.54,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S0-C1,Backend_Bound.Memory_Bound,24.95,% Slots,,,0.00,5.3,
207.12275444,S0-C1,Backend_Bound.Core_Bound,14.75,% Slots,,,0.00,5.3,
207.12275444,S0-C1,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.31,
207.12275444,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
207.12275444,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
207.12275444,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.81,% Clocks,,,0.00,5.3,
207.12275444,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C2,Frontend_Bound,27.55,% Slots,,,0.00,5.31,
207.12275444,S0-C2,Backend_Bound,49.35,% Slots,,,0.00,5.31,
207.12275444,S0-C2,Retiring,20.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S0-C2,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.3,
207.12275444,S0-C2,Backend_Bound.Memory_Bound,94.92,% Slots,,,0.00,5.3,
207.12275444,S0-C2,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.31,
207.12275444,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.05,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
207.12275444,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C3,Backend_Bound,75.89,% Slots,,,0.00,5.31,
207.12275444,S0-C3,Retiring,19.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S0-C3,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.31,
207.12275444,S0-C3,Backend_Bound.Core_Bound,58.74,% Slots,,,0.00,5.31,
207.12275444,S0-C3,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.85,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
207.12275444,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
207.12275444,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.17,% Clocks,,,0.00,5.31,<==
207.12275444,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C4,Frontend_Bound,34.90,% Slots,,,0.00,5.31,<==
207.12275444,S0-C4,Backend_Bound,13.83,% Slots,,,0.00,5.31,
207.12275444,S0-C4,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.86,% Slots,,,0.00,5.31,
207.12275444,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.31,
207.12275444,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.19,% Core_Clocks,,,0.00,5.04,
207.12275444,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C5,Frontend_Bound,35.81,% Slots,,,0.00,5.31,
207.12275444,S0-C5,Backend_Bound,40.93,% Slots,,,0.00,5.31,
207.12275444,S0-C5,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S0-C5,Frontend_Bound.Frontend_Latency,31.21,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S0-C5,Backend_Bound.Memory_Bound,26.51,% Slots,,,0.00,5.3,
207.12275444,S0-C5,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.3,
207.12275444,S0-C5,Retiring.Microcode_Sequencer,13.78,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.63,% Clocks,,,0.00,5.31,
207.12275444,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.38,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
207.12275444,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
207.12275444,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.37,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
207.12275444,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.80,% Clocks,,,0.00,5.31,
207.12275444,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C6,Frontend_Bound,33.75,% Slots,,,0.00,5.31,
207.12275444,S0-C6,Backend_Bound,41.37,% Slots,,,0.00,5.31,
207.12275444,S0-C6,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S0-C6,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S0-C6,Backend_Bound.Memory_Bound,23.79,% Slots,,,0.00,5.3,
207.12275444,S0-C6,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.3,
207.12275444,S0-C6,Retiring.Microcode_Sequencer,13.37,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.31,
207.12275444,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
207.12275444,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
207.12275444,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C7,Frontend_Bound,26.00,% Slots,,,0.00,5.31,
207.12275444,S0-C7,Backend_Bound,42.48,% Slots,,,0.00,5.31,
207.12275444,S0-C7,Retiring,26.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S0-C7,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.92,% Slots,,,0.00,5.31,
207.12275444,S0-C7,Backend_Bound.Memory_Bound,52.99,% Slots,,,0.00,5.31,
207.12275444,S0-C7,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.52,% Clocks,,,0.00,5.31,
207.12275444,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
207.12275444,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.25,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.85,% Core_Clocks,,,0.00,5.04,
207.12275444,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
207.12275444,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C0,Frontend_Bound,34.12,% Slots,,,0.00,5.31,
207.12275444,S1-C0,Backend_Bound,41.96,% Slots,,,0.00,5.31,
207.12275444,S1-C0,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S1-C0,Frontend_Bound.Frontend_Latency,29.90,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S1-C0,Backend_Bound.Memory_Bound,25.75,% Slots,,,0.00,5.31,
207.12275444,S1-C0,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.31,
207.12275444,S1-C0,Retiring.Microcode_Sequencer,15.03,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.11,% Clocks,,,0.00,5.31,
207.12275444,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
207.12275444,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C1,Frontend_Bound,36.79,% Slots,,,0.00,5.31,
207.12275444,S1-C1,Backend_Bound,40.15,% Slots,,,0.00,5.31,
207.12275444,S1-C1,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S1-C1,Frontend_Bound.Frontend_Latency,28.91,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.19,% Slots,,,0.00,5.31,
207.12275444,S1-C1,Backend_Bound.Memory_Bound,24.74,% Slots,,,0.00,5.31,
207.12275444,S1-C1,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.31,
207.12275444,S1-C1,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.65,% Clocks,,,0.00,5.31,
207.12275444,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.05,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.97,% Core_Clocks,,,0.00,5.05,
207.12275444,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
207.12275444,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C2,Frontend_Bound,33.32,% Slots,,,0.00,5.31,
207.12275444,S1-C2,Backend_Bound,42.56,% Slots,,,0.00,5.31,
207.12275444,S1-C2,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S1-C2,Frontend_Bound.Frontend_Latency,31.18,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S1-C2,Backend_Bound.Memory_Bound,24.33,% Slots,,,0.00,5.31,
207.12275444,S1-C2,Backend_Bound.Core_Bound,18.22,% Slots,,,0.00,5.31,
207.12275444,S1-C2,Retiring.Microcode_Sequencer,14.58,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.90,% Clocks,,,0.00,5.31,
207.12275444,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.85,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C3,Frontend_Bound,27.26,% Slots,,,0.00,5.31,
207.12275444,S1-C3,Backend_Bound,44.80,% Slots,,,0.00,5.31,
207.12275444,S1-C3,Retiring,24.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S1-C3,Frontend_Bound.Frontend_Latency,17.95,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S1-C3,Backend_Bound.Memory_Bound,17.76,% Slots,,,0.00,5.05,
207.12275444,S1-C3,Backend_Bound.Core_Bound,27.04,% Slots,,,0.00,5.05,
207.12275444,S1-C3,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.3,
207.12275444,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.3,
207.12275444,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
207.12275444,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
207.12275444,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.70,% Clocks,,,0.00,5.3,<==
207.12275444,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C4,Frontend_Bound,27.42,% Slots,,,0.00,5.31,
207.12275444,S1-C4,Backend_Bound,46.98,% Slots,,,0.00,5.31,<==
207.12275444,S1-C4,Retiring,35.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S1-C4,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.82,% Slots,,,0.00,5.31,
207.12275444,S1-C4,Backend_Bound.Memory_Bound,23.84,% Slots,,,0.00,5.05,
207.12275444,S1-C4,Backend_Bound.Core_Bound,23.14,% Slots,,,0.00,5.05,
207.12275444,S1-C4,Retiring.Microcode_Sequencer,6.96,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.31,
207.12275444,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.88,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.34,% Core_Clocks,,,0.00,5.04,
207.12275444,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
207.12275444,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C5,Frontend_Bound,36.97,% Slots,,,0.00,5.31,
207.12275444,S1-C5,Backend_Bound,39.43,% Slots,,,0.00,5.31,
207.12275444,S1-C5,Retiring,18.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S1-C5,Frontend_Bound.Frontend_Latency,33.23,% Slots,,rs_events.empty_end,0.00,5.3,
207.12275444,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.63,% Slots,,,0.00,5.31,
207.12275444,S1-C5,Backend_Bound.Memory_Bound,30.42,% Slots,,,0.00,5.05,
207.12275444,S1-C5,Retiring.Microcode_Sequencer,14.94,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.31,
207.12275444,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.84,% Core_Clocks,,,0.00,5.04,
207.12275444,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
207.12275444,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C6,Frontend_Bound,37.65,% Slots,,,0.00,5.31,
207.12275444,S1-C6,Backend_Bound,39.43,% Slots,,,0.00,5.31,
207.12275444,S1-C6,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S1-C6,Frontend_Bound.Frontend_Latency,26.98,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.71,% Slots,,,0.00,5.31,
207.12275444,S1-C6,Backend_Bound.Memory_Bound,14.42,% Slots,,,0.00,5.05,
207.12275444,S1-C6,Backend_Bound.Core_Bound,25.01,% Slots,,,0.00,5.05,
207.12275444,S1-C6,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.31,
207.12275444,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.11,% Core_Clocks,,,0.00,5.04,
207.12275444,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
207.12275444,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.60,% Clocks,,,0.00,5.3,<==
207.12275444,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C7,Frontend_Bound,34.97,% Slots,,,0.00,5.31,
207.12275444,S1-C7,Backend_Bound,41.40,% Slots,,,0.00,5.31,
207.12275444,S1-C7,Retiring,16.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
207.12275444,S1-C7,Frontend_Bound.Frontend_Latency,28.18,% Slots,,rs_events.empty_end,0.00,5.31,
207.12275444,S1-C7,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.04,
207.12275444,S1-C7,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.04,
207.12275444,S1-C7,Retiring.Microcode_Sequencer,13.38,% Slots,,idq.ms_uops,0.00,5.31,
207.12275444,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.31,
207.12275444,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
207.12275444,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.31,
207.12275444,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
207.12275444,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
207.12275444,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.99,% Clocks,,,0.00,5.3,
207.12275444,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
207.12275444,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
208.625106156,S0-C0,Backend_Bound,60.00,% Slots,,,0.00,5.32,
208.625106156,S0-C0,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
208.625106156,S0-C0,Backend_Bound.Memory_Bound,18.03,% Slots,,,0.00,5.04,
208.625106156,S0-C0,Backend_Bound.Core_Bound,41.97,% Slots,,,0.00,5.04,<==
208.625106156,S0-C0,Retiring.Microcode_Sequencer,10.56,% Slots,,idq.ms_uops,0.00,5.33,
208.625106156,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.31,% Clocks,,idq.ms_switches,0.00,5.31,
208.625106156,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
208.625106156,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
208.625106156,S0-C1,Frontend_Bound,34.73,% Slots,,,0.00,5.32,
208.625106156,S0-C1,Backend_Bound,39.78,% Slots,,,0.00,5.32,
208.625106156,S0-C1,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S0-C1,Frontend_Bound.Frontend_Latency,32.31,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S0-C1,Backend_Bound.Memory_Bound,25.36,% Slots,,,0.00,5.05,
208.625106156,S0-C1,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.05,
208.625106156,S0-C1,Retiring.Microcode_Sequencer,13.60,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.31,
208.625106156,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
208.625106156,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.31,
208.625106156,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
208.625106156,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C2,Frontend_Bound,27.91,% Slots,,,0.00,5.32,
208.625106156,S0-C2,Backend_Bound,46.48,% Slots,,,0.00,5.32,
208.625106156,S0-C2,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S0-C2,Frontend_Bound.Frontend_Latency,25.09,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S0-C2,Retiring.Microcode_Sequencer,13.89,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.32,
208.625106156,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
208.625106156,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.32,
208.625106156,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
208.625106156,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C3,Frontend_Bound,34.58,% Slots,,,0.00,5.32,
208.625106156,S0-C3,Backend_Bound,41.04,% Slots,,,0.00,5.32,
208.625106156,S0-C3,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S0-C3,Frontend_Bound.Frontend_Latency,29.20,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S0-C3,Backend_Bound.Memory_Bound,25.48,% Slots,,,0.00,5.05,
208.625106156,S0-C3,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.05,
208.625106156,S0-C3,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.31,
208.625106156,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
208.625106156,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.31,
208.625106156,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
208.625106156,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C4,Frontend_Bound,33.60,% Slots,,,0.00,5.32,<==
208.625106156,S0-C4,Backend_Bound,13.78,% Slots,,,0.00,5.32,
208.625106156,S0-C4,Frontend_Bound.Frontend_Latency,17.59,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.32,% Slots,,,0.00,5.32,
208.625106156,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.32,
208.625106156,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
208.625106156,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.55,% Core_Clocks,,,0.00,5.32,
208.625106156,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C5,Frontend_Bound,35.85,% Slots,,,0.00,5.32,
208.625106156,S0-C5,Backend_Bound,40.14,% Slots,,,0.00,5.32,
208.625106156,S0-C5,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S0-C5,Frontend_Bound.Frontend_Latency,27.23,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S0-C5,Backend_Bound.Memory_Bound,23.87,% Slots,,,0.00,5.05,
208.625106156,S0-C5,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.05,
208.625106156,S0-C5,Retiring.Microcode_Sequencer,13.34,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.32,
208.625106156,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
208.625106156,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.99,% Clocks,,idq.ms_switches,0.00,5.32,
208.625106156,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
208.625106156,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C6,Frontend_Bound,34.64,% Slots,,,0.00,5.32,
208.625106156,S0-C6,Backend_Bound,41.12,% Slots,,,0.00,5.32,
208.625106156,S0-C6,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S0-C6,Frontend_Bound.Frontend_Latency,35.67,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S0-C6,Backend_Bound.Memory_Bound,29.81,% Slots,,,0.00,5.05,
208.625106156,S0-C6,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.05,
208.625106156,S0-C6,Retiring.Microcode_Sequencer,13.94,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.32,
208.625106156,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
208.625106156,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.32,
208.625106156,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
208.625106156,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C7,Frontend_Bound,34.73,% Slots,,,0.00,5.32,
208.625106156,S0-C7,Backend_Bound,40.78,% Slots,,,0.00,5.32,
208.625106156,S0-C7,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S0-C7,Frontend_Bound.Frontend_Latency,31.90,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S0-C7,Backend_Bound.Memory_Bound,25.65,% Slots,,,0.00,5.05,
208.625106156,S0-C7,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.05,
208.625106156,S0-C7,Retiring.Microcode_Sequencer,14.50,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.32,
208.625106156,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
208.625106156,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.86,% Clocks,,idq.ms_switches,0.00,5.32,
208.625106156,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
208.625106156,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C0,Frontend_Bound,34.73,% Slots,,,0.00,5.32,
208.625106156,S1-C0,Backend_Bound,41.31,% Slots,,,0.00,5.32,<==
208.625106156,S1-C0,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S1-C0,Frontend_Bound.Frontend_Latency,30.41,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S1-C0,Backend_Bound.Memory_Bound,21.14,% Slots,,,0.00,5.05,
208.625106156,S1-C0,Backend_Bound.Core_Bound,20.17,% Slots,,,0.00,5.05,
208.625106156,S1-C0,Retiring.Microcode_Sequencer,14.32,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,20.76,% Clocks,,,0.00,5.32,
208.625106156,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
208.625106156,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.93,% Clocks,,idq.ms_switches,0.00,5.32,
208.625106156,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
208.625106156,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C1,Frontend_Bound,37.72,% Slots,,,0.00,5.32,
208.625106156,S1-C1,Backend_Bound,38.80,% Slots,,,0.00,5.32,
208.625106156,S1-C1,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S1-C1,Frontend_Bound.Frontend_Latency,37.85,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S1-C1,Backend_Bound.Memory_Bound,23.84,% Slots,,,0.00,5.05,<==
208.625106156,S1-C1,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.05,
208.625106156,S1-C1,Retiring.Microcode_Sequencer,7.26,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.31,
208.625106156,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
208.625106156,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.97,% Clocks,,idq.ms_switches,0.00,5.31,
208.625106156,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
208.625106156,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C2,Frontend_Bound,34.39,% Slots,,,0.00,5.32,
208.625106156,S1-C2,Backend_Bound,41.30,% Slots,,,0.00,5.32,
208.625106156,S1-C2,Retiring,17.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S1-C2,Frontend_Bound.Frontend_Latency,45.67,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S1-C2,Backend_Bound.Memory_Bound,27.40,% Slots,,,0.00,5.05,<==
208.625106156,S1-C2,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.05,
208.625106156,S1-C2,Retiring.Microcode_Sequencer,13.94,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.43,% Clocks,,,0.00,5.32,
208.625106156,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
208.625106156,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.34,% Clocks,,idq.ms_switches,0.00,5.32,
208.625106156,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
208.625106156,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C3,Frontend_Bound,26.63,% Slots,,,0.00,5.32,
208.625106156,S1-C3,Backend_Bound,44.70,% Slots,,,0.00,5.32,
208.625106156,S1-C3,Retiring,27.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S1-C3,Frontend_Bound.Frontend_Latency,55.06,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S1-C3,Backend_Bound.Memory_Bound,59.07,% Slots,,,0.00,5.05,
208.625106156,S1-C3,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
208.625106156,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.31,
208.625106156,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
208.625106156,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C4,Frontend_Bound,26.58,% Slots,,,0.00,5.32,
208.625106156,S1-C4,Backend_Bound,42.96,% Slots,,,0.00,5.32,
208.625106156,S1-C4,Retiring,20.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S1-C4,Frontend_Bound.Frontend_Latency,34.76,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S1-C4,Backend_Bound.Memory_Bound,34.49,% Slots,,,0.00,5.04,
208.625106156,S1-C4,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.31,
208.625106156,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
208.625106156,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.83,% Clocks,,idq.ms_switches,0.00,5.31,
208.625106156,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
208.625106156,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
208.625106156,S1-C5,Frontend_Bound,33.53,% Slots,,,0.00,5.32,
208.625106156,S1-C5,Backend_Bound,42.26,% Slots,,,0.00,5.32,
208.625106156,S1-C5,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S1-C5,Frontend_Bound.Frontend_Latency,32.34,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S1-C5,Backend_Bound.Memory_Bound,26.18,% Slots,,,0.00,5.05,
208.625106156,S1-C5,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.05,
208.625106156,S1-C5,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.32,
208.625106156,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
208.625106156,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.32,
208.625106156,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
208.625106156,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C6,Frontend_Bound,35.64,% Slots,,,0.00,5.32,
208.625106156,S1-C6,Backend_Bound,41.17,% Slots,,,0.00,5.32,
208.625106156,S1-C6,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S1-C6,Frontend_Bound.Frontend_Latency,48.33,% Slots,,rs_events.empty_end,0.00,5.32,
208.625106156,S1-C6,Backend_Bound.Memory_Bound,31.90,% Slots,,,0.00,5.05,
208.625106156,S1-C6,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.32,
208.625106156,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
208.625106156,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.32,
208.625106156,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
208.625106156,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C7,Frontend_Bound,38.96,% Slots,,,0.00,5.32,
208.625106156,S1-C7,Backend_Bound,38.09,% Slots,,,0.00,5.32,
208.625106156,S1-C7,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
208.625106156,S1-C7,Frontend_Bound.Frontend_Latency,25.63,% Slots,,rs_events.empty_end,0.00,5.32,<==
208.625106156,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.56,% Slots,,,0.00,5.32,
208.625106156,S1-C7,Backend_Bound.Memory_Bound,24.20,% Slots,,,0.00,5.05,
208.625106156,S1-C7,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.05,
208.625106156,S1-C7,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.32,
208.625106156,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.11,% Clocks,,,0.00,5.31,
208.625106156,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
208.625106156,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.03,% Clocks,,idq.ms_switches,0.00,5.31,
208.625106156,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.58,% Core_Clocks,,,0.00,5.32,
208.625106156,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
208.625106156,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
208.625106156,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.80,% Clocks,,,0.00,5.33,
208.625106156,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
208.625106156,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
208.625106156,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
208.625106156,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
208.625106156,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
211.269831228,S0-C0,Frontend_Bound,34.59,% Slots,,,0.00,5.29,
211.269831228,S0-C0,Backend_Bound,32.72,% Slots,,,0.00,5.29,
211.269831228,S0-C0,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S0-C0,Frontend_Bound.Frontend_Latency,24.21,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S0-C0,Frontend_Bound.Frontend_Bandwidth,34.06,% Slots,,,0.00,5.29,
211.269831228,S0-C0,Backend_Bound.Memory_Bound,23.74,% Slots,,,0.00,5.29,
211.269831228,S0-C0,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.47,% Core_Clocks,,,0.00,5.3,<==
211.269831228,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
211.269831228,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C1,Frontend_Bound,33.51,% Slots,,,0.00,5.29,<==
211.269831228,S0-C1,Backend_Bound,14.30,% Slots,,,0.00,5.29,
211.269831228,S0-C1,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.35,% Slots,,,0.00,5.29,
211.269831228,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.14,
211.269831228,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.35,% Core_Clocks,,,0.00,5.3,
211.269831228,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C2,Frontend_Bound,33.27,% Slots,,,0.00,5.29,
211.269831228,S0-C2,Backend_Bound,42.73,% Slots,,,0.00,5.29,<==
211.269831228,S0-C2,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S0-C2,Frontend_Bound.Frontend_Latency,27.51,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.29,
211.269831228,S0-C2,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.29,
211.269831228,S0-C2,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.29,
211.269831228,S0-C2,Retiring.Microcode_Sequencer,14.39,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.14,
211.269831228,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.22,% Core_Clocks,,,0.00,5.3,
211.269831228,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
211.269831228,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.82,% Clocks,,,0.00,5.21,
211.269831228,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C3,Frontend_Bound,34.76,% Slots,,,0.00,5.29,
211.269831228,S0-C3,Backend_Bound,41.66,% Slots,,,0.00,5.29,
211.269831228,S0-C3,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S0-C3,Frontend_Bound.Frontend_Latency,31.78,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S0-C3,Backend_Bound.Memory_Bound,25.36,% Slots,,,0.00,5.29,
211.269831228,S0-C3,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.29,
211.269831228,S0-C3,Retiring.Microcode_Sequencer,13.23,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.14,
211.269831228,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
211.269831228,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.23,% Clocks,,,0.00,5.21,
211.269831228,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C4,Frontend_Bound,34.68,% Slots,,,0.00,5.29,
211.269831228,S0-C4,Backend_Bound,20.21,% Slots,,,0.00,5.29,
211.269831228,S0-C4,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.29,<==
211.269831228,S0-C4,Backend_Bound.Memory_Bound,14.76,% Slots,,,0.00,5.29,
211.269831228,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.14,
211.269831228,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C5,Frontend_Bound,35.01,% Slots,,,0.00,5.29,
211.269831228,S0-C5,Backend_Bound,42.10,% Slots,,,0.00,5.29,
211.269831228,S0-C5,Retiring,16.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S0-C5,Frontend_Bound.Frontend_Latency,36.60,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S0-C5,Backend_Bound.Memory_Bound,26.96,% Slots,,,0.00,5.29,
211.269831228,S0-C5,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.29,
211.269831228,S0-C5,Retiring.Microcode_Sequencer,12.43,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.14,
211.269831228,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
211.269831228,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.91,% Clocks,,,0.00,5.21,
211.269831228,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C6,Frontend_Bound,26.05,% Slots,,,0.00,5.29,
211.269831228,S0-C6,Bad_Speculation,15.08,% Slots,,,0.00,5.29,
211.269831228,S0-C6,Backend_Bound,27.93,% Slots,,,0.00,5.29,
211.269831228,S0-C6,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S0-C6,Frontend_Bound.Frontend_Bandwidth,39.23,% Slots,,,0.00,5.29,
211.269831228,S0-C6,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.29,
211.269831228,S0-C6,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.29,
211.269831228,S0-C6,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.29,
211.269831228,S0-C6,Retiring.Microcode_Sequencer,13.16,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.30,% Core_Clocks,,,0.00,5.3,
211.269831228,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
211.269831228,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.67,% Clocks,,,0.00,5.21,<==
211.269831228,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C7,Frontend_Bound,30.64,% Slots,,,0.00,5.29,
211.269831228,S0-C7,Backend_Bound,39.54,% Slots,,,0.00,5.29,
211.269831228,S0-C7,Retiring,25.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S0-C7,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S0-C7,Backend_Bound.Memory_Bound,31.24,% Slots,,,0.00,5.29,<==
211.269831228,S0-C7,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.66,% Clocks,,,0.00,5.14,
211.269831228,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.90,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
211.269831228,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C0,Frontend_Bound,36.09,% Slots,,,0.00,5.29,
211.269831228,S1-C0,Backend_Bound,34.14,% Slots,,,0.00,5.29,
211.269831228,S1-C0,Retiring,24.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S1-C0,Frontend_Bound.Frontend_Latency,15.77,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S1-C0,Frontend_Bound.Frontend_Bandwidth,30.30,% Slots,,,0.00,5.29,
211.269831228,S1-C0,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.29,
211.269831228,S1-C0,Backend_Bound.Core_Bound,20.23,% Slots,,,0.00,5.29,
211.269831228,S1-C0,Retiring.Microcode_Sequencer,11.42,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.14,
211.269831228,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.62,% Core_Clocks,,,0.00,5.3,<==
211.269831228,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
211.269831228,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.43,% Clocks,,,0.00,5.22,
211.269831228,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C1,Frontend_Bound,37.29,% Slots,,,0.00,5.29,
211.269831228,S1-C1,Backend_Bound,39.41,% Slots,,,0.00,5.29,<==
211.269831228,S1-C1,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S1-C1,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S1-C1,Backend_Bound.Memory_Bound,18.10,% Slots,,,0.00,5.29,
211.269831228,S1-C1,Backend_Bound.Core_Bound,21.31,% Slots,,,0.00,5.29,
211.269831228,S1-C1,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.14,
211.269831228,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
211.269831228,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.96,% Clocks,,,0.00,5.22,
211.269831228,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C2,Frontend_Bound,41.40,% Slots,,,0.00,5.29,
211.269831228,S1-C2,Backend_Bound,37.34,% Slots,,,0.00,5.29,
211.269831228,S1-C2,Retiring,14.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S1-C2,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S1-C2,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,5.29,
211.269831228,S1-C2,Backend_Bound.Core_Bound,23.19,% Slots,,,0.00,5.29,
211.269831228,S1-C2,Retiring.Microcode_Sequencer,9.98,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.14,
211.269831228,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
211.269831228,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.27,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.10,% Clocks,,,0.00,5.22,
211.269831228,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C3,Frontend_Bound,30.20,% Slots,,,0.00,5.29,
211.269831228,S1-C3,Backend_Bound,44.13,% Slots,,,0.00,5.29,
211.269831228,S1-C3,Retiring,22.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S1-C3,Frontend_Bound.Frontend_Latency,22.90,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S1-C3,Backend_Bound.Memory_Bound,25.79,% Slots,,,0.00,5.29,
211.269831228,S1-C3,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.29,
211.269831228,S1-C3,Retiring.Microcode_Sequencer,10.78,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.01,% Clocks,,,0.00,5.14,
211.269831228,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
211.269831228,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.39,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
211.269831228,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C4,Frontend_Bound,25.43,% Slots,,,0.00,5.29,
211.269831228,S1-C4,Backend_Bound,47.52,% Slots,,,0.00,5.29,<==
211.269831228,S1-C4,Retiring,33.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S1-C4,Frontend_Bound.Frontend_Latency,18.41,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S1-C4,Backend_Bound.Memory_Bound,21.71,% Slots,,,0.00,5.29,
211.269831228,S1-C4,Backend_Bound.Core_Bound,25.81,% Slots,,,0.00,5.29,
211.269831228,S1-C4,Retiring.Microcode_Sequencer,6.78,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
211.269831228,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C5,Frontend_Bound,40.29,% Slots,,,0.00,5.29,
211.269831228,S1-C5,Backend_Bound,37.90,% Slots,,,0.00,5.29,
211.269831228,S1-C5,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S1-C5,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.29,<==
211.269831228,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.01,% Slots,,,0.00,5.29,
211.269831228,S1-C5,Backend_Bound.Memory_Bound,16.33,% Slots,,,0.00,5.29,
211.269831228,S1-C5,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.29,
211.269831228,S1-C5,Retiring.Microcode_Sequencer,14.28,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.14,
211.269831228,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
211.269831228,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.50,% Core_Clocks,,,0.00,5.3,
211.269831228,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
211.269831228,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C6,Frontend_Bound,37.96,% Slots,,,0.00,5.29,
211.269831228,S1-C6,Backend_Bound,39.31,% Slots,,,0.00,5.29,<==
211.269831228,S1-C6,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S1-C6,Frontend_Bound.Frontend_Latency,26.65,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S1-C6,Backend_Bound.Memory_Bound,18.94,% Slots,,,0.00,5.29,
211.269831228,S1-C6,Backend_Bound.Core_Bound,20.37,% Slots,,,0.00,5.29,
211.269831228,S1-C6,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.72,% Clocks,,,0.00,5.14,
211.269831228,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
211.269831228,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.14,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
211.269831228,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.64,% Clocks,,,0.00,5.23,
211.269831228,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C7,Frontend_Bound,33.60,% Slots,,,0.00,5.29,
211.269831228,S1-C7,Backend_Bound,42.59,% Slots,,,0.00,5.29,
211.269831228,S1-C7,Retiring,16.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
211.269831228,S1-C7,Frontend_Bound.Frontend_Latency,38.73,% Slots,,rs_events.empty_end,0.00,5.29,
211.269831228,S1-C7,Backend_Bound.Memory_Bound,16.64,% Slots,,,0.00,5.29,
211.269831228,S1-C7,Backend_Bound.Core_Bound,25.95,% Slots,,,0.00,5.29,<==
211.269831228,S1-C7,Retiring.Microcode_Sequencer,12.28,% Slots,,idq.ms_uops,0.00,5.14,
211.269831228,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.30,% Clocks,,,0.00,5.14,
211.269831228,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
211.269831228,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.60,% Clocks,,idq.ms_switches,0.00,5.14,
211.269831228,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
211.269831228,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
211.269831228,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
211.269831228,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
212.77720794,S0-C0,Frontend_Bound,34.96,% Slots,,,0.00,5.31,
212.77720794,S0-C0,Backend_Bound,40.70,% Slots,,,0.00,5.31,
212.77720794,S0-C0,Retiring,27.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
212.77720794,S0-C0,Frontend_Bound.Frontend_Latency,28.07,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.05,
212.77720794,S0-C0,Backend_Bound.Memory_Bound,17.78,% Slots,,,0.00,5.31,
212.77720794,S0-C0,Backend_Bound.Core_Bound,22.93,% Slots,,,0.00,5.31,
212.77720794,S0-C0,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.3,
212.77720794,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.21,% Core_Clocks,,,0.00,5.31,
212.77720794,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
212.77720794,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
212.77720794,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.10,% Clocks,,,0.00,5.05,<==
212.77720794,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C1,Frontend_Bound,33.93,% Slots,,,0.00,5.31,<==
212.77720794,S0-C1,Backend_Bound,13.55,% Slots,,,0.00,5.31,
212.77720794,S0-C1,Frontend_Bound.Frontend_Latency,16.35,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.76,% Slots,,,0.00,5.05,
212.77720794,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.31,
212.77720794,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.16,% Core_Clocks,,,0.00,5.32,
212.77720794,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C2,Frontend_Bound,35.02,% Slots,,,0.00,5.31,
212.77720794,S0-C2,Backend_Bound,39.70,% Slots,,,0.00,5.31,<==
212.77720794,S0-C2,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S0-C2,Frontend_Bound.Frontend_Latency,25.06,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.04,% Slots,,,0.00,5.05,
212.77720794,S0-C2,Backend_Bound.Memory_Bound,17.93,% Slots,,,0.00,5.31,
212.77720794,S0-C2,Backend_Bound.Core_Bound,21.77,% Slots,,,0.00,5.31,
212.77720794,S0-C2,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.31,
212.77720794,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.34,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.11,% Core_Clocks,,,0.00,5.31,
212.77720794,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
212.77720794,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.69,% Clocks,,,0.00,5.04,
212.77720794,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C3,Frontend_Bound,36.56,% Slots,,,0.00,5.31,
212.77720794,S0-C3,Backend_Bound,38.99,% Slots,,,0.00,5.31,
212.77720794,S0-C3,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S0-C3,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S0-C3,Frontend_Bound.Frontend_Bandwidth,26.42,% Slots,,,0.00,5.05,
212.77720794,S0-C3,Backend_Bound.Memory_Bound,29.52,% Slots,,,0.00,5.31,
212.77720794,S0-C3,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.31,
212.77720794,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.16,% Core_Clocks,,,0.00,5.31,
212.77720794,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
212.77720794,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C4,Frontend_Bound,35.74,% Slots,,,0.00,5.31,
212.77720794,S0-C4,Backend_Bound,39.77,% Slots,,,0.00,5.31,
212.77720794,S0-C4,Retiring,19.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S0-C4,Frontend_Bound.Frontend_Latency,24.50,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.87,% Slots,,,0.00,5.05,
212.77720794,S0-C4,Backend_Bound.Memory_Bound,26.19,% Slots,,,0.00,5.31,
212.77720794,S0-C4,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.31,
212.77720794,S0-C4,Retiring.Microcode_Sequencer,15.78,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.31,
212.77720794,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.09,% Core_Clocks,,,0.00,5.31,
212.77720794,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
212.77720794,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.35,% Clocks,,,0.00,5.04,
212.77720794,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C5,Frontend_Bound,37.65,% Slots,,,0.00,5.31,
212.77720794,S0-C5,Backend_Bound,38.75,% Slots,,,0.00,5.31,
212.77720794,S0-C5,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S0-C5,Frontend_Bound.Frontend_Latency,26.75,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S0-C5,Frontend_Bound.Frontend_Bandwidth,26.33,% Slots,,,0.00,5.04,
212.77720794,S0-C5,Backend_Bound.Memory_Bound,30.81,% Slots,,,0.00,5.31,
212.77720794,S0-C5,Retiring.Microcode_Sequencer,14.79,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.31,
212.77720794,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.49,% Core_Clocks,,,0.00,5.31,
212.77720794,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
212.77720794,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
212.77720794,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C6,Frontend_Bound,35.63,% Slots,,,0.00,5.31,
212.77720794,S0-C6,Backend_Bound,39.37,% Slots,,,0.00,5.31,
212.77720794,S0-C6,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S0-C6,Frontend_Bound.Frontend_Latency,33.84,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S0-C6,Backend_Bound.Memory_Bound,28.91,% Slots,,,0.00,5.31,
212.77720794,S0-C6,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.31,
212.77720794,S0-C6,Retiring.Microcode_Sequencer,15.35,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.31,
212.77720794,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
212.77720794,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.50,% Clocks,,,0.00,5.04,
212.77720794,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C7,Frontend_Bound,30.20,% Slots,,,0.00,5.31,
212.77720794,S0-C7,Backend_Bound,39.11,% Slots,,,0.00,5.31,
212.77720794,S0-C7,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S0-C7,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.05,
212.77720794,S0-C7,Backend_Bound.Memory_Bound,39.61,% Slots,,,0.00,5.31,
212.77720794,S0-C7,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.06,% Clocks,,,0.00,5.31,
212.77720794,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.19,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.14,% Core_Clocks,,,0.00,5.31,
212.77720794,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
212.77720794,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C0,Frontend_Bound,35.48,% Slots,,,0.00,5.31,
212.77720794,S1-C0,Backend_Bound,41.12,% Slots,,,0.00,5.31,<==
212.77720794,S1-C0,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S1-C0,Frontend_Bound.Frontend_Latency,87.18,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S1-C0,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.31,
212.77720794,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C1,Frontend_Bound,39.89,% Slots,,,0.00,5.31,<==
212.77720794,S1-C1,Backend_Bound,38.48,% Slots,,,0.00,5.31,
212.77720794,S1-C1,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S1-C1,Frontend_Bound.Frontend_Latency,25.54,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S1-C1,Frontend_Bound.Frontend_Bandwidth,26.26,% Slots,,,0.00,5.05,
212.77720794,S1-C1,Backend_Bound.Memory_Bound,27.95,% Slots,,,0.00,5.31,
212.77720794,S1-C1,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.31,
212.77720794,S1-C1,Retiring.Microcode_Sequencer,12.06,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.31,
212.77720794,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.10,% Core_Clocks,,,0.00,5.31,
212.77720794,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
212.77720794,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C2,Frontend_Bound,37.99,% Slots,,,0.00,5.31,
212.77720794,S1-C2,Backend_Bound,39.52,% Slots,,,0.00,5.31,
212.77720794,S1-C2,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S1-C2,Frontend_Bound.Frontend_Latency,42.31,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S1-C2,Backend_Bound.Memory_Bound,31.80,% Slots,,,0.00,5.31,
212.77720794,S1-C2,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.31,
212.77720794,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
212.77720794,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C3,Frontend_Bound,38.95,% Slots,,,0.00,5.31,
212.77720794,S1-C3,Backend_Bound,39.01,% Slots,,,0.00,5.31,
212.77720794,S1-C3,Retiring,17.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S1-C3,Frontend_Bound.Frontend_Latency,27.01,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.94,% Slots,,,0.00,5.05,
212.77720794,S1-C3,Backend_Bound.Memory_Bound,30.10,% Slots,,,0.00,5.31,
212.77720794,S1-C3,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.31,
212.77720794,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.47,% Core_Clocks,,,0.00,5.31,
212.77720794,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
212.77720794,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C4,Frontend_Bound,23.80,% Slots,,,0.00,5.3,
212.77720794,S1-C4,Backend_Bound,47.11,% Slots,,,0.00,5.3,
212.77720794,S1-C4,Retiring,36.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S1-C4,Frontend_Bound.Frontend_Latency,20.72,% Slots,,rs_events.empty_end,0.00,5.3,
212.77720794,S1-C4,Backend_Bound.Memory_Bound,27.54,% Slots,,,0.00,5.3,<==
212.77720794,S1-C4,Backend_Bound.Core_Bound,19.57,% Slots,,,0.00,5.3,
212.77720794,S1-C4,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.89,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
212.77720794,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
212.77720794,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C5,Frontend_Bound,33.32,% Slots,,,0.00,5.31,
212.77720794,S1-C5,Backend_Bound,42.65,% Slots,,,0.00,5.31,
212.77720794,S1-C5,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S1-C5,Frontend_Bound.Frontend_Latency,67.33,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S1-C5,Retiring.Microcode_Sequencer,14.74,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.31,
212.77720794,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
212.77720794,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C6,Frontend_Bound,35.66,% Slots,,,0.00,5.3,
212.77720794,S1-C6,Backend_Bound,43.85,% Slots,,,0.00,5.3,
212.77720794,S1-C6,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S1-C6,Frontend_Bound.Frontend_Latency,31.98,% Slots,,rs_events.empty_end,0.00,5.3,
212.77720794,S1-C6,Frontend_Bound.Frontend_Bandwidth,30.44,% Slots,,,0.00,5.05,
212.77720794,S1-C6,Backend_Bound.Memory_Bound,40.11,% Slots,,,0.00,5.3,
212.77720794,S1-C6,Retiring.Microcode_Sequencer,12.75,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.31,
212.77720794,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
212.77720794,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.48,% Core_Clocks,,,0.00,5.31,
212.77720794,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
212.77720794,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
212.77720794,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C7,Frontend_Bound,36.83,% Slots,,,0.00,5.31,
212.77720794,S1-C7,Backend_Bound,42.07,% Slots,,,0.00,5.31,
212.77720794,S1-C7,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
212.77720794,S1-C7,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.31,
212.77720794,S1-C7,Backend_Bound.Memory_Bound,31.99,% Slots,,,0.00,5.31,
212.77720794,S1-C7,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.31,
212.77720794,S1-C7,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.31,
212.77720794,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.31,
212.77720794,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
212.77720794,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.31,
212.77720794,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
212.77720794,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
212.77720794,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
212.77720794,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
212.77720794,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
212.77720794,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
212.77720794,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
212.77720794,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
212.77720794,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
212.77720794,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
214.449135579,S0-C0,Frontend_Bound,33.66,% Slots,,,0.00,5.26,<==
214.449135579,S0-C0,Backend_Bound,14.19,% Slots,,,0.00,5.26,
214.449135579,S0-C0,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.86,% Slots,,,0.00,5.26,
214.449135579,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.26,
214.449135579,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.29,% Core_Clocks,,,0.00,5.26,
214.449135579,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C1,Frontend_Bound,35.70,% Slots,,,0.00,5.26,
214.449135579,S0-C1,Backend_Bound,40.06,% Slots,,,0.00,5.26,
214.449135579,S0-C1,Frontend_Bound.Frontend_Latency,28.25,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S0-C1,Backend_Bound.Core_Bound,30.99,% Slots,,,0.00,5.26,<==
214.449135579,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.26,
214.449135579,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C2,Frontend_Bound,34.92,% Slots,,,0.00,5.27,
214.449135579,S0-C2,Backend_Bound,41.39,% Slots,,,0.00,5.27,
214.449135579,S0-C2,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
214.449135579,S0-C2,Frontend_Bound.Frontend_Latency,34.29,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S0-C2,Backend_Bound.Memory_Bound,29.72,% Slots,,,0.00,5.26,
214.449135579,S0-C2,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.26,
214.449135579,S0-C2,Retiring.Microcode_Sequencer,12.41,% Slots,,idq.ms_uops,0.00,5.26,
214.449135579,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.27,
214.449135579,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.27,
214.449135579,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
214.449135579,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.18,% Clocks,,,0.00,5.26,
214.449135579,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C3,Frontend_Bound,33.14,% Slots,,,0.00,5.26,
214.449135579,S0-C3,Backend_Bound,42.62,% Slots,,,0.00,5.26,
214.449135579,S0-C3,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
214.449135579,S0-C3,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S0-C3,Backend_Bound.Memory_Bound,27.17,% Slots,,,0.00,5.26,
214.449135579,S0-C3,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.26,
214.449135579,S0-C3,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.26,
214.449135579,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.26,
214.449135579,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
214.449135579,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.83,% Clocks,,,0.00,5.26,
214.449135579,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C4,Frontend_Bound,33.56,% Slots,,,0.00,5.26,
214.449135579,S0-C4,Backend_Bound,41.71,% Slots,,,0.00,5.26,
214.449135579,S0-C4,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
214.449135579,S0-C4,Frontend_Bound.Frontend_Latency,28.48,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S0-C4,Backend_Bound.Memory_Bound,26.84,% Slots,,,0.00,5.26,
214.449135579,S0-C4,Backend_Bound.Core_Bound,14.87,% Slots,,,0.00,5.26,
214.449135579,S0-C4,Retiring.Microcode_Sequencer,15.27,% Slots,,idq.ms_uops,0.00,5.26,
214.449135579,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.26,
214.449135579,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
214.449135579,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.49,% Clocks,,,0.00,5.26,
214.449135579,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C5,Frontend_Bound,34.62,% Slots,,,0.00,5.26,
214.449135579,S0-C5,Backend_Bound,41.48,% Slots,,,0.00,5.26,
214.449135579,S0-C5,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
214.449135579,S0-C5,Frontend_Bound.Frontend_Latency,26.84,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S0-C5,Backend_Bound.Memory_Bound,27.61,% Slots,,,0.00,5.26,
214.449135579,S0-C5,Backend_Bound.Core_Bound,13.87,% Slots,,,0.00,5.26,
214.449135579,S0-C5,Retiring.Microcode_Sequencer,14.32,% Slots,,idq.ms_uops,0.00,5.26,
214.449135579,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.26,
214.449135579,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
214.449135579,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.31,% Clocks,,,0.00,5.26,
214.449135579,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C6,Backend_Bound,73.13,% Slots,,,0.00,5.26,
214.449135579,S0-C6,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
214.449135579,S0-C6,Backend_Bound.Memory_Bound,33.79,% Slots,,,0.00,5.26,
214.449135579,S0-C6,Backend_Bound.Core_Bound,39.35,% Slots,,,0.00,5.26,
214.449135579,S0-C6,Retiring.Microcode_Sequencer,11.55,% Slots,,idq.ms_uops,0.00,5.27,
214.449135579,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
214.449135579,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.63,% Clocks,,,0.00,5.26,<==
214.449135579,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C7,Frontend_Bound,34.01,% Slots,,,0.00,5.26,
214.449135579,S0-C7,Backend_Bound,42.28,% Slots,,,0.00,5.26,
214.449135579,S0-C7,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
214.449135579,S0-C7,Frontend_Bound.Frontend_Latency,31.72,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S0-C7,Backend_Bound.Memory_Bound,29.94,% Slots,,,0.00,5.26,
214.449135579,S0-C7,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.26,
214.449135579,S0-C7,Retiring.Microcode_Sequencer,14.69,% Slots,,idq.ms_uops,0.00,5.26,
214.449135579,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.26,
214.449135579,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
214.449135579,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
214.449135579,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.13,% Clocks,,,0.00,5.26,
214.449135579,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C0,Frontend_Bound,37.17,% Slots,,,0.00,5.26,
214.449135579,S1-C0,Backend_Bound,39.55,% Slots,,,0.00,5.26,
214.449135579,S1-C0,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
214.449135579,S1-C0,Frontend_Bound.Frontend_Latency,28.06,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S1-C0,Backend_Bound.Memory_Bound,24.21,% Slots,,,0.00,5.26,
214.449135579,S1-C0,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.26,
214.449135579,S1-C0,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.27,
214.449135579,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.26,
214.449135579,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
214.449135579,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C1,Frontend_Bound,33.73,% Slots,,,0.00,5.27,
214.449135579,S1-C1,Backend_Bound,42.01,% Slots,,,0.00,5.27,
214.449135579,S1-C1,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
214.449135579,S1-C1,Frontend_Bound.Frontend_Latency,32.50,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S1-C1,Backend_Bound.Memory_Bound,27.09,% Slots,,,0.00,5.26,
214.449135579,S1-C1,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.26,
214.449135579,S1-C1,Retiring.Microcode_Sequencer,8.94,% Slots,,idq.ms_uops,0.00,5.26,
214.449135579,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.27,
214.449135579,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
214.449135579,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C2,Frontend_Bound,33.87,% Slots,,,0.00,5.26,
214.449135579,S1-C2,Backend_Bound,42.73,% Slots,,,0.00,5.26,
214.449135579,S1-C2,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
214.449135579,S1-C2,Frontend_Bound.Frontend_Latency,27.63,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S1-C2,Backend_Bound.Memory_Bound,11.30,% Slots,,,0.00,5.26,
214.449135579,S1-C2,Backend_Bound.Core_Bound,31.43,% Slots,,,0.00,5.26,<==
214.449135579,S1-C2,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.27,
214.449135579,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.26,
214.449135579,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.27,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C3,Frontend_Bound,33.78,% Slots,,,0.00,5.26,
214.449135579,S1-C3,Backend_Bound,42.48,% Slots,,,0.00,5.26,
214.449135579,S1-C3,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
214.449135579,S1-C3,Frontend_Bound.Frontend_Latency,29.47,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S1-C3,Backend_Bound.Memory_Bound,26.36,% Slots,,,0.00,5.26,
214.449135579,S1-C3,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.26,
214.449135579,S1-C3,Retiring.Microcode_Sequencer,13.01,% Slots,,idq.ms_uops,0.00,5.26,
214.449135579,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.26,
214.449135579,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.09,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
214.449135579,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C4,Frontend_Bound,25.03,% Slots,,,0.00,5.26,
214.449135579,S1-C4,Backend_Bound,45.17,% Slots,,,0.00,5.26,
214.449135579,S1-C4,Retiring,31.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
214.449135579,S1-C4,Frontend_Bound.Frontend_Latency,26.94,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S1-C4,Backend_Bound.Memory_Bound,43.31,% Slots,,,0.00,5.26,
214.449135579,S1-C4,Retiring.Microcode_Sequencer,6.87,% Slots,,idq.ms_uops,0.00,5.27,
214.449135579,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.13,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
214.449135579,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
214.449135579,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
214.449135579,S1-C5,Frontend_Bound,33.93,% Slots,,,0.00,5.26,
214.449135579,S1-C5,Backend_Bound,42.21,% Slots,,,0.00,5.26,
214.449135579,S1-C5,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
214.449135579,S1-C5,Frontend_Bound.Frontend_Latency,32.17,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S1-C5,Backend_Bound.Memory_Bound,26.17,% Slots,,,0.00,5.26,
214.449135579,S1-C5,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.26,
214.449135579,S1-C5,Retiring.Microcode_Sequencer,13.98,% Slots,,idq.ms_uops,0.00,5.26,
214.449135579,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.26,
214.449135579,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.42,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
214.449135579,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.46,% Clocks,,,0.00,5.26,
214.449135579,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C6,Frontend_Bound,36.40,% Slots,,,0.00,5.27,
214.449135579,S1-C6,Backend_Bound,40.97,% Slots,,,0.00,5.27,
214.449135579,S1-C6,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
214.449135579,S1-C6,Frontend_Bound.Frontend_Latency,25.88,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S1-C6,Backend_Bound.Memory_Bound,25.84,% Slots,,,0.00,5.26,
214.449135579,S1-C6,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.26,
214.449135579,S1-C6,Retiring.Microcode_Sequencer,14.70,% Slots,,idq.ms_uops,0.00,5.27,
214.449135579,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.26,
214.449135579,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.88,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
214.449135579,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
214.449135579,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
214.449135579,S1-C7,Frontend_Bound,34.96,% Slots,,,0.00,5.26,
214.449135579,S1-C7,Backend_Bound,41.30,% Slots,,,0.00,5.26,
214.449135579,S1-C7,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
214.449135579,S1-C7,Frontend_Bound.Frontend_Latency,30.91,% Slots,,rs_events.empty_end,0.00,5.26,
214.449135579,S1-C7,Backend_Bound.Memory_Bound,26.45,% Slots,,,0.00,5.26,
214.449135579,S1-C7,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.26,
214.449135579,S1-C7,Retiring.Microcode_Sequencer,12.66,% Slots,,idq.ms_uops,0.00,5.27,
214.449135579,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.26,
214.449135579,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
214.449135579,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.26,
214.449135579,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
214.449135579,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
214.449135579,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
214.449135579,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
214.449135579,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
214.449135579,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
214.449135579,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
214.449135579,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
214.449135579,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
214.449135579,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
215.951204995,S0-C0,Frontend_Bound,34.92,% Slots,,,0.00,5.03,
215.951204995,S0-C0,Backend_Bound,16.98,% Slots,,,0.00,5.03,
215.951204995,S0-C0,Frontend_Bound.Frontend_Latency,20.89,% Slots,,rs_events.empty_end,0.00,5.03,<==
215.951204995,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.03,
215.951204995,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.31,
215.951204995,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
215.951204995,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.49,% Core_Clocks,,,0.00,5.31,
215.951204995,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
215.951204995,S0-C1,Frontend_Bound,38.72,% Slots,,,0.00,5.04,
215.951204995,S0-C1,Backend_Bound,38.24,% Slots,,,0.00,5.04,
215.951204995,S0-C1,Retiring,20.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S0-C1,Frontend_Bound.Frontend_Latency,37.08,% Slots,,rs_events.empty_end,0.00,5.04,
215.951204995,S0-C1,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.04,
215.951204995,S0-C1,Backend_Bound.Core_Bound,19.89,% Slots,,,0.00,5.04,
215.951204995,S0-C1,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.3,
215.951204995,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.13,% Clocks,,,0.00,5.31,
215.951204995,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
215.951204995,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
215.951204995,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
215.951204995,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.39,% Clocks,,,0.00,5.17,
215.951204995,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C2,Frontend_Bound,23.79,% Slots,,,0.00,5.04,
215.951204995,S0-C2,Backend_Bound,53.60,% Slots,,,0.00,5.04,
215.951204995,S0-C2,Retiring,24.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S0-C2,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,0.00,5.04,
215.951204995,S0-C2,Backend_Bound.Memory_Bound,33.02,% Slots,,,0.00,5.04,<==
215.951204995,S0-C2,Backend_Bound.Core_Bound,20.58,% Slots,,,0.00,5.04,
215.951204995,S0-C2,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.42,% Clocks,,,0.00,5.31,
215.951204995,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
215.951204995,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.70,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
215.951204995,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
215.951204995,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C3,Frontend_Bound,27.93,% Slots,,,0.00,5.04,
215.951204995,S0-C3,Backend_Bound,49.32,% Slots,,,0.00,5.04,
215.951204995,S0-C3,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S0-C3,Frontend_Bound.Frontend_Latency,26.86,% Slots,,rs_events.empty_end,0.00,5.04,
215.951204995,S0-C3,Backend_Bound.Memory_Bound,36.40,% Slots,,,0.00,5.04,<==
215.951204995,S0-C3,Backend_Bound.Core_Bound,12.93,% Slots,,,0.00,5.04,
215.951204995,S0-C3,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,0.00,5.3,
215.951204995,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
215.951204995,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.50,% Clocks,,idq.ms_switches,0.00,5.3,
215.951204995,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
215.951204995,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
215.951204995,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.83,% Clocks,,,0.00,5.16,
215.951204995,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C4,Backend_Bound,43.31,% Slots,,,0.00,5.04,<==
215.951204995,S0-C4,Backend_Bound.Memory_Bound,21.55,% Slots,,,0.00,5.04,
215.951204995,S0-C4,Backend_Bound.Core_Bound,21.75,% Slots,,,0.00,5.04,
215.951204995,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
215.951204995,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.38,% Clocks,,,0.00,5.16,
215.951204995,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C5,Frontend_Bound,32.54,% Slots,,,0.00,5.04,
215.951204995,S0-C5,Backend_Bound,42.45,% Slots,,,0.00,5.04,
215.951204995,S0-C5,Retiring,14.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S0-C5,Frontend_Bound.Frontend_Latency,24.88,% Slots,,rs_events.empty_end,0.00,5.04,
215.951204995,S0-C5,Backend_Bound.Memory_Bound,34.50,% Slots,,,0.00,5.04,<==
215.951204995,S0-C5,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.31,% Clocks,,,0.00,5.31,
215.951204995,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
215.951204995,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
215.951204995,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C6,Frontend_Bound,27.96,% Slots,,,0.00,5.04,
215.951204995,S0-C6,Backend_Bound,52.58,% Slots,,,0.00,5.04,
215.951204995,S0-C6,Retiring,12.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S0-C6,Frontend_Bound.Frontend_Latency,27.71,% Slots,,rs_events.empty_end,0.00,5.04,
215.951204995,S0-C6,Backend_Bound.Memory_Bound,36.50,% Slots,,,0.00,5.04,<==
215.951204995,S0-C6,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.04,
215.951204995,S0-C6,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.35,% Clocks,,,0.00,5.3,
215.951204995,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.24,% Clocks,,itlb_misses.walk_completed,0.00,5.32,
215.951204995,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
215.951204995,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.82,% Clocks,,idq.ms_switches,0.00,5.3,
215.951204995,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
215.951204995,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
215.951204995,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.22,% Clocks,,,0.00,5.17,
215.951204995,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C7,Frontend_Bound,33.85,% Slots,,,0.00,5.04,
215.951204995,S0-C7,Backend_Bound,39.48,% Slots,,,0.00,5.04,
215.951204995,S0-C7,Retiring,21.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S0-C7,Frontend_Bound.Frontend_Latency,26.93,% Slots,,rs_events.empty_end,0.00,5.04,
215.951204995,S0-C7,Backend_Bound.Memory_Bound,29.68,% Slots,,,0.00,5.04,<==
215.951204995,S0-C7,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,0.00,5.31,
215.951204995,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
215.951204995,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.43,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
215.951204995,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C0,Backend_Bound,41.14,% Slots,,,0.00,5.05,
215.951204995,S1-C0,Backend_Bound.Memory_Bound,12.81,% Slots,,,0.00,5.04,
215.951204995,S1-C0,Backend_Bound.Core_Bound,28.33,% Slots,,,0.00,5.04,
215.951204995,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.66,% Clocks,,,0.00,5.12,<==
215.951204995,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C1,Frontend_Bound,25.31,% Slots,,,0.00,5.05,
215.951204995,S1-C1,Backend_Bound,45.16,% Slots,,,0.00,5.05,
215.951204995,S1-C1,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.05,
215.951204995,S1-C1,Backend_Bound.Memory_Bound,103.36,% Slots,,,0.00,5.05,<==
215.951204995,S1-C1,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.3,
215.951204995,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
215.951204995,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
215.951204995,S1-C2,Backend_Bound,65.70,% Slots,,,0.00,5.04,
215.951204995,S1-C2,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S1-C2,Backend_Bound.Memory_Bound,53.56,% Slots,,,0.00,5.04,
215.951204995,S1-C2,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.04,
215.951204995,S1-C2,Retiring.Microcode_Sequencer,13.79,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.15,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
215.951204995,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C3,Frontend_Bound,21.12,% Slots,,,0.00,5.05,
215.951204995,S1-C3,Backend_Bound,46.60,% Slots,,,0.00,5.05,
215.951204995,S1-C3,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S1-C3,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.04,
215.951204995,S1-C3,Backend_Bound.Core_Bound,36.58,% Slots,,,0.00,5.04,<==
215.951204995,S1-C3,Retiring.Microcode_Sequencer,14.13,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.23,% Clocks,,idq.ms_switches,0.00,5.3,
215.951204995,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
215.951204995,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C4,Frontend_Bound,20.42,% Slots,,,0.00,5.05,
215.951204995,S1-C4,Backend_Bound,46.84,% Slots,,,0.00,5.05,
215.951204995,S1-C4,Retiring,23.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.05,
215.951204995,S1-C4,Backend_Bound.Memory_Bound,11.81,% Slots,,,0.00,5.04,
215.951204995,S1-C4,Backend_Bound.Core_Bound,35.03,% Slots,,,0.00,5.04,<==
215.951204995,S1-C4,Retiring.Microcode_Sequencer,12.12,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.87,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C5,Frontend_Bound,21.28,% Slots,,,0.00,5.05,
215.951204995,S1-C5,Backend_Bound,47.32,% Slots,,,0.00,5.05,
215.951204995,S1-C5,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S1-C5,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.04,
215.951204995,S1-C5,Backend_Bound.Core_Bound,36.78,% Slots,,,0.00,5.04,<==
215.951204995,S1-C5,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.18,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
215.951204995,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C6,Backend_Bound,65.42,% Slots,,,0.00,5.05,
215.951204995,S1-C6,Retiring,17.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S1-C6,Backend_Bound.Memory_Bound,43.76,% Slots,,,0.00,5.04,
215.951204995,S1-C6,Backend_Bound.Core_Bound,21.66,% Slots,,,0.00,5.04,
215.951204995,S1-C6,Retiring.Microcode_Sequencer,13.00,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
215.951204995,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C7,Backend_Bound,66.52,% Slots,,,0.00,5.05,
215.951204995,S1-C7,Retiring,19.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
215.951204995,S1-C7,Backend_Bound.Memory_Bound,24.96,% Slots,,,0.00,5.04,
215.951204995,S1-C7,Backend_Bound.Core_Bound,41.57,% Slots,,,0.00,5.04,<==
215.951204995,S1-C7,Retiring.Microcode_Sequencer,15.81,% Slots,,idq.ms_uops,0.00,5.31,
215.951204995,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.28,% Clocks,,idq.ms_switches,0.00,5.31,
215.951204995,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
215.951204995,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
215.951204995,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
215.951204995,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
215.951204995,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
215.951204995,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
215.951204995,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
217.454593357,S0-C0,Frontend_Bound,32.08,% Slots,,,0.00,5.32,<==
217.454593357,S0-C0,Backend_Bound,20.46,% Slots,,,0.00,5.32,
217.454593357,S0-C0,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.32,
217.454593357,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.32,
217.454593357,S0-C0,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.32,
217.454593357,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.33,
217.454593357,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
217.454593357,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.69,% Core_Clocks,,,0.00,5.06,
217.454593357,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S0-C1,Frontend_Bound,21.02,% Slots,,,0.00,5.33,
217.454593357,S0-C1,Backend_Bound,53.25,% Slots,,,0.00,5.33,
217.454593357,S0-C1,Retiring,19.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S0-C1,Frontend_Bound.Frontend_Latency,15.40,% Slots,,rs_events.empty_end,0.00,5.32,
217.454593357,S0-C1,Backend_Bound.Memory_Bound,60.03,% Slots,,,0.00,5.32,<==
217.454593357,S0-C1,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.33,
217.454593357,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
217.454593357,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
217.454593357,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.56,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.64,
217.454593357,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
217.454593357,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
217.454593357,S0-C2,Frontend_Bound,22.45,% Slots,,,0.00,5.33,
217.454593357,S0-C2,Backend_Bound,56.26,% Slots,,,0.00,5.33,
217.454593357,S0-C2,Retiring,15.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S0-C2,Frontend_Bound.Frontend_Latency,16.56,% Slots,,rs_events.empty_end,0.00,5.33,
217.454593357,S0-C2,Backend_Bound.Memory_Bound,48.91,% Slots,,,0.00,5.33,<==
217.454593357,S0-C2,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.33,
217.454593357,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
217.454593357,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.42,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
217.454593357,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
217.454593357,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S0-C3,Backend_Bound,49.05,% Slots,,,0.00,5.33,
217.454593357,S0-C3,Backend_Bound.Memory_Bound,32.38,% Slots,,,0.00,5.32,
217.454593357,S0-C3,Backend_Bound.Core_Bound,16.67,% Slots,,,0.00,5.32,
217.454593357,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
217.454593357,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.47,% Clocks,,,0.00,5.32,
217.454593357,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S0-C4,Frontend_Bound,32.32,% Slots,,,0.00,5.33,
217.454593357,S0-C4,Backend_Bound,45.15,% Slots,,,0.00,5.33,
217.454593357,S0-C4,Retiring,16.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S0-C4,Frontend_Bound.Frontend_Latency,26.42,% Slots,,rs_events.empty_end,0.00,5.33,
217.454593357,S0-C4,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.84,% Clocks,,,0.00,5.33,
217.454593357,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
217.454593357,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.87,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
217.454593357,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
217.454593357,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
217.454593357,S0-C5,Frontend_Bound,23.03,% Slots,,,0.00,5.33,
217.454593357,S0-C5,Backend_Bound,55.93,% Slots,,,0.00,5.33,
217.454593357,S0-C5,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S0-C5,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.33,
217.454593357,S0-C5,Backend_Bound.Memory_Bound,77.96,% Slots,,,0.00,5.32,
217.454593357,S0-C5,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.72,% Clocks,,,0.00,5.33,
217.454593357,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
217.454593357,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.51,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
217.454593357,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
217.454593357,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
217.454593357,S0-C6,Frontend_Bound,26.95,% Slots,,,0.00,5.33,
217.454593357,S0-C6,Backend_Bound,50.72,% Slots,,,0.00,5.33,
217.454593357,S0-C6,Retiring,14.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S0-C6,Frontend_Bound.Frontend_Latency,22.32,% Slots,,rs_events.empty_end,0.00,5.33,
217.454593357,S0-C6,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.10,% Clocks,,,0.00,5.33,
217.454593357,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.37,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
217.454593357,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
217.454593357,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.13,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
217.454593357,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
217.454593357,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S0-C7,Backend_Bound,37.93,% Slots,,,0.00,5.33,
217.454593357,S0-C7,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.33,
217.454593357,S0-C7,Backend_Bound.Core_Bound,25.18,% Slots,,,0.00,5.33,
217.454593357,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
217.454593357,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.71,% Clocks,,,0.00,5.32,<==
217.454593357,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
217.454593357,S1-C0,Backend_Bound,46.28,% Slots,,,0.00,5.33,
217.454593357,S1-C0,Backend_Bound.Memory_Bound,18.94,% Slots,,,0.00,5.32,
217.454593357,S1-C0,Backend_Bound.Core_Bound,27.34,% Slots,,,0.00,5.32,
217.454593357,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
217.454593357,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.23,% Clocks,,,0.00,5.32,<==
217.454593357,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C1,Frontend_Bound.Frontend_Bandwidth,27.52,% Slots,,,0.00,5.33,
217.454593357,S1-C1,Backend_Bound.Core_Bound,54.57,% Slots,,,0.00,5.32,<==
217.454593357,S1-C1,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S1-C1,Backend_Bound,47.46,% Slots,,,0.00,5.33,
217.454593357,S1-C1,Retiring,13.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.93,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.09,% Core_Clocks,,,0.00,5.32,
217.454593357,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C2,Frontend_Bound.Frontend_Bandwidth,29.30,% Slots,,,0.00,5.33,
217.454593357,S1-C2,Backend_Bound.Core_Bound,51.60,% Slots,,,0.00,5.33,<==
217.454593357,S1-C2,Retiring.Microcode_Sequencer,10.18,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S1-C2,Backend_Bound,47.72,% Slots,,,0.00,5.33,
217.454593357,S1-C2,Retiring,15.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.94,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.05,% Core_Clocks,,,0.00,5.32,
217.454593357,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C3,Backend_Bound,63.78,% Slots,,,0.00,5.33,
217.454593357,S1-C3,Retiring,14.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
217.454593357,S1-C3,Backend_Bound.Core_Bound,84.90,% Slots,,,0.00,5.06,<==
217.454593357,S1-C3,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.32,
217.454593357,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C4,Backend_Bound,60.70,% Slots,,,0.00,5.33,
217.454593357,S1-C4,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S1-C4,Backend_Bound.Core_Bound,69.67,% Slots,,,0.00,5.06,<==
217.454593357,S1-C4,Retiring.Microcode_Sequencer,15.96,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.18,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C5,Frontend_Bound.Frontend_Bandwidth,27.38,% Slots,,,0.00,5.32,
217.454593357,S1-C5,Retiring.Microcode_Sequencer,8.99,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S1-C5,Backend_Bound,51.14,% Slots,,,0.00,5.32,<==
217.454593357,S1-C5,Retiring,13.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.76,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.75,% Core_Clocks,,,0.00,5.32,
217.454593357,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C6,Backend_Bound,71.47,% Slots,,,0.00,5.33,<==
217.454593357,S1-C6,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
217.454593357,S1-C6,Retiring.Microcode_Sequencer,10.77,% Slots,,idq.ms_uops,0.00,5.32,
217.454593357,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C7,Backend_Bound,59.20,% Slots,,,0.00,5.33,
217.454593357,S1-C7,Retiring,13.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
217.454593357,S1-C7,Backend_Bound.Core_Bound,61.75,% Slots,,,0.00,5.06,
217.454593357,S1-C7,Retiring.Microcode_Sequencer,9.19,% Slots,,idq.ms_uops,0.00,5.33,
217.454593357,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.44,% Clocks,,idq.ms_switches,0.00,5.33,
217.454593357,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.27,% Clocks,,,0.00,5.32,<==
217.454593357,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
217.454593357,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
217.454593357,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
217.454593357,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
217.454593357,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
217.454593357,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
217.454593357,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
217.454593357,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
218.96285209,S0-C0,Frontend_Bound,30.26,% Slots,,,0.00,5.31,<==
218.96285209,S0-C0,Backend_Bound,22.10,% Slots,,,0.00,5.31,
218.96285209,S0-C0,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.3,
218.96285209,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.42,% Slots,,,0.00,5.31,
218.96285209,S0-C0,Backend_Bound.Memory_Bound,14.77,% Slots,,,0.00,5.04,
218.96285209,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.31,
218.96285209,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
218.96285209,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.91,% Core_Clocks,,,0.00,5.31,
218.96285209,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C1,Backend_Bound,53.53,% Slots,,,0.00,5.31,
218.96285209,S0-C1,Retiring,38.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S0-C1,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.04,
218.96285209,S0-C1,Backend_Bound.Core_Bound,36.41,% Slots,,,0.00,5.04,<==
218.96285209,S0-C1,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.70,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
218.96285209,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C2,Frontend_Bound,35.33,% Slots,,,0.00,5.31,
218.96285209,S0-C2,Backend_Bound,40.88,% Slots,,,0.00,5.31,
218.96285209,S0-C2,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S0-C2,Frontend_Bound.Frontend_Latency,27.47,% Slots,,rs_events.empty_end,0.00,5.3,
218.96285209,S0-C2,Backend_Bound.Memory_Bound,36.04,% Slots,,,0.00,5.04,<==
218.96285209,S0-C2,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.41,% Clocks,,,0.00,5.3,
218.96285209,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
218.96285209,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.10,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
218.96285209,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
218.96285209,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.27,% Slots,,,0.00,5.31,
218.96285209,S0-C3,Backend_Bound.Memory_Bound,18.90,% Slots,,,0.00,5.04,
218.96285209,S0-C3,Backend_Bound.Core_Bound,18.49,% Slots,,,0.00,5.04,
218.96285209,S0-C3,Backend_Bound,37.39,% Slots,,,0.00,5.31,<==
218.96285209,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.93,% Core_Clocks,,,0.00,5.3,
218.96285209,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
218.96285209,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.54,% Clocks,,,0.00,5.3,
218.96285209,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C4,Backend_Bound,38.08,% Slots,,,0.00,5.31,<==
218.96285209,S0-C4,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.04,
218.96285209,S0-C4,Backend_Bound.Core_Bound,20.85,% Slots,,,0.00,5.04,
218.96285209,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
218.96285209,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.38,% Clocks,,,0.00,5.3,
218.96285209,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C5,Backend_Bound,66.64,% Slots,,,0.00,5.31,
218.96285209,S0-C5,Retiring,19.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S0-C5,Backend_Bound.Memory_Bound,19.56,% Slots,,,0.00,5.04,
218.96285209,S0-C5,Backend_Bound.Core_Bound,47.09,% Slots,,,0.00,5.04,<==
218.96285209,S0-C5,Retiring.Microcode_Sequencer,9.54,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.87,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
218.96285209,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
218.96285209,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C6,Frontend_Bound,20.53,% Slots,,,0.00,5.3,
218.96285209,S0-C6,Backend_Bound,56.65,% Slots,,,0.00,5.3,
218.96285209,S0-C6,Retiring,14.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S0-C6,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.3,
218.96285209,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.62,% Slots,,,0.00,5.3,
218.96285209,S0-C6,Backend_Bound.Memory_Bound,25.02,% Slots,,,0.00,5.04,
218.96285209,S0-C6,Backend_Bound.Core_Bound,31.63,% Slots,,,0.00,5.04,
218.96285209,S0-C6,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.48,% Clocks,,,0.00,5.3,
218.96285209,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
218.96285209,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
218.96285209,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.99,% Clocks,,,0.00,5.3,<==
218.96285209,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C7,Frontend_Bound,22.70,% Slots,,,0.00,5.3,
218.96285209,S0-C7,Backend_Bound,50.88,% Slots,,,0.00,5.3,
218.96285209,S0-C7,Retiring,22.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S0-C7,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.3,
218.96285209,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.47,% Slots,,,0.00,5.3,
218.96285209,S0-C7,Backend_Bound.Memory_Bound,43.21,% Slots,,,0.00,5.04,
218.96285209,S0-C7,Retiring.Microcode_Sequencer,4.42,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.32,% Clocks,,,0.00,5.31,
218.96285209,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
218.96285209,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.31,
218.96285209,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.45,% Core_Clocks,,,0.00,5.31,
218.96285209,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
218.96285209,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C0,Backend_Bound,39.09,% Slots,,,0.00,5.31,<==
218.96285209,S1-C0,Backend_Bound.Memory_Bound,17.79,% Slots,,,0.00,5.04,
218.96285209,S1-C0,Backend_Bound.Core_Bound,21.30,% Slots,,,0.00,5.04,
218.96285209,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
218.96285209,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C1,Frontend_Bound,27.01,% Slots,,,0.00,5.31,
218.96285209,S1-C1,Backend_Bound,44.54,% Slots,,,0.00,5.31,
218.96285209,S1-C1,Retiring,25.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S1-C1,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,0.00,5.31,
218.96285209,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.62,% Slots,,,0.00,5.3,
218.96285209,S1-C1,Backend_Bound.Memory_Bound,27.25,% Slots,,,0.00,5.04,
218.96285209,S1-C1,Backend_Bound.Core_Bound,17.29,% Slots,,,0.00,5.04,
218.96285209,S1-C1,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
218.96285209,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.69,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.73,% Core_Clocks,,,0.00,5.32,
218.96285209,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
218.96285209,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
218.96285209,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C2,Frontend_Bound,31.48,% Slots,,,0.00,5.31,
218.96285209,S1-C2,Backend_Bound,41.38,% Slots,,,0.00,5.31,<==
218.96285209,S1-C2,Retiring,24.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
218.96285209,S1-C2,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.31,
218.96285209,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.3,
218.96285209,S1-C2,Backend_Bound.Memory_Bound,19.15,% Slots,,,0.00,5.04,
218.96285209,S1-C2,Backend_Bound.Core_Bound,22.23,% Slots,,,0.00,5.04,
218.96285209,S1-C2,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.32,
218.96285209,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.3,
218.96285209,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
218.96285209,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.58,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.86,% Core_Clocks,,,0.00,5.32,
218.96285209,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
218.96285209,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
218.96285209,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C3,Frontend_Bound,27.75,% Slots,,,0.00,5.31,
218.96285209,S1-C3,Backend_Bound,43.86,% Slots,,,0.00,5.31,
218.96285209,S1-C3,Retiring,29.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S1-C3,Frontend_Bound.Frontend_Bandwidth,55.32,% Slots,,,0.00,5.31,
218.96285209,S1-C3,Backend_Bound.Memory_Bound,13.56,% Slots,,,0.00,5.04,
218.96285209,S1-C3,Backend_Bound.Core_Bound,30.30,% Slots,,,0.00,5.04,
218.96285209,S1-C3,Retiring.Microcode_Sequencer,11.26,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.05,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
218.96285209,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
218.96285209,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.36,% Clocks,,,0.00,5.31,<==
218.96285209,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C4,Frontend_Bound,27.42,% Slots,,,0.00,5.31,
218.96285209,S1-C4,Backend_Bound,48.15,% Slots,,,0.00,5.31,<==
218.96285209,S1-C4,Retiring,21.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S1-C4,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.3,
218.96285209,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.31,
218.96285209,S1-C4,Backend_Bound.Memory_Bound,24.34,% Slots,,,0.00,5.04,
218.96285209,S1-C4,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.04,
218.96285209,S1-C4,Retiring.Microcode_Sequencer,9.10,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.3,
218.96285209,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
218.96285209,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.06,% Core_Clocks,,,0.00,5.31,
218.96285209,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
218.96285209,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
218.96285209,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.18,
218.96285209,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C5,Frontend_Bound,26.02,% Slots,,,0.00,5.31,
218.96285209,S1-C5,Backend_Bound,45.15,% Slots,,,0.00,5.31,
218.96285209,S1-C5,Retiring,26.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S1-C5,Frontend_Bound.Frontend_Latency,17.61,% Slots,,rs_events.empty_end,0.00,5.31,
218.96285209,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.3,
218.96285209,S1-C5,Backend_Bound.Memory_Bound,19.79,% Slots,,,0.00,5.04,
218.96285209,S1-C5,Backend_Bound.Core_Bound,25.36,% Slots,,,0.00,5.04,<==
218.96285209,S1-C5,Retiring.Microcode_Sequencer,9.56,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
218.96285209,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.36,% Core_Clocks,,,0.00,5.31,
218.96285209,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
218.96285209,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
218.96285209,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C6,Frontend_Bound,28.78,% Slots,,,0.00,5.3,
218.96285209,S1-C6,Backend_Bound,48.93,% Slots,,,0.00,5.3,
218.96285209,S1-C6,Retiring,22.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S1-C6,Frontend_Bound.Frontend_Latency,26.47,% Slots,,rs_events.empty_end,0.00,5.3,
218.96285209,S1-C6,Backend_Bound.Memory_Bound,39.76,% Slots,,,0.00,5.04,
218.96285209,S1-C6,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.3,
218.96285209,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
218.96285209,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.19,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
218.96285209,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
218.96285209,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C7,Frontend_Bound,26.75,% Slots,,,0.00,5.3,
218.96285209,S1-C7,Backend_Bound,44.87,% Slots,,,0.00,5.3,
218.96285209,S1-C7,Retiring,25.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
218.96285209,S1-C7,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.3,
218.96285209,S1-C7,Backend_Bound.Memory_Bound,19.17,% Slots,,,0.00,5.04,
218.96285209,S1-C7,Backend_Bound.Core_Bound,25.70,% Slots,,,0.00,5.04,<==
218.96285209,S1-C7,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.31,
218.96285209,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.3,
218.96285209,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
218.96285209,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.70,% Clocks,,idq.ms_switches,0.00,5.3,
218.96285209,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
218.96285209,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
218.96285209,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
218.96285209,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
220.465941647,S0-C0,Frontend_Bound,34.43,% Slots,,,0.00,5.31,<==
220.465941647,S0-C0,Backend_Bound,14.36,% Slots,,,0.00,5.31,
220.465941647,S0-C0,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.07,% Slots,,,0.00,5.31,
220.465941647,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.05,
220.465941647,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
220.465941647,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.12,% Core_Clocks,,,0.00,5.32,
220.465941647,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.51,% Core_Clocks,,,0.00,5.32,
220.465941647,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C1,Frontend_Bound,35.76,% Slots,,,0.00,5.31,
220.465941647,S0-C1,Backend_Bound,32.94,% Slots,,,0.00,5.31,
220.465941647,S0-C1,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S0-C1,Frontend_Bound.Frontend_Latency,40.77,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S0-C1,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.31,
220.465941647,S0-C1,Backend_Bound.Core_Bound,21.88,% Slots,,,0.00,5.31,
220.465941647,S0-C1,Retiring.Microcode_Sequencer,10.31,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.12,% Clocks,,idq.ms_switches,0.00,5.05,<==
220.465941647,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
220.465941647,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
220.465941647,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C2,Frontend_Bound,31.85,% Slots,,,0.00,5.31,
220.465941647,S0-C2,Backend_Bound,44.95,% Slots,,,0.00,5.31,
220.465941647,S0-C2,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S0-C2,Frontend_Bound.Frontend_Latency,45.65,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S0-C2,Backend_Bound.Core_Bound,35.47,% Slots,,,0.00,5.31,<==
220.465941647,S0-C2,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.08,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C3,Frontend_Bound,29.51,% Slots,,,0.00,5.32,
220.465941647,S0-C3,Backend_Bound,46.89,% Slots,,,0.00,5.32,
220.465941647,S0-C3,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S0-C3,Frontend_Bound.Frontend_Latency,45.88,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S0-C3,Backend_Bound.Core_Bound,37.15,% Slots,,,0.00,5.31,
220.465941647,S0-C3,Retiring.Microcode_Sequencer,13.34,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.21,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.44,% Clocks,,,0.00,5.31,<==
220.465941647,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C4,Frontend_Bound,32.84,% Slots,,,0.00,5.32,
220.465941647,S0-C4,Backend_Bound,40.85,% Slots,,,0.00,5.32,
220.465941647,S0-C4,Retiring,18.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S0-C4,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S0-C4,Backend_Bound.Core_Bound,32.84,% Slots,,,0.00,5.31,<==
220.465941647,S0-C4,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.67,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C5,Frontend_Bound,32.70,% Slots,,,0.00,5.32,
220.465941647,S0-C5,Backend_Bound,43.68,% Slots,,,0.00,5.32,
220.465941647,S0-C5,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S0-C5,Frontend_Bound.Frontend_Latency,32.39,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S0-C5,Backend_Bound.Core_Bound,34.86,% Slots,,,0.00,5.31,
220.465941647,S0-C5,Retiring.Microcode_Sequencer,11.88,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.00,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.06,% Clocks,,,0.00,5.31,<==
220.465941647,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C6,Frontend_Bound,36.14,% Slots,,,0.00,5.31,
220.465941647,S0-C6,Backend_Bound,39.78,% Slots,,,0.00,5.31,
220.465941647,S0-C6,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S0-C6,Frontend_Bound.Frontend_Latency,24.20,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S0-C6,Backend_Bound.Core_Bound,31.40,% Slots,,,0.00,5.31,<==
220.465941647,S0-C6,Retiring.Microcode_Sequencer,11.70,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.21,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C7,Frontend_Bound,29.06,% Slots,,,0.00,5.32,
220.465941647,S0-C7,Backend_Bound,47.12,% Slots,,,0.00,5.32,
220.465941647,S0-C7,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S0-C7,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S0-C7,Backend_Bound.Core_Bound,37.90,% Slots,,,0.00,5.31,<==
220.465941647,S0-C7,Retiring.Microcode_Sequencer,13.01,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.14,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C0,Backend_Bound,37.35,% Slots,,,0.00,5.31,
220.465941647,S1-C0,Backend_Bound.Memory_Bound,11.49,% Slots,,,0.00,5.31,
220.465941647,S1-C0,Backend_Bound.Core_Bound,25.85,% Slots,,,0.00,5.31,
220.465941647,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
220.465941647,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.55,% Clocks,,,0.00,5.32,<==
220.465941647,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C1,Frontend_Bound,38.56,% Slots,,,0.00,5.31,
220.465941647,S1-C1,Backend_Bound,39.10,% Slots,,,0.00,5.31,
220.465941647,S1-C1,Retiring,26.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S1-C1,Frontend_Bound.Frontend_Latency,39.37,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S1-C1,Backend_Bound.Memory_Bound,47.45,% Slots,,,0.00,5.31,<==
220.465941647,S1-C1,Retiring.Microcode_Sequencer,4.09,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.05,
220.465941647,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
220.465941647,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.41,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
220.465941647,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
220.465941647,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C2,Frontend_Bound,41.86,% Slots,,,0.00,5.31,
220.465941647,S1-C2,Backend_Bound,37.43,% Slots,,,0.00,5.31,
220.465941647,S1-C2,Retiring,14.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
220.465941647,S1-C2,Frontend_Bound.Frontend_Latency,42.33,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S1-C2,Backend_Bound.Memory_Bound,23.21,% Slots,,,0.00,5.31,
220.465941647,S1-C2,Backend_Bound.Core_Bound,14.23,% Slots,,,0.00,5.31,
220.465941647,S1-C2,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.04,
220.465941647,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.62,% Clocks,,,0.00,5.05,
220.465941647,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.55,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
220.465941647,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
220.465941647,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
220.465941647,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
220.465941647,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
220.465941647,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
220.465941647,S1-C3,Frontend_Bound,32.37,% Slots,,,0.00,5.31,
220.465941647,S1-C3,Backend_Bound,44.38,% Slots,,,0.00,5.31,
220.465941647,S1-C3,Retiring,16.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S1-C3,Frontend_Bound.Frontend_Latency,25.38,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S1-C3,Backend_Bound.Memory_Bound,26.94,% Slots,,,0.00,5.31,<==
220.465941647,S1-C3,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.31,
220.465941647,S1-C3,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.05,
220.465941647,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
220.465941647,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
220.465941647,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.32,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.38,
220.465941647,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
220.465941647,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C4,Frontend_Bound,23.14,% Slots,,,0.00,5.31,
220.465941647,S1-C4,Backend_Bound,47.49,% Slots,,,0.00,5.31,
220.465941647,S1-C4,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S1-C4,Frontend_Bound.Frontend_Latency,18.94,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S1-C4,Backend_Bound.Memory_Bound,29.23,% Slots,,,0.00,5.31,<==
220.465941647,S1-C4,Backend_Bound.Core_Bound,18.25,% Slots,,,0.00,5.31,
220.465941647,S1-C4,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.05,
220.465941647,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
220.465941647,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.28,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
220.465941647,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
220.465941647,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C5,Frontend_Bound,38.75,% Slots,,,0.00,5.31,
220.465941647,S1-C5,Backend_Bound,36.92,% Slots,,,0.00,5.31,
220.465941647,S1-C5,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
220.465941647,S1-C5,Frontend_Bound.Frontend_Latency,29.06,% Slots,,rs_events.empty_end,0.00,5.31,<==
220.465941647,S1-C5,Backend_Bound.Memory_Bound,22.13,% Slots,,,0.00,5.31,
220.465941647,S1-C5,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.31,
220.465941647,S1-C5,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.04,
220.465941647,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,0.00,5.05,
220.465941647,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
220.465941647,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.96,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
220.465941647,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
220.465941647,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.91,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,
220.465941647,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
220.465941647,S1-C6,Frontend_Bound,40.44,% Slots,,,0.00,5.31,
220.465941647,S1-C6,Backend_Bound,35.81,% Slots,,,0.00,5.31,
220.465941647,S1-C6,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
220.465941647,S1-C6,Frontend_Bound.Frontend_Latency,30.21,% Slots,,rs_events.empty_end,0.00,5.31,
220.465941647,S1-C6,Backend_Bound.Memory_Bound,17.93,% Slots,,,0.00,5.31,
220.465941647,S1-C6,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.31,
220.465941647,S1-C6,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.04,
220.465941647,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.72,% Clocks,,,0.00,5.05,
220.465941647,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
220.465941647,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.05,
220.465941647,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
220.465941647,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
220.465941647,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.91,% Clocks,,,0.00,5.32,
220.465941647,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
220.465941647,S1-C7,Frontend_Bound,45.25,% Slots,,,0.00,5.31,
220.465941647,S1-C7,Backend_Bound,32.54,% Slots,,,0.00,5.31,
220.465941647,S1-C7,Retiring,14.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
220.465941647,S1-C7,Frontend_Bound.Frontend_Latency,37.23,% Slots,,rs_events.empty_end,0.00,5.31,<==
220.465941647,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.17,% Slots,,,0.00,5.31,
220.465941647,S1-C7,Backend_Bound.Memory_Bound,10.83,% Slots,,,0.00,5.31,
220.465941647,S1-C7,Backend_Bound.Core_Bound,21.71,% Slots,,,0.00,5.31,
220.465941647,S1-C7,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.05,
220.465941647,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.06,
220.465941647,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
220.465941647,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.47,% Clocks,,idq.ms_switches,0.00,5.06,
220.465941647,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.74,% Core_Clocks,,,0.00,5.32,
220.465941647,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
220.465941647,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
220.465941647,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.78,% Clocks,,,0.00,5.32,
220.465941647,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
220.465941647,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
220.465941647,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
220.465941647,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
220.465941647,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
221.978025042,S0-C0,Frontend_Bound,34.59,% Slots,,,0.00,5.3,<==
221.978025042,S0-C0,Backend_Bound,13.96,% Slots,,,0.00,5.3,
221.978025042,S0-C0,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.80,% Slots,,,0.00,5.03,
221.978025042,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.29,
221.978025042,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
221.978025042,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.89,% Core_Clocks,,,0.00,5.3,
221.978025042,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C1,Frontend_Bound,34.34,% Slots,,,0.00,5.3,
221.978025042,S0-C1,Backend_Bound,33.70,% Slots,,,0.00,5.3,
221.978025042,S0-C1,Retiring,26.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S0-C1,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S0-C1,Frontend_Bound.Frontend_Bandwidth,23.08,% Slots,,,0.00,5.04,
221.978025042,S0-C1,Backend_Bound.Core_Bound,25.54,% Slots,,,0.00,5.29,
221.978025042,S0-C1,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.37,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.48,% Core_Clocks,,,0.00,5.3,<==
221.978025042,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
221.978025042,S0-C2,Frontend_Bound,30.29,% Slots,,,0.00,5.3,
221.978025042,S0-C2,Backend_Bound,39.74,% Slots,,,0.00,5.3,
221.978025042,S0-C2,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S0-C2,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.04,
221.978025042,S0-C2,Backend_Bound.Memory_Bound,16.36,% Slots,,,0.00,5.29,
221.978025042,S0-C2,Backend_Bound.Core_Bound,23.38,% Slots,,,0.00,5.29,<==
221.978025042,S0-C2,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.39,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.67,% Core_Clocks,,,0.00,5.3,
221.978025042,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
221.978025042,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
221.978025042,S0-C3,Frontend_Bound,39.10,% Slots,,,0.00,5.3,
221.978025042,S0-C3,Bad_Speculation,11.70,% Slots,,,0.00,5.3,
221.978025042,S0-C3,Backend_Bound,30.54,% Slots,,,0.00,5.3,
221.978025042,S0-C3,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S0-C3,Frontend_Bound.Frontend_Bandwidth,76.85,% Slots,,,0.00,5.03,
221.978025042,S0-C3,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.3,
221.978025042,S0-C3,Backend_Bound.Core_Bound,24.63,% Slots,,,0.00,5.29,
221.978025042,S0-C3,Retiring.Microcode_Sequencer,13.72,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.24,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.20,% Core_Clocks,,,0.00,5.3,<==
221.978025042,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.70,% Clocks,,,0.00,5.03,
221.978025042,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C4,Frontend_Bound,47.17,% Slots,,,0.00,5.3,
221.978025042,S0-C4,Backend_Bound,33.08,% Slots,,,0.00,5.3,
221.978025042,S0-C4,Retiring,17.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S0-C4,Frontend_Bound.Frontend_Latency,16.51,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S0-C4,Backend_Bound.Core_Bound,26.08,% Slots,,,0.00,5.29,
221.978025042,S0-C4,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.10,% Clocks,,idq.ms_switches,0.00,5.29,<==
221.978025042,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C5,Frontend_Bound,35.12,% Slots,,,0.00,5.3,
221.978025042,S0-C5,Backend_Bound,40.84,% Slots,,,0.00,5.3,
221.978025042,S0-C5,Retiring,16.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S0-C5,Frontend_Bound.Frontend_Latency,35.23,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S0-C5,Backend_Bound.Core_Bound,32.24,% Slots,,,0.00,5.29,<==
221.978025042,S0-C5,Retiring.Microcode_Sequencer,11.27,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.70,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C6,Frontend_Bound,35.32,% Slots,,,0.00,5.3,
221.978025042,S0-C6,Backend_Bound,41.74,% Slots,,,0.00,5.3,
221.978025042,S0-C6,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S0-C6,Frontend_Bound.Frontend_Latency,29.77,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S0-C6,Backend_Bound.Core_Bound,32.75,% Slots,,,0.00,5.29,
221.978025042,S0-C6,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.29,
221.978025042,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.32,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,0.00,5.03,<==
221.978025042,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C7,Frontend_Bound,30.30,% Slots,,,0.00,5.3,
221.978025042,S0-C7,Backend_Bound,38.94,% Slots,,,0.00,5.3,
221.978025042,S0-C7,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S0-C7,Frontend_Bound.Frontend_Latency,22.90,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S0-C7,Frontend_Bound.Frontend_Bandwidth,50.44,% Slots,,,0.00,5.03,
221.978025042,S0-C7,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.29,
221.978025042,S0-C7,Backend_Bound.Core_Bound,27.15,% Slots,,,0.00,5.29,<==
221.978025042,S0-C7,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.54,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.96,% Core_Clocks,,,0.00,5.3,
221.978025042,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
221.978025042,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C0,Backend_Bound,37.46,% Slots,,,0.00,5.29,
221.978025042,S1-C0,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.29,
221.978025042,S1-C0,Backend_Bound.Core_Bound,25.32,% Slots,,,0.00,5.29,
221.978025042,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
221.978025042,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.31,% Clocks,,,0.00,5.03,<==
221.978025042,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C1,Frontend_Bound,33.88,% Slots,,,0.00,5.29,
221.978025042,S1-C1,Backend_Bound,47.62,% Slots,,,0.00,5.29,
221.978025042,S1-C1,Retiring,14.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
221.978025042,S1-C1,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.82,% Slots,,,0.00,5.03,
221.978025042,S1-C1,Backend_Bound.Memory_Bound,28.24,% Slots,,,0.00,5.29,
221.978025042,S1-C1,Backend_Bound.Core_Bound,19.38,% Slots,,,0.00,5.29,
221.978025042,S1-C1,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.29,
221.978025042,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.29,
221.978025042,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
221.978025042,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.19,% Core_Clocks,,,0.00,5.3,
221.978025042,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
221.978025042,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.48,% Clocks,,,0.00,5.02,
221.978025042,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
221.978025042,S1-C2,Frontend_Bound,43.39,% Slots,,,0.00,5.3,
221.978025042,S1-C2,Backend_Bound,33.98,% Slots,,,0.00,5.3,
221.978025042,S1-C2,Retiring,14.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S1-C2,Frontend_Bound.Frontend_Latency,43.74,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S1-C2,Backend_Bound.Memory_Bound,16.41,% Slots,,,0.00,5.29,
221.978025042,S1-C2,Backend_Bound.Core_Bound,17.57,% Slots,,,0.00,5.29,
221.978025042,S1-C2,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,0.00,5.29,
221.978025042,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
221.978025042,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.50,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
221.978025042,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
221.978025042,S1-C3,Frontend_Bound,34.29,% Slots,,,0.00,5.29,
221.978025042,S1-C3,Backend_Bound,40.16,% Slots,,,0.00,5.29,
221.978025042,S1-C3,Retiring,20.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S1-C3,Frontend_Bound.Frontend_Latency,28.27,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S1-C3,Backend_Bound.Memory_Bound,27.45,% Slots,,,0.00,5.29,<==
221.978025042,S1-C3,Backend_Bound.Core_Bound,12.71,% Slots,,,0.00,5.29,
221.978025042,S1-C3,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,0.00,5.29,
221.978025042,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
221.978025042,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.32,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
221.978025042,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.74,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
221.978025042,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
221.978025042,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C4,Frontend_Bound.Frontend_Bandwidth,25.36,% Slots,,,0.00,5.03,
221.978025042,S1-C4,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.29,
221.978025042,S1-C4,Backend_Bound.Core_Bound,24.55,% Slots,,,0.00,5.29,
221.978025042,S1-C4,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S1-C4,Backend_Bound,44.78,% Slots,,,0.00,5.3,<==
221.978025042,S1-C4,Retiring,33.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.18,% Core_Clocks,,,0.00,5.29,
221.978025042,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
221.978025042,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C5,Frontend_Bound,43.63,% Slots,,,0.00,5.3,
221.978025042,S1-C5,Backend_Bound,34.14,% Slots,,,0.00,5.3,
221.978025042,S1-C5,Retiring,15.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S1-C5,Frontend_Bound.Frontend_Latency,35.14,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S1-C5,Backend_Bound.Memory_Bound,18.98,% Slots,,,0.00,5.29,
221.978025042,S1-C5,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.29,
221.978025042,S1-C5,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.79,% Clocks,,,0.00,5.29,
221.978025042,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
221.978025042,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
221.978025042,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
221.978025042,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C6,Frontend_Bound,35.69,% Slots,,,0.00,5.3,
221.978025042,S1-C6,Backend_Bound,41.61,% Slots,,,0.00,5.3,
221.978025042,S1-C6,Retiring,20.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
221.978025042,S1-C6,Frontend_Bound.Frontend_Latency,25.99,% Slots,,rs_events.empty_end,0.00,5.3,
221.978025042,S1-C6,Backend_Bound.Memory_Bound,15.43,% Slots,,,0.00,5.29,
221.978025042,S1-C6,Backend_Bound.Core_Bound,26.17,% Slots,,,0.00,5.29,<==
221.978025042,S1-C6,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.29,
221.978025042,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.3,
221.978025042,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.09,% Clocks,,itlb_misses.walk_completed,0.00,5.03,
221.978025042,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
221.978025042,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.18,% Clocks,,idq.ms_switches,0.00,5.3,
221.978025042,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
221.978025042,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C7,Frontend_Bound,44.01,% Slots,,,0.00,5.3,<==
221.978025042,S1-C7,Backend_Bound,35.48,% Slots,,,0.00,5.3,
221.978025042,S1-C7,Retiring,13.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
221.978025042,S1-C7,Frontend_Bound.Frontend_Latency,33.82,% Slots,,rs_events.empty_end,0.00,5.29,
221.978025042,S1-C7,Frontend_Bound.Frontend_Bandwidth,30.04,% Slots,,,0.00,5.3,
221.978025042,S1-C7,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.29,
221.978025042,S1-C7,Backend_Bound.Core_Bound,24.04,% Slots,,,0.00,5.29,
221.978025042,S1-C7,Retiring.Microcode_Sequencer,7.88,% Slots,,idq.ms_uops,0.00,5.3,
221.978025042,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.29,
221.978025042,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
221.978025042,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.16,% Clocks,,idq.ms_switches,0.00,5.29,
221.978025042,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.68,% Core_Clocks,,,0.00,5.3,
221.978025042,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
221.978025042,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.54,% Clocks,,,0.00,5.03,
221.978025042,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
221.978025042,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
221.978025042,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
221.978025042,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
221.978025042,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
221.978025042,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
221.978025042,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
223.454889028,S0-C0,Frontend_Bound,34.60,% Slots,,,0.00,5.15,<==
223.454889028,S0-C0,Backend_Bound,13.63,% Slots,,,0.00,5.15,
223.454889028,S0-C0,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.15,
223.454889028,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.15,
223.454889028,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.42,
223.454889028,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.46,% Core_Clocks,,,0.00,5.15,
223.454889028,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
223.454889028,S0-C1,Frontend_Bound,34.34,% Slots,,,0.00,5.15,
223.454889028,S0-C1,Backend_Bound,31.39,% Slots,,,0.00,5.15,
223.454889028,S0-C1,Retiring,26.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
223.454889028,S0-C1,Frontend_Bound.Frontend_Latency,26.70,% Slots,,rs_events.empty_end,0.00,5.15,<==
223.454889028,S0-C1,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.41,
223.454889028,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.42,
223.454889028,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.11,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C2,Frontend_Bound,34.47,% Slots,,,0.00,5.15,
223.454889028,S0-C2,Backend_Bound,41.61,% Slots,,,0.00,5.15,
223.454889028,S0-C2,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S0-C2,Frontend_Bound.Frontend_Latency,33.26,% Slots,,rs_events.empty_end,0.00,5.15,
223.454889028,S0-C2,Backend_Bound.Memory_Bound,28.27,% Slots,,,0.00,5.15,
223.454889028,S0-C2,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.15,
223.454889028,S0-C2,Retiring.Microcode_Sequencer,10.99,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.42,
223.454889028,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.29,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
223.454889028,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.42,% Clocks,,,0.00,5.14,
223.454889028,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C3,Frontend_Bound,33.20,% Slots,,,0.00,5.15,
223.454889028,S0-C3,Backend_Bound,42.66,% Slots,,,0.00,5.15,
223.454889028,S0-C3,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S0-C3,Frontend_Bound.Frontend_Latency,31.04,% Slots,,rs_events.empty_end,0.00,5.15,
223.454889028,S0-C3,Backend_Bound.Memory_Bound,27.88,% Slots,,,0.00,5.15,
223.454889028,S0-C3,Backend_Bound.Core_Bound,14.78,% Slots,,,0.00,5.15,
223.454889028,S0-C3,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.42,
223.454889028,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
223.454889028,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.66,% Clocks,,,0.00,5.14,
223.454889028,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C4,Frontend_Bound,32.97,% Slots,,,0.00,5.15,
223.454889028,S0-C4,Backend_Bound,42.45,% Slots,,,0.00,5.15,
223.454889028,S0-C4,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S0-C4,Frontend_Bound.Frontend_Latency,29.92,% Slots,,rs_events.empty_end,0.00,5.15,
223.454889028,S0-C4,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.15,
223.454889028,S0-C4,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.15,
223.454889028,S0-C4,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.42,
223.454889028,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
223.454889028,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.51,% Clocks,,,0.00,5.14,
223.454889028,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C5,Frontend_Bound,34.49,% Slots,,,0.00,5.15,
223.454889028,S0-C5,Backend_Bound,41.12,% Slots,,,0.00,5.15,<==
223.454889028,S0-C5,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S0-C5,Frontend_Bound.Frontend_Latency,32.09,% Slots,,rs_events.empty_end,0.00,5.15,
223.454889028,S0-C5,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.15,
223.454889028,S0-C5,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.15,
223.454889028,S0-C5,Retiring.Microcode_Sequencer,13.05,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.42,
223.454889028,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
223.454889028,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.94,% Clocks,,,0.00,5.14,
223.454889028,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C6,Frontend_Bound,33.91,% Slots,,,0.00,5.15,
223.454889028,S0-C6,Backend_Bound,42.28,% Slots,,,0.00,5.15,<==
223.454889028,S0-C6,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S0-C6,Frontend_Bound.Frontend_Latency,27.75,% Slots,,rs_events.empty_end,0.00,5.15,
223.454889028,S0-C6,Backend_Bound.Memory_Bound,22.64,% Slots,,,0.00,5.15,
223.454889028,S0-C6,Backend_Bound.Core_Bound,19.64,% Slots,,,0.00,5.15,
223.454889028,S0-C6,Retiring.Microcode_Sequencer,14.45,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.09,% Clocks,,,0.00,5.42,
223.454889028,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
223.454889028,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
223.454889028,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.95,% Clocks,,,0.00,5.14,
223.454889028,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C7,Frontend_Bound,33.32,% Slots,,,0.00,5.15,
223.454889028,S0-C7,Backend_Bound,42.64,% Slots,,,0.00,5.15,
223.454889028,S0-C7,Retiring,26.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S0-C7,Frontend_Bound.Frontend_Latency,31.98,% Slots,,rs_events.empty_end,0.00,5.15,
223.454889028,S0-C7,Backend_Bound.Memory_Bound,28.41,% Slots,,,0.00,5.15,
223.454889028,S0-C7,Backend_Bound.Core_Bound,14.23,% Slots,,,0.00,5.15,
223.454889028,S0-C7,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.99,% Clocks,,,0.00,5.42,
223.454889028,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.86,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
223.454889028,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C0,Frontend_Bound,35.70,% Slots,,,0.00,5.14,
223.454889028,S1-C0,Backend_Bound,41.24,% Slots,,,0.00,5.14,
223.454889028,S1-C0,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S1-C0,Frontend_Bound.Frontend_Latency,32.20,% Slots,,rs_events.empty_end,0.00,5.14,
223.454889028,S1-C0,Backend_Bound.Memory_Bound,28.42,% Slots,,,0.00,5.14,
223.454889028,S1-C0,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.14,
223.454889028,S1-C0,Retiring.Microcode_Sequencer,15.03,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.42,
223.454889028,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
223.454889028,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.08,% Clocks,,,0.00,5.14,
223.454889028,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C1,Frontend_Bound,35.15,% Slots,,,0.00,5.14,
223.454889028,S1-C1,Backend_Bound,42.40,% Slots,,,0.00,5.14,
223.454889028,S1-C1,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S1-C1,Frontend_Bound.Frontend_Latency,51.09,% Slots,,rs_events.empty_end,0.00,5.14,
223.454889028,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.72,% Slots,,,0.00,5.14,
223.454889028,S1-C1,Backend_Bound.Memory_Bound,35.84,% Slots,,,0.00,5.14,
223.454889028,S1-C1,Retiring.Microcode_Sequencer,14.20,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.42,
223.454889028,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.83,% Core_Clocks,,,0.00,5.15,
223.454889028,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
223.454889028,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C2,Frontend_Bound,48.18,% Slots,,,0.00,5.14,
223.454889028,S1-C2,Backend_Bound,31.25,% Slots,,,0.00,5.14,
223.454889028,S1-C2,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S1-C2,Frontend_Bound.Frontend_Latency,35.98,% Slots,,rs_events.empty_end,0.00,5.14,
223.454889028,S1-C2,Frontend_Bound.Frontend_Bandwidth,48.87,% Slots,,,0.00,5.14,
223.454889028,S1-C2,Backend_Bound.Memory_Bound,44.02,% Slots,,,0.00,5.14,
223.454889028,S1-C2,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.42,
223.454889028,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.37,% Core_Clocks,,,0.00,5.15,<==
223.454889028,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
223.454889028,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C3,Frontend_Bound,42.70,% Slots,,,0.00,5.14,
223.454889028,S1-C3,Backend_Bound,36.68,% Slots,,,0.00,5.14,
223.454889028,S1-C3,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S1-C3,Frontend_Bound.Frontend_Latency,32.66,% Slots,,rs_events.empty_end,0.00,5.14,<==
223.454889028,S1-C3,Frontend_Bound.Frontend_Bandwidth,20.13,% Slots,,,0.00,5.14,
223.454889028,S1-C3,Backend_Bound.Memory_Bound,30.02,% Slots,,,0.00,5.14,
223.454889028,S1-C3,Retiring.Microcode_Sequencer,13.34,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.42,
223.454889028,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.42,% Core_Clocks,,,0.00,5.15,
223.454889028,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
223.454889028,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C4,Frontend_Bound,34.18,% Slots,,,0.00,5.14,
223.454889028,S1-C4,Backend_Bound,39.67,% Slots,,,0.00,5.14,
223.454889028,S1-C4,Retiring,24.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
223.454889028,S1-C4,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.14,
223.454889028,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.15,% Slots,,,0.00,5.14,
223.454889028,S1-C4,Backend_Bound.Memory_Bound,37.55,% Slots,,,0.00,5.14,
223.454889028,S1-C4,Retiring.Microcode_Sequencer,9.91,% Slots,,idq.ms_uops,0.00,5.43,
223.454889028,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.41,
223.454889028,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.03,% Clocks,,idq.ms_switches,0.00,5.41,
223.454889028,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.20,% Core_Clocks,,,0.00,5.16,
223.454889028,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.86,% Core_Clocks,,,0.00,5.15,
223.454889028,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
223.454889028,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
223.454889028,S1-C5,Frontend_Bound,42.92,% Slots,,,0.00,5.14,
223.454889028,S1-C5,Backend_Bound,36.38,% Slots,,,0.00,5.14,
223.454889028,S1-C5,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S1-C5,Frontend_Bound.Frontend_Latency,30.61,% Slots,,rs_events.empty_end,0.00,5.14,<==
223.454889028,S1-C5,Backend_Bound.Memory_Bound,26.16,% Slots,,,0.00,5.14,
223.454889028,S1-C5,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.14,
223.454889028,S1-C5,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.42,
223.454889028,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
223.454889028,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.88,% Clocks,,,0.00,5.14,
223.454889028,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
223.454889028,S1-C6,Frontend_Bound,41.36,% Slots,,,0.00,5.14,
223.454889028,S1-C6,Backend_Bound,36.89,% Slots,,,0.00,5.14,
223.454889028,S1-C6,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S1-C6,Frontend_Bound.Frontend_Latency,26.40,% Slots,,rs_events.empty_end,0.00,5.14,<==
223.454889028,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.92,% Slots,,,0.00,5.14,
223.454889028,S1-C6,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.14,
223.454889028,S1-C6,Backend_Bound.Core_Bound,12.57,% Slots,,,0.00,5.14,
223.454889028,S1-C6,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.42,
223.454889028,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.48,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.07,% Core_Clocks,,,0.00,5.15,
223.454889028,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
223.454889028,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.93,% Clocks,,,0.00,5.14,
223.454889028,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C7,Frontend_Bound,45.30,% Slots,,,0.00,5.14,
223.454889028,S1-C7,Backend_Bound,30.08,% Slots,,,0.00,5.14,
223.454889028,S1-C7,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
223.454889028,S1-C7,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.14,
223.454889028,S1-C7,Frontend_Bound.Frontend_Bandwidth,52.57,% Slots,,,0.00,5.14,
223.454889028,S1-C7,Backend_Bound.Memory_Bound,31.14,% Slots,,,0.00,5.14,
223.454889028,S1-C7,Retiring.Microcode_Sequencer,14.92,% Slots,,idq.ms_uops,0.00,5.42,
223.454889028,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.42,
223.454889028,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
223.454889028,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.42,
223.454889028,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.44,% Core_Clocks,,,0.00,5.15,<==
223.454889028,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
223.454889028,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
223.454889028,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
223.454889028,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
223.454889028,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
223.454889028,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
223.454889028,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
225.058691926,S0-C0,Frontend_Bound,35.05,% Slots,,,0.00,5.22,
225.058691926,S0-C0,Backend_Bound,17.31,% Slots,,,0.00,5.22,
225.058691926,S0-C0,Retiring,39.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S0-C0,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.22,
225.058691926,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.93,% Slots,,,0.00,5.22,
225.058691926,S0-C0,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.22,
225.058691926,S0-C0,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.23,<==
225.058691926,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.23,
225.058691926,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.53,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.56,% Core_Clocks,,,0.00,5.24,
225.058691926,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
225.058691926,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
225.058691926,S0-C1,Frontend_Bound,39.39,% Slots,,,0.00,5.22,
225.058691926,S0-C1,Backend_Bound,47.02,% Slots,,,0.00,5.22,
225.058691926,S0-C1,Retiring,21.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S0-C1,Frontend_Bound.Frontend_Latency,28.06,% Slots,,rs_events.empty_end,0.00,5.22,
225.058691926,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.22,
225.058691926,S0-C1,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.22,
225.058691926,S0-C1,Backend_Bound.Core_Bound,29.75,% Slots,,,0.00,5.22,
225.058691926,S0-C1,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.23,
225.058691926,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.53,% Core_Clocks,,,0.00,5.24,
225.058691926,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
225.058691926,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
225.058691926,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.59,% Clocks,,,0.00,5.24,<==
225.058691926,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
225.058691926,S0-C2,Frontend_Bound,41.39,% Slots,,,0.00,5.23,
225.058691926,S0-C2,Backend_Bound,41.21,% Slots,,,0.00,5.23,
225.058691926,S0-C2,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S0-C2,Frontend_Bound.Frontend_Latency,37.07,% Slots,,rs_events.empty_end,0.00,5.23,<==
225.058691926,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.23,
225.058691926,S0-C2,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.23,
225.058691926,S0-C2,Backend_Bound.Core_Bound,22.09,% Slots,,,0.00,5.23,
225.058691926,S0-C2,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.23,
225.058691926,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
225.058691926,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.98,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.35,% Core_Clocks,,,0.00,5.24,
225.058691926,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
225.058691926,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
225.058691926,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.43,% Clocks,,,0.00,5.23,
225.058691926,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S0-C3,Frontend_Bound,47.07,% Slots,,,0.00,5.23,<==
225.058691926,S0-C3,Backend_Bound,38.76,% Slots,,,0.00,5.23,
225.058691926,S0-C3,Retiring,15.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S0-C3,Frontend_Bound.Frontend_Latency,25.56,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.76,% Slots,,,0.00,5.23,
225.058691926,S0-C3,Backend_Bound.Memory_Bound,22.37,% Slots,,,0.00,5.23,
225.058691926,S0-C3,Backend_Bound.Core_Bound,16.39,% Slots,,,0.00,5.23,
225.058691926,S0-C3,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.50,% Clocks,,,0.00,5.23,
225.058691926,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.34,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
225.058691926,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
225.058691926,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.99,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.78,% Core_Clocks,,,0.00,5.23,
225.058691926,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
225.058691926,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
225.058691926,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
225.058691926,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.02,% Clocks,,,0.00,5.24,
225.058691926,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S0-C4,Frontend_Bound,36.35,% Slots,,,0.00,5.23,
225.058691926,S0-C4,Backend_Bound,43.62,% Slots,,,0.00,5.23,
225.058691926,S0-C4,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S0-C4,Frontend_Bound.Frontend_Latency,32.42,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S0-C4,Backend_Bound.Memory_Bound,31.13,% Slots,,,0.00,5.23,<==
225.058691926,S0-C4,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.23,
225.058691926,S0-C4,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,0.00,5.23,
225.058691926,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
225.058691926,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
225.058691926,S0-C5,Frontend_Bound,37.36,% Slots,,,0.00,5.23,
225.058691926,S0-C5,Backend_Bound,40.60,% Slots,,,0.00,5.23,
225.058691926,S0-C5,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S0-C5,Frontend_Bound.Frontend_Latency,33.20,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.23,
225.058691926,S0-C5,Backend_Bound.Memory_Bound,16.37,% Slots,,,0.00,5.23,
225.058691926,S0-C5,Backend_Bound.Core_Bound,24.23,% Slots,,,0.00,5.23,
225.058691926,S0-C5,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.23,
225.058691926,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.47,% Core_Clocks,,,0.00,5.24,
225.058691926,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
225.058691926,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.57,% Clocks,,,0.00,5.24,<==
225.058691926,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S0-C6,Frontend_Bound,37.44,% Slots,,,0.00,5.23,
225.058691926,S0-C6,Backend_Bound,44.09,% Slots,,,0.00,5.23,<==
225.058691926,S0-C6,Retiring,13.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
225.058691926,S0-C6,Frontend_Bound.Frontend_Latency,30.74,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.23,
225.058691926,S0-C6,Backend_Bound.Memory_Bound,22.26,% Slots,,,0.00,5.23,
225.058691926,S0-C6,Backend_Bound.Core_Bound,21.83,% Slots,,,0.00,5.23,
225.058691926,S0-C6,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.22,
225.058691926,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.24,% Clocks,,,0.00,5.24,
225.058691926,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.92,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
225.058691926,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.13,% Clocks,,idq.ms_switches,0.00,5.24,
225.058691926,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.76,% Core_Clocks,,,0.00,5.23,
225.058691926,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
225.058691926,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
225.058691926,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
225.058691926,S0-C7,Frontend_Bound,21.40,% Slots,,,0.00,5.22,
225.058691926,S0-C7,Backend_Bound,60.51,% Slots,,,0.00,5.22,
225.058691926,S0-C7,Retiring,23.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S0-C7,Frontend_Bound.Frontend_Latency,15.12,% Slots,,rs_events.empty_end,0.00,5.22,
225.058691926,S0-C7,Backend_Bound.Memory_Bound,23.29,% Slots,,,0.00,5.22,
225.058691926,S0-C7,Backend_Bound.Core_Bound,37.22,% Slots,,,0.00,5.22,<==
225.058691926,S0-C7,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.58,% Clocks,,,0.00,5.23,
225.058691926,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
225.058691926,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
225.058691926,S1-C0,Backend_Bound,37.36,% Slots,,,0.00,5.23,
225.058691926,S1-C0,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.23,
225.058691926,S1-C0,Backend_Bound.Core_Bound,25.27,% Slots,,,0.00,5.23,
225.058691926,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.99,% Clocks,,,0.00,5.24,<==
225.058691926,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C1,Frontend_Bound,37.52,% Slots,,,0.00,5.23,
225.058691926,S1-C1,Backend_Bound,38.99,% Slots,,,0.00,5.23,
225.058691926,S1-C1,Retiring,20.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S1-C1,Frontend_Bound.Frontend_Latency,26.93,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.45,% Slots,,,0.00,5.23,
225.058691926,S1-C1,Backend_Bound.Core_Bound,29.58,% Slots,,,0.00,5.23,
225.058691926,S1-C1,Retiring.Microcode_Sequencer,16.41,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.28,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.64,% Core_Clocks,,,0.00,5.24,
225.058691926,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.47,% Clocks,,,0.00,5.24,<==
225.058691926,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C2,Frontend_Bound,47.95,% Slots,,,0.00,5.23,
225.058691926,S1-C2,Backend_Bound,30.41,% Slots,,,0.00,5.23,
225.058691926,S1-C2,Retiring,12.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S1-C2,Frontend_Bound.Frontend_Latency,39.58,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S1-C2,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.23,
225.058691926,S1-C2,Backend_Bound.Core_Bound,19.22,% Slots,,,0.00,5.23,
225.058691926,S1-C2,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
225.058691926,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.77,% Clocks,,idq.ms_switches,0.00,5.24,<==
225.058691926,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.05,% Clocks,,,0.00,5.24,
225.058691926,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C3,Frontend_Bound,40.91,% Slots,,,0.00,5.23,
225.058691926,S1-C3,Backend_Bound,36.35,% Slots,,,0.00,5.23,
225.058691926,S1-C3,Retiring,15.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S1-C3,Frontend_Bound.Frontend_Latency,33.15,% Slots,,rs_events.empty_end,0.00,5.23,<==
225.058691926,S1-C3,Backend_Bound.Memory_Bound,18.18,% Slots,,,0.00,5.23,
225.058691926,S1-C3,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.23,
225.058691926,S1-C3,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.24,
225.058691926,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.24,
225.058691926,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
225.058691926,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.93,% Clocks,,,0.00,5.23,
225.058691926,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C4,Frontend_Bound,35.58,% Slots,,,0.00,5.23,
225.058691926,S1-C4,Backend_Bound,43.66,% Slots,,,0.00,5.23,<==
225.058691926,S1-C4,Retiring,14.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S1-C4,Frontend_Bound.Frontend_Latency,32.72,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S1-C4,Backend_Bound.Memory_Bound,19.34,% Slots,,,0.00,5.23,
225.058691926,S1-C4,Backend_Bound.Core_Bound,24.32,% Slots,,,0.00,5.23,
225.058691926,S1-C4,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.24,
225.058691926,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.24,
225.058691926,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.34,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.47,
225.058691926,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
225.058691926,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C5,Frontend_Bound,36.86,% Slots,,,0.00,5.23,
225.058691926,S1-C5,Backend_Bound,40.73,% Slots,,,0.00,5.23,
225.058691926,S1-C5,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S1-C5,Frontend_Bound.Frontend_Latency,26.21,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S1-C5,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.23,
225.058691926,S1-C5,Backend_Bound.Core_Bound,27.47,% Slots,,,0.00,5.23,<==
225.058691926,S1-C5,Retiring.Microcode_Sequencer,8.50,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.23,
225.058691926,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C6,Frontend_Bound,34.05,% Slots,,,0.00,5.23,
225.058691926,S1-C6,Backend_Bound,40.32,% Slots,,,0.00,5.23,
225.058691926,S1-C6,Retiring,16.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S1-C6,Frontend_Bound.Frontend_Latency,24.67,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S1-C6,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.23,
225.058691926,S1-C6,Backend_Bound.Core_Bound,29.67,% Slots,,,0.00,5.23,
225.058691926,S1-C6,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.65,% Clocks,,idq.ms_switches,0.00,5.24,
225.058691926,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.84,% Clocks,,,0.00,5.24,<==
225.058691926,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C7,Frontend_Bound,33.72,% Slots,,,0.00,5.23,
225.058691926,S1-C7,Backend_Bound,40.46,% Slots,,,0.00,5.23,
225.058691926,S1-C7,Retiring,20.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
225.058691926,S1-C7,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.23,
225.058691926,S1-C7,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.23,
225.058691926,S1-C7,Backend_Bound.Core_Bound,25.00,% Slots,,,0.00,5.23,<==
225.058691926,S1-C7,Retiring.Microcode_Sequencer,8.99,% Slots,,idq.ms_uops,0.00,5.23,
225.058691926,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
225.058691926,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.23,
225.058691926,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
225.058691926,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
225.058691926,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
225.058691926,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
225.058691926,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
225.058691926,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
225.058691926,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
225.058691926,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
225.058691926,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
225.058691926,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
226.562839181,S0-C0,Frontend_Bound,29.62,% Slots,,,0.00,5.32,
226.562839181,S0-C0,Backend_Bound,24.68,% Slots,,,0.00,5.32,
226.562839181,S0-C0,Retiring,40.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
226.562839181,S0-C0,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,0.00,5.32,
226.562839181,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.62,% Slots,,,0.00,5.32,
226.562839181,S0-C0,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.05,
226.562839181,S0-C0,Retiring.Microcode_Sequencer,2.40,% Slots,,idq.ms_uops,0.00,5.33,<==
226.562839181,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.59,% Clocks,,,0.00,5.32,
226.562839181,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
226.562839181,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
226.562839181,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C1,Frontend_Bound,23.26,% Slots,,,0.00,5.32,
226.562839181,S0-C1,Backend_Bound,53.81,% Slots,,,0.00,5.32,
226.562839181,S0-C1,Retiring,19.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S0-C1,Frontend_Bound.Frontend_Latency,16.48,% Slots,,rs_events.empty_end,0.00,5.32,
226.562839181,S0-C1,Backend_Bound.Memory_Bound,37.56,% Slots,,,0.00,5.06,<==
226.562839181,S0-C1,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.06,
226.562839181,S0-C1,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.93,% Clocks,,,0.00,5.32,
226.562839181,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
226.562839181,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
226.562839181,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
226.562839181,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.64,% Clocks,,,0.00,5.32,
226.562839181,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C2,Frontend_Bound,22.34,% Slots,,,0.00,5.32,
226.562839181,S0-C2,Backend_Bound,56.29,% Slots,,,0.00,5.32,
226.562839181,S0-C2,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S0-C2,Frontend_Bound.Frontend_Latency,15.98,% Slots,,rs_events.empty_end,0.00,5.32,
226.562839181,S0-C2,Backend_Bound.Memory_Bound,41.68,% Slots,,,0.00,5.06,
226.562839181,S0-C2,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.06,
226.562839181,S0-C2,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.84,% Clocks,,,0.00,5.32,
226.562839181,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
226.562839181,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
226.562839181,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.17,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.24,
226.562839181,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
226.562839181,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,22.00,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.05,<==
226.562839181,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.03,% Clocks,,,0.00,5.32,
226.562839181,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C3,Frontend_Bound,23.50,% Slots,,,0.00,5.32,
226.562839181,S0-C3,Backend_Bound,51.44,% Slots,,,0.00,5.32,
226.562839181,S0-C3,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S0-C3,Frontend_Bound.Frontend_Latency,18.59,% Slots,,rs_events.empty_end,0.00,5.32,
226.562839181,S0-C3,Backend_Bound.Memory_Bound,48.42,% Slots,,,0.00,5.06,<==
226.562839181,S0-C3,Retiring.Microcode_Sequencer,6.91,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.07,% Clocks,,,0.00,5.32,
226.562839181,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
226.562839181,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
226.562839181,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
226.562839181,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C4,Frontend_Bound,43.52,% Slots,,,0.00,5.32,
226.562839181,S0-C4,Backend_Bound,36.18,% Slots,,,0.00,5.32,
226.562839181,S0-C4,Retiring,13.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
226.562839181,S0-C4,Frontend_Bound.Frontend_Latency,42.54,% Slots,,rs_events.empty_end,0.00,5.32,
226.562839181,S0-C4,Backend_Bound.Memory_Bound,38.15,% Slots,,,0.00,5.05,
226.562839181,S0-C4,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.33,
226.562839181,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.32,
226.562839181,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
226.562839181,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.73,% Clocks,,idq.ms_switches,0.00,5.32,<==
226.562839181,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C5,Frontend_Bound,40.51,% Slots,,,0.00,5.32,
226.562839181,S0-C5,Backend_Bound,38.81,% Slots,,,0.00,5.32,
226.562839181,S0-C5,Retiring,26.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
226.562839181,S0-C5,Frontend_Bound.Frontend_Latency,35.49,% Slots,,rs_events.empty_end,0.00,5.32,<==
226.562839181,S0-C5,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.06,
226.562839181,S0-C5,Backend_Bound.Core_Bound,23.76,% Slots,,,0.00,5.06,
226.562839181,S0-C5,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.33,
226.562839181,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.10,% Clocks,,,0.00,5.32,
226.562839181,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
226.562839181,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.04,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
226.562839181,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
226.562839181,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
226.562839181,S0-C6,Frontend_Bound,41.35,% Slots,,,0.00,5.32,
226.562839181,S0-C6,Backend_Bound,37.12,% Slots,,,0.00,5.32,
226.562839181,S0-C6,Retiring,14.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S0-C6,Frontend_Bound.Frontend_Latency,34.13,% Slots,,rs_events.empty_end,0.00,5.32,<==
226.562839181,S0-C6,Backend_Bound.Memory_Bound,19.93,% Slots,,,0.00,5.06,
226.562839181,S0-C6,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.06,
226.562839181,S0-C6,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.11,% Clocks,,,0.00,5.32,
226.562839181,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.78,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
226.562839181,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
226.562839181,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
226.562839181,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
226.562839181,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C7,Frontend_Bound,32.59,% Slots,,,0.00,5.32,
226.562839181,S0-C7,Backend_Bound,43.37,% Slots,,,0.00,5.32,
226.562839181,S0-C7,Retiring,13.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S0-C7,Frontend_Bound.Frontend_Latency,26.95,% Slots,,rs_events.empty_end,0.00,5.32,
226.562839181,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.17,% Slots,,,0.00,5.32,
226.562839181,S0-C7,Backend_Bound.Memory_Bound,32.65,% Slots,,,0.00,5.06,
226.562839181,S0-C7,Backend_Bound.Core_Bound,10.73,% Slots,,,0.00,5.06,
226.562839181,S0-C7,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.50,% Clocks,,,0.00,5.32,
226.562839181,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.57,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
226.562839181,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
226.562839181,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.59,% Core_Clocks,,,0.00,5.32,
226.562839181,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
226.562839181,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C0,Backend_Bound,39.05,% Slots,,,0.00,5.32,
226.562839181,S1-C0,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.06,
226.562839181,S1-C0,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,5.06,
226.562839181,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
226.562839181,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.27,% Clocks,,,0.00,5.32,<==
226.562839181,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C1,Backend_Bound,68.29,% Slots,,,0.00,5.32,
226.562839181,S1-C1,Retiring,14.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S1-C1,Backend_Bound.Memory_Bound,26.22,% Slots,,,0.00,5.05,
226.562839181,S1-C1,Backend_Bound.Core_Bound,42.07,% Slots,,,0.00,5.05,<==
226.562839181,S1-C1,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.48,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
226.562839181,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C2,Frontend_Bound.Frontend_Bandwidth,57.23,% Slots,,,0.00,5.32,
226.562839181,S1-C2,Backend_Bound.Memory_Bound,61.78,% Slots,,,0.00,5.06,<==
226.562839181,S1-C2,Retiring.Microcode_Sequencer,8.93,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S1-C2,Backend_Bound,48.77,% Slots,,,0.00,5.32,
226.562839181,S1-C2,Retiring,14.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.37,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.33,% Core_Clocks,,,0.00,5.32,
226.562839181,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C3,Frontend_Bound.Frontend_Bandwidth,59.20,% Slots,,,0.00,5.32,
226.562839181,S1-C3,Backend_Bound,48.38,% Slots,,,0.00,5.32,
226.562839181,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.51,% Core_Clocks,,,0.00,5.32,
226.562839181,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
226.562839181,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C4,Frontend_Bound.Frontend_Bandwidth,81.54,% Slots,,,0.00,5.32,
226.562839181,S1-C4,Backend_Bound.Memory_Bound,26.28,% Slots,,,0.00,5.05,
226.562839181,S1-C4,Backend_Bound.Core_Bound,21.53,% Slots,,,0.00,5.05,
226.562839181,S1-C4,Retiring.Microcode_Sequencer,11.68,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S1-C4,Backend_Bound,47.81,% Slots,,,0.00,5.32,<==
226.562839181,S1-C4,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.33,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.53,% Core_Clocks,,,0.00,5.32,
226.562839181,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
226.562839181,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C5,Frontend_Bound.Frontend_Bandwidth,26.66,% Slots,,,0.00,5.32,
226.562839181,S1-C5,Backend_Bound.Memory_Bound,24.91,% Slots,,,0.00,5.05,
226.562839181,S1-C5,Backend_Bound.Core_Bound,23.37,% Slots,,,0.00,5.05,
226.562839181,S1-C5,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S1-C5,Backend_Bound,48.27,% Slots,,,0.00,5.32,<==
226.562839181,S1-C5,Retiring,12.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.54,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.49,% Core_Clocks,,,0.00,5.32,
226.562839181,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
226.562839181,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C6,Backend_Bound,70.84,% Slots,,,0.00,5.33,
226.562839181,S1-C6,Retiring,15.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S1-C6,Backend_Bound.Memory_Bound,86.29,% Slots,,,0.00,5.05,
226.562839181,S1-C6,Retiring.Microcode_Sequencer,10.91,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
226.562839181,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C7,Frontend_Bound.Frontend_Bandwidth,43.67,% Slots,,,0.00,5.32,
226.562839181,S1-C7,Backend_Bound.Memory_Bound,41.91,% Slots,,,0.00,5.05,
226.562839181,S1-C7,Retiring.Microcode_Sequencer,14.45,% Slots,,idq.ms_uops,0.00,5.32,
226.562839181,S1-C7,Backend_Bound,47.79,% Slots,,,0.00,5.32,
226.562839181,S1-C7,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
226.562839181,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.32,
226.562839181,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.87,% Core_Clocks,,,0.00,5.32,
226.562839181,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
226.562839181,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
226.562839181,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
226.562839181,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
226.562839181,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
228.067951793,S0-C0,Frontend_Bound,34.00,% Slots,,,0.00,5.31,
228.067951793,S0-C0,Backend_Bound,14.79,% Slots,,,0.00,5.31,
228.067951793,S0-C0,Retiring,39.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S0-C0,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.31,
228.067951793,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.31,% Slots,,,0.00,5.3,
228.067951793,S0-C0,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.04,<==
228.067951793,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.74,% Clocks,,,0.00,5.05,
228.067951793,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
228.067951793,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.05,
228.067951793,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C1,Frontend_Bound,38.77,% Slots,,,0.00,5.31,
228.067951793,S0-C1,Backend_Bound,39.76,% Slots,,,0.00,5.31,
228.067951793,S0-C1,Retiring,15.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S0-C1,Frontend_Bound.Frontend_Latency,26.90,% Slots,,rs_events.empty_end,0.00,5.31,
228.067951793,S0-C1,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.3,
228.067951793,S0-C1,Backend_Bound.Core_Bound,25.37,% Slots,,,0.00,5.3,
228.067951793,S0-C1,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.56,% Clocks,,,0.00,5.04,
228.067951793,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
228.067951793,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.54,% Clocks,,idq.ms_switches,0.00,5.04,
228.067951793,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
228.067951793,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
228.067951793,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.60,% Clocks,,,0.00,5.32,<==
228.067951793,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C2,Frontend_Bound,41.17,% Slots,,,0.00,5.31,
228.067951793,S0-C2,Backend_Bound,37.23,% Slots,,,0.00,5.31,
228.067951793,S0-C2,Retiring,14.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S0-C2,Frontend_Bound.Frontend_Latency,34.70,% Slots,,rs_events.empty_end,0.00,5.31,<==
228.067951793,S0-C2,Backend_Bound.Memory_Bound,15.94,% Slots,,,0.00,5.31,
228.067951793,S0-C2,Backend_Bound.Core_Bound,21.29,% Slots,,,0.00,5.31,
228.067951793,S0-C2,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.18,% Clocks,,,0.00,5.04,
228.067951793,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
228.067951793,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.75,% Clocks,,idq.ms_switches,0.00,5.04,
228.067951793,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
228.067951793,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
228.067951793,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.81,% Clocks,,,0.00,5.32,
228.067951793,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C3,Frontend_Bound,20.66,% Slots,,,0.00,5.31,
228.067951793,S0-C3,Backend_Bound,53.10,% Slots,,,0.00,5.31,
228.067951793,S0-C3,Retiring,16.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S0-C3,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.31,
228.067951793,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.91,% Slots,,,0.00,5.31,
228.067951793,S0-C3,Backend_Bound.Memory_Bound,78.76,% Slots,,,0.00,5.3,
228.067951793,S0-C3,Retiring.Microcode_Sequencer,8.33,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.05,
228.067951793,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
228.067951793,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.67,% Clocks,,idq.ms_switches,0.00,5.05,
228.067951793,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.94,% Core_Clocks,,,0.00,5.31,
228.067951793,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
228.067951793,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
228.067951793,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C4,Backend_Bound,44.26,% Slots,,,0.00,5.31,
228.067951793,S0-C4,Backend_Bound.Memory_Bound,29.53,% Slots,,,0.00,5.31,
228.067951793,S0-C4,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.31,
228.067951793,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
228.067951793,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.11,% Slots,,,0.00,5.31,
228.067951793,S0-C5,Backend_Bound.Memory_Bound,32.27,% Slots,,,0.00,5.31,<==
228.067951793,S0-C5,Backend_Bound.Core_Bound,26.84,% Slots,,,0.00,5.31,
228.067951793,S0-C5,Retiring.Microcode_Sequencer,8.40,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S0-C5,Backend_Bound,59.11,% Slots,,,0.00,5.31,
228.067951793,S0-C5,Retiring,14.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.86,% Clocks,,idq.ms_switches,0.00,5.05,
228.067951793,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.16,% Core_Clocks,,,0.00,5.31,
228.067951793,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
228.067951793,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
228.067951793,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
228.067951793,S0-C6,Backend_Bound,41.27,% Slots,,,0.00,5.31,
228.067951793,S0-C6,Backend_Bound.Memory_Bound,26.05,% Slots,,,0.00,5.31,
228.067951793,S0-C6,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.31,
228.067951793,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
228.067951793,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.55,% Clocks,,,0.00,5.31,
228.067951793,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C7,Frontend_Bound,44.87,% Slots,,,0.00,5.3,
228.067951793,S0-C7,Backend_Bound,32.96,% Slots,,,0.00,5.3,
228.067951793,S0-C7,Retiring,12.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S0-C7,Frontend_Bound.Frontend_Latency,39.20,% Slots,,rs_events.empty_end,0.00,5.3,
228.067951793,S0-C7,Backend_Bound.Memory_Bound,21.28,% Slots,,,0.00,5.3,
228.067951793,S0-C7,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.3,
228.067951793,S0-C7,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
228.067951793,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.21,% Clocks,,idq.ms_switches,0.00,5.04,<==
228.067951793,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
228.067951793,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,26.16,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,
228.067951793,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C0,Backend_Bound,47.44,% Slots,,,0.00,5.31,
228.067951793,S1-C0,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.31,
228.067951793,S1-C0,Backend_Bound.Core_Bound,30.34,% Slots,,,0.00,5.31,
228.067951793,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
228.067951793,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.07,% Clocks,,,0.00,5.32,<==
228.067951793,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.36,% Slots,,,0.00,5.31,
228.067951793,S1-C1,Backend_Bound.Memory_Bound,15.88,% Slots,,,0.00,5.31,
228.067951793,S1-C1,Backend_Bound.Core_Bound,43.19,% Slots,,,0.00,5.31,<==
228.067951793,S1-C1,Backend_Bound,59.07,% Slots,,,0.00,5.31,
228.067951793,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
228.067951793,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C2,Backend_Bound,65.73,% Slots,,,0.00,5.31,
228.067951793,S1-C2,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S1-C2,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.31,
228.067951793,S1-C2,Backend_Bound.Core_Bound,41.42,% Slots,,,0.00,5.31,
228.067951793,S1-C2,Retiring.Microcode_Sequencer,9.87,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.42,% Clocks,,idq.ms_switches,0.00,5.04,
228.067951793,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
228.067951793,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
228.067951793,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.43,% Clocks,,,0.00,5.31,<==
228.067951793,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C3,Backend_Bound,39.22,% Slots,,,0.00,5.31,<==
228.067951793,S1-C3,Backend_Bound.Memory_Bound,19.43,% Slots,,,0.00,5.31,
228.067951793,S1-C3,Backend_Bound.Core_Bound,19.79,% Slots,,,0.00,5.31,
228.067951793,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
228.067951793,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.18,% Clocks,,,0.00,5.32,
228.067951793,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C4,Frontend_Bound,27.43,% Slots,,,0.00,5.3,
228.067951793,S1-C4,Backend_Bound,44.21,% Slots,,,0.00,5.3,
228.067951793,S1-C4,Retiring,14.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S1-C4,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.3,
228.067951793,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.87,% Slots,,,0.00,5.3,
228.067951793,S1-C4,Backend_Bound.Memory_Bound,46.18,% Slots,,,0.00,5.3,<==
228.067951793,S1-C4,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.82,% Clocks,,,0.00,5.04,
228.067951793,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.19,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
228.067951793,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
228.067951793,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.44,% Clocks,,idq.ms_switches,0.00,5.04,
228.067951793,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.85,% Core_Clocks,,,0.00,5.31,
228.067951793,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.87,% Core_Clocks,,,0.00,5.31,
228.067951793,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
228.067951793,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
228.067951793,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C5,Backend_Bound,62.10,% Slots,,,0.00,5.31,
228.067951793,S1-C5,Retiring,19.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S1-C5,Backend_Bound.Memory_Bound,61.51,% Slots,,,0.00,5.3,<==
228.067951793,S1-C5,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.52,% Clocks,,idq.ms_switches,0.00,5.04,
228.067951793,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
228.067951793,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
228.067951793,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C6,Frontend_Bound,23.90,% Slots,,,0.00,5.3,
228.067951793,S1-C6,Backend_Bound,45.41,% Slots,,,0.00,5.3,<==
228.067951793,S1-C6,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S1-C6,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.3,
228.067951793,S1-C6,Frontend_Bound.Frontend_Bandwidth,26.87,% Slots,,,0.00,5.3,
228.067951793,S1-C6,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,0.00,5.05,
228.067951793,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
228.067951793,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.15,% Clocks,,idq.ms_switches,0.00,5.05,
228.067951793,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.26,% Core_Clocks,,,0.00,5.31,
228.067951793,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.17,% Core_Clocks,,,0.00,5.31,
228.067951793,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C7,Backend_Bound,55.46,% Slots,,,0.00,5.31,
228.067951793,S1-C7,Retiring,14.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
228.067951793,S1-C7,Backend_Bound.Memory_Bound,31.61,% Slots,,,0.00,5.31,
228.067951793,S1-C7,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.31,
228.067951793,S1-C7,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.04,
228.067951793,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.24,% Clocks,,idq.ms_switches,0.00,5.04,
228.067951793,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
228.067951793,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
228.067951793,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
228.067951793,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
228.067951793,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
228.067951793,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
229.568560801,S0-C0,Frontend_Bound,35.97,% Slots,,,0.00,5.34,
229.568560801,S0-C0,Backend_Bound,39.49,% Slots,,,0.00,5.34,
229.568560801,S0-C0,Retiring,21.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
229.568560801,S0-C0,Frontend_Bound.Frontend_Latency,29.52,% Slots,,rs_events.empty_end,0.00,5.34,
229.568560801,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.07,
229.568560801,S0-C0,Backend_Bound.Memory_Bound,33.69,% Slots,,,0.00,5.34,
229.568560801,S0-C0,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.34,
229.568560801,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.33,
229.568560801,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.33,
229.568560801,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.09,% Core_Clocks,,,0.00,5.34,
229.568560801,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
229.568560801,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C1,Frontend_Bound,34.29,% Slots,,,0.00,5.34,<==
229.568560801,S0-C1,Backend_Bound,13.73,% Slots,,,0.00,5.34,
229.568560801,S0-C1,Frontend_Bound.Frontend_Latency,17.46,% Slots,,rs_events.empty_end,0.00,5.34,
229.568560801,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.26,% Slots,,,0.00,5.07,
229.568560801,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.33,
229.568560801,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.13,% Core_Clocks,,,0.00,5.34,
229.568560801,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C2,Frontend_Bound,39.47,% Slots,,,0.00,5.33,
229.568560801,S0-C2,Backend_Bound,39.39,% Slots,,,0.00,5.33,
229.568560801,S0-C2,Retiring,14.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S0-C2,Frontend_Bound.Frontend_Latency,30.93,% Slots,,rs_events.empty_end,0.00,5.33,<==
229.568560801,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.77,% Slots,,,0.00,5.07,
229.568560801,S0-C2,Backend_Bound.Memory_Bound,25.85,% Slots,,,0.00,5.33,
229.568560801,S0-C2,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.33,
229.568560801,S0-C2,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.41,% Clocks,,,0.00,5.34,
229.568560801,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.63,% Clocks,,idq.ms_switches,0.00,5.34,
229.568560801,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.13,% Core_Clocks,,,0.00,5.34,
229.568560801,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C3,Frontend_Bound.Frontend_Bandwidth,63.25,% Slots,,,0.00,5.07,
229.568560801,S0-C3,Backend_Bound.Memory_Bound,25.52,% Slots,,,0.00,5.33,
229.568560801,S0-C3,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.33,
229.568560801,S0-C3,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.34,
229.568560801,S0-C3,Backend_Bound,38.34,% Slots,,,0.00,5.34,
229.568560801,S0-C3,Retiring,25.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
229.568560801,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.72,% Clocks,,idq.ms_switches,0.00,5.34,
229.568560801,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.00,% Core_Clocks,,,0.00,5.33,
229.568560801,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
229.568560801,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C4,Frontend_Bound,42.67,% Slots,,,0.00,5.33,
229.568560801,S0-C4,Backend_Bound,35.41,% Slots,,,0.00,5.33,
229.568560801,S0-C4,Retiring,14.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S0-C4,Frontend_Bound.Frontend_Latency,39.65,% Slots,,rs_events.empty_end,0.00,5.33,
229.568560801,S0-C4,Backend_Bound.Memory_Bound,21.14,% Slots,,,0.00,5.33,
229.568560801,S0-C4,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.33,
229.568560801,S0-C4,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.83,% Clocks,,,0.00,5.33,
229.568560801,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
229.568560801,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.41,% Clocks,,idq.ms_switches,0.00,5.33,
229.568560801,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
229.568560801,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
229.568560801,S0-C5,Frontend_Bound,40.75,% Slots,,,0.00,5.34,
229.568560801,S0-C5,Backend_Bound,36.35,% Slots,,,0.00,5.34,
229.568560801,S0-C5,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S0-C5,Frontend_Bound.Frontend_Latency,35.62,% Slots,,rs_events.empty_end,0.00,5.33,
229.568560801,S0-C5,Backend_Bound.Memory_Bound,16.18,% Slots,,,0.00,5.33,
229.568560801,S0-C5,Backend_Bound.Core_Bound,20.17,% Slots,,,0.00,5.33,
229.568560801,S0-C5,Retiring.Microcode_Sequencer,7.10,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.61,% Clocks,,,0.00,5.33,
229.568560801,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
229.568560801,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.77,% Clocks,,idq.ms_switches,0.00,5.33,
229.568560801,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
229.568560801,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.21,% Clocks,,,0.00,5.07,
229.568560801,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C6,Frontend_Bound,35.53,% Slots,,,0.00,5.34,
229.568560801,S0-C6,Backend_Bound,44.12,% Slots,,,0.00,5.34,
229.568560801,S0-C6,Retiring,15.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S0-C6,Frontend_Bound.Frontend_Latency,27.63,% Slots,,rs_events.empty_end,0.00,5.33,
229.568560801,S0-C6,Backend_Bound.Memory_Bound,41.98,% Slots,,,0.00,5.33,<==
229.568560801,S0-C6,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.11,% Clocks,,,0.00,5.33,
229.568560801,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.33,
229.568560801,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C7,Frontend_Bound,31.65,% Slots,,,0.00,5.34,
229.568560801,S0-C7,Backend_Bound,38.58,% Slots,,,0.00,5.34,
229.568560801,S0-C7,Retiring,25.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S0-C7,Frontend_Bound.Frontend_Latency,23.83,% Slots,,rs_events.empty_end,0.00,5.33,
229.568560801,S0-C7,Backend_Bound.Memory_Bound,25.31,% Slots,,,0.00,5.33,
229.568560801,S0-C7,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.33,
229.568560801,S0-C7,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.23,% Clocks,,,0.00,5.33,
229.568560801,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.33,
229.568560801,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
229.568560801,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C0,Backend_Bound,41.34,% Slots,,,0.00,5.33,
229.568560801,S1-C0,Backend_Bound.Memory_Bound,23.49,% Slots,,,0.00,5.33,
229.568560801,S1-C0,Backend_Bound.Core_Bound,17.86,% Slots,,,0.00,5.33,
229.568560801,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
229.568560801,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C1,Frontend_Bound,37.61,% Slots,,,0.00,5.34,
229.568560801,S1-C1,Backend_Bound,38.53,% Slots,,,0.00,5.33,<==
229.568560801,S1-C1,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S1-C1,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.33,
229.568560801,S1-C1,Frontend_Bound.Frontend_Bandwidth,24.24,% Slots,,,0.00,5.07,
229.568560801,S1-C1,Backend_Bound.Memory_Bound,20.74,% Slots,,,0.00,5.33,
229.568560801,S1-C1,Backend_Bound.Core_Bound,17.79,% Slots,,,0.00,5.33,
229.568560801,S1-C1,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.34,
229.568560801,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.34,
229.568560801,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.38,% Core_Clocks,,,0.00,5.34,
229.568560801,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.62,% Clocks,,,0.00,5.07,
229.568560801,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C2,Frontend_Bound,41.14,% Slots,,,0.00,5.34,
229.568560801,S1-C2,Backend_Bound,35.62,% Slots,,,0.00,5.34,
229.568560801,S1-C2,Retiring,12.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
229.568560801,S1-C2,Frontend_Bound.Frontend_Latency,36.98,% Slots,,rs_events.empty_end,0.00,5.33,
229.568560801,S1-C2,Backend_Bound.Memory_Bound,21.81,% Slots,,,0.00,5.33,
229.568560801,S1-C2,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.33,
229.568560801,S1-C2,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.34,
229.568560801,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,0.00,5.33,
229.568560801,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
229.568560801,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.33,% Clocks,,idq.ms_switches,0.00,5.33,
229.568560801,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.07,% Clocks,,,0.00,5.06,
229.568560801,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C3,Frontend_Bound,40.30,% Slots,,,0.00,5.33,
229.568560801,S1-C3,Backend_Bound,38.54,% Slots,,,0.00,5.33,
229.568560801,S1-C3,Retiring,36.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S1-C3,Frontend_Bound.Frontend_Latency,33.89,% Slots,,rs_events.empty_end,0.00,5.33,<==
229.568560801,S1-C3,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.33,
229.568560801,S1-C3,Backend_Bound.Core_Bound,26.09,% Slots,,,0.00,5.33,
229.568560801,S1-C3,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.46,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
229.568560801,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.12,% Clocks,,idq.ms_switches,0.00,5.34,
229.568560801,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.75,% Clocks,,,0.00,5.06,
229.568560801,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C4,Frontend_Bound,37.01,% Slots,,,0.00,5.34,
229.568560801,S1-C4,Backend_Bound,38.81,% Slots,,,0.00,5.34,
229.568560801,S1-C4,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
229.568560801,S1-C4,Frontend_Bound.Frontend_Latency,27.80,% Slots,,rs_events.empty_end,0.00,5.34,
229.568560801,S1-C4,Backend_Bound.Memory_Bound,29.53,% Slots,,,0.00,5.33,<==
229.568560801,S1-C4,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.34,
229.568560801,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.25,% Clocks,,,0.00,5.33,
229.568560801,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.51,% Clocks,,idq.ms_switches,0.00,5.33,
229.568560801,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C5,Frontend_Bound,41.63,% Slots,,,0.00,5.34,
229.568560801,S1-C5,Backend_Bound,34.54,% Slots,,,0.00,5.34,
229.568560801,S1-C5,Retiring,13.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S1-C5,Frontend_Bound.Frontend_Latency,37.34,% Slots,,rs_events.empty_end,0.00,5.34,
229.568560801,S1-C5,Backend_Bound.Memory_Bound,46.92,% Slots,,,0.00,5.33,
229.568560801,S1-C5,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.37,% Clocks,,,0.00,5.34,
229.568560801,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.25,% Clocks,,itlb_misses.walk_completed,0.00,5.07,
229.568560801,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
229.568560801,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.34,
229.568560801,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.568560801,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C6,Frontend_Bound,41.07,% Slots,,,0.00,5.34,
229.568560801,S1-C6,Backend_Bound,34.33,% Slots,,,0.00,5.34,
229.568560801,S1-C6,Retiring,22.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
229.568560801,S1-C6,Frontend_Bound.Frontend_Latency,33.22,% Slots,,rs_events.empty_end,0.00,5.34,<==
229.568560801,S1-C6,Backend_Bound.Memory_Bound,31.61,% Slots,,,0.00,5.34,
229.568560801,S1-C6,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.34,
229.568560801,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.34,
229.568560801,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.34,
229.568560801,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
229.568560801,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C7,Frontend_Bound,34.32,% Slots,,,0.00,5.34,
229.568560801,S1-C7,Backend_Bound,39.80,% Slots,,,0.00,5.34,
229.568560801,S1-C7,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
229.568560801,S1-C7,Frontend_Bound.Frontend_Latency,29.73,% Slots,,rs_events.empty_end,0.00,5.33,
229.568560801,S1-C7,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.33,
229.568560801,S1-C7,Backend_Bound.Core_Bound,14.72,% Slots,,,0.00,5.33,
229.568560801,S1-C7,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.33,
229.568560801,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.52,% Clocks,,,0.00,5.34,
229.568560801,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
229.568560801,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.54,% Clocks,,idq.ms_switches,0.00,5.34,
229.568560801,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
229.568560801,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.40,% Clocks,,,0.00,5.06,
229.568560801,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
229.568560801,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
229.568560801,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
229.568560801,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
231.074549824,S0-C0,Frontend_Bound,39.92,% Slots,,,0.00,5.07,
231.074549824,S0-C0,Backend_Bound,36.02,% Slots,,,0.00,5.07,
231.074549824,S0-C0,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S0-C0,Frontend_Bound.Frontend_Latency,45.22,% Slots,,rs_events.empty_end,0.00,5.06,<==
231.074549824,S0-C0,Backend_Bound.Memory_Bound,24.90,% Slots,,,0.00,5.06,
231.074549824,S0-C0,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.06,
231.074549824,S0-C0,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.32,
231.074549824,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
231.074549824,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.40,% Clocks,,,0.00,5.31,
231.074549824,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C1,Frontend_Bound,34.81,% Slots,,,0.00,5.07,<==
231.074549824,S0-C1,Bad_Speculation,10.00,% Slots,,,0.00,5.07,
231.074549824,S0-C1,Backend_Bound,14.47,% Slots,,,0.00,5.07,
231.074549824,S0-C1,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.07,
231.074549824,S0-C1,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.07,
231.074549824,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.32,
231.074549824,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.40,% Core_Clocks,,,0.00,5.22,
231.074549824,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
231.074549824,S0-C2,Frontend_Bound,34.91,% Slots,,,0.00,5.07,
231.074549824,S0-C2,Backend_Bound,39.66,% Slots,,,0.00,5.07,
231.074549824,S0-C2,Retiring,14.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S0-C2,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S0-C2,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.26,% Clocks,,,0.00,5.33,
231.074549824,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.73,% Clocks,,idq.ms_switches,0.00,5.33,
231.074549824,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
231.074549824,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
231.074549824,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
231.074549824,S0-C3,Frontend_Bound,30.79,% Slots,,,0.00,5.07,
231.074549824,S0-C3,Backend_Bound,32.28,% Slots,,,0.00,5.07,<==
231.074549824,S0-C3,Retiring,27.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S0-C3,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S0-C3,Backend_Bound.Memory_Bound,18.62,% Slots,,,0.00,5.06,
231.074549824,S0-C3,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.06,
231.074549824,S0-C3,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.32,
231.074549824,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.78,% Clocks,,idq.ms_switches,0.00,5.32,
231.074549824,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
231.074549824,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.26,% Clocks,,,0.00,5.32,
231.074549824,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C4,Frontend_Bound,36.11,% Slots,,,0.00,5.07,
231.074549824,S0-C4,Backend_Bound,39.14,% Slots,,,0.00,5.07,
231.074549824,S0-C4,Retiring,14.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S0-C4,Frontend_Bound.Frontend_Latency,46.33,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S0-C4,Backend_Bound.Memory_Bound,16.67,% Slots,,,0.00,5.06,
231.074549824,S0-C4,Backend_Bound.Core_Bound,22.47,% Slots,,,0.00,5.06,
231.074549824,S0-C4,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.32,
231.074549824,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.83,% Clocks,,idq.ms_switches,0.00,5.32,
231.074549824,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
231.074549824,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
231.074549824,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.77,% Clocks,,,0.00,5.32,<==
231.074549824,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C5,Frontend_Bound,41.74,% Slots,,,0.00,5.06,
231.074549824,S0-C5,Backend_Bound,35.98,% Slots,,,0.00,5.06,
231.074549824,S0-C5,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S0-C5,Frontend_Bound.Frontend_Latency,49.70,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S0-C5,Backend_Bound.Memory_Bound,21.26,% Slots,,,0.00,5.06,
231.074549824,S0-C5,Backend_Bound.Core_Bound,14.72,% Slots,,,0.00,5.06,
231.074549824,S0-C5,Retiring.Microcode_Sequencer,4.48,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.32,
231.074549824,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
231.074549824,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.48,% Clocks,,idq.ms_switches,0.00,5.32,
231.074549824,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
231.074549824,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
231.074549824,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.43,% Clocks,,,0.00,5.31,
231.074549824,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C6,Frontend_Bound,41.84,% Slots,,,0.00,5.07,
231.074549824,S0-C6,Bad_Speculation,11.80,% Slots,,,0.00,5.07,
231.074549824,S0-C6,Backend_Bound,30.67,% Slots,,,0.00,5.07,
231.074549824,S0-C6,Retiring,15.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S0-C6,Frontend_Bound.Frontend_Latency,36.93,% Slots,,rs_events.empty_end,0.00,5.06,<==
231.074549824,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.07,
231.074549824,S0-C6,Bad_Speculation.Branch_Mispredicts,11.34,% Slots,,br_misp_retired.all_branches,0.00,5.07,
231.074549824,S0-C6,Retiring.Microcode_Sequencer,10.31,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.32,% Clocks,,,0.00,5.32,
231.074549824,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.32,
231.074549824,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.76,% Core_Clocks,,,0.00,5.22,
231.074549824,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.43,% Core_Clocks,,,0.00,5.3,
231.074549824,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
231.074549824,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
231.074549824,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
231.074549824,S0-C7,Frontend_Bound,35.83,% Slots,,,0.00,5.07,
231.074549824,S0-C7,Backend_Bound,40.17,% Slots,,,0.00,5.07,
231.074549824,S0-C7,Retiring,24.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S0-C7,Frontend_Bound.Frontend_Latency,57.44,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S0-C7,Backend_Bound.Memory_Bound,45.56,% Slots,,,0.00,5.06,
231.074549824,S0-C7,Retiring.Microcode_Sequencer,3.12,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.86,% Clocks,,,0.00,5.33,
231.074549824,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.54,% Clocks,,idq.ms_switches,0.00,5.33,
231.074549824,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
231.074549824,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
231.074549824,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
231.074549824,S1-C0,Frontend_Bound,50.93,% Slots,,,0.00,5.07,
231.074549824,S1-C0,Backend_Bound,26.63,% Slots,,,0.00,5.07,
231.074549824,S1-C0,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S1-C0,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.06,<==
231.074549824,S1-C0,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.06,
231.074549824,S1-C0,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.06,
231.074549824,S1-C0,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.33,
231.074549824,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.33,
231.074549824,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
231.074549824,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
231.074549824,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C1,Frontend_Bound,37.90,% Slots,,,0.00,5.06,
231.074549824,S1-C1,Backend_Bound,39.89,% Slots,,,0.00,5.06,
231.074549824,S1-C1,Retiring,15.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S1-C1,Frontend_Bound.Frontend_Latency,37.94,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S1-C1,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.06,
231.074549824,S1-C1,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.06,
231.074549824,S1-C1,Retiring.Microcode_Sequencer,3.40,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.28,% Clocks,,,0.00,5.33,
231.074549824,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.33,
231.074549824,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
231.074549824,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C2,Frontend_Bound,46.66,% Slots,,,0.00,5.06,
231.074549824,S1-C2,Backend_Bound,32.49,% Slots,,,0.00,5.06,
231.074549824,S1-C2,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S1-C2,Frontend_Bound.Frontend_Bandwidth,40.54,% Slots,,,0.00,5.06,
231.074549824,S1-C2,Backend_Bound.Memory_Bound,12.62,% Slots,,,0.00,5.06,
231.074549824,S1-C2,Backend_Bound.Core_Bound,19.87,% Slots,,,0.00,5.06,
231.074549824,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.33,
231.074549824,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
231.074549824,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.60,% Core_Clocks,,,0.00,5.24,<==
231.074549824,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
231.074549824,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C3,Frontend_Bound,41.09,% Slots,,,0.00,5.07,
231.074549824,S1-C3,Backend_Bound,33.72,% Slots,,,0.00,5.07,
231.074549824,S1-C3,Retiring,13.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S1-C3,Frontend_Bound.Frontend_Latency,27.82,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S1-C3,Frontend_Bound.Frontend_Bandwidth,32.83,% Slots,,,0.00,5.07,
231.074549824,S1-C3,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.06,
231.074549824,S1-C3,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.06,
231.074549824,S1-C3,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.56,% Clocks,,,0.00,5.33,
231.074549824,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.11,% Clocks,,idq.ms_switches,0.00,5.33,
231.074549824,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.78,% Core_Clocks,,,0.00,5.24,<==
231.074549824,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
231.074549824,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
231.074549824,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C4,Frontend_Bound,22.68,% Slots,,,0.00,5.07,
231.074549824,S1-C4,Bad_Speculation,26.75,% Slots,,,0.00,5.07,
231.074549824,S1-C4,Backend_Bound,25.10,% Slots,,,0.00,5.07,
231.074549824,S1-C4,Retiring,14.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S1-C4,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S1-C4,Bad_Speculation.Branch_Mispredicts,26.36,% Slots,,br_misp_retired.all_branches,0.00,5.07,<==
231.074549824,S1-C4,Backend_Bound.Core_Bound,41.63,% Slots,,,0.00,5.06,
231.074549824,S1-C4,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.77,% Clocks,,,0.00,5.33,
231.074549824,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
231.074549824,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.11,% Clocks,,idq.ms_switches,0.00,5.33,
231.074549824,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.29,% Clocks,,,0.00,5.32,
231.074549824,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C5,Frontend_Bound,41.42,% Slots,,,0.00,5.06,
231.074549824,S1-C5,Backend_Bound,35.26,% Slots,,,0.00,5.06,
231.074549824,S1-C5,Retiring,16.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S1-C5,Retiring.Microcode_Sequencer,10.54,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.32,
231.074549824,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
231.074549824,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.55,% Clocks,,idq.ms_switches,0.00,5.32,
231.074549824,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C6,Frontend_Bound,21.70,% Slots,,,0.00,5.06,
231.074549824,S1-C6,Backend_Bound,44.09,% Slots,,,0.00,5.06,
231.074549824,S1-C6,Frontend_Bound.Frontend_Bandwidth,46.32,% Slots,,,0.00,5.06,
231.074549824,S1-C6,Backend_Bound.Memory_Bound,15.14,% Slots,,,0.00,5.06,
231.074549824,S1-C6,Backend_Bound.Core_Bound,28.95,% Slots,,,0.00,5.06,<==
231.074549824,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.15,% Core_Clocks,,,0.00,5.25,
231.074549824,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
231.074549824,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C7,Frontend_Bound,41.97,% Slots,,,0.00,5.06,
231.074549824,S1-C7,Backend_Bound,32.37,% Slots,,,0.00,5.06,
231.074549824,S1-C7,Retiring,20.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.074549824,S1-C7,Frontend_Bound.Frontend_Latency,33.51,% Slots,,rs_events.empty_end,0.00,5.06,
231.074549824,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.33,% Slots,,,0.00,5.06,
231.074549824,S1-C7,Backend_Bound.Memory_Bound,14.02,% Slots,,,0.00,5.06,
231.074549824,S1-C7,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.06,
231.074549824,S1-C7,Retiring.Microcode_Sequencer,2.73,% Slots,,idq.ms_uops,0.00,5.33,
231.074549824,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.32,
231.074549824,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
231.074549824,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.94,% Clocks,,idq.ms_switches,0.00,5.32,
231.074549824,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.16,% Core_Clocks,,,0.00,5.25,
231.074549824,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
231.074549824,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
231.074549824,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
231.074549824,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
231.074549824,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
231.074549824,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
231.074549824,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
231.074549824,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
231.074549824,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
231.746718759,S0-C0,Frontend_Bound,27.26,% Slots,,,0.00,5.33,
231.746718759,S0-C0,Backend_Bound,48.46,% Slots,,,0.00,5.33,<==
231.746718759,S0-C0,Retiring,19.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
231.746718759,S0-C0,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.33,
231.746718759,S0-C0,Backend_Bound.Core_Bound,26.45,% Slots,,,0.00,5.33,
231.746718759,S0-C0,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.34,
231.746718759,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
231.746718759,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.94,
231.746718759,S0-C0-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C1,Frontend_Bound,33.38,% Slots,,,0.00,5.33,<==
231.746718759,S0-C1,Backend_Bound,14.00,% Slots,,,0.00,5.33,
231.746718759,S0-C1,Frontend_Bound.Frontend_Latency,17.92,% Slots,,rs_events.empty_end,0.00,5.33,
231.746718759,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.33,
231.746718759,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.34,
231.746718759,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
231.746718759,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,81.30,% Core_Clocks,,,0.00,4.76,
231.746718759,S0-C1-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C2,Frontend_Bound,45.58,% Slots,,,0.00,5.34,
231.746718759,S0-C2,Backend_Bound,32.95,% Slots,,,0.00,5.34,
231.746718759,S0-C2,Retiring,19.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S0-C2,Frontend_Bound.Frontend_Latency,34.85,% Slots,,rs_events.empty_end,0.00,5.34,<==
231.746718759,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.36,% Slots,,,0.00,5.34,
231.746718759,S0-C2,Backend_Bound.Memory_Bound,29.92,% Slots,,,0.00,5.34,
231.746718759,S0-C2,Retiring.Microcode_Sequencer,14.32,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.34,
231.746718759,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
231.746718759,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.65,% Core_Clocks,,,0.00,4.76,
231.746718759,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
231.746718759,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.95,
231.746718759,S0-C2-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C3,Frontend_Bound,33.18,% Slots,,,0.00,5.33,
231.746718759,S0-C3,Backend_Bound,40.42,% Slots,,,0.00,5.33,
231.746718759,S0-C3,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
231.746718759,S0-C3,Frontend_Bound.Frontend_Latency,64.68,% Slots,,rs_events.empty_end,0.00,5.33,
231.746718759,S0-C3,Backend_Bound.Memory_Bound,45.81,% Slots,,,0.00,5.33,
231.746718759,S0-C3,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.34,
231.746718759,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.34,
231.746718759,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
231.746718759,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
231.746718759,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.96,
231.746718759,S0-C3-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C4,Frontend_Bound,32.93,% Slots,,,0.00,5.33,
231.746718759,S0-C4,Backend_Bound,40.71,% Slots,,,0.00,5.33,
231.746718759,S0-C4,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S0-C4,Frontend_Bound.Frontend_Latency,41.64,% Slots,,rs_events.empty_end,0.00,5.33,
231.746718759,S0-C4,Backend_Bound.Memory_Bound,28.03,% Slots,,,0.00,5.33,
231.746718759,S0-C4,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.33,
231.746718759,S0-C4,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.34,
231.746718759,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
231.746718759,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
231.746718759,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.96,
231.746718759,S0-C4-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C5,Frontend_Bound,28.73,% Slots,,,0.00,5.33,
231.746718759,S0-C5,Backend_Bound,35.75,% Slots,,,0.00,5.33,
231.746718759,S0-C5,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S0-C5,Frontend_Bound.Frontend_Bandwidth,53.43,% Slots,,,0.00,5.33,
231.746718759,S0-C5,Retiring.Microcode_Sequencer,13.75,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.73,% Core_Clocks,,,0.00,4.76,
231.746718759,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
231.746718759,S0-C5-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C6,Frontend_Bound,42.30,% Slots,,,0.00,5.34,
231.746718759,S0-C6,Backend_Bound,35.85,% Slots,,,0.00,5.34,
231.746718759,S0-C6,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S0-C6,Frontend_Bound.Frontend_Latency,35.66,% Slots,,rs_events.empty_end,0.00,5.34,<==
231.746718759,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.94,% Slots,,,0.00,5.34,
231.746718759,S0-C6,Backend_Bound.Memory_Bound,27.12,% Slots,,,0.00,5.34,
231.746718759,S0-C6,Retiring.Microcode_Sequencer,12.68,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.35,
231.746718759,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
231.746718759,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.35,
231.746718759,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.26,% Core_Clocks,,,0.00,4.76,
231.746718759,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
231.746718759,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
231.746718759,S0-C6-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C7,Frontend_Bound,25.08,% Slots,,,0.00,5.33,
231.746718759,S0-C7,Backend_Bound,50.53,% Slots,,,0.00,5.33,
231.746718759,S0-C7,Retiring,29.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
231.746718759,S0-C7,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.33,
231.746718759,S0-C7,Backend_Bound.Memory_Bound,20.70,% Slots,,,0.00,5.33,
231.746718759,S0-C7,Backend_Bound.Core_Bound,29.83,% Slots,,,0.00,5.33,
231.746718759,S0-C7,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.34,
231.746718759,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.35,
231.746718759,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
231.746718759,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.47,% Clocks,,idq.ms_switches,0.00,5.35,
231.746718759,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.78,% Clocks,,,0.00,5.35,<==
231.746718759,S0-C7-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S1-C0,Frontend_Bound,45.54,% Slots,,,0.00,5.33,
231.746718759,S1-C0,Backend_Bound,32.99,% Slots,,,0.00,5.33,
231.746718759,S1-C0,Retiring,16.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S1-C0,Frontend_Bound.Frontend_Bandwidth,27.26,% Slots,,,0.00,5.33,
231.746718759,S1-C0,Backend_Bound.Memory_Bound,46.90,% Slots,,,0.00,5.33,
231.746718759,S1-C0,Retiring.Microcode_Sequencer,8.95,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.34,
231.746718759,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
231.746718759,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.28,% Core_Clocks,,,0.00,4.76,
231.746718759,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
231.746718759,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
231.746718759,S1-C0-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S1-C1,Frontend_Bound,33.54,% Slots,,,0.00,5.34,
231.746718759,S1-C1,Backend_Bound,41.67,% Slots,,,0.00,5.34,
231.746718759,S1-C1,Retiring,30.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S1-C1,Backend_Bound.Memory_Bound,13.70,% Slots,,,0.00,5.33,
231.746718759,S1-C1,Backend_Bound.Core_Bound,27.97,% Slots,,,0.00,5.33,<==
231.746718759,S1-C1,Retiring.Microcode_Sequencer,2.38,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.34,
231.746718759,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
231.746718759,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.33,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
231.746718759,S1-C1-T0,MUX,4.75,%,,,0.00,100.0,
231.746718759,S1-C2,Frontend_Bound,28.36,% Slots,,,0.00,5.33,
231.746718759,S1-C2,Backend_Bound,41.68,% Slots,,,0.00,5.33,
231.746718759,S1-C2,Frontend_Bound.Frontend_Latency,42.82,% Slots,,rs_events.empty_end,0.00,5.33,
231.746718759,S1-C2,Backend_Bound.Memory_Bound,48.36,% Slots,,,0.00,5.33,<==
231.746718759,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.34,
231.746718759,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
231.746718759,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
231.746718759,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
231.746718759,S1-C2-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S1-C3,Frontend_Bound,39.37,% Slots,,,0.00,5.33,
231.746718759,S1-C3,Backend_Bound,37.71,% Slots,,,0.00,5.33,
231.746718759,S1-C3,Retiring,21.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S1-C3,Backend_Bound.Memory_Bound,43.70,% Slots,,,0.00,4.74,
231.746718759,S1-C3,Retiring.Microcode_Sequencer,4.82,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.34,
231.746718759,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
231.746718759,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
231.746718759,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
231.746718759,S1-C3-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S1-C4,Frontend_Bound,35.93,% Slots,,,0.00,5.34,<==
231.746718759,S1-C4,Backend_Bound,31.45,% Slots,,,0.00,5.34,
231.746718759,S1-C4,Retiring,25.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S1-C4,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.34,
231.746718759,S1-C4,Frontend_Bound.Frontend_Bandwidth,23.56,% Slots,,,0.00,5.34,
231.746718759,S1-C4,Backend_Bound.Memory_Bound,20.84,% Slots,,,0.00,4.75,
231.746718759,S1-C4,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,4.75,
231.746718759,S1-C4,Retiring.Microcode_Sequencer,3.39,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.34,
231.746718759,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
231.746718759,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.05,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
231.746718759,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
231.746718759,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.64,% Clocks,,,0.00,5.36,
231.746718759,S1-C4-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S1-C5,Frontend_Bound,28.59,% Slots,,,0.00,5.33,
231.746718759,S1-C5,Bad_Speculation,17.01,% Slots,,,0.00,5.33,
231.746718759,S1-C5,Retiring,29.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S1-C5,Frontend_Bound.Frontend_Latency,30.81,% Slots,,rs_events.empty_end,0.00,5.33,
231.746718759,S1-C5,Frontend_Bound.Frontend_Bandwidth,89.02,% Slots,,,0.00,5.33,
231.746718759,S1-C5,Bad_Speculation.Branch_Mispredicts,16.89,% Slots,,br_misp_retired.all_branches,0.00,4.77,
231.746718759,S1-C5,Retiring.Microcode_Sequencer,0.94,% Slots,,idq.ms_uops,0.00,5.33,<==
231.746718759,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.34,
231.746718759,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
231.746718759,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.83,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.19,% Core_Clocks,,,0.00,4.76,
231.746718759,S1-C5-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S1-C6,Frontend_Bound,35.82,% Slots,,,0.00,5.33,
231.746718759,S1-C6,Backend_Bound,38.73,% Slots,,,0.00,5.33,<==
231.746718759,S1-C6,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S1-C6,Frontend_Bound.Frontend_Latency,103.77,% Slots,,rs_events.empty_end,0.00,5.33,
231.746718759,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.52,% Slots,,,0.00,5.33,
231.746718759,S1-C6,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.34,
231.746718759,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
231.746718759,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.12,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.38,% Core_Clocks,,,0.00,4.76,
231.746718759,S1-C6-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S1-C7,Frontend_Bound,35.81,% Slots,,,0.00,5.33,
231.746718759,S1-C7,Backend_Bound,40.27,% Slots,,,0.00,5.33,
231.746718759,S1-C7,Retiring,16.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.746718759,S1-C7,Backend_Bound.Memory_Bound,42.03,% Slots,,,0.00,4.75,
231.746718759,S1-C7,Retiring.Microcode_Sequencer,11.74,% Slots,,idq.ms_uops,0.00,5.33,
231.746718759,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.34,
231.746718759,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
231.746718759,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.34,
231.746718759,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
231.746718759,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
231.746718759,S1-C7-T0,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C0-T1,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C1-T1,MUX,4.76,%,,,0.00,100.0,
231.746718759,S0-C2-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S0-C3-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S0-C4-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S0-C5-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S0-C6-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S0-C7-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S1-C0-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S1-C1-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S1-C2-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S1-C3-T1,MUX,4.74,%,,,0.00,100.0,
231.746718759,S1-C4-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S1-C5-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S1-C6-T1,MUX,4.75,%,,,0.00,100.0,
231.746718759,S1-C7-T1,MUX,4.75,%,,,0.00,100.0,
