Baeg, S., Wen, S., and Wong, R. 2009. Interleaving distance selection with a soft error failure model. IEEE Trans. Nuclear Sci. 56, 4, 2111--2118.
C. L. Chen , M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: a state-of-the-art review, IBM Journal of Research and Development, v.28 n.2, p.124-134, March 1984[doi>10.1147/rd.282.0124]
Avijit Dutta , Nur A. Touba, Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code, Proceedings of the 25th IEEE VLSI Test Symmposium, p.349-354, May 06-10, 2007[doi>10.1109/VTS.2007.40]
Lawrence, R. K. and Kelly, A. T. 2008. Single event effect induced multiple-cell upsets in a commercial 90 nm CMOS digital technology. IEEE Trans. Nuclear Sci. 55, 6, 3367--3374.
Maiz, J., Hareland, S., Zhang, K., and Armstrong, P. 2003. Characterization of multi-bit soft error events in advanced SRAMs. In Proceedings of the IEEE International Electron Devices Meeting. IEEE, Los Alamitos, CA, 21.4.1--21.4.4.
Radaelli, D., Puchner, H., Wong, S., and Daniel, S. 2005. Investigation of multi-bit upsets in a 150 nm technology SRAM device. IEEE Trans. Nuclear Sci. 52, 6, 2433--2437.
Reviriego, P., Maestro, J. A., Baeg, S., Wen, S., and Wong, R. 2010. Protection of memories suffering MCUs through the selection of the optimal interleaving distance. IEEE Trans. Nuclear Sci. 57, 4, 2124--2128.
Reviriego, P., Maestro, J. A., and Cervantes, C. 2007. Reliability analysis of memories suffering multiple bit upsets. IEEE Trans. Device Materials Reliability 7, 4, 592--601.
Michael Richter , Klaus Oberlaender , Michael Goessel, New Linear SEC-DED Codes with Reduced Triple Bit Error Miscorrection Probability, Proceedings of the 2008 14th IEEE International On-Line Testing Symposium, p.37-42, July 07-09, 2008[doi>10.1109/IOLTS.2008.27]
Satoh, S., Tosaka Y., and Wender, S. A. 2000. Geometric effect of multiple-bit soft errors induced by cosmic ray neutrons on DRAMs. IEEE Electron Device Lett. 21, 6, 310--312.
Saleh, A. M., Serrano, J. J., and Patel, J. H. 1990. Reliability of scrubbing recovery-techniques for memory systems. IEEE Trans. Reliability 39, 1, 114--122.
Tipton, D., Pellish, J. A., Reed, R. A., Schrimpf, R. D., Weller, R. A., Mendenhall, M. H., Sierawski, B., Sutton, A. K., Diestelhorst, R. M., Espinel, G., Cressler, J. D., Marshall, P. W., and Vizkelethy, G. 2006. Multiple-bit upset in 130 nm CMOS technology. IEEE Trans. Nuclear Sci. 53, 6, 3259--3264.
Yang, G. C. 1995. Reliability of semiconductor RAMs with soft-error scrubbing techniques. IEE Proc. Comput. Digital Tech. 142, 5, 337--344.
