<module name="DMC(L1D)" acronym="DMC" XML_version="1.0" HW_revision="n/a" description="Data Memory Controller">
	<register id="L1DCFG" offset="0x200" width="64" page="121" description="L1D Cache Configuration Register">
		<bitfield id="L1DON" resetval="0x1" begin="0" end="0" rwaccess="RW" description="Turns the cache on or off"/>
		<bitfield id="RSVD0" resetval="0x0" begin="3" end="1" rwaccess="R" description="Reserved"/>
		<bitfield id="WBEN" resetval="0x1" begin="4" end="4" rwaccess="RW" description="Writeback enable"/>
		<bitfield id="RSVD1" resetval="0x0" begin="63" end="5" rwaccess="R" description="Reserved"/>
	</register>
	<register id="L1DWB" offset="0x202" width="64" page="121" description="L1D Global Writeback Register">
		<bitfield id="WB" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Controls the Global Writeback of L1D Cache"/>
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/>
	</register>
	<register id="L1DWBINV" offset="0x203" width="64" page="121" description="L1D Global Writeback Invalidate Register">
		<bitfield id="WBINV" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Writeback and invalidate all lines L1D Cache"/>
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/>
	</register>
	<register id="L1DINV" offset="0x204" width="64" page="121" description="L1D Invalidate Register">
		<bitfield id="INV" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Controls the Global Invalidation of L1D Cache"/>
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/>
	</register>
	<register id="L1DCTAG" offset="0x206" width="64" page="121" description="L1D Cache tag View">
		<bitfield id="TAG" resetval="0x0" begin="20" end="0" rwaccess="R" description="Tag"/>
		<bitfield id="DIRTY" resetval="0x0" begin="21" end="21" rwaccess="R" description="LRU bit"/>
		<bitfield id="LRU" resetval="0x0" begin="22" end="22" rwaccess="R" description="LRU bit"/>
		<bitfield id="VALID" resetval="0x0" begin="23" end="23" rwaccess="R" description="Valid bit"/>
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="24" rwaccess="R" description="Reserved"/>
	</register>
	<register id="L1DEEA" offset="0x211" width="64" page="121" description="L1D Error Event Address">
		<bitfield id="EADDR" resetval="0x0" begin="35" end="0" rwaccess="R" description="Transaction address for which error was detected"/>
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="36" rwaccess="R" description="Reserved"/>
	</register>
	<register id="L1DEES" offset="0x212" width="64" page="121" description="L1D Error Event Status">
		<bitfield id="ERROR_FLAG" resetval="0x0" begin="0" end="0" rwaccess="R" description="Indicates that an address error occurred and has not been cleared yet. Clear occurs on a write to L1DEER"/>
		<bitfield id="RSVD0" resetval="0x0" begin="3" end="1" rwaccess="R" description="Reserved"/>
		<bitfield id="RSVD2" resetval="0x0" begin="63" end="11" rwaccess="R" description="Reserved"/>
		<bitfield id="ERROR_TYPE" resetval="0x0" begin="5" end="4" rwaccess="R" description="Type of Error - Address outside implemented SRAM, SRAM under cache; LUT Base address outside implemented SRAM"/>
		<bitfield id="RSVD1" resetval="0x0" begin="7" end="6" rwaccess="R" description="Reserved"/>
		<bitfield id="ERROR_STATUS" resetval="0x0" begin="10" end="8" rwaccess="R" description="Error Status"/>
	</register>
	<register id="L1DEER" offset="0x213" width="64" page="121" description="L1D Error Event Reset">
		<bitfield id="ERROR_RESET" resetval="0x0" begin="0" end="0" rwaccess="W" description="Clear error in L1DEES"/>
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/>
	</register>
	<register id="L1PCTAG" offset="0x244" width="64" page="121" description="L1P Cache Tag View">
		<bitfield id="RSVD0" resetval="0x0" begin="12" end="0" rwaccess="R" description="Reserved"/>
		<bitfield id="TAG" resetval="0x0" begin="48" end="13" rwaccess="R" description="Cache tag"/>
		<bitfield id="SECURE" resetval="0x0" begin="49" end="49" rwaccess="R" description="Secure bit"/>
		<bitfield id="PRIV" resetval="0x0" begin="50" end="50" rwaccess="R" description="Privilege"/>
		<bitfield id="VALID" resetval="0x0" begin="51" end="51" rwaccess="R" description="Valid bit"/>
		<bitfield id="RSVD1" resetval="0x0" begin="63" end="52" rwaccess="R" description="Reserved"/>
	</register>
</module>
