# 1 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp-marmite.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp-marmite.dts"
# 14 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp-marmite.dts"
/dts-v1/;

# 1 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8952.h" 1
# 16 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 17 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8937";
 compatible = "qcom,msm8937";
 qcom,msm-id = <294 0x0>;
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "sched_enable_hmp=1";
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
    };
    system {
     compatible = "android,system";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/system";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
    };

   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  other_ext_mem: other_ext_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x85b00000 0x0 0xd00000>;
  };

  modem_mem: modem_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86800000 0x0 0x5000000>;
  };

  adsp_fw_mem: adsp_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8b800000 0x0 0x1100000>;
  };

  wcnss_fw_mem: wcnss_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8c900000 0x0 0x700000>;
  };


  venus_mem: venus_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
   alignment = <0 0x400000>;
   size = <0 0x0800000>;
  };

  secure_mem: secure_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x7000000>;
  };

  qseecom_mem: qseecom_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1000000>;
  };

  adsp_mem: adsp_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x400000>;
  };

  cont_splash_mem: splash_region@83000000 {
   reg = <0x0 0x90000000 0x0 0x1400000>;
  };

 };

 aliases {

  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd4 = &smdtty_mbalbridge;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  i2c2 = &i2c_2;
  i2c5 = &i2c_5;
  spi3 = &spi_3;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  i2c3 = &i2c_3;
 };

 soc: soc { };

};

# 1 "../arch/arm64/boot/dts/qcom/msm8937-pinctrl.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8937-pinctrl";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

  };

  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_rd_nfc_int {

   pins = "gpio17";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset {

   pins = "gpio16";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  tlmm_pmi_flash_led {
   rear_flash_led_enable: rear_flash_led_enable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <16>;
     output-high;
    };
   };

   rear_flash_led_disable: rear_flash_led_disable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <2>;
     output-low;
    };
   };

   front_flash_led_enable: front_flash_led_enable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <16>;
     output-high;
    };
   };

   front_flash_led_disable: front_flash_led_disable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     output-low;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
            function = "gpio";

    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  blsp2_uart1_active: blsp2_uart1_active {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "blsp_uart5";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart1_sleep: blsp2_uart1_sleep {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "gpio";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_adv7533_int: pmx_adv7533_int {
   adv7533_int_active: adv7533_int_active {
    mux {
     pins = "gpio126";
     function = "gpio";
    };

    config {
     pins = "gpio126";
     drive-strength = <16>;
     bias-disable;
    };
   };

   adv7533_int_suspend: adv7533_int_suspend {
    mux {
     pins = "gpio126";
     function = "gpio";
    };

    config {
     pins = "gpio126";
     drive-strength = <16>;
     bias-disable;
    };
   };

  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio60", "gpio98", "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98", "gpio99";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio60", "gpio98", "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98", "gpio99";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  usbc_int_default: usbc_int_default {
   mux {
    pins = "gpio97", "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio97", "gpio131";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
   };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  pmx_sdc1_rclk {
   sdc1_rclk_on: sdc1_rclk_on {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_rclk_off: sdc1_rclk_off {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };
  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
     pins = "gpio85", "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85", "gpio88";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
     pins = "gpio85", "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85", "gpio88";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <8>;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sdc1_clk {
   sdc1_clk_on: sdc1_clk_on {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };

   sdc1_clk_off: sdc1_clk_off {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_cmd {
   sdc1_cmd_on: sdc1_cmd_on {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_cmd_off: sdc1_cmd_off {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_data {
   sdc1_data_on: sdc1_data_on {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_data_off: sdc1_data_off {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  sdhc2_cd_pin {
   sdc2_cd_on: cd_on {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_cd_off: cd_off {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_sdc2_clk {
   sdc2_clk_on: sdc2_clk_on {
    config {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };
   };

   sdc2_clk_off: sdc2_clk_off {
    config {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_cmd {
   sdc2_cmd_on: sdc2_cmd_on {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <16>;
    };
   };

   sdc2_cmd_off: sdc2_cmd_off {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_data {
   sdc2_data_on: sdc2_data_on {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <16>;
    };
   };

   sdc2_data_off: sdc2_data_off {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
    };
  };

  cci {
   cci0_active: cci0_active {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci0_suspend: cci0_suspend {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_active: cci1_active {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_suspend: cci1_suspend {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio36", "gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio36","gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio36","gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio36","gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vdig: cam_sensor_rear_vdig {

   mux {
    pins = "gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio62";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vdig_sleep: cam_sensor_rear_vdig_sleep {

   mux {
    pins = "gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio62";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_default: cam_sensor_mclk1_default {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_default: cam_sensor_front_default {

   mux {
    pins = "gpio38","gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio50";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_sleep: cam_sensor_front_sleep {

   mux {
    pins = "gpio38","gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio50";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_default: cam_sensor_mclk2_default {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_default: cam_sensor_front1_default {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_sleep: cam_sensor_front1_sleep {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };
 };
};
# 145 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-cpu.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-cpu.dtsi"
/ {
 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU4>;
    };
    core1 {
     cpu = <&CPU5>;
    };
    core2 {
     cpu = <&CPU6>;
    };
    core3 {
     cpu = <&CPU7>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  CPU0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   enable-method = "psci";
   qcom,acc = <&acc0>;
   qcom,limits-info = <&mitigation_profile0>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_1>;

         qcom,dump-size = <0x0>;
   };
   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   enable-method = "psci";
   qcom,acc = <&acc1>;
   qcom,limits-info = <&mitigation_profile1>;
   next-level-cache = <&L2_1>;
   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU2: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   enable-method = "psci";
   qcom,acc = <&acc2>;
   qcom,limits-info = <&mitigation_profile2>;
   next-level-cache = <&L2_1>;
   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU3: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   enable-method = "psci";
   qcom,acc = <&acc3>;
   qcom,limits-info = <&mitigation_profile3>;
   next-level-cache = <&L2_1>;
   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU4: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "psci";
   qcom,acc = <&acc4>;
   qcom,limits-info = <&mitigation_profile4>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;
         qcom,dump-size = <0x0>;
   };
   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU5: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "psci";
   qcom,acc = <&acc5>;
   qcom,limits-info = <&mitigation_profile4>;
   next-level-cache = <&L2_0>;
   L1_I_1: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU6: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   enable-method = "psci";
   qcom,acc = <&acc6>;
   qcom,limits-info = <&mitigation_profile4>;
   next-level-cache = <&L2_0>;
   L1_I_2: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_2: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU7: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   enable-method = "psci";
   qcom,acc = <&acc7>;
   qcom,limits-info = <&mitigation_profile4>;
   next-level-cache = <&L2_0>;
   L1_I_3: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_3: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };
 };
};

&soc {
 l2ccc_0: clock-controller@b111000 {
  compatible = "qcom,8937-l2ccc";
  reg = <0x0b111000 0x1000>;
 };

 l2ccc_1: clock-controller@b011000 {
  compatible = "qcom,8937-l2ccc";
  reg = <0x0b011000 0x1000>;
 };

 acc0:clock-controller@b088000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b088000 0x1000>;
 };

 acc1:clock-controller@b098000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b098000 0x1000>;
 };

 acc2:clock-controller@b0a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0a8000 0x1000>;
 };

 acc3:clock-controller@b0b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0b8000 0x1000>;
 };

 acc4:clock-controller@b188000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b188000 0x1000>;
 };

 acc5:clock-controller@b198000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b198000 0x1000>;
 };

 acc6:clock-controller@b1a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1a8000 0x1000>;
 };

 acc7:clock-controller@b1b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1b8000 0x1000>;
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l2_dump0 {

   qcom,dump-node = <&L2_0>;
   qcom,dump-id = <0xC0>;
  };
  qcom,l2_dump1 {

   qcom,dump-node = <&L2_1>;
   qcom,dump-id = <0xC1>;
  };
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
 };
};
# 146 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-gpu.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8937-gpu.dtsi"
&soc {
 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;





  qcom,active-only;
  qcom,bw-tbl =
   < 0 >,
   < 769 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 4101 >,
   < 4248 >,
   < 5346 >,
   < 5712 >,
   < 6152 >,
   < 7031 >;
 };

 msm_gpu: qcom,kgsl-3d0@1c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x1c00000 0x40000
         0xa0000 0x6fff>;
  reg-names = "kgsl_3d0_reg_memory", "qfprom_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;
  qcom,chipid = <0x05000500>;

  qcom,initial-pwrlevel = <2>;

  qcom,idle-timeout = <80>;
  qcom,strtstp-sleepwake;

  qcom,highest-bank-bit = <14>;

  qcom,snapshot-size = <1048576>;

  clocks = <&clock_gcc 0x49a51fd9>,
   <&clock_gcc 0xd15c8a00>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x19922503>,
   <&clock_gcc 0x1180db06>,
   <&clock_gcc 0xae18e54d>;

  clock-names = "core_clk", "iface_clk",
         "mem_iface_clk", "alt_mem_iface_clk",
         "rbbmtimer_clk", "alwayson_clk";



  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,bus-width = <16>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <11>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 806400>,
    <26 512 0 1689600>,
    <26 512 0 2227200>,
    <26 512 0 3072000>,
    <26 512 0 4300800>,
    <26 512 0 4454400>,
    <26 512 0 5299200>,
    <26 512 0 5990400>,
    <26 512 0 6451200>,
    <26 512 0 7372800>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gdsc_oxili_cx>;
  vdd-supply = <&gdsc_oxili_gx>;


  qcom,pm-qos-active-latency = <360>;
  qcom,pm-qos-wakeup-latency = <360>;


  qcom,gpu-quirk-two-pass-use-wfi;
  qcom,gpu-quirk-dp2clockgating-disable;
  qcom,gpu-quirk-lmloadkill-disable;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <6>;


  qcom,enable-ca-jump;


  qcom,ca-busy-penalty = <12000>;


  qcom,ca-target-pwrlevel = <1>;


  qcom,gpu-mempools {
   #address-cells= <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";

   qcom,mempool-max-pages = <32768>;


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <65536>;
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <450000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <9>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <375000000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <300000000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <216000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <4>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@1c40000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x1c40000 0x10000>;
  qcom,protect = <0x40000 0x10000>;
  qcom,micro-mmu-control = <0x6000>;

  clocks = <&clock_gcc 0xd15c8a00>,
    <&clock_gcc 0x3edd69ad>;

  clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0>;
   qcom,gpu-offset = <0x48000>;
  };
 };
};
# 147 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-ion.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@8 {
   reg = <8>;
   memory-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 148 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8937.dtsi" 1
# 16 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8937.dtsi"
&soc {
 kgsl_smmu: arm,smmu-kgsl@1c40000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "GPU";
  reg = <0x1c40000 0x10000>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
  interrupts = <0 199 0>, <0 225 0>, <0 232 0>,
    <0 233 0>, <0 234 0>;
  qcom,deferred-regulator-disable-delay = <80>;
  qcom,register-save;
  qcom,skip-init;
  qcom,dynamic;
  qcom,enable-smmu-halt;
  vdd-supply = <&gdsc_oxili_cx>;
  clocks = <&clock_gcc 0xd15c8a00>,
   <&clock_gcc 0x3edd69ad>;
  clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";
  #clock-cells = <1>;
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000>;
  reg-names = "iommu_base";
  interrupts = <0 41 0>, <0 38 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
     <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "ok";

  q6: qcom,iommu-ctx@1e20000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e20000 0x1000>;
   qcom,secure-context;
   interrupts = <0 253 0>, <0 253 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "q6";
  };

  adsp_sec_pixel: qcom,iommu-ctx@1e21000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e21000 0x1000>;
   qcom,secure-context;
   interrupts = <0 254 0>, <0 254 0>;
   qcom,iommu-ctx-sids = <0x2002>;
   qcom,iommu-sid-mask = <0x3f1>;
   label = "adsp_sec_pixel";
  };

  mdp_1: qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   qcom,secure-context;
   interrupts = <0 255 0>, <0 255 0>;
   qcom,iommu-ctx-sids = <0x2801>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mdp_1";
  };

  venus_fw: qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   qcom,secure-context;
   interrupts = <0 53 0>, <0 53 0>;
   qcom,iommu-ctx-sids = <0x980 0x986>;
   qcom,iommu-sid-mask = <0x200 0x200>;
   label = "venus_fw";
   qcom,report-error-on-fault;
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   qcom,secure-context;
   interrupts = <0 54 0>, <0 54 0>;
   qcom,iommu-ctx-sids = <0x900 0x90a 0x909>;
   qcom,iommu-sid-mask = <0x200 0x20a4 0x222>;
   label = "venus_sec_non_pixel";
   qcom,report-error-on-fault;
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   qcom,secure-context;
   interrupts = <0 58 0>, <0 58 0>;
   qcom,iommu-ctx-sids = <0x90c>;
   qcom,iommu-sid-mask = <0x220>;
   label = "venus_sec_bitstream";
   qcom,report-error-on-fault;
  };

  venus_sec_pixel: qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   qcom,secure-context;
   interrupts = <0 60 0>, <0 60 0>;
   qcom,iommu-ctx-sids = <0x940 0x907 0x908 0x90d>;
   qcom,iommu-sid-mask = <0x200 0x208 0x220 0x220>;
   label = "venus_sec_pixel";
   qcom,report-error-on-fault;
  };

  pronto_pil: qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 76 0>;
   qcom,iommu-ctx-sids = <0x1401 0x1402 0x1404>;
   qcom,iommu-sid-mask = <0x3f2 0x3f0 0x3f0>;
   label = "pronto_pil";
  };

  mss_nav: qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 77 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mss_nav";
  };

  periph_rpm: qcom,iommu-ctx@1e2a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2a000 0x1000>;
   interrupts = <0 80 0>;
   qcom,iommu-ctx-sids = <0x40>;
   qcom,iommu-sid-mask = <0x3f>;
   label = "periph_rpm";
  };

  lpass: qcom,iommu-ctx@1e2b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2b000 0x1000>;
   interrupts = <0 94 0>;
   qcom,iommu-ctx-sids = <0x1c0 0x1ca 0x1cc
     0x1d0 0x1d6 0x1d8 0x1e0
     0x1e4 0x1e8 0x1f0>;
   qcom,iommu-sid-mask = <0x7 0x1 0x3
     0x3 0x1 0x7 0x3
     0x1 0x7 0x1>;
   label = "lpass";
  };

  adsp_io: qcom,iommu-ctx@1e2f000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2f000 0x1000>;
   interrupts = <0 104 0>;
   qcom,iommu-ctx-sids = <0x2001>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "adsp_io";
  };

  adsp_opendsp: qcom,iommu-ctx@1e30000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e30000 0x1000>;
   interrupts = <0 105 0>;
   qcom,iommu-ctx-sids = <0x2004>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "adsp_opendsp";
  };

  adsp_shared: qcom,iommu-ctx@1e31000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e31000 0x1000>;
   interrupts = <0 106 0>;
   qcom,iommu-ctx-sids = <0x2008>;
   qcom,iommu-sid-mask = <0x3f7>;
   label = "adsp_shared";
  };

  cpp: qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e32000 0x1000>;
   interrupts = <0 109 0>;
   qcom,iommu-ctx-sids = <0x1c00>;
   qcom,iommu-sid-mask = <0x3fc>;
   label = "cpp";
  };

  jpeg_enc0: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e33000 0x1000>;
   interrupts = <0 110 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "jpeg_enc0";
  };

  vfe: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e34000 0x1000>;
   interrupts = <0 111 0>;
   qcom,iommu-ctx-sids = <0x400 0x2400>;
   qcom,iommu-sid-mask = <0x3fc 0x3fc>;
   label = "vfe";
  };

  mdp_0: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e35000 0x1000>;
   interrupts = <0 112 0>;
   qcom,iommu-ctx-sids = <0x2800>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e36000 0x1000>;
   interrupts = <0 113 0>;
   qcom,iommu-ctx-sids = <0x800 0x807 0x808
     0x811>;
   qcom,iommu-sid-mask = <0x200 0x200 0x227
     0x220>;
   label = "venus_ns";
   qcom,report-error-on-fault;
  };

  mss_mcdma: qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 115 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mss_mcdma";
  };

  access_control: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e37000 0x1000>;
   interrupts = <0 114 0>;
   qcom,iommu-ctx-sids = <0x1406 0x1408 0x140c
     0x100 0x1d4 0x1e6 0x2c0
     0x340>;
   qcom,iommu-sid-mask = <0x3f1 0x3f3 0x3f1
     0x7f 0x1 0x1 0x3f
     0x3f>;
   label = "access_control";
  };

 };
};

# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8937.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8937.dtsi"
&kgsl_smmu {
 attach-impl-defs = <0x6000 0x270>,
  <0x6060 0x1055>,
  <0x6800 0x6>,
  <0x6900 0x3ff>,
  <0x6924 0x204>,
  <0x6928 0x10800>,
  <0x6930 0x400>,
  <0x6960 0xffffffff>,
  <0x6b64 0xa0000>,
  <0x6b68 0xaaab92a>;
};
# 269 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8937.dtsi" 2
# 149 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-coresight.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-coresight.dtsi"
&soc {
 tmc_etr: tmc@6028000 {
  compatible = "arm,coresight-tmc";
  reg = <0x6028000 0x1000>,
        <0x6044000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x2000000>;
  qcom,sg-enable;
  qcom,force-reg-dump;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@6020000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x6020000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  pinctrl-names = "sdcard", "trace", "swduart",
    "swdtrc", "jtag", "spmi";

  pinctrl-0 = <&qdsd_clk_sdcard &qdsd_cmd_sdcard
        &qdsd_data0_sdcard &qdsd_data1_sdcard
        &qdsd_data2_sdcard &qdsd_data3_sdcard>;
  pinctrl-1 = <&qdsd_clk_trace &qdsd_cmd_trace
        &qdsd_data0_trace &qdsd_data1_trace
        &qdsd_data2_trace &qdsd_data3_trace>;
  pinctrl-2 = <&qdsd_cmd_swduart &qdsd_data0_swduart
        &qdsd_data1_swduart &qdsd_data2_swduart
        &qdsd_data3_swduart>;
  pinctrl-3 = <&qdsd_clk_swdtrc &qdsd_cmd_swdtrc
        &qdsd_data0_swdtrc &qdsd_data1_swdtrc
        &qdsd_data2_swdtrc &qdsd_data3_swdtrc>;
  pinctrl-4 = <&qdsd_cmd_jtag &qdsd_data0_jtag
        &qdsd_data1_jtag &qdsd_data2_jtag
        &qdsd_data3_jtag>;
  pinctrl-5 = <&qdsd_clk_spmi &qdsd_cmd_spmi
        &qdsd_data0_spmi &qdsd_data3_spmi>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;
  nidnt-gpio = <67>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8937_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8937_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@6026000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x6026000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@6027000 {
  compatible = "arm,coresight-tmc";
  reg = <0x6027000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;
  qcom,force-reg-dump;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@6021000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6021000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_mm: funnel@6130000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6130000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-mm";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_center: funnel@6100000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6100000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-center";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_right: funnel@6120000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6120000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-right";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_cam: funnel@6132000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6132000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <8>;
  coresight-name = "coresight-funnel-cam";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@61a1000 {
  compatible = "arm,coresight-funnel";
  reg = <0x61a1000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <9>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_right>;
  coresight-child-ports = <2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@61bc000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bc000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <10>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <4>;
  coresight-etm-cpu = <&CPU0>;
  qcom,cpuss-debug-cgc = <&CGC_0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  #address-cells = <1>;
  #size-cells = <1>;
  CGC_0: cluster-cgc {
   reg = <0xb011088 0x4>;
   cluster = <1>;
  };
 };

 etm1: etm@61bd000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bd000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <11>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <5>;
  coresight-etm-cpu = <&CPU1>;
  qcom,cpuss-debug-cgc = <&CGC_0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@61be000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61be000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <12>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <6>;
  coresight-etm-cpu = <&CPU2>;
  qcom,cpuss-debug-cgc = <&CGC_0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@61bf000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bf000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <7>;
  coresight-etm-cpu = <&CPU3>;
  qcom,cpuss-debug-cgc = <&CGC_0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm4: etm@61b9c000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x619c000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <14>;
  coresight-name = "coresight-etm4";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU4>;
  qcom,cpuss-debug-cgc = <&CGC_1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  #address-cells = <1>;
  #size-cells = <1>;
  CGC_1: cluster-cgc {
   reg = <0xb111088 0x4>;
   cluster = <0>;
  };
 };

 etm5: etm@61b9d000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x619d000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <15>;
  coresight-name = "coresight-etm5";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU5>;
  qcom,cpuss-debug-cgc = <&CGC_1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm6: etm@61b9e000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x619e000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <16>;
  coresight-name = "coresight-etm6";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU6>;
  qcom,cpuss-debug-cgc = <&CGC_1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm7: etm@61b97000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x619f000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <17>;
  coresight-name = "coresight-etm7";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU7>;
  qcom,cpuss-debug-cgc = <&CGC_1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@6002000 {
  compatible = "arm,coresight-stm";
  reg = <0x6002000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <18>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti0: cti@6010000 {
  compatible = "arm,coresight-cti";
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@6011000 {
  compatible = "arm,coresight-cti";
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@6012000 {
  compatible = "arm,coresight-cti";
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@6013000 {
  compatible = "arm,coresight-cti";
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@6014000 {
  compatible = "arm,coresight-cti";
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@6015000 {
  compatible = "arm,coresight-cti";
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@6016000 {
  compatible = "arm,coresight-cti";
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@6017000 {
  compatible = "arm,coresight-cti";
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@6018000 {
  compatible = "arm,coresight-cti";
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@6019000 {
  compatible = "arm,coresight-cti";
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti9";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@601a000 {
  compatible = "arm,coresight-cti";
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti10";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@601b000 {
  compatible = "arm,coresight-cti";
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti11";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@601c000 {
  compatible = "arm,coresight-cti";
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti12";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@601d000 {
  compatible = "arm,coresight-cti";
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti13";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@601e000 {
  compatible = "arm,coresight-cti";
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti14";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti15: cti@601f000 {
  compatible = "arm,coresight-cti";
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti15";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@61b8000 {
  compatible = "arm,coresight-cti";
  reg = <0x61b8000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@61b9000 {
  compatible = "arm,coresight-cti";
  reg = <0x61b9000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@61ba000 {
  compatible = "arm,coresight-cti";
  reg = <0x61ba000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@61bb000 {
  compatible = "arm,coresight-cti";
  reg = <0x61bb000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <38>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu4: cti@6198000 {
  compatible = "arm,coresight-cti";
  reg = <0x6198000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <39>;
  coresight-name = "coresight-cti-cpu4";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU4>;

  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu5: cti@6199000 {
  compatible = "arm,coresight-cti";
  reg = <0x6199000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <40>;
  coresight-name = "coresight-cti-cpu5";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU5>;

  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu6: cti@619a000 {
  compatible = "arm,coresight-cti";
  reg = <0x619a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <41>;
  coresight-name = "coresight-cti-cpu6";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU6>;

  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu7: cti@619b000 {
  compatible = "arm,coresight-cti";
  reg = <0x619b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <42>;
  coresight-name = "coresight-cti-cpu7";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU7>;

  qcom,cti-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@6124000 {
  compatible = "arm,coresight-cti";
  reg = <0x6124000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <43>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_wcn_cpu0: cti@6139000 {
  compatible = "arm,coresight-cti";
  reg = <0x6139000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <44>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_video_cpu0: cti@6134000 {
  compatible = "arm,coresight-cti";
  reg = <0x6134000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <45>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_audio_cpu0: cti@613c000 {
  compatible = "arm,coresight-cti";
  reg = <0x613c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <46>;
  coresight-name = "coresight-cti-audio-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_rpm_cpu0: cti@610c000 {
  compatible = "arm,coresight-cti";
  reg = <0x610c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <47>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 wcn_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <48>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <0>;

  qcom,inst-id = <3>;
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <49>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_center>;
  coresight-child-ports = <0>;

  qcom,inst-id = <4>;
 };


 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <50>;
  coresight-name = "coresight-audio-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <5>;

  qcom,inst-id = <5>;
 };

 modem_etm0: modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <51>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_right>;
  coresight-child-ports = <1>;

  qcom,inst-id = <2>;
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <52>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;
  qcom,blk-size = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 dbgui: dbgui@6108000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x6108000 0x1000>;
  reg-names = "dbgui-base";

  coresight-id = <53>;
  coresight-name = "coresight-dbgui";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_center>;
  coresight-child-ports = <2>;

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0x130>;
  qcom,dbgui-size = <64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda: tpda@6003000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6003000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <54>;
  coresight-name = "coresight-tpda";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_dcc: tpdm@6110000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x6110000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <55>;
  coresight-name = "coresight-tpdm-dcc";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 hwevent: hwevent@6101000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x6101000 0x148>,
        <0x6101fb0 0x4>,
        <0x6121000 0x148>,
        <0x6121fb0 0x4>,
        <0x6131000 0x148>,
        <0x6131fb0 0x4>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;
  reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
       "right-wrapper-mux", "right-wrapper-lockaccess",
       "mm-wrapper-mux", "mm-wrapper-lockaccess",
       "usbbam-mux", "blsp-mux";

  coresight-id = <56>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 fuse: fuse@a601c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0xa601c 0x8>,
        <0xa6004 0x4>,
        <0xa600c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <57>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <58>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8937_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8937_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };
};
# 150 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-bus.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8937-bus.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-bus.dtsi" 2

&soc {

 ad_hoc_bus: ad-hoc-bus@580000 {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x16080>,
   <0x580000 0x16080>,
   <0x400000 0x5A000>,
   <0x500000 0x13080>;
  reg-names = "snoc-base", "snoc-mm-base",
       "bimc-base", "pcnoc-base";


  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd212feea>,
    <&clock_gcc 0x71d1a499>;

   coresight-id = <203>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <2>;
  };

  fab_pcnoc: fab-pcnoc {
   cell-id = <4096>;
   label = "fab-pcnoc";
   qcom,fab-dev;
   qcom,base-name = "pcnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x2b53b688>,
    <&clock_gcc 0x9753a54f>;

   coresight-id = <201>;
   coresight-name = "coresight-pcnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_center>;
   coresight-child-ports = <3>;
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xe6900bb6>,
    <&clock_gcc 0x5d4683bd>;

   coresight-id = <200>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_center>;
   coresight-child-ports = <4>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd61e5721>,
    <&clock_gcc 0x50600f1b>;
  };


  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_snoc_bimc_0: mas-snoc-bimc-0 {
   cell-id = <10007>;
   label = "mas-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_bimc_2: mas-snoc-bimc-2 {
   cell-id = <10045>;
   label = "mas-snoc-bimc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <108>;
  };

  mas_snoc_bimc_1: mas-snoc-bimc-1 {
   cell-id = <10008>;
   label = "mas-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <76>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };


  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <50>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <39>;
  };

  mas_usb_hs1: mas-usb-hs1 {
   cell-id = <87>;
   label = "mas-usb-hs1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <42>;
  };

  mas_xi_usb_hs1: mas-xi-usb-hs1 {
   cell-id = <110>;
   label = "mas-xi-usb-hs1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <138>;
  };

  mas_crypto: mas-crypto {
   cell-id = <55>;
   label = "mas-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_snoc_pcnoc: mas-snoc-pcnoc {
   cell-id = <10041>;
   label = "mas-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_s_7
     &pcnoc_int_2 &pcnoc_int_3>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <77>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&snoc_int_0
     &snoc_int_1 &snoc_int_2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <7>;
  };

  mas_mdp: mas-mdp {
   cell-id = <22>;
   label = "mas-mdp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <8>;
  };

  mas_pcnoc_snoc: mas-pcnoc-snoc {
   cell-id = <10010>;
   label = "mas-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <29>;
   qcom,blacklist = <&slv_snoc_pcnoc>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <8>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <9>;
  };

  mas_vfe0: mas-vfe0 {
   cell-id = <29>;
   label = "mas-vfe0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <11>;
  };

  mas_vfe1: mas-vfe1 {
   cell-id = <109>;
   label = "mas-vfe1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <133>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <115>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
  };


  pcnoc_m_0: pcnoc-m-0 {
   cell-id = <10014>;
   label = "pcnoc-m-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <87>;
   qcom,slv-rpm-id = <116>;
  };

  pcnoc_m_1: pcnoc-m-1 {
   cell-id = <10015>;
   label = "pcnoc-m-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <88>;
   qcom,slv-rpm-id = <117>;
  };

  pcnoc_int_0: pcnoc-int-0 {
   cell-id = <10012>;
   label = "pcnoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pcnoc_snoc
     &pcnoc_s_7 &pcnoc_int_3 &pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <85>;
   qcom,slv-rpm-id = <114>;
  };

  pcnoc_int_1: pcnoc-int-1 {
   cell-id = <10013>;
   label = "pcnoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pcnoc_snoc
    &pcnoc_s_7 &pcnoc_int_3 &pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <86>;
   qcom,slv-rpm-id = <115>;
  };

  pcnoc_int_2: pcnoc-int-2 {
   cell-id = <10049>;
   label = "pcnoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_s_2
    &pcnoc_s_3 &pcnoc_s_6 &pcnoc_s_8>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <124>;
   qcom,slv-rpm-id = <184>;
  };

  pcnoc_int_3: pcnoc-int-3 {
   cell-id = <10050>;
   label = "pcnoc-int-3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = < &pcnoc_s_1 &pcnoc_s_0 &pcnoc_s_4
     &slv_gpu_cfg &slv_tcu >;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <125>;
   qcom,slv-rpm-id = <185>;
  };

  pcnoc_s_0: pcnoc-s-0 {
   cell-id = <10018>;
   label = "pcnoc-s-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_spdm &slv_pdm &slv_prng
    &slv_sdcc_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <89>;
   qcom,slv-rpm-id = <118>;
  };

  pcnoc_s_1: pcnoc-s-1 {
   cell-id = <10019>;
   label = "pcnoc-s-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tcsr>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <90>;
   qcom,slv-rpm-id = <119>;
  };

  pcnoc_s_2: pcnoc-s-2 {
   cell-id = <10020>;
   label = "pcnoc-s-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_snoc_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <91>;
   qcom,slv-rpm-id = <120>;
  };

  pcnoc_s_3: pcnoc-s-3 {
   cell-id = <10021>;
   label = "pcnoc-s-3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_message_ram>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <92>;
   qcom,slv-rpm-id = <121>;
  };

  pcnoc_s_4: pcnoc-s-4 {
   cell-id = <10022>;
   label = "pcnoc-s-4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_camera_ss_cfg
    &slv_disp_ss_cfg &slv_venus_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <93>;
   qcom,slv-rpm-id = <122>;
  };

  pcnoc_s_6: pcnoc-s-6 {
   cell-id = <721>;
   label = "pcnoc-s-6";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tlmm &slv_blsp_1 &slv_blsp_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <94>;
   qcom,slv-rpm-id = <123>;
  };

  pcnoc_s_7: pcnoc-s-7 {
   cell-id = <10048>;
   label = "pcnoc-s-7";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_sdcc_1 &slv_pmic_arb>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <95>;
   qcom,slv-rpm-id = <124>;
  };

  pcnoc_s_8: pcnoc-s-8 {
   cell-id = <10023>;
   label = "pcnoc-s-8";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_usb_hs &slv_crypto_0_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <96>;
   qcom,slv-rpm-id = <125>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <98>;
   qcom,slv-rpm-id = <128>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_lpass
    &slv_wcss &slv_kpss_ahb>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qdss_stm
     &slv_imem &slv_snoc_pcnoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
  };

  snoc_int_2: snoc-int-2 {
   cell-id = <10066>;
   label = "snoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_cats_0 &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <134>;
   qcom,slv-rpm-id = <197>;
  };


  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_spdm:slv-spdm {
   cell-id = <633>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_camera_ss_cfg:slv-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_disp_ss_cfg:slv-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_gpu_cfg:slv-gpu-cfg {
   cell-id = <598>;
   label = "slv-gpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_tlmm:slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_blsp_2:slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_crypto_0_cfg:slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_usb_hs:slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <40>;
  };

  slv_tcu:slv-tcu {
   cell-id = <672>;
   label = "slv-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_pcnoc_snoc:slv-pcnoc-snoc {
   cell-id = <10011>;
   label = "slv-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,connections = <&mas_pcnoc_snoc>;
   qcom,slv-rpm-id = <45>;
  };

  slv_kpss_ahb:slv-kpss-ahb {
   cell-id = <673>;
   label = "slv-kpss-ahb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_wcss:slv-wcss {
   cell-id = <584>;
   label = "slv-wcss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <23>;
  };

  slv_snoc_bimc_0:slv-snoc-bimc-0 {
   cell-id = <10025>;
   label = "slv-snoc-bimc-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_0>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_bimc_1:slv-snoc-bimc-1 {
   cell-id = <10026>;
   label = "slv-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_1>;
   qcom,slv-rpm-id = <104>;
  };

  slv_snoc_bimc_2:slv-snoc-bimc-2 {
   cell-id = <10046>;
   label = "slv-snoc-bimc-2";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_2>;
   qcom,slv-rpm-id = <137>;
  };

  slv_imem:slv-imem {
   cell-id = <585>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_snoc_pcnoc:slv-snoc-pcnoc {
   cell-id = <10042>;
   label = "slv-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pcnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_cats_0:slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,slv-rpm-id = <106>;
  };

  slv_cats_1:slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
  };

  slv_lpass:slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x96854074>;

  qcom,bw-upstep = <400>;
  qcom,bw-dwnstep = <3640>;
  qcom,max-vote = <3640>;
  qcom,up-step-multp = <1>;
  qcom,spdm-interval = <50>;

  qcom,ports = <11>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <520000 720000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <5000 5000 5000 5000 5000 5000>;

  qcom,cci-response-time-us = <5000 5000 5000 5000 5000 5000>;
  qcom,max-cci-freq = <500000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 151 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-smp2p.dtsi" 1
# 12 "../arch/arm64/boot/dts/qcom/msm8937-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@0xb011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss@0xb011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 qcom,smp2p-adsp@0xb011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 291 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 152 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-pm.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8937-pm.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/pm.h" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-pm.dtsi" 2

&soc {
 qcom,spm@b1d2000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb1d2000 0x1000>;
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3
    &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk",
    "cpu2_clk", "cpu3_clk", "cpu4_clk",
    "cpu5_clk", "cpu6_clk", "cpu7_clk";
  clocks = <&clock_cpu 0x96854074>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xc69f0878>,
    <&clock_cpu 0xc69f0878>,
    <&clock_cpu 0xc69f0878>,
    <&clock_cpu 0xc69f0878>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,default-level=<0>;
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-active";
    qcom,psci-mode = <0>;
    qcom,latency-us = <415>;
    qcom,ss-power = <405>;
    qcom,energy-overhead = <558549>;
    qcom,time-overhead = <980>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-wfi";
    qcom,psci-mode = <1>;
    qcom,latency-us = <475>;
    qcom,ss-power = <346>;
    qcom,energy-overhead = <718929>;
    qcom,time-overhead = <1050>;
    qcom,min-child-idx = <1>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "system-ret";
    qcom,psci-mode = <2>;
    qcom,latency-us = <900>;
    qcom,ss-power = <320>;
    qcom,energy-overhead = <918687>;
    qcom,time-overhead = <1250>;
    qcom,min-child-idx = <1>;
    qcom,reset-level = <1>;
   };

   qcom,pm-cluster-level@3{
    reg = <3>;
    label = "system-pc";
    qcom,psci-mode = <3>;
    qcom,latency-us = <10782>;
    qcom,ss-power = <306>;
    qcom,energy-overhead = <1060040>;
    qcom,time-overhead = <1426>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
    qcom,is-reset;
    qcom,reset-level = <3>;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <210>;
     qcom,ss-power = <472>;
     qcom,energy-overhead = <233383>;
     qcom,time-overhead = <326>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "perf-l2-gdhs";
     qcom,psci-mode = <4>;
     qcom,latency-us = <267>;
     qcom,ss-power = <435>;
     qcom,energy-overhead = <388012>;
     qcom,time-overhead = <627>;
     qcom,min-child-idx = <1>;
     qcom,reset-level = <2>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "perf-l2-pc";
     qcom,psci-mode = <5>;
     qcom,latency-us = <305>;
     qcom,ss-power = <405>;
     qcom,energy-overhead = <564794>;
     qcom,time-overhead = <879>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
     qcom,reset-level = <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,psci-cpu-mode = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <1>;
      qcom,ss-power = <530>;
      qcom,energy-overhead = <62806>;
      qcom,time-overhead = <67>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,psci-cpu-mode = <3>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <190>;
      qcom,ss-power = <472>;
      qcom,energy-overhead = <233383>;
      qcom,time-overhead = <326>;
      qcom,use-broadcast-timer;
      qcom,is-reset;
      qcom,reset-level =
       <3>;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <221>;
     qcom,ss-power = <460>;
     qcom,energy-overhead = <219499>;
     qcom,time-overhead = <400>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "pwr-l2-gdhs";
     qcom,psci-mode = <4>;
     qcom,latency-us = <337>;
     qcom,ss-power = <433>;
     qcom,energy-overhead = <372429>;
     qcom,time-overhead = <717>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <2>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "pwr-l2-pc";
     qcom,psci-mode = <5>;
     qcom,latency-us = <415>;
     qcom,ss-power = <405>;
     qcom,energy-overhead = <558549>;
     qcom,time-overhead = <980>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
     qcom,reset-level =
      <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,psci-cpu-mode = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <1>;
      qcom,ss-power = <540>;
      qcom,energy-overhead = <93024>;
      qcom,time-overhead = <57>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,psci-cpu-mode = <3>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <221>;
      qcom,ss-power = <460>;
      qcom,energy-overhead = <219499>;
      qcom,time-overhead = <400>;
      qcom,use-broadcast-timer;
      qcom,is-reset;
      qcom,reset-level =
       <3>;
     };
    };
   };
  };
 };

 qcom,mpm@601d0 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d0 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_gcc 0x2be48257>;
  clock-names = "xo";
  qcom,ipc-bit-offset = <1>;
  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <49 172>,
   <58 166>,
   <53 104>,
   <62 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 69>,
   <0xff 73>,
   <0xff 74>,
   <0xff 75>,
   <0xff 76>,
   <0xff 78>,
   <0xff 79>,
   <0xff 85>,
   <0xff 86>,
   <0xff 90>,
   <0xff 92>,
   <0xff 93>,
   <0xff 97>,
   <0xff 102>,
   <0xff 108>,
   <0xff 109>,
   <0xff 112>,
   <0xff 114>,
   <0xff 126>,
   <0xff 128>,
   <0xff 129>,
   <0xff 131>,
   <0xff 136>,
   <0xff 137>,
   <0xff 138>,
   <0xff 140>,
   <0xff 141>,
   <0xff 142>,
   <0xff 143>,
   <0xff 144>,
   <0xff 145>,
   <0xff 146>,
   <0xff 147>,
   <0xff 148>,
   <0xff 149>,
   <0xff 150>,
   <0xff 151>,
   <0xff 152>,
   <0xff 153>,
   <0xff 155>,
   <0xff 157>,
   <0xff 167>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 215>,
   <0xff 224>,
   <0xff 231>,
   <0xff 239>,
   <0xff 240>,
   <0xff 253>,
   <0xff 257>,
   <0xff 260>,
   <0xff 262>,
   <0xff 269>,
   <0xff 270>,
   <0xff 271>,
   <0xff 272>,
   <0xff 273>,
   <0xff 274>,
   <0xff 275>,
   <0xff 276>,
   <0xff 277>,
   <0xff 285>,
   <0xff 286>,
   <0xff 287>,
   <0xff 321>,
   <0xff 322>,
   <0xff 323>,
   <0xff 325>,
   <0xff 344>;

  qcom,gpio-parent = <&tlmm>;
  qcom,gpio-map = <3 38 >,
   <4 1 >,
   <5 5 >,
   <6 9 >,
   <8 37>,
   <9 36>,
   <10 13>,
   <11 35>,
   <12 17>,
   <13 21>,
   <14 54>,
   <15 34>,
   <16 31>,
   <17 58>,
   <18 28>,
   <19 42>,
   <20 25>,
   <21 12>,
   <22 43>,
   <23 44>,
   <24 45>,
   <25 46>,
   <26 48>,
   <27 65>,
   <28 93>,
   <29 97>,
   <30 63>,
   <31 70>,
   <32 71>,
   <33 72>,
   <34 81>,
   <35 126>,
   <36 90>,
   <37 128>,
   <38 91>,
   <39 41>,
   <40 127>,
   <41 86>,
   <50 67>,
   <51 73>,
   <52 74>,
   <53 62>,
   <54 124>,
   <55 61>,
   <56 130>,
   <57 59>,
   <59 50>;
 };

 qcom,cpu-sleep-status {
  compatible = "qcom,cpu-sleep-status";
 };

 qcom,rpm-log@29dc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29dc00 0x4000>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@29dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>,
        <0x290014 0x4>,
        <0x29001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr",
      "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x5000>;
  qcom,masters = "APSS", "MPSS", "PRONTO", "TZ", "LPASS";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
};
# 153 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-iommu-domains.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8937-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";




  venus_domain_ns: qcom,iommu-domain2 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };


  venus_domain_sec_bitstream: qcom,iommu-domain3 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };


  venus_domain_sec_pixel: qcom,iommu-domain4 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };


  venus_domain_sec_non_pixel: qcom,iommu-domain5 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };
 };
};
# 154 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-vidc.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8937-vidc.dtsi"
&soc {
 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  qcom,hfi-version = "3xx";
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,slave-side-cp;
  qcom,dcvs-tbl =
   <108000 108000 244800 0x00000004>,
   <108000 108000 244800 0x0f00000c>;
  qcom,dcvs-limit =
   <8160 30>,
   <8160 30>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xe0020 0x05555556>,
   <0xe0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,qdss-presets = <0x826000 0x1000>,
   <0x827000 0x1000>,
   <0x822000 0x1000>,
   <0x803000 0x1000>,
   <0x9180000 0x1000>,
   <0x9181000 0x1000>;
  qcom,max-hw-load = <352800>;
  qcom,firmware-name = "venus";
  qcom,allowed-clock-rates = <360000000 320000000
   308570000 240000000 166150000>;
  qcom,clock-freq-tbl {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,cycles-per-mb = <2316>;
    qcom,low-power-mode-factor = <32768>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xf3ffffff>;
    qcom,cycles-per-mb = <788>;
   };
   qcom,profile-hevcdec {
    qcom,codec-mask = <0x0c000000>;
    qcom,cycles-per-mb = <1015>;
   };
  };
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-buffer-types = <0xfff>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_bitstream>;
    qcom,vidc-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_pixel>;
    qcom,vidc-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_non_pixel>;
    qcom,vidc-buffer-types = <0x480>;
   };
  };
  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "venus-ddr-gov";
   qcom,bus-range-kbps = <1000 917000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };
 };

 venus-ddr-gov {
  compatible = "qcom,msm-vidc,governor,table";
  name = "venus-ddr-gov";
  status = "ok";
  qcom,bus-freq-table {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,load-busfreq-tbl =
     <244800 841000>,
     <216000 740000>,
     <194400 680000>,
     <144000 496000>,
     <108000 370000>,
     <97200 340000>,
     <48600 170000>,
     <72000 248000>,
     <36000 124000>,
     <18000 70000>,
     <9000 35000>,
     <0 0>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xffffffff>;
    qcom,load-busfreq-tbl =
     <244800 605000>,
     <216000 540000>,
     <194400 484000>,
     <144000 360000>,
     <108000 270000>,
     <97200 242000>,
     <48600 121000>,
     <72000 180000>,
     <36000 90000>,
     <18000 45000>,
     <0 0>;
   };
  };
 };
};
# 155 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
        <0x0b002000 0x1000>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xff08>,
        <1 3 0xff08>,
        <1 4 0xff08>,
        <1 1 0xff08>;
  clock-frequency = <19200000>;
 };

 timer@b120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb120000 0x1000>;
  clock-frequency = <19200000>;

  frame@b121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb121000 0x1000>,
         <0xb122000 0x1000>;
  };

  frame@b123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb123000 0x1000>;
   status = "disabled";
  };

  frame@b124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb124000 0x1000>;
   status = "disabled";
  };

  frame@b125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb125000 0x1000>;
   status = "disabled";
  };

  frame@b126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb126000 0x1000>;
   status = "disabled";
  };

  frame@b127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb127000 0x1000>;
   status = "disabled";
  };

  frame@b128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb128000 0x1000>;
   status = "disabled";
  };
 };

 qcom,rmtfs_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00180000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
   <0x193d100 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 0xff00>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,pipe-attr-ee;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8937-tsens";
  reg = <0x4a8000 0x2000>,
        <0xa4000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <11>;
  qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200 3200
        3200 3200>;
  qcom,sensor-id = <0 1 2 3 4 5 6 7 8 9 10>;
  qcom,valid-status-check;
  qcom,temp1-offset = <1 (-9) (-6) (-4) 0 (-3) (-2) 0 2 (-2)
         (-3)>;
  qcom,temp2-offset = <0 10 (-1) 5 (-2) (-9) (-13) 1 1 0 2>;
 };

 slim_msm: slim@c140000{
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xc140000 0x2c000>,
        <0xc104000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 180 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x600000>;
  qcom,ea-pc = <0x230>;
  status = "disabled";
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information-0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
  };

  sensor_information1: qcom,sensor-information-1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
  };

  sensor_information2: qcom,sensor-information-2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,alias-name = "pop_mem";
  };

  sensor_information3: qcom,sensor-information-3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
  };

  sensor_information4: qcom,sensor-information-4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
   qcom,alias-name = "L2_cache_1";
  };

  sensor_information5: qcom,sensor-information-5 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor5";
  };

  sensor_information6: qcom,sensor-information-6 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor6";
  };

  sensor_information7: qcom,sensor-information-7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
  };

  sensor_information8: qcom,sensor-information-8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor8";
  };

  sensor_information9: qcom,sensor-information-9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
  };

  sensor_information10: qcom,sensor-information-10 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor10";
   qcom,alias-name = "gpu";
  };

  sensor_information11: qcom,sensor-information-11 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };

  sensor_information12: qcom,sensor-information-12 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm1";
  };

  sensor_information13: qcom,sensor-information-13 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm";
  };

  sensor_information14: qcom,sensor-information-14 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm_buf";
  };

  sensor_information15: qcom,sensor-information-15 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "case_therm";
  };

  sensor_information16: qcom,sensor-information-16 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8937_tz";
   qcom,scaling-factor = <1000>;
  };
 };

 mitigation_profile0: qcom,limit_info-0 {
  qcom,temperature-sensor = <&sensor_information5>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile1: qcom,limit_info-1 {
  qcom,temperature-sensor = <&sensor_information6>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile2: qcom,limit_info-2 {
  qcom,temperature-sensor = <&sensor_information7>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile3: qcom,limit_info-3 {
  qcom,temperature-sensor = <&sensor_information8>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile4: qcom,limit_info-4 {
  qcom,temperature-sensor = <&sensor_information9>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <5>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <15>;
  qcom,freq-mitigation-temp = <105>;
  qcom,freq-mitigation-temp-hysteresis = <15>;
  qcom,freq-mitigation-value = <400000>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,synchronous-cluster-map = <1 4 &CPU0 &CPU1 &CPU2 &CPU3>,
      <0 4 &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,disable-cx-phase-ctrl;
  qcom,disable-gfx-phase-ctrl;
  qcom,disable-vdd-mx;
  qcom,disable-psm;
  qcom,disable-ocr;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8937_s2_floor_level>;

  qcom,vdd-dig-rstr {
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <320
     384
     384>;
   qcom,min-level = <16>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr {
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <900000>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-freq-control-list = <&CPU0 &CPU1 &CPU2 &CPU3
      &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,bcl-hotplug-list = <&CPU2 &CPU3>;
  qcom,bcl-soc-hotplug-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,ibat-monitor {
   qcom,low-threshold-uamp = <3400000>;
   qcom,high-threshold-uamp = <4200000>;
   qcom,mitigation-freq-khz = <998400>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3200000>;
   qcom,soc-low-threshold = <10>;
   qcom,thermal-handle = <&msm_thermal_freq>;
  };
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
  <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 dma_blsp1: qcom,sps-dma@7884000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7884000 0x1f000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <10>;
 };

 dma_blsp2: qcom,sps-dma@7ac4000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7ac4000 0x1f000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <10>;
 };

 i2c_2: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b6000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";

  pericom-type-c@1d {
   compatible = "pericom,usb-type-c";
   reg = <0x1d>;
   vdd_io-supply = <&pm8937_l5>;
   interrupt-parent = <&tlmm>;
   interrupts = <97 2>;
   pericom,enb-gpio = <&tlmm 131 0x1>;
   pinctrl-names = "default";
   pinctrl-0 = <&usbc_int_default>;
  };


  adv7533@39 {
   compatible = "adv7533";
   reg = <0x39>;
   instance_id = <0>;
   adi,video-mode = <3>;
   adi,main-addr = <0x39>;
   adi,cec-dsi-addr = <0x3C>;
   adi,enable-audio;
   pinctrl-names = "pmx_adv7533_active",
      "pmx_adv7533_suspend";
   pinctrl-0 = <&adv7533_int_active>;
   pinctrl-1 = <&adv7533_int_suspend>;
   adi,irq-gpio = <&tlmm 126 0x2002>;
   hpd-5v-en-supply = <&adv_vreg>;
   qcom,supply-names = "hpd-5v-en";
   qcom,min-voltage-level = <0>;
   qcom,max-voltage-level = <0>;
   qcom,enable-load = <0>;
   qcom,disable-load = <0>;
  };
 };

 i2c_3: i2c@78b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x9e25ac82>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2c_5: i2c@7af5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x7af5000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 299 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x9ace11dd>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <84>;
  dmas = <&dma_blsp2 4 64 0x20000020 0x20>,
   <&dma_blsp2 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 spi_3: spi@78b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78b7000 0x600>,
   <0x7884000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi3_default &spi3_cs0_active>;
  pinctrl-1 = <&spi3_sleep &spi3_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xfb978880>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
  status = "disabled";
 };

 clock_gcc: qcom,gcc@1800000 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "qcom,gcc-8937";
  reg = <0x1800000 0x80000>,
   <0xb016000 0x00040>,
   <0xb116000 0x00040>,
   <0x00a6018 0x00004>;
  reg-names = "cc_base", "apcs_c1_base",
   "apcs_c0_base", "efuse";
  vdd_dig-supply = <&pm8937_s2_level>;
  vdd_sr2_dig-supply = <&pm8937_s2_level_ao>;
  vdd_sr2_pll-supply = <&pm8937_l7_ao>;
  vdd_hf_dig-supply = <&pm8937_s2_level_ao>;
  vdd_hf_pll-supply = <&pm8937_l7_ao>;
  #clock-cells = <1>;
  ranges;
  qcom,spm@0 {
   compatible = "qcom,gcc-spm-8937";
   reg = <0x0b111200 0x100>,
         <0x0b011200 0x100>;
   reg-names = "spm_c0_base", "spm_c1_base";
  };
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8937";
  reg = <0x1874000 0x4>,
        <0xb11101c 0x8>;
  reg-names = "cc_base", "meas";
  #clock-cells = <1>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1800000 {
  compatible = "qcom,gcc-mdss-8937";
  clocks = <&mdss_dsi0_pll 0x5767c287>,
    <&mdss_dsi0_pll 0x44539836>,
    <&mdss_dsi1_pll 0xce233fcf>,
    <&mdss_dsi1_pll 0x73e88d02>;
  clock-names = "pixel_src", "byte_src", "pclk1_src",
    "byte1_src";
  #clock-cells = <1>;
 };

 clock_cpu: qcom,cpu-clock-8939@b111050 {
  compatible = "qcom,cpu-clock-8939";
  reg = <0xb011050 0x8>,
   <0xb111050 0x8>,
   <0xb1d1050 0x8>,
   <0x00a412c 0x8>;
  reg-names = "apcs-c1-rcg-base", "apcs-c0-rcg-base",
       "apcs-cci-rcg-base", "efuse";
  vdd-c0-supply = <&apc_vreg_corner>;
  vdd-c1-supply = <&apc_vreg_corner>;
  vdd-cci-supply = <&apc_vreg_corner>;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xf761da94>,
    <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xfbc57bbd>,
    <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0x6b2fb034>;
  clock-names = "clk-c0-4", "clk-c0-5",
    "clk-c1-4", "clk-c1-5",
    "clk-cci-4", "clk-cci-2";
  qcom,speed0-bin-v0-c0 =
   < 0 0>,
   < 768000000 1>,
   < 902400000 2>,
   < 998400000 4>,
   < 1094400000 6>;

  qcom,speed0-bin-v0-c1 =
   < 0 0>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1248000000 4>,
   < 1344000000 5>,
   < 1401000000 6>;

  qcom,speed0-bin-v0-cci =
   < 0 0>,
   < 400000000 1>,
   < 533333333 3>;

  qcom,speed1-bin-v0-c0 =
   < 0 0>,
   < 768000000 1>,
   < 902400000 2>,
   < 998400000 4>,
   < 1094400000 6>,
   < 1209600000 7>;

  qcom,speed1-bin-v0-c1 =
   < 0 0>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1248000000 4>,
   < 1344000000 5>,
   < 1401000000 6>,
   < 1497600000 7>;

  qcom,speed1-bin-v0-cci =
   < 0 0>,
   < 400000000 1>,
   < 533333333 3>;

  qcom,speed2-bin-v0-c0 =
   < 0 0>,
   < 768000000 1>,
   < 902400000 2>,
   < 998400000 3>;

  qcom,speed2-bin-v0-c1 =
   < 0 0>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1209600000 3>;

  qcom,speed2-bin-v0-cci =
   < 0 0>,
   < 400000000 1>,
   < 533333333 3>;
  #clock-cells = <1>;
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk", "cpu4_clk", "cpu5_clk",
    "cpu6_clk", "cpu7_clk";
  clocks = <&clock_cpu 0x96854074>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xc69f0878>,
    <&clock_cpu 0xc69f0878>,
    <&clock_cpu 0xc69f0878>,
    <&clock_cpu 0xc69f0878>;

  qcom,governor-per-policy;

  qcom,cpufreq-table-0 =
    < 960000 >,
    < 1094400 >,
    < 1209600 >,
    < 1248000 >,
    < 1344000 >,
    < 1401000 >,
    < 1497600 >;

  qcom,cpufreq-table-4 =
    < 768000 >,
    < 902400 >,
    < 998400 >,
    < 1094400 >,
    < 1209600 >;
 };

 cci_cache: qcom,cci {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpu 0x96854074>;
  governor = "cpufreq";
  freq-tbl-khz =
   < 400000 >,
   < 533333 >;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 4101 >,
   < 4248 >,
   < 5053 >,
   < 5712 >,
   < 6152 >,
   < 7031 >;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon2";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 4101 >,
   < 4248 >,
   < 5053 >,
   < 5712 >,
   < 6152 >,
   < 7031 >;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
  target-dev = <&cpubw>;
  cpu-to-dev-map-0 =
   < 998400 2929 >,
   < 1094400 5053 >,
   < 1248000 5712 >,
   < 1344000 7031 >,
   < 1497600 7031 >;
  cpu-to-dev-map-4 =
   < 806400 2929 >,
   < 902400 5053 >,
   < 998400 6152 >,
   < 1209600 7031 >;
  };

  cci-cpufreq {
  target-dev = <&cci_cache>;
  cpu-to-dev-map-0 =
   < 998400 400000 >,
   < 1094400 400000 >,
   < 1248000 533333 >,
   < 1344000 533333 >,
   < 1497600 533333 >;
  cpu-to-dev-map-4 =
   < 806400 400000 >,
   < 902400 400000 >,
   < 998400 533333 >,
   < 1209600 533333 >;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map-0 =
    < 1094400 2929 >,
    < 1497600 4248 >;
   cpu-to-dev-map-4 =
    < 998400 2929 >,
    < 1209600 4248 >;
  };
 };

 blsp2_uart1: uart@7aef000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x7aef000 0x200>,
   <0x7ac4000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart1>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 306 0
    1 &intc 0 239 0
    2 &tlmm 17 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xfd>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x8c3512ff>,
    <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart1_sleep>;
  pinctrl-1 = <&blsp2_uart1_active>;
  qcom,msm-bus,name = "blsp2_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <84 512 0 0>,
    <84 512 500 800>;
  status = "disabled";
 };

 dcc: dcc@b3000 {
  compatible = "qcom,dcc";
  reg = <0xb3000 0x1000>,
        <0xb4000 0x2000>;
  reg-names = "dcc-base", "dcc-ram-base";

  clocks = <&clock_gcc 0xd1000c50>;
  clock-names = "dcc_clk";

  qcom,save-reg;
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0xb011008 0x4>,
   <0x60000 0x8000>,
   <0x193d000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
    "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 289 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 290 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,wcnss-wlan@0a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
        <0xb011008 0x04>,
        <0x0a21b000 0x3000>,
        <0x03204000 0x00000100>,
        <0x03200800 0x00000200>,
        <0x0a100400 0x00000200>,
        <0x0a205050 0x00000200>,
        <0x0a219000 0x00000020>,
        <0x0a080488 0x00000008>,
        <0x0a080fb0 0x00000008>,
        <0x0a08040c 0x00000008>,
        <0x0a0120a8 0x00000008>,
        <0x0a012448 0x00000008>,
        <0x0a080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8937_l3_level_ao>;
  qcom,pronto-vddcx-supply = <&pm8937_s2_level>;
  qcom,pronto-vddpx-supply = <&pm8937_l5>;
  qcom,iris-vddxo-supply = <&pm8937_l7>;
  qcom,iris-vddrfa-supply = <&pm8937_l19>;
  qcom,iris-vddpa-supply = <&pm8937_l9>;
  qcom,iris-vdddig-supply = <&pm8937_l5>;

  qcom,iris-vddxo-voltage-level = <1800000 0 1800000>;
  qcom,iris-vddrfa-voltage-level = <1300000 0 1300000>;
  qcom,iris-vddpa-voltage-level = <3300000 0 3300000>;
  qcom,iris-vdddig-voltage-level = <1800000 0 1800000>;

  qcom,vddmx-voltage-level = <384
     0
     384>;
  qcom,vddcx-voltage-level = <256
     0
     512>;
  qcom,vddpx-voltage-level = <1800000 0 1800000>;

  qcom,iris-vddxo-current = <10000>;
  qcom,iris-vddrfa-current = <100000>;
  qcom,iris-vddpa-current = <515000>;
  qcom,iris-vdddig-current = <10000>;

  qcom,pronto-vddmx-current = <0>;
  qcom,pronto-vddcx-current = <0>;
  qcom,pronto-vddpx-current = <0>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
    "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&tlmm 76 0>, <&tlmm 77 0>, <&tlmm 78 0>,
   <&tlmm 79 0>, <&tlmm 80 0>;

  clocks = <&clock_gcc 0x0116b76f>,
    <&clock_gcc 0x24a30992>,
    <&clock_debug 0x917968c2>,
    <&clock_gcc 0x709f430b>,
    <&clock_gcc 0xd3949ebc>;

  clock-names = "xo", "rf_clk", "measure", "wcnss_debug",
    "snoc_wcnss";

  qcom,snoc-wcnss-clock-freq = <200000000>;

  qcom,has-autodetect-xo;
  qcom,is-pronto-v3;
  qcom,has-pronto-hw;
  qcom,has-vsys-adc-channel;
  qcom,wcnss-adc_tm = <&pm8937_adc_tm>;
 };

 usb_otg: usb@78db000 {
  compatible = "qcom,hsusb-otg";
  reg = <0x78db000 0x400>, <0x6c000 0x200>;
  reg-names = "core", "phy_csr";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 134 0>,<0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8937_l2>;
  HSUSB_1p8-supply = <&pm8937_l7>;
  HSUSB_3p3-supply = <&pm8937_l13>;
  qcom,vdd-voltage-level = <0 1200000 1200000>;
  vbus_otg-supply = <&smbcharger_charger_otg>;

  qcom,hsusb-otg-phy-type = <3>;
  qcom,hsusb-otg-mode = <3>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,dp-manual-pullup;
  qcom,hsusb-otg-mpm-dpsehv-int = <49>;
  qcom,hsusb-otg-mpm-dmsehv-int = <58>;
  qcom,phy-dvdd-always-on;
  qcom,boost-sysclk-with-streaming;
  qcom,axi-prefetch-enable;
  qcom,enable-sdp-typec-current-limit;
  qcom,hsusb-otg-delay-lpm;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 80000 0>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_gcc 0xea410834>,
    <&clock_gcc 0x34b7821b>,
    <&clock_gcc 0x11d6a74e>,
    <&clock_gcc 0x996884d5>,
    <&clock_gcc 0x0047179d>,
    <&clock_gcc 0xe13808fd>,
    <&clock_gcc 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "phy_reset_clk", "phy_por_clk", "phy_csr_clk",
    "xo";
  qcom,bus-clk-rate = <748800000 200000000 100000000>;
  qcom,max-nominal-sysclk-rate = <133330000>;

  qcom,usbbam@78c4000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x78c4000 0x17000>;
   interrupt-parent = <&intc>;
   interrupts = <0 135 0>;

   qcom,bam-type = <1>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,usb-bam-fifo-baseaddr = <0x08605000>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,reset-bam-on-disconnect;

   qcom,pipe0 {
    label = "hsusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6044000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0xe00>;
    qcom,descriptor-fifo-offset = <0xe00>;
    qcom,descriptor-fifo-size = <0x200>;
   };
  };
 };

 android_usb: android_usb@86000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,pm-qos-latency = <2 1001 12701>;
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
  status = "okay";
 };

 qcom,chd {
  compatible = "qcom,core-hang-detect";
  qcom,threshold-arr = <0xb088094 0xb098094 0xb0a8094
   0xb0b8094 0xb188094 0xb198094 0xb1a8094 0xb1a8094>;
  qcom,config-arr = <0xb08809c 0xb09809c 0xb0a809c
   0xb0b809c 0xb18809c 0xb19809c 0xb1a809c 0xb1b809c>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload_type@18 {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x18 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };
 };

 jtag_fuse: jtagfuse@a601c {
  compatible = "qcom,jtag-fuse-v2";
  reg = <0xa601c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@61bc000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bc000 0x1000>,
        <0x61b0000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm1: jtagmm@61bd000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bd000 0x1000>,
        <0x61b2000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm2: jtagmm@61be000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61be000 0x1000>,
        <0x61b4000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm3: jtagmm@61bf000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bf000 0x1000>,
        <0x61b6000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm4: jtagmm@619c000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619c000 0x1000>,
        <0x6190000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm5: jtagmm@619d000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619d000 0x1000>,
        <0x6192000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm6: jtagmm@619e000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619e000 0x1000>,
        <0x6194000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm7: jtagmm@619f000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619f000 0x1000>,
        <0x6196000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 qcom_rng: qrng@e3000 {
  compatible = "qcom,msm-rng";
  reg = <0xe3000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 618 0 0>,
    <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
 };

 qcom_tzlog: tz-log@08600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x2000>;
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-hmac-algo;
  qcom,use-sw-aead-algo;
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_seecom: qseecom@85b00000 {
  compatible = "qcom,qseecom";
  reg = <0x85b00000 0x800000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,appsbl-qseecom-support;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 0 0>,
   <55 512 120000 1200000>,
   <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 qcom,adsprpc_domains {
  compatible = "qcom,msm-fastrpc-legacy-compute-cb";
  qcom,msm_fastrpc_compute_cb {
   qcom,adsp-shared-phandle = <&adsp_shared>;
   qcom,adsp-shared-sids =
     <0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
   qcom,virtual-addr-pool = <0x80000000 0x7FFFFFFF>;
  };
 };

 bam_dmux: qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 162 1>;
  qcom,rx-ring-size = <32>;
  qcom,max-rx-mtu = <4096>;
  qcom,fast-shutdown;
  qcom,no-cpu-affinity;
 };

 sdcc1_ice: sdcc1ice@7803000 {
  compatible = "qcom,ice";
  reg = <0x7803000 0x8000>;
  interrupt-names = "sdcc_ice_nonsec_level_irq",
      "sdcc_ice_sec_level_irq";
  interrupts = <0 312 0>, <0 313 0>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 0xfd6a4301>,
    <&clock_gcc 0x0fd5680a>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x691e0caa>;
  qcom,op-freq-hz = <200000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <78 512 0 0>,
   <78 512 1000 0>;
  qcom,bus-vector-names = "MIN", "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@7824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7824900 0x500>, <0x7824000 0x800>, <0x7824e00 0x200>;
  reg-names = "hc_mem", "core_mem", "cmdq_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  sdhc-msm-crypto = <&sdcc1_ice>;
  qcom,bus-width = <8>;
  qcom,large-address-bus;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <2 200>;

  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cmdq-latency-us = <2 200>, <2 200>;

  qcom,pm-qos-legacy-latency-us = <2 200>, <2 200>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1046 3200>,
   <78 512 52286 160000>,
   <78 512 65360 200000>,
   <78 512 130718 400000>,
   <78 512 130718 400000>,
   <78 512 261438 800000>,
   <78 512 261438 800000>,
   <78 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000
   50000000 100000000 200000000 400000000 4294967295>;

  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x0fd5680a>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";
  qcom,ice-clk-rates = <200000000 100000000>;

  qcom,scaling-lower-bus-speed-mode = "DDR52";
  status = "disabled";
 };

 sdhc_2: sdhci@7864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7864900 0x500>, <0x7864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <2 200>;

  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-legacy-latency-us = <2 200>, <2 200>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
   <81 512 1046 3200>,
   <81 512 52286 160000>,
   <81 512 65360 200000>,
   <81 512 130718 400000>,
   <81 512 261438 800000>,
   <81 512 261438 800000>,
   <81 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 4294967295>;

  qcom,devfreq,freq-table = <50000000 200000000>;
  clocks = <&clock_gcc 0x23d5727f>,
   <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  status = "disabled";
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x800000>,
   <0x2c00000 0x800000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-max-peripherals = <256>;
  qcom,pmic-arb-max-periph-interrupts = <256>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 qcom,inrush-current {
  compatible = "qcom,msm-inrush-current-mitigation";
  qcom,dependent-subsystems = "modem", "adsp";
  vdd-supply = <&gdsc_mdss>;
 };

 pil_mss: qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x04080000 0x100>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>,
        <0x04020000 0x040>,
        <0x01871000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
     "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8937_s1>;
  vdd_cx-supply = <&pm8937_s2_level>;
  vdd_cx-voltage = <384>;
  vdd_mx-supply = <&pm8937_l3_level_ao>;
  vdd_mx-uV = <384>;
  vdd_pll-supply = <&pm8937_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_gcc 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,pas-id = <5>;
  qcom,pil-mss-memsetup;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,override-acc-1 = <0x80800000>;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,qdsp6v56-1-8-inrush-current;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  memory-region = <&modem_mem>;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <1>;
   label = "modem";
  };
 };

 qcom,lpass@c200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xc200000 0x00100>;
  interrupts = <0 293 1>;

  vdd_cx-supply = <&pm8937_s2_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_gcc 0xb72aa4c9>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;
  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  memory-region = <&adsp_fw_mem>;
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8937_l7>;
  proxy-reg-names = "vdd_pronto_pll";
  vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_gcc 0x89dae6d0>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src = <80000000>;

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  memory-region = <&wcnss_fw_mem>;
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk", "bus_clk",
    "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";

  qcom,proxy-clock-names = "core_clk", "iface_clk",
      "bus_clk", "scm_core_clk",
      "scm_iface_clk", "scm_bus_clk",
      "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&venus_mem>;
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };

};

# 1 "../arch/arm64/boot/dts/qcom/msm-pm8937-rpm-regulator.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-pm8937-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 1974 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-regulator.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  status = "okay";
  pm8937_s1: regulator-s1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8937_s2_level: regulator-s2-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-level;
  };

  pm8937_s2_floor_level: regulator-s2-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm8937_s2_level_ao: regulator-s2-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8937_s3: regulator-s3 {
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1300000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8937_s4: regulator-s4 {
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8937_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa3 {
  status = "okay";
  pm8937_l3_level_ao: regulator-l3-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8937_l3_level_so: regulator-l3-level-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l3_level_so";
   qcom,set = <2>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,init-voltage-level =
    <16>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8937_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8937_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8937_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8937_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8937_l8: regulator-l8 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8937_l9: regulator-l9 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8937_l10: regulator-l10 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8937_l11: regulator-l11 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8937_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8937_l13: regulator-l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8937_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8937_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8937_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8937_l17: regulator-l17 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8937_l19: regulator-l19 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1350000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8937_l22: regulator-l22 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8937_l23: regulator-l23 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };
};


&spmi_bus {
 qcom,pm8937@1 {

  pm8937_s5: spm-regulator@2000 {
   compatible = "qcom,spm-regulator";
   reg = <0x2000 0x100>;
   regulator-name = "pm8937_s5";
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1350000>;
  };
 };
};

&soc {
 mem_acc_vreg_corner: regulator@01946004 {
  compatible = "qcom,mem-acc-regulator";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-reg-addr-list =
   <0x01942138 0x01942130 0x01942120
    0x01942124 0x01946000 0x01946004>;

  qcom,acc-init-reg-config = <1 0xff>, <2 0x5555>, <6 0x55>;

  qcom,num-acc-corners = <3>;
  qcom,boot-acc-corner = <2>;
  qcom,corner1-reg-config =

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 5 0x2020202>,
   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 5 0x2020202>,
   < 3 0x0>, < 4 0x0>, < 5 0x0>;

  qcom,corner2-reg-config =

   < 3 0x30c30c3>, < 4 0x30c3>, < 5 0x6060606>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x0>, < 4 0x0>, < 5 0x0>;

  qcom,corner3-reg-config =

   < 3 0x1041041>, < 4 0x1041>, < 5 0x2020202>,
   < 3 0x30c30c3>, < 4 0x30c3>, < 5 0x6060606>,

   < 3 0x1041041>, < 4 0x1041>, < 5 0x2020202>,
   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0xa4000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;

  qcom,cpr-fuse-corners = <3>;
  qcom,cpr-voltage-ceiling = <1155000 1225000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1090000>;
  vdd-apc-supply = <&pm8937_s5>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <10>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <67 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <60 57 54>;
  qcom,cpr-init-voltage-ref = <1155000 1225000 1350000>;
  qcom,cpr-fuse-init-voltage =
     <67 36 6 0>,
     <67 18 6 0>,
     <67 0 6 0>;
  qcom,cpr-fuse-quot-offset =
     <71 26 6 0>,
     <71 20 6 0>,
     <70 54 7 0>;
  qcom,cpr-fuse-quot-offset-scale = <5 5 5>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-corner-map = <1 2 3 3 3 3 3>;
  qcom,cpr-corner-frequency-map =
    <1 960000000>,
    <2 1094400000>,
    <3 1209600000>,
    <4 1248000000>,
    <5 1344000000>,
    <6 1401000000>,
    <7 1497600000>;
  qcom,speed-bin-fuse-sel = <37 34 3 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 0 1 2 6>,
     <1 0 1 2 7>,
     <2 0 1 2 3>;
  qcom,cpr-fuse-revision = <69 39 3 0>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 1400 1400>;
  qcom,cpr-voltage-scaling-factor-max = <0 2000 2000>;
  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-fuse-version-map =
   <0 (-1) 1 (-1) (-1) (-1)>,
   <(-1) (-1) 2 (-1) (-1) (-1)>,
   <(-1) (-1) 3 (-1) (-1) (-1)>,
   <(-1) (-1) (-1) (-1) (-1) (-1)>;
  qcom,cpr-quotient-adjustment =
    <(-20) (-40) (-20)>,
    <0 (-40) (20)>,
    <0 0 (20)>,
    <0 0 0>;
  qcom,cpr-init-voltage-adjustment =
    <0 0 0>,
    <(10000) (15000) (20000)>,
    <0 0 0>,
    <0 0 0>;
  qcom,cpr-enable;
 };

 eldo2_pm8937: eldo2 {
  compatible = "regulator-fixed";
  regulator-name = "eldo2_pm8937";
  startup-delay-us = <0>;
  enable-active-high;
  gpio = <&pm8937_gpios 7 0>;
  regulator-always-on;
 };

 adv_vreg: adv_vreg {
  compatible = "regulator-fixed";
  regulator-name = "adv_vreg";
  startup-delay-us = <400>;
  enable-active-high;
  gpio = <&pm8937_gpios 8 0>;
 };

};
# 1975 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pm8937.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-pm8937.dtsi"
&spmi_bus {

 qcom,pm8937@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8937_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
    <0x0 0x8 0x1>,
    <0x0 0x8 0x4>,
    <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
    "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8937_temp_alarm: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8937_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8937_vadc>;
  };

  pm8937_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm8937_rtc: qcom,pm8937_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8937_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };

   qcom,pm8937_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };

  pm8937_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8937-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {

    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    qcom,mode = <4>;
    qcom,invert = <1>;
    qcom,ain-route = <1>;
    qcom,master-en = <1>;
    qcom,src-sel = <0>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {

    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    qcom,mode = <4>;
    qcom,invert = <1>;
    qcom,ain-route = <3>;
    qcom,master-en = <1>;
    qcom,src-sel = <0>;
   };
  };

  pm8937_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8937-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };
  };

  pm8937_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@5 {
    label = "vcoin";
    reg = <5>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@c {
    label = "ref_buf_625mv";
    reg = <0xc>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@11 {
    label = "pa_therm1";
    reg = <0x11>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@32 {
    label = "xo_therm";
    reg = <0x32>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@3c {
    label = "xo_therm_buf";
    reg = <0x3c>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@13 {
    label = "case_therm";
    reg = <0x13>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };
  };

  pm8937_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8937_vadc>;

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,btm-channel-number = <0x48>;
    qcom,thermal-node;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <0x7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,btm-channel-number = <0x68>;
   };
  };

 };

 pm8937_1: qcom,pm8937@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8937_pwm: pwm@bc00 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };
 };
};
# 1976 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@185806c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0x185806c 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@1858078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0x1858078 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@185904c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0x185904c 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@183f078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x183f078 0x4>;
  status = "disabled";
 };
};
# 1977 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-camera.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-camera.dtsi"
&soc {
 qcom,msm-cam@1b00000 {
  compatible = "qcom,msm-cam";
  reg = <0x1b00000 0x40000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 160000000 320000000 320000000>;
 };

 qcom,csiphy@1b34000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.4.2", "qcom,csiphy";
  reg = <0x1b34000 0x1000>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0>;
 };

 qcom,csiphy@1b35000 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.4.2", "qcom,csiphy";
  reg = <0x1b35000 0x1000>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0>;
 };

 qcom,csid@1b30000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csid-v3.4.2", "qcom,csid";
  reg = <0x1b30000 0x400>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8937_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi0_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,csid@1b30400 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csid-v3.4.2", "qcom,csid";
  reg = <0x1b30400 0x400>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8937_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi1_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,csid@1b30800 {
  status = "ok";
  cell-index = <2>;
  compatible = "qcom,csid-v3.4.2", "qcom,csid";
  reg = <0x1b30800 0x400>;
  reg-names = "csid";
  interrupts = <0 153 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8937_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xf3f25940>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xbeeffbcd>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi2_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,ispif@1b31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b31000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  vfe0-vdd-supply = <&gdsc_vfe>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  qcom,vdd-names = "vfe0-vdd", "vfe1-vdd";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>;
  clock-names = "ispif_ahb_clk",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "camss_ahb_src",
   "csi0_src_clk", "csi0_clk",
   "csi0_rdi_clk", "csi0_pix_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_rdi_clk", "csi1_pix_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_rdi_clk", "csi2_pix_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk", "vfe1_clk_src",
   "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = <61540000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-cntl-support;
  qcom,clock-control = "SET_RATE","NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE";
 };

 vfe0: qcom,vfe0@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk", "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <400000000>;
  max-clk-turbo = <432000000>;
 };

 vfe1: qcom,vfe1@1b14000 {
  cell-index = <1>;
  compatible = "qcom,vfe40";
  reg = <0x1b14000 0x1000>,
   <0x1ba0000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 29 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe1>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>,
   <&clock_gcc 0x634a738a>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <400000000>;
  max-clk-turbo = <432000000>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 qcom,cam_smmu {
  status = "ok";
  compatible = "qcom,msm-cam-smmu";
  msm_cam_smmu_cb1: msm_cam_smmu_cb1 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x400>,
    <&apps_iommu 0x2400>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb2: msm_cam_smmu_cb2 {
   compatible = "qcom,qsmmu-cam-cb";
   label = "vfe_secure";
   qcom,secure-context;
  };

  msm_cam_smmu_cb3: msm_cam_smmu_cb3 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x1c00>;
   label = "cpp";
  };

  msm_cam_smmu_cb4: msm_cam_smmu_cb4 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x1800>;
   label = "jpeg_enc0";
  };
 };

 qcom,jpeg@1b1c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  qcom,vdd-names = "vdd";
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3bfa7603>,
   <&clock_gcc 0x3e278896>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>;
  qcom,clock-rates = <266670000 0 0 0 0>;
  qcom,qos-reg-settings = <0x28 0x0000555e>,
   <0xc8 0x00005555>;
  qcom,vbif-reg-settings = <0xc0 0x10101000>,
   <0xb0 0x10100010>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 800000 800000>;
 };

 qcom,irqrouter@1b00000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
   <0x1b80000 0x200>,
   <0x1b18000 0x018>,
   <0x1858078 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "vdd";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x8382f56d>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0xbbf73861>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "ispif_ahb_clk", "cpp_core_clk",
   "camss_top_ahb_clk", "camss_vfe_cpp_ahb_clk",
   "camss_vfe_cpp_axi_clk", "camss_vfe_cpp_clk",
   "micro_iface_clk", "camss_ahb_clk";
  qcom,clock-rates = <61540000 180000000 0 0 0 180000000 0 0>;
  qcom,min-clock-rate = <133000000>;
  qcom,bus-master = <1>;
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <156>;
   qcom,plane-base = <141>;
   qcom,stripe-size = <27>;
   qcom,plane-size = <5>;
   qcom,fe-ptr-off = <5>;
   qcom,we-ptr-off = <11>;
  };
 };

 cci: qcom,cci@1b0c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x822f3d97>,
   <&clock_gcc 0xa81c11ba>,
   <&clock_gcc 0xb7dd8824>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "ispif_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk", "camss_top_ahb_clk";
  qcom,clock-rates = <61540000 19200000 0 0 0 0>,
    <61540000 37500000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 29 0>,
   <&tlmm 30 0>,
   <&tlmm 31 0>,
   <&tlmm 32 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
      "CCI_I2C_CLK0",
      "CCI_I2C_DATA1",
      "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };

  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };

 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <19>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 1978 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-audio.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-audio.dtsi"
&soc {

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 lpa: qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s6: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <24577>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <1>;
  qcom,smmu-enabled;
  iommus = <&adsp_io 1>;
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,avtimer@c0a300c {
  compatible = "qcom,avtimer";
  reg = <0x0c0a300c 0x4>,
   <0x0c0a3010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 int_codec: sound {
  status = "disabled";
  compatible = "qcom,msm8952-audio-codec";
  qcom,model = "msm8952-snd-card-mtp";
  reg = <0xc051000 0x4>,
        <0xc051004 0x4>,
        <0xc055000 0x4>,
        <0xc052000 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
       "csr_gp_io_mux_spkr_ctl",
       "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
       "csr_gp_io_mux_quin_ctl";

  qcom,msm-ext-pa = "primary";
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,msm-hs-micbias-type = "external";
  qcom,msm-micbias1-ext-cap;
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS External2",
   "AMIC3", "MIC BIAS External",
   "WSA_SPK OUT", "VDD_WSA_SWITCH",
   "SpkrMono WSA_IN", "WSA_SPK OUT";

  qcom,hdmi-dba-codec-rx;

  qcom,msm-gpios =
   "pri_i2s",
   "us_eu_gpio",
   "quin_i2s";
  qcom,pinctrl-names =
   "all_off",
   "pri_i2s_act",
   "us_eu_gpio_act",
   "pri_i2s_us_eu_gpio_act",
   "quin_act",
   "quin_pri_i2s_act",
   "quin_us_eu_gpio_act",
   "quin_us_eu_gpio_pri_i2s_act";
  pinctrl-names =
   "all_off",
   "pri_i2s_act",
   "us_eu_gpio_act",
   "pri_i2s_us_eu_gpio_act",
   "quin_act",
   "quin_pri_i2s_act",
   "quin_us_eu_gpio_act",
   "quin_us_eu_gpio_pri_i2s_act";
  pinctrl-0 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_sus
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-1 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_sus
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-2 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_act
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-3 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_act
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-4 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_sus
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-5 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_sus
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-6 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_act
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-7 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_act
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s5>, <&dai_mi2s6>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_3_rx>, <&sb_3_tx>, <&sb_4_rx>, <&sb_4_tx>,
    <&bt_sco_rx>, <&bt_sco_tx>,
    <&int_fm_rx>, <&int_fm_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
    <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770";
 };

 ext_codec: sound-9335 {
  status = "disabled";
  compatible = "qcom,msm8952-audio-slim-codec";
  qcom,model = "msm8952-tasha-snd-card";
  reg = <0xc051000 0x4>,
      <0xc051004 0x4>,
      <0xc055000 0x4>,
      <0xc052000 0x4>;

  reg-names = "csr_gp_io_mux_mic_ctl",
   "csr_gp_io_mux_spkr_ctl",
   "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
   "csr_gp_io_mux_quin_ctl";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "AIF4 VI", "MICBIAS_REGULATOR",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AIF4 MAD", "MICBIAS_REGULATOR",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "MIC BIAS1", "MICBIAS_REGULATOR",
   "MIC BIAS2", "MICBIAS_REGULATOR",
   "MIC BIAS3", "MICBIAS_REGULATOR",
   "MIC BIAS4", "MICBIAS_REGULATOR",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,hdmi-dba-codec-rx;

  qcom,msm-gpios =
   "quin_i2s",
   "us_eu_gpio";
  qcom,pinctrl-names =
   "all_off",
   "quin_act",
   "us_eu_gpio_act",
   "quin_us_eu_gpio_act";
  pinctrl-names =
   "all_off",
   "quin_act",
   "us_eu_gpio_act",
   "quin_us_eu_gpio_act";
  pinctrl-0 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus
      &cross_conn_det_sus>;
  pinctrl-1 = <&pri_tlmm_lines_act &pri_tlmm_ws_act
      &cross_conn_det_sus>;
  pinctrl-2 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus
      &cross_conn_det_act>;
  pinctrl-3 = <&pri_tlmm_lines_act &pri_tlmm_ws_act
      &cross_conn_det_act>;

  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,tasha-mclk-clk-freq = <9600000>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-cpe-lsm",
    "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s5>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
     <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>,
    <&sb_5_rx>, <&bt_sco_rx>,
    <&bt_sco_tx>, <&int_fm_rx>, <&int_fm_tx>,
    <&sb_6_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.2",
    "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.5",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.16396";
  asoc-codec = <&stub_codec>, <&hdmi_dba>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-dba-codec-rx";
 };

 i2c@78b6000 {
  wsa881x_i2c_e: wsa881x-i2c-codec@e {
   status = "disabled";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x0e>;
   qcom,msm-gpios = "wsa_clk",
     "wsa_reset",
     "wsa_vi";
   qcom,pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-0 = <&wsa_clk_off &wsa_reset_off &wsa_vi_off>;
   pinctrl-1 = <&wsa_clk_on &wsa_reset_off &wsa_vi_off>;
   pinctrl-2 = <&wsa_clk_off &wsa_reset_on &wsa_vi_off>;
   pinctrl-3 = <&wsa_clk_on &wsa_reset_on &wsa_vi_off>;
   pinctrl-4 = <&wsa_clk_off &wsa_reset_off &wsa_vi_on>;
   pinctrl-5 = <&wsa_clk_on &wsa_reset_off &wsa_vi_on>;
   pinctrl-6 = <&wsa_clk_off &wsa_reset_on &wsa_vi_on>;
   pinctrl-7 = <&wsa_clk_on &wsa_reset_on &wsa_vi_on>;
  };
  wsa881x_i2c_44: wsa881x-i2c-codec@44 {
   status = "disabled";

   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x44>;
  };
  wsa881x_i2c_f: wsa881x-i2c-codec@f {
   status = "disabled";

   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x0f>;
   qcom,msm-gpios = "wsa_clk",
     "wsa_reset",
     "wsa_vi";
   qcom,pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-0 = <&wsa_clk_off &wsa_reset_off &wsa_vi_off>;
   pinctrl-1 = <&wsa_clk_on &wsa_reset_off &wsa_vi_off>;
   pinctrl-2 = <&wsa_clk_off &wsa_reset_on &wsa_vi_off>;
   pinctrl-3 = <&wsa_clk_on &wsa_reset_on &wsa_vi_off>;
   pinctrl-4 = <&wsa_clk_off &wsa_reset_off &wsa_vi_on>;
   pinctrl-5 = <&wsa_clk_on &wsa_reset_off &wsa_vi_on>;
   pinctrl-6 = <&wsa_clk_off &wsa_reset_on &wsa_vi_on>;
   pinctrl-7 = <&wsa_clk_on &wsa_reset_on &wsa_vi_on>;
  };
  wsa881x_i2c_45: wsa881x-i2c-codec@45 {
   status = "disabled";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x45>;
  };
 };

 wcd9xxx_intc: wcd9xxx-irq {
  status = "disabled";
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-names = "cdc-int";
  pinctrl-names = "default";
  pinctrl-0 = <&wcd_intr_default>;
 };

 wcd_rst_gpio: wcd_gpio_ctrl {
  status = "disabled";
  compatible = "qcom,wcd-gpio-ctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_reset_active>;
  pinctrl-1 = <&cdc_reset_sleep>;
 };

 clock_audio: audio_ext_clk {
  status = "disabled";
  compatible = "qcom,audio-ref-clk";
  clock-names = "osr_clk";
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
 };
};

&adsp_io {
 qcom,virtual-addr-pool = <0x10000000 0x0fffffff>;
 #iommu-cells = <1>;
};

&slim_msm {
 status = "disabled";
 dai_slim: msm_dai_slim {
  status = "disabled";
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };

 wcd9335: tasha_codec {
  status = "disabled";
  compatible = "qcom,tasha-slim-pgd";
  elemental-addr = [00 01 A0 01 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
   17 18 19 20 21 22 23 24 25 26 27 28 29
   30>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk";
  clocks = <&clock_audio 0xb7ba2274>;

  qcom,cdc-static-supplies =
   "cdc-vdd-buck",
   "cdc-buck-sido",
   "cdc-vdd-tx-h",
   "cdc-vdd-rx-h",
   "cdc-vdd-px";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tasha-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 A0 01 17 02];
  qcom,cdc-dmic-sample-rate = <2400000>;
 };
};
# 1979 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-audio.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-audio.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8937-wsa881x.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-wsa881x.dtsi"
&slim_msm {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8937-audio.dtsi" 2

&int_codec {
 qcom,model = "msm8952-snd-card-mtp";

 qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
 qcom,msm-mbhc-hphl-swh = <0>;
 qcom,msm-mbhc-gnd-swh = <0>;
 qcom,msm-hs-micbias-type = "external";
 qcom,msm-micbias1-ext-cap;

 qcom,hdmi-dba-codec-rx;

 qcom,msm-gpios =
  "pri_i2s",
  "us_eu_gpio",
  "quin_i2s";
 qcom,pinctrl-names =
  "all_off",
  "pri_i2s_act",
  "us_eu_gpio_act",
  "pri_i2s_us_eu_gpio_act",
  "quin_act",
  "quin_pri_i2s_act",
  "quin_us_eu_gpio_act",
  "quin_us_eu_gpio_pri_i2s_act";
 pinctrl-names =
  "all_off",
  "pri_i2s_act",
  "us_eu_gpio_act",
  "pri_i2s_us_eu_gpio_act",
  "quin_act",
  "quin_pri_i2s_act",
  "quin_us_eu_gpio_act",
  "quin_us_eu_gpio_pri_i2s_act";
 pinctrl-0 = <&cdc_pdm_lines_sus
   &cdc_pdm_lines_2_sus &cross_conn_det_sus
   &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-1 = <&cdc_pdm_lines_act
   &cdc_pdm_lines_2_act &cross_conn_det_sus
   &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-2 = <&cdc_pdm_lines_sus
   &cdc_pdm_lines_2_sus &cross_conn_det_act
   &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-3 = <&cdc_pdm_lines_act
   &cdc_pdm_lines_2_act &cross_conn_det_act
   &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-4 = <&cdc_pdm_lines_sus
   &cdc_pdm_lines_2_sus &cross_conn_det_sus
   &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-5 = <&cdc_pdm_lines_act
   &cdc_pdm_lines_2_act &cross_conn_det_sus
   &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-6 = <&cdc_pdm_lines_sus
   &cdc_pdm_lines_2_sus &cross_conn_det_act
   &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-7 = <&cdc_pdm_lines_act
   &cdc_pdm_lines_2_act &cross_conn_det_act
   &pri_tlmm_lines_act &pri_tlmm_ws_act>;

 asoc-codec = <&stub_codec>, <&pm8937_cajon_dig>, <&hdmi_dba>;
 asoc-codec-names = "msm-stub-codec.1", "cajon_codec",
      "msm-hdmi-dba-codec-rx";
};

&ext_codec {
 qcom,model = "msm8952-tasha-snd-card";

 qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
 qcom,msm-mbhc-hphl-swh = <0>;
 qcom,msm-mbhc-gnd-swh = <0>;

 qcom,hdmi-dba-codec-rx;

 qcom,msm-gpios =
  "quin_i2s",
  "us_eu_gpio";
 qcom,pinctrl-names =
  "all_off",
  "quin_act",
  "us_eu_gpio_act",
  "quin_us_eu_gpio_act";
 pinctrl-names =
  "all_off",
  "quin_act",
  "us_eu_gpio_act",
  "quin_us_eu_gpio_act";
 pinctrl-0 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus
      &cross_conn_det_sus>;
 pinctrl-1 = <&pri_tlmm_lines_act &pri_tlmm_ws_act
      &cross_conn_det_sus>;
 pinctrl-2 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus
      &cross_conn_det_act>;
 pinctrl-3 = <&pri_tlmm_lines_act &pri_tlmm_ws_act
      &cross_conn_det_act>;

 qcom,wsa-max-devs = <2>;
 qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_212>,
   <&wsa881x_213>, <&wsa881x_214>;
 qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
    "SpkrLeft", "SpkrRight";

 asoc-codec = <&stub_codec>, <&hdmi_dba>;
 asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-dba-codec-rx";
};

&wcd9xxx_intc {
 interrupt-parent = <&tlmm>;
 interrupts = <73 0>;
 qcom,gpio-connect = <&tlmm 73 0>;
};

&clock_audio {
 qcom,audio-ref-clk-gpio = <&pm8937_gpios 1 0>;
 clocks = <&clock_gcc 0xd454019f>;
};

&pm8937_1 {
 pm8937_cajon_dig: 8952_wcd_codec@f000 {
  compatible = "qcom,msm8x16_wcd_codec";
  reg = <0xf000 0x100>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf0 0x0>,
        <0x1 0xf0 0x1>,
        <0x1 0xf0 0x2>,
        <0x1 0xf0 0x3>,
        <0x1 0xf0 0x4>,
        <0x1 0xf0 0x5>,
        <0x1 0xf0 0x6>,
        <0x1 0xf0 0x7>;
  interrupt-names = "spk_cnp_int",
      "spk_clip_int",
      "spk_ocp_int",
      "ins_rem_det1",
      "but_rel_det",
      "but_press_det",
      "ins_rem_det",
      "mbhc_int";

  cdc-vdda-cp-supply = <&pm8937_s4>;
  qcom,cdc-vdda-cp-voltage = <2050000 2050000>;
  qcom,cdc-vdda-cp-current = <210000>;

  cdc-vdd-io-supply = <&pm8937_l5>;
  qcom,cdc-vdd-io-voltage = <1800000 1800000>;
  qcom,cdc-vdd-io-current = <5000>;

  cdc-vdd-pa-supply = <&pm8937_s4>;
  qcom,cdc-vdd-pa-voltage = <2050000 2050000>;
  qcom,cdc-vdd-pa-current = <260000>;

  cdc-vdd-mic-bias-supply = <&pm8937_l13>;
  qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
  qcom,cdc-vdd-mic-bias-current = <5000>;

  qcom,cdc-mclk-clk-rate = <9600000>;

  qcom,cdc-static-supplies = "cdc-vdd-io",
        "cdc-vdd-pa",
        "cdc-vdda-cp";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  qcom,dig-cdc-base-addr = <0xc0f0000>;
 };

 pm8937_cajon_analog: 8952_wcd_codec@f100 {
  compatible = "qcom,msm8x16_wcd_codec";
  reg = <0xf100 0x100>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf1 0x0>,
        <0x1 0xf1 0x1>,
        <0x1 0xf1 0x2>,
        <0x1 0xf1 0x3>,
        <0x1 0xf1 0x4>,
        <0x1 0xf1 0x5>;
  interrupt-names = "ear_ocp_int",
      "hphr_ocp_int",
      "hphl_ocp_det",
      "ear_cnp_int",
      "hphr_cnp_int",
      "hphl_cnp_int";
  qcom,dig-cdc-base-addr = <0xc0f0000>;
 };
};

&wcd_rst_gpio {
 qcom,cdc-rst-n-gpio = <&tlmm 68 0>;
};

&wcd9335 {
 cdc-vdd-buck-supply = <&eldo2_pm8937>;
 qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
 qcom,cdc-vdd-buck-current = <650000>;

 cdc-buck-sido-supply = <&eldo2_pm8937>;
 qcom,cdc-buck-sido-voltage = <1800000 1800000>;
 qcom,cdc-buck-sido-current = <250000>;

 cdc-vdd-tx-h-supply = <&pm8937_l5>;
 qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
 qcom,cdc-vdd-tx-h-current = <25000>;

 cdc-vdd-rx-h-supply = <&pm8937_l5>;
 qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
 qcom,cdc-vdd-rx-h-current = <25000>;

 cdc-vdd-px-supply = <&pm8937_l5>;
 qcom,cdc-vdd-px-voltage = <1800000 1800000>;
 qcom,cdc-vdd-px-current = <10000>;

 cdc-vdd-mic-bias-supply = <&pm8937_l13>;
 qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
 qcom,cdc-vdd-mic-bias-current = <15000>;
};
# 1980 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-mdss.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8937-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x01a00000 0x90000>,
        <0x01ab0000 0x1040>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2048>;
  qcom,max-pipe-width = <2048>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-per-pipe-panic-luts = <0x000f>,
      <0xffff>,
      <0xfffc>,
      <0xff00>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <3100000>;
  qcom,max-bandwidth-high-kbps = <3100000>;
  qcom,max-bandwidth-per-pipe-kbps = <2300000>;


  qcom,max-bw-settings = <1 3100000>,
           <2 1700000>;

  qcom,max-clk-rate = <320000000>;
  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <16>;

  qcom,mdss-pipe-vig-off = <0x00005000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-cursor-off = <0x00035000>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;
  qcom,mdss-pipe-cursor-xin-id = <7>;


  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>,
            <0x2B4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3A8 16 15>;


  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-wb-off = <0x00065000 0x00066000>;
  qcom,mdss-intf-off = <0x00000000 0x0006B800 0x0006C000>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-cdm-off = <0x0007a200>;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-highest-bank-bit = <0x1>;
  qcom,mdss-has-decimation;
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-rotator-downscale;
  qcom,mdss-rot-downscale-min = <2>;
  qcom,mdss-rot-downscale-max = <16>;
  qcom,mdss-idle-power-collapse-enabled;
  qcom,mdss-rot-block-size = <64>;

  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc_mdss 0x588460a4>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";

  qcom,mdp-settings = <0x0506c 0x00000000>,
        <0x1506c 0x00000000>,
        <0x1706c 0x00000000>,
        <0x2506c 0x00000000>;

  qcom,vbif-settings = <0x0d0 0x00000010>;

  qcom,regs-dump-mdp = <0x01000 0x01454>,
         <0x02000 0x02064>,
         <0x02200 0x02264>,
         <0x02400 0x02464>,
         <0x05000 0x05150>,
         <0x05200 0x05230>,
         <0x15000 0x15150>,
         <0x17000 0x17150>,
         <0x25000 0x25150>,
         <0x35000 0x35150>,
         <0x45000 0x452bc>,
         <0x46000 0x462bc>,
         <0x55000 0x5522c>,
         <0x65000 0x652c0>,
         <0x66000 0x662c0>,
         <0x6b800 0x6ba68>,
         <0x6c000 0x6c268>,
         <0x71000 0x710d4>,
         <0x71800 0x718d4>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2",
   "VIG0_SSPP", "VIG0",
   "RGB0_SSPP", "RGB1_SSPP",
   "DMA0_SSPP",
   "CURSOR0_SSPP",
   "LAYER_0", "LAYER_1",
   "DSPP_0",
   "WB_0", "WB_2",
   "INTF_1", "INTF_2",
   "PP_0", "PP_1";


  qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;

  qcom,mdss-pp-offsets {
   qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
   qcom,mdss-sspp-vig-pcc-off = <0x1780>;
   qcom,mdss-sspp-rgb-pcc-off = <0x380>;
   qcom,mdss-sspp-dma-pcc-off = <0x380>;
   qcom,mdss-lm-pgc-off = <0x3C0>;
   qcom,mdss-dspp-pcc-off = <0x1700>;
   qcom,mdss-dspp-pgc-off = <0x17C0>;
  };

  qcom,mdss-reg-bus {

   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 160000>,
    <1 590 0 320000>;
  };

  qcom,mdss-hw-rt-bus {

   qcom,msm-bus,name = "mdss_hw_rt";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
  };
  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
  };

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_secondary {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  hw-config = "single_dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8937_l2>;
  vddio-supply = <&pm8937_l6>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  ranges = <0x1a94000 0x1a94000 0x300
   0x1a94400 0x1a94400 0x280
   0x1a94b80 0x1a94b80 0x30
   0x193e000 0x193e000 0x30
   0x1a96000 0x1a96000 0x300
   0x1a96400 0x1a96400 0x280
   0x1a96b80 0x1a96b80 0x30
   0x193e000 0x193e000 0x30>;

  clocks = <&clock_gcc_mdss 0x588460a4>,
   <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc 0x668f51de>,
   <&clock_gcc_mdss 0xfb32f31e>,
   <&clock_gcc_mdss 0x585ef6d4>,
   <&clock_gcc_mdss 0x087c1612>,
   <&clock_gcc_mdss 0x8067c5a3>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
   "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk",
   "ext_pixel1_clk";

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,mdss-fb-map-prim = <&mdss_fb0>;
  qcom,mdss-fb-map-sec = <&mdss_fb2>;
  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@1a94000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0x1a94000 0x300>,
    <0x1a94400 0x280>,
    <0x1a94b80 0x30>,
    <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
         "dsi_phy_regulator", "mmss_misc_phys";

   qcom,timing-db-mode;
   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8937_l17>;
   vddio-supply = <&pm8937_l6>;

   clocks = <&clock_gcc_mdss 0x35da7862>,
    <&clock_gcc_mdss 0xcc5c5c77>,
    <&clock_gcc 0xaec5cb25>,
    <&clock_gcc_mdss 0x75cc885b>,
    <&clock_gcc_mdss 0xccac1f35>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg";

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings = [03 08 07 00
    20 07 01];
   qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
    01 c0 00 00 05 00 00 01 97
    01 c0 00 00 0a 00 00 01 97
    01 c0 00 00 0f 00 00 01 97
    00 40 00 00 00 00 00 01 ff];
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@1a96000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0x1a96000 0x300>,
         <0x1a96400 0x280>,
         <0x1a94b80 0x30>,
         <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
         "dsi_phy_regulator", "mmss_misc_phys";

   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8937_l17>;
   vddio-supply = <&pm8937_l6>;

   clocks = <&clock_gcc_mdss 0x41f97fd8>,
    <&clock_gcc_mdss 0x9a9c430d>,
    <&clock_gcc 0x34653cc7>,
    <&clock_gcc_mdss 0x63c2c955>,
    <&clock_gcc_mdss 0x090f68ac>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg";

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings = [03 08 07 00
    20 07 01];
   qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
    01 c0 00 00 05 00 00 01 97
    01 c0 00 00 0a 00 00 01 97
    01 c0 00 00 0f 00 00 01 97
    00 40 00 00 00 00 00 01 ff];

  };

 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 640>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,mdss_rotator";
  qcom,mdss-wb-count = <1>;
  qcom,mdss-has-downscale;
  qcom,mdss-has-ubwc;

  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&gdsc_mdss>;
  qcom,supply-names = "rot-vdd";
  qcom,mdss-has-reg-bus;
  clocks = <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc_mdss 0x5b1f675e>;
  clock-names = "iface_clk", "rot_core_clk";

  qcom,mdss-rot-reg-bus {

   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };
 };
};
# 1981 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-mdss-pll.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8937-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1a94a00 {
  compatible = "qcom,mdss_dsi_pll_8937";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x001a94a00 0xd4>,
   <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8937_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,ssc-frequency-hz = <30000>;
  qcom,ssc-ppm = <5000>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@1a96a00 {
  compatible = "qcom,mdss_dsi_pll_8937";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0x001a96a00 0xd4>,
   <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8937_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,ssc-frequency-hz = <30000>;
  qcom,ssc-ppm = <5000>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 1982 "../arch/arm64/boot/dts/qcom/msm8937.dtsi" 2

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names ="core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0x668f51de>;
 qcom,disallow-clear;
 status = "okay";
};

&gdsc_jpeg {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3e278896>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_vfe1 {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xb1ef6e8b>;
 status = "okay";
};

&gdsc_cpp {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xbbf73861>;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_root_clk";
 clocks =<&clock_gcc 0x917f76ef>;
 qcom,enable-root-clk;
 qcom,clk-dis-wait-val = <0x5>;
 status = "okay";
};

&gdsc_oxili_cx {
 reg = <0x1859044 0x4>;
 clock-names = "core_clk";
 clocks = <&clock_gcc 0x49a51fd9>;
 status = "okay";
};


&msm_gpu {

 qcom,gpu-speed-bin = <0x6018 0x80000000 31>;

 qcom,gpu-pwrlevel-bins {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible="qcom,gpu-pwrlevel-bins";

  qcom,gpu-pwrlevels-0 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <0>;

   qcom,initial-pwrlevel = <2>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <450000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <9>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <375000000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <300000000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <216000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <4>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };

  qcom,gpu-pwrlevels-1 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <1>;

   qcom,initial-pwrlevel = <3>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <475000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <10>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <450000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <9>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <375000000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <300000000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <216000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <4>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };
};
# 17 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp-marmite.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm-pmi8950.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-pmi8950.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/power-on.h" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-pmi8950.dtsi" 2

&spmi_bus {

 qcom,pmi8950@2 {
  spmi-slave-container;
  reg = <0x2>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,hard-reset-poweroff-type =
    <0x04>;

   pon_perph_reg: qcom,pon_perph_reg {
    regulator-name = "pon_spare_reg";
    qcom,pon-spare-reg-addr = <0x8c>;
    qcom,pon-spare-reg-bit = <1>;
   };
  };

  pmi8950_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@0 {
    label = "usbin";
    reg = <0>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@1 {
    label = "dcin";
    reg = <1>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@3 {
    label = "vchg_sns";
    reg = <3>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@d {
    label = "chg_temp";
    reg = <0xd>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <16>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@43 {
    label = "usb_dp";
    reg = <0x43>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@44 {
    label = "usb_dm";
    reg = <0x44>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pmi8950_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8950-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };
  };

  pmi8950_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8950-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };
  };

  pmi8950_charger: qcom,qpnp-smbcharger {
   spmi-dev-container;
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <100>;
   qcom,float-voltage-mv = <4200>;
   qcom,resume-delta-mv = <200>;
   qcom,chg-inhibit-fg;
   qcom,rparasitic-uohm = <100000>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-usb-9v-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,force-aicl-rerun;
   qcom,aicl-rerun-period-s = <180>;
   qcom,autoadjust-vfloat;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0>,
      <0x2 0x10 0x1>,
      <0x2 0x10 0x2>,
      <0x2 0x10 0x3>,
      <0x2 0x10 0x4>,
      <0x2 0x10 0x5>,
      <0x2 0x10 0x6>,
      <0x2 0x10 0x7>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
    interrupts = <0x2 0x11 0x0>,
      <0x2 0x11 0x1>,
      <0x2 0x11 0x3>;
    interrupt-names = "otg-fail",
       "otg-oc",
      "usbid-change";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0>,
      <0x2 0x12 0x1>,
      <0x2 0x12 0x2>,
      <0x2 0x12 0x3>,
     <0x2 0x12 0x4>,
      <0x2 0x12 0x5>,
      <0x2 0x12 0x6>,
      <0x2 0x12 0x7>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
      "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0>,
      <0x2 0x13 0x1>,
     <0x2 0x13 0x2>,
      <0x2 0x13 0x5>;

    interrupt-names = "usbin-uv",
      "usbin-ov",
       "usbin-src-det",
       "aicl-done";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0>,
      <0x2 0x14 0x1>;
    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0>,
      <0x2 0x16 0x1>,
      <0x2 0x16 0x2>,
     <0x2 0x16 0x3>,
      <0x2 0x16 0x4>,
      <0x2 0x16 0x5>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "wdog-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };

   smbcharger_charger_otg: qcom,smbcharger-boost-otg {
    regulator-name = "smbcharger_charger_otg";
   };
  };

  pmi8950_fg: qcom,fg {
   spmi-dev-container;
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <95>;
   status = "okay";
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,bcl-mh-threshold-ma = <405>;
   qcom,fg-iterm-ma = <150>;
   qcom,fg-chg-iterm-ma = <100>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,fg-cutoff-voltage-mv = <3500>;
   qcom,cycle-counter-en;
   qcom,capacity-learning-on;

   qcom,fg-soc@4000 {
   status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0>,
      <0x2 0x40 0x1>,
      <0x2 0x40 0x2>,
      <0x2 0x40 0x3>,
      <0x2 0x40 0x4>,
      <0x2 0x40 0x5>,
      <0x2 0x40 0x6>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "update-soc";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0>,
      <0x2 0x41 0x1>,
     <0x2 0x41 0x2>,
      <0x2 0x41 0x3>,
      <0x2 0x41 0x4>,
      <0x2 0x41 0x5>,
      <0x2 0x41 0x6>,
      <0x2 0x41 0x7>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,revid-tp-rev@1f1 {
    reg = <0x1f1 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0>,
      <0x2 0x44 0x2>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF 0x88E 0x2>;
   reg-names = "fg_user_adc", "pon_spare";
   interrupts = <0x2 0x42 0x0>,
     <0x2 0x42 0x1>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <100>;
   qcom,inhibit-derating-ua = <550000>;
  };

  qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pmi8950@3 {
  spmi-slave-container;
  reg = <0x3>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_pwm: pwm@b000 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xb000 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   spmi-dev-container;
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pmi8950_revid>;

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <1000>;

    qcom,qpnp-ibb-discharge-resistor = <32>;
    qcom,qpnp-ibb-lab-pwrup-delay = <8000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <8000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency = <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <800>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency =
         <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <40>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <500>;
   };

  };

  wled: qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,dim-method = "linear";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <20000>;
   qcom,led-strings-list = [00 01];
   qcom,en-ext-pfet-sc-pro;
   qcom,cons-sync-write-delay-us = <1000>;
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <100>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;
   qcom,vph-pwr-droop-threshold = <3000>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;
   qcom,pmic-revid = <&pmi8950_revid>;

   pmi8950_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <0>;
    qcom,current = <625>;
   };

   pmi8950_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <1>;
    qcom,current = <625>;
   };

   pmi8950_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <200>;
    qcom,id = <0>;
    qcom,current = <120>;
   };

   pmi8950_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,max-current = <200>;
    qcom,id = <1>;
    qcom,current = <120>;
   };

   pmi8950_switch: qcom,switch {
    label = "switch";
    qcom,led-name = "led:switch";
    qcom,default-led-trigger =
      "switch_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <2>;
    qcom,current = <625>;
    reg0 {
     regulator-name = "pon_spare_reg";
    };
   };
  };

  pmi_haptic: qcom,haptic@c000 {
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0>,
     <0x3 0xc0 0x1>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,pmic-revid = <&pmi8950_revid>;
   vcc_pon-supply = <&pon_perph_reg>;
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = "erm";
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,use-play-irq;
   qcom,use-sc-irq;
   qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-mtp.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-mtp.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8937-pinctrl.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8937-pinctrl";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

  };

  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_rd_nfc_int {

   pins = "gpio17";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset {

   pins = "gpio16";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  tlmm_pmi_flash_led {
   rear_flash_led_enable: rear_flash_led_enable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <16>;
     output-high;
    };
   };

   rear_flash_led_disable: rear_flash_led_disable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <2>;
     output-low;
    };
   };

   front_flash_led_enable: front_flash_led_enable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <16>;
     output-high;
    };
   };

   front_flash_led_disable: front_flash_led_disable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     output-low;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
            function = "gpio";

    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  blsp2_uart1_active: blsp2_uart1_active {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "blsp_uart5";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart1_sleep: blsp2_uart1_sleep {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "gpio";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_adv7533_int: pmx_adv7533_int {
   adv7533_int_active: adv7533_int_active {
    mux {
     pins = "gpio126";
     function = "gpio";
    };

    config {
     pins = "gpio126";
     drive-strength = <16>;
     bias-disable;
    };
   };

   adv7533_int_suspend: adv7533_int_suspend {
    mux {
     pins = "gpio126";
     function = "gpio";
    };

    config {
     pins = "gpio126";
     drive-strength = <16>;
     bias-disable;
    };
   };

  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio60", "gpio98", "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98", "gpio99";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio60", "gpio98", "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98", "gpio99";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  usbc_int_default: usbc_int_default {
   mux {
    pins = "gpio97", "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio97", "gpio131";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
   };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  pmx_sdc1_rclk {
   sdc1_rclk_on: sdc1_rclk_on {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_rclk_off: sdc1_rclk_off {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };
  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
     pins = "gpio85", "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85", "gpio88";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
     pins = "gpio85", "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85", "gpio88";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <8>;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sdc1_clk {
   sdc1_clk_on: sdc1_clk_on {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };

   sdc1_clk_off: sdc1_clk_off {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_cmd {
   sdc1_cmd_on: sdc1_cmd_on {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_cmd_off: sdc1_cmd_off {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_data {
   sdc1_data_on: sdc1_data_on {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_data_off: sdc1_data_off {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  sdhc2_cd_pin {
   sdc2_cd_on: cd_on {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_cd_off: cd_off {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_sdc2_clk {
   sdc2_clk_on: sdc2_clk_on {
    config {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };
   };

   sdc2_clk_off: sdc2_clk_off {
    config {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_cmd {
   sdc2_cmd_on: sdc2_cmd_on {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <16>;
    };
   };

   sdc2_cmd_off: sdc2_cmd_off {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_data {
   sdc2_data_on: sdc2_data_on {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <16>;
    };
   };

   sdc2_data_off: sdc2_data_off {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
    };
  };

  cci {
   cci0_active: cci0_active {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci0_suspend: cci0_suspend {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_active: cci1_active {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_suspend: cci1_suspend {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio36", "gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio36","gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio36","gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio36","gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vdig: cam_sensor_rear_vdig {

   mux {
    pins = "gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio62";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vdig_sleep: cam_sensor_rear_vdig_sleep {

   mux {
    pins = "gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio62";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_default: cam_sensor_mclk1_default {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_default: cam_sensor_front_default {

   mux {
    pins = "gpio38","gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio50";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_sleep: cam_sensor_front_sleep {

   mux {
    pins = "gpio38","gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio50";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_default: cam_sensor_mclk2_default {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_default: cam_sensor_front1_default {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_sleep: cam_sensor_front1_sleep {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8937-mtp.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-camera-sensor-mtp.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-camera-sensor-mtp.dtsi"
&cci {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2850000>;
  qcom,cam-vreg-max-voltage = <2850000>;
  qcom,cam-vreg-op-mode = <80000>;
 };

 actuator1: qcom,actuator@1 {
  cell-index = <1>;
  reg = <0x1>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2850000>;
  qcom,cam-vreg-max-voltage = <2850000>;
  qcom,cam-vreg-op-mode = <80000>;
 };

 actuator2: qcom,actuator@2 {
  cell-index = <2>;
  reg = <0x2>;
  compatible = "qcom,actuator";
  qcom,cci-master = <1>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2850000>;
  qcom,cam-vreg-max-voltage = <2850000>;
  qcom,cam-vreg-op-mode = <80000>;
 };

 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  compatible = "qcom,eeprom";
  qcom,cci-master = <0>;
  reg = <0x0>;
  cam_vdig-supply = <&pm8937_l23>;
  cam_vana-supply = <&pm8937_l22>;
  cam_vio-supply = <&pm8937_l6>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vana", "cam_vio",
       "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <200000 0 80000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
    &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 36 0>,
   <&tlmm 35 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  reg = <0x1>;
  qcom,eeprom-name = "sunny_8865";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0x6c>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <8>;

  qcom,page0 = <1 0x0100 2 0x01 1 1>;
  qcom,poll0 = <0 0x0 2 0x0 1 0>;
  qcom,mem0 = <0 0x0 2 0x0 1 0>;

  qcom,page1 = <1 0x5002 2 0x00 1 0>;
  qcom,poll1 = <0 0x0 2 0x0 1 0>;
  qcom,mem1 = <0 0x0 2 0x0 1 0>;

  qcom,page2 = <1 0x3d84 2 0xc0 1 0>;
  qcom,poll2 = <0 0x0 2 0x0 1 0>;
  qcom,mem2 = <0 0x0 2 0x0 1 0>;

  qcom,page3 = <1 0x3d88 2 0x70 1 0>;
  qcom,poll3 = <0 0x0 2 0x0 1 0>;
  qcom,mem3 = <0 0x0 2 0x0 1 0>;

  qcom,page4 = <1 0x3d89 2 0x10 1 0>;
  qcom,poll4 = <0 0x0 2 0x0 1 0>;
  qcom,mem4 = <0 0x0 2 0x0 1 0>;

  qcom,page5 = <1 0x3d8a 2 0x70 1 0>;
  qcom,poll5 = <0 0x0 2 0x0 1 0>;
  qcom,mem5 = <0 0x0 2 0x0 1 0>;

  qcom,page6 = <1 0x3d8b 2 0xf4 1 0>;
  qcom,poll6 = <0 0x0 2 0x0 1 0>;
  qcom,mem6 = <0 0x0 2 0x0 1 0>;

  qcom,page7 = <1 0x3d81 2 0x01 1 10>;
  qcom,poll7 = <0 0x0 2 0x0 1 1>;
  qcom,mem7 = <1536 0x7010 2 0 1 0>;

  cam_vdig-supply = <&pm8937_l23>;
  cam_vana-supply = <&pm8937_l22>;
  cam_vio-supply = <&pm8937_l6>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana",
   "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default
   &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep &cam_sensor_front1_sleep>;
  gpios = <&tlmm 28 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg",
   "sensor_vreg",
   "sensor_gpio", "sensor_gpio" , "sensor_clk";
  qcom,cam-power-seq-val = "cam_vdig", "cam_vana", "cam_vio",
   "sensor_gpio_reset", "sensor_gpio_standby",
   "sensor_cam_mclk";
  qcom,cam-power-seq-cfg-val = <1 1 1 1 1 24000000>;
  qcom,cam-power-seq-delay = <1 1 1 30 30 5>;
  status = "ok";
  clocks = <&clock_gcc 0x42545468>,
   <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom2: qcom,eeprom@2 {
  cell-index = <2>;
  compatible = "qcom,eeprom";
  qcom,cci-master = <1>;
  reg = <0x2>;
  cam_vdig-supply = <&pm8937_l23>;
  cam_vana-supply = <&pm8937_l22>;
  cam_vio-supply = <&pm8937_l6>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vana", "cam_vio",
       "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <200000 0 80000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
    &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 38 0>,
   <&tlmm 50 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
   "CAM_RESET1",
   "CAM_STANDBY1";
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
    <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <270>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,eeprom-src = <&eeprom0>;
  qcom,actuator-src = <&actuator0>;
  cam_vana-supply = <&pm8937_l22>;
  cam_vio-supply = <&pm8937_l6>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-min-voltage = <0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <0 80000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
    &cam_sensor_rear_default
    &cam_sensor_rear_vdig>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep
    &cam_sensor_rear_vdig_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 36 0>,
   <&tlmm 35 0>,
   <&tlmm 62 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-vdig = <3>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0",
   "CAM_VDIG";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  qcom,actuator-src = <&actuator2>;
  qcom,eeprom-src = <&eeprom2>;
  cam_vdig-supply = <&pm8937_l23>;
  cam_vana-supply = <&pm8937_l22>;
  cam_vio-supply = <&pm8937_l6>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana",
       "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <200000 0 80000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
    &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep
    &cam_sensor_front_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 38 0>,
   <&tlmm 50 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
   "CAM_RESET1",
   "CAM_STANDBY1";
  qcom,sensor-position = <0x100>;
  qcom,sensor-mode = <1>;
  qcom,cci-master = <1>;
  clocks = <&clock_gcc 0xa73cad0c>,
    <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x02>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  qcom,eeprom-src = <&eeprom1>;
  qcom,actuator-src = <&actuator1>;
  cam_vdig-supply = <&pm8937_l23>;
  cam_vana-supply = <&pm8937_l22>;
  cam_vio-supply = <&pm8937_l6>;
  cam_vaf-supply = <&pm8937_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana",
     "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default
    &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep
    &cam_sensor_front1_sleep>;
  gpios = <&tlmm 28 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x42545468>,
   <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };
};
# 16 "../arch/arm64/boot/dts/qcom/msm8937-mtp.dtsi" 2

&flash_led {
 compatible = "qcom,qpnp-flash-led";
 reg = <0xd300 0x100>;
 pinctrl-names = "flash_led_enable","flash_led_disable";
 pinctrl-0 = <&rear_flash_led_enable>;
 pinctrl-1 = <&rear_flash_led_disable>;
 qcom,follow-otst2-rb-disabled;
};

&wled {
 qcom,cons-sync-write-delay-us = <1000>;
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  camera_focus {
   label = "camera_focus";
   gpios = <&tlmm 128 0x1>;
   linux,input-type = <1>;
   linux,code = <0x210>;
   debounce-interval = <15>;
  };

  camera_snapshot {
   label = "camera_snapshot";
   gpios = <&tlmm 127 0x1>;
   linux,input-type = <1>;
   linux,code = <0x2fe>;
   debounce-interval = <15>;
  };

  vol_up {
   label = "volume_up";
   gpios = <&tlmm 91 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   debounce-interval = <15>;
  };
 };

 hbtp {
  compatible = "qcom,hbtp-input";
  vcc_dig-supply = <&pm8937_l5>;
  qcom,dig-load = <15000>;
  qcom,dig-vtg-min = <1800000>;
  qcom,dig-vtg-max = <1800000>;
 };
};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_active>;
};

&pmi_haptic{
 qcom,wave-play-rate-us = <4165>;
 qcom,actuator-type = "lra";
 qcom,lra-auto-res-mode="qwd";
 qcom,lra-high-z="opt1";
 qcom,lra-res-cal-period = <4>;
 qcom,correct-lra-drive-freq;
 qcom,misc-trim-error-rc19p2-clk-reg-present;
};

&spi_3 {
 maxim_sti@0 {
  status = "disabled";
  compatible = "maxim,maxim_sti";
  reg = <0>;
  interrupt-parent = <&tlmm>;
  interrupts = <65 0>;
  spi-max-frequency = <16000000>;
  avdd-supply = <&pm8937_l10>;
  dvdd-supply = <&pm8937_l5>;
  maxim_sti,irq-gpio = <&tlmm 65 0x00>;
  maxim_sti,reset-gpio = <&tlmm 64 0x00>;
  maxim_sti,touch_fusion = "/vendor/bin/touch_fusion";
  maxim_sti,config_file = "/etc/firmware/qtc800s.cfg";
  maxim_sti,fw_name = "qtc800s.bin";
  pinctrl-names = "pmx_ts_active","pmx_ts_suspend",
   "pmx_ts_release";
  pinctrl-0 = <&ts_int_active &ts_reset_active>;
  pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
  pinctrl-2 = <&ts_release>;
 };
};

&i2c_5 {
 nq@28 {
  compatible = "qcom,nq-nci";
  reg = <0x28>;
  qcom,nq-irq = <&tlmm 17 0x00>;
  qcom,nq-ven = <&tlmm 16 0x00>;
  qcom,nq-firm = <&tlmm 130 0x00>;
  qcom,nq-clkreq = <&pm8937_gpios 5 0x00>;
  interrupt-parent = <&tlmm>;
  qcom,clk-src = "BBCLK2";
  interrupts = <17 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active", "nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_disable_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_disable_suspend>;
  clocks = <&clock_gcc 0x498938e5>;
  clock-names = "ref_clk";
 };
};

&sdhc_1 {

 vdd-supply = <&pm8937_l8>;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 570000>;


 vdd-io-supply = <&pm8937_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000
        384000000>;
 qcom,nonremovable;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

 status = "ok";
};

&sdhc_2 {

 vdd-supply = <&pm8937_l11>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <15000 800000>;


 vdd-io-supply = <&pm8937_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
  1 &intc 0 221 0
  2 &tlmm 67 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&tlmm 67 0x1>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
        200000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 status = "ok";
};

&pm8937_gpios {
 gpio@c400 {
  qcom,mode = <0>;
  qcom,output-type = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <3>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

# 1 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <8>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 14 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-video.dtsi"
&mdss_mdp {
 dsi_truly_1080_vid: qcom,mdss_dsi_truly_1080p_video {
  qcom,mdss-dsi-panel-name = "truly 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a 3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   23 01 00 00 00 00 02 b0 00
   29 01 00 00 00 00 07 b3 14 00 00 00 00 00
   29 01 00 00 00 00 03 b6 3a d3
   29 01 00 00 00 00 03 c0 00 00
   29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02
    58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01
    22 22 00 01
   29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00
   29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06
    00 00 00 00 00 04 00 00 00 0c 06
   29 01 00 00 00 00 29 c6 00 69 00 69 00 69 00 00 00 00 00
    69 00 69 00 69 10 19 07 00 01 00 69 00 69 00 69 00 00 00
    00 00 69 00 69 00 69 10 19 07
   29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0
   23 01 00 00 00 00 02 cc 0b
   29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00
   29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00
    a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33
   29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32
   29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52
    60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77
   29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00
    00 fc 00 00 00 00 00 fc 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 16 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_truly_1080_cmd: qcom,mdss_dsi_truly_1080p_cmd {
  qcom,mdss-dsi-panel-name = "truly 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a 3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 d6 01
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   23 01 00 00 00 00 02 b0 04
   29 01 00 00 00 00 07 b3 04 00 00 00 00 00
   29 01 00 00 00 00 03 b6 3a d3
   29 01 00 00 00 00 03 c0 00 00
   29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02
    58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01
    22 22 00 01
   29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00
   29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06
    00 00 00 00 00 04 00 00 00 0c 06
   29 01 00 00 00 00 29 c6 78 69 00 69 00 69 00 00 00 00 00
    69 00 69 00 69 10 19 07 00 78 00 69 00 69 00 69 00 00 00
    00 00 69 00 69 00 69 10 19 07
   29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0
   23 01 00 00 00 00 02 cc 0b
   29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00
   29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00
    a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33
   29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32
   29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52
    60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77
   29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00
    00 fc 00 00 00 00 00 fc 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 17 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-r69006-1080p-cmd.dtsi" 1
# 19 "../arch/arm64/boot/dts/qcom/dsi-panel-r69006-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_r69006_1080p_cmd: qcom,mdss_dsi_r69006_1080p_cmd {
  qcom,mdss-dsi-panel-name = "r69006 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <82>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <9>;
  qcom,mdss-dsi-v-front-porch = <3>;
  qcom,mdss-dsi-v-pulse-width = <15>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 B0 00
   29 01 00 00 00 00 06
    B3 04 10 00 00 00
   29 01 00 00 00 00 03
    B4 0C 00
   29 01 00 00 00 00 04
    B6 3B D3 00
   23 01 00 00 00 00
    02 C0 00
   15 01 00 00 00 00
    02 36 98
   23 01 00 00 00 00
    02 CC 04
   29 01 00 00 00 00 20
    C1 84 00 10 EF 8B F1 FF
    FF DF 9C C5 9A 73 8D AD
    63 FE FF FF CB F8 01 00
    AA 40 02 C2 01 08 00 01
   29 01 00 00 00 00 0A
    CB 0D FE 1F 2C 00 00 00
    00 00
   29 01 00 00 00 00 0B
    C2 01 F7 80 04 63 00 60
    00 01 30
   29 01 00 00 00 00 07
    C3 55 01 00 01 00 00
   29 01 00 00 00 00 12
    C4 70 00 00 00 00 00 00
    00 00 02 01 00 05 01 00
    00 00
   29 01 00 00 00 00 0F
    C6 57 07 4A 07 4A 01 0E
    01 02 01 02 09 15 07
   29 01 00 00 00 00 1F
    C7 00 06 0C 16 27 35 3F
    4D 33 3C 49 5B 64 66 67
    00 06 0C 16 27 35 3F 4D
    33 3C 49 5B 64 66 67
   29 01 00 00 00 00 14
    C8 00 00 FE 01 08 E7 00
    00 FD 02 03 A8 00 00 FC
    E7 E9 C9 00
   29 01 00 00 00 00 09
    C9 1F 68 1F 68 4C 4C C4
    11
   29 01 00 00 00 00 11
    D0 11 01 91 0B D9 19 19
    00 00 00 19 99 00 00 00
    00
   29 01 00 00 00 00 1D
    D3 1B 3B BB AD A5 33 33
    33 00 80 AD A8 37 33 33
    33 33 F7 F2 1F 7D 7C FF
    0F 99 00 FF FF
   29 01 00 00 00 00 04
    D4 57 33 03
   29 01 00 00 00 00 0C
    D5 66 00 00 01 32 01 32
    00 0b 00 0b
   29 01 00 00 00 00 02 BE 04
   29 01 00 00 00 00 11
    CF 40 10 00 00 00 00 32
    00 00 00 00 00 00 00 00
    00
   29 01 00 00 00 00 06
    DE 00 00 3F FF 10
   29 01 00 00 00 00 02 E9 00
   29 01 00 00 00 00 02 F2 00
   23 01 00 00 00 00 02 D6 01
   39 01 00 00 00 00 02 35 00
   39 01 00 00 00 00 02 51 FF
   39 01 00 00 00 00 02 53 2C
   39 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 0A 00 02 28 00
   29 01 00 00 00 00 1d D3 13 3B BB A5 A5 33 33 33
    00 80 A4 A8 37 33 33 33 33 F7 F2 1F 7D
    7C FF 0F 99 00 FF FF
   05 01 00 00 5A 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-timings = [6E 3F 36 00 5A 4F 38 41 54
   03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1e>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x1C>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
  qcom,mdss-dsi-rx-eot-ignore;
  qcom,mdss-dsi-tx-eot-append;
 };
};
# 18 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-r69006-1080p-video.dtsi" 1
# 18 "../arch/arm64/boot/dts/qcom/dsi-panel-r69006-1080p-video.dtsi"
&mdss_mdp {
 dsi_r69006_1080p_video: qcom,mdss_dsi_r69006_1080p_video {
  qcom,mdss-dsi-panel-name = "r69006 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <82>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <9>;
  qcom,mdss-dsi-v-front-porch = <3>;
  qcom,mdss-dsi-v-pulse-width = <15>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 B0 00
   29 01 00 00 00 00 06
    B3 05 10 00 00 00
   29 01 00 00 00 00 03 B4 0c 00
   29 01 00 00 00 00 04 B6 3b c3 00
   23 01 00 00 00 00 02 C0 00
   15 01 00 00 00 00 02 36 98
   23 01 00 00 00 00 02 CC 04
   29 01 00 00 00 00 20
    C1 84 00 10 EF 8B
    F1 FF FF DF 9C C5
    9A 73 8D AD 63 FE
    FF FF CB F8 01 00
    AA 40 00 C2 01 08
    00 01
   29 01 00 00 00 00 0A
    CB 0D FE 1F 2C 00
    00 00 00 00
   29 01 00 00 00 00 0B
    C2 01 F7 80 04 63
    00 60 00 01 30
   29 01 00 00 00 00 07
    C3 55 01 00 01 00
    00
   29 01 00 00 00 00 12
    C4 70 00 00 00 00
    00 00 00 00 02 01
    00 05 01 00 00 00
   29 01 00 00 00 00 0F
    C6 59 07 4a 07 4a
    01 0E 01 02 01 02
    09 15 07
   29 01 00 00 00 00 1F
    C7 00 30 32 34 42
    4E 56 62 44 4A 54
    62 6B 73 7F 08 30
    32 34 42 4E 56 62
    44 4A 54 62 6B 73
    7F
   29 01 00 00 00 00 14
    C8 00 00 00 00 00
    FC 00 00 00 00 00
    FC 00 00 00 00 00
    FC 00
   29 01 00 00 00 00 09
    C9 1F 68 1F 68 4C
    4C C4 11
   29 01 00 00 00 00 11
    D0 33 01 91 0B D9
    19 19 00 00 00 19
    99 00 00 00 00
   29 01 00 00 00 00 1D
    D3 1B 3B BB AD A5
    33 33 33 00 80 AD
    A8 6f 6f 33 33 33
    F7 F2 1F 7D 7C FF
    0F 99 00 FF FF
   29 01 00 00 00 00 04
    D4 57 33 03
   29 01 00 00 00 00 0C
    D5 66 00 00 01 27
    01 27 00 6D 00 6D
   23 01 00 00 00 00 02 D6 81
   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
   05 01 00 00 96 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7d 25 1d 00 37 33
   22 27 1e 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x20>;
  qcom,mdss-dsi-t-clk-pre = <0x2c>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x1C>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
 };
};
# 19 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-hx8394f-720p-video.dtsi" 1
# 19 "../arch/arm64/boot/dts/qcom/dsi-panel-hx8394f-720p-video.dtsi"
&mdss_mdp {
 dsi_hx8394f_720p_video: qcom,mdss_dsi_hx8394f_720p_video {
  qcom,mdss-dsi-panel-name = "hx8394f 720p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <16>;
  qcom,mdss-dsi-h-back-porch = <16>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <15>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 B9 FF 83 94
    39 01 00 00 00 00 07
     BA 63 03 68 6B B2 C0
    39 01 00 00 00 00 0B
     B1 50 12 72 09 33 54 B1 31 6B 2F
    39 01 00 00 00 00 07
     B2 00 80 64 0E 0D 2F
    39 01 00 00 00 00 16
     B4 73 74 73 74 73 74 01 0C 86 75
     00 3F 73 74 73 74 73 74 01 0C 86
    39 01 00 00 00 00 22
     D3 00 00 07 07 40 07 10 00 08 10
     08 00 08 54 15 0E 05 0E 02 15 06
     05 06 47 44 0A 0A 4B 10 07 07 0E
     40
    39 01 00 00 00 00 2D
     D5 1A 1A 1B 1B 00 01 02 03 04 05
     06 07 08 09 0A 0B 24 25 18 18 26
     27 18 18 18 18 18 18 18 18 18 18
     18 18 18 18 18 18 20 21 18 18 18
     18
    39 01 00 00 00 00 2D
     D6 1A 1A 1B 1B 0B 0A 09 08 07 06
     05 04 03 02 01 00 21 20 18 18 27
     26 18 18 18 18 18 18 18 18 18 18
     18 18 18 18 18 18 25 24 18 18 18
     18
    39 01 00 00 00 00 3B
     E0 00 0C 19 20 23 26 29 28 51 61
     70 6F 76 86 89 8D 99 9A 95 A1 B0
     57 55 58 5C 5e 64 6B 7F 00 0C 19
     20 23 26 29 28 51 61 70 6F 76 86
     89 8D 99 9A 95 A1 B0 57 55 58 5C
     5E 64 6B 7F
    39 01 00 00 00 00 03 C0 1F 31
    15 01 00 00 00 00 02 CC 0B
    15 01 00 00 00 00 02 D4 02
    15 01 00 00 00 00 02 BD 02
    39 01 00 00 00 00 0D
     D8 FF FF FF FF FF FF FF FF FF FF
     FF FF
    15 01 00 00 00 00 02 BD 00
    15 01 00 00 00 00 02 BD 01
    15 01 00 00 00 00 02 B1 00
    15 01 00 00 00 00 02 BD 00
    39 01 00 00 00 00 08
     BF 40 81 50 00 1A FC 01
    39 01 00 00 00 00 03 B6 7D 7D
    05 01 00 00 78 00 02 11 00
    39 01 00 00 00 00 0D
     B2 00 80 64 0E 0D 2F 00 00 00 00
     C0 18
    05 01 00 00 14 00 02 29 00];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
    05 01 00 00 96 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings
   = [72 16 0e 00 38 3c 12 1a 10 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x18>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 D9
   06 01 00 01 05 00 01 09
   06 01 00 01 05 00 01 45];
  qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <4 4 3>;
  qcom,mdss-dsi-panel-status-valid-params = <1 3 2>;
  qcom,mdss-dsi-panel-status-value =
   <0x80 0x80 0x73 0x04 0x05 0x0f>,
   <0x80 0x80 0x73 0x04 0x05 0x1e>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
 };
};
# 20 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-adv7533-1080p.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-adv7533-1080p.dtsi"
&mdss_mdp {
  dsi_adv7533_1080p: qcom,mdss_dsi_adv7533_1080p {
  label = "adv7533 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-name = "dsi_adv7533_1080p";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1920>;
  qcom,mdss-dsi-panel-height = <1080>;
  qcom,mdss-dsi-h-front-porch = <88>;
  qcom,mdss-dsi-h-back-porch = <148>;
  qcom,mdss-dsi-h-pulse-width = <44>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <36>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [
    E6 38 26 00 68 6C 2A 3A 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <160>;
  qcom,mdss-pan-physical-height-dimension = <90>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-always-on;
  qcom,mdss-dsi-panel-timings-phy-v2 = [1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0];
  qcom,dba-panel;
  qcom,bridge-name = "adv7533";
 };
};
# 21 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-adv7533-720p.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-adv7533-720p.dtsi"
&mdss_mdp {
dsi_adv7533_720p: qcom,mdss_dsi_adv7533_720p {
  label = "adv7533 720p video mode dsi panel";
  qcom,mdss-dsi-panel-name = "dsi_adv7533_720p";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <720>;
  qcom,mdss-dsi-h-front-porch = <110>;
  qcom,mdss-dsi-h-back-porch = <220>;
  qcom,mdss-dsi-h-pulse-width = <40>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <5>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-panel-timings = [
    A4 24 18 00 4E 52 1C 28 1C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x20>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <160>;
  qcom,mdss-pan-physical-height-dimension = <90>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-always-on;
  qcom,mdss-dsi-panel-timings-phy-v2 = [1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 08 02 03 01 03 04 a0];
  qcom,dba-panel;
  qcom,bridge-name = "adv7533";
 };
};
# 22 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-720p-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-720p-video.dtsi"
&mdss_mdp {
 dsi_truly_720_vid: qcom,mdss_dsi_truly_720p_video {
  qcom,mdss-dsi-panel-name = "truly 720p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <6>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <32>;
  qcom,mdss-dsi-v-front-porch = <32>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [87 2c 12 00 40 44 16 1e 17 03
   04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 06 f0 55 aa 52
    08 00
   29 01 00 00 00 00 03 b1 78 21
   23 01 00 00 00 00 02 b6 0f
   29 01 00 00 00 00 03 bc 00 00
   29 01 00 00 00 00 06 bd 02 b0 1e 1e 00
   29 01 00 00 00 00 0b e7 f2 e6 d8 cc bf b2 a5 99 99 95
   29 01 00 00 00 00 0b e8 f2 e6 d8 cc bf b2 a5 99 99 95
   29 01 00 00 00 00 06 f0 55 aa 52 08 01
   29 01 00 00 00 00 03 bc a0 00
   29 01 00 00 00 00 03 bd a0 00
   23 01 00 00 00 00 02 ca 01
   23 01 00 00 00 00 02 c0 0c
   23 01 00 00 00 00 02 be 4e
   29 01 00 00 00 00 03 b3 38 38
   29 01 00 00 00 00 03 b4 11 11
   29 01 00 00 00 00 03 b6 05 05
   29 01 00 00 00 00 03 b9 45 45
   29 01 00 00 00 00 03 ba 25 25
   29 01 00 00 00 00 03 c4 11 11
   23 01 00 00 00 00 02 c6 66
   29 01 00 00 00 00 06 f0 55 aa 52 08 02
   23 01 00 00 00 00 02 ee 00
   29 01 00 00 00 00 11 b0 00 37 00 48 00 69 00 8a 00 ab 00
    cb 00 eb 01 1c
   29 01 00 00 00 00 11 b1 01 41 01 7c 01 aa 01 f3 02 2d 02
    2e 02 63 02 9d
   29 01 00 00 00 00 11 b2 02 c3 02 f6 03 19 03 54 03 85 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 b3 03 e0 03 e8
   29 01 00 00 00 00 11 bc 00 37 00 48 00 69 00 8a 00 ab 00
    cb 00 eb 01 1c
   29 01 00 00 00 00 11 bd 01 41 01 7c 01 aa 01 f3 02 2d 02
    2e 02 63 02 9d
   29 01 00 00 00 00 11 be 02 c3 02 f6 03 19 03 54 03 85 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 bf 03 e0 03 e8
   29 01 00 00 00 00 11 b4 00 d1 00 d7 00 e4 00 f1 00 fe 01
    12 01 26 01 48
   29 01 00 00 00 00 11 b5 01 64 01 95 01 bd 02 01 02 36 02
    38 02 6c 02 a7
   29 01 00 00 00 00 11 b6 02 ce 03 04 03 2b 03 5b 03 89 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 b7 03 e0 03 e8
   29 01 00 00 00 00 11 c0 00 d1 00 d7 00 e4 00 f1 00 fe 01
    12 01 26 01 48
   29 01 00 00 00 00 11 c1 01 64 01 95 01 bd 02 01 02 36 02
    38 02 6c 02 a7
   29 01 00 00 00 00 11 c2 02 ce 03 04 03 2b 03 5b 03 89 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 c3 03 e0 03 e8
   29 01 00 00 00 00 11 b8 00 37 00 45 00 61 00 7d 00 9a 00
    bb 00 dc 01 0b
   29 01 00 00 00 00 11 b9 01 31 01 6e 01 9e 01 ea 02 24 02
    25 02 58 02 90
   29 01 00 00 00 00 11 ba 02 b4 02 e4 03 04 03 44 03 7f 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 bb 03 e0 03 e8
   29 01 00 00 00 00 11 c4 00 37 00 45 00 61 00 7d 00 9a 00
    bb 00 dc 01 0b
   29 01 00 00 00 00 11 c5 01 31 01 6e 01 9e 01 ea 02 24 02
    25 02 58 02 90
   29 01 00 00 00 00 11 c6 02 b4 02 e4 03 04 03 44 03 7f 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 c7 03 e0 03 e8
   29 01 00 00 00 00 06 f0 55 aa 52 08 06
   29 01 00 00 00 00 03 b0 29 2a
   29 01 00 00 00 00 03 b1 10 12
   29 01 00 00 00 00 03 b2 14 16
   29 01 00 00 00 00 03 b3 18 1a
   29 01 00 00 00 00 03 b4 02 04
   29 01 00 00 00 00 03 b5 34 34
   29 01 00 00 00 00 03 b6 34 2e
   29 01 00 00 00 00 03 b7 2e 2e
   29 01 00 00 00 00 03 b8 34 00
   29 01 00 00 00 00 03 b9 34 34
   29 01 00 00 00 00 03 ba 34 34
   29 01 00 00 00 00 03 bb 01 34
   29 01 00 00 00 00 03 bc 2e 2e
   29 01 00 00 00 00 03 bd 2e 34
   29 01 00 00 00 00 03 be 34 34
   29 01 00 00 00 00 03 bf 05 03
   29 01 00 00 00 00 03 c0 1b 19
   29 01 00 00 00 00 03 c1 17 15
   29 01 00 00 00 00 03 c2 13 11
   29 01 00 00 00 00 03 c3 2a 29
   29 01 00 00 00 00 03 e5 2e 2e
   29 01 00 00 00 00 03 c4 29 2a
   29 01 00 00 00 00 03 c5 1b 19
   29 01 00 00 00 00 03 c6 17 15
   29 01 00 00 00 00 03 c7 13 11
   29 01 00 00 00 00 03 c8 01 05
   29 01 00 00 00 00 03 c9 34 34
   29 01 00 00 00 00 03 ca 34 2e
   29 01 00 00 00 00 03 cb 2e 2e
   29 01 00 00 00 00 03 cc 34 03
   29 01 00 00 00 00 03 cd 34 34
   29 01 00 00 00 00 03 ce 34 34
   29 01 00 00 00 00 03 cf 02 34
   29 01 00 00 00 00 03 d0 2e 2e
   29 01 00 00 00 00 03 d1 2e 34
   29 01 00 00 00 00 03 d2 34 34
   29 01 00 00 00 00 03 d3 04 00
   29 01 00 00 00 00 03 d4 10 12
   29 01 00 00 00 00 03 d5 14 16
   29 01 00 00 00 00 03 d6 18 1a
   29 01 00 00 00 00 03 d7 2a 29
   29 01 00 00 00 00 03 e6 2e 2e
   29 01 00 00 00 00 06 d8 00 00 00 54 00
   29 01 00 00 00 00 06 d9 00 15 00 00 00
   23 01 00 00 00 00 02 e7 00
   29 01 00 00 00 00 06 f0 55 aa 52 08 03
   29 01 00 00 00 00 03 b1 00 00
   29 01 00 00 00 00 03 b0 00 00
   29 01 00 00 00 00 06 b2 05 00 00 00 00
   29 01 00 00 00 00 06 b3 05 00 00 00 00
   29 01 00 00 00 00 06 b4 05 00 00 00 00
   29 01 00 00 00 00 06 b5 05 00 17 00 00
   29 01 00 00 00 00 06 b6 12 00 19 00 00
   29 01 00 00 00 00 06 b7 12 00 19 00 00
   29 01 00 00 00 00 06 b8 12 00 19 00 00
   29 01 00 00 00 00 06 b9 12 00 19 00 00
   29 01 00 00 00 00 06 ba 57 00 00 00 00
   29 01 00 00 00 00 06 bb 57 00 00 00 00
   29 01 00 00 00 00 06 bc 75 00 1a 00 00
   29 01 00 00 00 00 06 bd 53 00 1a 00 00
   29 01 00 00 00 00 05 c0 00 34 00 00
   29 01 00 00 00 00 05 c1 00 34 00 00
   29 01 00 00 00 00 05 c2 00 34 00 00
   29 01 00 00 00 00 05 c3 00 34 00 00
   23 01 00 00 00 00 02 c4 20
   23 01 00 00 00 00 02 c5 00
   23 01 00 00 00 00 02 c6 00
   23 01 00 00 00 00 02 c7 00
   29 01 00 00 00 00 06 f0 55 aa 52 08 05
   23 01 00 00 00 00 02 ed 30
   29 01 00 00 00 00 03 b0 17 06
   23 01 00 00 00 00 02 b8 08
   29 01 00 00 00 00 06 bd 03 07 00 03 00
   29 01 00 00 00 00 03 b1 17 06
   23 01 00 00 00 00 02 b9 00
   29 01 00 00 00 00 03 b2 00 00
   23 01 00 00 00 00 02 ba 00
   29 01 00 00 00 00 03 b3 17 06
   23 01 00 00 00 00 02 bb 0a
   29 01 00 00 00 00 03 b4 17 06
   29 01 00 00 00 00 03 b5 17 06
   29 01 00 00 00 00 03 b6 14 03
   29 01 00 00 00 00 03 b7 00 00
   23 01 00 00 00 00 02 bc 02
   23 01 00 00 00 00 02 e5 06
   23 01 00 00 00 00 02 e6 06
   23 01 00 00 00 00 02 e7 00
   23 01 00 00 00 00 02 e8 06
   23 01 00 00 00 00 02 e9 06
   23 01 00 00 00 00 02 ea 06
   23 01 00 00 00 00 02 eb 00
   23 01 00 00 00 00 02 ec 00
   23 01 00 00 00 00 02 c0 07
   23 01 00 00 00 00 02 c1 80
   23 01 00 00 00 00 02 c2 a4
   23 01 00 00 00 00 02 c3 05
   23 01 00 00 00 00 02 c4 00
   23 01 00 00 00 00 02 c5 02
   23 01 00 00 00 00 02 c6 22
   23 01 00 00 00 00 02 c7 03
   29 01 00 00 00 00 03 c8 05 30
   29 01 00 00 00 00 03 c9 01 31
   29 01 00 00 00 00 03 ca 03 21
   29 01 00 00 00 00 03 cb 01 20
   29 01 00 00 00 00 06 d1 00 05 09 07 10
   29 01 00 00 00 00 06 d2 10 05 0e 03 10
   29 01 00 00 00 00 06 d3 20 00 48 07 10
   29 01 00 00 00 00 06 d4 30 00 43 07 10
   23 01 00 00 00 00 02 d0 00
   29 01 00 00 00 00 04 cc 00 00 3e
   29 01 00 00 00 00 04 cd 00 00 3e
   29 01 00 00 00 00 04 ce 00 00 02
   29 01 00 00 00 00 04 cf 00 00 02
   23 01 00 00 00 00 02 6f 11
   23 01 00 00 00 00 02 f3 01
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 03
   15 01 00 00 c8 00 02 35 00
   05 01 00 00 78 00 02 11 00
   05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 23 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-wuxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-wuxga-video.dtsi"
&mdss_mdp {
 dsi_truly_wuxga_vid: qcom,mdss_dsi_truly_wuxga_video {
  qcom,mdss-dsi-panel-name = "truly wuxga video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1920>;
  qcom,mdss-dsi-panel-height = <1200>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [f3 3a 26 00 6c 6e
      2c 3e 2f 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 200>, <0 200>, <1 200>;
 };
};
# 24 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-720p-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-720p-cmd.dtsi"
&mdss_mdp {
 dsi_truly_720_cmd: qcom,mdss_dsi_truly_720p_cmd {
  qcom,mdss-dsi-panel-name = "truly 720p cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <6>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <32>;
  qcom,mdss-dsi-v-front-porch = <32>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [87 2c 12 00 40 44 16 1e 17 03
   04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 06 f0 55 aa 52
    08 00
   29 01 00 00 00 00 03 b1 78 21
   23 01 00 00 00 00 02 b6 0f
   29 01 00 00 00 00 03 bc 00 00
   29 01 00 00 00 00 06 bd 02 67 20 20 00
   29 01 00 00 00 00 0b e7 f2 e6 d8 cc bf b2 a5 99 99 95
   29 01 00 00 00 00 0b e8 f2 e6 d8 cc bf b2 a5 99 99 95
   29 01 00 00 00 00 06 f0 55 aa 52 08 01
   29 01 00 00 00 00 03 bc a0 00
   29 01 00 00 00 00 03 bd a0 00
   23 01 00 00 00 00 02 ca 01
   23 01 00 00 00 00 02 c0 0c
   23 01 00 00 00 00 02 be 4e
   29 01 00 00 00 00 03 b3 38 38
   29 01 00 00 00 00 03 b4 11 11
   29 01 00 00 00 00 03 b6 05 05
   29 01 00 00 00 00 03 b9 45 45
   29 01 00 00 00 00 03 ba 25 25
   29 01 00 00 00 00 03 c4 11 11
   23 01 00 00 00 00 02 c6 66
   29 01 00 00 00 00 06 f0 55 aa 52 08 02
   23 01 00 00 00 00 02 ee 00
   29 01 00 00 00 00 11 b0 00 37 00 48 00 69 00 8a 00 ab 00
    cb 00 eb 01 1c
   29 01 00 00 00 00 11 b1 01 41 01 7c 01 aa 01 f3 02 2d 02
    2e 02 63 02 9d
   29 01 00 00 00 00 11 b2 02 c3 02 f6 03 19 03 54 03 85 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 b3 03 e0 03 e8
   29 01 00 00 00 00 11 bc 00 37 00 48 00 69 00 8a 00 ab 00
    cb 00 eb 01 1c
   29 01 00 00 00 00 11 bd 01 41 01 7c 01 aa 01 f3 02 2d 02
    2e 02 63 02 9d
   29 01 00 00 00 00 11 be 02 c3 02 f6 03 19 03 54 03 85 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 bf 03 e0 03 e8
   29 01 00 00 00 00 11 b4 00 d1 00 d7 00 e4 00 f1 00 fe 01
    12 01 26 01 48
   29 01 00 00 00 00 11 b5 01 64 01 95 01 bd 02 01 02 36 02
    38 02 6c 02 a7
   29 01 00 00 00 00 11 b6 02 ce 03 04 03 2b 03 5b 03 89 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 b7 03 e0 03 e8
   29 01 00 00 00 00 11 c0 00 d1 00 d7 00 e4 00 f1 00 fe 01
    12 01 26 01 48
   29 01 00 00 00 00 11 c1 01 64 01 95 01 bd 02 01 02 36 02
    38 02 6c 02 a7
   29 01 00 00 00 00 11 c2 02 ce 03 04 03 2b 03 5b 03 89 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 c3 03 e0 03 e8
   29 01 00 00 00 00 11 b8 00 37 00 45 00 61 00 7d 00 9a 00
    bb 00 dc 01 0b
   29 01 00 00 00 00 11 b9 01 31 01 6e 01 9e 01 ea 02 24 02
    25 02 58 02 90
   29 01 00 00 00 00 11 ba 02 b4 02 e4 03 04 03 44 03 7f 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 bb 03 e0 03 e8
   29 01 00 00 00 00 11 c4 00 37 00 45 00 61 00 7d 00 9a 00
    bb 00 dc 01 0b
   29 01 00 00 00 00 11 c5 01 31 01 6e 01 9e 01 ea 02 24 02
    25 02 58 02 90
   29 01 00 00 00 00 11 c6 02 b4 02 e4 03 04 03 44 03 7f 03
    b2 03 c1 03 d1
   29 01 00 00 00 00 05 c7 03 e0 03 e8
   29 01 00 00 00 00 06 f0 55 aa 52 08 06
   29 01 00 00 00 00 03 b0 29 2a
   29 01 00 00 00 00 03 b1 10 12
   29 01 00 00 00 00 03 b2 14 16
   29 01 00 00 00 00 03 b3 18 1a
   29 01 00 00 00 00 03 b4 02 04
   29 01 00 00 00 00 03 b5 34 34
   29 01 00 00 00 00 03 b6 34 2e
   29 01 00 00 00 00 03 b7 2e 2e
   29 01 00 00 00 00 03 b8 34 00
   29 01 00 00 00 00 03 b9 34 34
   29 01 00 00 00 00 03 ba 34 34
   29 01 00 00 00 00 03 bb 01 34
   29 01 00 00 00 00 03 bc 2e 2e
   29 01 00 00 00 00 03 bd 2e 34
   29 01 00 00 00 00 03 be 34 34
   29 01 00 00 00 00 03 bf 05 03
   29 01 00 00 00 00 03 c0 1b 19
   29 01 00 00 00 00 03 c1 17 15
   29 01 00 00 00 00 03 c2 13 11
   29 01 00 00 00 00 03 c3 2a 29
   29 01 00 00 00 00 03 e5 2e 2e
   29 01 00 00 00 00 03 c4 29 2a
   29 01 00 00 00 00 03 c5 1b 19
   29 01 00 00 00 00 03 c6 17 15
   29 01 00 00 00 00 03 c7 13 11
   29 01 00 00 00 00 03 c8 01 05
   29 01 00 00 00 00 03 c9 34 34
   29 01 00 00 00 00 03 ca 34 2e
   29 01 00 00 00 00 03 cb 2e 2e
   29 01 00 00 00 00 03 cc 34 03
   29 01 00 00 00 00 03 cd 34 34
   29 01 00 00 00 00 03 ce 34 34
   29 01 00 00 00 00 03 cf 02 34
   29 01 00 00 00 00 03 d0 2e 2e
   29 01 00 00 00 00 03 d1 2e 34
   29 01 00 00 00 00 03 d2 34 34
   29 01 00 00 00 00 03 d3 04 00
   29 01 00 00 00 00 03 d4 10 12
   29 01 00 00 00 00 03 d5 14 16
   29 01 00 00 00 00 03 d6 18 1a
   29 01 00 00 00 00 03 d7 2a 29
   29 01 00 00 00 00 03 e6 2e 2e
   29 01 00 00 00 00 06 d8 00 00 00 54 00
   29 01 00 00 00 00 06 d9 00 15 00 00 00
   23 01 00 00 00 00 02 e7 00
   29 01 00 00 00 00 06 f0 55 aa 52 08 03
   29 01 00 00 00 00 03 b1 00 00
   29 01 00 00 00 00 03 b0 00 00
   29 01 00 00 00 00 06 b2 05 00 00 00 00
   29 01 00 00 00 00 06 b3 05 00 00 00 00
   29 01 00 00 00 00 06 b4 05 00 00 00 00
   29 01 00 00 00 00 06 b5 05 00 17 00 00
   29 01 00 00 00 00 06 b6 12 00 19 00 00
   29 01 00 00 00 00 06 b7 12 00 19 00 00
   29 01 00 00 00 00 06 b8 12 00 19 00 00
   29 01 00 00 00 00 06 b9 12 00 19 00 00
   29 01 00 00 00 00 06 ba 57 00 00 00 00
   29 01 00 00 00 00 06 bb 57 00 00 00 00
   29 01 00 00 00 00 06 bc 75 00 1a 00 00
   29 01 00 00 00 00 06 bd 53 00 1a 00 00
   29 01 00 00 00 00 05 c0 00 34 00 00
   29 01 00 00 00 00 05 c1 00 34 00 00
   29 01 00 00 00 00 05 c2 00 34 00 00
   29 01 00 00 00 00 05 c3 00 34 00 00
   23 01 00 00 00 00 02 c4 20
   23 01 00 00 00 00 02 c5 00
   23 01 00 00 00 00 02 c6 00
   23 01 00 00 00 00 02 c7 00
   29 01 00 00 00 00 06 f0 55 aa 52 08 05
   23 01 00 00 00 00 02 ed 30
   29 01 00 00 00 00 03 b0 17 06
   23 01 00 00 00 00 02 b8 08
   29 01 00 00 00 00 06 bd 03 07 00 03 00
   29 01 00 00 00 00 03 b1 17 06
   23 01 00 00 00 00 02 b9 00
   29 01 00 00 00 00 03 b2 00 00
   23 01 00 00 00 00 02 ba 00
   29 01 00 00 00 00 03 b3 17 06
   23 01 00 00 00 00 02 bb 0a
   29 01 00 00 00 00 03 b4 17 06
   29 01 00 00 00 00 03 b5 17 06
   29 01 00 00 00 00 03 b6 14 03
   29 01 00 00 00 00 03 b7 00 00
   23 01 00 00 00 00 02 bc 02
   23 01 00 00 00 00 02 e5 06
   23 01 00 00 00 00 02 e6 06
   23 01 00 00 00 00 02 e7 00
   23 01 00 00 00 00 02 e8 06
   23 01 00 00 00 00 02 e9 06
   23 01 00 00 00 00 02 ea 06
   23 01 00 00 00 00 02 eb 00
   23 01 00 00 00 00 02 ec 00
   23 01 00 00 00 00 02 c0 07
   23 01 00 00 00 00 02 c1 80
   23 01 00 00 00 00 02 c2 a4
   23 01 00 00 00 00 02 c3 05
   23 01 00 00 00 00 02 c4 00
   23 01 00 00 00 00 02 c5 02
   23 01 00 00 00 00 02 c6 22
   23 01 00 00 00 00 02 c7 03
   29 01 00 00 00 00 03 c8 05 30
   29 01 00 00 00 00 03 c9 01 31
   29 01 00 00 00 00 03 ca 03 21
   29 01 00 00 00 00 03 cb 01 20
   29 01 00 00 00 00 06 d1 00 05 09 07 10
   29 01 00 00 00 00 06 d2 10 05 0e 03 10
   29 01 00 00 00 00 06 d3 20 00 48 07 10
   29 01 00 00 00 00 06 d4 30 00 43 07 10
   23 01 00 00 00 00 02 d0 00
   29 01 00 00 00 00 04 cc 00 00 3e
   29 01 00 00 00 00 04 cd 00 00 3e
   29 01 00 00 00 00 04 ce 00 00 02
   29 01 00 00 00 00 04 cf 00 00 02
   23 01 00 00 00 00 02 6f 11
   23 01 00 00 00 00 02 f3 01
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 03
   15 01 00 00 c8 00 02 35 00
   05 01 00 00 78 00 02 11 00
   05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-post-init-delay = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
 };
};
# 25 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-lead-fl10802-fwvga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-lead-fl10802-fwvga-video.dtsi"
&mdss_mdp {
 dsi_lead_fl10802_fwvga_video: qcom,mdss_dsi_lead_fl10802_fwvga_video {
  qcom,mdss-dsi-panel-name
   = "lead fl10802 fwvga video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-pan-physical-height-dimension = <110>;
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-dsi-panel-width = <480>;
  qcom,mdss-dsi-panel-height = <854>;
  qcom,mdss-dsi-h-front-porch = <94>;
  qcom,mdss-dsi-h-back-porch = <84>;
  qcom,mdss-dsi-h-pulse-width = <60>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <18>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   29 01 00 00 00 00 04 b9 f1 08 01
   29 01 00 00 00 00 08
    b1 2a 1a 1a 87 30 01 ab
   29 01 00 00 00 00 02 b2 22
   29 01 00 00 00 00 09
    b3 01 00 06 06 18 13 39 35
   29 01 00 00 00 00 12
    ba 31 00 44 25 91 0a 00 00
    c1 00 00 00 0d 02 4f b9 ee
   29 01 00 00 00 00 06
    e3 09 09 03 03 00
   29 01 00 00 00 00 02 b4 00
   29 01 00 00 00 00 03 b5 07 07
   29 01 00 00 00 00 03 b6 32 32
   29 01 00 00 00 00 03 b8 64 22
   29 01 00 00 00 00 02 c7 A0
   29 01 00 00 00 00 03 c8 10 00
   29 01 00 00 00 00 02 cc 00
   29 01 00 00 00 00 02 bc 47
   29 01 00 00 00 00 34
    e9 00 00 09 03 65 0a 8a 10
    01 00 37 0d 0a 8a 37 00 00
    18 00 00 00 25 09 80 40 00
    42 60 00 00 00 09 81 50 01
    53 70 00 00 00 00 00 00 00
    00 00 00 00 00 00 00
   29 01 00 00 00 00 13
    ea 94 00 00 00 08 95 10 07
    35 10 00 00 00 08 94 00 06
    24
   29 01 00 00 00 00 23
    e0 00 00 11 0f 10 2a 26 34
    0c 0f 10 14 17 14 16 13 17
    00 00 11 0f 10 2a 26 34 0c
    0f 10 14 17 14 16 13 17
   39 01 00 00 00 00 02 53 24
   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
   05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-init-delay-us = <7000>;
  qcom,mdss-dsi-panel-timings =
   [87 1c 12 00 42 44 18 20 17 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 10>, <1 20>;
 };
};
# 26 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-icn9706-720-1440p-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-icn9706-720-1440p-video.dtsi"
&mdss_mdp {
 dsi_icn9706_720_1440_vid: qcom,mdss_dsi_icn9706_720_1440p_video {
  qcom,mdss-dsi-panel-name =
   "icn9706 720 1440p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <84>;
  qcom,mdss-dsi-h-back-porch = <84>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <24>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [8b 1e 14 00 44 48 18 22 19
      03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1c>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [39 01 00 00 64 00 02 01 00
   39 01 00 00 00 00 03 f0 5a 5a
   39 01 00 00 00 00 03 f1 5a 5a
   39 01 00 00 00 00 03 f0 b4 4b
   39 01 00 00 00 00 03 b6 10 10
   39 01 00 00 00 00 15 b4 0a 08 12 10 0e 0c 00 00
    00 03 00 03 03 03 03 03 03 03 04 06
   39 01 00 00 00 00 15 b3 0b 09 13 11 0f 0d 00 00
    00 03 00 03 03 03 03 03 03 03 05 07
   39 01 00 00 00 00 0d b0 54 32 23 45 44 44 44 44
    60 01 60 01
   39 01 00 00 00 00 09 b1 32 84 02 83 15 01 57 01
   39 01 00 00 00 00 02 b2 33
   39 01 00 00 00 00 07 bd 54 14 6a 6a 20 19
   39 01 00 00 00 00 12 b7 01 01 09 11 0d 15 19 0d
    21 1d 00 00 20 00 02 ff 3c
   39 01 00 00 00 00 06 b8 23 01 30 34 53
   39 01 00 00 00 00 05 b9 a1 2c ff c4
   39 01 00 00 00 00 03 ba 88 23
   39 01 00 00 00 00 07 c1 16 16 04 0c 10 04
   39 01 00 00 00 00 03 c2 12 68
   39 01 00 00 00 00 04 c3 22 31 04
   39 01 00 00 00 00 06 c7 05 23 6b 41 00
   39 01 00 00 00 00 27 c8 7c 54 3d 2d 26 16 1b 08
    25 28 2d 4f 3e 48 3d 3d 35 25 06 7c 54 3d 2d
    26 16 1b 08 25 28 2d 4f 3e 48 3d 3d 35 25 06
   39 01 00 00 00 00 09 c6 00 00 68 00 00 60 36 00
   05 01 00 00 64 00 02 11 00
   05 01 00 00 32 00 02 29 00];

  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
   05 01 00 00 32 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-check-mode = "bta_check";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 2>, <0 20>, <1 50>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-pan-physical-width-dimension = <63>;
  qcom,mdss-pan-physical-height-dimension = <112>;
 };
};
# 27 "../arch/arm64/boot/dts/qcom/msm8937-mdss-panels.dtsi" 2

&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vdd";
   qcom,supply-min-voltage = <2850000>;
   qcom,supply-max-voltage = <2850000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

 };
};
# 203 "../arch/arm64/boot/dts/qcom/msm8937-mtp.dtsi" 2

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi {
 hw-config = "single_dsi";
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_truly_1080_vid>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;

 qcom,platform-te-gpio = <&tlmm 24 0>;
 qcom,platform-enable-gpio = <&tlmm 99 0>;
 qcom,platform-reset-gpio = <&tlmm 60 0>;
 qcom,platform-bklight-en-gpio = <&tlmm 98 0>;
};

&mdss_dsi1 {
 status = "disabled";
 qcom,dsi-pref-prim-pan = <&dsi_truly_1080_vid>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;

 qcom,platform-te-gpio = <&tlmm 24 0>;
 qcom,platform-enable-gpio = <&tlmm 99 0>;
 qcom,platform-reset-gpio = <&tlmm 60 0>;
 qcom,platform-bklight-en-gpio = <&tlmm 98 0>;
};

&dsi_truly_1080_vid {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
};

&dsi_truly_1080_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,ulps-enabled;
 qcom,partial-update-enabled;
 qcom,panel-roi-alignment = <2 2 4 2 1080 2>;
};

&dsi_truly_720_vid {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
};


&pm8937_gpios {
 gpio@c100 {
  qcom,mode = <0>;
  qcom,vin-sel = <3>;
  status = "okay";
 };
};
# 16 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8937-audio-mtp.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8937-audio-mtp.dtsi"
&int_codec {
 status = "okay";
 qcom,model = "msm8952-snd-card-mtp";
 qcom,msm-hs-micbias-type = "external";
};

&pm8937_cajon_dig {
 status = "okay";
};

&pm8937_cajon_analog {
 status = "okay";
};

&wsa881x_i2c_f {
 status = "okay";
};

&wsa881x_i2c_45 {
 status = "okay";
};
# 17 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp.dtsi" 2

&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0 &pmi8950_flash1>;
  qcom,torch-source = <&pmi8950_torch0 &pmi8950_torch1>;
  qcom,switch-source = <&pmi8950_switch>;
 };
};

/{
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;
# 1 "../arch/arm64/boot/dts/qcom/batterydata-itech-3000mah.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/batterydata-itech-3000mah.dtsi"
qcom,itech-3000mah {

 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,batt-id-kohm = <100>;
 qcom,battery-type = "itech_3000mah";
 qcom,chg-rslow-comp-c1 = <4365000>;
 qcom,chg-rslow-comp-c2 = <8609000>;
 qcom,chg-rslow-comp-thr = <0xBE>;
 qcom,chg-rs-to-rslow = <761000>;
 qcom,fastchg-current-ma = <2000>;
 qcom,fg-cc-cv-threshold-mv = <4340>;
 qcom,checksum = <0x0B7C>;
 qcom,fg-profile-data = [
  F0 83 6B 7D
  66 81 EC 77
  43 83 E3 5A
  7C 81 33 8D
  E1 81 EC 98
  7B B5 F8 BB
  5B 12 E2 83
  4A 7C 63 80
  CF 75 50 83
  FD 5A 83 82
  E6 8E 12 82
  B6 9A 1A BE
  BE CB 55 0E
  96 0B E0 5A
  CE 6E 71 FD
  2A 31 7E 47
  CF 40 00 00
  DB 45 0F 32
  AF 31 00 00
  00 00 00 00
  00 00 00 00
  E3 6A 60 69
  9E 6D 47 83
  13 7C 23 70
  0B 74 8F 80
  DB 75 17 68
  BA 75 BF B3
  21 5B 69 B5
  6C A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0E
 ];
};
# 33 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/batterydata-ascent-3450mAh.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/batterydata-ascent-3450mAh.dtsi"
qcom,ascent-3450mah {

 qcom,max-voltage-uv = <4350000>;
 qcom,nom-batt-capacity-mah = <3450>;
 qcom,batt-id-kohm = <60>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "ascent_3450mah";
 qcom,chg-rslow-comp-c1 = <6834679>;
 qcom,chg-rslow-comp-c2 = <20647220>;
 qcom,chg-rs-to-rslow = <915002>;
 qcom,chg-rslow-comp-thr = <0xD5>;
 qcom,checksum = <0xE50C>;
 qcom,fg-profile-data = [
   C5 83 25 77
   AB 7B CA 74
   4C 83 7F 5B
   EB 80 ED 8C
   EA 81 61 9B
   A6 BE 2B D0
   55 0E D6 83
   09 77 25 7B
   03 74 49 83
   CC 70 0C 70
   0C 85 67 82
   E6 93 27 B5
   61 C0 58 10
   23 0D 50 59
   CE 6E 71 FD
   CD 15 CC 3F
   1D 36 00 00
   B9 47 29 3B
   1D 2E 00 00
   00 00 00 00
   00 00 00 00
   D8 6A E7 69
   B3 7C 4E 7A
   7E 77 77 70
   40 77 0D 73
   22 76 96 6A
   71 65 20 B0
   2C 97 63 12
   64 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 34 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp.dtsi" 2
 };
};

&pmi8950_fg {
 qcom,battery-data = <&mtp_batterydata>;
};

&pmi8950_charger {
 qcom,battery-data = <&mtp_batterydata>;
 qcom,chg-led-sw-controls;
 qcom,chg-led-support;
};

&mdss_dsi0 {
 lab-supply = <&lab_regulator>;
 ibb-supply = <&ibb_regulator>;
};

&mdss_dsi1 {
 lab-supply = <&lab_regulator>;
 ibb-supply = <&ibb_regulator>;
};

&labibb {
 status = "ok";
 qpnp,qpnp-labibb-mode = "lcd";
};

&ibb_regulator {
 qcom,qpnp-ibb-discharge-resistor = <32>;
};

&dsi_panel_pwr_supply {
 qcom,panel-supply-entry@2 {
  reg = <2>;
  qcom,supply-name = "lab";
  qcom,supply-min-voltage = <4600000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
 };

 qcom,panel-supply-entry@3 {
  reg = <3>;
  qcom,supply-name = "ibb";
  qcom,supply-min-voltage = <4600000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-post-on-sleep = <20>;
 };
};
# 18 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp-marmite.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8937-PMI8950 MTP";
 compatible = "qcom,msm8937-mtp", "qcom,msm8937", "qcom,mtp";
 qcom,board-id= <8 0>;
 qcom,pmic-id = <0x10019 0x010011 0x0 0x0>;
};

# 1 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/marmite/marmite-audio.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/marmite/marmite-audio.dtsi"
&int_codec {
 status = "okay";
 qcom,msm-spk-ext-pa = <&tlmm 48 0x0>;
 qcom,msm-mbhc-hphl-swh = <1>;
 qcom,msm-mbhc-gnd-swh = <1>;
 qcom,msm-hs-micbias-type = "internal";
 qcom,audio-routing =
    "RX_BIAS", "MCLK",
    "SPK_RX_BIAS", "MCLK",
    "INT_LDO_H", "MCLK",
    "MIC BIAS External", "Handset Mic",
    "MIC BIAS Internal2", "Headset Mic",
    "MIC BIAS External", "Secondary Mic",
    "AMIC1", "MIC BIAS External",
    "AMIC2", "MIC BIAS Internal2",
    "AMIC3", "MIC BIAS External",
    "WSA_SPK OUT", "VDD_WSA_SWITCH",
    "SpkrMono WSA_IN", "WSA_SPK OUT";
 /delete-property/ asoc-wsa-codec-names;
 /delete-property/ asoc-wsa-codec-prefixes;
};

&wsa881x_i2c_e {
 status = "disabled";
};

&wsa881x_i2c_44 {
 status = "disabled";
};

&wsa881x_i2c_f {
 status = "disabled";
};

&wsa881x_i2c_45 {
 status = "disabled";
};
# 15 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/marmite-camera.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/marmite/marmite-camera.dtsi"
&flash_led {
 /delete-property/pinctrl-names;
 /delete-property/pinctrl-0;
 /delete-property/pinctrl-1;
 /delete-property/qcom,follow-otst2-rb-disabled;
};

&cci {
 pinctrl-names = "cci_default", "cci_suspend";
 pinctrl-0 = <&cci0_active>;
 pinctrl-1 = <&cci0_suspend>;
 gpios = <&tlmm 29 0>,
         <&tlmm 30 0>;
 qcom,gpio-tbl-num = <0 1>;
 qcom,gpio-tbl-flags = <1 1>;
 qcom,gpio-tbl-label = "CCI_I2C_DATA0",
    "CCI_I2C_CLK0";

 eeprom0: qcom,eeprom@0 {
                gpios = <&tlmm 26 0>,
                        <&tlmm 36 0>,
                        <&tlmm 35 0>,
                        <&tlmm 12 0>,
                        <&tlmm 32 0>,
                        <&tlmm 33 0>;
                qcom,gpio-vdig = <3>;
                qcom,gpio-vana = <4>;
                qcom,gpio-vaf = <5>;
                qcom,gpio-req-tbl-num = <0 1 2 3 4 5>;
                qcom,gpio-req-tbl-flags = <1 0 0 0 0 0>;
                qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
                        "CAM_RESET0",
                        "CAM_STANDBY0",
                        "CAM_DVDD0",
                        "CAM_AVDD0",
                        "CAM_AF_PWDM";
 };

 /delete-node/qcom,eeprom@1;


 eeprom2: qcom,eeprom@2 {
  cell-index = <2>;
  reg = <0x2>;
  compatible = "qcom,eeprom";
                qcom,slave-addr = <0x6c>;
                qcom,cci-master = <0>;
                qcom,num-blocks = <8>;

                qcom,page0 = <1 0x0100 2 0x01 1 1>;
                qcom,poll0 = <0 0x0 2 0x0 1 0>;
                qcom,mem0 = <0 0x0 2 0x0 1 0>;

                qcom,page1 = <1 0x5001 2 0x00 1 0>;
                qcom,poll1 = <0 0x0 2 0x0 1 0>;
                qcom,mem1 = <0 0x0 2 0x0 1 0>;

                qcom,page2 = <1 0x3d84 2 0xc0 1 0>;
                qcom,poll2 = <0 0x0 2 0x0 1 0>;
                qcom,mem2 = <0 0x0 2 0x0 1 0>;

                qcom,page3 = <1 0x3d88 2 0x70 1 0>;
                qcom,poll3 = <0 0x0 2 0x0 1 0>;
                qcom,mem3 = <0 0x0 2 0x0 1 0>;

                qcom,page4 = <1 0x3d89 2 0x10 1 0>;
                qcom,poll4 = <0 0x0 2 0x0 1 0>;
                qcom,mem4 = <0 0x0 2 0x0 1 0>;

                qcom,page5 = <1 0x3d8a 2 0x70 1 0>;
                qcom,poll5 = <0 0x0 2 0x0 1 0>;
                qcom,mem5 = <0 0x0 2 0x0 1 0>;

                qcom,page6 = <1 0x3d8b 2 0xf4 1 0>;
                qcom,poll6 = <0 0x0 2 0x0 1 0>;
                qcom,mem6 = <0 0x0 2 0x0 1 0>;

                qcom,page7 = <1 0x3d81 2 0x01 1 10>;
                qcom,poll7 = <0 0x0 2 0x0 1 1>;
                qcom,mem7 = <1536 0x7010 2 0 1 0>;

  cam_vdig-supply = <&pm8937_l23>;
  cam_vana-supply = <&pm8937_l22>;
  cam_vio-supply = <&pm8937_l6>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
                qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default
                 &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep &cam_sensor_front1_sleep>;
  gpios = <&tlmm 28 0>,
                 <&tlmm 40 0>,
                 <&tlmm 39 0>,
                 <&tlmm 12 0>,
                 <&tlmm 32 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
                qcom,gpio-vdig = <3>;
                qcom,gpio-vana = <4>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4>;
  qcom,gpio-req-tbl-flags = <1 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
   "CAM_RESET2",
   "CAM_STANDBY2",
   "CAM_DVDD2",
   "CAM_AVDD2";
                qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio",
                        "sensor_vreg",
                        "sensor_gpio", "sensor_gpio" , "sensor_clk";
                qcom,cam-power-seq-val = "sensor_gpio_vdig", "sensor_gpio_vana", "cam_vio",
                        "sensor_gpio_reset", "sensor_gpio_standby",
                        "sensor_cam_mclk";
                qcom,cam-power-seq-cfg-val = <1 1 1 1 1 24000000>;
                qcom,cam-power-seq-delay = <1 1 1 30 30 5>;
  status = "ok";
  clocks = <&clock_gcc 0x42545468>,
    <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

        qcom,camera@0 {
  qcom,mount-angle = <90>;
  cam_vdig-supply = <&pm8937_l23>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana",
                                          "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <200000 0 80000 100000>;
                gpios = <&tlmm 26 0>,
                        <&tlmm 36 0>,
                        <&tlmm 35 0>,
                        <&tlmm 12 0>,
                        <&tlmm 32 0>,
                        <&tlmm 33 0>;
                qcom,gpio-vana = <4>;
                qcom,gpio-vaf = <5>;
                qcom,gpio-req-tbl-num = <0 1 2 3 4 5>;
                qcom,gpio-req-tbl-flags = <1 0 0 0 0 0>;
                qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
                        "CAM_RESET0",
                        "CAM_STANDBY0",
                        "CAM_DVDD0",
                        "CAM_AVDD0",
                        "CAM_AF_PWDM";
 };

        qcom,camera@2 {
                qcom,mount-angle = <270>;
                qcom,eeprom-src = <&eeprom2>;
  /delete-property/qcom,actuator-src;
  /delete-property/cam_vaf-supply;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;

                gpios = <&tlmm 28 0>,
                        <&tlmm 40 0>,
                        <&tlmm 39 0>,
                        <&tlmm 12 0>,
                        <&tlmm 32 0>;
                qcom,gpio-vdig = <3>;
                qcom,gpio-vana = <4>;
                qcom,gpio-req-tbl-num = <0 1 2 3 4>;
                qcom,gpio-req-tbl-flags = <1 0 0 0 0>;
                qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
                                          "CAM_RESET2",
                                          "CAM_STANDBY2",
                                          "CAM_DVDD2",
                                          "CAM_AVDD2";
 };
};
# 16 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/marmite-general.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/marmite/marmite-general.dtsi"
&soc {

 i2c_2: i2c@78b6000 {

  aw87319_pa:@58 {
   compatible = "awinic,aw87319_pa";
   reg = <0x58>;
  };
  aw2013@45 {
   compatible = "awinic,aw2013";
   reg = <0x45>;
   vdd-supply = <&pm8937_l17>;
   vcc-supply = <&pm8937_l5>;

   aw2013,green {
    aw2013,name = "green";
    aw2013,id = <0>;
    aw2013,max-brightness = <255>;
    aw2013,max-current = <1>;
    aw2013,rise-time-ms = <3>;
    aw2013,hold-time-ms = <2>;
    aw2013,fall-time-ms = <3>;
    aw2013,off-time-ms = <4>;
   };

   aw2013,red {
    aw2013,name = "red";
    aw2013,id = <1>;
    aw2013,max-brightness = <255>;
    aw2013,max-current = <1>;
    aw2013,rise-time-ms = <3>;
    aw2013,hold-time-ms = <2>;
    aw2013,fall-time-ms = <3>;
    aw2013,off-time-ms = <4>;
   };
   aw2013,blue {
    aw2013,name = "blue";
    aw2013,id = <2>;
    aw2013,max-brightness = <255>;
    aw2013,max-current = <1>;
    aw2013,rise-time-ms = <2>;
    aw2013,hold-time-ms = <1>;
    aw2013,fall-time-ms = <2>;
    aw2013,off-time-ms = <1>;
   };
  };

  smb135x-charger@1c {
   compatible = "qcom,smb1358-charger";
   reg = <0x1c>;
   qcom,parallel-en-pin-polarity = <1>;
   qcom,fastchg-ma = <2500>;
   qcom,parallel-charger;
   qcom,float-voltage-mv = <4350>;
   qcom,recharge-mv = <100>;
   qcom,thermal-mitigation = <1500 700 600 0>;
  };

 };

 i2c_3: i2c@78b7000 {

  status = "ok";

  mstar@26 {
   compatible = "mstar,msg2xxx";
   reg = <0x26>;
   interrupt-parent = <&tlmm>;
   interrupts = <65 0>;
   vdd-supply = <&pm8937_l10>;
   vcc_i2c-supply = <&pm8937_l5>;
   pinctrl-names = "pmx_ts_active","pmx_ts_suspend",
   "pmx_ts_release";
   pinctrl-0 = <&ts_int_active &ts_reset_active>;
   pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
   pinctrl-2 = <&ts_release>;
   mstar,name ="mstar";
   mstar,rst-gpio = <&tlmm 64 0x0>;
   mstar,irq-gpio = <&tlmm 65 0x0>;

  };

  ilitek@41 {
   compatible = "ilitek,2120";
   reg = <0x41>;
   interrupt-parent = <&tlmm>;
   interrupts = <65 0>;
   vdd-supply = <&pm8937_l17>;
   vcc_i2c-supply = <&pm8937_l5>;
   ilitek,reset-gpio = <&tlmm 64 0x0>;
   ilitek,irq-gpio = <&tlmm 65 0x0>;
  };

 };

 spi_6: spi@7af6000 {
         compatible = "qcom,spi-qup-v2";
         #address-cells = <1>;
         #size-cells = <0>;
         reg-names = "spi_physical", "spi_bam_physical";
         reg = <0x7af6000 0x600>,
                 <0x7ac4000 0x1f000>;
         interrupt-names = "spi_irq", "spi_bam_irq";
         interrupts = <0 300 0>, <0 239 0>;
         spi-max-frequency = <19200000>;
         pinctrl-names = "spi_default", "spi_sleep";
         pinctrl-0 = <&spi6_default &spi6_cs0_active>;
         pinctrl-1 = <&spi6_sleep &spi6_cs0_sleep>;
         clocks = <&clock_gcc 0x8f283c1d>,
                 <&clock_gcc 0xbf54ca6d>;
         clock-names = "iface_clk", "core_clk";
         qcom,infinite-mode = <0>;
         qcom,use-bam;
         qcom,use-pinctrl;
         qcom,ver-reg-exists;
         qcom,bam-consumer-pipe-index = <6>;
         qcom,bam-producer-pipe-index = <7>;
         qcom,master-id = <84>;
         status = "ok";

  goodix_gf@0 {
          status = "ok";
          compatible = "gf,goodix";
          reg = <0>;
          pinctrl-names = "fp_active","fp_suspend";
          spi-max-frequency = <16000000>;
          gf_cs_gpio = <&tlmm 22 0x0>;
          gf_irq_gpio = <&tlmm 9 0x0>;
          gf_rst_gpio = <&tlmm 8 0x0>;
          pinctrl-0 = <&fp_reset_default &fp_reset_suspend>;
          pinctrl-1 = <&fp_irq_default &fp_irq_suspend>;
          avdd-supply = <&pm8937_l10>;
          dvdd-supply = <&pm8937_l6>;
  };

 };

 ramoops {
         compatible = "ramoops";
         status = "okay";

         android,ramoops-buffer-start = <0x8d000000>;
         android,ramoops-buffer-size = <0x40000>;
         android,ramoops-console-size = <0x10000>;
         android,ramoops-record-size = <0x10000>;
         android,ramoops-pmsg-size = <0x20000>;
         android,ramoops-dump-oops = <0x1>;
         android,ramoops-ecc-info = <0 16 0 0>;
 };
};
# 17 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/marmite-mdss.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/marmite/marmite-mdss.dtsi"
&mdss_mdp {
 /delete-property/qcom,mdss-pipe-cursor-off;
 /delete-property/qcom,mdss-pipe-cursor-xin-id;
 /delete-property/qcom,mdss-pipe-cursor-clk-ctrl-offsets;
};

# 1 "../arch/arm64/boot/dts/qcom/marmite/dsi-panel-ili9881c-720p-hsd-5in-helitai-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/marmite/dsi-panel-ili9881c-720p-hsd-5in-helitai-video.dtsi"
&mdss_mdp {
 dsi_ili9881c_720p_hsd_5in_helitai_video: qcom,mdss_dsi_ili9881c_720p_hsd_5in_hlt_video {
  qcom,mdss-dsi-panel-name = "ili9881c 720p hsd helitai video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <80>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <18>;
  qcom,mdss-dsi-v-front-porch = <20>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 04 FF 98 81 03
    29 01 00 00 00 00 02 01 00
    29 01 00 00 00 00 02 02 00
    29 01 00 00 00 00 02 03 73
    29 01 00 00 00 00 02 04 00
    29 01 00 00 00 00 02 05 00
    29 01 00 00 00 00 02 06 0A
    29 01 00 00 00 00 02 07 00
    29 01 00 00 00 00 02 08 00
    29 01 00 00 00 00 02 09 01
    29 01 00 00 00 00 02 0A 00
    29 01 00 00 00 00 02 0B 00
    29 01 00 00 00 00 02 0C 01
    29 01 00 00 00 00 02 0D 00
    29 01 00 00 00 00 02 0E 00
    29 01 00 00 00 00 02 0F 1D
    29 01 00 00 00 00 02 10 1D
    29 01 00 00 00 00 02 11 00
    29 01 00 00 00 00 02 12 00
    29 01 00 00 00 00 02 13 00
    29 01 00 00 00 00 02 14 00
    29 01 00 00 00 00 02 15 00
    29 01 00 00 00 00 02 16 00
    29 01 00 00 00 00 02 17 00
    29 01 00 00 00 00 02 18 00
    29 01 00 00 00 00 02 19 00
    29 01 00 00 00 00 02 1A 00
    29 01 00 00 00 00 02 1B 00
    29 01 00 00 00 00 02 1C 00
    29 01 00 00 00 00 02 1D 00
    29 01 00 00 00 00 02 1E 40
    29 01 00 00 00 00 02 1F 80
    29 01 00 00 00 00 02 20 06
    29 01 00 00 00 00 02 21 02
    29 01 00 00 00 00 02 22 00
    29 01 00 00 00 00 02 23 00
    29 01 00 00 00 00 02 24 00
    29 01 00 00 00 00 02 25 00
    29 01 00 00 00 00 02 26 00
    29 01 00 00 00 00 02 27 00
    29 01 00 00 00 00 02 28 33
    29 01 00 00 00 00 02 29 03
    29 01 00 00 00 00 02 2A 00
    29 01 00 00 00 00 02 2B 00
    29 01 00 00 00 00 02 2C 00
    29 01 00 00 00 00 02 2D 00
    29 01 00 00 00 00 02 2E 00
    29 01 00 00 00 00 02 2F 00
    29 01 00 00 00 00 02 30 00
    29 01 00 00 00 00 02 31 00
    29 01 00 00 00 00 02 32 00
    29 01 00 00 00 00 02 33 00
    29 01 00 00 00 00 02 34 04
    29 01 00 00 00 00 02 35 00
    29 01 00 00 00 00 02 36 00
    29 01 00 00 00 00 02 37 00
    29 01 00 00 00 00 02 38 3C
    29 01 00 00 00 00 02 39 00
    29 01 00 00 00 00 02 3A 40
    29 01 00 00 00 00 02 3B 40
    29 01 00 00 00 00 02 3C 00
    29 01 00 00 00 00 02 3D 00
    29 01 00 00 00 00 02 3E 00
    29 01 00 00 00 00 02 3F 00
    29 01 00 00 00 00 02 40 00
    29 01 00 00 00 00 02 41 00
    29 01 00 00 00 00 02 42 00
    29 01 00 00 00 00 02 43 00
    29 01 00 00 00 00 02 44 00
    29 01 00 00 00 00 02 50 01
    29 01 00 00 00 00 02 51 23
    29 01 00 00 00 00 02 52 45
    29 01 00 00 00 00 02 53 67
    29 01 00 00 00 00 02 54 89
    29 01 00 00 00 00 02 55 ab
    29 01 00 00 00 00 02 56 01
    29 01 00 00 00 00 02 57 23
    29 01 00 00 00 00 02 58 45
    29 01 00 00 00 00 02 59 67
    29 01 00 00 00 00 02 5A 89
    29 01 00 00 00 00 02 5B ab
    29 01 00 00 00 00 02 5C cd
    29 01 00 00 00 00 02 5D ef
    29 01 00 00 00 00 02 5E 11
    29 01 00 00 00 00 02 5F 01
    29 01 00 00 00 00 02 60 00
    29 01 00 00 00 00 02 61 15
    29 01 00 00 00 00 02 62 14
    29 01 00 00 00 00 02 63 0E
    29 01 00 00 00 00 02 64 0F
    29 01 00 00 00 00 02 65 0C
    29 01 00 00 00 00 02 66 0D
    29 01 00 00 00 00 02 67 06
    29 01 00 00 00 00 02 68 02
    29 01 00 00 00 00 02 69 07
    29 01 00 00 00 00 02 6A 02
    29 01 00 00 00 00 02 6B 02
    29 01 00 00 00 00 02 6C 02
    29 01 00 00 00 00 02 6D 02
    29 01 00 00 00 00 02 6E 02
    29 01 00 00 00 00 02 6F 02
    29 01 00 00 00 00 02 70 02
    29 01 00 00 00 00 02 71 02
    29 01 00 00 00 00 02 72 02
    29 01 00 00 00 00 02 73 02
    29 01 00 00 00 00 02 74 02
    29 01 00 00 00 00 02 75 01
    29 01 00 00 00 00 02 76 00
    29 01 00 00 00 00 02 77 14
    29 01 00 00 00 00 02 78 15
    29 01 00 00 00 00 02 79 0E
    29 01 00 00 00 00 02 7A 0F
    29 01 00 00 00 00 02 7B 0C
    29 01 00 00 00 00 02 7C 0D
    29 01 00 00 00 00 02 7D 06
    29 01 00 00 00 00 02 7E 02
    29 01 00 00 00 00 02 7F 07
    29 01 00 00 00 00 02 80 02
    29 01 00 00 00 00 02 81 02
    29 01 00 00 00 00 02 82 02
    29 01 00 00 00 00 02 83 02
    29 01 00 00 00 00 02 84 02
    29 01 00 00 00 00 02 85 02
    29 01 00 00 00 00 02 86 02
    29 01 00 00 00 00 02 87 02
    29 01 00 00 00 00 02 88 02
    29 01 00 00 00 00 02 89 02
    29 01 00 00 00 00 02 8A 02
    29 01 00 00 00 00 04 FF 98 81 04
    29 01 00 00 00 00 02 6C 15
    29 01 00 00 00 00 02 6E 2A
    29 01 00 00 00 00 02 6F 35
    29 01 00 00 00 00 02 3A 94
    29 01 00 00 00 00 02 8D 15
    29 01 00 00 00 00 02 87 BA
    29 01 00 00 00 00 02 26 76
    29 01 00 00 00 00 02 B2 D1
    29 01 00 00 00 00 02 B5 06
    29 01 00 00 00 00 04 FF 98 81 01
    29 01 00 00 00 00 02 22 09
    29 01 00 00 00 00 02 31 00
    29 01 00 00 00 00 02 53 94
    29 01 00 00 00 00 02 55 8F
    29 01 00 00 00 00 02 50 9a
    29 01 00 00 00 00 02 51 9a
    29 01 00 00 00 00 02 60 22
    29 01 00 00 00 00 02 61 00
    29 01 00 00 00 00 02 62 19
    29 01 00 00 00 00 02 63 10
    29 01 00 00 00 00 02 A0 08
    29 01 00 00 00 00 02 A1 17
    29 01 00 00 00 00 02 A2 1E
    29 01 00 00 00 00 02 A3 0E
    29 01 00 00 00 00 02 A4 13
    29 01 00 00 00 00 02 A5 24
    29 01 00 00 00 00 02 A6 1B
    29 01 00 00 00 00 02 A7 1B
    29 01 00 00 00 00 02 A8 53
    29 01 00 00 00 00 02 A9 1B
    29 01 00 00 00 00 02 AA 28
    29 01 00 00 00 00 02 AB 45
    29 01 00 00 00 00 02 AC 1A
    29 01 00 00 00 00 02 AD 1A
    29 01 00 00 00 00 02 AE 50
    29 01 00 00 00 00 02 AF 25
    29 01 00 00 00 00 02 B0 2C
    29 01 00 00 00 00 02 B1 3B
    29 01 00 00 00 00 02 B2 63
    29 01 00 00 00 00 02 B3 39
    29 01 00 00 00 00 02 C0 08
    29 01 00 00 00 00 02 C1 0C
    29 01 00 00 00 00 02 C2 17
    29 01 00 00 00 00 02 C3 0F
    29 01 00 00 00 00 02 C4 0B
    29 01 00 00 00 00 02 C5 1C
    29 01 00 00 00 00 02 C6 10
    29 01 00 00 00 00 02 C7 16
    29 01 00 00 00 00 02 C8 5B
    29 01 00 00 00 00 02 C9 1A
    29 01 00 00 00 00 02 CA 26
    29 01 00 00 00 00 02 CB 55
    29 01 00 00 00 00 02 CC 1D
    29 01 00 00 00 00 02 CD 1E
    29 01 00 00 00 00 02 CE 52
    29 01 00 00 00 00 02 CF 26
    29 01 00 00 00 00 02 D0 29
    29 01 00 00 00 00 02 D1 45
    29 01 00 00 00 00 02 D2 63
    29 01 00 00 00 00 02 D3 39
    29 01 00 00 00 00 04 FF 98 81 00
    05 01 00 00 C4 00 02
     11 00
    05 01 00 00 32 00 02
     29 00
    ];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00
     ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0A 08];
  qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-valid-params = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-orientation="180";
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7A 1A 12 00 3E 42 16 5A 14 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x20>;
  qcom,mdss-dsi-t-clk-pre = <0x2c>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-tx-eot-append;
 };
};
# 21 "../arch/arm64/boot/dts/qcom/marmite/marmite-mdss.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/dsi-panel-ili9881c-720p-inno-5in-helitai-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/marmite/dsi-panel-ili9881c-720p-inno-5in-helitai-video.dtsi"
&mdss_mdp {
 dsi_ili9881c_720p_inno_5in_helitai_video: qcom,mdss_dsi_ili9881c_720p_inno_5in_hlt_video {
  qcom,mdss-dsi-panel-name = "ili9881c 720p inno helitai video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <80>;
  qcom,mdss-dsi-h-back-porch = <120>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-front-porch = <20>;
  qcom,mdss-dsi-v-back-porch = <18>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 04 FF 98 81 03
    29 01 00 00 00 00 02 01 00
    29 01 00 00 00 00 02 02 00
    29 01 00 00 00 00 02 03 53
    29 01 00 00 00 00 02 04 13
    29 01 00 00 00 00 02 05 13
    29 01 00 00 00 00 02 06 06
    29 01 00 00 00 00 02 07 00
    29 01 00 00 00 00 02 08 04
    29 01 00 00 00 00 02 09 00
    29 01 00 00 00 00 02 0a 00
    29 01 00 00 00 00 02 0b 00
    29 01 00 00 00 00 02 0c 00
    29 01 00 00 00 00 02 0d 00
    29 01 00 00 00 00 02 0e 00
    29 01 00 00 00 00 02 0f 00
    29 01 00 00 00 00 02 10 00
    29 01 00 00 00 00 02 11 00
    29 01 00 00 00 00 02 12 00
    29 01 00 00 00 00 02 13 00
    29 01 00 00 00 00 02 14 00
    29 01 00 00 00 00 02 15 00
    29 01 00 00 00 00 02 16 00
    29 01 00 00 00 00 02 17 00
    29 01 00 00 00 00 02 18 00
    29 01 00 00 00 00 02 19 00
    29 01 00 00 00 00 02 1a 00
    29 01 00 00 00 00 02 1b 00
    29 01 00 00 00 00 02 1c 00
    29 01 00 00 00 00 02 1d 00
    29 01 00 00 00 00 02 1e C0
    29 01 00 00 00 00 02 1f 80
    29 01 00 00 00 00 02 20 04
    29 01 00 00 00 00 02 21 0B
    29 01 00 00 00 00 02 22 00
    29 01 00 00 00 00 02 23 00
    29 01 00 00 00 00 02 24 00
    29 01 00 00 00 00 02 25 00
    29 01 00 00 00 00 02 26 00
    29 01 00 00 00 00 02 27 00
    29 01 00 00 00 00 02 28 55
    29 01 00 00 00 00 02 29 03
    29 01 00 00 00 00 02 2a 00
    29 01 00 00 00 00 02 2b 00
    29 01 00 00 00 00 02 2c 00
    29 01 00 00 00 00 02 2d 00
    29 01 00 00 00 00 02 2e 00
    29 01 00 00 00 00 02 2f 00
    29 01 00 00 00 00 02 30 00
    29 01 00 00 00 00 02 31 00
    29 01 00 00 00 00 02 32 00
    29 01 00 00 00 00 02 33 00
    29 01 00 00 00 00 02 34 04
    29 01 00 00 00 00 02 35 05
    29 01 00 00 00 00 02 36 05
    29 01 00 00 00 00 02 37 00
    29 01 00 00 00 00 02 38 3c
    29 01 00 00 00 00 02 39 00
    29 01 00 00 00 00 02 3a 40
    29 01 00 00 00 00 02 3b 40
    29 01 00 00 00 00 02 3c 00
    29 01 00 00 00 00 02 3d 00
    29 01 00 00 00 00 02 3e 00
    29 01 00 00 00 00 02 3f 00
    29 01 00 00 00 00 02 40 00
    29 01 00 00 00 00 02 41 00
    29 01 00 00 00 00 02 42 00
    29 01 00 00 00 00 02 43 00
    29 01 00 00 00 00 02 44 00
    29 01 00 00 00 00 02 50 01
    29 01 00 00 00 00 02 51 23
    29 01 00 00 00 00 02 52 45
    29 01 00 00 00 00 02 53 67
    29 01 00 00 00 00 02 54 89
    29 01 00 00 00 00 02 55 ab
    29 01 00 00 00 00 02 56 01
    29 01 00 00 00 00 02 57 23
    29 01 00 00 00 00 02 58 45
    29 01 00 00 00 00 02 59 67
    29 01 00 00 00 00 02 5a 89
    29 01 00 00 00 00 02 5b ab
    29 01 00 00 00 00 02 5c cd
    29 01 00 00 00 00 02 5d ef
    29 01 00 00 00 00 02 5e 01
    29 01 00 00 00 00 02 5f 14
    29 01 00 00 00 00 02 60 15
    29 01 00 00 00 00 02 61 0C
    29 01 00 00 00 00 02 62 0D
    29 01 00 00 00 00 02 63 0E
    29 01 00 00 00 00 02 64 0F
    29 01 00 00 00 00 02 65 10
    29 01 00 00 00 00 02 66 11
    29 01 00 00 00 00 02 67 08
    29 01 00 00 00 00 02 68 02
    29 01 00 00 00 00 02 69 0A
    29 01 00 00 00 00 02 6a 02
    29 01 00 00 00 00 02 6b 02
    29 01 00 00 00 00 02 6c 02
    29 01 00 00 00 00 02 6d 02
    29 01 00 00 00 00 02 6e 02
    29 01 00 00 00 00 02 6f 02
    29 01 00 00 00 00 02 70 02
    29 01 00 00 00 00 02 71 02
    29 01 00 00 00 00 02 72 06
    29 01 00 00 00 00 02 73 02
    29 01 00 00 00 00 02 74 02
    29 01 00 00 00 00 02 75 14
    29 01 00 00 00 00 02 76 15
    29 01 00 00 00 00 02 77 11
    29 01 00 00 00 00 02 78 10
    29 01 00 00 00 00 02 79 0F
    29 01 00 00 00 00 02 7a 0E
    29 01 00 00 00 00 02 7b 0D
    29 01 00 00 00 00 02 7c 0C
    29 01 00 00 00 00 02 7d 06
    29 01 00 00 00 00 02 7e 02
    29 01 00 00 00 00 02 7f 0A
    29 01 00 00 00 00 02 80 02
    29 01 00 00 00 00 02 81 02
    29 01 00 00 00 00 02 82 02
    29 01 00 00 00 00 02 83 02
    29 01 00 00 00 00 02 84 02
    29 01 00 00 00 00 02 85 02
    29 01 00 00 00 00 02 86 02
    29 01 00 00 00 00 02 87 02
    29 01 00 00 00 00 02 88 08
    29 01 00 00 00 00 02 89 02
    29 01 00 00 00 00 02 8A 02
    29 01 00 00 00 00 04 FF 98 81 04
    29 01 00 00 00 00 02 6C 15
    29 01 00 00 00 00 02 6E 3B
    29 01 00 00 00 00 02 6F 53
    29 01 00 00 00 00 02 3A A4
    29 01 00 00 00 00 02 8D 15
    29 01 00 00 00 00 02 87 BA
    29 01 00 00 00 00 02 26 76
    29 01 00 00 00 00 02 B2 D1
    29 01 00 00 00 00 02 88 0B
    29 01 00 00 00 00 04 FF 98 81 01
    29 01 00 00 00 00 02 22 0A
    29 01 00 00 00 00 02 31 00
    29 01 00 00 00 00 02 53 75
    29 01 00 00 00 00 02 55 85
    29 01 00 00 00 00 02 50 a7
    29 01 00 00 00 00 02 51 a7
    29 01 00 00 00 00 02 60 14
    29 01 00 00 00 00 02 A0 08
    29 01 00 00 00 00 02 A1 28
    29 01 00 00 00 00 02 A2 37
    29 01 00 00 00 00 02 A3 14
    29 01 00 00 00 00 02 A4 18
    29 01 00 00 00 00 02 A5 2B
    29 01 00 00 00 00 02 A6 21
    29 01 00 00 00 00 02 A7 20
    29 01 00 00 00 00 02 A8 99
    29 01 00 00 00 00 02 A9 1C
    29 01 00 00 00 00 02 AA 29
    29 01 00 00 00 00 02 AB 7D
    29 01 00 00 00 00 02 AC 19
    29 01 00 00 00 00 02 AD 18
    29 01 00 00 00 00 02 AE 4C
    29 01 00 00 00 00 02 AF 20
    29 01 00 00 00 00 02 B0 27
    29 01 00 00 00 00 02 B1 4D
    29 01 00 00 00 00 02 B2 5C
    29 01 00 00 00 00 02 B3 2C
    29 01 00 00 00 00 02 C0 08
    29 01 00 00 00 00 02 C1 28
    29 01 00 00 00 00 02 C2 36
    29 01 00 00 00 00 02 C3 13
    29 01 00 00 00 00 02 C4 18
    29 01 00 00 00 00 02 C5 2B
    29 01 00 00 00 00 02 C6 21
    29 01 00 00 00 00 02 C7 20
    29 01 00 00 00 00 02 C8 99
    29 01 00 00 00 00 02 C9 1C
    29 01 00 00 00 00 02 CA 29
    29 01 00 00 00 00 02 CB 7D
    29 01 00 00 00 00 02 CC 19
    29 01 00 00 00 00 02 CD 18
    29 01 00 00 00 00 02 CE 4C
    29 01 00 00 00 00 02 CF 20
    29 01 00 00 00 00 02 D0 27
    29 01 00 00 00 00 02 D1 4D
    29 01 00 00 00 00 02 D2 5D
    29 01 00 00 00 00 02 D3 2C
    29 01 00 00 00 00 04 FF 98 81 00
    05 01 00 00 78 00 02
     11 00
    05 01 00 00 05 00 02
     29 00
    ];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7A 1A 12 00 3E 42 16 5A 14 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x2b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-tx-eot-append;
 };
};
# 22 "../arch/arm64/boot/dts/qcom/marmite/marmite-mdss.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/dsi-panel-novatek-1080p-jdi-helitai-video.dtsi" 1
# 18 "../arch/arm64/boot/dts/qcom/marmite/dsi-panel-novatek-1080p-jdi-helitai-video.dtsi"
&mdss_mdp {
 dsi_novatek_1080p_jdi_helitai_video: qcom,mdss_dsi_novatek_1080p_jdi_hlt_video {
  qcom,mdss-dsi-panel-name = "novatek 1080p jdi helitai video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <57>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <128>;
  qcom,mdss-dsi-h-back-porch = <18>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <1>;
  qcom,mdss-dsi-v-front-porch = <18>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 02 FF 20
    29 01 00 00 00 00 02 00 01
    29 01 00 00 00 00 02 01 22
    29 01 00 00 00 00 02 02 45
    29 01 00 00 00 00 02 03 55
    29 01 00 00 00 00 02 04 00
    29 01 00 00 00 00 02 05 90
    29 01 00 00 00 00 02 06 B2
    29 01 00 00 00 00 02 07 B2
    29 01 00 00 00 00 02 08 0C
    29 01 00 00 00 00 02 09 D7
    29 01 00 00 00 00 02 0A D7
    29 01 00 00 00 00 02 0B D7
    29 01 00 00 00 00 02 0C D7
    29 01 00 00 00 00 02 0D 00
    29 01 00 00 00 00 02 0E B3
    29 01 00 00 00 00 02 0F AC
    29 01 00 00 00 00 02 11 1D
    29 01 00 00 00 00 02 12 1D
    29 01 00 00 00 00 02 13 03
    29 01 00 00 00 00 02 14 0A
    29 01 00 00 00 00 02 15 9A
    29 01 00 00 00 00 02 16 9A
    29 01 00 00 00 00 02 17 66
    29 01 00 00 00 00 02 18 63
    29 01 00 00 00 00 02 19 63
    29 01 00 00 00 00 02 1A 63
    29 01 00 00 00 00 02 1C 44
    29 01 00 00 00 00 02 1D 44
    29 01 00 00 00 00 02 30 62
    29 01 00 00 00 00 02 31 A8
    29 01 00 00 00 00 02 32 D8
    29 01 00 00 00 00 02 58 00
    29 01 00 00 00 00 02 59 00
    29 01 00 00 00 00 02 5A 00
    29 01 00 00 00 00 02 5B 00
    29 01 00 00 00 00 02 5C 00
    29 01 00 00 00 00 02 5D 00
    29 01 00 00 00 00 02 5E 00
    29 01 00 00 00 00 02 5F 00
    29 01 00 00 00 00 02 60 80
    29 01 00 00 00 00 02 61 21
    29 01 00 00 00 00 02 62 43
    29 01 00 00 00 00 02 63 65
    29 01 00 00 00 00 02 64 87
    29 01 00 00 00 00 02 65 A9
    29 01 00 00 00 00 02 66 0B
    29 01 00 00 00 00 02 67 10
    29 01 00 00 00 00 02 69 99
    29 01 00 00 00 00 02 6B 43
    29 01 00 00 00 00 02 6D 33
    29 01 00 00 00 00 02 71 54
    29 01 00 00 00 00 02 72 11
    29 01 00 00 00 00 02 74 10
    29 01 00 00 00 00 02 FB 01
    29 01 00 00 00 00 02 FF 23
    29 01 00 00 00 00 02 07 20
    29 01 00 00 00 00 02 08 03
    29 01 00 00 00 00 02 46 00
    29 01 00 00 00 00 02 FB 01
    29 01 00 00 00 00 02 FF 24
    29 01 00 00 00 00 02 00 0C
    29 01 00 00 00 00 02 01 04
    29 01 00 00 00 00 02 02 1B
    29 01 00 00 00 00 02 03 0F
    29 01 00 00 00 00 02 04 1D
    29 01 00 00 00 00 02 05 00
    29 01 00 00 00 00 02 06 01
    29 01 00 00 00 00 02 07 19
    29 01 00 00 00 00 02 08 00
    29 01 00 00 00 00 02 09 00
    29 01 00 00 00 00 02 0A 17
    29 01 00 00 00 00 02 0B 15
    29 01 00 00 00 00 02 0C 13
    29 01 00 00 00 00 02 0D 18
    29 01 00 00 00 00 02 0E 16
    29 01 00 00 00 00 02 0F 14
    29 01 00 00 00 00 02 10 00
    29 01 00 00 00 00 02 11 03
    29 01 00 00 00 00 02 12 1B
    29 01 00 00 00 00 02 13 00
    29 01 00 00 00 00 02 14 1D
    29 01 00 00 00 00 02 15 00
    29 01 00 00 00 00 02 16 01
    29 01 00 00 00 00 02 17 19
    29 01 00 00 00 00 02 18 00
    29 01 00 00 00 00 02 19 00
    29 01 00 00 00 00 02 1A 17
    29 01 00 00 00 00 02 1B 15
    29 01 00 00 00 00 02 1C 13
    29 01 00 00 00 00 02 1D 18
    29 01 00 00 00 00 02 1E 16
    29 01 00 00 00 00 02 1F 14
    29 01 00 00 00 00 02 20 00
    29 01 00 00 00 00 02 21 01
    29 01 00 00 00 00 02 22 10
    29 01 00 00 00 00 02 23 13
    29 01 00 00 00 00 02 24 13
    29 01 00 00 00 00 02 25 5D
    29 01 00 00 00 00 02 26 13
    29 01 00 00 00 00 02 27 13
    29 01 00 00 00 00 02 29 D8
    29 01 00 00 00 00 02 2A 15
    29 01 00 00 00 00 02 2F 02
    29 01 00 00 00 00 02 30 02
    29 01 00 00 00 00 02 31 00
    29 01 00 00 00 00 02 32 23
    29 01 00 00 00 00 02 33 00
    29 01 00 00 00 00 02 34 03
    29 01 00 00 00 00 02 35 4B
    29 01 00 00 00 00 02 36 00
    29 01 00 00 00 00 02 37 1D
    29 01 00 00 00 00 02 38 08
    29 01 00 00 00 00 02 39 03
    29 01 00 00 00 00 02 3A 4B
    29 01 00 00 00 00 02 3F 01
    29 01 00 00 00 00 02 40 01
    29 01 00 00 00 00 02 41 E0
    29 01 00 00 00 00 02 42 01
    29 01 00 00 00 00 02 43 50
    29 01 00 00 00 00 02 44 58
    29 01 00 00 00 00 02 45 00
    29 01 00 00 00 00 02 46 1D
    29 01 00 00 00 00 02 47 08
    29 01 00 00 00 00 02 48 50
    29 01 00 00 00 00 02 49 58
    29 01 00 00 00 00 02 59 02
    29 01 00 00 00 00 02 5A 06
    29 01 00 00 00 00 02 5F 4D
    29 01 00 00 00 00 02 67 04
    29 01 00 00 00 00 02 6E 10
    29 01 00 00 00 00 02 72 00
    29 01 00 00 00 00 02 73 00
    29 01 00 00 00 00 02 74 03
    29 01 00 00 00 00 02 75 14
    29 01 00 00 00 00 02 76 02
    29 01 00 00 00 00 02 77 01
    29 01 00 00 00 00 02 78 00
    29 01 00 00 00 00 02 79 00
    29 01 00 00 00 00 02 7A 00
    29 01 00 00 00 00 02 7B 91
    29 01 00 00 00 00 02 7C DA
    29 01 00 00 00 00 02 7D 10
    29 01 00 00 00 00 02 7E 03
    29 01 00 00 00 00 02 7F 14
    29 01 00 00 00 00 02 80 00
    29 01 00 00 00 00 02 81 02
    29 01 00 00 00 00 02 82 01
    29 01 00 00 00 00 02 83 00
    29 01 00 00 00 00 02 84 02
    29 01 00 00 00 00 02 85 02
    29 01 00 00 00 00 02 86 1B
    29 01 00 00 00 00 02 87 1B
    29 01 00 00 00 00 02 88 1B
    29 01 00 00 00 00 02 89 1B
    29 01 00 00 00 00 02 8A 33
    29 01 00 00 00 00 02 8B F0
    29 01 00 00 00 00 02 8C 00
    29 01 00 00 00 00 02 8E 02
    29 01 00 00 00 00 02 90 51
    29 01 00 00 00 00 02 91 40
    29 01 00 00 00 00 02 92 51
    29 01 00 00 00 00 02 93 02
    29 01 00 00 00 00 02 94 06
    29 01 00 00 00 00 02 95 55
    29 01 00 00 00 00 02 96 55
    29 01 00 00 00 00 02 97 A3
    29 01 00 00 00 00 02 98 00
    29 01 00 00 00 00 02 99 33
    29 01 00 00 00 00 02 9A 03
    29 01 00 00 00 00 02 9B 0F
    29 01 00 00 00 00 02 9C 01
    29 01 00 00 00 00 02 9D B0
    29 01 00 00 00 00 02 A2 0B
    29 01 00 00 00 00 02 A5 10
    29 01 00 00 00 00 02 A9 21
    29 01 00 00 00 00 02 AA 44
    29 01 00 00 00 00 02 AB 00
    29 01 00 00 00 00 02 AC 00
    29 01 00 00 00 00 02 AD 08
    29 01 00 00 00 00 02 AE 3C
    29 01 00 00 00 00 02 AF 0F
    29 01 00 00 00 00 02 B0 35
    29 01 00 00 00 00 02 B1 08
    29 01 00 00 00 00 02 B2 3C
    29 01 00 00 00 00 02 B3 0A
    29 01 00 00 00 00 02 B4 DA
    29 01 00 00 00 00 02 B5 55
    29 01 00 00 00 00 02 BA 23
    29 01 00 00 00 00 02 BB 00
    29 01 00 00 00 00 02 BC 23
    29 01 00 00 00 00 02 C4 24
    29 01 00 00 00 00 02 C5 30
    29 01 00 00 00 00 02 C6 00
    29 01 00 00 00 00 02 D3 00
    29 01 00 00 00 00 02 D4 50
    29 01 00 00 00 00 02 D5 45
    29 01 00 00 00 00 02 D6 08
    29 01 00 00 00 00 02 D7 45
    29 01 00 00 00 00 02 D8 08
    29 01 00 00 00 00 02 D9 74
    29 01 00 00 00 00 02 DA 74
    29 01 00 00 00 00 02 DB 91
    29 01 00 00 00 00 02 DE FF
    29 01 00 00 00 00 02 E3 02
    29 01 00 00 00 00 02 EA 00
    29 01 00 00 00 00 02 EB 00
    29 01 00 00 00 00 02 EC 00
    29 01 00 00 00 00 02 EE 01
    29 01 00 00 00 00 02 EF 06
    29 01 00 00 00 00 02 F0 50
    29 01 00 00 00 00 02 F1 50
    29 01 00 00 00 00 02 F2 0D
    29 01 00 00 00 00 02 F3 48
    29 01 00 00 00 00 02 F4 D0
    29 01 00 00 00 00 02 F5 05
    29 01 00 00 00 00 02 F6 00
    29 01 00 00 00 00 02 F7 00
    29 01 00 00 00 00 02 F8 00
    29 01 00 00 00 00 02 F9 00
    29 01 00 00 00 00 02 FB 01
    29 01 00 00 00 00 02 FF 26
    29 01 00 00 00 00 02 00 AB
    29 01 00 00 00 00 02 01 00
    29 01 00 00 00 00 02 02 FF
    29 01 00 00 00 00 02 03 06
    29 01 00 00 00 00 02 04 66
    29 01 00 00 00 00 02 05 25
    29 01 00 00 00 00 02 06 30
    29 01 00 00 00 00 02 07 01
    29 01 00 00 00 00 02 0A 08
    29 01 00 00 00 00 02 0B 55
    29 01 00 00 00 00 02 0C 14
    29 01 00 00 00 00 02 0D 28
    29 01 00 00 00 00 02 0E 00
    29 01 00 00 00 00 02 0F B0
    29 01 00 00 00 00 02 10 00
    29 01 00 00 00 00 02 11 01
    29 01 00 00 00 00 02 12 07
    29 01 00 00 00 00 02 13 03
    29 01 00 00 00 00 02 14 01
    29 01 00 00 00 00 02 15 02
    29 01 00 00 00 00 02 16 00
    29 01 00 00 00 00 02 19 40
    29 01 00 00 00 00 02 1A 03
    29 01 00 00 00 00 02 1B 23
    29 01 00 00 00 00 02 1C 11
    29 01 00 00 00 00 02 1D 01
    29 01 00 00 00 00 02 1E 93
    29 01 00 00 00 00 02 1F 06
    29 01 00 00 00 00 02 20 00
    29 01 00 00 00 00 02 21 03
    29 01 00 00 00 00 02 22 20
    29 01 00 00 00 00 02 23 23
    29 01 00 00 00 00 02 24 00
    29 01 00 00 00 00 02 25 A5
    29 01 00 00 00 00 02 26 80
    29 01 00 00 00 00 02 27 A3
    29 01 00 00 00 00 02 2F 05
    29 01 00 00 00 00 02 30 27
    29 01 00 00 00 00 02 31 30
    29 01 00 00 00 00 02 32 3B
    29 01 00 00 00 00 02 33 1E
    29 01 00 00 00 00 02 34 1E
    29 01 00 00 00 00 02 35 45
    29 01 00 00 00 00 02 41 20
    29 01 00 00 00 00 02 42 03
    29 01 00 00 00 00 02 43 00
    29 01 00 00 00 00 02 44 11
    29 01 00 00 00 00 02 45 01
    29 01 00 00 00 00 02 46 12
    29 01 00 00 00 00 02 47 06
    29 01 00 00 00 00 02 48 00
    29 01 00 00 00 00 02 49 03
    29 01 00 00 00 00 02 4A 00
    29 01 00 00 00 00 02 4B 00
    29 01 00 00 00 00 02 4C 01
    29 01 00 00 00 00 02 4D 53
    29 01 00 00 00 00 02 4E 01
    29 01 00 00 00 00 02 4F 51
    29 01 00 00 00 00 02 50 0A
    29 01 00 00 00 00 02 51 9A
    29 01 00 00 00 00 02 52 30
    29 01 00 00 00 00 02 53 1A
    29 01 00 00 00 00 02 54 3C
    29 01 00 00 00 00 02 55 3C
    29 01 00 00 00 00 02 56 3B
    29 01 00 00 00 00 02 5B 40
    29 01 00 00 00 00 02 5C 03
    29 01 00 00 00 00 02 5D 23
    29 01 00 00 00 00 02 5E 11
    29 01 00 00 00 00 02 5F 01
    29 01 00 00 00 00 02 60 93
    29 01 00 00 00 00 02 61 06
    29 01 00 00 00 00 02 62 00
    29 01 00 00 00 00 02 63 03
    29 01 00 00 00 00 02 64 20
    29 01 00 00 00 00 02 65 23
    29 01 00 00 00 00 02 66 00
    29 01 00 00 00 00 02 67 A5
    29 01 00 00 00 00 02 68 80
    29 01 00 00 00 00 02 69 A3
    29 01 00 00 00 00 02 6A 05
    29 01 00 00 00 00 02 6B 27
    29 01 00 00 00 00 02 6C 30
    29 01 00 00 00 00 02 6D 3B
    29 01 00 00 00 00 02 6E 1E
    29 01 00 00 00 00 02 6F 1E
    29 01 00 00 00 00 02 70 45
    29 01 00 00 00 00 02 71 40
    29 01 00 00 00 00 02 72 03
    29 01 00 00 00 00 02 73 23
    29 01 00 00 00 00 02 74 11
    29 01 00 00 00 00 02 75 01
    29 01 00 00 00 00 02 76 93
    29 01 00 00 00 00 02 77 06
    29 01 00 00 00 00 02 78 00
    29 01 00 00 00 00 02 79 03
    29 01 00 00 00 00 02 7A 20
    29 01 00 00 00 00 02 7B 24
    29 01 00 00 00 00 02 7C 00
    29 01 00 00 00 00 02 7D A5
    29 01 00 00 00 00 02 7E 80
    29 01 00 00 00 00 02 7F A3
    29 01 00 00 00 00 02 80 05
    29 01 00 00 00 00 02 81 27
    29 01 00 00 00 00 02 82 30
    29 01 00 00 00 00 02 83 3B
    29 01 00 00 00 00 02 84 1E
    29 01 00 00 00 00 02 85 1E
    29 01 00 00 00 00 02 86 45
    29 01 00 00 00 00 02 87 12
    29 01 00 00 00 00 02 88 12
    29 01 00 00 00 00 02 89 12
    29 01 00 00 00 00 02 8A 12
    29 01 00 00 00 00 02 8B 12
    29 01 00 00 00 00 02 8C 12
    29 01 00 00 00 00 02 8D 00
    29 01 00 00 00 00 02 8E 18
    29 01 00 00 00 00 02 8F 18
    29 01 00 00 00 00 02 90 00
    29 01 00 00 00 00 02 91 08
    29 01 00 00 00 00 02 92 FC
    29 01 00 00 00 00 02 93 01
    29 01 00 00 00 00 02 94 01
    29 01 00 00 00 00 02 95 01
    29 01 00 00 00 00 02 96 01
    29 01 00 00 00 00 02 97 10
    29 01 00 00 00 00 02 98 42
    29 01 00 00 00 00 02 99 00
    29 01 00 00 00 00 02 9A 13
    29 01 00 00 00 00 02 9B 02
    29 01 00 00 00 00 02 9C 01
    29 01 00 00 00 00 02 9D 02
    29 01 00 00 00 00 02 9E 01
    29 01 00 00 00 00 02 9F 0D
    29 01 00 00 00 00 02 A0 00
    29 01 00 00 00 00 02 A2 00
    29 01 00 00 00 00 02 A3 22
    29 01 00 00 00 00 02 A4 00
    29 01 00 00 00 00 02 A5 80
    29 01 00 00 00 00 02 A6 80
    29 01 00 00 00 00 02 AC 71
    29 01 00 00 00 00 02 AD 77
    29 01 00 00 00 00 02 AE 77
    29 01 00 00 00 00 02 B0 80
    29 01 00 00 00 00 02 B1 80
    29 01 00 00 00 00 02 B2 80
    29 01 00 00 00 00 02 B4 80
    29 01 00 00 00 00 02 B5 80
    29 01 00 00 00 00 02 B7 80
    29 01 00 00 00 00 02 B8 80
    29 01 00 00 00 00 02 BA 13
    29 01 00 00 00 00 02 BB 13
    29 01 00 00 00 00 02 BC 00
    29 01 00 00 00 00 02 BD 02
    29 01 00 00 00 00 02 BE 4F
    29 01 00 00 00 00 02 BF 50
    29 01 00 00 00 00 02 C0 58
    29 01 00 00 00 00 02 C3 02
    29 01 00 00 00 00 02 C4 01
    29 01 00 00 00 00 02 C5 03
    29 01 00 00 00 00 02 C6 15
    29 01 00 00 00 00 02 C7 49
    29 01 00 00 00 00 02 C8 0C
    29 01 00 00 00 00 02 C9 56
    29 01 00 00 00 00 02 CA 00
    29 01 00 00 00 00 02 CB 18
    29 01 00 00 00 00 02 CC 57
    29 01 00 00 00 00 02 CE 2E
    29 01 00 00 00 00 02 CF 00
    29 01 00 00 00 00 02 D0 B0
    29 01 00 00 00 00 02 D1 0A
    29 01 00 00 00 00 02 D2 0A
    29 01 00 00 00 00 02 D3 0B
    29 01 00 00 00 00 02 E1 05
    29 01 00 00 00 00 02 E2 0D
    29 01 00 00 00 00 02 E3 05
    29 01 00 00 00 00 02 E4 0D
    29 01 00 00 00 00 02 E5 05
    29 01 00 00 00 00 02 E6 0D
    29 01 00 00 00 00 02 E7 05
    29 01 00 00 00 00 02 E8 0D
    29 01 00 00 00 00 02 E9 1C
    29 01 00 00 00 00 02 EA 22
    29 01 00 00 00 00 02 EB 1C
    29 01 00 00 00 00 02 FB 01
    29 01 00 00 00 00 02 FF 20
    29 01 00 00 00 00 02 75 00
    29 01 00 00 00 00 02 76 00
    29 01 00 00 00 00 02 77 00
    29 01 00 00 00 00 02 78 16
    29 01 00 00 00 00 02 79 00
    29 01 00 00 00 00 02 7A 41
    29 01 00 00 00 00 02 7B 00
    29 01 00 00 00 00 02 7C 61
    29 01 00 00 00 00 02 7D 00
    29 01 00 00 00 00 02 7E 80
    29 01 00 00 00 00 02 7F 00
    29 01 00 00 00 00 02 80 98
    29 01 00 00 00 00 02 81 00
    29 01 00 00 00 00 02 82 AF
    29 01 00 00 00 00 02 83 00
    29 01 00 00 00 00 02 84 C3
    29 01 00 00 00 00 02 85 00
    29 01 00 00 00 00 02 86 D6
    29 01 00 00 00 00 02 87 01
    29 01 00 00 00 00 02 88 12
    29 01 00 00 00 00 02 89 01
    29 01 00 00 00 00 02 8A 40
    29 01 00 00 00 00 02 8B 01
    29 01 00 00 00 00 02 8C 86
    29 01 00 00 00 00 02 8D 01
    29 01 00 00 00 00 02 8E BB
    29 01 00 00 00 00 02 8F 02
    29 01 00 00 00 00 02 90 0A
    29 01 00 00 00 00 02 91 02
    29 01 00 00 00 00 02 92 4A
    29 01 00 00 00 00 02 93 02
    29 01 00 00 00 00 02 94 4C
    29 01 00 00 00 00 02 95 02
    29 01 00 00 00 00 02 96 89
    29 01 00 00 00 00 02 97 02
    29 01 00 00 00 00 02 98 CA
    29 01 00 00 00 00 02 99 02
    29 01 00 00 00 00 02 9A F2
    29 01 00 00 00 00 02 9B 03
    29 01 00 00 00 00 02 9C 23
    29 01 00 00 00 00 02 9D 03
    29 01 00 00 00 00 02 9E 45
    29 01 00 00 00 00 02 9F 03
    29 01 00 00 00 00 02 A0 73
    29 01 00 00 00 00 02 A2 03
    29 01 00 00 00 00 02 A3 82
    29 01 00 00 00 00 02 A4 03
    29 01 00 00 00 00 02 A5 91
    29 01 00 00 00 00 02 A6 03
    29 01 00 00 00 00 02 A7 A2
    29 01 00 00 00 00 02 A9 03
    29 01 00 00 00 00 02 AA B4
    29 01 00 00 00 00 02 AB 03
    29 01 00 00 00 00 02 AC C7
    29 01 00 00 00 00 02 AD 03
    29 01 00 00 00 00 02 AE DC
    29 01 00 00 00 00 02 AF 03
    29 01 00 00 00 00 02 B0 F4
    29 01 00 00 00 00 02 B1 03
    29 01 00 00 00 00 02 B2 FF
    29 01 00 00 00 00 02 B3 00
    29 01 00 00 00 00 02 B4 00
    29 01 00 00 00 00 02 B5 00
    29 01 00 00 00 00 02 B6 16
    29 01 00 00 00 00 02 B7 00
    29 01 00 00 00 00 02 B8 41
    29 01 00 00 00 00 02 B9 00
    29 01 00 00 00 00 02 BA 61
    29 01 00 00 00 00 02 BB 00
    29 01 00 00 00 00 02 BC 80
    29 01 00 00 00 00 02 BD 00
    29 01 00 00 00 00 02 BE 98
    29 01 00 00 00 00 02 BF 00
    29 01 00 00 00 00 02 C0 AF
    29 01 00 00 00 00 02 C1 00
    29 01 00 00 00 00 02 C2 C3
    29 01 00 00 00 00 02 C3 00
    29 01 00 00 00 00 02 C4 D6
    29 01 00 00 00 00 02 C5 01
    29 01 00 00 00 00 02 C6 12
    29 01 00 00 00 00 02 C7 01
    29 01 00 00 00 00 02 C8 40
    29 01 00 00 00 00 02 C9 01
    29 01 00 00 00 00 02 CA 86
    29 01 00 00 00 00 02 CB 01
    29 01 00 00 00 00 02 CC BB
    29 01 00 00 00 00 02 CD 02
    29 01 00 00 00 00 02 CE 0A
    29 01 00 00 00 00 02 CF 02
    29 01 00 00 00 00 02 D0 4A
    29 01 00 00 00 00 02 D1 02
    29 01 00 00 00 00 02 D2 4C
    29 01 00 00 00 00 02 D3 02
    29 01 00 00 00 00 02 D4 89
    29 01 00 00 00 00 02 D5 02
    29 01 00 00 00 00 02 D6 CA
    29 01 00 00 00 00 02 D7 02
    29 01 00 00 00 00 02 D8 F2
    29 01 00 00 00 00 02 D9 03
    29 01 00 00 00 00 02 DA 23
    29 01 00 00 00 00 02 DB 03
    29 01 00 00 00 00 02 DC 45
    29 01 00 00 00 00 02 DD 03
    29 01 00 00 00 00 02 DE 73
    29 01 00 00 00 00 02 DF 03
    29 01 00 00 00 00 02 E0 82
    29 01 00 00 00 00 02 E1 03
    29 01 00 00 00 00 02 E2 91
    29 01 00 00 00 00 02 E3 03
    29 01 00 00 00 00 02 E4 A2
    29 01 00 00 00 00 02 E5 03
    29 01 00 00 00 00 02 E6 B4
    29 01 00 00 00 00 02 E7 03
    29 01 00 00 00 00 02 E8 C7
    29 01 00 00 00 00 02 E9 03
    29 01 00 00 00 00 02 EA DC
    29 01 00 00 00 00 02 EB 03
    29 01 00 00 00 00 02 EC F4
    29 01 00 00 00 00 02 ED 03
    29 01 00 00 00 00 02 EE FF
    29 01 00 00 00 00 02 EF 00
    29 01 00 00 00 00 02 F0 66
    29 01 00 00 00 00 02 F1 00
    29 01 00 00 00 00 02 F2 75
    29 01 00 00 00 00 02 F3 00
    29 01 00 00 00 00 02 F4 91
    29 01 00 00 00 00 02 F5 00
    29 01 00 00 00 00 02 F6 A7
    29 01 00 00 00 00 02 F7 00
    29 01 00 00 00 00 02 F8 BD
    29 01 00 00 00 00 02 F9 00
    29 01 00 00 00 00 02 FA CF
    29 01 00 00 00 00 02 FB 01
    29 01 00 00 00 00 02 FF 21
    29 01 00 00 00 00 02 00 00
    29 01 00 00 00 00 02 01 E1
    29 01 00 00 00 00 02 02 00
    29 01 00 00 00 00 02 03 F0
    29 01 00 00 00 00 02 04 00
    29 01 00 00 00 00 02 05 FF
    29 01 00 00 00 00 02 06 01
    29 01 00 00 00 00 02 07 30
    29 01 00 00 00 00 02 08 01
    29 01 00 00 00 00 02 09 58
    29 01 00 00 00 00 02 0A 01
    29 01 00 00 00 00 02 0B 96
    29 01 00 00 00 00 02 0C 01
    29 01 00 00 00 00 02 0D C6
    29 01 00 00 00 00 02 0E 02
    29 01 00 00 00 00 02 0F 11
    29 01 00 00 00 00 02 10 02
    29 01 00 00 00 00 02 11 4F
    29 01 00 00 00 00 02 12 02
    29 01 00 00 00 00 02 13 51
    29 01 00 00 00 00 02 14 02
    29 01 00 00 00 00 02 15 8C
    29 01 00 00 00 00 02 16 02
    29 01 00 00 00 00 02 17 CD
    29 01 00 00 00 00 02 18 02
    29 01 00 00 00 00 02 19 F4
    29 01 00 00 00 00 02 1A 03
    29 01 00 00 00 00 02 1B 25
    29 01 00 00 00 00 02 1C 03
    29 01 00 00 00 00 02 1D 48
    29 01 00 00 00 00 02 1E 03
    29 01 00 00 00 00 02 1F 75
    29 01 00 00 00 00 02 20 03
    29 01 00 00 00 00 02 21 83
    29 01 00 00 00 00 02 22 03
    29 01 00 00 00 00 02 23 93
    29 01 00 00 00 00 02 24 03
    29 01 00 00 00 00 02 25 A3
    29 01 00 00 00 00 02 26 03
    29 01 00 00 00 00 02 27 B5
    29 01 00 00 00 00 02 28 03
    29 01 00 00 00 00 02 29 C8
    29 01 00 00 00 00 02 2A 03
    29 01 00 00 00 00 02 2B DD
    29 01 00 00 00 00 02 2D 03
    29 01 00 00 00 00 02 2F F4
    29 01 00 00 00 00 02 30 03
    29 01 00 00 00 00 02 31 FF
    29 01 00 00 00 00 02 32 00
    29 01 00 00 00 00 02 33 66
    29 01 00 00 00 00 02 34 00
    29 01 00 00 00 00 02 35 75
    29 01 00 00 00 00 02 36 00
    29 01 00 00 00 00 02 37 91
    29 01 00 00 00 00 02 38 00
    29 01 00 00 00 00 02 39 A7
    29 01 00 00 00 00 02 3A 00
    29 01 00 00 00 00 02 3B BD
    29 01 00 00 00 00 02 3D 00
    29 01 00 00 00 00 02 3F CF
    29 01 00 00 00 00 02 40 00
    29 01 00 00 00 00 02 41 E1
    29 01 00 00 00 00 02 42 00
    29 01 00 00 00 00 02 43 F0
    29 01 00 00 00 00 02 44 00
    29 01 00 00 00 00 02 45 FF
    29 01 00 00 00 00 02 46 01
    29 01 00 00 00 00 02 47 30
    29 01 00 00 00 00 02 48 01
    29 01 00 00 00 00 02 49 58
    29 01 00 00 00 00 02 4A 01
    29 01 00 00 00 00 02 4B 96
    29 01 00 00 00 00 02 4C 01
    29 01 00 00 00 00 02 4D C6
    29 01 00 00 00 00 02 4E 02
    29 01 00 00 00 00 02 4F 11
    29 01 00 00 00 00 02 50 02
    29 01 00 00 00 00 02 51 4F
    29 01 00 00 00 00 02 52 02
    29 01 00 00 00 00 02 53 51
    29 01 00 00 00 00 02 54 02
    29 01 00 00 00 00 02 55 8C
    29 01 00 00 00 00 02 56 02
    29 01 00 00 00 00 02 58 CD
    29 01 00 00 00 00 02 59 02
    29 01 00 00 00 00 02 5A F4
    29 01 00 00 00 00 02 5B 03
    29 01 00 00 00 00 02 5C 25
    29 01 00 00 00 00 02 5D 03
    29 01 00 00 00 00 02 5E 48
    29 01 00 00 00 00 02 5F 03
    29 01 00 00 00 00 02 60 75
    29 01 00 00 00 00 02 61 03
    29 01 00 00 00 00 02 62 83
    29 01 00 00 00 00 02 63 03
    29 01 00 00 00 00 02 64 93
    29 01 00 00 00 00 02 65 03
    29 01 00 00 00 00 02 66 A3
    29 01 00 00 00 00 02 67 03
    29 01 00 00 00 00 02 68 B5
    29 01 00 00 00 00 02 69 03
    29 01 00 00 00 00 02 6A C8
    29 01 00 00 00 00 02 6B 03
    29 01 00 00 00 00 02 6C DD
    29 01 00 00 00 00 02 6D 03
    29 01 00 00 00 00 02 6E F4
    29 01 00 00 00 00 02 6F 03
    29 01 00 00 00 00 02 70 FF
    29 01 00 00 00 00 02 71 00
    29 01 00 00 00 00 02 72 B8
    29 01 00 00 00 00 02 73 00
    29 01 00 00 00 00 02 74 C2
    29 01 00 00 00 00 02 75 00
    29 01 00 00 00 00 02 76 D5
    29 01 00 00 00 00 02 77 00
    29 01 00 00 00 00 02 78 E5
    29 01 00 00 00 00 02 79 00
    29 01 00 00 00 00 02 7A F5
    29 01 00 00 00 00 02 7B 01
    29 01 00 00 00 00 02 7C 03
    29 01 00 00 00 00 02 7D 01
    29 01 00 00 00 00 02 7E 11
    29 01 00 00 00 00 02 7F 01
    29 01 00 00 00 00 02 80 1D
    29 01 00 00 00 00 02 81 01
    29 01 00 00 00 00 02 82 29
    29 01 00 00 00 00 02 83 01
    29 01 00 00 00 00 02 84 52
    29 01 00 00 00 00 02 85 01
    29 01 00 00 00 00 02 86 73
    29 01 00 00 00 00 02 87 01
    29 01 00 00 00 00 02 88 AA
    29 01 00 00 00 00 02 89 01
    29 01 00 00 00 00 02 8A D5
    29 01 00 00 00 00 02 8B 02
    29 01 00 00 00 00 02 8C 1C
    29 01 00 00 00 00 02 8D 02
    29 01 00 00 00 00 02 8E 57
    29 01 00 00 00 00 02 8F 02
    29 01 00 00 00 00 02 90 59
    29 01 00 00 00 00 02 91 02
    29 01 00 00 00 00 02 92 92
    29 01 00 00 00 00 02 93 02
    29 01 00 00 00 00 02 94 D2
    29 01 00 00 00 00 02 95 02
    29 01 00 00 00 00 02 96 F9
    29 01 00 00 00 00 02 97 03
    29 01 00 00 00 00 02 98 2A
    29 01 00 00 00 00 02 99 03
    29 01 00 00 00 00 02 9A 4C
    29 01 00 00 00 00 02 9B 03
    29 01 00 00 00 00 02 9C 79
    29 01 00 00 00 00 02 9D 03
    29 01 00 00 00 00 02 9E 87
    29 01 00 00 00 00 02 9F 03
    29 01 00 00 00 00 02 A0 96
    29 01 00 00 00 00 02 A2 03
    29 01 00 00 00 00 02 A3 A6
    29 01 00 00 00 00 02 A4 03
    29 01 00 00 00 00 02 A5 B7
    29 01 00 00 00 00 02 A6 03
    29 01 00 00 00 00 02 A7 CA
    29 01 00 00 00 00 02 A9 03
    29 01 00 00 00 00 02 AA DE
    29 01 00 00 00 00 02 AB 03
    29 01 00 00 00 00 02 AC F4
    29 01 00 00 00 00 02 AD 03
    29 01 00 00 00 00 02 AE FF
    29 01 00 00 00 00 02 AF 00
    29 01 00 00 00 00 02 B0 B8
    29 01 00 00 00 00 02 B1 00
    29 01 00 00 00 00 02 B2 C2
    29 01 00 00 00 00 02 B3 00
    29 01 00 00 00 00 02 B4 D5
    29 01 00 00 00 00 02 B5 00
    29 01 00 00 00 00 02 B6 E5
    29 01 00 00 00 00 02 B7 00
    29 01 00 00 00 00 02 B8 F5
    29 01 00 00 00 00 02 B9 01
    29 01 00 00 00 00 02 BA 03
    29 01 00 00 00 00 02 BB 01
    29 01 00 00 00 00 02 BC 11
    29 01 00 00 00 00 02 BD 01
    29 01 00 00 00 00 02 BE 1D
    29 01 00 00 00 00 02 BF 01
    29 01 00 00 00 00 02 C0 29
    29 01 00 00 00 00 02 C1 01
    29 01 00 00 00 00 02 C2 52
    29 01 00 00 00 00 02 C3 01
    29 01 00 00 00 00 02 C4 73
    29 01 00 00 00 00 02 C5 01
    29 01 00 00 00 00 02 C6 AA
    29 01 00 00 00 00 02 C7 01
    29 01 00 00 00 00 02 C8 D5
    29 01 00 00 00 00 02 C9 02
    29 01 00 00 00 00 02 CA 1C
    29 01 00 00 00 00 02 CB 02
    29 01 00 00 00 00 02 CC 57
    29 01 00 00 00 00 02 CD 02
    29 01 00 00 00 00 02 CE 59
    29 01 00 00 00 00 02 CF 02
    29 01 00 00 00 00 02 D0 92
    29 01 00 00 00 00 02 D1 02
    29 01 00 00 00 00 02 D2 D2
    29 01 00 00 00 00 02 D3 02
    29 01 00 00 00 00 02 D4 F9
    29 01 00 00 00 00 02 D5 03
    29 01 00 00 00 00 02 D6 2A
    29 01 00 00 00 00 02 D7 03
    29 01 00 00 00 00 02 D8 4C
    29 01 00 00 00 00 02 D9 03
    29 01 00 00 00 00 02 DA 79
    29 01 00 00 00 00 02 DB 03
    29 01 00 00 00 00 02 DC 87
    29 01 00 00 00 00 02 DD 03
    29 01 00 00 00 00 02 DE 96
    29 01 00 00 00 00 02 DF 03
    29 01 00 00 00 00 02 E0 A6
    29 01 00 00 00 00 02 E1 03
    29 01 00 00 00 00 02 E2 B7
    29 01 00 00 00 00 02 E3 03
    29 01 00 00 00 00 02 E4 CA
    29 01 00 00 00 00 02 E5 03
    29 01 00 00 00 00 02 E6 DE
    29 01 00 00 00 00 02 E7 03
    29 01 00 00 00 00 02 E8 F4
    29 01 00 00 00 00 02 E9 03
    29 01 00 00 00 00 02 EA FF
    29 01 00 00 00 00 02 FB 01
                           29 01 00 00 00 00 02 FF 10
                           29 01 00 00 00 00 02 BB 13
    05 01 00 00 78 00 02 11 00
    05 01 00 00 32 00 02 29 00
    ];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
     05 01 00 00 78 00 02 10 00
     ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [D6 34 22 00 62 66 26 36 28 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x28>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <3839>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-tx-eot-append;
 };
};
# 23 "../arch/arm64/boot/dts/qcom/marmite/marmite-mdss.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/dsi-panel-ili9881c-720p-boe-huashi-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/marmite/dsi-panel-ili9881c-720p-boe-huashi-video.dtsi"
&mdss_mdp {
 dsi_ili9881c_720p_boe_huashi_video: qcom,mdss_dsi_ili9881c_720p_boe_huashi_video {
  qcom,mdss-dsi-panel-name = "ili9881c 720p boe huashi video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <80>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <18>;
  qcom,mdss-dsi-v-front-porch = <20>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 04 FF 98 81 03
    29 01 00 00 00 00 02 01 00
    29 01 00 00 00 00 02 02 00
    29 01 00 00 00 00 02 03 73
    29 01 00 00 00 00 02 04 00
    29 01 00 00 00 00 02 05 00
    29 01 00 00 00 00 02 06 0C
    29 01 00 00 00 00 02 07 00
    29 01 00 00 00 00 02 08 00
    29 01 00 00 00 00 02 09 01
    29 01 00 00 00 00 02 0a 01
    29 01 00 00 00 00 02 0b 01
    29 01 00 00 00 00 02 0c 01
    29 01 00 00 00 00 02 0d 01
    29 01 00 00 00 00 02 0e 01
    29 01 00 00 00 00 02 0f 00
    29 01 00 00 00 00 02 10 00
    29 01 00 00 00 00 02 11 00
    29 01 00 00 00 00 02 12 00
    29 01 00 00 00 00 02 13 00
    29 01 00 00 00 00 02 14 00
    29 01 00 00 00 00 02 15 00
    29 01 00 00 00 00 02 16 00
    29 01 00 00 00 00 02 17 00
    29 01 00 00 00 00 02 18 00
    29 01 00 00 00 00 02 19 00
    29 01 00 00 00 00 02 1a 00
    29 01 00 00 00 00 02 1b 00
    29 01 00 00 00 00 02 1c 00
    29 01 00 00 00 00 02 1d 00
    29 01 00 00 00 00 02 1e 44
    29 01 00 00 00 00 02 1f C0
    29 01 00 00 00 00 02 20 0A
    29 01 00 00 00 00 02 21 03
    29 01 00 00 00 00 02 22 0A
    29 01 00 00 00 00 02 23 00
    29 01 00 00 00 00 02 24 8C
    29 01 00 00 00 00 02 25 8C
    29 01 00 00 00 00 02 26 00
    29 01 00 00 00 00 02 27 00
    29 01 00 00 00 00 02 28 3B
    29 01 00 00 00 00 02 29 03
    29 01 00 00 00 00 02 2a 00
    29 01 00 00 00 00 02 2b 00
    29 01 00 00 00 00 02 2c 00
    29 01 00 00 00 00 02 2d 00
    29 01 00 00 00 00 02 2e 00
    29 01 00 00 00 00 02 2f 00
    29 01 00 00 00 00 02 30 00
    29 01 00 00 00 00 02 31 00
    29 01 00 00 00 00 02 32 00
    29 01 00 00 00 00 02 33 00
    29 01 00 00 00 00 02 34 00
    29 01 00 00 00 00 02 35 00
    29 01 00 00 00 00 02 36 00
    29 01 00 00 00 00 02 37 00
    29 01 00 00 00 00 02 38 00
    29 01 00 00 00 00 02 39 00
    29 01 00 00 00 00 02 3a 00
    29 01 00 00 00 00 02 3b 00
    29 01 00 00 00 00 02 3c 00
    29 01 00 00 00 00 02 3d 00
    29 01 00 00 00 00 02 3e 00
    29 01 00 00 00 00 02 3f 00
    29 01 00 00 00 00 02 40 00
    29 01 00 00 00 00 02 41 00
    29 01 00 00 00 00 02 42 00
    29 01 00 00 00 00 02 43 00
    29 01 00 00 00 00 02 44 00
    29 01 00 00 00 00 02 50 01
    29 01 00 00 00 00 02 51 23
    29 01 00 00 00 00 02 52 45
    29 01 00 00 00 00 02 53 67
    29 01 00 00 00 00 02 54 89
    29 01 00 00 00 00 02 55 AB
    29 01 00 00 00 00 02 56 01
    29 01 00 00 00 00 02 57 23
    29 01 00 00 00 00 02 58 45
    29 01 00 00 00 00 02 59 67
    29 01 00 00 00 00 02 5a 89
    29 01 00 00 00 00 02 5b AB
    29 01 00 00 00 00 02 5c CD
    29 01 00 00 00 00 02 5d EF
    29 01 00 00 00 00 02 5e 11
    29 01 00 00 00 00 02 5f 0c
    29 01 00 00 00 00 02 60 0d
    29 01 00 00 00 00 02 61 0e
    29 01 00 00 00 00 02 62 0f
    29 01 00 00 00 00 02 63 06
    29 01 00 00 00 00 02 64 07
    29 01 00 00 00 00 02 65 02
    29 01 00 00 00 00 02 66 02
    29 01 00 00 00 00 02 67 02
    29 01 00 00 00 00 02 68 02
    29 01 00 00 00 00 02 69 02
    29 01 00 00 00 00 02 6a 02
    29 01 00 00 00 00 02 6b 02
    29 01 00 00 00 00 02 6c 02
    29 01 00 00 00 00 02 6d 02
    29 01 00 00 00 00 02 6e 02
    29 01 00 00 00 00 02 6f 02
    29 01 00 00 00 00 02 70 02
    29 01 00 00 00 00 02 71 02
    29 01 00 00 00 00 02 72 02
    29 01 00 00 00 00 02 73 01
    29 01 00 00 00 00 02 74 00
    29 01 00 00 00 00 02 75 0c
    29 01 00 00 00 00 02 76 0d
    29 01 00 00 00 00 02 77 0e
    29 01 00 00 00 00 02 78 0f
    29 01 00 00 00 00 02 79 06
    29 01 00 00 00 00 02 7a 07
    29 01 00 00 00 00 02 7b 02
    29 01 00 00 00 00 02 7c 02
    29 01 00 00 00 00 02 7d 02
    29 01 00 00 00 00 02 7e 02
    29 01 00 00 00 00 02 7f 02
    29 01 00 00 00 00 02 80 02
    29 01 00 00 00 00 02 81 02
    29 01 00 00 00 00 02 82 02
    29 01 00 00 00 00 02 83 02
    29 01 00 00 00 00 02 84 02
    29 01 00 00 00 00 02 85 02
    29 01 00 00 00 00 02 86 02
    29 01 00 00 00 00 02 87 02
    29 01 00 00 00 00 02 88 02
    29 01 00 00 00 00 02 89 01
    29 01 00 00 00 00 02 8A 00
    29 01 00 00 00 00 04 FF 98 81 04
    29 01 00 00 00 00 02 6C 15
    29 01 00 00 00 00 02 6E 1a
    29 01 00 00 00 00 02 6F A5
    29 01 00 00 00 00 02 3a 24
    29 01 00 00 00 00 02 8D 1F
    29 01 00 00 00 00 02 87 BA
    29 01 00 00 00 00 02 26 76
    29 01 00 00 00 00 02 B2 D1
    29 01 00 00 00 00 02 35 1f
    29 01 00 00 00 00 04 FF 98 81 01
    29 01 00 00 00 00 02 22 09
    29 01 00 00 00 00 02 31 00
    29 01 00 00 00 00 02 40 33
    29 01 00 00 00 00 02 42 33
    29 01 00 00 00 00 02 50 A6
    29 01 00 00 00 00 02 51 A6
    29 01 00 00 00 00 02 53 5c
    29 01 00 00 00 00 02 55 5e
    29 01 00 00 00 00 02 60 06
    29 01 00 00 00 00 02 61 01
    29 01 00 00 00 00 02 62 19
    29 01 00 00 00 00 02 63 00
    29 01 00 00 00 00 02 A0 08
    29 01 00 00 00 00 02 A1 14
    29 01 00 00 00 00 02 A2 1D
    29 01 00 00 00 00 02 A3 11
    29 01 00 00 00 00 02 A4 12
    29 01 00 00 00 00 02 A5 23
    29 01 00 00 00 00 02 A6 17
    29 01 00 00 00 00 02 A7 1C
    29 01 00 00 00 00 02 A8 65
    29 01 00 00 00 00 02 A9 1D
    29 01 00 00 00 00 02 AA 29
    29 01 00 00 00 00 02 AB 5E
    29 01 00 00 00 00 02 AC 1B
    29 01 00 00 00 00 02 AD 19
    29 01 00 00 00 00 02 AE 4E
    29 01 00 00 00 00 02 AF 22
    29 01 00 00 00 00 02 B0 27
    29 01 00 00 00 00 02 B1 4B
    29 01 00 00 00 00 02 B2 5C
    29 01 00 00 00 00 02 B3 39
    29 01 00 00 00 00 02 C0 08
    29 01 00 00 00 00 02 C1 14
    29 01 00 00 00 00 02 C2 1E
    29 01 00 00 00 00 02 C3 10
    29 01 00 00 00 00 02 C4 11
    29 01 00 00 00 00 02 C5 23
    29 01 00 00 00 00 02 C6 17
    29 01 00 00 00 00 02 C7 1C
    29 01 00 00 00 00 02 C8 65
    29 01 00 00 00 00 02 C9 1D
    29 01 00 00 00 00 02 CA 29
    29 01 00 00 00 00 02 CB 56
    29 01 00 00 00 00 02 CC 1B
    29 01 00 00 00 00 02 CD 19
    29 01 00 00 00 00 02 CE 4E
    29 01 00 00 00 00 02 CF 22
    29 01 00 00 00 00 02 D0 27
    29 01 00 00 00 00 02 D1 4A
    29 01 00 00 00 00 02 D2 5C
    29 01 00 00 00 00 02 D3 39
    29 01 00 00 00 00 04 FF 98 81 00
    05 01 00 00 78 00 02 11 00
    05 01 00 00 32 00 02 29 00
    ];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00
     ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0A 08];
  qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-valid-params = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-orientation="180";
  qcom,esd-check-enabled;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7A 1A 12 00 3E 42 16 5A 14 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0a>;
  qcom,mdss-dsi-t-clk-pre = <0x2c>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-tx-eot-append;
 };
};
# 24 "../arch/arm64/boot/dts/qcom/marmite/marmite-mdss.dtsi" 2

&mdss_dsi0 {
 /delete-property/qcom,platform-bklight-en-gpio;
 qcom,dsi-pref-prim-pan = <&dsi_ili9881c_720p_hsd_5in_helitai_video>;
};

&mdss_dsi1 {
 /delete-property/status;
 /delete-property/qcom,dsi-pref-prim-pan;
 /delete-property/pinctrl-names;
 /delete-property/pinctrl-0;
 /delete-property/pinctrl-1;
 /delete-property/qcom,platform-te-gpio;
 /delete-property/qcom,platform-enable-gpio;
 /delete-property/qcom,platform-reset-gpio;
 /delete-property/qcom,platform-bklight-en-gpio;
};


&dsi_truly_1080_vid {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
};

&dsi_ili9881c_720p_hsd_5in_helitai_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_ili9881c_720p_inno_5in_helitai_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_novatek_1080p_jdi_helitai_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_ili9881c_720p_boe_huashi_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_truly_720_vid {
 /delete-property/qcom,mdss-dsi-pan-enable-dynamic-fps;
 /delete-property/qcom,mdss-dsi-pan-fps-update;
 /delete-property/qcom,panel-supply-entries;
};

&dsi_truly_1080_cmd {
 /delete-property/qcom,mdss-dsi-pan-enable-dynamic-fps;
 /delete-property/qcom,mdss-dsi-pan-fps-update;
 /delete-property/qcom,panel-supply-entries;
 /delete-property/qcom,panel-roi-alignment;
 /delete-property/qcom,partial-update-enabled;
 /delete-property/qcom,ulps-enabled;
};
# 18 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/marmite-misc.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/marmite/marmite-misc.dtsi"
/ {
 model = "Wileyfox Swift2 X50 Series";

 /delete-node/qcom,battery-data;
 mtp_batterydata: qcom,battery-data {
         qcom,batt-id-range-pct = <15>;
# 1 "../arch/arm64/boot/dts/qcom/marmite/batterydata-vk-4v35-2700mah.dtsi" 1

qcom,vk2700mah_hy{

 qcom,max-voltage-uv = <4400000>;
 qcom,fg-cc-cv-threshold-mv=<4390>;
 qcom,nom-batt-capacity-mah = <2700>;
 qcom,batt-id-kohm = <22>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "vk2700mah_hy";
 qcom,chg-rslow-comp-c1 = <2648587>;
 qcom,chg-rslow-comp-c2 = <2829130>;
 qcom,chg-rs-to-rslow = <1025113>;
 qcom,chg-rslow-comp-thr = <0x99>;
 qcom,checksum = <0xDCCF>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   D1 83 0A 7C
   27 80 49 75
   4F 83 B1 59
   16 81 1A 8D
   76 82 C6 93
   A2 B5 7B C1
   56 17 F1 83
   A9 7C 80 80
   CB 75 4D 83
   F8 70 5D 59
   87 7E 58 82
   7B 99 CB BC
   A8 C9 59 0D
   2C 0B CD 5A
   CE 6E ED FD
   87 3D B7 44
   CA 41 00 00
   B9 4C A9 33
   27 40 00 00
   00 00 00 00
   00 00 00 00
   51 70 A2 6A
   6B 5D 9D 81
   2B 75 B4 68
   32 57 FB 7B
   37 74 AF 62
   49 84 71 B1
   17 A0 62 17
   64 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 21 "../arch/arm64/boot/dts/qcom/marmite/marmite-misc.dtsi" 2
 };

 reserved-memory {
  ramoops_mem: ramoops_region@8d000000 {
     linux,reserve-contiguous-region;
     linux,reserve-region;
     linux,remove-completely;
     reg = <0x0 0x8d000000 0x0 0x40000>;
     label = "ramoops_mem";
   };
 };
 aliases {
   spi6 = &spi_6;
 };
};

&usb_otg {
 qcom,floated-charger-enable = <1>;
};
# 19 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/marmite-pinctrl.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/marmite/marmite-pinctrl.dtsi"
&soc {

 tlmm: pinctrl@1000000 {
   tlmm_pmi_flash_led {
     rear_flash_led_disable: /delete-node/rear_flash_led_disable;
     rear_flash_led_enable: /delete-node/rear_flash_led_enable;
   };
   fp_reset_pin_default {
     fp_reset_default: reset_default {
       mux {
         pins = "gpio8";
         function = "gpio";
       };

       config {
         pins = "gpio8";
         drive-strength = <16>;
         bias-pull-up;
       };
     };
   };
   fp_reset_pin_suspend {
     fp_reset_suspend: reset_suspend {
       mux {
         pins = "gpio8";
         function = "gpio";
       };

       config {
         pins = "gpio8";
         drive-strength = <16>;
         bias-pull-none;
       };
     };
   };

   fp_irq_pin_default {
     fp_irq_default: irq_default {
       mux {
         pins = "gpio9";
         function = "gpio";
       };

       config {
         pins = "gpio9";
         drive-strength = <16>;
         bias-disable;
       };
     };
   };
   fp_irq_pin_suspend {
     fp_irq_suspend: irq_suspend {
       mux {
         pins = "gpio9";
         function = "gpio";
       };

       config {
         pins = "gpio9";
         drive-strength = <16>;
         bias-disable;
       };
     };
   };

   spi6 {
     spi6_default: spi6_default {
       mux {
         pins = "gpio20", "gpio21", "gpio23";
         function = "blsp_spi6";
       };

       config {
         pins = "gpio20", "gpio21", "gpio23";
         drive-strength = <12>;
         bias-disable = <0>;
       };
     };

     spi6_sleep: spi6_sleep {
       mux {
         pins = "gpio20", "gpio21", "gpio23";
         function = "gpio";
       };

       config {
         pins = "gpio20", "gpio21", "gpio23";
         drive-strength = <2>;
         bias-pull-down;
       };
     };

     spi6_cs0_active: cs0_active {
       mux {
         pins = "gpio22";
         function = "blsp_spi6";
       };

       config {
         pins = "gpio22";
         drive-strength = <2>;
         bias-pull-down;
       };
     };

     spi6_cs0_sleep: cs0_sleep {
       mux {
         pins = "gpio22";
         function = "gpio";
       };

       config {
         pins = "gpio22";
         drive-strength = <2>;
         bias-pull-up;
       };
     };
   };

  cci {
   cci1_active: /delete-node/cci1_active;
   cci1_suspend: /delete-node/cci1_suspend;
  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_suspend: mdss_dsi_suspend {
    config {
     /delete-property/bias-pull-down;
     bias-pull-up;
    };
   };
  };
 };
};
# 20 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/marmite/marmite-power.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/marmite/marmite-power.dtsi"
&spmi_bus {

 qcom,pmi8950@2 {
   pmi8950_charger: qcom,qpnp-smbcharger {
    qcom,iterm-ma = <200>;
    qcom,float-voltage-mv = <4400>;
    qcom,thermal-mitigation = <1500 1200 900 0>;
    qcom,enable-hvdcp-9v;
    qcom,fastchg-current-ma=<2500>;
    qcom,override-usb-current;

    qcom,float-voltage-comp=<0x8>;
    qcom,fastchg-current-comp=<700>;

  };
  pmi8950_fg: qcom,fg {
    qcom,resume-soc = <95>;
    qcom,fg-iterm-ma = <250>;
    qcom,fg-chg-iterm-ma = <200>;
    qcom,fg-cutoff-voltage-mv = <3500>;
    qcom,fg-cc-cv-threshold-mv=<4390>;
    qcom,ext-sense-type;
    qcom,warm-bat-decidegc=<480>;
    qcom,hot-bat-decidegc=<550>;
    qcom,cold-bat-decidegc=<(-40)>;
    qcom,thermal-coefficients=[C8 86 C1 50 D3 37];
  };
 };

 qcom,pmi8950@3 {
                wled: qcom,leds@d800 {
    qcom,fs-curr-ua = <22500>;
  };

 };
};

&rpm_bus {
 rpm-regulator-ldoa6 {
         pm8937_l6: regulator-l6 {
   regulator-always-on;
  };
 };
 rpm-regulator-ldoa10 {
         pm8937_l10: regulator-l10 {
   regulator-always-on;
  };
 };
 rpm-regulator-ldoa17 {
         pm8937_l17: regulator-l17 {
   regulator-always-on;
  };
 };

};

&pmi8950_charger {
 /delete-property/qcom,chg-led-support;
};

&pmi_haptic {
 qcom,actuator-type = "erm";
 qcom,wave-play-rate-us = <5263>;
 qcom,vmax-mv = <3200>;
 /delete-property/qcom,correct-lra-drive-freq;
 /delete-property/qcom,lra-auto-res-mode;
 /delete-property/qcom,lra-high-z;
 /delete-property/qcom,lra-res-cal-period;
 /delete-property/qcom,misc-trim-error-rc19p2-clk-reg-present;
};
# 21 "../arch/arm64/boot/dts/qcom/marmite/marmite.dtsi" 2
# 26 "../arch/arm64/boot/dts/qcom/msm8937-pmi8950-mtp-marmite.dts" 2
