# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../q3.srcs/sources_1/new/testBenchEncoder.v" \
"../../../../q3.srcs/sources_1/new/Encoder.v" \
"../../../../q3.srcs/sources_1/new/priorityEncoder.v" \
"../../../../q3.srcs/sources_1/new/testBenchPEloop.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
