/**
 * \addtogroup BSP
 * \{
 * \addtogroup DEVICES
 * \{
 * \addtogroup OTPC
 * \{
 */

/**
 ****************************************************************************************
 *
 * @file hw_otpc_da1469x.c
 *
 * @brief Implementation of the OTP Controller Low Level Driver
 *
 * Copyright (C) 2017-2019 Dialog Semiconductor.
 * This computer program includes Confidential, Proprietary Information
 * of Dialog Semiconductor. All Rights Reserved.
 *
 ****************************************************************************************
 */
#include "default_config.h"
#if dg_configUSE_HW_OTPC

#include "hw_otpc.h"

/*
 * Local variables
 */
/* Add specific TIM1 settings
 *  TIM1_CC_T_1US value =  (1000ns * N Mhz / 1000) - 1
 *  TIM1_CC_T_10NS value =  (20ns *  N Mhz / 1000) - 1
 *  TIM1_CC_T_RD value =  (60ns *  N Mhz / 1000) - 1
 *
 */
static const uint32_t tim1[] = {
        /*  16MHz*/
        ( 0x0F << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_1US_Pos ) |
        ( 0x00 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_20NS_Pos ) |
        ( 0x00 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_RD_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_PL_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_CS_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_CSP_Pos ),

        /* default 32MHz*/
        ( 0x1F << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_1US_Pos ) |
        ( 0x00 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_20NS_Pos ) |
        ( 0x01 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_RD_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_PL_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_CS_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_CSP_Pos ),
        /*  48MHz*/
        ( 0x2F << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_1US_Pos ) |
        ( 0x00 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_20NS_Pos ) |
        ( 0x02 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_RD_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_PL_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_CS_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_CSP_Pos ),
        /*  96MHz*/
        ( 0x5F << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_1US_Pos) |
        ( 0x01 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_20NS_Pos ) |
        ( 0x05 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_CC_T_RD_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_PL_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_CS_Pos ) |
        ( 0x09 << OTPC_OTPC_TIM1_REG_OTPC_TIM1_US_T_CSP_Pos ),
};
/* TIM2 settings */
static const uint32_t tim2 = {
        /* default*/
        ( 0x09 << OTPC_OTPC_TIM2_REG_OTPC_TIM2_US_T_PW_Pos ) |
        ( 0x00 << OTPC_OTPC_TIM2_REG_OTPC_TIM2_US_T_PWI_Pos ) |
        ( 0x04 << OTPC_OTPC_TIM2_REG_OTPC_TIM2_US_T_PPR_Pos ) |
        ( 0x04 << OTPC_OTPC_TIM2_REG_OTPC_TIM2_US_T_PPS_Pos ) |
        ( 0x00 << OTPC_OTPC_TIM2_REG_OTPC_TIM2_US_T_VDS_Pos ) |
        ( 0x04 << OTPC_OTPC_TIM2_REG_OTPC_TIM2_US_T_PPH_Pos ) |
        ( 0x01 << OTPC_OTPC_TIM2_REG_OTPC_TIM2_US_T_SAS_Pos ) |
        ( 0x01 << OTPC_OTPC_TIM2_REG_OTPC_TIM2_US_ADD_CC_EN_Pos )
};


/*
 * Forward declarations
 */

/*
 * Inline helpers
 */

/*
 * Assertion macros
 */

/*
 * Make sure that the OTP clock is enabled
 */
#define ASSERT_WARNING_OTP_CLK_ENABLED \
        ASSERT_WARNING(CRG_TOP->CLK_AMBA_REG & REG_MSK(CRG_TOP, CLK_AMBA_REG, OTP_ENABLE))

/*
 * Make sure that the cell address is valid
 */
#define ASSERT_CELL_OFFSET_VALID(off) \
        ASSERT_WARNING(off < HW_OTP_CELL_NUM)

/*
 * Function definitions
 */

__RETAINED_CODE HW_OTPC_SYS_CLK_FREQ hw_otpc_convert_sys_clk_mhz(uint32_t clk_freq)
{
        HW_OTPC_SYS_CLK_FREQ f;

        /* Value to convert must be at most 48 MHz */
        ASSERT_WARNING(clk_freq <= 48);

        if (--clk_freq < 4) {
                /*
                 * cover 1, 2, 3, 4
                 */
                f = (HW_OTPC_SYS_CLK_FREQ)clk_freq;
        } else {
                clk_freq -= 5;
                /*
                 * remaining valid values:
                 *  -  0 (initially 6)
                 *  -  2 (initially 8)
                 *  -  6 (initially 12)
                 *  - 10 (initially 16)
                 *  - 18 (initially 24)
                 *  - 26 (initially 32)
                 *  - 42 (initially 48)
                 */

                /* no odd valid values any more */
                ASSERT_WARNING(!(clk_freq & 1));

                clk_freq >>= 1;
                /*
                 * remaining valid values:
                 *  -  0 (initially 6)
                 *  -  1 (initially 8)
                 *  -  3 (initially 12)
                 *  -  5 (initially 16)
                 *  -  9 (initially 24)
                 *  - 13 (initially 32)
                 *  - 21 (initially 48)
                 */
                if (clk_freq > 8) {
                        /*
                         * remaining valid values:
                         *  -  9 (initially 24)
                         *  - 13 (initially 32)
                         *  - 21 (initially 48)
                         */
                        if (clk_freq > 16) {
                                ASSERT_WARNING(clk_freq == 21);

                                f = HW_OTPC_SYS_CLK_FREQ_48;
                        } else {
                                clk_freq -= 8;
                                /*
                                 * remaining valid values:
                                 *  -  1 (initially 24)
                                 *  -  5 (initially 32)
                                 */
                                ASSERT_WARNING((clk_freq == 1) || (clk_freq == 5));

                                if (clk_freq < 4)
                                        f = (HW_OTPC_SYS_CLK_FREQ)HW_OTPC_SYS_CLK_FREQ_24;
                                else
                                        f = (HW_OTPC_SYS_CLK_FREQ)HW_OTPC_SYS_CLK_FREQ_32;
                        }
                } else {
                        /*
                         * remaining valid values:
                         *  -  0 (initially 6)
                         *  -  1 (initially 8)
                         *  -  3 (initially 12)
                         *  -  5 (initially 16)
                         */
                        if (clk_freq > 2) {
                                ASSERT_WARNING((clk_freq == 3) || (clk_freq == 5));

                                if (clk_freq > 4)
                                        f = (HW_OTPC_SYS_CLK_FREQ)HW_OTPC_SYS_CLK_FREQ_16;
                                else
                                        f = (HW_OTPC_SYS_CLK_FREQ)HW_OTPC_SYS_CLK_FREQ_12;
                        } else {
                                f = (HW_OTPC_SYS_CLK_FREQ)(HW_OTPC_SYS_CLK_FREQ_6 + clk_freq);
                        }
                }
        }

        return f;
}

__RETAINED_CODE void hw_otpc_disable(void)
{
        /*
         * Enable OTPC clock
         */
        hw_otpc_init();

        /*
         * set OTPC to stand-by mode
         */
        HW_OTPC_REG_SETF(MODE, MODE, HW_OTPC_MODE_DSTBY);

        hw_otpc_wait_mode_change();

        /*
         * Disable OTPC clock
         */
        hw_otpc_close();
}

void hw_otpc_set_speed(HW_OTPC_CLK_FREQ clk_speed)
{
        ASSERT_WARNING_OTP_CLK_ENABLED;

        /*
         * Set access speed
         */
        OTPC->OTPC_TIM1_REG = tim1[clk_speed];
        OTPC->OTPC_TIM2_REG = tim2;

}

bool hw_otpc_word_prog_and_verify(uint32_t wdata, uint32_t cell_offset )
{

        ASSERT_CELL_OFFSET_VALID(cell_offset);

        ASSERT_WARNING_OTP_CLK_ENABLED;

        hw_otpc_word_prog( wdata, cell_offset );

        hw_otpc_enter_mode(HW_OTPC_MODE_PVFY);
        if (wdata != *(uint32_t *)(MEMORY_OTP_BASE + 4 * cell_offset)) {
                return false;
        }

        hw_otpc_enter_mode(HW_OTPC_MODE_RINI);
        if (wdata != *(uint32_t *)(MEMORY_OTP_BASE + 4 * cell_offset)) {
                return false;
        }

        return true;
}

uint32_t hw_otpc_word_read( uint32_t cell_offset )
{
        ASSERT_CELL_OFFSET_VALID(cell_offset);

        ASSERT_WARNING_OTP_CLK_ENABLED;

        hw_otpc_enter_mode(HW_OTPC_MODE_READ);
        return *(uint32_t *)(MEMORY_OTP_BASE + 4 * cell_offset) ;
}

void hw_otpc_prog(uint32_t *p_data, uint32_t cell_offset, uint32_t num_of_words)
{
        uint32_t i;

        ASSERT_WARNING_OTP_CLK_ENABLED;
        ASSERT_CELL_OFFSET_VALID(cell_offset + num_of_words - 1);

        hw_otpc_enter_mode(HW_OTPC_MODE_PROG);

        for (i = 0; i < num_of_words; i++) {
                OTPC->OTPC_PWORD_REG = *p_data++;
                OTPC->OTPC_PADDR_REG = cell_offset++;
                hw_otpc_wait_while_programming_buffer_is_full();
        }
        hw_otpc_wait_while_busy_programming();
}

static bool hw_otpc_read_verif(uint32_t *w_data, uint32_t cell_offset, uint32_t num_of_words, HW_OTPC_MODE mode)
{
        uint32_t i;

        ASSERT_WARNING_OTP_CLK_ENABLED;

        hw_otpc_enter_mode(mode);

        for (i = 0; i < num_of_words; i++) {
                if (*w_data != *(uint32_t *)(MEMORY_OTP_BASE + 4 * cell_offset)) {
                        return false;
                }
                cell_offset++;
                w_data++;
        }
        return true;
}

bool hw_otpc_prog_and_verify(uint32_t *p_data, uint32_t cell_offset, uint32_t num_of_words)
{
        ASSERT_WARNING_OTP_CLK_ENABLED;

        hw_otpc_prog( p_data, cell_offset, num_of_words);

        if (false == hw_otpc_read_verif(p_data, cell_offset, num_of_words, HW_OTPC_MODE_PVFY)) {
                return false;
        }
        if (false == hw_otpc_read_verif(p_data, cell_offset, num_of_words, HW_OTPC_MODE_RINI)) {
                return false;
        }
        hw_otpc_enter_mode(HW_OTPC_MODE_PROG);
        return true;
}


void hw_otpc_read(uint32_t *p_data, uint32_t cell_offset, uint32_t num_of_words)
{
        uint32_t i;

        ASSERT_WARNING_OTP_CLK_ENABLED;

        ASSERT_CELL_OFFSET_VALID(cell_offset + num_of_words - 1);

        hw_otpc_enter_mode(HW_OTPC_MODE_READ);

        for (i = 0; i < num_of_words; i++)
        {
                *p_data =  *(uint32_t *)(MEMORY_OTP_BASE + 4 * cell_offset) ;
                p_data++;
                cell_offset++;
        }
}

uint32_t hw_otpc_address_to_cell_offset(uint32_t address)
{
        /* Check if address is valid OTP address */
        ASSERT_ERROR((address >= MEMORY_OTP_BASE_P && address < MEMORY_OTP_END_P) ||
                     (address >= MEMORY_OTP_BASE && address < MEMORY_OTP_END));
        /* Check if address is at beginning of OTP memory cell */
        ASSERT_WARNING(!(address % 4))

        if (address < MEMORY_OTP_BASE_P) {
                return (address - MEMORY_OTP_BASE) / 4;
        } else {
                return (address - MEMORY_OTP_BASE_P) / 4;
        }
}

#endif /* dg_configUSE_HW_OTPC */
/**
 * \}
 * \}
 * \}
 */
