{"vcs1":{"timestamp_begin":1706561941.569631907, "rt":0.59, "ut":0.27, "st":0.23}}
{"vcselab":{"timestamp_begin":1706561942.333024478, "rt":0.59, "ut":0.40, "st":0.13}}
{"link":{"timestamp_begin":1706561943.058647349, "rt":0.61, "ut":0.23, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1706561940.953201200}
{"VCS_COMP_START_TIME": 1706561940.953201200}
{"VCS_COMP_END_TIME": 1706561943.830546109}
{"VCS_USER_OPTIONS": "-sverilog hw1prob7.sv"}
{"vcs1": {"peak_mem": 336836}}
{"stitch_vcselab": {"peak_mem": 222568}}
