 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: Modulo                              Date: 11-19-2024, 12:56PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
8  /72  ( 11%) 20  /360  (  6%) 5  /216 (  2%)   0  /72  (  0%) 12 /34  ( 35%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           0/18        0/54        0/90       0/ 9
FB2           1/18        1/54        1/90       5/ 9
FB3           0/18        0/54        0/90       0/ 9
FB4           7/18        4/54       19/90       7/ 7*
             -----       -----       -----      -----    
              8/72        5/216      20/360     12/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :    10      28
Output        :    8           8    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     12          12

** Power Data **

There are 8 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Modulo.ise'.
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
Y1<0>               1     1     FB2_2   35   I/O     O       STD  FAST 
Y2<3>               4     4     FB4_2   25   I/O     O       STD  FAST 
Y2<2>               3     3     FB4_5   26   I/O     O       STD  FAST 
Y2<1>               2     2     FB4_8   27   I/O     O       STD  FAST 
Y2<0>               1     1     FB4_11  28   I/O     O       STD  FAST 
Y1<1>               2     2     FB4_14  29   I/O     O       STD  FAST 
Y1<2>               3     3     FB4_15  33   I/O     O       STD  FAST 
Y1<3>               4     4     FB4_17  34   I/O     O       STD  FAST 

** 4 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
X<3>                FB2_8   38   I/O     I
X<1>                FB2_11  40   GTS/I/O I
X<0>                FB2_14  42   GTS/I/O I
X<2>                FB2_15  43   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  9     I/O     
(unused)              0       0     0   5     FB1_18        (b)     
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
Y1<0>                 1       0     0   4     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     I
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O I
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O I
(unused)              0       0     0   5     FB2_15  43    I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: X<0>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Y1<0>                X....................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16  24    I/O     
(unused)              0       0     0   5     FB3_17  22    I/O     
(unused)              0       0     0   5     FB3_18        (b)     
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
Y2<3>                 4       0     0   1     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
Y2<2>                 3       0     0   2     FB4_5   26    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
Y2<1>                 2       0     0   3     FB4_8   27    I/O     O
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
Y2<0>                 1       0     0   4     FB4_11  28    I/O     O
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
Y1<1>                 2       0     0   3     FB4_14  29    I/O     O
Y1<2>                 3       0     0   2     FB4_15  33    I/O     O
(unused)              0       0     0   5     FB4_16        (b)     
Y1<3>                 4       0     0   1     FB4_17  34    I/O     O
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: X<1>               3: X<3>               4: X<0> 
  2: X<2>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Y2<3>                XXXX.................................... 4
Y2<2>                XX.X.................................... 3
Y2<1>                X..X.................................... 2
Y2<0>                ...X.................................... 1
Y1<1>                X..X.................................... 2
Y1<2>                XX.X.................................... 3
Y1<3>                XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


Y1(0) <= X(0);


Y1(1) <= NOT (X(0)
	 XOR 
Y1(1) <= NOT (X(1));


Y1(2) <= ((X(2) AND NOT X(1))
	OR (X(2) AND NOT X(0))
	OR (NOT X(2) AND X(1) AND X(0)));


Y1(3) <= ((X(3) AND X(2))
	OR (X(3) AND X(1) AND X(0))
	OR (NOT X(3) AND NOT X(2) AND NOT X(1))
	OR (NOT X(3) AND NOT X(2) AND NOT X(0)));


Y2(0) <= X(0);


Y2(1) <= NOT (X(0)
	 XOR 
Y2(1) <= NOT (X(1));


Y2(2) <= ((X(2) AND NOT X(1))
	OR (X(2) AND NOT X(0))
	OR (NOT X(2) AND X(1) AND X(0)));


Y2(3) <= ((X(3) AND X(2))
	OR (X(3) AND X(1) AND X(0))
	OR (NOT X(3) AND NOT X(2) AND NOT X(1))
	OR (NOT X(3) AND NOT X(2) AND NOT X(0)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 Y2<3>                         
  4 KPR                              26 Y2<2>                         
  5 KPR                              27 Y2<1>                         
  6 KPR                              28 Y2<0>                         
  7 KPR                              29 Y1<1>                         
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 Y1<2>                         
 12 KPR                              34 Y1<3>                         
 13 KPR                              35 Y1<0>                         
 14 KPR                              36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 X<3>                          
 17 TCK                              39 KPR                           
 18 KPR                              40 X<1>                          
 19 KPR                              41 VCC                           
 20 KPR                              42 X<0>                          
 21 VCC                              43 X<2>                          
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
