<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>基于verilog的时钟管理电路设计（奇数/偶数分频、门控时钟等） - 菜鸟程序员博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="基于verilog的时钟管理电路设计（奇数/偶数分频、门控时钟等）" />
<meta property="og:description" content="文章目录 前言一、开源资料下载链接二、行波计数器2.1 行波计数器介绍2.2 设计实例2.3 总结 三、计数分频器3.1 计数分频器介绍3.2 设计实例3.3 总结 四、门控时钟设计4.1 门控时钟介绍4.2伪门控时钟4.3 基于锁存器的门控时钟4.3 基于锁存器的门控时钟设计实例4.4 总结 五、奇数分频器5.1 奇数分频器简介5.2 设计实例5.3 另一种设计思路5.4 总结 文献参考 前言 在许多设计中，常常伴随着对时钟的各种需求，如需要进行偶数倍分频，奇数倍分频；对于时钟的处理也很重要，如何防止时钟截断，时钟毛刺，减少累计时钟偏移；在低功耗设计中，如何降低时钟网络和其中寄存器的功耗；
进而衍生出各种技术，如行波计数器、计数分频器、门控时钟、锁存器门控时钟等待。
在数字设计中，产生时钟信号的方法主要有两种，一种是通过PLL锁相环对时钟源进行分频或倍频，另一种是在设计的模块中用硬件描述语言描述分频逻辑。
在本文中将对这些技术进行简要的介绍，并给出若干设计实例。
一、开源资料下载链接 https://hihii11.github.io/verilog_clockmanager.html
二、行波计数器 2.1 行波计数器介绍 图2.1给出了一个三级行波计数器，每个D触发器的反相输出端~Q与输入端D相连。正向输出端作为下一级触发器的时钟信号。
图2.1 三级行波计数器
这样设计的行波计数器相对于其他分频器来说，其具有以下特点。
1.每级D触发器可对源时钟进行2n分频。
如上图2.1中，
clk1 = clk_source / 2；
clk2 = clk_source / 4；
clk3 = clk_source / 8；
其各级时钟波形如图2.2所示。
图2.2 各级时钟波形
2.资源消耗少
由于行波计数器仅通过若干个触发器级联产生时钟，所以其没有附加的组合逻辑，故消耗资源较少。
3.功耗低
由于行波计数器消耗资源少，故在CLK发生反转时，所带动的处于活跃的组合逻辑部分也较少，因此由这部分逻辑产生的峰值功耗大大降低。
在低功耗设计中常用行波计数器。
行波计数器也存在以下缺点：
1.行波计数器有较严重的级联效应
由于行波计数器的级联结构，其每一级时钟都会产生一定的滞后。
如：
clk1 相较于 clk_source 会产生由U1A所引入的触发器延时及布线延时（tU1A）。
clk2 相较于 clk1 会产生由U2A所引入的触发器延时（tU2A）。" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://cainiaoprogram.github.io/posts/05726eb3dc06c334f1cd5f1ed0555000/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2022-06-29T00:12:31+08:00" />
<meta property="article:modified_time" content="2022-06-29T00:12:31+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="菜鸟程序员博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">菜鸟程序员博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">基于verilog的时钟管理电路设计（奇数/偶数分频、门控时钟等）</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-atom-one-light">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <p></p> 
<div class="toc"> 
 <h4>文章目录</h4> 
 <ul><li><a href="#_7" rel="nofollow">前言</a></li><li><a href="#_14" rel="nofollow">一、开源资料下载链接</a></li><li><a href="#_17" rel="nofollow">二、行波计数器</a></li><li><ul><li><a href="#21__18" rel="nofollow">2.1 行波计数器介绍</a></li><li><a href="#22__55" rel="nofollow">2.2 设计实例</a></li><li><a href="#23__107" rel="nofollow">2.3 总结</a></li></ul> 
  </li><li><a href="#_113" rel="nofollow">三、计数分频器</a></li><li><ul><li><a href="#31__114" rel="nofollow">3.1 计数分频器介绍</a></li><li><a href="#32__120" rel="nofollow">3.2 设计实例</a></li><li><a href="#33__202" rel="nofollow">3.3 总结</a></li></ul> 
  </li><li><a href="#_208" rel="nofollow">四、门控时钟设计</a></li><li><ul><li><a href="#41__209" rel="nofollow">4.1 门控时钟介绍</a></li><li><a href="#42_222" rel="nofollow">4.2伪门控时钟</a></li><li><a href="#43__229" rel="nofollow">4.3 基于锁存器的门控时钟</a></li><li><a href="#43__239" rel="nofollow">4.3 基于锁存器的门控时钟设计实例</a></li><li><a href="#44__282" rel="nofollow">4.4 总结</a></li></ul> 
  </li><li><a href="#_288" rel="nofollow">五、奇数分频器</a></li><li><ul><li><a href="#51__289" rel="nofollow">5.1 奇数分频器简介</a></li><li><a href="#52__301" rel="nofollow">5.2 设计实例</a></li><li><a href="#53__382" rel="nofollow">5.3 另一种设计思路</a></li><li><a href="#54__455" rel="nofollow">5.4 总结</a></li></ul> 
  </li><li><a href="#_459" rel="nofollow">文献参考</a></li></ul> 
</div> 
<p></p> 
<hr> 
<h2><a id="_7"></a>前言</h2> 
<p>  在许多设计中，常常伴随着对时钟的各种需求，如需要进行偶数倍分频，奇数倍分频；对于时钟的处理也很重要，如何防止时钟截断，时钟毛刺，减少累计时钟偏移；在低功耗设计中，如何降低时钟网络和其中寄存器的功耗；<br>   进而衍生出各种技术，如行波计数器、计数分频器、门控时钟、锁存器门控时钟等待。<br>   在数字设计中，产生时钟信号的方法主要有两种，一种是通过PLL锁相环对时钟源进行分频或倍频，另一种是在设计的模块中用硬件描述语言描述分频逻辑。<br>   在本文中将对这些技术进行简要的介绍，并给出若干设计实例。</p> 
<hr> 
<h2><a id="_14"></a>一、开源资料下载链接</h2> 
<p>  <a href="https://hihii11.github.io/verilog_clockmanager.html" rel="nofollow">https://hihii11.github.io/verilog_clockmanager.html</a></p> 
<h2><a id="_17"></a>二、行波计数器</h2> 
<h3><a id="21__18"></a>2.1 行波计数器介绍</h3> 
<p>  图2.1给出了一个三级行波计数器，每个D触发器的反相输出端~Q与输入端D相连。正向输出端作为下一级触发器的时钟信号。<br> <img src="https://images2.imgbox.com/30/1d/SSj3CWHW_o.png" alt="在这里插入图片描述"><font size="2"><strong>                图2.1 三级行波计数器</strong></font></p> 
<p>这样设计的行波计数器相对于其他分频器来说，其具有以下特点。<br> <strong>1.每级D触发器可对源时钟进行2<sup>n</sup>分频。</strong><br>   如上图2.1中，<br>     clk1 = clk_source / 2；<br>      clk2 = clk_source / 4；<br>      clk3 = clk_source / 8；<br>    其各级时钟波形如图2.2所示。<br> <img src="https://images2.imgbox.com/40/96/1a6cjj9b_o.png" alt="在这里插入图片描述"><br> <font size="2"><strong>                图2.2 各级时钟波形</strong></font><br> <strong>2.资源消耗少</strong><br>   由于行波计数器仅通过若干个触发器级联产生时钟，所以其没有附加的组合逻辑，故消耗资源较少。<br> <strong>3.功耗低</strong><br>   由于行波计数器消耗资源少，故在CLK发生反转时，所带动的处于活跃的组合逻辑部分也较少，因此由这部分逻辑产生的峰值功耗大大降低。<br>   在低功耗设计中常用行波计数器。</p> 
<p><strong>行波计数器也存在以下缺点：</strong><br> <strong>1.行波计数器有较严重的级联效应</strong><br>   由于行波计数器的级联结构，其每一级时钟都会产生一定的滞后。<br> 如：<br>   clk1 相较于 clk_source 会产生由U1A所引入的触发器延时及布线延时（t<sub>U1A</sub>）。<br>   clk2 相较于 clk1 会产生由U2A所引入的触发器延时（t<sub>U2A</sub>）。<br>   clk3 同理。<br>   由此一来，延迟会不断积累，如图2.3所示。<br> <img src="https://images2.imgbox.com/05/2e/jbccVs56_o.png" alt="在这里插入图片描述"><br> <font size="2"><strong>                图2.3 行波计数器的级联效应</strong></font><br>   一方面这种延迟可能会引入毛刺，另一方面在同步电路设计中，有可能会违背数据的建立保持时间。<br>   因为行波计数器产生的时钟本质上是异步的，依赖其产生的时钟的模块，在进行数据交互时，属于跨时钟域。<br> <strong>2.会对STA工具和综合工具带来麻烦</strong><br>   行波计数器在各阶段创建时钟所引入的级联效应导致的问题，会增加STA工具和综合工具的工作量。</p> 
<h3><a id="22__55"></a>2.2 设计实例</h3> 
<p>1.模块代码</p> 
<pre><code class="prism language-objectivec">module travel_wave_counter#<span class="token punctuation">(</span>
       parameter integer LEVELs <span class="token operator">=</span> <span class="token number">3</span>
<span class="token punctuation">)</span>
<span class="token punctuation">(</span>
       input  wire                  CLK_IN<span class="token punctuation">,</span>
       input  wire                    nRST<span class="token punctuation">,</span>
       output wire <span class="token punctuation">[</span>LEVELs<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    CLK_OUT
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    
    genvar i<span class="token punctuation">;</span>
    generate
        <span class="token keyword">for</span><span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>i <span class="token operator">&lt;</span> LEVELs<span class="token punctuation">;</span>i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span>
        begin
            <span class="token keyword">if</span><span class="token punctuation">(</span>i <span class="token operator">==</span> <span class="token number">0</span><span class="token punctuation">)</span>
            begin
                travel_wave_level <span class="token function">travel_wave_level_inist0</span><span class="token punctuation">(</span>
                   <span class="token punctuation">.</span><span class="token function">CLK_IN</span><span class="token punctuation">(</span>CLK_IN<span class="token punctuation">)</span><span class="token punctuation">,</span><span class="token punctuation">.</span><span class="token function">nRST</span><span class="token punctuation">(</span>nRST<span class="token punctuation">)</span><span class="token punctuation">,</span><span class="token punctuation">.</span><span class="token function">DOUT</span><span class="token punctuation">(</span>CLK_OUT<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            end
            <span class="token keyword">else</span>
            begin
                travel_wave_level <span class="token function">travel_wave_level_inist0</span><span class="token punctuation">(</span>
                   <span class="token punctuation">.</span><span class="token function">CLK_IN</span><span class="token punctuation">(</span>CLK_OUT<span class="token punctuation">[</span>i<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span><span class="token punctuation">.</span><span class="token function">nRST</span><span class="token punctuation">(</span>nRST<span class="token punctuation">)</span><span class="token punctuation">,</span><span class="token punctuation">.</span><span class="token function">DOUT</span><span class="token punctuation">(</span>CLK_OUT<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            end
        end
    endgenerate    
endmodule

module <span class="token function">travel_wave_level</span><span class="token punctuation">(</span>
       input  wire  CLK_IN<span class="token punctuation">,</span>
       input  wire    nRST<span class="token punctuation">,</span>
       output wire    DOUT
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    reg dout<span class="token punctuation">;</span>
    assign DOUT <span class="token operator">=</span> dout<span class="token punctuation">;</span>
    always<span class="token operator">@</span><span class="token punctuation">(</span>posedge CLK_IN<span class="token punctuation">,</span>negedge nRST<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            dout <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
            dout <span class="token operator">&lt;=</span> <span class="token operator">~</span>dout<span class="token punctuation">;</span>
        end
    end
endmodule
</code></pre> 
<p>2.综合电路框图<br> <img src="https://images2.imgbox.com/70/68/27cbvgbI_o.png" alt="在这里插入图片描述"></p> 
<h3><a id="23__107"></a>2.3 总结</h3> 
<p><strong>  行波计数器产生时钟属于异步，同步应当避免。<br>   在低功耗设计等情况下，可以尝试使用行波计数器，但需要严格控制。</strong></p> 
<hr> 
<h2><a id="_113"></a>三、计数分频器</h2> 
<h3><a id="31__114"></a>3.1 计数分频器介绍</h3> 
<p>  针对上述行波计数器的缺点，在同步电路设计中，可以采用计数器或状态机来产生分频时钟。<br>   利用计数器产生分频器需要注意：<br>   1.应由寄存器直接产生时钟信号，永远不要对计数器或状态机输出进行译码。<br>   原因是状态改变时信号会产生竞争冒险，从而导致逻辑错误，产生的时钟信号出现毛刺，会导致电路逻辑错误。<br>   2.对主频进行分频时，应使用同步计数器或状态机。</p> 
<h3><a id="32__120"></a>3.2 设计实例</h3> 
<p>  典型的计数分频器设计：（注意本小节计数器均为偶数分频）<br> <strong>1.使用两个同步always逻辑块</strong></p> 
<pre><code class="prism language-objectivec">module div_counter#<span class="token punctuation">(</span>
        parameter integer DIV_NUM <span class="token operator">=</span> <span class="token number">2</span>
<span class="token punctuation">)</span><span class="token punctuation">(</span>
        input  wire  CLK_IN<span class="token punctuation">,</span>
        input  wire    nRST<span class="token punctuation">,</span>
        output wire CLK_OUT
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    
    reg <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> clk_cnt<span class="token punctuation">;</span>
    reg clk_out<span class="token punctuation">;</span>
    assign CLK_OUT <span class="token operator">=</span> clk_out<span class="token punctuation">;</span>
    always<span class="token operator">@</span><span class="token punctuation">(</span>posedge CLK_IN<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            clk_cnt <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
            <span class="token keyword">if</span><span class="token punctuation">(</span>clk_cnt <span class="token operator">!=</span> DIV_NUM <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
                clk_cnt <span class="token operator">&lt;=</span> clk_cnt <span class="token operator">+</span> <span class="token number">16</span>'d1<span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                clk_cnt <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
    end
    
    always<span class="token operator">@</span><span class="token punctuation">(</span>posedge CLK_IN<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            clk_out <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
            <span class="token keyword">if</span><span class="token punctuation">(</span>clk_cnt <span class="token operator">&lt;</span> DIV_NUM<span class="token operator">/</span><span class="token number">2</span><span class="token punctuation">)</span>
                clk_out <span class="token operator">&lt;=</span> <span class="token number">1</span>'b1<span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                clk_out <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
        end
    end
endmodule
</code></pre> 
<p>综合后电路：<br> <img src="https://images2.imgbox.com/41/6c/DluUQSql_o.png" alt="在这里插入图片描述"><strong>2.一个always逻辑块，一个组合逻辑</strong></p> 
<pre><code class="prism language-objectivec">module div_counter#<span class="token punctuation">(</span>
        parameter integer DIV_NUM <span class="token operator">=</span> <span class="token number">2</span>
<span class="token punctuation">)</span><span class="token punctuation">(</span>
        input  wire  CLK_IN<span class="token punctuation">,</span>
        input  wire    nRST<span class="token punctuation">,</span>
        output wire CLK_OUT
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    
    reg <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> clk_cnt<span class="token punctuation">;</span>
    reg clk_out<span class="token punctuation">;</span>
    assign CLK_OUT <span class="token operator">=</span> <span class="token punctuation">(</span>clk_cnt <span class="token operator">&lt;</span> DIV_NUM<span class="token operator">/</span><span class="token number">2</span><span class="token punctuation">)</span><span class="token operator">?</span><span class="token number">1</span><span class="token char">'b1:1'</span>b0<span class="token punctuation">;</span>
    always<span class="token operator">@</span><span class="token punctuation">(</span>posedge CLK_IN<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            clk_cnt <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
            <span class="token keyword">if</span><span class="token punctuation">(</span>clk_cnt <span class="token operator">!=</span> DIV_NUM <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
                clk_cnt <span class="token operator">&lt;=</span> clk_cnt <span class="token operator">+</span> <span class="token number">16</span>'d1<span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                clk_cnt <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
    end
endmodule
</code></pre> 
<p>综合后电路：<br> <img src="https://images2.imgbox.com/c2/47/gG3pth0M_o.png" alt="在这里插入图片描述">  两种设计方式的区别在于，第一种设计时钟信号是通过时序逻辑驱动产生的，而第二种是直接通过组合逻辑产生。<br>   第二种设计对于信号毛刺的抗干扰性较差，第一种可以很好地滤除毛刺。</p> 
<h3><a id="33__202"></a>3.3 总结</h3> 
<p><strong>  对于行波计数器的缺点，可采取计数器的方法进行时钟分频。<br>   完全同步的设计，时钟偏移现象相对行波计数器较轻。<br>   消耗的资源较行波计数器较多，且功耗较大。</strong></p> 
<hr> 
<h2><a id="_208"></a>四、门控时钟设计</h2> 
<h3><a id="41__209"></a>4.1 门控时钟介绍</h3> 
<p>  门控时钟是减少功耗的有力手段，在时钟被门控关闭后，该时钟网络和其中的寄存器都会停止翻转，因此功耗会显著减低。<br>   但门控时钟也会带来一些问题：<br>   1.门控时钟属于非同步设计，会增加设计时间和验证工作量。<br>   2.门控时钟会在时钟链路上增加额外的时钟偏移。<br>   3.门控时钟对毛刺敏感，可能导致设计失败。</p> 
<p>传统的门控时钟设计如图3.1所示：<br> <img src="https://images2.imgbox.com/62/d8/G4afrIWx_o.png" alt="在这里插入图片描述"><br> <font size="2"><strong>                图4.1 典型门控时钟电路</strong></font><br>   对于时钟源clk_source经过一个额外的与门U2A，当clk_en为高时，clk_source能过通过到达U1A触发器，当clk_en为低时clk_source无法到达触发器。<br>   当clk_en为低时，触发器及其时钟网络中的所有组合逻辑停止翻转，out端保持不变。<br>   由于clk_source经过了U2A与门，所有会产生一定的时钟偏移。</p> 
<h3><a id="42_222"></a>4.2伪门控时钟</h3> 
<p>  上述问题可以通过同步设计来解决。<br>   使用MUX的同步设计方案：<br> <img src="https://images2.imgbox.com/e7/43/4IF397OR_o.png" alt="在这里插入图片描述"><br> <font size="2"><strong>                图4.2 伪门控时钟电路</strong></font><br>   可以通过clk_en来控制触发器输入端口D的数据，若此时选择的数据为out端口，则触发器输出将保持不变。<br>   但由于并未切断时钟树，所以触发器内部包括组合逻辑都处于活跃状态，功耗并未得到实质性降低。</p> 
<h3><a id="43__229"></a>4.3 基于锁存器的门控时钟</h3> 
<p>传统的门控时钟仅有一级与门进行门控控制，其会产生时钟截断情况：<br> <img src="https://images2.imgbox.com/90/02/0drxNHGF_o.png" alt="在这里插入图片描述"><br> <font size="2"><strong>                图4.3 传统门控时钟的时钟截断现象</strong></font><br>   在6时刻，因为clk_en由高变低，所以其输出clk_out被截断，同理在8时刻，由于clk_en变高，clk_out同样被截断。<br>   这样的截断会产生以下一些问题：<br>   1.时钟占空比不平衡。<br>   2.产生的脉冲尖峰（干扰）会引起保持建立时间的问题。</p> 
<p>  故在设计中可采用锁存器来避免时钟截断。</p> 
<h3><a id="43__239"></a>4.3 基于锁存器的门控时钟设计实例</h3> 
<p>基于锁存器门控时钟的verilog描述：</p> 
<pre><code class="prism language-objectivec">module <span class="token function">gata_clock</span><span class="token punctuation">(</span>
        input  wire     CLK_IN<span class="token punctuation">,</span>
        input  wire    CLK_ENI<span class="token punctuation">,</span>
        output wire    CLK_OUT
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    reg clk_eno<span class="token punctuation">;</span>
    
    assign CLK_OUT <span class="token operator">=</span> clk_eno <span class="token operator">&amp;</span> CLK_IN<span class="token punctuation">;</span>
    
    always<span class="token operator">@</span><span class="token punctuation">(</span><span class="token operator">~</span>CLK_IN<span class="token punctuation">)</span>
    begin
        clk_eno <span class="token operator">&lt;=</span> CLK_ENI<span class="token punctuation">;</span>
    end    
endmodule
</code></pre> 
<p>时钟截断仿真：<br> <img src="https://images2.imgbox.com/0e/7d/rl9FxItK_o.png" alt="在这里插入图片描述"><br> 由于在FPGA设计中，板上资源有时没有锁存器；<br> 此时可以将锁存器换为触发器；</p> 
<pre><code class="prism language-objectivec">module <span class="token function">gata_clock</span><span class="token punctuation">(</span>
        input  wire     CLK_IN<span class="token punctuation">,</span>
        input  wire    CLK_ENI<span class="token punctuation">,</span>
        output wire    CLK_OUT
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token punctuation">(</span><span class="token operator">*</span>KEEP<span class="token operator">=</span><span class="token string">"true"</span><span class="token operator">*</span><span class="token punctuation">)</span>reg clk_eno<span class="token punctuation">;</span>
    
    assign CLK_OUT <span class="token operator">=</span> clk_eno <span class="token operator">&amp;</span> CLK_IN<span class="token punctuation">;</span>
    
    always<span class="token operator">@</span><span class="token punctuation">(</span>posedge CLK_IN<span class="token punctuation">)</span>
    begin
        clk_eno <span class="token operator">&lt;=</span> CLK_ENI<span class="token punctuation">;</span>
    end    
endmodule
</code></pre> 
<p>综合后电路：<br> <img src="https://images2.imgbox.com/ed/de/bo8ntNHQ_o.png" alt="在这里插入图片描述"></p> 
<h3><a id="44__282"></a>4.4 总结</h3> 
<p><strong>  合理使用门控时钟可以降低模块功耗。<br>   在FPGA设计中，可以使用带触发器的门控时钟来消除时钟截断现象。</strong></p> 
<hr> 
<h2><a id="_288"></a>五、奇数分频器</h2> 
<h3><a id="51__289"></a>5.1 奇数分频器简介</h3> 
<p>  对于偶数倍的分频，可以使用行波计数器或计数器等方式实现；<br>   但对于占空比要求为百分之50的奇数分频，上述几种设计就难以实现了；<br>   对于奇数倍的分频，可以采取以下设计方法：<br>   1.创建一个模N计数器，计数值为0-(N-1)<br>   2.创建两个T触发器，用于产生时钟产生逻辑LOGIC0，LOGIC1<br>      需要注意产生LOGIC0的T触发器需在输入时钟的上升沿采样<br>      产生LOGIC1的T触发器在输入时钟的下降沿采样<br>   3.创建两个T触发器使能信号TFF_EN0，TFF_EN1<br>     TFF_EN0在第1步中，计数值为1的时候置位<br>     TFF_EN1在第1步中，计数值为(N+1)/2时置位<br>   4.创建产生时钟逻辑，CLK_OUT = LOGIC0 ^ LOGIC1</p> 
<h3><a id="52__301"></a>5.2 设计实例</h3> 
<p>奇数分频器设计代码:</p> 
<pre><code class="prism language-objectivec">module odd_clk_div#<span class="token punctuation">(</span>
        parameter integer DIV_NUM <span class="token operator">=</span> <span class="token number">3</span>
<span class="token punctuation">)</span><span class="token punctuation">(</span>
       input  wire  CLK_IN<span class="token punctuation">,</span>
       input  wire    nRST<span class="token punctuation">,</span>
       output wire  TFF_EN0<span class="token punctuation">,</span>
       output wire  TFF_EN1<span class="token punctuation">,</span>
       output wire   LOGIC0<span class="token punctuation">,</span>
       output wire   LOGIC1<span class="token punctuation">,</span>
       output wire   <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> CLK_CNT<span class="token punctuation">,</span>
       output wire CLK_OUT
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    
    reg <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> clk_cnt<span class="token punctuation">;</span><span class="token comment">//clock counter</span>
    wire tff_en0<span class="token punctuation">,</span>tff_en1<span class="token punctuation">;</span>
    assign CLK_CNT <span class="token operator">=</span> clk_cnt<span class="token punctuation">;</span>
    assign tff_en0 <span class="token operator">=</span> <span class="token punctuation">(</span>clk_cnt <span class="token operator">==</span> <span class="token char">'d0)?1'</span>b1<span class="token punctuation">:</span><span class="token number">1</span>'b0<span class="token punctuation">;</span>
    assign tff_en1 <span class="token operator">=</span> <span class="token punctuation">(</span>clk_cnt <span class="token operator">==</span> <span class="token punctuation">(</span>DIV_NUM<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token operator">/</span><span class="token number">2</span><span class="token punctuation">)</span><span class="token operator">?</span><span class="token number">1</span><span class="token char">'b1:1'</span>b0<span class="token punctuation">;</span>
    assign TFF_EN0 <span class="token operator">=</span> tff_en0<span class="token punctuation">;</span>
    assign TFF_EN1 <span class="token operator">=</span> tff_en1<span class="token punctuation">;</span>
    <span class="token comment">//counter</span>
    always<span class="token operator">@</span><span class="token punctuation">(</span>posedge CLK_IN<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            clk_cnt <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
            <span class="token keyword">if</span><span class="token punctuation">(</span>clk_cnt <span class="token operator">!=</span> DIV_NUM <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
            begin
                clk_cnt <span class="token operator">&lt;=</span> clk_cnt <span class="token operator">+</span> <span class="token number">16</span>'d1<span class="token punctuation">;</span>
            end 
            <span class="token keyword">else</span> clk_cnt <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
    end
    
    <span class="token comment">//clock bulid logic</span>
    reg clk_div0_lgic<span class="token punctuation">;</span><span class="token comment">//sample tff_en0 at clk posegde</span>
    reg clk_div1_lgic<span class="token punctuation">;</span><span class="token comment">//sample tff_en1 at clk negedge</span>
    assign CLK_OUT <span class="token operator">=</span> clk_div0_lgic <span class="token operator">^</span> clk_div1_lgic<span class="token punctuation">;</span>
    assign LOGIC0 <span class="token operator">=</span> clk_div0_lgic<span class="token punctuation">;</span>
    assign LOGIC1 <span class="token operator">=</span> clk_div1_lgic<span class="token punctuation">;</span>
    <span class="token comment">//TFF 0</span>
    always<span class="token operator">@</span><span class="token punctuation">(</span>posedge CLK_IN<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            clk_div0_lgic <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
            <span class="token keyword">if</span><span class="token punctuation">(</span>tff_en0<span class="token punctuation">)</span>
                clk_div0_lgic <span class="token operator">&lt;=</span> <span class="token operator">~</span>clk_div0_lgic<span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                clk_div0_lgic <span class="token operator">&lt;=</span> clk_div0_lgic<span class="token punctuation">;</span>
        end
    end
    <span class="token comment">//TFF 1</span>
    always<span class="token operator">@</span><span class="token punctuation">(</span>negedge CLK_IN<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            clk_div1_lgic <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
             <span class="token keyword">if</span><span class="token punctuation">(</span>tff_en1<span class="token punctuation">)</span>
                clk_div1_lgic <span class="token operator">&lt;=</span> <span class="token operator">~</span>clk_div1_lgic<span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                clk_div1_lgic <span class="token operator">&lt;=</span> clk_div1_lgic<span class="token punctuation">;</span>
        end
    end
</code></pre> 
<p>当DIV_NUM = 7时，仿真波形如下:<br> <img src="https://images2.imgbox.com/61/12/vLh6UcMP_o.png" alt="在这里插入图片描述">上述设计综合：<br> <img src="https://images2.imgbox.com/74/5e/qpP8JCvh_o.png" alt="在这里插入图片描述"></p> 
<h3><a id="53__382"></a>5.3 另一种设计思路</h3> 
<p>  本质上来说，这种奇数倍分频产生了两个2N倍的偶数分频信号，只不过利用两个分频信号的相位差进行逻辑异或得到N分频的信号；<br>   因此也可以采用以下的设计思路:<br>   1.首先创建两个模2N的计数器<br>     第一个计数器在clk上升沿采样，初值为0<br>     第二个计数器在clk下降沿采样，初值为(DIV_NUM+1)/2 - 1<br>   2.根据两个计数器的值产生两个2N倍偶数分频信号<br>   3.将产生的偶数分频信号进行异或产生时钟</p> 
<pre><code class="prism language-objectivec">module odd_clk_div#<span class="token punctuation">(</span>
        parameter integer DIV_NUM <span class="token operator">=</span> <span class="token number">3</span>
<span class="token punctuation">)</span><span class="token punctuation">(</span>
       input  wire  CLK_IN<span class="token punctuation">,</span>
       input  wire    nRST<span class="token punctuation">,</span>
       output wire   LOGIC0<span class="token punctuation">,</span>
       output wire   LOGIC1<span class="token punctuation">,</span>
       output wire   <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> CLK_CNT0<span class="token punctuation">,</span>
       output wire   <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> CLK_CNT1<span class="token punctuation">,</span>
       output wire CLK_OUT
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    
    reg <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> clk_cnt0<span class="token punctuation">;</span><span class="token comment">//clock counter</span>
    reg <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> clk_cnt1<span class="token punctuation">;</span><span class="token comment">//clock counter</span>
    wire logic0<span class="token punctuation">,</span>logic1<span class="token punctuation">;</span>
    assign LOGIC0 <span class="token operator">=</span> logic0<span class="token punctuation">;</span>    
    assign LOGIC1 <span class="token operator">=</span> logic1<span class="token punctuation">;</span>    
    assign CLK_CNT0 <span class="token operator">=</span> clk_cnt0<span class="token punctuation">;</span>
    assign CLK_CNT1 <span class="token operator">=</span> clk_cnt1<span class="token punctuation">;</span>
    
    
    
    assign CLK_OUT <span class="token operator">=</span> logic0 <span class="token operator">^</span> logic1<span class="token punctuation">;</span>
    assign logic0 <span class="token operator">=</span> <span class="token punctuation">(</span>clk_cnt0 <span class="token operator">&lt;</span> DIV_NUM <span class="token punctuation">)</span> <span class="token operator">?</span> <span class="token number">1</span><span class="token char">'b1:1'</span>b0<span class="token punctuation">;</span>
    assign logic1 <span class="token operator">=</span> <span class="token punctuation">(</span>clk_cnt1 <span class="token operator">&lt;</span> DIV_NUM <span class="token punctuation">)</span> <span class="token operator">?</span> <span class="token number">1</span><span class="token char">'b1:1'</span>b0<span class="token punctuation">;</span>
    <span class="token comment">//counter</span>
    always<span class="token operator">@</span><span class="token punctuation">(</span>posedge CLK_IN<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            clk_cnt0 <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
            <span class="token keyword">if</span><span class="token punctuation">(</span>clk_cnt0 <span class="token operator">!=</span> <span class="token number">2</span><span class="token operator">*</span>DIV_NUM <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
            begin
                clk_cnt0 <span class="token operator">&lt;=</span> clk_cnt0 <span class="token operator">+</span> <span class="token number">16</span>'d1<span class="token punctuation">;</span>
            end 
            <span class="token keyword">else</span> clk_cnt0 <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
    end
    always<span class="token operator">@</span><span class="token punctuation">(</span>negedge CLK_IN<span class="token punctuation">)</span>
    begin
        <span class="token keyword">if</span><span class="token punctuation">(</span><span class="token operator">~</span>nRST<span class="token punctuation">)</span>
        begin
            clk_cnt1 <span class="token operator">&lt;=</span> <span class="token punctuation">(</span>DIV_NUM<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token operator">/</span><span class="token number">2</span> <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">;</span>
        end
        <span class="token keyword">else</span>
        begin
            <span class="token keyword">if</span><span class="token punctuation">(</span>clk_cnt1 <span class="token operator">!=</span> <span class="token number">2</span><span class="token operator">*</span>DIV_NUM <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
            begin
                clk_cnt1 <span class="token operator">&lt;=</span> clk_cnt1 <span class="token operator">+</span> <span class="token number">16</span>'d1<span class="token punctuation">;</span>
            end 
            <span class="token keyword">else</span> clk_cnt1 <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
        end
    end
   
endmodule
</code></pre> 
<p>仿真：<br> <img src="https://images2.imgbox.com/ac/14/ppRnkNMn_o.png" alt="在这里插入图片描述"><br> 设计综合：<br> <img src="https://images2.imgbox.com/78/8f/XPsUdkML_o.png" alt="在这里插入图片描述"></p> 
<h3><a id="54__455"></a>5.4 总结</h3> 
<p><strong>  奇数分频可通过产生两个相位不同的2N倍分频，异或产生</strong></p> 
<hr> 
<h2><a id="_459"></a>文献参考</h2> 
<pre><code>1.《硬件架构的艺术-数字电路的设计方法与技术》
</code></pre>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/94aaceae6ac1f87ef2c0ab3daee1fd8b/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Mac下Nginx安装与使用</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/e1001c8ee7aa553323b89f38cd0c6bb4/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">【基于阿里云的远程环境监控系统】一、本地数据采集与设备控制--设备认知及环境搭建</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 菜鸟程序员博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>