#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 11 14:56:03 2019
# Process ID: 5195
# Current directory: /home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1
# Command line: vivado -log control_rgb.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source control_rgb.tcl -notrace
# Log file: /home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1/control_rgb.vdi
# Journal file: /home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1/vivado.jou
#-----------------------------------------------------------
source control_rgb.tcl -notrace
Command: link_design -top control_rgb -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led5_b'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_g'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_r'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/src/constrs/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1498.965 ; gain = 316.434 ; free physical = 3886 ; free virtual = 7607
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1566.996 ; gain = 68.031 ; free physical = 3883 ; free virtual = 7605

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e439891d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.559 ; gain = 427.562 ; free physical = 3507 ; free virtual = 7245

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e439891d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7245
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e439891d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7245
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e439891d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7245
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e439891d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7245
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e439891d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7245
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e439891d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7245
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7245
Ending Logic Optimization Task | Checksum: 1e439891d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7245

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e439891d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7246

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e439891d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.559 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7246
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.559 ; gain = 495.594 ; free physical = 3507 ; free virtual = 7246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2026.574 ; gain = 0.000 ; free physical = 3504 ; free virtual = 7244
INFO: [Common 17-1381] The checkpoint '/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1/control_rgb_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file control_rgb_drc_opted.rpt -pb control_rgb_drc_opted.pb -rpx control_rgb_drc_opted.rpx
Command: report_drc -file control_rgb_drc_opted.rpt -pb control_rgb_drc_opted.pb -rpx control_rgb_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sdfe/Documents/xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1/control_rgb_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.594 ; gain = 0.000 ; free physical = 3471 ; free virtual = 7210
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1af4b72d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2066.594 ; gain = 0.000 ; free physical = 3471 ; free virtual = 7210
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.594 ; gain = 0.000 ; free physical = 3471 ; free virtual = 7210

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1af4b72d5

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2066.594 ; gain = 0.000 ; free physical = 3468 ; free virtual = 7209

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22f104c8f

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2066.594 ; gain = 0.000 ; free physical = 3468 ; free virtual = 7208

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22f104c8f

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2066.594 ; gain = 0.000 ; free physical = 3468 ; free virtual = 7208
Phase 1 Placer Initialization | Checksum: 22f104c8f

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2066.594 ; gain = 0.000 ; free physical = 3468 ; free virtual = 7208

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22f104c8f

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2066.594 ; gain = 0.000 ; free physical = 3466 ; free virtual = 7207
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 267a4a626

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3448 ; free virtual = 7190

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 267a4a626

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3449 ; free virtual = 7190

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 299d4188f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3449 ; free virtual = 7190

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ec742acf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3449 ; free virtual = 7190

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ec742acf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3449 ; free virtual = 7190

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3445 ; free virtual = 7186

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3445 ; free virtual = 7186

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3445 ; free virtual = 7186
Phase 3 Detail Placement | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3445 ; free virtual = 7186

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3445 ; free virtual = 7186

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3446 ; free virtual = 7188

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3446 ; free virtual = 7188

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3446 ; free virtual = 7188
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25333a825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3446 ; free virtual = 7188
Ending Placer Task | Checksum: 1b036ea2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2164.633 ; gain = 98.039 ; free physical = 3462 ; free virtual = 7204
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2164.633 ; gain = 0.000 ; free physical = 3461 ; free virtual = 7204
INFO: [Common 17-1381] The checkpoint '/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1/control_rgb_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file control_rgb_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2164.633 ; gain = 0.000 ; free physical = 3450 ; free virtual = 7192
INFO: [runtcl-4] Executing : report_utilization -file control_rgb_utilization_placed.rpt -pb control_rgb_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2164.633 ; gain = 0.000 ; free physical = 3436 ; free virtual = 7178
INFO: [runtcl-4] Executing : report_control_sets -verbose -file control_rgb_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2164.633 ; gain = 0.000 ; free physical = 3431 ; free virtual = 7173
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bfb7c196 ConstDB: 0 ShapeSum: f07f2896 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5a410da6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2209.379 ; gain = 44.746 ; free physical = 3314 ; free virtual = 7056
Post Restoration Checksum: NetGraph: 2ee7b4d3 NumContArr: 2b5958d3 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 5a410da6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2214.367 ; gain = 49.734 ; free physical = 3282 ; free virtual = 7025

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5a410da6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2214.367 ; gain = 49.734 ; free physical = 3282 ; free virtual = 7025
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 11c83756e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2221.422 ; gain = 56.789 ; free physical = 3280 ; free virtual = 7023

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: a0ab60ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2222.422 ; gain = 57.789 ; free physical = 3278 ; free virtual = 7021

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: a0ab60ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2222.422 ; gain = 57.789 ; free physical = 3278 ; free virtual = 7021
Phase 4 Rip-up And Reroute | Checksum: a0ab60ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2222.422 ; gain = 57.789 ; free physical = 3278 ; free virtual = 7021

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a0ab60ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2222.422 ; gain = 57.789 ; free physical = 3278 ; free virtual = 7021

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: a0ab60ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2222.422 ; gain = 57.789 ; free physical = 3278 ; free virtual = 7021
Phase 6 Post Hold Fix | Checksum: a0ab60ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2222.422 ; gain = 57.789 ; free physical = 3278 ; free virtual = 7021

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00383142 %
  Global Horizontal Routing Utilization  = 0.000929682 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a0ab60ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2222.422 ; gain = 57.789 ; free physical = 3278 ; free virtual = 7021

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a0ab60ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2225.422 ; gain = 60.789 ; free physical = 3278 ; free virtual = 7021

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6398f3de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2225.422 ; gain = 60.789 ; free physical = 3277 ; free virtual = 7020
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2225.422 ; gain = 60.789 ; free physical = 3310 ; free virtual = 7053

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2225.422 ; gain = 60.789 ; free physical = 3310 ; free virtual = 7053
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2225.422 ; gain = 0.000 ; free physical = 3308 ; free virtual = 7052
INFO: [Common 17-1381] The checkpoint '/home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1/control_rgb_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file control_rgb_drc_routed.rpt -pb control_rgb_drc_routed.pb -rpx control_rgb_drc_routed.rpx
Command: report_drc -file control_rgb_drc_routed.rpt -pb control_rgb_drc_routed.pb -rpx control_rgb_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1/control_rgb_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file control_rgb_methodology_drc_routed.rpt -pb control_rgb_methodology_drc_routed.pb -rpx control_rgb_methodology_drc_routed.rpx
Command: report_methodology -file control_rgb_methodology_drc_routed.rpt -pb control_rgb_methodology_drc_routed.pb -rpx control_rgb_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sdfe/Desktop/VHDL/vhdlProjectsForGit/project_template/impl_1/control_rgb_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file control_rgb_power_routed.rpt -pb control_rgb_power_summary_routed.pb -rpx control_rgb_power_routed.rpx
Command: report_power -file control_rgb_power_routed.rpt -pb control_rgb_power_summary_routed.pb -rpx control_rgb_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file control_rgb_route_status.rpt -pb control_rgb_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file control_rgb_timing_summary_routed.rpt -pb control_rgb_timing_summary_routed.pb -rpx control_rgb_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file control_rgb_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file control_rgb_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file control_rgb_bus_skew_routed.rpt -pb control_rgb_bus_skew_routed.pb -rpx control_rgb_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 14:57:11 2019...
