do do_memory_stage.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:20 on Apr 24,2024
# vcom -reportprogress 300 memory_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_stage
# -- Compiling architecture memory_stage_arch of memory_stage
# End time: 21:33:20 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:20 on Apr 24,2024
# vcom -reportprogress 300 memory_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_stage_tb
# -- Compiling architecture behavior of memory_stage_tb
# End time: 21:33:20 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.memory_stage_tb 
# Start time: 21:33:21 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_stage_tb(behavior)
# Loading work.memory_stage(memory_stage_arch)
# Loading work.memory(memory_arch)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'E:/College/year4-2/comp arch/project/Computer-Architecture/work.my_ndff(b_my_ndff)'
#    Time: 0 ps  Iteration: 0  Instance: /memory_stage_tb/uut/mem_wb_reg File: memory_stage.vhd Line: 106
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_memory_stage.do PAUSED at line 10
# Compile of memory_tb.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of memory_stage_tb.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_memory_stage.do
# End time: 21:35:09 on Apr 24,2024, Elapsed time: 0:01:48
# Errors: 1, Warnings: 5
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:09 on Apr 24,2024
# vcom -reportprogress 300 memory_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_stage
# -- Compiling architecture memory_stage_arch of memory_stage
# End time: 21:35:09 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:09 on Apr 24,2024
# vcom -reportprogress 300 memory_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_stage_tb
# -- Compiling architecture behavior of memory_stage_tb
# End time: 21:35:09 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.memory_stage_tb 
# Start time: 21:35:09 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_stage_tb(behavior)
# Loading work.memory_stage(memory_stage_arch)
# Loading work.memory(memory_arch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Omar  Hostname: DESKTOP-QM07EUH  ProcessID: 5680
#           Attempting to use alternate WLF file "./wlft2da0fw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2da0fw
run
run
do memory_tb.do
# End time: 21:36:01 on Apr 24,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:01 on Apr 24,2024
# vcom -reportprogress 300 memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture memory_arch of memory
# End time: 21:36:01 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:01 on Apr 24,2024
# vcom -reportprogress 300 memory_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_tb
# -- Compiling architecture behavior of memory_tb
# End time: 21:36:02 on Apr 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -gui work.memory_tb 
# Start time: 21:36:02 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_tb(behavior)
# Loading work.memory(memory_arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Omar  Hostname: DESKTOP-QM07EUH  ProcessID: 5680
#           Attempting to use alternate WLF file "./wlftf6ays6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf6ays6
run
run
run
run
run
run
run
run
run
run
run
run
do memory_tb.do
# End time: 21:37:30 on Apr 24,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:30 on Apr 24,2024
# vcom -reportprogress 300 memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture memory_arch of memory
# End time: 21:37:30 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:30 on Apr 24,2024
# vcom -reportprogress 300 memory_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_tb
# -- Compiling architecture behavior of memory_tb
# End time: 21:37:30 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.memory_tb 
# Start time: 21:37:30 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_tb(behavior)
# Loading work.memory(memory_arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Omar  Hostname: DESKTOP-QM07EUH  ProcessID: 5680
#           Attempting to use alternate WLF file "./wlft73r4a3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft73r4a3
run
run
run
run
run
run
# Compile of execute.vhd failed with 2 errors.
# Compile of memory_tb.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of memory_stage.vhd failed with 1 errors.
# Compile of memory_stage_tb.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of execute.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of execute.vhd was successful.
