{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630146187115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630146187115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 12:23:07 2021 " "Processing started: Sat Aug 28 12:23:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630146187115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630146187115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Addierwerk_skalierbar -c Addierwerk_skalierbar " "Command: quartus_map --read_settings_files=on --write_settings_files=off Addierwerk_skalierbar -c Addierwerk_skalierbar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630146187115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630146187406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630146187406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_beh/tb_aws/tb_aws.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_beh/tb_aws/tb_aws.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_AWS-AWS_beh " "Found design unit 1: TB_AWS-AWS_beh" {  } { { "../../VHDL_beh/tb_AWS/TB_AWS.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_beh/tb_AWS/TB_AWS.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630146193273 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_AWS " "Found entity 1: TB_AWS" {  } { { "../../VHDL_beh/tb_AWS/TB_AWS.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_beh/tb_AWS/TB_AWS.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630146193273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630146193273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/ha_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/ha_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-HA_rtl " "Found design unit 1: HA-HA_rtl" {  } { { "../../VHDL_rtl/HA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/HA_rtl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630146193273 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../VHDL_rtl/HA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/HA_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630146193273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630146193273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/fa_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/fa_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-FA_rtl " "Found design unit 1: FA-FA_rtl" {  } { { "../../VHDL_rtl/FA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/FA_rtl.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630146193273 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../VHDL_rtl/FA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/FA_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630146193273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630146193273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/aws_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/aws_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AWS-AWS_rtl " "Found design unit 1: AWS-AWS_rtl" {  } { { "../../VHDL_rtl/AWS_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AWS_rtl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630146193273 ""} { "Info" "ISGN_ENTITY_NAME" "1 AWS " "Found entity 1: AWS" {  } { { "../../VHDL_rtl/AWS_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AWS_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630146193273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630146193273 ""}
{ "Error" "EVRFX_VHDL_2041_UNCONVERTED" "C_Out AWS_rtl.vhd(46) " "VHDL error at AWS_rtl.vhd(46): C_Out is not a subprogram, a type, or an array object" {  } { { "../../VHDL_rtl/AWS_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AWS_rtl.vhd" 46 0 0 } }  } 0 10803 "VHDL error at %2!s!: %1!s! is not a subprogram, a type, or an array object" 0 0 "Analysis & Synthesis" 0 -1 1630146193273 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out c_out AWS_rtl.vhd(46) " "VHDL error at AWS_rtl.vhd(46): cannot associate formal port \"c_out\" of mode \"out\" with an expression" {  } { { "../../VHDL_rtl/AWS_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AWS_rtl.vhd" 46 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1630146193273 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630146193345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 28 12:23:13 2021 " "Processing ended: Sat Aug 28 12:23:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630146193345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630146193345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630146193345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630146193345 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630146193920 ""}
