i2c_master : 
rst {
scl_o_reg = 1;
}

scl_o_reg = scl_o_next

phy_release_bus {
scl_o_next = 1;
}

phy_state_idle {
scl_o_next = 1;
}

PHY_STATE_REPEATED_START_1{
scl_o_next =1;
}
PHY_STATE_START_1 {
scl_o_next = 0;
}

PHY_STATE_WRITE_BIT_1 {
scl_o_next = 1;
}

PHY_STATE_WRITE_BIT_2 {
scl_o_next = 0;
}

PHY_STATE_READ_BIT_1 {
scl_o_next  = 1;
}

PHY_STATE_READ_BIT_3 {
scl_o_next = 0;
}

PHY_STATE_STOP_1 {
scl_o_next = 1;
}

