	component HW_Design_For_TheWatch is
		port (
			clock_50_clk  : in    std_logic                     := 'X';             -- clk
			reset_reset_n : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk : out   std_logic;                                        -- clk
			dram_addr     : out   std_logic_vector(11 downto 0);                    -- addr
			dram_ba       : out   std_logic_vector(1 downto 0);                     -- ba
			dram_cas_n    : out   std_logic;                                        -- cas_n
			dram_cke      : out   std_logic;                                        -- cke
			dram_cs_n     : out   std_logic;                                        -- cs_n
			dram_dq       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			dram_dqm      : out   std_logic_vector(1 downto 0);                     -- dqm
			dram_ras_n    : out   std_logic;                                        -- ras_n
			dram_we_n     : out   std_logic;                                        -- we_n
			key_export    : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			sw_export     : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			ledg_export   : out   std_logic_vector(7 downto 0);                     -- export
			ledr_export   : out   std_logic_vector(9 downto 0);                     -- export
			hex_HEX0      : out   std_logic_vector(6 downto 0);                     -- HEX0
			hex_HEX1      : out   std_logic_vector(6 downto 0);                     -- HEX1
			hex_HEX2      : out   std_logic_vector(6 downto 0);                     -- HEX2
			hex_HEX3      : out   std_logic_vector(6 downto 0)                      -- HEX3
		);
	end component HW_Design_For_TheWatch;

