{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:51:56 2023 " "Processing started: Wed Oct 25 10:51:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202316767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698202317174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 456 872 1024 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(21) " "VHDL Process Statement warning at ALU181.vhd(21): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698202317195 "|ALU|ALU181:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698202317260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 280 856 1000 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aph " "Found entity 1: cntr_aph" {  } { { "db/cntr_aph.tdf" "" { Text "E:/quartus/homework/exp3/db/cntr_aph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aph lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated " "Elaborating entity \"cntr_aph\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74 A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|74\" to the node \"A\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74 B\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|74\" to the node \"B\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73 A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|73\" to the node \"A\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73 B\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|73\" to the node \"B\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72 A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|72\" to the node \"A\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72 B\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|72\" to the node \"B\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71 A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|71\" to the node \"A\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71 B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|71\" to the node \"B\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70 A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|70\" to the node \"A\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70 B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|70\" to the node \"B\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69 A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|69\" to the node \"A\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69 B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|69\" to the node \"B\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68 A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|68\" to the node \"A\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68 B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|68\" to the node \"B\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67 A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|67\" to the node \"A\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67 B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|67\" to the node \"B\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1698202318072 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1698202318074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698202318290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698202319080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202319080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698202319295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698202319295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:51:59 2023 " "Processing ended: Wed Oct 25 10:51:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:51:56 2023 " "Processing started: Wed Oct 25 10:51:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202316767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698202317174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 456 872 1024 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(21) " "VHDL Process Statement warning at ALU181.vhd(21): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698202317195 "|ALU|ALU181:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698202317260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 280 856 1000 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aph " "Found entity 1: cntr_aph" {  } { { "db/cntr_aph.tdf" "" { Text "E:/quartus/homework/exp3/db/cntr_aph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aph lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated " "Elaborating entity \"cntr_aph\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74 A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|74\" to the node \"A\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74 B\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|74\" to the node \"B\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73 A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|73\" to the node \"A\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73 B\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|73\" to the node \"B\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72 A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|72\" to the node \"A\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72 B\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|72\" to the node \"B\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71 A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|71\" to the node \"A\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71 B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|71\" to the node \"B\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70 A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|70\" to the node \"A\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70 B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|70\" to the node \"B\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69 A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|69\" to the node \"A\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69 B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|69\" to the node \"B\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68 A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|68\" to the node \"A\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68 B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|68\" to the node \"B\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67 A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|67\" to the node \"A\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67 B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|67\" to the node \"B\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1698202318072 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1698202318074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698202318290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698202319080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202319080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698202319295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698202319295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:51:59 2023 " "Processing ended: Wed Oct 25 10:51:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202321366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202321366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:52:00 2023 " "Processing started: Wed Oct 25 10:52:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202321366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698202321366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698202321366 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698202322913 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1698202322916 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1698202322916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:51:56 2023 " "Processing started: Wed Oct 25 10:51:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202316767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698202317174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 456 872 1024 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(21) " "VHDL Process Statement warning at ALU181.vhd(21): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698202317195 "|ALU|ALU181:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698202317260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 280 856 1000 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aph " "Found entity 1: cntr_aph" {  } { { "db/cntr_aph.tdf" "" { Text "E:/quartus/homework/exp3/db/cntr_aph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aph lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated " "Elaborating entity \"cntr_aph\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74 A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|74\" to the node \"A\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74 B\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|74\" to the node \"B\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73 A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|73\" to the node \"A\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73 B\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|73\" to the node \"B\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72 A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|72\" to the node \"A\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72 B\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|72\" to the node \"B\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71 A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|71\" to the node \"A\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71 B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|71\" to the node \"B\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70 A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|70\" to the node \"A\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70 B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|70\" to the node \"B\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69 A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|69\" to the node \"A\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69 B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|69\" to the node \"B\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68 A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|68\" to the node \"A\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68 B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|68\" to the node \"B\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67 A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|67\" to the node \"A\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67 B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|67\" to the node \"B\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1698202318072 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1698202318074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698202318290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698202319080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202319080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698202319295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698202319295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:51:59 2023 " "Processing ended: Wed Oct 25 10:51:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1698202323016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698202323033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698202323324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698202323658 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 648 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698202323675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698202323680 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN4 " "Pin CN4 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN4 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 1200 1376 536 "CN4" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Pin F\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Pin F\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Pin F\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Pin F\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Pin F\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Pin F\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Pin F\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Pin F\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN " "Pin CN not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 616 368 536 632 "CN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Pin M not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { M } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 568 376 544 584 "M" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0_B1 " "Pin A0_B1 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A0_B1 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sclk " "Pin Sclk not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { Sclk } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698202324032 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1698202324491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698202324492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698202324494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698202324500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 633 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 641 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698202325002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698202325023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698202325024 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698202325024 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 10 29 0 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 10 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698202325027 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698202325029 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698202325814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698202325959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698202327910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/quartus/homework/exp3/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698202328400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698202328400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202328809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698202328810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698202328810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698202328827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202328896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202329191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202329878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/homework/exp3/output_files/ALU.fit.smsg " "Generated suppressed messages file E:/quartus/homework/exp3/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698202330260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6015 " "Peak virtual memory: 6015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:10 2023 " "Processing ended: Wed Oct 25 10:52:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698202330677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:51:56 2023 " "Processing started: Wed Oct 25 10:51:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202316767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698202317174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 456 872 1024 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(21) " "VHDL Process Statement warning at ALU181.vhd(21): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698202317195 "|ALU|ALU181:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698202317260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 280 856 1000 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aph " "Found entity 1: cntr_aph" {  } { { "db/cntr_aph.tdf" "" { Text "E:/quartus/homework/exp3/db/cntr_aph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aph lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated " "Elaborating entity \"cntr_aph\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74 A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|74\" to the node \"A\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74 B\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|74\" to the node \"B\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73 A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|73\" to the node \"A\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73 B\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|73\" to the node \"B\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72 A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|72\" to the node \"A\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72 B\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|72\" to the node \"B\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71 A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|71\" to the node \"A\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71 B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|71\" to the node \"B\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70 A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|70\" to the node \"A\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70 B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|70\" to the node \"B\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69 A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|69\" to the node \"A\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69 B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|69\" to the node \"B\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68 A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|68\" to the node \"A\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68 B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|68\" to the node \"B\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67 A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|67\" to the node \"A\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67 B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|67\" to the node \"B\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1698202318072 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1698202318074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698202318290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698202319080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202319080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698202319295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698202319295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:51:59 2023 " "Processing ended: Wed Oct 25 10:51:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1698202323016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698202323033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698202323324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698202323658 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 648 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698202323675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698202323680 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN4 " "Pin CN4 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN4 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 1200 1376 536 "CN4" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Pin F\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Pin F\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Pin F\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Pin F\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Pin F\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Pin F\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Pin F\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Pin F\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN " "Pin CN not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 616 368 536 632 "CN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Pin M not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { M } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 568 376 544 584 "M" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0_B1 " "Pin A0_B1 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A0_B1 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sclk " "Pin Sclk not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { Sclk } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698202324032 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1698202324491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698202324492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698202324494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698202324500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 633 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 641 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698202325002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698202325023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698202325024 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698202325024 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 10 29 0 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 10 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698202325027 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698202325029 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698202325814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698202325959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698202327910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/quartus/homework/exp3/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698202328400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698202328400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202328809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698202328810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698202328810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698202328827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202328896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202329191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202329878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/homework/exp3/output_files/ALU.fit.smsg " "Generated suppressed messages file E:/quartus/homework/exp3/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698202330260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6015 " "Peak virtual memory: 6015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:10 2023 " "Processing ended: Wed Oct 25 10:52:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698202330677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698202332291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202332291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:52:12 2023 " "Processing started: Wed Oct 25 10:52:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202332291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698202332291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698202332291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:51:56 2023 " "Processing started: Wed Oct 25 10:51:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202316767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698202317174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 456 872 1024 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(21) " "VHDL Process Statement warning at ALU181.vhd(21): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698202317195 "|ALU|ALU181:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698202317260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 280 856 1000 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aph " "Found entity 1: cntr_aph" {  } { { "db/cntr_aph.tdf" "" { Text "E:/quartus/homework/exp3/db/cntr_aph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aph lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated " "Elaborating entity \"cntr_aph\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74 A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|74\" to the node \"A\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74 B\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|74\" to the node \"B\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73 A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|73\" to the node \"A\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73 B\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|73\" to the node \"B\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72 A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|72\" to the node \"A\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72 B\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|72\" to the node \"B\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71 A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|71\" to the node \"A\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71 B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|71\" to the node \"B\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70 A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|70\" to the node \"A\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70 B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|70\" to the node \"B\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69 A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|69\" to the node \"A\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69 B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|69\" to the node \"B\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68 A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|68\" to the node \"A\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68 B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|68\" to the node \"B\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67 A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|67\" to the node \"A\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67 B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|67\" to the node \"B\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1698202318072 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1698202318074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698202318290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698202319080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202319080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698202319295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698202319295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:51:59 2023 " "Processing ended: Wed Oct 25 10:51:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1698202323016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698202323033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698202323324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698202323658 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 648 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698202323675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698202323680 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN4 " "Pin CN4 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN4 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 1200 1376 536 "CN4" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Pin F\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Pin F\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Pin F\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Pin F\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Pin F\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Pin F\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Pin F\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Pin F\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN " "Pin CN not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 616 368 536 632 "CN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Pin M not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { M } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 568 376 544 584 "M" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0_B1 " "Pin A0_B1 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A0_B1 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sclk " "Pin Sclk not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { Sclk } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698202324032 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1698202324491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698202324492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698202324494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698202324500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 633 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 641 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698202325002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698202325023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698202325024 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698202325024 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 10 29 0 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 10 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698202325027 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698202325029 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698202325814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698202325959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698202327910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/quartus/homework/exp3/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698202328400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698202328400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202328809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698202328810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698202328810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698202328827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202328896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202329191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202329878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/homework/exp3/output_files/ALU.fit.smsg " "Generated suppressed messages file E:/quartus/homework/exp3/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698202330260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6015 " "Peak virtual memory: 6015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:10 2023 " "Processing ended: Wed Oct 25 10:52:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698202330677 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698202333009 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698202333027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:13 2023 " "Processing ended: Wed Oct 25 10:52:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698202333327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:51:56 2023 " "Processing started: Wed Oct 25 10:51:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202316767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698202317174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 456 872 1024 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(21) " "VHDL Process Statement warning at ALU181.vhd(21): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698202317195 "|ALU|ALU181:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698202317260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 280 856 1000 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aph " "Found entity 1: cntr_aph" {  } { { "db/cntr_aph.tdf" "" { Text "E:/quartus/homework/exp3/db/cntr_aph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aph lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated " "Elaborating entity \"cntr_aph\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74 A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|74\" to the node \"A\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74 B\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|74\" to the node \"B\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73 A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|73\" to the node \"A\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73 B\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|73\" to the node \"B\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72 A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|72\" to the node \"A\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72 B\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|72\" to the node \"B\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71 A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|71\" to the node \"A\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71 B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|71\" to the node \"B\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70 A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|70\" to the node \"A\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70 B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|70\" to the node \"B\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69 A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|69\" to the node \"A\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69 B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|69\" to the node \"B\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68 A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|68\" to the node \"A\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68 B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|68\" to the node \"B\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67 A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|67\" to the node \"A\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67 B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|67\" to the node \"B\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1698202318072 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1698202318074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698202318290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698202319080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202319080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698202319295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698202319295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:51:59 2023 " "Processing ended: Wed Oct 25 10:51:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1698202323016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698202323033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698202323324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698202323658 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 648 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698202323675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698202323680 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN4 " "Pin CN4 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN4 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 1200 1376 536 "CN4" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Pin F\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Pin F\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Pin F\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Pin F\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Pin F\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Pin F\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Pin F\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Pin F\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN " "Pin CN not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 616 368 536 632 "CN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Pin M not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { M } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 568 376 544 584 "M" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0_B1 " "Pin A0_B1 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A0_B1 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sclk " "Pin Sclk not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { Sclk } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698202324032 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1698202324491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698202324492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698202324494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698202324500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 633 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 641 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698202325002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698202325023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698202325024 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698202325024 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 10 29 0 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 10 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698202325027 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698202325029 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698202325814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698202325959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698202327910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/quartus/homework/exp3/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698202328400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698202328400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202328809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698202328810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698202328810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698202328827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202328896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202329191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202329878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/homework/exp3/output_files/ALU.fit.smsg " "Generated suppressed messages file E:/quartus/homework/exp3/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698202330260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6015 " "Peak virtual memory: 6015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:10 2023 " "Processing ended: Wed Oct 25 10:52:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698202330677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202332291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202332291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:52:12 2023 " "Processing started: Wed Oct 25 10:52:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202332291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698202332291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698202332291 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698202333009 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698202333027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:13 2023 " "Processing ended: Wed Oct 25 10:52:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698202333327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698202334035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698202335095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:52:14 2023 " "Processing started: Wed Oct 25 10:52:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202335095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202335095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202335095 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698202335174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202335280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698202335347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698202335347 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1698202335543 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698202335613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698202335614 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A0_B1 A0_B1 " "create_clock -period 1.000 -name A0_B1 A0_B1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sclk Sclk " "create_clock -period 1.000 -name Sclk Sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335615 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335615 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1698202335723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335724 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698202335725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1698202335738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698202335748 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698202335748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.046 " "Worst-case setup slack is -1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046              -3.027 Sclk  " "   -1.046              -3.027 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202335752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.633 " "Worst-case hold slack is 0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 Sclk  " "    0.633               0.000 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202335754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202335758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202335760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 Sclk  " "   -3.000              -8.948 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 A0_B1  " "   -3.000              -3.000 A0_B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698202335824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1698202335856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1698202336293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698202336376 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698202336376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.838 " "Worst-case setup slack is -0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -2.342 Sclk  " "   -0.838              -2.342 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.565 " "Worst-case hold slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 Sclk  " "    0.565               0.000 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202336386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202336392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 Sclk  " "   -3.000              -8.948 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 A0_B1  " "   -3.000              -3.000 A0_B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698202336447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.119 " "Worst-case setup slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 Sclk  " "    0.119               0.000 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 Sclk  " "    0.265               0.000 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202336670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202336675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698202336675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698202336675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.283 Sclk  " "   -3.000              -7.283 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 A0_B1  " "   -3.000              -3.000 A0_B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698202337128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698202337128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202337191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:17 2023 " "Processing ended: Wed Oct 25 10:52:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202337191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202337191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202337191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202337191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:51:56 2023 " "Processing started: Wed Oct 25 10:51:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202316503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202316767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698202317174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 456 872 1024 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(21) " "VHDL Process Statement warning at ALU181.vhd(21): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU181.vhd" "" { Text "E:/quartus/homework/exp3/ALU181.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698202317195 "|ALU|ALU181:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 384 624 760 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698202317260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 280 856 1000 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317395 ""}  } { { "lpm_counter0.vhd" "" { Text "E:/quartus/homework/exp3/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698202317395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aph " "Found entity 1: cntr_aph" {  } { { "db/cntr_aph.tdf" "" { Text "E:/quartus/homework/exp3/db/cntr_aph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aph lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated " "Elaborating entity \"cntr_aph\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698202317477 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74 A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|74\" to the node \"A\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74 B\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|74\" to the node \"B\[7\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73 A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|73\" to the node \"A\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73 B\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|73\" to the node \"B\[6\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72 A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|72\" to the node \"A\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72 B\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|72\" to the node \"B\[5\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71 A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|71\" to the node \"A\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71 B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|71\" to the node \"B\[4\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70 A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|70\" to the node \"A\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70 B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|70\" to the node \"B\[3\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69 A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|69\" to the node \"A\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69 B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|69\" to the node \"B\[2\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68 A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|68\" to the node \"A\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68 B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|68\" to the node \"B\[1\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67 A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst2\|67\" to the node \"A\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67 B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74373b:inst3\|67\" to the node \"B\[0\]\" into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1698202318072 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1698202318072 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|74\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|73\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|72\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|71\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|70\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|69\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|68\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst2\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 ALU181:inst\|F9 " "Converted the fan-out from the tri-state buffer \"74373b:inst3\|67\" to the node \"ALU181:inst\|F9\" into an OR gate" {  } { { "74373b.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1698202318074 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1698202318074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698202318290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698202319080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698202319080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698202319295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698202319295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698202319295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:51:59 2023 " "Processing ended: Wed Oct 25 10:51:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202319313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1698202323016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698202323033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698202323081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698202323324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698202323658 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698202323658 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 648 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698202323675 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698202323675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698202323680 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN4 " "Pin CN4 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN4 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 1200 1376 536 "CN4" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 560 1200 1376 576 "A" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { B[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 600 1200 1376 616 "B" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { S[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 424 1192 1368 440 "S" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Pin F\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Pin F\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Pin F\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Pin F\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Pin F\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Pin F\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Pin F\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Pin F\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { F[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 504 1200 1376 520 "F" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN " "Pin CN not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CN } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 616 368 536 632 "CN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Pin M not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { M } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 568 376 544 584 "M" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0_B1 " "Pin A0_B1 not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A0_B1 } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 304 384 552 320 "IN" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sclk " "Pin Sclk not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { Sclk } } } { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698202324032 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698202324032 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1698202324491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698202324492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698202324494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698202324497 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698202324500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node A0_B1~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 520 384 552 536 "A0_B1" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A0_B1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 633 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Sclk~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698202324528 ""}  } { { "ALU.bdf" "" { Schematic "E:/quartus/homework/exp3/ALU.bdf" { { 208 536 704 224 "Sclk" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/homework/exp3/" { { 0 { 0 ""} 0 641 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698202324528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698202324998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698202325000 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698202325001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698202325002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698202325023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698202325024 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698202325024 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 10 29 0 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 10 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698202325027 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698202325027 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698202325029 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698202325029 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698202325814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202325946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698202325959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202327490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698202327910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/quartus/homework/exp3/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698202328400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698202328400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202328809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698202328810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698202328810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698202328827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202328896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698202329191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698202329440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698202329878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/homework/exp3/output_files/ALU.fit.smsg " "Generated suppressed messages file E:/quartus/homework/exp3/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698202330260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6015 " "Peak virtual memory: 6015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:10 2023 " "Processing ended: Wed Oct 25 10:52:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202330677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698202330677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202332291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202332291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:52:12 2023 " "Processing started: Wed Oct 25 10:52:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202332291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698202332291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698202332291 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698202333009 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698202333027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:13 2023 " "Processing ended: Wed Oct 25 10:52:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202333327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698202333327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698202335095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:52:14 2023 " "Processing started: Wed Oct 25 10:52:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698202335095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698202335095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698202335095 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698202335174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698202335280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698202335347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698202335347 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1698202335543 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698202335613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698202335614 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A0_B1 A0_B1 " "create_clock -period 1.000 -name A0_B1 A0_B1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sclk Sclk " "create_clock -period 1.000 -name Sclk Sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335615 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335615 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1698202335723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335724 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698202335725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1698202335738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698202335748 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698202335748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.046 " "Worst-case setup slack is -1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046              -3.027 Sclk  " "   -1.046              -3.027 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202335752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.633 " "Worst-case hold slack is 0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 Sclk  " "    0.633               0.000 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202335754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202335758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202335760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 Sclk  " "   -3.000              -8.948 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 A0_B1  " "   -3.000              -3.000 A0_B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202335762 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698202335824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1698202335856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1698202336293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698202336376 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698202336376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.838 " "Worst-case setup slack is -0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -2.342 Sclk  " "   -0.838              -2.342 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.565 " "Worst-case hold slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 Sclk  " "    0.565               0.000 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202336386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202336392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 Sclk  " "   -3.000              -8.948 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 A0_B1  " "   -3.000              -3.000 A0_B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336399 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698202336447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.119 " "Worst-case setup slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 Sclk  " "    0.119               0.000 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 Sclk  " "    0.265               0.000 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202336670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698202336675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698202336675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698202336675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.283 Sclk  " "   -3.000              -7.283 Sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 A0_B1  " "   -3.000              -3.000 A0_B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698202336677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698202337128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698202337128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698202337191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:52:17 2023 " "Processing ended: Wed Oct 25 10:52:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698202337191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698202337191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698202337191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202337191 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698202337884 ""}
