{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529259474258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529259474261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 17 20:17:54 2018 " "Processing started: Sun Jun 17 20:17:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529259474261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259474261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259474262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529259474635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529259474635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_TRANSMITTER-RS232_RS232_TRANSMITTER " "Found design unit 1: RS232_TRANSMITTER-RS232_RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_TRANSMITTER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483488 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_TRANSMITTER " "Found entity 1: RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_TRANSMITTER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_standard_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_standard_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH " "Found design unit 1: RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483490 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_STANDARD_INTERFACE " "Found entity 1: RS232_STANDARD_INTERFACE" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RECEIVER-RS232_RECEIVER_ARCH " "Found design unit 1: RS232_RECEIVER-RS232_RECEIVER_ARCH" {  } { { "RS232_RECEIVER.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_RECEIVER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483491 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RECEIVER " "Found entity 1: RS232_RECEIVER" {  } { { "RS232_RECEIVER.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_RECEIVER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_MEMORY-RS232_MEMORY_ARCH " "Found design unit 1: RS232_MEMORY-RS232_MEMORY_ARCH" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483492 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_MEMORY " "Found entity 1: RS232_MEMORY" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rs232_interface_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE_PKG " "Found design unit 1: RS232_INTERFACE_PKG" {  } { { "RS232_INTERFACE_PKG.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE_PKG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE-RS232_INTERFACE_ARCH " "Found design unit 1: RS232_INTERFACE-RS232_INTERFACE_ARCH" {  } { { "RS232_INTERFACE.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483495 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_INTERFACE " "Found entity 1: RS232_INTERFACE" {  } { { "RS232_INTERFACE.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file command_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMMAND_CONTROL-COMMAND_CONTROL_ARCH " "Found design unit 1: COMMAND_CONTROL-COMMAND_CONTROL_ARCH" {  } { { "COMMAND_CONTROL.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483496 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMMAND_CONTROL " "Found entity 1: COMMAND_CONTROL" {  } { { "COMMAND_CONTROL.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintoascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BINTOASCII-BINTOASCII_ARCH " "Found design unit 1: BINTOASCII-BINTOASCII_ARCH" {  } { { "BINTOASCII.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/BINTOASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483497 ""} { "Info" "ISGN_ENTITY_NAME" "1 BINTOASCII " "Found entity 1: BINTOASCII" {  } { { "BINTOASCII.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/BINTOASCII.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asciitobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCIITOBIN-ASCIITOBIN_ARCH " "Found design unit 1: ASCIITOBIN-ASCIITOBIN_ARCH" {  } { { "ASCIITOBIN.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/ASCIITOBIN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483498 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCIITOBIN " "Found entity 1: ASCIITOBIN" {  } { { "ASCIITOBIN.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/ASCIITOBIN.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sipround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPROUND-ARCH_SIPROUND " "Found design unit 1: SIPROUND-ARCH_SIPROUND" {  } { { "SIPROUND.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483500 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPROUND " "Found entity 1: SIPROUND" {  } { { "SIPROUND.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siphashstates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file siphashstates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPHASHSTATES-SIPHASHSTATES_ARCH " "Found design unit 1: SIPHASHSTATES-SIPHASHSTATES_ARCH" {  } { { "SIPHASHSTATES.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483501 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPHASHSTATES " "Found entity 1: SIPHASHSTATES" {  } { { "SIPHASHSTATES.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXAMPLEX-EXAMPLEX_ARCH " "Found design unit 1: EXAMPLEX-EXAMPLEX_ARCH" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483502 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXAMPLEX " "Found entity 1: EXAMPLEX" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgax.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAX-FPGAX_ARCH " "Found design unit 1: FPGAX-FPGAX_ARCH" {  } { { "FPGAX.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483503 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAX " "Found entity 1: FPGAX" {  } { { "FPGAX.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAY-FPGAY_ARCH " "Found design unit 1: FPGAY-FPGAY_ARCH" {  } { { "FPGAY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483504 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAY " "Found entity 1: FPGAY" {  } { { "FPGAY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgay_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgay_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAY_TB-FPGAY_TB_ATCH " "Found design unit 1: FPGAY_TB-FPGAY_TB_ATCH" {  } { { "FPGAY_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483505 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAY_TB " "Found entity 1: FPGAY_TB" {  } { { "FPGAY_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXAMPLE2_TB-EXAMPLE2_TB_ATCH " "Found design unit 1: EXAMPLE2_TB-EXAMPLE2_TB_ATCH" {  } { { "EXAMPLE2_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483506 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXAMPLE2_TB " "Found entity 1: EXAMPLE2_TB" {  } { { "EXAMPLE2_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siphashstates_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file siphashstates_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPHASHSTATES_TB-SIPHASHSTATES_TB_ATCH " "Found design unit 1: SIPHASHSTATES_TB-SIPHASHSTATES_TB_ATCH" {  } { { "SIPHASHSTATES_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483507 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPHASHSTATES_TB " "Found entity 1: SIPHASHSTATES_TB" {  } { { "SIPHASHSTATES_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipround_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sipround_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPROUND_TB-SIPROUND_TB_ARCH " "Found design unit 1: SIPROUND_TB-SIPROUND_TB_ARCH" {  } { { "SIPROUND_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483508 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPROUND_TB " "Found entity 1: SIPROUND_TB" {  } { { "SIPROUND_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259483508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259483508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAX " "Elaborating entity \"FPGAX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529259483616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_STANDARD_INTERFACE RS232_STANDARD_INTERFACE:unit00 " "Elaborating entity \"RS232_STANDARD_INTERFACE\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\"" {  } { { "FPGAX.vhd" "unit00" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_INTERFACE RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01 " "Elaborating entity \"RS232_INTERFACE\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\"" {  } { { "RS232_STANDARD_INTERFACE.vhd" "unit01" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_MEMORY RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01 " "Elaborating entity \"RS232_MEMORY\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\"" {  } { { "RS232_INTERFACE.vhd" "unit01" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_TRANSMITTER RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_TRANSMITTER:unit02 " "Elaborating entity \"RS232_TRANSMITTER\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_TRANSMITTER:unit02\"" {  } { { "RS232_INTERFACE.vhd" "unit02" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_RECEIVER RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_RECEIVER:unit04 " "Elaborating entity \"RS232_RECEIVER\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_RECEIVER:unit04\"" {  } { { "RS232_INTERFACE.vhd" "unit04" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMMAND_CONTROL RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02 " "Elaborating entity \"COMMAND_CONTROL\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\"" {  } { { "RS232_STANDARD_INTERFACE.vhd" "unit02" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCIITOBIN RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\|ASCIITOBIN:asciitobin_1 " "Elaborating entity \"ASCIITOBIN\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\|ASCIITOBIN:asciitobin_1\"" {  } { { "COMMAND_CONTROL.vhd" "asciitobin_1" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BINTOASCII RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\|BINTOASCII:bintoascii_1 " "Elaborating entity \"BINTOASCII\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\|BINTOASCII:bintoascii_1\"" {  } { { "COMMAND_CONTROL.vhd" "bintoascii_1" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXAMPLEX EXAMPLEX:example01 " "Elaborating entity \"EXAMPLEX\" for hierarchy \"EXAMPLEX:example01\"" {  } { { "FPGAX.vhd" "example01" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPHASHSTATES SIPHASHSTATES:siphashstates02 " "Elaborating entity \"SIPHASHSTATES\" for hierarchy \"SIPHASHSTATES:siphashstates02\"" {  } { { "FPGAX.vhd" "siphashstates02" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPROUND SIPHASHSTATES:siphashstates02\|SIPROUND:SIPROUND1 " "Elaborating entity \"SIPROUND\" for hierarchy \"SIPHASHSTATES:siphashstates02\|SIPROUND:SIPROUND1\"" {  } { { "SIPHASHSTATES.vhd" "SIPROUND1" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259483785 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[17\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[17\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[16\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[16\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[15\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[15\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[14\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[14\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[13\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[13\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[12\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[12\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[11\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[11\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[10\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[10\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[9\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[9\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[8\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[8\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[7\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[6\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[5\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[4\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[3\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[2\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[1\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[0\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[18\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[18\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[19\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[19\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[20\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[20\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[21\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[21\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[22\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[22\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[23\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[23\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[24\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[24\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[25\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[25\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[26\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[26\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[27\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[27\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[28\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[28\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[29\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[29\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[30\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[30\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[31\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[31\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[2\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[1\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[0\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[3\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[4\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[5\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[6\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[7\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[2\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[1\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[0\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[3\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[4\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[5\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[6\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[7\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529259484143 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1529259484143 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529259485426 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529259485426 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529259485426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259485557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529259485557 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529259485557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tg1 " "Found entity 1: altsyncram_4tg1" {  } { { "db/altsyncram_4tg1.tdf" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/db/altsyncram_4tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529259485613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259485613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529259487001 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529259488096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529259488473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529259488473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3043 " "Implemented 3043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529259488766 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529259488766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3024 " "Implemented 3024 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529259488766 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529259488766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529259488766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529259488812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 17 20:18:08 2018 " "Processing ended: Sun Jun 17 20:18:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529259488812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529259488812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529259488812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529259488812 ""}
