Model {
  Name			  "godiva"
  Version		  7.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.464"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  InitFcn		  "godiva_initfcn"
  StopFcn		  "godiva_stopfcn"
  Created		  "Mon Mar 07 00:44:35 2011"
  Creator		  "alfnie"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "alfnie"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Mar 21 04:40:15 2011"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:464>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.5.1"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.5.1"
	  StartTime		  "0.0"
	  StopTime		  "inf"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SignalSizeVariationType "Allow only fixed size"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.5.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.5.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.5.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.5.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.5.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.5.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.5.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.5.1"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.5.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Version		  "1.5.1"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      ExtraOptions	      "-aGenerateTraceInfo=0 -aIgnoreTestpoints=0 "
      CurrentDlgPage	      "Diagnostics/Connectivity"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      FromWorkspace
      VariableName	      "simulink_input"
      SampleTime	      "-1"
      Interpolate	      on
      ZeroCross		      off
      OutputAfterFinalValue   "Extrapolation"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      "M-S-Function"
      FunctionName	      "mlfile"
      DisplayMFileStacktrace  on
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  System {
    Name		    "godiva"
    Location		    [2, 79, 1348, 739]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "('Word' input)"
      Ports		      [0, 3]
      Position		      [15, 149, 80, 211]
      ForegroundColor	      "darkGreen"
      NamePlacement	      "alternate"
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "port_label('output',1,'Phonemes')\nport_label('output',2,'Frames')\nport_label('output',3,'GO"
      " signal')\n"
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"('Word' input)"
	Location		[-8, 124, 247, 291]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Step
	  Name			  "GO signal"
	  Position		  [25, 110, 55, 140]
	  Time			  ".010"
	  SampleTime		  ".001"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "RiseEdge filter"
	  Ports			  [1, 1]
	  Position		  [150, 27, 175, 43]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDisplay		  "plot([0,.5,.5,1],[0,0,1,1])"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "RiseEdge filter"
	    Location		    [263, 393, 543, 466]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 33, 55, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DetectRiseFromZero1"
	      Ports		      [1, 1]
	      Position		      [105, 34, 130, 46]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "plot([0,.5,.5,1],[0,0,1,1])"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"DetectRiseFromZero1"
		Location		[611, 521, 1322, 630]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Compare\nTo Zero"
		  Ports			  [1, 1]
		  Position		  [145, 25, 175, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		  SourceType		  "Compare To Zero"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Direct Lookup\nTable (n-D)"
		  Ports			  [2, 1]
		  Position		  [340, 25, 395, 80]
		  SourceBlock		  "simulink/Lookup\nTables/Direct Lookup\nTable (n-D)"
		  SourceType		  "LookupNDDirect"
		  maskTabDims		  "2"
		  explicitNumDims	  "1"
		  outDims		  "Element"
		  tabIsInput		  off
		  mxTable		  "[0,1;0,0]"
		  clipFlag		  "Warning"
		  samptime		  "-1"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum of\nElements"
		  Ports			  [1, 1]
		  Position		  [85, 25, 115, 55]
		  Inputs		  "+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  Position		  [225, 48, 260, 82]
		  X0			  "1"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [405, 48, 435, 62]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Direct Lookup\nTable (n-D)"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  DstBlock		  "Direct Lookup\nTable (n-D)"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Compare\nTo Zero"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Direct Lookup\nTable (n-D)"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Unit Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Sum of\nElements"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum of\nElements"
		  SrcPort		  1
		  DstBlock		  "Compare\nTo Zero"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      Ports		      [2, 1]
	      Position		      [185, 26, 200, 44]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [225, 28, 255, 42]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "DetectRiseFromZero1"
	      SrcPort		      1
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"DetectRiseFromZero1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -10]
		DstBlock		"Product1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "RiseEdge filter."
	  Ports			  [1, 1]
	  Position		  [150, 62, 175, 78]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDisplay		  "plot([0,.5,.5,1],[0,0,1,1])"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "RiseEdge filter."
	    Location		    [263, 393, 543, 466]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 33, 55, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DetectRiseFromZero1"
	      Ports		      [1, 1]
	      Position		      [105, 34, 130, 46]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "plot([0,.5,.5,1],[0,0,1,1])"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"DetectRiseFromZero1"
		Location		[862, 521, 1322, 630]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Compare\nTo Zero"
		  Ports			  [1, 1]
		  Position		  [145, 25, 175, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		  SourceType		  "Compare To Zero"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Direct Lookup\nTable (n-D)"
		  Ports			  [2, 1]
		  Position		  [340, 25, 395, 80]
		  SourceBlock		  "simulink/Lookup\nTables/Direct Lookup\nTable (n-D)"
		  SourceType		  "LookupNDDirect"
		  maskTabDims		  "2"
		  explicitNumDims	  "1"
		  outDims		  "Element"
		  tabIsInput		  off
		  mxTable		  "[0,1;0,0]"
		  clipFlag		  "Warning"
		  samptime		  "-1"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum of\nElements"
		  Ports			  [1, 1]
		  Position		  [85, 25, 115, 55]
		  Inputs		  "+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  Position		  [225, 48, 260, 82]
		  X0			  "1"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [405, 48, 435, 62]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Direct Lookup\nTable (n-D)"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  DstBlock		  "Direct Lookup\nTable (n-D)"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Compare\nTo Zero"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Direct Lookup\nTable (n-D)"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Unit Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Sum of\nElements"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum of\nElements"
		  SrcPort		  1
		  DstBlock		  "Compare\nTo Zero"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      Ports		      [2, 1]
	      Position		      [185, 26, 200, 44]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [225, 28, 255, 42]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "DetectRiseFromZero1"
	      SrcPort		      1
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"DetectRiseFromZero1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -10]
		DstBlock		"Product1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  FromWorkspace
	  Name			  "from workspace"
	  Position		  [25, 25, 115, 45]
	  VariableName		  "Target_phonemes"
	  SampleTime		  "0"
	  Interpolate		  off
	  ZeroCross		  on
	  OutputAfterFinalValue	  "Holding final value"
	}
	Block {
	  BlockType		  FromWorkspace
	  Name			  "from workspace1"
	  Position		  [25, 61, 115, 79]
	  VariableName		  "Target_frames"
	  SampleTime		  "0"
	  Interpolate		  off
	  ZeroCross		  on
	  OutputAfterFinalValue	  "Holding final value"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [200, 28, 230, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [200, 63, 230, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [80, 118, 110, 132]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "from workspace"
	  SrcPort		  1
	  DstBlock		  "RiseEdge filter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "from workspace1"
	  SrcPort		  1
	  DstBlock		  "RiseEdge filter."
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RiseEdge filter"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RiseEdge filter."
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GO signal"
	  SrcPort		  1
	  DstBlock		  "Out3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "(to Motor cortex)"
      Ports		      [1]
      Position		      [1215, 145, 1280, 175]
      ForegroundColor	      "darkGreen"
      NamePlacement	      "alternate"
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "port_label('input',1,'Productions')"
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"(to Motor cortex)"
	Location		[962, 389, 1172, 516]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ToWorkspace
	  Name			  "to workspace"
	  Position		  [90, 25, 185, 45]
	  VariableName		  "target_production"
	  MaxDataPoints		  "inf"
	  SampleTime		  "-1"
	  SaveFormat		  "Array"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "to workspace"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Memory
      Name		      "Caudate"
      Position		      [505, 593, 520, 607]
      Orientation	      "left"
      InheritSampleTime	      on
      LinearizeAsDelay	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      Ports		      [1, 1]
      Position		      [665, 156, 670, 164]
      BackgroundColor	      "green"
      ShowName		      off
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "5"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      Ports		      [1, 1]
      Position		      [655, 61, 660, 69]
      Orientation	      "left"
      BackgroundColor	      "green"
      ShowName		      off
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "5"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      Ports		      [1, 1]
      Position		      [331, 540, 339, 545]
      Orientation	      "up"
      BackgroundColor	      "green"
      ShowName		      off
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "5"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay4"
      Ports		      [1, 1]
      Position		      [611, 280, 619, 285]
      Orientation	      "down"
      BackgroundColor	      "green"
      ShowName		      off
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "5"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay5"
      Ports		      [1, 1]
      Position		      [610, 545, 620, 550]
      Orientation	      "down"
      BackgroundColor	      "green"
      ShowName		      off
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "5"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay6"
      Ports		      [1, 1]
      Position		      [845, 595, 850, 605]
      BackgroundColor	      "green"
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "10"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Detect\nDropToZero"
      Ports		      [1, 1]
      Position		      [607, 180, 623, 195]
      Orientation	      "down"
      BackgroundColor	      "lightBlue"
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "plot([0,.5,.5,1],[1,1,0,0])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Detect\nDropToZero"
	Location		[791, 372, 1303, 516]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  Ports			  [1, 1]
	  Position		  [145, 25, 175, 55]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Direct Lookup\nTable (n-D)"
	  Ports			  [2, 1]
	  Position		  [340, 25, 395, 80]
	  SourceBlock		  "simulink/Lookup\nTables/Direct Lookup\nTable (n-D)"
	  SourceType		  "LookupNDDirect"
	  maskTabDims		  "2"
	  explicitNumDims	  "1"
	  outDims		  "Element"
	  tabIsInput		  off
	  mxTable		  "[0,0;1,0]"
	  clipFlag		  "Warning"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum of\nElements"
	  Ports			  [1, 1]
	  Position		  [85, 25, 115, 55]
	  Inputs		  "+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  Position		  [225, 48, 260, 82]
	  X0			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [405, 48, 435, 62]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Direct Lookup\nTable (n-D)"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  DstBlock		  "Direct Lookup\nTable (n-D)"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Direct Lookup\nTable (n-D)"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Unit Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum of\nElements"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum of\nElements"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Zero"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Detect\nDropToZero1"
      Ports		      [1, 1]
      Position		      [840, 613, 855, 627]
      ForegroundColor	      "gray"
      NamePlacement	      "alternate"
      ShowName		      off
      ShowPortLabels	      "none"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "plot([0,.5,.5,1],[1,1,0,0])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Detect\nDropToZero1"
	Location		[791, 372, 1303, 516]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  Ports			  [1, 1]
	  Position		  [145, 25, 175, 55]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Direct Lookup\nTable (n-D)"
	  Ports			  [2, 1]
	  Position		  [340, 25, 395, 80]
	  SourceBlock		  "simulink/Lookup\nTables/Direct Lookup\nTable (n-D)"
	  SourceType		  "LookupNDDirect"
	  maskTabDims		  "2"
	  explicitNumDims	  "1"
	  outDims		  "Element"
	  tabIsInput		  off
	  mxTable		  "[0,0;1,0]"
	  clipFlag		  "Warning"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum of\nElements"
	  Ports			  [1, 1]
	  Position		  [85, 25, 115, 55]
	  Inputs		  "+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  Position		  [225, 48, 260, 82]
	  X0			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [405, 48, 435, 62]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Direct Lookup\nTable (n-D)"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  DstBlock		  "Direct Lookup\nTable (n-D)"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Direct Lookup\nTable (n-D)"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Unit Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum of\nElements"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum of\nElements"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Zero"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      "M-S-Function"
      Name		      "FO\n(speech sound map)"
      Ports		      [1, 1]
      Position		      [755, 91, 930, 229]
      FunctionName	      "godiva_WTAlayer"
      Parameters	      "'SSM',1, 0,1"
      MaskDescription	      "Plan / Choice competitive layer"
      MaskDisplay	      "image(imread('godiva_WTAlayer02.jpg'))\n\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskIconUnits	      "autoscale"
    }
    Block {
      BlockType		      "M-S-Function"
      Name		      "FO to IFS"
      Ports		      [1, 1]
      Position		      [356, 80, 374, 110]
      Orientation	      "down"
      BackgroundColor	      "lightBlue"
      NamePlacement	      "alternate"
      ShowName		      off
      FunctionName	      "godiva_weights"
      Parameters	      "'godiva_weights_FO2IFS.mat'"
      MaskDisplay	      "plot([0,.5,0.50,0.51,0.55,0.60,0.67,0.75,0.75,0.67,0.60,0.55,0.51,0.50],[.5,.5,0.50,0.35,0.21"
      ",0.10,0.02,0.00,1.00,0.98,0.90,0.79,0.65,0.50])\npatch(.625+.8*([0.50,0.51,0.55,0.60,0.67,0.75,0.75,0.67,0.60,0."
      "55,0.51,0.50]-.625),.5+.8*([0.50,0.35,0.21,0.10,0.02,0.00,1.00,0.98,0.90,0.79,0.65,0.50]-.5),1*[1,1,1])\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskIconUnits	      "autoscale"
    }
    Block {
      BlockType		      "M-S-Function"
      Name		      "FO to IFS1"
      Ports		      [1, 1]
      Position		      [830, 570, 865, 590]
      ForegroundColor	      "gray"
      ShowName		      off
      FunctionName	      "godiva_weights"
      Parameters	      "'godiva_weights_PreSMA2IFS.mat'"
      MaskDisplay	      "plot([0,.5,0.50,0.51,0.55,0.60,0.67,0.75,0.75,0.67,0.60,0.55,0.51,0.50],[.5,.5,0.50,0.35,0.21"
      ",0.10,0.02,0.00,1.00,0.98,0.90,0.79,0.65,0.50])\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
    }
    Block {
      BlockType		      "M-S-Function"
      Name		      "IFS to FO"
      Ports		      [1, 1]
      Position		      [705, 151, 735, 169]
      BackgroundColor	      "lightBlue"
      ShowName		      off
      FunctionName	      "godiva_weights"
      Parameters	      "'godiva_weights_IFS2FO.mat'"
      MaskDisplay	      "plot([0,.5,0.50,0.51,0.55,0.60,0.67,0.75,0.75,0.67,0.60,0.55,0.51,0.50],[.5,.5,0.50,0.35,0.21"
      ",0.10,0.02,0.00,1.00,0.98,0.90,0.79,0.65,0.50])\npatch(.625+.8*([0.50,0.51,0.55,0.60,0.67,0.75,0.75,0.67,0.60,0."
      "55,0.51,0.50]-.625),.5+.8*([0.50,0.35,0.21,0.10,0.02,0.00,1.00,0.98,0.90,0.79,0.65,0.50]-.5),1*[1,1,1])\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskIconUnits	      "autoscale"
    }
    Block {
      BlockType		      "M-S-Function"
      Name		      "PreSMA\n(structural frame representation)"
      Ports		      [3, 1]
      Position		      [385, 324, 570, 466]
      FunctionName	      "godiva_WTACOMPlayer"
      Parameters	      "'PreSMA', 1, 0, 1"
      MaskDescription	      "Plan / Choice competitive layer"
      MaskDisplay	      "image(imread('godiva_WTAlayer01.jpg'))\n\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskIconUnits	      "autoscale"
    }
    Block {
      BlockType		      "M-S-Function"
      Name		      "PreSMA to IFS"
      Ports		      [1, 1]
      Position		      [540, 591, 570, 609]
      Orientation	      "left"
      BackgroundColor	      "gray"
      ShowName		      off
      FunctionName	      "godiva_weights"
      Parameters	      "'godiva_weights_PreSMA2IFS.mat'"
      MaskDisplay	      "plot([0,.5,0.50,0.51,0.55,0.60,0.67,0.75,0.75,0.67,0.60,0.55,0.51,0.50],[.5,.5,0.50,0.35,0.21"
      ",0.10,0.02,0.00,1.00,0.98,0.90,0.79,0.65,0.50])\npatch(.625+.8*([0.50,0.51,0.55,0.60,0.67,0.75,0.75,0.67,0.60,0."
      "55,0.51,0.50]-.625),.5+.8*([0.50,0.35,0.21,0.10,0.02,0.00,1.00,0.98,0.90,0.79,0.65,0.50]-.5),1*[1,1,1])\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskIconUnits	      "autoscale"
    }
    Block {
      BlockType		      SubSystem
      Name		      "RiseTransient Filter"
      Ports		      [1, 1]
      Position		      [420, 592, 435, 608]
      Orientation	      "left"
      BackgroundColor	      "gray"
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "plot([0,.5,.5,1],[0,0,1,1])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"RiseTransient Filter"
	Location		[263, 393, 543, 466]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DetectRiseFromZero1"
	  Ports			  [1, 1]
	  Position		  [105, 34, 130, 46]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDisplay		  "plot([0,.5,.5,1],[0,0,1,1])"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "DetectRiseFromZero1"
	    Location		    [663, 310, 1140, 565]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 33, 55, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      Ports		      [1, 1]
	      Position		      [145, 25, 175, 55]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Direct Lookup\nTable (n-D)"
	      Ports		      [2, 1]
	      Position		      [340, 25, 395, 80]
	      SourceBlock	      "simulink/Lookup\nTables/Direct Lookup\nTable (n-D)"
	      SourceType	      "LookupNDDirect"
	      maskTabDims	      "2"
	      explicitNumDims	      "1"
	      outDims		      "Element"
	      tabIsInput	      off
	      mxTable		      "[0,1;0,0]"
	      clipFlag		      "Warning"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      Position		      [225, 48, 260, 82]
	      X0		      "1"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [415, 48, 445, 62]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Direct Lookup\nTable (n-D)"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      DstBlock		      "Direct Lookup\nTable (n-D)"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Direct Lookup\nTable (n-D)"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Unit Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Zero"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  Ports			  [2, 1]
	  Position		  [185, 26, 200, 44]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [225, 28, 255, 42]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "DetectRiseFromZero1"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "DetectRiseFromZero1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -10]
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "VA Thalamus1"
      Ports		      [1, 1]
      Position		      [840, 633, 855, 647]
      ForegroundColor	      "gray"
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "plot([0,.5,.5,1],[0,0,1,1])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"VA Thalamus1"
	Location		[263, 393, 543, 466]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DetectRiseFromZero1"
	  Ports			  [1, 1]
	  Position		  [105, 34, 130, 46]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDisplay		  "plot([0,.5,.5,1],[0,0,1,1])"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "DetectRiseFromZero1"
	    Location		    [862, 521, 1322, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 33, 55, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      Ports		      [1, 1]
	      Position		      [145, 25, 175, 55]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Direct Lookup\nTable (n-D)"
	      Ports		      [2, 1]
	      Position		      [340, 25, 395, 80]
	      SourceBlock	      "simulink/Lookup\nTables/Direct Lookup\nTable (n-D)"
	      SourceType	      "LookupNDDirect"
	      maskTabDims	      "2"
	      explicitNumDims	      "1"
	      outDims		      "Element"
	      tabIsInput	      off
	      mxTable		      "[0,1;0,0]"
	      clipFlag		      "Warning"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements"
	      Ports		      [1, 1]
	      Position		      [85, 25, 115, 55]
	      Inputs		      "+"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      Position		      [225, 48, 260, 82]
	      X0		      "1"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [405, 48, 435, 62]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Direct Lookup\nTable (n-D)"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      DstBlock		      "Direct Lookup\nTable (n-D)"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Direct Lookup\nTable (n-D)"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Unit Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Sum of\nElements"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Zero"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  Ports			  [2, 1]
	  Position		  [185, 26, 200, 44]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [225, 28, 255, 42]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "DetectRiseFromZero1"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "DetectRiseFromZero1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -10]
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Memory
      Name		      "VA thalamus"
      Position		      [385, 593, 400, 607]
      Orientation	      "left"
      InheritSampleTime	      on
      LinearizeAsDelay	      on
    }
    Block {
      BlockType		      "M-S-Function"
      Name		      "left IFS\n(phonological representation)"
      Ports		      [3, 1]
      Position		      [385, 91, 570, 229]
      FunctionName	      "godiva_WTACOMPlayer"
      Parameters	      "'IFS', 7 , 0, 1"
      MaskDescription	      "Plan / Choice competitive layer"
      MaskDisplay	      "image(imread('godiva_WTAlayer01.jpg'))\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskIconUnits	      "autoscale"
    }
    Line {
      SrcBlock		      "left IFS\n(phonological representation)"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"Detect\nDropToZero"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "PreSMA\n(structural frame representation)"
      SrcPort		      1
      Points		      [40, 0]
      DstBlock		      "Delay5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "IFS to FO"
      SrcPort		      1
      DstBlock		      "FO\n(speech sound map)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      DstBlock		      "IFS to FO"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      DstBlock		      "FO to IFS"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay5"
      SrcPort		      1
      Points		      [0, 45]
      DstBlock		      "PreSMA to IFS"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RiseTransient Filter"
      SrcPort		      1
      DstBlock		      "VA thalamus"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FO\n(speech sound map)"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	Points			[0, -95]
	DstBlock		"Delay2"
	DstPort			1
      }
      Branch {
	DstBlock		"(to Motor cortex)"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Caudate"
      SrcPort		      1
      DstBlock		      "RiseTransient Filter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PreSMA to IFS"
      SrcPort		      1
      DstBlock		      "Caudate"
      DstPort		      1
    }
    Line {
      SrcBlock		      "VA thalamus"
      SrcPort		      1
      Points		      [-45, 0]
      DstBlock		      "Delay3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      Points		      [0, -330]
      DstBlock		      "left IFS\n(phonological representation)"
      DstPort		      3
    }
    Line {
      SrcBlock		      "('Word' input)"
      SrcPort		      1
      DstBlock		      "left IFS\n(phonological representation)"
      DstPort		      2
    }
    Line {
      SrcBlock		      "FO to IFS"
      SrcPort		      1
      DstBlock		      "left IFS\n(phonological representation)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "('Word' input)"
      SrcPort		      2
      Points		      [25, 0; 0, 215]
      DstBlock		      "PreSMA\n(structural frame representation)"
      DstPort		      2
    }
    Line {
      SrcBlock		      "('Word' input)"
      SrcPort		      3
      Points		      [15, 0; 0, 240]
      DstBlock		      "PreSMA\n(structural frame representation)"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay4"
      SrcPort		      1
      Points		      [0, 15; -250, 0; 0, 45]
      DstBlock		      "PreSMA\n(structural frame representation)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Detect\nDropToZero"
      SrcPort		      1
      DstBlock		      "Delay4"
      DstPort		      1
    }
    Annotation {
      Name		      "                                                                                                   "
      "              \n\n\n\n "
      Position		      [479, 607]
      BackgroundColor	      "gray"
    }
    Annotation {
      Name		      "Cerebral cortex"
      Position		      [479, 34]
      ForegroundColor	      "lightBlue"
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "BG / thalamus"
      Position		      [484, 564]
      ForegroundColor	      "gray"
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "godiva_phonemes.csv"
      Position		      [887, 462]
      HorizontalAlignment     "left"
      ForegroundColor	      "gray"
      DropShadow	      on
      ClickFcn		      "an=getCallbackAnnotation; winopen(an.Text);"
    }
    Annotation {
      Name		      "1. Edit the file"
      Position		      [845, 463]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "to change the set of valid 'phonemes' (IFS representation)"
      Position		      [1135, 463]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "godiva_frames.csv"
      Position		      [887, 482]
      HorizontalAlignment     "left"
      ForegroundColor	      "gray"
      DropShadow	      on
      ClickFcn		      "an=getCallbackAnnotation; winopen(an.Text);"
    }
    Annotation {
      Name		      "2. Edit the file"
      Position		      [845, 483]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "to change the set of valid 'frames' (PreSMA representation)"
      Position		      [1120, 483]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "godiva_productions.csv"
      Position		      [887, 502]
      HorizontalAlignment     "left"
      ForegroundColor	      "gray"
      DropShadow	      on
      ClickFcn		      "an=getCallbackAnnotation; winopen(an.Text);"
    }
    Annotation {
      Name		      "3. Edit the file"
      Position		      [845, 503]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "to change the set of valid 'productions' (SoundMap representation)"
      Position		      [1165, 503]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "ADDITIONAL OPTIONS"
      Position		      [865, 443]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "to define new 'word' inputs"
      Position		      [1030, 388]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "2. Click the 'Play' icon in the menubar to start the simulation "
      Position		      [955, 408]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "INSTRUCTIONS"
      Position		      [850, 368]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "Generates a transient signal when input drops to zero"
      Position		      [1010, 618]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "NOTES"
      Position		      [830, 558]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "Generates a transient signal when input raises from zero"
      Position		      [1015, 638]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "Temporal delay"
      Position		      [925, 598]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "Synaptic weights"
      Position		      [925, 578]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "                                                                                                   "
      "                                                                    \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n              "
      "         "
      Position		      [844, 157]
      BackgroundColor	      "lightBlue"
      FontName		      "Arial Narrow"
    }
    Annotation {
      Name		      "                                                                                                   "
      "                                                                       \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n           "
      "            "
      Position		      [479, 157]
      BackgroundColor	      "lightBlue"
      FontName		      "Arial Narrow"
    }
    Annotation {
      Name		      "                                                                                                   "
      "                                                                       \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n           "
      "            "
      Position		      [479, 402]
      BackgroundColor	      "lightBlue"
      FontName		      "Arial Narrow"
    }
    Annotation {
      Name		      "'Word' input"
      Position		      [59, 129]
      ForegroundColor	      "darkGreen"
      DropShadow	      on
      ClickFcn		      "godiva_createtargetfile"
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "to Motor Cortex"
      Position		      [1244, 129]
      ForegroundColor	      "darkGreen"
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "'Word' input"
      Position		      [897, 387]
      HorizontalAlignment     "left"
      ForegroundColor	      "darkGreen"
      DropShadow	      on
      ClickFcn		      "godiva_createtargetfile"
    }
    Annotation {
      Name		      "1. Click the link "
      Position		      [850, 388]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "godiva_targets.txt"
      Position		      [887, 522]
      HorizontalAlignment     "left"
      ForegroundColor	      "gray"
      DropShadow	      on
      ClickFcn		      "an=getCallbackAnnotation; edit(an.Text);"
    }
    Annotation {
      Name		      "4. Edit the file"
      Position		      [845, 523]
      ForegroundColor	      "gray"
    }
    Annotation {
      Name		      "to manually define new 'word' inputs"
      Position		      [1070, 523]
      ForegroundColor	      "gray"
    }
  }
}
