[INF:CM0023] Creating log file ../../build/regression/ClogParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<180> s<179> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<otp_ctrl_ecc_reg> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:24>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:25> el<1:31>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:32> el<1:35>
n<> u<6> t<Data_type> p<7> c<5> l<1:32> el<1:35>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:32> el<1:35>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:32> el<1:35>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:25> el<1:35>
n<a> u<10> t<StringConst> p<11> l<1:36> el<1:37>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:25> el<1:37>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:24> el<1:38>
n<> u<13> t<Module_ansi_header> p<72> c<2> s<31> l<1:1> el<1:39>
n<> u<14> t<IntegerAtomType_Int> p<15> l<2:15> el<2:18>
n<> u<15> t<Data_type> p<16> c<14> l<2:15> el<2:18>
n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<2:15> el<2:18>
n<Depth> u<17> t<StringConst> p<24> s<23> l<2:19> el<2:24>
n<999> u<18> t<IntConst> p<19> l<2:27> el<2:30>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:27> el<2:30>
n<> u<20> t<Constant_primary> p<21> c<19> l<2:27> el<2:30>
n<> u<21> t<Constant_expression> p<22> c<20> l<2:27> el<2:30>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<2:27> el<2:30>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<2:27> el<2:30>
n<> u<24> t<Param_assignment> p<25> c<17> l<2:19> el<2:30>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<2:19> el<2:30>
n<> u<26> t<Parameter_declaration> p<27> c<16> l<2:4> el<2:30>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:31>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:31>
n<> u<29> t<Module_common_item> p<30> c<28> l<2:4> el<2:31>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<2:4> el<2:31>
n<> u<31> t<Non_port_module_item> p<72> c<30> s<55> l<2:4> el<2:31>
n<> u<32> t<IntegerAtomType_Int> p<33> l<3:15> el<3:18>
n<> u<33> t<Data_type> p<34> c<32> l<3:15> el<3:18>
n<> u<34> t<Data_type_or_implicit> p<50> c<33> s<49> l<3:15> el<3:18>
n<Aw> u<35> t<StringConst> p<48> s<47> l<3:19> el<3:21>
n<> u<36> t<Dollar_keyword> p<43> s<37> l<3:24> el<3:25>
n<clog2> u<37> t<StringConst> p<43> s<42> l<3:25> el<3:30>
n<Depth> u<38> t<StringConst> p<39> l<3:31> el<3:36>
n<> u<39> t<Primary_literal> p<40> c<38> l<3:31> el<3:36>
n<> u<40> t<Primary> p<41> c<39> l<3:31> el<3:36>
n<> u<41> t<Expression> p<42> c<40> l<3:31> el<3:36>
n<> u<42> t<List_of_arguments> p<43> c<41> l<3:31> el<3:36>
n<> u<43> t<Subroutine_call> p<44> c<36> l<3:24> el<3:37>
n<> u<44> t<Constant_primary> p<45> c<43> l<3:24> el<3:37>
n<> u<45> t<Constant_expression> p<46> c<44> l<3:24> el<3:37>
n<> u<46> t<Constant_mintypmax_expression> p<47> c<45> l<3:24> el<3:37>
n<> u<47> t<Constant_param_expression> p<48> c<46> l<3:24> el<3:37>
n<> u<48> t<Param_assignment> p<49> c<35> l<3:19> el<3:37>
n<> u<49> t<List_of_param_assignments> p<50> c<48> l<3:19> el<3:37>
n<> u<50> t<Local_parameter_declaration> p<51> c<34> l<3:4> el<3:37>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<3:4> el<3:38>
n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<3:4> el<3:38>
n<> u<53> t<Module_common_item> p<54> c<52> l<3:4> el<3:38>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<3:4> el<3:38>
n<> u<55> t<Non_port_module_item> p<72> c<54> s<70> l<3:4> el<3:38>
n<a> u<56> t<StringConst> p<57> l<4:11> el<4:12>
n<> u<57> t<Ps_or_hierarchical_identifier> p<60> c<56> s<59> l<4:11> el<4:12>
n<> u<58> t<Constant_bit_select> p<59> l<4:13> el<4:13>
n<> u<59> t<Constant_select> p<60> c<58> l<4:13> el<4:13>
n<> u<60> t<Net_lvalue> p<65> c<57> s<64> l<4:11> el<4:12>
n<Aw> u<61> t<StringConst> p<62> l<4:15> el<4:17>
n<> u<62> t<Primary_literal> p<63> c<61> l<4:15> el<4:17>
n<> u<63> t<Primary> p<64> c<62> l<4:15> el<4:17>
n<> u<64> t<Expression> p<65> c<63> l<4:15> el<4:17>
n<> u<65> t<Net_assignment> p<66> c<60> l<4:11> el<4:17>
n<> u<66> t<List_of_net_assignments> p<67> c<65> l<4:11> el<4:17>
n<> u<67> t<Continuous_assign> p<68> c<66> l<4:4> el<4:18>
n<> u<68> t<Module_common_item> p<69> c<67> l<4:4> el<4:18>
n<> u<69> t<Module_or_generate_item> p<70> c<68> l<4:4> el<4:18>
n<> u<70> t<Non_port_module_item> p<72> c<69> s<71> l<4:4> el<4:18>
n<otp_ctrl_ecc_reg> u<71> t<StringConst> p<72> l<5:13> el<5:29>
n<> u<72> t<Module_declaration> p<73> c<13> l<1:1> el<5:29>
n<> u<73> t<Description> p<179> c<72> s<178> l<1:1> el<5:29>
n<> u<74> t<Module_keyword> p<85> s<75> l<7:1> el<7:7>
n<top> u<75> t<StringConst> p<85> s<84> l<7:8> el<7:11>
n<> u<76> t<PortDir_Out> p<81> s<80> l<7:12> el<7:18>
n<> u<77> t<IntegerAtomType_Int> p<78> l<7:19> el<7:22>
n<> u<78> t<Data_type> p<79> c<77> l<7:19> el<7:22>
n<> u<79> t<Data_type_or_implicit> p<80> c<78> l<7:19> el<7:22>
n<> u<80> t<Net_port_type> p<81> c<79> l<7:19> el<7:22>
n<> u<81> t<Net_port_header> p<83> c<76> s<82> l<7:12> el<7:22>
n<o> u<82> t<StringConst> p<83> l<7:23> el<7:24>
n<> u<83> t<Ansi_port_declaration> p<84> c<81> l<7:12> el<7:24>
n<> u<84> t<List_of_port_declarations> p<85> c<83> l<7:11> el<7:25>
n<> u<85> t<Module_ansi_header> p<177> c<74> s<104> l<7:1> el<7:26>
n<> u<86> t<Struct_keyword> p<87> l<8:12> el<8:18>
n<> u<87> t<Struct_union> p<96> c<86> s<88> l<8:12> el<8:18>
n<> u<88> t<Packed_keyword> p<96> s<95> l<8:19> el<8:25>
n<> u<89> t<IntegerAtomType_Int> p<90> l<9:7> el<9:10>
n<> u<90> t<Data_type> p<91> c<89> l<9:7> el<9:10>
n<> u<91> t<Data_type_or_void> p<95> c<90> s<94> l<9:7> el<9:10>
n<x> u<92> t<StringConst> p<93> l<9:11> el<9:12>
n<> u<93> t<Variable_decl_assignment> p<94> c<92> l<9:11> el<9:12>
n<> u<94> t<List_of_variable_decl_assignments> p<95> c<93> l<9:11> el<9:12>
n<> u<95> t<Struct_union_member> p<96> c<91> l<9:7> el<9:13>
n<> u<96> t<Data_type> p<98> c<87> s<97> l<8:12> el<10:5>
n<part_info_t> u<97> t<StringConst> p<98> l<10:6> el<10:17>
n<> u<98> t<Type_declaration> p<99> c<96> l<8:4> el<10:18>
n<> u<99> t<Data_declaration> p<100> c<98> l<8:4> el<10:18>
n<> u<100> t<Package_or_generate_item_declaration> p<101> c<99> l<8:4> el<10:18>
n<> u<101> t<Module_or_generate_item_declaration> p<102> c<100> l<8:4> el<10:18>
n<> u<102> t<Module_common_item> p<103> c<101> l<8:4> el<10:18>
n<> u<103> t<Module_or_generate_item> p<104> c<102> l<8:4> el<10:18>
n<> u<104> t<Non_port_module_item> p<177> c<103> s<129> l<8:4> el<10:18>
n<part_info_t> u<105> t<StringConst> p<106> l<12:14> el<12:25>
n<> u<106> t<Data_type> p<107> c<105> l<12:14> el<12:25>
n<> u<107> t<Data_type_or_implicit> p<124> c<106> s<123> l<12:14> el<12:25>
n<Info> u<108> t<StringConst> p<122> s<121> l<12:26> el<12:30>
n<part_info_t> u<109> t<StringConst> p<110> l<12:33> el<12:44>
n<> u<110> t<Ps_type_identifier> p<111> c<109> l<12:33> el<12:44>
n<> u<111> t<Simple_type> p<112> c<110> l<12:33> el<12:44>
n<> u<112> t<Casting_type> p<117> c<111> s<116> l<12:33> el<12:44>
n<10> u<113> t<IntConst> p<114> l<12:46> el<12:48>
n<> u<114> t<Primary_literal> p<115> c<113> l<12:46> el<12:48>
n<> u<115> t<Constant_primary> p<116> c<114> l<12:46> el<12:48>
n<> u<116> t<Constant_expression> p<117> c<115> l<12:46> el<12:48>
n<> u<117> t<Constant_cast> p<118> c<112> l<12:33> el<12:49>
n<> u<118> t<Constant_primary> p<119> c<117> l<12:33> el<12:49>
n<> u<119> t<Constant_expression> p<120> c<118> l<12:33> el<12:49>
n<> u<120> t<Constant_mintypmax_expression> p<121> c<119> l<12:33> el<12:49>
n<> u<121> t<Constant_param_expression> p<122> c<120> l<12:33> el<12:49>
n<> u<122> t<Param_assignment> p<123> c<108> l<12:26> el<12:49>
n<> u<123> t<List_of_param_assignments> p<124> c<122> l<12:26> el<12:49>
n<> u<124> t<Parameter_declaration> p<125> c<107> l<12:4> el<12:49>
n<> u<125> t<Package_or_generate_item_declaration> p<126> c<124> l<12:4> el<12:50>
n<> u<126> t<Module_or_generate_item_declaration> p<127> c<125> l<12:4> el<12:50>
n<> u<127> t<Module_common_item> p<128> c<126> l<12:4> el<12:50>
n<> u<128> t<Module_or_generate_item> p<129> c<127> l<12:4> el<12:50>
n<> u<129> t<Non_port_module_item> p<177> c<128> s<149> l<12:4> el<12:50>
n<> u<130> t<IntegerAtomType_Int> p<131> l<13:15> el<13:18>
n<> u<131> t<Data_type> p<132> c<130> l<13:15> el<13:18>
n<> u<132> t<Data_type_or_implicit> p<144> c<131> s<143> l<13:15> el<13:18>
n<NumScrmblBlocks> u<133> t<StringConst> p<142> s<141> l<13:19> el<13:34>
n<Info> u<134> t<StringConst> p<138> s<137> l<13:37> el<13:41>
n<x> u<135> t<StringConst> p<137> s<136> l<13:42> el<13:43>
n<> u<136> t<Constant_bit_select> p<137> l<13:43> el<13:43>
n<> u<137> t<Constant_select> p<138> c<135> l<13:41> el<13:43>
n<> u<138> t<Constant_primary> p<139> c<134> l<13:37> el<13:43>
n<> u<139> t<Constant_expression> p<140> c<138> l<13:37> el<13:43>
n<> u<140> t<Constant_mintypmax_expression> p<141> c<139> l<13:37> el<13:43>
n<> u<141> t<Constant_param_expression> p<142> c<140> l<13:37> el<13:43>
n<> u<142> t<Param_assignment> p<143> c<133> l<13:19> el<13:43>
n<> u<143> t<List_of_param_assignments> p<144> c<142> l<13:19> el<13:43>
n<> u<144> t<Local_parameter_declaration> p<145> c<132> l<13:4> el<13:43>
n<> u<145> t<Package_or_generate_item_declaration> p<146> c<144> l<13:4> el<13:44>
n<> u<146> t<Module_or_generate_item_declaration> p<147> c<145> l<13:4> el<13:44>
n<> u<147> t<Module_common_item> p<148> c<146> l<13:4> el<13:44>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<13:4> el<13:44>
n<> u<149> t<Non_port_module_item> p<177> c<148> s<175> l<13:4> el<13:44>
n<otp_ctrl_ecc_reg> u<150> t<StringConst> p<173> s<160> l<15:4> el<15:20>
n<Depth> u<151> t<StringConst> p<158> s<157> l<16:8> el<16:13>
n<NumScrmblBlocks> u<152> t<StringConst> p<153> l<16:15> el<16:30>
n<> u<153> t<Primary_literal> p<154> c<152> l<16:15> el<16:30>
n<> u<154> t<Primary> p<155> c<153> l<16:15> el<16:30>
n<> u<155> t<Expression> p<156> c<154> l<16:15> el<16:30>
n<> u<156> t<Mintypmax_expression> p<157> c<155> l<16:15> el<16:30>
n<> u<157> t<Param_expression> p<158> c<156> l<16:15> el<16:30>
n<> u<158> t<Named_parameter_assignment> p<159> c<151> l<16:7> el<16:31>
n<> u<159> t<List_of_parameter_assignments> p<160> c<158> l<16:7> el<16:31>
n<> u<160> t<Parameter_value_assignment> p<173> c<159> s<172> l<15:21> el<17:5>
n<u_otp_ctrl_ecc_reg> u<161> t<StringConst> p<162> l<17:6> el<17:24>
n<> u<162> t<Name_of_instance> p<172> c<161> s<171> l<17:6> el<17:24>
n<a> u<163> t<StringConst> p<170> s<168> l<18:8> el<18:9>
n<o> u<164> t<StringConst> p<165> l<18:10> el<18:11>
n<> u<165> t<Primary_literal> p<166> c<164> l<18:10> el<18:11>
n<> u<166> t<Primary> p<167> c<165> l<18:10> el<18:11>
n<> u<167> t<Expression> p<170> c<166> s<169> l<18:10> el<18:11>
n<> u<168> t<OpenParens> p<170> s<167> l<18:9> el<18:10>
n<> u<169> t<CloseParens> p<170> l<18:11> el<18:12>
n<> u<170> t<Named_port_connection> p<171> c<163> l<18:7> el<18:12>
n<> u<171> t<List_of_port_connections> p<172> c<170> l<18:7> el<18:12>
n<> u<172> t<Hierarchical_instance> p<173> c<162> l<17:6> el<18:13>
n<> u<173> t<Module_instantiation> p<174> c<150> l<15:4> el<18:14>
n<> u<174> t<Module_or_generate_item> p<175> c<173> l<15:4> el<18:14>
n<> u<175> t<Non_port_module_item> p<177> c<174> s<176> l<15:4> el<18:14>
n<top> u<176> t<StringConst> p<177> l<19:13> el<19:16>
n<> u<177> t<Module_declaration> p<178> c<85> l<7:1> el<19:16>
n<> u<178> t<Description> p<179> c<177> l<7:1> el<19:16>
n<> u<179> t<Source_text> p<180> c<73> l<1:1> el<19:16>
n<> u<180> t<Top_level_rule> c<1> l<1:1> el<20:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "otp_ctrl_ecc_reg".

[WRN:PA0205] dut.sv:7:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@otp_ctrl_ecc_reg".

[INF:CP0303] dut.sv:7:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:7:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ClogParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ClogParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ClogParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:dut.sv, line:1:1, endln:5:29
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@otp_ctrl_ecc_reg
  |vpiParameter:
  \_parameter: (work@otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:24
    |vpiParent:
    \_module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:dut.sv, line:1:1, endln:5:29
    |UINT:999
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:18
      |vpiParent:
      \_parameter: (work@otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:24
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Depth
    |vpiFullName:work@otp_ctrl_ecc_reg.Depth
  |vpiParameter:
  \_parameter: (work@otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:21
    |vpiParent:
    \_module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:dut.sv, line:1:1, endln:5:29
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:18
      |vpiParent:
      \_parameter: (work@otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:21
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:Aw
    |vpiFullName:work@otp_ctrl_ecc_reg.Aw
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:30
    |vpiParent:
    \_module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:dut.sv, line:1:1, endln:5:29
    |vpiRhs:
    \_constant: , line:2:27, endln:2:30
      |vpiDecompile:999
      |vpiSize:32
      |UINT:999
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:24
  |vpiParamAssign:
  \_param_assign: , line:3:19, endln:3:37
    |vpiParent:
    \_module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:dut.sv, line:1:1, endln:5:29
    |vpiRhs:
    \_sys_func_call: ($clog2), line:3:24, endln:3:37
      |vpiArgument:
      \_ref_obj: (Depth), line:3:31, endln:3:36
        |vpiParent:
        \_sys_func_call: ($clog2), line:3:24, endln:3:37
        |vpiName:Depth
      |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:21
  |vpiDefName:work@otp_ctrl_ecc_reg
  |vpiNet:
  \_logic_net: (work@otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
    |vpiParent:
    \_module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:dut.sv, line:1:1, endln:5:29
    |vpiName:a
    |vpiFullName:work@otp_ctrl_ecc_reg.a
  |vpiPort:
  \_port: (a), line:1:36, endln:1:37
    |vpiParent:
    \_module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:dut.sv, line:1:1, endln:5:29
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:17
    |vpiParent:
    \_module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:dut.sv, line:1:1, endln:5:29
    |vpiRhs:
    \_ref_obj: (work@otp_ctrl_ecc_reg.Aw), line:4:15, endln:4:17
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:17
      |vpiName:Aw
      |vpiFullName:work@otp_ctrl_ecc_reg.Aw
    |vpiLhs:
    \_ref_obj: (work@otp_ctrl_ecc_reg.a), line:4:11, endln:4:12
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:17
      |vpiName:a
      |vpiFullName:work@otp_ctrl_ecc_reg.a
      |vpiActual:
      \_int_var: (work@top.u_otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
        |vpiParent:
        \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
        |vpiTypespec:
        \_int_typespec: , line:1:32, endln:1:35
          |vpiSigned:1
        |vpiName:a
        |vpiFullName:work@top.u_otp_ctrl_ecc_reg.a
        |vpiSigned:1
        |vpiVisibility:1
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.Info), line:12:26, endln:12:30
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiTypespec:
    \_struct_typespec: (part_info_t), line:8:12, endln:8:18
      |vpiParent:
      \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
      |vpiName:part_info_t
      |vpiInstance:
      \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (x), line:9:11, endln:9:12
        |vpiParent:
        \_struct_typespec: (part_info_t), line:8:12, endln:8:18
        |vpiName:x
        |vpiTypespec:
        \_int_typespec: , line:9:7, endln:9:10
          |vpiParent:
          \_typespec_member: (x), line:9:11, endln:9:12
          |vpiSigned:1
        |vpiRefFile:dut.sv
        |vpiRefLineNo:9
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:9
        |vpiRefEndColumnNo:10
    |vpiName:Info
    |vpiFullName:work@top.Info
  |vpiParameter:
  \_parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiTypespec:
    \_int_typespec: , line:13:15, endln:13:18
      |vpiParent:
      \_parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:34
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:NumScrmblBlocks
    |vpiFullName:work@top.NumScrmblBlocks
  |vpiParamAssign:
  \_param_assign: , line:12:26, endln:12:49
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiRhs:
    \_operation: , line:12:33, endln:12:49
      |vpiTypespec:
      \_struct_typespec: (part_info_t), line:8:12, endln:8:18
      |vpiOpType:67
      |vpiOperand:
      \_constant: , line:12:46, endln:12:48
        |vpiParent:
        \_operation: , line:12:33, endln:12:49
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Info), line:12:26, endln:12:30
  |vpiParamAssign:
  \_param_assign: , line:13:19, endln:13:43
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiRhs:
    \_hier_path: (Info.x), line:13:37, endln:13:43
      |vpiName:Info.x
      |vpiActual:
      \_ref_obj: (Info)
        |vpiParent:
        \_hier_path: (Info.x), line:13:37, endln:13:43
        |vpiName:Info
      |vpiActual:
      \_ref_obj: (x)
        |vpiName:x
    |vpiLhs:
    \_parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:34
  |vpiTypedef:
  \_struct_typespec: (part_info_t), line:8:12, endln:8:18
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:7:23, endln:7:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:7:23, endln:7:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:7:23, endln:7:24
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:7:23, endln:7:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiTypespec:
    \_int_typespec: , line:7:19, endln:7:22
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.Info), line:12:26, endln:12:30
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiTypespec:
    \_struct_typespec: (part_info_t), line:8:12, endln:8:18
      |vpiParent:
      \_parameter: (work@top.Info), line:12:26, endln:12:30
      |vpiName:part_info_t
      |vpiInstance:
      \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (x), line:9:11, endln:9:12
        |vpiParent:
        \_struct_typespec: (part_info_t), line:8:12, endln:8:18
        |vpiName:x
        |vpiTypespec:
        \_int_typespec: , line:9:7, endln:9:10
          |vpiParent:
          \_typespec_member: (x), line:9:11, endln:9:12
          |vpiSigned:1
        |vpiRefFile:dut.sv
        |vpiRefLineNo:9
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:9
        |vpiRefEndColumnNo:10
    |vpiName:Info
    |vpiFullName:work@top.Info
  |vpiParameter:
  \_parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiTypespec:
    \_int_typespec: , line:13:15, endln:13:18
      |vpiParent:
      \_parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:34
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:NumScrmblBlocks
    |vpiFullName:work@top.NumScrmblBlocks
  |vpiParamAssign:
  \_param_assign: , line:12:26, endln:12:49
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiRhs:
    \_operation: , line:12:33, endln:12:49
      |vpiTypespec:
      \_struct_typespec: (part_info_t), line:8:12, endln:8:18
      |vpiOpType:67
      |vpiOperand:
      \_constant: , line:12:46, endln:12:48
        |vpiParent:
        \_operation: , line:12:33, endln:12:49
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Info), line:12:26, endln:12:30
  |vpiParamAssign:
  \_param_assign: , line:13:19, endln:13:43
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiRhs:
    \_hier_path: (Info.x), line:13:37, endln:13:43
      |vpiName:Info.x
      |vpiActual:
      \_ref_obj: (Info)
        |vpiParent:
        \_hier_path: (Info.x), line:13:37, endln:13:43
        |vpiName:Info
        |vpiActual:
        \_operation: , line:12:33, endln:12:49
      |vpiActual:
      \_ref_obj: (x)
        |vpiName:x
    |vpiLhs:
    \_parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:34
  |vpiTypedef:
  \_struct_typespec: (part_info_t), line:8:12, endln:8:18
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:7:23, endln:7:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:7:23, endln:7:24
      |vpiParent:
      \_port: (o), line:7:23, endln:7:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:7:23, endln:7:24
    |vpiTypedef:
    \_int_typespec: , line:7:19, endln:7:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
  |vpiModule:
  \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiName:u_otp_ctrl_ecc_reg
    |vpiFullName:work@top.u_otp_ctrl_ecc_reg
    |vpiVariables:
    \_int_var: (work@top.u_otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
    |vpiParameter:
    \_parameter: (work@top.u_otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:24
      |vpiParent:
      \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
      |UINT:999
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18
        |vpiParent:
        \_parameter: (work@top.u_otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:24
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:Depth
      |vpiFullName:work@top.u_otp_ctrl_ecc_reg.Depth
    |vpiParameter:
    \_parameter: (work@top.u_otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:21
      |vpiParent:
      \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
      |vpiTypespec:
      \_int_typespec: , line:3:15, endln:3:18
        |vpiParent:
        \_parameter: (work@top.u_otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:21
        |vpiSigned:1
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:Aw
      |vpiFullName:work@top.u_otp_ctrl_ecc_reg.Aw
    |vpiParamAssign:
    \_param_assign: , line:2:19, endln:2:30
      |vpiParent:
      \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
      |vpiOverriden:1
      |vpiRhs:
      \_hier_path: (Info.x), line:16:15, endln:16:30
        |vpiParent:
        \_sys_func_call: ($clog2), line:3:24, endln:3:37
        |vpiTypespec:
        \_int_typespec: , line:13:15, endln:13:18
        |vpiName:Info.x
        |vpiActual:
        \_ref_obj: (Info)
          |vpiParent:
          \_hier_path: (Info.x), line:16:15, endln:16:30
          |vpiName:Info
          |vpiActual:
          \_operation: , line:12:33, endln:12:49
        |vpiActual:
        \_ref_obj: (x)
          |vpiParent:
          \_hier_path: (Info.x), line:16:15, endln:16:30
          |vpiName:x
      |vpiLhs:
      \_parameter: (work@top.u_otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:24
    |vpiParamAssign:
    \_param_assign: , line:3:19, endln:3:37
      |vpiParent:
      \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
      |vpiRhs:
      \_sys_func_call: ($clog2), line:3:24, endln:3:37
        |vpiArgument:
        \_hier_path: (Info.x), line:3:31, endln:3:36
          |vpiParent:
          \_sys_func_call: ($clog2), line:3:24, endln:3:37
          |vpiTypespec:
          \_int_typespec: , line:13:15, endln:13:18
            |vpiParent:
            \_hier_path: (Info.x), line:3:31, endln:3:36
            |vpiSigned:1
          |vpiName:Info.x
          |vpiActual:
          \_ref_obj: (Info)
            |vpiParent:
            \_hier_path: (Info.x), line:3:31, endln:3:36
            |vpiName:Info
            |vpiActual:
            \_operation: , line:12:33, endln:12:49
          |vpiActual:
          \_ref_obj: (x)
            |vpiParent:
            \_hier_path: (Info.x), line:3:31, endln:3:36
            |vpiName:x
        |vpiName:$clog2
      |vpiLhs:
      \_parameter: (work@top.u_otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:21
    |vpiDefName:work@otp_ctrl_ecc_reg
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:7:1, endln:19:16
    |vpiPort:
    \_port: (a), line:1:36, endln:1:37
      |vpiParent:
      \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
      |vpiName:a
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:18:10, endln:18:11
        |vpiParent:
        \_port: (a), line:1:36, endln:1:37
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_int_var: (work@top.o), line:7:23, endln:7:24
      |vpiLowConn:
      \_ref_obj: (work@top.u_otp_ctrl_ecc_reg.a), line:18:8, endln:18:9
        |vpiParent:
        \_port: (a), line:1:36, endln:1:37
        |vpiName:a
        |vpiFullName:work@top.u_otp_ctrl_ecc_reg.a
        |vpiActual:
        \_int_var: (work@top.u_otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
      |vpiTypedef:
      \_int_typespec: , line:1:32, endln:1:35
        |vpiSigned:1
      |vpiInstance:
      \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
    |vpiContAssign:
    \_cont_assign: , line:4:11, endln:4:17
      |vpiParent:
      \_module: work@otp_ctrl_ecc_reg (work@top.u_otp_ctrl_ecc_reg), file:dut.sv, line:15:4, endln:18:14
      |vpiRhs:
      \_ref_obj: (work@top.u_otp_ctrl_ecc_reg.Aw), line:4:15, endln:4:17
        |vpiParent:
        \_cont_assign: , line:4:11, endln:4:17
        |vpiName:Aw
        |vpiFullName:work@top.u_otp_ctrl_ecc_reg.Aw
        |vpiActual:
        \_sys_func_call: ($clog2), line:3:24, endln:3:37
      |vpiLhs:
      \_ref_obj: (work@top.u_otp_ctrl_ecc_reg.a), line:4:11, endln:4:12
        |vpiParent:
        \_cont_assign: , line:4:11, endln:4:17
        |vpiName:a
        |vpiFullName:work@top.u_otp_ctrl_ecc_reg.a
        |vpiActual:
        \_int_var: (work@top.u_otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ClogParam/dut.sv | ${SURELOG_DIR}/build/regression/ClogParam/roundtrip/dut_000.sv | 11 | 19 | 

