# branch-predictor-layout-in-Ledit
layout was designed in Ledit, the goal was minimizing the area, the extracted netlist of the layout was verified with simulation.

### two-bit branch predictor state machine

![alt text](State_Machine.png)

### two-bit branch predictor digital circuit

![alt text](Circuit.png)

### Not Gate layout

![alt text](NOT.PNG)

### NAND Gate layout

![alt text](NAND.PNG)

### XOR Gate layout

![alt text](XOR.PNG)

### DFF layout

![alt text](DFF.PNG)










