*******************************************************************************************
Positive edge triggered D Flipflop (with Active high Reset) - behavioural model
*******************************************************************************************


module d_flipflop_rst_bh (q,d,rst,clk);

input d, rst, clk;
output reg q;

always@ (posedge clk or posedge rst)
	if (rst)
		q <= 1â€™b0;
	else
		q <= d;

endmodule
