$date
	Wed Jun 18 19:06:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module behav $end
$var wire 1 & clk $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var wire 1 " qbar $end
$var reg 1 ) q $end
$upscope $end
$scope task pulse_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
1"
0!
$end
#10
1#
1&
#20
1%
1(
0#
0&
#30
1#
1&
#40
0%
0(
1$
1'
0#
0&
#50
0"
1)
1!
1#
1&
#60
1%
1(
0#
0&
#70
1"
0)
0!
1#
1&
#80
0#
0&
