{"Source Block": ["hdl/library/util_pack/util_upack2/util_upack2.v@219:238@HdlStmAssign", "  .s_axis_valid (s_axis_valid),\n  .s_axis_ready (s_axis_ready),\n  .s_axis_data (s_axis_data)\n);\n\nassign enable_s = {\n  enable_63,enable_62,enable_61,enable_60,enable_59,enable_58,enable_57,enable_56,\n  enable_55,enable_54,enable_53,enable_52,enable_51,enable_50,enable_49,enable_48,\n  enable_47,enable_46,enable_45,enable_44,enable_43,enable_42,enable_41,enable_40,\n  enable_39,enable_38,enable_37,enable_36,enable_35,enable_34,enable_33,enable_32,\n  enable_31,enable_30,enable_29,enable_28,enable_27,enable_26,enable_25,enable_24,\n  enable_23,enable_22,enable_21,enable_20,enable_19,enable_18,enable_17,enable_16,\n  enable_15,enable_14,enable_13,enable_12,enable_11,enable_10,enable_9,enable_8,\n  enable_7,enable_6,enable_5,enable_4,enable_3,enable_2,enable_1,enable_0\n};\n\nassign fifo_rd_data_s = {{(64-NUM_OF_CHANNELS)*CHANNEL_DATA_WIDTH{1'b0}},fifo_rd_data};\n\nassign fifo_rd_data_0 = fifo_rd_data_s[CHANNEL_DATA_WIDTH*0+:CHANNEL_DATA_WIDTH];\nassign fifo_rd_data_1 = fifo_rd_data_s[CHANNEL_DATA_WIDTH*1+:CHANNEL_DATA_WIDTH];\n"], "Clone Blocks": [["hdl/library/util_pack/util_cpack2/util_cpack2.v@199:218", "wire [REAL_NUM_OF_CHANNELS-1:0] enable;\nwire [63:0] enable_s;\nwire [CHANNEL_DATA_WIDTH*REAL_NUM_OF_CHANNELS-1:0] fifo_wr_data;\nwire [CHANNEL_DATA_WIDTH*64-1:0] fifo_wr_data_s;\n\nassign enable_s = {\n  enable_63,enable_62,enable_61,enable_60,enable_59,enable_58,enable_57,enable_56,\n  enable_55,enable_54,enable_53,enable_52,enable_51,enable_50,enable_49,enable_48,\n  enable_47,enable_46,enable_45,enable_44,enable_43,enable_42,enable_41,enable_40,\n  enable_39,enable_38,enable_37,enable_36,enable_35,enable_34,enable_33,enable_32,\n  enable_31,enable_30,enable_29,enable_28,enable_27,enable_26,enable_25,enable_24,\n  enable_23,enable_22,enable_21,enable_20,enable_19,enable_18,enable_17,enable_16,\n\tenable_15,enable_14,enable_13,enable_12,enable_11,enable_10,enable_9,enable_8,\n\tenable_7,enable_6,enable_5,enable_4,enable_3,enable_2,enable_1,enable_0\n};\nassign enable = enable_s[REAL_NUM_OF_CHANNELS-1:0];\n\nassign fifo_wr_data_s[CHANNEL_DATA_WIDTH*0+:CHANNEL_DATA_WIDTH] = fifo_wr_data_0;\nassign fifo_wr_data_s[CHANNEL_DATA_WIDTH*1+:CHANNEL_DATA_WIDTH] = fifo_wr_data_1;\nassign fifo_wr_data_s[CHANNEL_DATA_WIDTH*2+:CHANNEL_DATA_WIDTH] = fifo_wr_data_2;\n"]], "Diff Content": {"Delete": [[224, "assign enable_s = {\n"], [225, "  enable_63,enable_62,enable_61,enable_60,enable_59,enable_58,enable_57,enable_56,\n"], [226, "  enable_55,enable_54,enable_53,enable_52,enable_51,enable_50,enable_49,enable_48,\n"], [227, "  enable_47,enable_46,enable_45,enable_44,enable_43,enable_42,enable_41,enable_40,\n"], [228, "  enable_39,enable_38,enable_37,enable_36,enable_35,enable_34,enable_33,enable_32,\n"], [229, "  enable_31,enable_30,enable_29,enable_28,enable_27,enable_26,enable_25,enable_24,\n"], [230, "  enable_23,enable_22,enable_21,enable_20,enable_19,enable_18,enable_17,enable_16,\n"], [231, "  enable_15,enable_14,enable_13,enable_12,enable_11,enable_10,enable_9,enable_8,\n"], [232, "  enable_7,enable_6,enable_5,enable_4,enable_3,enable_2,enable_1,enable_0\n"], [233, "};\n"]], "Add": [[233, "  assign enable_s = {\n"], [233, "    enable_63,enable_62,enable_61,enable_60,enable_59,enable_58,enable_57,enable_56,\n"], [233, "    enable_55,enable_54,enable_53,enable_52,enable_51,enable_50,enable_49,enable_48,\n"], [233, "    enable_47,enable_46,enable_45,enable_44,enable_43,enable_42,enable_41,enable_40,\n"], [233, "    enable_39,enable_38,enable_37,enable_36,enable_35,enable_34,enable_33,enable_32,\n"], [233, "    enable_31,enable_30,enable_29,enable_28,enable_27,enable_26,enable_25,enable_24,\n"], [233, "    enable_23,enable_22,enable_21,enable_20,enable_19,enable_18,enable_17,enable_16,\n"], [233, "    enable_15,enable_14,enable_13,enable_12,enable_11,enable_10,enable_9,enable_8,\n"], [233, "    enable_7,enable_6,enable_5,enable_4,enable_3,enable_2,enable_1,enable_0\n"], [233, "  };\n"]]}}