-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Sun Aug 13 18:11:45 2023
-- Host        : minihost running 64-bit Arch Linux
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mariver_soc_bd_vga_controller_0_0_sim_netlist.vhdl
-- Design      : mariver_soc_bd_vga_controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tfbg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0\ : entity is "bindec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => wea(0),
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wea(0),
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0_1\ is
  port (
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0_1\ : entity is "bindec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0_1\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addrb(0),
      I1 => enb,
      O => enb_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enb,
      I1 => addrb(0),
      O => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1\ is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1\ : entity is "bindec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => wea(0),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => wea(0),
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => wea(0),
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1_0\ is
  port (
    enb_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1_0\ : entity is "bindec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1_0\ is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => enb,
      I1 => addrb(0),
      I2 => addrb(1),
      O => enb_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(0),
      I2 => enb,
      O => enb_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(0),
      I1 => enb,
      I2 => addrb(1),
      O => enb_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  port (
    \^doutb\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkb : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_char_line_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \doutb[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \doutb[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \doutb[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \doutb[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \doutb[7]_INST_0\ : label is "soft_lutpair3";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUTB(0),
      I1 => sel_pipe_d1(2),
      I2 => \vga_char_line_reg[0]\(0),
      O => \^doutb\(0)
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vga_char_line_reg[1]\(0),
      I1 => sel_pipe_d1(2),
      I2 => \vga_char_line_reg[1]_0\(0),
      O => \^doutb\(1)
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vga_char_line_reg[2]\(0),
      I1 => sel_pipe_d1(2),
      I2 => \vga_char_line_reg[2]_0\(0),
      O => \^doutb\(2)
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vga_char_line_reg[3]\(0),
      I1 => sel_pipe_d1(2),
      I2 => \vga_char_line_reg[3]_0\(0),
      O => \^doutb\(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vga_char_line_reg[4]\(0),
      I1 => sel_pipe_d1(2),
      I2 => \vga_char_line_reg[4]_0\(0),
      O => \^doutb\(4)
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vga_char_line_reg[5]\(0),
      I1 => sel_pipe_d1(2),
      I2 => \vga_char_line_reg[5]_0\(0),
      O => \^doutb\(5)
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vga_char_line_reg[6]\(0),
      I1 => sel_pipe_d1(2),
      I2 => \vga_char_line_reg[6]_0\(0),
      O => \^doutb\(6)
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vga_char_line_reg[7]\(0),
      I1 => sel_pipe_d1(2),
      I2 => \vga_char_line_reg[7]_0\(0),
      O => \^doutb\(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized2\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkb : in STD_LOGIC;
    doutb_array : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized2\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized2\ is
  signal sel_pipe : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[0]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \doutb[1]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \doutb[2]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \doutb[3]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \doutb[4]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \doutb[5]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \doutb[6]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \doutb[7]_INST_0\ : label is "soft_lutpair7";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb_array(8),
      I1 => sel_pipe_d1,
      I2 => doutb_array(0),
      O => doutb(0)
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb_array(9),
      I1 => sel_pipe_d1,
      I2 => doutb_array(1),
      O => doutb(1)
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb_array(10),
      I1 => sel_pipe_d1,
      I2 => doutb_array(2),
      O => doutb(2)
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb_array(11),
      I1 => sel_pipe_d1,
      I2 => doutb_array(3),
      O => doutb(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb_array(12),
      I1 => sel_pipe_d1,
      I2 => doutb_array(4),
      O => doutb(4)
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb_array(13),
      I1 => sel_pipe_d1,
      I2 => doutb_array(5),
      O => doutb(5)
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb_array(14),
      I1 => sel_pipe_d1,
      I2 => doutb_array(6),
      O => doutb(6)
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb_array(15),
      I1 => sel_pipe_d1,
      I2 => doutb_array(7),
      O => doutb(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe,
      Q => sel_pipe_d1,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized4\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clkb : in STD_LOGIC;
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_pixel_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_pixel_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vga_pixel_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vga_pixel_reg[14]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vga_pixel_reg[14]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vga_pixel_reg[14]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized4\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized4\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\doutb[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \vga_pixel_reg[14]\(3),
      I2 => \vga_pixel_reg[14]_0\(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[14]_1\(3),
      O => doutb(3)
    );
\doutb[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \vga_pixel_reg[14]\(4),
      I2 => \vga_pixel_reg[14]_0\(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[14]_1\(4),
      O => doutb(4)
    );
\doutb[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \vga_pixel_reg[14]\(5),
      I2 => \vga_pixel_reg[14]_0\(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[14]_1\(5),
      O => doutb(5)
    );
\doutb[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \vga_pixel_reg[14]\(6),
      I2 => \vga_pixel_reg[14]_0\(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[14]_1\(6),
      O => doutb(6)
    );
\doutb[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \vga_pixel_reg[14]\(7),
      I2 => \vga_pixel_reg[14]_0\(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[14]_1\(7),
      O => doutb(7)
    );
\doutb[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \vga_pixel_reg[15]\(0),
      I2 => \vga_pixel_reg[15]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[15]_1\(0),
      O => doutb(8)
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \vga_pixel_reg[14]\(0),
      I2 => \vga_pixel_reg[14]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[14]_1\(0),
      O => doutb(0)
    );
\doutb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \vga_pixel_reg[14]\(1),
      I2 => \vga_pixel_reg[14]_0\(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[14]_1\(1),
      O => doutb(1)
    );
\doutb[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \vga_pixel_reg[14]\(2),
      I2 => \vga_pixel_reg[14]_0\(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \vga_pixel_reg[14]_1\(2),
      O => doutb(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => addrb(13 downto 0),
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => wea(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => enb,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal cascadelata_tmp : STD_LOGIC;
  signal cascadelatb_tmp : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => cascadelata_tmp,
      CASCADEOUTB => cascadelatb_tmp,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => cascadelata_tmp,
      CASCADEINB => cascadelatb_tmp,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000001810001018181818181800000000000000000000000000000000000000",
      INIT_11 => X"00000024247E242424FE2468000000000000000000000000002424242C000000",
      INIT_12 => X"0000006392946808102E694B860000000008083E484868381612167C10000000",
      INIT_13 => X"00000000000000000018181818000000000000FE6273524E1C26263C00000000",
      INIT_14 => X"0408181030202020301010080400000020301808080C0C0C0C08181020000000",
      INIT_15 => X"000000181818FE181818000000000000000000000000001056382C5010000000",
      INIT_16 => X"0000000000003C000000000000000000000C1018180000000000000000000000",
      INIT_17 => X"0000020404080810103020604000000000000018180000000000000000000000",
      INIT_18 => X"0000007E1010101010121E18000000000000003C6642CEDAE242663C00000000",
      INIT_19 => X"0000003E6040403C2060603E000000000000007E040810206060623C00000000",
      INIT_1A => X"0000003E6040407E0606067E000000000000002020FF22262428383000000000",
      INIT_1B => X"0000000C081810302060407E000000000000003C4642426E12060C7800000000",
      INIT_1C => X"0000001E204058664242663C000000000000003C424266386C42463C00000000",
      INIT_1D => X"000C101818000000181800000000000000000018180000001818000000000000",
      INIT_1E => X"00000000007E007E0000000000000000000000603008060C1820000000000000",
      INIT_1F => X"0000000808000818606060380C0000000000000408306020180C000000000000",
      INIT_20 => X"00000083C27E4664242C3818000000003C020329F5A5A5ADBB82824438000000",
      INIT_21 => X"0000007C0602020202020478000000000000003E4242423E6242623E00000000",
      INIT_22 => X"0000007E0606067E0606067E000000000000001E6242C2C2C242623E00000000",
      INIT_23 => X"0000007C464242730202067800000000000000060606067E0606067E00000000",
      INIT_24 => X"0000007E181818181818187E00000000000000424242427E4242424200000000",
      INIT_25 => X"0000004222321A0E0A122242000000000000001E222020202020203E00000000",
      INIT_26 => X"000000838383DADAFAE66646000000000000007C040404040404040400000000",
      INIT_27 => X"0000003C46C2C3C3C3C2463C00000000000000626272525A4A4E464600000000",
      INIT_28 => X"00F0183C46C2C3C3C3C2463C000000000000000202021E624242623E00000000",
      INIT_29 => X"0000003E404060380602067C00000000000000466626363E6646663E00000000",
      INIT_2A => X"0000003C4642424242424242000000000000001818181818181818FE00000000",
      INIT_2B => X"00000066666EDADA928283830000000000000018382C24644642C28300000000",
      INIT_2C => X"00000018181818382C66428300000000000000C366243818182C66C200000000",
      INIT_2D => X"380808080808080808080808380000000000007E060408183020407E00000000",
      INIT_2E => X"3C30303030303030303030303C00000000004060203010100808040402000000",
      INIT_2F => X"FF00000000000000000000000000000000000000000000004624381800000000",
      INIT_30 => X"0000005E62427C40603C00000000000000000000000000000000000804000000",
      INIT_31 => X"0000007C0406020604780000000000000000003E42424242463A020202000000",
      INIT_32 => X"0000007C06027E42463C0000000000000000005C66424242467C404040000000",
      INIT_33 => X"3C42C27C021A664266FC00000000000000000008080808087E080818F0000000",
      INIT_34 => X"0000007E10101010101E0018180000000000004242424242463A020202000000",
      INIT_35 => X"0000004626160E1E36460606060000001E30202020202020203E003020000000",
      INIT_36 => X"000000D2D2D2D2D2D26E0000000000000000007E10101010101010101E000000",
      INIT_37 => X"0000003C4642C242463C0000000000000000004242424242463A000000000000",
      INIT_38 => X"4040405C66424242467C0000000000000202023E42424242463A000000000000",
      INIT_39 => X"0000003E40603C04047C00000000000000000006060606C64E76000000000000",
      INIT_3A => X"0000005C6642424242420000000000000000007808080808087F080800000000",
      INIT_3B => X"00000066667A5ADA838300000000000000000018182C246642C2000000000000",
      INIT_3C => X"070C1818382C246642C200000000000000000046643818386446000000000000",
      INIT_3D => X"7018080808080E0C08080818700000000000007E04081830607E000000000000",
      INIT_3E => X"0C18101010107030101010180C00000010101010101010101010101010100000",
      INIT_3F => X"0000001F11111111111111111F000000000000000060D28E0000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb => enb,
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb => enb,
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      enb => enb,
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      enb => enb,
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      enb => enb,
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\ : STD_LOGIC;
  signal ram_doutb : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal ram_enb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(16),
      I1 => wea(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(16),
      I1 => wea(0),
      O => ram_ena
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addrb(16),
      I1 => enb,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addrb(16),
      I1 => enb,
      O => ram_enb
    );
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\
     port map (
      DOUTB(0) => \ramloop[1].ram.r_n_0\,
      addrb(0) => addrb(16),
      clkb => clkb,
      \^doutb\(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      \vga_char_line_reg[0]\(0) => ram_doutb,
      \vga_char_line_reg[1]\(0) => \ramloop[3].ram.r_n_0\,
      \vga_char_line_reg[1]_0\(0) => \ramloop[2].ram.r_n_0\,
      \vga_char_line_reg[2]\(0) => \ramloop[5].ram.r_n_0\,
      \vga_char_line_reg[2]_0\(0) => \ramloop[4].ram.r_n_0\,
      \vga_char_line_reg[3]\(0) => \ramloop[7].ram.r_n_0\,
      \vga_char_line_reg[3]_0\(0) => \ramloop[6].ram.r_n_0\,
      \vga_char_line_reg[4]\(0) => \ramloop[9].ram.r_n_0\,
      \vga_char_line_reg[4]_0\(0) => \ramloop[8].ram.r_n_0\,
      \vga_char_line_reg[5]\(0) => \ramloop[11].ram.r_n_0\,
      \vga_char_line_reg[5]_0\(0) => \ramloop[10].ram.r_n_0\,
      \vga_char_line_reg[6]\(0) => \ramloop[13].ram.r_n_0\,
      \vga_char_line_reg[6]_0\(0) => \ramloop[12].ram.r_n_0\,
      \vga_char_line_reg[7]\(0) => \ramloop[15].ram.r_n_0\,
      \vga_char_line_reg[7]_0\(0) => \ramloop[14].ram.r_n_0\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      DOUTB(0) => ram_doutb,
      ENA => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENB => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => enb
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      DOUTB(0) => \ramloop[10].ram.r_n_0\,
      ENA => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENB => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(5),
      \^enb\ => enb
    );
\ramloop[11].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\
     port map (
      DOUTB(0) => \ramloop[11].ram.r_n_0\,
      ENA => ram_ena,
      ENB => ram_enb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(5),
      \^enb\ => enb
    );
\ramloop[12].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\
     port map (
      DOUTB(0) => \ramloop[12].ram.r_n_0\,
      ENA => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENB => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(6),
      \^enb\ => enb
    );
\ramloop[13].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\
     port map (
      DOUTB(0) => \ramloop[13].ram.r_n_0\,
      ENA => ram_ena,
      ENB => ram_enb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(6),
      \^enb\ => enb
    );
\ramloop[14].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\
     port map (
      DOUTB(0) => \ramloop[14].ram.r_n_0\,
      ENA => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENB => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(7),
      \^enb\ => enb
    );
\ramloop[15].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\
     port map (
      DOUTB(0) => \ramloop[15].ram.r_n_0\,
      ENA => ram_ena,
      ENB => ram_enb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(7),
      \^enb\ => enb
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTB(0) => \ramloop[1].ram.r_n_0\,
      ENA => ram_ena,
      ENB => ram_enb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => enb
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTB(0) => \ramloop[2].ram.r_n_0\,
      ENA => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENB => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      \^enb\ => enb
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTB(0) => \ramloop[3].ram.r_n_0\,
      ENA => ram_ena,
      ENB => ram_enb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      \^enb\ => enb
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOUTB(0) => \ramloop[4].ram.r_n_0\,
      ENA => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENB => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      \^enb\ => enb
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOUTB(0) => \ramloop[5].ram.r_n_0\,
      ENA => ram_ena,
      ENB => ram_enb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      \^enb\ => enb
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTB(0) => \ramloop[6].ram.r_n_0\,
      ENA => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENB => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(3),
      \^enb\ => enb
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      DOUTB(0) => \ramloop[7].ram.r_n_0\,
      ENA => ram_ena,
      ENB => ram_enb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(3),
      \^enb\ => enb
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      DOUTB(0) => \ramloop[8].ram.r_n_0\,
      ENA => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENB => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(4),
      \^enb\ => enb
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      DOUTB(0) => \ramloop[9].ram.r_n_0\,
      ENA => ram_ena,
      ENB => ram_enb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(4),
      \^enb\ => enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
  signal doutb_array : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal enb_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0\
     port map (
      addra(0) => addra(12),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      wea(0) => wea(0)
    );
\bindec_b.bindec_inst_b\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized0_1\
     port map (
      addrb(0) => addrb(12),
      enb => enb,
      enb_array(1 downto 0) => enb_array(1 downto 0)
    );
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized2\
     port map (
      addrb(0) => addrb(12),
      clkb => clkb,
      doutb(7 downto 0) => doutb(7 downto 0),
      doutb_array(15 downto 0) => doutb_array(15 downto 0),
      enb => enb
    );
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena_array(0) => ena_array(0),
      enb => enb,
      enb_array(0) => enb_array(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(15 downto 8),
      ena_array(0) => ena_array(1),
      enb => enb,
      enb_array(0) => enb_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ is
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal enb_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena_array(2 downto 0) => ena_array(2 downto 0),
      wea(0) => wea(0)
    );
\bindec_b.bindec_inst_b\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec__parameterized1_0\
     port map (
      addrb(1 downto 0) => addrb(13 downto 12),
      enb => enb,
      enb_array(2 downto 0) => enb_array(2 downto 0)
    );
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized4\
     port map (
      DOBDO(7) => \ramloop[6].ram.r_n_0\,
      DOBDO(6) => \ramloop[6].ram.r_n_1\,
      DOBDO(5) => \ramloop[6].ram.r_n_2\,
      DOBDO(4) => \ramloop[6].ram.r_n_3\,
      DOBDO(3) => \ramloop[6].ram.r_n_4\,
      DOBDO(2) => \ramloop[6].ram.r_n_5\,
      DOBDO(1) => \ramloop[6].ram.r_n_6\,
      DOBDO(0) => \ramloop[6].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[6].ram.r_n_8\,
      addrb(1 downto 0) => addrb(13 downto 12),
      clkb => clkb,
      doutb(8 downto 0) => doutb(15 downto 7),
      enb => enb,
      \vga_pixel_reg[14]\(7) => \ramloop[7].ram.r_n_0\,
      \vga_pixel_reg[14]\(6) => \ramloop[7].ram.r_n_1\,
      \vga_pixel_reg[14]\(5) => \ramloop[7].ram.r_n_2\,
      \vga_pixel_reg[14]\(4) => \ramloop[7].ram.r_n_3\,
      \vga_pixel_reg[14]\(3) => \ramloop[7].ram.r_n_4\,
      \vga_pixel_reg[14]\(2) => \ramloop[7].ram.r_n_5\,
      \vga_pixel_reg[14]\(1) => \ramloop[7].ram.r_n_6\,
      \vga_pixel_reg[14]\(0) => \ramloop[7].ram.r_n_7\,
      \vga_pixel_reg[14]_0\(7) => \ramloop[4].ram.r_n_0\,
      \vga_pixel_reg[14]_0\(6) => \ramloop[4].ram.r_n_1\,
      \vga_pixel_reg[14]_0\(5) => \ramloop[4].ram.r_n_2\,
      \vga_pixel_reg[14]_0\(4) => \ramloop[4].ram.r_n_3\,
      \vga_pixel_reg[14]_0\(3) => \ramloop[4].ram.r_n_4\,
      \vga_pixel_reg[14]_0\(2) => \ramloop[4].ram.r_n_5\,
      \vga_pixel_reg[14]_0\(1) => \ramloop[4].ram.r_n_6\,
      \vga_pixel_reg[14]_0\(0) => \ramloop[4].ram.r_n_7\,
      \vga_pixel_reg[14]_1\(7) => \ramloop[5].ram.r_n_0\,
      \vga_pixel_reg[14]_1\(6) => \ramloop[5].ram.r_n_1\,
      \vga_pixel_reg[14]_1\(5) => \ramloop[5].ram.r_n_2\,
      \vga_pixel_reg[14]_1\(4) => \ramloop[5].ram.r_n_3\,
      \vga_pixel_reg[14]_1\(3) => \ramloop[5].ram.r_n_4\,
      \vga_pixel_reg[14]_1\(2) => \ramloop[5].ram.r_n_5\,
      \vga_pixel_reg[14]_1\(1) => \ramloop[5].ram.r_n_6\,
      \vga_pixel_reg[14]_1\(0) => \ramloop[5].ram.r_n_7\,
      \vga_pixel_reg[15]\(0) => \ramloop[7].ram.r_n_8\,
      \vga_pixel_reg[15]_0\(0) => \ramloop[4].ram.r_n_8\,
      \vga_pixel_reg[15]_1\(0) => \ramloop[5].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(2 downto 1),
      doutb(1 downto 0) => doutb(2 downto 1),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(4 downto 3),
      doutb(1 downto 0) => doutb(4 downto 3),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(6 downto 5),
      doutb(1 downto 0) => doutb(6 downto 5),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena_array(0) => ena_array(0),
      enb => enb,
      enb_array(0) => enb_array(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena_array(0) => ena_array(1),
      enb => enb,
      enb_array(0) => enb_array(1)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized23\
     port map (
      DOBDO(7) => \ramloop[6].ram.r_n_0\,
      DOBDO(6) => \ramloop[6].ram.r_n_1\,
      DOBDO(5) => \ramloop[6].ram.r_n_2\,
      DOBDO(4) => \ramloop[6].ram.r_n_3\,
      DOBDO(3) => \ramloop[6].ram.r_n_4\,
      DOBDO(2) => \ramloop[6].ram.r_n_5\,
      DOBDO(1) => \ramloop[6].ram.r_n_6\,
      DOBDO(0) => \ramloop[6].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena_array(0) => ena_array(2),
      enb => enb,
      enb_array(0) => enb_array(2)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(15 downto 0) => dina(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_4_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_4_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(15 downto 0) => dina(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_4_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "32";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     33.312202 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "vga_textbuf_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 131072;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 131072;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 131072;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 131072;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "Estimated Power for IP     :     4.53475 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "vga_textcolor_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ : entity is "blk_mem_gen_v8_4_4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "Estimated Power for IP     :     19.908848 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "vga_linebuf_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ : entity is "blk_mem_gen_v8_4_4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(15 downto 0) => dina(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "vga_asciifront_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "vga_asciifront_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ : entity is "blk_mem_gen_v8_4_4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_asciifront_rom is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_asciifront_rom : entity is "vga_asciifront_rom,blk_mem_gen_v8_4_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_asciifront_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_asciifront_rom : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_asciifront_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_asciifront_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "vga_asciifront_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "vga_asciifront_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_linebuf_ram is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_linebuf_ram : entity is "vga_linebuf_ram,blk_mem_gen_v8_4_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_linebuf_ram : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_linebuf_ram : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_linebuf_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_linebuf_ram is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     19.908848 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "vga_linebuf_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_PARAMETER of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => NLW_U0_douta_UNCONNECTED(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textbuf_ram is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textbuf_ram : entity is "vga_textbuf_ram,blk_mem_gen_v8_4_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textbuf_ram : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textbuf_ram : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textbuf_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textbuf_ram is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "32";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     33.312202 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "vga_textbuf_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 131072;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 131072;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 131072;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 131072;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_PARAMETER of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => NLW_U0_douta_UNCONNECTED(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textcolor_ram is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textcolor_ram : entity is "vga_textcolor_ram,blk_mem_gen_v8_4_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textcolor_ram : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textcolor_ram : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textcolor_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textcolor_ram is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.53475 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "vga_textcolor_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_PARAMETER of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4__parameterized1\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => NLW_U0_douta_UNCONNECTED(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller_new is
  port (
    dma_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_arready : out STD_LOGIC;
    s_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_bvalid : out STD_LOGIC;
    s_wready : out STD_LOGIC;
    s_rlast : out STD_LOGIC;
    vga_hsync : out STD_LOGIC;
    vga_vsync : out STD_LOGIC;
    vga_b : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_rready : out STD_LOGIC;
    dma_arvalid : out STD_LOGIC;
    dma_rvalid : in STD_LOGIC;
    clk : in STD_LOGIC;
    clk_44_9 : in STD_LOGIC;
    s_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_arvalid : in STD_LOGIC;
    resetn : in STD_LOGIC;
    s_awvalid : in STD_LOGIC;
    s_bready : in STD_LOGIC;
    s_wlast : in STD_LOGIC;
    s_wvalid : in STD_LOGIC;
    s_rready : in STD_LOGIC;
    s_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_arready : in STD_LOGIC;
    dma_rlast : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller_new;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller_new is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal asciifont_raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal asciifont_rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bitchar : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bitchar[31]_i_1_n_0\ : STD_LOGIC;
  signal bitchar_pos_reg0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal bitchar_pos_reg02_in : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal \bitchar_pos_reg0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \bitchar_pos_reg0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \bitchar_pos_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \bitchar_pos_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[10]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[11]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[12]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[13]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[14]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[15]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[16]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[17]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[18]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[19]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[20]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[21]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[22]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[23]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[24]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[25]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[26]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[27]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[28]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[29]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[30]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[31]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[4]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[5]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[6]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[7]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[8]\ : STD_LOGIC;
  signal \bitchar_reg_n_0_[9]\ : STD_LOGIC;
  signal bottom_lim_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cached_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \cached_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal \cached_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \cached_id[1]_i_1_n_0\ : STD_LOGIC;
  signal \cached_id[2]_i_1_n_0\ : STD_LOGIC;
  signal \cached_id[3]_i_1_n_0\ : STD_LOGIC;
  signal \cached_id[4]_i_1_n_0\ : STD_LOGIC;
  signal \cached_id[5]_i_1_n_0\ : STD_LOGIC;
  signal \cached_id[5]_i_2_n_0\ : STD_LOGIC;
  signal cached_rd : STD_LOGIC;
  signal cached_rdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cached_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \cached_rdata__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \cached_rdata_flag[0]_i_1_n_0\ : STD_LOGIC;
  signal \cached_rdata_flag[1]_i_1_n_0\ : STD_LOGIC;
  signal \cached_rdata_flag_reg_n_0_[1]\ : STD_LOGIC;
  signal cached_wdata : STD_LOGIC;
  signal \cached_wdata_reg_n_0_[7]\ : STD_LOGIC;
  signal charpos_x_reg0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \charpos_x_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \charpos_x_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \charpos_x_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \charpos_x_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \charpos_x_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \charpos_x_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \charpos_x_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \charpos_x_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \charpos_x_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal charpos_y_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cur_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cur_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \cur_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \cur_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \cur_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \cur_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \cur_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \cur_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \cur_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \cur_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \cur_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \cur_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \cur_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \cur_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \cur_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \cur_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \cur_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \cur_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \cur_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \cur_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \cur_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \cur_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \cur_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \cur_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \cur_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \cur_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \cur_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \cur_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \cur_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \cur_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \cur_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \cur_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \cur_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \cur_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \cur_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \cur_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \cur_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \cur_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \cur_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \cur_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \cur_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \cur_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \cur_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \cur_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \cur_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \cur_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \cur_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \cur_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \cur_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal \cur_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \cur_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \cur_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \cur_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \cur_cnt0_carry__6_n_7\ : STD_LOGIC;
  signal cur_cnt0_carry_n_0 : STD_LOGIC;
  signal cur_cnt0_carry_n_1 : STD_LOGIC;
  signal cur_cnt0_carry_n_2 : STD_LOGIC;
  signal cur_cnt0_carry_n_3 : STD_LOGIC;
  signal cur_cnt0_carry_n_4 : STD_LOGIC;
  signal cur_cnt0_carry_n_5 : STD_LOGIC;
  signal cur_cnt0_carry_n_6 : STD_LOGIC;
  signal cur_cnt0_carry_n_7 : STD_LOGIC;
  signal \cur_cnt[31]_i_2_n_0\ : STD_LOGIC;
  signal \cur_cnt[31]_i_3_n_0\ : STD_LOGIC;
  signal \cur_cnt[31]_i_4_n_0\ : STD_LOGIC;
  signal \cur_cnt[31]_i_5_n_0\ : STD_LOGIC;
  signal \cur_cnt[31]_i_6_n_0\ : STD_LOGIC;
  signal \cur_cnt[31]_i_7_n_0\ : STD_LOGIC;
  signal \cur_cnt[31]_i_8_n_0\ : STD_LOGIC;
  signal \cur_cnt[31]_i_9_n_0\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal cur_disable_reg : STD_LOGIC;
  signal cur_disable_reg1_out : STD_LOGIC;
  signal cur_i_1_n_0 : STD_LOGIC;
  signal cur_reg_n_0 : STD_LOGIC;
  signal \curpos_x_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \curpos_x_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \curpos_x_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \curpos_x_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \curpos_x_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \curpos_x_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \curpos_x_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \curpos_x_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal curpos_y_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \dma_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^dma_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dma_arvalid\ : STD_LOGIC;
  signal dma_arvalid315_in : STD_LOGIC;
  signal \dma_arvalid3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_n_1\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_n_2\ : STD_LOGIC;
  signal \dma_arvalid3_carry__0_n_3\ : STD_LOGIC;
  signal dma_arvalid3_carry_i_1_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_i_2_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_i_3_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_i_4_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_i_5_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_i_6_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_i_7_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_i_8_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_n_0 : STD_LOGIC;
  signal dma_arvalid3_carry_n_1 : STD_LOGIC;
  signal dma_arvalid3_carry_n_2 : STD_LOGIC;
  signal dma_arvalid3_carry_n_3 : STD_LOGIC;
  signal dma_arvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal dma_arvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal dma_buf_free_cnt : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal \dma_buf_free_cnt_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__0_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__0_n_1\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__0_n_2\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__0_n_3\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__1_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__1_n_1\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__1_n_2\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__1_n_3\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \dma_buf_free_cnt_carry__2_n_3\ : STD_LOGIC;
  signal dma_buf_free_cnt_carry_i_1_n_0 : STD_LOGIC;
  signal dma_buf_free_cnt_carry_i_2_n_0 : STD_LOGIC;
  signal dma_buf_free_cnt_carry_i_3_n_0 : STD_LOGIC;
  signal dma_buf_free_cnt_carry_i_4_n_0 : STD_LOGIC;
  signal dma_buf_free_cnt_carry_n_0 : STD_LOGIC;
  signal dma_buf_free_cnt_carry_n_1 : STD_LOGIC;
  signal dma_buf_free_cnt_carry_n_2 : STD_LOGIC;
  signal dma_buf_free_cnt_carry_n_3 : STD_LOGIC;
  signal dma_buf_head_t : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal dma_buf_head_t_t : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \dma_buf_tail[0]_i_3_n_0\ : STD_LOGIC;
  signal dma_buf_tail_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \dma_buf_tail_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_buf_tail_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_buf_tail_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_buf_tail_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_buf_tail_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_buf_tail_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_buf_tail_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_buf_tail_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \dma_buf_tail_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_buf_tail_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_buf_tail_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_buf_tail_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_buf_tail_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_buf_tail_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_buf_tail_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_buf_tail_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_buf_tail_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_buf_tail_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_buf_tail_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_buf_tail_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_buf_tail_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_buf_tail_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_buf_tail_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_buf_tail_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_buf_tail_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_buf_tail_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_buf_tail_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \dma_current_addr[11]_i_2_n_0\ : STD_LOGIC;
  signal \dma_current_addr[11]_i_3_n_0\ : STD_LOGIC;
  signal \dma_current_addr[11]_i_4_n_0\ : STD_LOGIC;
  signal \dma_current_addr[11]_i_5_n_0\ : STD_LOGIC;
  signal \dma_current_addr[15]_i_2_n_0\ : STD_LOGIC;
  signal \dma_current_addr[15]_i_3_n_0\ : STD_LOGIC;
  signal \dma_current_addr[15]_i_4_n_0\ : STD_LOGIC;
  signal \dma_current_addr[15]_i_5_n_0\ : STD_LOGIC;
  signal \dma_current_addr[19]_i_2_n_0\ : STD_LOGIC;
  signal \dma_current_addr[19]_i_3_n_0\ : STD_LOGIC;
  signal \dma_current_addr[19]_i_4_n_0\ : STD_LOGIC;
  signal \dma_current_addr[19]_i_5_n_0\ : STD_LOGIC;
  signal \dma_current_addr[23]_i_2_n_0\ : STD_LOGIC;
  signal \dma_current_addr[23]_i_3_n_0\ : STD_LOGIC;
  signal \dma_current_addr[23]_i_4_n_0\ : STD_LOGIC;
  signal \dma_current_addr[23]_i_5_n_0\ : STD_LOGIC;
  signal \dma_current_addr[27]_i_2_n_0\ : STD_LOGIC;
  signal \dma_current_addr[27]_i_3_n_0\ : STD_LOGIC;
  signal \dma_current_addr[27]_i_4_n_0\ : STD_LOGIC;
  signal \dma_current_addr[27]_i_5_n_0\ : STD_LOGIC;
  signal \dma_current_addr[31]_i_1_n_0\ : STD_LOGIC;
  signal \dma_current_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \dma_current_addr[31]_i_4_n_0\ : STD_LOGIC;
  signal \dma_current_addr[31]_i_5_n_0\ : STD_LOGIC;
  signal \dma_current_addr[31]_i_6_n_0\ : STD_LOGIC;
  signal \dma_current_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \dma_current_addr[3]_i_3_n_0\ : STD_LOGIC;
  signal \dma_current_addr[3]_i_4_n_0\ : STD_LOGIC;
  signal \dma_current_addr[3]_i_5_n_0\ : STD_LOGIC;
  signal \dma_current_addr[3]_i_6_n_0\ : STD_LOGIC;
  signal \dma_current_addr[7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_current_addr[7]_i_3_n_0\ : STD_LOGIC;
  signal \dma_current_addr[7]_i_4_n_0\ : STD_LOGIC;
  signal \dma_current_addr[7]_i_5_n_0\ : STD_LOGIC;
  signal \dma_current_addr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_current_addr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \dma_current_addr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dma_current_addr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dma_current_addr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \dma_current_addr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \dma_current_addr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \dma_current_addr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \dma_current_addr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_current_addr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \dma_current_addr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dma_current_addr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dma_current_addr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \dma_current_addr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \dma_current_addr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \dma_current_addr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \dma_current_addr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \dma_current_addr_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \dma_current_addr_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \dma_current_addr_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \dma_current_addr_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \dma_current_addr_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \dma_current_addr_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \dma_current_addr_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \dma_current_addr_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \dma_current_addr_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \dma_current_addr_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \dma_current_addr_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \dma_current_addr_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \dma_current_addr_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \dma_current_addr_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \dma_current_addr_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \dma_current_addr_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \dma_current_addr_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \dma_current_addr_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \dma_current_addr_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \dma_current_addr_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \dma_current_addr_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \dma_current_addr_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \dma_current_addr_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \dma_current_addr_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \dma_current_addr_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \dma_current_addr_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \dma_current_addr_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \dma_current_addr_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \dma_current_addr_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \dma_current_addr_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \dma_current_addr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_current_addr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \dma_current_addr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dma_current_addr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dma_current_addr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \dma_current_addr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \dma_current_addr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \dma_current_addr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \dma_current_addr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_current_addr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \dma_current_addr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dma_current_addr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \dma_current_addr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \dma_current_addr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \dma_current_addr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \dma_current_addr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal dma_recv_state : STD_LOGIC;
  signal dma_recv_state_i_1_n_0 : STD_LOGIC;
  signal dma_recv_state_reg_n_0 : STD_LOGIC;
  signal dma_tmp_height : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dma_tmp_height00_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dma_tmp_height0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__0_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__0_n_1\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__0_n_2\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__0_n_3\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__1_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__1_n_1\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__1_n_2\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__1_n_3\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__2_n_1\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__2_n_2\ : STD_LOGIC;
  signal \dma_tmp_height0_carry__2_n_3\ : STD_LOGIC;
  signal dma_tmp_height0_carry_i_1_n_0 : STD_LOGIC;
  signal dma_tmp_height0_carry_i_2_n_0 : STD_LOGIC;
  signal dma_tmp_height0_carry_i_3_n_0 : STD_LOGIC;
  signal dma_tmp_height0_carry_i_4_n_0 : STD_LOGIC;
  signal dma_tmp_height0_carry_n_0 : STD_LOGIC;
  signal dma_tmp_height0_carry_n_1 : STD_LOGIC;
  signal dma_tmp_height0_carry_n_2 : STD_LOGIC;
  signal dma_tmp_height0_carry_n_3 : STD_LOGIC;
  signal dma_tmp_mode : STD_LOGIC;
  signal dma_tmp_width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dma_tmp_width01_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dma_tmp_width0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__0_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__0_n_1\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__0_n_2\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__0_n_3\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__1_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__1_n_1\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__1_n_2\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__1_n_3\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__2_n_1\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__2_n_2\ : STD_LOGIC;
  signal \dma_tmp_width0_carry__2_n_3\ : STD_LOGIC;
  signal dma_tmp_width0_carry_i_1_n_0 : STD_LOGIC;
  signal dma_tmp_width0_carry_i_2_n_0 : STD_LOGIC;
  signal dma_tmp_width0_carry_i_3_n_0 : STD_LOGIC;
  signal dma_tmp_width0_carry_i_4_n_0 : STD_LOGIC;
  signal dma_tmp_width0_carry_n_0 : STD_LOGIC;
  signal dma_tmp_width0_carry_n_1 : STD_LOGIC;
  signal dma_tmp_width0_carry_n_2 : STD_LOGIC;
  signal dma_tmp_width0_carry_n_3 : STD_LOGIC;
  signal dma_trans_xptr : STD_LOGIC;
  signal \dma_trans_xptr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dma_trans_xptr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dma_trans_xptr0_carry__0_n_2\ : STD_LOGIC;
  signal \dma_trans_xptr0_carry__0_n_3\ : STD_LOGIC;
  signal dma_trans_xptr0_carry_i_1_n_0 : STD_LOGIC;
  signal dma_trans_xptr0_carry_i_2_n_0 : STD_LOGIC;
  signal dma_trans_xptr0_carry_i_3_n_0 : STD_LOGIC;
  signal dma_trans_xptr0_carry_i_4_n_0 : STD_LOGIC;
  signal dma_trans_xptr0_carry_n_0 : STD_LOGIC;
  signal dma_trans_xptr0_carry_n_1 : STD_LOGIC;
  signal dma_trans_xptr0_carry_n_2 : STD_LOGIC;
  signal dma_trans_xptr0_carry_n_3 : STD_LOGIC;
  signal \dma_trans_xptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_trans_xptr[0]_i_3_n_0\ : STD_LOGIC;
  signal dma_trans_xptr_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dma_trans_xptr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_trans_xptr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal dma_trans_yptr : STD_LOGIC;
  signal \dma_trans_yptr[0]_i_3_n_0\ : STD_LOGIC;
  signal dma_trans_yptr_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dma_trans_yptr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_trans_yptr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \left_lim_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \left_lim_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal linebuf_i_2_n_2 : STD_LOGIC;
  signal linebuf_i_2_n_3 : STD_LOGIC;
  signal linebuf_i_3_n_0 : STD_LOGIC;
  signal linebuf_i_4_n_0 : STD_LOGIC;
  signal linebuf_i_5_n_0 : STD_LOGIC;
  signal linebuf_i_6_n_0 : STD_LOGIC;
  signal linebuf_rdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuf_rden : STD_LOGIC;
  signal linebuf_rden3 : STD_LOGIC;
  signal \linebuf_rden3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_n_1\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_n_2\ : STD_LOGIC;
  signal \linebuf_rden3_carry__0_n_3\ : STD_LOGIC;
  signal linebuf_rden3_carry_i_1_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_i_2_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_i_3_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_i_4_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_i_5_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_i_6_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_i_7_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_i_8_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_n_0 : STD_LOGIC;
  signal linebuf_rden3_carry_n_1 : STD_LOGIC;
  signal linebuf_rden3_carry_n_2 : STD_LOGIC;
  signal linebuf_rden3_carry_n_3 : STD_LOGIC;
  signal linebuf_rden4 : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_9_n_1\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_i_9_n_3\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_n_1\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_n_2\ : STD_LOGIC;
  signal \linebuf_rden4_carry__0_n_3\ : STD_LOGIC;
  signal linebuf_rden4_carry_i_10_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_10_n_1 : STD_LOGIC;
  signal linebuf_rden4_carry_i_10_n_2 : STD_LOGIC;
  signal linebuf_rden4_carry_i_10_n_3 : STD_LOGIC;
  signal linebuf_rden4_carry_i_11_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_12_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_13_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_14_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_15_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_1_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_2_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_3_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_4_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_5_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_6_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_7_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_8_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_9_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_i_9_n_1 : STD_LOGIC;
  signal linebuf_rden4_carry_i_9_n_2 : STD_LOGIC;
  signal linebuf_rden4_carry_i_9_n_3 : STD_LOGIC;
  signal linebuf_rden4_carry_n_0 : STD_LOGIC;
  signal linebuf_rden4_carry_n_1 : STD_LOGIC;
  signal linebuf_rden4_carry_n_2 : STD_LOGIC;
  signal linebuf_rden4_carry_n_3 : STD_LOGIC;
  signal linebuf_wen : STD_LOGIC;
  signal mode_reg_i_1_n_0 : STD_LOGIC;
  signal mode_reg_reg_n_0 : STD_LOGIC;
  signal nxtx : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \nxtx__0\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal p_0_in0 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal prex : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[0]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[0]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[0]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[0]_i_5_n_0\ : STD_LOGIC;
  signal \ptr[10]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[11]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[12]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[13]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[14]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[15]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[16]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[17]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[18]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[19]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[19]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[19]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[19]_i_5_n_0\ : STD_LOGIC;
  signal \ptr[19]_i_6_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[6]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[7]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[8]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[9]_i_1_n_0\ : STD_LOGIC;
  signal \ptr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ptr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \ptr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \ptr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \ptr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ptr_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \ptr_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \ptr_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \ptr_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \ptr_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \ptr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \ptr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \ptr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \ptr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ptr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \ptr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \ptr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \ptr_reg_n_0_[10]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[11]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[12]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[13]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[14]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[15]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[16]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[17]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[18]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[19]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[6]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[7]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[8]\ : STD_LOGIC;
  signal \ptr_reg_n_0_[9]\ : STD_LOGIC;
  signal resetn_44_9 : STD_LOGIC;
  signal resetn_44_9_t : STD_LOGIC;
  signal right_lim_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_arready\ : STD_LOGIC;
  signal \^s_bvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal textbuf_i_10_n_0 : STD_LOGIC;
  signal textbuf_i_11_n_0 : STD_LOGIC;
  signal textbuf_i_12_n_0 : STD_LOGIC;
  signal textbuf_i_13_n_0 : STD_LOGIC;
  signal textbuf_i_14_n_0 : STD_LOGIC;
  signal textbuf_i_15_n_0 : STD_LOGIC;
  signal textbuf_i_16_n_0 : STD_LOGIC;
  signal textbuf_i_17_n_0 : STD_LOGIC;
  signal textbuf_i_18_n_0 : STD_LOGIC;
  signal textbuf_i_19_n_0 : STD_LOGIC;
  signal textbuf_i_1_n_0 : STD_LOGIC;
  signal textbuf_i_20_n_0 : STD_LOGIC;
  signal textbuf_i_21_n_0 : STD_LOGIC;
  signal textbuf_i_22_n_0 : STD_LOGIC;
  signal textbuf_i_23_n_0 : STD_LOGIC;
  signal textbuf_i_24_n_0 : STD_LOGIC;
  signal textbuf_i_25_n_0 : STD_LOGIC;
  signal textbuf_i_26_n_0 : STD_LOGIC;
  signal textbuf_i_28_n_0 : STD_LOGIC;
  signal textbuf_i_29_n_0 : STD_LOGIC;
  signal textbuf_i_2_n_0 : STD_LOGIC;
  signal textbuf_i_30_n_0 : STD_LOGIC;
  signal textbuf_i_31_n_0 : STD_LOGIC;
  signal textbuf_i_32_n_0 : STD_LOGIC;
  signal textbuf_i_33_n_0 : STD_LOGIC;
  signal textbuf_i_34_n_0 : STD_LOGIC;
  signal textbuf_i_35_n_0 : STD_LOGIC;
  signal textbuf_i_36_n_0 : STD_LOGIC;
  signal textbuf_i_37_n_0 : STD_LOGIC;
  signal textbuf_i_38_n_0 : STD_LOGIC;
  signal textbuf_i_38_n_1 : STD_LOGIC;
  signal textbuf_i_38_n_2 : STD_LOGIC;
  signal textbuf_i_38_n_3 : STD_LOGIC;
  signal textbuf_i_39_n_0 : STD_LOGIC;
  signal textbuf_i_39_n_1 : STD_LOGIC;
  signal textbuf_i_39_n_2 : STD_LOGIC;
  signal textbuf_i_39_n_3 : STD_LOGIC;
  signal textbuf_i_3_n_0 : STD_LOGIC;
  signal textbuf_i_40_n_0 : STD_LOGIC;
  signal textbuf_i_41_n_0 : STD_LOGIC;
  signal textbuf_i_42_n_0 : STD_LOGIC;
  signal textbuf_i_43_n_0 : STD_LOGIC;
  signal textbuf_i_44_n_0 : STD_LOGIC;
  signal textbuf_i_45_n_0 : STD_LOGIC;
  signal textbuf_i_46_n_0 : STD_LOGIC;
  signal textbuf_i_47_n_0 : STD_LOGIC;
  signal textbuf_i_4_n_0 : STD_LOGIC;
  signal textbuf_i_5_n_0 : STD_LOGIC;
  signal textbuf_i_6_n_0 : STD_LOGIC;
  signal textbuf_i_7_n_0 : STD_LOGIC;
  signal textbuf_i_8_n_0 : STD_LOGIC;
  signal textbuf_i_9_n_0 : STD_LOGIC;
  signal textbuf_rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal textbuf_rden : STD_LOGIC;
  signal textcolor_rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal textcolor_waddr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal textcolor_wdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal textcolor_wen : STD_LOGIC;
  signal \top_lim_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \top_lim_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \vga_char_color[6]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_color_reg_n_0_[0]\ : STD_LOGIC;
  signal \vga_char_color_reg_n_0_[2]\ : STD_LOGIC;
  signal \vga_char_color_reg_n_0_[5]\ : STD_LOGIC;
  signal \vga_char_color_reg_n_0_[6]\ : STD_LOGIC;
  signal \vga_char_line[0]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_line[1]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_line[2]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_line[3]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_line[4]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_line[5]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_line[6]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_line[7]_i_1_n_0\ : STD_LOGIC;
  signal \vga_char_line_reg_n_0_[0]\ : STD_LOGIC;
  signal \vga_char_line_reg_n_0_[1]\ : STD_LOGIC;
  signal \vga_char_line_reg_n_0_[2]\ : STD_LOGIC;
  signal \vga_char_line_reg_n_0_[3]\ : STD_LOGIC;
  signal \vga_char_line_reg_n_0_[4]\ : STD_LOGIC;
  signal \vga_char_line_reg_n_0_[5]\ : STD_LOGIC;
  signal \vga_char_line_reg_n_0_[6]\ : STD_LOGIC;
  signal \vga_char_line_reg_n_0_[7]\ : STD_LOGIC;
  signal vga_h_ptr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \vga_h_ptr[15]_i_1_n_0\ : STD_LOGIC;
  signal \vga_h_ptr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \vga_h_ptr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \vga_h_ptr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \vga_h_ptr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \vga_h_ptr_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \vga_h_ptr_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \vga_h_ptr_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \vga_h_ptr_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \vga_h_ptr_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \vga_h_ptr_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \vga_h_ptr_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \vga_h_ptr_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \vga_h_ptr_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \vga_h_ptr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \vga_h_ptr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \vga_h_ptr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \vga_h_ptr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \vga_h_ptr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \vga_h_ptr_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \vga_h_ptr_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \vga_h_ptr_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \vga_h_ptr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \vga_h_ptr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \vga_h_ptr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \vga_h_ptr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \vga_h_ptr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \vga_h_ptr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \vga_h_ptr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \vga_h_ptr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[10]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[11]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[12]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[13]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[14]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[15]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[6]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[7]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[8]\ : STD_LOGIC;
  signal \vga_h_ptr_reg_n_0_[9]\ : STD_LOGIC;
  signal vga_hsync_INST_0_i_1_n_0 : STD_LOGIC;
  signal vga_hsync_INST_0_i_2_n_0 : STD_LOGIC;
  signal \vga_linebuf_head[0]_i_1_n_0\ : STD_LOGIC;
  signal \vga_linebuf_head[0]_i_3_n_0\ : STD_LOGIC;
  signal vga_linebuf_head_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \vga_linebuf_head_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \vga_linebuf_head_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal vga_pixel3 : STD_LOGIC;
  signal \vga_pixel3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_n_1\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_n_2\ : STD_LOGIC;
  signal \vga_pixel3_carry__0_n_3\ : STD_LOGIC;
  signal vga_pixel3_carry_i_1_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_i_2_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_i_3_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_i_4_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_i_5_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_i_6_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_i_7_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_i_8_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_n_0 : STD_LOGIC;
  signal vga_pixel3_carry_n_1 : STD_LOGIC;
  signal vga_pixel3_carry_n_2 : STD_LOGIC;
  signal vga_pixel3_carry_n_3 : STD_LOGIC;
  signal vga_pixel4 : STD_LOGIC;
  signal \vga_pixel4_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_n_1\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_n_2\ : STD_LOGIC;
  signal \vga_pixel4_carry__0_n_3\ : STD_LOGIC;
  signal vga_pixel4_carry_i_1_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_i_2_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_i_3_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_i_4_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_i_5_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_i_6_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_i_7_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_i_8_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_n_0 : STD_LOGIC;
  signal vga_pixel4_carry_n_1 : STD_LOGIC;
  signal vga_pixel4_carry_n_2 : STD_LOGIC;
  signal vga_pixel4_carry_n_3 : STD_LOGIC;
  signal vga_pixel51_in : STD_LOGIC;
  signal \vga_pixel5_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_n_0\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_n_1\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_n_2\ : STD_LOGIC;
  signal \vga_pixel5_carry__0_n_3\ : STD_LOGIC;
  signal vga_pixel5_carry_i_1_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_i_2_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_i_3_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_i_4_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_i_5_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_i_6_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_i_7_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_i_8_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_n_0 : STD_LOGIC;
  signal vga_pixel5_carry_n_1 : STD_LOGIC;
  signal vga_pixel5_carry_n_2 : STD_LOGIC;
  signal vga_pixel5_carry_n_3 : STD_LOGIC;
  signal \vga_pixel5_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \vga_pixel5_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \vga_pixel5_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \vga_pixel5_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \vga_pixel5_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \vga_pixel5_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \vga_pixel5_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \vga_pixel[10]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[10]_i_2_n_0\ : STD_LOGIC;
  signal \vga_pixel[12]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[13]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[14]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_10_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_11_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_12_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_13_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_14_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_15_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_2_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_3_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_4_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_5_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_6_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_7_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_8_n_0\ : STD_LOGIC;
  signal \vga_pixel[15]_i_9_n_0\ : STD_LOGIC;
  signal \vga_pixel[1]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[2]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[3]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[4]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[4]_i_2_n_0\ : STD_LOGIC;
  signal \vga_pixel[7]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[8]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel[9]_i_1_n_0\ : STD_LOGIC;
  signal \vga_pixel_reg_n_0_[12]\ : STD_LOGIC;
  signal \vga_pixel_reg_n_0_[13]\ : STD_LOGIC;
  signal \vga_pixel_reg_n_0_[14]\ : STD_LOGIC;
  signal \vga_pixel_reg_n_0_[15]\ : STD_LOGIC;
  signal \vga_pixel_reg_n_0_[1]\ : STD_LOGIC;
  signal \vga_pixel_reg_n_0_[2]\ : STD_LOGIC;
  signal \vga_pixel_reg_n_0_[3]\ : STD_LOGIC;
  signal \vga_pixel_reg_n_0_[4]\ : STD_LOGIC;
  signal vga_r2 : STD_LOGIC;
  signal vga_r2_carry_i_1_n_0 : STD_LOGIC;
  signal vga_r2_carry_i_2_n_0 : STD_LOGIC;
  signal vga_r2_carry_i_3_n_0 : STD_LOGIC;
  signal vga_r2_carry_i_4_n_0 : STD_LOGIC;
  signal vga_r2_carry_i_5_n_0 : STD_LOGIC;
  signal vga_r2_carry_n_1 : STD_LOGIC;
  signal vga_r2_carry_n_2 : STD_LOGIC;
  signal vga_r2_carry_n_3 : STD_LOGIC;
  signal vga_r3 : STD_LOGIC;
  signal vga_r3_carry_i_1_n_0 : STD_LOGIC;
  signal vga_r3_carry_i_2_n_0 : STD_LOGIC;
  signal vga_r3_carry_i_3_n_0 : STD_LOGIC;
  signal vga_r3_carry_i_4_n_0 : STD_LOGIC;
  signal vga_r3_carry_n_2 : STD_LOGIC;
  signal vga_r3_carry_n_3 : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \vga_r[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal vga_sync_start : STD_LOGIC;
  signal vga_sync_start_i_2_n_0 : STD_LOGIC;
  signal vga_sync_start_i_3_n_0 : STD_LOGIC;
  signal vga_sync_start_i_4_n_0 : STD_LOGIC;
  signal vga_sync_start_i_5_n_0 : STD_LOGIC;
  signal vga_sync_start_i_6_n_0 : STD_LOGIC;
  signal vga_sync_start_t : STD_LOGIC;
  signal vga_sync_start_t_t : STD_LOGIC;
  signal vga_tmp_bottom : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_tmp_bottom_t : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_tmp_cur : STD_LOGIC;
  signal vga_tmp_cur0 : STD_LOGIC;
  signal vga_tmp_cur_disable : STD_LOGIC;
  signal vga_tmp_cur_disable_t : STD_LOGIC;
  signal vga_tmp_cur_t : STD_LOGIC;
  signal vga_tmp_curpos_x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vga_tmp_curpos_x_t : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vga_tmp_curpos_y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vga_tmp_curpos_y_t : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vga_tmp_left : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_tmp_left_t : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_tmp_mode : STD_LOGIC;
  signal vga_tmp_mode_t : STD_LOGIC;
  signal vga_tmp_right : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_tmp_right_t : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_tmp_top : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_tmp_top_t : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_v_ptr : STD_LOGIC;
  signal \vga_v_ptr[10]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[11]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[12]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[13]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[14]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[15]_i_2_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[15]_i_3_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[15]_i_4_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[15]_i_5_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[15]_i_6_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[15]_i_7_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[6]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[7]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[8]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr[9]_i_1_n_0\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[10]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[11]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[12]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[13]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[14]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[15]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[6]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[7]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[8]\ : STD_LOGIC;
  signal \vga_v_ptr_reg_n_0_[9]\ : STD_LOGIC;
  signal vga_vsync_INST_0_i_1_n_0 : STD_LOGIC;
  signal vga_vsync_INST_0_i_2_n_0 : STD_LOGIC;
  signal vga_vsync_INST_0_i_3_n_0 : STD_LOGIC;
  signal vga_x : STD_LOGIC_VECTOR ( 15 to 15 );
  signal vga_x_1 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \vga_x_1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__0_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__0_n_1\ : STD_LOGIC;
  signal \vga_x_1_carry__0_n_2\ : STD_LOGIC;
  signal \vga_x_1_carry__0_n_3\ : STD_LOGIC;
  signal \vga_x_1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__1_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__1_n_1\ : STD_LOGIC;
  signal \vga_x_1_carry__1_n_2\ : STD_LOGIC;
  signal \vga_x_1_carry__1_n_3\ : STD_LOGIC;
  signal \vga_x_1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \vga_x_1_carry__2_n_2\ : STD_LOGIC;
  signal \vga_x_1_carry__2_n_3\ : STD_LOGIC;
  signal vga_x_1_carry_i_1_n_0 : STD_LOGIC;
  signal vga_x_1_carry_i_2_n_0 : STD_LOGIC;
  signal vga_x_1_carry_n_0 : STD_LOGIC;
  signal vga_x_1_carry_n_1 : STD_LOGIC;
  signal vga_x_1_carry_n_2 : STD_LOGIC;
  signal vga_x_1_carry_n_3 : STD_LOGIC;
  signal \vga_x__0\ : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \vga_y__0_carry__0_n_0\ : STD_LOGIC;
  signal \vga_y__0_carry__0_n_1\ : STD_LOGIC;
  signal \vga_y__0_carry__0_n_2\ : STD_LOGIC;
  signal \vga_y__0_carry__0_n_3\ : STD_LOGIC;
  signal \vga_y__0_carry__0_n_4\ : STD_LOGIC;
  signal \vga_y__0_carry__0_n_5\ : STD_LOGIC;
  signal \vga_y__0_carry__0_n_6\ : STD_LOGIC;
  signal \vga_y__0_carry__0_n_7\ : STD_LOGIC;
  signal \vga_y__0_carry__1_n_0\ : STD_LOGIC;
  signal \vga_y__0_carry__1_n_1\ : STD_LOGIC;
  signal \vga_y__0_carry__1_n_2\ : STD_LOGIC;
  signal \vga_y__0_carry__1_n_3\ : STD_LOGIC;
  signal \vga_y__0_carry__1_n_4\ : STD_LOGIC;
  signal \vga_y__0_carry__1_n_5\ : STD_LOGIC;
  signal \vga_y__0_carry__1_n_6\ : STD_LOGIC;
  signal \vga_y__0_carry__1_n_7\ : STD_LOGIC;
  signal \vga_y__0_carry__2_n_2\ : STD_LOGIC;
  signal \vga_y__0_carry__2_n_3\ : STD_LOGIC;
  signal \vga_y__0_carry__2_n_5\ : STD_LOGIC;
  signal \vga_y__0_carry__2_n_6\ : STD_LOGIC;
  signal \vga_y__0_carry__2_n_7\ : STD_LOGIC;
  signal \vga_y__0_carry_n_0\ : STD_LOGIC;
  signal \vga_y__0_carry_n_1\ : STD_LOGIC;
  signal \vga_y__0_carry_n_2\ : STD_LOGIC;
  signal \vga_y__0_carry_n_3\ : STD_LOGIC;
  signal \vga_y__0_carry_n_4\ : STD_LOGIC;
  signal \vga_y__0_carry_n_5\ : STD_LOGIC;
  signal \vga_y__0_carry_n_6\ : STD_LOGIC;
  signal \vga_y__0_carry_n_7\ : STD_LOGIC;
  signal \vga_y_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vga_y_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vga_y_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vga_y_carry__0_n_0\ : STD_LOGIC;
  signal \vga_y_carry__0_n_1\ : STD_LOGIC;
  signal \vga_y_carry__0_n_2\ : STD_LOGIC;
  signal \vga_y_carry__0_n_3\ : STD_LOGIC;
  signal \vga_y_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \vga_y_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \vga_y_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \vga_y_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \vga_y_carry__1_n_0\ : STD_LOGIC;
  signal \vga_y_carry__1_n_1\ : STD_LOGIC;
  signal \vga_y_carry__1_n_2\ : STD_LOGIC;
  signal \vga_y_carry__1_n_3\ : STD_LOGIC;
  signal \vga_y_carry__1_n_4\ : STD_LOGIC;
  signal \vga_y_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \vga_y_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \vga_y_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \vga_y_carry__2_n_2\ : STD_LOGIC;
  signal \vga_y_carry__2_n_3\ : STD_LOGIC;
  signal \vga_y_carry__2_n_5\ : STD_LOGIC;
  signal \vga_y_carry__2_n_6\ : STD_LOGIC;
  signal \vga_y_carry__2_n_7\ : STD_LOGIC;
  signal vga_y_carry_i_1_n_0 : STD_LOGIC;
  signal vga_y_carry_i_2_n_0 : STD_LOGIC;
  signal vga_y_carry_i_3_n_0 : STD_LOGIC;
  signal vga_y_carry_n_0 : STD_LOGIC;
  signal vga_y_carry_n_1 : STD_LOGIC;
  signal vga_y_carry_n_2 : STD_LOGIC;
  signal vga_y_carry_n_3 : STD_LOGIC;
  signal vga_y_carry_n_5 : STD_LOGIC;
  signal vga_y_carry_n_6 : STD_LOGIC;
  signal \NLW_bitchar_pos_reg0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bitchar_pos_reg0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bitchar_pos_reg0_inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cur_cnt0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cur_cnt0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dma_arvalid3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dma_arvalid3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dma_buf_free_cnt_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dma_buf_free_cnt_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_dma_buf_free_cnt_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_buf_free_cnt_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_buf_tail_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_buf_tail_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_current_addr_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dma_tmp_height0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dma_tmp_width0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dma_trans_xptr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dma_trans_xptr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_trans_xptr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dma_trans_xptr_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dma_trans_yptr_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_linebuf_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_linebuf_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_linebuf_rden3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_linebuf_rden3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_linebuf_rden4_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_linebuf_rden4_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ptr_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ptr_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vga_h_ptr_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vga_h_ptr_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vga_linebuf_head_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vga_linebuf_head_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vga_pixel3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vga_pixel3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_pixel4_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vga_pixel4_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_pixel5_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vga_pixel5_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vga_pixel5_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vga_pixel5_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_r2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_r3_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vga_r3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vga_r[3]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vga_r[3]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vga_x_1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_vga_x_1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vga_x_1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vga_y__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vga_y__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vga_y_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_vga_y_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vga_y_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair38";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "iSTATE:101,iSTATE0:100,iSTATE1:011,iSTATE2:001,iSTATE3:000,iSTATE4:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "iSTATE:101,iSTATE0:100,iSTATE1:011,iSTATE2:001,iSTATE3:000,iSTATE4:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "iSTATE:101,iSTATE0:100,iSTATE1:011,iSTATE2:001,iSTATE3:000,iSTATE4:010";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of asciifont : label is "vga_asciifront_rom,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of asciifont : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of asciifont : label is "blk_mem_gen_v8_4_4,Vivado 2019.2";
  attribute SOFT_HLUTNM of \bitchar[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \bitchar[10]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \bitchar[11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \bitchar[12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bitchar[13]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bitchar[14]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bitchar[15]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \bitchar[16]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bitchar[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \bitchar[18]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bitchar[19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bitchar[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \bitchar[20]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bitchar[21]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \bitchar[22]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bitchar[23]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bitchar[24]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bitchar[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bitchar[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bitchar[27]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bitchar[28]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bitchar[29]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bitchar[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bitchar[30]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bitchar[31]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bitchar[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \bitchar[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bitchar[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bitchar[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bitchar[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bitchar[9]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bitchar_pos_reg[10]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bitchar_pos_reg[10]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bitchar_pos_reg[10]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bitchar_pos_reg[16]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \bitchar_pos_reg[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \bitchar_pos_reg[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bitchar_pos_reg[7]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bitchar_pos_reg[9]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cached_addr[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cached_addr[10]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cached_addr[11]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cached_addr[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cached_addr[13]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cached_addr[14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cached_addr[15]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cached_addr[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \cached_addr[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cached_addr[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cached_addr[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cached_addr[5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cached_addr[7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cached_addr[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \cached_addr[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cached_id[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \cached_id[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \cached_id[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cached_id[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cached_id[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cached_id[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cached_rdata[24]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cached_rdata_flag[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cached_rdata_flag[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \charpos_x_reg[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \charpos_x_reg[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \charpos_x_reg[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \charpos_x_reg[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \charpos_x_reg[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \charpos_x_reg[6]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cur_cnt[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cur_cnt[11]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cur_cnt[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cur_cnt[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \cur_cnt[14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cur_cnt[15]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cur_cnt[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \cur_cnt[17]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cur_cnt[18]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \cur_cnt[19]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \cur_cnt[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \cur_cnt[20]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cur_cnt[21]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \cur_cnt[22]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \cur_cnt[23]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cur_cnt[24]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cur_cnt[25]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cur_cnt[26]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cur_cnt[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \cur_cnt[28]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \cur_cnt[29]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cur_cnt[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cur_cnt[30]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cur_cnt[31]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cur_cnt[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \cur_cnt[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cur_cnt[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cur_cnt[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cur_cnt[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \cur_cnt[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \cur_cnt[9]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of cur_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of dma_rready_INST_0 : label is "soft_lutpair8";
  attribute CHECK_LICENSE_TYPE of linebuf : label is "vga_linebuf_ram,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings of linebuf : label is "yes";
  attribute x_core_info of linebuf : label is "blk_mem_gen_v8_4_4,Vivado 2019.2";
  attribute SOFT_HLUTNM of \ptr[0]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ptr[0]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ptr[0]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ptr[10]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ptr[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ptr[13]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ptr[14]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ptr[15]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ptr[16]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ptr[17]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ptr[18]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ptr[19]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ptr[19]_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ptr[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ptr[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ptr[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ptr[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ptr[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ptr[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ptr[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ptr[8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ptr[9]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of s_bvalid_INST_0 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of s_rvalid_INST_0 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of s_wready_INST_0 : label is "soft_lutpair20";
  attribute CHECK_LICENSE_TYPE of textbuf : label is "vga_textbuf_ram,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings of textbuf : label is "yes";
  attribute x_core_info of textbuf : label is "blk_mem_gen_v8_4_4,Vivado 2019.2";
  attribute SOFT_HLUTNM of textbuf_i_37 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of textbuf_i_41 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of textbuf_i_42 : label is "soft_lutpair18";
  attribute CHECK_LICENSE_TYPE of textcolor : label is "vga_textcolor_ram,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings of textcolor : label is "yes";
  attribute x_core_info of textcolor : label is "blk_mem_gen_v8_4_4,Vivado 2019.2";
  attribute SOFT_HLUTNM of textcolor_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of textcolor_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vga_char_line[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vga_h_ptr[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vga_h_ptr[10]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \vga_h_ptr[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \vga_h_ptr[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \vga_h_ptr[13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \vga_h_ptr[14]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \vga_h_ptr[15]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \vga_h_ptr[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \vga_h_ptr[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \vga_h_ptr[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \vga_h_ptr[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \vga_h_ptr[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \vga_h_ptr[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \vga_h_ptr[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \vga_h_ptr[9]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \vga_pixel[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \vga_pixel[12]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vga_pixel[13]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vga_pixel[14]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \vga_pixel[15]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \vga_pixel[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \vga_pixel[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \vga_pixel[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \vga_pixel[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \vga_pixel[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \vga_pixel[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \vga_pixel[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of vga_sync_start_i_6 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vga_v_ptr[10]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \vga_v_ptr[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \vga_v_ptr[12]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \vga_v_ptr[13]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \vga_v_ptr[14]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \vga_v_ptr[15]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \vga_v_ptr[15]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vga_v_ptr[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \vga_v_ptr[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \vga_v_ptr[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \vga_v_ptr[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \vga_v_ptr[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \vga_v_ptr[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \vga_v_ptr[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \vga_v_ptr[8]_i_1\ : label is "soft_lutpair86";
begin
  dma_araddr(31 downto 0) <= \^dma_araddr\(31 downto 0);
  dma_arvalid <= \^dma_arvalid\;
  s_arready <= \^s_arready\;
  s_bvalid <= \^s_bvalid\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF2FFF225A0"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => \FSM_sequential_state[0]_i_2_n_0\,
      I5 => \FSM_sequential_state[0]_i_3_n_0\,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF0110000F011"
    )
        port map (
      I0 => s_awvalid,
      I1 => s_arvalid,
      I2 => \cached_addr_reg_n_0_[4]\,
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => \FSM_sequential_state[2]_i_4_n_0\,
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000F7DF"
    )
        port map (
      I0 => s_bready,
      I1 => \cached_addr_reg_n_0_[3]\,
      I2 => \cached_addr_reg_n_0_[5]\,
      I3 => \cached_addr_reg_n_0_[2]\,
      I4 => \bitchar_pos_reg[7]_i_2_n_0\,
      I5 => \FSM_sequential_state[0]_i_4_n_0\,
      O => \FSM_sequential_state[0]_i_3_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_5_n_0\,
      I1 => \cached_addr_reg_n_0_[9]\,
      I2 => \cached_addr_reg_n_0_[8]\,
      I3 => \cached_addr_reg_n_0_[11]\,
      I4 => \cached_addr_reg_n_0_[10]\,
      I5 => \FSM_sequential_state[0]_i_6_n_0\,
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \cached_addr_reg_n_0_[13]\,
      I1 => \cached_addr_reg_n_0_[12]\,
      I2 => \cached_addr_reg_n_0_[15]\,
      I3 => \cached_addr_reg_n_0_[14]\,
      O => \FSM_sequential_state[0]_i_5_n_0\
    );
\FSM_sequential_state[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cached_addr_reg_n_0_[1]\,
      I1 => \cached_addr_reg_n_0_[0]\,
      I2 => \cached_addr_reg_n_0_[7]\,
      I3 => \cached_addr_reg_n_0_[6]\,
      O => \FSM_sequential_state[0]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDEFFDEFFDE008C"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => cached_wdata,
      I5 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4444444444444"
    )
        port map (
      I0 => s_bready,
      I1 => \^s_bvalid\,
      I2 => \bitchar_pos_reg[10]_i_3_n_0\,
      I3 => \cached_addr_reg_n_0_[4]\,
      I4 => \cached_addr_reg_n_0_[3]\,
      I5 => \cached_addr_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10B800A812BA02AA"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => \FSM_sequential_state[2]_i_3_n_0\,
      I5 => \FSM_sequential_state[2]_i_4_n_0\,
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ptr_reg_n_0_[12]\,
      I1 => \ptr_reg_n_0_[13]\,
      I2 => \ptr_reg_n_0_[10]\,
      I3 => \ptr_reg_n_0_[11]\,
      I4 => \ptr_reg_n_0_[5]\,
      I5 => \FSM_sequential_state[2]_i_12_n_0\,
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_11_n_0\
    );
\FSM_sequential_state[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => asciifont_raddr(2),
      I1 => asciifont_raddr(3),
      O => \FSM_sequential_state[2]_i_12_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF00F2"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_5_n_0\,
      I1 => \ptr_reg_n_0_[4]\,
      I2 => \FSM_sequential_state[2]_i_6_n_0\,
      I3 => \FSM_sequential_state[2]_i_7_n_0\,
      I4 => \FSM_sequential_state[2]_i_8_n_0\,
      I5 => \FSM_sequential_state[2]_i_9_n_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_arvalid,
      I1 => s_awvalid,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => s_rready,
      I1 => s_wlast,
      I2 => s_wvalid,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \ptr_reg_n_0_[16]\,
      I1 => \ptr_reg_n_0_[19]\,
      I2 => \bitchar_pos_reg[10]_i_4_n_0\,
      I3 => asciifont_raddr(0),
      I4 => asciifont_raddr(1),
      I5 => \ptr_reg_n_0_[15]\,
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \bitchar_pos_reg[7]_i_2_n_0\,
      I1 => textbuf_i_37_n_0,
      I2 => \ptr_reg_n_0_[16]\,
      I3 => \ptr_reg_n_0_[19]\,
      I4 => \ptr_reg_n_0_[4]\,
      I5 => \ptr_reg_n_0_[15]\,
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10_n_0\,
      I1 => \ptr_reg_n_0_[8]\,
      I2 => \ptr_reg_n_0_[9]\,
      I3 => \ptr_reg_n_0_[6]\,
      I4 => \ptr_reg_n_0_[7]\,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_11_n_0\,
      I1 => textbuf_i_37_n_0,
      I2 => \ptr_reg_n_0_[16]\,
      I3 => \ptr_reg_n_0_[19]\,
      I4 => \ptr_reg_n_0_[15]\,
      I5 => \ptr_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ptr_reg_n_0_[18]\,
      I1 => \ptr_reg_n_0_[17]\,
      I2 => \ptr_reg_n_0_[14]\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => \state__0\(0),
      S => \cached_id[5]_i_1_n_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => \state__0\(1),
      R => \cached_id[5]_i_1_n_0\
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => \state__0\(2),
      S => \cached_id[5]_i_1_n_0\
    );
asciifont: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_asciifront_rom
     port map (
      addra(10 downto 0) => asciifont_raddr(10 downto 0),
      clka => clk,
      douta(7 downto 0) => asciifont_rdata(7 downto 0)
    );
\bitchar[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => asciifont_raddr(4),
      I1 => \bitchar_reg_n_0_[8]\,
      I2 => \state__0\(1),
      O => bitchar(0)
    );
\bitchar[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \bitchar_reg_n_0_[18]\,
      I2 => \state__0\(1),
      O => bitchar(10)
    );
\bitchar[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => \bitchar_reg_n_0_[19]\,
      I2 => \state__0\(1),
      O => bitchar(11)
    );
\bitchar[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \bitchar_reg_n_0_[20]\,
      I2 => \state__0\(1),
      O => bitchar(12)
    );
\bitchar[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \bitchar_reg_n_0_[21]\,
      I2 => \state__0\(1),
      O => bitchar(13)
    );
\bitchar[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \bitchar_reg_n_0_[22]\,
      I2 => \state__0\(1),
      O => bitchar(14)
    );
\bitchar[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => \bitchar_reg_n_0_[23]\,
      I2 => \state__0\(1),
      O => bitchar(15)
    );
\bitchar[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_1_in__0\(0),
      I1 => \bitchar_reg_n_0_[24]\,
      I2 => \state__0\(1),
      O => bitchar(16)
    );
\bitchar[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \bitchar_reg_n_0_[25]\,
      I2 => \state__0\(1),
      O => bitchar(17)
    );
\bitchar[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_1_in__0\(2),
      I1 => \bitchar_reg_n_0_[26]\,
      I2 => \state__0\(1),
      O => bitchar(18)
    );
\bitchar[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_1_in__0\(3),
      I1 => \bitchar_reg_n_0_[27]\,
      I2 => \state__0\(1),
      O => bitchar(19)
    );
\bitchar[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => asciifont_raddr(5),
      I1 => \bitchar_reg_n_0_[9]\,
      I2 => \state__0\(1),
      O => bitchar(1)
    );
\bitchar[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_1_in__0\(4),
      I1 => \bitchar_reg_n_0_[28]\,
      I2 => \state__0\(1),
      O => bitchar(20)
    );
\bitchar[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_1_in__0\(5),
      I1 => \bitchar_reg_n_0_[29]\,
      I2 => \state__0\(1),
      O => bitchar(21)
    );
\bitchar[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_1_in__0\(6),
      I1 => \bitchar_reg_n_0_[30]\,
      I2 => \state__0\(1),
      O => bitchar(22)
    );
\bitchar[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_1_in__0\(7),
      I1 => \bitchar_reg_n_0_[31]\,
      I2 => \state__0\(1),
      O => bitchar(23)
    );
\bitchar[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in__0\(8),
      I1 => \state__0\(1),
      O => bitchar(24)
    );
\bitchar[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in__0\(9),
      I1 => \state__0\(1),
      O => bitchar(25)
    );
\bitchar[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in__0\(10),
      I1 => \state__0\(1),
      O => bitchar(26)
    );
\bitchar[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => \state__0\(1),
      O => bitchar(27)
    );
\bitchar[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in__0\(12),
      I1 => \state__0\(1),
      O => bitchar(28)
    );
\bitchar[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in__0\(13),
      I1 => \state__0\(1),
      O => bitchar(29)
    );
\bitchar[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => asciifont_raddr(6),
      I1 => \bitchar_reg_n_0_[10]\,
      I2 => \state__0\(1),
      O => bitchar(2)
    );
\bitchar[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in__0\(14),
      I1 => \state__0\(1),
      O => bitchar(30)
    );
\bitchar[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => \bitchar[31]_i_1_n_0\
    );
\bitchar[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in__0\(15),
      I1 => \state__0\(1),
      O => bitchar(31)
    );
\bitchar[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => asciifont_raddr(7),
      I1 => \bitchar_reg_n_0_[11]\,
      I2 => \state__0\(1),
      O => bitchar(3)
    );
\bitchar[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => asciifont_raddr(8),
      I1 => \bitchar_reg_n_0_[12]\,
      I2 => \state__0\(1),
      O => bitchar(4)
    );
\bitchar[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => asciifont_raddr(9),
      I1 => \bitchar_reg_n_0_[13]\,
      I2 => \state__0\(1),
      O => bitchar(5)
    );
\bitchar[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => asciifont_raddr(10),
      I1 => \bitchar_reg_n_0_[14]\,
      I2 => \state__0\(1),
      O => bitchar(6)
    );
\bitchar[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cached_wdata_reg_n_0_[7]\,
      I1 => \bitchar_reg_n_0_[15]\,
      I2 => \state__0\(1),
      O => bitchar(7)
    );
\bitchar[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \bitchar_reg_n_0_[16]\,
      I2 => \state__0\(1),
      O => bitchar(8)
    );
\bitchar[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \bitchar_reg_n_0_[17]\,
      I2 => \state__0\(1),
      O => bitchar(9)
    );
\bitchar_pos_reg0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bitchar_pos_reg0_inferred__0/i__carry_n_0\,
      CO(2) => \bitchar_pos_reg0_inferred__0/i__carry_n_1\,
      CO(1) => \bitchar_pos_reg0_inferred__0/i__carry_n_2\,
      CO(0) => \bitchar_pos_reg0_inferred__0/i__carry_n_3\,
      CYINIT => sel0(7),
      DI(3) => \bitchar_pos_reg_reg_n_0_[4]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => bitchar_pos_reg0(4 downto 1),
      S(3) => \i__carry_i_1_n_0\,
      S(2 downto 0) => sel0(10 downto 8)
    );
\bitchar_pos_reg0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitchar_pos_reg0_inferred__0/i__carry_n_0\,
      CO(3) => \bitchar_pos_reg0_inferred__0/i__carry__0_n_0\,
      CO(2) => \bitchar_pos_reg0_inferred__0/i__carry__0_n_1\,
      CO(1) => \bitchar_pos_reg0_inferred__0/i__carry__0_n_2\,
      CO(0) => \bitchar_pos_reg0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bitchar_pos_reg0(8 downto 5),
      S(3) => \bitchar_pos_reg_reg_n_0_[8]\,
      S(2) => \bitchar_pos_reg_reg_n_0_[7]\,
      S(1) => \bitchar_pos_reg_reg_n_0_[6]\,
      S(0) => \bitchar_pos_reg_reg_n_0_[5]\
    );
\bitchar_pos_reg0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitchar_pos_reg0_inferred__0/i__carry__0_n_0\,
      CO(3) => \bitchar_pos_reg0_inferred__0/i__carry__1_n_0\,
      CO(2) => \bitchar_pos_reg0_inferred__0/i__carry__1_n_1\,
      CO(1) => \bitchar_pos_reg0_inferred__0/i__carry__1_n_2\,
      CO(0) => \bitchar_pos_reg0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bitchar_pos_reg0(12 downto 9),
      S(3) => \bitchar_pos_reg_reg_n_0_[12]\,
      S(2) => \bitchar_pos_reg_reg_n_0_[11]\,
      S(1) => \bitchar_pos_reg_reg_n_0_[10]\,
      S(0) => \bitchar_pos_reg_reg_n_0_[9]\
    );
\bitchar_pos_reg0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitchar_pos_reg0_inferred__0/i__carry__1_n_0\,
      CO(3) => \NLW_bitchar_pos_reg0_inferred__0/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \bitchar_pos_reg0_inferred__0/i__carry__2_n_1\,
      CO(1) => \bitchar_pos_reg0_inferred__0/i__carry__2_n_2\,
      CO(0) => \bitchar_pos_reg0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bitchar_pos_reg0(16 downto 13),
      S(3) => \bitchar_pos_reg_reg_n_0_[16]\,
      S(2) => \bitchar_pos_reg_reg_n_0_[15]\,
      S(1) => \bitchar_pos_reg_reg_n_0_[14]\,
      S(0) => \bitchar_pos_reg_reg_n_0_[13]\
    );
\bitchar_pos_reg0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bitchar_pos_reg0_inferred__1/i__carry_n_0\,
      CO(2) => \bitchar_pos_reg0_inferred__1/i__carry_n_1\,
      CO(1) => \bitchar_pos_reg0_inferred__1/i__carry_n_2\,
      CO(0) => \bitchar_pos_reg0_inferred__1/i__carry_n_3\,
      CYINIT => sel0(7),
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => bitchar_pos_reg02_in(4 downto 2),
      O(0) => \NLW_bitchar_pos_reg0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => \bitchar_pos_reg_reg_n_0_[4]\,
      S(2 downto 0) => sel0(10 downto 8)
    );
\bitchar_pos_reg0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitchar_pos_reg0_inferred__1/i__carry_n_0\,
      CO(3) => \bitchar_pos_reg0_inferred__1/i__carry__0_n_0\,
      CO(2) => \bitchar_pos_reg0_inferred__1/i__carry__0_n_1\,
      CO(1) => \bitchar_pos_reg0_inferred__1/i__carry__0_n_2\,
      CO(0) => \bitchar_pos_reg0_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bitchar_pos_reg02_in(8 downto 5),
      S(3) => \bitchar_pos_reg_reg_n_0_[8]\,
      S(2) => \bitchar_pos_reg_reg_n_0_[7]\,
      S(1) => \bitchar_pos_reg_reg_n_0_[6]\,
      S(0) => \bitchar_pos_reg_reg_n_0_[5]\
    );
\bitchar_pos_reg0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitchar_pos_reg0_inferred__1/i__carry__0_n_0\,
      CO(3) => \bitchar_pos_reg0_inferred__1/i__carry__1_n_0\,
      CO(2) => \bitchar_pos_reg0_inferred__1/i__carry__1_n_1\,
      CO(1) => \bitchar_pos_reg0_inferred__1/i__carry__1_n_2\,
      CO(0) => \bitchar_pos_reg0_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bitchar_pos_reg02_in(12 downto 9),
      S(3) => \bitchar_pos_reg_reg_n_0_[12]\,
      S(2) => \bitchar_pos_reg_reg_n_0_[11]\,
      S(1) => \bitchar_pos_reg_reg_n_0_[10]\,
      S(0) => \bitchar_pos_reg_reg_n_0_[9]\
    );
\bitchar_pos_reg0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitchar_pos_reg0_inferred__1/i__carry__1_n_0\,
      CO(3) => \NLW_bitchar_pos_reg0_inferred__1/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \bitchar_pos_reg0_inferred__1/i__carry__2_n_1\,
      CO(1) => \bitchar_pos_reg0_inferred__1/i__carry__2_n_2\,
      CO(0) => \bitchar_pos_reg0_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bitchar_pos_reg02_in(16 downto 13),
      S(3) => \bitchar_pos_reg_reg_n_0_[16]\,
      S(2) => \bitchar_pos_reg_reg_n_0_[15]\,
      S(1) => \bitchar_pos_reg_reg_n_0_[14]\,
      S(0) => \bitchar_pos_reg_reg_n_0_[13]\
    );
\bitchar_pos_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005515"
    )
        port map (
      I0 => sel0(7),
      I1 => \bitchar_pos_reg[0]_i_2_n_0\,
      I2 => \bitchar_pos_reg_reg_n_0_[4]\,
      I3 => \bitchar_pos_reg[0]_i_3_n_0\,
      I4 => \state__0\(1),
      O => \bitchar_pos_reg[0]_i_1_n_0\
    );
\bitchar_pos_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(8),
      I1 => sel0(7),
      I2 => sel0(10),
      I3 => sel0(9),
      O => \bitchar_pos_reg[0]_i_2_n_0\
    );
\bitchar_pos_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[9]\,
      I1 => \bitchar_pos_reg_reg_n_0_[10]\,
      I2 => \bitchar_pos_reg_reg_n_0_[6]\,
      I3 => \bitchar_pos_reg_reg_n_0_[5]\,
      I4 => \bitchar_pos_reg_reg_n_0_[8]\,
      I5 => \bitchar_pos_reg_reg_n_0_[7]\,
      O => \bitchar_pos_reg[0]_i_3_n_0\
    );
\bitchar_pos_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \bitchar_pos_reg[10]_i_3_n_0\,
      I1 => \cached_addr_reg_n_0_[4]\,
      I2 => \cached_addr_reg_n_0_[3]\,
      I3 => \cached_addr_reg_n_0_[2]\,
      I4 => \state__0\(0),
      I5 => \bitchar_pos_reg[10]_i_4_n_0\,
      O => \bitchar_pos_reg[10]_i_1_n_0\
    );
\bitchar_pos_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => p_0_in1_in(5),
      I3 => \bitchar_pos_reg[10]_i_5_n_0\,
      I4 => p_0_in1_in(6),
      I5 => \bitchar_pos_reg[10]_i_6_n_0\,
      O => \bitchar_pos_reg[10]_i_2_n_0\
    );
\bitchar_pos_reg[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \cached_addr_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[0]_i_4_n_0\,
      O => \bitchar_pos_reg[10]_i_3_n_0\
    );
\bitchar_pos_reg[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \bitchar_pos_reg[10]_i_4_n_0\
    );
\bitchar_pos_reg[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => p_0_in1_in(1),
      I2 => p_0_in1_in(0),
      I3 => p_0_in1_in(2),
      I4 => p_0_in1_in(4),
      O => \bitchar_pos_reg[10]_i_5_n_0\
    );
\bitchar_pos_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F200000002"
    )
        port map (
      I0 => bitchar_pos_reg0(10),
      I1 => \bitchar_pos_reg_reg_n_0_[4]\,
      I2 => \bitchar_pos_reg[16]_i_4_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => bitchar_pos_reg02_in(10),
      O => \bitchar_pos_reg[10]_i_6_n_0\
    );
\bitchar_pos_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AF00AC00A0"
    )
        port map (
      I0 => asciifont_raddr(4),
      I1 => bitchar_pos_reg02_in(11),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \bitchar_pos_reg[16]_i_4_n_0\,
      I5 => bitchar_pos_reg0(11),
      O => \bitchar_pos_reg[11]_i_1_n_0\
    );
\bitchar_pos_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AF00AC00A0"
    )
        port map (
      I0 => asciifont_raddr(5),
      I1 => bitchar_pos_reg02_in(12),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \bitchar_pos_reg[16]_i_4_n_0\,
      I5 => bitchar_pos_reg0(12),
      O => \bitchar_pos_reg[12]_i_1_n_0\
    );
\bitchar_pos_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AF00AC00A0"
    )
        port map (
      I0 => asciifont_raddr(6),
      I1 => bitchar_pos_reg02_in(13),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \bitchar_pos_reg[16]_i_4_n_0\,
      I5 => bitchar_pos_reg0(13),
      O => \bitchar_pos_reg[13]_i_1_n_0\
    );
\bitchar_pos_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AF00AC00A0"
    )
        port map (
      I0 => asciifont_raddr(7),
      I1 => bitchar_pos_reg02_in(14),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \bitchar_pos_reg[16]_i_4_n_0\,
      I5 => bitchar_pos_reg0(14),
      O => \bitchar_pos_reg[14]_i_1_n_0\
    );
\bitchar_pos_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AF00AC00A0"
    )
        port map (
      I0 => asciifont_raddr(8),
      I1 => bitchar_pos_reg02_in(15),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \bitchar_pos_reg[16]_i_4_n_0\,
      I5 => bitchar_pos_reg0(15),
      O => \bitchar_pos_reg[15]_i_1_n_0\
    );
\bitchar_pos_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCFCCCCCCCD"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[4]\,
      I1 => \bitchar_pos_reg[16]_i_3_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => \bitchar_pos_reg[16]_i_4_n_0\,
      O => \bitchar_pos_reg[16]_i_1_n_0\
    );
\bitchar_pos_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AF00AC00A0"
    )
        port map (
      I0 => asciifont_raddr(9),
      I1 => bitchar_pos_reg02_in(16),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \bitchar_pos_reg[16]_i_4_n_0\,
      I5 => bitchar_pos_reg0(16),
      O => \bitchar_pos_reg[16]_i_2_n_0\
    );
\bitchar_pos_reg[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \cached_addr_reg_n_0_[2]\,
      I1 => \cached_addr_reg_n_0_[3]\,
      I2 => \cached_addr_reg_n_0_[4]\,
      I3 => \bitchar_pos_reg[10]_i_3_n_0\,
      O => \bitchar_pos_reg[16]_i_3_n_0\
    );
\bitchar_pos_reg[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \bitchar_pos_reg[16]_i_5_n_0\,
      I1 => \bitchar_pos_reg_reg_n_0_[5]\,
      I2 => \bitchar_pos_reg_reg_n_0_[6]\,
      I3 => sel0(9),
      I4 => sel0(10),
      O => \bitchar_pos_reg[16]_i_4_n_0\
    );
\bitchar_pos_reg[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[9]\,
      I1 => \bitchar_pos_reg_reg_n_0_[10]\,
      I2 => \bitchar_pos_reg_reg_n_0_[7]\,
      I3 => \bitchar_pos_reg_reg_n_0_[8]\,
      I4 => sel0(8),
      I5 => sel0(7),
      O => \bitchar_pos_reg[16]_i_5_n_0\
    );
\bitchar_pos_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000606F6060"
    )
        port map (
      I0 => sel0(8),
      I1 => sel0(7),
      I2 => \bitchar_pos_reg[16]_i_4_n_0\,
      I3 => \bitchar_pos_reg_reg_n_0_[4]\,
      I4 => bitchar_pos_reg0(1),
      I5 => \state__0\(1),
      O => \bitchar_pos_reg[1]_i_1_n_0\
    );
\bitchar_pos_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008B88"
    )
        port map (
      I0 => bitchar_pos_reg02_in(2),
      I1 => \bitchar_pos_reg[16]_i_4_n_0\,
      I2 => \bitchar_pos_reg_reg_n_0_[4]\,
      I3 => bitchar_pos_reg0(2),
      I4 => \state__0\(1),
      O => \bitchar_pos_reg[2]_i_1_n_0\
    );
\bitchar_pos_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008B88"
    )
        port map (
      I0 => bitchar_pos_reg02_in(3),
      I1 => \bitchar_pos_reg[16]_i_4_n_0\,
      I2 => \bitchar_pos_reg_reg_n_0_[4]\,
      I3 => bitchar_pos_reg0(3),
      I4 => \state__0\(1),
      O => \bitchar_pos_reg[3]_i_1_n_0\
    );
\bitchar_pos_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \bitchar_pos_reg[4]_i_2_n_0\,
      O => \bitchar_pos_reg[4]_i_1_n_0\
    );
\bitchar_pos_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F200000002"
    )
        port map (
      I0 => bitchar_pos_reg0(4),
      I1 => \bitchar_pos_reg_reg_n_0_[4]\,
      I2 => \bitchar_pos_reg[16]_i_4_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => bitchar_pos_reg02_in(4),
      O => \bitchar_pos_reg[4]_i_2_n_0\
    );
\bitchar_pos_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => p_0_in1_in(1),
      I3 => p_0_in1_in(0),
      I4 => \bitchar_pos_reg[5]_i_2_n_0\,
      O => \bitchar_pos_reg[5]_i_1_n_0\
    );
\bitchar_pos_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F200000002"
    )
        port map (
      I0 => bitchar_pos_reg0(5),
      I1 => \bitchar_pos_reg_reg_n_0_[4]\,
      I2 => \bitchar_pos_reg[16]_i_4_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => bitchar_pos_reg02_in(5),
      O => \bitchar_pos_reg[5]_i_2_n_0\
    );
\bitchar_pos_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40404004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => p_0_in1_in(2),
      I3 => p_0_in1_in(0),
      I4 => p_0_in1_in(1),
      I5 => \bitchar_pos_reg[6]_i_2_n_0\,
      O => \bitchar_pos_reg[6]_i_1_n_0\
    );
\bitchar_pos_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F200000002"
    )
        port map (
      I0 => bitchar_pos_reg0(6),
      I1 => \bitchar_pos_reg_reg_n_0_[4]\,
      I2 => \bitchar_pos_reg[16]_i_4_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => bitchar_pos_reg02_in(6),
      O => \bitchar_pos_reg[6]_i_2_n_0\
    );
\bitchar_pos_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444441"
    )
        port map (
      I0 => \bitchar_pos_reg[7]_i_2_n_0\,
      I1 => p_0_in1_in(3),
      I2 => p_0_in1_in(1),
      I3 => p_0_in1_in(0),
      I4 => p_0_in1_in(2),
      I5 => \bitchar_pos_reg[7]_i_3_n_0\,
      O => \bitchar_pos_reg[7]_i_1_n_0\
    );
\bitchar_pos_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      O => \bitchar_pos_reg[7]_i_2_n_0\
    );
\bitchar_pos_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F200000002"
    )
        port map (
      I0 => bitchar_pos_reg0(7),
      I1 => \bitchar_pos_reg_reg_n_0_[4]\,
      I2 => \bitchar_pos_reg[16]_i_4_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => bitchar_pos_reg02_in(7),
      O => \bitchar_pos_reg[7]_i_3_n_0\
    );
\bitchar_pos_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAFAEAAAEAAA"
    )
        port map (
      I0 => \bitchar_pos_reg[8]_i_2_n_0\,
      I1 => bitchar_pos_reg02_in(8),
      I2 => \bitchar_pos_reg[10]_i_4_n_0\,
      I3 => \bitchar_pos_reg[16]_i_4_n_0\,
      I4 => \bitchar_pos_reg_reg_n_0_[4]\,
      I5 => bitchar_pos_reg0(8),
      O => \bitchar_pos_reg[8]_i_1_n_0\
    );
\bitchar_pos_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => p_0_in1_in(1),
      I2 => p_0_in1_in(0),
      I3 => p_0_in1_in(2),
      I4 => p_0_in1_in(4),
      I5 => \bitchar_pos_reg[7]_i_2_n_0\,
      O => \bitchar_pos_reg[8]_i_2_n_0\
    );
\bitchar_pos_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => p_0_in1_in(5),
      I3 => \bitchar_pos_reg[10]_i_5_n_0\,
      I4 => \bitchar_pos_reg[9]_i_2_n_0\,
      O => \bitchar_pos_reg[9]_i_1_n_0\
    );
\bitchar_pos_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F200000002"
    )
        port map (
      I0 => bitchar_pos_reg0(9),
      I1 => \bitchar_pos_reg_reg_n_0_[4]\,
      I2 => \bitchar_pos_reg[16]_i_4_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => bitchar_pos_reg02_in(9),
      O => \bitchar_pos_reg[9]_i_2_n_0\
    );
\bitchar_pos_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[0]_i_1_n_0\,
      Q => sel0(7),
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[10]_i_2_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[10]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[16]_i_1_n_0\,
      D => \bitchar_pos_reg[11]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[11]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[16]_i_1_n_0\,
      D => \bitchar_pos_reg[12]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[12]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[16]_i_1_n_0\,
      D => \bitchar_pos_reg[13]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[13]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[16]_i_1_n_0\,
      D => \bitchar_pos_reg[14]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[14]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[16]_i_1_n_0\,
      D => \bitchar_pos_reg[15]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[15]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[16]_i_1_n_0\,
      D => \bitchar_pos_reg[16]_i_2_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[16]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[1]_i_1_n_0\,
      Q => sel0(8),
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[2]_i_1_n_0\,
      Q => sel0(9),
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[3]_i_1_n_0\,
      Q => sel0(10),
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[4]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[5]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[6]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[7]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[8]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[8]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_pos_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar_pos_reg[10]_i_1_n_0\,
      D => \bitchar_pos_reg[9]_i_1_n_0\,
      Q => \bitchar_pos_reg_reg_n_0_[9]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(0),
      Q => \bitchar_reg_n_0_[0]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(10),
      Q => \bitchar_reg_n_0_[10]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(11),
      Q => \bitchar_reg_n_0_[11]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(12),
      Q => \bitchar_reg_n_0_[12]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(13),
      Q => \bitchar_reg_n_0_[13]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(14),
      Q => \bitchar_reg_n_0_[14]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(15),
      Q => \bitchar_reg_n_0_[15]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(16),
      Q => \bitchar_reg_n_0_[16]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(17),
      Q => \bitchar_reg_n_0_[17]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(18),
      Q => \bitchar_reg_n_0_[18]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(19),
      Q => \bitchar_reg_n_0_[19]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(1),
      Q => \bitchar_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(20),
      Q => \bitchar_reg_n_0_[20]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(21),
      Q => \bitchar_reg_n_0_[21]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(22),
      Q => \bitchar_reg_n_0_[22]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(23),
      Q => \bitchar_reg_n_0_[23]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(24),
      Q => \bitchar_reg_n_0_[24]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(25),
      Q => \bitchar_reg_n_0_[25]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(26),
      Q => \bitchar_reg_n_0_[26]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(27),
      Q => \bitchar_reg_n_0_[27]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(28),
      Q => \bitchar_reg_n_0_[28]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(29),
      Q => \bitchar_reg_n_0_[29]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(2),
      Q => \bitchar_reg_n_0_[2]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(30),
      Q => \bitchar_reg_n_0_[30]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(31),
      Q => \bitchar_reg_n_0_[31]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(3),
      Q => \bitchar_reg_n_0_[3]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(4),
      Q => \bitchar_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(5),
      Q => \bitchar_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(6),
      Q => \bitchar_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(7),
      Q => \bitchar_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(8),
      Q => \bitchar_reg_n_0_[8]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bitchar_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \bitchar[31]_i_1_n_0\,
      D => bitchar(9),
      Q => \bitchar_reg_n_0_[9]\,
      R => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => bottom_lim_reg(0),
      S => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(10),
      Q => bottom_lim_reg(10),
      R => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(11),
      Q => bottom_lim_reg(11),
      R => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(12),
      Q => bottom_lim_reg(12),
      R => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(13),
      Q => bottom_lim_reg(13),
      R => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(14),
      Q => bottom_lim_reg(14),
      R => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(15),
      Q => bottom_lim_reg(15),
      R => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => bottom_lim_reg(1),
      S => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => bottom_lim_reg(2),
      S => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => bottom_lim_reg(3),
      S => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => bottom_lim_reg(4),
      S => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => bottom_lim_reg(5),
      S => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => bottom_lim_reg(6),
      S => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => bottom_lim_reg(7),
      S => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => bottom_lim_reg(8),
      R => \cached_id[5]_i_1_n_0\
    );
\bottom_lim_reg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(9),
      Q => bottom_lim_reg(9),
      S => \cached_id[5]_i_1_n_0\
    );
\cached_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(0),
      I1 => s_awvalid,
      I2 => s_araddr(0),
      O => \cached_addr[0]_i_1_n_0\
    );
\cached_addr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(10),
      I1 => s_awvalid,
      I2 => s_araddr(10),
      O => \cached_addr[10]_i_1_n_0\
    );
\cached_addr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(11),
      I1 => s_awvalid,
      I2 => s_araddr(11),
      O => \cached_addr[11]_i_1_n_0\
    );
\cached_addr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(12),
      I1 => s_awvalid,
      I2 => s_araddr(12),
      O => \cached_addr[12]_i_1_n_0\
    );
\cached_addr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(13),
      I1 => s_awvalid,
      I2 => s_araddr(13),
      O => \cached_addr[13]_i_1_n_0\
    );
\cached_addr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(14),
      I1 => s_awvalid,
      I2 => s_araddr(14),
      O => \cached_addr[14]_i_1_n_0\
    );
\cached_addr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(15),
      I1 => s_awvalid,
      I2 => s_araddr(15),
      O => \cached_addr[15]_i_1_n_0\
    );
\cached_addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(1),
      I1 => s_awvalid,
      I2 => s_araddr(1),
      O => \cached_addr[1]_i_1_n_0\
    );
\cached_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(2),
      I1 => s_awvalid,
      I2 => s_araddr(2),
      O => \cached_addr[2]_i_1_n_0\
    );
\cached_addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(3),
      I1 => s_awvalid,
      I2 => s_araddr(3),
      O => \cached_addr[3]_i_1_n_0\
    );
\cached_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(4),
      I1 => s_awvalid,
      I2 => s_araddr(4),
      O => \cached_addr[4]_i_1_n_0\
    );
\cached_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(5),
      I1 => s_awvalid,
      I2 => s_araddr(5),
      O => \cached_addr[5]_i_1_n_0\
    );
\cached_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(6),
      I1 => s_awvalid,
      I2 => s_araddr(6),
      O => \cached_addr[6]_i_1_n_0\
    );
\cached_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(7),
      I1 => s_awvalid,
      I2 => s_araddr(7),
      O => \cached_addr[7]_i_1_n_0\
    );
\cached_addr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(8),
      I1 => s_awvalid,
      I2 => s_araddr(8),
      O => \cached_addr[8]_i_1_n_0\
    );
\cached_addr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awaddr(9),
      I1 => s_awvalid,
      I2 => s_araddr(9),
      O => \cached_addr[9]_i_1_n_0\
    );
\cached_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[0]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[0]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[10]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[10]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[11]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[11]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[12]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[12]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[13]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[13]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[14]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[14]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[15]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[15]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[1]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[2]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[2]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[3]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[3]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[4]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[5]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[6]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[7]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[8]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[8]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_addr[9]_i_1_n_0\,
      Q => \cached_addr_reg_n_0_[9]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awid(0),
      I1 => s_awvalid,
      I2 => s_arid(0),
      O => \cached_id[0]_i_1_n_0\
    );
\cached_id[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awid(1),
      I1 => s_awvalid,
      I2 => s_arid(1),
      O => \cached_id[1]_i_1_n_0\
    );
\cached_id[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awid(2),
      I1 => s_awvalid,
      I2 => s_arid(2),
      O => \cached_id[2]_i_1_n_0\
    );
\cached_id[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awid(3),
      I1 => s_awvalid,
      I2 => s_arid(3),
      O => \cached_id[3]_i_1_n_0\
    );
\cached_id[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awid(4),
      I1 => s_awvalid,
      I2 => s_arid(4),
      O => \cached_id[4]_i_1_n_0\
    );
\cached_id[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => \cached_id[5]_i_1_n_0\
    );
\cached_id[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_awid(5),
      I1 => s_awvalid,
      I2 => s_arid(5),
      O => \cached_id[5]_i_2_n_0\
    );
\cached_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_id[0]_i_1_n_0\,
      Q => s_rid(0),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_id[1]_i_1_n_0\,
      Q => s_rid(1),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_id[2]_i_1_n_0\,
      Q => s_rid(2),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_id[3]_i_1_n_0\,
      Q => s_rid(3),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_id[4]_i_1_n_0\,
      Q => s_rid(4),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_id_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => \cached_id[5]_i_2_n_0\,
      Q => s_rid(5),
      R => \cached_id[5]_i_1_n_0\
    );
cached_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^s_arready\,
      D => s_arvalid,
      Q => cached_rd,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(16),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(0),
      O => p_2_in(0)
    );
\cached_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(26),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(10),
      O => p_2_in(10)
    );
\cached_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(27),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(11),
      O => p_2_in(11)
    );
\cached_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(28),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(12),
      O => p_2_in(12)
    );
\cached_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(29),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(13),
      O => p_2_in(13)
    );
\cached_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(30),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(14),
      O => p_2_in(14)
    );
\cached_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(31),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(15),
      O => p_2_in(15)
    );
\cached_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(16),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(16)
    );
\cached_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(17),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(17)
    );
\cached_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(18),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(18)
    );
\cached_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(19),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(19)
    );
\cached_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(17),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(1),
      O => p_2_in(1)
    );
\cached_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(20),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(20)
    );
\cached_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(21),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(21)
    );
\cached_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(22),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(22)
    );
\cached_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(23),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(23)
    );
\cached_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(24),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(24)
    );
\cached_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(25),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(25)
    );
\cached_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(26),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(26)
    );
\cached_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(27),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(27)
    );
\cached_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(28),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(28)
    );
\cached_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(29),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(29)
    );
\cached_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(18),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(2),
      O => p_2_in(2)
    );
\cached_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(30),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(30)
    );
\cached_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => dma_recv_state_reg_n_0,
      I1 => linebuf_wen,
      I2 => dma_rvalid,
      O => \cached_rdata[31]_i_1_n_0\
    );
\cached_rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => dma_rdata(31),
      I1 => dma_recv_state_reg_n_0,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => linebuf_wen,
      I4 => dma_rvalid,
      O => p_2_in(31)
    );
\cached_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(19),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(3),
      O => p_2_in(3)
    );
\cached_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(20),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(4),
      O => p_2_in(4)
    );
\cached_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(21),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(5),
      O => p_2_in(5)
    );
\cached_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(22),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(6),
      O => p_2_in(6)
    );
\cached_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(23),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(7),
      O => p_2_in(7)
    );
\cached_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(24),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(8),
      O => p_2_in(8)
    );
\cached_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAA222AAAA"
    )
        port map (
      I0 => \cached_rdata__0\(25),
      I1 => dma_rvalid,
      I2 => linebuf_wen,
      I3 => \cached_rdata_flag_reg_n_0_[1]\,
      I4 => dma_recv_state_reg_n_0,
      I5 => dma_rdata(9),
      O => p_2_in(9)
    );
\cached_rdata_flag[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAC0"
    )
        port map (
      I0 => dma_recv_state_reg_n_0,
      I1 => \cached_rdata_flag_reg_n_0_[1]\,
      I2 => linebuf_wen,
      I3 => dma_rvalid,
      O => \cached_rdata_flag[0]_i_1_n_0\
    );
\cached_rdata_flag[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E0C"
    )
        port map (
      I0 => dma_recv_state_reg_n_0,
      I1 => \cached_rdata_flag_reg_n_0_[1]\,
      I2 => linebuf_wen,
      I3 => dma_rvalid,
      O => \cached_rdata_flag[1]_i_1_n_0\
    );
\cached_rdata_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cached_rdata_flag[0]_i_1_n_0\,
      Q => linebuf_wen,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cached_rdata_flag[1]_i_1_n_0\,
      Q => \cached_rdata_flag_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(0),
      Q => cached_rdata(0),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(10),
      Q => cached_rdata(10),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(11),
      Q => cached_rdata(11),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(12),
      Q => cached_rdata(12),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(13),
      Q => cached_rdata(13),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(14),
      Q => cached_rdata(14),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(15),
      Q => cached_rdata(15),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(16),
      Q => \cached_rdata__0\(16),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(17),
      Q => \cached_rdata__0\(17),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(18),
      Q => \cached_rdata__0\(18),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(19),
      Q => \cached_rdata__0\(19),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(1),
      Q => cached_rdata(1),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(20),
      Q => \cached_rdata__0\(20),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(21),
      Q => \cached_rdata__0\(21),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(22),
      Q => \cached_rdata__0\(22),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(23),
      Q => \cached_rdata__0\(23),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(24),
      Q => \cached_rdata__0\(24),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(25),
      Q => \cached_rdata__0\(25),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(26),
      Q => \cached_rdata__0\(26),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(27),
      Q => \cached_rdata__0\(27),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(28),
      Q => \cached_rdata__0\(28),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(29),
      Q => \cached_rdata__0\(29),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(2),
      Q => cached_rdata(2),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(30),
      Q => \cached_rdata__0\(30),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(31),
      Q => \cached_rdata__0\(31),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(3),
      Q => cached_rdata(3),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(4),
      Q => cached_rdata(4),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(5),
      Q => cached_rdata(5),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(6),
      Q => cached_rdata(6),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(7),
      Q => cached_rdata(7),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(8),
      Q => cached_rdata(8),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cached_rdata[31]_i_1_n_0\,
      D => p_2_in(9),
      Q => cached_rdata(9),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => s_wlast,
      I4 => s_wvalid,
      O => cached_wdata
    );
\cached_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(0),
      Q => asciifont_raddr(4),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(10),
      Q => p_0_in1_in(2),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(11),
      Q => p_0_in1_in(3),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(12),
      Q => p_0_in1_in(4),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(13),
      Q => p_0_in1_in(5),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(14),
      Q => p_0_in1_in(6),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(15),
      Q => p_0_in1_in(7),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(16),
      Q => \p_1_in__0\(0),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(17),
      Q => \p_1_in__0\(1),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(18),
      Q => \p_1_in__0\(2),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(19),
      Q => \p_1_in__0\(3),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(1),
      Q => asciifont_raddr(5),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(20),
      Q => \p_1_in__0\(4),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(21),
      Q => \p_1_in__0\(5),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(22),
      Q => \p_1_in__0\(6),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(23),
      Q => \p_1_in__0\(7),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(24),
      Q => \p_1_in__0\(8),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(25),
      Q => \p_1_in__0\(9),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(26),
      Q => \p_1_in__0\(10),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(27),
      Q => \p_1_in__0\(11),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(28),
      Q => \p_1_in__0\(12),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(29),
      Q => \p_1_in__0\(13),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(2),
      Q => asciifont_raddr(6),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(30),
      Q => \p_1_in__0\(14),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(31),
      Q => \p_1_in__0\(15),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(3),
      Q => asciifont_raddr(7),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(4),
      Q => asciifont_raddr(8),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(5),
      Q => asciifont_raddr(9),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(6),
      Q => asciifont_raddr(10),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(7),
      Q => \cached_wdata_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(8),
      Q => p_0_in1_in(0),
      R => \cached_id[5]_i_1_n_0\
    );
\cached_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cached_wdata,
      D => s_wdata(9),
      Q => p_0_in1_in(1),
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_x_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in1_in(0),
      O => prex(0)
    );
\charpos_x_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => p_0_in1_in(0),
      O => charpos_x_reg0(1)
    );
\charpos_x_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => p_0_in1_in(0),
      I2 => p_0_in1_in(1),
      O => charpos_x_reg0(2)
    );
\charpos_x_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => p_0_in1_in(1),
      I2 => p_0_in1_in(0),
      I3 => p_0_in1_in(2),
      O => charpos_x_reg0(3)
    );
\charpos_x_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => p_0_in1_in(2),
      I2 => p_0_in1_in(0),
      I3 => p_0_in1_in(1),
      I4 => p_0_in1_in(3),
      O => charpos_x_reg0(4)
    );
\charpos_x_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => p_0_in1_in(3),
      I2 => p_0_in1_in(1),
      I3 => p_0_in1_in(0),
      I4 => p_0_in1_in(2),
      I5 => p_0_in1_in(4),
      O => charpos_x_reg0(5)
    );
\charpos_x_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \charpos_x_reg[6]_i_3_n_0\,
      I1 => \cached_addr_reg_n_0_[2]\,
      I2 => \cached_addr_reg_n_0_[4]\,
      I3 => \cached_addr_reg_n_0_[3]\,
      O => \charpos_x_reg[6]_i_1_n_0\
    );
\charpos_x_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \bitchar_pos_reg[10]_i_5_n_0\,
      I2 => p_0_in1_in(6),
      O => charpos_x_reg0(6)
    );
\charpos_x_reg[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bitchar_pos_reg[10]_i_3_n_0\,
      I1 => s_bready,
      O => \charpos_x_reg[6]_i_3_n_0\
    );
\charpos_x_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => prex(0),
      Q => \charpos_x_reg_reg_n_0_[0]\,
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_x_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => charpos_x_reg0(1),
      Q => \charpos_x_reg_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_x_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => charpos_x_reg0(2),
      Q => \charpos_x_reg_reg_n_0_[2]\,
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_x_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => charpos_x_reg0(3),
      Q => \charpos_x_reg_reg_n_0_[3]\,
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_x_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => charpos_x_reg0(4),
      Q => \charpos_x_reg_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_x_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => charpos_x_reg0(5),
      Q => \charpos_x_reg_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_x_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => charpos_x_reg0(6),
      Q => \charpos_x_reg_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_y_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => asciifont_raddr(4),
      Q => charpos_y_reg(0),
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_y_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => asciifont_raddr(5),
      Q => charpos_y_reg(1),
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_y_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => asciifont_raddr(6),
      Q => charpos_y_reg(2),
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_y_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => asciifont_raddr(7),
      Q => charpos_y_reg(3),
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_y_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => asciifont_raddr(8),
      Q => charpos_y_reg(4),
      R => \cached_id[5]_i_1_n_0\
    );
\charpos_y_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \charpos_x_reg[6]_i_1_n_0\,
      D => asciifont_raddr(9),
      Q => charpos_y_reg(5),
      R => \cached_id[5]_i_1_n_0\
    );
cur_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cur_cnt0_carry_n_0,
      CO(2) => cur_cnt0_carry_n_1,
      CO(1) => cur_cnt0_carry_n_2,
      CO(0) => cur_cnt0_carry_n_3,
      CYINIT => \cur_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => cur_cnt0_carry_n_4,
      O(2) => cur_cnt0_carry_n_5,
      O(1) => cur_cnt0_carry_n_6,
      O(0) => cur_cnt0_carry_n_7,
      S(3) => \cur_cnt_reg_n_0_[4]\,
      S(2) => \cur_cnt_reg_n_0_[3]\,
      S(1) => \cur_cnt_reg_n_0_[2]\,
      S(0) => \cur_cnt_reg_n_0_[1]\
    );
\cur_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cur_cnt0_carry_n_0,
      CO(3) => \cur_cnt0_carry__0_n_0\,
      CO(2) => \cur_cnt0_carry__0_n_1\,
      CO(1) => \cur_cnt0_carry__0_n_2\,
      CO(0) => \cur_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_cnt0_carry__0_n_4\,
      O(2) => \cur_cnt0_carry__0_n_5\,
      O(1) => \cur_cnt0_carry__0_n_6\,
      O(0) => \cur_cnt0_carry__0_n_7\,
      S(3) => \cur_cnt_reg_n_0_[8]\,
      S(2) => \cur_cnt_reg_n_0_[7]\,
      S(1) => \cur_cnt_reg_n_0_[6]\,
      S(0) => \cur_cnt_reg_n_0_[5]\
    );
\cur_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_cnt0_carry__0_n_0\,
      CO(3) => \cur_cnt0_carry__1_n_0\,
      CO(2) => \cur_cnt0_carry__1_n_1\,
      CO(1) => \cur_cnt0_carry__1_n_2\,
      CO(0) => \cur_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_cnt0_carry__1_n_4\,
      O(2) => \cur_cnt0_carry__1_n_5\,
      O(1) => \cur_cnt0_carry__1_n_6\,
      O(0) => \cur_cnt0_carry__1_n_7\,
      S(3) => \cur_cnt_reg_n_0_[12]\,
      S(2) => \cur_cnt_reg_n_0_[11]\,
      S(1) => \cur_cnt_reg_n_0_[10]\,
      S(0) => \cur_cnt_reg_n_0_[9]\
    );
\cur_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_cnt0_carry__1_n_0\,
      CO(3) => \cur_cnt0_carry__2_n_0\,
      CO(2) => \cur_cnt0_carry__2_n_1\,
      CO(1) => \cur_cnt0_carry__2_n_2\,
      CO(0) => \cur_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_cnt0_carry__2_n_4\,
      O(2) => \cur_cnt0_carry__2_n_5\,
      O(1) => \cur_cnt0_carry__2_n_6\,
      O(0) => \cur_cnt0_carry__2_n_7\,
      S(3) => \cur_cnt_reg_n_0_[16]\,
      S(2) => \cur_cnt_reg_n_0_[15]\,
      S(1) => \cur_cnt_reg_n_0_[14]\,
      S(0) => \cur_cnt_reg_n_0_[13]\
    );
\cur_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_cnt0_carry__2_n_0\,
      CO(3) => \cur_cnt0_carry__3_n_0\,
      CO(2) => \cur_cnt0_carry__3_n_1\,
      CO(1) => \cur_cnt0_carry__3_n_2\,
      CO(0) => \cur_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_cnt0_carry__3_n_4\,
      O(2) => \cur_cnt0_carry__3_n_5\,
      O(1) => \cur_cnt0_carry__3_n_6\,
      O(0) => \cur_cnt0_carry__3_n_7\,
      S(3) => \cur_cnt_reg_n_0_[20]\,
      S(2) => \cur_cnt_reg_n_0_[19]\,
      S(1) => \cur_cnt_reg_n_0_[18]\,
      S(0) => \cur_cnt_reg_n_0_[17]\
    );
\cur_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_cnt0_carry__3_n_0\,
      CO(3) => \cur_cnt0_carry__4_n_0\,
      CO(2) => \cur_cnt0_carry__4_n_1\,
      CO(1) => \cur_cnt0_carry__4_n_2\,
      CO(0) => \cur_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_cnt0_carry__4_n_4\,
      O(2) => \cur_cnt0_carry__4_n_5\,
      O(1) => \cur_cnt0_carry__4_n_6\,
      O(0) => \cur_cnt0_carry__4_n_7\,
      S(3) => \cur_cnt_reg_n_0_[24]\,
      S(2) => \cur_cnt_reg_n_0_[23]\,
      S(1) => \cur_cnt_reg_n_0_[22]\,
      S(0) => \cur_cnt_reg_n_0_[21]\
    );
\cur_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_cnt0_carry__4_n_0\,
      CO(3) => \cur_cnt0_carry__5_n_0\,
      CO(2) => \cur_cnt0_carry__5_n_1\,
      CO(1) => \cur_cnt0_carry__5_n_2\,
      CO(0) => \cur_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_cnt0_carry__5_n_4\,
      O(2) => \cur_cnt0_carry__5_n_5\,
      O(1) => \cur_cnt0_carry__5_n_6\,
      O(0) => \cur_cnt0_carry__5_n_7\,
      S(3) => \cur_cnt_reg_n_0_[28]\,
      S(2) => \cur_cnt_reg_n_0_[27]\,
      S(1) => \cur_cnt_reg_n_0_[26]\,
      S(0) => \cur_cnt_reg_n_0_[25]\
    );
\cur_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_cnt0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_cur_cnt0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cur_cnt0_carry__6_n_2\,
      CO(0) => \cur_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cur_cnt0_carry__6_O_UNCONNECTED\(3),
      O(2) => \cur_cnt0_carry__6_n_5\,
      O(1) => \cur_cnt0_carry__6_n_6\,
      O(0) => \cur_cnt0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \cur_cnt_reg_n_0_[31]\,
      S(1) => \cur_cnt_reg_n_0_[30]\,
      S(0) => \cur_cnt_reg_n_0_[29]\
    );
\cur_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      O => cur_cnt(0)
    );
\cur_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__1_n_6\,
      O => cur_cnt(10)
    );
\cur_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__1_n_5\,
      O => cur_cnt(11)
    );
\cur_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__1_n_4\,
      O => cur_cnt(12)
    );
\cur_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__2_n_7\,
      O => cur_cnt(13)
    );
\cur_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__2_n_6\,
      O => cur_cnt(14)
    );
\cur_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__2_n_5\,
      O => cur_cnt(15)
    );
\cur_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__2_n_4\,
      O => cur_cnt(16)
    );
\cur_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__3_n_7\,
      O => cur_cnt(17)
    );
\cur_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__3_n_6\,
      O => cur_cnt(18)
    );
\cur_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__3_n_5\,
      O => cur_cnt(19)
    );
\cur_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => cur_cnt0_carry_n_7,
      O => cur_cnt(1)
    );
\cur_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__3_n_4\,
      O => cur_cnt(20)
    );
\cur_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__4_n_7\,
      O => cur_cnt(21)
    );
\cur_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__4_n_6\,
      O => cur_cnt(22)
    );
\cur_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__4_n_5\,
      O => cur_cnt(23)
    );
\cur_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__4_n_4\,
      O => cur_cnt(24)
    );
\cur_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__5_n_7\,
      O => cur_cnt(25)
    );
\cur_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__5_n_6\,
      O => cur_cnt(26)
    );
\cur_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__5_n_5\,
      O => cur_cnt(27)
    );
\cur_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__5_n_4\,
      O => cur_cnt(28)
    );
\cur_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__6_n_7\,
      O => cur_cnt(29)
    );
\cur_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => cur_cnt0_carry_n_6,
      O => cur_cnt(2)
    );
\cur_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__6_n_6\,
      O => cur_cnt(30)
    );
\cur_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__6_n_5\,
      O => cur_cnt(31)
    );
\cur_cnt[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cur_cnt[31]_i_3_n_0\,
      I1 => \cur_cnt[31]_i_4_n_0\,
      I2 => \cur_cnt_reg_n_0_[1]\,
      I3 => \cur_cnt_reg_n_0_[30]\,
      I4 => \cur_cnt_reg_n_0_[31]\,
      I5 => \cur_cnt[31]_i_5_n_0\,
      O => \cur_cnt[31]_i_2_n_0\
    );
\cur_cnt[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cur_cnt[31]_i_6_n_0\,
      I1 => \cur_cnt_reg_n_0_[3]\,
      I2 => \cur_cnt_reg_n_0_[2]\,
      I3 => \cur_cnt_reg_n_0_[5]\,
      I4 => \cur_cnt_reg_n_0_[4]\,
      I5 => \cur_cnt[31]_i_7_n_0\,
      O => \cur_cnt[31]_i_3_n_0\
    );
\cur_cnt[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \cur_cnt_reg_n_0_[26]\,
      I1 => \cur_cnt_reg_n_0_[27]\,
      I2 => \cur_cnt_reg_n_0_[29]\,
      I3 => \cur_cnt_reg_n_0_[28]\,
      O => \cur_cnt[31]_i_4_n_0\
    );
\cur_cnt[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \cur_cnt_reg_n_0_[20]\,
      I1 => \cur_cnt_reg_n_0_[21]\,
      I2 => \cur_cnt_reg_n_0_[18]\,
      I3 => \cur_cnt_reg_n_0_[19]\,
      I4 => \cur_cnt[31]_i_8_n_0\,
      O => \cur_cnt[31]_i_5_n_0\
    );
\cur_cnt[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \cur_cnt_reg_n_0_[7]\,
      I1 => \cur_cnt_reg_n_0_[6]\,
      I2 => \cur_cnt_reg_n_0_[8]\,
      I3 => \cur_cnt_reg_n_0_[9]\,
      O => \cur_cnt[31]_i_6_n_0\
    );
\cur_cnt[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \cur_cnt_reg_n_0_[13]\,
      I1 => \cur_cnt_reg_n_0_[12]\,
      I2 => \cur_cnt_reg_n_0_[10]\,
      I3 => \cur_cnt_reg_n_0_[11]\,
      I4 => \cur_cnt[31]_i_9_n_0\,
      O => \cur_cnt[31]_i_7_n_0\
    );
\cur_cnt[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cur_cnt_reg_n_0_[23]\,
      I1 => \cur_cnt_reg_n_0_[22]\,
      I2 => \cur_cnt_reg_n_0_[25]\,
      I3 => \cur_cnt_reg_n_0_[24]\,
      O => \cur_cnt[31]_i_8_n_0\
    );
\cur_cnt[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cur_cnt_reg_n_0_[15]\,
      I1 => \cur_cnt_reg_n_0_[14]\,
      I2 => \cur_cnt_reg_n_0_[17]\,
      I3 => \cur_cnt_reg_n_0_[16]\,
      O => \cur_cnt[31]_i_9_n_0\
    );
\cur_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => cur_cnt0_carry_n_5,
      O => cur_cnt(3)
    );
\cur_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => cur_cnt0_carry_n_4,
      O => cur_cnt(4)
    );
\cur_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__0_n_7\,
      O => cur_cnt(5)
    );
\cur_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__0_n_6\,
      O => cur_cnt(6)
    );
\cur_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__0_n_5\,
      O => cur_cnt(7)
    );
\cur_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__0_n_4\,
      O => cur_cnt(8)
    );
\cur_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => \cur_cnt0_carry__1_n_7\,
      O => cur_cnt(9)
    );
\cur_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(0),
      Q => \cur_cnt_reg_n_0_[0]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(10),
      Q => \cur_cnt_reg_n_0_[10]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(11),
      Q => \cur_cnt_reg_n_0_[11]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(12),
      Q => \cur_cnt_reg_n_0_[12]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(13),
      Q => \cur_cnt_reg_n_0_[13]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(14),
      Q => \cur_cnt_reg_n_0_[14]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(15),
      Q => \cur_cnt_reg_n_0_[15]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(16),
      Q => \cur_cnt_reg_n_0_[16]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(17),
      Q => \cur_cnt_reg_n_0_[17]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(18),
      Q => \cur_cnt_reg_n_0_[18]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(19),
      Q => \cur_cnt_reg_n_0_[19]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(1),
      Q => \cur_cnt_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(20),
      Q => \cur_cnt_reg_n_0_[20]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(21),
      Q => \cur_cnt_reg_n_0_[21]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(22),
      Q => \cur_cnt_reg_n_0_[22]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(23),
      Q => \cur_cnt_reg_n_0_[23]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(24),
      Q => \cur_cnt_reg_n_0_[24]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(25),
      Q => \cur_cnt_reg_n_0_[25]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(26),
      Q => \cur_cnt_reg_n_0_[26]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(27),
      Q => \cur_cnt_reg_n_0_[27]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(28),
      Q => \cur_cnt_reg_n_0_[28]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(29),
      Q => \cur_cnt_reg_n_0_[29]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(2),
      Q => \cur_cnt_reg_n_0_[2]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(30),
      Q => \cur_cnt_reg_n_0_[30]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(31),
      Q => \cur_cnt_reg_n_0_[31]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(3),
      Q => \cur_cnt_reg_n_0_[3]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(4),
      Q => \cur_cnt_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(5),
      Q => \cur_cnt_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(6),
      Q => \cur_cnt_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(7),
      Q => \cur_cnt_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(8),
      Q => \cur_cnt_reg_n_0_[8]\,
      R => \cached_id[5]_i_1_n_0\
    );
\cur_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_cnt(9),
      Q => \cur_cnt_reg_n_0_[9]\,
      R => \cached_id[5]_i_1_n_0\
    );
cur_disable_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => \p_1_in__0\(0),
      Q => cur_disable_reg,
      R => \cached_id[5]_i_1_n_0\
    );
cur_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \cur_cnt[31]_i_2_n_0\,
      I1 => \cur_cnt_reg_n_0_[0]\,
      I2 => cur_reg_n_0,
      O => cur_i_1_n_0
    );
cur_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cur_i_1_n_0,
      Q => cur_reg_n_0,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_x_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => p_0_in1_in(0),
      Q => \curpos_x_reg_reg_n_0_[0]\,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_x_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => p_0_in1_in(1),
      Q => \curpos_x_reg_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_x_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => p_0_in1_in(2),
      Q => \curpos_x_reg_reg_n_0_[2]\,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_x_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => p_0_in1_in(3),
      Q => \curpos_x_reg_reg_n_0_[3]\,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_x_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => p_0_in1_in(4),
      Q => \curpos_x_reg_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_x_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => p_0_in1_in(5),
      Q => \curpos_x_reg_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_x_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => p_0_in1_in(6),
      Q => \curpos_x_reg_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_x_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => p_0_in1_in(7),
      Q => \curpos_x_reg_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_y_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \charpos_x_reg[6]_i_3_n_0\,
      I1 => \cached_addr_reg_n_0_[2]\,
      I2 => \cached_addr_reg_n_0_[3]\,
      I3 => \cached_addr_reg_n_0_[4]\,
      O => cur_disable_reg1_out
    );
\curpos_y_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => asciifont_raddr(4),
      Q => curpos_y_reg(0),
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_y_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => asciifont_raddr(5),
      Q => curpos_y_reg(1),
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_y_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => asciifont_raddr(6),
      Q => curpos_y_reg(2),
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_y_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => asciifont_raddr(7),
      Q => curpos_y_reg(3),
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_y_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => asciifont_raddr(8),
      Q => curpos_y_reg(4),
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_y_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => asciifont_raddr(9),
      Q => curpos_y_reg(5),
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_y_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => asciifont_raddr(10),
      Q => curpos_y_reg(6),
      R => \cached_id[5]_i_1_n_0\
    );
\curpos_y_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cur_disable_reg1_out,
      D => \cached_wdata_reg_n_0_[7]\,
      Q => curpos_y_reg(7),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \cached_addr_reg_n_0_[2]\,
      I1 => \cached_addr_reg_n_0_[3]\,
      I2 => \cached_addr_reg_n_0_[4]\,
      I3 => \charpos_x_reg[6]_i_3_n_0\,
      O => \dma_addr_reg[31]_i_1_n_0\
    );
\dma_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => asciifont_raddr(4),
      Q => \dma_addr_reg_reg_n_0_[0]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => p_0_in1_in(2),
      Q => \dma_addr_reg_reg_n_0_[10]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => p_0_in1_in(3),
      Q => \dma_addr_reg_reg_n_0_[11]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => p_0_in1_in(4),
      Q => \dma_addr_reg_reg_n_0_[12]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => p_0_in1_in(5),
      Q => \dma_addr_reg_reg_n_0_[13]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => p_0_in1_in(6),
      Q => \dma_addr_reg_reg_n_0_[14]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => p_0_in1_in(7),
      Q => \dma_addr_reg_reg_n_0_[15]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => \dma_addr_reg_reg_n_0_[16]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => \dma_addr_reg_reg_n_0_[17]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => \dma_addr_reg_reg_n_0_[18]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => \dma_addr_reg_reg_n_0_[19]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => asciifont_raddr(5),
      Q => \dma_addr_reg_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => \dma_addr_reg_reg_n_0_[20]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => \dma_addr_reg_reg_n_0_[21]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => \dma_addr_reg_reg_n_0_[22]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => \dma_addr_reg_reg_n_0_[23]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => \dma_addr_reg_reg_n_0_[24]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(9),
      Q => \dma_addr_reg_reg_n_0_[25]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(10),
      Q => \dma_addr_reg_reg_n_0_[26]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(11),
      Q => \dma_addr_reg_reg_n_0_[27]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(12),
      Q => \dma_addr_reg_reg_n_0_[28]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(13),
      Q => \dma_addr_reg_reg_n_0_[29]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => asciifont_raddr(6),
      Q => \dma_addr_reg_reg_n_0_[2]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(14),
      Q => \dma_addr_reg_reg_n_0_[30]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \p_1_in__0\(15),
      Q => \dma_addr_reg_reg_n_0_[31]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => asciifont_raddr(7),
      Q => \dma_addr_reg_reg_n_0_[3]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => asciifont_raddr(8),
      Q => \dma_addr_reg_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => asciifont_raddr(9),
      Q => \dma_addr_reg_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => asciifont_raddr(10),
      Q => \dma_addr_reg_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \cached_wdata_reg_n_0_[7]\,
      Q => \dma_addr_reg_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => p_0_in1_in(0),
      Q => \dma_addr_reg_reg_n_0_[8]\,
      R => \cached_id[5]_i_1_n_0\
    );
\dma_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => p_0_in1_in(1),
      Q => \dma_addr_reg_reg_n_0_[9]\,
      R => \cached_id[5]_i_1_n_0\
    );
dma_arvalid3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dma_arvalid3_carry_n_0,
      CO(2) => dma_arvalid3_carry_n_1,
      CO(1) => dma_arvalid3_carry_n_2,
      CO(0) => dma_arvalid3_carry_n_3,
      CYINIT => '1',
      DI(3) => dma_arvalid3_carry_i_1_n_0,
      DI(2) => dma_arvalid3_carry_i_2_n_0,
      DI(1) => dma_arvalid3_carry_i_3_n_0,
      DI(0) => dma_arvalid3_carry_i_4_n_0,
      O(3 downto 0) => NLW_dma_arvalid3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => dma_arvalid3_carry_i_5_n_0,
      S(2) => dma_arvalid3_carry_i_6_n_0,
      S(1) => dma_arvalid3_carry_i_7_n_0,
      S(0) => dma_arvalid3_carry_i_8_n_0
    );
\dma_arvalid3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dma_arvalid3_carry_n_0,
      CO(3) => dma_arvalid315_in,
      CO(2) => \dma_arvalid3_carry__0_n_1\,
      CO(1) => \dma_arvalid3_carry__0_n_2\,
      CO(0) => \dma_arvalid3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dma_arvalid3_carry__0_i_1_n_0\,
      DI(2) => \dma_arvalid3_carry__0_i_2_n_0\,
      DI(1) => \dma_arvalid3_carry__0_i_3_n_0\,
      DI(0) => \dma_arvalid3_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_dma_arvalid3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \dma_arvalid3_carry__0_i_5_n_0\,
      S(2) => \dma_arvalid3_carry__0_i_6_n_0\,
      S(1) => \dma_arvalid3_carry__0_i_7_n_0\,
      S(0) => \dma_arvalid3_carry__0_i_8_n_0\
    );
\dma_arvalid3_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => dma_tmp_height(15),
      I1 => dma_trans_yptr_reg(15),
      I2 => dma_tmp_height(14),
      I3 => dma_trans_yptr_reg(14),
      O => \dma_arvalid3_carry__0_i_1_n_0\
    );
\dma_arvalid3_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => dma_tmp_height(13),
      I1 => dma_trans_yptr_reg(13),
      I2 => dma_tmp_height(12),
      I3 => dma_trans_yptr_reg(12),
      O => \dma_arvalid3_carry__0_i_2_n_0\
    );
\dma_arvalid3_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => dma_tmp_height(11),
      I1 => dma_trans_yptr_reg(11),
      I2 => dma_tmp_height(10),
      I3 => dma_trans_yptr_reg(10),
      O => \dma_arvalid3_carry__0_i_3_n_0\
    );
\dma_arvalid3_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => dma_tmp_height(9),
      I1 => dma_trans_yptr_reg(9),
      I2 => dma_tmp_height(8),
      I3 => dma_trans_yptr_reg(8),
      O => \dma_arvalid3_carry__0_i_4_n_0\
    );
\dma_arvalid3_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_trans_yptr_reg(15),
      I1 => dma_tmp_height(15),
      I2 => dma_trans_yptr_reg(14),
      I3 => dma_tmp_height(14),
      O => \dma_arvalid3_carry__0_i_5_n_0\
    );
\dma_arvalid3_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_trans_yptr_reg(13),
      I1 => dma_tmp_height(13),
      I2 => dma_trans_yptr_reg(12),
      I3 => dma_tmp_height(12),
      O => \dma_arvalid3_carry__0_i_6_n_0\
    );
\dma_arvalid3_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_trans_yptr_reg(11),
      I1 => dma_tmp_height(11),
      I2 => dma_trans_yptr_reg(10),
      I3 => dma_tmp_height(10),
      O => \dma_arvalid3_carry__0_i_7_n_0\
    );
\dma_arvalid3_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_trans_yptr_reg(9),
      I1 => dma_tmp_height(9),
      I2 => dma_trans_yptr_reg(8),
      I3 => dma_tmp_height(8),
      O => \dma_arvalid3_carry__0_i_8_n_0\
    );
dma_arvalid3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => dma_tmp_height(7),
      I1 => dma_trans_yptr_reg(7),
      I2 => dma_tmp_height(6),
      I3 => dma_trans_yptr_reg(6),
      O => dma_arvalid3_carry_i_1_n_0
    );
dma_arvalid3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => dma_tmp_height(5),
      I1 => dma_trans_yptr_reg(5),
      I2 => dma_tmp_height(4),
      I3 => dma_trans_yptr_reg(4),
      O => dma_arvalid3_carry_i_2_n_0
    );
dma_arvalid3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => dma_tmp_height(3),
      I1 => dma_trans_yptr_reg(3),
      I2 => dma_tmp_height(2),
      I3 => dma_trans_yptr_reg(2),
      O => dma_arvalid3_carry_i_3_n_0
    );
dma_arvalid3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => dma_tmp_height(1),
      I1 => dma_trans_yptr_reg(1),
      I2 => dma_tmp_height(0),
      I3 => dma_trans_yptr_reg(0),
      O => dma_arvalid3_carry_i_4_n_0
    );
dma_arvalid3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_trans_yptr_reg(7),
      I1 => dma_tmp_height(7),
      I2 => dma_trans_yptr_reg(6),
      I3 => dma_tmp_height(6),
      O => dma_arvalid3_carry_i_5_n_0
    );
dma_arvalid3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_trans_yptr_reg(5),
      I1 => dma_tmp_height(5),
      I2 => dma_trans_yptr_reg(4),
      I3 => dma_tmp_height(4),
      O => dma_arvalid3_carry_i_6_n_0
    );
dma_arvalid3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_trans_yptr_reg(3),
      I1 => dma_tmp_height(3),
      I2 => dma_trans_yptr_reg(2),
      I3 => dma_tmp_height(2),
      O => dma_arvalid3_carry_i_7_n_0
    );
dma_arvalid3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_trans_yptr_reg(1),
      I1 => dma_tmp_height(1),
      I2 => dma_trans_yptr_reg(0),
      I3 => dma_tmp_height(0),
      O => dma_arvalid3_carry_i_8_n_0
    );
dma_arvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => dma_arvalid_INST_0_i_1_n_0,
      I1 => dma_buf_free_cnt(11),
      I2 => dma_buf_free_cnt(13),
      I3 => dma_buf_free_cnt(8),
      I4 => dma_buf_free_cnt(10),
      I5 => dma_arvalid_INST_0_i_2_n_0,
      O => \^dma_arvalid\
    );
dma_arvalid_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dma_buf_free_cnt(7),
      I1 => dma_buf_free_cnt(9),
      I2 => dma_buf_free_cnt(12),
      I3 => dma_buf_free_cnt(6),
      O => dma_arvalid_INST_0_i_1_n_0
    );
dma_arvalid_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \cached_rdata_flag_reg_n_0_[1]\,
      I1 => linebuf_wen,
      I2 => dma_arvalid315_in,
      I3 => dma_tmp_mode,
      I4 => dma_recv_state_reg_n_0,
      O => dma_arvalid_INST_0_i_2_n_0
    );
dma_buf_free_cnt_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dma_buf_free_cnt_carry_n_0,
      CO(2) => dma_buf_free_cnt_carry_n_1,
      CO(1) => dma_buf_free_cnt_carry_n_2,
      CO(0) => dma_buf_free_cnt_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => dma_buf_head_t(3 downto 0),
      O(3 downto 0) => NLW_dma_buf_free_cnt_carry_O_UNCONNECTED(3 downto 0),
      S(3) => dma_buf_free_cnt_carry_i_1_n_0,
      S(2) => dma_buf_free_cnt_carry_i_2_n_0,
      S(1) => dma_buf_free_cnt_carry_i_3_n_0,
      S(0) => dma_buf_free_cnt_carry_i_4_n_0
    );
\dma_buf_free_cnt_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dma_buf_free_cnt_carry_n_0,
      CO(3) => \dma_buf_free_cnt_carry__0_n_0\,
      CO(2) => \dma_buf_free_cnt_carry__0_n_1\,
      CO(1) => \dma_buf_free_cnt_carry__0_n_2\,
      CO(0) => \dma_buf_free_cnt_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dma_buf_head_t(7 downto 4),
      O(3 downto 2) => dma_buf_free_cnt(7 downto 6),
      O(1 downto 0) => \NLW_dma_buf_free_cnt_carry__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \dma_buf_free_cnt_carry__0_i_1_n_0\,
      S(2) => \dma_buf_free_cnt_carry__0_i_2_n_0\,
      S(1) => \dma_buf_free_cnt_carry__0_i_3_n_0\,
      S(0) => \dma_buf_free_cnt_carry__0_i_4_n_0\
    );
\dma_buf_free_cnt_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(7),
      I1 => dma_buf_tail_reg(7),
      O => \dma_buf_free_cnt_carry__0_i_1_n_0\
    );
\dma_buf_free_cnt_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(6),
      I1 => dma_buf_tail_reg(6),
      O => \dma_buf_free_cnt_carry__0_i_2_n_0\
    );
\dma_buf_free_cnt_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(5),
      I1 => dma_buf_tail_reg(5),
      O => \dma_buf_free_cnt_carry__0_i_3_n_0\
    );
\dma_buf_free_cnt_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(4),
      I1 => dma_buf_tail_reg(4),
      O => \dma_buf_free_cnt_carry__0_i_4_n_0\
    );
\dma_buf_free_cnt_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_buf_free_cnt_carry__0_n_0\,
      CO(3) => \dma_buf_free_cnt_carry__1_n_0\,
      CO(2) => \dma_buf_free_cnt_carry__1_n_1\,
      CO(1) => \dma_buf_free_cnt_carry__1_n_2\,
      CO(0) => \dma_buf_free_cnt_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dma_buf_head_t(11 downto 8),
      O(3 downto 0) => dma_buf_free_cnt(11 downto 8),
      S(3) => \dma_buf_free_cnt_carry__1_i_1_n_0\,
      S(2) => \dma_buf_free_cnt_carry__1_i_2_n_0\,
      S(1) => \dma_buf_free_cnt_carry__1_i_3_n_0\,
      S(0) => \dma_buf_free_cnt_carry__1_i_4_n_0\
    );
\dma_buf_free_cnt_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(11),
      I1 => dma_buf_tail_reg(11),
      O => \dma_buf_free_cnt_carry__1_i_1_n_0\
    );
\dma_buf_free_cnt_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(10),
      I1 => dma_buf_tail_reg(10),
      O => \dma_buf_free_cnt_carry__1_i_2_n_0\
    );
\dma_buf_free_cnt_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(9),
      I1 => dma_buf_tail_reg(9),
      O => \dma_buf_free_cnt_carry__1_i_3_n_0\
    );
\dma_buf_free_cnt_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(8),
      I1 => dma_buf_tail_reg(8),
      O => \dma_buf_free_cnt_carry__1_i_4_n_0\
    );
\dma_buf_free_cnt_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_buf_free_cnt_carry__1_n_0\,
      CO(3 downto 1) => \NLW_dma_buf_free_cnt_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dma_buf_free_cnt_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => dma_buf_head_t(12),
      O(3 downto 2) => \NLW_dma_buf_free_cnt_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => dma_buf_free_cnt(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \dma_buf_free_cnt_carry__2_i_1_n_0\,
      S(0) => \dma_buf_free_cnt_carry__2_i_2_n_0\
    );
\dma_buf_free_cnt_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(13),
      I1 => dma_buf_tail_reg(13),
      O => \dma_buf_free_cnt_carry__2_i_1_n_0\
    );
\dma_buf_free_cnt_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(12),
      I1 => dma_buf_tail_reg(12),
      O => \dma_buf_free_cnt_carry__2_i_2_n_0\
    );
dma_buf_free_cnt_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(3),
      I1 => dma_buf_tail_reg(3),
      O => dma_buf_free_cnt_carry_i_1_n_0
    );
dma_buf_free_cnt_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(2),
      I1 => dma_buf_tail_reg(2),
      O => dma_buf_free_cnt_carry_i_2_n_0
    );
dma_buf_free_cnt_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(1),
      I1 => dma_buf_tail_reg(1),
      O => dma_buf_free_cnt_carry_i_3_n_0
    );
dma_buf_free_cnt_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_buf_head_t(0),
      I1 => dma_buf_tail_reg(0),
      O => dma_buf_free_cnt_carry_i_4_n_0
    );
\dma_buf_head_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(0),
      Q => dma_buf_head_t(0),
      R => '0'
    );
\dma_buf_head_t_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(10),
      Q => dma_buf_head_t(10),
      R => '0'
    );
\dma_buf_head_t_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(11),
      Q => dma_buf_head_t(11),
      R => '0'
    );
\dma_buf_head_t_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(12),
      Q => dma_buf_head_t(12),
      R => '0'
    );
\dma_buf_head_t_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(13),
      Q => dma_buf_head_t(13),
      R => '0'
    );
\dma_buf_head_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(1),
      Q => dma_buf_head_t(1),
      R => '0'
    );
\dma_buf_head_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(2),
      Q => dma_buf_head_t(2),
      R => '0'
    );
\dma_buf_head_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(3),
      Q => dma_buf_head_t(3),
      R => '0'
    );
\dma_buf_head_t_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(4),
      Q => dma_buf_head_t(4),
      R => '0'
    );
\dma_buf_head_t_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(5),
      Q => dma_buf_head_t(5),
      R => '0'
    );
\dma_buf_head_t_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(6),
      Q => dma_buf_head_t(6),
      R => '0'
    );
\dma_buf_head_t_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(7),
      Q => dma_buf_head_t(7),
      R => '0'
    );
\dma_buf_head_t_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(8),
      Q => dma_buf_head_t(8),
      R => '0'
    );
\dma_buf_head_t_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_buf_head_t_t(9),
      Q => dma_buf_head_t(9),
      R => '0'
    );
\dma_buf_head_t_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(0),
      Q => dma_buf_head_t_t(0),
      R => '0'
    );
\dma_buf_head_t_t_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(10),
      Q => dma_buf_head_t_t(10),
      R => '0'
    );
\dma_buf_head_t_t_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(11),
      Q => dma_buf_head_t_t(11),
      R => '0'
    );
\dma_buf_head_t_t_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(12),
      Q => dma_buf_head_t_t(12),
      R => '0'
    );
\dma_buf_head_t_t_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(13),
      Q => dma_buf_head_t_t(13),
      R => '0'
    );
\dma_buf_head_t_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(1),
      Q => dma_buf_head_t_t(1),
      R => '0'
    );
\dma_buf_head_t_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(2),
      Q => dma_buf_head_t_t(2),
      R => '0'
    );
\dma_buf_head_t_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(3),
      Q => dma_buf_head_t_t(3),
      R => '0'
    );
\dma_buf_head_t_t_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(4),
      Q => dma_buf_head_t_t(4),
      R => '0'
    );
\dma_buf_head_t_t_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(5),
      Q => dma_buf_head_t_t(5),
      R => '0'
    );
\dma_buf_head_t_t_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(6),
      Q => dma_buf_head_t_t(6),
      R => '0'
    );
\dma_buf_head_t_t_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(7),
      Q => dma_buf_head_t_t(7),
      R => '0'
    );
\dma_buf_head_t_t_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(8),
      Q => dma_buf_head_t_t(8),
      R => '0'
    );
\dma_buf_head_t_t_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_linebuf_head_reg(9),
      Q => dma_buf_head_t_t(9),
      R => '0'
    );
\dma_buf_tail[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => vga_sync_start_t_t,
      I1 => resetn,
      O => dma_trans_yptr
    );
\dma_buf_tail[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_buf_tail_reg(0),
      O => \dma_buf_tail[0]_i_3_n_0\
    );
\dma_buf_tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[0]_i_2_n_7\,
      Q => dma_buf_tail_reg(0),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_buf_tail_reg[0]_i_2_n_0\,
      CO(2) => \dma_buf_tail_reg[0]_i_2_n_1\,
      CO(1) => \dma_buf_tail_reg[0]_i_2_n_2\,
      CO(0) => \dma_buf_tail_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \dma_buf_tail_reg[0]_i_2_n_4\,
      O(2) => \dma_buf_tail_reg[0]_i_2_n_5\,
      O(1) => \dma_buf_tail_reg[0]_i_2_n_6\,
      O(0) => \dma_buf_tail_reg[0]_i_2_n_7\,
      S(3 downto 1) => dma_buf_tail_reg(3 downto 1),
      S(0) => \dma_buf_tail[0]_i_3_n_0\
    );
\dma_buf_tail_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[8]_i_1_n_5\,
      Q => dma_buf_tail_reg(10),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[8]_i_1_n_4\,
      Q => dma_buf_tail_reg(11),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[12]_i_1_n_7\,
      Q => dma_buf_tail_reg(12),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_buf_tail_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_dma_buf_tail_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dma_buf_tail_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_dma_buf_tail_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \dma_buf_tail_reg[12]_i_1_n_6\,
      O(0) => \dma_buf_tail_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => dma_buf_tail_reg(13 downto 12)
    );
\dma_buf_tail_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[12]_i_1_n_6\,
      Q => dma_buf_tail_reg(13),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[0]_i_2_n_6\,
      Q => dma_buf_tail_reg(1),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[0]_i_2_n_5\,
      Q => dma_buf_tail_reg(2),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[0]_i_2_n_4\,
      Q => dma_buf_tail_reg(3),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[4]_i_1_n_7\,
      Q => dma_buf_tail_reg(4),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_buf_tail_reg[0]_i_2_n_0\,
      CO(3) => \dma_buf_tail_reg[4]_i_1_n_0\,
      CO(2) => \dma_buf_tail_reg[4]_i_1_n_1\,
      CO(1) => \dma_buf_tail_reg[4]_i_1_n_2\,
      CO(0) => \dma_buf_tail_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_buf_tail_reg[4]_i_1_n_4\,
      O(2) => \dma_buf_tail_reg[4]_i_1_n_5\,
      O(1) => \dma_buf_tail_reg[4]_i_1_n_6\,
      O(0) => \dma_buf_tail_reg[4]_i_1_n_7\,
      S(3 downto 0) => dma_buf_tail_reg(7 downto 4)
    );
\dma_buf_tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[4]_i_1_n_6\,
      Q => dma_buf_tail_reg(5),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[4]_i_1_n_5\,
      Q => dma_buf_tail_reg(6),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[4]_i_1_n_4\,
      Q => dma_buf_tail_reg(7),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[8]_i_1_n_7\,
      Q => dma_buf_tail_reg(8),
      R => dma_trans_yptr
    );
\dma_buf_tail_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_buf_tail_reg[4]_i_1_n_0\,
      CO(3) => \dma_buf_tail_reg[8]_i_1_n_0\,
      CO(2) => \dma_buf_tail_reg[8]_i_1_n_1\,
      CO(1) => \dma_buf_tail_reg[8]_i_1_n_2\,
      CO(0) => \dma_buf_tail_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_buf_tail_reg[8]_i_1_n_4\,
      O(2) => \dma_buf_tail_reg[8]_i_1_n_5\,
      O(1) => \dma_buf_tail_reg[8]_i_1_n_6\,
      O(0) => \dma_buf_tail_reg[8]_i_1_n_7\,
      S(3 downto 0) => dma_buf_tail_reg(11 downto 8)
    );
\dma_buf_tail_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_buf_tail_reg[8]_i_1_n_6\,
      Q => dma_buf_tail_reg(9),
      R => dma_trans_yptr
    );
\dma_current_addr[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[11]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(11),
      O => \dma_current_addr[11]_i_2_n_0\
    );
\dma_current_addr[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[10]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(10),
      O => \dma_current_addr[11]_i_3_n_0\
    );
\dma_current_addr[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[9]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(9),
      O => \dma_current_addr[11]_i_4_n_0\
    );
\dma_current_addr[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[8]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(8),
      O => \dma_current_addr[11]_i_5_n_0\
    );
\dma_current_addr[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[15]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(15),
      O => \dma_current_addr[15]_i_2_n_0\
    );
\dma_current_addr[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[14]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(14),
      O => \dma_current_addr[15]_i_3_n_0\
    );
\dma_current_addr[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[13]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(13),
      O => \dma_current_addr[15]_i_4_n_0\
    );
\dma_current_addr[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[12]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(12),
      O => \dma_current_addr[15]_i_5_n_0\
    );
\dma_current_addr[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[19]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(19),
      O => \dma_current_addr[19]_i_2_n_0\
    );
\dma_current_addr[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[18]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(18),
      O => \dma_current_addr[19]_i_3_n_0\
    );
\dma_current_addr[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[17]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(17),
      O => \dma_current_addr[19]_i_4_n_0\
    );
\dma_current_addr[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[16]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(16),
      O => \dma_current_addr[19]_i_5_n_0\
    );
\dma_current_addr[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[23]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(23),
      O => \dma_current_addr[23]_i_2_n_0\
    );
\dma_current_addr[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[22]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(22),
      O => \dma_current_addr[23]_i_3_n_0\
    );
\dma_current_addr[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[21]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(21),
      O => \dma_current_addr[23]_i_4_n_0\
    );
\dma_current_addr[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[20]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(20),
      O => \dma_current_addr[23]_i_5_n_0\
    );
\dma_current_addr[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[27]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(27),
      O => \dma_current_addr[27]_i_2_n_0\
    );
\dma_current_addr[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[26]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(26),
      O => \dma_current_addr[27]_i_3_n_0\
    );
\dma_current_addr[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[25]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(25),
      O => \dma_current_addr[27]_i_4_n_0\
    );
\dma_current_addr[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[24]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(24),
      O => \dma_current_addr[27]_i_5_n_0\
    );
\dma_current_addr[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => linebuf_wen,
      I1 => vga_sync_start_t_t,
      O => \dma_current_addr[31]_i_1_n_0\
    );
\dma_current_addr[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[31]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(31),
      O => \dma_current_addr[31]_i_3_n_0\
    );
\dma_current_addr[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[30]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(30),
      O => \dma_current_addr[31]_i_4_n_0\
    );
\dma_current_addr[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[29]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(29),
      O => \dma_current_addr[31]_i_5_n_0\
    );
\dma_current_addr[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[28]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(28),
      O => \dma_current_addr[31]_i_6_n_0\
    );
\dma_current_addr[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[1]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(1),
      O => \dma_current_addr[3]_i_2_n_0\
    );
\dma_current_addr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[3]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(3),
      O => \dma_current_addr[3]_i_3_n_0\
    );
\dma_current_addr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[2]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(2),
      O => \dma_current_addr[3]_i_4_n_0\
    );
\dma_current_addr[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \^dma_araddr\(1),
      I1 => \dma_addr_reg_reg_n_0_[1]\,
      I2 => vga_sync_start_t_t,
      O => \dma_current_addr[3]_i_5_n_0\
    );
\dma_current_addr[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[0]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(0),
      O => \dma_current_addr[3]_i_6_n_0\
    );
\dma_current_addr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[7]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(7),
      O => \dma_current_addr[7]_i_2_n_0\
    );
\dma_current_addr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[6]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(6),
      O => \dma_current_addr[7]_i_3_n_0\
    );
\dma_current_addr[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[5]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(5),
      O => \dma_current_addr[7]_i_4_n_0\
    );
\dma_current_addr[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[4]\,
      I1 => vga_sync_start_t_t,
      I2 => \^dma_araddr\(4),
      O => \dma_current_addr[7]_i_5_n_0\
    );
\dma_current_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[3]_i_1_n_7\,
      Q => \^dma_araddr\(0),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[11]_i_1_n_5\,
      Q => \^dma_araddr\(10),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[11]_i_1_n_4\,
      Q => \^dma_araddr\(11),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_current_addr_reg[7]_i_1_n_0\,
      CO(3) => \dma_current_addr_reg[11]_i_1_n_0\,
      CO(2) => \dma_current_addr_reg[11]_i_1_n_1\,
      CO(1) => \dma_current_addr_reg[11]_i_1_n_2\,
      CO(0) => \dma_current_addr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_current_addr_reg[11]_i_1_n_4\,
      O(2) => \dma_current_addr_reg[11]_i_1_n_5\,
      O(1) => \dma_current_addr_reg[11]_i_1_n_6\,
      O(0) => \dma_current_addr_reg[11]_i_1_n_7\,
      S(3) => \dma_current_addr[11]_i_2_n_0\,
      S(2) => \dma_current_addr[11]_i_3_n_0\,
      S(1) => \dma_current_addr[11]_i_4_n_0\,
      S(0) => \dma_current_addr[11]_i_5_n_0\
    );
\dma_current_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[15]_i_1_n_7\,
      Q => \^dma_araddr\(12),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[15]_i_1_n_6\,
      Q => \^dma_araddr\(13),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[15]_i_1_n_5\,
      Q => \^dma_araddr\(14),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[15]_i_1_n_4\,
      Q => \^dma_araddr\(15),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_current_addr_reg[11]_i_1_n_0\,
      CO(3) => \dma_current_addr_reg[15]_i_1_n_0\,
      CO(2) => \dma_current_addr_reg[15]_i_1_n_1\,
      CO(1) => \dma_current_addr_reg[15]_i_1_n_2\,
      CO(0) => \dma_current_addr_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_current_addr_reg[15]_i_1_n_4\,
      O(2) => \dma_current_addr_reg[15]_i_1_n_5\,
      O(1) => \dma_current_addr_reg[15]_i_1_n_6\,
      O(0) => \dma_current_addr_reg[15]_i_1_n_7\,
      S(3) => \dma_current_addr[15]_i_2_n_0\,
      S(2) => \dma_current_addr[15]_i_3_n_0\,
      S(1) => \dma_current_addr[15]_i_4_n_0\,
      S(0) => \dma_current_addr[15]_i_5_n_0\
    );
\dma_current_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[19]_i_1_n_7\,
      Q => \^dma_araddr\(16),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[19]_i_1_n_6\,
      Q => \^dma_araddr\(17),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[19]_i_1_n_5\,
      Q => \^dma_araddr\(18),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[19]_i_1_n_4\,
      Q => \^dma_araddr\(19),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_current_addr_reg[15]_i_1_n_0\,
      CO(3) => \dma_current_addr_reg[19]_i_1_n_0\,
      CO(2) => \dma_current_addr_reg[19]_i_1_n_1\,
      CO(1) => \dma_current_addr_reg[19]_i_1_n_2\,
      CO(0) => \dma_current_addr_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_current_addr_reg[19]_i_1_n_4\,
      O(2) => \dma_current_addr_reg[19]_i_1_n_5\,
      O(1) => \dma_current_addr_reg[19]_i_1_n_6\,
      O(0) => \dma_current_addr_reg[19]_i_1_n_7\,
      S(3) => \dma_current_addr[19]_i_2_n_0\,
      S(2) => \dma_current_addr[19]_i_3_n_0\,
      S(1) => \dma_current_addr[19]_i_4_n_0\,
      S(0) => \dma_current_addr[19]_i_5_n_0\
    );
\dma_current_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[3]_i_1_n_6\,
      Q => \^dma_araddr\(1),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[23]_i_1_n_7\,
      Q => \^dma_araddr\(20),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[23]_i_1_n_6\,
      Q => \^dma_araddr\(21),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[23]_i_1_n_5\,
      Q => \^dma_araddr\(22),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[23]_i_1_n_4\,
      Q => \^dma_araddr\(23),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_current_addr_reg[19]_i_1_n_0\,
      CO(3) => \dma_current_addr_reg[23]_i_1_n_0\,
      CO(2) => \dma_current_addr_reg[23]_i_1_n_1\,
      CO(1) => \dma_current_addr_reg[23]_i_1_n_2\,
      CO(0) => \dma_current_addr_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_current_addr_reg[23]_i_1_n_4\,
      O(2) => \dma_current_addr_reg[23]_i_1_n_5\,
      O(1) => \dma_current_addr_reg[23]_i_1_n_6\,
      O(0) => \dma_current_addr_reg[23]_i_1_n_7\,
      S(3) => \dma_current_addr[23]_i_2_n_0\,
      S(2) => \dma_current_addr[23]_i_3_n_0\,
      S(1) => \dma_current_addr[23]_i_4_n_0\,
      S(0) => \dma_current_addr[23]_i_5_n_0\
    );
\dma_current_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[27]_i_1_n_7\,
      Q => \^dma_araddr\(24),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[27]_i_1_n_6\,
      Q => \^dma_araddr\(25),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[27]_i_1_n_5\,
      Q => \^dma_araddr\(26),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[27]_i_1_n_4\,
      Q => \^dma_araddr\(27),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_current_addr_reg[23]_i_1_n_0\,
      CO(3) => \dma_current_addr_reg[27]_i_1_n_0\,
      CO(2) => \dma_current_addr_reg[27]_i_1_n_1\,
      CO(1) => \dma_current_addr_reg[27]_i_1_n_2\,
      CO(0) => \dma_current_addr_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_current_addr_reg[27]_i_1_n_4\,
      O(2) => \dma_current_addr_reg[27]_i_1_n_5\,
      O(1) => \dma_current_addr_reg[27]_i_1_n_6\,
      O(0) => \dma_current_addr_reg[27]_i_1_n_7\,
      S(3) => \dma_current_addr[27]_i_2_n_0\,
      S(2) => \dma_current_addr[27]_i_3_n_0\,
      S(1) => \dma_current_addr[27]_i_4_n_0\,
      S(0) => \dma_current_addr[27]_i_5_n_0\
    );
\dma_current_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[31]_i_2_n_7\,
      Q => \^dma_araddr\(28),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[31]_i_2_n_6\,
      Q => \^dma_araddr\(29),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[3]_i_1_n_5\,
      Q => \^dma_araddr\(2),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[31]_i_2_n_5\,
      Q => \^dma_araddr\(30),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[31]_i_2_n_4\,
      Q => \^dma_araddr\(31),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_current_addr_reg[27]_i_1_n_0\,
      CO(3) => \NLW_dma_current_addr_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \dma_current_addr_reg[31]_i_2_n_1\,
      CO(1) => \dma_current_addr_reg[31]_i_2_n_2\,
      CO(0) => \dma_current_addr_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_current_addr_reg[31]_i_2_n_4\,
      O(2) => \dma_current_addr_reg[31]_i_2_n_5\,
      O(1) => \dma_current_addr_reg[31]_i_2_n_6\,
      O(0) => \dma_current_addr_reg[31]_i_2_n_7\,
      S(3) => \dma_current_addr[31]_i_3_n_0\,
      S(2) => \dma_current_addr[31]_i_4_n_0\,
      S(1) => \dma_current_addr[31]_i_5_n_0\,
      S(0) => \dma_current_addr[31]_i_6_n_0\
    );
\dma_current_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[3]_i_1_n_4\,
      Q => \^dma_araddr\(3),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_current_addr_reg[3]_i_1_n_0\,
      CO(2) => \dma_current_addr_reg[3]_i_1_n_1\,
      CO(1) => \dma_current_addr_reg[3]_i_1_n_2\,
      CO(0) => \dma_current_addr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \dma_current_addr[3]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \dma_current_addr_reg[3]_i_1_n_4\,
      O(2) => \dma_current_addr_reg[3]_i_1_n_5\,
      O(1) => \dma_current_addr_reg[3]_i_1_n_6\,
      O(0) => \dma_current_addr_reg[3]_i_1_n_7\,
      S(3) => \dma_current_addr[3]_i_3_n_0\,
      S(2) => \dma_current_addr[3]_i_4_n_0\,
      S(1) => \dma_current_addr[3]_i_5_n_0\,
      S(0) => \dma_current_addr[3]_i_6_n_0\
    );
\dma_current_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[7]_i_1_n_7\,
      Q => \^dma_araddr\(4),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[7]_i_1_n_6\,
      Q => \^dma_araddr\(5),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[7]_i_1_n_5\,
      Q => \^dma_araddr\(6),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[7]_i_1_n_4\,
      Q => \^dma_araddr\(7),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_current_addr_reg[3]_i_1_n_0\,
      CO(3) => \dma_current_addr_reg[7]_i_1_n_0\,
      CO(2) => \dma_current_addr_reg[7]_i_1_n_1\,
      CO(1) => \dma_current_addr_reg[7]_i_1_n_2\,
      CO(0) => \dma_current_addr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_current_addr_reg[7]_i_1_n_4\,
      O(2) => \dma_current_addr_reg[7]_i_1_n_5\,
      O(1) => \dma_current_addr_reg[7]_i_1_n_6\,
      O(0) => \dma_current_addr_reg[7]_i_1_n_7\,
      S(3) => \dma_current_addr[7]_i_2_n_0\,
      S(2) => \dma_current_addr[7]_i_3_n_0\,
      S(1) => \dma_current_addr[7]_i_4_n_0\,
      S(0) => \dma_current_addr[7]_i_5_n_0\
    );
\dma_current_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[11]_i_1_n_7\,
      Q => \^dma_araddr\(8),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_current_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dma_current_addr[31]_i_1_n_0\,
      D => \dma_current_addr_reg[11]_i_1_n_6\,
      Q => \^dma_araddr\(9),
      R => \cached_id[5]_i_1_n_0\
    );
dma_recv_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD500FF00"
    )
        port map (
      I0 => dma_rvalid,
      I1 => linebuf_wen,
      I2 => \cached_rdata_flag_reg_n_0_[1]\,
      I3 => dma_recv_state_reg_n_0,
      I4 => dma_rlast,
      I5 => dma_recv_state,
      O => dma_recv_state_i_1_n_0
    );
dma_recv_state_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dma_arready,
      I1 => \^dma_arvalid\,
      O => dma_recv_state
    );
dma_recv_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dma_recv_state_i_1_n_0,
      Q => dma_recv_state_reg_n_0,
      R => \cached_id[5]_i_1_n_0\
    );
dma_rready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => dma_recv_state_reg_n_0,
      I1 => \cached_rdata_flag_reg_n_0_[1]\,
      I2 => linebuf_wen,
      O => dma_rready
    );
dma_tmp_height0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dma_tmp_height0_carry_n_0,
      CO(2) => dma_tmp_height0_carry_n_1,
      CO(1) => dma_tmp_height0_carry_n_2,
      CO(0) => dma_tmp_height0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => bottom_lim_reg(3 downto 0),
      O(3 downto 0) => dma_tmp_height00_out(3 downto 0),
      S(3) => dma_tmp_height0_carry_i_1_n_0,
      S(2) => dma_tmp_height0_carry_i_2_n_0,
      S(1) => dma_tmp_height0_carry_i_3_n_0,
      S(0) => dma_tmp_height0_carry_i_4_n_0
    );
\dma_tmp_height0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dma_tmp_height0_carry_n_0,
      CO(3) => \dma_tmp_height0_carry__0_n_0\,
      CO(2) => \dma_tmp_height0_carry__0_n_1\,
      CO(1) => \dma_tmp_height0_carry__0_n_2\,
      CO(0) => \dma_tmp_height0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bottom_lim_reg(7 downto 4),
      O(3 downto 0) => dma_tmp_height00_out(7 downto 4),
      S(3) => \dma_tmp_height0_carry__0_i_1_n_0\,
      S(2) => \dma_tmp_height0_carry__0_i_2_n_0\,
      S(1) => \dma_tmp_height0_carry__0_i_3_n_0\,
      S(0) => \dma_tmp_height0_carry__0_i_4_n_0\
    );
\dma_tmp_height0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(7),
      I1 => \top_lim_reg_reg_n_0_[7]\,
      O => \dma_tmp_height0_carry__0_i_1_n_0\
    );
\dma_tmp_height0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(6),
      I1 => \top_lim_reg_reg_n_0_[6]\,
      O => \dma_tmp_height0_carry__0_i_2_n_0\
    );
\dma_tmp_height0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(5),
      I1 => \top_lim_reg_reg_n_0_[5]\,
      O => \dma_tmp_height0_carry__0_i_3_n_0\
    );
\dma_tmp_height0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(4),
      I1 => \top_lim_reg_reg_n_0_[4]\,
      O => \dma_tmp_height0_carry__0_i_4_n_0\
    );
\dma_tmp_height0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_tmp_height0_carry__0_n_0\,
      CO(3) => \dma_tmp_height0_carry__1_n_0\,
      CO(2) => \dma_tmp_height0_carry__1_n_1\,
      CO(1) => \dma_tmp_height0_carry__1_n_2\,
      CO(0) => \dma_tmp_height0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bottom_lim_reg(11 downto 8),
      O(3 downto 0) => dma_tmp_height00_out(11 downto 8),
      S(3) => \dma_tmp_height0_carry__1_i_1_n_0\,
      S(2) => \dma_tmp_height0_carry__1_i_2_n_0\,
      S(1) => \dma_tmp_height0_carry__1_i_3_n_0\,
      S(0) => \dma_tmp_height0_carry__1_i_4_n_0\
    );
\dma_tmp_height0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(11),
      I1 => \top_lim_reg_reg_n_0_[11]\,
      O => \dma_tmp_height0_carry__1_i_1_n_0\
    );
\dma_tmp_height0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(10),
      I1 => \top_lim_reg_reg_n_0_[10]\,
      O => \dma_tmp_height0_carry__1_i_2_n_0\
    );
\dma_tmp_height0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(9),
      I1 => \top_lim_reg_reg_n_0_[9]\,
      O => \dma_tmp_height0_carry__1_i_3_n_0\
    );
\dma_tmp_height0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(8),
      I1 => \top_lim_reg_reg_n_0_[8]\,
      O => \dma_tmp_height0_carry__1_i_4_n_0\
    );
\dma_tmp_height0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_tmp_height0_carry__1_n_0\,
      CO(3) => \NLW_dma_tmp_height0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \dma_tmp_height0_carry__2_n_1\,
      CO(1) => \dma_tmp_height0_carry__2_n_2\,
      CO(0) => \dma_tmp_height0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => bottom_lim_reg(14 downto 12),
      O(3 downto 0) => dma_tmp_height00_out(15 downto 12),
      S(3) => \dma_tmp_height0_carry__2_i_1_n_0\,
      S(2) => \dma_tmp_height0_carry__2_i_2_n_0\,
      S(1) => \dma_tmp_height0_carry__2_i_3_n_0\,
      S(0) => \dma_tmp_height0_carry__2_i_4_n_0\
    );
\dma_tmp_height0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(15),
      I1 => \top_lim_reg_reg_n_0_[15]\,
      O => \dma_tmp_height0_carry__2_i_1_n_0\
    );
\dma_tmp_height0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(14),
      I1 => \top_lim_reg_reg_n_0_[14]\,
      O => \dma_tmp_height0_carry__2_i_2_n_0\
    );
\dma_tmp_height0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(13),
      I1 => \top_lim_reg_reg_n_0_[13]\,
      O => \dma_tmp_height0_carry__2_i_3_n_0\
    );
\dma_tmp_height0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(12),
      I1 => \top_lim_reg_reg_n_0_[12]\,
      O => \dma_tmp_height0_carry__2_i_4_n_0\
    );
dma_tmp_height0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(3),
      I1 => \top_lim_reg_reg_n_0_[3]\,
      O => dma_tmp_height0_carry_i_1_n_0
    );
dma_tmp_height0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(2),
      I1 => \top_lim_reg_reg_n_0_[2]\,
      O => dma_tmp_height0_carry_i_2_n_0
    );
dma_tmp_height0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(1),
      I1 => \top_lim_reg_reg_n_0_[1]\,
      O => dma_tmp_height0_carry_i_3_n_0
    );
dma_tmp_height0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bottom_lim_reg(0),
      I1 => \top_lim_reg_reg_n_0_[0]\,
      O => dma_tmp_height0_carry_i_4_n_0
    );
\dma_tmp_height_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(0),
      Q => dma_tmp_height(0),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(10),
      Q => dma_tmp_height(10),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(11),
      Q => dma_tmp_height(11),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(12),
      Q => dma_tmp_height(12),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(13),
      Q => dma_tmp_height(13),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(14),
      Q => dma_tmp_height(14),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(15),
      Q => dma_tmp_height(15),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(1),
      Q => dma_tmp_height(1),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(2),
      Q => dma_tmp_height(2),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(3),
      Q => dma_tmp_height(3),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(4),
      Q => dma_tmp_height(4),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(5),
      Q => dma_tmp_height(5),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(6),
      Q => dma_tmp_height(6),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(7),
      Q => dma_tmp_height(7),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(8),
      Q => dma_tmp_height(8),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_height_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_height00_out(9),
      Q => dma_tmp_height(9),
      R => \cached_id[5]_i_1_n_0\
    );
dma_tmp_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => mode_reg_reg_n_0,
      Q => dma_tmp_mode,
      R => \cached_id[5]_i_1_n_0\
    );
dma_tmp_width0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dma_tmp_width0_carry_n_0,
      CO(2) => dma_tmp_width0_carry_n_1,
      CO(1) => dma_tmp_width0_carry_n_2,
      CO(0) => dma_tmp_width0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => right_lim_reg(3 downto 0),
      O(3 downto 0) => dma_tmp_width01_out(3 downto 0),
      S(3) => dma_tmp_width0_carry_i_1_n_0,
      S(2) => dma_tmp_width0_carry_i_2_n_0,
      S(1) => dma_tmp_width0_carry_i_3_n_0,
      S(0) => dma_tmp_width0_carry_i_4_n_0
    );
\dma_tmp_width0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dma_tmp_width0_carry_n_0,
      CO(3) => \dma_tmp_width0_carry__0_n_0\,
      CO(2) => \dma_tmp_width0_carry__0_n_1\,
      CO(1) => \dma_tmp_width0_carry__0_n_2\,
      CO(0) => \dma_tmp_width0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => right_lim_reg(7 downto 4),
      O(3 downto 0) => dma_tmp_width01_out(7 downto 4),
      S(3) => \dma_tmp_width0_carry__0_i_1_n_0\,
      S(2) => \dma_tmp_width0_carry__0_i_2_n_0\,
      S(1) => \dma_tmp_width0_carry__0_i_3_n_0\,
      S(0) => \dma_tmp_width0_carry__0_i_4_n_0\
    );
\dma_tmp_width0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(7),
      I1 => \left_lim_reg_reg_n_0_[7]\,
      O => \dma_tmp_width0_carry__0_i_1_n_0\
    );
\dma_tmp_width0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(6),
      I1 => \left_lim_reg_reg_n_0_[6]\,
      O => \dma_tmp_width0_carry__0_i_2_n_0\
    );
\dma_tmp_width0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(5),
      I1 => \left_lim_reg_reg_n_0_[5]\,
      O => \dma_tmp_width0_carry__0_i_3_n_0\
    );
\dma_tmp_width0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(4),
      I1 => \left_lim_reg_reg_n_0_[4]\,
      O => \dma_tmp_width0_carry__0_i_4_n_0\
    );
\dma_tmp_width0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_tmp_width0_carry__0_n_0\,
      CO(3) => \dma_tmp_width0_carry__1_n_0\,
      CO(2) => \dma_tmp_width0_carry__1_n_1\,
      CO(1) => \dma_tmp_width0_carry__1_n_2\,
      CO(0) => \dma_tmp_width0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => right_lim_reg(11 downto 8),
      O(3 downto 0) => dma_tmp_width01_out(11 downto 8),
      S(3) => \dma_tmp_width0_carry__1_i_1_n_0\,
      S(2) => \dma_tmp_width0_carry__1_i_2_n_0\,
      S(1) => \dma_tmp_width0_carry__1_i_3_n_0\,
      S(0) => \dma_tmp_width0_carry__1_i_4_n_0\
    );
\dma_tmp_width0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(11),
      I1 => \left_lim_reg_reg_n_0_[11]\,
      O => \dma_tmp_width0_carry__1_i_1_n_0\
    );
\dma_tmp_width0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(10),
      I1 => \left_lim_reg_reg_n_0_[10]\,
      O => \dma_tmp_width0_carry__1_i_2_n_0\
    );
\dma_tmp_width0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(9),
      I1 => \left_lim_reg_reg_n_0_[9]\,
      O => \dma_tmp_width0_carry__1_i_3_n_0\
    );
\dma_tmp_width0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(8),
      I1 => \left_lim_reg_reg_n_0_[8]\,
      O => \dma_tmp_width0_carry__1_i_4_n_0\
    );
\dma_tmp_width0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_tmp_width0_carry__1_n_0\,
      CO(3) => \NLW_dma_tmp_width0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \dma_tmp_width0_carry__2_n_1\,
      CO(1) => \dma_tmp_width0_carry__2_n_2\,
      CO(0) => \dma_tmp_width0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => right_lim_reg(14 downto 12),
      O(3 downto 0) => dma_tmp_width01_out(15 downto 12),
      S(3) => \dma_tmp_width0_carry__2_i_1_n_0\,
      S(2) => \dma_tmp_width0_carry__2_i_2_n_0\,
      S(1) => \dma_tmp_width0_carry__2_i_3_n_0\,
      S(0) => \dma_tmp_width0_carry__2_i_4_n_0\
    );
\dma_tmp_width0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(15),
      I1 => \left_lim_reg_reg_n_0_[15]\,
      O => \dma_tmp_width0_carry__2_i_1_n_0\
    );
\dma_tmp_width0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(14),
      I1 => \left_lim_reg_reg_n_0_[14]\,
      O => \dma_tmp_width0_carry__2_i_2_n_0\
    );
\dma_tmp_width0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(13),
      I1 => \left_lim_reg_reg_n_0_[13]\,
      O => \dma_tmp_width0_carry__2_i_3_n_0\
    );
\dma_tmp_width0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(12),
      I1 => \left_lim_reg_reg_n_0_[12]\,
      O => \dma_tmp_width0_carry__2_i_4_n_0\
    );
dma_tmp_width0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(3),
      I1 => \left_lim_reg_reg_n_0_[3]\,
      O => dma_tmp_width0_carry_i_1_n_0
    );
dma_tmp_width0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(2),
      I1 => \left_lim_reg_reg_n_0_[2]\,
      O => dma_tmp_width0_carry_i_2_n_0
    );
dma_tmp_width0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(1),
      I1 => \left_lim_reg_reg_n_0_[1]\,
      O => dma_tmp_width0_carry_i_3_n_0
    );
dma_tmp_width0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_lim_reg(0),
      I1 => \left_lim_reg_reg_n_0_[0]\,
      O => dma_tmp_width0_carry_i_4_n_0
    );
\dma_tmp_width_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(0),
      Q => dma_tmp_width(0),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(10),
      Q => dma_tmp_width(10),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(11),
      Q => dma_tmp_width(11),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(12),
      Q => dma_tmp_width(12),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(13),
      Q => dma_tmp_width(13),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(14),
      Q => dma_tmp_width(14),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(15),
      Q => dma_tmp_width(15),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(1),
      Q => dma_tmp_width(1),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(2),
      Q => dma_tmp_width(2),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(3),
      Q => dma_tmp_width(3),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(4),
      Q => dma_tmp_width(4),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(5),
      Q => dma_tmp_width(5),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(6),
      Q => dma_tmp_width(6),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(7),
      Q => dma_tmp_width(7),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(8),
      Q => dma_tmp_width(8),
      R => \cached_id[5]_i_1_n_0\
    );
\dma_tmp_width_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => vga_sync_start_t_t,
      D => dma_tmp_width01_out(9),
      Q => dma_tmp_width(9),
      R => \cached_id[5]_i_1_n_0\
    );
dma_trans_xptr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dma_trans_xptr0_carry_n_0,
      CO(2) => dma_trans_xptr0_carry_n_1,
      CO(1) => dma_trans_xptr0_carry_n_2,
      CO(0) => dma_trans_xptr0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_dma_trans_xptr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => dma_trans_xptr0_carry_i_1_n_0,
      S(2) => dma_trans_xptr0_carry_i_2_n_0,
      S(1) => dma_trans_xptr0_carry_i_3_n_0,
      S(0) => dma_trans_xptr0_carry_i_4_n_0
    );
\dma_trans_xptr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dma_trans_xptr0_carry_n_0,
      CO(3 downto 2) => \NLW_dma_trans_xptr0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dma_trans_xptr0_carry__0_n_2\,
      CO(0) => \dma_trans_xptr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dma_trans_xptr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \dma_trans_xptr0_carry__0_i_1_n_0\,
      S(0) => \dma_trans_xptr0_carry__0_i_2_n_0\
    );
\dma_trans_xptr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dma_tmp_width(15),
      I1 => dma_trans_xptr_reg(15),
      O => \dma_trans_xptr0_carry__0_i_1_n_0\
    );
\dma_trans_xptr0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_trans_xptr_reg(12),
      I1 => dma_tmp_width(12),
      I2 => dma_trans_xptr_reg(13),
      I3 => dma_tmp_width(13),
      I4 => dma_tmp_width(14),
      I5 => dma_trans_xptr_reg(14),
      O => \dma_trans_xptr0_carry__0_i_2_n_0\
    );
dma_trans_xptr0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_trans_xptr_reg(9),
      I1 => dma_tmp_width(9),
      I2 => dma_trans_xptr_reg(10),
      I3 => dma_tmp_width(10),
      I4 => dma_tmp_width(11),
      I5 => dma_trans_xptr_reg(11),
      O => dma_trans_xptr0_carry_i_1_n_0
    );
dma_trans_xptr0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_trans_xptr_reg(6),
      I1 => dma_tmp_width(6),
      I2 => dma_trans_xptr_reg(7),
      I3 => dma_tmp_width(7),
      I4 => dma_tmp_width(8),
      I5 => dma_trans_xptr_reg(8),
      O => dma_trans_xptr0_carry_i_2_n_0
    );
dma_trans_xptr0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_trans_xptr_reg(3),
      I1 => dma_tmp_width(3),
      I2 => dma_trans_xptr_reg(4),
      I3 => dma_tmp_width(4),
      I4 => dma_tmp_width(5),
      I5 => dma_trans_xptr_reg(5),
      O => dma_trans_xptr0_carry_i_3_n_0
    );
dma_trans_xptr0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_trans_xptr_reg(1),
      I1 => dma_tmp_width(1),
      I2 => dma_trans_xptr_reg(0),
      I3 => dma_tmp_width(0),
      I4 => dma_tmp_width(2),
      I5 => dma_trans_xptr_reg(2),
      O => dma_trans_xptr0_carry_i_4_n_0
    );
\dma_trans_xptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => linebuf_wen,
      I1 => \dma_trans_xptr0_carry__0_n_2\,
      I2 => resetn,
      I3 => vga_sync_start_t_t,
      O => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_trans_xptr_reg(0),
      O => \dma_trans_xptr[0]_i_3_n_0\
    );
\dma_trans_xptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[0]_i_2_n_7\,
      Q => dma_trans_xptr_reg(0),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_trans_xptr_reg[0]_i_2_n_0\,
      CO(2) => \dma_trans_xptr_reg[0]_i_2_n_1\,
      CO(1) => \dma_trans_xptr_reg[0]_i_2_n_2\,
      CO(0) => \dma_trans_xptr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \dma_trans_xptr_reg[0]_i_2_n_4\,
      O(2) => \dma_trans_xptr_reg[0]_i_2_n_5\,
      O(1) => \dma_trans_xptr_reg[0]_i_2_n_6\,
      O(0) => \dma_trans_xptr_reg[0]_i_2_n_7\,
      S(3 downto 1) => dma_trans_xptr_reg(3 downto 1),
      S(0) => \dma_trans_xptr[0]_i_3_n_0\
    );
\dma_trans_xptr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[8]_i_1_n_5\,
      Q => dma_trans_xptr_reg(10),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[8]_i_1_n_4\,
      Q => dma_trans_xptr_reg(11),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[12]_i_1_n_7\,
      Q => dma_trans_xptr_reg(12),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_trans_xptr_reg[8]_i_1_n_0\,
      CO(3) => \NLW_dma_trans_xptr_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dma_trans_xptr_reg[12]_i_1_n_1\,
      CO(1) => \dma_trans_xptr_reg[12]_i_1_n_2\,
      CO(0) => \dma_trans_xptr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_trans_xptr_reg[12]_i_1_n_4\,
      O(2) => \dma_trans_xptr_reg[12]_i_1_n_5\,
      O(1) => \dma_trans_xptr_reg[12]_i_1_n_6\,
      O(0) => \dma_trans_xptr_reg[12]_i_1_n_7\,
      S(3 downto 0) => dma_trans_xptr_reg(15 downto 12)
    );
\dma_trans_xptr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[12]_i_1_n_6\,
      Q => dma_trans_xptr_reg(13),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[12]_i_1_n_5\,
      Q => dma_trans_xptr_reg(14),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[12]_i_1_n_4\,
      Q => dma_trans_xptr_reg(15),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[0]_i_2_n_6\,
      Q => dma_trans_xptr_reg(1),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[0]_i_2_n_5\,
      Q => dma_trans_xptr_reg(2),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[0]_i_2_n_4\,
      Q => dma_trans_xptr_reg(3),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[4]_i_1_n_7\,
      Q => dma_trans_xptr_reg(4),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_trans_xptr_reg[0]_i_2_n_0\,
      CO(3) => \dma_trans_xptr_reg[4]_i_1_n_0\,
      CO(2) => \dma_trans_xptr_reg[4]_i_1_n_1\,
      CO(1) => \dma_trans_xptr_reg[4]_i_1_n_2\,
      CO(0) => \dma_trans_xptr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_trans_xptr_reg[4]_i_1_n_4\,
      O(2) => \dma_trans_xptr_reg[4]_i_1_n_5\,
      O(1) => \dma_trans_xptr_reg[4]_i_1_n_6\,
      O(0) => \dma_trans_xptr_reg[4]_i_1_n_7\,
      S(3 downto 0) => dma_trans_xptr_reg(7 downto 4)
    );
\dma_trans_xptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[4]_i_1_n_6\,
      Q => dma_trans_xptr_reg(5),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[4]_i_1_n_5\,
      Q => dma_trans_xptr_reg(6),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[4]_i_1_n_4\,
      Q => dma_trans_xptr_reg(7),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[8]_i_1_n_7\,
      Q => dma_trans_xptr_reg(8),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_xptr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_trans_xptr_reg[4]_i_1_n_0\,
      CO(3) => \dma_trans_xptr_reg[8]_i_1_n_0\,
      CO(2) => \dma_trans_xptr_reg[8]_i_1_n_1\,
      CO(1) => \dma_trans_xptr_reg[8]_i_1_n_2\,
      CO(0) => \dma_trans_xptr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_trans_xptr_reg[8]_i_1_n_4\,
      O(2) => \dma_trans_xptr_reg[8]_i_1_n_5\,
      O(1) => \dma_trans_xptr_reg[8]_i_1_n_6\,
      O(0) => \dma_trans_xptr_reg[8]_i_1_n_7\,
      S(3 downto 0) => dma_trans_xptr_reg(11 downto 8)
    );
\dma_trans_xptr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => linebuf_wen,
      D => \dma_trans_xptr_reg[8]_i_1_n_6\,
      Q => dma_trans_xptr_reg(9),
      R => \dma_trans_xptr[0]_i_1_n_0\
    );
\dma_trans_yptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dma_trans_xptr0_carry__0_n_2\,
      I1 => linebuf_wen,
      O => dma_trans_xptr
    );
\dma_trans_yptr[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_trans_yptr_reg(0),
      O => \dma_trans_yptr[0]_i_3_n_0\
    );
\dma_trans_yptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[0]_i_2_n_7\,
      Q => dma_trans_yptr_reg(0),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_trans_yptr_reg[0]_i_2_n_0\,
      CO(2) => \dma_trans_yptr_reg[0]_i_2_n_1\,
      CO(1) => \dma_trans_yptr_reg[0]_i_2_n_2\,
      CO(0) => \dma_trans_yptr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \dma_trans_yptr_reg[0]_i_2_n_4\,
      O(2) => \dma_trans_yptr_reg[0]_i_2_n_5\,
      O(1) => \dma_trans_yptr_reg[0]_i_2_n_6\,
      O(0) => \dma_trans_yptr_reg[0]_i_2_n_7\,
      S(3 downto 1) => dma_trans_yptr_reg(3 downto 1),
      S(0) => \dma_trans_yptr[0]_i_3_n_0\
    );
\dma_trans_yptr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[8]_i_1_n_5\,
      Q => dma_trans_yptr_reg(10),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[8]_i_1_n_4\,
      Q => dma_trans_yptr_reg(11),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[12]_i_1_n_7\,
      Q => dma_trans_yptr_reg(12),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_trans_yptr_reg[8]_i_1_n_0\,
      CO(3) => \NLW_dma_trans_yptr_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dma_trans_yptr_reg[12]_i_1_n_1\,
      CO(1) => \dma_trans_yptr_reg[12]_i_1_n_2\,
      CO(0) => \dma_trans_yptr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_trans_yptr_reg[12]_i_1_n_4\,
      O(2) => \dma_trans_yptr_reg[12]_i_1_n_5\,
      O(1) => \dma_trans_yptr_reg[12]_i_1_n_6\,
      O(0) => \dma_trans_yptr_reg[12]_i_1_n_7\,
      S(3 downto 0) => dma_trans_yptr_reg(15 downto 12)
    );
\dma_trans_yptr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[12]_i_1_n_6\,
      Q => dma_trans_yptr_reg(13),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[12]_i_1_n_5\,
      Q => dma_trans_yptr_reg(14),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[12]_i_1_n_4\,
      Q => dma_trans_yptr_reg(15),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[0]_i_2_n_6\,
      Q => dma_trans_yptr_reg(1),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[0]_i_2_n_5\,
      Q => dma_trans_yptr_reg(2),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[0]_i_2_n_4\,
      Q => dma_trans_yptr_reg(3),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[4]_i_1_n_7\,
      Q => dma_trans_yptr_reg(4),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_trans_yptr_reg[0]_i_2_n_0\,
      CO(3) => \dma_trans_yptr_reg[4]_i_1_n_0\,
      CO(2) => \dma_trans_yptr_reg[4]_i_1_n_1\,
      CO(1) => \dma_trans_yptr_reg[4]_i_1_n_2\,
      CO(0) => \dma_trans_yptr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_trans_yptr_reg[4]_i_1_n_4\,
      O(2) => \dma_trans_yptr_reg[4]_i_1_n_5\,
      O(1) => \dma_trans_yptr_reg[4]_i_1_n_6\,
      O(0) => \dma_trans_yptr_reg[4]_i_1_n_7\,
      S(3 downto 0) => dma_trans_yptr_reg(7 downto 4)
    );
\dma_trans_yptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[4]_i_1_n_6\,
      Q => dma_trans_yptr_reg(5),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[4]_i_1_n_5\,
      Q => dma_trans_yptr_reg(6),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[4]_i_1_n_4\,
      Q => dma_trans_yptr_reg(7),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[8]_i_1_n_7\,
      Q => dma_trans_yptr_reg(8),
      R => dma_trans_yptr
    );
\dma_trans_yptr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_trans_yptr_reg[4]_i_1_n_0\,
      CO(3) => \dma_trans_yptr_reg[8]_i_1_n_0\,
      CO(2) => \dma_trans_yptr_reg[8]_i_1_n_1\,
      CO(1) => \dma_trans_yptr_reg[8]_i_1_n_2\,
      CO(0) => \dma_trans_yptr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_trans_yptr_reg[8]_i_1_n_4\,
      O(2) => \dma_trans_yptr_reg[8]_i_1_n_5\,
      O(1) => \dma_trans_yptr_reg[8]_i_1_n_6\,
      O(0) => \dma_trans_yptr_reg[8]_i_1_n_7\,
      S(3 downto 0) => dma_trans_yptr_reg(11 downto 8)
    );
\dma_trans_yptr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dma_trans_xptr,
      D => \dma_trans_yptr_reg[8]_i_1_n_6\,
      Q => dma_trans_yptr_reg(9),
      R => dma_trans_yptr
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_left(15),
      I1 => vga_x_1(15),
      I2 => vga_tmp_left(14),
      I3 => vga_x_1(14),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_left(13),
      I1 => vga_x_1(13),
      I2 => vga_tmp_left(12),
      I3 => vga_x_1(12),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_left(11),
      I1 => vga_x_1(11),
      I2 => vga_tmp_left(10),
      I3 => vga_x_1(10),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_left(9),
      I1 => vga_x_1(9),
      I2 => vga_tmp_left(8),
      I3 => vga_x_1(8),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(15),
      I1 => vga_tmp_left(15),
      I2 => vga_x_1(14),
      I3 => vga_tmp_left(14),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(13),
      I1 => vga_tmp_left(13),
      I2 => vga_x_1(12),
      I3 => vga_tmp_left(12),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(11),
      I1 => vga_tmp_left(11),
      I2 => vga_x_1(10),
      I3 => vga_tmp_left(10),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(9),
      I1 => vga_tmp_left(9),
      I2 => vga_x_1(8),
      I3 => vga_tmp_left(8),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[4]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_left(7),
      I1 => vga_x_1(7),
      I2 => vga_tmp_left(6),
      I3 => vga_x_1(6),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_left(5),
      I1 => vga_x_1(5),
      I2 => vga_tmp_left(4),
      I3 => vga_x_1(4),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_left(3),
      I1 => vga_x_1(3),
      I2 => vga_tmp_left(2),
      I3 => vga_x_1(2),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E282"
    )
        port map (
      I0 => vga_tmp_left(1),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[0]\,
      I3 => vga_tmp_left(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(7),
      I1 => vga_tmp_left(7),
      I2 => vga_x_1(6),
      I3 => vga_tmp_left(6),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(5),
      I1 => vga_tmp_left(5),
      I2 => vga_x_1(4),
      I3 => vga_tmp_left(4),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(3),
      I1 => vga_tmp_left(3),
      I2 => vga_x_1(2),
      I3 => vga_tmp_left(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => vga_tmp_left(0),
      I1 => \vga_h_ptr_reg_n_0_[0]\,
      I2 => \vga_h_ptr_reg_n_0_[1]\,
      I3 => vga_tmp_left(1),
      O => \i__carry_i_8_n_0\
    );
\left_lim_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \cached_addr_reg_n_0_[2]\,
      I1 => \cached_addr_reg_n_0_[4]\,
      I2 => \cached_addr_reg_n_0_[3]\,
      I3 => \charpos_x_reg[6]_i_3_n_0\,
      O => \left_lim_reg[15]_i_1_n_0\
    );
\left_lim_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(4),
      Q => \left_lim_reg_reg_n_0_[0]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(2),
      Q => \left_lim_reg_reg_n_0_[10]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(3),
      Q => \left_lim_reg_reg_n_0_[11]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(4),
      Q => \left_lim_reg_reg_n_0_[12]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(5),
      Q => \left_lim_reg_reg_n_0_[13]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(6),
      Q => \left_lim_reg_reg_n_0_[14]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(7),
      Q => \left_lim_reg_reg_n_0_[15]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(5),
      Q => \left_lim_reg_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(6),
      Q => \left_lim_reg_reg_n_0_[2]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(7),
      Q => \left_lim_reg_reg_n_0_[3]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(8),
      Q => \left_lim_reg_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(9),
      Q => \left_lim_reg_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(10),
      Q => \left_lim_reg_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \cached_wdata_reg_n_0_[7]\,
      Q => \left_lim_reg_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(0),
      Q => \left_lim_reg_reg_n_0_[8]\,
      R => \cached_id[5]_i_1_n_0\
    );
\left_lim_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(1),
      Q => \left_lim_reg_reg_n_0_[9]\,
      R => \cached_id[5]_i_1_n_0\
    );
linebuf: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_linebuf_ram
     port map (
      addra(13 downto 0) => dma_buf_tail_reg(13 downto 0),
      addrb(13 downto 0) => vga_linebuf_head_reg(13 downto 0),
      clka => clk,
      clkb => clk_44_9,
      dina(15 downto 0) => cached_rdata(15 downto 0),
      doutb(15 downto 0) => linebuf_rdata(15 downto 0),
      enb => linebuf_rden,
      wea(0) => linebuf_wen
    );
linebuf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \vga_y_carry__2_n_5\,
      I1 => linebuf_rden4,
      I2 => vga_tmp_mode,
      I3 => linebuf_rden3,
      I4 => nxtx(15),
      I5 => linebuf_i_3_n_0,
      O => linebuf_rden
    );
linebuf_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => \linebuf_rden4_carry__0_i_9_n_0\,
      CO(3 downto 2) => NLW_linebuf_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => linebuf_i_2_n_2,
      CO(0) => linebuf_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \vga_h_ptr_reg_n_0_[14]\,
      DI(0) => \vga_h_ptr_reg_n_0_[13]\,
      O(3) => NLW_linebuf_i_2_O_UNCONNECTED(3),
      O(2) => nxtx(15),
      O(1 downto 0) => \nxtx__0\(14 downto 13),
      S(3) => '0',
      S(2) => linebuf_i_4_n_0,
      S(1) => linebuf_i_5_n_0,
      S(0) => linebuf_i_6_n_0
    );
linebuf_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vga_pixel4,
      I1 => vga_pixel3,
      O => linebuf_i_3_n_0
    );
linebuf_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[15]\,
      O => linebuf_i_4_n_0
    );
linebuf_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[14]\,
      O => linebuf_i_5_n_0
    );
linebuf_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[13]\,
      O => linebuf_i_6_n_0
    );
linebuf_rden3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => linebuf_rden3_carry_n_0,
      CO(2) => linebuf_rden3_carry_n_1,
      CO(1) => linebuf_rden3_carry_n_2,
      CO(0) => linebuf_rden3_carry_n_3,
      CYINIT => '1',
      DI(3) => linebuf_rden3_carry_i_1_n_0,
      DI(2) => linebuf_rden3_carry_i_2_n_0,
      DI(1) => linebuf_rden3_carry_i_3_n_0,
      DI(0) => linebuf_rden3_carry_i_4_n_0,
      O(3 downto 0) => NLW_linebuf_rden3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => linebuf_rden3_carry_i_5_n_0,
      S(2) => linebuf_rden3_carry_i_6_n_0,
      S(1) => linebuf_rden3_carry_i_7_n_0,
      S(0) => linebuf_rden3_carry_i_8_n_0
    );
\linebuf_rden3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => linebuf_rden3_carry_n_0,
      CO(3) => linebuf_rden3,
      CO(2) => \linebuf_rden3_carry__0_n_1\,
      CO(1) => \linebuf_rden3_carry__0_n_2\,
      CO(0) => \linebuf_rden3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \linebuf_rden3_carry__0_i_1_n_0\,
      DI(2) => \linebuf_rden3_carry__0_i_2_n_0\,
      DI(1) => \linebuf_rden3_carry__0_i_3_n_0\,
      DI(0) => \linebuf_rden3_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_linebuf_rden3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \linebuf_rden3_carry__0_i_5_n_0\,
      S(2) => \linebuf_rden3_carry__0_i_6_n_0\,
      S(1) => \linebuf_rden3_carry__0_i_7_n_0\,
      S(0) => \linebuf_rden3_carry__0_i_8_n_0\
    );
\linebuf_rden3_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => nxtx(15),
      I1 => vga_tmp_right(15),
      I2 => vga_tmp_right(14),
      I3 => \nxtx__0\(14),
      O => \linebuf_rden3_carry__0_i_1_n_0\
    );
\linebuf_rden3_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \nxtx__0\(13),
      I1 => vga_tmp_right(13),
      I2 => vga_tmp_right(12),
      I3 => \nxtx__0\(12),
      O => \linebuf_rden3_carry__0_i_2_n_0\
    );
\linebuf_rden3_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \nxtx__0\(11),
      I1 => vga_tmp_right(11),
      I2 => vga_tmp_right(10),
      I3 => \nxtx__0\(10),
      O => \linebuf_rden3_carry__0_i_3_n_0\
    );
\linebuf_rden3_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \nxtx__0\(9),
      I1 => vga_tmp_right(9),
      I2 => vga_tmp_right(8),
      I3 => \nxtx__0\(8),
      O => \linebuf_rden3_carry__0_i_4_n_0\
    );
\linebuf_rden3_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_right(15),
      I1 => nxtx(15),
      I2 => vga_tmp_right(14),
      I3 => \nxtx__0\(14),
      O => \linebuf_rden3_carry__0_i_5_n_0\
    );
\linebuf_rden3_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_right(13),
      I1 => \nxtx__0\(13),
      I2 => vga_tmp_right(12),
      I3 => \nxtx__0\(12),
      O => \linebuf_rden3_carry__0_i_6_n_0\
    );
\linebuf_rden3_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_right(11),
      I1 => \nxtx__0\(11),
      I2 => vga_tmp_right(10),
      I3 => \nxtx__0\(10),
      O => \linebuf_rden3_carry__0_i_7_n_0\
    );
\linebuf_rden3_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_right(9),
      I1 => \nxtx__0\(9),
      I2 => vga_tmp_right(8),
      I3 => \nxtx__0\(8),
      O => \linebuf_rden3_carry__0_i_8_n_0\
    );
linebuf_rden3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \nxtx__0\(7),
      I1 => vga_tmp_right(7),
      I2 => vga_tmp_right(6),
      I3 => \nxtx__0\(6),
      O => linebuf_rden3_carry_i_1_n_0
    );
linebuf_rden3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \nxtx__0\(5),
      I1 => vga_tmp_right(5),
      I2 => vga_tmp_right(4),
      I3 => \nxtx__0\(4),
      O => linebuf_rden3_carry_i_2_n_0
    );
linebuf_rden3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \nxtx__0\(3),
      I1 => vga_tmp_right(3),
      I2 => vga_tmp_right(2),
      I3 => \nxtx__0\(2),
      O => linebuf_rden3_carry_i_3_n_0
    );
linebuf_rden3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \nxtx__0\(1),
      I1 => vga_tmp_right(1),
      I2 => vga_tmp_right(0),
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      O => linebuf_rden3_carry_i_4_n_0
    );
linebuf_rden3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_right(7),
      I1 => \nxtx__0\(7),
      I2 => vga_tmp_right(6),
      I3 => \nxtx__0\(6),
      O => linebuf_rden3_carry_i_5_n_0
    );
linebuf_rden3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_right(5),
      I1 => \nxtx__0\(5),
      I2 => vga_tmp_right(4),
      I3 => \nxtx__0\(4),
      O => linebuf_rden3_carry_i_6_n_0
    );
linebuf_rden3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_right(3),
      I1 => \nxtx__0\(3),
      I2 => vga_tmp_right(2),
      I3 => \nxtx__0\(2),
      O => linebuf_rden3_carry_i_7_n_0
    );
linebuf_rden3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[0]\,
      I1 => vga_tmp_right(0),
      I2 => vga_tmp_right(1),
      I3 => \nxtx__0\(1),
      O => linebuf_rden3_carry_i_8_n_0
    );
linebuf_rden4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => linebuf_rden4_carry_n_0,
      CO(2) => linebuf_rden4_carry_n_1,
      CO(1) => linebuf_rden4_carry_n_2,
      CO(0) => linebuf_rden4_carry_n_3,
      CYINIT => '1',
      DI(3) => linebuf_rden4_carry_i_1_n_0,
      DI(2) => linebuf_rden4_carry_i_2_n_0,
      DI(1) => linebuf_rden4_carry_i_3_n_0,
      DI(0) => linebuf_rden4_carry_i_4_n_0,
      O(3 downto 0) => NLW_linebuf_rden4_carry_O_UNCONNECTED(3 downto 0),
      S(3) => linebuf_rden4_carry_i_5_n_0,
      S(2) => linebuf_rden4_carry_i_6_n_0,
      S(1) => linebuf_rden4_carry_i_7_n_0,
      S(0) => linebuf_rden4_carry_i_8_n_0
    );
\linebuf_rden4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => linebuf_rden4_carry_n_0,
      CO(3) => linebuf_rden4,
      CO(2) => \linebuf_rden4_carry__0_n_1\,
      CO(1) => \linebuf_rden4_carry__0_n_2\,
      CO(0) => \linebuf_rden4_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \linebuf_rden4_carry__0_i_1_n_0\,
      DI(2) => \linebuf_rden4_carry__0_i_2_n_0\,
      DI(1) => \linebuf_rden4_carry__0_i_3_n_0\,
      DI(0) => \linebuf_rden4_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_linebuf_rden4_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \linebuf_rden4_carry__0_i_5_n_0\,
      S(2) => \linebuf_rden4_carry__0_i_6_n_0\,
      S(1) => \linebuf_rden4_carry__0_i_7_n_0\,
      S(0) => \linebuf_rden4_carry__0_i_8_n_0\
    );
\linebuf_rden4_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => nxtx(15),
      I1 => vga_tmp_left(15),
      I2 => \nxtx__0\(14),
      I3 => vga_tmp_left(14),
      O => \linebuf_rden4_carry__0_i_1_n_0\
    );
\linebuf_rden4_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[12]\,
      O => \linebuf_rden4_carry__0_i_10_n_0\
    );
\linebuf_rden4_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[11]\,
      O => \linebuf_rden4_carry__0_i_11_n_0\
    );
\linebuf_rden4_carry__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[10]\,
      O => \linebuf_rden4_carry__0_i_12_n_0\
    );
\linebuf_rden4_carry__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[9]\,
      O => \linebuf_rden4_carry__0_i_13_n_0\
    );
\linebuf_rden4_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \nxtx__0\(13),
      I1 => vga_tmp_left(13),
      I2 => \nxtx__0\(12),
      I3 => vga_tmp_left(12),
      O => \linebuf_rden4_carry__0_i_2_n_0\
    );
\linebuf_rden4_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \nxtx__0\(11),
      I1 => vga_tmp_left(11),
      I2 => \nxtx__0\(10),
      I3 => vga_tmp_left(10),
      O => \linebuf_rden4_carry__0_i_3_n_0\
    );
\linebuf_rden4_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \nxtx__0\(9),
      I1 => vga_tmp_left(9),
      I2 => \nxtx__0\(8),
      I3 => vga_tmp_left(8),
      O => \linebuf_rden4_carry__0_i_4_n_0\
    );
\linebuf_rden4_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_left(15),
      I1 => nxtx(15),
      I2 => vga_tmp_left(14),
      I3 => \nxtx__0\(14),
      O => \linebuf_rden4_carry__0_i_5_n_0\
    );
\linebuf_rden4_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_left(13),
      I1 => \nxtx__0\(13),
      I2 => vga_tmp_left(12),
      I3 => \nxtx__0\(12),
      O => \linebuf_rden4_carry__0_i_6_n_0\
    );
\linebuf_rden4_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_left(11),
      I1 => \nxtx__0\(11),
      I2 => vga_tmp_left(10),
      I3 => \nxtx__0\(10),
      O => \linebuf_rden4_carry__0_i_7_n_0\
    );
\linebuf_rden4_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_left(9),
      I1 => \nxtx__0\(9),
      I2 => vga_tmp_left(8),
      I3 => \nxtx__0\(8),
      O => \linebuf_rden4_carry__0_i_8_n_0\
    );
\linebuf_rden4_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => linebuf_rden4_carry_i_9_n_0,
      CO(3) => \linebuf_rden4_carry__0_i_9_n_0\,
      CO(2) => \linebuf_rden4_carry__0_i_9_n_1\,
      CO(1) => \linebuf_rden4_carry__0_i_9_n_2\,
      CO(0) => \linebuf_rden4_carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \vga_h_ptr_reg_n_0_[12]\,
      DI(2) => \vga_h_ptr_reg_n_0_[11]\,
      DI(1) => \vga_h_ptr_reg_n_0_[10]\,
      DI(0) => \vga_h_ptr_reg_n_0_[9]\,
      O(3 downto 0) => \nxtx__0\(12 downto 9),
      S(3) => \linebuf_rden4_carry__0_i_10_n_0\,
      S(2) => \linebuf_rden4_carry__0_i_11_n_0\,
      S(1) => \linebuf_rden4_carry__0_i_12_n_0\,
      S(0) => \linebuf_rden4_carry__0_i_13_n_0\
    );
linebuf_rden4_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \nxtx__0\(7),
      I1 => vga_tmp_left(7),
      I2 => \nxtx__0\(6),
      I3 => vga_tmp_left(6),
      O => linebuf_rden4_carry_i_1_n_0
    );
linebuf_rden4_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => linebuf_rden4_carry_i_10_n_0,
      CO(2) => linebuf_rden4_carry_i_10_n_1,
      CO(1) => linebuf_rden4_carry_i_10_n_2,
      CO(0) => linebuf_rden4_carry_i_10_n_3,
      CYINIT => \vga_h_ptr_reg_n_0_[0]\,
      DI(3) => \vga_h_ptr_reg_n_0_[4]\,
      DI(2) => \vga_h_ptr_reg_n_0_[3]\,
      DI(1) => '0',
      DI(0) => \vga_h_ptr_reg_n_0_[1]\,
      O(3 downto 0) => \nxtx__0\(4 downto 1),
      S(3) => linebuf_rden4_carry_i_13_n_0,
      S(2) => linebuf_rden4_carry_i_14_n_0,
      S(1) => \vga_h_ptr_reg_n_0_[2]\,
      S(0) => linebuf_rden4_carry_i_15_n_0
    );
linebuf_rden4_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[7]\,
      O => linebuf_rden4_carry_i_11_n_0
    );
linebuf_rden4_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[6]\,
      O => linebuf_rden4_carry_i_12_n_0
    );
linebuf_rden4_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[4]\,
      O => linebuf_rden4_carry_i_13_n_0
    );
linebuf_rden4_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[3]\,
      O => linebuf_rden4_carry_i_14_n_0
    );
linebuf_rden4_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[1]\,
      O => linebuf_rden4_carry_i_15_n_0
    );
linebuf_rden4_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \nxtx__0\(5),
      I1 => vga_tmp_left(5),
      I2 => \nxtx__0\(4),
      I3 => vga_tmp_left(4),
      O => linebuf_rden4_carry_i_2_n_0
    );
linebuf_rden4_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \nxtx__0\(3),
      I1 => vga_tmp_left(3),
      I2 => \nxtx__0\(2),
      I3 => vga_tmp_left(2),
      O => linebuf_rden4_carry_i_3_n_0
    );
linebuf_rden4_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \nxtx__0\(1),
      I1 => vga_tmp_left(1),
      I2 => vga_tmp_left(0),
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      O => linebuf_rden4_carry_i_4_n_0
    );
linebuf_rden4_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_left(7),
      I1 => \nxtx__0\(7),
      I2 => vga_tmp_left(6),
      I3 => \nxtx__0\(6),
      O => linebuf_rden4_carry_i_5_n_0
    );
linebuf_rden4_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_left(5),
      I1 => \nxtx__0\(5),
      I2 => vga_tmp_left(4),
      I3 => \nxtx__0\(4),
      O => linebuf_rden4_carry_i_6_n_0
    );
linebuf_rden4_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_left(3),
      I1 => \nxtx__0\(3),
      I2 => vga_tmp_left(2),
      I3 => \nxtx__0\(2),
      O => linebuf_rden4_carry_i_7_n_0
    );
linebuf_rden4_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[0]\,
      I1 => vga_tmp_left(0),
      I2 => vga_tmp_left(1),
      I3 => \nxtx__0\(1),
      O => linebuf_rden4_carry_i_8_n_0
    );
linebuf_rden4_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => linebuf_rden4_carry_i_10_n_0,
      CO(3) => linebuf_rden4_carry_i_9_n_0,
      CO(2) => linebuf_rden4_carry_i_9_n_1,
      CO(1) => linebuf_rden4_carry_i_9_n_2,
      CO(0) => linebuf_rden4_carry_i_9_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \vga_h_ptr_reg_n_0_[7]\,
      DI(1) => \vga_h_ptr_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => \nxtx__0\(8 downto 5),
      S(3) => \vga_h_ptr_reg_n_0_[8]\,
      S(2) => linebuf_rden4_carry_i_11_n_0,
      S(1) => linebuf_rden4_carry_i_12_n_0,
      S(0) => \vga_h_ptr_reg_n_0_[5]\
    );
mode_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000020"
    )
        port map (
      I0 => \charpos_x_reg[6]_i_3_n_0\,
      I1 => \cached_addr_reg_n_0_[2]\,
      I2 => asciifont_raddr(4),
      I3 => \cached_addr_reg_n_0_[4]\,
      I4 => \cached_addr_reg_n_0_[3]\,
      I5 => mode_reg_reg_n_0,
      O => mode_reg_i_1_n_0
    );
mode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mode_reg_i_1_n_0,
      Q => mode_reg_reg_n_0,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFAAFE"
    )
        port map (
      I0 => \ptr[0]_i_2_n_0\,
      I1 => \ptr[0]_i_3_n_0\,
      I2 => \ptr[0]_i_4_n_0\,
      I3 => asciifont_raddr(0),
      I4 => \ptr[0]_i_5_n_0\,
      O => \ptr[0]_i_1_n_0\
    );
\ptr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FCFDFD"
    )
        port map (
      I0 => \ptr_reg_n_0_[15]\,
      I1 => \FSM_sequential_state[2]_i_9_n_0\,
      I2 => asciifont_raddr(1),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => asciifont_raddr(0),
      O => \ptr[0]_i_2_n_0\
    );
\ptr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0EFFAE"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_7_n_0\,
      I1 => \ptr_reg_n_0_[16]\,
      I2 => \state__0\(2),
      I3 => \ptr_reg_n_0_[4]\,
      I4 => \state__0\(1),
      O => \ptr[0]_i_3_n_0\
    );
\ptr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F2A"
    )
        port map (
      I0 => \ptr_reg_n_0_[19]\,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \ptr_reg_n_0_[15]\,
      O => \ptr[0]_i_4_n_0\
    );
\ptr[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \ptr_reg_n_0_[16]\,
      I2 => \state__0\(2),
      I3 => \ptr_reg_n_0_[4]\,
      O => \ptr[0]_i_5_n_0\
    );
\ptr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(10),
      O => \ptr[10]_i_1_n_0\
    );
\ptr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(11),
      O => \ptr[11]_i_1_n_0\
    );
\ptr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(12),
      O => \ptr[12]_i_1_n_0\
    );
\ptr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(13),
      O => \ptr[13]_i_1_n_0\
    );
\ptr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(14),
      O => \ptr[14]_i_1_n_0\
    );
\ptr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(15),
      O => \ptr[15]_i_1_n_0\
    );
\ptr[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(16),
      O => \ptr[16]_i_1_n_0\
    );
\ptr[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(17),
      O => \ptr[17]_i_1_n_0\
    );
\ptr[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(18),
      O => \ptr[18]_i_1_n_0\
    );
\ptr[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(19),
      O => \ptr[19]_i_1_n_0\
    );
\ptr[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEFE"
    )
        port map (
      I0 => \ptr[19]_i_4_n_0\,
      I1 => \ptr[0]_i_5_n_0\,
      I2 => asciifont_raddr(1),
      I3 => \bitchar_pos_reg[7]_i_2_n_0\,
      I4 => \ptr[19]_i_5_n_0\,
      I5 => \ptr[0]_i_3_n_0\,
      O => \ptr[19]_i_2_n_0\
    );
\ptr[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2F2A2A2A2F2F2F"
    )
        port map (
      I0 => \ptr_reg_n_0_[17]\,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => asciifont_raddr(0),
      I4 => asciifont_raddr(1),
      I5 => \ptr_reg_n_0_[15]\,
      O => \ptr[19]_i_4_n_0\
    );
\ptr[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEFEEFFFEEEE"
    )
        port map (
      I0 => \ptr[0]_i_4_n_0\,
      I1 => \ptr[19]_i_6_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \ptr_reg_n_0_[14]\,
      I5 => asciifont_raddr(1),
      O => \ptr[19]_i_5_n_0\
    );
\ptr[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AEAEAE"
    )
        port map (
      I0 => \ptr_reg_n_0_[18]\,
      I1 => asciifont_raddr(0),
      I2 => asciifont_raddr(1),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => \ptr[19]_i_6_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(2),
      O => \ptr[2]_i_1_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(3),
      O => \ptr[3]_i_1_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(4),
      O => \ptr[4]_i_1_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(5),
      O => \ptr[5]_i_1_n_0\
    );
\ptr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(6),
      O => \ptr[6]_i_1_n_0\
    );
\ptr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(7),
      O => \ptr[7]_i_1_n_0\
    );
\ptr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(8),
      O => \ptr[8]_i_1_n_0\
    );
\ptr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ptr[19]_i_2_n_0\,
      I1 => data0(9),
      O => \ptr[9]_i_1_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[0]_i_1_n_0\,
      Q => asciifont_raddr(0),
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[10]_i_1_n_0\,
      Q => \ptr_reg_n_0_[10]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[11]_i_1_n_0\,
      Q => \ptr_reg_n_0_[11]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[12]_i_1_n_0\,
      Q => \ptr_reg_n_0_[12]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ptr_reg[8]_i_2_n_0\,
      CO(3) => \ptr_reg[12]_i_2_n_0\,
      CO(2) => \ptr_reg[12]_i_2_n_1\,
      CO(1) => \ptr_reg[12]_i_2_n_2\,
      CO(0) => \ptr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \ptr_reg_n_0_[12]\,
      S(2) => \ptr_reg_n_0_[11]\,
      S(1) => \ptr_reg_n_0_[10]\,
      S(0) => \ptr_reg_n_0_[9]\
    );
\ptr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[13]_i_1_n_0\,
      Q => \ptr_reg_n_0_[13]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[14]_i_1_n_0\,
      Q => \ptr_reg_n_0_[14]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[15]_i_1_n_0\,
      Q => \ptr_reg_n_0_[15]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[16]_i_1_n_0\,
      Q => \ptr_reg_n_0_[16]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ptr_reg[12]_i_2_n_0\,
      CO(3) => \ptr_reg[16]_i_2_n_0\,
      CO(2) => \ptr_reg[16]_i_2_n_1\,
      CO(1) => \ptr_reg[16]_i_2_n_2\,
      CO(0) => \ptr_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \ptr_reg_n_0_[16]\,
      S(2) => \ptr_reg_n_0_[15]\,
      S(1) => \ptr_reg_n_0_[14]\,
      S(0) => \ptr_reg_n_0_[13]\
    );
\ptr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[17]_i_1_n_0\,
      Q => \ptr_reg_n_0_[17]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[18]_i_1_n_0\,
      Q => \ptr_reg_n_0_[18]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[19]_i_1_n_0\,
      Q => \ptr_reg_n_0_[19]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ptr_reg[16]_i_2_n_0\,
      CO(3 downto 2) => \NLW_ptr_reg[19]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ptr_reg[19]_i_3_n_2\,
      CO(0) => \ptr_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ptr_reg[19]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(19 downto 17),
      S(3) => '0',
      S(2) => \ptr_reg_n_0_[19]\,
      S(1) => \ptr_reg_n_0_[18]\,
      S(0) => \ptr_reg_n_0_[17]\
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[1]_i_1_n_0\,
      Q => asciifont_raddr(1),
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[2]_i_1_n_0\,
      Q => asciifont_raddr(2),
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[3]_i_1_n_0\,
      Q => asciifont_raddr(3),
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[4]_i_1_n_0\,
      Q => \ptr_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ptr_reg[4]_i_2_n_0\,
      CO(2) => \ptr_reg[4]_i_2_n_1\,
      CO(1) => \ptr_reg[4]_i_2_n_2\,
      CO(0) => \ptr_reg[4]_i_2_n_3\,
      CYINIT => asciifont_raddr(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \ptr_reg_n_0_[4]\,
      S(2 downto 0) => asciifont_raddr(3 downto 1)
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[5]_i_1_n_0\,
      Q => \ptr_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[6]_i_1_n_0\,
      Q => \ptr_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[7]_i_1_n_0\,
      Q => \ptr_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[8]_i_1_n_0\,
      Q => \ptr_reg_n_0_[8]\,
      R => \cached_id[5]_i_1_n_0\
    );
\ptr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ptr_reg[4]_i_2_n_0\,
      CO(3) => \ptr_reg[8]_i_2_n_0\,
      CO(2) => \ptr_reg[8]_i_2_n_1\,
      CO(1) => \ptr_reg[8]_i_2_n_2\,
      CO(0) => \ptr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \ptr_reg_n_0_[8]\,
      S(2) => \ptr_reg_n_0_[7]\,
      S(1) => \ptr_reg_n_0_[6]\,
      S(0) => \ptr_reg_n_0_[5]\
    );
\ptr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => textbuf_i_1_n_0,
      D => \ptr[9]_i_1_n_0\,
      Q => \ptr_reg_n_0_[9]\,
      R => \cached_id[5]_i_1_n_0\
    );
resetn_44_9_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => resetn_44_9_t,
      Q => resetn_44_9,
      R => '0'
    );
resetn_44_9_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => resetn,
      Q => resetn_44_9_t,
      R => '0'
    );
\right_lim_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => right_lim_reg(0),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(10),
      Q => right_lim_reg(10),
      R => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(11),
      Q => right_lim_reg(11),
      R => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(12),
      Q => right_lim_reg(12),
      R => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(13),
      Q => right_lim_reg(13),
      R => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(14),
      Q => right_lim_reg(14),
      R => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(15),
      Q => right_lim_reg(15),
      R => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => right_lim_reg(1),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => right_lim_reg(2),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => right_lim_reg(3),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => right_lim_reg(4),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => right_lim_reg(5),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => right_lim_reg(6),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => right_lim_reg(7),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => right_lim_reg(8),
      S => \cached_id[5]_i_1_n_0\
    );
\right_lim_reg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \left_lim_reg[15]_i_1_n_0\,
      D => \p_1_in__0\(9),
      Q => right_lim_reg(9),
      S => \cached_id[5]_i_1_n_0\
    );
s_awready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \^s_arready\
    );
s_bvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => \^s_bvalid\
    );
s_rvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => cached_rd,
      O => s_rlast
    );
s_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => cached_rd,
      O => s_wready
    );
textbuf: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textbuf_ram
     port map (
      addra(16) => textbuf_i_2_n_0,
      addra(15) => textbuf_i_3_n_0,
      addra(14) => textbuf_i_4_n_0,
      addra(13) => textbuf_i_5_n_0,
      addra(12) => textbuf_i_6_n_0,
      addra(11) => textbuf_i_7_n_0,
      addra(10) => textbuf_i_8_n_0,
      addra(9) => textbuf_i_9_n_0,
      addra(8) => textbuf_i_10_n_0,
      addra(7) => textbuf_i_11_n_0,
      addra(6) => textbuf_i_12_n_0,
      addra(5) => textbuf_i_13_n_0,
      addra(4) => textbuf_i_14_n_0,
      addra(3) => textbuf_i_15_n_0,
      addra(2) => textbuf_i_16_n_0,
      addra(1) => textbuf_i_17_n_0,
      addra(0) => textbuf_i_18_n_0,
      addrb(16 downto 11) => p_0_in0_in(5 downto 0),
      addrb(10) => textbuf_i_28_n_0,
      addrb(9) => textbuf_i_29_n_0,
      addrb(8) => textbuf_i_30_n_0,
      addrb(7) => textbuf_i_31_n_0,
      addrb(6) => textbuf_i_32_n_0,
      addrb(5) => textbuf_i_33_n_0,
      addrb(4) => textbuf_i_34_n_0,
      addrb(3) => vga_y_carry_n_5,
      addrb(2) => vga_y_carry_n_6,
      addrb(1) => \vga_y__0_carry_n_7\,
      addrb(0) => textbuf_i_35_n_0,
      clka => clk,
      clkb => clk_44_9,
      dina(7) => textbuf_i_19_n_0,
      dina(6) => textbuf_i_20_n_0,
      dina(5) => textbuf_i_21_n_0,
      dina(4) => textbuf_i_22_n_0,
      dina(3) => textbuf_i_23_n_0,
      dina(2) => textbuf_i_24_n_0,
      dina(1) => textbuf_i_25_n_0,
      dina(0) => textbuf_i_26_n_0,
      doutb(7 downto 0) => textbuf_rdata(7 downto 0),
      enb => textbuf_rden,
      wea(0) => textbuf_i_1_n_0
    );
textbuf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"25"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => textbuf_i_1_n_0
    );
textbuf_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[8]\,
      I1 => \charpos_x_reg_reg_n_0_[4]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[8]\,
      O => textbuf_i_10_n_0
    );
textbuf_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[7]\,
      I1 => \charpos_x_reg_reg_n_0_[3]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[7]\,
      O => textbuf_i_11_n_0
    );
textbuf_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[6]\,
      I1 => \charpos_x_reg_reg_n_0_[2]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[6]\,
      O => textbuf_i_12_n_0
    );
textbuf_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[5]\,
      I1 => \charpos_x_reg_reg_n_0_[1]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[5]\,
      O => textbuf_i_13_n_0
    );
textbuf_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[4]\,
      I1 => \charpos_x_reg_reg_n_0_[0]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[4]\,
      O => textbuf_i_14_n_0
    );
textbuf_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA28A"
    )
        port map (
      I0 => sel0(10),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => textbuf_i_36_n_0,
      O => textbuf_i_15_n_0
    );
textbuf_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCAAAAC3AAAA"
    )
        port map (
      I0 => sel0(9),
      I1 => asciifont_raddr(2),
      I2 => textbuf_i_37_n_0,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(2),
      O => textbuf_i_16_n_0
    );
textbuf_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF24FB20DB00DF04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => sel0(8),
      I4 => asciifont_raddr(0),
      I5 => asciifont_raddr(1),
      O => textbuf_i_17_n_0
    );
textbuf_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACC5CC"
    )
        port map (
      I0 => asciifont_raddr(0),
      I1 => sel0(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      O => textbuf_i_18_n_0
    );
textbuf_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0AAAAC"
    )
        port map (
      I0 => asciifont_rdata(7),
      I1 => \bitchar_reg_n_0_[7]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => textbuf_i_19_n_0
    );
textbuf_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[16]\,
      I1 => charpos_y_reg(5),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[16]\,
      O => textbuf_i_2_n_0
    );
textbuf_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0AAAAC"
    )
        port map (
      I0 => asciifont_rdata(6),
      I1 => \bitchar_reg_n_0_[6]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => textbuf_i_20_n_0
    );
textbuf_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0AAAAC"
    )
        port map (
      I0 => asciifont_rdata(5),
      I1 => \bitchar_reg_n_0_[5]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => textbuf_i_21_n_0
    );
textbuf_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0AAAAC"
    )
        port map (
      I0 => asciifont_rdata(4),
      I1 => \bitchar_reg_n_0_[4]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => textbuf_i_22_n_0
    );
textbuf_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0AAAAC"
    )
        port map (
      I0 => asciifont_rdata(3),
      I1 => \bitchar_reg_n_0_[3]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => textbuf_i_23_n_0
    );
textbuf_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0AAAAC"
    )
        port map (
      I0 => asciifont_rdata(2),
      I1 => \bitchar_reg_n_0_[2]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => textbuf_i_24_n_0
    );
textbuf_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0AAAAC"
    )
        port map (
      I0 => asciifont_rdata(1),
      I1 => \bitchar_reg_n_0_[1]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => textbuf_i_25_n_0
    );
textbuf_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0AAAAC"
    )
        port map (
      I0 => asciifont_rdata(0),
      I1 => \bitchar_reg_n_0_[0]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => textbuf_i_26_n_0
    );
textbuf_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \vga_x__0\(2),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[0]\,
      O => textbuf_rden
    );
textbuf_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \vga_x__0\(9),
      I1 => textbuf_i_40_n_0,
      I2 => \vga_x__0\(8),
      O => textbuf_i_28_n_0
    );
textbuf_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => textbuf_i_40_n_0,
      I1 => \vga_x__0\(8),
      O => textbuf_i_29_n_0
    );
textbuf_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[15]\,
      I1 => charpos_y_reg(4),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[15]\,
      O => textbuf_i_3_n_0
    );
textbuf_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \vga_x__0\(7),
      I1 => \vga_x__0\(5),
      I2 => \vga_x__0\(3),
      I3 => \vga_x__0\(2),
      I4 => \vga_x__0\(4),
      I5 => \vga_x__0\(6),
      O => textbuf_i_30_n_0
    );
textbuf_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \vga_x__0\(6),
      I1 => \vga_x__0\(4),
      I2 => \vga_x__0\(2),
      I3 => \vga_x__0\(3),
      I4 => \vga_x__0\(5),
      O => textbuf_i_31_n_0
    );
textbuf_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \vga_x__0\(5),
      I1 => \vga_x__0\(3),
      I2 => \vga_x__0\(2),
      I3 => \vga_x__0\(4),
      O => textbuf_i_32_n_0
    );
textbuf_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \vga_x__0\(4),
      I1 => \vga_x__0\(2),
      I2 => \vga_x__0\(3),
      O => textbuf_i_33_n_0
    );
textbuf_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vga_x__0\(2),
      I1 => \vga_x__0\(3),
      O => textbuf_i_34_n_0
    );
textbuf_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[0]\,
      O => textbuf_i_35_n_0
    );
textbuf_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C09CCCCCCCD"
    )
        port map (
      I0 => asciifont_raddr(2),
      I1 => asciifont_raddr(3),
      I2 => textbuf_i_41_n_0,
      I3 => asciifont_raddr(0),
      I4 => asciifont_raddr(1),
      I5 => textbuf_i_42_n_0,
      O => textbuf_i_36_n_0
    );
textbuf_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => asciifont_raddr(0),
      I1 => asciifont_raddr(1),
      O => textbuf_i_37_n_0
    );
textbuf_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => textbuf_i_38_n_0,
      CO(2) => textbuf_i_38_n_1,
      CO(1) => textbuf_i_38_n_2,
      CO(0) => textbuf_i_38_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \vga_h_ptr_reg_n_0_[4]\,
      DI(1) => \vga_h_ptr_reg_n_0_[3]\,
      DI(0) => '0',
      O(3 downto 0) => \vga_x__0\(5 downto 2),
      S(3) => \vga_h_ptr_reg_n_0_[5]\,
      S(2) => textbuf_i_43_n_0,
      S(1) => textbuf_i_44_n_0,
      S(0) => \vga_h_ptr_reg_n_0_[2]\
    );
textbuf_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => textbuf_i_38_n_0,
      CO(3) => textbuf_i_39_n_0,
      CO(2) => textbuf_i_39_n_1,
      CO(1) => textbuf_i_39_n_2,
      CO(0) => textbuf_i_39_n_3,
      CYINIT => '0',
      DI(3) => \vga_h_ptr_reg_n_0_[9]\,
      DI(2) => '0',
      DI(1) => \vga_h_ptr_reg_n_0_[7]\,
      DI(0) => \vga_h_ptr_reg_n_0_[6]\,
      O(3 downto 0) => \vga_x__0\(9 downto 6),
      S(3) => textbuf_i_45_n_0,
      S(2) => \vga_h_ptr_reg_n_0_[8]\,
      S(1) => textbuf_i_46_n_0,
      S(0) => textbuf_i_47_n_0
    );
textbuf_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[14]\,
      I1 => charpos_y_reg(3),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[14]\,
      O => textbuf_i_4_n_0
    );
textbuf_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \vga_x__0\(6),
      I1 => \vga_x__0\(4),
      I2 => \vga_x__0\(2),
      I3 => \vga_x__0\(3),
      I4 => \vga_x__0\(5),
      I5 => \vga_x__0\(7),
      O => textbuf_i_40_n_0
    );
textbuf_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => textbuf_i_41_n_0
    );
textbuf_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => textbuf_i_42_n_0
    );
textbuf_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[4]\,
      O => textbuf_i_43_n_0
    );
textbuf_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[3]\,
      O => textbuf_i_44_n_0
    );
textbuf_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[9]\,
      O => textbuf_i_45_n_0
    );
textbuf_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[7]\,
      O => textbuf_i_46_n_0
    );
textbuf_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[6]\,
      O => textbuf_i_47_n_0
    );
textbuf_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[13]\,
      I1 => charpos_y_reg(2),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[13]\,
      O => textbuf_i_5_n_0
    );
textbuf_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[12]\,
      I1 => charpos_y_reg(1),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[12]\,
      O => textbuf_i_6_n_0
    );
textbuf_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[11]\,
      I1 => charpos_y_reg(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[11]\,
      O => textbuf_i_7_n_0
    );
textbuf_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[10]\,
      I1 => \charpos_x_reg_reg_n_0_[6]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[10]\,
      O => textbuf_i_8_n_0
    );
textbuf_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAACAAAA0AACAA"
    )
        port map (
      I0 => \bitchar_pos_reg_reg_n_0_[9]\,
      I1 => \charpos_x_reg_reg_n_0_[5]\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \ptr_reg_n_0_[9]\,
      O => textbuf_i_9_n_0
    );
textcolor: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_textcolor_ram
     port map (
      addra(12 downto 0) => textcolor_waddr(12 downto 0),
      addrb(12 downto 7) => p_0_in0_in(5 downto 0),
      addrb(6) => textbuf_i_28_n_0,
      addrb(5) => textbuf_i_29_n_0,
      addrb(4) => textbuf_i_30_n_0,
      addrb(3) => textbuf_i_31_n_0,
      addrb(2) => textbuf_i_32_n_0,
      addrb(1) => textbuf_i_33_n_0,
      addrb(0) => textbuf_i_34_n_0,
      clka => clk,
      clkb => clk_44_9,
      dina(7 downto 0) => textcolor_wdata(7 downto 0),
      doutb(7 downto 0) => textcolor_rdata(7 downto 0),
      enb => textbuf_rden,
      wea(0) => textcolor_wen
    );
textcolor_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => textcolor_wen
    );
textcolor_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \charpos_x_reg_reg_n_0_[4]\,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[4]\,
      O => textcolor_waddr(4)
    );
textcolor_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \charpos_x_reg_reg_n_0_[3]\,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => asciifont_raddr(3),
      O => textcolor_waddr(3)
    );
textcolor_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \charpos_x_reg_reg_n_0_[2]\,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => asciifont_raddr(2),
      O => textcolor_waddr(2)
    );
textcolor_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \charpos_x_reg_reg_n_0_[1]\,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => asciifont_raddr(1),
      O => textcolor_waddr(1)
    );
textcolor_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \charpos_x_reg_reg_n_0_[0]\,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => asciifont_raddr(0),
      O => textcolor_waddr(0)
    );
textcolor_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \p_1_in__0\(7),
      O => textcolor_wdata(7)
    );
textcolor_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \p_1_in__0\(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => textcolor_wdata(6)
    );
textcolor_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \p_1_in__0\(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => textcolor_wdata(5)
    );
textcolor_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \p_1_in__0\(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => textcolor_wdata(4)
    );
textcolor_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \p_1_in__0\(3),
      O => textcolor_wdata(3)
    );
textcolor_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => charpos_y_reg(5),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[12]\,
      O => textcolor_waddr(12)
    );
textcolor_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \p_1_in__0\(2),
      O => textcolor_wdata(2)
    );
textcolor_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \p_1_in__0\(1),
      O => textcolor_wdata(1)
    );
textcolor_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \p_1_in__0\(0),
      O => textcolor_wdata(0)
    );
textcolor_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => charpos_y_reg(4),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[11]\,
      O => textcolor_waddr(11)
    );
textcolor_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => charpos_y_reg(3),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[10]\,
      O => textcolor_waddr(10)
    );
textcolor_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => charpos_y_reg(2),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[9]\,
      O => textcolor_waddr(9)
    );
textcolor_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => charpos_y_reg(1),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[8]\,
      O => textcolor_waddr(8)
    );
textcolor_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => charpos_y_reg(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[7]\,
      O => textcolor_waddr(7)
    );
textcolor_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \charpos_x_reg_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[6]\,
      O => textcolor_waddr(6)
    );
textcolor_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \charpos_x_reg_reg_n_0_[5]\,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \ptr_reg_n_0_[5]\,
      O => textcolor_waddr(5)
    );
\top_lim_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \charpos_x_reg[6]_i_3_n_0\,
      I1 => \cached_addr_reg_n_0_[2]\,
      I2 => \cached_addr_reg_n_0_[4]\,
      I3 => \cached_addr_reg_n_0_[3]\,
      O => \top_lim_reg[15]_i_1_n_0\
    );
\top_lim_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(4),
      Q => \top_lim_reg_reg_n_0_[0]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(2),
      Q => \top_lim_reg_reg_n_0_[10]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(3),
      Q => \top_lim_reg_reg_n_0_[11]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(4),
      Q => \top_lim_reg_reg_n_0_[12]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(5),
      Q => \top_lim_reg_reg_n_0_[13]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(6),
      Q => \top_lim_reg_reg_n_0_[14]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(7),
      Q => \top_lim_reg_reg_n_0_[15]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(5),
      Q => \top_lim_reg_reg_n_0_[1]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(6),
      Q => \top_lim_reg_reg_n_0_[2]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(7),
      Q => \top_lim_reg_reg_n_0_[3]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(8),
      Q => \top_lim_reg_reg_n_0_[4]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(9),
      Q => \top_lim_reg_reg_n_0_[5]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => asciifont_raddr(10),
      Q => \top_lim_reg_reg_n_0_[6]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => \cached_wdata_reg_n_0_[7]\,
      Q => \top_lim_reg_reg_n_0_[7]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(0),
      Q => \top_lim_reg_reg_n_0_[8]\,
      R => \cached_id[5]_i_1_n_0\
    );
\top_lim_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \top_lim_reg[15]_i_1_n_0\,
      D => p_0_in1_in(1),
      Q => \top_lim_reg_reg_n_0_[9]\,
      R => \cached_id[5]_i_1_n_0\
    );
\vga_b[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \vga_pixel_reg_n_0_[1]\,
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_b(0)
    );
\vga_b[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \vga_pixel_reg_n_0_[2]\,
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_b(1)
    );
\vga_b[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \vga_pixel_reg_n_0_[3]\,
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_b(2)
    );
\vga_b[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \vga_pixel_reg_n_0_[4]\,
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_b(3)
    );
\vga_char_color[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[1]\,
      I1 => \vga_h_ptr_reg_n_0_[2]\,
      I2 => \vga_h_ptr_reg_n_0_[0]\,
      O => \vga_char_color[6]_i_1_n_0\
    );
\vga_char_color_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => \vga_char_color[6]_i_1_n_0\,
      D => textcolor_rdata(0),
      Q => \vga_char_color_reg_n_0_[0]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_color_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => \vga_char_color[6]_i_1_n_0\,
      D => textcolor_rdata(1),
      Q => p_0_in0,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_color_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => \vga_char_color[6]_i_1_n_0\,
      D => textcolor_rdata(2),
      Q => \vga_char_color_reg_n_0_[2]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_color_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => \vga_char_color[6]_i_1_n_0\,
      D => textcolor_rdata(4),
      Q => p_1_in0,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_color_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => \vga_char_color[6]_i_1_n_0\,
      D => textcolor_rdata(5),
      Q => \vga_char_color_reg_n_0_[5]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_color_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => \vga_char_color[6]_i_1_n_0\,
      D => textcolor_rdata(6),
      Q => \vga_char_color_reg_n_0_[6]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_line[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => textbuf_rdata(0),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      I4 => \vga_char_line_reg_n_0_[1]\,
      O => \vga_char_line[0]_i_1_n_0\
    );
\vga_char_line[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => textbuf_rdata(1),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      I4 => \vga_char_line_reg_n_0_[2]\,
      O => \vga_char_line[1]_i_1_n_0\
    );
\vga_char_line[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => textbuf_rdata(2),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      I4 => \vga_char_line_reg_n_0_[3]\,
      O => \vga_char_line[2]_i_1_n_0\
    );
\vga_char_line[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => textbuf_rdata(3),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      I4 => \vga_char_line_reg_n_0_[4]\,
      O => \vga_char_line[3]_i_1_n_0\
    );
\vga_char_line[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => textbuf_rdata(4),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      I4 => \vga_char_line_reg_n_0_[5]\,
      O => \vga_char_line[4]_i_1_n_0\
    );
\vga_char_line[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => textbuf_rdata(5),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      I4 => \vga_char_line_reg_n_0_[6]\,
      O => \vga_char_line[5]_i_1_n_0\
    );
\vga_char_line[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => textbuf_rdata(6),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      I4 => \vga_char_line_reg_n_0_[7]\,
      O => \vga_char_line[6]_i_1_n_0\
    );
\vga_char_line[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => textbuf_rdata(7),
      I1 => \vga_h_ptr_reg_n_0_[0]\,
      I2 => \vga_h_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[1]\,
      O => \vga_char_line[7]_i_1_n_0\
    );
\vga_char_line_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_char_line[0]_i_1_n_0\,
      Q => \vga_char_line_reg_n_0_[0]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_line_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_char_line[1]_i_1_n_0\,
      Q => \vga_char_line_reg_n_0_[1]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_line_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_char_line[2]_i_1_n_0\,
      Q => \vga_char_line_reg_n_0_[2]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_line_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_char_line[3]_i_1_n_0\,
      Q => \vga_char_line_reg_n_0_[3]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_line_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_char_line[4]_i_1_n_0\,
      Q => \vga_char_line_reg_n_0_[4]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_line_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_char_line[5]_i_1_n_0\,
      Q => \vga_char_line_reg_n_0_[5]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_line_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_char_line[6]_i_1_n_0\,
      Q => \vga_char_line_reg_n_0_[6]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_char_line_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_char_line[7]_i_1_n_0\,
      Q => \vga_char_line_reg_n_0_[7]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_g[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_g(0)
    );
\vga_g[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_g(1)
    );
\vga_g[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_g(2)
    );
\vga_g[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_g(3)
    );
\vga_h_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[0]\,
      O => vga_h_ptr(0)
    );
\vga_h_ptr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[12]_i_2_n_6\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(10)
    );
\vga_h_ptr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[12]_i_2_n_5\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(11)
    );
\vga_h_ptr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[12]_i_2_n_4\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(12)
    );
\vga_h_ptr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[15]_i_3_n_7\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(13)
    );
\vga_h_ptr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[15]_i_3_n_6\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(14)
    );
\vga_h_ptr[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn_44_9,
      O => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[15]_i_3_n_5\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(15)
    );
\vga_h_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[4]_i_2_n_7\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(1)
    );
\vga_h_ptr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[4]_i_2_n_6\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(2)
    );
\vga_h_ptr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[4]_i_2_n_5\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(3)
    );
\vga_h_ptr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[4]_i_2_n_4\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(4)
    );
\vga_h_ptr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[8]_i_2_n_7\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(5)
    );
\vga_h_ptr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[8]_i_2_n_6\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(6)
    );
\vga_h_ptr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[8]_i_2_n_5\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(7)
    );
\vga_h_ptr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[8]_i_2_n_4\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(8)
    );
\vga_h_ptr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_h_ptr_reg[12]_i_2_n_7\,
      I1 => vga_v_ptr,
      O => vga_h_ptr(9)
    );
\vga_h_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(0),
      Q => \vga_h_ptr_reg_n_0_[0]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(10),
      Q => \vga_h_ptr_reg_n_0_[10]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(11),
      Q => \vga_h_ptr_reg_n_0_[11]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(12),
      Q => \vga_h_ptr_reg_n_0_[12]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_h_ptr_reg[8]_i_2_n_0\,
      CO(3) => \vga_h_ptr_reg[12]_i_2_n_0\,
      CO(2) => \vga_h_ptr_reg[12]_i_2_n_1\,
      CO(1) => \vga_h_ptr_reg[12]_i_2_n_2\,
      CO(0) => \vga_h_ptr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vga_h_ptr_reg[12]_i_2_n_4\,
      O(2) => \vga_h_ptr_reg[12]_i_2_n_5\,
      O(1) => \vga_h_ptr_reg[12]_i_2_n_6\,
      O(0) => \vga_h_ptr_reg[12]_i_2_n_7\,
      S(3) => \vga_h_ptr_reg_n_0_[12]\,
      S(2) => \vga_h_ptr_reg_n_0_[11]\,
      S(1) => \vga_h_ptr_reg_n_0_[10]\,
      S(0) => \vga_h_ptr_reg_n_0_[9]\
    );
\vga_h_ptr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(13),
      Q => \vga_h_ptr_reg_n_0_[13]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(14),
      Q => \vga_h_ptr_reg_n_0_[14]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(15),
      Q => \vga_h_ptr_reg_n_0_[15]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_h_ptr_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_vga_h_ptr_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vga_h_ptr_reg[15]_i_3_n_2\,
      CO(0) => \vga_h_ptr_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_vga_h_ptr_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2) => \vga_h_ptr_reg[15]_i_3_n_5\,
      O(1) => \vga_h_ptr_reg[15]_i_3_n_6\,
      O(0) => \vga_h_ptr_reg[15]_i_3_n_7\,
      S(3) => '0',
      S(2) => \vga_h_ptr_reg_n_0_[15]\,
      S(1) => \vga_h_ptr_reg_n_0_[14]\,
      S(0) => \vga_h_ptr_reg_n_0_[13]\
    );
\vga_h_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(1),
      Q => \vga_h_ptr_reg_n_0_[1]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(2),
      Q => \vga_h_ptr_reg_n_0_[2]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(3),
      Q => \vga_h_ptr_reg_n_0_[3]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(4),
      Q => \vga_h_ptr_reg_n_0_[4]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vga_h_ptr_reg[4]_i_2_n_0\,
      CO(2) => \vga_h_ptr_reg[4]_i_2_n_1\,
      CO(1) => \vga_h_ptr_reg[4]_i_2_n_2\,
      CO(0) => \vga_h_ptr_reg[4]_i_2_n_3\,
      CYINIT => \vga_h_ptr_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \vga_h_ptr_reg[4]_i_2_n_4\,
      O(2) => \vga_h_ptr_reg[4]_i_2_n_5\,
      O(1) => \vga_h_ptr_reg[4]_i_2_n_6\,
      O(0) => \vga_h_ptr_reg[4]_i_2_n_7\,
      S(3) => \vga_h_ptr_reg_n_0_[4]\,
      S(2) => \vga_h_ptr_reg_n_0_[3]\,
      S(1) => \vga_h_ptr_reg_n_0_[2]\,
      S(0) => \vga_h_ptr_reg_n_0_[1]\
    );
\vga_h_ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(5),
      Q => \vga_h_ptr_reg_n_0_[5]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(6),
      Q => \vga_h_ptr_reg_n_0_[6]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(7),
      Q => \vga_h_ptr_reg_n_0_[7]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(8),
      Q => \vga_h_ptr_reg_n_0_[8]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_h_ptr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_h_ptr_reg[4]_i_2_n_0\,
      CO(3) => \vga_h_ptr_reg[8]_i_2_n_0\,
      CO(2) => \vga_h_ptr_reg[8]_i_2_n_1\,
      CO(1) => \vga_h_ptr_reg[8]_i_2_n_2\,
      CO(0) => \vga_h_ptr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vga_h_ptr_reg[8]_i_2_n_4\,
      O(2) => \vga_h_ptr_reg[8]_i_2_n_5\,
      O(1) => \vga_h_ptr_reg[8]_i_2_n_6\,
      O(0) => \vga_h_ptr_reg[8]_i_2_n_7\,
      S(3) => \vga_h_ptr_reg_n_0_[8]\,
      S(2) => \vga_h_ptr_reg_n_0_[7]\,
      S(1) => \vga_h_ptr_reg_n_0_[6]\,
      S(0) => \vga_h_ptr_reg_n_0_[5]\
    );
\vga_h_ptr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_h_ptr(9),
      Q => \vga_h_ptr_reg_n_0_[9]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
vga_hsync_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[9]\,
      I1 => \vga_h_ptr_reg_n_0_[10]\,
      I2 => \vga_h_ptr_reg_n_0_[8]\,
      I3 => \vga_h_ptr_reg_n_0_[11]\,
      I4 => vga_hsync_INST_0_i_1_n_0,
      I5 => vga_hsync_INST_0_i_2_n_0,
      O => vga_hsync
    );
vga_hsync_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[13]\,
      I1 => \vga_h_ptr_reg_n_0_[14]\,
      I2 => \vga_h_ptr_reg_n_0_[12]\,
      I3 => \vga_h_ptr_reg_n_0_[15]\,
      O => vga_hsync_INST_0_i_1_n_0
    );
vga_hsync_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[7]\,
      I1 => \vga_h_ptr_reg_n_0_[6]\,
      I2 => \vga_h_ptr_reg_n_0_[3]\,
      I3 => \vga_h_ptr_reg_n_0_[4]\,
      I4 => \vga_h_ptr_reg_n_0_[5]\,
      O => vga_hsync_INST_0_i_2_n_0
    );
\vga_linebuf_head[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
        port map (
      I0 => vga_hsync_INST_0_i_1_n_0,
      I1 => vga_vsync_INST_0_i_3_n_0,
      I2 => vga_sync_start_i_2_n_0,
      I3 => vga_sync_start_i_3_n_0,
      I4 => vga_sync_start_i_4_n_0,
      I5 => resetn_44_9,
      O => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vga_linebuf_head_reg(0),
      O => \vga_linebuf_head[0]_i_3_n_0\
    );
\vga_linebuf_head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[0]_i_2_n_7\,
      Q => vga_linebuf_head_reg(0),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vga_linebuf_head_reg[0]_i_2_n_0\,
      CO(2) => \vga_linebuf_head_reg[0]_i_2_n_1\,
      CO(1) => \vga_linebuf_head_reg[0]_i_2_n_2\,
      CO(0) => \vga_linebuf_head_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \vga_linebuf_head_reg[0]_i_2_n_4\,
      O(2) => \vga_linebuf_head_reg[0]_i_2_n_5\,
      O(1) => \vga_linebuf_head_reg[0]_i_2_n_6\,
      O(0) => \vga_linebuf_head_reg[0]_i_2_n_7\,
      S(3 downto 1) => vga_linebuf_head_reg(3 downto 1),
      S(0) => \vga_linebuf_head[0]_i_3_n_0\
    );
\vga_linebuf_head_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[8]_i_1_n_5\,
      Q => vga_linebuf_head_reg(10),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[8]_i_1_n_4\,
      Q => vga_linebuf_head_reg(11),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[12]_i_1_n_7\,
      Q => vga_linebuf_head_reg(12),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_linebuf_head_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_vga_linebuf_head_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \vga_linebuf_head_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_vga_linebuf_head_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \vga_linebuf_head_reg[12]_i_1_n_6\,
      O(0) => \vga_linebuf_head_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => vga_linebuf_head_reg(13 downto 12)
    );
\vga_linebuf_head_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[12]_i_1_n_6\,
      Q => vga_linebuf_head_reg(13),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[0]_i_2_n_6\,
      Q => vga_linebuf_head_reg(1),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[0]_i_2_n_5\,
      Q => vga_linebuf_head_reg(2),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[0]_i_2_n_4\,
      Q => vga_linebuf_head_reg(3),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[4]_i_1_n_7\,
      Q => vga_linebuf_head_reg(4),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_linebuf_head_reg[0]_i_2_n_0\,
      CO(3) => \vga_linebuf_head_reg[4]_i_1_n_0\,
      CO(2) => \vga_linebuf_head_reg[4]_i_1_n_1\,
      CO(1) => \vga_linebuf_head_reg[4]_i_1_n_2\,
      CO(0) => \vga_linebuf_head_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vga_linebuf_head_reg[4]_i_1_n_4\,
      O(2) => \vga_linebuf_head_reg[4]_i_1_n_5\,
      O(1) => \vga_linebuf_head_reg[4]_i_1_n_6\,
      O(0) => \vga_linebuf_head_reg[4]_i_1_n_7\,
      S(3 downto 0) => vga_linebuf_head_reg(7 downto 4)
    );
\vga_linebuf_head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[4]_i_1_n_6\,
      Q => vga_linebuf_head_reg(5),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[4]_i_1_n_5\,
      Q => vga_linebuf_head_reg(6),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[4]_i_1_n_4\,
      Q => vga_linebuf_head_reg(7),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[8]_i_1_n_7\,
      Q => vga_linebuf_head_reg(8),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
\vga_linebuf_head_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_linebuf_head_reg[4]_i_1_n_0\,
      CO(3) => \vga_linebuf_head_reg[8]_i_1_n_0\,
      CO(2) => \vga_linebuf_head_reg[8]_i_1_n_1\,
      CO(1) => \vga_linebuf_head_reg[8]_i_1_n_2\,
      CO(0) => \vga_linebuf_head_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vga_linebuf_head_reg[8]_i_1_n_4\,
      O(2) => \vga_linebuf_head_reg[8]_i_1_n_5\,
      O(1) => \vga_linebuf_head_reg[8]_i_1_n_6\,
      O(0) => \vga_linebuf_head_reg[8]_i_1_n_7\,
      S(3 downto 0) => vga_linebuf_head_reg(11 downto 8)
    );
\vga_linebuf_head_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => linebuf_rden,
      D => \vga_linebuf_head_reg[8]_i_1_n_6\,
      Q => vga_linebuf_head_reg(9),
      R => \vga_linebuf_head[0]_i_1_n_0\
    );
vga_pixel3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_pixel3_carry_n_0,
      CO(2) => vga_pixel3_carry_n_1,
      CO(1) => vga_pixel3_carry_n_2,
      CO(0) => vga_pixel3_carry_n_3,
      CYINIT => '0',
      DI(3) => vga_pixel3_carry_i_1_n_0,
      DI(2) => vga_pixel3_carry_i_2_n_0,
      DI(1) => vga_pixel3_carry_i_3_n_0,
      DI(0) => vga_pixel3_carry_i_4_n_0,
      O(3 downto 0) => NLW_vga_pixel3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => vga_pixel3_carry_i_5_n_0,
      S(2) => vga_pixel3_carry_i_6_n_0,
      S(1) => vga_pixel3_carry_i_7_n_0,
      S(0) => vga_pixel3_carry_i_8_n_0
    );
\vga_pixel3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vga_pixel3_carry_n_0,
      CO(3) => vga_pixel3,
      CO(2) => \vga_pixel3_carry__0_n_1\,
      CO(1) => \vga_pixel3_carry__0_n_2\,
      CO(0) => \vga_pixel3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \vga_pixel3_carry__0_i_1_n_0\,
      DI(2) => \vga_pixel3_carry__0_i_2_n_0\,
      DI(1) => \vga_pixel3_carry__0_i_3_n_0\,
      DI(0) => \vga_pixel3_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_vga_pixel3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \vga_pixel3_carry__0_i_5_n_0\,
      S(2) => \vga_pixel3_carry__0_i_6_n_0\,
      S(1) => \vga_pixel3_carry__0_i_7_n_0\,
      S(0) => \vga_pixel3_carry__0_i_8_n_0\
    );
\vga_pixel3_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \vga_y_carry__2_n_5\,
      I1 => vga_tmp_bottom(15),
      I2 => \vga_y_carry__2_n_6\,
      I3 => vga_tmp_bottom(14),
      O => \vga_pixel3_carry__0_i_1_n_0\
    );
\vga_pixel3_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \vga_y_carry__2_n_7\,
      I1 => vga_tmp_bottom(13),
      I2 => \vga_y_carry__1_n_4\,
      I3 => vga_tmp_bottom(12),
      O => \vga_pixel3_carry__0_i_2_n_0\
    );
\vga_pixel3_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \p_0_in0_in__0\(7),
      I1 => vga_tmp_bottom(11),
      I2 => \p_0_in0_in__0\(6),
      I3 => vga_tmp_bottom(10),
      O => \vga_pixel3_carry__0_i_3_n_0\
    );
\vga_pixel3_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => vga_tmp_bottom(9),
      I2 => p_0_in0_in(4),
      I3 => vga_tmp_bottom(8),
      O => \vga_pixel3_carry__0_i_4_n_0\
    );
\vga_pixel3_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_bottom(15),
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_tmp_bottom(14),
      I3 => \vga_y_carry__2_n_6\,
      O => \vga_pixel3_carry__0_i_5_n_0\
    );
\vga_pixel3_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_bottom(13),
      I1 => \vga_y_carry__2_n_7\,
      I2 => vga_tmp_bottom(12),
      I3 => \vga_y_carry__1_n_4\,
      O => \vga_pixel3_carry__0_i_6_n_0\
    );
\vga_pixel3_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_bottom(11),
      I1 => \p_0_in0_in__0\(7),
      I2 => vga_tmp_bottom(10),
      I3 => \p_0_in0_in__0\(6),
      O => \vga_pixel3_carry__0_i_7_n_0\
    );
\vga_pixel3_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_bottom(9),
      I1 => p_0_in0_in(5),
      I2 => vga_tmp_bottom(8),
      I3 => p_0_in0_in(4),
      O => \vga_pixel3_carry__0_i_8_n_0\
    );
vga_pixel3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => vga_tmp_bottom(7),
      I2 => p_0_in0_in(2),
      I3 => vga_tmp_bottom(6),
      O => vga_pixel3_carry_i_1_n_0
    );
vga_pixel3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_0_in0_in(1),
      I1 => vga_tmp_bottom(5),
      I2 => p_0_in0_in(0),
      I3 => vga_tmp_bottom(4),
      O => vga_pixel3_carry_i_2_n_0
    );
vga_pixel3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_y_carry_n_5,
      I1 => vga_tmp_bottom(3),
      I2 => vga_y_carry_n_6,
      I3 => vga_tmp_bottom(2),
      O => vga_pixel3_carry_i_3_n_0
    );
vga_pixel3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \vga_y__0_carry_n_7\,
      I1 => vga_tmp_bottom(1),
      I2 => \vga_v_ptr_reg_n_0_[0]\,
      I3 => vga_tmp_bottom(0),
      O => vga_pixel3_carry_i_4_n_0
    );
vga_pixel3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_bottom(7),
      I1 => p_0_in0_in(3),
      I2 => vga_tmp_bottom(6),
      I3 => p_0_in0_in(2),
      O => vga_pixel3_carry_i_5_n_0
    );
vga_pixel3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_bottom(5),
      I1 => p_0_in0_in(1),
      I2 => vga_tmp_bottom(4),
      I3 => p_0_in0_in(0),
      O => vga_pixel3_carry_i_6_n_0
    );
vga_pixel3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_tmp_bottom(3),
      I1 => vga_y_carry_n_5,
      I2 => vga_tmp_bottom(2),
      I3 => vga_y_carry_n_6,
      O => vga_pixel3_carry_i_7_n_0
    );
vga_pixel3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => vga_tmp_bottom(0),
      I1 => \vga_v_ptr_reg_n_0_[0]\,
      I2 => vga_tmp_bottom(1),
      I3 => \vga_y__0_carry_n_7\,
      O => vga_pixel3_carry_i_8_n_0
    );
vga_pixel4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_pixel4_carry_n_0,
      CO(2) => vga_pixel4_carry_n_1,
      CO(1) => vga_pixel4_carry_n_2,
      CO(0) => vga_pixel4_carry_n_3,
      CYINIT => '0',
      DI(3) => vga_pixel4_carry_i_1_n_0,
      DI(2) => vga_pixel4_carry_i_2_n_0,
      DI(1) => vga_pixel4_carry_i_3_n_0,
      DI(0) => vga_pixel4_carry_i_4_n_0,
      O(3 downto 0) => NLW_vga_pixel4_carry_O_UNCONNECTED(3 downto 0),
      S(3) => vga_pixel4_carry_i_5_n_0,
      S(2) => vga_pixel4_carry_i_6_n_0,
      S(1) => vga_pixel4_carry_i_7_n_0,
      S(0) => vga_pixel4_carry_i_8_n_0
    );
\vga_pixel4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vga_pixel4_carry_n_0,
      CO(3) => vga_pixel4,
      CO(2) => \vga_pixel4_carry__0_n_1\,
      CO(1) => \vga_pixel4_carry__0_n_2\,
      CO(0) => \vga_pixel4_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \vga_pixel4_carry__0_i_1_n_0\,
      DI(2) => \vga_pixel4_carry__0_i_2_n_0\,
      DI(1) => \vga_pixel4_carry__0_i_3_n_0\,
      DI(0) => \vga_pixel4_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_vga_pixel4_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \vga_pixel4_carry__0_i_5_n_0\,
      S(2) => \vga_pixel4_carry__0_i_6_n_0\,
      S(1) => \vga_pixel4_carry__0_i_7_n_0\,
      S(0) => \vga_pixel4_carry__0_i_8_n_0\
    );
\vga_pixel4_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_top(15),
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_tmp_top(14),
      I3 => \vga_y_carry__2_n_6\,
      O => \vga_pixel4_carry__0_i_1_n_0\
    );
\vga_pixel4_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_top(13),
      I1 => \vga_y_carry__2_n_7\,
      I2 => vga_tmp_top(12),
      I3 => \vga_y_carry__1_n_4\,
      O => \vga_pixel4_carry__0_i_2_n_0\
    );
\vga_pixel4_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_top(11),
      I1 => \p_0_in0_in__0\(7),
      I2 => vga_tmp_top(10),
      I3 => \p_0_in0_in__0\(6),
      O => \vga_pixel4_carry__0_i_3_n_0\
    );
\vga_pixel4_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_top(9),
      I1 => p_0_in0_in(5),
      I2 => vga_tmp_top(8),
      I3 => p_0_in0_in(4),
      O => \vga_pixel4_carry__0_i_4_n_0\
    );
\vga_pixel4_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \vga_y_carry__2_n_5\,
      I1 => vga_tmp_top(15),
      I2 => \vga_y_carry__2_n_6\,
      I3 => vga_tmp_top(14),
      O => \vga_pixel4_carry__0_i_5_n_0\
    );
\vga_pixel4_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \vga_y_carry__2_n_7\,
      I1 => vga_tmp_top(13),
      I2 => \vga_y_carry__1_n_4\,
      I3 => vga_tmp_top(12),
      O => \vga_pixel4_carry__0_i_6_n_0\
    );
\vga_pixel4_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in0_in__0\(7),
      I1 => vga_tmp_top(11),
      I2 => \p_0_in0_in__0\(6),
      I3 => vga_tmp_top(10),
      O => \vga_pixel4_carry__0_i_7_n_0\
    );
\vga_pixel4_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => vga_tmp_top(9),
      I2 => p_0_in0_in(4),
      I3 => vga_tmp_top(8),
      O => \vga_pixel4_carry__0_i_8_n_0\
    );
vga_pixel4_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_top(7),
      I1 => p_0_in0_in(3),
      I2 => vga_tmp_top(6),
      I3 => p_0_in0_in(2),
      O => vga_pixel4_carry_i_1_n_0
    );
vga_pixel4_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_top(5),
      I1 => p_0_in0_in(1),
      I2 => vga_tmp_top(4),
      I3 => p_0_in0_in(0),
      O => vga_pixel4_carry_i_2_n_0
    );
vga_pixel4_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vga_tmp_top(3),
      I1 => vga_y_carry_n_5,
      I2 => vga_tmp_top(2),
      I3 => vga_y_carry_n_6,
      O => vga_pixel4_carry_i_3_n_0
    );
vga_pixel4_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => vga_tmp_top(1),
      I1 => \vga_y__0_carry_n_7\,
      I2 => \vga_v_ptr_reg_n_0_[0]\,
      I3 => vga_tmp_top(0),
      O => vga_pixel4_carry_i_4_n_0
    );
vga_pixel4_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => vga_tmp_top(7),
      I2 => p_0_in0_in(2),
      I3 => vga_tmp_top(6),
      O => vga_pixel4_carry_i_5_n_0
    );
vga_pixel4_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in0_in(1),
      I1 => vga_tmp_top(5),
      I2 => p_0_in0_in(0),
      I3 => vga_tmp_top(4),
      O => vga_pixel4_carry_i_6_n_0
    );
vga_pixel4_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_y_carry_n_5,
      I1 => vga_tmp_top(3),
      I2 => vga_y_carry_n_6,
      I3 => vga_tmp_top(2),
      O => vga_pixel4_carry_i_7_n_0
    );
vga_pixel4_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => vga_tmp_top(0),
      I1 => \vga_v_ptr_reg_n_0_[0]\,
      I2 => \vga_y__0_carry_n_7\,
      I3 => vga_tmp_top(1),
      O => vga_pixel4_carry_i_8_n_0
    );
vga_pixel5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_pixel5_carry_n_0,
      CO(2) => vga_pixel5_carry_n_1,
      CO(1) => vga_pixel5_carry_n_2,
      CO(0) => vga_pixel5_carry_n_3,
      CYINIT => '0',
      DI(3) => vga_pixel5_carry_i_1_n_0,
      DI(2) => vga_pixel5_carry_i_2_n_0,
      DI(1) => vga_pixel5_carry_i_3_n_0,
      DI(0) => vga_pixel5_carry_i_4_n_0,
      O(3 downto 0) => NLW_vga_pixel5_carry_O_UNCONNECTED(3 downto 0),
      S(3) => vga_pixel5_carry_i_5_n_0,
      S(2) => vga_pixel5_carry_i_6_n_0,
      S(1) => vga_pixel5_carry_i_7_n_0,
      S(0) => vga_pixel5_carry_i_8_n_0
    );
\vga_pixel5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vga_pixel5_carry_n_0,
      CO(3) => \vga_pixel5_carry__0_n_0\,
      CO(2) => \vga_pixel5_carry__0_n_1\,
      CO(1) => \vga_pixel5_carry__0_n_2\,
      CO(0) => \vga_pixel5_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \vga_pixel5_carry__0_i_1_n_0\,
      DI(2) => \vga_pixel5_carry__0_i_2_n_0\,
      DI(1) => \vga_pixel5_carry__0_i_3_n_0\,
      DI(0) => \vga_pixel5_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_vga_pixel5_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \vga_pixel5_carry__0_i_5_n_0\,
      S(2) => \vga_pixel5_carry__0_i_6_n_0\,
      S(1) => \vga_pixel5_carry__0_i_7_n_0\,
      S(0) => \vga_pixel5_carry__0_i_8_n_0\
    );
\vga_pixel5_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vga_tmp_right(15),
      I1 => vga_x_1(15),
      I2 => vga_x_1(14),
      I3 => vga_tmp_right(14),
      O => \vga_pixel5_carry__0_i_1_n_0\
    );
\vga_pixel5_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vga_tmp_right(13),
      I1 => vga_x_1(13),
      I2 => vga_x_1(12),
      I3 => vga_tmp_right(12),
      O => \vga_pixel5_carry__0_i_2_n_0\
    );
\vga_pixel5_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vga_tmp_right(11),
      I1 => vga_x_1(11),
      I2 => vga_x_1(10),
      I3 => vga_tmp_right(10),
      O => \vga_pixel5_carry__0_i_3_n_0\
    );
\vga_pixel5_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vga_tmp_right(9),
      I1 => vga_x_1(9),
      I2 => vga_x_1(8),
      I3 => vga_tmp_right(8),
      O => \vga_pixel5_carry__0_i_4_n_0\
    );
\vga_pixel5_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(15),
      I1 => vga_tmp_right(15),
      I2 => vga_x_1(14),
      I3 => vga_tmp_right(14),
      O => \vga_pixel5_carry__0_i_5_n_0\
    );
\vga_pixel5_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(13),
      I1 => vga_tmp_right(13),
      I2 => vga_x_1(12),
      I3 => vga_tmp_right(12),
      O => \vga_pixel5_carry__0_i_6_n_0\
    );
\vga_pixel5_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(11),
      I1 => vga_tmp_right(11),
      I2 => vga_x_1(10),
      I3 => vga_tmp_right(10),
      O => \vga_pixel5_carry__0_i_7_n_0\
    );
\vga_pixel5_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(9),
      I1 => vga_tmp_right(9),
      I2 => vga_x_1(8),
      I3 => vga_tmp_right(8),
      O => \vga_pixel5_carry__0_i_8_n_0\
    );
vga_pixel5_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vga_tmp_right(7),
      I1 => vga_x_1(7),
      I2 => vga_x_1(6),
      I3 => vga_tmp_right(6),
      O => vga_pixel5_carry_i_1_n_0
    );
vga_pixel5_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vga_tmp_right(5),
      I1 => vga_x_1(5),
      I2 => vga_x_1(4),
      I3 => vga_tmp_right(4),
      O => vga_pixel5_carry_i_2_n_0
    );
vga_pixel5_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vga_tmp_right(3),
      I1 => vga_x_1(3),
      I2 => vga_x_1(2),
      I3 => vga_tmp_right(2),
      O => vga_pixel5_carry_i_3_n_0
    );
vga_pixel5_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"141D"
    )
        port map (
      I0 => vga_tmp_right(1),
      I1 => \vga_h_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[0]\,
      I3 => vga_tmp_right(0),
      O => vga_pixel5_carry_i_4_n_0
    );
vga_pixel5_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(7),
      I1 => vga_tmp_right(7),
      I2 => vga_x_1(6),
      I3 => vga_tmp_right(6),
      O => vga_pixel5_carry_i_5_n_0
    );
vga_pixel5_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(5),
      I1 => vga_tmp_right(5),
      I2 => vga_x_1(4),
      I3 => vga_tmp_right(4),
      O => vga_pixel5_carry_i_6_n_0
    );
vga_pixel5_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vga_x_1(3),
      I1 => vga_tmp_right(3),
      I2 => vga_x_1(2),
      I3 => vga_tmp_right(2),
      O => vga_pixel5_carry_i_7_n_0
    );
vga_pixel5_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => vga_tmp_right(0),
      I1 => \vga_h_ptr_reg_n_0_[0]\,
      I2 => \vga_h_ptr_reg_n_0_[1]\,
      I3 => vga_tmp_right(1),
      O => vga_pixel5_carry_i_8_n_0
    );
\vga_pixel5_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vga_pixel5_inferred__0/i__carry_n_0\,
      CO(2) => \vga_pixel5_inferred__0/i__carry_n_1\,
      CO(1) => \vga_pixel5_inferred__0/i__carry_n_2\,
      CO(0) => \vga_pixel5_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_vga_pixel5_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\vga_pixel5_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_pixel5_inferred__0/i__carry_n_0\,
      CO(3) => vga_pixel51_in,
      CO(2) => \vga_pixel5_inferred__0/i__carry__0_n_1\,
      CO(1) => \vga_pixel5_inferred__0/i__carry__0_n_2\,
      CO(0) => \vga_pixel5_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_vga_pixel5_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\vga_pixel[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(10),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[10]_i_2_n_0\,
      O => \vga_pixel[10]_i_1_n_0\
    );
\vga_pixel[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAE0000AAA2"
    )
        port map (
      I0 => p_0_in0,
      I1 => \vga_pixel[15]_i_4_n_0\,
      I2 => \vga_pixel[15]_i_5_n_0\,
      I3 => \vga_pixel[15]_i_6_n_0\,
      I4 => \vga_char_line_reg_n_0_[0]\,
      I5 => \vga_char_color_reg_n_0_[5]\,
      O => \vga_pixel[10]_i_2_n_0\
    );
\vga_pixel[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(12),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[15]_i_3_n_0\,
      O => \vga_pixel[12]_i_1_n_0\
    );
\vga_pixel[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(13),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[15]_i_3_n_0\,
      O => \vga_pixel[13]_i_1_n_0\
    );
\vga_pixel[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(14),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[15]_i_3_n_0\,
      O => \vga_pixel[14]_i_1_n_0\
    );
\vga_pixel[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
        port map (
      I0 => vga_pixel3,
      I1 => vga_pixel4,
      I2 => vga_pixel51_in,
      I3 => \vga_pixel5_carry__0_n_0\,
      I4 => vga_tmp_mode,
      I5 => resetn_44_9,
      O => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FFF"
    )
        port map (
      I0 => vga_tmp_curpos_x(7),
      I1 => vga_x_1(10),
      I2 => vga_y_carry_n_6,
      I3 => vga_y_carry_n_5,
      I4 => vga_tmp_cur_disable,
      O => \vga_pixel[15]_i_10_n_0\
    );
\vga_pixel[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => vga_tmp_curpos_y(3),
      I1 => p_0_in0_in(3),
      I2 => vga_tmp_cur,
      I3 => \vga_y__0_carry_n_7\,
      O => \vga_pixel[15]_i_11_n_0\
    );
\vga_pixel[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => vga_tmp_curpos_y(0),
      I1 => p_0_in0_in(0),
      I2 => p_0_in0_in(5),
      I3 => vga_tmp_curpos_y(5),
      O => \vga_pixel[15]_i_12_n_0\
    );
\vga_pixel[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => vga_tmp_curpos_x(3),
      I1 => vga_x_1(6),
      I2 => vga_x_1(8),
      I3 => vga_tmp_curpos_x(5),
      I4 => vga_tmp_curpos_y(0),
      I5 => p_0_in0_in(0),
      O => \vga_pixel[15]_i_13_n_0\
    );
\vga_pixel[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => vga_tmp_curpos_x(4),
      I1 => vga_x_1(7),
      I2 => p_0_in0_in(3),
      I3 => vga_tmp_curpos_y(3),
      O => \vga_pixel[15]_i_14_n_0\
    );
\vga_pixel[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => vga_tmp_curpos_y(4),
      I1 => p_0_in0_in(4),
      I2 => vga_tmp_curpos_y(5),
      I3 => p_0_in0_in(5),
      O => \vga_pixel[15]_i_15_n_0\
    );
\vga_pixel[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(15),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[15]_i_3_n_0\,
      O => \vga_pixel[15]_i_2_n_0\
    );
\vga_pixel[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAE0000AAA2"
    )
        port map (
      I0 => \vga_char_color_reg_n_0_[2]\,
      I1 => \vga_pixel[15]_i_4_n_0\,
      I2 => \vga_pixel[15]_i_5_n_0\,
      I3 => \vga_pixel[15]_i_6_n_0\,
      I4 => \vga_char_line_reg_n_0_[0]\,
      I5 => \vga_char_color_reg_n_0_[6]\,
      O => \vga_pixel[15]_i_3_n_0\
    );
\vga_pixel[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009099"
    )
        port map (
      I0 => vga_x_1(3),
      I1 => vga_tmp_curpos_x(0),
      I2 => vga_tmp_curpos_y(1),
      I3 => p_0_in0_in(1),
      I4 => \vga_pixel[15]_i_7_n_0\,
      I5 => \vga_pixel[15]_i_8_n_0\,
      O => \vga_pixel[15]_i_4_n_0\
    );
\vga_pixel[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \p_0_in0_in__0\(6),
      I1 => vga_tmp_curpos_y(6),
      I2 => vga_x_1(9),
      I3 => vga_tmp_curpos_x(6),
      I4 => \vga_pixel[15]_i_9_n_0\,
      O => \vga_pixel[15]_i_5_n_0\
    );
\vga_pixel[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \vga_pixel[15]_i_10_n_0\,
      I1 => \vga_pixel[15]_i_11_n_0\,
      I2 => \vga_pixel[15]_i_12_n_0\,
      I3 => \vga_pixel[15]_i_13_n_0\,
      I4 => \vga_pixel[15]_i_14_n_0\,
      I5 => \vga_pixel[15]_i_15_n_0\,
      O => \vga_pixel[15]_i_6_n_0\
    );
\vga_pixel[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => vga_tmp_curpos_x(5),
      I1 => vga_x_1(8),
      I2 => p_0_in0_in(2),
      I3 => vga_tmp_curpos_y(2),
      I4 => vga_tmp_curpos_x(4),
      I5 => vga_x_1(7),
      O => \vga_pixel[15]_i_7_n_0\
    );
\vga_pixel[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => vga_tmp_curpos_x(2),
      I1 => vga_x_1(5),
      I2 => vga_tmp_curpos_y(1),
      I3 => p_0_in0_in(1),
      I4 => vga_tmp_curpos_y(4),
      I5 => p_0_in0_in(4),
      O => \vga_pixel[15]_i_8_n_0\
    );
\vga_pixel[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => vga_tmp_curpos_y(7),
      I1 => \p_0_in0_in__0\(7),
      I2 => vga_tmp_curpos_x(1),
      I3 => vga_x_1(4),
      O => \vga_pixel[15]_i_9_n_0\
    );
\vga_pixel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(1),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[4]_i_2_n_0\,
      O => \vga_pixel[1]_i_1_n_0\
    );
\vga_pixel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(2),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[4]_i_2_n_0\,
      O => \vga_pixel[2]_i_1_n_0\
    );
\vga_pixel[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(3),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[4]_i_2_n_0\,
      O => \vga_pixel[3]_i_1_n_0\
    );
\vga_pixel[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(4),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[4]_i_2_n_0\,
      O => \vga_pixel[4]_i_1_n_0\
    );
\vga_pixel[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAE0000AAA2"
    )
        port map (
      I0 => \vga_char_color_reg_n_0_[0]\,
      I1 => \vga_pixel[15]_i_4_n_0\,
      I2 => \vga_pixel[15]_i_5_n_0\,
      I3 => \vga_pixel[15]_i_6_n_0\,
      I4 => \vga_char_line_reg_n_0_[0]\,
      I5 => p_1_in0,
      O => \vga_pixel[4]_i_2_n_0\
    );
\vga_pixel[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(7),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[10]_i_2_n_0\,
      O => \vga_pixel[7]_i_1_n_0\
    );
\vga_pixel[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(8),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[10]_i_2_n_0\,
      O => \vga_pixel[8]_i_1_n_0\
    );
\vga_pixel[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_rdata(9),
      I1 => vga_tmp_mode,
      I2 => \vga_pixel[10]_i_2_n_0\,
      O => \vga_pixel[9]_i_1_n_0\
    );
\vga_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[10]_i_1_n_0\,
      Q => p_1_in(3),
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[12]_i_1_n_0\,
      Q => \vga_pixel_reg_n_0_[12]\,
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[13]_i_1_n_0\,
      Q => \vga_pixel_reg_n_0_[13]\,
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[14]_i_1_n_0\,
      Q => \vga_pixel_reg_n_0_[14]\,
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[15]_i_2_n_0\,
      Q => \vga_pixel_reg_n_0_[15]\,
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[1]_i_1_n_0\,
      Q => \vga_pixel_reg_n_0_[1]\,
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[2]_i_1_n_0\,
      Q => \vga_pixel_reg_n_0_[2]\,
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[3]_i_1_n_0\,
      Q => \vga_pixel_reg_n_0_[3]\,
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[4]_i_1_n_0\,
      Q => \vga_pixel_reg_n_0_[4]\,
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[7]_i_1_n_0\,
      Q => p_1_in(0),
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[8]_i_1_n_0\,
      Q => p_1_in(1),
      R => \vga_pixel[15]_i_1_n_0\
    );
\vga_pixel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \vga_pixel[9]_i_1_n_0\,
      Q => p_1_in(2),
      R => \vga_pixel[15]_i_1_n_0\
    );
vga_r2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_r2,
      CO(2) => vga_r2_carry_n_1,
      CO(1) => vga_r2_carry_n_2,
      CO(0) => vga_r2_carry_n_3,
      CYINIT => '0',
      DI(3) => \vga_y_carry__2_n_5\,
      DI(2 downto 1) => B"00",
      DI(0) => vga_r2_carry_i_1_n_0,
      O(3 downto 0) => NLW_vga_r2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => vga_r2_carry_i_2_n_0,
      S(2) => vga_r2_carry_i_3_n_0,
      S(1) => vga_r2_carry_i_4_n_0,
      S(0) => vga_r2_carry_i_5_n_0
    );
vga_r2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_0_in0_in(4),
      O => vga_r2_carry_i_1_n_0
    );
vga_r2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_y_carry__2_n_6\,
      I1 => \vga_y_carry__2_n_5\,
      O => vga_r2_carry_i_2_n_0
    );
vga_r2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_y_carry__1_n_4\,
      I1 => \vga_y_carry__2_n_7\,
      O => vga_r2_carry_i_3_n_0
    );
vga_r2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_0_in0_in__0\(6),
      I1 => \p_0_in0_in__0\(7),
      O => vga_r2_carry_i_4_n_0
    );
vga_r2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => p_0_in0_in(5),
      O => vga_r2_carry_i_5_n_0
    );
vga_r3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_vga_r3_carry_CO_UNCONNECTED(3),
      CO(2) => vga_r3,
      CO(1) => vga_r3_carry_n_2,
      CO(0) => vga_r3_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => vga_x(15),
      DI(1) => '0',
      DI(0) => vga_r3_carry_i_1_n_0,
      O(3 downto 0) => NLW_vga_r3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => vga_r3_carry_i_2_n_0,
      S(1) => vga_r3_carry_i_3_n_0,
      S(0) => vga_r3_carry_i_4_n_0
    );
vga_r3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_x__0\(10),
      I1 => \vga_x__0\(11),
      O => vga_r3_carry_i_1_n_0
    );
vga_r3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vga_x(15),
      I1 => \vga_x__0\(14),
      O => vga_r3_carry_i_2_n_0
    );
vga_r3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_x__0\(13),
      I1 => \vga_x__0\(12),
      O => vga_r3_carry_i_3_n_0
    );
vga_r3_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_x__0\(10),
      I1 => \vga_x__0\(11),
      O => vga_r3_carry_i_4_n_0
    );
\vga_r[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \vga_pixel_reg_n_0_[12]\,
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_r(0)
    );
\vga_r[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \vga_pixel_reg_n_0_[13]\,
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_r(1)
    );
\vga_r[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \vga_pixel_reg_n_0_[14]\,
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_r(2)
    );
\vga_r[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \vga_pixel_reg_n_0_[15]\,
      I1 => \vga_y_carry__2_n_5\,
      I2 => vga_x(15),
      I3 => vga_r2,
      I4 => vga_r3,
      O => vga_r(3)
    );
\vga_r[3]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_r[3]_INST_0_i_2_n_0\,
      CO(3 downto 1) => \NLW_vga_r[3]_INST_0_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \vga_r[3]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vga_h_ptr_reg_n_0_[14]\,
      O(3 downto 2) => \NLW_vga_r[3]_INST_0_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => vga_x(15),
      O(0) => \vga_x__0\(14),
      S(3 downto 2) => B"00",
      S(1) => \vga_r[3]_INST_0_i_3_n_0\,
      S(0) => \vga_r[3]_INST_0_i_4_n_0\
    );
\vga_r[3]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => textbuf_i_39_n_0,
      CO(3) => \vga_r[3]_INST_0_i_2_n_0\,
      CO(2) => \vga_r[3]_INST_0_i_2_n_1\,
      CO(1) => \vga_r[3]_INST_0_i_2_n_2\,
      CO(0) => \vga_r[3]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \vga_h_ptr_reg_n_0_[13]\,
      DI(2) => \vga_h_ptr_reg_n_0_[12]\,
      DI(1) => \vga_h_ptr_reg_n_0_[11]\,
      DI(0) => \vga_h_ptr_reg_n_0_[10]\,
      O(3 downto 0) => \vga_x__0\(13 downto 10),
      S(3) => \vga_r[3]_INST_0_i_5_n_0\,
      S(2) => \vga_r[3]_INST_0_i_6_n_0\,
      S(1) => \vga_r[3]_INST_0_i_7_n_0\,
      S(0) => \vga_r[3]_INST_0_i_8_n_0\
    );
\vga_r[3]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[15]\,
      O => \vga_r[3]_INST_0_i_3_n_0\
    );
\vga_r[3]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[14]\,
      O => \vga_r[3]_INST_0_i_4_n_0\
    );
\vga_r[3]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[13]\,
      O => \vga_r[3]_INST_0_i_5_n_0\
    );
\vga_r[3]_INST_0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[12]\,
      O => \vga_r[3]_INST_0_i_6_n_0\
    );
\vga_r[3]_INST_0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[11]\,
      O => \vga_r[3]_INST_0_i_7_n_0\
    );
\vga_r[3]_INST_0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[10]\,
      O => \vga_r[3]_INST_0_i_8_n_0\
    );
vga_sync_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => vga_hsync_INST_0_i_1_n_0,
      I1 => vga_vsync_INST_0_i_3_n_0,
      I2 => vga_sync_start_i_2_n_0,
      I3 => vga_sync_start_i_3_n_0,
      I4 => vga_sync_start_i_4_n_0,
      O => vga_tmp_cur0
    );
vga_sync_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[0]\,
      I1 => \vga_h_ptr_reg_n_0_[2]\,
      I2 => \vga_v_ptr_reg_n_0_[3]\,
      I3 => \vga_h_ptr_reg_n_0_[11]\,
      I4 => vga_sync_start_i_5_n_0,
      O => vga_sync_start_i_2_n_0
    );
vga_sync_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vga_vsync_INST_0_i_2_n_0,
      I1 => \vga_h_ptr_reg_n_0_[4]\,
      I2 => \vga_h_ptr_reg_n_0_[5]\,
      I3 => \vga_v_ptr_reg_n_0_[9]\,
      I4 => \vga_v_ptr_reg_n_0_[8]\,
      O => vga_sync_start_i_3_n_0
    );
vga_sync_start_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[12]\,
      I1 => \vga_v_ptr_reg_n_0_[1]\,
      I2 => \vga_h_ptr_reg_n_0_[10]\,
      I3 => \vga_h_ptr_reg_n_0_[9]\,
      I4 => vga_sync_start_i_6_n_0,
      O => vga_sync_start_i_4_n_0
    );
vga_sync_start_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[8]\,
      I1 => \vga_v_ptr_reg_n_0_[4]\,
      I2 => \vga_v_ptr_reg_n_0_[2]\,
      I3 => \vga_h_ptr_reg_n_0_[3]\,
      O => vga_sync_start_i_5_n_0
    );
vga_sync_start_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[6]\,
      I1 => \vga_h_ptr_reg_n_0_[7]\,
      I2 => \vga_h_ptr_reg_n_0_[1]\,
      I3 => \vga_h_ptr_reg_n_0_[0]\,
      O => vga_sync_start_i_6_n_0
    );
vga_sync_start_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => vga_tmp_cur0,
      Q => vga_sync_start,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
vga_sync_start_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_sync_start,
      Q => vga_sync_start_t,
      R => '0'
    );
vga_sync_start_t_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vga_sync_start_t,
      Q => vga_sync_start_t_t,
      R => '0'
    );
\vga_tmp_bottom_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(0),
      Q => vga_tmp_bottom(0),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(10),
      Q => vga_tmp_bottom(10),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(11),
      Q => vga_tmp_bottom(11),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(12),
      Q => vga_tmp_bottom(12),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(13),
      Q => vga_tmp_bottom(13),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(14),
      Q => vga_tmp_bottom(14),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(15),
      Q => vga_tmp_bottom(15),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(1),
      Q => vga_tmp_bottom(1),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(2),
      Q => vga_tmp_bottom(2),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(3),
      Q => vga_tmp_bottom(3),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(4),
      Q => vga_tmp_bottom(4),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(5),
      Q => vga_tmp_bottom(5),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(6),
      Q => vga_tmp_bottom(6),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(7),
      Q => vga_tmp_bottom(7),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(8),
      Q => vga_tmp_bottom(8),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_bottom_t(9),
      Q => vga_tmp_bottom(9),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_bottom_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(0),
      Q => vga_tmp_bottom_t(0),
      R => '0'
    );
\vga_tmp_bottom_t_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(10),
      Q => vga_tmp_bottom_t(10),
      R => '0'
    );
\vga_tmp_bottom_t_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(11),
      Q => vga_tmp_bottom_t(11),
      R => '0'
    );
\vga_tmp_bottom_t_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(12),
      Q => vga_tmp_bottom_t(12),
      R => '0'
    );
\vga_tmp_bottom_t_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(13),
      Q => vga_tmp_bottom_t(13),
      R => '0'
    );
\vga_tmp_bottom_t_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(14),
      Q => vga_tmp_bottom_t(14),
      R => '0'
    );
\vga_tmp_bottom_t_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(15),
      Q => vga_tmp_bottom_t(15),
      R => '0'
    );
\vga_tmp_bottom_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(1),
      Q => vga_tmp_bottom_t(1),
      R => '0'
    );
\vga_tmp_bottom_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(2),
      Q => vga_tmp_bottom_t(2),
      R => '0'
    );
\vga_tmp_bottom_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(3),
      Q => vga_tmp_bottom_t(3),
      R => '0'
    );
\vga_tmp_bottom_t_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(4),
      Q => vga_tmp_bottom_t(4),
      R => '0'
    );
\vga_tmp_bottom_t_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(5),
      Q => vga_tmp_bottom_t(5),
      R => '0'
    );
\vga_tmp_bottom_t_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(6),
      Q => vga_tmp_bottom_t(6),
      R => '0'
    );
\vga_tmp_bottom_t_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(7),
      Q => vga_tmp_bottom_t(7),
      R => '0'
    );
\vga_tmp_bottom_t_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(8),
      Q => vga_tmp_bottom_t(8),
      R => '0'
    );
\vga_tmp_bottom_t_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => bottom_lim_reg(9),
      Q => vga_tmp_bottom_t(9),
      R => '0'
    );
vga_tmp_cur_disable_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_cur_disable_t,
      Q => vga_tmp_cur_disable,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
vga_tmp_cur_disable_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => cur_disable_reg,
      Q => vga_tmp_cur_disable_t,
      R => '0'
    );
vga_tmp_cur_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_cur_t,
      Q => vga_tmp_cur,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
vga_tmp_cur_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => cur_reg_n_0,
      Q => vga_tmp_cur_t,
      R => '0'
    );
\vga_tmp_curpos_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_x_t(0),
      Q => vga_tmp_curpos_x(0),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_x_t(1),
      Q => vga_tmp_curpos_x(1),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_x_t(2),
      Q => vga_tmp_curpos_x(2),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_x_t(3),
      Q => vga_tmp_curpos_x(3),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_x_t(4),
      Q => vga_tmp_curpos_x(4),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_x_t(5),
      Q => vga_tmp_curpos_x(5),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_x_t(6),
      Q => vga_tmp_curpos_x(6),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_x_t(7),
      Q => vga_tmp_curpos_x(7),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_x_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \curpos_x_reg_reg_n_0_[0]\,
      Q => vga_tmp_curpos_x_t(0),
      R => '0'
    );
\vga_tmp_curpos_x_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \curpos_x_reg_reg_n_0_[1]\,
      Q => vga_tmp_curpos_x_t(1),
      R => '0'
    );
\vga_tmp_curpos_x_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \curpos_x_reg_reg_n_0_[2]\,
      Q => vga_tmp_curpos_x_t(2),
      R => '0'
    );
\vga_tmp_curpos_x_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \curpos_x_reg_reg_n_0_[3]\,
      Q => vga_tmp_curpos_x_t(3),
      R => '0'
    );
\vga_tmp_curpos_x_t_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \curpos_x_reg_reg_n_0_[4]\,
      Q => vga_tmp_curpos_x_t(4),
      R => '0'
    );
\vga_tmp_curpos_x_t_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \curpos_x_reg_reg_n_0_[5]\,
      Q => vga_tmp_curpos_x_t(5),
      R => '0'
    );
\vga_tmp_curpos_x_t_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \curpos_x_reg_reg_n_0_[6]\,
      Q => vga_tmp_curpos_x_t(6),
      R => '0'
    );
\vga_tmp_curpos_x_t_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \curpos_x_reg_reg_n_0_[7]\,
      Q => vga_tmp_curpos_x_t(7),
      R => '0'
    );
\vga_tmp_curpos_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_y_t(0),
      Q => vga_tmp_curpos_y(0),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_y_t(1),
      Q => vga_tmp_curpos_y(1),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_y_t(2),
      Q => vga_tmp_curpos_y(2),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_y_t(3),
      Q => vga_tmp_curpos_y(3),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_y_t(4),
      Q => vga_tmp_curpos_y(4),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_y_t(5),
      Q => vga_tmp_curpos_y(5),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_y_t(6),
      Q => vga_tmp_curpos_y(6),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_curpos_y_t(7),
      Q => vga_tmp_curpos_y(7),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_curpos_y_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => curpos_y_reg(0),
      Q => vga_tmp_curpos_y_t(0),
      R => '0'
    );
\vga_tmp_curpos_y_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => curpos_y_reg(1),
      Q => vga_tmp_curpos_y_t(1),
      R => '0'
    );
\vga_tmp_curpos_y_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => curpos_y_reg(2),
      Q => vga_tmp_curpos_y_t(2),
      R => '0'
    );
\vga_tmp_curpos_y_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => curpos_y_reg(3),
      Q => vga_tmp_curpos_y_t(3),
      R => '0'
    );
\vga_tmp_curpos_y_t_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => curpos_y_reg(4),
      Q => vga_tmp_curpos_y_t(4),
      R => '0'
    );
\vga_tmp_curpos_y_t_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => curpos_y_reg(5),
      Q => vga_tmp_curpos_y_t(5),
      R => '0'
    );
\vga_tmp_curpos_y_t_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => curpos_y_reg(6),
      Q => vga_tmp_curpos_y_t(6),
      R => '0'
    );
\vga_tmp_curpos_y_t_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => curpos_y_reg(7),
      Q => vga_tmp_curpos_y_t(7),
      R => '0'
    );
\vga_tmp_left_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(0),
      Q => vga_tmp_left(0),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(10),
      Q => vga_tmp_left(10),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(11),
      Q => vga_tmp_left(11),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(12),
      Q => vga_tmp_left(12),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(13),
      Q => vga_tmp_left(13),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(14),
      Q => vga_tmp_left(14),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(15),
      Q => vga_tmp_left(15),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(1),
      Q => vga_tmp_left(1),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(2),
      Q => vga_tmp_left(2),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(3),
      Q => vga_tmp_left(3),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(4),
      Q => vga_tmp_left(4),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(5),
      Q => vga_tmp_left(5),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(6),
      Q => vga_tmp_left(6),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(7),
      Q => vga_tmp_left(7),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(8),
      Q => vga_tmp_left(8),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_left_t(9),
      Q => vga_tmp_left(9),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_left_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[0]\,
      Q => vga_tmp_left_t(0),
      R => '0'
    );
\vga_tmp_left_t_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[10]\,
      Q => vga_tmp_left_t(10),
      R => '0'
    );
\vga_tmp_left_t_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[11]\,
      Q => vga_tmp_left_t(11),
      R => '0'
    );
\vga_tmp_left_t_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[12]\,
      Q => vga_tmp_left_t(12),
      R => '0'
    );
\vga_tmp_left_t_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[13]\,
      Q => vga_tmp_left_t(13),
      R => '0'
    );
\vga_tmp_left_t_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[14]\,
      Q => vga_tmp_left_t(14),
      R => '0'
    );
\vga_tmp_left_t_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[15]\,
      Q => vga_tmp_left_t(15),
      R => '0'
    );
\vga_tmp_left_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[1]\,
      Q => vga_tmp_left_t(1),
      R => '0'
    );
\vga_tmp_left_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[2]\,
      Q => vga_tmp_left_t(2),
      R => '0'
    );
\vga_tmp_left_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[3]\,
      Q => vga_tmp_left_t(3),
      R => '0'
    );
\vga_tmp_left_t_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[4]\,
      Q => vga_tmp_left_t(4),
      R => '0'
    );
\vga_tmp_left_t_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[5]\,
      Q => vga_tmp_left_t(5),
      R => '0'
    );
\vga_tmp_left_t_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[6]\,
      Q => vga_tmp_left_t(6),
      R => '0'
    );
\vga_tmp_left_t_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[7]\,
      Q => vga_tmp_left_t(7),
      R => '0'
    );
\vga_tmp_left_t_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[8]\,
      Q => vga_tmp_left_t(8),
      R => '0'
    );
\vga_tmp_left_t_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \left_lim_reg_reg_n_0_[9]\,
      Q => vga_tmp_left_t(9),
      R => '0'
    );
vga_tmp_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_mode_t,
      Q => vga_tmp_mode,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
vga_tmp_mode_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => mode_reg_reg_n_0,
      Q => vga_tmp_mode_t,
      R => '0'
    );
\vga_tmp_right_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(0),
      Q => vga_tmp_right(0),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(10),
      Q => vga_tmp_right(10),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(11),
      Q => vga_tmp_right(11),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(12),
      Q => vga_tmp_right(12),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(13),
      Q => vga_tmp_right(13),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(14),
      Q => vga_tmp_right(14),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(15),
      Q => vga_tmp_right(15),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(1),
      Q => vga_tmp_right(1),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(2),
      Q => vga_tmp_right(2),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(3),
      Q => vga_tmp_right(3),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(4),
      Q => vga_tmp_right(4),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(5),
      Q => vga_tmp_right(5),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(6),
      Q => vga_tmp_right(6),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(7),
      Q => vga_tmp_right(7),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(8),
      Q => vga_tmp_right(8),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_right_t(9),
      Q => vga_tmp_right(9),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_right_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(0),
      Q => vga_tmp_right_t(0),
      R => '0'
    );
\vga_tmp_right_t_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(10),
      Q => vga_tmp_right_t(10),
      R => '0'
    );
\vga_tmp_right_t_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(11),
      Q => vga_tmp_right_t(11),
      R => '0'
    );
\vga_tmp_right_t_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(12),
      Q => vga_tmp_right_t(12),
      R => '0'
    );
\vga_tmp_right_t_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(13),
      Q => vga_tmp_right_t(13),
      R => '0'
    );
\vga_tmp_right_t_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(14),
      Q => vga_tmp_right_t(14),
      R => '0'
    );
\vga_tmp_right_t_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(15),
      Q => vga_tmp_right_t(15),
      R => '0'
    );
\vga_tmp_right_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(1),
      Q => vga_tmp_right_t(1),
      R => '0'
    );
\vga_tmp_right_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(2),
      Q => vga_tmp_right_t(2),
      R => '0'
    );
\vga_tmp_right_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(3),
      Q => vga_tmp_right_t(3),
      R => '0'
    );
\vga_tmp_right_t_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(4),
      Q => vga_tmp_right_t(4),
      R => '0'
    );
\vga_tmp_right_t_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(5),
      Q => vga_tmp_right_t(5),
      R => '0'
    );
\vga_tmp_right_t_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(6),
      Q => vga_tmp_right_t(6),
      R => '0'
    );
\vga_tmp_right_t_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(7),
      Q => vga_tmp_right_t(7),
      R => '0'
    );
\vga_tmp_right_t_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(8),
      Q => vga_tmp_right_t(8),
      R => '0'
    );
\vga_tmp_right_t_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => right_lim_reg(9),
      Q => vga_tmp_right_t(9),
      R => '0'
    );
\vga_tmp_top_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(0),
      Q => vga_tmp_top(0),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(10),
      Q => vga_tmp_top(10),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(11),
      Q => vga_tmp_top(11),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(12),
      Q => vga_tmp_top(12),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(13),
      Q => vga_tmp_top(13),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(14),
      Q => vga_tmp_top(14),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(15),
      Q => vga_tmp_top(15),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(1),
      Q => vga_tmp_top(1),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(2),
      Q => vga_tmp_top(2),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(3),
      Q => vga_tmp_top(3),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(4),
      Q => vga_tmp_top(4),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(5),
      Q => vga_tmp_top(5),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(6),
      Q => vga_tmp_top(6),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(7),
      Q => vga_tmp_top(7),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(8),
      Q => vga_tmp_top(8),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_tmp_cur0,
      D => vga_tmp_top_t(9),
      Q => vga_tmp_top(9),
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_tmp_top_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[0]\,
      Q => vga_tmp_top_t(0),
      R => '0'
    );
\vga_tmp_top_t_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[10]\,
      Q => vga_tmp_top_t(10),
      R => '0'
    );
\vga_tmp_top_t_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[11]\,
      Q => vga_tmp_top_t(11),
      R => '0'
    );
\vga_tmp_top_t_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[12]\,
      Q => vga_tmp_top_t(12),
      R => '0'
    );
\vga_tmp_top_t_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[13]\,
      Q => vga_tmp_top_t(13),
      R => '0'
    );
\vga_tmp_top_t_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[14]\,
      Q => vga_tmp_top_t(14),
      R => '0'
    );
\vga_tmp_top_t_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[15]\,
      Q => vga_tmp_top_t(15),
      R => '0'
    );
\vga_tmp_top_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[1]\,
      Q => vga_tmp_top_t(1),
      R => '0'
    );
\vga_tmp_top_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[2]\,
      Q => vga_tmp_top_t(2),
      R => '0'
    );
\vga_tmp_top_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[3]\,
      Q => vga_tmp_top_t(3),
      R => '0'
    );
\vga_tmp_top_t_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[4]\,
      Q => vga_tmp_top_t(4),
      R => '0'
    );
\vga_tmp_top_t_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[5]\,
      Q => vga_tmp_top_t(5),
      R => '0'
    );
\vga_tmp_top_t_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[6]\,
      Q => vga_tmp_top_t(6),
      R => '0'
    );
\vga_tmp_top_t_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[7]\,
      Q => vga_tmp_top_t(7),
      R => '0'
    );
\vga_tmp_top_t_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[8]\,
      Q => vga_tmp_top_t(8),
      R => '0'
    );
\vga_tmp_top_t_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => '1',
      D => \top_lim_reg_reg_n_0_[9]\,
      Q => vga_tmp_top_t(9),
      R => '0'
    );
\vga_v_ptr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__1_n_6\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[10]_i_1_n_0\
    );
\vga_v_ptr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__1_n_5\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[11]_i_1_n_0\
    );
\vga_v_ptr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__1_n_4\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[12]_i_1_n_0\
    );
\vga_v_ptr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__2_n_7\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[13]_i_1_n_0\
    );
\vga_v_ptr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__2_n_6\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[14]_i_1_n_0\
    );
\vga_v_ptr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \vga_v_ptr[15]_i_3_n_0\,
      I1 => \vga_h_ptr_reg_n_0_[9]\,
      I2 => \vga_h_ptr_reg_n_0_[4]\,
      I3 => \vga_h_ptr_reg_n_0_[5]\,
      I4 => \vga_h_ptr_reg_n_0_[0]\,
      I5 => \vga_v_ptr[15]_i_4_n_0\,
      O => vga_v_ptr
    );
\vga_v_ptr[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__2_n_5\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[15]_i_2_n_0\
    );
\vga_v_ptr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[6]\,
      I1 => \vga_h_ptr_reg_n_0_[7]\,
      I2 => \vga_h_ptr_reg_n_0_[1]\,
      I3 => \vga_h_ptr_reg_n_0_[2]\,
      O => \vga_v_ptr[15]_i_3_n_0\
    );
\vga_v_ptr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => vga_hsync_INST_0_i_1_n_0,
      I1 => \vga_h_ptr_reg_n_0_[11]\,
      I2 => \vga_h_ptr_reg_n_0_[3]\,
      I3 => \vga_h_ptr_reg_n_0_[10]\,
      I4 => \vga_h_ptr_reg_n_0_[8]\,
      O => \vga_v_ptr[15]_i_4_n_0\
    );
\vga_v_ptr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \vga_v_ptr[15]_i_6_n_0\,
      I1 => \vga_v_ptr_reg_n_0_[13]\,
      I2 => \vga_v_ptr_reg_n_0_[14]\,
      I3 => \vga_v_ptr_reg_n_0_[1]\,
      I4 => \vga_v_ptr_reg_n_0_[12]\,
      I5 => \vga_v_ptr[15]_i_7_n_0\,
      O => \vga_v_ptr[15]_i_5_n_0\
    );
\vga_v_ptr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[4]\,
      I1 => \vga_v_ptr_reg_n_0_[3]\,
      I2 => \vga_v_ptr_reg_n_0_[0]\,
      I3 => \vga_v_ptr_reg_n_0_[9]\,
      O => \vga_v_ptr[15]_i_6_n_0\
    );
\vga_v_ptr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => vga_vsync_INST_0_i_2_n_0,
      I1 => \vga_v_ptr_reg_n_0_[6]\,
      I2 => \vga_v_ptr_reg_n_0_[2]\,
      I3 => \vga_v_ptr_reg_n_0_[8]\,
      I4 => \vga_v_ptr_reg_n_0_[5]\,
      O => \vga_v_ptr[15]_i_7_n_0\
    );
\vga_v_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[1]\,
      I1 => \vga_v_ptr_reg_n_0_[0]\,
      I2 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[1]_i_1_n_0\
    );
\vga_v_ptr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry_n_6\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[2]_i_1_n_0\
    );
\vga_v_ptr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry_n_5\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[3]_i_1_n_0\
    );
\vga_v_ptr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry_n_4\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[4]_i_1_n_0\
    );
\vga_v_ptr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__0_n_7\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[5]_i_1_n_0\
    );
\vga_v_ptr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__0_n_6\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[6]_i_1_n_0\
    );
\vga_v_ptr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__0_n_5\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[7]_i_1_n_0\
    );
\vga_v_ptr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__0_n_4\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[8]_i_1_n_0\
    );
\vga_v_ptr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vga_y__0_carry__1_n_7\,
      I1 => \vga_v_ptr[15]_i_5_n_0\,
      O => \vga_v_ptr[9]_i_1_n_0\
    );
\vga_v_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => textbuf_i_35_n_0,
      Q => \vga_v_ptr_reg_n_0_[0]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[10]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[10]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[11]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[11]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[12]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[12]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[13]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[13]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[14]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[14]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[15]_i_2_n_0\,
      Q => \vga_v_ptr_reg_n_0_[15]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[1]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[1]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[2]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[2]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[3]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[3]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[4]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[4]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[5]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[5]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[6]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[6]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[7]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[7]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[8]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[8]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
\vga_v_ptr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_44_9,
      CE => vga_v_ptr,
      D => \vga_v_ptr[9]_i_1_n_0\,
      Q => \vga_v_ptr_reg_n_0_[9]\,
      R => \vga_h_ptr[15]_i_1_n_0\
    );
vga_vsync_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vga_vsync_INST_0_i_1_n_0,
      I1 => vga_vsync_INST_0_i_2_n_0,
      I2 => \vga_v_ptr_reg_n_0_[12]\,
      I3 => \vga_v_ptr_reg_n_0_[4]\,
      I4 => \vga_v_ptr_reg_n_0_[3]\,
      I5 => vga_vsync_INST_0_i_3_n_0,
      O => vga_vsync
    );
vga_vsync_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[8]\,
      I1 => \vga_v_ptr_reg_n_0_[9]\,
      I2 => \vga_v_ptr_reg_n_0_[1]\,
      I3 => \vga_v_ptr_reg_n_0_[2]\,
      O => vga_vsync_INST_0_i_1_n_0
    );
vga_vsync_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[7]\,
      I1 => \vga_v_ptr_reg_n_0_[15]\,
      I2 => \vga_v_ptr_reg_n_0_[10]\,
      I3 => \vga_v_ptr_reg_n_0_[11]\,
      O => vga_vsync_INST_0_i_2_n_0
    );
vga_vsync_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[13]\,
      I1 => \vga_v_ptr_reg_n_0_[14]\,
      I2 => \vga_v_ptr_reg_n_0_[5]\,
      I3 => \vga_v_ptr_reg_n_0_[6]\,
      O => vga_vsync_INST_0_i_3_n_0
    );
vga_x_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_x_1_carry_n_0,
      CO(2) => vga_x_1_carry_n_1,
      CO(1) => vga_x_1_carry_n_2,
      CO(0) => vga_x_1_carry_n_3,
      CYINIT => \vga_h_ptr_reg_n_0_[0]\,
      DI(3) => \vga_h_ptr_reg_n_0_[4]\,
      DI(2) => \vga_h_ptr_reg_n_0_[3]\,
      DI(1 downto 0) => B"00",
      O(3 downto 1) => vga_x_1(4 downto 2),
      O(0) => NLW_vga_x_1_carry_O_UNCONNECTED(0),
      S(3) => vga_x_1_carry_i_1_n_0,
      S(2) => vga_x_1_carry_i_2_n_0,
      S(1) => \vga_h_ptr_reg_n_0_[2]\,
      S(0) => \vga_h_ptr_reg_n_0_[1]\
    );
\vga_x_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vga_x_1_carry_n_0,
      CO(3) => \vga_x_1_carry__0_n_0\,
      CO(2) => \vga_x_1_carry__0_n_1\,
      CO(1) => \vga_x_1_carry__0_n_2\,
      CO(0) => \vga_x_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \vga_h_ptr_reg_n_0_[7]\,
      DI(1) => \vga_h_ptr_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => vga_x_1(8 downto 5),
      S(3) => \vga_h_ptr_reg_n_0_[8]\,
      S(2) => \vga_x_1_carry__0_i_1_n_0\,
      S(1) => \vga_x_1_carry__0_i_2_n_0\,
      S(0) => \vga_h_ptr_reg_n_0_[5]\
    );
\vga_x_1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[7]\,
      O => \vga_x_1_carry__0_i_1_n_0\
    );
\vga_x_1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[6]\,
      O => \vga_x_1_carry__0_i_2_n_0\
    );
\vga_x_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_x_1_carry__0_n_0\,
      CO(3) => \vga_x_1_carry__1_n_0\,
      CO(2) => \vga_x_1_carry__1_n_1\,
      CO(1) => \vga_x_1_carry__1_n_2\,
      CO(0) => \vga_x_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \vga_h_ptr_reg_n_0_[12]\,
      DI(2) => \vga_h_ptr_reg_n_0_[11]\,
      DI(1) => \vga_h_ptr_reg_n_0_[10]\,
      DI(0) => \vga_h_ptr_reg_n_0_[9]\,
      O(3 downto 0) => vga_x_1(12 downto 9),
      S(3) => \vga_x_1_carry__1_i_1_n_0\,
      S(2) => \vga_x_1_carry__1_i_2_n_0\,
      S(1) => \vga_x_1_carry__1_i_3_n_0\,
      S(0) => \vga_x_1_carry__1_i_4_n_0\
    );
\vga_x_1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[12]\,
      O => \vga_x_1_carry__1_i_1_n_0\
    );
\vga_x_1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[11]\,
      O => \vga_x_1_carry__1_i_2_n_0\
    );
\vga_x_1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[10]\,
      O => \vga_x_1_carry__1_i_3_n_0\
    );
\vga_x_1_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[9]\,
      O => \vga_x_1_carry__1_i_4_n_0\
    );
\vga_x_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_x_1_carry__1_n_0\,
      CO(3 downto 2) => \NLW_vga_x_1_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vga_x_1_carry__2_n_2\,
      CO(0) => \vga_x_1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \vga_h_ptr_reg_n_0_[14]\,
      DI(0) => \vga_h_ptr_reg_n_0_[13]\,
      O(3) => \NLW_vga_x_1_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => vga_x_1(15 downto 13),
      S(3) => '0',
      S(2) => \vga_x_1_carry__2_i_1_n_0\,
      S(1) => \vga_x_1_carry__2_i_2_n_0\,
      S(0) => \vga_x_1_carry__2_i_3_n_0\
    );
\vga_x_1_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[15]\,
      O => \vga_x_1_carry__2_i_1_n_0\
    );
\vga_x_1_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[14]\,
      O => \vga_x_1_carry__2_i_2_n_0\
    );
\vga_x_1_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[13]\,
      O => \vga_x_1_carry__2_i_3_n_0\
    );
vga_x_1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[4]\,
      O => vga_x_1_carry_i_1_n_0
    );
vga_x_1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_h_ptr_reg_n_0_[3]\,
      O => vga_x_1_carry_i_2_n_0
    );
\vga_y__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vga_y__0_carry_n_0\,
      CO(2) => \vga_y__0_carry_n_1\,
      CO(1) => \vga_y__0_carry_n_2\,
      CO(0) => \vga_y__0_carry_n_3\,
      CYINIT => \vga_v_ptr_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \vga_y__0_carry_n_4\,
      O(2) => \vga_y__0_carry_n_5\,
      O(1) => \vga_y__0_carry_n_6\,
      O(0) => \vga_y__0_carry_n_7\,
      S(3) => \vga_v_ptr_reg_n_0_[4]\,
      S(2) => \vga_v_ptr_reg_n_0_[3]\,
      S(1) => \vga_v_ptr_reg_n_0_[2]\,
      S(0) => \vga_v_ptr_reg_n_0_[1]\
    );
\vga_y__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_y__0_carry_n_0\,
      CO(3) => \vga_y__0_carry__0_n_0\,
      CO(2) => \vga_y__0_carry__0_n_1\,
      CO(1) => \vga_y__0_carry__0_n_2\,
      CO(0) => \vga_y__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vga_y__0_carry__0_n_4\,
      O(2) => \vga_y__0_carry__0_n_5\,
      O(1) => \vga_y__0_carry__0_n_6\,
      O(0) => \vga_y__0_carry__0_n_7\,
      S(3) => \vga_v_ptr_reg_n_0_[8]\,
      S(2) => \vga_v_ptr_reg_n_0_[7]\,
      S(1) => \vga_v_ptr_reg_n_0_[6]\,
      S(0) => \vga_v_ptr_reg_n_0_[5]\
    );
\vga_y__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_y__0_carry__0_n_0\,
      CO(3) => \vga_y__0_carry__1_n_0\,
      CO(2) => \vga_y__0_carry__1_n_1\,
      CO(1) => \vga_y__0_carry__1_n_2\,
      CO(0) => \vga_y__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vga_y__0_carry__1_n_4\,
      O(2) => \vga_y__0_carry__1_n_5\,
      O(1) => \vga_y__0_carry__1_n_6\,
      O(0) => \vga_y__0_carry__1_n_7\,
      S(3) => \vga_v_ptr_reg_n_0_[12]\,
      S(2) => \vga_v_ptr_reg_n_0_[11]\,
      S(1) => \vga_v_ptr_reg_n_0_[10]\,
      S(0) => \vga_v_ptr_reg_n_0_[9]\
    );
\vga_y__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_y__0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_vga_y__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vga_y__0_carry__2_n_2\,
      CO(0) => \vga_y__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_vga_y__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \vga_y__0_carry__2_n_5\,
      O(1) => \vga_y__0_carry__2_n_6\,
      O(0) => \vga_y__0_carry__2_n_7\,
      S(3) => '0',
      S(2) => \vga_v_ptr_reg_n_0_[15]\,
      S(1) => \vga_v_ptr_reg_n_0_[14]\,
      S(0) => \vga_v_ptr_reg_n_0_[13]\
    );
vga_y_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_y_carry_n_0,
      CO(2) => vga_y_carry_n_1,
      CO(1) => vga_y_carry_n_2,
      CO(0) => vga_y_carry_n_3,
      CYINIT => \vga_v_ptr_reg_n_0_[0]\,
      DI(3) => \vga_v_ptr_reg_n_0_[4]\,
      DI(2) => \vga_v_ptr_reg_n_0_[3]\,
      DI(1) => \vga_v_ptr_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => p_0_in0_in(0),
      O(2) => vga_y_carry_n_5,
      O(1) => vga_y_carry_n_6,
      O(0) => NLW_vga_y_carry_O_UNCONNECTED(0),
      S(3) => vga_y_carry_i_1_n_0,
      S(2) => vga_y_carry_i_2_n_0,
      S(1) => vga_y_carry_i_3_n_0,
      S(0) => \vga_v_ptr_reg_n_0_[1]\
    );
\vga_y_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vga_y_carry_n_0,
      CO(3) => \vga_y_carry__0_n_0\,
      CO(2) => \vga_y_carry__0_n_1\,
      CO(1) => \vga_y_carry__0_n_2\,
      CO(0) => \vga_y_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \vga_v_ptr_reg_n_0_[8]\,
      DI(2) => \vga_v_ptr_reg_n_0_[7]\,
      DI(1) => \vga_v_ptr_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => p_0_in0_in(4 downto 1),
      S(3) => \vga_y_carry__0_i_1_n_0\,
      S(2) => \vga_y_carry__0_i_2_n_0\,
      S(1) => \vga_y_carry__0_i_3_n_0\,
      S(0) => \vga_v_ptr_reg_n_0_[5]\
    );
\vga_y_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[8]\,
      O => \vga_y_carry__0_i_1_n_0\
    );
\vga_y_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[7]\,
      O => \vga_y_carry__0_i_2_n_0\
    );
\vga_y_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[6]\,
      O => \vga_y_carry__0_i_3_n_0\
    );
\vga_y_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_y_carry__0_n_0\,
      CO(3) => \vga_y_carry__1_n_0\,
      CO(2) => \vga_y_carry__1_n_1\,
      CO(1) => \vga_y_carry__1_n_2\,
      CO(0) => \vga_y_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \vga_v_ptr_reg_n_0_[12]\,
      DI(2) => \vga_v_ptr_reg_n_0_[11]\,
      DI(1) => \vga_v_ptr_reg_n_0_[10]\,
      DI(0) => \vga_v_ptr_reg_n_0_[9]\,
      O(3) => \vga_y_carry__1_n_4\,
      O(2 downto 1) => \p_0_in0_in__0\(7 downto 6),
      O(0) => p_0_in0_in(5),
      S(3) => \vga_y_carry__1_i_1_n_0\,
      S(2) => \vga_y_carry__1_i_2_n_0\,
      S(1) => \vga_y_carry__1_i_3_n_0\,
      S(0) => \vga_y_carry__1_i_4_n_0\
    );
\vga_y_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[12]\,
      O => \vga_y_carry__1_i_1_n_0\
    );
\vga_y_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[11]\,
      O => \vga_y_carry__1_i_2_n_0\
    );
\vga_y_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[10]\,
      O => \vga_y_carry__1_i_3_n_0\
    );
\vga_y_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[9]\,
      O => \vga_y_carry__1_i_4_n_0\
    );
\vga_y_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_y_carry__1_n_0\,
      CO(3 downto 2) => \NLW_vga_y_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vga_y_carry__2_n_2\,
      CO(0) => \vga_y_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \vga_v_ptr_reg_n_0_[14]\,
      DI(0) => \vga_v_ptr_reg_n_0_[13]\,
      O(3) => \NLW_vga_y_carry__2_O_UNCONNECTED\(3),
      O(2) => \vga_y_carry__2_n_5\,
      O(1) => \vga_y_carry__2_n_6\,
      O(0) => \vga_y_carry__2_n_7\,
      S(3) => '0',
      S(2) => \vga_y_carry__2_i_1_n_0\,
      S(1) => \vga_y_carry__2_i_2_n_0\,
      S(0) => \vga_y_carry__2_i_3_n_0\
    );
\vga_y_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[15]\,
      O => \vga_y_carry__2_i_1_n_0\
    );
\vga_y_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[14]\,
      O => \vga_y_carry__2_i_2_n_0\
    );
\vga_y_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[13]\,
      O => \vga_y_carry__2_i_3_n_0\
    );
vga_y_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[4]\,
      O => vga_y_carry_i_1_n_0
    );
vga_y_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[3]\,
      O => vga_y_carry_i_2_n_0
    );
vga_y_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vga_v_ptr_reg_n_0_[2]\,
      O => vga_y_carry_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    clk_44_9 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    s_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_arvalid : in STD_LOGIC;
    s_arready : out STD_LOGIC;
    s_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_rlast : out STD_LOGIC;
    s_rvalid : out STD_LOGIC;
    s_rready : in STD_LOGIC;
    s_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_awvalid : in STD_LOGIC;
    s_awready : out STD_LOGIC;
    s_wid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_wlast : in STD_LOGIC;
    s_wvalid : in STD_LOGIC;
    s_wready : out STD_LOGIC;
    s_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_bvalid : out STD_LOGIC;
    s_bready : in STD_LOGIC;
    dma_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dma_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dma_arvalid : out STD_LOGIC;
    dma_arready : in STD_LOGIC;
    dma_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_rlast : in STD_LOGIC;
    dma_rvalid : in STD_LOGIC;
    dma_rready : out STD_LOGIC;
    dma_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dma_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dma_awvalid : out STD_LOGIC;
    dma_awready : in STD_LOGIC;
    dma_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_wlast : out STD_LOGIC;
    dma_wvalid : out STD_LOGIC;
    dma_wready : in STD_LOGIC;
    dma_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_bvalid : in STD_LOGIC;
    dma_bready : out STD_LOGIC;
    vga_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_b : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_hsync : out STD_LOGIC;
    vga_vsync : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "mariver_soc_bd_vga_controller_0_0,vga_controller_new,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vga_controller_new,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_arready\ : STD_LOGIC;
  signal \^s_rid\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_rlast\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF DMA_AXI:AXI, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dma_arready : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARREADY";
  attribute X_INTERFACE_INFO of dma_arvalid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARVALID";
  attribute X_INTERFACE_INFO of dma_awready : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWREADY";
  attribute X_INTERFACE_INFO of dma_awvalid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWVALID";
  attribute X_INTERFACE_INFO of dma_bready : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI BREADY";
  attribute X_INTERFACE_PARAMETER of dma_bready : signal is "XIL_INTERFACENAME DMA_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dma_bvalid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI BVALID";
  attribute X_INTERFACE_INFO of dma_rlast : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI RLAST";
  attribute X_INTERFACE_INFO of dma_rready : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI RREADY";
  attribute X_INTERFACE_INFO of dma_rvalid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI RVALID";
  attribute X_INTERFACE_INFO of dma_wlast : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI WLAST";
  attribute X_INTERFACE_INFO of dma_wready : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI WREADY";
  attribute X_INTERFACE_INFO of dma_wvalid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI WVALID";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_arready : signal is "xilinx.com:interface:aximm:1.0 AXI ARREADY";
  attribute X_INTERFACE_INFO of s_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI ARVALID";
  attribute X_INTERFACE_INFO of s_awready : signal is "xilinx.com:interface:aximm:1.0 AXI AWREADY";
  attribute X_INTERFACE_INFO of s_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI AWVALID";
  attribute X_INTERFACE_INFO of s_bready : signal is "xilinx.com:interface:aximm:1.0 AXI BREADY";
  attribute X_INTERFACE_PARAMETER of s_bready : signal is "XIL_INTERFACENAME AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI BVALID";
  attribute X_INTERFACE_INFO of s_rlast : signal is "xilinx.com:interface:aximm:1.0 AXI RLAST";
  attribute X_INTERFACE_INFO of s_rready : signal is "xilinx.com:interface:aximm:1.0 AXI RREADY";
  attribute X_INTERFACE_INFO of s_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI RVALID";
  attribute X_INTERFACE_INFO of s_wlast : signal is "xilinx.com:interface:aximm:1.0 AXI WLAST";
  attribute X_INTERFACE_INFO of s_wready : signal is "xilinx.com:interface:aximm:1.0 AXI WREADY";
  attribute X_INTERFACE_INFO of s_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI WVALID";
  attribute X_INTERFACE_INFO of vga_hsync : signal is "ywy_c_asm:HIT_Mariver:VGA:1.0 VGA vga_hsync";
  attribute X_INTERFACE_INFO of vga_vsync : signal is "ywy_c_asm:HIT_Mariver:VGA:1.0 VGA vga_vsync";
  attribute X_INTERFACE_INFO of dma_araddr : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARADDR";
  attribute X_INTERFACE_INFO of dma_arburst : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARBURST";
  attribute X_INTERFACE_INFO of dma_arcache : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARCACHE";
  attribute X_INTERFACE_INFO of dma_arid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARID";
  attribute X_INTERFACE_INFO of dma_arlen : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARLEN";
  attribute X_INTERFACE_INFO of dma_arlock : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARLOCK";
  attribute X_INTERFACE_INFO of dma_arprot : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARPROT";
  attribute X_INTERFACE_INFO of dma_arsize : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI ARSIZE";
  attribute X_INTERFACE_INFO of dma_awaddr : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWADDR";
  attribute X_INTERFACE_INFO of dma_awburst : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWBURST";
  attribute X_INTERFACE_INFO of dma_awcache : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWCACHE";
  attribute X_INTERFACE_INFO of dma_awid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWID";
  attribute X_INTERFACE_INFO of dma_awlen : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWLEN";
  attribute X_INTERFACE_INFO of dma_awlock : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWLOCK";
  attribute X_INTERFACE_INFO of dma_awprot : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWPROT";
  attribute X_INTERFACE_INFO of dma_awsize : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI AWSIZE";
  attribute X_INTERFACE_INFO of dma_bid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI BID";
  attribute X_INTERFACE_INFO of dma_bresp : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI BRESP";
  attribute X_INTERFACE_INFO of dma_rdata : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI RDATA";
  attribute X_INTERFACE_INFO of dma_rid : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI RID";
  attribute X_INTERFACE_INFO of dma_rresp : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI RRESP";
  attribute X_INTERFACE_INFO of dma_wdata : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI WDATA";
  attribute X_INTERFACE_INFO of dma_wstrb : signal is "xilinx.com:interface:aximm:1.0 DMA_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI ARADDR";
  attribute X_INTERFACE_INFO of s_arburst : signal is "xilinx.com:interface:aximm:1.0 AXI ARBURST";
  attribute X_INTERFACE_INFO of s_arcache : signal is "xilinx.com:interface:aximm:1.0 AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_arid : signal is "xilinx.com:interface:aximm:1.0 AXI ARID";
  attribute X_INTERFACE_INFO of s_arlen : signal is "xilinx.com:interface:aximm:1.0 AXI ARLEN";
  attribute X_INTERFACE_INFO of s_arlock : signal is "xilinx.com:interface:aximm:1.0 AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI ARPROT";
  attribute X_INTERFACE_INFO of s_arsize : signal is "xilinx.com:interface:aximm:1.0 AXI ARSIZE";
  attribute X_INTERFACE_INFO of s_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI AWADDR";
  attribute X_INTERFACE_INFO of s_awburst : signal is "xilinx.com:interface:aximm:1.0 AXI AWBURST";
  attribute X_INTERFACE_INFO of s_awcache : signal is "xilinx.com:interface:aximm:1.0 AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_awid : signal is "xilinx.com:interface:aximm:1.0 AXI AWID";
  attribute X_INTERFACE_INFO of s_awlen : signal is "xilinx.com:interface:aximm:1.0 AXI AWLEN";
  attribute X_INTERFACE_INFO of s_awlock : signal is "xilinx.com:interface:aximm:1.0 AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI AWPROT";
  attribute X_INTERFACE_INFO of s_awsize : signal is "xilinx.com:interface:aximm:1.0 AXI AWSIZE";
  attribute X_INTERFACE_INFO of s_bid : signal is "xilinx.com:interface:aximm:1.0 AXI BID";
  attribute X_INTERFACE_INFO of s_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI BRESP";
  attribute X_INTERFACE_INFO of s_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI RDATA";
  attribute X_INTERFACE_INFO of s_rid : signal is "xilinx.com:interface:aximm:1.0 AXI RID";
  attribute X_INTERFACE_INFO of s_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI RRESP";
  attribute X_INTERFACE_INFO of s_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI WDATA";
  attribute X_INTERFACE_INFO of s_wid : signal is "xilinx.com:interface:aximm:1.0 AXI WID";
  attribute X_INTERFACE_INFO of s_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI WSTRB";
  attribute X_INTERFACE_INFO of vga_b : signal is "ywy_c_asm:HIT_Mariver:VGA:1.0 VGA vga_b";
  attribute X_INTERFACE_INFO of vga_g : signal is "ywy_c_asm:HIT_Mariver:VGA:1.0 VGA vga_g";
  attribute X_INTERFACE_INFO of vga_r : signal is "ywy_c_asm:HIT_Mariver:VGA:1.0 VGA vga_r";
begin
  dma_arburst(1) <= \<const0>\;
  dma_arburst(0) <= \<const1>\;
  dma_arcache(3) <= \<const0>\;
  dma_arcache(2) <= \<const0>\;
  dma_arcache(1) <= \<const0>\;
  dma_arcache(0) <= \<const0>\;
  dma_arid(3) <= \<const0>\;
  dma_arid(2) <= \<const0>\;
  dma_arid(1) <= \<const1>\;
  dma_arid(0) <= \<const1>\;
  dma_arlen(3) <= \<const1>\;
  dma_arlen(2) <= \<const1>\;
  dma_arlen(1) <= \<const1>\;
  dma_arlen(0) <= \<const1>\;
  dma_arlock(1) <= \<const0>\;
  dma_arlock(0) <= \<const0>\;
  dma_arprot(2) <= \<const0>\;
  dma_arprot(1) <= \<const0>\;
  dma_arprot(0) <= \<const0>\;
  dma_arsize(2) <= \<const0>\;
  dma_arsize(1) <= \<const1>\;
  dma_arsize(0) <= \<const0>\;
  dma_awaddr(31) <= \<const0>\;
  dma_awaddr(30) <= \<const0>\;
  dma_awaddr(29) <= \<const0>\;
  dma_awaddr(28) <= \<const0>\;
  dma_awaddr(27) <= \<const0>\;
  dma_awaddr(26) <= \<const0>\;
  dma_awaddr(25) <= \<const0>\;
  dma_awaddr(24) <= \<const0>\;
  dma_awaddr(23) <= \<const0>\;
  dma_awaddr(22) <= \<const0>\;
  dma_awaddr(21) <= \<const0>\;
  dma_awaddr(20) <= \<const0>\;
  dma_awaddr(19) <= \<const0>\;
  dma_awaddr(18) <= \<const0>\;
  dma_awaddr(17) <= \<const0>\;
  dma_awaddr(16) <= \<const0>\;
  dma_awaddr(15) <= \<const0>\;
  dma_awaddr(14) <= \<const0>\;
  dma_awaddr(13) <= \<const0>\;
  dma_awaddr(12) <= \<const0>\;
  dma_awaddr(11) <= \<const0>\;
  dma_awaddr(10) <= \<const0>\;
  dma_awaddr(9) <= \<const0>\;
  dma_awaddr(8) <= \<const0>\;
  dma_awaddr(7) <= \<const0>\;
  dma_awaddr(6) <= \<const0>\;
  dma_awaddr(5) <= \<const0>\;
  dma_awaddr(4) <= \<const0>\;
  dma_awaddr(3) <= \<const0>\;
  dma_awaddr(2) <= \<const0>\;
  dma_awaddr(1) <= \<const0>\;
  dma_awaddr(0) <= \<const0>\;
  dma_awburst(1) <= \<const0>\;
  dma_awburst(0) <= \<const0>\;
  dma_awcache(3) <= \<const0>\;
  dma_awcache(2) <= \<const0>\;
  dma_awcache(1) <= \<const0>\;
  dma_awcache(0) <= \<const0>\;
  dma_awid(3) <= \<const0>\;
  dma_awid(2) <= \<const0>\;
  dma_awid(1) <= \<const0>\;
  dma_awid(0) <= \<const0>\;
  dma_awlen(3) <= \<const0>\;
  dma_awlen(2) <= \<const0>\;
  dma_awlen(1) <= \<const0>\;
  dma_awlen(0) <= \<const0>\;
  dma_awlock(1) <= \<const0>\;
  dma_awlock(0) <= \<const0>\;
  dma_awprot(2) <= \<const0>\;
  dma_awprot(1) <= \<const0>\;
  dma_awprot(0) <= \<const0>\;
  dma_awsize(2) <= \<const0>\;
  dma_awsize(1) <= \<const0>\;
  dma_awsize(0) <= \<const0>\;
  dma_awvalid <= \<const0>\;
  dma_bready <= \<const0>\;
  dma_wdata(31) <= \<const0>\;
  dma_wdata(30) <= \<const0>\;
  dma_wdata(29) <= \<const0>\;
  dma_wdata(28) <= \<const0>\;
  dma_wdata(27) <= \<const0>\;
  dma_wdata(26) <= \<const0>\;
  dma_wdata(25) <= \<const0>\;
  dma_wdata(24) <= \<const0>\;
  dma_wdata(23) <= \<const0>\;
  dma_wdata(22) <= \<const0>\;
  dma_wdata(21) <= \<const0>\;
  dma_wdata(20) <= \<const0>\;
  dma_wdata(19) <= \<const0>\;
  dma_wdata(18) <= \<const0>\;
  dma_wdata(17) <= \<const0>\;
  dma_wdata(16) <= \<const0>\;
  dma_wdata(15) <= \<const0>\;
  dma_wdata(14) <= \<const0>\;
  dma_wdata(13) <= \<const0>\;
  dma_wdata(12) <= \<const0>\;
  dma_wdata(11) <= \<const0>\;
  dma_wdata(10) <= \<const0>\;
  dma_wdata(9) <= \<const0>\;
  dma_wdata(8) <= \<const0>\;
  dma_wdata(7) <= \<const0>\;
  dma_wdata(6) <= \<const0>\;
  dma_wdata(5) <= \<const0>\;
  dma_wdata(4) <= \<const0>\;
  dma_wdata(3) <= \<const0>\;
  dma_wdata(2) <= \<const0>\;
  dma_wdata(1) <= \<const0>\;
  dma_wdata(0) <= \<const0>\;
  dma_wlast <= \<const0>\;
  dma_wstrb(3) <= \<const0>\;
  dma_wstrb(2) <= \<const0>\;
  dma_wstrb(1) <= \<const0>\;
  dma_wstrb(0) <= \<const0>\;
  dma_wvalid <= \<const0>\;
  s_arready <= \^s_arready\;
  s_awready <= \^s_arready\;
  s_bid(5 downto 0) <= \^s_rid\(5 downto 0);
  s_bresp(1) <= \<const0>\;
  s_bresp(0) <= \<const0>\;
  s_rdata(31) <= \<const0>\;
  s_rdata(30) <= \<const0>\;
  s_rdata(29) <= \<const0>\;
  s_rdata(28) <= \<const0>\;
  s_rdata(27) <= \<const0>\;
  s_rdata(26) <= \<const0>\;
  s_rdata(25) <= \<const0>\;
  s_rdata(24) <= \<const0>\;
  s_rdata(23) <= \<const0>\;
  s_rdata(22) <= \<const0>\;
  s_rdata(21) <= \<const0>\;
  s_rdata(20) <= \<const0>\;
  s_rdata(19) <= \<const0>\;
  s_rdata(18) <= \<const0>\;
  s_rdata(17) <= \<const0>\;
  s_rdata(16) <= \<const0>\;
  s_rdata(15) <= \<const0>\;
  s_rdata(14) <= \<const0>\;
  s_rdata(13) <= \<const0>\;
  s_rdata(12) <= \<const0>\;
  s_rdata(11) <= \<const0>\;
  s_rdata(10) <= \<const0>\;
  s_rdata(9) <= \<const0>\;
  s_rdata(8) <= \<const0>\;
  s_rdata(7) <= \<const0>\;
  s_rdata(6) <= \<const0>\;
  s_rdata(5) <= \<const0>\;
  s_rdata(4) <= \<const0>\;
  s_rdata(3) <= \<const0>\;
  s_rdata(2) <= \<const0>\;
  s_rdata(1) <= \<const0>\;
  s_rdata(0) <= \<const0>\;
  s_rid(5 downto 0) <= \^s_rid\(5 downto 0);
  s_rlast <= \^s_rlast\;
  s_rresp(1) <= \<const0>\;
  s_rresp(0) <= \<const0>\;
  s_rvalid <= \^s_rlast\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller_new
     port map (
      clk => clk,
      clk_44_9 => clk_44_9,
      dma_araddr(31 downto 0) => dma_araddr(31 downto 0),
      dma_arready => dma_arready,
      dma_arvalid => dma_arvalid,
      dma_rdata(31 downto 0) => dma_rdata(31 downto 0),
      dma_rlast => dma_rlast,
      dma_rready => dma_rready,
      dma_rvalid => dma_rvalid,
      resetn => resetn,
      s_araddr(15 downto 0) => s_araddr(15 downto 0),
      s_arid(5 downto 0) => s_arid(5 downto 0),
      s_arready => \^s_arready\,
      s_arvalid => s_arvalid,
      s_awaddr(15 downto 0) => s_awaddr(15 downto 0),
      s_awid(5 downto 0) => s_awid(5 downto 0),
      s_awvalid => s_awvalid,
      s_bready => s_bready,
      s_bvalid => s_bvalid,
      s_rid(5 downto 0) => \^s_rid\(5 downto 0),
      s_rlast => \^s_rlast\,
      s_rready => s_rready,
      s_wdata(31 downto 0) => s_wdata(31 downto 0),
      s_wlast => s_wlast,
      s_wready => s_wready,
      s_wvalid => s_wvalid,
      vga_b(3 downto 0) => vga_b(3 downto 0),
      vga_g(3 downto 0) => vga_g(3 downto 0),
      vga_hsync => vga_hsync,
      vga_r(3 downto 0) => vga_r(3 downto 0),
      vga_vsync => vga_vsync
    );
end STRUCTURE;
