Loading plugins phase: Elapsed time ==> 2s.268ms
Initializing data phase: Elapsed time ==> 8s.416ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\FinalProject.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 12s.984ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.370ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FinalProject.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 FinalProject.v -verilog
======================================================================

======================================================================
Compiling:  FinalProject.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 FinalProject.v -verilog
======================================================================

======================================================================
Compiling:  FinalProject.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 -verilog FinalProject.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 11 02:14:03 2014


======================================================================
Compiling:  FinalProject.v
Program  :   vpp
Options  :    -yv2 -q10 FinalProject.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 11 02:14:03 2014

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FinalProject.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
FinalProject.v (line 1439, col 66):  Note: Substituting module 'cmp_vv_vv' for '='.
FinalProject.v (line 1881, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
FinalProject.v (line 2123, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
FinalProject.v (line 2139, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
FinalProject.v (line 2156, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FinalProject.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 -verilog FinalProject.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 11 02:14:06 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\codegentemp\FinalProject.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\codegentemp\FinalProject.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  FinalProject.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 -verilog FinalProject.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 11 02:14:10 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\codegentemp\FinalProject.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\codegentemp\FinalProject.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Envelope_divider:MODULE_1:b_31\
	\Envelope_divider:MODULE_1:b_30\
	\Envelope_divider:MODULE_1:b_29\
	\Envelope_divider:MODULE_1:b_28\
	\Envelope_divider:MODULE_1:b_27\
	\Envelope_divider:MODULE_1:b_26\
	\Envelope_divider:MODULE_1:b_25\
	\Envelope_divider:MODULE_1:b_24\
	\Envelope_divider:MODULE_1:b_23\
	\Envelope_divider:MODULE_1:b_22\
	\Envelope_divider:MODULE_1:b_21\
	\Envelope_divider:MODULE_1:b_20\
	\Envelope_divider:MODULE_1:b_19\
	\Envelope_divider:MODULE_1:b_18\
	\Envelope_divider:MODULE_1:b_17\
	\Envelope_divider:MODULE_1:b_16\
	\Envelope_divider:MODULE_1:b_15\
	\Envelope_divider:MODULE_1:b_14\
	\Envelope_divider:MODULE_1:b_13\
	\Envelope_divider:MODULE_1:b_12\
	\Envelope_divider:MODULE_1:b_11\
	\Envelope_divider:MODULE_1:b_10\
	\Envelope_divider:MODULE_1:b_9\
	\Envelope_divider:MODULE_1:b_8\
	\Envelope_divider:MODULE_1:b_7\
	\Envelope_divider:MODULE_1:b_6\
	\Envelope_divider:MODULE_1:b_5\
	\Envelope_divider:MODULE_1:b_4\
	\Envelope_divider:MODULE_1:b_3\
	\Envelope_divider:MODULE_1:b_2\
	\Envelope_divider:MODULE_1:b_1\
	\Envelope_divider:MODULE_1:b_0\
	\Envelope_divider:MODULE_1:g2:a0:a_31\
	\Envelope_divider:MODULE_1:g2:a0:a_30\
	\Envelope_divider:MODULE_1:g2:a0:a_29\
	\Envelope_divider:MODULE_1:g2:a0:a_28\
	\Envelope_divider:MODULE_1:g2:a0:a_27\
	\Envelope_divider:MODULE_1:g2:a0:a_26\
	\Envelope_divider:MODULE_1:g2:a0:a_25\
	\Envelope_divider:MODULE_1:g2:a0:a_24\
	\Envelope_divider:MODULE_1:g2:a0:b_31\
	\Envelope_divider:MODULE_1:g2:a0:b_30\
	\Envelope_divider:MODULE_1:g2:a0:b_29\
	\Envelope_divider:MODULE_1:g2:a0:b_28\
	\Envelope_divider:MODULE_1:g2:a0:b_27\
	\Envelope_divider:MODULE_1:g2:a0:b_26\
	\Envelope_divider:MODULE_1:g2:a0:b_25\
	\Envelope_divider:MODULE_1:g2:a0:b_24\
	\Envelope_divider:MODULE_1:g2:a0:b_23\
	\Envelope_divider:MODULE_1:g2:a0:b_22\
	\Envelope_divider:MODULE_1:g2:a0:b_21\
	\Envelope_divider:MODULE_1:g2:a0:b_20\
	\Envelope_divider:MODULE_1:g2:a0:b_19\
	\Envelope_divider:MODULE_1:g2:a0:b_18\
	\Envelope_divider:MODULE_1:g2:a0:b_17\
	\Envelope_divider:MODULE_1:g2:a0:b_16\
	\Envelope_divider:MODULE_1:g2:a0:b_15\
	\Envelope_divider:MODULE_1:g2:a0:b_14\
	\Envelope_divider:MODULE_1:g2:a0:b_13\
	\Envelope_divider:MODULE_1:g2:a0:b_12\
	\Envelope_divider:MODULE_1:g2:a0:b_11\
	\Envelope_divider:MODULE_1:g2:a0:b_10\
	\Envelope_divider:MODULE_1:g2:a0:b_9\
	\Envelope_divider:MODULE_1:g2:a0:b_8\
	\Envelope_divider:MODULE_1:g2:a0:b_7\
	\Envelope_divider:MODULE_1:g2:a0:b_6\
	\Envelope_divider:MODULE_1:g2:a0:b_5\
	\Envelope_divider:MODULE_1:g2:a0:b_4\
	\Envelope_divider:MODULE_1:g2:a0:b_3\
	\Envelope_divider:MODULE_1:g2:a0:b_2\
	\Envelope_divider:MODULE_1:g2:a0:b_1\
	\Envelope_divider:MODULE_1:g2:a0:b_0\
	\Envelope_divider:MODULE_1:g2:a0:s_31\
	\Envelope_divider:MODULE_1:g2:a0:s_30\
	\Envelope_divider:MODULE_1:g2:a0:s_29\
	\Envelope_divider:MODULE_1:g2:a0:s_28\
	\Envelope_divider:MODULE_1:g2:a0:s_27\
	\Envelope_divider:MODULE_1:g2:a0:s_26\
	\Envelope_divider:MODULE_1:g2:a0:s_25\
	\Envelope_divider:MODULE_1:g2:a0:s_24\
	\Envelope_divider:MODULE_1:g2:a0:s_23\
	\Envelope_divider:MODULE_1:g2:a0:s_22\
	\Envelope_divider:MODULE_1:g2:a0:s_21\
	\Envelope_divider:MODULE_1:g2:a0:s_20\
	\Envelope_divider:MODULE_1:g2:a0:s_19\
	\Envelope_divider:MODULE_1:g2:a0:s_18\
	\Envelope_divider:MODULE_1:g2:a0:s_17\
	\Envelope_divider:MODULE_1:g2:a0:s_16\
	\Envelope_divider:MODULE_1:g2:a0:s_15\
	\Envelope_divider:MODULE_1:g2:a0:s_14\
	\Envelope_divider:MODULE_1:g2:a0:s_13\
	\Envelope_divider:MODULE_1:g2:a0:s_12\
	\Envelope_divider:MODULE_1:g2:a0:s_11\
	\Envelope_divider:MODULE_1:g2:a0:s_10\
	\Envelope_divider:MODULE_1:g2:a0:s_9\
	\Envelope_divider:MODULE_1:g2:a0:s_8\
	\Envelope_divider:MODULE_1:g2:a0:s_7\
	\Envelope_divider:MODULE_1:g2:a0:s_6\
	\Envelope_divider:MODULE_1:g2:a0:s_5\
	\Envelope_divider:MODULE_1:g2:a0:s_4\
	\Envelope_divider:MODULE_1:g2:a0:s_3\
	\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1621
	Net_1622
	Net_1623
	Net_1624
	\Envelope_counter:MODULE_2:b_31\
	\Envelope_counter:MODULE_2:b_30\
	\Envelope_counter:MODULE_2:b_29\
	\Envelope_counter:MODULE_2:b_28\
	\Envelope_counter:MODULE_2:b_27\
	\Envelope_counter:MODULE_2:b_26\
	\Envelope_counter:MODULE_2:b_25\
	\Envelope_counter:MODULE_2:b_24\
	\Envelope_counter:MODULE_2:b_23\
	\Envelope_counter:MODULE_2:b_22\
	\Envelope_counter:MODULE_2:b_21\
	\Envelope_counter:MODULE_2:b_20\
	\Envelope_counter:MODULE_2:b_19\
	\Envelope_counter:MODULE_2:b_18\
	\Envelope_counter:MODULE_2:b_17\
	\Envelope_counter:MODULE_2:b_16\
	\Envelope_counter:MODULE_2:b_15\
	\Envelope_counter:MODULE_2:b_14\
	\Envelope_counter:MODULE_2:b_13\
	\Envelope_counter:MODULE_2:b_12\
	\Envelope_counter:MODULE_2:b_11\
	\Envelope_counter:MODULE_2:b_10\
	\Envelope_counter:MODULE_2:b_9\
	\Envelope_counter:MODULE_2:b_8\
	\Envelope_counter:MODULE_2:b_7\
	\Envelope_counter:MODULE_2:b_6\
	\Envelope_counter:MODULE_2:b_5\
	\Envelope_counter:MODULE_2:b_4\
	\Envelope_counter:MODULE_2:b_3\
	\Envelope_counter:MODULE_2:b_2\
	\Envelope_counter:MODULE_2:b_1\
	\Envelope_counter:MODULE_2:b_0\
	\Envelope_counter:MODULE_2:g2:a0:a_31\
	\Envelope_counter:MODULE_2:g2:a0:a_30\
	\Envelope_counter:MODULE_2:g2:a0:a_29\
	\Envelope_counter:MODULE_2:g2:a0:a_28\
	\Envelope_counter:MODULE_2:g2:a0:a_27\
	\Envelope_counter:MODULE_2:g2:a0:a_26\
	\Envelope_counter:MODULE_2:g2:a0:a_25\
	\Envelope_counter:MODULE_2:g2:a0:a_24\
	\Envelope_counter:MODULE_2:g2:a0:b_31\
	\Envelope_counter:MODULE_2:g2:a0:b_30\
	\Envelope_counter:MODULE_2:g2:a0:b_29\
	\Envelope_counter:MODULE_2:g2:a0:b_28\
	\Envelope_counter:MODULE_2:g2:a0:b_27\
	\Envelope_counter:MODULE_2:g2:a0:b_26\
	\Envelope_counter:MODULE_2:g2:a0:b_25\
	\Envelope_counter:MODULE_2:g2:a0:b_24\
	\Envelope_counter:MODULE_2:g2:a0:b_23\
	\Envelope_counter:MODULE_2:g2:a0:b_22\
	\Envelope_counter:MODULE_2:g2:a0:b_21\
	\Envelope_counter:MODULE_2:g2:a0:b_20\
	\Envelope_counter:MODULE_2:g2:a0:b_19\
	\Envelope_counter:MODULE_2:g2:a0:b_18\
	\Envelope_counter:MODULE_2:g2:a0:b_17\
	\Envelope_counter:MODULE_2:g2:a0:b_16\
	\Envelope_counter:MODULE_2:g2:a0:b_15\
	\Envelope_counter:MODULE_2:g2:a0:b_14\
	\Envelope_counter:MODULE_2:g2:a0:b_13\
	\Envelope_counter:MODULE_2:g2:a0:b_12\
	\Envelope_counter:MODULE_2:g2:a0:b_11\
	\Envelope_counter:MODULE_2:g2:a0:b_10\
	\Envelope_counter:MODULE_2:g2:a0:b_9\
	\Envelope_counter:MODULE_2:g2:a0:b_8\
	\Envelope_counter:MODULE_2:g2:a0:b_7\
	\Envelope_counter:MODULE_2:g2:a0:b_6\
	\Envelope_counter:MODULE_2:g2:a0:b_5\
	\Envelope_counter:MODULE_2:g2:a0:b_4\
	\Envelope_counter:MODULE_2:g2:a0:b_3\
	\Envelope_counter:MODULE_2:g2:a0:b_2\
	\Envelope_counter:MODULE_2:g2:a0:b_1\
	\Envelope_counter:MODULE_2:g2:a0:b_0\
	\Envelope_counter:MODULE_2:g2:a0:s_31\
	\Envelope_counter:MODULE_2:g2:a0:s_30\
	\Envelope_counter:MODULE_2:g2:a0:s_29\
	\Envelope_counter:MODULE_2:g2:a0:s_28\
	\Envelope_counter:MODULE_2:g2:a0:s_27\
	\Envelope_counter:MODULE_2:g2:a0:s_26\
	\Envelope_counter:MODULE_2:g2:a0:s_25\
	\Envelope_counter:MODULE_2:g2:a0:s_24\
	\Envelope_counter:MODULE_2:g2:a0:s_23\
	\Envelope_counter:MODULE_2:g2:a0:s_22\
	\Envelope_counter:MODULE_2:g2:a0:s_21\
	\Envelope_counter:MODULE_2:g2:a0:s_20\
	\Envelope_counter:MODULE_2:g2:a0:s_19\
	\Envelope_counter:MODULE_2:g2:a0:s_18\
	\Envelope_counter:MODULE_2:g2:a0:s_17\
	\Envelope_counter:MODULE_2:g2:a0:s_16\
	\Envelope_counter:MODULE_2:g2:a0:s_15\
	\Envelope_counter:MODULE_2:g2:a0:s_14\
	\Envelope_counter:MODULE_2:g2:a0:s_13\
	\Envelope_counter:MODULE_2:g2:a0:s_12\
	\Envelope_counter:MODULE_2:g2:a0:s_11\
	\Envelope_counter:MODULE_2:g2:a0:s_10\
	\Envelope_counter:MODULE_2:g2:a0:s_9\
	\Envelope_counter:MODULE_2:g2:a0:s_8\
	\Envelope_counter:MODULE_2:g2:a0:s_7\
	\Envelope_counter:MODULE_2:g2:a0:s_6\
	\Envelope_counter:MODULE_2:g2:a0:s_5\
	\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Envelope_timer:Net_260\
	Net_2264
	\Envelope_timer:TimerUDB:ctrl_ten\
	\Envelope_timer:TimerUDB:ctrl_cmode_0\
	\Envelope_timer:TimerUDB:ctrl_tmode_1\
	\Envelope_timer:TimerUDB:ctrl_tmode_0\
	\Envelope_timer:TimerUDB:ctrl_ic_1\
	\Envelope_timer:TimerUDB:ctrl_ic_0\
	Net_2267
	\Envelope_timer:TimerUDB:zeros_3\
	\Envelope_timer:TimerUDB:zeros_2\
	\Envelope_timer:Net_102\
	\Envelope_timer:Net_266\
	\emFile:SPI0:BSPIM:mosi_after_ld\
	\emFile:SPI0:BSPIM:so_send\
	\emFile:SPI0:BSPIM:mosi_cpha_1\
	\emFile:SPI0:BSPIM:pre_mosi\
	\emFile:SPI0:BSPIM:dpcounter_zero\
	\emFile:SPI0:BSPIM:control_7\
	\emFile:SPI0:BSPIM:control_6\
	\emFile:SPI0:BSPIM:control_5\
	\emFile:SPI0:BSPIM:control_4\
	\emFile:SPI0:BSPIM:control_3\
	\emFile:SPI0:BSPIM:control_2\
	\emFile:SPI0:BSPIM:control_1\
	\emFile:SPI0:BSPIM:control_0\
	\emFile:SPI0:Net_253\
	\emFile:Net_2\
	Net_3322_0
	Net_3322_1
	Net_1429
	Net_1430
	Net_1431
	Net_1370
	Net_1371
	Net_1372
	Net_1339
	Net_1340
	Net_1186
	Net_1187
	Net_1188
	\VoicesOut_Counter:MODULE_3:b_31\
	\VoicesOut_Counter:MODULE_3:b_30\
	\VoicesOut_Counter:MODULE_3:b_29\
	\VoicesOut_Counter:MODULE_3:b_28\
	\VoicesOut_Counter:MODULE_3:b_27\
	\VoicesOut_Counter:MODULE_3:b_26\
	\VoicesOut_Counter:MODULE_3:b_25\
	\VoicesOut_Counter:MODULE_3:b_24\
	\VoicesOut_Counter:MODULE_3:b_23\
	\VoicesOut_Counter:MODULE_3:b_22\
	\VoicesOut_Counter:MODULE_3:b_21\
	\VoicesOut_Counter:MODULE_3:b_20\
	\VoicesOut_Counter:MODULE_3:b_19\
	\VoicesOut_Counter:MODULE_3:b_18\
	\VoicesOut_Counter:MODULE_3:b_17\
	\VoicesOut_Counter:MODULE_3:b_16\
	\VoicesOut_Counter:MODULE_3:b_15\
	\VoicesOut_Counter:MODULE_3:b_14\
	\VoicesOut_Counter:MODULE_3:b_13\
	\VoicesOut_Counter:MODULE_3:b_12\
	\VoicesOut_Counter:MODULE_3:b_11\
	\VoicesOut_Counter:MODULE_3:b_10\
	\VoicesOut_Counter:MODULE_3:b_9\
	\VoicesOut_Counter:MODULE_3:b_8\
	\VoicesOut_Counter:MODULE_3:b_7\
	\VoicesOut_Counter:MODULE_3:b_6\
	\VoicesOut_Counter:MODULE_3:b_5\
	\VoicesOut_Counter:MODULE_3:b_4\
	\VoicesOut_Counter:MODULE_3:b_3\
	\VoicesOut_Counter:MODULE_3:b_2\
	\VoicesOut_Counter:MODULE_3:b_1\
	\VoicesOut_Counter:MODULE_3:b_0\
	\VoicesOut_Counter:MODULE_3:g2:a0:a_31\
	\VoicesOut_Counter:MODULE_3:g2:a0:a_30\
	\VoicesOut_Counter:MODULE_3:g2:a0:a_29\
	\VoicesOut_Counter:MODULE_3:g2:a0:a_28\
	\VoicesOut_Counter:MODULE_3:g2:a0:a_27\
	\VoicesOut_Counter:MODULE_3:g2:a0:a_26\
	\VoicesOut_Counter:MODULE_3:g2:a0:a_25\
	\VoicesOut_Counter:MODULE_3:g2:a0:a_24\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_31\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_30\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_29\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_28\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_27\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_26\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_25\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_24\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_23\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_22\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_21\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_20\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_19\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_18\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_17\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_16\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_15\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_14\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_13\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_12\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_11\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_10\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_9\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_8\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_7\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_6\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_5\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_4\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_3\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_2\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_1\
	\VoicesOut_Counter:MODULE_3:g2:a0:b_0\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_31\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_30\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_29\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_28\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_27\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_26\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_25\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_24\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_23\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_22\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_21\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_20\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_19\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_18\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_17\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_16\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_15\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_14\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_13\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_12\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_11\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_10\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_9\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_8\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_7\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_6\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_5\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_4\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_3\
	\VoicesOut_Counter:MODULE_3:g2:a0:s_2\
	\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3215
	Net_3216
	Net_3217
	Net_3218
	Net_3219
	Net_3220
	Net_3221
	\NoiseGenerator:sc_out_6\
	\NoiseGenerator:sc_out_5\
	\NoiseGenerator:sc_out_4\
	\NoiseGenerator:sc_out_3\
	\NoiseGenerator:sc_out_2\
	\NoiseGenerator:sc_out_1\
	\NoiseGenerator:sc_out_0\
	\NoiseGenerator:ctrl_api_clock\
	\NoiseGenerator:status_2\
	\NoiseGenerator:status_1\
	\NoiseGenerator:status_0\
	\NoiseGenerator:status_3\
	\NoiseGenerator:status_4\
	\NoiseGenerator:status_5\
	\NoiseGenerator:status_6\
	\NoiseGenerator:status_7\
	\MODULE_4:g1:a0:gx:u0:albi_2\
	\MODULE_4:g1:a0:gx:u0:agbi_2\
	\MODULE_4:g1:a0:gx:u0:lt_3\
	\MODULE_4:g1:a0:gx:u0:gt_3\
	\MODULE_4:g1:a0:gx:u0:lt_4\
	\MODULE_4:g1:a0:gx:u0:gt_4\
	\MODULE_4:g1:a0:gx:u0:lti_1\
	\MODULE_4:g1:a0:gx:u0:gti_1\
	\MODULE_4:g1:a0:gx:u0:albi_1\
	\MODULE_4:g1:a0:gx:u0:agbi_1\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:lte\
	\MODULE_4:neq\
	\MODULE_5:g1:a0:gx:u0:albi_1\
	\MODULE_5:g1:a0:gx:u0:agbi_1\
	\MODULE_5:g1:a0:gx:u0:lt_0\
	\MODULE_5:g1:a0:gx:u0:gt_0\
	\MODULE_5:g1:a0:gx:u0:lt_1\
	\MODULE_5:g1:a0:gx:u0:gt_1\
	\MODULE_5:g1:a0:gx:u0:lti_0\
	\MODULE_5:g1:a0:gx:u0:gti_0\
	\MODULE_5:g1:a0:gx:u0:albi_0\
	\MODULE_5:g1:a0:gx:u0:agbi_0\
	\MODULE_5:g1:a0:xneq\
	\MODULE_5:g1:a0:xlt\
	\MODULE_5:g1:a0:xlte\
	\MODULE_5:g1:a0:xgt\
	\MODULE_5:g1:a0:xgte\
	\MODULE_5:lt\
	\MODULE_5:gt\
	\MODULE_5:gte\
	\MODULE_5:lte\
	\MODULE_5:neq\
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:lt_0\
	\MODULE_6:g1:a0:gx:u0:gt_0\
	\MODULE_6:g1:a0:gx:u0:lt_1\
	\MODULE_6:g1:a0:gx:u0:gt_1\
	\MODULE_6:g1:a0:gx:u0:lti_0\
	\MODULE_6:g1:a0:gx:u0:gti_0\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:lt_0\
	\MODULE_7:g1:a0:gx:u0:gt_0\
	\MODULE_7:g1:a0:gx:u0:lt_1\
	\MODULE_7:g1:a0:gx:u0:gt_1\
	\MODULE_7:g1:a0:gx:u0:lti_0\
	\MODULE_7:g1:a0:gx:u0:gti_0\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\
	\MODULE_8:g1:a0:gx:u0:albi_1\
	\MODULE_8:g1:a0:gx:u0:agbi_1\
	\MODULE_8:g1:a0:gx:u0:lt_0\
	\MODULE_8:g1:a0:gx:u0:gt_0\
	\MODULE_8:g1:a0:gx:u0:lt_1\
	\MODULE_8:g1:a0:gx:u0:gt_1\
	\MODULE_8:g1:a0:gx:u0:lti_0\
	\MODULE_8:g1:a0:gx:u0:gti_0\
	\MODULE_8:g1:a0:gx:u0:albi_0\
	\MODULE_8:g1:a0:gx:u0:agbi_0\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlt\
	\MODULE_8:g1:a0:xlte\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:g1:a0:xgte\
	\MODULE_8:lt\
	\MODULE_8:gt\
	\MODULE_8:gte\
	\MODULE_8:lte\
	\MODULE_8:neq\

    Synthesized names
	\Envelope_divider:add_vi_vv_MODGEN_1_31\
	\Envelope_divider:add_vi_vv_MODGEN_1_30\
	\Envelope_divider:add_vi_vv_MODGEN_1_29\
	\Envelope_divider:add_vi_vv_MODGEN_1_28\
	\Envelope_divider:add_vi_vv_MODGEN_1_27\
	\Envelope_divider:add_vi_vv_MODGEN_1_26\
	\Envelope_divider:add_vi_vv_MODGEN_1_25\
	\Envelope_divider:add_vi_vv_MODGEN_1_24\
	\Envelope_divider:add_vi_vv_MODGEN_1_23\
	\Envelope_divider:add_vi_vv_MODGEN_1_22\
	\Envelope_divider:add_vi_vv_MODGEN_1_21\
	\Envelope_divider:add_vi_vv_MODGEN_1_20\
	\Envelope_divider:add_vi_vv_MODGEN_1_19\
	\Envelope_divider:add_vi_vv_MODGEN_1_18\
	\Envelope_divider:add_vi_vv_MODGEN_1_17\
	\Envelope_divider:add_vi_vv_MODGEN_1_16\
	\Envelope_divider:add_vi_vv_MODGEN_1_15\
	\Envelope_divider:add_vi_vv_MODGEN_1_14\
	\Envelope_divider:add_vi_vv_MODGEN_1_13\
	\Envelope_divider:add_vi_vv_MODGEN_1_12\
	\Envelope_divider:add_vi_vv_MODGEN_1_11\
	\Envelope_divider:add_vi_vv_MODGEN_1_10\
	\Envelope_divider:add_vi_vv_MODGEN_1_9\
	\Envelope_divider:add_vi_vv_MODGEN_1_8\
	\Envelope_divider:add_vi_vv_MODGEN_1_7\
	\Envelope_divider:add_vi_vv_MODGEN_1_6\
	\Envelope_divider:add_vi_vv_MODGEN_1_5\
	\Envelope_divider:add_vi_vv_MODGEN_1_4\
	\Envelope_divider:add_vi_vv_MODGEN_1_3\
	\Envelope_counter:add_vi_vv_MODGEN_2_31\
	\Envelope_counter:add_vi_vv_MODGEN_2_30\
	\Envelope_counter:add_vi_vv_MODGEN_2_29\
	\Envelope_counter:add_vi_vv_MODGEN_2_28\
	\Envelope_counter:add_vi_vv_MODGEN_2_27\
	\Envelope_counter:add_vi_vv_MODGEN_2_26\
	\Envelope_counter:add_vi_vv_MODGEN_2_25\
	\Envelope_counter:add_vi_vv_MODGEN_2_24\
	\Envelope_counter:add_vi_vv_MODGEN_2_23\
	\Envelope_counter:add_vi_vv_MODGEN_2_22\
	\Envelope_counter:add_vi_vv_MODGEN_2_21\
	\Envelope_counter:add_vi_vv_MODGEN_2_20\
	\Envelope_counter:add_vi_vv_MODGEN_2_19\
	\Envelope_counter:add_vi_vv_MODGEN_2_18\
	\Envelope_counter:add_vi_vv_MODGEN_2_17\
	\Envelope_counter:add_vi_vv_MODGEN_2_16\
	\Envelope_counter:add_vi_vv_MODGEN_2_15\
	\Envelope_counter:add_vi_vv_MODGEN_2_14\
	\Envelope_counter:add_vi_vv_MODGEN_2_13\
	\Envelope_counter:add_vi_vv_MODGEN_2_12\
	\Envelope_counter:add_vi_vv_MODGEN_2_11\
	\Envelope_counter:add_vi_vv_MODGEN_2_10\
	\Envelope_counter:add_vi_vv_MODGEN_2_9\
	\Envelope_counter:add_vi_vv_MODGEN_2_8\
	\Envelope_counter:add_vi_vv_MODGEN_2_7\
	\Envelope_counter:add_vi_vv_MODGEN_2_6\
	\Envelope_counter:add_vi_vv_MODGEN_2_5\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_31\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_30\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_29\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_28\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_27\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_26\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_25\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_24\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_23\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_22\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_21\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_20\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_19\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_18\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_17\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_16\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_15\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_14\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_13\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_12\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_11\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_10\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_9\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_8\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_7\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_6\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_5\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_4\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_3\
	\VoicesOut_Counter:add_vi_vv_MODGEN_7_2\

Deleted 493 User equations/components.
Deleted 86 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_1352_0 to Net_1380_0
Aliasing Net_3334_0 to Net_1380_0
Aliasing Net_2235 to Net_1380_0
Aliasing tmpOE__Audio_Pin_net_0 to Net_1380_0
Aliasing one to Net_1380_0
Aliasing \VoiceA_DAC:Net_83\ to zero
Aliasing \VoiceA_DAC:Net_81\ to zero
Aliasing \VoiceA_DAC:Net_82\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_1380_0
Aliasing \EnvelopeControl:clk\ to zero
Aliasing \EnvelopeControl:rst\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_1380_0
Aliasing \Envelope_timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Envelope_timer:TimerUDB:trigger_enable\ to Net_1380_0
Aliasing \Envelope_timer:TimerUDB:status_6\ to zero
Aliasing \Envelope_timer:TimerUDB:status_5\ to zero
Aliasing \Envelope_timer:TimerUDB:status_4\ to zero
Aliasing \Envelope_timer:TimerUDB:status_0\ to \Envelope_timer:TimerUDB:tc_i\
Aliasing \Display:tmpOE__LCDPort_net_6\ to Net_1380_0
Aliasing \Display:tmpOE__LCDPort_net_5\ to Net_1380_0
Aliasing \Display:tmpOE__LCDPort_net_4\ to Net_1380_0
Aliasing \Display:tmpOE__LCDPort_net_3\ to Net_1380_0
Aliasing \Display:tmpOE__LCDPort_net_2\ to Net_1380_0
Aliasing \Display:tmpOE__LCDPort_net_1\ to Net_1380_0
Aliasing \Display:tmpOE__LCDPort_net_0\ to Net_1380_0
Aliasing \emFile:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_3\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \emFile:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile:SPI0:Net_274\ to zero
Aliasing \emFile:tmpOE__mosi0_net_0\ to Net_1380_0
Aliasing \emFile:tmpOE__miso0_net_0\ to Net_1380_0
Aliasing \emFile:tmpOE__sclk0_net_0\ to Net_1380_0
Aliasing \emFile:tmpOE__SPI0_CS_net_0\ to Net_1380_0
Aliasing tmpOE__SW2_net_0 to Net_1380_0
Aliasing tmpOE__SW3_net_0 to Net_1380_0
Aliasing \Pushbuttons:status_7\ to zero
Aliasing \Pushbuttons:status_6\ to zero
Aliasing \Pushbuttons:status_5\ to zero
Aliasing \Pushbuttons:status_4\ to zero
Aliasing \Pushbuttons:status_3\ to zero
Aliasing \Pushbuttons:status_2\ to zero
Aliasing Net_1579_1 to zero
Aliasing Net_1579_0 to zero
Aliasing Net_1395 to zero
Aliasing \VoiceB_DAC:Net_83\ to zero
Aliasing \VoiceB_DAC:Net_81\ to zero
Aliasing \VoiceB_DAC:Net_82\ to zero
Aliasing \VoiceC_DAC:Net_83\ to zero
Aliasing \VoiceC_DAC:Net_81\ to zero
Aliasing \VoiceC_DAC:Net_82\ to zero
Aliasing Net_1299_4 to zero
Aliasing Net_1299_3 to zero
Aliasing Net_1299_2 to zero
Aliasing Net_1299_1 to zero
Aliasing Net_1299_0 to zero
Aliasing Net_1391 to zero
Aliasing Net_3342_4 to zero
Aliasing Net_3342_3 to zero
Aliasing Net_3342_2 to zero
Aliasing Net_3342_1 to zero
Aliasing Net_3342_0 to zero
Aliasing \VoiceC_Amplitude:clk\ to zero
Aliasing \VoiceC_Amplitude:rst\ to zero
Aliasing Net_1367 to zero
Aliasing Net_1556 to Net_1380_0
Aliasing Net_1363 to zero
Aliasing Net_3341_4 to zero
Aliasing Net_3341_3 to zero
Aliasing Net_3341_2 to zero
Aliasing Net_3341_1 to zero
Aliasing Net_3341_0 to zero
Aliasing \VoiceB_Amplitude:clk\ to zero
Aliasing \VoiceB_Amplitude:rst\ to zero
Aliasing Net_1256 to zero
Aliasing Net_1242 to zero
Aliasing \Mixer_Control:clk\ to zero
Aliasing \Mixer_Control:rst\ to zero
Aliasing Net_3340_4 to zero
Aliasing Net_3340_3 to zero
Aliasing Net_3340_2 to zero
Aliasing Net_3340_1 to zero
Aliasing Net_3340_0 to zero
Aliasing \VoiceA_Amplitude:clk\ to zero
Aliasing \VoiceA_Amplitude:rst\ to zero
Aliasing Net_1577_1 to zero
Aliasing Net_1577_0 to Net_1380_0
Aliasing Net_1575_1 to Net_1380_0
Aliasing Net_1575_0 to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_23\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_22\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_21\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_20\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_19\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_18\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_17\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_16\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_15\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_14\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_13\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_12\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_11\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_10\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_9\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_8\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_7\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_6\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_5\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_4\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_3\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:a_2\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_1380_0
Aliasing Net_2172_1 to Net_1380_0
Aliasing Net_2172_0 to zero
Aliasing Net_1634_4 to Net_1380_0
Aliasing Net_1634_3 to Net_1380_0
Aliasing Net_1634_2 to Net_1380_0
Aliasing Net_1634_1 to Net_1380_0
Aliasing Net_1634_0 to Net_1380_0
Aliasing Net_1834_4 to zero
Aliasing Net_1834_3 to zero
Aliasing Net_1834_2 to zero
Aliasing Net_1834_1 to zero
Aliasing Net_1834_0 to zero
Aliasing \EnvelopeReset:rst\ to zero
Aliasing Net_940 to Net_1380_0
Aliasing \NoiseGenerator:cs_addr_2\ to zero
Aliasing \NoiseGenerator:save\ to \NoiseGenerator:cs_addr_0\
Aliasing \NoiseGenerator:dcfg\ to \NoiseGenerator:cs_addr_1\
Aliasing MODIN4_4 to \Envelope_counter:MODIN2_4\
Aliasing MODIN4_3 to \Envelope_counter:MODIN2_3\
Aliasing MODIN4_2 to \Envelope_counter:MODIN2_2\
Aliasing MODIN4_1 to \Envelope_counter:MODIN2_1\
Aliasing MODIN4_0 to \Envelope_counter:MODIN2_0\
Aliasing \MODULE_4:g1:a0:gx:u0:aeqb_0\ to Net_1380_0
Aliasing MODIN6_1 to \VoicesOut_Counter:MODIN3_1\
Aliasing MODIN6_0 to \VoicesOut_Counter:MODIN3_0\
Aliasing \MODULE_5:g1:a0:gx:u0:aeqb_0\ to Net_1380_0
Aliasing MODIN8_1 to \VoicesOut_Counter:MODIN3_1\
Aliasing MODIN8_0 to \VoicesOut_Counter:MODIN3_0\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to Net_1380_0
Aliasing MODIN10_1 to \VoicesOut_Counter:MODIN3_1\
Aliasing MODIN10_0 to \VoicesOut_Counter:MODIN3_0\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to Net_1380_0
Aliasing MODIN12_1 to \VoicesOut_Counter:MODIN3_1\
Aliasing MODIN12_0 to \VoicesOut_Counter:MODIN3_0\
Aliasing \MODULE_8:g1:a0:gx:u0:aeqb_0\ to Net_1380_0
Aliasing \Envelope_timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Envelope_timer:TimerUDB:hwEnable_reg\\D\ to \Envelope_timer:TimerUDB:run_mode\
Aliasing \Envelope_timer:TimerUDB:capture_out_reg_i\\D\ to \Envelope_timer:TimerUDB:capt_fifo_load_int\
Aliasing \emFile:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing Net_3324_0D to zero
Aliasing Net_3323_0D to zero
Aliasing Net_3324_1D to zero
Aliasing Net_3323_1D to zero
Removing Lhs of wire Net_1352_0[1] = Net_1380_0[0]
Removing Lhs of wire Net_3334_0[2] = Net_1380_0[0]
Removing Lhs of wire Net_2235[13] = Net_1380_0[0]
Removing Lhs of wire tmpOE__Audio_Pin_net_0[15] = Net_1380_0[0]
Removing Lhs of wire one[21] = Net_1380_0[0]
Removing Lhs of wire \VoiceA_DAC:Net_83\[24] = zero[16]
Removing Lhs of wire \VoiceA_DAC:Net_81\[25] = zero[16]
Removing Lhs of wire \VoiceA_DAC:Net_82\[26] = zero[16]
Removing Rhs of wire Net_1443_7[27] = \Volume_LUT:tmp__Volume_LUT_reg_7\[883]
Removing Rhs of wire Net_1443_6[28] = \Volume_LUT:tmp__Volume_LUT_reg_6\[884]
Removing Rhs of wire Net_1443_5[29] = \Volume_LUT:tmp__Volume_LUT_reg_5\[885]
Removing Rhs of wire Net_1443_4[30] = \Volume_LUT:tmp__Volume_LUT_reg_4\[886]
Removing Rhs of wire Net_1443_3[31] = \Volume_LUT:tmp__Volume_LUT_reg_3\[887]
Removing Rhs of wire Net_1443_2[32] = \Volume_LUT:tmp__Volume_LUT_reg_2\[888]
Removing Rhs of wire Net_1443_1[33] = \Volume_LUT:tmp__Volume_LUT_reg_1\[889]
Removing Rhs of wire Net_1443_0[34] = \Volume_LUT:tmp__Volume_LUT_reg_0\[890]
Removing Rhs of wire Net_2147[35] = cydff_1[1377]
Removing Rhs of wire envelope_reset[41] = \EnvelopeReset:control_out_0\[1352]
Removing Rhs of wire envelope_reset[41] = \EnvelopeReset:control_0\[1375]
Removing Lhs of wire \Envelope_divider:add_vi_vv_MODGEN_1_2\[46] = \Envelope_divider:MODULE_1:g2:a0:s_2\[206]
Removing Lhs of wire \Envelope_divider:add_vi_vv_MODGEN_1_1\[47] = \Envelope_divider:MODULE_1:g2:a0:s_1\[207]
Removing Lhs of wire \Envelope_divider:add_vi_vv_MODGEN_1_0\[48] = \Envelope_divider:MODULE_1:g2:a0:s_0\[208]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_23\[89] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_22\[90] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_21\[91] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_20\[92] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_19\[93] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_18\[94] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_17\[95] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_16\[96] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_15\[97] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_14\[98] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_13\[99] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_12\[100] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_11\[101] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_10\[102] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_9\[103] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_8\[104] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_7\[105] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_6\[106] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_5\[107] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_4\[108] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_3\[109] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_2\[110] = \Envelope_divider:MODIN1_2\[111]
Removing Lhs of wire \Envelope_divider:MODIN1_2\[111] = \Envelope_divider:count_2\[43]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_1\[112] = \Envelope_divider:MODIN1_1\[113]
Removing Lhs of wire \Envelope_divider:MODIN1_1\[113] = \Envelope_divider:count_1\[44]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:a_0\[114] = \Envelope_divider:MODIN1_0\[115]
Removing Lhs of wire \Envelope_divider:MODIN1_0\[115] = \Envelope_divider:count_0\[45]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[246] = Net_1380_0[0]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[247] = Net_1380_0[0]
Removing Lhs of wire \EnvelopeControl:clk\[248] = zero[16]
Removing Lhs of wire \EnvelopeControl:rst\[249] = zero[16]
Removing Rhs of wire Envelope_hold[250] = \EnvelopeControl:control_out_0\[251]
Removing Rhs of wire Envelope_hold[250] = \EnvelopeControl:control_0\[274]
Removing Rhs of wire Envelope_alternate[252] = \EnvelopeControl:control_out_1\[253]
Removing Rhs of wire Envelope_alternate[252] = \EnvelopeControl:control_1\[273]
Removing Rhs of wire Net_2308[254] = \EnvelopeControl:control_out_2\[255]
Removing Rhs of wire Net_2308[254] = \EnvelopeControl:control_2\[272]
Removing Rhs of wire Net_3245[256] = \EnvelopeControl:control_out_3\[257]
Removing Rhs of wire Net_3245[256] = \EnvelopeControl:control_3\[271]
Removing Lhs of wire \Envelope_counter:add_vi_vv_MODGEN_2_4\[277] = \Envelope_counter:MODULE_2:g2:a0:s_4\[441]
Removing Lhs of wire \Envelope_counter:add_vi_vv_MODGEN_2_3\[279] = \Envelope_counter:MODULE_2:g2:a0:s_3\[442]
Removing Lhs of wire \Envelope_counter:add_vi_vv_MODGEN_2_2\[281] = \Envelope_counter:MODULE_2:g2:a0:s_2\[443]
Removing Lhs of wire \Envelope_counter:add_vi_vv_MODGEN_2_1\[283] = \Envelope_counter:MODULE_2:g2:a0:s_1\[444]
Removing Lhs of wire \Envelope_counter:add_vi_vv_MODGEN_2_0\[285] = \Envelope_counter:MODULE_2:g2:a0:s_0\[445]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_23\[326] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_22\[327] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_21\[328] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_20\[329] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_19\[330] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_18\[331] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_17\[332] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_16\[333] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_15\[334] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_14\[335] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_13\[336] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_12\[337] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_11\[338] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_10\[339] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_9\[340] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_8\[341] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_7\[342] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_6\[343] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_5\[344] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_4\[345] = \Envelope_counter:MODIN2_4\[346]
Removing Lhs of wire \Envelope_counter:MODIN2_4\[346] = Envelope_counterval_4[275]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_3\[347] = \Envelope_counter:MODIN2_3\[348]
Removing Lhs of wire \Envelope_counter:MODIN2_3\[348] = Envelope_counterval_3[278]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_2\[349] = \Envelope_counter:MODIN2_2\[350]
Removing Lhs of wire \Envelope_counter:MODIN2_2\[350] = Envelope_counterval_2[280]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_1\[351] = \Envelope_counter:MODIN2_1\[352]
Removing Lhs of wire \Envelope_counter:MODIN2_1\[352] = Envelope_counterval_1[282]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:a_0\[353] = \Envelope_counter:MODIN2_0\[354]
Removing Lhs of wire \Envelope_counter:MODIN2_0\[354] = Envelope_counterval_0[284]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[483] = Net_1380_0[0]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[484] = Net_1380_0[0]
Removing Rhs of wire Net_2073[488] = \Envelope_timer:Net_53\[489]
Removing Rhs of wire Net_2073[488] = \Envelope_timer:TimerUDB:tc_reg_i\[521]
Removing Lhs of wire \Envelope_timer:TimerUDB:ctrl_enable\[503] = \Envelope_timer:TimerUDB:control_7\[495]
Removing Lhs of wire \Envelope_timer:TimerUDB:ctrl_cmode_1\[505] = zero[16]
Removing Rhs of wire \Envelope_timer:TimerUDB:timer_enable\[514] = \Envelope_timer:TimerUDB:runmode_enable\[527]
Removing Rhs of wire \Envelope_timer:TimerUDB:run_mode\[515] = \Envelope_timer:TimerUDB:hwEnable\[516]
Removing Lhs of wire \Envelope_timer:TimerUDB:trigger_enable\[518] = Net_1380_0[0]
Removing Lhs of wire \Envelope_timer:TimerUDB:tc_i\[520] = \Envelope_timer:TimerUDB:status_tc\[517]
Removing Lhs of wire \Envelope_timer:TimerUDB:capt_fifo_load_int\[526] = \Envelope_timer:TimerUDB:capt_fifo_load\[513]
Removing Lhs of wire \Envelope_timer:TimerUDB:status_6\[529] = zero[16]
Removing Lhs of wire \Envelope_timer:TimerUDB:status_5\[530] = zero[16]
Removing Lhs of wire \Envelope_timer:TimerUDB:status_4\[531] = zero[16]
Removing Lhs of wire \Envelope_timer:TimerUDB:status_0\[532] = \Envelope_timer:TimerUDB:status_tc\[517]
Removing Lhs of wire \Envelope_timer:TimerUDB:status_1\[533] = \Envelope_timer:TimerUDB:capt_fifo_load\[513]
Removing Rhs of wire \Envelope_timer:TimerUDB:status_2\[534] = \Envelope_timer:TimerUDB:fifo_full\[535]
Removing Rhs of wire \Envelope_timer:TimerUDB:status_3\[536] = \Envelope_timer:TimerUDB:fifo_nempty\[537]
Removing Lhs of wire \Envelope_timer:TimerUDB:cs_addr_2\[539] = envelope_reset[41]
Removing Lhs of wire \Envelope_timer:TimerUDB:cs_addr_1\[540] = \Envelope_timer:TimerUDB:trig_reg\[528]
Removing Lhs of wire \Envelope_timer:TimerUDB:cs_addr_0\[541] = \Envelope_timer:TimerUDB:per_zero\[519]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_6\[625] = Net_1380_0[0]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_5\[626] = Net_1380_0[0]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_4\[627] = Net_1380_0[0]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_3\[628] = Net_1380_0[0]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_2\[629] = Net_1380_0[0]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_1\[630] = Net_1380_0[0]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_0\[631] = Net_1380_0[0]
Removing Lhs of wire \emFile:SPI0:Net_276\[648] = \emFile:Net_19\[649]
Removing Rhs of wire \emFile:SPI0:BSPIM:load_rx_data\[652] = \emFile:SPI0:BSPIM:dpcounter_one\[653]
Removing Lhs of wire \emFile:SPI0:BSPIM:pol_supprt\[654] = zero[16]
Removing Lhs of wire \emFile:SPI0:BSPIM:miso_to_dp\[655] = \emFile:SPI0:Net_244\[656]
Removing Lhs of wire \emFile:SPI0:Net_244\[656] = \emFile:Net_16\[749]
Removing Rhs of wire \emFile:Net_10\[660] = \emFile:SPI0:BSPIM:mosi_fin\[661]
Removing Rhs of wire \emFile:Net_10\[660] = \emFile:SPI0:BSPIM:mosi_cpha_0\[662]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_1\[683] = \emFile:SPI0:BSPIM:dpMOSI_fifo_empty\[684]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_2\[685] = \emFile:SPI0:BSPIM:dpMOSI_fifo_not_full\[686]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_3\[687] = \emFile:SPI0:BSPIM:load_rx_data\[652]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_4\[689] = \emFile:SPI0:BSPIM:dpMISO_fifo_full\[690]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_5\[691] = \emFile:SPI0:BSPIM:dpMISO_fifo_not_empty\[692]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_6\[694] = zero[16]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_5\[695] = zero[16]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_3\[696] = zero[16]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_2\[697] = zero[16]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_1\[698] = zero[16]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_0\[699] = zero[16]
Removing Lhs of wire \emFile:SPI0:Net_273\[709] = zero[16]
Removing Lhs of wire \emFile:SPI0:Net_274\[750] = zero[16]
Removing Lhs of wire \emFile:tmpOE__mosi0_net_0\[752] = Net_1380_0[0]
Removing Lhs of wire \emFile:tmpOE__miso0_net_0\[759] = Net_1380_0[0]
Removing Lhs of wire \emFile:tmpOE__sclk0_net_0\[765] = Net_1380_0[0]
Removing Lhs of wire \emFile:tmpOE__SPI0_CS_net_0\[771] = Net_1380_0[0]
Removing Rhs of wire Net_3106[776] = cmp_vv_vv_MODGEN_3[777]
Removing Rhs of wire Net_3106[776] = \MODULE_4:g1:a0:xeq\[1562]
Removing Rhs of wire Net_3106[776] = \MODULE_4:g1:a0:gx:u0:aeqb_1\[1539]
Removing Lhs of wire tmpOE__SW2_net_0[796] = Net_1380_0[0]
Removing Lhs of wire tmpOE__SW3_net_0[802] = Net_1380_0[0]
Removing Lhs of wire \Pushbuttons:status_7\[806] = zero[16]
Removing Lhs of wire \Pushbuttons:status_6\[807] = zero[16]
Removing Lhs of wire \Pushbuttons:status_5\[808] = zero[16]
Removing Lhs of wire \Pushbuttons:status_4\[809] = zero[16]
Removing Lhs of wire \Pushbuttons:status_3\[810] = zero[16]
Removing Lhs of wire \Pushbuttons:status_2\[811] = zero[16]
Removing Lhs of wire \Pushbuttons:status_1\[812] = Net_206_1[793]
Removing Lhs of wire \Pushbuttons:status_0\[813] = Net_206_0[786]
Removing Lhs of wire Net_1579_1[820] = zero[16]
Removing Lhs of wire Net_1579_0[821] = zero[16]
Removing Rhs of wire Net_1396[823] = \mux_13:tmp__mux_13_reg\[826]
Removing Rhs of wire Net_1392[824] = \mux_12:tmp__mux_12_reg\[892]
Removing Lhs of wire Net_1395[825] = zero[16]
Removing Rhs of wire Net_1427[827] = \Mixer_Control:control_out_5\[1033]
Removing Rhs of wire Net_1427[827] = \Mixer_Control:control_5\[1041]
Removing Rhs of wire Net_1255[828] = \NoiseGenerator:ci_temp\[1462]
Removing Lhs of wire \VoiceB_DAC:Net_83\[830] = zero[16]
Removing Lhs of wire \VoiceB_DAC:Net_81\[831] = zero[16]
Removing Lhs of wire \VoiceB_DAC:Net_82\[832] = zero[16]
Removing Rhs of wire Net_2153[833] = cydff_2[1378]
Removing Lhs of wire \VoiceC_DAC:Net_83\[837] = zero[16]
Removing Lhs of wire \VoiceC_DAC:Net_81\[838] = zero[16]
Removing Lhs of wire \VoiceC_DAC:Net_82\[839] = zero[16]
Removing Rhs of wire Net_2154[840] = cydff_3[1379]
Removing Rhs of wire VoiceA_value_4[849] = \mux_1:tmp__mux_1_reg_4\[1073]
Removing Rhs of wire VoiceB_value_4[850] = \mux_6:tmp__mux_6_reg_4\[985]
Removing Rhs of wire VoiceC_value_4[851] = \mux_10:tmp__mux_10_reg_4\[917]
Removing Lhs of wire Net_1299_4[852] = zero[16]
Removing Rhs of wire VoiceA_value_3[854] = \mux_1:tmp__mux_1_reg_3\[1075]
Removing Rhs of wire VoiceB_value_3[855] = \mux_6:tmp__mux_6_reg_3\[987]
Removing Rhs of wire VoiceC_value_3[856] = \mux_10:tmp__mux_10_reg_3\[919]
Removing Lhs of wire Net_1299_3[857] = zero[16]
Removing Rhs of wire VoiceA_value_2[859] = \mux_1:tmp__mux_1_reg_2\[1077]
Removing Rhs of wire VoiceB_value_2[860] = \mux_6:tmp__mux_6_reg_2\[989]
Removing Rhs of wire VoiceC_value_2[861] = \mux_10:tmp__mux_10_reg_2\[921]
Removing Lhs of wire Net_1299_2[862] = zero[16]
Removing Rhs of wire VoiceA_value_1[864] = \mux_1:tmp__mux_1_reg_1\[1079]
Removing Rhs of wire VoiceB_value_1[865] = \mux_6:tmp__mux_6_reg_1\[991]
Removing Rhs of wire VoiceC_value_1[866] = \mux_10:tmp__mux_10_reg_1\[923]
Removing Lhs of wire Net_1299_1[867] = zero[16]
Removing Rhs of wire VoiceA_value_0[869] = \mux_1:tmp__mux_1_reg_0\[1081]
Removing Rhs of wire VoiceB_value_0[870] = \mux_6:tmp__mux_6_reg_0\[993]
Removing Rhs of wire VoiceC_value_0[871] = \mux_10:tmp__mux_10_reg_0\[925]
Removing Lhs of wire Net_1299_0[872] = zero[16]
Removing Rhs of wire Net_3348_4[873] = \mux_5:tmp__mux_5_reg_4\[846]
Removing Rhs of wire Net_3348_3[874] = \mux_5:tmp__mux_5_reg_3\[853]
Removing Rhs of wire Net_3348_2[875] = \mux_5:tmp__mux_5_reg_2\[858]
Removing Rhs of wire Net_3348_1[876] = \mux_5:tmp__mux_5_reg_1\[863]
Removing Rhs of wire Net_3348_0[877] = \mux_5:tmp__mux_5_reg_0\[868]
Removing Lhs of wire \Volume_LUT:tmp__Volume_LUT_ins_4\[878] = Net_3348_4[873]
Removing Lhs of wire \Volume_LUT:tmp__Volume_LUT_ins_3\[879] = Net_3348_3[874]
Removing Lhs of wire \Volume_LUT:tmp__Volume_LUT_ins_2\[880] = Net_3348_2[875]
Removing Lhs of wire \Volume_LUT:tmp__Volume_LUT_ins_1\[881] = Net_3348_1[876]
Removing Lhs of wire \Volume_LUT:tmp__Volume_LUT_ins_0\[882] = Net_3348_0[877]
Removing Lhs of wire Net_1391[891] = zero[16]
Removing Rhs of wire Net_1393[893] = \Mixer_Control:control_out_2\[1030]
Removing Rhs of wire Net_1393[893] = \Mixer_Control:control_2\[1044]
Removing Rhs of wire Net_1381[895] = \VoiceC_Amplitude:control_out_4\[933]
Removing Rhs of wire Net_1381[895] = \VoiceC_Amplitude:control_4\[944]
Removing Rhs of wire Net_1380_4[896] = \VoiceC_Amplitude:control_out_3\[932]
Removing Rhs of wire Net_1380_4[896] = \VoiceC_Amplitude:control_3\[945]
Removing Rhs of wire Envelope_4[897] = \mux_16:tmp__mux_16_reg_4\[1329]
Removing Rhs of wire Net_1380_3[899] = \VoiceC_Amplitude:control_out_2\[931]
Removing Rhs of wire Net_1380_3[899] = \VoiceC_Amplitude:control_2\[946]
Removing Rhs of wire Envelope_3[900] = \mux_16:tmp__mux_16_reg_3\[1332]
Removing Rhs of wire Net_1380_2[902] = \VoiceC_Amplitude:control_out_1\[930]
Removing Rhs of wire Net_1380_2[902] = \VoiceC_Amplitude:control_1\[947]
Removing Rhs of wire Envelope_2[903] = \mux_16:tmp__mux_16_reg_2\[1334]
Removing Rhs of wire Net_1380_1[905] = \VoiceC_Amplitude:control_out_0\[929]
Removing Rhs of wire Net_1380_1[905] = \VoiceC_Amplitude:control_0\[948]
Removing Rhs of wire Envelope_1[906] = \mux_16:tmp__mux_16_reg_1\[1336]
Removing Rhs of wire Envelope_0[908] = \mux_16:tmp__mux_16_reg_0\[1338]
Removing Rhs of wire Net_1388_4[909] = \mux_11:tmp__mux_11_reg_4\[894]
Removing Rhs of wire Net_1388_3[910] = \mux_11:tmp__mux_11_reg_3\[898]
Removing Rhs of wire Net_1388_2[911] = \mux_11:tmp__mux_11_reg_2\[901]
Removing Rhs of wire Net_1388_1[912] = \mux_11:tmp__mux_11_reg_1\[904]
Removing Rhs of wire Net_1388_0[913] = \mux_11:tmp__mux_11_reg_0\[907]
Removing Lhs of wire Net_2309[916] = cy_tff_1[914]
Removing Lhs of wire Net_3342_4[918] = zero[16]
Removing Lhs of wire Net_3342_3[920] = zero[16]
Removing Lhs of wire Net_3342_2[922] = zero[16]
Removing Lhs of wire Net_3342_1[924] = zero[16]
Removing Lhs of wire Net_3342_0[926] = zero[16]
Removing Lhs of wire \VoiceC_Amplitude:clk\[927] = zero[16]
Removing Lhs of wire \VoiceC_Amplitude:rst\[928] = zero[16]
Removing Rhs of wire Net_1368[950] = \mux_9:tmp__mux_9_reg\[953]
Removing Rhs of wire Net_1364[951] = \mux_8:tmp__mux_8_reg\[963]
Removing Lhs of wire Net_1367[952] = zero[16]
Removing Rhs of wire Net_1369[954] = \Mixer_Control:control_out_4\[1032]
Removing Rhs of wire Net_1369[954] = \Mixer_Control:control_4\[1042]
Removing Rhs of wire Net_1521[955] = cmp_vv_vv_MODGEN_4[956]
Removing Rhs of wire Net_1521[955] = \MODULE_5:g1:a0:xeq\[1606]
Removing Rhs of wire Net_1521[955] = \MODULE_5:g1:a0:gx:u0:aeqb_1\[1595]
Removing Lhs of wire Net_1556[957] = Net_1380_0[0]
Removing Lhs of wire Net_1363[962] = zero[16]
Removing Rhs of wire Net_1365[964] = \Mixer_Control:control_out_1\[1029]
Removing Rhs of wire Net_1365[964] = \Mixer_Control:control_1\[1045]
Removing Rhs of wire Net_1353[966] = \VoiceB_Amplitude:control_out_4\[1001]
Removing Rhs of wire Net_1353[966] = \VoiceB_Amplitude:control_4\[1012]
Removing Rhs of wire Net_1352_4[967] = \VoiceB_Amplitude:control_out_3\[1000]
Removing Rhs of wire Net_1352_4[967] = \VoiceB_Amplitude:control_3\[1013]
Removing Rhs of wire Net_1352_3[969] = \VoiceB_Amplitude:control_out_2\[999]
Removing Rhs of wire Net_1352_3[969] = \VoiceB_Amplitude:control_2\[1014]
Removing Rhs of wire Net_1352_2[971] = \VoiceB_Amplitude:control_out_1\[998]
Removing Rhs of wire Net_1352_2[971] = \VoiceB_Amplitude:control_1\[1015]
Removing Rhs of wire Net_1352_1[973] = \VoiceB_Amplitude:control_out_0\[997]
Removing Rhs of wire Net_1352_1[973] = \VoiceB_Amplitude:control_0\[1016]
Removing Rhs of wire Net_1360_4[975] = \mux_7:tmp__mux_7_reg_4\[965]
Removing Rhs of wire Net_1360_3[976] = \mux_7:tmp__mux_7_reg_3\[968]
Removing Rhs of wire Net_1360_2[977] = \mux_7:tmp__mux_7_reg_2\[970]
Removing Rhs of wire Net_1360_1[978] = \mux_7:tmp__mux_7_reg_1\[972]
Removing Rhs of wire Net_1360_0[979] = \mux_7:tmp__mux_7_reg_0\[974]
Removing Lhs of wire Net_3341_4[986] = zero[16]
Removing Lhs of wire Net_3341_3[988] = zero[16]
Removing Lhs of wire Net_3341_2[990] = zero[16]
Removing Lhs of wire Net_3341_1[992] = zero[16]
Removing Lhs of wire Net_3341_0[994] = zero[16]
Removing Lhs of wire \VoiceB_Amplitude:clk\[995] = zero[16]
Removing Lhs of wire \VoiceB_Amplitude:rst\[996] = zero[16]
Removing Rhs of wire Net_1261[1018] = \mux_4:tmp__mux_4_reg\[1021]
Removing Rhs of wire Net_1260[1019] = \mux_3:tmp__mux_3_reg\[1024]
Removing Lhs of wire Net_1256[1020] = zero[16]
Removing Rhs of wire Net_1258[1022] = \Mixer_Control:control_out_3\[1031]
Removing Rhs of wire Net_1258[1022] = \Mixer_Control:control_3\[1043]
Removing Lhs of wire Net_1242[1023] = zero[16]
Removing Rhs of wire Net_1247[1025] = \Mixer_Control:control_out_0\[1028]
Removing Rhs of wire Net_1247[1025] = \Mixer_Control:control_0\[1046]
Removing Lhs of wire \Mixer_Control:clk\[1026] = zero[16]
Removing Lhs of wire \Mixer_Control:rst\[1027] = zero[16]
Removing Rhs of wire Net_1673[1048] = \mux_15:tmp__mux_15_reg\[1327]
Removing Rhs of wire Net_1850_4[1053] = \mux_14:tmp__mux_14_reg_4\[1047]
Removing Rhs of wire Net_1850_3[1054] = \mux_14:tmp__mux_14_reg_3\[1049]
Removing Rhs of wire Net_1850_2[1055] = \mux_14:tmp__mux_14_reg_2\[1050]
Removing Rhs of wire Net_1850_1[1056] = \mux_14:tmp__mux_14_reg_1\[1051]
Removing Rhs of wire Net_1850_0[1057] = \mux_14:tmp__mux_14_reg_0\[1052]
Removing Rhs of wire Net_1199[1059] = \VoiceA_Amplitude:control_out_4\[1089]
Removing Rhs of wire Net_1199[1059] = \VoiceA_Amplitude:control_4\[1100]
Removing Rhs of wire Net_3334_4[1060] = \VoiceA_Amplitude:control_out_3\[1088]
Removing Rhs of wire Net_3334_4[1060] = \VoiceA_Amplitude:control_3\[1101]
Removing Rhs of wire Net_3334_3[1062] = \VoiceA_Amplitude:control_out_2\[1087]
Removing Rhs of wire Net_3334_3[1062] = \VoiceA_Amplitude:control_2\[1102]
Removing Rhs of wire Net_3334_2[1064] = \VoiceA_Amplitude:control_out_1\[1086]
Removing Rhs of wire Net_3334_2[1064] = \VoiceA_Amplitude:control_1\[1103]
Removing Rhs of wire Net_3334_1[1066] = \VoiceA_Amplitude:control_out_0\[1085]
Removing Rhs of wire Net_3334_1[1066] = \VoiceA_Amplitude:control_0\[1104]
Removing Rhs of wire Net_1132_4[1068] = \mux_2:tmp__mux_2_reg_4\[1058]
Removing Rhs of wire Net_1132_3[1069] = \mux_2:tmp__mux_2_reg_3\[1061]
Removing Rhs of wire Net_1132_2[1070] = \mux_2:tmp__mux_2_reg_2\[1063]
Removing Rhs of wire Net_1132_1[1071] = \mux_2:tmp__mux_2_reg_1\[1065]
Removing Rhs of wire Net_1132_0[1072] = \mux_2:tmp__mux_2_reg_0\[1067]
Removing Lhs of wire Net_3340_4[1074] = zero[16]
Removing Lhs of wire Net_3340_3[1076] = zero[16]
Removing Lhs of wire Net_3340_2[1078] = zero[16]
Removing Lhs of wire Net_3340_1[1080] = zero[16]
Removing Lhs of wire Net_3340_0[1082] = zero[16]
Removing Lhs of wire \VoiceA_Amplitude:clk\[1083] = zero[16]
Removing Lhs of wire \VoiceA_Amplitude:rst\[1084] = zero[16]
Removing Rhs of wire Net_1455[1106] = cmp_vv_vv_MODGEN_5[1107]
Removing Rhs of wire Net_1455[1106] = \MODULE_6:g1:a0:xeq\[1650]
Removing Rhs of wire Net_1455[1106] = \MODULE_6:g1:a0:gx:u0:aeqb_1\[1639]
Removing Lhs of wire Net_1577_1[1109] = zero[16]
Removing Lhs of wire Net_1577_0[1110] = Net_1380_0[0]
Removing Rhs of wire Net_1535[1111] = cmp_vv_vv_MODGEN_6[1112]
Removing Rhs of wire Net_1535[1111] = \MODULE_7:g1:a0:xeq\[1694]
Removing Rhs of wire Net_1535[1111] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[1683]
Removing Lhs of wire Net_1575_1[1115] = Net_1380_0[0]
Removing Lhs of wire Net_1575_0[1116] = zero[16]
Removing Rhs of wire Net_1557[1117] = cmp_vv_vv_MODGEN_8[1319]
Removing Rhs of wire Net_1557[1117] = \MODULE_8:g1:a0:xeq\[1738]
Removing Rhs of wire Net_1557[1117] = \MODULE_8:g1:a0:gx:u0:aeqb_1\[1727]
Removing Lhs of wire \VoicesOut_Counter:add_vi_vv_MODGEN_7_1\[1118] = \VoicesOut_Counter:MODULE_3:g2:a0:s_1\[1278]
Removing Lhs of wire \VoicesOut_Counter:add_vi_vv_MODGEN_7_0\[1119] = \VoicesOut_Counter:MODULE_3:g2:a0:s_0\[1279]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_23\[1160] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_22\[1161] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_21\[1162] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_20\[1163] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_19\[1164] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_18\[1165] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_17\[1166] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_16\[1167] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_15\[1168] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_14\[1169] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_13\[1170] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_12\[1171] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_11\[1172] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_10\[1173] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_9\[1174] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_8\[1175] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_7\[1176] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_6\[1177] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_5\[1178] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_4\[1179] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_3\[1180] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_2\[1181] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_1\[1182] = \VoicesOut_Counter:MODIN3_1\[1183]
Removing Lhs of wire \VoicesOut_Counter:MODIN3_1\[1183] = Net_1301_1[847]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:a_0\[1184] = \VoicesOut_Counter:MODIN3_0\[1185]
Removing Lhs of wire \VoicesOut_Counter:MODIN3_0\[1185] = Net_1301_0[848]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1317] = Net_1380_0[0]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1318] = Net_1380_0[0]
Removing Lhs of wire Net_2172_1[1320] = Net_1380_0[0]
Removing Lhs of wire Net_2172_0[1321] = zero[16]
Removing Lhs of wire Net_1634_4[1322] = Net_1380_0[0]
Removing Lhs of wire Net_1634_3[1323] = Net_1380_0[0]
Removing Lhs of wire Net_1634_2[1324] = Net_1380_0[0]
Removing Lhs of wire Net_1634_1[1325] = Net_1380_0[0]
Removing Lhs of wire Net_1634_0[1326] = Net_1380_0[0]
Removing Rhs of wire Net_1804[1328] = \mux_17:tmp__mux_17_reg\[1340]
Removing Lhs of wire Net_1834_4[1331] = zero[16]
Removing Lhs of wire Net_1834_3[1333] = zero[16]
Removing Lhs of wire Net_1834_2[1335] = zero[16]
Removing Lhs of wire Net_1834_1[1337] = zero[16]
Removing Lhs of wire Net_1834_0[1339] = zero[16]
Removing Rhs of wire Net_3111[1345] = \mux_18:tmp__mux_18_reg\[1382]
Removing Lhs of wire Net_1935[1346] = cy_srff_1[1344]
Removing Lhs of wire \EnvelopeReset:clk\[1349] = Net_3229[1350]
Removing Lhs of wire \EnvelopeReset:rst\[1351] = zero[16]
Removing Lhs of wire Net_940[1386] = Net_1380_0[0]
Removing Lhs of wire \NoiseGenerator:cs_addr_2\[1404] = zero[16]
Removing Rhs of wire \NoiseGenerator:cs_addr_1\[1405] = \NoiseGenerator:state_1\[1456]
Removing Rhs of wire \NoiseGenerator:cs_addr_0\[1406] = \NoiseGenerator:state_0\[1453]
Removing Rhs of wire \NoiseGenerator:si_d\[1407] = \NoiseGenerator:so_c\[1420]
Removing Rhs of wire \NoiseGenerator:si_c\[1419] = \NoiseGenerator:so_b\[1431]
Removing Rhs of wire \NoiseGenerator:si_b\[1430] = \NoiseGenerator:so_a\[1443]
Removing Rhs of wire \NoiseGenerator:reset_final\[1454] = \NoiseGenerator:ctrl_reset_common\[1478]
Removing Lhs of wire \NoiseGenerator:reset_final\[1454] = \NoiseGenerator:control_2\[1400]
Removing Lhs of wire \NoiseGenerator:ctrl_reset_state_0\[1455] = \NoiseGenerator:control_6\[1396]
Removing Lhs of wire \NoiseGenerator:ctrl_reset_state_1\[1457] = \NoiseGenerator:control_7\[1395]
Removing Lhs of wire \NoiseGenerator:ctrl_reset_so\[1459] = \NoiseGenerator:control_5\[1397]
Removing Lhs of wire \NoiseGenerator:so\[1461] = \NoiseGenerator:so_d\[1409]
Removing Lhs of wire \NoiseGenerator:ctrl_reset_ci\[1463] = \NoiseGenerator:control_3\[1399]
Removing Lhs of wire \NoiseGenerator:save\[1464] = \NoiseGenerator:cs_addr_0\[1406]
Removing Lhs of wire \NoiseGenerator:ctrl_reset_si\[1466] = \NoiseGenerator:control_4\[1398]
Removing Lhs of wire \NoiseGenerator:sc_out_7\[1467] = \NoiseGenerator:sc_out_d_7\[1410]
Removing Lhs of wire \NoiseGenerator:dcfg\[1475] = \NoiseGenerator:cs_addr_1\[1405]
Removing Lhs of wire \NoiseGenerator:ctrl_enable\[1476] = \NoiseGenerator:control_0\[1402]
Removing Lhs of wire \MODULE_4:g1:a0:newa_4\[1487] = Envelope_counterval_4[275]
Removing Lhs of wire MODIN4_4[1488] = Envelope_counterval_4[275]
Removing Lhs of wire \MODULE_4:g1:a0:newa_3\[1489] = Envelope_counterval_3[278]
Removing Lhs of wire MODIN4_3[1490] = Envelope_counterval_3[278]
Removing Lhs of wire \MODULE_4:g1:a0:newa_2\[1491] = Envelope_counterval_2[280]
Removing Lhs of wire MODIN4_2[1492] = Envelope_counterval_2[280]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[1493] = Envelope_counterval_1[282]
Removing Lhs of wire MODIN4_1[1494] = Envelope_counterval_1[282]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[1495] = Envelope_counterval_0[284]
Removing Lhs of wire MODIN4_0[1496] = Envelope_counterval_0[284]
Removing Lhs of wire \MODULE_4:g1:a0:newb_4\[1497] = MODIN5_4[1498]
Removing Lhs of wire MODIN5_4[1498] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:newb_3\[1499] = MODIN5_3[1500]
Removing Lhs of wire MODIN5_3[1500] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:newb_2\[1501] = MODIN5_2[1502]
Removing Lhs of wire MODIN5_2[1502] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[1503] = MODIN5_1[1504]
Removing Lhs of wire MODIN5_1[1504] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[1505] = MODIN5_0[1506]
Removing Lhs of wire MODIN5_0[1506] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_4\[1507] = Envelope_counterval_4[275]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_3\[1508] = Envelope_counterval_3[278]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_2\[1509] = Envelope_counterval_2[280]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[1510] = Envelope_counterval_1[282]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[1511] = Envelope_counterval_0[284]
Removing Lhs of wire \MODULE_4:g1:a0:datab_4\[1512] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:datab_3\[1513] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:datab_2\[1514] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[1515] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[1516] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_4\[1517] = Envelope_counterval_4[275]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_3\[1518] = Envelope_counterval_3[278]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_2\[1519] = Envelope_counterval_2[280]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[1520] = Envelope_counterval_1[282]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[1521] = Envelope_counterval_0[284]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_4\[1522] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_3\[1523] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_2\[1524] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[1525] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[1526] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:aeqb_0\[1532] = Net_1380_0[0]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[1533] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[1531]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eqi_0\[1538] = \MODULE_4:g1:a0:gx:u0:eq_4\[1537]
Removing Lhs of wire \MODULE_5:g1:a0:newa_1\[1573] = Net_1301_1[847]
Removing Lhs of wire MODIN6_1[1574] = Net_1301_1[847]
Removing Lhs of wire \MODULE_5:g1:a0:newa_0\[1575] = Net_1301_0[848]
Removing Lhs of wire MODIN6_0[1576] = Net_1301_0[848]
Removing Lhs of wire \MODULE_5:g1:a0:newb_1\[1577] = MODIN7_1[1578]
Removing Lhs of wire MODIN7_1[1578] = zero[16]
Removing Lhs of wire \MODULE_5:g1:a0:newb_0\[1579] = MODIN7_0[1580]
Removing Lhs of wire MODIN7_0[1580] = zero[16]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_1\[1581] = Net_1301_1[847]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_0\[1582] = Net_1301_0[848]
Removing Lhs of wire \MODULE_5:g1:a0:datab_1\[1583] = zero[16]
Removing Lhs of wire \MODULE_5:g1:a0:datab_0\[1584] = zero[16]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_1\[1585] = Net_1301_1[847]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_0\[1586] = Net_1301_0[848]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_1\[1587] = zero[16]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_0\[1588] = zero[16]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:aeqb_0\[1591] = Net_1380_0[0]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eq_0\[1592] = \MODULE_5:g1:a0:gx:u0:xnor_array_0\[1590]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eqi_0\[1594] = \MODULE_5:g1:a0:gx:u0:eq_1\[1593]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[1617] = Net_1301_1[847]
Removing Lhs of wire MODIN8_1[1618] = Net_1301_1[847]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[1619] = Net_1301_0[848]
Removing Lhs of wire MODIN8_0[1620] = Net_1301_0[848]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[1621] = MODIN9_1[1622]
Removing Lhs of wire MODIN9_1[1622] = zero[16]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[1623] = MODIN9_0[1624]
Removing Lhs of wire MODIN9_0[1624] = Net_1380_0[0]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[1625] = Net_1301_1[847]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[1626] = Net_1301_0[848]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[1627] = zero[16]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[1628] = Net_1380_0[0]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[1629] = Net_1301_1[847]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[1630] = Net_1301_0[848]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[1631] = zero[16]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[1632] = Net_1380_0[0]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[1635] = Net_1380_0[0]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[1636] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[1634]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_0\[1638] = \MODULE_6:g1:a0:gx:u0:eq_1\[1637]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[1661] = Net_1301_1[847]
Removing Lhs of wire MODIN10_1[1662] = Net_1301_1[847]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[1663] = Net_1301_0[848]
Removing Lhs of wire MODIN10_0[1664] = Net_1301_0[848]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[1665] = MODIN11_1[1666]
Removing Lhs of wire MODIN11_1[1666] = Net_1380_0[0]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[1667] = MODIN11_0[1668]
Removing Lhs of wire MODIN11_0[1668] = zero[16]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[1669] = Net_1301_1[847]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[1670] = Net_1301_0[848]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[1671] = Net_1380_0[0]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[1672] = zero[16]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[1673] = Net_1301_1[847]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[1674] = Net_1301_0[848]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[1675] = Net_1380_0[0]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[1676] = zero[16]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[1679] = Net_1380_0[0]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[1680] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[1678]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[1682] = \MODULE_7:g1:a0:gx:u0:eq_1\[1681]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[1705] = Net_1301_1[847]
Removing Lhs of wire MODIN12_1[1706] = Net_1301_1[847]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[1707] = Net_1301_0[848]
Removing Lhs of wire MODIN12_0[1708] = Net_1301_0[848]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[1709] = MODIN13_1[1710]
Removing Lhs of wire MODIN13_1[1710] = Net_1380_0[0]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[1711] = MODIN13_0[1712]
Removing Lhs of wire MODIN13_0[1712] = zero[16]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[1713] = Net_1301_1[847]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[1714] = Net_1301_0[848]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[1715] = Net_1380_0[0]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[1716] = zero[16]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[1717] = Net_1301_1[847]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[1718] = Net_1301_0[848]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[1719] = Net_1380_0[0]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[1720] = zero[16]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:aeqb_0\[1723] = Net_1380_0[0]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eq_0\[1724] = \MODULE_8:g1:a0:gx:u0:xnor_array_0\[1722]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eqi_0\[1726] = \MODULE_8:g1:a0:gx:u0:eq_1\[1725]
Removing Lhs of wire \Envelope_timer:TimerUDB:capture_last\\D\[1759] = zero[16]
Removing Lhs of wire \Envelope_timer:TimerUDB:tc_reg_i\\D\[1760] = \Envelope_timer:TimerUDB:status_tc\[517]
Removing Lhs of wire \Envelope_timer:TimerUDB:hwEnable_reg\\D\[1761] = \Envelope_timer:TimerUDB:run_mode\[515]
Removing Lhs of wire \Envelope_timer:TimerUDB:capture_out_reg_i\\D\[1762] = \Envelope_timer:TimerUDB:capt_fifo_load\[513]
Removing Lhs of wire \emFile:SPI0:BSPIM:so_send_reg\\D\[1763] = zero[16]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_reg\\D\[1770] = \emFile:SPI0:BSPIM:mosi_pre_reg\[676]
Removing Lhs of wire \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\[1772] = \emFile:SPI0:BSPIM:load_rx_data\[652]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_from_dp_reg\\D\[1773] = \emFile:SPI0:BSPIM:mosi_from_dp\[666]
Removing Lhs of wire \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\\D\[1777] = Net_138_0[782]
Removing Lhs of wire \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_1\\D\[1778] = \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\[781]
Removing Lhs of wire Net_3324_0D[1779] = zero[16]
Removing Lhs of wire Net_3323_0D[1781] = zero[16]
Removing Lhs of wire \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\\D\[1782] = Net_138_1[789]
Removing Lhs of wire \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_1\\D\[1783] = \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\[788]
Removing Lhs of wire Net_3324_1D[1784] = zero[16]
Removing Lhs of wire Net_3323_1D[1786] = zero[16]
Removing Lhs of wire \Envelope_counterEdge:last\\D\[1790] = Net_2240[959]
Removing Lhs of wire \PeriodEndFallEdge:last\\D\[1791] = Net_3106[776]
Removing Lhs of wire cydff_1D[1793] = Net_1521[955]
Removing Lhs of wire cydff_2D[1794] = Net_1455[1106]
Removing Lhs of wire cydff_3D[1795] = Net_1535[1111]

------------------------------------------------------
Aliased 0 equations, 528 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_1380_0' (cost = 0):
Net_1380_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Envelope_divider:count_0\);

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:s_0\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:s_0\ <= (not \Envelope_divider:count_0\);

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Envelope_counterval_0);

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:s_0\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:s_0\ <= (not Envelope_counterval_0);

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Envelope_timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1965' (cost = 0):
Net_1965 <= (not cy_srff_1);

Note:  Expanding virtual equation for '\emFile:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile:SPI0:BSPIM:load_rx_data\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_1396' (cost = 1):
Net_1396 <= ((not Net_1427 and Net_1255));

Note:  Expanding virtual equation for 'Net_1392' (cost = 1):
Net_1392 <= ((not Net_1393 and Voice_sync_2));

Note:  Expanding virtual equation for 'Net_2313' (cost = 1):
Net_2313 <= ((envelope_reset and cy_tff_1));

Note:  Expanding virtual equation for 'Net_1368' (cost = 1):
Net_1368 <= ((not Net_1369 and Net_1255));

Note:  Expanding virtual equation for 'Net_1364' (cost = 1):
Net_1364 <= ((not Net_1365 and Voice_sync_1));

Note:  Expanding virtual equation for 'Net_1826_4' (cost = 0):
Net_1826_4 <= (not Envelope_counterval_4);

Note:  Expanding virtual equation for 'Net_1826_3' (cost = 0):
Net_1826_3 <= (not Envelope_counterval_3);

Note:  Expanding virtual equation for 'Net_1826_2' (cost = 0):
Net_1826_2 <= (not Envelope_counterval_2);

Note:  Expanding virtual equation for 'Net_1826_1' (cost = 0):
Net_1826_1 <= (not Envelope_counterval_1);

Note:  Expanding virtual equation for 'Net_1826_0' (cost = 0):
Net_1826_0 <= (not Envelope_counterval_0);

Note:  Expanding virtual equation for 'Net_1261' (cost = 1):
Net_1261 <= ((not Net_1258 and Net_1255));

Note:  Expanding virtual equation for 'Net_1260' (cost = 1):
Net_1260 <= ((not Net_1247 and Voice_sync_0));

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_1301_0);

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:s_0\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:s_0\ <= (not Net_1301_0);

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_1301_1 and Net_1301_0));

Note:  Expanding virtual equation for 'Net_1825' (cost = 0):
Net_1825 <= (not cy_tff_1);

Note:  Expanding virtual equation for 'Envelope_nContinue' (cost = 0):
Envelope_nContinue <= (not Net_3245);

Note:  Expanding virtual equation for 'Net_2032' (cost = 1):
Net_2032 <= ((not Envelope_hold and Net_3245));

Note:  Expanding virtual equation for 'Net_3127' (cost = 3):
Net_3127 <= (not Net_3245
	OR Envelope_alternate);

Note:  Expanding virtual equation for 'Net_3205' (cost = 0):
Net_3205 <= (not Envelope_hold);

Note:  Expanding virtual equation for '\NoiseGenerator:enable_final\' (cost = 0):
\NoiseGenerator:enable_final\ <= (\NoiseGenerator:control_0\);

Note:  Expanding virtual equation for '\NoiseGenerator:ci\' (cost = 2):
\NoiseGenerator:ci\ <= ((not \NoiseGenerator:cs_addr_1\ and Net_1255)
	OR (\NoiseGenerator:cs_addr_1\ and \NoiseGenerator:sc_out_d_7\));

Note:  Expanding virtual equation for '\NoiseGenerator:save_so\' (cost = 0):
\NoiseGenerator:save_so\ <= (not \NoiseGenerator:cs_addr_0\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= (Envelope_counterval_4);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_3\ <= (Envelope_counterval_3);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= (Envelope_counterval_2);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= (Envelope_counterval_1);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= (Envelope_counterval_0);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_2\ <= ((Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_3\ <= ((Envelope_counterval_3 and Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_0\ <= (not Envelope_counterval_0);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_1\ <= (not Envelope_counterval_0
	OR not Envelope_counterval_1);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= (not Net_1301_1);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= (not Net_1301_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (not Net_1301_1);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (Net_1301_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= (Net_1301_1);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= (not Net_1301_0);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= (Net_1301_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= (not Net_1301_0);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Envelope_divider:count_1\ and \Envelope_divider:count_0\));

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:s_1\' (cost = 6):
\Envelope_divider:MODULE_1:g2:a0:s_1\ <= ((not \Envelope_divider:count_0\ and \Envelope_divider:count_1\)
	OR (not \Envelope_divider:count_1\ and \Envelope_divider:count_0\));

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\Envelope_divider:count_2\ and \Envelope_divider:count_1\ and \Envelope_divider:count_0\));

Note:  Expanding virtual equation for 'Net_2240' (cost = 1):
Net_2240 <= ((not cy_srff_1 and Net_2073));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:s_1\' (cost = 2):
\Envelope_counter:MODULE_2:g2:a0:s_1\ <= ((not Envelope_counterval_0 and Envelope_counterval_1)
	OR (not Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_2274' (cost = 1):
Net_2274 <= ((not cy_srff_1 and Net_2128));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_4\ <= ((Envelope_counterval_4 and Envelope_counterval_3 and Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for 'Net_1389' (cost = 10):
Net_1389 <= ((not Net_1393 and Voice_sync_2)
	OR (not Net_1427 and Net_1255));

Note:  Expanding virtual equation for 'Net_1159' (cost = 10):
Net_1159 <= ((not Net_1247 and Voice_sync_0)
	OR (not Net_1258 and Net_1255));

Note:  Expanding virtual equation for 'Net_1361' (cost = 10):
Net_1361 <= ((not Net_1365 and Voice_sync_1)
	OR (not Net_1369 and Net_1255));

Note:  Expanding virtual equation for 'Net_1857' (cost = 10):
Net_1857 <= ((not Net_3245 and cy_srff_1));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_1\ <= ((not Net_1301_1 and not Net_1301_0));

Note:  Expanding virtual equation for 'Net_1804' (cost = 2):
Net_1804 <= ((not cy_tff_1 and Net_2308)
	OR (not Net_2308 and cy_tff_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_1301_1 and Net_1301_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_1301_0 and Net_1301_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not Net_1301_0 and Net_1301_1));

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:s_1\' (cost = 2):
\VoicesOut_Counter:MODULE_3:g2:a0:s_1\ <= ((not Net_1301_0 and Net_1301_1)
	OR (not Net_1301_1 and Net_1301_0));

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_3144' (cost = 4):
Net_3144 <= ((not Envelope_hold and Net_3245)
	OR envelope_reset);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:s_2\' (cost = 9):
\Envelope_divider:MODULE_1:g2:a0:s_2\ <= ((not \Envelope_divider:count_1\ and \Envelope_divider:count_2\)
	OR (not \Envelope_divider:count_0\ and \Envelope_divider:count_2\)
	OR (not \Envelope_divider:count_2\ and \Envelope_divider:count_1\ and \Envelope_divider:count_0\));

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal Net_2226 with ( cost: 100 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_2226 <= ((not \Envelope_counterEdge:last\ and not cy_srff_1 and Net_2073));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:s_2\' (cost = 3):
\Envelope_counter:MODULE_2:g2:a0:s_2\ <= ((not Envelope_counterval_1 and Envelope_counterval_2)
	OR (not Envelope_counterval_0 and Envelope_counterval_2)
	OR (not Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_timer:TimerUDB:run_mode\' (cost = 2):
\Envelope_timer:TimerUDB:run_mode\ <= ((not cy_srff_1 and Net_2128 and \Envelope_timer:TimerUDB:control_7\));

Note:  Expanding virtual equation for 'Net_3106' (cost = 6):
Net_3106 <= ((Envelope_counterval_4 and Envelope_counterval_3 and Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Virtual signal Net_1673 with ( cost: 150 or cost_inv: 3)  > 90 or with size: 3 > 102 has been made a (soft) node.
Net_1673 <= ((not cy_tff_1 and Net_2308)
	OR (not Net_2308 and Envelope_alternate and cy_tff_1)
	OR (not Envelope_alternate and Net_2308));

Note:  Expanding virtual equation for 'Net_3107' (cost = 30):
Net_3107 <= ((not Envelope_counterval_4 and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_3 and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_2 and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_1 and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_0 and \PeriodEndFallEdge:last\));

Note:  Expanding virtual equation for 'Net_1557' (cost = 6):
Net_1557 <= ((not Net_1301_0 and Net_1301_1));

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_3111' (cost = 22):
Net_3111 <= ((not Envelope_alternate and Net_3245 and Envelope_counterval_4 and Envelope_counterval_3 and Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0)
	OR (not Net_3245 and not Envelope_counterval_4 and \PeriodEndFallEdge:last\)
	OR (not Net_3245 and not Envelope_counterval_3 and \PeriodEndFallEdge:last\)
	OR (not Net_3245 and not Envelope_counterval_2 and \PeriodEndFallEdge:last\)
	OR (not Net_3245 and not Envelope_counterval_1 and \PeriodEndFallEdge:last\)
	OR (not Net_3245 and not Envelope_counterval_0 and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_4 and Envelope_alternate and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_3 and Envelope_alternate and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_2 and Envelope_alternate and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_1 and Envelope_alternate and \PeriodEndFallEdge:last\)
	OR (not Envelope_counterval_0 and Envelope_alternate and \PeriodEndFallEdge:last\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Envelope_counterval_3 and Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:s_3\' (cost = 4):
\Envelope_counter:MODULE_2:g2:a0:s_3\ <= ((not Envelope_counterval_2 and Envelope_counterval_3)
	OR (not Envelope_counterval_1 and Envelope_counterval_3)
	OR (not Envelope_counterval_0 and Envelope_counterval_3)
	OR (not Envelope_counterval_3 and Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Envelope_counterval_4 and Envelope_counterval_3 and Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\Envelope_timer:TimerUDB:timer_enable\' (cost = 1):
\Envelope_timer:TimerUDB:timer_enable\ <= ((not cy_srff_1 and Net_2128 and \Envelope_timer:TimerUDB:control_7\));

Note:  Expanding virtual equation for 'Net_1850_4' (cost = 4):
Net_1850_4 <= ((not Envelope_counterval_4 and not Net_1673)
	OR (Envelope_counterval_4 and Net_1673));

Note:  Expanding virtual equation for 'Net_1850_3' (cost = 4):
Net_1850_3 <= ((not Envelope_counterval_3 and not Net_1673)
	OR (Envelope_counterval_3 and Net_1673));

Note:  Expanding virtual equation for 'Net_1850_2' (cost = 4):
Net_1850_2 <= ((not Envelope_counterval_2 and not Net_1673)
	OR (Envelope_counterval_2 and Net_1673));

Note:  Expanding virtual equation for 'Net_1850_1' (cost = 4):
Net_1850_1 <= ((not Envelope_counterval_1 and not Net_1673)
	OR (Envelope_counterval_1 and Net_1673));

Note:  Expanding virtual equation for 'Net_1850_0' (cost = 4):
Net_1850_0 <= ((not Envelope_counterval_0 and not Net_1673)
	OR (Envelope_counterval_0 and Net_1673));

Note:  Expanding virtual equation for 'Net_3199' (cost = 5):
Net_3199 <= ((not Envelope_hold and not Envelope_counterval_4 and \PeriodEndFallEdge:last\)
	OR (not Envelope_hold and not Envelope_counterval_3 and \PeriodEndFallEdge:last\)
	OR (not Envelope_hold and not Envelope_counterval_2 and \PeriodEndFallEdge:last\)
	OR (not Envelope_hold and not Envelope_counterval_1 and \PeriodEndFallEdge:last\)
	OR (not Envelope_hold and not Envelope_counterval_0 and \PeriodEndFallEdge:last\));

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:s_4\' (cost = 5):
\Envelope_counter:MODULE_2:g2:a0:s_4\ <= ((not Envelope_counterval_3 and Envelope_counterval_4)
	OR (not Envelope_counterval_2 and Envelope_counterval_4)
	OR (not Envelope_counterval_1 and Envelope_counterval_4)
	OR (not Envelope_counterval_0 and Envelope_counterval_4)
	OR (not Envelope_counterval_4 and Envelope_counterval_3 and Envelope_counterval_2 and Envelope_counterval_1 and Envelope_counterval_0));

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for 'Envelope_4' (cost = 36):
Envelope_4 <= ((not Envelope_counterval_4 and not Net_1673 and not cy_srff_1)
	OR (not cy_srff_1 and Envelope_counterval_4 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1673 and Net_3245)
	OR (Net_3245 and Envelope_counterval_4 and Net_1673));

Note:  Expanding virtual equation for 'Envelope_3' (cost = 36):
Envelope_3 <= ((not Envelope_counterval_3 and not Net_1673 and not cy_srff_1)
	OR (not cy_srff_1 and Envelope_counterval_3 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1673 and Net_3245)
	OR (Net_3245 and Envelope_counterval_3 and Net_1673));

Note:  Expanding virtual equation for 'Envelope_2' (cost = 36):
Envelope_2 <= ((not Envelope_counterval_2 and not Net_1673 and not cy_srff_1)
	OR (not cy_srff_1 and Envelope_counterval_2 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1673 and Net_3245)
	OR (Net_3245 and Envelope_counterval_2 and Net_1673));

Note:  Expanding virtual equation for 'Envelope_1' (cost = 36):
Envelope_1 <= ((not Envelope_counterval_1 and not Net_1673 and not cy_srff_1)
	OR (not cy_srff_1 and Envelope_counterval_1 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1673 and Net_3245)
	OR (Net_3245 and Envelope_counterval_1 and Net_1673));

Note:  Expanding virtual equation for 'Envelope_0' (cost = 36):
Envelope_0 <= ((not Envelope_counterval_0 and not Net_1673 and not cy_srff_1)
	OR (not cy_srff_1 and Envelope_counterval_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1673 and Net_3245)
	OR (Net_3245 and Envelope_counterval_0 and Net_1673));

Note:  Expanding virtual equation for 'Net_2282' (cost = 12):
Net_2282 <= ((not Envelope_hold and not Envelope_counterval_4 and \PeriodEndFallEdge:last\)
	OR (not Envelope_hold and not Envelope_counterval_3 and \PeriodEndFallEdge:last\)
	OR (not Envelope_hold and not Envelope_counterval_2 and \PeriodEndFallEdge:last\)
	OR (not Envelope_hold and not Envelope_counterval_1 and \PeriodEndFallEdge:last\)
	OR (not Envelope_hold and not Envelope_counterval_0 and \PeriodEndFallEdge:last\)
	OR (envelope_reset and cy_tff_1));

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1132_4' (cost = 10):
Net_1132_4 <= ((not Net_1199 and Net_3334_4)
	OR (not Envelope_counterval_4 and not Net_1673 and not cy_srff_1 and Net_1199)
	OR (not cy_srff_1 and Envelope_counterval_4 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_4 and not Net_1673 and Net_3245 and Net_1199)
	OR (Net_3245 and Envelope_counterval_4 and Net_1673 and Net_1199));

Note:  Expanding virtual equation for 'Net_1360_4' (cost = 10):
Net_1360_4 <= ((not Net_1353 and Net_1352_4)
	OR (not Envelope_counterval_4 and not Net_1673 and not cy_srff_1 and Net_1353)
	OR (not cy_srff_1 and Envelope_counterval_4 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1673 and Net_3245 and Net_1353)
	OR (Net_3245 and Envelope_counterval_4 and Net_1353 and Net_1673));

Note:  Expanding virtual equation for 'Net_1388_4' (cost = 10):
Net_1388_4 <= ((not Envelope_counterval_4 and not Net_1673 and not cy_srff_1 and Net_1381)
	OR (not cy_srff_1 and Envelope_counterval_4 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1673 and Net_3245 and Net_1381)
	OR (Net_3245 and Envelope_counterval_4 and Net_1381 and Net_1673)
	OR (not Net_1381 and Net_1380_4));

Note:  Expanding virtual equation for 'Net_1132_3' (cost = 10):
Net_1132_3 <= ((not Net_1199 and Net_3334_3)
	OR (not Envelope_counterval_3 and not Net_1673 and not cy_srff_1 and Net_1199)
	OR (not cy_srff_1 and Envelope_counterval_3 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_3 and not Net_1673 and Net_3245 and Net_1199)
	OR (Net_3245 and Envelope_counterval_3 and Net_1673 and Net_1199));

Note:  Expanding virtual equation for 'Net_1360_3' (cost = 10):
Net_1360_3 <= ((not Net_1353 and Net_1352_3)
	OR (not Envelope_counterval_3 and not Net_1673 and not cy_srff_1 and Net_1353)
	OR (not cy_srff_1 and Envelope_counterval_3 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1673 and Net_3245 and Net_1353)
	OR (Net_3245 and Envelope_counterval_3 and Net_1353 and Net_1673));

Note:  Expanding virtual equation for 'Net_1388_3' (cost = 10):
Net_1388_3 <= ((not Envelope_counterval_3 and not Net_1673 and not cy_srff_1 and Net_1381)
	OR (not cy_srff_1 and Envelope_counterval_3 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1673 and Net_3245 and Net_1381)
	OR (Net_3245 and Envelope_counterval_3 and Net_1381 and Net_1673)
	OR (not Net_1381 and Net_1380_3));

Note:  Expanding virtual equation for 'Net_1132_2' (cost = 10):
Net_1132_2 <= ((not Net_1199 and Net_3334_2)
	OR (not Envelope_counterval_2 and not Net_1673 and not cy_srff_1 and Net_1199)
	OR (not cy_srff_1 and Envelope_counterval_2 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_2 and not Net_1673 and Net_3245 and Net_1199)
	OR (Net_3245 and Envelope_counterval_2 and Net_1673 and Net_1199));

Note:  Expanding virtual equation for 'Net_1360_2' (cost = 10):
Net_1360_2 <= ((not Net_1353 and Net_1352_2)
	OR (not Envelope_counterval_2 and not Net_1673 and not cy_srff_1 and Net_1353)
	OR (not cy_srff_1 and Envelope_counterval_2 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1673 and Net_3245 and Net_1353)
	OR (Net_3245 and Envelope_counterval_2 and Net_1353 and Net_1673));

Note:  Expanding virtual equation for 'Net_1388_2' (cost = 10):
Net_1388_2 <= ((not Envelope_counterval_2 and not Net_1673 and not cy_srff_1 and Net_1381)
	OR (not cy_srff_1 and Envelope_counterval_2 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1673 and Net_3245 and Net_1381)
	OR (Net_3245 and Envelope_counterval_2 and Net_1381 and Net_1673)
	OR (not Net_1381 and Net_1380_2));

Note:  Expanding virtual equation for 'Net_1132_1' (cost = 10):
Net_1132_1 <= ((not Net_1199 and Net_3334_1)
	OR (not Envelope_counterval_1 and not Net_1673 and not cy_srff_1 and Net_1199)
	OR (not cy_srff_1 and Envelope_counterval_1 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_1 and not Net_1673 and Net_3245 and Net_1199)
	OR (Net_3245 and Envelope_counterval_1 and Net_1673 and Net_1199));

Note:  Expanding virtual equation for 'Net_1360_1' (cost = 10):
Net_1360_1 <= ((not Net_1353 and Net_1352_1)
	OR (not Envelope_counterval_1 and not Net_1673 and not cy_srff_1 and Net_1353)
	OR (not cy_srff_1 and Envelope_counterval_1 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1673 and Net_3245 and Net_1353)
	OR (Net_3245 and Envelope_counterval_1 and Net_1353 and Net_1673));

Note:  Expanding virtual equation for 'Net_1388_1' (cost = 10):
Net_1388_1 <= ((not Envelope_counterval_1 and not Net_1673 and not cy_srff_1 and Net_1381)
	OR (not cy_srff_1 and Envelope_counterval_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1673 and Net_3245 and Net_1381)
	OR (Net_3245 and Envelope_counterval_1 and Net_1381 and Net_1673)
	OR (not Net_1381 and Net_1380_1));

Note:  Expanding virtual equation for 'Net_1132_0' (cost = 10):
Net_1132_0 <= (not Net_1199
	OR (not Envelope_counterval_0 and not Net_1673 and not cy_srff_1)
	OR (not cy_srff_1 and Envelope_counterval_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1673 and Net_3245)
	OR (Net_3245 and Envelope_counterval_0 and Net_1673));

Note:  Expanding virtual equation for 'Net_1360_0' (cost = 10):
Net_1360_0 <= (not Net_1353
	OR (not Envelope_counterval_0 and not Net_1673 and not cy_srff_1)
	OR (not cy_srff_1 and Envelope_counterval_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1673 and Net_3245)
	OR (Net_3245 and Envelope_counterval_0 and Net_1673));

Note:  Expanding virtual equation for 'Net_1388_0' (cost = 10):
Net_1388_0 <= ((not Envelope_counterval_0 and not Net_1673 and not cy_srff_1)
	OR (not cy_srff_1 and Envelope_counterval_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1673 and Net_3245)
	OR (Net_3245 and Envelope_counterval_0 and Net_1673)
	OR not Net_1381);

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for 'VoiceA_value_4' (cost = 10):
VoiceA_value_4 <= ((not Net_1247 and not Net_1199 and Voice_sync_0 and Net_3334_4)
	OR (not Envelope_counterval_4 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0 and Net_1199)
	OR (not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_4 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_4 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245 and Net_1199)
	OR (not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_4 and Net_1673 and Net_1199)
	OR (not Net_1258 and not Net_1199 and Net_1255 and Net_3334_4)
	OR (not Envelope_counterval_4 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1199)
	OR (not Net_1258 and not cy_srff_1 and Envelope_counterval_4 and Net_1255 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_4 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255 and Net_1199)
	OR (not Net_1258 and Net_3245 and Envelope_counterval_4 and Net_1255 and Net_1673 and Net_1199));

Note:  Expanding virtual equation for 'VoiceB_value_4' (cost = 10):
VoiceB_value_4 <= ((not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1352_4)
	OR (not Envelope_counterval_4 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1353)
	OR (not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_4 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1353)
	OR (not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_4 and Net_1353 and Net_1673)
	OR (not Net_1369 and not Net_1353 and Net_1255 and Net_1352_4)
	OR (not Envelope_counterval_4 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1353)
	OR (not Net_1369 and not cy_srff_1 and Envelope_counterval_4 and Net_1255 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1353)
	OR (not Net_1369 and Net_3245 and Envelope_counterval_4 and Net_1255 and Net_1353 and Net_1673));

Note:  Expanding virtual equation for 'VoiceC_value_4' (cost = 10):
VoiceC_value_4 <= ((not Envelope_counterval_4 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1381)
	OR (not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_4 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1381)
	OR (not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_4 and Net_1381 and Net_1673)
	OR (not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1380_4)
	OR (not Envelope_counterval_4 and not Net_1427 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1381)
	OR (not Net_1427 and not cy_srff_1 and Envelope_counterval_4 and Net_1255 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1427 and not Net_1673 and Net_3245 and Net_1255 and Net_1381)
	OR (not Net_1427 and Net_3245 and Envelope_counterval_4 and Net_1255 and Net_1381 and Net_1673)
	OR (not Net_1427 and not Net_1381 and Net_1255 and Net_1380_4));

Note:  Expanding virtual equation for 'VoiceA_value_3' (cost = 10):
VoiceA_value_3 <= ((not Net_1247 and not Net_1199 and Voice_sync_0 and Net_3334_3)
	OR (not Envelope_counterval_3 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0 and Net_1199)
	OR (not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_3 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_3 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245 and Net_1199)
	OR (not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_3 and Net_1673 and Net_1199)
	OR (not Net_1258 and not Net_1199 and Net_1255 and Net_3334_3)
	OR (not Envelope_counterval_3 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1199)
	OR (not Net_1258 and not cy_srff_1 and Envelope_counterval_3 and Net_1255 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_3 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255 and Net_1199)
	OR (not Net_1258 and Net_3245 and Envelope_counterval_3 and Net_1255 and Net_1673 and Net_1199));

Note:  Expanding virtual equation for 'VoiceB_value_3' (cost = 10):
VoiceB_value_3 <= ((not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1352_3)
	OR (not Envelope_counterval_3 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1353)
	OR (not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_3 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1353)
	OR (not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_3 and Net_1353 and Net_1673)
	OR (not Net_1369 and not Net_1353 and Net_1255 and Net_1352_3)
	OR (not Envelope_counterval_3 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1353)
	OR (not Net_1369 and not cy_srff_1 and Envelope_counterval_3 and Net_1255 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1353)
	OR (not Net_1369 and Net_3245 and Envelope_counterval_3 and Net_1255 and Net_1353 and Net_1673));

Note:  Expanding virtual equation for 'VoiceC_value_3' (cost = 10):
VoiceC_value_3 <= ((not Envelope_counterval_3 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1381)
	OR (not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_3 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1381)
	OR (not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_3 and Net_1381 and Net_1673)
	OR (not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1380_3)
	OR (not Envelope_counterval_3 and not Net_1427 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1381)
	OR (not Net_1427 and not cy_srff_1 and Envelope_counterval_3 and Net_1255 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1427 and not Net_1673 and Net_3245 and Net_1255 and Net_1381)
	OR (not Net_1427 and Net_3245 and Envelope_counterval_3 and Net_1255 and Net_1381 and Net_1673)
	OR (not Net_1427 and not Net_1381 and Net_1255 and Net_1380_3));

Note:  Expanding virtual equation for 'VoiceA_value_2' (cost = 10):
VoiceA_value_2 <= ((not Net_1247 and not Net_1199 and Voice_sync_0 and Net_3334_2)
	OR (not Envelope_counterval_2 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0 and Net_1199)
	OR (not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_2 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_2 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245 and Net_1199)
	OR (not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_2 and Net_1673 and Net_1199)
	OR (not Net_1258 and not Net_1199 and Net_1255 and Net_3334_2)
	OR (not Envelope_counterval_2 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1199)
	OR (not Net_1258 and not cy_srff_1 and Envelope_counterval_2 and Net_1255 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_2 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255 and Net_1199)
	OR (not Net_1258 and Net_3245 and Envelope_counterval_2 and Net_1255 and Net_1673 and Net_1199));

Note:  Expanding virtual equation for 'VoiceB_value_2' (cost = 10):
VoiceB_value_2 <= ((not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1352_2)
	OR (not Envelope_counterval_2 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1353)
	OR (not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_2 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1353)
	OR (not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_2 and Net_1353 and Net_1673)
	OR (not Net_1369 and not Net_1353 and Net_1255 and Net_1352_2)
	OR (not Envelope_counterval_2 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1353)
	OR (not Net_1369 and not cy_srff_1 and Envelope_counterval_2 and Net_1255 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1353)
	OR (not Net_1369 and Net_3245 and Envelope_counterval_2 and Net_1255 and Net_1353 and Net_1673));

Note:  Expanding virtual equation for 'VoiceC_value_2' (cost = 10):
VoiceC_value_2 <= ((not Envelope_counterval_2 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1381)
	OR (not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_2 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1381)
	OR (not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_2 and Net_1381 and Net_1673)
	OR (not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1380_2)
	OR (not Envelope_counterval_2 and not Net_1427 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1381)
	OR (not Net_1427 and not cy_srff_1 and Envelope_counterval_2 and Net_1255 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1427 and not Net_1673 and Net_3245 and Net_1255 and Net_1381)
	OR (not Net_1427 and Net_3245 and Envelope_counterval_2 and Net_1255 and Net_1381 and Net_1673)
	OR (not Net_1427 and not Net_1381 and Net_1255 and Net_1380_2));

Note:  Expanding virtual equation for 'VoiceA_value_1' (cost = 10):
VoiceA_value_1 <= ((not Net_1247 and not Net_1199 and Voice_sync_0 and Net_3334_1)
	OR (not Envelope_counterval_1 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0 and Net_1199)
	OR (not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_1 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_1 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245 and Net_1199)
	OR (not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_1 and Net_1673 and Net_1199)
	OR (not Net_1258 and not Net_1199 and Net_1255 and Net_3334_1)
	OR (not Envelope_counterval_1 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1199)
	OR (not Net_1258 and not cy_srff_1 and Envelope_counterval_1 and Net_1255 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_1 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255 and Net_1199)
	OR (not Net_1258 and Net_3245 and Envelope_counterval_1 and Net_1255 and Net_1673 and Net_1199));

Note:  Expanding virtual equation for 'VoiceB_value_1' (cost = 10):
VoiceB_value_1 <= ((not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1352_1)
	OR (not Envelope_counterval_1 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1353)
	OR (not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_1 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1353)
	OR (not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_1 and Net_1353 and Net_1673)
	OR (not Net_1369 and not Net_1353 and Net_1255 and Net_1352_1)
	OR (not Envelope_counterval_1 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1353)
	OR (not Net_1369 and not cy_srff_1 and Envelope_counterval_1 and Net_1255 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1353)
	OR (not Net_1369 and Net_3245 and Envelope_counterval_1 and Net_1255 and Net_1353 and Net_1673));

Note:  Expanding virtual equation for 'VoiceC_value_1' (cost = 10):
VoiceC_value_1 <= ((not Envelope_counterval_1 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1381)
	OR (not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1381)
	OR (not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_1 and Net_1381 and Net_1673)
	OR (not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1380_1)
	OR (not Envelope_counterval_1 and not Net_1427 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1381)
	OR (not Net_1427 and not cy_srff_1 and Envelope_counterval_1 and Net_1255 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1427 and not Net_1673 and Net_3245 and Net_1255 and Net_1381)
	OR (not Net_1427 and Net_3245 and Envelope_counterval_1 and Net_1255 and Net_1381 and Net_1673)
	OR (not Net_1427 and not Net_1381 and Net_1255 and Net_1380_1));

Note:  Expanding virtual equation for 'VoiceA_value_0' (cost = 10):
VoiceA_value_0 <= ((not Net_1247 and not Net_1199 and Voice_sync_0)
	OR (not Envelope_counterval_0 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0)
	OR (not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245)
	OR (not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_0 and Net_1673)
	OR (not Net_1258 and not Net_1199 and Net_1255)
	OR (not Envelope_counterval_0 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255)
	OR (not Net_1258 and not cy_srff_1 and Envelope_counterval_0 and Net_1255 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255)
	OR (not Net_1258 and Net_3245 and Envelope_counterval_0 and Net_1255 and Net_1673));

Note:  Expanding virtual equation for 'VoiceB_value_0' (cost = 10):
VoiceB_value_0 <= ((not Net_1365 and not Net_1353 and Voice_sync_1)
	OR (not Envelope_counterval_0 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1)
	OR (not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245)
	OR (not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_0 and Net_1673)
	OR (not Net_1369 and not Net_1353 and Net_1255)
	OR (not Envelope_counterval_0 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255)
	OR (not Net_1369 and not cy_srff_1 and Envelope_counterval_0 and Net_1255 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255)
	OR (not Net_1369 and Net_3245 and Envelope_counterval_0 and Net_1255 and Net_1673));

Note:  Expanding virtual equation for 'VoiceC_value_0' (cost = 10):
VoiceC_value_0 <= ((not Envelope_counterval_0 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2)
	OR (not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245)
	OR (not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_0 and Net_1673)
	OR (not Net_1393 and not Net_1381 and Voice_sync_2)
	OR (not Envelope_counterval_0 and not Net_1427 and not Net_1673 and not cy_srff_1 and Net_1255)
	OR (not Net_1427 and not cy_srff_1 and Envelope_counterval_0 and Net_1255 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1427 and not Net_1673 and Net_3245 and Net_1255)
	OR (not Net_1427 and Net_3245 and Envelope_counterval_0 and Net_1255 and Net_1673)
	OR (not Net_1427 and not Net_1381 and Net_1255));

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Virtual signal Net_3348_4 with ( cost: 222 or cost_inv: 54)  > 90 or with size: 30 > 102 has been made a (soft) node.
Net_3348_4 <= ((not Envelope_counterval_4 and not Net_1301_0 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1301_1 and Net_1381)
	OR (not Net_1301_0 and not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_4 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1301_0 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1301_1 and Net_1381)
	OR (not Net_1301_0 and not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_4 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Net_1301_0 and not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1301_1 and Net_1380_4)
	OR (not Envelope_counterval_4 and not Net_1427 and not Net_1301_0 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_1 and Net_1381)
	OR (not Net_1427 and not Net_1301_0 and not cy_srff_1 and Envelope_counterval_4 and Net_1255 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1427 and not Net_1301_0 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_1 and Net_1381)
	OR (not Net_1427 and not Net_1301_0 and Net_3245 and Envelope_counterval_4 and Net_1255 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Net_1427 and not Net_1301_0 and not Net_1381 and Net_1255 and Net_1301_1 and Net_1380_4)
	OR (not Net_1301_1 and not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1301_0 and Net_1352_4)
	OR (not Envelope_counterval_4 and not Net_1301_1 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_4 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1301_1 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_4 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Net_1301_1 and not Net_1369 and not Net_1353 and Net_1255 and Net_1301_0 and Net_1352_4)
	OR (not Envelope_counterval_4 and not Net_1301_1 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1369 and not cy_srff_1 and Envelope_counterval_4 and Net_1255 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_4 and not Net_1301_1 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1369 and Net_3245 and Envelope_counterval_4 and Net_1255 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1199 and Voice_sync_0 and Net_3334_4)
	OR (not Envelope_counterval_4 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_4 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_4 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_4 and Net_1673 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1199 and Net_1255 and Net_3334_4)
	OR (not Envelope_counterval_4 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not cy_srff_1 and Envelope_counterval_4 and Net_1255 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_4 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and Net_3245 and Envelope_counterval_4 and Net_1255 and Net_1673 and Net_1199));

Note:  Virtual signal Net_3348_3 with ( cost: 312 or cost_inv: 54)  > 90 or with size: 30 > 102 has been made a (soft) node.
Net_3348_3 <= ((not Envelope_counterval_3 and not Net_1301_0 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1301_1 and Net_1381)
	OR (not Net_1301_0 and not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_3 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1301_0 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1301_1 and Net_1381)
	OR (not Net_1301_0 and not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_3 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Net_1301_0 and not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1301_1 and Net_1380_3)
	OR (not Envelope_counterval_3 and not Net_1427 and not Net_1301_0 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_1 and Net_1381)
	OR (not Net_1427 and not Net_1301_0 and not cy_srff_1 and Envelope_counterval_3 and Net_1255 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1427 and not Net_1301_0 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_1 and Net_1381)
	OR (not Net_1427 and not Net_1301_0 and Net_3245 and Envelope_counterval_3 and Net_1255 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Net_1427 and not Net_1301_0 and not Net_1381 and Net_1255 and Net_1301_1 and Net_1380_3)
	OR (not Net_1301_1 and not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1301_0 and Net_1352_3)
	OR (not Envelope_counterval_3 and not Net_1301_1 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_3 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1301_1 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_3 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Net_1301_1 and not Net_1369 and not Net_1353 and Net_1255 and Net_1301_0 and Net_1352_3)
	OR (not Envelope_counterval_3 and not Net_1301_1 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1369 and not cy_srff_1 and Envelope_counterval_3 and Net_1255 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_3 and not Net_1301_1 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1369 and Net_3245 and Envelope_counterval_3 and Net_1255 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1199 and Voice_sync_0 and Net_3334_3)
	OR (not Envelope_counterval_3 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_3 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_3 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_3 and Net_1673 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1199 and Net_1255 and Net_3334_3)
	OR (not Envelope_counterval_3 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not cy_srff_1 and Envelope_counterval_3 and Net_1255 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_3 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and Net_3245 and Envelope_counterval_3 and Net_1255 and Net_1673 and Net_1199));

Note:  Virtual signal Net_3348_2 with ( cost: 252 or cost_inv: 54)  > 90 or with size: 30 > 102 has been made a (soft) node.
Net_3348_2 <= ((not Envelope_counterval_2 and not Net_1301_0 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1301_1 and Net_1381)
	OR (not Net_1301_0 and not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_2 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1301_0 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1301_1 and Net_1381)
	OR (not Net_1301_0 and not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_2 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Net_1301_0 and not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1301_1 and Net_1380_2)
	OR (not Envelope_counterval_2 and not Net_1427 and not Net_1301_0 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_1 and Net_1381)
	OR (not Net_1427 and not Net_1301_0 and not cy_srff_1 and Envelope_counterval_2 and Net_1255 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1427 and not Net_1301_0 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_1 and Net_1381)
	OR (not Net_1427 and not Net_1301_0 and Net_3245 and Envelope_counterval_2 and Net_1255 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Net_1427 and not Net_1301_0 and not Net_1381 and Net_1255 and Net_1301_1 and Net_1380_2)
	OR (not Net_1301_1 and not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1301_0 and Net_1352_2)
	OR (not Envelope_counterval_2 and not Net_1301_1 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_2 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1301_1 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_2 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Net_1301_1 and not Net_1369 and not Net_1353 and Net_1255 and Net_1301_0 and Net_1352_2)
	OR (not Envelope_counterval_2 and not Net_1301_1 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1369 and not cy_srff_1 and Envelope_counterval_2 and Net_1255 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_2 and not Net_1301_1 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1369 and Net_3245 and Envelope_counterval_2 and Net_1255 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1199 and Voice_sync_0 and Net_3334_2)
	OR (not Envelope_counterval_2 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_2 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_2 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_2 and Net_1673 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1199 and Net_1255 and Net_3334_2)
	OR (not Envelope_counterval_2 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not cy_srff_1 and Envelope_counterval_2 and Net_1255 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_2 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and Net_3245 and Envelope_counterval_2 and Net_1255 and Net_1673 and Net_1199));

Note:  Virtual signal Net_3348_1 with ( cost: 282 or cost_inv: 54)  > 90 or with size: 30 > 102 has been made a (soft) node.
Net_3348_1 <= ((not Envelope_counterval_1 and not Net_1301_0 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1301_1 and Net_1381)
	OR (not Net_1301_0 and not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_1 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1301_0 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1301_1 and Net_1381)
	OR (not Net_1301_0 and not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_1 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Net_1301_0 and not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1301_1 and Net_1380_1)
	OR (not Envelope_counterval_1 and not Net_1427 and not Net_1301_0 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_1 and Net_1381)
	OR (not Net_1427 and not Net_1301_0 and not cy_srff_1 and Envelope_counterval_1 and Net_1255 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1427 and not Net_1301_0 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_1 and Net_1381)
	OR (not Net_1427 and not Net_1301_0 and Net_3245 and Envelope_counterval_1 and Net_1255 and Net_1301_1 and Net_1381 and Net_1673)
	OR (not Net_1427 and not Net_1301_0 and not Net_1381 and Net_1255 and Net_1301_1 and Net_1380_1)
	OR (not Net_1301_1 and not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1301_0 and Net_1352_1)
	OR (not Envelope_counterval_1 and not Net_1301_1 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_1 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1301_1 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_1 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Net_1301_1 and not Net_1369 and not Net_1353 and Net_1255 and Net_1301_0 and Net_1352_1)
	OR (not Envelope_counterval_1 and not Net_1301_1 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1369 and not cy_srff_1 and Envelope_counterval_1 and Net_1255 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Envelope_counterval_1 and not Net_1301_1 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_0 and Net_1353)
	OR (not Net_1301_1 and not Net_1369 and Net_3245 and Envelope_counterval_1 and Net_1255 and Net_1301_0 and Net_1353 and Net_1673)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1199 and Voice_sync_0 and Net_3334_1)
	OR (not Envelope_counterval_1 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_1 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_1 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_1 and Net_1673 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1199 and Net_1255 and Net_3334_1)
	OR (not Envelope_counterval_1 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not cy_srff_1 and Envelope_counterval_1 and Net_1255 and Net_1673 and Net_1199)
	OR (not Envelope_counterval_1 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255 and Net_1199)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and Net_3245 and Envelope_counterval_1 and Net_1255 and Net_1673 and Net_1199));

Note:  Virtual signal Net_3348_0 with ( cost: 178 or cost_inv: 22)  > 90 or with size: 30 > 102 has been made a (soft) node.
Net_3348_0 <= ((not Envelope_counterval_0 and not Net_1301_0 and not Net_1393 and not Net_1673 and not cy_srff_1 and Voice_sync_2 and Net_1301_1)
	OR (not Net_1301_0 and not Net_1393 and not cy_srff_1 and Voice_sync_2 and Envelope_counterval_0 and Net_1301_1 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1301_0 and not Net_1393 and not Net_1673 and Voice_sync_2 and Net_3245 and Net_1301_1)
	OR (not Net_1301_0 and not Net_1393 and Voice_sync_2 and Net_3245 and Envelope_counterval_0 and Net_1301_1 and Net_1673)
	OR (not Net_1301_0 and not Net_1393 and not Net_1381 and Voice_sync_2 and Net_1301_1)
	OR (not Envelope_counterval_0 and not Net_1427 and not Net_1301_0 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_1)
	OR (not Net_1427 and not Net_1301_0 and not cy_srff_1 and Envelope_counterval_0 and Net_1255 and Net_1301_1 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1427 and not Net_1301_0 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_1)
	OR (not Net_1427 and not Net_1301_0 and Net_3245 and Envelope_counterval_0 and Net_1255 and Net_1301_1 and Net_1673)
	OR (not Net_1427 and not Net_1301_0 and not Net_1381 and Net_1255 and Net_1301_1)
	OR (not Net_1301_1 and not Net_1365 and not Net_1353 and Voice_sync_1 and Net_1301_0)
	OR (not Envelope_counterval_0 and not Net_1301_1 and not Net_1365 and not Net_1673 and not cy_srff_1 and Voice_sync_1 and Net_1301_0)
	OR (not Net_1301_1 and not Net_1365 and not cy_srff_1 and Voice_sync_1 and Envelope_counterval_0 and Net_1301_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1301_1 and not Net_1365 and not Net_1673 and Voice_sync_1 and Net_3245 and Net_1301_0)
	OR (not Net_1301_1 and not Net_1365 and Voice_sync_1 and Net_3245 and Envelope_counterval_0 and Net_1301_0 and Net_1673)
	OR (not Net_1301_1 and not Net_1369 and not Net_1353 and Net_1255 and Net_1301_0)
	OR (not Envelope_counterval_0 and not Net_1301_1 and not Net_1369 and not Net_1673 and not cy_srff_1 and Net_1255 and Net_1301_0)
	OR (not Net_1301_1 and not Net_1369 and not cy_srff_1 and Envelope_counterval_0 and Net_1255 and Net_1301_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1301_1 and not Net_1369 and not Net_1673 and Net_3245 and Net_1255 and Net_1301_0)
	OR (not Net_1301_1 and not Net_1369 and Net_3245 and Envelope_counterval_0 and Net_1255 and Net_1301_0 and Net_1673)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1199 and Voice_sync_0)
	OR (not Envelope_counterval_0 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and not cy_srff_1 and Voice_sync_0)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and not cy_srff_1 and Voice_sync_0 and Envelope_counterval_0 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1301_1 and not Net_1301_0 and not Net_1247 and not Net_1673 and Voice_sync_0 and Net_3245)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1247 and Voice_sync_0 and Net_3245 and Envelope_counterval_0 and Net_1673)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1199 and Net_1255)
	OR (not Envelope_counterval_0 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and not cy_srff_1 and Net_1255)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and not cy_srff_1 and Envelope_counterval_0 and Net_1255 and Net_1673)
	OR (not Envelope_counterval_0 and not Net_1301_1 and not Net_1301_0 and not Net_1258 and not Net_1673 and Net_3245 and Net_1255)
	OR (not Net_1301_1 and not Net_1301_0 and not Net_1258 and Net_3245 and Envelope_counterval_0 and Net_1255 and Net_1673));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 179 signals.
	Turned 7 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Envelope_timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Envelope_timer:TimerUDB:trig_reg\ to \Envelope_timer:TimerUDB:run_mode\
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MODULE_4:g1:a0:gx:u0:gt_2\ to zero
Aliasing Net_1301_1D to Net_1455
Aliasing Net_1301_0D to Net_1521
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[217] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[227] = zero[16]
Removing Lhs of wire \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[237] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[454] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[464] = zero[16]
Removing Lhs of wire \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[474] = zero[16]
Removing Lhs of wire \Envelope_timer:TimerUDB:capt_fifo_load\[513] = zero[16]
Removing Lhs of wire \Envelope_timer:TimerUDB:trig_reg\[528] = \Envelope_timer:TimerUDB:run_mode\[515]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1288] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1298] = zero[16]
Removing Lhs of wire \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1308] = zero[16]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:gt_2\[1555] = zero[16]
Removing Lhs of wire Net_1301_1D[1787] = Net_1455[1106]
Removing Lhs of wire Net_1301_0D[1788] = Net_1521[955]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\FinalProject.cyprj" -dcpsoc3 FinalProject.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 10s.907ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Sunday, 11 May 2014 02:14:13
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\FinalProject.cydsn\FinalProject.cyprj -d CY8C5868AXI-LP035 FinalProject.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Envelope_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Envelope_divider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_0\ kept \MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_0\ kept zero
    Removed wire end \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VoicesOut_Counter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_3323_0 from registered to combinatorial
    Converted constant MacroCell: Net_3323_1 from registered to combinatorial
    Converted constant MacroCell: Net_3324_0 from registered to combinatorial
    Converted constant MacroCell: Net_3324_1 from registered to combinatorial
    Converted constant MacroCell: \Envelope_timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Envelope_timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \emFile:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
Assigning clock Debounce_clock to clock RefreshInterval_clock because it is a pass-through
Assigning clock Output_clock to clock SYNTH_MASTER_CLK because it is a pass-through
Assigning clock RefreshClockRef to clock RefreshInterval_clock because it is a pass-through
Assigning clock SynthMasterRef to clock SYNTH_MASTER_CLK because it is a pass-through
Assigning clock SynthMasterRef_1 to clock SYNTH_MASTER_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SYNTH_MASTER_CLK'. Fanout=24, Signal=ClockBlock_SYNTH_MASTER_CLK
    Digital Clock 1: Automatic-assigning  clock 'RefreshInterval_clock'. Fanout=3, Signal=ClockBlock_RefreshInterval_clock
    Digital Clock 2: Automatic-assigning  clock 'Reset_clock'. Fanout=1, Signal=Net_3229
    Digital Clock 3: Automatic-assigning  clock 'VoiceA_clock'. Fanout=1, Signal=Net_2134_0
    Digital Clock 4: Automatic-assigning  clock 'VoiceC_clock'. Fanout=1, Signal=Net_2134_2
    Digital Clock 5: Automatic-assigning  clock 'Noise_clock'. Fanout=2, Signal=Net_1160
    Digital Clock 6: Automatic-assigning  clock 'VoiceB_clock'. Fanout=1, Signal=Net_2134_1
    Digital Clock 7: Automatic-assigning  clock 'emFile_Clock_1'. Fanout=1, Signal=\emFile:Net_19\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_3323_0:macrocell'
    Removed unused cell/equation 'Net_3323_1:macrocell'
    Removed unused cell/equation 'Net_3324_0:macrocell'
    Removed unused cell/equation 'Net_3324_1:macrocell'
    Removed unused cell/equation '\Envelope_timer:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\Envelope_timer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Envelope_timer:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\MODULE_4:g1:a0:gx:u0:lt_2\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:mosi_reg\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:so_send_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Envelope_timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: SYNTH_MASTER_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SYNTH_MASTER_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Envelope_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: SYNTH_MASTER_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SYNTH_MASTER_CLK, EnableOut: Constant 1
    UDB Clk/Enable \NoiseGenerator:genblk2:Sync1\: with output requested to be synchronous
        ClockIn: Noise_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \NoiseGenerator:ClkSp:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: Noise_clock, EnableOut: \NoiseGenerator:ClkSp:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \NoiseGenerator:genblk2:Sync2\: with output requested to be synchronous
        ClockIn: Noise_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Noise_clock, EnableOut: Constant 1
    UDB Clk/Enable \Pushbuttons_debounce:ClkSync\: with output requested to be synchronous
        ClockIn: RefreshInterval_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RefreshInterval_clock, EnableOut: Constant 1
    UDB Clk/Enable \emFile:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Envelope_counterval_0D:macrocell'
    Removed unused cell/equation 'Envelope_counterval_1D:macrocell'
    Removed unused cell/equation 'Envelope_counterval_2D:macrocell'
    Removed unused cell/equation 'Envelope_counterval_3D:macrocell'
    Removed unused cell/equation 'Envelope_counterval_4D:macrocell'
    Removed unused cell/equation 'Net_1455:macrocell'
    Removed unused cell/equation 'Net_1521:macrocell'
    Removed unused cell/equation 'Net_1535:macrocell'
    Removed unused cell/equation 'Net_206_0D:macrocell'
    Removed unused cell/equation 'Net_206_1D:macrocell'
    Removed unused cell/equation 'Net_2128D:macrocell'
    Removed unused cell/equation 'Net_2240:macrocell'
    Removed unused cell/equation 'Net_3106:macrocell'
    Removed unused cell/equation '\Envelope_divider:count_0\\D\:macrocell'
    Removed unused cell/equation '\Envelope_divider:count_1\\D\:macrocell'
    Removed unused cell/equation '\Envelope_divider:count_2\\D\:macrocell'
    Removed unused cell/equation '\Envelope_divider:not_last_reset\\D\:macrocell'
    Removed unused cell/equation '\NoiseGenerator:ci_temp\\D\:macrocell'
    Removed unused cell/equation '\NoiseGenerator:sc_temp\\D\:macrocell'
    Removed unused cell/equation '\NoiseGenerator:so_reg\\D\:macrocell'
    Removed unused cell/equation '\NoiseGenerator:state_0\\D\:macrocell'
    Removed unused cell/equation '\NoiseGenerator:state_1\\D\:macrocell'
    Removed unused cell/equation '\emFile:Net_1\\D\:macrocell'
    Removed unused cell/equation '\emFile:Net_22\\D\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:mosi_hs_reg\\D\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:mosi_pre_reg\\D\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\emFile:SPI0:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
    Removed unused cell/equation 'cy_srff_1D:macrocell'
    Removed unused cell/equation 'cy_tff_1D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_2153, Duplicate of Net_1301_1 
    MacroCell: Name=Net_2153, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1301_1 * Net_1301_0
        );
        Output = Net_2153 (fanout=1)

    Removing Net_2147, Duplicate of Net_1301_0 
    MacroCell: Name=Net_2147, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1301_1 * !Net_1301_0
        );
        Output = Net_2147 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Audio_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Audio_Pin(0)__PA ,
            analog_term => \Audio_opamp:Net_29\ ,
            pad => Audio_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            fb => Net_138_0 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            fb => Net_138_1 ,
            pad => SW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(0)\__PA ,
            pad => \Display:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(1)\__PA ,
            pad => \Display:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(2)\__PA ,
            pad => \Display:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(3)\__PA ,
            pad => \Display:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(4)\__PA ,
            pad => \Display:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(5)\__PA ,
            pad => \Display:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(6)\__PA ,
            pad => \Display:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:SPI0_CS(0)\__PA ,
            pad => \emFile:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:miso0(0)\__PA ,
            fb => \emFile:Net_16\ ,
            pad => \emFile:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:mosi0(0)\__PA ,
            input => \emFile:Net_10\ ,
            pad => \emFile:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:sclk0(0)\__PA ,
            input => \emFile:Net_22\ ,
            pad => \emFile:sclk0(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Envelope_counterval_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * !Net_2226 * Envelope_counterval_0
            + !envelope_reset * Net_2226 * !Envelope_counterval_0
        );
        Output = Envelope_counterval_0 (fanout=10)

    MacroCell: Name=Envelope_counterval_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * Net_2226 * Envelope_counterval_0
            + envelope_reset * Envelope_counterval_1
        );
        Output = Envelope_counterval_1 (fanout=9)

    MacroCell: Name=Envelope_counterval_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * Net_2226 * Envelope_counterval_1 * 
              Envelope_counterval_0
            + envelope_reset * Envelope_counterval_2
        );
        Output = Envelope_counterval_2 (fanout=8)

    MacroCell: Name=Envelope_counterval_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * Net_2226 * Envelope_counterval_2 * 
              Envelope_counterval_1 * Envelope_counterval_0
            + envelope_reset * Envelope_counterval_3
        );
        Output = Envelope_counterval_3 (fanout=8)

    MacroCell: Name=Envelope_counterval_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * Net_2226 * Envelope_counterval_3 * 
              Envelope_counterval_2 * Envelope_counterval_1 * 
              Envelope_counterval_0
            + envelope_reset * Envelope_counterval_4
        );
        Output = Envelope_counterval_4 (fanout=7)

    MacroCell: Name=Net_1255, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1255 * \NoiseGenerator:control_3\ * 
              \NoiseGenerator:control_2\
            + !Net_1255 * !\NoiseGenerator:control_2\ * 
              \NoiseGenerator:control_0\ * \NoiseGenerator:cs_addr_1\ * 
              \NoiseGenerator:cs_addr_0\ * \NoiseGenerator:sc_out_d_7\
            + Net_1255 * !\NoiseGenerator:control_3\ * 
              \NoiseGenerator:control_2\
            + Net_1255 * !\NoiseGenerator:control_2\ * 
              \NoiseGenerator:control_0\ * \NoiseGenerator:cs_addr_1\ * 
              \NoiseGenerator:cs_addr_0\ * !\NoiseGenerator:sc_out_d_7\
        );
        Output = Net_1255 (fanout=16)

    MacroCell: Name=Net_1301_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1301_1 * !Net_1301_0
        );
        Output = Net_1301_0 (fanout=23)

    MacroCell: Name=Net_1301_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1301_1 * Net_1301_0
        );
        Output = Net_1301_1 (fanout=19)

    MacroCell: Name=Net_1443_0, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3348_4 * Net_3348_3 * Net_3348_2
            + Net_1443_0_split
        );
        Output = Net_1443_0 (fanout=3)

    MacroCell: Name=Net_1443_0_split, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3348_4 * !Net_3348_3 * Net_3348_1 * Net_3348_0
            + !Net_3348_4 * Net_3348_3 * !Net_3348_0
            + Net_3348_4 * !Net_3348_3 * !Net_3348_2 * !Net_3348_1 * 
              Net_3348_0
            + Net_3348_4 * Net_3348_3 * !Net_3348_2 * Net_3348_1
            + !Net_3348_3 * Net_3348_2 * !Net_3348_1 * !Net_3348_0
            + Net_3348_3 * Net_3348_2 * !Net_3348_1 * Net_3348_0
            + Net_3348_3 * Net_3348_1 * !Net_3348_0
            + !Net_3348_2 * Net_3348_1 * !Net_3348_0
        );
        Output = Net_1443_0_split (fanout=1)

    MacroCell: Name=Net_1443_1, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3348_4 * !Net_3348_3 * Net_3348_2 * Net_3348_0
            + !Net_3348_4 * Net_3348_3 * !Net_3348_2 * Net_3348_1 * 
              Net_3348_0
            + !Net_3348_4 * Net_3348_2 * Net_3348_1 * !Net_3348_0
            + Net_3348_4 * !Net_3348_3 * !Net_3348_2 * !Net_3348_1 * 
              Net_3348_0
            + Net_3348_4 * !Net_3348_3 * !Net_3348_2 * Net_3348_1 * 
              !Net_3348_0
            + Net_3348_4 * Net_3348_3 * Net_3348_2 * Net_3348_0
            + !Net_3348_3 * Net_3348_2 * Net_3348_1 * Net_3348_0
            + Net_3348_3 * !Net_3348_1 * !Net_3348_0
        );
        Output = Net_1443_1 (fanout=3)

    MacroCell: Name=Net_1443_2, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_3348_4 * Net_3348_3 * Net_3348_2 * !Net_3348_1 * 
              !Net_3348_0
            + !Net_3348_4 * Net_3348_3 * Net_3348_1 * Net_3348_0
            + Net_3348_4 * !Net_3348_3 * !Net_3348_2 * Net_3348_1
            + Net_3348_4 * Net_3348_3 * !Net_3348_2 * !Net_3348_0
            + Net_3348_4 * Net_3348_3 * !Net_3348_1 * Net_3348_0
            + Net_3348_3 * !Net_3348_2 * !Net_3348_1 * Net_3348_0
            + Net_3348_3 * !Net_3348_2 * Net_3348_1 * !Net_3348_0
        );
        Output = Net_1443_2 (fanout=3)

    MacroCell: Name=Net_1443_3, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_3348_4 * Net_3348_3 * Net_3348_2 * Net_3348_1
            + Net_3348_4 * Net_3348_2 * Net_3348_0
            + Net_3348_4 * Net_3348_1 * Net_3348_0
            + Net_3348_3 * Net_3348_2 * Net_3348_0
        );
        Output = Net_1443_3 (fanout=3)

    MacroCell: Name=Net_1443_4, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_3348_4 * !Net_3348_3 * !Net_3348_2
            + Net_3348_4 * Net_3348_3 * Net_3348_2 * !Net_3348_0
            + Net_3348_4 * !Net_3348_2 * Net_3348_0
            + Net_3348_4 * Net_3348_2 * Net_3348_1
        );
        Output = Net_1443_4 (fanout=3)

    MacroCell: Name=Net_1443_5, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_3348_4 * !Net_3348_3 * Net_3348_2
            + Net_3348_4 * Net_3348_3 * !Net_3348_2 * Net_3348_1
            + Net_3348_4 * Net_3348_2 * Net_3348_0
        );
        Output = Net_1443_5 (fanout=3)

    MacroCell: Name=Net_1443_6, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3348_4 * Net_3348_3 * !Net_3348_2
            + Net_3348_4 * Net_3348_3 * Net_3348_1
        );
        Output = Net_1443_6 (fanout=3)

    MacroCell: Name=Net_1443_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3348_4 * Net_3348_3 * Net_3348_2
        );
        Output = Net_1443_7 (fanout=3)

    MacroCell: Name=Net_1673, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Envelope_alternate * Net_2308
            + Envelope_alternate * !Net_2308 * cy_tff_1
            + Net_2308 * !cy_tff_1
        );
        Output = Net_1673 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_206_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\ * 
              \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_206_0 (fanout=1)

    MacroCell: Name=Net_206_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\ * 
              \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_1\
        );
        Output = Net_206_1 (fanout=1)

    MacroCell: Name=Net_2073, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2128 * \Envelope_timer:TimerUDB:control_7\ * 
              \Envelope_timer:TimerUDB:per_zero\ * !cy_srff_1
        );
        Output = Net_2073 (fanout=2)

    MacroCell: Name=Net_2128, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Envelope_divider:not_last_reset\ * !envelope_reset * 
              !Net_2128
            + \Envelope_divider:not_last_reset\ * Net_2128 * 
              !\Envelope_divider:count_2\ * !\Envelope_divider:count_1\ * 
              !\Envelope_divider:count_0\
            + !envelope_reset * !Net_2128 * \Envelope_divider:count_2\ * 
              \Envelope_divider:count_1\ * \Envelope_divider:count_0\
            + envelope_reset * Net_2128
        );
        Output = Net_2128 (fanout=4)

    MacroCell: Name=Net_2154, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1301_1 * !Net_1301_0
        );
        Output = Net_2154 (fanout=1)

    MacroCell: Name=Net_2226, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2073 * !\Envelope_counterEdge:last\ * !cy_srff_1
        );
        Output = Net_2226 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3348_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3348_0_split * !Net_3348_0_split_1 * !Net_3348_0_split_2
        );
        Output = Net_3348_0 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3348_0_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_0 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_0 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_0 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_0_split (fanout=1)

    MacroCell: Name=Net_3348_0_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_0 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_0 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_0 * Net_1301_1 * Net_1381 * !Net_1673
            + Net_1301_1 * Net_1301_0
            + Net_1301_0 * Net_1369 * Net_1365
        );
        Output = Net_3348_0_split_1 (fanout=1)

    MacroCell: Name=Net_3348_0_split_2, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_1 * !Net_1255 * Net_1301_0
            + !Voice_sync_1 * Net_1301_0 * Net_1369
            + !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
        );
        Output = Net_3348_0_split_2 (fanout=1)

    MacroCell: Name=Net_3348_1, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Voice_sync_1 * !Net_3348_1_split * !Net_3348_1_split_1 * 
              !Net_3348_1_split_2
            + Net_1255 * !Net_1369 * !Net_3348_1_split * !Net_3348_1_split_1 * 
              !Net_3348_1_split_2
            + !Net_1301_0 * !Net_3348_1_split * !Net_3348_1_split_1 * 
              !Net_3348_1_split_2
        );
        Output = Net_3348_1 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3348_1_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_1 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_1 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_1 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_1_split (fanout=1)

    MacroCell: Name=Net_3348_1_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_1 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_1 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_1 * Net_1301_1 * Net_1381 * !Net_1673
            + !Net_1301_1 * !Net_1301_0 * !Net_1199 * !Net_3334_1
            + Net_1301_1 * Net_1301_0
        );
        Output = Net_3348_1_split_1 (fanout=1)

    MacroCell: Name=Net_3348_1_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
            + Net_1301_1 * !Net_1381 * !Net_1380_1
            + Net_1301_0 * Net_1369 * Net_1365
            + Net_1301_0 * !Net_1353 * !Net_1352_1
        );
        Output = Net_3348_1_split_2 (fanout=1)

    MacroCell: Name=Net_3348_2, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Voice_sync_1 * !Net_3348_2_split * !Net_3348_2_split_1 * 
              !Net_3348_2_split_2
            + Net_1255 * !Net_1369 * !Net_3348_2_split * !Net_3348_2_split_1 * 
              !Net_3348_2_split_2
            + !Net_1301_0 * !Net_3348_2_split * !Net_3348_2_split_1 * 
              !Net_3348_2_split_2
        );
        Output = Net_3348_2 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3348_2_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_2 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_2 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_2 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_2_split (fanout=1)

    MacroCell: Name=Net_3348_2_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_2 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_2 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_2 * Net_1301_1 * Net_1381 * !Net_1673
            + !Net_1301_1 * !Net_1301_0 * !Net_1199 * !Net_3334_2
            + Net_1301_1 * Net_1301_0
        );
        Output = Net_3348_2_split_1 (fanout=1)

    MacroCell: Name=Net_3348_2_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
            + Net_1301_1 * !Net_1381 * !Net_1380_2
            + Net_1301_0 * Net_1369 * Net_1365
            + Net_1301_0 * !Net_1353 * !Net_1352_2
        );
        Output = Net_3348_2_split_2 (fanout=1)

    MacroCell: Name=Net_3348_3, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Voice_sync_1 * !Net_3348_3_split * !Net_3348_3_split_1 * 
              !Net_3348_3_split_2
            + Net_1255 * !Net_1369 * !Net_3348_3_split * !Net_3348_3_split_1 * 
              !Net_3348_3_split_2
            + !Net_1301_0 * !Net_3348_3_split * !Net_3348_3_split_1 * 
              !Net_3348_3_split_2
        );
        Output = Net_3348_3 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3348_3_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_3 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_3 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_3 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_3_split (fanout=1)

    MacroCell: Name=Net_3348_3_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_3 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_3 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_3 * Net_1301_1 * Net_1381 * !Net_1673
            + !Net_1301_1 * !Net_1301_0 * !Net_1199 * !Net_3334_3
            + Net_1301_1 * Net_1301_0
        );
        Output = Net_3348_3_split_1 (fanout=1)

    MacroCell: Name=Net_3348_3_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
            + Net_1301_1 * !Net_1381 * !Net_1380_3
            + Net_1301_0 * Net_1369 * Net_1365
            + Net_1301_0 * !Net_1353 * !Net_1352_3
        );
        Output = Net_3348_3_split_2 (fanout=1)

    MacroCell: Name=Net_3348_4, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Voice_sync_1 * !Net_3348_4_split * !Net_3348_4_split_1 * 
              !Net_3348_4_split_2
            + Net_1255 * !Net_1369 * !Net_3348_4_split * !Net_3348_4_split_1 * 
              !Net_3348_4_split_2
            + !Net_1301_0 * !Net_3348_4_split * !Net_3348_4_split_1 * 
              !Net_3348_4_split_2
        );
        Output = Net_3348_4 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3348_4_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_4 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_4 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_4 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_4_split (fanout=1)

    MacroCell: Name=Net_3348_4_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_4 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_4 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_4 * Net_1301_1 * Net_1381 * !Net_1673
            + !Net_1301_1 * !Net_1301_0 * !Net_1199 * !Net_3334_4
            + Net_1301_1 * Net_1301_0
        );
        Output = Net_3348_4_split_1 (fanout=1)

    MacroCell: Name=Net_3348_4_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
            + Net_1301_1 * !Net_1381 * !Net_1380_4
            + Net_1301_0 * Net_1369 * Net_1365
            + Net_1301_0 * !Net_1353 * !Net_1352_4
        );
        Output = Net_3348_4_split_2 (fanout=1)

    MacroCell: Name=\Envelope_counterEdge:last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2073 * !cy_srff_1
        );
        Output = \Envelope_counterEdge:last\ (fanout=1)

    MacroCell: Name=\Envelope_divider:count_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Envelope_divider:not_last_reset\ * !envelope_reset * 
              \Envelope_divider:count_0\
            + \Envelope_divider:not_last_reset\ * !envelope_reset * 
              !\Envelope_divider:count_0\
        );
        Output = \Envelope_divider:count_0\ (fanout=4)

    MacroCell: Name=\Envelope_divider:count_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Envelope_divider:not_last_reset\ * !envelope_reset * 
              \Envelope_divider:count_0\
            + envelope_reset * \Envelope_divider:count_1\
        );
        Output = \Envelope_divider:count_1\ (fanout=3)

    MacroCell: Name=\Envelope_divider:count_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Envelope_divider:not_last_reset\ * !envelope_reset * 
              \Envelope_divider:count_1\ * \Envelope_divider:count_0\
            + envelope_reset * \Envelope_divider:count_2\
        );
        Output = \Envelope_divider:count_2\ (fanout=2)

    MacroCell: Name=\Envelope_divider:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !envelope_reset
        );
        Output = \Envelope_divider:not_last_reset\ (fanout=4)

    MacroCell: Name=\Envelope_timer:TimerUDB:run_mode\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2128 * \Envelope_timer:TimerUDB:control_7\ * !cy_srff_1
        );
        Output = \Envelope_timer:TimerUDB:run_mode\ (fanout=2)

    MacroCell: Name=\Envelope_timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2128 * \Envelope_timer:TimerUDB:control_7\ * 
              \Envelope_timer:TimerUDB:per_zero\ * !cy_srff_1
        );
        Output = \Envelope_timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\NoiseGenerator:ci\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1255 * !\NoiseGenerator:cs_addr_1\
            + \NoiseGenerator:cs_addr_1\ * \NoiseGenerator:sc_out_d_7\
        );
        Output = \NoiseGenerator:ci\ (fanout=4)

    MacroCell: Name=\NoiseGenerator:cs_addr_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \NoiseGenerator:control_6\ * \NoiseGenerator:control_2\
            + !\NoiseGenerator:control_2\ * !\NoiseGenerator:control_0\ * 
              \NoiseGenerator:cs_addr_0\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:control_0\ * 
              !\NoiseGenerator:cs_addr_0\
        );
        Output = \NoiseGenerator:cs_addr_0\ (fanout=9)

    MacroCell: Name=\NoiseGenerator:cs_addr_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NoiseGenerator:control_7\ * \NoiseGenerator:control_2\ * 
              \NoiseGenerator:cs_addr_1\
            + \NoiseGenerator:control_7\ * \NoiseGenerator:control_2\ * 
              !\NoiseGenerator:cs_addr_1\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:control_0\ * 
              \NoiseGenerator:cs_addr_0\
        );
        Output = \NoiseGenerator:cs_addr_1\ (fanout=8)

    MacroCell: Name=\NoiseGenerator:sc_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \NoiseGenerator:control_4\ * \NoiseGenerator:control_2\
            + !\NoiseGenerator:control_2\ * !\NoiseGenerator:control_0\ * 
              \NoiseGenerator:sc_temp\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:control_0\ * 
              \NoiseGenerator:cs_addr_0\ * \NoiseGenerator:sc_out_d_7\
            + !\NoiseGenerator:control_2\ * !\NoiseGenerator:cs_addr_0\ * 
              \NoiseGenerator:sc_temp\
        );
        Output = \NoiseGenerator:sc_temp\ (fanout=2)

    MacroCell: Name=\NoiseGenerator:si\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NoiseGenerator:cs_addr_1\ * \NoiseGenerator:sc_temp\
            + \NoiseGenerator:cs_addr_1\ * \NoiseGenerator:so_reg\
        );
        Output = \NoiseGenerator:si\ (fanout=1)

    MacroCell: Name=\NoiseGenerator:so_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \NoiseGenerator:control_5\ * \NoiseGenerator:control_2\
            + !\NoiseGenerator:control_2\ * !\NoiseGenerator:control_0\ * 
              \NoiseGenerator:so_reg\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:control_0\ * 
              !\NoiseGenerator:cs_addr_0\ * \NoiseGenerator:so_d\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:cs_addr_0\ * 
              \NoiseGenerator:so_reg\
        );
        Output = \NoiseGenerator:so_reg\ (fanout=2)

    MacroCell: Name=\PeriodEndFallEdge:last\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Envelope_counterval_4 * Envelope_counterval_3 * 
              Envelope_counterval_2 * Envelope_counterval_1 * 
              Envelope_counterval_0
        );
        Output = \PeriodEndFallEdge:last\ (fanout=3)

    MacroCell: Name=\Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138_0
        );
        Output = \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Pushbuttons_debounce:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138_1
        );
        Output = \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Pushbuttons_debounce:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\
        );
        Output = \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_1\ (fanout=1)

    MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)

    MacroCell: Name=\emFile:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)

    MacroCell: Name=\emFile:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Envelope_alternate * Net_3245 * !Envelope_counterval_4 * 
              !cy_srff_1
            + !Envelope_alternate * Net_3245 * !Envelope_counterval_3 * 
              !cy_srff_1
            + !Net_3245 * !\PeriodEndFallEdge:last\ * !cy_srff_1
            + cy_srff_1_split
        );
        Output = cy_srff_1 (fanout=17)

    MacroCell: Name=cy_srff_1_split, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              envelope_reset
            + !Envelope_hold * Net_3245
            + !Envelope_alternate * Net_3245 * !Envelope_counterval_2 * 
              !cy_srff_1
            + !Envelope_alternate * Net_3245 * !Envelope_counterval_1 * 
              !cy_srff_1
            + !Envelope_alternate * Net_3245 * !Envelope_counterval_0 * 
              !cy_srff_1
            + Envelope_alternate * Envelope_counterval_4 * 
              Envelope_counterval_3 * Envelope_counterval_2 * 
              Envelope_counterval_1 * Envelope_counterval_0 * !cy_srff_1
            + Envelope_alternate * !\PeriodEndFallEdge:last\ * !cy_srff_1
            + !Net_3245 * Envelope_counterval_4 * Envelope_counterval_3 * 
              Envelope_counterval_2 * Envelope_counterval_1 * 
              Envelope_counterval_0 * !cy_srff_1
        );
        Output = cy_srff_1_split (fanout=1)

    MacroCell: Name=cy_tff_1, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              envelope_reset * cy_tff_1
            + !Envelope_hold * !Envelope_counterval_4 * 
              \PeriodEndFallEdge:last\
            + !Envelope_hold * !Envelope_counterval_3 * 
              \PeriodEndFallEdge:last\
            + !Envelope_hold * !Envelope_counterval_2 * 
              \PeriodEndFallEdge:last\
            + !Envelope_hold * !Envelope_counterval_1 * 
              \PeriodEndFallEdge:last\
            + !Envelope_hold * !Envelope_counterval_0 * 
              \PeriodEndFallEdge:last\
        );
        Output = cy_tff_1 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Envelope_timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_SYNTH_MASTER_CLK ,
            cs_addr_2 => envelope_reset ,
            cs_addr_1 => \Envelope_timer:TimerUDB:run_mode\ ,
            cs_addr_0 => \Envelope_timer:TimerUDB:per_zero\ ,
            chain_out => \Envelope_timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Envelope_timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Envelope_timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_SYNTH_MASTER_CLK ,
            cs_addr_2 => envelope_reset ,
            cs_addr_1 => \Envelope_timer:TimerUDB:run_mode\ ,
            cs_addr_0 => \Envelope_timer:TimerUDB:per_zero\ ,
            z0_comb => \Envelope_timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Envelope_timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Envelope_timer:TimerUDB:status_2\ ,
            chain_in => \Envelope_timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Envelope_timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\NoiseGenerator:b0:PRSdp_a\
        PORT MAP (
            clock => Net_1160 ,
            cs_addr_1 => \NoiseGenerator:cs_addr_1\ ,
            cs_addr_0 => \NoiseGenerator:cs_addr_0\ ,
            route_si => \NoiseGenerator:si\ ,
            route_ci => \NoiseGenerator:ci\ ,
            so_comb => \NoiseGenerator:si_b\ ,
            clk_en => \NoiseGenerator:control_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010000101001000000000000000000010110101000110000001010000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011100000001000000000111100000000000000000010"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\NoiseGenerator:control_0\)

    datapathcell: Name =\NoiseGenerator:b1:PRSdp_b\
        PORT MAP (
            clock => Net_1160 ,
            cs_addr_1 => \NoiseGenerator:cs_addr_1\ ,
            cs_addr_0 => \NoiseGenerator:cs_addr_0\ ,
            route_si => \NoiseGenerator:si_b\ ,
            route_ci => \NoiseGenerator:ci\ ,
            so_comb => \NoiseGenerator:si_c\ ,
            clk_en => \NoiseGenerator:control_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010000101001000000000000000000010110101000110000001010000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011100000001000000000111100000000000000000010"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\NoiseGenerator:control_0\)

    datapathcell: Name =\NoiseGenerator:b2:PRSdp_c\
        PORT MAP (
            clock => Net_1160 ,
            cs_addr_1 => \NoiseGenerator:cs_addr_1\ ,
            cs_addr_0 => \NoiseGenerator:cs_addr_0\ ,
            route_si => \NoiseGenerator:si_c\ ,
            route_ci => \NoiseGenerator:ci\ ,
            so_comb => \NoiseGenerator:si_d\ ,
            clk_en => \NoiseGenerator:control_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010000101001000000000000000000010110101000110000001010000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011100000001000000000111100000000000000000010"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\NoiseGenerator:control_0\)

    datapathcell: Name =\NoiseGenerator:b3:PRSdp_d\
        PORT MAP (
            clock => Net_1160 ,
            cs_addr_1 => \NoiseGenerator:cs_addr_1\ ,
            cs_addr_0 => \NoiseGenerator:cs_addr_0\ ,
            route_si => \NoiseGenerator:si_d\ ,
            route_ci => \NoiseGenerator:ci\ ,
            so_comb => \NoiseGenerator:so_d\ ,
            p_out_7 => \NoiseGenerator:sc_out_d_7\ ,
            clk_en => \NoiseGenerator:control_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010000101001000000000000000000010110101000110000001010000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011100000001000000000111100000000000000000010"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\NoiseGenerator:control_0\)

    datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
            route_si => \emFile:Net_16\ ,
            f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Pushbuttons:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_RefreshInterval_clock ,
            status_1 => Net_206_1 ,
            status_0 => Net_206_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Envelope_timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => envelope_reset ,
            clock => ClockBlock_SYNTH_MASTER_CLK ,
            status_3 => \Envelope_timer:TimerUDB:status_3\ ,
            status_2 => \Envelope_timer:TimerUDB:status_2\ ,
            status_0 => \Envelope_timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\VoiceSync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_SYNTH_MASTER_CLK ,
            in => Net_2134_0_local ,
            out => Voice_sync_0 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\VoiceSync:genblk1[1]:INST\
        PORT MAP (
            clock => ClockBlock_SYNTH_MASTER_CLK ,
            in => Net_2134_1_local ,
            out => Voice_sync_1 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\VoiceSync:genblk1[2]:INST\
        PORT MAP (
            clock => ClockBlock_SYNTH_MASTER_CLK ,
            in => Net_2134_2_local ,
            out => Voice_sync_2 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\EnvelopeControl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \EnvelopeControl:control_7\ ,
            control_6 => \EnvelopeControl:control_6\ ,
            control_5 => \EnvelopeControl:control_5\ ,
            control_4 => \EnvelopeControl:control_4\ ,
            control_3 => Net_3245 ,
            control_2 => Net_2308 ,
            control_1 => Envelope_alternate ,
            control_0 => Envelope_hold );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\EnvelopeReset:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_3229 ,
            control_7 => \EnvelopeReset:control_7\ ,
            control_6 => \EnvelopeReset:control_6\ ,
            control_5 => \EnvelopeReset:control_5\ ,
            control_4 => \EnvelopeReset:control_4\ ,
            control_3 => \EnvelopeReset:control_3\ ,
            control_2 => \EnvelopeReset:control_2\ ,
            control_1 => \EnvelopeReset:control_1\ ,
            control_0 => envelope_reset );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Envelope_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_SYNTH_MASTER_CLK ,
            control_7 => \Envelope_timer:TimerUDB:control_7\ ,
            control_6 => \Envelope_timer:TimerUDB:control_6\ ,
            control_5 => \Envelope_timer:TimerUDB:control_5\ ,
            control_4 => \Envelope_timer:TimerUDB:control_4\ ,
            control_3 => \Envelope_timer:TimerUDB:control_3\ ,
            control_2 => \Envelope_timer:TimerUDB:control_2\ ,
            control_1 => \Envelope_timer:TimerUDB:control_1\ ,
            control_0 => \Envelope_timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Mixer_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Mixer_Control:control_7\ ,
            control_6 => \Mixer_Control:control_6\ ,
            control_5 => Net_1427 ,
            control_4 => Net_1369 ,
            control_3 => Net_1258 ,
            control_2 => Net_1393 ,
            control_1 => Net_1365 ,
            control_0 => Net_1247 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00111111"
        }
        Clock Enable: True

    controlcell: Name =\NoiseGenerator:ClkSp:CtrlReg\
        PORT MAP (
            clock => Net_1160 ,
            control_7 => \NoiseGenerator:control_7\ ,
            control_6 => \NoiseGenerator:control_6\ ,
            control_5 => \NoiseGenerator:control_5\ ,
            control_4 => \NoiseGenerator:control_4\ ,
            control_3 => \NoiseGenerator:control_3\ ,
            control_2 => \NoiseGenerator:control_2\ ,
            control_1 => \NoiseGenerator:control_1\ ,
            control_0 => \NoiseGenerator:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VoiceA_Amplitude:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \VoiceA_Amplitude:control_7\ ,
            control_6 => \VoiceA_Amplitude:control_6\ ,
            control_5 => \VoiceA_Amplitude:control_5\ ,
            control_4 => Net_1199 ,
            control_3 => Net_3334_4 ,
            control_2 => Net_3334_3 ,
            control_1 => Net_3334_2 ,
            control_0 => Net_3334_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\VoiceB_Amplitude:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \VoiceB_Amplitude:control_7\ ,
            control_6 => \VoiceB_Amplitude:control_6\ ,
            control_5 => \VoiceB_Amplitude:control_5\ ,
            control_4 => Net_1353 ,
            control_3 => Net_1352_4 ,
            control_2 => Net_1352_3 ,
            control_1 => Net_1352_2 ,
            control_0 => Net_1352_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\VoiceC_Amplitude:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \VoiceC_Amplitude:control_7\ ,
            control_6 => \VoiceC_Amplitude:control_6\ ,
            control_5 => \VoiceC_Amplitude:control_5\ ,
            control_4 => Net_1381 ,
            control_3 => Net_1380_4 ,
            control_2 => Net_1380_3 ,
            control_1 => Net_1380_2 ,
            control_0 => Net_1380_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile:SPI0:BSPIM:count_0\ ,
            tc => \emFile:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =RefreshInterval_isr
        PORT MAP (
            interrupt => ClockBlock_RefreshInterval_clock_local );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    8 :    0 :    8 : 100.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   17 :   55 :   72 :  23.61%
UDB Macrocells                :   83 :  109 :  192 :  43.23%
UDB Unique Pterms             :  232 :  152 :  384 :  60.42%
UDB Total Pterms              :  298 :      :      : 
UDB Datapath Cells            :    7 :   17 :   24 :  29.17%
UDB Status Cells              :    5 :   19 :   24 :  20.83%
             Status Registers :    1 
            StatusI Registers :    3 
                   Sync Cells :    3 (in 1 status cell)
UDB Control Cells             :    9 :   15 :   24 :  37.50%
            Control Registers :    8 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    3 :    1 :    4 :  75.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    1 :    3 :    4 :  25.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.407ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.685ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Audio_Pin(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : SW2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SW3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \Display:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \Display:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \Display:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \Display:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \Display:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \Display:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \Display:LCDPort(6)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \emFile:SPI0_CS(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \emFile:miso0(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \emFile:mosi0(0)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \emFile:sclk0(0)\ (fixed)
Abuf[1]@[FFB(Abuf,1)] : \Audio_opamp:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VoiceA_DAC:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VoiceB_DAC:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VoiceC_DAC:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 65% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 87% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Audio_Pin(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : SW2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SW3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \Display:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \Display:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \Display:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \Display:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \Display:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \Display:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \Display:LCDPort(6)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \emFile:SPI0_CS(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \emFile:miso0(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \emFile:mosi0(0)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \emFile:sclk0(0)\ (fixed)
Abuf[1]@[FFB(Abuf,1)] : \Audio_opamp:ABuf\ (fixed)
VIDAC[0]@[FFB(VIDAC,0)] : \VoiceA_DAC:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VoiceB_DAC:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VoiceC_DAC:viDAC8\

Analog Placement phase: Elapsed time ==> 5s.833ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \Audio_opamp:Net_29\ {
    p3_6
    opamp_1_vminus_x_p3_6
    opamp_1_vminus
  }
  Net: Net_456 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_agr4
    agr4
    agr4_x_opamp_1_vplus
    opamp_1_vplus
    amuxbusl_x_vidac_2_vout
    amuxbusl
    amuxbusl_x_vidac_0_vout
    vidac_0_vout
    agr4_x_vidac_3_vout
    vidac_3_vout
  }
  Net: \VoiceA_DAC:Net_77\ {
  }
  Net: \VoiceB_DAC:Net_77\ {
  }
  Net: \VoiceC_DAC:Net_77\ {
  }
}
Map of item to net {
  p3_6                                             -> \Audio_opamp:Net_29\
  opamp_1_vminus_x_p3_6                            -> \Audio_opamp:Net_29\
  opamp_1_vminus                                   -> \Audio_opamp:Net_29\
  vidac_2_vout                                     -> Net_456
  agl4_x_vidac_2_vout                              -> Net_456
  agl4                                             -> Net_456
  agl4_x_agr4                                      -> Net_456
  agr4                                             -> Net_456
  agr4_x_opamp_1_vplus                             -> Net_456
  opamp_1_vplus                                    -> Net_456
  amuxbusl_x_vidac_2_vout                          -> Net_456
  amuxbusl                                         -> Net_456
  amuxbusl_x_vidac_0_vout                          -> Net_456
  vidac_0_vout                                     -> Net_456
  agr4_x_vidac_3_vout                              -> Net_456
  vidac_3_vout                                     -> Net_456
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 6.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   43 :    5 :   48 :  89.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.00
                   Pterms :            6.84
               Macrocells :            1.93
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.317ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.005ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1171, final cost is 1171 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      12.82 :       3.77
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\NoiseGenerator:cs_addr_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NoiseGenerator:control_7\ * \NoiseGenerator:control_2\ * 
              \NoiseGenerator:cs_addr_1\
            + \NoiseGenerator:control_7\ * \NoiseGenerator:control_2\ * 
              !\NoiseGenerator:cs_addr_1\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:control_0\ * 
              \NoiseGenerator:cs_addr_0\
        );
        Output = \NoiseGenerator:cs_addr_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\NoiseGenerator:so_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \NoiseGenerator:control_5\ * \NoiseGenerator:control_2\
            + !\NoiseGenerator:control_2\ * !\NoiseGenerator:control_0\ * 
              \NoiseGenerator:so_reg\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:control_0\ * 
              !\NoiseGenerator:cs_addr_0\ * \NoiseGenerator:so_d\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:cs_addr_0\ * 
              \NoiseGenerator:so_reg\
        );
        Output = \NoiseGenerator:so_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1255, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1255 * \NoiseGenerator:control_3\ * 
              \NoiseGenerator:control_2\
            + !Net_1255 * !\NoiseGenerator:control_2\ * 
              \NoiseGenerator:control_0\ * \NoiseGenerator:cs_addr_1\ * 
              \NoiseGenerator:cs_addr_0\ * \NoiseGenerator:sc_out_d_7\
            + Net_1255 * !\NoiseGenerator:control_3\ * 
              \NoiseGenerator:control_2\
            + Net_1255 * !\NoiseGenerator:control_2\ * 
              \NoiseGenerator:control_0\ * \NoiseGenerator:cs_addr_1\ * 
              \NoiseGenerator:cs_addr_0\ * !\NoiseGenerator:sc_out_d_7\
        );
        Output = Net_1255 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NoiseGenerator:ci\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1255 * !\NoiseGenerator:cs_addr_1\
            + \NoiseGenerator:cs_addr_1\ * \NoiseGenerator:sc_out_d_7\
        );
        Output = \NoiseGenerator:ci\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\NoiseGenerator:ClkSp:CtrlReg\
    PORT MAP (
        clock => Net_1160 ,
        control_7 => \NoiseGenerator:control_7\ ,
        control_6 => \NoiseGenerator:control_6\ ,
        control_5 => \NoiseGenerator:control_5\ ,
        control_4 => \NoiseGenerator:control_4\ ,
        control_3 => \NoiseGenerator:control_3\ ,
        control_2 => \NoiseGenerator:control_2\ ,
        control_1 => \NoiseGenerator:control_1\ ,
        control_0 => \NoiseGenerator:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\NoiseGenerator:si\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NoiseGenerator:cs_addr_1\ * \NoiseGenerator:sc_temp\
            + \NoiseGenerator:cs_addr_1\ * \NoiseGenerator:so_reg\
        );
        Output = \NoiseGenerator:si\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\NoiseGenerator:cs_addr_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \NoiseGenerator:control_6\ * \NoiseGenerator:control_2\
            + !\NoiseGenerator:control_2\ * !\NoiseGenerator:control_0\ * 
              \NoiseGenerator:cs_addr_0\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:control_0\ * 
              !\NoiseGenerator:cs_addr_0\
        );
        Output = \NoiseGenerator:cs_addr_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\NoiseGenerator:sc_temp\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1160) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \NoiseGenerator:control_4\ * \NoiseGenerator:control_2\
            + !\NoiseGenerator:control_2\ * !\NoiseGenerator:control_0\ * 
              \NoiseGenerator:sc_temp\
            + !\NoiseGenerator:control_2\ * \NoiseGenerator:control_0\ * 
              \NoiseGenerator:cs_addr_0\ * \NoiseGenerator:sc_out_d_7\
            + !\NoiseGenerator:control_2\ * !\NoiseGenerator:cs_addr_0\ * 
              \NoiseGenerator:sc_temp\
        );
        Output = \NoiseGenerator:sc_temp\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\EnvelopeReset:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_3229 ,
        control_7 => \EnvelopeReset:control_7\ ,
        control_6 => \EnvelopeReset:control_6\ ,
        control_5 => \EnvelopeReset:control_5\ ,
        control_4 => \EnvelopeReset:control_4\ ,
        control_3 => \EnvelopeReset:control_3\ ,
        control_2 => \EnvelopeReset:control_2\ ,
        control_1 => \EnvelopeReset:control_1\ ,
        control_0 => envelope_reset );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1443_0, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3348_4 * Net_3348_3 * Net_3348_2
            + Net_1443_0_split
        );
        Output = Net_1443_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138_1
        );
        Output = \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3348_0, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3348_0_split * !Net_3348_0_split_1 * !Net_3348_0_split_2
        );
        Output = Net_3348_0 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1443_0_split, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3348_4 * !Net_3348_3 * Net_3348_1 * Net_3348_0
            + !Net_3348_4 * Net_3348_3 * !Net_3348_0
            + Net_3348_4 * !Net_3348_3 * !Net_3348_2 * !Net_3348_1 * 
              Net_3348_0
            + Net_3348_4 * Net_3348_3 * !Net_3348_2 * Net_3348_1
            + !Net_3348_3 * Net_3348_2 * !Net_3348_1 * !Net_3348_0
            + Net_3348_3 * Net_3348_2 * !Net_3348_1 * Net_3348_0
            + Net_3348_3 * Net_3348_1 * !Net_3348_0
            + !Net_3348_2 * Net_3348_1 * !Net_3348_0
        );
        Output = Net_1443_0_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1443_1, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3348_4 * !Net_3348_3 * Net_3348_2 * Net_3348_0
            + !Net_3348_4 * Net_3348_3 * !Net_3348_2 * Net_3348_1 * 
              Net_3348_0
            + !Net_3348_4 * Net_3348_2 * Net_3348_1 * !Net_3348_0
            + Net_3348_4 * !Net_3348_3 * !Net_3348_2 * !Net_3348_1 * 
              Net_3348_0
            + Net_3348_4 * !Net_3348_3 * !Net_3348_2 * Net_3348_1 * 
              !Net_3348_0
            + Net_3348_4 * Net_3348_3 * Net_3348_2 * Net_3348_0
            + !Net_3348_3 * Net_3348_2 * Net_3348_1 * Net_3348_0
            + Net_3348_3 * !Net_3348_1 * !Net_3348_0
        );
        Output = Net_1443_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_0_split_2, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_1 * !Net_1255 * Net_1301_0
            + !Voice_sync_1 * Net_1301_0 * Net_1369
            + !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
        );
        Output = Net_3348_0_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1301_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1301_1 * !Net_1301_0
        );
        Output = Net_1301_0 (fanout=23)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Pushbuttons:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_RefreshInterval_clock ,
        status_1 => Net_206_1 ,
        status_0 => Net_206_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_4, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Voice_sync_1 * !Net_3348_4_split * !Net_3348_4_split_1 * 
              !Net_3348_4_split_2
            + Net_1255 * !Net_1369 * !Net_3348_4_split * !Net_3348_4_split_1 * 
              !Net_3348_4_split_2
            + !Net_1301_0 * !Net_3348_4_split * !Net_3348_4_split_1 * 
              !Net_3348_4_split_2
        );
        Output = Net_3348_4 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_3348_2, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Voice_sync_1 * !Net_3348_2_split * !Net_3348_2_split_1 * 
              !Net_3348_2_split_2
            + Net_1255 * !Net_1369 * !Net_3348_2_split * !Net_3348_2_split_1 * 
              !Net_3348_2_split_2
            + !Net_1301_0 * !Net_3348_2_split * !Net_3348_2_split_1 * 
              !Net_3348_2_split_2
        );
        Output = Net_3348_2 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_206_0, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\ * 
              \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_206_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pushbuttons_debounce:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138_0
        );
        Output = \Pushbuttons_debounce:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1443_2, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_3348_4 * Net_3348_3 * Net_3348_2 * !Net_3348_1 * 
              !Net_3348_0
            + !Net_3348_4 * Net_3348_3 * Net_3348_1 * Net_3348_0
            + Net_3348_4 * !Net_3348_3 * !Net_3348_2 * Net_3348_1
            + Net_3348_4 * Net_3348_3 * !Net_3348_2 * !Net_3348_0
            + Net_3348_4 * Net_3348_3 * !Net_3348_1 * Net_3348_0
            + Net_3348_3 * !Net_3348_2 * !Net_3348_1 * Net_3348_0
            + Net_3348_3 * !Net_3348_2 * Net_3348_1 * !Net_3348_0
        );
        Output = Net_1443_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_2_split, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_2 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_2 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_2 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_2_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_4_split, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_4 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_4 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_4 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_4_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_0_split_1, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_0 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_0 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_0 * Net_1301_1 * Net_1381 * !Net_1673
            + Net_1301_1 * Net_1301_0
            + Net_1301_0 * Net_1369 * Net_1365
        );
        Output = Net_3348_0_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3348_1_split, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_1 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_1 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_1 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_1_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\NoiseGenerator:b0:PRSdp_a\
    PORT MAP (
        clock => Net_1160 ,
        cs_addr_1 => \NoiseGenerator:cs_addr_1\ ,
        cs_addr_0 => \NoiseGenerator:cs_addr_0\ ,
        route_si => \NoiseGenerator:si\ ,
        route_ci => \NoiseGenerator:ci\ ,
        so_comb => \NoiseGenerator:si_b\ ,
        clk_en => \NoiseGenerator:control_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010000101001000000000000000000010110101000110000001010000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011100000001000000000111100000000000000000010"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\NoiseGenerator:control_0\)

controlcell: Name =\Mixer_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Mixer_Control:control_7\ ,
        control_6 => \Mixer_Control:control_6\ ,
        control_5 => Net_1427 ,
        control_4 => Net_1369 ,
        control_3 => Net_1258 ,
        control_2 => Net_1393 ,
        control_1 => Net_1365 ,
        control_0 => Net_1247 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00111111"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_3_split_2, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
            + Net_1301_1 * !Net_1381 * !Net_1380_3
            + Net_1301_0 * Net_1369 * Net_1365
            + Net_1301_0 * !Net_1353 * !Net_1352_3
        );
        Output = Net_3348_3_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_4_split_2, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
            + Net_1301_1 * !Net_1381 * !Net_1380_4
            + Net_1301_0 * Net_1369 * Net_1365
            + Net_1301_0 * !Net_1353 * !Net_1352_4
        );
        Output = Net_3348_4_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\NoiseGenerator:b1:PRSdp_b\
    PORT MAP (
        clock => Net_1160 ,
        cs_addr_1 => \NoiseGenerator:cs_addr_1\ ,
        cs_addr_0 => \NoiseGenerator:cs_addr_0\ ,
        route_si => \NoiseGenerator:si_b\ ,
        route_ci => \NoiseGenerator:ci\ ,
        so_comb => \NoiseGenerator:si_c\ ,
        clk_en => \NoiseGenerator:control_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010000101001000000000000000000010110101000110000001010000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011100000001000000000111100000000000000000010"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\NoiseGenerator:control_0\)

controlcell: Name =\VoiceB_Amplitude:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \VoiceB_Amplitude:control_7\ ,
        control_6 => \VoiceB_Amplitude:control_6\ ,
        control_5 => \VoiceB_Amplitude:control_5\ ,
        control_4 => Net_1353 ,
        control_3 => Net_1352_4 ,
        control_2 => Net_1352_3 ,
        control_1 => Net_1352_2 ,
        control_0 => Net_1352_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_1_split_2, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
            + Net_1301_1 * !Net_1381 * !Net_1380_1
            + Net_1301_0 * Net_1369 * Net_1365
            + Net_1301_0 * !Net_1353 * !Net_1352_1
        );
        Output = Net_3348_1_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_2_split_2, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_2 * Net_1427 * Net_1301_1
            + !Voice_sync_2 * !Net_1255 * Net_1301_1
            + Net_1427 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_1 * Net_1393
            + !Net_1255 * Net_1301_0 * Net_1365
            + Net_1301_1 * !Net_1381 * !Net_1380_2
            + Net_1301_0 * Net_1369 * Net_1365
            + Net_1301_0 * !Net_1353 * !Net_1352_2
        );
        Output = Net_3348_2_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\VoiceC_Amplitude:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \VoiceC_Amplitude:control_7\ ,
        control_6 => \VoiceC_Amplitude:control_6\ ,
        control_5 => \VoiceC_Amplitude:control_5\ ,
        control_4 => Net_1381 ,
        control_3 => Net_1380_4 ,
        control_2 => Net_1380_3 ,
        control_1 => Net_1380_2 ,
        control_0 => Net_1380_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\VoiceSync:genblk1[2]:INST\
    PORT MAP (
        clock => ClockBlock_SYNTH_MASTER_CLK ,
        in => Net_2134_2_local ,
        out => Voice_sync_2 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_2_split_1, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_2 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_2 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_2 * Net_1301_1 * Net_1381 * !Net_1673
            + !Net_1301_1 * !Net_1301_0 * !Net_1199 * !Net_3334_2
            + Net_1301_1 * Net_1301_0
        );
        Output = Net_3348_2_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_4_split_1, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_4 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_4 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_4 * Net_1301_1 * Net_1381 * !Net_1673
            + !Net_1301_1 * !Net_1301_0 * !Net_1199 * !Net_3334_4
            + Net_1301_1 * Net_1301_0
        );
        Output = Net_3348_4_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\VoiceA_Amplitude:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \VoiceA_Amplitude:control_7\ ,
        control_6 => \VoiceA_Amplitude:control_6\ ,
        control_5 => \VoiceA_Amplitude:control_5\ ,
        control_4 => Net_1199 ,
        control_3 => Net_3334_4 ,
        control_2 => Net_3334_3 ,
        control_1 => Net_3334_2 ,
        control_0 => Net_3334_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
        route_si => \emFile:Net_16\ ,
        f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Envelope_counterval_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * !Net_2226 * Envelope_counterval_0
            + !envelope_reset * Net_2226 * !Envelope_counterval_0
        );
        Output = Envelope_counterval_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2226, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2073 * !\Envelope_counterEdge:last\ * !cy_srff_1
        );
        Output = Net_2226 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Envelope_counterEdge:last\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2073 * !cy_srff_1
        );
        Output = \Envelope_counterEdge:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\NoiseGenerator:b3:PRSdp_d\
    PORT MAP (
        clock => Net_1160 ,
        cs_addr_1 => \NoiseGenerator:cs_addr_1\ ,
        cs_addr_0 => \NoiseGenerator:cs_addr_0\ ,
        route_si => \NoiseGenerator:si_d\ ,
        route_ci => \NoiseGenerator:ci\ ,
        so_comb => \NoiseGenerator:so_d\ ,
        clk_en => \NoiseGenerator:control_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010000101001000000000000000000010110101000110000001010000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011100000001000000000111100000000000000000010"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\NoiseGenerator:control_0\)

statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_206_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\ * 
              \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_1\
        );
        Output = Net_206_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1443_4, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_3348_4 * !Net_3348_3 * !Net_3348_2
            + Net_3348_4 * Net_3348_3 * Net_3348_2 * !Net_3348_0
            + Net_3348_4 * !Net_3348_2 * Net_3348_0
            + Net_3348_4 * Net_3348_2 * Net_3348_1
        );
        Output = Net_1443_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1443_6, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3348_4 * Net_3348_3 * !Net_3348_2
            + Net_3348_4 * Net_3348_3 * Net_3348_1
        );
        Output = Net_1443_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pushbuttons_debounce:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_RefreshInterval_clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_0\
        );
        Output = \Pushbuttons_debounce:DEBOUNCER[1]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1443_5, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_3348_4 * !Net_3348_3 * Net_3348_2
            + Net_3348_4 * Net_3348_3 * !Net_3348_2 * Net_3348_1
            + Net_3348_4 * Net_3348_2 * Net_3348_0
        );
        Output = Net_1443_5 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1443_3, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_3348_4 * Net_3348_3 * Net_3348_2 * Net_3348_1
            + Net_3348_4 * Net_3348_2 * Net_3348_0
            + Net_3348_4 * Net_3348_1 * Net_3348_0
            + Net_3348_3 * Net_3348_2 * Net_3348_0
        );
        Output = Net_1443_3 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1443_7, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3348_4 * Net_3348_3 * Net_3348_2
        );
        Output = Net_1443_7 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Envelope_timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_SYNTH_MASTER_CLK ,
        cs_addr_2 => envelope_reset ,
        cs_addr_1 => \Envelope_timer:TimerUDB:run_mode\ ,
        cs_addr_0 => \Envelope_timer:TimerUDB:per_zero\ ,
        z0_comb => \Envelope_timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Envelope_timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Envelope_timer:TimerUDB:status_2\ ,
        chain_in => \Envelope_timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Envelope_timer:TimerUDB:sT16:timerdp:u0\

count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile:SPI0:BSPIM:count_0\ ,
        tc => \emFile:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_1, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Voice_sync_1 * !Net_3348_1_split * !Net_3348_1_split_1 * 
              !Net_3348_1_split_2
            + Net_1255 * !Net_1369 * !Net_3348_1_split * !Net_3348_1_split_1 * 
              !Net_3348_1_split_2
            + !Net_1301_0 * !Net_3348_1_split * !Net_3348_1_split_1 * 
              !Net_3348_1_split_2
        );
        Output = Net_3348_1 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_3348_3, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Voice_sync_1 * !Net_3348_3_split * !Net_3348_3_split_1 * 
              !Net_3348_3_split_2
            + Net_1255 * !Net_1369 * !Net_3348_3_split * !Net_3348_3_split_1 * 
              !Net_3348_3_split_2
            + !Net_1301_0 * !Net_3348_3_split * !Net_3348_3_split_1 * 
              !Net_3348_3_split_2
        );
        Output = Net_3348_3 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Envelope_divider:not_last_reset\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !envelope_reset
        );
        Output = \Envelope_divider:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Envelope_divider:count_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Envelope_divider:not_last_reset\ * !envelope_reset * 
              \Envelope_divider:count_0\
            + \Envelope_divider:not_last_reset\ * !envelope_reset * 
              !\Envelope_divider:count_0\
        );
        Output = \Envelope_divider:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Envelope_divider:count_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Envelope_divider:not_last_reset\ * !envelope_reset * 
              \Envelope_divider:count_0\
            + envelope_reset * \Envelope_divider:count_1\
        );
        Output = \Envelope_divider:count_1\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Envelope_timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_SYNTH_MASTER_CLK ,
        cs_addr_2 => envelope_reset ,
        cs_addr_1 => \Envelope_timer:TimerUDB:run_mode\ ,
        cs_addr_0 => \Envelope_timer:TimerUDB:per_zero\ ,
        chain_out => \Envelope_timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Envelope_timer:TimerUDB:sT16:timerdp:u1\

synccell: Name =\VoiceSync:genblk1[1]:INST\
    PORT MAP (
        clock => ClockBlock_SYNTH_MASTER_CLK ,
        in => Net_2134_1_local ,
        out => Voice_sync_1 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_3_split_1, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_3 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_3 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_3 * Net_1301_1 * Net_1381 * !Net_1673
            + !Net_1301_1 * !Net_1301_0 * !Net_1199 * !Net_3334_3
            + Net_1301_1 * Net_1301_0
        );
        Output = Net_3348_3_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2154, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1301_1 * !Net_1301_0
        );
        Output = Net_2154 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_1_split_1, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Voice_sync_0 * !Net_1301_1 * !Net_1301_0 * Net_1258
            + !Net_3245 * Net_1301_1 * Net_1381 * cy_srff_1
            + !Envelope_counterval_1 * Net_1301_1 * Net_1381 * Net_1673
            + !Envelope_counterval_1 * Net_1301_0 * Net_1353 * Net_1673
            + Envelope_counterval_1 * Net_1301_1 * Net_1381 * !Net_1673
            + !Net_1301_1 * !Net_1301_0 * !Net_1199 * !Net_3334_1
            + Net_1301_1 * Net_1301_0
        );
        Output = Net_3348_1_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1301_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1301_1 * Net_1301_0
        );
        Output = Net_1301_1 (fanout=19)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=cy_tff_1, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              envelope_reset * cy_tff_1
            + !Envelope_hold * !Envelope_counterval_4 * 
              \PeriodEndFallEdge:last\
            + !Envelope_hold * !Envelope_counterval_3 * 
              \PeriodEndFallEdge:last\
            + !Envelope_hold * !Envelope_counterval_2 * 
              \PeriodEndFallEdge:last\
            + !Envelope_hold * !Envelope_counterval_1 * 
              \PeriodEndFallEdge:last\
            + !Envelope_hold * !Envelope_counterval_0 * 
              \PeriodEndFallEdge:last\
        );
        Output = cy_tff_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PeriodEndFallEdge:last\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Envelope_counterval_4 * Envelope_counterval_3 * 
              Envelope_counterval_2 * Envelope_counterval_1 * 
              Envelope_counterval_0
        );
        Output = \PeriodEndFallEdge:last\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:Net_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Envelope_counterval_2, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * Net_2226 * Envelope_counterval_1 * 
              Envelope_counterval_0
            + envelope_reset * Envelope_counterval_2
        );
        Output = Envelope_counterval_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Envelope_counterval_3, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * Net_2226 * Envelope_counterval_2 * 
              Envelope_counterval_1 * Envelope_counterval_0
            + envelope_reset * Envelope_counterval_3
        );
        Output = Envelope_counterval_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Envelope_counterval_4, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * Net_2226 * Envelope_counterval_3 * 
              Envelope_counterval_2 * Envelope_counterval_1 * 
              Envelope_counterval_0
            + envelope_reset * Envelope_counterval_4
        );
        Output = Envelope_counterval_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Envelope_counterval_1, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !envelope_reset * Net_2226 * Envelope_counterval_0
            + envelope_reset * Envelope_counterval_1
        );
        Output = Envelope_counterval_1 (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:Net_22\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\EnvelopeControl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \EnvelopeControl:control_7\ ,
        control_6 => \EnvelopeControl:control_6\ ,
        control_5 => \EnvelopeControl:control_5\ ,
        control_4 => \EnvelopeControl:control_4\ ,
        control_3 => Net_3245 ,
        control_2 => Net_2308 ,
        control_1 => Envelope_alternate ,
        control_0 => Envelope_hold );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\VoiceSync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_SYNTH_MASTER_CLK ,
        in => Net_2134_0_local ,
        out => Voice_sync_0 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_1_split, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              envelope_reset
            + !Envelope_hold * Net_3245
            + !Envelope_alternate * Net_3245 * !Envelope_counterval_2 * 
              !cy_srff_1
            + !Envelope_alternate * Net_3245 * !Envelope_counterval_1 * 
              !cy_srff_1
            + !Envelope_alternate * Net_3245 * !Envelope_counterval_0 * 
              !cy_srff_1
            + Envelope_alternate * Envelope_counterval_4 * 
              Envelope_counterval_3 * Envelope_counterval_2 * 
              Envelope_counterval_1 * Envelope_counterval_0 * !cy_srff_1
            + Envelope_alternate * !\PeriodEndFallEdge:last\ * !cy_srff_1
            + !Net_3245 * Envelope_counterval_4 * Envelope_counterval_3 * 
              Envelope_counterval_2 * Envelope_counterval_1 * 
              Envelope_counterval_0 * !cy_srff_1
        );
        Output = cy_srff_1_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\NoiseGenerator:b2:PRSdp_c\
    PORT MAP (
        clock => Net_1160 ,
        cs_addr_1 => \NoiseGenerator:cs_addr_1\ ,
        cs_addr_0 => \NoiseGenerator:cs_addr_0\ ,
        route_si => \NoiseGenerator:si_c\ ,
        route_ci => \NoiseGenerator:ci\ ,
        so_comb => \NoiseGenerator:si_d\ ,
        clk_en => \NoiseGenerator:control_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010000101001000000000000000000010110101000110000001010000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011100000001000000000111100000000000000000010"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\NoiseGenerator:control_0\)

statusicell: Name =\Envelope_timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => envelope_reset ,
        clock => ClockBlock_SYNTH_MASTER_CLK ,
        status_3 => \Envelope_timer:TimerUDB:status_3\ ,
        status_2 => \Envelope_timer:TimerUDB:status_2\ ,
        status_0 => \Envelope_timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Envelope_alternate * Net_3245 * !Envelope_counterval_4 * 
              !cy_srff_1
            + !Envelope_alternate * Net_3245 * !Envelope_counterval_3 * 
              !cy_srff_1
            + !Net_3245 * !\PeriodEndFallEdge:last\ * !cy_srff_1
            + cy_srff_1_split
        );
        Output = cy_srff_1 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1673, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Envelope_alternate * Net_2308
            + Envelope_alternate * !Net_2308 * cy_tff_1
            + Net_2308 * !cy_tff_1
        );
        Output = Net_1673 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Envelope_timer:TimerUDB:run_mode\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2128 * \Envelope_timer:TimerUDB:control_7\ * !cy_srff_1
        );
        Output = \Envelope_timer:TimerUDB:run_mode\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2128, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Envelope_divider:not_last_reset\ * !envelope_reset * 
              !Net_2128
            + \Envelope_divider:not_last_reset\ * Net_2128 * 
              !\Envelope_divider:count_2\ * !\Envelope_divider:count_1\ * 
              !\Envelope_divider:count_0\
            + !envelope_reset * !Net_2128 * \Envelope_divider:count_2\ * 
              \Envelope_divider:count_1\ * \Envelope_divider:count_0\
            + envelope_reset * Net_2128
        );
        Output = Net_2128 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Envelope_divider:count_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Envelope_divider:not_last_reset\ * !envelope_reset * 
              \Envelope_divider:count_1\ * \Envelope_divider:count_0\
            + envelope_reset * \Envelope_divider:count_2\
        );
        Output = \Envelope_divider:count_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Envelope_timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2128 * \Envelope_timer:TimerUDB:control_7\ * 
              \Envelope_timer:TimerUDB:per_zero\ * !cy_srff_1
        );
        Output = \Envelope_timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2073, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_SYNTH_MASTER_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2128 * \Envelope_timer:TimerUDB:control_7\ * 
              \Envelope_timer:TimerUDB:per_zero\ * !cy_srff_1
        );
        Output = Net_2073 (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\Envelope_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_SYNTH_MASTER_CLK ,
        control_7 => \Envelope_timer:TimerUDB:control_7\ ,
        control_6 => \Envelope_timer:TimerUDB:control_6\ ,
        control_5 => \Envelope_timer:TimerUDB:control_5\ ,
        control_4 => \Envelope_timer:TimerUDB:control_4\ ,
        control_3 => \Envelope_timer:TimerUDB:control_3\ ,
        control_2 => \Envelope_timer:TimerUDB:control_2\ ,
        control_1 => \Envelope_timer:TimerUDB:control_1\ ,
        control_0 => \Envelope_timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_0_split, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_0 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_0 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_0 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_0_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3348_3_split, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Voice_sync_0 * !Net_1255 * !Net_1301_1 * !Net_1301_0
            + !Net_3245 * !Net_1301_1 * !Net_1301_0 * Net_1199 * cy_srff_1
            + !Net_3245 * Net_1301_0 * Net_1353 * cy_srff_1
            + !Envelope_counterval_3 * !Net_1301_1 * !Net_1301_0 * Net_1673 * 
              Net_1199
            + Envelope_counterval_3 * !Net_1301_1 * !Net_1301_0 * !Net_1673 * 
              Net_1199
            + Envelope_counterval_3 * Net_1301_0 * Net_1353 * !Net_1673
            + !Net_1255 * !Net_1301_1 * !Net_1301_0 * Net_1247
            + !Net_1301_1 * !Net_1301_0 * Net_1258 * Net_1247
        );
        Output = Net_3348_3_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =RefreshInterval_isr
        PORT MAP (
            interrupt => ClockBlock_RefreshInterval_clock_local );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \emFile:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:SPI0_CS(0)\__PA ,
        pad => \emFile:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \emFile:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:mosi0(0)\__PA ,
        input => \emFile:Net_10\ ,
        pad => \emFile:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \emFile:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:sclk0(0)\__PA ,
        input => \emFile:Net_22\ ,
        pad => \emFile:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \emFile:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:miso0(0)\__PA ,
        fb => \emFile:Net_16\ ,
        pad => \emFile:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Display:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(0)\__PA ,
        pad => \Display:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Display:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(1)\__PA ,
        pad => \Display:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Display:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(2)\__PA ,
        pad => \Display:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \Display:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(3)\__PA ,
        pad => \Display:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Display:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(4)\__PA ,
        pad => \Display:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Display:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(5)\__PA ,
        pad => \Display:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Display:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(6)\__PA ,
        pad => \Display:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = Audio_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Audio_Pin(0)__PA ,
        analog_term => \Audio_opamp:Net_29\ ,
        pad => Audio_Pin(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        fb => Net_138_0 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = SW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW3(0)__PA ,
        fb => Net_138_1 ,
        pad => SW3(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_SYNTH_MASTER_CLK ,
            dclk_0 => ClockBlock_SYNTH_MASTER_CLK_local ,
            dclk_glb_1 => ClockBlock_RefreshInterval_clock ,
            dclk_1 => ClockBlock_RefreshInterval_clock_local ,
            dsi_dig_div_1 => ClockBlock_SYNTH_MASTER_CLK_local ,
            dclk_glb_2 => Net_3229 ,
            dclk_2 => Net_3229_local ,
            dsi_dig_div_2 => ClockBlock_SYNTH_MASTER_CLK_local ,
            dclk_glb_3 => Net_2134_0 ,
            dclk_3 => Net_2134_0_local ,
            dsi_dig_div_3 => ClockBlock_SYNTH_MASTER_CLK_local ,
            dclk_glb_4 => Net_2134_2 ,
            dclk_4 => Net_2134_2_local ,
            dsi_dig_div_4 => ClockBlock_SYNTH_MASTER_CLK_local ,
            dclk_glb_5 => Net_1160 ,
            dclk_5 => Net_1160_local ,
            dsi_dig_div_5 => ClockBlock_SYNTH_MASTER_CLK_local ,
            dclk_glb_6 => Net_2134_1 ,
            dclk_6 => Net_2134_1_local ,
            dsi_dig_div_6 => ClockBlock_SYNTH_MASTER_CLK_local ,
            dclk_glb_7 => \emFile:Net_19\ ,
            dclk_7 => \emFile:Net_19_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\VoiceA_DAC:viDAC8\
        PORT MAP (
            data_7 => Net_1443_7 ,
            data_6 => Net_1443_6 ,
            data_5 => Net_1443_5 ,
            data_4 => Net_1443_4 ,
            data_3 => Net_1443_3 ,
            data_2 => Net_1443_2 ,
            data_1 => Net_1443_1 ,
            data_0 => Net_1443_0 ,
            strobe_udb => Net_1301_0 ,
            vout => Net_456 ,
            iout => \VoiceA_DAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 1
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\VoiceC_DAC:viDAC8\
        PORT MAP (
            data_7 => Net_1443_7 ,
            data_6 => Net_1443_6 ,
            data_5 => Net_1443_5 ,
            data_4 => Net_1443_4 ,
            data_3 => Net_1443_3 ,
            data_2 => Net_1443_2 ,
            data_1 => Net_1443_1 ,
            data_0 => Net_1443_0 ,
            strobe_udb => Net_2154 ,
            vout => Net_456 ,
            iout => \VoiceC_DAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 1
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\VoiceB_DAC:viDAC8\
        PORT MAP (
            data_7 => Net_1443_7 ,
            data_6 => Net_1443_6 ,
            data_5 => Net_1443_5 ,
            data_4 => Net_1443_4 ,
            data_3 => Net_1443_3 ,
            data_2 => Net_1443_2 ,
            data_1 => Net_1443_1 ,
            data_0 => Net_1443_0 ,
            strobe_udb => Net_1301_1 ,
            vout => Net_456 ,
            iout => \VoiceB_DAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 1
        }
Fixed Function block hod @ [FFB(Abuf,0)]: 
    Opamp Block @ [FFB(Abuf,1)]: 
    abufcell: Name =\Audio_opamp:ABuf\
        PORT MAP (
            vplus => Net_456 ,
            vminus => \Audio_opamp:Net_29\ ,
            vout => \Audio_opamp:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |  \emFile:SPI0_CS(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |    \emFile:mosi0(0)\ | In(\emFile:Net_10\)
     |   3 |     * |      NONE |         CMOS_OUT |    \emFile:sclk0(0)\ | In(\emFile:Net_22\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    \emFile:miso0(0)\ | FB(\emFile:Net_16\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \Display:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \Display:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \Display:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \Display:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \Display:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \Display:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \Display:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   3 |   6 |     * |      NONE |      HI_Z_ANALOG |         Audio_Pin(0) | Analog(\Audio_opamp:Net_29\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   6 |   1 |     * |      NONE |      RES_PULL_UP |               SW2(0) | FB(Net_138_0)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
  15 |   5 |     * |      NONE |      RES_PULL_UP |               SW3(0) | FB(Net_138_1)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0038: The pin named \emFile:SPI0_CS(0)\ at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named \emFile:mosi0(0)\ at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0040: The pin named \emFile:sclk0(0)\ at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named \emFile:miso0(0)\ at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.053ms
Digital Placement phase: Elapsed time ==> 8s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 9s.433ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.689ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FinalProject_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 2s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.482ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 30s.578ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 30s.724ms
API generation phase: Elapsed time ==> 4s.819ms
Dependency generation phase: Elapsed time ==> 0s.071ms
Cleanup phase: Elapsed time ==> 0s.006ms
