INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/project_1/project_1.srcs/sources_1/new/axl_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axl_interface
