<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>LPGLOB</title></head>
<body>
<h1><a name="LPGLOB">"LPGLOB"</a>
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_RSET_SW">LPGLOB_VISPLP_RSET_SW</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[26:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_RSET_SW_CTRL">CTRL</a></p>
</td>
<td><p>0x7FFFFFF</p>
</td>
<td><p>0:csi2rx1_cfgRstn =CFG Reset Control to CSIRX1<p></p>
1:vidmute_cfgRstn =CFG Reset Control to VideoMute<p></p>
2:isplite_cfgRstn =CFG Reset Control to ISPLITE<p></p>
3:dhbintf_cfgRstn =CFG Reset Control to DHUBINTF<p></p>
4:dhub64b_cfgRstn =CFG Reset Control to DHUB64B<p></p>
5:bcmwrap_cfgRstn =CFG Reset Control to BCMBIU<p></p>
6:isplite_sysRstn =SYS Reset Control to ISPLITE<p></p>
7:dhub64b_sysRstn =SYS Reset Control to DHUB64B<p></p>
8:dhbintf_sysRstn =SYS Reset Control to DHUBINT<p></p>
9:bcmwrap_sysRstn =SYS Reset Control to BCMWRAP<p></p>
10:csiipi0_clkRstn =CFG Reset Control to CSIIPI0<p></p>
11:csiipi1_clkRstn =CLK Reset Control to CSIIPI1<p></p>
12:csiipi2_clkRstn =CFG Reset Control to CSIIPI2<p></p>
13:csiipi3_clkRstn =CLK Reset Control to CSIIPI3<p></p>
14:rx1ipi0_clkRstn =CLK Reset Control to RX1IPI0<p></p>
15:rx1ipi1_clkRstn =CLK Reset Control to RX1IPI1<p></p>
16:rx1ipi2_clkRstn =CLK Reset Control to RX1IPI2<p></p>
17:rx1ipi3_clkRstn =CLK Reset Control to RX1IPI3<p></p>
18:rx2ipix_clkRstn =CLK Reset Control to RX2IPI0<p></p>
19:isplite_clkRstn =CLK Reset Control to ISPLITE<p></p>
20:dhbipi0_clkRstn =CLK Reset Control to DHBIPI0<p></p>
21:dhbipi1_clkRstn =CLK Reset Control to DHBIPI1<p></p>
22:dhbipi2_clkRstn =CLK Reset Control to DHBIPI2<p></p>
23:dhbipi3_clkRstn =CLK Reset Control to DHBIPI3<p></p>
24:dhbipix_clkRstn =CLK Reset Control to DHBIPIx<p></p>
25:isplite_biuRstn =BIU Reset Control to ISPLITE<p></p>
26:dhbintf_biuRstn =BIU Reset Control to DHUBINT<p></p>
VISP Soft Reset control [19:0] :</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_CLKG_CTRL">LPGLOB_VISPLP_CLKG_CTRL</a></p>
</td>
<td><p>32'h00000004</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[28:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_CLKG_CTRL_CFG">CFG</a></p>
</td>
<td><p>0x1FFFFFFF</p>
</td>
<td><p>0:csi2rx1_cfgClkg =CFG clock Gate to CSIRX1<p></p>
1:dphy_cfgClk_cg =CFG clock Gate to DPHY<p></p>
2:vidmute_cfgClkg =CFG clock Gate to VideoMute<p></p>
3:isplite_cfgClkg =CFG clock Gate to ISPLITE<p></p>
4:dhbintf_cfgClkg =CFG clock Gate to DHUBINTF<p></p>
5:dhub64b_cfgClkg =CFG clock Gate to DHUB64B<p></p>
6:bcmwrap_cfgClkg =CFG clock Gate to BCMBIU<p></p>
7:isplite_sysClkg =SYS clock Gate to ISPLITE<p></p>
8:dhub64b_sysClkg =SYS clock Gate to DHUB64B<p></p>
9:dhbintf_sysClkg =SYS clock Gate to DHUBINT<p></p>
10:bcmwrap_sysClkg =SYS clock Gate to BCMWRAP<p></p>
11:csi2rx1_ipiClkg =CLK clock Gate to CSIRX1<p></p>
12:hostrx1_ipi0Clkg=CFG clock Gate to CSIIPI0<p></p>
13:hostrx1_ipi1Clkg=CLK clock Gate to CSIIPI1<p></p>
14:hostrx1_ipi2Clkg=CFG clock Gate to CSIIPI2<p></p>
15:hostrx1_ipi3Clkg=CLK clock Gate to CSIIPI3<p></p>
16:rx1tdvp_ipi0Clkg=CLK clock Gate to RX1IPI0<p></p>
17:rx1tdvp_ipi1Clkg=CLK clock Gate to RX1IPI1<p></p>
18:rx1tdvp_ipi2Clkg=CLK clock Gate to RX1IPI2<p></p>
19:rx1tdvp_ipi3Clkg=CLK clock Gate to RX1IPI3<p></p>
20:rx2tdvp_ipixClkg=CLK clock Gate to RX2IPIx<p></p>
21:isplite_Clkg =CLK clock Gate to ISPLITE<p></p>
22:rx1tdhb_ipi0Clkg=CLK clock Gate to DHBIPI0<p></p>
23:rx1tdhb_ipi1Clkg=CLK clock Gate to DHBIPI1<p></p>
24:rx1tdhb_ipi2Clkg=CLK clock Gate to DHBIPI2<p></p>
25:rx1tdhb_ipi3Clkg=CLK clock Gate to DHBIPI3<p></p>
26:rx2tdhb_ipixClkg=CLK clock Gate to DHBIPIx<p></p>
27:isplite_biuClkg= BIU clock Gate to ISPLITE<p></p>
28:dhbintf_biuClkg= BIU clock Gate to DHBINTF</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_ENB">LPGLOB_VISPLP_INTR_ENB</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_ENB_CTRL">CTRL</a></p>
</td>
<td><p>0xFFFFFFFF</p>
</td>
<td><p>0: csirx1_irq_pl:- CSI2RX1-Interrupt<p></p>
1: isplite_mi_irq_pl:- ISPPICO Memory Interface Interrupt<p></p>
2: isplite_irq_pl:- ISPPICO Processing interrupt<p></p>
3: eof_pl_to_cpu_captch0_pl:- 1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt to CPU<p></p>
4: eof_pl_to_cpu_captch1_pl:- 1Shot/1inNthShot CSIRX1-IPI1video capture Interrupt to CPU<p></p>
5: eof_pl_to_cpu_captch2_pl:- 1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt to CPU<p></p>
6: eof_pl_to_cpu_captch3_pl:- 1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt to CPU<p></p>
7: video_mute_intr_sync_pl:- CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
8: visp_bcmInvalidReq_pl:- BCMQ invalid Request Flag<p></p>
9: csiRx1_ipi0_end_frame_pl:- CSI-RX1 IPI0 frame End Interrupt<p></p>
10: csiRx1_ipi1_end_frame_pl:- CSI-RX1 IPI1 frame End Interrupt<p></p>
11: csiRx1_ipi2_end_frame_pl:- CSI-RX1 IPI2 frame End Interrupt<p></p>
12: csiRx1_ipi3_end_frame_pl:- CSI-RX1 IPI3 frame End Interrupt<p></p>
13: eof_pl_to_bcmq_captch0_pl:- 1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt to BCM<p></p>
14: eof_pl_to_bcmq_captch1_pl:- 1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt to BCM<p></p>
15: eof_pl_to_bcmq_captch2_pl:- 1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt to BCM<p></p>
16: eof_pl_to_bcmq_captch3_pl:- 1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt to BCM<p></p>
17: eof_pl_ISPLITE_to_cpu_pl:- ISPLITE input IPI frame End Interrupt<p></p>
18: eof_pl_ISPL_StreamOut_pl:- ISPPICO Streaming output frame End Interrupt<p></p>
19: csirx2_irq_pl :- CSI2RX2-Interrupt<p></p>
20: ispfull_mi_irq_pl:- ISP8000UL Memory Interface Interrupt<p></p>
21: ispfull_fe_irq_pl:- ISP8000UL Fast Register access Interrupt<p></p>
22: ispfull_irq_pl:- ISP8000UL Processing interrupt<p></p>
23: dwp_dwe_int_pl:- Dewarp Processing interrupt<p></p>
24: dwp_fe_int_pl:- Dewarp Fast Register access interrupt<p></p>
25: venc_irq_pl:- Vencoder Processing interrupt<p></p>
26: video_mute_intr_pl:- CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
27: eof_pl_to_cpu_captch_pl:- 1Shot/1inNthShot CSIRX2-IPI video capture Interrupt to CPU<p></p>
28: eof_pl_to_bcmq_captch_pl:- 1Shot/1inNthShot CSIRX2-IPI video capture Interrupt to BCM<p></p>
29: eof_pl_ISPF_StreamOut_pl:- ISPFULL Streaming output frame End Interrupt<p></p>
30: csiRx2_ipi_end_frame_pl:- CSI-RX2 IPI frame End Interrupt<p></p>
31: eof_pl_ISPFULL_to_cpu_pl:- ISPFULL input IPI frame End Interrupt<p></p>
PINT0 to PIN15 semaphore interrupt selection. Bit location for each interrupt mapping control shown.<p></p>
0: csirx1_irq_pl:- CSI2RX1-Interrupt<p></p>
1: isplite_mi_irq_pl:- ISPPICO Memory Interface Interrupt<p></p>
2: isplite_irq_pl:- ISPPICO Processing interrupt<p></p>
3: eof_pl_to_cpu_captch0_pl:- 1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt to CPU<p></p>
4: eof_pl_to_cpu_captch1_pl:- 1Shot/1inNthShot CSIRX1-IPI1video capture Interrupt to CPU<p></p>
5: eof_pl_to_cpu_captch2_pl:- 1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt to CPU<p></p>
6: eof_pl_to_cpu_captch3_pl:- 1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt to CPU<p></p>
7: video_mute_intr_sync_pl:- CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
8: visp_bcmInvalidReq_pl:- BCMQ invalid Request Flag<p></p>
9: csiRx1_ipi0_end_frame_pl:- CSI-RX1 IPI0 frame End Interrupt<p></p>
10: csiRx1_ipi1_end_frame_pl:- CSI-RX1 IPI1 frame End Interrupt<p></p>
11: csiRx1_ipi2_end_frame_pl:- CSI-RX1 IPI2 frame End Interrupt<p></p>
12: csiRx1_ipi3_end_frame_pl:- CSI-RX1 IPI3 frame End Interrupt<p></p>
13: eof_pl_to_bcmq_captch0_pl:- 1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt to BCM<p></p>
14: eof_pl_to_bcmq_captch1_pl:- 1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt to BCM<p></p>
15: eof_pl_to_bcmq_captch2_pl:- 1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt to BCM<p></p>
16: eof_pl_to_bcmq_captch3_pl:- 1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt to BCM<p></p>
17: eof_pl_ISPLITE_to_cpu_pl:- ISPLITE input IPI frame End Interrupt<p></p>
18: eof_pl_ISPL_StreamOut_pl :- ISPPICO Streaming Output End of Frame Interrupt<p></p>
19: csirx2_irq_pl :- CSI2RX2-Interrupt<p></p>
20: ispfull_mi_irq_pl:- ISP8000UL Memory Interface Interrupt<p></p>
21: ispfull_fe_irq_pl:- ISP8000UL Fast Register access Interrupt<p></p>
22: ispfull_irq_pl:- ISP8000UL Processing interrupt<p></p>
23: dwp_dwe_int_pl:- Dewarp Processing interrupt<p></p>
24: dwp_fe_int_pl:- Dewarp Fast Register access interrupt<p></p>
25: venc_irq_pl:- Vencoder Processing interrupt<p></p>
26: video_mute_intr_pl:- CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
27: eof_pl_to_cpu_captch_pl:- 1Shot/1inNthShot CSIRX2-IPI video capture Interrupt to CPU<p></p>
28: eof_pl_to_bcmq_captch_pl:- 1Shot/1inNthShot CSIRX2-IPI video capture Interrupt to BCM<p></p>
29: eof_pl_ISPF_StreamOut_pl:- ISPFULL Streaming Output frame End Interrupt<p></p>
30: csiRx2_ipi_end_frame_pl:- CSI-RX2 IPI frame End Interrupt<p></p>
31: eof_pl_ISPFULL_to_cpu_pl:- ISPFULL input IPI frame End Interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT0">LPGLOB_VISPLP_INTR_PINT0</a></p>
</td>
<td><p>32'h0000000C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT0_ENB">ENB</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT1">LPGLOB_VISPLP_INTR_PINT1</a></p>
</td>
<td><p>32'h00000010</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT1_ENB">ENB</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT2">LPGLOB_VISPLP_INTR_PINT2</a></p>
</td>
<td><p>32'h00000014</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT2_ENB">ENB</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT3">LPGLOB_VISPLP_INTR_PINT3</a></p>
</td>
<td><p>32'h00000018</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT3_ENB">ENB</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT4">LPGLOB_VISPLP_INTR_PINT4</a></p>
</td>
<td><p>32'h0000001C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT4_ENB">ENB</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT5">LPGLOB_VISPLP_INTR_PINT5</a></p>
</td>
<td><p>32'h00000020</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT5_ENB">ENB</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT6">LPGLOB_VISPLP_INTR_PINT6</a></p>
</td>
<td><p>32'h00000024</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT6_ENB">ENB</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT7">LPGLOB_VISPLP_INTR_PINT7</a></p>
</td>
<td><p>32'h00000028</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT7_ENB">ENB</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT8">LPGLOB_VISPLP_INTR_PINT8</a></p>
</td>
<td><p>32'h0000002C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT8_ENB">ENB</a></p>
</td>
<td><p>0x40000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT9">LPGLOB_VISPLP_INTR_PINT9</a></p>
</td>
<td><p>32'h00000030</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT9_ENB">ENB</a></p>
</td>
<td><p>0x80000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT10">LPGLOB_VISPLP_INTR_PINT10</a></p>
</td>
<td><p>32'h00000034</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT10_ENB">ENB</a></p>
</td>
<td><p>0x100000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT11">LPGLOB_VISPLP_INTR_PINT11</a></p>
</td>
<td><p>32'h00000038</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT11_ENB">ENB</a></p>
</td>
<td><p>0x800000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT12">LPGLOB_VISPLP_INTR_PINT12</a></p>
</td>
<td><p>32'h0000003C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT12_ENB">ENB</a></p>
</td>
<td><p>0x2000000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT13">LPGLOB_VISPLP_INTR_PINT13</a></p>
</td>
<td><p>32'h00000040</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT13_ENB">ENB</a></p>
</td>
<td><p>0x4000000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT14">LPGLOB_VISPLP_INTR_PINT14</a></p>
</td>
<td><p>32'h00000044</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT14_ENB">ENB</a></p>
</td>
<td><p>0x8000000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT15">LPGLOB_VISPLP_INTR_PINT15</a></p>
</td>
<td><p>32'h00000048</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_PINT15_ENB">ENB</a></p>
</td>
<td><p>0x20000000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_STS">LPGLOB_VISPLP_INTR_STS</a></p>
</td>
<td><p>32'h0000004C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_INTR_STS_READ">READ</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Interrupt Status. Bit wise mapping given below<p></p>
0 : Reserved<p></p>
1 : Reserved<p></p>
2 : Reserved<p></p>
3 : Reserved<p></p>
4 : Reserved<p></p>
5 : Reserved<p></p>
6 : Reserved<p></p>
7 : Reserved<p></p>
8 : Reserved<p></p>
9 : Reserved<p></p>
10 : Reserved<p></p>
11 : Reserved<p></p>
12 : Reserved<p></p>
13 : Reserved<p></p>
14 : Reserved<p></p>
15 : Reserved</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_DBUG_CTRL">LPGLOB_VISPLP_DBUG_CTRL</a></p>
</td>
<td><p>32'h00000050</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_DBUG_CTRL_CFG">CFG</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP debug control [7:0] : connected to pad_pin_mux</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL">LPGLOB_CTRL</a></p>
</td>
<td><p>32'h00000054</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_DHUB_dyCG_en">DHUB_dyCG_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>If AIODHUB_CG_en is 1, then this bit is invalid<p></p>
1: HW will gate the clock dynamically<p></p>
0: free running clock</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_DHUB_CG_en">DHUB_CG_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clock gating is based on AIODHUB_dyCG_en<p></p>
1: static clock gating</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_BCM_FIFO_FLUSH">BCM_FIFO_FLUSH</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Flushes OCPF async FIFO between vdHub64bdhub and BCM.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_BCMQ_FIFO_FLUSH">BCMQ_FIFO_FLUSH</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Flushes OCPF async FIFO between vdHub64bdhub and BCMQ.</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_INTR_EN">INTR_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit[0]:=1, enable for BCM invalid request interrupt</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_CSIRX1_IPI0rstn">CSIRX1_IPI0rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Enable use of IPI0 channel reset from CSIRX1 to reset IPI0 channel along with Global IPI0 channel reset.<p></p>
1: Disable use of IPI0 channel reset from CSIRX1 to reset IPI0 channel, Only Global IPI0 channel reset is effective.</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_CSIRX1_IPI1rstn">CSIRX1_IPI1rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Enable use of IPI0 channel reset from CSIRX1 to reset IPI0 channel along with Global IPI0 channel reset.<p></p>
1: Disable use of IPI0 channel reset from CSIRX1 to reset IPI0 channel, Only Global IPI0 channel reset is effective.</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_CSIRX1_IPI2rstn">CSIRX1_IPI2rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Enable use of IPI2 channel reset from CSIRX1 to reset IPI2 channel along with Global IPI2 channel reset.<p></p>
1: Disable use of IPI2 channel reset from CSIRX1 to reset IPI2 channel, Only Global IPI2 channel reset is effective.</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL_CSIRX1_IPI3rstn">CSIRX1_IPI3rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Enable use of IPI3 channel reset from CSIRX1 to reset IPI3 channel along with Global IPI3 channel reset.<p></p>
1: Disable use of IPI3 channel reset from CSIRX1 to reset IPI3 channel, Only Global IPI3 channel reset is effective.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_PWR_CTRL">LPGLOB_PWR_CTRL</a></p>
</td>
<td><p>32'h00000058</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_PWR_CTRL_CSISRAM">CSISRAM</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>CSI2-RX1 SRAM power controls</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_AXIENB">LPGLOB_AXIENB</a></p>
</td>
<td><p>32'h0000005C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_AXIENB_ISO">ISO</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[i] : 1 means Isolate AXI bus [i]</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_AXICLR">LPGLOB_AXICLR</a></p>
</td>
<td><p>32'h00000060</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_AXICLR_ISO">ISO</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[i] : clear AXI bus[i] ISO status machine</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_AXISTAT">LPGLOB_AXISTAT</a></p>
</td>
<td><p>32'h00000064</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_AXISTAT_ISO">ISO</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>[i] : AXI bus[i] ISO status. 1: busy</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CFGENB">LPGLOB_CFGENB</a></p>
</td>
<td><p>32'h00000068</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CFGENB_ISO">ISO</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[i] : 1 means Isolate CFG bus [i]</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CFGCLR">LPGLOB_CFGCLR</a></p>
</td>
<td><p>32'h0000006C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CFGCLR_ISO">ISO</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[i] : clear CFG bus[i] ISO status machine</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CFGSTAT">LPGLOB_CFGSTAT</a></p>
</td>
<td><p>32'h00000070</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CFGSTAT_ISO">ISO</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>[i] : CFG bus[i] ISO status. 1: busy</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_SWMUTE">LPGLOB_SWMUTE</a></p>
</td>
<td><p>32'h00000074</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_SWMUTE_VID">VID</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[0] Software MUTE for the IPI0 video<p></p>
[1] Software MUTE for the IPI1 video<p></p>
[2] Software MUTE for the IPI2 video<p></p>
[3] Software MUTE for the IPI3 video</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPIMUTE_HWMUTE">LPGLOB_IPIMUTE_HWMUTE</a></p>
</td>
<td><p>32'h00000078</p>
</td>
<td><p>For IPI0 to IPI3 inputs, both Hardware and Software MUTE logic, interrupt generation controls.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPIMUTE_HWMUTE_DEB_DELAY">DEB_DELAY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Debounce delay in milliseconds for VIDEO_MUTE switch transition<p></p>
Range: 0ms to 255ms</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPIMUTE_HWMUTE_EFF_DELAY">EFF_DELAY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Effective delay in milliseconds for VIDEO_MUTE switch transition<p></p>
Range: 0ms to 255ms</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPIMUTE_HWMUTE_polarity_sel">polarity_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Select input mute signal polarity<p></p>
1: active low<p></p>
0: active high(default)</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_IPIMUX">LPGLOB_IPIMUX</a></p>
</td>
<td><p>32'h0000007C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_IPIMUX_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>IPI Selection Multiplexer<p></p>
0: IPI0 from CSI2-RX1<p></p>
RAW8~12b or MONO-8b<p></p>
1: IPI1 from CSI2-RX1<p></p>
RAW8~12b or MONO-8b<p></p>
2: IPI2 from CSI2-RX1<p></p>
RAW8~12b or MONO-8b<p></p>
3: IPI3 from CSI2-RX1<p></p>
RAW8~12b or MONO-8b<p></p>
4: IPI from CSI2-RX2<p></p>
RAW8~12b or MONO-8b<p></p>
5,6,7: IPI turn OFF</p>
</td>
</tr>
<tr><td><p>[5:3]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_IPIMUX_FORMAT">FORMAT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISPPICO input data format selection<p></p>
0:RAW8 MSB aligned in 12bit ISP data<p></p>
1:RAW10 MSB aligned in 12bit ISP data<p></p>
2:RAW12 MSB aligned in 12bit ISP data<p></p>
3:Not used<p></p>
4:RAW8 LSB aligned in 12bit ISP data<p></p>
5:RAW10 LSB aligned in 12bit ISP data<p></p>
6:RAW12 LSB aligned in 12bit ISP data<p></p>
7:Not used</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_IPIMUX_ppc_sel">ppc_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Input IPI data type selection<p></p>
0: 3PPC 3 pixel per clock<p></p>
1: 1PPC 1 pixel per clock</p>
</td>
</tr>
<tr><td><p>[18:7]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_IPIMUX_IPIHALT_SEL">IPIHALT_SEL</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>IPIHALT_SEL[2:0] : CSI2-RX1_IPI0 ipi_halt selection<p></p>
000: 1'b0;<p></p>
001: isplite;<p></p>
010: dhub_writeclient;<p></p>
011: isplite|dhub_writeclient;<p></p>
100: ispfull;<p></p>
101: isplite|ispfull;<p></p>
110: dhub_writeclient | ispfull;<p></p>
111:isplite|dhub_writeclient|ispfull<p></p>
Similarly for CSI2-RX1_IPI1,CSI2-RX1_IPI2 and CSI2-RX1_IPI3, same above selection order followed.<p></p>
IPIHALT_SEL[5:3]: CSI2-RX1 ipi1_halt selection<p></p>
IPIHALT_SEL[8:6]: CSI2-RX1 ipi2_halt selection<p></p>
IPIHALT_SEL[11:9]: CSI2-RX1 ipi3_halt selection</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_RX1HACT">LPGLOB_RX1HACT</a></p>
</td>
<td><p>32'h00000080</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_RX1HACT_PIXNUM">PIXNUM</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p>Horizontal Active Pixels for CSIRX1 Sensor data<p></p>
Used during IPI-3PPC to DVP-1PPC conversion, for pixel enable generation/Horizontal cropping.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_RX2HACT">LPGLOB_RX2HACT</a></p>
</td>
<td><p>32'h00000084</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_RX2HACT_PIXNUM">PIXNUM</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p>Horizontal Active Pixels for CSIRX2 Sensor data<p></p>
Used during IPI-3PPC to DVP-1PPC conversion, for pixel enable generation/Horizontal cropping.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_IPIGATE">LPGLOB_IPIGATE</a></p>
</td>
<td><p>32'h00000088</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_IPIGATE_ipimux">ipimux</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: IPI blocked , 1: IPI enabled<p></p>
[0] IPI gate for the CSIRX1-IPIx given to IPItoDVP conversion FIFO.<p></p>
[1] IPI gate for the CSIRX2-IPI given to IPItoDVP conversion FIFO.</p>
</td>
</tr>
<tr><td><p>[8:2]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_IPIGATE_dhintf">dhintf</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: IPI blocked , 1: IPI enabled<p></p>
[0] Enable gatelogic for the IPI input to CSIRX1-IPI0 to DHUB write client fifo.<p></p>
[1] Enable gatelogic for the IPI input to CSIRX1-IPI1 to DHUB write client fifo.<p></p>
[2] Enable gatelogic for the IPI input to CSIRX1-IPI2 to DHUB write client fifo.<p></p>
[3] Enable gatelogic for the IPI input to CSIRX1-IPI3 to DHUB write client fifo.<p></p>
[4] Enable gatelogic for the Embedded data input to CSIRX1-IPIembed to DHUB write client fifo.<p></p>
[5] Enable gatelogic for the IPI input to CSIRX2-IPI to DHUB write client fifo.<p></p>
[6] Enable gatelogic for the Embedded data input to CSIRX2-IPIembed to DHUB write client fifo.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL1">LPGLOB_CTRL1</a></p>
</td>
<td><p>32'h0000008C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL1_fifoFlush">fifoFlush</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[0]: set 0-- >1-- >0 to flush the CSIRX1 IPItoDVP fifo<p></p>
[1]: Set 1 to use fifoflush[0] pulse to reset the counter used for the CSI2RX1 3PPC IPI output to 1PPC DVP converter.<p></p>
0: Vsync from CSI2RX1 IPIs used for 3PPC to 1PPC converter mod3 counter reset.<p></p>
[2]: set 0-- >1-- >0 to flush the CSIRX2 IPItoDVP fifo<p></p>
[3]: Set 1 to use fifoflush[2] pulse to reset the counter used for the CSI2RX2 3PPC IPI output to 1PPC DVP converter.<p></p>
0: Vsync from CSI2RX2 IPIs used for 3PPC to 1PPC converter mod3 counter reset.<p></p>
fifoFlush[4]: IPItoDVP Sync conversion option<p></p>
0: H and V Sync pulse Overlap with Pixel Enable at the first pixel of the line.<p></p>
1: H and V Sync pulses are positioned as received from the CSI2RX, I.e to disable the Sync overlap with First pixel of the line</p>
</td>
</tr>
<tr><td><p>[6:5]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL1_ipicntrst">ipicntrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>IPI 3PPC to 1PPC : MOD3 converter Reset options.<p></p>
0: Vsync OR Hsync based Reset<p></p>
1: Vsync only based Reset<p></p>
2: Hsync only based Reset<p></p>
3: FIFO flush based Reset</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_CTRL1_ipiHcrop">ipiHcrop</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Disable IPItoDVP Horizontal Crop<p></p>
to limiting to RX1HACT/ RX2HACT to ISP<p></p>
0: Enable IPItoDVP Horizontal Crop<p></p>
to limiting to RX1HACT/ RX2HACT to ISP</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP">LPGLOB_IPICH0CT_IPISWAP</a></p>
</td>
<td><p>32'h00000090</p>
</td>
<td><p>IPI0 Input SWAP control, MASKing and Video capture trigger interrupt generation</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP_en">en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi interface bit position reverse order<p></p>
0: No IPI Swappping of IPI48bit<p></p>
1: {ipi_in_data_muxed_t[15:0],ipi_in_data_muxed_t[31:16],ipi_in_data_muxed_t[47:32]}</p>
</td>
</tr>
<tr><td><p>[2:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi interface bit position swap. It works on top of IPISWAP_SEL0 output. Center channel will be placed on MSB or LSB lanes.<p></p>
0: output is 1:1.<p></p>
1:{ipi_swap_en_out[31:16], ipi_swap_en_out[47:32], ipi_swap_en_out[15:0]}<p></p>
2:{ipi_swap_en_out[47:32], ipi_swap_en_out[15:0], ipi_swap_en_out[31:16]}</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH">LPGLOB_IPICH0CT_CAPTCH</a></p>
</td>
<td><p>32'h00000094</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_enable">enable</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Static control bit to activate/inactivate CSI2RX to ISP/DHUB path<p></p>
1: IPI data to ISP/DHUB path active<p></p>
0: IPI data to ISP/DHUB path inactive</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_one_shot_capture_on">one_shot_capture_on</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Keep it 1 to activate one_shot capture mode</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_one_shot_capture">one_shot_capture</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Write 1 followed by write 0 to capture the next frame (One Shot Capture Trigger)</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_capture_sw">capture_sw</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Software controlled capture mechanism being used. CSI2RX output is active all time available for ISP processing, and the DHUB writes all the frames into DRAM. But hardware sends interrupt to CPU as set by the Frame capture modes. For 1 in Nth capture mode: End of Frame (EOF) interrupt only for N-th frame. For upon One-shot frame capture trigger: End of Frame (EOF) interrupt only for the immediate next frame.<p></p>
0: Hardware controlled capture mechanism being used. CSI2RX hardware writes only n-th frame or one-shot frame in DRAM and sends EOF interrupt only for those frames</p>
</td>
</tr>
<tr><td><p>[11:4]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_nframes_skip">nframes_skip</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Configure it with number of initial frames to be ignored by this path. When CSI2RX is awaken by SW, it starts to send frame on IPI interface (ipi_vsync, ipi_hsync, ipi_pixen). This path can be configured to ignore first few frames. Configure it with number-of-frames-to-be-skipped.</p>
</td>
</tr>
<tr><td><p>[19:12]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_n_eof">n_eof</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Capture every nth frame<p></p>
Write 0 to capture every frame<p></p>
Write 1 to capture every 1st frame<p></p>
Write 2 to capture every 2nd frame<p></p>
…<p></p>
Write 255 to capture every 255th frame</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_Intr_skip">Intr_skip</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Delay the Interrupt to BCMQ and DHUB-Semaphore for the initial “nframes_skip” frames</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPIMSB">LPGLOB_IPICH0CT_IPIMSB</a></p>
</td>
<td><p>32'h00000098</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPIMSB_mask">mask</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>Format based mask 16bMASB at ipi0_48bit interface.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPILSB">LPGLOB_IPICH0CT_IPILSB</a></p>
</td>
<td><p>32'h0000009C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPILSB_mask">mask</a></p>
</td>
<td><p>0xFFFFFFFF</p>
</td>
<td><p>Format based mask 32bLSB at ipi0_48bit interface.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP">LPGLOB_IPICH1CT_IPISWAP</a></p>
</td>
<td><p>32'h000000A0</p>
</td>
<td><p>IPI1 Input SWAP control, MASKing and Video capture trigger interrupts generation</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP_en">en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi interface bit position reverse order<p></p>
0: No IPI Swappping of IPI48bit<p></p>
1: {ipi_in_data_muxed_t[15:0],ipi_in_data_muxed_t[31:16],ipi_in_data_muxed_t[47:32]}</p>
</td>
</tr>
<tr><td><p>[2:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi interface bit position swap. It works on top of IPISWAP_SEL0 output. Center channel will be placed on MSB or LSB lanes.<p></p>
0: output is 1:1.<p></p>
1:{ipi_swap_en_out[31:16], ipi_swap_en_out[47:32], ipi_swap_en_out[15:0]}<p></p>
2:{ipi_swap_en_out[47:32], ipi_swap_en_out[15:0], ipi_swap_en_out[31:16]}</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH">LPGLOB_IPICH1CT_CAPTCH</a></p>
</td>
<td><p>32'h000000A4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_enable">enable</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Static control bit to activate/inactivate CSI2RX to ISP/DHUB path<p></p>
1: IPI data to ISP/DHUB path active<p></p>
0: IPI data to ISP/DHUB path inactive</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_one_shot_capture_on">one_shot_capture_on</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Keep it 1 to activate one_shot capture mode</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_one_shot_capture">one_shot_capture</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Write 1 followed by write 0 to capture the next frame (One Shot Capture Trigger)</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_capture_sw">capture_sw</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Software controlled capture mechanism being used. CSI2RX output is active all time available for ISP processing, and the DHUB writes all the frames into DRAM. But hardware sends interrupt to CPU as set by the Frame capture modes. For 1 in Nth capture mode: End of Frame (EOF) interrupt only for N-th frame. For upon One-shot frame capture trigger: End of Frame (EOF) interrupt only for the immediate next frame.<p></p>
0: Hardware controlled capture mechanism being used. CSI2RX hardware writes only n-th frame or one-shot frame in DRAM and sends EOF interrupt only for those frames</p>
</td>
</tr>
<tr><td><p>[11:4]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_nframes_skip">nframes_skip</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Configure it with number of initial frames to be ignored by this path. When CSI2RX is awaken by SW, it starts to send frame on IPI interface (ipi_vsync, ipi_hsync, ipi_pixen). This path can be configured to ignore first few frames. Configure it with number-of-frames-to-be-skipped.</p>
</td>
</tr>
<tr><td><p>[19:12]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_n_eof">n_eof</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Capture every nth frame<p></p>
Write 0 to capture every frame<p></p>
Write 1 to capture every 1st frame<p></p>
Write 2 to capture every 2nd frame<p></p>
…<p></p>
Write 255 to capture every 255th frame</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_Intr_skip">Intr_skip</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Delay the Interrupt to BCMQ and DHUB-Semaphore for the initial “nframes_skip” frames</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPIMSB">LPGLOB_IPICH1CT_IPIMSB</a></p>
</td>
<td><p>32'h000000A8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPIMSB_mask">mask</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>Format based mask 16bMASB at ipi0_48bit interface.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPILSB">LPGLOB_IPICH1CT_IPILSB</a></p>
</td>
<td><p>32'h000000AC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPILSB_mask">mask</a></p>
</td>
<td><p>0xFFFFFFFF</p>
</td>
<td><p>Format based mask 32bLSB at ipi0_48bit interface.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP">LPGLOB_IPICH2CT_IPISWAP</a></p>
</td>
<td><p>32'h000000B0</p>
</td>
<td><p>IPI2 Input SWAP control, MASKing and Video capture trigger interrupt generation</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP_en">en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi interface bit position reverse order<p></p>
0: No IPI Swappping of IPI48bit<p></p>
1: {ipi_in_data_muxed_t[15:0],ipi_in_data_muxed_t[31:16],ipi_in_data_muxed_t[47:32]}</p>
</td>
</tr>
<tr><td><p>[2:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi interface bit position swap. It works on top of IPISWAP_SEL0 output. Center channel will be placed on MSB or LSB lanes.<p></p>
0: output is 1:1.<p></p>
1:{ipi_swap_en_out[31:16], ipi_swap_en_out[47:32], ipi_swap_en_out[15:0]}<p></p>
2:{ipi_swap_en_out[47:32], ipi_swap_en_out[15:0], ipi_swap_en_out[31:16]}</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH">LPGLOB_IPICH2CT_CAPTCH</a></p>
</td>
<td><p>32'h000000B4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_enable">enable</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Static control bit to activate/inactivate CSI2RX to ISP/DHUB path<p></p>
1: IPI data to ISP/DHUB path active<p></p>
0: IPI data to ISP/DHUB path inactive</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_one_shot_capture_on">one_shot_capture_on</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Keep it 1 to activate one_shot capture mode</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_one_shot_capture">one_shot_capture</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Write 1 followed by write 0 to capture the next frame (One Shot Capture Trigger)</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_capture_sw">capture_sw</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Software controlled capture mechanism being used. CSI2RX output is active all time available for ISP processing, and the DHUB writes all the frames into DRAM. But hardware sends interrupt to CPU as set by the Frame capture modes. For 1 in Nth capture mode: End of Frame (EOF) interrupt only for N-th frame. For upon One-shot frame capture trigger: End of Frame (EOF) interrupt only for the immediate next frame.<p></p>
0: Hardware controlled capture mechanism being used. CSI2RX hardware writes only n-th frame or one-shot frame in DRAM and sends EOF interrupt only for those frames</p>
</td>
</tr>
<tr><td><p>[11:4]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_nframes_skip">nframes_skip</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Configure it with number of initial frames to be ignored by this path. When CSI2RX is awaken by SW, it starts to send frame on IPI interface (ipi_vsync, ipi_hsync, ipi_pixen). This path can be configured to ignore first few frames. Configure it with number-of-frames-to-be-skipped.</p>
</td>
</tr>
<tr><td><p>[19:12]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_n_eof">n_eof</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Capture every nth frame<p></p>
Write 0 to capture every frame<p></p>
Write 1 to capture every 1st frame<p></p>
Write 2 to capture every 2nd frame<p></p>
…<p></p>
Write 255 to capture every 255th frame</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_Intr_skip">Intr_skip</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Delay the Interrupt to BCMQ and DHUB-Semaphore for the initial “nframes_skip” frames</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPIMSB">LPGLOB_IPICH2CT_IPIMSB</a></p>
</td>
<td><p>32'h000000B8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPIMSB_mask">mask</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>Format based mask 16bMASB at ipi0_48bit interface.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPILSB">LPGLOB_IPICH2CT_IPILSB</a></p>
</td>
<td><p>32'h000000BC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPILSB_mask">mask</a></p>
</td>
<td><p>0xFFFFFFFF</p>
</td>
<td><p>Format based mask 32bLSB at ipi0_48bit interface.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP">LPGLOB_IPICH3CT_IPISWAP</a></p>
</td>
<td><p>32'h000000C0</p>
</td>
<td><p>IPI3 Input SWAP control, MASKing and Video capture trigger interrupts generation</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP_en">en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi interface bit position reverse order<p></p>
0: No IPI Swappping of IPI48bit<p></p>
1: {ipi_in_data_muxed_t[15:0],ipi_in_data_muxed_t[31:16],ipi_in_data_muxed_t[47:32]}</p>
</td>
</tr>
<tr><td><p>[2:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPISWAP_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi interface bit position swap. It works on top of IPISWAP_SEL0 output. Center channel will be placed on MSB or LSB lanes.<p></p>
0: output is 1:1.<p></p>
1:{ipi_swap_en_out[31:16], ipi_swap_en_out[47:32], ipi_swap_en_out[15:0]}<p></p>
2:{ipi_swap_en_out[47:32], ipi_swap_en_out[15:0], ipi_swap_en_out[31:16]}</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH">LPGLOB_IPICH3CT_CAPTCH</a></p>
</td>
<td><p>32'h000000C4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_enable">enable</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Static control bit to activate/inactivate CSI2RX to ISP/DHUB path<p></p>
1: IPI data to ISP/DHUB path active<p></p>
0: IPI data to ISP/DHUB path inactive</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_one_shot_capture_on">one_shot_capture_on</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Keep it 1 to activate one_shot capture mode</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_one_shot_capture">one_shot_capture</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Write 1 followed by write 0 to capture the next frame (One Shot Capture Trigger)</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_capture_sw">capture_sw</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Software controlled capture mechanism being used. CSI2RX output is active all time available for ISP processing, and the DHUB writes all the frames into DRAM. But hardware sends interrupt to CPU as set by the Frame capture modes. For 1 in Nth capture mode: End of Frame (EOF) interrupt only for N-th frame. For upon One-shot frame capture trigger: End of Frame (EOF) interrupt only for the immediate next frame.<p></p>
0: Hardware controlled capture mechanism being used. CSI2RX hardware writes only n-th frame or one-shot frame in DRAM and sends EOF interrupt only for those frames</p>
</td>
</tr>
<tr><td><p>[11:4]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_nframes_skip">nframes_skip</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Configure it with number of initial frames to be ignored by this path. When CSI2RX is awaken by SW, it starts to send frame on IPI interface (ipi_vsync, ipi_hsync, ipi_pixen). This path can be configured to ignore first few frames. Configure it with number-of-frames-to-be-skipped.</p>
</td>
</tr>
<tr><td><p>[19:12]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_n_eof">n_eof</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Capture every nth frame<p></p>
Write 0 to capture every frame<p></p>
Write 1 to capture every 1st frame<p></p>
Write 2 to capture every 2nd frame<p></p>
…<p></p>
Write 255 to capture every 255th frame</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_CAPTCH_Intr_skip">Intr_skip</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Delay the Interrupt to BCMQ and DHUB-Semaphore for the initial “nframes_skip” frames</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPIMSB">LPGLOB_IPICH3CT_IPIMSB</a></p>
</td>
<td><p>32'h000000C8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPIMSB_mask">mask</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>Format based mask 16bMASB at ipi0_48bit interface.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPILSB">LPGLOB_IPICH3CT_IPILSB</a></p>
</td>
<td><p>32'h000000CC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#IPICHCT_IPILSB_mask">mask</a></p>
</td>
<td><p>0xFFFFFFFF</p>
</td>
<td><p>Format based mask 32bLSB at ipi0_48bit interface.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_LPSTART">LPGLOB_LPSTART</a></p>
</td>
<td><p>32'h000000D0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_LPSTART_isplite">isplite</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISP LITE Start bit</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_LPSTAT">LPGLOB_LPSTAT</a></p>
</td>
<td><p>32'h000000D4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_LPSTAT_FLAGS">FLAGS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>FIFO Full status.<p></p>
[0]: VispLP IPItoDVP FIFO overflow status<p></p>
[1]: rx1 ipi0 RAW8 WClient Overflow status<p></p>
[2]: rx1 ipi1 RAW8 WClient Overflow status<p></p>
[3]: rx1 ipi2 RAW8 WClient Overflow status<p></p>
[4]: rx1 ipi3 RAW8 WClient Overflow status<p></p>
[5]: rx1 Embedded WrClient Overflow status<p></p>
[6]: rx2 ipi Y WClient Overflow status<p></p>
[7]: rx2 ipi C WClient Overflow status<p></p>
[8]: rx2 Embedded WrClient Overflow status<p></p>
[9]: Sensor Hsync to ISP<p></p>
[10]:Sensor Vsync to ISP<p></p>
[11]:Sensor DataValid to ISP<p></p>
[12]:Sensor EndofFrame to ISP<p></p>
[13:15]: NA</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_STSCLR">LPGLOB_STSCLR</a></p>
</td>
<td><p>32'h000000D8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LPGLOB_STSCLR_CLEAR">CLEAR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Write 1 to clear status bit registers.<p></p>
End</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>