module round (exp, mantis, mantis_out, esp_out);

input [7:0] exp;
input [27:0] mantis;
output [22:0] out;

reg [22:0] out_tmp;
wire r_bits = mantis[3:0];

assign out = out_tmp;

always @(*) begin
    if (r_bits >= 4'b1000) begin
        {carry, out_tmp} = mantis + 1;
    end else begin
        out_tmp = mantis;
    end
end

shifter __shifter (

endmodule // round
